
BMS_Slave.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008544  080000c0  080000c0  000010c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001a0  08008604  08008604  00009604  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080087a4  080087a4  0000a010  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  080087a4  080087a4  0000a010  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  080087a4  080087a4  0000a010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080087a4  080087a4  000097a4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080087a8  080087a8  000097a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000010  20000000  080087ac  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001b5c  20000010  080087bc  0000a010  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20001b6c  080087bc  0000ab6c  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0000a010  2**0
                  CONTENTS, READONLY
 12 .debug_info   00016272  00000000  00000000  0000a038  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003358  00000000  00000000  000202aa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001538  00000000  00000000  00023608  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001044  00000000  00000000  00024b40  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000038fd  00000000  00000000  00025b84  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00016fab  00000000  00000000  00029481  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000c790c  00000000  00000000  0004042c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00107d38  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004f4c  00000000  00000000  00107d7c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000065  00000000  00000000  0010ccc8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000010 	.word	0x20000010
 80000e0:	00000000 	.word	0x00000000
 80000e4:	080085ec 	.word	0x080085ec

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000014 	.word	0x20000014
 8000104:	080085ec 	.word	0x080085ec

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	@ 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			@ (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			@ (mov r8, r8)

08000220 <__aeabi_d2uiz>:
 8000220:	b570      	push	{r4, r5, r6, lr}
 8000222:	2200      	movs	r2, #0
 8000224:	4b0c      	ldr	r3, [pc, #48]	@ (8000258 <__aeabi_d2uiz+0x38>)
 8000226:	0004      	movs	r4, r0
 8000228:	000d      	movs	r5, r1
 800022a:	f001 fdc3 	bl	8001db4 <__aeabi_dcmpge>
 800022e:	2800      	cmp	r0, #0
 8000230:	d104      	bne.n	800023c <__aeabi_d2uiz+0x1c>
 8000232:	0020      	movs	r0, r4
 8000234:	0029      	movs	r1, r5
 8000236:	f001 fc55 	bl	8001ae4 <__aeabi_d2iz>
 800023a:	bd70      	pop	{r4, r5, r6, pc}
 800023c:	4b06      	ldr	r3, [pc, #24]	@ (8000258 <__aeabi_d2uiz+0x38>)
 800023e:	2200      	movs	r2, #0
 8000240:	0020      	movs	r0, r4
 8000242:	0029      	movs	r1, r5
 8000244:	f001 f844 	bl	80012d0 <__aeabi_dsub>
 8000248:	f001 fc4c 	bl	8001ae4 <__aeabi_d2iz>
 800024c:	2380      	movs	r3, #128	@ 0x80
 800024e:	061b      	lsls	r3, r3, #24
 8000250:	469c      	mov	ip, r3
 8000252:	4460      	add	r0, ip
 8000254:	e7f1      	b.n	800023a <__aeabi_d2uiz+0x1a>
 8000256:	46c0      	nop			@ (mov r8, r8)
 8000258:	41e00000 	.word	0x41e00000

0800025c <__aeabi_fdiv>:
 800025c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800025e:	4646      	mov	r6, r8
 8000260:	464f      	mov	r7, r9
 8000262:	46d6      	mov	lr, sl
 8000264:	0245      	lsls	r5, r0, #9
 8000266:	b5c0      	push	{r6, r7, lr}
 8000268:	0fc3      	lsrs	r3, r0, #31
 800026a:	0047      	lsls	r7, r0, #1
 800026c:	4698      	mov	r8, r3
 800026e:	1c0e      	adds	r6, r1, #0
 8000270:	0a6d      	lsrs	r5, r5, #9
 8000272:	0e3f      	lsrs	r7, r7, #24
 8000274:	d05b      	beq.n	800032e <__aeabi_fdiv+0xd2>
 8000276:	2fff      	cmp	r7, #255	@ 0xff
 8000278:	d021      	beq.n	80002be <__aeabi_fdiv+0x62>
 800027a:	2380      	movs	r3, #128	@ 0x80
 800027c:	00ed      	lsls	r5, r5, #3
 800027e:	04db      	lsls	r3, r3, #19
 8000280:	431d      	orrs	r5, r3
 8000282:	2300      	movs	r3, #0
 8000284:	4699      	mov	r9, r3
 8000286:	469a      	mov	sl, r3
 8000288:	3f7f      	subs	r7, #127	@ 0x7f
 800028a:	0274      	lsls	r4, r6, #9
 800028c:	0073      	lsls	r3, r6, #1
 800028e:	0a64      	lsrs	r4, r4, #9
 8000290:	0e1b      	lsrs	r3, r3, #24
 8000292:	0ff6      	lsrs	r6, r6, #31
 8000294:	2b00      	cmp	r3, #0
 8000296:	d020      	beq.n	80002da <__aeabi_fdiv+0x7e>
 8000298:	2bff      	cmp	r3, #255	@ 0xff
 800029a:	d043      	beq.n	8000324 <__aeabi_fdiv+0xc8>
 800029c:	2280      	movs	r2, #128	@ 0x80
 800029e:	2000      	movs	r0, #0
 80002a0:	00e4      	lsls	r4, r4, #3
 80002a2:	04d2      	lsls	r2, r2, #19
 80002a4:	4314      	orrs	r4, r2
 80002a6:	3b7f      	subs	r3, #127	@ 0x7f
 80002a8:	4642      	mov	r2, r8
 80002aa:	1aff      	subs	r7, r7, r3
 80002ac:	464b      	mov	r3, r9
 80002ae:	4072      	eors	r2, r6
 80002b0:	2b0f      	cmp	r3, #15
 80002b2:	d900      	bls.n	80002b6 <__aeabi_fdiv+0x5a>
 80002b4:	e09d      	b.n	80003f2 <__aeabi_fdiv+0x196>
 80002b6:	4971      	ldr	r1, [pc, #452]	@ (800047c <__aeabi_fdiv+0x220>)
 80002b8:	009b      	lsls	r3, r3, #2
 80002ba:	58cb      	ldr	r3, [r1, r3]
 80002bc:	469f      	mov	pc, r3
 80002be:	2d00      	cmp	r5, #0
 80002c0:	d15a      	bne.n	8000378 <__aeabi_fdiv+0x11c>
 80002c2:	2308      	movs	r3, #8
 80002c4:	4699      	mov	r9, r3
 80002c6:	3b06      	subs	r3, #6
 80002c8:	0274      	lsls	r4, r6, #9
 80002ca:	469a      	mov	sl, r3
 80002cc:	0073      	lsls	r3, r6, #1
 80002ce:	27ff      	movs	r7, #255	@ 0xff
 80002d0:	0a64      	lsrs	r4, r4, #9
 80002d2:	0e1b      	lsrs	r3, r3, #24
 80002d4:	0ff6      	lsrs	r6, r6, #31
 80002d6:	2b00      	cmp	r3, #0
 80002d8:	d1de      	bne.n	8000298 <__aeabi_fdiv+0x3c>
 80002da:	2c00      	cmp	r4, #0
 80002dc:	d13b      	bne.n	8000356 <__aeabi_fdiv+0xfa>
 80002de:	2301      	movs	r3, #1
 80002e0:	4642      	mov	r2, r8
 80002e2:	4649      	mov	r1, r9
 80002e4:	4072      	eors	r2, r6
 80002e6:	4319      	orrs	r1, r3
 80002e8:	290e      	cmp	r1, #14
 80002ea:	d818      	bhi.n	800031e <__aeabi_fdiv+0xc2>
 80002ec:	4864      	ldr	r0, [pc, #400]	@ (8000480 <__aeabi_fdiv+0x224>)
 80002ee:	0089      	lsls	r1, r1, #2
 80002f0:	5841      	ldr	r1, [r0, r1]
 80002f2:	468f      	mov	pc, r1
 80002f4:	4653      	mov	r3, sl
 80002f6:	2b02      	cmp	r3, #2
 80002f8:	d100      	bne.n	80002fc <__aeabi_fdiv+0xa0>
 80002fa:	e0b8      	b.n	800046e <__aeabi_fdiv+0x212>
 80002fc:	2b03      	cmp	r3, #3
 80002fe:	d06e      	beq.n	80003de <__aeabi_fdiv+0x182>
 8000300:	4642      	mov	r2, r8
 8000302:	002c      	movs	r4, r5
 8000304:	2b01      	cmp	r3, #1
 8000306:	d140      	bne.n	800038a <__aeabi_fdiv+0x12e>
 8000308:	2000      	movs	r0, #0
 800030a:	2400      	movs	r4, #0
 800030c:	05c0      	lsls	r0, r0, #23
 800030e:	4320      	orrs	r0, r4
 8000310:	07d2      	lsls	r2, r2, #31
 8000312:	4310      	orrs	r0, r2
 8000314:	bce0      	pop	{r5, r6, r7}
 8000316:	46ba      	mov	sl, r7
 8000318:	46b1      	mov	r9, r6
 800031a:	46a8      	mov	r8, r5
 800031c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800031e:	20ff      	movs	r0, #255	@ 0xff
 8000320:	2400      	movs	r4, #0
 8000322:	e7f3      	b.n	800030c <__aeabi_fdiv+0xb0>
 8000324:	2c00      	cmp	r4, #0
 8000326:	d120      	bne.n	800036a <__aeabi_fdiv+0x10e>
 8000328:	2302      	movs	r3, #2
 800032a:	3fff      	subs	r7, #255	@ 0xff
 800032c:	e7d8      	b.n	80002e0 <__aeabi_fdiv+0x84>
 800032e:	2d00      	cmp	r5, #0
 8000330:	d105      	bne.n	800033e <__aeabi_fdiv+0xe2>
 8000332:	2304      	movs	r3, #4
 8000334:	4699      	mov	r9, r3
 8000336:	3b03      	subs	r3, #3
 8000338:	2700      	movs	r7, #0
 800033a:	469a      	mov	sl, r3
 800033c:	e7a5      	b.n	800028a <__aeabi_fdiv+0x2e>
 800033e:	0028      	movs	r0, r5
 8000340:	f001 fd42 	bl	8001dc8 <__clzsi2>
 8000344:	2776      	movs	r7, #118	@ 0x76
 8000346:	1f43      	subs	r3, r0, #5
 8000348:	409d      	lsls	r5, r3
 800034a:	2300      	movs	r3, #0
 800034c:	427f      	negs	r7, r7
 800034e:	4699      	mov	r9, r3
 8000350:	469a      	mov	sl, r3
 8000352:	1a3f      	subs	r7, r7, r0
 8000354:	e799      	b.n	800028a <__aeabi_fdiv+0x2e>
 8000356:	0020      	movs	r0, r4
 8000358:	f001 fd36 	bl	8001dc8 <__clzsi2>
 800035c:	1f43      	subs	r3, r0, #5
 800035e:	409c      	lsls	r4, r3
 8000360:	2376      	movs	r3, #118	@ 0x76
 8000362:	425b      	negs	r3, r3
 8000364:	1a1b      	subs	r3, r3, r0
 8000366:	2000      	movs	r0, #0
 8000368:	e79e      	b.n	80002a8 <__aeabi_fdiv+0x4c>
 800036a:	2303      	movs	r3, #3
 800036c:	464a      	mov	r2, r9
 800036e:	431a      	orrs	r2, r3
 8000370:	4691      	mov	r9, r2
 8000372:	2003      	movs	r0, #3
 8000374:	33fc      	adds	r3, #252	@ 0xfc
 8000376:	e797      	b.n	80002a8 <__aeabi_fdiv+0x4c>
 8000378:	230c      	movs	r3, #12
 800037a:	4699      	mov	r9, r3
 800037c:	3b09      	subs	r3, #9
 800037e:	27ff      	movs	r7, #255	@ 0xff
 8000380:	469a      	mov	sl, r3
 8000382:	e782      	b.n	800028a <__aeabi_fdiv+0x2e>
 8000384:	2803      	cmp	r0, #3
 8000386:	d02c      	beq.n	80003e2 <__aeabi_fdiv+0x186>
 8000388:	0032      	movs	r2, r6
 800038a:	0038      	movs	r0, r7
 800038c:	307f      	adds	r0, #127	@ 0x7f
 800038e:	2800      	cmp	r0, #0
 8000390:	dd47      	ble.n	8000422 <__aeabi_fdiv+0x1c6>
 8000392:	0763      	lsls	r3, r4, #29
 8000394:	d004      	beq.n	80003a0 <__aeabi_fdiv+0x144>
 8000396:	230f      	movs	r3, #15
 8000398:	4023      	ands	r3, r4
 800039a:	2b04      	cmp	r3, #4
 800039c:	d000      	beq.n	80003a0 <__aeabi_fdiv+0x144>
 800039e:	3404      	adds	r4, #4
 80003a0:	0123      	lsls	r3, r4, #4
 80003a2:	d503      	bpl.n	80003ac <__aeabi_fdiv+0x150>
 80003a4:	0038      	movs	r0, r7
 80003a6:	4b37      	ldr	r3, [pc, #220]	@ (8000484 <__aeabi_fdiv+0x228>)
 80003a8:	3080      	adds	r0, #128	@ 0x80
 80003aa:	401c      	ands	r4, r3
 80003ac:	28fe      	cmp	r0, #254	@ 0xfe
 80003ae:	dcb6      	bgt.n	800031e <__aeabi_fdiv+0xc2>
 80003b0:	01a4      	lsls	r4, r4, #6
 80003b2:	0a64      	lsrs	r4, r4, #9
 80003b4:	b2c0      	uxtb	r0, r0
 80003b6:	e7a9      	b.n	800030c <__aeabi_fdiv+0xb0>
 80003b8:	2480      	movs	r4, #128	@ 0x80
 80003ba:	2200      	movs	r2, #0
 80003bc:	20ff      	movs	r0, #255	@ 0xff
 80003be:	03e4      	lsls	r4, r4, #15
 80003c0:	e7a4      	b.n	800030c <__aeabi_fdiv+0xb0>
 80003c2:	2380      	movs	r3, #128	@ 0x80
 80003c4:	03db      	lsls	r3, r3, #15
 80003c6:	421d      	tst	r5, r3
 80003c8:	d001      	beq.n	80003ce <__aeabi_fdiv+0x172>
 80003ca:	421c      	tst	r4, r3
 80003cc:	d00b      	beq.n	80003e6 <__aeabi_fdiv+0x18a>
 80003ce:	2480      	movs	r4, #128	@ 0x80
 80003d0:	03e4      	lsls	r4, r4, #15
 80003d2:	432c      	orrs	r4, r5
 80003d4:	0264      	lsls	r4, r4, #9
 80003d6:	4642      	mov	r2, r8
 80003d8:	20ff      	movs	r0, #255	@ 0xff
 80003da:	0a64      	lsrs	r4, r4, #9
 80003dc:	e796      	b.n	800030c <__aeabi_fdiv+0xb0>
 80003de:	4646      	mov	r6, r8
 80003e0:	002c      	movs	r4, r5
 80003e2:	2380      	movs	r3, #128	@ 0x80
 80003e4:	03db      	lsls	r3, r3, #15
 80003e6:	431c      	orrs	r4, r3
 80003e8:	0264      	lsls	r4, r4, #9
 80003ea:	0032      	movs	r2, r6
 80003ec:	20ff      	movs	r0, #255	@ 0xff
 80003ee:	0a64      	lsrs	r4, r4, #9
 80003f0:	e78c      	b.n	800030c <__aeabi_fdiv+0xb0>
 80003f2:	016d      	lsls	r5, r5, #5
 80003f4:	0160      	lsls	r0, r4, #5
 80003f6:	4285      	cmp	r5, r0
 80003f8:	d22d      	bcs.n	8000456 <__aeabi_fdiv+0x1fa>
 80003fa:	231b      	movs	r3, #27
 80003fc:	2400      	movs	r4, #0
 80003fe:	3f01      	subs	r7, #1
 8000400:	2601      	movs	r6, #1
 8000402:	0029      	movs	r1, r5
 8000404:	0064      	lsls	r4, r4, #1
 8000406:	006d      	lsls	r5, r5, #1
 8000408:	2900      	cmp	r1, #0
 800040a:	db01      	blt.n	8000410 <__aeabi_fdiv+0x1b4>
 800040c:	4285      	cmp	r5, r0
 800040e:	d301      	bcc.n	8000414 <__aeabi_fdiv+0x1b8>
 8000410:	1a2d      	subs	r5, r5, r0
 8000412:	4334      	orrs	r4, r6
 8000414:	3b01      	subs	r3, #1
 8000416:	2b00      	cmp	r3, #0
 8000418:	d1f3      	bne.n	8000402 <__aeabi_fdiv+0x1a6>
 800041a:	1e6b      	subs	r3, r5, #1
 800041c:	419d      	sbcs	r5, r3
 800041e:	432c      	orrs	r4, r5
 8000420:	e7b3      	b.n	800038a <__aeabi_fdiv+0x12e>
 8000422:	2301      	movs	r3, #1
 8000424:	1a1b      	subs	r3, r3, r0
 8000426:	2b1b      	cmp	r3, #27
 8000428:	dd00      	ble.n	800042c <__aeabi_fdiv+0x1d0>
 800042a:	e76d      	b.n	8000308 <__aeabi_fdiv+0xac>
 800042c:	0021      	movs	r1, r4
 800042e:	379e      	adds	r7, #158	@ 0x9e
 8000430:	40d9      	lsrs	r1, r3
 8000432:	40bc      	lsls	r4, r7
 8000434:	000b      	movs	r3, r1
 8000436:	1e61      	subs	r1, r4, #1
 8000438:	418c      	sbcs	r4, r1
 800043a:	4323      	orrs	r3, r4
 800043c:	0759      	lsls	r1, r3, #29
 800043e:	d004      	beq.n	800044a <__aeabi_fdiv+0x1ee>
 8000440:	210f      	movs	r1, #15
 8000442:	4019      	ands	r1, r3
 8000444:	2904      	cmp	r1, #4
 8000446:	d000      	beq.n	800044a <__aeabi_fdiv+0x1ee>
 8000448:	3304      	adds	r3, #4
 800044a:	0159      	lsls	r1, r3, #5
 800044c:	d413      	bmi.n	8000476 <__aeabi_fdiv+0x21a>
 800044e:	019b      	lsls	r3, r3, #6
 8000450:	2000      	movs	r0, #0
 8000452:	0a5c      	lsrs	r4, r3, #9
 8000454:	e75a      	b.n	800030c <__aeabi_fdiv+0xb0>
 8000456:	231a      	movs	r3, #26
 8000458:	2401      	movs	r4, #1
 800045a:	1a2d      	subs	r5, r5, r0
 800045c:	e7d0      	b.n	8000400 <__aeabi_fdiv+0x1a4>
 800045e:	1e98      	subs	r0, r3, #2
 8000460:	4243      	negs	r3, r0
 8000462:	4158      	adcs	r0, r3
 8000464:	4240      	negs	r0, r0
 8000466:	0032      	movs	r2, r6
 8000468:	2400      	movs	r4, #0
 800046a:	b2c0      	uxtb	r0, r0
 800046c:	e74e      	b.n	800030c <__aeabi_fdiv+0xb0>
 800046e:	4642      	mov	r2, r8
 8000470:	20ff      	movs	r0, #255	@ 0xff
 8000472:	2400      	movs	r4, #0
 8000474:	e74a      	b.n	800030c <__aeabi_fdiv+0xb0>
 8000476:	2001      	movs	r0, #1
 8000478:	2400      	movs	r4, #0
 800047a:	e747      	b.n	800030c <__aeabi_fdiv+0xb0>
 800047c:	08008638 	.word	0x08008638
 8000480:	08008678 	.word	0x08008678
 8000484:	f7ffffff 	.word	0xf7ffffff

08000488 <__aeabi_ui2f>:
 8000488:	b510      	push	{r4, lr}
 800048a:	1e04      	subs	r4, r0, #0
 800048c:	d00d      	beq.n	80004aa <__aeabi_ui2f+0x22>
 800048e:	f001 fc9b 	bl	8001dc8 <__clzsi2>
 8000492:	239e      	movs	r3, #158	@ 0x9e
 8000494:	1a1b      	subs	r3, r3, r0
 8000496:	2b96      	cmp	r3, #150	@ 0x96
 8000498:	dc0c      	bgt.n	80004b4 <__aeabi_ui2f+0x2c>
 800049a:	2808      	cmp	r0, #8
 800049c:	d034      	beq.n	8000508 <__aeabi_ui2f+0x80>
 800049e:	3808      	subs	r0, #8
 80004a0:	4084      	lsls	r4, r0
 80004a2:	0264      	lsls	r4, r4, #9
 80004a4:	0a64      	lsrs	r4, r4, #9
 80004a6:	b2d8      	uxtb	r0, r3
 80004a8:	e001      	b.n	80004ae <__aeabi_ui2f+0x26>
 80004aa:	2000      	movs	r0, #0
 80004ac:	2400      	movs	r4, #0
 80004ae:	05c0      	lsls	r0, r0, #23
 80004b0:	4320      	orrs	r0, r4
 80004b2:	bd10      	pop	{r4, pc}
 80004b4:	2b99      	cmp	r3, #153	@ 0x99
 80004b6:	dc13      	bgt.n	80004e0 <__aeabi_ui2f+0x58>
 80004b8:	1f42      	subs	r2, r0, #5
 80004ba:	4094      	lsls	r4, r2
 80004bc:	4a14      	ldr	r2, [pc, #80]	@ (8000510 <__aeabi_ui2f+0x88>)
 80004be:	4022      	ands	r2, r4
 80004c0:	0761      	lsls	r1, r4, #29
 80004c2:	d01c      	beq.n	80004fe <__aeabi_ui2f+0x76>
 80004c4:	210f      	movs	r1, #15
 80004c6:	4021      	ands	r1, r4
 80004c8:	2904      	cmp	r1, #4
 80004ca:	d018      	beq.n	80004fe <__aeabi_ui2f+0x76>
 80004cc:	3204      	adds	r2, #4
 80004ce:	08d4      	lsrs	r4, r2, #3
 80004d0:	0152      	lsls	r2, r2, #5
 80004d2:	d515      	bpl.n	8000500 <__aeabi_ui2f+0x78>
 80004d4:	239f      	movs	r3, #159	@ 0x9f
 80004d6:	0264      	lsls	r4, r4, #9
 80004d8:	1a18      	subs	r0, r3, r0
 80004da:	0a64      	lsrs	r4, r4, #9
 80004dc:	b2c0      	uxtb	r0, r0
 80004de:	e7e6      	b.n	80004ae <__aeabi_ui2f+0x26>
 80004e0:	0002      	movs	r2, r0
 80004e2:	0021      	movs	r1, r4
 80004e4:	321b      	adds	r2, #27
 80004e6:	4091      	lsls	r1, r2
 80004e8:	000a      	movs	r2, r1
 80004ea:	1e51      	subs	r1, r2, #1
 80004ec:	418a      	sbcs	r2, r1
 80004ee:	2105      	movs	r1, #5
 80004f0:	1a09      	subs	r1, r1, r0
 80004f2:	40cc      	lsrs	r4, r1
 80004f4:	4314      	orrs	r4, r2
 80004f6:	4a06      	ldr	r2, [pc, #24]	@ (8000510 <__aeabi_ui2f+0x88>)
 80004f8:	4022      	ands	r2, r4
 80004fa:	0761      	lsls	r1, r4, #29
 80004fc:	d1e2      	bne.n	80004c4 <__aeabi_ui2f+0x3c>
 80004fe:	08d4      	lsrs	r4, r2, #3
 8000500:	0264      	lsls	r4, r4, #9
 8000502:	0a64      	lsrs	r4, r4, #9
 8000504:	b2d8      	uxtb	r0, r3
 8000506:	e7d2      	b.n	80004ae <__aeabi_ui2f+0x26>
 8000508:	0264      	lsls	r4, r4, #9
 800050a:	0a64      	lsrs	r4, r4, #9
 800050c:	308e      	adds	r0, #142	@ 0x8e
 800050e:	e7ce      	b.n	80004ae <__aeabi_ui2f+0x26>
 8000510:	fbffffff 	.word	0xfbffffff

08000514 <__aeabi_dadd>:
 8000514:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000516:	464f      	mov	r7, r9
 8000518:	4646      	mov	r6, r8
 800051a:	46d6      	mov	lr, sl
 800051c:	b5c0      	push	{r6, r7, lr}
 800051e:	b082      	sub	sp, #8
 8000520:	9000      	str	r0, [sp, #0]
 8000522:	9101      	str	r1, [sp, #4]
 8000524:	030e      	lsls	r6, r1, #12
 8000526:	004c      	lsls	r4, r1, #1
 8000528:	0fcd      	lsrs	r5, r1, #31
 800052a:	0a71      	lsrs	r1, r6, #9
 800052c:	9e00      	ldr	r6, [sp, #0]
 800052e:	005f      	lsls	r7, r3, #1
 8000530:	0f76      	lsrs	r6, r6, #29
 8000532:	430e      	orrs	r6, r1
 8000534:	9900      	ldr	r1, [sp, #0]
 8000536:	9200      	str	r2, [sp, #0]
 8000538:	9301      	str	r3, [sp, #4]
 800053a:	00c9      	lsls	r1, r1, #3
 800053c:	4689      	mov	r9, r1
 800053e:	0319      	lsls	r1, r3, #12
 8000540:	0d7b      	lsrs	r3, r7, #21
 8000542:	4698      	mov	r8, r3
 8000544:	9b01      	ldr	r3, [sp, #4]
 8000546:	0a49      	lsrs	r1, r1, #9
 8000548:	0fdb      	lsrs	r3, r3, #31
 800054a:	469c      	mov	ip, r3
 800054c:	9b00      	ldr	r3, [sp, #0]
 800054e:	9a00      	ldr	r2, [sp, #0]
 8000550:	0f5b      	lsrs	r3, r3, #29
 8000552:	430b      	orrs	r3, r1
 8000554:	4641      	mov	r1, r8
 8000556:	0d64      	lsrs	r4, r4, #21
 8000558:	00d2      	lsls	r2, r2, #3
 800055a:	1a61      	subs	r1, r4, r1
 800055c:	4565      	cmp	r5, ip
 800055e:	d100      	bne.n	8000562 <__aeabi_dadd+0x4e>
 8000560:	e0a6      	b.n	80006b0 <__aeabi_dadd+0x19c>
 8000562:	2900      	cmp	r1, #0
 8000564:	dd72      	ble.n	800064c <__aeabi_dadd+0x138>
 8000566:	4647      	mov	r7, r8
 8000568:	2f00      	cmp	r7, #0
 800056a:	d100      	bne.n	800056e <__aeabi_dadd+0x5a>
 800056c:	e0dd      	b.n	800072a <__aeabi_dadd+0x216>
 800056e:	4fcc      	ldr	r7, [pc, #816]	@ (80008a0 <__aeabi_dadd+0x38c>)
 8000570:	42bc      	cmp	r4, r7
 8000572:	d100      	bne.n	8000576 <__aeabi_dadd+0x62>
 8000574:	e19a      	b.n	80008ac <__aeabi_dadd+0x398>
 8000576:	2701      	movs	r7, #1
 8000578:	2938      	cmp	r1, #56	@ 0x38
 800057a:	dc17      	bgt.n	80005ac <__aeabi_dadd+0x98>
 800057c:	2780      	movs	r7, #128	@ 0x80
 800057e:	043f      	lsls	r7, r7, #16
 8000580:	433b      	orrs	r3, r7
 8000582:	291f      	cmp	r1, #31
 8000584:	dd00      	ble.n	8000588 <__aeabi_dadd+0x74>
 8000586:	e1dd      	b.n	8000944 <__aeabi_dadd+0x430>
 8000588:	2720      	movs	r7, #32
 800058a:	1a78      	subs	r0, r7, r1
 800058c:	001f      	movs	r7, r3
 800058e:	4087      	lsls	r7, r0
 8000590:	46ba      	mov	sl, r7
 8000592:	0017      	movs	r7, r2
 8000594:	40cf      	lsrs	r7, r1
 8000596:	4684      	mov	ip, r0
 8000598:	0038      	movs	r0, r7
 800059a:	4657      	mov	r7, sl
 800059c:	4307      	orrs	r7, r0
 800059e:	4660      	mov	r0, ip
 80005a0:	4082      	lsls	r2, r0
 80005a2:	40cb      	lsrs	r3, r1
 80005a4:	1e50      	subs	r0, r2, #1
 80005a6:	4182      	sbcs	r2, r0
 80005a8:	1af6      	subs	r6, r6, r3
 80005aa:	4317      	orrs	r7, r2
 80005ac:	464b      	mov	r3, r9
 80005ae:	1bdf      	subs	r7, r3, r7
 80005b0:	45b9      	cmp	r9, r7
 80005b2:	4180      	sbcs	r0, r0
 80005b4:	4240      	negs	r0, r0
 80005b6:	1a36      	subs	r6, r6, r0
 80005b8:	0233      	lsls	r3, r6, #8
 80005ba:	d400      	bmi.n	80005be <__aeabi_dadd+0xaa>
 80005bc:	e0ff      	b.n	80007be <__aeabi_dadd+0x2aa>
 80005be:	0276      	lsls	r6, r6, #9
 80005c0:	0a76      	lsrs	r6, r6, #9
 80005c2:	2e00      	cmp	r6, #0
 80005c4:	d100      	bne.n	80005c8 <__aeabi_dadd+0xb4>
 80005c6:	e13c      	b.n	8000842 <__aeabi_dadd+0x32e>
 80005c8:	0030      	movs	r0, r6
 80005ca:	f001 fbfd 	bl	8001dc8 <__clzsi2>
 80005ce:	0003      	movs	r3, r0
 80005d0:	3b08      	subs	r3, #8
 80005d2:	2120      	movs	r1, #32
 80005d4:	0038      	movs	r0, r7
 80005d6:	1aca      	subs	r2, r1, r3
 80005d8:	40d0      	lsrs	r0, r2
 80005da:	409e      	lsls	r6, r3
 80005dc:	0002      	movs	r2, r0
 80005de:	409f      	lsls	r7, r3
 80005e0:	4332      	orrs	r2, r6
 80005e2:	429c      	cmp	r4, r3
 80005e4:	dd00      	ble.n	80005e8 <__aeabi_dadd+0xd4>
 80005e6:	e1a6      	b.n	8000936 <__aeabi_dadd+0x422>
 80005e8:	1b18      	subs	r0, r3, r4
 80005ea:	3001      	adds	r0, #1
 80005ec:	1a09      	subs	r1, r1, r0
 80005ee:	003e      	movs	r6, r7
 80005f0:	408f      	lsls	r7, r1
 80005f2:	40c6      	lsrs	r6, r0
 80005f4:	1e7b      	subs	r3, r7, #1
 80005f6:	419f      	sbcs	r7, r3
 80005f8:	0013      	movs	r3, r2
 80005fa:	408b      	lsls	r3, r1
 80005fc:	4337      	orrs	r7, r6
 80005fe:	431f      	orrs	r7, r3
 8000600:	40c2      	lsrs	r2, r0
 8000602:	003b      	movs	r3, r7
 8000604:	0016      	movs	r6, r2
 8000606:	2400      	movs	r4, #0
 8000608:	4313      	orrs	r3, r2
 800060a:	d100      	bne.n	800060e <__aeabi_dadd+0xfa>
 800060c:	e1df      	b.n	80009ce <__aeabi_dadd+0x4ba>
 800060e:	077b      	lsls	r3, r7, #29
 8000610:	d100      	bne.n	8000614 <__aeabi_dadd+0x100>
 8000612:	e332      	b.n	8000c7a <__aeabi_dadd+0x766>
 8000614:	230f      	movs	r3, #15
 8000616:	003a      	movs	r2, r7
 8000618:	403b      	ands	r3, r7
 800061a:	2b04      	cmp	r3, #4
 800061c:	d004      	beq.n	8000628 <__aeabi_dadd+0x114>
 800061e:	1d3a      	adds	r2, r7, #4
 8000620:	42ba      	cmp	r2, r7
 8000622:	41bf      	sbcs	r7, r7
 8000624:	427f      	negs	r7, r7
 8000626:	19f6      	adds	r6, r6, r7
 8000628:	0233      	lsls	r3, r6, #8
 800062a:	d400      	bmi.n	800062e <__aeabi_dadd+0x11a>
 800062c:	e323      	b.n	8000c76 <__aeabi_dadd+0x762>
 800062e:	4b9c      	ldr	r3, [pc, #624]	@ (80008a0 <__aeabi_dadd+0x38c>)
 8000630:	3401      	adds	r4, #1
 8000632:	429c      	cmp	r4, r3
 8000634:	d100      	bne.n	8000638 <__aeabi_dadd+0x124>
 8000636:	e0b4      	b.n	80007a2 <__aeabi_dadd+0x28e>
 8000638:	4b9a      	ldr	r3, [pc, #616]	@ (80008a4 <__aeabi_dadd+0x390>)
 800063a:	0564      	lsls	r4, r4, #21
 800063c:	401e      	ands	r6, r3
 800063e:	0d64      	lsrs	r4, r4, #21
 8000640:	0777      	lsls	r7, r6, #29
 8000642:	08d2      	lsrs	r2, r2, #3
 8000644:	0276      	lsls	r6, r6, #9
 8000646:	4317      	orrs	r7, r2
 8000648:	0b36      	lsrs	r6, r6, #12
 800064a:	e0ac      	b.n	80007a6 <__aeabi_dadd+0x292>
 800064c:	2900      	cmp	r1, #0
 800064e:	d100      	bne.n	8000652 <__aeabi_dadd+0x13e>
 8000650:	e07e      	b.n	8000750 <__aeabi_dadd+0x23c>
 8000652:	4641      	mov	r1, r8
 8000654:	1b09      	subs	r1, r1, r4
 8000656:	2c00      	cmp	r4, #0
 8000658:	d000      	beq.n	800065c <__aeabi_dadd+0x148>
 800065a:	e160      	b.n	800091e <__aeabi_dadd+0x40a>
 800065c:	0034      	movs	r4, r6
 800065e:	4648      	mov	r0, r9
 8000660:	4304      	orrs	r4, r0
 8000662:	d100      	bne.n	8000666 <__aeabi_dadd+0x152>
 8000664:	e1c9      	b.n	80009fa <__aeabi_dadd+0x4e6>
 8000666:	1e4c      	subs	r4, r1, #1
 8000668:	2901      	cmp	r1, #1
 800066a:	d100      	bne.n	800066e <__aeabi_dadd+0x15a>
 800066c:	e22e      	b.n	8000acc <__aeabi_dadd+0x5b8>
 800066e:	4d8c      	ldr	r5, [pc, #560]	@ (80008a0 <__aeabi_dadd+0x38c>)
 8000670:	42a9      	cmp	r1, r5
 8000672:	d100      	bne.n	8000676 <__aeabi_dadd+0x162>
 8000674:	e224      	b.n	8000ac0 <__aeabi_dadd+0x5ac>
 8000676:	2701      	movs	r7, #1
 8000678:	2c38      	cmp	r4, #56	@ 0x38
 800067a:	dc11      	bgt.n	80006a0 <__aeabi_dadd+0x18c>
 800067c:	0021      	movs	r1, r4
 800067e:	291f      	cmp	r1, #31
 8000680:	dd00      	ble.n	8000684 <__aeabi_dadd+0x170>
 8000682:	e20b      	b.n	8000a9c <__aeabi_dadd+0x588>
 8000684:	2420      	movs	r4, #32
 8000686:	0037      	movs	r7, r6
 8000688:	4648      	mov	r0, r9
 800068a:	1a64      	subs	r4, r4, r1
 800068c:	40a7      	lsls	r7, r4
 800068e:	40c8      	lsrs	r0, r1
 8000690:	4307      	orrs	r7, r0
 8000692:	4648      	mov	r0, r9
 8000694:	40a0      	lsls	r0, r4
 8000696:	40ce      	lsrs	r6, r1
 8000698:	1e44      	subs	r4, r0, #1
 800069a:	41a0      	sbcs	r0, r4
 800069c:	1b9b      	subs	r3, r3, r6
 800069e:	4307      	orrs	r7, r0
 80006a0:	1bd7      	subs	r7, r2, r7
 80006a2:	42ba      	cmp	r2, r7
 80006a4:	4192      	sbcs	r2, r2
 80006a6:	4252      	negs	r2, r2
 80006a8:	4665      	mov	r5, ip
 80006aa:	4644      	mov	r4, r8
 80006ac:	1a9e      	subs	r6, r3, r2
 80006ae:	e783      	b.n	80005b8 <__aeabi_dadd+0xa4>
 80006b0:	2900      	cmp	r1, #0
 80006b2:	dc00      	bgt.n	80006b6 <__aeabi_dadd+0x1a2>
 80006b4:	e09c      	b.n	80007f0 <__aeabi_dadd+0x2dc>
 80006b6:	4647      	mov	r7, r8
 80006b8:	2f00      	cmp	r7, #0
 80006ba:	d167      	bne.n	800078c <__aeabi_dadd+0x278>
 80006bc:	001f      	movs	r7, r3
 80006be:	4317      	orrs	r7, r2
 80006c0:	d100      	bne.n	80006c4 <__aeabi_dadd+0x1b0>
 80006c2:	e0e4      	b.n	800088e <__aeabi_dadd+0x37a>
 80006c4:	1e48      	subs	r0, r1, #1
 80006c6:	2901      	cmp	r1, #1
 80006c8:	d100      	bne.n	80006cc <__aeabi_dadd+0x1b8>
 80006ca:	e19b      	b.n	8000a04 <__aeabi_dadd+0x4f0>
 80006cc:	4f74      	ldr	r7, [pc, #464]	@ (80008a0 <__aeabi_dadd+0x38c>)
 80006ce:	42b9      	cmp	r1, r7
 80006d0:	d100      	bne.n	80006d4 <__aeabi_dadd+0x1c0>
 80006d2:	e0eb      	b.n	80008ac <__aeabi_dadd+0x398>
 80006d4:	2701      	movs	r7, #1
 80006d6:	0001      	movs	r1, r0
 80006d8:	2838      	cmp	r0, #56	@ 0x38
 80006da:	dc11      	bgt.n	8000700 <__aeabi_dadd+0x1ec>
 80006dc:	291f      	cmp	r1, #31
 80006de:	dd00      	ble.n	80006e2 <__aeabi_dadd+0x1ce>
 80006e0:	e1c7      	b.n	8000a72 <__aeabi_dadd+0x55e>
 80006e2:	2720      	movs	r7, #32
 80006e4:	1a78      	subs	r0, r7, r1
 80006e6:	001f      	movs	r7, r3
 80006e8:	4684      	mov	ip, r0
 80006ea:	4087      	lsls	r7, r0
 80006ec:	0010      	movs	r0, r2
 80006ee:	40c8      	lsrs	r0, r1
 80006f0:	4307      	orrs	r7, r0
 80006f2:	4660      	mov	r0, ip
 80006f4:	4082      	lsls	r2, r0
 80006f6:	40cb      	lsrs	r3, r1
 80006f8:	1e50      	subs	r0, r2, #1
 80006fa:	4182      	sbcs	r2, r0
 80006fc:	18f6      	adds	r6, r6, r3
 80006fe:	4317      	orrs	r7, r2
 8000700:	444f      	add	r7, r9
 8000702:	454f      	cmp	r7, r9
 8000704:	4180      	sbcs	r0, r0
 8000706:	4240      	negs	r0, r0
 8000708:	1836      	adds	r6, r6, r0
 800070a:	0233      	lsls	r3, r6, #8
 800070c:	d557      	bpl.n	80007be <__aeabi_dadd+0x2aa>
 800070e:	4b64      	ldr	r3, [pc, #400]	@ (80008a0 <__aeabi_dadd+0x38c>)
 8000710:	3401      	adds	r4, #1
 8000712:	429c      	cmp	r4, r3
 8000714:	d045      	beq.n	80007a2 <__aeabi_dadd+0x28e>
 8000716:	2101      	movs	r1, #1
 8000718:	4b62      	ldr	r3, [pc, #392]	@ (80008a4 <__aeabi_dadd+0x390>)
 800071a:	087a      	lsrs	r2, r7, #1
 800071c:	401e      	ands	r6, r3
 800071e:	4039      	ands	r1, r7
 8000720:	430a      	orrs	r2, r1
 8000722:	07f7      	lsls	r7, r6, #31
 8000724:	4317      	orrs	r7, r2
 8000726:	0876      	lsrs	r6, r6, #1
 8000728:	e771      	b.n	800060e <__aeabi_dadd+0xfa>
 800072a:	001f      	movs	r7, r3
 800072c:	4317      	orrs	r7, r2
 800072e:	d100      	bne.n	8000732 <__aeabi_dadd+0x21e>
 8000730:	e0ad      	b.n	800088e <__aeabi_dadd+0x37a>
 8000732:	1e4f      	subs	r7, r1, #1
 8000734:	46bc      	mov	ip, r7
 8000736:	2901      	cmp	r1, #1
 8000738:	d100      	bne.n	800073c <__aeabi_dadd+0x228>
 800073a:	e182      	b.n	8000a42 <__aeabi_dadd+0x52e>
 800073c:	4f58      	ldr	r7, [pc, #352]	@ (80008a0 <__aeabi_dadd+0x38c>)
 800073e:	42b9      	cmp	r1, r7
 8000740:	d100      	bne.n	8000744 <__aeabi_dadd+0x230>
 8000742:	e190      	b.n	8000a66 <__aeabi_dadd+0x552>
 8000744:	4661      	mov	r1, ip
 8000746:	2701      	movs	r7, #1
 8000748:	2938      	cmp	r1, #56	@ 0x38
 800074a:	dd00      	ble.n	800074e <__aeabi_dadd+0x23a>
 800074c:	e72e      	b.n	80005ac <__aeabi_dadd+0x98>
 800074e:	e718      	b.n	8000582 <__aeabi_dadd+0x6e>
 8000750:	4f55      	ldr	r7, [pc, #340]	@ (80008a8 <__aeabi_dadd+0x394>)
 8000752:	1c61      	adds	r1, r4, #1
 8000754:	4239      	tst	r1, r7
 8000756:	d000      	beq.n	800075a <__aeabi_dadd+0x246>
 8000758:	e0d0      	b.n	80008fc <__aeabi_dadd+0x3e8>
 800075a:	0031      	movs	r1, r6
 800075c:	4648      	mov	r0, r9
 800075e:	001f      	movs	r7, r3
 8000760:	4301      	orrs	r1, r0
 8000762:	4317      	orrs	r7, r2
 8000764:	2c00      	cmp	r4, #0
 8000766:	d000      	beq.n	800076a <__aeabi_dadd+0x256>
 8000768:	e13d      	b.n	80009e6 <__aeabi_dadd+0x4d2>
 800076a:	2900      	cmp	r1, #0
 800076c:	d100      	bne.n	8000770 <__aeabi_dadd+0x25c>
 800076e:	e1bc      	b.n	8000aea <__aeabi_dadd+0x5d6>
 8000770:	2f00      	cmp	r7, #0
 8000772:	d000      	beq.n	8000776 <__aeabi_dadd+0x262>
 8000774:	e1bf      	b.n	8000af6 <__aeabi_dadd+0x5e2>
 8000776:	464b      	mov	r3, r9
 8000778:	2100      	movs	r1, #0
 800077a:	08d8      	lsrs	r0, r3, #3
 800077c:	0777      	lsls	r7, r6, #29
 800077e:	4307      	orrs	r7, r0
 8000780:	08f0      	lsrs	r0, r6, #3
 8000782:	0306      	lsls	r6, r0, #12
 8000784:	054c      	lsls	r4, r1, #21
 8000786:	0b36      	lsrs	r6, r6, #12
 8000788:	0d64      	lsrs	r4, r4, #21
 800078a:	e00c      	b.n	80007a6 <__aeabi_dadd+0x292>
 800078c:	4f44      	ldr	r7, [pc, #272]	@ (80008a0 <__aeabi_dadd+0x38c>)
 800078e:	42bc      	cmp	r4, r7
 8000790:	d100      	bne.n	8000794 <__aeabi_dadd+0x280>
 8000792:	e08b      	b.n	80008ac <__aeabi_dadd+0x398>
 8000794:	2701      	movs	r7, #1
 8000796:	2938      	cmp	r1, #56	@ 0x38
 8000798:	dcb2      	bgt.n	8000700 <__aeabi_dadd+0x1ec>
 800079a:	2780      	movs	r7, #128	@ 0x80
 800079c:	043f      	lsls	r7, r7, #16
 800079e:	433b      	orrs	r3, r7
 80007a0:	e79c      	b.n	80006dc <__aeabi_dadd+0x1c8>
 80007a2:	2600      	movs	r6, #0
 80007a4:	2700      	movs	r7, #0
 80007a6:	0524      	lsls	r4, r4, #20
 80007a8:	4334      	orrs	r4, r6
 80007aa:	07ed      	lsls	r5, r5, #31
 80007ac:	432c      	orrs	r4, r5
 80007ae:	0038      	movs	r0, r7
 80007b0:	0021      	movs	r1, r4
 80007b2:	b002      	add	sp, #8
 80007b4:	bce0      	pop	{r5, r6, r7}
 80007b6:	46ba      	mov	sl, r7
 80007b8:	46b1      	mov	r9, r6
 80007ba:	46a8      	mov	r8, r5
 80007bc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80007be:	077b      	lsls	r3, r7, #29
 80007c0:	d004      	beq.n	80007cc <__aeabi_dadd+0x2b8>
 80007c2:	230f      	movs	r3, #15
 80007c4:	403b      	ands	r3, r7
 80007c6:	2b04      	cmp	r3, #4
 80007c8:	d000      	beq.n	80007cc <__aeabi_dadd+0x2b8>
 80007ca:	e728      	b.n	800061e <__aeabi_dadd+0x10a>
 80007cc:	08f8      	lsrs	r0, r7, #3
 80007ce:	4b34      	ldr	r3, [pc, #208]	@ (80008a0 <__aeabi_dadd+0x38c>)
 80007d0:	0777      	lsls	r7, r6, #29
 80007d2:	4307      	orrs	r7, r0
 80007d4:	08f0      	lsrs	r0, r6, #3
 80007d6:	429c      	cmp	r4, r3
 80007d8:	d000      	beq.n	80007dc <__aeabi_dadd+0x2c8>
 80007da:	e24a      	b.n	8000c72 <__aeabi_dadd+0x75e>
 80007dc:	003b      	movs	r3, r7
 80007de:	4303      	orrs	r3, r0
 80007e0:	d059      	beq.n	8000896 <__aeabi_dadd+0x382>
 80007e2:	2680      	movs	r6, #128	@ 0x80
 80007e4:	0336      	lsls	r6, r6, #12
 80007e6:	4306      	orrs	r6, r0
 80007e8:	0336      	lsls	r6, r6, #12
 80007ea:	4c2d      	ldr	r4, [pc, #180]	@ (80008a0 <__aeabi_dadd+0x38c>)
 80007ec:	0b36      	lsrs	r6, r6, #12
 80007ee:	e7da      	b.n	80007a6 <__aeabi_dadd+0x292>
 80007f0:	2900      	cmp	r1, #0
 80007f2:	d061      	beq.n	80008b8 <__aeabi_dadd+0x3a4>
 80007f4:	4641      	mov	r1, r8
 80007f6:	1b09      	subs	r1, r1, r4
 80007f8:	2c00      	cmp	r4, #0
 80007fa:	d100      	bne.n	80007fe <__aeabi_dadd+0x2ea>
 80007fc:	e0b9      	b.n	8000972 <__aeabi_dadd+0x45e>
 80007fe:	4c28      	ldr	r4, [pc, #160]	@ (80008a0 <__aeabi_dadd+0x38c>)
 8000800:	45a0      	cmp	r8, r4
 8000802:	d100      	bne.n	8000806 <__aeabi_dadd+0x2f2>
 8000804:	e1a5      	b.n	8000b52 <__aeabi_dadd+0x63e>
 8000806:	2701      	movs	r7, #1
 8000808:	2938      	cmp	r1, #56	@ 0x38
 800080a:	dc13      	bgt.n	8000834 <__aeabi_dadd+0x320>
 800080c:	2480      	movs	r4, #128	@ 0x80
 800080e:	0424      	lsls	r4, r4, #16
 8000810:	4326      	orrs	r6, r4
 8000812:	291f      	cmp	r1, #31
 8000814:	dd00      	ble.n	8000818 <__aeabi_dadd+0x304>
 8000816:	e1c8      	b.n	8000baa <__aeabi_dadd+0x696>
 8000818:	2420      	movs	r4, #32
 800081a:	0037      	movs	r7, r6
 800081c:	4648      	mov	r0, r9
 800081e:	1a64      	subs	r4, r4, r1
 8000820:	40a7      	lsls	r7, r4
 8000822:	40c8      	lsrs	r0, r1
 8000824:	4307      	orrs	r7, r0
 8000826:	4648      	mov	r0, r9
 8000828:	40a0      	lsls	r0, r4
 800082a:	40ce      	lsrs	r6, r1
 800082c:	1e44      	subs	r4, r0, #1
 800082e:	41a0      	sbcs	r0, r4
 8000830:	199b      	adds	r3, r3, r6
 8000832:	4307      	orrs	r7, r0
 8000834:	18bf      	adds	r7, r7, r2
 8000836:	4297      	cmp	r7, r2
 8000838:	4192      	sbcs	r2, r2
 800083a:	4252      	negs	r2, r2
 800083c:	4644      	mov	r4, r8
 800083e:	18d6      	adds	r6, r2, r3
 8000840:	e763      	b.n	800070a <__aeabi_dadd+0x1f6>
 8000842:	0038      	movs	r0, r7
 8000844:	f001 fac0 	bl	8001dc8 <__clzsi2>
 8000848:	0003      	movs	r3, r0
 800084a:	3318      	adds	r3, #24
 800084c:	2b1f      	cmp	r3, #31
 800084e:	dc00      	bgt.n	8000852 <__aeabi_dadd+0x33e>
 8000850:	e6bf      	b.n	80005d2 <__aeabi_dadd+0xbe>
 8000852:	003a      	movs	r2, r7
 8000854:	3808      	subs	r0, #8
 8000856:	4082      	lsls	r2, r0
 8000858:	429c      	cmp	r4, r3
 800085a:	dd00      	ble.n	800085e <__aeabi_dadd+0x34a>
 800085c:	e083      	b.n	8000966 <__aeabi_dadd+0x452>
 800085e:	1b1b      	subs	r3, r3, r4
 8000860:	1c58      	adds	r0, r3, #1
 8000862:	281f      	cmp	r0, #31
 8000864:	dc00      	bgt.n	8000868 <__aeabi_dadd+0x354>
 8000866:	e1b4      	b.n	8000bd2 <__aeabi_dadd+0x6be>
 8000868:	0017      	movs	r7, r2
 800086a:	3b1f      	subs	r3, #31
 800086c:	40df      	lsrs	r7, r3
 800086e:	2820      	cmp	r0, #32
 8000870:	d005      	beq.n	800087e <__aeabi_dadd+0x36a>
 8000872:	2340      	movs	r3, #64	@ 0x40
 8000874:	1a1b      	subs	r3, r3, r0
 8000876:	409a      	lsls	r2, r3
 8000878:	1e53      	subs	r3, r2, #1
 800087a:	419a      	sbcs	r2, r3
 800087c:	4317      	orrs	r7, r2
 800087e:	2400      	movs	r4, #0
 8000880:	2f00      	cmp	r7, #0
 8000882:	d00a      	beq.n	800089a <__aeabi_dadd+0x386>
 8000884:	077b      	lsls	r3, r7, #29
 8000886:	d000      	beq.n	800088a <__aeabi_dadd+0x376>
 8000888:	e6c4      	b.n	8000614 <__aeabi_dadd+0x100>
 800088a:	0026      	movs	r6, r4
 800088c:	e79e      	b.n	80007cc <__aeabi_dadd+0x2b8>
 800088e:	464b      	mov	r3, r9
 8000890:	000c      	movs	r4, r1
 8000892:	08d8      	lsrs	r0, r3, #3
 8000894:	e79b      	b.n	80007ce <__aeabi_dadd+0x2ba>
 8000896:	2700      	movs	r7, #0
 8000898:	4c01      	ldr	r4, [pc, #4]	@ (80008a0 <__aeabi_dadd+0x38c>)
 800089a:	2600      	movs	r6, #0
 800089c:	e783      	b.n	80007a6 <__aeabi_dadd+0x292>
 800089e:	46c0      	nop			@ (mov r8, r8)
 80008a0:	000007ff 	.word	0x000007ff
 80008a4:	ff7fffff 	.word	0xff7fffff
 80008a8:	000007fe 	.word	0x000007fe
 80008ac:	464b      	mov	r3, r9
 80008ae:	0777      	lsls	r7, r6, #29
 80008b0:	08d8      	lsrs	r0, r3, #3
 80008b2:	4307      	orrs	r7, r0
 80008b4:	08f0      	lsrs	r0, r6, #3
 80008b6:	e791      	b.n	80007dc <__aeabi_dadd+0x2c8>
 80008b8:	4fcd      	ldr	r7, [pc, #820]	@ (8000bf0 <__aeabi_dadd+0x6dc>)
 80008ba:	1c61      	adds	r1, r4, #1
 80008bc:	4239      	tst	r1, r7
 80008be:	d16b      	bne.n	8000998 <__aeabi_dadd+0x484>
 80008c0:	0031      	movs	r1, r6
 80008c2:	4648      	mov	r0, r9
 80008c4:	4301      	orrs	r1, r0
 80008c6:	2c00      	cmp	r4, #0
 80008c8:	d000      	beq.n	80008cc <__aeabi_dadd+0x3b8>
 80008ca:	e14b      	b.n	8000b64 <__aeabi_dadd+0x650>
 80008cc:	001f      	movs	r7, r3
 80008ce:	4317      	orrs	r7, r2
 80008d0:	2900      	cmp	r1, #0
 80008d2:	d100      	bne.n	80008d6 <__aeabi_dadd+0x3c2>
 80008d4:	e181      	b.n	8000bda <__aeabi_dadd+0x6c6>
 80008d6:	2f00      	cmp	r7, #0
 80008d8:	d100      	bne.n	80008dc <__aeabi_dadd+0x3c8>
 80008da:	e74c      	b.n	8000776 <__aeabi_dadd+0x262>
 80008dc:	444a      	add	r2, r9
 80008de:	454a      	cmp	r2, r9
 80008e0:	4180      	sbcs	r0, r0
 80008e2:	18f6      	adds	r6, r6, r3
 80008e4:	4240      	negs	r0, r0
 80008e6:	1836      	adds	r6, r6, r0
 80008e8:	0233      	lsls	r3, r6, #8
 80008ea:	d500      	bpl.n	80008ee <__aeabi_dadd+0x3da>
 80008ec:	e1b0      	b.n	8000c50 <__aeabi_dadd+0x73c>
 80008ee:	0017      	movs	r7, r2
 80008f0:	4691      	mov	r9, r2
 80008f2:	4337      	orrs	r7, r6
 80008f4:	d000      	beq.n	80008f8 <__aeabi_dadd+0x3e4>
 80008f6:	e73e      	b.n	8000776 <__aeabi_dadd+0x262>
 80008f8:	2600      	movs	r6, #0
 80008fa:	e754      	b.n	80007a6 <__aeabi_dadd+0x292>
 80008fc:	4649      	mov	r1, r9
 80008fe:	1a89      	subs	r1, r1, r2
 8000900:	4688      	mov	r8, r1
 8000902:	45c1      	cmp	r9, r8
 8000904:	41bf      	sbcs	r7, r7
 8000906:	1af1      	subs	r1, r6, r3
 8000908:	427f      	negs	r7, r7
 800090a:	1bc9      	subs	r1, r1, r7
 800090c:	020f      	lsls	r7, r1, #8
 800090e:	d461      	bmi.n	80009d4 <__aeabi_dadd+0x4c0>
 8000910:	4647      	mov	r7, r8
 8000912:	430f      	orrs	r7, r1
 8000914:	d100      	bne.n	8000918 <__aeabi_dadd+0x404>
 8000916:	e0bd      	b.n	8000a94 <__aeabi_dadd+0x580>
 8000918:	000e      	movs	r6, r1
 800091a:	4647      	mov	r7, r8
 800091c:	e651      	b.n	80005c2 <__aeabi_dadd+0xae>
 800091e:	4cb5      	ldr	r4, [pc, #724]	@ (8000bf4 <__aeabi_dadd+0x6e0>)
 8000920:	45a0      	cmp	r8, r4
 8000922:	d100      	bne.n	8000926 <__aeabi_dadd+0x412>
 8000924:	e100      	b.n	8000b28 <__aeabi_dadd+0x614>
 8000926:	2701      	movs	r7, #1
 8000928:	2938      	cmp	r1, #56	@ 0x38
 800092a:	dd00      	ble.n	800092e <__aeabi_dadd+0x41a>
 800092c:	e6b8      	b.n	80006a0 <__aeabi_dadd+0x18c>
 800092e:	2480      	movs	r4, #128	@ 0x80
 8000930:	0424      	lsls	r4, r4, #16
 8000932:	4326      	orrs	r6, r4
 8000934:	e6a3      	b.n	800067e <__aeabi_dadd+0x16a>
 8000936:	4eb0      	ldr	r6, [pc, #704]	@ (8000bf8 <__aeabi_dadd+0x6e4>)
 8000938:	1ae4      	subs	r4, r4, r3
 800093a:	4016      	ands	r6, r2
 800093c:	077b      	lsls	r3, r7, #29
 800093e:	d000      	beq.n	8000942 <__aeabi_dadd+0x42e>
 8000940:	e73f      	b.n	80007c2 <__aeabi_dadd+0x2ae>
 8000942:	e743      	b.n	80007cc <__aeabi_dadd+0x2b8>
 8000944:	000f      	movs	r7, r1
 8000946:	0018      	movs	r0, r3
 8000948:	3f20      	subs	r7, #32
 800094a:	40f8      	lsrs	r0, r7
 800094c:	4684      	mov	ip, r0
 800094e:	2920      	cmp	r1, #32
 8000950:	d003      	beq.n	800095a <__aeabi_dadd+0x446>
 8000952:	2740      	movs	r7, #64	@ 0x40
 8000954:	1a79      	subs	r1, r7, r1
 8000956:	408b      	lsls	r3, r1
 8000958:	431a      	orrs	r2, r3
 800095a:	1e53      	subs	r3, r2, #1
 800095c:	419a      	sbcs	r2, r3
 800095e:	4663      	mov	r3, ip
 8000960:	0017      	movs	r7, r2
 8000962:	431f      	orrs	r7, r3
 8000964:	e622      	b.n	80005ac <__aeabi_dadd+0x98>
 8000966:	48a4      	ldr	r0, [pc, #656]	@ (8000bf8 <__aeabi_dadd+0x6e4>)
 8000968:	1ae1      	subs	r1, r4, r3
 800096a:	4010      	ands	r0, r2
 800096c:	0747      	lsls	r7, r0, #29
 800096e:	08c0      	lsrs	r0, r0, #3
 8000970:	e707      	b.n	8000782 <__aeabi_dadd+0x26e>
 8000972:	0034      	movs	r4, r6
 8000974:	4648      	mov	r0, r9
 8000976:	4304      	orrs	r4, r0
 8000978:	d100      	bne.n	800097c <__aeabi_dadd+0x468>
 800097a:	e0fa      	b.n	8000b72 <__aeabi_dadd+0x65e>
 800097c:	1e4c      	subs	r4, r1, #1
 800097e:	2901      	cmp	r1, #1
 8000980:	d100      	bne.n	8000984 <__aeabi_dadd+0x470>
 8000982:	e0d7      	b.n	8000b34 <__aeabi_dadd+0x620>
 8000984:	4f9b      	ldr	r7, [pc, #620]	@ (8000bf4 <__aeabi_dadd+0x6e0>)
 8000986:	42b9      	cmp	r1, r7
 8000988:	d100      	bne.n	800098c <__aeabi_dadd+0x478>
 800098a:	e0e2      	b.n	8000b52 <__aeabi_dadd+0x63e>
 800098c:	2701      	movs	r7, #1
 800098e:	2c38      	cmp	r4, #56	@ 0x38
 8000990:	dd00      	ble.n	8000994 <__aeabi_dadd+0x480>
 8000992:	e74f      	b.n	8000834 <__aeabi_dadd+0x320>
 8000994:	0021      	movs	r1, r4
 8000996:	e73c      	b.n	8000812 <__aeabi_dadd+0x2fe>
 8000998:	4c96      	ldr	r4, [pc, #600]	@ (8000bf4 <__aeabi_dadd+0x6e0>)
 800099a:	42a1      	cmp	r1, r4
 800099c:	d100      	bne.n	80009a0 <__aeabi_dadd+0x48c>
 800099e:	e0dd      	b.n	8000b5c <__aeabi_dadd+0x648>
 80009a0:	444a      	add	r2, r9
 80009a2:	454a      	cmp	r2, r9
 80009a4:	4180      	sbcs	r0, r0
 80009a6:	18f3      	adds	r3, r6, r3
 80009a8:	4240      	negs	r0, r0
 80009aa:	1818      	adds	r0, r3, r0
 80009ac:	07c7      	lsls	r7, r0, #31
 80009ae:	0852      	lsrs	r2, r2, #1
 80009b0:	4317      	orrs	r7, r2
 80009b2:	0846      	lsrs	r6, r0, #1
 80009b4:	0752      	lsls	r2, r2, #29
 80009b6:	d005      	beq.n	80009c4 <__aeabi_dadd+0x4b0>
 80009b8:	220f      	movs	r2, #15
 80009ba:	000c      	movs	r4, r1
 80009bc:	403a      	ands	r2, r7
 80009be:	2a04      	cmp	r2, #4
 80009c0:	d000      	beq.n	80009c4 <__aeabi_dadd+0x4b0>
 80009c2:	e62c      	b.n	800061e <__aeabi_dadd+0x10a>
 80009c4:	0776      	lsls	r6, r6, #29
 80009c6:	08ff      	lsrs	r7, r7, #3
 80009c8:	4337      	orrs	r7, r6
 80009ca:	0900      	lsrs	r0, r0, #4
 80009cc:	e6d9      	b.n	8000782 <__aeabi_dadd+0x26e>
 80009ce:	2700      	movs	r7, #0
 80009d0:	2600      	movs	r6, #0
 80009d2:	e6e8      	b.n	80007a6 <__aeabi_dadd+0x292>
 80009d4:	4649      	mov	r1, r9
 80009d6:	1a57      	subs	r7, r2, r1
 80009d8:	42ba      	cmp	r2, r7
 80009da:	4192      	sbcs	r2, r2
 80009dc:	1b9e      	subs	r6, r3, r6
 80009de:	4252      	negs	r2, r2
 80009e0:	4665      	mov	r5, ip
 80009e2:	1ab6      	subs	r6, r6, r2
 80009e4:	e5ed      	b.n	80005c2 <__aeabi_dadd+0xae>
 80009e6:	2900      	cmp	r1, #0
 80009e8:	d000      	beq.n	80009ec <__aeabi_dadd+0x4d8>
 80009ea:	e0c6      	b.n	8000b7a <__aeabi_dadd+0x666>
 80009ec:	2f00      	cmp	r7, #0
 80009ee:	d167      	bne.n	8000ac0 <__aeabi_dadd+0x5ac>
 80009f0:	2680      	movs	r6, #128	@ 0x80
 80009f2:	2500      	movs	r5, #0
 80009f4:	4c7f      	ldr	r4, [pc, #508]	@ (8000bf4 <__aeabi_dadd+0x6e0>)
 80009f6:	0336      	lsls	r6, r6, #12
 80009f8:	e6d5      	b.n	80007a6 <__aeabi_dadd+0x292>
 80009fa:	4665      	mov	r5, ip
 80009fc:	000c      	movs	r4, r1
 80009fe:	001e      	movs	r6, r3
 8000a00:	08d0      	lsrs	r0, r2, #3
 8000a02:	e6e4      	b.n	80007ce <__aeabi_dadd+0x2ba>
 8000a04:	444a      	add	r2, r9
 8000a06:	454a      	cmp	r2, r9
 8000a08:	4180      	sbcs	r0, r0
 8000a0a:	18f3      	adds	r3, r6, r3
 8000a0c:	4240      	negs	r0, r0
 8000a0e:	1818      	adds	r0, r3, r0
 8000a10:	0011      	movs	r1, r2
 8000a12:	0203      	lsls	r3, r0, #8
 8000a14:	d400      	bmi.n	8000a18 <__aeabi_dadd+0x504>
 8000a16:	e096      	b.n	8000b46 <__aeabi_dadd+0x632>
 8000a18:	4b77      	ldr	r3, [pc, #476]	@ (8000bf8 <__aeabi_dadd+0x6e4>)
 8000a1a:	0849      	lsrs	r1, r1, #1
 8000a1c:	4018      	ands	r0, r3
 8000a1e:	07c3      	lsls	r3, r0, #31
 8000a20:	430b      	orrs	r3, r1
 8000a22:	0844      	lsrs	r4, r0, #1
 8000a24:	0749      	lsls	r1, r1, #29
 8000a26:	d100      	bne.n	8000a2a <__aeabi_dadd+0x516>
 8000a28:	e129      	b.n	8000c7e <__aeabi_dadd+0x76a>
 8000a2a:	220f      	movs	r2, #15
 8000a2c:	401a      	ands	r2, r3
 8000a2e:	2a04      	cmp	r2, #4
 8000a30:	d100      	bne.n	8000a34 <__aeabi_dadd+0x520>
 8000a32:	e0ea      	b.n	8000c0a <__aeabi_dadd+0x6f6>
 8000a34:	1d1f      	adds	r7, r3, #4
 8000a36:	429f      	cmp	r7, r3
 8000a38:	41b6      	sbcs	r6, r6
 8000a3a:	4276      	negs	r6, r6
 8000a3c:	1936      	adds	r6, r6, r4
 8000a3e:	2402      	movs	r4, #2
 8000a40:	e6c4      	b.n	80007cc <__aeabi_dadd+0x2b8>
 8000a42:	4649      	mov	r1, r9
 8000a44:	1a8f      	subs	r7, r1, r2
 8000a46:	45b9      	cmp	r9, r7
 8000a48:	4180      	sbcs	r0, r0
 8000a4a:	1af6      	subs	r6, r6, r3
 8000a4c:	4240      	negs	r0, r0
 8000a4e:	1a36      	subs	r6, r6, r0
 8000a50:	0233      	lsls	r3, r6, #8
 8000a52:	d406      	bmi.n	8000a62 <__aeabi_dadd+0x54e>
 8000a54:	0773      	lsls	r3, r6, #29
 8000a56:	08ff      	lsrs	r7, r7, #3
 8000a58:	2101      	movs	r1, #1
 8000a5a:	431f      	orrs	r7, r3
 8000a5c:	08f0      	lsrs	r0, r6, #3
 8000a5e:	e690      	b.n	8000782 <__aeabi_dadd+0x26e>
 8000a60:	4665      	mov	r5, ip
 8000a62:	2401      	movs	r4, #1
 8000a64:	e5ab      	b.n	80005be <__aeabi_dadd+0xaa>
 8000a66:	464b      	mov	r3, r9
 8000a68:	0777      	lsls	r7, r6, #29
 8000a6a:	08d8      	lsrs	r0, r3, #3
 8000a6c:	4307      	orrs	r7, r0
 8000a6e:	08f0      	lsrs	r0, r6, #3
 8000a70:	e6b4      	b.n	80007dc <__aeabi_dadd+0x2c8>
 8000a72:	000f      	movs	r7, r1
 8000a74:	0018      	movs	r0, r3
 8000a76:	3f20      	subs	r7, #32
 8000a78:	40f8      	lsrs	r0, r7
 8000a7a:	4684      	mov	ip, r0
 8000a7c:	2920      	cmp	r1, #32
 8000a7e:	d003      	beq.n	8000a88 <__aeabi_dadd+0x574>
 8000a80:	2740      	movs	r7, #64	@ 0x40
 8000a82:	1a79      	subs	r1, r7, r1
 8000a84:	408b      	lsls	r3, r1
 8000a86:	431a      	orrs	r2, r3
 8000a88:	1e53      	subs	r3, r2, #1
 8000a8a:	419a      	sbcs	r2, r3
 8000a8c:	4663      	mov	r3, ip
 8000a8e:	0017      	movs	r7, r2
 8000a90:	431f      	orrs	r7, r3
 8000a92:	e635      	b.n	8000700 <__aeabi_dadd+0x1ec>
 8000a94:	2500      	movs	r5, #0
 8000a96:	2400      	movs	r4, #0
 8000a98:	2600      	movs	r6, #0
 8000a9a:	e684      	b.n	80007a6 <__aeabi_dadd+0x292>
 8000a9c:	000c      	movs	r4, r1
 8000a9e:	0035      	movs	r5, r6
 8000aa0:	3c20      	subs	r4, #32
 8000aa2:	40e5      	lsrs	r5, r4
 8000aa4:	2920      	cmp	r1, #32
 8000aa6:	d005      	beq.n	8000ab4 <__aeabi_dadd+0x5a0>
 8000aa8:	2440      	movs	r4, #64	@ 0x40
 8000aaa:	1a61      	subs	r1, r4, r1
 8000aac:	408e      	lsls	r6, r1
 8000aae:	4649      	mov	r1, r9
 8000ab0:	4331      	orrs	r1, r6
 8000ab2:	4689      	mov	r9, r1
 8000ab4:	4648      	mov	r0, r9
 8000ab6:	1e41      	subs	r1, r0, #1
 8000ab8:	4188      	sbcs	r0, r1
 8000aba:	0007      	movs	r7, r0
 8000abc:	432f      	orrs	r7, r5
 8000abe:	e5ef      	b.n	80006a0 <__aeabi_dadd+0x18c>
 8000ac0:	08d2      	lsrs	r2, r2, #3
 8000ac2:	075f      	lsls	r7, r3, #29
 8000ac4:	4665      	mov	r5, ip
 8000ac6:	4317      	orrs	r7, r2
 8000ac8:	08d8      	lsrs	r0, r3, #3
 8000aca:	e687      	b.n	80007dc <__aeabi_dadd+0x2c8>
 8000acc:	1a17      	subs	r7, r2, r0
 8000ace:	42ba      	cmp	r2, r7
 8000ad0:	4192      	sbcs	r2, r2
 8000ad2:	1b9e      	subs	r6, r3, r6
 8000ad4:	4252      	negs	r2, r2
 8000ad6:	1ab6      	subs	r6, r6, r2
 8000ad8:	0233      	lsls	r3, r6, #8
 8000ada:	d4c1      	bmi.n	8000a60 <__aeabi_dadd+0x54c>
 8000adc:	0773      	lsls	r3, r6, #29
 8000ade:	08ff      	lsrs	r7, r7, #3
 8000ae0:	4665      	mov	r5, ip
 8000ae2:	2101      	movs	r1, #1
 8000ae4:	431f      	orrs	r7, r3
 8000ae6:	08f0      	lsrs	r0, r6, #3
 8000ae8:	e64b      	b.n	8000782 <__aeabi_dadd+0x26e>
 8000aea:	2f00      	cmp	r7, #0
 8000aec:	d07b      	beq.n	8000be6 <__aeabi_dadd+0x6d2>
 8000aee:	4665      	mov	r5, ip
 8000af0:	001e      	movs	r6, r3
 8000af2:	4691      	mov	r9, r2
 8000af4:	e63f      	b.n	8000776 <__aeabi_dadd+0x262>
 8000af6:	1a81      	subs	r1, r0, r2
 8000af8:	4688      	mov	r8, r1
 8000afa:	45c1      	cmp	r9, r8
 8000afc:	41a4      	sbcs	r4, r4
 8000afe:	1af1      	subs	r1, r6, r3
 8000b00:	4264      	negs	r4, r4
 8000b02:	1b09      	subs	r1, r1, r4
 8000b04:	2480      	movs	r4, #128	@ 0x80
 8000b06:	0424      	lsls	r4, r4, #16
 8000b08:	4221      	tst	r1, r4
 8000b0a:	d077      	beq.n	8000bfc <__aeabi_dadd+0x6e8>
 8000b0c:	1a10      	subs	r0, r2, r0
 8000b0e:	4282      	cmp	r2, r0
 8000b10:	4192      	sbcs	r2, r2
 8000b12:	0007      	movs	r7, r0
 8000b14:	1b9e      	subs	r6, r3, r6
 8000b16:	4252      	negs	r2, r2
 8000b18:	1ab6      	subs	r6, r6, r2
 8000b1a:	4337      	orrs	r7, r6
 8000b1c:	d000      	beq.n	8000b20 <__aeabi_dadd+0x60c>
 8000b1e:	e0a0      	b.n	8000c62 <__aeabi_dadd+0x74e>
 8000b20:	4665      	mov	r5, ip
 8000b22:	2400      	movs	r4, #0
 8000b24:	2600      	movs	r6, #0
 8000b26:	e63e      	b.n	80007a6 <__aeabi_dadd+0x292>
 8000b28:	075f      	lsls	r7, r3, #29
 8000b2a:	08d2      	lsrs	r2, r2, #3
 8000b2c:	4665      	mov	r5, ip
 8000b2e:	4317      	orrs	r7, r2
 8000b30:	08d8      	lsrs	r0, r3, #3
 8000b32:	e653      	b.n	80007dc <__aeabi_dadd+0x2c8>
 8000b34:	1881      	adds	r1, r0, r2
 8000b36:	4291      	cmp	r1, r2
 8000b38:	4192      	sbcs	r2, r2
 8000b3a:	18f0      	adds	r0, r6, r3
 8000b3c:	4252      	negs	r2, r2
 8000b3e:	1880      	adds	r0, r0, r2
 8000b40:	0203      	lsls	r3, r0, #8
 8000b42:	d500      	bpl.n	8000b46 <__aeabi_dadd+0x632>
 8000b44:	e768      	b.n	8000a18 <__aeabi_dadd+0x504>
 8000b46:	0747      	lsls	r7, r0, #29
 8000b48:	08c9      	lsrs	r1, r1, #3
 8000b4a:	430f      	orrs	r7, r1
 8000b4c:	08c0      	lsrs	r0, r0, #3
 8000b4e:	2101      	movs	r1, #1
 8000b50:	e617      	b.n	8000782 <__aeabi_dadd+0x26e>
 8000b52:	08d2      	lsrs	r2, r2, #3
 8000b54:	075f      	lsls	r7, r3, #29
 8000b56:	4317      	orrs	r7, r2
 8000b58:	08d8      	lsrs	r0, r3, #3
 8000b5a:	e63f      	b.n	80007dc <__aeabi_dadd+0x2c8>
 8000b5c:	000c      	movs	r4, r1
 8000b5e:	2600      	movs	r6, #0
 8000b60:	2700      	movs	r7, #0
 8000b62:	e620      	b.n	80007a6 <__aeabi_dadd+0x292>
 8000b64:	2900      	cmp	r1, #0
 8000b66:	d156      	bne.n	8000c16 <__aeabi_dadd+0x702>
 8000b68:	075f      	lsls	r7, r3, #29
 8000b6a:	08d2      	lsrs	r2, r2, #3
 8000b6c:	4317      	orrs	r7, r2
 8000b6e:	08d8      	lsrs	r0, r3, #3
 8000b70:	e634      	b.n	80007dc <__aeabi_dadd+0x2c8>
 8000b72:	000c      	movs	r4, r1
 8000b74:	001e      	movs	r6, r3
 8000b76:	08d0      	lsrs	r0, r2, #3
 8000b78:	e629      	b.n	80007ce <__aeabi_dadd+0x2ba>
 8000b7a:	08c1      	lsrs	r1, r0, #3
 8000b7c:	0770      	lsls	r0, r6, #29
 8000b7e:	4301      	orrs	r1, r0
 8000b80:	08f0      	lsrs	r0, r6, #3
 8000b82:	2f00      	cmp	r7, #0
 8000b84:	d062      	beq.n	8000c4c <__aeabi_dadd+0x738>
 8000b86:	2480      	movs	r4, #128	@ 0x80
 8000b88:	0324      	lsls	r4, r4, #12
 8000b8a:	4220      	tst	r0, r4
 8000b8c:	d007      	beq.n	8000b9e <__aeabi_dadd+0x68a>
 8000b8e:	08de      	lsrs	r6, r3, #3
 8000b90:	4226      	tst	r6, r4
 8000b92:	d104      	bne.n	8000b9e <__aeabi_dadd+0x68a>
 8000b94:	4665      	mov	r5, ip
 8000b96:	0030      	movs	r0, r6
 8000b98:	08d1      	lsrs	r1, r2, #3
 8000b9a:	075b      	lsls	r3, r3, #29
 8000b9c:	4319      	orrs	r1, r3
 8000b9e:	0f4f      	lsrs	r7, r1, #29
 8000ba0:	00c9      	lsls	r1, r1, #3
 8000ba2:	08c9      	lsrs	r1, r1, #3
 8000ba4:	077f      	lsls	r7, r7, #29
 8000ba6:	430f      	orrs	r7, r1
 8000ba8:	e618      	b.n	80007dc <__aeabi_dadd+0x2c8>
 8000baa:	000c      	movs	r4, r1
 8000bac:	0030      	movs	r0, r6
 8000bae:	3c20      	subs	r4, #32
 8000bb0:	40e0      	lsrs	r0, r4
 8000bb2:	4684      	mov	ip, r0
 8000bb4:	2920      	cmp	r1, #32
 8000bb6:	d005      	beq.n	8000bc4 <__aeabi_dadd+0x6b0>
 8000bb8:	2440      	movs	r4, #64	@ 0x40
 8000bba:	1a61      	subs	r1, r4, r1
 8000bbc:	408e      	lsls	r6, r1
 8000bbe:	4649      	mov	r1, r9
 8000bc0:	4331      	orrs	r1, r6
 8000bc2:	4689      	mov	r9, r1
 8000bc4:	4648      	mov	r0, r9
 8000bc6:	1e41      	subs	r1, r0, #1
 8000bc8:	4188      	sbcs	r0, r1
 8000bca:	4661      	mov	r1, ip
 8000bcc:	0007      	movs	r7, r0
 8000bce:	430f      	orrs	r7, r1
 8000bd0:	e630      	b.n	8000834 <__aeabi_dadd+0x320>
 8000bd2:	2120      	movs	r1, #32
 8000bd4:	2700      	movs	r7, #0
 8000bd6:	1a09      	subs	r1, r1, r0
 8000bd8:	e50e      	b.n	80005f8 <__aeabi_dadd+0xe4>
 8000bda:	001e      	movs	r6, r3
 8000bdc:	2f00      	cmp	r7, #0
 8000bde:	d000      	beq.n	8000be2 <__aeabi_dadd+0x6ce>
 8000be0:	e522      	b.n	8000628 <__aeabi_dadd+0x114>
 8000be2:	2400      	movs	r4, #0
 8000be4:	e758      	b.n	8000a98 <__aeabi_dadd+0x584>
 8000be6:	2500      	movs	r5, #0
 8000be8:	2400      	movs	r4, #0
 8000bea:	2600      	movs	r6, #0
 8000bec:	e5db      	b.n	80007a6 <__aeabi_dadd+0x292>
 8000bee:	46c0      	nop			@ (mov r8, r8)
 8000bf0:	000007fe 	.word	0x000007fe
 8000bf4:	000007ff 	.word	0x000007ff
 8000bf8:	ff7fffff 	.word	0xff7fffff
 8000bfc:	4647      	mov	r7, r8
 8000bfe:	430f      	orrs	r7, r1
 8000c00:	d100      	bne.n	8000c04 <__aeabi_dadd+0x6f0>
 8000c02:	e747      	b.n	8000a94 <__aeabi_dadd+0x580>
 8000c04:	000e      	movs	r6, r1
 8000c06:	46c1      	mov	r9, r8
 8000c08:	e5b5      	b.n	8000776 <__aeabi_dadd+0x262>
 8000c0a:	08df      	lsrs	r7, r3, #3
 8000c0c:	0764      	lsls	r4, r4, #29
 8000c0e:	2102      	movs	r1, #2
 8000c10:	4327      	orrs	r7, r4
 8000c12:	0900      	lsrs	r0, r0, #4
 8000c14:	e5b5      	b.n	8000782 <__aeabi_dadd+0x26e>
 8000c16:	0019      	movs	r1, r3
 8000c18:	08c0      	lsrs	r0, r0, #3
 8000c1a:	0777      	lsls	r7, r6, #29
 8000c1c:	4307      	orrs	r7, r0
 8000c1e:	4311      	orrs	r1, r2
 8000c20:	08f0      	lsrs	r0, r6, #3
 8000c22:	2900      	cmp	r1, #0
 8000c24:	d100      	bne.n	8000c28 <__aeabi_dadd+0x714>
 8000c26:	e5d9      	b.n	80007dc <__aeabi_dadd+0x2c8>
 8000c28:	2180      	movs	r1, #128	@ 0x80
 8000c2a:	0309      	lsls	r1, r1, #12
 8000c2c:	4208      	tst	r0, r1
 8000c2e:	d007      	beq.n	8000c40 <__aeabi_dadd+0x72c>
 8000c30:	08dc      	lsrs	r4, r3, #3
 8000c32:	420c      	tst	r4, r1
 8000c34:	d104      	bne.n	8000c40 <__aeabi_dadd+0x72c>
 8000c36:	08d2      	lsrs	r2, r2, #3
 8000c38:	075b      	lsls	r3, r3, #29
 8000c3a:	431a      	orrs	r2, r3
 8000c3c:	0017      	movs	r7, r2
 8000c3e:	0020      	movs	r0, r4
 8000c40:	0f7b      	lsrs	r3, r7, #29
 8000c42:	00ff      	lsls	r7, r7, #3
 8000c44:	08ff      	lsrs	r7, r7, #3
 8000c46:	075b      	lsls	r3, r3, #29
 8000c48:	431f      	orrs	r7, r3
 8000c4a:	e5c7      	b.n	80007dc <__aeabi_dadd+0x2c8>
 8000c4c:	000f      	movs	r7, r1
 8000c4e:	e5c5      	b.n	80007dc <__aeabi_dadd+0x2c8>
 8000c50:	4b12      	ldr	r3, [pc, #72]	@ (8000c9c <__aeabi_dadd+0x788>)
 8000c52:	08d2      	lsrs	r2, r2, #3
 8000c54:	4033      	ands	r3, r6
 8000c56:	075f      	lsls	r7, r3, #29
 8000c58:	025b      	lsls	r3, r3, #9
 8000c5a:	2401      	movs	r4, #1
 8000c5c:	4317      	orrs	r7, r2
 8000c5e:	0b1e      	lsrs	r6, r3, #12
 8000c60:	e5a1      	b.n	80007a6 <__aeabi_dadd+0x292>
 8000c62:	4226      	tst	r6, r4
 8000c64:	d012      	beq.n	8000c8c <__aeabi_dadd+0x778>
 8000c66:	4b0d      	ldr	r3, [pc, #52]	@ (8000c9c <__aeabi_dadd+0x788>)
 8000c68:	4665      	mov	r5, ip
 8000c6a:	0002      	movs	r2, r0
 8000c6c:	2401      	movs	r4, #1
 8000c6e:	401e      	ands	r6, r3
 8000c70:	e4e6      	b.n	8000640 <__aeabi_dadd+0x12c>
 8000c72:	0021      	movs	r1, r4
 8000c74:	e585      	b.n	8000782 <__aeabi_dadd+0x26e>
 8000c76:	0017      	movs	r7, r2
 8000c78:	e5a8      	b.n	80007cc <__aeabi_dadd+0x2b8>
 8000c7a:	003a      	movs	r2, r7
 8000c7c:	e4d4      	b.n	8000628 <__aeabi_dadd+0x114>
 8000c7e:	08db      	lsrs	r3, r3, #3
 8000c80:	0764      	lsls	r4, r4, #29
 8000c82:	431c      	orrs	r4, r3
 8000c84:	0027      	movs	r7, r4
 8000c86:	2102      	movs	r1, #2
 8000c88:	0900      	lsrs	r0, r0, #4
 8000c8a:	e57a      	b.n	8000782 <__aeabi_dadd+0x26e>
 8000c8c:	08c0      	lsrs	r0, r0, #3
 8000c8e:	0777      	lsls	r7, r6, #29
 8000c90:	4307      	orrs	r7, r0
 8000c92:	4665      	mov	r5, ip
 8000c94:	2100      	movs	r1, #0
 8000c96:	08f0      	lsrs	r0, r6, #3
 8000c98:	e573      	b.n	8000782 <__aeabi_dadd+0x26e>
 8000c9a:	46c0      	nop			@ (mov r8, r8)
 8000c9c:	ff7fffff 	.word	0xff7fffff

08000ca0 <__aeabi_ddiv>:
 8000ca0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000ca2:	46de      	mov	lr, fp
 8000ca4:	4645      	mov	r5, r8
 8000ca6:	4657      	mov	r7, sl
 8000ca8:	464e      	mov	r6, r9
 8000caa:	b5e0      	push	{r5, r6, r7, lr}
 8000cac:	b087      	sub	sp, #28
 8000cae:	9200      	str	r2, [sp, #0]
 8000cb0:	9301      	str	r3, [sp, #4]
 8000cb2:	030b      	lsls	r3, r1, #12
 8000cb4:	0b1b      	lsrs	r3, r3, #12
 8000cb6:	469b      	mov	fp, r3
 8000cb8:	0fca      	lsrs	r2, r1, #31
 8000cba:	004b      	lsls	r3, r1, #1
 8000cbc:	0004      	movs	r4, r0
 8000cbe:	4680      	mov	r8, r0
 8000cc0:	0d5b      	lsrs	r3, r3, #21
 8000cc2:	9202      	str	r2, [sp, #8]
 8000cc4:	d100      	bne.n	8000cc8 <__aeabi_ddiv+0x28>
 8000cc6:	e098      	b.n	8000dfa <__aeabi_ddiv+0x15a>
 8000cc8:	4a7c      	ldr	r2, [pc, #496]	@ (8000ebc <__aeabi_ddiv+0x21c>)
 8000cca:	4293      	cmp	r3, r2
 8000ccc:	d037      	beq.n	8000d3e <__aeabi_ddiv+0x9e>
 8000cce:	4659      	mov	r1, fp
 8000cd0:	0f42      	lsrs	r2, r0, #29
 8000cd2:	00c9      	lsls	r1, r1, #3
 8000cd4:	430a      	orrs	r2, r1
 8000cd6:	2180      	movs	r1, #128	@ 0x80
 8000cd8:	0409      	lsls	r1, r1, #16
 8000cda:	4311      	orrs	r1, r2
 8000cdc:	00c2      	lsls	r2, r0, #3
 8000cde:	4690      	mov	r8, r2
 8000ce0:	4a77      	ldr	r2, [pc, #476]	@ (8000ec0 <__aeabi_ddiv+0x220>)
 8000ce2:	4689      	mov	r9, r1
 8000ce4:	4692      	mov	sl, r2
 8000ce6:	449a      	add	sl, r3
 8000ce8:	2300      	movs	r3, #0
 8000cea:	2400      	movs	r4, #0
 8000cec:	9303      	str	r3, [sp, #12]
 8000cee:	9e00      	ldr	r6, [sp, #0]
 8000cf0:	9f01      	ldr	r7, [sp, #4]
 8000cf2:	033b      	lsls	r3, r7, #12
 8000cf4:	0b1b      	lsrs	r3, r3, #12
 8000cf6:	469b      	mov	fp, r3
 8000cf8:	007b      	lsls	r3, r7, #1
 8000cfa:	0030      	movs	r0, r6
 8000cfc:	0d5b      	lsrs	r3, r3, #21
 8000cfe:	0ffd      	lsrs	r5, r7, #31
 8000d00:	2b00      	cmp	r3, #0
 8000d02:	d059      	beq.n	8000db8 <__aeabi_ddiv+0x118>
 8000d04:	4a6d      	ldr	r2, [pc, #436]	@ (8000ebc <__aeabi_ddiv+0x21c>)
 8000d06:	4293      	cmp	r3, r2
 8000d08:	d048      	beq.n	8000d9c <__aeabi_ddiv+0xfc>
 8000d0a:	4659      	mov	r1, fp
 8000d0c:	0f72      	lsrs	r2, r6, #29
 8000d0e:	00c9      	lsls	r1, r1, #3
 8000d10:	430a      	orrs	r2, r1
 8000d12:	2180      	movs	r1, #128	@ 0x80
 8000d14:	0409      	lsls	r1, r1, #16
 8000d16:	4311      	orrs	r1, r2
 8000d18:	468b      	mov	fp, r1
 8000d1a:	4969      	ldr	r1, [pc, #420]	@ (8000ec0 <__aeabi_ddiv+0x220>)
 8000d1c:	00f2      	lsls	r2, r6, #3
 8000d1e:	468c      	mov	ip, r1
 8000d20:	4651      	mov	r1, sl
 8000d22:	4463      	add	r3, ip
 8000d24:	1acb      	subs	r3, r1, r3
 8000d26:	469a      	mov	sl, r3
 8000d28:	2100      	movs	r1, #0
 8000d2a:	9e02      	ldr	r6, [sp, #8]
 8000d2c:	406e      	eors	r6, r5
 8000d2e:	b2f6      	uxtb	r6, r6
 8000d30:	2c0f      	cmp	r4, #15
 8000d32:	d900      	bls.n	8000d36 <__aeabi_ddiv+0x96>
 8000d34:	e0ce      	b.n	8000ed4 <__aeabi_ddiv+0x234>
 8000d36:	4b63      	ldr	r3, [pc, #396]	@ (8000ec4 <__aeabi_ddiv+0x224>)
 8000d38:	00a4      	lsls	r4, r4, #2
 8000d3a:	591b      	ldr	r3, [r3, r4]
 8000d3c:	469f      	mov	pc, r3
 8000d3e:	465a      	mov	r2, fp
 8000d40:	4302      	orrs	r2, r0
 8000d42:	4691      	mov	r9, r2
 8000d44:	d000      	beq.n	8000d48 <__aeabi_ddiv+0xa8>
 8000d46:	e090      	b.n	8000e6a <__aeabi_ddiv+0x1ca>
 8000d48:	469a      	mov	sl, r3
 8000d4a:	2302      	movs	r3, #2
 8000d4c:	4690      	mov	r8, r2
 8000d4e:	2408      	movs	r4, #8
 8000d50:	9303      	str	r3, [sp, #12]
 8000d52:	e7cc      	b.n	8000cee <__aeabi_ddiv+0x4e>
 8000d54:	46cb      	mov	fp, r9
 8000d56:	4642      	mov	r2, r8
 8000d58:	9d02      	ldr	r5, [sp, #8]
 8000d5a:	9903      	ldr	r1, [sp, #12]
 8000d5c:	2902      	cmp	r1, #2
 8000d5e:	d100      	bne.n	8000d62 <__aeabi_ddiv+0xc2>
 8000d60:	e1de      	b.n	8001120 <__aeabi_ddiv+0x480>
 8000d62:	2903      	cmp	r1, #3
 8000d64:	d100      	bne.n	8000d68 <__aeabi_ddiv+0xc8>
 8000d66:	e08d      	b.n	8000e84 <__aeabi_ddiv+0x1e4>
 8000d68:	2901      	cmp	r1, #1
 8000d6a:	d000      	beq.n	8000d6e <__aeabi_ddiv+0xce>
 8000d6c:	e179      	b.n	8001062 <__aeabi_ddiv+0x3c2>
 8000d6e:	002e      	movs	r6, r5
 8000d70:	2200      	movs	r2, #0
 8000d72:	2300      	movs	r3, #0
 8000d74:	2400      	movs	r4, #0
 8000d76:	4690      	mov	r8, r2
 8000d78:	051b      	lsls	r3, r3, #20
 8000d7a:	4323      	orrs	r3, r4
 8000d7c:	07f6      	lsls	r6, r6, #31
 8000d7e:	4333      	orrs	r3, r6
 8000d80:	4640      	mov	r0, r8
 8000d82:	0019      	movs	r1, r3
 8000d84:	b007      	add	sp, #28
 8000d86:	bcf0      	pop	{r4, r5, r6, r7}
 8000d88:	46bb      	mov	fp, r7
 8000d8a:	46b2      	mov	sl, r6
 8000d8c:	46a9      	mov	r9, r5
 8000d8e:	46a0      	mov	r8, r4
 8000d90:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000d92:	2200      	movs	r2, #0
 8000d94:	2400      	movs	r4, #0
 8000d96:	4690      	mov	r8, r2
 8000d98:	4b48      	ldr	r3, [pc, #288]	@ (8000ebc <__aeabi_ddiv+0x21c>)
 8000d9a:	e7ed      	b.n	8000d78 <__aeabi_ddiv+0xd8>
 8000d9c:	465a      	mov	r2, fp
 8000d9e:	9b00      	ldr	r3, [sp, #0]
 8000da0:	431a      	orrs	r2, r3
 8000da2:	4b49      	ldr	r3, [pc, #292]	@ (8000ec8 <__aeabi_ddiv+0x228>)
 8000da4:	469c      	mov	ip, r3
 8000da6:	44e2      	add	sl, ip
 8000da8:	2a00      	cmp	r2, #0
 8000daa:	d159      	bne.n	8000e60 <__aeabi_ddiv+0x1c0>
 8000dac:	2302      	movs	r3, #2
 8000dae:	431c      	orrs	r4, r3
 8000db0:	2300      	movs	r3, #0
 8000db2:	2102      	movs	r1, #2
 8000db4:	469b      	mov	fp, r3
 8000db6:	e7b8      	b.n	8000d2a <__aeabi_ddiv+0x8a>
 8000db8:	465a      	mov	r2, fp
 8000dba:	9b00      	ldr	r3, [sp, #0]
 8000dbc:	431a      	orrs	r2, r3
 8000dbe:	d049      	beq.n	8000e54 <__aeabi_ddiv+0x1b4>
 8000dc0:	465b      	mov	r3, fp
 8000dc2:	2b00      	cmp	r3, #0
 8000dc4:	d100      	bne.n	8000dc8 <__aeabi_ddiv+0x128>
 8000dc6:	e19c      	b.n	8001102 <__aeabi_ddiv+0x462>
 8000dc8:	4658      	mov	r0, fp
 8000dca:	f000 fffd 	bl	8001dc8 <__clzsi2>
 8000dce:	0002      	movs	r2, r0
 8000dd0:	0003      	movs	r3, r0
 8000dd2:	3a0b      	subs	r2, #11
 8000dd4:	271d      	movs	r7, #29
 8000dd6:	9e00      	ldr	r6, [sp, #0]
 8000dd8:	1aba      	subs	r2, r7, r2
 8000dda:	0019      	movs	r1, r3
 8000ddc:	4658      	mov	r0, fp
 8000dde:	40d6      	lsrs	r6, r2
 8000de0:	3908      	subs	r1, #8
 8000de2:	4088      	lsls	r0, r1
 8000de4:	0032      	movs	r2, r6
 8000de6:	4302      	orrs	r2, r0
 8000de8:	4693      	mov	fp, r2
 8000dea:	9a00      	ldr	r2, [sp, #0]
 8000dec:	408a      	lsls	r2, r1
 8000dee:	4937      	ldr	r1, [pc, #220]	@ (8000ecc <__aeabi_ddiv+0x22c>)
 8000df0:	4453      	add	r3, sl
 8000df2:	468a      	mov	sl, r1
 8000df4:	2100      	movs	r1, #0
 8000df6:	449a      	add	sl, r3
 8000df8:	e797      	b.n	8000d2a <__aeabi_ddiv+0x8a>
 8000dfa:	465b      	mov	r3, fp
 8000dfc:	4303      	orrs	r3, r0
 8000dfe:	4699      	mov	r9, r3
 8000e00:	d021      	beq.n	8000e46 <__aeabi_ddiv+0x1a6>
 8000e02:	465b      	mov	r3, fp
 8000e04:	2b00      	cmp	r3, #0
 8000e06:	d100      	bne.n	8000e0a <__aeabi_ddiv+0x16a>
 8000e08:	e169      	b.n	80010de <__aeabi_ddiv+0x43e>
 8000e0a:	4658      	mov	r0, fp
 8000e0c:	f000 ffdc 	bl	8001dc8 <__clzsi2>
 8000e10:	230b      	movs	r3, #11
 8000e12:	425b      	negs	r3, r3
 8000e14:	469c      	mov	ip, r3
 8000e16:	0002      	movs	r2, r0
 8000e18:	4484      	add	ip, r0
 8000e1a:	4666      	mov	r6, ip
 8000e1c:	231d      	movs	r3, #29
 8000e1e:	1b9b      	subs	r3, r3, r6
 8000e20:	0026      	movs	r6, r4
 8000e22:	0011      	movs	r1, r2
 8000e24:	4658      	mov	r0, fp
 8000e26:	40de      	lsrs	r6, r3
 8000e28:	3908      	subs	r1, #8
 8000e2a:	4088      	lsls	r0, r1
 8000e2c:	0033      	movs	r3, r6
 8000e2e:	4303      	orrs	r3, r0
 8000e30:	4699      	mov	r9, r3
 8000e32:	0023      	movs	r3, r4
 8000e34:	408b      	lsls	r3, r1
 8000e36:	4698      	mov	r8, r3
 8000e38:	4b25      	ldr	r3, [pc, #148]	@ (8000ed0 <__aeabi_ddiv+0x230>)
 8000e3a:	2400      	movs	r4, #0
 8000e3c:	1a9b      	subs	r3, r3, r2
 8000e3e:	469a      	mov	sl, r3
 8000e40:	2300      	movs	r3, #0
 8000e42:	9303      	str	r3, [sp, #12]
 8000e44:	e753      	b.n	8000cee <__aeabi_ddiv+0x4e>
 8000e46:	2300      	movs	r3, #0
 8000e48:	4698      	mov	r8, r3
 8000e4a:	469a      	mov	sl, r3
 8000e4c:	3301      	adds	r3, #1
 8000e4e:	2404      	movs	r4, #4
 8000e50:	9303      	str	r3, [sp, #12]
 8000e52:	e74c      	b.n	8000cee <__aeabi_ddiv+0x4e>
 8000e54:	2301      	movs	r3, #1
 8000e56:	431c      	orrs	r4, r3
 8000e58:	2300      	movs	r3, #0
 8000e5a:	2101      	movs	r1, #1
 8000e5c:	469b      	mov	fp, r3
 8000e5e:	e764      	b.n	8000d2a <__aeabi_ddiv+0x8a>
 8000e60:	2303      	movs	r3, #3
 8000e62:	0032      	movs	r2, r6
 8000e64:	2103      	movs	r1, #3
 8000e66:	431c      	orrs	r4, r3
 8000e68:	e75f      	b.n	8000d2a <__aeabi_ddiv+0x8a>
 8000e6a:	469a      	mov	sl, r3
 8000e6c:	2303      	movs	r3, #3
 8000e6e:	46d9      	mov	r9, fp
 8000e70:	240c      	movs	r4, #12
 8000e72:	9303      	str	r3, [sp, #12]
 8000e74:	e73b      	b.n	8000cee <__aeabi_ddiv+0x4e>
 8000e76:	2300      	movs	r3, #0
 8000e78:	2480      	movs	r4, #128	@ 0x80
 8000e7a:	4698      	mov	r8, r3
 8000e7c:	2600      	movs	r6, #0
 8000e7e:	4b0f      	ldr	r3, [pc, #60]	@ (8000ebc <__aeabi_ddiv+0x21c>)
 8000e80:	0324      	lsls	r4, r4, #12
 8000e82:	e779      	b.n	8000d78 <__aeabi_ddiv+0xd8>
 8000e84:	2480      	movs	r4, #128	@ 0x80
 8000e86:	465b      	mov	r3, fp
 8000e88:	0324      	lsls	r4, r4, #12
 8000e8a:	431c      	orrs	r4, r3
 8000e8c:	0324      	lsls	r4, r4, #12
 8000e8e:	002e      	movs	r6, r5
 8000e90:	4690      	mov	r8, r2
 8000e92:	4b0a      	ldr	r3, [pc, #40]	@ (8000ebc <__aeabi_ddiv+0x21c>)
 8000e94:	0b24      	lsrs	r4, r4, #12
 8000e96:	e76f      	b.n	8000d78 <__aeabi_ddiv+0xd8>
 8000e98:	2480      	movs	r4, #128	@ 0x80
 8000e9a:	464b      	mov	r3, r9
 8000e9c:	0324      	lsls	r4, r4, #12
 8000e9e:	4223      	tst	r3, r4
 8000ea0:	d002      	beq.n	8000ea8 <__aeabi_ddiv+0x208>
 8000ea2:	465b      	mov	r3, fp
 8000ea4:	4223      	tst	r3, r4
 8000ea6:	d0f0      	beq.n	8000e8a <__aeabi_ddiv+0x1ea>
 8000ea8:	2480      	movs	r4, #128	@ 0x80
 8000eaa:	464b      	mov	r3, r9
 8000eac:	0324      	lsls	r4, r4, #12
 8000eae:	431c      	orrs	r4, r3
 8000eb0:	0324      	lsls	r4, r4, #12
 8000eb2:	9e02      	ldr	r6, [sp, #8]
 8000eb4:	4b01      	ldr	r3, [pc, #4]	@ (8000ebc <__aeabi_ddiv+0x21c>)
 8000eb6:	0b24      	lsrs	r4, r4, #12
 8000eb8:	e75e      	b.n	8000d78 <__aeabi_ddiv+0xd8>
 8000eba:	46c0      	nop			@ (mov r8, r8)
 8000ebc:	000007ff 	.word	0x000007ff
 8000ec0:	fffffc01 	.word	0xfffffc01
 8000ec4:	080086b4 	.word	0x080086b4
 8000ec8:	fffff801 	.word	0xfffff801
 8000ecc:	000003f3 	.word	0x000003f3
 8000ed0:	fffffc0d 	.word	0xfffffc0d
 8000ed4:	45cb      	cmp	fp, r9
 8000ed6:	d200      	bcs.n	8000eda <__aeabi_ddiv+0x23a>
 8000ed8:	e0f8      	b.n	80010cc <__aeabi_ddiv+0x42c>
 8000eda:	d100      	bne.n	8000ede <__aeabi_ddiv+0x23e>
 8000edc:	e0f3      	b.n	80010c6 <__aeabi_ddiv+0x426>
 8000ede:	2301      	movs	r3, #1
 8000ee0:	425b      	negs	r3, r3
 8000ee2:	469c      	mov	ip, r3
 8000ee4:	4644      	mov	r4, r8
 8000ee6:	4648      	mov	r0, r9
 8000ee8:	2500      	movs	r5, #0
 8000eea:	44e2      	add	sl, ip
 8000eec:	465b      	mov	r3, fp
 8000eee:	0e17      	lsrs	r7, r2, #24
 8000ef0:	021b      	lsls	r3, r3, #8
 8000ef2:	431f      	orrs	r7, r3
 8000ef4:	0c19      	lsrs	r1, r3, #16
 8000ef6:	043b      	lsls	r3, r7, #16
 8000ef8:	0212      	lsls	r2, r2, #8
 8000efa:	9700      	str	r7, [sp, #0]
 8000efc:	0c1f      	lsrs	r7, r3, #16
 8000efe:	4691      	mov	r9, r2
 8000f00:	9102      	str	r1, [sp, #8]
 8000f02:	9703      	str	r7, [sp, #12]
 8000f04:	f7ff f986 	bl	8000214 <__aeabi_uidivmod>
 8000f08:	0002      	movs	r2, r0
 8000f0a:	437a      	muls	r2, r7
 8000f0c:	040b      	lsls	r3, r1, #16
 8000f0e:	0c21      	lsrs	r1, r4, #16
 8000f10:	4680      	mov	r8, r0
 8000f12:	4319      	orrs	r1, r3
 8000f14:	428a      	cmp	r2, r1
 8000f16:	d909      	bls.n	8000f2c <__aeabi_ddiv+0x28c>
 8000f18:	9f00      	ldr	r7, [sp, #0]
 8000f1a:	2301      	movs	r3, #1
 8000f1c:	46bc      	mov	ip, r7
 8000f1e:	425b      	negs	r3, r3
 8000f20:	4461      	add	r1, ip
 8000f22:	469c      	mov	ip, r3
 8000f24:	44e0      	add	r8, ip
 8000f26:	428f      	cmp	r7, r1
 8000f28:	d800      	bhi.n	8000f2c <__aeabi_ddiv+0x28c>
 8000f2a:	e15c      	b.n	80011e6 <__aeabi_ddiv+0x546>
 8000f2c:	1a88      	subs	r0, r1, r2
 8000f2e:	9902      	ldr	r1, [sp, #8]
 8000f30:	f7ff f970 	bl	8000214 <__aeabi_uidivmod>
 8000f34:	9a03      	ldr	r2, [sp, #12]
 8000f36:	0424      	lsls	r4, r4, #16
 8000f38:	4342      	muls	r2, r0
 8000f3a:	0409      	lsls	r1, r1, #16
 8000f3c:	0c24      	lsrs	r4, r4, #16
 8000f3e:	0003      	movs	r3, r0
 8000f40:	430c      	orrs	r4, r1
 8000f42:	42a2      	cmp	r2, r4
 8000f44:	d906      	bls.n	8000f54 <__aeabi_ddiv+0x2b4>
 8000f46:	9900      	ldr	r1, [sp, #0]
 8000f48:	3b01      	subs	r3, #1
 8000f4a:	468c      	mov	ip, r1
 8000f4c:	4464      	add	r4, ip
 8000f4e:	42a1      	cmp	r1, r4
 8000f50:	d800      	bhi.n	8000f54 <__aeabi_ddiv+0x2b4>
 8000f52:	e142      	b.n	80011da <__aeabi_ddiv+0x53a>
 8000f54:	1aa0      	subs	r0, r4, r2
 8000f56:	4642      	mov	r2, r8
 8000f58:	0412      	lsls	r2, r2, #16
 8000f5a:	431a      	orrs	r2, r3
 8000f5c:	4693      	mov	fp, r2
 8000f5e:	464b      	mov	r3, r9
 8000f60:	4659      	mov	r1, fp
 8000f62:	0c1b      	lsrs	r3, r3, #16
 8000f64:	001f      	movs	r7, r3
 8000f66:	9304      	str	r3, [sp, #16]
 8000f68:	040b      	lsls	r3, r1, #16
 8000f6a:	4649      	mov	r1, r9
 8000f6c:	0409      	lsls	r1, r1, #16
 8000f6e:	0c09      	lsrs	r1, r1, #16
 8000f70:	000c      	movs	r4, r1
 8000f72:	0c1b      	lsrs	r3, r3, #16
 8000f74:	435c      	muls	r4, r3
 8000f76:	0c12      	lsrs	r2, r2, #16
 8000f78:	437b      	muls	r3, r7
 8000f7a:	4688      	mov	r8, r1
 8000f7c:	4351      	muls	r1, r2
 8000f7e:	437a      	muls	r2, r7
 8000f80:	0c27      	lsrs	r7, r4, #16
 8000f82:	46bc      	mov	ip, r7
 8000f84:	185b      	adds	r3, r3, r1
 8000f86:	4463      	add	r3, ip
 8000f88:	4299      	cmp	r1, r3
 8000f8a:	d903      	bls.n	8000f94 <__aeabi_ddiv+0x2f4>
 8000f8c:	2180      	movs	r1, #128	@ 0x80
 8000f8e:	0249      	lsls	r1, r1, #9
 8000f90:	468c      	mov	ip, r1
 8000f92:	4462      	add	r2, ip
 8000f94:	0c19      	lsrs	r1, r3, #16
 8000f96:	0424      	lsls	r4, r4, #16
 8000f98:	041b      	lsls	r3, r3, #16
 8000f9a:	0c24      	lsrs	r4, r4, #16
 8000f9c:	188a      	adds	r2, r1, r2
 8000f9e:	191c      	adds	r4, r3, r4
 8000fa0:	4290      	cmp	r0, r2
 8000fa2:	d302      	bcc.n	8000faa <__aeabi_ddiv+0x30a>
 8000fa4:	d116      	bne.n	8000fd4 <__aeabi_ddiv+0x334>
 8000fa6:	42a5      	cmp	r5, r4
 8000fa8:	d214      	bcs.n	8000fd4 <__aeabi_ddiv+0x334>
 8000faa:	465b      	mov	r3, fp
 8000fac:	9f00      	ldr	r7, [sp, #0]
 8000fae:	3b01      	subs	r3, #1
 8000fb0:	444d      	add	r5, r9
 8000fb2:	9305      	str	r3, [sp, #20]
 8000fb4:	454d      	cmp	r5, r9
 8000fb6:	419b      	sbcs	r3, r3
 8000fb8:	46bc      	mov	ip, r7
 8000fba:	425b      	negs	r3, r3
 8000fbc:	4463      	add	r3, ip
 8000fbe:	18c0      	adds	r0, r0, r3
 8000fc0:	4287      	cmp	r7, r0
 8000fc2:	d300      	bcc.n	8000fc6 <__aeabi_ddiv+0x326>
 8000fc4:	e102      	b.n	80011cc <__aeabi_ddiv+0x52c>
 8000fc6:	4282      	cmp	r2, r0
 8000fc8:	d900      	bls.n	8000fcc <__aeabi_ddiv+0x32c>
 8000fca:	e129      	b.n	8001220 <__aeabi_ddiv+0x580>
 8000fcc:	d100      	bne.n	8000fd0 <__aeabi_ddiv+0x330>
 8000fce:	e124      	b.n	800121a <__aeabi_ddiv+0x57a>
 8000fd0:	9b05      	ldr	r3, [sp, #20]
 8000fd2:	469b      	mov	fp, r3
 8000fd4:	1b2c      	subs	r4, r5, r4
 8000fd6:	42a5      	cmp	r5, r4
 8000fd8:	41ad      	sbcs	r5, r5
 8000fda:	9b00      	ldr	r3, [sp, #0]
 8000fdc:	1a80      	subs	r0, r0, r2
 8000fde:	426d      	negs	r5, r5
 8000fe0:	1b40      	subs	r0, r0, r5
 8000fe2:	4283      	cmp	r3, r0
 8000fe4:	d100      	bne.n	8000fe8 <__aeabi_ddiv+0x348>
 8000fe6:	e10f      	b.n	8001208 <__aeabi_ddiv+0x568>
 8000fe8:	9902      	ldr	r1, [sp, #8]
 8000fea:	f7ff f913 	bl	8000214 <__aeabi_uidivmod>
 8000fee:	9a03      	ldr	r2, [sp, #12]
 8000ff0:	040b      	lsls	r3, r1, #16
 8000ff2:	4342      	muls	r2, r0
 8000ff4:	0c21      	lsrs	r1, r4, #16
 8000ff6:	0005      	movs	r5, r0
 8000ff8:	4319      	orrs	r1, r3
 8000ffa:	428a      	cmp	r2, r1
 8000ffc:	d900      	bls.n	8001000 <__aeabi_ddiv+0x360>
 8000ffe:	e0cb      	b.n	8001198 <__aeabi_ddiv+0x4f8>
 8001000:	1a88      	subs	r0, r1, r2
 8001002:	9902      	ldr	r1, [sp, #8]
 8001004:	f7ff f906 	bl	8000214 <__aeabi_uidivmod>
 8001008:	9a03      	ldr	r2, [sp, #12]
 800100a:	0424      	lsls	r4, r4, #16
 800100c:	4342      	muls	r2, r0
 800100e:	0409      	lsls	r1, r1, #16
 8001010:	0c24      	lsrs	r4, r4, #16
 8001012:	0003      	movs	r3, r0
 8001014:	430c      	orrs	r4, r1
 8001016:	42a2      	cmp	r2, r4
 8001018:	d900      	bls.n	800101c <__aeabi_ddiv+0x37c>
 800101a:	e0ca      	b.n	80011b2 <__aeabi_ddiv+0x512>
 800101c:	4641      	mov	r1, r8
 800101e:	1aa4      	subs	r4, r4, r2
 8001020:	042a      	lsls	r2, r5, #16
 8001022:	431a      	orrs	r2, r3
 8001024:	9f04      	ldr	r7, [sp, #16]
 8001026:	0413      	lsls	r3, r2, #16
 8001028:	0c1b      	lsrs	r3, r3, #16
 800102a:	4359      	muls	r1, r3
 800102c:	4640      	mov	r0, r8
 800102e:	437b      	muls	r3, r7
 8001030:	469c      	mov	ip, r3
 8001032:	0c15      	lsrs	r5, r2, #16
 8001034:	4368      	muls	r0, r5
 8001036:	0c0b      	lsrs	r3, r1, #16
 8001038:	4484      	add	ip, r0
 800103a:	4463      	add	r3, ip
 800103c:	437d      	muls	r5, r7
 800103e:	4298      	cmp	r0, r3
 8001040:	d903      	bls.n	800104a <__aeabi_ddiv+0x3aa>
 8001042:	2080      	movs	r0, #128	@ 0x80
 8001044:	0240      	lsls	r0, r0, #9
 8001046:	4684      	mov	ip, r0
 8001048:	4465      	add	r5, ip
 800104a:	0c18      	lsrs	r0, r3, #16
 800104c:	0409      	lsls	r1, r1, #16
 800104e:	041b      	lsls	r3, r3, #16
 8001050:	0c09      	lsrs	r1, r1, #16
 8001052:	1940      	adds	r0, r0, r5
 8001054:	185b      	adds	r3, r3, r1
 8001056:	4284      	cmp	r4, r0
 8001058:	d327      	bcc.n	80010aa <__aeabi_ddiv+0x40a>
 800105a:	d023      	beq.n	80010a4 <__aeabi_ddiv+0x404>
 800105c:	2301      	movs	r3, #1
 800105e:	0035      	movs	r5, r6
 8001060:	431a      	orrs	r2, r3
 8001062:	4b94      	ldr	r3, [pc, #592]	@ (80012b4 <__aeabi_ddiv+0x614>)
 8001064:	4453      	add	r3, sl
 8001066:	2b00      	cmp	r3, #0
 8001068:	dd60      	ble.n	800112c <__aeabi_ddiv+0x48c>
 800106a:	0751      	lsls	r1, r2, #29
 800106c:	d000      	beq.n	8001070 <__aeabi_ddiv+0x3d0>
 800106e:	e086      	b.n	800117e <__aeabi_ddiv+0x4de>
 8001070:	002e      	movs	r6, r5
 8001072:	08d1      	lsrs	r1, r2, #3
 8001074:	465a      	mov	r2, fp
 8001076:	01d2      	lsls	r2, r2, #7
 8001078:	d506      	bpl.n	8001088 <__aeabi_ddiv+0x3e8>
 800107a:	465a      	mov	r2, fp
 800107c:	4b8e      	ldr	r3, [pc, #568]	@ (80012b8 <__aeabi_ddiv+0x618>)
 800107e:	401a      	ands	r2, r3
 8001080:	2380      	movs	r3, #128	@ 0x80
 8001082:	4693      	mov	fp, r2
 8001084:	00db      	lsls	r3, r3, #3
 8001086:	4453      	add	r3, sl
 8001088:	4a8c      	ldr	r2, [pc, #560]	@ (80012bc <__aeabi_ddiv+0x61c>)
 800108a:	4293      	cmp	r3, r2
 800108c:	dd00      	ble.n	8001090 <__aeabi_ddiv+0x3f0>
 800108e:	e680      	b.n	8000d92 <__aeabi_ddiv+0xf2>
 8001090:	465a      	mov	r2, fp
 8001092:	0752      	lsls	r2, r2, #29
 8001094:	430a      	orrs	r2, r1
 8001096:	4690      	mov	r8, r2
 8001098:	465a      	mov	r2, fp
 800109a:	055b      	lsls	r3, r3, #21
 800109c:	0254      	lsls	r4, r2, #9
 800109e:	0b24      	lsrs	r4, r4, #12
 80010a0:	0d5b      	lsrs	r3, r3, #21
 80010a2:	e669      	b.n	8000d78 <__aeabi_ddiv+0xd8>
 80010a4:	0035      	movs	r5, r6
 80010a6:	2b00      	cmp	r3, #0
 80010a8:	d0db      	beq.n	8001062 <__aeabi_ddiv+0x3c2>
 80010aa:	9d00      	ldr	r5, [sp, #0]
 80010ac:	1e51      	subs	r1, r2, #1
 80010ae:	46ac      	mov	ip, r5
 80010b0:	4464      	add	r4, ip
 80010b2:	42ac      	cmp	r4, r5
 80010b4:	d200      	bcs.n	80010b8 <__aeabi_ddiv+0x418>
 80010b6:	e09e      	b.n	80011f6 <__aeabi_ddiv+0x556>
 80010b8:	4284      	cmp	r4, r0
 80010ba:	d200      	bcs.n	80010be <__aeabi_ddiv+0x41e>
 80010bc:	e0e1      	b.n	8001282 <__aeabi_ddiv+0x5e2>
 80010be:	d100      	bne.n	80010c2 <__aeabi_ddiv+0x422>
 80010c0:	e0ee      	b.n	80012a0 <__aeabi_ddiv+0x600>
 80010c2:	000a      	movs	r2, r1
 80010c4:	e7ca      	b.n	800105c <__aeabi_ddiv+0x3bc>
 80010c6:	4542      	cmp	r2, r8
 80010c8:	d900      	bls.n	80010cc <__aeabi_ddiv+0x42c>
 80010ca:	e708      	b.n	8000ede <__aeabi_ddiv+0x23e>
 80010cc:	464b      	mov	r3, r9
 80010ce:	07dc      	lsls	r4, r3, #31
 80010d0:	0858      	lsrs	r0, r3, #1
 80010d2:	4643      	mov	r3, r8
 80010d4:	085b      	lsrs	r3, r3, #1
 80010d6:	431c      	orrs	r4, r3
 80010d8:	4643      	mov	r3, r8
 80010da:	07dd      	lsls	r5, r3, #31
 80010dc:	e706      	b.n	8000eec <__aeabi_ddiv+0x24c>
 80010de:	f000 fe73 	bl	8001dc8 <__clzsi2>
 80010e2:	2315      	movs	r3, #21
 80010e4:	469c      	mov	ip, r3
 80010e6:	4484      	add	ip, r0
 80010e8:	0002      	movs	r2, r0
 80010ea:	4663      	mov	r3, ip
 80010ec:	3220      	adds	r2, #32
 80010ee:	2b1c      	cmp	r3, #28
 80010f0:	dc00      	bgt.n	80010f4 <__aeabi_ddiv+0x454>
 80010f2:	e692      	b.n	8000e1a <__aeabi_ddiv+0x17a>
 80010f4:	0023      	movs	r3, r4
 80010f6:	3808      	subs	r0, #8
 80010f8:	4083      	lsls	r3, r0
 80010fa:	4699      	mov	r9, r3
 80010fc:	2300      	movs	r3, #0
 80010fe:	4698      	mov	r8, r3
 8001100:	e69a      	b.n	8000e38 <__aeabi_ddiv+0x198>
 8001102:	f000 fe61 	bl	8001dc8 <__clzsi2>
 8001106:	0002      	movs	r2, r0
 8001108:	0003      	movs	r3, r0
 800110a:	3215      	adds	r2, #21
 800110c:	3320      	adds	r3, #32
 800110e:	2a1c      	cmp	r2, #28
 8001110:	dc00      	bgt.n	8001114 <__aeabi_ddiv+0x474>
 8001112:	e65f      	b.n	8000dd4 <__aeabi_ddiv+0x134>
 8001114:	9900      	ldr	r1, [sp, #0]
 8001116:	3808      	subs	r0, #8
 8001118:	4081      	lsls	r1, r0
 800111a:	2200      	movs	r2, #0
 800111c:	468b      	mov	fp, r1
 800111e:	e666      	b.n	8000dee <__aeabi_ddiv+0x14e>
 8001120:	2200      	movs	r2, #0
 8001122:	002e      	movs	r6, r5
 8001124:	2400      	movs	r4, #0
 8001126:	4690      	mov	r8, r2
 8001128:	4b65      	ldr	r3, [pc, #404]	@ (80012c0 <__aeabi_ddiv+0x620>)
 800112a:	e625      	b.n	8000d78 <__aeabi_ddiv+0xd8>
 800112c:	002e      	movs	r6, r5
 800112e:	2101      	movs	r1, #1
 8001130:	1ac9      	subs	r1, r1, r3
 8001132:	2938      	cmp	r1, #56	@ 0x38
 8001134:	dd00      	ble.n	8001138 <__aeabi_ddiv+0x498>
 8001136:	e61b      	b.n	8000d70 <__aeabi_ddiv+0xd0>
 8001138:	291f      	cmp	r1, #31
 800113a:	dc7e      	bgt.n	800123a <__aeabi_ddiv+0x59a>
 800113c:	4861      	ldr	r0, [pc, #388]	@ (80012c4 <__aeabi_ddiv+0x624>)
 800113e:	0014      	movs	r4, r2
 8001140:	4450      	add	r0, sl
 8001142:	465b      	mov	r3, fp
 8001144:	4082      	lsls	r2, r0
 8001146:	4083      	lsls	r3, r0
 8001148:	40cc      	lsrs	r4, r1
 800114a:	1e50      	subs	r0, r2, #1
 800114c:	4182      	sbcs	r2, r0
 800114e:	4323      	orrs	r3, r4
 8001150:	431a      	orrs	r2, r3
 8001152:	465b      	mov	r3, fp
 8001154:	40cb      	lsrs	r3, r1
 8001156:	0751      	lsls	r1, r2, #29
 8001158:	d009      	beq.n	800116e <__aeabi_ddiv+0x4ce>
 800115a:	210f      	movs	r1, #15
 800115c:	4011      	ands	r1, r2
 800115e:	2904      	cmp	r1, #4
 8001160:	d005      	beq.n	800116e <__aeabi_ddiv+0x4ce>
 8001162:	1d11      	adds	r1, r2, #4
 8001164:	4291      	cmp	r1, r2
 8001166:	4192      	sbcs	r2, r2
 8001168:	4252      	negs	r2, r2
 800116a:	189b      	adds	r3, r3, r2
 800116c:	000a      	movs	r2, r1
 800116e:	0219      	lsls	r1, r3, #8
 8001170:	d400      	bmi.n	8001174 <__aeabi_ddiv+0x4d4>
 8001172:	e09b      	b.n	80012ac <__aeabi_ddiv+0x60c>
 8001174:	2200      	movs	r2, #0
 8001176:	2301      	movs	r3, #1
 8001178:	2400      	movs	r4, #0
 800117a:	4690      	mov	r8, r2
 800117c:	e5fc      	b.n	8000d78 <__aeabi_ddiv+0xd8>
 800117e:	210f      	movs	r1, #15
 8001180:	4011      	ands	r1, r2
 8001182:	2904      	cmp	r1, #4
 8001184:	d100      	bne.n	8001188 <__aeabi_ddiv+0x4e8>
 8001186:	e773      	b.n	8001070 <__aeabi_ddiv+0x3d0>
 8001188:	1d11      	adds	r1, r2, #4
 800118a:	4291      	cmp	r1, r2
 800118c:	4192      	sbcs	r2, r2
 800118e:	4252      	negs	r2, r2
 8001190:	002e      	movs	r6, r5
 8001192:	08c9      	lsrs	r1, r1, #3
 8001194:	4493      	add	fp, r2
 8001196:	e76d      	b.n	8001074 <__aeabi_ddiv+0x3d4>
 8001198:	9b00      	ldr	r3, [sp, #0]
 800119a:	3d01      	subs	r5, #1
 800119c:	469c      	mov	ip, r3
 800119e:	4461      	add	r1, ip
 80011a0:	428b      	cmp	r3, r1
 80011a2:	d900      	bls.n	80011a6 <__aeabi_ddiv+0x506>
 80011a4:	e72c      	b.n	8001000 <__aeabi_ddiv+0x360>
 80011a6:	428a      	cmp	r2, r1
 80011a8:	d800      	bhi.n	80011ac <__aeabi_ddiv+0x50c>
 80011aa:	e729      	b.n	8001000 <__aeabi_ddiv+0x360>
 80011ac:	1e85      	subs	r5, r0, #2
 80011ae:	4461      	add	r1, ip
 80011b0:	e726      	b.n	8001000 <__aeabi_ddiv+0x360>
 80011b2:	9900      	ldr	r1, [sp, #0]
 80011b4:	3b01      	subs	r3, #1
 80011b6:	468c      	mov	ip, r1
 80011b8:	4464      	add	r4, ip
 80011ba:	42a1      	cmp	r1, r4
 80011bc:	d900      	bls.n	80011c0 <__aeabi_ddiv+0x520>
 80011be:	e72d      	b.n	800101c <__aeabi_ddiv+0x37c>
 80011c0:	42a2      	cmp	r2, r4
 80011c2:	d800      	bhi.n	80011c6 <__aeabi_ddiv+0x526>
 80011c4:	e72a      	b.n	800101c <__aeabi_ddiv+0x37c>
 80011c6:	1e83      	subs	r3, r0, #2
 80011c8:	4464      	add	r4, ip
 80011ca:	e727      	b.n	800101c <__aeabi_ddiv+0x37c>
 80011cc:	4287      	cmp	r7, r0
 80011ce:	d000      	beq.n	80011d2 <__aeabi_ddiv+0x532>
 80011d0:	e6fe      	b.n	8000fd0 <__aeabi_ddiv+0x330>
 80011d2:	45a9      	cmp	r9, r5
 80011d4:	d900      	bls.n	80011d8 <__aeabi_ddiv+0x538>
 80011d6:	e6fb      	b.n	8000fd0 <__aeabi_ddiv+0x330>
 80011d8:	e6f5      	b.n	8000fc6 <__aeabi_ddiv+0x326>
 80011da:	42a2      	cmp	r2, r4
 80011dc:	d800      	bhi.n	80011e0 <__aeabi_ddiv+0x540>
 80011de:	e6b9      	b.n	8000f54 <__aeabi_ddiv+0x2b4>
 80011e0:	1e83      	subs	r3, r0, #2
 80011e2:	4464      	add	r4, ip
 80011e4:	e6b6      	b.n	8000f54 <__aeabi_ddiv+0x2b4>
 80011e6:	428a      	cmp	r2, r1
 80011e8:	d800      	bhi.n	80011ec <__aeabi_ddiv+0x54c>
 80011ea:	e69f      	b.n	8000f2c <__aeabi_ddiv+0x28c>
 80011ec:	46bc      	mov	ip, r7
 80011ee:	1e83      	subs	r3, r0, #2
 80011f0:	4698      	mov	r8, r3
 80011f2:	4461      	add	r1, ip
 80011f4:	e69a      	b.n	8000f2c <__aeabi_ddiv+0x28c>
 80011f6:	000a      	movs	r2, r1
 80011f8:	4284      	cmp	r4, r0
 80011fa:	d000      	beq.n	80011fe <__aeabi_ddiv+0x55e>
 80011fc:	e72e      	b.n	800105c <__aeabi_ddiv+0x3bc>
 80011fe:	454b      	cmp	r3, r9
 8001200:	d000      	beq.n	8001204 <__aeabi_ddiv+0x564>
 8001202:	e72b      	b.n	800105c <__aeabi_ddiv+0x3bc>
 8001204:	0035      	movs	r5, r6
 8001206:	e72c      	b.n	8001062 <__aeabi_ddiv+0x3c2>
 8001208:	4b2a      	ldr	r3, [pc, #168]	@ (80012b4 <__aeabi_ddiv+0x614>)
 800120a:	4a2f      	ldr	r2, [pc, #188]	@ (80012c8 <__aeabi_ddiv+0x628>)
 800120c:	4453      	add	r3, sl
 800120e:	4592      	cmp	sl, r2
 8001210:	db43      	blt.n	800129a <__aeabi_ddiv+0x5fa>
 8001212:	2201      	movs	r2, #1
 8001214:	2100      	movs	r1, #0
 8001216:	4493      	add	fp, r2
 8001218:	e72c      	b.n	8001074 <__aeabi_ddiv+0x3d4>
 800121a:	42ac      	cmp	r4, r5
 800121c:	d800      	bhi.n	8001220 <__aeabi_ddiv+0x580>
 800121e:	e6d7      	b.n	8000fd0 <__aeabi_ddiv+0x330>
 8001220:	2302      	movs	r3, #2
 8001222:	425b      	negs	r3, r3
 8001224:	469c      	mov	ip, r3
 8001226:	9900      	ldr	r1, [sp, #0]
 8001228:	444d      	add	r5, r9
 800122a:	454d      	cmp	r5, r9
 800122c:	419b      	sbcs	r3, r3
 800122e:	44e3      	add	fp, ip
 8001230:	468c      	mov	ip, r1
 8001232:	425b      	negs	r3, r3
 8001234:	4463      	add	r3, ip
 8001236:	18c0      	adds	r0, r0, r3
 8001238:	e6cc      	b.n	8000fd4 <__aeabi_ddiv+0x334>
 800123a:	201f      	movs	r0, #31
 800123c:	4240      	negs	r0, r0
 800123e:	1ac3      	subs	r3, r0, r3
 8001240:	4658      	mov	r0, fp
 8001242:	40d8      	lsrs	r0, r3
 8001244:	2920      	cmp	r1, #32
 8001246:	d004      	beq.n	8001252 <__aeabi_ddiv+0x5b2>
 8001248:	4659      	mov	r1, fp
 800124a:	4b20      	ldr	r3, [pc, #128]	@ (80012cc <__aeabi_ddiv+0x62c>)
 800124c:	4453      	add	r3, sl
 800124e:	4099      	lsls	r1, r3
 8001250:	430a      	orrs	r2, r1
 8001252:	1e53      	subs	r3, r2, #1
 8001254:	419a      	sbcs	r2, r3
 8001256:	2307      	movs	r3, #7
 8001258:	0019      	movs	r1, r3
 800125a:	4302      	orrs	r2, r0
 800125c:	2400      	movs	r4, #0
 800125e:	4011      	ands	r1, r2
 8001260:	4213      	tst	r3, r2
 8001262:	d009      	beq.n	8001278 <__aeabi_ddiv+0x5d8>
 8001264:	3308      	adds	r3, #8
 8001266:	4013      	ands	r3, r2
 8001268:	2b04      	cmp	r3, #4
 800126a:	d01d      	beq.n	80012a8 <__aeabi_ddiv+0x608>
 800126c:	1d13      	adds	r3, r2, #4
 800126e:	4293      	cmp	r3, r2
 8001270:	4189      	sbcs	r1, r1
 8001272:	001a      	movs	r2, r3
 8001274:	4249      	negs	r1, r1
 8001276:	0749      	lsls	r1, r1, #29
 8001278:	08d2      	lsrs	r2, r2, #3
 800127a:	430a      	orrs	r2, r1
 800127c:	4690      	mov	r8, r2
 800127e:	2300      	movs	r3, #0
 8001280:	e57a      	b.n	8000d78 <__aeabi_ddiv+0xd8>
 8001282:	4649      	mov	r1, r9
 8001284:	9f00      	ldr	r7, [sp, #0]
 8001286:	004d      	lsls	r5, r1, #1
 8001288:	454d      	cmp	r5, r9
 800128a:	4189      	sbcs	r1, r1
 800128c:	46bc      	mov	ip, r7
 800128e:	4249      	negs	r1, r1
 8001290:	4461      	add	r1, ip
 8001292:	46a9      	mov	r9, r5
 8001294:	3a02      	subs	r2, #2
 8001296:	1864      	adds	r4, r4, r1
 8001298:	e7ae      	b.n	80011f8 <__aeabi_ddiv+0x558>
 800129a:	2201      	movs	r2, #1
 800129c:	4252      	negs	r2, r2
 800129e:	e746      	b.n	800112e <__aeabi_ddiv+0x48e>
 80012a0:	4599      	cmp	r9, r3
 80012a2:	d3ee      	bcc.n	8001282 <__aeabi_ddiv+0x5e2>
 80012a4:	000a      	movs	r2, r1
 80012a6:	e7aa      	b.n	80011fe <__aeabi_ddiv+0x55e>
 80012a8:	2100      	movs	r1, #0
 80012aa:	e7e5      	b.n	8001278 <__aeabi_ddiv+0x5d8>
 80012ac:	0759      	lsls	r1, r3, #29
 80012ae:	025b      	lsls	r3, r3, #9
 80012b0:	0b1c      	lsrs	r4, r3, #12
 80012b2:	e7e1      	b.n	8001278 <__aeabi_ddiv+0x5d8>
 80012b4:	000003ff 	.word	0x000003ff
 80012b8:	feffffff 	.word	0xfeffffff
 80012bc:	000007fe 	.word	0x000007fe
 80012c0:	000007ff 	.word	0x000007ff
 80012c4:	0000041e 	.word	0x0000041e
 80012c8:	fffffc02 	.word	0xfffffc02
 80012cc:	0000043e 	.word	0x0000043e

080012d0 <__aeabi_dsub>:
 80012d0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80012d2:	4657      	mov	r7, sl
 80012d4:	464e      	mov	r6, r9
 80012d6:	4645      	mov	r5, r8
 80012d8:	46de      	mov	lr, fp
 80012da:	b5e0      	push	{r5, r6, r7, lr}
 80012dc:	b083      	sub	sp, #12
 80012de:	9000      	str	r0, [sp, #0]
 80012e0:	9101      	str	r1, [sp, #4]
 80012e2:	030c      	lsls	r4, r1, #12
 80012e4:	004d      	lsls	r5, r1, #1
 80012e6:	0fce      	lsrs	r6, r1, #31
 80012e8:	0a61      	lsrs	r1, r4, #9
 80012ea:	9c00      	ldr	r4, [sp, #0]
 80012ec:	005f      	lsls	r7, r3, #1
 80012ee:	0f64      	lsrs	r4, r4, #29
 80012f0:	430c      	orrs	r4, r1
 80012f2:	9900      	ldr	r1, [sp, #0]
 80012f4:	9200      	str	r2, [sp, #0]
 80012f6:	9301      	str	r3, [sp, #4]
 80012f8:	00c8      	lsls	r0, r1, #3
 80012fa:	0319      	lsls	r1, r3, #12
 80012fc:	0d7b      	lsrs	r3, r7, #21
 80012fe:	4699      	mov	r9, r3
 8001300:	9b01      	ldr	r3, [sp, #4]
 8001302:	4fcc      	ldr	r7, [pc, #816]	@ (8001634 <__aeabi_dsub+0x364>)
 8001304:	0fdb      	lsrs	r3, r3, #31
 8001306:	469c      	mov	ip, r3
 8001308:	0a4b      	lsrs	r3, r1, #9
 800130a:	9900      	ldr	r1, [sp, #0]
 800130c:	4680      	mov	r8, r0
 800130e:	0f49      	lsrs	r1, r1, #29
 8001310:	4319      	orrs	r1, r3
 8001312:	9b00      	ldr	r3, [sp, #0]
 8001314:	468b      	mov	fp, r1
 8001316:	00da      	lsls	r2, r3, #3
 8001318:	4692      	mov	sl, r2
 800131a:	0d6d      	lsrs	r5, r5, #21
 800131c:	45b9      	cmp	r9, r7
 800131e:	d100      	bne.n	8001322 <__aeabi_dsub+0x52>
 8001320:	e0bf      	b.n	80014a2 <__aeabi_dsub+0x1d2>
 8001322:	2301      	movs	r3, #1
 8001324:	4661      	mov	r1, ip
 8001326:	4059      	eors	r1, r3
 8001328:	464b      	mov	r3, r9
 800132a:	468c      	mov	ip, r1
 800132c:	1aeb      	subs	r3, r5, r3
 800132e:	428e      	cmp	r6, r1
 8001330:	d075      	beq.n	800141e <__aeabi_dsub+0x14e>
 8001332:	2b00      	cmp	r3, #0
 8001334:	dc00      	bgt.n	8001338 <__aeabi_dsub+0x68>
 8001336:	e2a3      	b.n	8001880 <__aeabi_dsub+0x5b0>
 8001338:	4649      	mov	r1, r9
 800133a:	2900      	cmp	r1, #0
 800133c:	d100      	bne.n	8001340 <__aeabi_dsub+0x70>
 800133e:	e0ce      	b.n	80014de <__aeabi_dsub+0x20e>
 8001340:	42bd      	cmp	r5, r7
 8001342:	d100      	bne.n	8001346 <__aeabi_dsub+0x76>
 8001344:	e200      	b.n	8001748 <__aeabi_dsub+0x478>
 8001346:	2701      	movs	r7, #1
 8001348:	2b38      	cmp	r3, #56	@ 0x38
 800134a:	dc19      	bgt.n	8001380 <__aeabi_dsub+0xb0>
 800134c:	2780      	movs	r7, #128	@ 0x80
 800134e:	4659      	mov	r1, fp
 8001350:	043f      	lsls	r7, r7, #16
 8001352:	4339      	orrs	r1, r7
 8001354:	468b      	mov	fp, r1
 8001356:	2b1f      	cmp	r3, #31
 8001358:	dd00      	ble.n	800135c <__aeabi_dsub+0x8c>
 800135a:	e1fa      	b.n	8001752 <__aeabi_dsub+0x482>
 800135c:	2720      	movs	r7, #32
 800135e:	1af9      	subs	r1, r7, r3
 8001360:	468c      	mov	ip, r1
 8001362:	4659      	mov	r1, fp
 8001364:	4667      	mov	r7, ip
 8001366:	40b9      	lsls	r1, r7
 8001368:	000f      	movs	r7, r1
 800136a:	0011      	movs	r1, r2
 800136c:	40d9      	lsrs	r1, r3
 800136e:	430f      	orrs	r7, r1
 8001370:	4661      	mov	r1, ip
 8001372:	408a      	lsls	r2, r1
 8001374:	1e51      	subs	r1, r2, #1
 8001376:	418a      	sbcs	r2, r1
 8001378:	4659      	mov	r1, fp
 800137a:	40d9      	lsrs	r1, r3
 800137c:	4317      	orrs	r7, r2
 800137e:	1a64      	subs	r4, r4, r1
 8001380:	1bc7      	subs	r7, r0, r7
 8001382:	42b8      	cmp	r0, r7
 8001384:	4180      	sbcs	r0, r0
 8001386:	4240      	negs	r0, r0
 8001388:	1a24      	subs	r4, r4, r0
 800138a:	0223      	lsls	r3, r4, #8
 800138c:	d400      	bmi.n	8001390 <__aeabi_dsub+0xc0>
 800138e:	e140      	b.n	8001612 <__aeabi_dsub+0x342>
 8001390:	0264      	lsls	r4, r4, #9
 8001392:	0a64      	lsrs	r4, r4, #9
 8001394:	2c00      	cmp	r4, #0
 8001396:	d100      	bne.n	800139a <__aeabi_dsub+0xca>
 8001398:	e154      	b.n	8001644 <__aeabi_dsub+0x374>
 800139a:	0020      	movs	r0, r4
 800139c:	f000 fd14 	bl	8001dc8 <__clzsi2>
 80013a0:	0003      	movs	r3, r0
 80013a2:	3b08      	subs	r3, #8
 80013a4:	2120      	movs	r1, #32
 80013a6:	0038      	movs	r0, r7
 80013a8:	1aca      	subs	r2, r1, r3
 80013aa:	40d0      	lsrs	r0, r2
 80013ac:	409c      	lsls	r4, r3
 80013ae:	0002      	movs	r2, r0
 80013b0:	409f      	lsls	r7, r3
 80013b2:	4322      	orrs	r2, r4
 80013b4:	429d      	cmp	r5, r3
 80013b6:	dd00      	ble.n	80013ba <__aeabi_dsub+0xea>
 80013b8:	e1a6      	b.n	8001708 <__aeabi_dsub+0x438>
 80013ba:	1b58      	subs	r0, r3, r5
 80013bc:	3001      	adds	r0, #1
 80013be:	1a09      	subs	r1, r1, r0
 80013c0:	003c      	movs	r4, r7
 80013c2:	408f      	lsls	r7, r1
 80013c4:	40c4      	lsrs	r4, r0
 80013c6:	1e7b      	subs	r3, r7, #1
 80013c8:	419f      	sbcs	r7, r3
 80013ca:	0013      	movs	r3, r2
 80013cc:	408b      	lsls	r3, r1
 80013ce:	4327      	orrs	r7, r4
 80013d0:	431f      	orrs	r7, r3
 80013d2:	40c2      	lsrs	r2, r0
 80013d4:	003b      	movs	r3, r7
 80013d6:	0014      	movs	r4, r2
 80013d8:	2500      	movs	r5, #0
 80013da:	4313      	orrs	r3, r2
 80013dc:	d100      	bne.n	80013e0 <__aeabi_dsub+0x110>
 80013de:	e1f7      	b.n	80017d0 <__aeabi_dsub+0x500>
 80013e0:	077b      	lsls	r3, r7, #29
 80013e2:	d100      	bne.n	80013e6 <__aeabi_dsub+0x116>
 80013e4:	e377      	b.n	8001ad6 <__aeabi_dsub+0x806>
 80013e6:	230f      	movs	r3, #15
 80013e8:	0038      	movs	r0, r7
 80013ea:	403b      	ands	r3, r7
 80013ec:	2b04      	cmp	r3, #4
 80013ee:	d004      	beq.n	80013fa <__aeabi_dsub+0x12a>
 80013f0:	1d38      	adds	r0, r7, #4
 80013f2:	42b8      	cmp	r0, r7
 80013f4:	41bf      	sbcs	r7, r7
 80013f6:	427f      	negs	r7, r7
 80013f8:	19e4      	adds	r4, r4, r7
 80013fa:	0223      	lsls	r3, r4, #8
 80013fc:	d400      	bmi.n	8001400 <__aeabi_dsub+0x130>
 80013fe:	e368      	b.n	8001ad2 <__aeabi_dsub+0x802>
 8001400:	4b8c      	ldr	r3, [pc, #560]	@ (8001634 <__aeabi_dsub+0x364>)
 8001402:	3501      	adds	r5, #1
 8001404:	429d      	cmp	r5, r3
 8001406:	d100      	bne.n	800140a <__aeabi_dsub+0x13a>
 8001408:	e0f4      	b.n	80015f4 <__aeabi_dsub+0x324>
 800140a:	4b8b      	ldr	r3, [pc, #556]	@ (8001638 <__aeabi_dsub+0x368>)
 800140c:	056d      	lsls	r5, r5, #21
 800140e:	401c      	ands	r4, r3
 8001410:	0d6d      	lsrs	r5, r5, #21
 8001412:	0767      	lsls	r7, r4, #29
 8001414:	08c0      	lsrs	r0, r0, #3
 8001416:	0264      	lsls	r4, r4, #9
 8001418:	4307      	orrs	r7, r0
 800141a:	0b24      	lsrs	r4, r4, #12
 800141c:	e0ec      	b.n	80015f8 <__aeabi_dsub+0x328>
 800141e:	2b00      	cmp	r3, #0
 8001420:	dc00      	bgt.n	8001424 <__aeabi_dsub+0x154>
 8001422:	e329      	b.n	8001a78 <__aeabi_dsub+0x7a8>
 8001424:	4649      	mov	r1, r9
 8001426:	2900      	cmp	r1, #0
 8001428:	d000      	beq.n	800142c <__aeabi_dsub+0x15c>
 800142a:	e0d6      	b.n	80015da <__aeabi_dsub+0x30a>
 800142c:	4659      	mov	r1, fp
 800142e:	4311      	orrs	r1, r2
 8001430:	d100      	bne.n	8001434 <__aeabi_dsub+0x164>
 8001432:	e12e      	b.n	8001692 <__aeabi_dsub+0x3c2>
 8001434:	1e59      	subs	r1, r3, #1
 8001436:	2b01      	cmp	r3, #1
 8001438:	d100      	bne.n	800143c <__aeabi_dsub+0x16c>
 800143a:	e1e6      	b.n	800180a <__aeabi_dsub+0x53a>
 800143c:	42bb      	cmp	r3, r7
 800143e:	d100      	bne.n	8001442 <__aeabi_dsub+0x172>
 8001440:	e182      	b.n	8001748 <__aeabi_dsub+0x478>
 8001442:	2701      	movs	r7, #1
 8001444:	000b      	movs	r3, r1
 8001446:	2938      	cmp	r1, #56	@ 0x38
 8001448:	dc14      	bgt.n	8001474 <__aeabi_dsub+0x1a4>
 800144a:	2b1f      	cmp	r3, #31
 800144c:	dd00      	ble.n	8001450 <__aeabi_dsub+0x180>
 800144e:	e23c      	b.n	80018ca <__aeabi_dsub+0x5fa>
 8001450:	2720      	movs	r7, #32
 8001452:	1af9      	subs	r1, r7, r3
 8001454:	468c      	mov	ip, r1
 8001456:	4659      	mov	r1, fp
 8001458:	4667      	mov	r7, ip
 800145a:	40b9      	lsls	r1, r7
 800145c:	000f      	movs	r7, r1
 800145e:	0011      	movs	r1, r2
 8001460:	40d9      	lsrs	r1, r3
 8001462:	430f      	orrs	r7, r1
 8001464:	4661      	mov	r1, ip
 8001466:	408a      	lsls	r2, r1
 8001468:	1e51      	subs	r1, r2, #1
 800146a:	418a      	sbcs	r2, r1
 800146c:	4659      	mov	r1, fp
 800146e:	40d9      	lsrs	r1, r3
 8001470:	4317      	orrs	r7, r2
 8001472:	1864      	adds	r4, r4, r1
 8001474:	183f      	adds	r7, r7, r0
 8001476:	4287      	cmp	r7, r0
 8001478:	4180      	sbcs	r0, r0
 800147a:	4240      	negs	r0, r0
 800147c:	1824      	adds	r4, r4, r0
 800147e:	0223      	lsls	r3, r4, #8
 8001480:	d400      	bmi.n	8001484 <__aeabi_dsub+0x1b4>
 8001482:	e0c6      	b.n	8001612 <__aeabi_dsub+0x342>
 8001484:	4b6b      	ldr	r3, [pc, #428]	@ (8001634 <__aeabi_dsub+0x364>)
 8001486:	3501      	adds	r5, #1
 8001488:	429d      	cmp	r5, r3
 800148a:	d100      	bne.n	800148e <__aeabi_dsub+0x1be>
 800148c:	e0b2      	b.n	80015f4 <__aeabi_dsub+0x324>
 800148e:	2101      	movs	r1, #1
 8001490:	4b69      	ldr	r3, [pc, #420]	@ (8001638 <__aeabi_dsub+0x368>)
 8001492:	087a      	lsrs	r2, r7, #1
 8001494:	401c      	ands	r4, r3
 8001496:	4039      	ands	r1, r7
 8001498:	430a      	orrs	r2, r1
 800149a:	07e7      	lsls	r7, r4, #31
 800149c:	4317      	orrs	r7, r2
 800149e:	0864      	lsrs	r4, r4, #1
 80014a0:	e79e      	b.n	80013e0 <__aeabi_dsub+0x110>
 80014a2:	4b66      	ldr	r3, [pc, #408]	@ (800163c <__aeabi_dsub+0x36c>)
 80014a4:	4311      	orrs	r1, r2
 80014a6:	468a      	mov	sl, r1
 80014a8:	18eb      	adds	r3, r5, r3
 80014aa:	2900      	cmp	r1, #0
 80014ac:	d028      	beq.n	8001500 <__aeabi_dsub+0x230>
 80014ae:	4566      	cmp	r6, ip
 80014b0:	d02c      	beq.n	800150c <__aeabi_dsub+0x23c>
 80014b2:	2b00      	cmp	r3, #0
 80014b4:	d05b      	beq.n	800156e <__aeabi_dsub+0x29e>
 80014b6:	2d00      	cmp	r5, #0
 80014b8:	d100      	bne.n	80014bc <__aeabi_dsub+0x1ec>
 80014ba:	e12c      	b.n	8001716 <__aeabi_dsub+0x446>
 80014bc:	465b      	mov	r3, fp
 80014be:	4666      	mov	r6, ip
 80014c0:	075f      	lsls	r7, r3, #29
 80014c2:	08d2      	lsrs	r2, r2, #3
 80014c4:	4317      	orrs	r7, r2
 80014c6:	08dd      	lsrs	r5, r3, #3
 80014c8:	003b      	movs	r3, r7
 80014ca:	432b      	orrs	r3, r5
 80014cc:	d100      	bne.n	80014d0 <__aeabi_dsub+0x200>
 80014ce:	e0e2      	b.n	8001696 <__aeabi_dsub+0x3c6>
 80014d0:	2480      	movs	r4, #128	@ 0x80
 80014d2:	0324      	lsls	r4, r4, #12
 80014d4:	432c      	orrs	r4, r5
 80014d6:	0324      	lsls	r4, r4, #12
 80014d8:	4d56      	ldr	r5, [pc, #344]	@ (8001634 <__aeabi_dsub+0x364>)
 80014da:	0b24      	lsrs	r4, r4, #12
 80014dc:	e08c      	b.n	80015f8 <__aeabi_dsub+0x328>
 80014de:	4659      	mov	r1, fp
 80014e0:	4311      	orrs	r1, r2
 80014e2:	d100      	bne.n	80014e6 <__aeabi_dsub+0x216>
 80014e4:	e0d5      	b.n	8001692 <__aeabi_dsub+0x3c2>
 80014e6:	1e59      	subs	r1, r3, #1
 80014e8:	2b01      	cmp	r3, #1
 80014ea:	d100      	bne.n	80014ee <__aeabi_dsub+0x21e>
 80014ec:	e1b9      	b.n	8001862 <__aeabi_dsub+0x592>
 80014ee:	42bb      	cmp	r3, r7
 80014f0:	d100      	bne.n	80014f4 <__aeabi_dsub+0x224>
 80014f2:	e1b1      	b.n	8001858 <__aeabi_dsub+0x588>
 80014f4:	2701      	movs	r7, #1
 80014f6:	000b      	movs	r3, r1
 80014f8:	2938      	cmp	r1, #56	@ 0x38
 80014fa:	dd00      	ble.n	80014fe <__aeabi_dsub+0x22e>
 80014fc:	e740      	b.n	8001380 <__aeabi_dsub+0xb0>
 80014fe:	e72a      	b.n	8001356 <__aeabi_dsub+0x86>
 8001500:	4661      	mov	r1, ip
 8001502:	2701      	movs	r7, #1
 8001504:	4079      	eors	r1, r7
 8001506:	468c      	mov	ip, r1
 8001508:	4566      	cmp	r6, ip
 800150a:	d1d2      	bne.n	80014b2 <__aeabi_dsub+0x1e2>
 800150c:	2b00      	cmp	r3, #0
 800150e:	d100      	bne.n	8001512 <__aeabi_dsub+0x242>
 8001510:	e0c5      	b.n	800169e <__aeabi_dsub+0x3ce>
 8001512:	2d00      	cmp	r5, #0
 8001514:	d000      	beq.n	8001518 <__aeabi_dsub+0x248>
 8001516:	e155      	b.n	80017c4 <__aeabi_dsub+0x4f4>
 8001518:	464b      	mov	r3, r9
 800151a:	0025      	movs	r5, r4
 800151c:	4305      	orrs	r5, r0
 800151e:	d100      	bne.n	8001522 <__aeabi_dsub+0x252>
 8001520:	e212      	b.n	8001948 <__aeabi_dsub+0x678>
 8001522:	1e59      	subs	r1, r3, #1
 8001524:	468c      	mov	ip, r1
 8001526:	2b01      	cmp	r3, #1
 8001528:	d100      	bne.n	800152c <__aeabi_dsub+0x25c>
 800152a:	e249      	b.n	80019c0 <__aeabi_dsub+0x6f0>
 800152c:	4d41      	ldr	r5, [pc, #260]	@ (8001634 <__aeabi_dsub+0x364>)
 800152e:	42ab      	cmp	r3, r5
 8001530:	d100      	bne.n	8001534 <__aeabi_dsub+0x264>
 8001532:	e28f      	b.n	8001a54 <__aeabi_dsub+0x784>
 8001534:	2701      	movs	r7, #1
 8001536:	2938      	cmp	r1, #56	@ 0x38
 8001538:	dc11      	bgt.n	800155e <__aeabi_dsub+0x28e>
 800153a:	4663      	mov	r3, ip
 800153c:	2b1f      	cmp	r3, #31
 800153e:	dd00      	ble.n	8001542 <__aeabi_dsub+0x272>
 8001540:	e25b      	b.n	80019fa <__aeabi_dsub+0x72a>
 8001542:	4661      	mov	r1, ip
 8001544:	2320      	movs	r3, #32
 8001546:	0027      	movs	r7, r4
 8001548:	1a5b      	subs	r3, r3, r1
 800154a:	0005      	movs	r5, r0
 800154c:	4098      	lsls	r0, r3
 800154e:	409f      	lsls	r7, r3
 8001550:	40cd      	lsrs	r5, r1
 8001552:	1e43      	subs	r3, r0, #1
 8001554:	4198      	sbcs	r0, r3
 8001556:	40cc      	lsrs	r4, r1
 8001558:	432f      	orrs	r7, r5
 800155a:	4307      	orrs	r7, r0
 800155c:	44a3      	add	fp, r4
 800155e:	18bf      	adds	r7, r7, r2
 8001560:	4297      	cmp	r7, r2
 8001562:	4192      	sbcs	r2, r2
 8001564:	4252      	negs	r2, r2
 8001566:	445a      	add	r2, fp
 8001568:	0014      	movs	r4, r2
 800156a:	464d      	mov	r5, r9
 800156c:	e787      	b.n	800147e <__aeabi_dsub+0x1ae>
 800156e:	4f34      	ldr	r7, [pc, #208]	@ (8001640 <__aeabi_dsub+0x370>)
 8001570:	1c6b      	adds	r3, r5, #1
 8001572:	423b      	tst	r3, r7
 8001574:	d000      	beq.n	8001578 <__aeabi_dsub+0x2a8>
 8001576:	e0b6      	b.n	80016e6 <__aeabi_dsub+0x416>
 8001578:	4659      	mov	r1, fp
 800157a:	0023      	movs	r3, r4
 800157c:	4311      	orrs	r1, r2
 800157e:	000f      	movs	r7, r1
 8001580:	4303      	orrs	r3, r0
 8001582:	2d00      	cmp	r5, #0
 8001584:	d000      	beq.n	8001588 <__aeabi_dsub+0x2b8>
 8001586:	e126      	b.n	80017d6 <__aeabi_dsub+0x506>
 8001588:	2b00      	cmp	r3, #0
 800158a:	d100      	bne.n	800158e <__aeabi_dsub+0x2be>
 800158c:	e1c0      	b.n	8001910 <__aeabi_dsub+0x640>
 800158e:	2900      	cmp	r1, #0
 8001590:	d100      	bne.n	8001594 <__aeabi_dsub+0x2c4>
 8001592:	e0a1      	b.n	80016d8 <__aeabi_dsub+0x408>
 8001594:	1a83      	subs	r3, r0, r2
 8001596:	4698      	mov	r8, r3
 8001598:	465b      	mov	r3, fp
 800159a:	4540      	cmp	r0, r8
 800159c:	41ad      	sbcs	r5, r5
 800159e:	1ae3      	subs	r3, r4, r3
 80015a0:	426d      	negs	r5, r5
 80015a2:	1b5b      	subs	r3, r3, r5
 80015a4:	2580      	movs	r5, #128	@ 0x80
 80015a6:	042d      	lsls	r5, r5, #16
 80015a8:	422b      	tst	r3, r5
 80015aa:	d100      	bne.n	80015ae <__aeabi_dsub+0x2de>
 80015ac:	e14b      	b.n	8001846 <__aeabi_dsub+0x576>
 80015ae:	465b      	mov	r3, fp
 80015b0:	1a10      	subs	r0, r2, r0
 80015b2:	4282      	cmp	r2, r0
 80015b4:	4192      	sbcs	r2, r2
 80015b6:	1b1c      	subs	r4, r3, r4
 80015b8:	0007      	movs	r7, r0
 80015ba:	2601      	movs	r6, #1
 80015bc:	4663      	mov	r3, ip
 80015be:	4252      	negs	r2, r2
 80015c0:	1aa4      	subs	r4, r4, r2
 80015c2:	4327      	orrs	r7, r4
 80015c4:	401e      	ands	r6, r3
 80015c6:	2f00      	cmp	r7, #0
 80015c8:	d100      	bne.n	80015cc <__aeabi_dsub+0x2fc>
 80015ca:	e142      	b.n	8001852 <__aeabi_dsub+0x582>
 80015cc:	422c      	tst	r4, r5
 80015ce:	d100      	bne.n	80015d2 <__aeabi_dsub+0x302>
 80015d0:	e26d      	b.n	8001aae <__aeabi_dsub+0x7de>
 80015d2:	4b19      	ldr	r3, [pc, #100]	@ (8001638 <__aeabi_dsub+0x368>)
 80015d4:	2501      	movs	r5, #1
 80015d6:	401c      	ands	r4, r3
 80015d8:	e71b      	b.n	8001412 <__aeabi_dsub+0x142>
 80015da:	42bd      	cmp	r5, r7
 80015dc:	d100      	bne.n	80015e0 <__aeabi_dsub+0x310>
 80015de:	e13b      	b.n	8001858 <__aeabi_dsub+0x588>
 80015e0:	2701      	movs	r7, #1
 80015e2:	2b38      	cmp	r3, #56	@ 0x38
 80015e4:	dd00      	ble.n	80015e8 <__aeabi_dsub+0x318>
 80015e6:	e745      	b.n	8001474 <__aeabi_dsub+0x1a4>
 80015e8:	2780      	movs	r7, #128	@ 0x80
 80015ea:	4659      	mov	r1, fp
 80015ec:	043f      	lsls	r7, r7, #16
 80015ee:	4339      	orrs	r1, r7
 80015f0:	468b      	mov	fp, r1
 80015f2:	e72a      	b.n	800144a <__aeabi_dsub+0x17a>
 80015f4:	2400      	movs	r4, #0
 80015f6:	2700      	movs	r7, #0
 80015f8:	052d      	lsls	r5, r5, #20
 80015fa:	4325      	orrs	r5, r4
 80015fc:	07f6      	lsls	r6, r6, #31
 80015fe:	4335      	orrs	r5, r6
 8001600:	0038      	movs	r0, r7
 8001602:	0029      	movs	r1, r5
 8001604:	b003      	add	sp, #12
 8001606:	bcf0      	pop	{r4, r5, r6, r7}
 8001608:	46bb      	mov	fp, r7
 800160a:	46b2      	mov	sl, r6
 800160c:	46a9      	mov	r9, r5
 800160e:	46a0      	mov	r8, r4
 8001610:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001612:	077b      	lsls	r3, r7, #29
 8001614:	d004      	beq.n	8001620 <__aeabi_dsub+0x350>
 8001616:	230f      	movs	r3, #15
 8001618:	403b      	ands	r3, r7
 800161a:	2b04      	cmp	r3, #4
 800161c:	d000      	beq.n	8001620 <__aeabi_dsub+0x350>
 800161e:	e6e7      	b.n	80013f0 <__aeabi_dsub+0x120>
 8001620:	002b      	movs	r3, r5
 8001622:	08f8      	lsrs	r0, r7, #3
 8001624:	4a03      	ldr	r2, [pc, #12]	@ (8001634 <__aeabi_dsub+0x364>)
 8001626:	0767      	lsls	r7, r4, #29
 8001628:	4307      	orrs	r7, r0
 800162a:	08e5      	lsrs	r5, r4, #3
 800162c:	4293      	cmp	r3, r2
 800162e:	d100      	bne.n	8001632 <__aeabi_dsub+0x362>
 8001630:	e74a      	b.n	80014c8 <__aeabi_dsub+0x1f8>
 8001632:	e0a5      	b.n	8001780 <__aeabi_dsub+0x4b0>
 8001634:	000007ff 	.word	0x000007ff
 8001638:	ff7fffff 	.word	0xff7fffff
 800163c:	fffff801 	.word	0xfffff801
 8001640:	000007fe 	.word	0x000007fe
 8001644:	0038      	movs	r0, r7
 8001646:	f000 fbbf 	bl	8001dc8 <__clzsi2>
 800164a:	0003      	movs	r3, r0
 800164c:	3318      	adds	r3, #24
 800164e:	2b1f      	cmp	r3, #31
 8001650:	dc00      	bgt.n	8001654 <__aeabi_dsub+0x384>
 8001652:	e6a7      	b.n	80013a4 <__aeabi_dsub+0xd4>
 8001654:	003a      	movs	r2, r7
 8001656:	3808      	subs	r0, #8
 8001658:	4082      	lsls	r2, r0
 800165a:	429d      	cmp	r5, r3
 800165c:	dd00      	ble.n	8001660 <__aeabi_dsub+0x390>
 800165e:	e08a      	b.n	8001776 <__aeabi_dsub+0x4a6>
 8001660:	1b5b      	subs	r3, r3, r5
 8001662:	1c58      	adds	r0, r3, #1
 8001664:	281f      	cmp	r0, #31
 8001666:	dc00      	bgt.n	800166a <__aeabi_dsub+0x39a>
 8001668:	e1d8      	b.n	8001a1c <__aeabi_dsub+0x74c>
 800166a:	0017      	movs	r7, r2
 800166c:	3b1f      	subs	r3, #31
 800166e:	40df      	lsrs	r7, r3
 8001670:	2820      	cmp	r0, #32
 8001672:	d005      	beq.n	8001680 <__aeabi_dsub+0x3b0>
 8001674:	2340      	movs	r3, #64	@ 0x40
 8001676:	1a1b      	subs	r3, r3, r0
 8001678:	409a      	lsls	r2, r3
 800167a:	1e53      	subs	r3, r2, #1
 800167c:	419a      	sbcs	r2, r3
 800167e:	4317      	orrs	r7, r2
 8001680:	2500      	movs	r5, #0
 8001682:	2f00      	cmp	r7, #0
 8001684:	d100      	bne.n	8001688 <__aeabi_dsub+0x3b8>
 8001686:	e0e5      	b.n	8001854 <__aeabi_dsub+0x584>
 8001688:	077b      	lsls	r3, r7, #29
 800168a:	d000      	beq.n	800168e <__aeabi_dsub+0x3be>
 800168c:	e6ab      	b.n	80013e6 <__aeabi_dsub+0x116>
 800168e:	002c      	movs	r4, r5
 8001690:	e7c6      	b.n	8001620 <__aeabi_dsub+0x350>
 8001692:	08c0      	lsrs	r0, r0, #3
 8001694:	e7c6      	b.n	8001624 <__aeabi_dsub+0x354>
 8001696:	2700      	movs	r7, #0
 8001698:	2400      	movs	r4, #0
 800169a:	4dd1      	ldr	r5, [pc, #836]	@ (80019e0 <__aeabi_dsub+0x710>)
 800169c:	e7ac      	b.n	80015f8 <__aeabi_dsub+0x328>
 800169e:	4fd1      	ldr	r7, [pc, #836]	@ (80019e4 <__aeabi_dsub+0x714>)
 80016a0:	1c6b      	adds	r3, r5, #1
 80016a2:	423b      	tst	r3, r7
 80016a4:	d171      	bne.n	800178a <__aeabi_dsub+0x4ba>
 80016a6:	0023      	movs	r3, r4
 80016a8:	4303      	orrs	r3, r0
 80016aa:	2d00      	cmp	r5, #0
 80016ac:	d000      	beq.n	80016b0 <__aeabi_dsub+0x3e0>
 80016ae:	e14e      	b.n	800194e <__aeabi_dsub+0x67e>
 80016b0:	4657      	mov	r7, sl
 80016b2:	2b00      	cmp	r3, #0
 80016b4:	d100      	bne.n	80016b8 <__aeabi_dsub+0x3e8>
 80016b6:	e1b5      	b.n	8001a24 <__aeabi_dsub+0x754>
 80016b8:	2f00      	cmp	r7, #0
 80016ba:	d00d      	beq.n	80016d8 <__aeabi_dsub+0x408>
 80016bc:	1883      	adds	r3, r0, r2
 80016be:	4283      	cmp	r3, r0
 80016c0:	4180      	sbcs	r0, r0
 80016c2:	445c      	add	r4, fp
 80016c4:	4240      	negs	r0, r0
 80016c6:	1824      	adds	r4, r4, r0
 80016c8:	0222      	lsls	r2, r4, #8
 80016ca:	d500      	bpl.n	80016ce <__aeabi_dsub+0x3fe>
 80016cc:	e1c8      	b.n	8001a60 <__aeabi_dsub+0x790>
 80016ce:	001f      	movs	r7, r3
 80016d0:	4698      	mov	r8, r3
 80016d2:	4327      	orrs	r7, r4
 80016d4:	d100      	bne.n	80016d8 <__aeabi_dsub+0x408>
 80016d6:	e0bc      	b.n	8001852 <__aeabi_dsub+0x582>
 80016d8:	4643      	mov	r3, r8
 80016da:	0767      	lsls	r7, r4, #29
 80016dc:	08db      	lsrs	r3, r3, #3
 80016de:	431f      	orrs	r7, r3
 80016e0:	08e5      	lsrs	r5, r4, #3
 80016e2:	2300      	movs	r3, #0
 80016e4:	e04c      	b.n	8001780 <__aeabi_dsub+0x4b0>
 80016e6:	1a83      	subs	r3, r0, r2
 80016e8:	4698      	mov	r8, r3
 80016ea:	465b      	mov	r3, fp
 80016ec:	4540      	cmp	r0, r8
 80016ee:	41bf      	sbcs	r7, r7
 80016f0:	1ae3      	subs	r3, r4, r3
 80016f2:	427f      	negs	r7, r7
 80016f4:	1bdb      	subs	r3, r3, r7
 80016f6:	021f      	lsls	r7, r3, #8
 80016f8:	d47c      	bmi.n	80017f4 <__aeabi_dsub+0x524>
 80016fa:	4647      	mov	r7, r8
 80016fc:	431f      	orrs	r7, r3
 80016fe:	d100      	bne.n	8001702 <__aeabi_dsub+0x432>
 8001700:	e0a6      	b.n	8001850 <__aeabi_dsub+0x580>
 8001702:	001c      	movs	r4, r3
 8001704:	4647      	mov	r7, r8
 8001706:	e645      	b.n	8001394 <__aeabi_dsub+0xc4>
 8001708:	4cb7      	ldr	r4, [pc, #732]	@ (80019e8 <__aeabi_dsub+0x718>)
 800170a:	1aed      	subs	r5, r5, r3
 800170c:	4014      	ands	r4, r2
 800170e:	077b      	lsls	r3, r7, #29
 8001710:	d000      	beq.n	8001714 <__aeabi_dsub+0x444>
 8001712:	e780      	b.n	8001616 <__aeabi_dsub+0x346>
 8001714:	e784      	b.n	8001620 <__aeabi_dsub+0x350>
 8001716:	464b      	mov	r3, r9
 8001718:	0025      	movs	r5, r4
 800171a:	4305      	orrs	r5, r0
 800171c:	d066      	beq.n	80017ec <__aeabi_dsub+0x51c>
 800171e:	1e5f      	subs	r7, r3, #1
 8001720:	2b01      	cmp	r3, #1
 8001722:	d100      	bne.n	8001726 <__aeabi_dsub+0x456>
 8001724:	e0fc      	b.n	8001920 <__aeabi_dsub+0x650>
 8001726:	4dae      	ldr	r5, [pc, #696]	@ (80019e0 <__aeabi_dsub+0x710>)
 8001728:	42ab      	cmp	r3, r5
 800172a:	d100      	bne.n	800172e <__aeabi_dsub+0x45e>
 800172c:	e15e      	b.n	80019ec <__aeabi_dsub+0x71c>
 800172e:	4666      	mov	r6, ip
 8001730:	2f38      	cmp	r7, #56	@ 0x38
 8001732:	dc00      	bgt.n	8001736 <__aeabi_dsub+0x466>
 8001734:	e0b4      	b.n	80018a0 <__aeabi_dsub+0x5d0>
 8001736:	2001      	movs	r0, #1
 8001738:	1a17      	subs	r7, r2, r0
 800173a:	42ba      	cmp	r2, r7
 800173c:	4192      	sbcs	r2, r2
 800173e:	465b      	mov	r3, fp
 8001740:	4252      	negs	r2, r2
 8001742:	464d      	mov	r5, r9
 8001744:	1a9c      	subs	r4, r3, r2
 8001746:	e620      	b.n	800138a <__aeabi_dsub+0xba>
 8001748:	0767      	lsls	r7, r4, #29
 800174a:	08c0      	lsrs	r0, r0, #3
 800174c:	4307      	orrs	r7, r0
 800174e:	08e5      	lsrs	r5, r4, #3
 8001750:	e6ba      	b.n	80014c8 <__aeabi_dsub+0x1f8>
 8001752:	001f      	movs	r7, r3
 8001754:	4659      	mov	r1, fp
 8001756:	3f20      	subs	r7, #32
 8001758:	40f9      	lsrs	r1, r7
 800175a:	000f      	movs	r7, r1
 800175c:	2b20      	cmp	r3, #32
 800175e:	d005      	beq.n	800176c <__aeabi_dsub+0x49c>
 8001760:	2140      	movs	r1, #64	@ 0x40
 8001762:	1acb      	subs	r3, r1, r3
 8001764:	4659      	mov	r1, fp
 8001766:	4099      	lsls	r1, r3
 8001768:	430a      	orrs	r2, r1
 800176a:	4692      	mov	sl, r2
 800176c:	4653      	mov	r3, sl
 800176e:	1e5a      	subs	r2, r3, #1
 8001770:	4193      	sbcs	r3, r2
 8001772:	431f      	orrs	r7, r3
 8001774:	e604      	b.n	8001380 <__aeabi_dsub+0xb0>
 8001776:	1aeb      	subs	r3, r5, r3
 8001778:	4d9b      	ldr	r5, [pc, #620]	@ (80019e8 <__aeabi_dsub+0x718>)
 800177a:	4015      	ands	r5, r2
 800177c:	076f      	lsls	r7, r5, #29
 800177e:	08ed      	lsrs	r5, r5, #3
 8001780:	032c      	lsls	r4, r5, #12
 8001782:	055d      	lsls	r5, r3, #21
 8001784:	0b24      	lsrs	r4, r4, #12
 8001786:	0d6d      	lsrs	r5, r5, #21
 8001788:	e736      	b.n	80015f8 <__aeabi_dsub+0x328>
 800178a:	4d95      	ldr	r5, [pc, #596]	@ (80019e0 <__aeabi_dsub+0x710>)
 800178c:	42ab      	cmp	r3, r5
 800178e:	d100      	bne.n	8001792 <__aeabi_dsub+0x4c2>
 8001790:	e0d6      	b.n	8001940 <__aeabi_dsub+0x670>
 8001792:	1882      	adds	r2, r0, r2
 8001794:	0021      	movs	r1, r4
 8001796:	4282      	cmp	r2, r0
 8001798:	4180      	sbcs	r0, r0
 800179a:	4459      	add	r1, fp
 800179c:	4240      	negs	r0, r0
 800179e:	1808      	adds	r0, r1, r0
 80017a0:	07c7      	lsls	r7, r0, #31
 80017a2:	0852      	lsrs	r2, r2, #1
 80017a4:	4317      	orrs	r7, r2
 80017a6:	0844      	lsrs	r4, r0, #1
 80017a8:	0752      	lsls	r2, r2, #29
 80017aa:	d400      	bmi.n	80017ae <__aeabi_dsub+0x4de>
 80017ac:	e185      	b.n	8001aba <__aeabi_dsub+0x7ea>
 80017ae:	220f      	movs	r2, #15
 80017b0:	001d      	movs	r5, r3
 80017b2:	403a      	ands	r2, r7
 80017b4:	2a04      	cmp	r2, #4
 80017b6:	d000      	beq.n	80017ba <__aeabi_dsub+0x4ea>
 80017b8:	e61a      	b.n	80013f0 <__aeabi_dsub+0x120>
 80017ba:	08ff      	lsrs	r7, r7, #3
 80017bc:	0764      	lsls	r4, r4, #29
 80017be:	4327      	orrs	r7, r4
 80017c0:	0905      	lsrs	r5, r0, #4
 80017c2:	e7dd      	b.n	8001780 <__aeabi_dsub+0x4b0>
 80017c4:	465b      	mov	r3, fp
 80017c6:	08d2      	lsrs	r2, r2, #3
 80017c8:	075f      	lsls	r7, r3, #29
 80017ca:	4317      	orrs	r7, r2
 80017cc:	08dd      	lsrs	r5, r3, #3
 80017ce:	e67b      	b.n	80014c8 <__aeabi_dsub+0x1f8>
 80017d0:	2700      	movs	r7, #0
 80017d2:	2400      	movs	r4, #0
 80017d4:	e710      	b.n	80015f8 <__aeabi_dsub+0x328>
 80017d6:	2b00      	cmp	r3, #0
 80017d8:	d000      	beq.n	80017dc <__aeabi_dsub+0x50c>
 80017da:	e0d6      	b.n	800198a <__aeabi_dsub+0x6ba>
 80017dc:	2900      	cmp	r1, #0
 80017de:	d000      	beq.n	80017e2 <__aeabi_dsub+0x512>
 80017e0:	e12f      	b.n	8001a42 <__aeabi_dsub+0x772>
 80017e2:	2480      	movs	r4, #128	@ 0x80
 80017e4:	2600      	movs	r6, #0
 80017e6:	4d7e      	ldr	r5, [pc, #504]	@ (80019e0 <__aeabi_dsub+0x710>)
 80017e8:	0324      	lsls	r4, r4, #12
 80017ea:	e705      	b.n	80015f8 <__aeabi_dsub+0x328>
 80017ec:	4666      	mov	r6, ip
 80017ee:	465c      	mov	r4, fp
 80017f0:	08d0      	lsrs	r0, r2, #3
 80017f2:	e717      	b.n	8001624 <__aeabi_dsub+0x354>
 80017f4:	465b      	mov	r3, fp
 80017f6:	1a17      	subs	r7, r2, r0
 80017f8:	42ba      	cmp	r2, r7
 80017fa:	4192      	sbcs	r2, r2
 80017fc:	1b1c      	subs	r4, r3, r4
 80017fe:	2601      	movs	r6, #1
 8001800:	4663      	mov	r3, ip
 8001802:	4252      	negs	r2, r2
 8001804:	1aa4      	subs	r4, r4, r2
 8001806:	401e      	ands	r6, r3
 8001808:	e5c4      	b.n	8001394 <__aeabi_dsub+0xc4>
 800180a:	1883      	adds	r3, r0, r2
 800180c:	4283      	cmp	r3, r0
 800180e:	4180      	sbcs	r0, r0
 8001810:	445c      	add	r4, fp
 8001812:	4240      	negs	r0, r0
 8001814:	1825      	adds	r5, r4, r0
 8001816:	022a      	lsls	r2, r5, #8
 8001818:	d400      	bmi.n	800181c <__aeabi_dsub+0x54c>
 800181a:	e0da      	b.n	80019d2 <__aeabi_dsub+0x702>
 800181c:	4a72      	ldr	r2, [pc, #456]	@ (80019e8 <__aeabi_dsub+0x718>)
 800181e:	085b      	lsrs	r3, r3, #1
 8001820:	4015      	ands	r5, r2
 8001822:	07ea      	lsls	r2, r5, #31
 8001824:	431a      	orrs	r2, r3
 8001826:	0869      	lsrs	r1, r5, #1
 8001828:	075b      	lsls	r3, r3, #29
 800182a:	d400      	bmi.n	800182e <__aeabi_dsub+0x55e>
 800182c:	e14a      	b.n	8001ac4 <__aeabi_dsub+0x7f4>
 800182e:	230f      	movs	r3, #15
 8001830:	4013      	ands	r3, r2
 8001832:	2b04      	cmp	r3, #4
 8001834:	d100      	bne.n	8001838 <__aeabi_dsub+0x568>
 8001836:	e0fc      	b.n	8001a32 <__aeabi_dsub+0x762>
 8001838:	1d17      	adds	r7, r2, #4
 800183a:	4297      	cmp	r7, r2
 800183c:	41a4      	sbcs	r4, r4
 800183e:	4264      	negs	r4, r4
 8001840:	2502      	movs	r5, #2
 8001842:	1864      	adds	r4, r4, r1
 8001844:	e6ec      	b.n	8001620 <__aeabi_dsub+0x350>
 8001846:	4647      	mov	r7, r8
 8001848:	001c      	movs	r4, r3
 800184a:	431f      	orrs	r7, r3
 800184c:	d000      	beq.n	8001850 <__aeabi_dsub+0x580>
 800184e:	e743      	b.n	80016d8 <__aeabi_dsub+0x408>
 8001850:	2600      	movs	r6, #0
 8001852:	2500      	movs	r5, #0
 8001854:	2400      	movs	r4, #0
 8001856:	e6cf      	b.n	80015f8 <__aeabi_dsub+0x328>
 8001858:	08c0      	lsrs	r0, r0, #3
 800185a:	0767      	lsls	r7, r4, #29
 800185c:	4307      	orrs	r7, r0
 800185e:	08e5      	lsrs	r5, r4, #3
 8001860:	e632      	b.n	80014c8 <__aeabi_dsub+0x1f8>
 8001862:	1a87      	subs	r7, r0, r2
 8001864:	465b      	mov	r3, fp
 8001866:	42b8      	cmp	r0, r7
 8001868:	4180      	sbcs	r0, r0
 800186a:	1ae4      	subs	r4, r4, r3
 800186c:	4240      	negs	r0, r0
 800186e:	1a24      	subs	r4, r4, r0
 8001870:	0223      	lsls	r3, r4, #8
 8001872:	d428      	bmi.n	80018c6 <__aeabi_dsub+0x5f6>
 8001874:	0763      	lsls	r3, r4, #29
 8001876:	08ff      	lsrs	r7, r7, #3
 8001878:	431f      	orrs	r7, r3
 800187a:	08e5      	lsrs	r5, r4, #3
 800187c:	2301      	movs	r3, #1
 800187e:	e77f      	b.n	8001780 <__aeabi_dsub+0x4b0>
 8001880:	2b00      	cmp	r3, #0
 8001882:	d100      	bne.n	8001886 <__aeabi_dsub+0x5b6>
 8001884:	e673      	b.n	800156e <__aeabi_dsub+0x29e>
 8001886:	464b      	mov	r3, r9
 8001888:	1b5f      	subs	r7, r3, r5
 800188a:	003b      	movs	r3, r7
 800188c:	2d00      	cmp	r5, #0
 800188e:	d100      	bne.n	8001892 <__aeabi_dsub+0x5c2>
 8001890:	e742      	b.n	8001718 <__aeabi_dsub+0x448>
 8001892:	2f38      	cmp	r7, #56	@ 0x38
 8001894:	dd00      	ble.n	8001898 <__aeabi_dsub+0x5c8>
 8001896:	e0ec      	b.n	8001a72 <__aeabi_dsub+0x7a2>
 8001898:	2380      	movs	r3, #128	@ 0x80
 800189a:	000e      	movs	r6, r1
 800189c:	041b      	lsls	r3, r3, #16
 800189e:	431c      	orrs	r4, r3
 80018a0:	2f1f      	cmp	r7, #31
 80018a2:	dc25      	bgt.n	80018f0 <__aeabi_dsub+0x620>
 80018a4:	2520      	movs	r5, #32
 80018a6:	0023      	movs	r3, r4
 80018a8:	1bed      	subs	r5, r5, r7
 80018aa:	0001      	movs	r1, r0
 80018ac:	40a8      	lsls	r0, r5
 80018ae:	40ab      	lsls	r3, r5
 80018b0:	40f9      	lsrs	r1, r7
 80018b2:	1e45      	subs	r5, r0, #1
 80018b4:	41a8      	sbcs	r0, r5
 80018b6:	430b      	orrs	r3, r1
 80018b8:	40fc      	lsrs	r4, r7
 80018ba:	4318      	orrs	r0, r3
 80018bc:	465b      	mov	r3, fp
 80018be:	1b1b      	subs	r3, r3, r4
 80018c0:	469b      	mov	fp, r3
 80018c2:	e739      	b.n	8001738 <__aeabi_dsub+0x468>
 80018c4:	4666      	mov	r6, ip
 80018c6:	2501      	movs	r5, #1
 80018c8:	e562      	b.n	8001390 <__aeabi_dsub+0xc0>
 80018ca:	001f      	movs	r7, r3
 80018cc:	4659      	mov	r1, fp
 80018ce:	3f20      	subs	r7, #32
 80018d0:	40f9      	lsrs	r1, r7
 80018d2:	468c      	mov	ip, r1
 80018d4:	2b20      	cmp	r3, #32
 80018d6:	d005      	beq.n	80018e4 <__aeabi_dsub+0x614>
 80018d8:	2740      	movs	r7, #64	@ 0x40
 80018da:	4659      	mov	r1, fp
 80018dc:	1afb      	subs	r3, r7, r3
 80018de:	4099      	lsls	r1, r3
 80018e0:	430a      	orrs	r2, r1
 80018e2:	4692      	mov	sl, r2
 80018e4:	4657      	mov	r7, sl
 80018e6:	1e7b      	subs	r3, r7, #1
 80018e8:	419f      	sbcs	r7, r3
 80018ea:	4663      	mov	r3, ip
 80018ec:	431f      	orrs	r7, r3
 80018ee:	e5c1      	b.n	8001474 <__aeabi_dsub+0x1a4>
 80018f0:	003b      	movs	r3, r7
 80018f2:	0025      	movs	r5, r4
 80018f4:	3b20      	subs	r3, #32
 80018f6:	40dd      	lsrs	r5, r3
 80018f8:	2f20      	cmp	r7, #32
 80018fa:	d004      	beq.n	8001906 <__aeabi_dsub+0x636>
 80018fc:	2340      	movs	r3, #64	@ 0x40
 80018fe:	1bdb      	subs	r3, r3, r7
 8001900:	409c      	lsls	r4, r3
 8001902:	4320      	orrs	r0, r4
 8001904:	4680      	mov	r8, r0
 8001906:	4640      	mov	r0, r8
 8001908:	1e43      	subs	r3, r0, #1
 800190a:	4198      	sbcs	r0, r3
 800190c:	4328      	orrs	r0, r5
 800190e:	e713      	b.n	8001738 <__aeabi_dsub+0x468>
 8001910:	2900      	cmp	r1, #0
 8001912:	d09d      	beq.n	8001850 <__aeabi_dsub+0x580>
 8001914:	2601      	movs	r6, #1
 8001916:	4663      	mov	r3, ip
 8001918:	465c      	mov	r4, fp
 800191a:	4690      	mov	r8, r2
 800191c:	401e      	ands	r6, r3
 800191e:	e6db      	b.n	80016d8 <__aeabi_dsub+0x408>
 8001920:	1a17      	subs	r7, r2, r0
 8001922:	465b      	mov	r3, fp
 8001924:	42ba      	cmp	r2, r7
 8001926:	4192      	sbcs	r2, r2
 8001928:	1b1c      	subs	r4, r3, r4
 800192a:	4252      	negs	r2, r2
 800192c:	1aa4      	subs	r4, r4, r2
 800192e:	0223      	lsls	r3, r4, #8
 8001930:	d4c8      	bmi.n	80018c4 <__aeabi_dsub+0x5f4>
 8001932:	0763      	lsls	r3, r4, #29
 8001934:	08ff      	lsrs	r7, r7, #3
 8001936:	431f      	orrs	r7, r3
 8001938:	4666      	mov	r6, ip
 800193a:	2301      	movs	r3, #1
 800193c:	08e5      	lsrs	r5, r4, #3
 800193e:	e71f      	b.n	8001780 <__aeabi_dsub+0x4b0>
 8001940:	001d      	movs	r5, r3
 8001942:	2400      	movs	r4, #0
 8001944:	2700      	movs	r7, #0
 8001946:	e657      	b.n	80015f8 <__aeabi_dsub+0x328>
 8001948:	465c      	mov	r4, fp
 800194a:	08d0      	lsrs	r0, r2, #3
 800194c:	e66a      	b.n	8001624 <__aeabi_dsub+0x354>
 800194e:	2b00      	cmp	r3, #0
 8001950:	d100      	bne.n	8001954 <__aeabi_dsub+0x684>
 8001952:	e737      	b.n	80017c4 <__aeabi_dsub+0x4f4>
 8001954:	4653      	mov	r3, sl
 8001956:	08c0      	lsrs	r0, r0, #3
 8001958:	0767      	lsls	r7, r4, #29
 800195a:	4307      	orrs	r7, r0
 800195c:	08e5      	lsrs	r5, r4, #3
 800195e:	2b00      	cmp	r3, #0
 8001960:	d100      	bne.n	8001964 <__aeabi_dsub+0x694>
 8001962:	e5b1      	b.n	80014c8 <__aeabi_dsub+0x1f8>
 8001964:	2380      	movs	r3, #128	@ 0x80
 8001966:	031b      	lsls	r3, r3, #12
 8001968:	421d      	tst	r5, r3
 800196a:	d008      	beq.n	800197e <__aeabi_dsub+0x6ae>
 800196c:	4659      	mov	r1, fp
 800196e:	08c8      	lsrs	r0, r1, #3
 8001970:	4218      	tst	r0, r3
 8001972:	d104      	bne.n	800197e <__aeabi_dsub+0x6ae>
 8001974:	08d2      	lsrs	r2, r2, #3
 8001976:	0749      	lsls	r1, r1, #29
 8001978:	430a      	orrs	r2, r1
 800197a:	0017      	movs	r7, r2
 800197c:	0005      	movs	r5, r0
 800197e:	0f7b      	lsrs	r3, r7, #29
 8001980:	00ff      	lsls	r7, r7, #3
 8001982:	08ff      	lsrs	r7, r7, #3
 8001984:	075b      	lsls	r3, r3, #29
 8001986:	431f      	orrs	r7, r3
 8001988:	e59e      	b.n	80014c8 <__aeabi_dsub+0x1f8>
 800198a:	08c0      	lsrs	r0, r0, #3
 800198c:	0763      	lsls	r3, r4, #29
 800198e:	4318      	orrs	r0, r3
 8001990:	08e5      	lsrs	r5, r4, #3
 8001992:	2900      	cmp	r1, #0
 8001994:	d053      	beq.n	8001a3e <__aeabi_dsub+0x76e>
 8001996:	2380      	movs	r3, #128	@ 0x80
 8001998:	031b      	lsls	r3, r3, #12
 800199a:	421d      	tst	r5, r3
 800199c:	d00a      	beq.n	80019b4 <__aeabi_dsub+0x6e4>
 800199e:	4659      	mov	r1, fp
 80019a0:	08cc      	lsrs	r4, r1, #3
 80019a2:	421c      	tst	r4, r3
 80019a4:	d106      	bne.n	80019b4 <__aeabi_dsub+0x6e4>
 80019a6:	2601      	movs	r6, #1
 80019a8:	4663      	mov	r3, ip
 80019aa:	0025      	movs	r5, r4
 80019ac:	08d0      	lsrs	r0, r2, #3
 80019ae:	0749      	lsls	r1, r1, #29
 80019b0:	4308      	orrs	r0, r1
 80019b2:	401e      	ands	r6, r3
 80019b4:	0f47      	lsrs	r7, r0, #29
 80019b6:	00c0      	lsls	r0, r0, #3
 80019b8:	08c0      	lsrs	r0, r0, #3
 80019ba:	077f      	lsls	r7, r7, #29
 80019bc:	4307      	orrs	r7, r0
 80019be:	e583      	b.n	80014c8 <__aeabi_dsub+0x1f8>
 80019c0:	1883      	adds	r3, r0, r2
 80019c2:	4293      	cmp	r3, r2
 80019c4:	4192      	sbcs	r2, r2
 80019c6:	445c      	add	r4, fp
 80019c8:	4252      	negs	r2, r2
 80019ca:	18a5      	adds	r5, r4, r2
 80019cc:	022a      	lsls	r2, r5, #8
 80019ce:	d500      	bpl.n	80019d2 <__aeabi_dsub+0x702>
 80019d0:	e724      	b.n	800181c <__aeabi_dsub+0x54c>
 80019d2:	076f      	lsls	r7, r5, #29
 80019d4:	08db      	lsrs	r3, r3, #3
 80019d6:	431f      	orrs	r7, r3
 80019d8:	08ed      	lsrs	r5, r5, #3
 80019da:	2301      	movs	r3, #1
 80019dc:	e6d0      	b.n	8001780 <__aeabi_dsub+0x4b0>
 80019de:	46c0      	nop			@ (mov r8, r8)
 80019e0:	000007ff 	.word	0x000007ff
 80019e4:	000007fe 	.word	0x000007fe
 80019e8:	ff7fffff 	.word	0xff7fffff
 80019ec:	465b      	mov	r3, fp
 80019ee:	08d2      	lsrs	r2, r2, #3
 80019f0:	075f      	lsls	r7, r3, #29
 80019f2:	4666      	mov	r6, ip
 80019f4:	4317      	orrs	r7, r2
 80019f6:	08dd      	lsrs	r5, r3, #3
 80019f8:	e566      	b.n	80014c8 <__aeabi_dsub+0x1f8>
 80019fa:	0025      	movs	r5, r4
 80019fc:	3b20      	subs	r3, #32
 80019fe:	40dd      	lsrs	r5, r3
 8001a00:	4663      	mov	r3, ip
 8001a02:	2b20      	cmp	r3, #32
 8001a04:	d005      	beq.n	8001a12 <__aeabi_dsub+0x742>
 8001a06:	2340      	movs	r3, #64	@ 0x40
 8001a08:	4661      	mov	r1, ip
 8001a0a:	1a5b      	subs	r3, r3, r1
 8001a0c:	409c      	lsls	r4, r3
 8001a0e:	4320      	orrs	r0, r4
 8001a10:	4680      	mov	r8, r0
 8001a12:	4647      	mov	r7, r8
 8001a14:	1e7b      	subs	r3, r7, #1
 8001a16:	419f      	sbcs	r7, r3
 8001a18:	432f      	orrs	r7, r5
 8001a1a:	e5a0      	b.n	800155e <__aeabi_dsub+0x28e>
 8001a1c:	2120      	movs	r1, #32
 8001a1e:	2700      	movs	r7, #0
 8001a20:	1a09      	subs	r1, r1, r0
 8001a22:	e4d2      	b.n	80013ca <__aeabi_dsub+0xfa>
 8001a24:	2f00      	cmp	r7, #0
 8001a26:	d100      	bne.n	8001a2a <__aeabi_dsub+0x75a>
 8001a28:	e713      	b.n	8001852 <__aeabi_dsub+0x582>
 8001a2a:	465c      	mov	r4, fp
 8001a2c:	0017      	movs	r7, r2
 8001a2e:	2500      	movs	r5, #0
 8001a30:	e5f6      	b.n	8001620 <__aeabi_dsub+0x350>
 8001a32:	08d7      	lsrs	r7, r2, #3
 8001a34:	0749      	lsls	r1, r1, #29
 8001a36:	2302      	movs	r3, #2
 8001a38:	430f      	orrs	r7, r1
 8001a3a:	092d      	lsrs	r5, r5, #4
 8001a3c:	e6a0      	b.n	8001780 <__aeabi_dsub+0x4b0>
 8001a3e:	0007      	movs	r7, r0
 8001a40:	e542      	b.n	80014c8 <__aeabi_dsub+0x1f8>
 8001a42:	465b      	mov	r3, fp
 8001a44:	2601      	movs	r6, #1
 8001a46:	075f      	lsls	r7, r3, #29
 8001a48:	08dd      	lsrs	r5, r3, #3
 8001a4a:	4663      	mov	r3, ip
 8001a4c:	08d2      	lsrs	r2, r2, #3
 8001a4e:	4317      	orrs	r7, r2
 8001a50:	401e      	ands	r6, r3
 8001a52:	e539      	b.n	80014c8 <__aeabi_dsub+0x1f8>
 8001a54:	465b      	mov	r3, fp
 8001a56:	08d2      	lsrs	r2, r2, #3
 8001a58:	075f      	lsls	r7, r3, #29
 8001a5a:	4317      	orrs	r7, r2
 8001a5c:	08dd      	lsrs	r5, r3, #3
 8001a5e:	e533      	b.n	80014c8 <__aeabi_dsub+0x1f8>
 8001a60:	4a1e      	ldr	r2, [pc, #120]	@ (8001adc <__aeabi_dsub+0x80c>)
 8001a62:	08db      	lsrs	r3, r3, #3
 8001a64:	4022      	ands	r2, r4
 8001a66:	0757      	lsls	r7, r2, #29
 8001a68:	0252      	lsls	r2, r2, #9
 8001a6a:	2501      	movs	r5, #1
 8001a6c:	431f      	orrs	r7, r3
 8001a6e:	0b14      	lsrs	r4, r2, #12
 8001a70:	e5c2      	b.n	80015f8 <__aeabi_dsub+0x328>
 8001a72:	000e      	movs	r6, r1
 8001a74:	2001      	movs	r0, #1
 8001a76:	e65f      	b.n	8001738 <__aeabi_dsub+0x468>
 8001a78:	2b00      	cmp	r3, #0
 8001a7a:	d00d      	beq.n	8001a98 <__aeabi_dsub+0x7c8>
 8001a7c:	464b      	mov	r3, r9
 8001a7e:	1b5b      	subs	r3, r3, r5
 8001a80:	469c      	mov	ip, r3
 8001a82:	2d00      	cmp	r5, #0
 8001a84:	d100      	bne.n	8001a88 <__aeabi_dsub+0x7b8>
 8001a86:	e548      	b.n	800151a <__aeabi_dsub+0x24a>
 8001a88:	2701      	movs	r7, #1
 8001a8a:	2b38      	cmp	r3, #56	@ 0x38
 8001a8c:	dd00      	ble.n	8001a90 <__aeabi_dsub+0x7c0>
 8001a8e:	e566      	b.n	800155e <__aeabi_dsub+0x28e>
 8001a90:	2380      	movs	r3, #128	@ 0x80
 8001a92:	041b      	lsls	r3, r3, #16
 8001a94:	431c      	orrs	r4, r3
 8001a96:	e550      	b.n	800153a <__aeabi_dsub+0x26a>
 8001a98:	1c6b      	adds	r3, r5, #1
 8001a9a:	4d11      	ldr	r5, [pc, #68]	@ (8001ae0 <__aeabi_dsub+0x810>)
 8001a9c:	422b      	tst	r3, r5
 8001a9e:	d000      	beq.n	8001aa2 <__aeabi_dsub+0x7d2>
 8001aa0:	e673      	b.n	800178a <__aeabi_dsub+0x4ba>
 8001aa2:	4659      	mov	r1, fp
 8001aa4:	0023      	movs	r3, r4
 8001aa6:	4311      	orrs	r1, r2
 8001aa8:	468a      	mov	sl, r1
 8001aaa:	4303      	orrs	r3, r0
 8001aac:	e600      	b.n	80016b0 <__aeabi_dsub+0x3e0>
 8001aae:	0767      	lsls	r7, r4, #29
 8001ab0:	08c0      	lsrs	r0, r0, #3
 8001ab2:	2300      	movs	r3, #0
 8001ab4:	4307      	orrs	r7, r0
 8001ab6:	08e5      	lsrs	r5, r4, #3
 8001ab8:	e662      	b.n	8001780 <__aeabi_dsub+0x4b0>
 8001aba:	0764      	lsls	r4, r4, #29
 8001abc:	08ff      	lsrs	r7, r7, #3
 8001abe:	4327      	orrs	r7, r4
 8001ac0:	0905      	lsrs	r5, r0, #4
 8001ac2:	e65d      	b.n	8001780 <__aeabi_dsub+0x4b0>
 8001ac4:	08d2      	lsrs	r2, r2, #3
 8001ac6:	0749      	lsls	r1, r1, #29
 8001ac8:	4311      	orrs	r1, r2
 8001aca:	000f      	movs	r7, r1
 8001acc:	2302      	movs	r3, #2
 8001ace:	092d      	lsrs	r5, r5, #4
 8001ad0:	e656      	b.n	8001780 <__aeabi_dsub+0x4b0>
 8001ad2:	0007      	movs	r7, r0
 8001ad4:	e5a4      	b.n	8001620 <__aeabi_dsub+0x350>
 8001ad6:	0038      	movs	r0, r7
 8001ad8:	e48f      	b.n	80013fa <__aeabi_dsub+0x12a>
 8001ada:	46c0      	nop			@ (mov r8, r8)
 8001adc:	ff7fffff 	.word	0xff7fffff
 8001ae0:	000007fe 	.word	0x000007fe

08001ae4 <__aeabi_d2iz>:
 8001ae4:	000b      	movs	r3, r1
 8001ae6:	0002      	movs	r2, r0
 8001ae8:	b570      	push	{r4, r5, r6, lr}
 8001aea:	4d16      	ldr	r5, [pc, #88]	@ (8001b44 <__aeabi_d2iz+0x60>)
 8001aec:	030c      	lsls	r4, r1, #12
 8001aee:	b082      	sub	sp, #8
 8001af0:	0049      	lsls	r1, r1, #1
 8001af2:	2000      	movs	r0, #0
 8001af4:	9200      	str	r2, [sp, #0]
 8001af6:	9301      	str	r3, [sp, #4]
 8001af8:	0b24      	lsrs	r4, r4, #12
 8001afa:	0d49      	lsrs	r1, r1, #21
 8001afc:	0fde      	lsrs	r6, r3, #31
 8001afe:	42a9      	cmp	r1, r5
 8001b00:	dd04      	ble.n	8001b0c <__aeabi_d2iz+0x28>
 8001b02:	4811      	ldr	r0, [pc, #68]	@ (8001b48 <__aeabi_d2iz+0x64>)
 8001b04:	4281      	cmp	r1, r0
 8001b06:	dd03      	ble.n	8001b10 <__aeabi_d2iz+0x2c>
 8001b08:	4b10      	ldr	r3, [pc, #64]	@ (8001b4c <__aeabi_d2iz+0x68>)
 8001b0a:	18f0      	adds	r0, r6, r3
 8001b0c:	b002      	add	sp, #8
 8001b0e:	bd70      	pop	{r4, r5, r6, pc}
 8001b10:	2080      	movs	r0, #128	@ 0x80
 8001b12:	0340      	lsls	r0, r0, #13
 8001b14:	4320      	orrs	r0, r4
 8001b16:	4c0e      	ldr	r4, [pc, #56]	@ (8001b50 <__aeabi_d2iz+0x6c>)
 8001b18:	1a64      	subs	r4, r4, r1
 8001b1a:	2c1f      	cmp	r4, #31
 8001b1c:	dd08      	ble.n	8001b30 <__aeabi_d2iz+0x4c>
 8001b1e:	4b0d      	ldr	r3, [pc, #52]	@ (8001b54 <__aeabi_d2iz+0x70>)
 8001b20:	1a5b      	subs	r3, r3, r1
 8001b22:	40d8      	lsrs	r0, r3
 8001b24:	0003      	movs	r3, r0
 8001b26:	4258      	negs	r0, r3
 8001b28:	2e00      	cmp	r6, #0
 8001b2a:	d1ef      	bne.n	8001b0c <__aeabi_d2iz+0x28>
 8001b2c:	0018      	movs	r0, r3
 8001b2e:	e7ed      	b.n	8001b0c <__aeabi_d2iz+0x28>
 8001b30:	4b09      	ldr	r3, [pc, #36]	@ (8001b58 <__aeabi_d2iz+0x74>)
 8001b32:	9a00      	ldr	r2, [sp, #0]
 8001b34:	469c      	mov	ip, r3
 8001b36:	0003      	movs	r3, r0
 8001b38:	4461      	add	r1, ip
 8001b3a:	408b      	lsls	r3, r1
 8001b3c:	40e2      	lsrs	r2, r4
 8001b3e:	4313      	orrs	r3, r2
 8001b40:	e7f1      	b.n	8001b26 <__aeabi_d2iz+0x42>
 8001b42:	46c0      	nop			@ (mov r8, r8)
 8001b44:	000003fe 	.word	0x000003fe
 8001b48:	0000041d 	.word	0x0000041d
 8001b4c:	7fffffff 	.word	0x7fffffff
 8001b50:	00000433 	.word	0x00000433
 8001b54:	00000413 	.word	0x00000413
 8001b58:	fffffbed 	.word	0xfffffbed

08001b5c <__aeabi_i2d>:
 8001b5c:	b570      	push	{r4, r5, r6, lr}
 8001b5e:	2800      	cmp	r0, #0
 8001b60:	d016      	beq.n	8001b90 <__aeabi_i2d+0x34>
 8001b62:	17c3      	asrs	r3, r0, #31
 8001b64:	18c5      	adds	r5, r0, r3
 8001b66:	405d      	eors	r5, r3
 8001b68:	0fc4      	lsrs	r4, r0, #31
 8001b6a:	0028      	movs	r0, r5
 8001b6c:	f000 f92c 	bl	8001dc8 <__clzsi2>
 8001b70:	4b10      	ldr	r3, [pc, #64]	@ (8001bb4 <__aeabi_i2d+0x58>)
 8001b72:	1a1b      	subs	r3, r3, r0
 8001b74:	055b      	lsls	r3, r3, #21
 8001b76:	0d5b      	lsrs	r3, r3, #21
 8001b78:	280a      	cmp	r0, #10
 8001b7a:	dc14      	bgt.n	8001ba6 <__aeabi_i2d+0x4a>
 8001b7c:	0002      	movs	r2, r0
 8001b7e:	002e      	movs	r6, r5
 8001b80:	3215      	adds	r2, #21
 8001b82:	4096      	lsls	r6, r2
 8001b84:	220b      	movs	r2, #11
 8001b86:	1a12      	subs	r2, r2, r0
 8001b88:	40d5      	lsrs	r5, r2
 8001b8a:	032d      	lsls	r5, r5, #12
 8001b8c:	0b2d      	lsrs	r5, r5, #12
 8001b8e:	e003      	b.n	8001b98 <__aeabi_i2d+0x3c>
 8001b90:	2400      	movs	r4, #0
 8001b92:	2300      	movs	r3, #0
 8001b94:	2500      	movs	r5, #0
 8001b96:	2600      	movs	r6, #0
 8001b98:	051b      	lsls	r3, r3, #20
 8001b9a:	432b      	orrs	r3, r5
 8001b9c:	07e4      	lsls	r4, r4, #31
 8001b9e:	4323      	orrs	r3, r4
 8001ba0:	0030      	movs	r0, r6
 8001ba2:	0019      	movs	r1, r3
 8001ba4:	bd70      	pop	{r4, r5, r6, pc}
 8001ba6:	380b      	subs	r0, #11
 8001ba8:	4085      	lsls	r5, r0
 8001baa:	032d      	lsls	r5, r5, #12
 8001bac:	2600      	movs	r6, #0
 8001bae:	0b2d      	lsrs	r5, r5, #12
 8001bb0:	e7f2      	b.n	8001b98 <__aeabi_i2d+0x3c>
 8001bb2:	46c0      	nop			@ (mov r8, r8)
 8001bb4:	0000041e 	.word	0x0000041e

08001bb8 <__aeabi_f2d>:
 8001bb8:	b570      	push	{r4, r5, r6, lr}
 8001bba:	0242      	lsls	r2, r0, #9
 8001bbc:	0043      	lsls	r3, r0, #1
 8001bbe:	0fc4      	lsrs	r4, r0, #31
 8001bc0:	20fe      	movs	r0, #254	@ 0xfe
 8001bc2:	0e1b      	lsrs	r3, r3, #24
 8001bc4:	1c59      	adds	r1, r3, #1
 8001bc6:	0a55      	lsrs	r5, r2, #9
 8001bc8:	4208      	tst	r0, r1
 8001bca:	d00c      	beq.n	8001be6 <__aeabi_f2d+0x2e>
 8001bcc:	21e0      	movs	r1, #224	@ 0xe0
 8001bce:	0089      	lsls	r1, r1, #2
 8001bd0:	468c      	mov	ip, r1
 8001bd2:	076d      	lsls	r5, r5, #29
 8001bd4:	0b12      	lsrs	r2, r2, #12
 8001bd6:	4463      	add	r3, ip
 8001bd8:	051b      	lsls	r3, r3, #20
 8001bda:	4313      	orrs	r3, r2
 8001bdc:	07e4      	lsls	r4, r4, #31
 8001bde:	4323      	orrs	r3, r4
 8001be0:	0028      	movs	r0, r5
 8001be2:	0019      	movs	r1, r3
 8001be4:	bd70      	pop	{r4, r5, r6, pc}
 8001be6:	2b00      	cmp	r3, #0
 8001be8:	d114      	bne.n	8001c14 <__aeabi_f2d+0x5c>
 8001bea:	2d00      	cmp	r5, #0
 8001bec:	d01b      	beq.n	8001c26 <__aeabi_f2d+0x6e>
 8001bee:	0028      	movs	r0, r5
 8001bf0:	f000 f8ea 	bl	8001dc8 <__clzsi2>
 8001bf4:	280a      	cmp	r0, #10
 8001bf6:	dc1c      	bgt.n	8001c32 <__aeabi_f2d+0x7a>
 8001bf8:	230b      	movs	r3, #11
 8001bfa:	002a      	movs	r2, r5
 8001bfc:	1a1b      	subs	r3, r3, r0
 8001bfe:	40da      	lsrs	r2, r3
 8001c00:	0003      	movs	r3, r0
 8001c02:	3315      	adds	r3, #21
 8001c04:	409d      	lsls	r5, r3
 8001c06:	4b0e      	ldr	r3, [pc, #56]	@ (8001c40 <__aeabi_f2d+0x88>)
 8001c08:	0312      	lsls	r2, r2, #12
 8001c0a:	1a1b      	subs	r3, r3, r0
 8001c0c:	055b      	lsls	r3, r3, #21
 8001c0e:	0b12      	lsrs	r2, r2, #12
 8001c10:	0d5b      	lsrs	r3, r3, #21
 8001c12:	e7e1      	b.n	8001bd8 <__aeabi_f2d+0x20>
 8001c14:	2d00      	cmp	r5, #0
 8001c16:	d009      	beq.n	8001c2c <__aeabi_f2d+0x74>
 8001c18:	0b13      	lsrs	r3, r2, #12
 8001c1a:	2280      	movs	r2, #128	@ 0x80
 8001c1c:	0312      	lsls	r2, r2, #12
 8001c1e:	431a      	orrs	r2, r3
 8001c20:	076d      	lsls	r5, r5, #29
 8001c22:	4b08      	ldr	r3, [pc, #32]	@ (8001c44 <__aeabi_f2d+0x8c>)
 8001c24:	e7d8      	b.n	8001bd8 <__aeabi_f2d+0x20>
 8001c26:	2300      	movs	r3, #0
 8001c28:	2200      	movs	r2, #0
 8001c2a:	e7d5      	b.n	8001bd8 <__aeabi_f2d+0x20>
 8001c2c:	2200      	movs	r2, #0
 8001c2e:	4b05      	ldr	r3, [pc, #20]	@ (8001c44 <__aeabi_f2d+0x8c>)
 8001c30:	e7d2      	b.n	8001bd8 <__aeabi_f2d+0x20>
 8001c32:	0003      	movs	r3, r0
 8001c34:	002a      	movs	r2, r5
 8001c36:	3b0b      	subs	r3, #11
 8001c38:	409a      	lsls	r2, r3
 8001c3a:	2500      	movs	r5, #0
 8001c3c:	e7e3      	b.n	8001c06 <__aeabi_f2d+0x4e>
 8001c3e:	46c0      	nop			@ (mov r8, r8)
 8001c40:	00000389 	.word	0x00000389
 8001c44:	000007ff 	.word	0x000007ff

08001c48 <__aeabi_d2f>:
 8001c48:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001c4a:	004b      	lsls	r3, r1, #1
 8001c4c:	030f      	lsls	r7, r1, #12
 8001c4e:	0d5b      	lsrs	r3, r3, #21
 8001c50:	4c3a      	ldr	r4, [pc, #232]	@ (8001d3c <__aeabi_d2f+0xf4>)
 8001c52:	0f45      	lsrs	r5, r0, #29
 8001c54:	b083      	sub	sp, #12
 8001c56:	0a7f      	lsrs	r7, r7, #9
 8001c58:	1c5e      	adds	r6, r3, #1
 8001c5a:	432f      	orrs	r7, r5
 8001c5c:	9000      	str	r0, [sp, #0]
 8001c5e:	9101      	str	r1, [sp, #4]
 8001c60:	0fca      	lsrs	r2, r1, #31
 8001c62:	00c5      	lsls	r5, r0, #3
 8001c64:	4226      	tst	r6, r4
 8001c66:	d00b      	beq.n	8001c80 <__aeabi_d2f+0x38>
 8001c68:	4935      	ldr	r1, [pc, #212]	@ (8001d40 <__aeabi_d2f+0xf8>)
 8001c6a:	185c      	adds	r4, r3, r1
 8001c6c:	2cfe      	cmp	r4, #254	@ 0xfe
 8001c6e:	dd13      	ble.n	8001c98 <__aeabi_d2f+0x50>
 8001c70:	20ff      	movs	r0, #255	@ 0xff
 8001c72:	2300      	movs	r3, #0
 8001c74:	05c0      	lsls	r0, r0, #23
 8001c76:	4318      	orrs	r0, r3
 8001c78:	07d2      	lsls	r2, r2, #31
 8001c7a:	4310      	orrs	r0, r2
 8001c7c:	b003      	add	sp, #12
 8001c7e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001c80:	433d      	orrs	r5, r7
 8001c82:	2b00      	cmp	r3, #0
 8001c84:	d101      	bne.n	8001c8a <__aeabi_d2f+0x42>
 8001c86:	2000      	movs	r0, #0
 8001c88:	e7f4      	b.n	8001c74 <__aeabi_d2f+0x2c>
 8001c8a:	2d00      	cmp	r5, #0
 8001c8c:	d0f0      	beq.n	8001c70 <__aeabi_d2f+0x28>
 8001c8e:	2380      	movs	r3, #128	@ 0x80
 8001c90:	03db      	lsls	r3, r3, #15
 8001c92:	20ff      	movs	r0, #255	@ 0xff
 8001c94:	433b      	orrs	r3, r7
 8001c96:	e7ed      	b.n	8001c74 <__aeabi_d2f+0x2c>
 8001c98:	2c00      	cmp	r4, #0
 8001c9a:	dd0c      	ble.n	8001cb6 <__aeabi_d2f+0x6e>
 8001c9c:	9b00      	ldr	r3, [sp, #0]
 8001c9e:	00ff      	lsls	r7, r7, #3
 8001ca0:	019b      	lsls	r3, r3, #6
 8001ca2:	1e58      	subs	r0, r3, #1
 8001ca4:	4183      	sbcs	r3, r0
 8001ca6:	0f69      	lsrs	r1, r5, #29
 8001ca8:	433b      	orrs	r3, r7
 8001caa:	430b      	orrs	r3, r1
 8001cac:	0759      	lsls	r1, r3, #29
 8001cae:	d127      	bne.n	8001d00 <__aeabi_d2f+0xb8>
 8001cb0:	08db      	lsrs	r3, r3, #3
 8001cb2:	b2e0      	uxtb	r0, r4
 8001cb4:	e7de      	b.n	8001c74 <__aeabi_d2f+0x2c>
 8001cb6:	0021      	movs	r1, r4
 8001cb8:	3117      	adds	r1, #23
 8001cba:	db31      	blt.n	8001d20 <__aeabi_d2f+0xd8>
 8001cbc:	2180      	movs	r1, #128	@ 0x80
 8001cbe:	201e      	movs	r0, #30
 8001cc0:	0409      	lsls	r1, r1, #16
 8001cc2:	4339      	orrs	r1, r7
 8001cc4:	1b00      	subs	r0, r0, r4
 8001cc6:	281f      	cmp	r0, #31
 8001cc8:	dd2d      	ble.n	8001d26 <__aeabi_d2f+0xde>
 8001cca:	2602      	movs	r6, #2
 8001ccc:	4276      	negs	r6, r6
 8001cce:	1b34      	subs	r4, r6, r4
 8001cd0:	000e      	movs	r6, r1
 8001cd2:	40e6      	lsrs	r6, r4
 8001cd4:	0034      	movs	r4, r6
 8001cd6:	2820      	cmp	r0, #32
 8001cd8:	d004      	beq.n	8001ce4 <__aeabi_d2f+0x9c>
 8001cda:	481a      	ldr	r0, [pc, #104]	@ (8001d44 <__aeabi_d2f+0xfc>)
 8001cdc:	4684      	mov	ip, r0
 8001cde:	4463      	add	r3, ip
 8001ce0:	4099      	lsls	r1, r3
 8001ce2:	430d      	orrs	r5, r1
 8001ce4:	002b      	movs	r3, r5
 8001ce6:	1e59      	subs	r1, r3, #1
 8001ce8:	418b      	sbcs	r3, r1
 8001cea:	4323      	orrs	r3, r4
 8001cec:	0759      	lsls	r1, r3, #29
 8001cee:	d003      	beq.n	8001cf8 <__aeabi_d2f+0xb0>
 8001cf0:	210f      	movs	r1, #15
 8001cf2:	4019      	ands	r1, r3
 8001cf4:	2904      	cmp	r1, #4
 8001cf6:	d10b      	bne.n	8001d10 <__aeabi_d2f+0xc8>
 8001cf8:	019b      	lsls	r3, r3, #6
 8001cfa:	2000      	movs	r0, #0
 8001cfc:	0a5b      	lsrs	r3, r3, #9
 8001cfe:	e7b9      	b.n	8001c74 <__aeabi_d2f+0x2c>
 8001d00:	210f      	movs	r1, #15
 8001d02:	4019      	ands	r1, r3
 8001d04:	2904      	cmp	r1, #4
 8001d06:	d104      	bne.n	8001d12 <__aeabi_d2f+0xca>
 8001d08:	019b      	lsls	r3, r3, #6
 8001d0a:	0a5b      	lsrs	r3, r3, #9
 8001d0c:	b2e0      	uxtb	r0, r4
 8001d0e:	e7b1      	b.n	8001c74 <__aeabi_d2f+0x2c>
 8001d10:	2400      	movs	r4, #0
 8001d12:	3304      	adds	r3, #4
 8001d14:	0159      	lsls	r1, r3, #5
 8001d16:	d5f7      	bpl.n	8001d08 <__aeabi_d2f+0xc0>
 8001d18:	3401      	adds	r4, #1
 8001d1a:	2300      	movs	r3, #0
 8001d1c:	b2e0      	uxtb	r0, r4
 8001d1e:	e7a9      	b.n	8001c74 <__aeabi_d2f+0x2c>
 8001d20:	2000      	movs	r0, #0
 8001d22:	2300      	movs	r3, #0
 8001d24:	e7a6      	b.n	8001c74 <__aeabi_d2f+0x2c>
 8001d26:	4c08      	ldr	r4, [pc, #32]	@ (8001d48 <__aeabi_d2f+0x100>)
 8001d28:	191c      	adds	r4, r3, r4
 8001d2a:	002b      	movs	r3, r5
 8001d2c:	40a5      	lsls	r5, r4
 8001d2e:	40c3      	lsrs	r3, r0
 8001d30:	40a1      	lsls	r1, r4
 8001d32:	1e68      	subs	r0, r5, #1
 8001d34:	4185      	sbcs	r5, r0
 8001d36:	4329      	orrs	r1, r5
 8001d38:	430b      	orrs	r3, r1
 8001d3a:	e7d7      	b.n	8001cec <__aeabi_d2f+0xa4>
 8001d3c:	000007fe 	.word	0x000007fe
 8001d40:	fffffc80 	.word	0xfffffc80
 8001d44:	fffffca2 	.word	0xfffffca2
 8001d48:	fffffc82 	.word	0xfffffc82

08001d4c <__aeabi_cdrcmple>:
 8001d4c:	4684      	mov	ip, r0
 8001d4e:	0010      	movs	r0, r2
 8001d50:	4662      	mov	r2, ip
 8001d52:	468c      	mov	ip, r1
 8001d54:	0019      	movs	r1, r3
 8001d56:	4663      	mov	r3, ip
 8001d58:	e000      	b.n	8001d5c <__aeabi_cdcmpeq>
 8001d5a:	46c0      	nop			@ (mov r8, r8)

08001d5c <__aeabi_cdcmpeq>:
 8001d5c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8001d5e:	f000 f905 	bl	8001f6c <__ledf2>
 8001d62:	2800      	cmp	r0, #0
 8001d64:	d401      	bmi.n	8001d6a <__aeabi_cdcmpeq+0xe>
 8001d66:	2100      	movs	r1, #0
 8001d68:	42c8      	cmn	r0, r1
 8001d6a:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08001d6c <__aeabi_dcmpeq>:
 8001d6c:	b510      	push	{r4, lr}
 8001d6e:	f000 f849 	bl	8001e04 <__eqdf2>
 8001d72:	4240      	negs	r0, r0
 8001d74:	3001      	adds	r0, #1
 8001d76:	bd10      	pop	{r4, pc}

08001d78 <__aeabi_dcmplt>:
 8001d78:	b510      	push	{r4, lr}
 8001d7a:	f000 f8f7 	bl	8001f6c <__ledf2>
 8001d7e:	2800      	cmp	r0, #0
 8001d80:	db01      	blt.n	8001d86 <__aeabi_dcmplt+0xe>
 8001d82:	2000      	movs	r0, #0
 8001d84:	bd10      	pop	{r4, pc}
 8001d86:	2001      	movs	r0, #1
 8001d88:	bd10      	pop	{r4, pc}
 8001d8a:	46c0      	nop			@ (mov r8, r8)

08001d8c <__aeabi_dcmple>:
 8001d8c:	b510      	push	{r4, lr}
 8001d8e:	f000 f8ed 	bl	8001f6c <__ledf2>
 8001d92:	2800      	cmp	r0, #0
 8001d94:	dd01      	ble.n	8001d9a <__aeabi_dcmple+0xe>
 8001d96:	2000      	movs	r0, #0
 8001d98:	bd10      	pop	{r4, pc}
 8001d9a:	2001      	movs	r0, #1
 8001d9c:	bd10      	pop	{r4, pc}
 8001d9e:	46c0      	nop			@ (mov r8, r8)

08001da0 <__aeabi_dcmpgt>:
 8001da0:	b510      	push	{r4, lr}
 8001da2:	f000 f873 	bl	8001e8c <__gedf2>
 8001da6:	2800      	cmp	r0, #0
 8001da8:	dc01      	bgt.n	8001dae <__aeabi_dcmpgt+0xe>
 8001daa:	2000      	movs	r0, #0
 8001dac:	bd10      	pop	{r4, pc}
 8001dae:	2001      	movs	r0, #1
 8001db0:	bd10      	pop	{r4, pc}
 8001db2:	46c0      	nop			@ (mov r8, r8)

08001db4 <__aeabi_dcmpge>:
 8001db4:	b510      	push	{r4, lr}
 8001db6:	f000 f869 	bl	8001e8c <__gedf2>
 8001dba:	2800      	cmp	r0, #0
 8001dbc:	da01      	bge.n	8001dc2 <__aeabi_dcmpge+0xe>
 8001dbe:	2000      	movs	r0, #0
 8001dc0:	bd10      	pop	{r4, pc}
 8001dc2:	2001      	movs	r0, #1
 8001dc4:	bd10      	pop	{r4, pc}
 8001dc6:	46c0      	nop			@ (mov r8, r8)

08001dc8 <__clzsi2>:
 8001dc8:	211c      	movs	r1, #28
 8001dca:	2301      	movs	r3, #1
 8001dcc:	041b      	lsls	r3, r3, #16
 8001dce:	4298      	cmp	r0, r3
 8001dd0:	d301      	bcc.n	8001dd6 <__clzsi2+0xe>
 8001dd2:	0c00      	lsrs	r0, r0, #16
 8001dd4:	3910      	subs	r1, #16
 8001dd6:	0a1b      	lsrs	r3, r3, #8
 8001dd8:	4298      	cmp	r0, r3
 8001dda:	d301      	bcc.n	8001de0 <__clzsi2+0x18>
 8001ddc:	0a00      	lsrs	r0, r0, #8
 8001dde:	3908      	subs	r1, #8
 8001de0:	091b      	lsrs	r3, r3, #4
 8001de2:	4298      	cmp	r0, r3
 8001de4:	d301      	bcc.n	8001dea <__clzsi2+0x22>
 8001de6:	0900      	lsrs	r0, r0, #4
 8001de8:	3904      	subs	r1, #4
 8001dea:	a202      	add	r2, pc, #8	@ (adr r2, 8001df4 <__clzsi2+0x2c>)
 8001dec:	5c10      	ldrb	r0, [r2, r0]
 8001dee:	1840      	adds	r0, r0, r1
 8001df0:	4770      	bx	lr
 8001df2:	46c0      	nop			@ (mov r8, r8)
 8001df4:	02020304 	.word	0x02020304
 8001df8:	01010101 	.word	0x01010101
	...

08001e04 <__eqdf2>:
 8001e04:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001e06:	4657      	mov	r7, sl
 8001e08:	46de      	mov	lr, fp
 8001e0a:	464e      	mov	r6, r9
 8001e0c:	4645      	mov	r5, r8
 8001e0e:	b5e0      	push	{r5, r6, r7, lr}
 8001e10:	000d      	movs	r5, r1
 8001e12:	0004      	movs	r4, r0
 8001e14:	0fe8      	lsrs	r0, r5, #31
 8001e16:	4683      	mov	fp, r0
 8001e18:	0309      	lsls	r1, r1, #12
 8001e1a:	0fd8      	lsrs	r0, r3, #31
 8001e1c:	0b09      	lsrs	r1, r1, #12
 8001e1e:	4682      	mov	sl, r0
 8001e20:	4819      	ldr	r0, [pc, #100]	@ (8001e88 <__eqdf2+0x84>)
 8001e22:	468c      	mov	ip, r1
 8001e24:	031f      	lsls	r7, r3, #12
 8001e26:	0069      	lsls	r1, r5, #1
 8001e28:	005e      	lsls	r6, r3, #1
 8001e2a:	0d49      	lsrs	r1, r1, #21
 8001e2c:	0b3f      	lsrs	r7, r7, #12
 8001e2e:	0d76      	lsrs	r6, r6, #21
 8001e30:	4281      	cmp	r1, r0
 8001e32:	d018      	beq.n	8001e66 <__eqdf2+0x62>
 8001e34:	4286      	cmp	r6, r0
 8001e36:	d00f      	beq.n	8001e58 <__eqdf2+0x54>
 8001e38:	2001      	movs	r0, #1
 8001e3a:	42b1      	cmp	r1, r6
 8001e3c:	d10d      	bne.n	8001e5a <__eqdf2+0x56>
 8001e3e:	45bc      	cmp	ip, r7
 8001e40:	d10b      	bne.n	8001e5a <__eqdf2+0x56>
 8001e42:	4294      	cmp	r4, r2
 8001e44:	d109      	bne.n	8001e5a <__eqdf2+0x56>
 8001e46:	45d3      	cmp	fp, sl
 8001e48:	d01c      	beq.n	8001e84 <__eqdf2+0x80>
 8001e4a:	2900      	cmp	r1, #0
 8001e4c:	d105      	bne.n	8001e5a <__eqdf2+0x56>
 8001e4e:	4660      	mov	r0, ip
 8001e50:	4320      	orrs	r0, r4
 8001e52:	1e43      	subs	r3, r0, #1
 8001e54:	4198      	sbcs	r0, r3
 8001e56:	e000      	b.n	8001e5a <__eqdf2+0x56>
 8001e58:	2001      	movs	r0, #1
 8001e5a:	bcf0      	pop	{r4, r5, r6, r7}
 8001e5c:	46bb      	mov	fp, r7
 8001e5e:	46b2      	mov	sl, r6
 8001e60:	46a9      	mov	r9, r5
 8001e62:	46a0      	mov	r8, r4
 8001e64:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001e66:	2001      	movs	r0, #1
 8001e68:	428e      	cmp	r6, r1
 8001e6a:	d1f6      	bne.n	8001e5a <__eqdf2+0x56>
 8001e6c:	4661      	mov	r1, ip
 8001e6e:	4339      	orrs	r1, r7
 8001e70:	000f      	movs	r7, r1
 8001e72:	4317      	orrs	r7, r2
 8001e74:	4327      	orrs	r7, r4
 8001e76:	d1f0      	bne.n	8001e5a <__eqdf2+0x56>
 8001e78:	465b      	mov	r3, fp
 8001e7a:	4652      	mov	r2, sl
 8001e7c:	1a98      	subs	r0, r3, r2
 8001e7e:	1e43      	subs	r3, r0, #1
 8001e80:	4198      	sbcs	r0, r3
 8001e82:	e7ea      	b.n	8001e5a <__eqdf2+0x56>
 8001e84:	2000      	movs	r0, #0
 8001e86:	e7e8      	b.n	8001e5a <__eqdf2+0x56>
 8001e88:	000007ff 	.word	0x000007ff

08001e8c <__gedf2>:
 8001e8c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001e8e:	4657      	mov	r7, sl
 8001e90:	464e      	mov	r6, r9
 8001e92:	4645      	mov	r5, r8
 8001e94:	46de      	mov	lr, fp
 8001e96:	b5e0      	push	{r5, r6, r7, lr}
 8001e98:	000d      	movs	r5, r1
 8001e9a:	030e      	lsls	r6, r1, #12
 8001e9c:	0049      	lsls	r1, r1, #1
 8001e9e:	0d49      	lsrs	r1, r1, #21
 8001ea0:	468a      	mov	sl, r1
 8001ea2:	0fdf      	lsrs	r7, r3, #31
 8001ea4:	0fe9      	lsrs	r1, r5, #31
 8001ea6:	46bc      	mov	ip, r7
 8001ea8:	b083      	sub	sp, #12
 8001eaa:	4f2f      	ldr	r7, [pc, #188]	@ (8001f68 <__gedf2+0xdc>)
 8001eac:	0004      	movs	r4, r0
 8001eae:	4680      	mov	r8, r0
 8001eb0:	9101      	str	r1, [sp, #4]
 8001eb2:	0058      	lsls	r0, r3, #1
 8001eb4:	0319      	lsls	r1, r3, #12
 8001eb6:	4691      	mov	r9, r2
 8001eb8:	0b36      	lsrs	r6, r6, #12
 8001eba:	0b09      	lsrs	r1, r1, #12
 8001ebc:	0d40      	lsrs	r0, r0, #21
 8001ebe:	45ba      	cmp	sl, r7
 8001ec0:	d01d      	beq.n	8001efe <__gedf2+0x72>
 8001ec2:	42b8      	cmp	r0, r7
 8001ec4:	d00d      	beq.n	8001ee2 <__gedf2+0x56>
 8001ec6:	4657      	mov	r7, sl
 8001ec8:	2f00      	cmp	r7, #0
 8001eca:	d12a      	bne.n	8001f22 <__gedf2+0x96>
 8001ecc:	4334      	orrs	r4, r6
 8001ece:	2800      	cmp	r0, #0
 8001ed0:	d124      	bne.n	8001f1c <__gedf2+0x90>
 8001ed2:	430a      	orrs	r2, r1
 8001ed4:	d036      	beq.n	8001f44 <__gedf2+0xb8>
 8001ed6:	2c00      	cmp	r4, #0
 8001ed8:	d141      	bne.n	8001f5e <__gedf2+0xd2>
 8001eda:	4663      	mov	r3, ip
 8001edc:	0058      	lsls	r0, r3, #1
 8001ede:	3801      	subs	r0, #1
 8001ee0:	e015      	b.n	8001f0e <__gedf2+0x82>
 8001ee2:	4311      	orrs	r1, r2
 8001ee4:	d138      	bne.n	8001f58 <__gedf2+0xcc>
 8001ee6:	4653      	mov	r3, sl
 8001ee8:	2b00      	cmp	r3, #0
 8001eea:	d101      	bne.n	8001ef0 <__gedf2+0x64>
 8001eec:	4326      	orrs	r6, r4
 8001eee:	d0f4      	beq.n	8001eda <__gedf2+0x4e>
 8001ef0:	9b01      	ldr	r3, [sp, #4]
 8001ef2:	4563      	cmp	r3, ip
 8001ef4:	d107      	bne.n	8001f06 <__gedf2+0x7a>
 8001ef6:	9b01      	ldr	r3, [sp, #4]
 8001ef8:	0058      	lsls	r0, r3, #1
 8001efa:	3801      	subs	r0, #1
 8001efc:	e007      	b.n	8001f0e <__gedf2+0x82>
 8001efe:	4326      	orrs	r6, r4
 8001f00:	d12a      	bne.n	8001f58 <__gedf2+0xcc>
 8001f02:	4550      	cmp	r0, sl
 8001f04:	d021      	beq.n	8001f4a <__gedf2+0xbe>
 8001f06:	2001      	movs	r0, #1
 8001f08:	9b01      	ldr	r3, [sp, #4]
 8001f0a:	425f      	negs	r7, r3
 8001f0c:	4338      	orrs	r0, r7
 8001f0e:	b003      	add	sp, #12
 8001f10:	bcf0      	pop	{r4, r5, r6, r7}
 8001f12:	46bb      	mov	fp, r7
 8001f14:	46b2      	mov	sl, r6
 8001f16:	46a9      	mov	r9, r5
 8001f18:	46a0      	mov	r8, r4
 8001f1a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001f1c:	2c00      	cmp	r4, #0
 8001f1e:	d0dc      	beq.n	8001eda <__gedf2+0x4e>
 8001f20:	e7e6      	b.n	8001ef0 <__gedf2+0x64>
 8001f22:	2800      	cmp	r0, #0
 8001f24:	d0ef      	beq.n	8001f06 <__gedf2+0x7a>
 8001f26:	9b01      	ldr	r3, [sp, #4]
 8001f28:	4563      	cmp	r3, ip
 8001f2a:	d1ec      	bne.n	8001f06 <__gedf2+0x7a>
 8001f2c:	4582      	cmp	sl, r0
 8001f2e:	dcea      	bgt.n	8001f06 <__gedf2+0x7a>
 8001f30:	dbe1      	blt.n	8001ef6 <__gedf2+0x6a>
 8001f32:	428e      	cmp	r6, r1
 8001f34:	d8e7      	bhi.n	8001f06 <__gedf2+0x7a>
 8001f36:	d1de      	bne.n	8001ef6 <__gedf2+0x6a>
 8001f38:	45c8      	cmp	r8, r9
 8001f3a:	d8e4      	bhi.n	8001f06 <__gedf2+0x7a>
 8001f3c:	2000      	movs	r0, #0
 8001f3e:	45c8      	cmp	r8, r9
 8001f40:	d2e5      	bcs.n	8001f0e <__gedf2+0x82>
 8001f42:	e7d8      	b.n	8001ef6 <__gedf2+0x6a>
 8001f44:	2c00      	cmp	r4, #0
 8001f46:	d0e2      	beq.n	8001f0e <__gedf2+0x82>
 8001f48:	e7dd      	b.n	8001f06 <__gedf2+0x7a>
 8001f4a:	4311      	orrs	r1, r2
 8001f4c:	d104      	bne.n	8001f58 <__gedf2+0xcc>
 8001f4e:	9b01      	ldr	r3, [sp, #4]
 8001f50:	4563      	cmp	r3, ip
 8001f52:	d1d8      	bne.n	8001f06 <__gedf2+0x7a>
 8001f54:	2000      	movs	r0, #0
 8001f56:	e7da      	b.n	8001f0e <__gedf2+0x82>
 8001f58:	2002      	movs	r0, #2
 8001f5a:	4240      	negs	r0, r0
 8001f5c:	e7d7      	b.n	8001f0e <__gedf2+0x82>
 8001f5e:	9b01      	ldr	r3, [sp, #4]
 8001f60:	4563      	cmp	r3, ip
 8001f62:	d0e6      	beq.n	8001f32 <__gedf2+0xa6>
 8001f64:	e7cf      	b.n	8001f06 <__gedf2+0x7a>
 8001f66:	46c0      	nop			@ (mov r8, r8)
 8001f68:	000007ff 	.word	0x000007ff

08001f6c <__ledf2>:
 8001f6c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001f6e:	4657      	mov	r7, sl
 8001f70:	464e      	mov	r6, r9
 8001f72:	4645      	mov	r5, r8
 8001f74:	46de      	mov	lr, fp
 8001f76:	b5e0      	push	{r5, r6, r7, lr}
 8001f78:	000d      	movs	r5, r1
 8001f7a:	030e      	lsls	r6, r1, #12
 8001f7c:	0049      	lsls	r1, r1, #1
 8001f7e:	0d49      	lsrs	r1, r1, #21
 8001f80:	468a      	mov	sl, r1
 8001f82:	0fdf      	lsrs	r7, r3, #31
 8001f84:	0fe9      	lsrs	r1, r5, #31
 8001f86:	46bc      	mov	ip, r7
 8001f88:	b083      	sub	sp, #12
 8001f8a:	4f2e      	ldr	r7, [pc, #184]	@ (8002044 <__ledf2+0xd8>)
 8001f8c:	0004      	movs	r4, r0
 8001f8e:	4680      	mov	r8, r0
 8001f90:	9101      	str	r1, [sp, #4]
 8001f92:	0058      	lsls	r0, r3, #1
 8001f94:	0319      	lsls	r1, r3, #12
 8001f96:	4691      	mov	r9, r2
 8001f98:	0b36      	lsrs	r6, r6, #12
 8001f9a:	0b09      	lsrs	r1, r1, #12
 8001f9c:	0d40      	lsrs	r0, r0, #21
 8001f9e:	45ba      	cmp	sl, r7
 8001fa0:	d01e      	beq.n	8001fe0 <__ledf2+0x74>
 8001fa2:	42b8      	cmp	r0, r7
 8001fa4:	d00d      	beq.n	8001fc2 <__ledf2+0x56>
 8001fa6:	4657      	mov	r7, sl
 8001fa8:	2f00      	cmp	r7, #0
 8001faa:	d127      	bne.n	8001ffc <__ledf2+0x90>
 8001fac:	4334      	orrs	r4, r6
 8001fae:	2800      	cmp	r0, #0
 8001fb0:	d133      	bne.n	800201a <__ledf2+0xae>
 8001fb2:	430a      	orrs	r2, r1
 8001fb4:	d034      	beq.n	8002020 <__ledf2+0xb4>
 8001fb6:	2c00      	cmp	r4, #0
 8001fb8:	d140      	bne.n	800203c <__ledf2+0xd0>
 8001fba:	4663      	mov	r3, ip
 8001fbc:	0058      	lsls	r0, r3, #1
 8001fbe:	3801      	subs	r0, #1
 8001fc0:	e015      	b.n	8001fee <__ledf2+0x82>
 8001fc2:	4311      	orrs	r1, r2
 8001fc4:	d112      	bne.n	8001fec <__ledf2+0x80>
 8001fc6:	4653      	mov	r3, sl
 8001fc8:	2b00      	cmp	r3, #0
 8001fca:	d101      	bne.n	8001fd0 <__ledf2+0x64>
 8001fcc:	4326      	orrs	r6, r4
 8001fce:	d0f4      	beq.n	8001fba <__ledf2+0x4e>
 8001fd0:	9b01      	ldr	r3, [sp, #4]
 8001fd2:	4563      	cmp	r3, ip
 8001fd4:	d01d      	beq.n	8002012 <__ledf2+0xa6>
 8001fd6:	2001      	movs	r0, #1
 8001fd8:	9b01      	ldr	r3, [sp, #4]
 8001fda:	425f      	negs	r7, r3
 8001fdc:	4338      	orrs	r0, r7
 8001fde:	e006      	b.n	8001fee <__ledf2+0x82>
 8001fe0:	4326      	orrs	r6, r4
 8001fe2:	d103      	bne.n	8001fec <__ledf2+0x80>
 8001fe4:	4550      	cmp	r0, sl
 8001fe6:	d1f6      	bne.n	8001fd6 <__ledf2+0x6a>
 8001fe8:	4311      	orrs	r1, r2
 8001fea:	d01c      	beq.n	8002026 <__ledf2+0xba>
 8001fec:	2002      	movs	r0, #2
 8001fee:	b003      	add	sp, #12
 8001ff0:	bcf0      	pop	{r4, r5, r6, r7}
 8001ff2:	46bb      	mov	fp, r7
 8001ff4:	46b2      	mov	sl, r6
 8001ff6:	46a9      	mov	r9, r5
 8001ff8:	46a0      	mov	r8, r4
 8001ffa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001ffc:	2800      	cmp	r0, #0
 8001ffe:	d0ea      	beq.n	8001fd6 <__ledf2+0x6a>
 8002000:	9b01      	ldr	r3, [sp, #4]
 8002002:	4563      	cmp	r3, ip
 8002004:	d1e7      	bne.n	8001fd6 <__ledf2+0x6a>
 8002006:	4582      	cmp	sl, r0
 8002008:	dce5      	bgt.n	8001fd6 <__ledf2+0x6a>
 800200a:	db02      	blt.n	8002012 <__ledf2+0xa6>
 800200c:	428e      	cmp	r6, r1
 800200e:	d8e2      	bhi.n	8001fd6 <__ledf2+0x6a>
 8002010:	d00e      	beq.n	8002030 <__ledf2+0xc4>
 8002012:	9b01      	ldr	r3, [sp, #4]
 8002014:	0058      	lsls	r0, r3, #1
 8002016:	3801      	subs	r0, #1
 8002018:	e7e9      	b.n	8001fee <__ledf2+0x82>
 800201a:	2c00      	cmp	r4, #0
 800201c:	d0cd      	beq.n	8001fba <__ledf2+0x4e>
 800201e:	e7d7      	b.n	8001fd0 <__ledf2+0x64>
 8002020:	2c00      	cmp	r4, #0
 8002022:	d0e4      	beq.n	8001fee <__ledf2+0x82>
 8002024:	e7d7      	b.n	8001fd6 <__ledf2+0x6a>
 8002026:	9b01      	ldr	r3, [sp, #4]
 8002028:	2000      	movs	r0, #0
 800202a:	4563      	cmp	r3, ip
 800202c:	d0df      	beq.n	8001fee <__ledf2+0x82>
 800202e:	e7d2      	b.n	8001fd6 <__ledf2+0x6a>
 8002030:	45c8      	cmp	r8, r9
 8002032:	d8d0      	bhi.n	8001fd6 <__ledf2+0x6a>
 8002034:	2000      	movs	r0, #0
 8002036:	45c8      	cmp	r8, r9
 8002038:	d2d9      	bcs.n	8001fee <__ledf2+0x82>
 800203a:	e7ea      	b.n	8002012 <__ledf2+0xa6>
 800203c:	9b01      	ldr	r3, [sp, #4]
 800203e:	4563      	cmp	r3, ip
 8002040:	d0e4      	beq.n	800200c <__ledf2+0xa0>
 8002042:	e7c8      	b.n	8001fd6 <__ledf2+0x6a>
 8002044:	000007ff 	.word	0x000007ff

08002048 <Cell_Motoring_Task>:

unsigned int CellVoltage[15];
float Gain = 0;
int iGain = 0;

void Cell_Motoring_Task(){
 8002048:	b580      	push	{r7, lr}
 800204a:	b082      	sub	sp, #8
 800204c:	af00      	add	r7, sp, #0

	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, GPIO_PIN_RESET);
 800204e:	4b2f      	ldr	r3, [pc, #188]	@ (800210c <Cell_Motoring_Task+0xc4>)
 8002050:	2200      	movs	r2, #0
 8002052:	2140      	movs	r1, #64	@ 0x40
 8002054:	0018      	movs	r0, r3
 8002056:	f002 f871 	bl	800413c <HAL_GPIO_WritePin>
	vTaskDelay(2000);
 800205a:	23fa      	movs	r3, #250	@ 0xfa
 800205c:	00db      	lsls	r3, r3, #3
 800205e:	0018      	movs	r0, r3
 8002060:	f004 ffb0 	bl	8006fc4 <vTaskDelay>
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, GPIO_PIN_SET);
 8002064:	4b29      	ldr	r3, [pc, #164]	@ (800210c <Cell_Motoring_Task+0xc4>)
 8002066:	2201      	movs	r2, #1
 8002068:	2140      	movs	r1, #64	@ 0x40
 800206a:	0018      	movs	r0, r3
 800206c:	f002 f866 	bl	800413c <HAL_GPIO_WritePin>
	vTaskDelay(2000);
 8002070:	23fa      	movs	r3, #250	@ 0xfa
 8002072:	00db      	lsls	r3, r3, #3
 8002074:	0018      	movs	r0, r3
 8002076:	f004 ffa5 	bl	8006fc4 <vTaskDelay>
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, GPIO_PIN_RESET);
 800207a:	4b24      	ldr	r3, [pc, #144]	@ (800210c <Cell_Motoring_Task+0xc4>)
 800207c:	2200      	movs	r2, #0
 800207e:	2140      	movs	r1, #64	@ 0x40
 8002080:	0018      	movs	r0, r3
 8002082:	f002 f85b 	bl	800413c <HAL_GPIO_WritePin>
	vTaskDelay(2000);
 8002086:	23fa      	movs	r3, #250	@ 0xfa
 8002088:	00db      	lsls	r3, r3, #3
 800208a:	0018      	movs	r0, r3
 800208c:	f004 ff9a 	bl	8006fc4 <vTaskDelay>

	HAL_StatusTypeDef init_status = HAL_OK;
 8002090:	1dbb      	adds	r3, r7, #6
 8002092:	2200      	movs	r2, #0
 8002094:	701a      	strb	r2, [r3, #0]
	HAL_StatusTypeDef import_status = HAL_OK;
 8002096:	1dfb      	adds	r3, r7, #7
 8002098:	2200      	movs	r2, #0
 800209a:	701a      	strb	r2, [r3, #0]

	//init_status = TEST_I2C();

	init_status |= InitialisebqMaximo();
 800209c:	f000 f940 	bl	8002320 <InitialisebqMaximo>
 80020a0:	0003      	movs	r3, r0
 80020a2:	0019      	movs	r1, r3
 80020a4:	1dbb      	adds	r3, r7, #6
 80020a6:	1dba      	adds	r2, r7, #6
 80020a8:	7812      	ldrb	r2, [r2, #0]
 80020aa:	430a      	orrs	r2, r1
 80020ac:	701a      	strb	r2, [r3, #0]

	for(;;){

	    if (HAL_I2C_IsDeviceReady(&hi2c2, BQ76940_ADDR, 3, 1000) == HAL_OK)
 80020ae:	23fa      	movs	r3, #250	@ 0xfa
 80020b0:	009b      	lsls	r3, r3, #2
 80020b2:	4817      	ldr	r0, [pc, #92]	@ (8002110 <Cell_Motoring_Task+0xc8>)
 80020b4:	2203      	movs	r2, #3
 80020b6:	2110      	movs	r1, #16
 80020b8:	f002 fb80 	bl	80047bc <HAL_I2C_IsDeviceReady>
 80020bc:	1e03      	subs	r3, r0, #0
 80020be:	d113      	bne.n	80020e8 <Cell_Motoring_Task+0xa0>
	    {

	    	import_status |= UpdateVoltageFromBqMaximo();
 80020c0:	f000 fa36 	bl	8002530 <UpdateVoltageFromBqMaximo>
 80020c4:	0003      	movs	r3, r0
 80020c6:	0019      	movs	r1, r3
 80020c8:	1dfb      	adds	r3, r7, #7
 80020ca:	1dfa      	adds	r2, r7, #7
 80020cc:	7812      	ldrb	r2, [r2, #0]
 80020ce:	430a      	orrs	r2, r1
 80020d0:	701a      	strb	r2, [r3, #0]
	    	//import_status |= UpdateTempertureFromBqMaximo();
			// Red LED
			HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_5);
 80020d2:	4b10      	ldr	r3, [pc, #64]	@ (8002114 <Cell_Motoring_Task+0xcc>)
 80020d4:	2120      	movs	r1, #32
 80020d6:	0018      	movs	r0, r3
 80020d8:	f002 f84d 	bl	8004176 <HAL_GPIO_TogglePin>
			vTaskDelay(1000);
 80020dc:	23fa      	movs	r3, #250	@ 0xfa
 80020de:	009b      	lsls	r3, r3, #2
 80020e0:	0018      	movs	r0, r3
 80020e2:	f004 ff6f 	bl	8006fc4 <vTaskDelay>
 80020e6:	e00c      	b.n	8002102 <Cell_Motoring_Task+0xba>

	    }
		else
		{
			// Yellow LED
			HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_15);
 80020e8:	2380      	movs	r3, #128	@ 0x80
 80020ea:	021a      	lsls	r2, r3, #8
 80020ec:	23a0      	movs	r3, #160	@ 0xa0
 80020ee:	05db      	lsls	r3, r3, #23
 80020f0:	0011      	movs	r1, r2
 80020f2:	0018      	movs	r0, r3
 80020f4:	f002 f83f 	bl	8004176 <HAL_GPIO_TogglePin>
			vTaskDelay(1000);
 80020f8:	23fa      	movs	r3, #250	@ 0xfa
 80020fa:	009b      	lsls	r3, r3, #2
 80020fc:	0018      	movs	r0, r3
 80020fe:	f004 ff61 	bl	8006fc4 <vTaskDelay>
	    }

	    vTaskDelay(100);
 8002102:	2064      	movs	r0, #100	@ 0x64
 8002104:	f004 ff5e 	bl	8006fc4 <vTaskDelay>
	    if (HAL_I2C_IsDeviceReady(&hi2c2, BQ76940_ADDR, 3, 1000) == HAL_OK)
 8002108:	e7d1      	b.n	80020ae <Cell_Motoring_Task+0x66>
 800210a:	46c0      	nop			@ (mov r8, r8)
 800210c:	50000800 	.word	0x50000800
 8002110:	20000170 	.word	0x20000170
 8002114:	50000400 	.word	0x50000400

08002118 <GetADCGainOffset>:




HAL_StatusTypeDef GetADCGainOffset()
{
 8002118:	b580      	push	{r7, lr}
 800211a:	b086      	sub	sp, #24
 800211c:	af04      	add	r7, sp, #16
    HAL_StatusTypeDef WriteStatus = HAL_OK;
 800211e:	1dfb      	adds	r3, r7, #7
 8002120:	2200      	movs	r2, #0
 8002122:	701a      	strb	r2, [r3, #0]

    WriteStatus |= HAL_I2C_Mem_Read(&hi2c2, BQMAXIMO, ADCGAIN1, I2C_MEMADD_SIZE_8BIT, &(Registers.ADCGain1.ADCGain1Byte), 1, HAL_MAX_DELAY);
 8002124:	4820      	ldr	r0, [pc, #128]	@ (80021a8 <GetADCGainOffset+0x90>)
 8002126:	2301      	movs	r3, #1
 8002128:	425b      	negs	r3, r3
 800212a:	9302      	str	r3, [sp, #8]
 800212c:	2301      	movs	r3, #1
 800212e:	9301      	str	r3, [sp, #4]
 8002130:	4b1e      	ldr	r3, [pc, #120]	@ (80021ac <GetADCGainOffset+0x94>)
 8002132:	9300      	str	r3, [sp, #0]
 8002134:	2301      	movs	r3, #1
 8002136:	2250      	movs	r2, #80	@ 0x50
 8002138:	2110      	movs	r1, #16
 800213a:	f002 fa0b 	bl	8004554 <HAL_I2C_Mem_Read>
 800213e:	0003      	movs	r3, r0
 8002140:	0019      	movs	r1, r3
 8002142:	1dfb      	adds	r3, r7, #7
 8002144:	1dfa      	adds	r2, r7, #7
 8002146:	7812      	ldrb	r2, [r2, #0]
 8002148:	430a      	orrs	r2, r1
 800214a:	701a      	strb	r2, [r3, #0]
    WriteStatus |= HAL_I2C_Mem_Read(&hi2c2, BQMAXIMO, ADCGAIN2, I2C_MEMADD_SIZE_8BIT, &(Registers.ADCGain2.ADCGain2Byte), 1, HAL_MAX_DELAY);
 800214c:	4816      	ldr	r0, [pc, #88]	@ (80021a8 <GetADCGainOffset+0x90>)
 800214e:	2301      	movs	r3, #1
 8002150:	425b      	negs	r3, r3
 8002152:	9302      	str	r3, [sp, #8]
 8002154:	2301      	movs	r3, #1
 8002156:	9301      	str	r3, [sp, #4]
 8002158:	4b15      	ldr	r3, [pc, #84]	@ (80021b0 <GetADCGainOffset+0x98>)
 800215a:	9300      	str	r3, [sp, #0]
 800215c:	2301      	movs	r3, #1
 800215e:	2259      	movs	r2, #89	@ 0x59
 8002160:	2110      	movs	r1, #16
 8002162:	f002 f9f7 	bl	8004554 <HAL_I2C_Mem_Read>
 8002166:	0003      	movs	r3, r0
 8002168:	0019      	movs	r1, r3
 800216a:	1dfb      	adds	r3, r7, #7
 800216c:	1dfa      	adds	r2, r7, #7
 800216e:	7812      	ldrb	r2, [r2, #0]
 8002170:	430a      	orrs	r2, r1
 8002172:	701a      	strb	r2, [r3, #0]
    WriteStatus |= HAL_I2C_Mem_Read(&hi2c2, BQMAXIMO, ADCOFFSET, I2C_MEMADD_SIZE_8BIT, &(Registers.ADCOffset), 1, HAL_MAX_DELAY);
 8002174:	480c      	ldr	r0, [pc, #48]	@ (80021a8 <GetADCGainOffset+0x90>)
 8002176:	2301      	movs	r3, #1
 8002178:	425b      	negs	r3, r3
 800217a:	9302      	str	r3, [sp, #8]
 800217c:	2301      	movs	r3, #1
 800217e:	9301      	str	r3, [sp, #4]
 8002180:	4b0c      	ldr	r3, [pc, #48]	@ (80021b4 <GetADCGainOffset+0x9c>)
 8002182:	9300      	str	r3, [sp, #0]
 8002184:	2301      	movs	r3, #1
 8002186:	2251      	movs	r2, #81	@ 0x51
 8002188:	2110      	movs	r1, #16
 800218a:	f002 f9e3 	bl	8004554 <HAL_I2C_Mem_Read>
 800218e:	0003      	movs	r3, r0
 8002190:	0019      	movs	r1, r3
 8002192:	1dfb      	adds	r3, r7, #7
 8002194:	1dfa      	adds	r2, r7, #7
 8002196:	7812      	ldrb	r2, [r2, #0]
 8002198:	430a      	orrs	r2, r1
 800219a:	701a      	strb	r2, [r3, #0]

	return WriteStatus;
 800219c:	1dfb      	adds	r3, r7, #7
 800219e:	781b      	ldrb	r3, [r3, #0]
}
 80021a0:	0018      	movs	r0, r3
 80021a2:	46bd      	mov	sp, r7
 80021a4:	b002      	add	sp, #8
 80021a6:	bd80      	pop	{r7, pc}
 80021a8:	20000170 	.word	0x20000170
 80021ac:	20000060 	.word	0x20000060
 80021b0:	20000062 	.word	0x20000062
 80021b4:	20000061 	.word	0x20000061

080021b8 <ConfigureBqMaximo>:

HAL_StatusTypeDef ConfigureBqMaximo()
{
 80021b8:	b580      	push	{r7, lr}
 80021ba:	b086      	sub	sp, #24
 80021bc:	af04      	add	r7, sp, #16
    HAL_StatusTypeDef ConfigStatus = HAL_OK;
 80021be:	1dfb      	adds	r3, r7, #7
 80021c0:	2200      	movs	r2, #0
 80021c2:	701a      	strb	r2, [r3, #0]
	unsigned char bqMaximoProtectionConfig[5];

	//ConfigStatus = I2CWriteBlock(BQMAXIMO, PROTECT1, &(Registers.Protect1.Protect1Byte), 5);
	ConfigStatus |= HAL_I2C_Mem_Write(&hi2c2, BQ76940_ADDR, PROTECT1, I2C_MEMADD_SIZE_8BIT, &(Registers.Protect1.Protect1Byte), 1, HAL_MAX_DELAY);
 80021c4:	484f      	ldr	r0, [pc, #316]	@ (8002304 <ConfigureBqMaximo+0x14c>)
 80021c6:	2301      	movs	r3, #1
 80021c8:	425b      	negs	r3, r3
 80021ca:	9302      	str	r3, [sp, #8]
 80021cc:	2301      	movs	r3, #1
 80021ce:	9301      	str	r3, [sp, #4]
 80021d0:	4b4d      	ldr	r3, [pc, #308]	@ (8002308 <ConfigureBqMaximo+0x150>)
 80021d2:	9300      	str	r3, [sp, #0]
 80021d4:	2301      	movs	r3, #1
 80021d6:	2206      	movs	r2, #6
 80021d8:	2110      	movs	r1, #16
 80021da:	f002 f88d 	bl	80042f8 <HAL_I2C_Mem_Write>
 80021de:	0003      	movs	r3, r0
 80021e0:	0019      	movs	r1, r3
 80021e2:	1dfb      	adds	r3, r7, #7
 80021e4:	1dfa      	adds	r2, r7, #7
 80021e6:	7812      	ldrb	r2, [r2, #0]
 80021e8:	430a      	orrs	r2, r1
 80021ea:	701a      	strb	r2, [r3, #0]
	ConfigStatus |= HAL_I2C_Mem_Write(&hi2c2, BQ76940_ADDR, PROTECT2, I2C_MEMADD_SIZE_8BIT, &(Registers.Protect2.Protect2Byte), 1, HAL_MAX_DELAY);
 80021ec:	4845      	ldr	r0, [pc, #276]	@ (8002304 <ConfigureBqMaximo+0x14c>)
 80021ee:	2301      	movs	r3, #1
 80021f0:	425b      	negs	r3, r3
 80021f2:	9302      	str	r3, [sp, #8]
 80021f4:	2301      	movs	r3, #1
 80021f6:	9301      	str	r3, [sp, #4]
 80021f8:	4b44      	ldr	r3, [pc, #272]	@ (800230c <ConfigureBqMaximo+0x154>)
 80021fa:	9300      	str	r3, [sp, #0]
 80021fc:	2301      	movs	r3, #1
 80021fe:	2207      	movs	r2, #7
 8002200:	2110      	movs	r1, #16
 8002202:	f002 f879 	bl	80042f8 <HAL_I2C_Mem_Write>
 8002206:	0003      	movs	r3, r0
 8002208:	0019      	movs	r1, r3
 800220a:	1dfb      	adds	r3, r7, #7
 800220c:	1dfa      	adds	r2, r7, #7
 800220e:	7812      	ldrb	r2, [r2, #0]
 8002210:	430a      	orrs	r2, r1
 8002212:	701a      	strb	r2, [r3, #0]
	ConfigStatus |= HAL_I2C_Mem_Write(&hi2c2, BQ76940_ADDR, PROTECT3, I2C_MEMADD_SIZE_8BIT, &(Registers.Protect3.Protect3Byte), 1, HAL_MAX_DELAY);
 8002214:	483b      	ldr	r0, [pc, #236]	@ (8002304 <ConfigureBqMaximo+0x14c>)
 8002216:	2301      	movs	r3, #1
 8002218:	425b      	negs	r3, r3
 800221a:	9302      	str	r3, [sp, #8]
 800221c:	2301      	movs	r3, #1
 800221e:	9301      	str	r3, [sp, #4]
 8002220:	4b3b      	ldr	r3, [pc, #236]	@ (8002310 <ConfigureBqMaximo+0x158>)
 8002222:	9300      	str	r3, [sp, #0]
 8002224:	2301      	movs	r3, #1
 8002226:	2208      	movs	r2, #8
 8002228:	2110      	movs	r1, #16
 800222a:	f002 f865 	bl	80042f8 <HAL_I2C_Mem_Write>
 800222e:	0003      	movs	r3, r0
 8002230:	0019      	movs	r1, r3
 8002232:	1dfb      	adds	r3, r7, #7
 8002234:	1dfa      	adds	r2, r7, #7
 8002236:	7812      	ldrb	r2, [r2, #0]
 8002238:	430a      	orrs	r2, r1
 800223a:	701a      	strb	r2, [r3, #0]
	ConfigStatus |= HAL_I2C_Mem_Write(&hi2c2, BQ76940_ADDR, OV_TRIP, I2C_MEMADD_SIZE_8BIT, &(Registers.OVTrip), 1, HAL_MAX_DELAY);
 800223c:	4831      	ldr	r0, [pc, #196]	@ (8002304 <ConfigureBqMaximo+0x14c>)
 800223e:	2301      	movs	r3, #1
 8002240:	425b      	negs	r3, r3
 8002242:	9302      	str	r3, [sp, #8]
 8002244:	2301      	movs	r3, #1
 8002246:	9301      	str	r3, [sp, #4]
 8002248:	4b32      	ldr	r3, [pc, #200]	@ (8002314 <ConfigureBqMaximo+0x15c>)
 800224a:	9300      	str	r3, [sp, #0]
 800224c:	2301      	movs	r3, #1
 800224e:	2209      	movs	r2, #9
 8002250:	2110      	movs	r1, #16
 8002252:	f002 f851 	bl	80042f8 <HAL_I2C_Mem_Write>
 8002256:	0003      	movs	r3, r0
 8002258:	0019      	movs	r1, r3
 800225a:	1dfb      	adds	r3, r7, #7
 800225c:	1dfa      	adds	r2, r7, #7
 800225e:	7812      	ldrb	r2, [r2, #0]
 8002260:	430a      	orrs	r2, r1
 8002262:	701a      	strb	r2, [r3, #0]
	ConfigStatus |= HAL_I2C_Mem_Write(&hi2c2, BQ76940_ADDR, UV_TRIP, I2C_MEMADD_SIZE_8BIT, &(Registers.UVTrip), 1, HAL_MAX_DELAY);
 8002264:	4827      	ldr	r0, [pc, #156]	@ (8002304 <ConfigureBqMaximo+0x14c>)
 8002266:	2301      	movs	r3, #1
 8002268:	425b      	negs	r3, r3
 800226a:	9302      	str	r3, [sp, #8]
 800226c:	2301      	movs	r3, #1
 800226e:	9301      	str	r3, [sp, #4]
 8002270:	4b29      	ldr	r3, [pc, #164]	@ (8002318 <ConfigureBqMaximo+0x160>)
 8002272:	9300      	str	r3, [sp, #0]
 8002274:	2301      	movs	r3, #1
 8002276:	220a      	movs	r2, #10
 8002278:	2110      	movs	r1, #16
 800227a:	f002 f83d 	bl	80042f8 <HAL_I2C_Mem_Write>
 800227e:	0003      	movs	r3, r0
 8002280:	0019      	movs	r1, r3
 8002282:	1dfb      	adds	r3, r7, #7
 8002284:	1dfa      	adds	r2, r7, #7
 8002286:	7812      	ldrb	r2, [r2, #0]
 8002288:	430a      	orrs	r2, r1
 800228a:	701a      	strb	r2, [r3, #0]

	//ConfigStatus = I2CReadBlock(BQMAXIMO, PROTECT1, bqMaximoProtectionConfig, 5);
	ConfigStatus |= HAL_I2C_Mem_Read(&hi2c2, BQMAXIMO, PROTECT1, I2C_MEMADD_SIZE_8BIT, bqMaximoProtectionConfig, 5, HAL_MAX_DELAY);
 800228c:	481d      	ldr	r0, [pc, #116]	@ (8002304 <ConfigureBqMaximo+0x14c>)
 800228e:	2301      	movs	r3, #1
 8002290:	425b      	negs	r3, r3
 8002292:	9302      	str	r3, [sp, #8]
 8002294:	2305      	movs	r3, #5
 8002296:	9301      	str	r3, [sp, #4]
 8002298:	003b      	movs	r3, r7
 800229a:	9300      	str	r3, [sp, #0]
 800229c:	2301      	movs	r3, #1
 800229e:	2206      	movs	r2, #6
 80022a0:	2110      	movs	r1, #16
 80022a2:	f002 f957 	bl	8004554 <HAL_I2C_Mem_Read>
 80022a6:	0003      	movs	r3, r0
 80022a8:	0019      	movs	r1, r3
 80022aa:	1dfb      	adds	r3, r7, #7
 80022ac:	1dfa      	adds	r2, r7, #7
 80022ae:	7812      	ldrb	r2, [r2, #0]
 80022b0:	430a      	orrs	r2, r1
 80022b2:	701a      	strb	r2, [r3, #0]

	if(bqMaximoProtectionConfig[0] != Registers.Protect1.Protect1Byte
 80022b4:	003b      	movs	r3, r7
 80022b6:	781a      	ldrb	r2, [r3, #0]
 80022b8:	4b18      	ldr	r3, [pc, #96]	@ (800231c <ConfigureBqMaximo+0x164>)
 80022ba:	799b      	ldrb	r3, [r3, #6]
 80022bc:	429a      	cmp	r2, r3
 80022be:	d117      	bne.n	80022f0 <ConfigureBqMaximo+0x138>
			|| bqMaximoProtectionConfig[1] != Registers.Protect2.Protect2Byte
 80022c0:	003b      	movs	r3, r7
 80022c2:	785a      	ldrb	r2, [r3, #1]
 80022c4:	4b15      	ldr	r3, [pc, #84]	@ (800231c <ConfigureBqMaximo+0x164>)
 80022c6:	79db      	ldrb	r3, [r3, #7]
 80022c8:	429a      	cmp	r2, r3
 80022ca:	d111      	bne.n	80022f0 <ConfigureBqMaximo+0x138>
			|| bqMaximoProtectionConfig[2] != Registers.Protect3.Protect3Byte
 80022cc:	003b      	movs	r3, r7
 80022ce:	789a      	ldrb	r2, [r3, #2]
 80022d0:	4b12      	ldr	r3, [pc, #72]	@ (800231c <ConfigureBqMaximo+0x164>)
 80022d2:	7a1b      	ldrb	r3, [r3, #8]
 80022d4:	429a      	cmp	r2, r3
 80022d6:	d10b      	bne.n	80022f0 <ConfigureBqMaximo+0x138>
			|| bqMaximoProtectionConfig[3] != Registers.OVTrip
 80022d8:	003b      	movs	r3, r7
 80022da:	78da      	ldrb	r2, [r3, #3]
 80022dc:	4b0f      	ldr	r3, [pc, #60]	@ (800231c <ConfigureBqMaximo+0x164>)
 80022de:	7a5b      	ldrb	r3, [r3, #9]
 80022e0:	429a      	cmp	r2, r3
 80022e2:	d105      	bne.n	80022f0 <ConfigureBqMaximo+0x138>
			|| bqMaximoProtectionConfig[4] != Registers.UVTrip)
 80022e4:	003b      	movs	r3, r7
 80022e6:	791a      	ldrb	r2, [r3, #4]
 80022e8:	4b0c      	ldr	r3, [pc, #48]	@ (800231c <ConfigureBqMaximo+0x164>)
 80022ea:	7a9b      	ldrb	r3, [r3, #10]
 80022ec:	429a      	cmp	r2, r3
 80022ee:	d002      	beq.n	80022f6 <ConfigureBqMaximo+0x13e>
	{
		ConfigStatus = HAL_ERROR;
 80022f0:	1dfb      	adds	r3, r7, #7
 80022f2:	2201      	movs	r2, #1
 80022f4:	701a      	strb	r2, [r3, #0]
	}

	return ConfigStatus;
 80022f6:	1dfb      	adds	r3, r7, #7
 80022f8:	781b      	ldrb	r3, [r3, #0]
}
 80022fa:	0018      	movs	r0, r3
 80022fc:	46bd      	mov	sp, r7
 80022fe:	b002      	add	sp, #8
 8002300:	bd80      	pop	{r7, pc}
 8002302:	46c0      	nop			@ (mov r8, r8)
 8002304:	20000170 	.word	0x20000170
 8002308:	20000032 	.word	0x20000032
 800230c:	20000033 	.word	0x20000033
 8002310:	20000034 	.word	0x20000034
 8002314:	20000035 	.word	0x20000035
 8002318:	20000036 	.word	0x20000036
 800231c:	2000002c 	.word	0x2000002c

08002320 <InitialisebqMaximo>:

HAL_StatusTypeDef InitialisebqMaximo()
{
 8002320:	b580      	push	{r7, lr}
 8002322:	b082      	sub	sp, #8
 8002324:	af00      	add	r7, sp, #0
    HAL_StatusTypeDef WriteStatus = HAL_OK;
 8002326:	1dfb      	adds	r3, r7, #7
 8002328:	2200      	movs	r2, #0
 800232a:	701a      	strb	r2, [r3, #0]

	Registers.Protect1.Protect1Bit.SCD_DELAY = SCDDelay;
 800232c:	2301      	movs	r3, #1
 800232e:	1c1a      	adds	r2, r3, #0
 8002330:	2303      	movs	r3, #3
 8002332:	4013      	ands	r3, r2
 8002334:	b2da      	uxtb	r2, r3
 8002336:	4b75      	ldr	r3, [pc, #468]	@ (800250c <InitialisebqMaximo+0x1ec>)
 8002338:	2103      	movs	r1, #3
 800233a:	400a      	ands	r2, r1
 800233c:	00d0      	lsls	r0, r2, #3
 800233e:	799a      	ldrb	r2, [r3, #6]
 8002340:	2118      	movs	r1, #24
 8002342:	438a      	bics	r2, r1
 8002344:	1c11      	adds	r1, r2, #0
 8002346:	1c02      	adds	r2, r0, #0
 8002348:	430a      	orrs	r2, r1
 800234a:	719a      	strb	r2, [r3, #6]
	Registers.Protect1.Protect1Bit.SCD_THRESH = SCDThresh;
 800234c:	2302      	movs	r3, #2
 800234e:	1c1a      	adds	r2, r3, #0
 8002350:	2307      	movs	r3, #7
 8002352:	4013      	ands	r3, r2
 8002354:	b2da      	uxtb	r2, r3
 8002356:	4b6d      	ldr	r3, [pc, #436]	@ (800250c <InitialisebqMaximo+0x1ec>)
 8002358:	2107      	movs	r1, #7
 800235a:	400a      	ands	r2, r1
 800235c:	0010      	movs	r0, r2
 800235e:	799a      	ldrb	r2, [r3, #6]
 8002360:	2107      	movs	r1, #7
 8002362:	438a      	bics	r2, r1
 8002364:	1c11      	adds	r1, r2, #0
 8002366:	1c02      	adds	r2, r0, #0
 8002368:	430a      	orrs	r2, r1
 800236a:	719a      	strb	r2, [r3, #6]
	Registers.Protect2.Protect2Bit.OCD_DELAY = OCDDelay;
 800236c:	2305      	movs	r3, #5
 800236e:	1c1a      	adds	r2, r3, #0
 8002370:	2307      	movs	r3, #7
 8002372:	4013      	ands	r3, r2
 8002374:	b2da      	uxtb	r2, r3
 8002376:	4b65      	ldr	r3, [pc, #404]	@ (800250c <InitialisebqMaximo+0x1ec>)
 8002378:	2107      	movs	r1, #7
 800237a:	400a      	ands	r2, r1
 800237c:	0110      	lsls	r0, r2, #4
 800237e:	79da      	ldrb	r2, [r3, #7]
 8002380:	2170      	movs	r1, #112	@ 0x70
 8002382:	438a      	bics	r2, r1
 8002384:	1c11      	adds	r1, r2, #0
 8002386:	1c02      	adds	r2, r0, #0
 8002388:	430a      	orrs	r2, r1
 800238a:	71da      	strb	r2, [r3, #7]
	Registers.Protect2.Protect2Bit.OCD_THRESH = OCDThresh;
 800238c:	2301      	movs	r3, #1
 800238e:	1c1a      	adds	r2, r3, #0
 8002390:	230f      	movs	r3, #15
 8002392:	4013      	ands	r3, r2
 8002394:	b2da      	uxtb	r2, r3
 8002396:	4b5d      	ldr	r3, [pc, #372]	@ (800250c <InitialisebqMaximo+0x1ec>)
 8002398:	210f      	movs	r1, #15
 800239a:	400a      	ands	r2, r1
 800239c:	0010      	movs	r0, r2
 800239e:	79da      	ldrb	r2, [r3, #7]
 80023a0:	210f      	movs	r1, #15
 80023a2:	438a      	bics	r2, r1
 80023a4:	1c11      	adds	r1, r2, #0
 80023a6:	1c02      	adds	r2, r0, #0
 80023a8:	430a      	orrs	r2, r1
 80023aa:	71da      	strb	r2, [r3, #7]
	Registers.Protect3.Protect3Bit.OV_DELAY = OVDelay;
 80023ac:	2301      	movs	r3, #1
 80023ae:	1c1a      	adds	r2, r3, #0
 80023b0:	2303      	movs	r3, #3
 80023b2:	4013      	ands	r3, r2
 80023b4:	b2da      	uxtb	r2, r3
 80023b6:	4b55      	ldr	r3, [pc, #340]	@ (800250c <InitialisebqMaximo+0x1ec>)
 80023b8:	2103      	movs	r1, #3
 80023ba:	400a      	ands	r2, r1
 80023bc:	0110      	lsls	r0, r2, #4
 80023be:	7a1a      	ldrb	r2, [r3, #8]
 80023c0:	2130      	movs	r1, #48	@ 0x30
 80023c2:	438a      	bics	r2, r1
 80023c4:	1c11      	adds	r1, r2, #0
 80023c6:	1c02      	adds	r2, r0, #0
 80023c8:	430a      	orrs	r2, r1
 80023ca:	721a      	strb	r2, [r3, #8]
	Registers.Protect3.Protect3Bit.UV_DELAY = UVDelay;
 80023cc:	2302      	movs	r3, #2
 80023ce:	1c1a      	adds	r2, r3, #0
 80023d0:	2303      	movs	r3, #3
 80023d2:	4013      	ands	r3, r2
 80023d4:	b2da      	uxtb	r2, r3
 80023d6:	4b4d      	ldr	r3, [pc, #308]	@ (800250c <InitialisebqMaximo+0x1ec>)
 80023d8:	0190      	lsls	r0, r2, #6
 80023da:	7a1a      	ldrb	r2, [r3, #8]
 80023dc:	213f      	movs	r1, #63	@ 0x3f
 80023de:	400a      	ands	r2, r1
 80023e0:	1c11      	adds	r1, r2, #0
 80023e2:	1c02      	adds	r2, r0, #0
 80023e4:	430a      	orrs	r2, r1
 80023e6:	721a      	strb	r2, [r3, #8]

	WriteStatus |= GetADCGainOffset();
 80023e8:	f7ff fe96 	bl	8002118 <GetADCGainOffset>
 80023ec:	0003      	movs	r3, r0
 80023ee:	0019      	movs	r1, r3
 80023f0:	1dfb      	adds	r3, r7, #7
 80023f2:	1dfa      	adds	r2, r7, #7
 80023f4:	7812      	ldrb	r2, [r2, #0]
 80023f6:	430a      	orrs	r2, r1
 80023f8:	701a      	strb	r2, [r3, #0]

	Gain = (365 + ((Registers.ADCGain1.ADCGain1Byte & 0x0C) << 1) + ((Registers.ADCGain2.ADCGain2Byte & 0xE0)>> 5)) / 1000.0;
 80023fa:	4b44      	ldr	r3, [pc, #272]	@ (800250c <InitialisebqMaximo+0x1ec>)
 80023fc:	2234      	movs	r2, #52	@ 0x34
 80023fe:	5c9b      	ldrb	r3, [r3, r2]
 8002400:	005b      	lsls	r3, r3, #1
 8002402:	2218      	movs	r2, #24
 8002404:	4013      	ands	r3, r2
 8002406:	336e      	adds	r3, #110	@ 0x6e
 8002408:	33ff      	adds	r3, #255	@ 0xff
 800240a:	4a40      	ldr	r2, [pc, #256]	@ (800250c <InitialisebqMaximo+0x1ec>)
 800240c:	2136      	movs	r1, #54	@ 0x36
 800240e:	5c52      	ldrb	r2, [r2, r1]
 8002410:	0952      	lsrs	r2, r2, #5
 8002412:	b2d2      	uxtb	r2, r2
 8002414:	189b      	adds	r3, r3, r2
 8002416:	0018      	movs	r0, r3
 8002418:	f7ff fba0 	bl	8001b5c <__aeabi_i2d>
 800241c:	2200      	movs	r2, #0
 800241e:	4b3c      	ldr	r3, [pc, #240]	@ (8002510 <InitialisebqMaximo+0x1f0>)
 8002420:	f7fe fc3e 	bl	8000ca0 <__aeabi_ddiv>
 8002424:	0002      	movs	r2, r0
 8002426:	000b      	movs	r3, r1
 8002428:	0010      	movs	r0, r2
 800242a:	0019      	movs	r1, r3
 800242c:	f7ff fc0c 	bl	8001c48 <__aeabi_d2f>
 8002430:	1c02      	adds	r2, r0, #0
 8002432:	4b38      	ldr	r3, [pc, #224]	@ (8002514 <InitialisebqMaximo+0x1f4>)
 8002434:	601a      	str	r2, [r3, #0]
	iGain = 365 + ((Registers.ADCGain1.ADCGain1Byte & 0x0C) << 1) + ((Registers.ADCGain2.ADCGain2Byte & 0xE0)>> 5);
 8002436:	4b35      	ldr	r3, [pc, #212]	@ (800250c <InitialisebqMaximo+0x1ec>)
 8002438:	2234      	movs	r2, #52	@ 0x34
 800243a:	5c9b      	ldrb	r3, [r3, r2]
 800243c:	005b      	lsls	r3, r3, #1
 800243e:	2218      	movs	r2, #24
 8002440:	4013      	ands	r3, r2
 8002442:	336e      	adds	r3, #110	@ 0x6e
 8002444:	33ff      	adds	r3, #255	@ 0xff
 8002446:	4a31      	ldr	r2, [pc, #196]	@ (800250c <InitialisebqMaximo+0x1ec>)
 8002448:	2136      	movs	r1, #54	@ 0x36
 800244a:	5c52      	ldrb	r2, [r2, r1]
 800244c:	0952      	lsrs	r2, r2, #5
 800244e:	b2d2      	uxtb	r2, r2
 8002450:	189a      	adds	r2, r3, r2
 8002452:	4b31      	ldr	r3, [pc, #196]	@ (8002518 <InitialisebqMaximo+0x1f8>)
 8002454:	601a      	str	r2, [r3, #0]

    Registers.OVTrip = (unsigned char)((((unsigned short)((OVPThreshold - Registers.ADCOffset)/Gain + 0.5) - OV_THRESH_BASE) >> 4) & 0xFF);
 8002456:	4a31      	ldr	r2, [pc, #196]	@ (800251c <InitialisebqMaximo+0x1fc>)
 8002458:	4b2c      	ldr	r3, [pc, #176]	@ (800250c <InitialisebqMaximo+0x1ec>)
 800245a:	2135      	movs	r1, #53	@ 0x35
 800245c:	5c5b      	ldrb	r3, [r3, r1]
 800245e:	1ad3      	subs	r3, r2, r3
 8002460:	0018      	movs	r0, r3
 8002462:	f7fe f811 	bl	8000488 <__aeabi_ui2f>
 8002466:	1c02      	adds	r2, r0, #0
 8002468:	4b2a      	ldr	r3, [pc, #168]	@ (8002514 <InitialisebqMaximo+0x1f4>)
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	1c19      	adds	r1, r3, #0
 800246e:	1c10      	adds	r0, r2, #0
 8002470:	f7fd fef4 	bl	800025c <__aeabi_fdiv>
 8002474:	1c03      	adds	r3, r0, #0
 8002476:	1c18      	adds	r0, r3, #0
 8002478:	f7ff fb9e 	bl	8001bb8 <__aeabi_f2d>
 800247c:	2200      	movs	r2, #0
 800247e:	4b28      	ldr	r3, [pc, #160]	@ (8002520 <InitialisebqMaximo+0x200>)
 8002480:	f7fe f848 	bl	8000514 <__aeabi_dadd>
 8002484:	0002      	movs	r2, r0
 8002486:	000b      	movs	r3, r1
 8002488:	0010      	movs	r0, r2
 800248a:	0019      	movs	r1, r3
 800248c:	f7fd fec8 	bl	8000220 <__aeabi_d2uiz>
 8002490:	0003      	movs	r3, r0
 8002492:	b29b      	uxth	r3, r3
 8002494:	4a23      	ldr	r2, [pc, #140]	@ (8002524 <InitialisebqMaximo+0x204>)
 8002496:	4694      	mov	ip, r2
 8002498:	4463      	add	r3, ip
 800249a:	111b      	asrs	r3, r3, #4
 800249c:	b2da      	uxtb	r2, r3
 800249e:	4b1b      	ldr	r3, [pc, #108]	@ (800250c <InitialisebqMaximo+0x1ec>)
 80024a0:	725a      	strb	r2, [r3, #9]
    Registers.UVTrip = (unsigned char)((((unsigned short)((UVPThreshold - Registers.ADCOffset)/Gain + 0.5) - UV_THRESH_BASE) >> 4) & 0xFF);
 80024a2:	4a21      	ldr	r2, [pc, #132]	@ (8002528 <InitialisebqMaximo+0x208>)
 80024a4:	4b19      	ldr	r3, [pc, #100]	@ (800250c <InitialisebqMaximo+0x1ec>)
 80024a6:	2135      	movs	r1, #53	@ 0x35
 80024a8:	5c5b      	ldrb	r3, [r3, r1]
 80024aa:	1ad3      	subs	r3, r2, r3
 80024ac:	0018      	movs	r0, r3
 80024ae:	f7fd ffeb 	bl	8000488 <__aeabi_ui2f>
 80024b2:	1c02      	adds	r2, r0, #0
 80024b4:	4b17      	ldr	r3, [pc, #92]	@ (8002514 <InitialisebqMaximo+0x1f4>)
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	1c19      	adds	r1, r3, #0
 80024ba:	1c10      	adds	r0, r2, #0
 80024bc:	f7fd fece 	bl	800025c <__aeabi_fdiv>
 80024c0:	1c03      	adds	r3, r0, #0
 80024c2:	1c18      	adds	r0, r3, #0
 80024c4:	f7ff fb78 	bl	8001bb8 <__aeabi_f2d>
 80024c8:	2200      	movs	r2, #0
 80024ca:	4b15      	ldr	r3, [pc, #84]	@ (8002520 <InitialisebqMaximo+0x200>)
 80024cc:	f7fe f822 	bl	8000514 <__aeabi_dadd>
 80024d0:	0002      	movs	r2, r0
 80024d2:	000b      	movs	r3, r1
 80024d4:	0010      	movs	r0, r2
 80024d6:	0019      	movs	r1, r3
 80024d8:	f7fd fea2 	bl	8000220 <__aeabi_d2uiz>
 80024dc:	0003      	movs	r3, r0
 80024de:	b29b      	uxth	r3, r3
 80024e0:	4a12      	ldr	r2, [pc, #72]	@ (800252c <InitialisebqMaximo+0x20c>)
 80024e2:	4694      	mov	ip, r2
 80024e4:	4463      	add	r3, ip
 80024e6:	111b      	asrs	r3, r3, #4
 80024e8:	b2da      	uxtb	r2, r3
 80024ea:	4b08      	ldr	r3, [pc, #32]	@ (800250c <InitialisebqMaximo+0x1ec>)
 80024ec:	729a      	strb	r2, [r3, #10]

    WriteStatus |= ConfigureBqMaximo();
 80024ee:	f7ff fe63 	bl	80021b8 <ConfigureBqMaximo>
 80024f2:	0003      	movs	r3, r0
 80024f4:	0019      	movs	r1, r3
 80024f6:	1dfb      	adds	r3, r7, #7
 80024f8:	1dfa      	adds	r2, r7, #7
 80024fa:	7812      	ldrb	r2, [r2, #0]
 80024fc:	430a      	orrs	r2, r1
 80024fe:	701a      	strb	r2, [r3, #0]

    return WriteStatus;
 8002500:	1dfb      	adds	r3, r7, #7
 8002502:	781b      	ldrb	r3, [r3, #0]
}
 8002504:	0018      	movs	r0, r3
 8002506:	46bd      	mov	sp, r7
 8002508:	b002      	add	sp, #8
 800250a:	bd80      	pop	{r7, pc}
 800250c:	2000002c 	.word	0x2000002c
 8002510:	408f4000 	.word	0x408f4000
 8002514:	200000a0 	.word	0x200000a0
 8002518:	200000a4 	.word	0x200000a4
 800251c:	000010cc 	.word	0x000010cc
 8002520:	3fe00000 	.word	0x3fe00000
 8002524:	ffffdff8 	.word	0xffffdff8
 8002528:	000009c4 	.word	0x000009c4
 800252c:	fffff000 	.word	0xfffff000

08002530 <UpdateVoltageFromBqMaximo>:

HAL_StatusTypeDef UpdateVoltageFromBqMaximo()
{
 8002530:	b590      	push	{r4, r7, lr}
 8002532:	b08b      	sub	sp, #44	@ 0x2c
 8002534:	af04      	add	r7, sp, #16
    HAL_StatusTypeDef ReadStatus = HAL_OK;
 8002536:	240f      	movs	r4, #15
 8002538:	193b      	adds	r3, r7, r4
 800253a:	2200      	movs	r2, #0
 800253c:	701a      	strb	r2, [r3, #0]
	int i = 0;
 800253e:	2300      	movs	r3, #0
 8002540:	617b      	str	r3, [r7, #20]
	unsigned char *pRawADCData = NULL;
 8002542:	2300      	movs	r3, #0
 8002544:	613b      	str	r3, [r7, #16]
	unsigned int iTemp = 0;
 8002546:	2300      	movs	r3, #0
 8002548:	60bb      	str	r3, [r7, #8]
	unsigned long lTemp = 0;
 800254a:	2300      	movs	r3, #0
 800254c:	607b      	str	r3, [r7, #4]

	ReadStatus |= HAL_I2C_Mem_Read(&hi2c2, BQ76940_ADDR, VC1_HI_BYTE, 1, &(Registers.VCell1.VCell1Byte.VC1_HI), 33, HAL_MAX_DELAY);
 800254e:	4824      	ldr	r0, [pc, #144]	@ (80025e0 <UpdateVoltageFromBqMaximo+0xb0>)
 8002550:	2301      	movs	r3, #1
 8002552:	425b      	negs	r3, r3
 8002554:	9302      	str	r3, [sp, #8]
 8002556:	2321      	movs	r3, #33	@ 0x21
 8002558:	9301      	str	r3, [sp, #4]
 800255a:	4b22      	ldr	r3, [pc, #136]	@ (80025e4 <UpdateVoltageFromBqMaximo+0xb4>)
 800255c:	9300      	str	r3, [sp, #0]
 800255e:	2301      	movs	r3, #1
 8002560:	220c      	movs	r2, #12
 8002562:	2110      	movs	r1, #16
 8002564:	f001 fff6 	bl	8004554 <HAL_I2C_Mem_Read>
 8002568:	0003      	movs	r3, r0
 800256a:	0019      	movs	r1, r3
 800256c:	193b      	adds	r3, r7, r4
 800256e:	193a      	adds	r2, r7, r4
 8002570:	7812      	ldrb	r2, [r2, #0]
 8002572:	430a      	orrs	r2, r1
 8002574:	701a      	strb	r2, [r3, #0]

	pRawADCData = &Registers.VCell1.VCell1Byte.VC1_HI;
 8002576:	4b1b      	ldr	r3, [pc, #108]	@ (80025e4 <UpdateVoltageFromBqMaximo+0xb4>)
 8002578:	613b      	str	r3, [r7, #16]
	for (i = 0; i < 15; i++)
 800257a:	2300      	movs	r3, #0
 800257c:	617b      	str	r3, [r7, #20]
 800257e:	e025      	b.n	80025cc <UpdateVoltageFromBqMaximo+0x9c>
	{
		iTemp = (unsigned int)(*pRawADCData << 8) + *(pRawADCData + 1);
 8002580:	693b      	ldr	r3, [r7, #16]
 8002582:	781b      	ldrb	r3, [r3, #0]
 8002584:	021b      	lsls	r3, r3, #8
 8002586:	693a      	ldr	r2, [r7, #16]
 8002588:	3201      	adds	r2, #1
 800258a:	7812      	ldrb	r2, [r2, #0]
 800258c:	189b      	adds	r3, r3, r2
 800258e:	60bb      	str	r3, [r7, #8]
		lTemp = ((unsigned long)iTemp * iGain)/1000;
 8002590:	4b15      	ldr	r3, [pc, #84]	@ (80025e8 <UpdateVoltageFromBqMaximo+0xb8>)
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	001a      	movs	r2, r3
 8002596:	68bb      	ldr	r3, [r7, #8]
 8002598:	4353      	muls	r3, r2
 800259a:	22fa      	movs	r2, #250	@ 0xfa
 800259c:	0091      	lsls	r1, r2, #2
 800259e:	0018      	movs	r0, r3
 80025a0:	f7fd fdb2 	bl	8000108 <__udivsi3>
 80025a4:	0003      	movs	r3, r0
 80025a6:	607b      	str	r3, [r7, #4]
		lTemp += Registers.ADCOffset;
 80025a8:	4b10      	ldr	r3, [pc, #64]	@ (80025ec <UpdateVoltageFromBqMaximo+0xbc>)
 80025aa:	2235      	movs	r2, #53	@ 0x35
 80025ac:	5c9b      	ldrb	r3, [r3, r2]
 80025ae:	001a      	movs	r2, r3
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	189b      	adds	r3, r3, r2
 80025b4:	607b      	str	r3, [r7, #4]
		CellVoltage[i] = lTemp;
 80025b6:	4b0e      	ldr	r3, [pc, #56]	@ (80025f0 <UpdateVoltageFromBqMaximo+0xc0>)
 80025b8:	697a      	ldr	r2, [r7, #20]
 80025ba:	0092      	lsls	r2, r2, #2
 80025bc:	6879      	ldr	r1, [r7, #4]
 80025be:	50d1      	str	r1, [r2, r3]
		pRawADCData += 2;
 80025c0:	693b      	ldr	r3, [r7, #16]
 80025c2:	3302      	adds	r3, #2
 80025c4:	613b      	str	r3, [r7, #16]
	for (i = 0; i < 15; i++)
 80025c6:	697b      	ldr	r3, [r7, #20]
 80025c8:	3301      	adds	r3, #1
 80025ca:	617b      	str	r3, [r7, #20]
 80025cc:	697b      	ldr	r3, [r7, #20]
 80025ce:	2b0e      	cmp	r3, #14
 80025d0:	ddd6      	ble.n	8002580 <UpdateVoltageFromBqMaximo+0x50>
	}

	return ReadStatus;
 80025d2:	230f      	movs	r3, #15
 80025d4:	18fb      	adds	r3, r7, r3
 80025d6:	781b      	ldrb	r3, [r3, #0]
}
 80025d8:	0018      	movs	r0, r3
 80025da:	46bd      	mov	sp, r7
 80025dc:	b007      	add	sp, #28
 80025de:	bd90      	pop	{r4, r7, pc}
 80025e0:	20000170 	.word	0x20000170
 80025e4:	20000038 	.word	0x20000038
 80025e8:	200000a4 	.word	0x200000a4
 80025ec:	2000002c 	.word	0x2000002c
 80025f0:	20000064 	.word	0x20000064

080025f4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80025f4:	b580      	push	{r7, lr}
 80025f6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80025f8:	f000 fc94 	bl	8002f24 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80025fc:	f000 f82e 	bl	800265c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002600:	f000 f9a6 	bl	8002950 <MX_GPIO_Init>
  MX_ADC1_Init();
 8002604:	f000 f872 	bl	80026ec <MX_ADC1_Init>
  MX_FDCAN2_Init();
 8002608:	f000 f8da 	bl	80027c0 <MX_FDCAN2_Init>
  MX_I2C3_Init();
 800260c:	f000 f960 	bl	80028d0 <MX_I2C3_Init>
  MX_I2C2_Init();
 8002610:	f000 f91e 	bl	8002850 <MX_I2C2_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8002614:	f003 fd42 	bl	800609c <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8002618:	4a0a      	ldr	r2, [pc, #40]	@ (8002644 <main+0x50>)
 800261a:	4b0b      	ldr	r3, [pc, #44]	@ (8002648 <main+0x54>)
 800261c:	2100      	movs	r1, #0
 800261e:	0018      	movs	r0, r3
 8002620:	f003 fd84 	bl	800612c <osThreadNew>
 8002624:	0002      	movs	r2, r0
 8002626:	4b09      	ldr	r3, [pc, #36]	@ (800264c <main+0x58>)
 8002628:	601a      	str	r2, [r3, #0]

  /* creation of BatteryManager */
  BatteryManagerHandle = osThreadNew(Cell_Motoring_Task, NULL, &BatteryManager_attributes);
 800262a:	4a09      	ldr	r2, [pc, #36]	@ (8002650 <main+0x5c>)
 800262c:	4b09      	ldr	r3, [pc, #36]	@ (8002654 <main+0x60>)
 800262e:	2100      	movs	r1, #0
 8002630:	0018      	movs	r0, r3
 8002632:	f003 fd7b 	bl	800612c <osThreadNew>
 8002636:	0002      	movs	r2, r0
 8002638:	4b07      	ldr	r3, [pc, #28]	@ (8002658 <main+0x64>)
 800263a:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 800263c:	f003 fd50 	bl	80060e0 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8002640:	46c0      	nop			@ (mov r8, r8)
 8002642:	e7fd      	b.n	8002640 <main+0x4c>
 8002644:	080086f4 	.word	0x080086f4
 8002648:	08002b9d 	.word	0x08002b9d
 800264c:	20000218 	.word	0x20000218
 8002650:	08008718 	.word	0x08008718
 8002654:	08002049 	.word	0x08002049
 8002658:	2000021c 	.word	0x2000021c

0800265c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800265c:	b590      	push	{r4, r7, lr}
 800265e:	b095      	sub	sp, #84	@ 0x54
 8002660:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002662:	2414      	movs	r4, #20
 8002664:	193b      	adds	r3, r7, r4
 8002666:	0018      	movs	r0, r3
 8002668:	233c      	movs	r3, #60	@ 0x3c
 800266a:	001a      	movs	r2, r3
 800266c:	2100      	movs	r1, #0
 800266e:	f005 ff87 	bl	8008580 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002672:	1d3b      	adds	r3, r7, #4
 8002674:	0018      	movs	r0, r3
 8002676:	2310      	movs	r3, #16
 8002678:	001a      	movs	r2, r3
 800267a:	2100      	movs	r1, #0
 800267c:	f005 ff80 	bl	8008580 <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002680:	2380      	movs	r3, #128	@ 0x80
 8002682:	009b      	lsls	r3, r3, #2
 8002684:	0018      	movs	r0, r3
 8002686:	f002 fd29 	bl	80050dc <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800268a:	193b      	adds	r3, r7, r4
 800268c:	2202      	movs	r2, #2
 800268e:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002690:	193b      	adds	r3, r7, r4
 8002692:	2280      	movs	r2, #128	@ 0x80
 8002694:	0052      	lsls	r2, r2, #1
 8002696:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 8002698:	193b      	adds	r3, r7, r4
 800269a:	2200      	movs	r2, #0
 800269c:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800269e:	193b      	adds	r3, r7, r4
 80026a0:	2240      	movs	r2, #64	@ 0x40
 80026a2:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80026a4:	193b      	adds	r3, r7, r4
 80026a6:	2200      	movs	r2, #0
 80026a8:	621a      	str	r2, [r3, #32]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80026aa:	193b      	adds	r3, r7, r4
 80026ac:	0018      	movs	r0, r3
 80026ae:	f002 fd55 	bl	800515c <HAL_RCC_OscConfig>
 80026b2:	1e03      	subs	r3, r0, #0
 80026b4:	d001      	beq.n	80026ba <SystemClock_Config+0x5e>
  {
    Error_Handler();
 80026b6:	f000 fa79 	bl	8002bac <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80026ba:	1d3b      	adds	r3, r7, #4
 80026bc:	2207      	movs	r2, #7
 80026be:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80026c0:	1d3b      	adds	r3, r7, #4
 80026c2:	2200      	movs	r2, #0
 80026c4:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80026c6:	1d3b      	adds	r3, r7, #4
 80026c8:	2200      	movs	r2, #0
 80026ca:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80026cc:	1d3b      	adds	r3, r7, #4
 80026ce:	2200      	movs	r2, #0
 80026d0:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80026d2:	1d3b      	adds	r3, r7, #4
 80026d4:	2100      	movs	r1, #0
 80026d6:	0018      	movs	r0, r3
 80026d8:	f003 f8a0 	bl	800581c <HAL_RCC_ClockConfig>
 80026dc:	1e03      	subs	r3, r0, #0
 80026de:	d001      	beq.n	80026e4 <SystemClock_Config+0x88>
  {
    Error_Handler();
 80026e0:	f000 fa64 	bl	8002bac <Error_Handler>
  }
}
 80026e4:	46c0      	nop			@ (mov r8, r8)
 80026e6:	46bd      	mov	sp, r7
 80026e8:	b015      	add	sp, #84	@ 0x54
 80026ea:	bd90      	pop	{r4, r7, pc}

080026ec <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80026ec:	b580      	push	{r7, lr}
 80026ee:	b084      	sub	sp, #16
 80026f0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80026f2:	1d3b      	adds	r3, r7, #4
 80026f4:	0018      	movs	r0, r3
 80026f6:	230c      	movs	r3, #12
 80026f8:	001a      	movs	r2, r3
 80026fa:	2100      	movs	r1, #0
 80026fc:	f005 ff40 	bl	8008580 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8002700:	4b2d      	ldr	r3, [pc, #180]	@ (80027b8 <MX_ADC1_Init+0xcc>)
 8002702:	4a2e      	ldr	r2, [pc, #184]	@ (80027bc <MX_ADC1_Init+0xd0>)
 8002704:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8002706:	4b2c      	ldr	r3, [pc, #176]	@ (80027b8 <MX_ADC1_Init+0xcc>)
 8002708:	2280      	movs	r2, #128	@ 0x80
 800270a:	05d2      	lsls	r2, r2, #23
 800270c:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800270e:	4b2a      	ldr	r3, [pc, #168]	@ (80027b8 <MX_ADC1_Init+0xcc>)
 8002710:	2200      	movs	r2, #0
 8002712:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8002714:	4b28      	ldr	r3, [pc, #160]	@ (80027b8 <MX_ADC1_Init+0xcc>)
 8002716:	2200      	movs	r2, #0
 8002718:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800271a:	4b27      	ldr	r3, [pc, #156]	@ (80027b8 <MX_ADC1_Init+0xcc>)
 800271c:	2200      	movs	r2, #0
 800271e:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8002720:	4b25      	ldr	r3, [pc, #148]	@ (80027b8 <MX_ADC1_Init+0xcc>)
 8002722:	2204      	movs	r2, #4
 8002724:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8002726:	4b24      	ldr	r3, [pc, #144]	@ (80027b8 <MX_ADC1_Init+0xcc>)
 8002728:	2200      	movs	r2, #0
 800272a:	761a      	strb	r2, [r3, #24]
  hadc1.Init.LowPowerAutoPowerOff = DISABLE;
 800272c:	4b22      	ldr	r3, [pc, #136]	@ (80027b8 <MX_ADC1_Init+0xcc>)
 800272e:	2200      	movs	r2, #0
 8002730:	765a      	strb	r2, [r3, #25]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8002732:	4b21      	ldr	r3, [pc, #132]	@ (80027b8 <MX_ADC1_Init+0xcc>)
 8002734:	2200      	movs	r2, #0
 8002736:	769a      	strb	r2, [r3, #26]
  hadc1.Init.NbrOfConversion = 1;
 8002738:	4b1f      	ldr	r3, [pc, #124]	@ (80027b8 <MX_ADC1_Init+0xcc>)
 800273a:	2201      	movs	r2, #1
 800273c:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800273e:	4b1e      	ldr	r3, [pc, #120]	@ (80027b8 <MX_ADC1_Init+0xcc>)
 8002740:	2220      	movs	r2, #32
 8002742:	2100      	movs	r1, #0
 8002744:	5499      	strb	r1, [r3, r2]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8002746:	4b1c      	ldr	r3, [pc, #112]	@ (80027b8 <MX_ADC1_Init+0xcc>)
 8002748:	2200      	movs	r2, #0
 800274a:	625a      	str	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800274c:	4b1a      	ldr	r3, [pc, #104]	@ (80027b8 <MX_ADC1_Init+0xcc>)
 800274e:	2200      	movs	r2, #0
 8002750:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8002752:	4b19      	ldr	r3, [pc, #100]	@ (80027b8 <MX_ADC1_Init+0xcc>)
 8002754:	222c      	movs	r2, #44	@ 0x2c
 8002756:	2100      	movs	r1, #0
 8002758:	5499      	strb	r1, [r3, r2]
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800275a:	4b17      	ldr	r3, [pc, #92]	@ (80027b8 <MX_ADC1_Init+0xcc>)
 800275c:	2200      	movs	r2, #0
 800275e:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.SamplingTimeCommon1 = ADC_SAMPLETIME_1CYCLE_5;
 8002760:	4b15      	ldr	r3, [pc, #84]	@ (80027b8 <MX_ADC1_Init+0xcc>)
 8002762:	2200      	movs	r2, #0
 8002764:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.SamplingTimeCommon2 = ADC_SAMPLETIME_1CYCLE_5;
 8002766:	4b14      	ldr	r3, [pc, #80]	@ (80027b8 <MX_ADC1_Init+0xcc>)
 8002768:	2200      	movs	r2, #0
 800276a:	639a      	str	r2, [r3, #56]	@ 0x38
  hadc1.Init.OversamplingMode = DISABLE;
 800276c:	4b12      	ldr	r3, [pc, #72]	@ (80027b8 <MX_ADC1_Init+0xcc>)
 800276e:	223c      	movs	r2, #60	@ 0x3c
 8002770:	2100      	movs	r1, #0
 8002772:	5499      	strb	r1, [r3, r2]
  hadc1.Init.TriggerFrequencyMode = ADC_TRIGGER_FREQ_HIGH;
 8002774:	4b10      	ldr	r3, [pc, #64]	@ (80027b8 <MX_ADC1_Init+0xcc>)
 8002776:	2200      	movs	r2, #0
 8002778:	64da      	str	r2, [r3, #76]	@ 0x4c
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800277a:	4b0f      	ldr	r3, [pc, #60]	@ (80027b8 <MX_ADC1_Init+0xcc>)
 800277c:	0018      	movs	r0, r3
 800277e:	f000 fd6b 	bl	8003258 <HAL_ADC_Init>
 8002782:	1e03      	subs	r3, r0, #0
 8002784:	d001      	beq.n	800278a <MX_ADC1_Init+0x9e>
  {
    Error_Handler();
 8002786:	f000 fa11 	bl	8002bac <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 800278a:	1d3b      	adds	r3, r7, #4
 800278c:	2201      	movs	r2, #1
 800278e:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8002790:	1d3b      	adds	r3, r7, #4
 8002792:	2200      	movs	r2, #0
 8002794:	605a      	str	r2, [r3, #4]
  sConfig.SamplingTime = ADC_SAMPLINGTIME_COMMON_1;
 8002796:	1d3b      	adds	r3, r7, #4
 8002798:	2200      	movs	r2, #0
 800279a:	609a      	str	r2, [r3, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800279c:	1d3a      	adds	r2, r7, #4
 800279e:	4b06      	ldr	r3, [pc, #24]	@ (80027b8 <MX_ADC1_Init+0xcc>)
 80027a0:	0011      	movs	r1, r2
 80027a2:	0018      	movs	r0, r3
 80027a4:	f000 ff00 	bl	80035a8 <HAL_ADC_ConfigChannel>
 80027a8:	1e03      	subs	r3, r0, #0
 80027aa:	d001      	beq.n	80027b0 <MX_ADC1_Init+0xc4>
  {
    Error_Handler();
 80027ac:	f000 f9fe 	bl	8002bac <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80027b0:	46c0      	nop			@ (mov r8, r8)
 80027b2:	46bd      	mov	sp, r7
 80027b4:	b004      	add	sp, #16
 80027b6:	bd80      	pop	{r7, pc}
 80027b8:	200000a8 	.word	0x200000a8
 80027bc:	40012400 	.word	0x40012400

080027c0 <MX_FDCAN2_Init>:
  * @brief FDCAN2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_FDCAN2_Init(void)
{
 80027c0:	b580      	push	{r7, lr}
 80027c2:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN2_Init 0 */

  /* USER CODE BEGIN FDCAN2_Init 1 */

  /* USER CODE END FDCAN2_Init 1 */
  hfdcan2.Instance = FDCAN2;
 80027c4:	4b20      	ldr	r3, [pc, #128]	@ (8002848 <MX_FDCAN2_Init+0x88>)
 80027c6:	4a21      	ldr	r2, [pc, #132]	@ (800284c <MX_FDCAN2_Init+0x8c>)
 80027c8:	601a      	str	r2, [r3, #0]
  hfdcan2.Init.ClockDivider = FDCAN_CLOCK_DIV1;
 80027ca:	4b1f      	ldr	r3, [pc, #124]	@ (8002848 <MX_FDCAN2_Init+0x88>)
 80027cc:	2200      	movs	r2, #0
 80027ce:	605a      	str	r2, [r3, #4]
  hfdcan2.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 80027d0:	4b1d      	ldr	r3, [pc, #116]	@ (8002848 <MX_FDCAN2_Init+0x88>)
 80027d2:	2200      	movs	r2, #0
 80027d4:	609a      	str	r2, [r3, #8]
  hfdcan2.Init.Mode = FDCAN_MODE_NORMAL;
 80027d6:	4b1c      	ldr	r3, [pc, #112]	@ (8002848 <MX_FDCAN2_Init+0x88>)
 80027d8:	2200      	movs	r2, #0
 80027da:	60da      	str	r2, [r3, #12]
  hfdcan2.Init.AutoRetransmission = DISABLE;
 80027dc:	4b1a      	ldr	r3, [pc, #104]	@ (8002848 <MX_FDCAN2_Init+0x88>)
 80027de:	2200      	movs	r2, #0
 80027e0:	741a      	strb	r2, [r3, #16]
  hfdcan2.Init.TransmitPause = DISABLE;
 80027e2:	4b19      	ldr	r3, [pc, #100]	@ (8002848 <MX_FDCAN2_Init+0x88>)
 80027e4:	2200      	movs	r2, #0
 80027e6:	745a      	strb	r2, [r3, #17]
  hfdcan2.Init.ProtocolException = DISABLE;
 80027e8:	4b17      	ldr	r3, [pc, #92]	@ (8002848 <MX_FDCAN2_Init+0x88>)
 80027ea:	2200      	movs	r2, #0
 80027ec:	749a      	strb	r2, [r3, #18]
  hfdcan2.Init.NominalPrescaler = 16;
 80027ee:	4b16      	ldr	r3, [pc, #88]	@ (8002848 <MX_FDCAN2_Init+0x88>)
 80027f0:	2210      	movs	r2, #16
 80027f2:	615a      	str	r2, [r3, #20]
  hfdcan2.Init.NominalSyncJumpWidth = 1;
 80027f4:	4b14      	ldr	r3, [pc, #80]	@ (8002848 <MX_FDCAN2_Init+0x88>)
 80027f6:	2201      	movs	r2, #1
 80027f8:	619a      	str	r2, [r3, #24]
  hfdcan2.Init.NominalTimeSeg1 = 1;
 80027fa:	4b13      	ldr	r3, [pc, #76]	@ (8002848 <MX_FDCAN2_Init+0x88>)
 80027fc:	2201      	movs	r2, #1
 80027fe:	61da      	str	r2, [r3, #28]
  hfdcan2.Init.NominalTimeSeg2 = 1;
 8002800:	4b11      	ldr	r3, [pc, #68]	@ (8002848 <MX_FDCAN2_Init+0x88>)
 8002802:	2201      	movs	r2, #1
 8002804:	621a      	str	r2, [r3, #32]
  hfdcan2.Init.DataPrescaler = 1;
 8002806:	4b10      	ldr	r3, [pc, #64]	@ (8002848 <MX_FDCAN2_Init+0x88>)
 8002808:	2201      	movs	r2, #1
 800280a:	625a      	str	r2, [r3, #36]	@ 0x24
  hfdcan2.Init.DataSyncJumpWidth = 1;
 800280c:	4b0e      	ldr	r3, [pc, #56]	@ (8002848 <MX_FDCAN2_Init+0x88>)
 800280e:	2201      	movs	r2, #1
 8002810:	629a      	str	r2, [r3, #40]	@ 0x28
  hfdcan2.Init.DataTimeSeg1 = 1;
 8002812:	4b0d      	ldr	r3, [pc, #52]	@ (8002848 <MX_FDCAN2_Init+0x88>)
 8002814:	2201      	movs	r2, #1
 8002816:	62da      	str	r2, [r3, #44]	@ 0x2c
  hfdcan2.Init.DataTimeSeg2 = 1;
 8002818:	4b0b      	ldr	r3, [pc, #44]	@ (8002848 <MX_FDCAN2_Init+0x88>)
 800281a:	2201      	movs	r2, #1
 800281c:	631a      	str	r2, [r3, #48]	@ 0x30
  hfdcan2.Init.StdFiltersNbr = 0;
 800281e:	4b0a      	ldr	r3, [pc, #40]	@ (8002848 <MX_FDCAN2_Init+0x88>)
 8002820:	2200      	movs	r2, #0
 8002822:	635a      	str	r2, [r3, #52]	@ 0x34
  hfdcan2.Init.ExtFiltersNbr = 0;
 8002824:	4b08      	ldr	r3, [pc, #32]	@ (8002848 <MX_FDCAN2_Init+0x88>)
 8002826:	2200      	movs	r2, #0
 8002828:	639a      	str	r2, [r3, #56]	@ 0x38
  hfdcan2.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 800282a:	4b07      	ldr	r3, [pc, #28]	@ (8002848 <MX_FDCAN2_Init+0x88>)
 800282c:	2200      	movs	r2, #0
 800282e:	63da      	str	r2, [r3, #60]	@ 0x3c
  if (HAL_FDCAN_Init(&hfdcan2) != HAL_OK)
 8002830:	4b05      	ldr	r3, [pc, #20]	@ (8002848 <MX_FDCAN2_Init+0x88>)
 8002832:	0018      	movs	r0, r3
 8002834:	f001 f944 	bl	8003ac0 <HAL_FDCAN_Init>
 8002838:	1e03      	subs	r3, r0, #0
 800283a:	d001      	beq.n	8002840 <MX_FDCAN2_Init+0x80>
  {
    Error_Handler();
 800283c:	f000 f9b6 	bl	8002bac <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN2_Init 2 */

  /* USER CODE END FDCAN2_Init 2 */

}
 8002840:	46c0      	nop			@ (mov r8, r8)
 8002842:	46bd      	mov	sp, r7
 8002844:	bd80      	pop	{r7, pc}
 8002846:	46c0      	nop			@ (mov r8, r8)
 8002848:	2000010c 	.word	0x2000010c
 800284c:	40006800 	.word	0x40006800

08002850 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8002850:	b580      	push	{r7, lr}
 8002852:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8002854:	4b1b      	ldr	r3, [pc, #108]	@ (80028c4 <MX_I2C2_Init+0x74>)
 8002856:	4a1c      	ldr	r2, [pc, #112]	@ (80028c8 <MX_I2C2_Init+0x78>)
 8002858:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x00503D58;
 800285a:	4b1a      	ldr	r3, [pc, #104]	@ (80028c4 <MX_I2C2_Init+0x74>)
 800285c:	4a1b      	ldr	r2, [pc, #108]	@ (80028cc <MX_I2C2_Init+0x7c>)
 800285e:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 8002860:	4b18      	ldr	r3, [pc, #96]	@ (80028c4 <MX_I2C2_Init+0x74>)
 8002862:	2200      	movs	r2, #0
 8002864:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002866:	4b17      	ldr	r3, [pc, #92]	@ (80028c4 <MX_I2C2_Init+0x74>)
 8002868:	2201      	movs	r2, #1
 800286a:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800286c:	4b15      	ldr	r3, [pc, #84]	@ (80028c4 <MX_I2C2_Init+0x74>)
 800286e:	2200      	movs	r2, #0
 8002870:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 8002872:	4b14      	ldr	r3, [pc, #80]	@ (80028c4 <MX_I2C2_Init+0x74>)
 8002874:	2200      	movs	r2, #0
 8002876:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8002878:	4b12      	ldr	r3, [pc, #72]	@ (80028c4 <MX_I2C2_Init+0x74>)
 800287a:	2200      	movs	r2, #0
 800287c:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800287e:	4b11      	ldr	r3, [pc, #68]	@ (80028c4 <MX_I2C2_Init+0x74>)
 8002880:	2200      	movs	r2, #0
 8002882:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002884:	4b0f      	ldr	r3, [pc, #60]	@ (80028c4 <MX_I2C2_Init+0x74>)
 8002886:	2200      	movs	r2, #0
 8002888:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 800288a:	4b0e      	ldr	r3, [pc, #56]	@ (80028c4 <MX_I2C2_Init+0x74>)
 800288c:	0018      	movs	r0, r3
 800288e:	f001 fc8d 	bl	80041ac <HAL_I2C_Init>
 8002892:	1e03      	subs	r3, r0, #0
 8002894:	d001      	beq.n	800289a <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 8002896:	f000 f989 	bl	8002bac <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800289a:	4b0a      	ldr	r3, [pc, #40]	@ (80028c4 <MX_I2C2_Init+0x74>)
 800289c:	2100      	movs	r1, #0
 800289e:	0018      	movs	r0, r3
 80028a0:	f002 fb84 	bl	8004fac <HAL_I2CEx_ConfigAnalogFilter>
 80028a4:	1e03      	subs	r3, r0, #0
 80028a6:	d001      	beq.n	80028ac <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 80028a8:	f000 f980 	bl	8002bac <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 80028ac:	4b05      	ldr	r3, [pc, #20]	@ (80028c4 <MX_I2C2_Init+0x74>)
 80028ae:	2100      	movs	r1, #0
 80028b0:	0018      	movs	r0, r3
 80028b2:	f002 fbc7 	bl	8005044 <HAL_I2CEx_ConfigDigitalFilter>
 80028b6:	1e03      	subs	r3, r0, #0
 80028b8:	d001      	beq.n	80028be <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 80028ba:	f000 f977 	bl	8002bac <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 80028be:	46c0      	nop			@ (mov r8, r8)
 80028c0:	46bd      	mov	sp, r7
 80028c2:	bd80      	pop	{r7, pc}
 80028c4:	20000170 	.word	0x20000170
 80028c8:	40005800 	.word	0x40005800
 80028cc:	00503d58 	.word	0x00503d58

080028d0 <MX_I2C3_Init>:
  * @brief I2C3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C3_Init(void)
{
 80028d0:	b580      	push	{r7, lr}
 80028d2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 80028d4:	4b1b      	ldr	r3, [pc, #108]	@ (8002944 <MX_I2C3_Init+0x74>)
 80028d6:	4a1c      	ldr	r2, [pc, #112]	@ (8002948 <MX_I2C3_Init+0x78>)
 80028d8:	601a      	str	r2, [r3, #0]
  hi2c3.Init.Timing = 0x00503D58;
 80028da:	4b1a      	ldr	r3, [pc, #104]	@ (8002944 <MX_I2C3_Init+0x74>)
 80028dc:	4a1b      	ldr	r2, [pc, #108]	@ (800294c <MX_I2C3_Init+0x7c>)
 80028de:	605a      	str	r2, [r3, #4]
  hi2c3.Init.OwnAddress1 = 0;
 80028e0:	4b18      	ldr	r3, [pc, #96]	@ (8002944 <MX_I2C3_Init+0x74>)
 80028e2:	2200      	movs	r2, #0
 80028e4:	609a      	str	r2, [r3, #8]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80028e6:	4b17      	ldr	r3, [pc, #92]	@ (8002944 <MX_I2C3_Init+0x74>)
 80028e8:	2201      	movs	r2, #1
 80028ea:	60da      	str	r2, [r3, #12]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80028ec:	4b15      	ldr	r3, [pc, #84]	@ (8002944 <MX_I2C3_Init+0x74>)
 80028ee:	2200      	movs	r2, #0
 80028f0:	611a      	str	r2, [r3, #16]
  hi2c3.Init.OwnAddress2 = 0;
 80028f2:	4b14      	ldr	r3, [pc, #80]	@ (8002944 <MX_I2C3_Init+0x74>)
 80028f4:	2200      	movs	r2, #0
 80028f6:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80028f8:	4b12      	ldr	r3, [pc, #72]	@ (8002944 <MX_I2C3_Init+0x74>)
 80028fa:	2200      	movs	r2, #0
 80028fc:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80028fe:	4b11      	ldr	r3, [pc, #68]	@ (8002944 <MX_I2C3_Init+0x74>)
 8002900:	2200      	movs	r2, #0
 8002902:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002904:	4b0f      	ldr	r3, [pc, #60]	@ (8002944 <MX_I2C3_Init+0x74>)
 8002906:	2200      	movs	r2, #0
 8002908:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 800290a:	4b0e      	ldr	r3, [pc, #56]	@ (8002944 <MX_I2C3_Init+0x74>)
 800290c:	0018      	movs	r0, r3
 800290e:	f001 fc4d 	bl	80041ac <HAL_I2C_Init>
 8002912:	1e03      	subs	r3, r0, #0
 8002914:	d001      	beq.n	800291a <MX_I2C3_Init+0x4a>
  {
    Error_Handler();
 8002916:	f000 f949 	bl	8002bac <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800291a:	4b0a      	ldr	r3, [pc, #40]	@ (8002944 <MX_I2C3_Init+0x74>)
 800291c:	2100      	movs	r1, #0
 800291e:	0018      	movs	r0, r3
 8002920:	f002 fb44 	bl	8004fac <HAL_I2CEx_ConfigAnalogFilter>
 8002924:	1e03      	subs	r3, r0, #0
 8002926:	d001      	beq.n	800292c <MX_I2C3_Init+0x5c>
  {
    Error_Handler();
 8002928:	f000 f940 	bl	8002bac <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK)
 800292c:	4b05      	ldr	r3, [pc, #20]	@ (8002944 <MX_I2C3_Init+0x74>)
 800292e:	2100      	movs	r1, #0
 8002930:	0018      	movs	r0, r3
 8002932:	f002 fb87 	bl	8005044 <HAL_I2CEx_ConfigDigitalFilter>
 8002936:	1e03      	subs	r3, r0, #0
 8002938:	d001      	beq.n	800293e <MX_I2C3_Init+0x6e>
  {
    Error_Handler();
 800293a:	f000 f937 	bl	8002bac <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 800293e:	46c0      	nop			@ (mov r8, r8)
 8002940:	46bd      	mov	sp, r7
 8002942:	bd80      	pop	{r7, pc}
 8002944:	200001c4 	.word	0x200001c4
 8002948:	40008800 	.word	0x40008800
 800294c:	00503d58 	.word	0x00503d58

08002950 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002950:	b590      	push	{r4, r7, lr}
 8002952:	b08b      	sub	sp, #44	@ 0x2c
 8002954:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002956:	2414      	movs	r4, #20
 8002958:	193b      	adds	r3, r7, r4
 800295a:	0018      	movs	r0, r3
 800295c:	2314      	movs	r3, #20
 800295e:	001a      	movs	r2, r3
 8002960:	2100      	movs	r1, #0
 8002962:	f005 fe0d 	bl	8008580 <memset>
  /* USER CODE BEGIN MX_GPIO_Init_1 */
  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002966:	4b85      	ldr	r3, [pc, #532]	@ (8002b7c <MX_GPIO_Init+0x22c>)
 8002968:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800296a:	4b84      	ldr	r3, [pc, #528]	@ (8002b7c <MX_GPIO_Init+0x22c>)
 800296c:	2104      	movs	r1, #4
 800296e:	430a      	orrs	r2, r1
 8002970:	635a      	str	r2, [r3, #52]	@ 0x34
 8002972:	4b82      	ldr	r3, [pc, #520]	@ (8002b7c <MX_GPIO_Init+0x22c>)
 8002974:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002976:	2204      	movs	r2, #4
 8002978:	4013      	ands	r3, r2
 800297a:	613b      	str	r3, [r7, #16]
 800297c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800297e:	4b7f      	ldr	r3, [pc, #508]	@ (8002b7c <MX_GPIO_Init+0x22c>)
 8002980:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002982:	4b7e      	ldr	r3, [pc, #504]	@ (8002b7c <MX_GPIO_Init+0x22c>)
 8002984:	2120      	movs	r1, #32
 8002986:	430a      	orrs	r2, r1
 8002988:	635a      	str	r2, [r3, #52]	@ 0x34
 800298a:	4b7c      	ldr	r3, [pc, #496]	@ (8002b7c <MX_GPIO_Init+0x22c>)
 800298c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800298e:	2220      	movs	r2, #32
 8002990:	4013      	ands	r3, r2
 8002992:	60fb      	str	r3, [r7, #12]
 8002994:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002996:	4b79      	ldr	r3, [pc, #484]	@ (8002b7c <MX_GPIO_Init+0x22c>)
 8002998:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800299a:	4b78      	ldr	r3, [pc, #480]	@ (8002b7c <MX_GPIO_Init+0x22c>)
 800299c:	2101      	movs	r1, #1
 800299e:	430a      	orrs	r2, r1
 80029a0:	635a      	str	r2, [r3, #52]	@ 0x34
 80029a2:	4b76      	ldr	r3, [pc, #472]	@ (8002b7c <MX_GPIO_Init+0x22c>)
 80029a4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80029a6:	2201      	movs	r2, #1
 80029a8:	4013      	ands	r3, r2
 80029aa:	60bb      	str	r3, [r7, #8]
 80029ac:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80029ae:	4b73      	ldr	r3, [pc, #460]	@ (8002b7c <MX_GPIO_Init+0x22c>)
 80029b0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80029b2:	4b72      	ldr	r3, [pc, #456]	@ (8002b7c <MX_GPIO_Init+0x22c>)
 80029b4:	2102      	movs	r1, #2
 80029b6:	430a      	orrs	r2, r1
 80029b8:	635a      	str	r2, [r3, #52]	@ 0x34
 80029ba:	4b70      	ldr	r3, [pc, #448]	@ (8002b7c <MX_GPIO_Init+0x22c>)
 80029bc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80029be:	2202      	movs	r2, #2
 80029c0:	4013      	ands	r3, r2
 80029c2:	607b      	str	r3, [r7, #4]
 80029c4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, BalanceEnableCell0_Pin|BalanceEnableCell1_Pin|BMS_BOOT_Pin, GPIO_PIN_RESET);
 80029c6:	496e      	ldr	r1, [pc, #440]	@ (8002b80 <MX_GPIO_Init+0x230>)
 80029c8:	4b6e      	ldr	r3, [pc, #440]	@ (8002b84 <MX_GPIO_Init+0x234>)
 80029ca:	2200      	movs	r2, #0
 80029cc:	0018      	movs	r0, r3
 80029ce:	f001 fbb5 	bl	800413c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, BalanceEnableCell2_Pin|BalanceEnableCell3_Pin|BalanceEnableCell4_Pin|BalanceEnableCell5_Pin
 80029d2:	496d      	ldr	r1, [pc, #436]	@ (8002b88 <MX_GPIO_Init+0x238>)
 80029d4:	23a0      	movs	r3, #160	@ 0xa0
 80029d6:	05db      	lsls	r3, r3, #23
 80029d8:	2200      	movs	r2, #0
 80029da:	0018      	movs	r0, r3
 80029dc:	f001 fbae 	bl	800413c <HAL_GPIO_WritePin>
                          |BalanceEnableCell6_Pin|BalanceEnableCell7_Pin|BalanceEnableCell10_Pin|BalanceEnableCell11_Pin
                          |BalanceEnableCell12_Pin|BalanceEnableCell13_Pin|BalanceEnableCell14_Pin|YELLOW_LED_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, BalanceEnableCell8_Pin|BalanceEnableCell9_Pin|RED_LED_Pin, GPIO_PIN_RESET);
 80029e0:	496a      	ldr	r1, [pc, #424]	@ (8002b8c <MX_GPIO_Init+0x23c>)
 80029e2:	4b6b      	ldr	r3, [pc, #428]	@ (8002b90 <MX_GPIO_Init+0x240>)
 80029e4:	2200      	movs	r2, #0
 80029e6:	0018      	movs	r0, r3
 80029e8:	f001 fba8 	bl	800413c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : BalanceEnableCell0_Pin BalanceEnableCell1_Pin */
  GPIO_InitStruct.Pin = BalanceEnableCell0_Pin|BalanceEnableCell1_Pin;
 80029ec:	193b      	adds	r3, r7, r4
 80029ee:	22c0      	movs	r2, #192	@ 0xc0
 80029f0:	0212      	lsls	r2, r2, #8
 80029f2:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80029f4:	193b      	adds	r3, r7, r4
 80029f6:	2201      	movs	r2, #1
 80029f8:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80029fa:	193b      	adds	r3, r7, r4
 80029fc:	2201      	movs	r2, #1
 80029fe:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a00:	193b      	adds	r3, r7, r4
 8002a02:	2200      	movs	r2, #0
 8002a04:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002a06:	193b      	adds	r3, r7, r4
 8002a08:	4a5e      	ldr	r2, [pc, #376]	@ (8002b84 <MX_GPIO_Init+0x234>)
 8002a0a:	0019      	movs	r1, r3
 8002a0c:	0010      	movs	r0, r2
 8002a0e:	f001 fa29 	bl	8003e64 <HAL_GPIO_Init>

  /*Configure GPIO pin : PF1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 8002a12:	193b      	adds	r3, r7, r4
 8002a14:	2202      	movs	r2, #2
 8002a16:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a18:	193b      	adds	r3, r7, r4
 8002a1a:	2202      	movs	r2, #2
 8002a1c:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a1e:	193b      	adds	r3, r7, r4
 8002a20:	2200      	movs	r2, #0
 8002a22:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a24:	193b      	adds	r3, r7, r4
 8002a26:	2200      	movs	r2, #0
 8002a28:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Alternate = GPIO_AF0_OSC;
 8002a2a:	193b      	adds	r3, r7, r4
 8002a2c:	2200      	movs	r2, #0
 8002a2e:	611a      	str	r2, [r3, #16]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8002a30:	193b      	adds	r3, r7, r4
 8002a32:	4a58      	ldr	r2, [pc, #352]	@ (8002b94 <MX_GPIO_Init+0x244>)
 8002a34:	0019      	movs	r1, r3
 8002a36:	0010      	movs	r0, r2
 8002a38:	f001 fa14 	bl	8003e64 <HAL_GPIO_Init>

  /*Configure GPIO pins : BalanceEnableCell2_Pin BalanceEnableCell3_Pin BalanceEnableCell4_Pin BalanceEnableCell5_Pin
                           BalanceEnableCell6_Pin BalanceEnableCell7_Pin BalanceEnableCell10_Pin BalanceEnableCell11_Pin
                           BalanceEnableCell13_Pin YELLOW_LED_Pin */
  GPIO_InitStruct.Pin = BalanceEnableCell2_Pin|BalanceEnableCell3_Pin|BalanceEnableCell4_Pin|BalanceEnableCell5_Pin
 8002a3c:	193b      	adds	r3, r7, r4
 8002a3e:	4a56      	ldr	r2, [pc, #344]	@ (8002b98 <MX_GPIO_Init+0x248>)
 8002a40:	601a      	str	r2, [r3, #0]
                          |BalanceEnableCell6_Pin|BalanceEnableCell7_Pin|BalanceEnableCell10_Pin|BalanceEnableCell11_Pin
                          |BalanceEnableCell13_Pin|YELLOW_LED_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002a42:	193b      	adds	r3, r7, r4
 8002a44:	2201      	movs	r2, #1
 8002a46:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002a48:	193b      	adds	r3, r7, r4
 8002a4a:	2201      	movs	r2, #1
 8002a4c:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a4e:	193b      	adds	r3, r7, r4
 8002a50:	2200      	movs	r2, #0
 8002a52:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002a54:	193a      	adds	r2, r7, r4
 8002a56:	23a0      	movs	r3, #160	@ 0xa0
 8002a58:	05db      	lsls	r3, r3, #23
 8002a5a:	0011      	movs	r1, r2
 8002a5c:	0018      	movs	r0, r3
 8002a5e:	f001 fa01 	bl	8003e64 <HAL_GPIO_Init>

  /*Configure GPIO pins : BalanceEnableCell8_Pin RED_LED_Pin */
  GPIO_InitStruct.Pin = BalanceEnableCell8_Pin|RED_LED_Pin;
 8002a62:	193b      	adds	r3, r7, r4
 8002a64:	2224      	movs	r2, #36	@ 0x24
 8002a66:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002a68:	193b      	adds	r3, r7, r4
 8002a6a:	2201      	movs	r2, #1
 8002a6c:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002a6e:	193b      	adds	r3, r7, r4
 8002a70:	2201      	movs	r2, #1
 8002a72:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a74:	193b      	adds	r3, r7, r4
 8002a76:	2200      	movs	r2, #0
 8002a78:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002a7a:	193b      	adds	r3, r7, r4
 8002a7c:	4a44      	ldr	r2, [pc, #272]	@ (8002b90 <MX_GPIO_Init+0x240>)
 8002a7e:	0019      	movs	r1, r3
 8002a80:	0010      	movs	r0, r2
 8002a82:	f001 f9ef 	bl	8003e64 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB10 PB11 */
  GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8002a86:	0021      	movs	r1, r4
 8002a88:	187b      	adds	r3, r7, r1
 8002a8a:	22c0      	movs	r2, #192	@ 0xc0
 8002a8c:	0112      	lsls	r2, r2, #4
 8002a8e:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a90:	000c      	movs	r4, r1
 8002a92:	193b      	adds	r3, r7, r4
 8002a94:	2202      	movs	r2, #2
 8002a96:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a98:	193b      	adds	r3, r7, r4
 8002a9a:	2200      	movs	r2, #0
 8002a9c:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a9e:	193b      	adds	r3, r7, r4
 8002aa0:	2200      	movs	r2, #0
 8002aa2:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Alternate = GPIO_AF4_USART3;
 8002aa4:	193b      	adds	r3, r7, r4
 8002aa6:	2204      	movs	r2, #4
 8002aa8:	611a      	str	r2, [r3, #16]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002aaa:	193b      	adds	r3, r7, r4
 8002aac:	4a38      	ldr	r2, [pc, #224]	@ (8002b90 <MX_GPIO_Init+0x240>)
 8002aae:	0019      	movs	r1, r3
 8002ab0:	0010      	movs	r0, r2
 8002ab2:	f001 f9d7 	bl	8003e64 <HAL_GPIO_Init>

  /*Configure GPIO pin : BalanceEnableCell9_Pin */
  GPIO_InitStruct.Pin = BalanceEnableCell9_Pin;
 8002ab6:	0021      	movs	r1, r4
 8002ab8:	187b      	adds	r3, r7, r1
 8002aba:	2280      	movs	r2, #128	@ 0x80
 8002abc:	0152      	lsls	r2, r2, #5
 8002abe:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002ac0:	000c      	movs	r4, r1
 8002ac2:	193b      	adds	r3, r7, r4
 8002ac4:	2201      	movs	r2, #1
 8002ac6:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ac8:	193b      	adds	r3, r7, r4
 8002aca:	2200      	movs	r2, #0
 8002acc:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002ace:	193b      	adds	r3, r7, r4
 8002ad0:	2200      	movs	r2, #0
 8002ad2:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(BalanceEnableCell9_GPIO_Port, &GPIO_InitStruct);
 8002ad4:	193b      	adds	r3, r7, r4
 8002ad6:	4a2e      	ldr	r2, [pc, #184]	@ (8002b90 <MX_GPIO_Init+0x240>)
 8002ad8:	0019      	movs	r1, r3
 8002ada:	0010      	movs	r0, r2
 8002adc:	f001 f9c2 	bl	8003e64 <HAL_GPIO_Init>

  /*Configure GPIO pin : BMS_ALERT_Pin */
  GPIO_InitStruct.Pin = BMS_ALERT_Pin;
 8002ae0:	0021      	movs	r1, r4
 8002ae2:	187b      	adds	r3, r7, r1
 8002ae4:	2280      	movs	r2, #128	@ 0x80
 8002ae6:	0212      	lsls	r2, r2, #8
 8002ae8:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002aea:	000c      	movs	r4, r1
 8002aec:	193b      	adds	r3, r7, r4
 8002aee:	2200      	movs	r2, #0
 8002af0:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8002af2:	193b      	adds	r3, r7, r4
 8002af4:	2202      	movs	r2, #2
 8002af6:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(BMS_ALERT_GPIO_Port, &GPIO_InitStruct);
 8002af8:	193b      	adds	r3, r7, r4
 8002afa:	4a25      	ldr	r2, [pc, #148]	@ (8002b90 <MX_GPIO_Init+0x240>)
 8002afc:	0019      	movs	r1, r3
 8002afe:	0010      	movs	r0, r2
 8002b00:	f001 f9b0 	bl	8003e64 <HAL_GPIO_Init>

  /*Configure GPIO pin : BMS_BOOT_Pin */
  GPIO_InitStruct.Pin = BMS_BOOT_Pin;
 8002b04:	193b      	adds	r3, r7, r4
 8002b06:	2240      	movs	r2, #64	@ 0x40
 8002b08:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002b0a:	193b      	adds	r3, r7, r4
 8002b0c:	2201      	movs	r2, #1
 8002b0e:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b10:	193b      	adds	r3, r7, r4
 8002b12:	2200      	movs	r2, #0
 8002b14:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002b16:	193b      	adds	r3, r7, r4
 8002b18:	2200      	movs	r2, #0
 8002b1a:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(BMS_BOOT_GPIO_Port, &GPIO_InitStruct);
 8002b1c:	193b      	adds	r3, r7, r4
 8002b1e:	4a19      	ldr	r2, [pc, #100]	@ (8002b84 <MX_GPIO_Init+0x234>)
 8002b20:	0019      	movs	r1, r3
 8002b22:	0010      	movs	r0, r2
 8002b24:	f001 f99e 	bl	8003e64 <HAL_GPIO_Init>

  /*Configure GPIO pins : BalanceEnableCell12_Pin BalanceEnableCell14_Pin */
  GPIO_InitStruct.Pin = BalanceEnableCell12_Pin|BalanceEnableCell14_Pin;
 8002b28:	0021      	movs	r1, r4
 8002b2a:	187b      	adds	r3, r7, r1
 8002b2c:	22a0      	movs	r2, #160	@ 0xa0
 8002b2e:	0152      	lsls	r2, r2, #5
 8002b30:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002b32:	000c      	movs	r4, r1
 8002b34:	193b      	adds	r3, r7, r4
 8002b36:	2201      	movs	r2, #1
 8002b38:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b3a:	193b      	adds	r3, r7, r4
 8002b3c:	2200      	movs	r2, #0
 8002b3e:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002b40:	193b      	adds	r3, r7, r4
 8002b42:	2200      	movs	r2, #0
 8002b44:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002b46:	193a      	adds	r2, r7, r4
 8002b48:	23a0      	movs	r3, #160	@ 0xa0
 8002b4a:	05db      	lsls	r3, r3, #23
 8002b4c:	0011      	movs	r1, r2
 8002b4e:	0018      	movs	r0, r3
 8002b50:	f001 f988 	bl	8003e64 <HAL_GPIO_Init>

  /*Configure GPIO pin : BalaResCheck_Pin */
  GPIO_InitStruct.Pin = BalaResCheck_Pin;
 8002b54:	193b      	adds	r3, r7, r4
 8002b56:	2240      	movs	r2, #64	@ 0x40
 8002b58:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002b5a:	193b      	adds	r3, r7, r4
 8002b5c:	2200      	movs	r2, #0
 8002b5e:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b60:	193b      	adds	r3, r7, r4
 8002b62:	2200      	movs	r2, #0
 8002b64:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(BalaResCheck_GPIO_Port, &GPIO_InitStruct);
 8002b66:	193b      	adds	r3, r7, r4
 8002b68:	4a09      	ldr	r2, [pc, #36]	@ (8002b90 <MX_GPIO_Init+0x240>)
 8002b6a:	0019      	movs	r1, r3
 8002b6c:	0010      	movs	r0, r2
 8002b6e:	f001 f979 	bl	8003e64 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */
  /* USER CODE END MX_GPIO_Init_2 */
}
 8002b72:	46c0      	nop			@ (mov r8, r8)
 8002b74:	46bd      	mov	sp, r7
 8002b76:	b00b      	add	sp, #44	@ 0x2c
 8002b78:	bd90      	pop	{r4, r7, pc}
 8002b7a:	46c0      	nop			@ (mov r8, r8)
 8002b7c:	40021000 	.word	0x40021000
 8002b80:	0000c040 	.word	0x0000c040
 8002b84:	50000800 	.word	0x50000800
 8002b88:	00009ffc 	.word	0x00009ffc
 8002b8c:	00001024 	.word	0x00001024
 8002b90:	50000400 	.word	0x50000400
 8002b94:	50001400 	.word	0x50001400
 8002b98:	00008bfc 	.word	0x00008bfc

08002b9c <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8002b9c:	b580      	push	{r7, lr}
 8002b9e:	b082      	sub	sp, #8
 8002ba0:	af00      	add	r7, sp, #0
 8002ba2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8002ba4:	2001      	movs	r0, #1
 8002ba6:	f003 fb57 	bl	8006258 <osDelay>
 8002baa:	e7fb      	b.n	8002ba4 <StartDefaultTask+0x8>

08002bac <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002bac:	b580      	push	{r7, lr}
 8002bae:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002bb0:	b672      	cpsid	i
}
 8002bb2:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002bb4:	46c0      	nop			@ (mov r8, r8)
 8002bb6:	e7fd      	b.n	8002bb4 <Error_Handler+0x8>

08002bb8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002bb8:	b580      	push	{r7, lr}
 8002bba:	b082      	sub	sp, #8
 8002bbc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002bbe:	4b15      	ldr	r3, [pc, #84]	@ (8002c14 <HAL_MspInit+0x5c>)
 8002bc0:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002bc2:	4b14      	ldr	r3, [pc, #80]	@ (8002c14 <HAL_MspInit+0x5c>)
 8002bc4:	2101      	movs	r1, #1
 8002bc6:	430a      	orrs	r2, r1
 8002bc8:	641a      	str	r2, [r3, #64]	@ 0x40
 8002bca:	4b12      	ldr	r3, [pc, #72]	@ (8002c14 <HAL_MspInit+0x5c>)
 8002bcc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002bce:	2201      	movs	r2, #1
 8002bd0:	4013      	ands	r3, r2
 8002bd2:	607b      	str	r3, [r7, #4]
 8002bd4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002bd6:	4b0f      	ldr	r3, [pc, #60]	@ (8002c14 <HAL_MspInit+0x5c>)
 8002bd8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002bda:	4b0e      	ldr	r3, [pc, #56]	@ (8002c14 <HAL_MspInit+0x5c>)
 8002bdc:	2180      	movs	r1, #128	@ 0x80
 8002bde:	0549      	lsls	r1, r1, #21
 8002be0:	430a      	orrs	r2, r1
 8002be2:	63da      	str	r2, [r3, #60]	@ 0x3c
 8002be4:	4b0b      	ldr	r3, [pc, #44]	@ (8002c14 <HAL_MspInit+0x5c>)
 8002be6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002be8:	2380      	movs	r3, #128	@ 0x80
 8002bea:	055b      	lsls	r3, r3, #21
 8002bec:	4013      	ands	r3, r2
 8002bee:	603b      	str	r3, [r7, #0]
 8002bf0:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 3, 0);
 8002bf2:	2302      	movs	r3, #2
 8002bf4:	425b      	negs	r3, r3
 8002bf6:	2200      	movs	r2, #0
 8002bf8:	2103      	movs	r1, #3
 8002bfa:	0018      	movs	r0, r3
 8002bfc:	f000 ff3e 	bl	8003a7c <HAL_NVIC_SetPriority>

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_SYSCFG_StrobeDBattpinsConfig(SYSCFG_CFGR1_UCPD1_STROBE | SYSCFG_CFGR1_UCPD2_STROBE);
 8002c00:	23c0      	movs	r3, #192	@ 0xc0
 8002c02:	00db      	lsls	r3, r3, #3
 8002c04:	0018      	movs	r0, r3
 8002c06:	f000 fa13 	bl	8003030 <HAL_SYSCFG_StrobeDBattpinsConfig>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002c0a:	46c0      	nop			@ (mov r8, r8)
 8002c0c:	46bd      	mov	sp, r7
 8002c0e:	b002      	add	sp, #8
 8002c10:	bd80      	pop	{r7, pc}
 8002c12:	46c0      	nop			@ (mov r8, r8)
 8002c14:	40021000 	.word	0x40021000

08002c18 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002c18:	b590      	push	{r4, r7, lr}
 8002c1a:	b08b      	sub	sp, #44	@ 0x2c
 8002c1c:	af00      	add	r7, sp, #0
 8002c1e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002c20:	2414      	movs	r4, #20
 8002c22:	193b      	adds	r3, r7, r4
 8002c24:	0018      	movs	r0, r3
 8002c26:	2314      	movs	r3, #20
 8002c28:	001a      	movs	r2, r3
 8002c2a:	2100      	movs	r1, #0
 8002c2c:	f005 fca8 	bl	8008580 <memset>
  if(hadc->Instance==ADC1)
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	4a18      	ldr	r2, [pc, #96]	@ (8002c98 <HAL_ADC_MspInit+0x80>)
 8002c36:	4293      	cmp	r3, r2
 8002c38:	d129      	bne.n	8002c8e <HAL_ADC_MspInit+0x76>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8002c3a:	4b18      	ldr	r3, [pc, #96]	@ (8002c9c <HAL_ADC_MspInit+0x84>)
 8002c3c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002c3e:	4b17      	ldr	r3, [pc, #92]	@ (8002c9c <HAL_ADC_MspInit+0x84>)
 8002c40:	2180      	movs	r1, #128	@ 0x80
 8002c42:	0349      	lsls	r1, r1, #13
 8002c44:	430a      	orrs	r2, r1
 8002c46:	641a      	str	r2, [r3, #64]	@ 0x40
 8002c48:	4b14      	ldr	r3, [pc, #80]	@ (8002c9c <HAL_ADC_MspInit+0x84>)
 8002c4a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002c4c:	2380      	movs	r3, #128	@ 0x80
 8002c4e:	035b      	lsls	r3, r3, #13
 8002c50:	4013      	ands	r3, r2
 8002c52:	613b      	str	r3, [r7, #16]
 8002c54:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002c56:	4b11      	ldr	r3, [pc, #68]	@ (8002c9c <HAL_ADC_MspInit+0x84>)
 8002c58:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002c5a:	4b10      	ldr	r3, [pc, #64]	@ (8002c9c <HAL_ADC_MspInit+0x84>)
 8002c5c:	2101      	movs	r1, #1
 8002c5e:	430a      	orrs	r2, r1
 8002c60:	635a      	str	r2, [r3, #52]	@ 0x34
 8002c62:	4b0e      	ldr	r3, [pc, #56]	@ (8002c9c <HAL_ADC_MspInit+0x84>)
 8002c64:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002c66:	2201      	movs	r2, #1
 8002c68:	4013      	ands	r3, r2
 8002c6a:	60fb      	str	r3, [r7, #12]
 8002c6c:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0     ------> ADC1_IN0
    PA1     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = BalanceThermistor1_Pin|BalanceThermistor2_Pin;
 8002c6e:	193b      	adds	r3, r7, r4
 8002c70:	2203      	movs	r2, #3
 8002c72:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002c74:	193b      	adds	r3, r7, r4
 8002c76:	2203      	movs	r2, #3
 8002c78:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c7a:	193b      	adds	r3, r7, r4
 8002c7c:	2200      	movs	r2, #0
 8002c7e:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002c80:	193a      	adds	r2, r7, r4
 8002c82:	23a0      	movs	r3, #160	@ 0xa0
 8002c84:	05db      	lsls	r3, r3, #23
 8002c86:	0011      	movs	r1, r2
 8002c88:	0018      	movs	r0, r3
 8002c8a:	f001 f8eb 	bl	8003e64 <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8002c8e:	46c0      	nop			@ (mov r8, r8)
 8002c90:	46bd      	mov	sp, r7
 8002c92:	b00b      	add	sp, #44	@ 0x2c
 8002c94:	bd90      	pop	{r4, r7, pc}
 8002c96:	46c0      	nop			@ (mov r8, r8)
 8002c98:	40012400 	.word	0x40012400
 8002c9c:	40021000 	.word	0x40021000

08002ca0 <HAL_FDCAN_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hfdcan: FDCAN handle pointer
  * @retval None
  */
void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* hfdcan)
{
 8002ca0:	b590      	push	{r4, r7, lr}
 8002ca2:	b09d      	sub	sp, #116	@ 0x74
 8002ca4:	af00      	add	r7, sp, #0
 8002ca6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002ca8:	235c      	movs	r3, #92	@ 0x5c
 8002caa:	18fb      	adds	r3, r7, r3
 8002cac:	0018      	movs	r0, r3
 8002cae:	2314      	movs	r3, #20
 8002cb0:	001a      	movs	r2, r3
 8002cb2:	2100      	movs	r1, #0
 8002cb4:	f005 fc64 	bl	8008580 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002cb8:	2410      	movs	r4, #16
 8002cba:	193b      	adds	r3, r7, r4
 8002cbc:	0018      	movs	r0, r3
 8002cbe:	234c      	movs	r3, #76	@ 0x4c
 8002cc0:	001a      	movs	r2, r3
 8002cc2:	2100      	movs	r1, #0
 8002cc4:	f005 fc5c 	bl	8008580 <memset>
  if(hfdcan->Instance==FDCAN2)
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	4a22      	ldr	r2, [pc, #136]	@ (8002d58 <HAL_FDCAN_MspInit+0xb8>)
 8002cce:	4293      	cmp	r3, r2
 8002cd0:	d13e      	bne.n	8002d50 <HAL_FDCAN_MspInit+0xb0>

    /* USER CODE END FDCAN2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 8002cd2:	193b      	adds	r3, r7, r4
 8002cd4:	2280      	movs	r2, #128	@ 0x80
 8002cd6:	0492      	lsls	r2, r2, #18
 8002cd8:	601a      	str	r2, [r3, #0]
    PeriphClkInit.FdcanClockSelection = RCC_FDCANCLKSOURCE_PCLK1;
 8002cda:	193b      	adds	r3, r7, r4
 8002cdc:	2200      	movs	r2, #0
 8002cde:	649a      	str	r2, [r3, #72]	@ 0x48

    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002ce0:	193b      	adds	r3, r7, r4
 8002ce2:	0018      	movs	r0, r3
 8002ce4:	f002 ff24 	bl	8005b30 <HAL_RCCEx_PeriphCLKConfig>
 8002ce8:	1e03      	subs	r3, r0, #0
 8002cea:	d001      	beq.n	8002cf0 <HAL_FDCAN_MspInit+0x50>
    {
      Error_Handler();
 8002cec:	f7ff ff5e 	bl	8002bac <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_FDCAN_CLK_ENABLE();
 8002cf0:	4b1a      	ldr	r3, [pc, #104]	@ (8002d5c <HAL_FDCAN_MspInit+0xbc>)
 8002cf2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002cf4:	4b19      	ldr	r3, [pc, #100]	@ (8002d5c <HAL_FDCAN_MspInit+0xbc>)
 8002cf6:	2180      	movs	r1, #128	@ 0x80
 8002cf8:	0149      	lsls	r1, r1, #5
 8002cfa:	430a      	orrs	r2, r1
 8002cfc:	63da      	str	r2, [r3, #60]	@ 0x3c
 8002cfe:	4b17      	ldr	r3, [pc, #92]	@ (8002d5c <HAL_FDCAN_MspInit+0xbc>)
 8002d00:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002d02:	2380      	movs	r3, #128	@ 0x80
 8002d04:	015b      	lsls	r3, r3, #5
 8002d06:	4013      	ands	r3, r2
 8002d08:	60fb      	str	r3, [r7, #12]
 8002d0a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002d0c:	4b13      	ldr	r3, [pc, #76]	@ (8002d5c <HAL_FDCAN_MspInit+0xbc>)
 8002d0e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002d10:	4b12      	ldr	r3, [pc, #72]	@ (8002d5c <HAL_FDCAN_MspInit+0xbc>)
 8002d12:	2102      	movs	r1, #2
 8002d14:	430a      	orrs	r2, r1
 8002d16:	635a      	str	r2, [r3, #52]	@ 0x34
 8002d18:	4b10      	ldr	r3, [pc, #64]	@ (8002d5c <HAL_FDCAN_MspInit+0xbc>)
 8002d1a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002d1c:	2202      	movs	r2, #2
 8002d1e:	4013      	ands	r3, r2
 8002d20:	60bb      	str	r3, [r7, #8]
 8002d22:	68bb      	ldr	r3, [r7, #8]
    /**FDCAN2 GPIO Configuration
    PB0     ------> FDCAN2_RX
    PB1     ------> FDCAN2_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8002d24:	215c      	movs	r1, #92	@ 0x5c
 8002d26:	187b      	adds	r3, r7, r1
 8002d28:	2203      	movs	r2, #3
 8002d2a:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002d2c:	187b      	adds	r3, r7, r1
 8002d2e:	2202      	movs	r2, #2
 8002d30:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d32:	187b      	adds	r3, r7, r1
 8002d34:	2200      	movs	r2, #0
 8002d36:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002d38:	187b      	adds	r3, r7, r1
 8002d3a:	2200      	movs	r2, #0
 8002d3c:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF3_FDCAN2;
 8002d3e:	187b      	adds	r3, r7, r1
 8002d40:	2203      	movs	r2, #3
 8002d42:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002d44:	187b      	adds	r3, r7, r1
 8002d46:	4a06      	ldr	r2, [pc, #24]	@ (8002d60 <HAL_FDCAN_MspInit+0xc0>)
 8002d48:	0019      	movs	r1, r3
 8002d4a:	0010      	movs	r0, r2
 8002d4c:	f001 f88a 	bl	8003e64 <HAL_GPIO_Init>

    /* USER CODE END FDCAN2_MspInit 1 */

  }

}
 8002d50:	46c0      	nop			@ (mov r8, r8)
 8002d52:	46bd      	mov	sp, r7
 8002d54:	b01d      	add	sp, #116	@ 0x74
 8002d56:	bd90      	pop	{r4, r7, pc}
 8002d58:	40006800 	.word	0x40006800
 8002d5c:	40021000 	.word	0x40021000
 8002d60:	50000400 	.word	0x50000400

08002d64 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002d64:	b590      	push	{r4, r7, lr}
 8002d66:	b09f      	sub	sp, #124	@ 0x7c
 8002d68:	af00      	add	r7, sp, #0
 8002d6a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002d6c:	2364      	movs	r3, #100	@ 0x64
 8002d6e:	18fb      	adds	r3, r7, r3
 8002d70:	0018      	movs	r0, r3
 8002d72:	2314      	movs	r3, #20
 8002d74:	001a      	movs	r2, r3
 8002d76:	2100      	movs	r1, #0
 8002d78:	f005 fc02 	bl	8008580 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002d7c:	2418      	movs	r4, #24
 8002d7e:	193b      	adds	r3, r7, r4
 8002d80:	0018      	movs	r0, r3
 8002d82:	234c      	movs	r3, #76	@ 0x4c
 8002d84:	001a      	movs	r2, r3
 8002d86:	2100      	movs	r1, #0
 8002d88:	f005 fbfa 	bl	8008580 <memset>
  if(hi2c->Instance==I2C2)
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	4a3d      	ldr	r2, [pc, #244]	@ (8002e88 <HAL_I2C_MspInit+0x124>)
 8002d92:	4293      	cmp	r3, r2
 8002d94:	d13f      	bne.n	8002e16 <HAL_I2C_MspInit+0xb2>

    /* USER CODE END I2C2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 8002d96:	193b      	adds	r3, r7, r4
 8002d98:	2240      	movs	r2, #64	@ 0x40
 8002d9a:	601a      	str	r2, [r3, #0]
    PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 8002d9c:	193b      	adds	r3, r7, r4
 8002d9e:	2200      	movs	r2, #0
 8002da0:	61da      	str	r2, [r3, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002da2:	193b      	adds	r3, r7, r4
 8002da4:	0018      	movs	r0, r3
 8002da6:	f002 fec3 	bl	8005b30 <HAL_RCCEx_PeriphCLKConfig>
 8002daa:	1e03      	subs	r3, r0, #0
 8002dac:	d001      	beq.n	8002db2 <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 8002dae:	f7ff fefd 	bl	8002bac <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002db2:	4b36      	ldr	r3, [pc, #216]	@ (8002e8c <HAL_I2C_MspInit+0x128>)
 8002db4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002db6:	4b35      	ldr	r3, [pc, #212]	@ (8002e8c <HAL_I2C_MspInit+0x128>)
 8002db8:	2102      	movs	r1, #2
 8002dba:	430a      	orrs	r2, r1
 8002dbc:	635a      	str	r2, [r3, #52]	@ 0x34
 8002dbe:	4b33      	ldr	r3, [pc, #204]	@ (8002e8c <HAL_I2C_MspInit+0x128>)
 8002dc0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002dc2:	2202      	movs	r2, #2
 8002dc4:	4013      	ands	r3, r2
 8002dc6:	617b      	str	r3, [r7, #20]
 8002dc8:	697b      	ldr	r3, [r7, #20]
    /**I2C2 GPIO Configuration
    PB13     ------> I2C2_SCL
    PB14     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = BMS_SCL_Pin|BMS_SDA_Pin;
 8002dca:	2164      	movs	r1, #100	@ 0x64
 8002dcc:	187b      	adds	r3, r7, r1
 8002dce:	22c0      	movs	r2, #192	@ 0xc0
 8002dd0:	01d2      	lsls	r2, r2, #7
 8002dd2:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002dd4:	187b      	adds	r3, r7, r1
 8002dd6:	2212      	movs	r2, #18
 8002dd8:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002dda:	187b      	adds	r3, r7, r1
 8002ddc:	2201      	movs	r2, #1
 8002dde:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8002de0:	187b      	adds	r3, r7, r1
 8002de2:	2201      	movs	r2, #1
 8002de4:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF6_I2C2;
 8002de6:	187b      	adds	r3, r7, r1
 8002de8:	2206      	movs	r2, #6
 8002dea:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002dec:	187b      	adds	r3, r7, r1
 8002dee:	4a28      	ldr	r2, [pc, #160]	@ (8002e90 <HAL_I2C_MspInit+0x12c>)
 8002df0:	0019      	movs	r1, r3
 8002df2:	0010      	movs	r0, r2
 8002df4:	f001 f836 	bl	8003e64 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8002df8:	4b24      	ldr	r3, [pc, #144]	@ (8002e8c <HAL_I2C_MspInit+0x128>)
 8002dfa:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002dfc:	4b23      	ldr	r3, [pc, #140]	@ (8002e8c <HAL_I2C_MspInit+0x128>)
 8002dfe:	2180      	movs	r1, #128	@ 0x80
 8002e00:	03c9      	lsls	r1, r1, #15
 8002e02:	430a      	orrs	r2, r1
 8002e04:	63da      	str	r2, [r3, #60]	@ 0x3c
 8002e06:	4b21      	ldr	r3, [pc, #132]	@ (8002e8c <HAL_I2C_MspInit+0x128>)
 8002e08:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002e0a:	2380      	movs	r3, #128	@ 0x80
 8002e0c:	03db      	lsls	r3, r3, #15
 8002e0e:	4013      	ands	r3, r2
 8002e10:	613b      	str	r3, [r7, #16]
 8002e12:	693b      	ldr	r3, [r7, #16]
    /* USER CODE BEGIN I2C3_MspInit 1 */

    /* USER CODE END I2C3_MspInit 1 */
  }

}
 8002e14:	e034      	b.n	8002e80 <HAL_I2C_MspInit+0x11c>
  else if(hi2c->Instance==I2C3)
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	4a1e      	ldr	r2, [pc, #120]	@ (8002e94 <HAL_I2C_MspInit+0x130>)
 8002e1c:	4293      	cmp	r3, r2
 8002e1e:	d12f      	bne.n	8002e80 <HAL_I2C_MspInit+0x11c>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002e20:	4b1a      	ldr	r3, [pc, #104]	@ (8002e8c <HAL_I2C_MspInit+0x128>)
 8002e22:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002e24:	4b19      	ldr	r3, [pc, #100]	@ (8002e8c <HAL_I2C_MspInit+0x128>)
 8002e26:	2102      	movs	r1, #2
 8002e28:	430a      	orrs	r2, r1
 8002e2a:	635a      	str	r2, [r3, #52]	@ 0x34
 8002e2c:	4b17      	ldr	r3, [pc, #92]	@ (8002e8c <HAL_I2C_MspInit+0x128>)
 8002e2e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002e30:	2202      	movs	r2, #2
 8002e32:	4013      	ands	r3, r2
 8002e34:	60fb      	str	r3, [r7, #12]
 8002e36:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4;
 8002e38:	2164      	movs	r1, #100	@ 0x64
 8002e3a:	187b      	adds	r3, r7, r1
 8002e3c:	2218      	movs	r2, #24
 8002e3e:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002e40:	187b      	adds	r3, r7, r1
 8002e42:	2212      	movs	r2, #18
 8002e44:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e46:	187b      	adds	r3, r7, r1
 8002e48:	2200      	movs	r2, #0
 8002e4a:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002e4c:	187b      	adds	r3, r7, r1
 8002e4e:	2200      	movs	r2, #0
 8002e50:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF6_I2C3;
 8002e52:	187b      	adds	r3, r7, r1
 8002e54:	2206      	movs	r2, #6
 8002e56:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002e58:	187b      	adds	r3, r7, r1
 8002e5a:	4a0d      	ldr	r2, [pc, #52]	@ (8002e90 <HAL_I2C_MspInit+0x12c>)
 8002e5c:	0019      	movs	r1, r3
 8002e5e:	0010      	movs	r0, r2
 8002e60:	f001 f800 	bl	8003e64 <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 8002e64:	4b09      	ldr	r3, [pc, #36]	@ (8002e8c <HAL_I2C_MspInit+0x128>)
 8002e66:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002e68:	4b08      	ldr	r3, [pc, #32]	@ (8002e8c <HAL_I2C_MspInit+0x128>)
 8002e6a:	2180      	movs	r1, #128	@ 0x80
 8002e6c:	0409      	lsls	r1, r1, #16
 8002e6e:	430a      	orrs	r2, r1
 8002e70:	63da      	str	r2, [r3, #60]	@ 0x3c
 8002e72:	4b06      	ldr	r3, [pc, #24]	@ (8002e8c <HAL_I2C_MspInit+0x128>)
 8002e74:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002e76:	2380      	movs	r3, #128	@ 0x80
 8002e78:	041b      	lsls	r3, r3, #16
 8002e7a:	4013      	ands	r3, r2
 8002e7c:	60bb      	str	r3, [r7, #8]
 8002e7e:	68bb      	ldr	r3, [r7, #8]
}
 8002e80:	46c0      	nop			@ (mov r8, r8)
 8002e82:	46bd      	mov	sp, r7
 8002e84:	b01f      	add	sp, #124	@ 0x7c
 8002e86:	bd90      	pop	{r4, r7, pc}
 8002e88:	40005800 	.word	0x40005800
 8002e8c:	40021000 	.word	0x40021000
 8002e90:	50000400 	.word	0x50000400
 8002e94:	40008800 	.word	0x40008800

08002e98 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002e98:	b580      	push	{r7, lr}
 8002e9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002e9c:	46c0      	nop			@ (mov r8, r8)
 8002e9e:	e7fd      	b.n	8002e9c <NMI_Handler+0x4>

08002ea0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002ea0:	b580      	push	{r7, lr}
 8002ea2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002ea4:	46c0      	nop			@ (mov r8, r8)
 8002ea6:	e7fd      	b.n	8002ea4 <HardFault_Handler+0x4>

08002ea8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002ea8:	b580      	push	{r7, lr}
 8002eaa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002eac:	f000 f8a4 	bl	8002ff8 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 8002eb0:	f004 fc8c 	bl	80077cc <xTaskGetSchedulerState>
 8002eb4:	0003      	movs	r3, r0
 8002eb6:	2b01      	cmp	r3, #1
 8002eb8:	d001      	beq.n	8002ebe <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 8002eba:	f005 f96d 	bl	8008198 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002ebe:	46c0      	nop			@ (mov r8, r8)
 8002ec0:	46bd      	mov	sp, r7
 8002ec2:	bd80      	pop	{r7, pc}

08002ec4 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002ec4:	b580      	push	{r7, lr}
 8002ec6:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002ec8:	46c0      	nop			@ (mov r8, r8)
 8002eca:	46bd      	mov	sp, r7
 8002ecc:	bd80      	pop	{r7, pc}
	...

08002ed0 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8002ed0:	480d      	ldr	r0, [pc, #52]	@ (8002f08 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8002ed2:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8002ed4:	f7ff fff6 	bl	8002ec4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002ed8:	480c      	ldr	r0, [pc, #48]	@ (8002f0c <LoopForever+0x6>)
  ldr r1, =_edata
 8002eda:	490d      	ldr	r1, [pc, #52]	@ (8002f10 <LoopForever+0xa>)
  ldr r2, =_sidata
 8002edc:	4a0d      	ldr	r2, [pc, #52]	@ (8002f14 <LoopForever+0xe>)
  movs r3, #0
 8002ede:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002ee0:	e002      	b.n	8002ee8 <LoopCopyDataInit>

08002ee2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002ee2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002ee4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002ee6:	3304      	adds	r3, #4

08002ee8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002ee8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002eea:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002eec:	d3f9      	bcc.n	8002ee2 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002eee:	4a0a      	ldr	r2, [pc, #40]	@ (8002f18 <LoopForever+0x12>)
  ldr r4, =_ebss
 8002ef0:	4c0a      	ldr	r4, [pc, #40]	@ (8002f1c <LoopForever+0x16>)
  movs r3, #0
 8002ef2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002ef4:	e001      	b.n	8002efa <LoopFillZerobss>

08002ef6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002ef6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002ef8:	3204      	adds	r2, #4

08002efa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002efa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002efc:	d3fb      	bcc.n	8002ef6 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8002efe:	f005 fb47 	bl	8008590 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 8002f02:	f7ff fb77 	bl	80025f4 <main>

08002f06 <LoopForever>:

LoopForever:
  b LoopForever
 8002f06:	e7fe      	b.n	8002f06 <LoopForever>
  ldr   r0, =_estack
 8002f08:	20024000 	.word	0x20024000
  ldr r0, =_sdata
 8002f0c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002f10:	20000010 	.word	0x20000010
  ldr r2, =_sidata
 8002f14:	080087ac 	.word	0x080087ac
  ldr r2, =_sbss
 8002f18:	20000010 	.word	0x20000010
  ldr r4, =_ebss
 8002f1c:	20001b6c 	.word	0x20001b6c

08002f20 <ADC1_COMP_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002f20:	e7fe      	b.n	8002f20 <ADC1_COMP_IRQHandler>
	...

08002f24 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002f24:	b580      	push	{r7, lr}
 8002f26:	b082      	sub	sp, #8
 8002f28:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002f2a:	1dfb      	adds	r3, r7, #7
 8002f2c:	2200      	movs	r2, #0
 8002f2e:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002f30:	4b0b      	ldr	r3, [pc, #44]	@ (8002f60 <HAL_Init+0x3c>)
 8002f32:	681a      	ldr	r2, [r3, #0]
 8002f34:	4b0a      	ldr	r3, [pc, #40]	@ (8002f60 <HAL_Init+0x3c>)
 8002f36:	2180      	movs	r1, #128	@ 0x80
 8002f38:	0049      	lsls	r1, r1, #1
 8002f3a:	430a      	orrs	r2, r1
 8002f3c:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002f3e:	2003      	movs	r0, #3
 8002f40:	f000 f810 	bl	8002f64 <HAL_InitTick>
 8002f44:	1e03      	subs	r3, r0, #0
 8002f46:	d003      	beq.n	8002f50 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8002f48:	1dfb      	adds	r3, r7, #7
 8002f4a:	2201      	movs	r2, #1
 8002f4c:	701a      	strb	r2, [r3, #0]
 8002f4e:	e001      	b.n	8002f54 <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 8002f50:	f7ff fe32 	bl	8002bb8 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002f54:	1dfb      	adds	r3, r7, #7
 8002f56:	781b      	ldrb	r3, [r3, #0]
}
 8002f58:	0018      	movs	r0, r3
 8002f5a:	46bd      	mov	sp, r7
 8002f5c:	b002      	add	sp, #8
 8002f5e:	bd80      	pop	{r7, pc}
 8002f60:	40022000 	.word	0x40022000

08002f64 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002f64:	b590      	push	{r4, r7, lr}
 8002f66:	b085      	sub	sp, #20
 8002f68:	af00      	add	r7, sp, #0
 8002f6a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8002f6c:	230f      	movs	r3, #15
 8002f6e:	18fb      	adds	r3, r7, r3
 8002f70:	2200      	movs	r2, #0
 8002f72:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 8002f74:	4b1d      	ldr	r3, [pc, #116]	@ (8002fec <HAL_InitTick+0x88>)
 8002f76:	781b      	ldrb	r3, [r3, #0]
 8002f78:	2b00      	cmp	r3, #0
 8002f7a:	d02b      	beq.n	8002fd4 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 8002f7c:	4b1c      	ldr	r3, [pc, #112]	@ (8002ff0 <HAL_InitTick+0x8c>)
 8002f7e:	681c      	ldr	r4, [r3, #0]
 8002f80:	4b1a      	ldr	r3, [pc, #104]	@ (8002fec <HAL_InitTick+0x88>)
 8002f82:	781b      	ldrb	r3, [r3, #0]
 8002f84:	0019      	movs	r1, r3
 8002f86:	23fa      	movs	r3, #250	@ 0xfa
 8002f88:	0098      	lsls	r0, r3, #2
 8002f8a:	f7fd f8bd 	bl	8000108 <__udivsi3>
 8002f8e:	0003      	movs	r3, r0
 8002f90:	0019      	movs	r1, r3
 8002f92:	0020      	movs	r0, r4
 8002f94:	f7fd f8b8 	bl	8000108 <__udivsi3>
 8002f98:	0003      	movs	r3, r0
 8002f9a:	0018      	movs	r0, r3
 8002f9c:	f000 fd83 	bl	8003aa6 <HAL_SYSTICK_Config>
 8002fa0:	1e03      	subs	r3, r0, #0
 8002fa2:	d112      	bne.n	8002fca <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	2b03      	cmp	r3, #3
 8002fa8:	d80a      	bhi.n	8002fc0 <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002faa:	6879      	ldr	r1, [r7, #4]
 8002fac:	2301      	movs	r3, #1
 8002fae:	425b      	negs	r3, r3
 8002fb0:	2200      	movs	r2, #0
 8002fb2:	0018      	movs	r0, r3
 8002fb4:	f000 fd62 	bl	8003a7c <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002fb8:	4b0e      	ldr	r3, [pc, #56]	@ (8002ff4 <HAL_InitTick+0x90>)
 8002fba:	687a      	ldr	r2, [r7, #4]
 8002fbc:	601a      	str	r2, [r3, #0]
 8002fbe:	e00d      	b.n	8002fdc <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 8002fc0:	230f      	movs	r3, #15
 8002fc2:	18fb      	adds	r3, r7, r3
 8002fc4:	2201      	movs	r2, #1
 8002fc6:	701a      	strb	r2, [r3, #0]
 8002fc8:	e008      	b.n	8002fdc <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 8002fca:	230f      	movs	r3, #15
 8002fcc:	18fb      	adds	r3, r7, r3
 8002fce:	2201      	movs	r2, #1
 8002fd0:	701a      	strb	r2, [r3, #0]
 8002fd2:	e003      	b.n	8002fdc <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 8002fd4:	230f      	movs	r3, #15
 8002fd6:	18fb      	adds	r3, r7, r3
 8002fd8:	2201      	movs	r2, #1
 8002fda:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 8002fdc:	230f      	movs	r3, #15
 8002fde:	18fb      	adds	r3, r7, r3
 8002fe0:	781b      	ldrb	r3, [r3, #0]
}
 8002fe2:	0018      	movs	r0, r3
 8002fe4:	46bd      	mov	sp, r7
 8002fe6:	b005      	add	sp, #20
 8002fe8:	bd90      	pop	{r4, r7, pc}
 8002fea:	46c0      	nop			@ (mov r8, r8)
 8002fec:	20000008 	.word	0x20000008
 8002ff0:	20000000 	.word	0x20000000
 8002ff4:	20000004 	.word	0x20000004

08002ff8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002ff8:	b580      	push	{r7, lr}
 8002ffa:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8002ffc:	4b05      	ldr	r3, [pc, #20]	@ (8003014 <HAL_IncTick+0x1c>)
 8002ffe:	781b      	ldrb	r3, [r3, #0]
 8003000:	001a      	movs	r2, r3
 8003002:	4b05      	ldr	r3, [pc, #20]	@ (8003018 <HAL_IncTick+0x20>)
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	18d2      	adds	r2, r2, r3
 8003008:	4b03      	ldr	r3, [pc, #12]	@ (8003018 <HAL_IncTick+0x20>)
 800300a:	601a      	str	r2, [r3, #0]
}
 800300c:	46c0      	nop			@ (mov r8, r8)
 800300e:	46bd      	mov	sp, r7
 8003010:	bd80      	pop	{r7, pc}
 8003012:	46c0      	nop			@ (mov r8, r8)
 8003014:	20000008 	.word	0x20000008
 8003018:	20000220 	.word	0x20000220

0800301c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800301c:	b580      	push	{r7, lr}
 800301e:	af00      	add	r7, sp, #0
  return uwTick;
 8003020:	4b02      	ldr	r3, [pc, #8]	@ (800302c <HAL_GetTick+0x10>)
 8003022:	681b      	ldr	r3, [r3, #0]
}
 8003024:	0018      	movs	r0, r3
 8003026:	46bd      	mov	sp, r7
 8003028:	bd80      	pop	{r7, pc}
 800302a:	46c0      	nop			@ (mov r8, r8)
 800302c:	20000220 	.word	0x20000220

08003030 <HAL_SYSCFG_StrobeDBattpinsConfig>:
  *         @arg @ref SYSCFG_UCPD1_STROBE
  *         @arg @ref SYSCFG_UCPD2_STROBE
  * @retval None
  */
void HAL_SYSCFG_StrobeDBattpinsConfig(uint32_t ConfigDeadBattery)
{
 8003030:	b580      	push	{r7, lr}
 8003032:	b082      	sub	sp, #8
 8003034:	af00      	add	r7, sp, #0
 8003036:	6078      	str	r0, [r7, #4]
  assert_param(IS_SYSCFG_DBATT_CONFIG(ConfigDeadBattery));

  /* Change strobe configuration of GPIO depending on UCPDx dead battery settings */
  MODIFY_REG(SYSCFG->CFGR1, (SYSCFG_CFGR1_UCPD1_STROBE | SYSCFG_CFGR1_UCPD2_STROBE), ConfigDeadBattery);
 8003038:	4b06      	ldr	r3, [pc, #24]	@ (8003054 <HAL_SYSCFG_StrobeDBattpinsConfig+0x24>)
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	4a06      	ldr	r2, [pc, #24]	@ (8003058 <HAL_SYSCFG_StrobeDBattpinsConfig+0x28>)
 800303e:	4013      	ands	r3, r2
 8003040:	0019      	movs	r1, r3
 8003042:	4b04      	ldr	r3, [pc, #16]	@ (8003054 <HAL_SYSCFG_StrobeDBattpinsConfig+0x24>)
 8003044:	687a      	ldr	r2, [r7, #4]
 8003046:	430a      	orrs	r2, r1
 8003048:	601a      	str	r2, [r3, #0]
}
 800304a:	46c0      	nop			@ (mov r8, r8)
 800304c:	46bd      	mov	sp, r7
 800304e:	b002      	add	sp, #8
 8003050:	bd80      	pop	{r7, pc}
 8003052:	46c0      	nop			@ (mov r8, r8)
 8003054:	40010000 	.word	0x40010000
 8003058:	fffff9ff 	.word	0xfffff9ff

0800305c <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 800305c:	b580      	push	{r7, lr}
 800305e:	b082      	sub	sp, #8
 8003060:	af00      	add	r7, sp, #0
 8003062:	6078      	str	r0, [r7, #4]
 8003064:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	4a05      	ldr	r2, [pc, #20]	@ (8003080 <LL_ADC_SetCommonPathInternalCh+0x24>)
 800306c:	401a      	ands	r2, r3
 800306e:	683b      	ldr	r3, [r7, #0]
 8003070:	431a      	orrs	r2, r3
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	601a      	str	r2, [r3, #0]
}
 8003076:	46c0      	nop			@ (mov r8, r8)
 8003078:	46bd      	mov	sp, r7
 800307a:	b002      	add	sp, #8
 800307c:	bd80      	pop	{r7, pc}
 800307e:	46c0      	nop			@ (mov r8, r8)
 8003080:	fe3fffff 	.word	0xfe3fffff

08003084 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8003084:	b580      	push	{r7, lr}
 8003086:	b082      	sub	sp, #8
 8003088:	af00      	add	r7, sp, #0
 800308a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	681a      	ldr	r2, [r3, #0]
 8003090:	23e0      	movs	r3, #224	@ 0xe0
 8003092:	045b      	lsls	r3, r3, #17
 8003094:	4013      	ands	r3, r2
}
 8003096:	0018      	movs	r0, r3
 8003098:	46bd      	mov	sp, r7
 800309a:	b002      	add	sp, #8
 800309c:	bd80      	pop	{r7, pc}

0800309e <LL_ADC_SetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonChannels(ADC_TypeDef *ADCx, uint32_t SamplingTimeY,
                                                          uint32_t SamplingTime)
{
 800309e:	b580      	push	{r7, lr}
 80030a0:	b084      	sub	sp, #16
 80030a2:	af00      	add	r7, sp, #0
 80030a4:	60f8      	str	r0, [r7, #12]
 80030a6:	60b9      	str	r1, [r7, #8]
 80030a8:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->SMPR,
 80030aa:	68fb      	ldr	r3, [r7, #12]
 80030ac:	695b      	ldr	r3, [r3, #20]
 80030ae:	68ba      	ldr	r2, [r7, #8]
 80030b0:	2104      	movs	r1, #4
 80030b2:	400a      	ands	r2, r1
 80030b4:	2107      	movs	r1, #7
 80030b6:	4091      	lsls	r1, r2
 80030b8:	000a      	movs	r2, r1
 80030ba:	43d2      	mvns	r2, r2
 80030bc:	401a      	ands	r2, r3
 80030be:	68bb      	ldr	r3, [r7, #8]
 80030c0:	2104      	movs	r1, #4
 80030c2:	400b      	ands	r3, r1
 80030c4:	6879      	ldr	r1, [r7, #4]
 80030c6:	4099      	lsls	r1, r3
 80030c8:	000b      	movs	r3, r1
 80030ca:	431a      	orrs	r2, r3
 80030cc:	68fb      	ldr	r3, [r7, #12]
 80030ce:	615a      	str	r2, [r3, #20]
             ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK),
             SamplingTime << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
}
 80030d0:	46c0      	nop			@ (mov r8, r8)
 80030d2:	46bd      	mov	sp, r7
 80030d4:	b004      	add	sp, #16
 80030d6:	bd80      	pop	{r7, pc}

080030d8 <LL_ADC_GetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_39CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_79CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  */
__STATIC_INLINE uint32_t LL_ADC_GetSamplingTimeCommonChannels(const ADC_TypeDef *ADCx, uint32_t SamplingTimeY)
{
 80030d8:	b580      	push	{r7, lr}
 80030da:	b082      	sub	sp, #8
 80030dc:	af00      	add	r7, sp, #0
 80030de:	6078      	str	r0, [r7, #4]
 80030e0:	6039      	str	r1, [r7, #0]
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	695b      	ldr	r3, [r3, #20]
 80030e6:	683a      	ldr	r2, [r7, #0]
 80030e8:	2104      	movs	r1, #4
 80030ea:	400a      	ands	r2, r1
 80030ec:	2107      	movs	r1, #7
 80030ee:	4091      	lsls	r1, r2
 80030f0:	000a      	movs	r2, r1
 80030f2:	401a      	ands	r2, r3
                    >> (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
 80030f4:	683b      	ldr	r3, [r7, #0]
 80030f6:	2104      	movs	r1, #4
 80030f8:	400b      	ands	r3, r1
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 80030fa:	40da      	lsrs	r2, r3
 80030fc:	0013      	movs	r3, r2
}
 80030fe:	0018      	movs	r0, r3
 8003100:	46bd      	mov	sp, r7
 8003102:	b002      	add	sp, #8
 8003104:	bd80      	pop	{r7, pc}

08003106 <LL_ADC_REG_SetSequencerRanks>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8003106:	b580      	push	{r7, lr}
 8003108:	b084      	sub	sp, #16
 800310a:	af00      	add	r7, sp, #0
 800310c:	60f8      	str	r0, [r7, #12]
 800310e:	60b9      	str	r1, [r7, #8]
 8003110:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register depending on parameter "Rank".                               */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->CHSELR,
 8003112:	68fb      	ldr	r3, [r7, #12]
 8003114:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003116:	68ba      	ldr	r2, [r7, #8]
 8003118:	211f      	movs	r1, #31
 800311a:	400a      	ands	r2, r1
 800311c:	210f      	movs	r1, #15
 800311e:	4091      	lsls	r1, r2
 8003120:	000a      	movs	r2, r1
 8003122:	43d2      	mvns	r2, r2
 8003124:	401a      	ands	r2, r3
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	0e9b      	lsrs	r3, r3, #26
 800312a:	210f      	movs	r1, #15
 800312c:	4019      	ands	r1, r3
 800312e:	68bb      	ldr	r3, [r7, #8]
 8003130:	201f      	movs	r0, #31
 8003132:	4003      	ands	r3, r0
 8003134:	4099      	lsls	r1, r3
 8003136:	000b      	movs	r3, r1
 8003138:	431a      	orrs	r2, r3
 800313a:	68fb      	ldr	r3, [r7, #12]
 800313c:	629a      	str	r2, [r3, #40]	@ 0x28
             ADC_CHSELR_SQ1 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK_SEQ) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 800313e:	46c0      	nop			@ (mov r8, r8)
 8003140:	46bd      	mov	sp, r7
 8003142:	b004      	add	sp, #16
 8003144:	bd80      	pop	{r7, pc}

08003146 <LL_ADC_REG_SetSequencerChAdd>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChAdd(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8003146:	b580      	push	{r7, lr}
 8003148:	b082      	sub	sp, #8
 800314a:	af00      	add	r7, sp, #0
 800314c:	6078      	str	r0, [r7, #4]
 800314e:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  SET_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003154:	683b      	ldr	r3, [r7, #0]
 8003156:	035b      	lsls	r3, r3, #13
 8003158:	0b5b      	lsrs	r3, r3, #13
 800315a:	431a      	orrs	r2, r3
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8003160:	46c0      	nop			@ (mov r8, r8)
 8003162:	46bd      	mov	sp, r7
 8003164:	b002      	add	sp, #8
 8003166:	bd80      	pop	{r7, pc}

08003168 <LL_ADC_REG_SetSequencerChRem>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChRem(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8003168:	b580      	push	{r7, lr}
 800316a:	b082      	sub	sp, #8
 800316c:	af00      	add	r7, sp, #0
 800316e:	6078      	str	r0, [r7, #4]
 8003170:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  CLEAR_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003176:	683a      	ldr	r2, [r7, #0]
 8003178:	0352      	lsls	r2, r2, #13
 800317a:	0b52      	lsrs	r2, r2, #13
 800317c:	43d2      	mvns	r2, r2
 800317e:	401a      	ands	r2, r3
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8003184:	46c0      	nop			@ (mov r8, r8)
 8003186:	46bd      	mov	sp, r7
 8003188:	b002      	add	sp, #8
 800318a:	bd80      	pop	{r7, pc}

0800318c <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_1
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_2
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTimeY)
{
 800318c:	b580      	push	{r7, lr}
 800318e:	b084      	sub	sp, #16
 8003190:	af00      	add	r7, sp, #0
 8003192:	60f8      	str	r0, [r7, #12]
 8003194:	60b9      	str	r1, [r7, #8]
 8003196:	607a      	str	r2, [r7, #4]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->SMPR,
 8003198:	68fb      	ldr	r3, [r7, #12]
 800319a:	695b      	ldr	r3, [r3, #20]
 800319c:	68ba      	ldr	r2, [r7, #8]
 800319e:	0212      	lsls	r2, r2, #8
 80031a0:	43d2      	mvns	r2, r2
 80031a2:	401a      	ands	r2, r3
 80031a4:	68bb      	ldr	r3, [r7, #8]
 80031a6:	021b      	lsls	r3, r3, #8
 80031a8:	6879      	ldr	r1, [r7, #4]
 80031aa:	400b      	ands	r3, r1
 80031ac:	4904      	ldr	r1, [pc, #16]	@ (80031c0 <LL_ADC_SetChannelSamplingTime+0x34>)
 80031ae:	400b      	ands	r3, r1
 80031b0:	431a      	orrs	r2, r3
 80031b2:	68fb      	ldr	r3, [r7, #12]
 80031b4:	615a      	str	r2, [r3, #20]
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS),
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS) & (SamplingTimeY & ADC_SAMPLING_TIME_CH_MASK)
            );
}
 80031b6:	46c0      	nop			@ (mov r8, r8)
 80031b8:	46bd      	mov	sp, r7
 80031ba:	b004      	add	sp, #16
 80031bc:	bd80      	pop	{r7, pc}
 80031be:	46c0      	nop			@ (mov r8, r8)
 80031c0:	07ffff00 	.word	0x07ffff00

080031c4 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 80031c4:	b580      	push	{r7, lr}
 80031c6:	b082      	sub	sp, #8
 80031c8:	af00      	add	r7, sp, #0
 80031ca:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	689b      	ldr	r3, [r3, #8]
 80031d0:	4a05      	ldr	r2, [pc, #20]	@ (80031e8 <LL_ADC_EnableInternalRegulator+0x24>)
 80031d2:	4013      	ands	r3, r2
 80031d4:	2280      	movs	r2, #128	@ 0x80
 80031d6:	0552      	lsls	r2, r2, #21
 80031d8:	431a      	orrs	r2, r3
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 80031de:	46c0      	nop			@ (mov r8, r8)
 80031e0:	46bd      	mov	sp, r7
 80031e2:	b002      	add	sp, #8
 80031e4:	bd80      	pop	{r7, pc}
 80031e6:	46c0      	nop			@ (mov r8, r8)
 80031e8:	6fffffe8 	.word	0x6fffffe8

080031ec <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 80031ec:	b580      	push	{r7, lr}
 80031ee:	b082      	sub	sp, #8
 80031f0:	af00      	add	r7, sp, #0
 80031f2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	689a      	ldr	r2, [r3, #8]
 80031f8:	2380      	movs	r3, #128	@ 0x80
 80031fa:	055b      	lsls	r3, r3, #21
 80031fc:	401a      	ands	r2, r3
 80031fe:	2380      	movs	r3, #128	@ 0x80
 8003200:	055b      	lsls	r3, r3, #21
 8003202:	429a      	cmp	r2, r3
 8003204:	d101      	bne.n	800320a <LL_ADC_IsInternalRegulatorEnabled+0x1e>
 8003206:	2301      	movs	r3, #1
 8003208:	e000      	b.n	800320c <LL_ADC_IsInternalRegulatorEnabled+0x20>
 800320a:	2300      	movs	r3, #0
}
 800320c:	0018      	movs	r0, r3
 800320e:	46bd      	mov	sp, r7
 8003210:	b002      	add	sp, #8
 8003212:	bd80      	pop	{r7, pc}

08003214 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8003214:	b580      	push	{r7, lr}
 8003216:	b082      	sub	sp, #8
 8003218:	af00      	add	r7, sp, #0
 800321a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	689b      	ldr	r3, [r3, #8]
 8003220:	2201      	movs	r2, #1
 8003222:	4013      	ands	r3, r2
 8003224:	2b01      	cmp	r3, #1
 8003226:	d101      	bne.n	800322c <LL_ADC_IsEnabled+0x18>
 8003228:	2301      	movs	r3, #1
 800322a:	e000      	b.n	800322e <LL_ADC_IsEnabled+0x1a>
 800322c:	2300      	movs	r3, #0
}
 800322e:	0018      	movs	r0, r3
 8003230:	46bd      	mov	sp, r7
 8003232:	b002      	add	sp, #8
 8003234:	bd80      	pop	{r7, pc}

08003236 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8003236:	b580      	push	{r7, lr}
 8003238:	b082      	sub	sp, #8
 800323a:	af00      	add	r7, sp, #0
 800323c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	689b      	ldr	r3, [r3, #8]
 8003242:	2204      	movs	r2, #4
 8003244:	4013      	ands	r3, r2
 8003246:	2b04      	cmp	r3, #4
 8003248:	d101      	bne.n	800324e <LL_ADC_REG_IsConversionOngoing+0x18>
 800324a:	2301      	movs	r3, #1
 800324c:	e000      	b.n	8003250 <LL_ADC_REG_IsConversionOngoing+0x1a>
 800324e:	2300      	movs	r3, #0
}
 8003250:	0018      	movs	r0, r3
 8003252:	46bd      	mov	sp, r7
 8003254:	b002      	add	sp, #8
 8003256:	bd80      	pop	{r7, pc}

08003258 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8003258:	b580      	push	{r7, lr}
 800325a:	b088      	sub	sp, #32
 800325c:	af00      	add	r7, sp, #0
 800325e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003260:	231f      	movs	r3, #31
 8003262:	18fb      	adds	r3, r7, r3
 8003264:	2200      	movs	r2, #0
 8003266:	701a      	strb	r2, [r3, #0]
  uint32_t tmp_cfgr1 = 0UL;
 8003268:	2300      	movs	r3, #0
 800326a:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_cfgr2 = 0UL;
 800326c:	2300      	movs	r3, #0
 800326e:	617b      	str	r3, [r7, #20]
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8003270:	2300      	movs	r3, #0
 8003272:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	2b00      	cmp	r3, #0
 8003278:	d101      	bne.n	800327e <HAL_ADC_Init+0x26>
  {
    return HAL_ERROR;
 800327a:	2301      	movs	r3, #1
 800327c:	e17f      	b.n	800357e <HAL_ADC_Init+0x326>
  /* continuous mode is disabled.                                             */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003282:	2b00      	cmp	r3, #0
 8003284:	d10a      	bne.n	800329c <HAL_ADC_Init+0x44>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	0018      	movs	r0, r3
 800328a:	f7ff fcc5 	bl	8002c18 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	2200      	movs	r2, #0
 8003292:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	2254      	movs	r2, #84	@ 0x54
 8003298:	2100      	movs	r1, #0
 800329a:	5499      	strb	r1, [r3, r2]
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	0018      	movs	r0, r3
 80032a2:	f7ff ffa3 	bl	80031ec <LL_ADC_IsInternalRegulatorEnabled>
 80032a6:	1e03      	subs	r3, r0, #0
 80032a8:	d115      	bne.n	80032d6 <HAL_ADC_Init+0x7e>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	0018      	movs	r0, r3
 80032b0:	f7ff ff88 	bl	80031c4 <LL_ADC_EnableInternalRegulator>
    /* Delay for ADC stabilization time */
    /* Wait loop initialization and execution */
    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80032b4:	4bb4      	ldr	r3, [pc, #720]	@ (8003588 <HAL_ADC_Init+0x330>)
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	49b4      	ldr	r1, [pc, #720]	@ (800358c <HAL_ADC_Init+0x334>)
 80032ba:	0018      	movs	r0, r3
 80032bc:	f7fc ff24 	bl	8000108 <__udivsi3>
 80032c0:	0003      	movs	r3, r0
 80032c2:	3301      	adds	r3, #1
 80032c4:	005b      	lsls	r3, r3, #1
 80032c6:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80032c8:	e002      	b.n	80032d0 <HAL_ADC_Init+0x78>
    {
      wait_loop_index--;
 80032ca:	68fb      	ldr	r3, [r7, #12]
 80032cc:	3b01      	subs	r3, #1
 80032ce:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80032d0:	68fb      	ldr	r3, [r7, #12]
 80032d2:	2b00      	cmp	r3, #0
 80032d4:	d1f9      	bne.n	80032ca <HAL_ADC_Init+0x72>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	0018      	movs	r0, r3
 80032dc:	f7ff ff86 	bl	80031ec <LL_ADC_IsInternalRegulatorEnabled>
 80032e0:	1e03      	subs	r3, r0, #0
 80032e2:	d10f      	bne.n	8003304 <HAL_ADC_Init+0xac>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80032e8:	2210      	movs	r2, #16
 80032ea:	431a      	orrs	r2, r3
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80032f4:	2201      	movs	r2, #1
 80032f6:	431a      	orrs	r2, r3
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 80032fc:	231f      	movs	r3, #31
 80032fe:	18fb      	adds	r3, r7, r3
 8003300:	2201      	movs	r2, #1
 8003302:	701a      	strb	r2, [r3, #0]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	0018      	movs	r0, r3
 800330a:	f7ff ff94 	bl	8003236 <LL_ADC_REG_IsConversionOngoing>
 800330e:	0003      	movs	r3, r0
 8003310:	613b      	str	r3, [r7, #16]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003316:	2210      	movs	r2, #16
 8003318:	4013      	ands	r3, r2
 800331a:	d000      	beq.n	800331e <HAL_ADC_Init+0xc6>
 800331c:	e122      	b.n	8003564 <HAL_ADC_Init+0x30c>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 800331e:	693b      	ldr	r3, [r7, #16]
 8003320:	2b00      	cmp	r3, #0
 8003322:	d000      	beq.n	8003326 <HAL_ADC_Init+0xce>
 8003324:	e11e      	b.n	8003564 <HAL_ADC_Init+0x30c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800332a:	4a99      	ldr	r2, [pc, #612]	@ (8003590 <HAL_ADC_Init+0x338>)
 800332c:	4013      	ands	r3, r2
 800332e:	2202      	movs	r2, #2
 8003330:	431a      	orrs	r2, r3
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	659a      	str	r2, [r3, #88]	@ 0x58
    /*  - DMA continuous request                                              */
    /*  - Trigger frequency mode                                              */
    /* Note: If low power mode AutoPowerOff is enabled, ADC enable            */
    /*       and disable phases are performed automatically by hardware       */
    /*       (in this case, flag ADC_FLAG_RDY is not set).                    */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	0018      	movs	r0, r3
 800333c:	f7ff ff6a 	bl	8003214 <LL_ADC_IsEnabled>
 8003340:	1e03      	subs	r3, r0, #0
 8003342:	d000      	beq.n	8003346 <HAL_ADC_Init+0xee>
 8003344:	e0ad      	b.n	80034a2 <HAL_ADC_Init+0x24a>
      /* without needing to reconfigure all other ADC groups/channels         */
      /* parameters):                                                         */
      /*   - internal measurement paths (VrefInt, ...)                        */
      /*     (set into HAL_ADC_ConfigChannel() )                              */

      tmp_cfgr1 |= (hadc->Init.Resolution                                          |
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	689a      	ldr	r2, [r3, #8]
                    ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	7e1b      	ldrb	r3, [r3, #24]
 800334e:	039b      	lsls	r3, r3, #14
      tmp_cfgr1 |= (hadc->Init.Resolution                                          |
 8003350:	431a      	orrs	r2, r3
                    ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	7e5b      	ldrb	r3, [r3, #25]
 8003356:	03db      	lsls	r3, r3, #15
                    ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 8003358:	431a      	orrs	r2, r3
                    ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	7e9b      	ldrb	r3, [r3, #26]
 800335e:	035b      	lsls	r3, r3, #13
                    ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 8003360:	431a      	orrs	r2, r3
                    ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003366:	2b00      	cmp	r3, #0
 8003368:	d002      	beq.n	8003370 <HAL_ADC_Init+0x118>
 800336a:	2380      	movs	r3, #128	@ 0x80
 800336c:	015b      	lsls	r3, r3, #5
 800336e:	e000      	b.n	8003372 <HAL_ADC_Init+0x11a>
 8003370:	2300      	movs	r3, #0
                    ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 8003372:	431a      	orrs	r2, r3
                    hadc->Init.DataAlign                                           |
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	68db      	ldr	r3, [r3, #12]
                    ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 8003378:	431a      	orrs	r2, r3
                    ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	691b      	ldr	r3, [r3, #16]
 800337e:	2b00      	cmp	r3, #0
 8003380:	da04      	bge.n	800338c <HAL_ADC_Init+0x134>
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	691b      	ldr	r3, [r3, #16]
 8003386:	005b      	lsls	r3, r3, #1
 8003388:	085b      	lsrs	r3, r3, #1
 800338a:	e001      	b.n	8003390 <HAL_ADC_Init+0x138>
 800338c:	2380      	movs	r3, #128	@ 0x80
 800338e:	039b      	lsls	r3, r3, #14
                    hadc->Init.DataAlign                                           |
 8003390:	431a      	orrs	r2, r3
                    ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	212c      	movs	r1, #44	@ 0x2c
 8003396:	5c5b      	ldrb	r3, [r3, r1]
 8003398:	005b      	lsls	r3, r3, #1
                    ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 800339a:	4313      	orrs	r3, r2
      tmp_cfgr1 |= (hadc->Init.Resolution                                          |
 800339c:	69ba      	ldr	r2, [r7, #24]
 800339e:	4313      	orrs	r3, r2
 80033a0:	61bb      	str	r3, [r7, #24]

      /* Update setting of discontinuous mode only if continuous mode is disabled */
      if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	2220      	movs	r2, #32
 80033a6:	5c9b      	ldrb	r3, [r3, r2]
 80033a8:	2b01      	cmp	r3, #1
 80033aa:	d115      	bne.n	80033d8 <HAL_ADC_Init+0x180>
      {
        if (hadc->Init.ContinuousConvMode == DISABLE)
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	7e9b      	ldrb	r3, [r3, #26]
 80033b0:	2b00      	cmp	r3, #0
 80033b2:	d105      	bne.n	80033c0 <HAL_ADC_Init+0x168>
        {
          /* Enable the selected ADC group regular discontinuous mode */
          tmp_cfgr1 |= ADC_CFGR1_DISCEN;
 80033b4:	69bb      	ldr	r3, [r7, #24]
 80033b6:	2280      	movs	r2, #128	@ 0x80
 80033b8:	0252      	lsls	r2, r2, #9
 80033ba:	4313      	orrs	r3, r2
 80033bc:	61bb      	str	r3, [r7, #24]
 80033be:	e00b      	b.n	80033d8 <HAL_ADC_Init+0x180>
          /* ADC regular group discontinuous was intended to be enabled,        */
          /* but ADC regular group modes continuous and sequencer discontinuous */
          /* cannot be enabled simultaneously.                                  */

          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80033c4:	2220      	movs	r2, #32
 80033c6:	431a      	orrs	r2, r3
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80033d0:	2201      	movs	r2, #1
 80033d2:	431a      	orrs	r2, r3
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	65da      	str	r2, [r3, #92]	@ 0x5c
      /* Enable external trigger if trigger selection is different of software  */
      /* start.                                                                 */
      /* Note: This configuration keeps the hardware feature of parameter       */
      /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
      /*       software start.                                                  */
      if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033dc:	2b00      	cmp	r3, #0
 80033de:	d00a      	beq.n	80033f6 <HAL_ADC_Init+0x19e>
      {
        tmp_cfgr1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80033e4:	23e0      	movs	r3, #224	@ 0xe0
 80033e6:	005b      	lsls	r3, r3, #1
 80033e8:	401a      	ands	r2, r3
                      hadc->Init.ExternalTrigConvEdge);
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
        tmp_cfgr1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 80033ee:	4313      	orrs	r3, r2
 80033f0:	69ba      	ldr	r2, [r7, #24]
 80033f2:	4313      	orrs	r3, r2
 80033f4:	61bb      	str	r3, [r7, #24]
      }

      /* Update ADC configuration register with previous settings */
      MODIFY_REG(hadc->Instance->CFGR1,
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	68db      	ldr	r3, [r3, #12]
 80033fc:	4a65      	ldr	r2, [pc, #404]	@ (8003594 <HAL_ADC_Init+0x33c>)
 80033fe:	4013      	ands	r3, r2
 8003400:	0019      	movs	r1, r3
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	69ba      	ldr	r2, [r7, #24]
 8003408:	430a      	orrs	r2, r1
 800340a:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_ALIGN     |
                 ADC_CFGR1_SCANDIR   |
                 ADC_CFGR1_DMACFG,
                 tmp_cfgr1);

      tmp_cfgr2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	685b      	ldr	r3, [r3, #4]
 8003410:	0f9b      	lsrs	r3, r3, #30
 8003412:	079a      	lsls	r2, r3, #30
                    hadc->Init.TriggerFrequencyMode
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
      tmp_cfgr2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8003418:	4313      	orrs	r3, r2
 800341a:	697a      	ldr	r2, [r7, #20]
 800341c:	4313      	orrs	r3, r2
 800341e:	617b      	str	r3, [r7, #20]
                   );

      if (hadc->Init.OversamplingMode == ENABLE)
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	223c      	movs	r2, #60	@ 0x3c
 8003424:	5c9b      	ldrb	r3, [r3, r2]
 8003426:	2b01      	cmp	r3, #1
 8003428:	d111      	bne.n	800344e <HAL_ADC_Init+0x1f6>
      {
        tmp_cfgr2 |= (ADC_CFGR2_OVSE |
                      (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	685b      	ldr	r3, [r3, #4]
 800342e:	0f9b      	lsrs	r3, r3, #30
 8003430:	079a      	lsls	r2, r3, #30
                      hadc->Init.Oversampling.Ratio         |
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
                      (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8003436:	431a      	orrs	r2, r3
                      hadc->Init.Oversampling.RightBitShift |
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
                      hadc->Init.Oversampling.Ratio         |
 800343c:	431a      	orrs	r2, r3
                      hadc->Init.Oversampling.TriggeredMode
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
                      hadc->Init.Oversampling.RightBitShift |
 8003442:	431a      	orrs	r2, r3
        tmp_cfgr2 |= (ADC_CFGR2_OVSE |
 8003444:	697b      	ldr	r3, [r7, #20]
 8003446:	4313      	orrs	r3, r2
 8003448:	2201      	movs	r2, #1
 800344a:	4313      	orrs	r3, r2
 800344c:	617b      	str	r3, [r7, #20]
                     );
      }

      MODIFY_REG(hadc->Instance->CFGR2,
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	691b      	ldr	r3, [r3, #16]
 8003454:	4a50      	ldr	r2, [pc, #320]	@ (8003598 <HAL_ADC_Init+0x340>)
 8003456:	4013      	ands	r3, r2
 8003458:	0019      	movs	r1, r3
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	681b      	ldr	r3, [r3, #0]
 800345e:	697a      	ldr	r2, [r7, #20]
 8003460:	430a      	orrs	r2, r1
 8003462:	611a      	str	r2, [r3, #16]
                 ADC_CFGR2_TOVS,
                 tmp_cfgr2);

      /* Configuration of ADC clock mode: asynchronous clock source           */
      /* with selectable prescaler.                                           */
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	685a      	ldr	r2, [r3, #4]
 8003468:	23c0      	movs	r3, #192	@ 0xc0
 800346a:	061b      	lsls	r3, r3, #24
 800346c:	429a      	cmp	r2, r3
 800346e:	d018      	beq.n	80034a2 <HAL_ADC_Init+0x24a>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	685a      	ldr	r2, [r3, #4]
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 8003474:	2380      	movs	r3, #128	@ 0x80
 8003476:	05db      	lsls	r3, r3, #23
 8003478:	429a      	cmp	r2, r3
 800347a:	d012      	beq.n	80034a2 <HAL_ADC_Init+0x24a>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV4))
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	685a      	ldr	r2, [r3, #4]
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 8003480:	2380      	movs	r3, #128	@ 0x80
 8003482:	061b      	lsls	r3, r3, #24
 8003484:	429a      	cmp	r2, r3
 8003486:	d00c      	beq.n	80034a2 <HAL_ADC_Init+0x24a>
      {
        MODIFY_REG(ADC1_COMMON->CCR,
 8003488:	4b44      	ldr	r3, [pc, #272]	@ (800359c <HAL_ADC_Init+0x344>)
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	4a44      	ldr	r2, [pc, #272]	@ (80035a0 <HAL_ADC_Init+0x348>)
 800348e:	4013      	ands	r3, r2
 8003490:	0019      	movs	r1, r3
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	685a      	ldr	r2, [r3, #4]
 8003496:	23f0      	movs	r3, #240	@ 0xf0
 8003498:	039b      	lsls	r3, r3, #14
 800349a:	401a      	ands	r2, r3
 800349c:	4b3f      	ldr	r3, [pc, #252]	@ (800359c <HAL_ADC_Init+0x344>)
 800349e:	430a      	orrs	r2, r1
 80034a0:	601a      	str	r2, [r3, #0]
                   hadc->Init.ClockPrescaler & ADC_CCR_PRESC);
      }
    }

    /* Channel sampling time configuration */
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1, hadc->Init.SamplingTimeCommon1);
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	6818      	ldr	r0, [r3, #0]
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80034aa:	001a      	movs	r2, r3
 80034ac:	2100      	movs	r1, #0
 80034ae:	f7ff fdf6 	bl	800309e <LL_ADC_SetSamplingTimeCommonChannels>
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_2, hadc->Init.SamplingTimeCommon2);
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	6818      	ldr	r0, [r3, #0]
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80034ba:	493a      	ldr	r1, [pc, #232]	@ (80035a4 <HAL_ADC_Init+0x34c>)
 80034bc:	001a      	movs	r2, r3
 80034be:	f7ff fdee 	bl	800309e <LL_ADC_SetSamplingTimeCommonChannels>
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */
    /*   Channels must be configured into each rank using function            */
    /*   "HAL_ADC_ConfigChannel()".                                           */
    if (hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	691b      	ldr	r3, [r3, #16]
 80034c6:	2b00      	cmp	r3, #0
 80034c8:	d109      	bne.n	80034de <HAL_ADC_Init+0x286>
    {
      /* Set sequencer scan length by clearing ranks above rank 1             */
      /* and do not modify rank 1 value.                                      */
      SET_BIT(hadc->Instance->CHSELR,
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	2110      	movs	r1, #16
 80034d6:	4249      	negs	r1, r1
 80034d8:	430a      	orrs	r2, r1
 80034da:	629a      	str	r2, [r3, #40]	@ 0x28
 80034dc:	e018      	b.n	8003510 <HAL_ADC_Init+0x2b8>
              ADC_CHSELR_SQ2_TO_SQ8);
    }
    else if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	691a      	ldr	r2, [r3, #16]
 80034e2:	2380      	movs	r3, #128	@ 0x80
 80034e4:	039b      	lsls	r3, r3, #14
 80034e6:	429a      	cmp	r2, r3
 80034e8:	d112      	bne.n	8003510 <HAL_ADC_Init+0x2b8>
      /*          therefore after the first call of "HAL_ADC_Init()",       */
      /*          each rank corresponding to parameter "NbrOfConversion"    */
      /*          must be set using "HAL_ADC_ConfigChannel()".              */
      /*  - Set sequencer scan length by clearing ranks above maximum rank  */
      /*    and do not modify other ranks value.                            */
      MODIFY_REG(hadc->Instance->CHSELR,
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	69db      	ldr	r3, [r3, #28]
 80034f4:	3b01      	subs	r3, #1
 80034f6:	009b      	lsls	r3, r3, #2
 80034f8:	221c      	movs	r2, #28
 80034fa:	4013      	ands	r3, r2
 80034fc:	2210      	movs	r2, #16
 80034fe:	4252      	negs	r2, r2
 8003500:	409a      	lsls	r2, r3
 8003502:	0011      	movs	r1, r2
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	430a      	orrs	r2, r1
 800350e:	629a      	str	r2, [r3, #40]	@ 0x28
      /* Nothing to do */
    }

    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core peripheral clocking.        */
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	2100      	movs	r1, #0
 8003516:	0018      	movs	r0, r3
 8003518:	f7ff fdde 	bl	80030d8 <LL_ADC_GetSamplingTimeCommonChannels>
 800351c:	0002      	movs	r2, r0
        == hadc->Init.SamplingTimeCommon1)
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8003522:	429a      	cmp	r2, r3
 8003524:	d10b      	bne.n	800353e <HAL_ADC_Init+0x2e6>
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	2200      	movs	r2, #0
 800352a:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003530:	2203      	movs	r2, #3
 8003532:	4393      	bics	r3, r2
 8003534:	2201      	movs	r2, #1
 8003536:	431a      	orrs	r2, r3
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	659a      	str	r2, [r3, #88]	@ 0x58
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 800353c:	e01c      	b.n	8003578 <HAL_ADC_Init+0x320>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003542:	2212      	movs	r2, #18
 8003544:	4393      	bics	r3, r2
 8003546:	2210      	movs	r2, #16
 8003548:	431a      	orrs	r2, r3
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	659a      	str	r2, [r3, #88]	@ 0x58
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003552:	2201      	movs	r2, #1
 8003554:	431a      	orrs	r2, r3
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	65da      	str	r2, [r3, #92]	@ 0x5c

      tmp_hal_status = HAL_ERROR;
 800355a:	231f      	movs	r3, #31
 800355c:	18fb      	adds	r3, r7, r3
 800355e:	2201      	movs	r2, #1
 8003560:	701a      	strb	r2, [r3, #0]
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8003562:	e009      	b.n	8003578 <HAL_ADC_Init+0x320>

  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003568:	2210      	movs	r2, #16
 800356a:	431a      	orrs	r2, r3
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8003570:	231f      	movs	r3, #31
 8003572:	18fb      	adds	r3, r7, r3
 8003574:	2201      	movs	r2, #1
 8003576:	701a      	strb	r2, [r3, #0]
  }

  return tmp_hal_status;
 8003578:	231f      	movs	r3, #31
 800357a:	18fb      	adds	r3, r7, r3
 800357c:	781b      	ldrb	r3, [r3, #0]
}
 800357e:	0018      	movs	r0, r3
 8003580:	46bd      	mov	sp, r7
 8003582:	b008      	add	sp, #32
 8003584:	bd80      	pop	{r7, pc}
 8003586:	46c0      	nop			@ (mov r8, r8)
 8003588:	20000000 	.word	0x20000000
 800358c:	00030d40 	.word	0x00030d40
 8003590:	fffffefd 	.word	0xfffffefd
 8003594:	ffde0201 	.word	0xffde0201
 8003598:	1ffffc02 	.word	0x1ffffc02
 800359c:	40012708 	.word	0x40012708
 80035a0:	ffc3ffff 	.word	0xffc3ffff
 80035a4:	07ffff04 	.word	0x07ffff04

080035a8 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 80035a8:	b580      	push	{r7, lr}
 80035aa:	b086      	sub	sp, #24
 80035ac:	af00      	add	r7, sp, #0
 80035ae:	6078      	str	r0, [r7, #4]
 80035b0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80035b2:	2317      	movs	r3, #23
 80035b4:	18fb      	adds	r3, r7, r3
 80035b6:	2200      	movs	r2, #0
 80035b8:	701a      	strb	r2, [r3, #0]
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 80035ba:	2300      	movs	r3, #0
 80035bc:	60fb      	str	r3, [r7, #12]
    assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));

    assert_param(IS_ADC_REGULAR_RANK(pConfig->Rank));
  }

  __HAL_LOCK(hadc);
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	2254      	movs	r2, #84	@ 0x54
 80035c2:	5c9b      	ldrb	r3, [r3, r2]
 80035c4:	2b01      	cmp	r3, #1
 80035c6:	d101      	bne.n	80035cc <HAL_ADC_ConfigChannel+0x24>
 80035c8:	2302      	movs	r3, #2
 80035ca:	e1c0      	b.n	800394e <HAL_ADC_ConfigChannel+0x3a6>
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	2254      	movs	r2, #84	@ 0x54
 80035d0:	2101      	movs	r1, #1
 80035d2:	5499      	strb	r1, [r3, r2]
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	0018      	movs	r0, r3
 80035da:	f7ff fe2c 	bl	8003236 <LL_ADC_REG_IsConversionOngoing>
 80035de:	1e03      	subs	r3, r0, #0
 80035e0:	d000      	beq.n	80035e4 <HAL_ADC_ConfigChannel+0x3c>
 80035e2:	e1a3      	b.n	800392c <HAL_ADC_ConfigChannel+0x384>
    /* If sequencer set to not fully configurable with channel rank set to    */
    /* none, remove the channel from the sequencer.                           */
    /* Otherwise (sequencer set to fully configurable or to to not fully      */
    /* configurable with channel rank to be set), configure the selected      */
    /* channel.                                                               */
    if (pConfig->Rank != ADC_RANK_NONE)
 80035e4:	683b      	ldr	r3, [r7, #0]
 80035e6:	685b      	ldr	r3, [r3, #4]
 80035e8:	2b02      	cmp	r3, #2
 80035ea:	d100      	bne.n	80035ee <HAL_ADC_ConfigChannel+0x46>
 80035ec:	e143      	b.n	8003876 <HAL_ADC_ConfigChannel+0x2ce>
      /* Note: ADC channel configuration requires few ADC clock cycles        */
      /*       to be ready. Processing of ADC settings in this function       */
      /*       induce that a specific wait time is not necessary.             */
      /*       For more details on ADC channel configuration ready,           */
      /*       refer to function "LL_ADC_IsActiveFlag_CCRDY()".               */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	691a      	ldr	r2, [r3, #16]
 80035f2:	2380      	movs	r3, #128	@ 0x80
 80035f4:	061b      	lsls	r3, r3, #24
 80035f6:	429a      	cmp	r2, r3
 80035f8:	d004      	beq.n	8003604 <HAL_ADC_ConfigChannel+0x5c>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 80035fe:	4ac1      	ldr	r2, [pc, #772]	@ (8003904 <HAL_ADC_ConfigChannel+0x35c>)
 8003600:	4293      	cmp	r3, r2
 8003602:	d108      	bne.n	8003616 <HAL_ADC_ConfigChannel+0x6e>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Set the channel by enabling the corresponding bitfield.            */
        LL_ADC_REG_SetSequencerChAdd(hadc->Instance, pConfig->Channel);
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	681a      	ldr	r2, [r3, #0]
 8003608:	683b      	ldr	r3, [r7, #0]
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	0019      	movs	r1, r3
 800360e:	0010      	movs	r0, r2
 8003610:	f7ff fd99 	bl	8003146 <LL_ADC_REG_SetSequencerChAdd>
 8003614:	e0c9      	b.n	80037aa <HAL_ADC_ConfigChannel+0x202>
      {
        /* Sequencer set to fully configurable:                               */
        /* Set the channel by entering it into the selected rank.             */

        /* Memorize the channel set into variable in HAL ADC handle */
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800361a:	683b      	ldr	r3, [r7, #0]
 800361c:	685b      	ldr	r3, [r3, #4]
 800361e:	211f      	movs	r1, #31
 8003620:	400b      	ands	r3, r1
 8003622:	210f      	movs	r1, #15
 8003624:	4099      	lsls	r1, r3
 8003626:	000b      	movs	r3, r1
 8003628:	43db      	mvns	r3, r3
 800362a:	4013      	ands	r3, r2
 800362c:	0019      	movs	r1, r3
 800362e:	683b      	ldr	r3, [r7, #0]
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	035b      	lsls	r3, r3, #13
 8003634:	0b5b      	lsrs	r3, r3, #13
 8003636:	d105      	bne.n	8003644 <HAL_ADC_ConfigChannel+0x9c>
 8003638:	683b      	ldr	r3, [r7, #0]
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	0e9b      	lsrs	r3, r3, #26
 800363e:	221f      	movs	r2, #31
 8003640:	4013      	ands	r3, r2
 8003642:	e098      	b.n	8003776 <HAL_ADC_ConfigChannel+0x1ce>
 8003644:	683b      	ldr	r3, [r7, #0]
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	2201      	movs	r2, #1
 800364a:	4013      	ands	r3, r2
 800364c:	d000      	beq.n	8003650 <HAL_ADC_ConfigChannel+0xa8>
 800364e:	e091      	b.n	8003774 <HAL_ADC_ConfigChannel+0x1cc>
 8003650:	683b      	ldr	r3, [r7, #0]
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	2202      	movs	r2, #2
 8003656:	4013      	ands	r3, r2
 8003658:	d000      	beq.n	800365c <HAL_ADC_ConfigChannel+0xb4>
 800365a:	e089      	b.n	8003770 <HAL_ADC_ConfigChannel+0x1c8>
 800365c:	683b      	ldr	r3, [r7, #0]
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	2204      	movs	r2, #4
 8003662:	4013      	ands	r3, r2
 8003664:	d000      	beq.n	8003668 <HAL_ADC_ConfigChannel+0xc0>
 8003666:	e081      	b.n	800376c <HAL_ADC_ConfigChannel+0x1c4>
 8003668:	683b      	ldr	r3, [r7, #0]
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	2208      	movs	r2, #8
 800366e:	4013      	ands	r3, r2
 8003670:	d000      	beq.n	8003674 <HAL_ADC_ConfigChannel+0xcc>
 8003672:	e079      	b.n	8003768 <HAL_ADC_ConfigChannel+0x1c0>
 8003674:	683b      	ldr	r3, [r7, #0]
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	2210      	movs	r2, #16
 800367a:	4013      	ands	r3, r2
 800367c:	d000      	beq.n	8003680 <HAL_ADC_ConfigChannel+0xd8>
 800367e:	e071      	b.n	8003764 <HAL_ADC_ConfigChannel+0x1bc>
 8003680:	683b      	ldr	r3, [r7, #0]
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	2220      	movs	r2, #32
 8003686:	4013      	ands	r3, r2
 8003688:	d000      	beq.n	800368c <HAL_ADC_ConfigChannel+0xe4>
 800368a:	e069      	b.n	8003760 <HAL_ADC_ConfigChannel+0x1b8>
 800368c:	683b      	ldr	r3, [r7, #0]
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	2240      	movs	r2, #64	@ 0x40
 8003692:	4013      	ands	r3, r2
 8003694:	d000      	beq.n	8003698 <HAL_ADC_ConfigChannel+0xf0>
 8003696:	e061      	b.n	800375c <HAL_ADC_ConfigChannel+0x1b4>
 8003698:	683b      	ldr	r3, [r7, #0]
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	2280      	movs	r2, #128	@ 0x80
 800369e:	4013      	ands	r3, r2
 80036a0:	d000      	beq.n	80036a4 <HAL_ADC_ConfigChannel+0xfc>
 80036a2:	e059      	b.n	8003758 <HAL_ADC_ConfigChannel+0x1b0>
 80036a4:	683b      	ldr	r3, [r7, #0]
 80036a6:	681a      	ldr	r2, [r3, #0]
 80036a8:	2380      	movs	r3, #128	@ 0x80
 80036aa:	005b      	lsls	r3, r3, #1
 80036ac:	4013      	ands	r3, r2
 80036ae:	d151      	bne.n	8003754 <HAL_ADC_ConfigChannel+0x1ac>
 80036b0:	683b      	ldr	r3, [r7, #0]
 80036b2:	681a      	ldr	r2, [r3, #0]
 80036b4:	2380      	movs	r3, #128	@ 0x80
 80036b6:	009b      	lsls	r3, r3, #2
 80036b8:	4013      	ands	r3, r2
 80036ba:	d149      	bne.n	8003750 <HAL_ADC_ConfigChannel+0x1a8>
 80036bc:	683b      	ldr	r3, [r7, #0]
 80036be:	681a      	ldr	r2, [r3, #0]
 80036c0:	2380      	movs	r3, #128	@ 0x80
 80036c2:	00db      	lsls	r3, r3, #3
 80036c4:	4013      	ands	r3, r2
 80036c6:	d141      	bne.n	800374c <HAL_ADC_ConfigChannel+0x1a4>
 80036c8:	683b      	ldr	r3, [r7, #0]
 80036ca:	681a      	ldr	r2, [r3, #0]
 80036cc:	2380      	movs	r3, #128	@ 0x80
 80036ce:	011b      	lsls	r3, r3, #4
 80036d0:	4013      	ands	r3, r2
 80036d2:	d139      	bne.n	8003748 <HAL_ADC_ConfigChannel+0x1a0>
 80036d4:	683b      	ldr	r3, [r7, #0]
 80036d6:	681a      	ldr	r2, [r3, #0]
 80036d8:	2380      	movs	r3, #128	@ 0x80
 80036da:	015b      	lsls	r3, r3, #5
 80036dc:	4013      	ands	r3, r2
 80036de:	d131      	bne.n	8003744 <HAL_ADC_ConfigChannel+0x19c>
 80036e0:	683b      	ldr	r3, [r7, #0]
 80036e2:	681a      	ldr	r2, [r3, #0]
 80036e4:	2380      	movs	r3, #128	@ 0x80
 80036e6:	019b      	lsls	r3, r3, #6
 80036e8:	4013      	ands	r3, r2
 80036ea:	d129      	bne.n	8003740 <HAL_ADC_ConfigChannel+0x198>
 80036ec:	683b      	ldr	r3, [r7, #0]
 80036ee:	681a      	ldr	r2, [r3, #0]
 80036f0:	2380      	movs	r3, #128	@ 0x80
 80036f2:	01db      	lsls	r3, r3, #7
 80036f4:	4013      	ands	r3, r2
 80036f6:	d121      	bne.n	800373c <HAL_ADC_ConfigChannel+0x194>
 80036f8:	683b      	ldr	r3, [r7, #0]
 80036fa:	681a      	ldr	r2, [r3, #0]
 80036fc:	2380      	movs	r3, #128	@ 0x80
 80036fe:	021b      	lsls	r3, r3, #8
 8003700:	4013      	ands	r3, r2
 8003702:	d119      	bne.n	8003738 <HAL_ADC_ConfigChannel+0x190>
 8003704:	683b      	ldr	r3, [r7, #0]
 8003706:	681a      	ldr	r2, [r3, #0]
 8003708:	2380      	movs	r3, #128	@ 0x80
 800370a:	025b      	lsls	r3, r3, #9
 800370c:	4013      	ands	r3, r2
 800370e:	d111      	bne.n	8003734 <HAL_ADC_ConfigChannel+0x18c>
 8003710:	683b      	ldr	r3, [r7, #0]
 8003712:	681a      	ldr	r2, [r3, #0]
 8003714:	2380      	movs	r3, #128	@ 0x80
 8003716:	029b      	lsls	r3, r3, #10
 8003718:	4013      	ands	r3, r2
 800371a:	d109      	bne.n	8003730 <HAL_ADC_ConfigChannel+0x188>
 800371c:	683b      	ldr	r3, [r7, #0]
 800371e:	681a      	ldr	r2, [r3, #0]
 8003720:	2380      	movs	r3, #128	@ 0x80
 8003722:	02db      	lsls	r3, r3, #11
 8003724:	4013      	ands	r3, r2
 8003726:	d001      	beq.n	800372c <HAL_ADC_ConfigChannel+0x184>
 8003728:	2312      	movs	r3, #18
 800372a:	e024      	b.n	8003776 <HAL_ADC_ConfigChannel+0x1ce>
 800372c:	2300      	movs	r3, #0
 800372e:	e022      	b.n	8003776 <HAL_ADC_ConfigChannel+0x1ce>
 8003730:	2311      	movs	r3, #17
 8003732:	e020      	b.n	8003776 <HAL_ADC_ConfigChannel+0x1ce>
 8003734:	2310      	movs	r3, #16
 8003736:	e01e      	b.n	8003776 <HAL_ADC_ConfigChannel+0x1ce>
 8003738:	230f      	movs	r3, #15
 800373a:	e01c      	b.n	8003776 <HAL_ADC_ConfigChannel+0x1ce>
 800373c:	230e      	movs	r3, #14
 800373e:	e01a      	b.n	8003776 <HAL_ADC_ConfigChannel+0x1ce>
 8003740:	230d      	movs	r3, #13
 8003742:	e018      	b.n	8003776 <HAL_ADC_ConfigChannel+0x1ce>
 8003744:	230c      	movs	r3, #12
 8003746:	e016      	b.n	8003776 <HAL_ADC_ConfigChannel+0x1ce>
 8003748:	230b      	movs	r3, #11
 800374a:	e014      	b.n	8003776 <HAL_ADC_ConfigChannel+0x1ce>
 800374c:	230a      	movs	r3, #10
 800374e:	e012      	b.n	8003776 <HAL_ADC_ConfigChannel+0x1ce>
 8003750:	2309      	movs	r3, #9
 8003752:	e010      	b.n	8003776 <HAL_ADC_ConfigChannel+0x1ce>
 8003754:	2308      	movs	r3, #8
 8003756:	e00e      	b.n	8003776 <HAL_ADC_ConfigChannel+0x1ce>
 8003758:	2307      	movs	r3, #7
 800375a:	e00c      	b.n	8003776 <HAL_ADC_ConfigChannel+0x1ce>
 800375c:	2306      	movs	r3, #6
 800375e:	e00a      	b.n	8003776 <HAL_ADC_ConfigChannel+0x1ce>
 8003760:	2305      	movs	r3, #5
 8003762:	e008      	b.n	8003776 <HAL_ADC_ConfigChannel+0x1ce>
 8003764:	2304      	movs	r3, #4
 8003766:	e006      	b.n	8003776 <HAL_ADC_ConfigChannel+0x1ce>
 8003768:	2303      	movs	r3, #3
 800376a:	e004      	b.n	8003776 <HAL_ADC_ConfigChannel+0x1ce>
 800376c:	2302      	movs	r3, #2
 800376e:	e002      	b.n	8003776 <HAL_ADC_ConfigChannel+0x1ce>
 8003770:	2301      	movs	r3, #1
 8003772:	e000      	b.n	8003776 <HAL_ADC_ConfigChannel+0x1ce>
 8003774:	2300      	movs	r3, #0
 8003776:	683a      	ldr	r2, [r7, #0]
 8003778:	6852      	ldr	r2, [r2, #4]
 800377a:	201f      	movs	r0, #31
 800377c:	4002      	ands	r2, r0
 800377e:	4093      	lsls	r3, r2
 8003780:	000a      	movs	r2, r1
 8003782:	431a      	orrs	r2, r3
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	661a      	str	r2, [r3, #96]	@ 0x60

        /* If the selected rank is below ADC group regular sequencer length,  */
        /* apply the configuration in ADC register.                           */
        /* Note: Otherwise, configuration is not applied.                     */
        /*       To apply it, parameter'NbrOfConversion' must be increased.   */
        if (((pConfig->Rank >> 2UL) + 1UL) <= hadc->Init.NbrOfConversion)
 8003788:	683b      	ldr	r3, [r7, #0]
 800378a:	685b      	ldr	r3, [r3, #4]
 800378c:	089b      	lsrs	r3, r3, #2
 800378e:	1c5a      	adds	r2, r3, #1
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	69db      	ldr	r3, [r3, #28]
 8003794:	429a      	cmp	r2, r3
 8003796:	d808      	bhi.n	80037aa <HAL_ADC_ConfigChannel+0x202>
        {
          LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	6818      	ldr	r0, [r3, #0]
 800379c:	683b      	ldr	r3, [r7, #0]
 800379e:	6859      	ldr	r1, [r3, #4]
 80037a0:	683b      	ldr	r3, [r7, #0]
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	001a      	movs	r2, r3
 80037a6:	f7ff fcae 	bl	8003106 <LL_ADC_REG_SetSequencerRanks>
        }
      }

      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	6818      	ldr	r0, [r3, #0]
 80037ae:	683b      	ldr	r3, [r7, #0]
 80037b0:	6819      	ldr	r1, [r3, #0]
 80037b2:	683b      	ldr	r3, [r7, #0]
 80037b4:	689b      	ldr	r3, [r3, #8]
 80037b6:	001a      	movs	r2, r3
 80037b8:	f7ff fce8 	bl	800318c <LL_ADC_SetChannelSamplingTime>
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 80037bc:	683b      	ldr	r3, [r7, #0]
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	2b00      	cmp	r3, #0
 80037c2:	db00      	blt.n	80037c6 <HAL_ADC_ConfigChannel+0x21e>
 80037c4:	e0bc      	b.n	8003940 <HAL_ADC_ConfigChannel+0x398>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80037c6:	4b50      	ldr	r3, [pc, #320]	@ (8003908 <HAL_ADC_ConfigChannel+0x360>)
 80037c8:	0018      	movs	r0, r3
 80037ca:	f7ff fc5b 	bl	8003084 <LL_ADC_GetCommonPathInternalCh>
 80037ce:	0003      	movs	r3, r0
 80037d0:	613b      	str	r3, [r7, #16]

        /* If the requested internal measurement path has already been enabled,   */
        /* bypass the configuration processing.                                   */
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 80037d2:	683b      	ldr	r3, [r7, #0]
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	4a4d      	ldr	r2, [pc, #308]	@ (800390c <HAL_ADC_ConfigChannel+0x364>)
 80037d8:	4293      	cmp	r3, r2
 80037da:	d122      	bne.n	8003822 <HAL_ADC_ConfigChannel+0x27a>
            ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80037dc:	693a      	ldr	r2, [r7, #16]
 80037de:	2380      	movs	r3, #128	@ 0x80
 80037e0:	041b      	lsls	r3, r3, #16
 80037e2:	4013      	ands	r3, r2
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 80037e4:	d11d      	bne.n	8003822 <HAL_ADC_ConfigChannel+0x27a>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80037e6:	693b      	ldr	r3, [r7, #16]
 80037e8:	2280      	movs	r2, #128	@ 0x80
 80037ea:	0412      	lsls	r2, r2, #16
 80037ec:	4313      	orrs	r3, r2
 80037ee:	4a46      	ldr	r2, [pc, #280]	@ (8003908 <HAL_ADC_ConfigChannel+0x360>)
 80037f0:	0019      	movs	r1, r3
 80037f2:	0010      	movs	r0, r2
 80037f4:	f7ff fc32 	bl	800305c <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80037f8:	4b45      	ldr	r3, [pc, #276]	@ (8003910 <HAL_ADC_ConfigChannel+0x368>)
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	4945      	ldr	r1, [pc, #276]	@ (8003914 <HAL_ADC_ConfigChannel+0x36c>)
 80037fe:	0018      	movs	r0, r3
 8003800:	f7fc fc82 	bl	8000108 <__udivsi3>
 8003804:	0003      	movs	r3, r0
 8003806:	1c5a      	adds	r2, r3, #1
 8003808:	0013      	movs	r3, r2
 800380a:	005b      	lsls	r3, r3, #1
 800380c:	189b      	adds	r3, r3, r2
 800380e:	009b      	lsls	r3, r3, #2
 8003810:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8003812:	e002      	b.n	800381a <HAL_ADC_ConfigChannel+0x272>
          {
            wait_loop_index--;
 8003814:	68fb      	ldr	r3, [r7, #12]
 8003816:	3b01      	subs	r3, #1
 8003818:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 800381a:	68fb      	ldr	r3, [r7, #12]
 800381c:	2b00      	cmp	r3, #0
 800381e:	d1f9      	bne.n	8003814 <HAL_ADC_ConfigChannel+0x26c>
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8003820:	e08e      	b.n	8003940 <HAL_ADC_ConfigChannel+0x398>
          }
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8003822:	683b      	ldr	r3, [r7, #0]
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	4a3c      	ldr	r2, [pc, #240]	@ (8003918 <HAL_ADC_ConfigChannel+0x370>)
 8003828:	4293      	cmp	r3, r2
 800382a:	d10e      	bne.n	800384a <HAL_ADC_ConfigChannel+0x2a2>
                 && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 800382c:	693a      	ldr	r2, [r7, #16]
 800382e:	2380      	movs	r3, #128	@ 0x80
 8003830:	045b      	lsls	r3, r3, #17
 8003832:	4013      	ands	r3, r2
 8003834:	d109      	bne.n	800384a <HAL_ADC_ConfigChannel+0x2a2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003836:	693b      	ldr	r3, [r7, #16]
 8003838:	2280      	movs	r2, #128	@ 0x80
 800383a:	0452      	lsls	r2, r2, #17
 800383c:	4313      	orrs	r3, r2
 800383e:	4a32      	ldr	r2, [pc, #200]	@ (8003908 <HAL_ADC_ConfigChannel+0x360>)
 8003840:	0019      	movs	r1, r3
 8003842:	0010      	movs	r0, r2
 8003844:	f7ff fc0a 	bl	800305c <LL_ADC_SetCommonPathInternalCh>
 8003848:	e07a      	b.n	8003940 <HAL_ADC_ConfigChannel+0x398>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 800384a:	683b      	ldr	r3, [r7, #0]
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	4a33      	ldr	r2, [pc, #204]	@ (800391c <HAL_ADC_ConfigChannel+0x374>)
 8003850:	4293      	cmp	r3, r2
 8003852:	d000      	beq.n	8003856 <HAL_ADC_ConfigChannel+0x2ae>
 8003854:	e074      	b.n	8003940 <HAL_ADC_ConfigChannel+0x398>
                 ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8003856:	693a      	ldr	r2, [r7, #16]
 8003858:	2380      	movs	r3, #128	@ 0x80
 800385a:	03db      	lsls	r3, r3, #15
 800385c:	4013      	ands	r3, r2
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 800385e:	d000      	beq.n	8003862 <HAL_ADC_ConfigChannel+0x2ba>
 8003860:	e06e      	b.n	8003940 <HAL_ADC_ConfigChannel+0x398>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003862:	693b      	ldr	r3, [r7, #16]
 8003864:	2280      	movs	r2, #128	@ 0x80
 8003866:	03d2      	lsls	r2, r2, #15
 8003868:	4313      	orrs	r3, r2
 800386a:	4a27      	ldr	r2, [pc, #156]	@ (8003908 <HAL_ADC_ConfigChannel+0x360>)
 800386c:	0019      	movs	r1, r3
 800386e:	0010      	movs	r0, r2
 8003870:	f7ff fbf4 	bl	800305c <LL_ADC_SetCommonPathInternalCh>
 8003874:	e064      	b.n	8003940 <HAL_ADC_ConfigChannel+0x398>
      /* Regular sequencer configuration */
      /* Note: Case of sequencer set to fully configurable:                   */
      /*       Sequencer rank cannot be disabled, only affected to            */
      /*       another channel.                                               */
      /*       To remove a rank, use parameter 'NbrOfConversion".             */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	691a      	ldr	r2, [r3, #16]
 800387a:	2380      	movs	r3, #128	@ 0x80
 800387c:	061b      	lsls	r3, r3, #24
 800387e:	429a      	cmp	r2, r3
 8003880:	d004      	beq.n	800388c <HAL_ADC_ConfigChannel+0x2e4>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8003886:	4a1f      	ldr	r2, [pc, #124]	@ (8003904 <HAL_ADC_ConfigChannel+0x35c>)
 8003888:	4293      	cmp	r3, r2
 800388a:	d107      	bne.n	800389c <HAL_ADC_ConfigChannel+0x2f4>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Reset the channel by disabling the corresponding bitfield.         */
        LL_ADC_REG_SetSequencerChRem(hadc->Instance, pConfig->Channel);
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	681a      	ldr	r2, [r3, #0]
 8003890:	683b      	ldr	r3, [r7, #0]
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	0019      	movs	r1, r3
 8003896:	0010      	movs	r0, r2
 8003898:	f7ff fc66 	bl	8003168 <LL_ADC_REG_SetSequencerChRem>
      }

      /* Management of internal measurement channels: Vbat/VrefInt/TempSensor.  */
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 800389c:	683b      	ldr	r3, [r7, #0]
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	2b00      	cmp	r3, #0
 80038a2:	da4d      	bge.n	8003940 <HAL_ADC_ConfigChannel+0x398>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80038a4:	4b18      	ldr	r3, [pc, #96]	@ (8003908 <HAL_ADC_ConfigChannel+0x360>)
 80038a6:	0018      	movs	r0, r3
 80038a8:	f7ff fbec 	bl	8003084 <LL_ADC_GetCommonPathInternalCh>
 80038ac:	0003      	movs	r3, r0
 80038ae:	613b      	str	r3, [r7, #16]

        if (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80038b0:	683b      	ldr	r3, [r7, #0]
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	4a15      	ldr	r2, [pc, #84]	@ (800390c <HAL_ADC_ConfigChannel+0x364>)
 80038b6:	4293      	cmp	r3, r2
 80038b8:	d108      	bne.n	80038cc <HAL_ADC_ConfigChannel+0x324>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80038ba:	693b      	ldr	r3, [r7, #16]
 80038bc:	4a18      	ldr	r2, [pc, #96]	@ (8003920 <HAL_ADC_ConfigChannel+0x378>)
 80038be:	4013      	ands	r3, r2
 80038c0:	4a11      	ldr	r2, [pc, #68]	@ (8003908 <HAL_ADC_ConfigChannel+0x360>)
 80038c2:	0019      	movs	r1, r3
 80038c4:	0010      	movs	r0, r2
 80038c6:	f7ff fbc9 	bl	800305c <LL_ADC_SetCommonPathInternalCh>
 80038ca:	e039      	b.n	8003940 <HAL_ADC_ConfigChannel+0x398>
                                         ~LL_ADC_PATH_INTERNAL_TEMPSENSOR & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VBAT)
 80038cc:	683b      	ldr	r3, [r7, #0]
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	4a11      	ldr	r2, [pc, #68]	@ (8003918 <HAL_ADC_ConfigChannel+0x370>)
 80038d2:	4293      	cmp	r3, r2
 80038d4:	d108      	bne.n	80038e8 <HAL_ADC_ConfigChannel+0x340>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80038d6:	693b      	ldr	r3, [r7, #16]
 80038d8:	4a12      	ldr	r2, [pc, #72]	@ (8003924 <HAL_ADC_ConfigChannel+0x37c>)
 80038da:	4013      	ands	r3, r2
 80038dc:	4a0a      	ldr	r2, [pc, #40]	@ (8003908 <HAL_ADC_ConfigChannel+0x360>)
 80038de:	0019      	movs	r1, r3
 80038e0:	0010      	movs	r0, r2
 80038e2:	f7ff fbbb 	bl	800305c <LL_ADC_SetCommonPathInternalCh>
 80038e6:	e02b      	b.n	8003940 <HAL_ADC_ConfigChannel+0x398>
                                         ~LL_ADC_PATH_INTERNAL_VBAT & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VREFINT)
 80038e8:	683b      	ldr	r3, [r7, #0]
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	4a0b      	ldr	r2, [pc, #44]	@ (800391c <HAL_ADC_ConfigChannel+0x374>)
 80038ee:	4293      	cmp	r3, r2
 80038f0:	d126      	bne.n	8003940 <HAL_ADC_ConfigChannel+0x398>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80038f2:	693b      	ldr	r3, [r7, #16]
 80038f4:	4a0c      	ldr	r2, [pc, #48]	@ (8003928 <HAL_ADC_ConfigChannel+0x380>)
 80038f6:	4013      	ands	r3, r2
 80038f8:	4a03      	ldr	r2, [pc, #12]	@ (8003908 <HAL_ADC_ConfigChannel+0x360>)
 80038fa:	0019      	movs	r1, r3
 80038fc:	0010      	movs	r0, r2
 80038fe:	f7ff fbad 	bl	800305c <LL_ADC_SetCommonPathInternalCh>
 8003902:	e01d      	b.n	8003940 <HAL_ADC_ConfigChannel+0x398>
 8003904:	80000004 	.word	0x80000004
 8003908:	40012708 	.word	0x40012708
 800390c:	b0001000 	.word	0xb0001000
 8003910:	20000000 	.word	0x20000000
 8003914:	00030d40 	.word	0x00030d40
 8003918:	b8004000 	.word	0xb8004000
 800391c:	b4002000 	.word	0xb4002000
 8003920:	ff7fffff 	.word	0xff7fffff
 8003924:	feffffff 	.word	0xfeffffff
 8003928:	ffbfffff 	.word	0xffbfffff
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003930:	2220      	movs	r2, #32
 8003932:	431a      	orrs	r2, r3
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8003938:	2317      	movs	r3, #23
 800393a:	18fb      	adds	r3, r7, r3
 800393c:	2201      	movs	r2, #1
 800393e:	701a      	strb	r2, [r3, #0]
  }

  __HAL_UNLOCK(hadc);
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	2254      	movs	r2, #84	@ 0x54
 8003944:	2100      	movs	r1, #0
 8003946:	5499      	strb	r1, [r3, r2]

  return tmp_hal_status;
 8003948:	2317      	movs	r3, #23
 800394a:	18fb      	adds	r3, r7, r3
 800394c:	781b      	ldrb	r3, [r3, #0]
}
 800394e:	0018      	movs	r0, r3
 8003950:	46bd      	mov	sp, r7
 8003952:	b006      	add	sp, #24
 8003954:	bd80      	pop	{r7, pc}
 8003956:	46c0      	nop			@ (mov r8, r8)

08003958 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003958:	b590      	push	{r4, r7, lr}
 800395a:	b083      	sub	sp, #12
 800395c:	af00      	add	r7, sp, #0
 800395e:	0002      	movs	r2, r0
 8003960:	6039      	str	r1, [r7, #0]
 8003962:	1dfb      	adds	r3, r7, #7
 8003964:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8003966:	1dfb      	adds	r3, r7, #7
 8003968:	781b      	ldrb	r3, [r3, #0]
 800396a:	2b7f      	cmp	r3, #127	@ 0x7f
 800396c:	d828      	bhi.n	80039c0 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800396e:	4a2f      	ldr	r2, [pc, #188]	@ (8003a2c <__NVIC_SetPriority+0xd4>)
 8003970:	1dfb      	adds	r3, r7, #7
 8003972:	781b      	ldrb	r3, [r3, #0]
 8003974:	b25b      	sxtb	r3, r3
 8003976:	089b      	lsrs	r3, r3, #2
 8003978:	33c0      	adds	r3, #192	@ 0xc0
 800397a:	009b      	lsls	r3, r3, #2
 800397c:	589b      	ldr	r3, [r3, r2]
 800397e:	1dfa      	adds	r2, r7, #7
 8003980:	7812      	ldrb	r2, [r2, #0]
 8003982:	0011      	movs	r1, r2
 8003984:	2203      	movs	r2, #3
 8003986:	400a      	ands	r2, r1
 8003988:	00d2      	lsls	r2, r2, #3
 800398a:	21ff      	movs	r1, #255	@ 0xff
 800398c:	4091      	lsls	r1, r2
 800398e:	000a      	movs	r2, r1
 8003990:	43d2      	mvns	r2, r2
 8003992:	401a      	ands	r2, r3
 8003994:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8003996:	683b      	ldr	r3, [r7, #0]
 8003998:	019b      	lsls	r3, r3, #6
 800399a:	22ff      	movs	r2, #255	@ 0xff
 800399c:	401a      	ands	r2, r3
 800399e:	1dfb      	adds	r3, r7, #7
 80039a0:	781b      	ldrb	r3, [r3, #0]
 80039a2:	0018      	movs	r0, r3
 80039a4:	2303      	movs	r3, #3
 80039a6:	4003      	ands	r3, r0
 80039a8:	00db      	lsls	r3, r3, #3
 80039aa:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80039ac:	481f      	ldr	r0, [pc, #124]	@ (8003a2c <__NVIC_SetPriority+0xd4>)
 80039ae:	1dfb      	adds	r3, r7, #7
 80039b0:	781b      	ldrb	r3, [r3, #0]
 80039b2:	b25b      	sxtb	r3, r3
 80039b4:	089b      	lsrs	r3, r3, #2
 80039b6:	430a      	orrs	r2, r1
 80039b8:	33c0      	adds	r3, #192	@ 0xc0
 80039ba:	009b      	lsls	r3, r3, #2
 80039bc:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 80039be:	e031      	b.n	8003a24 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80039c0:	4a1b      	ldr	r2, [pc, #108]	@ (8003a30 <__NVIC_SetPriority+0xd8>)
 80039c2:	1dfb      	adds	r3, r7, #7
 80039c4:	781b      	ldrb	r3, [r3, #0]
 80039c6:	0019      	movs	r1, r3
 80039c8:	230f      	movs	r3, #15
 80039ca:	400b      	ands	r3, r1
 80039cc:	3b08      	subs	r3, #8
 80039ce:	089b      	lsrs	r3, r3, #2
 80039d0:	3306      	adds	r3, #6
 80039d2:	009b      	lsls	r3, r3, #2
 80039d4:	18d3      	adds	r3, r2, r3
 80039d6:	3304      	adds	r3, #4
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	1dfa      	adds	r2, r7, #7
 80039dc:	7812      	ldrb	r2, [r2, #0]
 80039de:	0011      	movs	r1, r2
 80039e0:	2203      	movs	r2, #3
 80039e2:	400a      	ands	r2, r1
 80039e4:	00d2      	lsls	r2, r2, #3
 80039e6:	21ff      	movs	r1, #255	@ 0xff
 80039e8:	4091      	lsls	r1, r2
 80039ea:	000a      	movs	r2, r1
 80039ec:	43d2      	mvns	r2, r2
 80039ee:	401a      	ands	r2, r3
 80039f0:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80039f2:	683b      	ldr	r3, [r7, #0]
 80039f4:	019b      	lsls	r3, r3, #6
 80039f6:	22ff      	movs	r2, #255	@ 0xff
 80039f8:	401a      	ands	r2, r3
 80039fa:	1dfb      	adds	r3, r7, #7
 80039fc:	781b      	ldrb	r3, [r3, #0]
 80039fe:	0018      	movs	r0, r3
 8003a00:	2303      	movs	r3, #3
 8003a02:	4003      	ands	r3, r0
 8003a04:	00db      	lsls	r3, r3, #3
 8003a06:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003a08:	4809      	ldr	r0, [pc, #36]	@ (8003a30 <__NVIC_SetPriority+0xd8>)
 8003a0a:	1dfb      	adds	r3, r7, #7
 8003a0c:	781b      	ldrb	r3, [r3, #0]
 8003a0e:	001c      	movs	r4, r3
 8003a10:	230f      	movs	r3, #15
 8003a12:	4023      	ands	r3, r4
 8003a14:	3b08      	subs	r3, #8
 8003a16:	089b      	lsrs	r3, r3, #2
 8003a18:	430a      	orrs	r2, r1
 8003a1a:	3306      	adds	r3, #6
 8003a1c:	009b      	lsls	r3, r3, #2
 8003a1e:	18c3      	adds	r3, r0, r3
 8003a20:	3304      	adds	r3, #4
 8003a22:	601a      	str	r2, [r3, #0]
}
 8003a24:	46c0      	nop			@ (mov r8, r8)
 8003a26:	46bd      	mov	sp, r7
 8003a28:	b003      	add	sp, #12
 8003a2a:	bd90      	pop	{r4, r7, pc}
 8003a2c:	e000e100 	.word	0xe000e100
 8003a30:	e000ed00 	.word	0xe000ed00

08003a34 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003a34:	b580      	push	{r7, lr}
 8003a36:	b082      	sub	sp, #8
 8003a38:	af00      	add	r7, sp, #0
 8003a3a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	1e5a      	subs	r2, r3, #1
 8003a40:	2380      	movs	r3, #128	@ 0x80
 8003a42:	045b      	lsls	r3, r3, #17
 8003a44:	429a      	cmp	r2, r3
 8003a46:	d301      	bcc.n	8003a4c <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003a48:	2301      	movs	r3, #1
 8003a4a:	e010      	b.n	8003a6e <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003a4c:	4b0a      	ldr	r3, [pc, #40]	@ (8003a78 <SysTick_Config+0x44>)
 8003a4e:	687a      	ldr	r2, [r7, #4]
 8003a50:	3a01      	subs	r2, #1
 8003a52:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003a54:	2301      	movs	r3, #1
 8003a56:	425b      	negs	r3, r3
 8003a58:	2103      	movs	r1, #3
 8003a5a:	0018      	movs	r0, r3
 8003a5c:	f7ff ff7c 	bl	8003958 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003a60:	4b05      	ldr	r3, [pc, #20]	@ (8003a78 <SysTick_Config+0x44>)
 8003a62:	2200      	movs	r2, #0
 8003a64:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003a66:	4b04      	ldr	r3, [pc, #16]	@ (8003a78 <SysTick_Config+0x44>)
 8003a68:	2207      	movs	r2, #7
 8003a6a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003a6c:	2300      	movs	r3, #0
}
 8003a6e:	0018      	movs	r0, r3
 8003a70:	46bd      	mov	sp, r7
 8003a72:	b002      	add	sp, #8
 8003a74:	bd80      	pop	{r7, pc}
 8003a76:	46c0      	nop			@ (mov r8, r8)
 8003a78:	e000e010 	.word	0xe000e010

08003a7c <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003a7c:	b580      	push	{r7, lr}
 8003a7e:	b084      	sub	sp, #16
 8003a80:	af00      	add	r7, sp, #0
 8003a82:	60b9      	str	r1, [r7, #8]
 8003a84:	607a      	str	r2, [r7, #4]
 8003a86:	210f      	movs	r1, #15
 8003a88:	187b      	adds	r3, r7, r1
 8003a8a:	1c02      	adds	r2, r0, #0
 8003a8c:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 8003a8e:	68ba      	ldr	r2, [r7, #8]
 8003a90:	187b      	adds	r3, r7, r1
 8003a92:	781b      	ldrb	r3, [r3, #0]
 8003a94:	b25b      	sxtb	r3, r3
 8003a96:	0011      	movs	r1, r2
 8003a98:	0018      	movs	r0, r3
 8003a9a:	f7ff ff5d 	bl	8003958 <__NVIC_SetPriority>
}
 8003a9e:	46c0      	nop			@ (mov r8, r8)
 8003aa0:	46bd      	mov	sp, r7
 8003aa2:	b004      	add	sp, #16
 8003aa4:	bd80      	pop	{r7, pc}

08003aa6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003aa6:	b580      	push	{r7, lr}
 8003aa8:	b082      	sub	sp, #8
 8003aaa:	af00      	add	r7, sp, #0
 8003aac:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	0018      	movs	r0, r3
 8003ab2:	f7ff ffbf 	bl	8003a34 <SysTick_Config>
 8003ab6:	0003      	movs	r3, r0
}
 8003ab8:	0018      	movs	r0, r3
 8003aba:	46bd      	mov	sp, r7
 8003abc:	b002      	add	sp, #8
 8003abe:	bd80      	pop	{r7, pc}

08003ac0 <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 8003ac0:	b580      	push	{r7, lr}
 8003ac2:	b084      	sub	sp, #16
 8003ac4:	af00      	add	r7, sp, #0
 8003ac6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	2b00      	cmp	r3, #0
 8003acc:	d101      	bne.n	8003ad2 <HAL_FDCAN_Init+0x12>
  {
    return HAL_ERROR;
 8003ace:	2301      	movs	r3, #1
 8003ad0:	e14e      	b.n	8003d70 <HAL_FDCAN_Init+0x2b0>

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	225c      	movs	r2, #92	@ 0x5c
 8003ad6:	5c9b      	ldrb	r3, [r3, r2]
 8003ad8:	b2db      	uxtb	r3, r3
 8003ada:	2b00      	cmp	r3, #0
 8003adc:	d107      	bne.n	8003aee <HAL_FDCAN_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	225d      	movs	r2, #93	@ 0x5d
 8003ae2:	2100      	movs	r1, #0
 8003ae4:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	0018      	movs	r0, r3
 8003aea:	f7ff f8d9 	bl	8002ca0 <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	699a      	ldr	r2, [r3, #24]
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	2110      	movs	r1, #16
 8003afa:	438a      	bics	r2, r1
 8003afc:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003afe:	f7ff fa8d 	bl	800301c <HAL_GetTick>
 8003b02:	0003      	movs	r3, r0
 8003b04:	60fb      	str	r3, [r7, #12]

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8003b06:	e012      	b.n	8003b2e <HAL_FDCAN_Init+0x6e>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8003b08:	f7ff fa88 	bl	800301c <HAL_GetTick>
 8003b0c:	0002      	movs	r2, r0
 8003b0e:	68fb      	ldr	r3, [r7, #12]
 8003b10:	1ad3      	subs	r3, r2, r3
 8003b12:	2b0a      	cmp	r3, #10
 8003b14:	d90b      	bls.n	8003b2e <HAL_FDCAN_Init+0x6e>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003b1a:	2201      	movs	r2, #1
 8003b1c:	431a      	orrs	r2, r3
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	225c      	movs	r2, #92	@ 0x5c
 8003b26:	2103      	movs	r1, #3
 8003b28:	5499      	strb	r1, [r3, r2]

      return HAL_ERROR;
 8003b2a:	2301      	movs	r3, #1
 8003b2c:	e120      	b.n	8003d70 <HAL_FDCAN_Init+0x2b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	699b      	ldr	r3, [r3, #24]
 8003b34:	2208      	movs	r2, #8
 8003b36:	4013      	ands	r3, r2
 8003b38:	2b08      	cmp	r3, #8
 8003b3a:	d0e5      	beq.n	8003b08 <HAL_FDCAN_Init+0x48>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	699a      	ldr	r2, [r3, #24]
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	2101      	movs	r1, #1
 8003b48:	430a      	orrs	r2, r1
 8003b4a:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003b4c:	f7ff fa66 	bl	800301c <HAL_GetTick>
 8003b50:	0003      	movs	r3, r0
 8003b52:	60fb      	str	r3, [r7, #12]

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8003b54:	e012      	b.n	8003b7c <HAL_FDCAN_Init+0xbc>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8003b56:	f7ff fa61 	bl	800301c <HAL_GetTick>
 8003b5a:	0002      	movs	r2, r0
 8003b5c:	68fb      	ldr	r3, [r7, #12]
 8003b5e:	1ad3      	subs	r3, r2, r3
 8003b60:	2b0a      	cmp	r3, #10
 8003b62:	d90b      	bls.n	8003b7c <HAL_FDCAN_Init+0xbc>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003b68:	2201      	movs	r2, #1
 8003b6a:	431a      	orrs	r2, r3
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	225c      	movs	r2, #92	@ 0x5c
 8003b74:	2103      	movs	r1, #3
 8003b76:	5499      	strb	r1, [r3, r2]

      return HAL_ERROR;
 8003b78:	2301      	movs	r3, #1
 8003b7a:	e0f9      	b.n	8003d70 <HAL_FDCAN_Init+0x2b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	699b      	ldr	r3, [r3, #24]
 8003b82:	2201      	movs	r2, #1
 8003b84:	4013      	ands	r3, r2
 8003b86:	d0e6      	beq.n	8003b56 <HAL_FDCAN_Init+0x96>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	699a      	ldr	r2, [r3, #24]
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	2102      	movs	r1, #2
 8003b94:	430a      	orrs	r2, r1
 8003b96:	619a      	str	r2, [r3, #24]

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	4a76      	ldr	r2, [pc, #472]	@ (8003d78 <HAL_FDCAN_Init+0x2b8>)
 8003b9e:	4293      	cmp	r3, r2
 8003ba0:	d103      	bne.n	8003baa <HAL_FDCAN_Init+0xea>
  {
    /* Configure Clock divider */
    FDCAN_CONFIG->CKDIV = hfdcan->Init.ClockDivider;
 8003ba2:	4a76      	ldr	r2, [pc, #472]	@ (8003d7c <HAL_FDCAN_Init+0x2bc>)
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	685b      	ldr	r3, [r3, #4]
 8003ba8:	6013      	str	r3, [r2, #0]
  }

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	7c1b      	ldrb	r3, [r3, #16]
 8003bae:	2b01      	cmp	r3, #1
 8003bb0:	d108      	bne.n	8003bc4 <HAL_FDCAN_Init+0x104>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	699a      	ldr	r2, [r3, #24]
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	2140      	movs	r1, #64	@ 0x40
 8003bbe:	438a      	bics	r2, r1
 8003bc0:	619a      	str	r2, [r3, #24]
 8003bc2:	e007      	b.n	8003bd4 <HAL_FDCAN_Init+0x114>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	699a      	ldr	r2, [r3, #24]
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	2140      	movs	r1, #64	@ 0x40
 8003bd0:	430a      	orrs	r2, r1
 8003bd2:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	7c5b      	ldrb	r3, [r3, #17]
 8003bd8:	2b01      	cmp	r3, #1
 8003bda:	d109      	bne.n	8003bf0 <HAL_FDCAN_Init+0x130>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	699a      	ldr	r2, [r3, #24]
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	2180      	movs	r1, #128	@ 0x80
 8003be8:	01c9      	lsls	r1, r1, #7
 8003bea:	430a      	orrs	r2, r1
 8003bec:	619a      	str	r2, [r3, #24]
 8003bee:	e007      	b.n	8003c00 <HAL_FDCAN_Init+0x140>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	699a      	ldr	r2, [r3, #24]
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	4961      	ldr	r1, [pc, #388]	@ (8003d80 <HAL_FDCAN_Init+0x2c0>)
 8003bfc:	400a      	ands	r2, r1
 8003bfe:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	7c9b      	ldrb	r3, [r3, #18]
 8003c04:	2b01      	cmp	r3, #1
 8003c06:	d108      	bne.n	8003c1a <HAL_FDCAN_Init+0x15a>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	699a      	ldr	r2, [r3, #24]
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	495c      	ldr	r1, [pc, #368]	@ (8003d84 <HAL_FDCAN_Init+0x2c4>)
 8003c14:	400a      	ands	r2, r1
 8003c16:	619a      	str	r2, [r3, #24]
 8003c18:	e008      	b.n	8003c2c <HAL_FDCAN_Init+0x16c>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	699a      	ldr	r2, [r3, #24]
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	2180      	movs	r1, #128	@ 0x80
 8003c26:	0149      	lsls	r1, r1, #5
 8003c28:	430a      	orrs	r2, r1
 8003c2a:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	699b      	ldr	r3, [r3, #24]
 8003c32:	4a55      	ldr	r2, [pc, #340]	@ (8003d88 <HAL_FDCAN_Init+0x2c8>)
 8003c34:	4013      	ands	r3, r2
 8003c36:	0019      	movs	r1, r3
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	689a      	ldr	r2, [r3, #8]
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	430a      	orrs	r2, r1
 8003c42:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	699a      	ldr	r2, [r3, #24]
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	21a4      	movs	r1, #164	@ 0xa4
 8003c50:	438a      	bics	r2, r1
 8003c52:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	691a      	ldr	r2, [r3, #16]
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	2110      	movs	r1, #16
 8003c60:	438a      	bics	r2, r1
 8003c62:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	68db      	ldr	r3, [r3, #12]
 8003c68:	2b01      	cmp	r3, #1
 8003c6a:	d108      	bne.n	8003c7e <HAL_FDCAN_Init+0x1be>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	699a      	ldr	r2, [r3, #24]
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	2104      	movs	r1, #4
 8003c78:	430a      	orrs	r2, r1
 8003c7a:	619a      	str	r2, [r3, #24]
 8003c7c:	e02c      	b.n	8003cd8 <HAL_FDCAN_Init+0x218>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	68db      	ldr	r3, [r3, #12]
 8003c82:	2b00      	cmp	r3, #0
 8003c84:	d028      	beq.n	8003cd8 <HAL_FDCAN_Init+0x218>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	68db      	ldr	r3, [r3, #12]
 8003c8a:	2b02      	cmp	r3, #2
 8003c8c:	d01c      	beq.n	8003cc8 <HAL_FDCAN_Init+0x208>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	699a      	ldr	r2, [r3, #24]
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	2180      	movs	r1, #128	@ 0x80
 8003c9a:	430a      	orrs	r2, r1
 8003c9c:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	691a      	ldr	r2, [r3, #16]
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	2110      	movs	r1, #16
 8003caa:	430a      	orrs	r2, r1
 8003cac:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	68db      	ldr	r3, [r3, #12]
 8003cb2:	2b03      	cmp	r3, #3
 8003cb4:	d110      	bne.n	8003cd8 <HAL_FDCAN_Init+0x218>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	699a      	ldr	r2, [r3, #24]
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	2120      	movs	r1, #32
 8003cc2:	430a      	orrs	r2, r1
 8003cc4:	619a      	str	r2, [r3, #24]
 8003cc6:	e007      	b.n	8003cd8 <HAL_FDCAN_Init+0x218>
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	699a      	ldr	r2, [r3, #24]
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	2120      	movs	r1, #32
 8003cd4:	430a      	orrs	r2, r1
 8003cd6:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	699b      	ldr	r3, [r3, #24]
 8003cdc:	3b01      	subs	r3, #1
 8003cde:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	69db      	ldr	r3, [r3, #28]
 8003ce4:	3b01      	subs	r3, #1
 8003ce6:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8003ce8:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	6a1b      	ldr	r3, [r3, #32]
 8003cee:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8003cf0:	431a      	orrs	r2, r3
 8003cf2:	0011      	movs	r1, r2
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	695b      	ldr	r3, [r3, #20]
 8003cf8:	3b01      	subs	r3, #1
 8003cfa:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8003d00:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8003d02:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	689a      	ldr	r2, [r3, #8]
 8003d08:	23c0      	movs	r3, #192	@ 0xc0
 8003d0a:	009b      	lsls	r3, r3, #2
 8003d0c:	429a      	cmp	r2, r3
 8003d0e:	d115      	bne.n	8003d3c <HAL_FDCAN_Init+0x27c>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003d14:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d1a:	3b01      	subs	r3, #1
 8003d1c:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8003d1e:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003d24:	3b01      	subs	r3, #1
 8003d26:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8003d28:	431a      	orrs	r2, r3
 8003d2a:	0011      	movs	r1, r2
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d30:	3b01      	subs	r3, #1
 8003d32:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8003d38:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8003d3a:	60da      	str	r2, [r3, #12]
  }

  /* Select between Tx FIFO and Tx Queue operation modes */
  SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	22c0      	movs	r2, #192	@ 0xc0
 8003d42:	5899      	ldr	r1, [r3, r2]
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	430a      	orrs	r2, r1
 8003d4e:	21c0      	movs	r1, #192	@ 0xc0
 8003d50:	505a      	str	r2, [r3, r1]

  /* Calculate each RAM block address */
  FDCAN_CalcultateRamBlockAddresses(hfdcan);
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	0018      	movs	r0, r3
 8003d56:	f000 f819 	bl	8003d8c <FDCAN_CalcultateRamBlockAddresses>

  /* Initialize the Latest Tx request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	2200      	movs	r2, #0
 8003d5e:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	2200      	movs	r2, #0
 8003d64:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	225c      	movs	r2, #92	@ 0x5c
 8003d6a:	2101      	movs	r1, #1
 8003d6c:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 8003d6e:	2300      	movs	r3, #0
}
 8003d70:	0018      	movs	r0, r3
 8003d72:	46bd      	mov	sp, r7
 8003d74:	b004      	add	sp, #16
 8003d76:	bd80      	pop	{r7, pc}
 8003d78:	40006400 	.word	0x40006400
 8003d7c:	40006500 	.word	0x40006500
 8003d80:	ffffbfff 	.word	0xffffbfff
 8003d84:	ffffefff 	.word	0xffffefff
 8003d88:	fffffcff 	.word	0xfffffcff

08003d8c <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval none
 */
static void FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 8003d8c:	b580      	push	{r7, lr}
 8003d8e:	b084      	sub	sp, #16
 8003d90:	af00      	add	r7, sp, #0
 8003d92:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t SramCanInstanceBase = SRAMCAN_BASE;
 8003d94:	4b2f      	ldr	r3, [pc, #188]	@ (8003e54 <FDCAN_CalcultateRamBlockAddresses+0xc8>)
 8003d96:	60bb      	str	r3, [r7, #8]
#if defined(FDCAN2)

  if (hfdcan->Instance == FDCAN2)
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	4a2e      	ldr	r2, [pc, #184]	@ (8003e58 <FDCAN_CalcultateRamBlockAddresses+0xcc>)
 8003d9e:	4293      	cmp	r3, r2
 8003da0:	d105      	bne.n	8003dae <FDCAN_CalcultateRamBlockAddresses+0x22>
  {
    SramCanInstanceBase += SRAMCAN_SIZE;
 8003da2:	68bb      	ldr	r3, [r7, #8]
 8003da4:	22d4      	movs	r2, #212	@ 0xd4
 8003da6:	0092      	lsls	r2, r2, #2
 8003da8:	4694      	mov	ip, r2
 8003daa:	4463      	add	r3, ip
 8003dac:	60bb      	str	r3, [r7, #8]
  }
#endif /* FDCAN2 */

  /* Standard filter list start address */
  hfdcan->msgRam.StandardFilterSA = SramCanInstanceBase + SRAMCAN_FLSSA;
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	68ba      	ldr	r2, [r7, #8]
 8003db2:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_RXGFC_LSS_Pos));
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	681b      	ldr	r3, [r3, #0]
 8003db8:	2280      	movs	r2, #128	@ 0x80
 8003dba:	589b      	ldr	r3, [r3, r2]
 8003dbc:	4a27      	ldr	r2, [pc, #156]	@ (8003e5c <FDCAN_CalcultateRamBlockAddresses+0xd0>)
 8003dbe:	4013      	ands	r3, r2
 8003dc0:	0019      	movs	r1, r3
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003dc6:	041a      	lsls	r2, r3, #16
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	430a      	orrs	r2, r1
 8003dce:	2180      	movs	r1, #128	@ 0x80
 8003dd0:	505a      	str	r2, [r3, r1]

  /* Extended filter list start address */
  hfdcan->msgRam.ExtendedFilterSA = SramCanInstanceBase + SRAMCAN_FLESA;
 8003dd2:	68bb      	ldr	r3, [r7, #8]
 8003dd4:	3370      	adds	r3, #112	@ 0x70
 8003dd6:	001a      	movs	r2, r3
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_RXGFC_LSE_Pos));
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	2280      	movs	r2, #128	@ 0x80
 8003de2:	589b      	ldr	r3, [r3, r2]
 8003de4:	4a1e      	ldr	r2, [pc, #120]	@ (8003e60 <FDCAN_CalcultateRamBlockAddresses+0xd4>)
 8003de6:	4013      	ands	r3, r2
 8003de8:	0019      	movs	r1, r3
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003dee:	061a      	lsls	r2, r3, #24
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	430a      	orrs	r2, r1
 8003df6:	2180      	movs	r1, #128	@ 0x80
 8003df8:	505a      	str	r2, [r3, r1]

  /* Rx FIFO 0 start address */
  hfdcan->msgRam.RxFIFO0SA = SramCanInstanceBase + SRAMCAN_RF0SA;
 8003dfa:	68bb      	ldr	r3, [r7, #8]
 8003dfc:	33b0      	adds	r3, #176	@ 0xb0
 8003dfe:	001a      	movs	r2, r3
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Rx FIFO 1 start address */
  hfdcan->msgRam.RxFIFO1SA = SramCanInstanceBase + SRAMCAN_RF1SA;
 8003e04:	68bb      	ldr	r3, [r7, #8]
 8003e06:	3389      	adds	r3, #137	@ 0x89
 8003e08:	33ff      	adds	r3, #255	@ 0xff
 8003e0a:	001a      	movs	r2, r3
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Tx event FIFO start address */
  hfdcan->msgRam.TxEventFIFOSA = SramCanInstanceBase + SRAMCAN_TEFSA;
 8003e10:	68bb      	ldr	r3, [r7, #8]
 8003e12:	2298      	movs	r2, #152	@ 0x98
 8003e14:	0092      	lsls	r2, r2, #2
 8003e16:	189a      	adds	r2, r3, r2
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Tx FIFO/queue start address */
  hfdcan->msgRam.TxFIFOQSA = SramCanInstanceBase + SRAMCAN_TFQSA;
 8003e1c:	68bb      	ldr	r3, [r7, #8]
 8003e1e:	229e      	movs	r2, #158	@ 0x9e
 8003e20:	0092      	lsls	r2, r2, #2
 8003e22:	189a      	adds	r2, r3, r2
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Flush the allocated Message RAM area */
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 8003e28:	68bb      	ldr	r3, [r7, #8]
 8003e2a:	60fb      	str	r3, [r7, #12]
 8003e2c:	e005      	b.n	8003e3a <FDCAN_CalcultateRamBlockAddresses+0xae>
  {
    *(uint32_t *)(RAMcounter) = 0x00000000U;
 8003e2e:	68fb      	ldr	r3, [r7, #12]
 8003e30:	2200      	movs	r2, #0
 8003e32:	601a      	str	r2, [r3, #0]
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 8003e34:	68fb      	ldr	r3, [r7, #12]
 8003e36:	3304      	adds	r3, #4
 8003e38:	60fb      	str	r3, [r7, #12]
 8003e3a:	68bb      	ldr	r3, [r7, #8]
 8003e3c:	22d4      	movs	r2, #212	@ 0xd4
 8003e3e:	0092      	lsls	r2, r2, #2
 8003e40:	4694      	mov	ip, r2
 8003e42:	4463      	add	r3, ip
 8003e44:	68fa      	ldr	r2, [r7, #12]
 8003e46:	429a      	cmp	r2, r3
 8003e48:	d3f1      	bcc.n	8003e2e <FDCAN_CalcultateRamBlockAddresses+0xa2>
  }
}
 8003e4a:	46c0      	nop			@ (mov r8, r8)
 8003e4c:	46c0      	nop			@ (mov r8, r8)
 8003e4e:	46bd      	mov	sp, r7
 8003e50:	b004      	add	sp, #16
 8003e52:	bd80      	pop	{r7, pc}
 8003e54:	4000b400 	.word	0x4000b400
 8003e58:	40006800 	.word	0x40006800
 8003e5c:	ffe0ffff 	.word	0xffe0ffff
 8003e60:	f0ffffff 	.word	0xf0ffffff

08003e64 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003e64:	b580      	push	{r7, lr}
 8003e66:	b086      	sub	sp, #24
 8003e68:	af00      	add	r7, sp, #0
 8003e6a:	6078      	str	r0, [r7, #4]
 8003e6c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003e6e:	2300      	movs	r3, #0
 8003e70:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003e72:	e14d      	b.n	8004110 <HAL_GPIO_Init+0x2ac>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003e74:	683b      	ldr	r3, [r7, #0]
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	2101      	movs	r1, #1
 8003e7a:	697a      	ldr	r2, [r7, #20]
 8003e7c:	4091      	lsls	r1, r2
 8003e7e:	000a      	movs	r2, r1
 8003e80:	4013      	ands	r3, r2
 8003e82:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003e84:	68fb      	ldr	r3, [r7, #12]
 8003e86:	2b00      	cmp	r3, #0
 8003e88:	d100      	bne.n	8003e8c <HAL_GPIO_Init+0x28>
 8003e8a:	e13e      	b.n	800410a <HAL_GPIO_Init+0x2a6>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003e8c:	683b      	ldr	r3, [r7, #0]
 8003e8e:	685b      	ldr	r3, [r3, #4]
 8003e90:	2203      	movs	r2, #3
 8003e92:	4013      	ands	r3, r2
 8003e94:	2b01      	cmp	r3, #1
 8003e96:	d005      	beq.n	8003ea4 <HAL_GPIO_Init+0x40>
 8003e98:	683b      	ldr	r3, [r7, #0]
 8003e9a:	685b      	ldr	r3, [r3, #4]
 8003e9c:	2203      	movs	r2, #3
 8003e9e:	4013      	ands	r3, r2
 8003ea0:	2b02      	cmp	r3, #2
 8003ea2:	d130      	bne.n	8003f06 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	689b      	ldr	r3, [r3, #8]
 8003ea8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8003eaa:	697b      	ldr	r3, [r7, #20]
 8003eac:	005b      	lsls	r3, r3, #1
 8003eae:	2203      	movs	r2, #3
 8003eb0:	409a      	lsls	r2, r3
 8003eb2:	0013      	movs	r3, r2
 8003eb4:	43da      	mvns	r2, r3
 8003eb6:	693b      	ldr	r3, [r7, #16]
 8003eb8:	4013      	ands	r3, r2
 8003eba:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8003ebc:	683b      	ldr	r3, [r7, #0]
 8003ebe:	68da      	ldr	r2, [r3, #12]
 8003ec0:	697b      	ldr	r3, [r7, #20]
 8003ec2:	005b      	lsls	r3, r3, #1
 8003ec4:	409a      	lsls	r2, r3
 8003ec6:	0013      	movs	r3, r2
 8003ec8:	693a      	ldr	r2, [r7, #16]
 8003eca:	4313      	orrs	r3, r2
 8003ecc:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	693a      	ldr	r2, [r7, #16]
 8003ed2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	685b      	ldr	r3, [r3, #4]
 8003ed8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003eda:	2201      	movs	r2, #1
 8003edc:	697b      	ldr	r3, [r7, #20]
 8003ede:	409a      	lsls	r2, r3
 8003ee0:	0013      	movs	r3, r2
 8003ee2:	43da      	mvns	r2, r3
 8003ee4:	693b      	ldr	r3, [r7, #16]
 8003ee6:	4013      	ands	r3, r2
 8003ee8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003eea:	683b      	ldr	r3, [r7, #0]
 8003eec:	685b      	ldr	r3, [r3, #4]
 8003eee:	091b      	lsrs	r3, r3, #4
 8003ef0:	2201      	movs	r2, #1
 8003ef2:	401a      	ands	r2, r3
 8003ef4:	697b      	ldr	r3, [r7, #20]
 8003ef6:	409a      	lsls	r2, r3
 8003ef8:	0013      	movs	r3, r2
 8003efa:	693a      	ldr	r2, [r7, #16]
 8003efc:	4313      	orrs	r3, r2
 8003efe:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	693a      	ldr	r2, [r7, #16]
 8003f04:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003f06:	683b      	ldr	r3, [r7, #0]
 8003f08:	685b      	ldr	r3, [r3, #4]
 8003f0a:	2203      	movs	r2, #3
 8003f0c:	4013      	ands	r3, r2
 8003f0e:	2b03      	cmp	r3, #3
 8003f10:	d017      	beq.n	8003f42 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	68db      	ldr	r3, [r3, #12]
 8003f16:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8003f18:	697b      	ldr	r3, [r7, #20]
 8003f1a:	005b      	lsls	r3, r3, #1
 8003f1c:	2203      	movs	r2, #3
 8003f1e:	409a      	lsls	r2, r3
 8003f20:	0013      	movs	r3, r2
 8003f22:	43da      	mvns	r2, r3
 8003f24:	693b      	ldr	r3, [r7, #16]
 8003f26:	4013      	ands	r3, r2
 8003f28:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8003f2a:	683b      	ldr	r3, [r7, #0]
 8003f2c:	689a      	ldr	r2, [r3, #8]
 8003f2e:	697b      	ldr	r3, [r7, #20]
 8003f30:	005b      	lsls	r3, r3, #1
 8003f32:	409a      	lsls	r2, r3
 8003f34:	0013      	movs	r3, r2
 8003f36:	693a      	ldr	r2, [r7, #16]
 8003f38:	4313      	orrs	r3, r2
 8003f3a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	693a      	ldr	r2, [r7, #16]
 8003f40:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003f42:	683b      	ldr	r3, [r7, #0]
 8003f44:	685b      	ldr	r3, [r3, #4]
 8003f46:	2203      	movs	r2, #3
 8003f48:	4013      	ands	r3, r2
 8003f4a:	2b02      	cmp	r3, #2
 8003f4c:	d123      	bne.n	8003f96 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8003f4e:	697b      	ldr	r3, [r7, #20]
 8003f50:	08da      	lsrs	r2, r3, #3
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	3208      	adds	r2, #8
 8003f56:	0092      	lsls	r2, r2, #2
 8003f58:	58d3      	ldr	r3, [r2, r3]
 8003f5a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8003f5c:	697b      	ldr	r3, [r7, #20]
 8003f5e:	2207      	movs	r2, #7
 8003f60:	4013      	ands	r3, r2
 8003f62:	009b      	lsls	r3, r3, #2
 8003f64:	220f      	movs	r2, #15
 8003f66:	409a      	lsls	r2, r3
 8003f68:	0013      	movs	r3, r2
 8003f6a:	43da      	mvns	r2, r3
 8003f6c:	693b      	ldr	r3, [r7, #16]
 8003f6e:	4013      	ands	r3, r2
 8003f70:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8003f72:	683b      	ldr	r3, [r7, #0]
 8003f74:	691a      	ldr	r2, [r3, #16]
 8003f76:	697b      	ldr	r3, [r7, #20]
 8003f78:	2107      	movs	r1, #7
 8003f7a:	400b      	ands	r3, r1
 8003f7c:	009b      	lsls	r3, r3, #2
 8003f7e:	409a      	lsls	r2, r3
 8003f80:	0013      	movs	r3, r2
 8003f82:	693a      	ldr	r2, [r7, #16]
 8003f84:	4313      	orrs	r3, r2
 8003f86:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8003f88:	697b      	ldr	r3, [r7, #20]
 8003f8a:	08da      	lsrs	r2, r3, #3
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	3208      	adds	r2, #8
 8003f90:	0092      	lsls	r2, r2, #2
 8003f92:	6939      	ldr	r1, [r7, #16]
 8003f94:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8003f9c:	697b      	ldr	r3, [r7, #20]
 8003f9e:	005b      	lsls	r3, r3, #1
 8003fa0:	2203      	movs	r2, #3
 8003fa2:	409a      	lsls	r2, r3
 8003fa4:	0013      	movs	r3, r2
 8003fa6:	43da      	mvns	r2, r3
 8003fa8:	693b      	ldr	r3, [r7, #16]
 8003faa:	4013      	ands	r3, r2
 8003fac:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8003fae:	683b      	ldr	r3, [r7, #0]
 8003fb0:	685b      	ldr	r3, [r3, #4]
 8003fb2:	2203      	movs	r2, #3
 8003fb4:	401a      	ands	r2, r3
 8003fb6:	697b      	ldr	r3, [r7, #20]
 8003fb8:	005b      	lsls	r3, r3, #1
 8003fba:	409a      	lsls	r2, r3
 8003fbc:	0013      	movs	r3, r2
 8003fbe:	693a      	ldr	r2, [r7, #16]
 8003fc0:	4313      	orrs	r3, r2
 8003fc2:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	693a      	ldr	r2, [r7, #16]
 8003fc8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003fca:	683b      	ldr	r3, [r7, #0]
 8003fcc:	685a      	ldr	r2, [r3, #4]
 8003fce:	23c0      	movs	r3, #192	@ 0xc0
 8003fd0:	029b      	lsls	r3, r3, #10
 8003fd2:	4013      	ands	r3, r2
 8003fd4:	d100      	bne.n	8003fd8 <HAL_GPIO_Init+0x174>
 8003fd6:	e098      	b.n	800410a <HAL_GPIO_Init+0x2a6>
      {
        temp = EXTI->EXTICR[position >> 2u];
 8003fd8:	4a53      	ldr	r2, [pc, #332]	@ (8004128 <HAL_GPIO_Init+0x2c4>)
 8003fda:	697b      	ldr	r3, [r7, #20]
 8003fdc:	089b      	lsrs	r3, r3, #2
 8003fde:	3318      	adds	r3, #24
 8003fe0:	009b      	lsls	r3, r3, #2
 8003fe2:	589b      	ldr	r3, [r3, r2]
 8003fe4:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 8003fe6:	697b      	ldr	r3, [r7, #20]
 8003fe8:	2203      	movs	r2, #3
 8003fea:	4013      	ands	r3, r2
 8003fec:	00db      	lsls	r3, r3, #3
 8003fee:	220f      	movs	r2, #15
 8003ff0:	409a      	lsls	r2, r3
 8003ff2:	0013      	movs	r3, r2
 8003ff4:	43da      	mvns	r2, r3
 8003ff6:	693b      	ldr	r3, [r7, #16]
 8003ff8:	4013      	ands	r3, r2
 8003ffa:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8003ffc:	687a      	ldr	r2, [r7, #4]
 8003ffe:	23a0      	movs	r3, #160	@ 0xa0
 8004000:	05db      	lsls	r3, r3, #23
 8004002:	429a      	cmp	r2, r3
 8004004:	d019      	beq.n	800403a <HAL_GPIO_Init+0x1d6>
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	4a48      	ldr	r2, [pc, #288]	@ (800412c <HAL_GPIO_Init+0x2c8>)
 800400a:	4293      	cmp	r3, r2
 800400c:	d013      	beq.n	8004036 <HAL_GPIO_Init+0x1d2>
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	4a47      	ldr	r2, [pc, #284]	@ (8004130 <HAL_GPIO_Init+0x2cc>)
 8004012:	4293      	cmp	r3, r2
 8004014:	d00d      	beq.n	8004032 <HAL_GPIO_Init+0x1ce>
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	4a46      	ldr	r2, [pc, #280]	@ (8004134 <HAL_GPIO_Init+0x2d0>)
 800401a:	4293      	cmp	r3, r2
 800401c:	d007      	beq.n	800402e <HAL_GPIO_Init+0x1ca>
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	4a45      	ldr	r2, [pc, #276]	@ (8004138 <HAL_GPIO_Init+0x2d4>)
 8004022:	4293      	cmp	r3, r2
 8004024:	d101      	bne.n	800402a <HAL_GPIO_Init+0x1c6>
 8004026:	2304      	movs	r3, #4
 8004028:	e008      	b.n	800403c <HAL_GPIO_Init+0x1d8>
 800402a:	2305      	movs	r3, #5
 800402c:	e006      	b.n	800403c <HAL_GPIO_Init+0x1d8>
 800402e:	2303      	movs	r3, #3
 8004030:	e004      	b.n	800403c <HAL_GPIO_Init+0x1d8>
 8004032:	2302      	movs	r3, #2
 8004034:	e002      	b.n	800403c <HAL_GPIO_Init+0x1d8>
 8004036:	2301      	movs	r3, #1
 8004038:	e000      	b.n	800403c <HAL_GPIO_Init+0x1d8>
 800403a:	2300      	movs	r3, #0
 800403c:	697a      	ldr	r2, [r7, #20]
 800403e:	2103      	movs	r1, #3
 8004040:	400a      	ands	r2, r1
 8004042:	00d2      	lsls	r2, r2, #3
 8004044:	4093      	lsls	r3, r2
 8004046:	693a      	ldr	r2, [r7, #16]
 8004048:	4313      	orrs	r3, r2
 800404a:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 800404c:	4936      	ldr	r1, [pc, #216]	@ (8004128 <HAL_GPIO_Init+0x2c4>)
 800404e:	697b      	ldr	r3, [r7, #20]
 8004050:	089b      	lsrs	r3, r3, #2
 8004052:	3318      	adds	r3, #24
 8004054:	009b      	lsls	r3, r3, #2
 8004056:	693a      	ldr	r2, [r7, #16]
 8004058:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800405a:	4b33      	ldr	r3, [pc, #204]	@ (8004128 <HAL_GPIO_Init+0x2c4>)
 800405c:	681b      	ldr	r3, [r3, #0]
 800405e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004060:	68fb      	ldr	r3, [r7, #12]
 8004062:	43da      	mvns	r2, r3
 8004064:	693b      	ldr	r3, [r7, #16]
 8004066:	4013      	ands	r3, r2
 8004068:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800406a:	683b      	ldr	r3, [r7, #0]
 800406c:	685a      	ldr	r2, [r3, #4]
 800406e:	2380      	movs	r3, #128	@ 0x80
 8004070:	035b      	lsls	r3, r3, #13
 8004072:	4013      	ands	r3, r2
 8004074:	d003      	beq.n	800407e <HAL_GPIO_Init+0x21a>
        {
          temp |= iocurrent;
 8004076:	693a      	ldr	r2, [r7, #16]
 8004078:	68fb      	ldr	r3, [r7, #12]
 800407a:	4313      	orrs	r3, r2
 800407c:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800407e:	4b2a      	ldr	r3, [pc, #168]	@ (8004128 <HAL_GPIO_Init+0x2c4>)
 8004080:	693a      	ldr	r2, [r7, #16]
 8004082:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 8004084:	4b28      	ldr	r3, [pc, #160]	@ (8004128 <HAL_GPIO_Init+0x2c4>)
 8004086:	685b      	ldr	r3, [r3, #4]
 8004088:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800408a:	68fb      	ldr	r3, [r7, #12]
 800408c:	43da      	mvns	r2, r3
 800408e:	693b      	ldr	r3, [r7, #16]
 8004090:	4013      	ands	r3, r2
 8004092:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8004094:	683b      	ldr	r3, [r7, #0]
 8004096:	685a      	ldr	r2, [r3, #4]
 8004098:	2380      	movs	r3, #128	@ 0x80
 800409a:	039b      	lsls	r3, r3, #14
 800409c:	4013      	ands	r3, r2
 800409e:	d003      	beq.n	80040a8 <HAL_GPIO_Init+0x244>
        {
          temp |= iocurrent;
 80040a0:	693a      	ldr	r2, [r7, #16]
 80040a2:	68fb      	ldr	r3, [r7, #12]
 80040a4:	4313      	orrs	r3, r2
 80040a6:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80040a8:	4b1f      	ldr	r3, [pc, #124]	@ (8004128 <HAL_GPIO_Init+0x2c4>)
 80040aa:	693a      	ldr	r2, [r7, #16]
 80040ac:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80040ae:	4a1e      	ldr	r2, [pc, #120]	@ (8004128 <HAL_GPIO_Init+0x2c4>)
 80040b0:	2384      	movs	r3, #132	@ 0x84
 80040b2:	58d3      	ldr	r3, [r2, r3]
 80040b4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80040b6:	68fb      	ldr	r3, [r7, #12]
 80040b8:	43da      	mvns	r2, r3
 80040ba:	693b      	ldr	r3, [r7, #16]
 80040bc:	4013      	ands	r3, r2
 80040be:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80040c0:	683b      	ldr	r3, [r7, #0]
 80040c2:	685a      	ldr	r2, [r3, #4]
 80040c4:	2380      	movs	r3, #128	@ 0x80
 80040c6:	029b      	lsls	r3, r3, #10
 80040c8:	4013      	ands	r3, r2
 80040ca:	d003      	beq.n	80040d4 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 80040cc:	693a      	ldr	r2, [r7, #16]
 80040ce:	68fb      	ldr	r3, [r7, #12]
 80040d0:	4313      	orrs	r3, r2
 80040d2:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80040d4:	4914      	ldr	r1, [pc, #80]	@ (8004128 <HAL_GPIO_Init+0x2c4>)
 80040d6:	2284      	movs	r2, #132	@ 0x84
 80040d8:	693b      	ldr	r3, [r7, #16]
 80040da:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 80040dc:	4a12      	ldr	r2, [pc, #72]	@ (8004128 <HAL_GPIO_Init+0x2c4>)
 80040de:	2380      	movs	r3, #128	@ 0x80
 80040e0:	58d3      	ldr	r3, [r2, r3]
 80040e2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80040e4:	68fb      	ldr	r3, [r7, #12]
 80040e6:	43da      	mvns	r2, r3
 80040e8:	693b      	ldr	r3, [r7, #16]
 80040ea:	4013      	ands	r3, r2
 80040ec:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80040ee:	683b      	ldr	r3, [r7, #0]
 80040f0:	685a      	ldr	r2, [r3, #4]
 80040f2:	2380      	movs	r3, #128	@ 0x80
 80040f4:	025b      	lsls	r3, r3, #9
 80040f6:	4013      	ands	r3, r2
 80040f8:	d003      	beq.n	8004102 <HAL_GPIO_Init+0x29e>
        {
          temp |= iocurrent;
 80040fa:	693a      	ldr	r2, [r7, #16]
 80040fc:	68fb      	ldr	r3, [r7, #12]
 80040fe:	4313      	orrs	r3, r2
 8004100:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8004102:	4909      	ldr	r1, [pc, #36]	@ (8004128 <HAL_GPIO_Init+0x2c4>)
 8004104:	2280      	movs	r2, #128	@ 0x80
 8004106:	693b      	ldr	r3, [r7, #16]
 8004108:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 800410a:	697b      	ldr	r3, [r7, #20]
 800410c:	3301      	adds	r3, #1
 800410e:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004110:	683b      	ldr	r3, [r7, #0]
 8004112:	681a      	ldr	r2, [r3, #0]
 8004114:	697b      	ldr	r3, [r7, #20]
 8004116:	40da      	lsrs	r2, r3
 8004118:	1e13      	subs	r3, r2, #0
 800411a:	d000      	beq.n	800411e <HAL_GPIO_Init+0x2ba>
 800411c:	e6aa      	b.n	8003e74 <HAL_GPIO_Init+0x10>
  }
}
 800411e:	46c0      	nop			@ (mov r8, r8)
 8004120:	46c0      	nop			@ (mov r8, r8)
 8004122:	46bd      	mov	sp, r7
 8004124:	b006      	add	sp, #24
 8004126:	bd80      	pop	{r7, pc}
 8004128:	40021800 	.word	0x40021800
 800412c:	50000400 	.word	0x50000400
 8004130:	50000800 	.word	0x50000800
 8004134:	50000c00 	.word	0x50000c00
 8004138:	50001000 	.word	0x50001000

0800413c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800413c:	b580      	push	{r7, lr}
 800413e:	b082      	sub	sp, #8
 8004140:	af00      	add	r7, sp, #0
 8004142:	6078      	str	r0, [r7, #4]
 8004144:	0008      	movs	r0, r1
 8004146:	0011      	movs	r1, r2
 8004148:	1cbb      	adds	r3, r7, #2
 800414a:	1c02      	adds	r2, r0, #0
 800414c:	801a      	strh	r2, [r3, #0]
 800414e:	1c7b      	adds	r3, r7, #1
 8004150:	1c0a      	adds	r2, r1, #0
 8004152:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8004154:	1c7b      	adds	r3, r7, #1
 8004156:	781b      	ldrb	r3, [r3, #0]
 8004158:	2b00      	cmp	r3, #0
 800415a:	d004      	beq.n	8004166 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800415c:	1cbb      	adds	r3, r7, #2
 800415e:	881a      	ldrh	r2, [r3, #0]
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8004164:	e003      	b.n	800416e <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8004166:	1cbb      	adds	r3, r7, #2
 8004168:	881a      	ldrh	r2, [r3, #0]
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800416e:	46c0      	nop			@ (mov r8, r8)
 8004170:	46bd      	mov	sp, r7
 8004172:	b002      	add	sp, #8
 8004174:	bd80      	pop	{r7, pc}

08004176 <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8004176:	b580      	push	{r7, lr}
 8004178:	b084      	sub	sp, #16
 800417a:	af00      	add	r7, sp, #0
 800417c:	6078      	str	r0, [r7, #4]
 800417e:	000a      	movs	r2, r1
 8004180:	1cbb      	adds	r3, r7, #2
 8004182:	801a      	strh	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	695b      	ldr	r3, [r3, #20]
 8004188:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800418a:	1cbb      	adds	r3, r7, #2
 800418c:	881b      	ldrh	r3, [r3, #0]
 800418e:	68fa      	ldr	r2, [r7, #12]
 8004190:	4013      	ands	r3, r2
 8004192:	041a      	lsls	r2, r3, #16
 8004194:	68fb      	ldr	r3, [r7, #12]
 8004196:	43db      	mvns	r3, r3
 8004198:	1cb9      	adds	r1, r7, #2
 800419a:	8809      	ldrh	r1, [r1, #0]
 800419c:	400b      	ands	r3, r1
 800419e:	431a      	orrs	r2, r3
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	619a      	str	r2, [r3, #24]
}
 80041a4:	46c0      	nop			@ (mov r8, r8)
 80041a6:	46bd      	mov	sp, r7
 80041a8:	b004      	add	sp, #16
 80041aa:	bd80      	pop	{r7, pc}

080041ac <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80041ac:	b580      	push	{r7, lr}
 80041ae:	b082      	sub	sp, #8
 80041b0:	af00      	add	r7, sp, #0
 80041b2:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	2b00      	cmp	r3, #0
 80041b8:	d101      	bne.n	80041be <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80041ba:	2301      	movs	r3, #1
 80041bc:	e08f      	b.n	80042de <HAL_I2C_Init+0x132>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	2241      	movs	r2, #65	@ 0x41
 80041c2:	5c9b      	ldrb	r3, [r3, r2]
 80041c4:	b2db      	uxtb	r3, r3
 80041c6:	2b00      	cmp	r3, #0
 80041c8:	d107      	bne.n	80041da <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	2240      	movs	r2, #64	@ 0x40
 80041ce:	2100      	movs	r1, #0
 80041d0:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	0018      	movs	r0, r3
 80041d6:	f7fe fdc5 	bl	8002d64 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	2241      	movs	r2, #65	@ 0x41
 80041de:	2124      	movs	r1, #36	@ 0x24
 80041e0:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	681b      	ldr	r3, [r3, #0]
 80041e6:	681a      	ldr	r2, [r3, #0]
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	2101      	movs	r1, #1
 80041ee:	438a      	bics	r2, r1
 80041f0:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	685a      	ldr	r2, [r3, #4]
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	493b      	ldr	r1, [pc, #236]	@ (80042e8 <HAL_I2C_Init+0x13c>)
 80041fc:	400a      	ands	r2, r1
 80041fe:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	689a      	ldr	r2, [r3, #8]
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	4938      	ldr	r1, [pc, #224]	@ (80042ec <HAL_I2C_Init+0x140>)
 800420c:	400a      	ands	r2, r1
 800420e:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	68db      	ldr	r3, [r3, #12]
 8004214:	2b01      	cmp	r3, #1
 8004216:	d108      	bne.n	800422a <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	689a      	ldr	r2, [r3, #8]
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	2180      	movs	r1, #128	@ 0x80
 8004222:	0209      	lsls	r1, r1, #8
 8004224:	430a      	orrs	r2, r1
 8004226:	609a      	str	r2, [r3, #8]
 8004228:	e007      	b.n	800423a <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	689a      	ldr	r2, [r3, #8]
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	681b      	ldr	r3, [r3, #0]
 8004232:	2184      	movs	r1, #132	@ 0x84
 8004234:	0209      	lsls	r1, r1, #8
 8004236:	430a      	orrs	r2, r1
 8004238:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	68db      	ldr	r3, [r3, #12]
 800423e:	2b02      	cmp	r3, #2
 8004240:	d109      	bne.n	8004256 <HAL_I2C_Init+0xaa>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	685a      	ldr	r2, [r3, #4]
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	2180      	movs	r1, #128	@ 0x80
 800424e:	0109      	lsls	r1, r1, #4
 8004250:	430a      	orrs	r2, r1
 8004252:	605a      	str	r2, [r3, #4]
 8004254:	e007      	b.n	8004266 <HAL_I2C_Init+0xba>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	681b      	ldr	r3, [r3, #0]
 800425a:	685a      	ldr	r2, [r3, #4]
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	4923      	ldr	r1, [pc, #140]	@ (80042f0 <HAL_I2C_Init+0x144>)
 8004262:	400a      	ands	r2, r1
 8004264:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	685a      	ldr	r2, [r3, #4]
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	4920      	ldr	r1, [pc, #128]	@ (80042f4 <HAL_I2C_Init+0x148>)
 8004272:	430a      	orrs	r2, r1
 8004274:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	68da      	ldr	r2, [r3, #12]
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	491a      	ldr	r1, [pc, #104]	@ (80042ec <HAL_I2C_Init+0x140>)
 8004282:	400a      	ands	r2, r1
 8004284:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	691a      	ldr	r2, [r3, #16]
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	695b      	ldr	r3, [r3, #20]
 800428e:	431a      	orrs	r2, r3
 8004290:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	699b      	ldr	r3, [r3, #24]
 8004296:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	430a      	orrs	r2, r1
 800429e:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	69d9      	ldr	r1, [r3, #28]
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	6a1a      	ldr	r2, [r3, #32]
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	681b      	ldr	r3, [r3, #0]
 80042ac:	430a      	orrs	r2, r1
 80042ae:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	681a      	ldr	r2, [r3, #0]
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	2101      	movs	r1, #1
 80042bc:	430a      	orrs	r2, r1
 80042be:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	2200      	movs	r2, #0
 80042c4:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	2241      	movs	r2, #65	@ 0x41
 80042ca:	2120      	movs	r1, #32
 80042cc:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	2200      	movs	r2, #0
 80042d2:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	2242      	movs	r2, #66	@ 0x42
 80042d8:	2100      	movs	r1, #0
 80042da:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80042dc:	2300      	movs	r3, #0
}
 80042de:	0018      	movs	r0, r3
 80042e0:	46bd      	mov	sp, r7
 80042e2:	b002      	add	sp, #8
 80042e4:	bd80      	pop	{r7, pc}
 80042e6:	46c0      	nop			@ (mov r8, r8)
 80042e8:	f0ffffff 	.word	0xf0ffffff
 80042ec:	ffff7fff 	.word	0xffff7fff
 80042f0:	fffff7ff 	.word	0xfffff7ff
 80042f4:	02008000 	.word	0x02008000

080042f8 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80042f8:	b590      	push	{r4, r7, lr}
 80042fa:	b089      	sub	sp, #36	@ 0x24
 80042fc:	af02      	add	r7, sp, #8
 80042fe:	60f8      	str	r0, [r7, #12]
 8004300:	000c      	movs	r4, r1
 8004302:	0010      	movs	r0, r2
 8004304:	0019      	movs	r1, r3
 8004306:	230a      	movs	r3, #10
 8004308:	18fb      	adds	r3, r7, r3
 800430a:	1c22      	adds	r2, r4, #0
 800430c:	801a      	strh	r2, [r3, #0]
 800430e:	2308      	movs	r3, #8
 8004310:	18fb      	adds	r3, r7, r3
 8004312:	1c02      	adds	r2, r0, #0
 8004314:	801a      	strh	r2, [r3, #0]
 8004316:	1dbb      	adds	r3, r7, #6
 8004318:	1c0a      	adds	r2, r1, #0
 800431a:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800431c:	68fb      	ldr	r3, [r7, #12]
 800431e:	2241      	movs	r2, #65	@ 0x41
 8004320:	5c9b      	ldrb	r3, [r3, r2]
 8004322:	b2db      	uxtb	r3, r3
 8004324:	2b20      	cmp	r3, #32
 8004326:	d000      	beq.n	800432a <HAL_I2C_Mem_Write+0x32>
 8004328:	e10c      	b.n	8004544 <HAL_I2C_Mem_Write+0x24c>
  {
    if ((pData == NULL) || (Size == 0U))
 800432a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800432c:	2b00      	cmp	r3, #0
 800432e:	d004      	beq.n	800433a <HAL_I2C_Mem_Write+0x42>
 8004330:	232c      	movs	r3, #44	@ 0x2c
 8004332:	18fb      	adds	r3, r7, r3
 8004334:	881b      	ldrh	r3, [r3, #0]
 8004336:	2b00      	cmp	r3, #0
 8004338:	d105      	bne.n	8004346 <HAL_I2C_Mem_Write+0x4e>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 800433a:	68fb      	ldr	r3, [r7, #12]
 800433c:	2280      	movs	r2, #128	@ 0x80
 800433e:	0092      	lsls	r2, r2, #2
 8004340:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8004342:	2301      	movs	r3, #1
 8004344:	e0ff      	b.n	8004546 <HAL_I2C_Mem_Write+0x24e>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004346:	68fb      	ldr	r3, [r7, #12]
 8004348:	2240      	movs	r2, #64	@ 0x40
 800434a:	5c9b      	ldrb	r3, [r3, r2]
 800434c:	2b01      	cmp	r3, #1
 800434e:	d101      	bne.n	8004354 <HAL_I2C_Mem_Write+0x5c>
 8004350:	2302      	movs	r3, #2
 8004352:	e0f8      	b.n	8004546 <HAL_I2C_Mem_Write+0x24e>
 8004354:	68fb      	ldr	r3, [r7, #12]
 8004356:	2240      	movs	r2, #64	@ 0x40
 8004358:	2101      	movs	r1, #1
 800435a:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800435c:	f7fe fe5e 	bl	800301c <HAL_GetTick>
 8004360:	0003      	movs	r3, r0
 8004362:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8004364:	2380      	movs	r3, #128	@ 0x80
 8004366:	0219      	lsls	r1, r3, #8
 8004368:	68f8      	ldr	r0, [r7, #12]
 800436a:	697b      	ldr	r3, [r7, #20]
 800436c:	9300      	str	r3, [sp, #0]
 800436e:	2319      	movs	r3, #25
 8004370:	2201      	movs	r2, #1
 8004372:	f000 fc07 	bl	8004b84 <I2C_WaitOnFlagUntilTimeout>
 8004376:	1e03      	subs	r3, r0, #0
 8004378:	d001      	beq.n	800437e <HAL_I2C_Mem_Write+0x86>
    {
      return HAL_ERROR;
 800437a:	2301      	movs	r3, #1
 800437c:	e0e3      	b.n	8004546 <HAL_I2C_Mem_Write+0x24e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800437e:	68fb      	ldr	r3, [r7, #12]
 8004380:	2241      	movs	r2, #65	@ 0x41
 8004382:	2121      	movs	r1, #33	@ 0x21
 8004384:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004386:	68fb      	ldr	r3, [r7, #12]
 8004388:	2242      	movs	r2, #66	@ 0x42
 800438a:	2140      	movs	r1, #64	@ 0x40
 800438c:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800438e:	68fb      	ldr	r3, [r7, #12]
 8004390:	2200      	movs	r2, #0
 8004392:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8004394:	68fb      	ldr	r3, [r7, #12]
 8004396:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004398:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 800439a:	68fb      	ldr	r3, [r7, #12]
 800439c:	222c      	movs	r2, #44	@ 0x2c
 800439e:	18ba      	adds	r2, r7, r2
 80043a0:	8812      	ldrh	r2, [r2, #0]
 80043a2:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 80043a4:	68fb      	ldr	r3, [r7, #12]
 80043a6:	2200      	movs	r2, #0
 80043a8:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80043aa:	1dbb      	adds	r3, r7, #6
 80043ac:	881c      	ldrh	r4, [r3, #0]
 80043ae:	2308      	movs	r3, #8
 80043b0:	18fb      	adds	r3, r7, r3
 80043b2:	881a      	ldrh	r2, [r3, #0]
 80043b4:	230a      	movs	r3, #10
 80043b6:	18fb      	adds	r3, r7, r3
 80043b8:	8819      	ldrh	r1, [r3, #0]
 80043ba:	68f8      	ldr	r0, [r7, #12]
 80043bc:	697b      	ldr	r3, [r7, #20]
 80043be:	9301      	str	r3, [sp, #4]
 80043c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80043c2:	9300      	str	r3, [sp, #0]
 80043c4:	0023      	movs	r3, r4
 80043c6:	f000 faf5 	bl	80049b4 <I2C_RequestMemoryWrite>
 80043ca:	1e03      	subs	r3, r0, #0
 80043cc:	d005      	beq.n	80043da <HAL_I2C_Mem_Write+0xe2>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80043ce:	68fb      	ldr	r3, [r7, #12]
 80043d0:	2240      	movs	r2, #64	@ 0x40
 80043d2:	2100      	movs	r1, #0
 80043d4:	5499      	strb	r1, [r3, r2]
      return HAL_ERROR;
 80043d6:	2301      	movs	r3, #1
 80043d8:	e0b5      	b.n	8004546 <HAL_I2C_Mem_Write+0x24e>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80043da:	68fb      	ldr	r3, [r7, #12]
 80043dc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80043de:	b29b      	uxth	r3, r3
 80043e0:	2bff      	cmp	r3, #255	@ 0xff
 80043e2:	d911      	bls.n	8004408 <HAL_I2C_Mem_Write+0x110>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80043e4:	68fb      	ldr	r3, [r7, #12]
 80043e6:	22ff      	movs	r2, #255	@ 0xff
 80043e8:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80043ea:	68fb      	ldr	r3, [r7, #12]
 80043ec:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80043ee:	b2da      	uxtb	r2, r3
 80043f0:	2380      	movs	r3, #128	@ 0x80
 80043f2:	045c      	lsls	r4, r3, #17
 80043f4:	230a      	movs	r3, #10
 80043f6:	18fb      	adds	r3, r7, r3
 80043f8:	8819      	ldrh	r1, [r3, #0]
 80043fa:	68f8      	ldr	r0, [r7, #12]
 80043fc:	2300      	movs	r3, #0
 80043fe:	9300      	str	r3, [sp, #0]
 8004400:	0023      	movs	r3, r4
 8004402:	f000 fd99 	bl	8004f38 <I2C_TransferConfig>
 8004406:	e012      	b.n	800442e <HAL_I2C_Mem_Write+0x136>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8004408:	68fb      	ldr	r3, [r7, #12]
 800440a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800440c:	b29a      	uxth	r2, r3
 800440e:	68fb      	ldr	r3, [r7, #12]
 8004410:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8004412:	68fb      	ldr	r3, [r7, #12]
 8004414:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004416:	b2da      	uxtb	r2, r3
 8004418:	2380      	movs	r3, #128	@ 0x80
 800441a:	049c      	lsls	r4, r3, #18
 800441c:	230a      	movs	r3, #10
 800441e:	18fb      	adds	r3, r7, r3
 8004420:	8819      	ldrh	r1, [r3, #0]
 8004422:	68f8      	ldr	r0, [r7, #12]
 8004424:	2300      	movs	r3, #0
 8004426:	9300      	str	r3, [sp, #0]
 8004428:	0023      	movs	r3, r4
 800442a:	f000 fd85 	bl	8004f38 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800442e:	697a      	ldr	r2, [r7, #20]
 8004430:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8004432:	68fb      	ldr	r3, [r7, #12]
 8004434:	0018      	movs	r0, r3
 8004436:	f000 fbfd 	bl	8004c34 <I2C_WaitOnTXISFlagUntilTimeout>
 800443a:	1e03      	subs	r3, r0, #0
 800443c:	d001      	beq.n	8004442 <HAL_I2C_Mem_Write+0x14a>
      {
        return HAL_ERROR;
 800443e:	2301      	movs	r3, #1
 8004440:	e081      	b.n	8004546 <HAL_I2C_Mem_Write+0x24e>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8004442:	68fb      	ldr	r3, [r7, #12]
 8004444:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004446:	781a      	ldrb	r2, [r3, #0]
 8004448:	68fb      	ldr	r3, [r7, #12]
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800444e:	68fb      	ldr	r3, [r7, #12]
 8004450:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004452:	1c5a      	adds	r2, r3, #1
 8004454:	68fb      	ldr	r3, [r7, #12]
 8004456:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8004458:	68fb      	ldr	r3, [r7, #12]
 800445a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800445c:	b29b      	uxth	r3, r3
 800445e:	3b01      	subs	r3, #1
 8004460:	b29a      	uxth	r2, r3
 8004462:	68fb      	ldr	r3, [r7, #12]
 8004464:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8004466:	68fb      	ldr	r3, [r7, #12]
 8004468:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800446a:	3b01      	subs	r3, #1
 800446c:	b29a      	uxth	r2, r3
 800446e:	68fb      	ldr	r3, [r7, #12]
 8004470:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8004472:	68fb      	ldr	r3, [r7, #12]
 8004474:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004476:	b29b      	uxth	r3, r3
 8004478:	2b00      	cmp	r3, #0
 800447a:	d03a      	beq.n	80044f2 <HAL_I2C_Mem_Write+0x1fa>
 800447c:	68fb      	ldr	r3, [r7, #12]
 800447e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004480:	2b00      	cmp	r3, #0
 8004482:	d136      	bne.n	80044f2 <HAL_I2C_Mem_Write+0x1fa>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8004484:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004486:	68f8      	ldr	r0, [r7, #12]
 8004488:	697b      	ldr	r3, [r7, #20]
 800448a:	9300      	str	r3, [sp, #0]
 800448c:	0013      	movs	r3, r2
 800448e:	2200      	movs	r2, #0
 8004490:	2180      	movs	r1, #128	@ 0x80
 8004492:	f000 fb77 	bl	8004b84 <I2C_WaitOnFlagUntilTimeout>
 8004496:	1e03      	subs	r3, r0, #0
 8004498:	d001      	beq.n	800449e <HAL_I2C_Mem_Write+0x1a6>
        {
          return HAL_ERROR;
 800449a:	2301      	movs	r3, #1
 800449c:	e053      	b.n	8004546 <HAL_I2C_Mem_Write+0x24e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800449e:	68fb      	ldr	r3, [r7, #12]
 80044a0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80044a2:	b29b      	uxth	r3, r3
 80044a4:	2bff      	cmp	r3, #255	@ 0xff
 80044a6:	d911      	bls.n	80044cc <HAL_I2C_Mem_Write+0x1d4>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80044a8:	68fb      	ldr	r3, [r7, #12]
 80044aa:	22ff      	movs	r2, #255	@ 0xff
 80044ac:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80044ae:	68fb      	ldr	r3, [r7, #12]
 80044b0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80044b2:	b2da      	uxtb	r2, r3
 80044b4:	2380      	movs	r3, #128	@ 0x80
 80044b6:	045c      	lsls	r4, r3, #17
 80044b8:	230a      	movs	r3, #10
 80044ba:	18fb      	adds	r3, r7, r3
 80044bc:	8819      	ldrh	r1, [r3, #0]
 80044be:	68f8      	ldr	r0, [r7, #12]
 80044c0:	2300      	movs	r3, #0
 80044c2:	9300      	str	r3, [sp, #0]
 80044c4:	0023      	movs	r3, r4
 80044c6:	f000 fd37 	bl	8004f38 <I2C_TransferConfig>
 80044ca:	e012      	b.n	80044f2 <HAL_I2C_Mem_Write+0x1fa>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80044cc:	68fb      	ldr	r3, [r7, #12]
 80044ce:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80044d0:	b29a      	uxth	r2, r3
 80044d2:	68fb      	ldr	r3, [r7, #12]
 80044d4:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80044d6:	68fb      	ldr	r3, [r7, #12]
 80044d8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80044da:	b2da      	uxtb	r2, r3
 80044dc:	2380      	movs	r3, #128	@ 0x80
 80044de:	049c      	lsls	r4, r3, #18
 80044e0:	230a      	movs	r3, #10
 80044e2:	18fb      	adds	r3, r7, r3
 80044e4:	8819      	ldrh	r1, [r3, #0]
 80044e6:	68f8      	ldr	r0, [r7, #12]
 80044e8:	2300      	movs	r3, #0
 80044ea:	9300      	str	r3, [sp, #0]
 80044ec:	0023      	movs	r3, r4
 80044ee:	f000 fd23 	bl	8004f38 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 80044f2:	68fb      	ldr	r3, [r7, #12]
 80044f4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80044f6:	b29b      	uxth	r3, r3
 80044f8:	2b00      	cmp	r3, #0
 80044fa:	d198      	bne.n	800442e <HAL_I2C_Mem_Write+0x136>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80044fc:	697a      	ldr	r2, [r7, #20]
 80044fe:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8004500:	68fb      	ldr	r3, [r7, #12]
 8004502:	0018      	movs	r0, r3
 8004504:	f000 fbdc 	bl	8004cc0 <I2C_WaitOnSTOPFlagUntilTimeout>
 8004508:	1e03      	subs	r3, r0, #0
 800450a:	d001      	beq.n	8004510 <HAL_I2C_Mem_Write+0x218>
    {
      return HAL_ERROR;
 800450c:	2301      	movs	r3, #1
 800450e:	e01a      	b.n	8004546 <HAL_I2C_Mem_Write+0x24e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004510:	68fb      	ldr	r3, [r7, #12]
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	2220      	movs	r2, #32
 8004516:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8004518:	68fb      	ldr	r3, [r7, #12]
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	685a      	ldr	r2, [r3, #4]
 800451e:	68fb      	ldr	r3, [r7, #12]
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	490b      	ldr	r1, [pc, #44]	@ (8004550 <HAL_I2C_Mem_Write+0x258>)
 8004524:	400a      	ands	r2, r1
 8004526:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8004528:	68fb      	ldr	r3, [r7, #12]
 800452a:	2241      	movs	r2, #65	@ 0x41
 800452c:	2120      	movs	r1, #32
 800452e:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8004530:	68fb      	ldr	r3, [r7, #12]
 8004532:	2242      	movs	r2, #66	@ 0x42
 8004534:	2100      	movs	r1, #0
 8004536:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004538:	68fb      	ldr	r3, [r7, #12]
 800453a:	2240      	movs	r2, #64	@ 0x40
 800453c:	2100      	movs	r1, #0
 800453e:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8004540:	2300      	movs	r3, #0
 8004542:	e000      	b.n	8004546 <HAL_I2C_Mem_Write+0x24e>
  }
  else
  {
    return HAL_BUSY;
 8004544:	2302      	movs	r3, #2
  }
}
 8004546:	0018      	movs	r0, r3
 8004548:	46bd      	mov	sp, r7
 800454a:	b007      	add	sp, #28
 800454c:	bd90      	pop	{r4, r7, pc}
 800454e:	46c0      	nop			@ (mov r8, r8)
 8004550:	fe00e800 	.word	0xfe00e800

08004554 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004554:	b590      	push	{r4, r7, lr}
 8004556:	b089      	sub	sp, #36	@ 0x24
 8004558:	af02      	add	r7, sp, #8
 800455a:	60f8      	str	r0, [r7, #12]
 800455c:	000c      	movs	r4, r1
 800455e:	0010      	movs	r0, r2
 8004560:	0019      	movs	r1, r3
 8004562:	230a      	movs	r3, #10
 8004564:	18fb      	adds	r3, r7, r3
 8004566:	1c22      	adds	r2, r4, #0
 8004568:	801a      	strh	r2, [r3, #0]
 800456a:	2308      	movs	r3, #8
 800456c:	18fb      	adds	r3, r7, r3
 800456e:	1c02      	adds	r2, r0, #0
 8004570:	801a      	strh	r2, [r3, #0]
 8004572:	1dbb      	adds	r3, r7, #6
 8004574:	1c0a      	adds	r2, r1, #0
 8004576:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004578:	68fb      	ldr	r3, [r7, #12]
 800457a:	2241      	movs	r2, #65	@ 0x41
 800457c:	5c9b      	ldrb	r3, [r3, r2]
 800457e:	b2db      	uxtb	r3, r3
 8004580:	2b20      	cmp	r3, #32
 8004582:	d000      	beq.n	8004586 <HAL_I2C_Mem_Read+0x32>
 8004584:	e110      	b.n	80047a8 <HAL_I2C_Mem_Read+0x254>
  {
    if ((pData == NULL) || (Size == 0U))
 8004586:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004588:	2b00      	cmp	r3, #0
 800458a:	d004      	beq.n	8004596 <HAL_I2C_Mem_Read+0x42>
 800458c:	232c      	movs	r3, #44	@ 0x2c
 800458e:	18fb      	adds	r3, r7, r3
 8004590:	881b      	ldrh	r3, [r3, #0]
 8004592:	2b00      	cmp	r3, #0
 8004594:	d105      	bne.n	80045a2 <HAL_I2C_Mem_Read+0x4e>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8004596:	68fb      	ldr	r3, [r7, #12]
 8004598:	2280      	movs	r2, #128	@ 0x80
 800459a:	0092      	lsls	r2, r2, #2
 800459c:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 800459e:	2301      	movs	r3, #1
 80045a0:	e103      	b.n	80047aa <HAL_I2C_Mem_Read+0x256>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80045a2:	68fb      	ldr	r3, [r7, #12]
 80045a4:	2240      	movs	r2, #64	@ 0x40
 80045a6:	5c9b      	ldrb	r3, [r3, r2]
 80045a8:	2b01      	cmp	r3, #1
 80045aa:	d101      	bne.n	80045b0 <HAL_I2C_Mem_Read+0x5c>
 80045ac:	2302      	movs	r3, #2
 80045ae:	e0fc      	b.n	80047aa <HAL_I2C_Mem_Read+0x256>
 80045b0:	68fb      	ldr	r3, [r7, #12]
 80045b2:	2240      	movs	r2, #64	@ 0x40
 80045b4:	2101      	movs	r1, #1
 80045b6:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80045b8:	f7fe fd30 	bl	800301c <HAL_GetTick>
 80045bc:	0003      	movs	r3, r0
 80045be:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80045c0:	2380      	movs	r3, #128	@ 0x80
 80045c2:	0219      	lsls	r1, r3, #8
 80045c4:	68f8      	ldr	r0, [r7, #12]
 80045c6:	697b      	ldr	r3, [r7, #20]
 80045c8:	9300      	str	r3, [sp, #0]
 80045ca:	2319      	movs	r3, #25
 80045cc:	2201      	movs	r2, #1
 80045ce:	f000 fad9 	bl	8004b84 <I2C_WaitOnFlagUntilTimeout>
 80045d2:	1e03      	subs	r3, r0, #0
 80045d4:	d001      	beq.n	80045da <HAL_I2C_Mem_Read+0x86>
    {
      return HAL_ERROR;
 80045d6:	2301      	movs	r3, #1
 80045d8:	e0e7      	b.n	80047aa <HAL_I2C_Mem_Read+0x256>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80045da:	68fb      	ldr	r3, [r7, #12]
 80045dc:	2241      	movs	r2, #65	@ 0x41
 80045de:	2122      	movs	r1, #34	@ 0x22
 80045e0:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80045e2:	68fb      	ldr	r3, [r7, #12]
 80045e4:	2242      	movs	r2, #66	@ 0x42
 80045e6:	2140      	movs	r1, #64	@ 0x40
 80045e8:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80045ea:	68fb      	ldr	r3, [r7, #12]
 80045ec:	2200      	movs	r2, #0
 80045ee:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80045f0:	68fb      	ldr	r3, [r7, #12]
 80045f2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80045f4:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 80045f6:	68fb      	ldr	r3, [r7, #12]
 80045f8:	222c      	movs	r2, #44	@ 0x2c
 80045fa:	18ba      	adds	r2, r7, r2
 80045fc:	8812      	ldrh	r2, [r2, #0]
 80045fe:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8004600:	68fb      	ldr	r3, [r7, #12]
 8004602:	2200      	movs	r2, #0
 8004604:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004606:	1dbb      	adds	r3, r7, #6
 8004608:	881c      	ldrh	r4, [r3, #0]
 800460a:	2308      	movs	r3, #8
 800460c:	18fb      	adds	r3, r7, r3
 800460e:	881a      	ldrh	r2, [r3, #0]
 8004610:	230a      	movs	r3, #10
 8004612:	18fb      	adds	r3, r7, r3
 8004614:	8819      	ldrh	r1, [r3, #0]
 8004616:	68f8      	ldr	r0, [r7, #12]
 8004618:	697b      	ldr	r3, [r7, #20]
 800461a:	9301      	str	r3, [sp, #4]
 800461c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800461e:	9300      	str	r3, [sp, #0]
 8004620:	0023      	movs	r3, r4
 8004622:	f000 fa2b 	bl	8004a7c <I2C_RequestMemoryRead>
 8004626:	1e03      	subs	r3, r0, #0
 8004628:	d005      	beq.n	8004636 <HAL_I2C_Mem_Read+0xe2>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800462a:	68fb      	ldr	r3, [r7, #12]
 800462c:	2240      	movs	r2, #64	@ 0x40
 800462e:	2100      	movs	r1, #0
 8004630:	5499      	strb	r1, [r3, r2]
      return HAL_ERROR;
 8004632:	2301      	movs	r3, #1
 8004634:	e0b9      	b.n	80047aa <HAL_I2C_Mem_Read+0x256>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004636:	68fb      	ldr	r3, [r7, #12]
 8004638:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800463a:	b29b      	uxth	r3, r3
 800463c:	2bff      	cmp	r3, #255	@ 0xff
 800463e:	d911      	bls.n	8004664 <HAL_I2C_Mem_Read+0x110>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8004640:	68fb      	ldr	r3, [r7, #12]
 8004642:	22ff      	movs	r2, #255	@ 0xff
 8004644:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8004646:	68fb      	ldr	r3, [r7, #12]
 8004648:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800464a:	b2da      	uxtb	r2, r3
 800464c:	2380      	movs	r3, #128	@ 0x80
 800464e:	045c      	lsls	r4, r3, #17
 8004650:	230a      	movs	r3, #10
 8004652:	18fb      	adds	r3, r7, r3
 8004654:	8819      	ldrh	r1, [r3, #0]
 8004656:	68f8      	ldr	r0, [r7, #12]
 8004658:	4b56      	ldr	r3, [pc, #344]	@ (80047b4 <HAL_I2C_Mem_Read+0x260>)
 800465a:	9300      	str	r3, [sp, #0]
 800465c:	0023      	movs	r3, r4
 800465e:	f000 fc6b 	bl	8004f38 <I2C_TransferConfig>
 8004662:	e012      	b.n	800468a <HAL_I2C_Mem_Read+0x136>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8004664:	68fb      	ldr	r3, [r7, #12]
 8004666:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004668:	b29a      	uxth	r2, r3
 800466a:	68fb      	ldr	r3, [r7, #12]
 800466c:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800466e:	68fb      	ldr	r3, [r7, #12]
 8004670:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004672:	b2da      	uxtb	r2, r3
 8004674:	2380      	movs	r3, #128	@ 0x80
 8004676:	049c      	lsls	r4, r3, #18
 8004678:	230a      	movs	r3, #10
 800467a:	18fb      	adds	r3, r7, r3
 800467c:	8819      	ldrh	r1, [r3, #0]
 800467e:	68f8      	ldr	r0, [r7, #12]
 8004680:	4b4c      	ldr	r3, [pc, #304]	@ (80047b4 <HAL_I2C_Mem_Read+0x260>)
 8004682:	9300      	str	r3, [sp, #0]
 8004684:	0023      	movs	r3, r4
 8004686:	f000 fc57 	bl	8004f38 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 800468a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800468c:	68f8      	ldr	r0, [r7, #12]
 800468e:	697b      	ldr	r3, [r7, #20]
 8004690:	9300      	str	r3, [sp, #0]
 8004692:	0013      	movs	r3, r2
 8004694:	2200      	movs	r2, #0
 8004696:	2104      	movs	r1, #4
 8004698:	f000 fa74 	bl	8004b84 <I2C_WaitOnFlagUntilTimeout>
 800469c:	1e03      	subs	r3, r0, #0
 800469e:	d001      	beq.n	80046a4 <HAL_I2C_Mem_Read+0x150>
      {
        return HAL_ERROR;
 80046a0:	2301      	movs	r3, #1
 80046a2:	e082      	b.n	80047aa <HAL_I2C_Mem_Read+0x256>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80046a4:	68fb      	ldr	r3, [r7, #12]
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80046aa:	68fb      	ldr	r3, [r7, #12]
 80046ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80046ae:	b2d2      	uxtb	r2, r2
 80046b0:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80046b2:	68fb      	ldr	r3, [r7, #12]
 80046b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80046b6:	1c5a      	adds	r2, r3, #1
 80046b8:	68fb      	ldr	r3, [r7, #12]
 80046ba:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 80046bc:	68fb      	ldr	r3, [r7, #12]
 80046be:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80046c0:	3b01      	subs	r3, #1
 80046c2:	b29a      	uxth	r2, r3
 80046c4:	68fb      	ldr	r3, [r7, #12]
 80046c6:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80046c8:	68fb      	ldr	r3, [r7, #12]
 80046ca:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80046cc:	b29b      	uxth	r3, r3
 80046ce:	3b01      	subs	r3, #1
 80046d0:	b29a      	uxth	r2, r3
 80046d2:	68fb      	ldr	r3, [r7, #12]
 80046d4:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80046d6:	68fb      	ldr	r3, [r7, #12]
 80046d8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80046da:	b29b      	uxth	r3, r3
 80046dc:	2b00      	cmp	r3, #0
 80046de:	d03a      	beq.n	8004756 <HAL_I2C_Mem_Read+0x202>
 80046e0:	68fb      	ldr	r3, [r7, #12]
 80046e2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80046e4:	2b00      	cmp	r3, #0
 80046e6:	d136      	bne.n	8004756 <HAL_I2C_Mem_Read+0x202>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80046e8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80046ea:	68f8      	ldr	r0, [r7, #12]
 80046ec:	697b      	ldr	r3, [r7, #20]
 80046ee:	9300      	str	r3, [sp, #0]
 80046f0:	0013      	movs	r3, r2
 80046f2:	2200      	movs	r2, #0
 80046f4:	2180      	movs	r1, #128	@ 0x80
 80046f6:	f000 fa45 	bl	8004b84 <I2C_WaitOnFlagUntilTimeout>
 80046fa:	1e03      	subs	r3, r0, #0
 80046fc:	d001      	beq.n	8004702 <HAL_I2C_Mem_Read+0x1ae>
        {
          return HAL_ERROR;
 80046fe:	2301      	movs	r3, #1
 8004700:	e053      	b.n	80047aa <HAL_I2C_Mem_Read+0x256>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004702:	68fb      	ldr	r3, [r7, #12]
 8004704:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004706:	b29b      	uxth	r3, r3
 8004708:	2bff      	cmp	r3, #255	@ 0xff
 800470a:	d911      	bls.n	8004730 <HAL_I2C_Mem_Read+0x1dc>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800470c:	68fb      	ldr	r3, [r7, #12]
 800470e:	22ff      	movs	r2, #255	@ 0xff
 8004710:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8004712:	68fb      	ldr	r3, [r7, #12]
 8004714:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004716:	b2da      	uxtb	r2, r3
 8004718:	2380      	movs	r3, #128	@ 0x80
 800471a:	045c      	lsls	r4, r3, #17
 800471c:	230a      	movs	r3, #10
 800471e:	18fb      	adds	r3, r7, r3
 8004720:	8819      	ldrh	r1, [r3, #0]
 8004722:	68f8      	ldr	r0, [r7, #12]
 8004724:	2300      	movs	r3, #0
 8004726:	9300      	str	r3, [sp, #0]
 8004728:	0023      	movs	r3, r4
 800472a:	f000 fc05 	bl	8004f38 <I2C_TransferConfig>
 800472e:	e012      	b.n	8004756 <HAL_I2C_Mem_Read+0x202>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8004730:	68fb      	ldr	r3, [r7, #12]
 8004732:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004734:	b29a      	uxth	r2, r3
 8004736:	68fb      	ldr	r3, [r7, #12]
 8004738:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800473a:	68fb      	ldr	r3, [r7, #12]
 800473c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800473e:	b2da      	uxtb	r2, r3
 8004740:	2380      	movs	r3, #128	@ 0x80
 8004742:	049c      	lsls	r4, r3, #18
 8004744:	230a      	movs	r3, #10
 8004746:	18fb      	adds	r3, r7, r3
 8004748:	8819      	ldrh	r1, [r3, #0]
 800474a:	68f8      	ldr	r0, [r7, #12]
 800474c:	2300      	movs	r3, #0
 800474e:	9300      	str	r3, [sp, #0]
 8004750:	0023      	movs	r3, r4
 8004752:	f000 fbf1 	bl	8004f38 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8004756:	68fb      	ldr	r3, [r7, #12]
 8004758:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800475a:	b29b      	uxth	r3, r3
 800475c:	2b00      	cmp	r3, #0
 800475e:	d194      	bne.n	800468a <HAL_I2C_Mem_Read+0x136>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004760:	697a      	ldr	r2, [r7, #20]
 8004762:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8004764:	68fb      	ldr	r3, [r7, #12]
 8004766:	0018      	movs	r0, r3
 8004768:	f000 faaa 	bl	8004cc0 <I2C_WaitOnSTOPFlagUntilTimeout>
 800476c:	1e03      	subs	r3, r0, #0
 800476e:	d001      	beq.n	8004774 <HAL_I2C_Mem_Read+0x220>
    {
      return HAL_ERROR;
 8004770:	2301      	movs	r3, #1
 8004772:	e01a      	b.n	80047aa <HAL_I2C_Mem_Read+0x256>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004774:	68fb      	ldr	r3, [r7, #12]
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	2220      	movs	r2, #32
 800477a:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800477c:	68fb      	ldr	r3, [r7, #12]
 800477e:	681b      	ldr	r3, [r3, #0]
 8004780:	685a      	ldr	r2, [r3, #4]
 8004782:	68fb      	ldr	r3, [r7, #12]
 8004784:	681b      	ldr	r3, [r3, #0]
 8004786:	490c      	ldr	r1, [pc, #48]	@ (80047b8 <HAL_I2C_Mem_Read+0x264>)
 8004788:	400a      	ands	r2, r1
 800478a:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800478c:	68fb      	ldr	r3, [r7, #12]
 800478e:	2241      	movs	r2, #65	@ 0x41
 8004790:	2120      	movs	r1, #32
 8004792:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8004794:	68fb      	ldr	r3, [r7, #12]
 8004796:	2242      	movs	r2, #66	@ 0x42
 8004798:	2100      	movs	r1, #0
 800479a:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800479c:	68fb      	ldr	r3, [r7, #12]
 800479e:	2240      	movs	r2, #64	@ 0x40
 80047a0:	2100      	movs	r1, #0
 80047a2:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80047a4:	2300      	movs	r3, #0
 80047a6:	e000      	b.n	80047aa <HAL_I2C_Mem_Read+0x256>
  }
  else
  {
    return HAL_BUSY;
 80047a8:	2302      	movs	r3, #2
  }
}
 80047aa:	0018      	movs	r0, r3
 80047ac:	46bd      	mov	sp, r7
 80047ae:	b007      	add	sp, #28
 80047b0:	bd90      	pop	{r4, r7, pc}
 80047b2:	46c0      	nop			@ (mov r8, r8)
 80047b4:	80002400 	.word	0x80002400
 80047b8:	fe00e800 	.word	0xfe00e800

080047bc <HAL_I2C_IsDeviceReady>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials,
                                        uint32_t Timeout)
{
 80047bc:	b580      	push	{r7, lr}
 80047be:	b08a      	sub	sp, #40	@ 0x28
 80047c0:	af02      	add	r7, sp, #8
 80047c2:	60f8      	str	r0, [r7, #12]
 80047c4:	607a      	str	r2, [r7, #4]
 80047c6:	603b      	str	r3, [r7, #0]
 80047c8:	230a      	movs	r3, #10
 80047ca:	18fb      	adds	r3, r7, r3
 80047cc:	1c0a      	adds	r2, r1, #0
 80047ce:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  __IO uint32_t I2C_Trials = 0UL;
 80047d0:	2300      	movs	r3, #0
 80047d2:	617b      	str	r3, [r7, #20]

  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80047d4:	68fb      	ldr	r3, [r7, #12]
 80047d6:	2241      	movs	r2, #65	@ 0x41
 80047d8:	5c9b      	ldrb	r3, [r3, r2]
 80047da:	b2db      	uxtb	r3, r3
 80047dc:	2b20      	cmp	r3, #32
 80047de:	d000      	beq.n	80047e2 <HAL_I2C_IsDeviceReady+0x26>
 80047e0:	e0df      	b.n	80049a2 <HAL_I2C_IsDeviceReady+0x1e6>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 80047e2:	68fb      	ldr	r3, [r7, #12]
 80047e4:	681b      	ldr	r3, [r3, #0]
 80047e6:	699a      	ldr	r2, [r3, #24]
 80047e8:	2380      	movs	r3, #128	@ 0x80
 80047ea:	021b      	lsls	r3, r3, #8
 80047ec:	401a      	ands	r2, r3
 80047ee:	2380      	movs	r3, #128	@ 0x80
 80047f0:	021b      	lsls	r3, r3, #8
 80047f2:	429a      	cmp	r2, r3
 80047f4:	d101      	bne.n	80047fa <HAL_I2C_IsDeviceReady+0x3e>
    {
      return HAL_BUSY;
 80047f6:	2302      	movs	r3, #2
 80047f8:	e0d4      	b.n	80049a4 <HAL_I2C_IsDeviceReady+0x1e8>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80047fa:	68fb      	ldr	r3, [r7, #12]
 80047fc:	2240      	movs	r2, #64	@ 0x40
 80047fe:	5c9b      	ldrb	r3, [r3, r2]
 8004800:	2b01      	cmp	r3, #1
 8004802:	d101      	bne.n	8004808 <HAL_I2C_IsDeviceReady+0x4c>
 8004804:	2302      	movs	r3, #2
 8004806:	e0cd      	b.n	80049a4 <HAL_I2C_IsDeviceReady+0x1e8>
 8004808:	68fb      	ldr	r3, [r7, #12]
 800480a:	2240      	movs	r2, #64	@ 0x40
 800480c:	2101      	movs	r1, #1
 800480e:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004810:	68fb      	ldr	r3, [r7, #12]
 8004812:	2241      	movs	r2, #65	@ 0x41
 8004814:	2124      	movs	r1, #36	@ 0x24
 8004816:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004818:	68fb      	ldr	r3, [r7, #12]
 800481a:	2200      	movs	r2, #0
 800481c:	645a      	str	r2, [r3, #68]	@ 0x44

    do
    {
      /* Generate Start */
      hi2c->Instance->CR2 = I2C_GENERATE_START(hi2c->Init.AddressingMode, DevAddress);
 800481e:	68fb      	ldr	r3, [r7, #12]
 8004820:	68db      	ldr	r3, [r3, #12]
 8004822:	2b01      	cmp	r3, #1
 8004824:	d107      	bne.n	8004836 <HAL_I2C_IsDeviceReady+0x7a>
 8004826:	230a      	movs	r3, #10
 8004828:	18fb      	adds	r3, r7, r3
 800482a:	881b      	ldrh	r3, [r3, #0]
 800482c:	059b      	lsls	r3, r3, #22
 800482e:	0d9b      	lsrs	r3, r3, #22
 8004830:	4a5e      	ldr	r2, [pc, #376]	@ (80049ac <HAL_I2C_IsDeviceReady+0x1f0>)
 8004832:	431a      	orrs	r2, r3
 8004834:	e006      	b.n	8004844 <HAL_I2C_IsDeviceReady+0x88>
 8004836:	230a      	movs	r3, #10
 8004838:	18fb      	adds	r3, r7, r3
 800483a:	881b      	ldrh	r3, [r3, #0]
 800483c:	059b      	lsls	r3, r3, #22
 800483e:	0d9b      	lsrs	r3, r3, #22
 8004840:	4a5b      	ldr	r2, [pc, #364]	@ (80049b0 <HAL_I2C_IsDeviceReady+0x1f4>)
 8004842:	431a      	orrs	r2, r3
 8004844:	68fb      	ldr	r3, [r7, #12]
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	605a      	str	r2, [r3, #4]

      /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
      /* Wait until STOPF flag is set or a NACK flag is set*/
      tickstart = HAL_GetTick();
 800484a:	f7fe fbe7 	bl	800301c <HAL_GetTick>
 800484e:	0003      	movs	r3, r0
 8004850:	61bb      	str	r3, [r7, #24]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 8004852:	68fb      	ldr	r3, [r7, #12]
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	699b      	ldr	r3, [r3, #24]
 8004858:	2220      	movs	r2, #32
 800485a:	4013      	ands	r3, r2
 800485c:	3b20      	subs	r3, #32
 800485e:	425a      	negs	r2, r3
 8004860:	4153      	adcs	r3, r2
 8004862:	b2da      	uxtb	r2, r3
 8004864:	231f      	movs	r3, #31
 8004866:	18fb      	adds	r3, r7, r3
 8004868:	701a      	strb	r2, [r3, #0]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 800486a:	68fb      	ldr	r3, [r7, #12]
 800486c:	681b      	ldr	r3, [r3, #0]
 800486e:	699b      	ldr	r3, [r3, #24]
 8004870:	2210      	movs	r2, #16
 8004872:	4013      	ands	r3, r2
 8004874:	3b10      	subs	r3, #16
 8004876:	425a      	negs	r2, r3
 8004878:	4153      	adcs	r3, r2
 800487a:	b2da      	uxtb	r2, r3
 800487c:	231e      	movs	r3, #30
 800487e:	18fb      	adds	r3, r7, r3
 8004880:	701a      	strb	r2, [r3, #0]

      while ((tmp1 == RESET) && (tmp2 == RESET))
 8004882:	e035      	b.n	80048f0 <HAL_I2C_IsDeviceReady+0x134>
      {
        if (Timeout != HAL_MAX_DELAY)
 8004884:	683b      	ldr	r3, [r7, #0]
 8004886:	3301      	adds	r3, #1
 8004888:	d01a      	beq.n	80048c0 <HAL_I2C_IsDeviceReady+0x104>
        {
          if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800488a:	f7fe fbc7 	bl	800301c <HAL_GetTick>
 800488e:	0002      	movs	r2, r0
 8004890:	69bb      	ldr	r3, [r7, #24]
 8004892:	1ad3      	subs	r3, r2, r3
 8004894:	683a      	ldr	r2, [r7, #0]
 8004896:	429a      	cmp	r2, r3
 8004898:	d302      	bcc.n	80048a0 <HAL_I2C_IsDeviceReady+0xe4>
 800489a:	683b      	ldr	r3, [r7, #0]
 800489c:	2b00      	cmp	r3, #0
 800489e:	d10f      	bne.n	80048c0 <HAL_I2C_IsDeviceReady+0x104>
          {
            /* Update I2C state */
            hi2c->State = HAL_I2C_STATE_READY;
 80048a0:	68fb      	ldr	r3, [r7, #12]
 80048a2:	2241      	movs	r2, #65	@ 0x41
 80048a4:	2120      	movs	r1, #32
 80048a6:	5499      	strb	r1, [r3, r2]

            /* Update I2C error code */
            hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80048a8:	68fb      	ldr	r3, [r7, #12]
 80048aa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80048ac:	2220      	movs	r2, #32
 80048ae:	431a      	orrs	r2, r3
 80048b0:	68fb      	ldr	r3, [r7, #12]
 80048b2:	645a      	str	r2, [r3, #68]	@ 0x44

            /* Process Unlocked */
            __HAL_UNLOCK(hi2c);
 80048b4:	68fb      	ldr	r3, [r7, #12]
 80048b6:	2240      	movs	r2, #64	@ 0x40
 80048b8:	2100      	movs	r1, #0
 80048ba:	5499      	strb	r1, [r3, r2]

            return HAL_ERROR;
 80048bc:	2301      	movs	r3, #1
 80048be:	e071      	b.n	80049a4 <HAL_I2C_IsDeviceReady+0x1e8>
          }
        }

        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 80048c0:	68fb      	ldr	r3, [r7, #12]
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	699b      	ldr	r3, [r3, #24]
 80048c6:	2220      	movs	r2, #32
 80048c8:	4013      	ands	r3, r2
 80048ca:	3b20      	subs	r3, #32
 80048cc:	425a      	negs	r2, r3
 80048ce:	4153      	adcs	r3, r2
 80048d0:	b2da      	uxtb	r2, r3
 80048d2:	231f      	movs	r3, #31
 80048d4:	18fb      	adds	r3, r7, r3
 80048d6:	701a      	strb	r2, [r3, #0]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80048d8:	68fb      	ldr	r3, [r7, #12]
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	699b      	ldr	r3, [r3, #24]
 80048de:	2210      	movs	r2, #16
 80048e0:	4013      	ands	r3, r2
 80048e2:	3b10      	subs	r3, #16
 80048e4:	425a      	negs	r2, r3
 80048e6:	4153      	adcs	r3, r2
 80048e8:	b2da      	uxtb	r2, r3
 80048ea:	231e      	movs	r3, #30
 80048ec:	18fb      	adds	r3, r7, r3
 80048ee:	701a      	strb	r2, [r3, #0]
      while ((tmp1 == RESET) && (tmp2 == RESET))
 80048f0:	231f      	movs	r3, #31
 80048f2:	18fb      	adds	r3, r7, r3
 80048f4:	781b      	ldrb	r3, [r3, #0]
 80048f6:	2b00      	cmp	r3, #0
 80048f8:	d104      	bne.n	8004904 <HAL_I2C_IsDeviceReady+0x148>
 80048fa:	231e      	movs	r3, #30
 80048fc:	18fb      	adds	r3, r7, r3
 80048fe:	781b      	ldrb	r3, [r3, #0]
 8004900:	2b00      	cmp	r3, #0
 8004902:	d0bf      	beq.n	8004884 <HAL_I2C_IsDeviceReady+0xc8>
      }

      /* Check if the NACKF flag has not been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == RESET)
 8004904:	68fb      	ldr	r3, [r7, #12]
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	699b      	ldr	r3, [r3, #24]
 800490a:	2210      	movs	r2, #16
 800490c:	4013      	ands	r3, r2
 800490e:	2b10      	cmp	r3, #16
 8004910:	d01a      	beq.n	8004948 <HAL_I2C_IsDeviceReady+0x18c>
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8004912:	683a      	ldr	r2, [r7, #0]
 8004914:	68f8      	ldr	r0, [r7, #12]
 8004916:	69bb      	ldr	r3, [r7, #24]
 8004918:	9300      	str	r3, [sp, #0]
 800491a:	0013      	movs	r3, r2
 800491c:	2200      	movs	r2, #0
 800491e:	2120      	movs	r1, #32
 8004920:	f000 f930 	bl	8004b84 <I2C_WaitOnFlagUntilTimeout>
 8004924:	1e03      	subs	r3, r0, #0
 8004926:	d001      	beq.n	800492c <HAL_I2C_IsDeviceReady+0x170>
        {
          return HAL_ERROR;
 8004928:	2301      	movs	r3, #1
 800492a:	e03b      	b.n	80049a4 <HAL_I2C_IsDeviceReady+0x1e8>
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800492c:	68fb      	ldr	r3, [r7, #12]
 800492e:	681b      	ldr	r3, [r3, #0]
 8004930:	2220      	movs	r2, #32
 8004932:	61da      	str	r2, [r3, #28]

        /* Device is ready */
        hi2c->State = HAL_I2C_STATE_READY;
 8004934:	68fb      	ldr	r3, [r7, #12]
 8004936:	2241      	movs	r2, #65	@ 0x41
 8004938:	2120      	movs	r1, #32
 800493a:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800493c:	68fb      	ldr	r3, [r7, #12]
 800493e:	2240      	movs	r2, #64	@ 0x40
 8004940:	2100      	movs	r1, #0
 8004942:	5499      	strb	r1, [r3, r2]

        return HAL_OK;
 8004944:	2300      	movs	r3, #0
 8004946:	e02d      	b.n	80049a4 <HAL_I2C_IsDeviceReady+0x1e8>
      }
      else
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8004948:	683a      	ldr	r2, [r7, #0]
 800494a:	68f8      	ldr	r0, [r7, #12]
 800494c:	69bb      	ldr	r3, [r7, #24]
 800494e:	9300      	str	r3, [sp, #0]
 8004950:	0013      	movs	r3, r2
 8004952:	2200      	movs	r2, #0
 8004954:	2120      	movs	r1, #32
 8004956:	f000 f915 	bl	8004b84 <I2C_WaitOnFlagUntilTimeout>
 800495a:	1e03      	subs	r3, r0, #0
 800495c:	d001      	beq.n	8004962 <HAL_I2C_IsDeviceReady+0x1a6>
        {
          return HAL_ERROR;
 800495e:	2301      	movs	r3, #1
 8004960:	e020      	b.n	80049a4 <HAL_I2C_IsDeviceReady+0x1e8>
        }

        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004962:	68fb      	ldr	r3, [r7, #12]
 8004964:	681b      	ldr	r3, [r3, #0]
 8004966:	2210      	movs	r2, #16
 8004968:	61da      	str	r2, [r3, #28]

        /* Clear STOP Flag, auto generated with autoend*/
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800496a:	68fb      	ldr	r3, [r7, #12]
 800496c:	681b      	ldr	r3, [r3, #0]
 800496e:	2220      	movs	r2, #32
 8004970:	61da      	str	r2, [r3, #28]
      }

      /* Increment Trials */
      I2C_Trials++;
 8004972:	697b      	ldr	r3, [r7, #20]
 8004974:	3301      	adds	r3, #1
 8004976:	617b      	str	r3, [r7, #20]
    } while (I2C_Trials < Trials);
 8004978:	697b      	ldr	r3, [r7, #20]
 800497a:	687a      	ldr	r2, [r7, #4]
 800497c:	429a      	cmp	r2, r3
 800497e:	d900      	bls.n	8004982 <HAL_I2C_IsDeviceReady+0x1c6>
 8004980:	e74d      	b.n	800481e <HAL_I2C_IsDeviceReady+0x62>

    /* Update I2C state */
    hi2c->State = HAL_I2C_STATE_READY;
 8004982:	68fb      	ldr	r3, [r7, #12]
 8004984:	2241      	movs	r2, #65	@ 0x41
 8004986:	2120      	movs	r1, #32
 8004988:	5499      	strb	r1, [r3, r2]

    /* Update I2C error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800498a:	68fb      	ldr	r3, [r7, #12]
 800498c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800498e:	2220      	movs	r2, #32
 8004990:	431a      	orrs	r2, r3
 8004992:	68fb      	ldr	r3, [r7, #12]
 8004994:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004996:	68fb      	ldr	r3, [r7, #12]
 8004998:	2240      	movs	r2, #64	@ 0x40
 800499a:	2100      	movs	r1, #0
 800499c:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 800499e:	2301      	movs	r3, #1
 80049a0:	e000      	b.n	80049a4 <HAL_I2C_IsDeviceReady+0x1e8>
  }
  else
  {
    return HAL_BUSY;
 80049a2:	2302      	movs	r3, #2
  }
}
 80049a4:	0018      	movs	r0, r3
 80049a6:	46bd      	mov	sp, r7
 80049a8:	b008      	add	sp, #32
 80049aa:	bd80      	pop	{r7, pc}
 80049ac:	02002000 	.word	0x02002000
 80049b0:	02002800 	.word	0x02002800

080049b4 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 80049b4:	b5b0      	push	{r4, r5, r7, lr}
 80049b6:	b086      	sub	sp, #24
 80049b8:	af02      	add	r7, sp, #8
 80049ba:	60f8      	str	r0, [r7, #12]
 80049bc:	000c      	movs	r4, r1
 80049be:	0010      	movs	r0, r2
 80049c0:	0019      	movs	r1, r3
 80049c2:	250a      	movs	r5, #10
 80049c4:	197b      	adds	r3, r7, r5
 80049c6:	1c22      	adds	r2, r4, #0
 80049c8:	801a      	strh	r2, [r3, #0]
 80049ca:	2308      	movs	r3, #8
 80049cc:	18fb      	adds	r3, r7, r3
 80049ce:	1c02      	adds	r2, r0, #0
 80049d0:	801a      	strh	r2, [r3, #0]
 80049d2:	1dbb      	adds	r3, r7, #6
 80049d4:	1c0a      	adds	r2, r1, #0
 80049d6:	801a      	strh	r2, [r3, #0]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 80049d8:	1dbb      	adds	r3, r7, #6
 80049da:	881b      	ldrh	r3, [r3, #0]
 80049dc:	b2da      	uxtb	r2, r3
 80049de:	2380      	movs	r3, #128	@ 0x80
 80049e0:	045c      	lsls	r4, r3, #17
 80049e2:	197b      	adds	r3, r7, r5
 80049e4:	8819      	ldrh	r1, [r3, #0]
 80049e6:	68f8      	ldr	r0, [r7, #12]
 80049e8:	4b23      	ldr	r3, [pc, #140]	@ (8004a78 <I2C_RequestMemoryWrite+0xc4>)
 80049ea:	9300      	str	r3, [sp, #0]
 80049ec:	0023      	movs	r3, r4
 80049ee:	f000 faa3 	bl	8004f38 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80049f2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80049f4:	6a39      	ldr	r1, [r7, #32]
 80049f6:	68fb      	ldr	r3, [r7, #12]
 80049f8:	0018      	movs	r0, r3
 80049fa:	f000 f91b 	bl	8004c34 <I2C_WaitOnTXISFlagUntilTimeout>
 80049fe:	1e03      	subs	r3, r0, #0
 8004a00:	d001      	beq.n	8004a06 <I2C_RequestMemoryWrite+0x52>
  {
    return HAL_ERROR;
 8004a02:	2301      	movs	r3, #1
 8004a04:	e033      	b.n	8004a6e <I2C_RequestMemoryWrite+0xba>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004a06:	1dbb      	adds	r3, r7, #6
 8004a08:	881b      	ldrh	r3, [r3, #0]
 8004a0a:	2b01      	cmp	r3, #1
 8004a0c:	d107      	bne.n	8004a1e <I2C_RequestMemoryWrite+0x6a>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8004a0e:	2308      	movs	r3, #8
 8004a10:	18fb      	adds	r3, r7, r3
 8004a12:	881b      	ldrh	r3, [r3, #0]
 8004a14:	b2da      	uxtb	r2, r3
 8004a16:	68fb      	ldr	r3, [r7, #12]
 8004a18:	681b      	ldr	r3, [r3, #0]
 8004a1a:	629a      	str	r2, [r3, #40]	@ 0x28
 8004a1c:	e019      	b.n	8004a52 <I2C_RequestMemoryWrite+0x9e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8004a1e:	2308      	movs	r3, #8
 8004a20:	18fb      	adds	r3, r7, r3
 8004a22:	881b      	ldrh	r3, [r3, #0]
 8004a24:	0a1b      	lsrs	r3, r3, #8
 8004a26:	b29b      	uxth	r3, r3
 8004a28:	b2da      	uxtb	r2, r3
 8004a2a:	68fb      	ldr	r3, [r7, #12]
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004a30:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004a32:	6a39      	ldr	r1, [r7, #32]
 8004a34:	68fb      	ldr	r3, [r7, #12]
 8004a36:	0018      	movs	r0, r3
 8004a38:	f000 f8fc 	bl	8004c34 <I2C_WaitOnTXISFlagUntilTimeout>
 8004a3c:	1e03      	subs	r3, r0, #0
 8004a3e:	d001      	beq.n	8004a44 <I2C_RequestMemoryWrite+0x90>
    {
      return HAL_ERROR;
 8004a40:	2301      	movs	r3, #1
 8004a42:	e014      	b.n	8004a6e <I2C_RequestMemoryWrite+0xba>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8004a44:	2308      	movs	r3, #8
 8004a46:	18fb      	adds	r3, r7, r3
 8004a48:	881b      	ldrh	r3, [r3, #0]
 8004a4a:	b2da      	uxtb	r2, r3
 8004a4c:	68fb      	ldr	r3, [r7, #12]
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8004a52:	6a3a      	ldr	r2, [r7, #32]
 8004a54:	68f8      	ldr	r0, [r7, #12]
 8004a56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a58:	9300      	str	r3, [sp, #0]
 8004a5a:	0013      	movs	r3, r2
 8004a5c:	2200      	movs	r2, #0
 8004a5e:	2180      	movs	r1, #128	@ 0x80
 8004a60:	f000 f890 	bl	8004b84 <I2C_WaitOnFlagUntilTimeout>
 8004a64:	1e03      	subs	r3, r0, #0
 8004a66:	d001      	beq.n	8004a6c <I2C_RequestMemoryWrite+0xb8>
  {
    return HAL_ERROR;
 8004a68:	2301      	movs	r3, #1
 8004a6a:	e000      	b.n	8004a6e <I2C_RequestMemoryWrite+0xba>
  }

  return HAL_OK;
 8004a6c:	2300      	movs	r3, #0
}
 8004a6e:	0018      	movs	r0, r3
 8004a70:	46bd      	mov	sp, r7
 8004a72:	b004      	add	sp, #16
 8004a74:	bdb0      	pop	{r4, r5, r7, pc}
 8004a76:	46c0      	nop			@ (mov r8, r8)
 8004a78:	80002000 	.word	0x80002000

08004a7c <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8004a7c:	b5b0      	push	{r4, r5, r7, lr}
 8004a7e:	b086      	sub	sp, #24
 8004a80:	af02      	add	r7, sp, #8
 8004a82:	60f8      	str	r0, [r7, #12]
 8004a84:	000c      	movs	r4, r1
 8004a86:	0010      	movs	r0, r2
 8004a88:	0019      	movs	r1, r3
 8004a8a:	250a      	movs	r5, #10
 8004a8c:	197b      	adds	r3, r7, r5
 8004a8e:	1c22      	adds	r2, r4, #0
 8004a90:	801a      	strh	r2, [r3, #0]
 8004a92:	2308      	movs	r3, #8
 8004a94:	18fb      	adds	r3, r7, r3
 8004a96:	1c02      	adds	r2, r0, #0
 8004a98:	801a      	strh	r2, [r3, #0]
 8004a9a:	1dbb      	adds	r3, r7, #6
 8004a9c:	1c0a      	adds	r2, r1, #0
 8004a9e:	801a      	strh	r2, [r3, #0]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8004aa0:	1dbb      	adds	r3, r7, #6
 8004aa2:	881b      	ldrh	r3, [r3, #0]
 8004aa4:	b2da      	uxtb	r2, r3
 8004aa6:	197b      	adds	r3, r7, r5
 8004aa8:	8819      	ldrh	r1, [r3, #0]
 8004aaa:	68f8      	ldr	r0, [r7, #12]
 8004aac:	4b23      	ldr	r3, [pc, #140]	@ (8004b3c <I2C_RequestMemoryRead+0xc0>)
 8004aae:	9300      	str	r3, [sp, #0]
 8004ab0:	2300      	movs	r3, #0
 8004ab2:	f000 fa41 	bl	8004f38 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004ab6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004ab8:	6a39      	ldr	r1, [r7, #32]
 8004aba:	68fb      	ldr	r3, [r7, #12]
 8004abc:	0018      	movs	r0, r3
 8004abe:	f000 f8b9 	bl	8004c34 <I2C_WaitOnTXISFlagUntilTimeout>
 8004ac2:	1e03      	subs	r3, r0, #0
 8004ac4:	d001      	beq.n	8004aca <I2C_RequestMemoryRead+0x4e>
  {
    return HAL_ERROR;
 8004ac6:	2301      	movs	r3, #1
 8004ac8:	e033      	b.n	8004b32 <I2C_RequestMemoryRead+0xb6>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004aca:	1dbb      	adds	r3, r7, #6
 8004acc:	881b      	ldrh	r3, [r3, #0]
 8004ace:	2b01      	cmp	r3, #1
 8004ad0:	d107      	bne.n	8004ae2 <I2C_RequestMemoryRead+0x66>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8004ad2:	2308      	movs	r3, #8
 8004ad4:	18fb      	adds	r3, r7, r3
 8004ad6:	881b      	ldrh	r3, [r3, #0]
 8004ad8:	b2da      	uxtb	r2, r3
 8004ada:	68fb      	ldr	r3, [r7, #12]
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	629a      	str	r2, [r3, #40]	@ 0x28
 8004ae0:	e019      	b.n	8004b16 <I2C_RequestMemoryRead+0x9a>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8004ae2:	2308      	movs	r3, #8
 8004ae4:	18fb      	adds	r3, r7, r3
 8004ae6:	881b      	ldrh	r3, [r3, #0]
 8004ae8:	0a1b      	lsrs	r3, r3, #8
 8004aea:	b29b      	uxth	r3, r3
 8004aec:	b2da      	uxtb	r2, r3
 8004aee:	68fb      	ldr	r3, [r7, #12]
 8004af0:	681b      	ldr	r3, [r3, #0]
 8004af2:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004af4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004af6:	6a39      	ldr	r1, [r7, #32]
 8004af8:	68fb      	ldr	r3, [r7, #12]
 8004afa:	0018      	movs	r0, r3
 8004afc:	f000 f89a 	bl	8004c34 <I2C_WaitOnTXISFlagUntilTimeout>
 8004b00:	1e03      	subs	r3, r0, #0
 8004b02:	d001      	beq.n	8004b08 <I2C_RequestMemoryRead+0x8c>
    {
      return HAL_ERROR;
 8004b04:	2301      	movs	r3, #1
 8004b06:	e014      	b.n	8004b32 <I2C_RequestMemoryRead+0xb6>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8004b08:	2308      	movs	r3, #8
 8004b0a:	18fb      	adds	r3, r7, r3
 8004b0c:	881b      	ldrh	r3, [r3, #0]
 8004b0e:	b2da      	uxtb	r2, r3
 8004b10:	68fb      	ldr	r3, [r7, #12]
 8004b12:	681b      	ldr	r3, [r3, #0]
 8004b14:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8004b16:	6a3a      	ldr	r2, [r7, #32]
 8004b18:	68f8      	ldr	r0, [r7, #12]
 8004b1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b1c:	9300      	str	r3, [sp, #0]
 8004b1e:	0013      	movs	r3, r2
 8004b20:	2200      	movs	r2, #0
 8004b22:	2140      	movs	r1, #64	@ 0x40
 8004b24:	f000 f82e 	bl	8004b84 <I2C_WaitOnFlagUntilTimeout>
 8004b28:	1e03      	subs	r3, r0, #0
 8004b2a:	d001      	beq.n	8004b30 <I2C_RequestMemoryRead+0xb4>
  {
    return HAL_ERROR;
 8004b2c:	2301      	movs	r3, #1
 8004b2e:	e000      	b.n	8004b32 <I2C_RequestMemoryRead+0xb6>
  }

  return HAL_OK;
 8004b30:	2300      	movs	r3, #0
}
 8004b32:	0018      	movs	r0, r3
 8004b34:	46bd      	mov	sp, r7
 8004b36:	b004      	add	sp, #16
 8004b38:	bdb0      	pop	{r4, r5, r7, pc}
 8004b3a:	46c0      	nop			@ (mov r8, r8)
 8004b3c:	80002000 	.word	0x80002000

08004b40 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8004b40:	b580      	push	{r7, lr}
 8004b42:	b082      	sub	sp, #8
 8004b44:	af00      	add	r7, sp, #0
 8004b46:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	681b      	ldr	r3, [r3, #0]
 8004b4c:	699b      	ldr	r3, [r3, #24]
 8004b4e:	2202      	movs	r2, #2
 8004b50:	4013      	ands	r3, r2
 8004b52:	2b02      	cmp	r3, #2
 8004b54:	d103      	bne.n	8004b5e <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	681b      	ldr	r3, [r3, #0]
 8004b5a:	2200      	movs	r2, #0
 8004b5c:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	699b      	ldr	r3, [r3, #24]
 8004b64:	2201      	movs	r2, #1
 8004b66:	4013      	ands	r3, r2
 8004b68:	2b01      	cmp	r3, #1
 8004b6a:	d007      	beq.n	8004b7c <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	699a      	ldr	r2, [r3, #24]
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	681b      	ldr	r3, [r3, #0]
 8004b76:	2101      	movs	r1, #1
 8004b78:	430a      	orrs	r2, r1
 8004b7a:	619a      	str	r2, [r3, #24]
  }
}
 8004b7c:	46c0      	nop			@ (mov r8, r8)
 8004b7e:	46bd      	mov	sp, r7
 8004b80:	b002      	add	sp, #8
 8004b82:	bd80      	pop	{r7, pc}

08004b84 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8004b84:	b580      	push	{r7, lr}
 8004b86:	b084      	sub	sp, #16
 8004b88:	af00      	add	r7, sp, #0
 8004b8a:	60f8      	str	r0, [r7, #12]
 8004b8c:	60b9      	str	r1, [r7, #8]
 8004b8e:	603b      	str	r3, [r7, #0]
 8004b90:	1dfb      	adds	r3, r7, #7
 8004b92:	701a      	strb	r2, [r3, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004b94:	e03a      	b.n	8004c0c <I2C_WaitOnFlagUntilTimeout+0x88>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8004b96:	69ba      	ldr	r2, [r7, #24]
 8004b98:	6839      	ldr	r1, [r7, #0]
 8004b9a:	68fb      	ldr	r3, [r7, #12]
 8004b9c:	0018      	movs	r0, r3
 8004b9e:	f000 f8d3 	bl	8004d48 <I2C_IsErrorOccurred>
 8004ba2:	1e03      	subs	r3, r0, #0
 8004ba4:	d001      	beq.n	8004baa <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8004ba6:	2301      	movs	r3, #1
 8004ba8:	e040      	b.n	8004c2c <I2C_WaitOnFlagUntilTimeout+0xa8>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004baa:	683b      	ldr	r3, [r7, #0]
 8004bac:	3301      	adds	r3, #1
 8004bae:	d02d      	beq.n	8004c0c <I2C_WaitOnFlagUntilTimeout+0x88>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004bb0:	f7fe fa34 	bl	800301c <HAL_GetTick>
 8004bb4:	0002      	movs	r2, r0
 8004bb6:	69bb      	ldr	r3, [r7, #24]
 8004bb8:	1ad3      	subs	r3, r2, r3
 8004bba:	683a      	ldr	r2, [r7, #0]
 8004bbc:	429a      	cmp	r2, r3
 8004bbe:	d302      	bcc.n	8004bc6 <I2C_WaitOnFlagUntilTimeout+0x42>
 8004bc0:	683b      	ldr	r3, [r7, #0]
 8004bc2:	2b00      	cmp	r3, #0
 8004bc4:	d122      	bne.n	8004c0c <I2C_WaitOnFlagUntilTimeout+0x88>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8004bc6:	68fb      	ldr	r3, [r7, #12]
 8004bc8:	681b      	ldr	r3, [r3, #0]
 8004bca:	699b      	ldr	r3, [r3, #24]
 8004bcc:	68ba      	ldr	r2, [r7, #8]
 8004bce:	4013      	ands	r3, r2
 8004bd0:	68ba      	ldr	r2, [r7, #8]
 8004bd2:	1ad3      	subs	r3, r2, r3
 8004bd4:	425a      	negs	r2, r3
 8004bd6:	4153      	adcs	r3, r2
 8004bd8:	b2db      	uxtb	r3, r3
 8004bda:	001a      	movs	r2, r3
 8004bdc:	1dfb      	adds	r3, r7, #7
 8004bde:	781b      	ldrb	r3, [r3, #0]
 8004be0:	429a      	cmp	r2, r3
 8004be2:	d113      	bne.n	8004c0c <I2C_WaitOnFlagUntilTimeout+0x88>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004be4:	68fb      	ldr	r3, [r7, #12]
 8004be6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004be8:	2220      	movs	r2, #32
 8004bea:	431a      	orrs	r2, r3
 8004bec:	68fb      	ldr	r3, [r7, #12]
 8004bee:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8004bf0:	68fb      	ldr	r3, [r7, #12]
 8004bf2:	2241      	movs	r2, #65	@ 0x41
 8004bf4:	2120      	movs	r1, #32
 8004bf6:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004bf8:	68fb      	ldr	r3, [r7, #12]
 8004bfa:	2242      	movs	r2, #66	@ 0x42
 8004bfc:	2100      	movs	r1, #0
 8004bfe:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004c00:	68fb      	ldr	r3, [r7, #12]
 8004c02:	2240      	movs	r2, #64	@ 0x40
 8004c04:	2100      	movs	r1, #0
 8004c06:	5499      	strb	r1, [r3, r2]
          return HAL_ERROR;
 8004c08:	2301      	movs	r3, #1
 8004c0a:	e00f      	b.n	8004c2c <I2C_WaitOnFlagUntilTimeout+0xa8>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004c0c:	68fb      	ldr	r3, [r7, #12]
 8004c0e:	681b      	ldr	r3, [r3, #0]
 8004c10:	699b      	ldr	r3, [r3, #24]
 8004c12:	68ba      	ldr	r2, [r7, #8]
 8004c14:	4013      	ands	r3, r2
 8004c16:	68ba      	ldr	r2, [r7, #8]
 8004c18:	1ad3      	subs	r3, r2, r3
 8004c1a:	425a      	negs	r2, r3
 8004c1c:	4153      	adcs	r3, r2
 8004c1e:	b2db      	uxtb	r3, r3
 8004c20:	001a      	movs	r2, r3
 8004c22:	1dfb      	adds	r3, r7, #7
 8004c24:	781b      	ldrb	r3, [r3, #0]
 8004c26:	429a      	cmp	r2, r3
 8004c28:	d0b5      	beq.n	8004b96 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004c2a:	2300      	movs	r3, #0
}
 8004c2c:	0018      	movs	r0, r3
 8004c2e:	46bd      	mov	sp, r7
 8004c30:	b004      	add	sp, #16
 8004c32:	bd80      	pop	{r7, pc}

08004c34 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8004c34:	b580      	push	{r7, lr}
 8004c36:	b084      	sub	sp, #16
 8004c38:	af00      	add	r7, sp, #0
 8004c3a:	60f8      	str	r0, [r7, #12]
 8004c3c:	60b9      	str	r1, [r7, #8]
 8004c3e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8004c40:	e032      	b.n	8004ca8 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8004c42:	687a      	ldr	r2, [r7, #4]
 8004c44:	68b9      	ldr	r1, [r7, #8]
 8004c46:	68fb      	ldr	r3, [r7, #12]
 8004c48:	0018      	movs	r0, r3
 8004c4a:	f000 f87d 	bl	8004d48 <I2C_IsErrorOccurred>
 8004c4e:	1e03      	subs	r3, r0, #0
 8004c50:	d001      	beq.n	8004c56 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8004c52:	2301      	movs	r3, #1
 8004c54:	e030      	b.n	8004cb8 <I2C_WaitOnTXISFlagUntilTimeout+0x84>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004c56:	68bb      	ldr	r3, [r7, #8]
 8004c58:	3301      	adds	r3, #1
 8004c5a:	d025      	beq.n	8004ca8 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004c5c:	f7fe f9de 	bl	800301c <HAL_GetTick>
 8004c60:	0002      	movs	r2, r0
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	1ad3      	subs	r3, r2, r3
 8004c66:	68ba      	ldr	r2, [r7, #8]
 8004c68:	429a      	cmp	r2, r3
 8004c6a:	d302      	bcc.n	8004c72 <I2C_WaitOnTXISFlagUntilTimeout+0x3e>
 8004c6c:	68bb      	ldr	r3, [r7, #8]
 8004c6e:	2b00      	cmp	r3, #0
 8004c70:	d11a      	bne.n	8004ca8 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8004c72:	68fb      	ldr	r3, [r7, #12]
 8004c74:	681b      	ldr	r3, [r3, #0]
 8004c76:	699b      	ldr	r3, [r3, #24]
 8004c78:	2202      	movs	r2, #2
 8004c7a:	4013      	ands	r3, r2
 8004c7c:	2b02      	cmp	r3, #2
 8004c7e:	d013      	beq.n	8004ca8 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004c80:	68fb      	ldr	r3, [r7, #12]
 8004c82:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004c84:	2220      	movs	r2, #32
 8004c86:	431a      	orrs	r2, r3
 8004c88:	68fb      	ldr	r3, [r7, #12]
 8004c8a:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8004c8c:	68fb      	ldr	r3, [r7, #12]
 8004c8e:	2241      	movs	r2, #65	@ 0x41
 8004c90:	2120      	movs	r1, #32
 8004c92:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004c94:	68fb      	ldr	r3, [r7, #12]
 8004c96:	2242      	movs	r2, #66	@ 0x42
 8004c98:	2100      	movs	r1, #0
 8004c9a:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004c9c:	68fb      	ldr	r3, [r7, #12]
 8004c9e:	2240      	movs	r2, #64	@ 0x40
 8004ca0:	2100      	movs	r1, #0
 8004ca2:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8004ca4:	2301      	movs	r3, #1
 8004ca6:	e007      	b.n	8004cb8 <I2C_WaitOnTXISFlagUntilTimeout+0x84>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8004ca8:	68fb      	ldr	r3, [r7, #12]
 8004caa:	681b      	ldr	r3, [r3, #0]
 8004cac:	699b      	ldr	r3, [r3, #24]
 8004cae:	2202      	movs	r2, #2
 8004cb0:	4013      	ands	r3, r2
 8004cb2:	2b02      	cmp	r3, #2
 8004cb4:	d1c5      	bne.n	8004c42 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8004cb6:	2300      	movs	r3, #0
}
 8004cb8:	0018      	movs	r0, r3
 8004cba:	46bd      	mov	sp, r7
 8004cbc:	b004      	add	sp, #16
 8004cbe:	bd80      	pop	{r7, pc}

08004cc0 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8004cc0:	b580      	push	{r7, lr}
 8004cc2:	b084      	sub	sp, #16
 8004cc4:	af00      	add	r7, sp, #0
 8004cc6:	60f8      	str	r0, [r7, #12]
 8004cc8:	60b9      	str	r1, [r7, #8]
 8004cca:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004ccc:	e02f      	b.n	8004d2e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8004cce:	687a      	ldr	r2, [r7, #4]
 8004cd0:	68b9      	ldr	r1, [r7, #8]
 8004cd2:	68fb      	ldr	r3, [r7, #12]
 8004cd4:	0018      	movs	r0, r3
 8004cd6:	f000 f837 	bl	8004d48 <I2C_IsErrorOccurred>
 8004cda:	1e03      	subs	r3, r0, #0
 8004cdc:	d001      	beq.n	8004ce2 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8004cde:	2301      	movs	r3, #1
 8004ce0:	e02d      	b.n	8004d3e <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004ce2:	f7fe f99b 	bl	800301c <HAL_GetTick>
 8004ce6:	0002      	movs	r2, r0
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	1ad3      	subs	r3, r2, r3
 8004cec:	68ba      	ldr	r2, [r7, #8]
 8004cee:	429a      	cmp	r2, r3
 8004cf0:	d302      	bcc.n	8004cf8 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8004cf2:	68bb      	ldr	r3, [r7, #8]
 8004cf4:	2b00      	cmp	r3, #0
 8004cf6:	d11a      	bne.n	8004d2e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8004cf8:	68fb      	ldr	r3, [r7, #12]
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	699b      	ldr	r3, [r3, #24]
 8004cfe:	2220      	movs	r2, #32
 8004d00:	4013      	ands	r3, r2
 8004d02:	2b20      	cmp	r3, #32
 8004d04:	d013      	beq.n	8004d2e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004d06:	68fb      	ldr	r3, [r7, #12]
 8004d08:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004d0a:	2220      	movs	r2, #32
 8004d0c:	431a      	orrs	r2, r3
 8004d0e:	68fb      	ldr	r3, [r7, #12]
 8004d10:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8004d12:	68fb      	ldr	r3, [r7, #12]
 8004d14:	2241      	movs	r2, #65	@ 0x41
 8004d16:	2120      	movs	r1, #32
 8004d18:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004d1a:	68fb      	ldr	r3, [r7, #12]
 8004d1c:	2242      	movs	r2, #66	@ 0x42
 8004d1e:	2100      	movs	r1, #0
 8004d20:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004d22:	68fb      	ldr	r3, [r7, #12]
 8004d24:	2240      	movs	r2, #64	@ 0x40
 8004d26:	2100      	movs	r1, #0
 8004d28:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 8004d2a:	2301      	movs	r3, #1
 8004d2c:	e007      	b.n	8004d3e <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004d2e:	68fb      	ldr	r3, [r7, #12]
 8004d30:	681b      	ldr	r3, [r3, #0]
 8004d32:	699b      	ldr	r3, [r3, #24]
 8004d34:	2220      	movs	r2, #32
 8004d36:	4013      	ands	r3, r2
 8004d38:	2b20      	cmp	r3, #32
 8004d3a:	d1c8      	bne.n	8004cce <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004d3c:	2300      	movs	r3, #0
}
 8004d3e:	0018      	movs	r0, r3
 8004d40:	46bd      	mov	sp, r7
 8004d42:	b004      	add	sp, #16
 8004d44:	bd80      	pop	{r7, pc}
	...

08004d48 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004d48:	b580      	push	{r7, lr}
 8004d4a:	b08a      	sub	sp, #40	@ 0x28
 8004d4c:	af00      	add	r7, sp, #0
 8004d4e:	60f8      	str	r0, [r7, #12]
 8004d50:	60b9      	str	r1, [r7, #8]
 8004d52:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004d54:	2327      	movs	r3, #39	@ 0x27
 8004d56:	18fb      	adds	r3, r7, r3
 8004d58:	2200      	movs	r2, #0
 8004d5a:	701a      	strb	r2, [r3, #0]
  uint32_t itflag   = hi2c->Instance->ISR;
 8004d5c:	68fb      	ldr	r3, [r7, #12]
 8004d5e:	681b      	ldr	r3, [r3, #0]
 8004d60:	699b      	ldr	r3, [r3, #24]
 8004d62:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8004d64:	2300      	movs	r3, #0
 8004d66:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8004d6c:	69bb      	ldr	r3, [r7, #24]
 8004d6e:	2210      	movs	r2, #16
 8004d70:	4013      	ands	r3, r2
 8004d72:	d100      	bne.n	8004d76 <I2C_IsErrorOccurred+0x2e>
 8004d74:	e079      	b.n	8004e6a <I2C_IsErrorOccurred+0x122>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004d76:	68fb      	ldr	r3, [r7, #12]
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	2210      	movs	r2, #16
 8004d7c:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8004d7e:	e057      	b.n	8004e30 <I2C_IsErrorOccurred+0xe8>
 8004d80:	2227      	movs	r2, #39	@ 0x27
 8004d82:	18bb      	adds	r3, r7, r2
 8004d84:	18ba      	adds	r2, r7, r2
 8004d86:	7812      	ldrb	r2, [r2, #0]
 8004d88:	701a      	strb	r2, [r3, #0]
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8004d8a:	68bb      	ldr	r3, [r7, #8]
 8004d8c:	3301      	adds	r3, #1
 8004d8e:	d04f      	beq.n	8004e30 <I2C_IsErrorOccurred+0xe8>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8004d90:	f7fe f944 	bl	800301c <HAL_GetTick>
 8004d94:	0002      	movs	r2, r0
 8004d96:	69fb      	ldr	r3, [r7, #28]
 8004d98:	1ad3      	subs	r3, r2, r3
 8004d9a:	68ba      	ldr	r2, [r7, #8]
 8004d9c:	429a      	cmp	r2, r3
 8004d9e:	d302      	bcc.n	8004da6 <I2C_IsErrorOccurred+0x5e>
 8004da0:	68bb      	ldr	r3, [r7, #8]
 8004da2:	2b00      	cmp	r3, #0
 8004da4:	d144      	bne.n	8004e30 <I2C_IsErrorOccurred+0xe8>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8004da6:	68fb      	ldr	r3, [r7, #12]
 8004da8:	681b      	ldr	r3, [r3, #0]
 8004daa:	685a      	ldr	r2, [r3, #4]
 8004dac:	2380      	movs	r3, #128	@ 0x80
 8004dae:	01db      	lsls	r3, r3, #7
 8004db0:	4013      	ands	r3, r2
 8004db2:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8004db4:	2013      	movs	r0, #19
 8004db6:	183b      	adds	r3, r7, r0
 8004db8:	68fa      	ldr	r2, [r7, #12]
 8004dba:	2142      	movs	r1, #66	@ 0x42
 8004dbc:	5c52      	ldrb	r2, [r2, r1]
 8004dbe:	701a      	strb	r2, [r3, #0]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8004dc0:	68fb      	ldr	r3, [r7, #12]
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	699a      	ldr	r2, [r3, #24]
 8004dc6:	2380      	movs	r3, #128	@ 0x80
 8004dc8:	021b      	lsls	r3, r3, #8
 8004dca:	401a      	ands	r2, r3
 8004dcc:	2380      	movs	r3, #128	@ 0x80
 8004dce:	021b      	lsls	r3, r3, #8
 8004dd0:	429a      	cmp	r2, r3
 8004dd2:	d126      	bne.n	8004e22 <I2C_IsErrorOccurred+0xda>
 8004dd4:	697a      	ldr	r2, [r7, #20]
 8004dd6:	2380      	movs	r3, #128	@ 0x80
 8004dd8:	01db      	lsls	r3, r3, #7
 8004dda:	429a      	cmp	r2, r3
 8004ddc:	d021      	beq.n	8004e22 <I2C_IsErrorOccurred+0xda>
              (tmp1 != I2C_CR2_STOP) && \
 8004dde:	183b      	adds	r3, r7, r0
 8004de0:	781b      	ldrb	r3, [r3, #0]
 8004de2:	2b20      	cmp	r3, #32
 8004de4:	d01d      	beq.n	8004e22 <I2C_IsErrorOccurred+0xda>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8004de6:	68fb      	ldr	r3, [r7, #12]
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	685a      	ldr	r2, [r3, #4]
 8004dec:	68fb      	ldr	r3, [r7, #12]
 8004dee:	681b      	ldr	r3, [r3, #0]
 8004df0:	2180      	movs	r1, #128	@ 0x80
 8004df2:	01c9      	lsls	r1, r1, #7
 8004df4:	430a      	orrs	r2, r1
 8004df6:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8004df8:	f7fe f910 	bl	800301c <HAL_GetTick>
 8004dfc:	0003      	movs	r3, r0
 8004dfe:	61fb      	str	r3, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004e00:	e00f      	b.n	8004e22 <I2C_IsErrorOccurred+0xda>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8004e02:	f7fe f90b 	bl	800301c <HAL_GetTick>
 8004e06:	0002      	movs	r2, r0
 8004e08:	69fb      	ldr	r3, [r7, #28]
 8004e0a:	1ad3      	subs	r3, r2, r3
 8004e0c:	2b19      	cmp	r3, #25
 8004e0e:	d908      	bls.n	8004e22 <I2C_IsErrorOccurred+0xda>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8004e10:	6a3b      	ldr	r3, [r7, #32]
 8004e12:	2220      	movs	r2, #32
 8004e14:	4313      	orrs	r3, r2
 8004e16:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8004e18:	2327      	movs	r3, #39	@ 0x27
 8004e1a:	18fb      	adds	r3, r7, r3
 8004e1c:	2201      	movs	r2, #1
 8004e1e:	701a      	strb	r2, [r3, #0]

              break;
 8004e20:	e006      	b.n	8004e30 <I2C_IsErrorOccurred+0xe8>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004e22:	68fb      	ldr	r3, [r7, #12]
 8004e24:	681b      	ldr	r3, [r3, #0]
 8004e26:	699b      	ldr	r3, [r3, #24]
 8004e28:	2220      	movs	r2, #32
 8004e2a:	4013      	ands	r3, r2
 8004e2c:	2b20      	cmp	r3, #32
 8004e2e:	d1e8      	bne.n	8004e02 <I2C_IsErrorOccurred+0xba>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8004e30:	68fb      	ldr	r3, [r7, #12]
 8004e32:	681b      	ldr	r3, [r3, #0]
 8004e34:	699b      	ldr	r3, [r3, #24]
 8004e36:	2220      	movs	r2, #32
 8004e38:	4013      	ands	r3, r2
 8004e3a:	2b20      	cmp	r3, #32
 8004e3c:	d004      	beq.n	8004e48 <I2C_IsErrorOccurred+0x100>
 8004e3e:	2327      	movs	r3, #39	@ 0x27
 8004e40:	18fb      	adds	r3, r7, r3
 8004e42:	781b      	ldrb	r3, [r3, #0]
 8004e44:	2b00      	cmp	r3, #0
 8004e46:	d09b      	beq.n	8004d80 <I2C_IsErrorOccurred+0x38>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8004e48:	2327      	movs	r3, #39	@ 0x27
 8004e4a:	18fb      	adds	r3, r7, r3
 8004e4c:	781b      	ldrb	r3, [r3, #0]
 8004e4e:	2b00      	cmp	r3, #0
 8004e50:	d103      	bne.n	8004e5a <I2C_IsErrorOccurred+0x112>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004e52:	68fb      	ldr	r3, [r7, #12]
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	2220      	movs	r2, #32
 8004e58:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8004e5a:	6a3b      	ldr	r3, [r7, #32]
 8004e5c:	2204      	movs	r2, #4
 8004e5e:	4313      	orrs	r3, r2
 8004e60:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8004e62:	2327      	movs	r3, #39	@ 0x27
 8004e64:	18fb      	adds	r3, r7, r3
 8004e66:	2201      	movs	r2, #1
 8004e68:	701a      	strb	r2, [r3, #0]
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8004e6a:	68fb      	ldr	r3, [r7, #12]
 8004e6c:	681b      	ldr	r3, [r3, #0]
 8004e6e:	699b      	ldr	r3, [r3, #24]
 8004e70:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8004e72:	69ba      	ldr	r2, [r7, #24]
 8004e74:	2380      	movs	r3, #128	@ 0x80
 8004e76:	005b      	lsls	r3, r3, #1
 8004e78:	4013      	ands	r3, r2
 8004e7a:	d00c      	beq.n	8004e96 <I2C_IsErrorOccurred+0x14e>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8004e7c:	6a3b      	ldr	r3, [r7, #32]
 8004e7e:	2201      	movs	r2, #1
 8004e80:	4313      	orrs	r3, r2
 8004e82:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8004e84:	68fb      	ldr	r3, [r7, #12]
 8004e86:	681b      	ldr	r3, [r3, #0]
 8004e88:	2280      	movs	r2, #128	@ 0x80
 8004e8a:	0052      	lsls	r2, r2, #1
 8004e8c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8004e8e:	2327      	movs	r3, #39	@ 0x27
 8004e90:	18fb      	adds	r3, r7, r3
 8004e92:	2201      	movs	r2, #1
 8004e94:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8004e96:	69ba      	ldr	r2, [r7, #24]
 8004e98:	2380      	movs	r3, #128	@ 0x80
 8004e9a:	00db      	lsls	r3, r3, #3
 8004e9c:	4013      	ands	r3, r2
 8004e9e:	d00c      	beq.n	8004eba <I2C_IsErrorOccurred+0x172>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8004ea0:	6a3b      	ldr	r3, [r7, #32]
 8004ea2:	2208      	movs	r2, #8
 8004ea4:	4313      	orrs	r3, r2
 8004ea6:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8004ea8:	68fb      	ldr	r3, [r7, #12]
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	2280      	movs	r2, #128	@ 0x80
 8004eae:	00d2      	lsls	r2, r2, #3
 8004eb0:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8004eb2:	2327      	movs	r3, #39	@ 0x27
 8004eb4:	18fb      	adds	r3, r7, r3
 8004eb6:	2201      	movs	r2, #1
 8004eb8:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8004eba:	69ba      	ldr	r2, [r7, #24]
 8004ebc:	2380      	movs	r3, #128	@ 0x80
 8004ebe:	009b      	lsls	r3, r3, #2
 8004ec0:	4013      	ands	r3, r2
 8004ec2:	d00c      	beq.n	8004ede <I2C_IsErrorOccurred+0x196>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8004ec4:	6a3b      	ldr	r3, [r7, #32]
 8004ec6:	2202      	movs	r2, #2
 8004ec8:	4313      	orrs	r3, r2
 8004eca:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8004ecc:	68fb      	ldr	r3, [r7, #12]
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	2280      	movs	r2, #128	@ 0x80
 8004ed2:	0092      	lsls	r2, r2, #2
 8004ed4:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8004ed6:	2327      	movs	r3, #39	@ 0x27
 8004ed8:	18fb      	adds	r3, r7, r3
 8004eda:	2201      	movs	r2, #1
 8004edc:	701a      	strb	r2, [r3, #0]
  }

  if (status != HAL_OK)
 8004ede:	2327      	movs	r3, #39	@ 0x27
 8004ee0:	18fb      	adds	r3, r7, r3
 8004ee2:	781b      	ldrb	r3, [r3, #0]
 8004ee4:	2b00      	cmp	r3, #0
 8004ee6:	d01d      	beq.n	8004f24 <I2C_IsErrorOccurred+0x1dc>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8004ee8:	68fb      	ldr	r3, [r7, #12]
 8004eea:	0018      	movs	r0, r3
 8004eec:	f7ff fe28 	bl	8004b40 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8004ef0:	68fb      	ldr	r3, [r7, #12]
 8004ef2:	681b      	ldr	r3, [r3, #0]
 8004ef4:	685a      	ldr	r2, [r3, #4]
 8004ef6:	68fb      	ldr	r3, [r7, #12]
 8004ef8:	681b      	ldr	r3, [r3, #0]
 8004efa:	490e      	ldr	r1, [pc, #56]	@ (8004f34 <I2C_IsErrorOccurred+0x1ec>)
 8004efc:	400a      	ands	r2, r1
 8004efe:	605a      	str	r2, [r3, #4]

    hi2c->ErrorCode |= error_code;
 8004f00:	68fb      	ldr	r3, [r7, #12]
 8004f02:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004f04:	6a3b      	ldr	r3, [r7, #32]
 8004f06:	431a      	orrs	r2, r3
 8004f08:	68fb      	ldr	r3, [r7, #12]
 8004f0a:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8004f0c:	68fb      	ldr	r3, [r7, #12]
 8004f0e:	2241      	movs	r2, #65	@ 0x41
 8004f10:	2120      	movs	r1, #32
 8004f12:	5499      	strb	r1, [r3, r2]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004f14:	68fb      	ldr	r3, [r7, #12]
 8004f16:	2242      	movs	r2, #66	@ 0x42
 8004f18:	2100      	movs	r1, #0
 8004f1a:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004f1c:	68fb      	ldr	r3, [r7, #12]
 8004f1e:	2240      	movs	r2, #64	@ 0x40
 8004f20:	2100      	movs	r1, #0
 8004f22:	5499      	strb	r1, [r3, r2]
  }

  return status;
 8004f24:	2327      	movs	r3, #39	@ 0x27
 8004f26:	18fb      	adds	r3, r7, r3
 8004f28:	781b      	ldrb	r3, [r3, #0]
}
 8004f2a:	0018      	movs	r0, r3
 8004f2c:	46bd      	mov	sp, r7
 8004f2e:	b00a      	add	sp, #40	@ 0x28
 8004f30:	bd80      	pop	{r7, pc}
 8004f32:	46c0      	nop			@ (mov r8, r8)
 8004f34:	fe00e800 	.word	0xfe00e800

08004f38 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8004f38:	b590      	push	{r4, r7, lr}
 8004f3a:	b087      	sub	sp, #28
 8004f3c:	af00      	add	r7, sp, #0
 8004f3e:	60f8      	str	r0, [r7, #12]
 8004f40:	0008      	movs	r0, r1
 8004f42:	0011      	movs	r1, r2
 8004f44:	607b      	str	r3, [r7, #4]
 8004f46:	240a      	movs	r4, #10
 8004f48:	193b      	adds	r3, r7, r4
 8004f4a:	1c02      	adds	r2, r0, #0
 8004f4c:	801a      	strh	r2, [r3, #0]
 8004f4e:	2009      	movs	r0, #9
 8004f50:	183b      	adds	r3, r7, r0
 8004f52:	1c0a      	adds	r2, r1, #0
 8004f54:	701a      	strb	r2, [r3, #0]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004f56:	193b      	adds	r3, r7, r4
 8004f58:	881b      	ldrh	r3, [r3, #0]
 8004f5a:	059b      	lsls	r3, r3, #22
 8004f5c:	0d9a      	lsrs	r2, r3, #22
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8004f5e:	183b      	adds	r3, r7, r0
 8004f60:	781b      	ldrb	r3, [r3, #0]
 8004f62:	0419      	lsls	r1, r3, #16
 8004f64:	23ff      	movs	r3, #255	@ 0xff
 8004f66:	041b      	lsls	r3, r3, #16
 8004f68:	400b      	ands	r3, r1
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004f6a:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004f70:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004f72:	4313      	orrs	r3, r2
 8004f74:	005b      	lsls	r3, r3, #1
 8004f76:	085b      	lsrs	r3, r3, #1
 8004f78:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8004f7a:	68fb      	ldr	r3, [r7, #12]
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	685b      	ldr	r3, [r3, #4]
 8004f80:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004f82:	0d51      	lsrs	r1, r2, #21
 8004f84:	2280      	movs	r2, #128	@ 0x80
 8004f86:	00d2      	lsls	r2, r2, #3
 8004f88:	400a      	ands	r2, r1
 8004f8a:	4907      	ldr	r1, [pc, #28]	@ (8004fa8 <I2C_TransferConfig+0x70>)
 8004f8c:	430a      	orrs	r2, r1
 8004f8e:	43d2      	mvns	r2, r2
 8004f90:	401a      	ands	r2, r3
 8004f92:	0011      	movs	r1, r2
 8004f94:	68fb      	ldr	r3, [r7, #12]
 8004f96:	681b      	ldr	r3, [r3, #0]
 8004f98:	697a      	ldr	r2, [r7, #20]
 8004f9a:	430a      	orrs	r2, r1
 8004f9c:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8004f9e:	46c0      	nop			@ (mov r8, r8)
 8004fa0:	46bd      	mov	sp, r7
 8004fa2:	b007      	add	sp, #28
 8004fa4:	bd90      	pop	{r4, r7, pc}
 8004fa6:	46c0      	nop			@ (mov r8, r8)
 8004fa8:	03ff63ff 	.word	0x03ff63ff

08004fac <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8004fac:	b580      	push	{r7, lr}
 8004fae:	b082      	sub	sp, #8
 8004fb0:	af00      	add	r7, sp, #0
 8004fb2:	6078      	str	r0, [r7, #4]
 8004fb4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	2241      	movs	r2, #65	@ 0x41
 8004fba:	5c9b      	ldrb	r3, [r3, r2]
 8004fbc:	b2db      	uxtb	r3, r3
 8004fbe:	2b20      	cmp	r3, #32
 8004fc0:	d138      	bne.n	8005034 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	2240      	movs	r2, #64	@ 0x40
 8004fc6:	5c9b      	ldrb	r3, [r3, r2]
 8004fc8:	2b01      	cmp	r3, #1
 8004fca:	d101      	bne.n	8004fd0 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8004fcc:	2302      	movs	r3, #2
 8004fce:	e032      	b.n	8005036 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	2240      	movs	r2, #64	@ 0x40
 8004fd4:	2101      	movs	r1, #1
 8004fd6:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	2241      	movs	r2, #65	@ 0x41
 8004fdc:	2124      	movs	r1, #36	@ 0x24
 8004fde:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	681b      	ldr	r3, [r3, #0]
 8004fe4:	681a      	ldr	r2, [r3, #0]
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	681b      	ldr	r3, [r3, #0]
 8004fea:	2101      	movs	r1, #1
 8004fec:	438a      	bics	r2, r1
 8004fee:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	681a      	ldr	r2, [r3, #0]
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	681b      	ldr	r3, [r3, #0]
 8004ffa:	4911      	ldr	r1, [pc, #68]	@ (8005040 <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 8004ffc:	400a      	ands	r2, r1
 8004ffe:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	681b      	ldr	r3, [r3, #0]
 8005004:	6819      	ldr	r1, [r3, #0]
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	681b      	ldr	r3, [r3, #0]
 800500a:	683a      	ldr	r2, [r7, #0]
 800500c:	430a      	orrs	r2, r1
 800500e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	681b      	ldr	r3, [r3, #0]
 8005014:	681a      	ldr	r2, [r3, #0]
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	681b      	ldr	r3, [r3, #0]
 800501a:	2101      	movs	r1, #1
 800501c:	430a      	orrs	r2, r1
 800501e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	2241      	movs	r2, #65	@ 0x41
 8005024:	2120      	movs	r1, #32
 8005026:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	2240      	movs	r2, #64	@ 0x40
 800502c:	2100      	movs	r1, #0
 800502e:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8005030:	2300      	movs	r3, #0
 8005032:	e000      	b.n	8005036 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8005034:	2302      	movs	r3, #2
  }
}
 8005036:	0018      	movs	r0, r3
 8005038:	46bd      	mov	sp, r7
 800503a:	b002      	add	sp, #8
 800503c:	bd80      	pop	{r7, pc}
 800503e:	46c0      	nop			@ (mov r8, r8)
 8005040:	ffffefff 	.word	0xffffefff

08005044 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8005044:	b580      	push	{r7, lr}
 8005046:	b084      	sub	sp, #16
 8005048:	af00      	add	r7, sp, #0
 800504a:	6078      	str	r0, [r7, #4]
 800504c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	2241      	movs	r2, #65	@ 0x41
 8005052:	5c9b      	ldrb	r3, [r3, r2]
 8005054:	b2db      	uxtb	r3, r3
 8005056:	2b20      	cmp	r3, #32
 8005058:	d139      	bne.n	80050ce <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	2240      	movs	r2, #64	@ 0x40
 800505e:	5c9b      	ldrb	r3, [r3, r2]
 8005060:	2b01      	cmp	r3, #1
 8005062:	d101      	bne.n	8005068 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8005064:	2302      	movs	r3, #2
 8005066:	e033      	b.n	80050d0 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	2240      	movs	r2, #64	@ 0x40
 800506c:	2101      	movs	r1, #1
 800506e:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	2241      	movs	r2, #65	@ 0x41
 8005074:	2124      	movs	r1, #36	@ 0x24
 8005076:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	681b      	ldr	r3, [r3, #0]
 800507c:	681a      	ldr	r2, [r3, #0]
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	681b      	ldr	r3, [r3, #0]
 8005082:	2101      	movs	r1, #1
 8005084:	438a      	bics	r2, r1
 8005086:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	681b      	ldr	r3, [r3, #0]
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8005090:	68fb      	ldr	r3, [r7, #12]
 8005092:	4a11      	ldr	r2, [pc, #68]	@ (80050d8 <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 8005094:	4013      	ands	r3, r2
 8005096:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8005098:	683b      	ldr	r3, [r7, #0]
 800509a:	021b      	lsls	r3, r3, #8
 800509c:	68fa      	ldr	r2, [r7, #12]
 800509e:	4313      	orrs	r3, r2
 80050a0:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	681b      	ldr	r3, [r3, #0]
 80050a6:	68fa      	ldr	r2, [r7, #12]
 80050a8:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	681b      	ldr	r3, [r3, #0]
 80050ae:	681a      	ldr	r2, [r3, #0]
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	681b      	ldr	r3, [r3, #0]
 80050b4:	2101      	movs	r1, #1
 80050b6:	430a      	orrs	r2, r1
 80050b8:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	2241      	movs	r2, #65	@ 0x41
 80050be:	2120      	movs	r1, #32
 80050c0:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	2240      	movs	r2, #64	@ 0x40
 80050c6:	2100      	movs	r1, #0
 80050c8:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80050ca:	2300      	movs	r3, #0
 80050cc:	e000      	b.n	80050d0 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80050ce:	2302      	movs	r3, #2
  }
}
 80050d0:	0018      	movs	r0, r3
 80050d2:	46bd      	mov	sp, r7
 80050d4:	b004      	add	sp, #16
 80050d6:	bd80      	pop	{r7, pc}
 80050d8:	fffff0ff 	.word	0xfffff0ff

080050dc <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80050dc:	b580      	push	{r7, lr}
 80050de:	b084      	sub	sp, #16
 80050e0:	af00      	add	r7, sp, #0
 80050e2:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 80050e4:	4b19      	ldr	r3, [pc, #100]	@ (800514c <HAL_PWREx_ControlVoltageScaling+0x70>)
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	4a19      	ldr	r2, [pc, #100]	@ (8005150 <HAL_PWREx_ControlVoltageScaling+0x74>)
 80050ea:	4013      	ands	r3, r2
 80050ec:	0019      	movs	r1, r3
 80050ee:	4b17      	ldr	r3, [pc, #92]	@ (800514c <HAL_PWREx_ControlVoltageScaling+0x70>)
 80050f0:	687a      	ldr	r2, [r7, #4]
 80050f2:	430a      	orrs	r2, r1
 80050f4:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80050f6:	687a      	ldr	r2, [r7, #4]
 80050f8:	2380      	movs	r3, #128	@ 0x80
 80050fa:	009b      	lsls	r3, r3, #2
 80050fc:	429a      	cmp	r2, r3
 80050fe:	d11f      	bne.n	8005140 <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 8005100:	4b14      	ldr	r3, [pc, #80]	@ (8005154 <HAL_PWREx_ControlVoltageScaling+0x78>)
 8005102:	681a      	ldr	r2, [r3, #0]
 8005104:	0013      	movs	r3, r2
 8005106:	005b      	lsls	r3, r3, #1
 8005108:	189b      	adds	r3, r3, r2
 800510a:	005b      	lsls	r3, r3, #1
 800510c:	4912      	ldr	r1, [pc, #72]	@ (8005158 <HAL_PWREx_ControlVoltageScaling+0x7c>)
 800510e:	0018      	movs	r0, r3
 8005110:	f7fa fffa 	bl	8000108 <__udivsi3>
 8005114:	0003      	movs	r3, r0
 8005116:	3301      	adds	r3, #1
 8005118:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800511a:	e008      	b.n	800512e <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 800511c:	68fb      	ldr	r3, [r7, #12]
 800511e:	2b00      	cmp	r3, #0
 8005120:	d003      	beq.n	800512a <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 8005122:	68fb      	ldr	r3, [r7, #12]
 8005124:	3b01      	subs	r3, #1
 8005126:	60fb      	str	r3, [r7, #12]
 8005128:	e001      	b.n	800512e <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 800512a:	2303      	movs	r3, #3
 800512c:	e009      	b.n	8005142 <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800512e:	4b07      	ldr	r3, [pc, #28]	@ (800514c <HAL_PWREx_ControlVoltageScaling+0x70>)
 8005130:	695a      	ldr	r2, [r3, #20]
 8005132:	2380      	movs	r3, #128	@ 0x80
 8005134:	00db      	lsls	r3, r3, #3
 8005136:	401a      	ands	r2, r3
 8005138:	2380      	movs	r3, #128	@ 0x80
 800513a:	00db      	lsls	r3, r3, #3
 800513c:	429a      	cmp	r2, r3
 800513e:	d0ed      	beq.n	800511c <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 8005140:	2300      	movs	r3, #0
}
 8005142:	0018      	movs	r0, r3
 8005144:	46bd      	mov	sp, r7
 8005146:	b004      	add	sp, #16
 8005148:	bd80      	pop	{r7, pc}
 800514a:	46c0      	nop			@ (mov r8, r8)
 800514c:	40007000 	.word	0x40007000
 8005150:	fffff9ff 	.word	0xfffff9ff
 8005154:	20000000 	.word	0x20000000
 8005158:	000f4240 	.word	0x000f4240

0800515c <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800515c:	b580      	push	{r7, lr}
 800515e:	b088      	sub	sp, #32
 8005160:	af00      	add	r7, sp, #0
 8005162:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	2b00      	cmp	r3, #0
 8005168:	d102      	bne.n	8005170 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800516a:	2301      	movs	r3, #1
 800516c:	f000 fb50 	bl	8005810 <HAL_RCC_OscConfig+0x6b4>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	681b      	ldr	r3, [r3, #0]
 8005174:	2201      	movs	r2, #1
 8005176:	4013      	ands	r3, r2
 8005178:	d100      	bne.n	800517c <HAL_RCC_OscConfig+0x20>
 800517a:	e07c      	b.n	8005276 <HAL_RCC_OscConfig+0x11a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800517c:	4bc3      	ldr	r3, [pc, #780]	@ (800548c <HAL_RCC_OscConfig+0x330>)
 800517e:	689b      	ldr	r3, [r3, #8]
 8005180:	2238      	movs	r2, #56	@ 0x38
 8005182:	4013      	ands	r3, r2
 8005184:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005186:	4bc1      	ldr	r3, [pc, #772]	@ (800548c <HAL_RCC_OscConfig+0x330>)
 8005188:	68db      	ldr	r3, [r3, #12]
 800518a:	2203      	movs	r2, #3
 800518c:	4013      	ands	r3, r2
 800518e:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 8005190:	69bb      	ldr	r3, [r7, #24]
 8005192:	2b10      	cmp	r3, #16
 8005194:	d102      	bne.n	800519c <HAL_RCC_OscConfig+0x40>
 8005196:	697b      	ldr	r3, [r7, #20]
 8005198:	2b03      	cmp	r3, #3
 800519a:	d002      	beq.n	80051a2 <HAL_RCC_OscConfig+0x46>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 800519c:	69bb      	ldr	r3, [r7, #24]
 800519e:	2b08      	cmp	r3, #8
 80051a0:	d10b      	bne.n	80051ba <HAL_RCC_OscConfig+0x5e>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80051a2:	4bba      	ldr	r3, [pc, #744]	@ (800548c <HAL_RCC_OscConfig+0x330>)
 80051a4:	681a      	ldr	r2, [r3, #0]
 80051a6:	2380      	movs	r3, #128	@ 0x80
 80051a8:	029b      	lsls	r3, r3, #10
 80051aa:	4013      	ands	r3, r2
 80051ac:	d062      	beq.n	8005274 <HAL_RCC_OscConfig+0x118>
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	685b      	ldr	r3, [r3, #4]
 80051b2:	2b00      	cmp	r3, #0
 80051b4:	d15e      	bne.n	8005274 <HAL_RCC_OscConfig+0x118>
      {
        return HAL_ERROR;
 80051b6:	2301      	movs	r3, #1
 80051b8:	e32a      	b.n	8005810 <HAL_RCC_OscConfig+0x6b4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	685a      	ldr	r2, [r3, #4]
 80051be:	2380      	movs	r3, #128	@ 0x80
 80051c0:	025b      	lsls	r3, r3, #9
 80051c2:	429a      	cmp	r2, r3
 80051c4:	d107      	bne.n	80051d6 <HAL_RCC_OscConfig+0x7a>
 80051c6:	4bb1      	ldr	r3, [pc, #708]	@ (800548c <HAL_RCC_OscConfig+0x330>)
 80051c8:	681a      	ldr	r2, [r3, #0]
 80051ca:	4bb0      	ldr	r3, [pc, #704]	@ (800548c <HAL_RCC_OscConfig+0x330>)
 80051cc:	2180      	movs	r1, #128	@ 0x80
 80051ce:	0249      	lsls	r1, r1, #9
 80051d0:	430a      	orrs	r2, r1
 80051d2:	601a      	str	r2, [r3, #0]
 80051d4:	e020      	b.n	8005218 <HAL_RCC_OscConfig+0xbc>
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	685a      	ldr	r2, [r3, #4]
 80051da:	23a0      	movs	r3, #160	@ 0xa0
 80051dc:	02db      	lsls	r3, r3, #11
 80051de:	429a      	cmp	r2, r3
 80051e0:	d10e      	bne.n	8005200 <HAL_RCC_OscConfig+0xa4>
 80051e2:	4baa      	ldr	r3, [pc, #680]	@ (800548c <HAL_RCC_OscConfig+0x330>)
 80051e4:	681a      	ldr	r2, [r3, #0]
 80051e6:	4ba9      	ldr	r3, [pc, #676]	@ (800548c <HAL_RCC_OscConfig+0x330>)
 80051e8:	2180      	movs	r1, #128	@ 0x80
 80051ea:	02c9      	lsls	r1, r1, #11
 80051ec:	430a      	orrs	r2, r1
 80051ee:	601a      	str	r2, [r3, #0]
 80051f0:	4ba6      	ldr	r3, [pc, #664]	@ (800548c <HAL_RCC_OscConfig+0x330>)
 80051f2:	681a      	ldr	r2, [r3, #0]
 80051f4:	4ba5      	ldr	r3, [pc, #660]	@ (800548c <HAL_RCC_OscConfig+0x330>)
 80051f6:	2180      	movs	r1, #128	@ 0x80
 80051f8:	0249      	lsls	r1, r1, #9
 80051fa:	430a      	orrs	r2, r1
 80051fc:	601a      	str	r2, [r3, #0]
 80051fe:	e00b      	b.n	8005218 <HAL_RCC_OscConfig+0xbc>
 8005200:	4ba2      	ldr	r3, [pc, #648]	@ (800548c <HAL_RCC_OscConfig+0x330>)
 8005202:	681a      	ldr	r2, [r3, #0]
 8005204:	4ba1      	ldr	r3, [pc, #644]	@ (800548c <HAL_RCC_OscConfig+0x330>)
 8005206:	49a2      	ldr	r1, [pc, #648]	@ (8005490 <HAL_RCC_OscConfig+0x334>)
 8005208:	400a      	ands	r2, r1
 800520a:	601a      	str	r2, [r3, #0]
 800520c:	4b9f      	ldr	r3, [pc, #636]	@ (800548c <HAL_RCC_OscConfig+0x330>)
 800520e:	681a      	ldr	r2, [r3, #0]
 8005210:	4b9e      	ldr	r3, [pc, #632]	@ (800548c <HAL_RCC_OscConfig+0x330>)
 8005212:	49a0      	ldr	r1, [pc, #640]	@ (8005494 <HAL_RCC_OscConfig+0x338>)
 8005214:	400a      	ands	r2, r1
 8005216:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	685b      	ldr	r3, [r3, #4]
 800521c:	2b00      	cmp	r3, #0
 800521e:	d014      	beq.n	800524a <HAL_RCC_OscConfig+0xee>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005220:	f7fd fefc 	bl	800301c <HAL_GetTick>
 8005224:	0003      	movs	r3, r0
 8005226:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005228:	e008      	b.n	800523c <HAL_RCC_OscConfig+0xe0>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800522a:	f7fd fef7 	bl	800301c <HAL_GetTick>
 800522e:	0002      	movs	r2, r0
 8005230:	693b      	ldr	r3, [r7, #16]
 8005232:	1ad3      	subs	r3, r2, r3
 8005234:	2b64      	cmp	r3, #100	@ 0x64
 8005236:	d901      	bls.n	800523c <HAL_RCC_OscConfig+0xe0>
          {
            return HAL_TIMEOUT;
 8005238:	2303      	movs	r3, #3
 800523a:	e2e9      	b.n	8005810 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800523c:	4b93      	ldr	r3, [pc, #588]	@ (800548c <HAL_RCC_OscConfig+0x330>)
 800523e:	681a      	ldr	r2, [r3, #0]
 8005240:	2380      	movs	r3, #128	@ 0x80
 8005242:	029b      	lsls	r3, r3, #10
 8005244:	4013      	ands	r3, r2
 8005246:	d0f0      	beq.n	800522a <HAL_RCC_OscConfig+0xce>
 8005248:	e015      	b.n	8005276 <HAL_RCC_OscConfig+0x11a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800524a:	f7fd fee7 	bl	800301c <HAL_GetTick>
 800524e:	0003      	movs	r3, r0
 8005250:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8005252:	e008      	b.n	8005266 <HAL_RCC_OscConfig+0x10a>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005254:	f7fd fee2 	bl	800301c <HAL_GetTick>
 8005258:	0002      	movs	r2, r0
 800525a:	693b      	ldr	r3, [r7, #16]
 800525c:	1ad3      	subs	r3, r2, r3
 800525e:	2b64      	cmp	r3, #100	@ 0x64
 8005260:	d901      	bls.n	8005266 <HAL_RCC_OscConfig+0x10a>
          {
            return HAL_TIMEOUT;
 8005262:	2303      	movs	r3, #3
 8005264:	e2d4      	b.n	8005810 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8005266:	4b89      	ldr	r3, [pc, #548]	@ (800548c <HAL_RCC_OscConfig+0x330>)
 8005268:	681a      	ldr	r2, [r3, #0]
 800526a:	2380      	movs	r3, #128	@ 0x80
 800526c:	029b      	lsls	r3, r3, #10
 800526e:	4013      	ands	r3, r2
 8005270:	d1f0      	bne.n	8005254 <HAL_RCC_OscConfig+0xf8>
 8005272:	e000      	b.n	8005276 <HAL_RCC_OscConfig+0x11a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005274:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	681b      	ldr	r3, [r3, #0]
 800527a:	2202      	movs	r2, #2
 800527c:	4013      	ands	r3, r2
 800527e:	d100      	bne.n	8005282 <HAL_RCC_OscConfig+0x126>
 8005280:	e099      	b.n	80053b6 <HAL_RCC_OscConfig+0x25a>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005282:	4b82      	ldr	r3, [pc, #520]	@ (800548c <HAL_RCC_OscConfig+0x330>)
 8005284:	689b      	ldr	r3, [r3, #8]
 8005286:	2238      	movs	r2, #56	@ 0x38
 8005288:	4013      	ands	r3, r2
 800528a:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800528c:	4b7f      	ldr	r3, [pc, #508]	@ (800548c <HAL_RCC_OscConfig+0x330>)
 800528e:	68db      	ldr	r3, [r3, #12]
 8005290:	2203      	movs	r2, #3
 8005292:	4013      	ands	r3, r2
 8005294:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 8005296:	69bb      	ldr	r3, [r7, #24]
 8005298:	2b10      	cmp	r3, #16
 800529a:	d102      	bne.n	80052a2 <HAL_RCC_OscConfig+0x146>
 800529c:	697b      	ldr	r3, [r7, #20]
 800529e:	2b02      	cmp	r3, #2
 80052a0:	d002      	beq.n	80052a8 <HAL_RCC_OscConfig+0x14c>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 80052a2:	69bb      	ldr	r3, [r7, #24]
 80052a4:	2b00      	cmp	r3, #0
 80052a6:	d135      	bne.n	8005314 <HAL_RCC_OscConfig+0x1b8>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80052a8:	4b78      	ldr	r3, [pc, #480]	@ (800548c <HAL_RCC_OscConfig+0x330>)
 80052aa:	681a      	ldr	r2, [r3, #0]
 80052ac:	2380      	movs	r3, #128	@ 0x80
 80052ae:	00db      	lsls	r3, r3, #3
 80052b0:	4013      	ands	r3, r2
 80052b2:	d005      	beq.n	80052c0 <HAL_RCC_OscConfig+0x164>
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	68db      	ldr	r3, [r3, #12]
 80052b8:	2b00      	cmp	r3, #0
 80052ba:	d101      	bne.n	80052c0 <HAL_RCC_OscConfig+0x164>
      {
        return HAL_ERROR;
 80052bc:	2301      	movs	r3, #1
 80052be:	e2a7      	b.n	8005810 <HAL_RCC_OscConfig+0x6b4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80052c0:	4b72      	ldr	r3, [pc, #456]	@ (800548c <HAL_RCC_OscConfig+0x330>)
 80052c2:	685b      	ldr	r3, [r3, #4]
 80052c4:	4a74      	ldr	r2, [pc, #464]	@ (8005498 <HAL_RCC_OscConfig+0x33c>)
 80052c6:	4013      	ands	r3, r2
 80052c8:	0019      	movs	r1, r3
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	695b      	ldr	r3, [r3, #20]
 80052ce:	021a      	lsls	r2, r3, #8
 80052d0:	4b6e      	ldr	r3, [pc, #440]	@ (800548c <HAL_RCC_OscConfig+0x330>)
 80052d2:	430a      	orrs	r2, r1
 80052d4:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 80052d6:	69bb      	ldr	r3, [r7, #24]
 80052d8:	2b00      	cmp	r3, #0
 80052da:	d112      	bne.n	8005302 <HAL_RCC_OscConfig+0x1a6>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 80052dc:	4b6b      	ldr	r3, [pc, #428]	@ (800548c <HAL_RCC_OscConfig+0x330>)
 80052de:	681b      	ldr	r3, [r3, #0]
 80052e0:	4a6e      	ldr	r2, [pc, #440]	@ (800549c <HAL_RCC_OscConfig+0x340>)
 80052e2:	4013      	ands	r3, r2
 80052e4:	0019      	movs	r1, r3
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	691a      	ldr	r2, [r3, #16]
 80052ea:	4b68      	ldr	r3, [pc, #416]	@ (800548c <HAL_RCC_OscConfig+0x330>)
 80052ec:	430a      	orrs	r2, r1
 80052ee:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 80052f0:	4b66      	ldr	r3, [pc, #408]	@ (800548c <HAL_RCC_OscConfig+0x330>)
 80052f2:	681b      	ldr	r3, [r3, #0]
 80052f4:	0adb      	lsrs	r3, r3, #11
 80052f6:	2207      	movs	r2, #7
 80052f8:	4013      	ands	r3, r2
 80052fa:	4a69      	ldr	r2, [pc, #420]	@ (80054a0 <HAL_RCC_OscConfig+0x344>)
 80052fc:	40da      	lsrs	r2, r3
 80052fe:	4b69      	ldr	r3, [pc, #420]	@ (80054a4 <HAL_RCC_OscConfig+0x348>)
 8005300:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8005302:	4b69      	ldr	r3, [pc, #420]	@ (80054a8 <HAL_RCC_OscConfig+0x34c>)
 8005304:	681b      	ldr	r3, [r3, #0]
 8005306:	0018      	movs	r0, r3
 8005308:	f7fd fe2c 	bl	8002f64 <HAL_InitTick>
 800530c:	1e03      	subs	r3, r0, #0
 800530e:	d051      	beq.n	80053b4 <HAL_RCC_OscConfig+0x258>
        {
          return HAL_ERROR;
 8005310:	2301      	movs	r3, #1
 8005312:	e27d      	b.n	8005810 <HAL_RCC_OscConfig+0x6b4>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	68db      	ldr	r3, [r3, #12]
 8005318:	2b00      	cmp	r3, #0
 800531a:	d030      	beq.n	800537e <HAL_RCC_OscConfig+0x222>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 800531c:	4b5b      	ldr	r3, [pc, #364]	@ (800548c <HAL_RCC_OscConfig+0x330>)
 800531e:	681b      	ldr	r3, [r3, #0]
 8005320:	4a5e      	ldr	r2, [pc, #376]	@ (800549c <HAL_RCC_OscConfig+0x340>)
 8005322:	4013      	ands	r3, r2
 8005324:	0019      	movs	r1, r3
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	691a      	ldr	r2, [r3, #16]
 800532a:	4b58      	ldr	r3, [pc, #352]	@ (800548c <HAL_RCC_OscConfig+0x330>)
 800532c:	430a      	orrs	r2, r1
 800532e:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 8005330:	4b56      	ldr	r3, [pc, #344]	@ (800548c <HAL_RCC_OscConfig+0x330>)
 8005332:	681a      	ldr	r2, [r3, #0]
 8005334:	4b55      	ldr	r3, [pc, #340]	@ (800548c <HAL_RCC_OscConfig+0x330>)
 8005336:	2180      	movs	r1, #128	@ 0x80
 8005338:	0049      	lsls	r1, r1, #1
 800533a:	430a      	orrs	r2, r1
 800533c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800533e:	f7fd fe6d 	bl	800301c <HAL_GetTick>
 8005342:	0003      	movs	r3, r0
 8005344:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005346:	e008      	b.n	800535a <HAL_RCC_OscConfig+0x1fe>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005348:	f7fd fe68 	bl	800301c <HAL_GetTick>
 800534c:	0002      	movs	r2, r0
 800534e:	693b      	ldr	r3, [r7, #16]
 8005350:	1ad3      	subs	r3, r2, r3
 8005352:	2b02      	cmp	r3, #2
 8005354:	d901      	bls.n	800535a <HAL_RCC_OscConfig+0x1fe>
          {
            return HAL_TIMEOUT;
 8005356:	2303      	movs	r3, #3
 8005358:	e25a      	b.n	8005810 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800535a:	4b4c      	ldr	r3, [pc, #304]	@ (800548c <HAL_RCC_OscConfig+0x330>)
 800535c:	681a      	ldr	r2, [r3, #0]
 800535e:	2380      	movs	r3, #128	@ 0x80
 8005360:	00db      	lsls	r3, r3, #3
 8005362:	4013      	ands	r3, r2
 8005364:	d0f0      	beq.n	8005348 <HAL_RCC_OscConfig+0x1ec>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005366:	4b49      	ldr	r3, [pc, #292]	@ (800548c <HAL_RCC_OscConfig+0x330>)
 8005368:	685b      	ldr	r3, [r3, #4]
 800536a:	4a4b      	ldr	r2, [pc, #300]	@ (8005498 <HAL_RCC_OscConfig+0x33c>)
 800536c:	4013      	ands	r3, r2
 800536e:	0019      	movs	r1, r3
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	695b      	ldr	r3, [r3, #20]
 8005374:	021a      	lsls	r2, r3, #8
 8005376:	4b45      	ldr	r3, [pc, #276]	@ (800548c <HAL_RCC_OscConfig+0x330>)
 8005378:	430a      	orrs	r2, r1
 800537a:	605a      	str	r2, [r3, #4]
 800537c:	e01b      	b.n	80053b6 <HAL_RCC_OscConfig+0x25a>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 800537e:	4b43      	ldr	r3, [pc, #268]	@ (800548c <HAL_RCC_OscConfig+0x330>)
 8005380:	681a      	ldr	r2, [r3, #0]
 8005382:	4b42      	ldr	r3, [pc, #264]	@ (800548c <HAL_RCC_OscConfig+0x330>)
 8005384:	4949      	ldr	r1, [pc, #292]	@ (80054ac <HAL_RCC_OscConfig+0x350>)
 8005386:	400a      	ands	r2, r1
 8005388:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800538a:	f7fd fe47 	bl	800301c <HAL_GetTick>
 800538e:	0003      	movs	r3, r0
 8005390:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8005392:	e008      	b.n	80053a6 <HAL_RCC_OscConfig+0x24a>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005394:	f7fd fe42 	bl	800301c <HAL_GetTick>
 8005398:	0002      	movs	r2, r0
 800539a:	693b      	ldr	r3, [r7, #16]
 800539c:	1ad3      	subs	r3, r2, r3
 800539e:	2b02      	cmp	r3, #2
 80053a0:	d901      	bls.n	80053a6 <HAL_RCC_OscConfig+0x24a>
          {
            return HAL_TIMEOUT;
 80053a2:	2303      	movs	r3, #3
 80053a4:	e234      	b.n	8005810 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80053a6:	4b39      	ldr	r3, [pc, #228]	@ (800548c <HAL_RCC_OscConfig+0x330>)
 80053a8:	681a      	ldr	r2, [r3, #0]
 80053aa:	2380      	movs	r3, #128	@ 0x80
 80053ac:	00db      	lsls	r3, r3, #3
 80053ae:	4013      	ands	r3, r2
 80053b0:	d1f0      	bne.n	8005394 <HAL_RCC_OscConfig+0x238>
 80053b2:	e000      	b.n	80053b6 <HAL_RCC_OscConfig+0x25a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80053b4:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	681b      	ldr	r3, [r3, #0]
 80053ba:	2208      	movs	r2, #8
 80053bc:	4013      	ands	r3, r2
 80053be:	d047      	beq.n	8005450 <HAL_RCC_OscConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 80053c0:	4b32      	ldr	r3, [pc, #200]	@ (800548c <HAL_RCC_OscConfig+0x330>)
 80053c2:	689b      	ldr	r3, [r3, #8]
 80053c4:	2238      	movs	r2, #56	@ 0x38
 80053c6:	4013      	ands	r3, r2
 80053c8:	2b18      	cmp	r3, #24
 80053ca:	d10a      	bne.n	80053e2 <HAL_RCC_OscConfig+0x286>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 80053cc:	4b2f      	ldr	r3, [pc, #188]	@ (800548c <HAL_RCC_OscConfig+0x330>)
 80053ce:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80053d0:	2202      	movs	r2, #2
 80053d2:	4013      	ands	r3, r2
 80053d4:	d03c      	beq.n	8005450 <HAL_RCC_OscConfig+0x2f4>
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	699b      	ldr	r3, [r3, #24]
 80053da:	2b00      	cmp	r3, #0
 80053dc:	d138      	bne.n	8005450 <HAL_RCC_OscConfig+0x2f4>
      {
        return HAL_ERROR;
 80053de:	2301      	movs	r3, #1
 80053e0:	e216      	b.n	8005810 <HAL_RCC_OscConfig+0x6b4>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	699b      	ldr	r3, [r3, #24]
 80053e6:	2b00      	cmp	r3, #0
 80053e8:	d019      	beq.n	800541e <HAL_RCC_OscConfig+0x2c2>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 80053ea:	4b28      	ldr	r3, [pc, #160]	@ (800548c <HAL_RCC_OscConfig+0x330>)
 80053ec:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80053ee:	4b27      	ldr	r3, [pc, #156]	@ (800548c <HAL_RCC_OscConfig+0x330>)
 80053f0:	2101      	movs	r1, #1
 80053f2:	430a      	orrs	r2, r1
 80053f4:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80053f6:	f7fd fe11 	bl	800301c <HAL_GetTick>
 80053fa:	0003      	movs	r3, r0
 80053fc:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80053fe:	e008      	b.n	8005412 <HAL_RCC_OscConfig+0x2b6>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005400:	f7fd fe0c 	bl	800301c <HAL_GetTick>
 8005404:	0002      	movs	r2, r0
 8005406:	693b      	ldr	r3, [r7, #16]
 8005408:	1ad3      	subs	r3, r2, r3
 800540a:	2b02      	cmp	r3, #2
 800540c:	d901      	bls.n	8005412 <HAL_RCC_OscConfig+0x2b6>
          {
            return HAL_TIMEOUT;
 800540e:	2303      	movs	r3, #3
 8005410:	e1fe      	b.n	8005810 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8005412:	4b1e      	ldr	r3, [pc, #120]	@ (800548c <HAL_RCC_OscConfig+0x330>)
 8005414:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005416:	2202      	movs	r2, #2
 8005418:	4013      	ands	r3, r2
 800541a:	d0f1      	beq.n	8005400 <HAL_RCC_OscConfig+0x2a4>
 800541c:	e018      	b.n	8005450 <HAL_RCC_OscConfig+0x2f4>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 800541e:	4b1b      	ldr	r3, [pc, #108]	@ (800548c <HAL_RCC_OscConfig+0x330>)
 8005420:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8005422:	4b1a      	ldr	r3, [pc, #104]	@ (800548c <HAL_RCC_OscConfig+0x330>)
 8005424:	2101      	movs	r1, #1
 8005426:	438a      	bics	r2, r1
 8005428:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800542a:	f7fd fdf7 	bl	800301c <HAL_GetTick>
 800542e:	0003      	movs	r3, r0
 8005430:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8005432:	e008      	b.n	8005446 <HAL_RCC_OscConfig+0x2ea>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005434:	f7fd fdf2 	bl	800301c <HAL_GetTick>
 8005438:	0002      	movs	r2, r0
 800543a:	693b      	ldr	r3, [r7, #16]
 800543c:	1ad3      	subs	r3, r2, r3
 800543e:	2b02      	cmp	r3, #2
 8005440:	d901      	bls.n	8005446 <HAL_RCC_OscConfig+0x2ea>
          {
            return HAL_TIMEOUT;
 8005442:	2303      	movs	r3, #3
 8005444:	e1e4      	b.n	8005810 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8005446:	4b11      	ldr	r3, [pc, #68]	@ (800548c <HAL_RCC_OscConfig+0x330>)
 8005448:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800544a:	2202      	movs	r2, #2
 800544c:	4013      	ands	r3, r2
 800544e:	d1f1      	bne.n	8005434 <HAL_RCC_OscConfig+0x2d8>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	681b      	ldr	r3, [r3, #0]
 8005454:	2204      	movs	r2, #4
 8005456:	4013      	ands	r3, r2
 8005458:	d100      	bne.n	800545c <HAL_RCC_OscConfig+0x300>
 800545a:	e0c7      	b.n	80055ec <HAL_RCC_OscConfig+0x490>
  {
    FlagStatus       pwrclkchanged = RESET;
 800545c:	231f      	movs	r3, #31
 800545e:	18fb      	adds	r3, r7, r3
 8005460:	2200      	movs	r2, #0
 8005462:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8005464:	4b09      	ldr	r3, [pc, #36]	@ (800548c <HAL_RCC_OscConfig+0x330>)
 8005466:	689b      	ldr	r3, [r3, #8]
 8005468:	2238      	movs	r2, #56	@ 0x38
 800546a:	4013      	ands	r3, r2
 800546c:	2b20      	cmp	r3, #32
 800546e:	d11f      	bne.n	80054b0 <HAL_RCC_OscConfig+0x354>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 8005470:	4b06      	ldr	r3, [pc, #24]	@ (800548c <HAL_RCC_OscConfig+0x330>)
 8005472:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005474:	2202      	movs	r2, #2
 8005476:	4013      	ands	r3, r2
 8005478:	d100      	bne.n	800547c <HAL_RCC_OscConfig+0x320>
 800547a:	e0b7      	b.n	80055ec <HAL_RCC_OscConfig+0x490>
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	689b      	ldr	r3, [r3, #8]
 8005480:	2b00      	cmp	r3, #0
 8005482:	d000      	beq.n	8005486 <HAL_RCC_OscConfig+0x32a>
 8005484:	e0b2      	b.n	80055ec <HAL_RCC_OscConfig+0x490>
      {
        return HAL_ERROR;
 8005486:	2301      	movs	r3, #1
 8005488:	e1c2      	b.n	8005810 <HAL_RCC_OscConfig+0x6b4>
 800548a:	46c0      	nop			@ (mov r8, r8)
 800548c:	40021000 	.word	0x40021000
 8005490:	fffeffff 	.word	0xfffeffff
 8005494:	fffbffff 	.word	0xfffbffff
 8005498:	ffff80ff 	.word	0xffff80ff
 800549c:	ffffc7ff 	.word	0xffffc7ff
 80054a0:	00f42400 	.word	0x00f42400
 80054a4:	20000000 	.word	0x20000000
 80054a8:	20000004 	.word	0x20000004
 80054ac:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80054b0:	4bb5      	ldr	r3, [pc, #724]	@ (8005788 <HAL_RCC_OscConfig+0x62c>)
 80054b2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80054b4:	2380      	movs	r3, #128	@ 0x80
 80054b6:	055b      	lsls	r3, r3, #21
 80054b8:	4013      	ands	r3, r2
 80054ba:	d101      	bne.n	80054c0 <HAL_RCC_OscConfig+0x364>
 80054bc:	2301      	movs	r3, #1
 80054be:	e000      	b.n	80054c2 <HAL_RCC_OscConfig+0x366>
 80054c0:	2300      	movs	r3, #0
 80054c2:	2b00      	cmp	r3, #0
 80054c4:	d011      	beq.n	80054ea <HAL_RCC_OscConfig+0x38e>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 80054c6:	4bb0      	ldr	r3, [pc, #704]	@ (8005788 <HAL_RCC_OscConfig+0x62c>)
 80054c8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80054ca:	4baf      	ldr	r3, [pc, #700]	@ (8005788 <HAL_RCC_OscConfig+0x62c>)
 80054cc:	2180      	movs	r1, #128	@ 0x80
 80054ce:	0549      	lsls	r1, r1, #21
 80054d0:	430a      	orrs	r2, r1
 80054d2:	63da      	str	r2, [r3, #60]	@ 0x3c
 80054d4:	4bac      	ldr	r3, [pc, #688]	@ (8005788 <HAL_RCC_OscConfig+0x62c>)
 80054d6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80054d8:	2380      	movs	r3, #128	@ 0x80
 80054da:	055b      	lsls	r3, r3, #21
 80054dc:	4013      	ands	r3, r2
 80054de:	60fb      	str	r3, [r7, #12]
 80054e0:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 80054e2:	231f      	movs	r3, #31
 80054e4:	18fb      	adds	r3, r7, r3
 80054e6:	2201      	movs	r2, #1
 80054e8:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80054ea:	4ba8      	ldr	r3, [pc, #672]	@ (800578c <HAL_RCC_OscConfig+0x630>)
 80054ec:	681a      	ldr	r2, [r3, #0]
 80054ee:	2380      	movs	r3, #128	@ 0x80
 80054f0:	005b      	lsls	r3, r3, #1
 80054f2:	4013      	ands	r3, r2
 80054f4:	d11a      	bne.n	800552c <HAL_RCC_OscConfig+0x3d0>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80054f6:	4ba5      	ldr	r3, [pc, #660]	@ (800578c <HAL_RCC_OscConfig+0x630>)
 80054f8:	681a      	ldr	r2, [r3, #0]
 80054fa:	4ba4      	ldr	r3, [pc, #656]	@ (800578c <HAL_RCC_OscConfig+0x630>)
 80054fc:	2180      	movs	r1, #128	@ 0x80
 80054fe:	0049      	lsls	r1, r1, #1
 8005500:	430a      	orrs	r2, r1
 8005502:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 8005504:	f7fd fd8a 	bl	800301c <HAL_GetTick>
 8005508:	0003      	movs	r3, r0
 800550a:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800550c:	e008      	b.n	8005520 <HAL_RCC_OscConfig+0x3c4>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800550e:	f7fd fd85 	bl	800301c <HAL_GetTick>
 8005512:	0002      	movs	r2, r0
 8005514:	693b      	ldr	r3, [r7, #16]
 8005516:	1ad3      	subs	r3, r2, r3
 8005518:	2b02      	cmp	r3, #2
 800551a:	d901      	bls.n	8005520 <HAL_RCC_OscConfig+0x3c4>
          {
            return HAL_TIMEOUT;
 800551c:	2303      	movs	r3, #3
 800551e:	e177      	b.n	8005810 <HAL_RCC_OscConfig+0x6b4>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005520:	4b9a      	ldr	r3, [pc, #616]	@ (800578c <HAL_RCC_OscConfig+0x630>)
 8005522:	681a      	ldr	r2, [r3, #0]
 8005524:	2380      	movs	r3, #128	@ 0x80
 8005526:	005b      	lsls	r3, r3, #1
 8005528:	4013      	ands	r3, r2
 800552a:	d0f0      	beq.n	800550e <HAL_RCC_OscConfig+0x3b2>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	689b      	ldr	r3, [r3, #8]
 8005530:	2b01      	cmp	r3, #1
 8005532:	d106      	bne.n	8005542 <HAL_RCC_OscConfig+0x3e6>
 8005534:	4b94      	ldr	r3, [pc, #592]	@ (8005788 <HAL_RCC_OscConfig+0x62c>)
 8005536:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8005538:	4b93      	ldr	r3, [pc, #588]	@ (8005788 <HAL_RCC_OscConfig+0x62c>)
 800553a:	2101      	movs	r1, #1
 800553c:	430a      	orrs	r2, r1
 800553e:	65da      	str	r2, [r3, #92]	@ 0x5c
 8005540:	e01c      	b.n	800557c <HAL_RCC_OscConfig+0x420>
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	689b      	ldr	r3, [r3, #8]
 8005546:	2b05      	cmp	r3, #5
 8005548:	d10c      	bne.n	8005564 <HAL_RCC_OscConfig+0x408>
 800554a:	4b8f      	ldr	r3, [pc, #572]	@ (8005788 <HAL_RCC_OscConfig+0x62c>)
 800554c:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800554e:	4b8e      	ldr	r3, [pc, #568]	@ (8005788 <HAL_RCC_OscConfig+0x62c>)
 8005550:	2104      	movs	r1, #4
 8005552:	430a      	orrs	r2, r1
 8005554:	65da      	str	r2, [r3, #92]	@ 0x5c
 8005556:	4b8c      	ldr	r3, [pc, #560]	@ (8005788 <HAL_RCC_OscConfig+0x62c>)
 8005558:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800555a:	4b8b      	ldr	r3, [pc, #556]	@ (8005788 <HAL_RCC_OscConfig+0x62c>)
 800555c:	2101      	movs	r1, #1
 800555e:	430a      	orrs	r2, r1
 8005560:	65da      	str	r2, [r3, #92]	@ 0x5c
 8005562:	e00b      	b.n	800557c <HAL_RCC_OscConfig+0x420>
 8005564:	4b88      	ldr	r3, [pc, #544]	@ (8005788 <HAL_RCC_OscConfig+0x62c>)
 8005566:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8005568:	4b87      	ldr	r3, [pc, #540]	@ (8005788 <HAL_RCC_OscConfig+0x62c>)
 800556a:	2101      	movs	r1, #1
 800556c:	438a      	bics	r2, r1
 800556e:	65da      	str	r2, [r3, #92]	@ 0x5c
 8005570:	4b85      	ldr	r3, [pc, #532]	@ (8005788 <HAL_RCC_OscConfig+0x62c>)
 8005572:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8005574:	4b84      	ldr	r3, [pc, #528]	@ (8005788 <HAL_RCC_OscConfig+0x62c>)
 8005576:	2104      	movs	r1, #4
 8005578:	438a      	bics	r2, r1
 800557a:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	689b      	ldr	r3, [r3, #8]
 8005580:	2b00      	cmp	r3, #0
 8005582:	d014      	beq.n	80055ae <HAL_RCC_OscConfig+0x452>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005584:	f7fd fd4a 	bl	800301c <HAL_GetTick>
 8005588:	0003      	movs	r3, r0
 800558a:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800558c:	e009      	b.n	80055a2 <HAL_RCC_OscConfig+0x446>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800558e:	f7fd fd45 	bl	800301c <HAL_GetTick>
 8005592:	0002      	movs	r2, r0
 8005594:	693b      	ldr	r3, [r7, #16]
 8005596:	1ad3      	subs	r3, r2, r3
 8005598:	4a7d      	ldr	r2, [pc, #500]	@ (8005790 <HAL_RCC_OscConfig+0x634>)
 800559a:	4293      	cmp	r3, r2
 800559c:	d901      	bls.n	80055a2 <HAL_RCC_OscConfig+0x446>
          {
            return HAL_TIMEOUT;
 800559e:	2303      	movs	r3, #3
 80055a0:	e136      	b.n	8005810 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80055a2:	4b79      	ldr	r3, [pc, #484]	@ (8005788 <HAL_RCC_OscConfig+0x62c>)
 80055a4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80055a6:	2202      	movs	r2, #2
 80055a8:	4013      	ands	r3, r2
 80055aa:	d0f0      	beq.n	800558e <HAL_RCC_OscConfig+0x432>
 80055ac:	e013      	b.n	80055d6 <HAL_RCC_OscConfig+0x47a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80055ae:	f7fd fd35 	bl	800301c <HAL_GetTick>
 80055b2:	0003      	movs	r3, r0
 80055b4:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80055b6:	e009      	b.n	80055cc <HAL_RCC_OscConfig+0x470>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80055b8:	f7fd fd30 	bl	800301c <HAL_GetTick>
 80055bc:	0002      	movs	r2, r0
 80055be:	693b      	ldr	r3, [r7, #16]
 80055c0:	1ad3      	subs	r3, r2, r3
 80055c2:	4a73      	ldr	r2, [pc, #460]	@ (8005790 <HAL_RCC_OscConfig+0x634>)
 80055c4:	4293      	cmp	r3, r2
 80055c6:	d901      	bls.n	80055cc <HAL_RCC_OscConfig+0x470>
          {
            return HAL_TIMEOUT;
 80055c8:	2303      	movs	r3, #3
 80055ca:	e121      	b.n	8005810 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80055cc:	4b6e      	ldr	r3, [pc, #440]	@ (8005788 <HAL_RCC_OscConfig+0x62c>)
 80055ce:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80055d0:	2202      	movs	r2, #2
 80055d2:	4013      	ands	r3, r2
 80055d4:	d1f0      	bne.n	80055b8 <HAL_RCC_OscConfig+0x45c>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 80055d6:	231f      	movs	r3, #31
 80055d8:	18fb      	adds	r3, r7, r3
 80055da:	781b      	ldrb	r3, [r3, #0]
 80055dc:	2b01      	cmp	r3, #1
 80055de:	d105      	bne.n	80055ec <HAL_RCC_OscConfig+0x490>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 80055e0:	4b69      	ldr	r3, [pc, #420]	@ (8005788 <HAL_RCC_OscConfig+0x62c>)
 80055e2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80055e4:	4b68      	ldr	r3, [pc, #416]	@ (8005788 <HAL_RCC_OscConfig+0x62c>)
 80055e6:	496b      	ldr	r1, [pc, #428]	@ (8005794 <HAL_RCC_OscConfig+0x638>)
 80055e8:	400a      	ands	r2, r1
 80055ea:	63da      	str	r2, [r3, #60]	@ 0x3c
      }
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	681b      	ldr	r3, [r3, #0]
 80055f0:	2220      	movs	r2, #32
 80055f2:	4013      	ands	r3, r2
 80055f4:	d039      	beq.n	800566a <HAL_RCC_OscConfig+0x50e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if (RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	69db      	ldr	r3, [r3, #28]
 80055fa:	2b00      	cmp	r3, #0
 80055fc:	d01b      	beq.n	8005636 <HAL_RCC_OscConfig+0x4da>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80055fe:	4b62      	ldr	r3, [pc, #392]	@ (8005788 <HAL_RCC_OscConfig+0x62c>)
 8005600:	681a      	ldr	r2, [r3, #0]
 8005602:	4b61      	ldr	r3, [pc, #388]	@ (8005788 <HAL_RCC_OscConfig+0x62c>)
 8005604:	2180      	movs	r1, #128	@ 0x80
 8005606:	03c9      	lsls	r1, r1, #15
 8005608:	430a      	orrs	r2, r1
 800560a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800560c:	f7fd fd06 	bl	800301c <HAL_GetTick>
 8005610:	0003      	movs	r3, r0
 8005612:	613b      	str	r3, [r7, #16]

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8005614:	e008      	b.n	8005628 <HAL_RCC_OscConfig+0x4cc>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005616:	f7fd fd01 	bl	800301c <HAL_GetTick>
 800561a:	0002      	movs	r2, r0
 800561c:	693b      	ldr	r3, [r7, #16]
 800561e:	1ad3      	subs	r3, r2, r3
 8005620:	2b02      	cmp	r3, #2
 8005622:	d901      	bls.n	8005628 <HAL_RCC_OscConfig+0x4cc>
        {
          return HAL_TIMEOUT;
 8005624:	2303      	movs	r3, #3
 8005626:	e0f3      	b.n	8005810 <HAL_RCC_OscConfig+0x6b4>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8005628:	4b57      	ldr	r3, [pc, #348]	@ (8005788 <HAL_RCC_OscConfig+0x62c>)
 800562a:	681a      	ldr	r2, [r3, #0]
 800562c:	2380      	movs	r3, #128	@ 0x80
 800562e:	041b      	lsls	r3, r3, #16
 8005630:	4013      	ands	r3, r2
 8005632:	d0f0      	beq.n	8005616 <HAL_RCC_OscConfig+0x4ba>
 8005634:	e019      	b.n	800566a <HAL_RCC_OscConfig+0x50e>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8005636:	4b54      	ldr	r3, [pc, #336]	@ (8005788 <HAL_RCC_OscConfig+0x62c>)
 8005638:	681a      	ldr	r2, [r3, #0]
 800563a:	4b53      	ldr	r3, [pc, #332]	@ (8005788 <HAL_RCC_OscConfig+0x62c>)
 800563c:	4956      	ldr	r1, [pc, #344]	@ (8005798 <HAL_RCC_OscConfig+0x63c>)
 800563e:	400a      	ands	r2, r1
 8005640:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005642:	f7fd fceb 	bl	800301c <HAL_GetTick>
 8005646:	0003      	movs	r3, r0
 8005648:	613b      	str	r3, [r7, #16]

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 800564a:	e008      	b.n	800565e <HAL_RCC_OscConfig+0x502>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800564c:	f7fd fce6 	bl	800301c <HAL_GetTick>
 8005650:	0002      	movs	r2, r0
 8005652:	693b      	ldr	r3, [r7, #16]
 8005654:	1ad3      	subs	r3, r2, r3
 8005656:	2b02      	cmp	r3, #2
 8005658:	d901      	bls.n	800565e <HAL_RCC_OscConfig+0x502>
        {
          return HAL_TIMEOUT;
 800565a:	2303      	movs	r3, #3
 800565c:	e0d8      	b.n	8005810 <HAL_RCC_OscConfig+0x6b4>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 800565e:	4b4a      	ldr	r3, [pc, #296]	@ (8005788 <HAL_RCC_OscConfig+0x62c>)
 8005660:	681a      	ldr	r2, [r3, #0]
 8005662:	2380      	movs	r3, #128	@ 0x80
 8005664:	041b      	lsls	r3, r3, #16
 8005666:	4013      	ands	r3, r2
 8005668:	d1f0      	bne.n	800564c <HAL_RCC_OscConfig+0x4f0>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	6a1b      	ldr	r3, [r3, #32]
 800566e:	2b00      	cmp	r3, #0
 8005670:	d100      	bne.n	8005674 <HAL_RCC_OscConfig+0x518>
 8005672:	e0cc      	b.n	800580e <HAL_RCC_OscConfig+0x6b2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005674:	4b44      	ldr	r3, [pc, #272]	@ (8005788 <HAL_RCC_OscConfig+0x62c>)
 8005676:	689b      	ldr	r3, [r3, #8]
 8005678:	2238      	movs	r2, #56	@ 0x38
 800567a:	4013      	ands	r3, r2
 800567c:	2b10      	cmp	r3, #16
 800567e:	d100      	bne.n	8005682 <HAL_RCC_OscConfig+0x526>
 8005680:	e07b      	b.n	800577a <HAL_RCC_OscConfig+0x61e>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	6a1b      	ldr	r3, [r3, #32]
 8005686:	2b02      	cmp	r3, #2
 8005688:	d156      	bne.n	8005738 <HAL_RCC_OscConfig+0x5dc>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800568a:	4b3f      	ldr	r3, [pc, #252]	@ (8005788 <HAL_RCC_OscConfig+0x62c>)
 800568c:	681a      	ldr	r2, [r3, #0]
 800568e:	4b3e      	ldr	r3, [pc, #248]	@ (8005788 <HAL_RCC_OscConfig+0x62c>)
 8005690:	4942      	ldr	r1, [pc, #264]	@ (800579c <HAL_RCC_OscConfig+0x640>)
 8005692:	400a      	ands	r2, r1
 8005694:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005696:	f7fd fcc1 	bl	800301c <HAL_GetTick>
 800569a:	0003      	movs	r3, r0
 800569c:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800569e:	e008      	b.n	80056b2 <HAL_RCC_OscConfig+0x556>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80056a0:	f7fd fcbc 	bl	800301c <HAL_GetTick>
 80056a4:	0002      	movs	r2, r0
 80056a6:	693b      	ldr	r3, [r7, #16]
 80056a8:	1ad3      	subs	r3, r2, r3
 80056aa:	2b02      	cmp	r3, #2
 80056ac:	d901      	bls.n	80056b2 <HAL_RCC_OscConfig+0x556>
          {
            return HAL_TIMEOUT;
 80056ae:	2303      	movs	r3, #3
 80056b0:	e0ae      	b.n	8005810 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80056b2:	4b35      	ldr	r3, [pc, #212]	@ (8005788 <HAL_RCC_OscConfig+0x62c>)
 80056b4:	681a      	ldr	r2, [r3, #0]
 80056b6:	2380      	movs	r3, #128	@ 0x80
 80056b8:	049b      	lsls	r3, r3, #18
 80056ba:	4013      	ands	r3, r2
 80056bc:	d1f0      	bne.n	80056a0 <HAL_RCC_OscConfig+0x544>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLQ_SUPPORT)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80056be:	4b32      	ldr	r3, [pc, #200]	@ (8005788 <HAL_RCC_OscConfig+0x62c>)
 80056c0:	68db      	ldr	r3, [r3, #12]
 80056c2:	4a37      	ldr	r2, [pc, #220]	@ (80057a0 <HAL_RCC_OscConfig+0x644>)
 80056c4:	4013      	ands	r3, r2
 80056c6:	0019      	movs	r1, r3
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80056d0:	431a      	orrs	r2, r3
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80056d6:	021b      	lsls	r3, r3, #8
 80056d8:	431a      	orrs	r2, r3
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80056de:	431a      	orrs	r2, r3
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80056e4:	431a      	orrs	r2, r3
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80056ea:	431a      	orrs	r2, r3
 80056ec:	4b26      	ldr	r3, [pc, #152]	@ (8005788 <HAL_RCC_OscConfig+0x62c>)
 80056ee:	430a      	orrs	r2, r1
 80056f0:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80056f2:	4b25      	ldr	r3, [pc, #148]	@ (8005788 <HAL_RCC_OscConfig+0x62c>)
 80056f4:	681a      	ldr	r2, [r3, #0]
 80056f6:	4b24      	ldr	r3, [pc, #144]	@ (8005788 <HAL_RCC_OscConfig+0x62c>)
 80056f8:	2180      	movs	r1, #128	@ 0x80
 80056fa:	0449      	lsls	r1, r1, #17
 80056fc:	430a      	orrs	r2, r1
 80056fe:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 8005700:	4b21      	ldr	r3, [pc, #132]	@ (8005788 <HAL_RCC_OscConfig+0x62c>)
 8005702:	68da      	ldr	r2, [r3, #12]
 8005704:	4b20      	ldr	r3, [pc, #128]	@ (8005788 <HAL_RCC_OscConfig+0x62c>)
 8005706:	2180      	movs	r1, #128	@ 0x80
 8005708:	0549      	lsls	r1, r1, #21
 800570a:	430a      	orrs	r2, r1
 800570c:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800570e:	f7fd fc85 	bl	800301c <HAL_GetTick>
 8005712:	0003      	movs	r3, r0
 8005714:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005716:	e008      	b.n	800572a <HAL_RCC_OscConfig+0x5ce>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005718:	f7fd fc80 	bl	800301c <HAL_GetTick>
 800571c:	0002      	movs	r2, r0
 800571e:	693b      	ldr	r3, [r7, #16]
 8005720:	1ad3      	subs	r3, r2, r3
 8005722:	2b02      	cmp	r3, #2
 8005724:	d901      	bls.n	800572a <HAL_RCC_OscConfig+0x5ce>
          {
            return HAL_TIMEOUT;
 8005726:	2303      	movs	r3, #3
 8005728:	e072      	b.n	8005810 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800572a:	4b17      	ldr	r3, [pc, #92]	@ (8005788 <HAL_RCC_OscConfig+0x62c>)
 800572c:	681a      	ldr	r2, [r3, #0]
 800572e:	2380      	movs	r3, #128	@ 0x80
 8005730:	049b      	lsls	r3, r3, #18
 8005732:	4013      	ands	r3, r2
 8005734:	d0f0      	beq.n	8005718 <HAL_RCC_OscConfig+0x5bc>
 8005736:	e06a      	b.n	800580e <HAL_RCC_OscConfig+0x6b2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005738:	4b13      	ldr	r3, [pc, #76]	@ (8005788 <HAL_RCC_OscConfig+0x62c>)
 800573a:	681a      	ldr	r2, [r3, #0]
 800573c:	4b12      	ldr	r3, [pc, #72]	@ (8005788 <HAL_RCC_OscConfig+0x62c>)
 800573e:	4917      	ldr	r1, [pc, #92]	@ (800579c <HAL_RCC_OscConfig+0x640>)
 8005740:	400a      	ands	r2, r1
 8005742:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005744:	f7fd fc6a 	bl	800301c <HAL_GetTick>
 8005748:	0003      	movs	r3, r0
 800574a:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800574c:	e008      	b.n	8005760 <HAL_RCC_OscConfig+0x604>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800574e:	f7fd fc65 	bl	800301c <HAL_GetTick>
 8005752:	0002      	movs	r2, r0
 8005754:	693b      	ldr	r3, [r7, #16]
 8005756:	1ad3      	subs	r3, r2, r3
 8005758:	2b02      	cmp	r3, #2
 800575a:	d901      	bls.n	8005760 <HAL_RCC_OscConfig+0x604>
          {
            return HAL_TIMEOUT;
 800575c:	2303      	movs	r3, #3
 800575e:	e057      	b.n	8005810 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005760:	4b09      	ldr	r3, [pc, #36]	@ (8005788 <HAL_RCC_OscConfig+0x62c>)
 8005762:	681a      	ldr	r2, [r3, #0]
 8005764:	2380      	movs	r3, #128	@ 0x80
 8005766:	049b      	lsls	r3, r3, #18
 8005768:	4013      	ands	r3, r2
 800576a:	d1f0      	bne.n	800574e <HAL_RCC_OscConfig+0x5f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
 800576c:	4b06      	ldr	r3, [pc, #24]	@ (8005788 <HAL_RCC_OscConfig+0x62c>)
 800576e:	68da      	ldr	r2, [r3, #12]
 8005770:	4b05      	ldr	r3, [pc, #20]	@ (8005788 <HAL_RCC_OscConfig+0x62c>)
 8005772:	490c      	ldr	r1, [pc, #48]	@ (80057a4 <HAL_RCC_OscConfig+0x648>)
 8005774:	400a      	ands	r2, r1
 8005776:	60da      	str	r2, [r3, #12]
 8005778:	e049      	b.n	800580e <HAL_RCC_OscConfig+0x6b2>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	6a1b      	ldr	r3, [r3, #32]
 800577e:	2b01      	cmp	r3, #1
 8005780:	d112      	bne.n	80057a8 <HAL_RCC_OscConfig+0x64c>
      {
        return HAL_ERROR;
 8005782:	2301      	movs	r3, #1
 8005784:	e044      	b.n	8005810 <HAL_RCC_OscConfig+0x6b4>
 8005786:	46c0      	nop			@ (mov r8, r8)
 8005788:	40021000 	.word	0x40021000
 800578c:	40007000 	.word	0x40007000
 8005790:	00001388 	.word	0x00001388
 8005794:	efffffff 	.word	0xefffffff
 8005798:	ffbfffff 	.word	0xffbfffff
 800579c:	feffffff 	.word	0xfeffffff
 80057a0:	11c1808c 	.word	0x11c1808c
 80057a4:	eefefffc 	.word	0xeefefffc
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 80057a8:	4b1b      	ldr	r3, [pc, #108]	@ (8005818 <HAL_RCC_OscConfig+0x6bc>)
 80057aa:	68db      	ldr	r3, [r3, #12]
 80057ac:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80057ae:	697b      	ldr	r3, [r7, #20]
 80057b0:	2203      	movs	r2, #3
 80057b2:	401a      	ands	r2, r3
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80057b8:	429a      	cmp	r2, r3
 80057ba:	d126      	bne.n	800580a <HAL_RCC_OscConfig+0x6ae>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80057bc:	697b      	ldr	r3, [r7, #20]
 80057be:	2270      	movs	r2, #112	@ 0x70
 80057c0:	401a      	ands	r2, r3
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80057c6:	429a      	cmp	r2, r3
 80057c8:	d11f      	bne.n	800580a <HAL_RCC_OscConfig+0x6ae>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80057ca:	697a      	ldr	r2, [r7, #20]
 80057cc:	23fe      	movs	r3, #254	@ 0xfe
 80057ce:	01db      	lsls	r3, r3, #7
 80057d0:	401a      	ands	r2, r3
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80057d6:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80057d8:	429a      	cmp	r2, r3
 80057da:	d116      	bne.n	800580a <HAL_RCC_OscConfig+0x6ae>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80057dc:	697a      	ldr	r2, [r7, #20]
 80057de:	23f8      	movs	r3, #248	@ 0xf8
 80057e0:	039b      	lsls	r3, r3, #14
 80057e2:	401a      	ands	r2, r3
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80057e8:	429a      	cmp	r2, r3
 80057ea:	d10e      	bne.n	800580a <HAL_RCC_OscConfig+0x6ae>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 80057ec:	697a      	ldr	r2, [r7, #20]
 80057ee:	23e0      	movs	r3, #224	@ 0xe0
 80057f0:	051b      	lsls	r3, r3, #20
 80057f2:	401a      	ands	r2, r3
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80057f8:	429a      	cmp	r2, r3
 80057fa:	d106      	bne.n	800580a <HAL_RCC_OscConfig+0x6ae>
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 80057fc:	697b      	ldr	r3, [r7, #20]
 80057fe:	0f5b      	lsrs	r3, r3, #29
 8005800:	075a      	lsls	r2, r3, #29
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8005806:	429a      	cmp	r2, r3
 8005808:	d001      	beq.n	800580e <HAL_RCC_OscConfig+0x6b2>
        {
          return HAL_ERROR;
 800580a:	2301      	movs	r3, #1
 800580c:	e000      	b.n	8005810 <HAL_RCC_OscConfig+0x6b4>
        }
      }
    }
  }
  return HAL_OK;
 800580e:	2300      	movs	r3, #0
}
 8005810:	0018      	movs	r0, r3
 8005812:	46bd      	mov	sp, r7
 8005814:	b008      	add	sp, #32
 8005816:	bd80      	pop	{r7, pc}
 8005818:	40021000 	.word	0x40021000

0800581c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800581c:	b580      	push	{r7, lr}
 800581e:	b084      	sub	sp, #16
 8005820:	af00      	add	r7, sp, #0
 8005822:	6078      	str	r0, [r7, #4]
 8005824:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	2b00      	cmp	r3, #0
 800582a:	d101      	bne.n	8005830 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800582c:	2301      	movs	r3, #1
 800582e:	e0e9      	b.n	8005a04 <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005830:	4b76      	ldr	r3, [pc, #472]	@ (8005a0c <HAL_RCC_ClockConfig+0x1f0>)
 8005832:	681b      	ldr	r3, [r3, #0]
 8005834:	2207      	movs	r2, #7
 8005836:	4013      	ands	r3, r2
 8005838:	683a      	ldr	r2, [r7, #0]
 800583a:	429a      	cmp	r2, r3
 800583c:	d91e      	bls.n	800587c <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800583e:	4b73      	ldr	r3, [pc, #460]	@ (8005a0c <HAL_RCC_ClockConfig+0x1f0>)
 8005840:	681b      	ldr	r3, [r3, #0]
 8005842:	2207      	movs	r2, #7
 8005844:	4393      	bics	r3, r2
 8005846:	0019      	movs	r1, r3
 8005848:	4b70      	ldr	r3, [pc, #448]	@ (8005a0c <HAL_RCC_ClockConfig+0x1f0>)
 800584a:	683a      	ldr	r2, [r7, #0]
 800584c:	430a      	orrs	r2, r1
 800584e:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8005850:	f7fd fbe4 	bl	800301c <HAL_GetTick>
 8005854:	0003      	movs	r3, r0
 8005856:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8005858:	e009      	b.n	800586e <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800585a:	f7fd fbdf 	bl	800301c <HAL_GetTick>
 800585e:	0002      	movs	r2, r0
 8005860:	68fb      	ldr	r3, [r7, #12]
 8005862:	1ad3      	subs	r3, r2, r3
 8005864:	4a6a      	ldr	r2, [pc, #424]	@ (8005a10 <HAL_RCC_ClockConfig+0x1f4>)
 8005866:	4293      	cmp	r3, r2
 8005868:	d901      	bls.n	800586e <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 800586a:	2303      	movs	r3, #3
 800586c:	e0ca      	b.n	8005a04 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800586e:	4b67      	ldr	r3, [pc, #412]	@ (8005a0c <HAL_RCC_ClockConfig+0x1f0>)
 8005870:	681b      	ldr	r3, [r3, #0]
 8005872:	2207      	movs	r2, #7
 8005874:	4013      	ands	r3, r2
 8005876:	683a      	ldr	r2, [r7, #0]
 8005878:	429a      	cmp	r2, r3
 800587a:	d1ee      	bne.n	800585a <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	681b      	ldr	r3, [r3, #0]
 8005880:	2202      	movs	r2, #2
 8005882:	4013      	ands	r3, r2
 8005884:	d015      	beq.n	80058b2 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	681b      	ldr	r3, [r3, #0]
 800588a:	2204      	movs	r2, #4
 800588c:	4013      	ands	r3, r2
 800588e:	d006      	beq.n	800589e <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8005890:	4b60      	ldr	r3, [pc, #384]	@ (8005a14 <HAL_RCC_ClockConfig+0x1f8>)
 8005892:	689a      	ldr	r2, [r3, #8]
 8005894:	4b5f      	ldr	r3, [pc, #380]	@ (8005a14 <HAL_RCC_ClockConfig+0x1f8>)
 8005896:	21e0      	movs	r1, #224	@ 0xe0
 8005898:	01c9      	lsls	r1, r1, #7
 800589a:	430a      	orrs	r2, r1
 800589c:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800589e:	4b5d      	ldr	r3, [pc, #372]	@ (8005a14 <HAL_RCC_ClockConfig+0x1f8>)
 80058a0:	689b      	ldr	r3, [r3, #8]
 80058a2:	4a5d      	ldr	r2, [pc, #372]	@ (8005a18 <HAL_RCC_ClockConfig+0x1fc>)
 80058a4:	4013      	ands	r3, r2
 80058a6:	0019      	movs	r1, r3
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	689a      	ldr	r2, [r3, #8]
 80058ac:	4b59      	ldr	r3, [pc, #356]	@ (8005a14 <HAL_RCC_ClockConfig+0x1f8>)
 80058ae:	430a      	orrs	r2, r1
 80058b0:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	681b      	ldr	r3, [r3, #0]
 80058b6:	2201      	movs	r2, #1
 80058b8:	4013      	ands	r3, r2
 80058ba:	d057      	beq.n	800596c <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	685b      	ldr	r3, [r3, #4]
 80058c0:	2b01      	cmp	r3, #1
 80058c2:	d107      	bne.n	80058d4 <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80058c4:	4b53      	ldr	r3, [pc, #332]	@ (8005a14 <HAL_RCC_ClockConfig+0x1f8>)
 80058c6:	681a      	ldr	r2, [r3, #0]
 80058c8:	2380      	movs	r3, #128	@ 0x80
 80058ca:	029b      	lsls	r3, r3, #10
 80058cc:	4013      	ands	r3, r2
 80058ce:	d12b      	bne.n	8005928 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80058d0:	2301      	movs	r3, #1
 80058d2:	e097      	b.n	8005a04 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	685b      	ldr	r3, [r3, #4]
 80058d8:	2b02      	cmp	r3, #2
 80058da:	d107      	bne.n	80058ec <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80058dc:	4b4d      	ldr	r3, [pc, #308]	@ (8005a14 <HAL_RCC_ClockConfig+0x1f8>)
 80058de:	681a      	ldr	r2, [r3, #0]
 80058e0:	2380      	movs	r3, #128	@ 0x80
 80058e2:	049b      	lsls	r3, r3, #18
 80058e4:	4013      	ands	r3, r2
 80058e6:	d11f      	bne.n	8005928 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80058e8:	2301      	movs	r3, #1
 80058ea:	e08b      	b.n	8005a04 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	685b      	ldr	r3, [r3, #4]
 80058f0:	2b00      	cmp	r3, #0
 80058f2:	d107      	bne.n	8005904 <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80058f4:	4b47      	ldr	r3, [pc, #284]	@ (8005a14 <HAL_RCC_ClockConfig+0x1f8>)
 80058f6:	681a      	ldr	r2, [r3, #0]
 80058f8:	2380      	movs	r3, #128	@ 0x80
 80058fa:	00db      	lsls	r3, r3, #3
 80058fc:	4013      	ands	r3, r2
 80058fe:	d113      	bne.n	8005928 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8005900:	2301      	movs	r3, #1
 8005902:	e07f      	b.n	8005a04 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	685b      	ldr	r3, [r3, #4]
 8005908:	2b03      	cmp	r3, #3
 800590a:	d106      	bne.n	800591a <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800590c:	4b41      	ldr	r3, [pc, #260]	@ (8005a14 <HAL_RCC_ClockConfig+0x1f8>)
 800590e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005910:	2202      	movs	r2, #2
 8005912:	4013      	ands	r3, r2
 8005914:	d108      	bne.n	8005928 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8005916:	2301      	movs	r3, #1
 8005918:	e074      	b.n	8005a04 <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800591a:	4b3e      	ldr	r3, [pc, #248]	@ (8005a14 <HAL_RCC_ClockConfig+0x1f8>)
 800591c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800591e:	2202      	movs	r2, #2
 8005920:	4013      	ands	r3, r2
 8005922:	d101      	bne.n	8005928 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8005924:	2301      	movs	r3, #1
 8005926:	e06d      	b.n	8005a04 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8005928:	4b3a      	ldr	r3, [pc, #232]	@ (8005a14 <HAL_RCC_ClockConfig+0x1f8>)
 800592a:	689b      	ldr	r3, [r3, #8]
 800592c:	2207      	movs	r2, #7
 800592e:	4393      	bics	r3, r2
 8005930:	0019      	movs	r1, r3
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	685a      	ldr	r2, [r3, #4]
 8005936:	4b37      	ldr	r3, [pc, #220]	@ (8005a14 <HAL_RCC_ClockConfig+0x1f8>)
 8005938:	430a      	orrs	r2, r1
 800593a:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800593c:	f7fd fb6e 	bl	800301c <HAL_GetTick>
 8005940:	0003      	movs	r3, r0
 8005942:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005944:	e009      	b.n	800595a <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005946:	f7fd fb69 	bl	800301c <HAL_GetTick>
 800594a:	0002      	movs	r2, r0
 800594c:	68fb      	ldr	r3, [r7, #12]
 800594e:	1ad3      	subs	r3, r2, r3
 8005950:	4a2f      	ldr	r2, [pc, #188]	@ (8005a10 <HAL_RCC_ClockConfig+0x1f4>)
 8005952:	4293      	cmp	r3, r2
 8005954:	d901      	bls.n	800595a <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 8005956:	2303      	movs	r3, #3
 8005958:	e054      	b.n	8005a04 <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800595a:	4b2e      	ldr	r3, [pc, #184]	@ (8005a14 <HAL_RCC_ClockConfig+0x1f8>)
 800595c:	689b      	ldr	r3, [r3, #8]
 800595e:	2238      	movs	r2, #56	@ 0x38
 8005960:	401a      	ands	r2, r3
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	685b      	ldr	r3, [r3, #4]
 8005966:	00db      	lsls	r3, r3, #3
 8005968:	429a      	cmp	r2, r3
 800596a:	d1ec      	bne.n	8005946 <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800596c:	4b27      	ldr	r3, [pc, #156]	@ (8005a0c <HAL_RCC_ClockConfig+0x1f0>)
 800596e:	681b      	ldr	r3, [r3, #0]
 8005970:	2207      	movs	r2, #7
 8005972:	4013      	ands	r3, r2
 8005974:	683a      	ldr	r2, [r7, #0]
 8005976:	429a      	cmp	r2, r3
 8005978:	d21e      	bcs.n	80059b8 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800597a:	4b24      	ldr	r3, [pc, #144]	@ (8005a0c <HAL_RCC_ClockConfig+0x1f0>)
 800597c:	681b      	ldr	r3, [r3, #0]
 800597e:	2207      	movs	r2, #7
 8005980:	4393      	bics	r3, r2
 8005982:	0019      	movs	r1, r3
 8005984:	4b21      	ldr	r3, [pc, #132]	@ (8005a0c <HAL_RCC_ClockConfig+0x1f0>)
 8005986:	683a      	ldr	r2, [r7, #0]
 8005988:	430a      	orrs	r2, r1
 800598a:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800598c:	f7fd fb46 	bl	800301c <HAL_GetTick>
 8005990:	0003      	movs	r3, r0
 8005992:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8005994:	e009      	b.n	80059aa <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005996:	f7fd fb41 	bl	800301c <HAL_GetTick>
 800599a:	0002      	movs	r2, r0
 800599c:	68fb      	ldr	r3, [r7, #12]
 800599e:	1ad3      	subs	r3, r2, r3
 80059a0:	4a1b      	ldr	r2, [pc, #108]	@ (8005a10 <HAL_RCC_ClockConfig+0x1f4>)
 80059a2:	4293      	cmp	r3, r2
 80059a4:	d901      	bls.n	80059aa <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 80059a6:	2303      	movs	r3, #3
 80059a8:	e02c      	b.n	8005a04 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80059aa:	4b18      	ldr	r3, [pc, #96]	@ (8005a0c <HAL_RCC_ClockConfig+0x1f0>)
 80059ac:	681b      	ldr	r3, [r3, #0]
 80059ae:	2207      	movs	r2, #7
 80059b0:	4013      	ands	r3, r2
 80059b2:	683a      	ldr	r2, [r7, #0]
 80059b4:	429a      	cmp	r2, r3
 80059b6:	d1ee      	bne.n	8005996 <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	681b      	ldr	r3, [r3, #0]
 80059bc:	2204      	movs	r2, #4
 80059be:	4013      	ands	r3, r2
 80059c0:	d009      	beq.n	80059d6 <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 80059c2:	4b14      	ldr	r3, [pc, #80]	@ (8005a14 <HAL_RCC_ClockConfig+0x1f8>)
 80059c4:	689b      	ldr	r3, [r3, #8]
 80059c6:	4a15      	ldr	r2, [pc, #84]	@ (8005a1c <HAL_RCC_ClockConfig+0x200>)
 80059c8:	4013      	ands	r3, r2
 80059ca:	0019      	movs	r1, r3
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	68da      	ldr	r2, [r3, #12]
 80059d0:	4b10      	ldr	r3, [pc, #64]	@ (8005a14 <HAL_RCC_ClockConfig+0x1f8>)
 80059d2:	430a      	orrs	r2, r1
 80059d4:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 80059d6:	f000 f829 	bl	8005a2c <HAL_RCC_GetSysClockFreq>
 80059da:	0001      	movs	r1, r0
 80059dc:	4b0d      	ldr	r3, [pc, #52]	@ (8005a14 <HAL_RCC_ClockConfig+0x1f8>)
 80059de:	689b      	ldr	r3, [r3, #8]
 80059e0:	0a1b      	lsrs	r3, r3, #8
 80059e2:	220f      	movs	r2, #15
 80059e4:	401a      	ands	r2, r3
 80059e6:	4b0e      	ldr	r3, [pc, #56]	@ (8005a20 <HAL_RCC_ClockConfig+0x204>)
 80059e8:	0092      	lsls	r2, r2, #2
 80059ea:	58d3      	ldr	r3, [r2, r3]
 80059ec:	221f      	movs	r2, #31
 80059ee:	4013      	ands	r3, r2
 80059f0:	000a      	movs	r2, r1
 80059f2:	40da      	lsrs	r2, r3
 80059f4:	4b0b      	ldr	r3, [pc, #44]	@ (8005a24 <HAL_RCC_ClockConfig+0x208>)
 80059f6:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 80059f8:	4b0b      	ldr	r3, [pc, #44]	@ (8005a28 <HAL_RCC_ClockConfig+0x20c>)
 80059fa:	681b      	ldr	r3, [r3, #0]
 80059fc:	0018      	movs	r0, r3
 80059fe:	f7fd fab1 	bl	8002f64 <HAL_InitTick>
 8005a02:	0003      	movs	r3, r0
}
 8005a04:	0018      	movs	r0, r3
 8005a06:	46bd      	mov	sp, r7
 8005a08:	b004      	add	sp, #16
 8005a0a:	bd80      	pop	{r7, pc}
 8005a0c:	40022000 	.word	0x40022000
 8005a10:	00001388 	.word	0x00001388
 8005a14:	40021000 	.word	0x40021000
 8005a18:	fffff0ff 	.word	0xfffff0ff
 8005a1c:	ffff8fff 	.word	0xffff8fff
 8005a20:	0800873c 	.word	0x0800873c
 8005a24:	20000000 	.word	0x20000000
 8005a28:	20000004 	.word	0x20000004

08005a2c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005a2c:	b580      	push	{r7, lr}
 8005a2e:	b086      	sub	sp, #24
 8005a30:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8005a32:	4b3c      	ldr	r3, [pc, #240]	@ (8005b24 <HAL_RCC_GetSysClockFreq+0xf8>)
 8005a34:	689b      	ldr	r3, [r3, #8]
 8005a36:	2238      	movs	r2, #56	@ 0x38
 8005a38:	4013      	ands	r3, r2
 8005a3a:	d10f      	bne.n	8005a5c <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8005a3c:	4b39      	ldr	r3, [pc, #228]	@ (8005b24 <HAL_RCC_GetSysClockFreq+0xf8>)
 8005a3e:	681b      	ldr	r3, [r3, #0]
 8005a40:	0adb      	lsrs	r3, r3, #11
 8005a42:	2207      	movs	r2, #7
 8005a44:	4013      	ands	r3, r2
 8005a46:	2201      	movs	r2, #1
 8005a48:	409a      	lsls	r2, r3
 8005a4a:	0013      	movs	r3, r2
 8005a4c:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 8005a4e:	6839      	ldr	r1, [r7, #0]
 8005a50:	4835      	ldr	r0, [pc, #212]	@ (8005b28 <HAL_RCC_GetSysClockFreq+0xfc>)
 8005a52:	f7fa fb59 	bl	8000108 <__udivsi3>
 8005a56:	0003      	movs	r3, r0
 8005a58:	613b      	str	r3, [r7, #16]
 8005a5a:	e05d      	b.n	8005b18 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8005a5c:	4b31      	ldr	r3, [pc, #196]	@ (8005b24 <HAL_RCC_GetSysClockFreq+0xf8>)
 8005a5e:	689b      	ldr	r3, [r3, #8]
 8005a60:	2238      	movs	r2, #56	@ 0x38
 8005a62:	4013      	ands	r3, r2
 8005a64:	2b08      	cmp	r3, #8
 8005a66:	d102      	bne.n	8005a6e <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8005a68:	4b30      	ldr	r3, [pc, #192]	@ (8005b2c <HAL_RCC_GetSysClockFreq+0x100>)
 8005a6a:	613b      	str	r3, [r7, #16]
 8005a6c:	e054      	b.n	8005b18 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005a6e:	4b2d      	ldr	r3, [pc, #180]	@ (8005b24 <HAL_RCC_GetSysClockFreq+0xf8>)
 8005a70:	689b      	ldr	r3, [r3, #8]
 8005a72:	2238      	movs	r2, #56	@ 0x38
 8005a74:	4013      	ands	r3, r2
 8005a76:	2b10      	cmp	r3, #16
 8005a78:	d138      	bne.n	8005aec <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8005a7a:	4b2a      	ldr	r3, [pc, #168]	@ (8005b24 <HAL_RCC_GetSysClockFreq+0xf8>)
 8005a7c:	68db      	ldr	r3, [r3, #12]
 8005a7e:	2203      	movs	r2, #3
 8005a80:	4013      	ands	r3, r2
 8005a82:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005a84:	4b27      	ldr	r3, [pc, #156]	@ (8005b24 <HAL_RCC_GetSysClockFreq+0xf8>)
 8005a86:	68db      	ldr	r3, [r3, #12]
 8005a88:	091b      	lsrs	r3, r3, #4
 8005a8a:	2207      	movs	r2, #7
 8005a8c:	4013      	ands	r3, r2
 8005a8e:	3301      	adds	r3, #1
 8005a90:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8005a92:	68fb      	ldr	r3, [r7, #12]
 8005a94:	2b03      	cmp	r3, #3
 8005a96:	d10d      	bne.n	8005ab4 <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005a98:	68b9      	ldr	r1, [r7, #8]
 8005a9a:	4824      	ldr	r0, [pc, #144]	@ (8005b2c <HAL_RCC_GetSysClockFreq+0x100>)
 8005a9c:	f7fa fb34 	bl	8000108 <__udivsi3>
 8005aa0:	0003      	movs	r3, r0
 8005aa2:	0019      	movs	r1, r3
 8005aa4:	4b1f      	ldr	r3, [pc, #124]	@ (8005b24 <HAL_RCC_GetSysClockFreq+0xf8>)
 8005aa6:	68db      	ldr	r3, [r3, #12]
 8005aa8:	0a1b      	lsrs	r3, r3, #8
 8005aaa:	227f      	movs	r2, #127	@ 0x7f
 8005aac:	4013      	ands	r3, r2
 8005aae:	434b      	muls	r3, r1
 8005ab0:	617b      	str	r3, [r7, #20]
        break;
 8005ab2:	e00d      	b.n	8005ad0 <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 8005ab4:	68b9      	ldr	r1, [r7, #8]
 8005ab6:	481c      	ldr	r0, [pc, #112]	@ (8005b28 <HAL_RCC_GetSysClockFreq+0xfc>)
 8005ab8:	f7fa fb26 	bl	8000108 <__udivsi3>
 8005abc:	0003      	movs	r3, r0
 8005abe:	0019      	movs	r1, r3
 8005ac0:	4b18      	ldr	r3, [pc, #96]	@ (8005b24 <HAL_RCC_GetSysClockFreq+0xf8>)
 8005ac2:	68db      	ldr	r3, [r3, #12]
 8005ac4:	0a1b      	lsrs	r3, r3, #8
 8005ac6:	227f      	movs	r2, #127	@ 0x7f
 8005ac8:	4013      	ands	r3, r2
 8005aca:	434b      	muls	r3, r1
 8005acc:	617b      	str	r3, [r7, #20]
        break;
 8005ace:	46c0      	nop			@ (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 8005ad0:	4b14      	ldr	r3, [pc, #80]	@ (8005b24 <HAL_RCC_GetSysClockFreq+0xf8>)
 8005ad2:	68db      	ldr	r3, [r3, #12]
 8005ad4:	0f5b      	lsrs	r3, r3, #29
 8005ad6:	2207      	movs	r2, #7
 8005ad8:	4013      	ands	r3, r2
 8005ada:	3301      	adds	r3, #1
 8005adc:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 8005ade:	6879      	ldr	r1, [r7, #4]
 8005ae0:	6978      	ldr	r0, [r7, #20]
 8005ae2:	f7fa fb11 	bl	8000108 <__udivsi3>
 8005ae6:	0003      	movs	r3, r0
 8005ae8:	613b      	str	r3, [r7, #16]
 8005aea:	e015      	b.n	8005b18 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8005aec:	4b0d      	ldr	r3, [pc, #52]	@ (8005b24 <HAL_RCC_GetSysClockFreq+0xf8>)
 8005aee:	689b      	ldr	r3, [r3, #8]
 8005af0:	2238      	movs	r2, #56	@ 0x38
 8005af2:	4013      	ands	r3, r2
 8005af4:	2b20      	cmp	r3, #32
 8005af6:	d103      	bne.n	8005b00 <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 8005af8:	2380      	movs	r3, #128	@ 0x80
 8005afa:	021b      	lsls	r3, r3, #8
 8005afc:	613b      	str	r3, [r7, #16]
 8005afe:	e00b      	b.n	8005b18 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8005b00:	4b08      	ldr	r3, [pc, #32]	@ (8005b24 <HAL_RCC_GetSysClockFreq+0xf8>)
 8005b02:	689b      	ldr	r3, [r3, #8]
 8005b04:	2238      	movs	r2, #56	@ 0x38
 8005b06:	4013      	ands	r3, r2
 8005b08:	2b18      	cmp	r3, #24
 8005b0a:	d103      	bne.n	8005b14 <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 8005b0c:	23fa      	movs	r3, #250	@ 0xfa
 8005b0e:	01db      	lsls	r3, r3, #7
 8005b10:	613b      	str	r3, [r7, #16]
 8005b12:	e001      	b.n	8005b18 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 8005b14:	2300      	movs	r3, #0
 8005b16:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8005b18:	693b      	ldr	r3, [r7, #16]
}
 8005b1a:	0018      	movs	r0, r3
 8005b1c:	46bd      	mov	sp, r7
 8005b1e:	b006      	add	sp, #24
 8005b20:	bd80      	pop	{r7, pc}
 8005b22:	46c0      	nop			@ (mov r8, r8)
 8005b24:	40021000 	.word	0x40021000
 8005b28:	00f42400 	.word	0x00f42400
 8005b2c:	007a1200 	.word	0x007a1200

08005b30 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005b30:	b580      	push	{r7, lr}
 8005b32:	b086      	sub	sp, #24
 8005b34:	af00      	add	r7, sp, #0
 8005b36:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 8005b38:	2313      	movs	r3, #19
 8005b3a:	18fb      	adds	r3, r7, r3
 8005b3c:	2200      	movs	r2, #0
 8005b3e:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8005b40:	2312      	movs	r3, #18
 8005b42:	18fb      	adds	r3, r7, r3
 8005b44:	2200      	movs	r2, #0
 8005b46:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	681a      	ldr	r2, [r3, #0]
 8005b4c:	2380      	movs	r3, #128	@ 0x80
 8005b4e:	029b      	lsls	r3, r3, #10
 8005b50:	4013      	ands	r3, r2
 8005b52:	d100      	bne.n	8005b56 <HAL_RCCEx_PeriphCLKConfig+0x26>
 8005b54:	e0ad      	b.n	8005cb2 <HAL_RCCEx_PeriphCLKConfig+0x182>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005b56:	2011      	movs	r0, #17
 8005b58:	183b      	adds	r3, r7, r0
 8005b5a:	2200      	movs	r2, #0
 8005b5c:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005b5e:	4b47      	ldr	r3, [pc, #284]	@ (8005c7c <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8005b60:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005b62:	2380      	movs	r3, #128	@ 0x80
 8005b64:	055b      	lsls	r3, r3, #21
 8005b66:	4013      	ands	r3, r2
 8005b68:	d110      	bne.n	8005b8c <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005b6a:	4b44      	ldr	r3, [pc, #272]	@ (8005c7c <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8005b6c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005b6e:	4b43      	ldr	r3, [pc, #268]	@ (8005c7c <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8005b70:	2180      	movs	r1, #128	@ 0x80
 8005b72:	0549      	lsls	r1, r1, #21
 8005b74:	430a      	orrs	r2, r1
 8005b76:	63da      	str	r2, [r3, #60]	@ 0x3c
 8005b78:	4b40      	ldr	r3, [pc, #256]	@ (8005c7c <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8005b7a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005b7c:	2380      	movs	r3, #128	@ 0x80
 8005b7e:	055b      	lsls	r3, r3, #21
 8005b80:	4013      	ands	r3, r2
 8005b82:	60bb      	str	r3, [r7, #8]
 8005b84:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005b86:	183b      	adds	r3, r7, r0
 8005b88:	2201      	movs	r2, #1
 8005b8a:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005b8c:	4b3c      	ldr	r3, [pc, #240]	@ (8005c80 <HAL_RCCEx_PeriphCLKConfig+0x150>)
 8005b8e:	681a      	ldr	r2, [r3, #0]
 8005b90:	4b3b      	ldr	r3, [pc, #236]	@ (8005c80 <HAL_RCCEx_PeriphCLKConfig+0x150>)
 8005b92:	2180      	movs	r1, #128	@ 0x80
 8005b94:	0049      	lsls	r1, r1, #1
 8005b96:	430a      	orrs	r2, r1
 8005b98:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8005b9a:	f7fd fa3f 	bl	800301c <HAL_GetTick>
 8005b9e:	0003      	movs	r3, r0
 8005ba0:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005ba2:	e00b      	b.n	8005bbc <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005ba4:	f7fd fa3a 	bl	800301c <HAL_GetTick>
 8005ba8:	0002      	movs	r2, r0
 8005baa:	68fb      	ldr	r3, [r7, #12]
 8005bac:	1ad3      	subs	r3, r2, r3
 8005bae:	2b02      	cmp	r3, #2
 8005bb0:	d904      	bls.n	8005bbc <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 8005bb2:	2313      	movs	r3, #19
 8005bb4:	18fb      	adds	r3, r7, r3
 8005bb6:	2203      	movs	r2, #3
 8005bb8:	701a      	strb	r2, [r3, #0]
        break;
 8005bba:	e005      	b.n	8005bc8 <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005bbc:	4b30      	ldr	r3, [pc, #192]	@ (8005c80 <HAL_RCCEx_PeriphCLKConfig+0x150>)
 8005bbe:	681a      	ldr	r2, [r3, #0]
 8005bc0:	2380      	movs	r3, #128	@ 0x80
 8005bc2:	005b      	lsls	r3, r3, #1
 8005bc4:	4013      	ands	r3, r2
 8005bc6:	d0ed      	beq.n	8005ba4 <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 8005bc8:	2313      	movs	r3, #19
 8005bca:	18fb      	adds	r3, r7, r3
 8005bcc:	781b      	ldrb	r3, [r3, #0]
 8005bce:	2b00      	cmp	r3, #0
 8005bd0:	d15e      	bne.n	8005c90 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8005bd2:	4b2a      	ldr	r3, [pc, #168]	@ (8005c7c <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8005bd4:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8005bd6:	23c0      	movs	r3, #192	@ 0xc0
 8005bd8:	009b      	lsls	r3, r3, #2
 8005bda:	4013      	ands	r3, r2
 8005bdc:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8005bde:	697b      	ldr	r3, [r7, #20]
 8005be0:	2b00      	cmp	r3, #0
 8005be2:	d019      	beq.n	8005c18 <HAL_RCCEx_PeriphCLKConfig+0xe8>
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005be8:	697a      	ldr	r2, [r7, #20]
 8005bea:	429a      	cmp	r2, r3
 8005bec:	d014      	beq.n	8005c18 <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8005bee:	4b23      	ldr	r3, [pc, #140]	@ (8005c7c <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8005bf0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005bf2:	4a24      	ldr	r2, [pc, #144]	@ (8005c84 <HAL_RCCEx_PeriphCLKConfig+0x154>)
 8005bf4:	4013      	ands	r3, r2
 8005bf6:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8005bf8:	4b20      	ldr	r3, [pc, #128]	@ (8005c7c <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8005bfa:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8005bfc:	4b1f      	ldr	r3, [pc, #124]	@ (8005c7c <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8005bfe:	2180      	movs	r1, #128	@ 0x80
 8005c00:	0249      	lsls	r1, r1, #9
 8005c02:	430a      	orrs	r2, r1
 8005c04:	65da      	str	r2, [r3, #92]	@ 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 8005c06:	4b1d      	ldr	r3, [pc, #116]	@ (8005c7c <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8005c08:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8005c0a:	4b1c      	ldr	r3, [pc, #112]	@ (8005c7c <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8005c0c:	491e      	ldr	r1, [pc, #120]	@ (8005c88 <HAL_RCCEx_PeriphCLKConfig+0x158>)
 8005c0e:	400a      	ands	r2, r1
 8005c10:	65da      	str	r2, [r3, #92]	@ 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8005c12:	4b1a      	ldr	r3, [pc, #104]	@ (8005c7c <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8005c14:	697a      	ldr	r2, [r7, #20]
 8005c16:	65da      	str	r2, [r3, #92]	@ 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8005c18:	697b      	ldr	r3, [r7, #20]
 8005c1a:	2201      	movs	r2, #1
 8005c1c:	4013      	ands	r3, r2
 8005c1e:	d016      	beq.n	8005c4e <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005c20:	f7fd f9fc 	bl	800301c <HAL_GetTick>
 8005c24:	0003      	movs	r3, r0
 8005c26:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005c28:	e00c      	b.n	8005c44 <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005c2a:	f7fd f9f7 	bl	800301c <HAL_GetTick>
 8005c2e:	0002      	movs	r2, r0
 8005c30:	68fb      	ldr	r3, [r7, #12]
 8005c32:	1ad3      	subs	r3, r2, r3
 8005c34:	4a15      	ldr	r2, [pc, #84]	@ (8005c8c <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8005c36:	4293      	cmp	r3, r2
 8005c38:	d904      	bls.n	8005c44 <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 8005c3a:	2313      	movs	r3, #19
 8005c3c:	18fb      	adds	r3, r7, r3
 8005c3e:	2203      	movs	r2, #3
 8005c40:	701a      	strb	r2, [r3, #0]
            break;
 8005c42:	e004      	b.n	8005c4e <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005c44:	4b0d      	ldr	r3, [pc, #52]	@ (8005c7c <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8005c46:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005c48:	2202      	movs	r2, #2
 8005c4a:	4013      	ands	r3, r2
 8005c4c:	d0ed      	beq.n	8005c2a <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 8005c4e:	2313      	movs	r3, #19
 8005c50:	18fb      	adds	r3, r7, r3
 8005c52:	781b      	ldrb	r3, [r3, #0]
 8005c54:	2b00      	cmp	r3, #0
 8005c56:	d10a      	bne.n	8005c6e <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005c58:	4b08      	ldr	r3, [pc, #32]	@ (8005c7c <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8005c5a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005c5c:	4a09      	ldr	r2, [pc, #36]	@ (8005c84 <HAL_RCCEx_PeriphCLKConfig+0x154>)
 8005c5e:	4013      	ands	r3, r2
 8005c60:	0019      	movs	r1, r3
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005c66:	4b05      	ldr	r3, [pc, #20]	@ (8005c7c <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8005c68:	430a      	orrs	r2, r1
 8005c6a:	65da      	str	r2, [r3, #92]	@ 0x5c
 8005c6c:	e016      	b.n	8005c9c <HAL_RCCEx_PeriphCLKConfig+0x16c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8005c6e:	2312      	movs	r3, #18
 8005c70:	18fb      	adds	r3, r7, r3
 8005c72:	2213      	movs	r2, #19
 8005c74:	18ba      	adds	r2, r7, r2
 8005c76:	7812      	ldrb	r2, [r2, #0]
 8005c78:	701a      	strb	r2, [r3, #0]
 8005c7a:	e00f      	b.n	8005c9c <HAL_RCCEx_PeriphCLKConfig+0x16c>
 8005c7c:	40021000 	.word	0x40021000
 8005c80:	40007000 	.word	0x40007000
 8005c84:	fffffcff 	.word	0xfffffcff
 8005c88:	fffeffff 	.word	0xfffeffff
 8005c8c:	00001388 	.word	0x00001388
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005c90:	2312      	movs	r3, #18
 8005c92:	18fb      	adds	r3, r7, r3
 8005c94:	2213      	movs	r2, #19
 8005c96:	18ba      	adds	r2, r7, r2
 8005c98:	7812      	ldrb	r2, [r2, #0]
 8005c9a:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8005c9c:	2311      	movs	r3, #17
 8005c9e:	18fb      	adds	r3, r7, r3
 8005ca0:	781b      	ldrb	r3, [r3, #0]
 8005ca2:	2b01      	cmp	r3, #1
 8005ca4:	d105      	bne.n	8005cb2 <HAL_RCCEx_PeriphCLKConfig+0x182>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005ca6:	4bb6      	ldr	r3, [pc, #728]	@ (8005f80 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005ca8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005caa:	4bb5      	ldr	r3, [pc, #724]	@ (8005f80 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005cac:	49b5      	ldr	r1, [pc, #724]	@ (8005f84 <HAL_RCCEx_PeriphCLKConfig+0x454>)
 8005cae:	400a      	ands	r2, r1
 8005cb0:	63da      	str	r2, [r3, #60]	@ 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	681b      	ldr	r3, [r3, #0]
 8005cb6:	2201      	movs	r2, #1
 8005cb8:	4013      	ands	r3, r2
 8005cba:	d009      	beq.n	8005cd0 <HAL_RCCEx_PeriphCLKConfig+0x1a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8005cbc:	4bb0      	ldr	r3, [pc, #704]	@ (8005f80 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005cbe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005cc0:	2203      	movs	r2, #3
 8005cc2:	4393      	bics	r3, r2
 8005cc4:	0019      	movs	r1, r3
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	685a      	ldr	r2, [r3, #4]
 8005cca:	4bad      	ldr	r3, [pc, #692]	@ (8005f80 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005ccc:	430a      	orrs	r2, r1
 8005cce:	655a      	str	r2, [r3, #84]	@ 0x54
  }

#if defined(RCC_CCIPR_USART2SEL)
  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	681b      	ldr	r3, [r3, #0]
 8005cd4:	2202      	movs	r2, #2
 8005cd6:	4013      	ands	r3, r2
 8005cd8:	d009      	beq.n	8005cee <HAL_RCCEx_PeriphCLKConfig+0x1be>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8005cda:	4ba9      	ldr	r3, [pc, #676]	@ (8005f80 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005cdc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005cde:	220c      	movs	r2, #12
 8005ce0:	4393      	bics	r3, r2
 8005ce2:	0019      	movs	r1, r3
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	689a      	ldr	r2, [r3, #8]
 8005ce8:	4ba5      	ldr	r3, [pc, #660]	@ (8005f80 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005cea:	430a      	orrs	r2, r1
 8005cec:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_USART2SEL */

#if defined(RCC_CCIPR_USART3SEL)
  /*-------------------------- USART3 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	681b      	ldr	r3, [r3, #0]
 8005cf2:	2204      	movs	r2, #4
 8005cf4:	4013      	ands	r3, r2
 8005cf6:	d009      	beq.n	8005d0c <HAL_RCCEx_PeriphCLKConfig+0x1dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8005cf8:	4ba1      	ldr	r3, [pc, #644]	@ (8005f80 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005cfa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005cfc:	2230      	movs	r2, #48	@ 0x30
 8005cfe:	4393      	bics	r3, r2
 8005d00:	0019      	movs	r1, r3
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	68da      	ldr	r2, [r3, #12]
 8005d06:	4b9e      	ldr	r3, [pc, #632]	@ (8005f80 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005d08:	430a      	orrs	r2, r1
 8005d0a:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_USART3SEL */

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	681b      	ldr	r3, [r3, #0]
 8005d10:	2210      	movs	r2, #16
 8005d12:	4013      	ands	r3, r2
 8005d14:	d009      	beq.n	8005d2a <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8005d16:	4b9a      	ldr	r3, [pc, #616]	@ (8005f80 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005d18:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005d1a:	4a9b      	ldr	r2, [pc, #620]	@ (8005f88 <HAL_RCCEx_PeriphCLKConfig+0x458>)
 8005d1c:	4013      	ands	r3, r2
 8005d1e:	0019      	movs	r1, r3
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	691a      	ldr	r2, [r3, #16]
 8005d24:	4b96      	ldr	r3, [pc, #600]	@ (8005f80 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005d26:	430a      	orrs	r2, r1
 8005d28:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* LPUART1 */

#if defined(LPUART2)
  /*-------------------------- LPUART2 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART2) == RCC_PERIPHCLK_LPUART2)
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	681a      	ldr	r2, [r3, #0]
 8005d2e:	2380      	movs	r3, #128	@ 0x80
 8005d30:	015b      	lsls	r3, r3, #5
 8005d32:	4013      	ands	r3, r2
 8005d34:	d009      	beq.n	8005d4a <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART2CLKSOURCE(PeriphClkInit->Lpuart2ClockSelection));

    /* Configure the LPUART clock source */
    __HAL_RCC_LPUART2_CONFIG(PeriphClkInit->Lpuart2ClockSelection);
 8005d36:	4b92      	ldr	r3, [pc, #584]	@ (8005f80 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005d38:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005d3a:	4a94      	ldr	r2, [pc, #592]	@ (8005f8c <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8005d3c:	4013      	ands	r3, r2
 8005d3e:	0019      	movs	r1, r3
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	695a      	ldr	r2, [r3, #20]
 8005d44:	4b8e      	ldr	r3, [pc, #568]	@ (8005f80 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005d46:	430a      	orrs	r2, r1
 8005d48:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* LPUART2 */

#if defined(RCC_CCIPR_LPTIM1SEL)
  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	681a      	ldr	r2, [r3, #0]
 8005d4e:	2380      	movs	r3, #128	@ 0x80
 8005d50:	009b      	lsls	r3, r3, #2
 8005d52:	4013      	ands	r3, r2
 8005d54:	d009      	beq.n	8005d6a <HAL_RCCEx_PeriphCLKConfig+0x23a>
  {
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8005d56:	4b8a      	ldr	r3, [pc, #552]	@ (8005f80 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005d58:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005d5a:	4a8d      	ldr	r2, [pc, #564]	@ (8005f90 <HAL_RCCEx_PeriphCLKConfig+0x460>)
 8005d5c:	4013      	ands	r3, r2
 8005d5e:	0019      	movs	r1, r3
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005d64:	4b86      	ldr	r3, [pc, #536]	@ (8005f80 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005d66:	430a      	orrs	r2, r1
 8005d68:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_LPTIM1SEL */

#if defined(RCC_CCIPR_LPTIM2SEL)
  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	681a      	ldr	r2, [r3, #0]
 8005d6e:	2380      	movs	r3, #128	@ 0x80
 8005d70:	00db      	lsls	r3, r3, #3
 8005d72:	4013      	ands	r3, r2
 8005d74:	d009      	beq.n	8005d8a <HAL_RCCEx_PeriphCLKConfig+0x25a>
  {
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8005d76:	4b82      	ldr	r3, [pc, #520]	@ (8005f80 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005d78:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005d7a:	4a86      	ldr	r2, [pc, #536]	@ (8005f94 <HAL_RCCEx_PeriphCLKConfig+0x464>)
 8005d7c:	4013      	ands	r3, r2
 8005d7e:	0019      	movs	r1, r3
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005d84:	4b7e      	ldr	r3, [pc, #504]	@ (8005f80 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005d86:	430a      	orrs	r2, r1
 8005d88:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	681b      	ldr	r3, [r3, #0]
 8005d8e:	2220      	movs	r2, #32
 8005d90:	4013      	ands	r3, r2
 8005d92:	d009      	beq.n	8005da8 <HAL_RCCEx_PeriphCLKConfig+0x278>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005d94:	4b7a      	ldr	r3, [pc, #488]	@ (8005f80 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005d96:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005d98:	4a7f      	ldr	r2, [pc, #508]	@ (8005f98 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8005d9a:	4013      	ands	r3, r2
 8005d9c:	0019      	movs	r1, r3
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	699a      	ldr	r2, [r3, #24]
 8005da2:	4b77      	ldr	r3, [pc, #476]	@ (8005f80 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005da4:	430a      	orrs	r2, r1
 8005da6:	655a      	str	r2, [r3, #84]	@ 0x54
  }

#if defined(RCC_CCIPR_I2C2SEL)
  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	681b      	ldr	r3, [r3, #0]
 8005dac:	2240      	movs	r2, #64	@ 0x40
 8005dae:	4013      	ands	r3, r2
 8005db0:	d009      	beq.n	8005dc6 <HAL_RCCEx_PeriphCLKConfig+0x296>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8005db2:	4b73      	ldr	r3, [pc, #460]	@ (8005f80 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005db4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005db6:	4a79      	ldr	r2, [pc, #484]	@ (8005f9c <HAL_RCCEx_PeriphCLKConfig+0x46c>)
 8005db8:	4013      	ands	r3, r2
 8005dba:	0019      	movs	r1, r3
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	69da      	ldr	r2, [r3, #28]
 8005dc0:	4b6f      	ldr	r3, [pc, #444]	@ (8005f80 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005dc2:	430a      	orrs	r2, r1
 8005dc4:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	681a      	ldr	r2, [r3, #0]
 8005dca:	2380      	movs	r3, #128	@ 0x80
 8005dcc:	01db      	lsls	r3, r3, #7
 8005dce:	4013      	ands	r3, r2
 8005dd0:	d015      	beq.n	8005dfe <HAL_RCCEx_PeriphCLKConfig+0x2ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8005dd2:	4b6b      	ldr	r3, [pc, #428]	@ (8005f80 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005dd4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005dd6:	009b      	lsls	r3, r3, #2
 8005dd8:	0899      	lsrs	r1, r3, #2
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005dde:	4b68      	ldr	r3, [pc, #416]	@ (8005f80 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005de0:	430a      	orrs	r2, r1
 8005de2:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005de8:	2380      	movs	r3, #128	@ 0x80
 8005dea:	05db      	lsls	r3, r3, #23
 8005dec:	429a      	cmp	r2, r3
 8005dee:	d106      	bne.n	8005dfe <HAL_RCCEx_PeriphCLKConfig+0x2ce>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8005df0:	4b63      	ldr	r3, [pc, #396]	@ (8005f80 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005df2:	68da      	ldr	r2, [r3, #12]
 8005df4:	4b62      	ldr	r3, [pc, #392]	@ (8005f80 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005df6:	2180      	movs	r1, #128	@ 0x80
 8005df8:	0249      	lsls	r1, r1, #9
 8005dfa:	430a      	orrs	r2, r1
 8005dfc:	60da      	str	r2, [r3, #12]
    }
  }

#if defined(CEC)
  /*-------------------------- CEC clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	681a      	ldr	r2, [r3, #0]
 8005e02:	2380      	movs	r3, #128	@ 0x80
 8005e04:	031b      	lsls	r3, r3, #12
 8005e06:	4013      	ands	r3, r2
 8005e08:	d009      	beq.n	8005e1e <HAL_RCCEx_PeriphCLKConfig+0x2ee>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8005e0a:	4b5d      	ldr	r3, [pc, #372]	@ (8005f80 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005e0c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005e0e:	2240      	movs	r2, #64	@ 0x40
 8005e10:	4393      	bics	r3, r2
 8005e12:	0019      	movs	r1, r3
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005e18:	4b59      	ldr	r3, [pc, #356]	@ (8005f80 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005e1a:	430a      	orrs	r2, r1
 8005e1c:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* CEC */

#if defined(RCC_CCIPR_TIM1SEL)
  /*-------------------------- TIM1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	681a      	ldr	r2, [r3, #0]
 8005e22:	2380      	movs	r3, #128	@ 0x80
 8005e24:	039b      	lsls	r3, r3, #14
 8005e26:	4013      	ands	r3, r2
 8005e28:	d016      	beq.n	8005e58 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));

    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8005e2a:	4b55      	ldr	r3, [pc, #340]	@ (8005f80 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005e2c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005e2e:	4a5c      	ldr	r2, [pc, #368]	@ (8005fa0 <HAL_RCCEx_PeriphCLKConfig+0x470>)
 8005e30:	4013      	ands	r3, r2
 8005e32:	0019      	movs	r1, r3
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005e38:	4b51      	ldr	r3, [pc, #324]	@ (8005f80 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005e3a:	430a      	orrs	r2, r1
 8005e3c:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->Tim1ClockSelection == RCC_TIM1CLKSOURCE_PLL)
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005e42:	2380      	movs	r3, #128	@ 0x80
 8005e44:	03db      	lsls	r3, r3, #15
 8005e46:	429a      	cmp	r2, r3
 8005e48:	d106      	bne.n	8005e58 <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8005e4a:	4b4d      	ldr	r3, [pc, #308]	@ (8005f80 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005e4c:	68da      	ldr	r2, [r3, #12]
 8005e4e:	4b4c      	ldr	r3, [pc, #304]	@ (8005f80 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005e50:	2180      	movs	r1, #128	@ 0x80
 8005e52:	0449      	lsls	r1, r1, #17
 8005e54:	430a      	orrs	r2, r1
 8005e56:	60da      	str	r2, [r3, #12]
  }
#endif /* RCC_CCIPR_TIM1SEL */

#if defined(RCC_CCIPR_TIM15SEL)
  /*-------------------------- TIM15 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	681a      	ldr	r2, [r3, #0]
 8005e5c:	2380      	movs	r3, #128	@ 0x80
 8005e5e:	03db      	lsls	r3, r3, #15
 8005e60:	4013      	ands	r3, r2
 8005e62:	d016      	beq.n	8005e92 <HAL_RCCEx_PeriphCLKConfig+0x362>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));

    /* Configure the TIM15 clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 8005e64:	4b46      	ldr	r3, [pc, #280]	@ (8005f80 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005e66:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005e68:	4a4e      	ldr	r2, [pc, #312]	@ (8005fa4 <HAL_RCCEx_PeriphCLKConfig+0x474>)
 8005e6a:	4013      	ands	r3, r2
 8005e6c:	0019      	movs	r1, r3
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005e72:	4b43      	ldr	r3, [pc, #268]	@ (8005f80 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005e74:	430a      	orrs	r2, r1
 8005e76:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->Tim15ClockSelection == RCC_TIM15CLKSOURCE_PLL)
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005e7c:	2380      	movs	r3, #128	@ 0x80
 8005e7e:	045b      	lsls	r3, r3, #17
 8005e80:	429a      	cmp	r2, r3
 8005e82:	d106      	bne.n	8005e92 <HAL_RCCEx_PeriphCLKConfig+0x362>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8005e84:	4b3e      	ldr	r3, [pc, #248]	@ (8005f80 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005e86:	68da      	ldr	r2, [r3, #12]
 8005e88:	4b3d      	ldr	r3, [pc, #244]	@ (8005f80 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005e8a:	2180      	movs	r1, #128	@ 0x80
 8005e8c:	0449      	lsls	r1, r1, #17
 8005e8e:	430a      	orrs	r2, r1
 8005e90:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	681a      	ldr	r2, [r3, #0]
 8005e96:	2380      	movs	r3, #128	@ 0x80
 8005e98:	011b      	lsls	r3, r3, #4
 8005e9a:	4013      	ands	r3, r2
 8005e9c:	d014      	beq.n	8005ec8 <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 8005e9e:	4b38      	ldr	r3, [pc, #224]	@ (8005f80 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005ea0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005ea2:	2203      	movs	r2, #3
 8005ea4:	4393      	bics	r3, r2
 8005ea6:	0019      	movs	r1, r3
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	6a1a      	ldr	r2, [r3, #32]
 8005eac:	4b34      	ldr	r3, [pc, #208]	@ (8005f80 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005eae:	430a      	orrs	r2, r1
 8005eb0:	659a      	str	r2, [r3, #88]	@ 0x58

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	6a1b      	ldr	r3, [r3, #32]
 8005eb6:	2b01      	cmp	r3, #1
 8005eb8:	d106      	bne.n	8005ec8 <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8005eba:	4b31      	ldr	r3, [pc, #196]	@ (8005f80 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005ebc:	68da      	ldr	r2, [r3, #12]
 8005ebe:	4b30      	ldr	r3, [pc, #192]	@ (8005f80 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005ec0:	2180      	movs	r1, #128	@ 0x80
 8005ec2:	0249      	lsls	r1, r1, #9
 8005ec4:	430a      	orrs	r2, r1
 8005ec6:	60da      	str	r2, [r3, #12]
    }
  }

#if defined(RCC_CCIPR2_I2S2SEL)
  /*-------------------------- I2S2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S2) == RCC_PERIPHCLK_I2S2)
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	681a      	ldr	r2, [r3, #0]
 8005ecc:	2380      	movs	r3, #128	@ 0x80
 8005ece:	019b      	lsls	r3, r3, #6
 8005ed0:	4013      	ands	r3, r2
 8005ed2:	d014      	beq.n	8005efe <HAL_RCCEx_PeriphCLKConfig+0x3ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S2CLKSOURCE(PeriphClkInit->I2s2ClockSelection));

    /* Configure the I2S2 clock source */
    __HAL_RCC_I2S2_CONFIG(PeriphClkInit->I2s2ClockSelection);
 8005ed4:	4b2a      	ldr	r3, [pc, #168]	@ (8005f80 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005ed6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005ed8:	220c      	movs	r2, #12
 8005eda:	4393      	bics	r3, r2
 8005edc:	0019      	movs	r1, r3
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005ee2:	4b27      	ldr	r3, [pc, #156]	@ (8005f80 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005ee4:	430a      	orrs	r2, r1
 8005ee6:	659a      	str	r2, [r3, #88]	@ 0x58

    if (PeriphClkInit->I2s2ClockSelection == RCC_I2S2CLKSOURCE_PLL)
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005eec:	2b04      	cmp	r3, #4
 8005eee:	d106      	bne.n	8005efe <HAL_RCCEx_PeriphCLKConfig+0x3ce>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8005ef0:	4b23      	ldr	r3, [pc, #140]	@ (8005f80 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005ef2:	68da      	ldr	r2, [r3, #12]
 8005ef4:	4b22      	ldr	r3, [pc, #136]	@ (8005f80 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005ef6:	2180      	movs	r1, #128	@ 0x80
 8005ef8:	0249      	lsls	r1, r1, #9
 8005efa:	430a      	orrs	r2, r1
 8005efc:	60da      	str	r2, [r3, #12]
  }
#endif /* RCC_CCIPR2_I2S2SEL */

#if defined(STM32G0C1xx) || defined(STM32G0B1xx)  || defined(STM32G0B0xx)
  /*-------------------------- USB clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	681a      	ldr	r2, [r3, #0]
 8005f02:	2380      	movs	r3, #128	@ 0x80
 8005f04:	045b      	lsls	r3, r3, #17
 8005f06:	4013      	ands	r3, r2
 8005f08:	d016      	beq.n	8005f38 <HAL_RCCEx_PeriphCLKConfig+0x408>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005f0a:	4b1d      	ldr	r3, [pc, #116]	@ (8005f80 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005f0c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005f0e:	4a22      	ldr	r2, [pc, #136]	@ (8005f98 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8005f10:	4013      	ands	r3, r2
 8005f12:	0019      	movs	r1, r3
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005f18:	4b19      	ldr	r3, [pc, #100]	@ (8005f80 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005f1a:	430a      	orrs	r2, r1
 8005f1c:	659a      	str	r2, [r3, #88]	@ 0x58

    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005f22:	2380      	movs	r3, #128	@ 0x80
 8005f24:	019b      	lsls	r3, r3, #6
 8005f26:	429a      	cmp	r2, r3
 8005f28:	d106      	bne.n	8005f38 <HAL_RCCEx_PeriphCLKConfig+0x408>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8005f2a:	4b15      	ldr	r3, [pc, #84]	@ (8005f80 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005f2c:	68da      	ldr	r2, [r3, #12]
 8005f2e:	4b14      	ldr	r3, [pc, #80]	@ (8005f80 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005f30:	2180      	movs	r1, #128	@ 0x80
 8005f32:	0449      	lsls	r1, r1, #17
 8005f34:	430a      	orrs	r2, r1
 8005f36:	60da      	str	r2, [r3, #12]
  }
#endif /* STM32G0C1xx || STM32G0B1xx || STM32G0B0xx */

#if defined(FDCAN1) || defined(FDCAN2)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	681a      	ldr	r2, [r3, #0]
 8005f3c:	2380      	movs	r3, #128	@ 0x80
 8005f3e:	049b      	lsls	r3, r3, #18
 8005f40:	4013      	ands	r3, r2
 8005f42:	d016      	beq.n	8005f72 <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8005f44:	4b0e      	ldr	r3, [pc, #56]	@ (8005f80 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005f46:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005f48:	4a10      	ldr	r2, [pc, #64]	@ (8005f8c <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8005f4a:	4013      	ands	r3, r2
 8005f4c:	0019      	movs	r1, r3
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8005f52:	4b0b      	ldr	r3, [pc, #44]	@ (8005f80 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005f54:	430a      	orrs	r2, r1
 8005f56:	659a      	str	r2, [r3, #88]	@ 0x58

    if (PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8005f5c:	2380      	movs	r3, #128	@ 0x80
 8005f5e:	005b      	lsls	r3, r3, #1
 8005f60:	429a      	cmp	r2, r3
 8005f62:	d106      	bne.n	8005f72 <HAL_RCCEx_PeriphCLKConfig+0x442>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8005f64:	4b06      	ldr	r3, [pc, #24]	@ (8005f80 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005f66:	68da      	ldr	r2, [r3, #12]
 8005f68:	4b05      	ldr	r3, [pc, #20]	@ (8005f80 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005f6a:	2180      	movs	r1, #128	@ 0x80
 8005f6c:	0449      	lsls	r1, r1, #17
 8005f6e:	430a      	orrs	r2, r1
 8005f70:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 8005f72:	2312      	movs	r3, #18
 8005f74:	18fb      	adds	r3, r7, r3
 8005f76:	781b      	ldrb	r3, [r3, #0]
}
 8005f78:	0018      	movs	r0, r3
 8005f7a:	46bd      	mov	sp, r7
 8005f7c:	b006      	add	sp, #24
 8005f7e:	bd80      	pop	{r7, pc}
 8005f80:	40021000 	.word	0x40021000
 8005f84:	efffffff 	.word	0xefffffff
 8005f88:	fffff3ff 	.word	0xfffff3ff
 8005f8c:	fffffcff 	.word	0xfffffcff
 8005f90:	fff3ffff 	.word	0xfff3ffff
 8005f94:	ffcfffff 	.word	0xffcfffff
 8005f98:	ffffcfff 	.word	0xffffcfff
 8005f9c:	ffff3fff 	.word	0xffff3fff
 8005fa0:	ffbfffff 	.word	0xffbfffff
 8005fa4:	feffffff 	.word	0xfeffffff

08005fa8 <__NVIC_SetPriority>:
{
 8005fa8:	b590      	push	{r4, r7, lr}
 8005faa:	b083      	sub	sp, #12
 8005fac:	af00      	add	r7, sp, #0
 8005fae:	0002      	movs	r2, r0
 8005fb0:	6039      	str	r1, [r7, #0]
 8005fb2:	1dfb      	adds	r3, r7, #7
 8005fb4:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8005fb6:	1dfb      	adds	r3, r7, #7
 8005fb8:	781b      	ldrb	r3, [r3, #0]
 8005fba:	2b7f      	cmp	r3, #127	@ 0x7f
 8005fbc:	d828      	bhi.n	8006010 <__NVIC_SetPriority+0x68>
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8005fbe:	4a2f      	ldr	r2, [pc, #188]	@ (800607c <__NVIC_SetPriority+0xd4>)
 8005fc0:	1dfb      	adds	r3, r7, #7
 8005fc2:	781b      	ldrb	r3, [r3, #0]
 8005fc4:	b25b      	sxtb	r3, r3
 8005fc6:	089b      	lsrs	r3, r3, #2
 8005fc8:	33c0      	adds	r3, #192	@ 0xc0
 8005fca:	009b      	lsls	r3, r3, #2
 8005fcc:	589b      	ldr	r3, [r3, r2]
 8005fce:	1dfa      	adds	r2, r7, #7
 8005fd0:	7812      	ldrb	r2, [r2, #0]
 8005fd2:	0011      	movs	r1, r2
 8005fd4:	2203      	movs	r2, #3
 8005fd6:	400a      	ands	r2, r1
 8005fd8:	00d2      	lsls	r2, r2, #3
 8005fda:	21ff      	movs	r1, #255	@ 0xff
 8005fdc:	4091      	lsls	r1, r2
 8005fde:	000a      	movs	r2, r1
 8005fe0:	43d2      	mvns	r2, r2
 8005fe2:	401a      	ands	r2, r3
 8005fe4:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8005fe6:	683b      	ldr	r3, [r7, #0]
 8005fe8:	019b      	lsls	r3, r3, #6
 8005fea:	22ff      	movs	r2, #255	@ 0xff
 8005fec:	401a      	ands	r2, r3
 8005fee:	1dfb      	adds	r3, r7, #7
 8005ff0:	781b      	ldrb	r3, [r3, #0]
 8005ff2:	0018      	movs	r0, r3
 8005ff4:	2303      	movs	r3, #3
 8005ff6:	4003      	ands	r3, r0
 8005ff8:	00db      	lsls	r3, r3, #3
 8005ffa:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8005ffc:	481f      	ldr	r0, [pc, #124]	@ (800607c <__NVIC_SetPriority+0xd4>)
 8005ffe:	1dfb      	adds	r3, r7, #7
 8006000:	781b      	ldrb	r3, [r3, #0]
 8006002:	b25b      	sxtb	r3, r3
 8006004:	089b      	lsrs	r3, r3, #2
 8006006:	430a      	orrs	r2, r1
 8006008:	33c0      	adds	r3, #192	@ 0xc0
 800600a:	009b      	lsls	r3, r3, #2
 800600c:	501a      	str	r2, [r3, r0]
}
 800600e:	e031      	b.n	8006074 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8006010:	4a1b      	ldr	r2, [pc, #108]	@ (8006080 <__NVIC_SetPriority+0xd8>)
 8006012:	1dfb      	adds	r3, r7, #7
 8006014:	781b      	ldrb	r3, [r3, #0]
 8006016:	0019      	movs	r1, r3
 8006018:	230f      	movs	r3, #15
 800601a:	400b      	ands	r3, r1
 800601c:	3b08      	subs	r3, #8
 800601e:	089b      	lsrs	r3, r3, #2
 8006020:	3306      	adds	r3, #6
 8006022:	009b      	lsls	r3, r3, #2
 8006024:	18d3      	adds	r3, r2, r3
 8006026:	3304      	adds	r3, #4
 8006028:	681b      	ldr	r3, [r3, #0]
 800602a:	1dfa      	adds	r2, r7, #7
 800602c:	7812      	ldrb	r2, [r2, #0]
 800602e:	0011      	movs	r1, r2
 8006030:	2203      	movs	r2, #3
 8006032:	400a      	ands	r2, r1
 8006034:	00d2      	lsls	r2, r2, #3
 8006036:	21ff      	movs	r1, #255	@ 0xff
 8006038:	4091      	lsls	r1, r2
 800603a:	000a      	movs	r2, r1
 800603c:	43d2      	mvns	r2, r2
 800603e:	401a      	ands	r2, r3
 8006040:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8006042:	683b      	ldr	r3, [r7, #0]
 8006044:	019b      	lsls	r3, r3, #6
 8006046:	22ff      	movs	r2, #255	@ 0xff
 8006048:	401a      	ands	r2, r3
 800604a:	1dfb      	adds	r3, r7, #7
 800604c:	781b      	ldrb	r3, [r3, #0]
 800604e:	0018      	movs	r0, r3
 8006050:	2303      	movs	r3, #3
 8006052:	4003      	ands	r3, r0
 8006054:	00db      	lsls	r3, r3, #3
 8006056:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8006058:	4809      	ldr	r0, [pc, #36]	@ (8006080 <__NVIC_SetPriority+0xd8>)
 800605a:	1dfb      	adds	r3, r7, #7
 800605c:	781b      	ldrb	r3, [r3, #0]
 800605e:	001c      	movs	r4, r3
 8006060:	230f      	movs	r3, #15
 8006062:	4023      	ands	r3, r4
 8006064:	3b08      	subs	r3, #8
 8006066:	089b      	lsrs	r3, r3, #2
 8006068:	430a      	orrs	r2, r1
 800606a:	3306      	adds	r3, #6
 800606c:	009b      	lsls	r3, r3, #2
 800606e:	18c3      	adds	r3, r0, r3
 8006070:	3304      	adds	r3, #4
 8006072:	601a      	str	r2, [r3, #0]
}
 8006074:	46c0      	nop			@ (mov r8, r8)
 8006076:	46bd      	mov	sp, r7
 8006078:	b003      	add	sp, #12
 800607a:	bd90      	pop	{r4, r7, pc}
 800607c:	e000e100 	.word	0xe000e100
 8006080:	e000ed00 	.word	0xe000ed00

08006084 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8006084:	b580      	push	{r7, lr}
 8006086:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8006088:	2305      	movs	r3, #5
 800608a:	425b      	negs	r3, r3
 800608c:	2100      	movs	r1, #0
 800608e:	0018      	movs	r0, r3
 8006090:	f7ff ff8a 	bl	8005fa8 <__NVIC_SetPriority>
#endif
}
 8006094:	46c0      	nop			@ (mov r8, r8)
 8006096:	46bd      	mov	sp, r7
 8006098:	bd80      	pop	{r7, pc}
	...

0800609c <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 800609c:	b580      	push	{r7, lr}
 800609e:	b082      	sub	sp, #8
 80060a0:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80060a2:	f3ef 8305 	mrs	r3, IPSR
 80060a6:	603b      	str	r3, [r7, #0]
  return(result);
 80060a8:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80060aa:	2b00      	cmp	r3, #0
 80060ac:	d003      	beq.n	80060b6 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 80060ae:	2306      	movs	r3, #6
 80060b0:	425b      	negs	r3, r3
 80060b2:	607b      	str	r3, [r7, #4]
 80060b4:	e00c      	b.n	80060d0 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 80060b6:	4b09      	ldr	r3, [pc, #36]	@ (80060dc <osKernelInitialize+0x40>)
 80060b8:	681b      	ldr	r3, [r3, #0]
 80060ba:	2b00      	cmp	r3, #0
 80060bc:	d105      	bne.n	80060ca <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 80060be:	4b07      	ldr	r3, [pc, #28]	@ (80060dc <osKernelInitialize+0x40>)
 80060c0:	2201      	movs	r2, #1
 80060c2:	601a      	str	r2, [r3, #0]
      stat = osOK;
 80060c4:	2300      	movs	r3, #0
 80060c6:	607b      	str	r3, [r7, #4]
 80060c8:	e002      	b.n	80060d0 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 80060ca:	2301      	movs	r3, #1
 80060cc:	425b      	negs	r3, r3
 80060ce:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80060d0:	687b      	ldr	r3, [r7, #4]
}
 80060d2:	0018      	movs	r0, r3
 80060d4:	46bd      	mov	sp, r7
 80060d6:	b002      	add	sp, #8
 80060d8:	bd80      	pop	{r7, pc}
 80060da:	46c0      	nop			@ (mov r8, r8)
 80060dc:	20000224 	.word	0x20000224

080060e0 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 80060e0:	b580      	push	{r7, lr}
 80060e2:	b082      	sub	sp, #8
 80060e4:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80060e6:	f3ef 8305 	mrs	r3, IPSR
 80060ea:	603b      	str	r3, [r7, #0]
  return(result);
 80060ec:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80060ee:	2b00      	cmp	r3, #0
 80060f0:	d003      	beq.n	80060fa <osKernelStart+0x1a>
    stat = osErrorISR;
 80060f2:	2306      	movs	r3, #6
 80060f4:	425b      	negs	r3, r3
 80060f6:	607b      	str	r3, [r7, #4]
 80060f8:	e010      	b.n	800611c <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 80060fa:	4b0b      	ldr	r3, [pc, #44]	@ (8006128 <osKernelStart+0x48>)
 80060fc:	681b      	ldr	r3, [r3, #0]
 80060fe:	2b01      	cmp	r3, #1
 8006100:	d109      	bne.n	8006116 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8006102:	f7ff ffbf 	bl	8006084 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8006106:	4b08      	ldr	r3, [pc, #32]	@ (8006128 <osKernelStart+0x48>)
 8006108:	2202      	movs	r2, #2
 800610a:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 800610c:	f000 ff80 	bl	8007010 <vTaskStartScheduler>
      stat = osOK;
 8006110:	2300      	movs	r3, #0
 8006112:	607b      	str	r3, [r7, #4]
 8006114:	e002      	b.n	800611c <osKernelStart+0x3c>
    } else {
      stat = osError;
 8006116:	2301      	movs	r3, #1
 8006118:	425b      	negs	r3, r3
 800611a:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800611c:	687b      	ldr	r3, [r7, #4]
}
 800611e:	0018      	movs	r0, r3
 8006120:	46bd      	mov	sp, r7
 8006122:	b002      	add	sp, #8
 8006124:	bd80      	pop	{r7, pc}
 8006126:	46c0      	nop			@ (mov r8, r8)
 8006128:	20000224 	.word	0x20000224

0800612c <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800612c:	b5b0      	push	{r4, r5, r7, lr}
 800612e:	b08e      	sub	sp, #56	@ 0x38
 8006130:	af04      	add	r7, sp, #16
 8006132:	60f8      	str	r0, [r7, #12]
 8006134:	60b9      	str	r1, [r7, #8]
 8006136:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8006138:	2300      	movs	r3, #0
 800613a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800613c:	f3ef 8305 	mrs	r3, IPSR
 8006140:	617b      	str	r3, [r7, #20]
  return(result);
 8006142:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8006144:	2b00      	cmp	r3, #0
 8006146:	d000      	beq.n	800614a <osThreadNew+0x1e>
 8006148:	e081      	b.n	800624e <osThreadNew+0x122>
 800614a:	68fb      	ldr	r3, [r7, #12]
 800614c:	2b00      	cmp	r3, #0
 800614e:	d100      	bne.n	8006152 <osThreadNew+0x26>
 8006150:	e07d      	b.n	800624e <osThreadNew+0x122>
    stack = configMINIMAL_STACK_SIZE;
 8006152:	2380      	movs	r3, #128	@ 0x80
 8006154:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8006156:	2318      	movs	r3, #24
 8006158:	61fb      	str	r3, [r7, #28]

    name = NULL;
 800615a:	2300      	movs	r3, #0
 800615c:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 800615e:	2301      	movs	r3, #1
 8006160:	425b      	negs	r3, r3
 8006162:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	2b00      	cmp	r3, #0
 8006168:	d044      	beq.n	80061f4 <osThreadNew+0xc8>
      if (attr->name != NULL) {
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	681b      	ldr	r3, [r3, #0]
 800616e:	2b00      	cmp	r3, #0
 8006170:	d002      	beq.n	8006178 <osThreadNew+0x4c>
        name = attr->name;
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	681b      	ldr	r3, [r3, #0]
 8006176:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	699b      	ldr	r3, [r3, #24]
 800617c:	2b00      	cmp	r3, #0
 800617e:	d002      	beq.n	8006186 <osThreadNew+0x5a>
        prio = (UBaseType_t)attr->priority;
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	699b      	ldr	r3, [r3, #24]
 8006184:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8006186:	69fb      	ldr	r3, [r7, #28]
 8006188:	2b00      	cmp	r3, #0
 800618a:	d007      	beq.n	800619c <osThreadNew+0x70>
 800618c:	69fb      	ldr	r3, [r7, #28]
 800618e:	2b38      	cmp	r3, #56	@ 0x38
 8006190:	d804      	bhi.n	800619c <osThreadNew+0x70>
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	685b      	ldr	r3, [r3, #4]
 8006196:	2201      	movs	r2, #1
 8006198:	4013      	ands	r3, r2
 800619a:	d001      	beq.n	80061a0 <osThreadNew+0x74>
        return (NULL);
 800619c:	2300      	movs	r3, #0
 800619e:	e057      	b.n	8006250 <osThreadNew+0x124>
      }

      if (attr->stack_size > 0U) {
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	695b      	ldr	r3, [r3, #20]
 80061a4:	2b00      	cmp	r3, #0
 80061a6:	d003      	beq.n	80061b0 <osThreadNew+0x84>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	695b      	ldr	r3, [r3, #20]
 80061ac:	089b      	lsrs	r3, r3, #2
 80061ae:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	689b      	ldr	r3, [r3, #8]
 80061b4:	2b00      	cmp	r3, #0
 80061b6:	d00e      	beq.n	80061d6 <osThreadNew+0xaa>
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	68db      	ldr	r3, [r3, #12]
 80061bc:	2b5b      	cmp	r3, #91	@ 0x5b
 80061be:	d90a      	bls.n	80061d6 <osThreadNew+0xaa>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80061c4:	2b00      	cmp	r3, #0
 80061c6:	d006      	beq.n	80061d6 <osThreadNew+0xaa>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	695b      	ldr	r3, [r3, #20]
 80061cc:	2b00      	cmp	r3, #0
 80061ce:	d002      	beq.n	80061d6 <osThreadNew+0xaa>
        mem = 1;
 80061d0:	2301      	movs	r3, #1
 80061d2:	61bb      	str	r3, [r7, #24]
 80061d4:	e010      	b.n	80061f8 <osThreadNew+0xcc>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	689b      	ldr	r3, [r3, #8]
 80061da:	2b00      	cmp	r3, #0
 80061dc:	d10c      	bne.n	80061f8 <osThreadNew+0xcc>
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	68db      	ldr	r3, [r3, #12]
 80061e2:	2b00      	cmp	r3, #0
 80061e4:	d108      	bne.n	80061f8 <osThreadNew+0xcc>
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	691b      	ldr	r3, [r3, #16]
 80061ea:	2b00      	cmp	r3, #0
 80061ec:	d104      	bne.n	80061f8 <osThreadNew+0xcc>
          mem = 0;
 80061ee:	2300      	movs	r3, #0
 80061f0:	61bb      	str	r3, [r7, #24]
 80061f2:	e001      	b.n	80061f8 <osThreadNew+0xcc>
        }
      }
    }
    else {
      mem = 0;
 80061f4:	2300      	movs	r3, #0
 80061f6:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 80061f8:	69bb      	ldr	r3, [r7, #24]
 80061fa:	2b01      	cmp	r3, #1
 80061fc:	d112      	bne.n	8006224 <osThreadNew+0xf8>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	691a      	ldr	r2, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	689b      	ldr	r3, [r3, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8006206:	68bd      	ldr	r5, [r7, #8]
 8006208:	6a3c      	ldr	r4, [r7, #32]
 800620a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800620c:	68f8      	ldr	r0, [r7, #12]
 800620e:	9302      	str	r3, [sp, #8]
 8006210:	9201      	str	r2, [sp, #4]
 8006212:	69fb      	ldr	r3, [r7, #28]
 8006214:	9300      	str	r3, [sp, #0]
 8006216:	002b      	movs	r3, r5
 8006218:	0022      	movs	r2, r4
 800621a:	f000 fd4e 	bl	8006cba <xTaskCreateStatic>
 800621e:	0003      	movs	r3, r0
 8006220:	613b      	str	r3, [r7, #16]
 8006222:	e014      	b.n	800624e <osThreadNew+0x122>
      #endif
    }
    else {
      if (mem == 0) {
 8006224:	69bb      	ldr	r3, [r7, #24]
 8006226:	2b00      	cmp	r3, #0
 8006228:	d111      	bne.n	800624e <osThreadNew+0x122>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800622a:	6a3b      	ldr	r3, [r7, #32]
 800622c:	b29a      	uxth	r2, r3
 800622e:	68bc      	ldr	r4, [r7, #8]
 8006230:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8006232:	68f8      	ldr	r0, [r7, #12]
 8006234:	2310      	movs	r3, #16
 8006236:	18fb      	adds	r3, r7, r3
 8006238:	9301      	str	r3, [sp, #4]
 800623a:	69fb      	ldr	r3, [r7, #28]
 800623c:	9300      	str	r3, [sp, #0]
 800623e:	0023      	movs	r3, r4
 8006240:	f000 fd82 	bl	8006d48 <xTaskCreate>
 8006244:	0003      	movs	r3, r0
 8006246:	2b01      	cmp	r3, #1
 8006248:	d001      	beq.n	800624e <osThreadNew+0x122>
            hTask = NULL;
 800624a:	2300      	movs	r3, #0
 800624c:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 800624e:	693b      	ldr	r3, [r7, #16]
}
 8006250:	0018      	movs	r0, r3
 8006252:	46bd      	mov	sp, r7
 8006254:	b00a      	add	sp, #40	@ 0x28
 8006256:	bdb0      	pop	{r4, r5, r7, pc}

08006258 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8006258:	b580      	push	{r7, lr}
 800625a:	b084      	sub	sp, #16
 800625c:	af00      	add	r7, sp, #0
 800625e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006260:	f3ef 8305 	mrs	r3, IPSR
 8006264:	60bb      	str	r3, [r7, #8]
  return(result);
 8006266:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8006268:	2b00      	cmp	r3, #0
 800626a:	d003      	beq.n	8006274 <osDelay+0x1c>
    stat = osErrorISR;
 800626c:	2306      	movs	r3, #6
 800626e:	425b      	negs	r3, r3
 8006270:	60fb      	str	r3, [r7, #12]
 8006272:	e008      	b.n	8006286 <osDelay+0x2e>
  }
  else {
    stat = osOK;
 8006274:	2300      	movs	r3, #0
 8006276:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	2b00      	cmp	r3, #0
 800627c:	d003      	beq.n	8006286 <osDelay+0x2e>
      vTaskDelay(ticks);
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	0018      	movs	r0, r3
 8006282:	f000 fe9f 	bl	8006fc4 <vTaskDelay>
    }
  }

  return (stat);
 8006286:	68fb      	ldr	r3, [r7, #12]
}
 8006288:	0018      	movs	r0, r3
 800628a:	46bd      	mov	sp, r7
 800628c:	b004      	add	sp, #16
 800628e:	bd80      	pop	{r7, pc}

08006290 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8006290:	b580      	push	{r7, lr}
 8006292:	b084      	sub	sp, #16
 8006294:	af00      	add	r7, sp, #0
 8006296:	60f8      	str	r0, [r7, #12]
 8006298:	60b9      	str	r1, [r7, #8]
 800629a:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800629c:	68fb      	ldr	r3, [r7, #12]
 800629e:	4a06      	ldr	r2, [pc, #24]	@ (80062b8 <vApplicationGetIdleTaskMemory+0x28>)
 80062a0:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 80062a2:	68bb      	ldr	r3, [r7, #8]
 80062a4:	4a05      	ldr	r2, [pc, #20]	@ (80062bc <vApplicationGetIdleTaskMemory+0x2c>)
 80062a6:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	2280      	movs	r2, #128	@ 0x80
 80062ac:	601a      	str	r2, [r3, #0]
}
 80062ae:	46c0      	nop			@ (mov r8, r8)
 80062b0:	46bd      	mov	sp, r7
 80062b2:	b004      	add	sp, #16
 80062b4:	bd80      	pop	{r7, pc}
 80062b6:	46c0      	nop			@ (mov r8, r8)
 80062b8:	20000228 	.word	0x20000228
 80062bc:	20000284 	.word	0x20000284

080062c0 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 80062c0:	b580      	push	{r7, lr}
 80062c2:	b084      	sub	sp, #16
 80062c4:	af00      	add	r7, sp, #0
 80062c6:	60f8      	str	r0, [r7, #12]
 80062c8:	60b9      	str	r1, [r7, #8]
 80062ca:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 80062cc:	68fb      	ldr	r3, [r7, #12]
 80062ce:	4a06      	ldr	r2, [pc, #24]	@ (80062e8 <vApplicationGetTimerTaskMemory+0x28>)
 80062d0:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 80062d2:	68bb      	ldr	r3, [r7, #8]
 80062d4:	4a05      	ldr	r2, [pc, #20]	@ (80062ec <vApplicationGetTimerTaskMemory+0x2c>)
 80062d6:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	2280      	movs	r2, #128	@ 0x80
 80062dc:	0052      	lsls	r2, r2, #1
 80062de:	601a      	str	r2, [r3, #0]
}
 80062e0:	46c0      	nop			@ (mov r8, r8)
 80062e2:	46bd      	mov	sp, r7
 80062e4:	b004      	add	sp, #16
 80062e6:	bd80      	pop	{r7, pc}
 80062e8:	20000484 	.word	0x20000484
 80062ec:	200004e0 	.word	0x200004e0

080062f0 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80062f0:	b580      	push	{r7, lr}
 80062f2:	b082      	sub	sp, #8
 80062f4:	af00      	add	r7, sp, #0
 80062f6:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	3308      	adds	r3, #8
 80062fc:	001a      	movs	r2, r3
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	2201      	movs	r2, #1
 8006306:	4252      	negs	r2, r2
 8006308:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	3308      	adds	r3, #8
 800630e:	001a      	movs	r2, r3
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	3308      	adds	r3, #8
 8006318:	001a      	movs	r2, r3
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	2200      	movs	r2, #0
 8006322:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8006324:	46c0      	nop			@ (mov r8, r8)
 8006326:	46bd      	mov	sp, r7
 8006328:	b002      	add	sp, #8
 800632a:	bd80      	pop	{r7, pc}

0800632c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800632c:	b580      	push	{r7, lr}
 800632e:	b082      	sub	sp, #8
 8006330:	af00      	add	r7, sp, #0
 8006332:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	2200      	movs	r2, #0
 8006338:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800633a:	46c0      	nop			@ (mov r8, r8)
 800633c:	46bd      	mov	sp, r7
 800633e:	b002      	add	sp, #8
 8006340:	bd80      	pop	{r7, pc}

08006342 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8006342:	b580      	push	{r7, lr}
 8006344:	b084      	sub	sp, #16
 8006346:	af00      	add	r7, sp, #0
 8006348:	6078      	str	r0, [r7, #4]
 800634a:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	685b      	ldr	r3, [r3, #4]
 8006350:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8006352:	683b      	ldr	r3, [r7, #0]
 8006354:	68fa      	ldr	r2, [r7, #12]
 8006356:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8006358:	68fb      	ldr	r3, [r7, #12]
 800635a:	689a      	ldr	r2, [r3, #8]
 800635c:	683b      	ldr	r3, [r7, #0]
 800635e:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8006360:	68fb      	ldr	r3, [r7, #12]
 8006362:	689b      	ldr	r3, [r3, #8]
 8006364:	683a      	ldr	r2, [r7, #0]
 8006366:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8006368:	68fb      	ldr	r3, [r7, #12]
 800636a:	683a      	ldr	r2, [r7, #0]
 800636c:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800636e:	683b      	ldr	r3, [r7, #0]
 8006370:	687a      	ldr	r2, [r7, #4]
 8006372:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	681b      	ldr	r3, [r3, #0]
 8006378:	1c5a      	adds	r2, r3, #1
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	601a      	str	r2, [r3, #0]
}
 800637e:	46c0      	nop			@ (mov r8, r8)
 8006380:	46bd      	mov	sp, r7
 8006382:	b004      	add	sp, #16
 8006384:	bd80      	pop	{r7, pc}

08006386 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8006386:	b580      	push	{r7, lr}
 8006388:	b084      	sub	sp, #16
 800638a:	af00      	add	r7, sp, #0
 800638c:	6078      	str	r0, [r7, #4]
 800638e:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8006390:	683b      	ldr	r3, [r7, #0]
 8006392:	681b      	ldr	r3, [r3, #0]
 8006394:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8006396:	68bb      	ldr	r3, [r7, #8]
 8006398:	3301      	adds	r3, #1
 800639a:	d103      	bne.n	80063a4 <vListInsert+0x1e>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	691b      	ldr	r3, [r3, #16]
 80063a0:	60fb      	str	r3, [r7, #12]
 80063a2:	e00c      	b.n	80063be <vListInsert+0x38>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	3308      	adds	r3, #8
 80063a8:	60fb      	str	r3, [r7, #12]
 80063aa:	e002      	b.n	80063b2 <vListInsert+0x2c>
 80063ac:	68fb      	ldr	r3, [r7, #12]
 80063ae:	685b      	ldr	r3, [r3, #4]
 80063b0:	60fb      	str	r3, [r7, #12]
 80063b2:	68fb      	ldr	r3, [r7, #12]
 80063b4:	685b      	ldr	r3, [r3, #4]
 80063b6:	681b      	ldr	r3, [r3, #0]
 80063b8:	68ba      	ldr	r2, [r7, #8]
 80063ba:	429a      	cmp	r2, r3
 80063bc:	d2f6      	bcs.n	80063ac <vListInsert+0x26>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80063be:	68fb      	ldr	r3, [r7, #12]
 80063c0:	685a      	ldr	r2, [r3, #4]
 80063c2:	683b      	ldr	r3, [r7, #0]
 80063c4:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80063c6:	683b      	ldr	r3, [r7, #0]
 80063c8:	685b      	ldr	r3, [r3, #4]
 80063ca:	683a      	ldr	r2, [r7, #0]
 80063cc:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80063ce:	683b      	ldr	r3, [r7, #0]
 80063d0:	68fa      	ldr	r2, [r7, #12]
 80063d2:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80063d4:	68fb      	ldr	r3, [r7, #12]
 80063d6:	683a      	ldr	r2, [r7, #0]
 80063d8:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80063da:	683b      	ldr	r3, [r7, #0]
 80063dc:	687a      	ldr	r2, [r7, #4]
 80063de:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	681b      	ldr	r3, [r3, #0]
 80063e4:	1c5a      	adds	r2, r3, #1
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	601a      	str	r2, [r3, #0]
}
 80063ea:	46c0      	nop			@ (mov r8, r8)
 80063ec:	46bd      	mov	sp, r7
 80063ee:	b004      	add	sp, #16
 80063f0:	bd80      	pop	{r7, pc}

080063f2 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80063f2:	b580      	push	{r7, lr}
 80063f4:	b084      	sub	sp, #16
 80063f6:	af00      	add	r7, sp, #0
 80063f8:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	691b      	ldr	r3, [r3, #16]
 80063fe:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	685b      	ldr	r3, [r3, #4]
 8006404:	687a      	ldr	r2, [r7, #4]
 8006406:	6892      	ldr	r2, [r2, #8]
 8006408:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	689b      	ldr	r3, [r3, #8]
 800640e:	687a      	ldr	r2, [r7, #4]
 8006410:	6852      	ldr	r2, [r2, #4]
 8006412:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8006414:	68fb      	ldr	r3, [r7, #12]
 8006416:	685b      	ldr	r3, [r3, #4]
 8006418:	687a      	ldr	r2, [r7, #4]
 800641a:	429a      	cmp	r2, r3
 800641c:	d103      	bne.n	8006426 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	689a      	ldr	r2, [r3, #8]
 8006422:	68fb      	ldr	r3, [r7, #12]
 8006424:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	2200      	movs	r2, #0
 800642a:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800642c:	68fb      	ldr	r3, [r7, #12]
 800642e:	681b      	ldr	r3, [r3, #0]
 8006430:	1e5a      	subs	r2, r3, #1
 8006432:	68fb      	ldr	r3, [r7, #12]
 8006434:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8006436:	68fb      	ldr	r3, [r7, #12]
 8006438:	681b      	ldr	r3, [r3, #0]
}
 800643a:	0018      	movs	r0, r3
 800643c:	46bd      	mov	sp, r7
 800643e:	b004      	add	sp, #16
 8006440:	bd80      	pop	{r7, pc}

08006442 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8006442:	b580      	push	{r7, lr}
 8006444:	b084      	sub	sp, #16
 8006446:	af00      	add	r7, sp, #0
 8006448:	6078      	str	r0, [r7, #4]
 800644a:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8006450:	68fb      	ldr	r3, [r7, #12]
 8006452:	2b00      	cmp	r3, #0
 8006454:	d102      	bne.n	800645c <xQueueGenericReset+0x1a>
 8006456:	b672      	cpsid	i
 8006458:	46c0      	nop			@ (mov r8, r8)
 800645a:	e7fd      	b.n	8006458 <xQueueGenericReset+0x16>

	taskENTER_CRITICAL();
 800645c:	f001 fe40 	bl	80080e0 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8006460:	68fb      	ldr	r3, [r7, #12]
 8006462:	681a      	ldr	r2, [r3, #0]
 8006464:	68fb      	ldr	r3, [r7, #12]
 8006466:	6bd9      	ldr	r1, [r3, #60]	@ 0x3c
 8006468:	68fb      	ldr	r3, [r7, #12]
 800646a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800646c:	434b      	muls	r3, r1
 800646e:	18d2      	adds	r2, r2, r3
 8006470:	68fb      	ldr	r3, [r7, #12]
 8006472:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8006474:	68fb      	ldr	r3, [r7, #12]
 8006476:	2200      	movs	r2, #0
 8006478:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800647a:	68fb      	ldr	r3, [r7, #12]
 800647c:	681a      	ldr	r2, [r3, #0]
 800647e:	68fb      	ldr	r3, [r7, #12]
 8006480:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8006482:	68fb      	ldr	r3, [r7, #12]
 8006484:	681a      	ldr	r2, [r3, #0]
 8006486:	68fb      	ldr	r3, [r7, #12]
 8006488:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800648a:	1e59      	subs	r1, r3, #1
 800648c:	68fb      	ldr	r3, [r7, #12]
 800648e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006490:	434b      	muls	r3, r1
 8006492:	18d2      	adds	r2, r2, r3
 8006494:	68fb      	ldr	r3, [r7, #12]
 8006496:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8006498:	68fb      	ldr	r3, [r7, #12]
 800649a:	2244      	movs	r2, #68	@ 0x44
 800649c:	21ff      	movs	r1, #255	@ 0xff
 800649e:	5499      	strb	r1, [r3, r2]
		pxQueue->cTxLock = queueUNLOCKED;
 80064a0:	68fb      	ldr	r3, [r7, #12]
 80064a2:	2245      	movs	r2, #69	@ 0x45
 80064a4:	21ff      	movs	r1, #255	@ 0xff
 80064a6:	5499      	strb	r1, [r3, r2]

		if( xNewQueue == pdFALSE )
 80064a8:	683b      	ldr	r3, [r7, #0]
 80064aa:	2b00      	cmp	r3, #0
 80064ac:	d10d      	bne.n	80064ca <xQueueGenericReset+0x88>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80064ae:	68fb      	ldr	r3, [r7, #12]
 80064b0:	691b      	ldr	r3, [r3, #16]
 80064b2:	2b00      	cmp	r3, #0
 80064b4:	d013      	beq.n	80064de <xQueueGenericReset+0x9c>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80064b6:	68fb      	ldr	r3, [r7, #12]
 80064b8:	3310      	adds	r3, #16
 80064ba:	0018      	movs	r0, r3
 80064bc:	f000 ffee 	bl	800749c <xTaskRemoveFromEventList>
 80064c0:	1e03      	subs	r3, r0, #0
 80064c2:	d00c      	beq.n	80064de <xQueueGenericReset+0x9c>
				{
					queueYIELD_IF_USING_PREEMPTION();
 80064c4:	f001 fdfc 	bl	80080c0 <vPortYield>
 80064c8:	e009      	b.n	80064de <xQueueGenericReset+0x9c>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80064ca:	68fb      	ldr	r3, [r7, #12]
 80064cc:	3310      	adds	r3, #16
 80064ce:	0018      	movs	r0, r3
 80064d0:	f7ff ff0e 	bl	80062f0 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80064d4:	68fb      	ldr	r3, [r7, #12]
 80064d6:	3324      	adds	r3, #36	@ 0x24
 80064d8:	0018      	movs	r0, r3
 80064da:	f7ff ff09 	bl	80062f0 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80064de:	f001 fe11 	bl	8008104 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80064e2:	2301      	movs	r3, #1
}
 80064e4:	0018      	movs	r0, r3
 80064e6:	46bd      	mov	sp, r7
 80064e8:	b004      	add	sp, #16
 80064ea:	bd80      	pop	{r7, pc}

080064ec <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 80064ec:	b590      	push	{r4, r7, lr}
 80064ee:	b089      	sub	sp, #36	@ 0x24
 80064f0:	af02      	add	r7, sp, #8
 80064f2:	60f8      	str	r0, [r7, #12]
 80064f4:	60b9      	str	r1, [r7, #8]
 80064f6:	607a      	str	r2, [r7, #4]
 80064f8:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80064fa:	68fb      	ldr	r3, [r7, #12]
 80064fc:	2b00      	cmp	r3, #0
 80064fe:	d102      	bne.n	8006506 <xQueueGenericCreateStatic+0x1a>
 8006500:	b672      	cpsid	i
 8006502:	46c0      	nop			@ (mov r8, r8)
 8006504:	e7fd      	b.n	8006502 <xQueueGenericCreateStatic+0x16>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8006506:	683b      	ldr	r3, [r7, #0]
 8006508:	2b00      	cmp	r3, #0
 800650a:	d102      	bne.n	8006512 <xQueueGenericCreateStatic+0x26>
 800650c:	b672      	cpsid	i
 800650e:	46c0      	nop			@ (mov r8, r8)
 8006510:	e7fd      	b.n	800650e <xQueueGenericCreateStatic+0x22>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	2b00      	cmp	r3, #0
 8006516:	d002      	beq.n	800651e <xQueueGenericCreateStatic+0x32>
 8006518:	68bb      	ldr	r3, [r7, #8]
 800651a:	2b00      	cmp	r3, #0
 800651c:	d001      	beq.n	8006522 <xQueueGenericCreateStatic+0x36>
 800651e:	2301      	movs	r3, #1
 8006520:	e000      	b.n	8006524 <xQueueGenericCreateStatic+0x38>
 8006522:	2300      	movs	r3, #0
 8006524:	2b00      	cmp	r3, #0
 8006526:	d102      	bne.n	800652e <xQueueGenericCreateStatic+0x42>
 8006528:	b672      	cpsid	i
 800652a:	46c0      	nop			@ (mov r8, r8)
 800652c:	e7fd      	b.n	800652a <xQueueGenericCreateStatic+0x3e>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	2b00      	cmp	r3, #0
 8006532:	d102      	bne.n	800653a <xQueueGenericCreateStatic+0x4e>
 8006534:	68bb      	ldr	r3, [r7, #8]
 8006536:	2b00      	cmp	r3, #0
 8006538:	d101      	bne.n	800653e <xQueueGenericCreateStatic+0x52>
 800653a:	2301      	movs	r3, #1
 800653c:	e000      	b.n	8006540 <xQueueGenericCreateStatic+0x54>
 800653e:	2300      	movs	r3, #0
 8006540:	2b00      	cmp	r3, #0
 8006542:	d102      	bne.n	800654a <xQueueGenericCreateStatic+0x5e>
 8006544:	b672      	cpsid	i
 8006546:	46c0      	nop			@ (mov r8, r8)
 8006548:	e7fd      	b.n	8006546 <xQueueGenericCreateStatic+0x5a>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800654a:	2350      	movs	r3, #80	@ 0x50
 800654c:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( Queue_t ) );
 800654e:	693b      	ldr	r3, [r7, #16]
 8006550:	2b50      	cmp	r3, #80	@ 0x50
 8006552:	d002      	beq.n	800655a <xQueueGenericCreateStatic+0x6e>
 8006554:	b672      	cpsid	i
 8006556:	46c0      	nop			@ (mov r8, r8)
 8006558:	e7fd      	b.n	8006556 <xQueueGenericCreateStatic+0x6a>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800655a:	693b      	ldr	r3, [r7, #16]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800655c:	683b      	ldr	r3, [r7, #0]
 800655e:	617b      	str	r3, [r7, #20]

		if( pxNewQueue != NULL )
 8006560:	697b      	ldr	r3, [r7, #20]
 8006562:	2b00      	cmp	r3, #0
 8006564:	d00e      	beq.n	8006584 <xQueueGenericCreateStatic+0x98>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8006566:	697b      	ldr	r3, [r7, #20]
 8006568:	2246      	movs	r2, #70	@ 0x46
 800656a:	2101      	movs	r1, #1
 800656c:	5499      	strb	r1, [r3, r2]
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800656e:	2328      	movs	r3, #40	@ 0x28
 8006570:	18fb      	adds	r3, r7, r3
 8006572:	781c      	ldrb	r4, [r3, #0]
 8006574:	687a      	ldr	r2, [r7, #4]
 8006576:	68b9      	ldr	r1, [r7, #8]
 8006578:	68f8      	ldr	r0, [r7, #12]
 800657a:	697b      	ldr	r3, [r7, #20]
 800657c:	9300      	str	r3, [sp, #0]
 800657e:	0023      	movs	r3, r4
 8006580:	f000 f805 	bl	800658e <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8006584:	697b      	ldr	r3, [r7, #20]
	}
 8006586:	0018      	movs	r0, r3
 8006588:	46bd      	mov	sp, r7
 800658a:	b007      	add	sp, #28
 800658c:	bd90      	pop	{r4, r7, pc}

0800658e <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800658e:	b580      	push	{r7, lr}
 8006590:	b084      	sub	sp, #16
 8006592:	af00      	add	r7, sp, #0
 8006594:	60f8      	str	r0, [r7, #12]
 8006596:	60b9      	str	r1, [r7, #8]
 8006598:	607a      	str	r2, [r7, #4]
 800659a:	001a      	movs	r2, r3
 800659c:	1cfb      	adds	r3, r7, #3
 800659e:	701a      	strb	r2, [r3, #0]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80065a0:	68bb      	ldr	r3, [r7, #8]
 80065a2:	2b00      	cmp	r3, #0
 80065a4:	d103      	bne.n	80065ae <prvInitialiseNewQueue+0x20>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80065a6:	69bb      	ldr	r3, [r7, #24]
 80065a8:	69ba      	ldr	r2, [r7, #24]
 80065aa:	601a      	str	r2, [r3, #0]
 80065ac:	e002      	b.n	80065b4 <prvInitialiseNewQueue+0x26>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80065ae:	69bb      	ldr	r3, [r7, #24]
 80065b0:	687a      	ldr	r2, [r7, #4]
 80065b2:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80065b4:	69bb      	ldr	r3, [r7, #24]
 80065b6:	68fa      	ldr	r2, [r7, #12]
 80065b8:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80065ba:	69bb      	ldr	r3, [r7, #24]
 80065bc:	68ba      	ldr	r2, [r7, #8]
 80065be:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80065c0:	69bb      	ldr	r3, [r7, #24]
 80065c2:	2101      	movs	r1, #1
 80065c4:	0018      	movs	r0, r3
 80065c6:	f7ff ff3c 	bl	8006442 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 80065ca:	69bb      	ldr	r3, [r7, #24]
 80065cc:	1cfa      	adds	r2, r7, #3
 80065ce:	214c      	movs	r1, #76	@ 0x4c
 80065d0:	7812      	ldrb	r2, [r2, #0]
 80065d2:	545a      	strb	r2, [r3, r1]
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80065d4:	46c0      	nop			@ (mov r8, r8)
 80065d6:	46bd      	mov	sp, r7
 80065d8:	b004      	add	sp, #16
 80065da:	bd80      	pop	{r7, pc}

080065dc <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 80065dc:	b580      	push	{r7, lr}
 80065de:	b08a      	sub	sp, #40	@ 0x28
 80065e0:	af00      	add	r7, sp, #0
 80065e2:	60f8      	str	r0, [r7, #12]
 80065e4:	60b9      	str	r1, [r7, #8]
 80065e6:	607a      	str	r2, [r7, #4]
 80065e8:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80065ea:	2300      	movs	r3, #0
 80065ec:	627b      	str	r3, [r7, #36]	@ 0x24
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80065ee:	68fb      	ldr	r3, [r7, #12]
 80065f0:	623b      	str	r3, [r7, #32]

	configASSERT( pxQueue );
 80065f2:	6a3b      	ldr	r3, [r7, #32]
 80065f4:	2b00      	cmp	r3, #0
 80065f6:	d102      	bne.n	80065fe <xQueueGenericSend+0x22>
 80065f8:	b672      	cpsid	i
 80065fa:	46c0      	nop			@ (mov r8, r8)
 80065fc:	e7fd      	b.n	80065fa <xQueueGenericSend+0x1e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80065fe:	68bb      	ldr	r3, [r7, #8]
 8006600:	2b00      	cmp	r3, #0
 8006602:	d103      	bne.n	800660c <xQueueGenericSend+0x30>
 8006604:	6a3b      	ldr	r3, [r7, #32]
 8006606:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006608:	2b00      	cmp	r3, #0
 800660a:	d101      	bne.n	8006610 <xQueueGenericSend+0x34>
 800660c:	2301      	movs	r3, #1
 800660e:	e000      	b.n	8006612 <xQueueGenericSend+0x36>
 8006610:	2300      	movs	r3, #0
 8006612:	2b00      	cmp	r3, #0
 8006614:	d102      	bne.n	800661c <xQueueGenericSend+0x40>
 8006616:	b672      	cpsid	i
 8006618:	46c0      	nop			@ (mov r8, r8)
 800661a:	e7fd      	b.n	8006618 <xQueueGenericSend+0x3c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800661c:	683b      	ldr	r3, [r7, #0]
 800661e:	2b02      	cmp	r3, #2
 8006620:	d103      	bne.n	800662a <xQueueGenericSend+0x4e>
 8006622:	6a3b      	ldr	r3, [r7, #32]
 8006624:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006626:	2b01      	cmp	r3, #1
 8006628:	d101      	bne.n	800662e <xQueueGenericSend+0x52>
 800662a:	2301      	movs	r3, #1
 800662c:	e000      	b.n	8006630 <xQueueGenericSend+0x54>
 800662e:	2300      	movs	r3, #0
 8006630:	2b00      	cmp	r3, #0
 8006632:	d102      	bne.n	800663a <xQueueGenericSend+0x5e>
 8006634:	b672      	cpsid	i
 8006636:	46c0      	nop			@ (mov r8, r8)
 8006638:	e7fd      	b.n	8006636 <xQueueGenericSend+0x5a>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800663a:	f001 f8c7 	bl	80077cc <xTaskGetSchedulerState>
 800663e:	1e03      	subs	r3, r0, #0
 8006640:	d102      	bne.n	8006648 <xQueueGenericSend+0x6c>
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	2b00      	cmp	r3, #0
 8006646:	d101      	bne.n	800664c <xQueueGenericSend+0x70>
 8006648:	2301      	movs	r3, #1
 800664a:	e000      	b.n	800664e <xQueueGenericSend+0x72>
 800664c:	2300      	movs	r3, #0
 800664e:	2b00      	cmp	r3, #0
 8006650:	d102      	bne.n	8006658 <xQueueGenericSend+0x7c>
 8006652:	b672      	cpsid	i
 8006654:	46c0      	nop			@ (mov r8, r8)
 8006656:	e7fd      	b.n	8006654 <xQueueGenericSend+0x78>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8006658:	f001 fd42 	bl	80080e0 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800665c:	6a3b      	ldr	r3, [r7, #32]
 800665e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006660:	6a3b      	ldr	r3, [r7, #32]
 8006662:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006664:	429a      	cmp	r2, r3
 8006666:	d302      	bcc.n	800666e <xQueueGenericSend+0x92>
 8006668:	683b      	ldr	r3, [r7, #0]
 800666a:	2b02      	cmp	r3, #2
 800666c:	d11e      	bne.n	80066ac <xQueueGenericSend+0xd0>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800666e:	683a      	ldr	r2, [r7, #0]
 8006670:	68b9      	ldr	r1, [r7, #8]
 8006672:	6a3b      	ldr	r3, [r7, #32]
 8006674:	0018      	movs	r0, r3
 8006676:	f000 f9a8 	bl	80069ca <prvCopyDataToQueue>
 800667a:	0003      	movs	r3, r0
 800667c:	61fb      	str	r3, [r7, #28]

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800667e:	6a3b      	ldr	r3, [r7, #32]
 8006680:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006682:	2b00      	cmp	r3, #0
 8006684:	d009      	beq.n	800669a <xQueueGenericSend+0xbe>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006686:	6a3b      	ldr	r3, [r7, #32]
 8006688:	3324      	adds	r3, #36	@ 0x24
 800668a:	0018      	movs	r0, r3
 800668c:	f000 ff06 	bl	800749c <xTaskRemoveFromEventList>
 8006690:	1e03      	subs	r3, r0, #0
 8006692:	d007      	beq.n	80066a4 <xQueueGenericSend+0xc8>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8006694:	f001 fd14 	bl	80080c0 <vPortYield>
 8006698:	e004      	b.n	80066a4 <xQueueGenericSend+0xc8>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800669a:	69fb      	ldr	r3, [r7, #28]
 800669c:	2b00      	cmp	r3, #0
 800669e:	d001      	beq.n	80066a4 <xQueueGenericSend+0xc8>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 80066a0:	f001 fd0e 	bl	80080c0 <vPortYield>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80066a4:	f001 fd2e 	bl	8008104 <vPortExitCritical>
				return pdPASS;
 80066a8:	2301      	movs	r3, #1
 80066aa:	e05b      	b.n	8006764 <xQueueGenericSend+0x188>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	2b00      	cmp	r3, #0
 80066b0:	d103      	bne.n	80066ba <xQueueGenericSend+0xde>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80066b2:	f001 fd27 	bl	8008104 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80066b6:	2300      	movs	r3, #0
 80066b8:	e054      	b.n	8006764 <xQueueGenericSend+0x188>
				}
				else if( xEntryTimeSet == pdFALSE )
 80066ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80066bc:	2b00      	cmp	r3, #0
 80066be:	d106      	bne.n	80066ce <xQueueGenericSend+0xf2>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80066c0:	2314      	movs	r3, #20
 80066c2:	18fb      	adds	r3, r7, r3
 80066c4:	0018      	movs	r0, r3
 80066c6:	f000 ff47 	bl	8007558 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80066ca:	2301      	movs	r3, #1
 80066cc:	627b      	str	r3, [r7, #36]	@ 0x24
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80066ce:	f001 fd19 	bl	8008104 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80066d2:	f000 fcf3 	bl	80070bc <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80066d6:	f001 fd03 	bl	80080e0 <vPortEnterCritical>
 80066da:	6a3b      	ldr	r3, [r7, #32]
 80066dc:	2244      	movs	r2, #68	@ 0x44
 80066de:	5c9b      	ldrb	r3, [r3, r2]
 80066e0:	b25b      	sxtb	r3, r3
 80066e2:	3301      	adds	r3, #1
 80066e4:	d103      	bne.n	80066ee <xQueueGenericSend+0x112>
 80066e6:	6a3b      	ldr	r3, [r7, #32]
 80066e8:	2244      	movs	r2, #68	@ 0x44
 80066ea:	2100      	movs	r1, #0
 80066ec:	5499      	strb	r1, [r3, r2]
 80066ee:	6a3b      	ldr	r3, [r7, #32]
 80066f0:	2245      	movs	r2, #69	@ 0x45
 80066f2:	5c9b      	ldrb	r3, [r3, r2]
 80066f4:	b25b      	sxtb	r3, r3
 80066f6:	3301      	adds	r3, #1
 80066f8:	d103      	bne.n	8006702 <xQueueGenericSend+0x126>
 80066fa:	6a3b      	ldr	r3, [r7, #32]
 80066fc:	2245      	movs	r2, #69	@ 0x45
 80066fe:	2100      	movs	r1, #0
 8006700:	5499      	strb	r1, [r3, r2]
 8006702:	f001 fcff 	bl	8008104 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8006706:	1d3a      	adds	r2, r7, #4
 8006708:	2314      	movs	r3, #20
 800670a:	18fb      	adds	r3, r7, r3
 800670c:	0011      	movs	r1, r2
 800670e:	0018      	movs	r0, r3
 8006710:	f000 ff36 	bl	8007580 <xTaskCheckForTimeOut>
 8006714:	1e03      	subs	r3, r0, #0
 8006716:	d11e      	bne.n	8006756 <xQueueGenericSend+0x17a>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8006718:	6a3b      	ldr	r3, [r7, #32]
 800671a:	0018      	movs	r0, r3
 800671c:	f000 fa5a 	bl	8006bd4 <prvIsQueueFull>
 8006720:	1e03      	subs	r3, r0, #0
 8006722:	d011      	beq.n	8006748 <xQueueGenericSend+0x16c>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8006724:	6a3b      	ldr	r3, [r7, #32]
 8006726:	3310      	adds	r3, #16
 8006728:	687a      	ldr	r2, [r7, #4]
 800672a:	0011      	movs	r1, r2
 800672c:	0018      	movs	r0, r3
 800672e:	f000 fe6d 	bl	800740c <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8006732:	6a3b      	ldr	r3, [r7, #32]
 8006734:	0018      	movs	r0, r3
 8006736:	f000 f9d9 	bl	8006aec <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800673a:	f000 fccb 	bl	80070d4 <xTaskResumeAll>
 800673e:	1e03      	subs	r3, r0, #0
 8006740:	d18a      	bne.n	8006658 <xQueueGenericSend+0x7c>
				{
					portYIELD_WITHIN_API();
 8006742:	f001 fcbd 	bl	80080c0 <vPortYield>
 8006746:	e787      	b.n	8006658 <xQueueGenericSend+0x7c>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8006748:	6a3b      	ldr	r3, [r7, #32]
 800674a:	0018      	movs	r0, r3
 800674c:	f000 f9ce 	bl	8006aec <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8006750:	f000 fcc0 	bl	80070d4 <xTaskResumeAll>
 8006754:	e780      	b.n	8006658 <xQueueGenericSend+0x7c>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8006756:	6a3b      	ldr	r3, [r7, #32]
 8006758:	0018      	movs	r0, r3
 800675a:	f000 f9c7 	bl	8006aec <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800675e:	f000 fcb9 	bl	80070d4 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8006762:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8006764:	0018      	movs	r0, r3
 8006766:	46bd      	mov	sp, r7
 8006768:	b00a      	add	sp, #40	@ 0x28
 800676a:	bd80      	pop	{r7, pc}

0800676c <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800676c:	b590      	push	{r4, r7, lr}
 800676e:	b08b      	sub	sp, #44	@ 0x2c
 8006770:	af00      	add	r7, sp, #0
 8006772:	60f8      	str	r0, [r7, #12]
 8006774:	60b9      	str	r1, [r7, #8]
 8006776:	607a      	str	r2, [r7, #4]
 8006778:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800677a:	68fb      	ldr	r3, [r7, #12]
 800677c:	623b      	str	r3, [r7, #32]

	configASSERT( pxQueue );
 800677e:	6a3b      	ldr	r3, [r7, #32]
 8006780:	2b00      	cmp	r3, #0
 8006782:	d102      	bne.n	800678a <xQueueGenericSendFromISR+0x1e>
 8006784:	b672      	cpsid	i
 8006786:	46c0      	nop			@ (mov r8, r8)
 8006788:	e7fd      	b.n	8006786 <xQueueGenericSendFromISR+0x1a>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800678a:	68bb      	ldr	r3, [r7, #8]
 800678c:	2b00      	cmp	r3, #0
 800678e:	d103      	bne.n	8006798 <xQueueGenericSendFromISR+0x2c>
 8006790:	6a3b      	ldr	r3, [r7, #32]
 8006792:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006794:	2b00      	cmp	r3, #0
 8006796:	d101      	bne.n	800679c <xQueueGenericSendFromISR+0x30>
 8006798:	2301      	movs	r3, #1
 800679a:	e000      	b.n	800679e <xQueueGenericSendFromISR+0x32>
 800679c:	2300      	movs	r3, #0
 800679e:	2b00      	cmp	r3, #0
 80067a0:	d102      	bne.n	80067a8 <xQueueGenericSendFromISR+0x3c>
 80067a2:	b672      	cpsid	i
 80067a4:	46c0      	nop			@ (mov r8, r8)
 80067a6:	e7fd      	b.n	80067a4 <xQueueGenericSendFromISR+0x38>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80067a8:	683b      	ldr	r3, [r7, #0]
 80067aa:	2b02      	cmp	r3, #2
 80067ac:	d103      	bne.n	80067b6 <xQueueGenericSendFromISR+0x4a>
 80067ae:	6a3b      	ldr	r3, [r7, #32]
 80067b0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80067b2:	2b01      	cmp	r3, #1
 80067b4:	d101      	bne.n	80067ba <xQueueGenericSendFromISR+0x4e>
 80067b6:	2301      	movs	r3, #1
 80067b8:	e000      	b.n	80067bc <xQueueGenericSendFromISR+0x50>
 80067ba:	2300      	movs	r3, #0
 80067bc:	2b00      	cmp	r3, #0
 80067be:	d102      	bne.n	80067c6 <xQueueGenericSendFromISR+0x5a>
 80067c0:	b672      	cpsid	i
 80067c2:	46c0      	nop			@ (mov r8, r8)
 80067c4:	e7fd      	b.n	80067c2 <xQueueGenericSendFromISR+0x56>
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80067c6:	f001 fcb5 	bl	8008134 <ulSetInterruptMaskFromISR>
 80067ca:	0003      	movs	r3, r0
 80067cc:	61fb      	str	r3, [r7, #28]
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80067ce:	6a3b      	ldr	r3, [r7, #32]
 80067d0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80067d2:	6a3b      	ldr	r3, [r7, #32]
 80067d4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80067d6:	429a      	cmp	r2, r3
 80067d8:	d302      	bcc.n	80067e0 <xQueueGenericSendFromISR+0x74>
 80067da:	683b      	ldr	r3, [r7, #0]
 80067dc:	2b02      	cmp	r3, #2
 80067de:	d131      	bne.n	8006844 <xQueueGenericSendFromISR+0xd8>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80067e0:	241b      	movs	r4, #27
 80067e2:	193b      	adds	r3, r7, r4
 80067e4:	6a3a      	ldr	r2, [r7, #32]
 80067e6:	2145      	movs	r1, #69	@ 0x45
 80067e8:	5c52      	ldrb	r2, [r2, r1]
 80067ea:	701a      	strb	r2, [r3, #0]
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 80067ec:	6a3b      	ldr	r3, [r7, #32]
 80067ee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80067f0:	617b      	str	r3, [r7, #20]
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80067f2:	683a      	ldr	r2, [r7, #0]
 80067f4:	68b9      	ldr	r1, [r7, #8]
 80067f6:	6a3b      	ldr	r3, [r7, #32]
 80067f8:	0018      	movs	r0, r3
 80067fa:	f000 f8e6 	bl	80069ca <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80067fe:	193b      	adds	r3, r7, r4
 8006800:	781b      	ldrb	r3, [r3, #0]
 8006802:	b25b      	sxtb	r3, r3
 8006804:	3301      	adds	r3, #1
 8006806:	d111      	bne.n	800682c <xQueueGenericSendFromISR+0xc0>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006808:	6a3b      	ldr	r3, [r7, #32]
 800680a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800680c:	2b00      	cmp	r3, #0
 800680e:	d016      	beq.n	800683e <xQueueGenericSendFromISR+0xd2>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006810:	6a3b      	ldr	r3, [r7, #32]
 8006812:	3324      	adds	r3, #36	@ 0x24
 8006814:	0018      	movs	r0, r3
 8006816:	f000 fe41 	bl	800749c <xTaskRemoveFromEventList>
 800681a:	1e03      	subs	r3, r0, #0
 800681c:	d00f      	beq.n	800683e <xQueueGenericSendFromISR+0xd2>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	2b00      	cmp	r3, #0
 8006822:	d00c      	beq.n	800683e <xQueueGenericSendFromISR+0xd2>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	2201      	movs	r2, #1
 8006828:	601a      	str	r2, [r3, #0]
 800682a:	e008      	b.n	800683e <xQueueGenericSendFromISR+0xd2>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800682c:	231b      	movs	r3, #27
 800682e:	18fb      	adds	r3, r7, r3
 8006830:	781b      	ldrb	r3, [r3, #0]
 8006832:	3301      	adds	r3, #1
 8006834:	b2db      	uxtb	r3, r3
 8006836:	b259      	sxtb	r1, r3
 8006838:	6a3b      	ldr	r3, [r7, #32]
 800683a:	2245      	movs	r2, #69	@ 0x45
 800683c:	5499      	strb	r1, [r3, r2]
			}

			xReturn = pdPASS;
 800683e:	2301      	movs	r3, #1
 8006840:	627b      	str	r3, [r7, #36]	@ 0x24
		{
 8006842:	e001      	b.n	8006848 <xQueueGenericSendFromISR+0xdc>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8006844:	2300      	movs	r3, #0
 8006846:	627b      	str	r3, [r7, #36]	@ 0x24
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
 8006848:	69fb      	ldr	r3, [r7, #28]
 800684a:	0018      	movs	r0, r3
 800684c:	f001 fc78 	bl	8008140 <vClearInterruptMaskFromISR>

	return xReturn;
 8006850:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8006852:	0018      	movs	r0, r3
 8006854:	46bd      	mov	sp, r7
 8006856:	b00b      	add	sp, #44	@ 0x2c
 8006858:	bd90      	pop	{r4, r7, pc}

0800685a <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800685a:	b580      	push	{r7, lr}
 800685c:	b08a      	sub	sp, #40	@ 0x28
 800685e:	af00      	add	r7, sp, #0
 8006860:	60f8      	str	r0, [r7, #12]
 8006862:	60b9      	str	r1, [r7, #8]
 8006864:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8006866:	2300      	movs	r3, #0
 8006868:	627b      	str	r3, [r7, #36]	@ 0x24
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800686a:	68fb      	ldr	r3, [r7, #12]
 800686c:	623b      	str	r3, [r7, #32]

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800686e:	6a3b      	ldr	r3, [r7, #32]
 8006870:	2b00      	cmp	r3, #0
 8006872:	d102      	bne.n	800687a <xQueueReceive+0x20>
 8006874:	b672      	cpsid	i
 8006876:	46c0      	nop			@ (mov r8, r8)
 8006878:	e7fd      	b.n	8006876 <xQueueReceive+0x1c>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800687a:	68bb      	ldr	r3, [r7, #8]
 800687c:	2b00      	cmp	r3, #0
 800687e:	d103      	bne.n	8006888 <xQueueReceive+0x2e>
 8006880:	6a3b      	ldr	r3, [r7, #32]
 8006882:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006884:	2b00      	cmp	r3, #0
 8006886:	d101      	bne.n	800688c <xQueueReceive+0x32>
 8006888:	2301      	movs	r3, #1
 800688a:	e000      	b.n	800688e <xQueueReceive+0x34>
 800688c:	2300      	movs	r3, #0
 800688e:	2b00      	cmp	r3, #0
 8006890:	d102      	bne.n	8006898 <xQueueReceive+0x3e>
 8006892:	b672      	cpsid	i
 8006894:	46c0      	nop			@ (mov r8, r8)
 8006896:	e7fd      	b.n	8006894 <xQueueReceive+0x3a>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8006898:	f000 ff98 	bl	80077cc <xTaskGetSchedulerState>
 800689c:	1e03      	subs	r3, r0, #0
 800689e:	d102      	bne.n	80068a6 <xQueueReceive+0x4c>
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	2b00      	cmp	r3, #0
 80068a4:	d101      	bne.n	80068aa <xQueueReceive+0x50>
 80068a6:	2301      	movs	r3, #1
 80068a8:	e000      	b.n	80068ac <xQueueReceive+0x52>
 80068aa:	2300      	movs	r3, #0
 80068ac:	2b00      	cmp	r3, #0
 80068ae:	d102      	bne.n	80068b6 <xQueueReceive+0x5c>
 80068b0:	b672      	cpsid	i
 80068b2:	46c0      	nop			@ (mov r8, r8)
 80068b4:	e7fd      	b.n	80068b2 <xQueueReceive+0x58>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80068b6:	f001 fc13 	bl	80080e0 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80068ba:	6a3b      	ldr	r3, [r7, #32]
 80068bc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80068be:	61fb      	str	r3, [r7, #28]

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80068c0:	69fb      	ldr	r3, [r7, #28]
 80068c2:	2b00      	cmp	r3, #0
 80068c4:	d01a      	beq.n	80068fc <xQueueReceive+0xa2>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 80068c6:	68ba      	ldr	r2, [r7, #8]
 80068c8:	6a3b      	ldr	r3, [r7, #32]
 80068ca:	0011      	movs	r1, r2
 80068cc:	0018      	movs	r0, r3
 80068ce:	f000 f8e7 	bl	8006aa0 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80068d2:	69fb      	ldr	r3, [r7, #28]
 80068d4:	1e5a      	subs	r2, r3, #1
 80068d6:	6a3b      	ldr	r3, [r7, #32]
 80068d8:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80068da:	6a3b      	ldr	r3, [r7, #32]
 80068dc:	691b      	ldr	r3, [r3, #16]
 80068de:	2b00      	cmp	r3, #0
 80068e0:	d008      	beq.n	80068f4 <xQueueReceive+0x9a>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80068e2:	6a3b      	ldr	r3, [r7, #32]
 80068e4:	3310      	adds	r3, #16
 80068e6:	0018      	movs	r0, r3
 80068e8:	f000 fdd8 	bl	800749c <xTaskRemoveFromEventList>
 80068ec:	1e03      	subs	r3, r0, #0
 80068ee:	d001      	beq.n	80068f4 <xQueueReceive+0x9a>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80068f0:	f001 fbe6 	bl	80080c0 <vPortYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80068f4:	f001 fc06 	bl	8008104 <vPortExitCritical>
				return pdPASS;
 80068f8:	2301      	movs	r3, #1
 80068fa:	e062      	b.n	80069c2 <xQueueReceive+0x168>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	2b00      	cmp	r3, #0
 8006900:	d103      	bne.n	800690a <xQueueReceive+0xb0>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8006902:	f001 fbff 	bl	8008104 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8006906:	2300      	movs	r3, #0
 8006908:	e05b      	b.n	80069c2 <xQueueReceive+0x168>
				}
				else if( xEntryTimeSet == pdFALSE )
 800690a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800690c:	2b00      	cmp	r3, #0
 800690e:	d106      	bne.n	800691e <xQueueReceive+0xc4>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8006910:	2314      	movs	r3, #20
 8006912:	18fb      	adds	r3, r7, r3
 8006914:	0018      	movs	r0, r3
 8006916:	f000 fe1f 	bl	8007558 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800691a:	2301      	movs	r3, #1
 800691c:	627b      	str	r3, [r7, #36]	@ 0x24
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800691e:	f001 fbf1 	bl	8008104 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8006922:	f000 fbcb 	bl	80070bc <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8006926:	f001 fbdb 	bl	80080e0 <vPortEnterCritical>
 800692a:	6a3b      	ldr	r3, [r7, #32]
 800692c:	2244      	movs	r2, #68	@ 0x44
 800692e:	5c9b      	ldrb	r3, [r3, r2]
 8006930:	b25b      	sxtb	r3, r3
 8006932:	3301      	adds	r3, #1
 8006934:	d103      	bne.n	800693e <xQueueReceive+0xe4>
 8006936:	6a3b      	ldr	r3, [r7, #32]
 8006938:	2244      	movs	r2, #68	@ 0x44
 800693a:	2100      	movs	r1, #0
 800693c:	5499      	strb	r1, [r3, r2]
 800693e:	6a3b      	ldr	r3, [r7, #32]
 8006940:	2245      	movs	r2, #69	@ 0x45
 8006942:	5c9b      	ldrb	r3, [r3, r2]
 8006944:	b25b      	sxtb	r3, r3
 8006946:	3301      	adds	r3, #1
 8006948:	d103      	bne.n	8006952 <xQueueReceive+0xf8>
 800694a:	6a3b      	ldr	r3, [r7, #32]
 800694c:	2245      	movs	r2, #69	@ 0x45
 800694e:	2100      	movs	r1, #0
 8006950:	5499      	strb	r1, [r3, r2]
 8006952:	f001 fbd7 	bl	8008104 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8006956:	1d3a      	adds	r2, r7, #4
 8006958:	2314      	movs	r3, #20
 800695a:	18fb      	adds	r3, r7, r3
 800695c:	0011      	movs	r1, r2
 800695e:	0018      	movs	r0, r3
 8006960:	f000 fe0e 	bl	8007580 <xTaskCheckForTimeOut>
 8006964:	1e03      	subs	r3, r0, #0
 8006966:	d11e      	bne.n	80069a6 <xQueueReceive+0x14c>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006968:	6a3b      	ldr	r3, [r7, #32]
 800696a:	0018      	movs	r0, r3
 800696c:	f000 f91c 	bl	8006ba8 <prvIsQueueEmpty>
 8006970:	1e03      	subs	r3, r0, #0
 8006972:	d011      	beq.n	8006998 <xQueueReceive+0x13e>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8006974:	6a3b      	ldr	r3, [r7, #32]
 8006976:	3324      	adds	r3, #36	@ 0x24
 8006978:	687a      	ldr	r2, [r7, #4]
 800697a:	0011      	movs	r1, r2
 800697c:	0018      	movs	r0, r3
 800697e:	f000 fd45 	bl	800740c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8006982:	6a3b      	ldr	r3, [r7, #32]
 8006984:	0018      	movs	r0, r3
 8006986:	f000 f8b1 	bl	8006aec <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800698a:	f000 fba3 	bl	80070d4 <xTaskResumeAll>
 800698e:	1e03      	subs	r3, r0, #0
 8006990:	d191      	bne.n	80068b6 <xQueueReceive+0x5c>
				{
					portYIELD_WITHIN_API();
 8006992:	f001 fb95 	bl	80080c0 <vPortYield>
 8006996:	e78e      	b.n	80068b6 <xQueueReceive+0x5c>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8006998:	6a3b      	ldr	r3, [r7, #32]
 800699a:	0018      	movs	r0, r3
 800699c:	f000 f8a6 	bl	8006aec <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80069a0:	f000 fb98 	bl	80070d4 <xTaskResumeAll>
 80069a4:	e787      	b.n	80068b6 <xQueueReceive+0x5c>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 80069a6:	6a3b      	ldr	r3, [r7, #32]
 80069a8:	0018      	movs	r0, r3
 80069aa:	f000 f89f 	bl	8006aec <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80069ae:	f000 fb91 	bl	80070d4 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80069b2:	6a3b      	ldr	r3, [r7, #32]
 80069b4:	0018      	movs	r0, r3
 80069b6:	f000 f8f7 	bl	8006ba8 <prvIsQueueEmpty>
 80069ba:	1e03      	subs	r3, r0, #0
 80069bc:	d100      	bne.n	80069c0 <xQueueReceive+0x166>
 80069be:	e77a      	b.n	80068b6 <xQueueReceive+0x5c>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80069c0:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80069c2:	0018      	movs	r0, r3
 80069c4:	46bd      	mov	sp, r7
 80069c6:	b00a      	add	sp, #40	@ 0x28
 80069c8:	bd80      	pop	{r7, pc}

080069ca <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80069ca:	b580      	push	{r7, lr}
 80069cc:	b086      	sub	sp, #24
 80069ce:	af00      	add	r7, sp, #0
 80069d0:	60f8      	str	r0, [r7, #12]
 80069d2:	60b9      	str	r1, [r7, #8]
 80069d4:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80069d6:	2300      	movs	r3, #0
 80069d8:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80069da:	68fb      	ldr	r3, [r7, #12]
 80069dc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80069de:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80069e0:	68fb      	ldr	r3, [r7, #12]
 80069e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80069e4:	2b00      	cmp	r3, #0
 80069e6:	d10e      	bne.n	8006a06 <prvCopyDataToQueue+0x3c>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80069e8:	68fb      	ldr	r3, [r7, #12]
 80069ea:	681b      	ldr	r3, [r3, #0]
 80069ec:	2b00      	cmp	r3, #0
 80069ee:	d14e      	bne.n	8006a8e <prvCopyDataToQueue+0xc4>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80069f0:	68fb      	ldr	r3, [r7, #12]
 80069f2:	689b      	ldr	r3, [r3, #8]
 80069f4:	0018      	movs	r0, r3
 80069f6:	f000 ff05 	bl	8007804 <xTaskPriorityDisinherit>
 80069fa:	0003      	movs	r3, r0
 80069fc:	617b      	str	r3, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80069fe:	68fb      	ldr	r3, [r7, #12]
 8006a00:	2200      	movs	r2, #0
 8006a02:	609a      	str	r2, [r3, #8]
 8006a04:	e043      	b.n	8006a8e <prvCopyDataToQueue+0xc4>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8006a06:	687b      	ldr	r3, [r7, #4]
 8006a08:	2b00      	cmp	r3, #0
 8006a0a:	d119      	bne.n	8006a40 <prvCopyDataToQueue+0x76>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8006a0c:	68fb      	ldr	r3, [r7, #12]
 8006a0e:	6858      	ldr	r0, [r3, #4]
 8006a10:	68fb      	ldr	r3, [r7, #12]
 8006a12:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8006a14:	68bb      	ldr	r3, [r7, #8]
 8006a16:	0019      	movs	r1, r3
 8006a18:	f001 fdde 	bl	80085d8 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8006a1c:	68fb      	ldr	r3, [r7, #12]
 8006a1e:	685a      	ldr	r2, [r3, #4]
 8006a20:	68fb      	ldr	r3, [r7, #12]
 8006a22:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006a24:	18d2      	adds	r2, r2, r3
 8006a26:	68fb      	ldr	r3, [r7, #12]
 8006a28:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8006a2a:	68fb      	ldr	r3, [r7, #12]
 8006a2c:	685a      	ldr	r2, [r3, #4]
 8006a2e:	68fb      	ldr	r3, [r7, #12]
 8006a30:	689b      	ldr	r3, [r3, #8]
 8006a32:	429a      	cmp	r2, r3
 8006a34:	d32b      	bcc.n	8006a8e <prvCopyDataToQueue+0xc4>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8006a36:	68fb      	ldr	r3, [r7, #12]
 8006a38:	681a      	ldr	r2, [r3, #0]
 8006a3a:	68fb      	ldr	r3, [r7, #12]
 8006a3c:	605a      	str	r2, [r3, #4]
 8006a3e:	e026      	b.n	8006a8e <prvCopyDataToQueue+0xc4>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8006a40:	68fb      	ldr	r3, [r7, #12]
 8006a42:	68d8      	ldr	r0, [r3, #12]
 8006a44:	68fb      	ldr	r3, [r7, #12]
 8006a46:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8006a48:	68bb      	ldr	r3, [r7, #8]
 8006a4a:	0019      	movs	r1, r3
 8006a4c:	f001 fdc4 	bl	80085d8 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8006a50:	68fb      	ldr	r3, [r7, #12]
 8006a52:	68da      	ldr	r2, [r3, #12]
 8006a54:	68fb      	ldr	r3, [r7, #12]
 8006a56:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006a58:	425b      	negs	r3, r3
 8006a5a:	18d2      	adds	r2, r2, r3
 8006a5c:	68fb      	ldr	r3, [r7, #12]
 8006a5e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8006a60:	68fb      	ldr	r3, [r7, #12]
 8006a62:	68da      	ldr	r2, [r3, #12]
 8006a64:	68fb      	ldr	r3, [r7, #12]
 8006a66:	681b      	ldr	r3, [r3, #0]
 8006a68:	429a      	cmp	r2, r3
 8006a6a:	d207      	bcs.n	8006a7c <prvCopyDataToQueue+0xb2>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8006a6c:	68fb      	ldr	r3, [r7, #12]
 8006a6e:	689a      	ldr	r2, [r3, #8]
 8006a70:	68fb      	ldr	r3, [r7, #12]
 8006a72:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006a74:	425b      	negs	r3, r3
 8006a76:	18d2      	adds	r2, r2, r3
 8006a78:	68fb      	ldr	r3, [r7, #12]
 8006a7a:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	2b02      	cmp	r3, #2
 8006a80:	d105      	bne.n	8006a8e <prvCopyDataToQueue+0xc4>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8006a82:	693b      	ldr	r3, [r7, #16]
 8006a84:	2b00      	cmp	r3, #0
 8006a86:	d002      	beq.n	8006a8e <prvCopyDataToQueue+0xc4>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8006a88:	693b      	ldr	r3, [r7, #16]
 8006a8a:	3b01      	subs	r3, #1
 8006a8c:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8006a8e:	693b      	ldr	r3, [r7, #16]
 8006a90:	1c5a      	adds	r2, r3, #1
 8006a92:	68fb      	ldr	r3, [r7, #12]
 8006a94:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8006a96:	697b      	ldr	r3, [r7, #20]
}
 8006a98:	0018      	movs	r0, r3
 8006a9a:	46bd      	mov	sp, r7
 8006a9c:	b006      	add	sp, #24
 8006a9e:	bd80      	pop	{r7, pc}

08006aa0 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8006aa0:	b580      	push	{r7, lr}
 8006aa2:	b082      	sub	sp, #8
 8006aa4:	af00      	add	r7, sp, #0
 8006aa6:	6078      	str	r0, [r7, #4]
 8006aa8:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006aae:	2b00      	cmp	r3, #0
 8006ab0:	d018      	beq.n	8006ae4 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	68da      	ldr	r2, [r3, #12]
 8006ab6:	687b      	ldr	r3, [r7, #4]
 8006ab8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006aba:	18d2      	adds	r2, r2, r3
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	68da      	ldr	r2, [r3, #12]
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	689b      	ldr	r3, [r3, #8]
 8006ac8:	429a      	cmp	r2, r3
 8006aca:	d303      	bcc.n	8006ad4 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	681a      	ldr	r2, [r3, #0]
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	68d9      	ldr	r1, [r3, #12]
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8006adc:	683b      	ldr	r3, [r7, #0]
 8006ade:	0018      	movs	r0, r3
 8006ae0:	f001 fd7a 	bl	80085d8 <memcpy>
	}
}
 8006ae4:	46c0      	nop			@ (mov r8, r8)
 8006ae6:	46bd      	mov	sp, r7
 8006ae8:	b002      	add	sp, #8
 8006aea:	bd80      	pop	{r7, pc}

08006aec <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8006aec:	b580      	push	{r7, lr}
 8006aee:	b084      	sub	sp, #16
 8006af0:	af00      	add	r7, sp, #0
 8006af2:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8006af4:	f001 faf4 	bl	80080e0 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8006af8:	230f      	movs	r3, #15
 8006afa:	18fb      	adds	r3, r7, r3
 8006afc:	687a      	ldr	r2, [r7, #4]
 8006afe:	2145      	movs	r1, #69	@ 0x45
 8006b00:	5c52      	ldrb	r2, [r2, r1]
 8006b02:	701a      	strb	r2, [r3, #0]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8006b04:	e013      	b.n	8006b2e <prvUnlockQueue+0x42>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006b0a:	2b00      	cmp	r3, #0
 8006b0c:	d016      	beq.n	8006b3c <prvUnlockQueue+0x50>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	3324      	adds	r3, #36	@ 0x24
 8006b12:	0018      	movs	r0, r3
 8006b14:	f000 fcc2 	bl	800749c <xTaskRemoveFromEventList>
 8006b18:	1e03      	subs	r3, r0, #0
 8006b1a:	d001      	beq.n	8006b20 <prvUnlockQueue+0x34>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8006b1c:	f000 fd82 	bl	8007624 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8006b20:	210f      	movs	r1, #15
 8006b22:	187b      	adds	r3, r7, r1
 8006b24:	781b      	ldrb	r3, [r3, #0]
 8006b26:	3b01      	subs	r3, #1
 8006b28:	b2da      	uxtb	r2, r3
 8006b2a:	187b      	adds	r3, r7, r1
 8006b2c:	701a      	strb	r2, [r3, #0]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8006b2e:	230f      	movs	r3, #15
 8006b30:	18fb      	adds	r3, r7, r3
 8006b32:	781b      	ldrb	r3, [r3, #0]
 8006b34:	b25b      	sxtb	r3, r3
 8006b36:	2b00      	cmp	r3, #0
 8006b38:	dce5      	bgt.n	8006b06 <prvUnlockQueue+0x1a>
 8006b3a:	e000      	b.n	8006b3e <prvUnlockQueue+0x52>
					break;
 8006b3c:	46c0      	nop			@ (mov r8, r8)
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	2245      	movs	r2, #69	@ 0x45
 8006b42:	21ff      	movs	r1, #255	@ 0xff
 8006b44:	5499      	strb	r1, [r3, r2]
	}
	taskEXIT_CRITICAL();
 8006b46:	f001 fadd 	bl	8008104 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8006b4a:	f001 fac9 	bl	80080e0 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8006b4e:	230e      	movs	r3, #14
 8006b50:	18fb      	adds	r3, r7, r3
 8006b52:	687a      	ldr	r2, [r7, #4]
 8006b54:	2144      	movs	r1, #68	@ 0x44
 8006b56:	5c52      	ldrb	r2, [r2, r1]
 8006b58:	701a      	strb	r2, [r3, #0]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8006b5a:	e013      	b.n	8006b84 <prvUnlockQueue+0x98>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	691b      	ldr	r3, [r3, #16]
 8006b60:	2b00      	cmp	r3, #0
 8006b62:	d016      	beq.n	8006b92 <prvUnlockQueue+0xa6>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006b64:	687b      	ldr	r3, [r7, #4]
 8006b66:	3310      	adds	r3, #16
 8006b68:	0018      	movs	r0, r3
 8006b6a:	f000 fc97 	bl	800749c <xTaskRemoveFromEventList>
 8006b6e:	1e03      	subs	r3, r0, #0
 8006b70:	d001      	beq.n	8006b76 <prvUnlockQueue+0x8a>
				{
					vTaskMissedYield();
 8006b72:	f000 fd57 	bl	8007624 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8006b76:	210e      	movs	r1, #14
 8006b78:	187b      	adds	r3, r7, r1
 8006b7a:	781b      	ldrb	r3, [r3, #0]
 8006b7c:	3b01      	subs	r3, #1
 8006b7e:	b2da      	uxtb	r2, r3
 8006b80:	187b      	adds	r3, r7, r1
 8006b82:	701a      	strb	r2, [r3, #0]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8006b84:	230e      	movs	r3, #14
 8006b86:	18fb      	adds	r3, r7, r3
 8006b88:	781b      	ldrb	r3, [r3, #0]
 8006b8a:	b25b      	sxtb	r3, r3
 8006b8c:	2b00      	cmp	r3, #0
 8006b8e:	dce5      	bgt.n	8006b5c <prvUnlockQueue+0x70>
 8006b90:	e000      	b.n	8006b94 <prvUnlockQueue+0xa8>
			}
			else
			{
				break;
 8006b92:	46c0      	nop			@ (mov r8, r8)
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	2244      	movs	r2, #68	@ 0x44
 8006b98:	21ff      	movs	r1, #255	@ 0xff
 8006b9a:	5499      	strb	r1, [r3, r2]
	}
	taskEXIT_CRITICAL();
 8006b9c:	f001 fab2 	bl	8008104 <vPortExitCritical>
}
 8006ba0:	46c0      	nop			@ (mov r8, r8)
 8006ba2:	46bd      	mov	sp, r7
 8006ba4:	b004      	add	sp, #16
 8006ba6:	bd80      	pop	{r7, pc}

08006ba8 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8006ba8:	b580      	push	{r7, lr}
 8006baa:	b084      	sub	sp, #16
 8006bac:	af00      	add	r7, sp, #0
 8006bae:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8006bb0:	f001 fa96 	bl	80080e0 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006bb8:	2b00      	cmp	r3, #0
 8006bba:	d102      	bne.n	8006bc2 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8006bbc:	2301      	movs	r3, #1
 8006bbe:	60fb      	str	r3, [r7, #12]
 8006bc0:	e001      	b.n	8006bc6 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8006bc2:	2300      	movs	r3, #0
 8006bc4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8006bc6:	f001 fa9d 	bl	8008104 <vPortExitCritical>

	return xReturn;
 8006bca:	68fb      	ldr	r3, [r7, #12]
}
 8006bcc:	0018      	movs	r0, r3
 8006bce:	46bd      	mov	sp, r7
 8006bd0:	b004      	add	sp, #16
 8006bd2:	bd80      	pop	{r7, pc}

08006bd4 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8006bd4:	b580      	push	{r7, lr}
 8006bd6:	b084      	sub	sp, #16
 8006bd8:	af00      	add	r7, sp, #0
 8006bda:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8006bdc:	f001 fa80 	bl	80080e0 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8006be0:	687b      	ldr	r3, [r7, #4]
 8006be2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006be4:	687b      	ldr	r3, [r7, #4]
 8006be6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006be8:	429a      	cmp	r2, r3
 8006bea:	d102      	bne.n	8006bf2 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8006bec:	2301      	movs	r3, #1
 8006bee:	60fb      	str	r3, [r7, #12]
 8006bf0:	e001      	b.n	8006bf6 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8006bf2:	2300      	movs	r3, #0
 8006bf4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8006bf6:	f001 fa85 	bl	8008104 <vPortExitCritical>

	return xReturn;
 8006bfa:	68fb      	ldr	r3, [r7, #12]
}
 8006bfc:	0018      	movs	r0, r3
 8006bfe:	46bd      	mov	sp, r7
 8006c00:	b004      	add	sp, #16
 8006c02:	bd80      	pop	{r7, pc}

08006c04 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8006c04:	b580      	push	{r7, lr}
 8006c06:	b084      	sub	sp, #16
 8006c08:	af00      	add	r7, sp, #0
 8006c0a:	6078      	str	r0, [r7, #4]
 8006c0c:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8006c0e:	2300      	movs	r3, #0
 8006c10:	60fb      	str	r3, [r7, #12]
 8006c12:	e015      	b.n	8006c40 <vQueueAddToRegistry+0x3c>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8006c14:	4b0e      	ldr	r3, [pc, #56]	@ (8006c50 <vQueueAddToRegistry+0x4c>)
 8006c16:	68fa      	ldr	r2, [r7, #12]
 8006c18:	00d2      	lsls	r2, r2, #3
 8006c1a:	58d3      	ldr	r3, [r2, r3]
 8006c1c:	2b00      	cmp	r3, #0
 8006c1e:	d10c      	bne.n	8006c3a <vQueueAddToRegistry+0x36>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8006c20:	4b0b      	ldr	r3, [pc, #44]	@ (8006c50 <vQueueAddToRegistry+0x4c>)
 8006c22:	68fa      	ldr	r2, [r7, #12]
 8006c24:	00d2      	lsls	r2, r2, #3
 8006c26:	6839      	ldr	r1, [r7, #0]
 8006c28:	50d1      	str	r1, [r2, r3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8006c2a:	4a09      	ldr	r2, [pc, #36]	@ (8006c50 <vQueueAddToRegistry+0x4c>)
 8006c2c:	68fb      	ldr	r3, [r7, #12]
 8006c2e:	00db      	lsls	r3, r3, #3
 8006c30:	18d3      	adds	r3, r2, r3
 8006c32:	3304      	adds	r3, #4
 8006c34:	687a      	ldr	r2, [r7, #4]
 8006c36:	601a      	str	r2, [r3, #0]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8006c38:	e006      	b.n	8006c48 <vQueueAddToRegistry+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8006c3a:	68fb      	ldr	r3, [r7, #12]
 8006c3c:	3301      	adds	r3, #1
 8006c3e:	60fb      	str	r3, [r7, #12]
 8006c40:	68fb      	ldr	r3, [r7, #12]
 8006c42:	2b07      	cmp	r3, #7
 8006c44:	d9e6      	bls.n	8006c14 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8006c46:	46c0      	nop			@ (mov r8, r8)
 8006c48:	46c0      	nop			@ (mov r8, r8)
 8006c4a:	46bd      	mov	sp, r7
 8006c4c:	b004      	add	sp, #16
 8006c4e:	bd80      	pop	{r7, pc}
 8006c50:	200008e0 	.word	0x200008e0

08006c54 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8006c54:	b580      	push	{r7, lr}
 8006c56:	b086      	sub	sp, #24
 8006c58:	af00      	add	r7, sp, #0
 8006c5a:	60f8      	str	r0, [r7, #12]
 8006c5c:	60b9      	str	r1, [r7, #8]
 8006c5e:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8006c60:	68fb      	ldr	r3, [r7, #12]
 8006c62:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8006c64:	f001 fa3c 	bl	80080e0 <vPortEnterCritical>
 8006c68:	697b      	ldr	r3, [r7, #20]
 8006c6a:	2244      	movs	r2, #68	@ 0x44
 8006c6c:	5c9b      	ldrb	r3, [r3, r2]
 8006c6e:	b25b      	sxtb	r3, r3
 8006c70:	3301      	adds	r3, #1
 8006c72:	d103      	bne.n	8006c7c <vQueueWaitForMessageRestricted+0x28>
 8006c74:	697b      	ldr	r3, [r7, #20]
 8006c76:	2244      	movs	r2, #68	@ 0x44
 8006c78:	2100      	movs	r1, #0
 8006c7a:	5499      	strb	r1, [r3, r2]
 8006c7c:	697b      	ldr	r3, [r7, #20]
 8006c7e:	2245      	movs	r2, #69	@ 0x45
 8006c80:	5c9b      	ldrb	r3, [r3, r2]
 8006c82:	b25b      	sxtb	r3, r3
 8006c84:	3301      	adds	r3, #1
 8006c86:	d103      	bne.n	8006c90 <vQueueWaitForMessageRestricted+0x3c>
 8006c88:	697b      	ldr	r3, [r7, #20]
 8006c8a:	2245      	movs	r2, #69	@ 0x45
 8006c8c:	2100      	movs	r1, #0
 8006c8e:	5499      	strb	r1, [r3, r2]
 8006c90:	f001 fa38 	bl	8008104 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8006c94:	697b      	ldr	r3, [r7, #20]
 8006c96:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006c98:	2b00      	cmp	r3, #0
 8006c9a:	d106      	bne.n	8006caa <vQueueWaitForMessageRestricted+0x56>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8006c9c:	697b      	ldr	r3, [r7, #20]
 8006c9e:	3324      	adds	r3, #36	@ 0x24
 8006ca0:	687a      	ldr	r2, [r7, #4]
 8006ca2:	68b9      	ldr	r1, [r7, #8]
 8006ca4:	0018      	movs	r0, r3
 8006ca6:	f000 fbd1 	bl	800744c <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8006caa:	697b      	ldr	r3, [r7, #20]
 8006cac:	0018      	movs	r0, r3
 8006cae:	f7ff ff1d 	bl	8006aec <prvUnlockQueue>
	}
 8006cb2:	46c0      	nop			@ (mov r8, r8)
 8006cb4:	46bd      	mov	sp, r7
 8006cb6:	b006      	add	sp, #24
 8006cb8:	bd80      	pop	{r7, pc}

08006cba <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8006cba:	b590      	push	{r4, r7, lr}
 8006cbc:	b08d      	sub	sp, #52	@ 0x34
 8006cbe:	af04      	add	r7, sp, #16
 8006cc0:	60f8      	str	r0, [r7, #12]
 8006cc2:	60b9      	str	r1, [r7, #8]
 8006cc4:	607a      	str	r2, [r7, #4]
 8006cc6:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8006cc8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006cca:	2b00      	cmp	r3, #0
 8006ccc:	d102      	bne.n	8006cd4 <xTaskCreateStatic+0x1a>
 8006cce:	b672      	cpsid	i
 8006cd0:	46c0      	nop			@ (mov r8, r8)
 8006cd2:	e7fd      	b.n	8006cd0 <xTaskCreateStatic+0x16>
		configASSERT( pxTaskBuffer != NULL );
 8006cd4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006cd6:	2b00      	cmp	r3, #0
 8006cd8:	d102      	bne.n	8006ce0 <xTaskCreateStatic+0x26>
 8006cda:	b672      	cpsid	i
 8006cdc:	46c0      	nop			@ (mov r8, r8)
 8006cde:	e7fd      	b.n	8006cdc <xTaskCreateStatic+0x22>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8006ce0:	235c      	movs	r3, #92	@ 0x5c
 8006ce2:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( TCB_t ) );
 8006ce4:	697b      	ldr	r3, [r7, #20]
 8006ce6:	2b5c      	cmp	r3, #92	@ 0x5c
 8006ce8:	d002      	beq.n	8006cf0 <xTaskCreateStatic+0x36>
 8006cea:	b672      	cpsid	i
 8006cec:	46c0      	nop			@ (mov r8, r8)
 8006cee:	e7fd      	b.n	8006cec <xTaskCreateStatic+0x32>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8006cf0:	697b      	ldr	r3, [r7, #20]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8006cf2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006cf4:	2b00      	cmp	r3, #0
 8006cf6:	d020      	beq.n	8006d3a <xTaskCreateStatic+0x80>
 8006cf8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006cfa:	2b00      	cmp	r3, #0
 8006cfc:	d01d      	beq.n	8006d3a <xTaskCreateStatic+0x80>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8006cfe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006d00:	61fb      	str	r3, [r7, #28]
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8006d02:	69fb      	ldr	r3, [r7, #28]
 8006d04:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8006d06:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8006d08:	69fb      	ldr	r3, [r7, #28]
 8006d0a:	2259      	movs	r2, #89	@ 0x59
 8006d0c:	2102      	movs	r1, #2
 8006d0e:	5499      	strb	r1, [r3, r2]
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8006d10:	683c      	ldr	r4, [r7, #0]
 8006d12:	687a      	ldr	r2, [r7, #4]
 8006d14:	68b9      	ldr	r1, [r7, #8]
 8006d16:	68f8      	ldr	r0, [r7, #12]
 8006d18:	2300      	movs	r3, #0
 8006d1a:	9303      	str	r3, [sp, #12]
 8006d1c:	69fb      	ldr	r3, [r7, #28]
 8006d1e:	9302      	str	r3, [sp, #8]
 8006d20:	2318      	movs	r3, #24
 8006d22:	18fb      	adds	r3, r7, r3
 8006d24:	9301      	str	r3, [sp, #4]
 8006d26:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d28:	9300      	str	r3, [sp, #0]
 8006d2a:	0023      	movs	r3, r4
 8006d2c:	f000 f858 	bl	8006de0 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8006d30:	69fb      	ldr	r3, [r7, #28]
 8006d32:	0018      	movs	r0, r3
 8006d34:	f000 f8de 	bl	8006ef4 <prvAddNewTaskToReadyList>
 8006d38:	e001      	b.n	8006d3e <xTaskCreateStatic+0x84>
		}
		else
		{
			xReturn = NULL;
 8006d3a:	2300      	movs	r3, #0
 8006d3c:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8006d3e:	69bb      	ldr	r3, [r7, #24]
	}
 8006d40:	0018      	movs	r0, r3
 8006d42:	46bd      	mov	sp, r7
 8006d44:	b009      	add	sp, #36	@ 0x24
 8006d46:	bd90      	pop	{r4, r7, pc}

08006d48 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8006d48:	b590      	push	{r4, r7, lr}
 8006d4a:	b08d      	sub	sp, #52	@ 0x34
 8006d4c:	af04      	add	r7, sp, #16
 8006d4e:	60f8      	str	r0, [r7, #12]
 8006d50:	60b9      	str	r1, [r7, #8]
 8006d52:	603b      	str	r3, [r7, #0]
 8006d54:	1dbb      	adds	r3, r7, #6
 8006d56:	801a      	strh	r2, [r3, #0]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8006d58:	1dbb      	adds	r3, r7, #6
 8006d5a:	881b      	ldrh	r3, [r3, #0]
 8006d5c:	009b      	lsls	r3, r3, #2
 8006d5e:	0018      	movs	r0, r3
 8006d60:	f001 fa56 	bl	8008210 <pvPortMalloc>
 8006d64:	0003      	movs	r3, r0
 8006d66:	617b      	str	r3, [r7, #20]

			if( pxStack != NULL )
 8006d68:	697b      	ldr	r3, [r7, #20]
 8006d6a:	2b00      	cmp	r3, #0
 8006d6c:	d010      	beq.n	8006d90 <xTaskCreate+0x48>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8006d6e:	205c      	movs	r0, #92	@ 0x5c
 8006d70:	f001 fa4e 	bl	8008210 <pvPortMalloc>
 8006d74:	0003      	movs	r3, r0
 8006d76:	61fb      	str	r3, [r7, #28]

				if( pxNewTCB != NULL )
 8006d78:	69fb      	ldr	r3, [r7, #28]
 8006d7a:	2b00      	cmp	r3, #0
 8006d7c:	d003      	beq.n	8006d86 <xTaskCreate+0x3e>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8006d7e:	69fb      	ldr	r3, [r7, #28]
 8006d80:	697a      	ldr	r2, [r7, #20]
 8006d82:	631a      	str	r2, [r3, #48]	@ 0x30
 8006d84:	e006      	b.n	8006d94 <xTaskCreate+0x4c>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8006d86:	697b      	ldr	r3, [r7, #20]
 8006d88:	0018      	movs	r0, r3
 8006d8a:	f001 faf1 	bl	8008370 <vPortFree>
 8006d8e:	e001      	b.n	8006d94 <xTaskCreate+0x4c>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8006d90:	2300      	movs	r3, #0
 8006d92:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8006d94:	69fb      	ldr	r3, [r7, #28]
 8006d96:	2b00      	cmp	r3, #0
 8006d98:	d01a      	beq.n	8006dd0 <xTaskCreate+0x88>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8006d9a:	69fb      	ldr	r3, [r7, #28]
 8006d9c:	2259      	movs	r2, #89	@ 0x59
 8006d9e:	2100      	movs	r1, #0
 8006da0:	5499      	strb	r1, [r3, r2]
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8006da2:	1dbb      	adds	r3, r7, #6
 8006da4:	881a      	ldrh	r2, [r3, #0]
 8006da6:	683c      	ldr	r4, [r7, #0]
 8006da8:	68b9      	ldr	r1, [r7, #8]
 8006daa:	68f8      	ldr	r0, [r7, #12]
 8006dac:	2300      	movs	r3, #0
 8006dae:	9303      	str	r3, [sp, #12]
 8006db0:	69fb      	ldr	r3, [r7, #28]
 8006db2:	9302      	str	r3, [sp, #8]
 8006db4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006db6:	9301      	str	r3, [sp, #4]
 8006db8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006dba:	9300      	str	r3, [sp, #0]
 8006dbc:	0023      	movs	r3, r4
 8006dbe:	f000 f80f 	bl	8006de0 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8006dc2:	69fb      	ldr	r3, [r7, #28]
 8006dc4:	0018      	movs	r0, r3
 8006dc6:	f000 f895 	bl	8006ef4 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8006dca:	2301      	movs	r3, #1
 8006dcc:	61bb      	str	r3, [r7, #24]
 8006dce:	e002      	b.n	8006dd6 <xTaskCreate+0x8e>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8006dd0:	2301      	movs	r3, #1
 8006dd2:	425b      	negs	r3, r3
 8006dd4:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8006dd6:	69bb      	ldr	r3, [r7, #24]
	}
 8006dd8:	0018      	movs	r0, r3
 8006dda:	46bd      	mov	sp, r7
 8006ddc:	b009      	add	sp, #36	@ 0x24
 8006dde:	bd90      	pop	{r4, r7, pc}

08006de0 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8006de0:	b580      	push	{r7, lr}
 8006de2:	b086      	sub	sp, #24
 8006de4:	af00      	add	r7, sp, #0
 8006de6:	60f8      	str	r0, [r7, #12]
 8006de8:	60b9      	str	r1, [r7, #8]
 8006dea:	607a      	str	r2, [r7, #4]
 8006dec:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8006dee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006df0:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8006df2:	687b      	ldr	r3, [r7, #4]
 8006df4:	009b      	lsls	r3, r3, #2
 8006df6:	001a      	movs	r2, r3
 8006df8:	21a5      	movs	r1, #165	@ 0xa5
 8006dfa:	f001 fbc1 	bl	8008580 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8006dfe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006e00:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	493a      	ldr	r1, [pc, #232]	@ (8006ef0 <prvInitialiseNewTask+0x110>)
 8006e06:	468c      	mov	ip, r1
 8006e08:	4463      	add	r3, ip
 8006e0a:	009b      	lsls	r3, r3, #2
 8006e0c:	18d3      	adds	r3, r2, r3
 8006e0e:	613b      	str	r3, [r7, #16]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8006e10:	693b      	ldr	r3, [r7, #16]
 8006e12:	2207      	movs	r2, #7
 8006e14:	4393      	bics	r3, r2
 8006e16:	613b      	str	r3, [r7, #16]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8006e18:	693b      	ldr	r3, [r7, #16]
 8006e1a:	2207      	movs	r2, #7
 8006e1c:	4013      	ands	r3, r2
 8006e1e:	d002      	beq.n	8006e26 <prvInitialiseNewTask+0x46>
 8006e20:	b672      	cpsid	i
 8006e22:	46c0      	nop			@ (mov r8, r8)
 8006e24:	e7fd      	b.n	8006e22 <prvInitialiseNewTask+0x42>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8006e26:	68bb      	ldr	r3, [r7, #8]
 8006e28:	2b00      	cmp	r3, #0
 8006e2a:	d020      	beq.n	8006e6e <prvInitialiseNewTask+0x8e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8006e2c:	2300      	movs	r3, #0
 8006e2e:	617b      	str	r3, [r7, #20]
 8006e30:	e013      	b.n	8006e5a <prvInitialiseNewTask+0x7a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8006e32:	68ba      	ldr	r2, [r7, #8]
 8006e34:	697b      	ldr	r3, [r7, #20]
 8006e36:	18d3      	adds	r3, r2, r3
 8006e38:	7818      	ldrb	r0, [r3, #0]
 8006e3a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006e3c:	2134      	movs	r1, #52	@ 0x34
 8006e3e:	697b      	ldr	r3, [r7, #20]
 8006e40:	18d3      	adds	r3, r2, r3
 8006e42:	185b      	adds	r3, r3, r1
 8006e44:	1c02      	adds	r2, r0, #0
 8006e46:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8006e48:	68ba      	ldr	r2, [r7, #8]
 8006e4a:	697b      	ldr	r3, [r7, #20]
 8006e4c:	18d3      	adds	r3, r2, r3
 8006e4e:	781b      	ldrb	r3, [r3, #0]
 8006e50:	2b00      	cmp	r3, #0
 8006e52:	d006      	beq.n	8006e62 <prvInitialiseNewTask+0x82>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8006e54:	697b      	ldr	r3, [r7, #20]
 8006e56:	3301      	adds	r3, #1
 8006e58:	617b      	str	r3, [r7, #20]
 8006e5a:	697b      	ldr	r3, [r7, #20]
 8006e5c:	2b0f      	cmp	r3, #15
 8006e5e:	d9e8      	bls.n	8006e32 <prvInitialiseNewTask+0x52>
 8006e60:	e000      	b.n	8006e64 <prvInitialiseNewTask+0x84>
			{
				break;
 8006e62:	46c0      	nop			@ (mov r8, r8)
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8006e64:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006e66:	2243      	movs	r2, #67	@ 0x43
 8006e68:	2100      	movs	r1, #0
 8006e6a:	5499      	strb	r1, [r3, r2]
 8006e6c:	e003      	b.n	8006e76 <prvInitialiseNewTask+0x96>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8006e6e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006e70:	2234      	movs	r2, #52	@ 0x34
 8006e72:	2100      	movs	r1, #0
 8006e74:	5499      	strb	r1, [r3, r2]
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8006e76:	6a3b      	ldr	r3, [r7, #32]
 8006e78:	2b37      	cmp	r3, #55	@ 0x37
 8006e7a:	d901      	bls.n	8006e80 <prvInitialiseNewTask+0xa0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8006e7c:	2337      	movs	r3, #55	@ 0x37
 8006e7e:	623b      	str	r3, [r7, #32]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8006e80:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006e82:	6a3a      	ldr	r2, [r7, #32]
 8006e84:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8006e86:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006e88:	6a3a      	ldr	r2, [r7, #32]
 8006e8a:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8006e8c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006e8e:	2200      	movs	r2, #0
 8006e90:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8006e92:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006e94:	3304      	adds	r3, #4
 8006e96:	0018      	movs	r0, r3
 8006e98:	f7ff fa48 	bl	800632c <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8006e9c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006e9e:	3318      	adds	r3, #24
 8006ea0:	0018      	movs	r0, r3
 8006ea2:	f7ff fa43 	bl	800632c <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8006ea6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006ea8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006eaa:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006eac:	6a3b      	ldr	r3, [r7, #32]
 8006eae:	2238      	movs	r2, #56	@ 0x38
 8006eb0:	1ad2      	subs	r2, r2, r3
 8006eb2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006eb4:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8006eb6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006eb8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006eba:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8006ebc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006ebe:	2200      	movs	r2, #0
 8006ec0:	655a      	str	r2, [r3, #84]	@ 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8006ec2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006ec4:	2258      	movs	r2, #88	@ 0x58
 8006ec6:	2100      	movs	r1, #0
 8006ec8:	5499      	strb	r1, [r3, r2]
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8006eca:	683a      	ldr	r2, [r7, #0]
 8006ecc:	68f9      	ldr	r1, [r7, #12]
 8006ece:	693b      	ldr	r3, [r7, #16]
 8006ed0:	0018      	movs	r0, r3
 8006ed2:	f001 f867 	bl	8007fa4 <pxPortInitialiseStack>
 8006ed6:	0002      	movs	r2, r0
 8006ed8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006eda:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8006edc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ede:	2b00      	cmp	r3, #0
 8006ee0:	d002      	beq.n	8006ee8 <prvInitialiseNewTask+0x108>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8006ee2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ee4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006ee6:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006ee8:	46c0      	nop			@ (mov r8, r8)
 8006eea:	46bd      	mov	sp, r7
 8006eec:	b006      	add	sp, #24
 8006eee:	bd80      	pop	{r7, pc}
 8006ef0:	3fffffff 	.word	0x3fffffff

08006ef4 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8006ef4:	b580      	push	{r7, lr}
 8006ef6:	b082      	sub	sp, #8
 8006ef8:	af00      	add	r7, sp, #0
 8006efa:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8006efc:	f001 f8f0 	bl	80080e0 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8006f00:	4b2a      	ldr	r3, [pc, #168]	@ (8006fac <prvAddNewTaskToReadyList+0xb8>)
 8006f02:	681b      	ldr	r3, [r3, #0]
 8006f04:	1c5a      	adds	r2, r3, #1
 8006f06:	4b29      	ldr	r3, [pc, #164]	@ (8006fac <prvAddNewTaskToReadyList+0xb8>)
 8006f08:	601a      	str	r2, [r3, #0]
		if( pxCurrentTCB == NULL )
 8006f0a:	4b29      	ldr	r3, [pc, #164]	@ (8006fb0 <prvAddNewTaskToReadyList+0xbc>)
 8006f0c:	681b      	ldr	r3, [r3, #0]
 8006f0e:	2b00      	cmp	r3, #0
 8006f10:	d109      	bne.n	8006f26 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8006f12:	4b27      	ldr	r3, [pc, #156]	@ (8006fb0 <prvAddNewTaskToReadyList+0xbc>)
 8006f14:	687a      	ldr	r2, [r7, #4]
 8006f16:	601a      	str	r2, [r3, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8006f18:	4b24      	ldr	r3, [pc, #144]	@ (8006fac <prvAddNewTaskToReadyList+0xb8>)
 8006f1a:	681b      	ldr	r3, [r3, #0]
 8006f1c:	2b01      	cmp	r3, #1
 8006f1e:	d110      	bne.n	8006f42 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8006f20:	f000 fb9a 	bl	8007658 <prvInitialiseTaskLists>
 8006f24:	e00d      	b.n	8006f42 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8006f26:	4b23      	ldr	r3, [pc, #140]	@ (8006fb4 <prvAddNewTaskToReadyList+0xc0>)
 8006f28:	681b      	ldr	r3, [r3, #0]
 8006f2a:	2b00      	cmp	r3, #0
 8006f2c:	d109      	bne.n	8006f42 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8006f2e:	4b20      	ldr	r3, [pc, #128]	@ (8006fb0 <prvAddNewTaskToReadyList+0xbc>)
 8006f30:	681b      	ldr	r3, [r3, #0]
 8006f32:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006f34:	687b      	ldr	r3, [r7, #4]
 8006f36:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006f38:	429a      	cmp	r2, r3
 8006f3a:	d802      	bhi.n	8006f42 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8006f3c:	4b1c      	ldr	r3, [pc, #112]	@ (8006fb0 <prvAddNewTaskToReadyList+0xbc>)
 8006f3e:	687a      	ldr	r2, [r7, #4]
 8006f40:	601a      	str	r2, [r3, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8006f42:	4b1d      	ldr	r3, [pc, #116]	@ (8006fb8 <prvAddNewTaskToReadyList+0xc4>)
 8006f44:	681b      	ldr	r3, [r3, #0]
 8006f46:	1c5a      	adds	r2, r3, #1
 8006f48:	4b1b      	ldr	r3, [pc, #108]	@ (8006fb8 <prvAddNewTaskToReadyList+0xc4>)
 8006f4a:	601a      	str	r2, [r3, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8006f4c:	4b1a      	ldr	r3, [pc, #104]	@ (8006fb8 <prvAddNewTaskToReadyList+0xc4>)
 8006f4e:	681a      	ldr	r2, [r3, #0]
 8006f50:	687b      	ldr	r3, [r7, #4]
 8006f52:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8006f54:	687b      	ldr	r3, [r7, #4]
 8006f56:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006f58:	4b18      	ldr	r3, [pc, #96]	@ (8006fbc <prvAddNewTaskToReadyList+0xc8>)
 8006f5a:	681b      	ldr	r3, [r3, #0]
 8006f5c:	429a      	cmp	r2, r3
 8006f5e:	d903      	bls.n	8006f68 <prvAddNewTaskToReadyList+0x74>
 8006f60:	687b      	ldr	r3, [r7, #4]
 8006f62:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006f64:	4b15      	ldr	r3, [pc, #84]	@ (8006fbc <prvAddNewTaskToReadyList+0xc8>)
 8006f66:	601a      	str	r2, [r3, #0]
 8006f68:	687b      	ldr	r3, [r7, #4]
 8006f6a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006f6c:	0013      	movs	r3, r2
 8006f6e:	009b      	lsls	r3, r3, #2
 8006f70:	189b      	adds	r3, r3, r2
 8006f72:	009b      	lsls	r3, r3, #2
 8006f74:	4a12      	ldr	r2, [pc, #72]	@ (8006fc0 <prvAddNewTaskToReadyList+0xcc>)
 8006f76:	189a      	adds	r2, r3, r2
 8006f78:	687b      	ldr	r3, [r7, #4]
 8006f7a:	3304      	adds	r3, #4
 8006f7c:	0019      	movs	r1, r3
 8006f7e:	0010      	movs	r0, r2
 8006f80:	f7ff f9df 	bl	8006342 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8006f84:	f001 f8be 	bl	8008104 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8006f88:	4b0a      	ldr	r3, [pc, #40]	@ (8006fb4 <prvAddNewTaskToReadyList+0xc0>)
 8006f8a:	681b      	ldr	r3, [r3, #0]
 8006f8c:	2b00      	cmp	r3, #0
 8006f8e:	d008      	beq.n	8006fa2 <prvAddNewTaskToReadyList+0xae>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8006f90:	4b07      	ldr	r3, [pc, #28]	@ (8006fb0 <prvAddNewTaskToReadyList+0xbc>)
 8006f92:	681b      	ldr	r3, [r3, #0]
 8006f94:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006f96:	687b      	ldr	r3, [r7, #4]
 8006f98:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006f9a:	429a      	cmp	r2, r3
 8006f9c:	d201      	bcs.n	8006fa2 <prvAddNewTaskToReadyList+0xae>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8006f9e:	f001 f88f 	bl	80080c0 <vPortYield>
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006fa2:	46c0      	nop			@ (mov r8, r8)
 8006fa4:	46bd      	mov	sp, r7
 8006fa6:	b002      	add	sp, #8
 8006fa8:	bd80      	pop	{r7, pc}
 8006faa:	46c0      	nop			@ (mov r8, r8)
 8006fac:	20000df4 	.word	0x20000df4
 8006fb0:	20000920 	.word	0x20000920
 8006fb4:	20000e00 	.word	0x20000e00
 8006fb8:	20000e10 	.word	0x20000e10
 8006fbc:	20000dfc 	.word	0x20000dfc
 8006fc0:	20000924 	.word	0x20000924

08006fc4 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8006fc4:	b580      	push	{r7, lr}
 8006fc6:	b084      	sub	sp, #16
 8006fc8:	af00      	add	r7, sp, #0
 8006fca:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8006fcc:	2300      	movs	r3, #0
 8006fce:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8006fd0:	687b      	ldr	r3, [r7, #4]
 8006fd2:	2b00      	cmp	r3, #0
 8006fd4:	d011      	beq.n	8006ffa <vTaskDelay+0x36>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8006fd6:	4b0d      	ldr	r3, [pc, #52]	@ (800700c <vTaskDelay+0x48>)
 8006fd8:	681b      	ldr	r3, [r3, #0]
 8006fda:	2b00      	cmp	r3, #0
 8006fdc:	d002      	beq.n	8006fe4 <vTaskDelay+0x20>
 8006fde:	b672      	cpsid	i
 8006fe0:	46c0      	nop			@ (mov r8, r8)
 8006fe2:	e7fd      	b.n	8006fe0 <vTaskDelay+0x1c>
			vTaskSuspendAll();
 8006fe4:	f000 f86a 	bl	80070bc <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8006fe8:	687b      	ldr	r3, [r7, #4]
 8006fea:	2100      	movs	r1, #0
 8006fec:	0018      	movs	r0, r3
 8006fee:	f000 fc67 	bl	80078c0 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8006ff2:	f000 f86f 	bl	80070d4 <xTaskResumeAll>
 8006ff6:	0003      	movs	r3, r0
 8006ff8:	60fb      	str	r3, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8006ffa:	68fb      	ldr	r3, [r7, #12]
 8006ffc:	2b00      	cmp	r3, #0
 8006ffe:	d101      	bne.n	8007004 <vTaskDelay+0x40>
		{
			portYIELD_WITHIN_API();
 8007000:	f001 f85e 	bl	80080c0 <vPortYield>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8007004:	46c0      	nop			@ (mov r8, r8)
 8007006:	46bd      	mov	sp, r7
 8007008:	b004      	add	sp, #16
 800700a:	bd80      	pop	{r7, pc}
 800700c:	20000e1c 	.word	0x20000e1c

08007010 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8007010:	b590      	push	{r4, r7, lr}
 8007012:	b089      	sub	sp, #36	@ 0x24
 8007014:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8007016:	2300      	movs	r3, #0
 8007018:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800701a:	2300      	movs	r3, #0
 800701c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800701e:	003a      	movs	r2, r7
 8007020:	1d39      	adds	r1, r7, #4
 8007022:	2308      	movs	r3, #8
 8007024:	18fb      	adds	r3, r7, r3
 8007026:	0018      	movs	r0, r3
 8007028:	f7ff f932 	bl	8006290 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800702c:	683c      	ldr	r4, [r7, #0]
 800702e:	687b      	ldr	r3, [r7, #4]
 8007030:	68ba      	ldr	r2, [r7, #8]
 8007032:	491c      	ldr	r1, [pc, #112]	@ (80070a4 <vTaskStartScheduler+0x94>)
 8007034:	481c      	ldr	r0, [pc, #112]	@ (80070a8 <vTaskStartScheduler+0x98>)
 8007036:	9202      	str	r2, [sp, #8]
 8007038:	9301      	str	r3, [sp, #4]
 800703a:	2300      	movs	r3, #0
 800703c:	9300      	str	r3, [sp, #0]
 800703e:	2300      	movs	r3, #0
 8007040:	0022      	movs	r2, r4
 8007042:	f7ff fe3a 	bl	8006cba <xTaskCreateStatic>
 8007046:	0002      	movs	r2, r0
 8007048:	4b18      	ldr	r3, [pc, #96]	@ (80070ac <vTaskStartScheduler+0x9c>)
 800704a:	601a      	str	r2, [r3, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800704c:	4b17      	ldr	r3, [pc, #92]	@ (80070ac <vTaskStartScheduler+0x9c>)
 800704e:	681b      	ldr	r3, [r3, #0]
 8007050:	2b00      	cmp	r3, #0
 8007052:	d002      	beq.n	800705a <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8007054:	2301      	movs	r3, #1
 8007056:	60fb      	str	r3, [r7, #12]
 8007058:	e001      	b.n	800705e <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800705a:	2300      	movs	r3, #0
 800705c:	60fb      	str	r3, [r7, #12]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800705e:	68fb      	ldr	r3, [r7, #12]
 8007060:	2b01      	cmp	r3, #1
 8007062:	d103      	bne.n	800706c <vTaskStartScheduler+0x5c>
		{
			xReturn = xTimerCreateTimerTask();
 8007064:	f000 fc80 	bl	8007968 <xTimerCreateTimerTask>
 8007068:	0003      	movs	r3, r0
 800706a:	60fb      	str	r3, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800706c:	68fb      	ldr	r3, [r7, #12]
 800706e:	2b01      	cmp	r3, #1
 8007070:	d10d      	bne.n	800708e <vTaskStartScheduler+0x7e>
		/* Interrupts are turned off here, to ensure a tick does not occur
		before or during the call to xPortStartScheduler().  The stacks of
		the created tasks contain a status word with interrupts switched on
		so interrupts will automatically get re-enabled when the first task
		starts to run. */
		portDISABLE_INTERRUPTS();
 8007072:	b672      	cpsid	i
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8007074:	4b0e      	ldr	r3, [pc, #56]	@ (80070b0 <vTaskStartScheduler+0xa0>)
 8007076:	2201      	movs	r2, #1
 8007078:	4252      	negs	r2, r2
 800707a:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800707c:	4b0d      	ldr	r3, [pc, #52]	@ (80070b4 <vTaskStartScheduler+0xa4>)
 800707e:	2201      	movs	r2, #1
 8007080:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8007082:	4b0d      	ldr	r3, [pc, #52]	@ (80070b8 <vTaskStartScheduler+0xa8>)
 8007084:	2200      	movs	r2, #0
 8007086:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8007088:	f000 fff6 	bl	8008078 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800708c:	e005      	b.n	800709a <vTaskStartScheduler+0x8a>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800708e:	68fb      	ldr	r3, [r7, #12]
 8007090:	3301      	adds	r3, #1
 8007092:	d102      	bne.n	800709a <vTaskStartScheduler+0x8a>
 8007094:	b672      	cpsid	i
 8007096:	46c0      	nop			@ (mov r8, r8)
 8007098:	e7fd      	b.n	8007096 <vTaskStartScheduler+0x86>
}
 800709a:	46c0      	nop			@ (mov r8, r8)
 800709c:	46bd      	mov	sp, r7
 800709e:	b005      	add	sp, #20
 80070a0:	bd90      	pop	{r4, r7, pc}
 80070a2:	46c0      	nop			@ (mov r8, r8)
 80070a4:	08008620 	.word	0x08008620
 80070a8:	08007639 	.word	0x08007639
 80070ac:	20000e18 	.word	0x20000e18
 80070b0:	20000e14 	.word	0x20000e14
 80070b4:	20000e00 	.word	0x20000e00
 80070b8:	20000df8 	.word	0x20000df8

080070bc <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80070bc:	b580      	push	{r7, lr}
 80070be:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 80070c0:	4b03      	ldr	r3, [pc, #12]	@ (80070d0 <vTaskSuspendAll+0x14>)
 80070c2:	681b      	ldr	r3, [r3, #0]
 80070c4:	1c5a      	adds	r2, r3, #1
 80070c6:	4b02      	ldr	r3, [pc, #8]	@ (80070d0 <vTaskSuspendAll+0x14>)
 80070c8:	601a      	str	r2, [r3, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 80070ca:	46c0      	nop			@ (mov r8, r8)
 80070cc:	46bd      	mov	sp, r7
 80070ce:	bd80      	pop	{r7, pc}
 80070d0:	20000e1c 	.word	0x20000e1c

080070d4 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80070d4:	b580      	push	{r7, lr}
 80070d6:	b084      	sub	sp, #16
 80070d8:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80070da:	2300      	movs	r3, #0
 80070dc:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80070de:	2300      	movs	r3, #0
 80070e0:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80070e2:	4b3a      	ldr	r3, [pc, #232]	@ (80071cc <xTaskResumeAll+0xf8>)
 80070e4:	681b      	ldr	r3, [r3, #0]
 80070e6:	2b00      	cmp	r3, #0
 80070e8:	d102      	bne.n	80070f0 <xTaskResumeAll+0x1c>
 80070ea:	b672      	cpsid	i
 80070ec:	46c0      	nop			@ (mov r8, r8)
 80070ee:	e7fd      	b.n	80070ec <xTaskResumeAll+0x18>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80070f0:	f000 fff6 	bl	80080e0 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80070f4:	4b35      	ldr	r3, [pc, #212]	@ (80071cc <xTaskResumeAll+0xf8>)
 80070f6:	681b      	ldr	r3, [r3, #0]
 80070f8:	1e5a      	subs	r2, r3, #1
 80070fa:	4b34      	ldr	r3, [pc, #208]	@ (80071cc <xTaskResumeAll+0xf8>)
 80070fc:	601a      	str	r2, [r3, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80070fe:	4b33      	ldr	r3, [pc, #204]	@ (80071cc <xTaskResumeAll+0xf8>)
 8007100:	681b      	ldr	r3, [r3, #0]
 8007102:	2b00      	cmp	r3, #0
 8007104:	d15b      	bne.n	80071be <xTaskResumeAll+0xea>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8007106:	4b32      	ldr	r3, [pc, #200]	@ (80071d0 <xTaskResumeAll+0xfc>)
 8007108:	681b      	ldr	r3, [r3, #0]
 800710a:	2b00      	cmp	r3, #0
 800710c:	d057      	beq.n	80071be <xTaskResumeAll+0xea>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800710e:	e02f      	b.n	8007170 <xTaskResumeAll+0x9c>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007110:	4b30      	ldr	r3, [pc, #192]	@ (80071d4 <xTaskResumeAll+0x100>)
 8007112:	68db      	ldr	r3, [r3, #12]
 8007114:	68db      	ldr	r3, [r3, #12]
 8007116:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8007118:	68fb      	ldr	r3, [r7, #12]
 800711a:	3318      	adds	r3, #24
 800711c:	0018      	movs	r0, r3
 800711e:	f7ff f968 	bl	80063f2 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007122:	68fb      	ldr	r3, [r7, #12]
 8007124:	3304      	adds	r3, #4
 8007126:	0018      	movs	r0, r3
 8007128:	f7ff f963 	bl	80063f2 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800712c:	68fb      	ldr	r3, [r7, #12]
 800712e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007130:	4b29      	ldr	r3, [pc, #164]	@ (80071d8 <xTaskResumeAll+0x104>)
 8007132:	681b      	ldr	r3, [r3, #0]
 8007134:	429a      	cmp	r2, r3
 8007136:	d903      	bls.n	8007140 <xTaskResumeAll+0x6c>
 8007138:	68fb      	ldr	r3, [r7, #12]
 800713a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800713c:	4b26      	ldr	r3, [pc, #152]	@ (80071d8 <xTaskResumeAll+0x104>)
 800713e:	601a      	str	r2, [r3, #0]
 8007140:	68fb      	ldr	r3, [r7, #12]
 8007142:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007144:	0013      	movs	r3, r2
 8007146:	009b      	lsls	r3, r3, #2
 8007148:	189b      	adds	r3, r3, r2
 800714a:	009b      	lsls	r3, r3, #2
 800714c:	4a23      	ldr	r2, [pc, #140]	@ (80071dc <xTaskResumeAll+0x108>)
 800714e:	189a      	adds	r2, r3, r2
 8007150:	68fb      	ldr	r3, [r7, #12]
 8007152:	3304      	adds	r3, #4
 8007154:	0019      	movs	r1, r3
 8007156:	0010      	movs	r0, r2
 8007158:	f7ff f8f3 	bl	8006342 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800715c:	68fb      	ldr	r3, [r7, #12]
 800715e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007160:	4b1f      	ldr	r3, [pc, #124]	@ (80071e0 <xTaskResumeAll+0x10c>)
 8007162:	681b      	ldr	r3, [r3, #0]
 8007164:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007166:	429a      	cmp	r2, r3
 8007168:	d302      	bcc.n	8007170 <xTaskResumeAll+0x9c>
					{
						xYieldPending = pdTRUE;
 800716a:	4b1e      	ldr	r3, [pc, #120]	@ (80071e4 <xTaskResumeAll+0x110>)
 800716c:	2201      	movs	r2, #1
 800716e:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8007170:	4b18      	ldr	r3, [pc, #96]	@ (80071d4 <xTaskResumeAll+0x100>)
 8007172:	681b      	ldr	r3, [r3, #0]
 8007174:	2b00      	cmp	r3, #0
 8007176:	d1cb      	bne.n	8007110 <xTaskResumeAll+0x3c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8007178:	68fb      	ldr	r3, [r7, #12]
 800717a:	2b00      	cmp	r3, #0
 800717c:	d001      	beq.n	8007182 <xTaskResumeAll+0xae>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800717e:	f000 fb07 	bl	8007790 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8007182:	4b19      	ldr	r3, [pc, #100]	@ (80071e8 <xTaskResumeAll+0x114>)
 8007184:	681b      	ldr	r3, [r3, #0]
 8007186:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8007188:	687b      	ldr	r3, [r7, #4]
 800718a:	2b00      	cmp	r3, #0
 800718c:	d00f      	beq.n	80071ae <xTaskResumeAll+0xda>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800718e:	f000 f83b 	bl	8007208 <xTaskIncrementTick>
 8007192:	1e03      	subs	r3, r0, #0
 8007194:	d002      	beq.n	800719c <xTaskResumeAll+0xc8>
							{
								xYieldPending = pdTRUE;
 8007196:	4b13      	ldr	r3, [pc, #76]	@ (80071e4 <xTaskResumeAll+0x110>)
 8007198:	2201      	movs	r2, #1
 800719a:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800719c:	687b      	ldr	r3, [r7, #4]
 800719e:	3b01      	subs	r3, #1
 80071a0:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 80071a2:	687b      	ldr	r3, [r7, #4]
 80071a4:	2b00      	cmp	r3, #0
 80071a6:	d1f2      	bne.n	800718e <xTaskResumeAll+0xba>

						xPendedTicks = 0;
 80071a8:	4b0f      	ldr	r3, [pc, #60]	@ (80071e8 <xTaskResumeAll+0x114>)
 80071aa:	2200      	movs	r2, #0
 80071ac:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80071ae:	4b0d      	ldr	r3, [pc, #52]	@ (80071e4 <xTaskResumeAll+0x110>)
 80071b0:	681b      	ldr	r3, [r3, #0]
 80071b2:	2b00      	cmp	r3, #0
 80071b4:	d003      	beq.n	80071be <xTaskResumeAll+0xea>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80071b6:	2301      	movs	r3, #1
 80071b8:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80071ba:	f000 ff81 	bl	80080c0 <vPortYield>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80071be:	f000 ffa1 	bl	8008104 <vPortExitCritical>

	return xAlreadyYielded;
 80071c2:	68bb      	ldr	r3, [r7, #8]
}
 80071c4:	0018      	movs	r0, r3
 80071c6:	46bd      	mov	sp, r7
 80071c8:	b004      	add	sp, #16
 80071ca:	bd80      	pop	{r7, pc}
 80071cc:	20000e1c 	.word	0x20000e1c
 80071d0:	20000df4 	.word	0x20000df4
 80071d4:	20000db4 	.word	0x20000db4
 80071d8:	20000dfc 	.word	0x20000dfc
 80071dc:	20000924 	.word	0x20000924
 80071e0:	20000920 	.word	0x20000920
 80071e4:	20000e08 	.word	0x20000e08
 80071e8:	20000e04 	.word	0x20000e04

080071ec <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 80071ec:	b580      	push	{r7, lr}
 80071ee:	b082      	sub	sp, #8
 80071f0:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 80071f2:	4b04      	ldr	r3, [pc, #16]	@ (8007204 <xTaskGetTickCount+0x18>)
 80071f4:	681b      	ldr	r3, [r3, #0]
 80071f6:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 80071f8:	687b      	ldr	r3, [r7, #4]
}
 80071fa:	0018      	movs	r0, r3
 80071fc:	46bd      	mov	sp, r7
 80071fe:	b002      	add	sp, #8
 8007200:	bd80      	pop	{r7, pc}
 8007202:	46c0      	nop			@ (mov r8, r8)
 8007204:	20000df8 	.word	0x20000df8

08007208 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8007208:	b580      	push	{r7, lr}
 800720a:	b086      	sub	sp, #24
 800720c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800720e:	2300      	movs	r3, #0
 8007210:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007212:	4b4a      	ldr	r3, [pc, #296]	@ (800733c <xTaskIncrementTick+0x134>)
 8007214:	681b      	ldr	r3, [r3, #0]
 8007216:	2b00      	cmp	r3, #0
 8007218:	d000      	beq.n	800721c <xTaskIncrementTick+0x14>
 800721a:	e085      	b.n	8007328 <xTaskIncrementTick+0x120>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800721c:	4b48      	ldr	r3, [pc, #288]	@ (8007340 <xTaskIncrementTick+0x138>)
 800721e:	681b      	ldr	r3, [r3, #0]
 8007220:	3301      	adds	r3, #1
 8007222:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8007224:	4b46      	ldr	r3, [pc, #280]	@ (8007340 <xTaskIncrementTick+0x138>)
 8007226:	693a      	ldr	r2, [r7, #16]
 8007228:	601a      	str	r2, [r3, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800722a:	693b      	ldr	r3, [r7, #16]
 800722c:	2b00      	cmp	r3, #0
 800722e:	d118      	bne.n	8007262 <xTaskIncrementTick+0x5a>
		{
			taskSWITCH_DELAYED_LISTS();
 8007230:	4b44      	ldr	r3, [pc, #272]	@ (8007344 <xTaskIncrementTick+0x13c>)
 8007232:	681b      	ldr	r3, [r3, #0]
 8007234:	681b      	ldr	r3, [r3, #0]
 8007236:	2b00      	cmp	r3, #0
 8007238:	d002      	beq.n	8007240 <xTaskIncrementTick+0x38>
 800723a:	b672      	cpsid	i
 800723c:	46c0      	nop			@ (mov r8, r8)
 800723e:	e7fd      	b.n	800723c <xTaskIncrementTick+0x34>
 8007240:	4b40      	ldr	r3, [pc, #256]	@ (8007344 <xTaskIncrementTick+0x13c>)
 8007242:	681b      	ldr	r3, [r3, #0]
 8007244:	60fb      	str	r3, [r7, #12]
 8007246:	4b40      	ldr	r3, [pc, #256]	@ (8007348 <xTaskIncrementTick+0x140>)
 8007248:	681a      	ldr	r2, [r3, #0]
 800724a:	4b3e      	ldr	r3, [pc, #248]	@ (8007344 <xTaskIncrementTick+0x13c>)
 800724c:	601a      	str	r2, [r3, #0]
 800724e:	4b3e      	ldr	r3, [pc, #248]	@ (8007348 <xTaskIncrementTick+0x140>)
 8007250:	68fa      	ldr	r2, [r7, #12]
 8007252:	601a      	str	r2, [r3, #0]
 8007254:	4b3d      	ldr	r3, [pc, #244]	@ (800734c <xTaskIncrementTick+0x144>)
 8007256:	681b      	ldr	r3, [r3, #0]
 8007258:	1c5a      	adds	r2, r3, #1
 800725a:	4b3c      	ldr	r3, [pc, #240]	@ (800734c <xTaskIncrementTick+0x144>)
 800725c:	601a      	str	r2, [r3, #0]
 800725e:	f000 fa97 	bl	8007790 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8007262:	4b3b      	ldr	r3, [pc, #236]	@ (8007350 <xTaskIncrementTick+0x148>)
 8007264:	681b      	ldr	r3, [r3, #0]
 8007266:	693a      	ldr	r2, [r7, #16]
 8007268:	429a      	cmp	r2, r3
 800726a:	d349      	bcc.n	8007300 <xTaskIncrementTick+0xf8>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800726c:	4b35      	ldr	r3, [pc, #212]	@ (8007344 <xTaskIncrementTick+0x13c>)
 800726e:	681b      	ldr	r3, [r3, #0]
 8007270:	681b      	ldr	r3, [r3, #0]
 8007272:	2b00      	cmp	r3, #0
 8007274:	d104      	bne.n	8007280 <xTaskIncrementTick+0x78>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007276:	4b36      	ldr	r3, [pc, #216]	@ (8007350 <xTaskIncrementTick+0x148>)
 8007278:	2201      	movs	r2, #1
 800727a:	4252      	negs	r2, r2
 800727c:	601a      	str	r2, [r3, #0]
					break;
 800727e:	e03f      	b.n	8007300 <xTaskIncrementTick+0xf8>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007280:	4b30      	ldr	r3, [pc, #192]	@ (8007344 <xTaskIncrementTick+0x13c>)
 8007282:	681b      	ldr	r3, [r3, #0]
 8007284:	68db      	ldr	r3, [r3, #12]
 8007286:	68db      	ldr	r3, [r3, #12]
 8007288:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800728a:	68bb      	ldr	r3, [r7, #8]
 800728c:	685b      	ldr	r3, [r3, #4]
 800728e:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8007290:	693a      	ldr	r2, [r7, #16]
 8007292:	687b      	ldr	r3, [r7, #4]
 8007294:	429a      	cmp	r2, r3
 8007296:	d203      	bcs.n	80072a0 <xTaskIncrementTick+0x98>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8007298:	4b2d      	ldr	r3, [pc, #180]	@ (8007350 <xTaskIncrementTick+0x148>)
 800729a:	687a      	ldr	r2, [r7, #4]
 800729c:	601a      	str	r2, [r3, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800729e:	e02f      	b.n	8007300 <xTaskIncrementTick+0xf8>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80072a0:	68bb      	ldr	r3, [r7, #8]
 80072a2:	3304      	adds	r3, #4
 80072a4:	0018      	movs	r0, r3
 80072a6:	f7ff f8a4 	bl	80063f2 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80072aa:	68bb      	ldr	r3, [r7, #8]
 80072ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80072ae:	2b00      	cmp	r3, #0
 80072b0:	d004      	beq.n	80072bc <xTaskIncrementTick+0xb4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80072b2:	68bb      	ldr	r3, [r7, #8]
 80072b4:	3318      	adds	r3, #24
 80072b6:	0018      	movs	r0, r3
 80072b8:	f7ff f89b 	bl	80063f2 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80072bc:	68bb      	ldr	r3, [r7, #8]
 80072be:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80072c0:	4b24      	ldr	r3, [pc, #144]	@ (8007354 <xTaskIncrementTick+0x14c>)
 80072c2:	681b      	ldr	r3, [r3, #0]
 80072c4:	429a      	cmp	r2, r3
 80072c6:	d903      	bls.n	80072d0 <xTaskIncrementTick+0xc8>
 80072c8:	68bb      	ldr	r3, [r7, #8]
 80072ca:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80072cc:	4b21      	ldr	r3, [pc, #132]	@ (8007354 <xTaskIncrementTick+0x14c>)
 80072ce:	601a      	str	r2, [r3, #0]
 80072d0:	68bb      	ldr	r3, [r7, #8]
 80072d2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80072d4:	0013      	movs	r3, r2
 80072d6:	009b      	lsls	r3, r3, #2
 80072d8:	189b      	adds	r3, r3, r2
 80072da:	009b      	lsls	r3, r3, #2
 80072dc:	4a1e      	ldr	r2, [pc, #120]	@ (8007358 <xTaskIncrementTick+0x150>)
 80072de:	189a      	adds	r2, r3, r2
 80072e0:	68bb      	ldr	r3, [r7, #8]
 80072e2:	3304      	adds	r3, #4
 80072e4:	0019      	movs	r1, r3
 80072e6:	0010      	movs	r0, r2
 80072e8:	f7ff f82b 	bl	8006342 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80072ec:	68bb      	ldr	r3, [r7, #8]
 80072ee:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80072f0:	4b1a      	ldr	r3, [pc, #104]	@ (800735c <xTaskIncrementTick+0x154>)
 80072f2:	681b      	ldr	r3, [r3, #0]
 80072f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80072f6:	429a      	cmp	r2, r3
 80072f8:	d3b8      	bcc.n	800726c <xTaskIncrementTick+0x64>
						{
							xSwitchRequired = pdTRUE;
 80072fa:	2301      	movs	r3, #1
 80072fc:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80072fe:	e7b5      	b.n	800726c <xTaskIncrementTick+0x64>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8007300:	4b16      	ldr	r3, [pc, #88]	@ (800735c <xTaskIncrementTick+0x154>)
 8007302:	681b      	ldr	r3, [r3, #0]
 8007304:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007306:	4914      	ldr	r1, [pc, #80]	@ (8007358 <xTaskIncrementTick+0x150>)
 8007308:	0013      	movs	r3, r2
 800730a:	009b      	lsls	r3, r3, #2
 800730c:	189b      	adds	r3, r3, r2
 800730e:	009b      	lsls	r3, r3, #2
 8007310:	585b      	ldr	r3, [r3, r1]
 8007312:	2b01      	cmp	r3, #1
 8007314:	d901      	bls.n	800731a <xTaskIncrementTick+0x112>
			{
				xSwitchRequired = pdTRUE;
 8007316:	2301      	movs	r3, #1
 8007318:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800731a:	4b11      	ldr	r3, [pc, #68]	@ (8007360 <xTaskIncrementTick+0x158>)
 800731c:	681b      	ldr	r3, [r3, #0]
 800731e:	2b00      	cmp	r3, #0
 8007320:	d007      	beq.n	8007332 <xTaskIncrementTick+0x12a>
			{
				xSwitchRequired = pdTRUE;
 8007322:	2301      	movs	r3, #1
 8007324:	617b      	str	r3, [r7, #20]
 8007326:	e004      	b.n	8007332 <xTaskIncrementTick+0x12a>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8007328:	4b0e      	ldr	r3, [pc, #56]	@ (8007364 <xTaskIncrementTick+0x15c>)
 800732a:	681b      	ldr	r3, [r3, #0]
 800732c:	1c5a      	adds	r2, r3, #1
 800732e:	4b0d      	ldr	r3, [pc, #52]	@ (8007364 <xTaskIncrementTick+0x15c>)
 8007330:	601a      	str	r2, [r3, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8007332:	697b      	ldr	r3, [r7, #20]
}
 8007334:	0018      	movs	r0, r3
 8007336:	46bd      	mov	sp, r7
 8007338:	b006      	add	sp, #24
 800733a:	bd80      	pop	{r7, pc}
 800733c:	20000e1c 	.word	0x20000e1c
 8007340:	20000df8 	.word	0x20000df8
 8007344:	20000dac 	.word	0x20000dac
 8007348:	20000db0 	.word	0x20000db0
 800734c:	20000e0c 	.word	0x20000e0c
 8007350:	20000e14 	.word	0x20000e14
 8007354:	20000dfc 	.word	0x20000dfc
 8007358:	20000924 	.word	0x20000924
 800735c:	20000920 	.word	0x20000920
 8007360:	20000e08 	.word	0x20000e08
 8007364:	20000e04 	.word	0x20000e04

08007368 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8007368:	b580      	push	{r7, lr}
 800736a:	b082      	sub	sp, #8
 800736c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800736e:	4b22      	ldr	r3, [pc, #136]	@ (80073f8 <vTaskSwitchContext+0x90>)
 8007370:	681b      	ldr	r3, [r3, #0]
 8007372:	2b00      	cmp	r3, #0
 8007374:	d003      	beq.n	800737e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8007376:	4b21      	ldr	r3, [pc, #132]	@ (80073fc <vTaskSwitchContext+0x94>)
 8007378:	2201      	movs	r2, #1
 800737a:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800737c:	e038      	b.n	80073f0 <vTaskSwitchContext+0x88>
		xYieldPending = pdFALSE;
 800737e:	4b1f      	ldr	r3, [pc, #124]	@ (80073fc <vTaskSwitchContext+0x94>)
 8007380:	2200      	movs	r2, #0
 8007382:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007384:	4b1e      	ldr	r3, [pc, #120]	@ (8007400 <vTaskSwitchContext+0x98>)
 8007386:	681b      	ldr	r3, [r3, #0]
 8007388:	607b      	str	r3, [r7, #4]
 800738a:	e008      	b.n	800739e <vTaskSwitchContext+0x36>
 800738c:	687b      	ldr	r3, [r7, #4]
 800738e:	2b00      	cmp	r3, #0
 8007390:	d102      	bne.n	8007398 <vTaskSwitchContext+0x30>
 8007392:	b672      	cpsid	i
 8007394:	46c0      	nop			@ (mov r8, r8)
 8007396:	e7fd      	b.n	8007394 <vTaskSwitchContext+0x2c>
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	3b01      	subs	r3, #1
 800739c:	607b      	str	r3, [r7, #4]
 800739e:	4919      	ldr	r1, [pc, #100]	@ (8007404 <vTaskSwitchContext+0x9c>)
 80073a0:	687a      	ldr	r2, [r7, #4]
 80073a2:	0013      	movs	r3, r2
 80073a4:	009b      	lsls	r3, r3, #2
 80073a6:	189b      	adds	r3, r3, r2
 80073a8:	009b      	lsls	r3, r3, #2
 80073aa:	585b      	ldr	r3, [r3, r1]
 80073ac:	2b00      	cmp	r3, #0
 80073ae:	d0ed      	beq.n	800738c <vTaskSwitchContext+0x24>
 80073b0:	687a      	ldr	r2, [r7, #4]
 80073b2:	0013      	movs	r3, r2
 80073b4:	009b      	lsls	r3, r3, #2
 80073b6:	189b      	adds	r3, r3, r2
 80073b8:	009b      	lsls	r3, r3, #2
 80073ba:	4a12      	ldr	r2, [pc, #72]	@ (8007404 <vTaskSwitchContext+0x9c>)
 80073bc:	189b      	adds	r3, r3, r2
 80073be:	603b      	str	r3, [r7, #0]
 80073c0:	683b      	ldr	r3, [r7, #0]
 80073c2:	685b      	ldr	r3, [r3, #4]
 80073c4:	685a      	ldr	r2, [r3, #4]
 80073c6:	683b      	ldr	r3, [r7, #0]
 80073c8:	605a      	str	r2, [r3, #4]
 80073ca:	683b      	ldr	r3, [r7, #0]
 80073cc:	685a      	ldr	r2, [r3, #4]
 80073ce:	683b      	ldr	r3, [r7, #0]
 80073d0:	3308      	adds	r3, #8
 80073d2:	429a      	cmp	r2, r3
 80073d4:	d104      	bne.n	80073e0 <vTaskSwitchContext+0x78>
 80073d6:	683b      	ldr	r3, [r7, #0]
 80073d8:	685b      	ldr	r3, [r3, #4]
 80073da:	685a      	ldr	r2, [r3, #4]
 80073dc:	683b      	ldr	r3, [r7, #0]
 80073de:	605a      	str	r2, [r3, #4]
 80073e0:	683b      	ldr	r3, [r7, #0]
 80073e2:	685b      	ldr	r3, [r3, #4]
 80073e4:	68da      	ldr	r2, [r3, #12]
 80073e6:	4b08      	ldr	r3, [pc, #32]	@ (8007408 <vTaskSwitchContext+0xa0>)
 80073e8:	601a      	str	r2, [r3, #0]
 80073ea:	4b05      	ldr	r3, [pc, #20]	@ (8007400 <vTaskSwitchContext+0x98>)
 80073ec:	687a      	ldr	r2, [r7, #4]
 80073ee:	601a      	str	r2, [r3, #0]
}
 80073f0:	46c0      	nop			@ (mov r8, r8)
 80073f2:	46bd      	mov	sp, r7
 80073f4:	b002      	add	sp, #8
 80073f6:	bd80      	pop	{r7, pc}
 80073f8:	20000e1c 	.word	0x20000e1c
 80073fc:	20000e08 	.word	0x20000e08
 8007400:	20000dfc 	.word	0x20000dfc
 8007404:	20000924 	.word	0x20000924
 8007408:	20000920 	.word	0x20000920

0800740c <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800740c:	b580      	push	{r7, lr}
 800740e:	b082      	sub	sp, #8
 8007410:	af00      	add	r7, sp, #0
 8007412:	6078      	str	r0, [r7, #4]
 8007414:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8007416:	687b      	ldr	r3, [r7, #4]
 8007418:	2b00      	cmp	r3, #0
 800741a:	d102      	bne.n	8007422 <vTaskPlaceOnEventList+0x16>
 800741c:	b672      	cpsid	i
 800741e:	46c0      	nop			@ (mov r8, r8)
 8007420:	e7fd      	b.n	800741e <vTaskPlaceOnEventList+0x12>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8007422:	4b09      	ldr	r3, [pc, #36]	@ (8007448 <vTaskPlaceOnEventList+0x3c>)
 8007424:	681b      	ldr	r3, [r3, #0]
 8007426:	3318      	adds	r3, #24
 8007428:	001a      	movs	r2, r3
 800742a:	687b      	ldr	r3, [r7, #4]
 800742c:	0011      	movs	r1, r2
 800742e:	0018      	movs	r0, r3
 8007430:	f7fe ffa9 	bl	8006386 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8007434:	683b      	ldr	r3, [r7, #0]
 8007436:	2101      	movs	r1, #1
 8007438:	0018      	movs	r0, r3
 800743a:	f000 fa41 	bl	80078c0 <prvAddCurrentTaskToDelayedList>
}
 800743e:	46c0      	nop			@ (mov r8, r8)
 8007440:	46bd      	mov	sp, r7
 8007442:	b002      	add	sp, #8
 8007444:	bd80      	pop	{r7, pc}
 8007446:	46c0      	nop			@ (mov r8, r8)
 8007448:	20000920 	.word	0x20000920

0800744c <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800744c:	b580      	push	{r7, lr}
 800744e:	b084      	sub	sp, #16
 8007450:	af00      	add	r7, sp, #0
 8007452:	60f8      	str	r0, [r7, #12]
 8007454:	60b9      	str	r1, [r7, #8]
 8007456:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8007458:	68fb      	ldr	r3, [r7, #12]
 800745a:	2b00      	cmp	r3, #0
 800745c:	d102      	bne.n	8007464 <vTaskPlaceOnEventListRestricted+0x18>
 800745e:	b672      	cpsid	i
 8007460:	46c0      	nop			@ (mov r8, r8)
 8007462:	e7fd      	b.n	8007460 <vTaskPlaceOnEventListRestricted+0x14>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8007464:	4b0c      	ldr	r3, [pc, #48]	@ (8007498 <vTaskPlaceOnEventListRestricted+0x4c>)
 8007466:	681b      	ldr	r3, [r3, #0]
 8007468:	3318      	adds	r3, #24
 800746a:	001a      	movs	r2, r3
 800746c:	68fb      	ldr	r3, [r7, #12]
 800746e:	0011      	movs	r1, r2
 8007470:	0018      	movs	r0, r3
 8007472:	f7fe ff66 	bl	8006342 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8007476:	687b      	ldr	r3, [r7, #4]
 8007478:	2b00      	cmp	r3, #0
 800747a:	d002      	beq.n	8007482 <vTaskPlaceOnEventListRestricted+0x36>
		{
			xTicksToWait = portMAX_DELAY;
 800747c:	2301      	movs	r3, #1
 800747e:	425b      	negs	r3, r3
 8007480:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8007482:	687a      	ldr	r2, [r7, #4]
 8007484:	68bb      	ldr	r3, [r7, #8]
 8007486:	0011      	movs	r1, r2
 8007488:	0018      	movs	r0, r3
 800748a:	f000 fa19 	bl	80078c0 <prvAddCurrentTaskToDelayedList>
	}
 800748e:	46c0      	nop			@ (mov r8, r8)
 8007490:	46bd      	mov	sp, r7
 8007492:	b004      	add	sp, #16
 8007494:	bd80      	pop	{r7, pc}
 8007496:	46c0      	nop			@ (mov r8, r8)
 8007498:	20000920 	.word	0x20000920

0800749c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800749c:	b580      	push	{r7, lr}
 800749e:	b084      	sub	sp, #16
 80074a0:	af00      	add	r7, sp, #0
 80074a2:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80074a4:	687b      	ldr	r3, [r7, #4]
 80074a6:	68db      	ldr	r3, [r3, #12]
 80074a8:	68db      	ldr	r3, [r3, #12]
 80074aa:	60bb      	str	r3, [r7, #8]
	configASSERT( pxUnblockedTCB );
 80074ac:	68bb      	ldr	r3, [r7, #8]
 80074ae:	2b00      	cmp	r3, #0
 80074b0:	d102      	bne.n	80074b8 <xTaskRemoveFromEventList+0x1c>
 80074b2:	b672      	cpsid	i
 80074b4:	46c0      	nop			@ (mov r8, r8)
 80074b6:	e7fd      	b.n	80074b4 <xTaskRemoveFromEventList+0x18>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80074b8:	68bb      	ldr	r3, [r7, #8]
 80074ba:	3318      	adds	r3, #24
 80074bc:	0018      	movs	r0, r3
 80074be:	f7fe ff98 	bl	80063f2 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80074c2:	4b1f      	ldr	r3, [pc, #124]	@ (8007540 <xTaskRemoveFromEventList+0xa4>)
 80074c4:	681b      	ldr	r3, [r3, #0]
 80074c6:	2b00      	cmp	r3, #0
 80074c8:	d11d      	bne.n	8007506 <xTaskRemoveFromEventList+0x6a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80074ca:	68bb      	ldr	r3, [r7, #8]
 80074cc:	3304      	adds	r3, #4
 80074ce:	0018      	movs	r0, r3
 80074d0:	f7fe ff8f 	bl	80063f2 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80074d4:	68bb      	ldr	r3, [r7, #8]
 80074d6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80074d8:	4b1a      	ldr	r3, [pc, #104]	@ (8007544 <xTaskRemoveFromEventList+0xa8>)
 80074da:	681b      	ldr	r3, [r3, #0]
 80074dc:	429a      	cmp	r2, r3
 80074de:	d903      	bls.n	80074e8 <xTaskRemoveFromEventList+0x4c>
 80074e0:	68bb      	ldr	r3, [r7, #8]
 80074e2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80074e4:	4b17      	ldr	r3, [pc, #92]	@ (8007544 <xTaskRemoveFromEventList+0xa8>)
 80074e6:	601a      	str	r2, [r3, #0]
 80074e8:	68bb      	ldr	r3, [r7, #8]
 80074ea:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80074ec:	0013      	movs	r3, r2
 80074ee:	009b      	lsls	r3, r3, #2
 80074f0:	189b      	adds	r3, r3, r2
 80074f2:	009b      	lsls	r3, r3, #2
 80074f4:	4a14      	ldr	r2, [pc, #80]	@ (8007548 <xTaskRemoveFromEventList+0xac>)
 80074f6:	189a      	adds	r2, r3, r2
 80074f8:	68bb      	ldr	r3, [r7, #8]
 80074fa:	3304      	adds	r3, #4
 80074fc:	0019      	movs	r1, r3
 80074fe:	0010      	movs	r0, r2
 8007500:	f7fe ff1f 	bl	8006342 <vListInsertEnd>
 8007504:	e007      	b.n	8007516 <xTaskRemoveFromEventList+0x7a>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8007506:	68bb      	ldr	r3, [r7, #8]
 8007508:	3318      	adds	r3, #24
 800750a:	001a      	movs	r2, r3
 800750c:	4b0f      	ldr	r3, [pc, #60]	@ (800754c <xTaskRemoveFromEventList+0xb0>)
 800750e:	0011      	movs	r1, r2
 8007510:	0018      	movs	r0, r3
 8007512:	f7fe ff16 	bl	8006342 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8007516:	68bb      	ldr	r3, [r7, #8]
 8007518:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800751a:	4b0d      	ldr	r3, [pc, #52]	@ (8007550 <xTaskRemoveFromEventList+0xb4>)
 800751c:	681b      	ldr	r3, [r3, #0]
 800751e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007520:	429a      	cmp	r2, r3
 8007522:	d905      	bls.n	8007530 <xTaskRemoveFromEventList+0x94>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8007524:	2301      	movs	r3, #1
 8007526:	60fb      	str	r3, [r7, #12]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8007528:	4b0a      	ldr	r3, [pc, #40]	@ (8007554 <xTaskRemoveFromEventList+0xb8>)
 800752a:	2201      	movs	r2, #1
 800752c:	601a      	str	r2, [r3, #0]
 800752e:	e001      	b.n	8007534 <xTaskRemoveFromEventList+0x98>
	}
	else
	{
		xReturn = pdFALSE;
 8007530:	2300      	movs	r3, #0
 8007532:	60fb      	str	r3, [r7, #12]
	}

	return xReturn;
 8007534:	68fb      	ldr	r3, [r7, #12]
}
 8007536:	0018      	movs	r0, r3
 8007538:	46bd      	mov	sp, r7
 800753a:	b004      	add	sp, #16
 800753c:	bd80      	pop	{r7, pc}
 800753e:	46c0      	nop			@ (mov r8, r8)
 8007540:	20000e1c 	.word	0x20000e1c
 8007544:	20000dfc 	.word	0x20000dfc
 8007548:	20000924 	.word	0x20000924
 800754c:	20000db4 	.word	0x20000db4
 8007550:	20000920 	.word	0x20000920
 8007554:	20000e08 	.word	0x20000e08

08007558 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8007558:	b580      	push	{r7, lr}
 800755a:	b082      	sub	sp, #8
 800755c:	af00      	add	r7, sp, #0
 800755e:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8007560:	4b05      	ldr	r3, [pc, #20]	@ (8007578 <vTaskInternalSetTimeOutState+0x20>)
 8007562:	681a      	ldr	r2, [r3, #0]
 8007564:	687b      	ldr	r3, [r7, #4]
 8007566:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8007568:	4b04      	ldr	r3, [pc, #16]	@ (800757c <vTaskInternalSetTimeOutState+0x24>)
 800756a:	681a      	ldr	r2, [r3, #0]
 800756c:	687b      	ldr	r3, [r7, #4]
 800756e:	605a      	str	r2, [r3, #4]
}
 8007570:	46c0      	nop			@ (mov r8, r8)
 8007572:	46bd      	mov	sp, r7
 8007574:	b002      	add	sp, #8
 8007576:	bd80      	pop	{r7, pc}
 8007578:	20000e0c 	.word	0x20000e0c
 800757c:	20000df8 	.word	0x20000df8

08007580 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8007580:	b580      	push	{r7, lr}
 8007582:	b086      	sub	sp, #24
 8007584:	af00      	add	r7, sp, #0
 8007586:	6078      	str	r0, [r7, #4]
 8007588:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800758a:	687b      	ldr	r3, [r7, #4]
 800758c:	2b00      	cmp	r3, #0
 800758e:	d102      	bne.n	8007596 <xTaskCheckForTimeOut+0x16>
 8007590:	b672      	cpsid	i
 8007592:	46c0      	nop			@ (mov r8, r8)
 8007594:	e7fd      	b.n	8007592 <xTaskCheckForTimeOut+0x12>
	configASSERT( pxTicksToWait );
 8007596:	683b      	ldr	r3, [r7, #0]
 8007598:	2b00      	cmp	r3, #0
 800759a:	d102      	bne.n	80075a2 <xTaskCheckForTimeOut+0x22>
 800759c:	b672      	cpsid	i
 800759e:	46c0      	nop			@ (mov r8, r8)
 80075a0:	e7fd      	b.n	800759e <xTaskCheckForTimeOut+0x1e>

	taskENTER_CRITICAL();
 80075a2:	f000 fd9d 	bl	80080e0 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80075a6:	4b1d      	ldr	r3, [pc, #116]	@ (800761c <xTaskCheckForTimeOut+0x9c>)
 80075a8:	681b      	ldr	r3, [r3, #0]
 80075aa:	613b      	str	r3, [r7, #16]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80075ac:	687b      	ldr	r3, [r7, #4]
 80075ae:	685b      	ldr	r3, [r3, #4]
 80075b0:	693a      	ldr	r2, [r7, #16]
 80075b2:	1ad3      	subs	r3, r2, r3
 80075b4:	60fb      	str	r3, [r7, #12]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80075b6:	683b      	ldr	r3, [r7, #0]
 80075b8:	681b      	ldr	r3, [r3, #0]
 80075ba:	3301      	adds	r3, #1
 80075bc:	d102      	bne.n	80075c4 <xTaskCheckForTimeOut+0x44>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80075be:	2300      	movs	r3, #0
 80075c0:	617b      	str	r3, [r7, #20]
 80075c2:	e024      	b.n	800760e <xTaskCheckForTimeOut+0x8e>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80075c4:	687b      	ldr	r3, [r7, #4]
 80075c6:	681a      	ldr	r2, [r3, #0]
 80075c8:	4b15      	ldr	r3, [pc, #84]	@ (8007620 <xTaskCheckForTimeOut+0xa0>)
 80075ca:	681b      	ldr	r3, [r3, #0]
 80075cc:	429a      	cmp	r2, r3
 80075ce:	d007      	beq.n	80075e0 <xTaskCheckForTimeOut+0x60>
 80075d0:	687b      	ldr	r3, [r7, #4]
 80075d2:	685b      	ldr	r3, [r3, #4]
 80075d4:	693a      	ldr	r2, [r7, #16]
 80075d6:	429a      	cmp	r2, r3
 80075d8:	d302      	bcc.n	80075e0 <xTaskCheckForTimeOut+0x60>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 80075da:	2301      	movs	r3, #1
 80075dc:	617b      	str	r3, [r7, #20]
 80075de:	e016      	b.n	800760e <xTaskCheckForTimeOut+0x8e>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80075e0:	683b      	ldr	r3, [r7, #0]
 80075e2:	681b      	ldr	r3, [r3, #0]
 80075e4:	68fa      	ldr	r2, [r7, #12]
 80075e6:	429a      	cmp	r2, r3
 80075e8:	d20c      	bcs.n	8007604 <xTaskCheckForTimeOut+0x84>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 80075ea:	683b      	ldr	r3, [r7, #0]
 80075ec:	681a      	ldr	r2, [r3, #0]
 80075ee:	68fb      	ldr	r3, [r7, #12]
 80075f0:	1ad2      	subs	r2, r2, r3
 80075f2:	683b      	ldr	r3, [r7, #0]
 80075f4:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80075f6:	687b      	ldr	r3, [r7, #4]
 80075f8:	0018      	movs	r0, r3
 80075fa:	f7ff ffad 	bl	8007558 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80075fe:	2300      	movs	r3, #0
 8007600:	617b      	str	r3, [r7, #20]
 8007602:	e004      	b.n	800760e <xTaskCheckForTimeOut+0x8e>
		}
		else
		{
			*pxTicksToWait = 0;
 8007604:	683b      	ldr	r3, [r7, #0]
 8007606:	2200      	movs	r2, #0
 8007608:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800760a:	2301      	movs	r3, #1
 800760c:	617b      	str	r3, [r7, #20]
		}
	}
	taskEXIT_CRITICAL();
 800760e:	f000 fd79 	bl	8008104 <vPortExitCritical>

	return xReturn;
 8007612:	697b      	ldr	r3, [r7, #20]
}
 8007614:	0018      	movs	r0, r3
 8007616:	46bd      	mov	sp, r7
 8007618:	b006      	add	sp, #24
 800761a:	bd80      	pop	{r7, pc}
 800761c:	20000df8 	.word	0x20000df8
 8007620:	20000e0c 	.word	0x20000e0c

08007624 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8007624:	b580      	push	{r7, lr}
 8007626:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8007628:	4b02      	ldr	r3, [pc, #8]	@ (8007634 <vTaskMissedYield+0x10>)
 800762a:	2201      	movs	r2, #1
 800762c:	601a      	str	r2, [r3, #0]
}
 800762e:	46c0      	nop			@ (mov r8, r8)
 8007630:	46bd      	mov	sp, r7
 8007632:	bd80      	pop	{r7, pc}
 8007634:	20000e08 	.word	0x20000e08

08007638 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8007638:	b580      	push	{r7, lr}
 800763a:	b082      	sub	sp, #8
 800763c:	af00      	add	r7, sp, #0
 800763e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8007640:	f000 f84e 	bl	80076e0 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8007644:	4b03      	ldr	r3, [pc, #12]	@ (8007654 <prvIdleTask+0x1c>)
 8007646:	681b      	ldr	r3, [r3, #0]
 8007648:	2b01      	cmp	r3, #1
 800764a:	d9f9      	bls.n	8007640 <prvIdleTask+0x8>
			{
				taskYIELD();
 800764c:	f000 fd38 	bl	80080c0 <vPortYield>
		prvCheckTasksWaitingTermination();
 8007650:	e7f6      	b.n	8007640 <prvIdleTask+0x8>
 8007652:	46c0      	nop			@ (mov r8, r8)
 8007654:	20000924 	.word	0x20000924

08007658 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8007658:	b580      	push	{r7, lr}
 800765a:	b082      	sub	sp, #8
 800765c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800765e:	2300      	movs	r3, #0
 8007660:	607b      	str	r3, [r7, #4]
 8007662:	e00c      	b.n	800767e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8007664:	687a      	ldr	r2, [r7, #4]
 8007666:	0013      	movs	r3, r2
 8007668:	009b      	lsls	r3, r3, #2
 800766a:	189b      	adds	r3, r3, r2
 800766c:	009b      	lsls	r3, r3, #2
 800766e:	4a14      	ldr	r2, [pc, #80]	@ (80076c0 <prvInitialiseTaskLists+0x68>)
 8007670:	189b      	adds	r3, r3, r2
 8007672:	0018      	movs	r0, r3
 8007674:	f7fe fe3c 	bl	80062f0 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8007678:	687b      	ldr	r3, [r7, #4]
 800767a:	3301      	adds	r3, #1
 800767c:	607b      	str	r3, [r7, #4]
 800767e:	687b      	ldr	r3, [r7, #4]
 8007680:	2b37      	cmp	r3, #55	@ 0x37
 8007682:	d9ef      	bls.n	8007664 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8007684:	4b0f      	ldr	r3, [pc, #60]	@ (80076c4 <prvInitialiseTaskLists+0x6c>)
 8007686:	0018      	movs	r0, r3
 8007688:	f7fe fe32 	bl	80062f0 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800768c:	4b0e      	ldr	r3, [pc, #56]	@ (80076c8 <prvInitialiseTaskLists+0x70>)
 800768e:	0018      	movs	r0, r3
 8007690:	f7fe fe2e 	bl	80062f0 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8007694:	4b0d      	ldr	r3, [pc, #52]	@ (80076cc <prvInitialiseTaskLists+0x74>)
 8007696:	0018      	movs	r0, r3
 8007698:	f7fe fe2a 	bl	80062f0 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800769c:	4b0c      	ldr	r3, [pc, #48]	@ (80076d0 <prvInitialiseTaskLists+0x78>)
 800769e:	0018      	movs	r0, r3
 80076a0:	f7fe fe26 	bl	80062f0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80076a4:	4b0b      	ldr	r3, [pc, #44]	@ (80076d4 <prvInitialiseTaskLists+0x7c>)
 80076a6:	0018      	movs	r0, r3
 80076a8:	f7fe fe22 	bl	80062f0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80076ac:	4b0a      	ldr	r3, [pc, #40]	@ (80076d8 <prvInitialiseTaskLists+0x80>)
 80076ae:	4a05      	ldr	r2, [pc, #20]	@ (80076c4 <prvInitialiseTaskLists+0x6c>)
 80076b0:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80076b2:	4b0a      	ldr	r3, [pc, #40]	@ (80076dc <prvInitialiseTaskLists+0x84>)
 80076b4:	4a04      	ldr	r2, [pc, #16]	@ (80076c8 <prvInitialiseTaskLists+0x70>)
 80076b6:	601a      	str	r2, [r3, #0]
}
 80076b8:	46c0      	nop			@ (mov r8, r8)
 80076ba:	46bd      	mov	sp, r7
 80076bc:	b002      	add	sp, #8
 80076be:	bd80      	pop	{r7, pc}
 80076c0:	20000924 	.word	0x20000924
 80076c4:	20000d84 	.word	0x20000d84
 80076c8:	20000d98 	.word	0x20000d98
 80076cc:	20000db4 	.word	0x20000db4
 80076d0:	20000dc8 	.word	0x20000dc8
 80076d4:	20000de0 	.word	0x20000de0
 80076d8:	20000dac 	.word	0x20000dac
 80076dc:	20000db0 	.word	0x20000db0

080076e0 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80076e0:	b580      	push	{r7, lr}
 80076e2:	b082      	sub	sp, #8
 80076e4:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80076e6:	e01a      	b.n	800771e <prvCheckTasksWaitingTermination+0x3e>
		{
			taskENTER_CRITICAL();
 80076e8:	f000 fcfa 	bl	80080e0 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80076ec:	4b10      	ldr	r3, [pc, #64]	@ (8007730 <prvCheckTasksWaitingTermination+0x50>)
 80076ee:	68db      	ldr	r3, [r3, #12]
 80076f0:	68db      	ldr	r3, [r3, #12]
 80076f2:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80076f4:	687b      	ldr	r3, [r7, #4]
 80076f6:	3304      	adds	r3, #4
 80076f8:	0018      	movs	r0, r3
 80076fa:	f7fe fe7a 	bl	80063f2 <uxListRemove>
				--uxCurrentNumberOfTasks;
 80076fe:	4b0d      	ldr	r3, [pc, #52]	@ (8007734 <prvCheckTasksWaitingTermination+0x54>)
 8007700:	681b      	ldr	r3, [r3, #0]
 8007702:	1e5a      	subs	r2, r3, #1
 8007704:	4b0b      	ldr	r3, [pc, #44]	@ (8007734 <prvCheckTasksWaitingTermination+0x54>)
 8007706:	601a      	str	r2, [r3, #0]
				--uxDeletedTasksWaitingCleanUp;
 8007708:	4b0b      	ldr	r3, [pc, #44]	@ (8007738 <prvCheckTasksWaitingTermination+0x58>)
 800770a:	681b      	ldr	r3, [r3, #0]
 800770c:	1e5a      	subs	r2, r3, #1
 800770e:	4b0a      	ldr	r3, [pc, #40]	@ (8007738 <prvCheckTasksWaitingTermination+0x58>)
 8007710:	601a      	str	r2, [r3, #0]
			}
			taskEXIT_CRITICAL();
 8007712:	f000 fcf7 	bl	8008104 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8007716:	687b      	ldr	r3, [r7, #4]
 8007718:	0018      	movs	r0, r3
 800771a:	f000 f80f 	bl	800773c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800771e:	4b06      	ldr	r3, [pc, #24]	@ (8007738 <prvCheckTasksWaitingTermination+0x58>)
 8007720:	681b      	ldr	r3, [r3, #0]
 8007722:	2b00      	cmp	r3, #0
 8007724:	d1e0      	bne.n	80076e8 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8007726:	46c0      	nop			@ (mov r8, r8)
 8007728:	46c0      	nop			@ (mov r8, r8)
 800772a:	46bd      	mov	sp, r7
 800772c:	b002      	add	sp, #8
 800772e:	bd80      	pop	{r7, pc}
 8007730:	20000dc8 	.word	0x20000dc8
 8007734:	20000df4 	.word	0x20000df4
 8007738:	20000ddc 	.word	0x20000ddc

0800773c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800773c:	b580      	push	{r7, lr}
 800773e:	b082      	sub	sp, #8
 8007740:	af00      	add	r7, sp, #0
 8007742:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8007744:	687b      	ldr	r3, [r7, #4]
 8007746:	2259      	movs	r2, #89	@ 0x59
 8007748:	5c9b      	ldrb	r3, [r3, r2]
 800774a:	2b00      	cmp	r3, #0
 800774c:	d109      	bne.n	8007762 <prvDeleteTCB+0x26>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800774e:	687b      	ldr	r3, [r7, #4]
 8007750:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007752:	0018      	movs	r0, r3
 8007754:	f000 fe0c 	bl	8008370 <vPortFree>
				vPortFree( pxTCB );
 8007758:	687b      	ldr	r3, [r7, #4]
 800775a:	0018      	movs	r0, r3
 800775c:	f000 fe08 	bl	8008370 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8007760:	e011      	b.n	8007786 <prvDeleteTCB+0x4a>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8007762:	687b      	ldr	r3, [r7, #4]
 8007764:	2259      	movs	r2, #89	@ 0x59
 8007766:	5c9b      	ldrb	r3, [r3, r2]
 8007768:	2b01      	cmp	r3, #1
 800776a:	d104      	bne.n	8007776 <prvDeleteTCB+0x3a>
				vPortFree( pxTCB );
 800776c:	687b      	ldr	r3, [r7, #4]
 800776e:	0018      	movs	r0, r3
 8007770:	f000 fdfe 	bl	8008370 <vPortFree>
	}
 8007774:	e007      	b.n	8007786 <prvDeleteTCB+0x4a>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8007776:	687b      	ldr	r3, [r7, #4]
 8007778:	2259      	movs	r2, #89	@ 0x59
 800777a:	5c9b      	ldrb	r3, [r3, r2]
 800777c:	2b02      	cmp	r3, #2
 800777e:	d002      	beq.n	8007786 <prvDeleteTCB+0x4a>
 8007780:	b672      	cpsid	i
 8007782:	46c0      	nop			@ (mov r8, r8)
 8007784:	e7fd      	b.n	8007782 <prvDeleteTCB+0x46>
	}
 8007786:	46c0      	nop			@ (mov r8, r8)
 8007788:	46bd      	mov	sp, r7
 800778a:	b002      	add	sp, #8
 800778c:	bd80      	pop	{r7, pc}
	...

08007790 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8007790:	b580      	push	{r7, lr}
 8007792:	b082      	sub	sp, #8
 8007794:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007796:	4b0b      	ldr	r3, [pc, #44]	@ (80077c4 <prvResetNextTaskUnblockTime+0x34>)
 8007798:	681b      	ldr	r3, [r3, #0]
 800779a:	681b      	ldr	r3, [r3, #0]
 800779c:	2b00      	cmp	r3, #0
 800779e:	d104      	bne.n	80077aa <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80077a0:	4b09      	ldr	r3, [pc, #36]	@ (80077c8 <prvResetNextTaskUnblockTime+0x38>)
 80077a2:	2201      	movs	r2, #1
 80077a4:	4252      	negs	r2, r2
 80077a6:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80077a8:	e008      	b.n	80077bc <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80077aa:	4b06      	ldr	r3, [pc, #24]	@ (80077c4 <prvResetNextTaskUnblockTime+0x34>)
 80077ac:	681b      	ldr	r3, [r3, #0]
 80077ae:	68db      	ldr	r3, [r3, #12]
 80077b0:	68db      	ldr	r3, [r3, #12]
 80077b2:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80077b4:	687b      	ldr	r3, [r7, #4]
 80077b6:	685a      	ldr	r2, [r3, #4]
 80077b8:	4b03      	ldr	r3, [pc, #12]	@ (80077c8 <prvResetNextTaskUnblockTime+0x38>)
 80077ba:	601a      	str	r2, [r3, #0]
}
 80077bc:	46c0      	nop			@ (mov r8, r8)
 80077be:	46bd      	mov	sp, r7
 80077c0:	b002      	add	sp, #8
 80077c2:	bd80      	pop	{r7, pc}
 80077c4:	20000dac 	.word	0x20000dac
 80077c8:	20000e14 	.word	0x20000e14

080077cc <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80077cc:	b580      	push	{r7, lr}
 80077ce:	b082      	sub	sp, #8
 80077d0:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80077d2:	4b0a      	ldr	r3, [pc, #40]	@ (80077fc <xTaskGetSchedulerState+0x30>)
 80077d4:	681b      	ldr	r3, [r3, #0]
 80077d6:	2b00      	cmp	r3, #0
 80077d8:	d102      	bne.n	80077e0 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80077da:	2301      	movs	r3, #1
 80077dc:	607b      	str	r3, [r7, #4]
 80077de:	e008      	b.n	80077f2 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80077e0:	4b07      	ldr	r3, [pc, #28]	@ (8007800 <xTaskGetSchedulerState+0x34>)
 80077e2:	681b      	ldr	r3, [r3, #0]
 80077e4:	2b00      	cmp	r3, #0
 80077e6:	d102      	bne.n	80077ee <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80077e8:	2302      	movs	r3, #2
 80077ea:	607b      	str	r3, [r7, #4]
 80077ec:	e001      	b.n	80077f2 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80077ee:	2300      	movs	r3, #0
 80077f0:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80077f2:	687b      	ldr	r3, [r7, #4]
	}
 80077f4:	0018      	movs	r0, r3
 80077f6:	46bd      	mov	sp, r7
 80077f8:	b002      	add	sp, #8
 80077fa:	bd80      	pop	{r7, pc}
 80077fc:	20000e00 	.word	0x20000e00
 8007800:	20000e1c 	.word	0x20000e1c

08007804 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8007804:	b580      	push	{r7, lr}
 8007806:	b084      	sub	sp, #16
 8007808:	af00      	add	r7, sp, #0
 800780a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800780c:	687b      	ldr	r3, [r7, #4]
 800780e:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8007810:	2300      	movs	r3, #0
 8007812:	60fb      	str	r3, [r7, #12]

		if( pxMutexHolder != NULL )
 8007814:	687b      	ldr	r3, [r7, #4]
 8007816:	2b00      	cmp	r3, #0
 8007818:	d046      	beq.n	80078a8 <xTaskPriorityDisinherit+0xa4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800781a:	4b26      	ldr	r3, [pc, #152]	@ (80078b4 <xTaskPriorityDisinherit+0xb0>)
 800781c:	681b      	ldr	r3, [r3, #0]
 800781e:	68ba      	ldr	r2, [r7, #8]
 8007820:	429a      	cmp	r2, r3
 8007822:	d002      	beq.n	800782a <xTaskPriorityDisinherit+0x26>
 8007824:	b672      	cpsid	i
 8007826:	46c0      	nop			@ (mov r8, r8)
 8007828:	e7fd      	b.n	8007826 <xTaskPriorityDisinherit+0x22>
			configASSERT( pxTCB->uxMutexesHeld );
 800782a:	68bb      	ldr	r3, [r7, #8]
 800782c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800782e:	2b00      	cmp	r3, #0
 8007830:	d102      	bne.n	8007838 <xTaskPriorityDisinherit+0x34>
 8007832:	b672      	cpsid	i
 8007834:	46c0      	nop			@ (mov r8, r8)
 8007836:	e7fd      	b.n	8007834 <xTaskPriorityDisinherit+0x30>
			( pxTCB->uxMutexesHeld )--;
 8007838:	68bb      	ldr	r3, [r7, #8]
 800783a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800783c:	1e5a      	subs	r2, r3, #1
 800783e:	68bb      	ldr	r3, [r7, #8]
 8007840:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8007842:	68bb      	ldr	r3, [r7, #8]
 8007844:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007846:	68bb      	ldr	r3, [r7, #8]
 8007848:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800784a:	429a      	cmp	r2, r3
 800784c:	d02c      	beq.n	80078a8 <xTaskPriorityDisinherit+0xa4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800784e:	68bb      	ldr	r3, [r7, #8]
 8007850:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007852:	2b00      	cmp	r3, #0
 8007854:	d128      	bne.n	80078a8 <xTaskPriorityDisinherit+0xa4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007856:	68bb      	ldr	r3, [r7, #8]
 8007858:	3304      	adds	r3, #4
 800785a:	0018      	movs	r0, r3
 800785c:	f7fe fdc9 	bl	80063f2 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8007860:	68bb      	ldr	r3, [r7, #8]
 8007862:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8007864:	68bb      	ldr	r3, [r7, #8]
 8007866:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007868:	68bb      	ldr	r3, [r7, #8]
 800786a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800786c:	2238      	movs	r2, #56	@ 0x38
 800786e:	1ad2      	subs	r2, r2, r3
 8007870:	68bb      	ldr	r3, [r7, #8]
 8007872:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8007874:	68bb      	ldr	r3, [r7, #8]
 8007876:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007878:	4b0f      	ldr	r3, [pc, #60]	@ (80078b8 <xTaskPriorityDisinherit+0xb4>)
 800787a:	681b      	ldr	r3, [r3, #0]
 800787c:	429a      	cmp	r2, r3
 800787e:	d903      	bls.n	8007888 <xTaskPriorityDisinherit+0x84>
 8007880:	68bb      	ldr	r3, [r7, #8]
 8007882:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007884:	4b0c      	ldr	r3, [pc, #48]	@ (80078b8 <xTaskPriorityDisinherit+0xb4>)
 8007886:	601a      	str	r2, [r3, #0]
 8007888:	68bb      	ldr	r3, [r7, #8]
 800788a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800788c:	0013      	movs	r3, r2
 800788e:	009b      	lsls	r3, r3, #2
 8007890:	189b      	adds	r3, r3, r2
 8007892:	009b      	lsls	r3, r3, #2
 8007894:	4a09      	ldr	r2, [pc, #36]	@ (80078bc <xTaskPriorityDisinherit+0xb8>)
 8007896:	189a      	adds	r2, r3, r2
 8007898:	68bb      	ldr	r3, [r7, #8]
 800789a:	3304      	adds	r3, #4
 800789c:	0019      	movs	r1, r3
 800789e:	0010      	movs	r0, r2
 80078a0:	f7fe fd4f 	bl	8006342 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 80078a4:	2301      	movs	r3, #1
 80078a6:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80078a8:	68fb      	ldr	r3, [r7, #12]
	}
 80078aa:	0018      	movs	r0, r3
 80078ac:	46bd      	mov	sp, r7
 80078ae:	b004      	add	sp, #16
 80078b0:	bd80      	pop	{r7, pc}
 80078b2:	46c0      	nop			@ (mov r8, r8)
 80078b4:	20000920 	.word	0x20000920
 80078b8:	20000dfc 	.word	0x20000dfc
 80078bc:	20000924 	.word	0x20000924

080078c0 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80078c0:	b580      	push	{r7, lr}
 80078c2:	b084      	sub	sp, #16
 80078c4:	af00      	add	r7, sp, #0
 80078c6:	6078      	str	r0, [r7, #4]
 80078c8:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80078ca:	4b21      	ldr	r3, [pc, #132]	@ (8007950 <prvAddCurrentTaskToDelayedList+0x90>)
 80078cc:	681b      	ldr	r3, [r3, #0]
 80078ce:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80078d0:	4b20      	ldr	r3, [pc, #128]	@ (8007954 <prvAddCurrentTaskToDelayedList+0x94>)
 80078d2:	681b      	ldr	r3, [r3, #0]
 80078d4:	3304      	adds	r3, #4
 80078d6:	0018      	movs	r0, r3
 80078d8:	f7fe fd8b 	bl	80063f2 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80078dc:	687b      	ldr	r3, [r7, #4]
 80078de:	3301      	adds	r3, #1
 80078e0:	d10b      	bne.n	80078fa <prvAddCurrentTaskToDelayedList+0x3a>
 80078e2:	683b      	ldr	r3, [r7, #0]
 80078e4:	2b00      	cmp	r3, #0
 80078e6:	d008      	beq.n	80078fa <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80078e8:	4b1a      	ldr	r3, [pc, #104]	@ (8007954 <prvAddCurrentTaskToDelayedList+0x94>)
 80078ea:	681b      	ldr	r3, [r3, #0]
 80078ec:	1d1a      	adds	r2, r3, #4
 80078ee:	4b1a      	ldr	r3, [pc, #104]	@ (8007958 <prvAddCurrentTaskToDelayedList+0x98>)
 80078f0:	0011      	movs	r1, r2
 80078f2:	0018      	movs	r0, r3
 80078f4:	f7fe fd25 	bl	8006342 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80078f8:	e026      	b.n	8007948 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80078fa:	68fa      	ldr	r2, [r7, #12]
 80078fc:	687b      	ldr	r3, [r7, #4]
 80078fe:	18d3      	adds	r3, r2, r3
 8007900:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8007902:	4b14      	ldr	r3, [pc, #80]	@ (8007954 <prvAddCurrentTaskToDelayedList+0x94>)
 8007904:	681b      	ldr	r3, [r3, #0]
 8007906:	68ba      	ldr	r2, [r7, #8]
 8007908:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800790a:	68ba      	ldr	r2, [r7, #8]
 800790c:	68fb      	ldr	r3, [r7, #12]
 800790e:	429a      	cmp	r2, r3
 8007910:	d209      	bcs.n	8007926 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007912:	4b12      	ldr	r3, [pc, #72]	@ (800795c <prvAddCurrentTaskToDelayedList+0x9c>)
 8007914:	681a      	ldr	r2, [r3, #0]
 8007916:	4b0f      	ldr	r3, [pc, #60]	@ (8007954 <prvAddCurrentTaskToDelayedList+0x94>)
 8007918:	681b      	ldr	r3, [r3, #0]
 800791a:	3304      	adds	r3, #4
 800791c:	0019      	movs	r1, r3
 800791e:	0010      	movs	r0, r2
 8007920:	f7fe fd31 	bl	8006386 <vListInsert>
}
 8007924:	e010      	b.n	8007948 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007926:	4b0e      	ldr	r3, [pc, #56]	@ (8007960 <prvAddCurrentTaskToDelayedList+0xa0>)
 8007928:	681a      	ldr	r2, [r3, #0]
 800792a:	4b0a      	ldr	r3, [pc, #40]	@ (8007954 <prvAddCurrentTaskToDelayedList+0x94>)
 800792c:	681b      	ldr	r3, [r3, #0]
 800792e:	3304      	adds	r3, #4
 8007930:	0019      	movs	r1, r3
 8007932:	0010      	movs	r0, r2
 8007934:	f7fe fd27 	bl	8006386 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8007938:	4b0a      	ldr	r3, [pc, #40]	@ (8007964 <prvAddCurrentTaskToDelayedList+0xa4>)
 800793a:	681b      	ldr	r3, [r3, #0]
 800793c:	68ba      	ldr	r2, [r7, #8]
 800793e:	429a      	cmp	r2, r3
 8007940:	d202      	bcs.n	8007948 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8007942:	4b08      	ldr	r3, [pc, #32]	@ (8007964 <prvAddCurrentTaskToDelayedList+0xa4>)
 8007944:	68ba      	ldr	r2, [r7, #8]
 8007946:	601a      	str	r2, [r3, #0]
}
 8007948:	46c0      	nop			@ (mov r8, r8)
 800794a:	46bd      	mov	sp, r7
 800794c:	b004      	add	sp, #16
 800794e:	bd80      	pop	{r7, pc}
 8007950:	20000df8 	.word	0x20000df8
 8007954:	20000920 	.word	0x20000920
 8007958:	20000de0 	.word	0x20000de0
 800795c:	20000db0 	.word	0x20000db0
 8007960:	20000dac 	.word	0x20000dac
 8007964:	20000e14 	.word	0x20000e14

08007968 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8007968:	b590      	push	{r4, r7, lr}
 800796a:	b089      	sub	sp, #36	@ 0x24
 800796c:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800796e:	2300      	movs	r3, #0
 8007970:	60fb      	str	r3, [r7, #12]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8007972:	f000 fad5 	bl	8007f20 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8007976:	4b18      	ldr	r3, [pc, #96]	@ (80079d8 <xTimerCreateTimerTask+0x70>)
 8007978:	681b      	ldr	r3, [r3, #0]
 800797a:	2b00      	cmp	r3, #0
 800797c:	d020      	beq.n	80079c0 <xTimerCreateTimerTask+0x58>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800797e:	2300      	movs	r3, #0
 8007980:	60bb      	str	r3, [r7, #8]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8007982:	2300      	movs	r3, #0
 8007984:	607b      	str	r3, [r7, #4]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8007986:	003a      	movs	r2, r7
 8007988:	1d39      	adds	r1, r7, #4
 800798a:	2308      	movs	r3, #8
 800798c:	18fb      	adds	r3, r7, r3
 800798e:	0018      	movs	r0, r3
 8007990:	f7fe fc96 	bl	80062c0 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8007994:	683c      	ldr	r4, [r7, #0]
 8007996:	687b      	ldr	r3, [r7, #4]
 8007998:	68ba      	ldr	r2, [r7, #8]
 800799a:	4910      	ldr	r1, [pc, #64]	@ (80079dc <xTimerCreateTimerTask+0x74>)
 800799c:	4810      	ldr	r0, [pc, #64]	@ (80079e0 <xTimerCreateTimerTask+0x78>)
 800799e:	9202      	str	r2, [sp, #8]
 80079a0:	9301      	str	r3, [sp, #4]
 80079a2:	2302      	movs	r3, #2
 80079a4:	9300      	str	r3, [sp, #0]
 80079a6:	2300      	movs	r3, #0
 80079a8:	0022      	movs	r2, r4
 80079aa:	f7ff f986 	bl	8006cba <xTaskCreateStatic>
 80079ae:	0002      	movs	r2, r0
 80079b0:	4b0c      	ldr	r3, [pc, #48]	@ (80079e4 <xTimerCreateTimerTask+0x7c>)
 80079b2:	601a      	str	r2, [r3, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 80079b4:	4b0b      	ldr	r3, [pc, #44]	@ (80079e4 <xTimerCreateTimerTask+0x7c>)
 80079b6:	681b      	ldr	r3, [r3, #0]
 80079b8:	2b00      	cmp	r3, #0
 80079ba:	d001      	beq.n	80079c0 <xTimerCreateTimerTask+0x58>
			{
				xReturn = pdPASS;
 80079bc:	2301      	movs	r3, #1
 80079be:	60fb      	str	r3, [r7, #12]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 80079c0:	68fb      	ldr	r3, [r7, #12]
 80079c2:	2b00      	cmp	r3, #0
 80079c4:	d102      	bne.n	80079cc <xTimerCreateTimerTask+0x64>
 80079c6:	b672      	cpsid	i
 80079c8:	46c0      	nop			@ (mov r8, r8)
 80079ca:	e7fd      	b.n	80079c8 <xTimerCreateTimerTask+0x60>
	return xReturn;
 80079cc:	68fb      	ldr	r3, [r7, #12]
}
 80079ce:	0018      	movs	r0, r3
 80079d0:	46bd      	mov	sp, r7
 80079d2:	b005      	add	sp, #20
 80079d4:	bd90      	pop	{r4, r7, pc}
 80079d6:	46c0      	nop			@ (mov r8, r8)
 80079d8:	20000e50 	.word	0x20000e50
 80079dc:	08008628 	.word	0x08008628
 80079e0:	08007b0d 	.word	0x08007b0d
 80079e4:	20000e54 	.word	0x20000e54

080079e8 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 80079e8:	b590      	push	{r4, r7, lr}
 80079ea:	b08b      	sub	sp, #44	@ 0x2c
 80079ec:	af00      	add	r7, sp, #0
 80079ee:	60f8      	str	r0, [r7, #12]
 80079f0:	60b9      	str	r1, [r7, #8]
 80079f2:	607a      	str	r2, [r7, #4]
 80079f4:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 80079f6:	2300      	movs	r3, #0
 80079f8:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 80079fa:	68fb      	ldr	r3, [r7, #12]
 80079fc:	2b00      	cmp	r3, #0
 80079fe:	d102      	bne.n	8007a06 <xTimerGenericCommand+0x1e>
 8007a00:	b672      	cpsid	i
 8007a02:	46c0      	nop			@ (mov r8, r8)
 8007a04:	e7fd      	b.n	8007a02 <xTimerGenericCommand+0x1a>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8007a06:	4b1d      	ldr	r3, [pc, #116]	@ (8007a7c <xTimerGenericCommand+0x94>)
 8007a08:	681b      	ldr	r3, [r3, #0]
 8007a0a:	2b00      	cmp	r3, #0
 8007a0c:	d030      	beq.n	8007a70 <xTimerGenericCommand+0x88>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8007a0e:	2414      	movs	r4, #20
 8007a10:	193b      	adds	r3, r7, r4
 8007a12:	68ba      	ldr	r2, [r7, #8]
 8007a14:	601a      	str	r2, [r3, #0]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8007a16:	193b      	adds	r3, r7, r4
 8007a18:	687a      	ldr	r2, [r7, #4]
 8007a1a:	605a      	str	r2, [r3, #4]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8007a1c:	193b      	adds	r3, r7, r4
 8007a1e:	68fa      	ldr	r2, [r7, #12]
 8007a20:	609a      	str	r2, [r3, #8]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8007a22:	68bb      	ldr	r3, [r7, #8]
 8007a24:	2b05      	cmp	r3, #5
 8007a26:	dc19      	bgt.n	8007a5c <xTimerGenericCommand+0x74>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8007a28:	f7ff fed0 	bl	80077cc <xTaskGetSchedulerState>
 8007a2c:	0003      	movs	r3, r0
 8007a2e:	2b02      	cmp	r3, #2
 8007a30:	d109      	bne.n	8007a46 <xTimerGenericCommand+0x5e>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8007a32:	4b12      	ldr	r3, [pc, #72]	@ (8007a7c <xTimerGenericCommand+0x94>)
 8007a34:	6818      	ldr	r0, [r3, #0]
 8007a36:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8007a38:	1939      	adds	r1, r7, r4
 8007a3a:	2300      	movs	r3, #0
 8007a3c:	f7fe fdce 	bl	80065dc <xQueueGenericSend>
 8007a40:	0003      	movs	r3, r0
 8007a42:	627b      	str	r3, [r7, #36]	@ 0x24
 8007a44:	e014      	b.n	8007a70 <xTimerGenericCommand+0x88>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8007a46:	4b0d      	ldr	r3, [pc, #52]	@ (8007a7c <xTimerGenericCommand+0x94>)
 8007a48:	6818      	ldr	r0, [r3, #0]
 8007a4a:	2314      	movs	r3, #20
 8007a4c:	18f9      	adds	r1, r7, r3
 8007a4e:	2300      	movs	r3, #0
 8007a50:	2200      	movs	r2, #0
 8007a52:	f7fe fdc3 	bl	80065dc <xQueueGenericSend>
 8007a56:	0003      	movs	r3, r0
 8007a58:	627b      	str	r3, [r7, #36]	@ 0x24
 8007a5a:	e009      	b.n	8007a70 <xTimerGenericCommand+0x88>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8007a5c:	4b07      	ldr	r3, [pc, #28]	@ (8007a7c <xTimerGenericCommand+0x94>)
 8007a5e:	6818      	ldr	r0, [r3, #0]
 8007a60:	683a      	ldr	r2, [r7, #0]
 8007a62:	2314      	movs	r3, #20
 8007a64:	18f9      	adds	r1, r7, r3
 8007a66:	2300      	movs	r3, #0
 8007a68:	f7fe fe80 	bl	800676c <xQueueGenericSendFromISR>
 8007a6c:	0003      	movs	r3, r0
 8007a6e:	627b      	str	r3, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8007a70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8007a72:	0018      	movs	r0, r3
 8007a74:	46bd      	mov	sp, r7
 8007a76:	b00b      	add	sp, #44	@ 0x2c
 8007a78:	bd90      	pop	{r4, r7, pc}
 8007a7a:	46c0      	nop			@ (mov r8, r8)
 8007a7c:	20000e50 	.word	0x20000e50

08007a80 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8007a80:	b580      	push	{r7, lr}
 8007a82:	b086      	sub	sp, #24
 8007a84:	af02      	add	r7, sp, #8
 8007a86:	6078      	str	r0, [r7, #4]
 8007a88:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007a8a:	4b1f      	ldr	r3, [pc, #124]	@ (8007b08 <prvProcessExpiredTimer+0x88>)
 8007a8c:	681b      	ldr	r3, [r3, #0]
 8007a8e:	68db      	ldr	r3, [r3, #12]
 8007a90:	68db      	ldr	r3, [r3, #12]
 8007a92:	60fb      	str	r3, [r7, #12]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8007a94:	68fb      	ldr	r3, [r7, #12]
 8007a96:	3304      	adds	r3, #4
 8007a98:	0018      	movs	r0, r3
 8007a9a:	f7fe fcaa 	bl	80063f2 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8007a9e:	68fb      	ldr	r3, [r7, #12]
 8007aa0:	2228      	movs	r2, #40	@ 0x28
 8007aa2:	5c9b      	ldrb	r3, [r3, r2]
 8007aa4:	001a      	movs	r2, r3
 8007aa6:	2304      	movs	r3, #4
 8007aa8:	4013      	ands	r3, r2
 8007aaa:	d01a      	beq.n	8007ae2 <prvProcessExpiredTimer+0x62>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8007aac:	68fb      	ldr	r3, [r7, #12]
 8007aae:	699a      	ldr	r2, [r3, #24]
 8007ab0:	687b      	ldr	r3, [r7, #4]
 8007ab2:	18d1      	adds	r1, r2, r3
 8007ab4:	687b      	ldr	r3, [r7, #4]
 8007ab6:	683a      	ldr	r2, [r7, #0]
 8007ab8:	68f8      	ldr	r0, [r7, #12]
 8007aba:	f000 f8c7 	bl	8007c4c <prvInsertTimerInActiveList>
 8007abe:	1e03      	subs	r3, r0, #0
 8007ac0:	d018      	beq.n	8007af4 <prvProcessExpiredTimer+0x74>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8007ac2:	687a      	ldr	r2, [r7, #4]
 8007ac4:	68f8      	ldr	r0, [r7, #12]
 8007ac6:	2300      	movs	r3, #0
 8007ac8:	9300      	str	r3, [sp, #0]
 8007aca:	2300      	movs	r3, #0
 8007acc:	2100      	movs	r1, #0
 8007ace:	f7ff ff8b 	bl	80079e8 <xTimerGenericCommand>
 8007ad2:	0003      	movs	r3, r0
 8007ad4:	60bb      	str	r3, [r7, #8]
			configASSERT( xResult );
 8007ad6:	68bb      	ldr	r3, [r7, #8]
 8007ad8:	2b00      	cmp	r3, #0
 8007ada:	d10b      	bne.n	8007af4 <prvProcessExpiredTimer+0x74>
 8007adc:	b672      	cpsid	i
 8007ade:	46c0      	nop			@ (mov r8, r8)
 8007ae0:	e7fd      	b.n	8007ade <prvProcessExpiredTimer+0x5e>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8007ae2:	68fb      	ldr	r3, [r7, #12]
 8007ae4:	2228      	movs	r2, #40	@ 0x28
 8007ae6:	5c9b      	ldrb	r3, [r3, r2]
 8007ae8:	2201      	movs	r2, #1
 8007aea:	4393      	bics	r3, r2
 8007aec:	b2d9      	uxtb	r1, r3
 8007aee:	68fb      	ldr	r3, [r7, #12]
 8007af0:	2228      	movs	r2, #40	@ 0x28
 8007af2:	5499      	strb	r1, [r3, r2]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8007af4:	68fb      	ldr	r3, [r7, #12]
 8007af6:	6a1b      	ldr	r3, [r3, #32]
 8007af8:	68fa      	ldr	r2, [r7, #12]
 8007afa:	0010      	movs	r0, r2
 8007afc:	4798      	blx	r3
}
 8007afe:	46c0      	nop			@ (mov r8, r8)
 8007b00:	46bd      	mov	sp, r7
 8007b02:	b004      	add	sp, #16
 8007b04:	bd80      	pop	{r7, pc}
 8007b06:	46c0      	nop			@ (mov r8, r8)
 8007b08:	20000e48 	.word	0x20000e48

08007b0c <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8007b0c:	b580      	push	{r7, lr}
 8007b0e:	b084      	sub	sp, #16
 8007b10:	af00      	add	r7, sp, #0
 8007b12:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8007b14:	2308      	movs	r3, #8
 8007b16:	18fb      	adds	r3, r7, r3
 8007b18:	0018      	movs	r0, r3
 8007b1a:	f000 f855 	bl	8007bc8 <prvGetNextExpireTime>
 8007b1e:	0003      	movs	r3, r0
 8007b20:	60fb      	str	r3, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8007b22:	68ba      	ldr	r2, [r7, #8]
 8007b24:	68fb      	ldr	r3, [r7, #12]
 8007b26:	0011      	movs	r1, r2
 8007b28:	0018      	movs	r0, r3
 8007b2a:	f000 f805 	bl	8007b38 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8007b2e:	f000 f8cf 	bl	8007cd0 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8007b32:	46c0      	nop			@ (mov r8, r8)
 8007b34:	e7ee      	b.n	8007b14 <prvTimerTask+0x8>
	...

08007b38 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8007b38:	b580      	push	{r7, lr}
 8007b3a:	b084      	sub	sp, #16
 8007b3c:	af00      	add	r7, sp, #0
 8007b3e:	6078      	str	r0, [r7, #4]
 8007b40:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8007b42:	f7ff fabb 	bl	80070bc <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8007b46:	2308      	movs	r3, #8
 8007b48:	18fb      	adds	r3, r7, r3
 8007b4a:	0018      	movs	r0, r3
 8007b4c:	f000 f85e 	bl	8007c0c <prvSampleTimeNow>
 8007b50:	0003      	movs	r3, r0
 8007b52:	60fb      	str	r3, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8007b54:	68bb      	ldr	r3, [r7, #8]
 8007b56:	2b00      	cmp	r3, #0
 8007b58:	d12b      	bne.n	8007bb2 <prvProcessTimerOrBlockTask+0x7a>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8007b5a:	683b      	ldr	r3, [r7, #0]
 8007b5c:	2b00      	cmp	r3, #0
 8007b5e:	d10c      	bne.n	8007b7a <prvProcessTimerOrBlockTask+0x42>
 8007b60:	687a      	ldr	r2, [r7, #4]
 8007b62:	68fb      	ldr	r3, [r7, #12]
 8007b64:	429a      	cmp	r2, r3
 8007b66:	d808      	bhi.n	8007b7a <prvProcessTimerOrBlockTask+0x42>
			{
				( void ) xTaskResumeAll();
 8007b68:	f7ff fab4 	bl	80070d4 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8007b6c:	68fa      	ldr	r2, [r7, #12]
 8007b6e:	687b      	ldr	r3, [r7, #4]
 8007b70:	0011      	movs	r1, r2
 8007b72:	0018      	movs	r0, r3
 8007b74:	f7ff ff84 	bl	8007a80 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8007b78:	e01d      	b.n	8007bb6 <prvProcessTimerOrBlockTask+0x7e>
				if( xListWasEmpty != pdFALSE )
 8007b7a:	683b      	ldr	r3, [r7, #0]
 8007b7c:	2b00      	cmp	r3, #0
 8007b7e:	d008      	beq.n	8007b92 <prvProcessTimerOrBlockTask+0x5a>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8007b80:	4b0f      	ldr	r3, [pc, #60]	@ (8007bc0 <prvProcessTimerOrBlockTask+0x88>)
 8007b82:	681b      	ldr	r3, [r3, #0]
 8007b84:	681b      	ldr	r3, [r3, #0]
 8007b86:	2b00      	cmp	r3, #0
 8007b88:	d101      	bne.n	8007b8e <prvProcessTimerOrBlockTask+0x56>
 8007b8a:	2301      	movs	r3, #1
 8007b8c:	e000      	b.n	8007b90 <prvProcessTimerOrBlockTask+0x58>
 8007b8e:	2300      	movs	r3, #0
 8007b90:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8007b92:	4b0c      	ldr	r3, [pc, #48]	@ (8007bc4 <prvProcessTimerOrBlockTask+0x8c>)
 8007b94:	6818      	ldr	r0, [r3, #0]
 8007b96:	687a      	ldr	r2, [r7, #4]
 8007b98:	68fb      	ldr	r3, [r7, #12]
 8007b9a:	1ad3      	subs	r3, r2, r3
 8007b9c:	683a      	ldr	r2, [r7, #0]
 8007b9e:	0019      	movs	r1, r3
 8007ba0:	f7ff f858 	bl	8006c54 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8007ba4:	f7ff fa96 	bl	80070d4 <xTaskResumeAll>
 8007ba8:	1e03      	subs	r3, r0, #0
 8007baa:	d104      	bne.n	8007bb6 <prvProcessTimerOrBlockTask+0x7e>
					portYIELD_WITHIN_API();
 8007bac:	f000 fa88 	bl	80080c0 <vPortYield>
}
 8007bb0:	e001      	b.n	8007bb6 <prvProcessTimerOrBlockTask+0x7e>
			( void ) xTaskResumeAll();
 8007bb2:	f7ff fa8f 	bl	80070d4 <xTaskResumeAll>
}
 8007bb6:	46c0      	nop			@ (mov r8, r8)
 8007bb8:	46bd      	mov	sp, r7
 8007bba:	b004      	add	sp, #16
 8007bbc:	bd80      	pop	{r7, pc}
 8007bbe:	46c0      	nop			@ (mov r8, r8)
 8007bc0:	20000e4c 	.word	0x20000e4c
 8007bc4:	20000e50 	.word	0x20000e50

08007bc8 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8007bc8:	b580      	push	{r7, lr}
 8007bca:	b084      	sub	sp, #16
 8007bcc:	af00      	add	r7, sp, #0
 8007bce:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8007bd0:	4b0d      	ldr	r3, [pc, #52]	@ (8007c08 <prvGetNextExpireTime+0x40>)
 8007bd2:	681b      	ldr	r3, [r3, #0]
 8007bd4:	681b      	ldr	r3, [r3, #0]
 8007bd6:	2b00      	cmp	r3, #0
 8007bd8:	d101      	bne.n	8007bde <prvGetNextExpireTime+0x16>
 8007bda:	2201      	movs	r2, #1
 8007bdc:	e000      	b.n	8007be0 <prvGetNextExpireTime+0x18>
 8007bde:	2200      	movs	r2, #0
 8007be0:	687b      	ldr	r3, [r7, #4]
 8007be2:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8007be4:	687b      	ldr	r3, [r7, #4]
 8007be6:	681b      	ldr	r3, [r3, #0]
 8007be8:	2b00      	cmp	r3, #0
 8007bea:	d105      	bne.n	8007bf8 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8007bec:	4b06      	ldr	r3, [pc, #24]	@ (8007c08 <prvGetNextExpireTime+0x40>)
 8007bee:	681b      	ldr	r3, [r3, #0]
 8007bf0:	68db      	ldr	r3, [r3, #12]
 8007bf2:	681b      	ldr	r3, [r3, #0]
 8007bf4:	60fb      	str	r3, [r7, #12]
 8007bf6:	e001      	b.n	8007bfc <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8007bf8:	2300      	movs	r3, #0
 8007bfa:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8007bfc:	68fb      	ldr	r3, [r7, #12]
}
 8007bfe:	0018      	movs	r0, r3
 8007c00:	46bd      	mov	sp, r7
 8007c02:	b004      	add	sp, #16
 8007c04:	bd80      	pop	{r7, pc}
 8007c06:	46c0      	nop			@ (mov r8, r8)
 8007c08:	20000e48 	.word	0x20000e48

08007c0c <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8007c0c:	b580      	push	{r7, lr}
 8007c0e:	b084      	sub	sp, #16
 8007c10:	af00      	add	r7, sp, #0
 8007c12:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8007c14:	f7ff faea 	bl	80071ec <xTaskGetTickCount>
 8007c18:	0003      	movs	r3, r0
 8007c1a:	60fb      	str	r3, [r7, #12]

	if( xTimeNow < xLastTime )
 8007c1c:	4b0a      	ldr	r3, [pc, #40]	@ (8007c48 <prvSampleTimeNow+0x3c>)
 8007c1e:	681b      	ldr	r3, [r3, #0]
 8007c20:	68fa      	ldr	r2, [r7, #12]
 8007c22:	429a      	cmp	r2, r3
 8007c24:	d205      	bcs.n	8007c32 <prvSampleTimeNow+0x26>
	{
		prvSwitchTimerLists();
 8007c26:	f000 f91d 	bl	8007e64 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8007c2a:	687b      	ldr	r3, [r7, #4]
 8007c2c:	2201      	movs	r2, #1
 8007c2e:	601a      	str	r2, [r3, #0]
 8007c30:	e002      	b.n	8007c38 <prvSampleTimeNow+0x2c>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8007c32:	687b      	ldr	r3, [r7, #4]
 8007c34:	2200      	movs	r2, #0
 8007c36:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8007c38:	4b03      	ldr	r3, [pc, #12]	@ (8007c48 <prvSampleTimeNow+0x3c>)
 8007c3a:	68fa      	ldr	r2, [r7, #12]
 8007c3c:	601a      	str	r2, [r3, #0]

	return xTimeNow;
 8007c3e:	68fb      	ldr	r3, [r7, #12]
}
 8007c40:	0018      	movs	r0, r3
 8007c42:	46bd      	mov	sp, r7
 8007c44:	b004      	add	sp, #16
 8007c46:	bd80      	pop	{r7, pc}
 8007c48:	20000e58 	.word	0x20000e58

08007c4c <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8007c4c:	b580      	push	{r7, lr}
 8007c4e:	b086      	sub	sp, #24
 8007c50:	af00      	add	r7, sp, #0
 8007c52:	60f8      	str	r0, [r7, #12]
 8007c54:	60b9      	str	r1, [r7, #8]
 8007c56:	607a      	str	r2, [r7, #4]
 8007c58:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8007c5a:	2300      	movs	r3, #0
 8007c5c:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8007c5e:	68fb      	ldr	r3, [r7, #12]
 8007c60:	68ba      	ldr	r2, [r7, #8]
 8007c62:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8007c64:	68fb      	ldr	r3, [r7, #12]
 8007c66:	68fa      	ldr	r2, [r7, #12]
 8007c68:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8007c6a:	68ba      	ldr	r2, [r7, #8]
 8007c6c:	687b      	ldr	r3, [r7, #4]
 8007c6e:	429a      	cmp	r2, r3
 8007c70:	d812      	bhi.n	8007c98 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007c72:	687a      	ldr	r2, [r7, #4]
 8007c74:	683b      	ldr	r3, [r7, #0]
 8007c76:	1ad2      	subs	r2, r2, r3
 8007c78:	68fb      	ldr	r3, [r7, #12]
 8007c7a:	699b      	ldr	r3, [r3, #24]
 8007c7c:	429a      	cmp	r2, r3
 8007c7e:	d302      	bcc.n	8007c86 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8007c80:	2301      	movs	r3, #1
 8007c82:	617b      	str	r3, [r7, #20]
 8007c84:	e01b      	b.n	8007cbe <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8007c86:	4b10      	ldr	r3, [pc, #64]	@ (8007cc8 <prvInsertTimerInActiveList+0x7c>)
 8007c88:	681a      	ldr	r2, [r3, #0]
 8007c8a:	68fb      	ldr	r3, [r7, #12]
 8007c8c:	3304      	adds	r3, #4
 8007c8e:	0019      	movs	r1, r3
 8007c90:	0010      	movs	r0, r2
 8007c92:	f7fe fb78 	bl	8006386 <vListInsert>
 8007c96:	e012      	b.n	8007cbe <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8007c98:	687a      	ldr	r2, [r7, #4]
 8007c9a:	683b      	ldr	r3, [r7, #0]
 8007c9c:	429a      	cmp	r2, r3
 8007c9e:	d206      	bcs.n	8007cae <prvInsertTimerInActiveList+0x62>
 8007ca0:	68ba      	ldr	r2, [r7, #8]
 8007ca2:	683b      	ldr	r3, [r7, #0]
 8007ca4:	429a      	cmp	r2, r3
 8007ca6:	d302      	bcc.n	8007cae <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8007ca8:	2301      	movs	r3, #1
 8007caa:	617b      	str	r3, [r7, #20]
 8007cac:	e007      	b.n	8007cbe <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8007cae:	4b07      	ldr	r3, [pc, #28]	@ (8007ccc <prvInsertTimerInActiveList+0x80>)
 8007cb0:	681a      	ldr	r2, [r3, #0]
 8007cb2:	68fb      	ldr	r3, [r7, #12]
 8007cb4:	3304      	adds	r3, #4
 8007cb6:	0019      	movs	r1, r3
 8007cb8:	0010      	movs	r0, r2
 8007cba:	f7fe fb64 	bl	8006386 <vListInsert>
		}
	}

	return xProcessTimerNow;
 8007cbe:	697b      	ldr	r3, [r7, #20]
}
 8007cc0:	0018      	movs	r0, r3
 8007cc2:	46bd      	mov	sp, r7
 8007cc4:	b006      	add	sp, #24
 8007cc6:	bd80      	pop	{r7, pc}
 8007cc8:	20000e4c 	.word	0x20000e4c
 8007ccc:	20000e48 	.word	0x20000e48

08007cd0 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8007cd0:	b590      	push	{r4, r7, lr}
 8007cd2:	b08d      	sub	sp, #52	@ 0x34
 8007cd4:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8007cd6:	e0b1      	b.n	8007e3c <prvProcessReceivedCommands+0x16c>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8007cd8:	2208      	movs	r2, #8
 8007cda:	18bb      	adds	r3, r7, r2
 8007cdc:	681b      	ldr	r3, [r3, #0]
 8007cde:	2b00      	cmp	r3, #0
 8007ce0:	da10      	bge.n	8007d04 <prvProcessReceivedCommands+0x34>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8007ce2:	18bb      	adds	r3, r7, r2
 8007ce4:	3304      	adds	r3, #4
 8007ce6:	627b      	str	r3, [r7, #36]	@ 0x24

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8007ce8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007cea:	2b00      	cmp	r3, #0
 8007cec:	d102      	bne.n	8007cf4 <prvProcessReceivedCommands+0x24>
 8007cee:	b672      	cpsid	i
 8007cf0:	46c0      	nop			@ (mov r8, r8)
 8007cf2:	e7fd      	b.n	8007cf0 <prvProcessReceivedCommands+0x20>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8007cf4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007cf6:	681a      	ldr	r2, [r3, #0]
 8007cf8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007cfa:	6858      	ldr	r0, [r3, #4]
 8007cfc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007cfe:	689b      	ldr	r3, [r3, #8]
 8007d00:	0019      	movs	r1, r3
 8007d02:	4790      	blx	r2
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8007d04:	2208      	movs	r2, #8
 8007d06:	18bb      	adds	r3, r7, r2
 8007d08:	681b      	ldr	r3, [r3, #0]
 8007d0a:	2b00      	cmp	r3, #0
 8007d0c:	da00      	bge.n	8007d10 <prvProcessReceivedCommands+0x40>
 8007d0e:	e095      	b.n	8007e3c <prvProcessReceivedCommands+0x16c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8007d10:	18bb      	adds	r3, r7, r2
 8007d12:	689b      	ldr	r3, [r3, #8]
 8007d14:	623b      	str	r3, [r7, #32]

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8007d16:	6a3b      	ldr	r3, [r7, #32]
 8007d18:	695b      	ldr	r3, [r3, #20]
 8007d1a:	2b00      	cmp	r3, #0
 8007d1c:	d004      	beq.n	8007d28 <prvProcessReceivedCommands+0x58>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8007d1e:	6a3b      	ldr	r3, [r7, #32]
 8007d20:	3304      	adds	r3, #4
 8007d22:	0018      	movs	r0, r3
 8007d24:	f7fe fb65 	bl	80063f2 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8007d28:	1d3b      	adds	r3, r7, #4
 8007d2a:	0018      	movs	r0, r3
 8007d2c:	f7ff ff6e 	bl	8007c0c <prvSampleTimeNow>
 8007d30:	0003      	movs	r3, r0
 8007d32:	61fb      	str	r3, [r7, #28]

			switch( xMessage.xMessageID )
 8007d34:	2308      	movs	r3, #8
 8007d36:	18fb      	adds	r3, r7, r3
 8007d38:	681b      	ldr	r3, [r3, #0]
 8007d3a:	2b09      	cmp	r3, #9
 8007d3c:	d900      	bls.n	8007d40 <prvProcessReceivedCommands+0x70>
 8007d3e:	e07a      	b.n	8007e36 <prvProcessReceivedCommands+0x166>
 8007d40:	009a      	lsls	r2, r3, #2
 8007d42:	4b46      	ldr	r3, [pc, #280]	@ (8007e5c <prvProcessReceivedCommands+0x18c>)
 8007d44:	18d3      	adds	r3, r2, r3
 8007d46:	681b      	ldr	r3, [r3, #0]
 8007d48:	469f      	mov	pc, r3
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8007d4a:	6a3b      	ldr	r3, [r7, #32]
 8007d4c:	2228      	movs	r2, #40	@ 0x28
 8007d4e:	5c9b      	ldrb	r3, [r3, r2]
 8007d50:	2201      	movs	r2, #1
 8007d52:	4313      	orrs	r3, r2
 8007d54:	b2d9      	uxtb	r1, r3
 8007d56:	6a3b      	ldr	r3, [r7, #32]
 8007d58:	2228      	movs	r2, #40	@ 0x28
 8007d5a:	5499      	strb	r1, [r3, r2]
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8007d5c:	2408      	movs	r4, #8
 8007d5e:	193b      	adds	r3, r7, r4
 8007d60:	685a      	ldr	r2, [r3, #4]
 8007d62:	6a3b      	ldr	r3, [r7, #32]
 8007d64:	699b      	ldr	r3, [r3, #24]
 8007d66:	18d1      	adds	r1, r2, r3
 8007d68:	193b      	adds	r3, r7, r4
 8007d6a:	685b      	ldr	r3, [r3, #4]
 8007d6c:	69fa      	ldr	r2, [r7, #28]
 8007d6e:	6a38      	ldr	r0, [r7, #32]
 8007d70:	f7ff ff6c 	bl	8007c4c <prvInsertTimerInActiveList>
 8007d74:	1e03      	subs	r3, r0, #0
 8007d76:	d060      	beq.n	8007e3a <prvProcessReceivedCommands+0x16a>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8007d78:	6a3b      	ldr	r3, [r7, #32]
 8007d7a:	6a1b      	ldr	r3, [r3, #32]
 8007d7c:	6a3a      	ldr	r2, [r7, #32]
 8007d7e:	0010      	movs	r0, r2
 8007d80:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8007d82:	6a3b      	ldr	r3, [r7, #32]
 8007d84:	2228      	movs	r2, #40	@ 0x28
 8007d86:	5c9b      	ldrb	r3, [r3, r2]
 8007d88:	001a      	movs	r2, r3
 8007d8a:	2304      	movs	r3, #4
 8007d8c:	4013      	ands	r3, r2
 8007d8e:	d054      	beq.n	8007e3a <prvProcessReceivedCommands+0x16a>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8007d90:	193b      	adds	r3, r7, r4
 8007d92:	685a      	ldr	r2, [r3, #4]
 8007d94:	6a3b      	ldr	r3, [r7, #32]
 8007d96:	699b      	ldr	r3, [r3, #24]
 8007d98:	18d2      	adds	r2, r2, r3
 8007d9a:	6a38      	ldr	r0, [r7, #32]
 8007d9c:	2300      	movs	r3, #0
 8007d9e:	9300      	str	r3, [sp, #0]
 8007da0:	2300      	movs	r3, #0
 8007da2:	2100      	movs	r1, #0
 8007da4:	f7ff fe20 	bl	80079e8 <xTimerGenericCommand>
 8007da8:	0003      	movs	r3, r0
 8007daa:	61bb      	str	r3, [r7, #24]
							configASSERT( xResult );
 8007dac:	69bb      	ldr	r3, [r7, #24]
 8007dae:	2b00      	cmp	r3, #0
 8007db0:	d143      	bne.n	8007e3a <prvProcessReceivedCommands+0x16a>
 8007db2:	b672      	cpsid	i
 8007db4:	46c0      	nop			@ (mov r8, r8)
 8007db6:	e7fd      	b.n	8007db4 <prvProcessReceivedCommands+0xe4>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8007db8:	6a3b      	ldr	r3, [r7, #32]
 8007dba:	2228      	movs	r2, #40	@ 0x28
 8007dbc:	5c9b      	ldrb	r3, [r3, r2]
 8007dbe:	2201      	movs	r2, #1
 8007dc0:	4393      	bics	r3, r2
 8007dc2:	b2d9      	uxtb	r1, r3
 8007dc4:	6a3b      	ldr	r3, [r7, #32]
 8007dc6:	2228      	movs	r2, #40	@ 0x28
 8007dc8:	5499      	strb	r1, [r3, r2]
					break;
 8007dca:	e037      	b.n	8007e3c <prvProcessReceivedCommands+0x16c>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8007dcc:	6a3b      	ldr	r3, [r7, #32]
 8007dce:	2228      	movs	r2, #40	@ 0x28
 8007dd0:	5c9b      	ldrb	r3, [r3, r2]
 8007dd2:	2201      	movs	r2, #1
 8007dd4:	4313      	orrs	r3, r2
 8007dd6:	b2d9      	uxtb	r1, r3
 8007dd8:	6a3b      	ldr	r3, [r7, #32]
 8007dda:	2228      	movs	r2, #40	@ 0x28
 8007ddc:	5499      	strb	r1, [r3, r2]
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8007dde:	2308      	movs	r3, #8
 8007de0:	18fb      	adds	r3, r7, r3
 8007de2:	685a      	ldr	r2, [r3, #4]
 8007de4:	6a3b      	ldr	r3, [r7, #32]
 8007de6:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8007de8:	6a3b      	ldr	r3, [r7, #32]
 8007dea:	699b      	ldr	r3, [r3, #24]
 8007dec:	2b00      	cmp	r3, #0
 8007dee:	d102      	bne.n	8007df6 <prvProcessReceivedCommands+0x126>
 8007df0:	b672      	cpsid	i
 8007df2:	46c0      	nop			@ (mov r8, r8)
 8007df4:	e7fd      	b.n	8007df2 <prvProcessReceivedCommands+0x122>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8007df6:	6a3b      	ldr	r3, [r7, #32]
 8007df8:	699a      	ldr	r2, [r3, #24]
 8007dfa:	69fb      	ldr	r3, [r7, #28]
 8007dfc:	18d1      	adds	r1, r2, r3
 8007dfe:	69fb      	ldr	r3, [r7, #28]
 8007e00:	69fa      	ldr	r2, [r7, #28]
 8007e02:	6a38      	ldr	r0, [r7, #32]
 8007e04:	f7ff ff22 	bl	8007c4c <prvInsertTimerInActiveList>
					break;
 8007e08:	e018      	b.n	8007e3c <prvProcessReceivedCommands+0x16c>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8007e0a:	6a3b      	ldr	r3, [r7, #32]
 8007e0c:	2228      	movs	r2, #40	@ 0x28
 8007e0e:	5c9b      	ldrb	r3, [r3, r2]
 8007e10:	001a      	movs	r2, r3
 8007e12:	2302      	movs	r3, #2
 8007e14:	4013      	ands	r3, r2
 8007e16:	d104      	bne.n	8007e22 <prvProcessReceivedCommands+0x152>
						{
							vPortFree( pxTimer );
 8007e18:	6a3b      	ldr	r3, [r7, #32]
 8007e1a:	0018      	movs	r0, r3
 8007e1c:	f000 faa8 	bl	8008370 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8007e20:	e00c      	b.n	8007e3c <prvProcessReceivedCommands+0x16c>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8007e22:	6a3b      	ldr	r3, [r7, #32]
 8007e24:	2228      	movs	r2, #40	@ 0x28
 8007e26:	5c9b      	ldrb	r3, [r3, r2]
 8007e28:	2201      	movs	r2, #1
 8007e2a:	4393      	bics	r3, r2
 8007e2c:	b2d9      	uxtb	r1, r3
 8007e2e:	6a3b      	ldr	r3, [r7, #32]
 8007e30:	2228      	movs	r2, #40	@ 0x28
 8007e32:	5499      	strb	r1, [r3, r2]
					break;
 8007e34:	e002      	b.n	8007e3c <prvProcessReceivedCommands+0x16c>

				default	:
					/* Don't expect to get here. */
					break;
 8007e36:	46c0      	nop			@ (mov r8, r8)
 8007e38:	e000      	b.n	8007e3c <prvProcessReceivedCommands+0x16c>
					break;
 8007e3a:	46c0      	nop			@ (mov r8, r8)
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8007e3c:	4b08      	ldr	r3, [pc, #32]	@ (8007e60 <prvProcessReceivedCommands+0x190>)
 8007e3e:	681b      	ldr	r3, [r3, #0]
 8007e40:	2208      	movs	r2, #8
 8007e42:	18b9      	adds	r1, r7, r2
 8007e44:	2200      	movs	r2, #0
 8007e46:	0018      	movs	r0, r3
 8007e48:	f7fe fd07 	bl	800685a <xQueueReceive>
 8007e4c:	1e03      	subs	r3, r0, #0
 8007e4e:	d000      	beq.n	8007e52 <prvProcessReceivedCommands+0x182>
 8007e50:	e742      	b.n	8007cd8 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8007e52:	46c0      	nop			@ (mov r8, r8)
 8007e54:	46c0      	nop			@ (mov r8, r8)
 8007e56:	46bd      	mov	sp, r7
 8007e58:	b00b      	add	sp, #44	@ 0x2c
 8007e5a:	bd90      	pop	{r4, r7, pc}
 8007e5c:	0800877c 	.word	0x0800877c
 8007e60:	20000e50 	.word	0x20000e50

08007e64 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8007e64:	b580      	push	{r7, lr}
 8007e66:	b088      	sub	sp, #32
 8007e68:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8007e6a:	e042      	b.n	8007ef2 <prvSwitchTimerLists+0x8e>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8007e6c:	4b2a      	ldr	r3, [pc, #168]	@ (8007f18 <prvSwitchTimerLists+0xb4>)
 8007e6e:	681b      	ldr	r3, [r3, #0]
 8007e70:	68db      	ldr	r3, [r3, #12]
 8007e72:	681b      	ldr	r3, [r3, #0]
 8007e74:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007e76:	4b28      	ldr	r3, [pc, #160]	@ (8007f18 <prvSwitchTimerLists+0xb4>)
 8007e78:	681b      	ldr	r3, [r3, #0]
 8007e7a:	68db      	ldr	r3, [r3, #12]
 8007e7c:	68db      	ldr	r3, [r3, #12]
 8007e7e:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8007e80:	68fb      	ldr	r3, [r7, #12]
 8007e82:	3304      	adds	r3, #4
 8007e84:	0018      	movs	r0, r3
 8007e86:	f7fe fab4 	bl	80063f2 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8007e8a:	68fb      	ldr	r3, [r7, #12]
 8007e8c:	6a1b      	ldr	r3, [r3, #32]
 8007e8e:	68fa      	ldr	r2, [r7, #12]
 8007e90:	0010      	movs	r0, r2
 8007e92:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8007e94:	68fb      	ldr	r3, [r7, #12]
 8007e96:	2228      	movs	r2, #40	@ 0x28
 8007e98:	5c9b      	ldrb	r3, [r3, r2]
 8007e9a:	001a      	movs	r2, r3
 8007e9c:	2304      	movs	r3, #4
 8007e9e:	4013      	ands	r3, r2
 8007ea0:	d027      	beq.n	8007ef2 <prvSwitchTimerLists+0x8e>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8007ea2:	68fb      	ldr	r3, [r7, #12]
 8007ea4:	699b      	ldr	r3, [r3, #24]
 8007ea6:	693a      	ldr	r2, [r7, #16]
 8007ea8:	18d3      	adds	r3, r2, r3
 8007eaa:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8007eac:	68ba      	ldr	r2, [r7, #8]
 8007eae:	693b      	ldr	r3, [r7, #16]
 8007eb0:	429a      	cmp	r2, r3
 8007eb2:	d90e      	bls.n	8007ed2 <prvSwitchTimerLists+0x6e>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8007eb4:	68fb      	ldr	r3, [r7, #12]
 8007eb6:	68ba      	ldr	r2, [r7, #8]
 8007eb8:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8007eba:	68fb      	ldr	r3, [r7, #12]
 8007ebc:	68fa      	ldr	r2, [r7, #12]
 8007ebe:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8007ec0:	4b15      	ldr	r3, [pc, #84]	@ (8007f18 <prvSwitchTimerLists+0xb4>)
 8007ec2:	681a      	ldr	r2, [r3, #0]
 8007ec4:	68fb      	ldr	r3, [r7, #12]
 8007ec6:	3304      	adds	r3, #4
 8007ec8:	0019      	movs	r1, r3
 8007eca:	0010      	movs	r0, r2
 8007ecc:	f7fe fa5b 	bl	8006386 <vListInsert>
 8007ed0:	e00f      	b.n	8007ef2 <prvSwitchTimerLists+0x8e>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8007ed2:	693a      	ldr	r2, [r7, #16]
 8007ed4:	68f8      	ldr	r0, [r7, #12]
 8007ed6:	2300      	movs	r3, #0
 8007ed8:	9300      	str	r3, [sp, #0]
 8007eda:	2300      	movs	r3, #0
 8007edc:	2100      	movs	r1, #0
 8007ede:	f7ff fd83 	bl	80079e8 <xTimerGenericCommand>
 8007ee2:	0003      	movs	r3, r0
 8007ee4:	607b      	str	r3, [r7, #4]
				configASSERT( xResult );
 8007ee6:	687b      	ldr	r3, [r7, #4]
 8007ee8:	2b00      	cmp	r3, #0
 8007eea:	d102      	bne.n	8007ef2 <prvSwitchTimerLists+0x8e>
 8007eec:	b672      	cpsid	i
 8007eee:	46c0      	nop			@ (mov r8, r8)
 8007ef0:	e7fd      	b.n	8007eee <prvSwitchTimerLists+0x8a>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8007ef2:	4b09      	ldr	r3, [pc, #36]	@ (8007f18 <prvSwitchTimerLists+0xb4>)
 8007ef4:	681b      	ldr	r3, [r3, #0]
 8007ef6:	681b      	ldr	r3, [r3, #0]
 8007ef8:	2b00      	cmp	r3, #0
 8007efa:	d1b7      	bne.n	8007e6c <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8007efc:	4b06      	ldr	r3, [pc, #24]	@ (8007f18 <prvSwitchTimerLists+0xb4>)
 8007efe:	681b      	ldr	r3, [r3, #0]
 8007f00:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8007f02:	4b06      	ldr	r3, [pc, #24]	@ (8007f1c <prvSwitchTimerLists+0xb8>)
 8007f04:	681a      	ldr	r2, [r3, #0]
 8007f06:	4b04      	ldr	r3, [pc, #16]	@ (8007f18 <prvSwitchTimerLists+0xb4>)
 8007f08:	601a      	str	r2, [r3, #0]
	pxOverflowTimerList = pxTemp;
 8007f0a:	4b04      	ldr	r3, [pc, #16]	@ (8007f1c <prvSwitchTimerLists+0xb8>)
 8007f0c:	697a      	ldr	r2, [r7, #20]
 8007f0e:	601a      	str	r2, [r3, #0]
}
 8007f10:	46c0      	nop			@ (mov r8, r8)
 8007f12:	46bd      	mov	sp, r7
 8007f14:	b006      	add	sp, #24
 8007f16:	bd80      	pop	{r7, pc}
 8007f18:	20000e48 	.word	0x20000e48
 8007f1c:	20000e4c 	.word	0x20000e4c

08007f20 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8007f20:	b580      	push	{r7, lr}
 8007f22:	b082      	sub	sp, #8
 8007f24:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8007f26:	f000 f8db 	bl	80080e0 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8007f2a:	4b16      	ldr	r3, [pc, #88]	@ (8007f84 <prvCheckForValidListAndQueue+0x64>)
 8007f2c:	681b      	ldr	r3, [r3, #0]
 8007f2e:	2b00      	cmp	r3, #0
 8007f30:	d123      	bne.n	8007f7a <prvCheckForValidListAndQueue+0x5a>
		{
			vListInitialise( &xActiveTimerList1 );
 8007f32:	4b15      	ldr	r3, [pc, #84]	@ (8007f88 <prvCheckForValidListAndQueue+0x68>)
 8007f34:	0018      	movs	r0, r3
 8007f36:	f7fe f9db 	bl	80062f0 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8007f3a:	4b14      	ldr	r3, [pc, #80]	@ (8007f8c <prvCheckForValidListAndQueue+0x6c>)
 8007f3c:	0018      	movs	r0, r3
 8007f3e:	f7fe f9d7 	bl	80062f0 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8007f42:	4b13      	ldr	r3, [pc, #76]	@ (8007f90 <prvCheckForValidListAndQueue+0x70>)
 8007f44:	4a10      	ldr	r2, [pc, #64]	@ (8007f88 <prvCheckForValidListAndQueue+0x68>)
 8007f46:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8007f48:	4b12      	ldr	r3, [pc, #72]	@ (8007f94 <prvCheckForValidListAndQueue+0x74>)
 8007f4a:	4a10      	ldr	r2, [pc, #64]	@ (8007f8c <prvCheckForValidListAndQueue+0x6c>)
 8007f4c:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8007f4e:	4b12      	ldr	r3, [pc, #72]	@ (8007f98 <prvCheckForValidListAndQueue+0x78>)
 8007f50:	4a12      	ldr	r2, [pc, #72]	@ (8007f9c <prvCheckForValidListAndQueue+0x7c>)
 8007f52:	2100      	movs	r1, #0
 8007f54:	9100      	str	r1, [sp, #0]
 8007f56:	2110      	movs	r1, #16
 8007f58:	200a      	movs	r0, #10
 8007f5a:	f7fe fac7 	bl	80064ec <xQueueGenericCreateStatic>
 8007f5e:	0002      	movs	r2, r0
 8007f60:	4b08      	ldr	r3, [pc, #32]	@ (8007f84 <prvCheckForValidListAndQueue+0x64>)
 8007f62:	601a      	str	r2, [r3, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8007f64:	4b07      	ldr	r3, [pc, #28]	@ (8007f84 <prvCheckForValidListAndQueue+0x64>)
 8007f66:	681b      	ldr	r3, [r3, #0]
 8007f68:	2b00      	cmp	r3, #0
 8007f6a:	d006      	beq.n	8007f7a <prvCheckForValidListAndQueue+0x5a>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8007f6c:	4b05      	ldr	r3, [pc, #20]	@ (8007f84 <prvCheckForValidListAndQueue+0x64>)
 8007f6e:	681b      	ldr	r3, [r3, #0]
 8007f70:	4a0b      	ldr	r2, [pc, #44]	@ (8007fa0 <prvCheckForValidListAndQueue+0x80>)
 8007f72:	0011      	movs	r1, r2
 8007f74:	0018      	movs	r0, r3
 8007f76:	f7fe fe45 	bl	8006c04 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8007f7a:	f000 f8c3 	bl	8008104 <vPortExitCritical>
}
 8007f7e:	46c0      	nop			@ (mov r8, r8)
 8007f80:	46bd      	mov	sp, r7
 8007f82:	bd80      	pop	{r7, pc}
 8007f84:	20000e50 	.word	0x20000e50
 8007f88:	20000e20 	.word	0x20000e20
 8007f8c:	20000e34 	.word	0x20000e34
 8007f90:	20000e48 	.word	0x20000e48
 8007f94:	20000e4c 	.word	0x20000e4c
 8007f98:	20000efc 	.word	0x20000efc
 8007f9c:	20000e5c 	.word	0x20000e5c
 8007fa0:	08008630 	.word	0x08008630

08007fa4 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8007fa4:	b580      	push	{r7, lr}
 8007fa6:	b084      	sub	sp, #16
 8007fa8:	af00      	add	r7, sp, #0
 8007faa:	60f8      	str	r0, [r7, #12]
 8007fac:	60b9      	str	r1, [r7, #8]
 8007fae:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 8007fb0:	68fb      	ldr	r3, [r7, #12]
 8007fb2:	3b04      	subs	r3, #4
 8007fb4:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8007fb6:	68fb      	ldr	r3, [r7, #12]
 8007fb8:	2280      	movs	r2, #128	@ 0x80
 8007fba:	0452      	lsls	r2, r2, #17
 8007fbc:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8007fbe:	68fb      	ldr	r3, [r7, #12]
 8007fc0:	3b04      	subs	r3, #4
 8007fc2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pxCode;	/* PC */
 8007fc4:	68ba      	ldr	r2, [r7, #8]
 8007fc6:	68fb      	ldr	r3, [r7, #12]
 8007fc8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8007fca:	68fb      	ldr	r3, [r7, #12]
 8007fcc:	3b04      	subs	r3, #4
 8007fce:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8007fd0:	4a08      	ldr	r2, [pc, #32]	@ (8007ff4 <pxPortInitialiseStack+0x50>)
 8007fd2:	68fb      	ldr	r3, [r7, #12]
 8007fd4:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8007fd6:	68fb      	ldr	r3, [r7, #12]
 8007fd8:	3b14      	subs	r3, #20
 8007fda:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8007fdc:	687a      	ldr	r2, [r7, #4]
 8007fde:	68fb      	ldr	r3, [r7, #12]
 8007fe0:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8; /* R11..R4. */
 8007fe2:	68fb      	ldr	r3, [r7, #12]
 8007fe4:	3b20      	subs	r3, #32
 8007fe6:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8007fe8:	68fb      	ldr	r3, [r7, #12]
}
 8007fea:	0018      	movs	r0, r3
 8007fec:	46bd      	mov	sp, r7
 8007fee:	b004      	add	sp, #16
 8007ff0:	bd80      	pop	{r7, pc}
 8007ff2:	46c0      	nop			@ (mov r8, r8)
 8007ff4:	08007ff9 	.word	0x08007ff9

08007ff8 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8007ff8:	b580      	push	{r7, lr}
 8007ffa:	b082      	sub	sp, #8
 8007ffc:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 8007ffe:	2300      	movs	r3, #0
 8008000:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8008002:	4b08      	ldr	r3, [pc, #32]	@ (8008024 <prvTaskExitError+0x2c>)
 8008004:	681b      	ldr	r3, [r3, #0]
 8008006:	3301      	adds	r3, #1
 8008008:	d002      	beq.n	8008010 <prvTaskExitError+0x18>
 800800a:	b672      	cpsid	i
 800800c:	46c0      	nop			@ (mov r8, r8)
 800800e:	e7fd      	b.n	800800c <prvTaskExitError+0x14>
	portDISABLE_INTERRUPTS();
 8008010:	b672      	cpsid	i
	while( ulDummy == 0 )
 8008012:	46c0      	nop			@ (mov r8, r8)
 8008014:	687b      	ldr	r3, [r7, #4]
 8008016:	2b00      	cmp	r3, #0
 8008018:	d0fc      	beq.n	8008014 <prvTaskExitError+0x1c>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800801a:	46c0      	nop			@ (mov r8, r8)
 800801c:	46c0      	nop			@ (mov r8, r8)
 800801e:	46bd      	mov	sp, r7
 8008020:	b002      	add	sp, #8
 8008022:	bd80      	pop	{r7, pc}
 8008024:	2000000c 	.word	0x2000000c

08008028 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
 8008028:	b580      	push	{r7, lr}
 800802a:	af00      	add	r7, sp, #0
	/* This function is no longer used, but retained for backward
	compatibility. */
}
 800802c:	46c0      	nop			@ (mov r8, r8)
 800802e:	46bd      	mov	sp, r7
 8008030:	bd80      	pop	{r7, pc}
	...

08008040 <vPortStartFirstTask>:
void vPortStartFirstTask( void )
{
	/* The MSP stack is not reset as, unlike on M3/4 parts, there is no vector
	table offset register that can be used to locate the initial stack value.
	Not all M0 parts have the application vector table at address 0. */
	__asm volatile(
 8008040:	4a0b      	ldr	r2, [pc, #44]	@ (8008070 <pxCurrentTCBConst2>)
 8008042:	6813      	ldr	r3, [r2, #0]
 8008044:	6818      	ldr	r0, [r3, #0]
 8008046:	3020      	adds	r0, #32
 8008048:	f380 8809 	msr	PSP, r0
 800804c:	2002      	movs	r0, #2
 800804e:	f380 8814 	msr	CONTROL, r0
 8008052:	f3bf 8f6f 	isb	sy
 8008056:	bc3f      	pop	{r0, r1, r2, r3, r4, r5}
 8008058:	46ae      	mov	lr, r5
 800805a:	bc08      	pop	{r3}
 800805c:	bc04      	pop	{r2}
 800805e:	b662      	cpsie	i
 8008060:	4718      	bx	r3
 8008062:	46c0      	nop			@ (mov r8, r8)
 8008064:	46c0      	nop			@ (mov r8, r8)
 8008066:	46c0      	nop			@ (mov r8, r8)
 8008068:	46c0      	nop			@ (mov r8, r8)
 800806a:	46c0      	nop			@ (mov r8, r8)
 800806c:	46c0      	nop			@ (mov r8, r8)
 800806e:	46c0      	nop			@ (mov r8, r8)

08008070 <pxCurrentTCBConst2>:
 8008070:	20000920 	.word	0x20000920
	"	bx   r3						\n" /* Finally, jump to the user defined task code. */
	"								\n"
	"	.align 4					\n"
	"pxCurrentTCBConst2: .word pxCurrentTCB	  "
				  );
}
 8008074:	46c0      	nop			@ (mov r8, r8)
 8008076:	46c0      	nop			@ (mov r8, r8)

08008078 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8008078:	b580      	push	{r7, lr}
 800807a:	af00      	add	r7, sp, #0
	/* Make PendSV, CallSV and SysTick the same priority as the kernel. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800807c:	4b0e      	ldr	r3, [pc, #56]	@ (80080b8 <xPortStartScheduler+0x40>)
 800807e:	681a      	ldr	r2, [r3, #0]
 8008080:	4b0d      	ldr	r3, [pc, #52]	@ (80080b8 <xPortStartScheduler+0x40>)
 8008082:	21ff      	movs	r1, #255	@ 0xff
 8008084:	0409      	lsls	r1, r1, #16
 8008086:	430a      	orrs	r2, r1
 8008088:	601a      	str	r2, [r3, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800808a:	4b0b      	ldr	r3, [pc, #44]	@ (80080b8 <xPortStartScheduler+0x40>)
 800808c:	681a      	ldr	r2, [r3, #0]
 800808e:	4b0a      	ldr	r3, [pc, #40]	@ (80080b8 <xPortStartScheduler+0x40>)
 8008090:	21ff      	movs	r1, #255	@ 0xff
 8008092:	0609      	lsls	r1, r1, #24
 8008094:	430a      	orrs	r2, r1
 8008096:	601a      	str	r2, [r3, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8008098:	f000 f898 	bl	80081cc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800809c:	4b07      	ldr	r3, [pc, #28]	@ (80080bc <xPortStartScheduler+0x44>)
 800809e:	2200      	movs	r2, #0
 80080a0:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	vPortStartFirstTask();
 80080a2:	f7ff ffcd 	bl	8008040 <vPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80080a6:	f7ff f95f 	bl	8007368 <vTaskSwitchContext>
	prvTaskExitError();
 80080aa:	f7ff ffa5 	bl	8007ff8 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80080ae:	2300      	movs	r3, #0
}
 80080b0:	0018      	movs	r0, r3
 80080b2:	46bd      	mov	sp, r7
 80080b4:	bd80      	pop	{r7, pc}
 80080b6:	46c0      	nop			@ (mov r8, r8)
 80080b8:	e000ed20 	.word	0xe000ed20
 80080bc:	2000000c 	.word	0x2000000c

080080c0 <vPortYield>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortYield( void )
{
 80080c0:	b580      	push	{r7, lr}
 80080c2:	af00      	add	r7, sp, #0
	/* Set a PendSV to request a context switch. */
	portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80080c4:	4b05      	ldr	r3, [pc, #20]	@ (80080dc <vPortYield+0x1c>)
 80080c6:	2280      	movs	r2, #128	@ 0x80
 80080c8:	0552      	lsls	r2, r2, #21
 80080ca:	601a      	str	r2, [r3, #0]

	/* Barriers are normally not required but do ensure the code is completely
	within the specified behaviour for the architecture. */
	__asm volatile( "dsb" ::: "memory" );
 80080cc:	f3bf 8f4f 	dsb	sy
	__asm volatile( "isb" );
 80080d0:	f3bf 8f6f 	isb	sy
}
 80080d4:	46c0      	nop			@ (mov r8, r8)
 80080d6:	46bd      	mov	sp, r7
 80080d8:	bd80      	pop	{r7, pc}
 80080da:	46c0      	nop			@ (mov r8, r8)
 80080dc:	e000ed04 	.word	0xe000ed04

080080e0 <vPortEnterCritical>:
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80080e0:	b580      	push	{r7, lr}
 80080e2:	af00      	add	r7, sp, #0
	portDISABLE_INTERRUPTS();
 80080e4:	b672      	cpsid	i
	uxCriticalNesting++;
 80080e6:	4b06      	ldr	r3, [pc, #24]	@ (8008100 <vPortEnterCritical+0x20>)
 80080e8:	681b      	ldr	r3, [r3, #0]
 80080ea:	1c5a      	adds	r2, r3, #1
 80080ec:	4b04      	ldr	r3, [pc, #16]	@ (8008100 <vPortEnterCritical+0x20>)
 80080ee:	601a      	str	r2, [r3, #0]
	__asm volatile( "dsb" ::: "memory" );
 80080f0:	f3bf 8f4f 	dsb	sy
	__asm volatile( "isb" );
 80080f4:	f3bf 8f6f 	isb	sy
}
 80080f8:	46c0      	nop			@ (mov r8, r8)
 80080fa:	46bd      	mov	sp, r7
 80080fc:	bd80      	pop	{r7, pc}
 80080fe:	46c0      	nop			@ (mov r8, r8)
 8008100:	2000000c 	.word	0x2000000c

08008104 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8008104:	b580      	push	{r7, lr}
 8008106:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8008108:	4b09      	ldr	r3, [pc, #36]	@ (8008130 <vPortExitCritical+0x2c>)
 800810a:	681b      	ldr	r3, [r3, #0]
 800810c:	2b00      	cmp	r3, #0
 800810e:	d102      	bne.n	8008116 <vPortExitCritical+0x12>
 8008110:	b672      	cpsid	i
 8008112:	46c0      	nop			@ (mov r8, r8)
 8008114:	e7fd      	b.n	8008112 <vPortExitCritical+0xe>
	uxCriticalNesting--;
 8008116:	4b06      	ldr	r3, [pc, #24]	@ (8008130 <vPortExitCritical+0x2c>)
 8008118:	681b      	ldr	r3, [r3, #0]
 800811a:	1e5a      	subs	r2, r3, #1
 800811c:	4b04      	ldr	r3, [pc, #16]	@ (8008130 <vPortExitCritical+0x2c>)
 800811e:	601a      	str	r2, [r3, #0]
	if( uxCriticalNesting == 0 )
 8008120:	4b03      	ldr	r3, [pc, #12]	@ (8008130 <vPortExitCritical+0x2c>)
 8008122:	681b      	ldr	r3, [r3, #0]
 8008124:	2b00      	cmp	r3, #0
 8008126:	d100      	bne.n	800812a <vPortExitCritical+0x26>
	{
		portENABLE_INTERRUPTS();
 8008128:	b662      	cpsie	i
	}
}
 800812a:	46c0      	nop			@ (mov r8, r8)
 800812c:	46bd      	mov	sp, r7
 800812e:	bd80      	pop	{r7, pc}
 8008130:	2000000c 	.word	0x2000000c

08008134 <ulSetInterruptMaskFromISR>:
/*-----------------------------------------------------------*/

uint32_t ulSetInterruptMaskFromISR( void )
{
	__asm volatile(
 8008134:	f3ef 8010 	mrs	r0, PRIMASK
 8008138:	b672      	cpsid	i
 800813a:	4770      	bx	lr
					" mrs r0, PRIMASK	\n"
					" cpsid i			\n"
					" bx lr				  "
					::: "memory"
				  );
}
 800813c:	46c0      	nop			@ (mov r8, r8)
 800813e:	0018      	movs	r0, r3

08008140 <vClearInterruptMaskFromISR>:
/*-----------------------------------------------------------*/

void vClearInterruptMaskFromISR( __attribute__( ( unused ) ) uint32_t ulMask )
{
	__asm volatile(
 8008140:	f380 8810 	msr	PRIMASK, r0
 8008144:	4770      	bx	lr
					" msr PRIMASK, r0	\n"
					" bx lr				  "
					::: "memory"
				  );
}
 8008146:	46c0      	nop			@ (mov r8, r8)
	...

08008150 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8008150:	f3ef 8009 	mrs	r0, PSP
 8008154:	4b0e      	ldr	r3, [pc, #56]	@ (8008190 <pxCurrentTCBConst>)
 8008156:	681a      	ldr	r2, [r3, #0]
 8008158:	3820      	subs	r0, #32
 800815a:	6010      	str	r0, [r2, #0]
 800815c:	c0f0      	stmia	r0!, {r4, r5, r6, r7}
 800815e:	4644      	mov	r4, r8
 8008160:	464d      	mov	r5, r9
 8008162:	4656      	mov	r6, sl
 8008164:	465f      	mov	r7, fp
 8008166:	c0f0      	stmia	r0!, {r4, r5, r6, r7}
 8008168:	b508      	push	{r3, lr}
 800816a:	b672      	cpsid	i
 800816c:	f7ff f8fc 	bl	8007368 <vTaskSwitchContext>
 8008170:	b662      	cpsie	i
 8008172:	bc0c      	pop	{r2, r3}
 8008174:	6811      	ldr	r1, [r2, #0]
 8008176:	6808      	ldr	r0, [r1, #0]
 8008178:	3010      	adds	r0, #16
 800817a:	c8f0      	ldmia	r0!, {r4, r5, r6, r7}
 800817c:	46a0      	mov	r8, r4
 800817e:	46a9      	mov	r9, r5
 8008180:	46b2      	mov	sl, r6
 8008182:	46bb      	mov	fp, r7
 8008184:	f380 8809 	msr	PSP, r0
 8008188:	3820      	subs	r0, #32
 800818a:	c8f0      	ldmia	r0!, {r4, r5, r6, r7}
 800818c:	4718      	bx	r3
 800818e:	46c0      	nop			@ (mov r8, r8)

08008190 <pxCurrentTCBConst>:
 8008190:	20000920 	.word	0x20000920
	"	bx r3								\n"
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	  "
	);
}
 8008194:	46c0      	nop			@ (mov r8, r8)
 8008196:	46c0      	nop			@ (mov r8, r8)

08008198 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8008198:	b580      	push	{r7, lr}
 800819a:	b082      	sub	sp, #8
 800819c:	af00      	add	r7, sp, #0
uint32_t ulPreviousMask;

	ulPreviousMask = portSET_INTERRUPT_MASK_FROM_ISR();
 800819e:	f7ff ffc9 	bl	8008134 <ulSetInterruptMaskFromISR>
 80081a2:	0003      	movs	r3, r0
 80081a4:	607b      	str	r3, [r7, #4]
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80081a6:	f7ff f82f 	bl	8007208 <xTaskIncrementTick>
 80081aa:	1e03      	subs	r3, r0, #0
 80081ac:	d003      	beq.n	80081b6 <xPortSysTickHandler+0x1e>
		{
			/* Pend a context switch. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80081ae:	4b06      	ldr	r3, [pc, #24]	@ (80081c8 <xPortSysTickHandler+0x30>)
 80081b0:	2280      	movs	r2, #128	@ 0x80
 80081b2:	0552      	lsls	r2, r2, #21
 80081b4:	601a      	str	r2, [r3, #0]
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( ulPreviousMask );
 80081b6:	687b      	ldr	r3, [r7, #4]
 80081b8:	0018      	movs	r0, r3
 80081ba:	f7ff ffc1 	bl	8008140 <vClearInterruptMaskFromISR>
}
 80081be:	46c0      	nop			@ (mov r8, r8)
 80081c0:	46bd      	mov	sp, r7
 80081c2:	b002      	add	sp, #8
 80081c4:	bd80      	pop	{r7, pc}
 80081c6:	46c0      	nop			@ (mov r8, r8)
 80081c8:	e000ed04 	.word	0xe000ed04

080081cc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80081cc:	b580      	push	{r7, lr}
 80081ce:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR;
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and reset the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80081d0:	4b0b      	ldr	r3, [pc, #44]	@ (8008200 <vPortSetupTimerInterrupt+0x34>)
 80081d2:	2200      	movs	r2, #0
 80081d4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80081d6:	4b0b      	ldr	r3, [pc, #44]	@ (8008204 <vPortSetupTimerInterrupt+0x38>)
 80081d8:	2200      	movs	r2, #0
 80081da:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configCPU_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80081dc:	4b0a      	ldr	r3, [pc, #40]	@ (8008208 <vPortSetupTimerInterrupt+0x3c>)
 80081de:	681b      	ldr	r3, [r3, #0]
 80081e0:	22fa      	movs	r2, #250	@ 0xfa
 80081e2:	0091      	lsls	r1, r2, #2
 80081e4:	0018      	movs	r0, r3
 80081e6:	f7f7 ff8f 	bl	8000108 <__udivsi3>
 80081ea:	0003      	movs	r3, r0
 80081ec:	001a      	movs	r2, r3
 80081ee:	4b07      	ldr	r3, [pc, #28]	@ (800820c <vPortSetupTimerInterrupt+0x40>)
 80081f0:	3a01      	subs	r2, #1
 80081f2:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CTRL_REG = portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT;
 80081f4:	4b02      	ldr	r3, [pc, #8]	@ (8008200 <vPortSetupTimerInterrupt+0x34>)
 80081f6:	2207      	movs	r2, #7
 80081f8:	601a      	str	r2, [r3, #0]
}
 80081fa:	46c0      	nop			@ (mov r8, r8)
 80081fc:	46bd      	mov	sp, r7
 80081fe:	bd80      	pop	{r7, pc}
 8008200:	e000e010 	.word	0xe000e010
 8008204:	e000e018 	.word	0xe000e018
 8008208:	20000000 	.word	0x20000000
 800820c:	e000e014 	.word	0xe000e014

08008210 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8008210:	b580      	push	{r7, lr}
 8008212:	b086      	sub	sp, #24
 8008214:	af00      	add	r7, sp, #0
 8008216:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8008218:	2300      	movs	r3, #0
 800821a:	60fb      	str	r3, [r7, #12]

	vTaskSuspendAll();
 800821c:	f7fe ff4e 	bl	80070bc <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8008220:	4b4d      	ldr	r3, [pc, #308]	@ (8008358 <pvPortMalloc+0x148>)
 8008222:	681b      	ldr	r3, [r3, #0]
 8008224:	2b00      	cmp	r3, #0
 8008226:	d101      	bne.n	800822c <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8008228:	f000 f8f2 	bl	8008410 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800822c:	4b4b      	ldr	r3, [pc, #300]	@ (800835c <pvPortMalloc+0x14c>)
 800822e:	681b      	ldr	r3, [r3, #0]
 8008230:	687a      	ldr	r2, [r7, #4]
 8008232:	4013      	ands	r3, r2
 8008234:	d000      	beq.n	8008238 <pvPortMalloc+0x28>
 8008236:	e080      	b.n	800833a <pvPortMalloc+0x12a>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8008238:	687b      	ldr	r3, [r7, #4]
 800823a:	2b00      	cmp	r3, #0
 800823c:	d013      	beq.n	8008266 <pvPortMalloc+0x56>
			{
				xWantedSize += xHeapStructSize;
 800823e:	2208      	movs	r2, #8
 8008240:	687b      	ldr	r3, [r7, #4]
 8008242:	189b      	adds	r3, r3, r2
 8008244:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8008246:	687b      	ldr	r3, [r7, #4]
 8008248:	2207      	movs	r2, #7
 800824a:	4013      	ands	r3, r2
 800824c:	d00b      	beq.n	8008266 <pvPortMalloc+0x56>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800824e:	687b      	ldr	r3, [r7, #4]
 8008250:	2207      	movs	r2, #7
 8008252:	4393      	bics	r3, r2
 8008254:	3308      	adds	r3, #8
 8008256:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008258:	687b      	ldr	r3, [r7, #4]
 800825a:	2207      	movs	r2, #7
 800825c:	4013      	ands	r3, r2
 800825e:	d002      	beq.n	8008266 <pvPortMalloc+0x56>
 8008260:	b672      	cpsid	i
 8008262:	46c0      	nop			@ (mov r8, r8)
 8008264:	e7fd      	b.n	8008262 <pvPortMalloc+0x52>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8008266:	687b      	ldr	r3, [r7, #4]
 8008268:	2b00      	cmp	r3, #0
 800826a:	d066      	beq.n	800833a <pvPortMalloc+0x12a>
 800826c:	4b3c      	ldr	r3, [pc, #240]	@ (8008360 <pvPortMalloc+0x150>)
 800826e:	681b      	ldr	r3, [r3, #0]
 8008270:	687a      	ldr	r2, [r7, #4]
 8008272:	429a      	cmp	r2, r3
 8008274:	d861      	bhi.n	800833a <pvPortMalloc+0x12a>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8008276:	4b3b      	ldr	r3, [pc, #236]	@ (8008364 <pvPortMalloc+0x154>)
 8008278:	613b      	str	r3, [r7, #16]
				pxBlock = xStart.pxNextFreeBlock;
 800827a:	4b3a      	ldr	r3, [pc, #232]	@ (8008364 <pvPortMalloc+0x154>)
 800827c:	681b      	ldr	r3, [r3, #0]
 800827e:	617b      	str	r3, [r7, #20]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8008280:	e004      	b.n	800828c <pvPortMalloc+0x7c>
				{
					pxPreviousBlock = pxBlock;
 8008282:	697b      	ldr	r3, [r7, #20]
 8008284:	613b      	str	r3, [r7, #16]
					pxBlock = pxBlock->pxNextFreeBlock;
 8008286:	697b      	ldr	r3, [r7, #20]
 8008288:	681b      	ldr	r3, [r3, #0]
 800828a:	617b      	str	r3, [r7, #20]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800828c:	697b      	ldr	r3, [r7, #20]
 800828e:	685b      	ldr	r3, [r3, #4]
 8008290:	687a      	ldr	r2, [r7, #4]
 8008292:	429a      	cmp	r2, r3
 8008294:	d903      	bls.n	800829e <pvPortMalloc+0x8e>
 8008296:	697b      	ldr	r3, [r7, #20]
 8008298:	681b      	ldr	r3, [r3, #0]
 800829a:	2b00      	cmp	r3, #0
 800829c:	d1f1      	bne.n	8008282 <pvPortMalloc+0x72>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800829e:	4b2e      	ldr	r3, [pc, #184]	@ (8008358 <pvPortMalloc+0x148>)
 80082a0:	681b      	ldr	r3, [r3, #0]
 80082a2:	697a      	ldr	r2, [r7, #20]
 80082a4:	429a      	cmp	r2, r3
 80082a6:	d048      	beq.n	800833a <pvPortMalloc+0x12a>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80082a8:	693b      	ldr	r3, [r7, #16]
 80082aa:	681b      	ldr	r3, [r3, #0]
 80082ac:	2208      	movs	r2, #8
 80082ae:	189b      	adds	r3, r3, r2
 80082b0:	60fb      	str	r3, [r7, #12]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80082b2:	697b      	ldr	r3, [r7, #20]
 80082b4:	681a      	ldr	r2, [r3, #0]
 80082b6:	693b      	ldr	r3, [r7, #16]
 80082b8:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80082ba:	697b      	ldr	r3, [r7, #20]
 80082bc:	685a      	ldr	r2, [r3, #4]
 80082be:	687b      	ldr	r3, [r7, #4]
 80082c0:	1ad2      	subs	r2, r2, r3
 80082c2:	2308      	movs	r3, #8
 80082c4:	005b      	lsls	r3, r3, #1
 80082c6:	429a      	cmp	r2, r3
 80082c8:	d917      	bls.n	80082fa <pvPortMalloc+0xea>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80082ca:	697a      	ldr	r2, [r7, #20]
 80082cc:	687b      	ldr	r3, [r7, #4]
 80082ce:	18d3      	adds	r3, r2, r3
 80082d0:	60bb      	str	r3, [r7, #8]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80082d2:	68bb      	ldr	r3, [r7, #8]
 80082d4:	2207      	movs	r2, #7
 80082d6:	4013      	ands	r3, r2
 80082d8:	d002      	beq.n	80082e0 <pvPortMalloc+0xd0>
 80082da:	b672      	cpsid	i
 80082dc:	46c0      	nop			@ (mov r8, r8)
 80082de:	e7fd      	b.n	80082dc <pvPortMalloc+0xcc>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80082e0:	697b      	ldr	r3, [r7, #20]
 80082e2:	685a      	ldr	r2, [r3, #4]
 80082e4:	687b      	ldr	r3, [r7, #4]
 80082e6:	1ad2      	subs	r2, r2, r3
 80082e8:	68bb      	ldr	r3, [r7, #8]
 80082ea:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80082ec:	697b      	ldr	r3, [r7, #20]
 80082ee:	687a      	ldr	r2, [r7, #4]
 80082f0:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80082f2:	68bb      	ldr	r3, [r7, #8]
 80082f4:	0018      	movs	r0, r3
 80082f6:	f000 f8eb 	bl	80084d0 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80082fa:	4b19      	ldr	r3, [pc, #100]	@ (8008360 <pvPortMalloc+0x150>)
 80082fc:	681a      	ldr	r2, [r3, #0]
 80082fe:	697b      	ldr	r3, [r7, #20]
 8008300:	685b      	ldr	r3, [r3, #4]
 8008302:	1ad2      	subs	r2, r2, r3
 8008304:	4b16      	ldr	r3, [pc, #88]	@ (8008360 <pvPortMalloc+0x150>)
 8008306:	601a      	str	r2, [r3, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8008308:	4b15      	ldr	r3, [pc, #84]	@ (8008360 <pvPortMalloc+0x150>)
 800830a:	681a      	ldr	r2, [r3, #0]
 800830c:	4b16      	ldr	r3, [pc, #88]	@ (8008368 <pvPortMalloc+0x158>)
 800830e:	681b      	ldr	r3, [r3, #0]
 8008310:	429a      	cmp	r2, r3
 8008312:	d203      	bcs.n	800831c <pvPortMalloc+0x10c>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8008314:	4b12      	ldr	r3, [pc, #72]	@ (8008360 <pvPortMalloc+0x150>)
 8008316:	681a      	ldr	r2, [r3, #0]
 8008318:	4b13      	ldr	r3, [pc, #76]	@ (8008368 <pvPortMalloc+0x158>)
 800831a:	601a      	str	r2, [r3, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800831c:	697b      	ldr	r3, [r7, #20]
 800831e:	685a      	ldr	r2, [r3, #4]
 8008320:	4b0e      	ldr	r3, [pc, #56]	@ (800835c <pvPortMalloc+0x14c>)
 8008322:	681b      	ldr	r3, [r3, #0]
 8008324:	431a      	orrs	r2, r3
 8008326:	697b      	ldr	r3, [r7, #20]
 8008328:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800832a:	697b      	ldr	r3, [r7, #20]
 800832c:	2200      	movs	r2, #0
 800832e:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8008330:	4b0e      	ldr	r3, [pc, #56]	@ (800836c <pvPortMalloc+0x15c>)
 8008332:	681b      	ldr	r3, [r3, #0]
 8008334:	1c5a      	adds	r2, r3, #1
 8008336:	4b0d      	ldr	r3, [pc, #52]	@ (800836c <pvPortMalloc+0x15c>)
 8008338:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800833a:	f7fe fecb 	bl	80070d4 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800833e:	68fb      	ldr	r3, [r7, #12]
 8008340:	2207      	movs	r2, #7
 8008342:	4013      	ands	r3, r2
 8008344:	d002      	beq.n	800834c <pvPortMalloc+0x13c>
 8008346:	b672      	cpsid	i
 8008348:	46c0      	nop			@ (mov r8, r8)
 800834a:	e7fd      	b.n	8008348 <pvPortMalloc+0x138>
	return pvReturn;
 800834c:	68fb      	ldr	r3, [r7, #12]
}
 800834e:	0018      	movs	r0, r3
 8008350:	46bd      	mov	sp, r7
 8008352:	b006      	add	sp, #24
 8008354:	bd80      	pop	{r7, pc}
 8008356:	46c0      	nop			@ (mov r8, r8)
 8008358:	20001b54 	.word	0x20001b54
 800835c:	20001b68 	.word	0x20001b68
 8008360:	20001b58 	.word	0x20001b58
 8008364:	20001b4c 	.word	0x20001b4c
 8008368:	20001b5c 	.word	0x20001b5c
 800836c:	20001b60 	.word	0x20001b60

08008370 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8008370:	b580      	push	{r7, lr}
 8008372:	b084      	sub	sp, #16
 8008374:	af00      	add	r7, sp, #0
 8008376:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8008378:	687b      	ldr	r3, [r7, #4]
 800837a:	60fb      	str	r3, [r7, #12]
BlockLink_t *pxLink;

	if( pv != NULL )
 800837c:	687b      	ldr	r3, [r7, #4]
 800837e:	2b00      	cmp	r3, #0
 8008380:	d03c      	beq.n	80083fc <vPortFree+0x8c>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8008382:	2308      	movs	r3, #8
 8008384:	425b      	negs	r3, r3
 8008386:	68fa      	ldr	r2, [r7, #12]
 8008388:	18d3      	adds	r3, r2, r3
 800838a:	60fb      	str	r3, [r7, #12]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800838c:	68fb      	ldr	r3, [r7, #12]
 800838e:	60bb      	str	r3, [r7, #8]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8008390:	68bb      	ldr	r3, [r7, #8]
 8008392:	685a      	ldr	r2, [r3, #4]
 8008394:	4b1b      	ldr	r3, [pc, #108]	@ (8008404 <vPortFree+0x94>)
 8008396:	681b      	ldr	r3, [r3, #0]
 8008398:	4013      	ands	r3, r2
 800839a:	d102      	bne.n	80083a2 <vPortFree+0x32>
 800839c:	b672      	cpsid	i
 800839e:	46c0      	nop			@ (mov r8, r8)
 80083a0:	e7fd      	b.n	800839e <vPortFree+0x2e>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80083a2:	68bb      	ldr	r3, [r7, #8]
 80083a4:	681b      	ldr	r3, [r3, #0]
 80083a6:	2b00      	cmp	r3, #0
 80083a8:	d002      	beq.n	80083b0 <vPortFree+0x40>
 80083aa:	b672      	cpsid	i
 80083ac:	46c0      	nop			@ (mov r8, r8)
 80083ae:	e7fd      	b.n	80083ac <vPortFree+0x3c>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80083b0:	68bb      	ldr	r3, [r7, #8]
 80083b2:	685a      	ldr	r2, [r3, #4]
 80083b4:	4b13      	ldr	r3, [pc, #76]	@ (8008404 <vPortFree+0x94>)
 80083b6:	681b      	ldr	r3, [r3, #0]
 80083b8:	4013      	ands	r3, r2
 80083ba:	d01f      	beq.n	80083fc <vPortFree+0x8c>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80083bc:	68bb      	ldr	r3, [r7, #8]
 80083be:	681b      	ldr	r3, [r3, #0]
 80083c0:	2b00      	cmp	r3, #0
 80083c2:	d11b      	bne.n	80083fc <vPortFree+0x8c>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80083c4:	68bb      	ldr	r3, [r7, #8]
 80083c6:	685a      	ldr	r2, [r3, #4]
 80083c8:	4b0e      	ldr	r3, [pc, #56]	@ (8008404 <vPortFree+0x94>)
 80083ca:	681b      	ldr	r3, [r3, #0]
 80083cc:	43db      	mvns	r3, r3
 80083ce:	401a      	ands	r2, r3
 80083d0:	68bb      	ldr	r3, [r7, #8]
 80083d2:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80083d4:	f7fe fe72 	bl	80070bc <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80083d8:	68bb      	ldr	r3, [r7, #8]
 80083da:	685a      	ldr	r2, [r3, #4]
 80083dc:	4b0a      	ldr	r3, [pc, #40]	@ (8008408 <vPortFree+0x98>)
 80083de:	681b      	ldr	r3, [r3, #0]
 80083e0:	18d2      	adds	r2, r2, r3
 80083e2:	4b09      	ldr	r3, [pc, #36]	@ (8008408 <vPortFree+0x98>)
 80083e4:	601a      	str	r2, [r3, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80083e6:	68bb      	ldr	r3, [r7, #8]
 80083e8:	0018      	movs	r0, r3
 80083ea:	f000 f871 	bl	80084d0 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 80083ee:	4b07      	ldr	r3, [pc, #28]	@ (800840c <vPortFree+0x9c>)
 80083f0:	681b      	ldr	r3, [r3, #0]
 80083f2:	1c5a      	adds	r2, r3, #1
 80083f4:	4b05      	ldr	r3, [pc, #20]	@ (800840c <vPortFree+0x9c>)
 80083f6:	601a      	str	r2, [r3, #0]
				}
				( void ) xTaskResumeAll();
 80083f8:	f7fe fe6c 	bl	80070d4 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80083fc:	46c0      	nop			@ (mov r8, r8)
 80083fe:	46bd      	mov	sp, r7
 8008400:	b004      	add	sp, #16
 8008402:	bd80      	pop	{r7, pc}
 8008404:	20001b68 	.word	0x20001b68
 8008408:	20001b58 	.word	0x20001b58
 800840c:	20001b64 	.word	0x20001b64

08008410 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8008410:	b580      	push	{r7, lr}
 8008412:	b084      	sub	sp, #16
 8008414:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8008416:	23c0      	movs	r3, #192	@ 0xc0
 8008418:	011b      	lsls	r3, r3, #4
 800841a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800841c:	4b26      	ldr	r3, [pc, #152]	@ (80084b8 <prvHeapInit+0xa8>)
 800841e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8008420:	68fb      	ldr	r3, [r7, #12]
 8008422:	2207      	movs	r2, #7
 8008424:	4013      	ands	r3, r2
 8008426:	d00c      	beq.n	8008442 <prvHeapInit+0x32>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8008428:	68fb      	ldr	r3, [r7, #12]
 800842a:	3307      	adds	r3, #7
 800842c:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800842e:	68fb      	ldr	r3, [r7, #12]
 8008430:	2207      	movs	r2, #7
 8008432:	4393      	bics	r3, r2
 8008434:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8008436:	68ba      	ldr	r2, [r7, #8]
 8008438:	68fb      	ldr	r3, [r7, #12]
 800843a:	1ad2      	subs	r2, r2, r3
 800843c:	4b1e      	ldr	r3, [pc, #120]	@ (80084b8 <prvHeapInit+0xa8>)
 800843e:	18d3      	adds	r3, r2, r3
 8008440:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8008442:	68fb      	ldr	r3, [r7, #12]
 8008444:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8008446:	4b1d      	ldr	r3, [pc, #116]	@ (80084bc <prvHeapInit+0xac>)
 8008448:	687a      	ldr	r2, [r7, #4]
 800844a:	601a      	str	r2, [r3, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800844c:	4b1b      	ldr	r3, [pc, #108]	@ (80084bc <prvHeapInit+0xac>)
 800844e:	2200      	movs	r2, #0
 8008450:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8008452:	687b      	ldr	r3, [r7, #4]
 8008454:	68ba      	ldr	r2, [r7, #8]
 8008456:	18d3      	adds	r3, r2, r3
 8008458:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800845a:	2208      	movs	r2, #8
 800845c:	68fb      	ldr	r3, [r7, #12]
 800845e:	1a9b      	subs	r3, r3, r2
 8008460:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008462:	68fb      	ldr	r3, [r7, #12]
 8008464:	2207      	movs	r2, #7
 8008466:	4393      	bics	r3, r2
 8008468:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800846a:	68fa      	ldr	r2, [r7, #12]
 800846c:	4b14      	ldr	r3, [pc, #80]	@ (80084c0 <prvHeapInit+0xb0>)
 800846e:	601a      	str	r2, [r3, #0]
	pxEnd->xBlockSize = 0;
 8008470:	4b13      	ldr	r3, [pc, #76]	@ (80084c0 <prvHeapInit+0xb0>)
 8008472:	681b      	ldr	r3, [r3, #0]
 8008474:	2200      	movs	r2, #0
 8008476:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8008478:	4b11      	ldr	r3, [pc, #68]	@ (80084c0 <prvHeapInit+0xb0>)
 800847a:	681b      	ldr	r3, [r3, #0]
 800847c:	2200      	movs	r2, #0
 800847e:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8008480:	687b      	ldr	r3, [r7, #4]
 8008482:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8008484:	683b      	ldr	r3, [r7, #0]
 8008486:	68fa      	ldr	r2, [r7, #12]
 8008488:	1ad2      	subs	r2, r2, r3
 800848a:	683b      	ldr	r3, [r7, #0]
 800848c:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800848e:	4b0c      	ldr	r3, [pc, #48]	@ (80084c0 <prvHeapInit+0xb0>)
 8008490:	681a      	ldr	r2, [r3, #0]
 8008492:	683b      	ldr	r3, [r7, #0]
 8008494:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008496:	683b      	ldr	r3, [r7, #0]
 8008498:	685a      	ldr	r2, [r3, #4]
 800849a:	4b0a      	ldr	r3, [pc, #40]	@ (80084c4 <prvHeapInit+0xb4>)
 800849c:	601a      	str	r2, [r3, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800849e:	683b      	ldr	r3, [r7, #0]
 80084a0:	685a      	ldr	r2, [r3, #4]
 80084a2:	4b09      	ldr	r3, [pc, #36]	@ (80084c8 <prvHeapInit+0xb8>)
 80084a4:	601a      	str	r2, [r3, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80084a6:	4b09      	ldr	r3, [pc, #36]	@ (80084cc <prvHeapInit+0xbc>)
 80084a8:	2280      	movs	r2, #128	@ 0x80
 80084aa:	0612      	lsls	r2, r2, #24
 80084ac:	601a      	str	r2, [r3, #0]
}
 80084ae:	46c0      	nop			@ (mov r8, r8)
 80084b0:	46bd      	mov	sp, r7
 80084b2:	b004      	add	sp, #16
 80084b4:	bd80      	pop	{r7, pc}
 80084b6:	46c0      	nop			@ (mov r8, r8)
 80084b8:	20000f4c 	.word	0x20000f4c
 80084bc:	20001b4c 	.word	0x20001b4c
 80084c0:	20001b54 	.word	0x20001b54
 80084c4:	20001b5c 	.word	0x20001b5c
 80084c8:	20001b58 	.word	0x20001b58
 80084cc:	20001b68 	.word	0x20001b68

080084d0 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80084d0:	b580      	push	{r7, lr}
 80084d2:	b084      	sub	sp, #16
 80084d4:	af00      	add	r7, sp, #0
 80084d6:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80084d8:	4b27      	ldr	r3, [pc, #156]	@ (8008578 <prvInsertBlockIntoFreeList+0xa8>)
 80084da:	60fb      	str	r3, [r7, #12]
 80084dc:	e002      	b.n	80084e4 <prvInsertBlockIntoFreeList+0x14>
 80084de:	68fb      	ldr	r3, [r7, #12]
 80084e0:	681b      	ldr	r3, [r3, #0]
 80084e2:	60fb      	str	r3, [r7, #12]
 80084e4:	68fb      	ldr	r3, [r7, #12]
 80084e6:	681b      	ldr	r3, [r3, #0]
 80084e8:	687a      	ldr	r2, [r7, #4]
 80084ea:	429a      	cmp	r2, r3
 80084ec:	d8f7      	bhi.n	80084de <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80084ee:	68fb      	ldr	r3, [r7, #12]
 80084f0:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80084f2:	68fb      	ldr	r3, [r7, #12]
 80084f4:	685b      	ldr	r3, [r3, #4]
 80084f6:	68ba      	ldr	r2, [r7, #8]
 80084f8:	18d3      	adds	r3, r2, r3
 80084fa:	687a      	ldr	r2, [r7, #4]
 80084fc:	429a      	cmp	r2, r3
 80084fe:	d108      	bne.n	8008512 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8008500:	68fb      	ldr	r3, [r7, #12]
 8008502:	685a      	ldr	r2, [r3, #4]
 8008504:	687b      	ldr	r3, [r7, #4]
 8008506:	685b      	ldr	r3, [r3, #4]
 8008508:	18d2      	adds	r2, r2, r3
 800850a:	68fb      	ldr	r3, [r7, #12]
 800850c:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800850e:	68fb      	ldr	r3, [r7, #12]
 8008510:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8008512:	687b      	ldr	r3, [r7, #4]
 8008514:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8008516:	687b      	ldr	r3, [r7, #4]
 8008518:	685b      	ldr	r3, [r3, #4]
 800851a:	68ba      	ldr	r2, [r7, #8]
 800851c:	18d2      	adds	r2, r2, r3
 800851e:	68fb      	ldr	r3, [r7, #12]
 8008520:	681b      	ldr	r3, [r3, #0]
 8008522:	429a      	cmp	r2, r3
 8008524:	d118      	bne.n	8008558 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8008526:	68fb      	ldr	r3, [r7, #12]
 8008528:	681a      	ldr	r2, [r3, #0]
 800852a:	4b14      	ldr	r3, [pc, #80]	@ (800857c <prvInsertBlockIntoFreeList+0xac>)
 800852c:	681b      	ldr	r3, [r3, #0]
 800852e:	429a      	cmp	r2, r3
 8008530:	d00d      	beq.n	800854e <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8008532:	687b      	ldr	r3, [r7, #4]
 8008534:	685a      	ldr	r2, [r3, #4]
 8008536:	68fb      	ldr	r3, [r7, #12]
 8008538:	681b      	ldr	r3, [r3, #0]
 800853a:	685b      	ldr	r3, [r3, #4]
 800853c:	18d2      	adds	r2, r2, r3
 800853e:	687b      	ldr	r3, [r7, #4]
 8008540:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8008542:	68fb      	ldr	r3, [r7, #12]
 8008544:	681b      	ldr	r3, [r3, #0]
 8008546:	681a      	ldr	r2, [r3, #0]
 8008548:	687b      	ldr	r3, [r7, #4]
 800854a:	601a      	str	r2, [r3, #0]
 800854c:	e008      	b.n	8008560 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800854e:	4b0b      	ldr	r3, [pc, #44]	@ (800857c <prvInsertBlockIntoFreeList+0xac>)
 8008550:	681a      	ldr	r2, [r3, #0]
 8008552:	687b      	ldr	r3, [r7, #4]
 8008554:	601a      	str	r2, [r3, #0]
 8008556:	e003      	b.n	8008560 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8008558:	68fb      	ldr	r3, [r7, #12]
 800855a:	681a      	ldr	r2, [r3, #0]
 800855c:	687b      	ldr	r3, [r7, #4]
 800855e:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8008560:	68fa      	ldr	r2, [r7, #12]
 8008562:	687b      	ldr	r3, [r7, #4]
 8008564:	429a      	cmp	r2, r3
 8008566:	d002      	beq.n	800856e <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8008568:	68fb      	ldr	r3, [r7, #12]
 800856a:	687a      	ldr	r2, [r7, #4]
 800856c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800856e:	46c0      	nop			@ (mov r8, r8)
 8008570:	46bd      	mov	sp, r7
 8008572:	b004      	add	sp, #16
 8008574:	bd80      	pop	{r7, pc}
 8008576:	46c0      	nop			@ (mov r8, r8)
 8008578:	20001b4c 	.word	0x20001b4c
 800857c:	20001b54 	.word	0x20001b54

08008580 <memset>:
 8008580:	0003      	movs	r3, r0
 8008582:	1882      	adds	r2, r0, r2
 8008584:	4293      	cmp	r3, r2
 8008586:	d100      	bne.n	800858a <memset+0xa>
 8008588:	4770      	bx	lr
 800858a:	7019      	strb	r1, [r3, #0]
 800858c:	3301      	adds	r3, #1
 800858e:	e7f9      	b.n	8008584 <memset+0x4>

08008590 <__libc_init_array>:
 8008590:	b570      	push	{r4, r5, r6, lr}
 8008592:	2600      	movs	r6, #0
 8008594:	4c0c      	ldr	r4, [pc, #48]	@ (80085c8 <__libc_init_array+0x38>)
 8008596:	4d0d      	ldr	r5, [pc, #52]	@ (80085cc <__libc_init_array+0x3c>)
 8008598:	1b64      	subs	r4, r4, r5
 800859a:	10a4      	asrs	r4, r4, #2
 800859c:	42a6      	cmp	r6, r4
 800859e:	d109      	bne.n	80085b4 <__libc_init_array+0x24>
 80085a0:	2600      	movs	r6, #0
 80085a2:	f000 f823 	bl	80085ec <_init>
 80085a6:	4c0a      	ldr	r4, [pc, #40]	@ (80085d0 <__libc_init_array+0x40>)
 80085a8:	4d0a      	ldr	r5, [pc, #40]	@ (80085d4 <__libc_init_array+0x44>)
 80085aa:	1b64      	subs	r4, r4, r5
 80085ac:	10a4      	asrs	r4, r4, #2
 80085ae:	42a6      	cmp	r6, r4
 80085b0:	d105      	bne.n	80085be <__libc_init_array+0x2e>
 80085b2:	bd70      	pop	{r4, r5, r6, pc}
 80085b4:	00b3      	lsls	r3, r6, #2
 80085b6:	58eb      	ldr	r3, [r5, r3]
 80085b8:	4798      	blx	r3
 80085ba:	3601      	adds	r6, #1
 80085bc:	e7ee      	b.n	800859c <__libc_init_array+0xc>
 80085be:	00b3      	lsls	r3, r6, #2
 80085c0:	58eb      	ldr	r3, [r5, r3]
 80085c2:	4798      	blx	r3
 80085c4:	3601      	adds	r6, #1
 80085c6:	e7f2      	b.n	80085ae <__libc_init_array+0x1e>
 80085c8:	080087a4 	.word	0x080087a4
 80085cc:	080087a4 	.word	0x080087a4
 80085d0:	080087a8 	.word	0x080087a8
 80085d4:	080087a4 	.word	0x080087a4

080085d8 <memcpy>:
 80085d8:	2300      	movs	r3, #0
 80085da:	b510      	push	{r4, lr}
 80085dc:	429a      	cmp	r2, r3
 80085de:	d100      	bne.n	80085e2 <memcpy+0xa>
 80085e0:	bd10      	pop	{r4, pc}
 80085e2:	5ccc      	ldrb	r4, [r1, r3]
 80085e4:	54c4      	strb	r4, [r0, r3]
 80085e6:	3301      	adds	r3, #1
 80085e8:	e7f8      	b.n	80085dc <memcpy+0x4>
	...

080085ec <_init>:
 80085ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80085ee:	46c0      	nop			@ (mov r8, r8)
 80085f0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80085f2:	bc08      	pop	{r3}
 80085f4:	469e      	mov	lr, r3
 80085f6:	4770      	bx	lr

080085f8 <_fini>:
 80085f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80085fa:	46c0      	nop			@ (mov r8, r8)
 80085fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80085fe:	bc08      	pop	{r3}
 8008600:	469e      	mov	lr, r3
 8008602:	4770      	bx	lr
