#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Wed Jun 22 10:30:15 2016
# Process ID: 31932
# Log file: /volume1/scratch/rdeclerc/repos/digital_platforms/hw/ip_repo/my_montgomery_1.0/hdl/vivado.log
# Journal file: /volume1/scratch/rdeclerc/repos/digital_platforms/hw/ip_repo/my_montgomery_1.0/hdl/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.xpr
launch_simulation
open_wave_config /volume1/scratch/rdeclerc/repos/digital_platforms/hw/src/wcfg/tb_sim_design_wrapper_behav1.wcfg
source tb_sim_design_wrapper.tcl
open_bd_design {/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/sim_design.bd}
delete_bd_objs [get_bd_intf_nets axis_to_bram_0_bram]
connect_bd_net [get_bd_pins axis_to_bram_0/bram_en] [get_bd_pins my_montgomery_0/bram_en]
connect_bd_net [get_bd_pins axis_to_bram_0/bram_din] [get_bd_pins my_montgomery_0/bram_din]
connect_bd_net [get_bd_pins axis_to_bram_0/bram_addr] [get_bd_pins my_montgomery_0/bram_addr]
connect_bd_net [get_bd_pins axis_to_bram_0/bram_we] [get_bd_pins my_montgomery_0/bram_we]
save_wave_config {/volume1/scratch/rdeclerc/repos/digital_platforms/hw/src/wcfg/tb_sim_design_wrapper_behav1.wcfg}
close_sim
launch_simulation
open_wave_config /volume1/scratch/rdeclerc/repos/digital_platforms/hw/src/wcfg/tb_sim_design_wrapper_behav1.wcfg
source tb_sim_design_wrapper.tcl
ipx::edit_ip_in_project -upgrade true -name my_montgomery_v1_0_project -directory /volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.tmp/my_montgomery_v1_0_project /volume1/scratch/rdeclerc/repos/digital_platforms/hw/ip_repo/my_montgomery_1.0/component.xml
update_compile_order -fileset sim_1
ipx::merge_project_changes hdl_parameters [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::check_integrity -quiet [ipx::current_core]
ipx::archive_core /volume1/scratch/rdeclerc/repos/digital_platforms/hw/ip_repo/my_montgomery_1.0/user.org_user_my_montgomery_1.0.zip [ipx::current_core]
current_project myproject
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
current_project my_montgomery_v1_0_project
current_project myproject
upgrade_ip -vlnv user.org:user:my_montgomery:1.0 [get_ips  sim_design_my_montgomery_0_0]
startgroup
endgroup
report_ip_status -name ip_status 
current_project my_montgomery_v1_0_project
ipx::add_user_parameter BRAM_WORD_COUNT [ipx::current_core]
set_property value_resolve_type user [ipx::get_user_parameters BRAM_WORD_COUNT -of_objects [ipx::current_core]]
ipgui::add_param -name {BRAM_WORD_COUNT} -component [ipx::current_core]
set_property widget {textEdit} [ipgui::get_guiparamspec -name "BRAM_WORD_COUNT" -component [ipx::current_core] ]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::check_integrity -quiet [ipx::current_core]
ipx::archive_core /volume1/scratch/rdeclerc/repos/digital_platforms/hw/ip_repo/my_montgomery_1.0/user.org_user_my_montgomery_1.0.zip [ipx::current_core]
current_project myproject
close_sim
launch_simulation
open_wave_config /volume1/scratch/rdeclerc/repos/digital_platforms/hw/src/wcfg/tb_sim_design_wrapper_behav1.wcfg
source tb_sim_design_wrapper.tcl
restart; run 1ms
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
upgrade_ip -vlnv user.org:user:my_montgomery:1.0 [get_ips  sim_design_my_montgomery_0_0]
startgroup
set_property -dict [list CONFIG.BRAM_WORD_COUNT {32}] [get_bd_cells my_montgomery_0]
endgroup
report_ip_status -name ip_status 
save_wave_config {/volume1/scratch/rdeclerc/repos/digital_platforms/hw/src/wcfg/tb_sim_design_wrapper_behav1.wcfg}
close_sim
launch_simulation
open_wave_config /volume1/scratch/rdeclerc/repos/digital_platforms/hw/src/wcfg/tb_sim_design_wrapper_behav1.wcfg
source tb_sim_design_wrapper.tcl
open_bd_design {/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/design_1/design_1.bd}
current_bd_design [get_bd_designs sim_design]
delete_bd_objs [get_bd_nets axis_to_bram_0_bram_addr]
delete_bd_objs [get_bd_nets axis_to_bram_0_bram_we]
delete_bd_objs [get_bd_nets axis_to_bram_0_bram_din]
delete_bd_objs [get_bd_nets axis_to_bram_0_bram_en]
connect_bd_intf_net [get_bd_intf_pins axis_to_bram_0/bram] [get_bd_intf_pins my_montgomery_0/bram]
close_sim
launch_simulation
open_wave_config /volume1/scratch/rdeclerc/repos/digital_platforms/hw/src/wcfg/tb_sim_design_wrapper_behav1.wcfg
source tb_sim_design_wrapper.tcl
current_bd_design [get_bd_designs design_1]
startgroup
create_bd_cell -type ip -vlnv user.org:user:my_montgomery:1.0 my_montgomery_0
endgroup
delete_bd_objs [get_bd_intf_nets processing_system7_0_axi_periph_M02_AXI]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins processing_system7_0_axi_periph/M02_AXI] [get_bd_intf_pins my_montgomery_0/S00_AXI]
delete_bd_objs [get_bd_intf_nets processing_system7_0_axi_periph_M03_AXI]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins processing_system7_0_axi_periph/M03_AXI] [get_bd_intf_pins my_montgomery_0/s01_axi]
connect_bd_net -net [get_bd_nets processing_system7_0_FCLK_CLK0] [get_bd_pins my_montgomery_0/s00_axi_aclk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net -net [get_bd_nets processing_system7_0_FCLK_CLK0] [get_bd_pins my_montgomery_0/s01_axi_aclk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net -net [get_bd_nets rst_processing_system7_0_100M_peripheral_aresetn] [get_bd_pins my_montgomery_0/s01_axi_aresetn] [get_bd_pins rst_processing_system7_0_100M/peripheral_aresetn]
connect_bd_net -net [get_bd_nets rst_processing_system7_0_100M_peripheral_aresetn] [get_bd_pins my_montgomery_0/s00_axi_aresetn] [get_bd_pins rst_processing_system7_0_100M/peripheral_aresetn]
delete_bd_objs [get_bd_nets axis_to_bram_0_bram_din]
delete_bd_objs [get_bd_nets axis_to_bram_0_bram_en]
delete_bd_objs [get_bd_nets axis_to_bram_0_bram_we]
delete_bd_objs [get_bd_nets axis_to_bram_0_bram_addr]
connect_bd_intf_net [get_bd_intf_pins axis_to_bram_0/bram] [get_bd_intf_pins my_montgomery_0/bram]
delete_bd_objs [get_bd_cells myip_0]
regenerate_bd_layout
save_bd_design
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
open_run synth_1 -name synth_1
delete_debug_core [get_debug_cores {u_ila_0_0 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list design_1_i/processing_system7_0/inst/FCLK_CLK0 ]]
set_property port_width 32 [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {design_1_i/axis_to_bram_0/s00_axis_tdata[0]} {design_1_i/axis_to_bram_0/s00_axis_tdata[1]} {design_1_i/axis_to_bram_0/s00_axis_tdata[2]} {design_1_i/axis_to_bram_0/s00_axis_tdata[3]} {design_1_i/axis_to_bram_0/s00_axis_tdata[4]} {design_1_i/axis_to_bram_0/s00_axis_tdata[5]} {design_1_i/axis_to_bram_0/s00_axis_tdata[6]} {design_1_i/axis_to_bram_0/s00_axis_tdata[7]} {design_1_i/axis_to_bram_0/s00_axis_tdata[8]} {design_1_i/axis_to_bram_0/s00_axis_tdata[9]} {design_1_i/axis_to_bram_0/s00_axis_tdata[10]} {design_1_i/axis_to_bram_0/s00_axis_tdata[11]} {design_1_i/axis_to_bram_0/s00_axis_tdata[12]} {design_1_i/axis_to_bram_0/s00_axis_tdata[13]} {design_1_i/axis_to_bram_0/s00_axis_tdata[14]} {design_1_i/axis_to_bram_0/s00_axis_tdata[15]} {design_1_i/axis_to_bram_0/s00_axis_tdata[16]} {design_1_i/axis_to_bram_0/s00_axis_tdata[17]} {design_1_i/axis_to_bram_0/s00_axis_tdata[18]} {design_1_i/axis_to_bram_0/s00_axis_tdata[19]} {design_1_i/axis_to_bram_0/s00_axis_tdata[20]} {design_1_i/axis_to_bram_0/s00_axis_tdata[21]} {design_1_i/axis_to_bram_0/s00_axis_tdata[22]} {design_1_i/axis_to_bram_0/s00_axis_tdata[23]} {design_1_i/axis_to_bram_0/s00_axis_tdata[24]} {design_1_i/axis_to_bram_0/s00_axis_tdata[25]} {design_1_i/axis_to_bram_0/s00_axis_tdata[26]} {design_1_i/axis_to_bram_0/s00_axis_tdata[27]} {design_1_i/axis_to_bram_0/s00_axis_tdata[28]} {design_1_i/axis_to_bram_0/s00_axis_tdata[29]} {design_1_i/axis_to_bram_0/s00_axis_tdata[30]} {design_1_i/axis_to_bram_0/s00_axis_tdata[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 10 [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {design_1_i/axis_to_bram_0/bram_addr[0]} {design_1_i/axis_to_bram_0/bram_addr[1]} {design_1_i/axis_to_bram_0/bram_addr[2]} {design_1_i/axis_to_bram_0/bram_addr[3]} {design_1_i/axis_to_bram_0/bram_addr[4]} {design_1_i/axis_to_bram_0/bram_addr[5]} {design_1_i/axis_to_bram_0/bram_addr[6]} {design_1_i/axis_to_bram_0/bram_addr[7]} {design_1_i/axis_to_bram_0/bram_addr[8]} {design_1_i/axis_to_bram_0/bram_addr[9]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {design_1_i/axis_to_bram_0/bram_din[0]} {design_1_i/axis_to_bram_0/bram_din[1]} {design_1_i/axis_to_bram_0/bram_din[2]} {design_1_i/axis_to_bram_0/bram_din[3]} {design_1_i/axis_to_bram_0/bram_din[4]} {design_1_i/axis_to_bram_0/bram_din[5]} {design_1_i/axis_to_bram_0/bram_din[6]} {design_1_i/axis_to_bram_0/bram_din[7]} {design_1_i/axis_to_bram_0/bram_din[8]} {design_1_i/axis_to_bram_0/bram_din[9]} {design_1_i/axis_to_bram_0/bram_din[10]} {design_1_i/axis_to_bram_0/bram_din[11]} {design_1_i/axis_to_bram_0/bram_din[12]} {design_1_i/axis_to_bram_0/bram_din[13]} {design_1_i/axis_to_bram_0/bram_din[14]} {design_1_i/axis_to_bram_0/bram_din[15]} {design_1_i/axis_to_bram_0/bram_din[16]} {design_1_i/axis_to_bram_0/bram_din[17]} {design_1_i/axis_to_bram_0/bram_din[18]} {design_1_i/axis_to_bram_0/bram_din[19]} {design_1_i/axis_to_bram_0/bram_din[20]} {design_1_i/axis_to_bram_0/bram_din[21]} {design_1_i/axis_to_bram_0/bram_din[22]} {design_1_i/axis_to_bram_0/bram_din[23]} {design_1_i/axis_to_bram_0/bram_din[24]} {design_1_i/axis_to_bram_0/bram_din[25]} {design_1_i/axis_to_bram_0/bram_din[26]} {design_1_i/axis_to_bram_0/bram_din[27]} {design_1_i/axis_to_bram_0/bram_din[28]} {design_1_i/axis_to_bram_0/bram_din[29]} {design_1_i/axis_to_bram_0/bram_din[30]} {design_1_i/axis_to_bram_0/bram_din[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list design_1_i/axis_to_bram_0/s00_axis_tlast ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list design_1_i/axis_to_bram_0/s00_axis_tready ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list design_1_i/axis_to_bram_0/s00_axis_tvalid ]]
save_constraints
close_design
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
file copy -force /volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.runs/impl_1/design_1_wrapper.sysdef /volume1/scratch/rdeclerc/repos/digital_platforms/hw/src/sdk/design_1_wrapper.hdf

assign_bd_address [get_bd_addr_segs {my_montgomery_0/S00_AXI/S00_AXI_reg my_montgomery_0/s01_axi/Reg }]
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
open_bd_design {/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/sim_design.bd}
restart; run 400ns
restart; run 500ns
current_project my_montgomery_v1_0_project
file mkdir /volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.tmp/my_montgomery_v1_0_project/my_montgomery_v1_0_project.sdk
file copy -force /volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.runs/impl_1/design_1_wrapper.sysdef /volume1/scratch/rdeclerc/repos/digital_platforms/hw/src/sdk/design_1_wrapper.hdf

current_project myproject
current_bd_design [get_bd_designs design_1]
current_project my_montgomery_v1_0_project
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse /volume1/scratch/rdeclerc/repos/digital_platforms/hw/ip_repo/my_montgomery_1.0/src/tb_montgomery_wrapper.v
update_compile_order -fileset sim_1
ipx::merge_project_changes files [ipx::current_core]
ipx::add_file src/tb_montgomery_wrapper.v [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]
set_property type verilogSource [ipx::get_files src/tb_montgomery_wrapper.v -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]]
set_property library_name xil_defaultlib [ipx::get_files src/tb_montgomery_wrapper.v -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::check_integrity -quiet [ipx::current_core]
ipx::archive_core /volume1/scratch/rdeclerc/repos/digital_platforms/hw/ip_repo/my_montgomery_1.0/user.org_user_my_montgomery_1.0.zip [ipx::current_core]
current_project myproject
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
current_project my_montgomery_v1_0_project
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::check_integrity -quiet [ipx::current_core]
ipx::archive_core /volume1/scratch/rdeclerc/repos/digital_platforms/hw/ip_repo/my_montgomery_1.0/user.org_user_my_montgomery_1.0.zip [ipx::current_core]
current_project myproject
report_ip_status -name ip_status 
update_ip_catalog -rebuild -scan_changes
current_project my_montgomery_v1_0_project
report_ip_status -name ip_status
current_project myproject
upgrade_ip [get_ips  {design_1_my_montgomery_0_0 sim_design_my_montgomery_0_0}]
report_ip_status -name ip_status 
save_wave_config {/volume1/scratch/rdeclerc/repos/digital_platforms/hw/src/wcfg/tb_sim_design_wrapper_behav1.wcfg}
close_sim
launch_simulation
open_wave_config /volume1/scratch/rdeclerc/repos/digital_platforms/hw/src/wcfg/tb_sim_design_wrapper_behav1.wcfg
source tb_sim_design_wrapper.tcl
open_bd_design {/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/sim_design.bd}
write_bd_tcl /volume1/scratch/rdeclerc/repos/digital_platforms/hw/src/bd/sim_design.tcl
open_bd_design {/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/design_1/design_1.bd}
write_bd_tcl /volume1/scratch/rdeclerc/repos/digital_platforms/hw/src/bd/design_1.tcl
write_project_tcl -no_copy_sources {/users/cosic/rdeclerc/Downloads/build.tcl}
close_sim
launch_simulation
launch_simulation
open_wave_config /volume1/scratch/rdeclerc/repos/digital_platforms/hw/src/wcfg/tb_sim_design_wrapper_behav1.wcfg
source tb_sim_design_wrapper.tcl
restart; run 200ns
save_wave_config {/volume1/scratch/rdeclerc/repos/digital_platforms/hw/src/wcfg/tb_sim_design_wrapper_behav1.wcfg}
close_sim
launch_simulation
launch_simulation -mode post-synthesis -type functional
launch_simulation
open_wave_config /volume1/scratch/rdeclerc/repos/digital_platforms/hw/src/wcfg/tb_sim_design_wrapper_behav1.wcfg
source tb_sim_design_wrapper.tcl
close_sim
launch_simulation
open_wave_config /volume1/scratch/rdeclerc/repos/digital_platforms/hw/src/wcfg/tb_sim_design_wrapper_behav1.wcfg
source tb_sim_design_wrapper.tcl
close_sim
launch_simulation
open_wave_config /volume1/scratch/rdeclerc/repos/digital_platforms/hw/src/wcfg/tb_sim_design_wrapper_behav1.wcfg
source tb_sim_design_wrapper.tcl
close_sim
launch_simulation
open_wave_config /volume1/scratch/rdeclerc/repos/digital_platforms/hw/src/wcfg/tb_sim_design_wrapper_behav1.wcfg
source tb_sim_design_wrapper.tcl
close_sim
launch_simulation
open_wave_config /volume1/scratch/rdeclerc/repos/digital_platforms/hw/src/wcfg/tb_sim_design_wrapper_behav1.wcfg
source tb_sim_design_wrapper.tcl
close_sim
launch_simulation
open_wave_config /volume1/scratch/rdeclerc/repos/digital_platforms/hw/src/wcfg/tb_sim_design_wrapper_behav1.wcfg
source tb_sim_design_wrapper.tcl
close_sim
launch_simulation
open_wave_config /volume1/scratch/rdeclerc/repos/digital_platforms/hw/src/wcfg/tb_sim_design_wrapper_behav1.wcfg
source tb_sim_design_wrapper.tcl
close_sim
launch_simulation
open_wave_config /volume1/scratch/rdeclerc/repos/digital_platforms/hw/src/wcfg/tb_sim_design_wrapper_behav1.wcfg
source tb_sim_design_wrapper.tcl
open_bd_design {/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/sim_design.bd}
delete_bd_objs [get_bd_nets xlconstant_1_dout] [get_bd_cells xlconstant_1]
startgroup
create_bd_port -dir I transaction_type
connect_bd_net [get_bd_pins /port_slave_transactor/transaction_type] [get_bd_ports transaction_type]
endgroup
set_property name port_slave_transaction_type [get_bd_ports transaction_type]
regenerate_bd_layout
save_bd_design
ipx::edit_ip_in_project -upgrade true -name testbench_axilite_master_v1_0_project -directory /volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.tmp/testbench_axilite_master_v1_0_project /volume1/scratch/rdeclerc/repos/digital_platforms/hw/ip_repo/testbench_axilite_master_1.0/component.xml
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
ipx::merge_project_changes ports [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::check_integrity -quiet [ipx::current_core]
ipx::archive_core /volume1/scratch/rdeclerc/repos/digital_platforms/hw/ip_repo/testbench_axilite_master_1.0/user.org_user_testbench_axilite_master_1.0.zip [ipx::current_core]
current_project myproject
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
current_project testbench_axilite_master_v1_0_project
current_project myproject
upgrade_ip [get_ips  {sim_design_testbench_axilite_master_0_0 sim_design_port_slave_transactor_0}]
report_ip_status -name ip_status 
startgroup
create_bd_port -dir I -from 31 -to 0 transaction_addr
connect_bd_net [get_bd_pins /port_slave_transactor/transaction_addr] [get_bd_ports transaction_addr]
endgroup
set_property name port_slave_transaction_addr [get_bd_ports transaction_addr]
regenerate_bd_layout
save_bd_design
open_bd_design {/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/sim_design.bd}
generate_target all [get_files  /volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/sim_design.bd]
open_bd_design {/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/sim_design.bd}
current_project testbench_axilite_master_v1_0_project
update_compile_order -fileset sources_1
ipx::merge_project_changes ports [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::check_integrity -quiet [ipx::current_core]
ipx::archive_core /volume1/scratch/rdeclerc/repos/digital_platforms/hw/ip_repo/testbench_axilite_master_1.0/user.org_user_testbench_axilite_master_1.0.zip [ipx::current_core]
current_project myproject
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
current_project testbench_axilite_master_v1_0_project
current_project myproject
upgrade_ip [get_ips  {sim_design_testbench_axilite_master_0_0 sim_design_port_slave_transactor_0}]
report_ip_status -name ip_status 
startgroup
create_bd_port -dir O -from 31 -to 0 transaction_read_data
connect_bd_net [get_bd_pins /port_slave_transactor/transaction_read_data] [get_bd_ports transaction_read_data]
endgroup
set_property name port_slave_transaction_read_data [get_bd_ports transaction_read_data]
generate_target all [get_files  /volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/sim_design.bd]
close_sim
launch_simulation
current_project testbench_axilite_master_v1_0_project
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::check_integrity -quiet [ipx::current_core]
ipx::archive_core /volume1/scratch/rdeclerc/repos/digital_platforms/hw/ip_repo/testbench_axilite_master_1.0/user.org_user_testbench_axilite_master_1.0.zip [ipx::current_core]
current_project myproject
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
current_project testbench_axilite_master_v1_0_project
current_project myproject
upgrade_ip [get_ips  {sim_design_testbench_axilite_master_0_0 sim_design_port_slave_transactor_0}]
report_ip_status -name ip_status 
launch_simulation
current_project testbench_axilite_master_v1_0_project
update_compile_order -fileset sources_1
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::check_integrity -quiet [ipx::current_core]
ipx::archive_core /volume1/scratch/rdeclerc/repos/digital_platforms/hw/ip_repo/testbench_axilite_master_1.0/user.org_user_testbench_axilite_master_1.0.zip [ipx::current_core]
current_project myproject
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
current_project testbench_axilite_master_v1_0_project
current_project myproject
upgrade_ip [get_ips  {sim_design_testbench_axilite_master_0_0 sim_design_port_slave_transactor_0}]
report_ip_status -name ip_status 
launch_simulation
open_wave_config /volume1/scratch/rdeclerc/repos/digital_platforms/hw/src/wcfg/tb_sim_design_wrapper_behav1.wcfg
source tb_sim_design_wrapper.tcl
restart; run 500ns
restart; run 500ns
save_wave_config {/volume1/scratch/rdeclerc/repos/digital_platforms/hw/src/wcfg/tb_sim_design_wrapper_behav1.wcfg}
close_sim
launch_simulation
open_wave_config /volume1/scratch/rdeclerc/repos/digital_platforms/hw/src/wcfg/tb_sim_design_wrapper_behav1.wcfg
source tb_sim_design_wrapper.tcl
current_project my_montgomery_v1_0_project
current_project myproject
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
current_project my_montgomery_v1_0_project
current_project myproject
report_ip_status -name ip_status 
upgrade_ip [get_ips  {design_1_my_montgomery_0_0 sim_design_my_montgomery_0_0}]
report_ip_status -name ip_status 
regenerate_bd_layout
save_wave_config {/volume1/scratch/rdeclerc/repos/digital_platforms/hw/src/wcfg/tb_sim_design_wrapper_behav1.wcfg}
restart; run 500ns
restart; run 800ns
save_wave_config {/volume1/scratch/rdeclerc/repos/digital_platforms/hw/src/wcfg/tb_sim_design_wrapper_behav1.wcfg}
restart; run 800ns
close_sim
launch_simulation
open_wave_config /volume1/scratch/rdeclerc/repos/digital_platforms/hw/src/wcfg/tb_sim_design_wrapper_behav1.wcfg
source tb_sim_design_wrapper.tcl
save_wave_config {/volume1/scratch/rdeclerc/repos/digital_platforms/hw/src/wcfg/tb_sim_design_wrapper_behav1.wcfg}
close_sim
launch_simulation
open_wave_config /volume1/scratch/rdeclerc/repos/digital_platforms/hw/src/wcfg/tb_sim_design_wrapper_behav1.wcfg
source tb_sim_design_wrapper.tcl
current_project my_montgomery_v1_0_project
current_project myproject
open_bd_design {/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_0
endgroup
set_property -dict [list CONFIG.SINGLE_PORT_BRAM {1}] [get_bd_cells axi_bram_ctrl_0]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins axi_bram_ctrl_0/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "New Blk_Mem_Gen" }  [get_bd_intf_pins axi_bram_ctrl_0/BRAM_PORTA]
endgroup
delete_bd_objs [get_bd_intf_nets processing_system7_0_axi_periph_M04_AXI] [get_bd_intf_nets axi_bram_ctrl_0_BRAM_PORTA] [get_bd_cells axi_bram_ctrl_0]
delete_bd_objs [get_bd_cells axi_bram_ctrl_0_bram]
report_ip_status -name ip_status 
current_project my_montgomery_v1_0_project
ipx::merge_project_changes ports [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::check_integrity -quiet [ipx::current_core]
ipx::archive_core /volume1/scratch/rdeclerc/repos/digital_platforms/hw/ip_repo/my_montgomery_1.0/user.org_user_my_montgomery_1.0.zip [ipx::current_core]
ipx::add_file src/adder.v [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]
set_property type verilogSource [ipx::get_files src/adder.v -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]]
set_property library_name xil_defaultlib [ipx::get_files src/adder.v -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]]
ipx::add_file src/adder.v [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]
set_property type verilogSource [ipx::get_files src/adder.v -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property library_name xil_defaultlib [ipx::get_files src/adder.v -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::check_integrity -quiet [ipx::current_core]
ipx::archive_core /volume1/scratch/rdeclerc/repos/digital_platforms/hw/ip_repo/my_montgomery_1.0/user.org_user_my_montgomery_1.0.zip [ipx::current_core]
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top tb_montgomery_wrapper [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
current_project myproject
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
current_project my_montgomery_v1_0_project
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
source tb_montgomery_wrapper.tcl
close_sim
launch_simulation
