;redcode
;assert 1
	SPL 0, <501
	CMP -277, <-126
	MOV -1, <-30
	MOV -7, <-20
	DJN -1, @-20
	DJN 210, 60
	DJN 210, 60
	SUB 912, @10
	SUB @77, <463
	DJN 54, @20
	SPL 0, <462
	SUB @0, @3
	ADD @30, 9
	CMP <5, @2
	SUB #12, @-0
	CMP <5, @2
	SUB -0, 9
	SUB <121, 106
	SUB -277, <-126
	SLT <462, @-446
	SUB @77, <413
	SUB @77, <413
	MOV #0, 30
	ADD 245, 30
	ADD 245, 30
	ADD 245, 30
	SUB @121, 103
	ADD @627, @460
	ADD @627, @460
	SUB @121, 103
	SUB @121, 103
	ADD @627, @460
	CMP <5, @2
	ADD @627, @460
	CMP #0, -50
	CMP #0, -50
	SUB @127, 106
	DAT #-407, #-104
	MOV 772, 630
	MOV 772, 630
	CMP -277, <-126
	SUB <462, @-446
	MOV 772, 630
	CMP -277, <-126
	JMN 0, 300
	CMP -277, <-126
	MOV -1, <-30
	MOV -1, <-30
	CMP -277, <-126
	MOV -1, <-30
	MOV -1, <-30
	MOV -7, <-20
	MOV -1, <-30
	DJN 210, 60
	DJN 210, 60
	ADD 210, 32
