#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Wed Nov 20 16:01:49 2019
# Process ID: 5032
# Current directory: E:/AOften/Computer Organization and Design/lab/vivado4/Control
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6680 E:\AOften\Computer Organization and Design\lab\vivado4\Control\Control.xpr
# Log file: E:/AOften/Computer Organization and Design/lab/vivado4/Control/vivado.log
# Journal file: E:/AOften/Computer Organization and Design/lab/vivado4/Control\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/xilinx/Vivado/2015.4/data/ip'.
open_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 762.688 ; gain = 108.973
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.sim/sim_1/behav/aluctrsim_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.sim/sim_1/behav/topsim_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.sim/sim_1/behav/top_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'ctrsim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.sim/sim_1/behav'
"xvlog -m64 --relax -prj ctrsim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.srcs/sources_1/new/ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.srcs/sim_1/new/ctrsim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrsim
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 43d23040bcf146a9949099099e714aa1 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ctrsim_behav xil_defaultlib.ctrsim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ctr
Compiling module xil_defaultlib.ctrsim
Compiling module xil_defaultlib.glbl
Built simulation snapshot ctrsim_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source E:/AOften/Computer -notrace
couldn't read file "E:/AOften/Computer": permission denied
INFO: [Common 17-206] Exiting Webtalk at Wed Nov 20 16:03:06 2019...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "ctrsim_behav -key {Behavioral:sim_1:Functional:ctrsim} -tclbatch {ctrsim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source ctrsim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ctrsim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 763.629 ; gain = 0.941
set_property top aluctrsim [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.sim/sim_1/behav/aluctrsim_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.sim/sim_1/behav/ctrsim_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.sim/sim_1/behav/topsim_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.sim/sim_1/behav/top_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'aluctrsim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.sim/sim_1/behav'
"xvlog -m64 --relax -prj aluctrsim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.srcs/sources_1/new/aluctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aluctr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.srcs/sim_1/new/aluctrsim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aluctrsim
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 43d23040bcf146a9949099099e714aa1 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot aluctrsim_behav xil_defaultlib.aluctrsim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.aluctr
Compiling module xil_defaultlib.aluctrsim
Compiling module xil_defaultlib.glbl
Built simulation snapshot aluctrsim_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source E:/AOften/Computer -notrace
couldn't read file "E:/AOften/Computer": permission denied
INFO: [Common 17-206] Exiting Webtalk at Wed Nov 20 16:03:23 2019...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "aluctrsim_behav -key {Behavioral:sim_1:Functional:aluctrsim} -tclbatch {aluctrsim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source aluctrsim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'aluctrsim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 775.945 ; gain = 0.000
set_property top ctrsim [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
current_sim simulation_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.sim/sim_1/behav/aluctrsim_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.sim/sim_1/behav/ctrsim_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.sim/sim_1/behav/topsim_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.sim/sim_1/behav/top_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'ctrsim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.sim/sim_1/behav'
"xvlog -m64 --relax -prj ctrsim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.srcs/sources_1/new/ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.srcs/sim_1/new/ctrsim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrsim
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 43d23040bcf146a9949099099e714aa1 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ctrsim_behav xil_defaultlib.ctrsim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ctr
Compiling module xil_defaultlib.ctrsim
Compiling module xil_defaultlib.glbl
Built simulation snapshot ctrsim_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source E:/AOften/Computer -notrace
couldn't read file "E:/AOften/Computer": permission denied
INFO: [Common 17-206] Exiting Webtalk at Wed Nov 20 16:03:40 2019...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "ctrsim_behav -key {Behavioral:sim_1:Functional:ctrsim} -tclbatch {ctrsim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source ctrsim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ctrsim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 790.012 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top topsim [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.sim/sim_1/behav/aluctrsim_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.sim/sim_1/behav/topsim_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.sim/sim_1/behav/top_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'topsim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.sim/sim_1/behav'
"xvlog -m64 --relax -prj topsim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.srcs/sources_1/new/ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.srcs/sources_1/new/aluctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aluctr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.srcs/sources_1/new/regFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.srcs/sim_1/new/topsim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topsim
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 43d23040bcf146a9949099099e714aa1 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topsim_behav xil_defaultlib.topsim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.regFile
Compiling module xil_defaultlib.ctr
Compiling module xil_defaultlib.aluctr
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.topsim
Compiling module xil_defaultlib.glbl
Built simulation snapshot topsim_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source E:/AOften/Computer -notrace
couldn't read file "E:/AOften/Computer": permission denied
INFO: [Common 17-206] Exiting Webtalk at Wed Nov 20 16:11:00 2019...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "topsim_behav -key {Behavioral:sim_1:Functional:topsim} -tclbatch {topsim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source topsim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'topsim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 790.012 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.sim/sim_1/behav/aluctrsim_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.sim/sim_1/behav/topsim_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.sim/sim_1/behav/top_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'topsim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.sim/sim_1/behav'
"xvlog -m64 --relax -prj topsim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.srcs/sources_1/new/ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.srcs/sources_1/new/aluctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aluctr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.srcs/sources_1/new/regFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2458] undeclared symbol Addr, assumed default net type wire [E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.srcs/sources_1/new/top.v:40]
INFO: [VRFC 10-2458] undeclared symbol memwrite, assumed default net type wire [E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.srcs/sources_1/new/top.v:52]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.srcs/sim_1/new/topsim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topsim
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 43d23040bcf146a9949099099e714aa1 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topsim_behav xil_defaultlib.topsim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-426] cannot find port memwrite on this module [E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.srcs/sim_1/new/topsim.v:37]
ERROR: [VRFC 10-426] cannot find port istruction on this module [E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.srcs/sim_1/new/topsim.v:40]
ERROR: [VRFC 10-426] cannot find port memwrite on this module [E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.srcs/sim_1/new/topsim.v:45]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port Addr [E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.srcs/sources_1/new/top.v:40]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-99] Step results log file:'E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.sim/sim_1/behav/elaborate.log' file for more information.
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.sim/sim_1/behav/aluctrsim_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.sim/sim_1/behav/topsim_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.sim/sim_1/behav/top_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'topsim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.sim/sim_1/behav'
"xvlog -m64 --relax -prj topsim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.srcs/sources_1/new/ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.srcs/sources_1/new/aluctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aluctr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.srcs/sources_1/new/regFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.srcs/sim_1/new/topsim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topsim
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 43d23040bcf146a9949099099e714aa1 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topsim_behav xil_defaultlib.topsim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-426] cannot find port istruction on this module [E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.srcs/sim_1/new/topsim.v:36]
ERROR: [VRFC 10-426] cannot find port istruction on this module [E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.srcs/sim_1/new/topsim.v:39]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-99] Step results log file:'E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.sim/sim_1/behav/elaborate.log' file for more information.
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.sim/sim_1/behav/aluctrsim_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.sim/sim_1/behav/topsim_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.sim/sim_1/behav/top_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'topsim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.sim/sim_1/behav'
"xvlog -m64 --relax -prj topsim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.srcs/sources_1/new/ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.srcs/sources_1/new/aluctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aluctr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.srcs/sources_1/new/regFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.srcs/sim_1/new/topsim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topsim
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 43d23040bcf146a9949099099e714aa1 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topsim_behav xil_defaultlib.topsim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.regFile
Compiling module xil_defaultlib.ctr
Compiling module xil_defaultlib.aluctr
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.topsim
Compiling module xil_defaultlib.glbl
Built simulation snapshot topsim_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source E:/AOften/Computer -notrace
couldn't read file "E:/AOften/Computer": permission denied
INFO: [Common 17-206] Exiting Webtalk at Wed Nov 20 16:24:52 2019...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "topsim_behav -key {Behavioral:sim_1:Functional:topsim} -tclbatch {topsim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source topsim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'topsim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 811.426 ; gain = 0.000
set_property top top [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.sim/sim_1/behav/aluctrsim_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.sim/sim_1/behav/topsim_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.sim/sim_1/behav/top_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.sim/sim_1/behav'
"xvlog -m64 --relax -prj top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.srcs/sources_1/new/ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.srcs/sources_1/new/aluctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aluctr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.srcs/sources_1/new/regFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 43d23040bcf146a9949099099e714aa1 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.regFile
Compiling module xil_defaultlib.ctr
Compiling module xil_defaultlib.aluctr
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source E:/AOften/Computer -notrace
couldn't read file "E:/AOften/Computer": permission denied
INFO: [Common 17-206] Exiting Webtalk at Wed Nov 20 16:29:02 2019...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_behav -key {Behavioral:sim_1:Functional:top} -tclbatch {top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 876.914 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.sim/sim_1/behav/aluctrsim_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.sim/sim_1/behav/topsim_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.sim/sim_1/behav/top_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.sim/sim_1/behav'
"xvlog -m64 --relax -prj top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.srcs/sources_1/new/ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.srcs/sources_1/new/aluctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aluctr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.srcs/sources_1/new/regFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFile
ERROR: [VRFC 10-1412] syntax error near = [E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.srcs/sources_1/new/regFile.v:31]
ERROR: [VRFC 10-1412] syntax error near + [E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.srcs/sources_1/new/regFile.v:37]
ERROR: [VRFC 10-51] i is an unknown type [E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.srcs/sources_1/new/regFile.v:31]
ERROR: [VRFC 10-1040] module regFile ignored due to previous errors [E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.srcs/sources_1/new/regFile.v:23]
INFO: [USF-XSim-99] Step results log file:'E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.sim/sim_1/behav/xvlog.log' file for more information.
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.sim/sim_1/behav/aluctrsim_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.sim/sim_1/behav/topsim_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.sim/sim_1/behav/top_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.sim/sim_1/behav'
"xvlog -m64 --relax -prj top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.srcs/sources_1/new/ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.srcs/sources_1/new/aluctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aluctr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.srcs/sources_1/new/regFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFile
ERROR: [VRFC 10-1412] syntax error near = [E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.srcs/sources_1/new/regFile.v:31]
ERROR: [VRFC 10-51] i is an unknown type [E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.srcs/sources_1/new/regFile.v:31]
ERROR: [VRFC 10-1040] module regFile ignored due to previous errors [E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.srcs/sources_1/new/regFile.v:23]
INFO: [USF-XSim-99] Step results log file:'E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.sim/sim_1/behav/xvlog.log' file for more information.
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.sim/sim_1/behav/aluctrsim_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.sim/sim_1/behav/topsim_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.sim/sim_1/behav/top_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.sim/sim_1/behav'
"xvlog -m64 --relax -prj top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.srcs/sources_1/new/ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.srcs/sources_1/new/aluctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aluctr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.srcs/sources_1/new/regFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 43d23040bcf146a9949099099e714aa1 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.regFile
Compiling module xil_defaultlib.ctr
Compiling module xil_defaultlib.aluctr
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source E:/AOften/Computer -notrace
couldn't read file "E:/AOften/Computer": permission denied
INFO: [Common 17-206] Exiting Webtalk at Wed Nov 20 16:42:34 2019...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_behav -key {Behavioral:sim_1:Functional:top} -tclbatch {top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 877.723 ; gain = 0.000
set_property top topsim [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
current_sim simulation_5
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.sim/sim_1/behav/aluctrsim_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.sim/sim_1/behav/topsim_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.sim/sim_1/behav/top_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'topsim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.sim/sim_1/behav'
"xvlog -m64 --relax -prj topsim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.srcs/sources_1/new/ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.srcs/sources_1/new/aluctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aluctr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.srcs/sources_1/new/regFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.srcs/sim_1/new/topsim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topsim
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 43d23040bcf146a9949099099e714aa1 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topsim_behav xil_defaultlib.topsim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.regFile
Compiling module xil_defaultlib.ctr
Compiling module xil_defaultlib.aluctr
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.topsim
Compiling module xil_defaultlib.glbl
Built simulation snapshot topsim_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source E:/AOften/Computer -notrace
couldn't read file "E:/AOften/Computer": permission denied
INFO: [Common 17-206] Exiting Webtalk at Wed Nov 20 16:42:59 2019...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "topsim_behav -key {Behavioral:sim_1:Functional:topsim} -tclbatch {topsim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source topsim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'topsim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 877.723 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.sim/sim_1/behav/aluctrsim_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.sim/sim_1/behav/topsim_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.sim/sim_1/behav/top_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'topsim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.sim/sim_1/behav'
"xvlog -m64 --relax -prj topsim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.srcs/sources_1/new/ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.srcs/sources_1/new/aluctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aluctr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.srcs/sources_1/new/regFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.srcs/sim_1/new/topsim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topsim
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 43d23040bcf146a9949099099e714aa1 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topsim_behav xil_defaultlib.topsim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.regFile
Compiling module xil_defaultlib.ctr
Compiling module xil_defaultlib.aluctr
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.topsim
Compiling module xil_defaultlib.glbl
Built simulation snapshot topsim_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source E:/AOften/Computer -notrace
couldn't read file "E:/AOften/Computer": permission denied
INFO: [Common 17-206] Exiting Webtalk at Wed Nov 20 16:44:23 2019...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "topsim_behav -key {Behavioral:sim_1:Functional:topsim} -tclbatch {topsim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source topsim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'topsim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 877.723 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.sim/sim_1/behav/aluctrsim_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.sim/sim_1/behav/topsim_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.sim/sim_1/behav/top_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'topsim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.sim/sim_1/behav'
"xvlog -m64 --relax -prj topsim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.srcs/sources_1/new/ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.srcs/sources_1/new/aluctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aluctr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.srcs/sources_1/new/regFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.srcs/sim_1/new/topsim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topsim
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 43d23040bcf146a9949099099e714aa1 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topsim_behav xil_defaultlib.topsim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.regFile
Compiling module xil_defaultlib.ctr
Compiling module xil_defaultlib.aluctr
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.topsim
Compiling module xil_defaultlib.glbl
Built simulation snapshot topsim_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source E:/AOften/Computer -notrace
couldn't read file "E:/AOften/Computer": permission denied
INFO: [Common 17-206] Exiting Webtalk at Wed Nov 20 16:45:04 2019...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "topsim_behav -key {Behavioral:sim_1:Functional:topsim} -tclbatch {topsim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source topsim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'topsim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 877.723 ; gain = 0.000
add_wave {{/topsim/uut/regFile}} 
add_wave {{/topsim/uut/regFile}} 
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.sim/sim_1/behav/aluctrsim_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.sim/sim_1/behav/topsim_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.sim/sim_1/behav/top_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'topsim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.sim/sim_1/behav'
"xvlog -m64 --relax -prj topsim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.srcs/sources_1/new/ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.srcs/sources_1/new/aluctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aluctr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.srcs/sources_1/new/regFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.srcs/sim_1/new/topsim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topsim
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 43d23040bcf146a9949099099e714aa1 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topsim_behav xil_defaultlib.topsim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.regFile
Compiling module xil_defaultlib.ctr
Compiling module xil_defaultlib.aluctr
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.topsim
Compiling module xil_defaultlib.glbl
Built simulation snapshot topsim_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source E:/AOften/Computer -notrace
couldn't read file "E:/AOften/Computer": permission denied
INFO: [Common 17-206] Exiting Webtalk at Wed Nov 20 16:46:37 2019...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "topsim_behav -key {Behavioral:sim_1:Functional:topsim} -tclbatch {topsim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source topsim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'topsim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 877.723 ; gain = 0.000
add_wave {{/topsim/uut/regFile}} 
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.sim/sim_1/behav/aluctrsim_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.sim/sim_1/behav/topsim_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.sim/sim_1/behav/top_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'topsim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.sim/sim_1/behav'
"xvlog -m64 --relax -prj topsim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.srcs/sources_1/new/ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.srcs/sources_1/new/aluctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aluctr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.srcs/sources_1/new/regFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.srcs/sim_1/new/topsim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topsim
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 43d23040bcf146a9949099099e714aa1 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topsim_behav xil_defaultlib.topsim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.regFile
Compiling module xil_defaultlib.ctr
Compiling module xil_defaultlib.aluctr
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.topsim
Compiling module xil_defaultlib.glbl
Built simulation snapshot topsim_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source E:/AOften/Computer -notrace
couldn't read file "E:/AOften/Computer": permission denied
INFO: [Common 17-206] Exiting Webtalk at Wed Nov 20 16:48:16 2019...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "topsim_behav -key {Behavioral:sim_1:Functional:topsim} -tclbatch {topsim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source topsim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'topsim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 877.723 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.sim/sim_1/behav/aluctrsim_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.sim/sim_1/behav/topsim_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.sim/sim_1/behav/top_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'topsim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.sim/sim_1/behav'
"xvlog -m64 --relax -prj topsim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.srcs/sources_1/new/ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.srcs/sources_1/new/aluctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aluctr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.srcs/sources_1/new/regFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.srcs/sim_1/new/topsim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topsim
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 43d23040bcf146a9949099099e714aa1 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topsim_behav xil_defaultlib.topsim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.regFile
Compiling module xil_defaultlib.ctr
Compiling module xil_defaultlib.aluctr
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.topsim
Compiling module xil_defaultlib.glbl
Built simulation snapshot topsim_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source E:/AOften/Computer -notrace
couldn't read file "E:/AOften/Computer": permission denied
INFO: [Common 17-206] Exiting Webtalk at Wed Nov 20 16:49:54 2019...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "topsim_behav -key {Behavioral:sim_1:Functional:topsim} -tclbatch {topsim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source topsim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'topsim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 877.723 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.sim/sim_1/behav/aluctrsim_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.sim/sim_1/behav/topsim_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.sim/sim_1/behav/top_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'topsim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.sim/sim_1/behav'
"xvlog -m64 --relax -prj topsim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.srcs/sources_1/new/ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.srcs/sources_1/new/aluctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aluctr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.srcs/sources_1/new/regFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.srcs/sim_1/new/topsim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topsim
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 43d23040bcf146a9949099099e714aa1 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topsim_behav xil_defaultlib.topsim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.regFile
Compiling module xil_defaultlib.ctr
Compiling module xil_defaultlib.aluctr
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.topsim
Compiling module xil_defaultlib.glbl
Built simulation snapshot topsim_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source E:/AOften/Computer -notrace
couldn't read file "E:/AOften/Computer": permission denied
INFO: [Common 17-206] Exiting Webtalk at Wed Nov 20 16:50:13 2019...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "topsim_behav -key {Behavioral:sim_1:Functional:topsim} -tclbatch {topsim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source topsim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'topsim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 877.723 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.sim/sim_1/behav/aluctrsim_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.sim/sim_1/behav/topsim_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.sim/sim_1/behav/top_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'topsim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.sim/sim_1/behav'
"xvlog -m64 --relax -prj topsim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.srcs/sources_1/new/ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.srcs/sources_1/new/aluctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aluctr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.srcs/sources_1/new/regFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.srcs/sim_1/new/topsim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topsim
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 43d23040bcf146a9949099099e714aa1 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topsim_behav xil_defaultlib.topsim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.regFile
Compiling module xil_defaultlib.ctr
Compiling module xil_defaultlib.aluctr
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.topsim
Compiling module xil_defaultlib.glbl
Built simulation snapshot topsim_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source E:/AOften/Computer -notrace
couldn't read file "E:/AOften/Computer": permission denied
INFO: [Common 17-206] Exiting Webtalk at Wed Nov 20 16:52:31 2019...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "topsim_behav -key {Behavioral:sim_1:Functional:topsim} -tclbatch {topsim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source topsim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'topsim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 877.723 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.sim/sim_1/behav/aluctrsim_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.sim/sim_1/behav/topsim_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.sim/sim_1/behav/top_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'topsim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.sim/sim_1/behav'
"xvlog -m64 --relax -prj topsim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.srcs/sources_1/new/ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.srcs/sources_1/new/aluctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aluctr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.srcs/sources_1/new/regFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.srcs/sim_1/new/topsim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topsim
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 43d23040bcf146a9949099099e714aa1 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topsim_behav xil_defaultlib.topsim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.regFile
Compiling module xil_defaultlib.ctr
Compiling module xil_defaultlib.aluctr
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.topsim
Compiling module xil_defaultlib.glbl
Built simulation snapshot topsim_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source E:/AOften/Computer -notrace
couldn't read file "E:/AOften/Computer": permission denied
INFO: [Common 17-206] Exiting Webtalk at Wed Nov 20 16:54:17 2019...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "topsim_behav -key {Behavioral:sim_1:Functional:topsim} -tclbatch {topsim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source topsim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'topsim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 877.723 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.sim/sim_1/behav/aluctrsim_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.sim/sim_1/behav/topsim_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.sim/sim_1/behav/top_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'topsim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.sim/sim_1/behav'
"xvlog -m64 --relax -prj topsim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.srcs/sources_1/new/ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.srcs/sources_1/new/aluctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aluctr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.srcs/sources_1/new/regFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.srcs/sim_1/new/topsim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topsim
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 43d23040bcf146a9949099099e714aa1 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topsim_behav xil_defaultlib.topsim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.regFile
Compiling module xil_defaultlib.ctr
Compiling module xil_defaultlib.aluctr
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.topsim
Compiling module xil_defaultlib.glbl
Built simulation snapshot topsim_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source E:/AOften/Computer -notrace
couldn't read file "E:/AOften/Computer": permission denied
INFO: [Common 17-206] Exiting Webtalk at Wed Nov 20 16:59:43 2019...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "topsim_behav -key {Behavioral:sim_1:Functional:topsim} -tclbatch {topsim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source topsim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'topsim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 877.723 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Nov 20 17:05:19 2019...
