
*** Running vivado
    with args -log bd_0_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source bd_0_wrapper.tcl -notrace


****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source bd_0_wrapper.tcl -notrace
Command: open_checkpoint /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/TRANS_FFT/solution0/impl/verilog/project.runs/impl_1/bd_0_wrapper.dcp
INFO: [Device 21-403] Loading part xcu50-fsvh2104-2-e
Netlist sorting complete. Time (s): cpu = 00:00:00.54 ; elapsed = 00:00:00.53 . Memory (MB): peak = 2690.570 ; gain = 0.000 ; free physical = 5068 ; free virtual = 10250
INFO: [Netlist 29-17] Analyzing 2506 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2902.891 ; gain = 9.250 ; free physical = 4846 ; free virtual = 10028
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3512.594 ; gain = 0.000 ; free physical = 4347 ; free virtual = 9529
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 274 instances were transformed.
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 40 instances
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 234 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2023.2 (64-bit) build 4029153
open_checkpoint: Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 3512.629 ; gain = 2175.887 ; free physical = 4347 ; free virtual = 9529
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/TRANS_FFT/solution0/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2023.2/data/ip'.
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcu50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu50'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.82 . Memory (MB): peak = 3618.219 ; gain = 105.590 ; free physical = 4315 ; free virtual = 9500

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 929b0d8f

Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3618.219 ; gain = 0.000 ; free physical = 4315 ; free virtual = 9500

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 929b0d8f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3832.188 ; gain = 0.000 ; free physical = 4072 ; free virtual = 9260

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 929b0d8f

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3832.188 ; gain = 0.000 ; free physical = 4072 ; free virtual = 9260
Phase 1 Initialization | Checksum: 929b0d8f

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3832.188 ; gain = 0.000 ; free physical = 4072 ; free virtual = 9260

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 929b0d8f

Time (s): cpu = 00:00:09 ; elapsed = 00:00:02 . Memory (MB): peak = 3832.188 ; gain = 0.000 ; free physical = 4079 ; free virtual = 9266

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 929b0d8f

Time (s): cpu = 00:00:09 ; elapsed = 00:00:02 . Memory (MB): peak = 3832.188 ; gain = 0.000 ; free physical = 4065 ; free virtual = 9252
Phase 2 Timer Update And Timing Data Collection | Checksum: 929b0d8f

Time (s): cpu = 00:00:09 ; elapsed = 00:00:02 . Memory (MB): peak = 3832.188 ; gain = 0.000 ; free physical = 4065 ; free virtual = 9252

Phase 3 Retarget
INFO: [Opt 31-1566] Pulled 2 inverters resulting in an inversion of 6 pins
INFO: [Opt 31-138] Pushed 10 inverter(s) to 20 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 9b7c3e6e

Time (s): cpu = 00:00:09 ; elapsed = 00:00:02 . Memory (MB): peak = 3856.199 ; gain = 24.012 ; free physical = 4067 ; free virtual = 9254
Retarget | Checksum: 9b7c3e6e
INFO: [Opt 31-389] Phase Retarget created 2 cells and removed 27 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 1 inverter(s) to 19 load pin(s).
Phase 4 Constant propagation | Checksum: a605acb6

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 3856.199 ; gain = 24.012 ; free physical = 4073 ; free virtual = 9261
Constant propagation | Checksum: a605acb6
INFO: [Opt 31-389] Phase Constant propagation created 1341 cells and removed 1966 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: c4981fb6

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 3856.199 ; gain = 24.012 ; free physical = 4075 ; free virtual = 9262
Sweep | Checksum: c4981fb6
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 221 cells

Phase 6 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 6 BUFG optimization | Checksum: c4981fb6

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 3888.215 ; gain = 56.027 ; free physical = 4075 ; free virtual = 9262
BUFG optimization | Checksum: c4981fb6
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: c4981fb6

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 3888.215 ; gain = 56.027 ; free physical = 4075 ; free virtual = 9262
Shift Register Optimization | Checksum: c4981fb6
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: c4981fb6

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 3888.215 ; gain = 56.027 ; free physical = 4076 ; free virtual = 9264
Post Processing Netlist | Checksum: c4981fb6
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: f69dfbdf

Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 3888.215 ; gain = 56.027 ; free physical = 4069 ; free virtual = 9256

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3888.215 ; gain = 0.000 ; free physical = 4069 ; free virtual = 9256
Phase 9.2 Verifying Netlist Connectivity | Checksum: f69dfbdf

Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 3888.215 ; gain = 56.027 ; free physical = 4069 ; free virtual = 9256
Phase 9 Finalization | Checksum: f69dfbdf

Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 3888.215 ; gain = 56.027 ; free physical = 4069 ; free virtual = 9256
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               2  |              27  |                                              0  |
|  Constant propagation         |            1341  |            1966  |                                              0  |
|  Sweep                        |               0  |             221  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: f69dfbdf

Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 3888.215 ; gain = 56.027 ; free physical = 4069 ; free virtual = 9256
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3888.215 ; gain = 0.000 ; free physical = 4069 ; free virtual = 9256

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 10 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 20
Ending PowerOpt Patch Enables Task | Checksum: f69dfbdf

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.12 . Memory (MB): peak = 4596.027 ; gain = 0.000 ; free physical = 3413 ; free virtual = 8613
Ending Power Optimization Task | Checksum: f69dfbdf

Time (s): cpu = 00:00:41 ; elapsed = 00:00:12 . Memory (MB): peak = 4596.027 ; gain = 707.812 ; free physical = 3413 ; free virtual = 8613

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: f69dfbdf

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4596.027 ; gain = 0.000 ; free physical = 3413 ; free virtual = 8613

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4596.027 ; gain = 0.000 ; free physical = 3413 ; free virtual = 8613
Ending Netlist Obfuscation Task | Checksum: f69dfbdf

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4596.027 ; gain = 0.000 ; free physical = 3413 ; free virtual = 8613
INFO: [Common 17-83] Releasing license: Implementation
38 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:58 ; elapsed = 00:00:20 . Memory (MB): peak = 4596.027 ; gain = 1083.398 ; free physical = 3413 ; free virtual = 8613
INFO: [runtcl-4] Executing : report_drc -file bd_0_wrapper_drc_opted.rpt -pb bd_0_wrapper_drc_opted.pb -rpx bd_0_wrapper_drc_opted.rpx
Command: report_drc -file bd_0_wrapper_drc_opted.rpt -pb bd_0_wrapper_drc_opted.pb -rpx bd_0_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/TRANS_FFT/solution0/impl/verilog/project.runs/impl_1/bd_0_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.06 . Memory (MB): peak = 4620.039 ; gain = 0.000 ; free physical = 3420 ; free virtual = 8630
INFO: [Common 17-1381] The checkpoint '/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/TRANS_FFT/solution0/impl/verilog/project.runs/impl_1/bd_0_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:30 ; elapsed = 00:00:08 . Memory (MB): peak = 4620.039 ; gain = 0.000 ; free physical = 3360 ; free virtual = 8584
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xcu50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu50'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4636.047 ; gain = 0.000 ; free physical = 3361 ; free virtual = 8584
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: c30e77d7

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4636.047 ; gain = 0.000 ; free physical = 3361 ; free virtual = 8584
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4636.047 ; gain = 0.000 ; free physical = 3360 ; free virtual = 8584

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: c14e4217

Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 5061.336 ; gain = 425.289 ; free physical = 2968 ; free virtual = 8208

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 12a98b14c

Time (s): cpu = 00:00:46 ; elapsed = 00:00:26 . Memory (MB): peak = 5326.227 ; gain = 690.180 ; free physical = 2529 ; free virtual = 7855

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 12a98b14c

Time (s): cpu = 00:00:46 ; elapsed = 00:00:26 . Memory (MB): peak = 5326.227 ; gain = 690.180 ; free physical = 2537 ; free virtual = 7863
Phase 1 Placer Initialization | Checksum: 12a98b14c

Time (s): cpu = 00:00:46 ; elapsed = 00:00:26 . Memory (MB): peak = 5326.227 ; gain = 690.180 ; free physical = 2538 ; free virtual = 7863

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 1a3304656

Time (s): cpu = 00:01:10 ; elapsed = 00:00:35 . Memory (MB): peak = 5406.266 ; gain = 770.219 ; free physical = 2507 ; free virtual = 7844

Phase 2.1.1.2 PBP: Clock Region Placement
INFO: [Place 30-3164] Check ILP status : ILP-based clock placer is skipped.
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: 1a3304656

Time (s): cpu = 00:01:10 ; elapsed = 00:00:35 . Memory (MB): peak = 5406.266 ; gain = 770.219 ; free physical = 2507 ; free virtual = 7844

Phase 2.1.1.3 PBP: Compute Congestion
Phase 2.1.1.3 PBP: Compute Congestion | Checksum: 1a3304656

Time (s): cpu = 00:01:30 ; elapsed = 00:00:41 . Memory (MB): peak = 5775.250 ; gain = 1139.203 ; free physical = 1699 ; free virtual = 7463

Phase 2.1.1.4 PBP: UpdateTiming
Phase 2.1.1.4 PBP: UpdateTiming | Checksum: 17d078cd2

Time (s): cpu = 00:01:33 ; elapsed = 00:00:42 . Memory (MB): peak = 5807.266 ; gain = 1171.219 ; free physical = 1669 ; free virtual = 7433

Phase 2.1.1.5 PBP: Add part constraints
Phase 2.1.1.5 PBP: Add part constraints | Checksum: 17d078cd2

Time (s): cpu = 00:01:34 ; elapsed = 00:00:42 . Memory (MB): peak = 5807.266 ; gain = 1171.219 ; free physical = 1669 ; free virtual = 7433
Phase 2.1.1 Partition Driven Placement | Checksum: 17d078cd2

Time (s): cpu = 00:01:34 ; elapsed = 00:00:42 . Memory (MB): peak = 5807.266 ; gain = 1171.219 ; free physical = 1669 ; free virtual = 7433
Phase 2.1 Floorplanning | Checksum: 11afe72fd

Time (s): cpu = 00:01:34 ; elapsed = 00:00:42 . Memory (MB): peak = 5807.266 ; gain = 1171.219 ; free physical = 1669 ; free virtual = 7433

Phase 2.2 Physical Synthesis After Floorplan
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5807.266 ; gain = 0.000 ; free physical = 1669 ; free virtual = 7434

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                         |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------
|  PSIP Post Floorplan SLR Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis After Floorplan | Checksum: 11afe72fd

Time (s): cpu = 00:01:34 ; elapsed = 00:00:43 . Memory (MB): peak = 5807.266 ; gain = 1171.219 ; free physical = 1669 ; free virtual = 7434

Phase 2.3 Update Timing before SLR Path Opt
Phase 2.3 Update Timing before SLR Path Opt | Checksum: 11afe72fd

Time (s): cpu = 00:01:34 ; elapsed = 00:00:43 . Memory (MB): peak = 5807.266 ; gain = 1171.219 ; free physical = 1669 ; free virtual = 7434

Phase 2.4 Post-Processing in Floorplanning
Phase 2.4 Post-Processing in Floorplanning | Checksum: 11afe72fd

Time (s): cpu = 00:01:34 ; elapsed = 00:00:43 . Memory (MB): peak = 5807.266 ; gain = 1171.219 ; free physical = 1669 ; free virtual = 7434

Phase 2.5 Global Placement Core

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 2a6aef5c9

Time (s): cpu = 00:03:38 ; elapsed = 00:01:29 . Memory (MB): peak = 6252.297 ; gain = 1616.250 ; free physical = 1295 ; free virtual = 7063

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 8 LUTNM shape to break, 966 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 8, two critical 0, total 8, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 336 nets or LUTs. Breaked 8 LUTs, combined 328 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-1030] Pass 1. Identified 46 candidate driver sets for equivalent driver rewiring.
INFO: [Physopt 32-661] Optimized 28 nets.  Re-placed 117 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 28 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 117 existing cells
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 6252.297 ; gain = 0.000 ; free physical = 1289 ; free virtual = 7058
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-457] Pass 1. Identified 28 candidate cells for DSP register optimization.
INFO: [Physopt 32-665] Processed cell bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U37/tmp_product__4. 15 registers were pushed out.
INFO: [Physopt 32-665] Processed cell bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U37/tmp_product__6. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U37/tmp_product__7. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U37/tmp_product__0. 15 registers were pushed out.
INFO: [Physopt 32-665] Processed cell bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U37/tmp_product__3. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U37/tmp_product__1. 15 registers were pushed out.
INFO: [Physopt 32-665] Processed cell bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U37/tmp_product__1. 15 registers were pushed out.
INFO: [Physopt 32-665] Processed cell bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U37/tmp_product__2. 15 registers were pushed out.
INFO: [Physopt 32-665] Processed cell bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U37/tmp_product__3. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U37/tmp_product. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U37/tmp_product__5. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U37/tmp_product__5. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_44s_93_1_1_U35/tmp_product. 15 registers were pushed out.
INFO: [Physopt 32-665] Processed cell bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U37/tmp_product__6. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U37/tmp_product. 15 registers were pushed out.
INFO: [Physopt 32-665] Processed cell bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U37/tmp_product__4. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_42ns_33ns_75_1_1_U34/tmp_product. 25 registers were pushed out.
INFO: [Physopt 32-665] Processed cell bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_42ns_33ns_75_1_1_U34/tmp_product__0. 25 registers were pushed out.
INFO: [Physopt 32-665] Processed cell bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_44s_93_1_1_U35/tmp_product__1. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U37/tmp_product__0. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U37/tmp_product__7. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_44s_93_1_1_U35/tmp_product__0. 15 registers were pushed out.
INFO: [Physopt 32-665] Processed cell bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_44s_93_1_1_U35/tmp_product__2. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_44s_93_1_1_U35/tmp_product__3. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_44s_93_1_1_U35/tmp_product__4. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U37/tmp_product__2. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_42ns_33ns_75_1_1_U34/tmp_product__2. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_42ns_33ns_75_1_1_U34/tmp_product__1. 17 registers were pushed out.
INFO: [Physopt 32-775] End 2 Pass. Optimized 28 nets or cells. Created 476 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 6252.297 ; gain = 0.000 ; free physical = 1283 ; free virtual = 7052
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 6252.297 ; gain = 0.000 ; free physical = 1283 ; free virtual = 7052

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            8  |            328  |                   336  |           0  |           1  |  00:00:01  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Equivalent Driver Rewiring                       |            0  |              0  |                    28  |           0  |           1  |  00:00:01  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |          476  |              0  |                    28  |           0  |           1  |  00:00:02  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |          484  |            328  |                   392  |           0  |           6  |  00:00:04  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 2bb92679b

Time (s): cpu = 00:03:46 ; elapsed = 00:01:36 . Memory (MB): peak = 6252.297 ; gain = 1616.250 ; free physical = 1271 ; free virtual = 7041
Phase 2.5 Global Placement Core | Checksum: 1aff1901c

Time (s): cpu = 00:04:29 ; elapsed = 00:01:50 . Memory (MB): peak = 6252.297 ; gain = 1616.250 ; free physical = 1294 ; free virtual = 7065
Phase 2 Global Placement | Checksum: 1aff1901c

Time (s): cpu = 00:04:30 ; elapsed = 00:01:50 . Memory (MB): peak = 6252.297 ; gain = 1616.250 ; free physical = 1295 ; free virtual = 7065

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 21ec5f128

Time (s): cpu = 00:04:53 ; elapsed = 00:01:57 . Memory (MB): peak = 6252.297 ; gain = 1616.250 ; free physical = 1314 ; free virtual = 7131

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 212240c1b

Time (s): cpu = 00:04:58 ; elapsed = 00:01:59 . Memory (MB): peak = 6252.297 ; gain = 1616.250 ; free physical = 1308 ; free virtual = 7125

Phase 3.3 Small Shape DP

Phase 3.3.1 Small Shape Clustering
Phase 3.3.1 Small Shape Clustering | Checksum: 1e05a4761

Time (s): cpu = 00:05:37 ; elapsed = 00:02:09 . Memory (MB): peak = 6252.297 ; gain = 1616.250 ; free physical = 1355 ; free virtual = 7175

Phase 3.3.2 Slice Area Swap

Phase 3.3.2.1 Slice Area Swap Initial
Phase 3.3.2.1 Slice Area Swap Initial | Checksum: 1fa7f3a20

Time (s): cpu = 00:05:41 ; elapsed = 00:02:12 . Memory (MB): peak = 6252.297 ; gain = 1616.250 ; free physical = 1354 ; free virtual = 7174
Phase 3.3.2 Slice Area Swap | Checksum: 1ae1cd81e

Time (s): cpu = 00:05:42 ; elapsed = 00:02:13 . Memory (MB): peak = 6252.297 ; gain = 1616.250 ; free physical = 1367 ; free virtual = 7186
Phase 3.3 Small Shape DP | Checksum: fb136f93

Time (s): cpu = 00:05:49 ; elapsed = 00:02:15 . Memory (MB): peak = 6252.297 ; gain = 1616.250 ; free physical = 1364 ; free virtual = 7184

Phase 3.4 Re-assign LUT pins
Phase 3.4 Re-assign LUT pins | Checksum: 1041c17b7

Time (s): cpu = 00:05:51 ; elapsed = 00:02:17 . Memory (MB): peak = 6252.297 ; gain = 1616.250 ; free physical = 1368 ; free virtual = 7188

Phase 3.5 Pipeline Register Optimization
Phase 3.5 Pipeline Register Optimization | Checksum: 1a043195c

Time (s): cpu = 00:05:51 ; elapsed = 00:02:18 . Memory (MB): peak = 6252.297 ; gain = 1616.250 ; free physical = 1368 ; free virtual = 7188
Phase 3 Detail Placement | Checksum: 1a043195c

Time (s): cpu = 00:05:52 ; elapsed = 00:02:18 . Memory (MB): peak = 6252.297 ; gain = 1616.250 ; free physical = 1369 ; free virtual = 7188

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1b0c6edae

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.394 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1eedfb589

Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.9 . Memory (MB): peak = 6252.297 ; gain = 0.000 ; free physical = 1362 ; free virtual = 7182
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 1eedfb589

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 6252.297 ; gain = 0.000 ; free physical = 1362 ; free virtual = 7182
Phase 4.1.1.1 BUFG Insertion | Checksum: 1b0c6edae

Time (s): cpu = 00:06:59 ; elapsed = 00:02:34 . Memory (MB): peak = 6252.297 ; gain = 1616.250 ; free physical = 1362 ; free virtual = 7182

Phase 4.1.1.2 BUFG Replication
INFO: [Place 46-63] BUFG replication identified 0 candidate nets: Replicated nets: 0, Replicated BUFGs: 0, Replicated BUFG Driver: 0, moved BUFGs: 0, Skipped due to Placement / Routing Conflict: 0, Skipped due to Timing: 0, Skipped due to constraints: 0
Phase 4.1.1.2 BUFG Replication | Checksum: 1b0c6edae

Time (s): cpu = 00:07:00 ; elapsed = 00:02:35 . Memory (MB): peak = 6252.297 ; gain = 1616.250 ; free physical = 1362 ; free virtual = 7182

Phase 4.1.1.3 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.511. For the most accurate timing information please run report_timing.
Phase 4.1.1.3 Post Placement Timing Optimization | Checksum: 1b1ec33f8

Time (s): cpu = 00:07:05 ; elapsed = 00:02:37 . Memory (MB): peak = 6252.297 ; gain = 1616.250 ; free physical = 1351 ; free virtual = 7172

Phase 4.1.1.4 Replication
INFO: [Place 46-19] Post Replication Timing Summary WNS=0.511. For the most accurate timing information please run report_timing.
Phase 4.1.1.4 Replication | Checksum: 1b1ec33f8

Time (s): cpu = 00:07:05 ; elapsed = 00:02:37 . Memory (MB): peak = 6252.297 ; gain = 1616.250 ; free physical = 1353 ; free virtual = 7173

Time (s): cpu = 00:07:05 ; elapsed = 00:02:37 . Memory (MB): peak = 6252.297 ; gain = 1616.250 ; free physical = 1353 ; free virtual = 7173
Phase 4.1 Post Commit Optimization | Checksum: 1b1ec33f8

Time (s): cpu = 00:07:05 ; elapsed = 00:02:37 . Memory (MB): peak = 6252.297 ; gain = 1616.250 ; free physical = 1353 ; free virtual = 7173

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1b1ec33f8

Time (s): cpu = 00:07:38 ; elapsed = 00:02:56 . Memory (MB): peak = 6252.297 ; gain = 1616.250 ; free physical = 1360 ; free virtual = 7182

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|      South|                1x1|                1x1|                2x2|
|___________|___________________|___________________|___________________|
|       East|                1x1|                1x1|                4x4|
|___________|___________________|___________________|___________________|
|       West|                1x1|                1x1|                4x4|
|___________|___________________|___________________|___________________|

SLR0:
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|      South|                1x1|                1x1|                2x2|
|___________|___________________|___________________|___________________|
|       East|                1x1|                1x1|                4x4|
|___________|___________________|___________________|___________________|
|       West|                1x1|                1x1|                4x4|
|___________|___________________|___________________|___________________|

SLR1:
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|      South|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       East|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       West|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1b1ec33f8

Time (s): cpu = 00:07:38 ; elapsed = 00:02:57 . Memory (MB): peak = 6252.297 ; gain = 1616.250 ; free physical = 1361 ; free virtual = 7183
Phase 4.3 Placer Reporting | Checksum: 1b1ec33f8

Time (s): cpu = 00:07:39 ; elapsed = 00:02:57 . Memory (MB): peak = 6252.297 ; gain = 1616.250 ; free physical = 1361 ; free virtual = 7183

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 6252.297 ; gain = 0.000 ; free physical = 1361 ; free virtual = 7183

Time (s): cpu = 00:07:39 ; elapsed = 00:02:57 . Memory (MB): peak = 6252.297 ; gain = 1616.250 ; free physical = 1361 ; free virtual = 7183
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 17271200e

Time (s): cpu = 00:07:39 ; elapsed = 00:02:57 . Memory (MB): peak = 6252.297 ; gain = 1616.250 ; free physical = 1356 ; free virtual = 7177
Ending Placer Task | Checksum: 1467836b0

Time (s): cpu = 00:07:39 ; elapsed = 00:02:58 . Memory (MB): peak = 6252.297 ; gain = 1616.250 ; free physical = 1356 ; free virtual = 7177
109 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:07:45 ; elapsed = 00:02:59 . Memory (MB): peak = 6252.297 ; gain = 1632.258 ; free physical = 1357 ; free virtual = 7178
INFO: [runtcl-4] Executing : report_io -file bd_0_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.3 ; elapsed = 00:00:00.38 . Memory (MB): peak = 6252.297 ; gain = 0.000 ; free physical = 1340 ; free virtual = 7162
INFO: [runtcl-4] Executing : report_utilization -file bd_0_wrapper_utilization_placed.rpt -pb bd_0_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file bd_0_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.14 . Memory (MB): peak = 6252.297 ; gain = 0.000 ; free physical = 1329 ; free virtual = 7151
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.07 . Memory (MB): peak = 6252.297 ; gain = 0.000 ; free physical = 1334 ; free virtual = 7163
Wrote PlaceDB: Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 6252.297 ; gain = 0.000 ; free physical = 1211 ; free virtual = 7121
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 6252.297 ; gain = 0.000 ; free physical = 1211 ; free virtual = 7121
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.53 ; elapsed = 00:00:00.28 . Memory (MB): peak = 6252.297 ; gain = 0.000 ; free physical = 1197 ; free virtual = 7108
Wrote Netlist Cache: Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.05 . Memory (MB): peak = 6252.297 ; gain = 0.000 ; free physical = 1197 ; free virtual = 7114
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 6252.297 ; gain = 0.000 ; free physical = 1189 ; free virtual = 7108
Write Physdb Complete: Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 6252.297 ; gain = 0.000 ; free physical = 1189 ; free virtual = 7108
INFO: [Common 17-1381] The checkpoint '/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/TRANS_FFT/solution0/impl/verilog/project.runs/impl_1/bd_0_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 6252.297 ; gain = 0.000 ; free physical = 1231 ; free virtual = 7083
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcu50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu50'

Starting Initial Update Timing Task
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design

Time (s): cpu = 00:00:21 ; elapsed = 00:00:04 . Memory (MB): peak = 6252.297 ; gain = 0.000 ; free physical = 1261 ; free virtual = 7113
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
118 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.07 . Memory (MB): peak = 6252.297 ; gain = 0.000 ; free physical = 1261 ; free virtual = 7119
Wrote PlaceDB: Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 6252.297 ; gain = 0.000 ; free physical = 1168 ; free virtual = 7107
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 6252.297 ; gain = 0.000 ; free physical = 1168 ; free virtual = 7107
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.47 ; elapsed = 00:00:00.26 . Memory (MB): peak = 6252.297 ; gain = 0.000 ; free physical = 1167 ; free virtual = 7107
Wrote Netlist Cache: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 6252.297 ; gain = 0.000 ; free physical = 1159 ; free virtual = 7105
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 6252.297 ; gain = 0.000 ; free physical = 1159 ; free virtual = 7107
Write Physdb Complete: Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 6252.297 ; gain = 0.000 ; free physical = 1159 ; free virtual = 7107
INFO: [Common 17-1381] The checkpoint '/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/TRANS_FFT/solution0/impl/verilog/project.runs/impl_1/bd_0_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xcu50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu50'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: b2305fd5 ConstDB: 0 ShapeSum: 9447d6db RouteDB: 0
Nodegraph reading from file.  Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 6254.297 ; gain = 0.000 ; free physical = 1222 ; free virtual = 7112
WARNING: [Route 35-197] Clock port "ap_clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "ap_rst" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_rst". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ap_ctrl_start" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_ctrl_start". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "work_x_q0[59]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "work_x_q0[59]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "work_x_q1[58]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "work_x_q1[58]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "work_x_q1[59]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "work_x_q1[59]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "work_x_q1[62]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "work_x_q1[62]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "work_x_q1[61]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "work_x_q1[61]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "work_x_q0[61]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "work_x_q0[61]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "work_x_q1[55]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "work_x_q1[55]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "work_x_q0[60]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "work_x_q0[60]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "work_x_q0[62]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "work_x_q0[62]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "work_x_q0[63]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "work_x_q0[63]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "work_y_q1[59]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "work_y_q1[59]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "work_y_q1[61]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "work_y_q1[61]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "work_x_q0[58]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "work_x_q0[58]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "work_x_q1[60]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "work_x_q1[60]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "work_x_q1[63]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "work_x_q1[63]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "work_y_q1[60]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "work_y_q1[60]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "work_y_q1[63]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "work_y_q1[63]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "work_y_q0[61]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "work_y_q0[61]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "work_y_q0[60]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "work_y_q0[60]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "work_y_q0[59]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "work_y_q0[59]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "work_x_q0[54]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "work_x_q0[54]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "work_x_q1[54]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "work_x_q1[54]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "work_x_q0[55]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "work_x_q0[55]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "work_y_q1[58]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "work_y_q1[58]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "work_y_q0[63]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "work_y_q0[63]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "work_y_q0[55]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "work_y_q0[55]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "work_y_q1[55]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "work_y_q1[55]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "work_y_q0[58]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "work_y_q0[58]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "work_x_q0[53]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "work_x_q0[53]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "work_x_q0[57]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "work_x_q0[57]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "work_x_q1[57]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "work_x_q1[57]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "work_y_q1[62]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "work_y_q1[62]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "work_y_q0[62]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "work_y_q0[62]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "work_x_q1[53]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "work_x_q1[53]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "work_x_q1[56]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "work_x_q1[56]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "work_x_q0[56]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "work_x_q0[56]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "work_y_q0[54]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "work_y_q0[54]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "work_y_q0[57]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "work_y_q0[57]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "work_x_q1[52]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "work_x_q1[52]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "work_x_q0[52]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "work_x_q0[52]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "work_y_q1[57]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "work_y_q1[57]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "work_y_q0[56]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "work_y_q0[56]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "work_y_q1[56]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "work_y_q1[56]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "work_y_q1[54]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "work_y_q1[54]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "work_y_q1[53]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "work_y_q1[53]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "work_y_q1[52]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "work_y_q1[52]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "work_y_q0[52]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "work_y_q0[52]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "work_y_q0[53]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "work_y_q0[53]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "work_x_q1[51]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "work_x_q1[51]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "work_y_q1[50]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "work_y_q1[50]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "work_x_q0[48]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "work_x_q0[48]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "work_x_q0[51]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "work_x_q0[51]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "work_x_q0[50]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "work_x_q0[50]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "work_x_q1[50]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "work_x_q1[50]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "work_x_q1[48]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "work_x_q1[48]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "work_y_q1[51]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "work_y_q1[51]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "work_y_q0[51]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "work_y_q0[51]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "work_x_q1[49]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "work_x_q1[49]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "work_x_q1[36]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "work_x_q1[36]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "work_x_q0[49]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "work_x_q0[49]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "work_y_q1[49]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "work_y_q1[49]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "work_y_q0[50]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "work_y_q0[50]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "work_x_q0[46]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "work_x_q0[46]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "work_x_q0[47]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "work_x_q0[47]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "work_x_q1[33]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "work_x_q1[33]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "work_x_q0[37]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "work_x_q0[37]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "work_y_q1[48]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "work_y_q1[48]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "work_y_q0[48]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "work_y_q0[48]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "work_x_q1[47]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "work_x_q1[47]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "work_x_q1[44]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "work_x_q1[44]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "work_x_q0[45]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "work_x_q0[45]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "work_x_q1[37]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "work_x_q1[37]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "work_y_q0[49]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "work_y_q0[49]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "work_y_q0[46]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "work_y_q0[46]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "work_y_q1[46]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "work_y_q1[46]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "work_x_q1[46]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "work_x_q1[46]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "work_x_q1[45]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "work_x_q1[45]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "work_x_q0[36]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "work_x_q0[36]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "work_x_q0[39]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "work_x_q0[39]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "work_x_q0[34]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "work_x_q0[34]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "work_x_q1[34]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "work_x_q1[34]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "work_y_q1[47]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "work_y_q1[47]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "work_y_q0[47]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "work_y_q0[47]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "work_y_q1[45]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "work_y_q1[45]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "work_x_q1[32]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "work_x_q1[32]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "work_x_q1[38]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "work_x_q1[38]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "work_x_q0[44]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "work_x_q0[44]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "work_x_q0[33]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "work_x_q0[33]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "work_y_q1[34]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "work_y_q1[34]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "work_y_q1[37]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "work_y_q1[37]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "work_y_q0[45]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "work_y_q0[45]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "work_x_q0[35]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "work_x_q0[35]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "work_y_q1[33]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "work_y_q1[33]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "work_y_q1[35]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "work_y_q1[35]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "work_y_q0[37]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "work_y_q0[37]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "work_y_q0[34]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "work_y_q0[34]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "work_x_q0[38]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "work_x_q0[38]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "work_x_q1[39]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "work_x_q1[39]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
INFO: [Common 17-14] Message 'Route 35-198' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Post Restoration Checksum: NetGraph: 4ff04b70 | NumContArr: 83d96e06 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 2591baeb0

Time (s): cpu = 00:00:35 ; elapsed = 00:00:10 . Memory (MB): peak = 6254.297 ; gain = 0.000 ; free physical = 1268 ; free virtual = 7160

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 2591baeb0

Time (s): cpu = 00:00:35 ; elapsed = 00:00:10 . Memory (MB): peak = 6254.297 ; gain = 0.000 ; free physical = 1270 ; free virtual = 7163

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 2591baeb0

Time (s): cpu = 00:00:35 ; elapsed = 00:00:10 . Memory (MB): peak = 6254.297 ; gain = 0.000 ; free physical = 1270 ; free virtual = 7163

Phase 2.3 Global Clock Net Routing
Phase 2.3 Global Clock Net Routing | Checksum: 2591baeb0

Time (s): cpu = 00:00:43 ; elapsed = 00:00:12 . Memory (MB): peak = 6356.859 ; gain = 102.562 ; free physical = 1121 ; free virtual = 7014

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1a3f829b4

Time (s): cpu = 00:00:55 ; elapsed = 00:00:15 . Memory (MB): peak = 6356.859 ; gain = 102.562 ; free physical = 1117 ; free virtual = 7011
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.758  | TNS=0.000  | WHS=0.018  | THS=0.000  |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 51731
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 38385
  Number of Partially Routed Nets     = 13346
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1f5e725b8

Time (s): cpu = 00:01:32 ; elapsed = 00:00:24 . Memory (MB): peak = 6379.289 ; gain = 124.992 ; free physical = 1103 ; free virtual = 6999

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1f5e725b8

Time (s): cpu = 00:01:32 ; elapsed = 00:00:24 . Memory (MB): peak = 6379.289 ; gain = 124.992 ; free physical = 1103 ; free virtual = 6999

Phase 3.2 Initial Net Routing
Phase 3.2 Initial Net Routing | Checksum: 1686c8327

Time (s): cpu = 00:01:55 ; elapsed = 00:00:30 . Memory (MB): peak = 6379.289 ; gain = 124.992 ; free physical = 1086 ; free virtual = 6984
Phase 3 Initial Routing | Checksum: 1c1c139a6

Time (s): cpu = 00:01:56 ; elapsed = 00:00:30 . Memory (MB): peak = 6379.289 ; gain = 124.992 ; free physical = 1086 ; free virtual = 6984

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 10885
 Number of Nodes with overlaps = 1097
 Number of Nodes with overlaps = 148
 Number of Nodes with overlaps = 29
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.071  | TNS=0.000  | WHS=0.024  | THS=0.000  |

Phase 4.1 Global Iteration 0 | Checksum: 38d17296c

Time (s): cpu = 00:04:05 ; elapsed = 00:01:18 . Memory (MB): peak = 6379.289 ; gain = 124.992 ; free physical = 1038 ; free virtual = 6968

Phase 4.2 Additional Iteration for Hold
Phase 4.2 Additional Iteration for Hold | Checksum: 385c7bd00

Time (s): cpu = 00:04:05 ; elapsed = 00:01:18 . Memory (MB): peak = 6379.289 ; gain = 124.992 ; free physical = 1038 ; free virtual = 6968
Phase 4 Rip-up And Reroute | Checksum: 385c7bd00

Time (s): cpu = 00:04:05 ; elapsed = 00:01:18 . Memory (MB): peak = 6379.289 ; gain = 124.992 ; free physical = 1039 ; free virtual = 6969

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 385c7bd00

Time (s): cpu = 00:04:06 ; elapsed = 00:01:18 . Memory (MB): peak = 6379.289 ; gain = 124.992 ; free physical = 1039 ; free virtual = 6969

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 385c7bd00

Time (s): cpu = 00:04:06 ; elapsed = 00:01:18 . Memory (MB): peak = 6379.289 ; gain = 124.992 ; free physical = 1039 ; free virtual = 6970
Phase 5 Delay and Skew Optimization | Checksum: 385c7bd00

Time (s): cpu = 00:04:06 ; elapsed = 00:01:18 . Memory (MB): peak = 6379.289 ; gain = 124.992 ; free physical = 1039 ; free virtual = 6970

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 3569e56b7

Time (s): cpu = 00:04:19 ; elapsed = 00:01:21 . Memory (MB): peak = 6379.289 ; gain = 124.992 ; free physical = 1040 ; free virtual = 6970
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.071  | TNS=0.000  | WHS=0.024  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 3569e56b7

Time (s): cpu = 00:04:19 ; elapsed = 00:01:21 . Memory (MB): peak = 6379.289 ; gain = 124.992 ; free physical = 1040 ; free virtual = 6970
Phase 6 Post Hold Fix | Checksum: 3569e56b7

Time (s): cpu = 00:04:19 ; elapsed = 00:01:21 . Memory (MB): peak = 6379.289 ; gain = 124.992 ; free physical = 1040 ; free virtual = 6970

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.841371 %
  Global Horizontal Routing Utilization  = 1.07307 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 3569e56b7

Time (s): cpu = 00:04:21 ; elapsed = 00:01:21 . Memory (MB): peak = 6379.289 ; gain = 124.992 ; free physical = 1052 ; free virtual = 6984

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 3569e56b7

Time (s): cpu = 00:04:22 ; elapsed = 00:01:22 . Memory (MB): peak = 6379.289 ; gain = 124.992 ; free physical = 1052 ; free virtual = 6984

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 3569e56b7

Time (s): cpu = 00:04:26 ; elapsed = 00:01:24 . Memory (MB): peak = 6379.289 ; gain = 124.992 ; free physical = 1034 ; free virtual = 6966

Phase 10 Resolve XTalk
Phase 10 Resolve XTalk | Checksum: 3569e56b7

Time (s): cpu = 00:04:26 ; elapsed = 00:01:24 . Memory (MB): peak = 6379.289 ; gain = 124.992 ; free physical = 1034 ; free virtual = 6966

Phase 11 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.071  | TNS=0.000  | WHS=0.024  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 11 Post Router Timing | Checksum: 3569e56b7

Time (s): cpu = 00:04:32 ; elapsed = 00:01:25 . Memory (MB): peak = 6379.289 ; gain = 124.992 ; free physical = 1034 ; free virtual = 6966
INFO: [Route 35-16] Router Completed Successfully

Phase 12 Post-Route Event Processing
Phase 12 Post-Route Event Processing | Checksum: 129887e4c

Time (s): cpu = 00:04:33 ; elapsed = 00:01:26 . Memory (MB): peak = 6379.289 ; gain = 124.992 ; free physical = 1042 ; free virtual = 6973
Ending Routing Task | Checksum: 129887e4c

Time (s): cpu = 00:04:34 ; elapsed = 00:01:27 . Memory (MB): peak = 6379.289 ; gain = 124.992 ; free physical = 1042 ; free virtual = 6974

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
133 Infos, 102 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:04:42 ; elapsed = 00:01:29 . Memory (MB): peak = 6379.289 ; gain = 126.992 ; free physical = 1045 ; free virtual = 6976
INFO: [runtcl-4] Executing : report_drc -file bd_0_wrapper_drc_routed.rpt -pb bd_0_wrapper_drc_routed.pb -rpx bd_0_wrapper_drc_routed.rpx
Command: report_drc -file bd_0_wrapper_drc_routed.rpt -pb bd_0_wrapper_drc_routed.pb -rpx bd_0_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/TRANS_FFT/solution0/impl/verilog/project.runs/impl_1/bd_0_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file bd_0_wrapper_methodology_drc_routed.rpt -pb bd_0_wrapper_methodology_drc_routed.pb -rpx bd_0_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file bd_0_wrapper_methodology_drc_routed.rpt -pb bd_0_wrapper_methodology_drc_routed.pb -rpx bd_0_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/TRANS_FFT/solution0/impl/verilog/project.runs/impl_1/bd_0_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:51 ; elapsed = 00:00:10 . Memory (MB): peak = 6451.324 ; gain = 0.000 ; free physical = 992 ; free virtual = 6927
INFO: [runtcl-4] Executing : report_power -file bd_0_wrapper_power_routed.rpt -pb bd_0_wrapper_power_summary_routed.pb -rpx bd_0_wrapper_power_routed.rpx
Command: report_power -file bd_0_wrapper_power_routed.rpt -pb bd_0_wrapper_power_summary_routed.pb -rpx bd_0_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
143 Infos, 103 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:38 ; elapsed = 00:00:15 . Memory (MB): peak = 6451.324 ; gain = 0.000 ; free physical = 1007 ; free virtual = 6938
INFO: [runtcl-4] Executing : report_route_status -file bd_0_wrapper_route_status.rpt -pb bd_0_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file bd_0_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file bd_0_wrapper_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 6451.324 ; gain = 0.000 ; free physical = 1006 ; free virtual = 6938
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file bd_0_wrapper_bus_skew_routed.rpt -pb bd_0_wrapper_bus_skew_routed.pb -rpx bd_0_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.3 ; elapsed = 00:00:00.06 . Memory (MB): peak = 6451.324 ; gain = 0.000 ; free physical = 993 ; free virtual = 6933
Wrote PlaceDB: Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 6451.324 ; gain = 0.000 ; free physical = 888 ; free virtual = 6915
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 6451.324 ; gain = 0.000 ; free physical = 888 ; free virtual = 6915
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.98 ; elapsed = 00:00:00.62 . Memory (MB): peak = 6451.324 ; gain = 0.000 ; free physical = 880 ; free virtual = 6919
Wrote Netlist Cache: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 6451.324 ; gain = 0.000 ; free physical = 873 ; free virtual = 6917
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 6451.324 ; gain = 0.000 ; free physical = 873 ; free virtual = 6919
Write Physdb Complete: Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 6451.324 ; gain = 0.000 ; free physical = 873 ; free virtual = 6919
INFO: [Common 17-1381] The checkpoint '/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/TRANS_FFT/solution0/impl/verilog/project.runs/impl_1/bd_0_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 6451.324 ; gain = 0.000 ; free physical = 910 ; free virtual = 6884
INFO: [Common 17-206] Exiting Vivado at Wed Jul  9 04:32:10 2025...
