

================================================================
== Vitis HLS Report for 'if_loop_1'
================================================================
* Date:           Thu Apr 27 09:22:08 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        if_loop_1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: kintex7
* Target device:  xc7k160t-fbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.445 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_12_1  |        ?|        ?|         4|          1|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+--------+-----+
|       Name      | BRAM_18K| DSP |   FF   |   LUT  | URAM|
+-----------------+---------+-----+--------+--------+-----+
|DSP              |        -|    -|       -|       -|    -|
|Expression       |        -|    -|       0|     202|    -|
|FIFO             |        -|    -|       -|       -|    -|
|Instance         |        -|    -|       -|       -|    -|
|Memory           |        -|    -|       -|       -|    -|
|Multiplexer      |        -|    -|       -|      54|    -|
|Register         |        -|    -|     136|       -|    -|
+-----------------+---------+-----+--------+--------+-----+
|Total            |        0|    0|     136|     256|    0|
+-----------------+---------+-----+--------+--------+-----+
|Available        |      650|  600|  202800|  101400|    0|
+-----------------+---------+-----+--------+--------+-----+
|Utilization (%)  |        0|    0|      ~0|      ~0|    0|
+-----------------+---------+-----+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln12_fu_94_p2    |         +|   0|  0|  38|          31|           1|
    |add_ln17_fu_128_p2   |         +|   0|  0|  39|          32|          32|
    |tmp_fu_115_p2        |         +|   0|  0|  39|          32|          32|
    |ap_condition_97      |       and|   0|  0|   6|           1|           1|
    |ap_condition_98      |       and|   0|  0|   6|           1|           1|
    |icmp_ln12_fu_88_p2   |      icmp|   0|  0|  18|          32|          32|
    |icmp_ln15_fu_123_p2  |      icmp|   0|  0|  18|          32|           4|
    |sum_1_fu_133_p3      |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0        |       xor|   0|  0|   6|           1|           2|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0| 202|         163|         137|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_done_int                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1         |   9|          2|   31|         62|
    |ap_sig_allocacmp_sum_load_1  |   9|          2|   32|         64|
    |i_fu_48                      |   9|          2|   31|         62|
    |sum_fu_44                    |   9|          2|   32|         64|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        |  54|         12|  128|        256|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |a_load_reg_173                    |  32|   0|   32|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |i_fu_48                           |  31|   0|   31|          0|
    |icmp_ln12_reg_164                 |   1|   0|    1|          0|
    |icmp_ln12_reg_164_pp0_iter1_reg   |   1|   0|    1|          0|
    |sum_fu_44                         |  32|   0|   32|          0|
    |tmp_reg_179                       |  32|   0|   32|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 136|   0|  136|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|ap_clk      |   in|    1|  ap_ctrl_hs|     if_loop_1|  return value|
|ap_rst      |   in|    1|  ap_ctrl_hs|     if_loop_1|  return value|
|ap_start    |   in|    1|  ap_ctrl_hs|     if_loop_1|  return value|
|ap_done     |  out|    1|  ap_ctrl_hs|     if_loop_1|  return value|
|ap_idle     |  out|    1|  ap_ctrl_hs|     if_loop_1|  return value|
|ap_ready    |  out|    1|  ap_ctrl_hs|     if_loop_1|  return value|
|ap_return   |  out|   32|  ap_ctrl_hs|     if_loop_1|  return value|
|a_address0  |  out|    7|   ap_memory|             a|         array|
|a_ce0       |  out|    1|   ap_memory|             a|         array|
|a_q0        |   in|   32|   ap_memory|             a|         array|
|n           |   in|   32|     ap_none|             n|        scalar|
+------------+-----+-----+------------+--------------+--------------+

