Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Thu Dec  3 17:41:41 2020
| Host         : UNIT-2060 running 64-bit Ubuntu 20.04.1 LTS
| Command      : report_control_sets -verbose -file radix_sorter_control_sets_placed.rpt
| Design       : radix_sorter
| Device       : xc7z020
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    18 |
|    Minimum number of control sets                        |    18 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    48 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    18 |
| >= 0 to < 4        |     6 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    11 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               3 |            2 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              72 |           33 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             189 |           64 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+--------------------------------+---------------------------+------------------+----------------+--------------+
|  Clock Signal  |          Enable Signal         |      Set/Reset Signal     | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+--------------------------------+---------------------------+------------------+----------------+--------------+
|  CLK_IBUF_BUFG | bin_head_l[31]_i_2_n_0         |                           |                1 |              1 |         1.00 |
|  CLK_IBUF_BUFG | current[31]_i_2_n_0            |                           |                1 |              1 |         1.00 |
|  CLK_IBUF_BUFG | j[31]_i_2_n_0                  |                           |                1 |              1 |         1.00 |
|  CLK_IBUF_BUFG | RST_IBUF                       | OUT_DATA_VALID_i_1_n_0    |                1 |              1 |         1.00 |
|  CLK_IBUF_BUFG | bin_head_r[31]_i_2_n_0         |                           |                1 |              1 |         1.00 |
|  CLK_IBUF_BUFG |                                |                           |                2 |              3 |         1.50 |
|  CLK_IBUF_BUFG | sort_state[3]_i_1_n_0          |                           |                3 |              4 |         1.33 |
|  CLK_IBUF_BUFG | bin_head_r[31]_i_2_n_0         | bin_head_r[31]_i_1_n_0    |               12 |             31 |         2.58 |
|  CLK_IBUF_BUFG | counter[31]_i_2_n_0            | counter[31]_i_1_n_0       |               11 |             31 |         2.82 |
|  CLK_IBUF_BUFG | j[31]_i_2_n_0                  | j[31]_i_1_n_0             |               13 |             31 |         2.38 |
|  CLK_IBUF_BUFG | bin_head_l[31]_i_2_n_0         | bin_head_l[31]_i_1_n_0    |                9 |             31 |         3.44 |
|  CLK_IBUF_BUFG | val_to_store[31]_i_1_n_0       |                           |               15 |             32 |         2.13 |
|  CLK_IBUF_BUFG | OUT_DATA[31]_i_1_n_0           |                           |               11 |             32 |         2.91 |
|  CLK_IBUF_BUFG | bin_iteration[31]_i_2_n_0      | bin_iteration[31]_i_1_n_0 |                9 |             32 |         3.56 |
|  CLK_IBUF_BUFG | current[31]_i_2_n_0            | current[31]_i_1_n_0       |                9 |             32 |         3.56 |
|  CLK_IBUF_BUFG | bin_right                      |                           |               11 |             44 |         4.00 |
|  CLK_IBUF_BUFG | bin_left                       |                           |               11 |             44 |         4.00 |
|  CLK_IBUF_BUFG | memory_reg_r1_0_63_0_2_i_4_n_0 |                           |               22 |             88 |         4.00 |
+----------------+--------------------------------+---------------------------+------------------+----------------+--------------+


