Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Wed Oct  4 15:12:56 2023
| Host         : gs21-10 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -file ./report/im_load_timing_routed.rpt
| Design       : bd_0_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 34 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.199        0.000                      0                  246        0.131        0.000                      0                  246        4.500        0.000                       0                   123  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              4.199        0.000                      0                  246        0.131        0.000                      0                  246        4.500        0.000                       0                   123  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        4.199ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.131ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.199ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/i_0_reg_135_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/add_ln40_reg_440_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.779ns  (logic 2.879ns (49.817%)  route 2.900ns (50.183%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=122, unset)          0.973     0.973    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X28Y56         FDRE                                         r  bd_0_i/hls_inst/U0/i_0_reg_135_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y56         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/U0/i_0_reg_135_reg[1]/Q
                         net (fo=18, routed)          1.146     2.575    bd_0_i/hls_inst/U0/shl_ln31_1_fu_236_p3[8]
    SLICE_X26Y58         LUT5 (Prop_lut5_I1_O)        0.146     2.721 r  bd_0_i/hls_inst/U0/ap_ready_INST_0_i_2/O
                         net (fo=10, routed)          0.519     3.239    bd_0_i/hls_inst/U0/ap_ready_INST_0_i_2_n_1
    SLICE_X28Y60         LUT3 (Prop_lut3_I0_O)        0.328     3.567 r  bd_0_i/hls_inst/U0/add_ln34_1_reg_430[15]_i_4/O
                         net (fo=2, routed)           0.632     4.199    bd_0_i/hls_inst/U0/sub_ln34_fu_254_p2[6]
    SLICE_X29Y60         LUT6 (Prop_lut6_I0_O)        0.124     4.323 r  bd_0_i/hls_inst/U0/add_ln34_1_reg_430[15]_i_8/O
                         net (fo=1, routed)           0.000     4.323    bd_0_i/hls_inst/U0/add_ln34_1_reg_430[15]_i_8_n_1
    SLICE_X29Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.873 r  bd_0_i/hls_inst/U0/add_ln34_1_reg_430_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.873    bd_0_i/hls_inst/U0/add_ln34_1_reg_430_reg[15]_i_1_n_1
    SLICE_X29Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     5.221 r  bd_0_i/hls_inst/U0/add_ln34_1_reg_430_reg[18]_i_1/O[1]
                         net (fo=2, routed)           0.604     5.825    bd_0_i/hls_inst/U0/add_ln34_1_fu_284_p2[17]
    SLICE_X27Y58         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.704     6.529 r  bd_0_i/hls_inst/U0/add_ln40_reg_440_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.529    bd_0_i/hls_inst/U0/add_ln40_reg_440_reg[17]_i_1_n_1
    SLICE_X27Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     6.752 r  bd_0_i/hls_inst/U0/add_ln40_reg_440_reg[18]_i_2/O[0]
                         net (fo=1, routed)           0.000     6.752    bd_0_i/hls_inst/U0/add_ln40_fu_296_p2[18]
    SLICE_X27Y59         FDRE                                         r  bd_0_i/hls_inst/U0/add_ln40_reg_440_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=122, unset)          0.924    10.924    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X27Y59         FDRE                                         r  bd_0_i/hls_inst/U0/add_ln40_reg_440_reg[18]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X27Y59         FDRE (Setup_fdre_C_D)        0.062    10.951    bd_0_i/hls_inst/U0/add_ln40_reg_440_reg[18]
  -------------------------------------------------------------------
                         required time                         10.951    
                         arrival time                          -6.752    
  -------------------------------------------------------------------
                         slack                                  4.199    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_user_V_U/obuf_inst/odata_int_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_user_V_U/ibuf_inst/ireg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.028%)  route 0.087ns (31.972%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=122, unset)          0.410     0.410    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_user_V_U/obuf_inst/ap_clk
    SLICE_X33Y58         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_user_V_U/obuf_inst/odata_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y58         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_user_V_U/obuf_inst/odata_int_reg[1]/Q
                         net (fo=4, routed)           0.087     0.639    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_user_V_U/ibuf_inst/ireg_reg[1]_1
    SLICE_X32Y58         LUT6 (Prop_lut6_I3_O)        0.045     0.684 r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_user_V_U/ibuf_inst/ireg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.684    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_user_V_U/ibuf_inst/ireg[0]_i_1_n_1
    SLICE_X32Y58         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_user_V_U/ibuf_inst/ireg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=122, unset)          0.432     0.432    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_user_V_U/ibuf_inst/ap_clk
    SLICE_X32Y58         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_user_V_U/ibuf_inst/ireg_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X32Y58         FDRE (Hold_fdre_C_D)         0.121     0.553    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_user_V_U/ibuf_inst/ireg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.684    
  -------------------------------------------------------------------
                         slack                                  0.131    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y56  bd_0_i/hls_inst/U0/add_ln31_1_reg_425_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y56  bd_0_i/hls_inst/U0/add_ln31_1_reg_425_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y56  bd_0_i/hls_inst/U0/add_ln31_1_reg_425_reg[10]/C



