c ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/MEMREFCLK ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK          0          0 -2147483648 -2147483648
c      mem_refclk ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/MEMREFCLK       4700       4700 -2147483648 -2147483648
c ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/MEMREFCLK ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK          0          0 -2147483648 -2147483648
c      mem_refclk ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/MEMREFCLK       4700       4700 -2147483648 -2147483648
s         phy_clk     po_fine_inc      11590 -2147483648 -2147483648      11590
s         phy_clk po_coarse_enable      12380 -2147483648 -2147483648      12380
s         phy_clk  po_fine_enable      12760 -2147483648 -2147483648      12760
s         phy_clk calib_in_common       9110 -2147483648 -2147483648       9110
s         phy_clk po_counter_read_val[0]       6040 -2147483648 -2147483648       6040
s         phy_clk po_counter_read_val[1]       6040 -2147483648 -2147483648       6040
s         phy_clk po_counter_read_val[2]       6040 -2147483648 -2147483648       6040
s         phy_clk po_counter_read_val[3]       6040 -2147483648 -2147483648       6040
s         phy_clk po_counter_read_val[4]       6040 -2147483648 -2147483648       6040
s         phy_clk po_counter_read_val[5]       6040 -2147483648 -2147483648       6040
s         phy_clk po_counter_read_val[6]       6040 -2147483648 -2147483648       6040
s         phy_clk po_counter_read_val[7]       6040 -2147483648 -2147483648       6040
s         phy_clk po_counter_read_val[8]       6040 -2147483648 -2147483648       6040
s         phy_clk    calib_sel[0]      14360 -2147483648 -2147483648      14360
s         phy_clk    calib_sel[1]      14360 -2147483648 -2147483648      14360
s         phy_clk    calib_sel[2]       9110 -2147483648 -2147483648       9110
s         phy_clk     PHYCTLWD[0]       7180 -2147483648 -2147483648       7180
s         phy_clk     PHYCTLWD[1]       7180 -2147483648 -2147483648       7180
s         phy_clk     PHYCTLWD[2]       7180 -2147483648 -2147483648       7180
s         phy_clk    PHYCTLWD[17]       7180 -2147483648 -2147483648       7180
s         phy_clk    PHYCTLWD[18]       7180 -2147483648 -2147483648       7180
s         phy_clk    PHYCTLWD[19]       7180 -2147483648 -2147483648       7180
s         phy_clk    PHYCTLWD[20]       7180 -2147483648 -2147483648       7180
s         phy_clk    PHYCTLWD[21]       7180 -2147483648 -2147483648       7180
s         phy_clk    PHYCTLWD[22]       7180 -2147483648 -2147483648       7180
s         phy_clk    PHYCTLWD[23]       7180 -2147483648 -2147483648       7180
s         phy_clk    PHYCTLWD[24]       7180 -2147483648 -2147483648       7180
s         phy_clk      phy_ctl_wr       8460 -2147483648 -2147483648       8460
s         phy_clk   phy_cmd_wr_en      14900 -2147483648 -2147483648      14900
s         phy_clk    phy_dout[51]      14590 -2147483648 -2147483648      14590
s         phy_clk    phy_dout[59]      14590 -2147483648 -2147483648      14590
s         phy_clk    phy_dout[80]      15000 -2147483648 -2147483648      15000
s         phy_clk    phy_dout[81]      15000 -2147483648 -2147483648      15000
s         phy_clk    phy_dout[82]      15000 -2147483648 -2147483648      15000
s         phy_clk    phy_dout[88]      15000 -2147483648 -2147483648      15000
s         phy_clk    phy_dout[89]      15000 -2147483648 -2147483648      15000
s         phy_clk    phy_dout[96]      14840 -2147483648 -2147483648      14840
s         phy_clk    phy_dout[97]      14840 -2147483648 -2147483648      14840
s         phy_clk    phy_dout[98]      14840 -2147483648 -2147483648      14840
s         phy_clk    phy_dout[99]      14840 -2147483648 -2147483648      14840
s         phy_clk   phy_dout[104]      14720 -2147483648 -2147483648      14720
s         phy_clk   phy_dout[105]      14720 -2147483648 -2147483648      14720
s         phy_clk   phy_dout[106]      14720 -2147483648 -2147483648      14720
s         phy_clk   phy_dout[107]      14720 -2147483648 -2147483648      14720
s         phy_clk   phy_dout[112]      14570 -2147483648 -2147483648      14570
s         phy_clk   phy_dout[113]      14570 -2147483648 -2147483648      14570
s         phy_clk   phy_dout[114]      14570 -2147483648 -2147483648      14570
s         phy_clk   phy_dout[115]      14570 -2147483648 -2147483648      14570
s         phy_clk   phy_dout[120]      14720 -2147483648 -2147483648      14720
s         phy_clk   phy_dout[121]      14720 -2147483648 -2147483648      14720
s         phy_clk   phy_dout[122]      14720 -2147483648 -2147483648      14720
s         phy_clk   phy_dout[123]      14720 -2147483648 -2147483648      14720
s         phy_clk   phy_dout[124]      14720 -2147483648 -2147483648      14720
s         phy_clk   phy_dout[125]      14720 -2147483648 -2147483648      14720
s         phy_clk   phy_dout[126]      14720 -2147483648 -2147483648      14720
s         phy_clk   phy_dout[127]      14720 -2147483648 -2147483648      14720
s         phy_clk   phy_dout[128]      14590 -2147483648 -2147483648      14590
s         phy_clk   phy_dout[129]      14590 -2147483648 -2147483648      14590
s         phy_clk   phy_dout[130]      14590 -2147483648 -2147483648      14590
s         phy_clk   phy_dout[131]      14590 -2147483648 -2147483648      14590
s         phy_clk   phy_dout[132]      14590 -2147483648 -2147483648      14590
s         phy_clk   phy_dout[133]      14590 -2147483648 -2147483648      14590
s         phy_clk   phy_dout[134]      14590 -2147483648 -2147483648      14590
s         phy_clk   phy_dout[135]      14590 -2147483648 -2147483648      14590
s         phy_clk   phy_dout[136]      14590 -2147483648 -2147483648      14590
s         phy_clk   phy_dout[137]      14590 -2147483648 -2147483648      14590
s         phy_clk   phy_dout[138]      15000 -2147483648 -2147483648      15000
s         phy_clk   phy_dout[144]      14590 -2147483648 -2147483648      14590
s         phy_clk   phy_dout[145]      14590 -2147483648 -2147483648      14590
s         phy_clk   phy_dout[146]      14590 -2147483648 -2147483648      14590
s         phy_clk   phy_dout[147]      14590 -2147483648 -2147483648      14590
s         phy_clk   phy_dout[152]      14590 -2147483648 -2147483648      14590
s         phy_clk   phy_dout[153]      14590 -2147483648 -2147483648      14590
s         phy_clk   phy_dout[154]      14590 -2147483648 -2147483648      14590
s      mem_refclk      sync_pulse       6520 -2147483648 -2147483648       6520
c po_sel_fine_oclk_delay D_po_sel_fine_oclk_delay80_out       6300       6300 -2147483648 -2147483648
c calib_in_common D_po_sel_fine_oclk_delay80_out       2650       2650 -2147483648 -2147483648
c    calib_sel[0] D_po_sel_fine_oclk_delay80_out       7900       7900 -2147483648 -2147483648
c    calib_sel[1] D_po_sel_fine_oclk_delay80_out       7900       7900 -2147483648 -2147483648
c    calib_sel[2] D_po_sel_fine_oclk_delay80_out       2650       2650 -2147483648 -2147483648
c calib_in_common D_po_counter_read_en77_out       2650       2650 -2147483648 -2147483648
c    calib_sel[0] D_po_counter_read_en77_out       7900       7900 -2147483648 -2147483648
c    calib_sel[1] D_po_counter_read_en77_out       7900       7900 -2147483648 -2147483648
c    calib_sel[2] D_po_counter_read_en77_out       1050       1050 -2147483648 -2147483648
c     po_fine_inc D_po_fine_inc68_out       6300       6300 -2147483648 -2147483648
c calib_in_common D_po_fine_inc68_out       2650       2650 -2147483648 -2147483648
c    calib_sel[0] D_po_fine_inc68_out       7900       7900 -2147483648 -2147483648
c    calib_sel[1] D_po_fine_inc68_out       7900       7900 -2147483648 -2147483648
c    calib_sel[2] D_po_fine_inc68_out       2650       2650 -2147483648 -2147483648
c po_coarse_enable D_po_coarse_enable65_out       6300       6300 -2147483648 -2147483648
c calib_in_common D_po_coarse_enable65_out       2650       2650 -2147483648 -2147483648
c    calib_sel[0] D_po_coarse_enable65_out       7900       7900 -2147483648 -2147483648
c    calib_sel[1] D_po_coarse_enable65_out       7900       7900 -2147483648 -2147483648
c    calib_sel[2] D_po_coarse_enable65_out       2650       2650 -2147483648 -2147483648
c  po_fine_enable D_po_fine_enable62_out       6300       6300 -2147483648 -2147483648
c calib_in_common D_po_fine_enable62_out       2650       2650 -2147483648 -2147483648
c    calib_sel[0] D_po_fine_enable62_out       7900       7900 -2147483648 -2147483648
c    calib_sel[1] D_po_fine_enable62_out       7900       7900 -2147483648 -2147483648
c    calib_sel[2] D_po_fine_enable62_out       2650       2650 -2147483648 -2147483648
t         phy_clk           O2[0]       2540 -2147483648 -2147483648       2540
t         phy_clk           O2[1]       2540 -2147483648 -2147483648       2540
t         phy_clk           O2[2]       2540 -2147483648 -2147483648       2540
t         phy_clk           O2[3]       2540 -2147483648 -2147483648       2540
t         phy_clk           O2[4]       2540 -2147483648 -2147483648       2540
t         phy_clk           O2[5]       2540 -2147483648 -2147483648       2540
t         phy_clk           O1[0]       2540 -2147483648 -2147483648       2540
t         phy_clk           O1[1]       2540 -2147483648 -2147483648       2540
t         phy_clk           O1[2]       2540 -2147483648 -2147483648       2540
t         phy_clk           O1[3]       2540 -2147483648 -2147483648       2540
t         phy_clk           O1[4]       2540 -2147483648 -2147483648       2540
t         phy_clk           O1[5]       2540 -2147483648 -2147483648       2540
t         phy_clk           O1[6]       2540 -2147483648 -2147483648       2540
t         phy_clk           O1[7]       2540 -2147483648 -2147483648       2540
t         phy_clk           O1[8]       2540 -2147483648 -2147483648       2540
t         phy_clk            mcGo       2540 -2147483648 -2147483648       2540
c   D_of_ctl_full     of_ctl_full       4800       4800 -2147483648 -2147483648
t         phy_clk     of_ctl_full       9270 -2147483648 -2147483648       9270
t         phy_clk    phy_ctl_full       3690 -2147483648 -2147483648       3690
t      mem_refclk   phy_ctl_empty       6220 -2147483648 -2147483648       6220
s      mem_refclk   phy_ctl_empty       4790 -2147483648 -2147483648       4790
t      mem_refclk  pi_en_calib[0]       6790 -2147483648 -2147483648       6790
t      mem_refclk  pi_en_calib[1]       6790 -2147483648 -2147483648       6790
t      mem_refclk phaser_ctl_bus[3]       7780 -2147483648 -2147483648       7780
t         phy_clk B_rst_primitives       2540 -2147483648 -2147483648       2540
s         phy_clk B_rst_primitives       4240 -2147483648 -2147483648       4240
t ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK   mem_dq_out[6]       4180 -2147483648 -2147483648       4180
t ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK   mem_dq_out[7]       4180 -2147483648 -2147483648       4180
t ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK  mem_dq_out[12]       4180 -2147483648 -2147483648       4180
t ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK  mem_dq_out[13]       4180 -2147483648 -2147483648       4180
t ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK  mem_dq_out[14]       4180 -2147483648 -2147483648       4180
t ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK  mem_dq_out[15]       4180 -2147483648 -2147483648       4180
t ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK  mem_dq_out[16]       4180 -2147483648 -2147483648       4180
t ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK  mem_dq_out[17]       4180 -2147483648 -2147483648       4180
t ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK  mem_dq_out[18]       4180 -2147483648 -2147483648       4180
t ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK  mem_dq_out[19]       4180 -2147483648 -2147483648       4180
t ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK  mem_dq_out[20]       4180 -2147483648 -2147483648       4180
t ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK  mem_dq_out[21]       4180 -2147483648 -2147483648       4180
t ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK  mem_dq_out[22]       4180 -2147483648 -2147483648       4180
t ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK  mem_dq_out[23]       4180 -2147483648 -2147483648       4180
