-- VHDL for IBM SMS ALD page 15.41.08.1
-- Title: CH. CHAR. DECITION
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 9/9/2020 6:28:15 PM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;  -- For use in test benches only
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_15_41_08_1_CH_CHAR_DECITION is
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		PS_F1_INPUT_C_BIT:	 in STD_LOGIC;
		PS_F1_INPUT_1_BIT:	 in STD_LOGIC;
		MS_F1_INPUT_B_BIT:	 in STD_LOGIC;
		PS_F1_INPUT_A_BIT:	 in STD_LOGIC;
		PS_F1_INPUT_8_BIT:	 in STD_LOGIC;
		PS_F1_INPUT_4_BIT:	 in STD_LOGIC;
		MS_F1_INPUT_2_BIT:	 in STD_LOGIC;
		PS_F_CH_NOT_WORD_SEPARATOR:	 out STD_LOGIC);
end ALD_15_41_08_1_CH_CHAR_DECITION;

architecture behavioral of ALD_15_41_08_1_CH_CHAR_DECITION is 

	signal OUT_5B_5: STD_LOGIC;
	signal OUT_4C_6: STD_LOGIC;
	signal OUT_1C_R: STD_LOGIC;
	signal OUT_3D_2: STD_LOGIC;
	signal OUT_DOT_3C: STD_LOGIC;

begin

	OUT_5B_5 <= NOT(PS_F1_INPUT_C_BIT AND PS_F1_INPUT_1_BIT );
	OUT_4C_6 <= NOT(MS_F1_INPUT_B_BIT AND PS_F1_INPUT_A_BIT );
	OUT_1C_R <= OUT_DOT_3C;
	OUT_3D_2 <= NOT(PS_F1_INPUT_8_BIT AND PS_F1_INPUT_4_BIT AND MS_F1_INPUT_2_BIT );
	OUT_DOT_3C <= OUT_5B_5 OR OUT_4C_6 OR OUT_3D_2;

	PS_F_CH_NOT_WORD_SEPARATOR <= OUT_1C_R;


end;
