[2025-09-17 12:44:24] START suite=qualcomm_srv trace=srv723_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv723_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000004 cycles: 2578343 heartbeat IPC: 3.878 cumulative IPC: 3.878 (Simulation time: 00 hr 00 min 40 sec)
Warmup finished CPU 0 instructions: 20000003 cycles: 5003340 cumulative IPC: 3.997 (Simulation time: 00 hr 01 min 18 sec)
Warmup complete CPU 0 instructions: 20000003 cycles: 5003340 cumulative IPC: 3.997 (Simulation time: 00 hr 01 min 18 sec)
Heartbeat CPU 0 instructions: 20000008 cycles: 5003341 heartbeat IPC: 4.124 cumulative IPC: 5 (Simulation time: 00 hr 01 min 18 sec)
Heartbeat CPU 0 instructions: 30000010 cycles: 13275307 heartbeat IPC: 1.209 cumulative IPC: 1.209 (Simulation time: 00 hr 02 min 27 sec)
Heartbeat CPU 0 instructions: 40000010 cycles: 21531418 heartbeat IPC: 1.211 cumulative IPC: 1.21 (Simulation time: 00 hr 03 min 36 sec)
Heartbeat CPU 0 instructions: 50000010 cycles: 29707292 heartbeat IPC: 1.223 cumulative IPC: 1.214 (Simulation time: 00 hr 04 min 47 sec)
Heartbeat CPU 0 instructions: 60000012 cycles: 37933422 heartbeat IPC: 1.216 cumulative IPC: 1.215 (Simulation time: 00 hr 05 min 58 sec)
Heartbeat CPU 0 instructions: 70000015 cycles: 46124989 heartbeat IPC: 1.221 cumulative IPC: 1.216 (Simulation time: 00 hr 06 min 58 sec)
Heartbeat CPU 0 instructions: 80000017 cycles: 54307626 heartbeat IPC: 1.222 cumulative IPC: 1.217 (Simulation time: 00 hr 07 min 58 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv723_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 90000017 cycles: 62657118 heartbeat IPC: 1.198 cumulative IPC: 1.214 (Simulation time: 00 hr 09 min 09 sec)
Heartbeat CPU 0 instructions: 100000019 cycles: 71050956 heartbeat IPC: 1.191 cumulative IPC: 1.211 (Simulation time: 00 hr 10 min 20 sec)
Heartbeat CPU 0 instructions: 110000021 cycles: 79450004 heartbeat IPC: 1.191 cumulative IPC: 1.209 (Simulation time: 00 hr 11 min 30 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 82833754 cumulative IPC: 1.207 (Simulation time: 00 hr 12 min 41 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 82833754 cumulative IPC: 1.207 (Simulation time: 00 hr 12 min 41 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv723_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.207 instructions: 100000000 cycles: 82833754
CPU 0 Branch Prediction Accuracy: 92.65% MPKI: 13.05 Average ROB Occupancy at Mispredict: 31.02
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.0859
BRANCH_INDIRECT: 0.3711
BRANCH_CONDITIONAL: 11.22
BRANCH_DIRECT_CALL: 0.4207
BRANCH_INDIRECT_CALL: 0.5443
BRANCH_RETURN: 0.4059


====Backend Stall Breakdown====
ROB_STALL: 28627
LQ_STALL: 0
SQ_STALL: 53782


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 346
REPLAY_LOAD: 117.5
NON_REPLAY_LOAD: 6.0230484

== Total ==
ADDR_TRANS: 692
REPLAY_LOAD: 235
NON_REPLAY_LOAD: 27700

== Counts ==
ADDR_TRANS: 2
REPLAY_LOAD: 2
NON_REPLAY_LOAD: 4599

cpu0->cpu0_STLB TOTAL        ACCESS:    2118655 HIT:    2117973 MISS:        682 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2118655 HIT:    2117973 MISS:        682 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 125.9 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    9457329 HIT:    8639329 MISS:     818000 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    7730969 HIT:    7011183 MISS:     719786 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     580581 HIT:     499598 MISS:      80983 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:    1144543 HIT:    1128028 MISS:      16515 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       1236 HIT:        520 MISS:        716 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 30.82 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15855780 HIT:    7755114 MISS:    8100666 MSHR_MERGE:    1997839
cpu0->cpu0_L1I LOAD         ACCESS:   15855780 HIT:    7755114 MISS:    8100666 MSHR_MERGE:    1997839
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 13.82 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30482758 HIT:   26597508 MISS:    3885250 MSHR_MERGE:    1675289
cpu0->cpu0_L1D LOAD         ACCESS:   16624566 HIT:   14504862 MISS:    2119704 MSHR_MERGE:     491562
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   13856817 HIT:   12092531 MISS:    1764286 MSHR_MERGE:    1183703
cpu0->cpu0_L1D TRANSLATION  ACCESS:       1375 HIT:        115 MISS:       1260 MSHR_MERGE:         24
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 16.52 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   13003286 HIT:   10711593 MISS:    2291693 MSHR_MERGE:    1161504
cpu0->cpu0_ITLB LOAD         ACCESS:   13003286 HIT:   10711593 MISS:    2291693 MSHR_MERGE:    1161504
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.02 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28973277 HIT:   27643356 MISS:    1329921 MSHR_MERGE:     341455
cpu0->cpu0_DTLB LOAD         ACCESS:   28973277 HIT:   27643356 MISS:    1329921 MSHR_MERGE:     341455
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.087 cycles
cpu0->LLC TOTAL        ACCESS:     946896 HIT:     936720 MISS:      10176 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     719786 HIT:     709893 MISS:       9893 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      80983 HIT:      80951 MISS:         32 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     145411 HIT:     145406 MISS:          5 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:        716 HIT:        470 MISS:        246 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 116 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:         51
  ROW_BUFFER_MISS:      10120
  AVG DBUS CONGESTED CYCLE: 2.989
Channel 0 WQ ROW_BUFFER_HIT:          0
  ROW_BUFFER_MISS:          5
  FULL:          0
Channel 0 REFRESHES ISSUED:       6903

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       544017       529473        68454          743
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            3           59           47           21
  STLB miss resolved @ L2C                0           56          312          229           28
  STLB miss resolved @ LLC                0           11          170          291           45
  STLB miss resolved @ MEM                0            0           98          111          120

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             198885        57478      1570012       108807           12
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0            4            5            8
  STLB miss resolved @ L2C                0            0            2            0            0
  STLB miss resolved @ LLC                0            6           14           23            6
  STLB miss resolved @ MEM                0            0            5           18           17
[2025-09-17 12:57:06] END   suite=qualcomm_srv trace=srv723_ap (rc=0)
