#! /c/iverilog/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-965-g55e06db6)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000000000126d660 .scope module, "main" "main" 2 12;
 .timescale 0 0;
P_00000000012ed5f0 .param/l "AUX1" 0 2 63, C4<0101>;
P_00000000012ed628 .param/l "AUX2" 0 2 64, C4<1111>;
P_00000000012ed660 .param/l "AUX3" 0 2 67, C4<0110>;
P_00000000012ed698 .param/l "AUX4" 0 2 68, C4<0111>;
P_00000000012ed6d0 .param/l "EX" 0 2 62, C4<0010>;
P_00000000012ed708 .param/l "FIM" 0 2 70, C4<1001>;
P_00000000012ed740 .param/l "ID" 0 2 61, C4<0001>;
P_00000000012ed778 .param/l "IF" 0 2 60, C4<0000>;
P_00000000012ed7b0 .param/l "MEM" 0 2 65, C4<0011>;
P_00000000012ed7e8 .param/l "SUMPC" 0 2 69, C4<1000>;
P_00000000012ed820 .param/l "WB" 0 2 66, C4<0100>;
v0000000001363860_0 .net "PC", 31 0, v00000000013630e0_0;  1 drivers
v0000000001363900_0 .net "alucontrol", 3 0, v0000000001362a00_0;  1 drivers
v0000000001363c20_0 .net "aluresult1", 0 0, v00000000012df260_0;  1 drivers
v0000000001363180_0 .net "aluresult2", 31 0, v00000000012df6c0_0;  1 drivers
v0000000001362f00_0 .net "alusrc", 0 0, v00000000013628c0_0;  1 drivers
v0000000001364120_0 .net "branch", 0 0, v0000000001364080_0;  1 drivers
v0000000001363fe0_0 .net "clk", 0 0, v00000000012df1c0_0;  1 drivers
v0000000001363220_0 .var "estado", 3 0;
v0000000001363040_0 .net "funct3", 2 0, v00000000012dfc60_0;  1 drivers
v0000000001363ea0_0 .net "funct7", 6 0, v00000000012dee00_0;  1 drivers
v00000000013635e0_0 .net "immediate", 11 0, v00000000012deea0_0;  1 drivers
v0000000001363400_0 .net "instrucao", 31 0, v0000000001356570_0;  1 drivers
v0000000001362d20_0 .net "mem0", 31 0, v0000000001357150_0;  1 drivers
v0000000001363540_0 .net "mem1", 31 0, v0000000001357b50_0;  1 drivers
v0000000001362be0_0 .net "mem10", 31 0, v0000000001356cf0_0;  1 drivers
v00000000013639a0_0 .net "mem11", 31 0, v0000000001356d90_0;  1 drivers
v0000000001363b80_0 .net "mem12", 31 0, v0000000001356e30_0;  1 drivers
v0000000001363680_0 .net "mem13", 31 0, v00000000013578d0_0;  1 drivers
v0000000001362fa0_0 .net "mem14", 31 0, v0000000001357bf0_0;  1 drivers
v0000000001363cc0_0 .net "mem15", 31 0, v0000000001356610_0;  1 drivers
v0000000001363720_0 .net "mem16", 31 0, v00000000013571f0_0;  1 drivers
v0000000001363f40_0 .net "mem17", 31 0, v00000000013576f0_0;  1 drivers
v00000000013641c0_0 .net "mem18", 31 0, v0000000001357650_0;  1 drivers
v0000000001364300_0 .net "mem19", 31 0, v0000000001357fb0_0;  1 drivers
v00000000013643a0_0 .net "mem2", 31 0, v0000000001356ed0_0;  1 drivers
v0000000001362640_0 .net "mem20", 31 0, v0000000001357ab0_0;  1 drivers
v00000000013626e0_0 .net "mem21", 31 0, v0000000001356f70_0;  1 drivers
v0000000001362780_0 .net "mem22", 31 0, v00000000013582d0_0;  1 drivers
v00000000013650f0_0 .net "mem23", 31 0, v0000000001357010_0;  1 drivers
v0000000001364f10_0 .net "mem24", 31 0, v0000000001357290_0;  1 drivers
v00000000013645b0_0 .net "mem25", 31 0, v0000000001356b10_0;  1 drivers
v0000000001365870_0 .net "mem26", 31 0, v0000000001357330_0;  1 drivers
v0000000001365910_0 .net "mem27", 31 0, v00000000013566b0_0;  1 drivers
v0000000001365550_0 .net "mem28", 31 0, v00000000013573d0_0;  1 drivers
v00000000013652d0_0 .net "mem29", 31 0, v0000000001357790_0;  1 drivers
v0000000001365230_0 .net "mem3", 31 0, v0000000001357830_0;  1 drivers
v0000000001365190_0 .net "mem30", 31 0, v00000000013580f0_0;  1 drivers
v00000000013655f0_0 .net "mem31", 31 0, v0000000001357470_0;  1 drivers
v0000000001365690_0 .net "mem4", 31 0, v0000000001357c90_0;  1 drivers
v0000000001365050_0 .net "mem5", 31 0, v0000000001357510_0;  1 drivers
v0000000001365370_0 .net "mem6", 31 0, v0000000001358370_0;  1 drivers
v0000000001365410_0 .net "mem7", 31 0, v0000000001356930_0;  1 drivers
v0000000001364970_0 .net "mem8", 31 0, v00000000013575b0_0;  1 drivers
v0000000001365ff0_0 .net "mem9", 31 0, v0000000001356750_0;  1 drivers
v0000000001364790_0 .net "memread", 0 0, v0000000001362c80_0;  1 drivers
v0000000001365eb0_0 .net "memtoreg", 0 0, v00000000013625a0_0;  1 drivers
v00000000013659b0_0 .net "memwrite", 0 0, v00000000013637c0_0;  1 drivers
v0000000001365a50_0 .net "negativo", 0 0, v00000000013569d0_0;  1 drivers
v0000000001365af0_0 .net "opcode", 6 0, v0000000001356890_0;  1 drivers
v0000000001365b90_0 .net "pcsrc", 0 0, L_00000000012aab90;  1 drivers
v0000000001364fb0_0 .net "rd", 4 0, v0000000001358050_0;  1 drivers
v00000000013654b0_0 .net "readdata1R", 31 0, L_00000000012aab20;  1 drivers
v0000000001365c30_0 .net "readdata2R", 31 0, L_00000000012ab220;  1 drivers
v0000000001365730_0 .net "reddataM", 31 0, v0000000001360b30_0;  1 drivers
v00000000013657d0_0 .net "reg0", 31 0, v00000000013621b0_0;  1 drivers
v0000000001365cd0_0 .net "reg1", 31 0, v0000000001361a30_0;  1 drivers
v0000000001365d70_0 .net "reg10", 31 0, v0000000001361e90_0;  1 drivers
v0000000001365e10_0 .net "reg11", 31 0, v0000000001361710_0;  1 drivers
v0000000001365f50_0 .net "reg12", 31 0, v0000000001362070_0;  1 drivers
v0000000001364a10_0 .net "reg13", 31 0, v0000000001360630_0;  1 drivers
v0000000001366090_0 .net "reg14", 31 0, v00000000013615d0_0;  1 drivers
v0000000001366130_0 .net "reg15", 31 0, v0000000001361ad0_0;  1 drivers
v00000000013661d0_0 .net "reg16", 31 0, v0000000001360bd0_0;  1 drivers
v0000000001366270_0 .net "reg17", 31 0, v0000000001361f30_0;  1 drivers
v0000000001366310_0 .net "reg18", 31 0, v0000000001360d10_0;  1 drivers
v0000000001364650_0 .net "reg19", 31 0, v0000000001360db0_0;  1 drivers
v00000000013663b0_0 .net "reg2", 31 0, v0000000001361c10_0;  1 drivers
v00000000013648d0_0 .net "reg20", 31 0, v00000000013606d0_0;  1 drivers
v0000000001364510_0 .net "reg21", 31 0, v0000000001360e50_0;  1 drivers
v00000000013646f0_0 .net "reg22", 31 0, v0000000001360ef0_0;  1 drivers
v0000000001364830_0 .net "reg23", 31 0, v0000000001361cb0_0;  1 drivers
v0000000001364ab0_0 .net "reg24", 31 0, v0000000001362250_0;  1 drivers
v0000000001364b50_0 .net "reg25", 31 0, v0000000001362110_0;  1 drivers
v0000000001364bf0_0 .net "reg26", 31 0, v00000000013622f0_0;  1 drivers
v0000000001364dd0_0 .net "reg27", 31 0, v0000000001360f90_0;  1 drivers
v0000000001364c90_0 .net "reg28", 31 0, v0000000001361170_0;  1 drivers
v0000000001364d30_0 .net "reg29", 31 0, v0000000001361d50_0;  1 drivers
v0000000001364e70_0 .net "reg3", 31 0, v0000000001361fd0_0;  1 drivers
v000000000136a670_0 .net "reg30", 31 0, v0000000001361210_0;  1 drivers
v000000000136a5d0_0 .net "reg31", 31 0, v0000000001360810_0;  1 drivers
v000000000136c1f0_0 .net "reg4", 31 0, v00000000013608b0_0;  1 drivers
v000000000136afd0_0 .net "reg5", 31 0, v00000000013609f0_0;  1 drivers
v000000000136bd90_0 .net "reg6", 31 0, v00000000013617b0_0;  1 drivers
v000000000136a530_0 .net "reg7", 31 0, v00000000013612b0_0;  1 drivers
v000000000136a990_0 .net "reg8", 31 0, v0000000001361350_0;  1 drivers
v000000000136aad0_0 .net "reg9", 31 0, v00000000013613f0_0;  1 drivers
v000000000136b9d0_0 .net "regiwrite", 0 0, v0000000001362e60_0;  1 drivers
v000000000136b070_0 .net "rs1", 4 0, v0000000001357d30_0;  1 drivers
v000000000136aa30_0 .net "rs2", 4 0, v00000000013564d0_0;  1 drivers
v000000000136c290_0 .net "tipo", 2 0, v0000000001358230_0;  1 drivers
v000000000136a7b0_0 .net "writedataR", 31 0, v0000000001361850_0;  1 drivers
S_00000000011ebc00 .scope module, "alu" "alu" 2 96, 3 1 0, S_000000000126d660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "readdata1R";
    .port_info 2 /INPUT 32 "readdata2R";
    .port_info 3 /INPUT 1 "alusrc";
    .port_info 4 /INPUT 4 "alucontrol";
    .port_info 5 /INPUT 12 "immediate";
    .port_info 6 /OUTPUT 1 "aluresult1";
    .port_info 7 /OUTPUT 32 "aluresult2";
    .port_info 8 /OUTPUT 1 "pcsrc";
    .port_info 9 /INPUT 1 "branch";
    .port_info 10 /INPUT 4 "estado";
    .port_info 11 /INPUT 1 "negativo";
L_00000000012aab90 .functor AND 1, v00000000012df260_0, v0000000001364080_0, C4<1>, C4<1>;
v00000000012df9e0_0 .net "alucontrol", 3 0, v0000000001362a00_0;  alias, 1 drivers
v00000000012df260_0 .var "aluresult1", 0 0;
v00000000012df6c0_0 .var "aluresult2", 31 0;
v00000000012df080_0 .net "alusrc", 0 0, v00000000013628c0_0;  alias, 1 drivers
v00000000012df3a0_0 .net "branch", 0 0, v0000000001364080_0;  alias, 1 drivers
v00000000012df440_0 .net "clk", 0 0, v00000000012df1c0_0;  alias, 1 drivers
v00000000012df4e0_0 .net "estado", 3 0, v0000000001363220_0;  1 drivers
v00000000012df120_0 .net "immediate", 11 0, v00000000012deea0_0;  alias, 1 drivers
v00000000012dfbc0_0 .net "negativo", 0 0, v00000000013569d0_0;  alias, 1 drivers
v00000000012df800_0 .net "pcsrc", 0 0, L_00000000012aab90;  alias, 1 drivers
v00000000012df760_0 .net "readdata1R", 31 0, L_00000000012aab20;  alias, 1 drivers
v00000000012df8a0_0 .net "readdata2R", 31 0, L_00000000012ab220;  alias, 1 drivers
E_00000000012f5dc0 .event posedge, v00000000012df440_0;
S_0000000001262860 .scope module, "clock" "clock" 2 84, 4 1 0, S_000000000126d660;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "clk";
v00000000012df1c0_0 .var "clk", 0 0;
S_00000000012629f0 .scope module, "decodificacao" "decodificacao" 2 90, 5 1 0, S_000000000126d660;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instrucao";
    .port_info 1 /OUTPUT 7 "opcode";
    .port_info 2 /OUTPUT 5 "rd";
    .port_info 3 /OUTPUT 5 "rs1";
    .port_info 4 /OUTPUT 5 "rs2";
    .port_info 5 /OUTPUT 3 "funct3";
    .port_info 6 /OUTPUT 7 "funct7";
    .port_info 7 /OUTPUT 12 "immediate";
    .port_info 8 /OUTPUT 3 "tipo";
    .port_info 9 /INPUT 1 "clk";
    .port_info 10 /INPUT 4 "estado";
    .port_info 11 /OUTPUT 1 "negativo";
v00000000012df300_0 .net "clk", 0 0, v00000000012df1c0_0;  alias, 1 drivers
v00000000012dfa80_0 .net "estado", 3 0, v0000000001363220_0;  alias, 1 drivers
v00000000012dfc60_0 .var "funct3", 2 0;
v00000000012dee00_0 .var "funct7", 6 0;
v00000000012deea0_0 .var "immediate", 11 0;
v00000000012def40_0 .net "instrucao", 31 0, v0000000001356570_0;  alias, 1 drivers
v00000000013569d0_0 .var "negativo", 0 0;
v0000000001356890_0 .var "opcode", 6 0;
v0000000001358050_0 .var "rd", 4 0;
v0000000001357d30_0 .var "rs1", 4 0;
v00000000013564d0_0 .var "rs2", 4 0;
v0000000001358230_0 .var "tipo", 2 0;
S_0000000001242f00 .scope module, "lerinstrucao" "lerinstrucao" 2 88, 6 1 0, S_000000000126d660;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "instrucao";
    .port_info 1 /INPUT 32 "PC";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 4 "estado";
v0000000001356a70_0 .net "PC", 31 0, v00000000013630e0_0;  alias, 1 drivers
v0000000001357a10_0 .net "clk", 0 0, v00000000012df1c0_0;  alias, 1 drivers
v0000000001357970_0 .net "estado", 3 0, v0000000001363220_0;  alias, 1 drivers
v0000000001356570_0 .var "instrucao", 31 0;
v00000000013567f0 .array "instrucoes", 3 0, 31 0;
S_0000000001243090 .scope module, "memoria" "memoria" 2 98, 7 1 0, S_000000000126d660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "aluresult2";
    .port_info 2 /INPUT 32 "readdata2R";
    .port_info 3 /OUTPUT 32 "reddataM";
    .port_info 4 /INPUT 1 "memwrite";
    .port_info 5 /INPUT 1 "memread";
    .port_info 6 /INPUT 12 "immediate";
    .port_info 7 /OUTPUT 32 "mem0";
    .port_info 8 /OUTPUT 32 "mem1";
    .port_info 9 /OUTPUT 32 "mem2";
    .port_info 10 /OUTPUT 32 "mem3";
    .port_info 11 /OUTPUT 32 "mem4";
    .port_info 12 /OUTPUT 32 "mem5";
    .port_info 13 /OUTPUT 32 "mem6";
    .port_info 14 /OUTPUT 32 "mem7";
    .port_info 15 /OUTPUT 32 "mem8";
    .port_info 16 /OUTPUT 32 "mem9";
    .port_info 17 /OUTPUT 32 "mem10";
    .port_info 18 /OUTPUT 32 "mem11";
    .port_info 19 /OUTPUT 32 "mem12";
    .port_info 20 /OUTPUT 32 "mem13";
    .port_info 21 /OUTPUT 32 "mem14";
    .port_info 22 /OUTPUT 32 "mem15";
    .port_info 23 /OUTPUT 32 "mem16";
    .port_info 24 /OUTPUT 32 "mem17";
    .port_info 25 /OUTPUT 32 "mem18";
    .port_info 26 /OUTPUT 32 "mem19";
    .port_info 27 /OUTPUT 32 "mem20";
    .port_info 28 /OUTPUT 32 "mem21";
    .port_info 29 /OUTPUT 32 "mem22";
    .port_info 30 /OUTPUT 32 "mem23";
    .port_info 31 /OUTPUT 32 "mem24";
    .port_info 32 /OUTPUT 32 "mem25";
    .port_info 33 /OUTPUT 32 "mem26";
    .port_info 34 /OUTPUT 32 "mem27";
    .port_info 35 /OUTPUT 32 "mem28";
    .port_info 36 /OUTPUT 32 "mem29";
    .port_info 37 /OUTPUT 32 "mem30";
    .port_info 38 /OUTPUT 32 "mem31";
    .port_info 39 /INPUT 4 "estado";
    .port_info 40 /OUTPUT 32 "writedataR";
v0000000001358190_0 .net "aluresult2", 31 0, v00000000012df6c0_0;  alias, 1 drivers
v0000000001357f10_0 .net "clk", 0 0, v00000000012df1c0_0;  alias, 1 drivers
v00000000013570b0_0 .net "estado", 3 0, v0000000001363220_0;  alias, 1 drivers
v0000000001356c50_0 .net "immediate", 11 0, v00000000012deea0_0;  alias, 1 drivers
v0000000001357150_0 .var "mem0", 31 0;
v0000000001357b50_0 .var "mem1", 31 0;
v0000000001356cf0_0 .var "mem10", 31 0;
v0000000001356d90_0 .var "mem11", 31 0;
v0000000001356e30_0 .var "mem12", 31 0;
v00000000013578d0_0 .var "mem13", 31 0;
v0000000001357bf0_0 .var "mem14", 31 0;
v0000000001356610_0 .var "mem15", 31 0;
v00000000013571f0_0 .var "mem16", 31 0;
v00000000013576f0_0 .var "mem17", 31 0;
v0000000001357650_0 .var "mem18", 31 0;
v0000000001357fb0_0 .var "mem19", 31 0;
v0000000001356ed0_0 .var "mem2", 31 0;
v0000000001357ab0_0 .var "mem20", 31 0;
v0000000001356f70_0 .var "mem21", 31 0;
v00000000013582d0_0 .var "mem22", 31 0;
v0000000001357010_0 .var "mem23", 31 0;
v0000000001357290_0 .var "mem24", 31 0;
v0000000001356b10_0 .var "mem25", 31 0;
v0000000001357330_0 .var "mem26", 31 0;
v00000000013566b0_0 .var "mem27", 31 0;
v00000000013573d0_0 .var "mem28", 31 0;
v0000000001357790_0 .var "mem29", 31 0;
v0000000001357830_0 .var "mem3", 31 0;
v00000000013580f0_0 .var "mem30", 31 0;
v0000000001357470_0 .var "mem31", 31 0;
v0000000001357c90_0 .var "mem4", 31 0;
v0000000001357510_0 .var "mem5", 31 0;
v0000000001358370_0 .var "mem6", 31 0;
v0000000001356930_0 .var "mem7", 31 0;
v00000000013575b0_0 .var "mem8", 31 0;
v0000000001356750_0 .var "mem9", 31 0;
v0000000001357dd0 .array "memoria", 31 0, 31 0;
v0000000001356bb0_0 .net "memread", 0 0, v0000000001362c80_0;  alias, 1 drivers
v0000000001357e70_0 .net "memwrite", 0 0, v00000000013637c0_0;  alias, 1 drivers
v0000000001360a90_0 .net "readdata2R", 31 0, L_00000000012ab220;  alias, 1 drivers
v0000000001360b30_0 .var "reddataM", 31 0;
v0000000001361850_0 .var "writedataR", 31 0;
S_0000000001243220 .scope module, "registradores" "registradores" 2 94, 8 1 0, S_000000000126d660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 5 "rs1";
    .port_info 2 /INPUT 5 "rs2";
    .port_info 3 /INPUT 5 "rd";
    .port_info 4 /OUTPUT 32 "readdata1R";
    .port_info 5 /OUTPUT 32 "readdata2R";
    .port_info 6 /INPUT 1 "regiwrite";
    .port_info 7 /INPUT 1 "memtoreg";
    .port_info 8 /INPUT 32 "writedataR";
    .port_info 9 /INPUT 32 "reddataM";
    .port_info 10 /OUTPUT 32 "reg0";
    .port_info 11 /OUTPUT 32 "reg1";
    .port_info 12 /OUTPUT 32 "reg2";
    .port_info 13 /OUTPUT 32 "reg3";
    .port_info 14 /OUTPUT 32 "reg4";
    .port_info 15 /OUTPUT 32 "reg5";
    .port_info 16 /OUTPUT 32 "reg6";
    .port_info 17 /OUTPUT 32 "reg7";
    .port_info 18 /OUTPUT 32 "reg8";
    .port_info 19 /OUTPUT 32 "reg9";
    .port_info 20 /OUTPUT 32 "reg10";
    .port_info 21 /OUTPUT 32 "reg11";
    .port_info 22 /OUTPUT 32 "reg12";
    .port_info 23 /OUTPUT 32 "reg13";
    .port_info 24 /OUTPUT 32 "reg14";
    .port_info 25 /OUTPUT 32 "reg15";
    .port_info 26 /OUTPUT 32 "reg16";
    .port_info 27 /OUTPUT 32 "reg17";
    .port_info 28 /OUTPUT 32 "reg18";
    .port_info 29 /OUTPUT 32 "reg19";
    .port_info 30 /OUTPUT 32 "reg20";
    .port_info 31 /OUTPUT 32 "reg21";
    .port_info 32 /OUTPUT 32 "reg22";
    .port_info 33 /OUTPUT 32 "reg23";
    .port_info 34 /OUTPUT 32 "reg24";
    .port_info 35 /OUTPUT 32 "reg25";
    .port_info 36 /OUTPUT 32 "reg26";
    .port_info 37 /OUTPUT 32 "reg27";
    .port_info 38 /OUTPUT 32 "reg28";
    .port_info 39 /OUTPUT 32 "reg29";
    .port_info 40 /OUTPUT 32 "reg30";
    .port_info 41 /OUTPUT 32 "reg31";
    .port_info 42 /INPUT 4 "estado";
L_00000000012aab20 .functor BUFZ 32, L_000000000136a850, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000000012ab220 .functor BUFZ 32, L_000000000136b6b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000001361030_0 .net *"_ivl_0", 31 0, L_000000000136a850;  1 drivers
v00000000013610d0_0 .net *"_ivl_10", 6 0, L_000000000136b7f0;  1 drivers
L_000000000136d550 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000000001360950_0 .net *"_ivl_13", 1 0, L_000000000136d550;  1 drivers
v0000000001361490_0 .net *"_ivl_2", 6 0, L_000000000136bb10;  1 drivers
L_000000000136d508 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000000001361df0_0 .net *"_ivl_5", 1 0, L_000000000136d508;  1 drivers
v0000000001361990_0 .net *"_ivl_8", 31 0, L_000000000136b6b0;  1 drivers
v0000000001361530 .array "bancoregistradores", 31 0, 31 0;
v00000000013604f0_0 .net "clk", 0 0, v00000000012df1c0_0;  alias, 1 drivers
v0000000001360c70_0 .net "estado", 3 0, v0000000001363220_0;  alias, 1 drivers
v0000000001361670_0 .net "memtoreg", 0 0, v00000000013625a0_0;  alias, 1 drivers
v0000000001360770_0 .net "rd", 4 0, v0000000001358050_0;  alias, 1 drivers
v0000000001362390_0 .net "readdata1R", 31 0, L_00000000012aab20;  alias, 1 drivers
v0000000001361b70_0 .net "readdata2R", 31 0, L_00000000012ab220;  alias, 1 drivers
v0000000001360590_0 .net "reddataM", 31 0, v0000000001360b30_0;  alias, 1 drivers
v00000000013621b0_0 .var "reg0", 31 0;
v0000000001361a30_0 .var "reg1", 31 0;
v0000000001361e90_0 .var "reg10", 31 0;
v0000000001361710_0 .var "reg11", 31 0;
v0000000001362070_0 .var "reg12", 31 0;
v0000000001360630_0 .var "reg13", 31 0;
v00000000013615d0_0 .var "reg14", 31 0;
v0000000001361ad0_0 .var "reg15", 31 0;
v0000000001360bd0_0 .var "reg16", 31 0;
v0000000001361f30_0 .var "reg17", 31 0;
v0000000001360d10_0 .var "reg18", 31 0;
v0000000001360db0_0 .var "reg19", 31 0;
v0000000001361c10_0 .var "reg2", 31 0;
v00000000013606d0_0 .var "reg20", 31 0;
v0000000001360e50_0 .var "reg21", 31 0;
v0000000001360ef0_0 .var "reg22", 31 0;
v0000000001361cb0_0 .var "reg23", 31 0;
v0000000001362250_0 .var "reg24", 31 0;
v0000000001362110_0 .var "reg25", 31 0;
v00000000013622f0_0 .var "reg26", 31 0;
v0000000001360f90_0 .var "reg27", 31 0;
v0000000001361170_0 .var "reg28", 31 0;
v0000000001361d50_0 .var "reg29", 31 0;
v0000000001361fd0_0 .var "reg3", 31 0;
v0000000001361210_0 .var "reg30", 31 0;
v0000000001360810_0 .var "reg31", 31 0;
v00000000013608b0_0 .var "reg4", 31 0;
v00000000013609f0_0 .var "reg5", 31 0;
v00000000013617b0_0 .var "reg6", 31 0;
v00000000013612b0_0 .var "reg7", 31 0;
v0000000001361350_0 .var "reg8", 31 0;
v00000000013613f0_0 .var "reg9", 31 0;
v00000000013618f0_0 .net "regiwrite", 0 0, v0000000001362e60_0;  alias, 1 drivers
v00000000013632c0_0 .net "rs1", 4 0, v0000000001357d30_0;  alias, 1 drivers
v0000000001363ae0_0 .net "rs2", 4 0, v00000000013564d0_0;  alias, 1 drivers
v0000000001363e00_0 .net "writedataR", 31 0, v0000000001361850_0;  alias, 1 drivers
L_000000000136a850 .array/port v0000000001361530, L_000000000136bb10;
L_000000000136bb10 .concat [ 5 2 0 0], v0000000001357d30_0, L_000000000136d508;
L_000000000136b6b0 .array/port v0000000001361530, L_000000000136b7f0;
L_000000000136b7f0 .concat [ 5 2 0 0], v00000000013564d0_0, L_000000000136d550;
S_00000000012a23f0 .scope module, "sinaisdecontrole" "sinaisdecontrole" 2 92, 9 1 0, S_000000000126d660;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "tipo";
    .port_info 1 /OUTPUT 1 "regiwrite";
    .port_info 2 /OUTPUT 1 "memwrite";
    .port_info 3 /OUTPUT 1 "memread";
    .port_info 4 /OUTPUT 4 "alucontrol";
    .port_info 5 /INPUT 3 "funct3";
    .port_info 6 /INPUT 1 "clk";
    .port_info 7 /OUTPUT 1 "branch";
    .port_info 8 /OUTPUT 1 "memtoreg";
    .port_info 9 /OUTPUT 1 "alusrc";
    .port_info 10 /INPUT 7 "funct7";
    .port_info 11 /INPUT 4 "estado";
v0000000001362a00_0 .var "alucontrol", 3 0;
v0000000001362960_0 .var "aluop", 1 0;
v00000000013628c0_0 .var "alusrc", 0 0;
v0000000001364080_0 .var "branch", 0 0;
v0000000001362aa0_0 .net "clk", 0 0, v00000000012df1c0_0;  alias, 1 drivers
v0000000001363d60_0 .net "estado", 3 0, v0000000001363220_0;  alias, 1 drivers
v0000000001363360_0 .net "funct3", 2 0, v00000000012dfc60_0;  alias, 1 drivers
v0000000001363a40_0 .net "funct7", 6 0, v00000000012dee00_0;  alias, 1 drivers
v0000000001362c80_0 .var "memread", 0 0;
v00000000013625a0_0 .var "memtoreg", 0 0;
v00000000013637c0_0 .var "memwrite", 0 0;
v0000000001362e60_0 .var "regiwrite", 0 0;
v0000000001362b40_0 .net "tipo", 2 0, v0000000001358230_0;  alias, 1 drivers
S_00000000012817e0 .scope module, "somapc" "somapc" 2 86, 10 1 0, S_000000000126d660;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PC";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "pcsrc";
    .port_info 3 /INPUT 12 "immediate";
    .port_info 4 /INPUT 4 "estado";
    .port_info 5 /INPUT 1 "negativo";
v00000000013630e0_0 .var "PC", 31 0;
v0000000001364260_0 .net "clk", 0 0, v00000000012df1c0_0;  alias, 1 drivers
v00000000013634a0_0 .net "estado", 3 0, v0000000001363220_0;  alias, 1 drivers
v0000000001362500_0 .net "immediate", 11 0, v00000000012deea0_0;  alias, 1 drivers
v0000000001362820_0 .net "negativo", 0 0, v00000000013569d0_0;  alias, 1 drivers
v0000000001362dc0_0 .net "pcsrc", 0 0, L_00000000012aab90;  alias, 1 drivers
    .scope S_0000000001262860;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000012df1c0_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0000000001262860;
T_1 ;
    %load/vec4 v00000000012df1c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %jmp T_1.2;
T_1.0 ;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000012df1c0_0, 0;
    %jmp T_1.2;
T_1.1 ;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012df1c0_0, 0;
    %jmp T_1.2;
T_1.2 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1;
    .scope S_00000000012817e0;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000000013630e0_0, 0;
    %end;
    .thread T_2;
    .scope S_00000000012817e0;
T_3 ;
    %wait E_00000000012f5dc0;
    %load/vec4 v00000000013634a0_0;
    %cmpi/e 8, 0, 4;
    %jmp/0xz  T_3.0, 4;
    %load/vec4 v0000000001362dc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %jmp T_3.4;
T_3.2 ;
    %load/vec4 v00000000013630e0_0;
    %addi 1, 0, 32;
    %assign/vec4 v00000000013630e0_0, 0;
    %jmp T_3.4;
T_3.3 ;
    %load/vec4 v0000000001362820_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_3.5, 4;
    %load/vec4 v00000000013630e0_0;
    %load/vec4 v0000000001362500_0;
    %pad/u 32;
    %pushi/vec4 4, 0, 32;
    %div;
    %sub;
    %assign/vec4 v00000000013630e0_0, 0;
    %jmp T_3.6;
T_3.5 ;
    %load/vec4 v00000000013630e0_0;
    %load/vec4 v0000000001362500_0;
    %pad/u 32;
    %pushi/vec4 4, 0, 32;
    %div;
    %add;
    %assign/vec4 v00000000013630e0_0, 0;
T_3.6 ;
    %jmp T_3.4;
T_3.4 ;
    %pop/vec4 1;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000000001242f00;
T_4 ;
    %vpi_call 6 11 "$readmemb", "entrada/assembler.bin", v00000000013567f0 {0 0 0};
    %ix/getv 4, v0000000001356a70_0;
    %load/vec4a v00000000013567f0, 4;
    %assign/vec4 v0000000001356570_0, 0;
    %end;
    .thread T_4;
    .scope S_0000000001242f00;
T_5 ;
    %wait E_00000000012f5dc0;
    %load/vec4 v0000000001357970_0;
    %cmpi/e 0, 0, 4;
    %jmp/0xz  T_5.0, 4;
    %ix/getv 4, v0000000001356a70_0;
    %load/vec4a v00000000013567f0, 4;
    %assign/vec4 v0000000001356570_0, 0;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_00000000012629f0;
T_6 ;
    %wait E_00000000012f5dc0;
    %load/vec4 v00000000012dfa80_0;
    %cmpi/e 1, 0, 4;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v00000000012def40_0;
    %parti/s 3, 4, 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %jmp T_6.7;
T_6.2 ;
    %load/vec4 v00000000012def40_0;
    %parti/s 5, 7, 4;
    %assign/vec4 v0000000001358050_0, 0;
    %load/vec4 v00000000012def40_0;
    %parti/s 5, 15, 5;
    %assign/vec4 v0000000001357d30_0, 0;
    %load/vec4 v00000000012def40_0;
    %parti/s 3, 12, 5;
    %assign/vec4 v00000000012dfc60_0, 0;
    %load/vec4 v00000000012def40_0;
    %parti/s 12, 20, 6;
    %assign/vec4 v00000000012deea0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000013569d0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000000001358230_0, 0;
    %jmp T_6.7;
T_6.3 ;
    %load/vec4 v00000000012def40_0;
    %parti/s 5, 7, 4;
    %assign/vec4 v0000000001358050_0, 0;
    %load/vec4 v00000000012def40_0;
    %parti/s 5, 15, 5;
    %assign/vec4 v0000000001357d30_0, 0;
    %load/vec4 v00000000012def40_0;
    %parti/s 3, 12, 5;
    %assign/vec4 v00000000012dfc60_0, 0;
    %load/vec4 v00000000012def40_0;
    %parti/s 1, 31, 6;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_6.8, 4;
    %load/vec4 v00000000012def40_0;
    %parti/s 12, 20, 6;
    %inv;
    %addi 1, 0, 12;
    %assign/vec4 v00000000012deea0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000013569d0_0, 0;
    %jmp T_6.9;
T_6.8 ;
    %load/vec4 v00000000012def40_0;
    %parti/s 12, 20, 6;
    %assign/vec4 v00000000012deea0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000013569d0_0, 0;
T_6.9 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0000000001358230_0, 0;
    %jmp T_6.7;
T_6.4 ;
    %load/vec4 v00000000012def40_0;
    %parti/s 7, 25, 6;
    %load/vec4 v00000000012def40_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000000012deea0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000013569d0_0, 0;
    %load/vec4 v00000000012def40_0;
    %parti/s 5, 15, 5;
    %assign/vec4 v0000000001357d30_0, 0;
    %load/vec4 v00000000012def40_0;
    %parti/s 5, 20, 6;
    %assign/vec4 v00000000013564d0_0, 0;
    %load/vec4 v00000000012def40_0;
    %parti/s 3, 12, 5;
    %assign/vec4 v00000000012dfc60_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0000000001358230_0, 0;
    %jmp T_6.7;
T_6.5 ;
    %load/vec4 v00000000012def40_0;
    %parti/s 7, 25, 6;
    %assign/vec4 v00000000012dee00_0, 0;
    %load/vec4 v00000000012def40_0;
    %parti/s 5, 20, 6;
    %assign/vec4 v00000000013564d0_0, 0;
    %load/vec4 v00000000012def40_0;
    %parti/s 5, 15, 5;
    %assign/vec4 v0000000001357d30_0, 0;
    %load/vec4 v00000000012def40_0;
    %parti/s 5, 7, 4;
    %assign/vec4 v0000000001358050_0, 0;
    %load/vec4 v00000000012def40_0;
    %parti/s 3, 12, 5;
    %assign/vec4 v00000000012dfc60_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0000000001358230_0, 0;
    %jmp T_6.7;
T_6.6 ;
    %load/vec4 v00000000012def40_0;
    %parti/s 1, 31, 6;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_6.10, 4;
    %load/vec4 v00000000012def40_0;
    %parti/s 1, 31, 6;
    %load/vec4 v00000000012def40_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000000012def40_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000000012def40_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %inv;
    %addi 1, 0, 12;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v00000000012deea0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000013569d0_0, 0;
    %jmp T_6.11;
T_6.10 ;
    %load/vec4 v00000000012def40_0;
    %parti/s 7, 25, 6;
    %load/vec4 v00000000012def40_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000000012deea0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000013569d0_0, 0;
T_6.11 ;
    %load/vec4 v00000000012def40_0;
    %parti/s 5, 15, 5;
    %assign/vec4 v0000000001357d30_0, 0;
    %load/vec4 v00000000012def40_0;
    %parti/s 5, 20, 6;
    %assign/vec4 v00000000013564d0_0, 0;
    %load/vec4 v00000000012def40_0;
    %parti/s 3, 12, 5;
    %assign/vec4 v00000000012dfc60_0, 0;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0000000001358230_0, 0;
    %jmp T_6.7;
T_6.7 ;
    %pop/vec4 1;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_00000000012a23f0;
T_7 ;
    %wait E_00000000012f5dc0;
    %load/vec4 v0000000001363d60_0;
    %cmpi/e 2, 0, 4;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0000000001362b40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %jmp T_7.7;
T_7.2 ;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0000000001362e60_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v00000000013637c0_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0000000001362c80_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000000001362a00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001364080_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000013625a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000013628c0_0, 0;
    %jmp T_7.7;
T_7.3 ;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0000000001362e60_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v00000000013637c0_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0000000001362c80_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000000001362a00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001364080_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000013625a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000013628c0_0, 0;
    %jmp T_7.7;
T_7.4 ;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0000000001362e60_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v00000000013637c0_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0000000001362c80_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000000001362a00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001364080_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000013625a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000013628c0_0, 0;
    %jmp T_7.7;
T_7.5 ;
    %load/vec4 v0000000001363360_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_7.9, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_7.10, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_7.11, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_7.12, 6;
    %jmp T_7.13;
T_7.8 ;
    %load/vec4 v0000000001363a40_0;
    %parti/s 2, 5, 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.14, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.15, 6;
    %jmp T_7.16;
T_7.14 ;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0000000001362e60_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v00000000013637c0_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0000000001362c80_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000000001362a00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001364080_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000013625a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000013628c0_0, 0;
    %jmp T_7.16;
T_7.15 ;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0000000001362e60_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v00000000013637c0_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0000000001362c80_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000000001362a00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001364080_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000013625a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000013628c0_0, 0;
    %jmp T_7.16;
T_7.16 ;
    %pop/vec4 1;
    %jmp T_7.13;
T_7.9 ;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0000000001362e60_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v00000000013637c0_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0000000001362c80_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000000001362a00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001364080_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000013625a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000013628c0_0, 0;
    %jmp T_7.13;
T_7.10 ;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0000000001362e60_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v00000000013637c0_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0000000001362c80_0, 0;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0000000001362a00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001364080_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000013625a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000013628c0_0, 0;
    %jmp T_7.13;
T_7.11 ;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0000000001362e60_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v00000000013637c0_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0000000001362c80_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000001362a00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001364080_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000013625a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000013628c0_0, 0;
    %jmp T_7.13;
T_7.12 ;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0000000001362e60_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v00000000013637c0_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0000000001362c80_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000000001362a00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001364080_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000013625a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000013628c0_0, 0;
    %jmp T_7.13;
T_7.13 ;
    %pop/vec4 1;
    %jmp T_7.7;
T_7.6 ;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0000000001362e60_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v00000000013637c0_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0000000001362c80_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000000001362a00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000001364080_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000013625a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000013628c0_0, 0;
    %jmp T_7.7;
T_7.7 ;
    %pop/vec4 1;
T_7.0 ;
    %load/vec4 v0000000001363d60_0;
    %cmpi/e 15, 0, 4;
    %jmp/0xz  T_7.17, 4;
    %load/vec4 v0000000001362b40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.19, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.20, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.21, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.22, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_7.23, 6;
    %jmp T_7.24;
T_7.19 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000001362e60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000013637c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000001362c80_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000000001362a00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001364080_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000013625a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000013628c0_0, 0;
    %jmp T_7.24;
T_7.20 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000001362e60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000013637c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001362c80_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000000001362a00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001364080_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000013625a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000013628c0_0, 0;
    %jmp T_7.24;
T_7.21 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001362e60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000013637c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001362c80_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000000001362a00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001364080_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000013625a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000013628c0_0, 0;
    %jmp T_7.24;
T_7.22 ;
    %load/vec4 v0000000001363360_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.25, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_7.26, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_7.27, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_7.28, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_7.29, 6;
    %jmp T_7.30;
T_7.25 ;
    %load/vec4 v0000000001363a40_0;
    %parti/s 2, 5, 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.31, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.32, 6;
    %jmp T_7.33;
T_7.31 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000001362e60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000013637c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001362c80_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000000001362a00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001364080_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000013625a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000013628c0_0, 0;
    %jmp T_7.33;
T_7.32 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000001362e60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000013637c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001362c80_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000000001362a00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001364080_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000013625a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000013628c0_0, 0;
    %jmp T_7.33;
T_7.33 ;
    %pop/vec4 1;
    %jmp T_7.30;
T_7.26 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000001362e60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000013637c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001362c80_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000000001362a00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001364080_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000013625a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000013628c0_0, 0;
    %jmp T_7.30;
T_7.27 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000001362e60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000013637c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001362c80_0, 0;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0000000001362a00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001364080_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000013625a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000013628c0_0, 0;
    %jmp T_7.30;
T_7.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000001362e60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000013637c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001362c80_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000001362a00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001364080_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000013625a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000013628c0_0, 0;
    %jmp T_7.30;
T_7.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000001362e60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000013637c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001362c80_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000000001362a00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001364080_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000013625a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000013628c0_0, 0;
    %jmp T_7.30;
T_7.30 ;
    %pop/vec4 1;
    %jmp T_7.24;
T_7.23 ;
    %load/vec4 v0000000001363360_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.34, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.35, 6;
    %jmp T_7.36;
T_7.34 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001362e60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000013637c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001362c80_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000000001362a00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000001364080_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000013625a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000013628c0_0, 0;
    %jmp T_7.36;
T_7.35 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001362e60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000013637c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001362c80_0, 0;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0000000001362a00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000001364080_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000013625a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000013628c0_0, 0;
    %jmp T_7.36;
T_7.36 ;
    %pop/vec4 1;
    %jmp T_7.24;
T_7.24 ;
    %pop/vec4 1;
T_7.17 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000000001243220;
T_8 ;
    %vpi_call 8 20 "$readmemb", "entrada/registradores.bin", v0000000001361530 {0 0 0};
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001361530, 4;
    %assign/vec4 v00000000013621b0_0, 0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001361530, 4;
    %assign/vec4 v0000000001361a30_0, 0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001361530, 4;
    %assign/vec4 v0000000001361c10_0, 0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001361530, 4;
    %assign/vec4 v0000000001361fd0_0, 0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001361530, 4;
    %assign/vec4 v00000000013608b0_0, 0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001361530, 4;
    %assign/vec4 v00000000013609f0_0, 0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001361530, 4;
    %assign/vec4 v00000000013617b0_0, 0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001361530, 4;
    %assign/vec4 v00000000013612b0_0, 0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001361530, 4;
    %assign/vec4 v0000000001361350_0, 0;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001361530, 4;
    %assign/vec4 v00000000013613f0_0, 0;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001361530, 4;
    %assign/vec4 v0000000001361e90_0, 0;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001361530, 4;
    %assign/vec4 v0000000001361710_0, 0;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001361530, 4;
    %assign/vec4 v0000000001362070_0, 0;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001361530, 4;
    %assign/vec4 v0000000001360630_0, 0;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001361530, 4;
    %assign/vec4 v00000000013615d0_0, 0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001361530, 4;
    %assign/vec4 v0000000001361ad0_0, 0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001361530, 4;
    %assign/vec4 v0000000001360bd0_0, 0;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001361530, 4;
    %assign/vec4 v0000000001361f30_0, 0;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001361530, 4;
    %assign/vec4 v0000000001360d10_0, 0;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001361530, 4;
    %assign/vec4 v0000000001360db0_0, 0;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001361530, 4;
    %assign/vec4 v00000000013606d0_0, 0;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001361530, 4;
    %assign/vec4 v0000000001360e50_0, 0;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001361530, 4;
    %assign/vec4 v0000000001360ef0_0, 0;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001361530, 4;
    %assign/vec4 v0000000001361cb0_0, 0;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001361530, 4;
    %assign/vec4 v0000000001362250_0, 0;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001361530, 4;
    %assign/vec4 v0000000001362110_0, 0;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001361530, 4;
    %assign/vec4 v00000000013622f0_0, 0;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001361530, 4;
    %assign/vec4 v0000000001360f90_0, 0;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001361530, 4;
    %assign/vec4 v0000000001361170_0, 0;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001361530, 4;
    %assign/vec4 v0000000001361d50_0, 0;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001361530, 4;
    %assign/vec4 v0000000001361210_0, 0;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001361530, 4;
    %assign/vec4 v0000000001360810_0, 0;
    %end;
    .thread T_8;
    .scope S_0000000001243220;
T_9 ;
    %wait E_00000000012f5dc0;
    %load/vec4 v0000000001360c70_0;
    %cmpi/e 6, 0, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000000001360c70_0;
    %cmpi/e 7, 0, 4;
    %flag_or 4, 8;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v00000000013618f0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0000000001361670_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %jmp T_9.6;
T_9.4 ;
    %load/vec4 v0000000001360590_0;
    %load/vec4 v0000000001360770_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000001361530, 0, 4;
    %jmp T_9.6;
T_9.5 ;
    %load/vec4 v0000000001363e00_0;
    %load/vec4 v0000000001360770_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000001361530, 0, 4;
    %jmp T_9.6;
T_9.6 ;
    %pop/vec4 1;
    %jmp T_9.3;
T_9.3 ;
    %pop/vec4 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001361530, 4;
    %assign/vec4 v00000000013621b0_0, 0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001361530, 4;
    %assign/vec4 v0000000001361a30_0, 0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001361530, 4;
    %assign/vec4 v0000000001361c10_0, 0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001361530, 4;
    %assign/vec4 v0000000001361fd0_0, 0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001361530, 4;
    %assign/vec4 v00000000013608b0_0, 0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001361530, 4;
    %assign/vec4 v00000000013609f0_0, 0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001361530, 4;
    %assign/vec4 v00000000013617b0_0, 0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001361530, 4;
    %assign/vec4 v00000000013612b0_0, 0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001361530, 4;
    %assign/vec4 v0000000001361350_0, 0;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001361530, 4;
    %assign/vec4 v00000000013613f0_0, 0;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001361530, 4;
    %assign/vec4 v0000000001361e90_0, 0;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001361530, 4;
    %assign/vec4 v0000000001361710_0, 0;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001361530, 4;
    %assign/vec4 v0000000001362070_0, 0;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001361530, 4;
    %assign/vec4 v0000000001360630_0, 0;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001361530, 4;
    %assign/vec4 v00000000013615d0_0, 0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001361530, 4;
    %assign/vec4 v0000000001361ad0_0, 0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001361530, 4;
    %assign/vec4 v0000000001360bd0_0, 0;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001361530, 4;
    %assign/vec4 v0000000001361f30_0, 0;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001361530, 4;
    %assign/vec4 v0000000001360d10_0, 0;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001361530, 4;
    %assign/vec4 v0000000001360db0_0, 0;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001361530, 4;
    %assign/vec4 v00000000013606d0_0, 0;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001361530, 4;
    %assign/vec4 v0000000001360e50_0, 0;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001361530, 4;
    %assign/vec4 v0000000001360ef0_0, 0;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001361530, 4;
    %assign/vec4 v0000000001361cb0_0, 0;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001361530, 4;
    %assign/vec4 v0000000001362250_0, 0;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001361530, 4;
    %assign/vec4 v0000000001362110_0, 0;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001361530, 4;
    %assign/vec4 v00000000013622f0_0, 0;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001361530, 4;
    %assign/vec4 v0000000001360f90_0, 0;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001361530, 4;
    %assign/vec4 v0000000001361170_0, 0;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001361530, 4;
    %assign/vec4 v0000000001361d50_0, 0;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001361530, 4;
    %assign/vec4 v0000000001361210_0, 0;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001361530, 4;
    %assign/vec4 v0000000001360810_0, 0;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_00000000011ebc00;
T_10 ;
    %wait E_00000000012f5dc0;
    %load/vec4 v00000000012df4e0_0;
    %cmpi/e 5, 0, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000000012df4e0_0;
    %cmpi/e 6, 0, 4;
    %flag_or 4, 8;
    %jmp/0xz  T_10.0, 4;
    %load/vec4 v00000000012df080_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %jmp T_10.4;
T_10.2 ;
    %load/vec4 v00000000012df9e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_10.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_10.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_10.9, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_10.10, 6;
    %jmp T_10.11;
T_10.5 ;
    %load/vec4 v00000000012df760_0;
    %load/vec4 v00000000012df8a0_0;
    %and;
    %assign/vec4 v00000000012df6c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012df260_0, 0;
    %jmp T_10.11;
T_10.6 ;
    %load/vec4 v00000000012df760_0;
    %load/vec4 v00000000012df8a0_0;
    %or;
    %assign/vec4 v00000000012df6c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012df260_0, 0;
    %jmp T_10.11;
T_10.7 ;
    %load/vec4 v00000000012df760_0;
    %load/vec4 v00000000012df8a0_0;
    %add;
    %assign/vec4 v00000000012df6c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012df260_0, 0;
    %jmp T_10.11;
T_10.8 ;
    %load/vec4 v00000000012df760_0;
    %load/vec4 v00000000012df8a0_0;
    %sub;
    %assign/vec4 v00000000012df6c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012df260_0, 0;
    %jmp T_10.11;
T_10.9 ;
    %load/vec4 v00000000012df760_0;
    %load/vec4 v00000000012df8a0_0;
    %xor;
    %assign/vec4 v00000000012df6c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012df260_0, 0;
    %jmp T_10.11;
T_10.10 ;
    %load/vec4 v00000000012df760_0;
    %ix/getv 4, v00000000012df8a0_0;
    %shiftr 4;
    %assign/vec4 v00000000012df6c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012df260_0, 0;
    %jmp T_10.11;
T_10.11 ;
    %pop/vec4 1;
    %jmp T_10.4;
T_10.3 ;
    %load/vec4 v00000000012df9e0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_10.12, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_10.13, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_10.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_10.15, 6;
    %jmp T_10.16;
T_10.12 ;
    %load/vec4 v00000000012dfbc0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_10.17, 4;
    %load/vec4 v00000000012df760_0;
    %load/vec4 v00000000012df120_0;
    %pad/u 32;
    %pushi/vec4 4, 0, 32;
    %div;
    %sub;
    %assign/vec4 v00000000012df6c0_0, 0;
    %jmp T_10.18;
T_10.17 ;
    %load/vec4 v00000000012df760_0;
    %load/vec4 v00000000012df120_0;
    %pad/u 32;
    %pushi/vec4 4, 0, 32;
    %div;
    %add;
    %assign/vec4 v00000000012df6c0_0, 0;
T_10.18 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012df260_0, 0;
    %jmp T_10.16;
T_10.13 ;
    %load/vec4 v00000000012dfbc0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_10.19, 4;
    %load/vec4 v00000000012df760_0;
    %load/vec4 v00000000012df120_0;
    %pad/u 32;
    %sub;
    %assign/vec4 v00000000012df6c0_0, 0;
    %jmp T_10.20;
T_10.19 ;
    %load/vec4 v00000000012df760_0;
    %load/vec4 v00000000012df120_0;
    %pad/u 32;
    %add;
    %assign/vec4 v00000000012df6c0_0, 0;
T_10.20 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012df260_0, 0;
    %jmp T_10.16;
T_10.14 ;
    %load/vec4 v00000000012df760_0;
    %load/vec4 v00000000012df8a0_0;
    %sub;
    %assign/vec4 v00000000012df6c0_0, 0;
    %load/vec4 v00000000012df6c0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.21, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000012df260_0, 0;
T_10.21 ;
    %jmp T_10.16;
T_10.15 ;
    %load/vec4 v00000000012df760_0;
    %load/vec4 v00000000012df8a0_0;
    %cmp/ne;
    %jmp/0xz  T_10.23, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000012df260_0, 0;
    %jmp T_10.24;
T_10.23 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012df260_0, 0;
T_10.24 ;
    %jmp T_10.16;
T_10.16 ;
    %pop/vec4 1;
    %jmp T_10.4;
T_10.4 ;
    %pop/vec4 1;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0000000001243090;
T_11 ;
    %vpi_call 7 18 "$readmemb", "entrada/memoria.bin", v0000000001357dd0 {0 0 0};
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001357dd0, 4;
    %assign/vec4 v0000000001357150_0, 0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001357dd0, 4;
    %assign/vec4 v0000000001357b50_0, 0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001357dd0, 4;
    %assign/vec4 v0000000001356ed0_0, 0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001357dd0, 4;
    %assign/vec4 v0000000001357830_0, 0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001357dd0, 4;
    %assign/vec4 v0000000001357c90_0, 0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001357dd0, 4;
    %assign/vec4 v0000000001357510_0, 0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001357dd0, 4;
    %assign/vec4 v0000000001358370_0, 0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001357dd0, 4;
    %assign/vec4 v0000000001356930_0, 0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001357dd0, 4;
    %assign/vec4 v00000000013575b0_0, 0;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001357dd0, 4;
    %assign/vec4 v0000000001356750_0, 0;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001357dd0, 4;
    %assign/vec4 v0000000001356cf0_0, 0;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001357dd0, 4;
    %assign/vec4 v0000000001356d90_0, 0;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001357dd0, 4;
    %assign/vec4 v0000000001356e30_0, 0;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001357dd0, 4;
    %assign/vec4 v00000000013578d0_0, 0;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001357dd0, 4;
    %assign/vec4 v0000000001357bf0_0, 0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001357dd0, 4;
    %assign/vec4 v0000000001356610_0, 0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001357dd0, 4;
    %assign/vec4 v00000000013571f0_0, 0;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001357dd0, 4;
    %assign/vec4 v00000000013576f0_0, 0;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001357dd0, 4;
    %assign/vec4 v0000000001357650_0, 0;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001357dd0, 4;
    %assign/vec4 v0000000001357fb0_0, 0;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001357dd0, 4;
    %assign/vec4 v0000000001357ab0_0, 0;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001357dd0, 4;
    %assign/vec4 v0000000001356f70_0, 0;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001357dd0, 4;
    %assign/vec4 v00000000013582d0_0, 0;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001357dd0, 4;
    %assign/vec4 v0000000001357010_0, 0;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001357dd0, 4;
    %assign/vec4 v0000000001357290_0, 0;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001357dd0, 4;
    %assign/vec4 v0000000001356b10_0, 0;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001357dd0, 4;
    %assign/vec4 v0000000001357330_0, 0;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001357dd0, 4;
    %assign/vec4 v00000000013566b0_0, 0;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001357dd0, 4;
    %assign/vec4 v00000000013573d0_0, 0;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001357dd0, 4;
    %assign/vec4 v0000000001357790_0, 0;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001357dd0, 4;
    %assign/vec4 v00000000013580f0_0, 0;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001357dd0, 4;
    %assign/vec4 v0000000001357470_0, 0;
    %end;
    .thread T_11;
    .scope S_0000000001243090;
T_12 ;
    %wait E_00000000012f5dc0;
    %load/vec4 v00000000013570b0_0;
    %cmpi/e 3, 0, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000000013570b0_0;
    %cmpi/e 6, 0, 4;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v00000000013570b0_0;
    %cmpi/e 7, 0, 4;
    %flag_or 4, 8;
    %jmp/0xz  T_12.0, 4;
    %load/vec4 v0000000001357e70_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_12.2, 4;
    %load/vec4 v0000000001360a90_0;
    %ix/getv 3, v0000000001358190_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000001357dd0, 0, 4;
T_12.2 ;
    %load/vec4 v0000000001356bb0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_12.4, 4;
    %ix/getv 4, v0000000001358190_0;
    %load/vec4a v0000000001357dd0, 4;
    %assign/vec4 v0000000001360b30_0, 0;
T_12.4 ;
    %load/vec4 v0000000001358190_0;
    %assign/vec4 v0000000001361850_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001357dd0, 4;
    %assign/vec4 v0000000001357150_0, 0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001357dd0, 4;
    %assign/vec4 v0000000001357b50_0, 0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001357dd0, 4;
    %assign/vec4 v0000000001356ed0_0, 0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001357dd0, 4;
    %assign/vec4 v0000000001357830_0, 0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001357dd0, 4;
    %assign/vec4 v0000000001357c90_0, 0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001357dd0, 4;
    %assign/vec4 v0000000001357510_0, 0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001357dd0, 4;
    %assign/vec4 v0000000001358370_0, 0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001357dd0, 4;
    %assign/vec4 v0000000001356930_0, 0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001357dd0, 4;
    %assign/vec4 v00000000013575b0_0, 0;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001357dd0, 4;
    %assign/vec4 v0000000001356750_0, 0;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001357dd0, 4;
    %assign/vec4 v0000000001356cf0_0, 0;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001357dd0, 4;
    %assign/vec4 v0000000001356d90_0, 0;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001357dd0, 4;
    %assign/vec4 v0000000001356e30_0, 0;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001357dd0, 4;
    %assign/vec4 v00000000013578d0_0, 0;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001357dd0, 4;
    %assign/vec4 v0000000001357bf0_0, 0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001357dd0, 4;
    %assign/vec4 v0000000001356610_0, 0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001357dd0, 4;
    %assign/vec4 v00000000013571f0_0, 0;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001357dd0, 4;
    %assign/vec4 v00000000013576f0_0, 0;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001357dd0, 4;
    %assign/vec4 v0000000001357650_0, 0;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001357dd0, 4;
    %assign/vec4 v0000000001357fb0_0, 0;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001357dd0, 4;
    %assign/vec4 v0000000001357ab0_0, 0;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001357dd0, 4;
    %assign/vec4 v0000000001356f70_0, 0;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001357dd0, 4;
    %assign/vec4 v00000000013582d0_0, 0;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001357dd0, 4;
    %assign/vec4 v0000000001357010_0, 0;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001357dd0, 4;
    %assign/vec4 v0000000001357290_0, 0;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001357dd0, 4;
    %assign/vec4 v0000000001356b10_0, 0;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001357dd0, 4;
    %assign/vec4 v0000000001357330_0, 0;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001357dd0, 4;
    %assign/vec4 v00000000013566b0_0, 0;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001357dd0, 4;
    %assign/vec4 v00000000013573d0_0, 0;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001357dd0, 4;
    %assign/vec4 v0000000001357790_0, 0;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001357dd0, 4;
    %assign/vec4 v00000000013580f0_0, 0;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001357dd0, 4;
    %assign/vec4 v0000000001357470_0, 0;
T_12.0 ;
    %jmp T_12;
    .thread T_12;
    .scope S_000000000126d660;
T_13 ;
    %vpi_call 2 78 "$dumpfile", "wavefile.vcd" {0 0 0};
    %vpi_call 2 79 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000001363220_0, 0;
    %end;
    .thread T_13;
    .scope S_000000000126d660;
T_14 ;
    %wait E_00000000012f5dc0;
    %load/vec4 v0000000001363220_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_14.10, 6;
    %jmp T_14.11;
T_14.0 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000000001363220_0, 0;
    %jmp T_14.11;
T_14.1 ;
    %load/vec4 v0000000001363400_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_14.12, 4;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000000001363220_0, 0;
    %jmp T_14.13;
T_14.12 ;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0000000001363220_0, 0;
T_14.13 ;
    %jmp T_14.11;
T_14.2 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0000000001363220_0, 0;
    %jmp T_14.11;
T_14.3 ;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0000000001363220_0, 0;
    %jmp T_14.11;
T_14.4 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000000001363220_0, 0;
    %jmp T_14.11;
T_14.5 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000000001363220_0, 0;
    %jmp T_14.11;
T_14.6 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000000001363220_0, 0;
    %jmp T_14.11;
T_14.7 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0000000001363220_0, 0;
    %jmp T_14.11;
T_14.8 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0000000001363220_0, 0;
    %jmp T_14.11;
T_14.9 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000001363220_0, 0;
    %jmp T_14.11;
T_14.10 ;
    %vpi_call 2 139 "$finish" {0 0 0};
    %jmp T_14.11;
T_14.11 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "main.v";
    "./modulos/alu.v";
    "./modulos/clock.v";
    "./modulos/decodificacao.v";
    "./modulos/lerinstrucao.v";
    "./modulos/memoria.v";
    "./modulos/registradores.v";
    "./modulos/sinaisdecontrole.v";
    "./modulos/somapc.v";
