Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Wed Mar 30 13:31:50 2022
| Host         : XilinxLab025 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file fft_bd_wrapper_control_sets_placed.rpt
| Design       : fft_bd_wrapper
| Device       : xc7z020
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   106 |
|    Minimum number of control sets                        |   106 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   394 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   106 |
| >= 0 to < 4        |     8 |
| >= 4 to < 6        |    12 |
| >= 6 to < 8        |     8 |
| >= 8 to < 10       |    16 |
| >= 10 to < 12      |    15 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |    46 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             111 |           42 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             143 |           62 |
| Yes          | No                    | No                     |            4115 |          865 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             789 |          249 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|   Clock Signal  |                                                              Enable Signal                                                              |                                                                  Set/Reset Signal                                                                 | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  aclk_IBUF_BUFG |                                                                                                                                         | fft_bd_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[4].delay_reset_pe/reset_sustained_raw[0] |                1 |              1 |         1.00 |
|  aclk_IBUF_BUFG |                                                                                                                                         | fft_bd_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[0].delay_reset_pe/reset_sustained_raw[0] |                1 |              1 |         1.00 |
|  aclk_IBUF_BUFG |                                                                                                                                         | fft_bd_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[1].delay_reset_pe/reset_sustained_raw[0] |                1 |              1 |         1.00 |
|  aclk_IBUF_BUFG |                                                                                                                                         | fft_bd_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.delay_reset_3/reset_3_raw                             |                1 |              1 |         1.00 |
|  aclk_IBUF_BUFG |                                                                                                                                         | fft_bd_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[2].delay_reset_pe/reset_sustained_raw[0] |                1 |              1 |         1.00 |
|  aclk_IBUF_BUFG |                                                                                                                                         | fft_bd_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[3].delay_reset_pe/reset_sustained_raw[0] |                1 |              1 |         1.00 |
|  aclk_IBUF_BUFG |                                                                                                                                         | fft_bd_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.delay_reset_3/reset_3_raw1                            |                1 |              2 |         2.00 |
|  aclk_IBUF_BUFG | fft_bd_i/xfft_0/U0/i_synth/axi_wrapper/tw_scale_reg_ce_7                                                                                |                                                                                                                                                   |                1 |              3 |         3.00 |
|  aclk_IBUF_BUFG |                                                                                                                                         | fft_bd_i/hls_xfft2real_0/inst/Loop_realfft_be_buff_U0/regslice_both_din_V_data_U/obuf_inst/ap_sync_reg_channel_write_descramble_buf_1_M_1         |                1 |              4 |         4.00 |
|  aclk_IBUF_BUFG | fft_bd_i/xfft_0/U0/i_synth/axi_wrapper/ce_w2c                                                                                           | fft_bd_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[1].other.reset_del_reg_n_0_[1]                              |                4 |              4 |         1.00 |
|  aclk_IBUF_BUFG | fft_bd_i/xfft_0/U0/i_synth/axi_wrapper/ce_w2c                                                                                           | fft_bd_i/xfft_0/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                   |                3 |              4 |         1.33 |
|  aclk_IBUF_BUFG | fft_bd_i/hls_real2xfft_0/inst/window_fn_U0/E[0]                                                                                         | fft_bd_i/hls_real2xfft_0/inst/nodelay_i_1_channel_U/SR[0]                                                                                         |                1 |              4 |         4.00 |
|  aclk_IBUF_BUFG | fft_bd_i/hls_real2xfft_0/inst/window_fn_U0/ap_CS_fsm_reg[1]_0[0]                                                                        | fft_bd_i/hls_real2xfft_0/inst/nodelay_i_1_channel_U/SR[0]                                                                                         |                2 |              4 |         2.00 |
|  aclk_IBUF_BUFG | fft_bd_i/xfft_0/U0/i_synth/axi_wrapper/ce_w2c                                                                                           | fft_bd_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[2].other.reset_del_reg_n_0_[2]                              |                3 |              4 |         1.33 |
|  aclk_IBUF_BUFG | fft_bd_i/xfft_0/U0/i_synth/axi_wrapper/tw_scale_reg_ce_6                                                                                |                                                                                                                                                   |                3 |              4 |         1.33 |
|  aclk_IBUF_BUFG | fft_bd_i/xfft_0/U0/i_synth/axi_wrapper/count_ce_4                                                                                       | fft_bd_i/xfft_0/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                   |                1 |              4 |         4.00 |
|  aclk_IBUF_BUFG | fft_bd_i/xfft_0/U0/i_synth/axi_wrapper/ce_w2c                                                                                           | fft_bd_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[3].other.reset_del_reg_n_0_[3]                              |                3 |              4 |         1.33 |
|  aclk_IBUF_BUFG | fft_bd_i/xfft_0/U0/i_synth/axi_wrapper/ce_w2c                                                                                           | fft_bd_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_reset                                                                 |                4 |              4 |         1.00 |
|  aclk_IBUF_BUFG | fft_bd_i/xfft_0/U0/i_synth/axi_wrapper/count_ce                                                                                         | fft_bd_i/xfft_0/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                   |                2 |              5 |         2.50 |
|  aclk_IBUF_BUFG | fft_bd_i/xfft_0/U0/i_synth/axi_wrapper/tw_scale_reg_ce_5                                                                                |                                                                                                                                                   |                2 |              5 |         2.50 |
|  aclk_IBUF_BUFG | fft_bd_i/xfft_0/U0/i_synth/axi_wrapper/count_ce_3                                                                                       | fft_bd_i/xfft_0/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                   |                3 |              6 |         2.00 |
|  aclk_IBUF_BUFG | fft_bd_i/xfft_0/U0/i_synth/axi_wrapper/count_ce_0                                                                                       | fft_bd_i/xfft_0/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                   |                3 |              6 |         2.00 |
|  aclk_IBUF_BUFG | fft_bd_i/xfft_0/U0/i_synth/axi_wrapper/count_ce_2                                                                                       | fft_bd_i/xfft_0/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                   |                3 |              6 |         2.00 |
|  aclk_IBUF_BUFG | fft_bd_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg_0[0]                                                       | fft_bd_i/xfft_0/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                   |                2 |              6 |         3.00 |
|  aclk_IBUF_BUFG | fft_bd_i/xfft_0/U0/i_synth/axi_wrapper/E[0]                                                                                             | fft_bd_i/xfft_0/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                   |                2 |              6 |         3.00 |
|  aclk_IBUF_BUFG | fft_bd_i/xfft_0/U0/i_synth/axi_wrapper/tw_scale_reg_ce                                                                                  |                                                                                                                                                   |                4 |              6 |         1.50 |
|  aclk_IBUF_BUFG | fft_bd_i/xfft_0/U0/i_synth/axi_wrapper/ce_w2c                                                                                           | fft_bd_i/xfft_0/U0/i_synth/axi_wrapper/reset_pipe[1]                                                                                              |                4 |              7 |         1.75 |
|  aclk_IBUF_BUFG | fft_bd_i/xfft_0/U0/i_synth/axi_wrapper/count_ce_1                                                                                       | fft_bd_i/xfft_0/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                   |                3 |              7 |         2.33 |
|  aclk_IBUF_BUFG | fft_bd_i/hls_xfft2real_0/inst/Loop_realfft_be_desc_U0/regslice_both_dout_V_U/ibuf_inst/icmp_ln80_reg_658_reg[0][0]                      |                                                                                                                                                   |                2 |              8 |         4.00 |
|  aclk_IBUF_BUFG | fft_bd_i/hls_real2xfft_0/inst/Loop_sliding_win_del_U0/regslice_both_din_V_V_U/obuf_inst/ap_enable_reg_pp0_iter1_reg_3[0]                | fft_bd_i/hls_real2xfft_0/inst/nodelay_i_1_channel_U/SR[0]                                                                                         |                2 |              8 |         4.00 |
|  aclk_IBUF_BUFG | fft_bd_i/hls_real2xfft_0/inst/Loop_sliding_win_del_U0/regslice_both_din_V_V_U/obuf_inst/ap_enable_reg_pp0_iter1_reg_8[0]                | fft_bd_i/hls_real2xfft_0/inst/nodelay_i_1_channel_U/SR[0]                                                                                         |                3 |              8 |         2.67 |
|  aclk_IBUF_BUFG | fft_bd_i/hls_real2xfft_0/inst/Loop_real2xfft_outpu_U0/regslice_both_dout_V_data_U/ibuf_inst/E[0]                                        | fft_bd_i/hls_real2xfft_0/inst/Loop_real2xfft_outpu_U0/regslice_both_dout_V_data_U/ibuf_inst/tmp_reg_193_reg[0][0]                                 |                2 |              9 |         4.50 |
|  aclk_IBUF_BUFG | fft_bd_i/hls_real2xfft_0/inst/Loop_sliding_win_del_U0/regslice_both_din_V_V_U/obuf_inst/ap_enable_reg_pp0_iter1_reg_1[0]                | fft_bd_i/hls_real2xfft_0/inst/nodelay_i_1_channel_U/SR[0]                                                                                         |                3 |              9 |         3.00 |
|  aclk_IBUF_BUFG | fft_bd_i/hls_real2xfft_0/inst/Loop_sliding_win_out_U0/empty_reg_271[9]_i_1_n_1                                                          |                                                                                                                                                   |                4 |              9 |         2.25 |
|  aclk_IBUF_BUFG | fft_bd_i/hls_xfft2real_0/inst/Loop_realfft_be_desc_U0/regslice_both_dout_V_U/ibuf_inst/ap_CS_fsm_reg[1]_0[0]                            |                                                                                                                                                   |                3 |              9 |         3.00 |
|  aclk_IBUF_BUFG | fft_bd_i/hls_real2xfft_0/inst/Loop_sliding_win_out_U0/i2_0_i_01_reg_1870                                                                | fft_bd_i/hls_real2xfft_0/inst/Loop_sliding_win_out_U0/i2_0_i_01_reg_187_0                                                                         |                3 |              9 |         3.00 |
|  aclk_IBUF_BUFG | fft_bd_i/hls_real2xfft_0/inst/Loop_sliding_win_del_U0/regslice_both_din_V_V_U/obuf_inst/ap_enable_reg_pp0_iter1_reg[0]                  | fft_bd_i/hls_real2xfft_0/inst/Loop_sliding_win_del_U0/regslice_both_din_V_V_U/obuf_inst/SR[0]                                                     |                4 |              9 |         2.25 |
|  aclk_IBUF_BUFG | fft_bd_i/hls_real2xfft_0/inst/Loop_real2xfft_outpu_U0/regslice_both_dout_V_data_U/ibuf_inst/ap_CS_fsm_reg[1]_0                          |                                                                                                                                                   |                6 |              9 |         1.50 |
|  aclk_IBUF_BUFG | fft_bd_i/hls_real2xfft_0/inst/window_fn_U0/coeff_tab1_1_U/window_fn_coeff_tdEe_rom_U/E[0]                                               |                                                                                                                                                   |                4 |              9 |         2.25 |
|  aclk_IBUF_BUFG | fft_bd_i/hls_real2xfft_0/inst/window_fn_U0/i_0_017_reg_1850                                                                             | fft_bd_i/hls_real2xfft_0/inst/window_fn_U0/i_0_017_reg_185_1                                                                                      |                3 |              9 |         3.00 |
|  aclk_IBUF_BUFG | fft_bd_i/xfft_0/U0/i_synth/axi_wrapper/symbols_out_remaining[8]_i_1_n_0                                                                 | fft_bd_i/xfft_0/U0/i_synth/axi_wrapper/reset_pipe[1]                                                                                              |                3 |              9 |         3.00 |
|  aclk_IBUF_BUFG | fft_bd_i/hls_real2xfft_0/inst/Loop_sliding_win_del_U0/regslice_both_din_V_V_U/obuf_inst/ap_enable_reg_pp0_iter1_reg_6[0]                | fft_bd_i/hls_real2xfft_0/inst/nodelay_i_1_channel_U/SR[0]                                                                                         |                3 |              9 |         3.00 |
|  aclk_IBUF_BUFG | fft_bd_i/hls_real2xfft_0/inst/Loop_sliding_win_del_U0/regslice_both_din_V_V_U/obuf_inst/ap_start_0                                      |                                                                                                                                                   |                7 |              9 |         1.29 |
|  aclk_IBUF_BUFG | fft_bd_i/hls_xfft2real_0/inst/Loop_realfft_be_buff_U0/regslice_both_din_V_data_U/obuf_inst/E[0]                                         | fft_bd_i/hls_xfft2real_0/inst/Loop_realfft_be_buff_U0/regslice_both_din_V_data_U/obuf_inst/SR[0]                                                  |                2 |              9 |         4.50 |
|  aclk_IBUF_BUFG | fft_bd_i/hls_xfft2real_0/inst/Loop_realfft_be_desc_U0/regslice_both_dout_V_U/ibuf_inst/ap_block_pp0_stage0_subdone                      | fft_bd_i/hls_xfft2real_0/inst/Loop_realfft_be_desc_U0/regslice_both_dout_V_U/obuf_inst/SR[0]                                                      |                2 |             10 |         5.00 |
|  aclk_IBUF_BUFG | fft_bd_i/hls_real2xfft_0/inst/window_fn_U0/coeff_tab1_1_U/window_fn_coeff_tdEe_rom_U/add_ln69_reg_2890                                  |                                                                                                                                                   |                2 |             10 |         5.00 |
|  aclk_IBUF_BUFG | fft_bd_i/hls_xfft2real_0/inst/Loop_realfft_be_desc_U0/regslice_both_dout_V_U/ibuf_inst/ap_enable_reg_pp0_iter0_reg_1[0]                 |                                                                                                                                                   |                8 |             10 |         1.25 |
|  aclk_IBUF_BUFG | fft_bd_i/hls_xfft2real_0/inst/Loop_realfft_be_desc_U0/regslice_both_dout_V_U/ibuf_inst/ap_enable_reg_pp0_iter1_reg[0]                   | fft_bd_i/hls_xfft2real_0/inst/Loop_realfft_be_desc_U0/ap_NS_fsm1                                                                                  |                3 |             10 |         3.33 |
|  aclk_IBUF_BUFG | fft_bd_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg_5                                                          | fft_bd_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[2].other.reset_del_reg_n_0_[2]                              |                4 |             11 |         2.75 |
|  aclk_IBUF_BUFG | fft_bd_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg_7                                                          | fft_bd_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[3].other.reset_del_reg_n_0_[3]                              |                4 |             11 |         2.75 |
|  aclk_IBUF_BUFG | fft_bd_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg_3                                                          | fft_bd_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[1].other.reset_del_reg_n_0_[1]                              |                4 |             11 |         2.75 |
|  aclk_IBUF_BUFG | fft_bd_i/xfft_0/U0/i_synth/axi_wrapper/CE                                                                                               | fft_bd_i/xfft_0/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                   |                4 |             11 |         2.75 |
|  aclk_IBUF_BUFG | fft_bd_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg_1                                                          | fft_bd_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_reset                                                                 |                5 |             11 |         2.20 |
|  aclk_IBUF_BUFG | fft_bd_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg_2                                                          | fft_bd_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_reset                                                                 |                4 |             11 |         2.75 |
|  aclk_IBUF_BUFG | fft_bd_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg_4                                                          | fft_bd_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[1].other.reset_del_reg_n_0_[1]                              |                5 |             11 |         2.20 |
|  aclk_IBUF_BUFG | fft_bd_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg_8                                                          | fft_bd_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[3].other.reset_del_reg_n_0_[3]                              |                4 |             11 |         2.75 |
|  aclk_IBUF_BUFG | fft_bd_i/hls_real2xfft_0/inst/Loop_sliding_win_out_U0/add_ln83_reg_2660                                                                 |                                                                                                                                                   |                2 |             11 |         5.50 |
|  aclk_IBUF_BUFG | fft_bd_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg_6                                                          | fft_bd_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[2].other.reset_del_reg_n_0_[2]                              |                4 |             11 |         2.75 |
|  aclk_IBUF_BUFG | fft_bd_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/proc0_counter/load_cnt_ce                                 | fft_bd_i/xfft_0/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                   |                4 |             11 |         2.75 |
|  aclk_IBUF_BUFG | fft_bd_i/hls_xfft2real_0/inst/Loop_realfft_be_desc_U0/regslice_both_dout_V_U/ibuf_inst/ap_CS_fsm_reg[1]                                 |                                                                                                                                                   |                5 |             14 |         2.80 |
|  aclk_IBUF_BUFG | fft_bd_i/hls_xfft2real_0/inst/Loop_realfft_be_desc_U0/regslice_both_dout_V_U/ibuf_inst/ap_enable_reg_pp0_iter2_reg[0]                   |                                                                                                                                                   |                6 |             16 |         2.67 |
|  aclk_IBUF_BUFG | fft_bd_i/hls_real2xfft_0/inst/Loop_sliding_win_out_U0/E[0]                                                                              | fft_bd_i/hls_real2xfft_0/inst/nodelay_i_1_channel_U/SR[0]                                                                                         |                6 |             16 |         2.67 |
|  aclk_IBUF_BUFG | fft_bd_i/hls_xfft2real_0/inst/Loop_realfft_be_desc_U0/regslice_both_dout_V_U/ibuf_inst/ap_enable_reg_pp0_iter3_reg[0]                   |                                                                                                                                                   |                5 |             16 |         3.20 |
|  aclk_IBUF_BUFG | fft_bd_i/hls_real2xfft_0/inst/Loop_sliding_win_out_U0/pop                                                                               | fft_bd_i/hls_real2xfft_0/inst/nodelay_i_1_channel_U/SR[0]                                                                                         |                5 |             16 |         3.20 |
|  aclk_IBUF_BUFG | fft_bd_i/hls_real2xfft_0/inst/Loop_sliding_win_out_U0/pop_0                                                                             | fft_bd_i/hls_real2xfft_0/inst/nodelay_i_1_channel_U/SR[0]                                                                                         |                4 |             16 |         4.00 |
|  aclk_IBUF_BUFG | fft_bd_i/hls_xfft2real_0/inst/Loop_realfft_be_desc_U0/regslice_both_dout_V_U/ibuf_inst/icmp_ln80_reg_658_pp0_iter2_reg_reg[0][0]        |                                                                                                                                                   |                4 |             16 |         4.00 |
|  aclk_IBUF_BUFG | fft_bd_i/hls_xfft2real_0/inst/Loop_realfft_be_desc_U0/regslice_both_dout_V_U/ibuf_inst/tmp_3_reg_676_pp0_iter1_reg_reg[0][0]            |                                                                                                                                                   |                4 |             16 |         4.00 |
|  aclk_IBUF_BUFG | fft_bd_i/hls_xfft2real_0/inst/Loop_realfft_be_desc_U0/regslice_both_dout_V_U/ibuf_inst/tmp_3_reg_676_pp0_iter2_reg_reg[0][0]            |                                                                                                                                                   |                6 |             16 |         2.67 |
|  aclk_IBUF_BUFG | fft_bd_i/hls_real2xfft_0/inst/Loop_sliding_win_out_U0/pop_1                                                                             | fft_bd_i/hls_real2xfft_0/inst/nodelay_i_1_channel_U/SR[0]                                                                                         |                4 |             16 |         4.00 |
|  aclk_IBUF_BUFG | fft_bd_i/hls_xfft2real_0/inst/Loop_realfft_be_desc_U0/regslice_both_dout_V_U/ibuf_inst/E[0]                                             |                                                                                                                                                   |                5 |             16 |         3.20 |
|  aclk_IBUF_BUFG | fft_bd_i/hls_real2xfft_0/inst/window_fn_U0/ap_enable_reg_pp0_iter10                                                                     |                                                                                                                                                   |                4 |             17 |         4.25 |
|  aclk_IBUF_BUFG | fft_bd_i/hls_real2xfft_0/inst/Loop_sliding_win_del_U0/regslice_both_din_V_V_U/obuf_inst/ireg_reg[16][0]                                 | fft_bd_i/hls_real2xfft_0/inst/Loop_sliding_win_del_U0/regslice_both_din_V_V_U/obuf_inst/odata_reg[16]_0[0]                                        |                4 |             17 |         4.25 |
|  aclk_IBUF_BUFG | fft_bd_i/hls_real2xfft_0/inst/Loop_sliding_win_del_U0/regslice_both_din_V_V_U/obuf_inst/odata[16]_i_1__0_n_1                            | fft_bd_i/hls_real2xfft_0/inst/nodelay_i_1_channel_U/SR[0]                                                                                         |                3 |             17 |         5.67 |
|  aclk_IBUF_BUFG | fft_bd_i/hls_real2xfft_0/inst/Loop_sliding_win_del_U0/regslice_both_din_V_V_U/obuf_inst/E[0]                                            |                                                                                                                                                   |                8 |             18 |         2.25 |
|  aclk_IBUF_BUFG |                                                                                                                                         | fft_bd_i/xfft_0/U0/i_synth/axi_wrapper/reset_pipe[1]                                                                                              |               10 |             26 |         2.60 |
|  aclk_IBUF_BUFG | fft_bd_i/hls_xfft2real_0/inst/Loop_realfft_be_desc_U0/regslice_both_dout_V_U/ibuf_inst/icmp_ln80_reg_658_pp0_iter8_reg_reg[0][0]        |                                                                                                                                                   |                8 |             32 |         4.00 |
|  aclk_IBUF_BUFG | fft_bd_i/hls_xfft2real_0/inst/Loop_realfft_be_desc_U0/regslice_both_dout_V_U/ibuf_inst/icmp_ln80_reg_658_pp0_iter7_reg_reg[0][0]        |                                                                                                                                                   |               10 |             32 |         3.20 |
|  aclk_IBUF_BUFG | fft_bd_i/hls_xfft2real_0/inst/Loop_realfft_be_desc_U0/regslice_both_dout_V_U/ibuf_inst/icmp_ln101_reg_667_pp0_iter9_reg_reg[0][0]       |                                                                                                                                                   |                8 |             32 |         4.00 |
|  aclk_IBUF_BUFG | fft_bd_i/hls_real2xfft_0/inst/Loop_sliding_win_out_U0/ap_condition_85                                                                   |                                                                                                                                                   |                5 |             32 |         6.40 |
|  aclk_IBUF_BUFG | fft_bd_i/hls_xfft2real_0/inst/Loop_realfft_be_desc_U0/regslice_both_dout_V_U/ibuf_inst/ap_phi_reg_pp0_iter11_cdata_M_imag_V_reg_2380    | fft_bd_i/hls_xfft2real_0/inst/Loop_realfft_be_desc_U0/regslice_both_dout_V_U/ibuf_inst/icmp_ln80_reg_658_pp0_iter9_reg_reg[0]                     |                6 |             32 |         5.33 |
|  aclk_IBUF_BUFG | fft_bd_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/data_out_fifo_write                                                             |                                                                                                                                                   |                4 |             32 |         8.00 |
|  aclk_IBUF_BUFG | fft_bd_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/rd_enable                                          |                                                                                                                                                   |                4 |             32 |         8.00 |
|  aclk_IBUF_BUFG | fft_bd_i/hls_xfft2real_0/inst/Loop_realfft_be_desc_U0/regslice_both_dout_V_U/ibuf_inst/icmp_ln80_reg_658_pp0_iter8_reg_reg[0]_0[0]      |                                                                                                                                                   |                8 |             32 |         4.00 |
|  aclk_IBUF_BUFG | fft_bd_i/hls_xfft2real_0/inst/Loop_realfft_be_desc_U0/regslice_both_dout_V_U/ibuf_inst/p_Val2_14_reg_8500                               |                                                                                                                                                   |                7 |             32 |         4.57 |
|  aclk_IBUF_BUFG | fft_bd_i/hls_xfft2real_0/inst/Loop_realfft_be_desc_U0/regslice_both_dout_V_U/ibuf_inst/icmp_ln80_reg_658_pp0_iter3_reg_reg[0]_0[0]      |                                                                                                                                                   |                8 |             32 |         4.00 |
|  aclk_IBUF_BUFG | fft_bd_i/xfft_0/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/wr_enable                                |                                                                                                                                                   |                4 |             32 |         8.00 |
|  aclk_IBUF_BUFG | fft_bd_i/xfft_0/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/gen_ce_non_real_time.ce_predicted_reg[0] | fft_bd_i/xfft_0/U0/i_synth/axi_wrapper/reset_pipe[1]                                                                                              |                5 |             32 |         6.40 |
|  aclk_IBUF_BUFG | fft_bd_i/xfft_0/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/load_enable_reg[0]                       | fft_bd_i/xfft_0/U0/i_synth/axi_wrapper/reset_pipe[1]                                                                                              |                4 |             32 |         8.00 |
|  aclk_IBUF_BUFG | fft_bd_i/hls_xfft2real_0/inst/Loop_realfft_be_buff_U0/regslice_both_din_V_data_U/obuf_inst/odata[32]_i_1__0_n_0                         | fft_bd_i/hls_xfft2real_0/inst/Loop_realfft_be_desc_U0/regslice_both_dout_V_U/obuf_inst/SR[0]                                                      |               11 |             33 |         3.00 |
|  aclk_IBUF_BUFG | fft_bd_i/hls_xfft2real_0/inst/Loop_realfft_be_buff_U0/regslice_both_din_V_data_U/obuf_inst/ap_start_1[0]                                | fft_bd_i/hls_xfft2real_0/inst/Loop_realfft_be_buff_U0/regslice_both_din_V_data_U/obuf_inst/ap_done_reg_reg_0[0]                                   |               10 |             33 |         3.30 |
|  aclk_IBUF_BUFG | fft_bd_i/hls_real2xfft_0/inst/Loop_real2xfft_outpu_U0/regslice_both_dout_V_data_U/ibuf_inst/ireg01_out                                  | fft_bd_i/hls_real2xfft_0/inst/Loop_real2xfft_outpu_U0/regslice_both_dout_V_data_U/obuf_inst/SR[0]                                                 |               12 |             33 |         2.75 |
|  aclk_IBUF_BUFG | fft_bd_i/hls_xfft2real_0/inst/Loop_realfft_be_desc_U0/regslice_both_dout_V_U/obuf_inst/odata_reg[32]_0[0]                               | fft_bd_i/hls_xfft2real_0/inst/Loop_realfft_be_desc_U0/regslice_both_dout_V_U/obuf_inst/dout_V_TREADY_0[0]                                         |               11 |             33 |         3.00 |
|  aclk_IBUF_BUFG | fft_bd_i/hls_real2xfft_0/inst/Loop_real2xfft_outpu_U0/regslice_both_dout_V_data_U/obuf_inst/odata[31]_i_2_n_1                           | fft_bd_i/hls_real2xfft_0/inst/nodelay_i_1_channel_U/SR[0]                                                                                         |               11 |             33 |         3.00 |
|  aclk_IBUF_BUFG | fft_bd_i/hls_xfft2real_0/inst/Loop_realfft_be_desc_U0/regslice_both_dout_V_U/obuf_inst/odata[31]_i_2_n_0                                | fft_bd_i/hls_xfft2real_0/inst/Loop_realfft_be_desc_U0/regslice_both_dout_V_U/obuf_inst/SR[0]                                                      |               11 |             33 |         3.00 |
|  aclk_IBUF_BUFG |                                                                                                                                         | fft_bd_i/hls_xfft2real_0/inst/Loop_realfft_be_desc_U0/regslice_both_dout_V_U/obuf_inst/SR[0]                                                      |               16 |             34 |         2.12 |
|  aclk_IBUF_BUFG | fft_bd_i/hls_real2xfft_0/inst/Loop_sliding_win_del_U0/regslice_both_din_V_V_U/obuf_inst/ap_enable_reg_pp0_iter1_reg_0[0]                | fft_bd_i/hls_real2xfft_0/inst/nodelay_i_1_channel_U/SR[0]                                                                                         |               13 |             49 |         3.77 |
|  aclk_IBUF_BUFG | fft_bd_i/hls_real2xfft_0/inst/Loop_sliding_win_del_U0/regslice_both_din_V_V_U/obuf_inst/ap_enable_reg_pp0_iter1_reg_4[0]                | fft_bd_i/hls_real2xfft_0/inst/nodelay_i_1_channel_U/SR[0]                                                                                         |               11 |             49 |         4.45 |
|  aclk_IBUF_BUFG | fft_bd_i/hls_real2xfft_0/inst/Loop_sliding_win_out_U0/shiftReg_ce                                                                       |                                                                                                                                                   |               13 |             64 |         4.92 |
|  aclk_IBUF_BUFG | fft_bd_i/hls_xfft2real_0/inst/Loop_realfft_be_desc_U0/regslice_both_dout_V_U/ibuf_inst/ap_enable_reg_pp0_iter3_reg_0[0]                 |                                                                                                                                                   |               18 |             64 |         3.56 |
|  aclk_IBUF_BUFG | fft_bd_i/hls_real2xfft_0/inst/window_fn_U0/shiftReg_ce                                                                                  |                                                                                                                                                   |               12 |             64 |         5.33 |
|  aclk_IBUF_BUFG | fft_bd_i/hls_xfft2real_0/inst/Loop_realfft_be_desc_U0/regslice_both_dout_V_U/ibuf_inst/icmp_ln80_reg_658_pp0_iter3_reg_reg[0][0]        |                                                                                                                                                   |               20 |             68 |         3.40 |
|  aclk_IBUF_BUFG |                                                                                                                                         | fft_bd_i/hls_real2xfft_0/inst/nodelay_i_1_channel_U/SR[0]                                                                                         |               28 |             71 |         2.54 |
|  aclk_IBUF_BUFG |                                                                                                                                         |                                                                                                                                                   |               42 |            111 |         2.64 |
|  aclk_IBUF_BUFG | fft_bd_i/hls_xfft2real_0/inst/Loop_realfft_be_desc_U0/regslice_both_dout_V_U/ibuf_inst/ap_block_pp0_stage0_subdone                      |                                                                                                                                                   |               36 |            243 |         6.75 |
|  aclk_IBUF_BUFG | fft_bd_i/hls_real2xfft_0/inst/Loop_sliding_win_del_U0/regslice_both_din_V_V_U/obuf_inst/delay_line_Array_V_ce0                          |                                                                                                                                                   |               64 |            272 |         4.25 |
|  aclk_IBUF_BUFG | fft_bd_i/xfft_0/U0/i_synth/axi_wrapper/ce_w2c                                                                                           |                                                                                                                                                   |              597 |           4104 |         6.87 |
+-----------------+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


