Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /home/mist/Vivado/2015.2/bin/unwrapped/lnx64.o/xelab -wto 54d769c12e4e44938f9016dde6585ff2 --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot full_scheme_tb_behav xil_defaultlib.full_scheme_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
WARNING: [XSIM 43-3447] Restricting number of parallel compilation jobs to 4 to avoid system resource limitations.
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling architecture jk_arch of entity xil_defaultlib.JK [jk_default]
Compiling architecture fs_bhv of entity xil_defaultlib.full_scheme [full_scheme_default]
Compiling architecture fs_tb_bhv of entity xil_defaultlib.full_scheme_tb
Built simulation snapshot full_scheme_tb_behav
