--
--	Conversion of Positionscontroller.v to vh2:
--
--	Cypress Semiconductor - WARP Version 6.3 IR 41
--	Mon Dec 19 18:54:36 2016
--

USE cypress.cypress.all;
USE cypress.rtlpkg.all;
ENTITY top_RTL IS
ATTRIBUTE part_name of top_RTL:TYPE IS "cpsoc3";
END top_RTL;
--------------------------------------------------------
ARCHITECTURE R_T_L OF top_RTL IS
SIGNAL tmpOE__MISO_1_net_0 : bit;
SIGNAL Net_33 : bit;
SIGNAL tmpFB_0__MISO_1_net_0 : bit;
SIGNAL tmpIO_0__MISO_1_net_0 : bit;
TERMINAL tmpSIOVREF__MISO_1_net_0 : bit;
SIGNAL zero : bit;
SIGNAL one : bit;
SIGNAL tmpINTERRUPT_0__MISO_1_net_0 : bit;
SIGNAL Net_34 : bit;
SIGNAL \SPIS_1:BSPIS:cnt_reset\ : bit;
SIGNAL Net_8 : bit;
SIGNAL \SPIS_1:BSPIS:inv_ss\ : bit;
SIGNAL \SPIS_1:BSPIS:tx_load\ : bit;
SIGNAL \SPIS_1:BSPIS:dpcounter_zero\ : bit;
SIGNAL \SPIS_1:BSPIS:byte_complete\ : bit;
SIGNAL \SPIS_1:BSPIS:dpcounter_one_fin\ : bit;
SIGNAL \SPIS_1:BSPIS:dpcounter_one_reg\ : bit;
SIGNAL \SPIS_1:BSPIS:rx_buf_overrun\ : bit;
SIGNAL \SPIS_1:BSPIS:mosi_buf_overrun_reg\ : bit;
SIGNAL \SPIS_1:BSPIS:mosi_buf_overrun_fin\ : bit;
SIGNAL \SPIS_1:BSPIS:prc_clk_src\ : bit;
SIGNAL Net_32 : bit;
SIGNAL \SPIS_1:BSPIS:dp_clk_src\ : bit;
SIGNAL \SPIS_1:Net_81\ : bit;
SIGNAL \SPIS_1:BSPIS:clock_fin\ : bit;
SIGNAL \SPIS_1:BSPIS:prc_clk\ : bit;
SIGNAL \SPIS_1:BSPIS:dp_clock\ : bit;
SIGNAL \SPIS_1:BSPIS:dpcounter_one\ : bit;
SIGNAL \SPIS_1:BSPIS:dpMISO_fifo_empty\ : bit;
SIGNAL \SPIS_1:BSPIS:miso_tx_empty_reg_fin\ : bit;
SIGNAL \SPIS_1:BSPIS:mosi_buf_overrun\ : bit;
SIGNAL \SPIS_1:BSPIS:dpMOSI_fifo_full\ : bit;
SIGNAL \SPIS_1:BSPIS:dpMOSI_fifo_full_reg\ : bit;
SIGNAL \SPIS_1:BSPIS:miso_from_dp\ : bit;
SIGNAL \SPIS_1:BSPIS:dpMISO_fifo_not_empty\ : bit;
SIGNAL \SPIS_1:BSPIS:load\ : bit;
SIGNAL \SPIS_1:BSPIS:tx_status_0\ : bit;
SIGNAL \SPIS_1:BSPIS:tx_status_2\ : bit;
SIGNAL \SPIS_1:BSPIS:tx_status_1\ : bit;
SIGNAL \SPIS_1:BSPIS:dpMISO_fifo_not_full\ : bit;
SIGNAL \SPIS_1:BSPIS:tx_status_6\ : bit;
SIGNAL \SPIS_1:BSPIS:rx_status_4\ : bit;
SIGNAL \SPIS_1:BSPIS:dpMOSI_fifo_not_empty\ : bit;
SIGNAL \SPIS_1:BSPIS:rx_status_3\ : bit;
SIGNAL \SPIS_1:BSPIS:rx_status_5\ : bit;
SIGNAL \SPIS_1:BSPIS:rx_status_6\ : bit;
SIGNAL \SPIS_1:BSPIS:tx_status_5\ : bit;
SIGNAL \SPIS_1:BSPIS:tx_status_4\ : bit;
SIGNAL \SPIS_1:BSPIS:tx_status_3\ : bit;
SIGNAL \SPIS_1:BSPIS:rx_status_2\ : bit;
SIGNAL \SPIS_1:BSPIS:rx_status_1\ : bit;
SIGNAL \SPIS_1:BSPIS:rx_status_0\ : bit;
SIGNAL \SPIS_1:BSPIS:mosi_fin\ : bit;
SIGNAL \SPIS_1:Net_75\ : bit;
SIGNAL \SPIS_1:BSPIS:control_7\ : bit;
SIGNAL \SPIS_1:BSPIS:control_6\ : bit;
SIGNAL \SPIS_1:BSPIS:control_5\ : bit;
SIGNAL \SPIS_1:BSPIS:control_4\ : bit;
SIGNAL \SPIS_1:BSPIS:control_3\ : bit;
SIGNAL \SPIS_1:BSPIS:control_2\ : bit;
SIGNAL \SPIS_1:BSPIS:control_1\ : bit;
SIGNAL \SPIS_1:BSPIS:control_0\ : bit;
SIGNAL \SPIS_1:Net_182\ : bit;
SIGNAL \SPIS_1:BSPIS:count_6\ : bit;
SIGNAL \SPIS_1:BSPIS:count_5\ : bit;
SIGNAL \SPIS_1:BSPIS:count_4\ : bit;
SIGNAL \SPIS_1:BSPIS:count_3\ : bit;
SIGNAL \SPIS_1:BSPIS:count_2\ : bit;
SIGNAL \SPIS_1:BSPIS:count_1\ : bit;
SIGNAL \SPIS_1:BSPIS:count_0\ : bit;
SIGNAL Net_2 : bit;
SIGNAL Net_4 : bit;
SIGNAL \SPIS_1:BSPIS:mosi_tmp\ : bit;
SIGNAL \SPIS_1:BSPIS:mosi_to_dp\ : bit;
SIGNAL \SPIS_1:BSPIS:sR8:Dp:cs_addr_1\ : bit;
SIGNAL \SPIS_1:BSPIS:sR8:Dp:ce0\ : bit;
ATTRIBUTE port_state_att of \SPIS_1:BSPIS:sR8:Dp:ce0\:SIGNAL IS 2;
SIGNAL \SPIS_1:BSPIS:sR8:Dp:cl0\ : bit;
ATTRIBUTE port_state_att of \SPIS_1:BSPIS:sR8:Dp:cl0\:SIGNAL IS 2;
SIGNAL \SPIS_1:BSPIS:sR8:Dp:z0\ : bit;
ATTRIBUTE port_state_att of \SPIS_1:BSPIS:sR8:Dp:z0\:SIGNAL IS 2;
SIGNAL \SPIS_1:BSPIS:sR8:Dp:ff0\ : bit;
ATTRIBUTE port_state_att of \SPIS_1:BSPIS:sR8:Dp:ff0\:SIGNAL IS 2;
SIGNAL \SPIS_1:BSPIS:sR8:Dp:ce1\ : bit;
ATTRIBUTE port_state_att of \SPIS_1:BSPIS:sR8:Dp:ce1\:SIGNAL IS 2;
SIGNAL \SPIS_1:BSPIS:sR8:Dp:cl1\ : bit;
ATTRIBUTE port_state_att of \SPIS_1:BSPIS:sR8:Dp:cl1\:SIGNAL IS 2;
SIGNAL \SPIS_1:BSPIS:sR8:Dp:z1\ : bit;
ATTRIBUTE port_state_att of \SPIS_1:BSPIS:sR8:Dp:z1\:SIGNAL IS 2;
SIGNAL \SPIS_1:BSPIS:sR8:Dp:ff1\ : bit;
ATTRIBUTE port_state_att of \SPIS_1:BSPIS:sR8:Dp:ff1\:SIGNAL IS 2;
SIGNAL \SPIS_1:BSPIS:sR8:Dp:ov_msb\ : bit;
ATTRIBUTE port_state_att of \SPIS_1:BSPIS:sR8:Dp:ov_msb\:SIGNAL IS 2;
SIGNAL \SPIS_1:BSPIS:sR8:Dp:co_msb\ : bit;
ATTRIBUTE port_state_att of \SPIS_1:BSPIS:sR8:Dp:co_msb\:SIGNAL IS 2;
SIGNAL \SPIS_1:BSPIS:sR8:Dp:cmsb\ : bit;
ATTRIBUTE port_state_att of \SPIS_1:BSPIS:sR8:Dp:cmsb\:SIGNAL IS 2;
SIGNAL \SPIS_1:BSPIS:sR8:Dp:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \SPIS_1:BSPIS:sR8:Dp:ce0_reg\:SIGNAL IS 2;
SIGNAL \SPIS_1:BSPIS:sR8:Dp:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \SPIS_1:BSPIS:sR8:Dp:cl0_reg\:SIGNAL IS 2;
SIGNAL \SPIS_1:BSPIS:sR8:Dp:z0_reg\ : bit;
ATTRIBUTE port_state_att of \SPIS_1:BSPIS:sR8:Dp:z0_reg\:SIGNAL IS 2;
SIGNAL \SPIS_1:BSPIS:sR8:Dp:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \SPIS_1:BSPIS:sR8:Dp:ff0_reg\:SIGNAL IS 2;
SIGNAL \SPIS_1:BSPIS:sR8:Dp:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \SPIS_1:BSPIS:sR8:Dp:ce1_reg\:SIGNAL IS 2;
SIGNAL \SPIS_1:BSPIS:sR8:Dp:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \SPIS_1:BSPIS:sR8:Dp:cl1_reg\:SIGNAL IS 2;
SIGNAL \SPIS_1:BSPIS:sR8:Dp:z1_reg\ : bit;
ATTRIBUTE port_state_att of \SPIS_1:BSPIS:sR8:Dp:z1_reg\:SIGNAL IS 2;
SIGNAL \SPIS_1:BSPIS:sR8:Dp:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \SPIS_1:BSPIS:sR8:Dp:ff1_reg\:SIGNAL IS 2;
SIGNAL \SPIS_1:BSPIS:sR8:Dp:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \SPIS_1:BSPIS:sR8:Dp:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \SPIS_1:BSPIS:sR8:Dp:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \SPIS_1:BSPIS:sR8:Dp:co_msb_reg\:SIGNAL IS 2;
SIGNAL \SPIS_1:BSPIS:sR8:Dp:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \SPIS_1:BSPIS:sR8:Dp:cmsb_reg\:SIGNAL IS 2;
SIGNAL \SPIS_1:BSPIS:sR8:Dp:so_reg\ : bit;
ATTRIBUTE port_state_att of \SPIS_1:BSPIS:sR8:Dp:so_reg\:SIGNAL IS 2;
SIGNAL \SPIS_1:BSPIS:sR8:Dp:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \SPIS_1:BSPIS:sR8:Dp:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \SPIS_1:BSPIS:sR8:Dp:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \SPIS_1:BSPIS:sR8:Dp:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \SPIS_1:BSPIS:sR8:Dp:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \SPIS_1:BSPIS:sR8:Dp:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \SPIS_1:BSPIS:sR8:Dp:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \SPIS_1:BSPIS:sR8:Dp:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL Net_31 : bit;
SIGNAL \SPIS_1:Net_176\ : bit;
SIGNAL Net_5 : bit;
SIGNAL tmpOE__SS_1_net_0 : bit;
SIGNAL tmpIO_0__SS_1_net_0 : bit;
TERMINAL tmpSIOVREF__SS_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__SS_1_net_0 : bit;
SIGNAL tmpOE__SCLK_1_net_0 : bit;
SIGNAL tmpIO_0__SCLK_1_net_0 : bit;
TERMINAL tmpSIOVREF__SCLK_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__SCLK_1_net_0 : bit;
SIGNAL tmpOE__MOSI_1_net_0 : bit;
SIGNAL tmpIO_0__MOSI_1_net_0 : bit;
TERMINAL tmpSIOVREF__MOSI_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__MOSI_1_net_0 : bit;
SIGNAL Net_3969 : bit;
SIGNAL tmpOE__Pin_int_x_end_net_0 : bit;
SIGNAL Net_6 : bit;
SIGNAL tmpIO_0__Pin_int_x_end_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_int_x_end_net_0 : bit;
SIGNAL Net_9411 : bit;
SIGNAL Net_2557 : bit;
SIGNAL tmpOE__Pin_int_y_end_net_0 : bit;
SIGNAL Net_7 : bit;
SIGNAL tmpIO_0__Pin_int_y_end_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_int_y_end_net_0 : bit;
SIGNAL Net_2453 : bit;
SIGNAL Net_2455 : bit;
SIGNAL tmpOE__Pin_int_z_end_net_0 : bit;
SIGNAL Net_501 : bit;
SIGNAL tmpIO_0__Pin_int_z_end_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_int_z_end_net_0 : bit;
SIGNAL Net_6131 : bit;
SIGNAL tmpOE__Pin_int_z_home_net_0 : bit;
SIGNAL Net_535 : bit;
SIGNAL tmpIO_0__Pin_int_z_home_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_int_z_home_net_0 : bit;
SIGNAL tmpOE__Pin_int_y_home_net_0 : bit;
SIGNAL Net_467 : bit;
SIGNAL tmpIO_0__Pin_int_y_home_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_int_y_home_net_0 : bit;
SIGNAL tmpOE__Pin_int_x_home_net_0 : bit;
SIGNAL Net_400 : bit;
SIGNAL tmpIO_0__Pin_int_x_home_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_int_x_home_net_0 : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_enable\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ : bit;
ATTRIBUTE soft of \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\:SIGNAL IS '1';
SIGNAL \ADC_SAR_Seq:cmp_vv_vv_MODGEN_1\ : bit;
SIGNAL \ADC_SAR_Seq:clock\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ : bit;
SIGNAL \ADC_SAR_Seq:ch_addr_5\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ : bit;
SIGNAL \ADC_SAR_Seq:ch_addr_4\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ : bit;
SIGNAL \ADC_SAR_Seq:ch_addr_3\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ : bit;
SIGNAL \ADC_SAR_Seq:ch_addr_2\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ : bit;
SIGNAL \ADC_SAR_Seq:ch_addr_1\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ : bit;
SIGNAL \ADC_SAR_Seq:ch_addr_0\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_0\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_1\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_2\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_3\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_4\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_5\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_6\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_7\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_8\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_9\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_10\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_11\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_12\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_13\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_14\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_15\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_16\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_17\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_18\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_19\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_20\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_21\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_22\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_23\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_24\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_25\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_26\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_27\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_28\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_29\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_30\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_31\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_32\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_33\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_34\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_35\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_36\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_37\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_38\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_39\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_40\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_41\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_42\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_43\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_44\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_45\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_46\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_47\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_48\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_49\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_50\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_51\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_52\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_53\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_54\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_55\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_56\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_57\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_58\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_59\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_60\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_61\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_62\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_63\ : bit;
TERMINAL Net_115 : bit;
TERMINAL Net_114 : bit;
TERMINAL Net_113 : bit;
TERMINAL Net_112 : bit;
TERMINAL Net_111 : bit;
TERMINAL Net_110 : bit;
TERMINAL Net_109 : bit;
TERMINAL Net_108 : bit;
TERMINAL Net_107 : bit;
TERMINAL Net_106 : bit;
TERMINAL Net_105 : bit;
TERMINAL Net_104 : bit;
TERMINAL Net_103 : bit;
TERMINAL Net_102 : bit;
TERMINAL Net_101 : bit;
TERMINAL Net_100 : bit;
TERMINAL Net_99 : bit;
TERMINAL Net_97 : bit;
TERMINAL Net_95 : bit;
TERMINAL Net_94 : bit;
TERMINAL Net_92 : bit;
TERMINAL Net_90 : bit;
TERMINAL Net_89 : bit;
TERMINAL Net_87 : bit;
TERMINAL Net_85 : bit;
TERMINAL Net_84 : bit;
TERMINAL Net_82 : bit;
TERMINAL Net_80 : bit;
TERMINAL Net_79 : bit;
TERMINAL Net_77 : bit;
TERMINAL Net_75 : bit;
TERMINAL Net_74 : bit;
TERMINAL Net_72 : bit;
TERMINAL Net_70 : bit;
TERMINAL Net_69 : bit;
TERMINAL Net_67 : bit;
TERMINAL Net_65 : bit;
TERMINAL Net_64 : bit;
TERMINAL Net_62 : bit;
TERMINAL Net_60 : bit;
TERMINAL Net_59 : bit;
TERMINAL Net_57 : bit;
TERMINAL Net_55 : bit;
TERMINAL Net_54 : bit;
TERMINAL Net_52 : bit;
TERMINAL Net_50 : bit;
TERMINAL Net_49 : bit;
TERMINAL Net_47 : bit;
TERMINAL Net_45 : bit;
TERMINAL Net_44 : bit;
TERMINAL Net_42 : bit;
TERMINAL Net_40 : bit;
TERMINAL Net_39 : bit;
TERMINAL Net_37 : bit;
TERMINAL Net_35 : bit;
TERMINAL Net_30 : bit;
TERMINAL Net_28 : bit;
TERMINAL Net_26 : bit;
TERMINAL Net_25 : bit;
TERMINAL Net_23 : bit;
TERMINAL Net_21 : bit;
TERMINAL Net_20 : bit;
TERMINAL Net_18 : bit;
TERMINAL Net_17 : bit;
TERMINAL \ADC_SAR_Seq:V_single\ : bit;
TERMINAL \ADC_SAR_Seq:SAR:Net_248\ : bit;
TERMINAL \ADC_SAR_Seq:SAR:Net_235\ : bit;
SIGNAL \ADC_SAR_Seq:SAR:vp_ctl_0\ : bit;
SIGNAL \ADC_SAR_Seq:SAR:vp_ctl_2\ : bit;
SIGNAL \ADC_SAR_Seq:SAR:vn_ctl_1\ : bit;
SIGNAL \ADC_SAR_Seq:SAR:vn_ctl_3\ : bit;
SIGNAL \ADC_SAR_Seq:SAR:vp_ctl_1\ : bit;
SIGNAL \ADC_SAR_Seq:SAR:vp_ctl_3\ : bit;
SIGNAL \ADC_SAR_Seq:SAR:vn_ctl_0\ : bit;
SIGNAL \ADC_SAR_Seq:SAR:vn_ctl_2\ : bit;
SIGNAL \ADC_SAR_Seq:SAR:Net_188\ : bit;
TERMINAL \ADC_SAR_Seq:Net_2803\ : bit;
TERMINAL \ADC_SAR_Seq:SAR:Net_126\ : bit;
TERMINAL \ADC_SAR_Seq:SAR:Net_215\ : bit;
TERMINAL \ADC_SAR_Seq:SAR:Net_257\ : bit;
SIGNAL \ADC_SAR_Seq:SAR:soc\ : bit;
SIGNAL \ADC_SAR_Seq:SAR:Net_252\ : bit;
SIGNAL Net_15 : bit;
SIGNAL \ADC_SAR_Seq:SAR:Net_207_11\ : bit;
SIGNAL \ADC_SAR_Seq:SAR:Net_207_10\ : bit;
SIGNAL \ADC_SAR_Seq:SAR:Net_207_9\ : bit;
SIGNAL \ADC_SAR_Seq:SAR:Net_207_8\ : bit;
SIGNAL \ADC_SAR_Seq:SAR:Net_207_7\ : bit;
SIGNAL \ADC_SAR_Seq:SAR:Net_207_6\ : bit;
SIGNAL \ADC_SAR_Seq:SAR:Net_207_5\ : bit;
SIGNAL \ADC_SAR_Seq:SAR:Net_207_4\ : bit;
SIGNAL \ADC_SAR_Seq:SAR:Net_207_3\ : bit;
SIGNAL \ADC_SAR_Seq:SAR:Net_207_2\ : bit;
SIGNAL \ADC_SAR_Seq:SAR:Net_207_1\ : bit;
SIGNAL \ADC_SAR_Seq:SAR:Net_207_0\ : bit;
SIGNAL \ADC_SAR_Seq:Net_3830\ : bit;
TERMINAL \ADC_SAR_Seq:SAR:Net_209\ : bit;
TERMINAL \ADC_SAR_Seq:SAR:Net_149\ : bit;
TERMINAL \ADC_SAR_Seq:SAR:Net_255\ : bit;
TERMINAL \ADC_SAR_Seq:SAR:Net_368\ : bit;
SIGNAL \ADC_SAR_Seq:SAR:Net_221\ : bit;
SIGNAL \ADC_SAR_Seq:SAR:Net_381\ : bit;
SIGNAL \ADC_SAR_Seq:SAR:Net_376\ : bit;
SIGNAL \ADC_SAR_Seq:bSAR_SEQ:enable\ : bit;
SIGNAL \ADC_SAR_Seq:bSAR_SEQ:control_0\ : bit;
SIGNAL \ADC_SAR_Seq:bSAR_SEQ:load_period\ : bit;
SIGNAL \ADC_SAR_Seq:bSAR_SEQ:control_1\ : bit;
SIGNAL \ADC_SAR_Seq:bSAR_SEQ:sw_soc\ : bit;
SIGNAL \ADC_SAR_Seq:bSAR_SEQ:control_2\ : bit;
SIGNAL \ADC_SAR_Seq:bSAR_SEQ:clk_fin\ : bit;
SIGNAL \ADC_SAR_Seq:bSAR_SEQ:clk_ctrl\ : bit;
SIGNAL \ADC_SAR_Seq:bSAR_SEQ:count_5\ : bit;
SIGNAL \ADC_SAR_Seq:bSAR_SEQ:count_4\ : bit;
SIGNAL \ADC_SAR_Seq:bSAR_SEQ:count_3\ : bit;
SIGNAL \ADC_SAR_Seq:bSAR_SEQ:count_2\ : bit;
SIGNAL \ADC_SAR_Seq:bSAR_SEQ:count_1\ : bit;
SIGNAL \ADC_SAR_Seq:bSAR_SEQ:count_0\ : bit;
SIGNAL \ADC_SAR_Seq:bSAR_SEQ:status_7\ : bit;
SIGNAL \ADC_SAR_Seq:bSAR_SEQ:status_6\ : bit;
SIGNAL \ADC_SAR_Seq:bSAR_SEQ:status_5\ : bit;
SIGNAL \ADC_SAR_Seq:bSAR_SEQ:status_4\ : bit;
SIGNAL \ADC_SAR_Seq:bSAR_SEQ:status_3\ : bit;
SIGNAL \ADC_SAR_Seq:bSAR_SEQ:status_2\ : bit;
SIGNAL \ADC_SAR_Seq:bSAR_SEQ:status_1\ : bit;
SIGNAL \ADC_SAR_Seq:bSAR_SEQ:status_0\ : bit;
SIGNAL \ADC_SAR_Seq:bSAR_SEQ:nrq_edge_detect_reg\ : bit;
SIGNAL \ADC_SAR_Seq:bSAR_SEQ:cnt_enable\ : bit;
SIGNAL \ADC_SAR_Seq:Net_3710\ : bit;
SIGNAL \ADC_SAR_Seq:bSAR_SEQ:bus_clk_nrq_reg\ : bit;
SIGNAL \ADC_SAR_Seq:Net_3935\ : bit;
SIGNAL \ADC_SAR_Seq:bSAR_SEQ:nrq_reg\ : bit;
SIGNAL \ADC_SAR_Seq:bSAR_SEQ:nrq_edge_detect\ : bit;
SIGNAL Net_16 : bit;
SIGNAL \ADC_SAR_Seq:soc_out\ : bit;
SIGNAL \ADC_SAR_Seq:bSAR_SEQ:control_7\ : bit;
SIGNAL \ADC_SAR_Seq:bSAR_SEQ:control_6\ : bit;
SIGNAL \ADC_SAR_Seq:bSAR_SEQ:control_5\ : bit;
SIGNAL \ADC_SAR_Seq:bSAR_SEQ:control_4\ : bit;
SIGNAL \ADC_SAR_Seq:bSAR_SEQ:control_3\ : bit;
SIGNAL \ADC_SAR_Seq:bSAR_SEQ:count_6\ : bit;
SIGNAL \ADC_SAR_Seq:bSAR_SEQ:cnt_tc\ : bit;
SIGNAL \ADC_SAR_Seq:Net_3874\ : bit;
SIGNAL \ADC_SAR_Seq:Net_3698\ : bit;
SIGNAL \ADC_SAR_Seq:nrq\ : bit;
SIGNAL \ADC_SAR_Seq:Net_3905\ : bit;
SIGNAL \ADC_SAR_Seq:Net_3867\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:newa_5\ : bit;
SIGNAL \ADC_SAR_Seq:MODIN1_5\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:newa_4\ : bit;
SIGNAL \ADC_SAR_Seq:MODIN1_4\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:newa_3\ : bit;
SIGNAL \ADC_SAR_Seq:MODIN1_3\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:newa_2\ : bit;
SIGNAL \ADC_SAR_Seq:MODIN1_2\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:newa_1\ : bit;
SIGNAL \ADC_SAR_Seq:MODIN1_1\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:newa_0\ : bit;
SIGNAL \ADC_SAR_Seq:MODIN1_0\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:newb_5\ : bit;
SIGNAL \ADC_SAR_Seq:MODIN2_5\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:newb_4\ : bit;
SIGNAL \ADC_SAR_Seq:MODIN2_4\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:newb_3\ : bit;
SIGNAL \ADC_SAR_Seq:MODIN2_3\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:newb_2\ : bit;
SIGNAL \ADC_SAR_Seq:MODIN2_2\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:newb_1\ : bit;
SIGNAL \ADC_SAR_Seq:MODIN2_1\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:newb_0\ : bit;
SIGNAL \ADC_SAR_Seq:MODIN2_0\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:dataa_5\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:dataa_4\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:dataa_3\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:dataa_2\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:dataa_1\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:dataa_0\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:datab_5\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:datab_4\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:datab_3\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:datab_2\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:datab_1\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:datab_0\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:a_5\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:a_4\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:a_3\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:a_2\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:a_1\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:b_5\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:b_4\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:b_3\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:b_2\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:b_1\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:xnor_array_5\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:xnor_array_4\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:xnor_array_3\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:xnor_array_2\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:xnor_array_1\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:eq_1\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:eq_2\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:eq_3\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:eq_4\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:eq_5\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:albi_2\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:agbi_2\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:lt_3\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:gt_3\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:lt_4\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:gt_4\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:lt_5\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:gt_5\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:lti_1\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:gti_1\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:lt_1\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:gt_1\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:lt_2\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:gt_2\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:xeq\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:xneq\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:xlt\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:xlte\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:xgt\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:xgte\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:lt\ : bit;
ATTRIBUTE port_state_att of \ADC_SAR_Seq:MODULE_1:lt\:SIGNAL IS 2;
SIGNAL \ADC_SAR_Seq:MODULE_1:gt\ : bit;
ATTRIBUTE port_state_att of \ADC_SAR_Seq:MODULE_1:gt\:SIGNAL IS 2;
SIGNAL \ADC_SAR_Seq:MODULE_1:gte\ : bit;
ATTRIBUTE port_state_att of \ADC_SAR_Seq:MODULE_1:gte\:SIGNAL IS 2;
SIGNAL \ADC_SAR_Seq:MODULE_1:lte\ : bit;
ATTRIBUTE port_state_att of \ADC_SAR_Seq:MODULE_1:lte\:SIGNAL IS 2;
SIGNAL \ADC_SAR_Seq:MODULE_1:neq\ : bit;
ATTRIBUTE port_state_att of \ADC_SAR_Seq:MODULE_1:neq\:SIGNAL IS 2;
SIGNAL tmpOE__Pin_X_net_0 : bit;
SIGNAL tmpFB_0__Pin_X_net_0 : bit;
SIGNAL tmpIO_0__Pin_X_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_X_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_X_net_0 : bit;
SIGNAL tmpOE__Pin_Y_net_0 : bit;
SIGNAL tmpFB_0__Pin_Y_net_0 : bit;
SIGNAL tmpIO_0__Pin_Y_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_Y_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_Y_net_0 : bit;
SIGNAL \PWM_X:PWMUDB:km_run\ : bit;
SIGNAL \PWM_X:PWMUDB:min_kill_reg\ : bit;
SIGNAL Net_341 : bit;
SIGNAL \PWM_X:PWMUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \PWM_X:PWMUDB:control_7\ : bit;
SIGNAL \PWM_X:PWMUDB:control_6\ : bit;
SIGNAL \PWM_X:PWMUDB:control_5\ : bit;
SIGNAL \PWM_X:PWMUDB:control_4\ : bit;
SIGNAL \PWM_X:PWMUDB:control_3\ : bit;
SIGNAL \PWM_X:PWMUDB:control_2\ : bit;
SIGNAL \PWM_X:PWMUDB:control_1\ : bit;
SIGNAL \PWM_X:PWMUDB:control_0\ : bit;
SIGNAL \PWM_X:PWMUDB:ctrl_enable\ : bit;
SIGNAL \PWM_X:PWMUDB:ctrl_cmpmode2_2\ : bit;
SIGNAL \PWM_X:PWMUDB:ctrl_cmpmode2_1\ : bit;
SIGNAL \PWM_X:PWMUDB:ctrl_cmpmode2_0\ : bit;
SIGNAL \PWM_X:PWMUDB:ctrl_cmpmode1_2\ : bit;
SIGNAL \PWM_X:PWMUDB:ctrl_cmpmode1_1\ : bit;
SIGNAL \PWM_X:PWMUDB:ctrl_cmpmode1_0\ : bit;
SIGNAL \PWM_X:PWMUDB:prevCapture\ : bit;
SIGNAL \PWM_X:PWMUDB:capt_rising\ : bit;
SIGNAL \PWM_X:PWMUDB:capt_falling\ : bit;
SIGNAL \PWM_X:PWMUDB:hwCapture\ : bit;
SIGNAL \PWM_X:PWMUDB:hwEnable\ : bit;
SIGNAL \PWM_X:PWMUDB:trig_last\ : bit;
SIGNAL \PWM_X:PWMUDB:trig_rise\ : bit;
SIGNAL \PWM_X:PWMUDB:trig_fall\ : bit;
SIGNAL \PWM_X:PWMUDB:trig_out\ : bit;
SIGNAL \PWM_X:PWMUDB:runmode_enable\ : bit;
SIGNAL \PWM_X:PWMUDB:runmode_enable\\R\ : bit;
SIGNAL Net_340 : bit;
SIGNAL \PWM_X:PWMUDB:runmode_enable\\S\ : bit;
SIGNAL \PWM_X:PWMUDB:final_enable\ : bit;
SIGNAL \PWM_X:PWMUDB:sc_kill_tmp\ : bit;
SIGNAL \PWM_X:PWMUDB:tc_i\ : bit;
SIGNAL \PWM_X:PWMUDB:ltch_kill_reg\ : bit;
SIGNAL \PWM_X:PWMUDB:ltch_kill_reg\\R\ : bit;
SIGNAL \PWM_X:PWMUDB:ltch_kill_reg\\S\ : bit;
SIGNAL \PWM_X:PWMUDB:min_kill_reg\\R\ : bit;
SIGNAL \PWM_X:PWMUDB:min_kill_reg\\S\ : bit;
SIGNAL \PWM_X:PWMUDB:sc_kill\ : bit;
SIGNAL \PWM_X:PWMUDB:min_kill\ : bit;
SIGNAL \PWM_X:PWMUDB:final_kill\ : bit;
SIGNAL \PWM_X:PWMUDB:km_tc\ : bit;
SIGNAL \PWM_X:PWMUDB:db_tc\ : bit;
SIGNAL \PWM_X:PWMUDB:dith_count_1\ : bit;
SIGNAL \PWM_X:PWMUDB:add_vi_vv_MODGEN_2_1\ : bit;
SIGNAL \PWM_X:PWMUDB:dith_count_0\ : bit;
SIGNAL \PWM_X:PWMUDB:add_vi_vv_MODGEN_2_0\ : bit;
SIGNAL \PWM_X:PWMUDB:dith_count_1\\R\ : bit;
SIGNAL \PWM_X:PWMUDB:dith_count_1\\S\ : bit;
SIGNAL \PWM_X:PWMUDB:dith_count_0\\R\ : bit;
SIGNAL \PWM_X:PWMUDB:dith_count_0\\S\ : bit;
SIGNAL \PWM_X:PWMUDB:dith_sel\ : bit;
SIGNAL \PWM_X:PWMUDB:status_6\ : bit;
SIGNAL \PWM_X:PWMUDB:status_5\ : bit;
SIGNAL \PWM_X:PWMUDB:status_4\ : bit;
SIGNAL \PWM_X:PWMUDB:status_3\ : bit;
SIGNAL \PWM_X:PWMUDB:status_2\ : bit;
SIGNAL \PWM_X:PWMUDB:status_1\ : bit;
SIGNAL \PWM_X:PWMUDB:status_0\ : bit;
SIGNAL \PWM_X:Net_55\ : bit;
SIGNAL \PWM_X:PWMUDB:prevCompare1\ : bit;
SIGNAL \PWM_X:PWMUDB:cmp1\ : bit;
SIGNAL \PWM_X:PWMUDB:cmp1_status\ : bit;
SIGNAL \PWM_X:PWMUDB:cmp2_status\ : bit;
SIGNAL \PWM_X:PWMUDB:cmp2\ : bit;
SIGNAL \PWM_X:PWMUDB:cmp1_status_reg\ : bit;
SIGNAL \PWM_X:PWMUDB:cmp2_status_reg\ : bit;
SIGNAL \PWM_X:PWMUDB:final_kill_reg\ : bit;
SIGNAL \PWM_X:PWMUDB:cmp1_status_reg\\R\ : bit;
SIGNAL \PWM_X:PWMUDB:cmp1_status_reg\\S\ : bit;
SIGNAL \PWM_X:PWMUDB:cmp2_status_reg\\R\ : bit;
SIGNAL \PWM_X:PWMUDB:cmp2_status_reg\\S\ : bit;
SIGNAL \PWM_X:PWMUDB:final_kill_reg\\R\ : bit;
SIGNAL \PWM_X:PWMUDB:final_kill_reg\\S\ : bit;
SIGNAL \PWM_X:PWMUDB:fifo_full\ : bit;
SIGNAL \PWM_X:PWMUDB:cs_addr_2\ : bit;
SIGNAL \PWM_X:PWMUDB:cs_addr_1\ : bit;
SIGNAL \PWM_X:PWMUDB:cs_addr_0\ : bit;
SIGNAL \PWM_X:PWMUDB:final_capture\ : bit;
SIGNAL \PWM_X:PWMUDB:nc2\ : bit;
SIGNAL \PWM_X:PWMUDB:nc3\ : bit;
SIGNAL \PWM_X:PWMUDB:nc1\ : bit;
SIGNAL \PWM_X:PWMUDB:sP16:pwmdp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \PWM_X:PWMUDB:sP16:pwmdp:ff0_0\:SIGNAL IS 2;
SIGNAL \PWM_X:PWMUDB:nc4\ : bit;
SIGNAL \PWM_X:PWMUDB:nc5\ : bit;
SIGNAL \PWM_X:PWMUDB:sP16:pwmdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \PWM_X:PWMUDB:sP16:pwmdp:z1_0\:SIGNAL IS 2;
SIGNAL \PWM_X:PWMUDB:sP16:pwmdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \PWM_X:PWMUDB:sP16:pwmdp:ff1_0\:SIGNAL IS 2;
SIGNAL \PWM_X:PWMUDB:sP16:pwmdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \PWM_X:PWMUDB:sP16:pwmdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \PWM_X:PWMUDB:sP16:pwmdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \PWM_X:PWMUDB:sP16:pwmdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \PWM_X:PWMUDB:sP16:pwmdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \PWM_X:PWMUDB:sP16:pwmdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \PWM_X:PWMUDB:sP16:pwmdp:so_0\ : bit;
ATTRIBUTE port_state_att of \PWM_X:PWMUDB:sP16:pwmdp:so_0\:SIGNAL IS 2;
SIGNAL \PWM_X:PWMUDB:sP16:pwmdp:f0_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \PWM_X:PWMUDB:sP16:pwmdp:f0_bus_stat_0\:SIGNAL IS 2;
SIGNAL \PWM_X:PWMUDB:sP16:pwmdp:f0_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \PWM_X:PWMUDB:sP16:pwmdp:f0_blk_stat_0\:SIGNAL IS 2;
SIGNAL \PWM_X:PWMUDB:nc6\ : bit;
SIGNAL \PWM_X:PWMUDB:nc7\ : bit;
SIGNAL \PWM_X:PWMUDB:sP16:pwmdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_X:PWMUDB:sP16:pwmdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_X:PWMUDB:sP16:pwmdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_X:PWMUDB:sP16:pwmdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_X:PWMUDB:sP16:pwmdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_X:PWMUDB:sP16:pwmdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_X:PWMUDB:sP16:pwmdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_X:PWMUDB:sP16:pwmdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_X:PWMUDB:sP16:pwmdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_X:PWMUDB:sP16:pwmdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_X:PWMUDB:sP16:pwmdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_X:PWMUDB:sP16:pwmdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_X:PWMUDB:sP16:pwmdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_X:PWMUDB:sP16:pwmdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_X:PWMUDB:sP16:pwmdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_X:PWMUDB:sP16:pwmdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_X:PWMUDB:sP16:pwmdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_X:PWMUDB:sP16:pwmdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_X:PWMUDB:sP16:pwmdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_X:PWMUDB:sP16:pwmdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_X:PWMUDB:sP16:pwmdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_X:PWMUDB:sP16:pwmdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_X:PWMUDB:sP16:pwmdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_X:PWMUDB:sP16:pwmdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_X:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_X:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_X:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_X:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_X:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_X:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_X:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_X:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_X:PWMUDB:sP16:pwmdp:carry\ : bit;
SIGNAL \PWM_X:PWMUDB:sP16:pwmdp:sh_right\ : bit;
SIGNAL \PWM_X:PWMUDB:sP16:pwmdp:sh_left\ : bit;
SIGNAL \PWM_X:PWMUDB:sP16:pwmdp:msb\ : bit;
SIGNAL \PWM_X:PWMUDB:sP16:pwmdp:cmp_eq_1\ : bit;
SIGNAL \PWM_X:PWMUDB:sP16:pwmdp:cmp_eq_0\ : bit;
SIGNAL \PWM_X:PWMUDB:sP16:pwmdp:cmp_lt_1\ : bit;
SIGNAL \PWM_X:PWMUDB:sP16:pwmdp:cmp_lt_0\ : bit;
SIGNAL \PWM_X:PWMUDB:sP16:pwmdp:cmp_zero_1\ : bit;
SIGNAL \PWM_X:PWMUDB:sP16:pwmdp:cmp_zero_0\ : bit;
SIGNAL \PWM_X:PWMUDB:sP16:pwmdp:cmp_ff_1\ : bit;
SIGNAL \PWM_X:PWMUDB:sP16:pwmdp:cmp_ff_0\ : bit;
SIGNAL \PWM_X:PWMUDB:sP16:pwmdp:cap_1\ : bit;
SIGNAL \PWM_X:PWMUDB:sP16:pwmdp:cap_0\ : bit;
SIGNAL \PWM_X:PWMUDB:sP16:pwmdp:cfb\ : bit;
SIGNAL \PWM_X:PWMUDB:cmp1_eq\ : bit;
SIGNAL \PWM_X:PWMUDB:cmp1_less\ : bit;
SIGNAL \PWM_X:PWMUDB:sP16:pwmdp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \PWM_X:PWMUDB:sP16:pwmdp:ff0_1\:SIGNAL IS 2;
SIGNAL \PWM_X:PWMUDB:cmp2_eq\ : bit;
SIGNAL \PWM_X:PWMUDB:cmp2_less\ : bit;
SIGNAL \PWM_X:PWMUDB:sP16:pwmdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \PWM_X:PWMUDB:sP16:pwmdp:z1_1\:SIGNAL IS 2;
SIGNAL \PWM_X:PWMUDB:sP16:pwmdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \PWM_X:PWMUDB:sP16:pwmdp:ff1_1\:SIGNAL IS 2;
SIGNAL \PWM_X:PWMUDB:sP16:pwmdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \PWM_X:PWMUDB:sP16:pwmdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \PWM_X:PWMUDB:sP16:pwmdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \PWM_X:PWMUDB:sP16:pwmdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \PWM_X:PWMUDB:sP16:pwmdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \PWM_X:PWMUDB:sP16:pwmdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \PWM_X:PWMUDB:sP16:pwmdp:so_1\ : bit;
ATTRIBUTE port_state_att of \PWM_X:PWMUDB:sP16:pwmdp:so_1\:SIGNAL IS 2;
SIGNAL \PWM_X:PWMUDB:sP16:pwmdp:f0_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \PWM_X:PWMUDB:sP16:pwmdp:f0_bus_stat_1\:SIGNAL IS 2;
SIGNAL \PWM_X:PWMUDB:sP16:pwmdp:f0_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \PWM_X:PWMUDB:sP16:pwmdp:f0_blk_stat_1\:SIGNAL IS 2;
SIGNAL \PWM_X:PWMUDB:fifo_nempty\ : bit;
SIGNAL \PWM_X:PWMUDB:sP16:pwmdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_X:PWMUDB:sP16:pwmdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_X:PWMUDB:sP16:pwmdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_X:PWMUDB:sP16:pwmdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_X:PWMUDB:sP16:pwmdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_X:PWMUDB:sP16:pwmdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_X:PWMUDB:sP16:pwmdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_X:PWMUDB:sP16:pwmdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_X:PWMUDB:sP16:pwmdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_X:PWMUDB:sP16:pwmdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_X:PWMUDB:sP16:pwmdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_X:PWMUDB:sP16:pwmdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_X:PWMUDB:sP16:pwmdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_X:PWMUDB:sP16:pwmdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_X:PWMUDB:sP16:pwmdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_X:PWMUDB:sP16:pwmdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_X:PWMUDB:sP16:pwmdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_X:PWMUDB:sP16:pwmdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_X:PWMUDB:sP16:pwmdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_X:PWMUDB:sP16:pwmdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_X:PWMUDB:sP16:pwmdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_X:PWMUDB:sP16:pwmdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_X:PWMUDB:sP16:pwmdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_X:PWMUDB:sP16:pwmdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_X:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_X:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_X:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_X:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_X:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_X:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_X:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_X:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_X:PWMUDB:compare1\ : bit;
SIGNAL \PWM_X:PWMUDB:compare2\ : bit;
SIGNAL \PWM_X:PWMUDB:pwm_i_reg\ : bit;
SIGNAL \PWM_X:PWMUDB:pwm_i\ : bit;
SIGNAL \PWM_X:PWMUDB:pwm1_i_reg\ : bit;
SIGNAL \PWM_X:PWMUDB:pwm1_i\ : bit;
SIGNAL \PWM_X:PWMUDB:pwm2_i_reg\ : bit;
SIGNAL \PWM_X:PWMUDB:pwm2_i\ : bit;
SIGNAL \PWM_X:PWMUDB:tc_i_reg\ : bit;
SIGNAL \PWM_X:Net_101\ : bit;
SIGNAL \PWM_X:Net_96\ : bit;
SIGNAL Net_1498 : bit;
SIGNAL Net_1499 : bit;
SIGNAL \PWM_X:PWMUDB:pwm_temp\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_2:b_31\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_2:b_30\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_2:b_29\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_2:b_28\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_2:b_27\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_2:b_26\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_2:b_25\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_2:b_24\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_2:b_23\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_2:b_22\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_2:b_21\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_2:b_20\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_2:b_19\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_2:b_18\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_2:b_17\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_2:b_16\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_2:b_15\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_2:b_14\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_2:b_13\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_2:b_12\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_2:b_11\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_2:b_10\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_2:b_9\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_2:b_8\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_2:b_7\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_2:b_6\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_2:b_5\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_2:b_4\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_2:b_3\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_2:b_2\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_2:b_1\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_2:b_0\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_2:g2:a0:a_31\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_2:g2:a0:a_30\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_2:g2:a0:a_29\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_2:g2:a0:a_28\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_2:g2:a0:a_27\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_2:g2:a0:a_26\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_2:g2:a0:a_25\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_2:g2:a0:a_24\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_2:g2:a0:a_23\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_2:g2:a0:a_22\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_2:g2:a0:a_21\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_2:g2:a0:a_20\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_2:g2:a0:a_19\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_2:g2:a0:a_18\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_2:g2:a0:a_17\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_2:g2:a0:a_16\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_2:g2:a0:a_15\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_2:g2:a0:a_14\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_2:g2:a0:a_13\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_2:g2:a0:a_12\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_2:g2:a0:a_11\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_2:g2:a0:a_10\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_2:g2:a0:a_9\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_2:g2:a0:a_8\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_2:g2:a0:a_7\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_2:g2:a0:a_6\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_2:g2:a0:a_5\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_2:g2:a0:a_4\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_2:g2:a0:a_3\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_2:g2:a0:a_2\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_2:g2:a0:a_1\ : bit;
SIGNAL \PWM_X:PWMUDB:MODIN3_1\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_2:g2:a0:a_0\ : bit;
SIGNAL \PWM_X:PWMUDB:MODIN3_0\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_2:g2:a0:b_31\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_2:g2:a0:b_30\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_2:g2:a0:b_29\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_2:g2:a0:b_28\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_2:g2:a0:b_27\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_2:g2:a0:b_26\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_2:g2:a0:b_25\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_2:g2:a0:b_24\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_2:g2:a0:b_23\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_2:g2:a0:b_22\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_2:g2:a0:b_21\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_2:g2:a0:b_20\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_2:g2:a0:b_19\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_2:g2:a0:b_18\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_2:g2:a0:b_17\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_2:g2:a0:b_16\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_2:g2:a0:b_15\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_2:g2:a0:b_14\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_2:g2:a0:b_13\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_2:g2:a0:b_12\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_2:g2:a0:b_11\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_2:g2:a0:b_10\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_2:g2:a0:b_9\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_2:g2:a0:b_8\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_2:g2:a0:b_7\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_2:g2:a0:b_6\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_2:g2:a0:b_5\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_2:g2:a0:b_4\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_2:g2:a0:b_3\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_2:g2:a0:b_2\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_2:g2:a0:b_1\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_2:g2:a0:b_0\ : bit;
SIGNAL \PWM_X:PWMUDB:add_vi_vv_MODGEN_2_31\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_2:g2:a0:s_31\ : bit;
SIGNAL \PWM_X:PWMUDB:add_vi_vv_MODGEN_2_30\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_2:g2:a0:s_30\ : bit;
SIGNAL \PWM_X:PWMUDB:add_vi_vv_MODGEN_2_29\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_2:g2:a0:s_29\ : bit;
SIGNAL \PWM_X:PWMUDB:add_vi_vv_MODGEN_2_28\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_2:g2:a0:s_28\ : bit;
SIGNAL \PWM_X:PWMUDB:add_vi_vv_MODGEN_2_27\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_2:g2:a0:s_27\ : bit;
SIGNAL \PWM_X:PWMUDB:add_vi_vv_MODGEN_2_26\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_2:g2:a0:s_26\ : bit;
SIGNAL \PWM_X:PWMUDB:add_vi_vv_MODGEN_2_25\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_2:g2:a0:s_25\ : bit;
SIGNAL \PWM_X:PWMUDB:add_vi_vv_MODGEN_2_24\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_2:g2:a0:s_24\ : bit;
SIGNAL \PWM_X:PWMUDB:add_vi_vv_MODGEN_2_23\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_2:g2:a0:s_23\ : bit;
SIGNAL \PWM_X:PWMUDB:add_vi_vv_MODGEN_2_22\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_2:g2:a0:s_22\ : bit;
SIGNAL \PWM_X:PWMUDB:add_vi_vv_MODGEN_2_21\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_2:g2:a0:s_21\ : bit;
SIGNAL \PWM_X:PWMUDB:add_vi_vv_MODGEN_2_20\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_2:g2:a0:s_20\ : bit;
SIGNAL \PWM_X:PWMUDB:add_vi_vv_MODGEN_2_19\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_2:g2:a0:s_19\ : bit;
SIGNAL \PWM_X:PWMUDB:add_vi_vv_MODGEN_2_18\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_2:g2:a0:s_18\ : bit;
SIGNAL \PWM_X:PWMUDB:add_vi_vv_MODGEN_2_17\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_2:g2:a0:s_17\ : bit;
SIGNAL \PWM_X:PWMUDB:add_vi_vv_MODGEN_2_16\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_2:g2:a0:s_16\ : bit;
SIGNAL \PWM_X:PWMUDB:add_vi_vv_MODGEN_2_15\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_2:g2:a0:s_15\ : bit;
SIGNAL \PWM_X:PWMUDB:add_vi_vv_MODGEN_2_14\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_2:g2:a0:s_14\ : bit;
SIGNAL \PWM_X:PWMUDB:add_vi_vv_MODGEN_2_13\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_2:g2:a0:s_13\ : bit;
SIGNAL \PWM_X:PWMUDB:add_vi_vv_MODGEN_2_12\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_2:g2:a0:s_12\ : bit;
SIGNAL \PWM_X:PWMUDB:add_vi_vv_MODGEN_2_11\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_2:g2:a0:s_11\ : bit;
SIGNAL \PWM_X:PWMUDB:add_vi_vv_MODGEN_2_10\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_2:g2:a0:s_10\ : bit;
SIGNAL \PWM_X:PWMUDB:add_vi_vv_MODGEN_2_9\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_2:g2:a0:s_9\ : bit;
SIGNAL \PWM_X:PWMUDB:add_vi_vv_MODGEN_2_8\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_2:g2:a0:s_8\ : bit;
SIGNAL \PWM_X:PWMUDB:add_vi_vv_MODGEN_2_7\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_2:g2:a0:s_7\ : bit;
SIGNAL \PWM_X:PWMUDB:add_vi_vv_MODGEN_2_6\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_2:g2:a0:s_6\ : bit;
SIGNAL \PWM_X:PWMUDB:add_vi_vv_MODGEN_2_5\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_2:g2:a0:s_5\ : bit;
SIGNAL \PWM_X:PWMUDB:add_vi_vv_MODGEN_2_4\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_2:g2:a0:s_4\ : bit;
SIGNAL \PWM_X:PWMUDB:add_vi_vv_MODGEN_2_3\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_2:g2:a0:s_3\ : bit;
SIGNAL \PWM_X:PWMUDB:add_vi_vv_MODGEN_2_2\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_2:g2:a0:s_2\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_2:g2:a0:s_1\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_2:g2:a0:s_0\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL Net_1273 : bit;
SIGNAL Net_1500 : bit;
SIGNAL Net_1497 : bit;
SIGNAL \PWM_X:Net_113\ : bit;
SIGNAL \PWM_X:Net_107\ : bit;
SIGNAL \PWM_X:Net_114\ : bit;
SIGNAL tmpOE__Enable_X_net_0 : bit;
SIGNAL tmpFB_0__Enable_X_net_0 : bit;
SIGNAL tmpIO_0__Enable_X_net_0 : bit;
TERMINAL tmpSIOVREF__Enable_X_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Enable_X_net_0 : bit;
SIGNAL tmpOE__Direction_X_net_0 : bit;
SIGNAL tmpFB_0__Direction_X_net_0 : bit;
SIGNAL tmpIO_0__Direction_X_net_0 : bit;
TERMINAL tmpSIOVREF__Direction_X_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Direction_X_net_0 : bit;
SIGNAL tmpOE__Step_X_net_0 : bit;
SIGNAL tmpFB_0__Step_X_net_0 : bit;
SIGNAL tmpIO_0__Step_X_net_0 : bit;
TERMINAL tmpSIOVREF__Step_X_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Step_X_net_0 : bit;
SIGNAL \PWM_Y:PWMUDB:km_run\ : bit;
SIGNAL \PWM_Y:PWMUDB:min_kill_reg\ : bit;
SIGNAL Net_1058 : bit;
SIGNAL \PWM_Y:PWMUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \PWM_Y:PWMUDB:control_7\ : bit;
SIGNAL \PWM_Y:PWMUDB:control_6\ : bit;
SIGNAL \PWM_Y:PWMUDB:control_5\ : bit;
SIGNAL \PWM_Y:PWMUDB:control_4\ : bit;
SIGNAL \PWM_Y:PWMUDB:control_3\ : bit;
SIGNAL \PWM_Y:PWMUDB:control_2\ : bit;
SIGNAL \PWM_Y:PWMUDB:control_1\ : bit;
SIGNAL \PWM_Y:PWMUDB:control_0\ : bit;
SIGNAL \PWM_Y:PWMUDB:ctrl_enable\ : bit;
SIGNAL \PWM_Y:PWMUDB:ctrl_cmpmode2_2\ : bit;
SIGNAL \PWM_Y:PWMUDB:ctrl_cmpmode2_1\ : bit;
SIGNAL \PWM_Y:PWMUDB:ctrl_cmpmode2_0\ : bit;
SIGNAL \PWM_Y:PWMUDB:ctrl_cmpmode1_2\ : bit;
SIGNAL \PWM_Y:PWMUDB:ctrl_cmpmode1_1\ : bit;
SIGNAL \PWM_Y:PWMUDB:ctrl_cmpmode1_0\ : bit;
SIGNAL \PWM_Y:PWMUDB:prevCapture\ : bit;
SIGNAL \PWM_Y:PWMUDB:capt_rising\ : bit;
SIGNAL \PWM_Y:PWMUDB:capt_falling\ : bit;
SIGNAL \PWM_Y:PWMUDB:hwCapture\ : bit;
SIGNAL \PWM_Y:PWMUDB:hwEnable\ : bit;
SIGNAL \PWM_Y:PWMUDB:trig_last\ : bit;
SIGNAL \PWM_Y:PWMUDB:trig_rise\ : bit;
SIGNAL \PWM_Y:PWMUDB:trig_fall\ : bit;
SIGNAL \PWM_Y:PWMUDB:trig_out\ : bit;
SIGNAL \PWM_Y:PWMUDB:runmode_enable\ : bit;
SIGNAL \PWM_Y:PWMUDB:runmode_enable\\R\ : bit;
SIGNAL Net_1057 : bit;
SIGNAL \PWM_Y:PWMUDB:runmode_enable\\S\ : bit;
SIGNAL \PWM_Y:PWMUDB:final_enable\ : bit;
SIGNAL \PWM_Y:PWMUDB:sc_kill_tmp\ : bit;
SIGNAL \PWM_Y:PWMUDB:tc_i\ : bit;
SIGNAL \PWM_Y:PWMUDB:ltch_kill_reg\ : bit;
SIGNAL \PWM_Y:PWMUDB:ltch_kill_reg\\R\ : bit;
SIGNAL \PWM_Y:PWMUDB:ltch_kill_reg\\S\ : bit;
SIGNAL \PWM_Y:PWMUDB:min_kill_reg\\R\ : bit;
SIGNAL \PWM_Y:PWMUDB:min_kill_reg\\S\ : bit;
SIGNAL \PWM_Y:PWMUDB:sc_kill\ : bit;
SIGNAL \PWM_Y:PWMUDB:min_kill\ : bit;
SIGNAL \PWM_Y:PWMUDB:final_kill\ : bit;
SIGNAL \PWM_Y:PWMUDB:km_tc\ : bit;
SIGNAL \PWM_Y:PWMUDB:db_tc\ : bit;
SIGNAL \PWM_Y:PWMUDB:dith_count_1\ : bit;
SIGNAL \PWM_Y:PWMUDB:add_vi_vv_MODGEN_3_1\ : bit;
SIGNAL \PWM_Y:PWMUDB:dith_count_0\ : bit;
SIGNAL \PWM_Y:PWMUDB:add_vi_vv_MODGEN_3_0\ : bit;
SIGNAL \PWM_Y:PWMUDB:dith_count_1\\R\ : bit;
SIGNAL \PWM_Y:PWMUDB:dith_count_1\\S\ : bit;
SIGNAL \PWM_Y:PWMUDB:dith_count_0\\R\ : bit;
SIGNAL \PWM_Y:PWMUDB:dith_count_0\\S\ : bit;
SIGNAL \PWM_Y:PWMUDB:dith_sel\ : bit;
SIGNAL \PWM_Y:PWMUDB:status_6\ : bit;
SIGNAL \PWM_Y:PWMUDB:status_5\ : bit;
SIGNAL \PWM_Y:PWMUDB:status_4\ : bit;
SIGNAL \PWM_Y:PWMUDB:status_3\ : bit;
SIGNAL \PWM_Y:PWMUDB:status_2\ : bit;
SIGNAL \PWM_Y:PWMUDB:status_1\ : bit;
SIGNAL \PWM_Y:PWMUDB:status_0\ : bit;
SIGNAL \PWM_Y:Net_55\ : bit;
SIGNAL \PWM_Y:PWMUDB:prevCompare1\ : bit;
SIGNAL \PWM_Y:PWMUDB:cmp1\ : bit;
SIGNAL \PWM_Y:PWMUDB:cmp1_status\ : bit;
SIGNAL \PWM_Y:PWMUDB:cmp2_status\ : bit;
SIGNAL \PWM_Y:PWMUDB:cmp2\ : bit;
SIGNAL \PWM_Y:PWMUDB:cmp1_status_reg\ : bit;
SIGNAL \PWM_Y:PWMUDB:cmp2_status_reg\ : bit;
SIGNAL \PWM_Y:PWMUDB:final_kill_reg\ : bit;
SIGNAL \PWM_Y:PWMUDB:cmp1_status_reg\\R\ : bit;
SIGNAL \PWM_Y:PWMUDB:cmp1_status_reg\\S\ : bit;
SIGNAL \PWM_Y:PWMUDB:cmp2_status_reg\\R\ : bit;
SIGNAL \PWM_Y:PWMUDB:cmp2_status_reg\\S\ : bit;
SIGNAL \PWM_Y:PWMUDB:final_kill_reg\\R\ : bit;
SIGNAL \PWM_Y:PWMUDB:final_kill_reg\\S\ : bit;
SIGNAL \PWM_Y:PWMUDB:fifo_full\ : bit;
SIGNAL \PWM_Y:PWMUDB:cs_addr_2\ : bit;
SIGNAL \PWM_Y:PWMUDB:cs_addr_1\ : bit;
SIGNAL \PWM_Y:PWMUDB:cs_addr_0\ : bit;
SIGNAL \PWM_Y:PWMUDB:final_capture\ : bit;
SIGNAL \PWM_Y:PWMUDB:nc2\ : bit;
SIGNAL \PWM_Y:PWMUDB:nc3\ : bit;
SIGNAL \PWM_Y:PWMUDB:nc1\ : bit;
SIGNAL \PWM_Y:PWMUDB:sP16:pwmdp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Y:PWMUDB:sP16:pwmdp:ff0_0\:SIGNAL IS 2;
SIGNAL \PWM_Y:PWMUDB:nc4\ : bit;
SIGNAL \PWM_Y:PWMUDB:nc5\ : bit;
SIGNAL \PWM_Y:PWMUDB:sP16:pwmdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Y:PWMUDB:sP16:pwmdp:z1_0\:SIGNAL IS 2;
SIGNAL \PWM_Y:PWMUDB:sP16:pwmdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Y:PWMUDB:sP16:pwmdp:ff1_0\:SIGNAL IS 2;
SIGNAL \PWM_Y:PWMUDB:sP16:pwmdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Y:PWMUDB:sP16:pwmdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \PWM_Y:PWMUDB:sP16:pwmdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Y:PWMUDB:sP16:pwmdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \PWM_Y:PWMUDB:sP16:pwmdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Y:PWMUDB:sP16:pwmdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \PWM_Y:PWMUDB:sP16:pwmdp:so_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Y:PWMUDB:sP16:pwmdp:so_0\:SIGNAL IS 2;
SIGNAL \PWM_Y:PWMUDB:sP16:pwmdp:f0_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Y:PWMUDB:sP16:pwmdp:f0_bus_stat_0\:SIGNAL IS 2;
SIGNAL \PWM_Y:PWMUDB:sP16:pwmdp:f0_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Y:PWMUDB:sP16:pwmdp:f0_blk_stat_0\:SIGNAL IS 2;
SIGNAL \PWM_Y:PWMUDB:nc6\ : bit;
SIGNAL \PWM_Y:PWMUDB:nc7\ : bit;
SIGNAL \PWM_Y:PWMUDB:sP16:pwmdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Y:PWMUDB:sP16:pwmdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Y:PWMUDB:sP16:pwmdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Y:PWMUDB:sP16:pwmdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Y:PWMUDB:sP16:pwmdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Y:PWMUDB:sP16:pwmdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Y:PWMUDB:sP16:pwmdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Y:PWMUDB:sP16:pwmdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Y:PWMUDB:sP16:pwmdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Y:PWMUDB:sP16:pwmdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Y:PWMUDB:sP16:pwmdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Y:PWMUDB:sP16:pwmdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Y:PWMUDB:sP16:pwmdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Y:PWMUDB:sP16:pwmdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Y:PWMUDB:sP16:pwmdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Y:PWMUDB:sP16:pwmdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Y:PWMUDB:sP16:pwmdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Y:PWMUDB:sP16:pwmdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Y:PWMUDB:sP16:pwmdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Y:PWMUDB:sP16:pwmdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Y:PWMUDB:sP16:pwmdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Y:PWMUDB:sP16:pwmdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Y:PWMUDB:sP16:pwmdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Y:PWMUDB:sP16:pwmdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Y:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Y:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Y:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Y:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Y:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Y:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Y:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Y:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Y:PWMUDB:sP16:pwmdp:carry\ : bit;
SIGNAL \PWM_Y:PWMUDB:sP16:pwmdp:sh_right\ : bit;
SIGNAL \PWM_Y:PWMUDB:sP16:pwmdp:sh_left\ : bit;
SIGNAL \PWM_Y:PWMUDB:sP16:pwmdp:msb\ : bit;
SIGNAL \PWM_Y:PWMUDB:sP16:pwmdp:cmp_eq_1\ : bit;
SIGNAL \PWM_Y:PWMUDB:sP16:pwmdp:cmp_eq_0\ : bit;
SIGNAL \PWM_Y:PWMUDB:sP16:pwmdp:cmp_lt_1\ : bit;
SIGNAL \PWM_Y:PWMUDB:sP16:pwmdp:cmp_lt_0\ : bit;
SIGNAL \PWM_Y:PWMUDB:sP16:pwmdp:cmp_zero_1\ : bit;
SIGNAL \PWM_Y:PWMUDB:sP16:pwmdp:cmp_zero_0\ : bit;
SIGNAL \PWM_Y:PWMUDB:sP16:pwmdp:cmp_ff_1\ : bit;
SIGNAL \PWM_Y:PWMUDB:sP16:pwmdp:cmp_ff_0\ : bit;
SIGNAL \PWM_Y:PWMUDB:sP16:pwmdp:cap_1\ : bit;
SIGNAL \PWM_Y:PWMUDB:sP16:pwmdp:cap_0\ : bit;
SIGNAL \PWM_Y:PWMUDB:sP16:pwmdp:cfb\ : bit;
SIGNAL \PWM_Y:PWMUDB:cmp1_eq\ : bit;
SIGNAL \PWM_Y:PWMUDB:cmp1_less\ : bit;
SIGNAL \PWM_Y:PWMUDB:sP16:pwmdp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Y:PWMUDB:sP16:pwmdp:ff0_1\:SIGNAL IS 2;
SIGNAL \PWM_Y:PWMUDB:cmp2_eq\ : bit;
SIGNAL \PWM_Y:PWMUDB:cmp2_less\ : bit;
SIGNAL \PWM_Y:PWMUDB:sP16:pwmdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Y:PWMUDB:sP16:pwmdp:z1_1\:SIGNAL IS 2;
SIGNAL \PWM_Y:PWMUDB:sP16:pwmdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Y:PWMUDB:sP16:pwmdp:ff1_1\:SIGNAL IS 2;
SIGNAL \PWM_Y:PWMUDB:sP16:pwmdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Y:PWMUDB:sP16:pwmdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \PWM_Y:PWMUDB:sP16:pwmdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Y:PWMUDB:sP16:pwmdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \PWM_Y:PWMUDB:sP16:pwmdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Y:PWMUDB:sP16:pwmdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \PWM_Y:PWMUDB:sP16:pwmdp:so_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Y:PWMUDB:sP16:pwmdp:so_1\:SIGNAL IS 2;
SIGNAL \PWM_Y:PWMUDB:sP16:pwmdp:f0_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Y:PWMUDB:sP16:pwmdp:f0_bus_stat_1\:SIGNAL IS 2;
SIGNAL \PWM_Y:PWMUDB:sP16:pwmdp:f0_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Y:PWMUDB:sP16:pwmdp:f0_blk_stat_1\:SIGNAL IS 2;
SIGNAL \PWM_Y:PWMUDB:fifo_nempty\ : bit;
SIGNAL \PWM_Y:PWMUDB:sP16:pwmdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Y:PWMUDB:sP16:pwmdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Y:PWMUDB:sP16:pwmdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Y:PWMUDB:sP16:pwmdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Y:PWMUDB:sP16:pwmdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Y:PWMUDB:sP16:pwmdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Y:PWMUDB:sP16:pwmdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Y:PWMUDB:sP16:pwmdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Y:PWMUDB:sP16:pwmdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Y:PWMUDB:sP16:pwmdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Y:PWMUDB:sP16:pwmdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Y:PWMUDB:sP16:pwmdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Y:PWMUDB:sP16:pwmdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Y:PWMUDB:sP16:pwmdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Y:PWMUDB:sP16:pwmdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Y:PWMUDB:sP16:pwmdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Y:PWMUDB:sP16:pwmdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Y:PWMUDB:sP16:pwmdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Y:PWMUDB:sP16:pwmdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Y:PWMUDB:sP16:pwmdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Y:PWMUDB:sP16:pwmdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Y:PWMUDB:sP16:pwmdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Y:PWMUDB:sP16:pwmdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Y:PWMUDB:sP16:pwmdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Y:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Y:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Y:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Y:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Y:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Y:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Y:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Y:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Y:PWMUDB:compare1\ : bit;
SIGNAL \PWM_Y:PWMUDB:compare2\ : bit;
SIGNAL \PWM_Y:PWMUDB:pwm_i_reg\ : bit;
SIGNAL \PWM_Y:PWMUDB:pwm_i\ : bit;
SIGNAL \PWM_Y:PWMUDB:pwm1_i_reg\ : bit;
SIGNAL \PWM_Y:PWMUDB:pwm1_i\ : bit;
SIGNAL \PWM_Y:PWMUDB:pwm2_i_reg\ : bit;
SIGNAL \PWM_Y:PWMUDB:pwm2_i\ : bit;
SIGNAL \PWM_Y:PWMUDB:tc_i_reg\ : bit;
SIGNAL \PWM_Y:Net_101\ : bit;
SIGNAL \PWM_Y:Net_96\ : bit;
SIGNAL Net_1509 : bit;
SIGNAL Net_1510 : bit;
SIGNAL \PWM_Y:PWMUDB:pwm_temp\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_3:b_31\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_3:b_30\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_3:b_29\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_3:b_28\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_3:b_27\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_3:b_26\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_3:b_25\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_3:b_24\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_3:b_23\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_3:b_22\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_3:b_21\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_3:b_20\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_3:b_19\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_3:b_18\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_3:b_17\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_3:b_16\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_3:b_15\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_3:b_14\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_3:b_13\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_3:b_12\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_3:b_11\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_3:b_10\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_3:b_9\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_3:b_8\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_3:b_7\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_3:b_6\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_3:b_5\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_3:b_4\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_3:b_3\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_3:b_2\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_3:b_1\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_3:b_0\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_3:g2:a0:a_31\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_3:g2:a0:a_30\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_3:g2:a0:a_29\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_3:g2:a0:a_28\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_3:g2:a0:a_27\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_3:g2:a0:a_26\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_3:g2:a0:a_25\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_3:g2:a0:a_24\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_3:g2:a0:a_23\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_3:g2:a0:a_22\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_3:g2:a0:a_21\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_3:g2:a0:a_20\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_3:g2:a0:a_19\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_3:g2:a0:a_18\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_3:g2:a0:a_17\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_3:g2:a0:a_16\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_3:g2:a0:a_15\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_3:g2:a0:a_14\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_3:g2:a0:a_13\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_3:g2:a0:a_12\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_3:g2:a0:a_11\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_3:g2:a0:a_10\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_3:g2:a0:a_9\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_3:g2:a0:a_8\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_3:g2:a0:a_7\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_3:g2:a0:a_6\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_3:g2:a0:a_5\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_3:g2:a0:a_4\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_3:g2:a0:a_3\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_3:g2:a0:a_2\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_3:g2:a0:a_1\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODIN4_1\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_3:g2:a0:a_0\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODIN4_0\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_3:g2:a0:b_31\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_3:g2:a0:b_30\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_3:g2:a0:b_29\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_3:g2:a0:b_28\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_3:g2:a0:b_27\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_3:g2:a0:b_26\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_3:g2:a0:b_25\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_3:g2:a0:b_24\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_3:g2:a0:b_23\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_3:g2:a0:b_22\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_3:g2:a0:b_21\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_3:g2:a0:b_20\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_3:g2:a0:b_19\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_3:g2:a0:b_18\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_3:g2:a0:b_17\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_3:g2:a0:b_16\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_3:g2:a0:b_15\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_3:g2:a0:b_14\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_3:g2:a0:b_13\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_3:g2:a0:b_12\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_3:g2:a0:b_11\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_3:g2:a0:b_10\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_3:g2:a0:b_9\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_3:g2:a0:b_8\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_3:g2:a0:b_7\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_3:g2:a0:b_6\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_3:g2:a0:b_5\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_3:g2:a0:b_4\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_3:g2:a0:b_3\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_3:g2:a0:b_2\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_3:g2:a0:b_1\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_3:g2:a0:b_0\ : bit;
SIGNAL \PWM_Y:PWMUDB:add_vi_vv_MODGEN_3_31\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_3:g2:a0:s_31\ : bit;
SIGNAL \PWM_Y:PWMUDB:add_vi_vv_MODGEN_3_30\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_3:g2:a0:s_30\ : bit;
SIGNAL \PWM_Y:PWMUDB:add_vi_vv_MODGEN_3_29\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_3:g2:a0:s_29\ : bit;
SIGNAL \PWM_Y:PWMUDB:add_vi_vv_MODGEN_3_28\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_3:g2:a0:s_28\ : bit;
SIGNAL \PWM_Y:PWMUDB:add_vi_vv_MODGEN_3_27\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_3:g2:a0:s_27\ : bit;
SIGNAL \PWM_Y:PWMUDB:add_vi_vv_MODGEN_3_26\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_3:g2:a0:s_26\ : bit;
SIGNAL \PWM_Y:PWMUDB:add_vi_vv_MODGEN_3_25\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_3:g2:a0:s_25\ : bit;
SIGNAL \PWM_Y:PWMUDB:add_vi_vv_MODGEN_3_24\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_3:g2:a0:s_24\ : bit;
SIGNAL \PWM_Y:PWMUDB:add_vi_vv_MODGEN_3_23\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_3:g2:a0:s_23\ : bit;
SIGNAL \PWM_Y:PWMUDB:add_vi_vv_MODGEN_3_22\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_3:g2:a0:s_22\ : bit;
SIGNAL \PWM_Y:PWMUDB:add_vi_vv_MODGEN_3_21\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_3:g2:a0:s_21\ : bit;
SIGNAL \PWM_Y:PWMUDB:add_vi_vv_MODGEN_3_20\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_3:g2:a0:s_20\ : bit;
SIGNAL \PWM_Y:PWMUDB:add_vi_vv_MODGEN_3_19\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_3:g2:a0:s_19\ : bit;
SIGNAL \PWM_Y:PWMUDB:add_vi_vv_MODGEN_3_18\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_3:g2:a0:s_18\ : bit;
SIGNAL \PWM_Y:PWMUDB:add_vi_vv_MODGEN_3_17\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_3:g2:a0:s_17\ : bit;
SIGNAL \PWM_Y:PWMUDB:add_vi_vv_MODGEN_3_16\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_3:g2:a0:s_16\ : bit;
SIGNAL \PWM_Y:PWMUDB:add_vi_vv_MODGEN_3_15\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_3:g2:a0:s_15\ : bit;
SIGNAL \PWM_Y:PWMUDB:add_vi_vv_MODGEN_3_14\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_3:g2:a0:s_14\ : bit;
SIGNAL \PWM_Y:PWMUDB:add_vi_vv_MODGEN_3_13\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_3:g2:a0:s_13\ : bit;
SIGNAL \PWM_Y:PWMUDB:add_vi_vv_MODGEN_3_12\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_3:g2:a0:s_12\ : bit;
SIGNAL \PWM_Y:PWMUDB:add_vi_vv_MODGEN_3_11\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_3:g2:a0:s_11\ : bit;
SIGNAL \PWM_Y:PWMUDB:add_vi_vv_MODGEN_3_10\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_3:g2:a0:s_10\ : bit;
SIGNAL \PWM_Y:PWMUDB:add_vi_vv_MODGEN_3_9\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_3:g2:a0:s_9\ : bit;
SIGNAL \PWM_Y:PWMUDB:add_vi_vv_MODGEN_3_8\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_3:g2:a0:s_8\ : bit;
SIGNAL \PWM_Y:PWMUDB:add_vi_vv_MODGEN_3_7\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_3:g2:a0:s_7\ : bit;
SIGNAL \PWM_Y:PWMUDB:add_vi_vv_MODGEN_3_6\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_3:g2:a0:s_6\ : bit;
SIGNAL \PWM_Y:PWMUDB:add_vi_vv_MODGEN_3_5\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_3:g2:a0:s_5\ : bit;
SIGNAL \PWM_Y:PWMUDB:add_vi_vv_MODGEN_3_4\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_3:g2:a0:s_4\ : bit;
SIGNAL \PWM_Y:PWMUDB:add_vi_vv_MODGEN_3_3\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_3:g2:a0:s_3\ : bit;
SIGNAL \PWM_Y:PWMUDB:add_vi_vv_MODGEN_3_2\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_3:g2:a0:s_2\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_3:g2:a0:s_1\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_3:g2:a0:s_0\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL Net_1417 : bit;
SIGNAL Net_1511 : bit;
SIGNAL Net_1508 : bit;
SIGNAL \PWM_Y:Net_113\ : bit;
SIGNAL \PWM_Y:Net_107\ : bit;
SIGNAL \PWM_Y:Net_114\ : bit;
SIGNAL tmpOE__Enable_Y_net_0 : bit;
SIGNAL tmpFB_0__Enable_Y_net_0 : bit;
SIGNAL tmpIO_0__Enable_Y_net_0 : bit;
TERMINAL tmpSIOVREF__Enable_Y_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Enable_Y_net_0 : bit;
SIGNAL tmpOE__Direction_Y_net_0 : bit;
SIGNAL tmpFB_0__Direction_Y_net_0 : bit;
SIGNAL tmpIO_0__Direction_Y_net_0 : bit;
TERMINAL tmpSIOVREF__Direction_Y_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Direction_Y_net_0 : bit;
SIGNAL tmpOE__Step_Y_net_0 : bit;
SIGNAL tmpFB_0__Step_Y_net_0 : bit;
SIGNAL tmpIO_0__Step_Y_net_0 : bit;
TERMINAL tmpSIOVREF__Step_Y_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Step_Y_net_0 : bit;
SIGNAL tmpOE__Enable_Z_net_0 : bit;
SIGNAL tmpFB_0__Enable_Z_net_0 : bit;
SIGNAL tmpIO_0__Enable_Z_net_0 : bit;
TERMINAL tmpSIOVREF__Enable_Z_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Enable_Z_net_0 : bit;
SIGNAL Net_4448 : bit;
SIGNAL tmpOE__Direction_Z_net_0 : bit;
SIGNAL tmpFB_0__Direction_Z_net_0 : bit;
SIGNAL tmpIO_0__Direction_Z_net_0 : bit;
TERMINAL tmpSIOVREF__Direction_Z_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Direction_Z_net_0 : bit;
SIGNAL tmpOE__Step_Z_net_0 : bit;
SIGNAL Net_1519 : bit;
SIGNAL tmpFB_0__Step_Z_net_0 : bit;
SIGNAL tmpIO_0__Step_Z_net_0 : bit;
TERMINAL tmpSIOVREF__Step_Z_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Step_Z_net_0 : bit;
SIGNAL \PWM_Z:PWMUDB:km_run\ : bit;
SIGNAL \PWM_Z:PWMUDB:min_kill_reg\ : bit;
SIGNAL \PWM_Z:PWMUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \PWM_Z:PWMUDB:control_7\ : bit;
SIGNAL \PWM_Z:PWMUDB:control_6\ : bit;
SIGNAL \PWM_Z:PWMUDB:control_5\ : bit;
SIGNAL \PWM_Z:PWMUDB:control_4\ : bit;
SIGNAL \PWM_Z:PWMUDB:control_3\ : bit;
SIGNAL \PWM_Z:PWMUDB:control_2\ : bit;
SIGNAL \PWM_Z:PWMUDB:control_1\ : bit;
SIGNAL \PWM_Z:PWMUDB:control_0\ : bit;
SIGNAL \PWM_Z:PWMUDB:ctrl_enable\ : bit;
SIGNAL \PWM_Z:PWMUDB:ctrl_cmpmode2_2\ : bit;
SIGNAL \PWM_Z:PWMUDB:ctrl_cmpmode2_1\ : bit;
SIGNAL \PWM_Z:PWMUDB:ctrl_cmpmode2_0\ : bit;
SIGNAL \PWM_Z:PWMUDB:ctrl_cmpmode1_2\ : bit;
SIGNAL \PWM_Z:PWMUDB:ctrl_cmpmode1_1\ : bit;
SIGNAL \PWM_Z:PWMUDB:ctrl_cmpmode1_0\ : bit;
SIGNAL \PWM_Z:PWMUDB:prevCapture\ : bit;
SIGNAL \PWM_Z:PWMUDB:capt_rising\ : bit;
SIGNAL \PWM_Z:PWMUDB:capt_falling\ : bit;
SIGNAL \PWM_Z:PWMUDB:hwCapture\ : bit;
SIGNAL \PWM_Z:PWMUDB:hwEnable\ : bit;
SIGNAL \PWM_Z:PWMUDB:trig_last\ : bit;
SIGNAL \PWM_Z:PWMUDB:trig_rise\ : bit;
SIGNAL \PWM_Z:PWMUDB:trig_fall\ : bit;
SIGNAL \PWM_Z:PWMUDB:trig_out\ : bit;
SIGNAL \PWM_Z:PWMUDB:runmode_enable\ : bit;
SIGNAL \PWM_Z:PWMUDB:runmode_enable\\R\ : bit;
SIGNAL Net_4447 : bit;
SIGNAL \PWM_Z:PWMUDB:runmode_enable\\S\ : bit;
SIGNAL \PWM_Z:PWMUDB:final_enable\ : bit;
SIGNAL \PWM_Z:PWMUDB:sc_kill_tmp\ : bit;
SIGNAL \PWM_Z:PWMUDB:tc_i\ : bit;
SIGNAL \PWM_Z:PWMUDB:ltch_kill_reg\ : bit;
SIGNAL \PWM_Z:PWMUDB:ltch_kill_reg\\R\ : bit;
SIGNAL \PWM_Z:PWMUDB:ltch_kill_reg\\S\ : bit;
SIGNAL \PWM_Z:PWMUDB:min_kill_reg\\R\ : bit;
SIGNAL \PWM_Z:PWMUDB:min_kill_reg\\S\ : bit;
SIGNAL \PWM_Z:PWMUDB:sc_kill\ : bit;
SIGNAL \PWM_Z:PWMUDB:min_kill\ : bit;
SIGNAL \PWM_Z:PWMUDB:final_kill\ : bit;
SIGNAL \PWM_Z:PWMUDB:km_tc\ : bit;
SIGNAL \PWM_Z:PWMUDB:db_tc\ : bit;
SIGNAL \PWM_Z:PWMUDB:dith_count_1\ : bit;
SIGNAL \PWM_Z:PWMUDB:add_vi_vv_MODGEN_4_1\ : bit;
SIGNAL \PWM_Z:PWMUDB:dith_count_0\ : bit;
SIGNAL \PWM_Z:PWMUDB:add_vi_vv_MODGEN_4_0\ : bit;
SIGNAL \PWM_Z:PWMUDB:dith_count_1\\R\ : bit;
SIGNAL \PWM_Z:PWMUDB:dith_count_1\\S\ : bit;
SIGNAL \PWM_Z:PWMUDB:dith_count_0\\R\ : bit;
SIGNAL \PWM_Z:PWMUDB:dith_count_0\\S\ : bit;
SIGNAL \PWM_Z:PWMUDB:dith_sel\ : bit;
SIGNAL \PWM_Z:PWMUDB:status_6\ : bit;
SIGNAL \PWM_Z:PWMUDB:status_5\ : bit;
SIGNAL \PWM_Z:PWMUDB:status_4\ : bit;
SIGNAL \PWM_Z:PWMUDB:status_3\ : bit;
SIGNAL \PWM_Z:PWMUDB:status_2\ : bit;
SIGNAL \PWM_Z:PWMUDB:status_1\ : bit;
SIGNAL \PWM_Z:PWMUDB:status_0\ : bit;
SIGNAL \PWM_Z:Net_55\ : bit;
SIGNAL \PWM_Z:PWMUDB:prevCompare1\ : bit;
SIGNAL \PWM_Z:PWMUDB:cmp1\ : bit;
SIGNAL \PWM_Z:PWMUDB:cmp1_status\ : bit;
SIGNAL \PWM_Z:PWMUDB:cmp2_status\ : bit;
SIGNAL \PWM_Z:PWMUDB:cmp2\ : bit;
SIGNAL \PWM_Z:PWMUDB:cmp1_status_reg\ : bit;
SIGNAL \PWM_Z:PWMUDB:cmp2_status_reg\ : bit;
SIGNAL \PWM_Z:PWMUDB:final_kill_reg\ : bit;
SIGNAL \PWM_Z:PWMUDB:cmp1_status_reg\\R\ : bit;
SIGNAL \PWM_Z:PWMUDB:cmp1_status_reg\\S\ : bit;
SIGNAL \PWM_Z:PWMUDB:cmp2_status_reg\\R\ : bit;
SIGNAL \PWM_Z:PWMUDB:cmp2_status_reg\\S\ : bit;
SIGNAL \PWM_Z:PWMUDB:final_kill_reg\\R\ : bit;
SIGNAL \PWM_Z:PWMUDB:final_kill_reg\\S\ : bit;
SIGNAL \PWM_Z:PWMUDB:fifo_full\ : bit;
SIGNAL \PWM_Z:PWMUDB:cs_addr_2\ : bit;
SIGNAL \PWM_Z:PWMUDB:cs_addr_1\ : bit;
SIGNAL \PWM_Z:PWMUDB:cs_addr_0\ : bit;
SIGNAL \PWM_Z:PWMUDB:final_capture\ : bit;
SIGNAL \PWM_Z:PWMUDB:nc2\ : bit;
SIGNAL \PWM_Z:PWMUDB:nc3\ : bit;
SIGNAL \PWM_Z:PWMUDB:nc1\ : bit;
SIGNAL \PWM_Z:PWMUDB:sP16:pwmdp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Z:PWMUDB:sP16:pwmdp:ff0_0\:SIGNAL IS 2;
SIGNAL \PWM_Z:PWMUDB:nc4\ : bit;
SIGNAL \PWM_Z:PWMUDB:nc5\ : bit;
SIGNAL \PWM_Z:PWMUDB:sP16:pwmdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Z:PWMUDB:sP16:pwmdp:z1_0\:SIGNAL IS 2;
SIGNAL \PWM_Z:PWMUDB:sP16:pwmdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Z:PWMUDB:sP16:pwmdp:ff1_0\:SIGNAL IS 2;
SIGNAL \PWM_Z:PWMUDB:sP16:pwmdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Z:PWMUDB:sP16:pwmdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \PWM_Z:PWMUDB:sP16:pwmdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Z:PWMUDB:sP16:pwmdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \PWM_Z:PWMUDB:sP16:pwmdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Z:PWMUDB:sP16:pwmdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \PWM_Z:PWMUDB:sP16:pwmdp:so_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Z:PWMUDB:sP16:pwmdp:so_0\:SIGNAL IS 2;
SIGNAL \PWM_Z:PWMUDB:sP16:pwmdp:f0_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Z:PWMUDB:sP16:pwmdp:f0_bus_stat_0\:SIGNAL IS 2;
SIGNAL \PWM_Z:PWMUDB:sP16:pwmdp:f0_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Z:PWMUDB:sP16:pwmdp:f0_blk_stat_0\:SIGNAL IS 2;
SIGNAL \PWM_Z:PWMUDB:nc6\ : bit;
SIGNAL \PWM_Z:PWMUDB:nc7\ : bit;
SIGNAL \PWM_Z:PWMUDB:sP16:pwmdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Z:PWMUDB:sP16:pwmdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Z:PWMUDB:sP16:pwmdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Z:PWMUDB:sP16:pwmdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Z:PWMUDB:sP16:pwmdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Z:PWMUDB:sP16:pwmdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Z:PWMUDB:sP16:pwmdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Z:PWMUDB:sP16:pwmdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Z:PWMUDB:sP16:pwmdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Z:PWMUDB:sP16:pwmdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Z:PWMUDB:sP16:pwmdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Z:PWMUDB:sP16:pwmdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Z:PWMUDB:sP16:pwmdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Z:PWMUDB:sP16:pwmdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Z:PWMUDB:sP16:pwmdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Z:PWMUDB:sP16:pwmdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Z:PWMUDB:sP16:pwmdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Z:PWMUDB:sP16:pwmdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Z:PWMUDB:sP16:pwmdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Z:PWMUDB:sP16:pwmdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Z:PWMUDB:sP16:pwmdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Z:PWMUDB:sP16:pwmdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Z:PWMUDB:sP16:pwmdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Z:PWMUDB:sP16:pwmdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Z:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Z:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Z:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Z:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Z:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Z:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Z:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Z:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Z:PWMUDB:sP16:pwmdp:carry\ : bit;
SIGNAL \PWM_Z:PWMUDB:sP16:pwmdp:sh_right\ : bit;
SIGNAL \PWM_Z:PWMUDB:sP16:pwmdp:sh_left\ : bit;
SIGNAL \PWM_Z:PWMUDB:sP16:pwmdp:msb\ : bit;
SIGNAL \PWM_Z:PWMUDB:sP16:pwmdp:cmp_eq_1\ : bit;
SIGNAL \PWM_Z:PWMUDB:sP16:pwmdp:cmp_eq_0\ : bit;
SIGNAL \PWM_Z:PWMUDB:sP16:pwmdp:cmp_lt_1\ : bit;
SIGNAL \PWM_Z:PWMUDB:sP16:pwmdp:cmp_lt_0\ : bit;
SIGNAL \PWM_Z:PWMUDB:sP16:pwmdp:cmp_zero_1\ : bit;
SIGNAL \PWM_Z:PWMUDB:sP16:pwmdp:cmp_zero_0\ : bit;
SIGNAL \PWM_Z:PWMUDB:sP16:pwmdp:cmp_ff_1\ : bit;
SIGNAL \PWM_Z:PWMUDB:sP16:pwmdp:cmp_ff_0\ : bit;
SIGNAL \PWM_Z:PWMUDB:sP16:pwmdp:cap_1\ : bit;
SIGNAL \PWM_Z:PWMUDB:sP16:pwmdp:cap_0\ : bit;
SIGNAL \PWM_Z:PWMUDB:sP16:pwmdp:cfb\ : bit;
SIGNAL \PWM_Z:PWMUDB:cmp1_eq\ : bit;
SIGNAL \PWM_Z:PWMUDB:cmp1_less\ : bit;
SIGNAL \PWM_Z:PWMUDB:sP16:pwmdp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Z:PWMUDB:sP16:pwmdp:ff0_1\:SIGNAL IS 2;
SIGNAL \PWM_Z:PWMUDB:cmp2_eq\ : bit;
SIGNAL \PWM_Z:PWMUDB:cmp2_less\ : bit;
SIGNAL \PWM_Z:PWMUDB:sP16:pwmdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Z:PWMUDB:sP16:pwmdp:z1_1\:SIGNAL IS 2;
SIGNAL \PWM_Z:PWMUDB:sP16:pwmdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Z:PWMUDB:sP16:pwmdp:ff1_1\:SIGNAL IS 2;
SIGNAL \PWM_Z:PWMUDB:sP16:pwmdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Z:PWMUDB:sP16:pwmdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \PWM_Z:PWMUDB:sP16:pwmdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Z:PWMUDB:sP16:pwmdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \PWM_Z:PWMUDB:sP16:pwmdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Z:PWMUDB:sP16:pwmdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \PWM_Z:PWMUDB:sP16:pwmdp:so_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Z:PWMUDB:sP16:pwmdp:so_1\:SIGNAL IS 2;
SIGNAL \PWM_Z:PWMUDB:sP16:pwmdp:f0_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Z:PWMUDB:sP16:pwmdp:f0_bus_stat_1\:SIGNAL IS 2;
SIGNAL \PWM_Z:PWMUDB:sP16:pwmdp:f0_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Z:PWMUDB:sP16:pwmdp:f0_blk_stat_1\:SIGNAL IS 2;
SIGNAL \PWM_Z:PWMUDB:fifo_nempty\ : bit;
SIGNAL \PWM_Z:PWMUDB:sP16:pwmdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Z:PWMUDB:sP16:pwmdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Z:PWMUDB:sP16:pwmdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Z:PWMUDB:sP16:pwmdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Z:PWMUDB:sP16:pwmdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Z:PWMUDB:sP16:pwmdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Z:PWMUDB:sP16:pwmdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Z:PWMUDB:sP16:pwmdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Z:PWMUDB:sP16:pwmdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Z:PWMUDB:sP16:pwmdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Z:PWMUDB:sP16:pwmdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Z:PWMUDB:sP16:pwmdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Z:PWMUDB:sP16:pwmdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Z:PWMUDB:sP16:pwmdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Z:PWMUDB:sP16:pwmdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Z:PWMUDB:sP16:pwmdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Z:PWMUDB:sP16:pwmdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Z:PWMUDB:sP16:pwmdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Z:PWMUDB:sP16:pwmdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Z:PWMUDB:sP16:pwmdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Z:PWMUDB:sP16:pwmdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Z:PWMUDB:sP16:pwmdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Z:PWMUDB:sP16:pwmdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Z:PWMUDB:sP16:pwmdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Z:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Z:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Z:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Z:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Z:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Z:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Z:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Z:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Z:PWMUDB:compare1\ : bit;
SIGNAL \PWM_Z:PWMUDB:compare2\ : bit;
SIGNAL \PWM_Z:PWMUDB:pwm_i_reg\ : bit;
SIGNAL \PWM_Z:PWMUDB:pwm_i\ : bit;
SIGNAL \PWM_Z:PWMUDB:pwm1_i_reg\ : bit;
SIGNAL \PWM_Z:PWMUDB:pwm1_i\ : bit;
SIGNAL \PWM_Z:PWMUDB:pwm2_i_reg\ : bit;
SIGNAL \PWM_Z:PWMUDB:pwm2_i\ : bit;
SIGNAL \PWM_Z:PWMUDB:tc_i_reg\ : bit;
SIGNAL \PWM_Z:Net_101\ : bit;
SIGNAL \PWM_Z:Net_96\ : bit;
SIGNAL Net_1521 : bit;
SIGNAL Net_1522 : bit;
SIGNAL \PWM_Z:PWMUDB:pwm_temp\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_4:b_31\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_4:b_30\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_4:b_29\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_4:b_28\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_4:b_27\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_4:b_26\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_4:b_25\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_4:b_24\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_4:b_23\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_4:b_22\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_4:b_21\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_4:b_20\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_4:b_19\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_4:b_18\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_4:b_17\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_4:b_16\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_4:b_15\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_4:b_14\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_4:b_13\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_4:b_12\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_4:b_11\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_4:b_10\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_4:b_9\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_4:b_8\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_4:b_7\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_4:b_6\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_4:b_5\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_4:b_4\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_4:b_3\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_4:b_2\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_4:b_1\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_4:b_0\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_4:g2:a0:a_31\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_4:g2:a0:a_30\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_4:g2:a0:a_29\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_4:g2:a0:a_28\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_4:g2:a0:a_27\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_4:g2:a0:a_26\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_4:g2:a0:a_25\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_4:g2:a0:a_24\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_4:g2:a0:a_23\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_4:g2:a0:a_22\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_4:g2:a0:a_21\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_4:g2:a0:a_20\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_4:g2:a0:a_19\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_4:g2:a0:a_18\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_4:g2:a0:a_17\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_4:g2:a0:a_16\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_4:g2:a0:a_15\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_4:g2:a0:a_14\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_4:g2:a0:a_13\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_4:g2:a0:a_12\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_4:g2:a0:a_11\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_4:g2:a0:a_10\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_4:g2:a0:a_9\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_4:g2:a0:a_8\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_4:g2:a0:a_7\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_4:g2:a0:a_6\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_4:g2:a0:a_5\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_4:g2:a0:a_4\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_4:g2:a0:a_3\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_4:g2:a0:a_2\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_4:g2:a0:a_1\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODIN5_1\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_4:g2:a0:a_0\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODIN5_0\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_4:g2:a0:b_31\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_4:g2:a0:b_30\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_4:g2:a0:b_29\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_4:g2:a0:b_28\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_4:g2:a0:b_27\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_4:g2:a0:b_26\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_4:g2:a0:b_25\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_4:g2:a0:b_24\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_4:g2:a0:b_23\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_4:g2:a0:b_22\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_4:g2:a0:b_21\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_4:g2:a0:b_20\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_4:g2:a0:b_19\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_4:g2:a0:b_18\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_4:g2:a0:b_17\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_4:g2:a0:b_16\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_4:g2:a0:b_15\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_4:g2:a0:b_14\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_4:g2:a0:b_13\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_4:g2:a0:b_12\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_4:g2:a0:b_11\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_4:g2:a0:b_10\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_4:g2:a0:b_9\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_4:g2:a0:b_8\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_4:g2:a0:b_7\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_4:g2:a0:b_6\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_4:g2:a0:b_5\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_4:g2:a0:b_4\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_4:g2:a0:b_3\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_4:g2:a0:b_2\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_4:g2:a0:b_1\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_4:g2:a0:b_0\ : bit;
SIGNAL \PWM_Z:PWMUDB:add_vi_vv_MODGEN_4_31\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_4:g2:a0:s_31\ : bit;
SIGNAL \PWM_Z:PWMUDB:add_vi_vv_MODGEN_4_30\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_4:g2:a0:s_30\ : bit;
SIGNAL \PWM_Z:PWMUDB:add_vi_vv_MODGEN_4_29\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_4:g2:a0:s_29\ : bit;
SIGNAL \PWM_Z:PWMUDB:add_vi_vv_MODGEN_4_28\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_4:g2:a0:s_28\ : bit;
SIGNAL \PWM_Z:PWMUDB:add_vi_vv_MODGEN_4_27\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_4:g2:a0:s_27\ : bit;
SIGNAL \PWM_Z:PWMUDB:add_vi_vv_MODGEN_4_26\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_4:g2:a0:s_26\ : bit;
SIGNAL \PWM_Z:PWMUDB:add_vi_vv_MODGEN_4_25\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_4:g2:a0:s_25\ : bit;
SIGNAL \PWM_Z:PWMUDB:add_vi_vv_MODGEN_4_24\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_4:g2:a0:s_24\ : bit;
SIGNAL \PWM_Z:PWMUDB:add_vi_vv_MODGEN_4_23\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_4:g2:a0:s_23\ : bit;
SIGNAL \PWM_Z:PWMUDB:add_vi_vv_MODGEN_4_22\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_4:g2:a0:s_22\ : bit;
SIGNAL \PWM_Z:PWMUDB:add_vi_vv_MODGEN_4_21\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_4:g2:a0:s_21\ : bit;
SIGNAL \PWM_Z:PWMUDB:add_vi_vv_MODGEN_4_20\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_4:g2:a0:s_20\ : bit;
SIGNAL \PWM_Z:PWMUDB:add_vi_vv_MODGEN_4_19\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_4:g2:a0:s_19\ : bit;
SIGNAL \PWM_Z:PWMUDB:add_vi_vv_MODGEN_4_18\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_4:g2:a0:s_18\ : bit;
SIGNAL \PWM_Z:PWMUDB:add_vi_vv_MODGEN_4_17\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_4:g2:a0:s_17\ : bit;
SIGNAL \PWM_Z:PWMUDB:add_vi_vv_MODGEN_4_16\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_4:g2:a0:s_16\ : bit;
SIGNAL \PWM_Z:PWMUDB:add_vi_vv_MODGEN_4_15\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_4:g2:a0:s_15\ : bit;
SIGNAL \PWM_Z:PWMUDB:add_vi_vv_MODGEN_4_14\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_4:g2:a0:s_14\ : bit;
SIGNAL \PWM_Z:PWMUDB:add_vi_vv_MODGEN_4_13\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_4:g2:a0:s_13\ : bit;
SIGNAL \PWM_Z:PWMUDB:add_vi_vv_MODGEN_4_12\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_4:g2:a0:s_12\ : bit;
SIGNAL \PWM_Z:PWMUDB:add_vi_vv_MODGEN_4_11\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_4:g2:a0:s_11\ : bit;
SIGNAL \PWM_Z:PWMUDB:add_vi_vv_MODGEN_4_10\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_4:g2:a0:s_10\ : bit;
SIGNAL \PWM_Z:PWMUDB:add_vi_vv_MODGEN_4_9\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_4:g2:a0:s_9\ : bit;
SIGNAL \PWM_Z:PWMUDB:add_vi_vv_MODGEN_4_8\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_4:g2:a0:s_8\ : bit;
SIGNAL \PWM_Z:PWMUDB:add_vi_vv_MODGEN_4_7\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_4:g2:a0:s_7\ : bit;
SIGNAL \PWM_Z:PWMUDB:add_vi_vv_MODGEN_4_6\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_4:g2:a0:s_6\ : bit;
SIGNAL \PWM_Z:PWMUDB:add_vi_vv_MODGEN_4_5\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_4:g2:a0:s_5\ : bit;
SIGNAL \PWM_Z:PWMUDB:add_vi_vv_MODGEN_4_4\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_4:g2:a0:s_4\ : bit;
SIGNAL \PWM_Z:PWMUDB:add_vi_vv_MODGEN_4_3\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_4:g2:a0:s_3\ : bit;
SIGNAL \PWM_Z:PWMUDB:add_vi_vv_MODGEN_4_2\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_4:g2:a0:s_2\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_4:g2:a0:s_1\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_4:g2:a0:s_0\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL Net_1523 : bit;
SIGNAL Net_1520 : bit;
SIGNAL \PWM_Z:Net_113\ : bit;
SIGNAL \PWM_Z:Net_107\ : bit;
SIGNAL \PWM_Z:Net_114\ : bit;
SIGNAL \SPIM_1:Net_276\ : bit;
SIGNAL \SPIM_1:Net_288\ : bit;
SIGNAL \SPIM_1:BSPIM:clk_fin\ : bit;
SIGNAL \SPIM_1:BSPIM:load_rx_data\ : bit;
SIGNAL \SPIM_1:BSPIM:dpcounter_one\ : bit;
SIGNAL \SPIM_1:BSPIM:pol_supprt\ : bit;
SIGNAL \SPIM_1:BSPIM:miso_to_dp\ : bit;
SIGNAL \SPIM_1:Net_244\ : bit;
SIGNAL \SPIM_1:BSPIM:mosi_after_ld\ : bit;
SIGNAL \SPIM_1:BSPIM:so_send\ : bit;
SIGNAL \SPIM_1:BSPIM:so_send_reg\ : bit;
SIGNAL Net_10970 : bit;
SIGNAL \SPIM_1:BSPIM:mosi_reg\ : bit;
SIGNAL \SPIM_1:BSPIM:mosi_fin\ : bit;
SIGNAL \SPIM_1:BSPIM:mosi_cpha_0\ : bit;
SIGNAL \SPIM_1:BSPIM:state_2\ : bit;
SIGNAL \SPIM_1:BSPIM:state_1\ : bit;
SIGNAL \SPIM_1:BSPIM:state_0\ : bit;
SIGNAL \SPIM_1:BSPIM:mosi_from_dp\ : bit;
SIGNAL Net_226 : bit;
SIGNAL \SPIM_1:BSPIM:mosi_hs_reg\ : bit;
SIGNAL \SPIM_1:BSPIM:mosi_cpha_1\ : bit;
SIGNAL \SPIM_1:BSPIM:pre_mosi\ : bit;
SIGNAL \SPIM_1:BSPIM:count_4\ : bit;
SIGNAL \SPIM_1:BSPIM:count_3\ : bit;
SIGNAL \SPIM_1:BSPIM:count_2\ : bit;
SIGNAL \SPIM_1:BSPIM:count_1\ : bit;
SIGNAL \SPIM_1:BSPIM:count_0\ : bit;
SIGNAL \SPIM_1:BSPIM:mosi_pre_reg\ : bit;
SIGNAL \SPIM_1:BSPIM:dpcounter_zero\ : bit;
SIGNAL \SPIM_1:BSPIM:load_cond\ : bit;
SIGNAL \SPIM_1:BSPIM:dpcounter_one_reg\ : bit;
SIGNAL \SPIM_1:BSPIM:mosi_from_dp_reg\ : bit;
SIGNAL \SPIM_1:BSPIM:tx_status_0\ : bit;
SIGNAL \SPIM_1:BSPIM:tx_status_1\ : bit;
SIGNAL \SPIM_1:BSPIM:dpMOSI_fifo_empty\ : bit;
SIGNAL \SPIM_1:BSPIM:tx_status_2\ : bit;
SIGNAL \SPIM_1:BSPIM:dpMOSI_fifo_not_full\ : bit;
SIGNAL \SPIM_1:BSPIM:tx_status_3\ : bit;
SIGNAL \SPIM_1:BSPIM:tx_status_4\ : bit;
SIGNAL \SPIM_1:BSPIM:rx_status_4\ : bit;
SIGNAL \SPIM_1:BSPIM:dpMISO_fifo_full\ : bit;
SIGNAL \SPIM_1:BSPIM:rx_status_5\ : bit;
SIGNAL \SPIM_1:BSPIM:dpMISO_fifo_not_empty\ : bit;
SIGNAL \SPIM_1:BSPIM:rx_status_6\ : bit;
SIGNAL \SPIM_1:BSPIM:tx_status_6\ : bit;
SIGNAL \SPIM_1:BSPIM:tx_status_5\ : bit;
SIGNAL \SPIM_1:BSPIM:rx_status_3\ : bit;
SIGNAL \SPIM_1:BSPIM:rx_status_2\ : bit;
SIGNAL \SPIM_1:BSPIM:rx_status_1\ : bit;
SIGNAL \SPIM_1:BSPIM:rx_status_0\ : bit;
SIGNAL \SPIM_1:BSPIM:control_7\ : bit;
SIGNAL \SPIM_1:BSPIM:control_6\ : bit;
SIGNAL \SPIM_1:BSPIM:control_5\ : bit;
SIGNAL \SPIM_1:BSPIM:control_4\ : bit;
SIGNAL \SPIM_1:BSPIM:control_3\ : bit;
SIGNAL \SPIM_1:BSPIM:control_2\ : bit;
SIGNAL \SPIM_1:BSPIM:control_1\ : bit;
SIGNAL \SPIM_1:BSPIM:control_0\ : bit;
SIGNAL \SPIM_1:Net_294\ : bit;
SIGNAL \SPIM_1:Net_273\ : bit;
SIGNAL \SPIM_1:BSPIM:ld_ident\ : bit;
SIGNAL \SPIM_1:BSPIM:cnt_enable\ : bit;
SIGNAL Net_225 : bit;
SIGNAL \SPIM_1:BSPIM:count_6\ : bit;
SIGNAL \SPIM_1:BSPIM:count_5\ : bit;
SIGNAL \SPIM_1:BSPIM:cnt_tc\ : bit;
SIGNAL Net_232 : bit;
SIGNAL Net_230 : bit;
SIGNAL \SPIM_1:BSPIM:sR8:Dp:ce0\ : bit;
ATTRIBUTE port_state_att of \SPIM_1:BSPIM:sR8:Dp:ce0\:SIGNAL IS 2;
SIGNAL \SPIM_1:BSPIM:sR8:Dp:cl0\ : bit;
ATTRIBUTE port_state_att of \SPIM_1:BSPIM:sR8:Dp:cl0\:SIGNAL IS 2;
SIGNAL \SPIM_1:BSPIM:sR8:Dp:z0\ : bit;
ATTRIBUTE port_state_att of \SPIM_1:BSPIM:sR8:Dp:z0\:SIGNAL IS 2;
SIGNAL \SPIM_1:BSPIM:sR8:Dp:ff0\ : bit;
ATTRIBUTE port_state_att of \SPIM_1:BSPIM:sR8:Dp:ff0\:SIGNAL IS 2;
SIGNAL \SPIM_1:BSPIM:sR8:Dp:ce1\ : bit;
ATTRIBUTE port_state_att of \SPIM_1:BSPIM:sR8:Dp:ce1\:SIGNAL IS 2;
SIGNAL \SPIM_1:BSPIM:sR8:Dp:cl1\ : bit;
ATTRIBUTE port_state_att of \SPIM_1:BSPIM:sR8:Dp:cl1\:SIGNAL IS 2;
SIGNAL \SPIM_1:BSPIM:sR8:Dp:z1\ : bit;
ATTRIBUTE port_state_att of \SPIM_1:BSPIM:sR8:Dp:z1\:SIGNAL IS 2;
SIGNAL \SPIM_1:BSPIM:sR8:Dp:ff1\ : bit;
ATTRIBUTE port_state_att of \SPIM_1:BSPIM:sR8:Dp:ff1\:SIGNAL IS 2;
SIGNAL \SPIM_1:BSPIM:sR8:Dp:ov_msb\ : bit;
ATTRIBUTE port_state_att of \SPIM_1:BSPIM:sR8:Dp:ov_msb\:SIGNAL IS 2;
SIGNAL \SPIM_1:BSPIM:sR8:Dp:co_msb\ : bit;
ATTRIBUTE port_state_att of \SPIM_1:BSPIM:sR8:Dp:co_msb\:SIGNAL IS 2;
SIGNAL \SPIM_1:BSPIM:sR8:Dp:cmsb\ : bit;
ATTRIBUTE port_state_att of \SPIM_1:BSPIM:sR8:Dp:cmsb\:SIGNAL IS 2;
SIGNAL \SPIM_1:BSPIM:sR8:Dp:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM_1:BSPIM:sR8:Dp:ce0_reg\:SIGNAL IS 2;
SIGNAL \SPIM_1:BSPIM:sR8:Dp:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM_1:BSPIM:sR8:Dp:cl0_reg\:SIGNAL IS 2;
SIGNAL \SPIM_1:BSPIM:sR8:Dp:z0_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM_1:BSPIM:sR8:Dp:z0_reg\:SIGNAL IS 2;
SIGNAL \SPIM_1:BSPIM:sR8:Dp:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM_1:BSPIM:sR8:Dp:ff0_reg\:SIGNAL IS 2;
SIGNAL \SPIM_1:BSPIM:sR8:Dp:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM_1:BSPIM:sR8:Dp:ce1_reg\:SIGNAL IS 2;
SIGNAL \SPIM_1:BSPIM:sR8:Dp:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM_1:BSPIM:sR8:Dp:cl1_reg\:SIGNAL IS 2;
SIGNAL \SPIM_1:BSPIM:sR8:Dp:z1_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM_1:BSPIM:sR8:Dp:z1_reg\:SIGNAL IS 2;
SIGNAL \SPIM_1:BSPIM:sR8:Dp:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM_1:BSPIM:sR8:Dp:ff1_reg\:SIGNAL IS 2;
SIGNAL \SPIM_1:BSPIM:sR8:Dp:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM_1:BSPIM:sR8:Dp:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \SPIM_1:BSPIM:sR8:Dp:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM_1:BSPIM:sR8:Dp:co_msb_reg\:SIGNAL IS 2;
SIGNAL \SPIM_1:BSPIM:sR8:Dp:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM_1:BSPIM:sR8:Dp:cmsb_reg\:SIGNAL IS 2;
SIGNAL \SPIM_1:BSPIM:sR8:Dp:so_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM_1:BSPIM:sR8:Dp:so_reg\:SIGNAL IS 2;
SIGNAL \SPIM_1:BSPIM:sR8:Dp:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM_1:BSPIM:sR8:Dp:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \SPIM_1:BSPIM:sR8:Dp:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM_1:BSPIM:sR8:Dp:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \SPIM_1:BSPIM:sR8:Dp:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM_1:BSPIM:sR8:Dp:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \SPIM_1:BSPIM:sR8:Dp:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM_1:BSPIM:sR8:Dp:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL Net_227 : bit;
SIGNAL \SPIM_1:Net_289\ : bit;
SIGNAL tmpOE__SCLK_2_net_0 : bit;
SIGNAL tmpFB_0__SCLK_2_net_0 : bit;
SIGNAL tmpIO_0__SCLK_2_net_0 : bit;
TERMINAL tmpSIOVREF__SCLK_2_net_0 : bit;
SIGNAL tmpINTERRUPT_0__SCLK_2_net_0 : bit;
SIGNAL tmpOE__SS_2_net_0 : bit;
SIGNAL tmpFB_0__SS_2_net_0 : bit;
SIGNAL tmpIO_0__SS_2_net_0 : bit;
TERMINAL tmpSIOVREF__SS_2_net_0 : bit;
SIGNAL tmpINTERRUPT_0__SS_2_net_0 : bit;
SIGNAL tmpOE__MISO_2_net_0 : bit;
SIGNAL tmpIO_0__MISO_2_net_0 : bit;
TERMINAL tmpSIOVREF__MISO_2_net_0 : bit;
SIGNAL tmpINTERRUPT_0__MISO_2_net_0 : bit;
SIGNAL tmpOE__MOSI_2_net_0 : bit;
SIGNAL tmpFB_0__MOSI_2_net_0 : bit;
SIGNAL tmpIO_0__MOSI_2_net_0 : bit;
TERMINAL tmpSIOVREF__MOSI_2_net_0 : bit;
SIGNAL tmpINTERRUPT_0__MOSI_2_net_0 : bit;
SIGNAL \SPIS_1:BSPIS:dpcounter_one_reg\\D\ : bit;
SIGNAL \SPIS_1:BSPIS:mosi_buf_overrun_fin\\D\ : bit;
SIGNAL \SPIS_1:BSPIS:mosi_tmp\\D\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\\D\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\\D\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\\D\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\\D\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\\D\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\\D\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_0\\D\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_1\\D\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_2\\D\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_3\\D\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_4\\D\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_5\\D\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_6\\D\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_7\\D\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_8\\D\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_9\\D\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_10\\D\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_11\\D\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_12\\D\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_13\\D\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_14\\D\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_15\\D\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_16\\D\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_17\\D\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_18\\D\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_19\\D\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_20\\D\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_21\\D\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_22\\D\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_23\\D\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_24\\D\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_25\\D\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_26\\D\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_27\\D\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_28\\D\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_29\\D\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_30\\D\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_31\\D\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_32\\D\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_33\\D\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_34\\D\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_35\\D\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_36\\D\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_37\\D\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_38\\D\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_39\\D\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_40\\D\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_41\\D\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_42\\D\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_43\\D\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_44\\D\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_45\\D\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_46\\D\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_47\\D\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_48\\D\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_49\\D\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_50\\D\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_51\\D\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_52\\D\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_53\\D\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_54\\D\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_55\\D\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_56\\D\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_57\\D\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_58\\D\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_59\\D\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_60\\D\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_61\\D\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_62\\D\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_63\\D\ : bit;
SIGNAL \ADC_SAR_Seq:bSAR_SEQ:nrq_edge_detect_reg\\D\ : bit;
SIGNAL \ADC_SAR_Seq:bSAR_SEQ:bus_clk_nrq_reg\\D\ : bit;
SIGNAL \ADC_SAR_Seq:bSAR_SEQ:nrq_reg\\D\ : bit;
SIGNAL \PWM_X:PWMUDB:min_kill_reg\\D\ : bit;
SIGNAL \PWM_X:PWMUDB:prevCapture\\D\ : bit;
SIGNAL \PWM_X:PWMUDB:trig_last\\D\ : bit;
SIGNAL \PWM_X:PWMUDB:runmode_enable\\D\ : bit;
SIGNAL \PWM_X:PWMUDB:sc_kill_tmp\\D\ : bit;
SIGNAL \PWM_X:PWMUDB:ltch_kill_reg\\D\ : bit;
SIGNAL \PWM_X:PWMUDB:dith_count_1\\D\ : bit;
SIGNAL \PWM_X:PWMUDB:dith_count_0\\D\ : bit;
SIGNAL \PWM_X:PWMUDB:prevCompare1\\D\ : bit;
SIGNAL \PWM_X:PWMUDB:cmp1_status_reg\\D\ : bit;
SIGNAL \PWM_X:PWMUDB:cmp2_status_reg\\D\ : bit;
SIGNAL \PWM_X:PWMUDB:final_kill_reg\\D\ : bit;
SIGNAL \PWM_X:PWMUDB:pwm_i_reg\\D\ : bit;
SIGNAL \PWM_X:PWMUDB:pwm1_i_reg\\D\ : bit;
SIGNAL \PWM_X:PWMUDB:pwm2_i_reg\\D\ : bit;
SIGNAL \PWM_X:PWMUDB:tc_i_reg\\D\ : bit;
SIGNAL \PWM_Y:PWMUDB:min_kill_reg\\D\ : bit;
SIGNAL \PWM_Y:PWMUDB:prevCapture\\D\ : bit;
SIGNAL \PWM_Y:PWMUDB:trig_last\\D\ : bit;
SIGNAL \PWM_Y:PWMUDB:runmode_enable\\D\ : bit;
SIGNAL \PWM_Y:PWMUDB:sc_kill_tmp\\D\ : bit;
SIGNAL \PWM_Y:PWMUDB:ltch_kill_reg\\D\ : bit;
SIGNAL \PWM_Y:PWMUDB:dith_count_1\\D\ : bit;
SIGNAL \PWM_Y:PWMUDB:dith_count_0\\D\ : bit;
SIGNAL \PWM_Y:PWMUDB:prevCompare1\\D\ : bit;
SIGNAL \PWM_Y:PWMUDB:cmp1_status_reg\\D\ : bit;
SIGNAL \PWM_Y:PWMUDB:cmp2_status_reg\\D\ : bit;
SIGNAL \PWM_Y:PWMUDB:final_kill_reg\\D\ : bit;
SIGNAL \PWM_Y:PWMUDB:pwm_i_reg\\D\ : bit;
SIGNAL \PWM_Y:PWMUDB:pwm1_i_reg\\D\ : bit;
SIGNAL \PWM_Y:PWMUDB:pwm2_i_reg\\D\ : bit;
SIGNAL \PWM_Y:PWMUDB:tc_i_reg\\D\ : bit;
SIGNAL \PWM_Z:PWMUDB:min_kill_reg\\D\ : bit;
SIGNAL \PWM_Z:PWMUDB:prevCapture\\D\ : bit;
SIGNAL \PWM_Z:PWMUDB:trig_last\\D\ : bit;
SIGNAL \PWM_Z:PWMUDB:runmode_enable\\D\ : bit;
SIGNAL \PWM_Z:PWMUDB:sc_kill_tmp\\D\ : bit;
SIGNAL \PWM_Z:PWMUDB:ltch_kill_reg\\D\ : bit;
SIGNAL \PWM_Z:PWMUDB:dith_count_1\\D\ : bit;
SIGNAL \PWM_Z:PWMUDB:dith_count_0\\D\ : bit;
SIGNAL \PWM_Z:PWMUDB:prevCompare1\\D\ : bit;
SIGNAL \PWM_Z:PWMUDB:cmp1_status_reg\\D\ : bit;
SIGNAL \PWM_Z:PWMUDB:cmp2_status_reg\\D\ : bit;
SIGNAL \PWM_Z:PWMUDB:final_kill_reg\\D\ : bit;
SIGNAL \PWM_Z:PWMUDB:pwm_i_reg\\D\ : bit;
SIGNAL \PWM_Z:PWMUDB:pwm1_i_reg\\D\ : bit;
SIGNAL \PWM_Z:PWMUDB:pwm2_i_reg\\D\ : bit;
SIGNAL \PWM_Z:PWMUDB:tc_i_reg\\D\ : bit;
SIGNAL \SPIM_1:BSPIM:so_send_reg\\D\ : bit;
SIGNAL \SPIM_1:BSPIM:mosi_reg\\D\ : bit;
SIGNAL \SPIM_1:BSPIM:state_2\\D\ : bit;
SIGNAL \SPIM_1:BSPIM:state_1\\D\ : bit;
SIGNAL \SPIM_1:BSPIM:state_0\\D\ : bit;
SIGNAL Net_226D : bit;
SIGNAL \SPIM_1:BSPIM:mosi_pre_reg\\D\ : bit;
SIGNAL \SPIM_1:BSPIM:load_cond\\D\ : bit;
SIGNAL \SPIM_1:BSPIM:dpcounter_one_reg\\D\ : bit;
SIGNAL \SPIM_1:BSPIM:mosi_from_dp_reg\\D\ : bit;
SIGNAL \SPIM_1:BSPIM:ld_ident\\D\ : bit;
SIGNAL \SPIM_1:BSPIM:cnt_enable\\D\ : bit;
SIGNAL Net_225D : bit;
BEGIN

zero <=  ('0') ;

tmpOE__MISO_1_net_0 <=  ('1') ;

\SPIS_1:BSPIS:inv_ss\ <= (not Net_8);

\SPIS_1:BSPIS:tx_load\ <= ((not \SPIS_1:BSPIS:count_3\ and not \SPIS_1:BSPIS:count_2\ and not \SPIS_1:BSPIS:count_1\ and not \SPIS_1:BSPIS:count_0\));

\SPIS_1:BSPIS:byte_complete\ <= ((not \SPIS_1:BSPIS:dpcounter_one_reg\ and \SPIS_1:BSPIS:dpcounter_one_fin\));

\SPIS_1:BSPIS:rx_buf_overrun\ <= ((not \SPIS_1:BSPIS:mosi_buf_overrun_fin\ and \SPIS_1:BSPIS:mosi_buf_overrun_reg\));

\SPIS_1:BSPIS:dp_clk_src\ <= (not Net_32);

Net_33 <= ((not Net_8 and \SPIS_1:BSPIS:miso_from_dp\));

\SPIS_1:BSPIS:mosi_buf_overrun\ <= ((not \SPIS_1:BSPIS:count_3\ and not \SPIS_1:BSPIS:count_2\ and not \SPIS_1:BSPIS:count_1\ and not \SPIS_1:BSPIS:count_0\ and \SPIS_1:BSPIS:dpMOSI_fifo_full\));

\SPIS_1:BSPIS:tx_status_0\ <= ((not \SPIS_1:BSPIS:dpcounter_one_reg\ and \SPIS_1:BSPIS:dpcounter_one_fin\ and \SPIS_1:BSPIS:miso_tx_empty_reg_fin\));

\SPIS_1:BSPIS:rx_status_4\ <= (not \SPIS_1:BSPIS:dpMOSI_fifo_not_empty\);

\SPIS_1:BSPIS:dpcounter_one\ <= ((not \SPIS_1:BSPIS:count_3\ and not \SPIS_1:BSPIS:count_2\ and not \SPIS_1:BSPIS:count_1\ and \SPIS_1:BSPIS:count_0\));

\SPIS_1:BSPIS:mosi_to_dp\ <= ((not \SPIS_1:BSPIS:count_3\ and not \SPIS_1:BSPIS:count_2\ and not \SPIS_1:BSPIS:count_1\ and not \SPIS_1:BSPIS:count_0\ and Net_31)
	OR (\SPIS_1:BSPIS:count_0\ and \SPIS_1:BSPIS:mosi_tmp\)
	OR (\SPIS_1:BSPIS:count_1\ and \SPIS_1:BSPIS:mosi_tmp\)
	OR (\SPIS_1:BSPIS:count_2\ and \SPIS_1:BSPIS:mosi_tmp\)
	OR (\SPIS_1:BSPIS:count_3\ and \SPIS_1:BSPIS:mosi_tmp\));

\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:ch_addr_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:ch_addr_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:ch_addr_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:ch_addr_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:ch_addr_1\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq:ch_addr_0\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:ch_addr_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:ch_addr_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:ch_addr_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:ch_addr_1\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq:ch_addr_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:ch_addr_5\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:ch_addr_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:ch_addr_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:ch_addr_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:ch_addr_1\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq:ch_addr_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:ch_addr_4\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:ch_addr_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:ch_addr_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:ch_addr_1\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq:ch_addr_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:ch_addr_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:ch_addr_4\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:ch_addr_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:ch_addr_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:ch_addr_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:ch_addr_1\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq:ch_addr_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:ch_addr_3\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:ch_addr_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:ch_addr_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:ch_addr_1\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq:ch_addr_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:ch_addr_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:ch_addr_3\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:ch_addr_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:ch_addr_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:ch_addr_1\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq:ch_addr_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:ch_addr_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:ch_addr_3\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:ch_addr_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:ch_addr_1\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq:ch_addr_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:ch_addr_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:ch_addr_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:ch_addr_3\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:ch_addr_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:ch_addr_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:ch_addr_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:ch_addr_1\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq:ch_addr_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:ch_addr_2\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:ch_addr_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:ch_addr_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:ch_addr_1\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq:ch_addr_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:ch_addr_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:ch_addr_2\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:ch_addr_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:ch_addr_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:ch_addr_1\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq:ch_addr_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:ch_addr_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:ch_addr_2\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:ch_addr_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:ch_addr_1\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq:ch_addr_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:ch_addr_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:ch_addr_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:ch_addr_2\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:ch_addr_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:ch_addr_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:ch_addr_1\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq:ch_addr_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:ch_addr_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:ch_addr_2\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:ch_addr_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:ch_addr_1\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq:ch_addr_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:ch_addr_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:ch_addr_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:ch_addr_2\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:ch_addr_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:ch_addr_1\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq:ch_addr_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:ch_addr_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:ch_addr_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:ch_addr_2\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:ch_addr_1\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq:ch_addr_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:ch_addr_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:ch_addr_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:ch_addr_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:ch_addr_2\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:ch_addr_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:ch_addr_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:ch_addr_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:ch_addr_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq:ch_addr_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:ch_addr_1\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:ch_addr_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:ch_addr_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:ch_addr_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq:ch_addr_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:ch_addr_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:ch_addr_1\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:ch_addr_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:ch_addr_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:ch_addr_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq:ch_addr_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:ch_addr_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:ch_addr_1\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:ch_addr_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:ch_addr_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq:ch_addr_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:ch_addr_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:ch_addr_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:ch_addr_1\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:ch_addr_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:ch_addr_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:ch_addr_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq:ch_addr_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:ch_addr_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:ch_addr_1\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:ch_addr_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:ch_addr_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq:ch_addr_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:ch_addr_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:ch_addr_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:ch_addr_1\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:ch_addr_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:ch_addr_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq:ch_addr_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:ch_addr_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:ch_addr_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:ch_addr_1\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:ch_addr_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq:ch_addr_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:ch_addr_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:ch_addr_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:ch_addr_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:ch_addr_1\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:ch_addr_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:ch_addr_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:ch_addr_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq:ch_addr_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:ch_addr_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:ch_addr_1\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:ch_addr_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:ch_addr_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq:ch_addr_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:ch_addr_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:ch_addr_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:ch_addr_1\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:ch_addr_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:ch_addr_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq:ch_addr_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:ch_addr_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:ch_addr_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:ch_addr_1\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:ch_addr_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq:ch_addr_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:ch_addr_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:ch_addr_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:ch_addr_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:ch_addr_1\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:ch_addr_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:ch_addr_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq:ch_addr_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:ch_addr_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:ch_addr_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:ch_addr_1\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:ch_addr_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq:ch_addr_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:ch_addr_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:ch_addr_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:ch_addr_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:ch_addr_1\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:ch_addr_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq:ch_addr_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:ch_addr_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:ch_addr_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:ch_addr_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:ch_addr_1\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq:ch_addr_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:ch_addr_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:ch_addr_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:ch_addr_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:ch_addr_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:ch_addr_1\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:ch_addr_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:ch_addr_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:ch_addr_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:ch_addr_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:ch_addr_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:ch_addr_0\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:ch_addr_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:ch_addr_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:ch_addr_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:ch_addr_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:ch_addr_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:ch_addr_0\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:ch_addr_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:ch_addr_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:ch_addr_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:ch_addr_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:ch_addr_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:ch_addr_0\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:ch_addr_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:ch_addr_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:ch_addr_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:ch_addr_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:ch_addr_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:ch_addr_0\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:ch_addr_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:ch_addr_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:ch_addr_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:ch_addr_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:ch_addr_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:ch_addr_0\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:ch_addr_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:ch_addr_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:ch_addr_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:ch_addr_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:ch_addr_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:ch_addr_0\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:ch_addr_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:ch_addr_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:ch_addr_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:ch_addr_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:ch_addr_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:ch_addr_0\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:ch_addr_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:ch_addr_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:ch_addr_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:ch_addr_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:ch_addr_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:ch_addr_0\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:ch_addr_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:ch_addr_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:ch_addr_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:ch_addr_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:ch_addr_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:ch_addr_0\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:ch_addr_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:ch_addr_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:ch_addr_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:ch_addr_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:ch_addr_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:ch_addr_0\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:ch_addr_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:ch_addr_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:ch_addr_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:ch_addr_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:ch_addr_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:ch_addr_0\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:ch_addr_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:ch_addr_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:ch_addr_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:ch_addr_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:ch_addr_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:ch_addr_0\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:ch_addr_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:ch_addr_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:ch_addr_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:ch_addr_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:ch_addr_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:ch_addr_0\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:ch_addr_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:ch_addr_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:ch_addr_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:ch_addr_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:ch_addr_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:ch_addr_0\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:ch_addr_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:ch_addr_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:ch_addr_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:ch_addr_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:ch_addr_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:ch_addr_0\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:ch_addr_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:ch_addr_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:ch_addr_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:ch_addr_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:ch_addr_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:ch_addr_0\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:ch_addr_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:ch_addr_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:ch_addr_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:ch_addr_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:ch_addr_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:ch_addr_0\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:ch_addr_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:ch_addr_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:ch_addr_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:ch_addr_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:ch_addr_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:ch_addr_0\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:ch_addr_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:ch_addr_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:ch_addr_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:ch_addr_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:ch_addr_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:ch_addr_0\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:ch_addr_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:ch_addr_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:ch_addr_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:ch_addr_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:ch_addr_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:ch_addr_0\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:ch_addr_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:ch_addr_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:ch_addr_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:ch_addr_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:ch_addr_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:ch_addr_0\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:ch_addr_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:ch_addr_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:ch_addr_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:ch_addr_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:ch_addr_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:ch_addr_0\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:ch_addr_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:ch_addr_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:ch_addr_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:ch_addr_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:ch_addr_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:ch_addr_0\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:ch_addr_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:ch_addr_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:ch_addr_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:ch_addr_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:ch_addr_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:ch_addr_0\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:ch_addr_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:ch_addr_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:ch_addr_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:ch_addr_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:ch_addr_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:ch_addr_0\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:ch_addr_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:ch_addr_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:ch_addr_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:ch_addr_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:ch_addr_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:ch_addr_0\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:ch_addr_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:ch_addr_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:ch_addr_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:ch_addr_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:ch_addr_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:ch_addr_0\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:ch_addr_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:ch_addr_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:ch_addr_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:ch_addr_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:ch_addr_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:ch_addr_0\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:ch_addr_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:ch_addr_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:ch_addr_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:ch_addr_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:ch_addr_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:ch_addr_0\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:ch_addr_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:ch_addr_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:ch_addr_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:ch_addr_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:ch_addr_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:ch_addr_0\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:ch_addr_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:ch_addr_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:ch_addr_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:ch_addr_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:ch_addr_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:ch_addr_0\)
	OR (\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:ch_addr_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:ch_addr_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:ch_addr_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:ch_addr_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:ch_addr_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:ch_addr_0\));

\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_0\\D\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\));

\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_1\\D\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_2\\D\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\));

\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_3\\D\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_4\\D\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\));

\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_5\\D\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_6\\D\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\));

\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_7\\D\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_8\\D\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\));

\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_9\\D\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_10\\D\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\));

\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_11\\D\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_12\\D\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\));

\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_13\\D\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_14\\D\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\));

\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_15\\D\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_16\\D\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\));

\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_17\\D\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_18\\D\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\));

\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_19\\D\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_20\\D\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\));

\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_21\\D\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_22\\D\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\));

\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_23\\D\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_24\\D\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\));

\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_25\\D\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_26\\D\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\));

\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_27\\D\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_28\\D\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\));

\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_29\\D\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_30\\D\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\));

\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_31\\D\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_32\\D\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\));

\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_33\\D\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_34\\D\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\));

\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_35\\D\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_36\\D\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\));

\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_37\\D\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_38\\D\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\));

\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_39\\D\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_40\\D\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\));

\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_41\\D\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_42\\D\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\));

\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_43\\D\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_44\\D\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\));

\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_45\\D\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_46\\D\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\));

\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_47\\D\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_48\\D\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\));

\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_49\\D\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_50\\D\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\));

\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_51\\D\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_52\\D\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\));

\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_53\\D\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_54\\D\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\));

\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_55\\D\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_56\\D\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\));

\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_57\\D\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_58\\D\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\));

\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_59\\D\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_60\\D\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\));

\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_61\\D\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_62\\D\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\));

\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_63\\D\ <= ((\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR_Seq:bSAR_SEQ:cnt_enable\ <= (\ADC_SAR_Seq:bSAR_SEQ:load_period\
	OR Net_15);

\ADC_SAR_Seq:bSAR_SEQ:bus_clk_nrq_reg\\D\ <= ((not Net_16 and \ADC_SAR_Seq:bSAR_SEQ:bus_clk_nrq_reg\)
	OR \ADC_SAR_Seq:Net_3935\);

\ADC_SAR_Seq:bSAR_SEQ:nrq_edge_detect\ <= ((not \ADC_SAR_Seq:bSAR_SEQ:nrq_reg\ and \ADC_SAR_Seq:bSAR_SEQ:bus_clk_nrq_reg\));

\ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:lt_5\ <= ((not \ADC_SAR_Seq:ch_addr_5\ and not \ADC_SAR_Seq:ch_addr_4\ and not \ADC_SAR_Seq:ch_addr_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\)
	OR (not \ADC_SAR_Seq:ch_addr_4\ and not \ADC_SAR_Seq:ch_addr_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\)
	OR (not \ADC_SAR_Seq:ch_addr_5\ and not \ADC_SAR_Seq:ch_addr_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\)
	OR (not \ADC_SAR_Seq:ch_addr_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\)
	OR (not \ADC_SAR_Seq:ch_addr_5\ and not \ADC_SAR_Seq:ch_addr_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\)
	OR (not \ADC_SAR_Seq:ch_addr_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\)
	OR (not \ADC_SAR_Seq:ch_addr_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\));

\ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:gt_5\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:ch_addr_5\ and \ADC_SAR_Seq:ch_addr_4\ and \ADC_SAR_Seq:ch_addr_3\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:ch_addr_4\ and \ADC_SAR_Seq:ch_addr_3\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:ch_addr_5\ and \ADC_SAR_Seq:ch_addr_3\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:ch_addr_3\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:ch_addr_5\ and \ADC_SAR_Seq:ch_addr_4\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:ch_addr_4\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:ch_addr_5\));

\ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:lt_2\ <= ((not \ADC_SAR_Seq:ch_addr_2\ and not \ADC_SAR_Seq:ch_addr_1\ and not \ADC_SAR_Seq:ch_addr_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\)
	OR (not \ADC_SAR_Seq:ch_addr_1\ and not \ADC_SAR_Seq:ch_addr_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\)
	OR (not \ADC_SAR_Seq:ch_addr_2\ and not \ADC_SAR_Seq:ch_addr_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\)
	OR (not \ADC_SAR_Seq:ch_addr_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\)
	OR (not \ADC_SAR_Seq:ch_addr_2\ and not \ADC_SAR_Seq:ch_addr_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\)
	OR (not \ADC_SAR_Seq:ch_addr_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\)
	OR (not \ADC_SAR_Seq:ch_addr_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\));

\ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:gt_2\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:ch_addr_2\ and \ADC_SAR_Seq:ch_addr_1\ and \ADC_SAR_Seq:ch_addr_0\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:ch_addr_1\ and \ADC_SAR_Seq:ch_addr_0\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:ch_addr_2\ and \ADC_SAR_Seq:ch_addr_0\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:ch_addr_0\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:ch_addr_2\ and \ADC_SAR_Seq:ch_addr_1\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:ch_addr_1\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:ch_addr_2\));

\PWM_X:PWMUDB:sc_kill_tmp\\D\ <= (not \PWM_X:PWMUDB:tc_i\);

\PWM_X:PWMUDB:dith_count_1\\D\ <= ((not \PWM_X:PWMUDB:dith_count_1\ and \PWM_X:PWMUDB:tc_i\ and \PWM_X:PWMUDB:dith_count_0\)
	OR (not \PWM_X:PWMUDB:dith_count_0\ and \PWM_X:PWMUDB:dith_count_1\)
	OR (not \PWM_X:PWMUDB:tc_i\ and \PWM_X:PWMUDB:dith_count_1\));

\PWM_X:PWMUDB:dith_count_0\\D\ <= ((not \PWM_X:PWMUDB:dith_count_0\ and \PWM_X:PWMUDB:tc_i\)
	OR (not \PWM_X:PWMUDB:tc_i\ and \PWM_X:PWMUDB:dith_count_0\));

\PWM_X:PWMUDB:cmp1_status\ <= ((not \PWM_X:PWMUDB:prevCompare1\ and \PWM_X:PWMUDB:cmp1_less\));

\PWM_X:PWMUDB:status_2\ <= ((\PWM_X:PWMUDB:runmode_enable\ and \PWM_X:PWMUDB:tc_i\));

\PWM_X:PWMUDB:pwm_i\ <= ((\PWM_X:PWMUDB:runmode_enable\ and \PWM_X:PWMUDB:cmp1_less\));

\PWM_Y:PWMUDB:sc_kill_tmp\\D\ <= (not \PWM_Y:PWMUDB:tc_i\);

\PWM_Y:PWMUDB:dith_count_1\\D\ <= ((not \PWM_Y:PWMUDB:dith_count_1\ and \PWM_Y:PWMUDB:tc_i\ and \PWM_Y:PWMUDB:dith_count_0\)
	OR (not \PWM_Y:PWMUDB:dith_count_0\ and \PWM_Y:PWMUDB:dith_count_1\)
	OR (not \PWM_Y:PWMUDB:tc_i\ and \PWM_Y:PWMUDB:dith_count_1\));

\PWM_Y:PWMUDB:dith_count_0\\D\ <= ((not \PWM_Y:PWMUDB:dith_count_0\ and \PWM_Y:PWMUDB:tc_i\)
	OR (not \PWM_Y:PWMUDB:tc_i\ and \PWM_Y:PWMUDB:dith_count_0\));

\PWM_Y:PWMUDB:cmp1_status\ <= ((not \PWM_Y:PWMUDB:prevCompare1\ and \PWM_Y:PWMUDB:cmp1_less\));

\PWM_Y:PWMUDB:status_2\ <= ((\PWM_Y:PWMUDB:runmode_enable\ and \PWM_Y:PWMUDB:tc_i\));

\PWM_Y:PWMUDB:pwm_i\ <= ((\PWM_Y:PWMUDB:runmode_enable\ and \PWM_Y:PWMUDB:cmp1_less\));

\PWM_Z:PWMUDB:sc_kill_tmp\\D\ <= (not \PWM_Z:PWMUDB:tc_i\);

\PWM_Z:PWMUDB:dith_count_1\\D\ <= ((not \PWM_Z:PWMUDB:dith_count_1\ and \PWM_Z:PWMUDB:tc_i\ and \PWM_Z:PWMUDB:dith_count_0\)
	OR (not \PWM_Z:PWMUDB:dith_count_0\ and \PWM_Z:PWMUDB:dith_count_1\)
	OR (not \PWM_Z:PWMUDB:tc_i\ and \PWM_Z:PWMUDB:dith_count_1\));

\PWM_Z:PWMUDB:dith_count_0\\D\ <= ((not \PWM_Z:PWMUDB:dith_count_0\ and \PWM_Z:PWMUDB:tc_i\)
	OR (not \PWM_Z:PWMUDB:tc_i\ and \PWM_Z:PWMUDB:dith_count_0\));

\PWM_Z:PWMUDB:cmp1_status\ <= ((not \PWM_Z:PWMUDB:prevCompare1\ and \PWM_Z:PWMUDB:cmp1_less\));

\PWM_Z:PWMUDB:status_2\ <= ((\PWM_Z:PWMUDB:runmode_enable\ and \PWM_Z:PWMUDB:tc_i\));

\PWM_Z:PWMUDB:pwm_i\ <= ((\PWM_Z:PWMUDB:runmode_enable\ and \PWM_Z:PWMUDB:cmp1_less\));

\SPIM_1:BSPIM:load_rx_data\ <= ((not \SPIM_1:BSPIM:count_4\ and not \SPIM_1:BSPIM:count_3\ and not \SPIM_1:BSPIM:count_2\ and not \SPIM_1:BSPIM:count_1\ and \SPIM_1:BSPIM:count_0\));

\SPIM_1:BSPIM:load_cond\\D\ <= ((not \SPIM_1:BSPIM:state_1\ and not \SPIM_1:BSPIM:state_0\ and \SPIM_1:BSPIM:state_2\)
	OR (\SPIM_1:BSPIM:count_0\ and \SPIM_1:BSPIM:load_cond\)
	OR (\SPIM_1:BSPIM:count_1\ and \SPIM_1:BSPIM:load_cond\)
	OR (\SPIM_1:BSPIM:count_2\ and \SPIM_1:BSPIM:load_cond\)
	OR (\SPIM_1:BSPIM:count_3\ and \SPIM_1:BSPIM:load_cond\)
	OR (\SPIM_1:BSPIM:count_4\ and \SPIM_1:BSPIM:load_cond\));

\SPIM_1:BSPIM:tx_status_0\ <= ((not \SPIM_1:BSPIM:state_1\ and \SPIM_1:BSPIM:state_2\ and \SPIM_1:BSPIM:state_0\));

\SPIM_1:BSPIM:tx_status_4\ <= ((not \SPIM_1:BSPIM:state_2\ and not \SPIM_1:BSPIM:state_1\ and not \SPIM_1:BSPIM:state_0\));

\SPIM_1:BSPIM:rx_status_6\ <= ((not \SPIM_1:BSPIM:count_4\ and not \SPIM_1:BSPIM:count_3\ and not \SPIM_1:BSPIM:count_2\ and not \SPIM_1:BSPIM:count_1\ and \SPIM_1:BSPIM:count_0\ and \SPIM_1:BSPIM:rx_status_4\));

\SPIM_1:BSPIM:state_2\\D\ <= ((not \SPIM_1:BSPIM:state_2\ and not \SPIM_1:BSPIM:state_0\ and not \SPIM_1:BSPIM:count_4\ and not \SPIM_1:BSPIM:count_3\ and not \SPIM_1:BSPIM:count_2\ and not \SPIM_1:BSPIM:count_0\ and not \SPIM_1:BSPIM:ld_ident\ and \SPIM_1:BSPIM:state_1\ and \SPIM_1:BSPIM:count_1\)
	OR (not \SPIM_1:BSPIM:state_2\ and not \SPIM_1:BSPIM:count_4\ and not \SPIM_1:BSPIM:count_3\ and not \SPIM_1:BSPIM:count_1\ and not \SPIM_1:BSPIM:tx_status_1\ and \SPIM_1:BSPIM:state_0\ and \SPIM_1:BSPIM:count_2\ and \SPIM_1:BSPIM:count_0\)
	OR (not \SPIM_1:BSPIM:state_2\ and not \SPIM_1:BSPIM:state_1\ and \SPIM_1:BSPIM:state_0\));

\SPIM_1:BSPIM:state_1\\D\ <= ((not \SPIM_1:BSPIM:state_2\ and not \SPIM_1:BSPIM:state_0\ and \SPIM_1:BSPIM:state_1\ and \SPIM_1:BSPIM:count_0\)
	OR (not \SPIM_1:BSPIM:count_2\ and \SPIM_1:BSPIM:state_1\ and \SPIM_1:BSPIM:state_0\)
	OR (not \SPIM_1:BSPIM:state_2\ and not \SPIM_1:BSPIM:count_1\ and not \SPIM_1:BSPIM:count_0\ and \SPIM_1:BSPIM:state_1\)
	OR (not \SPIM_1:BSPIM:state_2\ and \SPIM_1:BSPIM:state_1\ and \SPIM_1:BSPIM:count_2\ and \SPIM_1:BSPIM:count_1\)
	OR (not \SPIM_1:BSPIM:state_2\ and not \SPIM_1:BSPIM:state_0\ and \SPIM_1:BSPIM:state_1\ and \SPIM_1:BSPIM:ld_ident\)
	OR (\SPIM_1:BSPIM:state_1\ and \SPIM_1:BSPIM:state_0\ and \SPIM_1:BSPIM:tx_status_1\)
	OR (not \SPIM_1:BSPIM:state_1\ and not \SPIM_1:BSPIM:state_0\ and \SPIM_1:BSPIM:state_2\)
	OR (not \SPIM_1:BSPIM:state_2\ and not \SPIM_1:BSPIM:state_1\ and \SPIM_1:BSPIM:state_0\)
	OR (\SPIM_1:BSPIM:state_2\ and \SPIM_1:BSPIM:state_1\ and \SPIM_1:BSPIM:state_0\)
	OR (not \SPIM_1:BSPIM:state_2\ and \SPIM_1:BSPIM:state_1\ and \SPIM_1:BSPIM:count_3\)
	OR (not \SPIM_1:BSPIM:state_2\ and \SPIM_1:BSPIM:state_1\ and \SPIM_1:BSPIM:count_4\));

\SPIM_1:BSPIM:state_0\\D\ <= ((not \SPIM_1:BSPIM:state_2\ and not \SPIM_1:BSPIM:state_0\ and not \SPIM_1:BSPIM:tx_status_1\)
	OR (\SPIM_1:BSPIM:state_2\ and \SPIM_1:BSPIM:state_1\ and \SPIM_1:BSPIM:state_0\)
	OR (not \SPIM_1:BSPIM:state_1\ and not \SPIM_1:BSPIM:state_0\ and \SPIM_1:BSPIM:state_2\)
	OR (not \SPIM_1:BSPIM:state_2\ and not \SPIM_1:BSPIM:state_1\ and \SPIM_1:BSPIM:state_0\)
	OR (not \SPIM_1:BSPIM:state_2\ and not \SPIM_1:BSPIM:state_0\ and \SPIM_1:BSPIM:state_1\));

Net_226D <= ((not \SPIM_1:BSPIM:state_0\ and Net_226)
	OR (not \SPIM_1:BSPIM:state_1\ and \SPIM_1:BSPIM:state_2\ and \SPIM_1:BSPIM:state_0\)
	OR (not \SPIM_1:BSPIM:state_2\ and not \SPIM_1:BSPIM:state_1\ and not \SPIM_1:BSPIM:state_0\)
	OR (not \SPIM_1:BSPIM:state_0\ and \SPIM_1:BSPIM:state_2\ and \SPIM_1:BSPIM:state_1\)
	OR (\SPIM_1:BSPIM:state_1\ and Net_226));

\SPIM_1:BSPIM:cnt_enable\\D\ <= ((not \SPIM_1:BSPIM:state_1\ and not \SPIM_1:BSPIM:state_0\ and \SPIM_1:BSPIM:state_2\ and \SPIM_1:BSPIM:cnt_enable\)
	OR (not \SPIM_1:BSPIM:state_2\ and \SPIM_1:BSPIM:state_1\ and \SPIM_1:BSPIM:state_0\)
	OR (\SPIM_1:BSPIM:state_1\ and \SPIM_1:BSPIM:state_0\ and \SPIM_1:BSPIM:cnt_enable\)
	OR (not \SPIM_1:BSPIM:state_2\ and \SPIM_1:BSPIM:state_0\ and \SPIM_1:BSPIM:cnt_enable\)
	OR (not \SPIM_1:BSPIM:state_2\ and \SPIM_1:BSPIM:state_1\ and \SPIM_1:BSPIM:cnt_enable\));

\SPIM_1:BSPIM:mosi_reg\\D\ <= ((not \SPIM_1:BSPIM:state_1\ and not \SPIM_1:BSPIM:state_0\ and \SPIM_1:BSPIM:state_2\ and \SPIM_1:BSPIM:mosi_from_dp\)
	OR (\SPIM_1:BSPIM:state_2\ and \SPIM_1:BSPIM:state_1\ and \SPIM_1:BSPIM:state_0\ and \SPIM_1:BSPIM:mosi_from_dp\)
	OR (not \SPIM_1:BSPIM:state_2\ and Net_10970 and \SPIM_1:BSPIM:state_0\)
	OR (not \SPIM_1:BSPIM:state_2\ and not \SPIM_1:BSPIM:state_0\ and \SPIM_1:BSPIM:state_1\ and \SPIM_1:BSPIM:mosi_from_dp\ and \SPIM_1:BSPIM:ld_ident\)
	OR (not \SPIM_1:BSPIM:state_2\ and not \SPIM_1:BSPIM:state_0\ and \SPIM_1:BSPIM:state_1\ and \SPIM_1:BSPIM:mosi_from_dp\ and \SPIM_1:BSPIM:count_0\)
	OR (not \SPIM_1:BSPIM:state_2\ and not \SPIM_1:BSPIM:state_0\ and not \SPIM_1:BSPIM:count_1\ and \SPIM_1:BSPIM:state_1\ and \SPIM_1:BSPIM:mosi_from_dp\)
	OR (not \SPIM_1:BSPIM:state_2\ and not \SPIM_1:BSPIM:state_0\ and \SPIM_1:BSPIM:state_1\ and \SPIM_1:BSPIM:mosi_from_dp\ and \SPIM_1:BSPIM:count_2\)
	OR (not \SPIM_1:BSPIM:state_2\ and not \SPIM_1:BSPIM:state_0\ and \SPIM_1:BSPIM:state_1\ and \SPIM_1:BSPIM:mosi_from_dp\ and \SPIM_1:BSPIM:count_3\)
	OR (not \SPIM_1:BSPIM:state_2\ and not \SPIM_1:BSPIM:state_0\ and \SPIM_1:BSPIM:state_1\ and \SPIM_1:BSPIM:mosi_from_dp\ and \SPIM_1:BSPIM:count_4\));

Net_225D <= ((\SPIM_1:BSPIM:state_1\ and \SPIM_1:BSPIM:state_0\ and Net_225)
	OR (not \SPIM_1:BSPIM:state_2\ and \SPIM_1:BSPIM:state_1\ and \SPIM_1:BSPIM:state_0\));

\SPIM_1:BSPIM:ld_ident\\D\ <= ((not \SPIM_1:BSPIM:state_1\ and not \SPIM_1:BSPIM:state_0\ and \SPIM_1:BSPIM:state_2\)
	OR (not \SPIM_1:BSPIM:state_2\ and \SPIM_1:BSPIM:count_0\ and \SPIM_1:BSPIM:ld_ident\)
	OR (not \SPIM_1:BSPIM:state_2\ and not \SPIM_1:BSPIM:count_1\ and \SPIM_1:BSPIM:ld_ident\)
	OR (not \SPIM_1:BSPIM:state_2\ and \SPIM_1:BSPIM:count_2\ and \SPIM_1:BSPIM:ld_ident\)
	OR (not \SPIM_1:BSPIM:state_2\ and \SPIM_1:BSPIM:count_3\ and \SPIM_1:BSPIM:ld_ident\)
	OR (not \SPIM_1:BSPIM:state_2\ and \SPIM_1:BSPIM:count_4\ and \SPIM_1:BSPIM:ld_ident\)
	OR (\SPIM_1:BSPIM:state_0\ and \SPIM_1:BSPIM:ld_ident\)
	OR (not \SPIM_1:BSPIM:state_1\ and \SPIM_1:BSPIM:ld_ident\));

MISO_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"432eb1e3-d2f2-444c-b1c3-580f67df9a97",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__MISO_1_net_0),
		y=>Net_33,
		fb=>(tmpFB_0__MISO_1_net_0),
		analog=>(open),
		io=>(tmpIO_0__MISO_1_net_0),
		siovref=>(tmpSIOVREF__MISO_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__MISO_1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__MISO_1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__MISO_1_net_0);
\SPIS_1:BSPIS:ClkEn\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>\SPIS_1:Net_81\,
		enable=>tmpOE__MISO_1_net_0,
		clock_out=>\SPIS_1:BSPIS:clock_fin\);
\SPIS_1:BSPIS:PrcClkEn\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'0')
	PORT MAP(clock_in=>Net_32,
		enable=>tmpOE__MISO_1_net_0,
		clock_out=>\SPIS_1:BSPIS:prc_clk\);
\SPIS_1:BSPIS:DpClkEn\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'0')
	PORT MAP(clock_in=>\SPIS_1:BSPIS:dp_clk_src\,
		enable=>tmpOE__MISO_1_net_0,
		clock_out=>\SPIS_1:BSPIS:dp_clock\);
\SPIS_1:BSPIS:sync_1\:cy_psoc3_sync
	PORT MAP(clock=>\SPIS_1:BSPIS:clock_fin\,
		sc_in=>\SPIS_1:BSPIS:dpcounter_one\,
		sc_out=>\SPIS_1:BSPIS:dpcounter_one_fin\);
\SPIS_1:BSPIS:sync_2\:cy_psoc3_sync
	PORT MAP(clock=>\SPIS_1:BSPIS:clock_fin\,
		sc_in=>\SPIS_1:BSPIS:dpMISO_fifo_empty\,
		sc_out=>\SPIS_1:BSPIS:miso_tx_empty_reg_fin\);
\SPIS_1:BSPIS:sync_3\:cy_psoc3_sync
	PORT MAP(clock=>\SPIS_1:BSPIS:clock_fin\,
		sc_in=>\SPIS_1:BSPIS:mosi_buf_overrun\,
		sc_out=>\SPIS_1:BSPIS:mosi_buf_overrun_reg\);
\SPIS_1:BSPIS:sync_4\:cy_psoc3_sync
	PORT MAP(clock=>\SPIS_1:BSPIS:clock_fin\,
		sc_in=>\SPIS_1:BSPIS:dpMOSI_fifo_full\,
		sc_out=>\SPIS_1:BSPIS:dpMOSI_fifo_full_reg\);
\SPIS_1:BSPIS:BitCounter\:cy_psoc3_count7
	GENERIC MAP(cy_period=>"0000111",
		cy_init_value=>"0000000",
		cy_route_ld=>'0',
		cy_route_en=>'1',
		cy_alt_mode=>'0')
	PORT MAP(clock=>\SPIS_1:BSPIS:dp_clock\,
		reset=>Net_8,
		load=>zero,
		enable=>\SPIS_1:BSPIS:inv_ss\,
		count=>(\SPIS_1:BSPIS:count_6\, \SPIS_1:BSPIS:count_5\, \SPIS_1:BSPIS:count_4\, \SPIS_1:BSPIS:count_3\,
			\SPIS_1:BSPIS:count_2\, \SPIS_1:BSPIS:count_1\, \SPIS_1:BSPIS:count_0\),
		tc=>open);
\SPIS_1:BSPIS:TxStsReg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"1000001",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\SPIS_1:BSPIS:clock_fin\,
		status=>(\SPIS_1:BSPIS:byte_complete\, zero, zero, zero,
			\SPIS_1:BSPIS:miso_tx_empty_reg_fin\, \SPIS_1:BSPIS:tx_status_1\, \SPIS_1:BSPIS:tx_status_0\),
		interrupt=>Net_2);
\SPIS_1:BSPIS:RxStsReg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0100000",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\SPIS_1:BSPIS:clock_fin\,
		status=>(\SPIS_1:BSPIS:dpMOSI_fifo_full_reg\, \SPIS_1:BSPIS:rx_buf_overrun\, \SPIS_1:BSPIS:rx_status_4\, \SPIS_1:BSPIS:dpMOSI_fifo_not_empty\,
			zero, zero, zero),
		interrupt=>Net_4);
\SPIS_1:BSPIS:sR8:Dp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000000000000000000000010100000000000001110000000000000000000000000000000000000011111111111111111111111111111111000000000010001000001100111100000001000010001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\SPIS_1:BSPIS:dp_clock\,
		cs_addr=>(\SPIS_1:BSPIS:inv_ss\, zero, \SPIS_1:BSPIS:tx_load\),
		route_si=>\SPIS_1:BSPIS:mosi_to_dp\,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>\SPIS_1:BSPIS:tx_load\,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\SPIS_1:BSPIS:miso_from_dp\,
		f0_bus_stat=>\SPIS_1:BSPIS:tx_status_1\,
		f0_blk_stat=>\SPIS_1:BSPIS:dpMISO_fifo_empty\,
		f1_bus_stat=>\SPIS_1:BSPIS:dpMOSI_fifo_not_empty\,
		f1_blk_stat=>\SPIS_1:BSPIS:dpMOSI_fifo_full\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\SPIS_1:IntClock\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"1e3bf755-78da-4f13-af39-d71aae1737bd/426fcbe0-714d-4404-8fa8-581ff40c30f1",
		source_clock_id=>"",
		divisor=>0,
		period=>"500000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>\SPIS_1:Net_81\,
		dig_domain_out=>open);
SS_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"8d318d8b-cf7b-4b6b-b02c-ab1c5c49d0ba",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__MISO_1_net_0),
		y=>(zero),
		fb=>Net_8,
		analog=>(open),
		io=>(tmpIO_0__SS_1_net_0),
		siovref=>(tmpSIOVREF__SS_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__MISO_1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__MISO_1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__SS_1_net_0);
isr_1:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_4);
SCLK_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"42a1c22f-6008-4c86-b67d-059696ab6bd0",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__MISO_1_net_0),
		y=>(zero),
		fb=>Net_32,
		analog=>(open),
		io=>(tmpIO_0__SCLK_1_net_0),
		siovref=>(tmpSIOVREF__SCLK_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__MISO_1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__MISO_1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__SCLK_1_net_0);
MOSI_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"7acb2a68-1e04-4b25-8386-6e2d91dcf353",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__MISO_1_net_0),
		y=>(zero),
		fb=>Net_31,
		analog=>(open),
		io=>(tmpIO_0__MOSI_1_net_0),
		siovref=>(tmpSIOVREF__MOSI_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__MISO_1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__MISO_1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__MOSI_1_net_0);
isr_x_home:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_3969);
Pin_int_x_end:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"3f1098c8-a31a-4684-b21e-79f2ec2425db",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"01",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__MISO_1_net_0),
		y=>(zero),
		fb=>Net_6,
		analog=>(open),
		io=>(tmpIO_0__Pin_int_x_end_net_0),
		siovref=>(tmpSIOVREF__Pin_int_x_end_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__MISO_1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__MISO_1_net_0,
		out_reset=>zero,
		interrupt=>Net_9411);
isr_y_end:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_2557);
Pin_int_y_end:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"99ca3f2a-2b5e-4d35-a251-1482e34b8a0a",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"01",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__MISO_1_net_0),
		y=>(zero),
		fb=>Net_7,
		analog=>(open),
		io=>(tmpIO_0__Pin_int_y_end_net_0),
		siovref=>(tmpSIOVREF__Pin_int_y_end_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__MISO_1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__MISO_1_net_0,
		out_reset=>zero,
		interrupt=>Net_2557);
isr_z_home:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_2453);
isr_z_end:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_2455);
Pin_int_z_end:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"985ee57a-c2fe-42d3-9194-8fe7f946f32b",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"01",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__MISO_1_net_0),
		y=>(zero),
		fb=>Net_501,
		analog=>(open),
		io=>(tmpIO_0__Pin_int_z_end_net_0),
		siovref=>(tmpSIOVREF__Pin_int_z_end_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__MISO_1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__MISO_1_net_0,
		out_reset=>zero,
		interrupt=>Net_2455);
isr_y_home:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_6131);
isr_x_end:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_9411);
Pin_int_z_home:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"7874f902-d575-44ed-95cf-812d0c3b93b2",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"01",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__MISO_1_net_0),
		y=>(zero),
		fb=>Net_535,
		analog=>(open),
		io=>(tmpIO_0__Pin_int_z_home_net_0),
		siovref=>(tmpSIOVREF__Pin_int_z_home_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__MISO_1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__MISO_1_net_0,
		out_reset=>zero,
		interrupt=>Net_2453);
Pin_int_y_home:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"5eba9dc9-2284-410c-92f6-eeaff14a1f29",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"01",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__MISO_1_net_0),
		y=>(zero),
		fb=>Net_467,
		analog=>(open),
		io=>(tmpIO_0__Pin_int_y_home_net_0),
		siovref=>(tmpSIOVREF__Pin_int_y_home_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__MISO_1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__MISO_1_net_0,
		out_reset=>zero,
		interrupt=>Net_6131);
Pin_int_x_home:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"a64fa7d4-ffb1-4adb-a276-d67ee0b0858b",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"01",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__MISO_1_net_0),
		y=>(zero),
		fb=>Net_400,
		analog=>(open),
		io=>(tmpIO_0__Pin_int_x_home_net_0),
		siovref=>(tmpSIOVREF__Pin_int_x_home_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__MISO_1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__MISO_1_net_0,
		out_reset=>zero,
		interrupt=>Net_3969);
\ADC_SAR_Seq:AMuxHw_2\:cy_psoc3_amux_v1_0
	GENERIC MAP(cy_registers=>"",
		muxin_width=>64,
		hw_control=>'1',
		one_active=>'1',
		init_mux_sel=>"0000000000000000000000000000000000000000000000000000000000000000",
		api_type=>2,
		connect_mode=>1)
	PORT MAP(muxin=>(Net_115, Net_114, Net_113, Net_112,
			Net_111, Net_110, Net_109, Net_108,
			Net_107, Net_106, Net_105, Net_104,
			Net_103, Net_102, Net_101, Net_100,
			Net_99, Net_97, Net_95, Net_94,
			Net_92, Net_90, Net_89, Net_87,
			Net_85, Net_84, Net_82, Net_80,
			Net_79, Net_77, Net_75, Net_74,
			Net_72, Net_70, Net_69, Net_67,
			Net_65, Net_64, Net_62, Net_60,
			Net_59, Net_57, Net_55, Net_54,
			Net_52, Net_50, Net_49, Net_47,
			Net_45, Net_44, Net_42, Net_40,
			Net_39, Net_37, Net_35, Net_30,
			Net_28, Net_26, Net_25, Net_23,
			Net_21, Net_20, Net_18, Net_17),
		hw_ctrl_en=>(\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_63\, \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_62\, \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_61\, \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_60\,
			\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_59\, \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_58\, \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_57\, \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_56\,
			\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_55\, \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_54\, \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_53\, \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_52\,
			\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_51\, \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_50\, \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_49\, \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_48\,
			\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_47\, \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_46\, \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_45\, \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_44\,
			\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_43\, \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_42\, \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_41\, \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_40\,
			\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_39\, \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_38\, \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_37\, \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_36\,
			\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_35\, \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_34\, \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_33\, \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_32\,
			\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_31\, \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_30\, \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_29\, \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_28\,
			\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_27\, \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_26\, \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_25\, \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_24\,
			\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_23\, \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_22\, \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_21\, \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_20\,
			\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_19\, \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_18\, \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_17\, \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_16\,
			\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_15\, \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_14\, \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_13\, \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_12\,
			\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_11\, \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_10\, \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_9\, \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_8\,
			\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_7\, \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_6\, \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_5\, \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_4\,
			\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_3\, \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_2\, \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_1\, \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_0\),
		vout=>\ADC_SAR_Seq:V_single\);
\ADC_SAR_Seq:SAR:cy_analog_virtualmux_3_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_SAR_Seq:SAR:Net_248\,
		signal2=>\ADC_SAR_Seq:SAR:Net_235\);
\ADC_SAR_Seq:SAR:ADC_SAR\:cy_psoc5_sar_v2_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(vplus=>\ADC_SAR_Seq:Net_2803\,
		vminus=>\ADC_SAR_Seq:SAR:Net_126\,
		ext_pin=>\ADC_SAR_Seq:SAR:Net_215\,
		vrefhi_out=>\ADC_SAR_Seq:SAR:Net_257\,
		vref=>\ADC_SAR_Seq:SAR:Net_248\,
		clock=>\ADC_SAR_Seq:clock\,
		pump_clock=>\ADC_SAR_Seq:clock\,
		sof_udb=>zero,
		clk_udb=>zero,
		vp_ctl_udb=>(zero, zero, zero, zero),
		vn_ctl_udb=>(zero, zero, zero, zero),
		irq=>\ADC_SAR_Seq:SAR:Net_252\,
		next_out=>Net_15,
		data_out=>(\ADC_SAR_Seq:SAR:Net_207_11\, \ADC_SAR_Seq:SAR:Net_207_10\, \ADC_SAR_Seq:SAR:Net_207_9\, \ADC_SAR_Seq:SAR:Net_207_8\,
			\ADC_SAR_Seq:SAR:Net_207_7\, \ADC_SAR_Seq:SAR:Net_207_6\, \ADC_SAR_Seq:SAR:Net_207_5\, \ADC_SAR_Seq:SAR:Net_207_4\,
			\ADC_SAR_Seq:SAR:Net_207_3\, \ADC_SAR_Seq:SAR:Net_207_2\, \ADC_SAR_Seq:SAR:Net_207_1\, \ADC_SAR_Seq:SAR:Net_207_0\),
		eof_udb=>\ADC_SAR_Seq:Net_3830\);
\ADC_SAR_Seq:SAR:cy_analog_virtualmux_2_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_SAR_Seq:SAR:Net_215\,
		signal2=>\ADC_SAR_Seq:SAR:Net_209\);
\ADC_SAR_Seq:SAR:cy_analog_virtualmux_1_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_SAR_Seq:SAR:Net_126\,
		signal2=>\ADC_SAR_Seq:SAR:Net_149\);
\ADC_SAR_Seq:SAR:noconnect\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_SAR_Seq:SAR:Net_209\);
\ADC_SAR_Seq:SAR:cy_analog_virtualmux_4_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_SAR_Seq:SAR:Net_257\,
		signal2=>\ADC_SAR_Seq:SAR:Net_149\);
\ADC_SAR_Seq:SAR:cy_analog_noconnect_1\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_SAR_Seq:SAR:Net_255\);
\ADC_SAR_Seq:SAR:vRef_Vdda_1\:cy_vref_v1_0
	GENERIC MAP(guid=>"4720866E-BC14-478d-B8A0-3E44F38CADAC",
		name=>"Vdda/2",
		autoenable=>'1',
		ignoresleep=>'0')
	PORT MAP(vout=>\ADC_SAR_Seq:SAR:Net_235\);
\ADC_SAR_Seq:SAR:noconnect_1\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_SAR_Seq:SAR:Net_368\);
\ADC_SAR_Seq:cy_analog_virtualmux_1_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_SAR_Seq:Net_2803\,
		signal2=>\ADC_SAR_Seq:V_single\);
\ADC_SAR_Seq:bSAR_SEQ:ClkEn\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>\ADC_SAR_Seq:clock\,
		enable=>\ADC_SAR_Seq:bSAR_SEQ:enable\,
		clock_out=>\ADC_SAR_Seq:bSAR_SEQ:clk_fin\);
\ADC_SAR_Seq:bSAR_SEQ:ClkCtrl\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>\ADC_SAR_Seq:clock\,
		enable=>tmpOE__MISO_1_net_0,
		clock_out=>\ADC_SAR_Seq:bSAR_SEQ:clk_ctrl\);
\ADC_SAR_Seq:bSAR_SEQ:CtrlReg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000110",
		cy_ctrl_mode_0=>"00000111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\ADC_SAR_Seq:bSAR_SEQ:clk_ctrl\,
		control=>(\ADC_SAR_Seq:bSAR_SEQ:control_7\, \ADC_SAR_Seq:bSAR_SEQ:control_6\, \ADC_SAR_Seq:bSAR_SEQ:control_5\, \ADC_SAR_Seq:bSAR_SEQ:control_4\,
			\ADC_SAR_Seq:bSAR_SEQ:control_3\, \ADC_SAR_Seq:bSAR_SEQ:control_2\, \ADC_SAR_Seq:bSAR_SEQ:load_period\, \ADC_SAR_Seq:bSAR_SEQ:enable\));
\ADC_SAR_Seq:bSAR_SEQ:ChannelCounter\:cy_psoc3_count7
	GENERIC MAP(cy_period=>"0000001",
		cy_init_value=>"0000000",
		cy_route_ld=>'1',
		cy_route_en=>'1',
		cy_alt_mode=>'0')
	PORT MAP(clock=>\ADC_SAR_Seq:bSAR_SEQ:clk_fin\,
		reset=>zero,
		load=>\ADC_SAR_Seq:bSAR_SEQ:load_period\,
		enable=>\ADC_SAR_Seq:bSAR_SEQ:cnt_enable\,
		count=>(\ADC_SAR_Seq:bSAR_SEQ:count_6\, \ADC_SAR_Seq:ch_addr_5\, \ADC_SAR_Seq:ch_addr_4\, \ADC_SAR_Seq:ch_addr_3\,
			\ADC_SAR_Seq:ch_addr_2\, \ADC_SAR_Seq:ch_addr_1\, \ADC_SAR_Seq:ch_addr_0\),
		tc=>\ADC_SAR_Seq:bSAR_SEQ:cnt_tc\);
\ADC_SAR_Seq:bSAR_SEQ:EOCSts\:cy_psoc3_status
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"00000001")
	PORT MAP(reset=>zero,
		clock=>\ADC_SAR_Seq:bSAR_SEQ:clk_fin\,
		status=>(zero, zero, zero, zero,
			zero, zero, zero, Net_16));
\ADC_SAR_Seq:IntClock\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"eff3d6ea-0286-4b65-a68b-8e8a39215681/9725d809-97e7-404e-b621-dfdbe78d0ca9",
		source_clock_id=>"",
		divisor=>0,
		period=>"833336111.12037",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>\ADC_SAR_Seq:clock\,
		dig_domain_out=>open);
\ADC_SAR_Seq:TempBuf\:cy_dma_v1_0
	GENERIC MAP(drq_type=>"00",
		num_tds=>0)
	PORT MAP(drq=>\ADC_SAR_Seq:Net_3830\,
		trq=>zero,
		nrq=>\ADC_SAR_Seq:Net_3698\);
\ADC_SAR_Seq:FinalBuf\:cy_dma_v1_0
	GENERIC MAP(drq_type=>"00",
		num_tds=>0)
	PORT MAP(drq=>\ADC_SAR_Seq:Net_3698\,
		trq=>zero,
		nrq=>\ADC_SAR_Seq:nrq\);
\ADC_SAR_Seq:BusClock\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"eff3d6ea-0286-4b65-a68b-8e8a39215681/3d23b625-9a71-4c05-baf4-2f904356009b",
		source_clock_id=>"75C2148C-3656-4d8a-846D-0CAE99AB6FF7",
		divisor=>0,
		period=>"0",
		is_direct=>'1',
		is_digital=>'1')
	PORT MAP(clock_out=>\ADC_SAR_Seq:Net_3710\,
		dig_domain_out=>open);
\ADC_SAR_Seq:IRQ\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_16);
\ADC_SAR_Seq:Sync:genblk1[0]:INST\:cy_psoc3_sync
	PORT MAP(clock=>\ADC_SAR_Seq:Net_3710\,
		sc_in=>\ADC_SAR_Seq:nrq\,
		sc_out=>\ADC_SAR_Seq:Net_3935\);
\ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:gne(1):c4:c6:u1\:cy_buf
	PORT MAP(x=>\ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:lt_5\,
		y=>\ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:lti_1\);
\ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:gne(1):c4:c6:u2\:cy_buf
	PORT MAP(x=>\ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:gt_5\,
		y=>\ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:gti_1\);
\ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:gne(0):c3:u1\:cy_buf
	PORT MAP(x=>\ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:lt_2\,
		y=>\ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:lti_0\);
\ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:gne(0):c3:u2\:cy_buf
	PORT MAP(x=>\ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:gt_2\,
		y=>\ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:gti_0\);
Pin_X:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"77715107-f8d5-47e5-a629-0fb83101ac6b",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__MISO_1_net_0),
		y=>(zero),
		fb=>(tmpFB_0__Pin_X_net_0),
		analog=>Net_17,
		io=>(tmpIO_0__Pin_X_net_0),
		siovref=>(tmpSIOVREF__Pin_X_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__MISO_1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__MISO_1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin_X_net_0);
Pin_Y:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"ad886d6e-2dec-4137-b5eb-39c16b9ffba9",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__MISO_1_net_0),
		y=>(zero),
		fb=>(tmpFB_0__Pin_Y_net_0),
		analog=>Net_18,
		io=>(tmpIO_0__Pin_Y_net_0),
		siovref=>(tmpSIOVREF__Pin_Y_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__MISO_1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__MISO_1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin_Y_net_0);
\PWM_X:PWMUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_341,
		enable=>tmpOE__MISO_1_net_0,
		clock_out=>\PWM_X:PWMUDB:ClockOutFromEnBlock\);
\PWM_X:PWMUDB:genblk1:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\PWM_X:PWMUDB:ClockOutFromEnBlock\,
		control=>(\PWM_X:PWMUDB:control_7\, \PWM_X:PWMUDB:control_6\, \PWM_X:PWMUDB:control_5\, \PWM_X:PWMUDB:control_4\,
			\PWM_X:PWMUDB:control_3\, \PWM_X:PWMUDB:control_2\, \PWM_X:PWMUDB:control_1\, \PWM_X:PWMUDB:control_0\));
\PWM_X:PWMUDB:genblk8:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0100111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\PWM_X:PWMUDB:ClockOutFromEnBlock\,
		status=>(zero, \PWM_X:PWMUDB:status_5\, zero, \PWM_X:PWMUDB:status_3\,
			\PWM_X:PWMUDB:status_2\, \PWM_X:PWMUDB:status_1\, \PWM_X:PWMUDB:status_0\),
		interrupt=>\PWM_X:Net_55\);
\PWM_X:PWMUDB:sP16:pwmdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\PWM_X:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\PWM_X:PWMUDB:tc_i\, \PWM_X:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\PWM_X:PWMUDB:nc2\,
		cl0=>\PWM_X:PWMUDB:nc3\,
		z0=>\PWM_X:PWMUDB:nc1\,
		ff0=>open,
		ce1=>\PWM_X:PWMUDB:nc4\,
		cl1=>\PWM_X:PWMUDB:nc5\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\PWM_X:PWMUDB:nc6\,
		f1_blk_stat=>\PWM_X:PWMUDB:nc7\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\PWM_X:PWMUDB:sP16:pwmdp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\PWM_X:PWMUDB:sP16:pwmdp:sh_right\,
		sol=>\PWM_X:PWMUDB:sP16:pwmdp:sh_left\,
		msbi=>\PWM_X:PWMUDB:sP16:pwmdp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\PWM_X:PWMUDB:sP16:pwmdp:cmp_eq_1\, \PWM_X:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\PWM_X:PWMUDB:sP16:pwmdp:cmp_lt_1\, \PWM_X:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\PWM_X:PWMUDB:sP16:pwmdp:cmp_zero_1\, \PWM_X:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\PWM_X:PWMUDB:sP16:pwmdp:cmp_ff_1\, \PWM_X:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\PWM_X:PWMUDB:sP16:pwmdp:cap_1\, \PWM_X:PWMUDB:sP16:pwmdp:cap_0\),
		cfbi=>zero,
		cfbo=>\PWM_X:PWMUDB:sP16:pwmdp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\PWM_X:PWMUDB:sP16:pwmdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\PWM_X:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\PWM_X:PWMUDB:tc_i\, \PWM_X:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\PWM_X:PWMUDB:cmp1_eq\,
		cl0=>\PWM_X:PWMUDB:cmp1_less\,
		z0=>\PWM_X:PWMUDB:tc_i\,
		ff0=>open,
		ce1=>\PWM_X:PWMUDB:cmp2_eq\,
		cl1=>\PWM_X:PWMUDB:cmp2_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\PWM_X:PWMUDB:fifo_nempty\,
		f1_blk_stat=>\PWM_X:PWMUDB:status_3\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\PWM_X:PWMUDB:sP16:pwmdp:carry\,
		co=>open,
		sir=>\PWM_X:PWMUDB:sP16:pwmdp:sh_left\,
		sor=>\PWM_X:PWMUDB:sP16:pwmdp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\PWM_X:PWMUDB:sP16:pwmdp:msb\,
		cei=>(\PWM_X:PWMUDB:sP16:pwmdp:cmp_eq_1\, \PWM_X:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		ceo=>open,
		cli=>(\PWM_X:PWMUDB:sP16:pwmdp:cmp_lt_1\, \PWM_X:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		clo=>open,
		zi=>(\PWM_X:PWMUDB:sP16:pwmdp:cmp_zero_1\, \PWM_X:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		zo=>open,
		fi=>(\PWM_X:PWMUDB:sP16:pwmdp:cmp_ff_1\, \PWM_X:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		fo=>open,
		capi=>(\PWM_X:PWMUDB:sP16:pwmdp:cap_1\, \PWM_X:PWMUDB:sP16:pwmdp:cap_0\),
		capo=>open,
		cfbi=>\PWM_X:PWMUDB:sP16:pwmdp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\PWM_X:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_X:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_24\);
\PWM_X:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_X:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_16\);
\PWM_X:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_X:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\);
Enable_X:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"1e7d70f2-14f4-4985-8bc7-a5ac10f87616",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__MISO_1_net_0),
		y=>(zero),
		fb=>(tmpFB_0__Enable_X_net_0),
		analog=>(open),
		io=>(tmpIO_0__Enable_X_net_0),
		siovref=>(tmpSIOVREF__Enable_X_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__MISO_1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__MISO_1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Enable_X_net_0);
Clock_1:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"20215fd0-f0ea-47c2-b7f1-ab2f7bc9c965",
		source_clock_id=>"",
		divisor=>0,
		period=>"5000000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_341,
		dig_domain_out=>open);
Direction_X:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"3f1d2e38-3f16-4590-b4c3-8a768eaf8004",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__MISO_1_net_0),
		y=>(zero),
		fb=>(tmpFB_0__Direction_X_net_0),
		analog=>(open),
		io=>(tmpIO_0__Direction_X_net_0),
		siovref=>(tmpSIOVREF__Direction_X_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__MISO_1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__MISO_1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Direction_X_net_0);
Step_X:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"900b5879-c926-4a0e-8042-d270e678131f",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__MISO_1_net_0),
		y=>Net_1273,
		fb=>(tmpFB_0__Step_X_net_0),
		analog=>(open),
		io=>(tmpIO_0__Step_X_net_0),
		siovref=>(tmpSIOVREF__Step_X_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__MISO_1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__MISO_1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Step_X_net_0);
\PWM_Y:PWMUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_1058,
		enable=>tmpOE__MISO_1_net_0,
		clock_out=>\PWM_Y:PWMUDB:ClockOutFromEnBlock\);
\PWM_Y:PWMUDB:genblk1:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\PWM_Y:PWMUDB:ClockOutFromEnBlock\,
		control=>(\PWM_Y:PWMUDB:control_7\, \PWM_Y:PWMUDB:control_6\, \PWM_Y:PWMUDB:control_5\, \PWM_Y:PWMUDB:control_4\,
			\PWM_Y:PWMUDB:control_3\, \PWM_Y:PWMUDB:control_2\, \PWM_Y:PWMUDB:control_1\, \PWM_Y:PWMUDB:control_0\));
\PWM_Y:PWMUDB:genblk8:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0100111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\PWM_Y:PWMUDB:ClockOutFromEnBlock\,
		status=>(zero, \PWM_Y:PWMUDB:status_5\, zero, \PWM_Y:PWMUDB:status_3\,
			\PWM_Y:PWMUDB:status_2\, \PWM_Y:PWMUDB:status_1\, \PWM_Y:PWMUDB:status_0\),
		interrupt=>\PWM_Y:Net_55\);
\PWM_Y:PWMUDB:sP16:pwmdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\PWM_Y:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\PWM_Y:PWMUDB:tc_i\, \PWM_Y:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\PWM_Y:PWMUDB:nc2\,
		cl0=>\PWM_Y:PWMUDB:nc3\,
		z0=>\PWM_Y:PWMUDB:nc1\,
		ff0=>open,
		ce1=>\PWM_Y:PWMUDB:nc4\,
		cl1=>\PWM_Y:PWMUDB:nc5\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\PWM_Y:PWMUDB:nc6\,
		f1_blk_stat=>\PWM_Y:PWMUDB:nc7\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\PWM_Y:PWMUDB:sP16:pwmdp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\PWM_Y:PWMUDB:sP16:pwmdp:sh_right\,
		sol=>\PWM_Y:PWMUDB:sP16:pwmdp:sh_left\,
		msbi=>\PWM_Y:PWMUDB:sP16:pwmdp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\PWM_Y:PWMUDB:sP16:pwmdp:cmp_eq_1\, \PWM_Y:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\PWM_Y:PWMUDB:sP16:pwmdp:cmp_lt_1\, \PWM_Y:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\PWM_Y:PWMUDB:sP16:pwmdp:cmp_zero_1\, \PWM_Y:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\PWM_Y:PWMUDB:sP16:pwmdp:cmp_ff_1\, \PWM_Y:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\PWM_Y:PWMUDB:sP16:pwmdp:cap_1\, \PWM_Y:PWMUDB:sP16:pwmdp:cap_0\),
		cfbi=>zero,
		cfbo=>\PWM_Y:PWMUDB:sP16:pwmdp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\PWM_Y:PWMUDB:sP16:pwmdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\PWM_Y:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\PWM_Y:PWMUDB:tc_i\, \PWM_Y:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\PWM_Y:PWMUDB:cmp1_eq\,
		cl0=>\PWM_Y:PWMUDB:cmp1_less\,
		z0=>\PWM_Y:PWMUDB:tc_i\,
		ff0=>open,
		ce1=>\PWM_Y:PWMUDB:cmp2_eq\,
		cl1=>\PWM_Y:PWMUDB:cmp2_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\PWM_Y:PWMUDB:fifo_nempty\,
		f1_blk_stat=>\PWM_Y:PWMUDB:status_3\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\PWM_Y:PWMUDB:sP16:pwmdp:carry\,
		co=>open,
		sir=>\PWM_Y:PWMUDB:sP16:pwmdp:sh_left\,
		sor=>\PWM_Y:PWMUDB:sP16:pwmdp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\PWM_Y:PWMUDB:sP16:pwmdp:msb\,
		cei=>(\PWM_Y:PWMUDB:sP16:pwmdp:cmp_eq_1\, \PWM_Y:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		ceo=>open,
		cli=>(\PWM_Y:PWMUDB:sP16:pwmdp:cmp_lt_1\, \PWM_Y:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		clo=>open,
		zi=>(\PWM_Y:PWMUDB:sP16:pwmdp:cmp_zero_1\, \PWM_Y:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		zo=>open,
		fi=>(\PWM_Y:PWMUDB:sP16:pwmdp:cmp_ff_1\, \PWM_Y:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		fo=>open,
		capi=>(\PWM_Y:PWMUDB:sP16:pwmdp:cap_1\, \PWM_Y:PWMUDB:sP16:pwmdp:cap_0\),
		capo=>open,
		cfbi=>\PWM_Y:PWMUDB:sP16:pwmdp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\PWM_Y:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_Y:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_24\);
\PWM_Y:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_Y:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_16\);
\PWM_Y:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_Y:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\);
Enable_Y:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"cb12152b-9e41-46c6-9f0e-ee03981b697d",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__MISO_1_net_0),
		y=>(zero),
		fb=>(tmpFB_0__Enable_Y_net_0),
		analog=>(open),
		io=>(tmpIO_0__Enable_Y_net_0),
		siovref=>(tmpSIOVREF__Enable_Y_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__MISO_1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__MISO_1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Enable_Y_net_0);
Clock_2:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"160a08be-7069-47e0-81e1-bc8623caceb0",
		source_clock_id=>"",
		divisor=>0,
		period=>"5000000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_1058,
		dig_domain_out=>open);
Direction_Y:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"14130e06-249d-4d69-a5b1-d83d6ca9674e",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__MISO_1_net_0),
		y=>(zero),
		fb=>(tmpFB_0__Direction_Y_net_0),
		analog=>(open),
		io=>(tmpIO_0__Direction_Y_net_0),
		siovref=>(tmpSIOVREF__Direction_Y_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__MISO_1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__MISO_1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Direction_Y_net_0);
Step_Y:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"a911a429-d5c7-4080-8e86-ef1bd7e967b6",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__MISO_1_net_0),
		y=>Net_1417,
		fb=>(tmpFB_0__Step_Y_net_0),
		analog=>(open),
		io=>(tmpIO_0__Step_Y_net_0),
		siovref=>(tmpSIOVREF__Step_Y_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__MISO_1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__MISO_1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Step_Y_net_0);
Enable_Z:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"03d62697-2781-4097-91ff-bd2d80a5c3b5",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__MISO_1_net_0),
		y=>(zero),
		fb=>(tmpFB_0__Enable_Z_net_0),
		analog=>(open),
		io=>(tmpIO_0__Enable_Z_net_0),
		siovref=>(tmpSIOVREF__Enable_Z_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__MISO_1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__MISO_1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Enable_Z_net_0);
Clock_3:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"30841353-c574-4d90-b66f-254c75b23c4b",
		source_clock_id=>"",
		divisor=>0,
		period=>"5000000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_4448,
		dig_domain_out=>open);
Direction_Z:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"f5582917-8f29-4b9a-b01b-aaac05f9bd52",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__MISO_1_net_0),
		y=>(zero),
		fb=>(tmpFB_0__Direction_Z_net_0),
		analog=>(open),
		io=>(tmpIO_0__Direction_Z_net_0),
		siovref=>(tmpSIOVREF__Direction_Z_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__MISO_1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__MISO_1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Direction_Z_net_0);
Step_Z:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"8e999ebf-b835-4aac-98cc-f931d77d8722",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__MISO_1_net_0),
		y=>Net_1519,
		fb=>(tmpFB_0__Step_Z_net_0),
		analog=>(open),
		io=>(tmpIO_0__Step_Z_net_0),
		siovref=>(tmpSIOVREF__Step_Z_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__MISO_1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__MISO_1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Step_Z_net_0);
\PWM_Z:PWMUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_4448,
		enable=>tmpOE__MISO_1_net_0,
		clock_out=>\PWM_Z:PWMUDB:ClockOutFromEnBlock\);
\PWM_Z:PWMUDB:genblk1:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\PWM_Z:PWMUDB:ClockOutFromEnBlock\,
		control=>(\PWM_Z:PWMUDB:control_7\, \PWM_Z:PWMUDB:control_6\, \PWM_Z:PWMUDB:control_5\, \PWM_Z:PWMUDB:control_4\,
			\PWM_Z:PWMUDB:control_3\, \PWM_Z:PWMUDB:control_2\, \PWM_Z:PWMUDB:control_1\, \PWM_Z:PWMUDB:control_0\));
\PWM_Z:PWMUDB:genblk8:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0100111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\PWM_Z:PWMUDB:ClockOutFromEnBlock\,
		status=>(zero, \PWM_Z:PWMUDB:status_5\, zero, \PWM_Z:PWMUDB:status_3\,
			\PWM_Z:PWMUDB:status_2\, \PWM_Z:PWMUDB:status_1\, \PWM_Z:PWMUDB:status_0\),
		interrupt=>\PWM_Z:Net_55\);
\PWM_Z:PWMUDB:sP16:pwmdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\PWM_Z:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\PWM_Z:PWMUDB:tc_i\, \PWM_Z:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\PWM_Z:PWMUDB:nc2\,
		cl0=>\PWM_Z:PWMUDB:nc3\,
		z0=>\PWM_Z:PWMUDB:nc1\,
		ff0=>open,
		ce1=>\PWM_Z:PWMUDB:nc4\,
		cl1=>\PWM_Z:PWMUDB:nc5\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\PWM_Z:PWMUDB:nc6\,
		f1_blk_stat=>\PWM_Z:PWMUDB:nc7\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\PWM_Z:PWMUDB:sP16:pwmdp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\PWM_Z:PWMUDB:sP16:pwmdp:sh_right\,
		sol=>\PWM_Z:PWMUDB:sP16:pwmdp:sh_left\,
		msbi=>\PWM_Z:PWMUDB:sP16:pwmdp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\PWM_Z:PWMUDB:sP16:pwmdp:cmp_eq_1\, \PWM_Z:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\PWM_Z:PWMUDB:sP16:pwmdp:cmp_lt_1\, \PWM_Z:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\PWM_Z:PWMUDB:sP16:pwmdp:cmp_zero_1\, \PWM_Z:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\PWM_Z:PWMUDB:sP16:pwmdp:cmp_ff_1\, \PWM_Z:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\PWM_Z:PWMUDB:sP16:pwmdp:cap_1\, \PWM_Z:PWMUDB:sP16:pwmdp:cap_0\),
		cfbi=>zero,
		cfbo=>\PWM_Z:PWMUDB:sP16:pwmdp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\PWM_Z:PWMUDB:sP16:pwmdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\PWM_Z:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\PWM_Z:PWMUDB:tc_i\, \PWM_Z:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\PWM_Z:PWMUDB:cmp1_eq\,
		cl0=>\PWM_Z:PWMUDB:cmp1_less\,
		z0=>\PWM_Z:PWMUDB:tc_i\,
		ff0=>open,
		ce1=>\PWM_Z:PWMUDB:cmp2_eq\,
		cl1=>\PWM_Z:PWMUDB:cmp2_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\PWM_Z:PWMUDB:fifo_nempty\,
		f1_blk_stat=>\PWM_Z:PWMUDB:status_3\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\PWM_Z:PWMUDB:sP16:pwmdp:carry\,
		co=>open,
		sir=>\PWM_Z:PWMUDB:sP16:pwmdp:sh_left\,
		sor=>\PWM_Z:PWMUDB:sP16:pwmdp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\PWM_Z:PWMUDB:sP16:pwmdp:msb\,
		cei=>(\PWM_Z:PWMUDB:sP16:pwmdp:cmp_eq_1\, \PWM_Z:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		ceo=>open,
		cli=>(\PWM_Z:PWMUDB:sP16:pwmdp:cmp_lt_1\, \PWM_Z:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		clo=>open,
		zi=>(\PWM_Z:PWMUDB:sP16:pwmdp:cmp_zero_1\, \PWM_Z:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		zo=>open,
		fi=>(\PWM_Z:PWMUDB:sP16:pwmdp:cmp_ff_1\, \PWM_Z:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		fo=>open,
		capi=>(\PWM_Z:PWMUDB:sP16:pwmdp:cap_1\, \PWM_Z:PWMUDB:sP16:pwmdp:cap_0\),
		capo=>open,
		cfbi=>\PWM_Z:PWMUDB:sP16:pwmdp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\PWM_Z:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_Z:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_24\);
\PWM_Z:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_Z:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_16\);
\PWM_Z:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_Z:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_8\);
\SPIM_1:IntClock\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"bde96669-0aa8-4c67-89e3-789602c1576b/426fcbe0-714d-4404-8fa8-581ff40c30f1",
		source_clock_id=>"",
		divisor=>0,
		period=>"500000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>\SPIM_1:Net_276\,
		dig_domain_out=>open);
\SPIM_1:BSPIM:ClkEn\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>\SPIM_1:Net_276\,
		enable=>tmpOE__MISO_1_net_0,
		clock_out=>\SPIM_1:BSPIM:clk_fin\);
\SPIM_1:BSPIM:BitCounter\:cy_psoc3_count7
	GENERIC MAP(cy_period=>"0001111",
		cy_init_value=>"0000000",
		cy_route_ld=>'0',
		cy_route_en=>'1',
		cy_alt_mode=>'0')
	PORT MAP(clock=>\SPIM_1:BSPIM:clk_fin\,
		reset=>zero,
		load=>zero,
		enable=>\SPIM_1:BSPIM:cnt_enable\,
		count=>(\SPIM_1:BSPIM:count_6\, \SPIM_1:BSPIM:count_5\, \SPIM_1:BSPIM:count_4\, \SPIM_1:BSPIM:count_3\,
			\SPIM_1:BSPIM:count_2\, \SPIM_1:BSPIM:count_1\, \SPIM_1:BSPIM:count_0\),
		tc=>\SPIM_1:BSPIM:cnt_tc\);
\SPIM_1:BSPIM:TxStsReg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0001001",
		cy_int_mask=>"0000000")
	PORT MAP(reset=>zero,
		clock=>\SPIM_1:BSPIM:clk_fin\,
		status=>(zero, zero, \SPIM_1:BSPIM:tx_status_4\, \SPIM_1:BSPIM:load_rx_data\,
			\SPIM_1:BSPIM:tx_status_2\, \SPIM_1:BSPIM:tx_status_1\, \SPIM_1:BSPIM:tx_status_0\),
		interrupt=>Net_232);
\SPIM_1:BSPIM:RxStsReg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"1000000",
		cy_int_mask=>"0000000")
	PORT MAP(reset=>zero,
		clock=>\SPIM_1:BSPIM:clk_fin\,
		status=>(\SPIM_1:BSPIM:rx_status_6\, \SPIM_1:BSPIM:rx_status_5\, \SPIM_1:BSPIM:rx_status_4\, zero,
			zero, zero, zero),
		interrupt=>Net_230);
\SPIM_1:BSPIM:sR8:Dp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000010001000001000111100000000000000000100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\SPIM_1:BSPIM:clk_fin\,
		cs_addr=>(\SPIM_1:BSPIM:state_2\, \SPIM_1:BSPIM:state_1\, \SPIM_1:BSPIM:state_0\),
		route_si=>Net_227,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>\SPIM_1:BSPIM:load_rx_data\,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\SPIM_1:BSPIM:mosi_from_dp\,
		f0_bus_stat=>\SPIM_1:BSPIM:tx_status_2\,
		f0_blk_stat=>\SPIM_1:BSPIM:tx_status_1\,
		f1_bus_stat=>\SPIM_1:BSPIM:rx_status_5\,
		f1_blk_stat=>\SPIM_1:BSPIM:rx_status_4\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
isr_2:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_230);
SCLK_2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"453317e1-d169-4ab0-b125-1f2c569618a0",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__MISO_1_net_0),
		y=>Net_225,
		fb=>(tmpFB_0__SCLK_2_net_0),
		analog=>(open),
		io=>(tmpIO_0__SCLK_2_net_0),
		siovref=>(tmpSIOVREF__SCLK_2_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__MISO_1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__MISO_1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__SCLK_2_net_0);
SS_2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"fbba97d1-932e-4038-b4f6-4557fafb9fdc",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__MISO_1_net_0),
		y=>Net_226,
		fb=>(tmpFB_0__SS_2_net_0),
		analog=>(open),
		io=>(tmpIO_0__SS_2_net_0),
		siovref=>(tmpSIOVREF__SS_2_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__MISO_1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__MISO_1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__SS_2_net_0);
MISO_2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"c27f52b1-9886-4b61-9439-9a9424e030b6",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__MISO_1_net_0),
		y=>(zero),
		fb=>Net_227,
		analog=>(open),
		io=>(tmpIO_0__MISO_2_net_0),
		siovref=>(tmpSIOVREF__MISO_2_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__MISO_1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__MISO_1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__MISO_2_net_0);
MOSI_2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"58941a5b-e371-436f-a031-402b7cc158e8",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__MISO_1_net_0),
		y=>Net_10970,
		fb=>(tmpFB_0__MOSI_2_net_0),
		analog=>(open),
		io=>(tmpIO_0__MOSI_2_net_0),
		siovref=>(tmpSIOVREF__MOSI_2_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__MISO_1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__MISO_1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__MOSI_2_net_0);
\SPIS_1:BSPIS:dpcounter_one_reg\:cy_dff
	PORT MAP(d=>\SPIS_1:BSPIS:dpcounter_one_fin\,
		clk=>\SPIS_1:BSPIS:clock_fin\,
		q=>\SPIS_1:BSPIS:dpcounter_one_reg\);
\SPIS_1:BSPIS:mosi_buf_overrun_fin\:cy_dff
	PORT MAP(d=>\SPIS_1:BSPIS:mosi_buf_overrun_reg\,
		clk=>\SPIS_1:BSPIS:clock_fin\,
		q=>\SPIS_1:BSPIS:mosi_buf_overrun_fin\);
\SPIS_1:BSPIS:mosi_tmp\:cy_dff
	PORT MAP(d=>Net_31,
		clk=>\SPIS_1:BSPIS:prc_clk\,
		q=>\SPIS_1:BSPIS:mosi_tmp\);
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:ch_addr_5\,
		clk=>\ADC_SAR_Seq:clock\,
		q=>\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\);
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:ch_addr_4\,
		clk=>\ADC_SAR_Seq:clock\,
		q=>\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\);
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:ch_addr_3\,
		clk=>\ADC_SAR_Seq:clock\,
		q=>\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\);
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:ch_addr_2\,
		clk=>\ADC_SAR_Seq:clock\,
		q=>\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\);
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:ch_addr_1\,
		clk=>\ADC_SAR_Seq:clock\,
		q=>\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\);
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:ch_addr_0\,
		clk=>\ADC_SAR_Seq:clock\,
		q=>\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\);
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_0\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_0\\D\,
		clk=>\ADC_SAR_Seq:clock\,
		q=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_0\);
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_1\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_1\\D\,
		clk=>\ADC_SAR_Seq:clock\,
		q=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_1\);
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_2\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_2\\D\,
		clk=>\ADC_SAR_Seq:clock\,
		q=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_2\);
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_3\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_3\\D\,
		clk=>\ADC_SAR_Seq:clock\,
		q=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_3\);
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_4\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_4\\D\,
		clk=>\ADC_SAR_Seq:clock\,
		q=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_4\);
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_5\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_5\\D\,
		clk=>\ADC_SAR_Seq:clock\,
		q=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_5\);
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_6\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_6\\D\,
		clk=>\ADC_SAR_Seq:clock\,
		q=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_6\);
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_7\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_7\\D\,
		clk=>\ADC_SAR_Seq:clock\,
		q=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_7\);
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_8\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_8\\D\,
		clk=>\ADC_SAR_Seq:clock\,
		q=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_8\);
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_9\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_9\\D\,
		clk=>\ADC_SAR_Seq:clock\,
		q=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_9\);
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_10\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_10\\D\,
		clk=>\ADC_SAR_Seq:clock\,
		q=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_10\);
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_11\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_11\\D\,
		clk=>\ADC_SAR_Seq:clock\,
		q=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_11\);
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_12\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_12\\D\,
		clk=>\ADC_SAR_Seq:clock\,
		q=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_12\);
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_13\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_13\\D\,
		clk=>\ADC_SAR_Seq:clock\,
		q=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_13\);
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_14\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_14\\D\,
		clk=>\ADC_SAR_Seq:clock\,
		q=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_14\);
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_15\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_15\\D\,
		clk=>\ADC_SAR_Seq:clock\,
		q=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_15\);
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_16\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_16\\D\,
		clk=>\ADC_SAR_Seq:clock\,
		q=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_16\);
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_17\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_17\\D\,
		clk=>\ADC_SAR_Seq:clock\,
		q=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_17\);
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_18\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_18\\D\,
		clk=>\ADC_SAR_Seq:clock\,
		q=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_18\);
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_19\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_19\\D\,
		clk=>\ADC_SAR_Seq:clock\,
		q=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_19\);
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_20\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_20\\D\,
		clk=>\ADC_SAR_Seq:clock\,
		q=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_20\);
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_21\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_21\\D\,
		clk=>\ADC_SAR_Seq:clock\,
		q=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_21\);
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_22\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_22\\D\,
		clk=>\ADC_SAR_Seq:clock\,
		q=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_22\);
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_23\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_23\\D\,
		clk=>\ADC_SAR_Seq:clock\,
		q=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_23\);
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_24\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_24\\D\,
		clk=>\ADC_SAR_Seq:clock\,
		q=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_24\);
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_25\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_25\\D\,
		clk=>\ADC_SAR_Seq:clock\,
		q=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_25\);
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_26\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_26\\D\,
		clk=>\ADC_SAR_Seq:clock\,
		q=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_26\);
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_27\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_27\\D\,
		clk=>\ADC_SAR_Seq:clock\,
		q=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_27\);
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_28\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_28\\D\,
		clk=>\ADC_SAR_Seq:clock\,
		q=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_28\);
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_29\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_29\\D\,
		clk=>\ADC_SAR_Seq:clock\,
		q=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_29\);
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_30\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_30\\D\,
		clk=>\ADC_SAR_Seq:clock\,
		q=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_30\);
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_31\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_31\\D\,
		clk=>\ADC_SAR_Seq:clock\,
		q=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_31\);
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_32\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_32\\D\,
		clk=>\ADC_SAR_Seq:clock\,
		q=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_32\);
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_33\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_33\\D\,
		clk=>\ADC_SAR_Seq:clock\,
		q=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_33\);
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_34\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_34\\D\,
		clk=>\ADC_SAR_Seq:clock\,
		q=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_34\);
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_35\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_35\\D\,
		clk=>\ADC_SAR_Seq:clock\,
		q=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_35\);
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_36\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_36\\D\,
		clk=>\ADC_SAR_Seq:clock\,
		q=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_36\);
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_37\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_37\\D\,
		clk=>\ADC_SAR_Seq:clock\,
		q=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_37\);
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_38\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_38\\D\,
		clk=>\ADC_SAR_Seq:clock\,
		q=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_38\);
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_39\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_39\\D\,
		clk=>\ADC_SAR_Seq:clock\,
		q=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_39\);
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_40\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_40\\D\,
		clk=>\ADC_SAR_Seq:clock\,
		q=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_40\);
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_41\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_41\\D\,
		clk=>\ADC_SAR_Seq:clock\,
		q=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_41\);
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_42\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_42\\D\,
		clk=>\ADC_SAR_Seq:clock\,
		q=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_42\);
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_43\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_43\\D\,
		clk=>\ADC_SAR_Seq:clock\,
		q=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_43\);
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_44\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_44\\D\,
		clk=>\ADC_SAR_Seq:clock\,
		q=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_44\);
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_45\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_45\\D\,
		clk=>\ADC_SAR_Seq:clock\,
		q=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_45\);
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_46\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_46\\D\,
		clk=>\ADC_SAR_Seq:clock\,
		q=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_46\);
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_47\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_47\\D\,
		clk=>\ADC_SAR_Seq:clock\,
		q=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_47\);
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_48\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_48\\D\,
		clk=>\ADC_SAR_Seq:clock\,
		q=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_48\);
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_49\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_49\\D\,
		clk=>\ADC_SAR_Seq:clock\,
		q=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_49\);
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_50\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_50\\D\,
		clk=>\ADC_SAR_Seq:clock\,
		q=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_50\);
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_51\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_51\\D\,
		clk=>\ADC_SAR_Seq:clock\,
		q=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_51\);
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_52\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_52\\D\,
		clk=>\ADC_SAR_Seq:clock\,
		q=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_52\);
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_53\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_53\\D\,
		clk=>\ADC_SAR_Seq:clock\,
		q=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_53\);
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_54\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_54\\D\,
		clk=>\ADC_SAR_Seq:clock\,
		q=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_54\);
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_55\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_55\\D\,
		clk=>\ADC_SAR_Seq:clock\,
		q=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_55\);
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_56\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_56\\D\,
		clk=>\ADC_SAR_Seq:clock\,
		q=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_56\);
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_57\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_57\\D\,
		clk=>\ADC_SAR_Seq:clock\,
		q=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_57\);
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_58\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_58\\D\,
		clk=>\ADC_SAR_Seq:clock\,
		q=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_58\);
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_59\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_59\\D\,
		clk=>\ADC_SAR_Seq:clock\,
		q=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_59\);
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_60\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_60\\D\,
		clk=>\ADC_SAR_Seq:clock\,
		q=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_60\);
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_61\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_61\\D\,
		clk=>\ADC_SAR_Seq:clock\,
		q=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_61\);
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_62\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_62\\D\,
		clk=>\ADC_SAR_Seq:clock\,
		q=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_62\);
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_63\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_63\\D\,
		clk=>\ADC_SAR_Seq:clock\,
		q=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_63\);
\ADC_SAR_Seq:bSAR_SEQ:nrq_edge_detect_reg\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:bSAR_SEQ:nrq_edge_detect\,
		clk=>\ADC_SAR_Seq:bSAR_SEQ:clk_fin\,
		q=>Net_16);
\ADC_SAR_Seq:bSAR_SEQ:bus_clk_nrq_reg\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:bSAR_SEQ:bus_clk_nrq_reg\\D\,
		clk=>\ADC_SAR_Seq:Net_3710\,
		q=>\ADC_SAR_Seq:bSAR_SEQ:bus_clk_nrq_reg\);
\ADC_SAR_Seq:bSAR_SEQ:nrq_reg\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:bSAR_SEQ:bus_clk_nrq_reg\,
		clk=>\ADC_SAR_Seq:bSAR_SEQ:clk_fin\,
		q=>\ADC_SAR_Seq:bSAR_SEQ:nrq_reg\);
\PWM_X:PWMUDB:min_kill_reg\:cy_dsrff
	PORT MAP(d=>tmpOE__MISO_1_net_0,
		s=>zero,
		r=>zero,
		clk=>\PWM_X:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_X:PWMUDB:min_kill_reg\);
\PWM_X:PWMUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_X:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_X:PWMUDB:prevCapture\);
\PWM_X:PWMUDB:trig_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_X:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_X:PWMUDB:trig_last\);
\PWM_X:PWMUDB:runmode_enable\:cy_dsrff
	PORT MAP(d=>\PWM_X:PWMUDB:control_7\,
		s=>zero,
		r=>zero,
		clk=>\PWM_X:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_X:PWMUDB:runmode_enable\);
\PWM_X:PWMUDB:sc_kill_tmp\:cy_dff
	PORT MAP(d=>\PWM_X:PWMUDB:sc_kill_tmp\\D\,
		clk=>\PWM_X:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_X:PWMUDB:sc_kill_tmp\);
\PWM_X:PWMUDB:ltch_kill_reg\:cy_dsrff
	PORT MAP(d=>tmpOE__MISO_1_net_0,
		s=>zero,
		r=>zero,
		clk=>\PWM_X:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_X:PWMUDB:ltch_kill_reg\);
\PWM_X:PWMUDB:dith_count_1\:cy_dsrff
	PORT MAP(d=>\PWM_X:PWMUDB:dith_count_1\\D\,
		s=>zero,
		r=>zero,
		clk=>\PWM_X:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_X:PWMUDB:dith_count_1\);
\PWM_X:PWMUDB:dith_count_0\:cy_dsrff
	PORT MAP(d=>\PWM_X:PWMUDB:dith_count_0\\D\,
		s=>zero,
		r=>zero,
		clk=>\PWM_X:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_X:PWMUDB:dith_count_0\);
\PWM_X:PWMUDB:prevCompare1\:cy_dff
	PORT MAP(d=>\PWM_X:PWMUDB:cmp1_less\,
		clk=>\PWM_X:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_X:PWMUDB:prevCompare1\);
\PWM_X:PWMUDB:cmp1_status_reg\:cy_dsrff
	PORT MAP(d=>\PWM_X:PWMUDB:cmp1_status\,
		s=>zero,
		r=>zero,
		clk=>\PWM_X:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_X:PWMUDB:status_0\);
\PWM_X:PWMUDB:cmp2_status_reg\:cy_dsrff
	PORT MAP(d=>zero,
		s=>zero,
		r=>zero,
		clk=>\PWM_X:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_X:PWMUDB:status_1\);
\PWM_X:PWMUDB:final_kill_reg\:cy_dsrff
	PORT MAP(d=>zero,
		s=>zero,
		r=>zero,
		clk=>\PWM_X:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_X:PWMUDB:status_5\);
\PWM_X:PWMUDB:pwm_i_reg\:cy_dff
	PORT MAP(d=>\PWM_X:PWMUDB:pwm_i\,
		clk=>\PWM_X:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_1273);
\PWM_X:PWMUDB:pwm1_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_X:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_X:PWMUDB:pwm1_i_reg\);
\PWM_X:PWMUDB:pwm2_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_X:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_X:PWMUDB:pwm2_i_reg\);
\PWM_X:PWMUDB:tc_i_reg\:cy_dff
	PORT MAP(d=>\PWM_X:PWMUDB:status_2\,
		clk=>\PWM_X:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_X:PWMUDB:tc_i_reg\);
\PWM_Y:PWMUDB:min_kill_reg\:cy_dsrff
	PORT MAP(d=>tmpOE__MISO_1_net_0,
		s=>zero,
		r=>zero,
		clk=>\PWM_Y:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Y:PWMUDB:min_kill_reg\);
\PWM_Y:PWMUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_Y:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Y:PWMUDB:prevCapture\);
\PWM_Y:PWMUDB:trig_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_Y:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Y:PWMUDB:trig_last\);
\PWM_Y:PWMUDB:runmode_enable\:cy_dsrff
	PORT MAP(d=>\PWM_Y:PWMUDB:control_7\,
		s=>zero,
		r=>zero,
		clk=>\PWM_Y:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Y:PWMUDB:runmode_enable\);
\PWM_Y:PWMUDB:sc_kill_tmp\:cy_dff
	PORT MAP(d=>\PWM_Y:PWMUDB:sc_kill_tmp\\D\,
		clk=>\PWM_Y:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Y:PWMUDB:sc_kill_tmp\);
\PWM_Y:PWMUDB:ltch_kill_reg\:cy_dsrff
	PORT MAP(d=>tmpOE__MISO_1_net_0,
		s=>zero,
		r=>zero,
		clk=>\PWM_Y:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Y:PWMUDB:ltch_kill_reg\);
\PWM_Y:PWMUDB:dith_count_1\:cy_dsrff
	PORT MAP(d=>\PWM_Y:PWMUDB:dith_count_1\\D\,
		s=>zero,
		r=>zero,
		clk=>\PWM_Y:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Y:PWMUDB:dith_count_1\);
\PWM_Y:PWMUDB:dith_count_0\:cy_dsrff
	PORT MAP(d=>\PWM_Y:PWMUDB:dith_count_0\\D\,
		s=>zero,
		r=>zero,
		clk=>\PWM_Y:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Y:PWMUDB:dith_count_0\);
\PWM_Y:PWMUDB:prevCompare1\:cy_dff
	PORT MAP(d=>\PWM_Y:PWMUDB:cmp1_less\,
		clk=>\PWM_Y:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Y:PWMUDB:prevCompare1\);
\PWM_Y:PWMUDB:cmp1_status_reg\:cy_dsrff
	PORT MAP(d=>\PWM_Y:PWMUDB:cmp1_status\,
		s=>zero,
		r=>zero,
		clk=>\PWM_Y:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Y:PWMUDB:status_0\);
\PWM_Y:PWMUDB:cmp2_status_reg\:cy_dsrff
	PORT MAP(d=>zero,
		s=>zero,
		r=>zero,
		clk=>\PWM_Y:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Y:PWMUDB:status_1\);
\PWM_Y:PWMUDB:final_kill_reg\:cy_dsrff
	PORT MAP(d=>zero,
		s=>zero,
		r=>zero,
		clk=>\PWM_Y:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Y:PWMUDB:status_5\);
\PWM_Y:PWMUDB:pwm_i_reg\:cy_dff
	PORT MAP(d=>\PWM_Y:PWMUDB:pwm_i\,
		clk=>\PWM_Y:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_1417);
\PWM_Y:PWMUDB:pwm1_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_Y:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Y:PWMUDB:pwm1_i_reg\);
\PWM_Y:PWMUDB:pwm2_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_Y:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Y:PWMUDB:pwm2_i_reg\);
\PWM_Y:PWMUDB:tc_i_reg\:cy_dff
	PORT MAP(d=>\PWM_Y:PWMUDB:status_2\,
		clk=>\PWM_Y:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Y:PWMUDB:tc_i_reg\);
\PWM_Z:PWMUDB:min_kill_reg\:cy_dsrff
	PORT MAP(d=>tmpOE__MISO_1_net_0,
		s=>zero,
		r=>zero,
		clk=>\PWM_Z:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Z:PWMUDB:min_kill_reg\);
\PWM_Z:PWMUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_Z:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Z:PWMUDB:prevCapture\);
\PWM_Z:PWMUDB:trig_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_Z:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Z:PWMUDB:trig_last\);
\PWM_Z:PWMUDB:runmode_enable\:cy_dsrff
	PORT MAP(d=>\PWM_Z:PWMUDB:control_7\,
		s=>zero,
		r=>zero,
		clk=>\PWM_Z:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Z:PWMUDB:runmode_enable\);
\PWM_Z:PWMUDB:sc_kill_tmp\:cy_dff
	PORT MAP(d=>\PWM_Z:PWMUDB:sc_kill_tmp\\D\,
		clk=>\PWM_Z:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Z:PWMUDB:sc_kill_tmp\);
\PWM_Z:PWMUDB:ltch_kill_reg\:cy_dsrff
	PORT MAP(d=>tmpOE__MISO_1_net_0,
		s=>zero,
		r=>zero,
		clk=>\PWM_Z:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Z:PWMUDB:ltch_kill_reg\);
\PWM_Z:PWMUDB:dith_count_1\:cy_dsrff
	PORT MAP(d=>\PWM_Z:PWMUDB:dith_count_1\\D\,
		s=>zero,
		r=>zero,
		clk=>\PWM_Z:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Z:PWMUDB:dith_count_1\);
\PWM_Z:PWMUDB:dith_count_0\:cy_dsrff
	PORT MAP(d=>\PWM_Z:PWMUDB:dith_count_0\\D\,
		s=>zero,
		r=>zero,
		clk=>\PWM_Z:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Z:PWMUDB:dith_count_0\);
\PWM_Z:PWMUDB:prevCompare1\:cy_dff
	PORT MAP(d=>\PWM_Z:PWMUDB:cmp1_less\,
		clk=>\PWM_Z:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Z:PWMUDB:prevCompare1\);
\PWM_Z:PWMUDB:cmp1_status_reg\:cy_dsrff
	PORT MAP(d=>\PWM_Z:PWMUDB:cmp1_status\,
		s=>zero,
		r=>zero,
		clk=>\PWM_Z:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Z:PWMUDB:status_0\);
\PWM_Z:PWMUDB:cmp2_status_reg\:cy_dsrff
	PORT MAP(d=>zero,
		s=>zero,
		r=>zero,
		clk=>\PWM_Z:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Z:PWMUDB:status_1\);
\PWM_Z:PWMUDB:final_kill_reg\:cy_dsrff
	PORT MAP(d=>zero,
		s=>zero,
		r=>zero,
		clk=>\PWM_Z:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Z:PWMUDB:status_5\);
\PWM_Z:PWMUDB:pwm_i_reg\:cy_dff
	PORT MAP(d=>\PWM_Z:PWMUDB:pwm_i\,
		clk=>\PWM_Z:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_1519);
\PWM_Z:PWMUDB:pwm1_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_Z:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Z:PWMUDB:pwm1_i_reg\);
\PWM_Z:PWMUDB:pwm2_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_Z:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Z:PWMUDB:pwm2_i_reg\);
\PWM_Z:PWMUDB:tc_i_reg\:cy_dff
	PORT MAP(d=>\PWM_Z:PWMUDB:status_2\,
		clk=>\PWM_Z:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Z:PWMUDB:tc_i_reg\);
\SPIM_1:BSPIM:so_send_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\SPIM_1:BSPIM:clk_fin\,
		q=>\SPIM_1:BSPIM:so_send_reg\);
\SPIM_1:BSPIM:mosi_reg\:cy_dff
	PORT MAP(d=>\SPIM_1:BSPIM:mosi_reg\\D\,
		clk=>\SPIM_1:BSPIM:clk_fin\,
		q=>Net_10970);
\SPIM_1:BSPIM:state_2\:cy_dff
	PORT MAP(d=>\SPIM_1:BSPIM:state_2\\D\,
		clk=>\SPIM_1:BSPIM:clk_fin\,
		q=>\SPIM_1:BSPIM:state_2\);
\SPIM_1:BSPIM:state_1\:cy_dff
	PORT MAP(d=>\SPIM_1:BSPIM:state_1\\D\,
		clk=>\SPIM_1:BSPIM:clk_fin\,
		q=>\SPIM_1:BSPIM:state_1\);
\SPIM_1:BSPIM:state_0\:cy_dff
	PORT MAP(d=>\SPIM_1:BSPIM:state_0\\D\,
		clk=>\SPIM_1:BSPIM:clk_fin\,
		q=>\SPIM_1:BSPIM:state_0\);
Net_226:cy_dff
	PORT MAP(d=>Net_226D,
		clk=>\SPIM_1:BSPIM:clk_fin\,
		q=>Net_226);
\SPIM_1:BSPIM:mosi_pre_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\SPIM_1:BSPIM:clk_fin\,
		q=>\SPIM_1:BSPIM:mosi_pre_reg\);
\SPIM_1:BSPIM:load_cond\:cy_dff
	PORT MAP(d=>\SPIM_1:BSPIM:load_cond\\D\,
		clk=>\SPIM_1:BSPIM:clk_fin\,
		q=>\SPIM_1:BSPIM:load_cond\);
\SPIM_1:BSPIM:dpcounter_one_reg\:cy_dff
	PORT MAP(d=>\SPIM_1:BSPIM:load_rx_data\,
		clk=>\SPIM_1:BSPIM:clk_fin\,
		q=>\SPIM_1:BSPIM:dpcounter_one_reg\);
\SPIM_1:BSPIM:mosi_from_dp_reg\:cy_dff
	PORT MAP(d=>\SPIM_1:BSPIM:mosi_from_dp\,
		clk=>\SPIM_1:BSPIM:clk_fin\,
		q=>\SPIM_1:BSPIM:mosi_from_dp_reg\);
\SPIM_1:BSPIM:ld_ident\:cy_dff
	PORT MAP(d=>\SPIM_1:BSPIM:ld_ident\\D\,
		clk=>\SPIM_1:BSPIM:clk_fin\,
		q=>\SPIM_1:BSPIM:ld_ident\);
\SPIM_1:BSPIM:cnt_enable\:cy_dff
	PORT MAP(d=>\SPIM_1:BSPIM:cnt_enable\\D\,
		clk=>\SPIM_1:BSPIM:clk_fin\,
		q=>\SPIM_1:BSPIM:cnt_enable\);
Net_225:cy_dff
	PORT MAP(d=>Net_225D,
		clk=>\SPIM_1:BSPIM:clk_fin\,
		q=>Net_225);

END R_T_L;
