#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Thu Nov 18 16:39:51 2021
# Process ID: 11052
# Current directory: F:/2019011211011/project_42/project_42.runs/dynamic_led6_0_synth_1
# Command line: vivado.exe -log dynamic_led6_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source dynamic_led6_0.tcl
# Log file: F:/2019011211011/project_42/project_42.runs/dynamic_led6_0_synth_1/dynamic_led6_0.vds
# Journal file: F:/2019011211011/project_42/project_42.runs/dynamic_led6_0_synth_1\vivado.jou
#-----------------------------------------------------------
source dynamic_led6_0.tcl -notrace
Command: synth_design -top dynamic_led6_0 -part xc7a35tftg256-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7528 
WARNING: [Synth 8-2611] redeclaration of ansi port seg is not allowed [f:/2019011211011/project_42/project_42.srcs/sources_1/ip/dynamic_led6_0/dynamic_led6.v:34]
WARNING: [Synth 8-2611] redeclaration of ansi port dig is not allowed [f:/2019011211011/project_42/project_42.srcs/sources_1/ip/dynamic_led6_0/dynamic_led6.v:35]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 412.594 ; gain = 108.824
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'dynamic_led6_0' [f:/2019011211011/project_42/project_42.srcs/sources_1/ip/dynamic_led6_0/synth/dynamic_led6_0.v:57]
INFO: [Synth 8-638] synthesizing module 'dynamic_led6' [f:/2019011211011/project_42/project_42.srcs/sources_1/ip/dynamic_led6_0/dynamic_led6.v:23]
WARNING: [Synth 8-567] referenced signal 'disp_data_right0' should be on the sensitivity list [f:/2019011211011/project_42/project_42.srcs/sources_1/ip/dynamic_led6_0/dynamic_led6.v:73]
WARNING: [Synth 8-567] referenced signal 'disp_data_right1' should be on the sensitivity list [f:/2019011211011/project_42/project_42.srcs/sources_1/ip/dynamic_led6_0/dynamic_led6.v:73]
WARNING: [Synth 8-567] referenced signal 'disp_data_right2' should be on the sensitivity list [f:/2019011211011/project_42/project_42.srcs/sources_1/ip/dynamic_led6_0/dynamic_led6.v:73]
WARNING: [Synth 8-567] referenced signal 'disp_data_right3' should be on the sensitivity list [f:/2019011211011/project_42/project_42.srcs/sources_1/ip/dynamic_led6_0/dynamic_led6.v:73]
WARNING: [Synth 8-567] referenced signal 'disp_data_right4' should be on the sensitivity list [f:/2019011211011/project_42/project_42.srcs/sources_1/ip/dynamic_led6_0/dynamic_led6.v:73]
WARNING: [Synth 8-567] referenced signal 'disp_data_right5' should be on the sensitivity list [f:/2019011211011/project_42/project_42.srcs/sources_1/ip/dynamic_led6_0/dynamic_led6.v:73]
INFO: [Synth 8-226] default block is never used [f:/2019011211011/project_42/project_42.srcs/sources_1/ip/dynamic_led6_0/dynamic_led6.v:88]
INFO: [Synth 8-256] done synthesizing module 'dynamic_led6' (1#1) [f:/2019011211011/project_42/project_42.srcs/sources_1/ip/dynamic_led6_0/dynamic_led6.v:23]
INFO: [Synth 8-256] done synthesizing module 'dynamic_led6_0' (2#1) [f:/2019011211011/project_42/project_42.srcs/sources_1/ip/dynamic_led6_0/synth/dynamic_led6_0.v:57]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 443.543 ; gain = 139.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 443.543 ; gain = 139.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tftg256-1
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tftg256-1
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 443.543 ; gain = 139.773
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "clk_div" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 443.543 ; gain = 139.773
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               25 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
	   7 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module dynamic_led6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               25 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
	   7 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "inst/clk_div" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3917] design dynamic_led6_0 has port seg[7] driven by constant 0
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 595.816 ; gain = 292.047
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 595.816 ; gain = 292.047
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 595.816 ; gain = 292.047
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 595.816 ; gain = 292.047
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 595.816 ; gain = 292.047
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 595.816 ; gain = 292.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 595.816 ; gain = 292.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 595.816 ; gain = 292.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 595.816 ; gain = 292.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     6|
|2     |LUT1   |     2|
|3     |LUT2   |     1|
|4     |LUT3   |     9|
|5     |LUT4   |    12|
|6     |LUT5   |     1|
|7     |LUT6   |     9|
|8     |FDRE   |    29|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------------+------+
|      |Instance |Module       |Cells |
+------+---------+-------------+------+
|1     |top      |             |    69|
|2     |  inst   |dynamic_led6 |    69|
+------+---------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 595.816 ; gain = 292.047
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 8 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 595.816 ; gain = 292.047
Synthesis Optimization Complete : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 595.816 ; gain = 292.047
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
17 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 693.926 ; gain = 401.629
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Common 17-1381] The checkpoint 'F:/2019011211011/project_42/project_42.runs/dynamic_led6_0_synth_1/dynamic_led6_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1170.883 ; gain = 476.957
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP f:/2019011211011/project_42/project_42.srcs/sources_1/ip/dynamic_led6_0/dynamic_led6_0.xci
INFO: [Common 17-1381] The checkpoint 'F:/2019011211011/project_42/project_42.runs/dynamic_led6_0_synth_1/dynamic_led6_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file dynamic_led6_0_utilization_synth.rpt -pb dynamic_led6_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 1174.887 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Nov 18 16:40:25 2021...
