4-3-input AND-OR-Invert gate
.cell AOI43
.origin AOI42
.inputs B2 B1 B A3 A2 A1 A 
.outputs Y 
pmos B2 N5 vdd vdd g 4 4 4
pmos B1 N4 N5 vdd g 3 4 3
pmos B N3 N4 vdd g 2 4 2
pmos A3 Y N3 vdd g 1 4 1
pmos A2 Y N3 vdd g 1 3 1
pmos A1 Y N3 vdd g 1 2 1
pmos A Y N3 vdd g 1 1 1
nmos B2 N3 gnd gnd 1 1 4 -1
nmos B1 N3 gnd gnd 1 1 3 -1
nmos B N3 gnd gnd 1 1 2 -1
nmos A3 N2 gnd gnd 1 4 1 -4
nmos A2 N1 N2 gnd 1 3 1 -3
nmos A1 N N1 gnd 1 2 1 -2
nmos A Y N gnd 1 1 1 -1
.end