0.7
2020.1
May 27 2020
20:09:33
D:/lc3_bram/TopMain.v,1614584272,verilog,,D:/lc3_bram/lc3_bram.srcs/sim_1/new/test.v,,ALU;Boot;Buffer;BufferedUartTX;Controller;DataPath;Memory;Regfile;SimpleBus;Top;UartRX;UartTX;ctrlSigRom,,,,,,,,
D:/lc3_bram/lc3_bram.sim/sim_1/behav/xsim/glbl.v,1590624368,verilog,,,,glbl,,,,,,,,
D:/lc3_bram/lc3_bram.srcs/sim_1/new/test.v,1611471357,verilog,,,,test,,,,,,,,
D:/lc3_bram/lc3_bram.srcs/sources_1/ip/dual_mem/sim/dual_mem.v,1614584646,verilog,,D:/lc3_bram/TopMain.v,,dual_mem,,,,,,,,
