../../PE/src/SystemVerilogCSP.sv
./top_tb.sv
../output/top.sv
../../PE/src/PE.sv
../../PE/src/depacketizer.sv
../../PE/src/split.sv
../../PE/src/special_split.sv
../../PE/src/priority_mux.sv
../../PE/src/copy4.sv
../../PE/src/copy.sv
../../PE/src/conditional_copy.sv
../../PE/src/mac.sv
../../PE/src/spike_residue.sv
../../PE/src/two_input_adder.sv
../../PE/src/merge.sv
../../PE/src/packetizer.sv

../../mesh/design/dummy.sv
../../mesh/design/arbiter.sv 
../../mesh/design/router_reversed.sv 

../../control/design/Allocate.sv
../../control/design/arbiter_14in.sv
../../control/design/arbiter_merge_4in.sv
../../control/design/arbiter_merge.sv
../../control/design/control_unit.sv
../../control/design/Filter_Inst_Generator.sv
../../control/design/Filter_Mem.sv
../../control/design/Ifmap_Inst_Generator.sv
../../control/design/Ifmap_Mem.sv
../../control/design/Inst_FIFO.sv
../../control/design/Instr_Decoder.sv
../../control/design/packetizer_cu.sv
../../control/design/token_buffer.sv


