// Seed: 3897857079
module module_0 (
    output uwire   id_0,
    input  supply0 id_1
);
  supply0 id_3;
  assign id_3 = id_1;
  assign id_3 = id_1;
endmodule
module module_1 (
    output logic id_0,
    output tri id_1,
    input supply1 id_2,
    input tri0 id_3,
    input wor id_4,
    input supply0 id_5,
    output tri0 id_6,
    input tri0 id_7,
    output tri0 id_8,
    output wor id_9,
    input tri1 id_10
);
  initial begin
    id_0 <= #id_7 1;
  end
  module_0(
      id_9, id_7
  );
endmodule
