<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.2"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>AMF-Placer: Get Started</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">AMF-Placer<span id="projectnumber">&#160;0.1</span>
   </div>
   <div id="projectbrief">An Open-Source Analytical Mixed-size FPGA Placer</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.2 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search",'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('_2_get_started.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div><div class="header">
  <div class="headertitle"><div class="title">Get Started </div></div>
</div><!--header-->
<div class="contents">
<div class="textblock"><p ><a class="anchor" id="md_doc_pages__2_getStarted"></a> Here, we will go through some basic steps for users to build the placer and run a placement flow for a new design/device with a new placement configuration:</p><ol type="1">
<li>Build the Placer</li>
<li>Run An Example</li>
<li>Set the Placement Configuration in JSON file</li>
<li>Extract Design Information from Vivado</li>
<li>Extract Device Information from Vivado</li>
<li>(Optional) Load the Output Placement in Vivado</li>
<li>(Optional) Customize the Placement Flow</li>
</ol>
<p ><b>1. Build the Placer</b> First of all, users need to download the project and the command below will download it from GitHub: </p><div class="fragment"><div class="line">git clone https://github.com/zslwyuan/AMF-Placer.git</div>
</div><!-- fragment --><p> We provide a script to build the placer and users can run the following command in the project root directory:</p>
<div class="fragment"><div class="line">./build.sh</div>
</div><!-- fragment --><p >The built executable can be found in the directory "build".</p>
<p ><b>2. Run An Example</b></p>
<p >Below is a command that users can try to run in the "build" directory. It will run the placement flow according to a given JSON configuration, where design/device/paramters are specified.</p>
<div class="fragment"><div class="line">./AMFPlacer ../benchmarks/testConfig/OpenPiton.json</div>
</div><!-- fragment --><p >Users may find that <a class="el" href="class_a_m_f_placer.html" title="AMFPlacer is an analytical mixed-size FPGA placer.">AMFPlacer</a> prints somethings in the terminal and if you are interested in the details of those information, you can find the concrete explanation <a class="el" href="_6_runtime_log.html">here</a>.</p>
<p ><b>3. Set the Placement Configuration in JSON file</b></p>
<p >By checking the content of the JSON file in the command argument above, you may notice the major settings of our placer. Generally, we need to let the placer know where are the data of the design and devices, whether the placer should dump some log text/archieve files for further checking or evaluation, and some parameters related to the algorithms in the placer.</p>
<p >Below, we explain some of the settings. If users target at Xilinx VCU108, users may only need to change the parameters related to the design benchmark, which we mark with [DESIGN]. We also mark others parameters with [DEVICE], [DEBUG] and [PLACER]. Some optional parameters can be disable by commenting out by "//". Please be aware that no matter the value types are string or not, the value should be wrapper by " " as syntax requirement. </p><div class="fragment"><div class="line">{</div>
<div class="line">    <span class="stringliteral">&quot;vivado extracted design information file&quot;</span>: <span class="stringliteral">&quot;&quot;</span> ,<span class="comment">// ==&gt; the location of the design netlist zip file [DESIGN]</span></div>
<div class="line">    <span class="stringliteral">&quot;vivado extracted device information file&quot;</span> : <span class="stringliteral">&quot;&quot;</span> ,<span class="comment">// ==&gt; the location of the device zip file [DEVICE]</span></div>
<div class="line">    <span class="stringliteral">&quot;special pin offset info file&quot;</span>:<span class="stringliteral">&quot;&quot;</span> ,<span class="comment">// ==&gt; the location of a information file indicating the offset of pins relative to the coordinate of the device site. (e.g. PCIE bank spans in a long range) [DEVICE]</span></div>
<div class="line">    <span class="stringliteral">&quot;cellType2fixedAmo file&quot;</span>: <span class="stringliteral">&quot;&quot;</span> ,<span class="comment">//==&gt; the location of a information file indicating the resource demand of each type of design standard cells [DEVICE]</span></div>
<div class="line">    <span class="stringliteral">&quot;cellType2sharedCellType file&quot;</span>: <span class="stringliteral">&quot;&quot;</span> ,<span class="comment">// ==&gt; the location of a information file indicating the resource demand of each type of design standard cells [DEVICE]</span></div>
<div class="line">    <span class="stringliteral">&quot;sharedCellType2BELtype file&quot;</span>: <span class="stringliteral">&quot;&quot;</span> ,<span class="comment">// ==&gt; the location of a information file indicating the DeviceSite/DeviceBEL demand of each type of design standard cells [DEVICE]</span></div>
<div class="line">    <span class="stringliteral">&quot;mergedSharedCellType2sharedCellType&quot;</span>: <span class="stringliteral">&quot;&quot;</span> ,<span class="comment">// ==&gt; the location of a information file indicating how some types of standard cells can be mapped different types of BEL slots in different types of DeviceSite [DEVICE]</span></div>
<div class="line">    <span class="stringliteral">&quot;unpredictable macro file&quot;</span>: <span class="stringliteral">&quot;&quot;</span> ,<span class="comment">//==&gt; the location of a information file indicating some macros which cannot be identified by AMF-Placer which we can detect in Vivado [DESIGN]</span></div>
<div class="line">    <span class="stringliteral">&quot;fixed units file&quot;</span>: <span class="stringliteral">&quot;&quot;</span> ,<span class="comment">// ==&gt; the location of a information file indicating some elements, locations of which are fixed on the device [DESIGN]</span></div>
<div class="line">    <span class="stringliteral">&quot;clock file&quot;</span>: <span class="stringliteral">&quot;&quot;</span> ,<span class="comment">//==&gt;  (Optional) the location of a information file indicating the clock driver pins in the design [DESIGN]</span></div>
<div class="line">    <span class="stringliteral">&quot;designCluster&quot;</span>:  <span class="stringliteral">&quot;&quot;</span> ,<span class="comment">//==&gt; (Optional) the location of a information file indicating some user-defined clusters for optimization [DESIGN]</span></div>
<div class="line">    <span class="stringliteral">&quot;Dump Cluster file&quot;</span>: <span class="stringliteral">&quot;&quot;</span> ,<span class="comment">// ==&gt; (Optional) the location where the information of clusters generated by initial partitioning should be dumped. [DEBUG]</span></div>
<div class="line">    <span class="stringliteral">&quot;Dump Cluster Simulated Annealig file&quot;</span>: <span class="stringliteral">&quot;&quot;</span>, <span class="comment">// ==&gt; (Optional) the location where the trace of the SA procedure should be dumped. [DEBUG]</span></div>
<div class="line">    <span class="comment">// &quot;DumpCLBLegalization&quot; :&quot;&quot; ,// ==&gt; (Optional) the location where the information of CLB legalization should be dumped. [DEBUG]</span></div>
<div class="line">    <span class="comment">// &quot;SLICEL_LUT&quot;:  ==&gt; (Optional) the location where the information of SLICEL_LUT density should be dumped. [DEBUG]</span></div>
<div class="line">    <span class="comment">// &quot;DumpLUTFFCoordTrace&quot;:&quot;&quot; //  ==&gt; (Optional) the location where the trace of LUT/FF coordinate change should be dumped. [DEBUG]</span></div>
<div class="line">    <span class="comment">// &quot;DumpCARRYCoordTrace&quot;:&quot;&quot; ,// ==&gt; (Optional) the location where the trace of CARRY coordinate change should be dumped. [DEBUG]</span></div>
<div class="line">    <span class="comment">// &quot;Dump MacroDensity&quot;:&quot;&quot; ,// ==&gt; (Optional) the location where the trace of macros coordinate change should be dumped. [DEBUG]</span></div>
<div class="line">    <span class="comment">// &quot;Dump Cell Density&quot;:&quot;&quot; ,// ==&gt; (Optional) the location where the trace of standard cells coordinate change should be dumped. [DEBUG]</span></div>
<div class="line">    <span class="comment">// &quot;DumpLUTCoordTrace&quot;: &quot;&quot; ,//==&gt; (Optional) the location where the trace of LUT coordinate change should be dumped. [DEBUG]</span></div>
<div class="line">    <span class="comment">// &quot;DumpDSPCoordTrace&quot;:&quot;&quot; ,// ==&gt; (Optional) the location where the trace of DSP coordinate change should be dumped. [DEBUG]</span></div>
<div class="line">    <span class="comment">// &quot;DumpFFCoordTrace&quot;: &quot;&quot; ,// ==&gt; (Optional) the location where the trace of FF coordinate change should be dumped. [DEBUG]</span></div>
<div class="line">    <span class="comment">// &quot;DumpAllCoordTrace&quot; : &quot;&quot; ,// ==&gt; (Optional) the location where the trace of All elements&#39; coordinate change should be dumped. [DEBUG]</span></div>
<div class="line">    <span class="stringliteral">&quot;GlobalPlacerPrintHPWL&quot;</span>: <span class="stringliteral">&quot;&quot;</span> ,<span class="comment">// ==&gt; (Optional) indicate whether print out the detailed changes of HPWL during global placement. [DEBUG]</span></div>
<div class="line">    <span class="stringliteral">&quot;DumpCLBPacking&quot;</span> : <span class="stringliteral">&quot;&quot;</span> ,<span class="comment">// ==&gt; (Optional) indicate where to dump the information of CLB packing</span></div>
<div class="line">    <span class="stringliteral">&quot;DumpLUTFFPair&quot;</span>: <span class="stringliteral">&quot;&quot;</span> ,<span class="comment">// ==&gt; (Optional) indicate where to dump the information of LUT-FF pairing</span></div>
<div class="line">    <span class="stringliteral">&quot;DumpClockUtilization&quot;</span>: <span class="stringliteral">&quot;&quot;</span> ,<span class="comment">// ==&gt; (Optional) indicate whether print out the detailed changes of clock utilization [DEBUG]</span></div>
<div class="line">    <span class="comment">// &quot;DumpMacroLegalization&quot; : &quot;&quot; ,// ==&gt; (Optional) indicate where print out macro legalization information [DEBUG]</span></div>
<div class="line">    <span class="comment">// &quot;MacroLegalizationVerbose&quot; : &quot;&quot; ,//==&gt; (Optional:default &quot;false&quot;) indicate whether print out DSP/BRAM macro legalization information during runtime [DEBUG]</span></div>
<div class="line">    <span class="comment">// &quot;CLBLegalizationVerbose&quot; :  &quot;&quot; ,//==&gt; (Optional:default &quot;false&quot;) indicate whether print out CLB legalization information during runtime [DEBUG]</span></div>
<div class="line">    <span class="stringliteral">&quot;Simulated Annealing restartNum&quot;</span>:<span class="stringliteral">&quot;&quot;</span>, <span class="comment">//  ==&gt; a number indicate how many times the SA procedure should restart [PLACER]</span></div>
<div class="line">    <span class="stringliteral">&quot;Simulated Annealing IterNum&quot;</span>: <span class="stringliteral">&quot;&quot;</span> ,<span class="comment">// ==&gt; a number indicate the total iteration number the SA procedure should conduct [PLACER]</span></div>
<div class="line">    <span class="comment">// &quot;RandomInitialPlacement&quot; :&quot;&quot; //  ==&gt; (Optional:default &quot;false&quot;) indicate whether the initial placement is randomly generated [PLACER]</span></div>
<div class="line">    <span class="stringliteral">&quot;DrawNetAfterEachIteration&quot;</span>:  <span class="stringliteral">&quot;&quot;</span> ,<span class="comment">//==&gt; (Optional:default &quot;false&quot;) indicate whether use OpenGL to draw the nets after each iteration of SA procedure [PLACER]</span></div>
<div class="line">    <span class="stringliteral">&quot;PseudoNetWeight&quot;</span>: <span class="stringliteral">&quot;&quot;</span> ,<span class="comment">//==&gt; indicate the initial pseudo net weight which controls the placer convergence speed. [PLACER]</span></div>
<div class="line">    <span class="stringliteral">&quot;GlobalPlacementIteration&quot;</span>: <span class="stringliteral">&quot;&quot;</span> ,<span class="comment">//==&gt; indicate the total number of the global placement iterations [PLACER]</span></div>
<div class="line">    <span class="stringliteral">&quot;clockRegionXNum&quot;</span>:<span class="stringliteral">&quot;&quot;</span> ,<span class="comment">// ==&gt; indicate how many clock region in a row on the device [DEVICE]</span></div>
<div class="line">    <span class="stringliteral">&quot;clockRegionYNum&quot;</span>:  <span class="stringliteral">&quot;&quot;</span> ,<span class="comment">//==&gt; indicate how many clock region in a column on the device [DEVICE]</span></div>
<div class="line">    <span class="stringliteral">&quot;clockRegionDSPNum&quot;</span>: <span class="stringliteral">&quot;&quot;</span> ,<span class="comment">//==&gt; indicate the threshold number of DSPs in a clock region during initial SA placement [PLACER]</span></div>
<div class="line">    <span class="stringliteral">&quot;clockRegionBRAMNum&quot;</span>: <span class="stringliteral">&quot;&quot;</span> ,<span class="comment">//==&gt; indicate the threshold number of BRAMs in a clock region during initial SA placement [PLACER]</span></div>
<div class="line">    <span class="stringliteral">&quot;jobs&quot;</span>: <span class="stringliteral">&quot;&quot;</span> ,<span class="comment">// ==&gt; indicate the parallelism of the placer [PLACER]</span></div>
<div class="line">    <span class="stringliteral">&quot;y2xRatio&quot;</span>: <span class="stringliteral">&quot;&quot;</span> ,<span class="comment">// ==&gt; indicate the weight of Y routing net compared to X routing net [PLACER]</span></div>
<div class="line">    <span class="stringliteral">&quot;ClusterPlacerVerbose&quot;</span>: <span class="stringliteral">&quot;&quot;</span> ,<span class="comment">//==&gt; (Optional:default &quot;false&quot;) indicate whether the SA cluster placer print outs detailed information during runtime [DEBUG]</span></div>
<div class="line">    <span class="stringliteral">&quot;GlobalPlacerVerbose&quot;</span>:  <span class="stringliteral">&quot;&quot;</span> ,<span class="comment">//==&gt; (Optional:default &quot;false&quot;) indicate whether the global placer print outs detailed information during runtime [DEBUG]</span></div>
<div class="line">    <span class="stringliteral">&quot;DirectMacroLegalize&quot;</span>: <span class="stringliteral">&quot;&quot;</span> ,<span class="comment">//==&gt; (Optional:default &quot;false&quot;) indicate whether AMFPlacer use direct macro legalization instread of the progressive legalization (2-phase legalization)</span></div>
<div class="line">    <span class="comment">// &quot;SpreaderSimpleExpland&quot;:  &quot;&quot; ,//==&gt; (Optional:default &quot;false&quot;) indicate whether the cell spreader finds the cell spreading window in a simple approach [PLACER]</span></div>
<div class="line">    <span class="comment">// &quot;pseudoNetWeightConsiderNetNum&quot; : &quot;&quot; ,// ==&gt; (Optional:default &quot;true&quot;) indicate whether the wirelength optimizer considers the interconnection density for psuedo net weight [PLACER]</span></div>
<div class="line">    <span class="comment">// &quot;disableSpreadingConvergeRatio&quot; :&quot;&quot; ,// ==&gt; (Optional:default &quot;false&quot;) indicate whether the cell spreader utilizes forget-rate-based cell spreading location update [PLACER]</span></div>
<div class="line">    <span class="stringliteral">&quot;drawClusters&quot;</span>: <span class="stringliteral">&quot;&quot;</span> ,<span class="comment">//==&gt; (Optional:default &quot;false&quot;) indicate whether the SA placer draws the cluster placement with OpenGL [DEBUG]</span></div>
<div class="line">    <span class="stringliteral">&quot;MKL&quot;</span>: <span class="stringliteral">&quot;&quot;</span> ,<span class="comment">//==&gt; (Optional:default &quot;false&quot;) indicate whether wirelength optimizer is based on MKL library when using OSQP placer, which can set constraints for the quadratic model [PLACER]</span></div>
<div class="line">    <span class="stringliteral">&quot;dumpDirectory&quot;</span>: <span class="stringliteral">&quot;&quot;</span> ,<span class="comment">//==&gt; indicate where the &quot;DUMP&quot; files should be located. [PLACER]</span></div>
<div class="line">    <span class="comment">//&quot;useUnconstrainedCG&quot; : &quot;&quot; ,// ==&gt;(Optional:default &quot;true&quot;) indicate whether wirelength optimizer uses Eigen3, which cannot set constraints, to solve the quadratic problem. If false, OSQP solver which can set constraints for the quadratic model, will be involved to replace Eigen3. [PLACER]</span></div>
<div class="line">}</div>
</div><!-- fragment --><p ><b>4. Extract Design Information from Vivado</b> Users can go through the following steps to extract the information of specific designs. Please note that we have provide a set of benchmarks for VCU108 which can be found in "benchmarks/VCU108/design". Please note that for a design, you can go through this extraction flow just ONE TIME. You DON'T need to do this every time your run <a class="el" href="class_a_m_f_placer.html" title="AMFPlacer is an analytical mixed-size FPGA placer.">AMFPlacer</a>.</p>
<ul>
<li>a. Please ensure that your design has sucessfully gone through the general Vivado flow to "Generate Bistream". In this way, Vivado will check your design to avoid some bugs in frond-end design stages, and meanwhile we can extrat information of your design, even part of which are some of them are blackbox IPs in Vivado, from the "Implemented Design" which has gone through the placement and routing of Vivado.</li>
<li>b. Open the Tcl script "benchmarks/vivadoScripts/extractDesignInfo.tcl" in the project directory where you can find the below content at the beginning and modify them according to the comments suggesting. <div class="fragment"><div class="line"># replace this with the name for your benchmark</div>
<div class="line">set benchmarkName &quot;OpenPiton&quot; </div>
<div class="line"># replace this path with your one to specify where to store the files of extracted data</div>
<div class="line">set targetFolderPath &quot;/home/tingyuan/tmpFiles/&quot; </div>
</div><!-- fragment --></li>
<li>c. Open your design in Vivado and "Open Implemented Design" and execut the command below in the Tcl console of Vivado. It might take tens of minutes or ~1hour to finish the extraction due to the slow Tcl execution related to strings and IOs in Vivado. <div class="fragment"><div class="line"># replace XXXXX to indicate where your AMFPlacer is located.</div>
<div class="line">source XXXXX/AMF-Placer/benchmarks/vivadoScripts/extractDesignInfo.tcl</div>
</div><!-- fragment --></li>
<li>d. Finally, you should be able to find the extracted files in target folder path set by you. Below is an example showing the generated files for OpenPiton:</li>
</ul>
<center> <img src="designFiles.png" alt="Design Files" align="center" title="Design Files" width="300" class="inline"/> </center><p ><b>5. Extract Device Information from Vivado</b> Users can go through the following steps to extract the information of specific device in Vivado. Please note that we have provided device information for VCU108 which can be found in "benchmarks/VCU108/device". Please note that for a device, you can go through this extraction flow just ONE TIME. You DON'T need to do this every time your run <a class="el" href="class_a_m_f_placer.html" title="AMFPlacer is an analytical mixed-size FPGA placer.">AMFPlacer</a>.</p>
<ul>
<li>a. Please ensure that your Vivado has the license for the specific device, so you can open the Device window by clicking on the top bar "Window-&gt;Device"</li>
<li>b. Open the Tcl script "benchmarks/vivadoScripts/extractDeviceInfo.tcl" in the project directory where you can find the below content at the beginning and modify them according to the comments suggesting. <div class="fragment"><div class="line"># replace this with the name for your device</div>
<div class="line">set deviceName &quot;VCU108&quot; </div>
<div class="line"># replace this path with your one to specify where to store the files of extracted data</div>
<div class="line">set targetFolderPath &quot;/home/tingyuan/tmpFiles/&quot; </div>
</div><!-- fragment --></li>
<li>c. Open your design of your target device or just create empty project of the target device. Open the Device window by clicking on the top bar "Window-&gt;Device" and execut the command below in the Tcl console of Vivado. It might take tens of minutes or 6 hours to finish the extraction due to the slow Tcl execution (get_site_pins is SOOOO slow...) related to strings and IOs in Vivado. (You can run the script at night and go to bed ealier..) <div class="fragment"><div class="line"># replace XXXXX to indicate where your AMFPlacer is located.</div>
<div class="line">source XXXXX/AMF-Placer/benchmarks/vivadoScripts/extractDeviceInfo.tcl</div>
</div><!-- fragment --></li>
<li>d. Finally, you should be able to find the extracted files in target folder path set by you. Below is an example showing the generated files for VCU108:</li>
</ul>
<center> <img src="deviceFiles.png" alt="Device Files" align="center" title="Device Files" width="300" class="inline"/> </center><p >Please note that since the exact location of the extracted site/BEL/pins are not provided, the Tcl script uses a Python script to map the sites/BEL/pin to specifc location based on their names and hierarchy. If users change their target devices from VCU108 or Xilinx Ultrascale Series products, they might need to change the Python script to adapt to some other FPGA architectures.</p>
<p ><b>6. Load the Output Placement in Vivado</b> After the placemnt completes, a Tcl file will be generated in the directory specified by "dumpDirectory" in the JSON configuration file. Currently, the mentioned Tcl file is named "DumpCLBPacking-first-0.tcl" since it is dumped by the <a class="el" href="class_parallel_c_l_b_packer.html" title="ParallelCLBPacker will finally pack LUT/FF/MUX/CARRY elements into legal CLB sites in a parallel appr...">ParallelCLBPacker</a>.</p>
<p >You can go through the following steps to load the <a class="el" href="class_a_m_f_placer.html" title="AMFPlacer is an analytical mixed-size FPGA placer.">AMFPlacer</a> result into Vivado Implementation.</p>
<ul>
<li>a. Please ensure that your Vivado has the license for the specific device, so you can open the Device window by clicking on the top bar "Window-&gt;Device"</li>
<li>b. Open your design in Vivado and click on "Open Implemented Design" in the flow navigator and execut the command below in the Tcl console of Vivado.</li>
</ul>
<div class="fragment"><div class="line"># replace XXXXX with the path specified by the &quot;dumpDirectory&quot; you specified in the configuration files.</div>
<div class="line">source XXXXX/DumpCLBPacking-first-0.tcl</div>
</div><!-- fragment --><ul>
<li>c. Then you can wait until the placement and routing finish. The Tcl script will clear the Vivado placement result and packing information, which might take ~10 minutes for medium-size designs (50% resource). Then it will place the cells according to the <a class="el" href="class_a_m_f_placer.html" title="AMFPlacer is an analytical mixed-size FPGA placer.">AMFPlacer</a> result, which might take ~20 minutes for medium-size designs (50% resource). Finally, it will call Vivado Placer to verify <a class="el" href="class_a_m_f_placer.html" title="AMFPlacer is an analytical mixed-size FPGA placer.">AMFPlacer</a>'s placement, handle a small number (tens) of Xilinx primitive cells (e.g., the clock buffer placement) and do routing.</li>
</ul>
<p >Below is a screenshot when the <a class="el" href="class_a_m_f_placer.html" title="AMFPlacer is an analytical mixed-size FPGA placer.">AMFPlacer</a>'s placement is loading on Vivado. The orange blocks means the cells are placed are set fixed on the device.</p>
<center> <img src="loadPlacement.png" alt="AMFPlacer's placement is loading on Vivado" align="center" title="AMFPlacer&apos;s placement is loading on Vivado" width="400" class="inline"/> </center><p >For users' testing and exploration, we provide the Vivado projects of the benchmarks with post-implementation designs on Google Drive (size of each &gt;100MB): <a href="https://drive.google.com/file/d/13U1_KWOpeKypX7Shvv48bBdxAZ_d1ZU0/view?usp=sharing">OpenPiton</a>, <a href="https://drive.google.com/file/d/1Dp1nL9KYuBgBjU2-1eL3IzYpl4OFD7As/view?usp=sharing">MiniMap2</a>, and loading...</p>
<p >Users can directly open the .xpr file with Vivado. There might be some warnings because your Vivado version is not matched with the IP cores in the design. Please ignore them and do not update the ip core or re-synthesis because these operations will change the netlist. Users can directly "Open Implemented Design" and source the tcl file generated by AMF-Placer.</p>
<center> <img src="openImpl.png" alt="openImpled Design" align="center" title="openImpled Design" width="400" class="inline"/> </center> </div></div><!-- contents -->
</div><!-- PageDoc -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.2 </li>
  </ul>
</div>
</body>
</html>
