
tu_rev2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004358  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000b0  08004418  08004418  00014418  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080044c8  080044c8  00020028  2**0
                  CONTENTS
  4 .ARM          00000000  080044c8  080044c8  00020028  2**0
                  CONTENTS
  5 .preinit_array 00000000  080044c8  080044c8  00020028  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  080044c8  080044c8  000144c8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080044d0  080044d0  000144d0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000028  20000000  080044d4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000004e0  20000028  080044fc  00020028  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000508  080044fc  00020508  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020028  2**0
                  CONTENTS, READONLY
 12 .debug_info   00006c56  00000000  00000000  00020050  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000018d5  00000000  00000000  00026ca6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000006f0  00000000  00000000  00028580  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000628  00000000  00000000  00028c70  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0000fc70  00000000  00000000  00029298  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00008cf6  00000000  00000000  00038f08  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00057fa2  00000000  00000000  00041bfe  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00099ba0  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001720  00000000  00000000  00099bf0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000028 	.word	0x20000028
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08004400 	.word	0x08004400

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	2000002c 	.word	0x2000002c
 8000104:	08004400 	.word	0x08004400

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			; (mov r8, r8)

08000220 <_ZN2TsC1Ev>:
#include "Ts.h"

Ts::Ts() {
 8000220:	b5b0      	push	{r4, r5, r7, lr}
 8000222:	b082      	sub	sp, #8
 8000224:	af00      	add	r7, sp, #0
 8000226:	6078      	str	r0, [r7, #4]
 8000228:	687b      	ldr	r3, [r7, #4]
 800022a:	2403      	movs	r4, #3
 800022c:	001d      	movs	r5, r3
 800022e:	2c00      	cmp	r4, #0
 8000230:	db05      	blt.n	800023e <_ZN2TsC1Ev+0x1e>
 8000232:	0028      	movs	r0, r5
 8000234:	f000 f80d 	bl	8000252 <_ZN2Ts3PinC1Ev>
 8000238:	3508      	adds	r5, #8
 800023a:	3c01      	subs	r4, #1
 800023c:	e7f7      	b.n	800022e <_ZN2TsC1Ev+0xe>
 800023e:	687b      	ldr	r3, [r7, #4]
 8000240:	3320      	adds	r3, #32
 8000242:	0018      	movs	r0, r3
 8000244:	f000 f805 	bl	8000252 <_ZN2Ts3PinC1Ev>

}
 8000248:	687b      	ldr	r3, [r7, #4]
 800024a:	0018      	movs	r0, r3
 800024c:	46bd      	mov	sp, r7
 800024e:	b002      	add	sp, #8
 8000250:	bdb0      	pop	{r4, r5, r7, pc}

08000252 <_ZN2Ts3PinC1Ev>:

Ts::Pin::Pin() {
 8000252:	b580      	push	{r7, lr}
 8000254:	b082      	sub	sp, #8
 8000256:	af00      	add	r7, sp, #0
 8000258:	6078      	str	r0, [r7, #4]
	this->port = GPIOA;
 800025a:	687b      	ldr	r3, [r7, #4]
 800025c:	2290      	movs	r2, #144	; 0x90
 800025e:	05d2      	lsls	r2, r2, #23
 8000260:	601a      	str	r2, [r3, #0]
	this->pin = 0;
 8000262:	687b      	ldr	r3, [r7, #4]
 8000264:	2200      	movs	r2, #0
 8000266:	711a      	strb	r2, [r3, #4]
}
 8000268:	687b      	ldr	r3, [r7, #4]
 800026a:	0018      	movs	r0, r3
 800026c:	46bd      	mov	sp, r7
 800026e:	b002      	add	sp, #8
 8000270:	bd80      	pop	{r7, pc}

08000272 <_ZN2Ts3Pin6setValEP12GPIO_TypeDefh>:

void Ts::Pin::setVal(GPIO_TypeDef *port, uint8_t pin) {
 8000272:	b580      	push	{r7, lr}
 8000274:	b084      	sub	sp, #16
 8000276:	af00      	add	r7, sp, #0
 8000278:	60f8      	str	r0, [r7, #12]
 800027a:	60b9      	str	r1, [r7, #8]
 800027c:	1dfb      	adds	r3, r7, #7
 800027e:	701a      	strb	r2, [r3, #0]
	this->port = port;
 8000280:	68fb      	ldr	r3, [r7, #12]
 8000282:	68ba      	ldr	r2, [r7, #8]
 8000284:	601a      	str	r2, [r3, #0]
	this->pin = pin;
 8000286:	68fb      	ldr	r3, [r7, #12]
 8000288:	1dfa      	adds	r2, r7, #7
 800028a:	7812      	ldrb	r2, [r2, #0]
 800028c:	711a      	strb	r2, [r3, #4]
}
 800028e:	46c0      	nop			; (mov r8, r8)
 8000290:	46bd      	mov	sp, r7
 8000292:	b004      	add	sp, #16
 8000294:	bd80      	pop	{r7, pc}

08000296 <_ZN2Ts3Pin7getPortEv>:

GPIO_TypeDef* Ts::Pin::getPort() {
 8000296:	b580      	push	{r7, lr}
 8000298:	b082      	sub	sp, #8
 800029a:	af00      	add	r7, sp, #0
 800029c:	6078      	str	r0, [r7, #4]
	return this->port;
 800029e:	687b      	ldr	r3, [r7, #4]
 80002a0:	681b      	ldr	r3, [r3, #0]
}
 80002a2:	0018      	movs	r0, r3
 80002a4:	46bd      	mov	sp, r7
 80002a6:	b002      	add	sp, #8
 80002a8:	bd80      	pop	{r7, pc}

080002aa <_ZN2Ts3Pin6getPinEv>:
uint8_t Ts::Pin::getPin() {
 80002aa:	b580      	push	{r7, lr}
 80002ac:	b082      	sub	sp, #8
 80002ae:	af00      	add	r7, sp, #0
 80002b0:	6078      	str	r0, [r7, #4]
	return this->pin;
 80002b2:	687b      	ldr	r3, [r7, #4]
 80002b4:	791b      	ldrb	r3, [r3, #4]
}
 80002b6:	0018      	movs	r0, r3
 80002b8:	46bd      	mov	sp, r7
 80002ba:	b002      	add	sp, #8
 80002bc:	bd80      	pop	{r7, pc}

080002be <_ZN2Ts5setSwEP12GPIO_TypeDefhS1_hS1_hS1_h>:

void Ts::setSw (GPIO_TypeDef* port0, uint8_t pin0, GPIO_TypeDef* port1, uint8_t pin1, GPIO_TypeDef* port2, uint8_t pin2, GPIO_TypeDef* port3, uint8_t pin3) {
 80002be:	b580      	push	{r7, lr}
 80002c0:	b084      	sub	sp, #16
 80002c2:	af00      	add	r7, sp, #0
 80002c4:	60f8      	str	r0, [r7, #12]
 80002c6:	60b9      	str	r1, [r7, #8]
 80002c8:	603b      	str	r3, [r7, #0]
 80002ca:	1dfb      	adds	r3, r7, #7
 80002cc:	701a      	strb	r2, [r3, #0]
	this->sw[0].setVal(port0, pin0);
 80002ce:	68f8      	ldr	r0, [r7, #12]
 80002d0:	1dfb      	adds	r3, r7, #7
 80002d2:	781a      	ldrb	r2, [r3, #0]
 80002d4:	68bb      	ldr	r3, [r7, #8]
 80002d6:	0019      	movs	r1, r3
 80002d8:	f7ff ffcb 	bl	8000272 <_ZN2Ts3Pin6setValEP12GPIO_TypeDefh>
	this->sw[1].setVal(port1, pin1);
 80002dc:	68fb      	ldr	r3, [r7, #12]
 80002de:	3308      	adds	r3, #8
 80002e0:	0018      	movs	r0, r3
 80002e2:	2318      	movs	r3, #24
 80002e4:	18fb      	adds	r3, r7, r3
 80002e6:	781a      	ldrb	r2, [r3, #0]
 80002e8:	683b      	ldr	r3, [r7, #0]
 80002ea:	0019      	movs	r1, r3
 80002ec:	f7ff ffc1 	bl	8000272 <_ZN2Ts3Pin6setValEP12GPIO_TypeDefh>
	this->sw[2].setVal(port2, pin2);
 80002f0:	68fb      	ldr	r3, [r7, #12]
 80002f2:	3310      	adds	r3, #16
 80002f4:	0018      	movs	r0, r3
 80002f6:	2320      	movs	r3, #32
 80002f8:	18fb      	adds	r3, r7, r3
 80002fa:	781a      	ldrb	r2, [r3, #0]
 80002fc:	69fb      	ldr	r3, [r7, #28]
 80002fe:	0019      	movs	r1, r3
 8000300:	f7ff ffb7 	bl	8000272 <_ZN2Ts3Pin6setValEP12GPIO_TypeDefh>
	this->sw[3].setVal(port3, pin3);
 8000304:	68fb      	ldr	r3, [r7, #12]
 8000306:	3318      	adds	r3, #24
 8000308:	0018      	movs	r0, r3
 800030a:	2328      	movs	r3, #40	; 0x28
 800030c:	18fb      	adds	r3, r7, r3
 800030e:	781a      	ldrb	r2, [r3, #0]
 8000310:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000312:	0019      	movs	r1, r3
 8000314:	f7ff ffad 	bl	8000272 <_ZN2Ts3Pin6setValEP12GPIO_TypeDefh>
}
 8000318:	46c0      	nop			; (mov r8, r8)
 800031a:	46bd      	mov	sp, r7
 800031c:	b004      	add	sp, #16
 800031e:	bd80      	pop	{r7, pc}

08000320 <_ZN2Ts6setOutEP12GPIO_TypeDefh>:

void Ts::setOut (GPIO_TypeDef* port, uint8_t pin) {
 8000320:	b580      	push	{r7, lr}
 8000322:	b084      	sub	sp, #16
 8000324:	af00      	add	r7, sp, #0
 8000326:	60f8      	str	r0, [r7, #12]
 8000328:	60b9      	str	r1, [r7, #8]
 800032a:	1dfb      	adds	r3, r7, #7
 800032c:	701a      	strb	r2, [r3, #0]
	this->out.setVal(port, pin);
 800032e:	68fb      	ldr	r3, [r7, #12]
 8000330:	3320      	adds	r3, #32
 8000332:	0018      	movs	r0, r3
 8000334:	1dfb      	adds	r3, r7, #7
 8000336:	781a      	ldrb	r2, [r3, #0]
 8000338:	68bb      	ldr	r3, [r7, #8]
 800033a:	0019      	movs	r1, r3
 800033c:	f7ff ff99 	bl	8000272 <_ZN2Ts3Pin6setValEP12GPIO_TypeDefh>
}
 8000340:	46c0      	nop			; (mov r8, r8)
 8000342:	46bd      	mov	sp, r7
 8000344:	b004      	add	sp, #16
 8000346:	bd80      	pop	{r7, pc}

08000348 <_ZN2Ts9setPinNumEh>:

void Ts::setPinNum(uint8_t num) {
 8000348:	b580      	push	{r7, lr}
 800034a:	b082      	sub	sp, #8
 800034c:	af00      	add	r7, sp, #0
 800034e:	6078      	str	r0, [r7, #4]
 8000350:	000a      	movs	r2, r1
 8000352:	1cfb      	adds	r3, r7, #3
 8000354:	701a      	strb	r2, [r3, #0]
	this->pinNum = num;
 8000356:	687b      	ldr	r3, [r7, #4]
 8000358:	1cfa      	adds	r2, r7, #3
 800035a:	2128      	movs	r1, #40	; 0x28
 800035c:	7812      	ldrb	r2, [r2, #0]
 800035e:	545a      	strb	r2, [r3, r1]
}
 8000360:	46c0      	nop			; (mov r8, r8)
 8000362:	46bd      	mov	sp, r7
 8000364:	b002      	add	sp, #8
 8000366:	bd80      	pop	{r7, pc}

08000368 <_ZN2Ts6selectEv>:

void Ts::select() {
 8000368:	b590      	push	{r4, r7, lr}
 800036a:	b083      	sub	sp, #12
 800036c:	af00      	add	r7, sp, #0
 800036e:	6078      	str	r0, [r7, #4]
	switch (this->pinNum) {
 8000370:	687b      	ldr	r3, [r7, #4]
 8000372:	2228      	movs	r2, #40	; 0x28
 8000374:	5c9b      	ldrb	r3, [r3, r2]
 8000376:	2b0f      	cmp	r3, #15
 8000378:	d900      	bls.n	800037c <_ZN2Ts6selectEv+0x14>
 800037a:	e245      	b.n	8000808 <_ZN2Ts6selectEv+0x4a0>
 800037c:	009a      	lsls	r2, r3, #2
 800037e:	4be2      	ldr	r3, [pc, #904]	; (8000708 <_ZN2Ts6selectEv+0x3a0>)
 8000380:	18d3      	adds	r3, r2, r3
 8000382:	681b      	ldr	r3, [r3, #0]
 8000384:	469f      	mov	pc, r3
	case 1:
		this->sw[0].getPort()->BSRR = (1 << this->sw[0].getPin());
 8000386:	687b      	ldr	r3, [r7, #4]
 8000388:	0018      	movs	r0, r3
 800038a:	f7ff ff8e 	bl	80002aa <_ZN2Ts3Pin6getPinEv>
 800038e:	0003      	movs	r3, r0
 8000390:	001a      	movs	r2, r3
 8000392:	2301      	movs	r3, #1
 8000394:	4093      	lsls	r3, r2
 8000396:	001c      	movs	r4, r3
 8000398:	687b      	ldr	r3, [r7, #4]
 800039a:	0018      	movs	r0, r3
 800039c:	f7ff ff7b 	bl	8000296 <_ZN2Ts3Pin7getPortEv>
 80003a0:	0003      	movs	r3, r0
 80003a2:	0022      	movs	r2, r4
 80003a4:	619a      	str	r2, [r3, #24]
		break;
 80003a6:	e22f      	b.n	8000808 <_ZN2Ts6selectEv+0x4a0>
	case 2:
		this->sw[1].getPort()->BSRR = (1 << this->sw[1].getPin());
 80003a8:	687b      	ldr	r3, [r7, #4]
 80003aa:	3308      	adds	r3, #8
 80003ac:	0018      	movs	r0, r3
 80003ae:	f7ff ff7c 	bl	80002aa <_ZN2Ts3Pin6getPinEv>
 80003b2:	0003      	movs	r3, r0
 80003b4:	001a      	movs	r2, r3
 80003b6:	2301      	movs	r3, #1
 80003b8:	4093      	lsls	r3, r2
 80003ba:	001c      	movs	r4, r3
 80003bc:	687b      	ldr	r3, [r7, #4]
 80003be:	3308      	adds	r3, #8
 80003c0:	0018      	movs	r0, r3
 80003c2:	f7ff ff68 	bl	8000296 <_ZN2Ts3Pin7getPortEv>
 80003c6:	0003      	movs	r3, r0
 80003c8:	0022      	movs	r2, r4
 80003ca:	619a      	str	r2, [r3, #24]
		break;
 80003cc:	e21c      	b.n	8000808 <_ZN2Ts6selectEv+0x4a0>
	case 3:
		this->sw[0].getPort()->BSRR = (1 << this->sw[0].getPin());
 80003ce:	687b      	ldr	r3, [r7, #4]
 80003d0:	0018      	movs	r0, r3
 80003d2:	f7ff ff6a 	bl	80002aa <_ZN2Ts3Pin6getPinEv>
 80003d6:	0003      	movs	r3, r0
 80003d8:	001a      	movs	r2, r3
 80003da:	2301      	movs	r3, #1
 80003dc:	4093      	lsls	r3, r2
 80003de:	001c      	movs	r4, r3
 80003e0:	687b      	ldr	r3, [r7, #4]
 80003e2:	0018      	movs	r0, r3
 80003e4:	f7ff ff57 	bl	8000296 <_ZN2Ts3Pin7getPortEv>
 80003e8:	0003      	movs	r3, r0
 80003ea:	0022      	movs	r2, r4
 80003ec:	619a      	str	r2, [r3, #24]
		this->sw[1].getPort()->BSRR = (1 << this->sw[1].getPin());
 80003ee:	687b      	ldr	r3, [r7, #4]
 80003f0:	3308      	adds	r3, #8
 80003f2:	0018      	movs	r0, r3
 80003f4:	f7ff ff59 	bl	80002aa <_ZN2Ts3Pin6getPinEv>
 80003f8:	0003      	movs	r3, r0
 80003fa:	001a      	movs	r2, r3
 80003fc:	2301      	movs	r3, #1
 80003fe:	4093      	lsls	r3, r2
 8000400:	001c      	movs	r4, r3
 8000402:	687b      	ldr	r3, [r7, #4]
 8000404:	3308      	adds	r3, #8
 8000406:	0018      	movs	r0, r3
 8000408:	f7ff ff45 	bl	8000296 <_ZN2Ts3Pin7getPortEv>
 800040c:	0003      	movs	r3, r0
 800040e:	0022      	movs	r2, r4
 8000410:	619a      	str	r2, [r3, #24]
		break;
 8000412:	e1f9      	b.n	8000808 <_ZN2Ts6selectEv+0x4a0>
	case 4:
		this->sw[2].getPort()->BSRR = (1 << this->sw[2].getPin());
 8000414:	687b      	ldr	r3, [r7, #4]
 8000416:	3310      	adds	r3, #16
 8000418:	0018      	movs	r0, r3
 800041a:	f7ff ff46 	bl	80002aa <_ZN2Ts3Pin6getPinEv>
 800041e:	0003      	movs	r3, r0
 8000420:	001a      	movs	r2, r3
 8000422:	2301      	movs	r3, #1
 8000424:	4093      	lsls	r3, r2
 8000426:	001c      	movs	r4, r3
 8000428:	687b      	ldr	r3, [r7, #4]
 800042a:	3310      	adds	r3, #16
 800042c:	0018      	movs	r0, r3
 800042e:	f7ff ff32 	bl	8000296 <_ZN2Ts3Pin7getPortEv>
 8000432:	0003      	movs	r3, r0
 8000434:	0022      	movs	r2, r4
 8000436:	619a      	str	r2, [r3, #24]
		break;
 8000438:	e1e6      	b.n	8000808 <_ZN2Ts6selectEv+0x4a0>
	case 5:
		this->sw[0].getPort()->BSRR = (1 << this->sw[0].getPin());
 800043a:	687b      	ldr	r3, [r7, #4]
 800043c:	0018      	movs	r0, r3
 800043e:	f7ff ff34 	bl	80002aa <_ZN2Ts3Pin6getPinEv>
 8000442:	0003      	movs	r3, r0
 8000444:	001a      	movs	r2, r3
 8000446:	2301      	movs	r3, #1
 8000448:	4093      	lsls	r3, r2
 800044a:	001c      	movs	r4, r3
 800044c:	687b      	ldr	r3, [r7, #4]
 800044e:	0018      	movs	r0, r3
 8000450:	f7ff ff21 	bl	8000296 <_ZN2Ts3Pin7getPortEv>
 8000454:	0003      	movs	r3, r0
 8000456:	0022      	movs	r2, r4
 8000458:	619a      	str	r2, [r3, #24]
		this->sw[2].getPort()->BSRR = (1 << this->sw[2].getPin());
 800045a:	687b      	ldr	r3, [r7, #4]
 800045c:	3310      	adds	r3, #16
 800045e:	0018      	movs	r0, r3
 8000460:	f7ff ff23 	bl	80002aa <_ZN2Ts3Pin6getPinEv>
 8000464:	0003      	movs	r3, r0
 8000466:	001a      	movs	r2, r3
 8000468:	2301      	movs	r3, #1
 800046a:	4093      	lsls	r3, r2
 800046c:	001c      	movs	r4, r3
 800046e:	687b      	ldr	r3, [r7, #4]
 8000470:	3310      	adds	r3, #16
 8000472:	0018      	movs	r0, r3
 8000474:	f7ff ff0f 	bl	8000296 <_ZN2Ts3Pin7getPortEv>
 8000478:	0003      	movs	r3, r0
 800047a:	0022      	movs	r2, r4
 800047c:	619a      	str	r2, [r3, #24]
		break;
 800047e:	e1c3      	b.n	8000808 <_ZN2Ts6selectEv+0x4a0>
	case 6:
		this->sw[1].getPort()->BSRR = (1 << this->sw[1].getPin());
 8000480:	687b      	ldr	r3, [r7, #4]
 8000482:	3308      	adds	r3, #8
 8000484:	0018      	movs	r0, r3
 8000486:	f7ff ff10 	bl	80002aa <_ZN2Ts3Pin6getPinEv>
 800048a:	0003      	movs	r3, r0
 800048c:	001a      	movs	r2, r3
 800048e:	2301      	movs	r3, #1
 8000490:	4093      	lsls	r3, r2
 8000492:	001c      	movs	r4, r3
 8000494:	687b      	ldr	r3, [r7, #4]
 8000496:	3308      	adds	r3, #8
 8000498:	0018      	movs	r0, r3
 800049a:	f7ff fefc 	bl	8000296 <_ZN2Ts3Pin7getPortEv>
 800049e:	0003      	movs	r3, r0
 80004a0:	0022      	movs	r2, r4
 80004a2:	619a      	str	r2, [r3, #24]
		this->sw[2].getPort()->BSRR = (1 << this->sw[2].getPin());
 80004a4:	687b      	ldr	r3, [r7, #4]
 80004a6:	3310      	adds	r3, #16
 80004a8:	0018      	movs	r0, r3
 80004aa:	f7ff fefe 	bl	80002aa <_ZN2Ts3Pin6getPinEv>
 80004ae:	0003      	movs	r3, r0
 80004b0:	001a      	movs	r2, r3
 80004b2:	2301      	movs	r3, #1
 80004b4:	4093      	lsls	r3, r2
 80004b6:	001c      	movs	r4, r3
 80004b8:	687b      	ldr	r3, [r7, #4]
 80004ba:	3310      	adds	r3, #16
 80004bc:	0018      	movs	r0, r3
 80004be:	f7ff feea 	bl	8000296 <_ZN2Ts3Pin7getPortEv>
 80004c2:	0003      	movs	r3, r0
 80004c4:	0022      	movs	r2, r4
 80004c6:	619a      	str	r2, [r3, #24]
		break;
 80004c8:	e19e      	b.n	8000808 <_ZN2Ts6selectEv+0x4a0>
	case 7:
		this->sw[0].getPort()->BSRR = (1 << this->sw[0].getPin());
 80004ca:	687b      	ldr	r3, [r7, #4]
 80004cc:	0018      	movs	r0, r3
 80004ce:	f7ff feec 	bl	80002aa <_ZN2Ts3Pin6getPinEv>
 80004d2:	0003      	movs	r3, r0
 80004d4:	001a      	movs	r2, r3
 80004d6:	2301      	movs	r3, #1
 80004d8:	4093      	lsls	r3, r2
 80004da:	001c      	movs	r4, r3
 80004dc:	687b      	ldr	r3, [r7, #4]
 80004de:	0018      	movs	r0, r3
 80004e0:	f7ff fed9 	bl	8000296 <_ZN2Ts3Pin7getPortEv>
 80004e4:	0003      	movs	r3, r0
 80004e6:	0022      	movs	r2, r4
 80004e8:	619a      	str	r2, [r3, #24]
		this->sw[1].getPort()->BSRR = (1 << this->sw[1].getPin());
 80004ea:	687b      	ldr	r3, [r7, #4]
 80004ec:	3308      	adds	r3, #8
 80004ee:	0018      	movs	r0, r3
 80004f0:	f7ff fedb 	bl	80002aa <_ZN2Ts3Pin6getPinEv>
 80004f4:	0003      	movs	r3, r0
 80004f6:	001a      	movs	r2, r3
 80004f8:	2301      	movs	r3, #1
 80004fa:	4093      	lsls	r3, r2
 80004fc:	001c      	movs	r4, r3
 80004fe:	687b      	ldr	r3, [r7, #4]
 8000500:	3308      	adds	r3, #8
 8000502:	0018      	movs	r0, r3
 8000504:	f7ff fec7 	bl	8000296 <_ZN2Ts3Pin7getPortEv>
 8000508:	0003      	movs	r3, r0
 800050a:	0022      	movs	r2, r4
 800050c:	619a      	str	r2, [r3, #24]
		this->sw[2].getPort()->BSRR = (1 << this->sw[2].getPin());
 800050e:	687b      	ldr	r3, [r7, #4]
 8000510:	3310      	adds	r3, #16
 8000512:	0018      	movs	r0, r3
 8000514:	f7ff fec9 	bl	80002aa <_ZN2Ts3Pin6getPinEv>
 8000518:	0003      	movs	r3, r0
 800051a:	001a      	movs	r2, r3
 800051c:	2301      	movs	r3, #1
 800051e:	4093      	lsls	r3, r2
 8000520:	001c      	movs	r4, r3
 8000522:	687b      	ldr	r3, [r7, #4]
 8000524:	3310      	adds	r3, #16
 8000526:	0018      	movs	r0, r3
 8000528:	f7ff feb5 	bl	8000296 <_ZN2Ts3Pin7getPortEv>
 800052c:	0003      	movs	r3, r0
 800052e:	0022      	movs	r2, r4
 8000530:	619a      	str	r2, [r3, #24]
		break;
 8000532:	e169      	b.n	8000808 <_ZN2Ts6selectEv+0x4a0>
	case 8:
		this->sw[3].getPort()->BSRR = (1 << this->sw[3].getPin());
 8000534:	687b      	ldr	r3, [r7, #4]
 8000536:	3318      	adds	r3, #24
 8000538:	0018      	movs	r0, r3
 800053a:	f7ff feb6 	bl	80002aa <_ZN2Ts3Pin6getPinEv>
 800053e:	0003      	movs	r3, r0
 8000540:	001a      	movs	r2, r3
 8000542:	2301      	movs	r3, #1
 8000544:	4093      	lsls	r3, r2
 8000546:	001c      	movs	r4, r3
 8000548:	687b      	ldr	r3, [r7, #4]
 800054a:	3318      	adds	r3, #24
 800054c:	0018      	movs	r0, r3
 800054e:	f7ff fea2 	bl	8000296 <_ZN2Ts3Pin7getPortEv>
 8000552:	0003      	movs	r3, r0
 8000554:	0022      	movs	r2, r4
 8000556:	619a      	str	r2, [r3, #24]
		break;
 8000558:	e156      	b.n	8000808 <_ZN2Ts6selectEv+0x4a0>
	case 9:
		this->sw[0].getPort()->BSRR = (1 << this->sw[0].getPin());
 800055a:	687b      	ldr	r3, [r7, #4]
 800055c:	0018      	movs	r0, r3
 800055e:	f7ff fea4 	bl	80002aa <_ZN2Ts3Pin6getPinEv>
 8000562:	0003      	movs	r3, r0
 8000564:	001a      	movs	r2, r3
 8000566:	2301      	movs	r3, #1
 8000568:	4093      	lsls	r3, r2
 800056a:	001c      	movs	r4, r3
 800056c:	687b      	ldr	r3, [r7, #4]
 800056e:	0018      	movs	r0, r3
 8000570:	f7ff fe91 	bl	8000296 <_ZN2Ts3Pin7getPortEv>
 8000574:	0003      	movs	r3, r0
 8000576:	0022      	movs	r2, r4
 8000578:	619a      	str	r2, [r3, #24]
		this->sw[3].getPort()->BSRR = (1 << this->sw[3].getPin());
 800057a:	687b      	ldr	r3, [r7, #4]
 800057c:	3318      	adds	r3, #24
 800057e:	0018      	movs	r0, r3
 8000580:	f7ff fe93 	bl	80002aa <_ZN2Ts3Pin6getPinEv>
 8000584:	0003      	movs	r3, r0
 8000586:	001a      	movs	r2, r3
 8000588:	2301      	movs	r3, #1
 800058a:	4093      	lsls	r3, r2
 800058c:	001c      	movs	r4, r3
 800058e:	687b      	ldr	r3, [r7, #4]
 8000590:	3318      	adds	r3, #24
 8000592:	0018      	movs	r0, r3
 8000594:	f7ff fe7f 	bl	8000296 <_ZN2Ts3Pin7getPortEv>
 8000598:	0003      	movs	r3, r0
 800059a:	0022      	movs	r2, r4
 800059c:	619a      	str	r2, [r3, #24]
		break;
 800059e:	e133      	b.n	8000808 <_ZN2Ts6selectEv+0x4a0>
	case 10:
		this->sw[1].getPort()->BSRR = (1 << this->sw[1].getPin());
 80005a0:	687b      	ldr	r3, [r7, #4]
 80005a2:	3308      	adds	r3, #8
 80005a4:	0018      	movs	r0, r3
 80005a6:	f7ff fe80 	bl	80002aa <_ZN2Ts3Pin6getPinEv>
 80005aa:	0003      	movs	r3, r0
 80005ac:	001a      	movs	r2, r3
 80005ae:	2301      	movs	r3, #1
 80005b0:	4093      	lsls	r3, r2
 80005b2:	001c      	movs	r4, r3
 80005b4:	687b      	ldr	r3, [r7, #4]
 80005b6:	3308      	adds	r3, #8
 80005b8:	0018      	movs	r0, r3
 80005ba:	f7ff fe6c 	bl	8000296 <_ZN2Ts3Pin7getPortEv>
 80005be:	0003      	movs	r3, r0
 80005c0:	0022      	movs	r2, r4
 80005c2:	619a      	str	r2, [r3, #24]
		this->sw[3].getPort()->BSRR = (1 << this->sw[3].getPin());
 80005c4:	687b      	ldr	r3, [r7, #4]
 80005c6:	3318      	adds	r3, #24
 80005c8:	0018      	movs	r0, r3
 80005ca:	f7ff fe6e 	bl	80002aa <_ZN2Ts3Pin6getPinEv>
 80005ce:	0003      	movs	r3, r0
 80005d0:	001a      	movs	r2, r3
 80005d2:	2301      	movs	r3, #1
 80005d4:	4093      	lsls	r3, r2
 80005d6:	001c      	movs	r4, r3
 80005d8:	687b      	ldr	r3, [r7, #4]
 80005da:	3318      	adds	r3, #24
 80005dc:	0018      	movs	r0, r3
 80005de:	f7ff fe5a 	bl	8000296 <_ZN2Ts3Pin7getPortEv>
 80005e2:	0003      	movs	r3, r0
 80005e4:	0022      	movs	r2, r4
 80005e6:	619a      	str	r2, [r3, #24]
		break;
 80005e8:	e10e      	b.n	8000808 <_ZN2Ts6selectEv+0x4a0>
	case 11:
		this->sw[0].getPort()->BSRR = (1 << this->sw[0].getPin());
 80005ea:	687b      	ldr	r3, [r7, #4]
 80005ec:	0018      	movs	r0, r3
 80005ee:	f7ff fe5c 	bl	80002aa <_ZN2Ts3Pin6getPinEv>
 80005f2:	0003      	movs	r3, r0
 80005f4:	001a      	movs	r2, r3
 80005f6:	2301      	movs	r3, #1
 80005f8:	4093      	lsls	r3, r2
 80005fa:	001c      	movs	r4, r3
 80005fc:	687b      	ldr	r3, [r7, #4]
 80005fe:	0018      	movs	r0, r3
 8000600:	f7ff fe49 	bl	8000296 <_ZN2Ts3Pin7getPortEv>
 8000604:	0003      	movs	r3, r0
 8000606:	0022      	movs	r2, r4
 8000608:	619a      	str	r2, [r3, #24]
		this->sw[1].getPort()->BSRR = (1 << this->sw[1].getPin());
 800060a:	687b      	ldr	r3, [r7, #4]
 800060c:	3308      	adds	r3, #8
 800060e:	0018      	movs	r0, r3
 8000610:	f7ff fe4b 	bl	80002aa <_ZN2Ts3Pin6getPinEv>
 8000614:	0003      	movs	r3, r0
 8000616:	001a      	movs	r2, r3
 8000618:	2301      	movs	r3, #1
 800061a:	4093      	lsls	r3, r2
 800061c:	001c      	movs	r4, r3
 800061e:	687b      	ldr	r3, [r7, #4]
 8000620:	3308      	adds	r3, #8
 8000622:	0018      	movs	r0, r3
 8000624:	f7ff fe37 	bl	8000296 <_ZN2Ts3Pin7getPortEv>
 8000628:	0003      	movs	r3, r0
 800062a:	0022      	movs	r2, r4
 800062c:	619a      	str	r2, [r3, #24]
		this->sw[3].getPort()->BSRR = (1 << this->sw[3].getPin());
 800062e:	687b      	ldr	r3, [r7, #4]
 8000630:	3318      	adds	r3, #24
 8000632:	0018      	movs	r0, r3
 8000634:	f7ff fe39 	bl	80002aa <_ZN2Ts3Pin6getPinEv>
 8000638:	0003      	movs	r3, r0
 800063a:	001a      	movs	r2, r3
 800063c:	2301      	movs	r3, #1
 800063e:	4093      	lsls	r3, r2
 8000640:	001c      	movs	r4, r3
 8000642:	687b      	ldr	r3, [r7, #4]
 8000644:	3318      	adds	r3, #24
 8000646:	0018      	movs	r0, r3
 8000648:	f7ff fe25 	bl	8000296 <_ZN2Ts3Pin7getPortEv>
 800064c:	0003      	movs	r3, r0
 800064e:	0022      	movs	r2, r4
 8000650:	619a      	str	r2, [r3, #24]
		break;
 8000652:	e0d9      	b.n	8000808 <_ZN2Ts6selectEv+0x4a0>
	case 12:
		this->sw[2].getPort()->BSRR = (1 << this->sw[2].getPin());
 8000654:	687b      	ldr	r3, [r7, #4]
 8000656:	3310      	adds	r3, #16
 8000658:	0018      	movs	r0, r3
 800065a:	f7ff fe26 	bl	80002aa <_ZN2Ts3Pin6getPinEv>
 800065e:	0003      	movs	r3, r0
 8000660:	001a      	movs	r2, r3
 8000662:	2301      	movs	r3, #1
 8000664:	4093      	lsls	r3, r2
 8000666:	001c      	movs	r4, r3
 8000668:	687b      	ldr	r3, [r7, #4]
 800066a:	3310      	adds	r3, #16
 800066c:	0018      	movs	r0, r3
 800066e:	f7ff fe12 	bl	8000296 <_ZN2Ts3Pin7getPortEv>
 8000672:	0003      	movs	r3, r0
 8000674:	0022      	movs	r2, r4
 8000676:	619a      	str	r2, [r3, #24]
		this->sw[3].getPort()->BSRR = (1 << this->sw[3].getPin());
 8000678:	687b      	ldr	r3, [r7, #4]
 800067a:	3318      	adds	r3, #24
 800067c:	0018      	movs	r0, r3
 800067e:	f7ff fe14 	bl	80002aa <_ZN2Ts3Pin6getPinEv>
 8000682:	0003      	movs	r3, r0
 8000684:	001a      	movs	r2, r3
 8000686:	2301      	movs	r3, #1
 8000688:	4093      	lsls	r3, r2
 800068a:	001c      	movs	r4, r3
 800068c:	687b      	ldr	r3, [r7, #4]
 800068e:	3318      	adds	r3, #24
 8000690:	0018      	movs	r0, r3
 8000692:	f7ff fe00 	bl	8000296 <_ZN2Ts3Pin7getPortEv>
 8000696:	0003      	movs	r3, r0
 8000698:	0022      	movs	r2, r4
 800069a:	619a      	str	r2, [r3, #24]
		break;
 800069c:	e0b4      	b.n	8000808 <_ZN2Ts6selectEv+0x4a0>
	case 13:
		this->sw[0].getPort()->BSRR = (1 << this->sw[0].getPin());
 800069e:	687b      	ldr	r3, [r7, #4]
 80006a0:	0018      	movs	r0, r3
 80006a2:	f7ff fe02 	bl	80002aa <_ZN2Ts3Pin6getPinEv>
 80006a6:	0003      	movs	r3, r0
 80006a8:	001a      	movs	r2, r3
 80006aa:	2301      	movs	r3, #1
 80006ac:	4093      	lsls	r3, r2
 80006ae:	001c      	movs	r4, r3
 80006b0:	687b      	ldr	r3, [r7, #4]
 80006b2:	0018      	movs	r0, r3
 80006b4:	f7ff fdef 	bl	8000296 <_ZN2Ts3Pin7getPortEv>
 80006b8:	0003      	movs	r3, r0
 80006ba:	0022      	movs	r2, r4
 80006bc:	619a      	str	r2, [r3, #24]
		this->sw[2].getPort()->BSRR = (1 << this->sw[2].getPin());
 80006be:	687b      	ldr	r3, [r7, #4]
 80006c0:	3310      	adds	r3, #16
 80006c2:	0018      	movs	r0, r3
 80006c4:	f7ff fdf1 	bl	80002aa <_ZN2Ts3Pin6getPinEv>
 80006c8:	0003      	movs	r3, r0
 80006ca:	001a      	movs	r2, r3
 80006cc:	2301      	movs	r3, #1
 80006ce:	4093      	lsls	r3, r2
 80006d0:	001c      	movs	r4, r3
 80006d2:	687b      	ldr	r3, [r7, #4]
 80006d4:	3310      	adds	r3, #16
 80006d6:	0018      	movs	r0, r3
 80006d8:	f7ff fddd 	bl	8000296 <_ZN2Ts3Pin7getPortEv>
 80006dc:	0003      	movs	r3, r0
 80006de:	0022      	movs	r2, r4
 80006e0:	619a      	str	r2, [r3, #24]
		this->sw[3].getPort()->BSRR = (1 << this->sw[3].getPin());
 80006e2:	687b      	ldr	r3, [r7, #4]
 80006e4:	3318      	adds	r3, #24
 80006e6:	0018      	movs	r0, r3
 80006e8:	f7ff fddf 	bl	80002aa <_ZN2Ts3Pin6getPinEv>
 80006ec:	0003      	movs	r3, r0
 80006ee:	001a      	movs	r2, r3
 80006f0:	2301      	movs	r3, #1
 80006f2:	4093      	lsls	r3, r2
 80006f4:	001c      	movs	r4, r3
 80006f6:	687b      	ldr	r3, [r7, #4]
 80006f8:	3318      	adds	r3, #24
 80006fa:	0018      	movs	r0, r3
 80006fc:	f7ff fdcb 	bl	8000296 <_ZN2Ts3Pin7getPortEv>
 8000700:	0003      	movs	r3, r0
 8000702:	0022      	movs	r2, r4
 8000704:	619a      	str	r2, [r3, #24]
		break;
 8000706:	e07f      	b.n	8000808 <_ZN2Ts6selectEv+0x4a0>
 8000708:	08004418 	.word	0x08004418
	case 14:
		this->sw[1].getPort()->BSRR = (1 << this->sw[1].getPin());
 800070c:	687b      	ldr	r3, [r7, #4]
 800070e:	3308      	adds	r3, #8
 8000710:	0018      	movs	r0, r3
 8000712:	f7ff fdca 	bl	80002aa <_ZN2Ts3Pin6getPinEv>
 8000716:	0003      	movs	r3, r0
 8000718:	001a      	movs	r2, r3
 800071a:	2301      	movs	r3, #1
 800071c:	4093      	lsls	r3, r2
 800071e:	001c      	movs	r4, r3
 8000720:	687b      	ldr	r3, [r7, #4]
 8000722:	3308      	adds	r3, #8
 8000724:	0018      	movs	r0, r3
 8000726:	f7ff fdb6 	bl	8000296 <_ZN2Ts3Pin7getPortEv>
 800072a:	0003      	movs	r3, r0
 800072c:	0022      	movs	r2, r4
 800072e:	619a      	str	r2, [r3, #24]
		this->sw[2].getPort()->BSRR = (1 << this->sw[2].getPin());
 8000730:	687b      	ldr	r3, [r7, #4]
 8000732:	3310      	adds	r3, #16
 8000734:	0018      	movs	r0, r3
 8000736:	f7ff fdb8 	bl	80002aa <_ZN2Ts3Pin6getPinEv>
 800073a:	0003      	movs	r3, r0
 800073c:	001a      	movs	r2, r3
 800073e:	2301      	movs	r3, #1
 8000740:	4093      	lsls	r3, r2
 8000742:	001c      	movs	r4, r3
 8000744:	687b      	ldr	r3, [r7, #4]
 8000746:	3310      	adds	r3, #16
 8000748:	0018      	movs	r0, r3
 800074a:	f7ff fda4 	bl	8000296 <_ZN2Ts3Pin7getPortEv>
 800074e:	0003      	movs	r3, r0
 8000750:	0022      	movs	r2, r4
 8000752:	619a      	str	r2, [r3, #24]
		this->sw[3].getPort()->BSRR = (1 << this->sw[3].getPin());
 8000754:	687b      	ldr	r3, [r7, #4]
 8000756:	3318      	adds	r3, #24
 8000758:	0018      	movs	r0, r3
 800075a:	f7ff fda6 	bl	80002aa <_ZN2Ts3Pin6getPinEv>
 800075e:	0003      	movs	r3, r0
 8000760:	001a      	movs	r2, r3
 8000762:	2301      	movs	r3, #1
 8000764:	4093      	lsls	r3, r2
 8000766:	001c      	movs	r4, r3
 8000768:	687b      	ldr	r3, [r7, #4]
 800076a:	3318      	adds	r3, #24
 800076c:	0018      	movs	r0, r3
 800076e:	f7ff fd92 	bl	8000296 <_ZN2Ts3Pin7getPortEv>
 8000772:	0003      	movs	r3, r0
 8000774:	0022      	movs	r2, r4
 8000776:	619a      	str	r2, [r3, #24]
		break;
 8000778:	e046      	b.n	8000808 <_ZN2Ts6selectEv+0x4a0>
	case 15:
		this->sw[0].getPort()->BSRR = (1 << this->sw[0].getPin());
 800077a:	687b      	ldr	r3, [r7, #4]
 800077c:	0018      	movs	r0, r3
 800077e:	f7ff fd94 	bl	80002aa <_ZN2Ts3Pin6getPinEv>
 8000782:	0003      	movs	r3, r0
 8000784:	001a      	movs	r2, r3
 8000786:	2301      	movs	r3, #1
 8000788:	4093      	lsls	r3, r2
 800078a:	001c      	movs	r4, r3
 800078c:	687b      	ldr	r3, [r7, #4]
 800078e:	0018      	movs	r0, r3
 8000790:	f7ff fd81 	bl	8000296 <_ZN2Ts3Pin7getPortEv>
 8000794:	0003      	movs	r3, r0
 8000796:	0022      	movs	r2, r4
 8000798:	619a      	str	r2, [r3, #24]
		this->sw[1].getPort()->BSRR = (1 << this->sw[1].getPin());
 800079a:	687b      	ldr	r3, [r7, #4]
 800079c:	3308      	adds	r3, #8
 800079e:	0018      	movs	r0, r3
 80007a0:	f7ff fd83 	bl	80002aa <_ZN2Ts3Pin6getPinEv>
 80007a4:	0003      	movs	r3, r0
 80007a6:	001a      	movs	r2, r3
 80007a8:	2301      	movs	r3, #1
 80007aa:	4093      	lsls	r3, r2
 80007ac:	001c      	movs	r4, r3
 80007ae:	687b      	ldr	r3, [r7, #4]
 80007b0:	3308      	adds	r3, #8
 80007b2:	0018      	movs	r0, r3
 80007b4:	f7ff fd6f 	bl	8000296 <_ZN2Ts3Pin7getPortEv>
 80007b8:	0003      	movs	r3, r0
 80007ba:	0022      	movs	r2, r4
 80007bc:	619a      	str	r2, [r3, #24]
		this->sw[2].getPort()->BSRR = (1 << this->sw[2].getPin());
 80007be:	687b      	ldr	r3, [r7, #4]
 80007c0:	3310      	adds	r3, #16
 80007c2:	0018      	movs	r0, r3
 80007c4:	f7ff fd71 	bl	80002aa <_ZN2Ts3Pin6getPinEv>
 80007c8:	0003      	movs	r3, r0
 80007ca:	001a      	movs	r2, r3
 80007cc:	2301      	movs	r3, #1
 80007ce:	4093      	lsls	r3, r2
 80007d0:	001c      	movs	r4, r3
 80007d2:	687b      	ldr	r3, [r7, #4]
 80007d4:	3310      	adds	r3, #16
 80007d6:	0018      	movs	r0, r3
 80007d8:	f7ff fd5d 	bl	8000296 <_ZN2Ts3Pin7getPortEv>
 80007dc:	0003      	movs	r3, r0
 80007de:	0022      	movs	r2, r4
 80007e0:	619a      	str	r2, [r3, #24]
		this->sw[3].getPort()->BSRR = (1 << this->sw[3].getPin());
 80007e2:	687b      	ldr	r3, [r7, #4]
 80007e4:	3318      	adds	r3, #24
 80007e6:	0018      	movs	r0, r3
 80007e8:	f7ff fd5f 	bl	80002aa <_ZN2Ts3Pin6getPinEv>
 80007ec:	0003      	movs	r3, r0
 80007ee:	001a      	movs	r2, r3
 80007f0:	2301      	movs	r3, #1
 80007f2:	4093      	lsls	r3, r2
 80007f4:	001c      	movs	r4, r3
 80007f6:	687b      	ldr	r3, [r7, #4]
 80007f8:	3318      	adds	r3, #24
 80007fa:	0018      	movs	r0, r3
 80007fc:	f7ff fd4b 	bl	8000296 <_ZN2Ts3Pin7getPortEv>
 8000800:	0003      	movs	r3, r0
 8000802:	0022      	movs	r2, r4
 8000804:	619a      	str	r2, [r3, #24]
		break;
 8000806:	46c0      	nop			; (mov r8, r8)
	}
}
 8000808:	46c0      	nop			; (mov r8, r8)
 800080a:	46bd      	mov	sp, r7
 800080c:	b003      	add	sp, #12
 800080e:	bd90      	pop	{r4, r7, pc}

08000810 <_ZN2Ts8unSelectEv>:

void Ts::unSelect() {
 8000810:	b590      	push	{r4, r7, lr}
 8000812:	b083      	sub	sp, #12
 8000814:	af00      	add	r7, sp, #0
 8000816:	6078      	str	r0, [r7, #4]
	switch (this->pinNum) {
 8000818:	687b      	ldr	r3, [r7, #4]
 800081a:	2228      	movs	r2, #40	; 0x28
 800081c:	5c9b      	ldrb	r3, [r3, r2]
 800081e:	2b0f      	cmp	r3, #15
 8000820:	d900      	bls.n	8000824 <_ZN2Ts8unSelectEv+0x14>
 8000822:	e245      	b.n	8000cb0 <_ZN2Ts8unSelectEv+0x4a0>
 8000824:	009a      	lsls	r2, r3, #2
 8000826:	4be2      	ldr	r3, [pc, #904]	; (8000bb0 <_ZN2Ts8unSelectEv+0x3a0>)
 8000828:	18d3      	adds	r3, r2, r3
 800082a:	681b      	ldr	r3, [r3, #0]
 800082c:	469f      	mov	pc, r3
	case 1:
		this->sw[0].getPort()->BRR = (1 << this->sw[0].getPin());
 800082e:	687b      	ldr	r3, [r7, #4]
 8000830:	0018      	movs	r0, r3
 8000832:	f7ff fd3a 	bl	80002aa <_ZN2Ts3Pin6getPinEv>
 8000836:	0003      	movs	r3, r0
 8000838:	001a      	movs	r2, r3
 800083a:	2301      	movs	r3, #1
 800083c:	4093      	lsls	r3, r2
 800083e:	001c      	movs	r4, r3
 8000840:	687b      	ldr	r3, [r7, #4]
 8000842:	0018      	movs	r0, r3
 8000844:	f7ff fd27 	bl	8000296 <_ZN2Ts3Pin7getPortEv>
 8000848:	0003      	movs	r3, r0
 800084a:	0022      	movs	r2, r4
 800084c:	629a      	str	r2, [r3, #40]	; 0x28
		break;
 800084e:	e22f      	b.n	8000cb0 <_ZN2Ts8unSelectEv+0x4a0>
	case 2:
		this->sw[1].getPort()->BRR = (1 << this->sw[1].getPin());
 8000850:	687b      	ldr	r3, [r7, #4]
 8000852:	3308      	adds	r3, #8
 8000854:	0018      	movs	r0, r3
 8000856:	f7ff fd28 	bl	80002aa <_ZN2Ts3Pin6getPinEv>
 800085a:	0003      	movs	r3, r0
 800085c:	001a      	movs	r2, r3
 800085e:	2301      	movs	r3, #1
 8000860:	4093      	lsls	r3, r2
 8000862:	001c      	movs	r4, r3
 8000864:	687b      	ldr	r3, [r7, #4]
 8000866:	3308      	adds	r3, #8
 8000868:	0018      	movs	r0, r3
 800086a:	f7ff fd14 	bl	8000296 <_ZN2Ts3Pin7getPortEv>
 800086e:	0003      	movs	r3, r0
 8000870:	0022      	movs	r2, r4
 8000872:	629a      	str	r2, [r3, #40]	; 0x28
		break;
 8000874:	e21c      	b.n	8000cb0 <_ZN2Ts8unSelectEv+0x4a0>
	case 3:
		this->sw[0].getPort()->BRR = (1 << this->sw[0].getPin());
 8000876:	687b      	ldr	r3, [r7, #4]
 8000878:	0018      	movs	r0, r3
 800087a:	f7ff fd16 	bl	80002aa <_ZN2Ts3Pin6getPinEv>
 800087e:	0003      	movs	r3, r0
 8000880:	001a      	movs	r2, r3
 8000882:	2301      	movs	r3, #1
 8000884:	4093      	lsls	r3, r2
 8000886:	001c      	movs	r4, r3
 8000888:	687b      	ldr	r3, [r7, #4]
 800088a:	0018      	movs	r0, r3
 800088c:	f7ff fd03 	bl	8000296 <_ZN2Ts3Pin7getPortEv>
 8000890:	0003      	movs	r3, r0
 8000892:	0022      	movs	r2, r4
 8000894:	629a      	str	r2, [r3, #40]	; 0x28
		this->sw[1].getPort()->BRR = (1 << this->sw[1].getPin());
 8000896:	687b      	ldr	r3, [r7, #4]
 8000898:	3308      	adds	r3, #8
 800089a:	0018      	movs	r0, r3
 800089c:	f7ff fd05 	bl	80002aa <_ZN2Ts3Pin6getPinEv>
 80008a0:	0003      	movs	r3, r0
 80008a2:	001a      	movs	r2, r3
 80008a4:	2301      	movs	r3, #1
 80008a6:	4093      	lsls	r3, r2
 80008a8:	001c      	movs	r4, r3
 80008aa:	687b      	ldr	r3, [r7, #4]
 80008ac:	3308      	adds	r3, #8
 80008ae:	0018      	movs	r0, r3
 80008b0:	f7ff fcf1 	bl	8000296 <_ZN2Ts3Pin7getPortEv>
 80008b4:	0003      	movs	r3, r0
 80008b6:	0022      	movs	r2, r4
 80008b8:	629a      	str	r2, [r3, #40]	; 0x28
		break;
 80008ba:	e1f9      	b.n	8000cb0 <_ZN2Ts8unSelectEv+0x4a0>
	case 4:
		this->sw[2].getPort()->BRR = (1 << this->sw[2].getPin());
 80008bc:	687b      	ldr	r3, [r7, #4]
 80008be:	3310      	adds	r3, #16
 80008c0:	0018      	movs	r0, r3
 80008c2:	f7ff fcf2 	bl	80002aa <_ZN2Ts3Pin6getPinEv>
 80008c6:	0003      	movs	r3, r0
 80008c8:	001a      	movs	r2, r3
 80008ca:	2301      	movs	r3, #1
 80008cc:	4093      	lsls	r3, r2
 80008ce:	001c      	movs	r4, r3
 80008d0:	687b      	ldr	r3, [r7, #4]
 80008d2:	3310      	adds	r3, #16
 80008d4:	0018      	movs	r0, r3
 80008d6:	f7ff fcde 	bl	8000296 <_ZN2Ts3Pin7getPortEv>
 80008da:	0003      	movs	r3, r0
 80008dc:	0022      	movs	r2, r4
 80008de:	629a      	str	r2, [r3, #40]	; 0x28
		break;
 80008e0:	e1e6      	b.n	8000cb0 <_ZN2Ts8unSelectEv+0x4a0>
	case 5:
		this->sw[0].getPort()->BRR = (1 << this->sw[0].getPin());
 80008e2:	687b      	ldr	r3, [r7, #4]
 80008e4:	0018      	movs	r0, r3
 80008e6:	f7ff fce0 	bl	80002aa <_ZN2Ts3Pin6getPinEv>
 80008ea:	0003      	movs	r3, r0
 80008ec:	001a      	movs	r2, r3
 80008ee:	2301      	movs	r3, #1
 80008f0:	4093      	lsls	r3, r2
 80008f2:	001c      	movs	r4, r3
 80008f4:	687b      	ldr	r3, [r7, #4]
 80008f6:	0018      	movs	r0, r3
 80008f8:	f7ff fccd 	bl	8000296 <_ZN2Ts3Pin7getPortEv>
 80008fc:	0003      	movs	r3, r0
 80008fe:	0022      	movs	r2, r4
 8000900:	629a      	str	r2, [r3, #40]	; 0x28
		this->sw[2].getPort()->BRR = (1 << this->sw[2].getPin());
 8000902:	687b      	ldr	r3, [r7, #4]
 8000904:	3310      	adds	r3, #16
 8000906:	0018      	movs	r0, r3
 8000908:	f7ff fccf 	bl	80002aa <_ZN2Ts3Pin6getPinEv>
 800090c:	0003      	movs	r3, r0
 800090e:	001a      	movs	r2, r3
 8000910:	2301      	movs	r3, #1
 8000912:	4093      	lsls	r3, r2
 8000914:	001c      	movs	r4, r3
 8000916:	687b      	ldr	r3, [r7, #4]
 8000918:	3310      	adds	r3, #16
 800091a:	0018      	movs	r0, r3
 800091c:	f7ff fcbb 	bl	8000296 <_ZN2Ts3Pin7getPortEv>
 8000920:	0003      	movs	r3, r0
 8000922:	0022      	movs	r2, r4
 8000924:	629a      	str	r2, [r3, #40]	; 0x28
		break;
 8000926:	e1c3      	b.n	8000cb0 <_ZN2Ts8unSelectEv+0x4a0>
	case 6:
		this->sw[1].getPort()->BRR = (1 << this->sw[1].getPin());
 8000928:	687b      	ldr	r3, [r7, #4]
 800092a:	3308      	adds	r3, #8
 800092c:	0018      	movs	r0, r3
 800092e:	f7ff fcbc 	bl	80002aa <_ZN2Ts3Pin6getPinEv>
 8000932:	0003      	movs	r3, r0
 8000934:	001a      	movs	r2, r3
 8000936:	2301      	movs	r3, #1
 8000938:	4093      	lsls	r3, r2
 800093a:	001c      	movs	r4, r3
 800093c:	687b      	ldr	r3, [r7, #4]
 800093e:	3308      	adds	r3, #8
 8000940:	0018      	movs	r0, r3
 8000942:	f7ff fca8 	bl	8000296 <_ZN2Ts3Pin7getPortEv>
 8000946:	0003      	movs	r3, r0
 8000948:	0022      	movs	r2, r4
 800094a:	629a      	str	r2, [r3, #40]	; 0x28
		this->sw[2].getPort()->BRR = (1 << this->sw[2].getPin());
 800094c:	687b      	ldr	r3, [r7, #4]
 800094e:	3310      	adds	r3, #16
 8000950:	0018      	movs	r0, r3
 8000952:	f7ff fcaa 	bl	80002aa <_ZN2Ts3Pin6getPinEv>
 8000956:	0003      	movs	r3, r0
 8000958:	001a      	movs	r2, r3
 800095a:	2301      	movs	r3, #1
 800095c:	4093      	lsls	r3, r2
 800095e:	001c      	movs	r4, r3
 8000960:	687b      	ldr	r3, [r7, #4]
 8000962:	3310      	adds	r3, #16
 8000964:	0018      	movs	r0, r3
 8000966:	f7ff fc96 	bl	8000296 <_ZN2Ts3Pin7getPortEv>
 800096a:	0003      	movs	r3, r0
 800096c:	0022      	movs	r2, r4
 800096e:	629a      	str	r2, [r3, #40]	; 0x28
		break;
 8000970:	e19e      	b.n	8000cb0 <_ZN2Ts8unSelectEv+0x4a0>
	case 7:
		this->sw[0].getPort()->BRR = (1 << this->sw[0].getPin());
 8000972:	687b      	ldr	r3, [r7, #4]
 8000974:	0018      	movs	r0, r3
 8000976:	f7ff fc98 	bl	80002aa <_ZN2Ts3Pin6getPinEv>
 800097a:	0003      	movs	r3, r0
 800097c:	001a      	movs	r2, r3
 800097e:	2301      	movs	r3, #1
 8000980:	4093      	lsls	r3, r2
 8000982:	001c      	movs	r4, r3
 8000984:	687b      	ldr	r3, [r7, #4]
 8000986:	0018      	movs	r0, r3
 8000988:	f7ff fc85 	bl	8000296 <_ZN2Ts3Pin7getPortEv>
 800098c:	0003      	movs	r3, r0
 800098e:	0022      	movs	r2, r4
 8000990:	629a      	str	r2, [r3, #40]	; 0x28
		this->sw[1].getPort()->BRR = (1 << this->sw[1].getPin());
 8000992:	687b      	ldr	r3, [r7, #4]
 8000994:	3308      	adds	r3, #8
 8000996:	0018      	movs	r0, r3
 8000998:	f7ff fc87 	bl	80002aa <_ZN2Ts3Pin6getPinEv>
 800099c:	0003      	movs	r3, r0
 800099e:	001a      	movs	r2, r3
 80009a0:	2301      	movs	r3, #1
 80009a2:	4093      	lsls	r3, r2
 80009a4:	001c      	movs	r4, r3
 80009a6:	687b      	ldr	r3, [r7, #4]
 80009a8:	3308      	adds	r3, #8
 80009aa:	0018      	movs	r0, r3
 80009ac:	f7ff fc73 	bl	8000296 <_ZN2Ts3Pin7getPortEv>
 80009b0:	0003      	movs	r3, r0
 80009b2:	0022      	movs	r2, r4
 80009b4:	629a      	str	r2, [r3, #40]	; 0x28
		this->sw[2].getPort()->BRR = (1 << this->sw[2].getPin());
 80009b6:	687b      	ldr	r3, [r7, #4]
 80009b8:	3310      	adds	r3, #16
 80009ba:	0018      	movs	r0, r3
 80009bc:	f7ff fc75 	bl	80002aa <_ZN2Ts3Pin6getPinEv>
 80009c0:	0003      	movs	r3, r0
 80009c2:	001a      	movs	r2, r3
 80009c4:	2301      	movs	r3, #1
 80009c6:	4093      	lsls	r3, r2
 80009c8:	001c      	movs	r4, r3
 80009ca:	687b      	ldr	r3, [r7, #4]
 80009cc:	3310      	adds	r3, #16
 80009ce:	0018      	movs	r0, r3
 80009d0:	f7ff fc61 	bl	8000296 <_ZN2Ts3Pin7getPortEv>
 80009d4:	0003      	movs	r3, r0
 80009d6:	0022      	movs	r2, r4
 80009d8:	629a      	str	r2, [r3, #40]	; 0x28
		break;
 80009da:	e169      	b.n	8000cb0 <_ZN2Ts8unSelectEv+0x4a0>
	case 8:
		this->sw[3].getPort()->BSRR = (1 << this->sw[3].getPin());
 80009dc:	687b      	ldr	r3, [r7, #4]
 80009de:	3318      	adds	r3, #24
 80009e0:	0018      	movs	r0, r3
 80009e2:	f7ff fc62 	bl	80002aa <_ZN2Ts3Pin6getPinEv>
 80009e6:	0003      	movs	r3, r0
 80009e8:	001a      	movs	r2, r3
 80009ea:	2301      	movs	r3, #1
 80009ec:	4093      	lsls	r3, r2
 80009ee:	001c      	movs	r4, r3
 80009f0:	687b      	ldr	r3, [r7, #4]
 80009f2:	3318      	adds	r3, #24
 80009f4:	0018      	movs	r0, r3
 80009f6:	f7ff fc4e 	bl	8000296 <_ZN2Ts3Pin7getPortEv>
 80009fa:	0003      	movs	r3, r0
 80009fc:	0022      	movs	r2, r4
 80009fe:	619a      	str	r2, [r3, #24]
		break;
 8000a00:	e156      	b.n	8000cb0 <_ZN2Ts8unSelectEv+0x4a0>
	case 9:
		this->sw[0].getPort()->BRR = (1 << this->sw[0].getPin());
 8000a02:	687b      	ldr	r3, [r7, #4]
 8000a04:	0018      	movs	r0, r3
 8000a06:	f7ff fc50 	bl	80002aa <_ZN2Ts3Pin6getPinEv>
 8000a0a:	0003      	movs	r3, r0
 8000a0c:	001a      	movs	r2, r3
 8000a0e:	2301      	movs	r3, #1
 8000a10:	4093      	lsls	r3, r2
 8000a12:	001c      	movs	r4, r3
 8000a14:	687b      	ldr	r3, [r7, #4]
 8000a16:	0018      	movs	r0, r3
 8000a18:	f7ff fc3d 	bl	8000296 <_ZN2Ts3Pin7getPortEv>
 8000a1c:	0003      	movs	r3, r0
 8000a1e:	0022      	movs	r2, r4
 8000a20:	629a      	str	r2, [r3, #40]	; 0x28
		this->sw[3].getPort()->BRR = (1 << this->sw[3].getPin());
 8000a22:	687b      	ldr	r3, [r7, #4]
 8000a24:	3318      	adds	r3, #24
 8000a26:	0018      	movs	r0, r3
 8000a28:	f7ff fc3f 	bl	80002aa <_ZN2Ts3Pin6getPinEv>
 8000a2c:	0003      	movs	r3, r0
 8000a2e:	001a      	movs	r2, r3
 8000a30:	2301      	movs	r3, #1
 8000a32:	4093      	lsls	r3, r2
 8000a34:	001c      	movs	r4, r3
 8000a36:	687b      	ldr	r3, [r7, #4]
 8000a38:	3318      	adds	r3, #24
 8000a3a:	0018      	movs	r0, r3
 8000a3c:	f7ff fc2b 	bl	8000296 <_ZN2Ts3Pin7getPortEv>
 8000a40:	0003      	movs	r3, r0
 8000a42:	0022      	movs	r2, r4
 8000a44:	629a      	str	r2, [r3, #40]	; 0x28
		break;
 8000a46:	e133      	b.n	8000cb0 <_ZN2Ts8unSelectEv+0x4a0>
	case 10:
		this->sw[1].getPort()->BRR = (1 << this->sw[1].getPin());
 8000a48:	687b      	ldr	r3, [r7, #4]
 8000a4a:	3308      	adds	r3, #8
 8000a4c:	0018      	movs	r0, r3
 8000a4e:	f7ff fc2c 	bl	80002aa <_ZN2Ts3Pin6getPinEv>
 8000a52:	0003      	movs	r3, r0
 8000a54:	001a      	movs	r2, r3
 8000a56:	2301      	movs	r3, #1
 8000a58:	4093      	lsls	r3, r2
 8000a5a:	001c      	movs	r4, r3
 8000a5c:	687b      	ldr	r3, [r7, #4]
 8000a5e:	3308      	adds	r3, #8
 8000a60:	0018      	movs	r0, r3
 8000a62:	f7ff fc18 	bl	8000296 <_ZN2Ts3Pin7getPortEv>
 8000a66:	0003      	movs	r3, r0
 8000a68:	0022      	movs	r2, r4
 8000a6a:	629a      	str	r2, [r3, #40]	; 0x28
		this->sw[3].getPort()->BRR = (1 << this->sw[3].getPin());
 8000a6c:	687b      	ldr	r3, [r7, #4]
 8000a6e:	3318      	adds	r3, #24
 8000a70:	0018      	movs	r0, r3
 8000a72:	f7ff fc1a 	bl	80002aa <_ZN2Ts3Pin6getPinEv>
 8000a76:	0003      	movs	r3, r0
 8000a78:	001a      	movs	r2, r3
 8000a7a:	2301      	movs	r3, #1
 8000a7c:	4093      	lsls	r3, r2
 8000a7e:	001c      	movs	r4, r3
 8000a80:	687b      	ldr	r3, [r7, #4]
 8000a82:	3318      	adds	r3, #24
 8000a84:	0018      	movs	r0, r3
 8000a86:	f7ff fc06 	bl	8000296 <_ZN2Ts3Pin7getPortEv>
 8000a8a:	0003      	movs	r3, r0
 8000a8c:	0022      	movs	r2, r4
 8000a8e:	629a      	str	r2, [r3, #40]	; 0x28
		break;
 8000a90:	e10e      	b.n	8000cb0 <_ZN2Ts8unSelectEv+0x4a0>
	case 11:
		this->sw[0].getPort()->BRR = (1 << this->sw[0].getPin());
 8000a92:	687b      	ldr	r3, [r7, #4]
 8000a94:	0018      	movs	r0, r3
 8000a96:	f7ff fc08 	bl	80002aa <_ZN2Ts3Pin6getPinEv>
 8000a9a:	0003      	movs	r3, r0
 8000a9c:	001a      	movs	r2, r3
 8000a9e:	2301      	movs	r3, #1
 8000aa0:	4093      	lsls	r3, r2
 8000aa2:	001c      	movs	r4, r3
 8000aa4:	687b      	ldr	r3, [r7, #4]
 8000aa6:	0018      	movs	r0, r3
 8000aa8:	f7ff fbf5 	bl	8000296 <_ZN2Ts3Pin7getPortEv>
 8000aac:	0003      	movs	r3, r0
 8000aae:	0022      	movs	r2, r4
 8000ab0:	629a      	str	r2, [r3, #40]	; 0x28
		this->sw[1].getPort()->BRR = (1 << this->sw[1].getPin());
 8000ab2:	687b      	ldr	r3, [r7, #4]
 8000ab4:	3308      	adds	r3, #8
 8000ab6:	0018      	movs	r0, r3
 8000ab8:	f7ff fbf7 	bl	80002aa <_ZN2Ts3Pin6getPinEv>
 8000abc:	0003      	movs	r3, r0
 8000abe:	001a      	movs	r2, r3
 8000ac0:	2301      	movs	r3, #1
 8000ac2:	4093      	lsls	r3, r2
 8000ac4:	001c      	movs	r4, r3
 8000ac6:	687b      	ldr	r3, [r7, #4]
 8000ac8:	3308      	adds	r3, #8
 8000aca:	0018      	movs	r0, r3
 8000acc:	f7ff fbe3 	bl	8000296 <_ZN2Ts3Pin7getPortEv>
 8000ad0:	0003      	movs	r3, r0
 8000ad2:	0022      	movs	r2, r4
 8000ad4:	629a      	str	r2, [r3, #40]	; 0x28
		this->sw[3].getPort()->BRR = (1 << this->sw[3].getPin());
 8000ad6:	687b      	ldr	r3, [r7, #4]
 8000ad8:	3318      	adds	r3, #24
 8000ada:	0018      	movs	r0, r3
 8000adc:	f7ff fbe5 	bl	80002aa <_ZN2Ts3Pin6getPinEv>
 8000ae0:	0003      	movs	r3, r0
 8000ae2:	001a      	movs	r2, r3
 8000ae4:	2301      	movs	r3, #1
 8000ae6:	4093      	lsls	r3, r2
 8000ae8:	001c      	movs	r4, r3
 8000aea:	687b      	ldr	r3, [r7, #4]
 8000aec:	3318      	adds	r3, #24
 8000aee:	0018      	movs	r0, r3
 8000af0:	f7ff fbd1 	bl	8000296 <_ZN2Ts3Pin7getPortEv>
 8000af4:	0003      	movs	r3, r0
 8000af6:	0022      	movs	r2, r4
 8000af8:	629a      	str	r2, [r3, #40]	; 0x28
		break;
 8000afa:	e0d9      	b.n	8000cb0 <_ZN2Ts8unSelectEv+0x4a0>
	case 12:
		this->sw[2].getPort()->BRR = (1 << this->sw[2].getPin());
 8000afc:	687b      	ldr	r3, [r7, #4]
 8000afe:	3310      	adds	r3, #16
 8000b00:	0018      	movs	r0, r3
 8000b02:	f7ff fbd2 	bl	80002aa <_ZN2Ts3Pin6getPinEv>
 8000b06:	0003      	movs	r3, r0
 8000b08:	001a      	movs	r2, r3
 8000b0a:	2301      	movs	r3, #1
 8000b0c:	4093      	lsls	r3, r2
 8000b0e:	001c      	movs	r4, r3
 8000b10:	687b      	ldr	r3, [r7, #4]
 8000b12:	3310      	adds	r3, #16
 8000b14:	0018      	movs	r0, r3
 8000b16:	f7ff fbbe 	bl	8000296 <_ZN2Ts3Pin7getPortEv>
 8000b1a:	0003      	movs	r3, r0
 8000b1c:	0022      	movs	r2, r4
 8000b1e:	629a      	str	r2, [r3, #40]	; 0x28
		this->sw[3].getPort()->BRR = (1 << this->sw[3].getPin());
 8000b20:	687b      	ldr	r3, [r7, #4]
 8000b22:	3318      	adds	r3, #24
 8000b24:	0018      	movs	r0, r3
 8000b26:	f7ff fbc0 	bl	80002aa <_ZN2Ts3Pin6getPinEv>
 8000b2a:	0003      	movs	r3, r0
 8000b2c:	001a      	movs	r2, r3
 8000b2e:	2301      	movs	r3, #1
 8000b30:	4093      	lsls	r3, r2
 8000b32:	001c      	movs	r4, r3
 8000b34:	687b      	ldr	r3, [r7, #4]
 8000b36:	3318      	adds	r3, #24
 8000b38:	0018      	movs	r0, r3
 8000b3a:	f7ff fbac 	bl	8000296 <_ZN2Ts3Pin7getPortEv>
 8000b3e:	0003      	movs	r3, r0
 8000b40:	0022      	movs	r2, r4
 8000b42:	629a      	str	r2, [r3, #40]	; 0x28
		break;
 8000b44:	e0b4      	b.n	8000cb0 <_ZN2Ts8unSelectEv+0x4a0>
	case 13:
		this->sw[0].getPort()->BRR = (1 << this->sw[0].getPin());
 8000b46:	687b      	ldr	r3, [r7, #4]
 8000b48:	0018      	movs	r0, r3
 8000b4a:	f7ff fbae 	bl	80002aa <_ZN2Ts3Pin6getPinEv>
 8000b4e:	0003      	movs	r3, r0
 8000b50:	001a      	movs	r2, r3
 8000b52:	2301      	movs	r3, #1
 8000b54:	4093      	lsls	r3, r2
 8000b56:	001c      	movs	r4, r3
 8000b58:	687b      	ldr	r3, [r7, #4]
 8000b5a:	0018      	movs	r0, r3
 8000b5c:	f7ff fb9b 	bl	8000296 <_ZN2Ts3Pin7getPortEv>
 8000b60:	0003      	movs	r3, r0
 8000b62:	0022      	movs	r2, r4
 8000b64:	629a      	str	r2, [r3, #40]	; 0x28
		this->sw[2].getPort()->BRR = (1 << this->sw[2].getPin());
 8000b66:	687b      	ldr	r3, [r7, #4]
 8000b68:	3310      	adds	r3, #16
 8000b6a:	0018      	movs	r0, r3
 8000b6c:	f7ff fb9d 	bl	80002aa <_ZN2Ts3Pin6getPinEv>
 8000b70:	0003      	movs	r3, r0
 8000b72:	001a      	movs	r2, r3
 8000b74:	2301      	movs	r3, #1
 8000b76:	4093      	lsls	r3, r2
 8000b78:	001c      	movs	r4, r3
 8000b7a:	687b      	ldr	r3, [r7, #4]
 8000b7c:	3310      	adds	r3, #16
 8000b7e:	0018      	movs	r0, r3
 8000b80:	f7ff fb89 	bl	8000296 <_ZN2Ts3Pin7getPortEv>
 8000b84:	0003      	movs	r3, r0
 8000b86:	0022      	movs	r2, r4
 8000b88:	629a      	str	r2, [r3, #40]	; 0x28
		this->sw[3].getPort()->BRR = (1 << this->sw[3].getPin());
 8000b8a:	687b      	ldr	r3, [r7, #4]
 8000b8c:	3318      	adds	r3, #24
 8000b8e:	0018      	movs	r0, r3
 8000b90:	f7ff fb8b 	bl	80002aa <_ZN2Ts3Pin6getPinEv>
 8000b94:	0003      	movs	r3, r0
 8000b96:	001a      	movs	r2, r3
 8000b98:	2301      	movs	r3, #1
 8000b9a:	4093      	lsls	r3, r2
 8000b9c:	001c      	movs	r4, r3
 8000b9e:	687b      	ldr	r3, [r7, #4]
 8000ba0:	3318      	adds	r3, #24
 8000ba2:	0018      	movs	r0, r3
 8000ba4:	f7ff fb77 	bl	8000296 <_ZN2Ts3Pin7getPortEv>
 8000ba8:	0003      	movs	r3, r0
 8000baa:	0022      	movs	r2, r4
 8000bac:	629a      	str	r2, [r3, #40]	; 0x28
		break;
 8000bae:	e07f      	b.n	8000cb0 <_ZN2Ts8unSelectEv+0x4a0>
 8000bb0:	08004458 	.word	0x08004458
	case 14:
		this->sw[1].getPort()->BRR = (1 << this->sw[1].getPin());
 8000bb4:	687b      	ldr	r3, [r7, #4]
 8000bb6:	3308      	adds	r3, #8
 8000bb8:	0018      	movs	r0, r3
 8000bba:	f7ff fb76 	bl	80002aa <_ZN2Ts3Pin6getPinEv>
 8000bbe:	0003      	movs	r3, r0
 8000bc0:	001a      	movs	r2, r3
 8000bc2:	2301      	movs	r3, #1
 8000bc4:	4093      	lsls	r3, r2
 8000bc6:	001c      	movs	r4, r3
 8000bc8:	687b      	ldr	r3, [r7, #4]
 8000bca:	3308      	adds	r3, #8
 8000bcc:	0018      	movs	r0, r3
 8000bce:	f7ff fb62 	bl	8000296 <_ZN2Ts3Pin7getPortEv>
 8000bd2:	0003      	movs	r3, r0
 8000bd4:	0022      	movs	r2, r4
 8000bd6:	629a      	str	r2, [r3, #40]	; 0x28
		this->sw[2].getPort()->BRR = (1 << this->sw[2].getPin());
 8000bd8:	687b      	ldr	r3, [r7, #4]
 8000bda:	3310      	adds	r3, #16
 8000bdc:	0018      	movs	r0, r3
 8000bde:	f7ff fb64 	bl	80002aa <_ZN2Ts3Pin6getPinEv>
 8000be2:	0003      	movs	r3, r0
 8000be4:	001a      	movs	r2, r3
 8000be6:	2301      	movs	r3, #1
 8000be8:	4093      	lsls	r3, r2
 8000bea:	001c      	movs	r4, r3
 8000bec:	687b      	ldr	r3, [r7, #4]
 8000bee:	3310      	adds	r3, #16
 8000bf0:	0018      	movs	r0, r3
 8000bf2:	f7ff fb50 	bl	8000296 <_ZN2Ts3Pin7getPortEv>
 8000bf6:	0003      	movs	r3, r0
 8000bf8:	0022      	movs	r2, r4
 8000bfa:	629a      	str	r2, [r3, #40]	; 0x28
		this->sw[3].getPort()->BRR = (1 << this->sw[3].getPin());
 8000bfc:	687b      	ldr	r3, [r7, #4]
 8000bfe:	3318      	adds	r3, #24
 8000c00:	0018      	movs	r0, r3
 8000c02:	f7ff fb52 	bl	80002aa <_ZN2Ts3Pin6getPinEv>
 8000c06:	0003      	movs	r3, r0
 8000c08:	001a      	movs	r2, r3
 8000c0a:	2301      	movs	r3, #1
 8000c0c:	4093      	lsls	r3, r2
 8000c0e:	001c      	movs	r4, r3
 8000c10:	687b      	ldr	r3, [r7, #4]
 8000c12:	3318      	adds	r3, #24
 8000c14:	0018      	movs	r0, r3
 8000c16:	f7ff fb3e 	bl	8000296 <_ZN2Ts3Pin7getPortEv>
 8000c1a:	0003      	movs	r3, r0
 8000c1c:	0022      	movs	r2, r4
 8000c1e:	629a      	str	r2, [r3, #40]	; 0x28
		break;
 8000c20:	e046      	b.n	8000cb0 <_ZN2Ts8unSelectEv+0x4a0>
	case 15:
		this->sw[0].getPort()->BRR = (1 << this->sw[0].getPin());
 8000c22:	687b      	ldr	r3, [r7, #4]
 8000c24:	0018      	movs	r0, r3
 8000c26:	f7ff fb40 	bl	80002aa <_ZN2Ts3Pin6getPinEv>
 8000c2a:	0003      	movs	r3, r0
 8000c2c:	001a      	movs	r2, r3
 8000c2e:	2301      	movs	r3, #1
 8000c30:	4093      	lsls	r3, r2
 8000c32:	001c      	movs	r4, r3
 8000c34:	687b      	ldr	r3, [r7, #4]
 8000c36:	0018      	movs	r0, r3
 8000c38:	f7ff fb2d 	bl	8000296 <_ZN2Ts3Pin7getPortEv>
 8000c3c:	0003      	movs	r3, r0
 8000c3e:	0022      	movs	r2, r4
 8000c40:	629a      	str	r2, [r3, #40]	; 0x28
		this->sw[1].getPort()->BRR = (1 << this->sw[1].getPin());
 8000c42:	687b      	ldr	r3, [r7, #4]
 8000c44:	3308      	adds	r3, #8
 8000c46:	0018      	movs	r0, r3
 8000c48:	f7ff fb2f 	bl	80002aa <_ZN2Ts3Pin6getPinEv>
 8000c4c:	0003      	movs	r3, r0
 8000c4e:	001a      	movs	r2, r3
 8000c50:	2301      	movs	r3, #1
 8000c52:	4093      	lsls	r3, r2
 8000c54:	001c      	movs	r4, r3
 8000c56:	687b      	ldr	r3, [r7, #4]
 8000c58:	3308      	adds	r3, #8
 8000c5a:	0018      	movs	r0, r3
 8000c5c:	f7ff fb1b 	bl	8000296 <_ZN2Ts3Pin7getPortEv>
 8000c60:	0003      	movs	r3, r0
 8000c62:	0022      	movs	r2, r4
 8000c64:	629a      	str	r2, [r3, #40]	; 0x28
		this->sw[2].getPort()->BRR = (1 << this->sw[2].getPin());
 8000c66:	687b      	ldr	r3, [r7, #4]
 8000c68:	3310      	adds	r3, #16
 8000c6a:	0018      	movs	r0, r3
 8000c6c:	f7ff fb1d 	bl	80002aa <_ZN2Ts3Pin6getPinEv>
 8000c70:	0003      	movs	r3, r0
 8000c72:	001a      	movs	r2, r3
 8000c74:	2301      	movs	r3, #1
 8000c76:	4093      	lsls	r3, r2
 8000c78:	001c      	movs	r4, r3
 8000c7a:	687b      	ldr	r3, [r7, #4]
 8000c7c:	3310      	adds	r3, #16
 8000c7e:	0018      	movs	r0, r3
 8000c80:	f7ff fb09 	bl	8000296 <_ZN2Ts3Pin7getPortEv>
 8000c84:	0003      	movs	r3, r0
 8000c86:	0022      	movs	r2, r4
 8000c88:	629a      	str	r2, [r3, #40]	; 0x28
		this->sw[3].getPort()->BRR = (1 << this->sw[3].getPin());
 8000c8a:	687b      	ldr	r3, [r7, #4]
 8000c8c:	3318      	adds	r3, #24
 8000c8e:	0018      	movs	r0, r3
 8000c90:	f7ff fb0b 	bl	80002aa <_ZN2Ts3Pin6getPinEv>
 8000c94:	0003      	movs	r3, r0
 8000c96:	001a      	movs	r2, r3
 8000c98:	2301      	movs	r3, #1
 8000c9a:	4093      	lsls	r3, r2
 8000c9c:	001c      	movs	r4, r3
 8000c9e:	687b      	ldr	r3, [r7, #4]
 8000ca0:	3318      	adds	r3, #24
 8000ca2:	0018      	movs	r0, r3
 8000ca4:	f7ff faf7 	bl	8000296 <_ZN2Ts3Pin7getPortEv>
 8000ca8:	0003      	movs	r3, r0
 8000caa:	0022      	movs	r2, r4
 8000cac:	629a      	str	r2, [r3, #40]	; 0x28
		break;
 8000cae:	46c0      	nop			; (mov r8, r8)
	}
}
 8000cb0:	46c0      	nop			; (mov r8, r8)
 8000cb2:	46bd      	mov	sp, r7
 8000cb4:	b003      	add	sp, #12
 8000cb6:	bd90      	pop	{r4, r7, pc}

08000cb8 <_ZN2Ts4readEPhh>:

uint8_t Ts::getPinNum() {
	return this->pinNum;
}

void Ts::read(uint8_t *buff, uint8_t tsNum) {
 8000cb8:	b590      	push	{r4, r7, lr}
 8000cba:	b085      	sub	sp, #20
 8000cbc:	af00      	add	r7, sp, #0
 8000cbe:	60f8      	str	r0, [r7, #12]
 8000cc0:	60b9      	str	r1, [r7, #8]
 8000cc2:	1dfb      	adds	r3, r7, #7
 8000cc4:	701a      	strb	r2, [r3, #0]
	this->select();
 8000cc6:	68fb      	ldr	r3, [r7, #12]
 8000cc8:	0018      	movs	r0, r3
 8000cca:	f7ff fb4d 	bl	8000368 <_ZN2Ts6selectEv>

	if (this->out.getPort()->IDR & (1 << this->out.getPin())) {
 8000cce:	68fb      	ldr	r3, [r7, #12]
 8000cd0:	3320      	adds	r3, #32
 8000cd2:	0018      	movs	r0, r3
 8000cd4:	f7ff fadf 	bl	8000296 <_ZN2Ts3Pin7getPortEv>
 8000cd8:	0003      	movs	r3, r0
 8000cda:	691c      	ldr	r4, [r3, #16]
 8000cdc:	68fb      	ldr	r3, [r7, #12]
 8000cde:	3320      	adds	r3, #32
 8000ce0:	0018      	movs	r0, r3
 8000ce2:	f7ff fae2 	bl	80002aa <_ZN2Ts3Pin6getPinEv>
 8000ce6:	0003      	movs	r3, r0
 8000ce8:	001a      	movs	r2, r3
 8000cea:	2301      	movs	r3, #1
 8000cec:	4093      	lsls	r3, r2
 8000cee:	4023      	ands	r3, r4
 8000cf0:	1e5a      	subs	r2, r3, #1
 8000cf2:	4193      	sbcs	r3, r2
 8000cf4:	b2db      	uxtb	r3, r3
 8000cf6:	2b00      	cmp	r3, #0
 8000cf8:	d010      	beq.n	8000d1c <_ZN2Ts4readEPhh+0x64>
		*buff &= ~(1 << tsNum);
 8000cfa:	68bb      	ldr	r3, [r7, #8]
 8000cfc:	781b      	ldrb	r3, [r3, #0]
 8000cfe:	b25b      	sxtb	r3, r3
 8000d00:	1dfa      	adds	r2, r7, #7
 8000d02:	7812      	ldrb	r2, [r2, #0]
 8000d04:	2101      	movs	r1, #1
 8000d06:	4091      	lsls	r1, r2
 8000d08:	000a      	movs	r2, r1
 8000d0a:	b252      	sxtb	r2, r2
 8000d0c:	43d2      	mvns	r2, r2
 8000d0e:	b252      	sxtb	r2, r2
 8000d10:	4013      	ands	r3, r2
 8000d12:	b25b      	sxtb	r3, r3
 8000d14:	b2da      	uxtb	r2, r3
 8000d16:	68bb      	ldr	r3, [r7, #8]
 8000d18:	701a      	strb	r2, [r3, #0]
 8000d1a:	e00d      	b.n	8000d38 <_ZN2Ts4readEPhh+0x80>
	} else {
		*buff |= (1 << tsNum);
 8000d1c:	68bb      	ldr	r3, [r7, #8]
 8000d1e:	781b      	ldrb	r3, [r3, #0]
 8000d20:	b25a      	sxtb	r2, r3
 8000d22:	1dfb      	adds	r3, r7, #7
 8000d24:	781b      	ldrb	r3, [r3, #0]
 8000d26:	2101      	movs	r1, #1
 8000d28:	4099      	lsls	r1, r3
 8000d2a:	000b      	movs	r3, r1
 8000d2c:	b25b      	sxtb	r3, r3
 8000d2e:	4313      	orrs	r3, r2
 8000d30:	b25b      	sxtb	r3, r3
 8000d32:	b2da      	uxtb	r2, r3
 8000d34:	68bb      	ldr	r3, [r7, #8]
 8000d36:	701a      	strb	r2, [r3, #0]
	}

	this->unSelect();
 8000d38:	68fb      	ldr	r3, [r7, #12]
 8000d3a:	0018      	movs	r0, r3
 8000d3c:	f7ff fd68 	bl	8000810 <_ZN2Ts8unSelectEv>
}
 8000d40:	46c0      	nop			; (mov r8, r8)
 8000d42:	46bd      	mov	sp, r7
 8000d44:	b005      	add	sp, #20
 8000d46:	bd90      	pop	{r4, r7, pc}

08000d48 <HAL_SPI_TxRxCpltCallback>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi) {
 8000d48:	b580      	push	{r7, lr}
 8000d4a:	b082      	sub	sp, #8
 8000d4c:	af00      	add	r7, sp, #0
 8000d4e:	6078      	str	r0, [r7, #4]
	if (hspi == &hspi2) {
 8000d50:	687a      	ldr	r2, [r7, #4]
 8000d52:	4b06      	ldr	r3, [pc, #24]	; (8000d6c <HAL_SPI_TxRxCpltCallback+0x24>)
 8000d54:	429a      	cmp	r2, r3
 8000d56:	d104      	bne.n	8000d62 <HAL_SPI_TxRxCpltCallback+0x1a>
		spiInterrupt(spiBuffNum);
 8000d58:	4b05      	ldr	r3, [pc, #20]	; (8000d70 <HAL_SPI_TxRxCpltCallback+0x28>)
 8000d5a:	781b      	ldrb	r3, [r3, #0]
 8000d5c:	0018      	movs	r0, r3
 8000d5e:	f000 f809 	bl	8000d74 <spiInterrupt>
	}
}
 8000d62:	46c0      	nop			; (mov r8, r8)
 8000d64:	46bd      	mov	sp, r7
 8000d66:	b002      	add	sp, #8
 8000d68:	bd80      	pop	{r7, pc}
 8000d6a:	46c0      	nop			; (mov r8, r8)
 8000d6c:	200000b8 	.word	0x200000b8
 8000d70:	2000023e 	.word	0x2000023e

08000d74 <spiInterrupt>:

void spiInterrupt(uint8_t num) {
 8000d74:	b580      	push	{r7, lr}
 8000d76:	b084      	sub	sp, #16
 8000d78:	af00      	add	r7, sp, #0
 8000d7a:	0002      	movs	r2, r0
 8000d7c:	1dfb      	adds	r3, r7, #7
 8000d7e:	701a      	strb	r2, [r3, #0]
	spiState[num] = RECEIVED;
 8000d80:	1dfb      	adds	r3, r7, #7
 8000d82:	781b      	ldrb	r3, [r3, #0]
 8000d84:	4a17      	ldr	r2, [pc, #92]	; (8000de4 <spiInterrupt+0x70>)
 8000d86:	2102      	movs	r1, #2
 8000d88:	54d1      	strb	r1, [r2, r3]
	uint8_t invNum = num ^ (1 << 0);
 8000d8a:	200f      	movs	r0, #15
 8000d8c:	183b      	adds	r3, r7, r0
 8000d8e:	1dfa      	adds	r2, r7, #7
 8000d90:	7812      	ldrb	r2, [r2, #0]
 8000d92:	2101      	movs	r1, #1
 8000d94:	404a      	eors	r2, r1
 8000d96:	701a      	strb	r2, [r3, #0]
	if (spiState[invNum] == READY) {
 8000d98:	0001      	movs	r1, r0
 8000d9a:	187b      	adds	r3, r7, r1
 8000d9c:	781b      	ldrb	r3, [r3, #0]
 8000d9e:	4a11      	ldr	r2, [pc, #68]	; (8000de4 <spiInterrupt+0x70>)
 8000da0:	5cd3      	ldrb	r3, [r2, r3]
 8000da2:	2b00      	cmp	r3, #0
 8000da4:	d119      	bne.n	8000dda <spiInterrupt+0x66>
		spiBuffNum = invNum;
 8000da6:	4b10      	ldr	r3, [pc, #64]	; (8000de8 <spiInterrupt+0x74>)
 8000da8:	187a      	adds	r2, r7, r1
 8000daa:	7812      	ldrb	r2, [r2, #0]
 8000dac:	701a      	strb	r2, [r3, #0]
		spiState[spiBuffNum] = BUSY;
 8000dae:	4b0e      	ldr	r3, [pc, #56]	; (8000de8 <spiInterrupt+0x74>)
 8000db0:	781b      	ldrb	r3, [r3, #0]
 8000db2:	001a      	movs	r2, r3
 8000db4:	4b0b      	ldr	r3, [pc, #44]	; (8000de4 <spiInterrupt+0x70>)
 8000db6:	2101      	movs	r1, #1
 8000db8:	5499      	strb	r1, [r3, r2]
		HAL_SPI_TransmitReceive_DMA(&hspi2, tx[spiBuffNum], rx[spiBuffNum], 6);
 8000dba:	4b0b      	ldr	r3, [pc, #44]	; (8000de8 <spiInterrupt+0x74>)
 8000dbc:	781b      	ldrb	r3, [r3, #0]
 8000dbe:	001a      	movs	r2, r3
 8000dc0:	4b0a      	ldr	r3, [pc, #40]	; (8000dec <spiInterrupt+0x78>)
 8000dc2:	0092      	lsls	r2, r2, #2
 8000dc4:	58d1      	ldr	r1, [r2, r3]
 8000dc6:	4b08      	ldr	r3, [pc, #32]	; (8000de8 <spiInterrupt+0x74>)
 8000dc8:	781b      	ldrb	r3, [r3, #0]
 8000dca:	001a      	movs	r2, r3
 8000dcc:	4b08      	ldr	r3, [pc, #32]	; (8000df0 <spiInterrupt+0x7c>)
 8000dce:	0092      	lsls	r2, r2, #2
 8000dd0:	58d2      	ldr	r2, [r2, r3]
 8000dd2:	4808      	ldr	r0, [pc, #32]	; (8000df4 <spiInterrupt+0x80>)
 8000dd4:	2306      	movs	r3, #6
 8000dd6:	f002 fabd 	bl	8003354 <HAL_SPI_TransmitReceive_DMA>
	}
}
 8000dda:	46c0      	nop			; (mov r8, r8)
 8000ddc:	46bd      	mov	sp, r7
 8000dde:	b004      	add	sp, #16
 8000de0:	bd80      	pop	{r7, pc}
 8000de2:	46c0      	nop			; (mov r8, r8)
 8000de4:	2000023c 	.word	0x2000023c
 8000de8:	2000023e 	.word	0x2000023e
 8000dec:	20000014 	.word	0x20000014
 8000df0:	2000000c 	.word	0x2000000c
 8000df4:	200000b8 	.word	0x200000b8

08000df8 <spiProcessing>:

void spiProcessing(uint8_t num) {
 8000df8:	b590      	push	{r4, r7, lr}
 8000dfa:	b085      	sub	sp, #20
 8000dfc:	af00      	add	r7, sp, #0
 8000dfe:	0002      	movs	r2, r0
 8000e00:	1dfb      	adds	r3, r7, #7
 8000e02:	701a      	strb	r2, [r3, #0]
	uint8_t invNum = num ^ (1 << 0);
 8000e04:	200b      	movs	r0, #11
 8000e06:	183b      	adds	r3, r7, r0
 8000e08:	1dfa      	adds	r2, r7, #7
 8000e0a:	7812      	ldrb	r2, [r2, #0]
 8000e0c:	2101      	movs	r1, #1
 8000e0e:	404a      	eors	r2, r1
 8000e10:	701a      	strb	r2, [r3, #0]
	if (spiState[invNum] == RECEIVED) {
 8000e12:	183b      	adds	r3, r7, r0
 8000e14:	781b      	ldrb	r3, [r3, #0]
 8000e16:	4a90      	ldr	r2, [pc, #576]	; (8001058 <spiProcessing+0x260>)
 8000e18:	5cd3      	ldrb	r3, [r2, r3]
 8000e1a:	2b02      	cmp	r3, #2
 8000e1c:	d000      	beq.n	8000e20 <spiProcessing+0x28>
 8000e1e:	e081      	b.n	8000f24 <spiProcessing+0x12c>
		uint8_t rxSumm { 0 };
 8000e20:	230f      	movs	r3, #15
 8000e22:	18fb      	adds	r3, r7, r3
 8000e24:	2200      	movs	r2, #0
 8000e26:	701a      	strb	r2, [r3, #0]
		for (uint8_t i = 0; i <= 4; i++) {
 8000e28:	230e      	movs	r3, #14
 8000e2a:	18fb      	adds	r3, r7, r3
 8000e2c:	2200      	movs	r2, #0
 8000e2e:	701a      	strb	r2, [r3, #0]
 8000e30:	200e      	movs	r0, #14
 8000e32:	183b      	adds	r3, r7, r0
 8000e34:	781b      	ldrb	r3, [r3, #0]
 8000e36:	2b04      	cmp	r3, #4
 8000e38:	d815      	bhi.n	8000e66 <spiProcessing+0x6e>
			rxSumm += rx[invNum][i];
 8000e3a:	230b      	movs	r3, #11
 8000e3c:	18fb      	adds	r3, r7, r3
 8000e3e:	781a      	ldrb	r2, [r3, #0]
 8000e40:	4b86      	ldr	r3, [pc, #536]	; (800105c <spiProcessing+0x264>)
 8000e42:	0092      	lsls	r2, r2, #2
 8000e44:	58d2      	ldr	r2, [r2, r3]
 8000e46:	183b      	adds	r3, r7, r0
 8000e48:	781b      	ldrb	r3, [r3, #0]
 8000e4a:	18d3      	adds	r3, r2, r3
 8000e4c:	7819      	ldrb	r1, [r3, #0]
 8000e4e:	220f      	movs	r2, #15
 8000e50:	18bb      	adds	r3, r7, r2
 8000e52:	18ba      	adds	r2, r7, r2
 8000e54:	7812      	ldrb	r2, [r2, #0]
 8000e56:	188a      	adds	r2, r1, r2
 8000e58:	701a      	strb	r2, [r3, #0]
		for (uint8_t i = 0; i <= 4; i++) {
 8000e5a:	183b      	adds	r3, r7, r0
 8000e5c:	781a      	ldrb	r2, [r3, #0]
 8000e5e:	183b      	adds	r3, r7, r0
 8000e60:	3201      	adds	r2, #1
 8000e62:	701a      	strb	r2, [r3, #0]
 8000e64:	e7e4      	b.n	8000e30 <spiProcessing+0x38>
		}
		if (rxSumm == rx[invNum][5] && tuState != BUSY) {
 8000e66:	240b      	movs	r4, #11
 8000e68:	193b      	adds	r3, r7, r4
 8000e6a:	781a      	ldrb	r2, [r3, #0]
 8000e6c:	4b7b      	ldr	r3, [pc, #492]	; (800105c <spiProcessing+0x264>)
 8000e6e:	0092      	lsls	r2, r2, #2
 8000e70:	58d3      	ldr	r3, [r2, r3]
 8000e72:	3305      	adds	r3, #5
 8000e74:	781b      	ldrb	r3, [r3, #0]
 8000e76:	220f      	movs	r2, #15
 8000e78:	18ba      	adds	r2, r7, r2
 8000e7a:	7812      	ldrb	r2, [r2, #0]
 8000e7c:	429a      	cmp	r2, r3
 8000e7e:	d151      	bne.n	8000f24 <spiProcessing+0x12c>
 8000e80:	4b77      	ldr	r3, [pc, #476]	; (8001060 <spiProcessing+0x268>)
 8000e82:	781b      	ldrb	r3, [r3, #0]
 8000e84:	2b01      	cmp	r3, #1
 8000e86:	d04d      	beq.n	8000f24 <spiProcessing+0x12c>
			HAL_IWDG_Refresh(&hiwdg);
 8000e88:	4b76      	ldr	r3, [pc, #472]	; (8001064 <spiProcessing+0x26c>)
 8000e8a:	0018      	movs	r0, r3
 8000e8c:	f001 fc5a 	bl	8002744 <HAL_IWDG_Refresh>
			tx[invNum][2] = rx[invNum][2];
 8000e90:	193b      	adds	r3, r7, r4
 8000e92:	781a      	ldrb	r2, [r3, #0]
 8000e94:	4b71      	ldr	r3, [pc, #452]	; (800105c <spiProcessing+0x264>)
 8000e96:	0092      	lsls	r2, r2, #2
 8000e98:	58d2      	ldr	r2, [r2, r3]
 8000e9a:	193b      	adds	r3, r7, r4
 8000e9c:	7819      	ldrb	r1, [r3, #0]
 8000e9e:	4b72      	ldr	r3, [pc, #456]	; (8001068 <spiProcessing+0x270>)
 8000ea0:	0089      	lsls	r1, r1, #2
 8000ea2:	58cb      	ldr	r3, [r1, r3]
 8000ea4:	3302      	adds	r3, #2
 8000ea6:	7892      	ldrb	r2, [r2, #2]
 8000ea8:	701a      	strb	r2, [r3, #0]
			tx[invNum][3] = rx[invNum][3];
 8000eaa:	193b      	adds	r3, r7, r4
 8000eac:	781a      	ldrb	r2, [r3, #0]
 8000eae:	4b6b      	ldr	r3, [pc, #428]	; (800105c <spiProcessing+0x264>)
 8000eb0:	0092      	lsls	r2, r2, #2
 8000eb2:	58d2      	ldr	r2, [r2, r3]
 8000eb4:	193b      	adds	r3, r7, r4
 8000eb6:	7819      	ldrb	r1, [r3, #0]
 8000eb8:	4b6b      	ldr	r3, [pc, #428]	; (8001068 <spiProcessing+0x270>)
 8000eba:	0089      	lsls	r1, r1, #2
 8000ebc:	58cb      	ldr	r3, [r1, r3]
 8000ebe:	3303      	adds	r3, #3
 8000ec0:	78d2      	ldrb	r2, [r2, #3]
 8000ec2:	701a      	strb	r2, [r3, #0]
			for (uint8_t i = 0; i <= 3; i++) {
 8000ec4:	230d      	movs	r3, #13
 8000ec6:	18fb      	adds	r3, r7, r3
 8000ec8:	2200      	movs	r2, #0
 8000eca:	701a      	strb	r2, [r3, #0]
 8000ecc:	200d      	movs	r0, #13
 8000ece:	183b      	adds	r3, r7, r0
 8000ed0:	781b      	ldrb	r3, [r3, #0]
 8000ed2:	2b03      	cmp	r3, #3
 8000ed4:	d826      	bhi.n	8000f24 <spiProcessing+0x12c>
				if (rx[invNum][i] != rxSaved[i]) {
 8000ed6:	240b      	movs	r4, #11
 8000ed8:	193b      	adds	r3, r7, r4
 8000eda:	781a      	ldrb	r2, [r3, #0]
 8000edc:	4b5f      	ldr	r3, [pc, #380]	; (800105c <spiProcessing+0x264>)
 8000ede:	0092      	lsls	r2, r2, #2
 8000ee0:	58d2      	ldr	r2, [r2, r3]
 8000ee2:	183b      	adds	r3, r7, r0
 8000ee4:	781b      	ldrb	r3, [r3, #0]
 8000ee6:	18d3      	adds	r3, r2, r3
 8000ee8:	781a      	ldrb	r2, [r3, #0]
 8000eea:	183b      	adds	r3, r7, r0
 8000eec:	781b      	ldrb	r3, [r3, #0]
 8000eee:	495f      	ldr	r1, [pc, #380]	; (800106c <spiProcessing+0x274>)
 8000ef0:	5ccb      	ldrb	r3, [r1, r3]
 8000ef2:	429a      	cmp	r2, r3
 8000ef4:	d00f      	beq.n	8000f16 <spiProcessing+0x11e>
					rxSaved[i] = rx[invNum][i];
 8000ef6:	193b      	adds	r3, r7, r4
 8000ef8:	781a      	ldrb	r2, [r3, #0]
 8000efa:	4b58      	ldr	r3, [pc, #352]	; (800105c <spiProcessing+0x264>)
 8000efc:	0092      	lsls	r2, r2, #2
 8000efe:	58d2      	ldr	r2, [r2, r3]
 8000f00:	183b      	adds	r3, r7, r0
 8000f02:	781b      	ldrb	r3, [r3, #0]
 8000f04:	18d2      	adds	r2, r2, r3
 8000f06:	183b      	adds	r3, r7, r0
 8000f08:	781b      	ldrb	r3, [r3, #0]
 8000f0a:	7811      	ldrb	r1, [r2, #0]
 8000f0c:	4a57      	ldr	r2, [pc, #348]	; (800106c <spiProcessing+0x274>)
 8000f0e:	54d1      	strb	r1, [r2, r3]
					sendTuNum = 3;
 8000f10:	4b57      	ldr	r3, [pc, #348]	; (8001070 <spiProcessing+0x278>)
 8000f12:	2203      	movs	r2, #3
 8000f14:	701a      	strb	r2, [r3, #0]
			for (uint8_t i = 0; i <= 3; i++) {
 8000f16:	210d      	movs	r1, #13
 8000f18:	187b      	adds	r3, r7, r1
 8000f1a:	781a      	ldrb	r2, [r3, #0]
 8000f1c:	187b      	adds	r3, r7, r1
 8000f1e:	3201      	adds	r2, #1
 8000f20:	701a      	strb	r2, [r3, #0]
 8000f22:	e7d3      	b.n	8000ecc <spiProcessing+0xd4>
				}
			}
		}
	}

	uint8_t tsNum { 0 };
 8000f24:	230c      	movs	r3, #12
 8000f26:	18fb      	adds	r3, r7, r3
 8000f28:	2200      	movs	r2, #0
 8000f2a:	701a      	strb	r2, [r3, #0]
	while (tsNum <= 7) {
 8000f2c:	240c      	movs	r4, #12
 8000f2e:	193b      	adds	r3, r7, r4
 8000f30:	781b      	ldrb	r3, [r3, #0]
 8000f32:	2b07      	cmp	r3, #7
 8000f34:	d816      	bhi.n	8000f64 <spiProcessing+0x16c>
		ts[tsNum].read(&tx[invNum][0], tsNum);
 8000f36:	193b      	adds	r3, r7, r4
 8000f38:	781b      	ldrb	r3, [r3, #0]
 8000f3a:	222c      	movs	r2, #44	; 0x2c
 8000f3c:	435a      	muls	r2, r3
 8000f3e:	4b4d      	ldr	r3, [pc, #308]	; (8001074 <spiProcessing+0x27c>)
 8000f40:	18d0      	adds	r0, r2, r3
 8000f42:	230b      	movs	r3, #11
 8000f44:	18fb      	adds	r3, r7, r3
 8000f46:	781a      	ldrb	r2, [r3, #0]
 8000f48:	4b47      	ldr	r3, [pc, #284]	; (8001068 <spiProcessing+0x270>)
 8000f4a:	0092      	lsls	r2, r2, #2
 8000f4c:	58d1      	ldr	r1, [r2, r3]
 8000f4e:	193b      	adds	r3, r7, r4
 8000f50:	781b      	ldrb	r3, [r3, #0]
 8000f52:	001a      	movs	r2, r3
 8000f54:	f7ff feb0 	bl	8000cb8 <_ZN2Ts4readEPhh>
		++tsNum;
 8000f58:	193b      	adds	r3, r7, r4
 8000f5a:	193a      	adds	r2, r7, r4
 8000f5c:	7812      	ldrb	r2, [r2, #0]
 8000f5e:	3201      	adds	r2, #1
 8000f60:	701a      	strb	r2, [r3, #0]
	while (tsNum <= 7) {
 8000f62:	e7e3      	b.n	8000f2c <spiProcessing+0x134>
	}
	while (tsNum <= 15) {
 8000f64:	240c      	movs	r4, #12
 8000f66:	193b      	adds	r3, r7, r4
 8000f68:	781b      	ldrb	r3, [r3, #0]
 8000f6a:	2b0f      	cmp	r3, #15
 8000f6c:	d819      	bhi.n	8000fa2 <spiProcessing+0x1aa>
		ts[tsNum].read(&tx[invNum][1], tsNum - 8);
 8000f6e:	193b      	adds	r3, r7, r4
 8000f70:	781b      	ldrb	r3, [r3, #0]
 8000f72:	222c      	movs	r2, #44	; 0x2c
 8000f74:	435a      	muls	r2, r3
 8000f76:	4b3f      	ldr	r3, [pc, #252]	; (8001074 <spiProcessing+0x27c>)
 8000f78:	18d0      	adds	r0, r2, r3
 8000f7a:	230b      	movs	r3, #11
 8000f7c:	18fb      	adds	r3, r7, r3
 8000f7e:	781a      	ldrb	r2, [r3, #0]
 8000f80:	4b39      	ldr	r3, [pc, #228]	; (8001068 <spiProcessing+0x270>)
 8000f82:	0092      	lsls	r2, r2, #2
 8000f84:	58d3      	ldr	r3, [r2, r3]
 8000f86:	1c59      	adds	r1, r3, #1
 8000f88:	193b      	adds	r3, r7, r4
 8000f8a:	781b      	ldrb	r3, [r3, #0]
 8000f8c:	3b08      	subs	r3, #8
 8000f8e:	b2db      	uxtb	r3, r3
 8000f90:	001a      	movs	r2, r3
 8000f92:	f7ff fe91 	bl	8000cb8 <_ZN2Ts4readEPhh>
		++tsNum;
 8000f96:	193b      	adds	r3, r7, r4
 8000f98:	193a      	adds	r2, r7, r4
 8000f9a:	7812      	ldrb	r2, [r2, #0]
 8000f9c:	3201      	adds	r2, #1
 8000f9e:	701a      	strb	r2, [r3, #0]
	while (tsNum <= 15) {
 8000fa0:	e7e0      	b.n	8000f64 <spiProcessing+0x16c>
	}

	tx[invNum][5] =  (tx[invNum][0] + tx[invNum][1] + tx[invNum][2] + tx[invNum][3] + tx[invNum][4]);
 8000fa2:	240b      	movs	r4, #11
 8000fa4:	193b      	adds	r3, r7, r4
 8000fa6:	781a      	ldrb	r2, [r3, #0]
 8000fa8:	4b2f      	ldr	r3, [pc, #188]	; (8001068 <spiProcessing+0x270>)
 8000faa:	0092      	lsls	r2, r2, #2
 8000fac:	58d3      	ldr	r3, [r2, r3]
 8000fae:	781a      	ldrb	r2, [r3, #0]
 8000fb0:	193b      	adds	r3, r7, r4
 8000fb2:	7819      	ldrb	r1, [r3, #0]
 8000fb4:	4b2c      	ldr	r3, [pc, #176]	; (8001068 <spiProcessing+0x270>)
 8000fb6:	0089      	lsls	r1, r1, #2
 8000fb8:	58cb      	ldr	r3, [r1, r3]
 8000fba:	3301      	adds	r3, #1
 8000fbc:	781b      	ldrb	r3, [r3, #0]
 8000fbe:	18d3      	adds	r3, r2, r3
 8000fc0:	b2da      	uxtb	r2, r3
 8000fc2:	193b      	adds	r3, r7, r4
 8000fc4:	7819      	ldrb	r1, [r3, #0]
 8000fc6:	4b28      	ldr	r3, [pc, #160]	; (8001068 <spiProcessing+0x270>)
 8000fc8:	0089      	lsls	r1, r1, #2
 8000fca:	58cb      	ldr	r3, [r1, r3]
 8000fcc:	3302      	adds	r3, #2
 8000fce:	781b      	ldrb	r3, [r3, #0]
 8000fd0:	18d3      	adds	r3, r2, r3
 8000fd2:	b2da      	uxtb	r2, r3
 8000fd4:	193b      	adds	r3, r7, r4
 8000fd6:	7819      	ldrb	r1, [r3, #0]
 8000fd8:	4b23      	ldr	r3, [pc, #140]	; (8001068 <spiProcessing+0x270>)
 8000fda:	0089      	lsls	r1, r1, #2
 8000fdc:	58cb      	ldr	r3, [r1, r3]
 8000fde:	3303      	adds	r3, #3
 8000fe0:	781b      	ldrb	r3, [r3, #0]
 8000fe2:	18d3      	adds	r3, r2, r3
 8000fe4:	b2d9      	uxtb	r1, r3
 8000fe6:	193b      	adds	r3, r7, r4
 8000fe8:	781a      	ldrb	r2, [r3, #0]
 8000fea:	4b1f      	ldr	r3, [pc, #124]	; (8001068 <spiProcessing+0x270>)
 8000fec:	0092      	lsls	r2, r2, #2
 8000fee:	58d3      	ldr	r3, [r2, r3]
 8000ff0:	3304      	adds	r3, #4
 8000ff2:	781a      	ldrb	r2, [r3, #0]
 8000ff4:	193b      	adds	r3, r7, r4
 8000ff6:	7818      	ldrb	r0, [r3, #0]
 8000ff8:	4b1b      	ldr	r3, [pc, #108]	; (8001068 <spiProcessing+0x270>)
 8000ffa:	0080      	lsls	r0, r0, #2
 8000ffc:	58c3      	ldr	r3, [r0, r3]
 8000ffe:	3305      	adds	r3, #5
 8001000:	188a      	adds	r2, r1, r2
 8001002:	b2d2      	uxtb	r2, r2
 8001004:	701a      	strb	r2, [r3, #0]
	spiState[invNum] = READY;
 8001006:	193b      	adds	r3, r7, r4
 8001008:	781b      	ldrb	r3, [r3, #0]
 800100a:	4a13      	ldr	r2, [pc, #76]	; (8001058 <spiProcessing+0x260>)
 800100c:	2100      	movs	r1, #0
 800100e:	54d1      	strb	r1, [r2, r3]
	if (spiState[num] == RECEIVED) {
 8001010:	1dfb      	adds	r3, r7, #7
 8001012:	781b      	ldrb	r3, [r3, #0]
 8001014:	4a10      	ldr	r2, [pc, #64]	; (8001058 <spiProcessing+0x260>)
 8001016:	5cd3      	ldrb	r3, [r2, r3]
 8001018:	2b02      	cmp	r3, #2
 800101a:	d119      	bne.n	8001050 <spiProcessing+0x258>
		spiBuffNum = invNum;
 800101c:	4b16      	ldr	r3, [pc, #88]	; (8001078 <spiProcessing+0x280>)
 800101e:	193a      	adds	r2, r7, r4
 8001020:	7812      	ldrb	r2, [r2, #0]
 8001022:	701a      	strb	r2, [r3, #0]
		spiState[spiBuffNum] = BUSY;
 8001024:	4b14      	ldr	r3, [pc, #80]	; (8001078 <spiProcessing+0x280>)
 8001026:	781b      	ldrb	r3, [r3, #0]
 8001028:	001a      	movs	r2, r3
 800102a:	4b0b      	ldr	r3, [pc, #44]	; (8001058 <spiProcessing+0x260>)
 800102c:	2101      	movs	r1, #1
 800102e:	5499      	strb	r1, [r3, r2]
		HAL_SPI_TransmitReceive_DMA(&hspi2, tx[spiBuffNum], rx[spiBuffNum], 6);
 8001030:	4b11      	ldr	r3, [pc, #68]	; (8001078 <spiProcessing+0x280>)
 8001032:	781b      	ldrb	r3, [r3, #0]
 8001034:	001a      	movs	r2, r3
 8001036:	4b0c      	ldr	r3, [pc, #48]	; (8001068 <spiProcessing+0x270>)
 8001038:	0092      	lsls	r2, r2, #2
 800103a:	58d1      	ldr	r1, [r2, r3]
 800103c:	4b0e      	ldr	r3, [pc, #56]	; (8001078 <spiProcessing+0x280>)
 800103e:	781b      	ldrb	r3, [r3, #0]
 8001040:	001a      	movs	r2, r3
 8001042:	4b06      	ldr	r3, [pc, #24]	; (800105c <spiProcessing+0x264>)
 8001044:	0092      	lsls	r2, r2, #2
 8001046:	58d2      	ldr	r2, [r2, r3]
 8001048:	480c      	ldr	r0, [pc, #48]	; (800107c <spiProcessing+0x284>)
 800104a:	2306      	movs	r3, #6
 800104c:	f002 f982 	bl	8003354 <HAL_SPI_TransmitReceive_DMA>
	}
}
 8001050:	46c0      	nop			; (mov r8, r8)
 8001052:	46bd      	mov	sp, r7
 8001054:	b005      	add	sp, #20
 8001056:	bd90      	pop	{r4, r7, pc}
 8001058:	2000023c 	.word	0x2000023c
 800105c:	2000000c 	.word	0x2000000c
 8001060:	2000023f 	.word	0x2000023f
 8001064:	20000044 	.word	0x20000044
 8001068:	20000014 	.word	0x20000014
 800106c:	20000238 	.word	0x20000238
 8001070:	20000243 	.word	0x20000243
 8001074:	20000244 	.word	0x20000244
 8001078:	2000023e 	.word	0x2000023e
 800107c:	200000b8 	.word	0x200000b8

08001080 <sendTu>:

void sendTu() {
 8001080:	b580      	push	{r7, lr}
 8001082:	b082      	sub	sp, #8
 8001084:	af00      	add	r7, sp, #0
	if (sendTuNum != 0 && tuState == READY) {
 8001086:	4b38      	ldr	r3, [pc, #224]	; (8001168 <sendTu+0xe8>)
 8001088:	781b      	ldrb	r3, [r3, #0]
 800108a:	2b00      	cmp	r3, #0
 800108c:	d068      	beq.n	8001160 <sendTu+0xe0>
 800108e:	4b37      	ldr	r3, [pc, #220]	; (800116c <sendTu+0xec>)
 8001090:	781b      	ldrb	r3, [r3, #0]
 8001092:	2b00      	cmp	r3, #0
 8001094:	d164      	bne.n	8001160 <sendTu+0xe0>
		tuState = BUSY;
 8001096:	4b35      	ldr	r3, [pc, #212]	; (800116c <sendTu+0xec>)
 8001098:	2201      	movs	r2, #1
 800109a:	701a      	strb	r2, [r3, #0]
		--sendTuNum;
 800109c:	4b32      	ldr	r3, [pc, #200]	; (8001168 <sendTu+0xe8>)
 800109e:	781b      	ldrb	r3, [r3, #0]
 80010a0:	3b01      	subs	r3, #1
 80010a2:	b2da      	uxtb	r2, r3
 80010a4:	4b30      	ldr	r3, [pc, #192]	; (8001168 <sendTu+0xe8>)
 80010a6:	701a      	strb	r2, [r3, #0]
		for (uint8_t n = 0; n <= 1; n++) {
 80010a8:	1dfb      	adds	r3, r7, #7
 80010aa:	2200      	movs	r2, #0
 80010ac:	701a      	strb	r2, [r3, #0]
 80010ae:	1dfb      	adds	r3, r7, #7
 80010b0:	781b      	ldrb	r3, [r3, #0]
 80010b2:	2b01      	cmp	r3, #1
 80010b4:	d84a      	bhi.n	800114c <sendTu+0xcc>
			for (uint8_t i = 0; i <= 7; i++) {
 80010b6:	1dbb      	adds	r3, r7, #6
 80010b8:	2200      	movs	r2, #0
 80010ba:	701a      	strb	r2, [r3, #0]
 80010bc:	1dbb      	adds	r3, r7, #6
 80010be:	781b      	ldrb	r3, [r3, #0]
 80010c0:	2b07      	cmp	r3, #7
 80010c2:	d83d      	bhi.n	8001140 <sendTu+0xc0>
				if (rxSaved[n + 2] & (1 << i)) {
 80010c4:	1dfb      	adds	r3, r7, #7
 80010c6:	781b      	ldrb	r3, [r3, #0]
 80010c8:	3302      	adds	r3, #2
 80010ca:	4a29      	ldr	r2, [pc, #164]	; (8001170 <sendTu+0xf0>)
 80010cc:	5cd3      	ldrb	r3, [r2, r3]
 80010ce:	001a      	movs	r2, r3
 80010d0:	1dbb      	adds	r3, r7, #6
 80010d2:	781b      	ldrb	r3, [r3, #0]
 80010d4:	411a      	asrs	r2, r3
 80010d6:	0013      	movs	r3, r2
 80010d8:	2201      	movs	r2, #1
 80010da:	4013      	ands	r3, r2
 80010dc:	d014      	beq.n	8001108 <sendTu+0x88>
					tu[n] |= (1 << (7 - i));
 80010de:	1dfb      	adds	r3, r7, #7
 80010e0:	781b      	ldrb	r3, [r3, #0]
 80010e2:	4a24      	ldr	r2, [pc, #144]	; (8001174 <sendTu+0xf4>)
 80010e4:	5cd3      	ldrb	r3, [r2, r3]
 80010e6:	b25a      	sxtb	r2, r3
 80010e8:	1dbb      	adds	r3, r7, #6
 80010ea:	781b      	ldrb	r3, [r3, #0]
 80010ec:	2107      	movs	r1, #7
 80010ee:	1acb      	subs	r3, r1, r3
 80010f0:	2101      	movs	r1, #1
 80010f2:	4099      	lsls	r1, r3
 80010f4:	000b      	movs	r3, r1
 80010f6:	b25b      	sxtb	r3, r3
 80010f8:	4313      	orrs	r3, r2
 80010fa:	b25a      	sxtb	r2, r3
 80010fc:	1dfb      	adds	r3, r7, #7
 80010fe:	781b      	ldrb	r3, [r3, #0]
 8001100:	b2d1      	uxtb	r1, r2
 8001102:	4a1c      	ldr	r2, [pc, #112]	; (8001174 <sendTu+0xf4>)
 8001104:	54d1      	strb	r1, [r2, r3]
 8001106:	e015      	b.n	8001134 <sendTu+0xb4>
				} else {
					tu[n] &= ~(1 << (7 - i));
 8001108:	1dfb      	adds	r3, r7, #7
 800110a:	781b      	ldrb	r3, [r3, #0]
 800110c:	4a19      	ldr	r2, [pc, #100]	; (8001174 <sendTu+0xf4>)
 800110e:	5cd3      	ldrb	r3, [r2, r3]
 8001110:	b25b      	sxtb	r3, r3
 8001112:	1dba      	adds	r2, r7, #6
 8001114:	7812      	ldrb	r2, [r2, #0]
 8001116:	2107      	movs	r1, #7
 8001118:	1a8a      	subs	r2, r1, r2
 800111a:	2101      	movs	r1, #1
 800111c:	4091      	lsls	r1, r2
 800111e:	000a      	movs	r2, r1
 8001120:	b252      	sxtb	r2, r2
 8001122:	43d2      	mvns	r2, r2
 8001124:	b252      	sxtb	r2, r2
 8001126:	4013      	ands	r3, r2
 8001128:	b25a      	sxtb	r2, r3
 800112a:	1dfb      	adds	r3, r7, #7
 800112c:	781b      	ldrb	r3, [r3, #0]
 800112e:	b2d1      	uxtb	r1, r2
 8001130:	4a10      	ldr	r2, [pc, #64]	; (8001174 <sendTu+0xf4>)
 8001132:	54d1      	strb	r1, [r2, r3]
			for (uint8_t i = 0; i <= 7; i++) {
 8001134:	1dbb      	adds	r3, r7, #6
 8001136:	781a      	ldrb	r2, [r3, #0]
 8001138:	1dbb      	adds	r3, r7, #6
 800113a:	3201      	adds	r2, #1
 800113c:	701a      	strb	r2, [r3, #0]
 800113e:	e7bd      	b.n	80010bc <sendTu+0x3c>
		for (uint8_t n = 0; n <= 1; n++) {
 8001140:	1dfb      	adds	r3, r7, #7
 8001142:	781a      	ldrb	r2, [r3, #0]
 8001144:	1dfb      	adds	r3, r7, #7
 8001146:	3201      	adds	r2, #1
 8001148:	701a      	strb	r2, [r3, #0]
 800114a:	e7b0      	b.n	80010ae <sendTu+0x2e>
				}
			}
		}
		GPIOA->BRR = (1 << 4);
 800114c:	2390      	movs	r3, #144	; 0x90
 800114e:	05db      	lsls	r3, r3, #23
 8001150:	2210      	movs	r2, #16
 8001152:	629a      	str	r2, [r3, #40]	; 0x28
		HAL_SPI_Transmit_DMA(&hspi1, &tu[0], 1);
 8001154:	4907      	ldr	r1, [pc, #28]	; (8001174 <sendTu+0xf4>)
 8001156:	4b08      	ldr	r3, [pc, #32]	; (8001178 <sendTu+0xf8>)
 8001158:	2201      	movs	r2, #1
 800115a:	0018      	movs	r0, r3
 800115c:	f001 fff8 	bl	8003150 <HAL_SPI_Transmit_DMA>
	}
}
 8001160:	46c0      	nop			; (mov r8, r8)
 8001162:	46bd      	mov	sp, r7
 8001164:	b002      	add	sp, #8
 8001166:	bd80      	pop	{r7, pc}
 8001168:	20000243 	.word	0x20000243
 800116c:	2000023f 	.word	0x2000023f
 8001170:	20000238 	.word	0x20000238
 8001174:	20000240 	.word	0x20000240
 8001178:	20000054 	.word	0x20000054

0800117c <HAL_SPI_TxCpltCallback>:

void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi) {
 800117c:	b580      	push	{r7, lr}
 800117e:	b082      	sub	sp, #8
 8001180:	af00      	add	r7, sp, #0
 8001182:	6078      	str	r0, [r7, #4]
	if (hspi == &hspi1) {
 8001184:	687a      	ldr	r2, [r7, #4]
 8001186:	4b1b      	ldr	r3, [pc, #108]	; (80011f4 <HAL_SPI_TxCpltCallback+0x78>)
 8001188:	429a      	cmp	r2, r3
 800118a:	d12f      	bne.n	80011ec <HAL_SPI_TxCpltCallback+0x70>
		switch (shiftRegNum) {
 800118c:	4b1a      	ldr	r3, [pc, #104]	; (80011f8 <HAL_SPI_TxCpltCallback+0x7c>)
 800118e:	781b      	ldrb	r3, [r3, #0]
 8001190:	2b00      	cmp	r3, #0
 8001192:	d002      	beq.n	800119a <HAL_SPI_TxCpltCallback+0x1e>
 8001194:	2b01      	cmp	r3, #1
 8001196:	d016      	beq.n	80011c6 <HAL_SPI_TxCpltCallback+0x4a>
 8001198:	e021      	b.n	80011de <HAL_SPI_TxCpltCallback+0x62>
		case 0:
			GPIOA->BSRR = (1 << 4);
 800119a:	2390      	movs	r3, #144	; 0x90
 800119c:	05db      	lsls	r3, r3, #23
 800119e:	2210      	movs	r2, #16
 80011a0:	619a      	str	r2, [r3, #24]
			GPIOA->BRR = (1 << 4);
 80011a2:	2390      	movs	r3, #144	; 0x90
 80011a4:	05db      	lsls	r3, r3, #23
 80011a6:	2210      	movs	r2, #16
 80011a8:	629a      	str	r2, [r3, #40]	; 0x28
			GPIOA->BSRR = (1 << 4);
 80011aa:	2390      	movs	r3, #144	; 0x90
 80011ac:	05db      	lsls	r3, r3, #23
 80011ae:	2210      	movs	r2, #16
 80011b0:	619a      	str	r2, [r3, #24]

			GPIOF->BRR = (1 << 5);
 80011b2:	4b12      	ldr	r3, [pc, #72]	; (80011fc <HAL_SPI_TxCpltCallback+0x80>)
 80011b4:	2220      	movs	r2, #32
 80011b6:	629a      	str	r2, [r3, #40]	; 0x28
			HAL_SPI_Transmit_DMA(&hspi1, &tu[1], 1);
 80011b8:	4911      	ldr	r1, [pc, #68]	; (8001200 <HAL_SPI_TxCpltCallback+0x84>)
 80011ba:	4b0e      	ldr	r3, [pc, #56]	; (80011f4 <HAL_SPI_TxCpltCallback+0x78>)
 80011bc:	2201      	movs	r2, #1
 80011be:	0018      	movs	r0, r3
 80011c0:	f001 ffc6 	bl	8003150 <HAL_SPI_Transmit_DMA>
			break;
 80011c4:	e00b      	b.n	80011de <HAL_SPI_TxCpltCallback+0x62>
		case 1:
			GPIOF->BSRR = (1 << 5);
 80011c6:	4b0d      	ldr	r3, [pc, #52]	; (80011fc <HAL_SPI_TxCpltCallback+0x80>)
 80011c8:	2220      	movs	r2, #32
 80011ca:	619a      	str	r2, [r3, #24]
			GPIOF->BRR = (1 << 5);
 80011cc:	4b0b      	ldr	r3, [pc, #44]	; (80011fc <HAL_SPI_TxCpltCallback+0x80>)
 80011ce:	2220      	movs	r2, #32
 80011d0:	629a      	str	r2, [r3, #40]	; 0x28
			GPIOF->BSRR = (1 << 5);
 80011d2:	4b0a      	ldr	r3, [pc, #40]	; (80011fc <HAL_SPI_TxCpltCallback+0x80>)
 80011d4:	2220      	movs	r2, #32
 80011d6:	619a      	str	r2, [r3, #24]
			tuState = READY;
 80011d8:	4b0a      	ldr	r3, [pc, #40]	; (8001204 <HAL_SPI_TxCpltCallback+0x88>)
 80011da:	2200      	movs	r2, #0
 80011dc:	701a      	strb	r2, [r3, #0]
		}
		shiftRegNum ^= (1 << 0);
 80011de:	4b06      	ldr	r3, [pc, #24]	; (80011f8 <HAL_SPI_TxCpltCallback+0x7c>)
 80011e0:	781b      	ldrb	r3, [r3, #0]
 80011e2:	2201      	movs	r2, #1
 80011e4:	4053      	eors	r3, r2
 80011e6:	b2da      	uxtb	r2, r3
 80011e8:	4b03      	ldr	r3, [pc, #12]	; (80011f8 <HAL_SPI_TxCpltCallback+0x7c>)
 80011ea:	701a      	strb	r2, [r3, #0]
	}
}
 80011ec:	46c0      	nop			; (mov r8, r8)
 80011ee:	46bd      	mov	sp, r7
 80011f0:	b002      	add	sp, #8
 80011f2:	bd80      	pop	{r7, pc}
 80011f4:	20000054 	.word	0x20000054
 80011f8:	20000242 	.word	0x20000242
 80011fc:	48001400 	.word	0x48001400
 8001200:	20000241 	.word	0x20000241
 8001204:	2000023f 	.word	0x2000023f

08001208 <HAL_SPI_ErrorCallback>:

void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi) {
 8001208:	b580      	push	{r7, lr}
 800120a:	b086      	sub	sp, #24
 800120c:	af00      	add	r7, sp, #0
 800120e:	6078      	str	r0, [r7, #4]
	HAL_SPI_Abort(hspi);
 8001210:	687b      	ldr	r3, [r7, #4]
 8001212:	0018      	movs	r0, r3
 8001214:	f002 fa5a 	bl	80036cc <HAL_SPI_Abort>
	__HAL_SPI_CLEAR_CRCERRFLAG(hspi);
 8001218:	687b      	ldr	r3, [r7, #4]
 800121a:	681b      	ldr	r3, [r3, #0]
 800121c:	4a1c      	ldr	r2, [pc, #112]	; (8001290 <HAL_SPI_ErrorCallback+0x88>)
 800121e:	609a      	str	r2, [r3, #8]
	__HAL_SPI_CLEAR_FREFLAG(hspi);
 8001220:	2300      	movs	r3, #0
 8001222:	617b      	str	r3, [r7, #20]
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	681b      	ldr	r3, [r3, #0]
 8001228:	689b      	ldr	r3, [r3, #8]
 800122a:	617b      	str	r3, [r7, #20]
 800122c:	697b      	ldr	r3, [r7, #20]
	__HAL_SPI_CLEAR_MODFFLAG(hspi);
 800122e:	2300      	movs	r3, #0
 8001230:	613b      	str	r3, [r7, #16]
 8001232:	687b      	ldr	r3, [r7, #4]
 8001234:	681b      	ldr	r3, [r3, #0]
 8001236:	689b      	ldr	r3, [r3, #8]
 8001238:	613b      	str	r3, [r7, #16]
 800123a:	687b      	ldr	r3, [r7, #4]
 800123c:	681b      	ldr	r3, [r3, #0]
 800123e:	681a      	ldr	r2, [r3, #0]
 8001240:	687b      	ldr	r3, [r7, #4]
 8001242:	681b      	ldr	r3, [r3, #0]
 8001244:	2140      	movs	r1, #64	; 0x40
 8001246:	438a      	bics	r2, r1
 8001248:	601a      	str	r2, [r3, #0]
 800124a:	693b      	ldr	r3, [r7, #16]
	__HAL_SPI_CLEAR_OVRFLAG(hspi);
 800124c:	2300      	movs	r3, #0
 800124e:	60fb      	str	r3, [r7, #12]
 8001250:	687b      	ldr	r3, [r7, #4]
 8001252:	681b      	ldr	r3, [r3, #0]
 8001254:	68db      	ldr	r3, [r3, #12]
 8001256:	60fb      	str	r3, [r7, #12]
 8001258:	687b      	ldr	r3, [r7, #4]
 800125a:	681b      	ldr	r3, [r3, #0]
 800125c:	689b      	ldr	r3, [r3, #8]
 800125e:	60fb      	str	r3, [r7, #12]
 8001260:	68fb      	ldr	r3, [r7, #12]
	hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8001262:	687b      	ldr	r3, [r7, #4]
 8001264:	2200      	movs	r2, #0
 8001266:	661a      	str	r2, [r3, #96]	; 0x60
	if (hspi == &hspi2) {
 8001268:	687a      	ldr	r2, [r7, #4]
 800126a:	4b0a      	ldr	r3, [pc, #40]	; (8001294 <HAL_SPI_ErrorCallback+0x8c>)
 800126c:	429a      	cmp	r2, r3
 800126e:	d103      	bne.n	8001278 <HAL_SPI_ErrorCallback+0x70>
		HAL_SPI_TxRxCpltCallback(hspi);
 8001270:	687b      	ldr	r3, [r7, #4]
 8001272:	0018      	movs	r0, r3
 8001274:	f7ff fd68 	bl	8000d48 <HAL_SPI_TxRxCpltCallback>
	}
	if (hspi == &hspi1) {
 8001278:	687a      	ldr	r2, [r7, #4]
 800127a:	4b07      	ldr	r3, [pc, #28]	; (8001298 <HAL_SPI_ErrorCallback+0x90>)
 800127c:	429a      	cmp	r2, r3
 800127e:	d103      	bne.n	8001288 <HAL_SPI_ErrorCallback+0x80>
		HAL_SPI_TxCpltCallback(hspi);
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	0018      	movs	r0, r3
 8001284:	f7ff ff7a 	bl	800117c <HAL_SPI_TxCpltCallback>
	}
}
 8001288:	46c0      	nop			; (mov r8, r8)
 800128a:	46bd      	mov	sp, r7
 800128c:	b006      	add	sp, #24
 800128e:	bd80      	pop	{r7, pc}
 8001290:	0000ffef 	.word	0x0000ffef
 8001294:	200000b8 	.word	0x200000b8
 8001298:	20000054 	.word	0x20000054

0800129c <tsInit>:
	if (hspi == &hspi1) {
		HAL_SPI_TxCpltCallback(hspi);
	}
}

void tsInit() {
 800129c:	b580      	push	{r7, lr}
 800129e:	b088      	sub	sp, #32
 80012a0:	af06      	add	r7, sp, #24
	for (int i = 0; i <= 15; i++) {
 80012a2:	2300      	movs	r3, #0
 80012a4:	607b      	str	r3, [r7, #4]
 80012a6:	687b      	ldr	r3, [r7, #4]
 80012a8:	2b0f      	cmp	r3, #15
 80012aa:	dc22      	bgt.n	80012f2 <tsInit+0x56>
		ts[i].setOut(GPIOB, 0);
 80012ac:	687b      	ldr	r3, [r7, #4]
 80012ae:	222c      	movs	r2, #44	; 0x2c
 80012b0:	435a      	muls	r2, r3
 80012b2:	4b3a      	ldr	r3, [pc, #232]	; (800139c <tsInit+0x100>)
 80012b4:	18d3      	adds	r3, r2, r3
 80012b6:	493a      	ldr	r1, [pc, #232]	; (80013a0 <tsInit+0x104>)
 80012b8:	2200      	movs	r2, #0
 80012ba:	0018      	movs	r0, r3
 80012bc:	f7ff f830 	bl	8000320 <_ZN2Ts6setOutEP12GPIO_TypeDefh>
		ts[i].setSw(GPIOB, 1, GPIOB, 10, GPIOC, 5, GPIOC, 4);
 80012c0:	687b      	ldr	r3, [r7, #4]
 80012c2:	222c      	movs	r2, #44	; 0x2c
 80012c4:	435a      	muls	r2, r3
 80012c6:	4b35      	ldr	r3, [pc, #212]	; (800139c <tsInit+0x100>)
 80012c8:	18d0      	adds	r0, r2, r3
 80012ca:	4a35      	ldr	r2, [pc, #212]	; (80013a0 <tsInit+0x104>)
 80012cc:	4934      	ldr	r1, [pc, #208]	; (80013a0 <tsInit+0x104>)
 80012ce:	2304      	movs	r3, #4
 80012d0:	9304      	str	r3, [sp, #16]
 80012d2:	4b34      	ldr	r3, [pc, #208]	; (80013a4 <tsInit+0x108>)
 80012d4:	9303      	str	r3, [sp, #12]
 80012d6:	2305      	movs	r3, #5
 80012d8:	9302      	str	r3, [sp, #8]
 80012da:	4b32      	ldr	r3, [pc, #200]	; (80013a4 <tsInit+0x108>)
 80012dc:	9301      	str	r3, [sp, #4]
 80012de:	230a      	movs	r3, #10
 80012e0:	9300      	str	r3, [sp, #0]
 80012e2:	0013      	movs	r3, r2
 80012e4:	2201      	movs	r2, #1
 80012e6:	f7fe ffea 	bl	80002be <_ZN2Ts5setSwEP12GPIO_TypeDefhS1_hS1_hS1_h>
	for (int i = 0; i <= 15; i++) {
 80012ea:	687b      	ldr	r3, [r7, #4]
 80012ec:	3301      	adds	r3, #1
 80012ee:	607b      	str	r3, [r7, #4]
 80012f0:	e7d9      	b.n	80012a6 <tsInit+0xa>
	}
	ts[0].setPinNum(0);
 80012f2:	4b2a      	ldr	r3, [pc, #168]	; (800139c <tsInit+0x100>)
 80012f4:	2100      	movs	r1, #0
 80012f6:	0018      	movs	r0, r3
 80012f8:	f7ff f826 	bl	8000348 <_ZN2Ts9setPinNumEh>
		ts[1].setPinNum(1);
 80012fc:	4b2a      	ldr	r3, [pc, #168]	; (80013a8 <tsInit+0x10c>)
 80012fe:	2101      	movs	r1, #1
 8001300:	0018      	movs	r0, r3
 8001302:	f7ff f821 	bl	8000348 <_ZN2Ts9setPinNumEh>
		ts[2].setPinNum(2);
 8001306:	4b29      	ldr	r3, [pc, #164]	; (80013ac <tsInit+0x110>)
 8001308:	2102      	movs	r1, #2
 800130a:	0018      	movs	r0, r3
 800130c:	f7ff f81c 	bl	8000348 <_ZN2Ts9setPinNumEh>
		ts[3].setPinNum(3);
 8001310:	4b27      	ldr	r3, [pc, #156]	; (80013b0 <tsInit+0x114>)
 8001312:	2103      	movs	r1, #3
 8001314:	0018      	movs	r0, r3
 8001316:	f7ff f817 	bl	8000348 <_ZN2Ts9setPinNumEh>
		ts[4].setPinNum(8);
 800131a:	4b26      	ldr	r3, [pc, #152]	; (80013b4 <tsInit+0x118>)
 800131c:	2108      	movs	r1, #8
 800131e:	0018      	movs	r0, r3
 8001320:	f7ff f812 	bl	8000348 <_ZN2Ts9setPinNumEh>
		ts[5].setPinNum(9);
 8001324:	4b24      	ldr	r3, [pc, #144]	; (80013b8 <tsInit+0x11c>)
 8001326:	2109      	movs	r1, #9
 8001328:	0018      	movs	r0, r3
 800132a:	f7ff f80d 	bl	8000348 <_ZN2Ts9setPinNumEh>
		ts[6].setPinNum(10);
 800132e:	4b23      	ldr	r3, [pc, #140]	; (80013bc <tsInit+0x120>)
 8001330:	210a      	movs	r1, #10
 8001332:	0018      	movs	r0, r3
 8001334:	f7ff f808 	bl	8000348 <_ZN2Ts9setPinNumEh>
		ts[7].setPinNum(11);
 8001338:	4b21      	ldr	r3, [pc, #132]	; (80013c0 <tsInit+0x124>)
 800133a:	210b      	movs	r1, #11
 800133c:	0018      	movs	r0, r3
 800133e:	f7ff f803 	bl	8000348 <_ZN2Ts9setPinNumEh>
		ts[8].setPinNum(15);
 8001342:	4b20      	ldr	r3, [pc, #128]	; (80013c4 <tsInit+0x128>)
 8001344:	210f      	movs	r1, #15
 8001346:	0018      	movs	r0, r3
 8001348:	f7fe fffe 	bl	8000348 <_ZN2Ts9setPinNumEh>
		ts[9].setPinNum(14);
 800134c:	4b1e      	ldr	r3, [pc, #120]	; (80013c8 <tsInit+0x12c>)
 800134e:	210e      	movs	r1, #14
 8001350:	0018      	movs	r0, r3
 8001352:	f7fe fff9 	bl	8000348 <_ZN2Ts9setPinNumEh>
		ts[10].setPinNum(13);
 8001356:	4b1d      	ldr	r3, [pc, #116]	; (80013cc <tsInit+0x130>)
 8001358:	210d      	movs	r1, #13
 800135a:	0018      	movs	r0, r3
 800135c:	f7fe fff4 	bl	8000348 <_ZN2Ts9setPinNumEh>
		ts[11].setPinNum(12);
 8001360:	4b1b      	ldr	r3, [pc, #108]	; (80013d0 <tsInit+0x134>)
 8001362:	210c      	movs	r1, #12
 8001364:	0018      	movs	r0, r3
 8001366:	f7fe ffef 	bl	8000348 <_ZN2Ts9setPinNumEh>
		ts[12].setPinNum(7);
 800136a:	4b1a      	ldr	r3, [pc, #104]	; (80013d4 <tsInit+0x138>)
 800136c:	2107      	movs	r1, #7
 800136e:	0018      	movs	r0, r3
 8001370:	f7fe ffea 	bl	8000348 <_ZN2Ts9setPinNumEh>
		ts[13].setPinNum(6);//!!!!!!!!!!!
 8001374:	4b18      	ldr	r3, [pc, #96]	; (80013d8 <tsInit+0x13c>)
 8001376:	2106      	movs	r1, #6
 8001378:	0018      	movs	r0, r3
 800137a:	f7fe ffe5 	bl	8000348 <_ZN2Ts9setPinNumEh>
		ts[14].setPinNum(5);
 800137e:	4b17      	ldr	r3, [pc, #92]	; (80013dc <tsInit+0x140>)
 8001380:	2105      	movs	r1, #5
 8001382:	0018      	movs	r0, r3
 8001384:	f7fe ffe0 	bl	8000348 <_ZN2Ts9setPinNumEh>
		ts[15].setPinNum(4);
 8001388:	4b15      	ldr	r3, [pc, #84]	; (80013e0 <tsInit+0x144>)
 800138a:	2104      	movs	r1, #4
 800138c:	0018      	movs	r0, r3
 800138e:	f7fe ffdb 	bl	8000348 <_ZN2Ts9setPinNumEh>
}
 8001392:	46c0      	nop			; (mov r8, r8)
 8001394:	46bd      	mov	sp, r7
 8001396:	b002      	add	sp, #8
 8001398:	bd80      	pop	{r7, pc}
 800139a:	46c0      	nop			; (mov r8, r8)
 800139c:	20000244 	.word	0x20000244
 80013a0:	48000400 	.word	0x48000400
 80013a4:	48000800 	.word	0x48000800
 80013a8:	20000270 	.word	0x20000270
 80013ac:	2000029c 	.word	0x2000029c
 80013b0:	200002c8 	.word	0x200002c8
 80013b4:	200002f4 	.word	0x200002f4
 80013b8:	20000320 	.word	0x20000320
 80013bc:	2000034c 	.word	0x2000034c
 80013c0:	20000378 	.word	0x20000378
 80013c4:	200003a4 	.word	0x200003a4
 80013c8:	200003d0 	.word	0x200003d0
 80013cc:	200003fc 	.word	0x200003fc
 80013d0:	20000428 	.word	0x20000428
 80013d4:	20000454 	.word	0x20000454
 80013d8:	20000480 	.word	0x20000480
 80013dc:	200004ac 	.word	0x200004ac
 80013e0:	200004d8 	.word	0x200004d8

080013e4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80013e4:	b580      	push	{r7, lr}
 80013e6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80013e8:	f000 fc74 	bl	8001cd4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80013ec:	f000 f82c 	bl	8001448 <_Z18SystemClock_Configv>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80013f0:	f000 f94a 	bl	8001688 <_ZL12MX_GPIO_Initv>
  MX_DMA_Init();
 80013f4:	f000 f922 	bl	800163c <_ZL11MX_DMA_Initv>
  MX_SPI2_Init();
 80013f8:	f000 f8e2 	bl	80015c0 <_ZL12MX_SPI2_Initv>
  MX_SPI1_Init();
 80013fc:	f000 f89e 	bl	800153c <_ZL12MX_SPI1_Initv>
  MX_IWDG_Init();
 8001400:	f000 f878 	bl	80014f4 <_ZL12MX_IWDG_Initv>
  /* USER CODE BEGIN 2 */
  tsInit();
 8001404:	f7ff ff4a 	bl	800129c <tsInit>

  spiState[0] = BUSY;
 8001408:	4b0a      	ldr	r3, [pc, #40]	; (8001434 <main+0x50>)
 800140a:	2201      	movs	r2, #1
 800140c:	701a      	strb	r2, [r3, #0]
  spiBuffNum = 0;
 800140e:	4b0a      	ldr	r3, [pc, #40]	; (8001438 <main+0x54>)
 8001410:	2200      	movs	r2, #0
 8001412:	701a      	strb	r2, [r3, #0]
  HAL_SPI_TransmitReceive_DMA(&hspi2, tx[0], rx[0], 6);
 8001414:	4b09      	ldr	r3, [pc, #36]	; (800143c <main+0x58>)
 8001416:	6819      	ldr	r1, [r3, #0]
 8001418:	4b09      	ldr	r3, [pc, #36]	; (8001440 <main+0x5c>)
 800141a:	681a      	ldr	r2, [r3, #0]
 800141c:	4809      	ldr	r0, [pc, #36]	; (8001444 <main+0x60>)
 800141e:	2306      	movs	r3, #6
 8001420:	f001 ff98 	bl	8003354 <HAL_SPI_TransmitReceive_DMA>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	    /*    spi */
		spiProcessing(spiBuffNum);
 8001424:	4b04      	ldr	r3, [pc, #16]	; (8001438 <main+0x54>)
 8001426:	781b      	ldrb	r3, [r3, #0]
 8001428:	0018      	movs	r0, r3
 800142a:	f7ff fce5 	bl	8000df8 <spiProcessing>
		/*    */
		sendTu();
 800142e:	f7ff fe27 	bl	8001080 <sendTu>
		spiProcessing(spiBuffNum);
 8001432:	e7f7      	b.n	8001424 <main+0x40>
 8001434:	2000023c 	.word	0x2000023c
 8001438:	2000023e 	.word	0x2000023e
 800143c:	20000014 	.word	0x20000014
 8001440:	2000000c 	.word	0x2000000c
 8001444:	200000b8 	.word	0x200000b8

08001448 <_Z18SystemClock_Configv>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001448:	b590      	push	{r4, r7, lr}
 800144a:	b091      	sub	sp, #68	; 0x44
 800144c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800144e:	2410      	movs	r4, #16
 8001450:	193b      	adds	r3, r7, r4
 8001452:	0018      	movs	r0, r3
 8001454:	2330      	movs	r3, #48	; 0x30
 8001456:	001a      	movs	r2, r3
 8001458:	2100      	movs	r1, #0
 800145a:	f002 ffc9 	bl	80043f0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800145e:	003b      	movs	r3, r7
 8001460:	0018      	movs	r0, r3
 8001462:	2310      	movs	r3, #16
 8001464:	001a      	movs	r2, r3
 8001466:	2100      	movs	r1, #0
 8001468:	f002 ffc2 	bl	80043f0 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 800146c:	0021      	movs	r1, r4
 800146e:	187b      	adds	r3, r7, r1
 8001470:	220a      	movs	r2, #10
 8001472:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001474:	187b      	adds	r3, r7, r1
 8001476:	2201      	movs	r2, #1
 8001478:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800147a:	187b      	adds	r3, r7, r1
 800147c:	2210      	movs	r2, #16
 800147e:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8001480:	187b      	adds	r3, r7, r1
 8001482:	2201      	movs	r2, #1
 8001484:	61da      	str	r2, [r3, #28]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001486:	187b      	adds	r3, r7, r1
 8001488:	2202      	movs	r2, #2
 800148a:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800148c:	187b      	adds	r3, r7, r1
 800148e:	2200      	movs	r2, #0
 8001490:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL12;
 8001492:	187b      	adds	r3, r7, r1
 8001494:	22a0      	movs	r2, #160	; 0xa0
 8001496:	0392      	lsls	r2, r2, #14
 8001498:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 800149a:	187b      	adds	r3, r7, r1
 800149c:	2200      	movs	r2, #0
 800149e:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80014a0:	187b      	adds	r3, r7, r1
 80014a2:	0018      	movs	r0, r3
 80014a4:	f001 f95e 	bl	8002764 <HAL_RCC_OscConfig>
 80014a8:	0003      	movs	r3, r0
 80014aa:	1e5a      	subs	r2, r3, #1
 80014ac:	4193      	sbcs	r3, r2
 80014ae:	b2db      	uxtb	r3, r3
 80014b0:	2b00      	cmp	r3, #0
 80014b2:	d001      	beq.n	80014b8 <_Z18SystemClock_Configv+0x70>
  {
    Error_Handler();
 80014b4:	f000 f9ac 	bl	8001810 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80014b8:	003b      	movs	r3, r7
 80014ba:	2207      	movs	r2, #7
 80014bc:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80014be:	003b      	movs	r3, r7
 80014c0:	2202      	movs	r2, #2
 80014c2:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80014c4:	003b      	movs	r3, r7
 80014c6:	2200      	movs	r2, #0
 80014c8:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80014ca:	003b      	movs	r3, r7
 80014cc:	2200      	movs	r2, #0
 80014ce:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80014d0:	003b      	movs	r3, r7
 80014d2:	2101      	movs	r1, #1
 80014d4:	0018      	movs	r0, r3
 80014d6:	f001 fc5f 	bl	8002d98 <HAL_RCC_ClockConfig>
 80014da:	0003      	movs	r3, r0
 80014dc:	1e5a      	subs	r2, r3, #1
 80014de:	4193      	sbcs	r3, r2
 80014e0:	b2db      	uxtb	r3, r3
 80014e2:	2b00      	cmp	r3, #0
 80014e4:	d001      	beq.n	80014ea <_Z18SystemClock_Configv+0xa2>
  {
    Error_Handler();
 80014e6:	f000 f993 	bl	8001810 <Error_Handler>
  }
}
 80014ea:	46c0      	nop			; (mov r8, r8)
 80014ec:	46bd      	mov	sp, r7
 80014ee:	b011      	add	sp, #68	; 0x44
 80014f0:	bd90      	pop	{r4, r7, pc}
	...

080014f4 <_ZL12MX_IWDG_Initv>:
  * @brief IWDG Initialization Function
  * @param None
  * @retval None
  */
static void MX_IWDG_Init(void)
{
 80014f4:	b580      	push	{r7, lr}
 80014f6:	af00      	add	r7, sp, #0
  /* USER CODE END IWDG_Init 0 */

  /* USER CODE BEGIN IWDG_Init 1 */

  /* USER CODE END IWDG_Init 1 */
  hiwdg.Instance = IWDG;
 80014f8:	4b0d      	ldr	r3, [pc, #52]	; (8001530 <_ZL12MX_IWDG_Initv+0x3c>)
 80014fa:	4a0e      	ldr	r2, [pc, #56]	; (8001534 <_ZL12MX_IWDG_Initv+0x40>)
 80014fc:	601a      	str	r2, [r3, #0]
  hiwdg.Init.Prescaler = IWDG_PRESCALER_256;
 80014fe:	4b0c      	ldr	r3, [pc, #48]	; (8001530 <_ZL12MX_IWDG_Initv+0x3c>)
 8001500:	2206      	movs	r2, #6
 8001502:	605a      	str	r2, [r3, #4]
  hiwdg.Init.Window = 1500;
 8001504:	4b0a      	ldr	r3, [pc, #40]	; (8001530 <_ZL12MX_IWDG_Initv+0x3c>)
 8001506:	4a0c      	ldr	r2, [pc, #48]	; (8001538 <_ZL12MX_IWDG_Initv+0x44>)
 8001508:	60da      	str	r2, [r3, #12]
  hiwdg.Init.Reload = 1500;
 800150a:	4b09      	ldr	r3, [pc, #36]	; (8001530 <_ZL12MX_IWDG_Initv+0x3c>)
 800150c:	4a0a      	ldr	r2, [pc, #40]	; (8001538 <_ZL12MX_IWDG_Initv+0x44>)
 800150e:	609a      	str	r2, [r3, #8]
  if (HAL_IWDG_Init(&hiwdg) != HAL_OK)
 8001510:	4b07      	ldr	r3, [pc, #28]	; (8001530 <_ZL12MX_IWDG_Initv+0x3c>)
 8001512:	0018      	movs	r0, r3
 8001514:	f001 f8c4 	bl	80026a0 <HAL_IWDG_Init>
 8001518:	0003      	movs	r3, r0
 800151a:	1e5a      	subs	r2, r3, #1
 800151c:	4193      	sbcs	r3, r2
 800151e:	b2db      	uxtb	r3, r3
 8001520:	2b00      	cmp	r3, #0
 8001522:	d001      	beq.n	8001528 <_ZL12MX_IWDG_Initv+0x34>
  {
    Error_Handler();
 8001524:	f000 f974 	bl	8001810 <Error_Handler>
  }
  /* USER CODE BEGIN IWDG_Init 2 */

  /* USER CODE END IWDG_Init 2 */

}
 8001528:	46c0      	nop			; (mov r8, r8)
 800152a:	46bd      	mov	sp, r7
 800152c:	bd80      	pop	{r7, pc}
 800152e:	46c0      	nop			; (mov r8, r8)
 8001530:	20000044 	.word	0x20000044
 8001534:	40003000 	.word	0x40003000
 8001538:	000005dc 	.word	0x000005dc

0800153c <_ZL12MX_SPI1_Initv>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 800153c:	b580      	push	{r7, lr}
 800153e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001540:	4b1d      	ldr	r3, [pc, #116]	; (80015b8 <_ZL12MX_SPI1_Initv+0x7c>)
 8001542:	4a1e      	ldr	r2, [pc, #120]	; (80015bc <_ZL12MX_SPI1_Initv+0x80>)
 8001544:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001546:	4b1c      	ldr	r3, [pc, #112]	; (80015b8 <_ZL12MX_SPI1_Initv+0x7c>)
 8001548:	2282      	movs	r2, #130	; 0x82
 800154a:	0052      	lsls	r2, r2, #1
 800154c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800154e:	4b1a      	ldr	r3, [pc, #104]	; (80015b8 <_ZL12MX_SPI1_Initv+0x7c>)
 8001550:	2200      	movs	r2, #0
 8001552:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001554:	4b18      	ldr	r3, [pc, #96]	; (80015b8 <_ZL12MX_SPI1_Initv+0x7c>)
 8001556:	22e0      	movs	r2, #224	; 0xe0
 8001558:	00d2      	lsls	r2, r2, #3
 800155a:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800155c:	4b16      	ldr	r3, [pc, #88]	; (80015b8 <_ZL12MX_SPI1_Initv+0x7c>)
 800155e:	2200      	movs	r2, #0
 8001560:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001562:	4b15      	ldr	r3, [pc, #84]	; (80015b8 <_ZL12MX_SPI1_Initv+0x7c>)
 8001564:	2200      	movs	r2, #0
 8001566:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001568:	4b13      	ldr	r3, [pc, #76]	; (80015b8 <_ZL12MX_SPI1_Initv+0x7c>)
 800156a:	2280      	movs	r2, #128	; 0x80
 800156c:	0092      	lsls	r2, r2, #2
 800156e:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8001570:	4b11      	ldr	r3, [pc, #68]	; (80015b8 <_ZL12MX_SPI1_Initv+0x7c>)
 8001572:	2210      	movs	r2, #16
 8001574:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001576:	4b10      	ldr	r3, [pc, #64]	; (80015b8 <_ZL12MX_SPI1_Initv+0x7c>)
 8001578:	2200      	movs	r2, #0
 800157a:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800157c:	4b0e      	ldr	r3, [pc, #56]	; (80015b8 <_ZL12MX_SPI1_Initv+0x7c>)
 800157e:	2200      	movs	r2, #0
 8001580:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001582:	4b0d      	ldr	r3, [pc, #52]	; (80015b8 <_ZL12MX_SPI1_Initv+0x7c>)
 8001584:	2200      	movs	r2, #0
 8001586:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8001588:	4b0b      	ldr	r3, [pc, #44]	; (80015b8 <_ZL12MX_SPI1_Initv+0x7c>)
 800158a:	2207      	movs	r2, #7
 800158c:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800158e:	4b0a      	ldr	r3, [pc, #40]	; (80015b8 <_ZL12MX_SPI1_Initv+0x7c>)
 8001590:	2200      	movs	r2, #0
 8001592:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001594:	4b08      	ldr	r3, [pc, #32]	; (80015b8 <_ZL12MX_SPI1_Initv+0x7c>)
 8001596:	2208      	movs	r2, #8
 8001598:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800159a:	4b07      	ldr	r3, [pc, #28]	; (80015b8 <_ZL12MX_SPI1_Initv+0x7c>)
 800159c:	0018      	movs	r0, r3
 800159e:	f001 fd1f 	bl	8002fe0 <HAL_SPI_Init>
 80015a2:	0003      	movs	r3, r0
 80015a4:	1e5a      	subs	r2, r3, #1
 80015a6:	4193      	sbcs	r3, r2
 80015a8:	b2db      	uxtb	r3, r3
 80015aa:	2b00      	cmp	r3, #0
 80015ac:	d001      	beq.n	80015b2 <_ZL12MX_SPI1_Initv+0x76>
  {
    Error_Handler();
 80015ae:	f000 f92f 	bl	8001810 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80015b2:	46c0      	nop			; (mov r8, r8)
 80015b4:	46bd      	mov	sp, r7
 80015b6:	bd80      	pop	{r7, pc}
 80015b8:	20000054 	.word	0x20000054
 80015bc:	40013000 	.word	0x40013000

080015c0 <_ZL12MX_SPI2_Initv>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 80015c0:	b580      	push	{r7, lr}
 80015c2:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 80015c4:	4b1b      	ldr	r3, [pc, #108]	; (8001634 <_ZL12MX_SPI2_Initv+0x74>)
 80015c6:	4a1c      	ldr	r2, [pc, #112]	; (8001638 <_ZL12MX_SPI2_Initv+0x78>)
 80015c8:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_SLAVE;
 80015ca:	4b1a      	ldr	r3, [pc, #104]	; (8001634 <_ZL12MX_SPI2_Initv+0x74>)
 80015cc:	2200      	movs	r2, #0
 80015ce:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80015d0:	4b18      	ldr	r3, [pc, #96]	; (8001634 <_ZL12MX_SPI2_Initv+0x74>)
 80015d2:	2200      	movs	r2, #0
 80015d4:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 80015d6:	4b17      	ldr	r3, [pc, #92]	; (8001634 <_ZL12MX_SPI2_Initv+0x74>)
 80015d8:	22e0      	movs	r2, #224	; 0xe0
 80015da:	00d2      	lsls	r2, r2, #3
 80015dc:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 80015de:	4b15      	ldr	r3, [pc, #84]	; (8001634 <_ZL12MX_SPI2_Initv+0x74>)
 80015e0:	2200      	movs	r2, #0
 80015e2:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 80015e4:	4b13      	ldr	r3, [pc, #76]	; (8001634 <_ZL12MX_SPI2_Initv+0x74>)
 80015e6:	2200      	movs	r2, #0
 80015e8:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_HARD_INPUT;
 80015ea:	4b12      	ldr	r3, [pc, #72]	; (8001634 <_ZL12MX_SPI2_Initv+0x74>)
 80015ec:	2200      	movs	r2, #0
 80015ee:	619a      	str	r2, [r3, #24]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80015f0:	4b10      	ldr	r3, [pc, #64]	; (8001634 <_ZL12MX_SPI2_Initv+0x74>)
 80015f2:	2200      	movs	r2, #0
 80015f4:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80015f6:	4b0f      	ldr	r3, [pc, #60]	; (8001634 <_ZL12MX_SPI2_Initv+0x74>)
 80015f8:	2200      	movs	r2, #0
 80015fa:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80015fc:	4b0d      	ldr	r3, [pc, #52]	; (8001634 <_ZL12MX_SPI2_Initv+0x74>)
 80015fe:	2200      	movs	r2, #0
 8001600:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 7;
 8001602:	4b0c      	ldr	r3, [pc, #48]	; (8001634 <_ZL12MX_SPI2_Initv+0x74>)
 8001604:	2207      	movs	r2, #7
 8001606:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8001608:	4b0a      	ldr	r3, [pc, #40]	; (8001634 <_ZL12MX_SPI2_Initv+0x74>)
 800160a:	2200      	movs	r2, #0
 800160c:	631a      	str	r2, [r3, #48]	; 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 800160e:	4b09      	ldr	r3, [pc, #36]	; (8001634 <_ZL12MX_SPI2_Initv+0x74>)
 8001610:	2200      	movs	r2, #0
 8001612:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8001614:	4b07      	ldr	r3, [pc, #28]	; (8001634 <_ZL12MX_SPI2_Initv+0x74>)
 8001616:	0018      	movs	r0, r3
 8001618:	f001 fce2 	bl	8002fe0 <HAL_SPI_Init>
 800161c:	0003      	movs	r3, r0
 800161e:	1e5a      	subs	r2, r3, #1
 8001620:	4193      	sbcs	r3, r2
 8001622:	b2db      	uxtb	r3, r3
 8001624:	2b00      	cmp	r3, #0
 8001626:	d001      	beq.n	800162c <_ZL12MX_SPI2_Initv+0x6c>
  {
    Error_Handler();
 8001628:	f000 f8f2 	bl	8001810 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 800162c:	46c0      	nop			; (mov r8, r8)
 800162e:	46bd      	mov	sp, r7
 8001630:	bd80      	pop	{r7, pc}
 8001632:	46c0      	nop			; (mov r8, r8)
 8001634:	200000b8 	.word	0x200000b8
 8001638:	40003800 	.word	0x40003800

0800163c <_ZL11MX_DMA_Initv>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 800163c:	b580      	push	{r7, lr}
 800163e:	b082      	sub	sp, #8
 8001640:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001642:	4b10      	ldr	r3, [pc, #64]	; (8001684 <_ZL11MX_DMA_Initv+0x48>)
 8001644:	695a      	ldr	r2, [r3, #20]
 8001646:	4b0f      	ldr	r3, [pc, #60]	; (8001684 <_ZL11MX_DMA_Initv+0x48>)
 8001648:	2101      	movs	r1, #1
 800164a:	430a      	orrs	r2, r1
 800164c:	615a      	str	r2, [r3, #20]
 800164e:	4b0d      	ldr	r3, [pc, #52]	; (8001684 <_ZL11MX_DMA_Initv+0x48>)
 8001650:	695b      	ldr	r3, [r3, #20]
 8001652:	2201      	movs	r2, #1
 8001654:	4013      	ands	r3, r2
 8001656:	607b      	str	r3, [r7, #4]
 8001658:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel2_3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_3_IRQn, 0, 0);
 800165a:	2200      	movs	r2, #0
 800165c:	2100      	movs	r1, #0
 800165e:	200a      	movs	r0, #10
 8001660:	f000 fc48 	bl	8001ef4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_3_IRQn);
 8001664:	200a      	movs	r0, #10
 8001666:	f000 fc5a 	bl	8001f1e <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel4_5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_5_IRQn, 0, 0);
 800166a:	2200      	movs	r2, #0
 800166c:	2100      	movs	r1, #0
 800166e:	200b      	movs	r0, #11
 8001670:	f000 fc40 	bl	8001ef4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_5_IRQn);
 8001674:	200b      	movs	r0, #11
 8001676:	f000 fc52 	bl	8001f1e <HAL_NVIC_EnableIRQ>

}
 800167a:	46c0      	nop			; (mov r8, r8)
 800167c:	46bd      	mov	sp, r7
 800167e:	b002      	add	sp, #8
 8001680:	bd80      	pop	{r7, pc}
 8001682:	46c0      	nop			; (mov r8, r8)
 8001684:	40021000 	.word	0x40021000

08001688 <_ZL12MX_GPIO_Initv>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001688:	b590      	push	{r4, r7, lr}
 800168a:	b08b      	sub	sp, #44	; 0x2c
 800168c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800168e:	2414      	movs	r4, #20
 8001690:	193b      	adds	r3, r7, r4
 8001692:	0018      	movs	r0, r3
 8001694:	2314      	movs	r3, #20
 8001696:	001a      	movs	r2, r3
 8001698:	2100      	movs	r1, #0
 800169a:	f002 fea9 	bl	80043f0 <memset>
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800169e:	4b57      	ldr	r3, [pc, #348]	; (80017fc <_ZL12MX_GPIO_Initv+0x174>)
 80016a0:	695a      	ldr	r2, [r3, #20]
 80016a2:	4b56      	ldr	r3, [pc, #344]	; (80017fc <_ZL12MX_GPIO_Initv+0x174>)
 80016a4:	2180      	movs	r1, #128	; 0x80
 80016a6:	03c9      	lsls	r1, r1, #15
 80016a8:	430a      	orrs	r2, r1
 80016aa:	615a      	str	r2, [r3, #20]
 80016ac:	4b53      	ldr	r3, [pc, #332]	; (80017fc <_ZL12MX_GPIO_Initv+0x174>)
 80016ae:	695a      	ldr	r2, [r3, #20]
 80016b0:	2380      	movs	r3, #128	; 0x80
 80016b2:	03db      	lsls	r3, r3, #15
 80016b4:	4013      	ands	r3, r2
 80016b6:	613b      	str	r3, [r7, #16]
 80016b8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80016ba:	4b50      	ldr	r3, [pc, #320]	; (80017fc <_ZL12MX_GPIO_Initv+0x174>)
 80016bc:	695a      	ldr	r2, [r3, #20]
 80016be:	4b4f      	ldr	r3, [pc, #316]	; (80017fc <_ZL12MX_GPIO_Initv+0x174>)
 80016c0:	2180      	movs	r1, #128	; 0x80
 80016c2:	0289      	lsls	r1, r1, #10
 80016c4:	430a      	orrs	r2, r1
 80016c6:	615a      	str	r2, [r3, #20]
 80016c8:	4b4c      	ldr	r3, [pc, #304]	; (80017fc <_ZL12MX_GPIO_Initv+0x174>)
 80016ca:	695a      	ldr	r2, [r3, #20]
 80016cc:	2380      	movs	r3, #128	; 0x80
 80016ce:	029b      	lsls	r3, r3, #10
 80016d0:	4013      	ands	r3, r2
 80016d2:	60fb      	str	r3, [r7, #12]
 80016d4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80016d6:	4b49      	ldr	r3, [pc, #292]	; (80017fc <_ZL12MX_GPIO_Initv+0x174>)
 80016d8:	695a      	ldr	r2, [r3, #20]
 80016da:	4b48      	ldr	r3, [pc, #288]	; (80017fc <_ZL12MX_GPIO_Initv+0x174>)
 80016dc:	2180      	movs	r1, #128	; 0x80
 80016de:	0309      	lsls	r1, r1, #12
 80016e0:	430a      	orrs	r2, r1
 80016e2:	615a      	str	r2, [r3, #20]
 80016e4:	4b45      	ldr	r3, [pc, #276]	; (80017fc <_ZL12MX_GPIO_Initv+0x174>)
 80016e6:	695a      	ldr	r2, [r3, #20]
 80016e8:	2380      	movs	r3, #128	; 0x80
 80016ea:	031b      	lsls	r3, r3, #12
 80016ec:	4013      	ands	r3, r2
 80016ee:	60bb      	str	r3, [r7, #8]
 80016f0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80016f2:	4b42      	ldr	r3, [pc, #264]	; (80017fc <_ZL12MX_GPIO_Initv+0x174>)
 80016f4:	695a      	ldr	r2, [r3, #20]
 80016f6:	4b41      	ldr	r3, [pc, #260]	; (80017fc <_ZL12MX_GPIO_Initv+0x174>)
 80016f8:	2180      	movs	r1, #128	; 0x80
 80016fa:	02c9      	lsls	r1, r1, #11
 80016fc:	430a      	orrs	r2, r1
 80016fe:	615a      	str	r2, [r3, #20]
 8001700:	4b3e      	ldr	r3, [pc, #248]	; (80017fc <_ZL12MX_GPIO_Initv+0x174>)
 8001702:	695a      	ldr	r2, [r3, #20]
 8001704:	2380      	movs	r3, #128	; 0x80
 8001706:	02db      	lsls	r3, r3, #11
 8001708:	4013      	ands	r3, r2
 800170a:	607b      	str	r3, [r7, #4]
 800170c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, GPIO_PIN_5, GPIO_PIN_SET);
 800170e:	4b3c      	ldr	r3, [pc, #240]	; (8001800 <_ZL12MX_GPIO_Initv+0x178>)
 8001710:	2201      	movs	r2, #1
 8001712:	2120      	movs	r1, #32
 8001714:	0018      	movs	r0, r3
 8001716:	f000 ffa5 	bl	8002664 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);
 800171a:	2390      	movs	r3, #144	; 0x90
 800171c:	05db      	lsls	r3, r3, #23
 800171e:	2201      	movs	r2, #1
 8001720:	2110      	movs	r1, #16
 8001722:	0018      	movs	r0, r3
 8001724:	f000 ff9e 	bl	8002664 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_4|GPIO_PIN_5, GPIO_PIN_RESET);
 8001728:	4b36      	ldr	r3, [pc, #216]	; (8001804 <_ZL12MX_GPIO_Initv+0x17c>)
 800172a:	2200      	movs	r2, #0
 800172c:	2130      	movs	r1, #48	; 0x30
 800172e:	0018      	movs	r0, r3
 8001730:	f000 ff98 	bl	8002664 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1|GPIO_PIN_10, GPIO_PIN_RESET);
 8001734:	4934      	ldr	r1, [pc, #208]	; (8001808 <_ZL12MX_GPIO_Initv+0x180>)
 8001736:	4b35      	ldr	r3, [pc, #212]	; (800180c <_ZL12MX_GPIO_Initv+0x184>)
 8001738:	2200      	movs	r2, #0
 800173a:	0018      	movs	r0, r3
 800173c:	f000 ff92 	bl	8002664 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PF5 */
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 8001740:	193b      	adds	r3, r7, r4
 8001742:	2220      	movs	r2, #32
 8001744:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001746:	193b      	adds	r3, r7, r4
 8001748:	2201      	movs	r2, #1
 800174a:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800174c:	193b      	adds	r3, r7, r4
 800174e:	2200      	movs	r2, #0
 8001750:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001752:	193b      	adds	r3, r7, r4
 8001754:	2200      	movs	r2, #0
 8001756:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001758:	193b      	adds	r3, r7, r4
 800175a:	4a29      	ldr	r2, [pc, #164]	; (8001800 <_ZL12MX_GPIO_Initv+0x178>)
 800175c:	0019      	movs	r1, r3
 800175e:	0010      	movs	r0, r2
 8001760:	f000 fe10 	bl	8002384 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 8001764:	193b      	adds	r3, r7, r4
 8001766:	2210      	movs	r2, #16
 8001768:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800176a:	193b      	adds	r3, r7, r4
 800176c:	2201      	movs	r2, #1
 800176e:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001770:	193b      	adds	r3, r7, r4
 8001772:	2200      	movs	r2, #0
 8001774:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001776:	193b      	adds	r3, r7, r4
 8001778:	2200      	movs	r2, #0
 800177a:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800177c:	193a      	adds	r2, r7, r4
 800177e:	2390      	movs	r3, #144	; 0x90
 8001780:	05db      	lsls	r3, r3, #23
 8001782:	0011      	movs	r1, r2
 8001784:	0018      	movs	r0, r3
 8001786:	f000 fdfd 	bl	8002384 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC4 PC5 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 800178a:	193b      	adds	r3, r7, r4
 800178c:	2230      	movs	r2, #48	; 0x30
 800178e:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001790:	193b      	adds	r3, r7, r4
 8001792:	2201      	movs	r2, #1
 8001794:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001796:	193b      	adds	r3, r7, r4
 8001798:	2200      	movs	r2, #0
 800179a:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800179c:	193b      	adds	r3, r7, r4
 800179e:	2200      	movs	r2, #0
 80017a0:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80017a2:	193b      	adds	r3, r7, r4
 80017a4:	4a17      	ldr	r2, [pc, #92]	; (8001804 <_ZL12MX_GPIO_Initv+0x17c>)
 80017a6:	0019      	movs	r1, r3
 80017a8:	0010      	movs	r0, r2
 80017aa:	f000 fdeb 	bl	8002384 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 80017ae:	193b      	adds	r3, r7, r4
 80017b0:	2201      	movs	r2, #1
 80017b2:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80017b4:	193b      	adds	r3, r7, r4
 80017b6:	2200      	movs	r2, #0
 80017b8:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80017ba:	193b      	adds	r3, r7, r4
 80017bc:	2201      	movs	r2, #1
 80017be:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80017c0:	193b      	adds	r3, r7, r4
 80017c2:	4a12      	ldr	r2, [pc, #72]	; (800180c <_ZL12MX_GPIO_Initv+0x184>)
 80017c4:	0019      	movs	r1, r3
 80017c6:	0010      	movs	r0, r2
 80017c8:	f000 fddc 	bl	8002384 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB1 PB10 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_10;
 80017cc:	0021      	movs	r1, r4
 80017ce:	187b      	adds	r3, r7, r1
 80017d0:	4a0d      	ldr	r2, [pc, #52]	; (8001808 <_ZL12MX_GPIO_Initv+0x180>)
 80017d2:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80017d4:	187b      	adds	r3, r7, r1
 80017d6:	2201      	movs	r2, #1
 80017d8:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017da:	187b      	adds	r3, r7, r1
 80017dc:	2200      	movs	r2, #0
 80017de:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017e0:	187b      	adds	r3, r7, r1
 80017e2:	2200      	movs	r2, #0
 80017e4:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80017e6:	187b      	adds	r3, r7, r1
 80017e8:	4a08      	ldr	r2, [pc, #32]	; (800180c <_ZL12MX_GPIO_Initv+0x184>)
 80017ea:	0019      	movs	r1, r3
 80017ec:	0010      	movs	r0, r2
 80017ee:	f000 fdc9 	bl	8002384 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80017f2:	46c0      	nop			; (mov r8, r8)
 80017f4:	46bd      	mov	sp, r7
 80017f6:	b00b      	add	sp, #44	; 0x2c
 80017f8:	bd90      	pop	{r4, r7, pc}
 80017fa:	46c0      	nop			; (mov r8, r8)
 80017fc:	40021000 	.word	0x40021000
 8001800:	48001400 	.word	0x48001400
 8001804:	48000800 	.word	0x48000800
 8001808:	00000402 	.word	0x00000402
 800180c:	48000400 	.word	0x48000400

08001810 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001810:	b580      	push	{r7, lr}
 8001812:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001814:	b672      	cpsid	i
}
 8001816:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001818:	e7fe      	b.n	8001818 <Error_Handler+0x8>
	...

0800181c <_Z41__static_initialization_and_destruction_0ii>:
  {
  }
  /* USER CODE END Error_Handler_Debug */
}
 800181c:	b5b0      	push	{r4, r5, r7, lr}
 800181e:	b082      	sub	sp, #8
 8001820:	af00      	add	r7, sp, #0
 8001822:	6078      	str	r0, [r7, #4]
 8001824:	6039      	str	r1, [r7, #0]
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	2b01      	cmp	r3, #1
 800182a:	d10e      	bne.n	800184a <_Z41__static_initialization_and_destruction_0ii+0x2e>
 800182c:	683b      	ldr	r3, [r7, #0]
 800182e:	4a09      	ldr	r2, [pc, #36]	; (8001854 <_Z41__static_initialization_and_destruction_0ii+0x38>)
 8001830:	4293      	cmp	r3, r2
 8001832:	d10a      	bne.n	800184a <_Z41__static_initialization_and_destruction_0ii+0x2e>
Ts ts[16];
 8001834:	4b08      	ldr	r3, [pc, #32]	; (8001858 <_Z41__static_initialization_and_destruction_0ii+0x3c>)
 8001836:	240f      	movs	r4, #15
 8001838:	001d      	movs	r5, r3
 800183a:	2c00      	cmp	r4, #0
 800183c:	db05      	blt.n	800184a <_Z41__static_initialization_and_destruction_0ii+0x2e>
 800183e:	0028      	movs	r0, r5
 8001840:	f7fe fcee 	bl	8000220 <_ZN2TsC1Ev>
 8001844:	352c      	adds	r5, #44	; 0x2c
 8001846:	3c01      	subs	r4, #1
 8001848:	e7f7      	b.n	800183a <_Z41__static_initialization_and_destruction_0ii+0x1e>
}
 800184a:	46c0      	nop			; (mov r8, r8)
 800184c:	46bd      	mov	sp, r7
 800184e:	b002      	add	sp, #8
 8001850:	bdb0      	pop	{r4, r5, r7, pc}
 8001852:	46c0      	nop			; (mov r8, r8)
 8001854:	0000ffff 	.word	0x0000ffff
 8001858:	20000244 	.word	0x20000244

0800185c <_GLOBAL__sub_I_hiwdg>:
 800185c:	b580      	push	{r7, lr}
 800185e:	af00      	add	r7, sp, #0
 8001860:	4b03      	ldr	r3, [pc, #12]	; (8001870 <_GLOBAL__sub_I_hiwdg+0x14>)
 8001862:	0019      	movs	r1, r3
 8001864:	2001      	movs	r0, #1
 8001866:	f7ff ffd9 	bl	800181c <_Z41__static_initialization_and_destruction_0ii>
 800186a:	46bd      	mov	sp, r7
 800186c:	bd80      	pop	{r7, pc}
 800186e:	46c0      	nop			; (mov r8, r8)
 8001870:	0000ffff 	.word	0x0000ffff

08001874 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001874:	b580      	push	{r7, lr}
 8001876:	b082      	sub	sp, #8
 8001878:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800187a:	4b0f      	ldr	r3, [pc, #60]	; (80018b8 <HAL_MspInit+0x44>)
 800187c:	699a      	ldr	r2, [r3, #24]
 800187e:	4b0e      	ldr	r3, [pc, #56]	; (80018b8 <HAL_MspInit+0x44>)
 8001880:	2101      	movs	r1, #1
 8001882:	430a      	orrs	r2, r1
 8001884:	619a      	str	r2, [r3, #24]
 8001886:	4b0c      	ldr	r3, [pc, #48]	; (80018b8 <HAL_MspInit+0x44>)
 8001888:	699b      	ldr	r3, [r3, #24]
 800188a:	2201      	movs	r2, #1
 800188c:	4013      	ands	r3, r2
 800188e:	607b      	str	r3, [r7, #4]
 8001890:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001892:	4b09      	ldr	r3, [pc, #36]	; (80018b8 <HAL_MspInit+0x44>)
 8001894:	69da      	ldr	r2, [r3, #28]
 8001896:	4b08      	ldr	r3, [pc, #32]	; (80018b8 <HAL_MspInit+0x44>)
 8001898:	2180      	movs	r1, #128	; 0x80
 800189a:	0549      	lsls	r1, r1, #21
 800189c:	430a      	orrs	r2, r1
 800189e:	61da      	str	r2, [r3, #28]
 80018a0:	4b05      	ldr	r3, [pc, #20]	; (80018b8 <HAL_MspInit+0x44>)
 80018a2:	69da      	ldr	r2, [r3, #28]
 80018a4:	2380      	movs	r3, #128	; 0x80
 80018a6:	055b      	lsls	r3, r3, #21
 80018a8:	4013      	ands	r3, r2
 80018aa:	603b      	str	r3, [r7, #0]
 80018ac:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80018ae:	46c0      	nop			; (mov r8, r8)
 80018b0:	46bd      	mov	sp, r7
 80018b2:	b002      	add	sp, #8
 80018b4:	bd80      	pop	{r7, pc}
 80018b6:	46c0      	nop			; (mov r8, r8)
 80018b8:	40021000 	.word	0x40021000

080018bc <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80018bc:	b590      	push	{r4, r7, lr}
 80018be:	b08d      	sub	sp, #52	; 0x34
 80018c0:	af00      	add	r7, sp, #0
 80018c2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018c4:	241c      	movs	r4, #28
 80018c6:	193b      	adds	r3, r7, r4
 80018c8:	0018      	movs	r0, r3
 80018ca:	2314      	movs	r3, #20
 80018cc:	001a      	movs	r2, r3
 80018ce:	2100      	movs	r1, #0
 80018d0:	f002 fd8e 	bl	80043f0 <memset>
  if(hspi->Instance==SPI1)
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	681b      	ldr	r3, [r3, #0]
 80018d8:	4a90      	ldr	r2, [pc, #576]	; (8001b1c <HAL_SPI_MspInit+0x260>)
 80018da:	4293      	cmp	r3, r2
 80018dc:	d000      	beq.n	80018e0 <HAL_SPI_MspInit+0x24>
 80018de:	e089      	b.n	80019f4 <HAL_SPI_MspInit+0x138>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80018e0:	4b8f      	ldr	r3, [pc, #572]	; (8001b20 <HAL_SPI_MspInit+0x264>)
 80018e2:	699a      	ldr	r2, [r3, #24]
 80018e4:	4b8e      	ldr	r3, [pc, #568]	; (8001b20 <HAL_SPI_MspInit+0x264>)
 80018e6:	2180      	movs	r1, #128	; 0x80
 80018e8:	0149      	lsls	r1, r1, #5
 80018ea:	430a      	orrs	r2, r1
 80018ec:	619a      	str	r2, [r3, #24]
 80018ee:	4b8c      	ldr	r3, [pc, #560]	; (8001b20 <HAL_SPI_MspInit+0x264>)
 80018f0:	699a      	ldr	r2, [r3, #24]
 80018f2:	2380      	movs	r3, #128	; 0x80
 80018f4:	015b      	lsls	r3, r3, #5
 80018f6:	4013      	ands	r3, r2
 80018f8:	61bb      	str	r3, [r7, #24]
 80018fa:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80018fc:	4b88      	ldr	r3, [pc, #544]	; (8001b20 <HAL_SPI_MspInit+0x264>)
 80018fe:	695a      	ldr	r2, [r3, #20]
 8001900:	4b87      	ldr	r3, [pc, #540]	; (8001b20 <HAL_SPI_MspInit+0x264>)
 8001902:	2180      	movs	r1, #128	; 0x80
 8001904:	0289      	lsls	r1, r1, #10
 8001906:	430a      	orrs	r2, r1
 8001908:	615a      	str	r2, [r3, #20]
 800190a:	4b85      	ldr	r3, [pc, #532]	; (8001b20 <HAL_SPI_MspInit+0x264>)
 800190c:	695a      	ldr	r2, [r3, #20]
 800190e:	2380      	movs	r3, #128	; 0x80
 8001910:	029b      	lsls	r3, r3, #10
 8001912:	4013      	ands	r3, r2
 8001914:	617b      	str	r3, [r7, #20]
 8001916:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8001918:	0021      	movs	r1, r4
 800191a:	187b      	adds	r3, r7, r1
 800191c:	22e0      	movs	r2, #224	; 0xe0
 800191e:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001920:	187b      	adds	r3, r7, r1
 8001922:	2202      	movs	r2, #2
 8001924:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001926:	187b      	adds	r3, r7, r1
 8001928:	2200      	movs	r2, #0
 800192a:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800192c:	187b      	adds	r3, r7, r1
 800192e:	2203      	movs	r2, #3
 8001930:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 8001932:	187b      	adds	r3, r7, r1
 8001934:	2200      	movs	r2, #0
 8001936:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001938:	187a      	adds	r2, r7, r1
 800193a:	2390      	movs	r3, #144	; 0x90
 800193c:	05db      	lsls	r3, r3, #23
 800193e:	0011      	movs	r1, r2
 8001940:	0018      	movs	r0, r3
 8001942:	f000 fd1f 	bl	8002384 <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_RX Init */
    hdma_spi1_rx.Instance = DMA1_Channel2;
 8001946:	4b77      	ldr	r3, [pc, #476]	; (8001b24 <HAL_SPI_MspInit+0x268>)
 8001948:	4a77      	ldr	r2, [pc, #476]	; (8001b28 <HAL_SPI_MspInit+0x26c>)
 800194a:	601a      	str	r2, [r3, #0]
    hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800194c:	4b75      	ldr	r3, [pc, #468]	; (8001b24 <HAL_SPI_MspInit+0x268>)
 800194e:	2200      	movs	r2, #0
 8001950:	605a      	str	r2, [r3, #4]
    hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001952:	4b74      	ldr	r3, [pc, #464]	; (8001b24 <HAL_SPI_MspInit+0x268>)
 8001954:	2200      	movs	r2, #0
 8001956:	609a      	str	r2, [r3, #8]
    hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001958:	4b72      	ldr	r3, [pc, #456]	; (8001b24 <HAL_SPI_MspInit+0x268>)
 800195a:	2280      	movs	r2, #128	; 0x80
 800195c:	60da      	str	r2, [r3, #12]
    hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800195e:	4b71      	ldr	r3, [pc, #452]	; (8001b24 <HAL_SPI_MspInit+0x268>)
 8001960:	2200      	movs	r2, #0
 8001962:	611a      	str	r2, [r3, #16]
    hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001964:	4b6f      	ldr	r3, [pc, #444]	; (8001b24 <HAL_SPI_MspInit+0x268>)
 8001966:	2200      	movs	r2, #0
 8001968:	615a      	str	r2, [r3, #20]
    hdma_spi1_rx.Init.Mode = DMA_NORMAL;
 800196a:	4b6e      	ldr	r3, [pc, #440]	; (8001b24 <HAL_SPI_MspInit+0x268>)
 800196c:	2200      	movs	r2, #0
 800196e:	619a      	str	r2, [r3, #24]
    hdma_spi1_rx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8001970:	4b6c      	ldr	r3, [pc, #432]	; (8001b24 <HAL_SPI_MspInit+0x268>)
 8001972:	22c0      	movs	r2, #192	; 0xc0
 8001974:	0192      	lsls	r2, r2, #6
 8001976:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 8001978:	4b6a      	ldr	r3, [pc, #424]	; (8001b24 <HAL_SPI_MspInit+0x268>)
 800197a:	0018      	movs	r0, r3
 800197c:	f000 faec 	bl	8001f58 <HAL_DMA_Init>
 8001980:	1e03      	subs	r3, r0, #0
 8001982:	d001      	beq.n	8001988 <HAL_SPI_MspInit+0xcc>
    {
      Error_Handler();
 8001984:	f7ff ff44 	bl	8001810 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmarx,hdma_spi1_rx);
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	4a66      	ldr	r2, [pc, #408]	; (8001b24 <HAL_SPI_MspInit+0x268>)
 800198c:	659a      	str	r2, [r3, #88]	; 0x58
 800198e:	4b65      	ldr	r3, [pc, #404]	; (8001b24 <HAL_SPI_MspInit+0x268>)
 8001990:	687a      	ldr	r2, [r7, #4]
 8001992:	625a      	str	r2, [r3, #36]	; 0x24

    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA1_Channel3;
 8001994:	4b65      	ldr	r3, [pc, #404]	; (8001b2c <HAL_SPI_MspInit+0x270>)
 8001996:	4a66      	ldr	r2, [pc, #408]	; (8001b30 <HAL_SPI_MspInit+0x274>)
 8001998:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800199a:	4b64      	ldr	r3, [pc, #400]	; (8001b2c <HAL_SPI_MspInit+0x270>)
 800199c:	2210      	movs	r2, #16
 800199e:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80019a0:	4b62      	ldr	r3, [pc, #392]	; (8001b2c <HAL_SPI_MspInit+0x270>)
 80019a2:	2200      	movs	r2, #0
 80019a4:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 80019a6:	4b61      	ldr	r3, [pc, #388]	; (8001b2c <HAL_SPI_MspInit+0x270>)
 80019a8:	2280      	movs	r2, #128	; 0x80
 80019aa:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80019ac:	4b5f      	ldr	r3, [pc, #380]	; (8001b2c <HAL_SPI_MspInit+0x270>)
 80019ae:	2200      	movs	r2, #0
 80019b0:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80019b2:	4b5e      	ldr	r3, [pc, #376]	; (8001b2c <HAL_SPI_MspInit+0x270>)
 80019b4:	2200      	movs	r2, #0
 80019b6:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 80019b8:	4b5c      	ldr	r3, [pc, #368]	; (8001b2c <HAL_SPI_MspInit+0x270>)
 80019ba:	2200      	movs	r2, #0
 80019bc:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 80019be:	4b5b      	ldr	r3, [pc, #364]	; (8001b2c <HAL_SPI_MspInit+0x270>)
 80019c0:	22c0      	movs	r2, #192	; 0xc0
 80019c2:	0192      	lsls	r2, r2, #6
 80019c4:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 80019c6:	4b59      	ldr	r3, [pc, #356]	; (8001b2c <HAL_SPI_MspInit+0x270>)
 80019c8:	0018      	movs	r0, r3
 80019ca:	f000 fac5 	bl	8001f58 <HAL_DMA_Init>
 80019ce:	1e03      	subs	r3, r0, #0
 80019d0:	d001      	beq.n	80019d6 <HAL_SPI_MspInit+0x11a>
    {
      Error_Handler();
 80019d2:	f7ff ff1d 	bl	8001810 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi1_tx);
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	4a54      	ldr	r2, [pc, #336]	; (8001b2c <HAL_SPI_MspInit+0x270>)
 80019da:	655a      	str	r2, [r3, #84]	; 0x54
 80019dc:	4b53      	ldr	r3, [pc, #332]	; (8001b2c <HAL_SPI_MspInit+0x270>)
 80019de:	687a      	ldr	r2, [r7, #4]
 80019e0:	625a      	str	r2, [r3, #36]	; 0x24

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 80019e2:	2200      	movs	r2, #0
 80019e4:	2100      	movs	r1, #0
 80019e6:	2019      	movs	r0, #25
 80019e8:	f000 fa84 	bl	8001ef4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 80019ec:	2019      	movs	r0, #25
 80019ee:	f000 fa96 	bl	8001f1e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 80019f2:	e08e      	b.n	8001b12 <HAL_SPI_MspInit+0x256>
  else if(hspi->Instance==SPI2)
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	681b      	ldr	r3, [r3, #0]
 80019f8:	4a4e      	ldr	r2, [pc, #312]	; (8001b34 <HAL_SPI_MspInit+0x278>)
 80019fa:	4293      	cmp	r3, r2
 80019fc:	d000      	beq.n	8001a00 <HAL_SPI_MspInit+0x144>
 80019fe:	e088      	b.n	8001b12 <HAL_SPI_MspInit+0x256>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8001a00:	4b47      	ldr	r3, [pc, #284]	; (8001b20 <HAL_SPI_MspInit+0x264>)
 8001a02:	69da      	ldr	r2, [r3, #28]
 8001a04:	4b46      	ldr	r3, [pc, #280]	; (8001b20 <HAL_SPI_MspInit+0x264>)
 8001a06:	2180      	movs	r1, #128	; 0x80
 8001a08:	01c9      	lsls	r1, r1, #7
 8001a0a:	430a      	orrs	r2, r1
 8001a0c:	61da      	str	r2, [r3, #28]
 8001a0e:	4b44      	ldr	r3, [pc, #272]	; (8001b20 <HAL_SPI_MspInit+0x264>)
 8001a10:	69da      	ldr	r2, [r3, #28]
 8001a12:	2380      	movs	r3, #128	; 0x80
 8001a14:	01db      	lsls	r3, r3, #7
 8001a16:	4013      	ands	r3, r2
 8001a18:	613b      	str	r3, [r7, #16]
 8001a1a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a1c:	4b40      	ldr	r3, [pc, #256]	; (8001b20 <HAL_SPI_MspInit+0x264>)
 8001a1e:	695a      	ldr	r2, [r3, #20]
 8001a20:	4b3f      	ldr	r3, [pc, #252]	; (8001b20 <HAL_SPI_MspInit+0x264>)
 8001a22:	2180      	movs	r1, #128	; 0x80
 8001a24:	02c9      	lsls	r1, r1, #11
 8001a26:	430a      	orrs	r2, r1
 8001a28:	615a      	str	r2, [r3, #20]
 8001a2a:	4b3d      	ldr	r3, [pc, #244]	; (8001b20 <HAL_SPI_MspInit+0x264>)
 8001a2c:	695a      	ldr	r2, [r3, #20]
 8001a2e:	2380      	movs	r3, #128	; 0x80
 8001a30:	02db      	lsls	r3, r3, #11
 8001a32:	4013      	ands	r3, r2
 8001a34:	60fb      	str	r3, [r7, #12]
 8001a36:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8001a38:	211c      	movs	r1, #28
 8001a3a:	187b      	adds	r3, r7, r1
 8001a3c:	22f0      	movs	r2, #240	; 0xf0
 8001a3e:	0212      	lsls	r2, r2, #8
 8001a40:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a42:	187b      	adds	r3, r7, r1
 8001a44:	2202      	movs	r2, #2
 8001a46:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a48:	187b      	adds	r3, r7, r1
 8001a4a:	2200      	movs	r2, #0
 8001a4c:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001a4e:	187b      	adds	r3, r7, r1
 8001a50:	2203      	movs	r2, #3
 8001a52:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI2;
 8001a54:	187b      	adds	r3, r7, r1
 8001a56:	2200      	movs	r2, #0
 8001a58:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001a5a:	187b      	adds	r3, r7, r1
 8001a5c:	4a36      	ldr	r2, [pc, #216]	; (8001b38 <HAL_SPI_MspInit+0x27c>)
 8001a5e:	0019      	movs	r1, r3
 8001a60:	0010      	movs	r0, r2
 8001a62:	f000 fc8f 	bl	8002384 <HAL_GPIO_Init>
    hdma_spi2_rx.Instance = DMA1_Channel4;
 8001a66:	4b35      	ldr	r3, [pc, #212]	; (8001b3c <HAL_SPI_MspInit+0x280>)
 8001a68:	4a35      	ldr	r2, [pc, #212]	; (8001b40 <HAL_SPI_MspInit+0x284>)
 8001a6a:	601a      	str	r2, [r3, #0]
    hdma_spi2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001a6c:	4b33      	ldr	r3, [pc, #204]	; (8001b3c <HAL_SPI_MspInit+0x280>)
 8001a6e:	2200      	movs	r2, #0
 8001a70:	605a      	str	r2, [r3, #4]
    hdma_spi2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001a72:	4b32      	ldr	r3, [pc, #200]	; (8001b3c <HAL_SPI_MspInit+0x280>)
 8001a74:	2200      	movs	r2, #0
 8001a76:	609a      	str	r2, [r3, #8]
    hdma_spi2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001a78:	4b30      	ldr	r3, [pc, #192]	; (8001b3c <HAL_SPI_MspInit+0x280>)
 8001a7a:	2280      	movs	r2, #128	; 0x80
 8001a7c:	60da      	str	r2, [r3, #12]
    hdma_spi2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001a7e:	4b2f      	ldr	r3, [pc, #188]	; (8001b3c <HAL_SPI_MspInit+0x280>)
 8001a80:	2200      	movs	r2, #0
 8001a82:	611a      	str	r2, [r3, #16]
    hdma_spi2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001a84:	4b2d      	ldr	r3, [pc, #180]	; (8001b3c <HAL_SPI_MspInit+0x280>)
 8001a86:	2200      	movs	r2, #0
 8001a88:	615a      	str	r2, [r3, #20]
    hdma_spi2_rx.Init.Mode = DMA_NORMAL;
 8001a8a:	4b2c      	ldr	r3, [pc, #176]	; (8001b3c <HAL_SPI_MspInit+0x280>)
 8001a8c:	2200      	movs	r2, #0
 8001a8e:	619a      	str	r2, [r3, #24]
    hdma_spi2_rx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8001a90:	4b2a      	ldr	r3, [pc, #168]	; (8001b3c <HAL_SPI_MspInit+0x280>)
 8001a92:	22c0      	movs	r2, #192	; 0xc0
 8001a94:	0192      	lsls	r2, r2, #6
 8001a96:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_spi2_rx) != HAL_OK)
 8001a98:	4b28      	ldr	r3, [pc, #160]	; (8001b3c <HAL_SPI_MspInit+0x280>)
 8001a9a:	0018      	movs	r0, r3
 8001a9c:	f000 fa5c 	bl	8001f58 <HAL_DMA_Init>
 8001aa0:	1e03      	subs	r3, r0, #0
 8001aa2:	d001      	beq.n	8001aa8 <HAL_SPI_MspInit+0x1ec>
      Error_Handler();
 8001aa4:	f7ff feb4 	bl	8001810 <Error_Handler>
    __HAL_LINKDMA(hspi,hdmarx,hdma_spi2_rx);
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	4a24      	ldr	r2, [pc, #144]	; (8001b3c <HAL_SPI_MspInit+0x280>)
 8001aac:	659a      	str	r2, [r3, #88]	; 0x58
 8001aae:	4b23      	ldr	r3, [pc, #140]	; (8001b3c <HAL_SPI_MspInit+0x280>)
 8001ab0:	687a      	ldr	r2, [r7, #4]
 8001ab2:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_spi2_tx.Instance = DMA1_Channel5;
 8001ab4:	4b23      	ldr	r3, [pc, #140]	; (8001b44 <HAL_SPI_MspInit+0x288>)
 8001ab6:	4a24      	ldr	r2, [pc, #144]	; (8001b48 <HAL_SPI_MspInit+0x28c>)
 8001ab8:	601a      	str	r2, [r3, #0]
    hdma_spi2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001aba:	4b22      	ldr	r3, [pc, #136]	; (8001b44 <HAL_SPI_MspInit+0x288>)
 8001abc:	2210      	movs	r2, #16
 8001abe:	605a      	str	r2, [r3, #4]
    hdma_spi2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001ac0:	4b20      	ldr	r3, [pc, #128]	; (8001b44 <HAL_SPI_MspInit+0x288>)
 8001ac2:	2200      	movs	r2, #0
 8001ac4:	609a      	str	r2, [r3, #8]
    hdma_spi2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001ac6:	4b1f      	ldr	r3, [pc, #124]	; (8001b44 <HAL_SPI_MspInit+0x288>)
 8001ac8:	2280      	movs	r2, #128	; 0x80
 8001aca:	60da      	str	r2, [r3, #12]
    hdma_spi2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001acc:	4b1d      	ldr	r3, [pc, #116]	; (8001b44 <HAL_SPI_MspInit+0x288>)
 8001ace:	2200      	movs	r2, #0
 8001ad0:	611a      	str	r2, [r3, #16]
    hdma_spi2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001ad2:	4b1c      	ldr	r3, [pc, #112]	; (8001b44 <HAL_SPI_MspInit+0x288>)
 8001ad4:	2200      	movs	r2, #0
 8001ad6:	615a      	str	r2, [r3, #20]
    hdma_spi2_tx.Init.Mode = DMA_NORMAL;
 8001ad8:	4b1a      	ldr	r3, [pc, #104]	; (8001b44 <HAL_SPI_MspInit+0x288>)
 8001ada:	2200      	movs	r2, #0
 8001adc:	619a      	str	r2, [r3, #24]
    hdma_spi2_tx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8001ade:	4b19      	ldr	r3, [pc, #100]	; (8001b44 <HAL_SPI_MspInit+0x288>)
 8001ae0:	22c0      	movs	r2, #192	; 0xc0
 8001ae2:	0192      	lsls	r2, r2, #6
 8001ae4:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_spi2_tx) != HAL_OK)
 8001ae6:	4b17      	ldr	r3, [pc, #92]	; (8001b44 <HAL_SPI_MspInit+0x288>)
 8001ae8:	0018      	movs	r0, r3
 8001aea:	f000 fa35 	bl	8001f58 <HAL_DMA_Init>
 8001aee:	1e03      	subs	r3, r0, #0
 8001af0:	d001      	beq.n	8001af6 <HAL_SPI_MspInit+0x23a>
      Error_Handler();
 8001af2:	f7ff fe8d 	bl	8001810 <Error_Handler>
    __HAL_LINKDMA(hspi,hdmatx,hdma_spi2_tx);
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	4a12      	ldr	r2, [pc, #72]	; (8001b44 <HAL_SPI_MspInit+0x288>)
 8001afa:	655a      	str	r2, [r3, #84]	; 0x54
 8001afc:	4b11      	ldr	r3, [pc, #68]	; (8001b44 <HAL_SPI_MspInit+0x288>)
 8001afe:	687a      	ldr	r2, [r7, #4]
 8001b00:	625a      	str	r2, [r3, #36]	; 0x24
    HAL_NVIC_SetPriority(SPI2_IRQn, 0, 0);
 8001b02:	2200      	movs	r2, #0
 8001b04:	2100      	movs	r1, #0
 8001b06:	201a      	movs	r0, #26
 8001b08:	f000 f9f4 	bl	8001ef4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 8001b0c:	201a      	movs	r0, #26
 8001b0e:	f000 fa06 	bl	8001f1e <HAL_NVIC_EnableIRQ>
}
 8001b12:	46c0      	nop			; (mov r8, r8)
 8001b14:	46bd      	mov	sp, r7
 8001b16:	b00d      	add	sp, #52	; 0x34
 8001b18:	bd90      	pop	{r4, r7, pc}
 8001b1a:	46c0      	nop			; (mov r8, r8)
 8001b1c:	40013000 	.word	0x40013000
 8001b20:	40021000 	.word	0x40021000
 8001b24:	2000011c 	.word	0x2000011c
 8001b28:	4002001c 	.word	0x4002001c
 8001b2c:	20000160 	.word	0x20000160
 8001b30:	40020030 	.word	0x40020030
 8001b34:	40003800 	.word	0x40003800
 8001b38:	48000400 	.word	0x48000400
 8001b3c:	200001a4 	.word	0x200001a4
 8001b40:	40020044 	.word	0x40020044
 8001b44:	200001e8 	.word	0x200001e8
 8001b48:	40020058 	.word	0x40020058

08001b4c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001b4c:	b580      	push	{r7, lr}
 8001b4e:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8001b50:	46c0      	nop			; (mov r8, r8)
 8001b52:	46bd      	mov	sp, r7
 8001b54:	bd80      	pop	{r7, pc}

08001b56 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001b56:	b580      	push	{r7, lr}
 8001b58:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001b5a:	e7fe      	b.n	8001b5a <HardFault_Handler+0x4>

08001b5c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001b5c:	b580      	push	{r7, lr}
 8001b5e:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8001b60:	46c0      	nop			; (mov r8, r8)
 8001b62:	46bd      	mov	sp, r7
 8001b64:	bd80      	pop	{r7, pc}

08001b66 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001b66:	b580      	push	{r7, lr}
 8001b68:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001b6a:	46c0      	nop			; (mov r8, r8)
 8001b6c:	46bd      	mov	sp, r7
 8001b6e:	bd80      	pop	{r7, pc}

08001b70 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001b70:	b580      	push	{r7, lr}
 8001b72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001b74:	f000 f8f6 	bl	8001d64 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001b78:	46c0      	nop			; (mov r8, r8)
 8001b7a:	46bd      	mov	sp, r7
 8001b7c:	bd80      	pop	{r7, pc}
	...

08001b80 <DMA1_Channel2_3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 2 and 3 interrupts.
  */
void DMA1_Channel2_3_IRQHandler(void)
{
 8001b80:	b580      	push	{r7, lr}
 8001b82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 0 */

  /* USER CODE END DMA1_Channel2_3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_rx);
 8001b84:	4b05      	ldr	r3, [pc, #20]	; (8001b9c <DMA1_Channel2_3_IRQHandler+0x1c>)
 8001b86:	0018      	movs	r0, r3
 8001b88:	f000 fb11 	bl	80021ae <HAL_DMA_IRQHandler>
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 8001b8c:	4b04      	ldr	r3, [pc, #16]	; (8001ba0 <DMA1_Channel2_3_IRQHandler+0x20>)
 8001b8e:	0018      	movs	r0, r3
 8001b90:	f000 fb0d 	bl	80021ae <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 1 */

  /* USER CODE END DMA1_Channel2_3_IRQn 1 */
}
 8001b94:	46c0      	nop			; (mov r8, r8)
 8001b96:	46bd      	mov	sp, r7
 8001b98:	bd80      	pop	{r7, pc}
 8001b9a:	46c0      	nop			; (mov r8, r8)
 8001b9c:	2000011c 	.word	0x2000011c
 8001ba0:	20000160 	.word	0x20000160

08001ba4 <DMA1_Channel4_5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 4 and 5 interrupts.
  */
void DMA1_Channel4_5_IRQHandler(void)
{
 8001ba4:	b580      	push	{r7, lr}
 8001ba6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_5_IRQn 0 */

  /* USER CODE END DMA1_Channel4_5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_rx);
 8001ba8:	4b05      	ldr	r3, [pc, #20]	; (8001bc0 <DMA1_Channel4_5_IRQHandler+0x1c>)
 8001baa:	0018      	movs	r0, r3
 8001bac:	f000 faff 	bl	80021ae <HAL_DMA_IRQHandler>
  HAL_DMA_IRQHandler(&hdma_spi2_tx);
 8001bb0:	4b04      	ldr	r3, [pc, #16]	; (8001bc4 <DMA1_Channel4_5_IRQHandler+0x20>)
 8001bb2:	0018      	movs	r0, r3
 8001bb4:	f000 fafb 	bl	80021ae <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_5_IRQn 1 */

  /* USER CODE END DMA1_Channel4_5_IRQn 1 */
}
 8001bb8:	46c0      	nop			; (mov r8, r8)
 8001bba:	46bd      	mov	sp, r7
 8001bbc:	bd80      	pop	{r7, pc}
 8001bbe:	46c0      	nop			; (mov r8, r8)
 8001bc0:	200001a4 	.word	0x200001a4
 8001bc4:	200001e8 	.word	0x200001e8

08001bc8 <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 8001bc8:	b580      	push	{r7, lr}
 8001bca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 8001bcc:	4b03      	ldr	r3, [pc, #12]	; (8001bdc <SPI1_IRQHandler+0x14>)
 8001bce:	0018      	movs	r0, r3
 8001bd0:	f001 fe9e 	bl	8003910 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 8001bd4:	46c0      	nop			; (mov r8, r8)
 8001bd6:	46bd      	mov	sp, r7
 8001bd8:	bd80      	pop	{r7, pc}
 8001bda:	46c0      	nop			; (mov r8, r8)
 8001bdc:	20000054 	.word	0x20000054

08001be0 <SPI2_IRQHandler>:

/**
  * @brief This function handles SPI2 global interrupt.
  */
void SPI2_IRQHandler(void)
{
 8001be0:	b580      	push	{r7, lr}
 8001be2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI2_IRQn 0 */

  /* USER CODE END SPI2_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi2);
 8001be4:	4b03      	ldr	r3, [pc, #12]	; (8001bf4 <SPI2_IRQHandler+0x14>)
 8001be6:	0018      	movs	r0, r3
 8001be8:	f001 fe92 	bl	8003910 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI2_IRQn 1 */

  /* USER CODE END SPI2_IRQn 1 */
}
 8001bec:	46c0      	nop			; (mov r8, r8)
 8001bee:	46bd      	mov	sp, r7
 8001bf0:	bd80      	pop	{r7, pc}
 8001bf2:	46c0      	nop			; (mov r8, r8)
 8001bf4:	200000b8 	.word	0x200000b8

08001bf8 <SystemInit>:
  *         Initialize the default HSI clock source, vector table location and the PLL configuration is reset.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001bf8:	b580      	push	{r7, lr}
 8001bfa:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001U;
 8001bfc:	4b1a      	ldr	r3, [pc, #104]	; (8001c68 <SystemInit+0x70>)
 8001bfe:	681a      	ldr	r2, [r3, #0]
 8001c00:	4b19      	ldr	r3, [pc, #100]	; (8001c68 <SystemInit+0x70>)
 8001c02:	2101      	movs	r1, #1
 8001c04:	430a      	orrs	r2, r1
 8001c06:	601a      	str	r2, [r3, #0]
#if defined (STM32F051x8) || defined (STM32F058x8)
  /* Reset SW[1:0], HPRE[3:0], PPRE[2:0], ADCPRE and MCOSEL[2:0] bits */
  RCC->CFGR &= (uint32_t)0xF8FFB80CU;
#else
  /* Reset SW[1:0], HPRE[3:0], PPRE[2:0], ADCPRE, MCOSEL[2:0], MCOPRE[2:0] and PLLNODIV bits */
  RCC->CFGR &= (uint32_t)0x08FFB80CU;
 8001c08:	4b17      	ldr	r3, [pc, #92]	; (8001c68 <SystemInit+0x70>)
 8001c0a:	685a      	ldr	r2, [r3, #4]
 8001c0c:	4b16      	ldr	r3, [pc, #88]	; (8001c68 <SystemInit+0x70>)
 8001c0e:	4917      	ldr	r1, [pc, #92]	; (8001c6c <SystemInit+0x74>)
 8001c10:	400a      	ands	r2, r1
 8001c12:	605a      	str	r2, [r3, #4]
#endif /* STM32F051x8 or STM32F058x8 */
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFFU;
 8001c14:	4b14      	ldr	r3, [pc, #80]	; (8001c68 <SystemInit+0x70>)
 8001c16:	681a      	ldr	r2, [r3, #0]
 8001c18:	4b13      	ldr	r3, [pc, #76]	; (8001c68 <SystemInit+0x70>)
 8001c1a:	4915      	ldr	r1, [pc, #84]	; (8001c70 <SystemInit+0x78>)
 8001c1c:	400a      	ands	r2, r1
 8001c1e:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFFU;
 8001c20:	4b11      	ldr	r3, [pc, #68]	; (8001c68 <SystemInit+0x70>)
 8001c22:	681a      	ldr	r2, [r3, #0]
 8001c24:	4b10      	ldr	r3, [pc, #64]	; (8001c68 <SystemInit+0x70>)
 8001c26:	4913      	ldr	r1, [pc, #76]	; (8001c74 <SystemInit+0x7c>)
 8001c28:	400a      	ands	r2, r1
 8001c2a:	601a      	str	r2, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE and PLLMUL[3:0] bits */
  RCC->CFGR &= (uint32_t)0xFFC0FFFFU;
 8001c2c:	4b0e      	ldr	r3, [pc, #56]	; (8001c68 <SystemInit+0x70>)
 8001c2e:	685a      	ldr	r2, [r3, #4]
 8001c30:	4b0d      	ldr	r3, [pc, #52]	; (8001c68 <SystemInit+0x70>)
 8001c32:	4911      	ldr	r1, [pc, #68]	; (8001c78 <SystemInit+0x80>)
 8001c34:	400a      	ands	r2, r1
 8001c36:	605a      	str	r2, [r3, #4]

  /* Reset PREDIV[3:0] bits */
  RCC->CFGR2 &= (uint32_t)0xFFFFFFF0U;
 8001c38:	4b0b      	ldr	r3, [pc, #44]	; (8001c68 <SystemInit+0x70>)
 8001c3a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001c3c:	4b0a      	ldr	r3, [pc, #40]	; (8001c68 <SystemInit+0x70>)
 8001c3e:	210f      	movs	r1, #15
 8001c40:	438a      	bics	r2, r1
 8001c42:	62da      	str	r2, [r3, #44]	; 0x2c
#elif defined (STM32F091xC) || defined (STM32F098xx)
  /* Reset USART3SW[1:0], USART2SW[1:0], USART1SW[1:0], I2C1SW, CECSW and ADCSW bits */
  RCC->CFGR3 &= (uint32_t)0xFFF0FEACU;
#elif defined (STM32F030x6) || defined (STM32F030x8) || defined (STM32F031x6) || defined (STM32F038xx) || defined (STM32F030xC)
  /* Reset USART1SW[1:0], I2C1SW and ADCSW bits */
  RCC->CFGR3 &= (uint32_t)0xFFFFFEECU;
 8001c44:	4b08      	ldr	r3, [pc, #32]	; (8001c68 <SystemInit+0x70>)
 8001c46:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001c48:	4b07      	ldr	r3, [pc, #28]	; (8001c68 <SystemInit+0x70>)
 8001c4a:	490c      	ldr	r1, [pc, #48]	; (8001c7c <SystemInit+0x84>)
 8001c4c:	400a      	ands	r2, r1
 8001c4e:	631a      	str	r2, [r3, #48]	; 0x30
#else
 #warning "No target selected"
#endif

  /* Reset HSI14 bit */
  RCC->CR2 &= (uint32_t)0xFFFFFFFEU;
 8001c50:	4b05      	ldr	r3, [pc, #20]	; (8001c68 <SystemInit+0x70>)
 8001c52:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001c54:	4b04      	ldr	r3, [pc, #16]	; (8001c68 <SystemInit+0x70>)
 8001c56:	2101      	movs	r1, #1
 8001c58:	438a      	bics	r2, r1
 8001c5a:	635a      	str	r2, [r3, #52]	; 0x34

  /* Disable all interrupts */
  RCC->CIR = 0x00000000U;
 8001c5c:	4b02      	ldr	r3, [pc, #8]	; (8001c68 <SystemInit+0x70>)
 8001c5e:	2200      	movs	r2, #0
 8001c60:	609a      	str	r2, [r3, #8]

}
 8001c62:	46c0      	nop			; (mov r8, r8)
 8001c64:	46bd      	mov	sp, r7
 8001c66:	bd80      	pop	{r7, pc}
 8001c68:	40021000 	.word	0x40021000
 8001c6c:	08ffb80c 	.word	0x08ffb80c
 8001c70:	fef6ffff 	.word	0xfef6ffff
 8001c74:	fffbffff 	.word	0xfffbffff
 8001c78:	ffc0ffff 	.word	0xffc0ffff
 8001c7c:	fffffeec 	.word	0xfffffeec

08001c80 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001c80:	480d      	ldr	r0, [pc, #52]	; (8001cb8 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001c82:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001c84:	480d      	ldr	r0, [pc, #52]	; (8001cbc <LoopForever+0x6>)
  ldr r1, =_edata
 8001c86:	490e      	ldr	r1, [pc, #56]	; (8001cc0 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001c88:	4a0e      	ldr	r2, [pc, #56]	; (8001cc4 <LoopForever+0xe>)
  movs r3, #0
 8001c8a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001c8c:	e002      	b.n	8001c94 <LoopCopyDataInit>

08001c8e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001c8e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001c90:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001c92:	3304      	adds	r3, #4

08001c94 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001c94:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001c96:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001c98:	d3f9      	bcc.n	8001c8e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001c9a:	4a0b      	ldr	r2, [pc, #44]	; (8001cc8 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001c9c:	4c0b      	ldr	r4, [pc, #44]	; (8001ccc <LoopForever+0x16>)
  movs r3, #0
 8001c9e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001ca0:	e001      	b.n	8001ca6 <LoopFillZerobss>

08001ca2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001ca2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001ca4:	3204      	adds	r2, #4

08001ca6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001ca6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001ca8:	d3fb      	bcc.n	8001ca2 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 8001caa:	f7ff ffa5 	bl	8001bf8 <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 8001cae:	f002 fb7b 	bl	80043a8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001cb2:	f7ff fb97 	bl	80013e4 <main>

08001cb6 <LoopForever>:

LoopForever:
    b LoopForever
 8001cb6:	e7fe      	b.n	8001cb6 <LoopForever>
  ldr   r0, =_estack
 8001cb8:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8001cbc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001cc0:	20000028 	.word	0x20000028
  ldr r2, =_sidata
 8001cc4:	080044d4 	.word	0x080044d4
  ldr r2, =_sbss
 8001cc8:	20000028 	.word	0x20000028
  ldr r4, =_ebss
 8001ccc:	20000508 	.word	0x20000508

08001cd0 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001cd0:	e7fe      	b.n	8001cd0 <ADC1_IRQHandler>
	...

08001cd4 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001cd4:	b580      	push	{r7, lr}
 8001cd6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001cd8:	4b07      	ldr	r3, [pc, #28]	; (8001cf8 <HAL_Init+0x24>)
 8001cda:	681a      	ldr	r2, [r3, #0]
 8001cdc:	4b06      	ldr	r3, [pc, #24]	; (8001cf8 <HAL_Init+0x24>)
 8001cde:	2110      	movs	r1, #16
 8001ce0:	430a      	orrs	r2, r1
 8001ce2:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 8001ce4:	2000      	movs	r0, #0
 8001ce6:	f000 f809 	bl	8001cfc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001cea:	f7ff fdc3 	bl	8001874 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001cee:	2300      	movs	r3, #0
}
 8001cf0:	0018      	movs	r0, r3
 8001cf2:	46bd      	mov	sp, r7
 8001cf4:	bd80      	pop	{r7, pc}
 8001cf6:	46c0      	nop			; (mov r8, r8)
 8001cf8:	40022000 	.word	0x40022000

08001cfc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001cfc:	b590      	push	{r4, r7, lr}
 8001cfe:	b083      	sub	sp, #12
 8001d00:	af00      	add	r7, sp, #0
 8001d02:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001d04:	4b14      	ldr	r3, [pc, #80]	; (8001d58 <HAL_InitTick+0x5c>)
 8001d06:	681c      	ldr	r4, [r3, #0]
 8001d08:	4b14      	ldr	r3, [pc, #80]	; (8001d5c <HAL_InitTick+0x60>)
 8001d0a:	781b      	ldrb	r3, [r3, #0]
 8001d0c:	0019      	movs	r1, r3
 8001d0e:	23fa      	movs	r3, #250	; 0xfa
 8001d10:	0098      	lsls	r0, r3, #2
 8001d12:	f7fe f9f9 	bl	8000108 <__udivsi3>
 8001d16:	0003      	movs	r3, r0
 8001d18:	0019      	movs	r1, r3
 8001d1a:	0020      	movs	r0, r4
 8001d1c:	f7fe f9f4 	bl	8000108 <__udivsi3>
 8001d20:	0003      	movs	r3, r0
 8001d22:	0018      	movs	r0, r3
 8001d24:	f000 f90b 	bl	8001f3e <HAL_SYSTICK_Config>
 8001d28:	1e03      	subs	r3, r0, #0
 8001d2a:	d001      	beq.n	8001d30 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8001d2c:	2301      	movs	r3, #1
 8001d2e:	e00f      	b.n	8001d50 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	2b03      	cmp	r3, #3
 8001d34:	d80b      	bhi.n	8001d4e <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001d36:	6879      	ldr	r1, [r7, #4]
 8001d38:	2301      	movs	r3, #1
 8001d3a:	425b      	negs	r3, r3
 8001d3c:	2200      	movs	r2, #0
 8001d3e:	0018      	movs	r0, r3
 8001d40:	f000 f8d8 	bl	8001ef4 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001d44:	4b06      	ldr	r3, [pc, #24]	; (8001d60 <HAL_InitTick+0x64>)
 8001d46:	687a      	ldr	r2, [r7, #4]
 8001d48:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 8001d4a:	2300      	movs	r3, #0
 8001d4c:	e000      	b.n	8001d50 <HAL_InitTick+0x54>
    return HAL_ERROR;
 8001d4e:	2301      	movs	r3, #1
}
 8001d50:	0018      	movs	r0, r3
 8001d52:	46bd      	mov	sp, r7
 8001d54:	b003      	add	sp, #12
 8001d56:	bd90      	pop	{r4, r7, pc}
 8001d58:	2000001c 	.word	0x2000001c
 8001d5c:	20000024 	.word	0x20000024
 8001d60:	20000020 	.word	0x20000020

08001d64 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001d64:	b580      	push	{r7, lr}
 8001d66:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001d68:	4b05      	ldr	r3, [pc, #20]	; (8001d80 <HAL_IncTick+0x1c>)
 8001d6a:	781b      	ldrb	r3, [r3, #0]
 8001d6c:	001a      	movs	r2, r3
 8001d6e:	4b05      	ldr	r3, [pc, #20]	; (8001d84 <HAL_IncTick+0x20>)
 8001d70:	681b      	ldr	r3, [r3, #0]
 8001d72:	18d2      	adds	r2, r2, r3
 8001d74:	4b03      	ldr	r3, [pc, #12]	; (8001d84 <HAL_IncTick+0x20>)
 8001d76:	601a      	str	r2, [r3, #0]
}
 8001d78:	46c0      	nop			; (mov r8, r8)
 8001d7a:	46bd      	mov	sp, r7
 8001d7c:	bd80      	pop	{r7, pc}
 8001d7e:	46c0      	nop			; (mov r8, r8)
 8001d80:	20000024 	.word	0x20000024
 8001d84:	20000504 	.word	0x20000504

08001d88 <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001d88:	b580      	push	{r7, lr}
 8001d8a:	af00      	add	r7, sp, #0
  return uwTick;
 8001d8c:	4b02      	ldr	r3, [pc, #8]	; (8001d98 <HAL_GetTick+0x10>)
 8001d8e:	681b      	ldr	r3, [r3, #0]
}
 8001d90:	0018      	movs	r0, r3
 8001d92:	46bd      	mov	sp, r7
 8001d94:	bd80      	pop	{r7, pc}
 8001d96:	46c0      	nop			; (mov r8, r8)
 8001d98:	20000504 	.word	0x20000504

08001d9c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001d9c:	b580      	push	{r7, lr}
 8001d9e:	b082      	sub	sp, #8
 8001da0:	af00      	add	r7, sp, #0
 8001da2:	0002      	movs	r2, r0
 8001da4:	1dfb      	adds	r3, r7, #7
 8001da6:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001da8:	1dfb      	adds	r3, r7, #7
 8001daa:	781b      	ldrb	r3, [r3, #0]
 8001dac:	2b7f      	cmp	r3, #127	; 0x7f
 8001dae:	d809      	bhi.n	8001dc4 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001db0:	1dfb      	adds	r3, r7, #7
 8001db2:	781b      	ldrb	r3, [r3, #0]
 8001db4:	001a      	movs	r2, r3
 8001db6:	231f      	movs	r3, #31
 8001db8:	401a      	ands	r2, r3
 8001dba:	4b04      	ldr	r3, [pc, #16]	; (8001dcc <__NVIC_EnableIRQ+0x30>)
 8001dbc:	2101      	movs	r1, #1
 8001dbe:	4091      	lsls	r1, r2
 8001dc0:	000a      	movs	r2, r1
 8001dc2:	601a      	str	r2, [r3, #0]
  }
}
 8001dc4:	46c0      	nop			; (mov r8, r8)
 8001dc6:	46bd      	mov	sp, r7
 8001dc8:	b002      	add	sp, #8
 8001dca:	bd80      	pop	{r7, pc}
 8001dcc:	e000e100 	.word	0xe000e100

08001dd0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001dd0:	b590      	push	{r4, r7, lr}
 8001dd2:	b083      	sub	sp, #12
 8001dd4:	af00      	add	r7, sp, #0
 8001dd6:	0002      	movs	r2, r0
 8001dd8:	6039      	str	r1, [r7, #0]
 8001dda:	1dfb      	adds	r3, r7, #7
 8001ddc:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001dde:	1dfb      	adds	r3, r7, #7
 8001de0:	781b      	ldrb	r3, [r3, #0]
 8001de2:	2b7f      	cmp	r3, #127	; 0x7f
 8001de4:	d828      	bhi.n	8001e38 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001de6:	4a2f      	ldr	r2, [pc, #188]	; (8001ea4 <__NVIC_SetPriority+0xd4>)
 8001de8:	1dfb      	adds	r3, r7, #7
 8001dea:	781b      	ldrb	r3, [r3, #0]
 8001dec:	b25b      	sxtb	r3, r3
 8001dee:	089b      	lsrs	r3, r3, #2
 8001df0:	33c0      	adds	r3, #192	; 0xc0
 8001df2:	009b      	lsls	r3, r3, #2
 8001df4:	589b      	ldr	r3, [r3, r2]
 8001df6:	1dfa      	adds	r2, r7, #7
 8001df8:	7812      	ldrb	r2, [r2, #0]
 8001dfa:	0011      	movs	r1, r2
 8001dfc:	2203      	movs	r2, #3
 8001dfe:	400a      	ands	r2, r1
 8001e00:	00d2      	lsls	r2, r2, #3
 8001e02:	21ff      	movs	r1, #255	; 0xff
 8001e04:	4091      	lsls	r1, r2
 8001e06:	000a      	movs	r2, r1
 8001e08:	43d2      	mvns	r2, r2
 8001e0a:	401a      	ands	r2, r3
 8001e0c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001e0e:	683b      	ldr	r3, [r7, #0]
 8001e10:	019b      	lsls	r3, r3, #6
 8001e12:	22ff      	movs	r2, #255	; 0xff
 8001e14:	401a      	ands	r2, r3
 8001e16:	1dfb      	adds	r3, r7, #7
 8001e18:	781b      	ldrb	r3, [r3, #0]
 8001e1a:	0018      	movs	r0, r3
 8001e1c:	2303      	movs	r3, #3
 8001e1e:	4003      	ands	r3, r0
 8001e20:	00db      	lsls	r3, r3, #3
 8001e22:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001e24:	481f      	ldr	r0, [pc, #124]	; (8001ea4 <__NVIC_SetPriority+0xd4>)
 8001e26:	1dfb      	adds	r3, r7, #7
 8001e28:	781b      	ldrb	r3, [r3, #0]
 8001e2a:	b25b      	sxtb	r3, r3
 8001e2c:	089b      	lsrs	r3, r3, #2
 8001e2e:	430a      	orrs	r2, r1
 8001e30:	33c0      	adds	r3, #192	; 0xc0
 8001e32:	009b      	lsls	r3, r3, #2
 8001e34:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8001e36:	e031      	b.n	8001e9c <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001e38:	4a1b      	ldr	r2, [pc, #108]	; (8001ea8 <__NVIC_SetPriority+0xd8>)
 8001e3a:	1dfb      	adds	r3, r7, #7
 8001e3c:	781b      	ldrb	r3, [r3, #0]
 8001e3e:	0019      	movs	r1, r3
 8001e40:	230f      	movs	r3, #15
 8001e42:	400b      	ands	r3, r1
 8001e44:	3b08      	subs	r3, #8
 8001e46:	089b      	lsrs	r3, r3, #2
 8001e48:	3306      	adds	r3, #6
 8001e4a:	009b      	lsls	r3, r3, #2
 8001e4c:	18d3      	adds	r3, r2, r3
 8001e4e:	3304      	adds	r3, #4
 8001e50:	681b      	ldr	r3, [r3, #0]
 8001e52:	1dfa      	adds	r2, r7, #7
 8001e54:	7812      	ldrb	r2, [r2, #0]
 8001e56:	0011      	movs	r1, r2
 8001e58:	2203      	movs	r2, #3
 8001e5a:	400a      	ands	r2, r1
 8001e5c:	00d2      	lsls	r2, r2, #3
 8001e5e:	21ff      	movs	r1, #255	; 0xff
 8001e60:	4091      	lsls	r1, r2
 8001e62:	000a      	movs	r2, r1
 8001e64:	43d2      	mvns	r2, r2
 8001e66:	401a      	ands	r2, r3
 8001e68:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001e6a:	683b      	ldr	r3, [r7, #0]
 8001e6c:	019b      	lsls	r3, r3, #6
 8001e6e:	22ff      	movs	r2, #255	; 0xff
 8001e70:	401a      	ands	r2, r3
 8001e72:	1dfb      	adds	r3, r7, #7
 8001e74:	781b      	ldrb	r3, [r3, #0]
 8001e76:	0018      	movs	r0, r3
 8001e78:	2303      	movs	r3, #3
 8001e7a:	4003      	ands	r3, r0
 8001e7c:	00db      	lsls	r3, r3, #3
 8001e7e:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001e80:	4809      	ldr	r0, [pc, #36]	; (8001ea8 <__NVIC_SetPriority+0xd8>)
 8001e82:	1dfb      	adds	r3, r7, #7
 8001e84:	781b      	ldrb	r3, [r3, #0]
 8001e86:	001c      	movs	r4, r3
 8001e88:	230f      	movs	r3, #15
 8001e8a:	4023      	ands	r3, r4
 8001e8c:	3b08      	subs	r3, #8
 8001e8e:	089b      	lsrs	r3, r3, #2
 8001e90:	430a      	orrs	r2, r1
 8001e92:	3306      	adds	r3, #6
 8001e94:	009b      	lsls	r3, r3, #2
 8001e96:	18c3      	adds	r3, r0, r3
 8001e98:	3304      	adds	r3, #4
 8001e9a:	601a      	str	r2, [r3, #0]
}
 8001e9c:	46c0      	nop			; (mov r8, r8)
 8001e9e:	46bd      	mov	sp, r7
 8001ea0:	b003      	add	sp, #12
 8001ea2:	bd90      	pop	{r4, r7, pc}
 8001ea4:	e000e100 	.word	0xe000e100
 8001ea8:	e000ed00 	.word	0xe000ed00

08001eac <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001eac:	b580      	push	{r7, lr}
 8001eae:	b082      	sub	sp, #8
 8001eb0:	af00      	add	r7, sp, #0
 8001eb2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	1e5a      	subs	r2, r3, #1
 8001eb8:	2380      	movs	r3, #128	; 0x80
 8001eba:	045b      	lsls	r3, r3, #17
 8001ebc:	429a      	cmp	r2, r3
 8001ebe:	d301      	bcc.n	8001ec4 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001ec0:	2301      	movs	r3, #1
 8001ec2:	e010      	b.n	8001ee6 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001ec4:	4b0a      	ldr	r3, [pc, #40]	; (8001ef0 <SysTick_Config+0x44>)
 8001ec6:	687a      	ldr	r2, [r7, #4]
 8001ec8:	3a01      	subs	r2, #1
 8001eca:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001ecc:	2301      	movs	r3, #1
 8001ece:	425b      	negs	r3, r3
 8001ed0:	2103      	movs	r1, #3
 8001ed2:	0018      	movs	r0, r3
 8001ed4:	f7ff ff7c 	bl	8001dd0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001ed8:	4b05      	ldr	r3, [pc, #20]	; (8001ef0 <SysTick_Config+0x44>)
 8001eda:	2200      	movs	r2, #0
 8001edc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001ede:	4b04      	ldr	r3, [pc, #16]	; (8001ef0 <SysTick_Config+0x44>)
 8001ee0:	2207      	movs	r2, #7
 8001ee2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001ee4:	2300      	movs	r3, #0
}
 8001ee6:	0018      	movs	r0, r3
 8001ee8:	46bd      	mov	sp, r7
 8001eea:	b002      	add	sp, #8
 8001eec:	bd80      	pop	{r7, pc}
 8001eee:	46c0      	nop			; (mov r8, r8)
 8001ef0:	e000e010 	.word	0xe000e010

08001ef4 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001ef4:	b580      	push	{r7, lr}
 8001ef6:	b084      	sub	sp, #16
 8001ef8:	af00      	add	r7, sp, #0
 8001efa:	60b9      	str	r1, [r7, #8]
 8001efc:	607a      	str	r2, [r7, #4]
 8001efe:	210f      	movs	r1, #15
 8001f00:	187b      	adds	r3, r7, r1
 8001f02:	1c02      	adds	r2, r0, #0
 8001f04:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8001f06:	68ba      	ldr	r2, [r7, #8]
 8001f08:	187b      	adds	r3, r7, r1
 8001f0a:	781b      	ldrb	r3, [r3, #0]
 8001f0c:	b25b      	sxtb	r3, r3
 8001f0e:	0011      	movs	r1, r2
 8001f10:	0018      	movs	r0, r3
 8001f12:	f7ff ff5d 	bl	8001dd0 <__NVIC_SetPriority>
}
 8001f16:	46c0      	nop			; (mov r8, r8)
 8001f18:	46bd      	mov	sp, r7
 8001f1a:	b004      	add	sp, #16
 8001f1c:	bd80      	pop	{r7, pc}

08001f1e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001f1e:	b580      	push	{r7, lr}
 8001f20:	b082      	sub	sp, #8
 8001f22:	af00      	add	r7, sp, #0
 8001f24:	0002      	movs	r2, r0
 8001f26:	1dfb      	adds	r3, r7, #7
 8001f28:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001f2a:	1dfb      	adds	r3, r7, #7
 8001f2c:	781b      	ldrb	r3, [r3, #0]
 8001f2e:	b25b      	sxtb	r3, r3
 8001f30:	0018      	movs	r0, r3
 8001f32:	f7ff ff33 	bl	8001d9c <__NVIC_EnableIRQ>
}
 8001f36:	46c0      	nop			; (mov r8, r8)
 8001f38:	46bd      	mov	sp, r7
 8001f3a:	b002      	add	sp, #8
 8001f3c:	bd80      	pop	{r7, pc}

08001f3e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001f3e:	b580      	push	{r7, lr}
 8001f40:	b082      	sub	sp, #8
 8001f42:	af00      	add	r7, sp, #0
 8001f44:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	0018      	movs	r0, r3
 8001f4a:	f7ff ffaf 	bl	8001eac <SysTick_Config>
 8001f4e:	0003      	movs	r3, r0
}
 8001f50:	0018      	movs	r0, r3
 8001f52:	46bd      	mov	sp, r7
 8001f54:	b002      	add	sp, #8
 8001f56:	bd80      	pop	{r7, pc}

08001f58 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001f58:	b580      	push	{r7, lr}
 8001f5a:	b084      	sub	sp, #16
 8001f5c:	af00      	add	r7, sp, #0
 8001f5e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001f60:	2300      	movs	r3, #0
 8001f62:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if (NULL == hdma)
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	2b00      	cmp	r3, #0
 8001f68:	d101      	bne.n	8001f6e <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8001f6a:	2301      	movs	r3, #1
 8001f6c:	e036      	b.n	8001fdc <HAL_DMA_Init+0x84>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	2221      	movs	r2, #33	; 0x21
 8001f72:	2102      	movs	r1, #2
 8001f74:	5499      	strb	r1, [r3, r2]

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	681b      	ldr	r3, [r3, #0]
 8001f7a:	681b      	ldr	r3, [r3, #0]
 8001f7c:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8001f7e:	68fb      	ldr	r3, [r7, #12]
 8001f80:	4a18      	ldr	r2, [pc, #96]	; (8001fe4 <HAL_DMA_Init+0x8c>)
 8001f82:	4013      	ands	r3, r2
 8001f84:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8001f8e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	68db      	ldr	r3, [r3, #12]
 8001f94:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001f9a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	695b      	ldr	r3, [r3, #20]
 8001fa0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001fa6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	69db      	ldr	r3, [r3, #28]
 8001fac:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8001fae:	68fa      	ldr	r2, [r7, #12]
 8001fb0:	4313      	orrs	r3, r2
 8001fb2:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	681b      	ldr	r3, [r3, #0]
 8001fb8:	68fa      	ldr	r2, [r7, #12]
 8001fba:	601a      	str	r2, [r3, #0]

  /* Initialize DmaBaseAddress and ChannelIndex parameters used
     by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  DMA_CalcBaseAndBitshift(hdma);
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	0018      	movs	r0, r3
 8001fc0:	f000 f9c4 	bl	800234c <DMA_CalcBaseAndBitshift>

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	2200      	movs	r2, #0
 8001fc8:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	2221      	movs	r2, #33	; 0x21
 8001fce:	2101      	movs	r1, #1
 8001fd0:	5499      	strb	r1, [r3, r2]

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	2220      	movs	r2, #32
 8001fd6:	2100      	movs	r1, #0
 8001fd8:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8001fda:	2300      	movs	r3, #0
}
 8001fdc:	0018      	movs	r0, r3
 8001fde:	46bd      	mov	sp, r7
 8001fe0:	b004      	add	sp, #16
 8001fe2:	bd80      	pop	{r7, pc}
 8001fe4:	ffffc00f 	.word	0xffffc00f

08001fe8 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001fe8:	b580      	push	{r7, lr}
 8001fea:	b086      	sub	sp, #24
 8001fec:	af00      	add	r7, sp, #0
 8001fee:	60f8      	str	r0, [r7, #12]
 8001ff0:	60b9      	str	r1, [r7, #8]
 8001ff2:	607a      	str	r2, [r7, #4]
 8001ff4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001ff6:	2317      	movs	r3, #23
 8001ff8:	18fb      	adds	r3, r7, r3
 8001ffa:	2200      	movs	r2, #0
 8001ffc:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8001ffe:	68fb      	ldr	r3, [r7, #12]
 8002000:	2220      	movs	r2, #32
 8002002:	5c9b      	ldrb	r3, [r3, r2]
 8002004:	2b01      	cmp	r3, #1
 8002006:	d101      	bne.n	800200c <HAL_DMA_Start_IT+0x24>
 8002008:	2302      	movs	r3, #2
 800200a:	e04f      	b.n	80020ac <HAL_DMA_Start_IT+0xc4>
 800200c:	68fb      	ldr	r3, [r7, #12]
 800200e:	2220      	movs	r2, #32
 8002010:	2101      	movs	r1, #1
 8002012:	5499      	strb	r1, [r3, r2]

  if (HAL_DMA_STATE_READY == hdma->State)
 8002014:	68fb      	ldr	r3, [r7, #12]
 8002016:	2221      	movs	r2, #33	; 0x21
 8002018:	5c9b      	ldrb	r3, [r3, r2]
 800201a:	b2db      	uxtb	r3, r3
 800201c:	2b01      	cmp	r3, #1
 800201e:	d13a      	bne.n	8002096 <HAL_DMA_Start_IT+0xae>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002020:	68fb      	ldr	r3, [r7, #12]
 8002022:	2221      	movs	r2, #33	; 0x21
 8002024:	2102      	movs	r1, #2
 8002026:	5499      	strb	r1, [r3, r2]

    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002028:	68fb      	ldr	r3, [r7, #12]
 800202a:	2200      	movs	r2, #0
 800202c:	639a      	str	r2, [r3, #56]	; 0x38

    /* Disable the peripheral */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 800202e:	68fb      	ldr	r3, [r7, #12]
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	681a      	ldr	r2, [r3, #0]
 8002034:	68fb      	ldr	r3, [r7, #12]
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	2101      	movs	r1, #1
 800203a:	438a      	bics	r2, r1
 800203c:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800203e:	683b      	ldr	r3, [r7, #0]
 8002040:	687a      	ldr	r2, [r7, #4]
 8002042:	68b9      	ldr	r1, [r7, #8]
 8002044:	68f8      	ldr	r0, [r7, #12]
 8002046:	f000 f954 	bl	80022f2 <DMA_SetConfig>

    /* Enable the transfer complete, & transfer error interrupts */
    /* Half transfer interrupt is optional: enable it only if associated callback is available */
    if (NULL != hdma->XferHalfCpltCallback)
 800204a:	68fb      	ldr	r3, [r7, #12]
 800204c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800204e:	2b00      	cmp	r3, #0
 8002050:	d008      	beq.n	8002064 <HAL_DMA_Start_IT+0x7c>
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8002052:	68fb      	ldr	r3, [r7, #12]
 8002054:	681b      	ldr	r3, [r3, #0]
 8002056:	681a      	ldr	r2, [r3, #0]
 8002058:	68fb      	ldr	r3, [r7, #12]
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	210e      	movs	r1, #14
 800205e:	430a      	orrs	r2, r1
 8002060:	601a      	str	r2, [r3, #0]
 8002062:	e00f      	b.n	8002084 <HAL_DMA_Start_IT+0x9c>
    }
    else
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 8002064:	68fb      	ldr	r3, [r7, #12]
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	681a      	ldr	r2, [r3, #0]
 800206a:	68fb      	ldr	r3, [r7, #12]
 800206c:	681b      	ldr	r3, [r3, #0]
 800206e:	210a      	movs	r1, #10
 8002070:	430a      	orrs	r2, r1
 8002072:	601a      	str	r2, [r3, #0]
      hdma->Instance->CCR &= ~DMA_IT_HT;
 8002074:	68fb      	ldr	r3, [r7, #12]
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	681a      	ldr	r2, [r3, #0]
 800207a:	68fb      	ldr	r3, [r7, #12]
 800207c:	681b      	ldr	r3, [r3, #0]
 800207e:	2104      	movs	r1, #4
 8002080:	438a      	bics	r2, r1
 8002082:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    hdma->Instance->CCR |= DMA_CCR_EN;
 8002084:	68fb      	ldr	r3, [r7, #12]
 8002086:	681b      	ldr	r3, [r3, #0]
 8002088:	681a      	ldr	r2, [r3, #0]
 800208a:	68fb      	ldr	r3, [r7, #12]
 800208c:	681b      	ldr	r3, [r3, #0]
 800208e:	2101      	movs	r1, #1
 8002090:	430a      	orrs	r2, r1
 8002092:	601a      	str	r2, [r3, #0]
 8002094:	e007      	b.n	80020a6 <HAL_DMA_Start_IT+0xbe>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002096:	68fb      	ldr	r3, [r7, #12]
 8002098:	2220      	movs	r2, #32
 800209a:	2100      	movs	r1, #0
 800209c:	5499      	strb	r1, [r3, r2]

    /* Remain BUSY */
    status = HAL_BUSY;
 800209e:	2317      	movs	r3, #23
 80020a0:	18fb      	adds	r3, r7, r3
 80020a2:	2202      	movs	r2, #2
 80020a4:	701a      	strb	r2, [r3, #0]
  }

  return status;
 80020a6:	2317      	movs	r3, #23
 80020a8:	18fb      	adds	r3, r7, r3
 80020aa:	781b      	ldrb	r3, [r3, #0]
}
 80020ac:	0018      	movs	r0, r3
 80020ae:	46bd      	mov	sp, r7
 80020b0:	b006      	add	sp, #24
 80020b2:	bd80      	pop	{r7, pc}

080020b4 <HAL_DMA_Abort>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80020b4:	b580      	push	{r7, lr}
 80020b6:	b082      	sub	sp, #8
 80020b8:	af00      	add	r7, sp, #0
 80020ba:	6078      	str	r0, [r7, #4]
  if (hdma->State != HAL_DMA_STATE_BUSY)
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	2221      	movs	r2, #33	; 0x21
 80020c0:	5c9b      	ldrb	r3, [r3, r2]
 80020c2:	b2db      	uxtb	r3, r3
 80020c4:	2b02      	cmp	r3, #2
 80020c6:	d008      	beq.n	80020da <HAL_DMA_Abort+0x26>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	2204      	movs	r2, #4
 80020cc:	639a      	str	r2, [r3, #56]	; 0x38

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	2220      	movs	r2, #32
 80020d2:	2100      	movs	r1, #0
 80020d4:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 80020d6:	2301      	movs	r3, #1
 80020d8:	e020      	b.n	800211c <HAL_DMA_Abort+0x68>
  }
  else
  {
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	681b      	ldr	r3, [r3, #0]
 80020de:	681a      	ldr	r2, [r3, #0]
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	210e      	movs	r1, #14
 80020e6:	438a      	bics	r2, r1
 80020e8:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	681b      	ldr	r3, [r3, #0]
 80020ee:	681a      	ldr	r2, [r3, #0]
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	2101      	movs	r1, #1
 80020f6:	438a      	bics	r2, r1
 80020f8:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002102:	2101      	movs	r1, #1
 8002104:	4091      	lsls	r1, r2
 8002106:	000a      	movs	r2, r1
 8002108:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	2221      	movs	r2, #33	; 0x21
 800210e:	2101      	movs	r1, #1
 8002110:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	2220      	movs	r2, #32
 8002116:	2100      	movs	r1, #0
 8002118:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800211a:	2300      	movs	r3, #0
}
 800211c:	0018      	movs	r0, r3
 800211e:	46bd      	mov	sp, r7
 8002120:	b002      	add	sp, #8
 8002122:	bd80      	pop	{r7, pc}

08002124 <HAL_DMA_Abort_IT>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002124:	b580      	push	{r7, lr}
 8002126:	b084      	sub	sp, #16
 8002128:	af00      	add	r7, sp, #0
 800212a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800212c:	210f      	movs	r1, #15
 800212e:	187b      	adds	r3, r7, r1
 8002130:	2200      	movs	r2, #0
 8002132:	701a      	strb	r2, [r3, #0]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	2221      	movs	r2, #33	; 0x21
 8002138:	5c9b      	ldrb	r3, [r3, r2]
 800213a:	b2db      	uxtb	r3, r3
 800213c:	2b02      	cmp	r3, #2
 800213e:	d006      	beq.n	800214e <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	2204      	movs	r2, #4
 8002144:	639a      	str	r2, [r3, #56]	; 0x38

    status = HAL_ERROR;
 8002146:	187b      	adds	r3, r7, r1
 8002148:	2201      	movs	r2, #1
 800214a:	701a      	strb	r2, [r3, #0]
 800214c:	e028      	b.n	80021a0 <HAL_DMA_Abort_IT+0x7c>
  }
  else
  {

    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	681b      	ldr	r3, [r3, #0]
 8002152:	681a      	ldr	r2, [r3, #0]
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	210e      	movs	r1, #14
 800215a:	438a      	bics	r2, r1
 800215c:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	681b      	ldr	r3, [r3, #0]
 8002162:	681a      	ldr	r2, [r3, #0]
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	2101      	movs	r1, #1
 800216a:	438a      	bics	r2, r1
 800216c:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002176:	2101      	movs	r1, #1
 8002178:	4091      	lsls	r1, r2
 800217a:	000a      	movs	r2, r1
 800217c:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	2221      	movs	r2, #33	; 0x21
 8002182:	2101      	movs	r1, #1
 8002184:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	2220      	movs	r2, #32
 800218a:	2100      	movs	r1, #0
 800218c:	5499      	strb	r1, [r3, r2]

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002192:	2b00      	cmp	r3, #0
 8002194:	d004      	beq.n	80021a0 <HAL_DMA_Abort_IT+0x7c>
    {
      hdma->XferAbortCallback(hdma);
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800219a:	687a      	ldr	r2, [r7, #4]
 800219c:	0010      	movs	r0, r2
 800219e:	4798      	blx	r3
    }
  }
  return status;
 80021a0:	230f      	movs	r3, #15
 80021a2:	18fb      	adds	r3, r7, r3
 80021a4:	781b      	ldrb	r3, [r3, #0]
}
 80021a6:	0018      	movs	r0, r3
 80021a8:	46bd      	mov	sp, r7
 80021aa:	b004      	add	sp, #16
 80021ac:	bd80      	pop	{r7, pc}

080021ae <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80021ae:	b580      	push	{r7, lr}
 80021b0:	b084      	sub	sp, #16
 80021b2:	af00      	add	r7, sp, #0
 80021b4:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80021ba:	681b      	ldr	r3, [r3, #0]
 80021bc:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	681b      	ldr	r3, [r3, #0]
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021ca:	2204      	movs	r2, #4
 80021cc:	409a      	lsls	r2, r3
 80021ce:	0013      	movs	r3, r2
 80021d0:	68fa      	ldr	r2, [r7, #12]
 80021d2:	4013      	ands	r3, r2
 80021d4:	d024      	beq.n	8002220 <HAL_DMA_IRQHandler+0x72>
 80021d6:	68bb      	ldr	r3, [r7, #8]
 80021d8:	2204      	movs	r2, #4
 80021da:	4013      	ands	r3, r2
 80021dc:	d020      	beq.n	8002220 <HAL_DMA_IRQHandler+0x72>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	2220      	movs	r2, #32
 80021e6:	4013      	ands	r3, r2
 80021e8:	d107      	bne.n	80021fa <HAL_DMA_IRQHandler+0x4c>
    {
      /* Disable the half transfer interrupt */
      hdma->Instance->CCR &= ~DMA_IT_HT;
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	681b      	ldr	r3, [r3, #0]
 80021ee:	681a      	ldr	r2, [r3, #0]
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	2104      	movs	r1, #4
 80021f6:	438a      	bics	r2, r1
 80021f8:	601a      	str	r2, [r3, #0]
    }

    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002202:	2104      	movs	r1, #4
 8002204:	4091      	lsls	r1, r2
 8002206:	000a      	movs	r2, r1
 8002208:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* State is updated only in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800220e:	2b00      	cmp	r3, #0
 8002210:	d100      	bne.n	8002214 <HAL_DMA_IRQHandler+0x66>
 8002212:	e06a      	b.n	80022ea <HAL_DMA_IRQHandler+0x13c>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002218:	687a      	ldr	r2, [r7, #4]
 800221a:	0010      	movs	r0, r2
 800221c:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 800221e:	e064      	b.n	80022ea <HAL_DMA_IRQHandler+0x13c>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002224:	2202      	movs	r2, #2
 8002226:	409a      	lsls	r2, r3
 8002228:	0013      	movs	r3, r2
 800222a:	68fa      	ldr	r2, [r7, #12]
 800222c:	4013      	ands	r3, r2
 800222e:	d02b      	beq.n	8002288 <HAL_DMA_IRQHandler+0xda>
 8002230:	68bb      	ldr	r3, [r7, #8]
 8002232:	2202      	movs	r2, #2
 8002234:	4013      	ands	r3, r2
 8002236:	d027      	beq.n	8002288 <HAL_DMA_IRQHandler+0xda>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	681b      	ldr	r3, [r3, #0]
 800223e:	2220      	movs	r2, #32
 8002240:	4013      	ands	r3, r2
 8002242:	d10b      	bne.n	800225c <HAL_DMA_IRQHandler+0xae>
    {
      /* Disable the transfer complete  & transfer error interrupts */
      /* if the DMA mode is not CIRCULAR */
      hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	681a      	ldr	r2, [r3, #0]
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	681b      	ldr	r3, [r3, #0]
 800224e:	210a      	movs	r1, #10
 8002250:	438a      	bics	r2, r1
 8002252:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	2221      	movs	r2, #33	; 0x21
 8002258:	2101      	movs	r1, #1
 800225a:	5499      	strb	r1, [r3, r2]
    }

    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002264:	2102      	movs	r1, #2
 8002266:	4091      	lsls	r1, r2
 8002268:	000a      	movs	r2, r1
 800226a:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	2220      	movs	r2, #32
 8002270:	2100      	movs	r1, #0
 8002272:	5499      	strb	r1, [r3, r2]

    if (hdma->XferCpltCallback != NULL)
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002278:	2b00      	cmp	r3, #0
 800227a:	d036      	beq.n	80022ea <HAL_DMA_IRQHandler+0x13c>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002280:	687a      	ldr	r2, [r7, #4]
 8002282:	0010      	movs	r0, r2
 8002284:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8002286:	e030      	b.n	80022ea <HAL_DMA_IRQHandler+0x13c>
    }
  }

  /* Transfer Error Interrupt management ***************************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800228c:	2208      	movs	r2, #8
 800228e:	409a      	lsls	r2, r3
 8002290:	0013      	movs	r3, r2
 8002292:	68fa      	ldr	r2, [r7, #12]
 8002294:	4013      	ands	r3, r2
 8002296:	d028      	beq.n	80022ea <HAL_DMA_IRQHandler+0x13c>
 8002298:	68bb      	ldr	r3, [r7, #8]
 800229a:	2208      	movs	r2, #8
 800229c:	4013      	ands	r3, r2
 800229e:	d024      	beq.n	80022ea <HAL_DMA_IRQHandler+0x13c>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Then, disable all DMA interrupts */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	681a      	ldr	r2, [r3, #0]
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	681b      	ldr	r3, [r3, #0]
 80022aa:	210e      	movs	r1, #14
 80022ac:	438a      	bics	r2, r1
 80022ae:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80022b8:	2101      	movs	r1, #1
 80022ba:	4091      	lsls	r1, r2
 80022bc:	000a      	movs	r2, r1
 80022be:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	2201      	movs	r2, #1
 80022c4:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	2221      	movs	r2, #33	; 0x21
 80022ca:	2101      	movs	r1, #1
 80022cc:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	2220      	movs	r2, #32
 80022d2:	2100      	movs	r1, #0
 80022d4:	5499      	strb	r1, [r3, r2]

    if (hdma->XferErrorCallback != NULL)
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022da:	2b00      	cmp	r3, #0
 80022dc:	d005      	beq.n	80022ea <HAL_DMA_IRQHandler+0x13c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022e2:	687a      	ldr	r2, [r7, #4]
 80022e4:	0010      	movs	r0, r2
 80022e6:	4798      	blx	r3
    }
  }
}
 80022e8:	e7ff      	b.n	80022ea <HAL_DMA_IRQHandler+0x13c>
 80022ea:	46c0      	nop			; (mov r8, r8)
 80022ec:	46bd      	mov	sp, r7
 80022ee:	b004      	add	sp, #16
 80022f0:	bd80      	pop	{r7, pc}

080022f2 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80022f2:	b580      	push	{r7, lr}
 80022f4:	b084      	sub	sp, #16
 80022f6:	af00      	add	r7, sp, #0
 80022f8:	60f8      	str	r0, [r7, #12]
 80022fa:	60b9      	str	r1, [r7, #8]
 80022fc:	607a      	str	r2, [r7, #4]
 80022fe:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8002300:	68fb      	ldr	r3, [r7, #12]
 8002302:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002304:	68fb      	ldr	r3, [r7, #12]
 8002306:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002308:	2101      	movs	r1, #1
 800230a:	4091      	lsls	r1, r2
 800230c:	000a      	movs	r2, r1
 800230e:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8002310:	68fb      	ldr	r3, [r7, #12]
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	683a      	ldr	r2, [r7, #0]
 8002316:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002318:	68fb      	ldr	r3, [r7, #12]
 800231a:	685b      	ldr	r3, [r3, #4]
 800231c:	2b10      	cmp	r3, #16
 800231e:	d108      	bne.n	8002332 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8002320:	68fb      	ldr	r3, [r7, #12]
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	687a      	ldr	r2, [r7, #4]
 8002326:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8002328:	68fb      	ldr	r3, [r7, #12]
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	68ba      	ldr	r2, [r7, #8]
 800232e:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8002330:	e007      	b.n	8002342 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8002332:	68fb      	ldr	r3, [r7, #12]
 8002334:	681b      	ldr	r3, [r3, #0]
 8002336:	68ba      	ldr	r2, [r7, #8]
 8002338:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 800233a:	68fb      	ldr	r3, [r7, #12]
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	687a      	ldr	r2, [r7, #4]
 8002340:	60da      	str	r2, [r3, #12]
}
 8002342:	46c0      	nop			; (mov r8, r8)
 8002344:	46bd      	mov	sp, r7
 8002346:	b004      	add	sp, #16
 8002348:	bd80      	pop	{r7, pc}
	...

0800234c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 800234c:	b580      	push	{r7, lr}
 800234e:	b082      	sub	sp, #8
 8002350:	af00      	add	r7, sp, #0
 8002352:	6078      	str	r0, [r7, #4]
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	4a08      	ldr	r2, [pc, #32]	; (800237c <DMA_CalcBaseAndBitshift+0x30>)
 800235a:	4694      	mov	ip, r2
 800235c:	4463      	add	r3, ip
 800235e:	2114      	movs	r1, #20
 8002360:	0018      	movs	r0, r3
 8002362:	f7fd fed1 	bl	8000108 <__udivsi3>
 8002366:	0003      	movs	r3, r0
 8002368:	009a      	lsls	r2, r3, #2
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	4a03      	ldr	r2, [pc, #12]	; (8002380 <DMA_CalcBaseAndBitshift+0x34>)
 8002372:	63da      	str	r2, [r3, #60]	; 0x3c
#endif
}
 8002374:	46c0      	nop			; (mov r8, r8)
 8002376:	46bd      	mov	sp, r7
 8002378:	b002      	add	sp, #8
 800237a:	bd80      	pop	{r7, pc}
 800237c:	bffdfff8 	.word	0xbffdfff8
 8002380:	40020000 	.word	0x40020000

08002384 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002384:	b580      	push	{r7, lr}
 8002386:	b086      	sub	sp, #24
 8002388:	af00      	add	r7, sp, #0
 800238a:	6078      	str	r0, [r7, #4]
 800238c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800238e:	2300      	movs	r3, #0
 8002390:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002392:	e14f      	b.n	8002634 <HAL_GPIO_Init+0x2b0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002394:	683b      	ldr	r3, [r7, #0]
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	2101      	movs	r1, #1
 800239a:	697a      	ldr	r2, [r7, #20]
 800239c:	4091      	lsls	r1, r2
 800239e:	000a      	movs	r2, r1
 80023a0:	4013      	ands	r3, r2
 80023a2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80023a4:	68fb      	ldr	r3, [r7, #12]
 80023a6:	2b00      	cmp	r3, #0
 80023a8:	d100      	bne.n	80023ac <HAL_GPIO_Init+0x28>
 80023aa:	e140      	b.n	800262e <HAL_GPIO_Init+0x2aa>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80023ac:	683b      	ldr	r3, [r7, #0]
 80023ae:	685b      	ldr	r3, [r3, #4]
 80023b0:	2203      	movs	r2, #3
 80023b2:	4013      	ands	r3, r2
 80023b4:	2b01      	cmp	r3, #1
 80023b6:	d005      	beq.n	80023c4 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80023b8:	683b      	ldr	r3, [r7, #0]
 80023ba:	685b      	ldr	r3, [r3, #4]
 80023bc:	2203      	movs	r2, #3
 80023be:	4013      	ands	r3, r2
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80023c0:	2b02      	cmp	r3, #2
 80023c2:	d130      	bne.n	8002426 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	689b      	ldr	r3, [r3, #8]
 80023c8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 80023ca:	697b      	ldr	r3, [r7, #20]
 80023cc:	005b      	lsls	r3, r3, #1
 80023ce:	2203      	movs	r2, #3
 80023d0:	409a      	lsls	r2, r3
 80023d2:	0013      	movs	r3, r2
 80023d4:	43da      	mvns	r2, r3
 80023d6:	693b      	ldr	r3, [r7, #16]
 80023d8:	4013      	ands	r3, r2
 80023da:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80023dc:	683b      	ldr	r3, [r7, #0]
 80023de:	68da      	ldr	r2, [r3, #12]
 80023e0:	697b      	ldr	r3, [r7, #20]
 80023e2:	005b      	lsls	r3, r3, #1
 80023e4:	409a      	lsls	r2, r3
 80023e6:	0013      	movs	r3, r2
 80023e8:	693a      	ldr	r2, [r7, #16]
 80023ea:	4313      	orrs	r3, r2
 80023ec:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	693a      	ldr	r2, [r7, #16]
 80023f2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	685b      	ldr	r3, [r3, #4]
 80023f8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80023fa:	2201      	movs	r2, #1
 80023fc:	697b      	ldr	r3, [r7, #20]
 80023fe:	409a      	lsls	r2, r3
 8002400:	0013      	movs	r3, r2
 8002402:	43da      	mvns	r2, r3
 8002404:	693b      	ldr	r3, [r7, #16]
 8002406:	4013      	ands	r3, r2
 8002408:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800240a:	683b      	ldr	r3, [r7, #0]
 800240c:	685b      	ldr	r3, [r3, #4]
 800240e:	091b      	lsrs	r3, r3, #4
 8002410:	2201      	movs	r2, #1
 8002412:	401a      	ands	r2, r3
 8002414:	697b      	ldr	r3, [r7, #20]
 8002416:	409a      	lsls	r2, r3
 8002418:	0013      	movs	r3, r2
 800241a:	693a      	ldr	r2, [r7, #16]
 800241c:	4313      	orrs	r3, r2
 800241e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	693a      	ldr	r2, [r7, #16]
 8002424:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002426:	683b      	ldr	r3, [r7, #0]
 8002428:	685b      	ldr	r3, [r3, #4]
 800242a:	2203      	movs	r2, #3
 800242c:	4013      	ands	r3, r2
 800242e:	2b03      	cmp	r3, #3
 8002430:	d017      	beq.n	8002462 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	68db      	ldr	r3, [r3, #12]
 8002436:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8002438:	697b      	ldr	r3, [r7, #20]
 800243a:	005b      	lsls	r3, r3, #1
 800243c:	2203      	movs	r2, #3
 800243e:	409a      	lsls	r2, r3
 8002440:	0013      	movs	r3, r2
 8002442:	43da      	mvns	r2, r3
 8002444:	693b      	ldr	r3, [r7, #16]
 8002446:	4013      	ands	r3, r2
 8002448:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 800244a:	683b      	ldr	r3, [r7, #0]
 800244c:	689a      	ldr	r2, [r3, #8]
 800244e:	697b      	ldr	r3, [r7, #20]
 8002450:	005b      	lsls	r3, r3, #1
 8002452:	409a      	lsls	r2, r3
 8002454:	0013      	movs	r3, r2
 8002456:	693a      	ldr	r2, [r7, #16]
 8002458:	4313      	orrs	r3, r2
 800245a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	693a      	ldr	r2, [r7, #16]
 8002460:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002462:	683b      	ldr	r3, [r7, #0]
 8002464:	685b      	ldr	r3, [r3, #4]
 8002466:	2203      	movs	r2, #3
 8002468:	4013      	ands	r3, r2
 800246a:	2b02      	cmp	r3, #2
 800246c:	d123      	bne.n	80024b6 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800246e:	697b      	ldr	r3, [r7, #20]
 8002470:	08da      	lsrs	r2, r3, #3
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	3208      	adds	r2, #8
 8002476:	0092      	lsls	r2, r2, #2
 8002478:	58d3      	ldr	r3, [r2, r3]
 800247a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800247c:	697b      	ldr	r3, [r7, #20]
 800247e:	2207      	movs	r2, #7
 8002480:	4013      	ands	r3, r2
 8002482:	009b      	lsls	r3, r3, #2
 8002484:	220f      	movs	r2, #15
 8002486:	409a      	lsls	r2, r3
 8002488:	0013      	movs	r3, r2
 800248a:	43da      	mvns	r2, r3
 800248c:	693b      	ldr	r3, [r7, #16]
 800248e:	4013      	ands	r3, r2
 8002490:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002492:	683b      	ldr	r3, [r7, #0]
 8002494:	691a      	ldr	r2, [r3, #16]
 8002496:	697b      	ldr	r3, [r7, #20]
 8002498:	2107      	movs	r1, #7
 800249a:	400b      	ands	r3, r1
 800249c:	009b      	lsls	r3, r3, #2
 800249e:	409a      	lsls	r2, r3
 80024a0:	0013      	movs	r3, r2
 80024a2:	693a      	ldr	r2, [r7, #16]
 80024a4:	4313      	orrs	r3, r2
 80024a6:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80024a8:	697b      	ldr	r3, [r7, #20]
 80024aa:	08da      	lsrs	r2, r3, #3
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	3208      	adds	r2, #8
 80024b0:	0092      	lsls	r2, r2, #2
 80024b2:	6939      	ldr	r1, [r7, #16]
 80024b4:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 80024bc:	697b      	ldr	r3, [r7, #20]
 80024be:	005b      	lsls	r3, r3, #1
 80024c0:	2203      	movs	r2, #3
 80024c2:	409a      	lsls	r2, r3
 80024c4:	0013      	movs	r3, r2
 80024c6:	43da      	mvns	r2, r3
 80024c8:	693b      	ldr	r3, [r7, #16]
 80024ca:	4013      	ands	r3, r2
 80024cc:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80024ce:	683b      	ldr	r3, [r7, #0]
 80024d0:	685b      	ldr	r3, [r3, #4]
 80024d2:	2203      	movs	r2, #3
 80024d4:	401a      	ands	r2, r3
 80024d6:	697b      	ldr	r3, [r7, #20]
 80024d8:	005b      	lsls	r3, r3, #1
 80024da:	409a      	lsls	r2, r3
 80024dc:	0013      	movs	r3, r2
 80024de:	693a      	ldr	r2, [r7, #16]
 80024e0:	4313      	orrs	r3, r2
 80024e2:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	693a      	ldr	r2, [r7, #16]
 80024e8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80024ea:	683b      	ldr	r3, [r7, #0]
 80024ec:	685a      	ldr	r2, [r3, #4]
 80024ee:	23c0      	movs	r3, #192	; 0xc0
 80024f0:	029b      	lsls	r3, r3, #10
 80024f2:	4013      	ands	r3, r2
 80024f4:	d100      	bne.n	80024f8 <HAL_GPIO_Init+0x174>
 80024f6:	e09a      	b.n	800262e <HAL_GPIO_Init+0x2aa>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80024f8:	4b54      	ldr	r3, [pc, #336]	; (800264c <HAL_GPIO_Init+0x2c8>)
 80024fa:	699a      	ldr	r2, [r3, #24]
 80024fc:	4b53      	ldr	r3, [pc, #332]	; (800264c <HAL_GPIO_Init+0x2c8>)
 80024fe:	2101      	movs	r1, #1
 8002500:	430a      	orrs	r2, r1
 8002502:	619a      	str	r2, [r3, #24]
 8002504:	4b51      	ldr	r3, [pc, #324]	; (800264c <HAL_GPIO_Init+0x2c8>)
 8002506:	699b      	ldr	r3, [r3, #24]
 8002508:	2201      	movs	r2, #1
 800250a:	4013      	ands	r3, r2
 800250c:	60bb      	str	r3, [r7, #8]
 800250e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8002510:	4a4f      	ldr	r2, [pc, #316]	; (8002650 <HAL_GPIO_Init+0x2cc>)
 8002512:	697b      	ldr	r3, [r7, #20]
 8002514:	089b      	lsrs	r3, r3, #2
 8002516:	3302      	adds	r3, #2
 8002518:	009b      	lsls	r3, r3, #2
 800251a:	589b      	ldr	r3, [r3, r2]
 800251c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800251e:	697b      	ldr	r3, [r7, #20]
 8002520:	2203      	movs	r2, #3
 8002522:	4013      	ands	r3, r2
 8002524:	009b      	lsls	r3, r3, #2
 8002526:	220f      	movs	r2, #15
 8002528:	409a      	lsls	r2, r3
 800252a:	0013      	movs	r3, r2
 800252c:	43da      	mvns	r2, r3
 800252e:	693b      	ldr	r3, [r7, #16]
 8002530:	4013      	ands	r3, r2
 8002532:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002534:	687a      	ldr	r2, [r7, #4]
 8002536:	2390      	movs	r3, #144	; 0x90
 8002538:	05db      	lsls	r3, r3, #23
 800253a:	429a      	cmp	r2, r3
 800253c:	d013      	beq.n	8002566 <HAL_GPIO_Init+0x1e2>
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	4a44      	ldr	r2, [pc, #272]	; (8002654 <HAL_GPIO_Init+0x2d0>)
 8002542:	4293      	cmp	r3, r2
 8002544:	d00d      	beq.n	8002562 <HAL_GPIO_Init+0x1de>
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	4a43      	ldr	r2, [pc, #268]	; (8002658 <HAL_GPIO_Init+0x2d4>)
 800254a:	4293      	cmp	r3, r2
 800254c:	d007      	beq.n	800255e <HAL_GPIO_Init+0x1da>
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	4a42      	ldr	r2, [pc, #264]	; (800265c <HAL_GPIO_Init+0x2d8>)
 8002552:	4293      	cmp	r3, r2
 8002554:	d101      	bne.n	800255a <HAL_GPIO_Init+0x1d6>
 8002556:	2303      	movs	r3, #3
 8002558:	e006      	b.n	8002568 <HAL_GPIO_Init+0x1e4>
 800255a:	2305      	movs	r3, #5
 800255c:	e004      	b.n	8002568 <HAL_GPIO_Init+0x1e4>
 800255e:	2302      	movs	r3, #2
 8002560:	e002      	b.n	8002568 <HAL_GPIO_Init+0x1e4>
 8002562:	2301      	movs	r3, #1
 8002564:	e000      	b.n	8002568 <HAL_GPIO_Init+0x1e4>
 8002566:	2300      	movs	r3, #0
 8002568:	697a      	ldr	r2, [r7, #20]
 800256a:	2103      	movs	r1, #3
 800256c:	400a      	ands	r2, r1
 800256e:	0092      	lsls	r2, r2, #2
 8002570:	4093      	lsls	r3, r2
 8002572:	693a      	ldr	r2, [r7, #16]
 8002574:	4313      	orrs	r3, r2
 8002576:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002578:	4935      	ldr	r1, [pc, #212]	; (8002650 <HAL_GPIO_Init+0x2cc>)
 800257a:	697b      	ldr	r3, [r7, #20]
 800257c:	089b      	lsrs	r3, r3, #2
 800257e:	3302      	adds	r3, #2
 8002580:	009b      	lsls	r3, r3, #2
 8002582:	693a      	ldr	r2, [r7, #16]
 8002584:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002586:	4b36      	ldr	r3, [pc, #216]	; (8002660 <HAL_GPIO_Init+0x2dc>)
 8002588:	689b      	ldr	r3, [r3, #8]
 800258a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800258c:	68fb      	ldr	r3, [r7, #12]
 800258e:	43da      	mvns	r2, r3
 8002590:	693b      	ldr	r3, [r7, #16]
 8002592:	4013      	ands	r3, r2
 8002594:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002596:	683b      	ldr	r3, [r7, #0]
 8002598:	685a      	ldr	r2, [r3, #4]
 800259a:	2380      	movs	r3, #128	; 0x80
 800259c:	035b      	lsls	r3, r3, #13
 800259e:	4013      	ands	r3, r2
 80025a0:	d003      	beq.n	80025aa <HAL_GPIO_Init+0x226>
        {
          temp |= iocurrent;
 80025a2:	693a      	ldr	r2, [r7, #16]
 80025a4:	68fb      	ldr	r3, [r7, #12]
 80025a6:	4313      	orrs	r3, r2
 80025a8:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 80025aa:	4b2d      	ldr	r3, [pc, #180]	; (8002660 <HAL_GPIO_Init+0x2dc>)
 80025ac:	693a      	ldr	r2, [r7, #16]
 80025ae:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 80025b0:	4b2b      	ldr	r3, [pc, #172]	; (8002660 <HAL_GPIO_Init+0x2dc>)
 80025b2:	68db      	ldr	r3, [r3, #12]
 80025b4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80025b6:	68fb      	ldr	r3, [r7, #12]
 80025b8:	43da      	mvns	r2, r3
 80025ba:	693b      	ldr	r3, [r7, #16]
 80025bc:	4013      	ands	r3, r2
 80025be:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80025c0:	683b      	ldr	r3, [r7, #0]
 80025c2:	685a      	ldr	r2, [r3, #4]
 80025c4:	2380      	movs	r3, #128	; 0x80
 80025c6:	039b      	lsls	r3, r3, #14
 80025c8:	4013      	ands	r3, r2
 80025ca:	d003      	beq.n	80025d4 <HAL_GPIO_Init+0x250>
        {
          temp |= iocurrent;
 80025cc:	693a      	ldr	r2, [r7, #16]
 80025ce:	68fb      	ldr	r3, [r7, #12]
 80025d0:	4313      	orrs	r3, r2
 80025d2:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 80025d4:	4b22      	ldr	r3, [pc, #136]	; (8002660 <HAL_GPIO_Init+0x2dc>)
 80025d6:	693a      	ldr	r2, [r7, #16]
 80025d8:	60da      	str	r2, [r3, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR;
 80025da:	4b21      	ldr	r3, [pc, #132]	; (8002660 <HAL_GPIO_Init+0x2dc>)
 80025dc:	685b      	ldr	r3, [r3, #4]
 80025de:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80025e0:	68fb      	ldr	r3, [r7, #12]
 80025e2:	43da      	mvns	r2, r3
 80025e4:	693b      	ldr	r3, [r7, #16]
 80025e6:	4013      	ands	r3, r2
 80025e8:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80025ea:	683b      	ldr	r3, [r7, #0]
 80025ec:	685a      	ldr	r2, [r3, #4]
 80025ee:	2380      	movs	r3, #128	; 0x80
 80025f0:	029b      	lsls	r3, r3, #10
 80025f2:	4013      	ands	r3, r2
 80025f4:	d003      	beq.n	80025fe <HAL_GPIO_Init+0x27a>
        {
          temp |= iocurrent;
 80025f6:	693a      	ldr	r2, [r7, #16]
 80025f8:	68fb      	ldr	r3, [r7, #12]
 80025fa:	4313      	orrs	r3, r2
 80025fc:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80025fe:	4b18      	ldr	r3, [pc, #96]	; (8002660 <HAL_GPIO_Init+0x2dc>)
 8002600:	693a      	ldr	r2, [r7, #16]
 8002602:	605a      	str	r2, [r3, #4]

        temp = EXTI->IMR;
 8002604:	4b16      	ldr	r3, [pc, #88]	; (8002660 <HAL_GPIO_Init+0x2dc>)
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800260a:	68fb      	ldr	r3, [r7, #12]
 800260c:	43da      	mvns	r2, r3
 800260e:	693b      	ldr	r3, [r7, #16]
 8002610:	4013      	ands	r3, r2
 8002612:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002614:	683b      	ldr	r3, [r7, #0]
 8002616:	685a      	ldr	r2, [r3, #4]
 8002618:	2380      	movs	r3, #128	; 0x80
 800261a:	025b      	lsls	r3, r3, #9
 800261c:	4013      	ands	r3, r2
 800261e:	d003      	beq.n	8002628 <HAL_GPIO_Init+0x2a4>
        {
          temp |= iocurrent;
 8002620:	693a      	ldr	r2, [r7, #16]
 8002622:	68fb      	ldr	r3, [r7, #12]
 8002624:	4313      	orrs	r3, r2
 8002626:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8002628:	4b0d      	ldr	r3, [pc, #52]	; (8002660 <HAL_GPIO_Init+0x2dc>)
 800262a:	693a      	ldr	r2, [r7, #16]
 800262c:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 800262e:	697b      	ldr	r3, [r7, #20]
 8002630:	3301      	adds	r3, #1
 8002632:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002634:	683b      	ldr	r3, [r7, #0]
 8002636:	681a      	ldr	r2, [r3, #0]
 8002638:	697b      	ldr	r3, [r7, #20]
 800263a:	40da      	lsrs	r2, r3
 800263c:	1e13      	subs	r3, r2, #0
 800263e:	d000      	beq.n	8002642 <HAL_GPIO_Init+0x2be>
 8002640:	e6a8      	b.n	8002394 <HAL_GPIO_Init+0x10>
  } 
}
 8002642:	46c0      	nop			; (mov r8, r8)
 8002644:	46c0      	nop			; (mov r8, r8)
 8002646:	46bd      	mov	sp, r7
 8002648:	b006      	add	sp, #24
 800264a:	bd80      	pop	{r7, pc}
 800264c:	40021000 	.word	0x40021000
 8002650:	40010000 	.word	0x40010000
 8002654:	48000400 	.word	0x48000400
 8002658:	48000800 	.word	0x48000800
 800265c:	48000c00 	.word	0x48000c00
 8002660:	40010400 	.word	0x40010400

08002664 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002664:	b580      	push	{r7, lr}
 8002666:	b082      	sub	sp, #8
 8002668:	af00      	add	r7, sp, #0
 800266a:	6078      	str	r0, [r7, #4]
 800266c:	0008      	movs	r0, r1
 800266e:	0011      	movs	r1, r2
 8002670:	1cbb      	adds	r3, r7, #2
 8002672:	1c02      	adds	r2, r0, #0
 8002674:	801a      	strh	r2, [r3, #0]
 8002676:	1c7b      	adds	r3, r7, #1
 8002678:	1c0a      	adds	r2, r1, #0
 800267a:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800267c:	1c7b      	adds	r3, r7, #1
 800267e:	781b      	ldrb	r3, [r3, #0]
 8002680:	2b00      	cmp	r3, #0
 8002682:	d004      	beq.n	800268e <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002684:	1cbb      	adds	r3, r7, #2
 8002686:	881a      	ldrh	r2, [r3, #0]
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800268c:	e003      	b.n	8002696 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800268e:	1cbb      	adds	r3, r7, #2
 8002690:	881a      	ldrh	r2, [r3, #0]
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	629a      	str	r2, [r3, #40]	; 0x28
}
 8002696:	46c0      	nop			; (mov r8, r8)
 8002698:	46bd      	mov	sp, r7
 800269a:	b002      	add	sp, #8
 800269c:	bd80      	pop	{r7, pc}
	...

080026a0 <HAL_IWDG_Init>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Init(IWDG_HandleTypeDef *hiwdg)
{
 80026a0:	b580      	push	{r7, lr}
 80026a2:	b084      	sub	sp, #16
 80026a4:	af00      	add	r7, sp, #0
 80026a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check the IWDG handle allocation */
  if (hiwdg == NULL)
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	2b00      	cmp	r3, #0
 80026ac:	d101      	bne.n	80026b2 <HAL_IWDG_Init+0x12>
  {
    return HAL_ERROR;
 80026ae:	2301      	movs	r3, #1
 80026b0:	e03d      	b.n	800272e <HAL_IWDG_Init+0x8e>
  assert_param(IS_IWDG_PRESCALER(hiwdg->Init.Prescaler));
  assert_param(IS_IWDG_RELOAD(hiwdg->Init.Reload));
  assert_param(IS_IWDG_WINDOW(hiwdg->Init.Window));

  /* Enable IWDG. LSI is turned on automatically */
  __HAL_IWDG_START(hiwdg);
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	4a20      	ldr	r2, [pc, #128]	; (8002738 <HAL_IWDG_Init+0x98>)
 80026b8:	601a      	str	r2, [r3, #0]

  /* Enable write access to IWDG_PR, IWDG_RLR and IWDG_WINR registers by writing
  0x5555 in KR */
  IWDG_ENABLE_WRITE_ACCESS(hiwdg);
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	4a1f      	ldr	r2, [pc, #124]	; (800273c <HAL_IWDG_Init+0x9c>)
 80026c0:	601a      	str	r2, [r3, #0]

  /* Write to IWDG registers the Prescaler & Reload values to work with */
  hiwdg->Instance->PR = hiwdg->Init.Prescaler;
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	681b      	ldr	r3, [r3, #0]
 80026c6:	687a      	ldr	r2, [r7, #4]
 80026c8:	6852      	ldr	r2, [r2, #4]
 80026ca:	605a      	str	r2, [r3, #4]
  hiwdg->Instance->RLR = hiwdg->Init.Reload;
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	687a      	ldr	r2, [r7, #4]
 80026d2:	6892      	ldr	r2, [r2, #8]
 80026d4:	609a      	str	r2, [r3, #8]

  /* Check pending flag, if previous update not done, return timeout */
  tickstart = HAL_GetTick();
 80026d6:	f7ff fb57 	bl	8001d88 <HAL_GetTick>
 80026da:	0003      	movs	r3, r0
 80026dc:	60fb      	str	r3, [r7, #12]

  /* Wait for register to be updated */
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 80026de:	e00e      	b.n	80026fe <HAL_IWDG_Init+0x5e>
  {
    if ((HAL_GetTick() - tickstart) > HAL_IWDG_DEFAULT_TIMEOUT)
 80026e0:	f7ff fb52 	bl	8001d88 <HAL_GetTick>
 80026e4:	0002      	movs	r2, r0
 80026e6:	68fb      	ldr	r3, [r7, #12]
 80026e8:	1ad3      	subs	r3, r2, r3
 80026ea:	2b27      	cmp	r3, #39	; 0x27
 80026ec:	d907      	bls.n	80026fe <HAL_IWDG_Init+0x5e>
    {
      if ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	68db      	ldr	r3, [r3, #12]
 80026f4:	2207      	movs	r2, #7
 80026f6:	4013      	ands	r3, r2
 80026f8:	d001      	beq.n	80026fe <HAL_IWDG_Init+0x5e>
      {
        return HAL_TIMEOUT;
 80026fa:	2303      	movs	r3, #3
 80026fc:	e017      	b.n	800272e <HAL_IWDG_Init+0x8e>
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	68db      	ldr	r3, [r3, #12]
 8002704:	2207      	movs	r2, #7
 8002706:	4013      	ands	r3, r2
 8002708:	d1ea      	bne.n	80026e0 <HAL_IWDG_Init+0x40>
    }
  }

  /* If window parameter is different than current value, modify window
  register */
  if (hiwdg->Instance->WINR != hiwdg->Init.Window)
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	691a      	ldr	r2, [r3, #16]
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	68db      	ldr	r3, [r3, #12]
 8002714:	429a      	cmp	r2, r3
 8002716:	d005      	beq.n	8002724 <HAL_IWDG_Init+0x84>
  {
    /* Write to IWDG WINR the IWDG_Window value to compare with. In any case,
    even if window feature is disabled, Watchdog will be reloaded by writing
    windows register */
    hiwdg->Instance->WINR = hiwdg->Init.Window;
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	687a      	ldr	r2, [r7, #4]
 800271e:	68d2      	ldr	r2, [r2, #12]
 8002720:	611a      	str	r2, [r3, #16]
 8002722:	e003      	b.n	800272c <HAL_IWDG_Init+0x8c>
  }
  else
  {
    /* Reload IWDG counter with value defined in the reload register */
    __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	4a05      	ldr	r2, [pc, #20]	; (8002740 <HAL_IWDG_Init+0xa0>)
 800272a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800272c:	2300      	movs	r3, #0
}
 800272e:	0018      	movs	r0, r3
 8002730:	46bd      	mov	sp, r7
 8002732:	b004      	add	sp, #16
 8002734:	bd80      	pop	{r7, pc}
 8002736:	46c0      	nop			; (mov r8, r8)
 8002738:	0000cccc 	.word	0x0000cccc
 800273c:	00005555 	.word	0x00005555
 8002740:	0000aaaa 	.word	0x0000aaaa

08002744 <HAL_IWDG_Refresh>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Refresh(IWDG_HandleTypeDef *hiwdg)
{
 8002744:	b580      	push	{r7, lr}
 8002746:	b082      	sub	sp, #8
 8002748:	af00      	add	r7, sp, #0
 800274a:	6078      	str	r0, [r7, #4]
  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	4a03      	ldr	r2, [pc, #12]	; (8002760 <HAL_IWDG_Refresh+0x1c>)
 8002752:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8002754:	2300      	movs	r3, #0
}
 8002756:	0018      	movs	r0, r3
 8002758:	46bd      	mov	sp, r7
 800275a:	b002      	add	sp, #8
 800275c:	bd80      	pop	{r7, pc}
 800275e:	46c0      	nop			; (mov r8, r8)
 8002760:	0000aaaa 	.word	0x0000aaaa

08002764 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002764:	b580      	push	{r7, lr}
 8002766:	b088      	sub	sp, #32
 8002768:	af00      	add	r7, sp, #0
 800276a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	2b00      	cmp	r3, #0
 8002770:	d101      	bne.n	8002776 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002772:	2301      	movs	r3, #1
 8002774:	e301      	b.n	8002d7a <HAL_RCC_OscConfig+0x616>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	2201      	movs	r2, #1
 800277c:	4013      	ands	r3, r2
 800277e:	d100      	bne.n	8002782 <HAL_RCC_OscConfig+0x1e>
 8002780:	e08d      	b.n	800289e <HAL_RCC_OscConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8002782:	4bc3      	ldr	r3, [pc, #780]	; (8002a90 <HAL_RCC_OscConfig+0x32c>)
 8002784:	685b      	ldr	r3, [r3, #4]
 8002786:	220c      	movs	r2, #12
 8002788:	4013      	ands	r3, r2
 800278a:	2b04      	cmp	r3, #4
 800278c:	d00e      	beq.n	80027ac <HAL_RCC_OscConfig+0x48>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800278e:	4bc0      	ldr	r3, [pc, #768]	; (8002a90 <HAL_RCC_OscConfig+0x32c>)
 8002790:	685b      	ldr	r3, [r3, #4]
 8002792:	220c      	movs	r2, #12
 8002794:	4013      	ands	r3, r2
 8002796:	2b08      	cmp	r3, #8
 8002798:	d116      	bne.n	80027c8 <HAL_RCC_OscConfig+0x64>
 800279a:	4bbd      	ldr	r3, [pc, #756]	; (8002a90 <HAL_RCC_OscConfig+0x32c>)
 800279c:	685a      	ldr	r2, [r3, #4]
 800279e:	2380      	movs	r3, #128	; 0x80
 80027a0:	025b      	lsls	r3, r3, #9
 80027a2:	401a      	ands	r2, r3
 80027a4:	2380      	movs	r3, #128	; 0x80
 80027a6:	025b      	lsls	r3, r3, #9
 80027a8:	429a      	cmp	r2, r3
 80027aa:	d10d      	bne.n	80027c8 <HAL_RCC_OscConfig+0x64>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80027ac:	4bb8      	ldr	r3, [pc, #736]	; (8002a90 <HAL_RCC_OscConfig+0x32c>)
 80027ae:	681a      	ldr	r2, [r3, #0]
 80027b0:	2380      	movs	r3, #128	; 0x80
 80027b2:	029b      	lsls	r3, r3, #10
 80027b4:	4013      	ands	r3, r2
 80027b6:	d100      	bne.n	80027ba <HAL_RCC_OscConfig+0x56>
 80027b8:	e070      	b.n	800289c <HAL_RCC_OscConfig+0x138>
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	685b      	ldr	r3, [r3, #4]
 80027be:	2b00      	cmp	r3, #0
 80027c0:	d000      	beq.n	80027c4 <HAL_RCC_OscConfig+0x60>
 80027c2:	e06b      	b.n	800289c <HAL_RCC_OscConfig+0x138>
      {
        return HAL_ERROR;
 80027c4:	2301      	movs	r3, #1
 80027c6:	e2d8      	b.n	8002d7a <HAL_RCC_OscConfig+0x616>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	685b      	ldr	r3, [r3, #4]
 80027cc:	2b01      	cmp	r3, #1
 80027ce:	d107      	bne.n	80027e0 <HAL_RCC_OscConfig+0x7c>
 80027d0:	4baf      	ldr	r3, [pc, #700]	; (8002a90 <HAL_RCC_OscConfig+0x32c>)
 80027d2:	681a      	ldr	r2, [r3, #0]
 80027d4:	4bae      	ldr	r3, [pc, #696]	; (8002a90 <HAL_RCC_OscConfig+0x32c>)
 80027d6:	2180      	movs	r1, #128	; 0x80
 80027d8:	0249      	lsls	r1, r1, #9
 80027da:	430a      	orrs	r2, r1
 80027dc:	601a      	str	r2, [r3, #0]
 80027de:	e02f      	b.n	8002840 <HAL_RCC_OscConfig+0xdc>
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	685b      	ldr	r3, [r3, #4]
 80027e4:	2b00      	cmp	r3, #0
 80027e6:	d10c      	bne.n	8002802 <HAL_RCC_OscConfig+0x9e>
 80027e8:	4ba9      	ldr	r3, [pc, #676]	; (8002a90 <HAL_RCC_OscConfig+0x32c>)
 80027ea:	681a      	ldr	r2, [r3, #0]
 80027ec:	4ba8      	ldr	r3, [pc, #672]	; (8002a90 <HAL_RCC_OscConfig+0x32c>)
 80027ee:	49a9      	ldr	r1, [pc, #676]	; (8002a94 <HAL_RCC_OscConfig+0x330>)
 80027f0:	400a      	ands	r2, r1
 80027f2:	601a      	str	r2, [r3, #0]
 80027f4:	4ba6      	ldr	r3, [pc, #664]	; (8002a90 <HAL_RCC_OscConfig+0x32c>)
 80027f6:	681a      	ldr	r2, [r3, #0]
 80027f8:	4ba5      	ldr	r3, [pc, #660]	; (8002a90 <HAL_RCC_OscConfig+0x32c>)
 80027fa:	49a7      	ldr	r1, [pc, #668]	; (8002a98 <HAL_RCC_OscConfig+0x334>)
 80027fc:	400a      	ands	r2, r1
 80027fe:	601a      	str	r2, [r3, #0]
 8002800:	e01e      	b.n	8002840 <HAL_RCC_OscConfig+0xdc>
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	685b      	ldr	r3, [r3, #4]
 8002806:	2b05      	cmp	r3, #5
 8002808:	d10e      	bne.n	8002828 <HAL_RCC_OscConfig+0xc4>
 800280a:	4ba1      	ldr	r3, [pc, #644]	; (8002a90 <HAL_RCC_OscConfig+0x32c>)
 800280c:	681a      	ldr	r2, [r3, #0]
 800280e:	4ba0      	ldr	r3, [pc, #640]	; (8002a90 <HAL_RCC_OscConfig+0x32c>)
 8002810:	2180      	movs	r1, #128	; 0x80
 8002812:	02c9      	lsls	r1, r1, #11
 8002814:	430a      	orrs	r2, r1
 8002816:	601a      	str	r2, [r3, #0]
 8002818:	4b9d      	ldr	r3, [pc, #628]	; (8002a90 <HAL_RCC_OscConfig+0x32c>)
 800281a:	681a      	ldr	r2, [r3, #0]
 800281c:	4b9c      	ldr	r3, [pc, #624]	; (8002a90 <HAL_RCC_OscConfig+0x32c>)
 800281e:	2180      	movs	r1, #128	; 0x80
 8002820:	0249      	lsls	r1, r1, #9
 8002822:	430a      	orrs	r2, r1
 8002824:	601a      	str	r2, [r3, #0]
 8002826:	e00b      	b.n	8002840 <HAL_RCC_OscConfig+0xdc>
 8002828:	4b99      	ldr	r3, [pc, #612]	; (8002a90 <HAL_RCC_OscConfig+0x32c>)
 800282a:	681a      	ldr	r2, [r3, #0]
 800282c:	4b98      	ldr	r3, [pc, #608]	; (8002a90 <HAL_RCC_OscConfig+0x32c>)
 800282e:	4999      	ldr	r1, [pc, #612]	; (8002a94 <HAL_RCC_OscConfig+0x330>)
 8002830:	400a      	ands	r2, r1
 8002832:	601a      	str	r2, [r3, #0]
 8002834:	4b96      	ldr	r3, [pc, #600]	; (8002a90 <HAL_RCC_OscConfig+0x32c>)
 8002836:	681a      	ldr	r2, [r3, #0]
 8002838:	4b95      	ldr	r3, [pc, #596]	; (8002a90 <HAL_RCC_OscConfig+0x32c>)
 800283a:	4997      	ldr	r1, [pc, #604]	; (8002a98 <HAL_RCC_OscConfig+0x334>)
 800283c:	400a      	ands	r2, r1
 800283e:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	685b      	ldr	r3, [r3, #4]
 8002844:	2b00      	cmp	r3, #0
 8002846:	d014      	beq.n	8002872 <HAL_RCC_OscConfig+0x10e>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002848:	f7ff fa9e 	bl	8001d88 <HAL_GetTick>
 800284c:	0003      	movs	r3, r0
 800284e:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002850:	e008      	b.n	8002864 <HAL_RCC_OscConfig+0x100>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002852:	f7ff fa99 	bl	8001d88 <HAL_GetTick>
 8002856:	0002      	movs	r2, r0
 8002858:	69bb      	ldr	r3, [r7, #24]
 800285a:	1ad3      	subs	r3, r2, r3
 800285c:	2b64      	cmp	r3, #100	; 0x64
 800285e:	d901      	bls.n	8002864 <HAL_RCC_OscConfig+0x100>
          {
            return HAL_TIMEOUT;
 8002860:	2303      	movs	r3, #3
 8002862:	e28a      	b.n	8002d7a <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002864:	4b8a      	ldr	r3, [pc, #552]	; (8002a90 <HAL_RCC_OscConfig+0x32c>)
 8002866:	681a      	ldr	r2, [r3, #0]
 8002868:	2380      	movs	r3, #128	; 0x80
 800286a:	029b      	lsls	r3, r3, #10
 800286c:	4013      	ands	r3, r2
 800286e:	d0f0      	beq.n	8002852 <HAL_RCC_OscConfig+0xee>
 8002870:	e015      	b.n	800289e <HAL_RCC_OscConfig+0x13a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002872:	f7ff fa89 	bl	8001d88 <HAL_GetTick>
 8002876:	0003      	movs	r3, r0
 8002878:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800287a:	e008      	b.n	800288e <HAL_RCC_OscConfig+0x12a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800287c:	f7ff fa84 	bl	8001d88 <HAL_GetTick>
 8002880:	0002      	movs	r2, r0
 8002882:	69bb      	ldr	r3, [r7, #24]
 8002884:	1ad3      	subs	r3, r2, r3
 8002886:	2b64      	cmp	r3, #100	; 0x64
 8002888:	d901      	bls.n	800288e <HAL_RCC_OscConfig+0x12a>
          {
            return HAL_TIMEOUT;
 800288a:	2303      	movs	r3, #3
 800288c:	e275      	b.n	8002d7a <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800288e:	4b80      	ldr	r3, [pc, #512]	; (8002a90 <HAL_RCC_OscConfig+0x32c>)
 8002890:	681a      	ldr	r2, [r3, #0]
 8002892:	2380      	movs	r3, #128	; 0x80
 8002894:	029b      	lsls	r3, r3, #10
 8002896:	4013      	ands	r3, r2
 8002898:	d1f0      	bne.n	800287c <HAL_RCC_OscConfig+0x118>
 800289a:	e000      	b.n	800289e <HAL_RCC_OscConfig+0x13a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800289c:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	2202      	movs	r2, #2
 80028a4:	4013      	ands	r3, r2
 80028a6:	d100      	bne.n	80028aa <HAL_RCC_OscConfig+0x146>
 80028a8:	e069      	b.n	800297e <HAL_RCC_OscConfig+0x21a>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 80028aa:	4b79      	ldr	r3, [pc, #484]	; (8002a90 <HAL_RCC_OscConfig+0x32c>)
 80028ac:	685b      	ldr	r3, [r3, #4]
 80028ae:	220c      	movs	r2, #12
 80028b0:	4013      	ands	r3, r2
 80028b2:	d00b      	beq.n	80028cc <HAL_RCC_OscConfig+0x168>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 80028b4:	4b76      	ldr	r3, [pc, #472]	; (8002a90 <HAL_RCC_OscConfig+0x32c>)
 80028b6:	685b      	ldr	r3, [r3, #4]
 80028b8:	220c      	movs	r2, #12
 80028ba:	4013      	ands	r3, r2
 80028bc:	2b08      	cmp	r3, #8
 80028be:	d11c      	bne.n	80028fa <HAL_RCC_OscConfig+0x196>
 80028c0:	4b73      	ldr	r3, [pc, #460]	; (8002a90 <HAL_RCC_OscConfig+0x32c>)
 80028c2:	685a      	ldr	r2, [r3, #4]
 80028c4:	2380      	movs	r3, #128	; 0x80
 80028c6:	025b      	lsls	r3, r3, #9
 80028c8:	4013      	ands	r3, r2
 80028ca:	d116      	bne.n	80028fa <HAL_RCC_OscConfig+0x196>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80028cc:	4b70      	ldr	r3, [pc, #448]	; (8002a90 <HAL_RCC_OscConfig+0x32c>)
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	2202      	movs	r2, #2
 80028d2:	4013      	ands	r3, r2
 80028d4:	d005      	beq.n	80028e2 <HAL_RCC_OscConfig+0x17e>
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	68db      	ldr	r3, [r3, #12]
 80028da:	2b01      	cmp	r3, #1
 80028dc:	d001      	beq.n	80028e2 <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 80028de:	2301      	movs	r3, #1
 80028e0:	e24b      	b.n	8002d7a <HAL_RCC_OscConfig+0x616>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80028e2:	4b6b      	ldr	r3, [pc, #428]	; (8002a90 <HAL_RCC_OscConfig+0x32c>)
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	22f8      	movs	r2, #248	; 0xf8
 80028e8:	4393      	bics	r3, r2
 80028ea:	0019      	movs	r1, r3
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	691b      	ldr	r3, [r3, #16]
 80028f0:	00da      	lsls	r2, r3, #3
 80028f2:	4b67      	ldr	r3, [pc, #412]	; (8002a90 <HAL_RCC_OscConfig+0x32c>)
 80028f4:	430a      	orrs	r2, r1
 80028f6:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80028f8:	e041      	b.n	800297e <HAL_RCC_OscConfig+0x21a>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	68db      	ldr	r3, [r3, #12]
 80028fe:	2b00      	cmp	r3, #0
 8002900:	d024      	beq.n	800294c <HAL_RCC_OscConfig+0x1e8>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002902:	4b63      	ldr	r3, [pc, #396]	; (8002a90 <HAL_RCC_OscConfig+0x32c>)
 8002904:	681a      	ldr	r2, [r3, #0]
 8002906:	4b62      	ldr	r3, [pc, #392]	; (8002a90 <HAL_RCC_OscConfig+0x32c>)
 8002908:	2101      	movs	r1, #1
 800290a:	430a      	orrs	r2, r1
 800290c:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800290e:	f7ff fa3b 	bl	8001d88 <HAL_GetTick>
 8002912:	0003      	movs	r3, r0
 8002914:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002916:	e008      	b.n	800292a <HAL_RCC_OscConfig+0x1c6>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002918:	f7ff fa36 	bl	8001d88 <HAL_GetTick>
 800291c:	0002      	movs	r2, r0
 800291e:	69bb      	ldr	r3, [r7, #24]
 8002920:	1ad3      	subs	r3, r2, r3
 8002922:	2b02      	cmp	r3, #2
 8002924:	d901      	bls.n	800292a <HAL_RCC_OscConfig+0x1c6>
          {
            return HAL_TIMEOUT;
 8002926:	2303      	movs	r3, #3
 8002928:	e227      	b.n	8002d7a <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800292a:	4b59      	ldr	r3, [pc, #356]	; (8002a90 <HAL_RCC_OscConfig+0x32c>)
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	2202      	movs	r2, #2
 8002930:	4013      	ands	r3, r2
 8002932:	d0f1      	beq.n	8002918 <HAL_RCC_OscConfig+0x1b4>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002934:	4b56      	ldr	r3, [pc, #344]	; (8002a90 <HAL_RCC_OscConfig+0x32c>)
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	22f8      	movs	r2, #248	; 0xf8
 800293a:	4393      	bics	r3, r2
 800293c:	0019      	movs	r1, r3
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	691b      	ldr	r3, [r3, #16]
 8002942:	00da      	lsls	r2, r3, #3
 8002944:	4b52      	ldr	r3, [pc, #328]	; (8002a90 <HAL_RCC_OscConfig+0x32c>)
 8002946:	430a      	orrs	r2, r1
 8002948:	601a      	str	r2, [r3, #0]
 800294a:	e018      	b.n	800297e <HAL_RCC_OscConfig+0x21a>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800294c:	4b50      	ldr	r3, [pc, #320]	; (8002a90 <HAL_RCC_OscConfig+0x32c>)
 800294e:	681a      	ldr	r2, [r3, #0]
 8002950:	4b4f      	ldr	r3, [pc, #316]	; (8002a90 <HAL_RCC_OscConfig+0x32c>)
 8002952:	2101      	movs	r1, #1
 8002954:	438a      	bics	r2, r1
 8002956:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002958:	f7ff fa16 	bl	8001d88 <HAL_GetTick>
 800295c:	0003      	movs	r3, r0
 800295e:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002960:	e008      	b.n	8002974 <HAL_RCC_OscConfig+0x210>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002962:	f7ff fa11 	bl	8001d88 <HAL_GetTick>
 8002966:	0002      	movs	r2, r0
 8002968:	69bb      	ldr	r3, [r7, #24]
 800296a:	1ad3      	subs	r3, r2, r3
 800296c:	2b02      	cmp	r3, #2
 800296e:	d901      	bls.n	8002974 <HAL_RCC_OscConfig+0x210>
          {
            return HAL_TIMEOUT;
 8002970:	2303      	movs	r3, #3
 8002972:	e202      	b.n	8002d7a <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002974:	4b46      	ldr	r3, [pc, #280]	; (8002a90 <HAL_RCC_OscConfig+0x32c>)
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	2202      	movs	r2, #2
 800297a:	4013      	ands	r3, r2
 800297c:	d1f1      	bne.n	8002962 <HAL_RCC_OscConfig+0x1fe>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	2208      	movs	r2, #8
 8002984:	4013      	ands	r3, r2
 8002986:	d036      	beq.n	80029f6 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	69db      	ldr	r3, [r3, #28]
 800298c:	2b00      	cmp	r3, #0
 800298e:	d019      	beq.n	80029c4 <HAL_RCC_OscConfig+0x260>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002990:	4b3f      	ldr	r3, [pc, #252]	; (8002a90 <HAL_RCC_OscConfig+0x32c>)
 8002992:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002994:	4b3e      	ldr	r3, [pc, #248]	; (8002a90 <HAL_RCC_OscConfig+0x32c>)
 8002996:	2101      	movs	r1, #1
 8002998:	430a      	orrs	r2, r1
 800299a:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800299c:	f7ff f9f4 	bl	8001d88 <HAL_GetTick>
 80029a0:	0003      	movs	r3, r0
 80029a2:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80029a4:	e008      	b.n	80029b8 <HAL_RCC_OscConfig+0x254>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80029a6:	f7ff f9ef 	bl	8001d88 <HAL_GetTick>
 80029aa:	0002      	movs	r2, r0
 80029ac:	69bb      	ldr	r3, [r7, #24]
 80029ae:	1ad3      	subs	r3, r2, r3
 80029b0:	2b02      	cmp	r3, #2
 80029b2:	d901      	bls.n	80029b8 <HAL_RCC_OscConfig+0x254>
        {
          return HAL_TIMEOUT;
 80029b4:	2303      	movs	r3, #3
 80029b6:	e1e0      	b.n	8002d7a <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80029b8:	4b35      	ldr	r3, [pc, #212]	; (8002a90 <HAL_RCC_OscConfig+0x32c>)
 80029ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029bc:	2202      	movs	r2, #2
 80029be:	4013      	ands	r3, r2
 80029c0:	d0f1      	beq.n	80029a6 <HAL_RCC_OscConfig+0x242>
 80029c2:	e018      	b.n	80029f6 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80029c4:	4b32      	ldr	r3, [pc, #200]	; (8002a90 <HAL_RCC_OscConfig+0x32c>)
 80029c6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80029c8:	4b31      	ldr	r3, [pc, #196]	; (8002a90 <HAL_RCC_OscConfig+0x32c>)
 80029ca:	2101      	movs	r1, #1
 80029cc:	438a      	bics	r2, r1
 80029ce:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80029d0:	f7ff f9da 	bl	8001d88 <HAL_GetTick>
 80029d4:	0003      	movs	r3, r0
 80029d6:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80029d8:	e008      	b.n	80029ec <HAL_RCC_OscConfig+0x288>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80029da:	f7ff f9d5 	bl	8001d88 <HAL_GetTick>
 80029de:	0002      	movs	r2, r0
 80029e0:	69bb      	ldr	r3, [r7, #24]
 80029e2:	1ad3      	subs	r3, r2, r3
 80029e4:	2b02      	cmp	r3, #2
 80029e6:	d901      	bls.n	80029ec <HAL_RCC_OscConfig+0x288>
        {
          return HAL_TIMEOUT;
 80029e8:	2303      	movs	r3, #3
 80029ea:	e1c6      	b.n	8002d7a <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80029ec:	4b28      	ldr	r3, [pc, #160]	; (8002a90 <HAL_RCC_OscConfig+0x32c>)
 80029ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029f0:	2202      	movs	r2, #2
 80029f2:	4013      	ands	r3, r2
 80029f4:	d1f1      	bne.n	80029da <HAL_RCC_OscConfig+0x276>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	2204      	movs	r2, #4
 80029fc:	4013      	ands	r3, r2
 80029fe:	d100      	bne.n	8002a02 <HAL_RCC_OscConfig+0x29e>
 8002a00:	e0b4      	b.n	8002b6c <HAL_RCC_OscConfig+0x408>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002a02:	201f      	movs	r0, #31
 8002a04:	183b      	adds	r3, r7, r0
 8002a06:	2200      	movs	r2, #0
 8002a08:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002a0a:	4b21      	ldr	r3, [pc, #132]	; (8002a90 <HAL_RCC_OscConfig+0x32c>)
 8002a0c:	69da      	ldr	r2, [r3, #28]
 8002a0e:	2380      	movs	r3, #128	; 0x80
 8002a10:	055b      	lsls	r3, r3, #21
 8002a12:	4013      	ands	r3, r2
 8002a14:	d110      	bne.n	8002a38 <HAL_RCC_OscConfig+0x2d4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002a16:	4b1e      	ldr	r3, [pc, #120]	; (8002a90 <HAL_RCC_OscConfig+0x32c>)
 8002a18:	69da      	ldr	r2, [r3, #28]
 8002a1a:	4b1d      	ldr	r3, [pc, #116]	; (8002a90 <HAL_RCC_OscConfig+0x32c>)
 8002a1c:	2180      	movs	r1, #128	; 0x80
 8002a1e:	0549      	lsls	r1, r1, #21
 8002a20:	430a      	orrs	r2, r1
 8002a22:	61da      	str	r2, [r3, #28]
 8002a24:	4b1a      	ldr	r3, [pc, #104]	; (8002a90 <HAL_RCC_OscConfig+0x32c>)
 8002a26:	69da      	ldr	r2, [r3, #28]
 8002a28:	2380      	movs	r3, #128	; 0x80
 8002a2a:	055b      	lsls	r3, r3, #21
 8002a2c:	4013      	ands	r3, r2
 8002a2e:	60fb      	str	r3, [r7, #12]
 8002a30:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8002a32:	183b      	adds	r3, r7, r0
 8002a34:	2201      	movs	r2, #1
 8002a36:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002a38:	4b18      	ldr	r3, [pc, #96]	; (8002a9c <HAL_RCC_OscConfig+0x338>)
 8002a3a:	681a      	ldr	r2, [r3, #0]
 8002a3c:	2380      	movs	r3, #128	; 0x80
 8002a3e:	005b      	lsls	r3, r3, #1
 8002a40:	4013      	ands	r3, r2
 8002a42:	d11a      	bne.n	8002a7a <HAL_RCC_OscConfig+0x316>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002a44:	4b15      	ldr	r3, [pc, #84]	; (8002a9c <HAL_RCC_OscConfig+0x338>)
 8002a46:	681a      	ldr	r2, [r3, #0]
 8002a48:	4b14      	ldr	r3, [pc, #80]	; (8002a9c <HAL_RCC_OscConfig+0x338>)
 8002a4a:	2180      	movs	r1, #128	; 0x80
 8002a4c:	0049      	lsls	r1, r1, #1
 8002a4e:	430a      	orrs	r2, r1
 8002a50:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002a52:	f7ff f999 	bl	8001d88 <HAL_GetTick>
 8002a56:	0003      	movs	r3, r0
 8002a58:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002a5a:	e008      	b.n	8002a6e <HAL_RCC_OscConfig+0x30a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002a5c:	f7ff f994 	bl	8001d88 <HAL_GetTick>
 8002a60:	0002      	movs	r2, r0
 8002a62:	69bb      	ldr	r3, [r7, #24]
 8002a64:	1ad3      	subs	r3, r2, r3
 8002a66:	2b64      	cmp	r3, #100	; 0x64
 8002a68:	d901      	bls.n	8002a6e <HAL_RCC_OscConfig+0x30a>
        {
          return HAL_TIMEOUT;
 8002a6a:	2303      	movs	r3, #3
 8002a6c:	e185      	b.n	8002d7a <HAL_RCC_OscConfig+0x616>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002a6e:	4b0b      	ldr	r3, [pc, #44]	; (8002a9c <HAL_RCC_OscConfig+0x338>)
 8002a70:	681a      	ldr	r2, [r3, #0]
 8002a72:	2380      	movs	r3, #128	; 0x80
 8002a74:	005b      	lsls	r3, r3, #1
 8002a76:	4013      	ands	r3, r2
 8002a78:	d0f0      	beq.n	8002a5c <HAL_RCC_OscConfig+0x2f8>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	689b      	ldr	r3, [r3, #8]
 8002a7e:	2b01      	cmp	r3, #1
 8002a80:	d10e      	bne.n	8002aa0 <HAL_RCC_OscConfig+0x33c>
 8002a82:	4b03      	ldr	r3, [pc, #12]	; (8002a90 <HAL_RCC_OscConfig+0x32c>)
 8002a84:	6a1a      	ldr	r2, [r3, #32]
 8002a86:	4b02      	ldr	r3, [pc, #8]	; (8002a90 <HAL_RCC_OscConfig+0x32c>)
 8002a88:	2101      	movs	r1, #1
 8002a8a:	430a      	orrs	r2, r1
 8002a8c:	621a      	str	r2, [r3, #32]
 8002a8e:	e035      	b.n	8002afc <HAL_RCC_OscConfig+0x398>
 8002a90:	40021000 	.word	0x40021000
 8002a94:	fffeffff 	.word	0xfffeffff
 8002a98:	fffbffff 	.word	0xfffbffff
 8002a9c:	40007000 	.word	0x40007000
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	689b      	ldr	r3, [r3, #8]
 8002aa4:	2b00      	cmp	r3, #0
 8002aa6:	d10c      	bne.n	8002ac2 <HAL_RCC_OscConfig+0x35e>
 8002aa8:	4bb6      	ldr	r3, [pc, #728]	; (8002d84 <HAL_RCC_OscConfig+0x620>)
 8002aaa:	6a1a      	ldr	r2, [r3, #32]
 8002aac:	4bb5      	ldr	r3, [pc, #724]	; (8002d84 <HAL_RCC_OscConfig+0x620>)
 8002aae:	2101      	movs	r1, #1
 8002ab0:	438a      	bics	r2, r1
 8002ab2:	621a      	str	r2, [r3, #32]
 8002ab4:	4bb3      	ldr	r3, [pc, #716]	; (8002d84 <HAL_RCC_OscConfig+0x620>)
 8002ab6:	6a1a      	ldr	r2, [r3, #32]
 8002ab8:	4bb2      	ldr	r3, [pc, #712]	; (8002d84 <HAL_RCC_OscConfig+0x620>)
 8002aba:	2104      	movs	r1, #4
 8002abc:	438a      	bics	r2, r1
 8002abe:	621a      	str	r2, [r3, #32]
 8002ac0:	e01c      	b.n	8002afc <HAL_RCC_OscConfig+0x398>
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	689b      	ldr	r3, [r3, #8]
 8002ac6:	2b05      	cmp	r3, #5
 8002ac8:	d10c      	bne.n	8002ae4 <HAL_RCC_OscConfig+0x380>
 8002aca:	4bae      	ldr	r3, [pc, #696]	; (8002d84 <HAL_RCC_OscConfig+0x620>)
 8002acc:	6a1a      	ldr	r2, [r3, #32]
 8002ace:	4bad      	ldr	r3, [pc, #692]	; (8002d84 <HAL_RCC_OscConfig+0x620>)
 8002ad0:	2104      	movs	r1, #4
 8002ad2:	430a      	orrs	r2, r1
 8002ad4:	621a      	str	r2, [r3, #32]
 8002ad6:	4bab      	ldr	r3, [pc, #684]	; (8002d84 <HAL_RCC_OscConfig+0x620>)
 8002ad8:	6a1a      	ldr	r2, [r3, #32]
 8002ada:	4baa      	ldr	r3, [pc, #680]	; (8002d84 <HAL_RCC_OscConfig+0x620>)
 8002adc:	2101      	movs	r1, #1
 8002ade:	430a      	orrs	r2, r1
 8002ae0:	621a      	str	r2, [r3, #32]
 8002ae2:	e00b      	b.n	8002afc <HAL_RCC_OscConfig+0x398>
 8002ae4:	4ba7      	ldr	r3, [pc, #668]	; (8002d84 <HAL_RCC_OscConfig+0x620>)
 8002ae6:	6a1a      	ldr	r2, [r3, #32]
 8002ae8:	4ba6      	ldr	r3, [pc, #664]	; (8002d84 <HAL_RCC_OscConfig+0x620>)
 8002aea:	2101      	movs	r1, #1
 8002aec:	438a      	bics	r2, r1
 8002aee:	621a      	str	r2, [r3, #32]
 8002af0:	4ba4      	ldr	r3, [pc, #656]	; (8002d84 <HAL_RCC_OscConfig+0x620>)
 8002af2:	6a1a      	ldr	r2, [r3, #32]
 8002af4:	4ba3      	ldr	r3, [pc, #652]	; (8002d84 <HAL_RCC_OscConfig+0x620>)
 8002af6:	2104      	movs	r1, #4
 8002af8:	438a      	bics	r2, r1
 8002afa:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	689b      	ldr	r3, [r3, #8]
 8002b00:	2b00      	cmp	r3, #0
 8002b02:	d014      	beq.n	8002b2e <HAL_RCC_OscConfig+0x3ca>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002b04:	f7ff f940 	bl	8001d88 <HAL_GetTick>
 8002b08:	0003      	movs	r3, r0
 8002b0a:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002b0c:	e009      	b.n	8002b22 <HAL_RCC_OscConfig+0x3be>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002b0e:	f7ff f93b 	bl	8001d88 <HAL_GetTick>
 8002b12:	0002      	movs	r2, r0
 8002b14:	69bb      	ldr	r3, [r7, #24]
 8002b16:	1ad3      	subs	r3, r2, r3
 8002b18:	4a9b      	ldr	r2, [pc, #620]	; (8002d88 <HAL_RCC_OscConfig+0x624>)
 8002b1a:	4293      	cmp	r3, r2
 8002b1c:	d901      	bls.n	8002b22 <HAL_RCC_OscConfig+0x3be>
        {
          return HAL_TIMEOUT;
 8002b1e:	2303      	movs	r3, #3
 8002b20:	e12b      	b.n	8002d7a <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002b22:	4b98      	ldr	r3, [pc, #608]	; (8002d84 <HAL_RCC_OscConfig+0x620>)
 8002b24:	6a1b      	ldr	r3, [r3, #32]
 8002b26:	2202      	movs	r2, #2
 8002b28:	4013      	ands	r3, r2
 8002b2a:	d0f0      	beq.n	8002b0e <HAL_RCC_OscConfig+0x3aa>
 8002b2c:	e013      	b.n	8002b56 <HAL_RCC_OscConfig+0x3f2>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002b2e:	f7ff f92b 	bl	8001d88 <HAL_GetTick>
 8002b32:	0003      	movs	r3, r0
 8002b34:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002b36:	e009      	b.n	8002b4c <HAL_RCC_OscConfig+0x3e8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002b38:	f7ff f926 	bl	8001d88 <HAL_GetTick>
 8002b3c:	0002      	movs	r2, r0
 8002b3e:	69bb      	ldr	r3, [r7, #24]
 8002b40:	1ad3      	subs	r3, r2, r3
 8002b42:	4a91      	ldr	r2, [pc, #580]	; (8002d88 <HAL_RCC_OscConfig+0x624>)
 8002b44:	4293      	cmp	r3, r2
 8002b46:	d901      	bls.n	8002b4c <HAL_RCC_OscConfig+0x3e8>
        {
          return HAL_TIMEOUT;
 8002b48:	2303      	movs	r3, #3
 8002b4a:	e116      	b.n	8002d7a <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002b4c:	4b8d      	ldr	r3, [pc, #564]	; (8002d84 <HAL_RCC_OscConfig+0x620>)
 8002b4e:	6a1b      	ldr	r3, [r3, #32]
 8002b50:	2202      	movs	r2, #2
 8002b52:	4013      	ands	r3, r2
 8002b54:	d1f0      	bne.n	8002b38 <HAL_RCC_OscConfig+0x3d4>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002b56:	231f      	movs	r3, #31
 8002b58:	18fb      	adds	r3, r7, r3
 8002b5a:	781b      	ldrb	r3, [r3, #0]
 8002b5c:	2b01      	cmp	r3, #1
 8002b5e:	d105      	bne.n	8002b6c <HAL_RCC_OscConfig+0x408>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002b60:	4b88      	ldr	r3, [pc, #544]	; (8002d84 <HAL_RCC_OscConfig+0x620>)
 8002b62:	69da      	ldr	r2, [r3, #28]
 8002b64:	4b87      	ldr	r3, [pc, #540]	; (8002d84 <HAL_RCC_OscConfig+0x620>)
 8002b66:	4989      	ldr	r1, [pc, #548]	; (8002d8c <HAL_RCC_OscConfig+0x628>)
 8002b68:	400a      	ands	r2, r1
 8002b6a:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	2210      	movs	r2, #16
 8002b72:	4013      	ands	r3, r2
 8002b74:	d063      	beq.n	8002c3e <HAL_RCC_OscConfig+0x4da>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	695b      	ldr	r3, [r3, #20]
 8002b7a:	2b01      	cmp	r3, #1
 8002b7c:	d12a      	bne.n	8002bd4 <HAL_RCC_OscConfig+0x470>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8002b7e:	4b81      	ldr	r3, [pc, #516]	; (8002d84 <HAL_RCC_OscConfig+0x620>)
 8002b80:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002b82:	4b80      	ldr	r3, [pc, #512]	; (8002d84 <HAL_RCC_OscConfig+0x620>)
 8002b84:	2104      	movs	r1, #4
 8002b86:	430a      	orrs	r2, r1
 8002b88:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 8002b8a:	4b7e      	ldr	r3, [pc, #504]	; (8002d84 <HAL_RCC_OscConfig+0x620>)
 8002b8c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002b8e:	4b7d      	ldr	r3, [pc, #500]	; (8002d84 <HAL_RCC_OscConfig+0x620>)
 8002b90:	2101      	movs	r1, #1
 8002b92:	430a      	orrs	r2, r1
 8002b94:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002b96:	f7ff f8f7 	bl	8001d88 <HAL_GetTick>
 8002b9a:	0003      	movs	r3, r0
 8002b9c:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8002b9e:	e008      	b.n	8002bb2 <HAL_RCC_OscConfig+0x44e>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8002ba0:	f7ff f8f2 	bl	8001d88 <HAL_GetTick>
 8002ba4:	0002      	movs	r2, r0
 8002ba6:	69bb      	ldr	r3, [r7, #24]
 8002ba8:	1ad3      	subs	r3, r2, r3
 8002baa:	2b02      	cmp	r3, #2
 8002bac:	d901      	bls.n	8002bb2 <HAL_RCC_OscConfig+0x44e>
        {
          return HAL_TIMEOUT;
 8002bae:	2303      	movs	r3, #3
 8002bb0:	e0e3      	b.n	8002d7a <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8002bb2:	4b74      	ldr	r3, [pc, #464]	; (8002d84 <HAL_RCC_OscConfig+0x620>)
 8002bb4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002bb6:	2202      	movs	r2, #2
 8002bb8:	4013      	ands	r3, r2
 8002bba:	d0f1      	beq.n	8002ba0 <HAL_RCC_OscConfig+0x43c>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8002bbc:	4b71      	ldr	r3, [pc, #452]	; (8002d84 <HAL_RCC_OscConfig+0x620>)
 8002bbe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002bc0:	22f8      	movs	r2, #248	; 0xf8
 8002bc2:	4393      	bics	r3, r2
 8002bc4:	0019      	movs	r1, r3
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	699b      	ldr	r3, [r3, #24]
 8002bca:	00da      	lsls	r2, r3, #3
 8002bcc:	4b6d      	ldr	r3, [pc, #436]	; (8002d84 <HAL_RCC_OscConfig+0x620>)
 8002bce:	430a      	orrs	r2, r1
 8002bd0:	635a      	str	r2, [r3, #52]	; 0x34
 8002bd2:	e034      	b.n	8002c3e <HAL_RCC_OscConfig+0x4da>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	695b      	ldr	r3, [r3, #20]
 8002bd8:	3305      	adds	r3, #5
 8002bda:	d111      	bne.n	8002c00 <HAL_RCC_OscConfig+0x49c>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 8002bdc:	4b69      	ldr	r3, [pc, #420]	; (8002d84 <HAL_RCC_OscConfig+0x620>)
 8002bde:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002be0:	4b68      	ldr	r3, [pc, #416]	; (8002d84 <HAL_RCC_OscConfig+0x620>)
 8002be2:	2104      	movs	r1, #4
 8002be4:	438a      	bics	r2, r1
 8002be6:	635a      	str	r2, [r3, #52]	; 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8002be8:	4b66      	ldr	r3, [pc, #408]	; (8002d84 <HAL_RCC_OscConfig+0x620>)
 8002bea:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002bec:	22f8      	movs	r2, #248	; 0xf8
 8002bee:	4393      	bics	r3, r2
 8002bf0:	0019      	movs	r1, r3
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	699b      	ldr	r3, [r3, #24]
 8002bf6:	00da      	lsls	r2, r3, #3
 8002bf8:	4b62      	ldr	r3, [pc, #392]	; (8002d84 <HAL_RCC_OscConfig+0x620>)
 8002bfa:	430a      	orrs	r2, r1
 8002bfc:	635a      	str	r2, [r3, #52]	; 0x34
 8002bfe:	e01e      	b.n	8002c3e <HAL_RCC_OscConfig+0x4da>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8002c00:	4b60      	ldr	r3, [pc, #384]	; (8002d84 <HAL_RCC_OscConfig+0x620>)
 8002c02:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002c04:	4b5f      	ldr	r3, [pc, #380]	; (8002d84 <HAL_RCC_OscConfig+0x620>)
 8002c06:	2104      	movs	r1, #4
 8002c08:	430a      	orrs	r2, r1
 8002c0a:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 8002c0c:	4b5d      	ldr	r3, [pc, #372]	; (8002d84 <HAL_RCC_OscConfig+0x620>)
 8002c0e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002c10:	4b5c      	ldr	r3, [pc, #368]	; (8002d84 <HAL_RCC_OscConfig+0x620>)
 8002c12:	2101      	movs	r1, #1
 8002c14:	438a      	bics	r2, r1
 8002c16:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002c18:	f7ff f8b6 	bl	8001d88 <HAL_GetTick>
 8002c1c:	0003      	movs	r3, r0
 8002c1e:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8002c20:	e008      	b.n	8002c34 <HAL_RCC_OscConfig+0x4d0>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8002c22:	f7ff f8b1 	bl	8001d88 <HAL_GetTick>
 8002c26:	0002      	movs	r2, r0
 8002c28:	69bb      	ldr	r3, [r7, #24]
 8002c2a:	1ad3      	subs	r3, r2, r3
 8002c2c:	2b02      	cmp	r3, #2
 8002c2e:	d901      	bls.n	8002c34 <HAL_RCC_OscConfig+0x4d0>
        {
          return HAL_TIMEOUT;
 8002c30:	2303      	movs	r3, #3
 8002c32:	e0a2      	b.n	8002d7a <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8002c34:	4b53      	ldr	r3, [pc, #332]	; (8002d84 <HAL_RCC_OscConfig+0x620>)
 8002c36:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002c38:	2202      	movs	r2, #2
 8002c3a:	4013      	ands	r3, r2
 8002c3c:	d1f1      	bne.n	8002c22 <HAL_RCC_OscConfig+0x4be>
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	6a1b      	ldr	r3, [r3, #32]
 8002c42:	2b00      	cmp	r3, #0
 8002c44:	d100      	bne.n	8002c48 <HAL_RCC_OscConfig+0x4e4>
 8002c46:	e097      	b.n	8002d78 <HAL_RCC_OscConfig+0x614>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002c48:	4b4e      	ldr	r3, [pc, #312]	; (8002d84 <HAL_RCC_OscConfig+0x620>)
 8002c4a:	685b      	ldr	r3, [r3, #4]
 8002c4c:	220c      	movs	r2, #12
 8002c4e:	4013      	ands	r3, r2
 8002c50:	2b08      	cmp	r3, #8
 8002c52:	d100      	bne.n	8002c56 <HAL_RCC_OscConfig+0x4f2>
 8002c54:	e06b      	b.n	8002d2e <HAL_RCC_OscConfig+0x5ca>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	6a1b      	ldr	r3, [r3, #32]
 8002c5a:	2b02      	cmp	r3, #2
 8002c5c:	d14c      	bne.n	8002cf8 <HAL_RCC_OscConfig+0x594>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002c5e:	4b49      	ldr	r3, [pc, #292]	; (8002d84 <HAL_RCC_OscConfig+0x620>)
 8002c60:	681a      	ldr	r2, [r3, #0]
 8002c62:	4b48      	ldr	r3, [pc, #288]	; (8002d84 <HAL_RCC_OscConfig+0x620>)
 8002c64:	494a      	ldr	r1, [pc, #296]	; (8002d90 <HAL_RCC_OscConfig+0x62c>)
 8002c66:	400a      	ands	r2, r1
 8002c68:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c6a:	f7ff f88d 	bl	8001d88 <HAL_GetTick>
 8002c6e:	0003      	movs	r3, r0
 8002c70:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002c72:	e008      	b.n	8002c86 <HAL_RCC_OscConfig+0x522>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002c74:	f7ff f888 	bl	8001d88 <HAL_GetTick>
 8002c78:	0002      	movs	r2, r0
 8002c7a:	69bb      	ldr	r3, [r7, #24]
 8002c7c:	1ad3      	subs	r3, r2, r3
 8002c7e:	2b02      	cmp	r3, #2
 8002c80:	d901      	bls.n	8002c86 <HAL_RCC_OscConfig+0x522>
          {
            return HAL_TIMEOUT;
 8002c82:	2303      	movs	r3, #3
 8002c84:	e079      	b.n	8002d7a <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002c86:	4b3f      	ldr	r3, [pc, #252]	; (8002d84 <HAL_RCC_OscConfig+0x620>)
 8002c88:	681a      	ldr	r2, [r3, #0]
 8002c8a:	2380      	movs	r3, #128	; 0x80
 8002c8c:	049b      	lsls	r3, r3, #18
 8002c8e:	4013      	ands	r3, r2
 8002c90:	d1f0      	bne.n	8002c74 <HAL_RCC_OscConfig+0x510>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002c92:	4b3c      	ldr	r3, [pc, #240]	; (8002d84 <HAL_RCC_OscConfig+0x620>)
 8002c94:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002c96:	220f      	movs	r2, #15
 8002c98:	4393      	bics	r3, r2
 8002c9a:	0019      	movs	r1, r3
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002ca0:	4b38      	ldr	r3, [pc, #224]	; (8002d84 <HAL_RCC_OscConfig+0x620>)
 8002ca2:	430a      	orrs	r2, r1
 8002ca4:	62da      	str	r2, [r3, #44]	; 0x2c
 8002ca6:	4b37      	ldr	r3, [pc, #220]	; (8002d84 <HAL_RCC_OscConfig+0x620>)
 8002ca8:	685b      	ldr	r3, [r3, #4]
 8002caa:	4a3a      	ldr	r2, [pc, #232]	; (8002d94 <HAL_RCC_OscConfig+0x630>)
 8002cac:	4013      	ands	r3, r2
 8002cae:	0019      	movs	r1, r3
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002cb8:	431a      	orrs	r2, r3
 8002cba:	4b32      	ldr	r3, [pc, #200]	; (8002d84 <HAL_RCC_OscConfig+0x620>)
 8002cbc:	430a      	orrs	r2, r1
 8002cbe:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002cc0:	4b30      	ldr	r3, [pc, #192]	; (8002d84 <HAL_RCC_OscConfig+0x620>)
 8002cc2:	681a      	ldr	r2, [r3, #0]
 8002cc4:	4b2f      	ldr	r3, [pc, #188]	; (8002d84 <HAL_RCC_OscConfig+0x620>)
 8002cc6:	2180      	movs	r1, #128	; 0x80
 8002cc8:	0449      	lsls	r1, r1, #17
 8002cca:	430a      	orrs	r2, r1
 8002ccc:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002cce:	f7ff f85b 	bl	8001d88 <HAL_GetTick>
 8002cd2:	0003      	movs	r3, r0
 8002cd4:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002cd6:	e008      	b.n	8002cea <HAL_RCC_OscConfig+0x586>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002cd8:	f7ff f856 	bl	8001d88 <HAL_GetTick>
 8002cdc:	0002      	movs	r2, r0
 8002cde:	69bb      	ldr	r3, [r7, #24]
 8002ce0:	1ad3      	subs	r3, r2, r3
 8002ce2:	2b02      	cmp	r3, #2
 8002ce4:	d901      	bls.n	8002cea <HAL_RCC_OscConfig+0x586>
          {
            return HAL_TIMEOUT;
 8002ce6:	2303      	movs	r3, #3
 8002ce8:	e047      	b.n	8002d7a <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002cea:	4b26      	ldr	r3, [pc, #152]	; (8002d84 <HAL_RCC_OscConfig+0x620>)
 8002cec:	681a      	ldr	r2, [r3, #0]
 8002cee:	2380      	movs	r3, #128	; 0x80
 8002cf0:	049b      	lsls	r3, r3, #18
 8002cf2:	4013      	ands	r3, r2
 8002cf4:	d0f0      	beq.n	8002cd8 <HAL_RCC_OscConfig+0x574>
 8002cf6:	e03f      	b.n	8002d78 <HAL_RCC_OscConfig+0x614>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002cf8:	4b22      	ldr	r3, [pc, #136]	; (8002d84 <HAL_RCC_OscConfig+0x620>)
 8002cfa:	681a      	ldr	r2, [r3, #0]
 8002cfc:	4b21      	ldr	r3, [pc, #132]	; (8002d84 <HAL_RCC_OscConfig+0x620>)
 8002cfe:	4924      	ldr	r1, [pc, #144]	; (8002d90 <HAL_RCC_OscConfig+0x62c>)
 8002d00:	400a      	ands	r2, r1
 8002d02:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d04:	f7ff f840 	bl	8001d88 <HAL_GetTick>
 8002d08:	0003      	movs	r3, r0
 8002d0a:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002d0c:	e008      	b.n	8002d20 <HAL_RCC_OscConfig+0x5bc>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002d0e:	f7ff f83b 	bl	8001d88 <HAL_GetTick>
 8002d12:	0002      	movs	r2, r0
 8002d14:	69bb      	ldr	r3, [r7, #24]
 8002d16:	1ad3      	subs	r3, r2, r3
 8002d18:	2b02      	cmp	r3, #2
 8002d1a:	d901      	bls.n	8002d20 <HAL_RCC_OscConfig+0x5bc>
          {
            return HAL_TIMEOUT;
 8002d1c:	2303      	movs	r3, #3
 8002d1e:	e02c      	b.n	8002d7a <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002d20:	4b18      	ldr	r3, [pc, #96]	; (8002d84 <HAL_RCC_OscConfig+0x620>)
 8002d22:	681a      	ldr	r2, [r3, #0]
 8002d24:	2380      	movs	r3, #128	; 0x80
 8002d26:	049b      	lsls	r3, r3, #18
 8002d28:	4013      	ands	r3, r2
 8002d2a:	d1f0      	bne.n	8002d0e <HAL_RCC_OscConfig+0x5aa>
 8002d2c:	e024      	b.n	8002d78 <HAL_RCC_OscConfig+0x614>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	6a1b      	ldr	r3, [r3, #32]
 8002d32:	2b01      	cmp	r3, #1
 8002d34:	d101      	bne.n	8002d3a <HAL_RCC_OscConfig+0x5d6>
      {
        return HAL_ERROR;
 8002d36:	2301      	movs	r3, #1
 8002d38:	e01f      	b.n	8002d7a <HAL_RCC_OscConfig+0x616>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 8002d3a:	4b12      	ldr	r3, [pc, #72]	; (8002d84 <HAL_RCC_OscConfig+0x620>)
 8002d3c:	685b      	ldr	r3, [r3, #4]
 8002d3e:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 8002d40:	4b10      	ldr	r3, [pc, #64]	; (8002d84 <HAL_RCC_OscConfig+0x620>)
 8002d42:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d44:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002d46:	697a      	ldr	r2, [r7, #20]
 8002d48:	2380      	movs	r3, #128	; 0x80
 8002d4a:	025b      	lsls	r3, r3, #9
 8002d4c:	401a      	ands	r2, r3
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d52:	429a      	cmp	r2, r3
 8002d54:	d10e      	bne.n	8002d74 <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8002d56:	693b      	ldr	r3, [r7, #16]
 8002d58:	220f      	movs	r2, #15
 8002d5a:	401a      	ands	r2, r3
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002d60:	429a      	cmp	r2, r3
 8002d62:	d107      	bne.n	8002d74 <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 8002d64:	697a      	ldr	r2, [r7, #20]
 8002d66:	23f0      	movs	r3, #240	; 0xf0
 8002d68:	039b      	lsls	r3, r3, #14
 8002d6a:	401a      	ands	r2, r3
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8002d70:	429a      	cmp	r2, r3
 8002d72:	d001      	beq.n	8002d78 <HAL_RCC_OscConfig+0x614>
        {
          return HAL_ERROR;
 8002d74:	2301      	movs	r3, #1
 8002d76:	e000      	b.n	8002d7a <HAL_RCC_OscConfig+0x616>
        }
      }
    }
  }

  return HAL_OK;
 8002d78:	2300      	movs	r3, #0
}
 8002d7a:	0018      	movs	r0, r3
 8002d7c:	46bd      	mov	sp, r7
 8002d7e:	b008      	add	sp, #32
 8002d80:	bd80      	pop	{r7, pc}
 8002d82:	46c0      	nop			; (mov r8, r8)
 8002d84:	40021000 	.word	0x40021000
 8002d88:	00001388 	.word	0x00001388
 8002d8c:	efffffff 	.word	0xefffffff
 8002d90:	feffffff 	.word	0xfeffffff
 8002d94:	ffc2ffff 	.word	0xffc2ffff

08002d98 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002d98:	b580      	push	{r7, lr}
 8002d9a:	b084      	sub	sp, #16
 8002d9c:	af00      	add	r7, sp, #0
 8002d9e:	6078      	str	r0, [r7, #4]
 8002da0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	2b00      	cmp	r3, #0
 8002da6:	d101      	bne.n	8002dac <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002da8:	2301      	movs	r3, #1
 8002daa:	e0b3      	b.n	8002f14 <HAL_RCC_ClockConfig+0x17c>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002dac:	4b5b      	ldr	r3, [pc, #364]	; (8002f1c <HAL_RCC_ClockConfig+0x184>)
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	2201      	movs	r2, #1
 8002db2:	4013      	ands	r3, r2
 8002db4:	683a      	ldr	r2, [r7, #0]
 8002db6:	429a      	cmp	r2, r3
 8002db8:	d911      	bls.n	8002dde <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002dba:	4b58      	ldr	r3, [pc, #352]	; (8002f1c <HAL_RCC_ClockConfig+0x184>)
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	2201      	movs	r2, #1
 8002dc0:	4393      	bics	r3, r2
 8002dc2:	0019      	movs	r1, r3
 8002dc4:	4b55      	ldr	r3, [pc, #340]	; (8002f1c <HAL_RCC_ClockConfig+0x184>)
 8002dc6:	683a      	ldr	r2, [r7, #0]
 8002dc8:	430a      	orrs	r2, r1
 8002dca:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002dcc:	4b53      	ldr	r3, [pc, #332]	; (8002f1c <HAL_RCC_ClockConfig+0x184>)
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	2201      	movs	r2, #1
 8002dd2:	4013      	ands	r3, r2
 8002dd4:	683a      	ldr	r2, [r7, #0]
 8002dd6:	429a      	cmp	r2, r3
 8002dd8:	d001      	beq.n	8002dde <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 8002dda:	2301      	movs	r3, #1
 8002ddc:	e09a      	b.n	8002f14 <HAL_RCC_ClockConfig+0x17c>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	2202      	movs	r2, #2
 8002de4:	4013      	ands	r3, r2
 8002de6:	d015      	beq.n	8002e14 <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	2204      	movs	r2, #4
 8002dee:	4013      	ands	r3, r2
 8002df0:	d006      	beq.n	8002e00 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8002df2:	4b4b      	ldr	r3, [pc, #300]	; (8002f20 <HAL_RCC_ClockConfig+0x188>)
 8002df4:	685a      	ldr	r2, [r3, #4]
 8002df6:	4b4a      	ldr	r3, [pc, #296]	; (8002f20 <HAL_RCC_ClockConfig+0x188>)
 8002df8:	21e0      	movs	r1, #224	; 0xe0
 8002dfa:	00c9      	lsls	r1, r1, #3
 8002dfc:	430a      	orrs	r2, r1
 8002dfe:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002e00:	4b47      	ldr	r3, [pc, #284]	; (8002f20 <HAL_RCC_ClockConfig+0x188>)
 8002e02:	685b      	ldr	r3, [r3, #4]
 8002e04:	22f0      	movs	r2, #240	; 0xf0
 8002e06:	4393      	bics	r3, r2
 8002e08:	0019      	movs	r1, r3
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	689a      	ldr	r2, [r3, #8]
 8002e0e:	4b44      	ldr	r3, [pc, #272]	; (8002f20 <HAL_RCC_ClockConfig+0x188>)
 8002e10:	430a      	orrs	r2, r1
 8002e12:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	2201      	movs	r2, #1
 8002e1a:	4013      	ands	r3, r2
 8002e1c:	d040      	beq.n	8002ea0 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	685b      	ldr	r3, [r3, #4]
 8002e22:	2b01      	cmp	r3, #1
 8002e24:	d107      	bne.n	8002e36 <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002e26:	4b3e      	ldr	r3, [pc, #248]	; (8002f20 <HAL_RCC_ClockConfig+0x188>)
 8002e28:	681a      	ldr	r2, [r3, #0]
 8002e2a:	2380      	movs	r3, #128	; 0x80
 8002e2c:	029b      	lsls	r3, r3, #10
 8002e2e:	4013      	ands	r3, r2
 8002e30:	d114      	bne.n	8002e5c <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8002e32:	2301      	movs	r3, #1
 8002e34:	e06e      	b.n	8002f14 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	685b      	ldr	r3, [r3, #4]
 8002e3a:	2b02      	cmp	r3, #2
 8002e3c:	d107      	bne.n	8002e4e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002e3e:	4b38      	ldr	r3, [pc, #224]	; (8002f20 <HAL_RCC_ClockConfig+0x188>)
 8002e40:	681a      	ldr	r2, [r3, #0]
 8002e42:	2380      	movs	r3, #128	; 0x80
 8002e44:	049b      	lsls	r3, r3, #18
 8002e46:	4013      	ands	r3, r2
 8002e48:	d108      	bne.n	8002e5c <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8002e4a:	2301      	movs	r3, #1
 8002e4c:	e062      	b.n	8002f14 <HAL_RCC_ClockConfig+0x17c>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002e4e:	4b34      	ldr	r3, [pc, #208]	; (8002f20 <HAL_RCC_ClockConfig+0x188>)
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	2202      	movs	r2, #2
 8002e54:	4013      	ands	r3, r2
 8002e56:	d101      	bne.n	8002e5c <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8002e58:	2301      	movs	r3, #1
 8002e5a:	e05b      	b.n	8002f14 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002e5c:	4b30      	ldr	r3, [pc, #192]	; (8002f20 <HAL_RCC_ClockConfig+0x188>)
 8002e5e:	685b      	ldr	r3, [r3, #4]
 8002e60:	2203      	movs	r2, #3
 8002e62:	4393      	bics	r3, r2
 8002e64:	0019      	movs	r1, r3
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	685a      	ldr	r2, [r3, #4]
 8002e6a:	4b2d      	ldr	r3, [pc, #180]	; (8002f20 <HAL_RCC_ClockConfig+0x188>)
 8002e6c:	430a      	orrs	r2, r1
 8002e6e:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002e70:	f7fe ff8a 	bl	8001d88 <HAL_GetTick>
 8002e74:	0003      	movs	r3, r0
 8002e76:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002e78:	e009      	b.n	8002e8e <HAL_RCC_ClockConfig+0xf6>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002e7a:	f7fe ff85 	bl	8001d88 <HAL_GetTick>
 8002e7e:	0002      	movs	r2, r0
 8002e80:	68fb      	ldr	r3, [r7, #12]
 8002e82:	1ad3      	subs	r3, r2, r3
 8002e84:	4a27      	ldr	r2, [pc, #156]	; (8002f24 <HAL_RCC_ClockConfig+0x18c>)
 8002e86:	4293      	cmp	r3, r2
 8002e88:	d901      	bls.n	8002e8e <HAL_RCC_ClockConfig+0xf6>
      {
        return HAL_TIMEOUT;
 8002e8a:	2303      	movs	r3, #3
 8002e8c:	e042      	b.n	8002f14 <HAL_RCC_ClockConfig+0x17c>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002e8e:	4b24      	ldr	r3, [pc, #144]	; (8002f20 <HAL_RCC_ClockConfig+0x188>)
 8002e90:	685b      	ldr	r3, [r3, #4]
 8002e92:	220c      	movs	r2, #12
 8002e94:	401a      	ands	r2, r3
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	685b      	ldr	r3, [r3, #4]
 8002e9a:	009b      	lsls	r3, r3, #2
 8002e9c:	429a      	cmp	r2, r3
 8002e9e:	d1ec      	bne.n	8002e7a <HAL_RCC_ClockConfig+0xe2>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002ea0:	4b1e      	ldr	r3, [pc, #120]	; (8002f1c <HAL_RCC_ClockConfig+0x184>)
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	2201      	movs	r2, #1
 8002ea6:	4013      	ands	r3, r2
 8002ea8:	683a      	ldr	r2, [r7, #0]
 8002eaa:	429a      	cmp	r2, r3
 8002eac:	d211      	bcs.n	8002ed2 <HAL_RCC_ClockConfig+0x13a>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002eae:	4b1b      	ldr	r3, [pc, #108]	; (8002f1c <HAL_RCC_ClockConfig+0x184>)
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	2201      	movs	r2, #1
 8002eb4:	4393      	bics	r3, r2
 8002eb6:	0019      	movs	r1, r3
 8002eb8:	4b18      	ldr	r3, [pc, #96]	; (8002f1c <HAL_RCC_ClockConfig+0x184>)
 8002eba:	683a      	ldr	r2, [r7, #0]
 8002ebc:	430a      	orrs	r2, r1
 8002ebe:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002ec0:	4b16      	ldr	r3, [pc, #88]	; (8002f1c <HAL_RCC_ClockConfig+0x184>)
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	2201      	movs	r2, #1
 8002ec6:	4013      	ands	r3, r2
 8002ec8:	683a      	ldr	r2, [r7, #0]
 8002eca:	429a      	cmp	r2, r3
 8002ecc:	d001      	beq.n	8002ed2 <HAL_RCC_ClockConfig+0x13a>
    {
      return HAL_ERROR;
 8002ece:	2301      	movs	r3, #1
 8002ed0:	e020      	b.n	8002f14 <HAL_RCC_ClockConfig+0x17c>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	2204      	movs	r2, #4
 8002ed8:	4013      	ands	r3, r2
 8002eda:	d009      	beq.n	8002ef0 <HAL_RCC_ClockConfig+0x158>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8002edc:	4b10      	ldr	r3, [pc, #64]	; (8002f20 <HAL_RCC_ClockConfig+0x188>)
 8002ede:	685b      	ldr	r3, [r3, #4]
 8002ee0:	4a11      	ldr	r2, [pc, #68]	; (8002f28 <HAL_RCC_ClockConfig+0x190>)
 8002ee2:	4013      	ands	r3, r2
 8002ee4:	0019      	movs	r1, r3
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	68da      	ldr	r2, [r3, #12]
 8002eea:	4b0d      	ldr	r3, [pc, #52]	; (8002f20 <HAL_RCC_ClockConfig+0x188>)
 8002eec:	430a      	orrs	r2, r1
 8002eee:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8002ef0:	f000 f820 	bl	8002f34 <HAL_RCC_GetSysClockFreq>
 8002ef4:	0001      	movs	r1, r0
 8002ef6:	4b0a      	ldr	r3, [pc, #40]	; (8002f20 <HAL_RCC_ClockConfig+0x188>)
 8002ef8:	685b      	ldr	r3, [r3, #4]
 8002efa:	091b      	lsrs	r3, r3, #4
 8002efc:	220f      	movs	r2, #15
 8002efe:	4013      	ands	r3, r2
 8002f00:	4a0a      	ldr	r2, [pc, #40]	; (8002f2c <HAL_RCC_ClockConfig+0x194>)
 8002f02:	5cd3      	ldrb	r3, [r2, r3]
 8002f04:	000a      	movs	r2, r1
 8002f06:	40da      	lsrs	r2, r3
 8002f08:	4b09      	ldr	r3, [pc, #36]	; (8002f30 <HAL_RCC_ClockConfig+0x198>)
 8002f0a:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8002f0c:	2000      	movs	r0, #0
 8002f0e:	f7fe fef5 	bl	8001cfc <HAL_InitTick>
  
  return HAL_OK;
 8002f12:	2300      	movs	r3, #0
}
 8002f14:	0018      	movs	r0, r3
 8002f16:	46bd      	mov	sp, r7
 8002f18:	b004      	add	sp, #16
 8002f1a:	bd80      	pop	{r7, pc}
 8002f1c:	40022000 	.word	0x40022000
 8002f20:	40021000 	.word	0x40021000
 8002f24:	00001388 	.word	0x00001388
 8002f28:	fffff8ff 	.word	0xfffff8ff
 8002f2c:	08004498 	.word	0x08004498
 8002f30:	2000001c 	.word	0x2000001c

08002f34 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002f34:	b580      	push	{r7, lr}
 8002f36:	b086      	sub	sp, #24
 8002f38:	af00      	add	r7, sp, #0
  static const uint8_t aPLLMULFactorTable[16U] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
                                                   10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  static const uint8_t aPredivFactorTable[16U] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
                                                   9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002f3a:	2300      	movs	r3, #0
 8002f3c:	60fb      	str	r3, [r7, #12]
 8002f3e:	2300      	movs	r3, #0
 8002f40:	60bb      	str	r3, [r7, #8]
 8002f42:	2300      	movs	r3, #0
 8002f44:	617b      	str	r3, [r7, #20]
 8002f46:	2300      	movs	r3, #0
 8002f48:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8002f4a:	2300      	movs	r3, #0
 8002f4c:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 8002f4e:	4b20      	ldr	r3, [pc, #128]	; (8002fd0 <HAL_RCC_GetSysClockFreq+0x9c>)
 8002f50:	685b      	ldr	r3, [r3, #4]
 8002f52:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002f54:	68fb      	ldr	r3, [r7, #12]
 8002f56:	220c      	movs	r2, #12
 8002f58:	4013      	ands	r3, r2
 8002f5a:	2b04      	cmp	r3, #4
 8002f5c:	d002      	beq.n	8002f64 <HAL_RCC_GetSysClockFreq+0x30>
 8002f5e:	2b08      	cmp	r3, #8
 8002f60:	d003      	beq.n	8002f6a <HAL_RCC_GetSysClockFreq+0x36>
 8002f62:	e02c      	b.n	8002fbe <HAL_RCC_GetSysClockFreq+0x8a>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002f64:	4b1b      	ldr	r3, [pc, #108]	; (8002fd4 <HAL_RCC_GetSysClockFreq+0xa0>)
 8002f66:	613b      	str	r3, [r7, #16]
      break;
 8002f68:	e02c      	b.n	8002fc4 <HAL_RCC_GetSysClockFreq+0x90>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8002f6a:	68fb      	ldr	r3, [r7, #12]
 8002f6c:	0c9b      	lsrs	r3, r3, #18
 8002f6e:	220f      	movs	r2, #15
 8002f70:	4013      	ands	r3, r2
 8002f72:	4a19      	ldr	r2, [pc, #100]	; (8002fd8 <HAL_RCC_GetSysClockFreq+0xa4>)
 8002f74:	5cd3      	ldrb	r3, [r2, r3]
 8002f76:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8002f78:	4b15      	ldr	r3, [pc, #84]	; (8002fd0 <HAL_RCC_GetSysClockFreq+0x9c>)
 8002f7a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f7c:	220f      	movs	r2, #15
 8002f7e:	4013      	ands	r3, r2
 8002f80:	4a16      	ldr	r2, [pc, #88]	; (8002fdc <HAL_RCC_GetSysClockFreq+0xa8>)
 8002f82:	5cd3      	ldrb	r3, [r2, r3]
 8002f84:	60bb      	str	r3, [r7, #8]
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8002f86:	68fa      	ldr	r2, [r7, #12]
 8002f88:	2380      	movs	r3, #128	; 0x80
 8002f8a:	025b      	lsls	r3, r3, #9
 8002f8c:	4013      	ands	r3, r2
 8002f8e:	d009      	beq.n	8002fa4 <HAL_RCC_GetSysClockFreq+0x70>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8002f90:	68b9      	ldr	r1, [r7, #8]
 8002f92:	4810      	ldr	r0, [pc, #64]	; (8002fd4 <HAL_RCC_GetSysClockFreq+0xa0>)
 8002f94:	f7fd f8b8 	bl	8000108 <__udivsi3>
 8002f98:	0003      	movs	r3, r0
 8002f9a:	001a      	movs	r2, r3
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	4353      	muls	r3, r2
 8002fa0:	617b      	str	r3, [r7, #20]
 8002fa2:	e009      	b.n	8002fb8 <HAL_RCC_GetSysClockFreq+0x84>
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8002fa4:	6879      	ldr	r1, [r7, #4]
 8002fa6:	000a      	movs	r2, r1
 8002fa8:	0152      	lsls	r2, r2, #5
 8002faa:	1a52      	subs	r2, r2, r1
 8002fac:	0193      	lsls	r3, r2, #6
 8002fae:	1a9b      	subs	r3, r3, r2
 8002fb0:	00db      	lsls	r3, r3, #3
 8002fb2:	185b      	adds	r3, r3, r1
 8002fb4:	021b      	lsls	r3, r3, #8
 8002fb6:	617b      	str	r3, [r7, #20]
#endif
      }
      sysclockfreq = pllclk;
 8002fb8:	697b      	ldr	r3, [r7, #20]
 8002fba:	613b      	str	r3, [r7, #16]
      break;
 8002fbc:	e002      	b.n	8002fc4 <HAL_RCC_GetSysClockFreq+0x90>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002fbe:	4b05      	ldr	r3, [pc, #20]	; (8002fd4 <HAL_RCC_GetSysClockFreq+0xa0>)
 8002fc0:	613b      	str	r3, [r7, #16]
      break;
 8002fc2:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 8002fc4:	693b      	ldr	r3, [r7, #16]
}
 8002fc6:	0018      	movs	r0, r3
 8002fc8:	46bd      	mov	sp, r7
 8002fca:	b006      	add	sp, #24
 8002fcc:	bd80      	pop	{r7, pc}
 8002fce:	46c0      	nop			; (mov r8, r8)
 8002fd0:	40021000 	.word	0x40021000
 8002fd4:	007a1200 	.word	0x007a1200
 8002fd8:	080044a8 	.word	0x080044a8
 8002fdc:	080044b8 	.word	0x080044b8

08002fe0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8002fe0:	b580      	push	{r7, lr}
 8002fe2:	b084      	sub	sp, #16
 8002fe4:	af00      	add	r7, sp, #0
 8002fe6:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	2b00      	cmp	r3, #0
 8002fec:	d101      	bne.n	8002ff2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8002fee:	2301      	movs	r3, #1
 8002ff0:	e0a8      	b.n	8003144 <HAL_SPI_Init+0x164>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ff6:	2b00      	cmp	r3, #0
 8002ff8:	d109      	bne.n	800300e <HAL_SPI_Init+0x2e>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	685a      	ldr	r2, [r3, #4]
 8002ffe:	2382      	movs	r3, #130	; 0x82
 8003000:	005b      	lsls	r3, r3, #1
 8003002:	429a      	cmp	r2, r3
 8003004:	d009      	beq.n	800301a <HAL_SPI_Init+0x3a>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	2200      	movs	r2, #0
 800300a:	61da      	str	r2, [r3, #28]
 800300c:	e005      	b.n	800301a <HAL_SPI_Init+0x3a>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	2200      	movs	r2, #0
 8003012:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	2200      	movs	r2, #0
 8003018:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	2200      	movs	r2, #0
 800301e:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	225d      	movs	r2, #93	; 0x5d
 8003024:	5c9b      	ldrb	r3, [r3, r2]
 8003026:	b2db      	uxtb	r3, r3
 8003028:	2b00      	cmp	r3, #0
 800302a:	d107      	bne.n	800303c <HAL_SPI_Init+0x5c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	225c      	movs	r2, #92	; 0x5c
 8003030:	2100      	movs	r1, #0
 8003032:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	0018      	movs	r0, r3
 8003038:	f7fe fc40 	bl	80018bc <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	225d      	movs	r2, #93	; 0x5d
 8003040:	2102      	movs	r1, #2
 8003042:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	681a      	ldr	r2, [r3, #0]
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	2140      	movs	r1, #64	; 0x40
 8003050:	438a      	bics	r2, r1
 8003052:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	68da      	ldr	r2, [r3, #12]
 8003058:	23e0      	movs	r3, #224	; 0xe0
 800305a:	00db      	lsls	r3, r3, #3
 800305c:	429a      	cmp	r2, r3
 800305e:	d902      	bls.n	8003066 <HAL_SPI_Init+0x86>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8003060:	2300      	movs	r3, #0
 8003062:	60fb      	str	r3, [r7, #12]
 8003064:	e002      	b.n	800306c <HAL_SPI_Init+0x8c>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8003066:	2380      	movs	r3, #128	; 0x80
 8003068:	015b      	lsls	r3, r3, #5
 800306a:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	68da      	ldr	r2, [r3, #12]
 8003070:	23f0      	movs	r3, #240	; 0xf0
 8003072:	011b      	lsls	r3, r3, #4
 8003074:	429a      	cmp	r2, r3
 8003076:	d008      	beq.n	800308a <HAL_SPI_Init+0xaa>
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	68da      	ldr	r2, [r3, #12]
 800307c:	23e0      	movs	r3, #224	; 0xe0
 800307e:	00db      	lsls	r3, r3, #3
 8003080:	429a      	cmp	r2, r3
 8003082:	d002      	beq.n	800308a <HAL_SPI_Init+0xaa>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	2200      	movs	r2, #0
 8003088:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	685a      	ldr	r2, [r3, #4]
 800308e:	2382      	movs	r3, #130	; 0x82
 8003090:	005b      	lsls	r3, r3, #1
 8003092:	401a      	ands	r2, r3
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	6899      	ldr	r1, [r3, #8]
 8003098:	2384      	movs	r3, #132	; 0x84
 800309a:	021b      	lsls	r3, r3, #8
 800309c:	400b      	ands	r3, r1
 800309e:	431a      	orrs	r2, r3
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	691b      	ldr	r3, [r3, #16]
 80030a4:	2102      	movs	r1, #2
 80030a6:	400b      	ands	r3, r1
 80030a8:	431a      	orrs	r2, r3
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	695b      	ldr	r3, [r3, #20]
 80030ae:	2101      	movs	r1, #1
 80030b0:	400b      	ands	r3, r1
 80030b2:	431a      	orrs	r2, r3
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	6999      	ldr	r1, [r3, #24]
 80030b8:	2380      	movs	r3, #128	; 0x80
 80030ba:	009b      	lsls	r3, r3, #2
 80030bc:	400b      	ands	r3, r1
 80030be:	431a      	orrs	r2, r3
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	69db      	ldr	r3, [r3, #28]
 80030c4:	2138      	movs	r1, #56	; 0x38
 80030c6:	400b      	ands	r3, r1
 80030c8:	431a      	orrs	r2, r3
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	6a1b      	ldr	r3, [r3, #32]
 80030ce:	2180      	movs	r1, #128	; 0x80
 80030d0:	400b      	ands	r3, r1
 80030d2:	431a      	orrs	r2, r3
 80030d4:	0011      	movs	r1, r2
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80030da:	2380      	movs	r3, #128	; 0x80
 80030dc:	019b      	lsls	r3, r3, #6
 80030de:	401a      	ands	r2, r3
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	430a      	orrs	r2, r1
 80030e6:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	699b      	ldr	r3, [r3, #24]
 80030ec:	0c1b      	lsrs	r3, r3, #16
 80030ee:	2204      	movs	r2, #4
 80030f0:	401a      	ands	r2, r3
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030f6:	2110      	movs	r1, #16
 80030f8:	400b      	ands	r3, r1
 80030fa:	431a      	orrs	r2, r3
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003100:	2108      	movs	r1, #8
 8003102:	400b      	ands	r3, r1
 8003104:	431a      	orrs	r2, r3
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	68d9      	ldr	r1, [r3, #12]
 800310a:	23f0      	movs	r3, #240	; 0xf0
 800310c:	011b      	lsls	r3, r3, #4
 800310e:	400b      	ands	r3, r1
 8003110:	431a      	orrs	r2, r3
 8003112:	0011      	movs	r1, r2
 8003114:	68fa      	ldr	r2, [r7, #12]
 8003116:	2380      	movs	r3, #128	; 0x80
 8003118:	015b      	lsls	r3, r3, #5
 800311a:	401a      	ands	r2, r3
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	430a      	orrs	r2, r1
 8003122:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	69da      	ldr	r2, [r3, #28]
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	4907      	ldr	r1, [pc, #28]	; (800314c <HAL_SPI_Init+0x16c>)
 8003130:	400a      	ands	r2, r1
 8003132:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	2200      	movs	r2, #0
 8003138:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	225d      	movs	r2, #93	; 0x5d
 800313e:	2101      	movs	r1, #1
 8003140:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003142:	2300      	movs	r3, #0
}
 8003144:	0018      	movs	r0, r3
 8003146:	46bd      	mov	sp, r7
 8003148:	b004      	add	sp, #16
 800314a:	bd80      	pop	{r7, pc}
 800314c:	fffff7ff 	.word	0xfffff7ff

08003150 <HAL_SPI_Transmit_DMA>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_DMA(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 8003150:	b580      	push	{r7, lr}
 8003152:	b086      	sub	sp, #24
 8003154:	af00      	add	r7, sp, #0
 8003156:	60f8      	str	r0, [r7, #12]
 8003158:	60b9      	str	r1, [r7, #8]
 800315a:	1dbb      	adds	r3, r7, #6
 800315c:	801a      	strh	r2, [r3, #0]
  HAL_StatusTypeDef errorcode = HAL_OK;
 800315e:	2317      	movs	r3, #23
 8003160:	18fb      	adds	r3, r7, r3
 8003162:	2200      	movs	r2, #0
 8003164:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003166:	68fb      	ldr	r3, [r7, #12]
 8003168:	225c      	movs	r2, #92	; 0x5c
 800316a:	5c9b      	ldrb	r3, [r3, r2]
 800316c:	2b01      	cmp	r3, #1
 800316e:	d101      	bne.n	8003174 <HAL_SPI_Transmit_DMA+0x24>
 8003170:	2302      	movs	r3, #2
 8003172:	e0e3      	b.n	800333c <HAL_SPI_Transmit_DMA+0x1ec>
 8003174:	68fb      	ldr	r3, [r7, #12]
 8003176:	225c      	movs	r2, #92	; 0x5c
 8003178:	2101      	movs	r1, #1
 800317a:	5499      	strb	r1, [r3, r2]

  if (hspi->State != HAL_SPI_STATE_READY)
 800317c:	68fb      	ldr	r3, [r7, #12]
 800317e:	225d      	movs	r2, #93	; 0x5d
 8003180:	5c9b      	ldrb	r3, [r3, r2]
 8003182:	b2db      	uxtb	r3, r3
 8003184:	2b01      	cmp	r3, #1
 8003186:	d004      	beq.n	8003192 <HAL_SPI_Transmit_DMA+0x42>
  {
    errorcode = HAL_BUSY;
 8003188:	2317      	movs	r3, #23
 800318a:	18fb      	adds	r3, r7, r3
 800318c:	2202      	movs	r2, #2
 800318e:	701a      	strb	r2, [r3, #0]
    goto error;
 8003190:	e0cd      	b.n	800332e <HAL_SPI_Transmit_DMA+0x1de>
  }

  if ((pData == NULL) || (Size == 0U))
 8003192:	68bb      	ldr	r3, [r7, #8]
 8003194:	2b00      	cmp	r3, #0
 8003196:	d003      	beq.n	80031a0 <HAL_SPI_Transmit_DMA+0x50>
 8003198:	1dbb      	adds	r3, r7, #6
 800319a:	881b      	ldrh	r3, [r3, #0]
 800319c:	2b00      	cmp	r3, #0
 800319e:	d104      	bne.n	80031aa <HAL_SPI_Transmit_DMA+0x5a>
  {
    errorcode = HAL_ERROR;
 80031a0:	2317      	movs	r3, #23
 80031a2:	18fb      	adds	r3, r7, r3
 80031a4:	2201      	movs	r2, #1
 80031a6:	701a      	strb	r2, [r3, #0]
    goto error;
 80031a8:	e0c1      	b.n	800332e <HAL_SPI_Transmit_DMA+0x1de>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80031aa:	68fb      	ldr	r3, [r7, #12]
 80031ac:	225d      	movs	r2, #93	; 0x5d
 80031ae:	2103      	movs	r1, #3
 80031b0:	5499      	strb	r1, [r3, r2]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80031b2:	68fb      	ldr	r3, [r7, #12]
 80031b4:	2200      	movs	r2, #0
 80031b6:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80031b8:	68fb      	ldr	r3, [r7, #12]
 80031ba:	68ba      	ldr	r2, [r7, #8]
 80031bc:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 80031be:	68fb      	ldr	r3, [r7, #12]
 80031c0:	1dba      	adds	r2, r7, #6
 80031c2:	8812      	ldrh	r2, [r2, #0]
 80031c4:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 80031c6:	68fb      	ldr	r3, [r7, #12]
 80031c8:	1dba      	adds	r2, r7, #6
 80031ca:	8812      	ldrh	r2, [r2, #0]
 80031cc:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80031ce:	68fb      	ldr	r3, [r7, #12]
 80031d0:	2200      	movs	r2, #0
 80031d2:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 80031d4:	68fb      	ldr	r3, [r7, #12]
 80031d6:	2200      	movs	r2, #0
 80031d8:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 80031da:	68fb      	ldr	r3, [r7, #12]
 80031dc:	2200      	movs	r2, #0
 80031de:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->RxXferSize  = 0U;
 80031e0:	68fb      	ldr	r3, [r7, #12]
 80031e2:	2244      	movs	r2, #68	; 0x44
 80031e4:	2100      	movs	r1, #0
 80031e6:	5299      	strh	r1, [r3, r2]
  hspi->RxXferCount = 0U;
 80031e8:	68fb      	ldr	r3, [r7, #12]
 80031ea:	2246      	movs	r2, #70	; 0x46
 80031ec:	2100      	movs	r1, #0
 80031ee:	5299      	strh	r1, [r3, r2]

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80031f0:	68fb      	ldr	r3, [r7, #12]
 80031f2:	689a      	ldr	r2, [r3, #8]
 80031f4:	2380      	movs	r3, #128	; 0x80
 80031f6:	021b      	lsls	r3, r3, #8
 80031f8:	429a      	cmp	r2, r3
 80031fa:	d110      	bne.n	800321e <HAL_SPI_Transmit_DMA+0xce>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80031fc:	68fb      	ldr	r3, [r7, #12]
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	681a      	ldr	r2, [r3, #0]
 8003202:	68fb      	ldr	r3, [r7, #12]
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	2140      	movs	r1, #64	; 0x40
 8003208:	438a      	bics	r2, r1
 800320a:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800320c:	68fb      	ldr	r3, [r7, #12]
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	681a      	ldr	r2, [r3, #0]
 8003212:	68fb      	ldr	r3, [r7, #12]
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	2180      	movs	r1, #128	; 0x80
 8003218:	01c9      	lsls	r1, r1, #7
 800321a:	430a      	orrs	r2, r1
 800321c:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the SPI TxDMA Half transfer complete callback */
  hspi->hdmatx->XferHalfCpltCallback = SPI_DMAHalfTransmitCplt;
 800321e:	68fb      	ldr	r3, [r7, #12]
 8003220:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003222:	4a48      	ldr	r2, [pc, #288]	; (8003344 <HAL_SPI_Transmit_DMA+0x1f4>)
 8003224:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the SPI TxDMA transfer complete callback */
  hspi->hdmatx->XferCpltCallback = SPI_DMATransmitCplt;
 8003226:	68fb      	ldr	r3, [r7, #12]
 8003228:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800322a:	4a47      	ldr	r2, [pc, #284]	; (8003348 <HAL_SPI_Transmit_DMA+0x1f8>)
 800322c:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set the DMA error callback */
  hspi->hdmatx->XferErrorCallback = SPI_DMAError;
 800322e:	68fb      	ldr	r3, [r7, #12]
 8003230:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003232:	4a46      	ldr	r2, [pc, #280]	; (800334c <HAL_SPI_Transmit_DMA+0x1fc>)
 8003234:	631a      	str	r2, [r3, #48]	; 0x30

  /* Set the DMA AbortCpltCallback */
  hspi->hdmatx->XferAbortCallback = NULL;
 8003236:	68fb      	ldr	r3, [r7, #12]
 8003238:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800323a:	2200      	movs	r2, #0
 800323c:	635a      	str	r2, [r3, #52]	; 0x34

  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 800323e:	68fb      	ldr	r3, [r7, #12]
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	685a      	ldr	r2, [r3, #4]
 8003244:	68fb      	ldr	r3, [r7, #12]
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	4941      	ldr	r1, [pc, #260]	; (8003350 <HAL_SPI_Transmit_DMA+0x200>)
 800324a:	400a      	ands	r2, r1
 800324c:	605a      	str	r2, [r3, #4]
  /* Packing mode is enabled only if the DMA setting is HALWORD */
  if ((hspi->Init.DataSize <= SPI_DATASIZE_8BIT) && (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD))
 800324e:	68fb      	ldr	r3, [r7, #12]
 8003250:	68da      	ldr	r2, [r3, #12]
 8003252:	23e0      	movs	r3, #224	; 0xe0
 8003254:	00db      	lsls	r3, r3, #3
 8003256:	429a      	cmp	r2, r3
 8003258:	d82f      	bhi.n	80032ba <HAL_SPI_Transmit_DMA+0x16a>
 800325a:	68fb      	ldr	r3, [r7, #12]
 800325c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800325e:	695a      	ldr	r2, [r3, #20]
 8003260:	2380      	movs	r3, #128	; 0x80
 8003262:	00db      	lsls	r3, r3, #3
 8003264:	429a      	cmp	r2, r3
 8003266:	d128      	bne.n	80032ba <HAL_SPI_Transmit_DMA+0x16a>
  {
    /* Check the even/odd of the data size + crc if enabled */
    if ((hspi->TxXferCount & 0x1U) == 0U)
 8003268:	68fb      	ldr	r3, [r7, #12]
 800326a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800326c:	b29b      	uxth	r3, r3
 800326e:	001a      	movs	r2, r3
 8003270:	2301      	movs	r3, #1
 8003272:	4013      	ands	r3, r2
 8003274:	d10f      	bne.n	8003296 <HAL_SPI_Transmit_DMA+0x146>
    {
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 8003276:	68fb      	ldr	r3, [r7, #12]
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	685a      	ldr	r2, [r3, #4]
 800327c:	68fb      	ldr	r3, [r7, #12]
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	4933      	ldr	r1, [pc, #204]	; (8003350 <HAL_SPI_Transmit_DMA+0x200>)
 8003282:	400a      	ands	r2, r1
 8003284:	605a      	str	r2, [r3, #4]
      hspi->TxXferCount = (hspi->TxXferCount >> 1U);
 8003286:	68fb      	ldr	r3, [r7, #12]
 8003288:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800328a:	b29b      	uxth	r3, r3
 800328c:	085b      	lsrs	r3, r3, #1
 800328e:	b29a      	uxth	r2, r3
 8003290:	68fb      	ldr	r3, [r7, #12]
 8003292:	87da      	strh	r2, [r3, #62]	; 0x3e
 8003294:	e011      	b.n	80032ba <HAL_SPI_Transmit_DMA+0x16a>
    }
    else
    {
      SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 8003296:	68fb      	ldr	r3, [r7, #12]
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	685a      	ldr	r2, [r3, #4]
 800329c:	68fb      	ldr	r3, [r7, #12]
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	2180      	movs	r1, #128	; 0x80
 80032a2:	01c9      	lsls	r1, r1, #7
 80032a4:	430a      	orrs	r2, r1
 80032a6:	605a      	str	r2, [r3, #4]
      hspi->TxXferCount = (hspi->TxXferCount >> 1U) + 1U;
 80032a8:	68fb      	ldr	r3, [r7, #12]
 80032aa:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80032ac:	b29b      	uxth	r3, r3
 80032ae:	085b      	lsrs	r3, r3, #1
 80032b0:	b29b      	uxth	r3, r3
 80032b2:	3301      	adds	r3, #1
 80032b4:	b29a      	uxth	r2, r3
 80032b6:	68fb      	ldr	r3, [r7, #12]
 80032b8:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
  }

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 80032ba:	68fb      	ldr	r3, [r7, #12]
 80032bc:	6d58      	ldr	r0, [r3, #84]	; 0x54
 80032be:	68fb      	ldr	r3, [r7, #12]
 80032c0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80032c2:	0019      	movs	r1, r3
 80032c4:	68fb      	ldr	r3, [r7, #12]
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	330c      	adds	r3, #12
 80032ca:	001a      	movs	r2, r3
                                 hspi->TxXferCount))
 80032cc:	68fb      	ldr	r3, [r7, #12]
 80032ce:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80032d0:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 80032d2:	f7fe fe89 	bl	8001fe8 <HAL_DMA_Start_IT>
 80032d6:	1e03      	subs	r3, r0, #0
 80032d8:	d00a      	beq.n	80032f0 <HAL_SPI_Transmit_DMA+0x1a0>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 80032da:	68fb      	ldr	r3, [r7, #12]
 80032dc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80032de:	2210      	movs	r2, #16
 80032e0:	431a      	orrs	r2, r3
 80032e2:	68fb      	ldr	r3, [r7, #12]
 80032e4:	661a      	str	r2, [r3, #96]	; 0x60
    errorcode = HAL_ERROR;
 80032e6:	2317      	movs	r3, #23
 80032e8:	18fb      	adds	r3, r7, r3
 80032ea:	2201      	movs	r2, #1
 80032ec:	701a      	strb	r2, [r3, #0]

    goto error;
 80032ee:	e01e      	b.n	800332e <HAL_SPI_Transmit_DMA+0x1de>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80032f0:	68fb      	ldr	r3, [r7, #12]
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	2240      	movs	r2, #64	; 0x40
 80032f8:	4013      	ands	r3, r2
 80032fa:	2b40      	cmp	r3, #64	; 0x40
 80032fc:	d007      	beq.n	800330e <HAL_SPI_Transmit_DMA+0x1be>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80032fe:	68fb      	ldr	r3, [r7, #12]
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	681a      	ldr	r2, [r3, #0]
 8003304:	68fb      	ldr	r3, [r7, #12]
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	2140      	movs	r1, #64	; 0x40
 800330a:	430a      	orrs	r2, r1
 800330c:	601a      	str	r2, [r3, #0]
  }

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 800330e:	68fb      	ldr	r3, [r7, #12]
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	685a      	ldr	r2, [r3, #4]
 8003314:	68fb      	ldr	r3, [r7, #12]
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	2120      	movs	r1, #32
 800331a:	430a      	orrs	r2, r1
 800331c:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 800331e:	68fb      	ldr	r3, [r7, #12]
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	685a      	ldr	r2, [r3, #4]
 8003324:	68fb      	ldr	r3, [r7, #12]
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	2102      	movs	r1, #2
 800332a:	430a      	orrs	r2, r1
 800332c:	605a      	str	r2, [r3, #4]

error :
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800332e:	68fb      	ldr	r3, [r7, #12]
 8003330:	225c      	movs	r2, #92	; 0x5c
 8003332:	2100      	movs	r1, #0
 8003334:	5499      	strb	r1, [r3, r2]
  return errorcode;
 8003336:	2317      	movs	r3, #23
 8003338:	18fb      	adds	r3, r7, r3
 800333a:	781b      	ldrb	r3, [r3, #0]
}
 800333c:	0018      	movs	r0, r3
 800333e:	46bd      	mov	sp, r7
 8003340:	b006      	add	sp, #24
 8003342:	bd80      	pop	{r7, pc}
 8003344:	08003d3f 	.word	0x08003d3f
 8003348:	08003b4d 	.word	0x08003b4d
 800334c:	08003d99 	.word	0x08003d99
 8003350:	ffffbfff 	.word	0xffffbfff

08003354 <HAL_SPI_TransmitReceive_DMA>:
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_DMA(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData,
                                              uint16_t Size)
{
 8003354:	b590      	push	{r4, r7, lr}
 8003356:	b087      	sub	sp, #28
 8003358:	af00      	add	r7, sp, #0
 800335a:	60f8      	str	r0, [r7, #12]
 800335c:	60b9      	str	r1, [r7, #8]
 800335e:	607a      	str	r2, [r7, #4]
 8003360:	001a      	movs	r2, r3
 8003362:	1cbb      	adds	r3, r7, #2
 8003364:	801a      	strh	r2, [r3, #0]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8003366:	2317      	movs	r3, #23
 8003368:	18fb      	adds	r3, r7, r3
 800336a:	2200      	movs	r2, #0
 800336c:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process locked */
  __HAL_LOCK(hspi);
 800336e:	68fb      	ldr	r3, [r7, #12]
 8003370:	225c      	movs	r2, #92	; 0x5c
 8003372:	5c9b      	ldrb	r3, [r3, r2]
 8003374:	2b01      	cmp	r3, #1
 8003376:	d101      	bne.n	800337c <HAL_SPI_TransmitReceive_DMA+0x28>
 8003378:	2302      	movs	r3, #2
 800337a:	e190      	b.n	800369e <HAL_SPI_TransmitReceive_DMA+0x34a>
 800337c:	68fb      	ldr	r3, [r7, #12]
 800337e:	225c      	movs	r2, #92	; 0x5c
 8003380:	2101      	movs	r1, #1
 8003382:	5499      	strb	r1, [r3, r2]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8003384:	2016      	movs	r0, #22
 8003386:	183b      	adds	r3, r7, r0
 8003388:	68fa      	ldr	r2, [r7, #12]
 800338a:	215d      	movs	r1, #93	; 0x5d
 800338c:	5c52      	ldrb	r2, [r2, r1]
 800338e:	701a      	strb	r2, [r3, #0]
  tmp_mode            = hspi->Init.Mode;
 8003390:	68fb      	ldr	r3, [r7, #12]
 8003392:	685b      	ldr	r3, [r3, #4]
 8003394:	613b      	str	r3, [r7, #16]

  if (!((tmp_state == HAL_SPI_STATE_READY) ||
 8003396:	0001      	movs	r1, r0
 8003398:	187b      	adds	r3, r7, r1
 800339a:	781b      	ldrb	r3, [r3, #0]
 800339c:	2b01      	cmp	r3, #1
 800339e:	d011      	beq.n	80033c4 <HAL_SPI_TransmitReceive_DMA+0x70>
 80033a0:	693a      	ldr	r2, [r7, #16]
 80033a2:	2382      	movs	r3, #130	; 0x82
 80033a4:	005b      	lsls	r3, r3, #1
 80033a6:	429a      	cmp	r2, r3
 80033a8:	d107      	bne.n	80033ba <HAL_SPI_TransmitReceive_DMA+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80033aa:	68fb      	ldr	r3, [r7, #12]
 80033ac:	689b      	ldr	r3, [r3, #8]
 80033ae:	2b00      	cmp	r3, #0
 80033b0:	d103      	bne.n	80033ba <HAL_SPI_TransmitReceive_DMA+0x66>
 80033b2:	187b      	adds	r3, r7, r1
 80033b4:	781b      	ldrb	r3, [r3, #0]
 80033b6:	2b04      	cmp	r3, #4
 80033b8:	d004      	beq.n	80033c4 <HAL_SPI_TransmitReceive_DMA+0x70>
  {
    errorcode = HAL_BUSY;
 80033ba:	2317      	movs	r3, #23
 80033bc:	18fb      	adds	r3, r7, r3
 80033be:	2202      	movs	r2, #2
 80033c0:	701a      	strb	r2, [r3, #0]
    goto error;
 80033c2:	e165      	b.n	8003690 <HAL_SPI_TransmitReceive_DMA+0x33c>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80033c4:	68bb      	ldr	r3, [r7, #8]
 80033c6:	2b00      	cmp	r3, #0
 80033c8:	d006      	beq.n	80033d8 <HAL_SPI_TransmitReceive_DMA+0x84>
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	2b00      	cmp	r3, #0
 80033ce:	d003      	beq.n	80033d8 <HAL_SPI_TransmitReceive_DMA+0x84>
 80033d0:	1cbb      	adds	r3, r7, #2
 80033d2:	881b      	ldrh	r3, [r3, #0]
 80033d4:	2b00      	cmp	r3, #0
 80033d6:	d104      	bne.n	80033e2 <HAL_SPI_TransmitReceive_DMA+0x8e>
  {
    errorcode = HAL_ERROR;
 80033d8:	2317      	movs	r3, #23
 80033da:	18fb      	adds	r3, r7, r3
 80033dc:	2201      	movs	r2, #1
 80033de:	701a      	strb	r2, [r3, #0]
    goto error;
 80033e0:	e156      	b.n	8003690 <HAL_SPI_TransmitReceive_DMA+0x33c>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80033e2:	68fb      	ldr	r3, [r7, #12]
 80033e4:	225d      	movs	r2, #93	; 0x5d
 80033e6:	5c9b      	ldrb	r3, [r3, r2]
 80033e8:	b2db      	uxtb	r3, r3
 80033ea:	2b04      	cmp	r3, #4
 80033ec:	d003      	beq.n	80033f6 <HAL_SPI_TransmitReceive_DMA+0xa2>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80033ee:	68fb      	ldr	r3, [r7, #12]
 80033f0:	225d      	movs	r2, #93	; 0x5d
 80033f2:	2105      	movs	r1, #5
 80033f4:	5499      	strb	r1, [r3, r2]
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80033f6:	68fb      	ldr	r3, [r7, #12]
 80033f8:	2200      	movs	r2, #0
 80033fa:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80033fc:	68fb      	ldr	r3, [r7, #12]
 80033fe:	68ba      	ldr	r2, [r7, #8]
 8003400:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 8003402:	68fb      	ldr	r3, [r7, #12]
 8003404:	1cba      	adds	r2, r7, #2
 8003406:	8812      	ldrh	r2, [r2, #0]
 8003408:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 800340a:	68fb      	ldr	r3, [r7, #12]
 800340c:	1cba      	adds	r2, r7, #2
 800340e:	8812      	ldrh	r2, [r2, #0]
 8003410:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8003412:	68fb      	ldr	r3, [r7, #12]
 8003414:	687a      	ldr	r2, [r7, #4]
 8003416:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = Size;
 8003418:	68fb      	ldr	r3, [r7, #12]
 800341a:	1cba      	adds	r2, r7, #2
 800341c:	2144      	movs	r1, #68	; 0x44
 800341e:	8812      	ldrh	r2, [r2, #0]
 8003420:	525a      	strh	r2, [r3, r1]
  hspi->RxXferCount = Size;
 8003422:	68fb      	ldr	r3, [r7, #12]
 8003424:	1cba      	adds	r2, r7, #2
 8003426:	2146      	movs	r1, #70	; 0x46
 8003428:	8812      	ldrh	r2, [r2, #0]
 800342a:	525a      	strh	r2, [r3, r1]

  /* Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800342c:	68fb      	ldr	r3, [r7, #12]
 800342e:	2200      	movs	r2, #0
 8003430:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8003432:	68fb      	ldr	r3, [r7, #12]
 8003434:	2200      	movs	r2, #0
 8003436:	651a      	str	r2, [r3, #80]	; 0x50
  }
#endif /* USE_SPI_CRC */

#if defined (STM32F030x6) || defined (STM32F030x8) || defined (STM32F031x6) || defined (STM32F038xx) || defined (STM32F051x8) || defined (STM32F058xx)
  /* Packing mode management is enabled by the DMA settings */
  if ((hspi->Init.DataSize <= SPI_DATASIZE_8BIT) && (hspi->hdmarx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD))
 8003438:	68fb      	ldr	r3, [r7, #12]
 800343a:	68da      	ldr	r2, [r3, #12]
 800343c:	23e0      	movs	r3, #224	; 0xe0
 800343e:	00db      	lsls	r3, r3, #3
 8003440:	429a      	cmp	r2, r3
 8003442:	d80b      	bhi.n	800345c <HAL_SPI_TransmitReceive_DMA+0x108>
 8003444:	68fb      	ldr	r3, [r7, #12]
 8003446:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003448:	695a      	ldr	r2, [r3, #20]
 800344a:	2380      	movs	r3, #128	; 0x80
 800344c:	00db      	lsls	r3, r3, #3
 800344e:	429a      	cmp	r2, r3
 8003450:	d104      	bne.n	800345c <HAL_SPI_TransmitReceive_DMA+0x108>
  {
    /* Restriction the DMA data received is not allowed in this mode */
    errorcode = HAL_ERROR;
 8003452:	2317      	movs	r3, #23
 8003454:	18fb      	adds	r3, r7, r3
 8003456:	2201      	movs	r2, #1
 8003458:	701a      	strb	r2, [r3, #0]
    goto error;
 800345a:	e119      	b.n	8003690 <HAL_SPI_TransmitReceive_DMA+0x33c>
  }
#endif /* STM32F030x6 || STM32F030x8 || STM32F031x6 || STM32F038xx || STM32F051x8 || STM32F058xx */

  /* Reset the threshold bit */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX | SPI_CR2_LDMARX);
 800345c:	68fb      	ldr	r3, [r7, #12]
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	685a      	ldr	r2, [r3, #4]
 8003462:	68fb      	ldr	r3, [r7, #12]
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	4990      	ldr	r1, [pc, #576]	; (80036a8 <HAL_SPI_TransmitReceive_DMA+0x354>)
 8003468:	400a      	ands	r2, r1
 800346a:	605a      	str	r2, [r3, #4]

  /* The packing mode management is enabled by the DMA settings according the spi data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800346c:	68fb      	ldr	r3, [r7, #12]
 800346e:	68da      	ldr	r2, [r3, #12]
 8003470:	23e0      	movs	r3, #224	; 0xe0
 8003472:	00db      	lsls	r3, r3, #3
 8003474:	429a      	cmp	r2, r3
 8003476:	d908      	bls.n	800348a <HAL_SPI_TransmitReceive_DMA+0x136>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8003478:	68fb      	ldr	r3, [r7, #12]
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	685a      	ldr	r2, [r3, #4]
 800347e:	68fb      	ldr	r3, [r7, #12]
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	498a      	ldr	r1, [pc, #552]	; (80036ac <HAL_SPI_TransmitReceive_DMA+0x358>)
 8003484:	400a      	ands	r2, r1
 8003486:	605a      	str	r2, [r3, #4]
 8003488:	e074      	b.n	8003574 <HAL_SPI_TransmitReceive_DMA+0x220>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800348a:	68fb      	ldr	r3, [r7, #12]
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	685a      	ldr	r2, [r3, #4]
 8003490:	68fb      	ldr	r3, [r7, #12]
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	2180      	movs	r1, #128	; 0x80
 8003496:	0149      	lsls	r1, r1, #5
 8003498:	430a      	orrs	r2, r1
 800349a:	605a      	str	r2, [r3, #4]

    if (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800349c:	68fb      	ldr	r3, [r7, #12]
 800349e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80034a0:	695a      	ldr	r2, [r3, #20]
 80034a2:	2380      	movs	r3, #128	; 0x80
 80034a4:	00db      	lsls	r3, r3, #3
 80034a6:	429a      	cmp	r2, r3
 80034a8:	d127      	bne.n	80034fa <HAL_SPI_TransmitReceive_DMA+0x1a6>
    {
      if ((hspi->TxXferSize & 0x1U) == 0x0U)
 80034aa:	68fb      	ldr	r3, [r7, #12]
 80034ac:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 80034ae:	001a      	movs	r2, r3
 80034b0:	2301      	movs	r3, #1
 80034b2:	4013      	ands	r3, r2
 80034b4:	d10f      	bne.n	80034d6 <HAL_SPI_TransmitReceive_DMA+0x182>
      {
        CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 80034b6:	68fb      	ldr	r3, [r7, #12]
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	685a      	ldr	r2, [r3, #4]
 80034bc:	68fb      	ldr	r3, [r7, #12]
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	497b      	ldr	r1, [pc, #492]	; (80036b0 <HAL_SPI_TransmitReceive_DMA+0x35c>)
 80034c2:	400a      	ands	r2, r1
 80034c4:	605a      	str	r2, [r3, #4]
        hspi->TxXferCount = hspi->TxXferCount >> 1U;
 80034c6:	68fb      	ldr	r3, [r7, #12]
 80034c8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80034ca:	b29b      	uxth	r3, r3
 80034cc:	085b      	lsrs	r3, r3, #1
 80034ce:	b29a      	uxth	r2, r3
 80034d0:	68fb      	ldr	r3, [r7, #12]
 80034d2:	87da      	strh	r2, [r3, #62]	; 0x3e
 80034d4:	e011      	b.n	80034fa <HAL_SPI_TransmitReceive_DMA+0x1a6>
      }
      else
      {
        SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 80034d6:	68fb      	ldr	r3, [r7, #12]
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	685a      	ldr	r2, [r3, #4]
 80034dc:	68fb      	ldr	r3, [r7, #12]
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	2180      	movs	r1, #128	; 0x80
 80034e2:	01c9      	lsls	r1, r1, #7
 80034e4:	430a      	orrs	r2, r1
 80034e6:	605a      	str	r2, [r3, #4]
        hspi->TxXferCount = (hspi->TxXferCount >> 1U) + 1U;
 80034e8:	68fb      	ldr	r3, [r7, #12]
 80034ea:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80034ec:	b29b      	uxth	r3, r3
 80034ee:	085b      	lsrs	r3, r3, #1
 80034f0:	b29b      	uxth	r3, r3
 80034f2:	3301      	adds	r3, #1
 80034f4:	b29a      	uxth	r2, r3
 80034f6:	68fb      	ldr	r3, [r7, #12]
 80034f8:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }

    if (hspi->hdmarx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80034fa:	68fb      	ldr	r3, [r7, #12]
 80034fc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80034fe:	695a      	ldr	r2, [r3, #20]
 8003500:	2380      	movs	r3, #128	; 0x80
 8003502:	00db      	lsls	r3, r3, #3
 8003504:	429a      	cmp	r2, r3
 8003506:	d135      	bne.n	8003574 <HAL_SPI_TransmitReceive_DMA+0x220>
    {
      /* Set RX Fifo threshold according the reception data length: 16bit */
      CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8003508:	68fb      	ldr	r3, [r7, #12]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	685a      	ldr	r2, [r3, #4]
 800350e:	68fb      	ldr	r3, [r7, #12]
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	4966      	ldr	r1, [pc, #408]	; (80036ac <HAL_SPI_TransmitReceive_DMA+0x358>)
 8003514:	400a      	ands	r2, r1
 8003516:	605a      	str	r2, [r3, #4]

      if ((hspi->RxXferCount & 0x1U) == 0x0U)
 8003518:	68fb      	ldr	r3, [r7, #12]
 800351a:	2246      	movs	r2, #70	; 0x46
 800351c:	5a9b      	ldrh	r3, [r3, r2]
 800351e:	b29b      	uxth	r3, r3
 8003520:	001a      	movs	r2, r3
 8003522:	2301      	movs	r3, #1
 8003524:	4013      	ands	r3, r2
 8003526:	d111      	bne.n	800354c <HAL_SPI_TransmitReceive_DMA+0x1f8>
      {
        CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 8003528:	68fb      	ldr	r3, [r7, #12]
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	685a      	ldr	r2, [r3, #4]
 800352e:	68fb      	ldr	r3, [r7, #12]
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	4960      	ldr	r1, [pc, #384]	; (80036b4 <HAL_SPI_TransmitReceive_DMA+0x360>)
 8003534:	400a      	ands	r2, r1
 8003536:	605a      	str	r2, [r3, #4]
        hspi->RxXferCount = hspi->RxXferCount >> 1U;
 8003538:	68fb      	ldr	r3, [r7, #12]
 800353a:	2246      	movs	r2, #70	; 0x46
 800353c:	5a9b      	ldrh	r3, [r3, r2]
 800353e:	b29b      	uxth	r3, r3
 8003540:	085b      	lsrs	r3, r3, #1
 8003542:	b299      	uxth	r1, r3
 8003544:	68fb      	ldr	r3, [r7, #12]
 8003546:	2246      	movs	r2, #70	; 0x46
 8003548:	5299      	strh	r1, [r3, r2]
 800354a:	e013      	b.n	8003574 <HAL_SPI_TransmitReceive_DMA+0x220>
      }
      else
      {
        SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 800354c:	68fb      	ldr	r3, [r7, #12]
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	685a      	ldr	r2, [r3, #4]
 8003552:	68fb      	ldr	r3, [r7, #12]
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	2180      	movs	r1, #128	; 0x80
 8003558:	0189      	lsls	r1, r1, #6
 800355a:	430a      	orrs	r2, r1
 800355c:	605a      	str	r2, [r3, #4]
        hspi->RxXferCount = (hspi->RxXferCount >> 1U) + 1U;
 800355e:	68fb      	ldr	r3, [r7, #12]
 8003560:	2246      	movs	r2, #70	; 0x46
 8003562:	5a9b      	ldrh	r3, [r3, r2]
 8003564:	b29b      	uxth	r3, r3
 8003566:	085b      	lsrs	r3, r3, #1
 8003568:	b29b      	uxth	r3, r3
 800356a:	3301      	adds	r3, #1
 800356c:	b299      	uxth	r1, r3
 800356e:	68fb      	ldr	r3, [r7, #12]
 8003570:	2246      	movs	r2, #70	; 0x46
 8003572:	5299      	strh	r1, [r3, r2]
      }
    }
  }

  /* Check if we are in Rx only or in Rx/Tx Mode and configure the DMA transfer complete callback */
  if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 8003574:	68fb      	ldr	r3, [r7, #12]
 8003576:	225d      	movs	r2, #93	; 0x5d
 8003578:	5c9b      	ldrb	r3, [r3, r2]
 800357a:	b2db      	uxtb	r3, r3
 800357c:	2b04      	cmp	r3, #4
 800357e:	d108      	bne.n	8003592 <HAL_SPI_TransmitReceive_DMA+0x23e>
  {
    /* Set the SPI Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 8003580:	68fb      	ldr	r3, [r7, #12]
 8003582:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003584:	4a4c      	ldr	r2, [pc, #304]	; (80036b8 <HAL_SPI_TransmitReceive_DMA+0x364>)
 8003586:	62da      	str	r2, [r3, #44]	; 0x2c
    hspi->hdmarx->XferCpltCallback     = SPI_DMAReceiveCplt;
 8003588:	68fb      	ldr	r3, [r7, #12]
 800358a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800358c:	4a4b      	ldr	r2, [pc, #300]	; (80036bc <HAL_SPI_TransmitReceive_DMA+0x368>)
 800358e:	629a      	str	r2, [r3, #40]	; 0x28
 8003590:	e007      	b.n	80035a2 <HAL_SPI_TransmitReceive_DMA+0x24e>
  }
  else
  {
    /* Set the SPI Tx/Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfTransmitReceiveCplt;
 8003592:	68fb      	ldr	r3, [r7, #12]
 8003594:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003596:	4a4a      	ldr	r2, [pc, #296]	; (80036c0 <HAL_SPI_TransmitReceive_DMA+0x36c>)
 8003598:	62da      	str	r2, [r3, #44]	; 0x2c
    hspi->hdmarx->XferCpltCallback     = SPI_DMATransmitReceiveCplt;
 800359a:	68fb      	ldr	r3, [r7, #12]
 800359c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800359e:	4a49      	ldr	r2, [pc, #292]	; (80036c4 <HAL_SPI_TransmitReceive_DMA+0x370>)
 80035a0:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Set the DMA error callback */
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 80035a2:	68fb      	ldr	r3, [r7, #12]
 80035a4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80035a6:	4a48      	ldr	r2, [pc, #288]	; (80036c8 <HAL_SPI_TransmitReceive_DMA+0x374>)
 80035a8:	631a      	str	r2, [r3, #48]	; 0x30

  /* Set the DMA AbortCpltCallback */
  hspi->hdmarx->XferAbortCallback = NULL;
 80035aa:	68fb      	ldr	r3, [r7, #12]
 80035ac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80035ae:	2200      	movs	r2, #0
 80035b0:	635a      	str	r2, [r3, #52]	; 0x34

  /* Enable the Rx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 80035b2:	68fb      	ldr	r3, [r7, #12]
 80035b4:	6d98      	ldr	r0, [r3, #88]	; 0x58
 80035b6:	68fb      	ldr	r3, [r7, #12]
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	330c      	adds	r3, #12
 80035bc:	0019      	movs	r1, r3
 80035be:	68fb      	ldr	r3, [r7, #12]
 80035c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035c2:	001c      	movs	r4, r3
                                 hspi->RxXferCount))
 80035c4:	68fb      	ldr	r3, [r7, #12]
 80035c6:	2246      	movs	r2, #70	; 0x46
 80035c8:	5a9b      	ldrh	r3, [r3, r2]
 80035ca:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 80035cc:	0022      	movs	r2, r4
 80035ce:	f7fe fd0b 	bl	8001fe8 <HAL_DMA_Start_IT>
 80035d2:	1e03      	subs	r3, r0, #0
 80035d4:	d00a      	beq.n	80035ec <HAL_SPI_TransmitReceive_DMA+0x298>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 80035d6:	68fb      	ldr	r3, [r7, #12]
 80035d8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80035da:	2210      	movs	r2, #16
 80035dc:	431a      	orrs	r2, r3
 80035de:	68fb      	ldr	r3, [r7, #12]
 80035e0:	661a      	str	r2, [r3, #96]	; 0x60
    errorcode = HAL_ERROR;
 80035e2:	2317      	movs	r3, #23
 80035e4:	18fb      	adds	r3, r7, r3
 80035e6:	2201      	movs	r2, #1
 80035e8:	701a      	strb	r2, [r3, #0]

    goto error;
 80035ea:	e051      	b.n	8003690 <HAL_SPI_TransmitReceive_DMA+0x33c>
  }

  /* Enable Rx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 80035ec:	68fb      	ldr	r3, [r7, #12]
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	685a      	ldr	r2, [r3, #4]
 80035f2:	68fb      	ldr	r3, [r7, #12]
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	2101      	movs	r1, #1
 80035f8:	430a      	orrs	r2, r1
 80035fa:	605a      	str	r2, [r3, #4]

  /* Set the SPI Tx DMA transfer complete callback as NULL because the communication closing
  is performed in DMA reception complete callback  */
  hspi->hdmatx->XferHalfCpltCallback = NULL;
 80035fc:	68fb      	ldr	r3, [r7, #12]
 80035fe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003600:	2200      	movs	r2, #0
 8003602:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi->hdmatx->XferCpltCallback     = NULL;
 8003604:	68fb      	ldr	r3, [r7, #12]
 8003606:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003608:	2200      	movs	r2, #0
 800360a:	629a      	str	r2, [r3, #40]	; 0x28
  hspi->hdmatx->XferErrorCallback    = NULL;
 800360c:	68fb      	ldr	r3, [r7, #12]
 800360e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003610:	2200      	movs	r2, #0
 8003612:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->hdmatx->XferAbortCallback    = NULL;
 8003614:	68fb      	ldr	r3, [r7, #12]
 8003616:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003618:	2200      	movs	r2, #0
 800361a:	635a      	str	r2, [r3, #52]	; 0x34

  /* Enable the Tx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 800361c:	68fb      	ldr	r3, [r7, #12]
 800361e:	6d58      	ldr	r0, [r3, #84]	; 0x54
 8003620:	68fb      	ldr	r3, [r7, #12]
 8003622:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003624:	0019      	movs	r1, r3
 8003626:	68fb      	ldr	r3, [r7, #12]
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	330c      	adds	r3, #12
 800362c:	001a      	movs	r2, r3
                                 hspi->TxXferCount))
 800362e:	68fb      	ldr	r3, [r7, #12]
 8003630:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003632:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8003634:	f7fe fcd8 	bl	8001fe8 <HAL_DMA_Start_IT>
 8003638:	1e03      	subs	r3, r0, #0
 800363a:	d00a      	beq.n	8003652 <HAL_SPI_TransmitReceive_DMA+0x2fe>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800363c:	68fb      	ldr	r3, [r7, #12]
 800363e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003640:	2210      	movs	r2, #16
 8003642:	431a      	orrs	r2, r3
 8003644:	68fb      	ldr	r3, [r7, #12]
 8003646:	661a      	str	r2, [r3, #96]	; 0x60
    errorcode = HAL_ERROR;
 8003648:	2317      	movs	r3, #23
 800364a:	18fb      	adds	r3, r7, r3
 800364c:	2201      	movs	r2, #1
 800364e:	701a      	strb	r2, [r3, #0]

    goto error;
 8003650:	e01e      	b.n	8003690 <HAL_SPI_TransmitReceive_DMA+0x33c>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003652:	68fb      	ldr	r3, [r7, #12]
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	2240      	movs	r2, #64	; 0x40
 800365a:	4013      	ands	r3, r2
 800365c:	2b40      	cmp	r3, #64	; 0x40
 800365e:	d007      	beq.n	8003670 <HAL_SPI_TransmitReceive_DMA+0x31c>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003660:	68fb      	ldr	r3, [r7, #12]
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	681a      	ldr	r2, [r3, #0]
 8003666:	68fb      	ldr	r3, [r7, #12]
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	2140      	movs	r1, #64	; 0x40
 800366c:	430a      	orrs	r2, r1
 800366e:	601a      	str	r2, [r3, #0]
  }
  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 8003670:	68fb      	ldr	r3, [r7, #12]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	685a      	ldr	r2, [r3, #4]
 8003676:	68fb      	ldr	r3, [r7, #12]
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	2120      	movs	r1, #32
 800367c:	430a      	orrs	r2, r1
 800367e:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8003680:	68fb      	ldr	r3, [r7, #12]
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	685a      	ldr	r2, [r3, #4]
 8003686:	68fb      	ldr	r3, [r7, #12]
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	2102      	movs	r1, #2
 800368c:	430a      	orrs	r2, r1
 800368e:	605a      	str	r2, [r3, #4]

error :
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8003690:	68fb      	ldr	r3, [r7, #12]
 8003692:	225c      	movs	r2, #92	; 0x5c
 8003694:	2100      	movs	r1, #0
 8003696:	5499      	strb	r1, [r3, r2]
  return errorcode;
 8003698:	2317      	movs	r3, #23
 800369a:	18fb      	adds	r3, r7, r3
 800369c:	781b      	ldrb	r3, [r3, #0]
}
 800369e:	0018      	movs	r0, r3
 80036a0:	46bd      	mov	sp, r7
 80036a2:	b007      	add	sp, #28
 80036a4:	bd90      	pop	{r4, r7, pc}
 80036a6:	46c0      	nop			; (mov r8, r8)
 80036a8:	ffff9fff 	.word	0xffff9fff
 80036ac:	ffffefff 	.word	0xffffefff
 80036b0:	ffffbfff 	.word	0xffffbfff
 80036b4:	ffffdfff 	.word	0xffffdfff
 80036b8:	08003d5d 	.word	0x08003d5d
 80036bc:	08003bf9 	.word	0x08003bf9
 80036c0:	08003d7b 	.word	0x08003d7b
 80036c4:	08003ca9 	.word	0x08003ca9
 80036c8:	08003d99 	.word	0x08003d99

080036cc <HAL_SPI_Abort>:
  *           - Set handle State to READY
  * @note   This procedure is executed in blocking mode : when exiting function, Abort is considered as completed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Abort(SPI_HandleTypeDef *hspi)
{
 80036cc:	b580      	push	{r7, lr}
 80036ce:	b08a      	sub	sp, #40	; 0x28
 80036d0:	af02      	add	r7, sp, #8
 80036d2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef errorcode;
  __IO uint32_t count;
  __IO uint32_t resetcount;

  /* Initialized local variable  */
  errorcode = HAL_OK;
 80036d4:	231f      	movs	r3, #31
 80036d6:	18fb      	adds	r3, r7, r3
 80036d8:	2200      	movs	r2, #0
 80036da:	701a      	strb	r2, [r3, #0]
  resetcount = SPI_DEFAULT_TIMEOUT * (SystemCoreClock / 24U / 1000U);
 80036dc:	4b88      	ldr	r3, [pc, #544]	; (8003900 <HAL_SPI_Abort+0x234>)
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	4988      	ldr	r1, [pc, #544]	; (8003904 <HAL_SPI_Abort+0x238>)
 80036e2:	0018      	movs	r0, r3
 80036e4:	f7fc fd10 	bl	8000108 <__udivsi3>
 80036e8:	0003      	movs	r3, r0
 80036ea:	001a      	movs	r2, r3
 80036ec:	2364      	movs	r3, #100	; 0x64
 80036ee:	4353      	muls	r3, r2
 80036f0:	617b      	str	r3, [r7, #20]
  count = resetcount;
 80036f2:	697b      	ldr	r3, [r7, #20]
 80036f4:	61bb      	str	r3, [r7, #24]

  /* Clear ERRIE interrupt to avoid error interrupts generation during Abort procedure */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_ERRIE);
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	685a      	ldr	r2, [r3, #4]
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	2120      	movs	r1, #32
 8003702:	438a      	bics	r2, r1
 8003704:	605a      	str	r2, [r3, #4]

  /* Disable TXEIE, RXNEIE and ERRIE(mode fault event, overrun error, TI frame error) interrupts */
  if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_TXEIE))
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	685b      	ldr	r3, [r3, #4]
 800370c:	2280      	movs	r2, #128	; 0x80
 800370e:	4013      	ands	r3, r2
 8003710:	2b80      	cmp	r3, #128	; 0x80
 8003712:	d117      	bne.n	8003744 <HAL_SPI_Abort+0x78>
  {
    hspi->TxISR = SPI_AbortTx_ISR;
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	4a7c      	ldr	r2, [pc, #496]	; (8003908 <HAL_SPI_Abort+0x23c>)
 8003718:	651a      	str	r2, [r3, #80]	; 0x50
    /* Wait HAL_SPI_STATE_ABORT state */
    do
    {
      if (count == 0U)
 800371a:	69bb      	ldr	r3, [r7, #24]
 800371c:	2b00      	cmp	r3, #0
 800371e:	d106      	bne.n	800372e <HAL_SPI_Abort+0x62>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003724:	2240      	movs	r2, #64	; 0x40
 8003726:	431a      	orrs	r2, r3
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	661a      	str	r2, [r3, #96]	; 0x60
        break;
 800372c:	e008      	b.n	8003740 <HAL_SPI_Abort+0x74>
      }
      count--;
 800372e:	69bb      	ldr	r3, [r7, #24]
 8003730:	3b01      	subs	r3, #1
 8003732:	61bb      	str	r3, [r7, #24]
    } while (hspi->State != HAL_SPI_STATE_ABORT);
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	225d      	movs	r2, #93	; 0x5d
 8003738:	5c9b      	ldrb	r3, [r3, r2]
 800373a:	b2db      	uxtb	r3, r3
 800373c:	2b07      	cmp	r3, #7
 800373e:	d1ec      	bne.n	800371a <HAL_SPI_Abort+0x4e>
    /* Reset Timeout Counter */
    count = resetcount;
 8003740:	697b      	ldr	r3, [r7, #20]
 8003742:	61bb      	str	r3, [r7, #24]
  }

  if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_RXNEIE))
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	685b      	ldr	r3, [r3, #4]
 800374a:	2240      	movs	r2, #64	; 0x40
 800374c:	4013      	ands	r3, r2
 800374e:	2b40      	cmp	r3, #64	; 0x40
 8003750:	d117      	bne.n	8003782 <HAL_SPI_Abort+0xb6>
  {
    hspi->RxISR = SPI_AbortRx_ISR;
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	4a6d      	ldr	r2, [pc, #436]	; (800390c <HAL_SPI_Abort+0x240>)
 8003756:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Wait HAL_SPI_STATE_ABORT state */
    do
    {
      if (count == 0U)
 8003758:	69bb      	ldr	r3, [r7, #24]
 800375a:	2b00      	cmp	r3, #0
 800375c:	d106      	bne.n	800376c <HAL_SPI_Abort+0xa0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003762:	2240      	movs	r2, #64	; 0x40
 8003764:	431a      	orrs	r2, r3
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	661a      	str	r2, [r3, #96]	; 0x60
        break;
 800376a:	e008      	b.n	800377e <HAL_SPI_Abort+0xb2>
      }
      count--;
 800376c:	69bb      	ldr	r3, [r7, #24]
 800376e:	3b01      	subs	r3, #1
 8003770:	61bb      	str	r3, [r7, #24]
    } while (hspi->State != HAL_SPI_STATE_ABORT);
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	225d      	movs	r2, #93	; 0x5d
 8003776:	5c9b      	ldrb	r3, [r3, r2]
 8003778:	b2db      	uxtb	r3, r3
 800377a:	2b07      	cmp	r3, #7
 800377c:	d1ec      	bne.n	8003758 <HAL_SPI_Abort+0x8c>
    /* Reset Timeout Counter */
    count = resetcount;
 800377e:	697b      	ldr	r3, [r7, #20]
 8003780:	61bb      	str	r3, [r7, #24]
  }

  /* Disable the SPI DMA Tx request if enabled */
  if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_TXDMAEN))
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	685b      	ldr	r3, [r3, #4]
 8003788:	2202      	movs	r2, #2
 800378a:	4013      	ands	r3, r2
 800378c:	2b02      	cmp	r3, #2
 800378e:	d13e      	bne.n	800380e <HAL_SPI_Abort+0x142>
  {
    /* Abort the SPI DMA Tx Stream/Channel : use blocking DMA Abort API (no callback) */
    if (hspi->hdmatx != NULL)
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003794:	2b00      	cmp	r3, #0
 8003796:	d03a      	beq.n	800380e <HAL_SPI_Abort+0x142>
    {
      /* Set the SPI DMA Abort callback :
      will lead to call HAL_SPI_AbortCpltCallback() at end of DMA abort procedure */
      hspi->hdmatx->XferAbortCallback = NULL;
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800379c:	2200      	movs	r2, #0
 800379e:	635a      	str	r2, [r3, #52]	; 0x34

      /* Abort DMA Tx Handle linked to SPI Peripheral */
      if (HAL_DMA_Abort(hspi->hdmatx) != HAL_OK)
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80037a4:	0018      	movs	r0, r3
 80037a6:	f7fe fc85 	bl	80020b4 <HAL_DMA_Abort>
 80037aa:	1e03      	subs	r3, r0, #0
 80037ac:	d002      	beq.n	80037b4 <HAL_SPI_Abort+0xe8>
      {
        hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	2240      	movs	r2, #64	; 0x40
 80037b2:	661a      	str	r2, [r3, #96]	; 0x60
      }

      /* Disable Tx DMA Request */
      CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN));
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	685a      	ldr	r2, [r3, #4]
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	2102      	movs	r1, #2
 80037c0:	438a      	bics	r2, r1
 80037c2:	605a      	str	r2, [r3, #4]

      if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, HAL_GetTick()) != HAL_OK)
 80037c4:	f7fe fae0 	bl	8001d88 <HAL_GetTick>
 80037c8:	0002      	movs	r2, r0
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	2164      	movs	r1, #100	; 0x64
 80037ce:	0018      	movs	r0, r3
 80037d0:	f000 fca8 	bl	8004124 <SPI_EndRxTxTransaction>
 80037d4:	1e03      	subs	r3, r0, #0
 80037d6:	d002      	beq.n	80037de <HAL_SPI_Abort+0x112>
      {
        hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	2240      	movs	r2, #64	; 0x40
 80037dc:	661a      	str	r2, [r3, #96]	; 0x60
      }

      /* Disable SPI Peripheral */
      __HAL_SPI_DISABLE(hspi);
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	681a      	ldr	r2, [r3, #0]
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	2140      	movs	r1, #64	; 0x40
 80037ea:	438a      	bics	r2, r1
 80037ec:	601a      	str	r2, [r3, #0]

      /* Empty the FRLVL fifo */
      if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, SPI_DEFAULT_TIMEOUT, HAL_GetTick()) != HAL_OK)
 80037ee:	f7fe facb 	bl	8001d88 <HAL_GetTick>
 80037f2:	0003      	movs	r3, r0
 80037f4:	22c0      	movs	r2, #192	; 0xc0
 80037f6:	00d1      	lsls	r1, r2, #3
 80037f8:	6878      	ldr	r0, [r7, #4]
 80037fa:	9300      	str	r3, [sp, #0]
 80037fc:	2364      	movs	r3, #100	; 0x64
 80037fe:	2200      	movs	r2, #0
 8003800:	f000 fb90 	bl	8003f24 <SPI_WaitFifoStateUntilTimeout>
 8003804:	1e03      	subs	r3, r0, #0
 8003806:	d002      	beq.n	800380e <HAL_SPI_Abort+0x142>
      {
        hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	2240      	movs	r2, #64	; 0x40
 800380c:	661a      	str	r2, [r3, #96]	; 0x60
      }
    }
  }

  /* Disable the SPI DMA Rx request if enabled */
  if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_RXDMAEN))
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	685b      	ldr	r3, [r3, #4]
 8003814:	2201      	movs	r2, #1
 8003816:	4013      	ands	r3, r2
 8003818:	2b01      	cmp	r3, #1
 800381a:	d140      	bne.n	800389e <HAL_SPI_Abort+0x1d2>
  {
    /* Abort the SPI DMA Rx Stream/Channel : use blocking DMA Abort API (no callback) */
    if (hspi->hdmarx != NULL)
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003820:	2b00      	cmp	r3, #0
 8003822:	d03c      	beq.n	800389e <HAL_SPI_Abort+0x1d2>
    {
      /* Set the SPI DMA Abort callback :
      will lead to call HAL_SPI_AbortCpltCallback() at end of DMA abort procedure */
      hspi->hdmarx->XferAbortCallback = NULL;
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003828:	2200      	movs	r2, #0
 800382a:	635a      	str	r2, [r3, #52]	; 0x34

      /* Abort DMA Rx Handle linked to SPI Peripheral */
      if (HAL_DMA_Abort(hspi->hdmarx) != HAL_OK)
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003830:	0018      	movs	r0, r3
 8003832:	f7fe fc3f 	bl	80020b4 <HAL_DMA_Abort>
 8003836:	1e03      	subs	r3, r0, #0
 8003838:	d002      	beq.n	8003840 <HAL_SPI_Abort+0x174>
      {
        hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	2240      	movs	r2, #64	; 0x40
 800383e:	661a      	str	r2, [r3, #96]	; 0x60
      }

      /* Disable peripheral */
      __HAL_SPI_DISABLE(hspi);
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	681a      	ldr	r2, [r3, #0]
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	2140      	movs	r1, #64	; 0x40
 800384c:	438a      	bics	r2, r1
 800384e:	601a      	str	r2, [r3, #0]

      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, SPI_DEFAULT_TIMEOUT, HAL_GetTick()) != HAL_OK)
 8003850:	f7fe fa9a 	bl	8001d88 <HAL_GetTick>
 8003854:	0003      	movs	r3, r0
 8003856:	6878      	ldr	r0, [r7, #4]
 8003858:	9300      	str	r3, [sp, #0]
 800385a:	2364      	movs	r3, #100	; 0x64
 800385c:	2200      	movs	r2, #0
 800385e:	2180      	movs	r1, #128	; 0x80
 8003860:	f000 fad2 	bl	8003e08 <SPI_WaitFlagStateUntilTimeout>
 8003864:	1e03      	subs	r3, r0, #0
 8003866:	d002      	beq.n	800386e <HAL_SPI_Abort+0x1a2>
      {
        hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	2240      	movs	r2, #64	; 0x40
 800386c:	661a      	str	r2, [r3, #96]	; 0x60
      }

      /* Empty the FRLVL fifo */
      if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, SPI_DEFAULT_TIMEOUT, HAL_GetTick()) != HAL_OK)
 800386e:	f7fe fa8b 	bl	8001d88 <HAL_GetTick>
 8003872:	0003      	movs	r3, r0
 8003874:	22c0      	movs	r2, #192	; 0xc0
 8003876:	00d1      	lsls	r1, r2, #3
 8003878:	6878      	ldr	r0, [r7, #4]
 800387a:	9300      	str	r3, [sp, #0]
 800387c:	2364      	movs	r3, #100	; 0x64
 800387e:	2200      	movs	r2, #0
 8003880:	f000 fb50 	bl	8003f24 <SPI_WaitFifoStateUntilTimeout>
 8003884:	1e03      	subs	r3, r0, #0
 8003886:	d002      	beq.n	800388e <HAL_SPI_Abort+0x1c2>
      {
        hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	2240      	movs	r2, #64	; 0x40
 800388c:	661a      	str	r2, [r3, #96]	; 0x60
      }

      /* Disable Rx DMA Request */
      CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_RXDMAEN));
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	685a      	ldr	r2, [r3, #4]
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	2101      	movs	r1, #1
 800389a:	438a      	bics	r2, r1
 800389c:	605a      	str	r2, [r3, #4]
    }
  }
  /* Reset Tx and Rx transfer counters */
  hspi->RxXferCount = 0U;
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	2246      	movs	r2, #70	; 0x46
 80038a2:	2100      	movs	r1, #0
 80038a4:	5299      	strh	r1, [r3, r2]
  hspi->TxXferCount = 0U;
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	2200      	movs	r2, #0
 80038aa:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Check error during Abort procedure */
  if (hspi->ErrorCode == HAL_SPI_ERROR_ABORT)
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80038b0:	2b40      	cmp	r3, #64	; 0x40
 80038b2:	d104      	bne.n	80038be <HAL_SPI_Abort+0x1f2>
  {
    /* return HAL_Error in case of error during Abort procedure */
    errorcode = HAL_ERROR;
 80038b4:	231f      	movs	r3, #31
 80038b6:	18fb      	adds	r3, r7, r3
 80038b8:	2201      	movs	r2, #1
 80038ba:	701a      	strb	r2, [r3, #0]
 80038bc:	e002      	b.n	80038c4 <HAL_SPI_Abort+0x1f8>
  }
  else
  {
    /* Reset errorCode */
    hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	2200      	movs	r2, #0
 80038c2:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear the Error flags in the SR register */
  __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80038c4:	2300      	movs	r3, #0
 80038c6:	613b      	str	r3, [r7, #16]
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	68db      	ldr	r3, [r3, #12]
 80038ce:	613b      	str	r3, [r7, #16]
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	689b      	ldr	r3, [r3, #8]
 80038d6:	613b      	str	r3, [r7, #16]
 80038d8:	693b      	ldr	r3, [r7, #16]
  __HAL_SPI_CLEAR_FREFLAG(hspi);
 80038da:	2300      	movs	r3, #0
 80038dc:	60fb      	str	r3, [r7, #12]
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	689b      	ldr	r3, [r3, #8]
 80038e4:	60fb      	str	r3, [r7, #12]
 80038e6:	68fb      	ldr	r3, [r7, #12]

  /* Restore hspi->state to ready */
  hspi->State = HAL_SPI_STATE_READY;
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	225d      	movs	r2, #93	; 0x5d
 80038ec:	2101      	movs	r1, #1
 80038ee:	5499      	strb	r1, [r3, r2]

  return errorcode;
 80038f0:	231f      	movs	r3, #31
 80038f2:	18fb      	adds	r3, r7, r3
 80038f4:	781b      	ldrb	r3, [r3, #0]
}
 80038f6:	0018      	movs	r0, r3
 80038f8:	46bd      	mov	sp, r7
 80038fa:	b008      	add	sp, #32
 80038fc:	bd80      	pop	{r7, pc}
 80038fe:	46c0      	nop			; (mov r8, r8)
 8003900:	2000001c 	.word	0x2000001c
 8003904:	00005dc0 	.word	0x00005dc0
 8003908:	0800426d 	.word	0x0800426d
 800390c:	080041b1 	.word	0x080041b1

08003910 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8003910:	b580      	push	{r7, lr}
 8003912:	b088      	sub	sp, #32
 8003914:	af00      	add	r7, sp, #0
 8003916:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	685b      	ldr	r3, [r3, #4]
 800391e:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	689b      	ldr	r3, [r3, #8]
 8003926:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8003928:	69bb      	ldr	r3, [r7, #24]
 800392a:	099b      	lsrs	r3, r3, #6
 800392c:	001a      	movs	r2, r3
 800392e:	2301      	movs	r3, #1
 8003930:	4013      	ands	r3, r2
 8003932:	d10f      	bne.n	8003954 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8003934:	69bb      	ldr	r3, [r7, #24]
 8003936:	2201      	movs	r2, #1
 8003938:	4013      	ands	r3, r2
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800393a:	d00b      	beq.n	8003954 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800393c:	69fb      	ldr	r3, [r7, #28]
 800393e:	099b      	lsrs	r3, r3, #6
 8003940:	001a      	movs	r2, r3
 8003942:	2301      	movs	r3, #1
 8003944:	4013      	ands	r3, r2
 8003946:	d005      	beq.n	8003954 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800394c:	687a      	ldr	r2, [r7, #4]
 800394e:	0010      	movs	r0, r2
 8003950:	4798      	blx	r3
    return;
 8003952:	e0d5      	b.n	8003b00 <HAL_SPI_IRQHandler+0x1f0>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8003954:	69bb      	ldr	r3, [r7, #24]
 8003956:	085b      	lsrs	r3, r3, #1
 8003958:	001a      	movs	r2, r3
 800395a:	2301      	movs	r3, #1
 800395c:	4013      	ands	r3, r2
 800395e:	d00b      	beq.n	8003978 <HAL_SPI_IRQHandler+0x68>
 8003960:	69fb      	ldr	r3, [r7, #28]
 8003962:	09db      	lsrs	r3, r3, #7
 8003964:	001a      	movs	r2, r3
 8003966:	2301      	movs	r3, #1
 8003968:	4013      	ands	r3, r2
 800396a:	d005      	beq.n	8003978 <HAL_SPI_IRQHandler+0x68>
  {
    hspi->TxISR(hspi);
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003970:	687a      	ldr	r2, [r7, #4]
 8003972:	0010      	movs	r0, r2
 8003974:	4798      	blx	r3
    return;
 8003976:	e0c3      	b.n	8003b00 <HAL_SPI_IRQHandler+0x1f0>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8003978:	69bb      	ldr	r3, [r7, #24]
 800397a:	095b      	lsrs	r3, r3, #5
 800397c:	001a      	movs	r2, r3
 800397e:	2301      	movs	r3, #1
 8003980:	4013      	ands	r3, r2
 8003982:	d10c      	bne.n	800399e <HAL_SPI_IRQHandler+0x8e>
 8003984:	69bb      	ldr	r3, [r7, #24]
 8003986:	099b      	lsrs	r3, r3, #6
 8003988:	001a      	movs	r2, r3
 800398a:	2301      	movs	r3, #1
 800398c:	4013      	ands	r3, r2
 800398e:	d106      	bne.n	800399e <HAL_SPI_IRQHandler+0x8e>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8003990:	69bb      	ldr	r3, [r7, #24]
 8003992:	0a1b      	lsrs	r3, r3, #8
 8003994:	001a      	movs	r2, r3
 8003996:	2301      	movs	r3, #1
 8003998:	4013      	ands	r3, r2
 800399a:	d100      	bne.n	800399e <HAL_SPI_IRQHandler+0x8e>
 800399c:	e0b0      	b.n	8003b00 <HAL_SPI_IRQHandler+0x1f0>
 800399e:	69fb      	ldr	r3, [r7, #28]
 80039a0:	095b      	lsrs	r3, r3, #5
 80039a2:	001a      	movs	r2, r3
 80039a4:	2301      	movs	r3, #1
 80039a6:	4013      	ands	r3, r2
 80039a8:	d100      	bne.n	80039ac <HAL_SPI_IRQHandler+0x9c>
 80039aa:	e0a9      	b.n	8003b00 <HAL_SPI_IRQHandler+0x1f0>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 80039ac:	69bb      	ldr	r3, [r7, #24]
 80039ae:	099b      	lsrs	r3, r3, #6
 80039b0:	001a      	movs	r2, r3
 80039b2:	2301      	movs	r3, #1
 80039b4:	4013      	ands	r3, r2
 80039b6:	d023      	beq.n	8003a00 <HAL_SPI_IRQHandler+0xf0>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	225d      	movs	r2, #93	; 0x5d
 80039bc:	5c9b      	ldrb	r3, [r3, r2]
 80039be:	b2db      	uxtb	r3, r3
 80039c0:	2b03      	cmp	r3, #3
 80039c2:	d011      	beq.n	80039e8 <HAL_SPI_IRQHandler+0xd8>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80039c8:	2204      	movs	r2, #4
 80039ca:	431a      	orrs	r2, r3
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	661a      	str	r2, [r3, #96]	; 0x60
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80039d0:	2300      	movs	r3, #0
 80039d2:	617b      	str	r3, [r7, #20]
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	68db      	ldr	r3, [r3, #12]
 80039da:	617b      	str	r3, [r7, #20]
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	689b      	ldr	r3, [r3, #8]
 80039e2:	617b      	str	r3, [r7, #20]
 80039e4:	697b      	ldr	r3, [r7, #20]
 80039e6:	e00b      	b.n	8003a00 <HAL_SPI_IRQHandler+0xf0>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80039e8:	2300      	movs	r3, #0
 80039ea:	613b      	str	r3, [r7, #16]
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	68db      	ldr	r3, [r3, #12]
 80039f2:	613b      	str	r3, [r7, #16]
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	689b      	ldr	r3, [r3, #8]
 80039fa:	613b      	str	r3, [r7, #16]
 80039fc:	693b      	ldr	r3, [r7, #16]
        return;
 80039fe:	e07f      	b.n	8003b00 <HAL_SPI_IRQHandler+0x1f0>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8003a00:	69bb      	ldr	r3, [r7, #24]
 8003a02:	095b      	lsrs	r3, r3, #5
 8003a04:	001a      	movs	r2, r3
 8003a06:	2301      	movs	r3, #1
 8003a08:	4013      	ands	r3, r2
 8003a0a:	d014      	beq.n	8003a36 <HAL_SPI_IRQHandler+0x126>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003a10:	2201      	movs	r2, #1
 8003a12:	431a      	orrs	r2, r3
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	661a      	str	r2, [r3, #96]	; 0x60
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8003a18:	2300      	movs	r3, #0
 8003a1a:	60fb      	str	r3, [r7, #12]
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	689b      	ldr	r3, [r3, #8]
 8003a22:	60fb      	str	r3, [r7, #12]
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	681a      	ldr	r2, [r3, #0]
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	2140      	movs	r1, #64	; 0x40
 8003a30:	438a      	bics	r2, r1
 8003a32:	601a      	str	r2, [r3, #0]
 8003a34:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8003a36:	69bb      	ldr	r3, [r7, #24]
 8003a38:	0a1b      	lsrs	r3, r3, #8
 8003a3a:	001a      	movs	r2, r3
 8003a3c:	2301      	movs	r3, #1
 8003a3e:	4013      	ands	r3, r2
 8003a40:	d00c      	beq.n	8003a5c <HAL_SPI_IRQHandler+0x14c>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003a46:	2208      	movs	r2, #8
 8003a48:	431a      	orrs	r2, r3
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	661a      	str	r2, [r3, #96]	; 0x60
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8003a4e:	2300      	movs	r3, #0
 8003a50:	60bb      	str	r3, [r7, #8]
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	689b      	ldr	r3, [r3, #8]
 8003a58:	60bb      	str	r3, [r7, #8]
 8003a5a:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003a60:	2b00      	cmp	r3, #0
 8003a62:	d04c      	beq.n	8003afe <HAL_SPI_IRQHandler+0x1ee>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	685a      	ldr	r2, [r3, #4]
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	21e0      	movs	r1, #224	; 0xe0
 8003a70:	438a      	bics	r2, r1
 8003a72:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	225d      	movs	r2, #93	; 0x5d
 8003a78:	2101      	movs	r1, #1
 8003a7a:	5499      	strb	r1, [r3, r2]
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8003a7c:	69fb      	ldr	r3, [r7, #28]
 8003a7e:	2202      	movs	r2, #2
 8003a80:	4013      	ands	r3, r2
 8003a82:	d103      	bne.n	8003a8c <HAL_SPI_IRQHandler+0x17c>
 8003a84:	69fb      	ldr	r3, [r7, #28]
 8003a86:	2201      	movs	r2, #1
 8003a88:	4013      	ands	r3, r2
 8003a8a:	d032      	beq.n	8003af2 <HAL_SPI_IRQHandler+0x1e2>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	681b      	ldr	r3, [r3, #0]
 8003a90:	685a      	ldr	r2, [r3, #4]
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	2103      	movs	r1, #3
 8003a98:	438a      	bics	r2, r1
 8003a9a:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003aa0:	2b00      	cmp	r3, #0
 8003aa2:	d010      	beq.n	8003ac6 <HAL_SPI_IRQHandler+0x1b6>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003aa8:	4a17      	ldr	r2, [pc, #92]	; (8003b08 <HAL_SPI_IRQHandler+0x1f8>)
 8003aaa:	635a      	str	r2, [r3, #52]	; 0x34
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003ab0:	0018      	movs	r0, r3
 8003ab2:	f7fe fb37 	bl	8002124 <HAL_DMA_Abort_IT>
 8003ab6:	1e03      	subs	r3, r0, #0
 8003ab8:	d005      	beq.n	8003ac6 <HAL_SPI_IRQHandler+0x1b6>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003abe:	2240      	movs	r2, #64	; 0x40
 8003ac0:	431a      	orrs	r2, r3
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	661a      	str	r2, [r3, #96]	; 0x60
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003aca:	2b00      	cmp	r3, #0
 8003acc:	d016      	beq.n	8003afc <HAL_SPI_IRQHandler+0x1ec>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003ad2:	4a0d      	ldr	r2, [pc, #52]	; (8003b08 <HAL_SPI_IRQHandler+0x1f8>)
 8003ad4:	635a      	str	r2, [r3, #52]	; 0x34
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003ada:	0018      	movs	r0, r3
 8003adc:	f7fe fb22 	bl	8002124 <HAL_DMA_Abort_IT>
 8003ae0:	1e03      	subs	r3, r0, #0
 8003ae2:	d00b      	beq.n	8003afc <HAL_SPI_IRQHandler+0x1ec>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003ae8:	2240      	movs	r2, #64	; 0x40
 8003aea:	431a      	orrs	r2, r3
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	661a      	str	r2, [r3, #96]	; 0x60
        if (hspi->hdmatx != NULL)
 8003af0:	e004      	b.n	8003afc <HAL_SPI_IRQHandler+0x1ec>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	0018      	movs	r0, r3
 8003af6:	f7fd fb87 	bl	8001208 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8003afa:	e000      	b.n	8003afe <HAL_SPI_IRQHandler+0x1ee>
        if (hspi->hdmatx != NULL)
 8003afc:	46c0      	nop			; (mov r8, r8)
    return;
 8003afe:	46c0      	nop			; (mov r8, r8)
  }
}
 8003b00:	46bd      	mov	sp, r7
 8003b02:	b008      	add	sp, #32
 8003b04:	bd80      	pop	{r7, pc}
 8003b06:	46c0      	nop			; (mov r8, r8)
 8003b08:	08003ddb 	.word	0x08003ddb

08003b0c <HAL_SPI_RxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8003b0c:	b580      	push	{r7, lr}
 8003b0e:	b082      	sub	sp, #8
 8003b10:	af00      	add	r7, sp, #0
 8003b12:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxCpltCallback should be implemented in the user file
   */
}
 8003b14:	46c0      	nop			; (mov r8, r8)
 8003b16:	46bd      	mov	sp, r7
 8003b18:	b002      	add	sp, #8
 8003b1a:	bd80      	pop	{r7, pc}

08003b1c <HAL_SPI_TxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8003b1c:	b580      	push	{r7, lr}
 8003b1e:	b082      	sub	sp, #8
 8003b20:	af00      	add	r7, sp, #0
 8003b22:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxHalfCpltCallback should be implemented in the user file
   */
}
 8003b24:	46c0      	nop			; (mov r8, r8)
 8003b26:	46bd      	mov	sp, r7
 8003b28:	b002      	add	sp, #8
 8003b2a:	bd80      	pop	{r7, pc}

08003b2c <HAL_SPI_RxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8003b2c:	b580      	push	{r7, lr}
 8003b2e:	b082      	sub	sp, #8
 8003b30:	af00      	add	r7, sp, #0
 8003b32:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxHalfCpltCallback() should be implemented in the user file
   */
}
 8003b34:	46c0      	nop			; (mov r8, r8)
 8003b36:	46bd      	mov	sp, r7
 8003b38:	b002      	add	sp, #8
 8003b3a:	bd80      	pop	{r7, pc}

08003b3c <HAL_SPI_TxRxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8003b3c:	b580      	push	{r7, lr}
 8003b3e:	b082      	sub	sp, #8
 8003b40:	af00      	add	r7, sp, #0
 8003b42:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxHalfCpltCallback() should be implemented in the user file
   */
}
 8003b44:	46c0      	nop			; (mov r8, r8)
 8003b46:	46bd      	mov	sp, r7
 8003b48:	b002      	add	sp, #8
 8003b4a:	bd80      	pop	{r7, pc}

08003b4c <SPI_DMATransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8003b4c:	b580      	push	{r7, lr}
 8003b4e:	b086      	sub	sp, #24
 8003b50:	af00      	add	r7, sp, #0
 8003b52:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b58:	617b      	str	r3, [r7, #20]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003b5a:	f7fe f915 	bl	8001d88 <HAL_GetTick>
 8003b5e:	0003      	movs	r3, r0
 8003b60:	613b      	str	r3, [r7, #16]

  /* DMA Normal Mode */
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	681b      	ldr	r3, [r3, #0]
 8003b68:	2220      	movs	r2, #32
 8003b6a:	4013      	ands	r3, r2
 8003b6c:	2b20      	cmp	r3, #32
 8003b6e:	d03c      	beq.n	8003bea <SPI_DMATransmitCplt+0x9e>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8003b70:	697b      	ldr	r3, [r7, #20]
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	685a      	ldr	r2, [r3, #4]
 8003b76:	697b      	ldr	r3, [r7, #20]
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	2120      	movs	r1, #32
 8003b7c:	438a      	bics	r2, r1
 8003b7e:	605a      	str	r2, [r3, #4]

    /* Disable Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8003b80:	697b      	ldr	r3, [r7, #20]
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	685a      	ldr	r2, [r3, #4]
 8003b86:	697b      	ldr	r3, [r7, #20]
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	2102      	movs	r1, #2
 8003b8c:	438a      	bics	r2, r1
 8003b8e:	605a      	str	r2, [r3, #4]

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8003b90:	693a      	ldr	r2, [r7, #16]
 8003b92:	697b      	ldr	r3, [r7, #20]
 8003b94:	2164      	movs	r1, #100	; 0x64
 8003b96:	0018      	movs	r0, r3
 8003b98:	f000 fac4 	bl	8004124 <SPI_EndRxTxTransaction>
 8003b9c:	1e03      	subs	r3, r0, #0
 8003b9e:	d005      	beq.n	8003bac <SPI_DMATransmitCplt+0x60>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003ba0:	697b      	ldr	r3, [r7, #20]
 8003ba2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003ba4:	2220      	movs	r2, #32
 8003ba6:	431a      	orrs	r2, r3
 8003ba8:	697b      	ldr	r3, [r7, #20]
 8003baa:	661a      	str	r2, [r3, #96]	; 0x60
    }

    /* Clear overrun flag in 2 Lines communication mode because received data is not read */
    if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003bac:	697b      	ldr	r3, [r7, #20]
 8003bae:	689b      	ldr	r3, [r3, #8]
 8003bb0:	2b00      	cmp	r3, #0
 8003bb2:	d10a      	bne.n	8003bca <SPI_DMATransmitCplt+0x7e>
    {
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003bb4:	2300      	movs	r3, #0
 8003bb6:	60fb      	str	r3, [r7, #12]
 8003bb8:	697b      	ldr	r3, [r7, #20]
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	68db      	ldr	r3, [r3, #12]
 8003bbe:	60fb      	str	r3, [r7, #12]
 8003bc0:	697b      	ldr	r3, [r7, #20]
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	689b      	ldr	r3, [r3, #8]
 8003bc6:	60fb      	str	r3, [r7, #12]
 8003bc8:	68fb      	ldr	r3, [r7, #12]
    }

    hspi->TxXferCount = 0U;
 8003bca:	697b      	ldr	r3, [r7, #20]
 8003bcc:	2200      	movs	r2, #0
 8003bce:	87da      	strh	r2, [r3, #62]	; 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 8003bd0:	697b      	ldr	r3, [r7, #20]
 8003bd2:	225d      	movs	r2, #93	; 0x5d
 8003bd4:	2101      	movs	r1, #1
 8003bd6:	5499      	strb	r1, [r3, r2]

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003bd8:	697b      	ldr	r3, [r7, #20]
 8003bda:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003bdc:	2b00      	cmp	r3, #0
 8003bde:	d004      	beq.n	8003bea <SPI_DMATransmitCplt+0x9e>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8003be0:	697b      	ldr	r3, [r7, #20]
 8003be2:	0018      	movs	r0, r3
 8003be4:	f7fd fb10 	bl	8001208 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8003be8:	e003      	b.n	8003bf2 <SPI_DMATransmitCplt+0xa6>
  }
  /* Call user Tx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxCpltCallback(hspi);
#else
  HAL_SPI_TxCpltCallback(hspi);
 8003bea:	697b      	ldr	r3, [r7, #20]
 8003bec:	0018      	movs	r0, r3
 8003bee:	f7fd fac5 	bl	800117c <HAL_SPI_TxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8003bf2:	46bd      	mov	sp, r7
 8003bf4:	b006      	add	sp, #24
 8003bf6:	bd80      	pop	{r7, pc}

08003bf8 <SPI_DMAReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8003bf8:	b580      	push	{r7, lr}
 8003bfa:	b084      	sub	sp, #16
 8003bfc:	af00      	add	r7, sp, #0
 8003bfe:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c04:	60fb      	str	r3, [r7, #12]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003c06:	f7fe f8bf 	bl	8001d88 <HAL_GetTick>
 8003c0a:	0003      	movs	r3, r0
 8003c0c:	60bb      	str	r3, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	2220      	movs	r2, #32
 8003c16:	4013      	ands	r3, r2
 8003c18:	2b20      	cmp	r3, #32
 8003c1a:	d03e      	beq.n	8003c9a <SPI_DMAReceiveCplt+0xa2>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8003c1c:	68fb      	ldr	r3, [r7, #12]
 8003c1e:	681b      	ldr	r3, [r3, #0]
 8003c20:	685a      	ldr	r2, [r3, #4]
 8003c22:	68fb      	ldr	r3, [r7, #12]
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	2120      	movs	r1, #32
 8003c28:	438a      	bics	r2, r1
 8003c2a:	605a      	str	r2, [r3, #4]
      }
    }
#endif /* USE_SPI_CRC */

    /* Check if we are in Master RX 2 line mode */
    if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 8003c2c:	68fb      	ldr	r3, [r7, #12]
 8003c2e:	689b      	ldr	r3, [r3, #8]
 8003c30:	2b00      	cmp	r3, #0
 8003c32:	d10e      	bne.n	8003c52 <SPI_DMAReceiveCplt+0x5a>
 8003c34:	68fb      	ldr	r3, [r7, #12]
 8003c36:	685a      	ldr	r2, [r3, #4]
 8003c38:	2382      	movs	r3, #130	; 0x82
 8003c3a:	005b      	lsls	r3, r3, #1
 8003c3c:	429a      	cmp	r2, r3
 8003c3e:	d108      	bne.n	8003c52 <SPI_DMAReceiveCplt+0x5a>
    {
      /* Disable Rx/Tx DMA Request (done by default to handle the case master rx direction 2 lines) */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8003c40:	68fb      	ldr	r3, [r7, #12]
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	685a      	ldr	r2, [r3, #4]
 8003c46:	68fb      	ldr	r3, [r7, #12]
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	2103      	movs	r1, #3
 8003c4c:	438a      	bics	r2, r1
 8003c4e:	605a      	str	r2, [r3, #4]
 8003c50:	e007      	b.n	8003c62 <SPI_DMAReceiveCplt+0x6a>
    }
    else
    {
      /* Normal case */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 8003c52:	68fb      	ldr	r3, [r7, #12]
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	685a      	ldr	r2, [r3, #4]
 8003c58:	68fb      	ldr	r3, [r7, #12]
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	2101      	movs	r1, #1
 8003c5e:	438a      	bics	r2, r1
 8003c60:	605a      	str	r2, [r3, #4]
    }

    /* Check the end of the transaction */
    if (SPI_EndRxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8003c62:	68ba      	ldr	r2, [r7, #8]
 8003c64:	68fb      	ldr	r3, [r7, #12]
 8003c66:	2164      	movs	r1, #100	; 0x64
 8003c68:	0018      	movs	r0, r3
 8003c6a:	f000 f9fd 	bl	8004068 <SPI_EndRxTransaction>
 8003c6e:	1e03      	subs	r3, r0, #0
 8003c70:	d002      	beq.n	8003c78 <SPI_DMAReceiveCplt+0x80>
    {
      hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003c72:	68fb      	ldr	r3, [r7, #12]
 8003c74:	2220      	movs	r2, #32
 8003c76:	661a      	str	r2, [r3, #96]	; 0x60
    }

    hspi->RxXferCount = 0U;
 8003c78:	68fb      	ldr	r3, [r7, #12]
 8003c7a:	2246      	movs	r2, #70	; 0x46
 8003c7c:	2100      	movs	r1, #0
 8003c7e:	5299      	strh	r1, [r3, r2]
    hspi->State = HAL_SPI_STATE_READY;
 8003c80:	68fb      	ldr	r3, [r7, #12]
 8003c82:	225d      	movs	r2, #93	; 0x5d
 8003c84:	2101      	movs	r1, #1
 8003c86:	5499      	strb	r1, [r3, r2]
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003c88:	68fb      	ldr	r3, [r7, #12]
 8003c8a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003c8c:	2b00      	cmp	r3, #0
 8003c8e:	d004      	beq.n	8003c9a <SPI_DMAReceiveCplt+0xa2>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8003c90:	68fb      	ldr	r3, [r7, #12]
 8003c92:	0018      	movs	r0, r3
 8003c94:	f7fd fab8 	bl	8001208 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8003c98:	e003      	b.n	8003ca2 <SPI_DMAReceiveCplt+0xaa>
  }
  /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxCpltCallback(hspi);
#else
  HAL_SPI_RxCpltCallback(hspi);
 8003c9a:	68fb      	ldr	r3, [r7, #12]
 8003c9c:	0018      	movs	r0, r3
 8003c9e:	f7ff ff35 	bl	8003b0c <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8003ca2:	46bd      	mov	sp, r7
 8003ca4:	b004      	add	sp, #16
 8003ca6:	bd80      	pop	{r7, pc}

08003ca8 <SPI_DMATransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8003ca8:	b580      	push	{r7, lr}
 8003caa:	b084      	sub	sp, #16
 8003cac:	af00      	add	r7, sp, #0
 8003cae:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003cb4:	60fb      	str	r3, [r7, #12]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003cb6:	f7fe f867 	bl	8001d88 <HAL_GetTick>
 8003cba:	0003      	movs	r3, r0
 8003cbc:	60bb      	str	r3, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	2220      	movs	r2, #32
 8003cc6:	4013      	ands	r3, r2
 8003cc8:	2b20      	cmp	r3, #32
 8003cca:	d031      	beq.n	8003d30 <SPI_DMATransmitReceiveCplt+0x88>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8003ccc:	68fb      	ldr	r3, [r7, #12]
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	685a      	ldr	r2, [r3, #4]
 8003cd2:	68fb      	ldr	r3, [r7, #12]
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	2120      	movs	r1, #32
 8003cd8:	438a      	bics	r2, r1
 8003cda:	605a      	str	r2, [r3, #4]
      }
    }
#endif /* USE_SPI_CRC */

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8003cdc:	68ba      	ldr	r2, [r7, #8]
 8003cde:	68fb      	ldr	r3, [r7, #12]
 8003ce0:	2164      	movs	r1, #100	; 0x64
 8003ce2:	0018      	movs	r0, r3
 8003ce4:	f000 fa1e 	bl	8004124 <SPI_EndRxTxTransaction>
 8003ce8:	1e03      	subs	r3, r0, #0
 8003cea:	d005      	beq.n	8003cf8 <SPI_DMATransmitReceiveCplt+0x50>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003cec:	68fb      	ldr	r3, [r7, #12]
 8003cee:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003cf0:	2220      	movs	r2, #32
 8003cf2:	431a      	orrs	r2, r3
 8003cf4:	68fb      	ldr	r3, [r7, #12]
 8003cf6:	661a      	str	r2, [r3, #96]	; 0x60
    }

    /* Disable Rx/Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8003cf8:	68fb      	ldr	r3, [r7, #12]
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	685a      	ldr	r2, [r3, #4]
 8003cfe:	68fb      	ldr	r3, [r7, #12]
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	2103      	movs	r1, #3
 8003d04:	438a      	bics	r2, r1
 8003d06:	605a      	str	r2, [r3, #4]

    hspi->TxXferCount = 0U;
 8003d08:	68fb      	ldr	r3, [r7, #12]
 8003d0a:	2200      	movs	r2, #0
 8003d0c:	87da      	strh	r2, [r3, #62]	; 0x3e
    hspi->RxXferCount = 0U;
 8003d0e:	68fb      	ldr	r3, [r7, #12]
 8003d10:	2246      	movs	r2, #70	; 0x46
 8003d12:	2100      	movs	r1, #0
 8003d14:	5299      	strh	r1, [r3, r2]
    hspi->State = HAL_SPI_STATE_READY;
 8003d16:	68fb      	ldr	r3, [r7, #12]
 8003d18:	225d      	movs	r2, #93	; 0x5d
 8003d1a:	2101      	movs	r1, #1
 8003d1c:	5499      	strb	r1, [r3, r2]
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003d1e:	68fb      	ldr	r3, [r7, #12]
 8003d20:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003d22:	2b00      	cmp	r3, #0
 8003d24:	d004      	beq.n	8003d30 <SPI_DMATransmitReceiveCplt+0x88>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8003d26:	68fb      	ldr	r3, [r7, #12]
 8003d28:	0018      	movs	r0, r3
 8003d2a:	f7fd fa6d 	bl	8001208 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8003d2e:	e003      	b.n	8003d38 <SPI_DMATransmitReceiveCplt+0x90>
  }
  /* Call user TxRx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxCpltCallback(hspi);
#else
  HAL_SPI_TxRxCpltCallback(hspi);
 8003d30:	68fb      	ldr	r3, [r7, #12]
 8003d32:	0018      	movs	r0, r3
 8003d34:	f7fd f808 	bl	8000d48 <HAL_SPI_TxRxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8003d38:	46bd      	mov	sp, r7
 8003d3a:	b004      	add	sp, #16
 8003d3c:	bd80      	pop	{r7, pc}

08003d3e <SPI_DMAHalfTransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitCplt(DMA_HandleTypeDef *hdma)
{
 8003d3e:	b580      	push	{r7, lr}
 8003d40:	b084      	sub	sp, #16
 8003d42:	af00      	add	r7, sp, #0
 8003d44:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d4a:	60fb      	str	r3, [r7, #12]

  /* Call user Tx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxHalfCpltCallback(hspi);
 8003d4c:	68fb      	ldr	r3, [r7, #12]
 8003d4e:	0018      	movs	r0, r3
 8003d50:	f7ff fee4 	bl	8003b1c <HAL_SPI_TxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8003d54:	46c0      	nop			; (mov r8, r8)
 8003d56:	46bd      	mov	sp, r7
 8003d58:	b004      	add	sp, #16
 8003d5a:	bd80      	pop	{r7, pc}

08003d5c <SPI_DMAHalfReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8003d5c:	b580      	push	{r7, lr}
 8003d5e:	b084      	sub	sp, #16
 8003d60:	af00      	add	r7, sp, #0
 8003d62:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d68:	60fb      	str	r3, [r7, #12]

  /* Call user Rx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxHalfCpltCallback(hspi);
#else
  HAL_SPI_RxHalfCpltCallback(hspi);
 8003d6a:	68fb      	ldr	r3, [r7, #12]
 8003d6c:	0018      	movs	r0, r3
 8003d6e:	f7ff fedd 	bl	8003b2c <HAL_SPI_RxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8003d72:	46c0      	nop			; (mov r8, r8)
 8003d74:	46bd      	mov	sp, r7
 8003d76:	b004      	add	sp, #16
 8003d78:	bd80      	pop	{r7, pc}

08003d7a <SPI_DMAHalfTransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8003d7a:	b580      	push	{r7, lr}
 8003d7c:	b084      	sub	sp, #16
 8003d7e:	af00      	add	r7, sp, #0
 8003d80:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d86:	60fb      	str	r3, [r7, #12]

  /* Call user TxRx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxRxHalfCpltCallback(hspi);
 8003d88:	68fb      	ldr	r3, [r7, #12]
 8003d8a:	0018      	movs	r0, r3
 8003d8c:	f7ff fed6 	bl	8003b3c <HAL_SPI_TxRxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8003d90:	46c0      	nop			; (mov r8, r8)
 8003d92:	46bd      	mov	sp, r7
 8003d94:	b004      	add	sp, #16
 8003d96:	bd80      	pop	{r7, pc}

08003d98 <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 8003d98:	b580      	push	{r7, lr}
 8003d9a:	b084      	sub	sp, #16
 8003d9c:	af00      	add	r7, sp, #0
 8003d9e:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003da4:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8003da6:	68fb      	ldr	r3, [r7, #12]
 8003da8:	681b      	ldr	r3, [r3, #0]
 8003daa:	685a      	ldr	r2, [r3, #4]
 8003dac:	68fb      	ldr	r3, [r7, #12]
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	2103      	movs	r1, #3
 8003db2:	438a      	bics	r2, r1
 8003db4:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8003db6:	68fb      	ldr	r3, [r7, #12]
 8003db8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003dba:	2210      	movs	r2, #16
 8003dbc:	431a      	orrs	r2, r3
 8003dbe:	68fb      	ldr	r3, [r7, #12]
 8003dc0:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State = HAL_SPI_STATE_READY;
 8003dc2:	68fb      	ldr	r3, [r7, #12]
 8003dc4:	225d      	movs	r2, #93	; 0x5d
 8003dc6:	2101      	movs	r1, #1
 8003dc8:	5499      	strb	r1, [r3, r2]
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8003dca:	68fb      	ldr	r3, [r7, #12]
 8003dcc:	0018      	movs	r0, r3
 8003dce:	f7fd fa1b 	bl	8001208 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8003dd2:	46c0      	nop			; (mov r8, r8)
 8003dd4:	46bd      	mov	sp, r7
 8003dd6:	b004      	add	sp, #16
 8003dd8:	bd80      	pop	{r7, pc}

08003dda <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8003dda:	b580      	push	{r7, lr}
 8003ddc:	b084      	sub	sp, #16
 8003dde:	af00      	add	r7, sp, #0
 8003de0:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003de6:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 8003de8:	68fb      	ldr	r3, [r7, #12]
 8003dea:	2246      	movs	r2, #70	; 0x46
 8003dec:	2100      	movs	r1, #0
 8003dee:	5299      	strh	r1, [r3, r2]
  hspi->TxXferCount = 0U;
 8003df0:	68fb      	ldr	r3, [r7, #12]
 8003df2:	2200      	movs	r2, #0
 8003df4:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8003df6:	68fb      	ldr	r3, [r7, #12]
 8003df8:	0018      	movs	r0, r3
 8003dfa:	f7fd fa05 	bl	8001208 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8003dfe:	46c0      	nop			; (mov r8, r8)
 8003e00:	46bd      	mov	sp, r7
 8003e02:	b004      	add	sp, #16
 8003e04:	bd80      	pop	{r7, pc}
	...

08003e08 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003e08:	b580      	push	{r7, lr}
 8003e0a:	b088      	sub	sp, #32
 8003e0c:	af00      	add	r7, sp, #0
 8003e0e:	60f8      	str	r0, [r7, #12]
 8003e10:	60b9      	str	r1, [r7, #8]
 8003e12:	603b      	str	r3, [r7, #0]
 8003e14:	1dfb      	adds	r3, r7, #7
 8003e16:	701a      	strb	r2, [r3, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8003e18:	f7fd ffb6 	bl	8001d88 <HAL_GetTick>
 8003e1c:	0002      	movs	r2, r0
 8003e1e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003e20:	1a9b      	subs	r3, r3, r2
 8003e22:	683a      	ldr	r2, [r7, #0]
 8003e24:	18d3      	adds	r3, r2, r3
 8003e26:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8003e28:	f7fd ffae 	bl	8001d88 <HAL_GetTick>
 8003e2c:	0003      	movs	r3, r0
 8003e2e:	61bb      	str	r3, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8003e30:	4b3a      	ldr	r3, [pc, #232]	; (8003f1c <SPI_WaitFlagStateUntilTimeout+0x114>)
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	015b      	lsls	r3, r3, #5
 8003e36:	0d1b      	lsrs	r3, r3, #20
 8003e38:	69fa      	ldr	r2, [r7, #28]
 8003e3a:	4353      	muls	r3, r2
 8003e3c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003e3e:	e058      	b.n	8003ef2 <SPI_WaitFlagStateUntilTimeout+0xea>
  {
    if (Timeout != HAL_MAX_DELAY)
 8003e40:	683b      	ldr	r3, [r7, #0]
 8003e42:	3301      	adds	r3, #1
 8003e44:	d055      	beq.n	8003ef2 <SPI_WaitFlagStateUntilTimeout+0xea>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003e46:	f7fd ff9f 	bl	8001d88 <HAL_GetTick>
 8003e4a:	0002      	movs	r2, r0
 8003e4c:	69bb      	ldr	r3, [r7, #24]
 8003e4e:	1ad3      	subs	r3, r2, r3
 8003e50:	69fa      	ldr	r2, [r7, #28]
 8003e52:	429a      	cmp	r2, r3
 8003e54:	d902      	bls.n	8003e5c <SPI_WaitFlagStateUntilTimeout+0x54>
 8003e56:	69fb      	ldr	r3, [r7, #28]
 8003e58:	2b00      	cmp	r3, #0
 8003e5a:	d142      	bne.n	8003ee2 <SPI_WaitFlagStateUntilTimeout+0xda>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003e5c:	68fb      	ldr	r3, [r7, #12]
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	685a      	ldr	r2, [r3, #4]
 8003e62:	68fb      	ldr	r3, [r7, #12]
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	21e0      	movs	r1, #224	; 0xe0
 8003e68:	438a      	bics	r2, r1
 8003e6a:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003e6c:	68fb      	ldr	r3, [r7, #12]
 8003e6e:	685a      	ldr	r2, [r3, #4]
 8003e70:	2382      	movs	r3, #130	; 0x82
 8003e72:	005b      	lsls	r3, r3, #1
 8003e74:	429a      	cmp	r2, r3
 8003e76:	d113      	bne.n	8003ea0 <SPI_WaitFlagStateUntilTimeout+0x98>
 8003e78:	68fb      	ldr	r3, [r7, #12]
 8003e7a:	689a      	ldr	r2, [r3, #8]
 8003e7c:	2380      	movs	r3, #128	; 0x80
 8003e7e:	021b      	lsls	r3, r3, #8
 8003e80:	429a      	cmp	r2, r3
 8003e82:	d005      	beq.n	8003e90 <SPI_WaitFlagStateUntilTimeout+0x88>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003e84:	68fb      	ldr	r3, [r7, #12]
 8003e86:	689a      	ldr	r2, [r3, #8]
 8003e88:	2380      	movs	r3, #128	; 0x80
 8003e8a:	00db      	lsls	r3, r3, #3
 8003e8c:	429a      	cmp	r2, r3
 8003e8e:	d107      	bne.n	8003ea0 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003e90:	68fb      	ldr	r3, [r7, #12]
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	681a      	ldr	r2, [r3, #0]
 8003e96:	68fb      	ldr	r3, [r7, #12]
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	2140      	movs	r1, #64	; 0x40
 8003e9c:	438a      	bics	r2, r1
 8003e9e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003ea0:	68fb      	ldr	r3, [r7, #12]
 8003ea2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003ea4:	2380      	movs	r3, #128	; 0x80
 8003ea6:	019b      	lsls	r3, r3, #6
 8003ea8:	429a      	cmp	r2, r3
 8003eaa:	d110      	bne.n	8003ece <SPI_WaitFlagStateUntilTimeout+0xc6>
        {
          SPI_RESET_CRC(hspi);
 8003eac:	68fb      	ldr	r3, [r7, #12]
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	681a      	ldr	r2, [r3, #0]
 8003eb2:	68fb      	ldr	r3, [r7, #12]
 8003eb4:	681b      	ldr	r3, [r3, #0]
 8003eb6:	491a      	ldr	r1, [pc, #104]	; (8003f20 <SPI_WaitFlagStateUntilTimeout+0x118>)
 8003eb8:	400a      	ands	r2, r1
 8003eba:	601a      	str	r2, [r3, #0]
 8003ebc:	68fb      	ldr	r3, [r7, #12]
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	681a      	ldr	r2, [r3, #0]
 8003ec2:	68fb      	ldr	r3, [r7, #12]
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	2180      	movs	r1, #128	; 0x80
 8003ec8:	0189      	lsls	r1, r1, #6
 8003eca:	430a      	orrs	r2, r1
 8003ecc:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003ece:	68fb      	ldr	r3, [r7, #12]
 8003ed0:	225d      	movs	r2, #93	; 0x5d
 8003ed2:	2101      	movs	r1, #1
 8003ed4:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003ed6:	68fb      	ldr	r3, [r7, #12]
 8003ed8:	225c      	movs	r2, #92	; 0x5c
 8003eda:	2100      	movs	r1, #0
 8003edc:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8003ede:	2303      	movs	r3, #3
 8003ee0:	e017      	b.n	8003f12 <SPI_WaitFlagStateUntilTimeout+0x10a>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8003ee2:	697b      	ldr	r3, [r7, #20]
 8003ee4:	2b00      	cmp	r3, #0
 8003ee6:	d101      	bne.n	8003eec <SPI_WaitFlagStateUntilTimeout+0xe4>
      {
        tmp_timeout = 0U;
 8003ee8:	2300      	movs	r3, #0
 8003eea:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8003eec:	697b      	ldr	r3, [r7, #20]
 8003eee:	3b01      	subs	r3, #1
 8003ef0:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003ef2:	68fb      	ldr	r3, [r7, #12]
 8003ef4:	681b      	ldr	r3, [r3, #0]
 8003ef6:	689b      	ldr	r3, [r3, #8]
 8003ef8:	68ba      	ldr	r2, [r7, #8]
 8003efa:	4013      	ands	r3, r2
 8003efc:	68ba      	ldr	r2, [r7, #8]
 8003efe:	1ad3      	subs	r3, r2, r3
 8003f00:	425a      	negs	r2, r3
 8003f02:	4153      	adcs	r3, r2
 8003f04:	b2db      	uxtb	r3, r3
 8003f06:	001a      	movs	r2, r3
 8003f08:	1dfb      	adds	r3, r7, #7
 8003f0a:	781b      	ldrb	r3, [r3, #0]
 8003f0c:	429a      	cmp	r2, r3
 8003f0e:	d197      	bne.n	8003e40 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8003f10:	2300      	movs	r3, #0
}
 8003f12:	0018      	movs	r0, r3
 8003f14:	46bd      	mov	sp, r7
 8003f16:	b008      	add	sp, #32
 8003f18:	bd80      	pop	{r7, pc}
 8003f1a:	46c0      	nop			; (mov r8, r8)
 8003f1c:	2000001c 	.word	0x2000001c
 8003f20:	ffffdfff 	.word	0xffffdfff

08003f24 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003f24:	b580      	push	{r7, lr}
 8003f26:	b08a      	sub	sp, #40	; 0x28
 8003f28:	af00      	add	r7, sp, #0
 8003f2a:	60f8      	str	r0, [r7, #12]
 8003f2c:	60b9      	str	r1, [r7, #8]
 8003f2e:	607a      	str	r2, [r7, #4]
 8003f30:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8003f32:	2317      	movs	r3, #23
 8003f34:	18fb      	adds	r3, r7, r3
 8003f36:	2200      	movs	r2, #0
 8003f38:	701a      	strb	r2, [r3, #0]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8003f3a:	f7fd ff25 	bl	8001d88 <HAL_GetTick>
 8003f3e:	0002      	movs	r2, r0
 8003f40:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003f42:	1a9b      	subs	r3, r3, r2
 8003f44:	683a      	ldr	r2, [r7, #0]
 8003f46:	18d3      	adds	r3, r2, r3
 8003f48:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 8003f4a:	f7fd ff1d 	bl	8001d88 <HAL_GetTick>
 8003f4e:	0003      	movs	r3, r0
 8003f50:	623b      	str	r3, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8003f52:	68fb      	ldr	r3, [r7, #12]
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	330c      	adds	r3, #12
 8003f58:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8003f5a:	4b41      	ldr	r3, [pc, #260]	; (8004060 <SPI_WaitFifoStateUntilTimeout+0x13c>)
 8003f5c:	681a      	ldr	r2, [r3, #0]
 8003f5e:	0013      	movs	r3, r2
 8003f60:	009b      	lsls	r3, r3, #2
 8003f62:	189b      	adds	r3, r3, r2
 8003f64:	00da      	lsls	r2, r3, #3
 8003f66:	1ad3      	subs	r3, r2, r3
 8003f68:	0d1b      	lsrs	r3, r3, #20
 8003f6a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003f6c:	4353      	muls	r3, r2
 8003f6e:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8003f70:	e068      	b.n	8004044 <SPI_WaitFifoStateUntilTimeout+0x120>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8003f72:	68ba      	ldr	r2, [r7, #8]
 8003f74:	23c0      	movs	r3, #192	; 0xc0
 8003f76:	00db      	lsls	r3, r3, #3
 8003f78:	429a      	cmp	r2, r3
 8003f7a:	d10a      	bne.n	8003f92 <SPI_WaitFifoStateUntilTimeout+0x6e>
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	2b00      	cmp	r3, #0
 8003f80:	d107      	bne.n	8003f92 <SPI_WaitFifoStateUntilTimeout+0x6e>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8003f82:	69fb      	ldr	r3, [r7, #28]
 8003f84:	781b      	ldrb	r3, [r3, #0]
 8003f86:	b2da      	uxtb	r2, r3
 8003f88:	2117      	movs	r1, #23
 8003f8a:	187b      	adds	r3, r7, r1
 8003f8c:	701a      	strb	r2, [r3, #0]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8003f8e:	187b      	adds	r3, r7, r1
 8003f90:	781b      	ldrb	r3, [r3, #0]
    }

    if (Timeout != HAL_MAX_DELAY)
 8003f92:	683b      	ldr	r3, [r7, #0]
 8003f94:	3301      	adds	r3, #1
 8003f96:	d055      	beq.n	8004044 <SPI_WaitFifoStateUntilTimeout+0x120>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003f98:	f7fd fef6 	bl	8001d88 <HAL_GetTick>
 8003f9c:	0002      	movs	r2, r0
 8003f9e:	6a3b      	ldr	r3, [r7, #32]
 8003fa0:	1ad3      	subs	r3, r2, r3
 8003fa2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003fa4:	429a      	cmp	r2, r3
 8003fa6:	d902      	bls.n	8003fae <SPI_WaitFifoStateUntilTimeout+0x8a>
 8003fa8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003faa:	2b00      	cmp	r3, #0
 8003fac:	d142      	bne.n	8004034 <SPI_WaitFifoStateUntilTimeout+0x110>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003fae:	68fb      	ldr	r3, [r7, #12]
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	685a      	ldr	r2, [r3, #4]
 8003fb4:	68fb      	ldr	r3, [r7, #12]
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	21e0      	movs	r1, #224	; 0xe0
 8003fba:	438a      	bics	r2, r1
 8003fbc:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003fbe:	68fb      	ldr	r3, [r7, #12]
 8003fc0:	685a      	ldr	r2, [r3, #4]
 8003fc2:	2382      	movs	r3, #130	; 0x82
 8003fc4:	005b      	lsls	r3, r3, #1
 8003fc6:	429a      	cmp	r2, r3
 8003fc8:	d113      	bne.n	8003ff2 <SPI_WaitFifoStateUntilTimeout+0xce>
 8003fca:	68fb      	ldr	r3, [r7, #12]
 8003fcc:	689a      	ldr	r2, [r3, #8]
 8003fce:	2380      	movs	r3, #128	; 0x80
 8003fd0:	021b      	lsls	r3, r3, #8
 8003fd2:	429a      	cmp	r2, r3
 8003fd4:	d005      	beq.n	8003fe2 <SPI_WaitFifoStateUntilTimeout+0xbe>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003fd6:	68fb      	ldr	r3, [r7, #12]
 8003fd8:	689a      	ldr	r2, [r3, #8]
 8003fda:	2380      	movs	r3, #128	; 0x80
 8003fdc:	00db      	lsls	r3, r3, #3
 8003fde:	429a      	cmp	r2, r3
 8003fe0:	d107      	bne.n	8003ff2 <SPI_WaitFifoStateUntilTimeout+0xce>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003fe2:	68fb      	ldr	r3, [r7, #12]
 8003fe4:	681b      	ldr	r3, [r3, #0]
 8003fe6:	681a      	ldr	r2, [r3, #0]
 8003fe8:	68fb      	ldr	r3, [r7, #12]
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	2140      	movs	r1, #64	; 0x40
 8003fee:	438a      	bics	r2, r1
 8003ff0:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003ff2:	68fb      	ldr	r3, [r7, #12]
 8003ff4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003ff6:	2380      	movs	r3, #128	; 0x80
 8003ff8:	019b      	lsls	r3, r3, #6
 8003ffa:	429a      	cmp	r2, r3
 8003ffc:	d110      	bne.n	8004020 <SPI_WaitFifoStateUntilTimeout+0xfc>
        {
          SPI_RESET_CRC(hspi);
 8003ffe:	68fb      	ldr	r3, [r7, #12]
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	681a      	ldr	r2, [r3, #0]
 8004004:	68fb      	ldr	r3, [r7, #12]
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	4916      	ldr	r1, [pc, #88]	; (8004064 <SPI_WaitFifoStateUntilTimeout+0x140>)
 800400a:	400a      	ands	r2, r1
 800400c:	601a      	str	r2, [r3, #0]
 800400e:	68fb      	ldr	r3, [r7, #12]
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	681a      	ldr	r2, [r3, #0]
 8004014:	68fb      	ldr	r3, [r7, #12]
 8004016:	681b      	ldr	r3, [r3, #0]
 8004018:	2180      	movs	r1, #128	; 0x80
 800401a:	0189      	lsls	r1, r1, #6
 800401c:	430a      	orrs	r2, r1
 800401e:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004020:	68fb      	ldr	r3, [r7, #12]
 8004022:	225d      	movs	r2, #93	; 0x5d
 8004024:	2101      	movs	r1, #1
 8004026:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004028:	68fb      	ldr	r3, [r7, #12]
 800402a:	225c      	movs	r2, #92	; 0x5c
 800402c:	2100      	movs	r1, #0
 800402e:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8004030:	2303      	movs	r3, #3
 8004032:	e010      	b.n	8004056 <SPI_WaitFifoStateUntilTimeout+0x132>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004034:	69bb      	ldr	r3, [r7, #24]
 8004036:	2b00      	cmp	r3, #0
 8004038:	d101      	bne.n	800403e <SPI_WaitFifoStateUntilTimeout+0x11a>
      {
        tmp_timeout = 0U;
 800403a:	2300      	movs	r3, #0
 800403c:	627b      	str	r3, [r7, #36]	; 0x24
      }
      count--;
 800403e:	69bb      	ldr	r3, [r7, #24]
 8004040:	3b01      	subs	r3, #1
 8004042:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8004044:	68fb      	ldr	r3, [r7, #12]
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	689b      	ldr	r3, [r3, #8]
 800404a:	68ba      	ldr	r2, [r7, #8]
 800404c:	4013      	ands	r3, r2
 800404e:	687a      	ldr	r2, [r7, #4]
 8004050:	429a      	cmp	r2, r3
 8004052:	d18e      	bne.n	8003f72 <SPI_WaitFifoStateUntilTimeout+0x4e>
    }
  }

  return HAL_OK;
 8004054:	2300      	movs	r3, #0
}
 8004056:	0018      	movs	r0, r3
 8004058:	46bd      	mov	sp, r7
 800405a:	b00a      	add	sp, #40	; 0x28
 800405c:	bd80      	pop	{r7, pc}
 800405e:	46c0      	nop			; (mov r8, r8)
 8004060:	2000001c 	.word	0x2000001c
 8004064:	ffffdfff 	.word	0xffffdfff

08004068 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8004068:	b580      	push	{r7, lr}
 800406a:	b086      	sub	sp, #24
 800406c:	af02      	add	r7, sp, #8
 800406e:	60f8      	str	r0, [r7, #12]
 8004070:	60b9      	str	r1, [r7, #8]
 8004072:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004074:	68fb      	ldr	r3, [r7, #12]
 8004076:	685a      	ldr	r2, [r3, #4]
 8004078:	2382      	movs	r3, #130	; 0x82
 800407a:	005b      	lsls	r3, r3, #1
 800407c:	429a      	cmp	r2, r3
 800407e:	d113      	bne.n	80040a8 <SPI_EndRxTransaction+0x40>
 8004080:	68fb      	ldr	r3, [r7, #12]
 8004082:	689a      	ldr	r2, [r3, #8]
 8004084:	2380      	movs	r3, #128	; 0x80
 8004086:	021b      	lsls	r3, r3, #8
 8004088:	429a      	cmp	r2, r3
 800408a:	d005      	beq.n	8004098 <SPI_EndRxTransaction+0x30>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800408c:	68fb      	ldr	r3, [r7, #12]
 800408e:	689a      	ldr	r2, [r3, #8]
 8004090:	2380      	movs	r3, #128	; 0x80
 8004092:	00db      	lsls	r3, r3, #3
 8004094:	429a      	cmp	r2, r3
 8004096:	d107      	bne.n	80040a8 <SPI_EndRxTransaction+0x40>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8004098:	68fb      	ldr	r3, [r7, #12]
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	681a      	ldr	r2, [r3, #0]
 800409e:	68fb      	ldr	r3, [r7, #12]
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	2140      	movs	r1, #64	; 0x40
 80040a4:	438a      	bics	r2, r1
 80040a6:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80040a8:	68ba      	ldr	r2, [r7, #8]
 80040aa:	68f8      	ldr	r0, [r7, #12]
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	9300      	str	r3, [sp, #0]
 80040b0:	0013      	movs	r3, r2
 80040b2:	2200      	movs	r2, #0
 80040b4:	2180      	movs	r1, #128	; 0x80
 80040b6:	f7ff fea7 	bl	8003e08 <SPI_WaitFlagStateUntilTimeout>
 80040ba:	1e03      	subs	r3, r0, #0
 80040bc:	d007      	beq.n	80040ce <SPI_EndRxTransaction+0x66>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80040be:	68fb      	ldr	r3, [r7, #12]
 80040c0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80040c2:	2220      	movs	r2, #32
 80040c4:	431a      	orrs	r2, r3
 80040c6:	68fb      	ldr	r3, [r7, #12]
 80040c8:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80040ca:	2303      	movs	r3, #3
 80040cc:	e026      	b.n	800411c <SPI_EndRxTransaction+0xb4>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80040ce:	68fb      	ldr	r3, [r7, #12]
 80040d0:	685a      	ldr	r2, [r3, #4]
 80040d2:	2382      	movs	r3, #130	; 0x82
 80040d4:	005b      	lsls	r3, r3, #1
 80040d6:	429a      	cmp	r2, r3
 80040d8:	d11f      	bne.n	800411a <SPI_EndRxTransaction+0xb2>
 80040da:	68fb      	ldr	r3, [r7, #12]
 80040dc:	689a      	ldr	r2, [r3, #8]
 80040de:	2380      	movs	r3, #128	; 0x80
 80040e0:	021b      	lsls	r3, r3, #8
 80040e2:	429a      	cmp	r2, r3
 80040e4:	d005      	beq.n	80040f2 <SPI_EndRxTransaction+0x8a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80040e6:	68fb      	ldr	r3, [r7, #12]
 80040e8:	689a      	ldr	r2, [r3, #8]
 80040ea:	2380      	movs	r3, #128	; 0x80
 80040ec:	00db      	lsls	r3, r3, #3
 80040ee:	429a      	cmp	r2, r3
 80040f0:	d113      	bne.n	800411a <SPI_EndRxTransaction+0xb2>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80040f2:	68ba      	ldr	r2, [r7, #8]
 80040f4:	23c0      	movs	r3, #192	; 0xc0
 80040f6:	00d9      	lsls	r1, r3, #3
 80040f8:	68f8      	ldr	r0, [r7, #12]
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	9300      	str	r3, [sp, #0]
 80040fe:	0013      	movs	r3, r2
 8004100:	2200      	movs	r2, #0
 8004102:	f7ff ff0f 	bl	8003f24 <SPI_WaitFifoStateUntilTimeout>
 8004106:	1e03      	subs	r3, r0, #0
 8004108:	d007      	beq.n	800411a <SPI_EndRxTransaction+0xb2>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800410a:	68fb      	ldr	r3, [r7, #12]
 800410c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800410e:	2220      	movs	r2, #32
 8004110:	431a      	orrs	r2, r3
 8004112:	68fb      	ldr	r3, [r7, #12]
 8004114:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_TIMEOUT;
 8004116:	2303      	movs	r3, #3
 8004118:	e000      	b.n	800411c <SPI_EndRxTransaction+0xb4>
    }
  }
  return HAL_OK;
 800411a:	2300      	movs	r3, #0
}
 800411c:	0018      	movs	r0, r3
 800411e:	46bd      	mov	sp, r7
 8004120:	b004      	add	sp, #16
 8004122:	bd80      	pop	{r7, pc}

08004124 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004124:	b580      	push	{r7, lr}
 8004126:	b086      	sub	sp, #24
 8004128:	af02      	add	r7, sp, #8
 800412a:	60f8      	str	r0, [r7, #12]
 800412c:	60b9      	str	r1, [r7, #8]
 800412e:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8004130:	68ba      	ldr	r2, [r7, #8]
 8004132:	23c0      	movs	r3, #192	; 0xc0
 8004134:	0159      	lsls	r1, r3, #5
 8004136:	68f8      	ldr	r0, [r7, #12]
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	9300      	str	r3, [sp, #0]
 800413c:	0013      	movs	r3, r2
 800413e:	2200      	movs	r2, #0
 8004140:	f7ff fef0 	bl	8003f24 <SPI_WaitFifoStateUntilTimeout>
 8004144:	1e03      	subs	r3, r0, #0
 8004146:	d007      	beq.n	8004158 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004148:	68fb      	ldr	r3, [r7, #12]
 800414a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800414c:	2220      	movs	r2, #32
 800414e:	431a      	orrs	r2, r3
 8004150:	68fb      	ldr	r3, [r7, #12]
 8004152:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8004154:	2303      	movs	r3, #3
 8004156:	e027      	b.n	80041a8 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004158:	68ba      	ldr	r2, [r7, #8]
 800415a:	68f8      	ldr	r0, [r7, #12]
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	9300      	str	r3, [sp, #0]
 8004160:	0013      	movs	r3, r2
 8004162:	2200      	movs	r2, #0
 8004164:	2180      	movs	r1, #128	; 0x80
 8004166:	f7ff fe4f 	bl	8003e08 <SPI_WaitFlagStateUntilTimeout>
 800416a:	1e03      	subs	r3, r0, #0
 800416c:	d007      	beq.n	800417e <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800416e:	68fb      	ldr	r3, [r7, #12]
 8004170:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004172:	2220      	movs	r2, #32
 8004174:	431a      	orrs	r2, r3
 8004176:	68fb      	ldr	r3, [r7, #12]
 8004178:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800417a:	2303      	movs	r3, #3
 800417c:	e014      	b.n	80041a8 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800417e:	68ba      	ldr	r2, [r7, #8]
 8004180:	23c0      	movs	r3, #192	; 0xc0
 8004182:	00d9      	lsls	r1, r3, #3
 8004184:	68f8      	ldr	r0, [r7, #12]
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	9300      	str	r3, [sp, #0]
 800418a:	0013      	movs	r3, r2
 800418c:	2200      	movs	r2, #0
 800418e:	f7ff fec9 	bl	8003f24 <SPI_WaitFifoStateUntilTimeout>
 8004192:	1e03      	subs	r3, r0, #0
 8004194:	d007      	beq.n	80041a6 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004196:	68fb      	ldr	r3, [r7, #12]
 8004198:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800419a:	2220      	movs	r2, #32
 800419c:	431a      	orrs	r2, r3
 800419e:	68fb      	ldr	r3, [r7, #12]
 80041a0:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80041a2:	2303      	movs	r3, #3
 80041a4:	e000      	b.n	80041a8 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 80041a6:	2300      	movs	r3, #0
}
 80041a8:	0018      	movs	r0, r3
 80041aa:	46bd      	mov	sp, r7
 80041ac:	b004      	add	sp, #16
 80041ae:	bd80      	pop	{r7, pc}

080041b0 <SPI_AbortRx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_AbortRx_ISR(SPI_HandleTypeDef *hspi)
{
 80041b0:	b580      	push	{r7, lr}
 80041b2:	b086      	sub	sp, #24
 80041b4:	af02      	add	r7, sp, #8
 80041b6:	6078      	str	r0, [r7, #4]
  __IO uint32_t count;

  /* Disable SPI Peripheral */
  __HAL_SPI_DISABLE(hspi);
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	681a      	ldr	r2, [r3, #0]
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	2140      	movs	r1, #64	; 0x40
 80041c4:	438a      	bics	r2, r1
 80041c6:	601a      	str	r2, [r3, #0]

  count = SPI_DEFAULT_TIMEOUT * (SystemCoreClock / 24U / 1000U);
 80041c8:	4b26      	ldr	r3, [pc, #152]	; (8004264 <SPI_AbortRx_ISR+0xb4>)
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	4926      	ldr	r1, [pc, #152]	; (8004268 <SPI_AbortRx_ISR+0xb8>)
 80041ce:	0018      	movs	r0, r3
 80041d0:	f7fb ff9a 	bl	8000108 <__udivsi3>
 80041d4:	0003      	movs	r3, r0
 80041d6:	001a      	movs	r2, r3
 80041d8:	2364      	movs	r3, #100	; 0x64
 80041da:	4353      	muls	r3, r2
 80041dc:	60fb      	str	r3, [r7, #12]

  /* Disable RXNEIE interrupt */
  CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_RXNEIE));
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	685a      	ldr	r2, [r3, #4]
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	2140      	movs	r1, #64	; 0x40
 80041ea:	438a      	bics	r2, r1
 80041ec:	605a      	str	r2, [r3, #4]

  /* Check RXNEIE is disabled */
  do
  {
    if (count == 0U)
 80041ee:	68fb      	ldr	r3, [r7, #12]
 80041f0:	2b00      	cmp	r3, #0
 80041f2:	d106      	bne.n	8004202 <SPI_AbortRx_ISR+0x52>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80041f8:	2240      	movs	r2, #64	; 0x40
 80041fa:	431a      	orrs	r2, r3
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	661a      	str	r2, [r3, #96]	; 0x60
      break;
 8004200:	e009      	b.n	8004216 <SPI_AbortRx_ISR+0x66>
    }
    count--;
 8004202:	68fb      	ldr	r3, [r7, #12]
 8004204:	3b01      	subs	r3, #1
 8004206:	60fb      	str	r3, [r7, #12]
  } while (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_RXNEIE));
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	685b      	ldr	r3, [r3, #4]
 800420e:	2240      	movs	r2, #64	; 0x40
 8004210:	4013      	ands	r3, r2
 8004212:	2b40      	cmp	r3, #64	; 0x40
 8004214:	d0eb      	beq.n	80041ee <SPI_AbortRx_ISR+0x3e>

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, SPI_DEFAULT_TIMEOUT, HAL_GetTick()) != HAL_OK)
 8004216:	f7fd fdb7 	bl	8001d88 <HAL_GetTick>
 800421a:	0003      	movs	r3, r0
 800421c:	6878      	ldr	r0, [r7, #4]
 800421e:	9300      	str	r3, [sp, #0]
 8004220:	2364      	movs	r3, #100	; 0x64
 8004222:	2200      	movs	r2, #0
 8004224:	2180      	movs	r1, #128	; 0x80
 8004226:	f7ff fdef 	bl	8003e08 <SPI_WaitFlagStateUntilTimeout>
 800422a:	1e03      	subs	r3, r0, #0
 800422c:	d002      	beq.n	8004234 <SPI_AbortRx_ISR+0x84>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	2240      	movs	r2, #64	; 0x40
 8004232:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Empty the FRLVL fifo */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, SPI_DEFAULT_TIMEOUT, HAL_GetTick()) != HAL_OK)
 8004234:	f7fd fda8 	bl	8001d88 <HAL_GetTick>
 8004238:	0003      	movs	r3, r0
 800423a:	22c0      	movs	r2, #192	; 0xc0
 800423c:	00d1      	lsls	r1, r2, #3
 800423e:	6878      	ldr	r0, [r7, #4]
 8004240:	9300      	str	r3, [sp, #0]
 8004242:	2364      	movs	r3, #100	; 0x64
 8004244:	2200      	movs	r2, #0
 8004246:	f7ff fe6d 	bl	8003f24 <SPI_WaitFifoStateUntilTimeout>
 800424a:	1e03      	subs	r3, r0, #0
 800424c:	d002      	beq.n	8004254 <SPI_AbortRx_ISR+0xa4>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	2240      	movs	r2, #64	; 0x40
 8004252:	661a      	str	r2, [r3, #96]	; 0x60
  }

  hspi->State = HAL_SPI_STATE_ABORT;
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	225d      	movs	r2, #93	; 0x5d
 8004258:	2107      	movs	r1, #7
 800425a:	5499      	strb	r1, [r3, r2]
}
 800425c:	46c0      	nop			; (mov r8, r8)
 800425e:	46bd      	mov	sp, r7
 8004260:	b004      	add	sp, #16
 8004262:	bd80      	pop	{r7, pc}
 8004264:	2000001c 	.word	0x2000001c
 8004268:	00005dc0 	.word	0x00005dc0

0800426c <SPI_AbortTx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_AbortTx_ISR(SPI_HandleTypeDef *hspi)
{
 800426c:	b580      	push	{r7, lr}
 800426e:	b086      	sub	sp, #24
 8004270:	af02      	add	r7, sp, #8
 8004272:	6078      	str	r0, [r7, #4]
  __IO uint32_t count;

  count = SPI_DEFAULT_TIMEOUT * (SystemCoreClock / 24U / 1000U);
 8004274:	4b4a      	ldr	r3, [pc, #296]	; (80043a0 <SPI_AbortTx_ISR+0x134>)
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	494a      	ldr	r1, [pc, #296]	; (80043a4 <SPI_AbortTx_ISR+0x138>)
 800427a:	0018      	movs	r0, r3
 800427c:	f7fb ff44 	bl	8000108 <__udivsi3>
 8004280:	0003      	movs	r3, r0
 8004282:	001a      	movs	r2, r3
 8004284:	2364      	movs	r3, #100	; 0x64
 8004286:	4353      	muls	r3, r2
 8004288:	60fb      	str	r3, [r7, #12]

  /* Disable TXEIE interrupt */
  CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXEIE));
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	681b      	ldr	r3, [r3, #0]
 800428e:	685a      	ldr	r2, [r3, #4]
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	2180      	movs	r1, #128	; 0x80
 8004296:	438a      	bics	r2, r1
 8004298:	605a      	str	r2, [r3, #4]

  /* Check TXEIE is disabled */
  do
  {
    if (count == 0U)
 800429a:	68fb      	ldr	r3, [r7, #12]
 800429c:	2b00      	cmp	r3, #0
 800429e:	d106      	bne.n	80042ae <SPI_AbortTx_ISR+0x42>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80042a4:	2240      	movs	r2, #64	; 0x40
 80042a6:	431a      	orrs	r2, r3
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	661a      	str	r2, [r3, #96]	; 0x60
      break;
 80042ac:	e009      	b.n	80042c2 <SPI_AbortTx_ISR+0x56>
    }
    count--;
 80042ae:	68fb      	ldr	r3, [r7, #12]
 80042b0:	3b01      	subs	r3, #1
 80042b2:	60fb      	str	r3, [r7, #12]
  } while (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_TXEIE));
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	685b      	ldr	r3, [r3, #4]
 80042ba:	2280      	movs	r2, #128	; 0x80
 80042bc:	4013      	ands	r3, r2
 80042be:	2b80      	cmp	r3, #128	; 0x80
 80042c0:	d0eb      	beq.n	800429a <SPI_AbortTx_ISR+0x2e>

  if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, HAL_GetTick()) != HAL_OK)
 80042c2:	f7fd fd61 	bl	8001d88 <HAL_GetTick>
 80042c6:	0002      	movs	r2, r0
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	2164      	movs	r1, #100	; 0x64
 80042cc:	0018      	movs	r0, r3
 80042ce:	f7ff ff29 	bl	8004124 <SPI_EndRxTxTransaction>
 80042d2:	1e03      	subs	r3, r0, #0
 80042d4:	d002      	beq.n	80042dc <SPI_AbortTx_ISR+0x70>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	2240      	movs	r2, #64	; 0x40
 80042da:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Disable SPI Peripheral */
  __HAL_SPI_DISABLE(hspi);
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	681a      	ldr	r2, [r3, #0]
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	2140      	movs	r1, #64	; 0x40
 80042e8:	438a      	bics	r2, r1
 80042ea:	601a      	str	r2, [r3, #0]

  /* Empty the FRLVL fifo */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, SPI_DEFAULT_TIMEOUT, HAL_GetTick()) != HAL_OK)
 80042ec:	f7fd fd4c 	bl	8001d88 <HAL_GetTick>
 80042f0:	0003      	movs	r3, r0
 80042f2:	22c0      	movs	r2, #192	; 0xc0
 80042f4:	00d1      	lsls	r1, r2, #3
 80042f6:	6878      	ldr	r0, [r7, #4]
 80042f8:	9300      	str	r3, [sp, #0]
 80042fa:	2364      	movs	r3, #100	; 0x64
 80042fc:	2200      	movs	r2, #0
 80042fe:	f7ff fe11 	bl	8003f24 <SPI_WaitFifoStateUntilTimeout>
 8004302:	1e03      	subs	r3, r0, #0
 8004304:	d002      	beq.n	800430c <SPI_AbortTx_ISR+0xa0>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	2240      	movs	r2, #64	; 0x40
 800430a:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Check case of Full-Duplex Mode and disable directly RXNEIE interrupt */
  if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_RXNEIE))
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	685b      	ldr	r3, [r3, #4]
 8004312:	2240      	movs	r2, #64	; 0x40
 8004314:	4013      	ands	r3, r2
 8004316:	2b40      	cmp	r3, #64	; 0x40
 8004318:	d13a      	bne.n	8004390 <SPI_AbortTx_ISR+0x124>
  {
    /* Disable RXNEIE interrupt */
    CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_RXNEIE));
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	685a      	ldr	r2, [r3, #4]
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	2140      	movs	r1, #64	; 0x40
 8004326:	438a      	bics	r2, r1
 8004328:	605a      	str	r2, [r3, #4]

    /* Check RXNEIE is disabled */
    do
    {
      if (count == 0U)
 800432a:	68fb      	ldr	r3, [r7, #12]
 800432c:	2b00      	cmp	r3, #0
 800432e:	d106      	bne.n	800433e <SPI_AbortTx_ISR+0xd2>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004334:	2240      	movs	r2, #64	; 0x40
 8004336:	431a      	orrs	r2, r3
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	661a      	str	r2, [r3, #96]	; 0x60
        break;
 800433c:	e009      	b.n	8004352 <SPI_AbortTx_ISR+0xe6>
      }
      count--;
 800433e:	68fb      	ldr	r3, [r7, #12]
 8004340:	3b01      	subs	r3, #1
 8004342:	60fb      	str	r3, [r7, #12]
    } while (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_RXNEIE));
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	685b      	ldr	r3, [r3, #4]
 800434a:	2240      	movs	r2, #64	; 0x40
 800434c:	4013      	ands	r3, r2
 800434e:	2b40      	cmp	r3, #64	; 0x40
 8004350:	d0eb      	beq.n	800432a <SPI_AbortTx_ISR+0xbe>

    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, SPI_DEFAULT_TIMEOUT, HAL_GetTick()) != HAL_OK)
 8004352:	f7fd fd19 	bl	8001d88 <HAL_GetTick>
 8004356:	0003      	movs	r3, r0
 8004358:	6878      	ldr	r0, [r7, #4]
 800435a:	9300      	str	r3, [sp, #0]
 800435c:	2364      	movs	r3, #100	; 0x64
 800435e:	2200      	movs	r2, #0
 8004360:	2180      	movs	r1, #128	; 0x80
 8004362:	f7ff fd51 	bl	8003e08 <SPI_WaitFlagStateUntilTimeout>
 8004366:	1e03      	subs	r3, r0, #0
 8004368:	d002      	beq.n	8004370 <SPI_AbortTx_ISR+0x104>
    {
      hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	2240      	movs	r2, #64	; 0x40
 800436e:	661a      	str	r2, [r3, #96]	; 0x60
    }

    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, SPI_DEFAULT_TIMEOUT, HAL_GetTick()) != HAL_OK)
 8004370:	f7fd fd0a 	bl	8001d88 <HAL_GetTick>
 8004374:	0003      	movs	r3, r0
 8004376:	22c0      	movs	r2, #192	; 0xc0
 8004378:	00d1      	lsls	r1, r2, #3
 800437a:	6878      	ldr	r0, [r7, #4]
 800437c:	9300      	str	r3, [sp, #0]
 800437e:	2364      	movs	r3, #100	; 0x64
 8004380:	2200      	movs	r2, #0
 8004382:	f7ff fdcf 	bl	8003f24 <SPI_WaitFifoStateUntilTimeout>
 8004386:	1e03      	subs	r3, r0, #0
 8004388:	d002      	beq.n	8004390 <SPI_AbortTx_ISR+0x124>
    {
      hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	2240      	movs	r2, #64	; 0x40
 800438e:	661a      	str	r2, [r3, #96]	; 0x60
    }
  }
  hspi->State = HAL_SPI_STATE_ABORT;
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	225d      	movs	r2, #93	; 0x5d
 8004394:	2107      	movs	r1, #7
 8004396:	5499      	strb	r1, [r3, r2]
}
 8004398:	46c0      	nop			; (mov r8, r8)
 800439a:	46bd      	mov	sp, r7
 800439c:	b004      	add	sp, #16
 800439e:	bd80      	pop	{r7, pc}
 80043a0:	2000001c 	.word	0x2000001c
 80043a4:	00005dc0 	.word	0x00005dc0

080043a8 <__libc_init_array>:
 80043a8:	b570      	push	{r4, r5, r6, lr}
 80043aa:	2600      	movs	r6, #0
 80043ac:	4d0c      	ldr	r5, [pc, #48]	; (80043e0 <__libc_init_array+0x38>)
 80043ae:	4c0d      	ldr	r4, [pc, #52]	; (80043e4 <__libc_init_array+0x3c>)
 80043b0:	1b64      	subs	r4, r4, r5
 80043b2:	10a4      	asrs	r4, r4, #2
 80043b4:	42a6      	cmp	r6, r4
 80043b6:	d109      	bne.n	80043cc <__libc_init_array+0x24>
 80043b8:	2600      	movs	r6, #0
 80043ba:	f000 f821 	bl	8004400 <_init>
 80043be:	4d0a      	ldr	r5, [pc, #40]	; (80043e8 <__libc_init_array+0x40>)
 80043c0:	4c0a      	ldr	r4, [pc, #40]	; (80043ec <__libc_init_array+0x44>)
 80043c2:	1b64      	subs	r4, r4, r5
 80043c4:	10a4      	asrs	r4, r4, #2
 80043c6:	42a6      	cmp	r6, r4
 80043c8:	d105      	bne.n	80043d6 <__libc_init_array+0x2e>
 80043ca:	bd70      	pop	{r4, r5, r6, pc}
 80043cc:	00b3      	lsls	r3, r6, #2
 80043ce:	58eb      	ldr	r3, [r5, r3]
 80043d0:	4798      	blx	r3
 80043d2:	3601      	adds	r6, #1
 80043d4:	e7ee      	b.n	80043b4 <__libc_init_array+0xc>
 80043d6:	00b3      	lsls	r3, r6, #2
 80043d8:	58eb      	ldr	r3, [r5, r3]
 80043da:	4798      	blx	r3
 80043dc:	3601      	adds	r6, #1
 80043de:	e7f2      	b.n	80043c6 <__libc_init_array+0x1e>
 80043e0:	080044c8 	.word	0x080044c8
 80043e4:	080044c8 	.word	0x080044c8
 80043e8:	080044c8 	.word	0x080044c8
 80043ec:	080044d0 	.word	0x080044d0

080043f0 <memset>:
 80043f0:	0003      	movs	r3, r0
 80043f2:	1882      	adds	r2, r0, r2
 80043f4:	4293      	cmp	r3, r2
 80043f6:	d100      	bne.n	80043fa <memset+0xa>
 80043f8:	4770      	bx	lr
 80043fa:	7019      	strb	r1, [r3, #0]
 80043fc:	3301      	adds	r3, #1
 80043fe:	e7f9      	b.n	80043f4 <memset+0x4>

08004400 <_init>:
 8004400:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004402:	46c0      	nop			; (mov r8, r8)
 8004404:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004406:	bc08      	pop	{r3}
 8004408:	469e      	mov	lr, r3
 800440a:	4770      	bx	lr

0800440c <_fini>:
 800440c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800440e:	46c0      	nop			; (mov r8, r8)
 8004410:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004412:	bc08      	pop	{r3}
 8004414:	469e      	mov	lr, r3
 8004416:	4770      	bx	lr
