ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cctuo9tI.s 			page 1


   1              		.cpu cortex-m3
   2              		.arch armv7-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"main.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.file 1 "Core/Src/main.c"
  18              		.section	.text.MX_GPIO_Init,"ax",%progbits
  19              		.align	1
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  24              	MX_GPIO_Init:
  25              	.LFB71:
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * Copyright (c) 2025 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/main.c ****   * in the root directory of this software component.
  14:Core/Src/main.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/main.c ****   *
  16:Core/Src/main.c ****   ******************************************************************************
  17:Core/Src/main.c ****   */
  18:Core/Src/main.c **** /* USER CODE END Header */
  19:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:Core/Src/main.c **** #include "main.h"
  21:Core/Src/main.c **** 
  22:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  23:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/main.c **** #include "motor.h"
  25:Core/Src/main.c **** #include "math.h"
  26:Core/Src/main.c **** #include "stdlib.h"
  27:Core/Src/main.c **** /* USER CODE END Includes */
  28:Core/Src/main.c **** 
  29:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  30:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  31:Core/Src/main.c **** 
  32:Core/Src/main.c **** /* USER CODE END PTD */
  33:Core/Src/main.c **** 
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cctuo9tI.s 			page 2


  34:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  35:Core/Src/main.c **** /* USER CODE BEGIN PD */
  36:Core/Src/main.c **** #define MAX_SPEED   700
  37:Core/Src/main.c **** const uint16_t WHITE[8] = {3057, 2769, 2764, 3069, 2887, 3000, 2950, 3020};
  38:Core/Src/main.c **** const uint16_t BLACK[8] = {3888, 3913, 3892, 3904, 3907, 3913, 3916, 3920};
  39:Core/Src/main.c **** /* USER CODE END PD */
  40:Core/Src/main.c **** 
  41:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  42:Core/Src/main.c **** /* USER CODE BEGIN PM */
  43:Core/Src/main.c **** 
  44:Core/Src/main.c **** /* USER CODE END PM */
  45:Core/Src/main.c **** 
  46:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  47:Core/Src/main.c **** ADC_HandleTypeDef hadc1;
  48:Core/Src/main.c **** DMA_HandleTypeDef hdma_adc1;
  49:Core/Src/main.c **** 
  50:Core/Src/main.c **** TIM_HandleTypeDef htim1;
  51:Core/Src/main.c **** TIM_HandleTypeDef htim2;
  52:Core/Src/main.c **** 
  53:Core/Src/main.c **** /* USER CODE BEGIN PV */
  54:Core/Src/main.c **** uint32_t adc_buffer[9];
  55:Core/Src/main.c **** 
  56:Core/Src/main.c **** float Kp = 0;
  57:Core/Src/main.c **** float Ki = 0;
  58:Core/Src/main.c **** float Kd = 0;
  59:Core/Src/main.c **** 
  60:Core/Src/main.c **** uint8_t multiP = 1;
  61:Core/Src/main.c **** uint8_t multiI  = 1;
  62:Core/Src/main.c **** uint8_t multiD = 1;
  63:Core/Src/main.c **** uint8_t Kpfinal;
  64:Core/Src/main.c **** uint8_t Kifinal;
  65:Core/Src/main.c **** uint8_t Kdfinal;
  66:Core/Src/main.c **** float Pvalue;
  67:Core/Src/main.c **** float Ivalue;
  68:Core/Src/main.c **** float Dvalue;
  69:Core/Src/main.c **** 
  70:Core/Src/main.c **** uint16_t position;
  71:Core/Src/main.c **** int P, D, I, previousError, PIDvalue, error;
  72:Core/Src/main.c **** int lsp, rsp;
  73:Core/Src/main.c **** int lfspeed = MAX_SPEED*0.7;
  74:Core/Src/main.c **** 
  75:Core/Src/main.c **** bool adc_done_flag = false;
  76:Core/Src/main.c **** /* USER CODE END PV */
  77:Core/Src/main.c **** 
  78:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  79:Core/Src/main.c **** void SystemClock_Config(void);
  80:Core/Src/main.c **** static void MX_GPIO_Init(void);
  81:Core/Src/main.c **** static void MX_DMA_Init(void);
  82:Core/Src/main.c **** static void MX_ADC1_Init(void);
  83:Core/Src/main.c **** static void MX_TIM1_Init(void);
  84:Core/Src/main.c **** static void MX_TIM2_Init(void);
  85:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  86:Core/Src/main.c **** void Enter_Sleep(void);
  87:Core/Src/main.c **** void PID_Linefollow(int32_t error);
  88:Core/Src/main.c **** uint32_t Read_Line(void);
  89:Core/Src/main.c **** void Robot_Control(void);
  90:Core/Src/main.c **** uint16_t Normalize_Sensors(uint16_t raw, uint8_t i);
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cctuo9tI.s 			page 3


  91:Core/Src/main.c **** uint8_t Get_Line(void);
  92:Core/Src/main.c **** /* USER CODE END PFP */
  93:Core/Src/main.c **** 
  94:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  95:Core/Src/main.c **** /* USER CODE BEGIN 0 */
  96:Core/Src/main.c **** 
  97:Core/Src/main.c **** /* USER CODE END 0 */
  98:Core/Src/main.c **** 
  99:Core/Src/main.c **** /**
 100:Core/Src/main.c ****   * @brief  The application entry point.
 101:Core/Src/main.c ****   * @retval int
 102:Core/Src/main.c ****   */
 103:Core/Src/main.c **** int main(void)
 104:Core/Src/main.c **** {
 105:Core/Src/main.c **** 
 106:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 107:Core/Src/main.c **** 
 108:Core/Src/main.c ****   /* USER CODE END 1 */
 109:Core/Src/main.c **** 
 110:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
 111:Core/Src/main.c **** 
 112:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
 113:Core/Src/main.c ****   HAL_Init();
 114:Core/Src/main.c **** 
 115:Core/Src/main.c ****   /* USER CODE BEGIN Init */
 116:Core/Src/main.c **** 
 117:Core/Src/main.c ****   /* USER CODE END Init */
 118:Core/Src/main.c **** 
 119:Core/Src/main.c ****   /* Configure the system clock */
 120:Core/Src/main.c ****   SystemClock_Config();
 121:Core/Src/main.c **** 
 122:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
 123:Core/Src/main.c **** 
 124:Core/Src/main.c ****   /* USER CODE END SysInit */
 125:Core/Src/main.c **** 
 126:Core/Src/main.c ****   /* Initialize all configured peripherals */
 127:Core/Src/main.c ****   MX_GPIO_Init();
 128:Core/Src/main.c ****   MX_DMA_Init();
 129:Core/Src/main.c ****   MX_ADC1_Init();
 130:Core/Src/main.c ****   MX_TIM1_Init();
 131:Core/Src/main.c ****   MX_TIM2_Init();
 132:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 133:Core/Src/main.c ****   HAL_GPIO_WritePin(BUZZ_GPIO_Port, BUZZ_Pin, GPIO_PIN_SET);
 134:Core/Src/main.c ****   HAL_Delay(300);
 135:Core/Src/main.c ****   HAL_GPIO_WritePin(BUZZ_GPIO_Port, BUZZ_Pin, GPIO_PIN_RESET);
 136:Core/Src/main.c ****   HAL_GPIO_WritePin(LED_ON_GPIO_Port, LED_ON_Pin, GPIO_PIN_SET);
 137:Core/Src/main.c ****   HAL_GPIO_WritePin(IR_EN_GPIO_Port, IR_EN_Pin, GPIO_PIN_SET);
 138:Core/Src/main.c **** 
 139:Core/Src/main.c ****   HAL_ADC_Start_DMA(&hadc1, adc_buffer, 9);
 140:Core/Src/main.c **** 
 141:Core/Src/main.c ****   M_Init();
 142:Core/Src/main.c ****   //M_SetSpeed(500, 500, FORWARD, FORWARD);
 143:Core/Src/main.c ****   // M_Disable();
 144:Core/Src/main.c ****   // Enter_Sleep();
 145:Core/Src/main.c ****   while(!HAL_GPIO_ReadPin(BTT_ON_GPIO_Port, BTT_ON_Pin));
 146:Core/Src/main.c ****   /* USER CODE END 2 */
 147:Core/Src/main.c **** 
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cctuo9tI.s 			page 4


 148:Core/Src/main.c ****   /* Infinite loop */
 149:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
 150:Core/Src/main.c ****   while (1)
 151:Core/Src/main.c ****   {
 152:Core/Src/main.c ****     if(adc_done_flag){
 153:Core/Src/main.c ****       adc_done_flag = false;
 154:Core/Src/main.c ****       Robot_Control();
 155:Core/Src/main.c ****       HAL_ADC_Start_DMA(&hadc1, adc_buffer, 9);
 156:Core/Src/main.c ****       if(Get_Line() == 0 || Get_Line() == 255){
 157:Core/Src/main.c ****         HAL_GPIO_WritePin(LED_ACT_GPIO_Port, LED_ACT_Pin, GPIO_PIN_SET);
 158:Core/Src/main.c ****       }else{
 159:Core/Src/main.c ****         HAL_GPIO_WritePin(LED_ACT_GPIO_Port, LED_ACT_Pin, GPIO_PIN_RESET);
 160:Core/Src/main.c ****       }
 161:Core/Src/main.c ****     }
 162:Core/Src/main.c ****     /* USER CODE END WHILE */
 163:Core/Src/main.c **** 
 164:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 165:Core/Src/main.c ****   }
 166:Core/Src/main.c ****   /* USER CODE END 3 */
 167:Core/Src/main.c **** }
 168:Core/Src/main.c **** 
 169:Core/Src/main.c **** /**
 170:Core/Src/main.c ****   * @brief System Clock Configuration
 171:Core/Src/main.c ****   * @retval None
 172:Core/Src/main.c ****   */
 173:Core/Src/main.c **** void SystemClock_Config(void)
 174:Core/Src/main.c **** {
 175:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 176:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 177:Core/Src/main.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 178:Core/Src/main.c **** 
 179:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 180:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 181:Core/Src/main.c ****   */
 182:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 183:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 184:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 185:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 186:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 187:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 188:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 189:Core/Src/main.c ****   {
 190:Core/Src/main.c ****     Error_Handler();
 191:Core/Src/main.c ****   }
 192:Core/Src/main.c **** 
 193:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 194:Core/Src/main.c ****   */
 195:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 196:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 197:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 198:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 199:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 200:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 201:Core/Src/main.c **** 
 202:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 203:Core/Src/main.c ****   {
 204:Core/Src/main.c ****     Error_Handler();
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cctuo9tI.s 			page 5


 205:Core/Src/main.c ****   }
 206:Core/Src/main.c ****   PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 207:Core/Src/main.c ****   PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV2;
 208:Core/Src/main.c ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 209:Core/Src/main.c ****   {
 210:Core/Src/main.c ****     Error_Handler();
 211:Core/Src/main.c ****   }
 212:Core/Src/main.c **** }
 213:Core/Src/main.c **** 
 214:Core/Src/main.c **** /**
 215:Core/Src/main.c ****   * @brief ADC1 Initialization Function
 216:Core/Src/main.c ****   * @param None
 217:Core/Src/main.c ****   * @retval None
 218:Core/Src/main.c ****   */
 219:Core/Src/main.c **** static void MX_ADC1_Init(void)
 220:Core/Src/main.c **** {
 221:Core/Src/main.c **** 
 222:Core/Src/main.c ****   /* USER CODE BEGIN ADC1_Init 0 */
 223:Core/Src/main.c **** 
 224:Core/Src/main.c ****   /* USER CODE END ADC1_Init 0 */
 225:Core/Src/main.c **** 
 226:Core/Src/main.c ****   ADC_ChannelConfTypeDef sConfig = {0};
 227:Core/Src/main.c **** 
 228:Core/Src/main.c ****   /* USER CODE BEGIN ADC1_Init 1 */
 229:Core/Src/main.c **** 
 230:Core/Src/main.c ****   /* USER CODE END ADC1_Init 1 */
 231:Core/Src/main.c **** 
 232:Core/Src/main.c ****   /** Common config
 233:Core/Src/main.c ****   */
 234:Core/Src/main.c ****   hadc1.Instance = ADC1;
 235:Core/Src/main.c ****   hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 236:Core/Src/main.c ****   hadc1.Init.ContinuousConvMode = DISABLE;
 237:Core/Src/main.c ****   hadc1.Init.DiscontinuousConvMode = DISABLE;
 238:Core/Src/main.c ****   hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 239:Core/Src/main.c ****   hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 240:Core/Src/main.c ****   hadc1.Init.NbrOfConversion = 9;
 241:Core/Src/main.c ****   if (HAL_ADC_Init(&hadc1) != HAL_OK)
 242:Core/Src/main.c ****   {
 243:Core/Src/main.c ****     Error_Handler();
 244:Core/Src/main.c ****   }
 245:Core/Src/main.c **** 
 246:Core/Src/main.c ****   /** Configure Regular Channel
 247:Core/Src/main.c ****   */
 248:Core/Src/main.c ****   sConfig.Channel = ADC_CHANNEL_1;
 249:Core/Src/main.c ****   sConfig.Rank = ADC_REGULAR_RANK_1;
 250:Core/Src/main.c ****   sConfig.SamplingTime = ADC_SAMPLETIME_7CYCLES_5;
 251:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 252:Core/Src/main.c ****   {
 253:Core/Src/main.c ****     Error_Handler();
 254:Core/Src/main.c ****   }
 255:Core/Src/main.c **** 
 256:Core/Src/main.c ****   /** Configure Regular Channel
 257:Core/Src/main.c ****   */
 258:Core/Src/main.c ****   sConfig.Channel = ADC_CHANNEL_2;
 259:Core/Src/main.c ****   sConfig.Rank = ADC_REGULAR_RANK_2;
 260:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 261:Core/Src/main.c ****   {
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cctuo9tI.s 			page 6


 262:Core/Src/main.c ****     Error_Handler();
 263:Core/Src/main.c ****   }
 264:Core/Src/main.c **** 
 265:Core/Src/main.c ****   /** Configure Regular Channel
 266:Core/Src/main.c ****   */
 267:Core/Src/main.c ****   sConfig.Channel = ADC_CHANNEL_3;
 268:Core/Src/main.c ****   sConfig.Rank = ADC_REGULAR_RANK_3;
 269:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 270:Core/Src/main.c ****   {
 271:Core/Src/main.c ****     Error_Handler();
 272:Core/Src/main.c ****   }
 273:Core/Src/main.c **** 
 274:Core/Src/main.c ****   /** Configure Regular Channel
 275:Core/Src/main.c ****   */
 276:Core/Src/main.c ****   sConfig.Channel = ADC_CHANNEL_4;
 277:Core/Src/main.c ****   sConfig.Rank = ADC_REGULAR_RANK_4;
 278:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 279:Core/Src/main.c ****   {
 280:Core/Src/main.c ****     Error_Handler();
 281:Core/Src/main.c ****   }
 282:Core/Src/main.c **** 
 283:Core/Src/main.c ****   /** Configure Regular Channel
 284:Core/Src/main.c ****   */
 285:Core/Src/main.c ****   sConfig.Channel = ADC_CHANNEL_5;
 286:Core/Src/main.c ****   sConfig.Rank = ADC_REGULAR_RANK_5;
 287:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 288:Core/Src/main.c ****   {
 289:Core/Src/main.c ****     Error_Handler();
 290:Core/Src/main.c ****   }
 291:Core/Src/main.c **** 
 292:Core/Src/main.c ****   /** Configure Regular Channel
 293:Core/Src/main.c ****   */
 294:Core/Src/main.c ****   sConfig.Channel = ADC_CHANNEL_6;
 295:Core/Src/main.c ****   sConfig.Rank = ADC_REGULAR_RANK_6;
 296:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 297:Core/Src/main.c ****   {
 298:Core/Src/main.c ****     Error_Handler();
 299:Core/Src/main.c ****   }
 300:Core/Src/main.c **** 
 301:Core/Src/main.c ****   /** Configure Regular Channel
 302:Core/Src/main.c ****   */
 303:Core/Src/main.c ****   sConfig.Channel = ADC_CHANNEL_7;
 304:Core/Src/main.c ****   sConfig.Rank = ADC_REGULAR_RANK_7;
 305:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 306:Core/Src/main.c ****   {
 307:Core/Src/main.c ****     Error_Handler();
 308:Core/Src/main.c ****   }
 309:Core/Src/main.c **** 
 310:Core/Src/main.c ****   /** Configure Regular Channel
 311:Core/Src/main.c ****   */
 312:Core/Src/main.c ****   sConfig.Channel = ADC_CHANNEL_8;
 313:Core/Src/main.c ****   sConfig.Rank = ADC_REGULAR_RANK_8;
 314:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 315:Core/Src/main.c ****   {
 316:Core/Src/main.c ****     Error_Handler();
 317:Core/Src/main.c ****   }
 318:Core/Src/main.c **** 
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cctuo9tI.s 			page 7


 319:Core/Src/main.c ****   /** Configure Regular Channel
 320:Core/Src/main.c ****   */
 321:Core/Src/main.c ****   sConfig.Channel = ADC_CHANNEL_9;
 322:Core/Src/main.c ****   sConfig.Rank = ADC_REGULAR_RANK_9;
 323:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 324:Core/Src/main.c ****   {
 325:Core/Src/main.c ****     Error_Handler();
 326:Core/Src/main.c ****   }
 327:Core/Src/main.c ****   /* USER CODE BEGIN ADC1_Init 2 */
 328:Core/Src/main.c **** 
 329:Core/Src/main.c ****   /* USER CODE END ADC1_Init 2 */
 330:Core/Src/main.c **** 
 331:Core/Src/main.c **** }
 332:Core/Src/main.c **** 
 333:Core/Src/main.c **** /**
 334:Core/Src/main.c ****   * @brief TIM1 Initialization Function
 335:Core/Src/main.c ****   * @param None
 336:Core/Src/main.c ****   * @retval None
 337:Core/Src/main.c ****   */
 338:Core/Src/main.c **** static void MX_TIM1_Init(void)
 339:Core/Src/main.c **** {
 340:Core/Src/main.c **** 
 341:Core/Src/main.c ****   /* USER CODE BEGIN TIM1_Init 0 */
 342:Core/Src/main.c **** 
 343:Core/Src/main.c ****   /* USER CODE END TIM1_Init 0 */
 344:Core/Src/main.c **** 
 345:Core/Src/main.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 346:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 347:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 348:Core/Src/main.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 349:Core/Src/main.c **** 
 350:Core/Src/main.c ****   /* USER CODE BEGIN TIM1_Init 1 */
 351:Core/Src/main.c **** 
 352:Core/Src/main.c ****   /* USER CODE END TIM1_Init 1 */
 353:Core/Src/main.c ****   htim1.Instance = TIM1;
 354:Core/Src/main.c ****   htim1.Init.Prescaler = 0;
 355:Core/Src/main.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 356:Core/Src/main.c ****   htim1.Init.Period = 799;
 357:Core/Src/main.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 358:Core/Src/main.c ****   htim1.Init.RepetitionCounter = 0;
 359:Core/Src/main.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 360:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 361:Core/Src/main.c ****   {
 362:Core/Src/main.c ****     Error_Handler();
 363:Core/Src/main.c ****   }
 364:Core/Src/main.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 365:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 366:Core/Src/main.c ****   {
 367:Core/Src/main.c ****     Error_Handler();
 368:Core/Src/main.c ****   }
 369:Core/Src/main.c ****   if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 370:Core/Src/main.c ****   {
 371:Core/Src/main.c ****     Error_Handler();
 372:Core/Src/main.c ****   }
 373:Core/Src/main.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 374:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 375:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cctuo9tI.s 			page 8


 376:Core/Src/main.c ****   {
 377:Core/Src/main.c ****     Error_Handler();
 378:Core/Src/main.c ****   }
 379:Core/Src/main.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
 380:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 381:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 382:Core/Src/main.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 383:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 384:Core/Src/main.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 385:Core/Src/main.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 386:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 387:Core/Src/main.c ****   {
 388:Core/Src/main.c ****     Error_Handler();
 389:Core/Src/main.c ****   }
 390:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 391:Core/Src/main.c ****   {
 392:Core/Src/main.c ****     Error_Handler();
 393:Core/Src/main.c ****   }
 394:Core/Src/main.c ****   sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 395:Core/Src/main.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 396:Core/Src/main.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 397:Core/Src/main.c ****   sBreakDeadTimeConfig.DeadTime = 0;
 398:Core/Src/main.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 399:Core/Src/main.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 400:Core/Src/main.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 401:Core/Src/main.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 402:Core/Src/main.c ****   {
 403:Core/Src/main.c ****     Error_Handler();
 404:Core/Src/main.c ****   }
 405:Core/Src/main.c ****   /* USER CODE BEGIN TIM1_Init 2 */
 406:Core/Src/main.c **** 
 407:Core/Src/main.c ****   /* USER CODE END TIM1_Init 2 */
 408:Core/Src/main.c ****   HAL_TIM_MspPostInit(&htim1);
 409:Core/Src/main.c **** 
 410:Core/Src/main.c **** }
 411:Core/Src/main.c **** 
 412:Core/Src/main.c **** /**
 413:Core/Src/main.c ****   * @brief TIM2 Initialization Function
 414:Core/Src/main.c ****   * @param None
 415:Core/Src/main.c ****   * @retval None
 416:Core/Src/main.c ****   */
 417:Core/Src/main.c **** static void MX_TIM2_Init(void)
 418:Core/Src/main.c **** {
 419:Core/Src/main.c **** 
 420:Core/Src/main.c ****   /* USER CODE BEGIN TIM2_Init 0 */
 421:Core/Src/main.c **** 
 422:Core/Src/main.c ****   /* USER CODE END TIM2_Init 0 */
 423:Core/Src/main.c **** 
 424:Core/Src/main.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 425:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 426:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 427:Core/Src/main.c **** 
 428:Core/Src/main.c ****   /* USER CODE BEGIN TIM2_Init 1 */
 429:Core/Src/main.c **** 
 430:Core/Src/main.c ****   /* USER CODE END TIM2_Init 1 */
 431:Core/Src/main.c ****   htim2.Instance = TIM2;
 432:Core/Src/main.c ****   htim2.Init.Prescaler = 0;
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cctuo9tI.s 			page 9


 433:Core/Src/main.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 434:Core/Src/main.c ****   htim2.Init.Period = 799;
 435:Core/Src/main.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 436:Core/Src/main.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 437:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 438:Core/Src/main.c ****   {
 439:Core/Src/main.c ****     Error_Handler();
 440:Core/Src/main.c ****   }
 441:Core/Src/main.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 442:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 443:Core/Src/main.c ****   {
 444:Core/Src/main.c ****     Error_Handler();
 445:Core/Src/main.c ****   }
 446:Core/Src/main.c ****   if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 447:Core/Src/main.c ****   {
 448:Core/Src/main.c ****     Error_Handler();
 449:Core/Src/main.c ****   }
 450:Core/Src/main.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 451:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 452:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 453:Core/Src/main.c ****   {
 454:Core/Src/main.c ****     Error_Handler();
 455:Core/Src/main.c ****   }
 456:Core/Src/main.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
 457:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 458:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 459:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 460:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 461:Core/Src/main.c ****   {
 462:Core/Src/main.c ****     Error_Handler();
 463:Core/Src/main.c ****   }
 464:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 465:Core/Src/main.c ****   {
 466:Core/Src/main.c ****     Error_Handler();
 467:Core/Src/main.c ****   }
 468:Core/Src/main.c ****   /* USER CODE BEGIN TIM2_Init 2 */
 469:Core/Src/main.c **** 
 470:Core/Src/main.c ****   /* USER CODE END TIM2_Init 2 */
 471:Core/Src/main.c ****   HAL_TIM_MspPostInit(&htim2);
 472:Core/Src/main.c **** 
 473:Core/Src/main.c **** }
 474:Core/Src/main.c **** 
 475:Core/Src/main.c **** /**
 476:Core/Src/main.c ****   * Enable DMA controller clock
 477:Core/Src/main.c ****   */
 478:Core/Src/main.c **** static void MX_DMA_Init(void)
 479:Core/Src/main.c **** {
 480:Core/Src/main.c **** 
 481:Core/Src/main.c ****   /* DMA controller clock enable */
 482:Core/Src/main.c ****   __HAL_RCC_DMA1_CLK_ENABLE();
 483:Core/Src/main.c **** 
 484:Core/Src/main.c ****   /* DMA interrupt init */
 485:Core/Src/main.c ****   /* DMA1_Channel1_IRQn interrupt configuration */
 486:Core/Src/main.c ****   HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 487:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 488:Core/Src/main.c **** 
 489:Core/Src/main.c **** }
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cctuo9tI.s 			page 10


 490:Core/Src/main.c **** 
 491:Core/Src/main.c **** /**
 492:Core/Src/main.c ****   * @brief GPIO Initialization Function
 493:Core/Src/main.c ****   * @param None
 494:Core/Src/main.c ****   * @retval None
 495:Core/Src/main.c ****   */
 496:Core/Src/main.c **** static void MX_GPIO_Init(void)
 497:Core/Src/main.c **** {
  26              		.loc 1 497 1 view -0
  27              		.cfi_startproc
  28              		@ args = 0, pretend = 0, frame = 24
  29              		@ frame_needed = 0, uses_anonymous_args = 0
  30 0000 70B5     		push	{r4, r5, r6, lr}
  31              		.cfi_def_cfa_offset 16
  32              		.cfi_offset 4, -16
  33              		.cfi_offset 5, -12
  34              		.cfi_offset 6, -8
  35              		.cfi_offset 14, -4
  36 0002 86B0     		sub	sp, sp, #24
  37              		.cfi_def_cfa_offset 40
 498:Core/Src/main.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  38              		.loc 1 498 3 view .LVU1
  39              		.loc 1 498 20 is_stmt 0 view .LVU2
  40 0004 0024     		movs	r4, #0
  41 0006 0294     		str	r4, [sp, #8]
  42 0008 0394     		str	r4, [sp, #12]
  43 000a 0494     		str	r4, [sp, #16]
  44 000c 0594     		str	r4, [sp, #20]
 499:Core/Src/main.c ****   /* USER CODE BEGIN MX_GPIO_Init_1 */
 500:Core/Src/main.c **** 
 501:Core/Src/main.c ****   /* USER CODE END MX_GPIO_Init_1 */
 502:Core/Src/main.c **** 
 503:Core/Src/main.c ****   /* GPIO Ports Clock Enable */
 504:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
  45              		.loc 1 504 3 is_stmt 1 view .LVU3
  46              	.LBB4:
  47              		.loc 1 504 3 view .LVU4
  48              		.loc 1 504 3 view .LVU5
  49 000e 1C4B     		ldr	r3, .L3
  50 0010 9A69     		ldr	r2, [r3, #24]
  51 0012 42F00402 		orr	r2, r2, #4
  52 0016 9A61     		str	r2, [r3, #24]
  53              		.loc 1 504 3 view .LVU6
  54 0018 9A69     		ldr	r2, [r3, #24]
  55 001a 02F00402 		and	r2, r2, #4
  56 001e 0092     		str	r2, [sp]
  57              		.loc 1 504 3 view .LVU7
  58 0020 009A     		ldr	r2, [sp]
  59              	.LBE4:
  60              		.loc 1 504 3 view .LVU8
 505:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
  61              		.loc 1 505 3 view .LVU9
  62              	.LBB5:
  63              		.loc 1 505 3 view .LVU10
  64              		.loc 1 505 3 view .LVU11
  65 0022 9A69     		ldr	r2, [r3, #24]
  66 0024 42F00802 		orr	r2, r2, #8
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cctuo9tI.s 			page 11


  67 0028 9A61     		str	r2, [r3, #24]
  68              		.loc 1 505 3 view .LVU12
  69 002a 9B69     		ldr	r3, [r3, #24]
  70 002c 03F00803 		and	r3, r3, #8
  71 0030 0193     		str	r3, [sp, #4]
  72              		.loc 1 505 3 view .LVU13
  73 0032 019B     		ldr	r3, [sp, #4]
  74              	.LBE5:
  75              		.loc 1 505 3 view .LVU14
 506:Core/Src/main.c **** 
 507:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 508:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOB, LED_ON_Pin|BUZZ_Pin|nSleep_Pin|IR_EN_Pin
  76              		.loc 1 508 3 view .LVU15
  77 0034 134D     		ldr	r5, .L3+4
  78 0036 2246     		mov	r2, r4
  79 0038 4FF47361 		mov	r1, #3888
  80 003c 2846     		mov	r0, r5
  81 003e FFF7FEFF 		bl	HAL_GPIO_WritePin
  82              	.LVL0:
 509:Core/Src/main.c ****                           |LED_ACT_Pin|LED_LOW_Pin, GPIO_PIN_RESET);
 510:Core/Src/main.c **** 
 511:Core/Src/main.c ****   /*Configure GPIO pin : BTT_ON_Pin */
 512:Core/Src/main.c ****   GPIO_InitStruct.Pin = BTT_ON_Pin;
  83              		.loc 1 512 3 view .LVU16
  84              		.loc 1 512 23 is_stmt 0 view .LVU17
  85 0042 0126     		movs	r6, #1
  86 0044 0296     		str	r6, [sp, #8]
 513:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  87              		.loc 1 513 3 is_stmt 1 view .LVU18
  88              		.loc 1 513 24 is_stmt 0 view .LVU19
  89 0046 0394     		str	r4, [sp, #12]
 514:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
  90              		.loc 1 514 3 is_stmt 1 view .LVU20
  91              		.loc 1 514 24 is_stmt 0 view .LVU21
  92 0048 0494     		str	r4, [sp, #16]
 515:Core/Src/main.c ****   HAL_GPIO_Init(BTT_ON_GPIO_Port, &GPIO_InitStruct);
  93              		.loc 1 515 3 is_stmt 1 view .LVU22
  94 004a 02A9     		add	r1, sp, #8
  95 004c 0E48     		ldr	r0, .L3+8
  96 004e FFF7FEFF 		bl	HAL_GPIO_Init
  97              	.LVL1:
 516:Core/Src/main.c **** 
 517:Core/Src/main.c ****   /*Configure GPIO pin : nFautl_Pin */
 518:Core/Src/main.c ****   GPIO_InitStruct.Pin = nFautl_Pin;
  98              		.loc 1 518 3 view .LVU23
  99              		.loc 1 518 23 is_stmt 0 view .LVU24
 100 0052 0423     		movs	r3, #4
 101 0054 0293     		str	r3, [sp, #8]
 519:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 102              		.loc 1 519 3 is_stmt 1 view .LVU25
 103              		.loc 1 519 24 is_stmt 0 view .LVU26
 104 0056 0D4B     		ldr	r3, .L3+12
 105 0058 0393     		str	r3, [sp, #12]
 520:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 106              		.loc 1 520 3 is_stmt 1 view .LVU27
 107              		.loc 1 520 24 is_stmt 0 view .LVU28
 108 005a 0494     		str	r4, [sp, #16]
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cctuo9tI.s 			page 12


 521:Core/Src/main.c ****   HAL_GPIO_Init(nFautl_GPIO_Port, &GPIO_InitStruct);
 109              		.loc 1 521 3 is_stmt 1 view .LVU29
 110 005c 02A9     		add	r1, sp, #8
 111 005e 2846     		mov	r0, r5
 112 0060 FFF7FEFF 		bl	HAL_GPIO_Init
 113              	.LVL2:
 522:Core/Src/main.c **** 
 523:Core/Src/main.c ****   /*Configure GPIO pins : LED_ON_Pin BUZZ_Pin nSleep_Pin IR_EN_Pin
 524:Core/Src/main.c ****                            LED_ACT_Pin LED_LOW_Pin */
 525:Core/Src/main.c ****   GPIO_InitStruct.Pin = LED_ON_Pin|BUZZ_Pin|nSleep_Pin|IR_EN_Pin
 114              		.loc 1 525 3 view .LVU30
 115              		.loc 1 525 23 is_stmt 0 view .LVU31
 116 0064 4FF47363 		mov	r3, #3888
 117 0068 0293     		str	r3, [sp, #8]
 526:Core/Src/main.c ****                           |LED_ACT_Pin|LED_LOW_Pin;
 527:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 118              		.loc 1 527 3 is_stmt 1 view .LVU32
 119              		.loc 1 527 24 is_stmt 0 view .LVU33
 120 006a 0396     		str	r6, [sp, #12]
 528:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 121              		.loc 1 528 3 is_stmt 1 view .LVU34
 122              		.loc 1 528 24 is_stmt 0 view .LVU35
 123 006c 0494     		str	r4, [sp, #16]
 529:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 124              		.loc 1 529 3 is_stmt 1 view .LVU36
 125              		.loc 1 529 25 is_stmt 0 view .LVU37
 126 006e 0223     		movs	r3, #2
 127 0070 0593     		str	r3, [sp, #20]
 530:Core/Src/main.c ****   HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 128              		.loc 1 530 3 is_stmt 1 view .LVU38
 129 0072 02A9     		add	r1, sp, #8
 130 0074 2846     		mov	r0, r5
 131 0076 FFF7FEFF 		bl	HAL_GPIO_Init
 132              	.LVL3:
 531:Core/Src/main.c **** 
 532:Core/Src/main.c ****   /* USER CODE BEGIN MX_GPIO_Init_2 */
 533:Core/Src/main.c **** 
 534:Core/Src/main.c ****   /* USER CODE END MX_GPIO_Init_2 */
 535:Core/Src/main.c **** }
 133              		.loc 1 535 1 is_stmt 0 view .LVU39
 134 007a 06B0     		add	sp, sp, #24
 135              		.cfi_def_cfa_offset 16
 136              		@ sp needed
 137 007c 70BD     		pop	{r4, r5, r6, pc}
 138              	.L4:
 139 007e 00BF     		.align	2
 140              	.L3:
 141 0080 00100240 		.word	1073876992
 142 0084 000C0140 		.word	1073810432
 143 0088 00080140 		.word	1073809408
 144 008c 00001110 		.word	269549568
 145              		.cfi_endproc
 146              	.LFE71:
 148              		.section	.text.MX_DMA_Init,"ax",%progbits
 149              		.align	1
 150              		.syntax unified
 151              		.thumb
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cctuo9tI.s 			page 13


 152              		.thumb_func
 154              	MX_DMA_Init:
 155              	.LFB70:
 479:Core/Src/main.c **** 
 156              		.loc 1 479 1 is_stmt 1 view -0
 157              		.cfi_startproc
 158              		@ args = 0, pretend = 0, frame = 8
 159              		@ frame_needed = 0, uses_anonymous_args = 0
 160 0000 00B5     		push	{lr}
 161              		.cfi_def_cfa_offset 4
 162              		.cfi_offset 14, -4
 163 0002 83B0     		sub	sp, sp, #12
 164              		.cfi_def_cfa_offset 16
 482:Core/Src/main.c **** 
 165              		.loc 1 482 3 view .LVU41
 166              	.LBB6:
 482:Core/Src/main.c **** 
 167              		.loc 1 482 3 view .LVU42
 482:Core/Src/main.c **** 
 168              		.loc 1 482 3 view .LVU43
 169 0004 0A4B     		ldr	r3, .L7
 170 0006 5A69     		ldr	r2, [r3, #20]
 171 0008 42F00102 		orr	r2, r2, #1
 172 000c 5A61     		str	r2, [r3, #20]
 482:Core/Src/main.c **** 
 173              		.loc 1 482 3 view .LVU44
 174 000e 5B69     		ldr	r3, [r3, #20]
 175 0010 03F00103 		and	r3, r3, #1
 176 0014 0193     		str	r3, [sp, #4]
 482:Core/Src/main.c **** 
 177              		.loc 1 482 3 view .LVU45
 178 0016 019B     		ldr	r3, [sp, #4]
 179              	.LBE6:
 482:Core/Src/main.c **** 
 180              		.loc 1 482 3 view .LVU46
 486:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 181              		.loc 1 486 3 view .LVU47
 182 0018 0022     		movs	r2, #0
 183 001a 1146     		mov	r1, r2
 184 001c 0B20     		movs	r0, #11
 185 001e FFF7FEFF 		bl	HAL_NVIC_SetPriority
 186              	.LVL4:
 487:Core/Src/main.c **** 
 187              		.loc 1 487 3 view .LVU48
 188 0022 0B20     		movs	r0, #11
 189 0024 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 190              	.LVL5:
 489:Core/Src/main.c **** 
 191              		.loc 1 489 1 is_stmt 0 view .LVU49
 192 0028 03B0     		add	sp, sp, #12
 193              		.cfi_def_cfa_offset 4
 194              		@ sp needed
 195 002a 5DF804FB 		ldr	pc, [sp], #4
 196              	.L8:
 197 002e 00BF     		.align	2
 198              	.L7:
 199 0030 00100240 		.word	1073876992
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cctuo9tI.s 			page 14


 200              		.cfi_endproc
 201              	.LFE70:
 203              		.global	__aeabi_ui2d
 204              		.global	__aeabi_dmul
 205              		.global	__aeabi_ddiv
 206              		.global	__aeabi_d2f
 207              		.global	__aeabi_f2d
 208              		.global	__aeabi_dcmplt
 209              		.section	.text.HAL_ADC_ConvCpltCallback,"ax",%progbits
 210              		.align	1
 211              		.global	HAL_ADC_ConvCpltCallback
 212              		.syntax unified
 213              		.thumb
 214              		.thumb_func
 216              	HAL_ADC_ConvCpltCallback:
 217              	.LVL6:
 218              	.LFB72:
 536:Core/Src/main.c **** 
 537:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 538:Core/Src/main.c **** void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
 539:Core/Src/main.c **** {
 219              		.loc 1 539 1 is_stmt 1 view -0
 220              		.cfi_startproc
 221              		@ args = 0, pretend = 0, frame = 0
 222              		@ frame_needed = 0, uses_anonymous_args = 0
 223              		.loc 1 539 1 is_stmt 0 view .LVU51
 224 0000 08B5     		push	{r3, lr}
 225              		.cfi_def_cfa_offset 8
 226              		.cfi_offset 3, -8
 227              		.cfi_offset 14, -4
 540:Core/Src/main.c ****   if(hadc->Instance == ADC1){
 228              		.loc 1 540 3 is_stmt 1 view .LVU52
 229              		.loc 1 540 10 is_stmt 0 view .LVU53
 230 0002 0268     		ldr	r2, [r0]
 231              		.loc 1 540 5 view .LVU54
 232 0004 1C4B     		ldr	r3, .L17+24
 233 0006 9A42     		cmp	r2, r3
 234 0008 00D0     		beq	.L16
 235              	.LVL7:
 236              	.L9:
 541:Core/Src/main.c ****     adc_done_flag = true;
 542:Core/Src/main.c ****     float voltage = adc_buffer[0] * 3.3 / 4095;
 543:Core/Src/main.c ****     if(voltage < (5.4 / 4)){
 544:Core/Src/main.c ****       HAL_GPIO_WritePin(LED_LOW_GPIO_Port, LED_LOW_Pin, GPIO_PIN_SET);
 545:Core/Src/main.c ****     }else{
 546:Core/Src/main.c ****       HAL_GPIO_WritePin(LED_LOW_GPIO_Port, LED_LOW_Pin, GPIO_PIN_RESET);
 547:Core/Src/main.c ****     }
 548:Core/Src/main.c ****   }
 549:Core/Src/main.c **** }
 237              		.loc 1 549 1 view .LVU55
 238 000a 08BD     		pop	{r3, pc}
 239              	.LVL8:
 240              	.L16:
 241              	.LBB7:
 541:Core/Src/main.c ****     adc_done_flag = true;
 242              		.loc 1 541 5 is_stmt 1 view .LVU56
 541:Core/Src/main.c ****     adc_done_flag = true;
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cctuo9tI.s 			page 15


 243              		.loc 1 541 19 is_stmt 0 view .LVU57
 244 000c 1B4B     		ldr	r3, .L17+28
 245 000e 0122     		movs	r2, #1
 246 0010 1A70     		strb	r2, [r3]
 542:Core/Src/main.c ****     if(voltage < (5.4 / 4)){
 247              		.loc 1 542 5 is_stmt 1 view .LVU58
 542:Core/Src/main.c ****     if(voltage < (5.4 / 4)){
 248              		.loc 1 542 35 is_stmt 0 view .LVU59
 249 0012 1B4B     		ldr	r3, .L17+32
 250 0014 1868     		ldr	r0, [r3]
 251              	.LVL9:
 542:Core/Src/main.c ****     if(voltage < (5.4 / 4)){
 252              		.loc 1 542 35 view .LVU60
 253 0016 FFF7FEFF 		bl	__aeabi_ui2d
 254              	.LVL10:
 255 001a 11A3     		adr	r3, .L17
 256 001c D3E90023 		ldrd	r2, [r3]
 257 0020 FFF7FEFF 		bl	__aeabi_dmul
 258              	.LVL11:
 542:Core/Src/main.c ****     if(voltage < (5.4 / 4)){
 259              		.loc 1 542 41 view .LVU61
 260 0024 10A3     		adr	r3, .L17+8
 261 0026 D3E90023 		ldrd	r2, [r3]
 262 002a FFF7FEFF 		bl	__aeabi_ddiv
 263              	.LVL12:
 542:Core/Src/main.c ****     if(voltage < (5.4 / 4)){
 264              		.loc 1 542 11 view .LVU62
 265 002e FFF7FEFF 		bl	__aeabi_d2f
 266              	.LVL13:
 543:Core/Src/main.c ****       HAL_GPIO_WritePin(LED_LOW_GPIO_Port, LED_LOW_Pin, GPIO_PIN_SET);
 267              		.loc 1 543 5 is_stmt 1 view .LVU63
 543:Core/Src/main.c ****       HAL_GPIO_WritePin(LED_LOW_GPIO_Port, LED_LOW_Pin, GPIO_PIN_SET);
 268              		.loc 1 543 16 is_stmt 0 view .LVU64
 269 0032 FFF7FEFF 		bl	__aeabi_f2d
 270              	.LVL14:
 543:Core/Src/main.c ****       HAL_GPIO_WritePin(LED_LOW_GPIO_Port, LED_LOW_Pin, GPIO_PIN_SET);
 271              		.loc 1 543 7 view .LVU65
 272 0036 0EA3     		adr	r3, .L17+16
 273 0038 D3E90023 		ldrd	r2, [r3]
 274 003c FFF7FEFF 		bl	__aeabi_dcmplt
 275              	.LVL15:
 276 0040 30B1     		cbz	r0, .L14
 544:Core/Src/main.c ****     }else{
 277              		.loc 1 544 7 is_stmt 1 view .LVU66
 278 0042 0122     		movs	r2, #1
 279 0044 4FF40071 		mov	r1, #512
 280 0048 0E48     		ldr	r0, .L17+36
 281 004a FFF7FEFF 		bl	HAL_GPIO_WritePin
 282              	.LVL16:
 283 004e DCE7     		b	.L9
 284              	.L14:
 546:Core/Src/main.c ****     }
 285              		.loc 1 546 7 view .LVU67
 286 0050 0022     		movs	r2, #0
 287 0052 4FF40071 		mov	r1, #512
 288 0056 0B48     		ldr	r0, .L17+36
 289 0058 FFF7FEFF 		bl	HAL_GPIO_WritePin
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cctuo9tI.s 			page 16


 290              	.LVL17:
 291              	.LBE7:
 292              		.loc 1 549 1 is_stmt 0 view .LVU68
 293 005c D5E7     		b	.L9
 294              	.L18:
 295 005e 00BF     		.align	3
 296              	.L17:
 297 0060 66666666 		.word	1717986918
 298 0064 66660A40 		.word	1074423398
 299 0068 00000000 		.word	0
 300 006c 00FEAF40 		.word	1085275648
 301 0070 9A999999 		.word	-1717986918
 302 0074 9999F53F 		.word	1073060249
 303 0078 00240140 		.word	1073816576
 304 007c 00000000 		.word	adc_done_flag
 305 0080 00000000 		.word	adc_buffer
 306 0084 000C0140 		.word	1073810432
 307              		.cfi_endproc
 308              	.LFE72:
 310              		.section	.text.Enter_Sleep,"ax",%progbits
 311              		.align	1
 312              		.global	Enter_Sleep
 313              		.syntax unified
 314              		.thumb
 315              		.thumb_func
 317              	Enter_Sleep:
 318              	.LFB73:
 550:Core/Src/main.c **** 
 551:Core/Src/main.c **** // void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
 552:Core/Src/main.c **** // {
 553:Core/Src/main.c **** //   if(GPIO_Pin == GPIO_PIN_0) {
 554:Core/Src/main.c **** //     HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_SET);
 555:Core/Src/main.c **** //   } else {
 556:Core/Src/main.c **** //       __NOP();
 557:Core/Src/main.c **** //   }
 558:Core/Src/main.c **** // }
 559:Core/Src/main.c **** 
 560:Core/Src/main.c **** void Enter_Sleep(void){
 319              		.loc 1 560 23 is_stmt 1 view -0
 320              		.cfi_startproc
 321              		@ args = 0, pretend = 0, frame = 0
 322              		@ frame_needed = 0, uses_anonymous_args = 0
 323 0000 10B5     		push	{r4, lr}
 324              		.cfi_def_cfa_offset 8
 325              		.cfi_offset 4, -8
 326              		.cfi_offset 14, -4
 561:Core/Src/main.c ****   HAL_GPIO_WritePin(IR_EN_GPIO_Port, IR_EN_Pin, GPIO_PIN_RESET);
 327              		.loc 1 561 3 view .LVU70
 328 0002 0D4C     		ldr	r4, .L21
 329 0004 0022     		movs	r2, #0
 330 0006 2021     		movs	r1, #32
 331 0008 2046     		mov	r0, r4
 332 000a FFF7FEFF 		bl	HAL_GPIO_WritePin
 333              	.LVL18:
 562:Core/Src/main.c ****   M_Disable();
 334              		.loc 1 562 3 view .LVU71
 335 000e FFF7FEFF 		bl	M_Disable
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cctuo9tI.s 			page 17


 336              	.LVL19:
 563:Core/Src/main.c ****   HAL_GPIO_WritePin(LED_ACT_GPIO_Port, LED_ACT_Pin, GPIO_PIN_RESET);
 337              		.loc 1 563 3 view .LVU72
 338 0012 0022     		movs	r2, #0
 339 0014 4FF48071 		mov	r1, #256
 340 0018 2046     		mov	r0, r4
 341 001a FFF7FEFF 		bl	HAL_GPIO_WritePin
 342              	.LVL20:
 564:Core/Src/main.c ****   HAL_GPIO_WritePin(LED_ON_GPIO_Port, LED_ON_Pin, GPIO_PIN_RESET);
 343              		.loc 1 564 3 view .LVU73
 344 001e 0022     		movs	r2, #0
 345 0020 4FF48061 		mov	r1, #1024
 346 0024 2046     		mov	r0, r4
 347 0026 FFF7FEFF 		bl	HAL_GPIO_WritePin
 348              	.LVL21:
 565:Core/Src/main.c ****   HAL_GPIO_WritePin(LED_LOW_GPIO_Port, LED_LOW_Pin, GPIO_PIN_RESET);
 349              		.loc 1 565 3 view .LVU74
 350 002a 0022     		movs	r2, #0
 351 002c 4FF40071 		mov	r1, #512
 352 0030 2046     		mov	r0, r4
 353 0032 FFF7FEFF 		bl	HAL_GPIO_WritePin
 354              	.LVL22:
 566:Core/Src/main.c **** }
 355              		.loc 1 566 1 is_stmt 0 view .LVU75
 356 0036 10BD     		pop	{r4, pc}
 357              	.L22:
 358              		.align	2
 359              	.L21:
 360 0038 000C0140 		.word	1073810432
 361              		.cfi_endproc
 362              	.LFE73:
 364              		.global	__aeabi_i2d
 365              		.global	__aeabi_dsub
 366              		.global	__aeabi_dcmpgt
 367              		.section	.text.Get_Line,"ax",%progbits
 368              		.align	1
 369              		.global	Get_Line
 370              		.syntax unified
 371              		.thumb
 372              		.thumb_func
 374              	Get_Line:
 375              	.LFB75:
 567:Core/Src/main.c **** 
 568:Core/Src/main.c **** void Robot_Control(void){
 569:Core/Src/main.c **** 
 570:Core/Src/main.c ****   position = Read_Line();
 571:Core/Src/main.c ****   error = 3500 - position;
 572:Core/Src/main.c ****   while(Get_Line() == 0){
 573:Core/Src/main.c ****     if(previousError<0){      
 574:Core/Src/main.c ****       M_SetSpeed(0.7*MAX_SPEED, 0.7*MAX_SPEED, BACKWARD, FORWARD);
 575:Core/Src/main.c ****     }
 576:Core/Src/main.c ****     else{
 577:Core/Src/main.c ****       M_SetSpeed(0.7*MAX_SPEED, 0.7*MAX_SPEED, FORWARD, BACKWARD);
 578:Core/Src/main.c ****     }
 579:Core/Src/main.c ****     adc_done_flag = false;
 580:Core/Src/main.c ****     HAL_ADC_Start_DMA(&hadc1, adc_buffer, 9);
 581:Core/Src/main.c ****     while(!adc_done_flag);
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cctuo9tI.s 			page 18


 582:Core/Src/main.c **** 
 583:Core/Src/main.c ****     position = Read_Line();
 584:Core/Src/main.c ****   }
 585:Core/Src/main.c **** 
 586:Core/Src/main.c ****   PID_Linefollow(error);
 587:Core/Src/main.c **** }
 588:Core/Src/main.c **** 
 589:Core/Src/main.c **** uint8_t Get_Line(void){
 376              		.loc 1 589 23 is_stmt 1 view -0
 377              		.cfi_startproc
 378              		@ args = 0, pretend = 0, frame = 0
 379              		@ frame_needed = 0, uses_anonymous_args = 0
 380 0000 2DE9F047 		push	{r4, r5, r6, r7, r8, r9, r10, lr}
 381              		.cfi_def_cfa_offset 32
 382              		.cfi_offset 4, -32
 383              		.cfi_offset 5, -28
 384              		.cfi_offset 6, -24
 385              		.cfi_offset 7, -20
 386              		.cfi_offset 8, -16
 387              		.cfi_offset 9, -12
 388              		.cfi_offset 10, -8
 389              		.cfi_offset 14, -4
 590:Core/Src/main.c ****   uint8_t out = 0;
 390              		.loc 1 590 3 view .LVU77
 391              	.LVL23:
 591:Core/Src/main.c ****   for (uint8_t i = 0; i < 8; i++){
 392              		.loc 1 591 3 view .LVU78
 393              	.LBB8:
 394              		.loc 1 591 8 view .LVU79
 395              		.loc 1 591 16 is_stmt 0 view .LVU80
 396 0004 0024     		movs	r4, #0
 397              	.LBE8:
 590:Core/Src/main.c ****   uint8_t out = 0;
 398              		.loc 1 590 11 view .LVU81
 399 0006 2546     		mov	r5, r4
 400              	.LBB9:
 401              		.loc 1 591 3 view .LVU82
 402 0008 01E0     		b	.L24
 403              	.LVL24:
 404              	.L25:
 405              		.loc 1 591 31 is_stmt 1 discriminator 2 view .LVU83
 406 000a 0134     		adds	r4, r4, #1
 407              	.LVL25:
 408              		.loc 1 591 31 is_stmt 0 discriminator 2 view .LVU84
 409 000c E4B2     		uxtb	r4, r4
 410              	.LVL26:
 411              	.L24:
 412              		.loc 1 591 25 is_stmt 1 discriminator 1 view .LVU85
 413 000e 072C     		cmp	r4, #7
 414 0010 2BD8     		bhi	.L30
 592:Core/Src/main.c ****     if(adc_buffer[i+1] > (BLACK[i] - (BLACK[i]-WHITE[i])*0.5)){
 415              		.loc 1 592 5 view .LVU86
 416              		.loc 1 592 20 is_stmt 0 view .LVU87
 417 0012 631C     		adds	r3, r4, #1
 418              		.loc 1 592 24 view .LVU88
 419 0014 164A     		ldr	r2, .L31
 420 0016 52F82300 		ldr	r0, [r2, r3, lsl #2]
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cctuo9tI.s 			page 19


 421 001a FFF7FEFF 		bl	__aeabi_ui2d
 422              	.LVL27:
 423 001e 0646     		mov	r6, r0
 424 0020 0F46     		mov	r7, r1
 425              		.loc 1 592 32 view .LVU89
 426 0022 144B     		ldr	r3, .L31+4
 427 0024 33F814A0 		ldrh	r10, [r3, r4, lsl #1]
 428              		.loc 1 592 53 view .LVU90
 429 0028 134B     		ldr	r3, .L31+8
 430 002a 33F81400 		ldrh	r0, [r3, r4, lsl #1]
 431              		.loc 1 592 57 view .LVU91
 432 002e AAEB0000 		sub	r0, r10, r0
 433 0032 FFF7FEFF 		bl	__aeabi_i2d
 434              	.LVL28:
 435 0036 0022     		movs	r2, #0
 436 0038 104B     		ldr	r3, .L31+12
 437 003a FFF7FEFF 		bl	__aeabi_dmul
 438              	.LVL29:
 439 003e 8046     		mov	r8, r0
 440 0040 8946     		mov	r9, r1
 441              		.loc 1 592 36 view .LVU92
 442 0042 5046     		mov	r0, r10
 443 0044 FFF7FEFF 		bl	__aeabi_i2d
 444              	.LVL30:
 445 0048 4246     		mov	r2, r8
 446 004a 4B46     		mov	r3, r9
 447 004c FFF7FEFF 		bl	__aeabi_dsub
 448              	.LVL31:
 449 0050 0246     		mov	r2, r0
 450 0052 0B46     		mov	r3, r1
 451              		.loc 1 592 7 view .LVU93
 452 0054 3046     		mov	r0, r6
 453 0056 3946     		mov	r1, r7
 454 0058 FFF7FEFF 		bl	__aeabi_dcmpgt
 455              	.LVL32:
 456 005c 0028     		cmp	r0, #0
 457 005e D4D0     		beq	.L25
 593:Core/Src/main.c ****       out = out | (1 << i);
 458              		.loc 1 593 7 is_stmt 1 view .LVU94
 459              		.loc 1 593 22 is_stmt 0 view .LVU95
 460 0060 0120     		movs	r0, #1
 461 0062 A040     		lsls	r0, r0, r4
 462              		.loc 1 593 11 view .LVU96
 463 0064 2843     		orrs	r0, r0, r5
 464 0066 C5B2     		uxtb	r5, r0
 465              	.LVL33:
 466              		.loc 1 593 11 view .LVU97
 467 0068 CFE7     		b	.L25
 468              	.L30:
 469              		.loc 1 593 11 view .LVU98
 470              	.LBE9:
 594:Core/Src/main.c ****     }
 595:Core/Src/main.c ****   }
 596:Core/Src/main.c ****   return out;
 471              		.loc 1 596 3 is_stmt 1 view .LVU99
 597:Core/Src/main.c **** }
 472              		.loc 1 597 1 is_stmt 0 view .LVU100
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cctuo9tI.s 			page 20


 473 006a 2846     		mov	r0, r5
 474 006c BDE8F087 		pop	{r4, r5, r6, r7, r8, r9, r10, pc}
 475              	.LVL34:
 476              	.L32:
 477              		.loc 1 597 1 view .LVU101
 478              		.align	2
 479              	.L31:
 480 0070 00000000 		.word	adc_buffer
 481 0074 00000000 		.word	BLACK
 482 0078 00000000 		.word	WHITE
 483 007c 0000E03F 		.word	1071644672
 484              		.cfi_endproc
 485              	.LFE75:
 487              		.global	__aeabi_fadd
 488              		.global	__aeabi_i2f
 489              		.global	__aeabi_fsub
 490              		.global	__aeabi_f2iz
 491              		.section	.text.PID_Linefollow,"ax",%progbits
 492              		.align	1
 493              		.global	PID_Linefollow
 494              		.syntax unified
 495              		.thumb
 496              		.thumb_func
 498              	PID_Linefollow:
 499              	.LVL35:
 500              	.LFB77:
 598:Core/Src/main.c **** 
 599:Core/Src/main.c **** uint32_t Read_Line(void){
 600:Core/Src/main.c ****     uint32_t avg = 0;
 601:Core/Src/main.c ****     uint32_t sum = 0;
 602:Core/Src/main.c **** 
 603:Core/Src/main.c ****     for (uint8_t i = 0; i < 8; i++) {
 604:Core/Src/main.c ****         uint16_t value = Normalize_Sensors(adc_buffer[i+1], i);  // ADC value for sensor i
 605:Core/Src/main.c ****         avg += (uint32_t)value * (i * 1000);
 606:Core/Src/main.c ****         sum += value;
 607:Core/Src/main.c ****     }
 608:Core/Src/main.c **** 
 609:Core/Src/main.c ****     if (sum == 0) return 0;  // no line detected
 610:Core/Src/main.c ****     return avg / sum;        // 0 … 7000
 611:Core/Src/main.c **** }
 612:Core/Src/main.c **** 
 613:Core/Src/main.c **** void PID_Linefollow(int32_t error){
 501              		.loc 1 613 35 is_stmt 1 view -0
 502              		.cfi_startproc
 503              		@ args = 0, pretend = 0, frame = 8
 504              		@ frame_needed = 0, uses_anonymous_args = 0
 505              		.loc 1 613 35 is_stmt 0 view .LVU103
 506 0000 2DE9F04F 		push	{r4, r5, r6, r7, r8, r9, r10, fp, lr}
 507              		.cfi_def_cfa_offset 36
 508              		.cfi_offset 4, -36
 509              		.cfi_offset 5, -32
 510              		.cfi_offset 6, -28
 511              		.cfi_offset 7, -24
 512              		.cfi_offset 8, -20
 513              		.cfi_offset 9, -16
 514              		.cfi_offset 10, -12
 515              		.cfi_offset 11, -8
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cctuo9tI.s 			page 21


 516              		.cfi_offset 14, -4
 517 0004 83B0     		sub	sp, sp, #12
 518              		.cfi_def_cfa_offset 48
 519 0006 0446     		mov	r4, r0
 614:Core/Src/main.c ****     P = error;
 520              		.loc 1 614 5 is_stmt 1 view .LVU104
 521              		.loc 1 614 7 is_stmt 0 view .LVU105
 522 0008 694B     		ldr	r3, .L39
 523 000a 1860     		str	r0, [r3]
 615:Core/Src/main.c ****     I = I + error;
 524              		.loc 1 615 5 is_stmt 1 view .LVU106
 525              		.loc 1 615 11 is_stmt 0 view .LVU107
 526 000c 694B     		ldr	r3, .L39+4
 527 000e 1E68     		ldr	r6, [r3]
 528 0010 0644     		add	r6, r6, r0
 529              		.loc 1 615 7 view .LVU108
 530 0012 1E60     		str	r6, [r3]
 616:Core/Src/main.c ****     D = error - previousError;
 531              		.loc 1 616 5 is_stmt 1 view .LVU109
 532              		.loc 1 616 15 is_stmt 0 view .LVU110
 533 0014 684F     		ldr	r7, .L39+8
 534 0016 3D68     		ldr	r5, [r7]
 535 0018 451B     		subs	r5, r0, r5
 536              		.loc 1 616 7 view .LVU111
 537 001a 684B     		ldr	r3, .L39+12
 538 001c 1D60     		str	r5, [r3]
 617:Core/Src/main.c ****     
 618:Core/Src/main.c ****     Pvalue = (Kp/pow(10,multiP))*P;
 539              		.loc 1 618 5 is_stmt 1 view .LVU112
 540              		.loc 1 618 17 is_stmt 0 view .LVU113
 541 001e 684B     		ldr	r3, .L39+16
 542 0020 1868     		ldr	r0, [r3]	@ float
 543              	.LVL36:
 544              		.loc 1 618 17 view .LVU114
 545 0022 FFF7FEFF 		bl	__aeabi_f2d
 546              	.LVL37:
 547 0026 8046     		mov	r8, r0
 548 0028 8946     		mov	r9, r1
 549              		.loc 1 618 18 view .LVU115
 550 002a 664B     		ldr	r3, .L39+20
 551 002c 1878     		ldrb	r0, [r3]	@ zero_extendqisi2
 552 002e FFF7FEFF 		bl	__aeabi_ui2d
 553              	.LVL38:
 554 0032 0246     		mov	r2, r0
 555 0034 0B46     		mov	r3, r1
 556 0036 4FF0000A 		mov	r10, #0
 557 003a DFF88CB1 		ldr	fp, .L39+24
 558 003e 5046     		mov	r0, r10
 559 0040 5946     		mov	r1, fp
 560 0042 FFF7FEFF 		bl	pow
 561              	.LVL39:
 562 0046 0246     		mov	r2, r0
 563 0048 0B46     		mov	r3, r1
 564              		.loc 1 618 17 discriminator 1 view .LVU116
 565 004a 4046     		mov	r0, r8
 566 004c 4946     		mov	r1, r9
 567 004e FFF7FEFF 		bl	__aeabi_ddiv
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cctuo9tI.s 			page 22


 568              	.LVL40:
 569 0052 8046     		mov	r8, r0
 570 0054 8946     		mov	r9, r1
 571              		.loc 1 618 33 discriminator 1 view .LVU117
 572 0056 2046     		mov	r0, r4
 573 0058 FFF7FEFF 		bl	__aeabi_i2d
 574              	.LVL41:
 575 005c 4246     		mov	r2, r8
 576 005e 4B46     		mov	r3, r9
 577 0060 FFF7FEFF 		bl	__aeabi_dmul
 578              	.LVL42:
 579 0064 FFF7FEFF 		bl	__aeabi_d2f
 580              	.LVL43:
 581              		.loc 1 618 12 discriminator 1 view .LVU118
 582 0068 584B     		ldr	r3, .L39+28
 583 006a 0190     		str	r0, [sp, #4]	@ float
 584 006c 1860     		str	r0, [r3]	@ float
 619:Core/Src/main.c ****     Ivalue = (Ki/pow(10,multiI))*I;
 585              		.loc 1 619 5 is_stmt 1 view .LVU119
 586              		.loc 1 619 17 is_stmt 0 view .LVU120
 587 006e 584B     		ldr	r3, .L39+32
 588 0070 1868     		ldr	r0, [r3]	@ float
 589 0072 FFF7FEFF 		bl	__aeabi_f2d
 590              	.LVL44:
 591 0076 8046     		mov	r8, r0
 592 0078 8946     		mov	r9, r1
 593              		.loc 1 619 18 view .LVU121
 594 007a 564B     		ldr	r3, .L39+36
 595 007c 1878     		ldrb	r0, [r3]	@ zero_extendqisi2
 596 007e FFF7FEFF 		bl	__aeabi_ui2d
 597              	.LVL45:
 598 0082 0246     		mov	r2, r0
 599 0084 0B46     		mov	r3, r1
 600 0086 5046     		mov	r0, r10
 601 0088 5946     		mov	r1, fp
 602 008a FFF7FEFF 		bl	pow
 603              	.LVL46:
 604 008e 0246     		mov	r2, r0
 605 0090 0B46     		mov	r3, r1
 606              		.loc 1 619 17 discriminator 1 view .LVU122
 607 0092 4046     		mov	r0, r8
 608 0094 4946     		mov	r1, r9
 609 0096 FFF7FEFF 		bl	__aeabi_ddiv
 610              	.LVL47:
 611 009a 8046     		mov	r8, r0
 612 009c 8946     		mov	r9, r1
 613              		.loc 1 619 33 discriminator 1 view .LVU123
 614 009e 3046     		mov	r0, r6
 615 00a0 FFF7FEFF 		bl	__aeabi_i2d
 616              	.LVL48:
 617 00a4 4246     		mov	r2, r8
 618 00a6 4B46     		mov	r3, r9
 619 00a8 FFF7FEFF 		bl	__aeabi_dmul
 620              	.LVL49:
 621 00ac FFF7FEFF 		bl	__aeabi_d2f
 622              	.LVL50:
 623 00b0 0646     		mov	r6, r0
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cctuo9tI.s 			page 23


 624              		.loc 1 619 12 discriminator 1 view .LVU124
 625 00b2 494B     		ldr	r3, .L39+40
 626 00b4 1860     		str	r0, [r3]	@ float
 620:Core/Src/main.c ****     Dvalue = (Kd/pow(10,multiD))*D; 
 627              		.loc 1 620 5 is_stmt 1 view .LVU125
 628              		.loc 1 620 17 is_stmt 0 view .LVU126
 629 00b6 494B     		ldr	r3, .L39+44
 630 00b8 1868     		ldr	r0, [r3]	@ float
 631 00ba FFF7FEFF 		bl	__aeabi_f2d
 632              	.LVL51:
 633 00be 8046     		mov	r8, r0
 634 00c0 8946     		mov	r9, r1
 635              		.loc 1 620 18 view .LVU127
 636 00c2 474B     		ldr	r3, .L39+48
 637 00c4 1878     		ldrb	r0, [r3]	@ zero_extendqisi2
 638 00c6 FFF7FEFF 		bl	__aeabi_ui2d
 639              	.LVL52:
 640 00ca 0246     		mov	r2, r0
 641 00cc 0B46     		mov	r3, r1
 642 00ce 5046     		mov	r0, r10
 643 00d0 5946     		mov	r1, fp
 644 00d2 FFF7FEFF 		bl	pow
 645              	.LVL53:
 646 00d6 0246     		mov	r2, r0
 647 00d8 0B46     		mov	r3, r1
 648              		.loc 1 620 17 discriminator 1 view .LVU128
 649 00da 4046     		mov	r0, r8
 650 00dc 4946     		mov	r1, r9
 651 00de FFF7FEFF 		bl	__aeabi_ddiv
 652              	.LVL54:
 653 00e2 8046     		mov	r8, r0
 654 00e4 8946     		mov	r9, r1
 655              		.loc 1 620 33 discriminator 1 view .LVU129
 656 00e6 2846     		mov	r0, r5
 657 00e8 FFF7FEFF 		bl	__aeabi_i2d
 658              	.LVL55:
 659 00ec 4246     		mov	r2, r8
 660 00ee 4B46     		mov	r3, r9
 661 00f0 FFF7FEFF 		bl	__aeabi_dmul
 662              	.LVL56:
 663 00f4 FFF7FEFF 		bl	__aeabi_d2f
 664              	.LVL57:
 665 00f8 0546     		mov	r5, r0
 666              		.loc 1 620 12 discriminator 1 view .LVU130
 667 00fa 3A4B     		ldr	r3, .L39+52
 668 00fc 1860     		str	r0, [r3]	@ float
 621:Core/Src/main.c **** 
 622:Core/Src/main.c ****     float PIDvalue = Pvalue + Ivalue + Dvalue;
 669              		.loc 1 622 5 is_stmt 1 view .LVU131
 670              		.loc 1 622 29 is_stmt 0 view .LVU132
 671 00fe 3146     		mov	r1, r6
 672 0100 0198     		ldr	r0, [sp, #4]	@ float
 673 0102 FFF7FEFF 		bl	__aeabi_fadd
 674              	.LVL58:
 675 0106 0146     		mov	r1, r0
 676              		.loc 1 622 11 view .LVU133
 677 0108 2846     		mov	r0, r5
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cctuo9tI.s 			page 24


 678 010a FFF7FEFF 		bl	__aeabi_fadd
 679              	.LVL59:
 680 010e 0546     		mov	r5, r0
 681              	.LVL60:
 623:Core/Src/main.c ****     previousError = error;
 682              		.loc 1 623 5 is_stmt 1 view .LVU134
 683              		.loc 1 623 19 is_stmt 0 view .LVU135
 684 0110 3C60     		str	r4, [r7]
 624:Core/Src/main.c **** 
 625:Core/Src/main.c ****     lsp = lfspeed - PIDvalue;
 685              		.loc 1 625 5 is_stmt 1 view .LVU136
 686              		.loc 1 625 19 is_stmt 0 view .LVU137
 687 0112 354B     		ldr	r3, .L39+56
 688 0114 1868     		ldr	r0, [r3]
 689              	.LVL61:
 690              		.loc 1 625 19 view .LVU138
 691 0116 FFF7FEFF 		bl	__aeabi_i2f
 692              	.LVL62:
 693 011a 0646     		mov	r6, r0
 694 011c 2946     		mov	r1, r5
 695 011e FFF7FEFF 		bl	__aeabi_fsub
 696              	.LVL63:
 697              		.loc 1 625 9 view .LVU139
 698 0122 FFF7FEFF 		bl	__aeabi_f2iz
 699              	.LVL64:
 700 0126 0446     		mov	r4, r0
 701              	.LVL65:
 702              		.loc 1 625 9 view .LVU140
 703 0128 304B     		ldr	r3, .L39+60
 704 012a 1860     		str	r0, [r3]
 626:Core/Src/main.c ****     rsp = lfspeed + PIDvalue;
 705              		.loc 1 626 5 is_stmt 1 view .LVU141
 706              		.loc 1 626 19 is_stmt 0 view .LVU142
 707 012c 2946     		mov	r1, r5
 708 012e 3046     		mov	r0, r6
 709 0130 FFF7FEFF 		bl	__aeabi_fadd
 710              	.LVL66:
 711              		.loc 1 626 9 view .LVU143
 712 0134 FFF7FEFF 		bl	__aeabi_f2iz
 713              	.LVL67:
 714 0138 2D4B     		ldr	r3, .L39+64
 715 013a 1860     		str	r0, [r3]
 627:Core/Src/main.c **** 
 628:Core/Src/main.c ****     if (lsp > MAX_SPEED) {
 716              		.loc 1 628 5 is_stmt 1 view .LVU144
 717              		.loc 1 628 8 is_stmt 0 view .LVU145
 718 013c B4F52F7F 		cmp	r4, #700
 719 0140 03DD     		ble	.L34
 629:Core/Src/main.c ****       lsp = MAX_SPEED;
 720              		.loc 1 629 7 is_stmt 1 view .LVU146
 721              		.loc 1 629 11 is_stmt 0 view .LVU147
 722 0142 2A4B     		ldr	r3, .L39+60
 723 0144 4FF42F72 		mov	r2, #700
 724 0148 1A60     		str	r2, [r3]
 725              	.L34:
 630:Core/Src/main.c ****     }
 631:Core/Src/main.c ****     if (lsp < -MAX_SPEED) {
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cctuo9tI.s 			page 25


 726              		.loc 1 631 5 is_stmt 1 view .LVU148
 727              		.loc 1 631 13 is_stmt 0 view .LVU149
 728 014a 284B     		ldr	r3, .L39+60
 729 014c 1B68     		ldr	r3, [r3]
 730              		.loc 1 631 8 view .LVU150
 731 014e 13F52F7F 		cmn	r3, #700
 732 0152 02DA     		bge	.L35
 632:Core/Src/main.c ****       lsp = -MAX_SPEED;
 733              		.loc 1 632 7 is_stmt 1 view .LVU151
 734              		.loc 1 632 11 is_stmt 0 view .LVU152
 735 0154 254B     		ldr	r3, .L39+60
 736 0156 274A     		ldr	r2, .L39+68
 737 0158 1A60     		str	r2, [r3]
 738              	.L35:
 633:Core/Src/main.c ****     }
 634:Core/Src/main.c ****     
 635:Core/Src/main.c ****     if (rsp > MAX_SPEED) {
 739              		.loc 1 635 5 is_stmt 1 view .LVU153
 740              		.loc 1 635 8 is_stmt 0 view .LVU154
 741 015a B0F52F7F 		cmp	r0, #700
 742 015e 03DD     		ble	.L36
 636:Core/Src/main.c ****       rsp = MAX_SPEED;
 743              		.loc 1 636 7 is_stmt 1 view .LVU155
 744              		.loc 1 636 11 is_stmt 0 view .LVU156
 745 0160 234B     		ldr	r3, .L39+64
 746 0162 4FF42F72 		mov	r2, #700
 747 0166 1A60     		str	r2, [r3]
 748              	.L36:
 637:Core/Src/main.c ****     }
 638:Core/Src/main.c ****     if (rsp < -MAX_SPEED) {
 749              		.loc 1 638 5 is_stmt 1 view .LVU157
 750              		.loc 1 638 13 is_stmt 0 view .LVU158
 751 0168 214B     		ldr	r3, .L39+64
 752 016a 1B68     		ldr	r3, [r3]
 753              		.loc 1 638 8 view .LVU159
 754 016c 13F52F7F 		cmn	r3, #700
 755 0170 02DA     		bge	.L37
 639:Core/Src/main.c ****       rsp = -MAX_SPEED;
 756              		.loc 1 639 7 is_stmt 1 view .LVU160
 757              		.loc 1 639 11 is_stmt 0 view .LVU161
 758 0172 1F4B     		ldr	r3, .L39+64
 759 0174 1F4A     		ldr	r2, .L39+68
 760 0176 1A60     		str	r2, [r3]
 761              	.L37:
 640:Core/Src/main.c ****     }
 641:Core/Src/main.c **** 
 642:Core/Src/main.c ****     bool dir_a, dir_b;
 762              		.loc 1 642 5 is_stmt 1 view .LVU162
 643:Core/Src/main.c ****     dir_a = rsp > 0 ? FORWARD : BACKWARD;
 763              		.loc 1 643 5 view .LVU163
 764              		.loc 1 643 31 is_stmt 0 view .LVU164
 765 0178 1D4B     		ldr	r3, .L39+64
 766 017a 1A68     		ldr	r2, [r3]
 767              	.LVL68:
 644:Core/Src/main.c ****     dir_b = lsp > 0 ? FORWARD : BACKWARD;
 768              		.loc 1 644 5 is_stmt 1 view .LVU165
 769              		.loc 1 644 31 is_stmt 0 view .LVU166
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cctuo9tI.s 			page 26


 770 017c 1B4B     		ldr	r3, .L39+60
 771 017e 1B68     		ldr	r3, [r3]
 772              	.LVL69:
 645:Core/Src/main.c **** 
 646:Core/Src/main.c ****     M_SetSpeed(abs(rsp), abs(lsp), dir_a, dir_b);
 773              		.loc 1 646 5 is_stmt 1 view .LVU167
 774              		.loc 1 646 16 is_stmt 0 view .LVU168
 775 0180 82EAE270 		eor	r0, r2, r2, asr #31
 776 0184 A0EBE270 		sub	r0, r0, r2, asr #31
 777              		.loc 1 646 26 view .LVU169
 778 0188 83EAE371 		eor	r1, r3, r3, asr #31
 779 018c A1EBE371 		sub	r1, r1, r3, asr #31
 780              		.loc 1 646 5 view .LVU170
 781 0190 002B     		cmp	r3, #0
 782 0192 D4BF     		ite	le
 783 0194 0023     		movle	r3, #0
 784              	.LVL70:
 785              		.loc 1 646 5 view .LVU171
 786 0196 0123     		movgt	r3, #1
 787 0198 002A     		cmp	r2, #0
 788 019a D4BF     		ite	le
 789 019c 0022     		movle	r2, #0
 790              	.LVL71:
 791              		.loc 1 646 5 view .LVU172
 792 019e 0122     		movgt	r2, #1
 793 01a0 89B2     		uxth	r1, r1
 794 01a2 80B2     		uxth	r0, r0
 795 01a4 FFF7FEFF 		bl	M_SetSpeed
 796              	.LVL72:
 647:Core/Src/main.c **** }
 797              		.loc 1 647 1 view .LVU173
 798 01a8 03B0     		add	sp, sp, #12
 799              		.cfi_def_cfa_offset 36
 800              		@ sp needed
 801 01aa BDE8F08F 		pop	{r4, r5, r6, r7, r8, r9, r10, fp, pc}
 802              	.LVL73:
 803              	.L40:
 804              		.loc 1 647 1 view .LVU174
 805 01ae 00BF     		.align	2
 806              	.L39:
 807 01b0 00000000 		.word	P
 808 01b4 00000000 		.word	I
 809 01b8 00000000 		.word	previousError
 810 01bc 00000000 		.word	D
 811 01c0 00000000 		.word	Kp
 812 01c4 00000000 		.word	multiP
 813 01c8 00002440 		.word	1076101120
 814 01cc 00000000 		.word	Pvalue
 815 01d0 00000000 		.word	Ki
 816 01d4 00000000 		.word	multiI
 817 01d8 00000000 		.word	Ivalue
 818 01dc 00000000 		.word	Kd
 819 01e0 00000000 		.word	multiD
 820 01e4 00000000 		.word	Dvalue
 821 01e8 00000000 		.word	lfspeed
 822 01ec 00000000 		.word	lsp
 823 01f0 00000000 		.word	rsp
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cctuo9tI.s 			page 27


 824 01f4 44FDFFFF 		.word	-700
 825              		.cfi_endproc
 826              	.LFE77:
 828              		.section	.text.Normalize_Sensors,"ax",%progbits
 829              		.align	1
 830              		.global	Normalize_Sensors
 831              		.syntax unified
 832              		.thumb
 833              		.thumb_func
 835              	Normalize_Sensors:
 836              	.LVL74:
 837              	.LFB78:
 648:Core/Src/main.c **** 
 649:Core/Src/main.c **** 
 650:Core/Src/main.c **** uint16_t Normalize_Sensors(uint16_t raw, uint8_t i) {
 838              		.loc 1 650 53 is_stmt 1 view -0
 839              		.cfi_startproc
 840              		@ args = 0, pretend = 0, frame = 0
 841              		@ frame_needed = 0, uses_anonymous_args = 0
 842              		@ link register save eliminated.
 651:Core/Src/main.c ****     if (BLACK[i] == WHITE[i]) return 0; // avoid div by 0
 843              		.loc 1 651 5 view .LVU176
 844              		.loc 1 651 14 is_stmt 0 view .LVU177
 845 0000 0D4B     		ldr	r3, .L47
 846 0002 33F81130 		ldrh	r3, [r3, r1, lsl #1]
 847              		.loc 1 651 26 view .LVU178
 848 0006 0D4A     		ldr	r2, .L47+4
 849 0008 32F81120 		ldrh	r2, [r2, r1, lsl #1]
 850              		.loc 1 651 8 view .LVU179
 851 000c 9342     		cmp	r3, r2
 852 000e 11D0     		beq	.L44
 652:Core/Src/main.c **** 
 653:Core/Src/main.c ****     int32_t val = ((int32_t)(raw - WHITE[i]) * 1000) / (BLACK[i] - WHITE[i]);
 853              		.loc 1 653 5 is_stmt 1 view .LVU180
 854              		.loc 1 653 34 is_stmt 0 view .LVU181
 855 0010 801A     		subs	r0, r0, r2
 856              	.LVL75:
 857              		.loc 1 653 46 view .LVU182
 858 0012 4FF47A71 		mov	r1, #1000
 859              	.LVL76:
 860              		.loc 1 653 46 view .LVU183
 861 0016 01FB00F0 		mul	r0, r1, r0
 862              		.loc 1 653 66 view .LVU184
 863 001a 9B1A     		subs	r3, r3, r2
 864              		.loc 1 653 13 view .LVU185
 865 001c 90FBF3F0 		sdiv	r0, r0, r3
 866              	.LVL77:
 654:Core/Src/main.c **** 
 655:Core/Src/main.c ****     if (val < 0) val = 0;
 867              		.loc 1 655 5 is_stmt 1 view .LVU186
 868              		.loc 1 655 8 is_stmt 0 view .LVU187
 869 0020 0028     		cmp	r0, #0
 870 0022 04DB     		blt	.L45
 656:Core/Src/main.c ****     if (val > 1000) val = 1000;
 871              		.loc 1 656 5 is_stmt 1 view .LVU188
 872              		.loc 1 656 8 is_stmt 0 view .LVU189
 873 0024 8842     		cmp	r0, r1
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cctuo9tI.s 			page 28


 874 0026 03DD     		ble	.L43
 875              		.loc 1 656 25 discriminator 1 view .LVU190
 876 0028 4FF47A70 		mov	r0, #1000
 877              	.LVL78:
 878              		.loc 1 656 25 discriminator 1 view .LVU191
 879 002c 00E0     		b	.L43
 880              	.LVL79:
 881              	.L45:
 655:Core/Src/main.c ****     if (val > 1000) val = 1000;
 882              		.loc 1 655 22 discriminator 1 view .LVU192
 883 002e 0020     		movs	r0, #0
 884              	.LVL80:
 885              	.L43:
 657:Core/Src/main.c **** 
 658:Core/Src/main.c ****     return (uint16_t)val;
 886              		.loc 1 658 5 is_stmt 1 view .LVU193
 887              		.loc 1 658 12 is_stmt 0 view .LVU194
 888 0030 80B2     		uxth	r0, r0
 889              	.LVL81:
 890              		.loc 1 658 12 view .LVU195
 891 0032 7047     		bx	lr
 892              	.LVL82:
 893              	.L44:
 651:Core/Src/main.c **** 
 894              		.loc 1 651 38 discriminator 1 view .LVU196
 895 0034 0020     		movs	r0, #0
 896              	.LVL83:
 659:Core/Src/main.c **** }
 897              		.loc 1 659 1 view .LVU197
 898 0036 7047     		bx	lr
 899              	.L48:
 900              		.align	2
 901              	.L47:
 902 0038 00000000 		.word	BLACK
 903 003c 00000000 		.word	WHITE
 904              		.cfi_endproc
 905              	.LFE78:
 907              		.section	.text.Read_Line,"ax",%progbits
 908              		.align	1
 909              		.global	Read_Line
 910              		.syntax unified
 911              		.thumb
 912              		.thumb_func
 914              	Read_Line:
 915              	.LFB76:
 599:Core/Src/main.c ****     uint32_t avg = 0;
 916              		.loc 1 599 25 is_stmt 1 view -0
 917              		.cfi_startproc
 918              		@ args = 0, pretend = 0, frame = 0
 919              		@ frame_needed = 0, uses_anonymous_args = 0
 920 0000 F8B5     		push	{r3, r4, r5, r6, r7, lr}
 921              		.cfi_def_cfa_offset 24
 922              		.cfi_offset 3, -24
 923              		.cfi_offset 4, -20
 924              		.cfi_offset 5, -16
 925              		.cfi_offset 6, -12
 926              		.cfi_offset 7, -8
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cctuo9tI.s 			page 29


 927              		.cfi_offset 14, -4
 600:Core/Src/main.c ****     uint32_t sum = 0;
 928              		.loc 1 600 5 view .LVU199
 929              	.LVL84:
 601:Core/Src/main.c **** 
 930              		.loc 1 601 5 view .LVU200
 603:Core/Src/main.c ****         uint16_t value = Normalize_Sensors(adc_buffer[i+1], i);  // ADC value for sensor i
 931              		.loc 1 603 5 view .LVU201
 932              	.LBB10:
 603:Core/Src/main.c ****         uint16_t value = Normalize_Sensors(adc_buffer[i+1], i);  // ADC value for sensor i
 933              		.loc 1 603 10 view .LVU202
 603:Core/Src/main.c ****         uint16_t value = Normalize_Sensors(adc_buffer[i+1], i);  // ADC value for sensor i
 934              		.loc 1 603 18 is_stmt 0 view .LVU203
 935 0002 0024     		movs	r4, #0
 936              	.LBE10:
 601:Core/Src/main.c **** 
 937              		.loc 1 601 14 view .LVU204
 938 0004 2646     		mov	r6, r4
 600:Core/Src/main.c ****     uint32_t sum = 0;
 939              		.loc 1 600 14 view .LVU205
 940 0006 2746     		mov	r7, r4
 941              	.LBB12:
 603:Core/Src/main.c ****         uint16_t value = Normalize_Sensors(adc_buffer[i+1], i);  // ADC value for sensor i
 942              		.loc 1 603 5 view .LVU206
 943 0008 0EE0     		b	.L50
 944              	.LVL85:
 945              	.L51:
 946              	.LBB11:
 604:Core/Src/main.c ****         avg += (uint32_t)value * (i * 1000);
 947              		.loc 1 604 9 is_stmt 1 view .LVU207
 604:Core/Src/main.c ****         avg += (uint32_t)value * (i * 1000);
 948              		.loc 1 604 56 is_stmt 0 view .LVU208
 949 000a 651C     		adds	r5, r4, #1
 604:Core/Src/main.c ****         avg += (uint32_t)value * (i * 1000);
 950              		.loc 1 604 26 view .LVU209
 951 000c 2146     		mov	r1, r4
 952 000e 0A4B     		ldr	r3, .L54
 953 0010 33F82500 		ldrh	r0, [r3, r5, lsl #2]
 954 0014 FFF7FEFF 		bl	Normalize_Sensors
 955              	.LVL86:
 605:Core/Src/main.c ****         sum += value;
 956              		.loc 1 605 9 is_stmt 1 view .LVU210
 605:Core/Src/main.c ****         sum += value;
 957              		.loc 1 605 32 is_stmt 0 view .LVU211
 958 0018 00FB04F4 		mul	r4, r0, r4
 959              	.LVL87:
 605:Core/Src/main.c ****         sum += value;
 960              		.loc 1 605 13 view .LVU212
 961 001c 4FF47A73 		mov	r3, #1000
 962 0020 03FB0477 		mla	r7, r3, r4, r7
 963              	.LVL88:
 606:Core/Src/main.c ****     }
 964              		.loc 1 606 9 is_stmt 1 view .LVU213
 606:Core/Src/main.c ****     }
 965              		.loc 1 606 13 is_stmt 0 view .LVU214
 966 0024 0644     		add	r6, r6, r0
 967              	.LVL89:
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cctuo9tI.s 			page 30


 606:Core/Src/main.c ****     }
 968              		.loc 1 606 13 view .LVU215
 969              	.LBE11:
 603:Core/Src/main.c ****         uint16_t value = Normalize_Sensors(adc_buffer[i+1], i);  // ADC value for sensor i
 970              		.loc 1 603 33 is_stmt 1 discriminator 3 view .LVU216
 971 0026 ECB2     		uxtb	r4, r5
 972              	.LVL90:
 973              	.L50:
 603:Core/Src/main.c ****         uint16_t value = Normalize_Sensors(adc_buffer[i+1], i);  // ADC value for sensor i
 974              		.loc 1 603 27 discriminator 1 view .LVU217
 975 0028 072C     		cmp	r4, #7
 976 002a EED9     		bls	.L51
 977              	.LBE12:
 609:Core/Src/main.c ****     return avg / sum;        // 0 … 7000
 978              		.loc 1 609 5 view .LVU218
 609:Core/Src/main.c ****     return avg / sum;        // 0 … 7000
 979              		.loc 1 609 8 is_stmt 0 view .LVU219
 980 002c 0EB1     		cbz	r6, .L49
 610:Core/Src/main.c **** }
 981              		.loc 1 610 5 is_stmt 1 view .LVU220
 610:Core/Src/main.c **** }
 982              		.loc 1 610 16 is_stmt 0 view .LVU221
 983 002e B7FBF6F6 		udiv	r6, r7, r6
 984              	.LVL91:
 985              	.L49:
 611:Core/Src/main.c **** 
 986              		.loc 1 611 1 view .LVU222
 987 0032 3046     		mov	r0, r6
 988 0034 F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 989              	.LVL92:
 990              	.L55:
 611:Core/Src/main.c **** 
 991              		.loc 1 611 1 view .LVU223
 992 0036 00BF     		.align	2
 993              	.L54:
 994 0038 00000000 		.word	adc_buffer
 995              		.cfi_endproc
 996              	.LFE76:
 998              		.section	.text.Robot_Control,"ax",%progbits
 999              		.align	1
 1000              		.global	Robot_Control
 1001              		.syntax unified
 1002              		.thumb
 1003              		.thumb_func
 1005              	Robot_Control:
 1006              	.LFB74:
 568:Core/Src/main.c **** 
 1007              		.loc 1 568 25 is_stmt 1 view -0
 1008              		.cfi_startproc
 1009              		@ args = 0, pretend = 0, frame = 0
 1010              		@ frame_needed = 0, uses_anonymous_args = 0
 1011 0000 08B5     		push	{r3, lr}
 1012              		.cfi_def_cfa_offset 8
 1013              		.cfi_offset 3, -8
 1014              		.cfi_offset 14, -4
 570:Core/Src/main.c ****   error = 3500 - position;
 1015              		.loc 1 570 3 view .LVU225
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cctuo9tI.s 			page 31


 570:Core/Src/main.c ****   error = 3500 - position;
 1016              		.loc 1 570 14 is_stmt 0 view .LVU226
 1017 0002 FFF7FEFF 		bl	Read_Line
 1018              	.LVL93:
 570:Core/Src/main.c ****   error = 3500 - position;
 1019              		.loc 1 570 12 discriminator 1 view .LVU227
 1020 0006 1A4B     		ldr	r3, .L65
 1021 0008 1880     		strh	r0, [r3]	@ movhi
 571:Core/Src/main.c ****   while(Get_Line() == 0){
 1022              		.loc 1 571 3 is_stmt 1 view .LVU228
 571:Core/Src/main.c ****   while(Get_Line() == 0){
 1023              		.loc 1 571 16 is_stmt 0 view .LVU229
 1024 000a 83B2     		uxth	r3, r0
 1025 000c C3F55A63 		rsb	r3, r3, #3488
 1026 0010 0C33     		adds	r3, r3, #12
 571:Core/Src/main.c ****   while(Get_Line() == 0){
 1027              		.loc 1 571 9 view .LVU230
 1028 0012 184A     		ldr	r2, .L65+4
 1029 0014 1360     		str	r3, [r2]
 572:Core/Src/main.c ****     if(previousError<0){      
 1030              		.loc 1 572 3 is_stmt 1 view .LVU231
 572:Core/Src/main.c ****     if(previousError<0){      
 1031              		.loc 1 572 8 is_stmt 0 view .LVU232
 1032 0016 16E0     		b	.L57
 1033              	.L64:
 574:Core/Src/main.c ****     }
 1034              		.loc 1 574 7 is_stmt 1 view .LVU233
 1035 0018 0123     		movs	r3, #1
 1036 001a 0022     		movs	r2, #0
 1037 001c 40F2E911 		movw	r1, #489
 1038 0020 0846     		mov	r0, r1
 1039 0022 FFF7FEFF 		bl	M_SetSpeed
 1040              	.LVL94:
 1041              	.L59:
 579:Core/Src/main.c ****     HAL_ADC_Start_DMA(&hadc1, adc_buffer, 9);
 1042              		.loc 1 579 5 view .LVU234
 579:Core/Src/main.c ****     HAL_ADC_Start_DMA(&hadc1, adc_buffer, 9);
 1043              		.loc 1 579 19 is_stmt 0 view .LVU235
 1044 0026 144B     		ldr	r3, .L65+8
 1045 0028 0022     		movs	r2, #0
 1046 002a 1A70     		strb	r2, [r3]
 580:Core/Src/main.c ****     while(!adc_done_flag);
 1047              		.loc 1 580 5 is_stmt 1 view .LVU236
 1048 002c 0922     		movs	r2, #9
 1049 002e 1349     		ldr	r1, .L65+12
 1050 0030 1348     		ldr	r0, .L65+16
 1051 0032 FFF7FEFF 		bl	HAL_ADC_Start_DMA
 1052              	.LVL95:
 581:Core/Src/main.c **** 
 1053              		.loc 1 581 5 view .LVU237
 1054              	.L60:
 581:Core/Src/main.c **** 
 1055              		.loc 1 581 11 discriminator 1 view .LVU238
 1056 0036 104B     		ldr	r3, .L65+8
 1057 0038 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 1058 003a 002B     		cmp	r3, #0
 1059 003c FBD0     		beq	.L60
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cctuo9tI.s 			page 32


 583:Core/Src/main.c ****   }
 1060              		.loc 1 583 5 view .LVU239
 583:Core/Src/main.c ****   }
 1061              		.loc 1 583 16 is_stmt 0 view .LVU240
 1062 003e FFF7FEFF 		bl	Read_Line
 1063              	.LVL96:
 583:Core/Src/main.c ****   }
 1064              		.loc 1 583 14 discriminator 1 view .LVU241
 1065 0042 0B4B     		ldr	r3, .L65
 1066 0044 1880     		strh	r0, [r3]	@ movhi
 1067              	.L57:
 572:Core/Src/main.c ****     if(previousError<0){      
 1068              		.loc 1 572 20 is_stmt 1 view .LVU242
 572:Core/Src/main.c ****     if(previousError<0){      
 1069              		.loc 1 572 9 is_stmt 0 view .LVU243
 1070 0046 FFF7FEFF 		bl	Get_Line
 1071              	.LVL97:
 572:Core/Src/main.c ****     if(previousError<0){      
 1072              		.loc 1 572 20 discriminator 1 view .LVU244
 1073 004a 58B9     		cbnz	r0, .L63
 573:Core/Src/main.c ****       M_SetSpeed(0.7*MAX_SPEED, 0.7*MAX_SPEED, BACKWARD, FORWARD);
 1074              		.loc 1 573 5 is_stmt 1 view .LVU245
 573:Core/Src/main.c ****       M_SetSpeed(0.7*MAX_SPEED, 0.7*MAX_SPEED, BACKWARD, FORWARD);
 1075              		.loc 1 573 21 is_stmt 0 view .LVU246
 1076 004c 0D4B     		ldr	r3, .L65+20
 1077 004e 1B68     		ldr	r3, [r3]
 573:Core/Src/main.c ****       M_SetSpeed(0.7*MAX_SPEED, 0.7*MAX_SPEED, BACKWARD, FORWARD);
 1078              		.loc 1 573 7 view .LVU247
 1079 0050 002B     		cmp	r3, #0
 1080 0052 E1DB     		blt	.L64
 577:Core/Src/main.c ****     }
 1081              		.loc 1 577 7 is_stmt 1 view .LVU248
 1082 0054 0023     		movs	r3, #0
 1083 0056 0122     		movs	r2, #1
 1084 0058 40F2E911 		movw	r1, #489
 1085 005c 0846     		mov	r0, r1
 1086 005e FFF7FEFF 		bl	M_SetSpeed
 1087              	.LVL98:
 1088 0062 E0E7     		b	.L59
 1089              	.L63:
 586:Core/Src/main.c **** }
 1090              		.loc 1 586 3 view .LVU249
 1091 0064 034B     		ldr	r3, .L65+4
 1092 0066 1868     		ldr	r0, [r3]
 1093 0068 FFF7FEFF 		bl	PID_Linefollow
 1094              	.LVL99:
 587:Core/Src/main.c **** 
 1095              		.loc 1 587 1 is_stmt 0 view .LVU250
 1096 006c 08BD     		pop	{r3, pc}
 1097              	.L66:
 1098 006e 00BF     		.align	2
 1099              	.L65:
 1100 0070 00000000 		.word	position
 1101 0074 00000000 		.word	error
 1102 0078 00000000 		.word	adc_done_flag
 1103 007c 00000000 		.word	adc_buffer
 1104 0080 00000000 		.word	hadc1
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cctuo9tI.s 			page 33


 1105 0084 00000000 		.word	previousError
 1106              		.cfi_endproc
 1107              	.LFE74:
 1109              		.section	.text.Error_Handler,"ax",%progbits
 1110              		.align	1
 1111              		.global	Error_Handler
 1112              		.syntax unified
 1113              		.thumb
 1114              		.thumb_func
 1116              	Error_Handler:
 1117              	.LFB79:
 660:Core/Src/main.c **** /* USER CODE END 4 */
 661:Core/Src/main.c **** 
 662:Core/Src/main.c **** /**
 663:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 664:Core/Src/main.c ****   * @retval None
 665:Core/Src/main.c ****   */
 666:Core/Src/main.c **** void Error_Handler(void)
 667:Core/Src/main.c **** {
 1118              		.loc 1 667 1 is_stmt 1 view -0
 1119              		.cfi_startproc
 1120              		@ Volatile: function does not return.
 1121              		@ args = 0, pretend = 0, frame = 0
 1122              		@ frame_needed = 0, uses_anonymous_args = 0
 1123              		@ link register save eliminated.
 668:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 669:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 670:Core/Src/main.c ****   __disable_irq();
 1124              		.loc 1 670 3 view .LVU252
 1125              	.LBB13:
 1126              	.LBI13:
 1127              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cctuo9tI.s 			page 34


  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cctuo9tI.s 			page 35


  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 117:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 122:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 131:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 133:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cctuo9tI.s 			page 36


 140:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 1128              		.loc 2 140 27 view .LVU253
 1129              	.LBB14:
 141:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 1130              		.loc 2 142 3 view .LVU254
 1131              		.syntax unified
 1132              	@ 142 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1133 0000 72B6     		cpsid i
 1134              	@ 0 "" 2
 1135              		.thumb
 1136              		.syntax unified
 1137              	.L68:
 1138              	.LBE14:
 1139              	.LBE13:
 671:Core/Src/main.c ****   while (1)
 1140              		.loc 1 671 3 view .LVU255
 672:Core/Src/main.c ****   {
 673:Core/Src/main.c ****   }
 1141              		.loc 1 673 3 view .LVU256
 671:Core/Src/main.c ****   while (1)
 1142              		.loc 1 671 9 view .LVU257
 1143 0002 FEE7     		b	.L68
 1144              		.cfi_endproc
 1145              	.LFE79:
 1147              		.section	.text.MX_ADC1_Init,"ax",%progbits
 1148              		.align	1
 1149              		.syntax unified
 1150              		.thumb
 1151              		.thumb_func
 1153              	MX_ADC1_Init:
 1154              	.LFB67:
 220:Core/Src/main.c **** 
 1155              		.loc 1 220 1 view -0
 1156              		.cfi_startproc
 1157              		@ args = 0, pretend = 0, frame = 16
 1158              		@ frame_needed = 0, uses_anonymous_args = 0
 1159 0000 00B5     		push	{lr}
 1160              		.cfi_def_cfa_offset 4
 1161              		.cfi_offset 14, -4
 1162 0002 85B0     		sub	sp, sp, #20
 1163              		.cfi_def_cfa_offset 24
 226:Core/Src/main.c **** 
 1164              		.loc 1 226 3 view .LVU259
 226:Core/Src/main.c **** 
 1165              		.loc 1 226 26 is_stmt 0 view .LVU260
 1166 0004 0023     		movs	r3, #0
 1167 0006 0193     		str	r3, [sp, #4]
 1168 0008 0293     		str	r3, [sp, #8]
 1169 000a 0393     		str	r3, [sp, #12]
 234:Core/Src/main.c ****   hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 1170              		.loc 1 234 3 is_stmt 1 view .LVU261
 234:Core/Src/main.c ****   hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 1171              		.loc 1 234 18 is_stmt 0 view .LVU262
 1172 000c 3B48     		ldr	r0, .L91
 1173 000e 3C4A     		ldr	r2, .L91+4
 1174 0010 0260     		str	r2, [r0]
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cctuo9tI.s 			page 37


 235:Core/Src/main.c ****   hadc1.Init.ContinuousConvMode = DISABLE;
 1175              		.loc 1 235 3 is_stmt 1 view .LVU263
 235:Core/Src/main.c ****   hadc1.Init.ContinuousConvMode = DISABLE;
 1176              		.loc 1 235 27 is_stmt 0 view .LVU264
 1177 0012 4FF48072 		mov	r2, #256
 1178 0016 8260     		str	r2, [r0, #8]
 236:Core/Src/main.c ****   hadc1.Init.DiscontinuousConvMode = DISABLE;
 1179              		.loc 1 236 3 is_stmt 1 view .LVU265
 236:Core/Src/main.c ****   hadc1.Init.DiscontinuousConvMode = DISABLE;
 1180              		.loc 1 236 33 is_stmt 0 view .LVU266
 1181 0018 0373     		strb	r3, [r0, #12]
 237:Core/Src/main.c ****   hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 1182              		.loc 1 237 3 is_stmt 1 view .LVU267
 237:Core/Src/main.c ****   hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 1183              		.loc 1 237 36 is_stmt 0 view .LVU268
 1184 001a 0375     		strb	r3, [r0, #20]
 238:Core/Src/main.c ****   hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 1185              		.loc 1 238 3 is_stmt 1 view .LVU269
 238:Core/Src/main.c ****   hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 1186              		.loc 1 238 31 is_stmt 0 view .LVU270
 1187 001c 4FF46022 		mov	r2, #917504
 1188 0020 C261     		str	r2, [r0, #28]
 239:Core/Src/main.c ****   hadc1.Init.NbrOfConversion = 9;
 1189              		.loc 1 239 3 is_stmt 1 view .LVU271
 239:Core/Src/main.c ****   hadc1.Init.NbrOfConversion = 9;
 1190              		.loc 1 239 24 is_stmt 0 view .LVU272
 1191 0022 4360     		str	r3, [r0, #4]
 240:Core/Src/main.c ****   if (HAL_ADC_Init(&hadc1) != HAL_OK)
 1192              		.loc 1 240 3 is_stmt 1 view .LVU273
 240:Core/Src/main.c ****   if (HAL_ADC_Init(&hadc1) != HAL_OK)
 1193              		.loc 1 240 30 is_stmt 0 view .LVU274
 1194 0024 0923     		movs	r3, #9
 1195 0026 0361     		str	r3, [r0, #16]
 241:Core/Src/main.c ****   {
 1196              		.loc 1 241 3 is_stmt 1 view .LVU275
 241:Core/Src/main.c ****   {
 1197              		.loc 1 241 7 is_stmt 0 view .LVU276
 1198 0028 FFF7FEFF 		bl	HAL_ADC_Init
 1199              	.LVL100:
 241:Core/Src/main.c ****   {
 1200              		.loc 1 241 6 discriminator 1 view .LVU277
 1201 002c 0028     		cmp	r0, #0
 1202 002e 50D1     		bne	.L81
 248:Core/Src/main.c ****   sConfig.Rank = ADC_REGULAR_RANK_1;
 1203              		.loc 1 248 3 is_stmt 1 view .LVU278
 248:Core/Src/main.c ****   sConfig.Rank = ADC_REGULAR_RANK_1;
 1204              		.loc 1 248 19 is_stmt 0 view .LVU279
 1205 0030 0123     		movs	r3, #1
 1206 0032 0193     		str	r3, [sp, #4]
 249:Core/Src/main.c ****   sConfig.SamplingTime = ADC_SAMPLETIME_7CYCLES_5;
 1207              		.loc 1 249 3 is_stmt 1 view .LVU280
 249:Core/Src/main.c ****   sConfig.SamplingTime = ADC_SAMPLETIME_7CYCLES_5;
 1208              		.loc 1 249 16 is_stmt 0 view .LVU281
 1209 0034 0293     		str	r3, [sp, #8]
 250:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 1210              		.loc 1 250 3 is_stmt 1 view .LVU282
 250:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cctuo9tI.s 			page 38


 1211              		.loc 1 250 24 is_stmt 0 view .LVU283
 1212 0036 0393     		str	r3, [sp, #12]
 251:Core/Src/main.c ****   {
 1213              		.loc 1 251 3 is_stmt 1 view .LVU284
 251:Core/Src/main.c ****   {
 1214              		.loc 1 251 7 is_stmt 0 view .LVU285
 1215 0038 01A9     		add	r1, sp, #4
 1216 003a 3048     		ldr	r0, .L91
 1217 003c FFF7FEFF 		bl	HAL_ADC_ConfigChannel
 1218              	.LVL101:
 251:Core/Src/main.c ****   {
 1219              		.loc 1 251 6 discriminator 1 view .LVU286
 1220 0040 0028     		cmp	r0, #0
 1221 0042 48D1     		bne	.L82
 258:Core/Src/main.c ****   sConfig.Rank = ADC_REGULAR_RANK_2;
 1222              		.loc 1 258 3 is_stmt 1 view .LVU287
 258:Core/Src/main.c ****   sConfig.Rank = ADC_REGULAR_RANK_2;
 1223              		.loc 1 258 19 is_stmt 0 view .LVU288
 1224 0044 0223     		movs	r3, #2
 1225 0046 0193     		str	r3, [sp, #4]
 259:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 1226              		.loc 1 259 3 is_stmt 1 view .LVU289
 259:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 1227              		.loc 1 259 16 is_stmt 0 view .LVU290
 1228 0048 0293     		str	r3, [sp, #8]
 260:Core/Src/main.c ****   {
 1229              		.loc 1 260 3 is_stmt 1 view .LVU291
 260:Core/Src/main.c ****   {
 1230              		.loc 1 260 7 is_stmt 0 view .LVU292
 1231 004a 01A9     		add	r1, sp, #4
 1232 004c 2B48     		ldr	r0, .L91
 1233 004e FFF7FEFF 		bl	HAL_ADC_ConfigChannel
 1234              	.LVL102:
 260:Core/Src/main.c ****   {
 1235              		.loc 1 260 6 discriminator 1 view .LVU293
 1236 0052 0028     		cmp	r0, #0
 1237 0054 41D1     		bne	.L83
 267:Core/Src/main.c ****   sConfig.Rank = ADC_REGULAR_RANK_3;
 1238              		.loc 1 267 3 is_stmt 1 view .LVU294
 267:Core/Src/main.c ****   sConfig.Rank = ADC_REGULAR_RANK_3;
 1239              		.loc 1 267 19 is_stmt 0 view .LVU295
 1240 0056 0323     		movs	r3, #3
 1241 0058 0193     		str	r3, [sp, #4]
 268:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 1242              		.loc 1 268 3 is_stmt 1 view .LVU296
 268:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 1243              		.loc 1 268 16 is_stmt 0 view .LVU297
 1244 005a 0293     		str	r3, [sp, #8]
 269:Core/Src/main.c ****   {
 1245              		.loc 1 269 3 is_stmt 1 view .LVU298
 269:Core/Src/main.c ****   {
 1246              		.loc 1 269 7 is_stmt 0 view .LVU299
 1247 005c 01A9     		add	r1, sp, #4
 1248 005e 2748     		ldr	r0, .L91
 1249 0060 FFF7FEFF 		bl	HAL_ADC_ConfigChannel
 1250              	.LVL103:
 269:Core/Src/main.c ****   {
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cctuo9tI.s 			page 39


 1251              		.loc 1 269 6 discriminator 1 view .LVU300
 1252 0064 0028     		cmp	r0, #0
 1253 0066 3AD1     		bne	.L84
 276:Core/Src/main.c ****   sConfig.Rank = ADC_REGULAR_RANK_4;
 1254              		.loc 1 276 3 is_stmt 1 view .LVU301
 276:Core/Src/main.c ****   sConfig.Rank = ADC_REGULAR_RANK_4;
 1255              		.loc 1 276 19 is_stmt 0 view .LVU302
 1256 0068 0423     		movs	r3, #4
 1257 006a 0193     		str	r3, [sp, #4]
 277:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 1258              		.loc 1 277 3 is_stmt 1 view .LVU303
 277:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 1259              		.loc 1 277 16 is_stmt 0 view .LVU304
 1260 006c 0293     		str	r3, [sp, #8]
 278:Core/Src/main.c ****   {
 1261              		.loc 1 278 3 is_stmt 1 view .LVU305
 278:Core/Src/main.c ****   {
 1262              		.loc 1 278 7 is_stmt 0 view .LVU306
 1263 006e 0DEB0301 		add	r1, sp, r3
 1264 0072 2248     		ldr	r0, .L91
 1265 0074 FFF7FEFF 		bl	HAL_ADC_ConfigChannel
 1266              	.LVL104:
 278:Core/Src/main.c ****   {
 1267              		.loc 1 278 6 discriminator 1 view .LVU307
 1268 0078 0028     		cmp	r0, #0
 1269 007a 32D1     		bne	.L85
 285:Core/Src/main.c ****   sConfig.Rank = ADC_REGULAR_RANK_5;
 1270              		.loc 1 285 3 is_stmt 1 view .LVU308
 285:Core/Src/main.c ****   sConfig.Rank = ADC_REGULAR_RANK_5;
 1271              		.loc 1 285 19 is_stmt 0 view .LVU309
 1272 007c 0523     		movs	r3, #5
 1273 007e 0193     		str	r3, [sp, #4]
 286:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 1274              		.loc 1 286 3 is_stmt 1 view .LVU310
 286:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 1275              		.loc 1 286 16 is_stmt 0 view .LVU311
 1276 0080 0293     		str	r3, [sp, #8]
 287:Core/Src/main.c ****   {
 1277              		.loc 1 287 3 is_stmt 1 view .LVU312
 287:Core/Src/main.c ****   {
 1278              		.loc 1 287 7 is_stmt 0 view .LVU313
 1279 0082 01A9     		add	r1, sp, #4
 1280 0084 1D48     		ldr	r0, .L91
 1281 0086 FFF7FEFF 		bl	HAL_ADC_ConfigChannel
 1282              	.LVL105:
 287:Core/Src/main.c ****   {
 1283              		.loc 1 287 6 discriminator 1 view .LVU314
 1284 008a 60BB     		cbnz	r0, .L86
 294:Core/Src/main.c ****   sConfig.Rank = ADC_REGULAR_RANK_6;
 1285              		.loc 1 294 3 is_stmt 1 view .LVU315
 294:Core/Src/main.c ****   sConfig.Rank = ADC_REGULAR_RANK_6;
 1286              		.loc 1 294 19 is_stmt 0 view .LVU316
 1287 008c 0623     		movs	r3, #6
 1288 008e 0193     		str	r3, [sp, #4]
 295:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 1289              		.loc 1 295 3 is_stmt 1 view .LVU317
 295:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cctuo9tI.s 			page 40


 1290              		.loc 1 295 16 is_stmt 0 view .LVU318
 1291 0090 0293     		str	r3, [sp, #8]
 296:Core/Src/main.c ****   {
 1292              		.loc 1 296 3 is_stmt 1 view .LVU319
 296:Core/Src/main.c ****   {
 1293              		.loc 1 296 7 is_stmt 0 view .LVU320
 1294 0092 01A9     		add	r1, sp, #4
 1295 0094 1948     		ldr	r0, .L91
 1296 0096 FFF7FEFF 		bl	HAL_ADC_ConfigChannel
 1297              	.LVL106:
 296:Core/Src/main.c ****   {
 1298              		.loc 1 296 6 discriminator 1 view .LVU321
 1299 009a 30BB     		cbnz	r0, .L87
 303:Core/Src/main.c ****   sConfig.Rank = ADC_REGULAR_RANK_7;
 1300              		.loc 1 303 3 is_stmt 1 view .LVU322
 303:Core/Src/main.c ****   sConfig.Rank = ADC_REGULAR_RANK_7;
 1301              		.loc 1 303 19 is_stmt 0 view .LVU323
 1302 009c 0723     		movs	r3, #7
 1303 009e 0193     		str	r3, [sp, #4]
 304:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 1304              		.loc 1 304 3 is_stmt 1 view .LVU324
 304:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 1305              		.loc 1 304 16 is_stmt 0 view .LVU325
 1306 00a0 0293     		str	r3, [sp, #8]
 305:Core/Src/main.c ****   {
 1307              		.loc 1 305 3 is_stmt 1 view .LVU326
 305:Core/Src/main.c ****   {
 1308              		.loc 1 305 7 is_stmt 0 view .LVU327
 1309 00a2 01A9     		add	r1, sp, #4
 1310 00a4 1548     		ldr	r0, .L91
 1311 00a6 FFF7FEFF 		bl	HAL_ADC_ConfigChannel
 1312              	.LVL107:
 305:Core/Src/main.c ****   {
 1313              		.loc 1 305 6 discriminator 1 view .LVU328
 1314 00aa 00BB     		cbnz	r0, .L88
 312:Core/Src/main.c ****   sConfig.Rank = ADC_REGULAR_RANK_8;
 1315              		.loc 1 312 3 is_stmt 1 view .LVU329
 312:Core/Src/main.c ****   sConfig.Rank = ADC_REGULAR_RANK_8;
 1316              		.loc 1 312 19 is_stmt 0 view .LVU330
 1317 00ac 0823     		movs	r3, #8
 1318 00ae 0193     		str	r3, [sp, #4]
 313:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 1319              		.loc 1 313 3 is_stmt 1 view .LVU331
 313:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 1320              		.loc 1 313 16 is_stmt 0 view .LVU332
 1321 00b0 0293     		str	r3, [sp, #8]
 314:Core/Src/main.c ****   {
 1322              		.loc 1 314 3 is_stmt 1 view .LVU333
 314:Core/Src/main.c ****   {
 1323              		.loc 1 314 7 is_stmt 0 view .LVU334
 1324 00b2 01A9     		add	r1, sp, #4
 1325 00b4 1148     		ldr	r0, .L91
 1326 00b6 FFF7FEFF 		bl	HAL_ADC_ConfigChannel
 1327              	.LVL108:
 314:Core/Src/main.c ****   {
 1328              		.loc 1 314 6 discriminator 1 view .LVU335
 1329 00ba D0B9     		cbnz	r0, .L89
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cctuo9tI.s 			page 41


 321:Core/Src/main.c ****   sConfig.Rank = ADC_REGULAR_RANK_9;
 1330              		.loc 1 321 3 is_stmt 1 view .LVU336
 321:Core/Src/main.c ****   sConfig.Rank = ADC_REGULAR_RANK_9;
 1331              		.loc 1 321 19 is_stmt 0 view .LVU337
 1332 00bc 0923     		movs	r3, #9
 1333 00be 0193     		str	r3, [sp, #4]
 322:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 1334              		.loc 1 322 3 is_stmt 1 view .LVU338
 322:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 1335              		.loc 1 322 16 is_stmt 0 view .LVU339
 1336 00c0 0293     		str	r3, [sp, #8]
 323:Core/Src/main.c ****   {
 1337              		.loc 1 323 3 is_stmt 1 view .LVU340
 323:Core/Src/main.c ****   {
 1338              		.loc 1 323 7 is_stmt 0 view .LVU341
 1339 00c2 01A9     		add	r1, sp, #4
 1340 00c4 0D48     		ldr	r0, .L91
 1341 00c6 FFF7FEFF 		bl	HAL_ADC_ConfigChannel
 1342              	.LVL109:
 323:Core/Src/main.c ****   {
 1343              		.loc 1 323 6 discriminator 1 view .LVU342
 1344 00ca A0B9     		cbnz	r0, .L90
 331:Core/Src/main.c **** 
 1345              		.loc 1 331 1 view .LVU343
 1346 00cc 05B0     		add	sp, sp, #20
 1347              		.cfi_remember_state
 1348              		.cfi_def_cfa_offset 4
 1349              		@ sp needed
 1350 00ce 5DF804FB 		ldr	pc, [sp], #4
 1351              	.L81:
 1352              		.cfi_restore_state
 243:Core/Src/main.c ****   }
 1353              		.loc 1 243 5 is_stmt 1 view .LVU344
 1354 00d2 FFF7FEFF 		bl	Error_Handler
 1355              	.LVL110:
 1356              	.L82:
 253:Core/Src/main.c ****   }
 1357              		.loc 1 253 5 view .LVU345
 1358 00d6 FFF7FEFF 		bl	Error_Handler
 1359              	.LVL111:
 1360              	.L83:
 262:Core/Src/main.c ****   }
 1361              		.loc 1 262 5 view .LVU346
 1362 00da FFF7FEFF 		bl	Error_Handler
 1363              	.LVL112:
 1364              	.L84:
 271:Core/Src/main.c ****   }
 1365              		.loc 1 271 5 view .LVU347
 1366 00de FFF7FEFF 		bl	Error_Handler
 1367              	.LVL113:
 1368              	.L85:
 280:Core/Src/main.c ****   }
 1369              		.loc 1 280 5 view .LVU348
 1370 00e2 FFF7FEFF 		bl	Error_Handler
 1371              	.LVL114:
 1372              	.L86:
 289:Core/Src/main.c ****   }
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cctuo9tI.s 			page 42


 1373              		.loc 1 289 5 view .LVU349
 1374 00e6 FFF7FEFF 		bl	Error_Handler
 1375              	.LVL115:
 1376              	.L87:
 298:Core/Src/main.c ****   }
 1377              		.loc 1 298 5 view .LVU350
 1378 00ea FFF7FEFF 		bl	Error_Handler
 1379              	.LVL116:
 1380              	.L88:
 307:Core/Src/main.c ****   }
 1381              		.loc 1 307 5 view .LVU351
 1382 00ee FFF7FEFF 		bl	Error_Handler
 1383              	.LVL117:
 1384              	.L89:
 316:Core/Src/main.c ****   }
 1385              		.loc 1 316 5 view .LVU352
 1386 00f2 FFF7FEFF 		bl	Error_Handler
 1387              	.LVL118:
 1388              	.L90:
 325:Core/Src/main.c ****   }
 1389              		.loc 1 325 5 view .LVU353
 1390 00f6 FFF7FEFF 		bl	Error_Handler
 1391              	.LVL119:
 1392              	.L92:
 1393 00fa 00BF     		.align	2
 1394              	.L91:
 1395 00fc 00000000 		.word	hadc1
 1396 0100 00240140 		.word	1073816576
 1397              		.cfi_endproc
 1398              	.LFE67:
 1400              		.section	.text.MX_TIM1_Init,"ax",%progbits
 1401              		.align	1
 1402              		.syntax unified
 1403              		.thumb
 1404              		.thumb_func
 1406              	MX_TIM1_Init:
 1407              	.LFB68:
 339:Core/Src/main.c **** 
 1408              		.loc 1 339 1 view -0
 1409              		.cfi_startproc
 1410              		@ args = 0, pretend = 0, frame = 88
 1411              		@ frame_needed = 0, uses_anonymous_args = 0
 1412 0000 10B5     		push	{r4, lr}
 1413              		.cfi_def_cfa_offset 8
 1414              		.cfi_offset 4, -8
 1415              		.cfi_offset 14, -4
 1416 0002 96B0     		sub	sp, sp, #88
 1417              		.cfi_def_cfa_offset 96
 345:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 1418              		.loc 1 345 3 view .LVU355
 345:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 1419              		.loc 1 345 26 is_stmt 0 view .LVU356
 1420 0004 0024     		movs	r4, #0
 1421 0006 1294     		str	r4, [sp, #72]
 1422 0008 1394     		str	r4, [sp, #76]
 1423 000a 1494     		str	r4, [sp, #80]
 1424 000c 1594     		str	r4, [sp, #84]
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cctuo9tI.s 			page 43


 346:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 1425              		.loc 1 346 3 is_stmt 1 view .LVU357
 346:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 1426              		.loc 1 346 27 is_stmt 0 view .LVU358
 1427 000e 1094     		str	r4, [sp, #64]
 1428 0010 1194     		str	r4, [sp, #68]
 347:Core/Src/main.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 1429              		.loc 1 347 3 is_stmt 1 view .LVU359
 347:Core/Src/main.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 1430              		.loc 1 347 22 is_stmt 0 view .LVU360
 1431 0012 0994     		str	r4, [sp, #36]
 1432 0014 0A94     		str	r4, [sp, #40]
 1433 0016 0B94     		str	r4, [sp, #44]
 1434 0018 0C94     		str	r4, [sp, #48]
 1435 001a 0D94     		str	r4, [sp, #52]
 1436 001c 0E94     		str	r4, [sp, #56]
 1437 001e 0F94     		str	r4, [sp, #60]
 348:Core/Src/main.c **** 
 1438              		.loc 1 348 3 is_stmt 1 view .LVU361
 348:Core/Src/main.c **** 
 1439              		.loc 1 348 34 is_stmt 0 view .LVU362
 1440 0020 2022     		movs	r2, #32
 1441 0022 2146     		mov	r1, r4
 1442 0024 01A8     		add	r0, sp, #4
 1443 0026 FFF7FEFF 		bl	memset
 1444              	.LVL120:
 353:Core/Src/main.c ****   htim1.Init.Prescaler = 0;
 1445              		.loc 1 353 3 is_stmt 1 view .LVU363
 353:Core/Src/main.c ****   htim1.Init.Prescaler = 0;
 1446              		.loc 1 353 18 is_stmt 0 view .LVU364
 1447 002a 2E48     		ldr	r0, .L109
 1448 002c 2E4B     		ldr	r3, .L109+4
 1449 002e 0360     		str	r3, [r0]
 354:Core/Src/main.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 1450              		.loc 1 354 3 is_stmt 1 view .LVU365
 354:Core/Src/main.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 1451              		.loc 1 354 24 is_stmt 0 view .LVU366
 1452 0030 4460     		str	r4, [r0, #4]
 355:Core/Src/main.c ****   htim1.Init.Period = 799;
 1453              		.loc 1 355 3 is_stmt 1 view .LVU367
 355:Core/Src/main.c ****   htim1.Init.Period = 799;
 1454              		.loc 1 355 26 is_stmt 0 view .LVU368
 1455 0032 8460     		str	r4, [r0, #8]
 356:Core/Src/main.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1456              		.loc 1 356 3 is_stmt 1 view .LVU369
 356:Core/Src/main.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1457              		.loc 1 356 21 is_stmt 0 view .LVU370
 1458 0034 40F21F33 		movw	r3, #799
 1459 0038 C360     		str	r3, [r0, #12]
 357:Core/Src/main.c ****   htim1.Init.RepetitionCounter = 0;
 1460              		.loc 1 357 3 is_stmt 1 view .LVU371
 357:Core/Src/main.c ****   htim1.Init.RepetitionCounter = 0;
 1461              		.loc 1 357 28 is_stmt 0 view .LVU372
 1462 003a 0461     		str	r4, [r0, #16]
 358:Core/Src/main.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1463              		.loc 1 358 3 is_stmt 1 view .LVU373
 358:Core/Src/main.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cctuo9tI.s 			page 44


 1464              		.loc 1 358 32 is_stmt 0 view .LVU374
 1465 003c 4461     		str	r4, [r0, #20]
 359:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 1466              		.loc 1 359 3 is_stmt 1 view .LVU375
 359:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 1467              		.loc 1 359 32 is_stmt 0 view .LVU376
 1468 003e 8461     		str	r4, [r0, #24]
 360:Core/Src/main.c ****   {
 1469              		.loc 1 360 3 is_stmt 1 view .LVU377
 360:Core/Src/main.c ****   {
 1470              		.loc 1 360 7 is_stmt 0 view .LVU378
 1471 0040 FFF7FEFF 		bl	HAL_TIM_Base_Init
 1472              	.LVL121:
 360:Core/Src/main.c ****   {
 1473              		.loc 1 360 6 discriminator 1 view .LVU379
 1474 0044 0028     		cmp	r0, #0
 1475 0046 3ED1     		bne	.L102
 364:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 1476              		.loc 1 364 3 is_stmt 1 view .LVU380
 364:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 1477              		.loc 1 364 34 is_stmt 0 view .LVU381
 1478 0048 4FF48053 		mov	r3, #4096
 1479 004c 1293     		str	r3, [sp, #72]
 365:Core/Src/main.c ****   {
 1480              		.loc 1 365 3 is_stmt 1 view .LVU382
 365:Core/Src/main.c ****   {
 1481              		.loc 1 365 7 is_stmt 0 view .LVU383
 1482 004e 12A9     		add	r1, sp, #72
 1483 0050 2448     		ldr	r0, .L109
 1484 0052 FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 1485              	.LVL122:
 365:Core/Src/main.c ****   {
 1486              		.loc 1 365 6 discriminator 1 view .LVU384
 1487 0056 0028     		cmp	r0, #0
 1488 0058 37D1     		bne	.L103
 369:Core/Src/main.c ****   {
 1489              		.loc 1 369 3 is_stmt 1 view .LVU385
 369:Core/Src/main.c ****   {
 1490              		.loc 1 369 7 is_stmt 0 view .LVU386
 1491 005a 2248     		ldr	r0, .L109
 1492 005c FFF7FEFF 		bl	HAL_TIM_PWM_Init
 1493              	.LVL123:
 369:Core/Src/main.c ****   {
 1494              		.loc 1 369 6 discriminator 1 view .LVU387
 1495 0060 0028     		cmp	r0, #0
 1496 0062 34D1     		bne	.L104
 373:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 1497              		.loc 1 373 3 is_stmt 1 view .LVU388
 373:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 1498              		.loc 1 373 37 is_stmt 0 view .LVU389
 1499 0064 0023     		movs	r3, #0
 1500 0066 1093     		str	r3, [sp, #64]
 374:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 1501              		.loc 1 374 3 is_stmt 1 view .LVU390
 374:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 1502              		.loc 1 374 33 is_stmt 0 view .LVU391
 1503 0068 1193     		str	r3, [sp, #68]
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cctuo9tI.s 			page 45


 375:Core/Src/main.c ****   {
 1504              		.loc 1 375 3 is_stmt 1 view .LVU392
 375:Core/Src/main.c ****   {
 1505              		.loc 1 375 7 is_stmt 0 view .LVU393
 1506 006a 10A9     		add	r1, sp, #64
 1507 006c 1D48     		ldr	r0, .L109
 1508 006e FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 1509              	.LVL124:
 375:Core/Src/main.c ****   {
 1510              		.loc 1 375 6 discriminator 1 view .LVU394
 1511 0072 0028     		cmp	r0, #0
 1512 0074 2DD1     		bne	.L105
 379:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 1513              		.loc 1 379 3 is_stmt 1 view .LVU395
 379:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 1514              		.loc 1 379 20 is_stmt 0 view .LVU396
 1515 0076 6023     		movs	r3, #96
 1516 0078 0993     		str	r3, [sp, #36]
 380:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 1517              		.loc 1 380 3 is_stmt 1 view .LVU397
 380:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 1518              		.loc 1 380 19 is_stmt 0 view .LVU398
 1519 007a 0022     		movs	r2, #0
 1520 007c 0A92     		str	r2, [sp, #40]
 381:Core/Src/main.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 1521              		.loc 1 381 3 is_stmt 1 view .LVU399
 381:Core/Src/main.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 1522              		.loc 1 381 24 is_stmt 0 view .LVU400
 1523 007e 0B92     		str	r2, [sp, #44]
 382:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 1524              		.loc 1 382 3 is_stmt 1 view .LVU401
 382:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 1525              		.loc 1 382 25 is_stmt 0 view .LVU402
 1526 0080 0C92     		str	r2, [sp, #48]
 383:Core/Src/main.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 1527              		.loc 1 383 3 is_stmt 1 view .LVU403
 383:Core/Src/main.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 1528              		.loc 1 383 24 is_stmt 0 view .LVU404
 1529 0082 0D92     		str	r2, [sp, #52]
 384:Core/Src/main.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 1530              		.loc 1 384 3 is_stmt 1 view .LVU405
 384:Core/Src/main.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 1531              		.loc 1 384 25 is_stmt 0 view .LVU406
 1532 0084 0E92     		str	r2, [sp, #56]
 385:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 1533              		.loc 1 385 3 is_stmt 1 view .LVU407
 385:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 1534              		.loc 1 385 26 is_stmt 0 view .LVU408
 1535 0086 0F92     		str	r2, [sp, #60]
 386:Core/Src/main.c ****   {
 1536              		.loc 1 386 3 is_stmt 1 view .LVU409
 386:Core/Src/main.c ****   {
 1537              		.loc 1 386 7 is_stmt 0 view .LVU410
 1538 0088 09A9     		add	r1, sp, #36
 1539 008a 1648     		ldr	r0, .L109
 1540 008c FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 1541              	.LVL125:
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cctuo9tI.s 			page 46


 386:Core/Src/main.c ****   {
 1542              		.loc 1 386 6 discriminator 1 view .LVU411
 1543 0090 08BB     		cbnz	r0, .L106
 390:Core/Src/main.c ****   {
 1544              		.loc 1 390 3 is_stmt 1 view .LVU412
 390:Core/Src/main.c ****   {
 1545              		.loc 1 390 7 is_stmt 0 view .LVU413
 1546 0092 0422     		movs	r2, #4
 1547 0094 09A9     		add	r1, sp, #36
 1548 0096 1348     		ldr	r0, .L109
 1549 0098 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 1550              	.LVL126:
 390:Core/Src/main.c ****   {
 1551              		.loc 1 390 6 discriminator 1 view .LVU414
 1552 009c E8B9     		cbnz	r0, .L107
 394:Core/Src/main.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 1553              		.loc 1 394 3 is_stmt 1 view .LVU415
 394:Core/Src/main.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 1554              		.loc 1 394 40 is_stmt 0 view .LVU416
 1555 009e 0023     		movs	r3, #0
 1556 00a0 0193     		str	r3, [sp, #4]
 395:Core/Src/main.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 1557              		.loc 1 395 3 is_stmt 1 view .LVU417
 395:Core/Src/main.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 1558              		.loc 1 395 41 is_stmt 0 view .LVU418
 1559 00a2 0293     		str	r3, [sp, #8]
 396:Core/Src/main.c ****   sBreakDeadTimeConfig.DeadTime = 0;
 1560              		.loc 1 396 3 is_stmt 1 view .LVU419
 396:Core/Src/main.c ****   sBreakDeadTimeConfig.DeadTime = 0;
 1561              		.loc 1 396 34 is_stmt 0 view .LVU420
 1562 00a4 0393     		str	r3, [sp, #12]
 397:Core/Src/main.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 1563              		.loc 1 397 3 is_stmt 1 view .LVU421
 397:Core/Src/main.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 1564              		.loc 1 397 33 is_stmt 0 view .LVU422
 1565 00a6 0493     		str	r3, [sp, #16]
 398:Core/Src/main.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 1566              		.loc 1 398 3 is_stmt 1 view .LVU423
 398:Core/Src/main.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 1567              		.loc 1 398 35 is_stmt 0 view .LVU424
 1568 00a8 0593     		str	r3, [sp, #20]
 399:Core/Src/main.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 1569              		.loc 1 399 3 is_stmt 1 view .LVU425
 399:Core/Src/main.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 1570              		.loc 1 399 38 is_stmt 0 view .LVU426
 1571 00aa 4FF40052 		mov	r2, #8192
 1572 00ae 0692     		str	r2, [sp, #24]
 400:Core/Src/main.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 1573              		.loc 1 400 3 is_stmt 1 view .LVU427
 400:Core/Src/main.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 1574              		.loc 1 400 40 is_stmt 0 view .LVU428
 1575 00b0 0893     		str	r3, [sp, #32]
 401:Core/Src/main.c ****   {
 1576              		.loc 1 401 3 is_stmt 1 view .LVU429
 401:Core/Src/main.c ****   {
 1577              		.loc 1 401 7 is_stmt 0 view .LVU430
 1578 00b2 01A9     		add	r1, sp, #4
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cctuo9tI.s 			page 47


 1579 00b4 0B48     		ldr	r0, .L109
 1580 00b6 FFF7FEFF 		bl	HAL_TIMEx_ConfigBreakDeadTime
 1581              	.LVL127:
 401:Core/Src/main.c ****   {
 1582              		.loc 1 401 6 discriminator 1 view .LVU431
 1583 00ba 80B9     		cbnz	r0, .L108
 408:Core/Src/main.c **** 
 1584              		.loc 1 408 3 is_stmt 1 view .LVU432
 1585 00bc 0948     		ldr	r0, .L109
 1586 00be FFF7FEFF 		bl	HAL_TIM_MspPostInit
 1587              	.LVL128:
 410:Core/Src/main.c **** 
 1588              		.loc 1 410 1 is_stmt 0 view .LVU433
 1589 00c2 16B0     		add	sp, sp, #88
 1590              		.cfi_remember_state
 1591              		.cfi_def_cfa_offset 8
 1592              		@ sp needed
 1593 00c4 10BD     		pop	{r4, pc}
 1594              	.L102:
 1595              		.cfi_restore_state
 362:Core/Src/main.c ****   }
 1596              		.loc 1 362 5 is_stmt 1 view .LVU434
 1597 00c6 FFF7FEFF 		bl	Error_Handler
 1598              	.LVL129:
 1599              	.L103:
 367:Core/Src/main.c ****   }
 1600              		.loc 1 367 5 view .LVU435
 1601 00ca FFF7FEFF 		bl	Error_Handler
 1602              	.LVL130:
 1603              	.L104:
 371:Core/Src/main.c ****   }
 1604              		.loc 1 371 5 view .LVU436
 1605 00ce FFF7FEFF 		bl	Error_Handler
 1606              	.LVL131:
 1607              	.L105:
 377:Core/Src/main.c ****   }
 1608              		.loc 1 377 5 view .LVU437
 1609 00d2 FFF7FEFF 		bl	Error_Handler
 1610              	.LVL132:
 1611              	.L106:
 388:Core/Src/main.c ****   }
 1612              		.loc 1 388 5 view .LVU438
 1613 00d6 FFF7FEFF 		bl	Error_Handler
 1614              	.LVL133:
 1615              	.L107:
 392:Core/Src/main.c ****   }
 1616              		.loc 1 392 5 view .LVU439
 1617 00da FFF7FEFF 		bl	Error_Handler
 1618              	.LVL134:
 1619              	.L108:
 403:Core/Src/main.c ****   }
 1620              		.loc 1 403 5 view .LVU440
 1621 00de FFF7FEFF 		bl	Error_Handler
 1622              	.LVL135:
 1623              	.L110:
 1624 00e2 00BF     		.align	2
 1625              	.L109:
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cctuo9tI.s 			page 48


 1626 00e4 00000000 		.word	htim1
 1627 00e8 002C0140 		.word	1073818624
 1628              		.cfi_endproc
 1629              	.LFE68:
 1631              		.section	.text.MX_TIM2_Init,"ax",%progbits
 1632              		.align	1
 1633              		.syntax unified
 1634              		.thumb
 1635              		.thumb_func
 1637              	MX_TIM2_Init:
 1638              	.LFB69:
 418:Core/Src/main.c **** 
 1639              		.loc 1 418 1 view -0
 1640              		.cfi_startproc
 1641              		@ args = 0, pretend = 0, frame = 56
 1642              		@ frame_needed = 0, uses_anonymous_args = 0
 1643 0000 00B5     		push	{lr}
 1644              		.cfi_def_cfa_offset 4
 1645              		.cfi_offset 14, -4
 1646 0002 8FB0     		sub	sp, sp, #60
 1647              		.cfi_def_cfa_offset 64
 424:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 1648              		.loc 1 424 3 view .LVU442
 424:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 1649              		.loc 1 424 26 is_stmt 0 view .LVU443
 1650 0004 0023     		movs	r3, #0
 1651 0006 0A93     		str	r3, [sp, #40]
 1652 0008 0B93     		str	r3, [sp, #44]
 1653 000a 0C93     		str	r3, [sp, #48]
 1654 000c 0D93     		str	r3, [sp, #52]
 425:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 1655              		.loc 1 425 3 is_stmt 1 view .LVU444
 425:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 1656              		.loc 1 425 27 is_stmt 0 view .LVU445
 1657 000e 0893     		str	r3, [sp, #32]
 1658 0010 0993     		str	r3, [sp, #36]
 426:Core/Src/main.c **** 
 1659              		.loc 1 426 3 is_stmt 1 view .LVU446
 426:Core/Src/main.c **** 
 1660              		.loc 1 426 22 is_stmt 0 view .LVU447
 1661 0012 0193     		str	r3, [sp, #4]
 1662 0014 0293     		str	r3, [sp, #8]
 1663 0016 0393     		str	r3, [sp, #12]
 1664 0018 0493     		str	r3, [sp, #16]
 1665 001a 0593     		str	r3, [sp, #20]
 1666 001c 0693     		str	r3, [sp, #24]
 1667 001e 0793     		str	r3, [sp, #28]
 431:Core/Src/main.c ****   htim2.Init.Prescaler = 0;
 1668              		.loc 1 431 3 is_stmt 1 view .LVU448
 431:Core/Src/main.c ****   htim2.Init.Prescaler = 0;
 1669              		.loc 1 431 18 is_stmt 0 view .LVU449
 1670 0020 2248     		ldr	r0, .L125
 1671 0022 4FF08042 		mov	r2, #1073741824
 1672 0026 0260     		str	r2, [r0]
 432:Core/Src/main.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 1673              		.loc 1 432 3 is_stmt 1 view .LVU450
 432:Core/Src/main.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cctuo9tI.s 			page 49


 1674              		.loc 1 432 24 is_stmt 0 view .LVU451
 1675 0028 4360     		str	r3, [r0, #4]
 433:Core/Src/main.c ****   htim2.Init.Period = 799;
 1676              		.loc 1 433 3 is_stmt 1 view .LVU452
 433:Core/Src/main.c ****   htim2.Init.Period = 799;
 1677              		.loc 1 433 26 is_stmt 0 view .LVU453
 1678 002a 8360     		str	r3, [r0, #8]
 434:Core/Src/main.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1679              		.loc 1 434 3 is_stmt 1 view .LVU454
 434:Core/Src/main.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1680              		.loc 1 434 21 is_stmt 0 view .LVU455
 1681 002c 40F21F32 		movw	r2, #799
 1682 0030 C260     		str	r2, [r0, #12]
 435:Core/Src/main.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1683              		.loc 1 435 3 is_stmt 1 view .LVU456
 435:Core/Src/main.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1684              		.loc 1 435 28 is_stmt 0 view .LVU457
 1685 0032 0361     		str	r3, [r0, #16]
 436:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 1686              		.loc 1 436 3 is_stmt 1 view .LVU458
 436:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 1687              		.loc 1 436 32 is_stmt 0 view .LVU459
 1688 0034 8361     		str	r3, [r0, #24]
 437:Core/Src/main.c ****   {
 1689              		.loc 1 437 3 is_stmt 1 view .LVU460
 437:Core/Src/main.c ****   {
 1690              		.loc 1 437 7 is_stmt 0 view .LVU461
 1691 0036 FFF7FEFF 		bl	HAL_TIM_Base_Init
 1692              	.LVL136:
 437:Core/Src/main.c ****   {
 1693              		.loc 1 437 6 discriminator 1 view .LVU462
 1694 003a 58BB     		cbnz	r0, .L119
 441:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 1695              		.loc 1 441 3 is_stmt 1 view .LVU463
 441:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 1696              		.loc 1 441 34 is_stmt 0 view .LVU464
 1697 003c 4FF48053 		mov	r3, #4096
 1698 0040 0A93     		str	r3, [sp, #40]
 442:Core/Src/main.c ****   {
 1699              		.loc 1 442 3 is_stmt 1 view .LVU465
 442:Core/Src/main.c ****   {
 1700              		.loc 1 442 7 is_stmt 0 view .LVU466
 1701 0042 0AA9     		add	r1, sp, #40
 1702 0044 1948     		ldr	r0, .L125
 1703 0046 FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 1704              	.LVL137:
 442:Core/Src/main.c ****   {
 1705              		.loc 1 442 6 discriminator 1 view .LVU467
 1706 004a 28BB     		cbnz	r0, .L120
 446:Core/Src/main.c ****   {
 1707              		.loc 1 446 3 is_stmt 1 view .LVU468
 446:Core/Src/main.c ****   {
 1708              		.loc 1 446 7 is_stmt 0 view .LVU469
 1709 004c 1748     		ldr	r0, .L125
 1710 004e FFF7FEFF 		bl	HAL_TIM_PWM_Init
 1711              	.LVL138:
 446:Core/Src/main.c ****   {
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cctuo9tI.s 			page 50


 1712              		.loc 1 446 6 discriminator 1 view .LVU470
 1713 0052 18BB     		cbnz	r0, .L121
 450:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 1714              		.loc 1 450 3 is_stmt 1 view .LVU471
 450:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 1715              		.loc 1 450 37 is_stmt 0 view .LVU472
 1716 0054 0023     		movs	r3, #0
 1717 0056 0893     		str	r3, [sp, #32]
 451:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 1718              		.loc 1 451 3 is_stmt 1 view .LVU473
 451:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 1719              		.loc 1 451 33 is_stmt 0 view .LVU474
 1720 0058 0993     		str	r3, [sp, #36]
 452:Core/Src/main.c ****   {
 1721              		.loc 1 452 3 is_stmt 1 view .LVU475
 452:Core/Src/main.c ****   {
 1722              		.loc 1 452 7 is_stmt 0 view .LVU476
 1723 005a 08A9     		add	r1, sp, #32
 1724 005c 1348     		ldr	r0, .L125
 1725 005e FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 1726              	.LVL139:
 452:Core/Src/main.c ****   {
 1727              		.loc 1 452 6 discriminator 1 view .LVU477
 1728 0062 E8B9     		cbnz	r0, .L122
 456:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 1729              		.loc 1 456 3 is_stmt 1 view .LVU478
 456:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 1730              		.loc 1 456 20 is_stmt 0 view .LVU479
 1731 0064 6023     		movs	r3, #96
 1732 0066 0193     		str	r3, [sp, #4]
 457:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 1733              		.loc 1 457 3 is_stmt 1 view .LVU480
 457:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 1734              		.loc 1 457 19 is_stmt 0 view .LVU481
 1735 0068 0022     		movs	r2, #0
 1736 006a 0292     		str	r2, [sp, #8]
 458:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 1737              		.loc 1 458 3 is_stmt 1 view .LVU482
 458:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 1738              		.loc 1 458 24 is_stmt 0 view .LVU483
 1739 006c 0392     		str	r2, [sp, #12]
 459:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 1740              		.loc 1 459 3 is_stmt 1 view .LVU484
 459:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 1741              		.loc 1 459 24 is_stmt 0 view .LVU485
 1742 006e 0592     		str	r2, [sp, #20]
 460:Core/Src/main.c ****   {
 1743              		.loc 1 460 3 is_stmt 1 view .LVU486
 460:Core/Src/main.c ****   {
 1744              		.loc 1 460 7 is_stmt 0 view .LVU487
 1745 0070 01A9     		add	r1, sp, #4
 1746 0072 0E48     		ldr	r0, .L125
 1747 0074 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 1748              	.LVL140:
 460:Core/Src/main.c ****   {
 1749              		.loc 1 460 6 discriminator 1 view .LVU488
 1750 0078 A0B9     		cbnz	r0, .L123
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cctuo9tI.s 			page 51


 464:Core/Src/main.c ****   {
 1751              		.loc 1 464 3 is_stmt 1 view .LVU489
 464:Core/Src/main.c ****   {
 1752              		.loc 1 464 7 is_stmt 0 view .LVU490
 1753 007a 0422     		movs	r2, #4
 1754 007c 0DEB0201 		add	r1, sp, r2
 1755 0080 0A48     		ldr	r0, .L125
 1756 0082 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 1757              	.LVL141:
 464:Core/Src/main.c ****   {
 1758              		.loc 1 464 6 discriminator 1 view .LVU491
 1759 0086 78B9     		cbnz	r0, .L124
 471:Core/Src/main.c **** 
 1760              		.loc 1 471 3 is_stmt 1 view .LVU492
 1761 0088 0848     		ldr	r0, .L125
 1762 008a FFF7FEFF 		bl	HAL_TIM_MspPostInit
 1763              	.LVL142:
 473:Core/Src/main.c **** 
 1764              		.loc 1 473 1 is_stmt 0 view .LVU493
 1765 008e 0FB0     		add	sp, sp, #60
 1766              		.cfi_remember_state
 1767              		.cfi_def_cfa_offset 4
 1768              		@ sp needed
 1769 0090 5DF804FB 		ldr	pc, [sp], #4
 1770              	.L119:
 1771              		.cfi_restore_state
 439:Core/Src/main.c ****   }
 1772              		.loc 1 439 5 is_stmt 1 view .LVU494
 1773 0094 FFF7FEFF 		bl	Error_Handler
 1774              	.LVL143:
 1775              	.L120:
 444:Core/Src/main.c ****   }
 1776              		.loc 1 444 5 view .LVU495
 1777 0098 FFF7FEFF 		bl	Error_Handler
 1778              	.LVL144:
 1779              	.L121:
 448:Core/Src/main.c ****   }
 1780              		.loc 1 448 5 view .LVU496
 1781 009c FFF7FEFF 		bl	Error_Handler
 1782              	.LVL145:
 1783              	.L122:
 454:Core/Src/main.c ****   }
 1784              		.loc 1 454 5 view .LVU497
 1785 00a0 FFF7FEFF 		bl	Error_Handler
 1786              	.LVL146:
 1787              	.L123:
 462:Core/Src/main.c ****   }
 1788              		.loc 1 462 5 view .LVU498
 1789 00a4 FFF7FEFF 		bl	Error_Handler
 1790              	.LVL147:
 1791              	.L124:
 466:Core/Src/main.c ****   }
 1792              		.loc 1 466 5 view .LVU499
 1793 00a8 FFF7FEFF 		bl	Error_Handler
 1794              	.LVL148:
 1795              	.L126:
 1796              		.align	2
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cctuo9tI.s 			page 52


 1797              	.L125:
 1798 00ac 00000000 		.word	htim2
 1799              		.cfi_endproc
 1800              	.LFE69:
 1802              		.section	.text.SystemClock_Config,"ax",%progbits
 1803              		.align	1
 1804              		.global	SystemClock_Config
 1805              		.syntax unified
 1806              		.thumb
 1807              		.thumb_func
 1809              	SystemClock_Config:
 1810              	.LFB66:
 174:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 1811              		.loc 1 174 1 view -0
 1812              		.cfi_startproc
 1813              		@ args = 0, pretend = 0, frame = 72
 1814              		@ frame_needed = 0, uses_anonymous_args = 0
 1815 0000 00B5     		push	{lr}
 1816              		.cfi_def_cfa_offset 4
 1817              		.cfi_offset 14, -4
 1818 0002 93B0     		sub	sp, sp, #76
 1819              		.cfi_def_cfa_offset 80
 175:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 1820              		.loc 1 175 3 view .LVU501
 175:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 1821              		.loc 1 175 22 is_stmt 0 view .LVU502
 1822 0004 2822     		movs	r2, #40
 1823 0006 0021     		movs	r1, #0
 1824 0008 08A8     		add	r0, sp, #32
 1825 000a FFF7FEFF 		bl	memset
 1826              	.LVL149:
 176:Core/Src/main.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 1827              		.loc 1 176 3 is_stmt 1 view .LVU503
 176:Core/Src/main.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 1828              		.loc 1 176 22 is_stmt 0 view .LVU504
 1829 000e 0023     		movs	r3, #0
 1830 0010 0393     		str	r3, [sp, #12]
 1831 0012 0493     		str	r3, [sp, #16]
 1832 0014 0593     		str	r3, [sp, #20]
 1833 0016 0693     		str	r3, [sp, #24]
 1834 0018 0793     		str	r3, [sp, #28]
 177:Core/Src/main.c **** 
 1835              		.loc 1 177 3 is_stmt 1 view .LVU505
 177:Core/Src/main.c **** 
 1836              		.loc 1 177 28 is_stmt 0 view .LVU506
 1837 001a 0093     		str	r3, [sp]
 1838 001c 0193     		str	r3, [sp, #4]
 1839 001e 0293     		str	r3, [sp, #8]
 182:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 1840              		.loc 1 182 3 is_stmt 1 view .LVU507
 182:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 1841              		.loc 1 182 36 is_stmt 0 view .LVU508
 1842 0020 0223     		movs	r3, #2
 1843 0022 0893     		str	r3, [sp, #32]
 183:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 1844              		.loc 1 183 3 is_stmt 1 view .LVU509
 183:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cctuo9tI.s 			page 53


 1845              		.loc 1 183 30 is_stmt 0 view .LVU510
 1846 0024 0122     		movs	r2, #1
 1847 0026 0C92     		str	r2, [sp, #48]
 184:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 1848              		.loc 1 184 3 is_stmt 1 view .LVU511
 184:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 1849              		.loc 1 184 41 is_stmt 0 view .LVU512
 1850 0028 1022     		movs	r2, #16
 1851 002a 0D92     		str	r2, [sp, #52]
 185:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 1852              		.loc 1 185 3 is_stmt 1 view .LVU513
 185:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 1853              		.loc 1 185 34 is_stmt 0 view .LVU514
 1854 002c 0F93     		str	r3, [sp, #60]
 186:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 1855              		.loc 1 186 3 is_stmt 1 view .LVU515
 187:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 1856              		.loc 1 187 3 view .LVU516
 187:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 1857              		.loc 1 187 32 is_stmt 0 view .LVU517
 1858 002e 4FF48013 		mov	r3, #1048576
 1859 0032 1193     		str	r3, [sp, #68]
 188:Core/Src/main.c ****   {
 1860              		.loc 1 188 3 is_stmt 1 view .LVU518
 188:Core/Src/main.c ****   {
 1861              		.loc 1 188 7 is_stmt 0 view .LVU519
 1862 0034 08A8     		add	r0, sp, #32
 1863 0036 FFF7FEFF 		bl	HAL_RCC_OscConfig
 1864              	.LVL150:
 188:Core/Src/main.c ****   {
 1865              		.loc 1 188 6 discriminator 1 view .LVU520
 1866 003a B0B9     		cbnz	r0, .L132
 195:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 1867              		.loc 1 195 3 is_stmt 1 view .LVU521
 195:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 1868              		.loc 1 195 31 is_stmt 0 view .LVU522
 1869 003c 0F23     		movs	r3, #15
 1870 003e 0393     		str	r3, [sp, #12]
 197:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 1871              		.loc 1 197 3 is_stmt 1 view .LVU523
 197:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 1872              		.loc 1 197 34 is_stmt 0 view .LVU524
 1873 0040 0223     		movs	r3, #2
 1874 0042 0493     		str	r3, [sp, #16]
 198:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 1875              		.loc 1 198 3 is_stmt 1 view .LVU525
 198:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 1876              		.loc 1 198 35 is_stmt 0 view .LVU526
 1877 0044 0021     		movs	r1, #0
 1878 0046 0591     		str	r1, [sp, #20]
 199:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 1879              		.loc 1 199 3 is_stmt 1 view .LVU527
 199:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 1880              		.loc 1 199 36 is_stmt 0 view .LVU528
 1881 0048 0691     		str	r1, [sp, #24]
 200:Core/Src/main.c **** 
 1882              		.loc 1 200 3 is_stmt 1 view .LVU529
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cctuo9tI.s 			page 54


 200:Core/Src/main.c **** 
 1883              		.loc 1 200 36 is_stmt 0 view .LVU530
 1884 004a 0791     		str	r1, [sp, #28]
 202:Core/Src/main.c ****   {
 1885              		.loc 1 202 3 is_stmt 1 view .LVU531
 202:Core/Src/main.c ****   {
 1886              		.loc 1 202 7 is_stmt 0 view .LVU532
 1887 004c 03A8     		add	r0, sp, #12
 1888 004e FFF7FEFF 		bl	HAL_RCC_ClockConfig
 1889              	.LVL151:
 202:Core/Src/main.c ****   {
 1890              		.loc 1 202 6 discriminator 1 view .LVU533
 1891 0052 60B9     		cbnz	r0, .L133
 206:Core/Src/main.c ****   PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV2;
 1892              		.loc 1 206 3 is_stmt 1 view .LVU534
 206:Core/Src/main.c ****   PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV2;
 1893              		.loc 1 206 38 is_stmt 0 view .LVU535
 1894 0054 0223     		movs	r3, #2
 1895 0056 0093     		str	r3, [sp]
 207:Core/Src/main.c ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 1896              		.loc 1 207 3 is_stmt 1 view .LVU536
 207:Core/Src/main.c ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 1897              		.loc 1 207 35 is_stmt 0 view .LVU537
 1898 0058 0023     		movs	r3, #0
 1899 005a 0293     		str	r3, [sp, #8]
 208:Core/Src/main.c ****   {
 1900              		.loc 1 208 3 is_stmt 1 view .LVU538
 208:Core/Src/main.c ****   {
 1901              		.loc 1 208 7 is_stmt 0 view .LVU539
 1902 005c 6846     		mov	r0, sp
 1903 005e FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 1904              	.LVL152:
 208:Core/Src/main.c ****   {
 1905              		.loc 1 208 6 discriminator 1 view .LVU540
 1906 0062 30B9     		cbnz	r0, .L134
 212:Core/Src/main.c **** 
 1907              		.loc 1 212 1 view .LVU541
 1908 0064 13B0     		add	sp, sp, #76
 1909              		.cfi_remember_state
 1910              		.cfi_def_cfa_offset 4
 1911              		@ sp needed
 1912 0066 5DF804FB 		ldr	pc, [sp], #4
 1913              	.L132:
 1914              		.cfi_restore_state
 190:Core/Src/main.c ****   }
 1915              		.loc 1 190 5 is_stmt 1 view .LVU542
 1916 006a FFF7FEFF 		bl	Error_Handler
 1917              	.LVL153:
 1918              	.L133:
 204:Core/Src/main.c ****   }
 1919              		.loc 1 204 5 view .LVU543
 1920 006e FFF7FEFF 		bl	Error_Handler
 1921              	.LVL154:
 1922              	.L134:
 210:Core/Src/main.c ****   }
 1923              		.loc 1 210 5 view .LVU544
 1924 0072 FFF7FEFF 		bl	Error_Handler
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cctuo9tI.s 			page 55


 1925              	.LVL155:
 1926              		.cfi_endproc
 1927              	.LFE66:
 1929              		.section	.text.main,"ax",%progbits
 1930              		.align	1
 1931              		.global	main
 1932              		.syntax unified
 1933              		.thumb
 1934              		.thumb_func
 1936              	main:
 1937              	.LFB65:
 104:Core/Src/main.c **** 
 1938              		.loc 1 104 1 view -0
 1939              		.cfi_startproc
 1940              		@ Volatile: function does not return.
 1941              		@ args = 0, pretend = 0, frame = 0
 1942              		@ frame_needed = 0, uses_anonymous_args = 0
 1943 0000 08B5     		push	{r3, lr}
 1944              		.cfi_def_cfa_offset 8
 1945              		.cfi_offset 3, -8
 1946              		.cfi_offset 14, -4
 113:Core/Src/main.c **** 
 1947              		.loc 1 113 3 view .LVU546
 1948 0002 FFF7FEFF 		bl	HAL_Init
 1949              	.LVL156:
 120:Core/Src/main.c **** 
 1950              		.loc 1 120 3 view .LVU547
 1951 0006 FFF7FEFF 		bl	SystemClock_Config
 1952              	.LVL157:
 127:Core/Src/main.c ****   MX_DMA_Init();
 1953              		.loc 1 127 3 view .LVU548
 1954 000a FFF7FEFF 		bl	MX_GPIO_Init
 1955              	.LVL158:
 128:Core/Src/main.c ****   MX_ADC1_Init();
 1956              		.loc 1 128 3 view .LVU549
 1957 000e FFF7FEFF 		bl	MX_DMA_Init
 1958              	.LVL159:
 129:Core/Src/main.c ****   MX_TIM1_Init();
 1959              		.loc 1 129 3 view .LVU550
 1960 0012 FFF7FEFF 		bl	MX_ADC1_Init
 1961              	.LVL160:
 130:Core/Src/main.c ****   MX_TIM2_Init();
 1962              		.loc 1 130 3 view .LVU551
 1963 0016 FFF7FEFF 		bl	MX_TIM1_Init
 1964              	.LVL161:
 131:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 1965              		.loc 1 131 3 view .LVU552
 1966 001a FFF7FEFF 		bl	MX_TIM2_Init
 1967              	.LVL162:
 133:Core/Src/main.c ****   HAL_Delay(300);
 1968              		.loc 1 133 3 view .LVU553
 1969 001e 254C     		ldr	r4, .L143
 1970 0020 0122     		movs	r2, #1
 1971 0022 4FF40061 		mov	r1, #2048
 1972 0026 2046     		mov	r0, r4
 1973 0028 FFF7FEFF 		bl	HAL_GPIO_WritePin
 1974              	.LVL163:
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cctuo9tI.s 			page 56


 134:Core/Src/main.c ****   HAL_GPIO_WritePin(BUZZ_GPIO_Port, BUZZ_Pin, GPIO_PIN_RESET);
 1975              		.loc 1 134 3 view .LVU554
 1976 002c 4FF49670 		mov	r0, #300
 1977 0030 FFF7FEFF 		bl	HAL_Delay
 1978              	.LVL164:
 135:Core/Src/main.c ****   HAL_GPIO_WritePin(LED_ON_GPIO_Port, LED_ON_Pin, GPIO_PIN_SET);
 1979              		.loc 1 135 3 view .LVU555
 1980 0034 0022     		movs	r2, #0
 1981 0036 4FF40061 		mov	r1, #2048
 1982 003a 2046     		mov	r0, r4
 1983 003c FFF7FEFF 		bl	HAL_GPIO_WritePin
 1984              	.LVL165:
 136:Core/Src/main.c ****   HAL_GPIO_WritePin(IR_EN_GPIO_Port, IR_EN_Pin, GPIO_PIN_SET);
 1985              		.loc 1 136 3 view .LVU556
 1986 0040 0122     		movs	r2, #1
 1987 0042 4FF48061 		mov	r1, #1024
 1988 0046 2046     		mov	r0, r4
 1989 0048 FFF7FEFF 		bl	HAL_GPIO_WritePin
 1990              	.LVL166:
 137:Core/Src/main.c **** 
 1991              		.loc 1 137 3 view .LVU557
 1992 004c 0122     		movs	r2, #1
 1993 004e 2021     		movs	r1, #32
 1994 0050 2046     		mov	r0, r4
 1995 0052 FFF7FEFF 		bl	HAL_GPIO_WritePin
 1996              	.LVL167:
 139:Core/Src/main.c **** 
 1997              		.loc 1 139 3 view .LVU558
 1998 0056 0922     		movs	r2, #9
 1999 0058 1749     		ldr	r1, .L143+4
 2000 005a 1848     		ldr	r0, .L143+8
 2001 005c FFF7FEFF 		bl	HAL_ADC_Start_DMA
 2002              	.LVL168:
 141:Core/Src/main.c ****   //M_SetSpeed(500, 500, FORWARD, FORWARD);
 2003              		.loc 1 141 3 view .LVU559
 2004 0060 FFF7FEFF 		bl	M_Init
 2005              	.LVL169:
 145:Core/Src/main.c ****   /* USER CODE END 2 */
 2006              		.loc 1 145 3 view .LVU560
 2007              	.L136:
 145:Core/Src/main.c ****   /* USER CODE END 2 */
 2008              		.loc 1 145 9 discriminator 1 view .LVU561
 145:Core/Src/main.c ****   /* USER CODE END 2 */
 2009              		.loc 1 145 10 is_stmt 0 discriminator 1 view .LVU562
 2010 0064 0121     		movs	r1, #1
 2011 0066 1648     		ldr	r0, .L143+12
 2012 0068 FFF7FEFF 		bl	HAL_GPIO_ReadPin
 2013              	.LVL170:
 145:Core/Src/main.c ****   /* USER CODE END 2 */
 2014              		.loc 1 145 9 discriminator 1 view .LVU563
 2015 006c 0028     		cmp	r0, #0
 2016 006e F9D0     		beq	.L136
 2017 0070 05E0     		b	.L138
 2018              	.L139:
 157:Core/Src/main.c ****       }else{
 2019              		.loc 1 157 9 is_stmt 1 view .LVU564
 2020 0072 0122     		movs	r2, #1
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cctuo9tI.s 			page 57


 2021 0074 4FF48071 		mov	r1, #256
 2022 0078 0E48     		ldr	r0, .L143
 2023 007a FFF7FEFF 		bl	HAL_GPIO_WritePin
 2024              	.LVL171:
 2025              	.L138:
 150:Core/Src/main.c ****   {
 2026              		.loc 1 150 3 view .LVU565
 152:Core/Src/main.c ****       adc_done_flag = false;
 2027              		.loc 1 152 5 view .LVU566
 152:Core/Src/main.c ****       adc_done_flag = false;
 2028              		.loc 1 152 8 is_stmt 0 view .LVU567
 2029 007e 114B     		ldr	r3, .L143+16
 2030 0080 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 152:Core/Src/main.c ****       adc_done_flag = false;
 2031              		.loc 1 152 7 view .LVU568
 2032 0082 002B     		cmp	r3, #0
 2033 0084 FBD0     		beq	.L138
 153:Core/Src/main.c ****       Robot_Control();
 2034              		.loc 1 153 7 is_stmt 1 view .LVU569
 153:Core/Src/main.c ****       Robot_Control();
 2035              		.loc 1 153 21 is_stmt 0 view .LVU570
 2036 0086 0F4B     		ldr	r3, .L143+16
 2037 0088 0022     		movs	r2, #0
 2038 008a 1A70     		strb	r2, [r3]
 154:Core/Src/main.c ****       HAL_ADC_Start_DMA(&hadc1, adc_buffer, 9);
 2039              		.loc 1 154 7 is_stmt 1 view .LVU571
 2040 008c FFF7FEFF 		bl	Robot_Control
 2041              	.LVL172:
 155:Core/Src/main.c ****       if(Get_Line() == 0 || Get_Line() == 255){
 2042              		.loc 1 155 7 view .LVU572
 2043 0090 0922     		movs	r2, #9
 2044 0092 0949     		ldr	r1, .L143+4
 2045 0094 0948     		ldr	r0, .L143+8
 2046 0096 FFF7FEFF 		bl	HAL_ADC_Start_DMA
 2047              	.LVL173:
 156:Core/Src/main.c ****         HAL_GPIO_WritePin(LED_ACT_GPIO_Port, LED_ACT_Pin, GPIO_PIN_SET);
 2048              		.loc 1 156 7 view .LVU573
 156:Core/Src/main.c ****         HAL_GPIO_WritePin(LED_ACT_GPIO_Port, LED_ACT_Pin, GPIO_PIN_SET);
 2049              		.loc 1 156 10 is_stmt 0 view .LVU574
 2050 009a FFF7FEFF 		bl	Get_Line
 2051              	.LVL174:
 156:Core/Src/main.c ****         HAL_GPIO_WritePin(LED_ACT_GPIO_Port, LED_ACT_Pin, GPIO_PIN_SET);
 2052              		.loc 1 156 9 discriminator 1 view .LVU575
 2053 009e 0028     		cmp	r0, #0
 2054 00a0 E7D0     		beq	.L139
 156:Core/Src/main.c ****         HAL_GPIO_WritePin(LED_ACT_GPIO_Port, LED_ACT_Pin, GPIO_PIN_SET);
 2055              		.loc 1 156 26 discriminator 1 view .LVU576
 2056 00a2 FF28     		cmp	r0, #255
 2057 00a4 E5D0     		beq	.L139
 159:Core/Src/main.c ****       }
 2058              		.loc 1 159 9 is_stmt 1 view .LVU577
 2059 00a6 0022     		movs	r2, #0
 2060 00a8 4FF48071 		mov	r1, #256
 2061 00ac 0148     		ldr	r0, .L143
 2062 00ae FFF7FEFF 		bl	HAL_GPIO_WritePin
 2063              	.LVL175:
 2064 00b2 E4E7     		b	.L138
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cctuo9tI.s 			page 58


 2065              	.L144:
 2066              		.align	2
 2067              	.L143:
 2068 00b4 000C0140 		.word	1073810432
 2069 00b8 00000000 		.word	adc_buffer
 2070 00bc 00000000 		.word	hadc1
 2071 00c0 00080140 		.word	1073809408
 2072 00c4 00000000 		.word	adc_done_flag
 2073              		.cfi_endproc
 2074              	.LFE65:
 2076              		.global	adc_done_flag
 2077              		.section	.bss.adc_done_flag,"aw",%nobits
 2080              	adc_done_flag:
 2081 0000 00       		.space	1
 2082              		.global	lfspeed
 2083              		.section	.data.lfspeed,"aw"
 2084              		.align	2
 2087              	lfspeed:
 2088 0000 E9010000 		.word	489
 2089              		.global	rsp
 2090              		.section	.bss.rsp,"aw",%nobits
 2091              		.align	2
 2094              	rsp:
 2095 0000 00000000 		.space	4
 2096              		.global	lsp
 2097              		.section	.bss.lsp,"aw",%nobits
 2098              		.align	2
 2101              	lsp:
 2102 0000 00000000 		.space	4
 2103              		.global	error
 2104              		.section	.bss.error,"aw",%nobits
 2105              		.align	2
 2108              	error:
 2109 0000 00000000 		.space	4
 2110              		.global	PIDvalue
 2111              		.section	.bss.PIDvalue,"aw",%nobits
 2112              		.align	2
 2115              	PIDvalue:
 2116 0000 00000000 		.space	4
 2117              		.global	previousError
 2118              		.section	.bss.previousError,"aw",%nobits
 2119              		.align	2
 2122              	previousError:
 2123 0000 00000000 		.space	4
 2124              		.global	I
 2125              		.section	.bss.I,"aw",%nobits
 2126              		.align	2
 2129              	I:
 2130 0000 00000000 		.space	4
 2131              		.global	D
 2132              		.section	.bss.D,"aw",%nobits
 2133              		.align	2
 2136              	D:
 2137 0000 00000000 		.space	4
 2138              		.global	P
 2139              		.section	.bss.P,"aw",%nobits
 2140              		.align	2
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cctuo9tI.s 			page 59


 2143              	P:
 2144 0000 00000000 		.space	4
 2145              		.global	position
 2146              		.section	.bss.position,"aw",%nobits
 2147              		.align	1
 2150              	position:
 2151 0000 0000     		.space	2
 2152              		.global	Dvalue
 2153              		.section	.bss.Dvalue,"aw",%nobits
 2154              		.align	2
 2157              	Dvalue:
 2158 0000 00000000 		.space	4
 2159              		.global	Ivalue
 2160              		.section	.bss.Ivalue,"aw",%nobits
 2161              		.align	2
 2164              	Ivalue:
 2165 0000 00000000 		.space	4
 2166              		.global	Pvalue
 2167              		.section	.bss.Pvalue,"aw",%nobits
 2168              		.align	2
 2171              	Pvalue:
 2172 0000 00000000 		.space	4
 2173              		.global	Kdfinal
 2174              		.section	.bss.Kdfinal,"aw",%nobits
 2177              	Kdfinal:
 2178 0000 00       		.space	1
 2179              		.global	Kifinal
 2180              		.section	.bss.Kifinal,"aw",%nobits
 2183              	Kifinal:
 2184 0000 00       		.space	1
 2185              		.global	Kpfinal
 2186              		.section	.bss.Kpfinal,"aw",%nobits
 2189              	Kpfinal:
 2190 0000 00       		.space	1
 2191              		.global	multiD
 2192              		.section	.data.multiD,"aw"
 2195              	multiD:
 2196 0000 01       		.byte	1
 2197              		.global	multiI
 2198              		.section	.data.multiI,"aw"
 2201              	multiI:
 2202 0000 01       		.byte	1
 2203              		.global	multiP
 2204              		.section	.data.multiP,"aw"
 2207              	multiP:
 2208 0000 01       		.byte	1
 2209              		.global	Kd
 2210              		.section	.bss.Kd,"aw",%nobits
 2211              		.align	2
 2214              	Kd:
 2215 0000 00000000 		.space	4
 2216              		.global	Ki
 2217              		.section	.bss.Ki,"aw",%nobits
 2218              		.align	2
 2221              	Ki:
 2222 0000 00000000 		.space	4
 2223              		.global	Kp
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cctuo9tI.s 			page 60


 2224              		.section	.bss.Kp,"aw",%nobits
 2225              		.align	2
 2228              	Kp:
 2229 0000 00000000 		.space	4
 2230              		.global	adc_buffer
 2231              		.section	.bss.adc_buffer,"aw",%nobits
 2232              		.align	2
 2235              	adc_buffer:
 2236 0000 00000000 		.space	36
 2236      00000000 
 2236      00000000 
 2236      00000000 
 2236      00000000 
 2237              		.global	htim2
 2238              		.section	.bss.htim2,"aw",%nobits
 2239              		.align	2
 2242              	htim2:
 2243 0000 00000000 		.space	72
 2243      00000000 
 2243      00000000 
 2243      00000000 
 2243      00000000 
 2244              		.global	htim1
 2245              		.section	.bss.htim1,"aw",%nobits
 2246              		.align	2
 2249              	htim1:
 2250 0000 00000000 		.space	72
 2250      00000000 
 2250      00000000 
 2250      00000000 
 2250      00000000 
 2251              		.global	hdma_adc1
 2252              		.section	.bss.hdma_adc1,"aw",%nobits
 2253              		.align	2
 2256              	hdma_adc1:
 2257 0000 00000000 		.space	68
 2257      00000000 
 2257      00000000 
 2257      00000000 
 2257      00000000 
 2258              		.global	hadc1
 2259              		.section	.bss.hadc1,"aw",%nobits
 2260              		.align	2
 2263              	hadc1:
 2264 0000 00000000 		.space	48
 2264      00000000 
 2264      00000000 
 2264      00000000 
 2264      00000000 
 2265              		.global	BLACK
 2266              		.section	.rodata.BLACK,"a"
 2267              		.align	2
 2270              	BLACK:
 2271 0000 300F     		.short	3888
 2272 0002 490F     		.short	3913
 2273 0004 340F     		.short	3892
 2274 0006 400F     		.short	3904
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cctuo9tI.s 			page 61


 2275 0008 430F     		.short	3907
 2276 000a 490F     		.short	3913
 2277 000c 4C0F     		.short	3916
 2278 000e 500F     		.short	3920
 2279              		.global	WHITE
 2280              		.section	.rodata.WHITE,"a"
 2281              		.align	2
 2284              	WHITE:
 2285 0000 F10B     		.short	3057
 2286 0002 D10A     		.short	2769
 2287 0004 CC0A     		.short	2764
 2288 0006 FD0B     		.short	3069
 2289 0008 470B     		.short	2887
 2290 000a B80B     		.short	3000
 2291 000c 860B     		.short	2950
 2292 000e CC0B     		.short	3020
 2293              		.text
 2294              	.Letext0:
 2295              		.file 3 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f100xb.h"
 2296              		.file 4 "/Users/kroko/Library/Application Support/Code/User/globalStorage/bmd.stm32-for-vscode/@xp
 2297              		.file 5 "/Users/kroko/Library/Application Support/Code/User/globalStorage/bmd.stm32-for-vscode/@xp
 2298              		.file 6 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f1xx.h"
 2299              		.file 7 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 2300              		.file 8 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h"
 2301              		.file 9 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc_ex.h"
 2302              		.file 10 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h"
 2303              		.file 11 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h"
 2304              		.file 12 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_adc.h"
 2305              		.file 13 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_tim.h"
 2306              		.file 14 "Core/Inc/motor.h"
 2307              		.file 15 "Core/Inc/main.h"
 2308              		.file 16 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_tim_ex.h"
 2309              		.file 17 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_cortex.h"
 2310              		.file 18 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal.h"
 2311              		.file 19 "/Users/kroko/Library/Application Support/Code/User/globalStorage/bmd.stm32-for-vscode/@x
 2312              		.file 20 "<built-in>"
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cctuo9tI.s 			page 62


DEFINED SYMBOLS
                            *ABS*:00000000 main.c
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cctuo9tI.s:19     .text.MX_GPIO_Init:00000000 $t
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cctuo9tI.s:24     .text.MX_GPIO_Init:00000000 MX_GPIO_Init
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cctuo9tI.s:141    .text.MX_GPIO_Init:00000080 $d
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cctuo9tI.s:149    .text.MX_DMA_Init:00000000 $t
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cctuo9tI.s:154    .text.MX_DMA_Init:00000000 MX_DMA_Init
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cctuo9tI.s:199    .text.MX_DMA_Init:00000030 $d
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cctuo9tI.s:210    .text.HAL_ADC_ConvCpltCallback:00000000 $t
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cctuo9tI.s:216    .text.HAL_ADC_ConvCpltCallback:00000000 HAL_ADC_ConvCpltCallback
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cctuo9tI.s:297    .text.HAL_ADC_ConvCpltCallback:00000060 $d
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cctuo9tI.s:2080   .bss.adc_done_flag:00000000 adc_done_flag
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cctuo9tI.s:2235   .bss.adc_buffer:00000000 adc_buffer
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cctuo9tI.s:311    .text.Enter_Sleep:00000000 $t
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cctuo9tI.s:317    .text.Enter_Sleep:00000000 Enter_Sleep
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cctuo9tI.s:360    .text.Enter_Sleep:00000038 $d
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cctuo9tI.s:368    .text.Get_Line:00000000 $t
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cctuo9tI.s:374    .text.Get_Line:00000000 Get_Line
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cctuo9tI.s:480    .text.Get_Line:00000070 $d
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cctuo9tI.s:2270   .rodata.BLACK:00000000 BLACK
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cctuo9tI.s:2284   .rodata.WHITE:00000000 WHITE
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cctuo9tI.s:492    .text.PID_Linefollow:00000000 $t
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cctuo9tI.s:498    .text.PID_Linefollow:00000000 PID_Linefollow
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cctuo9tI.s:807    .text.PID_Linefollow:000001b0 $d
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cctuo9tI.s:2143   .bss.P:00000000 P
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cctuo9tI.s:2129   .bss.I:00000000 I
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cctuo9tI.s:2122   .bss.previousError:00000000 previousError
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cctuo9tI.s:2136   .bss.D:00000000 D
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cctuo9tI.s:2228   .bss.Kp:00000000 Kp
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cctuo9tI.s:2207   .data.multiP:00000000 multiP
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cctuo9tI.s:2171   .bss.Pvalue:00000000 Pvalue
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cctuo9tI.s:2221   .bss.Ki:00000000 Ki
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cctuo9tI.s:2201   .data.multiI:00000000 multiI
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cctuo9tI.s:2164   .bss.Ivalue:00000000 Ivalue
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cctuo9tI.s:2214   .bss.Kd:00000000 Kd
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cctuo9tI.s:2195   .data.multiD:00000000 multiD
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cctuo9tI.s:2157   .bss.Dvalue:00000000 Dvalue
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cctuo9tI.s:2087   .data.lfspeed:00000000 lfspeed
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cctuo9tI.s:2101   .bss.lsp:00000000 lsp
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cctuo9tI.s:2094   .bss.rsp:00000000 rsp
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cctuo9tI.s:829    .text.Normalize_Sensors:00000000 $t
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cctuo9tI.s:835    .text.Normalize_Sensors:00000000 Normalize_Sensors
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cctuo9tI.s:902    .text.Normalize_Sensors:00000038 $d
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cctuo9tI.s:908    .text.Read_Line:00000000 $t
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cctuo9tI.s:914    .text.Read_Line:00000000 Read_Line
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cctuo9tI.s:994    .text.Read_Line:00000038 $d
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cctuo9tI.s:999    .text.Robot_Control:00000000 $t
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cctuo9tI.s:1005   .text.Robot_Control:00000000 Robot_Control
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cctuo9tI.s:1100   .text.Robot_Control:00000070 $d
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cctuo9tI.s:2150   .bss.position:00000000 position
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cctuo9tI.s:2108   .bss.error:00000000 error
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cctuo9tI.s:2263   .bss.hadc1:00000000 hadc1
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cctuo9tI.s:1110   .text.Error_Handler:00000000 $t
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cctuo9tI.s:1116   .text.Error_Handler:00000000 Error_Handler
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cctuo9tI.s:1148   .text.MX_ADC1_Init:00000000 $t
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cctuo9tI.s:1153   .text.MX_ADC1_Init:00000000 MX_ADC1_Init
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cctuo9tI.s:1395   .text.MX_ADC1_Init:000000fc $d
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cctuo9tI.s 			page 63


/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cctuo9tI.s:1401   .text.MX_TIM1_Init:00000000 $t
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cctuo9tI.s:1406   .text.MX_TIM1_Init:00000000 MX_TIM1_Init
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cctuo9tI.s:1626   .text.MX_TIM1_Init:000000e4 $d
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cctuo9tI.s:2249   .bss.htim1:00000000 htim1
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cctuo9tI.s:1632   .text.MX_TIM2_Init:00000000 $t
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cctuo9tI.s:1637   .text.MX_TIM2_Init:00000000 MX_TIM2_Init
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cctuo9tI.s:1798   .text.MX_TIM2_Init:000000ac $d
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cctuo9tI.s:2242   .bss.htim2:00000000 htim2
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cctuo9tI.s:1803   .text.SystemClock_Config:00000000 $t
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cctuo9tI.s:1809   .text.SystemClock_Config:00000000 SystemClock_Config
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cctuo9tI.s:1930   .text.main:00000000 $t
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cctuo9tI.s:1936   .text.main:00000000 main
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cctuo9tI.s:2068   .text.main:000000b4 $d
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cctuo9tI.s:2081   .bss.adc_done_flag:00000000 $d
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cctuo9tI.s:2084   .data.lfspeed:00000000 $d
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cctuo9tI.s:2091   .bss.rsp:00000000 $d
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cctuo9tI.s:2098   .bss.lsp:00000000 $d
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cctuo9tI.s:2105   .bss.error:00000000 $d
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cctuo9tI.s:2115   .bss.PIDvalue:00000000 PIDvalue
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cctuo9tI.s:2112   .bss.PIDvalue:00000000 $d
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cctuo9tI.s:2119   .bss.previousError:00000000 $d
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cctuo9tI.s:2126   .bss.I:00000000 $d
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cctuo9tI.s:2133   .bss.D:00000000 $d
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cctuo9tI.s:2140   .bss.P:00000000 $d
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cctuo9tI.s:2147   .bss.position:00000000 $d
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cctuo9tI.s:2154   .bss.Dvalue:00000000 $d
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cctuo9tI.s:2161   .bss.Ivalue:00000000 $d
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cctuo9tI.s:2168   .bss.Pvalue:00000000 $d
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cctuo9tI.s:2177   .bss.Kdfinal:00000000 Kdfinal
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cctuo9tI.s:2178   .bss.Kdfinal:00000000 $d
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cctuo9tI.s:2183   .bss.Kifinal:00000000 Kifinal
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cctuo9tI.s:2184   .bss.Kifinal:00000000 $d
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cctuo9tI.s:2189   .bss.Kpfinal:00000000 Kpfinal
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cctuo9tI.s:2190   .bss.Kpfinal:00000000 $d
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cctuo9tI.s:2211   .bss.Kd:00000000 $d
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cctuo9tI.s:2218   .bss.Ki:00000000 $d
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cctuo9tI.s:2225   .bss.Kp:00000000 $d
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cctuo9tI.s:2232   .bss.adc_buffer:00000000 $d
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cctuo9tI.s:2239   .bss.htim2:00000000 $d
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cctuo9tI.s:2246   .bss.htim1:00000000 $d
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cctuo9tI.s:2256   .bss.hdma_adc1:00000000 hdma_adc1
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cctuo9tI.s:2253   .bss.hdma_adc1:00000000 $d
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cctuo9tI.s:2260   .bss.hadc1:00000000 $d
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cctuo9tI.s:2267   .rodata.BLACK:00000000 $d
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cctuo9tI.s:2281   .rodata.WHITE:00000000 $d

UNDEFINED SYMBOLS
HAL_GPIO_WritePin
HAL_GPIO_Init
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
__aeabi_ui2d
__aeabi_dmul
__aeabi_ddiv
__aeabi_d2f
__aeabi_f2d
__aeabi_dcmplt
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cctuo9tI.s 			page 64


M_Disable
__aeabi_i2d
__aeabi_dsub
__aeabi_dcmpgt
__aeabi_fadd
__aeabi_i2f
__aeabi_fsub
__aeabi_f2iz
pow
M_SetSpeed
HAL_ADC_Start_DMA
HAL_ADC_Init
HAL_ADC_ConfigChannel
memset
HAL_TIM_Base_Init
HAL_TIM_ConfigClockSource
HAL_TIM_PWM_Init
HAL_TIMEx_MasterConfigSynchronization
HAL_TIM_PWM_ConfigChannel
HAL_TIMEx_ConfigBreakDeadTime
HAL_TIM_MspPostInit
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_RCCEx_PeriphCLKConfig
HAL_Init
HAL_Delay
M_Init
HAL_GPIO_ReadPin
