{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 2, "design__inferred_latch__count": 0, "design__instance__count": 5191, "design__instance__area": 99714.8, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_5v00": 150, "design__max_cap_violation__count__corner:nom_tt_025C_5v00": 9, "power__internal__total": 0.00716597, "power__switching__total": 0.00316981, "power__leakage__total": 9.09875e-07, "power__total": 0.0103367, "clock__skew__worst_hold__corner:nom_tt_025C_5v00": -0.572799, "clock__skew__worst_setup__corner:nom_tt_025C_5v00": 0.583154, "timing__hold__ws__corner:nom_tt_025C_5v00": 0.600475, "timing__setup__ws__corner:nom_tt_025C_5v00": 51.2943, "timing__hold__tns__corner:nom_tt_025C_5v00": 0, "timing__setup__tns__corner:nom_tt_025C_5v00": 0, "timing__hold__wns__corner:nom_tt_025C_5v00": 0, "timing__setup__wns__corner:nom_tt_025C_5v00": 0, "timing__hold_vio__count__corner:nom_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_5v00": 0.600475, "timing__hold_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_5v00": 1000000000000000000000000000000, "timing__setup_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:nom_ss_125C_4v50": 1649, "design__max_fanout_violation__count__corner:nom_ss_125C_4v50": 68, "design__max_cap_violation__count__corner:nom_ss_125C_4v50": 13, "clock__skew__worst_hold__corner:nom_ss_125C_4v50": -0.25, "clock__skew__worst_setup__corner:nom_ss_125C_4v50": 0.25, "timing__hold__ws__corner:nom_ss_125C_4v50": 1.2217882607012458, "timing__setup__ws__corner:nom_ss_125C_4v50": 19.506512512935487, "timing__hold__tns__corner:nom_ss_125C_4v50": 0, "timing__setup__tns__corner:nom_ss_125C_4v50": 0, "timing__hold__wns__corner:nom_ss_125C_4v50": 0, "timing__setup__wns__corner:nom_ss_125C_4v50": 0, "timing__hold_vio__count__corner:nom_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:nom_ss_125C_4v50": 1.221788, "timing__hold_r2r_vio__count__corner:nom_ss_125C_4v50": 0, "timing__setup_vio__count__corner:nom_ss_125C_4v50": 0, "timing__setup_r2r__ws__corner:nom_ss_125C_4v50": 49.389572, "timing__setup_r2r_vio__count__corner:nom_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_5v50": 735, "design__max_fanout_violation__count__corner:nom_ff_n40C_5v50": 68, "design__max_cap_violation__count__corner:nom_ff_n40C_5v50": 10, "clock__skew__worst_hold__corner:nom_ff_n40C_5v50": -0.25, "clock__skew__worst_setup__corner:nom_ff_n40C_5v50": 0.25, "timing__hold__ws__corner:nom_ff_n40C_5v50": 0.22972480123954184, "timing__setup__ws__corner:nom_ff_n40C_5v50": 44.70482066622487, "timing__hold__tns__corner:nom_ff_n40C_5v50": 0, "timing__setup__tns__corner:nom_ff_n40C_5v50": 0, "timing__hold__wns__corner:nom_ff_n40C_5v50": 0, "timing__setup__wns__corner:nom_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_5v50": 0.229725, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_5v50": Infinity, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count": 0, "design__max_fanout_violation__count": 150, "design__max_cap_violation__count": 9, "clock__skew__worst_hold": -0.572799, "clock__skew__worst_setup": 0.583154, "timing__hold__ws": 0.600475, "timing__setup__ws": 51.2943, "timing__hold__tns": 0, "timing__setup__tns": 0, "timing__hold__wns": 0, "timing__setup__wns": 0, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.600475, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 0, "timing__setup_r2r__ws": 1000000000000000000000000000000, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 547.965 565.885", "design__core__bbox": "6.72 15.68 540.96 548.8", "design__io": 77, "design__die__area": 310085, "design__core__area": 284814, "design__instance__count__stdcell": 7326, "design__instance__area__stdcell": 109088, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__count__padcells": 0, "design__instance__area__padcells": 0, "design__instance__count__cover": 0, "design__instance__area__cover": 0, "design__instance__utilization": 0.383016, "design__instance__utilization__stdcell": 0.383016, "design__rows": 136, "design__rows:GF018hv5v_mcu_sc7": 136, "design__sites": 129744, "design__sites:GF018hv5v_mcu_sc7": 129744, "design__instance__count__class:tie_cell": 2, "design__instance__area__class:tie_cell": 17.5616, "design__instance__count__class:buffer": 7, "design__instance__area__class:buffer": 136.102, "design__instance__count__class:inverter": 216, "design__instance__area__class:inverter": 2076.66, "design__instance__count__class:sequential_cell": 401, "design__instance__area__class:sequential_cell": 25740.9, "design__instance__count__class:multi_input_combinational_cell": 2490, "design__instance__area__class:multi_input_combinational_cell": 50507.2, "flow__warnings__count": 1, "flow__errors__count": 0, "design__power_grid_violation__count__net:VSS": 0, "design__power_grid_violation__count__net:VDD": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 75, "design__io__hpwl": 28701055, "design__instance__count__class:timing_repair_buffer": 265, "design__instance__area__class:timing_repair_buffer": 6063.14, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 21105.3, "design__instance__displacement__mean": 2.8805, "design__instance__displacement__max": 54.32, "route__wirelength__estimated": 137831, "design__violations": 0, "design__instance__count__class:clock_buffer": 126, "design__instance__area__class:clock_buffer": 6783.17, "design__instance__count__class:clock_inverter": 57, "design__instance__area__class:clock_inverter": 1246.87, "design__instance__count__setup_buffer": 0, "design__instance__count__hold_buffer": 4, "antenna__violating__nets": 0, "antenna__violating__pins": 0, "route__antenna_violation__count": 0, "design__instance__count__class:antenna_cell": 1627, "design__instance__area__class:antenna_cell": 7143.18, "route__net": 3512, "route__net__special": 2, "route__drc_errors__iter:0": 791, "route__wirelength__iter:0": 164898, "route__drc_errors__iter:1": 163, "route__wirelength__iter:1": 163204, "route__drc_errors__iter:2": 123, "route__wirelength__iter:2": 162650, "route__drc_errors__iter:3": 2, "route__wirelength__iter:3": 162537, "route__drc_errors__iter:4": 0, "route__wirelength__iter:4": 162541, "route__drc_errors": 0, "route__wirelength": 162541, "route__vias": 26202, "route__vias__singlecut": 26202, "route__vias__multicut": 0, "design__disconnected_pin__count": 0, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 1008.85}