0.7
2020.2
Nov  8 2024
22:36:55
/home/aa/FPGA_space/Sobel/hand_code/build/sobel_opt/solution1/sim/verilog/AESL_axi_s_dst.v,1760174769,systemVerilog,,,,AESL_axi_s_dst,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_24;floating_point_v7_1_19;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/aa/FPGA_space/Sobel/hand_code/build/sobel_opt/solution1/sim/verilog/AESL_axi_s_src.v,1760174769,systemVerilog,,,,AESL_axi_s_src,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_24;floating_point_v7_1_19;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/aa/FPGA_space/Sobel/hand_code/build/sobel_opt/solution1/sim/verilog/AESL_axi_slave_CTRL.v,1760174769,systemVerilog,,,,AESL_axi_slave_CTRL,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_24;floating_point_v7_1_19;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/aa/FPGA_space/Sobel/hand_code/build/sobel_opt/solution1/sim/verilog/AESL_deadlock_idx0_monitor.v,1760174769,systemVerilog,,,,AESL_deadlock_idx0_monitor,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_24;floating_point_v7_1_19;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/aa/FPGA_space/Sobel/hand_code/build/sobel_opt/solution1/sim/verilog/AESL_deadlock_idx2_monitor.v,1760174769,systemVerilog,,,,AESL_deadlock_idx2_monitor,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_24;floating_point_v7_1_19;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/aa/FPGA_space/Sobel/hand_code/build/sobel_opt/solution1/sim/verilog/AESL_deadlock_kernel_monitor_top.v,1760174769,systemVerilog,,,,AESL_deadlock_kernel_monitor_top,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_24;floating_point_v7_1_19;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/aa/FPGA_space/Sobel/hand_code/build/sobel_opt/solution1/sim/verilog/AESL_fifo.v,1760174769,systemVerilog,,,,fifo,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_24;floating_point_v7_1_19;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/aa/FPGA_space/Sobel/hand_code/build/sobel_opt/solution1/sim/verilog/csv_file_dump.svh,1760174769,verilog,,,,,,,,,,,,
/home/aa/FPGA_space/Sobel/hand_code/build/sobel_opt/solution1/sim/verilog/dataflow_monitor.sv,1760174769,systemVerilog,/home/aa/FPGA_space/Sobel/hand_code/build/sobel_opt/solution1/sim/verilog/nodf_module_interface.svh;/home/aa/FPGA_space/Sobel/hand_code/build/sobel_opt/solution1/sim/verilog/pp_loop_interface.svh;/home/aa/FPGA_space/Sobel/hand_code/build/sobel_opt/solution1/sim/verilog/seq_loop_interface.svh;/home/aa/FPGA_space/Sobel/hand_code/build/sobel_opt/solution1/sim/verilog/upc_loop_interface.svh,,/home/aa/FPGA_space/Sobel/hand_code/build/sobel_opt/solution1/sim/verilog/dump_file_agent.svh;/home/aa/FPGA_space/Sobel/hand_code/build/sobel_opt/solution1/sim/verilog/csv_file_dump.svh;/home/aa/FPGA_space/Sobel/hand_code/build/sobel_opt/solution1/sim/verilog/sample_agent.svh;/home/aa/FPGA_space/Sobel/hand_code/build/sobel_opt/solution1/sim/verilog/loop_sample_agent.svh;/home/aa/FPGA_space/Sobel/hand_code/build/sobel_opt/solution1/sim/verilog/sample_manager.svh;/home/aa/FPGA_space/Sobel/hand_code/build/sobel_opt/solution1/sim/verilog/nodf_module_interface.svh;/home/aa/FPGA_space/Sobel/hand_code/build/sobel_opt/solution1/sim/verilog/nodf_module_monitor.svh;/home/aa/FPGA_space/Sobel/hand_code/build/sobel_opt/solution1/sim/verilog/pp_loop_interface.svh;/home/aa/FPGA_space/Sobel/hand_code/build/sobel_opt/solution1/sim/verilog/pp_loop_monitor.svh;/home/aa/FPGA_space/Sobel/hand_code/build/sobel_opt/solution1/sim/verilog/seq_loop_interface.svh;/home/aa/FPGA_space/Sobel/hand_code/build/sobel_opt/solution1/sim/verilog/seq_loop_monitor.svh;/home/aa/FPGA_space/Sobel/hand_code/build/sobel_opt/solution1/sim/verilog/upc_loop_interface.svh;/home/aa/FPGA_space/Sobel/hand_code/build/sobel_opt/solution1/sim/verilog/upc_loop_monitor.svh,$unit_dataflow_monitor_sv;dataflow_monitor,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_24;floating_point_v7_1_19;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/aa/FPGA_space/Sobel/hand_code/build/sobel_opt/solution1/sim/verilog/dump_file_agent.svh,1760174769,verilog,,,,,,,,,,,,
/home/aa/FPGA_space/Sobel/hand_code/build/sobel_opt/solution1/sim/verilog/fifo_para.vh,1760174769,verilog,,,,,,,,,,,,
/home/aa/FPGA_space/Sobel/hand_code/build/sobel_opt/solution1/sim/verilog/loop_sample_agent.svh,1760174769,verilog,,,,,,,,,,,,
/home/aa/FPGA_space/Sobel/hand_code/build/sobel_opt/solution1/sim/verilog/nodf_module_interface.svh,1760174769,verilog,,,,nodf_module_intf,,,,,,,,
/home/aa/FPGA_space/Sobel/hand_code/build/sobel_opt/solution1/sim/verilog/nodf_module_monitor.svh,1760174769,verilog,,,,,,,,,,,,
/home/aa/FPGA_space/Sobel/hand_code/build/sobel_opt/solution1/sim/verilog/pp_loop_interface.svh,1760174769,verilog,,,,pp_loop_intf,,,,,,,,
/home/aa/FPGA_space/Sobel/hand_code/build/sobel_opt/solution1/sim/verilog/pp_loop_monitor.svh,1760174769,verilog,,,,,,,,,,,,
/home/aa/FPGA_space/Sobel/hand_code/build/sobel_opt/solution1/sim/verilog/sample_agent.svh,1760174769,verilog,,,,,,,,,,,,
/home/aa/FPGA_space/Sobel/hand_code/build/sobel_opt/solution1/sim/verilog/sample_manager.svh,1760174769,verilog,,,,,,,,,,,,
/home/aa/FPGA_space/Sobel/hand_code/build/sobel_opt/solution1/sim/verilog/seq_loop_interface.svh,1760174769,verilog,,,,seq_loop_intf,,,,,,,,
/home/aa/FPGA_space/Sobel/hand_code/build/sobel_opt/solution1/sim/verilog/seq_loop_monitor.svh,1760174769,verilog,,,,,,,,,,,,
/home/aa/FPGA_space/Sobel/hand_code/build/sobel_opt/solution1/sim/verilog/sobel.autotb.v,1760174769,systemVerilog,,,/home/aa/FPGA_space/Sobel/hand_code/build/sobel_opt/solution1/sim/verilog/fifo_para.vh,apatb_sobel_top,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_24;floating_point_v7_1_19;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/aa/FPGA_space/Sobel/hand_code/build/sobel_opt/solution1/sim/verilog/sobel.v,1760174754,systemVerilog,,,,sobel,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_24;floating_point_v7_1_19;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/aa/FPGA_space/Sobel/hand_code/build/sobel_opt/solution1/sim/verilog/sobel_CTRL_s_axi.v,1760174755,systemVerilog,,,,sobel_CTRL_s_axi,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_24;floating_point_v7_1_19;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/aa/FPGA_space/Sobel/hand_code/build/sobel_opt/solution1/sim/verilog/sobel_LineBuffer_RAM_AUTO_1R1W.v,1760174754,systemVerilog,,,,sobel_LineBuffer_RAM_AUTO_1R1W,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_24;floating_point_v7_1_19;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/aa/FPGA_space/Sobel/hand_code/build/sobel_opt/solution1/sim/verilog/sobel_flow_control_loop_pipe_sequential_init.v,1760174755,systemVerilog,,,,sobel_flow_control_loop_pipe_sequential_init,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_24;floating_point_v7_1_19;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/aa/FPGA_space/Sobel/hand_code/build/sobel_opt/solution1/sim/verilog/sobel_regslice_both.v,1760174754,systemVerilog,,,,sobel_regslice_both,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_24;floating_point_v7_1_19;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/aa/FPGA_space/Sobel/hand_code/build/sobel_opt/solution1/sim/verilog/sobel_sobel_Pipeline_VITIS_LOOP_118_3.v,1760174754,systemVerilog,,,,sobel_sobel_Pipeline_VITIS_LOOP_118_3,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_24;floating_point_v7_1_19;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/aa/FPGA_space/Sobel/hand_code/build/sobel_opt/solution1/sim/verilog/sobel_sobel_Pipeline_VITIS_LOOP_88_1.v,1760174754,systemVerilog,,,,sobel_sobel_Pipeline_VITIS_LOOP_88_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_24;floating_point_v7_1_19;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/aa/FPGA_space/Sobel/hand_code/build/sobel_opt/solution1/sim/verilog/sobel_sparsemux_5_2_2_1_1.v,1760174754,systemVerilog,,,,sobel_sparsemux_5_2_2_1_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_24;floating_point_v7_1_19;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/aa/FPGA_space/Sobel/hand_code/build/sobel_opt/solution1/sim/verilog/sobel_sparsemux_7_2_8_1_1.v,1760174754,systemVerilog,,,,sobel_sparsemux_7_2_8_1_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_24;floating_point_v7_1_19;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/aa/FPGA_space/Sobel/hand_code/build/sobel_opt/solution1/sim/verilog/upc_loop_interface.svh,1760174769,verilog,,,,upc_loop_intf,,,,,,,,
/home/aa/FPGA_space/Sobel/hand_code/build/sobel_opt/solution1/sim/verilog/upc_loop_monitor.svh,1760174769,verilog,,,,,,,,,,,,
