Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate E:\Quartus\system.qsys --block-symbol-file --output-directory=E:\Quartus\system --family="Cyclone V" --part=5CEBA2F17A7
Progress: Loading Quartus/system.qsys
Progress: Reading input file
Progress: Adding BUTTONS [altera_avalon_pio 19.1]
Progress: Parameterizing module BUTTONS
Progress: Adding CLK [clock_source 19.1]
Progress: Parameterizing module CLK
Progress: Adding CPU [altera_nios2_gen2 19.1]
Progress: Parameterizing module CPU
Progress: Adding DISPLAY [altera_avalon_pio 19.1]
Progress: Parameterizing module DISPLAY
Progress: Adding JTAG [altera_avalon_jtag_uart 19.1]
Progress: Parameterizing module JTAG
Progress: Adding LEDs [altera_avalon_pio 19.1]
Progress: Parameterizing module LEDs
Progress: Adding RAM [altera_avalon_onchip_memory2 19.1]
Progress: Parameterizing module RAM
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: system.BUTTONS: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: system.JTAG: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate E:\Quartus\system.qsys --synthesis=VERILOG --output-directory=E:\Quartus\system\synthesis --family="Cyclone V" --part=5CEBA2F17A7
Progress: Loading Quartus/system.qsys
Progress: Reading input file
Progress: Adding BUTTONS [altera_avalon_pio 19.1]
Progress: Parameterizing module BUTTONS
Progress: Adding CLK [clock_source 19.1]
Progress: Parameterizing module CLK
Progress: Adding CPU [altera_nios2_gen2 19.1]
Progress: Parameterizing module CPU
Progress: Adding DISPLAY [altera_avalon_pio 19.1]
Progress: Parameterizing module DISPLAY
Progress: Adding JTAG [altera_avalon_jtag_uart 19.1]
Progress: Parameterizing module JTAG
Progress: Adding LEDs [altera_avalon_pio 19.1]
Progress: Parameterizing module LEDs
Progress: Adding RAM [altera_avalon_onchip_memory2 19.1]
Progress: Parameterizing module RAM
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: system.BUTTONS: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: system.JTAG: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: system: Generating system "system" for QUARTUS_SYNTH
Info: BUTTONS: Starting RTL generation for module 'system_BUTTONS'
Info: BUTTONS:   Generation command is [exec E:/intelfpga_lite/19.1/quartus/bin64/perl/bin/perl.exe -I E:/intelfpga_lite/19.1/quartus/sopc_builder/bin/europa -I E:/intelfpga_lite/19.1/quartus/sopc_builder/bin -I E:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/common -I E:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- E:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=system_BUTTONS --dir=C:/Users/fagon/AppData/Local/Temp/alt8744_8892813901041666220.dir/0032_BUTTONS_gen/ --quartus_dir=E:/intelfpga_lite/19.1/quartus --verilog --config=C:/Users/fagon/AppData/Local/Temp/alt8744_8892813901041666220.dir/0032_BUTTONS_gen//system_BUTTONS_component_configuration.pl  --do_build_sim=0  ]
Info: BUTTONS: Done RTL generation for module 'system_BUTTONS'
Info: BUTTONS: "system" instantiated altera_avalon_pio "BUTTONS"
Info: CPU: "system" instantiated altera_nios2_gen2 "CPU"
Info: DISPLAY: Starting RTL generation for module 'system_DISPLAY'
Info: DISPLAY:   Generation command is [exec E:/intelfpga_lite/19.1/quartus/bin64/perl/bin/perl.exe -I E:/intelfpga_lite/19.1/quartus/sopc_builder/bin/europa -I E:/intelfpga_lite/19.1/quartus/sopc_builder/bin -I E:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/common -I E:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- E:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=system_DISPLAY --dir=C:/Users/fagon/AppData/Local/Temp/alt8744_8892813901041666220.dir/0033_DISPLAY_gen/ --quartus_dir=E:/intelfpga_lite/19.1/quartus --verilog --config=C:/Users/fagon/AppData/Local/Temp/alt8744_8892813901041666220.dir/0033_DISPLAY_gen//system_DISPLAY_component_configuration.pl  --do_build_sim=0  ]
Info: DISPLAY: Done RTL generation for module 'system_DISPLAY'
Info: DISPLAY: "system" instantiated altera_avalon_pio "DISPLAY"
Info: JTAG: Starting RTL generation for module 'system_JTAG'
Info: JTAG:   Generation command is [exec E:/intelfpga_lite/19.1/quartus/bin64/perl/bin/perl.exe -I E:/intelfpga_lite/19.1/quartus/sopc_builder/bin/europa -I E:/intelfpga_lite/19.1/quartus/sopc_builder/bin -I E:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/common -I E:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- E:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=system_JTAG --dir=C:/Users/fagon/AppData/Local/Temp/alt8744_8892813901041666220.dir/0034_JTAG_gen/ --quartus_dir=E:/intelfpga_lite/19.1/quartus --verilog --config=C:/Users/fagon/AppData/Local/Temp/alt8744_8892813901041666220.dir/0034_JTAG_gen//system_JTAG_component_configuration.pl  --do_build_sim=0  ]
Info: JTAG: Done RTL generation for module 'system_JTAG'
Info: JTAG: "system" instantiated altera_avalon_jtag_uart "JTAG"
Info: RAM: Starting RTL generation for module 'system_RAM'
Info: RAM:   Generation command is [exec E:/intelfpga_lite/19.1/quartus/bin64/perl/bin/perl.exe -I E:/intelfpga_lite/19.1/quartus/sopc_builder/bin/europa -I E:/intelfpga_lite/19.1/quartus/sopc_builder/bin -I E:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/common -I E:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- E:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=system_RAM --dir=C:/Users/fagon/AppData/Local/Temp/alt8744_8892813901041666220.dir/0035_RAM_gen/ --quartus_dir=E:/intelfpga_lite/19.1/quartus --verilog --config=C:/Users/fagon/AppData/Local/Temp/alt8744_8892813901041666220.dir/0035_RAM_gen//system_RAM_component_configuration.pl  --do_build_sim=0  ]
Info: RAM: Done RTL generation for module 'system_RAM'
Info: RAM: "system" instantiated altera_avalon_onchip_memory2 "RAM"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "system" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "system" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "system" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'system_CPU_cpu'
Info: cpu:   Generation command is [exec E:/intelFPGA_lite/19.1/quartus/bin64//perl/bin/perl.exe -I E:/intelfpga_lite/19.1/quartus/sopc_builder/bin/europa -I E:/intelfpga_lite/19.1/quartus/sopc_builder/bin -I E:/intelfpga_lite/19.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I E:/intelfpga_lite/19.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I E:/intelfpga_lite/19.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I E:/intelfpga_lite/19.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- E:/intelfpga_lite/19.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.pl --name=system_CPU_cpu --dir=C:/Users/fagon/AppData/Local/Temp/alt8744_8892813901041666220.dir/0038_cpu_gen/ --quartus_bindir=E:/intelFPGA_lite/19.1/quartus/bin64/ --verilog --config=C:/Users/fagon/AppData/Local/Temp/alt8744_8892813901041666220.dir/0038_cpu_gen//system_CPU_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2021.04.28 20:53:37 (*) Starting Nios II generation
Info: cpu: # 2021.04.28 20:53:37 (*)   Elaborating CPU configuration settings
Info: cpu: # 2021.04.28 20:53:37 (*)   Creating all objects for CPU
Info: cpu: # 2021.04.28 20:53:38 (*)   Generating RTL from CPU objects
Info: cpu: # 2021.04.28 20:53:38 (*)   Creating plain-text RTL
Info: cpu: # 2021.04.28 20:53:38 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'system_CPU_cpu'
Info: cpu: "CPU" instantiated altera_nios2_gen2_unit "cpu"
Info: CPU_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "CPU_data_master_translator"
Info: JTAG_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "JTAG_avalon_jtag_slave_translator"
Info: CPU_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "CPU_data_master_agent"
Info: JTAG_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "JTAG_avalon_jtag_slave_agent"
Info: JTAG_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "JTAG_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_005: "mm_interconnect_0" instantiated altera_merlin_router "router_005"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_003: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_003"
Info: Reusing file E:/Quartus/system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_003: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_003"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file E:/Quartus/system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file E:/Quartus/system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: system: Done "system" with 29 modules, 42 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
