{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1541187427212 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1541187427212 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 02 15:37:07 2018 " "Processing started: Fri Nov 02 15:37:07 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1541187427212 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1541187427212 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE0_NANO -c DE0_NANO --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE0_NANO -c DE0_NANO --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1541187427212 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "DE_NANO_SOPC.qip " "Tcl Script File DE_NANO_SOPC.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE DE_NANO_SOPC.qip " "set_global_assignment -name QIP_FILE DE_NANO_SOPC.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1541187427334 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Design Software" 0 -1 1541187427334 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "pll.qip " "Tcl Script File pll.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE pll.qip " "set_global_assignment -name QIP_FILE pll.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1541187427334 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Design Software" 0 -1 1541187427334 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1541187427492 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1541187427492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_DRIVER " "Found entity 1: VGA_DRIVER" {  } { { "VGA_DRIVER.v" "" { Text "C:/Users/labuser/Desktop/ece3400/src/lab4verilog/Lab4_FPGA_Template/VGA_DRIVER.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541187435639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1541187435639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_NANO " "Found entity 1: DE0_NANO" {  } { { "DE0_NANO.v" "" { Text "C:/Users/labuser/Desktop/ece3400/src/lab4verilog/Lab4_FPGA_Template/DE0_NANO.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541187435641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1541187435641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dual_port_ram_m9k.v 1 1 " "Found 1 design units, including 1 entities, in source file dual_port_ram_m9k.v" { { "Info" "ISGN_ENTITY_NAME" "1 Dual_Port_RAM_M9K " "Found entity 1: Dual_Port_RAM_M9K" {  } { { "Dual_Port_RAM_M9K.v" "" { Text "C:/Users/labuser/Desktop/ece3400/src/lab4verilog/Lab4_FPGA_Template/Dual_Port_RAM_M9K.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541187435642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1541187435642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "image_processor.v 1 1 " "Found 1 design units, including 1 entities, in source file image_processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 IMAGE_PROCESSOR " "Found entity 1: IMAGE_PROCESSOR" {  } { { "IMAGE_PROCESSOR.v" "" { Text "C:/Users/labuser/Desktop/ece3400/src/lab4verilog/Lab4_FPGA_Template/IMAGE_PROCESSOR.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541187435643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1541187435643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pllclks.v 1 1 " "Found 1 design units, including 1 entities, in source file pllclks.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLLClks " "Found entity 1: PLLClks" {  } { { "PLLClks.v" "" { Text "C:/Users/labuser/Desktop/ece3400/src/lab4verilog/Lab4_FPGA_Template/PLLClks.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541187435644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1541187435644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "downsampler.v 1 1 " "Found 1 design units, including 1 entities, in source file downsampler.v" { { "Info" "ISGN_ENTITY_NAME" "1 DOWNSAMPLER " "Found entity 1: DOWNSAMPLER" {  } { { "DOWNSAMPLER.v" "" { Text "C:/Users/labuser/Desktop/ece3400/src/lab4verilog/Lab4_FPGA_Template/DOWNSAMPLER.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541187435646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1541187435646 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE0_NANO " "Elaborating entity \"DE0_NANO\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1541187435673 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "vsync DE0_NANO.v(40) " "Verilog HDL or VHDL warning at DE0_NANO.v(40): object \"vsync\" assigned a value but never read" {  } { { "DE0_NANO.v" "" { Text "C:/Users/labuser/Desktop/ece3400/src/lab4verilog/Lab4_FPGA_Template/DE0_NANO.v" 40 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1541187435673 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 DE0_NANO.v(54) " "Verilog HDL assignment warning at DE0_NANO.v(54): truncated value with size 32 to match size of target (15)" {  } { { "DE0_NANO.v" "" { Text "C:/Users/labuser/Desktop/ece3400/src/lab4verilog/Lab4_FPGA_Template/DE0_NANO.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1541187435674 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 DE0_NANO.v(136) " "Verilog HDL assignment warning at DE0_NANO.v(136): truncated value with size 32 to match size of target (15)" {  } { { "DE0_NANO.v" "" { Text "C:/Users/labuser/Desktop/ece3400/src/lab4verilog/Lab4_FPGA_Template/DE0_NANO.v" 136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1541187435675 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO_0_D\[32..24\] DE0_NANO.v(28) " "Output port \"GPIO_0_D\[32..24\]\" at DE0_NANO.v(28) has no driver" {  } { { "DE0_NANO.v" "" { Text "C:/Users/labuser/Desktop/ece3400/src/lab4verilog/Lab4_FPGA_Template/DE0_NANO.v" 28 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1541187435675 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO_0_D\[22\] DE0_NANO.v(28) " "Output port \"GPIO_0_D\[22\]\" at DE0_NANO.v(28) has no driver" {  } { { "DE0_NANO.v" "" { Text "C:/Users/labuser/Desktop/ece3400/src/lab4verilog/Lab4_FPGA_Template/DE0_NANO.v" 28 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1541187435675 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO_0_D\[20\] DE0_NANO.v(28) " "Output port \"GPIO_0_D\[20\]\" at DE0_NANO.v(28) has no driver" {  } { { "DE0_NANO.v" "" { Text "C:/Users/labuser/Desktop/ece3400/src/lab4verilog/Lab4_FPGA_Template/DE0_NANO.v" 28 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1541187435675 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO_0_D\[18\] DE0_NANO.v(28) " "Output port \"GPIO_0_D\[18\]\" at DE0_NANO.v(28) has no driver" {  } { { "DE0_NANO.v" "" { Text "C:/Users/labuser/Desktop/ece3400/src/lab4verilog/Lab4_FPGA_Template/DE0_NANO.v" 28 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1541187435675 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO_0_D\[16\] DE0_NANO.v(28) " "Output port \"GPIO_0_D\[16\]\" at DE0_NANO.v(28) has no driver" {  } { { "DE0_NANO.v" "" { Text "C:/Users/labuser/Desktop/ece3400/src/lab4verilog/Lab4_FPGA_Template/DE0_NANO.v" 28 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1541187435675 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO_0_D\[14\] DE0_NANO.v(28) " "Output port \"GPIO_0_D\[14\]\" at DE0_NANO.v(28) has no driver" {  } { { "DE0_NANO.v" "" { Text "C:/Users/labuser/Desktop/ece3400/src/lab4verilog/Lab4_FPGA_Template/DE0_NANO.v" 28 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1541187435675 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO_0_D\[12\] DE0_NANO.v(28) " "Output port \"GPIO_0_D\[12\]\" at DE0_NANO.v(28) has no driver" {  } { { "DE0_NANO.v" "" { Text "C:/Users/labuser/Desktop/ece3400/src/lab4verilog/Lab4_FPGA_Template/DE0_NANO.v" 28 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1541187435675 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO_0_D\[10\] DE0_NANO.v(28) " "Output port \"GPIO_0_D\[10\]\" at DE0_NANO.v(28) has no driver" {  } { { "DE0_NANO.v" "" { Text "C:/Users/labuser/Desktop/ece3400/src/lab4verilog/Lab4_FPGA_Template/DE0_NANO.v" 28 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1541187435675 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO_0_D\[8\] DE0_NANO.v(28) " "Output port \"GPIO_0_D\[8\]\" at DE0_NANO.v(28) has no driver" {  } { { "DE0_NANO.v" "" { Text "C:/Users/labuser/Desktop/ece3400/src/lab4verilog/Lab4_FPGA_Template/DE0_NANO.v" 28 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1541187435675 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO_0_D\[6\] DE0_NANO.v(28) " "Output port \"GPIO_0_D\[6\]\" at DE0_NANO.v(28) has no driver" {  } { { "DE0_NANO.v" "" { Text "C:/Users/labuser/Desktop/ece3400/src/lab4verilog/Lab4_FPGA_Template/DE0_NANO.v" 28 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1541187435675 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO_0_D\[4..0\] DE0_NANO.v(28) " "Output port \"GPIO_0_D\[4..0\]\" at DE0_NANO.v(28) has no driver" {  } { { "DE0_NANO.v" "" { Text "C:/Users/labuser/Desktop/ece3400/src/lab4verilog/Lab4_FPGA_Template/DE0_NANO.v" 28 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1541187435675 "|DE0_NANO"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLLClks PLLClks:pll " "Elaborating entity \"PLLClks\" for hierarchy \"PLLClks:pll\"" {  } { { "DE0_NANO.v" "pll" { Text "C:/Users/labuser/Desktop/ece3400/src/lab4verilog/Lab4_FPGA_Template/DE0_NANO.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1541187435698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll PLLClks:pll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"PLLClks:pll\|altpll:altpll_component\"" {  } { { "PLLClks.v" "altpll_component" { Text "C:/Users/labuser/Desktop/ece3400/src/lab4verilog/Lab4_FPGA_Template/PLLClks.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1541187435721 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLLClks:pll\|altpll:altpll_component " "Elaborated megafunction instantiation \"PLLClks:pll\|altpll:altpll_component\"" {  } { { "PLLClks.v" "" { Text "C:/Users/labuser/Desktop/ece3400/src/lab4verilog/Lab4_FPGA_Template/PLLClks.v" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1541187435722 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLLClks:pll\|altpll:altpll_component " "Instantiated megafunction \"PLLClks:pll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541187435722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 25 " "Parameter \"clk0_divide_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541187435722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541187435722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 12 " "Parameter \"clk0_multiply_by\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541187435722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541187435722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 2 " "Parameter \"clk1_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541187435722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541187435722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541187435722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541187435722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 1 " "Parameter \"clk2_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541187435722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541187435722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541187435722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541187435722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541187435722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541187435722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541187435722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=PLLClks " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=PLLClks\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541187435722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541187435722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541187435722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541187435722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541187435722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541187435722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541187435722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541187435722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541187435722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541187435722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541187435722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541187435722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541187435722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541187435722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541187435722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541187435722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541187435722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541187435722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541187435722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541187435722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541187435722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541187435722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541187435722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541187435722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541187435722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541187435722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541187435722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541187435722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541187435722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541187435722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541187435722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541187435722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541187435722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541187435722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541187435722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541187435722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541187435722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541187435722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541187435722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541187435722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541187435722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541187435722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541187435722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541187435722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541187435722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541187435722 ""}  } { { "PLLClks.v" "" { Text "C:/Users/labuser/Desktop/ece3400/src/lab4verilog/Lab4_FPGA_Template/PLLClks.v" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1541187435722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pllclks_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pllclks_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLLClks_altpll " "Found entity 1: PLLClks_altpll" {  } { { "db/pllclks_altpll.v" "" { Text "C:/Users/labuser/Desktop/ece3400/src/lab4verilog/Lab4_FPGA_Template/db/pllclks_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541187435763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1541187435763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLLClks_altpll PLLClks:pll\|altpll:altpll_component\|PLLClks_altpll:auto_generated " "Elaborating entity \"PLLClks_altpll\" for hierarchy \"PLLClks:pll\|altpll:altpll_component\|PLLClks_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1541187435763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Dual_Port_RAM_M9K Dual_Port_RAM_M9K:mem " "Elaborating entity \"Dual_Port_RAM_M9K\" for hierarchy \"Dual_Port_RAM_M9K:mem\"" {  } { { "DE0_NANO.v" "mem" { Text "C:/Users/labuser/Desktop/ece3400/src/lab4verilog/Lab4_FPGA_Template/DE0_NANO.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1541187435766 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r_addr_reg Dual_Port_RAM_M9K.v(34) " "Verilog HDL or VHDL warning at Dual_Port_RAM_M9K.v(34): object \"r_addr_reg\" assigned a value but never read" {  } { { "Dual_Port_RAM_M9K.v" "" { Text "C:/Users/labuser/Desktop/ece3400/src/lab4verilog/Lab4_FPGA_Template/Dual_Port_RAM_M9K.v" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1541187435797 "|DE0_NANO|Dual_Port_RAM_M9K:mem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_DRIVER VGA_DRIVER:driver " "Elaborating entity \"VGA_DRIVER\" for hierarchy \"VGA_DRIVER:driver\"" {  } { { "DE0_NANO.v" "driver" { Text "C:/Users/labuser/Desktop/ece3400/src/lab4verilog/Lab4_FPGA_Template/DE0_NANO.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1541187435904 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_DRIVER.v(71) " "Verilog HDL assignment warning at VGA_DRIVER.v(71): truncated value with size 32 to match size of target (10)" {  } { { "VGA_DRIVER.v" "" { Text "C:/Users/labuser/Desktop/ece3400/src/lab4verilog/Lab4_FPGA_Template/VGA_DRIVER.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1541187435905 "|DE0_NANO|VGA_DRIVER:driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_DRIVER.v(75) " "Verilog HDL assignment warning at VGA_DRIVER.v(75): truncated value with size 32 to match size of target (10)" {  } { { "VGA_DRIVER.v" "" { Text "C:/Users/labuser/Desktop/ece3400/src/lab4verilog/Lab4_FPGA_Template/VGA_DRIVER.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1541187435905 "|DE0_NANO|VGA_DRIVER:driver"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IMAGE_PROCESSOR IMAGE_PROCESSOR:proc " "Elaborating entity \"IMAGE_PROCESSOR\" for hierarchy \"IMAGE_PROCESSOR:proc\"" {  } { { "DE0_NANO.v" "proc" { Text "C:/Users/labuser/Desktop/ece3400/src/lab4verilog/Lab4_FPGA_Template/DE0_NANO.v" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1541187435907 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "RESULT IMAGE_PROCESSOR.v(26) " "Output port \"RESULT\" at IMAGE_PROCESSOR.v(26) has no driver" {  } { { "IMAGE_PROCESSOR.v" "" { Text "C:/Users/labuser/Desktop/ece3400/src/lab4verilog/Lab4_FPGA_Template/IMAGE_PROCESSOR.v" 26 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1541187435907 "|DE0_NANO|IMAGE_PROCESSOR:proc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DOWNSAMPLER DOWNSAMPLER:dsample " "Elaborating entity \"DOWNSAMPLER\" for hierarchy \"DOWNSAMPLER:dsample\"" {  } { { "DE0_NANO.v" "dsample" { Text "C:/Users/labuser/Desktop/ece3400/src/lab4verilog/Lab4_FPGA_Template/DE0_NANO.v" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1541187435907 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "pixel_data_RGB332\[7\] Dual_Port_RAM_M9K:mem\|input_data\[7\] " "Net \"pixel_data_RGB332\[7\]\", which fans out to \"Dual_Port_RAM_M9K:mem\|input_data\[7\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "GND " "Net is fed by \"GND\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1541187435996 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "DOWNSAMPLER:dsample\|DATA_2_RAM\[7\] " "Net is fed by \"DOWNSAMPLER:dsample\|DATA_2_RAM\[7\]\"" {  } { { "DOWNSAMPLER.v" "DATA_2_RAM\[7\]" { Text "C:/Users/labuser/Desktop/ece3400/src/lab4verilog/Lab4_FPGA_Template/DOWNSAMPLER.v" 14 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1541187435996 ""}  } { { "DE0_NANO.v" "pixel_data_RGB332\[7\]" { Text "C:/Users/labuser/Desktop/ece3400/src/lab4verilog/Lab4_FPGA_Template/DE0_NANO.v" 34 -1 0 } } { "Dual_Port_RAM_M9K.v" "input_data\[7\]" { Text "C:/Users/labuser/Desktop/ece3400/src/lab4verilog/Lab4_FPGA_Template/Dual_Port_RAM_M9K.v" 29 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Design Software" 0 -1 1541187435996 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "pixel_data_RGB332\[6\] Dual_Port_RAM_M9K:mem\|input_data\[6\] " "Net \"pixel_data_RGB332\[6\]\", which fans out to \"Dual_Port_RAM_M9K:mem\|input_data\[6\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "GND " "Net is fed by \"GND\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1541187435996 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "DOWNSAMPLER:dsample\|DATA_2_RAM\[6\] " "Net is fed by \"DOWNSAMPLER:dsample\|DATA_2_RAM\[6\]\"" {  } { { "DOWNSAMPLER.v" "DATA_2_RAM\[6\]" { Text "C:/Users/labuser/Desktop/ece3400/src/lab4verilog/Lab4_FPGA_Template/DOWNSAMPLER.v" 14 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1541187435996 ""}  } { { "DE0_NANO.v" "pixel_data_RGB332\[6\]" { Text "C:/Users/labuser/Desktop/ece3400/src/lab4verilog/Lab4_FPGA_Template/DE0_NANO.v" 34 -1 0 } } { "Dual_Port_RAM_M9K.v" "input_data\[6\]" { Text "C:/Users/labuser/Desktop/ece3400/src/lab4verilog/Lab4_FPGA_Template/Dual_Port_RAM_M9K.v" 29 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Design Software" 0 -1 1541187435996 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "pixel_data_RGB332\[5\] Dual_Port_RAM_M9K:mem\|input_data\[5\] " "Net \"pixel_data_RGB332\[5\]\", which fans out to \"Dual_Port_RAM_M9K:mem\|input_data\[5\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "GND " "Net is fed by \"GND\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1541187435996 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "DOWNSAMPLER:dsample\|DATA_2_RAM\[5\] " "Net is fed by \"DOWNSAMPLER:dsample\|DATA_2_RAM\[5\]\"" {  } { { "DOWNSAMPLER.v" "DATA_2_RAM\[5\]" { Text "C:/Users/labuser/Desktop/ece3400/src/lab4verilog/Lab4_FPGA_Template/DOWNSAMPLER.v" 14 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1541187435996 ""}  } { { "DE0_NANO.v" "pixel_data_RGB332\[5\]" { Text "C:/Users/labuser/Desktop/ece3400/src/lab4verilog/Lab4_FPGA_Template/DE0_NANO.v" 34 -1 0 } } { "Dual_Port_RAM_M9K.v" "input_data\[5\]" { Text "C:/Users/labuser/Desktop/ece3400/src/lab4verilog/Lab4_FPGA_Template/Dual_Port_RAM_M9K.v" 29 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Design Software" 0 -1 1541187435996 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "pixel_data_RGB332\[4\] Dual_Port_RAM_M9K:mem\|input_data\[4\] " "Net \"pixel_data_RGB332\[4\]\", which fans out to \"Dual_Port_RAM_M9K:mem\|input_data\[4\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "GND " "Net is fed by \"GND\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1541187435996 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "DOWNSAMPLER:dsample\|DATA_2_RAM\[4\] " "Net is fed by \"DOWNSAMPLER:dsample\|DATA_2_RAM\[4\]\"" {  } { { "DOWNSAMPLER.v" "DATA_2_RAM\[4\]" { Text "C:/Users/labuser/Desktop/ece3400/src/lab4verilog/Lab4_FPGA_Template/DOWNSAMPLER.v" 14 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1541187435996 ""}  } { { "DE0_NANO.v" "pixel_data_RGB332\[4\]" { Text "C:/Users/labuser/Desktop/ece3400/src/lab4verilog/Lab4_FPGA_Template/DE0_NANO.v" 34 -1 0 } } { "Dual_Port_RAM_M9K.v" "input_data\[4\]" { Text "C:/Users/labuser/Desktop/ece3400/src/lab4verilog/Lab4_FPGA_Template/Dual_Port_RAM_M9K.v" 29 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Design Software" 0 -1 1541187435996 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "pixel_data_RGB332\[3\] Dual_Port_RAM_M9K:mem\|input_data\[3\] " "Net \"pixel_data_RGB332\[3\]\", which fans out to \"Dual_Port_RAM_M9K:mem\|input_data\[3\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "GND " "Net is fed by \"GND\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1541187435997 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "DOWNSAMPLER:dsample\|DATA_2_RAM\[3\] " "Net is fed by \"DOWNSAMPLER:dsample\|DATA_2_RAM\[3\]\"" {  } { { "DOWNSAMPLER.v" "DATA_2_RAM\[3\]" { Text "C:/Users/labuser/Desktop/ece3400/src/lab4verilog/Lab4_FPGA_Template/DOWNSAMPLER.v" 14 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1541187435997 ""}  } { { "DE0_NANO.v" "pixel_data_RGB332\[3\]" { Text "C:/Users/labuser/Desktop/ece3400/src/lab4verilog/Lab4_FPGA_Template/DE0_NANO.v" 34 -1 0 } } { "Dual_Port_RAM_M9K.v" "input_data\[3\]" { Text "C:/Users/labuser/Desktop/ece3400/src/lab4verilog/Lab4_FPGA_Template/Dual_Port_RAM_M9K.v" 29 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Design Software" 0 -1 1541187435997 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "pixel_data_RGB332\[2\] Dual_Port_RAM_M9K:mem\|input_data\[2\] " "Net \"pixel_data_RGB332\[2\]\", which fans out to \"Dual_Port_RAM_M9K:mem\|input_data\[2\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "GND " "Net is fed by \"GND\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1541187435997 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "DOWNSAMPLER:dsample\|DATA_2_RAM\[2\] " "Net is fed by \"DOWNSAMPLER:dsample\|DATA_2_RAM\[2\]\"" {  } { { "DOWNSAMPLER.v" "DATA_2_RAM\[2\]" { Text "C:/Users/labuser/Desktop/ece3400/src/lab4verilog/Lab4_FPGA_Template/DOWNSAMPLER.v" 14 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1541187435997 ""}  } { { "DE0_NANO.v" "pixel_data_RGB332\[2\]" { Text "C:/Users/labuser/Desktop/ece3400/src/lab4verilog/Lab4_FPGA_Template/DE0_NANO.v" 34 -1 0 } } { "Dual_Port_RAM_M9K.v" "input_data\[2\]" { Text "C:/Users/labuser/Desktop/ece3400/src/lab4verilog/Lab4_FPGA_Template/Dual_Port_RAM_M9K.v" 29 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Design Software" 0 -1 1541187435997 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "pixel_data_RGB332\[1\] Dual_Port_RAM_M9K:mem\|input_data\[1\] " "Net \"pixel_data_RGB332\[1\]\", which fans out to \"Dual_Port_RAM_M9K:mem\|input_data\[1\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "GND " "Net is fed by \"GND\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1541187435997 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "DOWNSAMPLER:dsample\|DATA_2_RAM\[1\] " "Net is fed by \"DOWNSAMPLER:dsample\|DATA_2_RAM\[1\]\"" {  } { { "DOWNSAMPLER.v" "DATA_2_RAM\[1\]" { Text "C:/Users/labuser/Desktop/ece3400/src/lab4verilog/Lab4_FPGA_Template/DOWNSAMPLER.v" 14 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1541187435997 ""}  } { { "DE0_NANO.v" "pixel_data_RGB332\[1\]" { Text "C:/Users/labuser/Desktop/ece3400/src/lab4verilog/Lab4_FPGA_Template/DE0_NANO.v" 34 -1 0 } } { "Dual_Port_RAM_M9K.v" "input_data\[1\]" { Text "C:/Users/labuser/Desktop/ece3400/src/lab4verilog/Lab4_FPGA_Template/Dual_Port_RAM_M9K.v" 29 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Design Software" 0 -1 1541187435997 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "pixel_data_RGB332\[0\] Dual_Port_RAM_M9K:mem\|input_data\[0\] " "Net \"pixel_data_RGB332\[0\]\", which fans out to \"Dual_Port_RAM_M9K:mem\|input_data\[0\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "GND " "Net is fed by \"GND\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1541187435997 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "DOWNSAMPLER:dsample\|DATA_2_RAM\[0\] " "Net is fed by \"DOWNSAMPLER:dsample\|DATA_2_RAM\[0\]\"" {  } { { "DOWNSAMPLER.v" "DATA_2_RAM\[0\]" { Text "C:/Users/labuser/Desktop/ece3400/src/lab4verilog/Lab4_FPGA_Template/DOWNSAMPLER.v" 14 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1541187435997 ""}  } { { "DE0_NANO.v" "pixel_data_RGB332\[0\]" { Text "C:/Users/labuser/Desktop/ece3400/src/lab4verilog/Lab4_FPGA_Template/DE0_NANO.v" 34 -1 0 } } { "Dual_Port_RAM_M9K.v" "input_data\[0\]" { Text "C:/Users/labuser/Desktop/ece3400/src/lab4verilog/Lab4_FPGA_Template/Dual_Port_RAM_M9K.v" 29 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Design Software" 0 -1 1541187435997 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 24 s 21 s Quartus Prime " "Quartus Prime Analysis & Elaboration was unsuccessful. 24 errors, 21 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "644 " "Peak virtual memory: 644 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1541187436069 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Nov 02 15:37:16 2018 " "Processing ended: Fri Nov 02 15:37:16 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1541187436069 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1541187436069 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1541187436069 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1541187436069 ""}
