Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3ae1a55e82304aa88ca6cac3012a7345 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISCV_Single_Cycle_Processor_Top_tb_behav xil_defaultlib.RISCV_Single_Cycle_Processor_Top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PCounter
Compiling module xil_defaultlib.instruction_memory
Compiling module xil_defaultlib.Register_files
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.Mux
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.main_decoder
Compiling module xil_defaultlib.alu_decoder
Compiling module xil_defaultlib.Control_Unit_Top
Compiling module xil_defaultlib.Data_Memory
Compiling module xil_defaultlib.PC_Adder
Compiling module xil_defaultlib.RISCV_Single_Cycle_Processor_Top
Compiling module xil_defaultlib.RISCV_Single_Cycle_Processor_Top...
Compiling module xil_defaultlib.glbl
Built simulation snapshot RISCV_Single_Cycle_Processor_Top_tb_behav
