{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1709330477756 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1709330477756 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 01 17:01:17 2024 " "Processing started: Fri Mar 01 17:01:17 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1709330477756 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1709330477756 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off U_logic -c U_logic " "Command: quartus_map --read_settings_files=on --write_settings_files=off U_logic -c U_logic" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1709330477756 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "8 8 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 8 of the 8 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1709330478067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "u_logic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file u_logic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 U_logic-arch_U_logic " "Found design unit 1: U_logic-arch_U_logic" {  } { { "U_logic.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/U_logic/U_logic.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709330478507 ""} { "Info" "ISGN_ENTITY_NAME" "1 U_logic " "Found entity 1: U_logic" {  } { { "U_logic.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/U_logic/U_logic.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709330478507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1709330478507 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "U_logic " "Elaborating entity \"U_logic\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1709330478538 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A1 U_logic.vhd(29) " "VHDL Process Statement warning at U_logic.vhd(29): signal \"A1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "U_logic.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/U_logic/U_logic.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1709330478538 "|U_logic"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B1 U_logic.vhd(31) " "VHDL Process Statement warning at U_logic.vhd(31): signal \"B1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "U_logic.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/U_logic/U_logic.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1709330478538 "|U_logic"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A1 U_logic.vhd(33) " "VHDL Process Statement warning at U_logic.vhd(33): signal \"A1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "U_logic.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/U_logic/U_logic.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1709330478538 "|U_logic"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B1 U_logic.vhd(33) " "VHDL Process Statement warning at U_logic.vhd(33): signal \"B1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "U_logic.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/U_logic/U_logic.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1709330478538 "|U_logic"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A1 U_logic.vhd(35) " "VHDL Process Statement warning at U_logic.vhd(35): signal \"A1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "U_logic.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/U_logic/U_logic.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1709330478538 "|U_logic"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B1 U_logic.vhd(35) " "VHDL Process Statement warning at U_logic.vhd(35): signal \"B1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "U_logic.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/U_logic/U_logic.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1709330478538 "|U_logic"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "SOUT U_logic.vhd(26) " "VHDL Process Statement warning at U_logic.vhd(26): inferring latch(es) for signal or variable \"SOUT\", which holds its previous value in one or more paths through the process" {  } { { "U_logic.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/U_logic/U_logic.vhd" 26 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1709330478538 "|U_logic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SOUT\[0\] U_logic.vhd(26) " "Inferred latch for \"SOUT\[0\]\" at U_logic.vhd(26)" {  } { { "U_logic.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/U_logic/U_logic.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1709330478538 "|U_logic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SOUT\[1\] U_logic.vhd(26) " "Inferred latch for \"SOUT\[1\]\" at U_logic.vhd(26)" {  } { { "U_logic.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/U_logic/U_logic.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1709330478538 "|U_logic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SOUT\[2\] U_logic.vhd(26) " "Inferred latch for \"SOUT\[2\]\" at U_logic.vhd(26)" {  } { { "U_logic.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/U_logic/U_logic.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1709330478538 "|U_logic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SOUT\[3\] U_logic.vhd(26) " "Inferred latch for \"SOUT\[3\]\" at U_logic.vhd(26)" {  } { { "U_logic.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/U_logic/U_logic.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1709330478538 "|U_logic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SOUT\[4\] U_logic.vhd(26) " "Inferred latch for \"SOUT\[4\]\" at U_logic.vhd(26)" {  } { { "U_logic.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/U_logic/U_logic.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1709330478538 "|U_logic"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SOUT\[0\]\$latch " "LATCH primitive \"SOUT\[0\]\$latch\" is permanently enabled" {  } { { "U_logic.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/U_logic/U_logic.vhd" 26 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1709330478821 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SOUT\[1\]\$latch " "LATCH primitive \"SOUT\[1\]\$latch\" is permanently enabled" {  } { { "U_logic.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/U_logic/U_logic.vhd" 26 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1709330478821 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SOUT\[2\]\$latch " "LATCH primitive \"SOUT\[2\]\$latch\" is permanently enabled" {  } { { "U_logic.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/U_logic/U_logic.vhd" 26 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1709330478821 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SOUT\[3\]\$latch " "LATCH primitive \"SOUT\[3\]\$latch\" is permanently enabled" {  } { { "U_logic.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/U_logic/U_logic.vhd" 26 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1709330478821 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SOUT\[4\]\$latch " "LATCH primitive \"SOUT\[4\]\$latch\" is permanently enabled" {  } { { "U_logic.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/U_logic/U_logic.vhd" 26 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1709330478821 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1709330479262 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1709330479606 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1709330479606 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "20 " "Implemented 20 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1709330480031 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1709330480031 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5 " "Implemented 5 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1709330480031 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1709330480031 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4715 " "Peak virtual memory: 4715 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1709330480046 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 01 17:01:20 2024 " "Processing ended: Fri Mar 01 17:01:20 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1709330480046 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1709330480046 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1709330480046 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1709330480046 ""}
