{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1577065047329 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1577065047340 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 23 09:37:26 2019 " "Processing started: Mon Dec 23 09:37:26 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1577065047340 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1577065047340 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta cs -c cs " "Command: quartus_sta cs -c cs" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1577065047340 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1577065047515 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1577065048974 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1577065048974 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1577065049040 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1577065049040 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "137 " "The Timing Analyzer is analyzing 137 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1577065049924 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "cs.sdc " "Synopsys Design Constraints File file not found: 'cs.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1577065050077 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1577065050078 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name KEY\[0\] KEY\[0\] " "create_clock -period 1.000 -name KEY\[0\] KEY\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1577065050088 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name mips_os:os0\|altsyncram:altsyncram_component\|altsyncram_7sf1:auto_generated\|ram_block1a0~PORT_A_WRITE_ENABLE_REG mips_os:os0\|altsyncram:altsyncram_component\|altsyncram_7sf1:auto_generated\|ram_block1a0~PORT_A_WRITE_ENABLE_REG " "create_clock -period 1.000 -name mips_os:os0\|altsyncram:altsyncram_component\|altsyncram_7sf1:auto_generated\|ram_block1a0~PORT_A_WRITE_ENABLE_REG mips_os:os0\|altsyncram:altsyncram_component\|altsyncram_7sf1:auto_generated\|ram_block1a0~PORT_A_WRITE_ENABLE_REG" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1577065050088 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clkgen:my_vgaclk\|clkout clkgen:my_vgaclk\|clkout " "create_clock -period 1.000 -name clkgen:my_vgaclk\|clkout clkgen:my_vgaclk\|clkout" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1577065050088 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK_50 CLOCK_50 " "create_clock -period 1.000 -name CLOCK_50 CLOCK_50" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1577065050088 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1577065050088 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu0\|decode0\|Selector111~1  from: dataa  to: combout " "Cell: cpu0\|decode0\|Selector111~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1577065050100 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu0\|decode0\|Selector111~1  from: datab  to: combout " "Cell: cpu0\|decode0\|Selector111~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1577065050100 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu0\|decode0\|Selector111~1  from: datae  to: combout " "Cell: cpu0\|decode0\|Selector111~1  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1577065050100 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu0\|decode0\|Selector147~0  from: dataa  to: combout " "Cell: cpu0\|decode0\|Selector147~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1577065050100 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu0\|decode0\|Selector147~0  from: datad  to: combout " "Cell: cpu0\|decode0\|Selector147~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1577065050100 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu0\|decode0\|Selector154~0  from: datac  to: combout " "Cell: cpu0\|decode0\|Selector154~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1577065050100 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu0\|decode0\|Selector154~1  from: datad  to: combout " "Cell: cpu0\|decode0\|Selector154~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1577065050100 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu0\|decode0\|Selector164~0  from: datac  to: combout " "Cell: cpu0\|decode0\|Selector164~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1577065050100 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu0\|decode0\|Selector164~1  from: datac  to: combout " "Cell: cpu0\|decode0\|Selector164~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1577065050100 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu0\|decode0\|Selector164~1  from: dataf  to: combout " "Cell: cpu0\|decode0\|Selector164~1  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1577065050100 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu0\|decode0\|Selector3~0  from: dataa  to: combout " "Cell: cpu0\|decode0\|Selector3~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1577065050100 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu0\|decode0\|Selector3~14  from: datab  to: combout " "Cell: cpu0\|decode0\|Selector3~14  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1577065050100 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu0\|decode0\|Selector3~14  from: datae  to: combout " "Cell: cpu0\|decode0\|Selector3~14  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1577065050100 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu0\|decode0\|Selector72~0  from: datac  to: combout " "Cell: cpu0\|decode0\|Selector72~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1577065050100 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu0\|decode0\|Selector72~0  from: dataf  to: combout " "Cell: cpu0\|decode0\|Selector72~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1577065050100 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu0\|decode0\|Selector72~1  from: dataf  to: combout " "Cell: cpu0\|decode0\|Selector72~1  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1577065050100 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: mips_os:os0\|altsyncram:altsyncram_component\|altsyncram_7sf1:auto_generated\|ram_block1a0~PORT_A_WRITE_ENABLE_REG  to: os0\|altsyncram_component\|auto_generated\|ram_block1a0\|portadataout\[5\] " "From: mips_os:os0\|altsyncram:altsyncram_component\|altsyncram_7sf1:auto_generated\|ram_block1a0~PORT_A_WRITE_ENABLE_REG  to: os0\|altsyncram_component\|auto_generated\|ram_block1a0\|portadataout\[5\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1577065050100 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1577065050100 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1577065050108 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1577065050122 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1577065050125 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1577065050147 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1577065050412 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1577065050412 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -19.322 " "Worst-case setup slack is -19.322" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577065050420 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577065050420 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -19.322           -1879.382 mips_os:os0\|altsyncram:altsyncram_component\|altsyncram_7sf1:auto_generated\|ram_block1a0~PORT_A_WRITE_ENABLE_REG  " "  -19.322           -1879.382 mips_os:os0\|altsyncram:altsyncram_component\|altsyncram_7sf1:auto_generated\|ram_block1a0~PORT_A_WRITE_ENABLE_REG " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577065050420 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.997            -505.645 clkgen:my_vgaclk\|clkout  " "   -8.997            -505.645 clkgen:my_vgaclk\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577065050420 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.528            -519.746 KEY\[0\]  " "   -7.528            -519.746 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577065050420 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.286            -148.588 CLOCK_50  " "   -6.286            -148.588 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577065050420 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1577065050420 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -6.650 " "Worst-case hold slack is -6.650" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577065050463 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577065050463 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.650           -1946.493 KEY\[0\]  " "   -6.650           -1946.493 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577065050463 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.499            -313.231 mips_os:os0\|altsyncram:altsyncram_component\|altsyncram_7sf1:auto_generated\|ram_block1a0~PORT_A_WRITE_ENABLE_REG  " "   -4.499            -313.231 mips_os:os0\|altsyncram:altsyncram_component\|altsyncram_7sf1:auto_generated\|ram_block1a0~PORT_A_WRITE_ENABLE_REG " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577065050463 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.820              -1.820 CLOCK_50  " "   -1.820              -1.820 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577065050463 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.550               0.000 clkgen:my_vgaclk\|clkout  " "    0.550               0.000 clkgen:my_vgaclk\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577065050463 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1577065050463 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1577065050474 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1577065050484 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.617 " "Worst-case minimum pulse width slack is -3.617" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577065050494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577065050494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.617           -2268.407 mips_os:os0\|altsyncram:altsyncram_component\|altsyncram_7sf1:auto_generated\|ram_block1a0~PORT_A_WRITE_ENABLE_REG  " "   -3.617           -2268.407 mips_os:os0\|altsyncram:altsyncram_component\|altsyncram_7sf1:auto_generated\|ram_block1a0~PORT_A_WRITE_ENABLE_REG " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577065050494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174           -1246.445 KEY\[0\]  " "   -2.174           -1246.445 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577065050494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -815.019 clkgen:my_vgaclk\|clkout  " "   -2.174            -815.019 clkgen:my_vgaclk\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577065050494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.406             -17.370 CLOCK_50  " "   -0.406             -17.370 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577065050494 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1577065050494 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1577065050543 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1577065050602 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1577065054599 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu0\|decode0\|Selector111~1  from: dataa  to: combout " "Cell: cpu0\|decode0\|Selector111~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1577065054883 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu0\|decode0\|Selector111~1  from: datab  to: combout " "Cell: cpu0\|decode0\|Selector111~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1577065054883 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu0\|decode0\|Selector111~1  from: datae  to: combout " "Cell: cpu0\|decode0\|Selector111~1  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1577065054883 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu0\|decode0\|Selector147~0  from: dataa  to: combout " "Cell: cpu0\|decode0\|Selector147~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1577065054883 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu0\|decode0\|Selector147~0  from: datad  to: combout " "Cell: cpu0\|decode0\|Selector147~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1577065054883 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu0\|decode0\|Selector154~0  from: datac  to: combout " "Cell: cpu0\|decode0\|Selector154~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1577065054883 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu0\|decode0\|Selector154~1  from: datad  to: combout " "Cell: cpu0\|decode0\|Selector154~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1577065054883 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu0\|decode0\|Selector164~0  from: datac  to: combout " "Cell: cpu0\|decode0\|Selector164~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1577065054883 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu0\|decode0\|Selector164~1  from: datac  to: combout " "Cell: cpu0\|decode0\|Selector164~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1577065054883 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu0\|decode0\|Selector164~1  from: dataf  to: combout " "Cell: cpu0\|decode0\|Selector164~1  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1577065054883 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu0\|decode0\|Selector3~0  from: dataa  to: combout " "Cell: cpu0\|decode0\|Selector3~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1577065054883 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu0\|decode0\|Selector3~14  from: datab  to: combout " "Cell: cpu0\|decode0\|Selector3~14  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1577065054883 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu0\|decode0\|Selector3~14  from: datae  to: combout " "Cell: cpu0\|decode0\|Selector3~14  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1577065054883 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu0\|decode0\|Selector72~0  from: datac  to: combout " "Cell: cpu0\|decode0\|Selector72~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1577065054883 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu0\|decode0\|Selector72~0  from: dataf  to: combout " "Cell: cpu0\|decode0\|Selector72~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1577065054883 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu0\|decode0\|Selector72~1  from: dataf  to: combout " "Cell: cpu0\|decode0\|Selector72~1  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1577065054883 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: mips_os:os0\|altsyncram:altsyncram_component\|altsyncram_7sf1:auto_generated\|ram_block1a0~PORT_A_WRITE_ENABLE_REG  to: os0\|altsyncram_component\|auto_generated\|ram_block1a0\|portadataout\[5\] " "From: mips_os:os0\|altsyncram:altsyncram_component\|altsyncram_7sf1:auto_generated\|ram_block1a0~PORT_A_WRITE_ENABLE_REG  to: os0\|altsyncram_component\|auto_generated\|ram_block1a0\|portadataout\[5\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1577065054883 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1577065054883 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1577065054898 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1577065054990 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1577065054990 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -19.114 " "Worst-case setup slack is -19.114" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577065055000 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577065055000 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -19.114           -1863.645 mips_os:os0\|altsyncram:altsyncram_component\|altsyncram_7sf1:auto_generated\|ram_block1a0~PORT_A_WRITE_ENABLE_REG  " "  -19.114           -1863.645 mips_os:os0\|altsyncram:altsyncram_component\|altsyncram_7sf1:auto_generated\|ram_block1a0~PORT_A_WRITE_ENABLE_REG " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577065055000 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.001            -488.951 clkgen:my_vgaclk\|clkout  " "   -9.001            -488.951 clkgen:my_vgaclk\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577065055000 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.575            -469.188 KEY\[0\]  " "   -7.575            -469.188 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577065055000 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.486            -148.813 CLOCK_50  " "   -6.486            -148.813 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577065055000 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1577065055000 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -6.470 " "Worst-case hold slack is -6.470" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577065055042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577065055042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.470           -1949.021 KEY\[0\]  " "   -6.470           -1949.021 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577065055042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.483            -312.862 mips_os:os0\|altsyncram:altsyncram_component\|altsyncram_7sf1:auto_generated\|ram_block1a0~PORT_A_WRITE_ENABLE_REG  " "   -4.483            -312.862 mips_os:os0\|altsyncram:altsyncram_component\|altsyncram_7sf1:auto_generated\|ram_block1a0~PORT_A_WRITE_ENABLE_REG " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577065055042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.774              -1.774 CLOCK_50  " "   -1.774              -1.774 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577065055042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.567               0.000 clkgen:my_vgaclk\|clkout  " "    0.567               0.000 clkgen:my_vgaclk\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577065055042 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1577065055042 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1577065055052 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1577065055062 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.612 " "Worst-case minimum pulse width slack is -3.612" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577065055072 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577065055072 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.612           -2253.982 mips_os:os0\|altsyncram:altsyncram_component\|altsyncram_7sf1:auto_generated\|ram_block1a0~PORT_A_WRITE_ENABLE_REG  " "   -3.612           -2253.982 mips_os:os0\|altsyncram:altsyncram_component\|altsyncram_7sf1:auto_generated\|ram_block1a0~PORT_A_WRITE_ENABLE_REG " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577065055072 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174           -1243.794 KEY\[0\]  " "   -2.174           -1243.794 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577065055072 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -809.074 clkgen:my_vgaclk\|clkout  " "   -2.174            -809.074 clkgen:my_vgaclk\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577065055072 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.409             -18.729 CLOCK_50  " "   -0.409             -18.729 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577065055072 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1577065055072 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1577065055123 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1577065055415 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1577065059189 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu0\|decode0\|Selector111~1  from: dataa  to: combout " "Cell: cpu0\|decode0\|Selector111~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1577065059499 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu0\|decode0\|Selector111~1  from: datab  to: combout " "Cell: cpu0\|decode0\|Selector111~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1577065059499 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu0\|decode0\|Selector111~1  from: datae  to: combout " "Cell: cpu0\|decode0\|Selector111~1  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1577065059499 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu0\|decode0\|Selector147~0  from: dataa  to: combout " "Cell: cpu0\|decode0\|Selector147~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1577065059499 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu0\|decode0\|Selector147~0  from: datad  to: combout " "Cell: cpu0\|decode0\|Selector147~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1577065059499 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu0\|decode0\|Selector154~0  from: datac  to: combout " "Cell: cpu0\|decode0\|Selector154~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1577065059499 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu0\|decode0\|Selector154~1  from: datad  to: combout " "Cell: cpu0\|decode0\|Selector154~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1577065059499 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu0\|decode0\|Selector164~0  from: datac  to: combout " "Cell: cpu0\|decode0\|Selector164~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1577065059499 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu0\|decode0\|Selector164~1  from: datac  to: combout " "Cell: cpu0\|decode0\|Selector164~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1577065059499 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu0\|decode0\|Selector164~1  from: dataf  to: combout " "Cell: cpu0\|decode0\|Selector164~1  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1577065059499 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu0\|decode0\|Selector3~0  from: dataa  to: combout " "Cell: cpu0\|decode0\|Selector3~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1577065059499 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu0\|decode0\|Selector3~14  from: datab  to: combout " "Cell: cpu0\|decode0\|Selector3~14  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1577065059499 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu0\|decode0\|Selector3~14  from: datae  to: combout " "Cell: cpu0\|decode0\|Selector3~14  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1577065059499 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu0\|decode0\|Selector72~0  from: datac  to: combout " "Cell: cpu0\|decode0\|Selector72~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1577065059499 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu0\|decode0\|Selector72~0  from: dataf  to: combout " "Cell: cpu0\|decode0\|Selector72~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1577065059499 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu0\|decode0\|Selector72~1  from: dataf  to: combout " "Cell: cpu0\|decode0\|Selector72~1  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1577065059499 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: mips_os:os0\|altsyncram:altsyncram_component\|altsyncram_7sf1:auto_generated\|ram_block1a0~PORT_A_WRITE_ENABLE_REG  to: os0\|altsyncram_component\|auto_generated\|ram_block1a0\|portadataout\[5\] " "From: mips_os:os0\|altsyncram:altsyncram_component\|altsyncram_7sf1:auto_generated\|ram_block1a0~PORT_A_WRITE_ENABLE_REG  to: os0\|altsyncram_component\|auto_generated\|ram_block1a0\|portadataout\[5\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1577065059499 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1577065059499 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1577065059514 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1577065059551 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1577065059551 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -11.064 " "Worst-case setup slack is -11.064" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577065059562 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577065059562 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.064           -1042.873 mips_os:os0\|altsyncram:altsyncram_component\|altsyncram_7sf1:auto_generated\|ram_block1a0~PORT_A_WRITE_ENABLE_REG  " "  -11.064           -1042.873 mips_os:os0\|altsyncram:altsyncram_component\|altsyncram_7sf1:auto_generated\|ram_block1a0~PORT_A_WRITE_ENABLE_REG " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577065059562 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.286            -285.065 clkgen:my_vgaclk\|clkout  " "   -5.286            -285.065 clkgen:my_vgaclk\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577065059562 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.820            -339.289 KEY\[0\]  " "   -4.820            -339.289 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577065059562 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.466             -70.222 CLOCK_50  " "   -3.466             -70.222 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577065059562 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1577065059562 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.867 " "Worst-case hold slack is -3.867" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577065059608 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577065059608 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.867           -1045.398 KEY\[0\]  " "   -3.867           -1045.398 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577065059608 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.655            -183.175 mips_os:os0\|altsyncram:altsyncram_component\|altsyncram_7sf1:auto_generated\|ram_block1a0~PORT_A_WRITE_ENABLE_REG  " "   -2.655            -183.175 mips_os:os0\|altsyncram:altsyncram_component\|altsyncram_7sf1:auto_generated\|ram_block1a0~PORT_A_WRITE_ENABLE_REG " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577065059608 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.987              -0.987 CLOCK_50  " "   -0.987              -0.987 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577065059608 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.205               0.000 clkgen:my_vgaclk\|clkout  " "    0.205               0.000 clkgen:my_vgaclk\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577065059608 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1577065059608 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1577065059618 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1577065059627 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577065059636 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577065059636 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174           -1242.869 KEY\[0\]  " "   -2.174           -1242.869 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577065059636 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -782.167 clkgen:my_vgaclk\|clkout  " "   -2.174            -782.167 clkgen:my_vgaclk\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577065059636 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.071           -1018.736 mips_os:os0\|altsyncram:altsyncram_component\|altsyncram_7sf1:auto_generated\|ram_block1a0~PORT_A_WRITE_ENABLE_REG  " "   -2.071           -1018.736 mips_os:os0\|altsyncram:altsyncram_component\|altsyncram_7sf1:auto_generated\|ram_block1a0~PORT_A_WRITE_ENABLE_REG " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577065059636 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.410              -3.338 CLOCK_50  " "   -0.410              -3.338 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577065059636 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1577065059636 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1577065059682 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu0\|decode0\|Selector111~1  from: dataa  to: combout " "Cell: cpu0\|decode0\|Selector111~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1577065060052 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu0\|decode0\|Selector111~1  from: datab  to: combout " "Cell: cpu0\|decode0\|Selector111~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1577065060052 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu0\|decode0\|Selector111~1  from: datae  to: combout " "Cell: cpu0\|decode0\|Selector111~1  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1577065060052 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu0\|decode0\|Selector147~0  from: dataa  to: combout " "Cell: cpu0\|decode0\|Selector147~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1577065060052 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu0\|decode0\|Selector147~0  from: datad  to: combout " "Cell: cpu0\|decode0\|Selector147~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1577065060052 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu0\|decode0\|Selector154~0  from: datac  to: combout " "Cell: cpu0\|decode0\|Selector154~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1577065060052 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu0\|decode0\|Selector154~1  from: datad  to: combout " "Cell: cpu0\|decode0\|Selector154~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1577065060052 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu0\|decode0\|Selector164~0  from: datac  to: combout " "Cell: cpu0\|decode0\|Selector164~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1577065060052 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu0\|decode0\|Selector164~1  from: datac  to: combout " "Cell: cpu0\|decode0\|Selector164~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1577065060052 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu0\|decode0\|Selector164~1  from: dataf  to: combout " "Cell: cpu0\|decode0\|Selector164~1  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1577065060052 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu0\|decode0\|Selector3~0  from: dataa  to: combout " "Cell: cpu0\|decode0\|Selector3~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1577065060052 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu0\|decode0\|Selector3~14  from: datab  to: combout " "Cell: cpu0\|decode0\|Selector3~14  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1577065060052 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu0\|decode0\|Selector3~14  from: datae  to: combout " "Cell: cpu0\|decode0\|Selector3~14  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1577065060052 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu0\|decode0\|Selector72~0  from: datac  to: combout " "Cell: cpu0\|decode0\|Selector72~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1577065060052 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu0\|decode0\|Selector72~0  from: dataf  to: combout " "Cell: cpu0\|decode0\|Selector72~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1577065060052 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu0\|decode0\|Selector72~1  from: dataf  to: combout " "Cell: cpu0\|decode0\|Selector72~1  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1577065060052 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: mips_os:os0\|altsyncram:altsyncram_component\|altsyncram_7sf1:auto_generated\|ram_block1a0~PORT_A_WRITE_ENABLE_REG  to: os0\|altsyncram_component\|auto_generated\|ram_block1a0\|portadataout\[5\] " "From: mips_os:os0\|altsyncram:altsyncram_component\|altsyncram_7sf1:auto_generated\|ram_block1a0~PORT_A_WRITE_ENABLE_REG  to: os0\|altsyncram_component\|auto_generated\|ram_block1a0\|portadataout\[5\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1577065060052 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1577065060052 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1577065060065 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1577065060097 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1577065060097 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.334 " "Worst-case setup slack is -10.334" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577065060108 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577065060108 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.334            -989.304 mips_os:os0\|altsyncram:altsyncram_component\|altsyncram_7sf1:auto_generated\|ram_block1a0~PORT_A_WRITE_ENABLE_REG  " "  -10.334            -989.304 mips_os:os0\|altsyncram:altsyncram_component\|altsyncram_7sf1:auto_generated\|ram_block1a0~PORT_A_WRITE_ENABLE_REG " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577065060108 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.874            -245.240 clkgen:my_vgaclk\|clkout  " "   -4.874            -245.240 clkgen:my_vgaclk\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577065060108 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.928            -233.163 KEY\[0\]  " "   -3.928            -233.163 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577065060108 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.205             -63.781 CLOCK_50  " "   -3.205             -63.781 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577065060108 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1577065060108 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.879 " "Worst-case hold slack is -3.879" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577065060152 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577065060152 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.879           -1077.603 KEY\[0\]  " "   -3.879           -1077.603 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577065060152 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.433            -169.269 mips_os:os0\|altsyncram:altsyncram_component\|altsyncram_7sf1:auto_generated\|ram_block1a0~PORT_A_WRITE_ENABLE_REG  " "   -2.433            -169.269 mips_os:os0\|altsyncram:altsyncram_component\|altsyncram_7sf1:auto_generated\|ram_block1a0~PORT_A_WRITE_ENABLE_REG " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577065060152 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.015              -1.015 CLOCK_50  " "   -1.015              -1.015 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577065060152 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.199               0.000 clkgen:my_vgaclk\|clkout  " "    0.199               0.000 clkgen:my_vgaclk\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577065060152 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1577065060152 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1577065060161 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1577065060170 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577065060178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577065060178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174           -1239.828 KEY\[0\]  " "   -2.174           -1239.828 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577065060178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -776.153 clkgen:my_vgaclk\|clkout  " "   -2.174            -776.153 clkgen:my_vgaclk\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577065060178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.830            -900.376 mips_os:os0\|altsyncram:altsyncram_component\|altsyncram_7sf1:auto_generated\|ram_block1a0~PORT_A_WRITE_ENABLE_REG  " "   -1.830            -900.376 mips_os:os0\|altsyncram:altsyncram_component\|altsyncram_7sf1:auto_generated\|ram_block1a0~PORT_A_WRITE_ENABLE_REG " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577065060178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.412              -3.268 CLOCK_50  " "   -0.412              -3.268 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577065060178 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1577065060178 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1577065063468 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1577065063469 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5212 " "Peak virtual memory: 5212 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1577065063650 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 23 09:37:43 2019 " "Processing ended: Mon Dec 23 09:37:43 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1577065063650 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1577065063650 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1577065063650 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1577065063650 ""}
