
                      Design Compiler Graphical
                            DC Ultra (TM)
                             DFTMAX (TM)
                         Power Compiler (TM)
                           DesignWare (R)
                           DC Expert (TM)
                         Design Vision (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                            DFT Compiler
                        Library Compiler (TM)
                         Design Compiler(R)

         Version J-2014.09-SP5-2 for RHEL64 -- Jul 11, 2015
               Copyright (c) 1988-2015 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
##############################################
# Setup: fill out the following parameters: name of clock signal, clock period (ns),
# reset signal name (if used), name of top-level module, name of source file
set CLK_NAME "clk";
clk
set CLK_PERIOD 1.50000000000000000000;
1.50000000000000000000
set RST_NAME "reset";
reset
set TOP_MOD_NAME "mvm_12_12_20_1";
mvm_12_12_20_1
set SRC_FILE "test.sv";
test.sv
###############################################
source setupdc.tcl
NangateOpenCellLibrary_typical.db dw_foundation.sldb
file mkdir work_synth
define_design_lib WORK -path work_synth
1
analyze $SRC_FILE -format sverilog
Running PRESTO HDLC
Searching for ./test.sv
Compiling source file ./test.sv
Presto compilation completed successfully.
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/dw_foundation.sldb'
1
elaborate -work WORK $TOP_MOD_NAME
Loading db file '/usr/local/synopsys/syn/libraries/syn/gtech.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'mvm_12_12_20_1'.
Information: Building the design 'multipath' instantiated from design 'mvm_12_12_20_1' with
	the parameters "12,12,20,1". (HDL-193)

Inferred memory devices in process
	in routine multipath_k12_p12_b20_g1 line 281 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_rd_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      done_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      delay_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'multipath_k12_p12_b20_g1' with
	the parameters "4,12". (HDL-193)

Inferred memory devices in process
	in routine increaser_b4_TOP12 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'singlepath' instantiated from design 'multipath_k12_p12_b20_g1' with
	the parameters "1,12,20,1|((E%)(E%)(E%)(E%)(E%)(E%)(X%)(E%)(E%)(E%))". (HDL-193)

Statistics for case statements in always block at line 173 in file
	'./test.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           189            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine singlepath_n_row1_n_col12_b20_g1 line 157 in file
		'./test.sv'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| genblk1.y_we_aux_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
	in routine singlepath_n_row1_n_col12_b20_g1 line 173 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     acc_aux_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      y_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      ready_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      state_reg      | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|      a_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      a_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col12_b20_g1' with
	the parameters "20,12". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col12_b20_g1' with
	the parameters "40,1". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'mac' instantiated from design 'singlepath_n_row1_n_col12_b20_g1' with
	the parameters "20,1". (HDL-193)
Warning:  ./test.sv:21: signed to unsigned assignment occurs. (VER-318)
Warning:  ./test.sv:42: unsigned to signed assignment occurs. (VER-318)
Warning:  ./test.sv:51: signed to unsigned assignment occurs. (VER-318)

Inferred memory devices in process
	in routine mac_b20_g1 line 44 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| genblk1.clr_aux_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| genblk1.add_in_reg  | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
|     add_out_reg     | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b20_SIZE12' with
	the parameters "20,12,4". (HDL-193)

Inferred memory devices in process
	in routine memory_b20_SIZE12_LOGSIZE4 line 99 in file
		'./test.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b20_SIZE12_LOGSIZE4 line 99 in file
		'./test.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  20   | N  |
=================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'seqMemory_b20_SIZE12' with
	the parameters "4,11". (HDL-193)

Inferred memory devices in process
	in routine increaser_b4_TOP11 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b40_SIZE1' with
	the parameters "40,1,1". (HDL-193)

Inferred memory devices in process
	in routine memory_b40_SIZE1_LOGSIZE1 line 99 in file
		'./test.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b40_SIZE1_LOGSIZE1 line 99 in file
		'./test.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  40   | N  |
=================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'seqMemory_b40_SIZE1' with
	the parameters "1,0". (HDL-193)

Inferred memory devices in process
	in routine increaser_b1_TOP0 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
1
###### CLOCKS AND PORTS #######
set CLK_PORT [get_ports $CLK_NAME]
{clk}
set TMP1 [remove_from_collection [all_inputs] $CLK_PORT]
{reset loadMatrix loadVector start data_in[19] data_in[18] data_in[17] data_in[16] data_in[15] data_in[14] data_in[13] data_in[12] data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
set INPUTS [remove_from_collection $TMP1 $RST_NAME]
{loadMatrix loadVector start data_in[19] data_in[18] data_in[17] data_in[16] data_in[15] data_in[14] data_in[13] data_in[12] data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
create_clock -period $CLK_PERIOD [get_ports clk]
1
#set_input_delay 1 -max -clock clk $INPUTS
#set_output_delay 1 -max -clock clk [all_outputs]
# rule of thumb: 20% of clock period
###### OPTIMIZATION #######
set_max_area 0 
1
###### RUN #####
compile
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | J-2014.09-DWBB_201409.5.2 |   *     |
| Licensed DW Building Blocks        | J-2014.09-DWBB_201409.5.2 |   *     |
============================================================================


Information: There are 683 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'mac_b20_g1_0'
  Processing 'increaser_b1_TOP0_0'
  Processing 'memory_b40_SIZE1_LOGSIZE1_0'
  Processing 'seqMemory_b40_SIZE1_0'
  Processing 'increaser_b4_TOP11_0'
  Processing 'memory_b20_SIZE12_LOGSIZE4_0'
  Processing 'seqMemory_b20_SIZE12_0'
  Processing 'singlepath_n_row1_n_col12_b20_g1_0'
Information: The register 'state_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[5]' is a constant and will be removed. (OPT-1206)
  Processing 'increaser_b4_TOP12'
  Processing 'multipath_k12_p12_b20_g1'
  Processing 'mvm_12_12_20_1'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'mac_b20_g1_1_DW01_add_0'
  Processing 'mac_b20_g1_2_DW01_add_0'
  Processing 'mac_b20_g1_3_DW01_add_0'
  Processing 'mac_b20_g1_4_DW01_add_0'
  Processing 'mac_b20_g1_5_DW01_add_0'
  Processing 'mac_b20_g1_6_DW01_add_0'
  Processing 'mac_b20_g1_7_DW01_add_0'
  Processing 'mac_b20_g1_8_DW01_add_0'
  Processing 'mac_b20_g1_9_DW01_add_0'
  Processing 'mac_b20_g1_10_DW01_add_0'
  Processing 'mac_b20_g1_11_DW01_add_0'
  Processing 'mac_b20_g1_0_DW01_add_0'
  Mapping 'mac_b20_g1_1_DW_mult_tc_0'
  Mapping 'mac_b20_g1_2_DW_mult_tc_0'
  Mapping 'mac_b20_g1_3_DW_mult_tc_0'
  Mapping 'mac_b20_g1_4_DW_mult_tc_0'
  Mapping 'mac_b20_g1_5_DW_mult_tc_0'
  Mapping 'mac_b20_g1_6_DW_mult_tc_0'
  Mapping 'mac_b20_g1_7_DW_mult_tc_0'
  Mapping 'mac_b20_g1_8_DW_mult_tc_0'
  Mapping 'mac_b20_g1_9_DW_mult_tc_0'
  Mapping 'mac_b20_g1_10_DW_mult_tc_0'
  Mapping 'mac_b20_g1_11_DW_mult_tc_0'
  Mapping 'mac_b20_g1_0_DW_mult_tc_0'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Mapping Optimization (Phase 1)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:26  110976.5      0.91     293.7    6924.6                          
    0:00:26  110976.5      0.91     293.7    6924.6                          
    0:00:26  111215.9      0.91     293.7    6924.6                          
    0:00:26  111455.3      0.91     293.7    6924.6                          
    0:00:26  111694.7      0.91     293.7    6924.6                          
    0:00:44  105982.1      0.44      98.0      69.0                          
    0:00:44  105982.1      0.44      98.0      69.0                          
    0:00:44  105982.1      0.44      98.0      69.0                          
    0:00:44  105982.4      0.44      98.0      69.0                          
    0:00:44  105982.4      0.44      98.0      69.0                          
    0:00:53   88438.6      0.44      52.9      58.2                          
    0:00:55   88391.8      0.43      48.9      43.5                          
    0:00:58   88397.9      0.42      43.1      25.4                          
    0:00:59   88419.7      0.40      39.0      15.6                          
    0:00:59   88430.4      0.38      34.2       4.4                          
    0:01:00   88443.7      0.34      29.2       0.0                          
    0:01:00   88452.4      0.33      28.3       0.0                          
    0:01:01   88465.2      0.32      28.2       0.0                          
    0:01:01   88475.3      0.30      28.1       0.0                          
    0:01:01   88006.9      0.30      28.1       0.0                          
    0:01:01   88006.9      0.30      28.1       0.0                          
    0:01:02   88006.9      0.30      28.1       0.0                          
    0:01:02   88006.9      0.30      28.1       0.0                          
    0:01:02   88006.9      0.30      28.1       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:02   88006.9      0.30      28.1       0.0                          
    0:01:02   88020.7      0.29      27.3       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:02   88042.3      0.27      25.7       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:01:02   88054.5      0.27      25.4       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:02   88081.1      0.27      24.7       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:02   88090.2      0.26      24.2       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:01:03   88117.3      0.26      23.6       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:01:03   88135.4      0.25      23.3       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:03   88154.8      0.25      22.9       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:01:03   88162.2      0.25      22.7       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:01:03   88184.3      0.24      22.2       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:01:03   88199.5      0.24      22.0       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:03   88217.3      0.23      22.0       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:01:03   88232.7      0.23      21.8       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:03   88242.0      0.23      21.7       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:01:04   88245.8      0.23      21.6       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:04   88273.4      0.23      21.4       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:01:04   88283.3      0.23      21.1       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:04   88290.2      0.23      21.1       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:04   88301.1      0.22      20.9       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:04   88318.9      0.22      20.9       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:04   88325.8      0.22      20.9       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:01:04   88337.5      0.22      20.7       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:01:04   88345.8      0.22      20.5       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:04   88355.1      0.22      20.4       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:05   88361.2      0.22      20.3       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:05   88367.1      0.22      20.2       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:01:05   88373.4      0.21      20.0       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:01:05   88383.6      0.21      20.0       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:01:05   88395.3      0.21      19.9       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:05   88413.6      0.21      19.8       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:01:05   88420.0      0.21      19.7       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:05   88429.0      0.21      19.6       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:01:05   88432.8      0.21      19.6       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:01:05   88440.7      0.21      19.5       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:06   88451.1      0.20      19.3       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:06   88457.2      0.20      19.2       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:01:06   88461.0      0.20      19.2       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:01:06   88462.0      0.20      19.2       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:01:06   88471.3      0.20      19.0       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:06   88474.8      0.20      18.9       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:01:06   88477.7      0.20      18.9       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:06   88489.4      0.20      18.9       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:01:06   88499.3      0.20      18.8       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:01:06   88513.9      0.20      18.7       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:01:06   88525.6      0.20      18.7       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:07   88533.3      0.19      18.7       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:07   88537.0      0.19      18.7       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:01:07   88544.0      0.19      18.7       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:07   88562.6      0.19      18.5       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:07   88568.4      0.19      18.5       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:01:07   88574.3      0.19      18.6       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:07   88587.8      0.19      18.0       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:07   88597.4      0.19      17.6       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:01:07   88604.9      0.19      17.5       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:07   88611.5      0.19      17.4       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:01:07   88620.6      0.19      17.3       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:01:08   88632.5      0.19      17.0       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:08   88642.9      0.18      16.6       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:01:08   88649.3      0.18      16.5       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:08   88652.7      0.18      16.5       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:01:08   88658.3      0.18      16.4       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:08   88664.7      0.18      16.3       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:01:08   88668.2      0.18      16.3       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:08   88674.8      0.18      16.2       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:08   88679.9      0.18      16.1       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:09   88691.0      0.18      16.0       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:09   88697.7      0.18      16.0       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:09   88703.0      0.18      15.8       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:01:09   88713.4      0.18      15.9       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:01:09   88718.2      0.18      15.7       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:09   88727.2      0.17      15.6       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:01:09   88732.8      0.17      15.5       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:09   88738.9      0.17      15.2       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:09   88749.8      0.17      15.1       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:01:09   88755.7      0.17      15.0       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:09   88772.4      0.17      14.8       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:10   88775.4      0.17      14.8       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:01:10   88778.6      0.17      14.7       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:10   88786.3      0.17      14.7       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:10   88796.7      0.17      14.6       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:01:10   88813.9      0.16      14.4      15.7 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:10   88835.2      0.16      14.2      47.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:10   88845.6      0.16      14.1      47.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:10   88848.0      0.16      14.1      47.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:10   88858.4      0.16      14.2      47.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:01:10   88860.5      0.16      14.1      47.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:10   88862.9      0.16      14.1      47.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:01:11   88869.0      0.16      14.1      47.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:01:11   88875.9      0.16      13.7      47.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:01:11   88879.9      0.16      13.7      47.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:11   88883.1      0.16      13.6      47.0 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:01:11   88897.2      0.16      13.6      47.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:01:11   88902.5      0.16      13.4      47.0 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:01:11   88907.8      0.16      13.4      47.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:11   88909.4      0.16      13.4      47.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:11   88920.6      0.16      13.2      47.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:11   88921.7      0.16      13.2      47.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:12   88927.5      0.16      13.2      47.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:01:12   88938.2      0.16      13.1      47.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:12   88946.9      0.16      13.0      47.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:12   88948.5      0.15      13.0      47.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:12   88951.2      0.15      13.0      47.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:12   88955.2      0.15      13.0      47.0 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:01:12   88960.2      0.15      12.9      47.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:01:12   88966.9      0.15      12.9      47.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:01:12   88972.5      0.15      12.9      47.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:12   88975.7      0.15      12.8      47.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:12   88979.9      0.15      12.8      47.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:01:12   88983.9      0.15      12.8      47.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:13   88989.0      0.15      12.7      47.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:01:13   88991.6      0.15      12.7      47.0 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:01:13   88991.1      0.15      12.7      47.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:13   88999.6      0.15      12.5      47.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:13   89004.4      0.15      12.4      47.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:01:13   89008.4      0.15      12.4      47.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:01:13   89010.2      0.15      12.5      47.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:13   89016.9      0.15      12.5      47.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:13   89027.0      0.15      12.3      47.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:13   89030.7      0.15      12.3      47.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:13   89036.6      0.15      12.2      47.0 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:01:14   89041.1      0.15      12.3      47.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:01:14   89041.6      0.15      12.3      47.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:14   89042.2      0.15      12.3      47.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:14   89044.0      0.15      12.4      47.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:14   89048.8      0.15      12.3      47.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:14   89049.1      0.15      12.3      47.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:01:14   89049.9      0.15      12.3      47.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:14   89053.1      0.14      12.3      47.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:14   89054.4      0.14      12.3      47.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:14   89055.5      0.14      12.3      47.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:01:15   89064.0      0.14      12.1      47.0 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:01:15   89066.4      0.14      11.9      47.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:15   89070.9      0.14      11.8      47.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:15   89075.7      0.14      11.7      47.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:15   89087.4      0.14      11.6      47.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:15   89092.2      0.14      11.6      47.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:01:15   89096.4      0.14      11.6      47.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:15   89104.9      0.14      11.6      47.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:15   89110.0      0.14      11.3      47.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:15   89117.7      0.14      11.2      47.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:01:15   89124.1      0.14      11.2      47.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:16   89128.1      0.14      11.1      47.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:01:16   89136.3      0.14      11.0      47.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:01:16   89136.1      0.14      10.9      47.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:16   89139.0      0.14      10.9      47.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:16   89144.8      0.14      10.9      47.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:16   89146.4      0.14      10.8      47.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:16   89153.9      0.14      10.8      47.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:16   89159.5      0.13      10.8      47.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:16   89166.9      0.13      10.7      47.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:16   89169.8      0.13      10.7      47.0 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:01:16   89173.6      0.13      10.7      47.0 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:01:16   89178.4      0.13      10.7      47.0 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:01:16   89185.0      0.13      10.7      47.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:17   89192.5      0.13      10.7      47.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:01:17   89198.0      0.13      10.5      47.0 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:01:17   89205.8      0.13      10.5      47.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:17   89212.4      0.13      10.6      47.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:01:17   89216.4      0.13      10.6      47.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:17   89221.5      0.13      10.5      47.0 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:01:17   89226.0      0.13      10.5      47.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:17   89229.4      0.13      10.5      47.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:17   89231.8      0.13      10.5      47.0 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:01:17   89231.6      0.13      10.5      47.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:17   89238.7      0.13      10.3      47.0 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:01:17   89239.5      0.13      10.3      47.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:01:18   89243.8      0.13      10.3      47.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:01:18   89249.4      0.13      10.2      47.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:18   89252.8      0.13      10.2      47.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:18   89253.1      0.13      10.2      47.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:01:18   89256.6      0.13      10.1      47.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:01:18   89264.0      0.13       9.8      47.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:18   89267.5      0.13       9.8      47.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:18   89270.9      0.13       9.7      47.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:01:18   89274.7      0.13       9.7      47.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:01:18   89276.0      0.13       9.6      47.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:18   89279.7      0.13       9.5      47.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:01:18   89284.8      0.12       9.5      47.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:18   89287.2      0.12       9.4      47.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:19   89292.2      0.12       9.4      47.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:19   89293.0      0.12       9.4      47.0 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:01:19   89293.3      0.12       9.4      47.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:19   89299.4      0.12       9.4      47.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:19   89302.3      0.12       9.4      47.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:19   89305.5      0.12       9.3      47.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:01:19   89307.1      0.12       9.3      47.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:19   89311.6      0.12       9.3      47.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:01:19   89317.5      0.12       9.3      47.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:19   89323.1      0.12       9.3      47.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:01:19   89328.1      0.12       9.2      47.0 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:01:20   89334.5      0.12       9.3      47.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:20   89342.0      0.12       9.3      47.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:20   89348.1      0.12       9.3      47.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:20   89355.0      0.12       9.3      47.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:20   89357.1      0.12       9.3      47.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:01:20   89361.1      0.12       9.3      47.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:01:20   89361.6      0.12       9.3      47.0                          
    0:01:21   89353.7      0.12       9.3      47.0                          
    0:01:21   89353.7      0.12       9.3      47.0                          


  Beginning Design Rule Fixing  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:21   89353.7      0.12       9.3      47.0                          
    0:01:21   89335.0      0.12       9.2       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:21   89336.9      0.12       9.2       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:21   89339.0      0.12       9.2       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:01:21   89344.1      0.12       9.2       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:21   89344.1      0.12       9.2       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:21   89350.5      0.12       9.2       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:01:22   89357.6      0.12       9.1       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:01:22   89360.3      0.12       9.1       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:22   89362.4      0.12       9.1       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:22   89364.8      0.12       9.1       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:22   89369.1      0.12       9.1       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:22   89382.6      0.12       9.0       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:22   89382.9      0.12       9.0       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:01:22   89385.0      0.12       9.0       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:22   89394.1      0.12       8.9       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:22   89397.0      0.12       8.8       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:01:22   89397.8      0.12       8.8       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:01:22   89400.2      0.12       8.8       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:01:22   89411.1      0.12       8.7       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:23   89420.7      0.12       8.6       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:01:23   89422.8      0.12       8.6       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:23   89425.5      0.11       8.6       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:23   89426.8      0.11       8.6       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:01:23   89430.0      0.11       8.6       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:01:23   89432.9      0.11       8.6       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:23   89443.3      0.11       8.4       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:23   89451.8      0.11       8.3       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:23   89453.1      0.11       8.3       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:23   89456.3      0.11       8.2       0.0                          


  Beginning Area-Recovery Phase  (max_area 0)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:23   89456.3      0.11       8.2       0.0                          
    0:01:24   89456.3      0.11       8.2       0.0                          
    0:01:26   89172.5      0.11       8.2       0.0                          
    0:01:27   89104.4      0.11       8.2       0.0                          
    0:01:27   89102.3      0.11       8.2       0.0                          
    0:01:27   89101.2      0.11       8.2       0.0                          
    0:01:28   89100.2      0.11       8.2       0.0                          
    0:01:28   89100.2      0.11       8.2       0.0                          
    0:01:28   89100.2      0.11       8.2       0.0                          
    0:01:28   89029.1      0.13       8.6       0.0                          
    0:01:28   89018.8      0.13       8.6       0.0                          
    0:01:28   89018.8      0.13       8.6       0.0                          
    0:01:28   89018.8      0.13       8.6       0.0                          
    0:01:28   89018.8      0.13       8.6       0.0                          
    0:01:28   89018.8      0.13       8.6       0.0                          
    0:01:28   89018.8      0.13       8.6       0.0                          
    0:01:29   89028.3      0.12       8.5       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:29   89031.8      0.12       8.4       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:29   89036.8      0.12       8.4       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:01:29   89043.8      0.11       8.2       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:29   89047.2      0.11       8.2       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:01:29   89049.6      0.11       8.2       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:01:29   89053.3      0.11       8.2       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:29   89056.0      0.11       8.2       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:30   89069.0      0.11       8.2       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:30   89072.2      0.11       8.2       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:30   89073.0      0.11       8.2       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:01:30   89074.1      0.11       8.2       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:30   89078.1      0.11       8.1       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:01:30   89079.1      0.11       8.1       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:01:30   89084.5      0.11       8.1       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:30   89092.4      0.11       8.0       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:30   89094.3      0.11       8.0       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:01:30   89099.6      0.11       8.0       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:01:30   89104.7      0.11       8.0       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:01:31   89115.6      0.11       7.7       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:31   89117.4      0.11       7.7       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:01:31   89121.2      0.11       7.7       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:01:31   89124.4      0.11       7.7       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:31   89124.4      0.11       7.7       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:01:31   89130.2      0.11       7.7       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:01:31   89139.0      0.11       7.3       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:31   89139.0      0.11       7.3       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:31   89141.4      0.11       7.3       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:31   89146.7      0.11       7.3       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:31   89147.5      0.11       7.3       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:32   89153.6      0.11       7.3       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:01:32   89156.5      0.11       7.3       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:01:32   89161.9      0.11       7.2       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:01:32   89167.2      0.11       7.2       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:32   89170.9      0.11       7.1       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:01:32   89174.9      0.11       7.1       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:32   89186.1      0.11       7.1       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:32   89187.9      0.11       7.1       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:01:32   89191.1      0.11       7.1       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:32   89196.2      0.11       7.1       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:01:32   89203.4      0.10       6.8       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:33   89204.2      0.10       6.8       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:01:33   89208.4      0.10       6.8       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:01:33   89211.9      0.10       6.7       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:33   89213.7      0.10       6.7       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:01:33   89217.7      0.10       6.5       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:33   89221.5      0.10       6.5       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:01:33   89223.6      0.10       6.5       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:33   89231.6      0.10       6.4       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:01:33   89235.8      0.10       6.4       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:01:33   89236.1      0.10       6.4       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:33   89238.2      0.10       6.4       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:01:33   89238.2      0.10       6.4       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:34   89244.6      0.10       6.3       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:34   89249.6      0.10       6.3       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:01:34   89254.4      0.10       6.3       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:34   89263.7      0.10       6.3       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:34   89277.0      0.10       6.1       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:34   89277.8      0.10       6.1       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:01:34   89278.6      0.10       6.1       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:01:34   89282.6      0.10       6.1       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:01:34   89288.2      0.10       6.1       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:01:34   89294.6      0.10       6.1       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:34   89295.4      0.10       6.1       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:01:34   89300.2      0.10       6.1       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:35   89301.8      0.10       6.1       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:01:35   89303.6      0.10       6.1       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:01:35   89304.4      0.10       6.1       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:35   89305.5      0.10       6.1       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:35   89308.4      0.10       6.1       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:35   89309.2      0.10       6.1       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:01:35   89311.4      0.10       6.1       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:35   89313.5      0.10       6.1       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:35   89316.7      0.10       6.0       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:01:35   89317.5      0.10       6.0       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:01:35   89311.6      0.10       6.0       0.0                          
    0:01:36   89303.6      0.10       6.0       0.0                          
    0:01:36   89294.3      0.10       6.0       0.0                          
    0:01:36   89280.8      0.10       6.0       0.0                          
    0:01:36   89268.8      0.10       6.1       0.0                          
    0:01:36   89251.0      0.10       6.0       0.0                          
    0:01:36   89237.9      0.10       6.0       0.0                          
    0:01:36   89222.5      0.10       6.0       0.0                          
    0:01:36   89209.5      0.10       6.0       0.0                          
    0:01:37   89182.1      0.10       6.0       0.0                          
    0:01:37   89155.8      0.10       6.0       0.0                          
    0:01:38   89082.3      0.10       6.1       0.0                          
    0:01:38   88968.8      0.10       6.1       0.0                          
    0:01:38   88901.5      0.10       6.1       0.0                          
    0:01:38   88894.0      0.10       6.1       0.0                          
    0:01:38   88885.5      0.10       6.1       0.0                          
    0:01:38   88855.2      0.10       6.1       0.0                          
    0:01:38   88854.4      0.10       6.1       0.0                          
    0:01:38   88843.2      0.10       6.1       0.0                          
    0:01:39   88650.1      0.10       6.1       0.0                          
    0:01:39   88453.8      0.10       6.1       0.0                          
    0:01:40   88275.6      0.10       6.1       0.0                          
    0:01:40   88271.3      0.10       6.1       0.0                          
    0:01:40   88268.6      0.10       6.1       0.0                          
    0:01:40   88265.4      0.10       6.1       0.0                          
    0:01:41   88264.9      0.10       6.1       0.0                          
    0:01:41   88263.1      0.10       6.1       0.0                          
    0:01:42   88260.4      0.10       6.1       0.0                          
    0:01:43   88249.2      0.10       6.1       0.0                          
    0:01:44   88247.6      0.10       6.1       0.0                          
    0:01:45   88244.7      0.10       6.1       0.0                          
    0:01:45   88199.2      0.12       6.4       0.0                          
    0:01:45   88197.4      0.12       6.5       0.0                          
    0:01:45   88197.4      0.12       6.5       0.0                          
    0:01:45   88197.4      0.12       6.5       0.0                          
    0:01:46   88197.4      0.12       6.5       0.0                          
    0:01:46   88197.4      0.12       6.5       0.0                          
    0:01:46   88197.4      0.12       6.5       0.0                          
    0:01:46   88213.6      0.10       6.1       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:46   88219.7      0.10       6.1       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:46   88219.2      0.10       6.1       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:46   88220.0      0.10       6.1       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:01:46   88221.0      0.10       6.1       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:01:46   88225.5      0.10       6.1       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:46   88227.4      0.09       6.1       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:47   88229.8      0.09       6.1       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:47   88230.6      0.09       6.1       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:47   88241.5      0.09       6.1       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:47   88243.9      0.09       6.1       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:47   88247.1      0.09       6.0       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:47   88249.0      0.09       6.0       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:47   88251.1      0.09       6.0       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:47   88259.1      0.09       6.0       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:47   88260.4      0.09       6.0       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:47   88265.7      0.09       6.0       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:47   88268.1      0.09       6.0       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:01:48   88274.0      0.09       6.0       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:48   88276.9      0.09       6.0       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:01:48   88280.6      0.09       6.0       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:01:48   88290.2      0.09       6.0       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:48   88291.5      0.09       6.0       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:48   88292.3      0.09       6.0       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:48   88295.0      0.09       6.0       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:48   88297.9      0.09       6.0       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:01:48   88301.6      0.09       5.9       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:48   88305.6      0.09       5.9       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:48   88308.3      0.09       5.9       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:48   88314.7      0.09       5.8       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:49   88314.7      0.09       5.8       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:01:49   88314.7      0.09       5.8       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:01:49   88316.3      0.09       5.8       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:49   88318.9      0.09       5.8       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:01:49   88322.9      0.09       5.7       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:49   88324.2      0.09       5.7       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:49   88326.4      0.09       5.7       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:01:49   88325.3      0.09       5.7       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:49   88325.0      0.09       5.7       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:49   88325.8      0.09       5.7       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:01:50   88327.4      0.09       5.7       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:50   88328.8      0.09       5.7       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:50   88332.7      0.09       5.7       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:50   88335.4      0.09       5.7       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:50   88339.9      0.09       5.6       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:50   88345.0      0.09       5.6       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:50   88349.2      0.09       5.6       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:50   88352.2      0.09       5.6       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:50   88352.7      0.09       5.6       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:50   88359.3      0.09       5.6       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:50   88370.3      0.09       5.4       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:51   88373.4      0.09       5.3       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:51   88378.0      0.09       5.3       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:51   88378.0      0.09       5.3       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:01:51   88379.8      0.09       5.3       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:51   88383.6      0.09       5.3       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:51   88388.9      0.09       5.3       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:51   88392.3      0.09       5.3       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:51   88400.0      0.09       5.0       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:51   88402.4      0.09       5.0       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:01:51   88407.2      0.09       5.0       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:01:51   88408.0      0.09       5.0       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:51   88408.8      0.08       5.0       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:51   88410.7      0.08       5.0       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:52   88416.3      0.08       4.8       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:52   88416.3      0.08       4.8       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:52   88419.2      0.08       4.8       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:52   88421.3      0.08       4.8       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:52   88424.3      0.08       4.8       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:52   88425.6      0.08       4.8       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:52   88430.4      0.08       4.8       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:52   88432.0      0.08       4.8       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:52   88439.7      0.08       4.7       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:52   88445.5      0.08       4.7       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:52   88447.1      0.08       4.7       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:52   88451.1      0.08       4.7       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:53   88450.9      0.08       4.7       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:53   88454.0      0.08       4.7       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:53   88457.2      0.08       4.7       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:53   88460.2      0.08       4.7       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:53   88459.9      0.08       4.7       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:53   88463.1      0.08       4.7       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:53   88465.5      0.08       4.7       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:53   88468.7      0.08       4.7       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:53   88471.9      0.08       4.6       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:53   88474.8      0.08       4.6       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:53   88476.1      0.08       4.6       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:54   88489.4      0.08       4.6       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:54   88489.2      0.08       4.6       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:54   88489.2      0.08       4.6       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:54   88489.4      0.08       4.6       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:54   88492.3      0.08       4.6       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:54   88495.5      0.08       4.6       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:54   88499.5      0.08       4.6       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:54   88501.9      0.08       4.6       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:54   88507.0      0.08       4.5       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:54   88508.3      0.08       4.4       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:54   88511.8      0.08       4.4       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:54   88519.2      0.08       4.4       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:54   88520.8      0.08       4.4       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:55   88524.5      0.08       4.4       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:55   88526.1      0.08       4.4       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:55   88527.5      0.08       4.4       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:55   88529.9      0.08       4.4       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:55   88535.4      0.08       4.4       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:55   88537.6      0.08       4.4       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:55   88537.8      0.08       4.4       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:55   88539.2      0.08       4.4       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:55   88541.8      0.08       4.4       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:55   88542.1      0.08       4.4       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:55   88545.3      0.08       4.4       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:55   88549.5      0.08       4.4       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:56   88550.3      0.08       4.4       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:56   88550.9      0.08       4.3       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:56   88553.0      0.08       4.4       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:56   88554.3      0.08       4.4       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:56   88555.1      0.08       4.4       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:56   88557.5      0.08       4.3       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:56   88561.2      0.08       4.3       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:56   88565.5      0.08       4.3       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:56   88566.3      0.08       4.3       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:56   88570.8      0.08       4.3       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:56   88572.9      0.08       4.3       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:57   88579.1      0.08       4.3       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:57   88582.3      0.08       4.3       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:57   88584.4      0.08       4.3       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:57   88585.2      0.07       4.3       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:57   88586.8      0.07       4.3       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:57   88588.9      0.07       4.3       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:57   88589.4      0.07       4.3       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:57   88591.0      0.07       4.3       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:57   88594.0      0.07       4.2       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:57   88596.1      0.07       4.2       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:57   88597.9      0.07       4.2       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:57   88608.1      0.07       4.1       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:57   88609.1      0.07       4.0       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:58   88611.2      0.07       4.0       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:58   88612.3      0.07       4.0       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:58   88615.0      0.07       4.0       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:58   88615.0      0.07       4.0       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:58   88615.5      0.07       4.0       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:58   88614.7      0.07       4.0       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:58   88618.7      0.07       4.0       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:58   88620.6      0.07       4.0       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:58   88626.7      0.07       4.0       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:58   88629.3      0.07       4.0       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:59   88638.1      0.07       3.9       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:59   88641.0      0.07       3.9       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:59   88641.0      0.07       3.9       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:59   88640.8      0.07       3.9       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:59   88645.3      0.07       3.9       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:59   88649.8      0.07       3.8       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:59   88650.6      0.07       3.8       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:59   88656.7      0.07       3.8       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:59   88663.9      0.07       3.8       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:59   88669.5      0.07       3.8       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:59   88672.4      0.07       3.8       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:59   88678.5      0.07       3.7       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:02:00   88678.8      0.07       3.7       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:00   88681.7      0.07       3.7       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:00   88684.9      0.07       3.7       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:00   88689.2      0.07       3.7       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:02:00   88693.4      0.07       3.7       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:00   88698.0      0.07       3.7       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:00   88703.6      0.07       3.7       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:00   88708.3      0.07       3.6       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:00   88711.0      0.07       3.6       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:00   88714.7      0.07       3.6       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:00   88716.3      0.07       3.6       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:00   88717.4      0.07       3.6       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:01   88721.4      0.07       3.6       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:01   88729.4      0.07       3.6       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:01   88734.9      0.06       3.6       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:01   88735.7      0.06       3.6       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:01   88738.7      0.06       3.6       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:01   88743.2      0.06       3.6       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:01   88747.7      0.06       3.5       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:01   88750.4      0.06       3.5       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:01   88752.2      0.06       3.5       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:02:01   88753.0      0.06       3.5       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:01   88757.0      0.06       3.5       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:01   88757.8      0.06       3.5       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:01   88758.9      0.06       3.5       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:02   88759.1      0.06       3.5       0.0                          
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'mvm_12_12_20_1' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'path/genblk1[1].path/genblk1.Vec_y_Mem/Incr/clk': 9391 load(s), 1 driver(s)
1
report_area
 
****************************************
Report : area
Design : mvm_12_12_20_1
Version: J-2014.09-SP5-2
Date   : Tue Dec  1 06:01:53 2015
****************************************

Information: Updating design information... (UID-85)
Warning: Design 'mvm_12_12_20_1' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)

Number of ports:                           66
Number of nets:                            66
Number of cells:                            1
Number of combinational cells:              0
Number of sequential cells:                 0
Number of macros/black boxes:               0
Number of buf/inv:                          0
Number of references:                       1

Combinational area:              44492.756297
Buf/Inv area:                     5714.212036
Noncombinational area:           44266.388490
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                 88759.144787
Total area:                 undefined
1
report_power
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -analysis_effort low
Design : mvm_12_12_20_1
Version: J-2014.09-SP5-2
Date   : Tue Dec  1 06:01:58 2015
****************************************


Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)


Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
mvm_12_12_20_1         5K_hvratio_1_1    NangateOpenCellLibrary


Global Operating Voltage = 1.1  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  =  32.3679 mW   (92%)
  Net Switching Power  =   2.7590 mW    (8%)
                         ---------
Total Dynamic Power    =  35.1270 mW  (100%)

Cell Leakage Power     =   1.7235 mW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register       3.0689e+04          342.2290        7.3634e+05        3.1768e+04  (  86.21%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational  1.6785e+03        2.4168e+03        9.8713e+05        5.0824e+03  (  13.79%)
--------------------------------------------------------------------------------------------------
Total          3.2368e+04 uW     2.7590e+03 uW     1.7235e+06 nW     3.6851e+04 uW
1
report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : mvm_12_12_20_1
Version: J-2014.09-SP5-2
Date   : Tue Dec  1 06:01:58 2015
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: path/genblk1[9].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: path/genblk1[9].path/path/genblk1.add_in_reg[39]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_12_12_20_1     5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  path/genblk1[9].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[6]/CK (DFF_X1)
                                                          0.00 #     0.00 r
  path/genblk1[9].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[6]/Q (DFF_X1)
                                                          0.09       0.09 r
  path/genblk1[9].path/Mat_a_Mem/Mem/U558/ZN (TINV_X1)
                                                          0.15       0.23 f
  path/genblk1[9].path/Mat_a_Mem/Mem/data_out[6] (memory_b20_SIZE12_LOGSIZE4_6)
                                                          0.00       0.23 f
  path/genblk1[9].path/Mat_a_Mem/data_out[6] (seqMemory_b20_SIZE12_6)
                                                          0.00       0.23 f
  path/genblk1[9].path/path/in0[6] (mac_b20_g1_3)         0.00       0.23 f
  path/genblk1[9].path/path/mult_21/a[6] (mac_b20_g1_3_DW_mult_tc_1)
                                                          0.00       0.23 f
  path/genblk1[9].path/path/mult_21/U1177/Z (BUF_X1)      0.04       0.27 f
  path/genblk1[9].path/path/mult_21/U1332/Z (XOR2_X1)     0.07       0.34 f
  path/genblk1[9].path/path/mult_21/U1225/ZN (NAND2_X1)
                                                          0.06       0.40 r
  path/genblk1[9].path/path/mult_21/U1950/ZN (OAI22_X1)
                                                          0.05       0.45 f
  path/genblk1[9].path/path/mult_21/U421/CO (FA_X1)       0.11       0.56 f
  path/genblk1[9].path/path/mult_21/U412/CO (FA_X1)       0.11       0.66 f
  path/genblk1[9].path/path/mult_21/U404/S (FA_X1)        0.15       0.81 r
  path/genblk1[9].path/path/mult_21/U403/S (FA_X1)        0.12       0.92 f
  path/genblk1[9].path/path/mult_21/U1257/ZN (AND2_X1)
                                                          0.04       0.97 f
  path/genblk1[9].path/path/mult_21/U1763/ZN (AOI21_X1)
                                                          0.04       1.01 r
  path/genblk1[9].path/path/mult_21/U1709/ZN (OAI21_X1)
                                                          0.04       1.05 f
  path/genblk1[9].path/path/mult_21/U1708/ZN (AOI21_X1)
                                                          0.06       1.10 r
  path/genblk1[9].path/path/mult_21/U2011/ZN (OAI21_X1)
                                                          0.03       1.13 f
  path/genblk1[9].path/path/mult_21/U1318/ZN (AOI21_X1)
                                                          0.06       1.19 r
  path/genblk1[9].path/path/mult_21/U1895/ZN (OAI21_X1)
                                                          0.03       1.22 f
  path/genblk1[9].path/path/mult_21/U1964/ZN (AOI21_X1)
                                                          0.04       1.26 r
  path/genblk1[9].path/path/mult_21/U1939/ZN (INV_X1)     0.03       1.29 f
  path/genblk1[9].path/path/mult_21/U1292/ZN (NAND2_X1)
                                                          0.04       1.33 r
  path/genblk1[9].path/path/mult_21/U1293/ZN (NAND3_X1)
                                                          0.04       1.37 f
  path/genblk1[9].path/path/mult_21/U1298/ZN (NAND2_X1)
                                                          0.03       1.40 r
  path/genblk1[9].path/path/mult_21/U1299/ZN (NAND3_X1)
                                                          0.04       1.44 f
  path/genblk1[9].path/path/mult_21/U1092/ZN (NAND2_X1)
                                                          0.03       1.47 r
  path/genblk1[9].path/path/mult_21/U1089/ZN (AND3_X1)
                                                          0.05       1.52 r
  path/genblk1[9].path/path/mult_21/product[39] (mac_b20_g1_3_DW_mult_tc_1)
                                                          0.00       1.52 r
  path/genblk1[9].path/path/genblk1.add_in_reg[39]/D (DFF_X1)
                                                          0.01       1.53 r
  data arrival time                                                  1.53

  clock clk (rise edge)                                   1.50       1.50
  clock network delay (ideal)                             0.00       1.50
  path/genblk1[9].path/path/genblk1.add_in_reg[39]/CK (DFF_X1)
                                                          0.00       1.50 r
  library setup time                                     -0.03       1.47
  data required time                                                 1.47
  --------------------------------------------------------------------------
  data required time                                                 1.47
  data arrival time                                                 -1.53
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.06


1
write -f verilog $TOP_MOD_NAME -output gates.v -hierarchy
Writing verilog file '/home/home5/lfolkerts/ese507/Project2/Project3/src/tmp/gates.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 11 nets to module multipath_k12_p12_b20_g1 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
quit

Thank you...
