opt: 116
Opening: validation/A_sim.mifFound colon - skip: 0Found colon - skip: 0Found colon - skip: 0Found colon - skip: 0Found colon - skip: 0Found colon - skip: 0Found colon - skip: 0Found colon - skip: 0Found colon - skip: 0Init done..
PC++
IR <- 8a
-------------------------------------------------------------------------
Tick: 1.DECODE(3).1, PC: 2, SP: 0, BP: 0 MAR: 0(8a), MDR: 0 CR: 00001000
IR: ldi (8a) - (0000000010001010), Micro(0): 001000000000000000000000110000000000100000000000
MDR_LOAD OP0S(MDRout) IMMS(IMM10) IRimm(17) REGR1(0) OP0(0) MDRin(17) loadneg: 0 
ALUout(0) loadneg: 0 
loadneg: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:2, 1:1, tgt:2
ALU: 0:MDRout(0) 1:REGR0(0) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
MDR <- 0011
-------------------------------------------------------------------------
Tick: 2.DECODE(3).0, PC: 2, SP: 0, BP: 0 MAR: 0(fefe), MDR: 11 CR: 00001000
IR: DECODING (8a) Micro(0): 001000000000000000000000110000000000100000000000
MDR_LOAD OP0S(MDRout) IMMS(IMM10) OP0(17) loadneg: 0 
ALUout(17) loadneg: 0 
loadneg: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:2, 1:1, tgt:2
ALU: 0:MDRout(11) 1:REGR0(0) func: out:11
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 3.EXEC(7).1, PC: 2, SP: 0, BP: 0 MAR: 0(fefe), MDR: 11 CR: 00001000
IR: ldi (8a) - (0000000010001010), Micro(128): 000100000000000010100000010000000000000000000000
REGWS(TGT) OP0S(MDRout) IRimm(34) MDRin(34) loadneg: 0 
loadneg: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:2, 1:1, tgt:2
ALU: 0:MDRout(11) 1:REGR0(0) func: out:11
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 4.EXEC(7).0, PC: 2, SP: 0, BP: 0 MAR: 0(fefe), MDR: 11 CR: 00001000
IR: ldi (8a) - (0000000010001010), Micro(128): 000100000000000010100000010000000000000000000000
REGWS(TGT) OP0S(MDRout) loadneg: 0 
loadneg: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:2, 1:1, tgt:2
ALU: 0:MDRout(11) 1:REGR0(0) func: out:11
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
REG2 <- 11
MAR <- 2
PC++
IR <- 321
-------------------------------------------------------------------------
Tick: 7.DECODE(3).1, PC: 4, SP: 0, BP: 0 MAR: 2(321), MDR: 11 CR: 00001000
IR: ldi (321) - (0000001100100001), Micro(0): 001000000000000000000000110000000000100000000000
MDR_LOAD OP0S(MDRout) IMMS(IMM10) IRimm(100) REGR1(0) OP0(17) MDRin(100) loadneg: 0 
ALUout(17) loadneg: 0 
loadneg: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:4, 1:4, tgt:1
ALU: 0:MDRout(11) 1:REGR0(0) func: out:11
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
MDR <- 0064
-------------------------------------------------------------------------
Tick: 8.DECODE(3).0, PC: 4, SP: 0, BP: 0 MAR: 2(fefe), MDR: 64 CR: 00001000
IR: DECODING (321) Micro(0): 001000000000000000000000110000000000100000000000
MDR_LOAD OP0S(MDRout) IMMS(IMM10) OP0(100) loadneg: 0 
ALUout(100) loadneg: 0 
loadneg: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:4, 1:4, tgt:1
ALU: 0:MDRout(64) 1:REGR0(0) func: out:64
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 9.EXEC(7).1, PC: 4, SP: 0, BP: 0 MAR: 2(fefe), MDR: 64 CR: 00001000
IR: ldi (321) - (0000001100100001), Micro(128): 000100000000000010100000010000000000000000000000
REGWS(TGT) OP0S(MDRout) IRimm(65480) MDRin(65480) loadneg: 0 
loadneg: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:4, 1:4, tgt:1
ALU: 0:MDRout(64) 1:REGR0(0) func: out:64
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 10.EXEC(7).0, PC: 4, SP: 0, BP: 0 MAR: 2(fefe), MDR: 64 CR: 00001000
IR: ldi (321) - (0000001100100001), Micro(128): 000100000000000010100000010000000000000000000000
REGWS(TGT) OP0S(MDRout) loadneg: 0 
loadneg: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:4, 1:4, tgt:1
ALU: 0:MDRout(64) 1:REGR0(0) func: out:64
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
REG1 <- 64
MAR <- 4
PC++
IR <- b611
-------------------------------------------------------------------------
Tick: 13.DECODE(3).1, PC: 6, SP: 0, BP: 0 MAR: 4(b611), MDR: 64 CR: 00001000
IR: stb.b (b611) - (1011011000010001), Micro(27): 000000000000000000000000000000000000000000000000
REGR1(0) OP0(0) loadneg: 0 
ALUout(0) loadneg: 0 
loadneg: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:2, tgt:1
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 14.DECODE(3).0, PC: 6, SP: 0, BP: 0 MAR: 4(fefe), MDR: 64 CR: 00001000
IR: DECODING (b611) Micro(27): 000000000000000000000000000000000000000000000000
loadneg: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:2, tgt:1
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 15.READ(5).1, PC: 6, SP: 0, BP: 0 MAR: 4(fefe), MDR: 64 CR: 00001000
IR: stb.b (b611) - (1011011000010001), Micro(91): 100000001000100100000000000010000000000000000000
MAR_LOAD REGR0S(ARG0) REGR1S(ARG1) OP1S(REGR1) REGR1(17) OP1(17) loadneg: 0 
ALUout(17) loadneg: 0 
loadneg: 0 
Stable after 3 vcycles.
regfile: r0:ARG0, r1:ARG1, w:REG0
args: 0:0, 1:2, tgt:1
ALU: 0:REGR0(0) 1:REGR1(11) func: out:11
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
MAR <- 11
-------------------------------------------------------------------------
Tick: 16.READ(5).0, PC: 6, SP: 0, BP: 0 MAR: 11(fefe), MDR: 64 CR: 00001000
IR: stb.b (b611) - (1011011000010001), Micro(91): 100000001000100100000000000010000000000000000000
MAR_LOAD REGR0S(ARG0) REGR1S(ARG1) OP1S(REGR1) loadneg: 0 
loadneg: 0 
Stable after 2 vcycles.
regfile: r0:ARG0, r1:ARG1, w:REG0
args: 0:0, 1:2, tgt:1
ALU: 0:REGR0(0) 1:REGR1(11) func: out:11
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 17.EXEC(7).1, PC: 6, SP: 0, BP: 0 MAR: 11(fefe), MDR: 64 CR: 00001000
IR: stb.b (b611) - (1011011000010001), Micro(155): 001010011010000000001000000010000000000000000000
MDR_LOAD BE REGR0S(TGT) MDRS(ALUout) OP1S(REGR1) REGR0(100) REGR1(0) OP0(100) OP1(0) MDRin(17) loadneg: 0 
ALUout(100) MDRin(100) loadneg: 0 
loadneg: 0 
Stable after 3 vcycles.
regfile: r0:TGT, r1:REG0, w:REG0
args: 0:0, 1:2, tgt:1
ALU: 0:REGR0(64) 1:REGR1(0) func: out:64
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
MDR <- 0064
-------------------------------------------------------------------------
Tick: 18.EXEC(7).0, PC: 6, SP: 0, BP: 0 MAR: 11(fefe), MDR: 64 CR: 00001000
IR: stb.b (b611) - (1011011000010001), Micro(155): 001010011010000000001000000010000000000000000000
MDR_LOAD BE REGR0S(TGT) MDRS(ALUout) OP1S(REGR1) loadneg: 0 
loadneg: 0 
Stable after 2 vcycles.
regfile: r0:TGT, r1:REG0, w:REG0
args: 0:0, 1:2, tgt:1
ALU: 0:REGR0(64) 1:REGR1(0) func: out:64
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
RAM[10L] <- 64 (b664)
MAR <- 6
PC++
IR <- 9a
-------------------------------------------------------------------------
Tick: 21.DECODE(3).1, PC: 8, SP: 0, BP: 0 MAR: 6(9a), MDR: 64 CR: 00001000
IR: ldi (9a) - (0000000010011010), Micro(0): 001000000000000000000000110000000000100000000000
MDR_LOAD OP0S(MDRout) IMMS(IMM10) IRimm(19) REGR1(0) OP0(100) MDRin(19) loadneg: 0 
ALUout(100) loadneg: 0 
loadneg: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:2, 1:3, tgt:2
ALU: 0:MDRout(64) 1:REGR0(0) func: out:64
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
MDR <- 0013
-------------------------------------------------------------------------
Tick: 22.DECODE(3).0, PC: 8, SP: 0, BP: 0 MAR: 6(fefe), MDR: 13 CR: 00001000
IR: DECODING (9a) Micro(0): 001000000000000000000000110000000000100000000000
MDR_LOAD OP0S(MDRout) IMMS(IMM10) OP0(19) loadneg: 0 
ALUout(19) loadneg: 0 
loadneg: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:2, 1:3, tgt:2
ALU: 0:MDRout(13) 1:REGR0(0) func: out:13
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 23.EXEC(7).1, PC: 8, SP: 0, BP: 0 MAR: 6(fefe), MDR: 13 CR: 00001000
IR: ldi (9a) - (0000000010011010), Micro(128): 000100000000000010100000010000000000000000000000
REGWS(TGT) OP0S(MDRout) IRimm(38) MDRin(38) loadneg: 0 
loadneg: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:2, 1:3, tgt:2
ALU: 0:MDRout(13) 1:REGR0(0) func: out:13
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 24.EXEC(7).0, PC: 8, SP: 0, BP: 0 MAR: 6(fefe), MDR: 13 CR: 00001000
IR: ldi (9a) - (0000000010011010), Micro(128): 000100000000000010100000010000000000000000000000
REGWS(TGT) OP0S(MDRout) loadneg: 0 
loadneg: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:2, 1:3, tgt:2
ALU: 0:MDRout(13) 1:REGR0(0) func: out:13
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
REG2 <- 13
MAR <- 8
PC++
IR <- 9
-------------------------------------------------------------------------
Tick: 27.DECODE(3).1, PC: a, SP: 0, BP: 0 MAR: 8(9), MDR: 13 CR: 00001000
IR: ldi (9) - (0000000000001001), Micro(0): 001000000000000000000000110000000000100000000000
MDR_LOAD OP0S(MDRout) IMMS(IMM10) IRimm(1) REGR1(0) OP0(19) MDRin(1) loadneg: 0 
ALUout(19) loadneg: 0 
loadneg: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:1, tgt:1
ALU: 0:MDRout(13) 1:REGR0(0) func: out:13
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
MDR <- 0001
-------------------------------------------------------------------------
Tick: 28.DECODE(3).0, PC: a, SP: 0, BP: 0 MAR: 8(fefe), MDR: 1 CR: 00001000
IR: DECODING (9) Micro(0): 001000000000000000000000110000000000100000000000
MDR_LOAD OP0S(MDRout) IMMS(IMM10) OP0(1) loadneg: 0 
ALUout(1) loadneg: 0 
loadneg: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:1, tgt:1
ALU: 0:MDRout(1) 1:REGR0(0) func: out:1
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 29.EXEC(7).1, PC: a, SP: 0, BP: 0 MAR: 8(fefe), MDR: 1 CR: 00001000
IR: ldi (9) - (0000000000001001), Micro(128): 000100000000000010100000010000000000000000000000
REGWS(TGT) OP0S(MDRout) IRimm(2) MDRin(2) loadneg: 0 
loadneg: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:0, 1:1, tgt:1
ALU: 0:MDRout(1) 1:REGR0(0) func: out:1
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 30.EXEC(7).0, PC: a, SP: 0, BP: 0 MAR: 8(fefe), MDR: 1 CR: 00001000
IR: ldi (9) - (0000000000001001), Micro(128): 000100000000000010100000010000000000000000000000
REGWS(TGT) OP0S(MDRout) loadneg: 0 
loadneg: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:0, 1:1, tgt:1
ALU: 0:MDRout(1) 1:REGR0(0) func: out:1
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
REG1 <- 1
MAR <- a
PC++
IR <- b611
-------------------------------------------------------------------------
Tick: 33.DECODE(3).1, PC: c, SP: 0, BP: 0 MAR: a(b611), MDR: 1 CR: 00001000
IR: stb.b (b611) - (1011011000010001), Micro(27): 000000000000000000000000000000000000000000000000
REGR1(0) OP0(0) loadneg: 0 
ALUout(0) loadneg: 0 
loadneg: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:2, tgt:1
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 34.DECODE(3).0, PC: c, SP: 0, BP: 0 MAR: a(fefe), MDR: 1 CR: 00001000
IR: DECODING (b611) Micro(27): 000000000000000000000000000000000000000000000000
loadneg: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:2, tgt:1
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 35.READ(5).1, PC: c, SP: 0, BP: 0 MAR: a(fefe), MDR: 1 CR: 00001000
IR: stb.b (b611) - (1011011000010001), Micro(91): 100000001000100100000000000010000000000000000000
MAR_LOAD REGR0S(ARG0) REGR1S(ARG1) OP1S(REGR1) REGR1(19) OP1(19) loadneg: 0 
ALUout(19) loadneg: 0 
loadneg: 0 
Stable after 3 vcycles.
regfile: r0:ARG0, r1:ARG1, w:REG0
args: 0:0, 1:2, tgt:1
ALU: 0:REGR0(0) 1:REGR1(13) func: out:13
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
MAR <- 13
-------------------------------------------------------------------------
Tick: 36.READ(5).0, PC: c, SP: 0, BP: 0 MAR: 13(fefe), MDR: 1 CR: 00001000
IR: stb.b (b611) - (1011011000010001), Micro(91): 100000001000100100000000000010000000000000000000
MAR_LOAD REGR0S(ARG0) REGR1S(ARG1) OP1S(REGR1) loadneg: 0 
loadneg: 0 
Stable after 2 vcycles.
regfile: r0:ARG0, r1:ARG1, w:REG0
args: 0:0, 1:2, tgt:1
ALU: 0:REGR0(0) 1:REGR1(13) func: out:13
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 37.EXEC(7).1, PC: c, SP: 0, BP: 0 MAR: 13(fefe), MDR: 1 CR: 00001000
IR: stb.b (b611) - (1011011000010001), Micro(155): 001010011010000000001000000010000000000000000000
MDR_LOAD BE REGR0S(TGT) MDRS(ALUout) OP1S(REGR1) REGR0(1) REGR1(0) OP0(1) OP1(0) MDRin(19) loadneg: 0 
ALUout(1) MDRin(1) loadneg: 0 
loadneg: 0 
Stable after 3 vcycles.
regfile: r0:TGT, r1:REG0, w:REG0
args: 0:0, 1:2, tgt:1
ALU: 0:REGR0(1) 1:REGR1(0) func: out:1
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
MDR <- 0001
-------------------------------------------------------------------------
Tick: 38.EXEC(7).0, PC: c, SP: 0, BP: 0 MAR: 13(fefe), MDR: 1 CR: 00001000
IR: stb.b (b611) - (1011011000010001), Micro(155): 001010011010000000001000000010000000000000000000
MDR_LOAD BE REGR0S(TGT) MDRS(ALUout) OP1S(REGR1) loadneg: 0 
loadneg: 0 
Stable after 2 vcycles.
regfile: r0:TGT, r1:REG0, w:REG0
args: 0:0, 1:2, tgt:1
ALU: 0:REGR0(1) 1:REGR1(0) func: out:1
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
RAM[12L] <- 1 (9401)
MAR <- c
PC++
IR <- a2
-------------------------------------------------------------------------
Tick: 41.DECODE(3).1, PC: e, SP: 0, BP: 0 MAR: c(a2), MDR: 1 CR: 00001000
IR: ldi (a2) - (0000000010100010), Micro(0): 001000000000000000000000110000000000100000000000
MDR_LOAD OP0S(MDRout) IMMS(IMM10) IRimm(20) REGR1(0) OP0(1) MDRin(20) loadneg: 0 
ALUout(1) loadneg: 0 
loadneg: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:2, 1:4, tgt:2
ALU: 0:MDRout(1) 1:REGR0(0) func: out:1
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
MDR <- 0014
-------------------------------------------------------------------------
Tick: 42.DECODE(3).0, PC: e, SP: 0, BP: 0 MAR: c(fefe), MDR: 14 CR: 00001000
IR: DECODING (a2) Micro(0): 001000000000000000000000110000000000100000000000
MDR_LOAD OP0S(MDRout) IMMS(IMM10) OP0(20) loadneg: 0 
ALUout(20) loadneg: 0 
loadneg: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:2, 1:4, tgt:2
ALU: 0:MDRout(14) 1:REGR0(0) func: out:14
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 43.EXEC(7).1, PC: e, SP: 0, BP: 0 MAR: c(fefe), MDR: 14 CR: 00001000
IR: ldi (a2) - (0000000010100010), Micro(128): 000100000000000010100000010000000000000000000000
REGWS(TGT) OP0S(MDRout) IRimm(40) MDRin(40) loadneg: 0 
loadneg: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:2, 1:4, tgt:2
ALU: 0:MDRout(14) 1:REGR0(0) func: out:14
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 44.EXEC(7).0, PC: e, SP: 0, BP: 0 MAR: c(fefe), MDR: 14 CR: 00001000
IR: ldi (a2) - (0000000010100010), Micro(128): 000100000000000010100000010000000000000000000000
REGWS(TGT) OP0S(MDRout) loadneg: 0 
loadneg: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:2, 1:4, tgt:2
ALU: 0:MDRout(14) 1:REGR0(0) func: out:14
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
REG2 <- 14
MAR <- e
PC++
IR <- c
-------------------------------------------------------------------------
Tick: 47.DECODE(3).1, PC: 10, SP: 0, BP: 0 MAR: e(c), MDR: 14 CR: 00001000
IR: ldi (c) - (0000000000001100), Micro(0): 001000000000000000000000110000000000100000000000
MDR_LOAD OP0S(MDRout) IMMS(IMM10) IRimm(1) REGR1(0) OP0(20) MDRin(1) loadneg: 0 
ALUout(20) loadneg: 0 
loadneg: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:1, tgt:4
ALU: 0:MDRout(14) 1:REGR0(0) func: out:14
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
MDR <- 0001
-------------------------------------------------------------------------
Tick: 48.DECODE(3).0, PC: 10, SP: 0, BP: 0 MAR: e(fefe), MDR: 1 CR: 00001000
IR: DECODING (c) Micro(0): 001000000000000000000000110000000000100000000000
MDR_LOAD OP0S(MDRout) IMMS(IMM10) OP0(1) loadneg: 0 
ALUout(1) loadneg: 0 
loadneg: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:1, tgt:4
ALU: 0:MDRout(1) 1:REGR0(0) func: out:1
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 49.EXEC(7).1, PC: 10, SP: 0, BP: 0 MAR: e(fefe), MDR: 1 CR: 00001000
IR: ldi (c) - (0000000000001100), Micro(128): 000100000000000010100000010000000000000000000000
REGWS(TGT) OP0S(MDRout) IRimm(3) MDRin(3) loadneg: 0 
loadneg: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:0, 1:1, tgt:4
ALU: 0:MDRout(1) 1:REGR0(0) func: out:1
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 50.EXEC(7).0, PC: 10, SP: 0, BP: 0 MAR: e(fefe), MDR: 1 CR: 00001000
IR: ldi (c) - (0000000000001100), Micro(128): 000100000000000010100000010000000000000000000000
REGWS(TGT) OP0S(MDRout) loadneg: 0 
loadneg: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:0, 1:1, tgt:4
ALU: 0:MDRout(1) 1:REGR0(0) func: out:1
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
REG4 <- 1
MAR <- 10
PC++
IR <- b664
-------------------------------------------------------------------------
Tick: 53.DECODE(3).1, PC: 12, SP: 0, BP: 0 MAR: 10(b664), MDR: 1 CR: 00001000
IR: stb.b (b664) - (1011011001100100), Micro(27): 000000000000000000000000000000000000000000000000
REGR1(0) OP0(0) loadneg: 0 
ALUout(0) loadneg: 0 
loadneg: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:1, 1:4, tgt:4
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 54.DECODE(3).0, PC: 12, SP: 0, BP: 0 MAR: 10(fefe), MDR: 1 CR: 00001000
IR: DECODING (b664) Micro(27): 000000000000000000000000000000000000000000000000
loadneg: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:1, 1:4, tgt:4
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 55.READ(5).1, PC: 12, SP: 0, BP: 0 MAR: 10(fefe), MDR: 1 CR: 00001000
IR: stb.b (b664) - (1011011001100100), Micro(91): 100000001000100100000000000010000000000000000000
MAR_LOAD REGR0S(ARG0) REGR1S(ARG1) OP1S(REGR1) REGR0(1) REGR1(1) OP0(1) OP1(1) loadneg: 0 
ALUout(2) loadneg: 0 
loadneg: 0 
Stable after 3 vcycles.
regfile: r0:ARG0, r1:ARG1, w:REG0
args: 0:1, 1:4, tgt:4
ALU: 0:REGR0(1) 1:REGR1(1) func: out:2
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
MAR <- 2
-------------------------------------------------------------------------
Tick: 56.READ(5).0, PC: 12, SP: 0, BP: 0 MAR: 2(fefe), MDR: 1 CR: 00001000
IR: stb.b (b664) - (1011011001100100), Micro(91): 100000001000100100000000000010000000000000000000
MAR_LOAD REGR0S(ARG0) REGR1S(ARG1) OP1S(REGR1) loadneg: 0 
loadneg: 0 
Stable after 2 vcycles.
regfile: r0:ARG0, r1:ARG1, w:REG0
args: 0:1, 1:4, tgt:4
ALU: 0:REGR0(1) 1:REGR1(1) func: out:2
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 57.EXEC(7).1, PC: 12, SP: 0, BP: 0 MAR: 2(fefe), MDR: 1 CR: 00001000
IR: stb.b (b664) - (1011011001100100), Micro(155): 001010011010000000001000000010000000000000000000
MDR_LOAD BE REGR0S(TGT) MDRS(ALUout) OP1S(REGR1) RAM 16b: 321, RAMout: 3REGR1(0) OP1(0) MDRin(2) loadneg: 0 
ALUout(1) RAM 16b: 321, RAMout: 3MDRin(1) loadneg: 0 
RAM 16b: 321, RAMout: 3loadneg: 0 
Stable after 3 vcycles.
regfile: r0:TGT, r1:REG0, w:REG0
args: 0:1, 1:4, tgt:4
ALU: 0:REGR0(1) 1:REGR1(0) func: out:1
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
MDR <- 0001
-------------------------------------------------------------------------
Tick: 58.EXEC(7).0, PC: 12, SP: 0, BP: 0 MAR: 2(fefe), MDR: 1 CR: 00001000
IR: stb.b (b664) - (1011011001100100), Micro(155): 001010011010000000001000000010000000000000000000
MDR_LOAD BE REGR0S(TGT) MDRS(ALUout) OP1S(REGR1) RAM 16b: 321, RAMout: 3loadneg: 0 
RAM 16b: 321, RAMout: 3loadneg: 0 
Stable after 2 vcycles.
regfile: r0:TGT, r1:REG0, w:REG0
args: 0:1, 1:4, tgt:4
ALU: 0:REGR0(1) 1:REGR1(0) func: out:1
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
RAM[2H] <- 1 (121)
MAR <- 12
PC++
IR <- 9401
-------------------------------------------------------------------------
Tick: 61.DECODE(3).1, PC: 14, SP: 0, BP: 0 MAR: 12(9401), MDR: 1 CR: 00001000
IR: add (9401) - (1001010000000001), Micro(10): 000100001000100110100000000010000001000000000000
REGR0S(ARG0) REGR1S(ARG1) REGWS(TGT) OP1S(REGR1) REGR1(0) OP0(0) loadneg: 0 
ALUout(0) loadneg: 0 
loadneg: 0 
Stable after 3 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:0, 1:0, tgt:1
ALU: 0:REGR0(0) 1:REGR1(0) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 62.DECODE(3).0, PC: 14, SP: 0, BP: 0 MAR: 12(fefe), MDR: 1 CR: 00001000
IR: DECODING (9401) Micro(10): 000100001000100110100000000010000001000000000000
REGR0S(ARG0) REGR1S(ARG1) REGWS(TGT) OP1S(REGR1) loadneg: 0 
loadneg: 0 
Stable after 2 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:0, 1:0, tgt:1
ALU: 0:REGR0(0) 1:REGR1(0) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
REG1 <- 0
MAR <- 14
PC++
IR <- 9402
-------------------------------------------------------------------------
Tick: 65.DECODE(3).1, PC: 16, SP: 0, BP: 0 MAR: 14(9402), MDR: 1 CR: 00001000
IR: add (9402) - (1001010000000010), Micro(10): 000100001000100110100000000010000001000000000000
REGR0S(ARG0) REGR1S(ARG1) REGWS(TGT) OP1S(REGR1) REGR1(0) OP0(0) loadneg: 0 
ALUout(0) loadneg: 0 
loadneg: 0 
Stable after 3 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:0, 1:0, tgt:2
ALU: 0:REGR0(0) 1:REGR1(0) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 66.DECODE(3).0, PC: 16, SP: 0, BP: 0 MAR: 14(fefe), MDR: 1 CR: 00001000
IR: DECODING (9402) Micro(10): 000100001000100110100000000010000001000000000000
REGR0S(ARG0) REGR1S(ARG1) REGWS(TGT) OP1S(REGR1) loadneg: 0 
loadneg: 0 
Stable after 2 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:0, 1:0, tgt:2
ALU: 0:REGR0(0) 1:REGR1(0) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
REG2 <- 0
MAR <- 16
PC++
IR <- 9403
-------------------------------------------------------------------------
Tick: 69.DECODE(3).1, PC: 18, SP: 0, BP: 0 MAR: 16(9403), MDR: 1 CR: 00001000
IR: add (9403) - (1001010000000011), Micro(10): 000100001000100110100000000010000001000000000000
REGR0S(ARG0) REGR1S(ARG1) REGWS(TGT) OP1S(REGR1) REGR1(0) OP0(0) loadneg: 0 
ALUout(0) loadneg: 0 
loadneg: 0 
Stable after 3 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:0, 1:0, tgt:3
ALU: 0:REGR0(0) 1:REGR1(0) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 70.DECODE(3).0, PC: 18, SP: 0, BP: 0 MAR: 16(fefe), MDR: 1 CR: 00001000
IR: DECODING (9403) Micro(10): 000100001000100110100000000010000001000000000000
REGR0S(ARG0) REGR1S(ARG1) REGWS(TGT) OP1S(REGR1) loadneg: 0 
loadneg: 0 
Stable after 2 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:0, 1:0, tgt:3
ALU: 0:REGR0(0) 1:REGR1(0) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
REG3 <- 0
MAR <- 18
PC++
IR <- 9405
-------------------------------------------------------------------------
Tick: 73.DECODE(3).1, PC: 1a, SP: 0, BP: 0 MAR: 18(9405), MDR: 1 CR: 00001000
IR: add (9405) - (1001010000000101), Micro(10): 000100001000100110100000000010000001000000000000
REGR0S(ARG0) REGR1S(ARG1) REGWS(TGT) OP1S(REGR1) REGR1(0) OP0(0) loadneg: 0 
ALUout(0) loadneg: 0 
loadneg: 0 
Stable after 3 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:0, 1:0, tgt:5
ALU: 0:REGR0(0) 1:REGR1(0) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 74.DECODE(3).0, PC: 1a, SP: 0, BP: 0 MAR: 18(fefe), MDR: 1 CR: 00001000
IR: DECODING (9405) Micro(10): 000100001000100110100000000010000001000000000000
REGR0S(ARG0) REGR1S(ARG1) REGWS(TGT) OP1S(REGR1) loadneg: 0 
loadneg: 0 
Stable after 2 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:0, 1:0, tgt:5
ALU: 0:REGR0(0) 1:REGR1(0) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
BP <- 0
MAR <- 1a
PC++
IR <- ae1
-------------------------------------------------------------------------
Tick: 77.DECODE(3).1, PC: 1c, SP: 0, BP: 0 MAR: 1a(ae1), MDR: 1 CR: 00001000
IR: ldi (ae1) - (0000101011100001), Micro(0): 001000000000000000000000110000000000100000000000
MDR_LOAD OP0S(MDRout) IMMS(IMM10) IRimm(348) REGR1(0) OP0(1) MDRin(348) loadneg: 0 
ALUout(1) loadneg: 0 
loadneg: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:3, 1:4, tgt:1
ALU: 0:MDRout(1) 1:REGR0(0) func: out:1
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
MDR <- 015c
-------------------------------------------------------------------------
Tick: 78.DECODE(3).0, PC: 1c, SP: 0, BP: 0 MAR: 1a(fefe), MDR: 15c CR: 00001000
IR: DECODING (ae1) Micro(0): 001000000000000000000000110000000000100000000000
MDR_LOAD OP0S(MDRout) IMMS(IMM10) OP0(348) loadneg: 0 
ALUout(348) loadneg: 0 
loadneg: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:3, 1:4, tgt:1
ALU: 0:MDRout(15c) 1:REGR0(0) func: out:15c
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 79.EXEC(7).1, PC: 1c, SP: 0, BP: 0 MAR: 1a(fefe), MDR: 15c CR: 00001000
IR: ldi (ae1) - (0000101011100001), Micro(128): 000100000000000010100000010000000000000000000000
REGWS(TGT) OP0S(MDRout) IRimm(56) MDRin(56) loadneg: 0 
loadneg: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:3, 1:4, tgt:1
ALU: 0:MDRout(15c) 1:REGR0(0) func: out:15c
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 80.EXEC(7).0, PC: 1c, SP: 0, BP: 0 MAR: 1a(fefe), MDR: 15c CR: 00001000
IR: ldi (ae1) - (0000101011100001), Micro(128): 000100000000000010100000010000000000000000000000
REGWS(TGT) OP0S(MDRout) loadneg: 0 
loadneg: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:3, 1:4, tgt:1
ALU: 0:MDRout(15c) 1:REGR0(0) func: out:15c
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
REG1 <- 15c
MAR <- 1c
PC++
IR <- 1e2
-------------------------------------------------------------------------
Tick: 83.DECODE(3).1, PC: 1e, SP: 0, BP: 0 MAR: 1c(1e2), MDR: 15c CR: 00001000
IR: ldi (1e2) - (0000000111100010), Micro(0): 001000000000000000000000110000000000100000000000
MDR_LOAD OP0S(MDRout) IMMS(IMM10) IRimm(60) REGR1(0) OP0(348) MDRin(60) loadneg: 0 
ALUout(348) loadneg: 0 
loadneg: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:7, 1:4, tgt:2
ALU: 0:MDRout(15c) 1:REGR0(0) func: out:15c
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
MDR <- 003c
-------------------------------------------------------------------------
Tick: 84.DECODE(3).0, PC: 1e, SP: 0, BP: 0 MAR: 1c(fefe), MDR: 3c CR: 00001000
IR: DECODING (1e2) Micro(0): 001000000000000000000000110000000000100000000000
MDR_LOAD OP0S(MDRout) IMMS(IMM10) OP0(60) loadneg: 0 
ALUout(60) loadneg: 0 
loadneg: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:7, 1:4, tgt:2
ALU: 0:MDRout(3c) 1:REGR0(0) func: out:3c
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 85.EXEC(7).1, PC: 1e, SP: 0, BP: 0 MAR: 1c(fefe), MDR: 3c CR: 00001000
IR: ldi (1e2) - (0000000111100010), Micro(128): 000100000000000010100000010000000000000000000000
REGWS(TGT) OP0S(MDRout) IRimm(65528) MDRin(65528) loadneg: 0 
loadneg: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:7, 1:4, tgt:2
ALU: 0:MDRout(3c) 1:REGR0(0) func: out:3c
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 86.EXEC(7).0, PC: 1e, SP: 0, BP: 0 MAR: 1c(fefe), MDR: 3c CR: 00001000
IR: ldi (1e2) - (0000000111100010), Micro(128): 000100000000000010100000010000000000000000000000
REGWS(TGT) OP0S(MDRout) loadneg: 0 
loadneg: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:7, 1:4, tgt:2
ALU: 0:MDRout(3c) 1:REGR0(0) func: out:3c
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
REG2 <- 3c
MAR <- 1e
PC++
IR <- 9655
-------------------------------------------------------------------------
Tick: 89.DECODE(3).1, PC: 20, SP: 0, BP: 0 MAR: 1e(9655), MDR: 3c CR: 00001000
IR: sub (9655) - (1001011001010101), Micro(11): 000100001000100110100000000010000011000000000000
REGR0S(ARG0) REGR1S(ARG1) REGWS(TGT) OP1S(REGR1) ALUS(SUB) REGR0(348) REGR1(60) OP0(348) OP1(60) loadneg: 0 
ALUout(288) loadneg: 0 
loadneg: 0 
Stable after 3 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:1, 1:2, tgt:5
ALU: 0:REGR0(15c) 1:REGR1(3c) func: out:120
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 90.DECODE(3).0, PC: 20, SP: 0, BP: 0 MAR: 1e(fefe), MDR: 3c CR: 00001000
IR: DECODING (9655) Micro(11): 000100001000100110100000000010000011000000000000
REGR0S(ARG0) REGR1S(ARG1) REGWS(TGT) OP1S(REGR1) ALUS(SUB) loadneg: 0 
loadneg: 0 
Stable after 2 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:1, 1:2, tgt:5
ALU: 0:REGR0(15c) 1:REGR1(3c) func: out:120
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
BP <- 120
MAR <- 20
PC++
IR <- 8af2
-------------------------------------------------------------------------
Tick: 93.DECODE(3).1, PC: 22, SP: 0, BP: 120 MAR: 20(8af2), MDR: 3c CR: 00001000
IR: ldb s7 (8af2) - (1000101011110010), Micro(5): 001000000000000000000000000000000000000000000000
MDR_LOAD REGR1(0) OP0(0) loadneg: 0 
ALUout(0) loadneg: 0 
loadneg: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:3, 1:6, tgt:2
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
MDR <- 003c
-------------------------------------------------------------------------
Tick: 94.DECODE(3).0, PC: 22, SP: 0, BP: 120 MAR: 20(fefe), MDR: 3c CR: 00001000
IR: DECODING (8af2) Micro(5): 001000000000000000000000000000000000000000000000
MDR_LOAD loadneg: 0 
loadneg: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:3, 1:6, tgt:2
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 95.READ(5).1, PC: 22, SP: 0, BP: 120 MAR: 20(fefe), MDR: 3c CR: 00001000
IR: ldb s7 (8af2) - (1000101011110010), Micro(69): 100000000101000000000000010000000000000000000000
MAR_LOAD REGR0S(BP) OP0S(MDRout) REGR0(288) OP0(60) OP1(288) loadneg: 0 
ALUout(348) loadneg: 0 
loadneg: 0 
Stable after 3 vcycles.
regfile: r0:BP, r1:REG0, w:REG0
args: 0:3, 1:6, tgt:2
ALU: 0:MDRout(3c) 1:REGR0(120) func: out:15c
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
MAR <- 15c
-------------------------------------------------------------------------
Tick: 96.READ(5).0, PC: 22, SP: 0, BP: 120 MAR: 15c(fefe), MDR: 3c CR: 00001000
IR: ldb s7 (8af2) - (1000101011110010), Micro(69): 100000000101000000000000010000000000000000000000
MAR_LOAD REGR0S(BP) OP0S(MDRout) loadneg: 0 
loadneg: 0 
Stable after 2 vcycles.
regfile: r0:BP, r1:REG0, w:REG0
args: 0:3, 1:6, tgt:2
ALU: 0:MDRout(3c) 1:REGR0(120) func: out:15c
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 97.EXEC(7).1, PC: 22, SP: 0, BP: 120 MAR: 15c(fefe), MDR: 3c CR: 00001000
IR: ldb s7 (8af2) - (1000101011110010), Micro(133): 001100010000000010110100010000000000000000001000
MDR_LOAD BE RE REGWS(TGT2) MDRS(RAMout) OP0S(MDRout) RAM 16b: aaff, RAMout: aaREGR0(0) OP1(0) MDRin(170) loadneg: 0 
ALUout(60) RAM 16b: aaff, RAMout: aaloadneg: 0 
RAM 16b: aaff, RAMout: aaloadneg: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT2
args: 0:3, 1:6, tgt:2
ALU: 0:MDRout(3c) 1:REGR0(0) func: out:3c
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
MDR <- 00aa
-------------------------------------------------------------------------
Tick: 98.EXEC(7).0, PC: 22, SP: 0, BP: 120 MAR: 15c(aa), MDR: aa CR: 00001000
IR: ldb s7 (8af2) - (1000101011110010), Micro(133): 001100010000000010110100010000000000000000001000
MDR_LOAD BE RE REGWS(TGT2) MDRS(RAMout) OP0S(MDRout) RAM 16b: aaff, RAMout: aaOP0(170) loadneg: 0 
ALUout(170) RAM 16b: aaff, RAMout: aaloadneg: 0 
RAM 16b: aaff, RAMout: aaloadneg: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT2
args: 0:3, 1:6, tgt:2
ALU: 0:MDRout(aa) 1:REGR0(0) func: out:aa
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
REG3 <- aa
MAR <- 22
PC++
IR <- 551
-------------------------------------------------------------------------
Tick: 101.DECODE(3).1, PC: 24, SP: 0, BP: 120 MAR: 22(551), MDR: aa CR: 00001000
IR: ldi (551) - (0000010101010001), Micro(0): 001000000000000000000000110000000000100000000000
MDR_LOAD OP0S(MDRout) IMMS(IMM10) IRimm(170) REGR1(0) OP0(170) MDRin(170) loadneg: 0 
ALUout(170) loadneg: 0 
loadneg: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:5, 1:2, tgt:1
ALU: 0:MDRout(aa) 1:REGR0(0) func: out:aa
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
MDR <- 00aa
-------------------------------------------------------------------------
Tick: 102.DECODE(3).0, PC: 24, SP: 0, BP: 120 MAR: 22(fefe), MDR: aa CR: 00001000
IR: DECODING (551) Micro(0): 001000000000000000000000110000000000100000000000
MDR_LOAD OP0S(MDRout) IMMS(IMM10) loadneg: 0 
loadneg: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:5, 1:2, tgt:1
ALU: 0:MDRout(aa) 1:REGR0(0) func: out:aa
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 103.EXEC(7).1, PC: 24, SP: 0, BP: 120 MAR: 22(fefe), MDR: aa CR: 00001000
IR: ldi (551) - (0000010101010001), Micro(128): 000100000000000010100000010000000000000000000000
REGWS(TGT) OP0S(MDRout) IRimm(65492) MDRin(65492) loadneg: 0 
loadneg: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:5, 1:2, tgt:1
ALU: 0:MDRout(aa) 1:REGR0(0) func: out:aa
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 104.EXEC(7).0, PC: 24, SP: 0, BP: 120 MAR: 22(fefe), MDR: aa CR: 00001000
IR: ldi (551) - (0000010101010001), Micro(128): 000100000000000010100000010000000000000000000000
REGWS(TGT) OP0S(MDRout) loadneg: 0 
loadneg: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:5, 1:2, tgt:1
ALU: 0:MDRout(aa) 1:REGR0(0) func: out:aa
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
REG1 <- aa
MAR <- 24
PC++
IR <- 9e59
-------------------------------------------------------------------------
Tick: 107.DECODE(3).1, PC: 26, SP: 0, BP: 120 MAR: 24(9e59), MDR: aa CR: 00001000
IR: addskp.z (9e59) - (1001111001011001), Micro(15): 000100001000100110100000000010010011000000000000
COND_CHK REGR0S(ARG0) REGR1S(ARG1) REGWS(TGT) OP1S(REGR1) ALUS(SUB) REGR0(170) REGR1(170) OP0(170) OP1(170) loadneg: 0 
ALUout(0) SKIP loadneg: 0 
loadneg: 0 
Stable after 3 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:1, 1:3, tgt:1
ALU: 0:REGR0(aa) 1:REGR1(aa) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 108.DECODE(3).0, PC: 26, SP: 0, BP: 120 MAR: 24(fefe), MDR: aa CR: 00001000
IR: DECODING (9e59) Micro(15): 000100001000100110100000000010010011000000000000
COND_CHK REGR0S(ARG0) REGR1S(ARG1) REGWS(TGT) OP1S(REGR1) ALUS(SUB) SKIP loadneg: 0 
loadneg: 0 
Stable after 2 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:1, 1:3, tgt:1
ALU: 0:REGR0(aa) 1:REGR1(aa) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
REG1 <- 0
PC++
MAR <- 28
PC++
IR <- 2002
-------------------------------------------------------------------------
Tick: 111.DECODE(3).1, PC: 2a, SP: 0, BP: 120 MAR: 28(2002), MDR: aa CR: 00001000
IR: br (2002) - (0010000000000010), Micro(1): 001000000000000000000001000000000000100000000000
MDR_LOAD IMMS(IMM13) IRimm(2) REGR1(0) OP0(0) MDRin(2) loadneg: 0 
ALUout(0) loadneg: 0 
loadneg: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:0, tgt:2
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
MDR <- 0002
-------------------------------------------------------------------------
Tick: 112.DECODE(3).0, PC: 2a, SP: 0, BP: 120 MAR: 28(fefe), MDR: 2 CR: 00001000
IR: DECODING (2002) Micro(1): 001000000000000000000001000000000000100000000000
MDR_LOAD IMMS(IMM13) loadneg: 0 
loadneg: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:0, tgt:2
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 113.EXEC(7).1, PC: 2a, SP: 0, BP: 120 MAR: 28(fefe), MDR: 2 CR: 00001000
IR: br (2002) - (0010000000000010), Micro(129): 000100000111000001110000010000000000000000000000
REGR0S(PC) REGWS(PC) OP0S(MDRout) IRimm(0) REGR0(42) OP0(2) OP1(42) MDRin(0) loadneg: 0 
ALUout(44) loadneg: 0 
loadneg: 0 
Stable after 3 vcycles.
regfile: r0:PC, r1:REG0, w:PC
args: 0:0, 1:0, tgt:2
ALU: 0:MDRout(2) 1:REGR0(2a) func: out:2c
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 114.EXEC(7).0, PC: 2a, SP: 0, BP: 120 MAR: 28(fefe), MDR: 2 CR: 00001000
IR: br (2002) - (0010000000000010), Micro(129): 000100000111000001110000010000000000000000000000
REGR0S(PC) REGWS(PC) OP0S(MDRout) loadneg: 0 
loadneg: 0 
Stable after 2 vcycles.
regfile: r0:PC, r1:REG0, w:PC
args: 0:0, 1:0, tgt:2
ALU: 0:MDRout(2) 1:REGR0(2a) func: out:2c
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
PC <- 2c
MAR <- 2c
PC++
IR <- a2
-------------------------------------------------------------------------
Tick: 117.DECODE(3).1, PC: 2e, SP: 0, BP: 120 MAR: 2c(a2), MDR: 2 CR: 00001000
IR: ldi (a2) - (0000000010100010), Micro(0): 001000000000000000000000110000000000100000000000
MDR_LOAD OP0S(MDRout) IMMS(IMM10) IRimm(20) REGR1(0) OP0(2) MDRin(20) loadneg: 0 
ALUout(2) loadneg: 0 
loadneg: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:2, 1:4, tgt:2
ALU: 0:MDRout(2) 1:REGR0(0) func: out:2
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
MDR <- 0014
-------------------------------------------------------------------------
Tick: 118.DECODE(3).0, PC: 2e, SP: 0, BP: 120 MAR: 2c(fefe), MDR: 14 CR: 00001000
IR: DECODING (a2) Micro(0): 001000000000000000000000110000000000100000000000
MDR_LOAD OP0S(MDRout) IMMS(IMM10) OP0(20) loadneg: 0 
ALUout(20) loadneg: 0 
loadneg: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:2, 1:4, tgt:2
ALU: 0:MDRout(14) 1:REGR0(0) func: out:14
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 119.EXEC(7).1, PC: 2e, SP: 0, BP: 120 MAR: 2c(fefe), MDR: 14 CR: 00001000
IR: ldi (a2) - (0000000010100010), Micro(128): 000100000000000010100000010000000000000000000000
REGWS(TGT) OP0S(MDRout) IRimm(40) MDRin(40) loadneg: 0 
loadneg: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:2, 1:4, tgt:2
ALU: 0:MDRout(14) 1:REGR0(0) func: out:14
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 120.EXEC(7).0, PC: 2e, SP: 0, BP: 120 MAR: 2c(fefe), MDR: 14 CR: 00001000
IR: ldi (a2) - (0000000010100010), Micro(128): 000100000000000010100000010000000000000000000000
REGWS(TGT) OP0S(MDRout) loadneg: 0 
loadneg: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:2, 1:4, tgt:2
ALU: 0:MDRout(14) 1:REGR0(0) func: out:14
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
REG2 <- 14
MAR <- 2e
PC++
IR <- 14
-------------------------------------------------------------------------
Tick: 123.DECODE(3).1, PC: 30, SP: 0, BP: 120 MAR: 2e(14), MDR: 14 CR: 00001000
IR: ldi (14) - (0000000000010100), Micro(0): 001000000000000000000000110000000000100000000000
MDR_LOAD OP0S(MDRout) IMMS(IMM10) IRimm(2) REGR1(0) OP0(20) MDRin(2) loadneg: 0 
ALUout(20) loadneg: 0 
loadneg: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:2, tgt:4
ALU: 0:MDRout(14) 1:REGR0(0) func: out:14
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
MDR <- 0002
-------------------------------------------------------------------------
Tick: 124.DECODE(3).0, PC: 30, SP: 0, BP: 120 MAR: 2e(fefe), MDR: 2 CR: 00001000
IR: DECODING (14) Micro(0): 001000000000000000000000110000000000100000000000
MDR_LOAD OP0S(MDRout) IMMS(IMM10) OP0(2) loadneg: 0 
ALUout(2) loadneg: 0 
loadneg: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:2, tgt:4
ALU: 0:MDRout(2) 1:REGR0(0) func: out:2
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 125.EXEC(7).1, PC: 30, SP: 0, BP: 120 MAR: 2e(fefe), MDR: 2 CR: 00001000
IR: ldi (14) - (0000000000010100), Micro(128): 000100000000000010100000010000000000000000000000
REGWS(TGT) OP0S(MDRout) IRimm(5) MDRin(5) loadneg: 0 
loadneg: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:0, 1:2, tgt:4
ALU: 0:MDRout(2) 1:REGR0(0) func: out:2
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 126.EXEC(7).0, PC: 30, SP: 0, BP: 120 MAR: 2e(fefe), MDR: 2 CR: 00001000
IR: ldi (14) - (0000000000010100), Micro(128): 000100000000000010100000010000000000000000000000
REGWS(TGT) OP0S(MDRout) loadneg: 0 
loadneg: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:0, 1:2, tgt:4
ALU: 0:MDRout(2) 1:REGR0(0) func: out:2
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
REG4 <- 2
MAR <- 30
PC++
IR <- b614
-------------------------------------------------------------------------
Tick: 129.DECODE(3).1, PC: 32, SP: 0, BP: 120 MAR: 30(b614), MDR: 2 CR: 00001000
IR: stb.b (b614) - (1011011000010100), Micro(27): 000000000000000000000000000000000000000000000000
REGR1(0) OP0(0) loadneg: 0 
ALUout(0) loadneg: 0 
loadneg: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:2, tgt:4
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 130.DECODE(3).0, PC: 32, SP: 0, BP: 120 MAR: 30(fefe), MDR: 2 CR: 00001000
IR: DECODING (b614) Micro(27): 000000000000000000000000000000000000000000000000
loadneg: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:2, tgt:4
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 131.READ(5).1, PC: 32, SP: 0, BP: 120 MAR: 30(fefe), MDR: 2 CR: 00001000
IR: stb.b (b614) - (1011011000010100), Micro(91): 100000001000100100000000000010000000000000000000
MAR_LOAD REGR0S(ARG0) REGR1S(ARG1) OP1S(REGR1) REGR1(20) OP1(20) loadneg: 0 
ALUout(20) loadneg: 0 
loadneg: 0 
Stable after 3 vcycles.
regfile: r0:ARG0, r1:ARG1, w:REG0
args: 0:0, 1:2, tgt:4
ALU: 0:REGR0(0) 1:REGR1(14) func: out:14
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
MAR <- 14
-------------------------------------------------------------------------
Tick: 132.READ(5).0, PC: 32, SP: 0, BP: 120 MAR: 14(fefe), MDR: 2 CR: 00001000
IR: stb.b (b614) - (1011011000010100), Micro(91): 100000001000100100000000000010000000000000000000
MAR_LOAD REGR0S(ARG0) REGR1S(ARG1) OP1S(REGR1) loadneg: 0 
loadneg: 0 
Stable after 2 vcycles.
regfile: r0:ARG0, r1:ARG1, w:REG0
args: 0:0, 1:2, tgt:4
ALU: 0:REGR0(0) 1:REGR1(14) func: out:14
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 133.EXEC(7).1, PC: 32, SP: 0, BP: 120 MAR: 14(fefe), MDR: 2 CR: 00001000
IR: stb.b (b614) - (1011011000010100), Micro(155): 001010011010000000001000000010000000000000000000
MDR_LOAD BE REGR0S(TGT) MDRS(ALUout) OP1S(REGR1) RAM 16b: 9402, RAMout: 94REGR0(2) REGR1(0) OP0(2) OP1(0) MDRin(20) loadneg: 0 
ALUout(2) RAM 16b: 9402, RAMout: 94MDRin(2) loadneg: 0 
RAM 16b: 9402, RAMout: 94loadneg: 0 
Stable after 3 vcycles.
regfile: r0:TGT, r1:REG0, w:REG0
args: 0:0, 1:2, tgt:4
ALU: 0:REGR0(2) 1:REGR1(0) func: out:2
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
MDR <- 0002
-------------------------------------------------------------------------
Tick: 134.EXEC(7).0, PC: 32, SP: 0, BP: 120 MAR: 14(fefe), MDR: 2 CR: 00001000
IR: stb.b (b614) - (1011011000010100), Micro(155): 001010011010000000001000000010000000000000000000
MDR_LOAD BE REGR0S(TGT) MDRS(ALUout) OP1S(REGR1) RAM 16b: 9402, RAMout: 94loadneg: 0 
RAM 16b: 9402, RAMout: 94loadneg: 0 
Stable after 2 vcycles.
regfile: r0:TGT, r1:REG0, w:REG0
args: 0:0, 1:2, tgt:4
ALU: 0:REGR0(2) 1:REGR1(0) func: out:2
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
RAM[14H] <- 2 (202)
MAR <- 32
PC++
IR <- 9401
-------------------------------------------------------------------------
Tick: 137.DECODE(3).1, PC: 34, SP: 0, BP: 120 MAR: 32(9401), MDR: 2 CR: 00001000
IR: add (9401) - (1001010000000001), Micro(10): 000100001000100110100000000010000001000000000000
REGR0S(ARG0) REGR1S(ARG1) REGWS(TGT) OP1S(REGR1) REGR1(0) OP0(0) loadneg: 0 
ALUout(0) loadneg: 0 
loadneg: 0 
Stable after 3 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:0, 1:0, tgt:1
ALU: 0:REGR0(0) 1:REGR1(0) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 138.DECODE(3).0, PC: 34, SP: 0, BP: 120 MAR: 32(fefe), MDR: 2 CR: 00001000
IR: DECODING (9401) Micro(10): 000100001000100110100000000010000001000000000000
REGR0S(ARG0) REGR1S(ARG1) REGWS(TGT) OP1S(REGR1) loadneg: 0 
loadneg: 0 
Stable after 2 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:0, 1:0, tgt:1
ALU: 0:REGR0(0) 1:REGR1(0) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
REG1 <- 0
MAR <- 34
PC++
IR <- 9402
-------------------------------------------------------------------------
Tick: 141.DECODE(3).1, PC: 36, SP: 0, BP: 120 MAR: 34(9402), MDR: 2 CR: 00001000
IR: add (9402) - (1001010000000010), Micro(10): 000100001000100110100000000010000001000000000000
REGR0S(ARG0) REGR1S(ARG1) REGWS(TGT) OP1S(REGR1) REGR1(0) OP0(0) loadneg: 0 
ALUout(0) loadneg: 0 
loadneg: 0 
Stable after 3 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:0, 1:0, tgt:2
ALU: 0:REGR0(0) 1:REGR1(0) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 142.DECODE(3).0, PC: 36, SP: 0, BP: 120 MAR: 34(fefe), MDR: 2 CR: 00001000
IR: DECODING (9402) Micro(10): 000100001000100110100000000010000001000000000000
REGR0S(ARG0) REGR1S(ARG1) REGWS(TGT) OP1S(REGR1) loadneg: 0 
loadneg: 0 
Stable after 2 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:0, 1:0, tgt:2
ALU: 0:REGR0(0) 1:REGR1(0) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
REG2 <- 0
MAR <- 36
PC++
IR <- 9403
-------------------------------------------------------------------------
Tick: 145.DECODE(3).1, PC: 38, SP: 0, BP: 120 MAR: 36(9403), MDR: 2 CR: 00001000
IR: add (9403) - (1001010000000011), Micro(10): 000100001000100110100000000010000001000000000000
REGR0S(ARG0) REGR1S(ARG1) REGWS(TGT) OP1S(REGR1) REGR1(0) OP0(0) loadneg: 0 
ALUout(0) loadneg: 0 
loadneg: 0 
Stable after 3 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:0, 1:0, tgt:3
ALU: 0:REGR0(0) 1:REGR1(0) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 146.DECODE(3).0, PC: 38, SP: 0, BP: 120 MAR: 36(fefe), MDR: 2 CR: 00001000
IR: DECODING (9403) Micro(10): 000100001000100110100000000010000001000000000000
REGR0S(ARG0) REGR1S(ARG1) REGWS(TGT) OP1S(REGR1) loadneg: 0 
loadneg: 0 
Stable after 2 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:0, 1:0, tgt:3
ALU: 0:REGR0(0) 1:REGR1(0) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
REG3 <- 0
MAR <- 38
PC++
IR <- 9405
-------------------------------------------------------------------------
Tick: 149.DECODE(3).1, PC: 3a, SP: 0, BP: 120 MAR: 38(9405), MDR: 2 CR: 00001000
IR: add (9405) - (1001010000000101), Micro(10): 000100001000100110100000000010000001000000000000
REGR0S(ARG0) REGR1S(ARG1) REGWS(TGT) OP1S(REGR1) REGR1(0) OP0(0) loadneg: 0 
ALUout(0) loadneg: 0 
loadneg: 0 
Stable after 3 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:0, 1:0, tgt:5
ALU: 0:REGR0(0) 1:REGR1(0) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 150.DECODE(3).0, PC: 3a, SP: 0, BP: 120 MAR: 38(fefe), MDR: 2 CR: 00001000
IR: DECODING (9405) Micro(10): 000100001000100110100000000010000001000000000000
REGR0S(ARG0) REGR1S(ARG1) REGWS(TGT) OP1S(REGR1) loadneg: 0 
loadneg: 0 
Stable after 2 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:0, 1:0, tgt:5
ALU: 0:REGR0(0) 1:REGR1(0) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
BP <- 0
MAR <- 3a
PC++
IR <- ae1
-------------------------------------------------------------------------
Tick: 153.DECODE(3).1, PC: 3c, SP: 0, BP: 0 MAR: 3a(ae1), MDR: 2 CR: 00001000
IR: ldi (ae1) - (0000101011100001), Micro(0): 001000000000000000000000110000000000100000000000
MDR_LOAD OP0S(MDRout) IMMS(IMM10) IRimm(348) REGR1(0) OP0(2) MDRin(348) loadneg: 0 
ALUout(2) loadneg: 0 
loadneg: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:3, 1:4, tgt:1
ALU: 0:MDRout(2) 1:REGR0(0) func: out:2
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
MDR <- 015c
-------------------------------------------------------------------------
Tick: 154.DECODE(3).0, PC: 3c, SP: 0, BP: 0 MAR: 3a(fefe), MDR: 15c CR: 00001000
IR: DECODING (ae1) Micro(0): 001000000000000000000000110000000000100000000000
MDR_LOAD OP0S(MDRout) IMMS(IMM10) OP0(348) loadneg: 0 
ALUout(348) loadneg: 0 
loadneg: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:3, 1:4, tgt:1
ALU: 0:MDRout(15c) 1:REGR0(0) func: out:15c
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 155.EXEC(7).1, PC: 3c, SP: 0, BP: 0 MAR: 3a(fefe), MDR: 15c CR: 00001000
IR: ldi (ae1) - (0000101011100001), Micro(128): 000100000000000010100000010000000000000000000000
REGWS(TGT) OP0S(MDRout) IRimm(56) MDRin(56) loadneg: 0 
loadneg: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:3, 1:4, tgt:1
ALU: 0:MDRout(15c) 1:REGR0(0) func: out:15c
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 156.EXEC(7).0, PC: 3c, SP: 0, BP: 0 MAR: 3a(fefe), MDR: 15c CR: 00001000
IR: ldi (ae1) - (0000101011100001), Micro(128): 000100000000000010100000010000000000000000000000
REGWS(TGT) OP0S(MDRout) loadneg: 0 
loadneg: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:3, 1:4, tgt:1
ALU: 0:MDRout(15c) 1:REGR0(0) func: out:15c
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
REG1 <- 15c
MAR <- 3c
PC++
IR <- 1e2
-------------------------------------------------------------------------
Tick: 159.DECODE(3).1, PC: 3e, SP: 0, BP: 0 MAR: 3c(1e2), MDR: 15c CR: 00001000
IR: ldi (1e2) - (0000000111100010), Micro(0): 001000000000000000000000110000000000100000000000
MDR_LOAD OP0S(MDRout) IMMS(IMM10) IRimm(60) REGR1(0) OP0(348) MDRin(60) loadneg: 0 
ALUout(348) loadneg: 0 
loadneg: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:7, 1:4, tgt:2
ALU: 0:MDRout(15c) 1:REGR0(0) func: out:15c
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
MDR <- 003c
-------------------------------------------------------------------------
Tick: 160.DECODE(3).0, PC: 3e, SP: 0, BP: 0 MAR: 3c(fefe), MDR: 3c CR: 00001000
IR: DECODING (1e2) Micro(0): 001000000000000000000000110000000000100000000000
MDR_LOAD OP0S(MDRout) IMMS(IMM10) OP0(60) loadneg: 0 
ALUout(60) loadneg: 0 
loadneg: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:7, 1:4, tgt:2
ALU: 0:MDRout(3c) 1:REGR0(0) func: out:3c
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 161.EXEC(7).1, PC: 3e, SP: 0, BP: 0 MAR: 3c(fefe), MDR: 3c CR: 00001000
IR: ldi (1e2) - (0000000111100010), Micro(128): 000100000000000010100000010000000000000000000000
REGWS(TGT) OP0S(MDRout) IRimm(65528) MDRin(65528) loadneg: 0 
loadneg: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:7, 1:4, tgt:2
ALU: 0:MDRout(3c) 1:REGR0(0) func: out:3c
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 162.EXEC(7).0, PC: 3e, SP: 0, BP: 0 MAR: 3c(fefe), MDR: 3c CR: 00001000
IR: ldi (1e2) - (0000000111100010), Micro(128): 000100000000000010100000010000000000000000000000
REGWS(TGT) OP0S(MDRout) loadneg: 0 
loadneg: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:7, 1:4, tgt:2
ALU: 0:MDRout(3c) 1:REGR0(0) func: out:3c
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
REG2 <- 3c
MAR <- 3e
PC++
IR <- 9455
-------------------------------------------------------------------------
Tick: 165.DECODE(3).1, PC: 40, SP: 0, BP: 0 MAR: 3e(9455), MDR: 3c CR: 00001000
IR: add (9455) - (1001010001010101), Micro(10): 000100001000100110100000000010000001000000000000
REGR0S(ARG0) REGR1S(ARG1) REGWS(TGT) OP1S(REGR1) REGR0(348) REGR1(60) OP0(348) OP1(60) loadneg: 0 
ALUout(408) loadneg: 0 
loadneg: 0 
Stable after 3 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:1, 1:2, tgt:5
ALU: 0:REGR0(15c) 1:REGR1(3c) func: out:198
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 166.DECODE(3).0, PC: 40, SP: 0, BP: 0 MAR: 3e(fefe), MDR: 3c CR: 00001000
IR: DECODING (9455) Micro(10): 000100001000100110100000000010000001000000000000
REGR0S(ARG0) REGR1S(ARG1) REGWS(TGT) OP1S(REGR1) loadneg: 0 
loadneg: 0 
Stable after 2 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:1, 1:2, tgt:5
ALU: 0:REGR0(15c) 1:REGR1(3c) func: out:198
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
BP <- 198
MAR <- 40
PC++
IR <- 8b12
-------------------------------------------------------------------------
Tick: 169.DECODE(3).1, PC: 42, SP: 0, BP: 198 MAR: 40(8b12), MDR: 3c CR: 00001000
IR: ldb s7 (8b12) - (1000101100010010), Micro(5): 001000000000000000000000000000000000000000000000
MDR_LOAD REGR1(0) OP0(0) loadneg: 0 
ALUout(0) loadneg: 0 
loadneg: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:4, 1:2, tgt:2
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
MDR <- ffc4
-------------------------------------------------------------------------
Tick: 170.DECODE(3).0, PC: 42, SP: 0, BP: 198 MAR: 40(fefe), MDR: ffc4 CR: 00001000
IR: DECODING (8b12) Micro(5): 001000000000000000000000000000000000000000000000
MDR_LOAD loadneg: 0 
loadneg: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:4, 1:2, tgt:2
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 171.READ(5).1, PC: 42, SP: 0, BP: 198 MAR: 40(fefe), MDR: ffc4 CR: 00001000
IR: ldb s7 (8b12) - (1000101100010010), Micro(69): 100000000101000000000000010000000000000000000000
MAR_LOAD REGR0S(BP) OP0S(MDRout) REGR0(408) OP0(65476) OP1(408) loadneg: 0 
ALUout(348) loadneg: 0 
loadneg: 0 
Stable after 3 vcycles.
regfile: r0:BP, r1:REG0, w:REG0
args: 0:4, 1:2, tgt:2
ALU: 0:MDRout(ffc4) 1:REGR0(198) func: out:15c
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
MAR <- 15c
-------------------------------------------------------------------------
Tick: 172.READ(5).0, PC: 42, SP: 0, BP: 198 MAR: 15c(fefe), MDR: ffc4 CR: 00001000
IR: ldb s7 (8b12) - (1000101100010010), Micro(69): 100000000101000000000000010000000000000000000000
MAR_LOAD REGR0S(BP) OP0S(MDRout) loadneg: 0 
loadneg: 0 
Stable after 2 vcycles.
regfile: r0:BP, r1:REG0, w:REG0
args: 0:4, 1:2, tgt:2
ALU: 0:MDRout(ffc4) 1:REGR0(198) func: out:15c
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 173.EXEC(7).1, PC: 42, SP: 0, BP: 198 MAR: 15c(fefe), MDR: ffc4 CR: 00001000
IR: ldb s7 (8b12) - (1000101100010010), Micro(133): 001100010000000010110100010000000000000000001000
MDR_LOAD BE RE REGWS(TGT2) MDRS(RAMout) OP0S(MDRout) RAM 16b: aaff, RAMout: aaREGR0(0) OP1(0) MDRin(170) loadneg: 0 
ALUout(65476) RAM 16b: aaff, RAMout: aaloadneg: 0 
RAM 16b: aaff, RAMout: aaloadneg: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT2
args: 0:4, 1:2, tgt:2
ALU: 0:MDRout(ffc4) 1:REGR0(0) func: out:ffc4
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
MDR <- 00aa
-------------------------------------------------------------------------
Tick: 174.EXEC(7).0, PC: 42, SP: 0, BP: 198 MAR: 15c(aa), MDR: aa CR: 00001000
IR: ldb s7 (8b12) - (1000101100010010), Micro(133): 001100010000000010110100010000000000000000001000
MDR_LOAD BE RE REGWS(TGT2) MDRS(RAMout) OP0S(MDRout) RAM 16b: aaff, RAMout: aaOP0(170) loadneg: 0 
ALUout(170) RAM 16b: aaff, RAMout: aaloadneg: 0 
RAM 16b: aaff, RAMout: aaloadneg: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT2
args: 0:4, 1:2, tgt:2
ALU: 0:MDRout(aa) 1:REGR0(0) func: out:aa
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
REG3 <- aa
MAR <- 42
PC++
IR <- 551
-------------------------------------------------------------------------
Tick: 177.DECODE(3).1, PC: 44, SP: 0, BP: 198 MAR: 42(551), MDR: aa CR: 00001000
IR: ldi (551) - (0000010101010001), Micro(0): 001000000000000000000000110000000000100000000000
MDR_LOAD OP0S(MDRout) IMMS(IMM10) IRimm(170) REGR1(0) OP0(170) MDRin(170) loadneg: 0 
ALUout(170) loadneg: 0 
loadneg: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:5, 1:2, tgt:1
ALU: 0:MDRout(aa) 1:REGR0(0) func: out:aa
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
MDR <- 00aa
-------------------------------------------------------------------------
Tick: 178.DECODE(3).0, PC: 44, SP: 0, BP: 198 MAR: 42(fefe), MDR: aa CR: 00001000
IR: DECODING (551) Micro(0): 001000000000000000000000110000000000100000000000
MDR_LOAD OP0S(MDRout) IMMS(IMM10) loadneg: 0 
loadneg: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:5, 1:2, tgt:1
ALU: 0:MDRout(aa) 1:REGR0(0) func: out:aa
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 179.EXEC(7).1, PC: 44, SP: 0, BP: 198 MAR: 42(fefe), MDR: aa CR: 00001000
IR: ldi (551) - (0000010101010001), Micro(128): 000100000000000010100000010000000000000000000000
REGWS(TGT) OP0S(MDRout) IRimm(65492) MDRin(65492) loadneg: 0 
loadneg: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:5, 1:2, tgt:1
ALU: 0:MDRout(aa) 1:REGR0(0) func: out:aa
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 180.EXEC(7).0, PC: 44, SP: 0, BP: 198 MAR: 42(fefe), MDR: aa CR: 00001000
IR: ldi (551) - (0000010101010001), Micro(128): 000100000000000010100000010000000000000000000000
REGWS(TGT) OP0S(MDRout) loadneg: 0 
loadneg: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:5, 1:2, tgt:1
ALU: 0:MDRout(aa) 1:REGR0(0) func: out:aa
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
REG1 <- aa
MAR <- 44
PC++
IR <- 9e59
-------------------------------------------------------------------------
Tick: 183.DECODE(3).1, PC: 46, SP: 0, BP: 198 MAR: 44(9e59), MDR: aa CR: 00001000
IR: addskp.z (9e59) - (1001111001011001), Micro(15): 000100001000100110100000000010010011000000000000
COND_CHK REGR0S(ARG0) REGR1S(ARG1) REGWS(TGT) OP1S(REGR1) ALUS(SUB) REGR0(170) REGR1(170) OP0(170) OP1(170) loadneg: 0 
ALUout(0) SKIP loadneg: 0 
loadneg: 0 
Stable after 3 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:1, 1:3, tgt:1
ALU: 0:REGR0(aa) 1:REGR1(aa) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 184.DECODE(3).0, PC: 46, SP: 0, BP: 198 MAR: 44(fefe), MDR: aa CR: 00001000
IR: DECODING (9e59) Micro(15): 000100001000100110100000000010010011000000000000
COND_CHK REGR0S(ARG0) REGR1S(ARG1) REGWS(TGT) OP1S(REGR1) ALUS(SUB) SKIP loadneg: 0 
loadneg: 0 
Stable after 2 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:1, 1:3, tgt:1
ALU: 0:REGR0(aa) 1:REGR1(aa) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
REG1 <- 0
PC++
MAR <- 48
PC++
IR <- 2002
-------------------------------------------------------------------------
Tick: 187.DECODE(3).1, PC: 4a, SP: 0, BP: 198 MAR: 48(2002), MDR: aa CR: 00001000
IR: br (2002) - (0010000000000010), Micro(1): 001000000000000000000001000000000000100000000000
MDR_LOAD IMMS(IMM13) IRimm(2) REGR1(0) OP0(0) MDRin(2) loadneg: 0 
ALUout(0) loadneg: 0 
loadneg: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:0, tgt:2
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
MDR <- 0002
-------------------------------------------------------------------------
Tick: 188.DECODE(3).0, PC: 4a, SP: 0, BP: 198 MAR: 48(fefe), MDR: 2 CR: 00001000
IR: DECODING (2002) Micro(1): 001000000000000000000001000000000000100000000000
MDR_LOAD IMMS(IMM13) loadneg: 0 
loadneg: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:0, tgt:2
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 189.EXEC(7).1, PC: 4a, SP: 0, BP: 198 MAR: 48(fefe), MDR: 2 CR: 00001000
IR: br (2002) - (0010000000000010), Micro(129): 000100000111000001110000010000000000000000000000
REGR0S(PC) REGWS(PC) OP0S(MDRout) IRimm(0) REGR0(74) OP0(2) OP1(74) MDRin(0) loadneg: 0 
ALUout(76) loadneg: 0 
loadneg: 0 
Stable after 3 vcycles.
regfile: r0:PC, r1:REG0, w:PC
args: 0:0, 1:0, tgt:2
ALU: 0:MDRout(2) 1:REGR0(4a) func: out:4c
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 190.EXEC(7).0, PC: 4a, SP: 0, BP: 198 MAR: 48(fefe), MDR: 2 CR: 00001000
IR: br (2002) - (0010000000000010), Micro(129): 000100000111000001110000010000000000000000000000
REGR0S(PC) REGWS(PC) OP0S(MDRout) loadneg: 0 
loadneg: 0 
Stable after 2 vcycles.
regfile: r0:PC, r1:REG0, w:PC
args: 0:0, 1:0, tgt:2
ALU: 0:MDRout(2) 1:REGR0(4a) func: out:4c
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
PC <- 4c
MAR <- 4c
PC++
IR <- a2
-------------------------------------------------------------------------
Tick: 193.DECODE(3).1, PC: 4e, SP: 0, BP: 198 MAR: 4c(a2), MDR: 2 CR: 00001000
IR: ldi (a2) - (0000000010100010), Micro(0): 001000000000000000000000110000000000100000000000
MDR_LOAD OP0S(MDRout) IMMS(IMM10) IRimm(20) REGR1(0) OP0(2) MDRin(20) loadneg: 0 
ALUout(2) loadneg: 0 
loadneg: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:2, 1:4, tgt:2
ALU: 0:MDRout(2) 1:REGR0(0) func: out:2
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
MDR <- 0014
-------------------------------------------------------------------------
Tick: 194.DECODE(3).0, PC: 4e, SP: 0, BP: 198 MAR: 4c(fefe), MDR: 14 CR: 00001000
IR: DECODING (a2) Micro(0): 001000000000000000000000110000000000100000000000
MDR_LOAD OP0S(MDRout) IMMS(IMM10) OP0(20) loadneg: 0 
ALUout(20) loadneg: 0 
loadneg: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:2, 1:4, tgt:2
ALU: 0:MDRout(14) 1:REGR0(0) func: out:14
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 195.EXEC(7).1, PC: 4e, SP: 0, BP: 198 MAR: 4c(fefe), MDR: 14 CR: 00001000
IR: ldi (a2) - (0000000010100010), Micro(128): 000100000000000010100000010000000000000000000000
REGWS(TGT) OP0S(MDRout) IRimm(40) MDRin(40) loadneg: 0 
loadneg: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:2, 1:4, tgt:2
ALU: 0:MDRout(14) 1:REGR0(0) func: out:14
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 196.EXEC(7).0, PC: 4e, SP: 0, BP: 198 MAR: 4c(fefe), MDR: 14 CR: 00001000
IR: ldi (a2) - (0000000010100010), Micro(128): 000100000000000010100000010000000000000000000000
REGWS(TGT) OP0S(MDRout) loadneg: 0 
loadneg: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:2, 1:4, tgt:2
ALU: 0:MDRout(14) 1:REGR0(0) func: out:14
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
REG2 <- 14
MAR <- 4e
PC++
IR <- 1c
-------------------------------------------------------------------------
Tick: 199.DECODE(3).1, PC: 50, SP: 0, BP: 198 MAR: 4e(1c), MDR: 14 CR: 00001000
IR: ldi (1c) - (0000000000011100), Micro(0): 001000000000000000000000110000000000100000000000
MDR_LOAD OP0S(MDRout) IMMS(IMM10) IRimm(3) REGR1(0) OP0(20) MDRin(3) loadneg: 0 
ALUout(20) loadneg: 0 
loadneg: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:3, tgt:4
ALU: 0:MDRout(14) 1:REGR0(0) func: out:14
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
MDR <- 0003
-------------------------------------------------------------------------
Tick: 200.DECODE(3).0, PC: 50, SP: 0, BP: 198 MAR: 4e(fefe), MDR: 3 CR: 00001000
IR: DECODING (1c) Micro(0): 001000000000000000000000110000000000100000000000
MDR_LOAD OP0S(MDRout) IMMS(IMM10) OP0(3) loadneg: 0 
ALUout(3) loadneg: 0 
loadneg: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:3, tgt:4
ALU: 0:MDRout(3) 1:REGR0(0) func: out:3
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 201.EXEC(7).1, PC: 50, SP: 0, BP: 198 MAR: 4e(fefe), MDR: 3 CR: 00001000
IR: ldi (1c) - (0000000000011100), Micro(128): 000100000000000010100000010000000000000000000000
REGWS(TGT) OP0S(MDRout) IRimm(7) MDRin(7) loadneg: 0 
loadneg: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:0, 1:3, tgt:4
ALU: 0:MDRout(3) 1:REGR0(0) func: out:3
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 202.EXEC(7).0, PC: 50, SP: 0, BP: 198 MAR: 4e(fefe), MDR: 3 CR: 00001000
IR: ldi (1c) - (0000000000011100), Micro(128): 000100000000000010100000010000000000000000000000
REGWS(TGT) OP0S(MDRout) loadneg: 0 
loadneg: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:0, 1:3, tgt:4
ALU: 0:MDRout(3) 1:REGR0(0) func: out:3
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
REG4 <- 3
MAR <- 50
PC++
IR <- b614
-------------------------------------------------------------------------
Tick: 205.DECODE(3).1, PC: 52, SP: 0, BP: 198 MAR: 50(b614), MDR: 3 CR: 00001000
IR: stb.b (b614) - (1011011000010100), Micro(27): 000000000000000000000000000000000000000000000000
REGR1(0) OP0(0) loadneg: 0 
ALUout(0) loadneg: 0 
loadneg: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:2, tgt:4
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 206.DECODE(3).0, PC: 52, SP: 0, BP: 198 MAR: 50(fefe), MDR: 3 CR: 00001000
IR: DECODING (b614) Micro(27): 000000000000000000000000000000000000000000000000
loadneg: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:2, tgt:4
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 207.READ(5).1, PC: 52, SP: 0, BP: 198 MAR: 50(fefe), MDR: 3 CR: 00001000
IR: stb.b (b614) - (1011011000010100), Micro(91): 100000001000100100000000000010000000000000000000
MAR_LOAD REGR0S(ARG0) REGR1S(ARG1) OP1S(REGR1) REGR1(20) OP1(20) loadneg: 0 
ALUout(20) loadneg: 0 
loadneg: 0 
Stable after 3 vcycles.
regfile: r0:ARG0, r1:ARG1, w:REG0
args: 0:0, 1:2, tgt:4
ALU: 0:REGR0(0) 1:REGR1(14) func: out:14
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
MAR <- 14
-------------------------------------------------------------------------
Tick: 208.READ(5).0, PC: 52, SP: 0, BP: 198 MAR: 14(fefe), MDR: 3 CR: 00001000
IR: stb.b (b614) - (1011011000010100), Micro(91): 100000001000100100000000000010000000000000000000
MAR_LOAD REGR0S(ARG0) REGR1S(ARG1) OP1S(REGR1) loadneg: 0 
loadneg: 0 
Stable after 2 vcycles.
regfile: r0:ARG0, r1:ARG1, w:REG0
args: 0:0, 1:2, tgt:4
ALU: 0:REGR0(0) 1:REGR1(14) func: out:14
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 209.EXEC(7).1, PC: 52, SP: 0, BP: 198 MAR: 14(fefe), MDR: 3 CR: 00001000
IR: stb.b (b614) - (1011011000010100), Micro(155): 001010011010000000001000000010000000000000000000
MDR_LOAD BE REGR0S(TGT) MDRS(ALUout) OP1S(REGR1) RAM 16b: 202, RAMout: 2REGR0(3) REGR1(0) OP0(3) OP1(0) MDRin(20) loadneg: 0 
ALUout(3) RAM 16b: 202, RAMout: 2MDRin(3) loadneg: 0 
RAM 16b: 202, RAMout: 2loadneg: 0 
Stable after 3 vcycles.
regfile: r0:TGT, r1:REG0, w:REG0
args: 0:0, 1:2, tgt:4
ALU: 0:REGR0(3) 1:REGR1(0) func: out:3
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
MDR <- 0003
-------------------------------------------------------------------------
Tick: 210.EXEC(7).0, PC: 52, SP: 0, BP: 198 MAR: 14(fefe), MDR: 3 CR: 00001000
IR: stb.b (b614) - (1011011000010100), Micro(155): 001010011010000000001000000010000000000000000000
MDR_LOAD BE REGR0S(TGT) MDRS(ALUout) OP1S(REGR1) RAM 16b: 202, RAMout: 2loadneg: 0 
RAM 16b: 202, RAMout: 2loadneg: 0 
Stable after 2 vcycles.
regfile: r0:TGT, r1:REG0, w:REG0
args: 0:0, 1:2, tgt:4
ALU: 0:REGR0(3) 1:REGR1(0) func: out:3
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
RAM[14H] <- 3 (302)
MAR <- 52
PC++
IR <- 9401
-------------------------------------------------------------------------
Tick: 213.DECODE(3).1, PC: 54, SP: 0, BP: 198 MAR: 52(9401), MDR: 3 CR: 00001000
IR: add (9401) - (1001010000000001), Micro(10): 000100001000100110100000000010000001000000000000
REGR0S(ARG0) REGR1S(ARG1) REGWS(TGT) OP1S(REGR1) REGR1(0) OP0(0) loadneg: 0 
ALUout(0) loadneg: 0 
loadneg: 0 
Stable after 3 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:0, 1:0, tgt:1
ALU: 0:REGR0(0) 1:REGR1(0) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 214.DECODE(3).0, PC: 54, SP: 0, BP: 198 MAR: 52(fefe), MDR: 3 CR: 00001000
IR: DECODING (9401) Micro(10): 000100001000100110100000000010000001000000000000
REGR0S(ARG0) REGR1S(ARG1) REGWS(TGT) OP1S(REGR1) loadneg: 0 
loadneg: 0 
Stable after 2 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:0, 1:0, tgt:1
ALU: 0:REGR0(0) 1:REGR1(0) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
REG1 <- 0
MAR <- 54
PC++
IR <- 9402
-------------------------------------------------------------------------
Tick: 217.DECODE(3).1, PC: 56, SP: 0, BP: 198 MAR: 54(9402), MDR: 3 CR: 00001000
IR: add (9402) - (1001010000000010), Micro(10): 000100001000100110100000000010000001000000000000
REGR0S(ARG0) REGR1S(ARG1) REGWS(TGT) OP1S(REGR1) REGR1(0) OP0(0) loadneg: 0 
ALUout(0) loadneg: 0 
loadneg: 0 
Stable after 3 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:0, 1:0, tgt:2
ALU: 0:REGR0(0) 1:REGR1(0) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 218.DECODE(3).0, PC: 56, SP: 0, BP: 198 MAR: 54(fefe), MDR: 3 CR: 00001000
IR: DECODING (9402) Micro(10): 000100001000100110100000000010000001000000000000
REGR0S(ARG0) REGR1S(ARG1) REGWS(TGT) OP1S(REGR1) loadneg: 0 
loadneg: 0 
Stable after 2 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:0, 1:0, tgt:2
ALU: 0:REGR0(0) 1:REGR1(0) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
REG2 <- 0
MAR <- 56
PC++
IR <- 9403
-------------------------------------------------------------------------
Tick: 221.DECODE(3).1, PC: 58, SP: 0, BP: 198 MAR: 56(9403), MDR: 3 CR: 00001000
IR: add (9403) - (1001010000000011), Micro(10): 000100001000100110100000000010000001000000000000
REGR0S(ARG0) REGR1S(ARG1) REGWS(TGT) OP1S(REGR1) REGR1(0) OP0(0) loadneg: 0 
ALUout(0) loadneg: 0 
loadneg: 0 
Stable after 3 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:0, 1:0, tgt:3
ALU: 0:REGR0(0) 1:REGR1(0) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 222.DECODE(3).0, PC: 58, SP: 0, BP: 198 MAR: 56(fefe), MDR: 3 CR: 00001000
IR: DECODING (9403) Micro(10): 000100001000100110100000000010000001000000000000
REGR0S(ARG0) REGR1S(ARG1) REGWS(TGT) OP1S(REGR1) loadneg: 0 
loadneg: 0 
Stable after 2 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:0, 1:0, tgt:3
ALU: 0:REGR0(0) 1:REGR1(0) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
REG3 <- 0
MAR <- 58
PC++
IR <- 9405
-------------------------------------------------------------------------
Tick: 225.DECODE(3).1, PC: 5a, SP: 0, BP: 198 MAR: 58(9405), MDR: 3 CR: 00001000
IR: add (9405) - (1001010000000101), Micro(10): 000100001000100110100000000010000001000000000000
REGR0S(ARG0) REGR1S(ARG1) REGWS(TGT) OP1S(REGR1) REGR1(0) OP0(0) loadneg: 0 
ALUout(0) loadneg: 0 
loadneg: 0 
Stable after 3 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:0, 1:0, tgt:5
ALU: 0:REGR0(0) 1:REGR1(0) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 226.DECODE(3).0, PC: 5a, SP: 0, BP: 198 MAR: 58(fefe), MDR: 3 CR: 00001000
IR: DECODING (9405) Micro(10): 000100001000100110100000000010000001000000000000
REGR0S(ARG0) REGR1S(ARG1) REGWS(TGT) OP1S(REGR1) loadneg: 0 
loadneg: 0 
Stable after 2 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:0, 1:0, tgt:5
ALU: 0:REGR0(0) 1:REGR1(0) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
BP <- 0
MAR <- 5a
PC++
IR <- ae1
-------------------------------------------------------------------------
Tick: 229.DECODE(3).1, PC: 5c, SP: 0, BP: 0 MAR: 5a(ae1), MDR: 3 CR: 00001000
IR: ldi (ae1) - (0000101011100001), Micro(0): 001000000000000000000000110000000000100000000000
MDR_LOAD OP0S(MDRout) IMMS(IMM10) IRimm(348) REGR1(0) OP0(3) MDRin(348) loadneg: 0 
ALUout(3) loadneg: 0 
loadneg: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:3, 1:4, tgt:1
ALU: 0:MDRout(3) 1:REGR0(0) func: out:3
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
MDR <- 015c
-------------------------------------------------------------------------
Tick: 230.DECODE(3).0, PC: 5c, SP: 0, BP: 0 MAR: 5a(fefe), MDR: 15c CR: 00001000
IR: DECODING (ae1) Micro(0): 001000000000000000000000110000000000100000000000
MDR_LOAD OP0S(MDRout) IMMS(IMM10) OP0(348) loadneg: 0 
ALUout(348) loadneg: 0 
loadneg: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:3, 1:4, tgt:1
ALU: 0:MDRout(15c) 1:REGR0(0) func: out:15c
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 231.EXEC(7).1, PC: 5c, SP: 0, BP: 0 MAR: 5a(fefe), MDR: 15c CR: 00001000
IR: ldi (ae1) - (0000101011100001), Micro(128): 000100000000000010100000010000000000000000000000
REGWS(TGT) OP0S(MDRout) IRimm(56) MDRin(56) loadneg: 0 
loadneg: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:3, 1:4, tgt:1
ALU: 0:MDRout(15c) 1:REGR0(0) func: out:15c
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 232.EXEC(7).0, PC: 5c, SP: 0, BP: 0 MAR: 5a(fefe), MDR: 15c CR: 00001000
IR: ldi (ae1) - (0000101011100001), Micro(128): 000100000000000010100000010000000000000000000000
REGWS(TGT) OP0S(MDRout) loadneg: 0 
loadneg: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:3, 1:4, tgt:1
ALU: 0:MDRout(15c) 1:REGR0(0) func: out:15c
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
REG1 <- 15c
MAR <- 5c
PC++
IR <- fa2
-------------------------------------------------------------------------
Tick: 235.DECODE(3).1, PC: 5e, SP: 0, BP: 0 MAR: 5c(fa2), MDR: 15c CR: 00001000
IR: ldi (fa2) - (0000111110100010), Micro(0): 001000000000000000000000110000000000100000000000
MDR_LOAD OP0S(MDRout) IMMS(IMM10) IRimm(500) REGR1(0) OP0(348) MDRin(500) loadneg: 0 
ALUout(348) loadneg: 0 
loadneg: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:6, 1:4, tgt:2
ALU: 0:MDRout(15c) 1:REGR0(0) func: out:15c
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
MDR <- 01f4
-------------------------------------------------------------------------
Tick: 236.DECODE(3).0, PC: 5e, SP: 0, BP: 0 MAR: 5c(fefe), MDR: 1f4 CR: 00001000
IR: DECODING (fa2) Micro(0): 001000000000000000000000110000000000100000000000
MDR_LOAD OP0S(MDRout) IMMS(IMM10) OP0(500) loadneg: 0 
ALUout(500) loadneg: 0 
loadneg: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:6, 1:4, tgt:2
ALU: 0:MDRout(1f4) 1:REGR0(0) func: out:1f4
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 237.EXEC(7).1, PC: 5e, SP: 0, BP: 0 MAR: 5c(fefe), MDR: 1f4 CR: 00001000
IR: ldi (fa2) - (0000111110100010), Micro(128): 000100000000000010100000010000000000000000000000
REGWS(TGT) OP0S(MDRout) IRimm(65512) MDRin(65512) loadneg: 0 
loadneg: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:6, 1:4, tgt:2
ALU: 0:MDRout(1f4) 1:REGR0(0) func: out:1f4
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 238.EXEC(7).0, PC: 5e, SP: 0, BP: 0 MAR: 5c(fefe), MDR: 1f4 CR: 00001000
IR: ldi (fa2) - (0000111110100010), Micro(128): 000100000000000010100000010000000000000000000000
REGWS(TGT) OP0S(MDRout) loadneg: 0 
loadneg: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:6, 1:4, tgt:2
ALU: 0:MDRout(1f4) 1:REGR0(0) func: out:1f4
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
REG2 <- 1f4
MAR <- 5e
PC++
IR <- 9653
-------------------------------------------------------------------------
Tick: 241.DECODE(3).1, PC: 60, SP: 0, BP: 0 MAR: 5e(9653), MDR: 1f4 CR: 00001000
IR: sub (9653) - (1001011001010011), Micro(11): 000100001000100110100000000010000011000000000000
REGR0S(ARG0) REGR1S(ARG1) REGWS(TGT) OP1S(REGR1) ALUS(SUB) REGR0(348) REGR1(500) OP0(348) OP1(500) loadneg: 0 
ALUout(65384) loadneg: 0 
loadneg: 0 
Stable after 3 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:1, 1:2, tgt:3
ALU: 0:REGR0(15c) 1:REGR1(1f4) func: out:ff68
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 242.DECODE(3).0, PC: 60, SP: 0, BP: 0 MAR: 5e(fefe), MDR: 1f4 CR: 00001000
IR: DECODING (9653) Micro(11): 000100001000100110100000000010000011000000000000
REGR0S(ARG0) REGR1S(ARG1) REGWS(TGT) OP1S(REGR1) ALUS(SUB) loadneg: 0 
loadneg: 0 
Stable after 2 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:1, 1:2, tgt:3
ALU: 0:REGR0(15c) 1:REGR1(1f4) func: out:ff68
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
REG3 <- ff68
MAR <- 60
PC++
IR <- b29b
-------------------------------------------------------------------------
Tick: 245.DECODE(3).1, PC: 62, SP: 0, BP: 0 MAR: 60(b29b), MDR: 1f4 CR: 00001000
IR: ldb.b (b29b) - (1011001010011011), Micro(25): 000000000000000000000000000000000000000000000000
REGR1(0) OP0(0) loadneg: 0 
ALUout(0) loadneg: 0 
loadneg: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:2, 1:3, tgt:3
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 246.DECODE(3).0, PC: 62, SP: 0, BP: 0 MAR: 60(fefe), MDR: 1f4 CR: 00001000
IR: DECODING (b29b) Micro(25): 000000000000000000000000000000000000000000000000
loadneg: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:2, 1:3, tgt:3
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 247.READ(5).1, PC: 62, SP: 0, BP: 0 MAR: 60(fefe), MDR: 1f4 CR: 00001000
IR: ldb.b (b29b) - (1011001010011011), Micro(89): 100000001000100100000000000010000000000000000000
MAR_LOAD REGR0S(ARG0) REGR1S(ARG1) OP1S(REGR1) REGR0(500) REGR1(65384) OP0(500) OP1(65384) loadneg: 0 
ALUout(348) loadneg: 0 
loadneg: 0 
Stable after 3 vcycles.
regfile: r0:ARG0, r1:ARG1, w:REG0
args: 0:2, 1:3, tgt:3
ALU: 0:REGR0(1f4) 1:REGR1(ff68) func: out:15c
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
MAR <- 15c
-------------------------------------------------------------------------
Tick: 248.READ(5).0, PC: 62, SP: 0, BP: 0 MAR: 15c(fefe), MDR: 1f4 CR: 00001000
IR: ldb.b (b29b) - (1011001010011011), Micro(89): 100000001000100100000000000010000000000000000000
MAR_LOAD REGR0S(ARG0) REGR1S(ARG1) OP1S(REGR1) loadneg: 0 
loadneg: 0 
Stable after 2 vcycles.
regfile: r0:ARG0, r1:ARG1, w:REG0
args: 0:2, 1:3, tgt:3
ALU: 0:REGR0(1f4) 1:REGR1(ff68) func: out:15c
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 249.EXEC(7).1, PC: 62, SP: 0, BP: 0 MAR: 15c(fefe), MDR: 1f4 CR: 00001000
IR: ldb.b (b29b) - (1011001010011011), Micro(153): 001100010000000010100100010000000000000000001000
MDR_LOAD BE RE REGWS(TGT) MDRS(RAMout) OP0S(MDRout) RAM 16b: aaff, RAMout: aaREGR0(0) REGR1(0) OP1(0) MDRin(170) loadneg: 0 
ALUout(500) RAM 16b: aaff, RAMout: aaloadneg: 0 
RAM 16b: aaff, RAMout: aaloadneg: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:2, 1:3, tgt:3
ALU: 0:MDRout(1f4) 1:REGR0(0) func: out:1f4
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
MDR <- 00aa
-------------------------------------------------------------------------
Tick: 250.EXEC(7).0, PC: 62, SP: 0, BP: 0 MAR: 15c(aa), MDR: aa CR: 00001000
IR: ldb.b (b29b) - (1011001010011011), Micro(153): 001100010000000010100100010000000000000000001000
MDR_LOAD BE RE REGWS(TGT) MDRS(RAMout) OP0S(MDRout) RAM 16b: aaff, RAMout: aaOP0(170) loadneg: 0 
ALUout(170) RAM 16b: aaff, RAMout: aaloadneg: 0 
RAM 16b: aaff, RAMout: aaloadneg: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:2, 1:3, tgt:3
ALU: 0:MDRout(aa) 1:REGR0(0) func: out:aa
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
REG3 <- aa
MAR <- 62
PC++
IR <- 551
-------------------------------------------------------------------------
Tick: 253.DECODE(3).1, PC: 64, SP: 0, BP: 0 MAR: 62(551), MDR: aa CR: 00001000
IR: ldi (551) - (0000010101010001), Micro(0): 001000000000000000000000110000000000100000000000
MDR_LOAD OP0S(MDRout) IMMS(IMM10) IRimm(170) REGR1(0) OP0(170) MDRin(170) loadneg: 0 
ALUout(170) loadneg: 0 
loadneg: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:5, 1:2, tgt:1
ALU: 0:MDRout(aa) 1:REGR0(0) func: out:aa
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
MDR <- 00aa
-------------------------------------------------------------------------
Tick: 254.DECODE(3).0, PC: 64, SP: 0, BP: 0 MAR: 62(fefe), MDR: aa CR: 00001000
IR: DECODING (551) Micro(0): 001000000000000000000000110000000000100000000000
MDR_LOAD OP0S(MDRout) IMMS(IMM10) loadneg: 0 
loadneg: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:5, 1:2, tgt:1
ALU: 0:MDRout(aa) 1:REGR0(0) func: out:aa
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 255.EXEC(7).1, PC: 64, SP: 0, BP: 0 MAR: 62(fefe), MDR: aa CR: 00001000
IR: ldi (551) - (0000010101010001), Micro(128): 000100000000000010100000010000000000000000000000
REGWS(TGT) OP0S(MDRout) IRimm(65492) MDRin(65492) loadneg: 0 
loadneg: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:5, 1:2, tgt:1
ALU: 0:MDRout(aa) 1:REGR0(0) func: out:aa
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 256.EXEC(7).0, PC: 64, SP: 0, BP: 0 MAR: 62(fefe), MDR: aa CR: 00001000
IR: ldi (551) - (0000010101010001), Micro(128): 000100000000000010100000010000000000000000000000
REGWS(TGT) OP0S(MDRout) loadneg: 0 
loadneg: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:5, 1:2, tgt:1
ALU: 0:MDRout(aa) 1:REGR0(0) func: out:aa
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
REG1 <- aa
MAR <- 64
PC++
IR <- 9e59
-------------------------------------------------------------------------
Tick: 259.DECODE(3).1, PC: 66, SP: 0, BP: 0 MAR: 64(9e59), MDR: aa CR: 00001000
IR: addskp.z (9e59) - (1001111001011001), Micro(15): 000100001000100110100000000010010011000000000000
COND_CHK REGR0S(ARG0) REGR1S(ARG1) REGWS(TGT) OP1S(REGR1) ALUS(SUB) REGR0(170) REGR1(170) OP0(170) OP1(170) loadneg: 0 
ALUout(0) SKIP loadneg: 0 
loadneg: 0 
Stable after 3 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:1, 1:3, tgt:1
ALU: 0:REGR0(aa) 1:REGR1(aa) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 260.DECODE(3).0, PC: 66, SP: 0, BP: 0 MAR: 64(fefe), MDR: aa CR: 00001000
IR: DECODING (9e59) Micro(15): 000100001000100110100000000010010011000000000000
COND_CHK REGR0S(ARG0) REGR1S(ARG1) REGWS(TGT) OP1S(REGR1) ALUS(SUB) SKIP loadneg: 0 
loadneg: 0 
Stable after 2 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:1, 1:3, tgt:1
ALU: 0:REGR0(aa) 1:REGR1(aa) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
REG1 <- 0
PC++
MAR <- 68
PC++
IR <- 2002
-------------------------------------------------------------------------
Tick: 263.DECODE(3).1, PC: 6a, SP: 0, BP: 0 MAR: 68(2002), MDR: aa CR: 00001000
IR: br (2002) - (0010000000000010), Micro(1): 001000000000000000000001000000000000100000000000
MDR_LOAD IMMS(IMM13) IRimm(2) REGR1(0) OP0(0) MDRin(2) loadneg: 0 
ALUout(0) loadneg: 0 
loadneg: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:0, tgt:2
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
MDR <- 0002
-------------------------------------------------------------------------
Tick: 264.DECODE(3).0, PC: 6a, SP: 0, BP: 0 MAR: 68(fefe), MDR: 2 CR: 00001000
IR: DECODING (2002) Micro(1): 001000000000000000000001000000000000100000000000
MDR_LOAD IMMS(IMM13) loadneg: 0 
loadneg: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:0, tgt:2
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 265.EXEC(7).1, PC: 6a, SP: 0, BP: 0 MAR: 68(fefe), MDR: 2 CR: 00001000
IR: br (2002) - (0010000000000010), Micro(129): 000100000111000001110000010000000000000000000000
REGR0S(PC) REGWS(PC) OP0S(MDRout) IRimm(0) REGR0(106) OP0(2) OP1(106) MDRin(0) loadneg: 0 
ALUout(108) loadneg: 0 
loadneg: 0 
Stable after 3 vcycles.
regfile: r0:PC, r1:REG0, w:PC
args: 0:0, 1:0, tgt:2
ALU: 0:MDRout(2) 1:REGR0(6a) func: out:6c
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 266.EXEC(7).0, PC: 6a, SP: 0, BP: 0 MAR: 68(fefe), MDR: 2 CR: 00001000
IR: br (2002) - (0010000000000010), Micro(129): 000100000111000001110000010000000000000000000000
REGR0S(PC) REGWS(PC) OP0S(MDRout) loadneg: 0 
loadneg: 0 
Stable after 2 vcycles.
regfile: r0:PC, r1:REG0, w:PC
args: 0:0, 1:0, tgt:2
ALU: 0:MDRout(2) 1:REGR0(6a) func: out:6c
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
PC <- 6c
MAR <- 6c
PC++
IR <- a2
-------------------------------------------------------------------------
Tick: 269.DECODE(3).1, PC: 6e, SP: 0, BP: 0 MAR: 6c(a2), MDR: 2 CR: 00001000
IR: ldi (a2) - (0000000010100010), Micro(0): 001000000000000000000000110000000000100000000000
MDR_LOAD OP0S(MDRout) IMMS(IMM10) IRimm(20) REGR1(0) OP0(2) MDRin(20) loadneg: 0 
ALUout(2) loadneg: 0 
loadneg: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:2, 1:4, tgt:2
ALU: 0:MDRout(2) 1:REGR0(0) func: out:2
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
MDR <- 0014
-------------------------------------------------------------------------
Tick: 270.DECODE(3).0, PC: 6e, SP: 0, BP: 0 MAR: 6c(fefe), MDR: 14 CR: 00001000
IR: DECODING (a2) Micro(0): 001000000000000000000000110000000000100000000000
MDR_LOAD OP0S(MDRout) IMMS(IMM10) OP0(20) loadneg: 0 
ALUout(20) loadneg: 0 
loadneg: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:2, 1:4, tgt:2
ALU: 0:MDRout(14) 1:REGR0(0) func: out:14
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 271.EXEC(7).1, PC: 6e, SP: 0, BP: 0 MAR: 6c(fefe), MDR: 14 CR: 00001000
IR: ldi (a2) - (0000000010100010), Micro(128): 000100000000000010100000010000000000000000000000
REGWS(TGT) OP0S(MDRout) IRimm(40) MDRin(40) loadneg: 0 
loadneg: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:2, 1:4, tgt:2
ALU: 0:MDRout(14) 1:REGR0(0) func: out:14
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 272.EXEC(7).0, PC: 6e, SP: 0, BP: 0 MAR: 6c(fefe), MDR: 14 CR: 00001000
IR: ldi (a2) - (0000000010100010), Micro(128): 000100000000000010100000010000000000000000000000
REGWS(TGT) OP0S(MDRout) loadneg: 0 
loadneg: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:2, 1:4, tgt:2
ALU: 0:MDRout(14) 1:REGR0(0) func: out:14
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
REG2 <- 14
MAR <- 6e
PC++
IR <- 24
-------------------------------------------------------------------------
Tick: 275.DECODE(3).1, PC: 70, SP: 0, BP: 0 MAR: 6e(24), MDR: 14 CR: 00001000
IR: ldi (24) - (0000000000100100), Micro(0): 001000000000000000000000110000000000100000000000
MDR_LOAD OP0S(MDRout) IMMS(IMM10) IRimm(4) REGR1(0) OP0(20) MDRin(4) loadneg: 0 
ALUout(20) loadneg: 0 
loadneg: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:4, tgt:4
ALU: 0:MDRout(14) 1:REGR0(0) func: out:14
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
MDR <- 0004
-------------------------------------------------------------------------
Tick: 276.DECODE(3).0, PC: 70, SP: 0, BP: 0 MAR: 6e(fefe), MDR: 4 CR: 00001000
IR: DECODING (24) Micro(0): 001000000000000000000000110000000000100000000000
MDR_LOAD OP0S(MDRout) IMMS(IMM10) OP0(4) loadneg: 0 
ALUout(4) loadneg: 0 
loadneg: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:4, tgt:4
ALU: 0:MDRout(4) 1:REGR0(0) func: out:4
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 277.EXEC(7).1, PC: 70, SP: 0, BP: 0 MAR: 6e(fefe), MDR: 4 CR: 00001000
IR: ldi (24) - (0000000000100100), Micro(128): 000100000000000010100000010000000000000000000000
REGWS(TGT) OP0S(MDRout) IRimm(9) MDRin(9) loadneg: 0 
loadneg: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:0, 1:4, tgt:4
ALU: 0:MDRout(4) 1:REGR0(0) func: out:4
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 278.EXEC(7).0, PC: 70, SP: 0, BP: 0 MAR: 6e(fefe), MDR: 4 CR: 00001000
IR: ldi (24) - (0000000000100100), Micro(128): 000100000000000010100000010000000000000000000000
REGWS(TGT) OP0S(MDRout) loadneg: 0 
loadneg: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:0, 1:4, tgt:4
ALU: 0:MDRout(4) 1:REGR0(0) func: out:4
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
REG4 <- 4
MAR <- 70
PC++
IR <- b614
-------------------------------------------------------------------------
Tick: 281.DECODE(3).1, PC: 72, SP: 0, BP: 0 MAR: 70(b614), MDR: 4 CR: 00001000
IR: stb.b (b614) - (1011011000010100), Micro(27): 000000000000000000000000000000000000000000000000
REGR1(0) OP0(0) loadneg: 0 
ALUout(0) loadneg: 0 
loadneg: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:2, tgt:4
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 282.DECODE(3).0, PC: 72, SP: 0, BP: 0 MAR: 70(fefe), MDR: 4 CR: 00001000
IR: DECODING (b614) Micro(27): 000000000000000000000000000000000000000000000000
loadneg: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:2, tgt:4
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 283.READ(5).1, PC: 72, SP: 0, BP: 0 MAR: 70(fefe), MDR: 4 CR: 00001000
IR: stb.b (b614) - (1011011000010100), Micro(91): 100000001000100100000000000010000000000000000000
MAR_LOAD REGR0S(ARG0) REGR1S(ARG1) OP1S(REGR1) REGR1(20) OP1(20) loadneg: 0 
ALUout(20) loadneg: 0 
loadneg: 0 
Stable after 3 vcycles.
regfile: r0:ARG0, r1:ARG1, w:REG0
args: 0:0, 1:2, tgt:4
ALU: 0:REGR0(0) 1:REGR1(14) func: out:14
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
MAR <- 14
-------------------------------------------------------------------------
Tick: 284.READ(5).0, PC: 72, SP: 0, BP: 0 MAR: 14(fefe), MDR: 4 CR: 00001000
IR: stb.b (b614) - (1011011000010100), Micro(91): 100000001000100100000000000010000000000000000000
MAR_LOAD REGR0S(ARG0) REGR1S(ARG1) OP1S(REGR1) loadneg: 0 
loadneg: 0 
Stable after 2 vcycles.
regfile: r0:ARG0, r1:ARG1, w:REG0
args: 0:0, 1:2, tgt:4
ALU: 0:REGR0(0) 1:REGR1(14) func: out:14
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 285.EXEC(7).1, PC: 72, SP: 0, BP: 0 MAR: 14(fefe), MDR: 4 CR: 00001000
IR: stb.b (b614) - (1011011000010100), Micro(155): 001010011010000000001000000010000000000000000000
MDR_LOAD BE REGR0S(TGT) MDRS(ALUout) OP1S(REGR1) RAM 16b: 302, RAMout: 3REGR0(4) REGR1(0) OP0(4) OP1(0) MDRin(20) loadneg: 0 
ALUout(4) RAM 16b: 302, RAMout: 3MDRin(4) loadneg: 0 
RAM 16b: 302, RAMout: 3loadneg: 0 
Stable after 3 vcycles.
regfile: r0:TGT, r1:REG0, w:REG0
args: 0:0, 1:2, tgt:4
ALU: 0:REGR0(4) 1:REGR1(0) func: out:4
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
MDR <- 0004
-------------------------------------------------------------------------
Tick: 286.EXEC(7).0, PC: 72, SP: 0, BP: 0 MAR: 14(fefe), MDR: 4 CR: 00001000
IR: stb.b (b614) - (1011011000010100), Micro(155): 001010011010000000001000000010000000000000000000
MDR_LOAD BE REGR0S(TGT) MDRS(ALUout) OP1S(REGR1) RAM 16b: 302, RAMout: 3loadneg: 0 
RAM 16b: 302, RAMout: 3loadneg: 0 
Stable after 2 vcycles.
regfile: r0:TGT, r1:REG0, w:REG0
args: 0:0, 1:2, tgt:4
ALU: 0:REGR0(4) 1:REGR1(0) func: out:4
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
RAM[14H] <- 4 (402)
MAR <- 72
PC++
IR <- 9401
-------------------------------------------------------------------------
Tick: 289.DECODE(3).1, PC: 74, SP: 0, BP: 0 MAR: 72(9401), MDR: 4 CR: 00001000
IR: add (9401) - (1001010000000001), Micro(10): 000100001000100110100000000010000001000000000000
REGR0S(ARG0) REGR1S(ARG1) REGWS(TGT) OP1S(REGR1) REGR1(0) OP0(0) loadneg: 0 
ALUout(0) loadneg: 0 
loadneg: 0 
Stable after 3 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:0, 1:0, tgt:1
ALU: 0:REGR0(0) 1:REGR1(0) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 290.DECODE(3).0, PC: 74, SP: 0, BP: 0 MAR: 72(fefe), MDR: 4 CR: 00001000
IR: DECODING (9401) Micro(10): 000100001000100110100000000010000001000000000000
REGR0S(ARG0) REGR1S(ARG1) REGWS(TGT) OP1S(REGR1) loadneg: 0 
loadneg: 0 
Stable after 2 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:0, 1:0, tgt:1
ALU: 0:REGR0(0) 1:REGR1(0) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
REG1 <- 0
MAR <- 74
PC++
IR <- 9402
-------------------------------------------------------------------------
Tick: 293.DECODE(3).1, PC: 76, SP: 0, BP: 0 MAR: 74(9402), MDR: 4 CR: 00001000
IR: add (9402) - (1001010000000010), Micro(10): 000100001000100110100000000010000001000000000000
REGR0S(ARG0) REGR1S(ARG1) REGWS(TGT) OP1S(REGR1) REGR1(0) OP0(0) loadneg: 0 
ALUout(0) loadneg: 0 
loadneg: 0 
Stable after 3 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:0, 1:0, tgt:2
ALU: 0:REGR0(0) 1:REGR1(0) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 294.DECODE(3).0, PC: 76, SP: 0, BP: 0 MAR: 74(fefe), MDR: 4 CR: 00001000
IR: DECODING (9402) Micro(10): 000100001000100110100000000010000001000000000000
REGR0S(ARG0) REGR1S(ARG1) REGWS(TGT) OP1S(REGR1) loadneg: 0 
loadneg: 0 
Stable after 2 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:0, 1:0, tgt:2
ALU: 0:REGR0(0) 1:REGR1(0) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
REG2 <- 0
MAR <- 76
PC++
IR <- 9403
-------------------------------------------------------------------------
Tick: 297.DECODE(3).1, PC: 78, SP: 0, BP: 0 MAR: 76(9403), MDR: 4 CR: 00001000
IR: add (9403) - (1001010000000011), Micro(10): 000100001000100110100000000010000001000000000000
REGR0S(ARG0) REGR1S(ARG1) REGWS(TGT) OP1S(REGR1) REGR1(0) OP0(0) loadneg: 0 
ALUout(0) loadneg: 0 
loadneg: 0 
Stable after 3 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:0, 1:0, tgt:3
ALU: 0:REGR0(0) 1:REGR1(0) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 298.DECODE(3).0, PC: 78, SP: 0, BP: 0 MAR: 76(fefe), MDR: 4 CR: 00001000
IR: DECODING (9403) Micro(10): 000100001000100110100000000010000001000000000000
REGR0S(ARG0) REGR1S(ARG1) REGWS(TGT) OP1S(REGR1) loadneg: 0 
loadneg: 0 
Stable after 2 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:0, 1:0, tgt:3
ALU: 0:REGR0(0) 1:REGR1(0) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
REG3 <- 0
MAR <- 78
PC++
IR <- 9405
-------------------------------------------------------------------------
Tick: 301.DECODE(3).1, PC: 7a, SP: 0, BP: 0 MAR: 78(9405), MDR: 4 CR: 00001000
IR: add (9405) - (1001010000000101), Micro(10): 000100001000100110100000000010000001000000000000
REGR0S(ARG0) REGR1S(ARG1) REGWS(TGT) OP1S(REGR1) REGR1(0) OP0(0) loadneg: 0 
ALUout(0) loadneg: 0 
loadneg: 0 
Stable after 3 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:0, 1:0, tgt:5
ALU: 0:REGR0(0) 1:REGR1(0) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 302.DECODE(3).0, PC: 7a, SP: 0, BP: 0 MAR: 78(fefe), MDR: 4 CR: 00001000
IR: DECODING (9405) Micro(10): 000100001000100110100000000010000001000000000000
REGR0S(ARG0) REGR1S(ARG1) REGWS(TGT) OP1S(REGR1) loadneg: 0 
loadneg: 0 
Stable after 2 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:0, 1:0, tgt:5
ALU: 0:REGR0(0) 1:REGR1(0) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
BP <- 0
MAR <- 7a
PC++
IR <- ae1
-------------------------------------------------------------------------
Tick: 305.DECODE(3).1, PC: 7c, SP: 0, BP: 0 MAR: 7a(ae1), MDR: 4 CR: 00001000
IR: ldi (ae1) - (0000101011100001), Micro(0): 001000000000000000000000110000000000100000000000
MDR_LOAD OP0S(MDRout) IMMS(IMM10) IRimm(348) REGR1(0) OP0(4) MDRin(348) loadneg: 0 
ALUout(4) loadneg: 0 
loadneg: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:3, 1:4, tgt:1
ALU: 0:MDRout(4) 1:REGR0(0) func: out:4
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
MDR <- 015c
-------------------------------------------------------------------------
Tick: 306.DECODE(3).0, PC: 7c, SP: 0, BP: 0 MAR: 7a(fefe), MDR: 15c CR: 00001000
IR: DECODING (ae1) Micro(0): 001000000000000000000000110000000000100000000000
MDR_LOAD OP0S(MDRout) IMMS(IMM10) OP0(348) loadneg: 0 
ALUout(348) loadneg: 0 
loadneg: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:3, 1:4, tgt:1
ALU: 0:MDRout(15c) 1:REGR0(0) func: out:15c
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 307.EXEC(7).1, PC: 7c, SP: 0, BP: 0 MAR: 7a(fefe), MDR: 15c CR: 00001000
IR: ldi (ae1) - (0000101011100001), Micro(128): 000100000000000010100000010000000000000000000000
REGWS(TGT) OP0S(MDRout) IRimm(56) MDRin(56) loadneg: 0 
loadneg: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:3, 1:4, tgt:1
ALU: 0:MDRout(15c) 1:REGR0(0) func: out:15c
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 308.EXEC(7).0, PC: 7c, SP: 0, BP: 0 MAR: 7a(fefe), MDR: 15c CR: 00001000
IR: ldi (ae1) - (0000101011100001), Micro(128): 000100000000000010100000010000000000000000000000
REGWS(TGT) OP0S(MDRout) loadneg: 0 
loadneg: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:3, 1:4, tgt:1
ALU: 0:MDRout(15c) 1:REGR0(0) func: out:15c
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
REG1 <- 15c
MAR <- 7c
PC++
IR <- 1062
-------------------------------------------------------------------------
Tick: 311.DECODE(3).1, PC: 7e, SP: 0, BP: 0 MAR: 7c(1062), MDR: 15c CR: 00001000
IR: ldi (1062) - (0001000001100010), Micro(0): 001000000000000000000000110000000000100000000000
MDR_LOAD OP0S(MDRout) IMMS(IMM10) IRimm(65036) REGR1(0) OP0(348) MDRin(65036) loadneg: 0 
ALUout(348) loadneg: 0 
loadneg: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:1, 1:4, tgt:2
ALU: 0:MDRout(15c) 1:REGR0(0) func: out:15c
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
MDR <- fe0c
-------------------------------------------------------------------------
Tick: 312.DECODE(3).0, PC: 7e, SP: 0, BP: 0 MAR: 7c(fefe), MDR: fe0c CR: 00001000
IR: DECODING (1062) Micro(0): 001000000000000000000000110000000000100000000000
MDR_LOAD OP0S(MDRout) IMMS(IMM10) OP0(65036) loadneg: 0 
ALUout(65036) loadneg: 0 
loadneg: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:1, 1:4, tgt:2
ALU: 0:MDRout(fe0c) 1:REGR0(0) func: out:fe0c
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 313.EXEC(7).1, PC: 7e, SP: 0, BP: 0 MAR: 7c(fefe), MDR: fe0c CR: 00001000
IR: ldi (1062) - (0001000001100010), Micro(128): 000100000000000010100000010000000000000000000000
REGWS(TGT) OP0S(MDRout) IRimm(24) MDRin(24) loadneg: 0 
loadneg: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:1, 1:4, tgt:2
ALU: 0:MDRout(fe0c) 1:REGR0(0) func: out:fe0c
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 314.EXEC(7).0, PC: 7e, SP: 0, BP: 0 MAR: 7c(fefe), MDR: fe0c CR: 00001000
IR: ldi (1062) - (0001000001100010), Micro(128): 000100000000000010100000010000000000000000000000
REGWS(TGT) OP0S(MDRout) loadneg: 0 
loadneg: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:1, 1:4, tgt:2
ALU: 0:MDRout(fe0c) 1:REGR0(0) func: out:fe0c
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
REG2 <- fe0c
MAR <- 7e
PC++
IR <- 9653
-------------------------------------------------------------------------
Tick: 317.DECODE(3).1, PC: 80, SP: 0, BP: 0 MAR: 7e(9653), MDR: fe0c CR: 00001000
IR: sub (9653) - (1001011001010011), Micro(11): 000100001000100110100000000010000011000000000000
REGR0S(ARG0) REGR1S(ARG1) REGWS(TGT) OP1S(REGR1) ALUS(SUB) REGR0(348) REGR1(65036) OP0(348) OP1(65036) loadneg: 0 
ALUout(848) loadneg: 0 
loadneg: 0 
Stable after 3 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:1, 1:2, tgt:3
ALU: 0:REGR0(15c) 1:REGR1(fe0c) func: out:350
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 318.DECODE(3).0, PC: 80, SP: 0, BP: 0 MAR: 7e(fefe), MDR: fe0c CR: 00001000
IR: DECODING (9653) Micro(11): 000100001000100110100000000010000011000000000000
REGR0S(ARG0) REGR1S(ARG1) REGWS(TGT) OP1S(REGR1) ALUS(SUB) loadneg: 0 
loadneg: 0 
Stable after 2 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:1, 1:2, tgt:3
ALU: 0:REGR0(15c) 1:REGR1(fe0c) func: out:350
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
REG3 <- 350
MAR <- 80
PC++
IR <- b29b
-------------------------------------------------------------------------
Tick: 321.DECODE(3).1, PC: 82, SP: 0, BP: 0 MAR: 80(b29b), MDR: fe0c CR: 00001000
IR: ldb.b (b29b) - (1011001010011011), Micro(25): 000000000000000000000000000000000000000000000000
REGR1(0) OP0(0) loadneg: 0 
ALUout(0) loadneg: 0 
loadneg: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:2, 1:3, tgt:3
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 322.DECODE(3).0, PC: 82, SP: 0, BP: 0 MAR: 80(fefe), MDR: fe0c CR: 00001000
IR: DECODING (b29b) Micro(25): 000000000000000000000000000000000000000000000000
loadneg: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:2, 1:3, tgt:3
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 323.READ(5).1, PC: 82, SP: 0, BP: 0 MAR: 80(fefe), MDR: fe0c CR: 00001000
IR: ldb.b (b29b) - (1011001010011011), Micro(89): 100000001000100100000000000010000000000000000000
MAR_LOAD REGR0S(ARG0) REGR1S(ARG1) OP1S(REGR1) REGR0(65036) REGR1(848) OP0(65036) OP1(848) loadneg: 0 
ALUout(348) loadneg: 0 
loadneg: 0 
Stable after 3 vcycles.
regfile: r0:ARG0, r1:ARG1, w:REG0
args: 0:2, 1:3, tgt:3
ALU: 0:REGR0(fe0c) 1:REGR1(350) func: out:15c
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
MAR <- 15c
-------------------------------------------------------------------------
Tick: 324.READ(5).0, PC: 82, SP: 0, BP: 0 MAR: 15c(fefe), MDR: fe0c CR: 00001000
IR: ldb.b (b29b) - (1011001010011011), Micro(89): 100000001000100100000000000010000000000000000000
MAR_LOAD REGR0S(ARG0) REGR1S(ARG1) OP1S(REGR1) loadneg: 0 
loadneg: 0 
Stable after 2 vcycles.
regfile: r0:ARG0, r1:ARG1, w:REG0
args: 0:2, 1:3, tgt:3
ALU: 0:REGR0(fe0c) 1:REGR1(350) func: out:15c
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 325.EXEC(7).1, PC: 82, SP: 0, BP: 0 MAR: 15c(fefe), MDR: fe0c CR: 00001000
IR: ldb.b (b29b) - (1011001010011011), Micro(153): 001100010000000010100100010000000000000000001000
MDR_LOAD BE RE REGWS(TGT) MDRS(RAMout) OP0S(MDRout) RAM 16b: aaff, RAMout: aaREGR0(0) REGR1(0) OP1(0) MDRin(170) loadneg: 0 
ALUout(65036) RAM 16b: aaff, RAMout: aaloadneg: 0 
RAM 16b: aaff, RAMout: aaloadneg: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:2, 1:3, tgt:3
ALU: 0:MDRout(fe0c) 1:REGR0(0) func: out:fe0c
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
MDR <- 00aa
-------------------------------------------------------------------------
Tick: 326.EXEC(7).0, PC: 82, SP: 0, BP: 0 MAR: 15c(aa), MDR: aa CR: 00001000
IR: ldb.b (b29b) - (1011001010011011), Micro(153): 001100010000000010100100010000000000000000001000
MDR_LOAD BE RE REGWS(TGT) MDRS(RAMout) OP0S(MDRout) RAM 16b: aaff, RAMout: aaOP0(170) loadneg: 0 
ALUout(170) RAM 16b: aaff, RAMout: aaloadneg: 0 
RAM 16b: aaff, RAMout: aaloadneg: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:2, 1:3, tgt:3
ALU: 0:MDRout(aa) 1:REGR0(0) func: out:aa
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
REG3 <- aa
MAR <- 82
PC++
IR <- 551
-------------------------------------------------------------------------
Tick: 329.DECODE(3).1, PC: 84, SP: 0, BP: 0 MAR: 82(551), MDR: aa CR: 00001000
IR: ldi (551) - (0000010101010001), Micro(0): 001000000000000000000000110000000000100000000000
MDR_LOAD OP0S(MDRout) IMMS(IMM10) IRimm(170) REGR1(0) OP0(170) MDRin(170) loadneg: 0 
ALUout(170) loadneg: 0 
loadneg: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:5, 1:2, tgt:1
ALU: 0:MDRout(aa) 1:REGR0(0) func: out:aa
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
MDR <- 00aa
-------------------------------------------------------------------------
Tick: 330.DECODE(3).0, PC: 84, SP: 0, BP: 0 MAR: 82(fefe), MDR: aa CR: 00001000
IR: DECODING (551) Micro(0): 001000000000000000000000110000000000100000000000
MDR_LOAD OP0S(MDRout) IMMS(IMM10) loadneg: 0 
loadneg: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:5, 1:2, tgt:1
ALU: 0:MDRout(aa) 1:REGR0(0) func: out:aa
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 331.EXEC(7).1, PC: 84, SP: 0, BP: 0 MAR: 82(fefe), MDR: aa CR: 00001000
IR: ldi (551) - (0000010101010001), Micro(128): 000100000000000010100000010000000000000000000000
REGWS(TGT) OP0S(MDRout) IRimm(65492) MDRin(65492) loadneg: 0 
loadneg: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:5, 1:2, tgt:1
ALU: 0:MDRout(aa) 1:REGR0(0) func: out:aa
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 332.EXEC(7).0, PC: 84, SP: 0, BP: 0 MAR: 82(fefe), MDR: aa CR: 00001000
IR: ldi (551) - (0000010101010001), Micro(128): 000100000000000010100000010000000000000000000000
REGWS(TGT) OP0S(MDRout) loadneg: 0 
loadneg: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:5, 1:2, tgt:1
ALU: 0:MDRout(aa) 1:REGR0(0) func: out:aa
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
REG1 <- aa
MAR <- 84
PC++
IR <- 9e59
-------------------------------------------------------------------------
Tick: 335.DECODE(3).1, PC: 86, SP: 0, BP: 0 MAR: 84(9e59), MDR: aa CR: 00001000
IR: addskp.z (9e59) - (1001111001011001), Micro(15): 000100001000100110100000000010010011000000000000
COND_CHK REGR0S(ARG0) REGR1S(ARG1) REGWS(TGT) OP1S(REGR1) ALUS(SUB) REGR0(170) REGR1(170) OP0(170) OP1(170) loadneg: 0 
ALUout(0) SKIP loadneg: 0 
loadneg: 0 
Stable after 3 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:1, 1:3, tgt:1
ALU: 0:REGR0(aa) 1:REGR1(aa) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 336.DECODE(3).0, PC: 86, SP: 0, BP: 0 MAR: 84(fefe), MDR: aa CR: 00001000
IR: DECODING (9e59) Micro(15): 000100001000100110100000000010010011000000000000
COND_CHK REGR0S(ARG0) REGR1S(ARG1) REGWS(TGT) OP1S(REGR1) ALUS(SUB) SKIP loadneg: 0 
loadneg: 0 
Stable after 2 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:1, 1:3, tgt:1
ALU: 0:REGR0(aa) 1:REGR1(aa) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
REG1 <- 0
PC++
MAR <- 88
PC++
IR <- 2002
-------------------------------------------------------------------------
Tick: 339.DECODE(3).1, PC: 8a, SP: 0, BP: 0 MAR: 88(2002), MDR: aa CR: 00001000
IR: br (2002) - (0010000000000010), Micro(1): 001000000000000000000001000000000000100000000000
MDR_LOAD IMMS(IMM13) IRimm(2) REGR1(0) OP0(0) MDRin(2) loadneg: 0 
ALUout(0) loadneg: 0 
loadneg: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:0, tgt:2
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
MDR <- 0002
-------------------------------------------------------------------------
Tick: 340.DECODE(3).0, PC: 8a, SP: 0, BP: 0 MAR: 88(fefe), MDR: 2 CR: 00001000
IR: DECODING (2002) Micro(1): 001000000000000000000001000000000000100000000000
MDR_LOAD IMMS(IMM13) loadneg: 0 
loadneg: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:0, tgt:2
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 341.EXEC(7).1, PC: 8a, SP: 0, BP: 0 MAR: 88(fefe), MDR: 2 CR: 00001000
IR: br (2002) - (0010000000000010), Micro(129): 000100000111000001110000010000000000000000000000
REGR0S(PC) REGWS(PC) OP0S(MDRout) IRimm(0) REGR0(138) OP0(2) OP1(138) MDRin(0) loadneg: 0 
ALUout(140) loadneg: 0 
loadneg: 0 
Stable after 3 vcycles.
regfile: r0:PC, r1:REG0, w:PC
args: 0:0, 1:0, tgt:2
ALU: 0:MDRout(2) 1:REGR0(8a) func: out:8c
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 342.EXEC(7).0, PC: 8a, SP: 0, BP: 0 MAR: 88(fefe), MDR: 2 CR: 00001000
IR: br (2002) - (0010000000000010), Micro(129): 000100000111000001110000010000000000000000000000
REGR0S(PC) REGWS(PC) OP0S(MDRout) loadneg: 0 
loadneg: 0 
Stable after 2 vcycles.
regfile: r0:PC, r1:REG0, w:PC
args: 0:0, 1:0, tgt:2
ALU: 0:MDRout(2) 1:REGR0(8a) func: out:8c
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
PC <- 8c
MAR <- 8c
PC++
IR <- a2
-------------------------------------------------------------------------
Tick: 345.DECODE(3).1, PC: 8e, SP: 0, BP: 0 MAR: 8c(a2), MDR: 2 CR: 00001000
IR: ldi (a2) - (0000000010100010), Micro(0): 001000000000000000000000110000000000100000000000
MDR_LOAD OP0S(MDRout) IMMS(IMM10) IRimm(20) REGR1(0) OP0(2) MDRin(20) loadneg: 0 
ALUout(2) loadneg: 0 
loadneg: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:2, 1:4, tgt:2
ALU: 0:MDRout(2) 1:REGR0(0) func: out:2
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
MDR <- 0014
-------------------------------------------------------------------------
Tick: 346.DECODE(3).0, PC: 8e, SP: 0, BP: 0 MAR: 8c(fefe), MDR: 14 CR: 00001000
IR: DECODING (a2) Micro(0): 001000000000000000000000110000000000100000000000
MDR_LOAD OP0S(MDRout) IMMS(IMM10) OP0(20) loadneg: 0 
ALUout(20) loadneg: 0 
loadneg: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:2, 1:4, tgt:2
ALU: 0:MDRout(14) 1:REGR0(0) func: out:14
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 347.EXEC(7).1, PC: 8e, SP: 0, BP: 0 MAR: 8c(fefe), MDR: 14 CR: 00001000
IR: ldi (a2) - (0000000010100010), Micro(128): 000100000000000010100000010000000000000000000000
REGWS(TGT) OP0S(MDRout) IRimm(40) MDRin(40) loadneg: 0 
loadneg: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:2, 1:4, tgt:2
ALU: 0:MDRout(14) 1:REGR0(0) func: out:14
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 348.EXEC(7).0, PC: 8e, SP: 0, BP: 0 MAR: 8c(fefe), MDR: 14 CR: 00001000
IR: ldi (a2) - (0000000010100010), Micro(128): 000100000000000010100000010000000000000000000000
REGWS(TGT) OP0S(MDRout) loadneg: 0 
loadneg: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:2, 1:4, tgt:2
ALU: 0:MDRout(14) 1:REGR0(0) func: out:14
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
REG2 <- 14
MAR <- 8e
PC++
IR <- 2c
-------------------------------------------------------------------------
Tick: 351.DECODE(3).1, PC: 90, SP: 0, BP: 0 MAR: 8e(2c), MDR: 14 CR: 00001000
IR: ldi (2c) - (0000000000101100), Micro(0): 001000000000000000000000110000000000100000000000
MDR_LOAD OP0S(MDRout) IMMS(IMM10) IRimm(5) REGR1(0) OP0(20) MDRin(5) loadneg: 0 
ALUout(20) loadneg: 0 
loadneg: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:5, tgt:4
ALU: 0:MDRout(14) 1:REGR0(0) func: out:14
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
MDR <- 0005
-------------------------------------------------------------------------
Tick: 352.DECODE(3).0, PC: 90, SP: 0, BP: 0 MAR: 8e(fefe), MDR: 5 CR: 00001000
IR: DECODING (2c) Micro(0): 001000000000000000000000110000000000100000000000
MDR_LOAD OP0S(MDRout) IMMS(IMM10) OP0(5) loadneg: 0 
ALUout(5) loadneg: 0 
loadneg: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:5, tgt:4
ALU: 0:MDRout(5) 1:REGR0(0) func: out:5
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 353.EXEC(7).1, PC: 90, SP: 0, BP: 0 MAR: 8e(fefe), MDR: 5 CR: 00001000
IR: ldi (2c) - (0000000000101100), Micro(128): 000100000000000010100000010000000000000000000000
REGWS(TGT) OP0S(MDRout) IRimm(11) MDRin(11) loadneg: 0 
loadneg: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:0, 1:5, tgt:4
ALU: 0:MDRout(5) 1:REGR0(0) func: out:5
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 354.EXEC(7).0, PC: 90, SP: 0, BP: 0 MAR: 8e(fefe), MDR: 5 CR: 00001000
IR: ldi (2c) - (0000000000101100), Micro(128): 000100000000000010100000010000000000000000000000
REGWS(TGT) OP0S(MDRout) loadneg: 0 
loadneg: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:0, 1:5, tgt:4
ALU: 0:MDRout(5) 1:REGR0(0) func: out:5
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
REG4 <- 5
MAR <- 90
PC++
IR <- b614
-------------------------------------------------------------------------
Tick: 357.DECODE(3).1, PC: 92, SP: 0, BP: 0 MAR: 90(b614), MDR: 5 CR: 00001000
IR: stb.b (b614) - (1011011000010100), Micro(27): 000000000000000000000000000000000000000000000000
REGR1(0) OP0(0) loadneg: 0 
ALUout(0) loadneg: 0 
loadneg: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:2, tgt:4
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 358.DECODE(3).0, PC: 92, SP: 0, BP: 0 MAR: 90(fefe), MDR: 5 CR: 00001000
IR: DECODING (b614) Micro(27): 000000000000000000000000000000000000000000000000
loadneg: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:2, tgt:4
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 359.READ(5).1, PC: 92, SP: 0, BP: 0 MAR: 90(fefe), MDR: 5 CR: 00001000
IR: stb.b (b614) - (1011011000010100), Micro(91): 100000001000100100000000000010000000000000000000
MAR_LOAD REGR0S(ARG0) REGR1S(ARG1) OP1S(REGR1) REGR1(20) OP1(20) loadneg: 0 
ALUout(20) loadneg: 0 
loadneg: 0 
Stable after 3 vcycles.
regfile: r0:ARG0, r1:ARG1, w:REG0
args: 0:0, 1:2, tgt:4
ALU: 0:REGR0(0) 1:REGR1(14) func: out:14
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
MAR <- 14
-------------------------------------------------------------------------
Tick: 360.READ(5).0, PC: 92, SP: 0, BP: 0 MAR: 14(fefe), MDR: 5 CR: 00001000
IR: stb.b (b614) - (1011011000010100), Micro(91): 100000001000100100000000000010000000000000000000
MAR_LOAD REGR0S(ARG0) REGR1S(ARG1) OP1S(REGR1) loadneg: 0 
loadneg: 0 
Stable after 2 vcycles.
regfile: r0:ARG0, r1:ARG1, w:REG0
args: 0:0, 1:2, tgt:4
ALU: 0:REGR0(0) 1:REGR1(14) func: out:14
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 361.EXEC(7).1, PC: 92, SP: 0, BP: 0 MAR: 14(fefe), MDR: 5 CR: 00001000
IR: stb.b (b614) - (1011011000010100), Micro(155): 001010011010000000001000000010000000000000000000
MDR_LOAD BE REGR0S(TGT) MDRS(ALUout) OP1S(REGR1) RAM 16b: 402, RAMout: 4REGR0(5) REGR1(0) OP0(5) OP1(0) MDRin(20) loadneg: 0 
ALUout(5) RAM 16b: 402, RAMout: 4MDRin(5) loadneg: 0 
RAM 16b: 402, RAMout: 4loadneg: 0 
Stable after 3 vcycles.
regfile: r0:TGT, r1:REG0, w:REG0
args: 0:0, 1:2, tgt:4
ALU: 0:REGR0(5) 1:REGR1(0) func: out:5
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
MDR <- 0005
-------------------------------------------------------------------------
Tick: 362.EXEC(7).0, PC: 92, SP: 0, BP: 0 MAR: 14(fefe), MDR: 5 CR: 00001000
IR: stb.b (b614) - (1011011000010100), Micro(155): 001010011010000000001000000010000000000000000000
MDR_LOAD BE REGR0S(TGT) MDRS(ALUout) OP1S(REGR1) RAM 16b: 402, RAMout: 4loadneg: 0 
RAM 16b: 402, RAMout: 4loadneg: 0 
Stable after 2 vcycles.
regfile: r0:TGT, r1:REG0, w:REG0
args: 0:0, 1:2, tgt:4
ALU: 0:REGR0(5) 1:REGR1(0) func: out:5
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
RAM[14H] <- 5 (502)
MAR <- 92
PC++
IR <- 9401
-------------------------------------------------------------------------
Tick: 365.DECODE(3).1, PC: 94, SP: 0, BP: 0 MAR: 92(9401), MDR: 5 CR: 00001000
IR: add (9401) - (1001010000000001), Micro(10): 000100001000100110100000000010000001000000000000
REGR0S(ARG0) REGR1S(ARG1) REGWS(TGT) OP1S(REGR1) REGR1(0) OP0(0) loadneg: 0 
ALUout(0) loadneg: 0 
loadneg: 0 
Stable after 3 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:0, 1:0, tgt:1
ALU: 0:REGR0(0) 1:REGR1(0) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 366.DECODE(3).0, PC: 94, SP: 0, BP: 0 MAR: 92(fefe), MDR: 5 CR: 00001000
IR: DECODING (9401) Micro(10): 000100001000100110100000000010000001000000000000
REGR0S(ARG0) REGR1S(ARG1) REGWS(TGT) OP1S(REGR1) loadneg: 0 
loadneg: 0 
Stable after 2 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:0, 1:0, tgt:1
ALU: 0:REGR0(0) 1:REGR1(0) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
REG1 <- 0
MAR <- 94
PC++
IR <- 9402
-------------------------------------------------------------------------
Tick: 369.DECODE(3).1, PC: 96, SP: 0, BP: 0 MAR: 94(9402), MDR: 5 CR: 00001000
IR: add (9402) - (1001010000000010), Micro(10): 000100001000100110100000000010000001000000000000
REGR0S(ARG0) REGR1S(ARG1) REGWS(TGT) OP1S(REGR1) REGR1(0) OP0(0) loadneg: 0 
ALUout(0) loadneg: 0 
loadneg: 0 
Stable after 3 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:0, 1:0, tgt:2
ALU: 0:REGR0(0) 1:REGR1(0) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 370.DECODE(3).0, PC: 96, SP: 0, BP: 0 MAR: 94(fefe), MDR: 5 CR: 00001000
IR: DECODING (9402) Micro(10): 000100001000100110100000000010000001000000000000
REGR0S(ARG0) REGR1S(ARG1) REGWS(TGT) OP1S(REGR1) loadneg: 0 
loadneg: 0 
Stable after 2 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:0, 1:0, tgt:2
ALU: 0:REGR0(0) 1:REGR1(0) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
REG2 <- 0
MAR <- 96
PC++
IR <- 9403
-------------------------------------------------------------------------
Tick: 373.DECODE(3).1, PC: 98, SP: 0, BP: 0 MAR: 96(9403), MDR: 5 CR: 00001000
IR: add (9403) - (1001010000000011), Micro(10): 000100001000100110100000000010000001000000000000
REGR0S(ARG0) REGR1S(ARG1) REGWS(TGT) OP1S(REGR1) REGR1(0) OP0(0) loadneg: 0 
ALUout(0) loadneg: 0 
loadneg: 0 
Stable after 3 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:0, 1:0, tgt:3
ALU: 0:REGR0(0) 1:REGR1(0) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 374.DECODE(3).0, PC: 98, SP: 0, BP: 0 MAR: 96(fefe), MDR: 5 CR: 00001000
IR: DECODING (9403) Micro(10): 000100001000100110100000000010000001000000000000
REGR0S(ARG0) REGR1S(ARG1) REGWS(TGT) OP1S(REGR1) loadneg: 0 
loadneg: 0 
Stable after 2 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:0, 1:0, tgt:3
ALU: 0:REGR0(0) 1:REGR1(0) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
REG3 <- 0
MAR <- 98
PC++
IR <- 9405
-------------------------------------------------------------------------
Tick: 377.DECODE(3).1, PC: 9a, SP: 0, BP: 0 MAR: 98(9405), MDR: 5 CR: 00001000
IR: add (9405) - (1001010000000101), Micro(10): 000100001000100110100000000010000001000000000000
REGR0S(ARG0) REGR1S(ARG1) REGWS(TGT) OP1S(REGR1) REGR1(0) OP0(0) loadneg: 0 
ALUout(0) loadneg: 0 
loadneg: 0 
Stable after 3 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:0, 1:0, tgt:5
ALU: 0:REGR0(0) 1:REGR1(0) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 378.DECODE(3).0, PC: 9a, SP: 0, BP: 0 MAR: 98(fefe), MDR: 5 CR: 00001000
IR: DECODING (9405) Micro(10): 000100001000100110100000000010000001000000000000
REGR0S(ARG0) REGR1S(ARG1) REGWS(TGT) OP1S(REGR1) loadneg: 0 
loadneg: 0 
Stable after 2 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:0, 1:0, tgt:5
ALU: 0:REGR0(0) 1:REGR1(0) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
BP <- 0
MAR <- 9a
PC++
IR <- ae1
-------------------------------------------------------------------------
Tick: 381.DECODE(3).1, PC: 9c, SP: 0, BP: 0 MAR: 9a(ae1), MDR: 5 CR: 00001000
IR: ldi (ae1) - (0000101011100001), Micro(0): 001000000000000000000000110000000000100000000000
MDR_LOAD OP0S(MDRout) IMMS(IMM10) IRimm(348) REGR1(0) OP0(5) MDRin(348) loadneg: 0 
ALUout(5) loadneg: 0 
loadneg: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:3, 1:4, tgt:1
ALU: 0:MDRout(5) 1:REGR0(0) func: out:5
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
MDR <- 015c
-------------------------------------------------------------------------
Tick: 382.DECODE(3).0, PC: 9c, SP: 0, BP: 0 MAR: 9a(fefe), MDR: 15c CR: 00001000
IR: DECODING (ae1) Micro(0): 001000000000000000000000110000000000100000000000
MDR_LOAD OP0S(MDRout) IMMS(IMM10) OP0(348) loadneg: 0 
ALUout(348) loadneg: 0 
loadneg: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:3, 1:4, tgt:1
ALU: 0:MDRout(15c) 1:REGR0(0) func: out:15c
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 383.EXEC(7).1, PC: 9c, SP: 0, BP: 0 MAR: 9a(fefe), MDR: 15c CR: 00001000
IR: ldi (ae1) - (0000101011100001), Micro(128): 000100000000000010100000010000000000000000000000
REGWS(TGT) OP0S(MDRout) IRimm(56) MDRin(56) loadneg: 0 
loadneg: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:3, 1:4, tgt:1
ALU: 0:MDRout(15c) 1:REGR0(0) func: out:15c
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 384.EXEC(7).0, PC: 9c, SP: 0, BP: 0 MAR: 9a(fefe), MDR: 15c CR: 00001000
IR: ldi (ae1) - (0000101011100001), Micro(128): 000100000000000010100000010000000000000000000000
REGWS(TGT) OP0S(MDRout) loadneg: 0 
loadneg: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:3, 1:4, tgt:1
ALU: 0:MDRout(15c) 1:REGR0(0) func: out:15c
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
REG1 <- 15c
MAR <- 9c
PC++
IR <- b20b
-------------------------------------------------------------------------
Tick: 387.DECODE(3).1, PC: 9e, SP: 0, BP: 0 MAR: 9c(b20b), MDR: 15c CR: 00001000
IR: ldb.b (b20b) - (1011001000001011), Micro(25): 000000000000000000000000000000000000000000000000
REGR1(0) OP0(0) loadneg: 0 
ALUout(0) loadneg: 0 
loadneg: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:1, tgt:3
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 388.DECODE(3).0, PC: 9e, SP: 0, BP: 0 MAR: 9c(fefe), MDR: 15c CR: 00001000
IR: DECODING (b20b) Micro(25): 000000000000000000000000000000000000000000000000
loadneg: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:1, tgt:3
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 389.READ(5).1, PC: 9e, SP: 0, BP: 0 MAR: 9c(fefe), MDR: 15c CR: 00001000
IR: ldb.b (b20b) - (1011001000001011), Micro(89): 100000001000100100000000000010000000000000000000
MAR_LOAD REGR0S(ARG0) REGR1S(ARG1) OP1S(REGR1) REGR1(348) OP1(348) loadneg: 0 
ALUout(348) loadneg: 0 
loadneg: 0 
Stable after 3 vcycles.
regfile: r0:ARG0, r1:ARG1, w:REG0
args: 0:0, 1:1, tgt:3
ALU: 0:REGR0(0) 1:REGR1(15c) func: out:15c
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
MAR <- 15c
-------------------------------------------------------------------------
Tick: 390.READ(5).0, PC: 9e, SP: 0, BP: 0 MAR: 15c(fefe), MDR: 15c CR: 00001000
IR: ldb.b (b20b) - (1011001000001011), Micro(89): 100000001000100100000000000010000000000000000000
MAR_LOAD REGR0S(ARG0) REGR1S(ARG1) OP1S(REGR1) loadneg: 0 
loadneg: 0 
Stable after 2 vcycles.
regfile: r0:ARG0, r1:ARG1, w:REG0
args: 0:0, 1:1, tgt:3
ALU: 0:REGR0(0) 1:REGR1(15c) func: out:15c
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 391.EXEC(7).1, PC: 9e, SP: 0, BP: 0 MAR: 15c(fefe), MDR: 15c CR: 00001000
IR: ldb.b (b20b) - (1011001000001011), Micro(153): 001100010000000010100100010000000000000000001000
MDR_LOAD BE RE REGWS(TGT) MDRS(RAMout) OP0S(MDRout) RAM 16b: aaff, RAMout: aaREGR1(0) OP0(348) OP1(0) MDRin(170) loadneg: 0 
RAM 16b: aaff, RAMout: aaloadneg: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:0, 1:1, tgt:3
ALU: 0:MDRout(15c) 1:REGR0(0) func: out:15c
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
MDR <- 00aa
-------------------------------------------------------------------------
Tick: 392.EXEC(7).0, PC: 9e, SP: 0, BP: 0 MAR: 15c(aa), MDR: aa CR: 00001000
IR: ldb.b (b20b) - (1011001000001011), Micro(153): 001100010000000010100100010000000000000000001000
MDR_LOAD BE RE REGWS(TGT) MDRS(RAMout) OP0S(MDRout) RAM 16b: aaff, RAMout: aaOP0(170) loadneg: 0 
ALUout(170) RAM 16b: aaff, RAMout: aaloadneg: 0 
RAM 16b: aaff, RAMout: aaloadneg: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:0, 1:1, tgt:3
ALU: 0:MDRout(aa) 1:REGR0(0) func: out:aa
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
REG3 <- aa
MAR <- 9e
PC++
IR <- 551
-------------------------------------------------------------------------
Tick: 395.DECODE(3).1, PC: a0, SP: 0, BP: 0 MAR: 9e(551), MDR: aa CR: 00001000
IR: ldi (551) - (0000010101010001), Micro(0): 001000000000000000000000110000000000100000000000
MDR_LOAD OP0S(MDRout) IMMS(IMM10) IRimm(170) REGR1(0) OP0(170) MDRin(170) loadneg: 0 
ALUout(170) loadneg: 0 
loadneg: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:5, 1:2, tgt:1
ALU: 0:MDRout(aa) 1:REGR0(0) func: out:aa
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
MDR <- 00aa
-------------------------------------------------------------------------
Tick: 396.DECODE(3).0, PC: a0, SP: 0, BP: 0 MAR: 9e(fefe), MDR: aa CR: 00001000
IR: DECODING (551) Micro(0): 001000000000000000000000110000000000100000000000
MDR_LOAD OP0S(MDRout) IMMS(IMM10) loadneg: 0 
loadneg: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:5, 1:2, tgt:1
ALU: 0:MDRout(aa) 1:REGR0(0) func: out:aa
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 397.EXEC(7).1, PC: a0, SP: 0, BP: 0 MAR: 9e(fefe), MDR: aa CR: 00001000
IR: ldi (551) - (0000010101010001), Micro(128): 000100000000000010100000010000000000000000000000
REGWS(TGT) OP0S(MDRout) IRimm(65492) MDRin(65492) loadneg: 0 
loadneg: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:5, 1:2, tgt:1
ALU: 0:MDRout(aa) 1:REGR0(0) func: out:aa
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 398.EXEC(7).0, PC: a0, SP: 0, BP: 0 MAR: 9e(fefe), MDR: aa CR: 00001000
IR: ldi (551) - (0000010101010001), Micro(128): 000100000000000010100000010000000000000000000000
REGWS(TGT) OP0S(MDRout) loadneg: 0 
loadneg: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:5, 1:2, tgt:1
ALU: 0:MDRout(aa) 1:REGR0(0) func: out:aa
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
REG1 <- aa
MAR <- a0
PC++
IR <- 9e59
-------------------------------------------------------------------------
Tick: 401.DECODE(3).1, PC: a2, SP: 0, BP: 0 MAR: a0(9e59), MDR: aa CR: 00001000
IR: addskp.z (9e59) - (1001111001011001), Micro(15): 000100001000100110100000000010010011000000000000
COND_CHK REGR0S(ARG0) REGR1S(ARG1) REGWS(TGT) OP1S(REGR1) ALUS(SUB) REGR0(170) REGR1(170) OP0(170) OP1(170) loadneg: 0 
ALUout(0) SKIP loadneg: 0 
loadneg: 0 
Stable after 3 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:1, 1:3, tgt:1
ALU: 0:REGR0(aa) 1:REGR1(aa) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 402.DECODE(3).0, PC: a2, SP: 0, BP: 0 MAR: a0(fefe), MDR: aa CR: 00001000
IR: DECODING (9e59) Micro(15): 000100001000100110100000000010010011000000000000
COND_CHK REGR0S(ARG0) REGR1S(ARG1) REGWS(TGT) OP1S(REGR1) ALUS(SUB) SKIP loadneg: 0 
loadneg: 0 
Stable after 2 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:1, 1:3, tgt:1
ALU: 0:REGR0(aa) 1:REGR1(aa) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
REG1 <- 0
PC++
MAR <- a4
PC++
IR <- 2002
-------------------------------------------------------------------------
Tick: 405.DECODE(3).1, PC: a6, SP: 0, BP: 0 MAR: a4(2002), MDR: aa CR: 00001000
IR: br (2002) - (0010000000000010), Micro(1): 001000000000000000000001000000000000100000000000
MDR_LOAD IMMS(IMM13) IRimm(2) REGR1(0) OP0(0) MDRin(2) loadneg: 0 
ALUout(0) loadneg: 0 
loadneg: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:0, tgt:2
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
MDR <- 0002
-------------------------------------------------------------------------
Tick: 406.DECODE(3).0, PC: a6, SP: 0, BP: 0 MAR: a4(fefe), MDR: 2 CR: 00001000
IR: DECODING (2002) Micro(1): 001000000000000000000001000000000000100000000000
MDR_LOAD IMMS(IMM13) loadneg: 0 
loadneg: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:0, tgt:2
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 407.EXEC(7).1, PC: a6, SP: 0, BP: 0 MAR: a4(fefe), MDR: 2 CR: 00001000
IR: br (2002) - (0010000000000010), Micro(129): 000100000111000001110000010000000000000000000000
REGR0S(PC) REGWS(PC) OP0S(MDRout) IRimm(0) REGR0(166) OP0(2) OP1(166) MDRin(0) loadneg: 0 
ALUout(168) loadneg: 0 
loadneg: 0 
Stable after 3 vcycles.
regfile: r0:PC, r1:REG0, w:PC
args: 0:0, 1:0, tgt:2
ALU: 0:MDRout(2) 1:REGR0(a6) func: out:a8
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 408.EXEC(7).0, PC: a6, SP: 0, BP: 0 MAR: a4(fefe), MDR: 2 CR: 00001000
IR: br (2002) - (0010000000000010), Micro(129): 000100000111000001110000010000000000000000000000
REGR0S(PC) REGWS(PC) OP0S(MDRout) loadneg: 0 
loadneg: 0 
Stable after 2 vcycles.
regfile: r0:PC, r1:REG0, w:PC
args: 0:0, 1:0, tgt:2
ALU: 0:MDRout(2) 1:REGR0(a6) func: out:a8
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
PC <- a8
MAR <- a8
PC++
IR <- a2
-------------------------------------------------------------------------
Tick: 411.DECODE(3).1, PC: aa, SP: 0, BP: 0 MAR: a8(a2), MDR: 2 CR: 00001000
IR: ldi (a2) - (0000000010100010), Micro(0): 001000000000000000000000110000000000100000000000
MDR_LOAD OP0S(MDRout) IMMS(IMM10) IRimm(20) REGR1(0) OP0(2) MDRin(20) loadneg: 0 
ALUout(2) loadneg: 0 
loadneg: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:2, 1:4, tgt:2
ALU: 0:MDRout(2) 1:REGR0(0) func: out:2
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
MDR <- 0014
-------------------------------------------------------------------------
Tick: 412.DECODE(3).0, PC: aa, SP: 0, BP: 0 MAR: a8(fefe), MDR: 14 CR: 00001000
IR: DECODING (a2) Micro(0): 001000000000000000000000110000000000100000000000
MDR_LOAD OP0S(MDRout) IMMS(IMM10) OP0(20) loadneg: 0 
ALUout(20) loadneg: 0 
loadneg: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:2, 1:4, tgt:2
ALU: 0:MDRout(14) 1:REGR0(0) func: out:14
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 413.EXEC(7).1, PC: aa, SP: 0, BP: 0 MAR: a8(fefe), MDR: 14 CR: 00001000
IR: ldi (a2) - (0000000010100010), Micro(128): 000100000000000010100000010000000000000000000000
REGWS(TGT) OP0S(MDRout) IRimm(40) MDRin(40) loadneg: 0 
loadneg: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:2, 1:4, tgt:2
ALU: 0:MDRout(14) 1:REGR0(0) func: out:14
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 414.EXEC(7).0, PC: aa, SP: 0, BP: 0 MAR: a8(fefe), MDR: 14 CR: 00001000
IR: ldi (a2) - (0000000010100010), Micro(128): 000100000000000010100000010000000000000000000000
REGWS(TGT) OP0S(MDRout) loadneg: 0 
loadneg: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:2, 1:4, tgt:2
ALU: 0:MDRout(14) 1:REGR0(0) func: out:14
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
REG2 <- 14
MAR <- aa
PC++
IR <- 34
-------------------------------------------------------------------------
Tick: 417.DECODE(3).1, PC: ac, SP: 0, BP: 0 MAR: aa(34), MDR: 14 CR: 00001000
IR: ldi (34) - (0000000000110100), Micro(0): 001000000000000000000000110000000000100000000000
MDR_LOAD OP0S(MDRout) IMMS(IMM10) IRimm(6) REGR1(0) OP0(20) MDRin(6) loadneg: 0 
ALUout(20) loadneg: 0 
loadneg: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:6, tgt:4
ALU: 0:MDRout(14) 1:REGR0(0) func: out:14
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
MDR <- 0006
-------------------------------------------------------------------------
Tick: 418.DECODE(3).0, PC: ac, SP: 0, BP: 0 MAR: aa(fefe), MDR: 6 CR: 00001000
IR: DECODING (34) Micro(0): 001000000000000000000000110000000000100000000000
MDR_LOAD OP0S(MDRout) IMMS(IMM10) OP0(6) loadneg: 0 
ALUout(6) loadneg: 0 
loadneg: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:6, tgt:4
ALU: 0:MDRout(6) 1:REGR0(0) func: out:6
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 419.EXEC(7).1, PC: ac, SP: 0, BP: 0 MAR: aa(fefe), MDR: 6 CR: 00001000
IR: ldi (34) - (0000000000110100), Micro(128): 000100000000000010100000010000000000000000000000
REGWS(TGT) OP0S(MDRout) IRimm(13) MDRin(13) loadneg: 0 
loadneg: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:0, 1:6, tgt:4
ALU: 0:MDRout(6) 1:REGR0(0) func: out:6
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 420.EXEC(7).0, PC: ac, SP: 0, BP: 0 MAR: aa(fefe), MDR: 6 CR: 00001000
IR: ldi (34) - (0000000000110100), Micro(128): 000100000000000010100000010000000000000000000000
REGWS(TGT) OP0S(MDRout) loadneg: 0 
loadneg: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:0, 1:6, tgt:4
ALU: 0:MDRout(6) 1:REGR0(0) func: out:6
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
REG4 <- 6
MAR <- ac
PC++
IR <- b614
-------------------------------------------------------------------------
Tick: 423.DECODE(3).1, PC: ae, SP: 0, BP: 0 MAR: ac(b614), MDR: 6 CR: 00001000
IR: stb.b (b614) - (1011011000010100), Micro(27): 000000000000000000000000000000000000000000000000
REGR1(0) OP0(0) loadneg: 0 
ALUout(0) loadneg: 0 
loadneg: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:2, tgt:4
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 424.DECODE(3).0, PC: ae, SP: 0, BP: 0 MAR: ac(fefe), MDR: 6 CR: 00001000
IR: DECODING (b614) Micro(27): 000000000000000000000000000000000000000000000000
loadneg: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:2, tgt:4
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 425.READ(5).1, PC: ae, SP: 0, BP: 0 MAR: ac(fefe), MDR: 6 CR: 00001000
IR: stb.b (b614) - (1011011000010100), Micro(91): 100000001000100100000000000010000000000000000000
MAR_LOAD REGR0S(ARG0) REGR1S(ARG1) OP1S(REGR1) REGR1(20) OP1(20) loadneg: 0 
ALUout(20) loadneg: 0 
loadneg: 0 
Stable after 3 vcycles.
regfile: r0:ARG0, r1:ARG1, w:REG0
args: 0:0, 1:2, tgt:4
ALU: 0:REGR0(0) 1:REGR1(14) func: out:14
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
MAR <- 14
-------------------------------------------------------------------------
Tick: 426.READ(5).0, PC: ae, SP: 0, BP: 0 MAR: 14(fefe), MDR: 6 CR: 00001000
IR: stb.b (b614) - (1011011000010100), Micro(91): 100000001000100100000000000010000000000000000000
MAR_LOAD REGR0S(ARG0) REGR1S(ARG1) OP1S(REGR1) loadneg: 0 
loadneg: 0 
Stable after 2 vcycles.
regfile: r0:ARG0, r1:ARG1, w:REG0
args: 0:0, 1:2, tgt:4
ALU: 0:REGR0(0) 1:REGR1(14) func: out:14
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 427.EXEC(7).1, PC: ae, SP: 0, BP: 0 MAR: 14(fefe), MDR: 6 CR: 00001000
IR: stb.b (b614) - (1011011000010100), Micro(155): 001010011010000000001000000010000000000000000000
MDR_LOAD BE REGR0S(TGT) MDRS(ALUout) OP1S(REGR1) RAM 16b: 502, RAMout: 5REGR0(6) REGR1(0) OP0(6) OP1(0) MDRin(20) loadneg: 0 
ALUout(6) RAM 16b: 502, RAMout: 5MDRin(6) loadneg: 0 
RAM 16b: 502, RAMout: 5loadneg: 0 
Stable after 3 vcycles.
regfile: r0:TGT, r1:REG0, w:REG0
args: 0:0, 1:2, tgt:4
ALU: 0:REGR0(6) 1:REGR1(0) func: out:6
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
MDR <- 0006
-------------------------------------------------------------------------
Tick: 428.EXEC(7).0, PC: ae, SP: 0, BP: 0 MAR: 14(fefe), MDR: 6 CR: 00001000
IR: stb.b (b614) - (1011011000010100), Micro(155): 001010011010000000001000000010000000000000000000
MDR_LOAD BE REGR0S(TGT) MDRS(ALUout) OP1S(REGR1) RAM 16b: 502, RAMout: 5loadneg: 0 
RAM 16b: 502, RAMout: 5loadneg: 0 
Stable after 2 vcycles.
regfile: r0:TGT, r1:REG0, w:REG0
args: 0:0, 1:2, tgt:4
ALU: 0:REGR0(6) 1:REGR1(0) func: out:6
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
RAM[14H] <- 6 (602)
MAR <- ae
PC++
IR <- 9401
-------------------------------------------------------------------------
Tick: 431.DECODE(3).1, PC: b0, SP: 0, BP: 0 MAR: ae(9401), MDR: 6 CR: 00001000
IR: add (9401) - (1001010000000001), Micro(10): 000100001000100110100000000010000001000000000000
REGR0S(ARG0) REGR1S(ARG1) REGWS(TGT) OP1S(REGR1) REGR1(0) OP0(0) loadneg: 0 
ALUout(0) loadneg: 0 
loadneg: 0 
Stable after 3 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:0, 1:0, tgt:1
ALU: 0:REGR0(0) 1:REGR1(0) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 432.DECODE(3).0, PC: b0, SP: 0, BP: 0 MAR: ae(fefe), MDR: 6 CR: 00001000
IR: DECODING (9401) Micro(10): 000100001000100110100000000010000001000000000000
REGR0S(ARG0) REGR1S(ARG1) REGWS(TGT) OP1S(REGR1) loadneg: 0 
loadneg: 0 
Stable after 2 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:0, 1:0, tgt:1
ALU: 0:REGR0(0) 1:REGR1(0) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
REG1 <- 0
MAR <- b0
PC++
IR <- 9402
-------------------------------------------------------------------------
Tick: 435.DECODE(3).1, PC: b2, SP: 0, BP: 0 MAR: b0(9402), MDR: 6 CR: 00001000
IR: add (9402) - (1001010000000010), Micro(10): 000100001000100110100000000010000001000000000000
REGR0S(ARG0) REGR1S(ARG1) REGWS(TGT) OP1S(REGR1) REGR1(0) OP0(0) loadneg: 0 
ALUout(0) loadneg: 0 
loadneg: 0 
Stable after 3 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:0, 1:0, tgt:2
ALU: 0:REGR0(0) 1:REGR1(0) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 436.DECODE(3).0, PC: b2, SP: 0, BP: 0 MAR: b0(fefe), MDR: 6 CR: 00001000
IR: DECODING (9402) Micro(10): 000100001000100110100000000010000001000000000000
REGR0S(ARG0) REGR1S(ARG1) REGWS(TGT) OP1S(REGR1) loadneg: 0 
loadneg: 0 
Stable after 2 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:0, 1:0, tgt:2
ALU: 0:REGR0(0) 1:REGR1(0) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
REG2 <- 0
MAR <- b2
PC++
IR <- 9403
-------------------------------------------------------------------------
Tick: 439.DECODE(3).1, PC: b4, SP: 0, BP: 0 MAR: b2(9403), MDR: 6 CR: 00001000
IR: add (9403) - (1001010000000011), Micro(10): 000100001000100110100000000010000001000000000000
REGR0S(ARG0) REGR1S(ARG1) REGWS(TGT) OP1S(REGR1) REGR1(0) OP0(0) loadneg: 0 
ALUout(0) loadneg: 0 
loadneg: 0 
Stable after 3 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:0, 1:0, tgt:3
ALU: 0:REGR0(0) 1:REGR1(0) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 440.DECODE(3).0, PC: b4, SP: 0, BP: 0 MAR: b2(fefe), MDR: 6 CR: 00001000
IR: DECODING (9403) Micro(10): 000100001000100110100000000010000001000000000000
REGR0S(ARG0) REGR1S(ARG1) REGWS(TGT) OP1S(REGR1) loadneg: 0 
loadneg: 0 
Stable after 2 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:0, 1:0, tgt:3
ALU: 0:REGR0(0) 1:REGR1(0) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
REG3 <- 0
MAR <- b4
PC++
IR <- 9405
-------------------------------------------------------------------------
Tick: 443.DECODE(3).1, PC: b6, SP: 0, BP: 0 MAR: b4(9405), MDR: 6 CR: 00001000
IR: add (9405) - (1001010000000101), Micro(10): 000100001000100110100000000010000001000000000000
REGR0S(ARG0) REGR1S(ARG1) REGWS(TGT) OP1S(REGR1) REGR1(0) OP0(0) loadneg: 0 
ALUout(0) loadneg: 0 
loadneg: 0 
Stable after 3 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:0, 1:0, tgt:5
ALU: 0:REGR0(0) 1:REGR1(0) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 444.DECODE(3).0, PC: b6, SP: 0, BP: 0 MAR: b4(fefe), MDR: 6 CR: 00001000
IR: DECODING (9405) Micro(10): 000100001000100110100000000010000001000000000000
REGR0S(ARG0) REGR1S(ARG1) REGWS(TGT) OP1S(REGR1) loadneg: 0 
loadneg: 0 
Stable after 2 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:0, 1:0, tgt:5
ALU: 0:REGR0(0) 1:REGR1(0) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
BP <- 0
MAR <- b6
PC++
IR <- af1
-------------------------------------------------------------------------
Tick: 447.DECODE(3).1, PC: b8, SP: 0, BP: 0 MAR: b6(af1), MDR: 6 CR: 00001000
IR: ldi (af1) - (0000101011110001), Micro(0): 001000000000000000000000110000000000100000000000
MDR_LOAD OP0S(MDRout) IMMS(IMM10) IRimm(350) REGR1(0) OP0(6) MDRin(350) loadneg: 0 
ALUout(6) loadneg: 0 
loadneg: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:3, 1:6, tgt:1
ALU: 0:MDRout(6) 1:REGR0(0) func: out:6
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
MDR <- 015e
-------------------------------------------------------------------------
Tick: 448.DECODE(3).0, PC: b8, SP: 0, BP: 0 MAR: b6(fefe), MDR: 15e CR: 00001000
IR: DECODING (af1) Micro(0): 001000000000000000000000110000000000100000000000
MDR_LOAD OP0S(MDRout) IMMS(IMM10) OP0(350) loadneg: 0 
ALUout(350) loadneg: 0 
loadneg: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:3, 1:6, tgt:1
ALU: 0:MDRout(15e) 1:REGR0(0) func: out:15e
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 449.EXEC(7).1, PC: b8, SP: 0, BP: 0 MAR: b6(fefe), MDR: 15e CR: 00001000
IR: ldi (af1) - (0000101011110001), Micro(128): 000100000000000010100000010000000000000000000000
REGWS(TGT) OP0S(MDRout) IRimm(60) MDRin(60) loadneg: 0 
loadneg: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:3, 1:6, tgt:1
ALU: 0:MDRout(15e) 1:REGR0(0) func: out:15e
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 450.EXEC(7).0, PC: b8, SP: 0, BP: 0 MAR: b6(fefe), MDR: 15e CR: 00001000
IR: ldi (af1) - (0000101011110001), Micro(128): 000100000000000010100000010000000000000000000000
REGWS(TGT) OP0S(MDRout) loadneg: 0 
loadneg: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:3, 1:6, tgt:1
ALU: 0:MDRout(15e) 1:REGR0(0) func: out:15e
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
REG1 <- 15e
MAR <- b8
PC++
IR <- 1e2
-------------------------------------------------------------------------
Tick: 453.DECODE(3).1, PC: ba, SP: 0, BP: 0 MAR: b8(1e2), MDR: 15e CR: 00001000
IR: ldi (1e2) - (0000000111100010), Micro(0): 001000000000000000000000110000000000100000000000
MDR_LOAD OP0S(MDRout) IMMS(IMM10) IRimm(60) REGR1(0) OP0(350) MDRin(60) loadneg: 0 
ALUout(350) loadneg: 0 
loadneg: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:7, 1:4, tgt:2
ALU: 0:MDRout(15e) 1:REGR0(0) func: out:15e
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
MDR <- 003c
-------------------------------------------------------------------------
Tick: 454.DECODE(3).0, PC: ba, SP: 0, BP: 0 MAR: b8(fefe), MDR: 3c CR: 00001000
IR: DECODING (1e2) Micro(0): 001000000000000000000000110000000000100000000000
MDR_LOAD OP0S(MDRout) IMMS(IMM10) OP0(60) loadneg: 0 
ALUout(60) loadneg: 0 
loadneg: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:7, 1:4, tgt:2
ALU: 0:MDRout(3c) 1:REGR0(0) func: out:3c
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 455.EXEC(7).1, PC: ba, SP: 0, BP: 0 MAR: b8(fefe), MDR: 3c CR: 00001000
IR: ldi (1e2) - (0000000111100010), Micro(128): 000100000000000010100000010000000000000000000000
REGWS(TGT) OP0S(MDRout) IRimm(65528) MDRin(65528) loadneg: 0 
loadneg: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:7, 1:4, tgt:2
ALU: 0:MDRout(3c) 1:REGR0(0) func: out:3c
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 456.EXEC(7).0, PC: ba, SP: 0, BP: 0 MAR: b8(fefe), MDR: 3c CR: 00001000
IR: ldi (1e2) - (0000000111100010), Micro(128): 000100000000000010100000010000000000000000000000
REGWS(TGT) OP0S(MDRout) loadneg: 0 
loadneg: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:7, 1:4, tgt:2
ALU: 0:MDRout(3c) 1:REGR0(0) func: out:3c
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
REG2 <- 3c
MAR <- ba
PC++
IR <- 9655
-------------------------------------------------------------------------
Tick: 459.DECODE(3).1, PC: bc, SP: 0, BP: 0 MAR: ba(9655), MDR: 3c CR: 00001000
IR: sub (9655) - (1001011001010101), Micro(11): 000100001000100110100000000010000011000000000000
REGR0S(ARG0) REGR1S(ARG1) REGWS(TGT) OP1S(REGR1) ALUS(SUB) REGR0(350) REGR1(60) OP0(350) OP1(60) loadneg: 0 
ALUout(290) loadneg: 0 
loadneg: 0 
Stable after 3 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:1, 1:2, tgt:5
ALU: 0:REGR0(15e) 1:REGR1(3c) func: out:122
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 460.DECODE(3).0, PC: bc, SP: 0, BP: 0 MAR: ba(fefe), MDR: 3c CR: 00001000
IR: DECODING (9655) Micro(11): 000100001000100110100000000010000011000000000000
REGR0S(ARG0) REGR1S(ARG1) REGWS(TGT) OP1S(REGR1) ALUS(SUB) loadneg: 0 
loadneg: 0 
Stable after 2 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:1, 1:2, tgt:5
ALU: 0:REGR0(15e) 1:REGR1(3c) func: out:122
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
BP <- 122
MAR <- bc
PC++
IR <- 8af2
-------------------------------------------------------------------------
Tick: 463.DECODE(3).1, PC: be, SP: 0, BP: 122 MAR: bc(8af2), MDR: 3c CR: 00001000
IR: ldb s7 (8af2) - (1000101011110010), Micro(5): 001000000000000000000000000000000000000000000000
MDR_LOAD REGR1(0) OP0(0) loadneg: 0 
ALUout(0) loadneg: 0 
loadneg: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:3, 1:6, tgt:2
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
MDR <- 003c
-------------------------------------------------------------------------
Tick: 464.DECODE(3).0, PC: be, SP: 0, BP: 122 MAR: bc(fefe), MDR: 3c CR: 00001000
IR: DECODING (8af2) Micro(5): 001000000000000000000000000000000000000000000000
MDR_LOAD loadneg: 0 
loadneg: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:3, 1:6, tgt:2
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 465.READ(5).1, PC: be, SP: 0, BP: 122 MAR: bc(fefe), MDR: 3c CR: 00001000
IR: ldb s7 (8af2) - (1000101011110010), Micro(69): 100000000101000000000000010000000000000000000000
MAR_LOAD REGR0S(BP) OP0S(MDRout) REGR0(290) OP0(60) OP1(290) loadneg: 0 
ALUout(350) loadneg: 0 
loadneg: 0 
Stable after 3 vcycles.
regfile: r0:BP, r1:REG0, w:REG0
args: 0:3, 1:6, tgt:2
ALU: 0:MDRout(3c) 1:REGR0(122) func: out:15e
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
MAR <- 15e
-------------------------------------------------------------------------
Tick: 466.READ(5).0, PC: be, SP: 0, BP: 122 MAR: 15e(fefe), MDR: 3c CR: 00001000
IR: ldb s7 (8af2) - (1000101011110010), Micro(69): 100000000101000000000000010000000000000000000000
MAR_LOAD REGR0S(BP) OP0S(MDRout) loadneg: 0 
loadneg: 0 
Stable after 2 vcycles.
regfile: r0:BP, r1:REG0, w:REG0
args: 0:3, 1:6, tgt:2
ALU: 0:MDRout(3c) 1:REGR0(122) func: out:15e
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 467.EXEC(7).1, PC: be, SP: 0, BP: 122 MAR: 15e(fefe), MDR: 3c CR: 00001000
IR: ldb s7 (8af2) - (1000101011110010), Micro(133): 001100010000000010110100010000000000000000001000
MDR_LOAD BE RE REGWS(TGT2) MDRS(RAMout) OP0S(MDRout) RAM 16b: abcd, RAMout: abREGR0(0) OP1(0) MDRin(171) loadneg: 0 
ALUout(60) RAM 16b: abcd, RAMout: abloadneg: 0 
RAM 16b: abcd, RAMout: abloadneg: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT2
args: 0:3, 1:6, tgt:2
ALU: 0:MDRout(3c) 1:REGR0(0) func: out:3c
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
MDR <- 00ab
-------------------------------------------------------------------------
Tick: 468.EXEC(7).0, PC: be, SP: 0, BP: 122 MAR: 15e(ab), MDR: ab CR: 00001000
IR: ldb s7 (8af2) - (1000101011110010), Micro(133): 001100010000000010110100010000000000000000001000
MDR_LOAD BE RE REGWS(TGT2) MDRS(RAMout) OP0S(MDRout) RAM 16b: abcd, RAMout: abOP0(171) loadneg: 0 
ALUout(171) RAM 16b: abcd, RAMout: abloadneg: 0 
RAM 16b: abcd, RAMout: abloadneg: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT2
args: 0:3, 1:6, tgt:2
ALU: 0:MDRout(ab) 1:REGR0(0) func: out:ab
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
REG3 <- ab
MAR <- be
PC++
IR <- 559
-------------------------------------------------------------------------
Tick: 471.DECODE(3).1, PC: c0, SP: 0, BP: 122 MAR: be(559), MDR: ab CR: 00001000
IR: ldi (559) - (0000010101011001), Micro(0): 001000000000000000000000110000000000100000000000
MDR_LOAD OP0S(MDRout) IMMS(IMM10) IRimm(171) REGR1(0) OP0(171) MDRin(171) loadneg: 0 
ALUout(171) loadneg: 0 
loadneg: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:5, 1:3, tgt:1
ALU: 0:MDRout(ab) 1:REGR0(0) func: out:ab
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
MDR <- 00ab
-------------------------------------------------------------------------
Tick: 472.DECODE(3).0, PC: c0, SP: 0, BP: 122 MAR: be(fefe), MDR: ab CR: 00001000
IR: DECODING (559) Micro(0): 001000000000000000000000110000000000100000000000
MDR_LOAD OP0S(MDRout) IMMS(IMM10) loadneg: 0 
loadneg: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:5, 1:3, tgt:1
ALU: 0:MDRout(ab) 1:REGR0(0) func: out:ab
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 473.EXEC(7).1, PC: c0, SP: 0, BP: 122 MAR: be(fefe), MDR: ab CR: 00001000
IR: ldi (559) - (0000010101011001), Micro(128): 000100000000000010100000010000000000000000000000
REGWS(TGT) OP0S(MDRout) IRimm(65494) MDRin(65494) loadneg: 0 
loadneg: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:5, 1:3, tgt:1
ALU: 0:MDRout(ab) 1:REGR0(0) func: out:ab
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 474.EXEC(7).0, PC: c0, SP: 0, BP: 122 MAR: be(fefe), MDR: ab CR: 00001000
IR: ldi (559) - (0000010101011001), Micro(128): 000100000000000010100000010000000000000000000000
REGWS(TGT) OP0S(MDRout) loadneg: 0 
loadneg: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:5, 1:3, tgt:1
ALU: 0:MDRout(ab) 1:REGR0(0) func: out:ab
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
REG1 <- ab
MAR <- c0
PC++
IR <- 9e59
-------------------------------------------------------------------------
Tick: 477.DECODE(3).1, PC: c2, SP: 0, BP: 122 MAR: c0(9e59), MDR: ab CR: 00001000
IR: addskp.z (9e59) - (1001111001011001), Micro(15): 000100001000100110100000000010010011000000000000
COND_CHK REGR0S(ARG0) REGR1S(ARG1) REGWS(TGT) OP1S(REGR1) ALUS(SUB) REGR0(171) REGR1(171) OP0(171) OP1(171) loadneg: 0 
ALUout(0) SKIP loadneg: 0 
loadneg: 0 
Stable after 3 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:1, 1:3, tgt:1
ALU: 0:REGR0(ab) 1:REGR1(ab) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 478.DECODE(3).0, PC: c2, SP: 0, BP: 122 MAR: c0(fefe), MDR: ab CR: 00001000
IR: DECODING (9e59) Micro(15): 000100001000100110100000000010010011000000000000
COND_CHK REGR0S(ARG0) REGR1S(ARG1) REGWS(TGT) OP1S(REGR1) ALUS(SUB) SKIP loadneg: 0 
loadneg: 0 
Stable after 2 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:1, 1:3, tgt:1
ALU: 0:REGR0(ab) 1:REGR1(ab) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
REG1 <- 0
PC++
MAR <- c4
PC++
IR <- 2002
-------------------------------------------------------------------------
Tick: 481.DECODE(3).1, PC: c6, SP: 0, BP: 122 MAR: c4(2002), MDR: ab CR: 00001000
IR: br (2002) - (0010000000000010), Micro(1): 001000000000000000000001000000000000100000000000
MDR_LOAD IMMS(IMM13) IRimm(2) REGR1(0) OP0(0) MDRin(2) loadneg: 0 
ALUout(0) loadneg: 0 
loadneg: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:0, tgt:2
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
MDR <- 0002
-------------------------------------------------------------------------
Tick: 482.DECODE(3).0, PC: c6, SP: 0, BP: 122 MAR: c4(fefe), MDR: 2 CR: 00001000
IR: DECODING (2002) Micro(1): 001000000000000000000001000000000000100000000000
MDR_LOAD IMMS(IMM13) loadneg: 0 
loadneg: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:0, tgt:2
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 483.EXEC(7).1, PC: c6, SP: 0, BP: 122 MAR: c4(fefe), MDR: 2 CR: 00001000
IR: br (2002) - (0010000000000010), Micro(129): 000100000111000001110000010000000000000000000000
REGR0S(PC) REGWS(PC) OP0S(MDRout) IRimm(0) REGR0(198) OP0(2) OP1(198) MDRin(0) loadneg: 0 
ALUout(200) loadneg: 0 
loadneg: 0 
Stable after 3 vcycles.
regfile: r0:PC, r1:REG0, w:PC
args: 0:0, 1:0, tgt:2
ALU: 0:MDRout(2) 1:REGR0(c6) func: out:c8
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 484.EXEC(7).0, PC: c6, SP: 0, BP: 122 MAR: c4(fefe), MDR: 2 CR: 00001000
IR: br (2002) - (0010000000000010), Micro(129): 000100000111000001110000010000000000000000000000
REGR0S(PC) REGWS(PC) OP0S(MDRout) loadneg: 0 
loadneg: 0 
Stable after 2 vcycles.
regfile: r0:PC, r1:REG0, w:PC
args: 0:0, 1:0, tgt:2
ALU: 0:MDRout(2) 1:REGR0(c6) func: out:c8
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
PC <- c8
MAR <- c8
PC++
IR <- a2
-------------------------------------------------------------------------
Tick: 487.DECODE(3).1, PC: ca, SP: 0, BP: 122 MAR: c8(a2), MDR: 2 CR: 00001000
IR: ldi (a2) - (0000000010100010), Micro(0): 001000000000000000000000110000000000100000000000
MDR_LOAD OP0S(MDRout) IMMS(IMM10) IRimm(20) REGR1(0) OP0(2) MDRin(20) loadneg: 0 
ALUout(2) loadneg: 0 
loadneg: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:2, 1:4, tgt:2
ALU: 0:MDRout(2) 1:REGR0(0) func: out:2
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
MDR <- 0014
-------------------------------------------------------------------------
Tick: 488.DECODE(3).0, PC: ca, SP: 0, BP: 122 MAR: c8(fefe), MDR: 14 CR: 00001000
IR: DECODING (a2) Micro(0): 001000000000000000000000110000000000100000000000
MDR_LOAD OP0S(MDRout) IMMS(IMM10) OP0(20) loadneg: 0 
ALUout(20) loadneg: 0 
loadneg: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:2, 1:4, tgt:2
ALU: 0:MDRout(14) 1:REGR0(0) func: out:14
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 489.EXEC(7).1, PC: ca, SP: 0, BP: 122 MAR: c8(fefe), MDR: 14 CR: 00001000
IR: ldi (a2) - (0000000010100010), Micro(128): 000100000000000010100000010000000000000000000000
REGWS(TGT) OP0S(MDRout) IRimm(40) MDRin(40) loadneg: 0 
loadneg: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:2, 1:4, tgt:2
ALU: 0:MDRout(14) 1:REGR0(0) func: out:14
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 490.EXEC(7).0, PC: ca, SP: 0, BP: 122 MAR: c8(fefe), MDR: 14 CR: 00001000
IR: ldi (a2) - (0000000010100010), Micro(128): 000100000000000010100000010000000000000000000000
REGWS(TGT) OP0S(MDRout) loadneg: 0 
loadneg: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:2, 1:4, tgt:2
ALU: 0:MDRout(14) 1:REGR0(0) func: out:14
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
REG2 <- 14
MAR <- ca
PC++
IR <- 3c
-------------------------------------------------------------------------
Tick: 493.DECODE(3).1, PC: cc, SP: 0, BP: 122 MAR: ca(3c), MDR: 14 CR: 00001000
IR: ldi (3c) - (0000000000111100), Micro(0): 001000000000000000000000110000000000100000000000
MDR_LOAD OP0S(MDRout) IMMS(IMM10) IRimm(7) REGR1(0) OP0(20) MDRin(7) loadneg: 0 
ALUout(20) loadneg: 0 
loadneg: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:7, tgt:4
ALU: 0:MDRout(14) 1:REGR0(0) func: out:14
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
MDR <- 0007
-------------------------------------------------------------------------
Tick: 494.DECODE(3).0, PC: cc, SP: 0, BP: 122 MAR: ca(fefe), MDR: 7 CR: 00001000
IR: DECODING (3c) Micro(0): 001000000000000000000000110000000000100000000000
MDR_LOAD OP0S(MDRout) IMMS(IMM10) OP0(7) loadneg: 0 
ALUout(7) loadneg: 0 
loadneg: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:7, tgt:4
ALU: 0:MDRout(7) 1:REGR0(0) func: out:7
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 495.EXEC(7).1, PC: cc, SP: 0, BP: 122 MAR: ca(fefe), MDR: 7 CR: 00001000
IR: ldi (3c) - (0000000000111100), Micro(128): 000100000000000010100000010000000000000000000000
REGWS(TGT) OP0S(MDRout) IRimm(15) MDRin(15) loadneg: 0 
loadneg: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:0, 1:7, tgt:4
ALU: 0:MDRout(7) 1:REGR0(0) func: out:7
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 496.EXEC(7).0, PC: cc, SP: 0, BP: 122 MAR: ca(fefe), MDR: 7 CR: 00001000
IR: ldi (3c) - (0000000000111100), Micro(128): 000100000000000010100000010000000000000000000000
REGWS(TGT) OP0S(MDRout) loadneg: 0 
loadneg: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:0, 1:7, tgt:4
ALU: 0:MDRout(7) 1:REGR0(0) func: out:7
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
REG4 <- 7
MAR <- cc
PC++
IR <- b614
-------------------------------------------------------------------------
Tick: 499.DECODE(3).1, PC: ce, SP: 0, BP: 122 MAR: cc(b614), MDR: 7 CR: 00001000
IR: stb.b (b614) - (1011011000010100), Micro(27): 000000000000000000000000000000000000000000000000
REGR1(0) OP0(0) loadneg: 0 
ALUout(0) loadneg: 0 
loadneg: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:2, tgt:4
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 500.DECODE(3).0, PC: ce, SP: 0, BP: 122 MAR: cc(fefe), MDR: 7 CR: 00001000
IR: DECODING (b614) Micro(27): 000000000000000000000000000000000000000000000000
loadneg: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:2, tgt:4
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 501.READ(5).1, PC: ce, SP: 0, BP: 122 MAR: cc(fefe), MDR: 7 CR: 00001000
IR: stb.b (b614) - (1011011000010100), Micro(91): 100000001000100100000000000010000000000000000000
MAR_LOAD REGR0S(ARG0) REGR1S(ARG1) OP1S(REGR1) REGR1(20) OP1(20) loadneg: 0 
ALUout(20) loadneg: 0 
loadneg: 0 
Stable after 3 vcycles.
regfile: r0:ARG0, r1:ARG1, w:REG0
args: 0:0, 1:2, tgt:4
ALU: 0:REGR0(0) 1:REGR1(14) func: out:14
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
MAR <- 14
-------------------------------------------------------------------------
Tick: 502.READ(5).0, PC: ce, SP: 0, BP: 122 MAR: 14(fefe), MDR: 7 CR: 00001000
IR: stb.b (b614) - (1011011000010100), Micro(91): 100000001000100100000000000010000000000000000000
MAR_LOAD REGR0S(ARG0) REGR1S(ARG1) OP1S(REGR1) loadneg: 0 
loadneg: 0 
Stable after 2 vcycles.
regfile: r0:ARG0, r1:ARG1, w:REG0
args: 0:0, 1:2, tgt:4
ALU: 0:REGR0(0) 1:REGR1(14) func: out:14
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 503.EXEC(7).1, PC: ce, SP: 0, BP: 122 MAR: 14(fefe), MDR: 7 CR: 00001000
IR: stb.b (b614) - (1011011000010100), Micro(155): 001010011010000000001000000010000000000000000000
MDR_LOAD BE REGR0S(TGT) MDRS(ALUout) OP1S(REGR1) RAM 16b: 602, RAMout: 6REGR0(7) REGR1(0) OP0(7) OP1(0) MDRin(20) loadneg: 0 
ALUout(7) RAM 16b: 602, RAMout: 6MDRin(7) loadneg: 0 
RAM 16b: 602, RAMout: 6loadneg: 0 
Stable after 3 vcycles.
regfile: r0:TGT, r1:REG0, w:REG0
args: 0:0, 1:2, tgt:4
ALU: 0:REGR0(7) 1:REGR1(0) func: out:7
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
MDR <- 0007
-------------------------------------------------------------------------
Tick: 504.EXEC(7).0, PC: ce, SP: 0, BP: 122 MAR: 14(fefe), MDR: 7 CR: 00001000
IR: stb.b (b614) - (1011011000010100), Micro(155): 001010011010000000001000000010000000000000000000
MDR_LOAD BE REGR0S(TGT) MDRS(ALUout) OP1S(REGR1) RAM 16b: 602, RAMout: 6loadneg: 0 
RAM 16b: 602, RAMout: 6loadneg: 0 
Stable after 2 vcycles.
regfile: r0:TGT, r1:REG0, w:REG0
args: 0:0, 1:2, tgt:4
ALU: 0:REGR0(7) 1:REGR1(0) func: out:7
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
RAM[14H] <- 7 (702)
MAR <- ce
PC++
IR <- 9401
-------------------------------------------------------------------------
Tick: 507.DECODE(3).1, PC: d0, SP: 0, BP: 122 MAR: ce(9401), MDR: 7 CR: 00001000
IR: add (9401) - (1001010000000001), Micro(10): 000100001000100110100000000010000001000000000000
REGR0S(ARG0) REGR1S(ARG1) REGWS(TGT) OP1S(REGR1) REGR1(0) OP0(0) loadneg: 0 
ALUout(0) loadneg: 0 
loadneg: 0 
Stable after 3 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:0, 1:0, tgt:1
ALU: 0:REGR0(0) 1:REGR1(0) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 508.DECODE(3).0, PC: d0, SP: 0, BP: 122 MAR: ce(fefe), MDR: 7 CR: 00001000
IR: DECODING (9401) Micro(10): 000100001000100110100000000010000001000000000000
REGR0S(ARG0) REGR1S(ARG1) REGWS(TGT) OP1S(REGR1) loadneg: 0 
loadneg: 0 
Stable after 2 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:0, 1:0, tgt:1
ALU: 0:REGR0(0) 1:REGR1(0) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
REG1 <- 0
MAR <- d0
PC++
IR <- 9402
-------------------------------------------------------------------------
Tick: 511.DECODE(3).1, PC: d2, SP: 0, BP: 122 MAR: d0(9402), MDR: 7 CR: 00001000
IR: add (9402) - (1001010000000010), Micro(10): 000100001000100110100000000010000001000000000000
REGR0S(ARG0) REGR1S(ARG1) REGWS(TGT) OP1S(REGR1) REGR1(0) OP0(0) loadneg: 0 
ALUout(0) loadneg: 0 
loadneg: 0 
Stable after 3 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:0, 1:0, tgt:2
ALU: 0:REGR0(0) 1:REGR1(0) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 512.DECODE(3).0, PC: d2, SP: 0, BP: 122 MAR: d0(fefe), MDR: 7 CR: 00001000
IR: DECODING (9402) Micro(10): 000100001000100110100000000010000001000000000000
REGR0S(ARG0) REGR1S(ARG1) REGWS(TGT) OP1S(REGR1) loadneg: 0 
loadneg: 0 
Stable after 2 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:0, 1:0, tgt:2
ALU: 0:REGR0(0) 1:REGR1(0) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
REG2 <- 0
MAR <- d2
PC++
IR <- 9403
-------------------------------------------------------------------------
Tick: 515.DECODE(3).1, PC: d4, SP: 0, BP: 122 MAR: d2(9403), MDR: 7 CR: 00001000
IR: add (9403) - (1001010000000011), Micro(10): 000100001000100110100000000010000001000000000000
REGR0S(ARG0) REGR1S(ARG1) REGWS(TGT) OP1S(REGR1) REGR1(0) OP0(0) loadneg: 0 
ALUout(0) loadneg: 0 
loadneg: 0 
Stable after 3 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:0, 1:0, tgt:3
ALU: 0:REGR0(0) 1:REGR1(0) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 516.DECODE(3).0, PC: d4, SP: 0, BP: 122 MAR: d2(fefe), MDR: 7 CR: 00001000
IR: DECODING (9403) Micro(10): 000100001000100110100000000010000001000000000000
REGR0S(ARG0) REGR1S(ARG1) REGWS(TGT) OP1S(REGR1) loadneg: 0 
loadneg: 0 
Stable after 2 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:0, 1:0, tgt:3
ALU: 0:REGR0(0) 1:REGR1(0) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
REG3 <- 0
MAR <- d4
PC++
IR <- 9405
-------------------------------------------------------------------------
Tick: 519.DECODE(3).1, PC: d6, SP: 0, BP: 122 MAR: d4(9405), MDR: 7 CR: 00001000
IR: add (9405) - (1001010000000101), Micro(10): 000100001000100110100000000010000001000000000000
REGR0S(ARG0) REGR1S(ARG1) REGWS(TGT) OP1S(REGR1) REGR1(0) OP0(0) loadneg: 0 
ALUout(0) loadneg: 0 
loadneg: 0 
Stable after 3 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:0, 1:0, tgt:5
ALU: 0:REGR0(0) 1:REGR1(0) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 520.DECODE(3).0, PC: d6, SP: 0, BP: 122 MAR: d4(fefe), MDR: 7 CR: 00001000
IR: DECODING (9405) Micro(10): 000100001000100110100000000010000001000000000000
REGR0S(ARG0) REGR1S(ARG1) REGWS(TGT) OP1S(REGR1) loadneg: 0 
loadneg: 0 
Stable after 2 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:0, 1:0, tgt:5
ALU: 0:REGR0(0) 1:REGR1(0) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
BP <- 0
MAR <- d6
PC++
IR <- af1
-------------------------------------------------------------------------
Tick: 523.DECODE(3).1, PC: d8, SP: 0, BP: 0 MAR: d6(af1), MDR: 7 CR: 00001000
IR: ldi (af1) - (0000101011110001), Micro(0): 001000000000000000000000110000000000100000000000
MDR_LOAD OP0S(MDRout) IMMS(IMM10) IRimm(350) REGR1(0) OP0(7) MDRin(350) loadneg: 0 
ALUout(7) loadneg: 0 
loadneg: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:3, 1:6, tgt:1
ALU: 0:MDRout(7) 1:REGR0(0) func: out:7
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
MDR <- 015e
-------------------------------------------------------------------------
Tick: 524.DECODE(3).0, PC: d8, SP: 0, BP: 0 MAR: d6(fefe), MDR: 15e CR: 00001000
IR: DECODING (af1) Micro(0): 001000000000000000000000110000000000100000000000
MDR_LOAD OP0S(MDRout) IMMS(IMM10) OP0(350) loadneg: 0 
ALUout(350) loadneg: 0 
loadneg: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:3, 1:6, tgt:1
ALU: 0:MDRout(15e) 1:REGR0(0) func: out:15e
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 525.EXEC(7).1, PC: d8, SP: 0, BP: 0 MAR: d6(fefe), MDR: 15e CR: 00001000
IR: ldi (af1) - (0000101011110001), Micro(128): 000100000000000010100000010000000000000000000000
REGWS(TGT) OP0S(MDRout) IRimm(60) MDRin(60) loadneg: 0 
loadneg: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:3, 1:6, tgt:1
ALU: 0:MDRout(15e) 1:REGR0(0) func: out:15e
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 526.EXEC(7).0, PC: d8, SP: 0, BP: 0 MAR: d6(fefe), MDR: 15e CR: 00001000
IR: ldi (af1) - (0000101011110001), Micro(128): 000100000000000010100000010000000000000000000000
REGWS(TGT) OP0S(MDRout) loadneg: 0 
loadneg: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:3, 1:6, tgt:1
ALU: 0:MDRout(15e) 1:REGR0(0) func: out:15e
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
REG1 <- 15e
MAR <- d8
PC++
IR <- 1e2
-------------------------------------------------------------------------
Tick: 529.DECODE(3).1, PC: da, SP: 0, BP: 0 MAR: d8(1e2), MDR: 15e CR: 00001000
IR: ldi (1e2) - (0000000111100010), Micro(0): 001000000000000000000000110000000000100000000000
MDR_LOAD OP0S(MDRout) IMMS(IMM10) IRimm(60) REGR1(0) OP0(350) MDRin(60) loadneg: 0 
ALUout(350) loadneg: 0 
loadneg: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:7, 1:4, tgt:2
ALU: 0:MDRout(15e) 1:REGR0(0) func: out:15e
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
MDR <- 003c
-------------------------------------------------------------------------
Tick: 530.DECODE(3).0, PC: da, SP: 0, BP: 0 MAR: d8(fefe), MDR: 3c CR: 00001000
IR: DECODING (1e2) Micro(0): 001000000000000000000000110000000000100000000000
MDR_LOAD OP0S(MDRout) IMMS(IMM10) OP0(60) loadneg: 0 
ALUout(60) loadneg: 0 
loadneg: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:7, 1:4, tgt:2
ALU: 0:MDRout(3c) 1:REGR0(0) func: out:3c
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 531.EXEC(7).1, PC: da, SP: 0, BP: 0 MAR: d8(fefe), MDR: 3c CR: 00001000
IR: ldi (1e2) - (0000000111100010), Micro(128): 000100000000000010100000010000000000000000000000
REGWS(TGT) OP0S(MDRout) IRimm(65528) MDRin(65528) loadneg: 0 
loadneg: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:7, 1:4, tgt:2
ALU: 0:MDRout(3c) 1:REGR0(0) func: out:3c
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 532.EXEC(7).0, PC: da, SP: 0, BP: 0 MAR: d8(fefe), MDR: 3c CR: 00001000
IR: ldi (1e2) - (0000000111100010), Micro(128): 000100000000000010100000010000000000000000000000
REGWS(TGT) OP0S(MDRout) loadneg: 0 
loadneg: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:7, 1:4, tgt:2
ALU: 0:MDRout(3c) 1:REGR0(0) func: out:3c
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
REG2 <- 3c
MAR <- da
PC++
IR <- 9655
-------------------------------------------------------------------------
Tick: 535.DECODE(3).1, PC: dc, SP: 0, BP: 0 MAR: da(9655), MDR: 3c CR: 00001000
IR: sub (9655) - (1001011001010101), Micro(11): 000100001000100110100000000010000011000000000000
REGR0S(ARG0) REGR1S(ARG1) REGWS(TGT) OP1S(REGR1) ALUS(SUB) REGR0(350) REGR1(60) OP0(350) OP1(60) loadneg: 0 
ALUout(290) loadneg: 0 
loadneg: 0 
Stable after 3 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:1, 1:2, tgt:5
ALU: 0:REGR0(15e) 1:REGR1(3c) func: out:122
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 536.DECODE(3).0, PC: dc, SP: 0, BP: 0 MAR: da(fefe), MDR: 3c CR: 00001000
IR: DECODING (9655) Micro(11): 000100001000100110100000000010000011000000000000
REGR0S(ARG0) REGR1S(ARG1) REGWS(TGT) OP1S(REGR1) ALUS(SUB) loadneg: 0 
loadneg: 0 
Stable after 2 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:1, 1:2, tgt:5
ALU: 0:REGR0(15e) 1:REGR1(3c) func: out:122
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
BP <- 122
MAR <- dc
PC++
IR <- 8af6
-------------------------------------------------------------------------
Tick: 539.DECODE(3).1, PC: de, SP: 0, BP: 122 MAR: dc(8af6), MDR: 3c CR: 00001000
IR: ldb s7 (8af6) - (1000101011110110), Micro(5): 001000000000000000000000000000000000000000000000
MDR_LOAD REGR1(0) OP0(0) loadneg: 0 
ALUout(0) loadneg: 0 
loadneg: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:3, 1:6, tgt:6
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
MDR <- 003d
-------------------------------------------------------------------------
Tick: 540.DECODE(3).0, PC: de, SP: 0, BP: 122 MAR: dc(fefe), MDR: 3d CR: 00001000
IR: DECODING (8af6) Micro(5): 001000000000000000000000000000000000000000000000
MDR_LOAD loadneg: 0 
loadneg: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:3, 1:6, tgt:6
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 541.READ(5).1, PC: de, SP: 0, BP: 122 MAR: dc(fefe), MDR: 3d CR: 00001000
IR: ldb s7 (8af6) - (1000101011110110), Micro(69): 100000000101000000000000010000000000000000000000
MAR_LOAD REGR0S(BP) OP0S(MDRout) REGR0(290) OP0(61) OP1(290) loadneg: 0 
ALUout(351) loadneg: 0 
loadneg: 0 
Stable after 3 vcycles.
regfile: r0:BP, r1:REG0, w:REG0
args: 0:3, 1:6, tgt:6
ALU: 0:MDRout(3d) 1:REGR0(122) func: out:15f
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
MAR <- 15f
-------------------------------------------------------------------------
Tick: 542.READ(5).0, PC: de, SP: 0, BP: 122 MAR: 15f(fefe), MDR: 3d CR: 00001000
IR: ldb s7 (8af6) - (1000101011110110), Micro(69): 100000000101000000000000010000000000000000000000
MAR_LOAD REGR0S(BP) OP0S(MDRout) loadneg: 0 
loadneg: 0 
Stable after 2 vcycles.
regfile: r0:BP, r1:REG0, w:REG0
args: 0:3, 1:6, tgt:6
ALU: 0:MDRout(3d) 1:REGR0(122) func: out:15f
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 543.EXEC(7).1, PC: de, SP: 0, BP: 122 MAR: 15f(fefe), MDR: 3d CR: 00001000
IR: ldb s7 (8af6) - (1000101011110110), Micro(133): 001100010000000010110100010000000000000000001000
MDR_LOAD BE RE REGWS(TGT2) MDRS(RAMout) OP0S(MDRout) REGR0(0) OP1(0) MDRin(205) loadneg: 0 
ALUout(61) loadneg: 0 
loadneg: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT2
args: 0:3, 1:6, tgt:6
ALU: 0:MDRout(3d) 1:REGR0(0) func: out:3d
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
MDR <- 00cd
-------------------------------------------------------------------------
Tick: 544.EXEC(7).0, PC: de, SP: 0, BP: 122 MAR: 15f(cd), MDR: cd CR: 00001000
IR: ldb s7 (8af6) - (1000101011110110), Micro(133): 001100010000000010110100010000000000000000001000
MDR_LOAD BE RE REGWS(TGT2) MDRS(RAMout) OP0S(MDRout) OP0(205) loadneg: 0 
ALUout(205) loadneg: 0 
loadneg: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT2
args: 0:3, 1:6, tgt:6
ALU: 0:MDRout(cd) 1:REGR0(0) func: out:cd
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
REG3 <- cd
MAR <- de
PC++
IR <- 669
-------------------------------------------------------------------------
Tick: 547.DECODE(3).1, PC: e0, SP: 0, BP: 122 MAR: de(669), MDR: cd CR: 00001000
IR: ldi (669) - (0000011001101001), Micro(0): 001000000000000000000000110000000000100000000000
MDR_LOAD OP0S(MDRout) IMMS(IMM10) IRimm(205) REGR1(0) OP0(205) MDRin(205) loadneg: 0 
ALUout(205) loadneg: 0 
loadneg: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:1, 1:5, tgt:1
ALU: 0:MDRout(cd) 1:REGR0(0) func: out:cd
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
MDR <- 00cd
-------------------------------------------------------------------------
Tick: 548.DECODE(3).0, PC: e0, SP: 0, BP: 122 MAR: de(fefe), MDR: cd CR: 00001000
IR: DECODING (669) Micro(0): 001000000000000000000000110000000000100000000000
MDR_LOAD OP0S(MDRout) IMMS(IMM10) loadneg: 0 
loadneg: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:1, 1:5, tgt:1
ALU: 0:MDRout(cd) 1:REGR0(0) func: out:cd
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 549.EXEC(7).1, PC: e0, SP: 0, BP: 122 MAR: de(fefe), MDR: cd CR: 00001000
IR: ldi (669) - (0000011001101001), Micro(128): 000100000000000010100000010000000000000000000000
REGWS(TGT) OP0S(MDRout) IRimm(26) MDRin(26) loadneg: 0 
loadneg: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:1, 1:5, tgt:1
ALU: 0:MDRout(cd) 1:REGR0(0) func: out:cd
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 550.EXEC(7).0, PC: e0, SP: 0, BP: 122 MAR: de(fefe), MDR: cd CR: 00001000
IR: ldi (669) - (0000011001101001), Micro(128): 000100000000000010100000010000000000000000000000
REGWS(TGT) OP0S(MDRout) loadneg: 0 
loadneg: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:1, 1:5, tgt:1
ALU: 0:MDRout(cd) 1:REGR0(0) func: out:cd
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
REG1 <- cd
MAR <- e0
PC++
IR <- 9e59
-------------------------------------------------------------------------
Tick: 553.DECODE(3).1, PC: e2, SP: 0, BP: 122 MAR: e0(9e59), MDR: cd CR: 00001000
IR: addskp.z (9e59) - (1001111001011001), Micro(15): 000100001000100110100000000010010011000000000000
COND_CHK REGR0S(ARG0) REGR1S(ARG1) REGWS(TGT) OP1S(REGR1) ALUS(SUB) REGR0(205) REGR1(205) OP0(205) OP1(205) loadneg: 0 
ALUout(0) SKIP loadneg: 0 
loadneg: 0 
Stable after 3 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:1, 1:3, tgt:1
ALU: 0:REGR0(cd) 1:REGR1(cd) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 554.DECODE(3).0, PC: e2, SP: 0, BP: 122 MAR: e0(fefe), MDR: cd CR: 00001000
IR: DECODING (9e59) Micro(15): 000100001000100110100000000010010011000000000000
COND_CHK REGR0S(ARG0) REGR1S(ARG1) REGWS(TGT) OP1S(REGR1) ALUS(SUB) SKIP loadneg: 0 
loadneg: 0 
Stable after 2 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:1, 1:3, tgt:1
ALU: 0:REGR0(cd) 1:REGR1(cd) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
REG1 <- 0
PC++
MAR <- e4
PC++
IR <- 2002
-------------------------------------------------------------------------
Tick: 557.DECODE(3).1, PC: e6, SP: 0, BP: 122 MAR: e4(2002), MDR: cd CR: 00001000
IR: br (2002) - (0010000000000010), Micro(1): 001000000000000000000001000000000000100000000000
MDR_LOAD IMMS(IMM13) IRimm(2) REGR1(0) OP0(0) MDRin(2) loadneg: 0 
ALUout(0) loadneg: 0 
loadneg: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:0, tgt:2
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
MDR <- 0002
-------------------------------------------------------------------------
Tick: 558.DECODE(3).0, PC: e6, SP: 0, BP: 122 MAR: e4(fefe), MDR: 2 CR: 00001000
IR: DECODING (2002) Micro(1): 001000000000000000000001000000000000100000000000
MDR_LOAD IMMS(IMM13) loadneg: 0 
loadneg: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:0, tgt:2
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 559.EXEC(7).1, PC: e6, SP: 0, BP: 122 MAR: e4(fefe), MDR: 2 CR: 00001000
IR: br (2002) - (0010000000000010), Micro(129): 000100000111000001110000010000000000000000000000
REGR0S(PC) REGWS(PC) OP0S(MDRout) IRimm(0) REGR0(230) OP0(2) OP1(230) MDRin(0) loadneg: 0 
ALUout(232) loadneg: 0 
loadneg: 0 
Stable after 3 vcycles.
regfile: r0:PC, r1:REG0, w:PC
args: 0:0, 1:0, tgt:2
ALU: 0:MDRout(2) 1:REGR0(e6) func: out:e8
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 560.EXEC(7).0, PC: e6, SP: 0, BP: 122 MAR: e4(fefe), MDR: 2 CR: 00001000
IR: br (2002) - (0010000000000010), Micro(129): 000100000111000001110000010000000000000000000000
REGR0S(PC) REGWS(PC) OP0S(MDRout) loadneg: 0 
loadneg: 0 
Stable after 2 vcycles.
regfile: r0:PC, r1:REG0, w:PC
args: 0:0, 1:0, tgt:2
ALU: 0:MDRout(2) 1:REGR0(e6) func: out:e8
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
PC <- e8
MAR <- e8
PC++
IR <- a2
-------------------------------------------------------------------------
Tick: 563.DECODE(3).1, PC: ea, SP: 0, BP: 122 MAR: e8(a2), MDR: 2 CR: 00001000
IR: ldi (a2) - (0000000010100010), Micro(0): 001000000000000000000000110000000000100000000000
MDR_LOAD OP0S(MDRout) IMMS(IMM10) IRimm(20) REGR1(0) OP0(2) MDRin(20) loadneg: 0 
ALUout(2) loadneg: 0 
loadneg: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:2, 1:4, tgt:2
ALU: 0:MDRout(2) 1:REGR0(0) func: out:2
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
MDR <- 0014
-------------------------------------------------------------------------
Tick: 564.DECODE(3).0, PC: ea, SP: 0, BP: 122 MAR: e8(fefe), MDR: 14 CR: 00001000
IR: DECODING (a2) Micro(0): 001000000000000000000000110000000000100000000000
MDR_LOAD OP0S(MDRout) IMMS(IMM10) OP0(20) loadneg: 0 
ALUout(20) loadneg: 0 
loadneg: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:2, 1:4, tgt:2
ALU: 0:MDRout(14) 1:REGR0(0) func: out:14
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 565.EXEC(7).1, PC: ea, SP: 0, BP: 122 MAR: e8(fefe), MDR: 14 CR: 00001000
IR: ldi (a2) - (0000000010100010), Micro(128): 000100000000000010100000010000000000000000000000
REGWS(TGT) OP0S(MDRout) IRimm(40) MDRin(40) loadneg: 0 
loadneg: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:2, 1:4, tgt:2
ALU: 0:MDRout(14) 1:REGR0(0) func: out:14
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 566.EXEC(7).0, PC: ea, SP: 0, BP: 122 MAR: e8(fefe), MDR: 14 CR: 00001000
IR: ldi (a2) - (0000000010100010), Micro(128): 000100000000000010100000010000000000000000000000
REGWS(TGT) OP0S(MDRout) loadneg: 0 
loadneg: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:2, 1:4, tgt:2
ALU: 0:MDRout(14) 1:REGR0(0) func: out:14
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
REG2 <- 14
MAR <- ea
PC++
IR <- 44
-------------------------------------------------------------------------
Tick: 569.DECODE(3).1, PC: ec, SP: 0, BP: 122 MAR: ea(44), MDR: 14 CR: 00001000
IR: ldi (44) - (0000000001000100), Micro(0): 001000000000000000000000110000000000100000000000
MDR_LOAD OP0S(MDRout) IMMS(IMM10) IRimm(8) REGR1(0) OP0(20) MDRin(8) loadneg: 0 
ALUout(20) loadneg: 0 
loadneg: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:1, 1:0, tgt:4
ALU: 0:MDRout(14) 1:REGR0(0) func: out:14
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
MDR <- 0008
-------------------------------------------------------------------------
Tick: 570.DECODE(3).0, PC: ec, SP: 0, BP: 122 MAR: ea(fefe), MDR: 8 CR: 00001000
IR: DECODING (44) Micro(0): 001000000000000000000000110000000000100000000000
MDR_LOAD OP0S(MDRout) IMMS(IMM10) OP0(8) loadneg: 0 
ALUout(8) loadneg: 0 
loadneg: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:1, 1:0, tgt:4
ALU: 0:MDRout(8) 1:REGR0(0) func: out:8
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 571.EXEC(7).1, PC: ec, SP: 0, BP: 122 MAR: ea(fefe), MDR: 8 CR: 00001000
IR: ldi (44) - (0000000001000100), Micro(128): 000100000000000010100000010000000000000000000000
REGWS(TGT) OP0S(MDRout) IRimm(17) MDRin(17) loadneg: 0 
loadneg: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:1, 1:0, tgt:4
ALU: 0:MDRout(8) 1:REGR0(0) func: out:8
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 572.EXEC(7).0, PC: ec, SP: 0, BP: 122 MAR: ea(fefe), MDR: 8 CR: 00001000
IR: ldi (44) - (0000000001000100), Micro(128): 000100000000000010100000010000000000000000000000
REGWS(TGT) OP0S(MDRout) loadneg: 0 
loadneg: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:1, 1:0, tgt:4
ALU: 0:MDRout(8) 1:REGR0(0) func: out:8
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
REG4 <- 8
MAR <- ec
PC++
IR <- b614
-------------------------------------------------------------------------
Tick: 575.DECODE(3).1, PC: ee, SP: 0, BP: 122 MAR: ec(b614), MDR: 8 CR: 00001000
IR: stb.b (b614) - (1011011000010100), Micro(27): 000000000000000000000000000000000000000000000000
REGR1(0) OP0(0) loadneg: 0 
ALUout(0) loadneg: 0 
loadneg: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:2, tgt:4
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 576.DECODE(3).0, PC: ee, SP: 0, BP: 122 MAR: ec(fefe), MDR: 8 CR: 00001000
IR: DECODING (b614) Micro(27): 000000000000000000000000000000000000000000000000
loadneg: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:2, tgt:4
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 577.READ(5).1, PC: ee, SP: 0, BP: 122 MAR: ec(fefe), MDR: 8 CR: 00001000
IR: stb.b (b614) - (1011011000010100), Micro(91): 100000001000100100000000000010000000000000000000
MAR_LOAD REGR0S(ARG0) REGR1S(ARG1) OP1S(REGR1) REGR1(20) OP1(20) loadneg: 0 
ALUout(20) loadneg: 0 
loadneg: 0 
Stable after 3 vcycles.
regfile: r0:ARG0, r1:ARG1, w:REG0
args: 0:0, 1:2, tgt:4
ALU: 0:REGR0(0) 1:REGR1(14) func: out:14
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
MAR <- 14
-------------------------------------------------------------------------
Tick: 578.READ(5).0, PC: ee, SP: 0, BP: 122 MAR: 14(fefe), MDR: 8 CR: 00001000
IR: stb.b (b614) - (1011011000010100), Micro(91): 100000001000100100000000000010000000000000000000
MAR_LOAD REGR0S(ARG0) REGR1S(ARG1) OP1S(REGR1) loadneg: 0 
loadneg: 0 
Stable after 2 vcycles.
regfile: r0:ARG0, r1:ARG1, w:REG0
args: 0:0, 1:2, tgt:4
ALU: 0:REGR0(0) 1:REGR1(14) func: out:14
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 579.EXEC(7).1, PC: ee, SP: 0, BP: 122 MAR: 14(fefe), MDR: 8 CR: 00001000
IR: stb.b (b614) - (1011011000010100), Micro(155): 001010011010000000001000000010000000000000000000
MDR_LOAD BE REGR0S(TGT) MDRS(ALUout) OP1S(REGR1) RAM 16b: 702, RAMout: 7REGR0(8) REGR1(0) OP0(8) OP1(0) MDRin(20) loadneg: 0 
ALUout(8) RAM 16b: 702, RAMout: 7MDRin(8) loadneg: 0 
RAM 16b: 702, RAMout: 7loadneg: 0 
Stable after 3 vcycles.
regfile: r0:TGT, r1:REG0, w:REG0
args: 0:0, 1:2, tgt:4
ALU: 0:REGR0(8) 1:REGR1(0) func: out:8
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
MDR <- 0008
-------------------------------------------------------------------------
Tick: 580.EXEC(7).0, PC: ee, SP: 0, BP: 122 MAR: 14(fefe), MDR: 8 CR: 00001000
IR: stb.b (b614) - (1011011000010100), Micro(155): 001010011010000000001000000010000000000000000000
MDR_LOAD BE REGR0S(TGT) MDRS(ALUout) OP1S(REGR1) RAM 16b: 702, RAMout: 7loadneg: 0 
RAM 16b: 702, RAMout: 7loadneg: 0 
Stable after 2 vcycles.
regfile: r0:TGT, r1:REG0, w:REG0
args: 0:0, 1:2, tgt:4
ALU: 0:REGR0(8) 1:REGR1(0) func: out:8
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
RAM[14H] <- 8 (802)
MAR <- ee
PC++
IR <- 9401
-------------------------------------------------------------------------
Tick: 583.DECODE(3).1, PC: f0, SP: 0, BP: 122 MAR: ee(9401), MDR: 8 CR: 00001000
IR: add (9401) - (1001010000000001), Micro(10): 000100001000100110100000000010000001000000000000
REGR0S(ARG0) REGR1S(ARG1) REGWS(TGT) OP1S(REGR1) REGR1(0) OP0(0) loadneg: 0 
ALUout(0) loadneg: 0 
loadneg: 0 
Stable after 3 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:0, 1:0, tgt:1
ALU: 0:REGR0(0) 1:REGR1(0) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 584.DECODE(3).0, PC: f0, SP: 0, BP: 122 MAR: ee(fefe), MDR: 8 CR: 00001000
IR: DECODING (9401) Micro(10): 000100001000100110100000000010000001000000000000
REGR0S(ARG0) REGR1S(ARG1) REGWS(TGT) OP1S(REGR1) loadneg: 0 
loadneg: 0 
Stable after 2 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:0, 1:0, tgt:1
ALU: 0:REGR0(0) 1:REGR1(0) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
REG1 <- 0
MAR <- f0
PC++
IR <- 9402
-------------------------------------------------------------------------
Tick: 587.DECODE(3).1, PC: f2, SP: 0, BP: 122 MAR: f0(9402), MDR: 8 CR: 00001000
IR: add (9402) - (1001010000000010), Micro(10): 000100001000100110100000000010000001000000000000
REGR0S(ARG0) REGR1S(ARG1) REGWS(TGT) OP1S(REGR1) REGR1(0) OP0(0) loadneg: 0 
ALUout(0) loadneg: 0 
loadneg: 0 
Stable after 3 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:0, 1:0, tgt:2
ALU: 0:REGR0(0) 1:REGR1(0) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 588.DECODE(3).0, PC: f2, SP: 0, BP: 122 MAR: f0(fefe), MDR: 8 CR: 00001000
IR: DECODING (9402) Micro(10): 000100001000100110100000000010000001000000000000
REGR0S(ARG0) REGR1S(ARG1) REGWS(TGT) OP1S(REGR1) loadneg: 0 
loadneg: 0 
Stable after 2 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:0, 1:0, tgt:2
ALU: 0:REGR0(0) 1:REGR1(0) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
REG2 <- 0
MAR <- f2
PC++
IR <- 9403
-------------------------------------------------------------------------
Tick: 591.DECODE(3).1, PC: f4, SP: 0, BP: 122 MAR: f2(9403), MDR: 8 CR: 00001000
IR: add (9403) - (1001010000000011), Micro(10): 000100001000100110100000000010000001000000000000
REGR0S(ARG0) REGR1S(ARG1) REGWS(TGT) OP1S(REGR1) REGR1(0) OP0(0) loadneg: 0 
ALUout(0) loadneg: 0 
loadneg: 0 
Stable after 3 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:0, 1:0, tgt:3
ALU: 0:REGR0(0) 1:REGR1(0) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 592.DECODE(3).0, PC: f4, SP: 0, BP: 122 MAR: f2(fefe), MDR: 8 CR: 00001000
IR: DECODING (9403) Micro(10): 000100001000100110100000000010000001000000000000
REGR0S(ARG0) REGR1S(ARG1) REGWS(TGT) OP1S(REGR1) loadneg: 0 
loadneg: 0 
Stable after 2 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:0, 1:0, tgt:3
ALU: 0:REGR0(0) 1:REGR1(0) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
REG3 <- 0
MAR <- f4
PC++
IR <- 9405
-------------------------------------------------------------------------
Tick: 595.DECODE(3).1, PC: f6, SP: 0, BP: 122 MAR: f4(9405), MDR: 8 CR: 00001000
IR: add (9405) - (1001010000000101), Micro(10): 000100001000100110100000000010000001000000000000
REGR0S(ARG0) REGR1S(ARG1) REGWS(TGT) OP1S(REGR1) REGR1(0) OP0(0) loadneg: 0 
ALUout(0) loadneg: 0 
loadneg: 0 
Stable after 3 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:0, 1:0, tgt:5
ALU: 0:REGR0(0) 1:REGR1(0) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 596.DECODE(3).0, PC: f6, SP: 0, BP: 122 MAR: f4(fefe), MDR: 8 CR: 00001000
IR: DECODING (9405) Micro(10): 000100001000100110100000000010000001000000000000
REGR0S(ARG0) REGR1S(ARG1) REGWS(TGT) OP1S(REGR1) loadneg: 0 
loadneg: 0 
Stable after 2 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:0, 1:0, tgt:5
ALU: 0:REGR0(0) 1:REGR1(0) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
BP <- 0
MAR <- f6
PC++
IR <- af1
-------------------------------------------------------------------------
Tick: 599.DECODE(3).1, PC: f8, SP: 0, BP: 0 MAR: f6(af1), MDR: 8 CR: 00001000
IR: ldi (af1) - (0000101011110001), Micro(0): 001000000000000000000000110000000000100000000000
MDR_LOAD OP0S(MDRout) IMMS(IMM10) IRimm(350) REGR1(0) OP0(8) MDRin(350) loadneg: 0 
ALUout(8) loadneg: 0 
loadneg: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:3, 1:6, tgt:1
ALU: 0:MDRout(8) 1:REGR0(0) func: out:8
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
MDR <- 015e
-------------------------------------------------------------------------
Tick: 600.DECODE(3).0, PC: f8, SP: 0, BP: 0 MAR: f6(fefe), MDR: 15e CR: 00001000
IR: DECODING (af1) Micro(0): 001000000000000000000000110000000000100000000000
MDR_LOAD OP0S(MDRout) IMMS(IMM10) OP0(350) loadneg: 0 
ALUout(350) loadneg: 0 
loadneg: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:3, 1:6, tgt:1
ALU: 0:MDRout(15e) 1:REGR0(0) func: out:15e
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 601.EXEC(7).1, PC: f8, SP: 0, BP: 0 MAR: f6(fefe), MDR: 15e CR: 00001000
IR: ldi (af1) - (0000101011110001), Micro(128): 000100000000000010100000010000000000000000000000
REGWS(TGT) OP0S(MDRout) IRimm(60) MDRin(60) loadneg: 0 
loadneg: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:3, 1:6, tgt:1
ALU: 0:MDRout(15e) 1:REGR0(0) func: out:15e
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 602.EXEC(7).0, PC: f8, SP: 0, BP: 0 MAR: f6(fefe), MDR: 15e CR: 00001000
IR: ldi (af1) - (0000101011110001), Micro(128): 000100000000000010100000010000000000000000000000
REGWS(TGT) OP0S(MDRout) loadneg: 0 
loadneg: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:3, 1:6, tgt:1
ALU: 0:MDRout(15e) 1:REGR0(0) func: out:15e
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
REG1 <- 15e
MAR <- f8
PC++
IR <- 1062
-------------------------------------------------------------------------
Tick: 605.DECODE(3).1, PC: fa, SP: 0, BP: 0 MAR: f8(1062), MDR: 15e CR: 00001000
IR: ldi (1062) - (0001000001100010), Micro(0): 001000000000000000000000110000000000100000000000
MDR_LOAD OP0S(MDRout) IMMS(IMM10) IRimm(65036) REGR1(0) OP0(350) MDRin(65036) loadneg: 0 
ALUout(350) loadneg: 0 
loadneg: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:1, 1:4, tgt:2
ALU: 0:MDRout(15e) 1:REGR0(0) func: out:15e
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
MDR <- fe0c
-------------------------------------------------------------------------
Tick: 606.DECODE(3).0, PC: fa, SP: 0, BP: 0 MAR: f8(fefe), MDR: fe0c CR: 00001000
IR: DECODING (1062) Micro(0): 001000000000000000000000110000000000100000000000
MDR_LOAD OP0S(MDRout) IMMS(IMM10) OP0(65036) loadneg: 0 
ALUout(65036) loadneg: 0 
loadneg: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:1, 1:4, tgt:2
ALU: 0:MDRout(fe0c) 1:REGR0(0) func: out:fe0c
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 607.EXEC(7).1, PC: fa, SP: 0, BP: 0 MAR: f8(fefe), MDR: fe0c CR: 00001000
IR: ldi (1062) - (0001000001100010), Micro(128): 000100000000000010100000010000000000000000000000
REGWS(TGT) OP0S(MDRout) IRimm(24) MDRin(24) loadneg: 0 
loadneg: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:1, 1:4, tgt:2
ALU: 0:MDRout(fe0c) 1:REGR0(0) func: out:fe0c
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 608.EXEC(7).0, PC: fa, SP: 0, BP: 0 MAR: f8(fefe), MDR: fe0c CR: 00001000
IR: ldi (1062) - (0001000001100010), Micro(128): 000100000000000010100000010000000000000000000000
REGWS(TGT) OP0S(MDRout) loadneg: 0 
loadneg: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:1, 1:4, tgt:2
ALU: 0:MDRout(fe0c) 1:REGR0(0) func: out:fe0c
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
REG2 <- fe0c
MAR <- fa
PC++
IR <- 9653
-------------------------------------------------------------------------
Tick: 611.DECODE(3).1, PC: fc, SP: 0, BP: 0 MAR: fa(9653), MDR: fe0c CR: 00001000
IR: sub (9653) - (1001011001010011), Micro(11): 000100001000100110100000000010000011000000000000
REGR0S(ARG0) REGR1S(ARG1) REGWS(TGT) OP1S(REGR1) ALUS(SUB) REGR0(350) REGR1(65036) OP0(350) OP1(65036) loadneg: 0 
ALUout(850) loadneg: 0 
loadneg: 0 
Stable after 3 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:1, 1:2, tgt:3
ALU: 0:REGR0(15e) 1:REGR1(fe0c) func: out:352
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 612.DECODE(3).0, PC: fc, SP: 0, BP: 0 MAR: fa(fefe), MDR: fe0c CR: 00001000
IR: DECODING (9653) Micro(11): 000100001000100110100000000010000011000000000000
REGR0S(ARG0) REGR1S(ARG1) REGWS(TGT) OP1S(REGR1) ALUS(SUB) loadneg: 0 
loadneg: 0 
Stable after 2 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:1, 1:2, tgt:3
ALU: 0:REGR0(15e) 1:REGR1(fe0c) func: out:352
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
REG3 <- 352
MAR <- fc
PC++
IR <- b29b
-------------------------------------------------------------------------
Tick: 615.DECODE(3).1, PC: fe, SP: 0, BP: 0 MAR: fc(b29b), MDR: fe0c CR: 00001000
IR: ldb.b (b29b) - (1011001010011011), Micro(25): 000000000000000000000000000000000000000000000000
REGR1(0) OP0(0) loadneg: 0 
ALUout(0) loadneg: 0 
loadneg: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:2, 1:3, tgt:3
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 616.DECODE(3).0, PC: fe, SP: 0, BP: 0 MAR: fc(fefe), MDR: fe0c CR: 00001000
IR: DECODING (b29b) Micro(25): 000000000000000000000000000000000000000000000000
loadneg: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:2, 1:3, tgt:3
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 617.READ(5).1, PC: fe, SP: 0, BP: 0 MAR: fc(fefe), MDR: fe0c CR: 00001000
IR: ldb.b (b29b) - (1011001010011011), Micro(89): 100000001000100100000000000010000000000000000000
MAR_LOAD REGR0S(ARG0) REGR1S(ARG1) OP1S(REGR1) REGR0(65036) REGR1(850) OP0(65036) OP1(850) loadneg: 0 
ALUout(350) loadneg: 0 
loadneg: 0 
Stable after 3 vcycles.
regfile: r0:ARG0, r1:ARG1, w:REG0
args: 0:2, 1:3, tgt:3
ALU: 0:REGR0(fe0c) 1:REGR1(352) func: out:15e
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
MAR <- 15e
-------------------------------------------------------------------------
Tick: 618.READ(5).0, PC: fe, SP: 0, BP: 0 MAR: 15e(fefe), MDR: fe0c CR: 00001000
IR: ldb.b (b29b) - (1011001010011011), Micro(89): 100000001000100100000000000010000000000000000000
MAR_LOAD REGR0S(ARG0) REGR1S(ARG1) OP1S(REGR1) loadneg: 0 
loadneg: 0 
Stable after 2 vcycles.
regfile: r0:ARG0, r1:ARG1, w:REG0
args: 0:2, 1:3, tgt:3
ALU: 0:REGR0(fe0c) 1:REGR1(352) func: out:15e
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 619.EXEC(7).1, PC: fe, SP: 0, BP: 0 MAR: 15e(fefe), MDR: fe0c CR: 00001000
IR: ldb.b (b29b) - (1011001010011011), Micro(153): 001100010000000010100100010000000000000000001000
MDR_LOAD BE RE REGWS(TGT) MDRS(RAMout) OP0S(MDRout) RAM 16b: abcd, RAMout: abREGR0(0) REGR1(0) OP1(0) MDRin(171) loadneg: 0 
ALUout(65036) RAM 16b: abcd, RAMout: abloadneg: 0 
RAM 16b: abcd, RAMout: abloadneg: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:2, 1:3, tgt:3
ALU: 0:MDRout(fe0c) 1:REGR0(0) func: out:fe0c
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
MDR <- 00ab
-------------------------------------------------------------------------
Tick: 620.EXEC(7).0, PC: fe, SP: 0, BP: 0 MAR: 15e(ab), MDR: ab CR: 00001000
IR: ldb.b (b29b) - (1011001010011011), Micro(153): 001100010000000010100100010000000000000000001000
MDR_LOAD BE RE REGWS(TGT) MDRS(RAMout) OP0S(MDRout) RAM 16b: abcd, RAMout: abOP0(171) loadneg: 0 
ALUout(171) RAM 16b: abcd, RAMout: abloadneg: 0 
RAM 16b: abcd, RAMout: abloadneg: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:2, 1:3, tgt:3
ALU: 0:MDRout(ab) 1:REGR0(0) func: out:ab
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
REG3 <- ab
MAR <- fe
PC++
IR <- 559
-------------------------------------------------------------------------
Tick: 623.DECODE(3).1, PC: 100, SP: 0, BP: 0 MAR: fe(559), MDR: ab CR: 00001000
IR: ldi (559) - (0000010101011001), Micro(0): 001000000000000000000000110000000000100000000000
MDR_LOAD OP0S(MDRout) IMMS(IMM10) IRimm(171) REGR1(0) OP0(171) MDRin(171) loadneg: 0 
ALUout(171) loadneg: 0 
loadneg: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:5, 1:3, tgt:1
ALU: 0:MDRout(ab) 1:REGR0(0) func: out:ab
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
MDR <- 00ab
-------------------------------------------------------------------------
Tick: 624.DECODE(3).0, PC: 100, SP: 0, BP: 0 MAR: fe(fefe), MDR: ab CR: 00001000
IR: DECODING (559) Micro(0): 001000000000000000000000110000000000100000000000
MDR_LOAD OP0S(MDRout) IMMS(IMM10) loadneg: 0 
loadneg: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:5, 1:3, tgt:1
ALU: 0:MDRout(ab) 1:REGR0(0) func: out:ab
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 625.EXEC(7).1, PC: 100, SP: 0, BP: 0 MAR: fe(fefe), MDR: ab CR: 00001000
IR: ldi (559) - (0000010101011001), Micro(128): 000100000000000010100000010000000000000000000000
REGWS(TGT) OP0S(MDRout) IRimm(65494) MDRin(65494) loadneg: 0 
loadneg: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:5, 1:3, tgt:1
ALU: 0:MDRout(ab) 1:REGR0(0) func: out:ab
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 626.EXEC(7).0, PC: 100, SP: 0, BP: 0 MAR: fe(fefe), MDR: ab CR: 00001000
IR: ldi (559) - (0000010101011001), Micro(128): 000100000000000010100000010000000000000000000000
REGWS(TGT) OP0S(MDRout) loadneg: 0 
loadneg: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:5, 1:3, tgt:1
ALU: 0:MDRout(ab) 1:REGR0(0) func: out:ab
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
REG1 <- ab
MAR <- 100
PC++
IR <- 9e59
-------------------------------------------------------------------------
Tick: 629.DECODE(3).1, PC: 102, SP: 0, BP: 0 MAR: 100(9e59), MDR: ab CR: 00001000
IR: addskp.z (9e59) - (1001111001011001), Micro(15): 000100001000100110100000000010010011000000000000
COND_CHK REGR0S(ARG0) REGR1S(ARG1) REGWS(TGT) OP1S(REGR1) ALUS(SUB) REGR0(171) REGR1(171) OP0(171) OP1(171) loadneg: 0 
ALUout(0) SKIP loadneg: 0 
loadneg: 0 
Stable after 3 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:1, 1:3, tgt:1
ALU: 0:REGR0(ab) 1:REGR1(ab) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 630.DECODE(3).0, PC: 102, SP: 0, BP: 0 MAR: 100(fefe), MDR: ab CR: 00001000
IR: DECODING (9e59) Micro(15): 000100001000100110100000000010010011000000000000
COND_CHK REGR0S(ARG0) REGR1S(ARG1) REGWS(TGT) OP1S(REGR1) ALUS(SUB) SKIP loadneg: 0 
loadneg: 0 
Stable after 2 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:1, 1:3, tgt:1
ALU: 0:REGR0(ab) 1:REGR1(ab) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
REG1 <- 0
PC++
MAR <- 104
PC++
IR <- 2002
-------------------------------------------------------------------------
Tick: 633.DECODE(3).1, PC: 106, SP: 0, BP: 0 MAR: 104(2002), MDR: ab CR: 00001000
IR: br (2002) - (0010000000000010), Micro(1): 001000000000000000000001000000000000100000000000
MDR_LOAD IMMS(IMM13) IRimm(2) REGR1(0) OP0(0) MDRin(2) loadneg: 0 
ALUout(0) loadneg: 0 
loadneg: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:0, tgt:2
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
MDR <- 0002
-------------------------------------------------------------------------
Tick: 634.DECODE(3).0, PC: 106, SP: 0, BP: 0 MAR: 104(fefe), MDR: 2 CR: 00001000
IR: DECODING (2002) Micro(1): 001000000000000000000001000000000000100000000000
MDR_LOAD IMMS(IMM13) loadneg: 0 
loadneg: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:0, tgt:2
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 635.EXEC(7).1, PC: 106, SP: 0, BP: 0 MAR: 104(fefe), MDR: 2 CR: 00001000
IR: br (2002) - (0010000000000010), Micro(129): 000100000111000001110000010000000000000000000000
REGR0S(PC) REGWS(PC) OP0S(MDRout) IRimm(0) REGR0(262) OP0(2) OP1(262) MDRin(0) loadneg: 0 
ALUout(264) loadneg: 0 
loadneg: 0 
Stable after 3 vcycles.
regfile: r0:PC, r1:REG0, w:PC
args: 0:0, 1:0, tgt:2
ALU: 0:MDRout(2) 1:REGR0(106) func: out:108
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 636.EXEC(7).0, PC: 106, SP: 0, BP: 0 MAR: 104(fefe), MDR: 2 CR: 00001000
IR: br (2002) - (0010000000000010), Micro(129): 000100000111000001110000010000000000000000000000
REGR0S(PC) REGWS(PC) OP0S(MDRout) loadneg: 0 
loadneg: 0 
Stable after 2 vcycles.
regfile: r0:PC, r1:REG0, w:PC
args: 0:0, 1:0, tgt:2
ALU: 0:MDRout(2) 1:REGR0(106) func: out:108
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
PC <- 108
MAR <- 108
PC++
IR <- a2
-------------------------------------------------------------------------
Tick: 639.DECODE(3).1, PC: 10a, SP: 0, BP: 0 MAR: 108(a2), MDR: 2 CR: 00001000
IR: ldi (a2) - (0000000010100010), Micro(0): 001000000000000000000000110000000000100000000000
MDR_LOAD OP0S(MDRout) IMMS(IMM10) IRimm(20) REGR1(0) OP0(2) MDRin(20) loadneg: 0 
ALUout(2) loadneg: 0 
loadneg: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:2, 1:4, tgt:2
ALU: 0:MDRout(2) 1:REGR0(0) func: out:2
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
MDR <- 0014
-------------------------------------------------------------------------
Tick: 640.DECODE(3).0, PC: 10a, SP: 0, BP: 0 MAR: 108(fefe), MDR: 14 CR: 00001000
IR: DECODING (a2) Micro(0): 001000000000000000000000110000000000100000000000
MDR_LOAD OP0S(MDRout) IMMS(IMM10) OP0(20) loadneg: 0 
ALUout(20) loadneg: 0 
loadneg: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:2, 1:4, tgt:2
ALU: 0:MDRout(14) 1:REGR0(0) func: out:14
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 641.EXEC(7).1, PC: 10a, SP: 0, BP: 0 MAR: 108(fefe), MDR: 14 CR: 00001000
IR: ldi (a2) - (0000000010100010), Micro(128): 000100000000000010100000010000000000000000000000
REGWS(TGT) OP0S(MDRout) IRimm(40) MDRin(40) loadneg: 0 
loadneg: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:2, 1:4, tgt:2
ALU: 0:MDRout(14) 1:REGR0(0) func: out:14
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 642.EXEC(7).0, PC: 10a, SP: 0, BP: 0 MAR: 108(fefe), MDR: 14 CR: 00001000
IR: ldi (a2) - (0000000010100010), Micro(128): 000100000000000010100000010000000000000000000000
REGWS(TGT) OP0S(MDRout) loadneg: 0 
loadneg: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:2, 1:4, tgt:2
ALU: 0:MDRout(14) 1:REGR0(0) func: out:14
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
REG2 <- 14
MAR <- 10a
PC++
IR <- 4c
-------------------------------------------------------------------------
Tick: 645.DECODE(3).1, PC: 10c, SP: 0, BP: 0 MAR: 10a(4c), MDR: 14 CR: 00001000
IR: ldi (4c) - (0000000001001100), Micro(0): 001000000000000000000000110000000000100000000000
MDR_LOAD OP0S(MDRout) IMMS(IMM10) IRimm(9) REGR1(0) OP0(20) MDRin(9) loadneg: 0 
ALUout(20) loadneg: 0 
loadneg: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:1, 1:1, tgt:4
ALU: 0:MDRout(14) 1:REGR0(0) func: out:14
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
MDR <- 0009
-------------------------------------------------------------------------
Tick: 646.DECODE(3).0, PC: 10c, SP: 0, BP: 0 MAR: 10a(fefe), MDR: 9 CR: 00001000
IR: DECODING (4c) Micro(0): 001000000000000000000000110000000000100000000000
MDR_LOAD OP0S(MDRout) IMMS(IMM10) OP0(9) loadneg: 0 
ALUout(9) loadneg: 0 
loadneg: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:1, 1:1, tgt:4
ALU: 0:MDRout(9) 1:REGR0(0) func: out:9
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 647.EXEC(7).1, PC: 10c, SP: 0, BP: 0 MAR: 10a(fefe), MDR: 9 CR: 00001000
IR: ldi (4c) - (0000000001001100), Micro(128): 000100000000000010100000010000000000000000000000
REGWS(TGT) OP0S(MDRout) IRimm(19) MDRin(19) loadneg: 0 
loadneg: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:1, 1:1, tgt:4
ALU: 0:MDRout(9) 1:REGR0(0) func: out:9
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 648.EXEC(7).0, PC: 10c, SP: 0, BP: 0 MAR: 10a(fefe), MDR: 9 CR: 00001000
IR: ldi (4c) - (0000000001001100), Micro(128): 000100000000000010100000010000000000000000000000
REGWS(TGT) OP0S(MDRout) loadneg: 0 
loadneg: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:1, 1:1, tgt:4
ALU: 0:MDRout(9) 1:REGR0(0) func: out:9
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
REG4 <- 9
MAR <- 10c
PC++
IR <- b614
-------------------------------------------------------------------------
Tick: 651.DECODE(3).1, PC: 10e, SP: 0, BP: 0 MAR: 10c(b614), MDR: 9 CR: 00001000
IR: stb.b (b614) - (1011011000010100), Micro(27): 000000000000000000000000000000000000000000000000
REGR1(0) OP0(0) loadneg: 0 
ALUout(0) loadneg: 0 
loadneg: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:2, tgt:4
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 652.DECODE(3).0, PC: 10e, SP: 0, BP: 0 MAR: 10c(fefe), MDR: 9 CR: 00001000
IR: DECODING (b614) Micro(27): 000000000000000000000000000000000000000000000000
loadneg: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:2, tgt:4
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 653.READ(5).1, PC: 10e, SP: 0, BP: 0 MAR: 10c(fefe), MDR: 9 CR: 00001000
IR: stb.b (b614) - (1011011000010100), Micro(91): 100000001000100100000000000010000000000000000000
MAR_LOAD REGR0S(ARG0) REGR1S(ARG1) OP1S(REGR1) REGR1(20) OP1(20) loadneg: 0 
ALUout(20) loadneg: 0 
loadneg: 0 
Stable after 3 vcycles.
regfile: r0:ARG0, r1:ARG1, w:REG0
args: 0:0, 1:2, tgt:4
ALU: 0:REGR0(0) 1:REGR1(14) func: out:14
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
MAR <- 14
-------------------------------------------------------------------------
Tick: 654.READ(5).0, PC: 10e, SP: 0, BP: 0 MAR: 14(fefe), MDR: 9 CR: 00001000
IR: stb.b (b614) - (1011011000010100), Micro(91): 100000001000100100000000000010000000000000000000
MAR_LOAD REGR0S(ARG0) REGR1S(ARG1) OP1S(REGR1) loadneg: 0 
loadneg: 0 
Stable after 2 vcycles.
regfile: r0:ARG0, r1:ARG1, w:REG0
args: 0:0, 1:2, tgt:4
ALU: 0:REGR0(0) 1:REGR1(14) func: out:14
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 655.EXEC(7).1, PC: 10e, SP: 0, BP: 0 MAR: 14(fefe), MDR: 9 CR: 00001000
IR: stb.b (b614) - (1011011000010100), Micro(155): 001010011010000000001000000010000000000000000000
MDR_LOAD BE REGR0S(TGT) MDRS(ALUout) OP1S(REGR1) RAM 16b: 802, RAMout: 8REGR0(9) REGR1(0) OP0(9) OP1(0) MDRin(20) loadneg: 0 
ALUout(9) RAM 16b: 802, RAMout: 8MDRin(9) loadneg: 0 
RAM 16b: 802, RAMout: 8loadneg: 0 
Stable after 3 vcycles.
regfile: r0:TGT, r1:REG0, w:REG0
args: 0:0, 1:2, tgt:4
ALU: 0:REGR0(9) 1:REGR1(0) func: out:9
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
MDR <- 0009
-------------------------------------------------------------------------
Tick: 656.EXEC(7).0, PC: 10e, SP: 0, BP: 0 MAR: 14(fefe), MDR: 9 CR: 00001000
IR: stb.b (b614) - (1011011000010100), Micro(155): 001010011010000000001000000010000000000000000000
MDR_LOAD BE REGR0S(TGT) MDRS(ALUout) OP1S(REGR1) RAM 16b: 802, RAMout: 8loadneg: 0 
RAM 16b: 802, RAMout: 8loadneg: 0 
Stable after 2 vcycles.
regfile: r0:TGT, r1:REG0, w:REG0
args: 0:0, 1:2, tgt:4
ALU: 0:REGR0(9) 1:REGR1(0) func: out:9
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
RAM[14H] <- 9 (902)
MAR <- 10e
PC++
IR <- 9401
-------------------------------------------------------------------------
Tick: 659.DECODE(3).1, PC: 110, SP: 0, BP: 0 MAR: 10e(9401), MDR: 9 CR: 00001000
IR: add (9401) - (1001010000000001), Micro(10): 000100001000100110100000000010000001000000000000
REGR0S(ARG0) REGR1S(ARG1) REGWS(TGT) OP1S(REGR1) REGR1(0) OP0(0) loadneg: 0 
ALUout(0) loadneg: 0 
loadneg: 0 
Stable after 3 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:0, 1:0, tgt:1
ALU: 0:REGR0(0) 1:REGR1(0) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 660.DECODE(3).0, PC: 110, SP: 0, BP: 0 MAR: 10e(fefe), MDR: 9 CR: 00001000
IR: DECODING (9401) Micro(10): 000100001000100110100000000010000001000000000000
REGR0S(ARG0) REGR1S(ARG1) REGWS(TGT) OP1S(REGR1) loadneg: 0 
loadneg: 0 
Stable after 2 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:0, 1:0, tgt:1
ALU: 0:REGR0(0) 1:REGR1(0) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
REG1 <- 0
MAR <- 110
PC++
IR <- 9402
-------------------------------------------------------------------------
Tick: 663.DECODE(3).1, PC: 112, SP: 0, BP: 0 MAR: 110(9402), MDR: 9 CR: 00001000
IR: add (9402) - (1001010000000010), Micro(10): 000100001000100110100000000010000001000000000000
REGR0S(ARG0) REGR1S(ARG1) REGWS(TGT) OP1S(REGR1) REGR1(0) OP0(0) loadneg: 0 
ALUout(0) loadneg: 0 
loadneg: 0 
Stable after 3 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:0, 1:0, tgt:2
ALU: 0:REGR0(0) 1:REGR1(0) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 664.DECODE(3).0, PC: 112, SP: 0, BP: 0 MAR: 110(fefe), MDR: 9 CR: 00001000
IR: DECODING (9402) Micro(10): 000100001000100110100000000010000001000000000000
REGR0S(ARG0) REGR1S(ARG1) REGWS(TGT) OP1S(REGR1) loadneg: 0 
loadneg: 0 
Stable after 2 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:0, 1:0, tgt:2
ALU: 0:REGR0(0) 1:REGR1(0) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
REG2 <- 0
MAR <- 112
PC++
IR <- 9403
-------------------------------------------------------------------------
Tick: 667.DECODE(3).1, PC: 114, SP: 0, BP: 0 MAR: 112(9403), MDR: 9 CR: 00001000
IR: add (9403) - (1001010000000011), Micro(10): 000100001000100110100000000010000001000000000000
REGR0S(ARG0) REGR1S(ARG1) REGWS(TGT) OP1S(REGR1) REGR1(0) OP0(0) loadneg: 0 
ALUout(0) loadneg: 0 
loadneg: 0 
Stable after 3 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:0, 1:0, tgt:3
ALU: 0:REGR0(0) 1:REGR1(0) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 668.DECODE(3).0, PC: 114, SP: 0, BP: 0 MAR: 112(fefe), MDR: 9 CR: 00001000
IR: DECODING (9403) Micro(10): 000100001000100110100000000010000001000000000000
REGR0S(ARG0) REGR1S(ARG1) REGWS(TGT) OP1S(REGR1) loadneg: 0 
loadneg: 0 
Stable after 2 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:0, 1:0, tgt:3
ALU: 0:REGR0(0) 1:REGR1(0) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
REG3 <- 0
MAR <- 114
PC++
IR <- 9405
-------------------------------------------------------------------------
Tick: 671.DECODE(3).1, PC: 116, SP: 0, BP: 0 MAR: 114(9405), MDR: 9 CR: 00001000
IR: add (9405) - (1001010000000101), Micro(10): 000100001000100110100000000010000001000000000000
REGR0S(ARG0) REGR1S(ARG1) REGWS(TGT) OP1S(REGR1) REGR1(0) OP0(0) loadneg: 0 
ALUout(0) loadneg: 0 
loadneg: 0 
Stable after 3 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:0, 1:0, tgt:5
ALU: 0:REGR0(0) 1:REGR1(0) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 672.DECODE(3).0, PC: 116, SP: 0, BP: 0 MAR: 114(fefe), MDR: 9 CR: 00001000
IR: DECODING (9405) Micro(10): 000100001000100110100000000010000001000000000000
REGR0S(ARG0) REGR1S(ARG1) REGWS(TGT) OP1S(REGR1) loadneg: 0 
loadneg: 0 
Stable after 2 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:0, 1:0, tgt:5
ALU: 0:REGR0(0) 1:REGR1(0) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
BP <- 0
MAR <- 116
PC++
IR <- af1
-------------------------------------------------------------------------
Tick: 675.DECODE(3).1, PC: 118, SP: 0, BP: 0 MAR: 116(af1), MDR: 9 CR: 00001000
IR: ldi (af1) - (0000101011110001), Micro(0): 001000000000000000000000110000000000100000000000
MDR_LOAD OP0S(MDRout) IMMS(IMM10) IRimm(350) REGR1(0) OP0(9) MDRin(350) loadneg: 0 
ALUout(9) loadneg: 0 
loadneg: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:3, 1:6, tgt:1
ALU: 0:MDRout(9) 1:REGR0(0) func: out:9
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
MDR <- 015e
-------------------------------------------------------------------------
Tick: 676.DECODE(3).0, PC: 118, SP: 0, BP: 0 MAR: 116(fefe), MDR: 15e CR: 00001000
IR: DECODING (af1) Micro(0): 001000000000000000000000110000000000100000000000
MDR_LOAD OP0S(MDRout) IMMS(IMM10) OP0(350) loadneg: 0 
ALUout(350) loadneg: 0 
loadneg: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:3, 1:6, tgt:1
ALU: 0:MDRout(15e) 1:REGR0(0) func: out:15e
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 677.EXEC(7).1, PC: 118, SP: 0, BP: 0 MAR: 116(fefe), MDR: 15e CR: 00001000
IR: ldi (af1) - (0000101011110001), Micro(128): 000100000000000010100000010000000000000000000000
REGWS(TGT) OP0S(MDRout) IRimm(60) MDRin(60) loadneg: 0 
loadneg: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:3, 1:6, tgt:1
ALU: 0:MDRout(15e) 1:REGR0(0) func: out:15e
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 678.EXEC(7).0, PC: 118, SP: 0, BP: 0 MAR: 116(fefe), MDR: 15e CR: 00001000
IR: ldi (af1) - (0000101011110001), Micro(128): 000100000000000010100000010000000000000000000000
REGWS(TGT) OP0S(MDRout) loadneg: 0 
loadneg: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:3, 1:6, tgt:1
ALU: 0:MDRout(15e) 1:REGR0(0) func: out:15e
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
REG1 <- 15e
MAR <- 118
PC++
IR <- fa2
-------------------------------------------------------------------------
Tick: 681.DECODE(3).1, PC: 11a, SP: 0, BP: 0 MAR: 118(fa2), MDR: 15e CR: 00001000
IR: ldi (fa2) - (0000111110100010), Micro(0): 001000000000000000000000110000000000100000000000
MDR_LOAD OP0S(MDRout) IMMS(IMM10) IRimm(500) REGR1(0) OP0(350) MDRin(500) loadneg: 0 
ALUout(350) loadneg: 0 
loadneg: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:6, 1:4, tgt:2
ALU: 0:MDRout(15e) 1:REGR0(0) func: out:15e
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
MDR <- 01f4
-------------------------------------------------------------------------
Tick: 682.DECODE(3).0, PC: 11a, SP: 0, BP: 0 MAR: 118(fefe), MDR: 1f4 CR: 00001000
IR: DECODING (fa2) Micro(0): 001000000000000000000000110000000000100000000000
MDR_LOAD OP0S(MDRout) IMMS(IMM10) OP0(500) loadneg: 0 
ALUout(500) loadneg: 0 
loadneg: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:6, 1:4, tgt:2
ALU: 0:MDRout(1f4) 1:REGR0(0) func: out:1f4
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 683.EXEC(7).1, PC: 11a, SP: 0, BP: 0 MAR: 118(fefe), MDR: 1f4 CR: 00001000
IR: ldi (fa2) - (0000111110100010), Micro(128): 000100000000000010100000010000000000000000000000
REGWS(TGT) OP0S(MDRout) IRimm(65512) MDRin(65512) loadneg: 0 
loadneg: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:6, 1:4, tgt:2
ALU: 0:MDRout(1f4) 1:REGR0(0) func: out:1f4
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 684.EXEC(7).0, PC: 11a, SP: 0, BP: 0 MAR: 118(fefe), MDR: 1f4 CR: 00001000
IR: ldi (fa2) - (0000111110100010), Micro(128): 000100000000000010100000010000000000000000000000
REGWS(TGT) OP0S(MDRout) loadneg: 0 
loadneg: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:6, 1:4, tgt:2
ALU: 0:MDRout(1f4) 1:REGR0(0) func: out:1f4
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
REG2 <- 1f4
MAR <- 11a
PC++
IR <- 9653
-------------------------------------------------------------------------
Tick: 687.DECODE(3).1, PC: 11c, SP: 0, BP: 0 MAR: 11a(9653), MDR: 1f4 CR: 00001000
IR: sub (9653) - (1001011001010011), Micro(11): 000100001000100110100000000010000011000000000000
REGR0S(ARG0) REGR1S(ARG1) REGWS(TGT) OP1S(REGR1) ALUS(SUB) REGR0(350) REGR1(500) OP0(350) OP1(500) loadneg: 0 
ALUout(65386) loadneg: 0 
loadneg: 0 
Stable after 3 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:1, 1:2, tgt:3
ALU: 0:REGR0(15e) 1:REGR1(1f4) func: out:ff6a
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 688.DECODE(3).0, PC: 11c, SP: 0, BP: 0 MAR: 11a(fefe), MDR: 1f4 CR: 00001000
IR: DECODING (9653) Micro(11): 000100001000100110100000000010000011000000000000
REGR0S(ARG0) REGR1S(ARG1) REGWS(TGT) OP1S(REGR1) ALUS(SUB) loadneg: 0 
loadneg: 0 
Stable after 2 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:1, 1:2, tgt:3
ALU: 0:REGR0(15e) 1:REGR1(1f4) func: out:ff6a
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
REG3 <- ff6a
MAR <- 11c
PC++
IR <- a212
-------------------------------------------------------------------------
Tick: 691.DECODE(3).1, PC: 11e, SP: 0, BP: 0 MAR: 11c(a212), MDR: 1f4 CR: 00001000
IR: addi (a212) - (1010001000010010), Micro(17): 001000000000000000000001100000000000100000000000
MDR_LOAD IMMS(IMMIR) IRimm(1) REGR1(0) OP0(0) MDRin(1) loadneg: 0 
ALUout(0) loadneg: 0 
loadneg: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:2, tgt:2
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
MDR <- 0001
-------------------------------------------------------------------------
Tick: 692.DECODE(3).0, PC: 11e, SP: 0, BP: 0 MAR: 11c(fefe), MDR: 1 CR: 00001000
IR: DECODING (a212) Micro(17): 001000000000000000000001100000000000100000000000
MDR_LOAD IMMS(IMMIR) loadneg: 0 
loadneg: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:2, tgt:2
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 693.EXEC(7).1, PC: 11e, SP: 0, BP: 0 MAR: 11c(fefe), MDR: 1 CR: 00001000
IR: addi (a212) - (1010001000010010), Micro(145): 000100000000100110100000001100000000000000000000
REGR1S(ARG1) REGWS(TGT) OP0S(REGR1) OP1S(MDRout) IRimm(4) REGR1(500) OP0(500) OP1(1) MDRin(4) loadneg: 0 
ALUout(501) loadneg: 0 
loadneg: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:ARG1, w:TGT
args: 0:0, 1:2, tgt:2
ALU: 0:REGR1(1f4) 1:MDRout(1) func: out:1f5
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 694.EXEC(7).0, PC: 11e, SP: 0, BP: 0 MAR: 11c(fefe), MDR: 1 CR: 00001000
IR: addi (a212) - (1010001000010010), Micro(145): 000100000000100110100000001100000000000000000000
REGR1S(ARG1) REGWS(TGT) OP0S(REGR1) OP1S(MDRout) loadneg: 0 
loadneg: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:ARG1, w:TGT
args: 0:0, 1:2, tgt:2
ALU: 0:REGR1(1f4) 1:MDRout(1) func: out:1f5
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
REG2 <- 1f5
MAR <- 11e
PC++
IR <- b29b
-------------------------------------------------------------------------
Tick: 697.DECODE(3).1, PC: 120, SP: 0, BP: 0 MAR: 11e(b29b), MDR: 1 CR: 00001000
IR: ldb.b (b29b) - (1011001010011011), Micro(25): 000000000000000000000000000000000000000000000000
REGR1(0) OP0(0) loadneg: 0 
ALUout(0) loadneg: 0 
loadneg: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:2, 1:3, tgt:3
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 698.DECODE(3).0, PC: 120, SP: 0, BP: 0 MAR: 11e(fefe), MDR: 1 CR: 00001000
IR: DECODING (b29b) Micro(25): 000000000000000000000000000000000000000000000000
loadneg: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:2, 1:3, tgt:3
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 699.READ(5).1, PC: 120, SP: 0, BP: 0 MAR: 11e(fefe), MDR: 1 CR: 00001000
IR: ldb.b (b29b) - (1011001010011011), Micro(89): 100000001000100100000000000010000000000000000000
MAR_LOAD REGR0S(ARG0) REGR1S(ARG1) OP1S(REGR1) REGR0(501) REGR1(65386) OP0(501) OP1(65386) loadneg: 0 
ALUout(351) loadneg: 0 
loadneg: 0 
Stable after 3 vcycles.
regfile: r0:ARG0, r1:ARG1, w:REG0
args: 0:2, 1:3, tgt:3
ALU: 0:REGR0(1f5) 1:REGR1(ff6a) func: out:15f
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
MAR <- 15f
-------------------------------------------------------------------------
Tick: 700.READ(5).0, PC: 120, SP: 0, BP: 0 MAR: 15f(fefe), MDR: 1 CR: 00001000
IR: ldb.b (b29b) - (1011001010011011), Micro(89): 100000001000100100000000000010000000000000000000
MAR_LOAD REGR0S(ARG0) REGR1S(ARG1) OP1S(REGR1) loadneg: 0 
loadneg: 0 
Stable after 2 vcycles.
regfile: r0:ARG0, r1:ARG1, w:REG0
args: 0:2, 1:3, tgt:3
ALU: 0:REGR0(1f5) 1:REGR1(ff6a) func: out:15f
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 701.EXEC(7).1, PC: 120, SP: 0, BP: 0 MAR: 15f(fefe), MDR: 1 CR: 00001000
IR: ldb.b (b29b) - (1011001010011011), Micro(153): 001100010000000010100100010000000000000000001000
MDR_LOAD BE RE REGWS(TGT) MDRS(RAMout) OP0S(MDRout) REGR0(0) REGR1(0) OP0(1) OP1(0) MDRin(205) loadneg: 0 
ALUout(1) loadneg: 0 
loadneg: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:2, 1:3, tgt:3
ALU: 0:MDRout(1) 1:REGR0(0) func: out:1
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
MDR <- 00cd
-------------------------------------------------------------------------
Tick: 702.EXEC(7).0, PC: 120, SP: 0, BP: 0 MAR: 15f(cd), MDR: cd CR: 00001000
IR: ldb.b (b29b) - (1011001010011011), Micro(153): 001100010000000010100100010000000000000000001000
MDR_LOAD BE RE REGWS(TGT) MDRS(RAMout) OP0S(MDRout) OP0(205) loadneg: 0 
ALUout(205) loadneg: 0 
loadneg: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:2, 1:3, tgt:3
ALU: 0:MDRout(cd) 1:REGR0(0) func: out:cd
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
REG3 <- cd
MAR <- 120
PC++
IR <- 669
-------------------------------------------------------------------------
Tick: 705.DECODE(3).1, PC: 122, SP: 0, BP: 0 MAR: 120(669), MDR: cd CR: 00001000
IR: ldi (669) - (0000011001101001), Micro(0): 001000000000000000000000110000000000100000000000
MDR_LOAD OP0S(MDRout) IMMS(IMM10) IRimm(205) REGR1(0) OP0(205) MDRin(205) loadneg: 0 
ALUout(205) loadneg: 0 
loadneg: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:1, 1:5, tgt:1
ALU: 0:MDRout(cd) 1:REGR0(0) func: out:cd
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
MDR <- 00cd
-------------------------------------------------------------------------
Tick: 706.DECODE(3).0, PC: 122, SP: 0, BP: 0 MAR: 120(fefe), MDR: cd CR: 00001000
IR: DECODING (669) Micro(0): 001000000000000000000000110000000000100000000000
MDR_LOAD OP0S(MDRout) IMMS(IMM10) loadneg: 0 
loadneg: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:1, 1:5, tgt:1
ALU: 0:MDRout(cd) 1:REGR0(0) func: out:cd
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 707.EXEC(7).1, PC: 122, SP: 0, BP: 0 MAR: 120(fefe), MDR: cd CR: 00001000
IR: ldi (669) - (0000011001101001), Micro(128): 000100000000000010100000010000000000000000000000
REGWS(TGT) OP0S(MDRout) IRimm(26) MDRin(26) loadneg: 0 
loadneg: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:1, 1:5, tgt:1
ALU: 0:MDRout(cd) 1:REGR0(0) func: out:cd
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 708.EXEC(7).0, PC: 122, SP: 0, BP: 0 MAR: 120(fefe), MDR: cd CR: 00001000
IR: ldi (669) - (0000011001101001), Micro(128): 000100000000000010100000010000000000000000000000
REGWS(TGT) OP0S(MDRout) loadneg: 0 
loadneg: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:1, 1:5, tgt:1
ALU: 0:MDRout(cd) 1:REGR0(0) func: out:cd
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
REG1 <- cd
MAR <- 122
PC++
IR <- 9e59
-------------------------------------------------------------------------
Tick: 711.DECODE(3).1, PC: 124, SP: 0, BP: 0 MAR: 122(9e59), MDR: cd CR: 00001000
IR: addskp.z (9e59) - (1001111001011001), Micro(15): 000100001000100110100000000010010011000000000000
COND_CHK REGR0S(ARG0) REGR1S(ARG1) REGWS(TGT) OP1S(REGR1) ALUS(SUB) REGR0(205) REGR1(205) OP0(205) OP1(205) loadneg: 0 
ALUout(0) SKIP loadneg: 0 
loadneg: 0 
Stable after 3 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:1, 1:3, tgt:1
ALU: 0:REGR0(cd) 1:REGR1(cd) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 712.DECODE(3).0, PC: 124, SP: 0, BP: 0 MAR: 122(fefe), MDR: cd CR: 00001000
IR: DECODING (9e59) Micro(15): 000100001000100110100000000010010011000000000000
COND_CHK REGR0S(ARG0) REGR1S(ARG1) REGWS(TGT) OP1S(REGR1) ALUS(SUB) SKIP loadneg: 0 
loadneg: 0 
Stable after 2 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:1, 1:3, tgt:1
ALU: 0:REGR0(cd) 1:REGR1(cd) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
REG1 <- 0
PC++
MAR <- 126
PC++
IR <- 2002
-------------------------------------------------------------------------
Tick: 715.DECODE(3).1, PC: 128, SP: 0, BP: 0 MAR: 126(2002), MDR: cd CR: 00001000
IR: br (2002) - (0010000000000010), Micro(1): 001000000000000000000001000000000000100000000000
MDR_LOAD IMMS(IMM13) IRimm(2) REGR1(0) OP0(0) MDRin(2) loadneg: 0 
ALUout(0) loadneg: 0 
loadneg: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:0, tgt:2
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
MDR <- 0002
-------------------------------------------------------------------------
Tick: 716.DECODE(3).0, PC: 128, SP: 0, BP: 0 MAR: 126(fefe), MDR: 2 CR: 00001000
IR: DECODING (2002) Micro(1): 001000000000000000000001000000000000100000000000
MDR_LOAD IMMS(IMM13) loadneg: 0 
loadneg: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:0, tgt:2
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 717.EXEC(7).1, PC: 128, SP: 0, BP: 0 MAR: 126(fefe), MDR: 2 CR: 00001000
IR: br (2002) - (0010000000000010), Micro(129): 000100000111000001110000010000000000000000000000
REGR0S(PC) REGWS(PC) OP0S(MDRout) IRimm(0) REGR0(296) OP0(2) OP1(296) MDRin(0) loadneg: 0 
ALUout(298) loadneg: 0 
loadneg: 0 
Stable after 3 vcycles.
regfile: r0:PC, r1:REG0, w:PC
args: 0:0, 1:0, tgt:2
ALU: 0:MDRout(2) 1:REGR0(128) func: out:12a
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 718.EXEC(7).0, PC: 128, SP: 0, BP: 0 MAR: 126(fefe), MDR: 2 CR: 00001000
IR: br (2002) - (0010000000000010), Micro(129): 000100000111000001110000010000000000000000000000
REGR0S(PC) REGWS(PC) OP0S(MDRout) loadneg: 0 
loadneg: 0 
Stable after 2 vcycles.
regfile: r0:PC, r1:REG0, w:PC
args: 0:0, 1:0, tgt:2
ALU: 0:MDRout(2) 1:REGR0(128) func: out:12a
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
PC <- 12a
MAR <- 12a
PC++
IR <- a2
-------------------------------------------------------------------------
Tick: 721.DECODE(3).1, PC: 12c, SP: 0, BP: 0 MAR: 12a(a2), MDR: 2 CR: 00001000
IR: ldi (a2) - (0000000010100010), Micro(0): 001000000000000000000000110000000000100000000000
MDR_LOAD OP0S(MDRout) IMMS(IMM10) IRimm(20) REGR1(0) OP0(2) MDRin(20) loadneg: 0 
ALUout(2) loadneg: 0 
loadneg: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:2, 1:4, tgt:2
ALU: 0:MDRout(2) 1:REGR0(0) func: out:2
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
MDR <- 0014
-------------------------------------------------------------------------
Tick: 722.DECODE(3).0, PC: 12c, SP: 0, BP: 0 MAR: 12a(fefe), MDR: 14 CR: 00001000
IR: DECODING (a2) Micro(0): 001000000000000000000000110000000000100000000000
MDR_LOAD OP0S(MDRout) IMMS(IMM10) OP0(20) loadneg: 0 
ALUout(20) loadneg: 0 
loadneg: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:2, 1:4, tgt:2
ALU: 0:MDRout(14) 1:REGR0(0) func: out:14
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 723.EXEC(7).1, PC: 12c, SP: 0, BP: 0 MAR: 12a(fefe), MDR: 14 CR: 00001000
IR: ldi (a2) - (0000000010100010), Micro(128): 000100000000000010100000010000000000000000000000
REGWS(TGT) OP0S(MDRout) IRimm(40) MDRin(40) loadneg: 0 
loadneg: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:2, 1:4, tgt:2
ALU: 0:MDRout(14) 1:REGR0(0) func: out:14
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 724.EXEC(7).0, PC: 12c, SP: 0, BP: 0 MAR: 12a(fefe), MDR: 14 CR: 00001000
IR: ldi (a2) - (0000000010100010), Micro(128): 000100000000000010100000010000000000000000000000
REGWS(TGT) OP0S(MDRout) loadneg: 0 
loadneg: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:2, 1:4, tgt:2
ALU: 0:MDRout(14) 1:REGR0(0) func: out:14
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
REG2 <- 14
MAR <- 12c
PC++
IR <- 54
-------------------------------------------------------------------------
Tick: 727.DECODE(3).1, PC: 12e, SP: 0, BP: 0 MAR: 12c(54), MDR: 14 CR: 00001000
IR: ldi (54) - (0000000001010100), Micro(0): 001000000000000000000000110000000000100000000000
MDR_LOAD OP0S(MDRout) IMMS(IMM10) IRimm(10) REGR1(0) OP0(20) MDRin(10) loadneg: 0 
ALUout(20) loadneg: 0 
loadneg: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:1, 1:2, tgt:4
ALU: 0:MDRout(14) 1:REGR0(0) func: out:14
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
MDR <- 000a
-------------------------------------------------------------------------
Tick: 728.DECODE(3).0, PC: 12e, SP: 0, BP: 0 MAR: 12c(fefe), MDR: a CR: 00001000
IR: DECODING (54) Micro(0): 001000000000000000000000110000000000100000000000
MDR_LOAD OP0S(MDRout) IMMS(IMM10) OP0(10) loadneg: 0 
ALUout(10) loadneg: 0 
loadneg: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:1, 1:2, tgt:4
ALU: 0:MDRout(a) 1:REGR0(0) func: out:a
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 729.EXEC(7).1, PC: 12e, SP: 0, BP: 0 MAR: 12c(fefe), MDR: a CR: 00001000
IR: ldi (54) - (0000000001010100), Micro(128): 000100000000000010100000010000000000000000000000
REGWS(TGT) OP0S(MDRout) IRimm(21) MDRin(21) loadneg: 0 
loadneg: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:1, 1:2, tgt:4
ALU: 0:MDRout(a) 1:REGR0(0) func: out:a
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 730.EXEC(7).0, PC: 12e, SP: 0, BP: 0 MAR: 12c(fefe), MDR: a CR: 00001000
IR: ldi (54) - (0000000001010100), Micro(128): 000100000000000010100000010000000000000000000000
REGWS(TGT) OP0S(MDRout) loadneg: 0 
loadneg: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:1, 1:2, tgt:4
ALU: 0:MDRout(a) 1:REGR0(0) func: out:a
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
REG4 <- a
MAR <- 12e
PC++
IR <- b614
-------------------------------------------------------------------------
Tick: 733.DECODE(3).1, PC: 130, SP: 0, BP: 0 MAR: 12e(b614), MDR: a CR: 00001000
IR: stb.b (b614) - (1011011000010100), Micro(27): 000000000000000000000000000000000000000000000000
REGR1(0) OP0(0) loadneg: 0 
ALUout(0) loadneg: 0 
loadneg: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:2, tgt:4
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 734.DECODE(3).0, PC: 130, SP: 0, BP: 0 MAR: 12e(fefe), MDR: a CR: 00001000
IR: DECODING (b614) Micro(27): 000000000000000000000000000000000000000000000000
loadneg: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:2, tgt:4
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 735.READ(5).1, PC: 130, SP: 0, BP: 0 MAR: 12e(fefe), MDR: a CR: 00001000
IR: stb.b (b614) - (1011011000010100), Micro(91): 100000001000100100000000000010000000000000000000
MAR_LOAD REGR0S(ARG0) REGR1S(ARG1) OP1S(REGR1) REGR1(20) OP1(20) loadneg: 0 
ALUout(20) loadneg: 0 
loadneg: 0 
Stable after 3 vcycles.
regfile: r0:ARG0, r1:ARG1, w:REG0
args: 0:0, 1:2, tgt:4
ALU: 0:REGR0(0) 1:REGR1(14) func: out:14
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
MAR <- 14
-------------------------------------------------------------------------
Tick: 736.READ(5).0, PC: 130, SP: 0, BP: 0 MAR: 14(fefe), MDR: a CR: 00001000
IR: stb.b (b614) - (1011011000010100), Micro(91): 100000001000100100000000000010000000000000000000
MAR_LOAD REGR0S(ARG0) REGR1S(ARG1) OP1S(REGR1) loadneg: 0 
loadneg: 0 
Stable after 2 vcycles.
regfile: r0:ARG0, r1:ARG1, w:REG0
args: 0:0, 1:2, tgt:4
ALU: 0:REGR0(0) 1:REGR1(14) func: out:14
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 737.EXEC(7).1, PC: 130, SP: 0, BP: 0 MAR: 14(fefe), MDR: a CR: 00001000
IR: stb.b (b614) - (1011011000010100), Micro(155): 001010011010000000001000000010000000000000000000
MDR_LOAD BE REGR0S(TGT) MDRS(ALUout) OP1S(REGR1) RAM 16b: 902, RAMout: 9REGR0(10) REGR1(0) OP0(10) OP1(0) MDRin(20) loadneg: 0 
ALUout(10) RAM 16b: 902, RAMout: 9MDRin(10) loadneg: 0 
RAM 16b: 902, RAMout: 9loadneg: 0 
Stable after 3 vcycles.
regfile: r0:TGT, r1:REG0, w:REG0
args: 0:0, 1:2, tgt:4
ALU: 0:REGR0(a) 1:REGR1(0) func: out:a
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
MDR <- 000a
-------------------------------------------------------------------------
Tick: 738.EXEC(7).0, PC: 130, SP: 0, BP: 0 MAR: 14(fefe), MDR: a CR: 00001000
IR: stb.b (b614) - (1011011000010100), Micro(155): 001010011010000000001000000010000000000000000000
MDR_LOAD BE REGR0S(TGT) MDRS(ALUout) OP1S(REGR1) RAM 16b: 902, RAMout: 9loadneg: 0 
RAM 16b: 902, RAMout: 9loadneg: 0 
Stable after 2 vcycles.
regfile: r0:TGT, r1:REG0, w:REG0
args: 0:0, 1:2, tgt:4
ALU: 0:REGR0(a) 1:REGR1(0) func: out:a
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
RAM[14H] <- a (a02)
MAR <- 130
PC++
IR <- 9401
-------------------------------------------------------------------------
Tick: 741.DECODE(3).1, PC: 132, SP: 0, BP: 0 MAR: 130(9401), MDR: a CR: 00001000
IR: add (9401) - (1001010000000001), Micro(10): 000100001000100110100000000010000001000000000000
REGR0S(ARG0) REGR1S(ARG1) REGWS(TGT) OP1S(REGR1) REGR1(0) OP0(0) loadneg: 0 
ALUout(0) loadneg: 0 
loadneg: 0 
Stable after 3 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:0, 1:0, tgt:1
ALU: 0:REGR0(0) 1:REGR1(0) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 742.DECODE(3).0, PC: 132, SP: 0, BP: 0 MAR: 130(fefe), MDR: a CR: 00001000
IR: DECODING (9401) Micro(10): 000100001000100110100000000010000001000000000000
REGR0S(ARG0) REGR1S(ARG1) REGWS(TGT) OP1S(REGR1) loadneg: 0 
loadneg: 0 
Stable after 2 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:0, 1:0, tgt:1
ALU: 0:REGR0(0) 1:REGR1(0) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
REG1 <- 0
MAR <- 132
PC++
IR <- 9402
-------------------------------------------------------------------------
Tick: 745.DECODE(3).1, PC: 134, SP: 0, BP: 0 MAR: 132(9402), MDR: a CR: 00001000
IR: add (9402) - (1001010000000010), Micro(10): 000100001000100110100000000010000001000000000000
REGR0S(ARG0) REGR1S(ARG1) REGWS(TGT) OP1S(REGR1) REGR1(0) OP0(0) loadneg: 0 
ALUout(0) loadneg: 0 
loadneg: 0 
Stable after 3 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:0, 1:0, tgt:2
ALU: 0:REGR0(0) 1:REGR1(0) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 746.DECODE(3).0, PC: 134, SP: 0, BP: 0 MAR: 132(fefe), MDR: a CR: 00001000
IR: DECODING (9402) Micro(10): 000100001000100110100000000010000001000000000000
REGR0S(ARG0) REGR1S(ARG1) REGWS(TGT) OP1S(REGR1) loadneg: 0 
loadneg: 0 
Stable after 2 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:0, 1:0, tgt:2
ALU: 0:REGR0(0) 1:REGR1(0) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
REG2 <- 0
MAR <- 134
PC++
IR <- 9403
-------------------------------------------------------------------------
Tick: 749.DECODE(3).1, PC: 136, SP: 0, BP: 0 MAR: 134(9403), MDR: a CR: 00001000
IR: add (9403) - (1001010000000011), Micro(10): 000100001000100110100000000010000001000000000000
REGR0S(ARG0) REGR1S(ARG1) REGWS(TGT) OP1S(REGR1) REGR1(0) OP0(0) loadneg: 0 
ALUout(0) loadneg: 0 
loadneg: 0 
Stable after 3 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:0, 1:0, tgt:3
ALU: 0:REGR0(0) 1:REGR1(0) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 750.DECODE(3).0, PC: 136, SP: 0, BP: 0 MAR: 134(fefe), MDR: a CR: 00001000
IR: DECODING (9403) Micro(10): 000100001000100110100000000010000001000000000000
REGR0S(ARG0) REGR1S(ARG1) REGWS(TGT) OP1S(REGR1) loadneg: 0 
loadneg: 0 
Stable after 2 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:0, 1:0, tgt:3
ALU: 0:REGR0(0) 1:REGR1(0) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
REG3 <- 0
MAR <- 136
PC++
IR <- 9405
-------------------------------------------------------------------------
Tick: 753.DECODE(3).1, PC: 138, SP: 0, BP: 0 MAR: 136(9405), MDR: a CR: 00001000
IR: add (9405) - (1001010000000101), Micro(10): 000100001000100110100000000010000001000000000000
REGR0S(ARG0) REGR1S(ARG1) REGWS(TGT) OP1S(REGR1) REGR1(0) OP0(0) loadneg: 0 
ALUout(0) loadneg: 0 
loadneg: 0 
Stable after 3 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:0, 1:0, tgt:5
ALU: 0:REGR0(0) 1:REGR1(0) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 754.DECODE(3).0, PC: 138, SP: 0, BP: 0 MAR: 136(fefe), MDR: a CR: 00001000
IR: DECODING (9405) Micro(10): 000100001000100110100000000010000001000000000000
REGR0S(ARG0) REGR1S(ARG1) REGWS(TGT) OP1S(REGR1) loadneg: 0 
loadneg: 0 
Stable after 2 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:0, 1:0, tgt:5
ALU: 0:REGR0(0) 1:REGR1(0) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
BP <- 0
MAR <- 138
PC++
IR <- af1
-------------------------------------------------------------------------
Tick: 757.DECODE(3).1, PC: 13a, SP: 0, BP: 0 MAR: 138(af1), MDR: a CR: 00001000
IR: ldi (af1) - (0000101011110001), Micro(0): 001000000000000000000000110000000000100000000000
MDR_LOAD OP0S(MDRout) IMMS(IMM10) IRimm(350) REGR1(0) OP0(10) MDRin(350) loadneg: 0 
ALUout(10) loadneg: 0 
loadneg: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:3, 1:6, tgt:1
ALU: 0:MDRout(a) 1:REGR0(0) func: out:a
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
MDR <- 015e
-------------------------------------------------------------------------
Tick: 758.DECODE(3).0, PC: 13a, SP: 0, BP: 0 MAR: 138(fefe), MDR: 15e CR: 00001000
IR: DECODING (af1) Micro(0): 001000000000000000000000110000000000100000000000
MDR_LOAD OP0S(MDRout) IMMS(IMM10) OP0(350) loadneg: 0 
ALUout(350) loadneg: 0 
loadneg: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:3, 1:6, tgt:1
ALU: 0:MDRout(15e) 1:REGR0(0) func: out:15e
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 759.EXEC(7).1, PC: 13a, SP: 0, BP: 0 MAR: 138(fefe), MDR: 15e CR: 00001000
IR: ldi (af1) - (0000101011110001), Micro(128): 000100000000000010100000010000000000000000000000
REGWS(TGT) OP0S(MDRout) IRimm(60) MDRin(60) loadneg: 0 
loadneg: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:3, 1:6, tgt:1
ALU: 0:MDRout(15e) 1:REGR0(0) func: out:15e
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 760.EXEC(7).0, PC: 13a, SP: 0, BP: 0 MAR: 138(fefe), MDR: 15e CR: 00001000
IR: ldi (af1) - (0000101011110001), Micro(128): 000100000000000010100000010000000000000000000000
REGWS(TGT) OP0S(MDRout) loadneg: 0 
loadneg: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:3, 1:6, tgt:1
ALU: 0:MDRout(15e) 1:REGR0(0) func: out:15e
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
REG1 <- 15e
MAR <- 13a
PC++
IR <- 772
-------------------------------------------------------------------------
Tick: 763.DECODE(3).1, PC: 13c, SP: 0, BP: 0 MAR: 13a(772), MDR: 15e CR: 00001000
IR: ldi (772) - (0000011101110010), Micro(0): 001000000000000000000000110000000000100000000000
MDR_LOAD OP0S(MDRout) IMMS(IMM10) IRimm(238) REGR1(0) OP0(350) MDRin(238) loadneg: 0 
ALUout(350) loadneg: 0 
loadneg: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:5, 1:6, tgt:2
ALU: 0:MDRout(15e) 1:REGR0(0) func: out:15e
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
MDR <- 00ee
-------------------------------------------------------------------------
Tick: 764.DECODE(3).0, PC: 13c, SP: 0, BP: 0 MAR: 13a(fefe), MDR: ee CR: 00001000
IR: DECODING (772) Micro(0): 001000000000000000000000110000000000100000000000
MDR_LOAD OP0S(MDRout) IMMS(IMM10) OP0(238) loadneg: 0 
ALUout(238) loadneg: 0 
loadneg: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:5, 1:6, tgt:2
ALU: 0:MDRout(ee) 1:REGR0(0) func: out:ee
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 765.EXEC(7).1, PC: 13c, SP: 0, BP: 0 MAR: 13a(fefe), MDR: ee CR: 00001000
IR: ldi (772) - (0000011101110010), Micro(128): 000100000000000010100000010000000000000000000000
REGWS(TGT) OP0S(MDRout) IRimm(65500) MDRin(65500) loadneg: 0 
loadneg: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:5, 1:6, tgt:2
ALU: 0:MDRout(ee) 1:REGR0(0) func: out:ee
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 766.EXEC(7).0, PC: 13c, SP: 0, BP: 0 MAR: 13a(fefe), MDR: ee CR: 00001000
IR: ldi (772) - (0000011101110010), Micro(128): 000100000000000010100000010000000000000000000000
REGWS(TGT) OP0S(MDRout) loadneg: 0 
loadneg: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:5, 1:6, tgt:2
ALU: 0:MDRout(ee) 1:REGR0(0) func: out:ee
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
REG2 <- ee
MAR <- 13c
PC++
IR <- b40a
-------------------------------------------------------------------------
Tick: 769.DECODE(3).1, PC: 13e, SP: 0, BP: 0 MAR: 13c(b40a), MDR: ee CR: 00001000
IR: stw.b (b40a) - (1011010000001010), Micro(26): 000000000000000000000000000000000000000000000000
REGR1(0) OP0(0) loadneg: 0 
ALUout(0) loadneg: 0 
loadneg: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:1, tgt:2
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 770.DECODE(3).0, PC: 13e, SP: 0, BP: 0 MAR: 13c(fefe), MDR: ee CR: 00001000
IR: DECODING (b40a) Micro(26): 000000000000000000000000000000000000000000000000
loadneg: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:1, tgt:2
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 771.READ(5).1, PC: 13e, SP: 0, BP: 0 MAR: 13c(fefe), MDR: ee CR: 00001000
IR: stw.b (b40a) - (1011010000001010), Micro(90): 100000001000100100000000000010000000000000000000
MAR_LOAD REGR0S(ARG0) REGR1S(ARG1) OP1S(REGR1) REGR1(350) OP1(350) loadneg: 0 
ALUout(350) loadneg: 0 
loadneg: 0 
Stable after 3 vcycles.
regfile: r0:ARG0, r1:ARG1, w:REG0
args: 0:0, 1:1, tgt:2
ALU: 0:REGR0(0) 1:REGR1(15e) func: out:15e
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
MAR <- 15e
-------------------------------------------------------------------------
Tick: 772.READ(5).0, PC: 13e, SP: 0, BP: 0 MAR: 15e(fefe), MDR: ee CR: 00001000
IR: stw.b (b40a) - (1011010000001010), Micro(90): 100000001000100100000000000010000000000000000000
MAR_LOAD REGR0S(ARG0) REGR1S(ARG1) OP1S(REGR1) loadneg: 0 
loadneg: 0 
Stable after 2 vcycles.
regfile: r0:ARG0, r1:ARG1, w:REG0
args: 0:0, 1:1, tgt:2
ALU: 0:REGR0(0) 1:REGR1(15e) func: out:15e
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 773.EXEC(7).1, PC: 13e, SP: 0, BP: 0 MAR: 15e(fefe), MDR: ee CR: 00001000
IR: stw.b (b40a) - (1011010000001010), Micro(154): 001010001010000000001000000010000000000000000000
MDR_LOAD REGR0S(TGT) MDRS(ALUout) OP1S(REGR1) REGR0(238) REGR1(0) OP0(238) OP1(0) MDRin(350) loadneg: 0 
ALUout(238) MDRin(238) loadneg: 0 
loadneg: 0 
Stable after 3 vcycles.
regfile: r0:TGT, r1:REG0, w:REG0
args: 0:0, 1:1, tgt:2
ALU: 0:REGR0(ee) 1:REGR1(0) func: out:ee
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
MDR <- 00ee
-------------------------------------------------------------------------
Tick: 774.EXEC(7).0, PC: 13e, SP: 0, BP: 0 MAR: 15e(fefe), MDR: ee CR: 00001000
IR: stw.b (b40a) - (1011010000001010), Micro(154): 001010001010000000001000000010000000000000000000
MDR_LOAD REGR0S(TGT) MDRS(ALUout) OP1S(REGR1) loadneg: 0 
loadneg: 0 
Stable after 2 vcycles.
regfile: r0:TGT, r1:REG0, w:REG0
args: 0:0, 1:1, tgt:2
ALU: 0:REGR0(ee) 1:REGR1(0) func: out:ee
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
RAM[15e] <- ee
MAR <- 13e
PC++
IR <- b20b
-------------------------------------------------------------------------
Tick: 777.DECODE(3).1, PC: 140, SP: 0, BP: 0 MAR: 13e(b20b), MDR: ee CR: 00001000
IR: ldb.b (b20b) - (1011001000001011), Micro(25): 000000000000000000000000000000000000000000000000
REGR1(0) OP0(0) loadneg: 0 
ALUout(0) loadneg: 0 
loadneg: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:1, tgt:3
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 778.DECODE(3).0, PC: 140, SP: 0, BP: 0 MAR: 13e(fefe), MDR: ee CR: 00001000
IR: DECODING (b20b) Micro(25): 000000000000000000000000000000000000000000000000
loadneg: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:1, tgt:3
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 779.READ(5).1, PC: 140, SP: 0, BP: 0 MAR: 13e(fefe), MDR: ee CR: 00001000
IR: ldb.b (b20b) - (1011001000001011), Micro(89): 100000001000100100000000000010000000000000000000
MAR_LOAD REGR0S(ARG0) REGR1S(ARG1) OP1S(REGR1) REGR1(350) OP1(350) loadneg: 0 
ALUout(350) loadneg: 0 
loadneg: 0 
Stable after 3 vcycles.
regfile: r0:ARG0, r1:ARG1, w:REG0
args: 0:0, 1:1, tgt:3
ALU: 0:REGR0(0) 1:REGR1(15e) func: out:15e
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
MAR <- 15e
-------------------------------------------------------------------------
Tick: 780.READ(5).0, PC: 140, SP: 0, BP: 0 MAR: 15e(fefe), MDR: ee CR: 00001000
IR: ldb.b (b20b) - (1011001000001011), Micro(89): 100000001000100100000000000010000000000000000000
MAR_LOAD REGR0S(ARG0) REGR1S(ARG1) OP1S(REGR1) loadneg: 0 
loadneg: 0 
Stable after 2 vcycles.
regfile: r0:ARG0, r1:ARG1, w:REG0
args: 0:0, 1:1, tgt:3
ALU: 0:REGR0(0) 1:REGR1(15e) func: out:15e
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 781.EXEC(7).1, PC: 140, SP: 0, BP: 0 MAR: 15e(fefe), MDR: ee CR: 00001000
IR: ldb.b (b20b) - (1011001000001011), Micro(153): 001100010000000010100100010000000000000000001000
MDR_LOAD BE RE REGWS(TGT) MDRS(RAMout) OP0S(MDRout) RAM 16b: ee, RAMout: 0REGR1(0) OP0(238) OP1(0) MDRin(0) loadneg: 0 
ALUout(238) RAM 16b: ee, RAMout: 0loadneg: 0 
RAM 16b: ee, RAMout: 0loadneg: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:0, 1:1, tgt:3
ALU: 0:MDRout(ee) 1:REGR0(0) func: out:ee
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
MDR <- 0000
-------------------------------------------------------------------------
Tick: 782.EXEC(7).0, PC: 140, SP: 0, BP: 0 MAR: 15e(0), MDR: 0 CR: 00001000
IR: ldb.b (b20b) - (1011001000001011), Micro(153): 001100010000000010100100010000000000000000001000
MDR_LOAD BE RE REGWS(TGT) MDRS(RAMout) OP0S(MDRout) RAM 16b: ee, RAMout: 0OP0(0) loadneg: 0 
ALUout(0) RAM 16b: ee, RAMout: 0loadneg: 0 
RAM 16b: ee, RAMout: 0loadneg: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:0, 1:1, tgt:3
ALU: 0:MDRout(0) 1:REGR0(0) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
REG3 <- 0
MAR <- 140
PC++
IR <- 9e99
-------------------------------------------------------------------------
Tick: 785.DECODE(3).1, PC: 142, SP: 0, BP: 0 MAR: 140(9e99), MDR: 0 CR: 00001000
IR: addskp.z (9e99) - (1001111010011001), Micro(15): 000100001000100110100000000010010011000000000000
COND_CHK REGR0S(ARG0) REGR1S(ARG1) REGWS(TGT) OP1S(REGR1) ALUS(SUB) REGR0(238) REGR1(0) OP0(238) loadneg: 0 
ALUout(238) loadneg: 0 
loadneg: 0 
Stable after 3 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:2, 1:3, tgt:1
ALU: 0:REGR0(ee) 1:REGR1(0) func: out:ee
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 786.DECODE(3).0, PC: 142, SP: 0, BP: 0 MAR: 140(fefe), MDR: 0 CR: 00001000
IR: DECODING (9e99) Micro(15): 000100001000100110100000000010010011000000000000
COND_CHK REGR0S(ARG0) REGR1S(ARG1) REGWS(TGT) OP1S(REGR1) ALUS(SUB) loadneg: 0 
loadneg: 0 
Stable after 2 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:2, 1:3, tgt:1
ALU: 0:REGR0(ee) 1:REGR1(0) func: out:ee
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
REG1 <- ee
MAR <- 142
PC++
IR <- 200e
-------------------------------------------------------------------------
Tick: 789.DECODE(3).1, PC: 144, SP: 0, BP: 0 MAR: 142(200e), MDR: 0 CR: 00001000
IR: br (200e) - (0010000000001110), Micro(1): 001000000000000000000001000000000000100000000000
MDR_LOAD IMMS(IMM13) IRimm(14) REGR1(0) OP0(0) MDRin(14) loadneg: 0 
ALUout(0) loadneg: 0 
loadneg: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:1, tgt:6
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
MDR <- 000e
-------------------------------------------------------------------------
Tick: 790.DECODE(3).0, PC: 144, SP: 0, BP: 0 MAR: 142(fefe), MDR: e CR: 00001000
IR: DECODING (200e) Micro(1): 001000000000000000000001000000000000100000000000
MDR_LOAD IMMS(IMM13) loadneg: 0 
loadneg: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:1, tgt:6
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 791.EXEC(7).1, PC: 144, SP: 0, BP: 0 MAR: 142(fefe), MDR: e CR: 00001000
IR: br (200e) - (0010000000001110), Micro(129): 000100000111000001110000010000000000000000000000
REGR0S(PC) REGWS(PC) OP0S(MDRout) IRimm(3) REGR0(324) OP0(14) OP1(324) MDRin(3) loadneg: 0 
ALUout(338) loadneg: 0 
loadneg: 0 
Stable after 3 vcycles.
regfile: r0:PC, r1:REG0, w:PC
args: 0:0, 1:1, tgt:6
ALU: 0:MDRout(e) 1:REGR0(144) func: out:152
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 792.EXEC(7).0, PC: 144, SP: 0, BP: 0 MAR: 142(fefe), MDR: e CR: 00001000
IR: br (200e) - (0010000000001110), Micro(129): 000100000111000001110000010000000000000000000000
REGR0S(PC) REGWS(PC) OP0S(MDRout) loadneg: 0 
loadneg: 0 
Stable after 2 vcycles.
regfile: r0:PC, r1:REG0, w:PC
args: 0:0, 1:1, tgt:6
ALU: 0:MDRout(e) 1:REGR0(144) func: out:152
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
PC <- 152
MAR <- 152
PC++
IR <- c03
-------------------------------------------------------------------------
Tick: 795.DECODE(3).1, PC: 154, SP: 0, BP: 0 MAR: 152(c03), MDR: e CR: 00001000
IR: ldi (c03) - (0000110000000011), Micro(0): 001000000000000000000000110000000000100000000000
MDR_LOAD OP0S(MDRout) IMMS(IMM10) IRimm(384) REGR1(0) OP0(14) MDRin(384) loadneg: 0 
ALUout(14) loadneg: 0 
loadneg: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:0, tgt:3
ALU: 0:MDRout(e) 1:REGR0(0) func: out:e
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
MDR <- 0180
-------------------------------------------------------------------------
Tick: 796.DECODE(3).0, PC: 154, SP: 0, BP: 0 MAR: 152(fefe), MDR: 180 CR: 00001000
IR: DECODING (c03) Micro(0): 001000000000000000000000110000000000100000000000
MDR_LOAD OP0S(MDRout) IMMS(IMM10) OP0(384) loadneg: 0 
ALUout(384) loadneg: 0 
loadneg: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:0, tgt:3
ALU: 0:MDRout(180) 1:REGR0(0) func: out:180
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 797.EXEC(7).1, PC: 154, SP: 0, BP: 0 MAR: 152(fefe), MDR: 180 CR: 00001000
IR: ldi (c03) - (0000110000000011), Micro(128): 000100000000000010100000010000000000000000000000
REGWS(TGT) OP0S(MDRout) IRimm(0) MDRin(0) loadneg: 0 
loadneg: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:0, 1:0, tgt:3
ALU: 0:MDRout(180) 1:REGR0(0) func: out:180
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 798.EXEC(7).0, PC: 154, SP: 0, BP: 0 MAR: 152(fefe), MDR: 180 CR: 00001000
IR: ldi (c03) - (0000110000000011), Micro(128): 000100000000000010100000010000000000000000000000
REGWS(TGT) OP0S(MDRout) loadneg: 0 
loadneg: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:0, 1:0, tgt:3
ALU: 0:MDRout(180) 1:REGR0(0) func: out:180
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
REG3 <- 180
MAR <- 154
PC++
IR <- bdfe
-------------------------------------------------------------------------
Tick: 801.DECODE(3).1, PC: 156, SP: 0, BP: 0 MAR: 154(bdfe), MDR: 180 CR: 00001000
IR: addhi (bdfe) - (1011110111111110), Micro(30): 001000000000000000000010000000000000100000000000
MDR_LOAD IMMS(IMM7u) IRimm(127) REGR1(0) OP0(0) MDRin(127) loadneg: 0 
ALUout(0) loadneg: 0 
loadneg: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:7, 1:7, tgt:6
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
MDR <- 007f
-------------------------------------------------------------------------
Tick: 802.DECODE(3).0, PC: 156, SP: 0, BP: 0 MAR: 154(fefe), MDR: 7f CR: 00001000
IR: DECODING (bdfe) Micro(30): 001000000000000000000010000000000000100000000000
MDR_LOAD IMMS(IMM7u) loadneg: 0 
loadneg: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:7, 1:7, tgt:6
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 803.EXEC(7).1, PC: 156, SP: 0, BP: 0 MAR: 154(fefe), MDR: 7f CR: 00001000
IR: addhi (bdfe) - (1011110111111110), Micro(158): 000100000000101110110000010010001100000000000000
REGR1S(TGT2) REGWS(TGT2) OP0S(MDRout) OP1S(REGR1) ALUS(LT) IRimm(65535) REGR1(384) OP0(127) OP1(384) MDRin(65535) loadneg: 0 
ALUout(65408) loadneg: 0 
loadneg: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:TGT2, w:TGT2
args: 0:7, 1:7, tgt:6
ALU: 0:MDRout(7f) 1:REGR1(180) func: out:ff80
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 804.EXEC(7).0, PC: 156, SP: 0, BP: 0 MAR: 154(fefe), MDR: 7f CR: 00001000
IR: addhi (bdfe) - (1011110111111110), Micro(158): 000100000000101110110000010010001100000000000000
REGR1S(TGT2) REGWS(TGT2) OP0S(MDRout) OP1S(REGR1) ALUS(LT) loadneg: 0 
loadneg: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:TGT2, w:TGT2
args: 0:7, 1:7, tgt:6
ALU: 0:MDRout(7f) 1:REGR1(180) func: out:ff80
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
REG3 <- ff80
MAR <- 156
PC++
IR <- 7fd
-------------------------------------------------------------------------
Tick: 807.DECODE(3).1, PC: 158, SP: 0, BP: 0 MAR: 156(7fd), MDR: 7f CR: 00001000
IR: ldi (7fd) - (0000011111111101), Micro(0): 001000000000000000000000110000000000100000000000
MDR_LOAD OP0S(MDRout) IMMS(IMM10) IRimm(255) REGR1(0) OP0(127) MDRin(255) loadneg: 0 
ALUout(127) loadneg: 0 
loadneg: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:7, 1:7, tgt:5
ALU: 0:MDRout(7f) 1:REGR0(0) func: out:7f
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
MDR <- 00ff
-------------------------------------------------------------------------
Tick: 808.DECODE(3).0, PC: 158, SP: 0, BP: 0 MAR: 156(fefe), MDR: ff CR: 00001000
IR: DECODING (7fd) Micro(0): 001000000000000000000000110000000000100000000000
MDR_LOAD OP0S(MDRout) IMMS(IMM10) OP0(255) loadneg: 0 
ALUout(255) loadneg: 0 
loadneg: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:7, 1:7, tgt:5
ALU: 0:MDRout(ff) 1:REGR0(0) func: out:ff
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 809.EXEC(7).1, PC: 158, SP: 0, BP: 0 MAR: 156(fefe), MDR: ff CR: 00001000
IR: ldi (7fd) - (0000011111111101), Micro(128): 000100000000000010100000010000000000000000000000
REGWS(TGT) OP0S(MDRout) IRimm(65535) MDRin(65535) loadneg: 0 
loadneg: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:7, 1:7, tgt:5
ALU: 0:MDRout(ff) 1:REGR0(0) func: out:ff
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 810.EXEC(7).0, PC: 158, SP: 0, BP: 0 MAR: 156(fefe), MDR: ff CR: 00001000
IR: ldi (7fd) - (0000011111111101), Micro(128): 000100000000000010100000010000000000000000000000
REGWS(TGT) OP0S(MDRout) loadneg: 0 
loadneg: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:7, 1:7, tgt:5
ALU: 0:MDRout(ff) 1:REGR0(0) func: out:ff
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
BP <- ff
MAR <- 158
PC++
IR <- b41d
-------------------------------------------------------------------------
Tick: 813.DECODE(3).1, PC: 15a, SP: 0, BP: ff MAR: 158(b41d), MDR: ff CR: 00001000
IR: stw.b (b41d) - (1011010000011101), Micro(26): 000000000000000000000000000000000000000000000000
REGR1(0) OP0(0) loadneg: 0 
ALUout(0) loadneg: 0 
loadneg: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:3, tgt:5
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 814.DECODE(3).0, PC: 15a, SP: 0, BP: ff MAR: 158(fefe), MDR: ff CR: 00001000
IR: DECODING (b41d) Micro(26): 000000000000000000000000000000000000000000000000
loadneg: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:3, tgt:5
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 815.READ(5).1, PC: 15a, SP: 0, BP: ff MAR: 158(fefe), MDR: ff CR: 00001000
IR: stw.b (b41d) - (1011010000011101), Micro(90): 100000001000100100000000000010000000000000000000
MAR_LOAD REGR0S(ARG0) REGR1S(ARG1) OP1S(REGR1) REGR1(65408) OP1(65408) loadneg: 0 
ALUout(65408) loadneg: 0 
loadneg: 0 
Stable after 3 vcycles.
regfile: r0:ARG0, r1:ARG1, w:REG0
args: 0:0, 1:3, tgt:5
ALU: 0:REGR0(0) 1:REGR1(ff80) func: out:ff80
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
MAR <- ff80
-------------------------------------------------------------------------
Tick: 816.READ(5).0, PC: 15a, SP: 0, BP: ff MAR: ff80(fefe), MDR: ff CR: 00001000
IR: stw.b (b41d) - (1011010000011101), Micro(90): 100000001000100100000000000010000000000000000000
MAR_LOAD REGR0S(ARG0) REGR1S(ARG1) OP1S(REGR1) loadneg: 0 
loadneg: 0 
Stable after 2 vcycles.
regfile: r0:ARG0, r1:ARG1, w:REG0
args: 0:0, 1:3, tgt:5
ALU: 0:REGR0(0) 1:REGR1(ff80) func: out:ff80
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 817.EXEC(7).1, PC: 15a, SP: 0, BP: ff MAR: ff80(fefe), MDR: ff CR: 00001000
IR: stw.b (b41d) - (1011010000011101), Micro(154): 001010001010000000001000000010000000000000000000
MDR_LOAD REGR0S(TGT) MDRS(ALUout) OP1S(REGR1) REGR0(255) REGR1(0) OP0(255) OP1(0) MDRin(65408) loadneg: 0 
ALUout(255) MDRin(255) loadneg: 0 
loadneg: 0 
Stable after 3 vcycles.
regfile: r0:TGT, r1:REG0, w:REG0
args: 0:0, 1:3, tgt:5
ALU: 0:REGR0(ff) 1:REGR1(0) func: out:ff
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
MDR <- 00ff
-------------------------------------------------------------------------
Tick: 818.EXEC(7).0, PC: 15a, SP: 0, BP: ff MAR: ff80(fefe), MDR: ff CR: 00001000
IR: stw.b (b41d) - (1011010000011101), Micro(154): 001010001010000000001000000010000000000000000000
MDR_LOAD REGR0S(TGT) MDRS(ALUout) OP1S(REGR1) loadneg: 0 
loadneg: 0 
Stable after 2 vcycles.
regfile: r0:TGT, r1:REG0, w:REG0
args: 0:0, 1:3, tgt:5
ALU: 0:REGR0(ff) 1:REGR1(0) func: out:ff
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
RAM[ff80] <- ff
MAR <- 15a
PC++
IR <- fe00
HALT: encountered halt instruction.

-------DSECTION--------
----------------------------REGISTERS-----------------------
R0: 0000
R1: 00ee
R2: 00ee
R3: ff80
R4: 000a
R5: 00ff
R6: 0000
R7: 015c
CR: 0000000000001000 (8)
----------------------------SYSREGS-----------------------
MAR: 015a
MDR: 00ff
IR: fe00
