#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2009.vpi";
S_0x5e36157fe6a0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x5e361579c440 .scope module, "thiele_cpu_isomorphism_tb" "thiele_cpu_isomorphism_tb" 3 6;
 .timescale -9 -12;
P_0x5e36157ff690 .param/l "OPCODE_ADD" 1 4 20, C4<00010011>;
P_0x5e36157ff6d0 .param/l "OPCODE_CALL" 1 4 24, C4<00010111>;
P_0x5e36157ff710 .param/l "OPCODE_CHSH_TRIAL" 1 4 26, C4<00001001>;
P_0x5e36157ff750 .param/l "OPCODE_EMIT" 1 4 31, C4<00001110>;
P_0x5e36157ff790 .param/l "OPCODE_HALT" 1 4 34, C4<11111111>;
P_0x5e36157ff7d0 .param/l "OPCODE_JNEZ" 1 4 23, C4<00010110>;
P_0x5e36157ff810 .param/l "OPCODE_JUMP" 1 4 22, C4<00010101>;
P_0x5e36157ff850 .param/l "OPCODE_LASSERT" 1 4 12, C4<00000011>;
P_0x5e36157ff890 .param/l "OPCODE_LJOIN" 1 4 13, C4<00000100>;
P_0x5e36157ff8d0 .param/l "OPCODE_LOAD" 1 4 18, C4<00010001>;
P_0x5e36157ff910 .param/l "OPCODE_LOAD_IMM" 1 4 17, C4<00001000>;
P_0x5e36157ff950 .param/l "OPCODE_MDLACC" 1 4 14, C4<00000101>;
P_0x5e36157ff990 .param/l "OPCODE_ORACLE_HALTS" 1 4 33, C4<00010000>;
P_0x5e36157ff9d0 .param/l "OPCODE_PDISCOVER" 1 4 15, C4<00000110>;
P_0x5e36157ffa10 .param/l "OPCODE_PMERGE" 1 4 11, C4<00000010>;
P_0x5e36157ffa50 .param/l "OPCODE_PNEW" 1 4 9, C4<00000000>;
P_0x5e36157ffa90 .param/l "OPCODE_PSPLIT" 1 4 10, C4<00000001>;
P_0x5e36157ffad0 .param/l "OPCODE_RET" 1 4 25, C4<00011000>;
P_0x5e36157ffb10 .param/l "OPCODE_REVEAL" 1 4 32, C4<00001111>;
P_0x5e36157ffb50 .param/l "OPCODE_STORE" 1 4 19, C4<00010010>;
P_0x5e36157ffb90 .param/l "OPCODE_SUB" 1 4 21, C4<00010100>;
P_0x5e36157ffbd0 .param/l "OPCODE_XFER" 1 4 16, C4<00000111>;
P_0x5e36157ffc10 .param/l "OPCODE_XOR_ADD" 1 4 28, C4<00001011>;
P_0x5e36157ffc50 .param/l "OPCODE_XOR_LOAD" 1 4 27, C4<00001010>;
P_0x5e36157ffc90 .param/l "OPCODE_XOR_RANK" 1 4 30, C4<00001101>;
P_0x5e36157ffcd0 .param/l "OPCODE_XOR_SWAP" 1 4 29, C4<00001100>;
v0x5e3615825180_0 .net *"_ivl_3", 29 0, L_0x5e361583aee0;  1 drivers
v0x5e3615825280_0 .net "bianchi_alarm", 0 0, L_0x5e3615827d20;  1 drivers
v0x5e3615825370_0 .net "cert_addr", 31 0, L_0x5e36158289c0;  1 drivers
v0x5e3615825470_0 .var "clk", 0 0;
v0x5e3615825510 .array "data_memory", 255 0, 31 0;
v0x5e3615825600_0 .net "error_code", 31 0, L_0x5e3615828b10;  1 drivers
v0x5e36158256a0_0 .var/i "i", 31 0;
v0x5e3615825740_0 .net "info_gain", 31 0, L_0x5e3615828ca0;  1 drivers
v0x5e3615825830 .array "instr_memory", 255 0, 31 0;
v0x5e3615825960_0 .var "logic_ack", 0 0;
v0x5e3615825a30_0 .net "logic_addr", 31 0, L_0x5e36158392a0;  1 drivers
v0x5e3615825b00_0 .var "logic_data", 31 0;
v0x5e3615825bd0_0 .net "logic_req", 0 0, L_0x5e3615828eb0;  1 drivers
v0x5e3615825ca0_0 .net "mem_addr", 31 0, L_0x5e36158394d0;  1 drivers
L_0x7d9abe77a2a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5e3615825d70_0 .net "mem_en", 0 0, L_0x7d9abe77a2a0;  1 drivers
v0x5e3615825e40_0 .var "mem_rdata", 31 0;
L_0x7d9abe77a210 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5e3615825f10_0 .net "mem_wdata", 31 0, L_0x7d9abe77a210;  1 drivers
L_0x7d9abe77a258 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5e3615825fe0_0 .net "mem_we", 0 0, L_0x7d9abe77a258;  1 drivers
v0x5e36158260b0_0 .net "mu", 31 0, L_0x5e3615828df0;  1 drivers
v0x5e3615826180_0 .net "mu_tensor_0", 31 0, L_0x5e3615826a90;  1 drivers
v0x5e3615826250_0 .net "mu_tensor_1", 31 0, L_0x5e3615826e20;  1 drivers
v0x5e3615826320_0 .net "mu_tensor_2", 31 0, L_0x5e36158271e0;  1 drivers
v0x5e36158263f0_0 .net "mu_tensor_3", 31 0, L_0x5e3615827550;  1 drivers
v0x5e36158264c0_0 .net "pc", 31 0, L_0x5e36158283d0;  1 drivers
v0x5e3615826590_0 .var "rst_n", 0 0;
v0x5e3615826630_0 .net "status", 31 0, L_0x5e3615828a30;  1 drivers
E_0x5e36157460a0 .event anyedge, v0x5e3615823c60_0, v0x5e3615822a90_0;
L_0x5e361583adf0 .array/port v0x5e3615825830, L_0x5e361583aee0;
L_0x5e361583aee0 .part L_0x5e36158283d0, 2, 30;
S_0x5e36157a07d0 .scope module, "dut" "thiele_cpu" 3 33, 5 62 0, S_0x5e361579c440;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /OUTPUT 32 "cert_addr";
    .port_info 3 /OUTPUT 32 "status";
    .port_info 4 /OUTPUT 32 "error_code";
    .port_info 5 /OUTPUT 32 "partition_ops";
    .port_info 6 /OUTPUT 32 "mdl_ops";
    .port_info 7 /OUTPUT 32 "info_gain";
    .port_info 8 /OUTPUT 32 "mu";
    .port_info 9 /OUTPUT 32 "mu_tensor_0";
    .port_info 10 /OUTPUT 32 "mu_tensor_1";
    .port_info 11 /OUTPUT 32 "mu_tensor_2";
    .port_info 12 /OUTPUT 32 "mu_tensor_3";
    .port_info 13 /OUTPUT 1 "bianchi_alarm";
    .port_info 14 /OUTPUT 32 "mem_addr";
    .port_info 15 /OUTPUT 32 "mem_wdata";
    .port_info 16 /INPUT 32 "mem_rdata";
    .port_info 17 /OUTPUT 1 "mem_we";
    .port_info 18 /OUTPUT 1 "mem_en";
    .port_info 19 /OUTPUT 1 "logic_req";
    .port_info 20 /OUTPUT 32 "logic_addr";
    .port_info 21 /INPUT 1 "logic_ack";
    .port_info 22 /INPUT 32 "logic_data";
    .port_info 23 /INPUT 32 "instr_data";
    .port_info 24 /OUTPUT 32 "pc";
P_0x5e36157ffd20 .param/l "ALU_CTX_MDLACC" 1 5 344, C4<00000001>;
P_0x5e36157ffd60 .param/l "ALU_CTX_ORACLE" 1 5 347, C4<00000100>;
P_0x5e36157ffda0 .param/l "ALU_CTX_PDISCOVER1" 1 5 345, C4<00000010>;
P_0x5e36157ffde0 .param/l "ALU_CTX_PDISCOVER2" 1 5 346, C4<00000011>;
P_0x5e36157ffe20 .param/l "ANGLE_DEFECT_CURVATURE" 1 5 166, C4<00000000000000000000001100010100>;
P_0x5e36157ffe60 .param/l "CHECK_LRAT" 1 5 167, C4<00000000000000000000000000000001>;
P_0x5e36157ffea0 .param/l "CHSH" 1 5 160, C4<00000000000000100000000000000000>;
P_0x5e36157ffee0 .param/l "CONFIG" 1 5 157, C4<11111110>;
P_0x5e36157fff20 .param/l "CSR_CERT_ADDR" 1 5 143, C4<00000000>;
P_0x5e36157fff60 .param/l "CSR_ERROR" 1 5 145, C4<00000010>;
P_0x5e36157fffa0 .param/l "CSR_INFO_GAIN" 1 5 148, C4<00000101>;
P_0x5e36157fffe0 .param/l "CSR_MDL_OPS" 1 5 147, C4<00000100>;
P_0x5e3615800020 .param/l "CSR_PARTITION_OPS" 1 5 146, C4<00000011>;
P_0x5e3615800060 .param/l "CSR_STATUS" 1 5 144, C4<00000001>;
P_0x5e36158000a0 .param/l "D_MU" 1 5 161, C4<00000000000000000000000000000001>;
P_0x5e36158000e0 .param/l "ENERGY_KB_LN2" 1 5 153, C4<00000000000000000000011000100111>;
P_0x5e3615800120 .param/l "EXECUTE_INSTRUCTION" 1 5 158, C4<11101110>;
P_0x5e3615800160 .param/l "HASH_MUL_CONST" 1 5 152, C4<01001110011001111100011010100111>;
P_0x5e36158001a0 .param/l "INFORMATION_GAIN" 1 5 162, C4<00000000000000000001000000000000>;
P_0x5e36158001e0 .param/l "LEDGER_ENTRIES" 1 5 163, C4<00000000000000000000000000010000>;
P_0x5e3615800220 .param/l "LOG2_NAT_MAX" 1 5 177, C4<00000000000000000000000000100000>;
P_0x5e3615800260 .param/l "MAX_MU" 1 5 140, C4<11111111111111111111111111111111>;
P_0x5e36158002a0 .param/l "MODULE_NEIGHBORS_COMPLETE" 1 5 164, C4<00000000000000000000000000000001>;
P_0x5e36158002e0 .param/l "MODULE_STRUCTURAL_MASS" 1 5 165, C4<00000000000000000000000100000000>;
P_0x5e3615800320 .param/l "MODULUS" 1 5 159, C4<00000000000000010000000000000000>;
P_0x5e3615800360 .param/l "MUCOST" 1 5 168, C4<00000000000000000000000000000001>;
P_0x5e36158003a0 .param/l "NUM_MODULES" 1 5 137, +C4<00000000000000000000000001000000>;
P_0x5e36158003e0 .param/l "OPCODE_ADD" 1 5 121, C4<00010011>;
P_0x5e3615800420 .param/l "OPCODE_CALL" 1 5 125, C4<00010111>;
P_0x5e3615800460 .param/l "OPCODE_CHSH_TRIAL" 1 5 111, C4<00001001>;
P_0x5e36158004a0 .param/l "OPCODE_EMIT" 1 5 116, C4<00001110>;
P_0x5e36158004e0 .param/l "OPCODE_HALT" 1 5 127, C4<11111111>;
P_0x5e3615800520 .param/l "OPCODE_JNEZ" 1 5 124, C4<00010110>;
P_0x5e3615800560 .param/l "OPCODE_JUMP" 1 5 123, C4<00010101>;
P_0x5e36158005a0 .param/l "OPCODE_LASSERT" 1 5 105, C4<00000011>;
P_0x5e36158005e0 .param/l "OPCODE_LJOIN" 1 5 106, C4<00000100>;
P_0x5e3615800620 .param/l "OPCODE_LOAD" 1 5 119, C4<00010001>;
P_0x5e3615800660 .param/l "OPCODE_LOAD_IMM" 1 5 110, C4<00001000>;
P_0x5e36158006a0 .param/l "OPCODE_MDLACC" 1 5 107, C4<00000101>;
P_0x5e36158006e0 .param/l "OPCODE_ORACLE_HALTS" 1 5 118, C4<00010000>;
P_0x5e3615800720 .param/l "OPCODE_PDISCOVER" 1 5 108, C4<00000110>;
P_0x5e3615800760 .param/l "OPCODE_PMERGE" 1 5 104, C4<00000010>;
P_0x5e36158007a0 .param/l "OPCODE_PNEW" 1 5 102, C4<00000000>;
P_0x5e36158007e0 .param/l "OPCODE_PSPLIT" 1 5 103, C4<00000001>;
P_0x5e3615800820 .param/l "OPCODE_RET" 1 5 126, C4<00011000>;
P_0x5e3615800860 .param/l "OPCODE_REVEAL" 1 5 117, C4<00001111>;
P_0x5e36158008a0 .param/l "OPCODE_STORE" 1 5 120, C4<00010010>;
P_0x5e36158008e0 .param/l "OPCODE_SUB" 1 5 122, C4<00010100>;
P_0x5e3615800920 .param/l "OPCODE_XFER" 1 5 109, C4<00000111>;
P_0x5e3615800960 .param/l "OPCODE_XOR_ADD" 1 5 113, C4<00001011>;
P_0x5e36158009a0 .param/l "OPCODE_XOR_LOAD" 1 5 112, C4<00001010>;
P_0x5e36158009e0 .param/l "OPCODE_XOR_RANK" 1 5 115, C4<00001101>;
P_0x5e3615800a20 .param/l "OPCODE_XOR_SWAP" 1 5 114, C4<00001100>;
P_0x5e3615800a60 .param/l "PRIMITIVE" 1 5 170, C4<00000000000000000000000000000001>;
P_0x5e3615800aa0 .param/l "PROBLEM" 1 5 155, C4<00000000000000000000000000000001>;
P_0x5e3615800ae0 .param/l "PROBLEMCLASS" 1 5 171, C4<00000000000000000000000000000011>;
P_0x5e3615800b20 .param/l "PR_BOX" 1 5 169, C4<00000000000001000000000000000000>;
P_0x5e3615800b60 .param/l "REFINE_PARTITION" 1 5 172, C4<00000000000000000000000000000010>;
P_0x5e3615800ba0 .param/l "REGION_SIZE" 1 5 138, +C4<00000000000000000000010000000000>;
P_0x5e3615800be0 .param/l "REVERSIBLE" 1 5 173, C4<00000000000000000000000000000001>;
P_0x5e3615800c20 .param/l "STATE_ALU_WAIT" 1 5 336, C4<0111>;
P_0x5e3615800c60 .param/l "STATE_ALU_WAIT2" 1 5 337, C4<1000>;
P_0x5e3615800ca0 .param/l "STATE_COMPLETE" 1 5 335, C4<0110>;
P_0x5e3615800ce0 .param/l "STATE_DECODE" 1 5 331, C4<0001>;
P_0x5e3615800d20 .param/l "STATE_EXECUTE" 1 5 332, C4<0010>;
P_0x5e3615800d60 .param/l "STATE_FETCH" 1 5 330, C4<0000>;
P_0x5e3615800da0 .param/l "STATE_HALT" 1 5 341, C4<1100>;
P_0x5e3615800de0 .param/l "STATE_LOGIC" 1 5 334, C4<0100>;
P_0x5e3615800e20 .param/l "STATE_MEMORY" 1 5 333, C4<0011>;
P_0x5e3615800e60 .param/l "STATE_PDISCOVER_ARM2" 1 5 340, C4<1011>;
P_0x5e3615800ea0 .param/l "STATE_PDISCOVER_LAUNCH2" 1 5 339, C4<1010>;
P_0x5e3615800ee0 .param/l "STATE_RECEIPT_HOLD" 1 5 338, C4<1001>;
P_0x5e3615800f20 .param/l "SYMBOL" 1 5 174, C4<00000000000000000000000000000100>;
P_0x5e3615800f60 .param/l "TAU_MU" 1 5 154, C4<00000000000000010000000000000000>;
P_0x5e3615800fa0 .param/l "TOTAL_MU_COST" 1 5 175, C4<11111111111111111111111111111111>;
P_0x5e3615800fe0 .param/l "TRIAL" 1 5 156, C4<00001001>;
P_0x5e3615801020 .param/l "TSIRELSON_BOUND" 1 5 151, C4<00000000000000101101010000011001>;
P_0x5e3615801060 .param/l "VM_APPLY" 1 5 176, C4<00000000000000000000000000000101>;
L_0x5e36157c4500 .functor BUFZ 32, v0x5e3615821a40_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5e36157b81d0 .functor BUFZ 32, v0x5e3615821a40_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5e36157aecd0 .functor BUFZ 1, v0x5e36158246f0_0, C4<0>, C4<0>, C4<0>;
L_0x5e3615722dd0 .functor BUFZ 1, v0x5e3615823610_0, C4<0>, C4<0>, C4<0>;
L_0x5e36157fca70 .functor BUFZ 1, v0x5e361581b930_0, C4<0>, C4<0>, C4<0>;
L_0x5e3615827690 .functor BUFZ 256, v0x5e3615814810_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x5e36158268f0 .functor BUFZ 1, L_0x5e361583a0a0, C4<0>, C4<0>, C4<0>;
L_0x5e36158282c0 .functor BUFZ 64, L_0x5e361583acc0, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
L_0x5e36158283d0 .functor BUFZ 32, v0x5e3615823160_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5e3615828490 .functor BUFZ 32, L_0x5e361583adf0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5e36158289c0 .functor BUFZ 32, v0x5e361581f760_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5e3615828a30 .functor BUFZ 32, v0x5e361581f8e0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5e3615828b10 .functor BUFZ 32, v0x5e361581f800_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5e3615828bd0 .functor BUFZ 32, v0x5e3615822fa0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5e3615828aa0 .functor BUFZ 32, v0x5e36158211e0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5e3615828ca0 .functor BUFZ 32, v0x5e36158208b0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5e3615828df0 .functor BUFZ 32, v0x5e3615821a40_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5e36158394d0 .functor BUFZ 32, v0x5e3615823160_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5e3615839f40 .functor OR 1, L_0x5e3615839c10, L_0x5e3615839d50, C4<0>, C4<0>;
L_0x7d9abe77a180 .functor BUFT 1, C4<0100>, C4<0>, C4<0>, C4<0>;
v0x5e361581cfa0_0 .net/2u *"_ivl_110", 3 0, L_0x7d9abe77a180;  1 drivers
L_0x7d9abe77a1c8 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5e361581d0a0_0 .net/2u *"_ivl_114", 23 0, L_0x7d9abe77a1c8;  1 drivers
v0x5e361581d180_0 .net *"_ivl_116", 39 0, L_0x5e36158390e0;  1 drivers
v0x5e361581d240_0 .net *"_ivl_12", 31 0, L_0x5e3615826850;  1 drivers
L_0x7d9abe77a378 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x5e361581d320_0 .net/2u *"_ivl_128", 3 0, L_0x7d9abe77a378;  1 drivers
v0x5e361581d450_0 .net *"_ivl_130", 0 0, L_0x5e3615839c10;  1 drivers
L_0x7d9abe77a3c0 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x5e361581d510_0 .net/2u *"_ivl_132", 3 0, L_0x7d9abe77a3c0;  1 drivers
v0x5e361581d5f0_0 .net *"_ivl_134", 0 0, L_0x5e3615839d50;  1 drivers
v0x5e361581d6b0_0 .net *"_ivl_15", 31 0, L_0x5e36158269c0;  1 drivers
v0x5e361581d790_0 .net *"_ivl_22", 31 0, L_0x5e3615826bd0;  1 drivers
v0x5e361581d870_0 .net *"_ivl_25", 31 0, L_0x5e3615826d00;  1 drivers
v0x5e361581d950_0 .net *"_ivl_32", 31 0, L_0x5e3615826fa0;  1 drivers
v0x5e361581da30_0 .net *"_ivl_35", 31 0, L_0x5e3615827070;  1 drivers
v0x5e361581db10_0 .net *"_ivl_42", 31 0, L_0x5e3615827320;  1 drivers
v0x5e361581dbf0_0 .net *"_ivl_45", 31 0, L_0x5e3615827480;  1 drivers
L_0x7d9abe77a018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5e361581dcd0_0 .net/2u *"_ivl_50", 1 0, L_0x7d9abe77a018;  1 drivers
v0x5e361581ddb0_0 .net *"_ivl_52", 33 0, L_0x5e3615822520;  1 drivers
L_0x7d9abe77a060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5e361581dfa0_0 .net/2u *"_ivl_54", 1 0, L_0x7d9abe77a060;  1 drivers
v0x5e361581e080_0 .net *"_ivl_56", 33 0, L_0x5e3615822640;  1 drivers
v0x5e361581e160_0 .net *"_ivl_58", 33 0, L_0x5e36158277d0;  1 drivers
L_0x7d9abe77a0a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5e361581e240_0 .net/2u *"_ivl_60", 1 0, L_0x7d9abe77a0a8;  1 drivers
v0x5e361581e320_0 .net *"_ivl_62", 33 0, L_0x5e3615827940;  1 drivers
v0x5e361581e400_0 .net *"_ivl_64", 33 0, L_0x5e3615827af0;  1 drivers
L_0x7d9abe77a0f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5e361581e4e0_0 .net/2u *"_ivl_66", 1 0, L_0x7d9abe77a0f0;  1 drivers
v0x5e361581e5c0_0 .net *"_ivl_68", 33 0, L_0x5e3615827c30;  1 drivers
L_0x7d9abe77a138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5e361581e6a0_0 .net/2u *"_ivl_72", 1 0, L_0x7d9abe77a138;  1 drivers
v0x5e361581e780_0 .net *"_ivl_74", 33 0, L_0x5e3615827f50;  1 drivers
v0x5e361581e860_0 .var "alu_context", 7 0;
v0x5e361581e940_0 .var "alu_return_state", 3 0;
v0x5e361581ea20_0 .net "bianchi_alarm", 0 0, L_0x5e3615827d20;  alias, 1 drivers
v0x5e361581eae0_0 .net "cert_addr", 31 0, L_0x5e36158289c0;  alias, 1 drivers
v0x5e361581ebc0_0 .var "chsh_cnt_00", 15 0;
v0x5e361581eca0_0 .var "chsh_cnt_01", 15 0;
v0x5e361581ed80_0 .var "chsh_cnt_10", 15 0;
v0x5e361581ee60_0 .var "chsh_cnt_11", 15 0;
v0x5e361581ef40_0 .var/s "chsh_sum_00", 31 0;
v0x5e361581f020_0 .var/s "chsh_sum_01", 31 0;
v0x5e361581f100_0 .var/s "chsh_sum_10", 31 0;
v0x5e361581f1e0_0 .var/s "chsh_sum_11", 31 0;
v0x5e361581f2c0_0 .var "chsh_value", 31 0;
v0x5e361581f380_0 .net "clk", 0 0, v0x5e3615825470_0;  1 drivers
v0x5e361581f420_0 .var "clz8_in", 7 0;
v0x5e361581f4f0_0 .net "clz8_out", 3 0, v0x5e361580f950_0;  1 drivers
v0x5e361581f5c0_0 .net "core_status", 31 0, v0x5e361581a960_0;  1 drivers
v0x5e361581f690_0 .net "cost_gate_open", 0 0, v0x5e361581aae0_0;  1 drivers
v0x5e361581f760_0 .var "csr_cert_addr", 31 0;
v0x5e361581f800_0 .var "csr_error", 31 0;
v0x5e361581f8e0_0 .var "csr_status", 31 0;
v0x5e361581f9c0_0 .net "current_instr", 31 0, L_0x5e3615828490;  1 drivers
v0x5e361581fab0_0 .var "current_module", 5 0;
v0x5e361581fb70 .array "data_mem", 255 0, 31 0;
v0x5e361581fc30_0 .net "energy", 63 0, L_0x5e36158282c0;  1 drivers
v0x5e361581fd10_0 .net "energy_aj", 63 0, L_0x5e361583acc0;  1 drivers
v0x5e361581fe00_0 .net "enforcement_active", 0 0, v0x5e361581acf0_0;  1 drivers
v0x5e361581fed0_0 .net "error_code", 31 0, L_0x5e3615828b10;  alias, 1 drivers
v0x5e361581ff70_0 .var "even_count", 31 0;
v0x5e3615820050_0 .net "exceeds_classical", 0 0, L_0x5e361583a2f0;  1 drivers
v0x5e3615820120_0 .net "exceeds_prbox", 0 0, L_0x5e361583a430;  1 drivers
v0x5e36158201f0_0 .net "exceeds_tsirelson", 0 0, L_0x5e361583a0a0;  1 drivers
v0x5e36158202c0_0 .net "hash", 255 0, L_0x5e3615827690;  1 drivers
v0x5e3615820360_0 .var "hash_input", 255 0;
v0x5e3615820430_0 .net "hash_output", 255 0, v0x5e3615814810_0;  1 drivers
v0x5e3615820500_0 .net "hash_ready", 0 0, v0x5e36158148d0_0;  1 drivers
v0x5e36158205d0_0 .var "hash_reset_req", 0 0;
v0x5e36158206a0_0 .var "hash_valid", 0 0;
v0x5e3615820770_0 .var "i", 31 0;
v0x5e3615820810_0 .net "info_gain", 31 0, L_0x5e3615828ca0;  alias, 1 drivers
v0x5e36158208b0_0 .var "info_gain_counter", 31 0;
v0x5e3615820990_0 .var "info_gain_value", 31 0;
v0x5e3615820a70_0 .net "instr_allowed", 0 0, v0x5e361581ae90_0;  1 drivers
v0x5e3615820b40_0 .net "instr_data", 31 0, L_0x5e361583adf0;  1 drivers
v0x5e3615820c00_0 .var "j", 31 0;
v0x5e3615820ce0_0 .net "logic_ack", 0 0, v0x5e3615825960_0;  1 drivers
v0x5e3615820da0_0 .net "logic_addr", 31 0, L_0x5e36158392a0;  alias, 1 drivers
v0x5e3615820e80_0 .net "logic_data", 31 0, v0x5e3615825b00_0;  1 drivers
v0x5e3615820f60_0 .net "logic_req", 0 0, L_0x5e3615828eb0;  alias, 1 drivers
v0x5e3615821020_0 .var "mdl_cost", 31 0;
v0x5e3615821100_0 .net "mdl_ops", 31 0, L_0x5e3615828aa0;  1 drivers
v0x5e36158211e0_0 .var "mdl_ops_counter", 31 0;
v0x5e36158212c0_0 .net "mem_addr", 31 0, L_0x5e36158394d0;  alias, 1 drivers
v0x5e36158213a0_0 .net "mem_en", 0 0, L_0x7d9abe77a2a0;  alias, 1 drivers
v0x5e3615821460_0 .net "mem_rdata", 31 0, v0x5e3615825e40_0;  1 drivers
v0x5e3615821540_0 .net "mem_wdata", 31 0, L_0x7d9abe77a210;  alias, 1 drivers
v0x5e3615821620_0 .net "mem_we", 0 0, L_0x7d9abe77a258;  alias, 1 drivers
v0x5e36158216e0_0 .var "module_exists", 63 0;
v0x5e36158217c0_0 .var "module_size", 31 0;
v0x5e36158218a0 .array "module_table", 63 0, 31 0;
v0x5e3615821960_0 .net "mu", 31 0, L_0x5e3615828df0;  alias, 1 drivers
v0x5e3615821a40_0 .var "mu_accumulator", 31 0;
v0x5e3615821b00_0 .var "mu_alu_op", 2 0;
v0x5e3615821bf0_0 .var "mu_alu_operand_a", 31 0;
v0x5e3615821cc0_0 .var "mu_alu_operand_b", 31 0;
v0x5e3615821d90_0 .net "mu_alu_overflow", 0 0, v0x5e36158168b0_0;  1 drivers
v0x5e3615821e60_0 .net "mu_alu_ready", 0 0, v0x5e3615816970_0;  1 drivers
v0x5e3615821f30_0 .net "mu_alu_result", 31 0, v0x5e3615816a30_0;  1 drivers
v0x5e3615822000_0 .var "mu_alu_valid", 0 0;
v0x5e36158220d0_0 .net "mu_tensor_0", 31 0, L_0x5e3615826a90;  alias, 1 drivers
v0x5e3615822170_0 .net "mu_tensor_1", 31 0, L_0x5e3615826e20;  alias, 1 drivers
v0x5e3615822210_0 .net "mu_tensor_2", 31 0, L_0x5e36158271e0;  alias, 1 drivers
v0x5e36158222f0_0 .net "mu_tensor_3", 31 0, L_0x5e3615827550;  alias, 1 drivers
v0x5e36158223d0 .array "mu_tensor_reg", 15 0, 31 0;
v0x5e3615822720_0 .net "mu_total", 31 0, L_0x5e36157b81d0;  1 drivers
v0x5e3615822800_0 .net "muledger", 31 0, L_0x5e36157c4500;  1 drivers
v0x5e36158228e0_0 .var "next_module_id", 5 0;
v0x5e36158229d0_0 .var "odd_count", 31 0;
v0x5e3615822a90_0 .net "opcode", 7 0, L_0x5e36158285b0;  1 drivers
v0x5e3615822b70_0 .net "operand_a", 7 0, L_0x5e3615828710;  1 drivers
v0x5e3615822c50_0 .net "operand_b", 7 0, L_0x5e36158287b0;  1 drivers
v0x5e3615822d30_0 .net "operand_cost", 7 0, L_0x5e3615828920;  1 drivers
v0x5e3615822e10_0 .net "partition_gate_open", 0 0, v0x5e361581b620_0;  1 drivers
v0x5e3615822ee0_0 .net "partition_ops", 31 0, L_0x5e3615828bd0;  1 drivers
v0x5e3615822fa0_0 .var "partition_ops_counter", 31 0;
v0x5e3615823080_0 .net "pc", 31 0, L_0x5e36158283d0;  alias, 1 drivers
v0x5e3615823160_0 .var "pc_reg", 31 0;
v0x5e3615823240_0 .var "pdiscover_mu_next", 31 0;
v0x5e3615823320_0 .var "proposed_cost", 31 0;
v0x5e36158233e0_0 .net "receipt", 0 0, L_0x5e3615722dd0;  1 drivers
v0x5e36158234a0_0 .net "receipt_accepted", 0 0, v0x5e361581b930_0;  1 drivers
v0x5e3615823540_0 .net "receipt_required", 0 0, v0x5e361581baa0_0;  1 drivers
v0x5e3615823610_0 .var "receipt_valid", 0 0;
v0x5e36158236b0_0 .var "receipt_value", 31 0;
v0x5e3615823750 .array "reg_file", 31 0, 31 0;
v0x5e36158237f0_0 .var "region_size", 31 0;
v0x5e36158238b0 .array "region_table", 65535 0, 31 0;
v0x5e3615823970_0 .net "rst_n", 0 0, v0x5e3615826590_0;  1 drivers
v0x5e3615823aa0_0 .var "size_a", 31 0;
v0x5e3615823b80_0 .var "size_b", 31 0;
v0x5e3615823c60_0 .var "state", 3 0;
v0x5e3615823d40_0 .net "status", 31 0, L_0x5e3615828a30;  alias, 1 drivers
v0x5e3615824630_0 .net "step", 0 0, L_0x5e36157aecd0;  1 drivers
v0x5e36158246f0_0 .var "step_in_progress", 0 0;
v0x5e36158247b0_0 .var "temperature_q16", 31 0;
v0x5e36158248a0_0 .net "tensor_total", 33 0, L_0x5e3615827dc0;  1 drivers
v0x5e3615824960_0 .var "total_size", 31 0;
v0x5e3615824a40_0 .net "tsirelson", 0 0, L_0x5e36158268f0;  1 drivers
v0x5e3615824b00_0 .net "verify_receipt", 0 0, L_0x5e36157fca70;  1 drivers
v0x5e36158223d0_0 .array/port v0x5e36158223d0, 0;
v0x5e36158223d0_1 .array/port v0x5e36158223d0, 1;
L_0x5e3615826850 .arith/sum 32, v0x5e36158223d0_0, v0x5e36158223d0_1;
v0x5e36158223d0_2 .array/port v0x5e36158223d0, 2;
L_0x5e36158269c0 .arith/sum 32, L_0x5e3615826850, v0x5e36158223d0_2;
v0x5e36158223d0_3 .array/port v0x5e36158223d0, 3;
L_0x5e3615826a90 .arith/sum 32, L_0x5e36158269c0, v0x5e36158223d0_3;
v0x5e36158223d0_4 .array/port v0x5e36158223d0, 4;
v0x5e36158223d0_5 .array/port v0x5e36158223d0, 5;
L_0x5e3615826bd0 .arith/sum 32, v0x5e36158223d0_4, v0x5e36158223d0_5;
v0x5e36158223d0_6 .array/port v0x5e36158223d0, 6;
L_0x5e3615826d00 .arith/sum 32, L_0x5e3615826bd0, v0x5e36158223d0_6;
v0x5e36158223d0_7 .array/port v0x5e36158223d0, 7;
L_0x5e3615826e20 .arith/sum 32, L_0x5e3615826d00, v0x5e36158223d0_7;
v0x5e36158223d0_8 .array/port v0x5e36158223d0, 8;
v0x5e36158223d0_9 .array/port v0x5e36158223d0, 9;
L_0x5e3615826fa0 .arith/sum 32, v0x5e36158223d0_8, v0x5e36158223d0_9;
v0x5e36158223d0_10 .array/port v0x5e36158223d0, 10;
L_0x5e3615827070 .arith/sum 32, L_0x5e3615826fa0, v0x5e36158223d0_10;
v0x5e36158223d0_11 .array/port v0x5e36158223d0, 11;
L_0x5e36158271e0 .arith/sum 32, L_0x5e3615827070, v0x5e36158223d0_11;
v0x5e36158223d0_12 .array/port v0x5e36158223d0, 12;
v0x5e36158223d0_13 .array/port v0x5e36158223d0, 13;
L_0x5e3615827320 .arith/sum 32, v0x5e36158223d0_12, v0x5e36158223d0_13;
v0x5e36158223d0_14 .array/port v0x5e36158223d0, 14;
L_0x5e3615827480 .arith/sum 32, L_0x5e3615827320, v0x5e36158223d0_14;
v0x5e36158223d0_15 .array/port v0x5e36158223d0, 15;
L_0x5e3615827550 .arith/sum 32, L_0x5e3615827480, v0x5e36158223d0_15;
L_0x5e3615822520 .concat [ 32 2 0 0], L_0x5e3615826a90, L_0x7d9abe77a018;
L_0x5e3615822640 .concat [ 32 2 0 0], L_0x5e3615826e20, L_0x7d9abe77a060;
L_0x5e36158277d0 .arith/sum 34, L_0x5e3615822520, L_0x5e3615822640;
L_0x5e3615827940 .concat [ 32 2 0 0], L_0x5e36158271e0, L_0x7d9abe77a0a8;
L_0x5e3615827af0 .arith/sum 34, L_0x5e36158277d0, L_0x5e3615827940;
L_0x5e3615827c30 .concat [ 32 2 0 0], L_0x5e3615827550, L_0x7d9abe77a0f0;
L_0x5e3615827dc0 .arith/sum 34, L_0x5e3615827af0, L_0x5e3615827c30;
L_0x5e3615827f50 .concat [ 32 2 0 0], v0x5e3615821a40_0, L_0x7d9abe77a138;
L_0x5e3615827d20 .cmp/gt 34, L_0x5e3615827dc0, L_0x5e3615827f50;
L_0x5e36158285b0 .part L_0x5e3615828490, 24, 8;
L_0x5e3615828710 .part L_0x5e3615828490, 16, 8;
L_0x5e36158287b0 .part L_0x5e3615828490, 8, 8;
L_0x5e3615828920 .part L_0x5e3615828490, 0, 8;
L_0x5e3615828eb0 .cmp/eq 4, v0x5e3615823c60_0, L_0x7d9abe77a180;
L_0x5e36158390e0 .concat [ 8 8 24 0], L_0x5e36158287b0, L_0x5e3615828710, L_0x7d9abe77a1c8;
L_0x5e36158392a0 .part L_0x5e36158390e0, 0, 32;
L_0x5e3615839c10 .cmp/eq 4, v0x5e3615823c60_0, L_0x7d9abe77a378;
L_0x5e3615839d50 .cmp/eq 4, v0x5e3615823c60_0, L_0x7d9abe77a3c0;
S_0x5e3615790010 .scope autofunction.vec4.u32, "ceil_log2_8" "ceil_log2_8" 5 380, 5 380 0, S_0x5e36157a07d0;
 .timescale -9 -12;
; Variable ceil_log2_8 is vec4 return value of scope S_0x5e3615790010
v0x5e36157c4620_0 .var/i "x", 31 0;
TD_thiele_cpu_isomorphism_tb.dut.ceil_log2_8 ;
    %load/vec4 v0x5e36157c4620_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_0.0, 5;
    %pushi/vec4 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to ceil_log2_8 (store_vec4_to_lval)
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x5e36157c4620_0;
    %cmpi/s 2, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_0.2, 5;
    %pushi/vec4 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to ceil_log2_8 (store_vec4_to_lval)
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x5e36157c4620_0;
    %cmpi/s 4, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_0.4, 5;
    %pushi/vec4 2, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to ceil_log2_8 (store_vec4_to_lval)
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v0x5e36157c4620_0;
    %cmpi/s 8, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_0.6, 5;
    %pushi/vec4 3, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to ceil_log2_8 (store_vec4_to_lval)
    %jmp T_0.7;
T_0.6 ;
    %load/vec4 v0x5e36157c4620_0;
    %cmpi/s 16, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_0.8, 5;
    %pushi/vec4 4, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to ceil_log2_8 (store_vec4_to_lval)
    %jmp T_0.9;
T_0.8 ;
    %load/vec4 v0x5e36157c4620_0;
    %cmpi/s 32, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_0.10, 5;
    %pushi/vec4 5, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to ceil_log2_8 (store_vec4_to_lval)
    %jmp T_0.11;
T_0.10 ;
    %load/vec4 v0x5e36157c4620_0;
    %cmpi/s 64, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_0.12, 5;
    %pushi/vec4 6, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to ceil_log2_8 (store_vec4_to_lval)
    %jmp T_0.13;
T_0.12 ;
    %load/vec4 v0x5e36157c4620_0;
    %cmpi/s 128, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_0.14, 5;
    %pushi/vec4 7, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to ceil_log2_8 (store_vec4_to_lval)
    %jmp T_0.15;
T_0.14 ;
    %pushi/vec4 8, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to ceil_log2_8 (store_vec4_to_lval)
T_0.15 ;
T_0.13 ;
T_0.11 ;
T_0.9 ;
T_0.7 ;
T_0.5 ;
T_0.3 ;
T_0.1 ;
    %end;
S_0x5e36157903f0 .scope begin, "chsh_block" "chsh_block" 5 668, 5 668 0, S_0x5e36157a07d0;
 .timescale -9 -12;
v0x5e36157c46c0_0 .var "c00", 15 0;
v0x5e36157b82f0_0 .var "c01", 15 0;
v0x5e36157b8390_0 .var "c10", 15 0;
v0x5e36157aee30_0 .var "c11", 15 0;
v0x5e36157aeed0_0 .var/s "corr", 31 0;
v0x5e361580ef70_0 .var/s "e00", 31 0;
v0x5e361580f050_0 .var/s "e01", 31 0;
v0x5e361580f130_0 .var/s "e10", 31 0;
v0x5e361580f210_0 .var/s "e11", 31 0;
v0x5e361580f2f0_0 .var/s "s00", 31 0;
v0x5e361580f3d0_0 .var/s "s01", 31 0;
v0x5e361580f4b0_0 .var/s "s10", 31 0;
v0x5e361580f590_0 .var/s "s11", 31 0;
v0x5e361580f670_0 .var "s_abs", 31 0;
v0x5e361580f750_0 .var/s "s_val", 31 0;
v0x5e361580f830_0 .var "setting", 1 0;
S_0x5e361579b550 .scope module, "clz8_inst" "clz8" 5 1214, 5 1724 0, S_0x5e36157a07d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "x";
    .port_info 1 /OUTPUT 4 "out";
v0x5e361580f950_0 .var "out", 3 0;
v0x5e361580fa50_0 .net "x", 7 0, v0x5e361581f420_0;  1 drivers
E_0x5e36157460e0 .event anyedge, v0x5e361580fa50_0;
S_0x5e361579b900 .scope module, "energy_inst" "energy_calc" 5 1236, 5 1828 0, S_0x5e36157a07d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "mu_bits";
    .port_info 1 /INPUT 32 "temp_k_q16";
    .port_info 2 /OUTPUT 64 "energy_aj";
P_0x5e361580fbe0 .param/l "KB_LN2_Q16" 1 5 1834, C4<00000000000000000000011000100111>;
v0x5e361580fcd0_0 .net *"_ivl_0", 63 0, L_0x5e361583a520;  1 drivers
v0x5e361580fdd0_0 .net *"_ivl_10", 95 0, L_0x5e361583a9a0;  1 drivers
L_0x7d9abe77a5b8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5e361580feb0_0 .net *"_ivl_13", 31 0, L_0x7d9abe77a5b8;  1 drivers
L_0x7d9abe77a600 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000100111>, C4<0>, C4<0>, C4<0>;
v0x5e361580ffa0_0 .net/2u *"_ivl_14", 95 0, L_0x7d9abe77a600;  1 drivers
L_0x7d9abe77a528 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5e3615810080_0 .net *"_ivl_3", 31 0, L_0x7d9abe77a528;  1 drivers
v0x5e36158101b0_0 .net *"_ivl_4", 63 0, L_0x5e361583a720;  1 drivers
L_0x7d9abe77a570 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5e3615810290_0 .net *"_ivl_7", 31 0, L_0x7d9abe77a570;  1 drivers
v0x5e3615810370_0 .net "energy_aj", 63 0, L_0x5e361583acc0;  alias, 1 drivers
v0x5e3615810450_0 .net "energy_raw", 95 0, L_0x5e361583ab80;  1 drivers
v0x5e3615810530_0 .net "mu_bits", 31 0, v0x5e3615821a40_0;  1 drivers
v0x5e3615810610_0 .net "temp_k_q16", 31 0, v0x5e36158247b0_0;  1 drivers
v0x5e36158106f0_0 .net "temp_scaled", 63 0, L_0x5e361583a860;  1 drivers
L_0x5e361583a520 .concat [ 32 32 0 0], v0x5e3615821a40_0, L_0x7d9abe77a528;
L_0x5e361583a720 .concat [ 32 32 0 0], v0x5e36158247b0_0, L_0x7d9abe77a570;
L_0x5e361583a860 .arith/mult 64, L_0x5e361583a520, L_0x5e361583a720;
L_0x5e361583a9a0 .concat [ 64 32 0 0], L_0x5e361583a860, L_0x7d9abe77a5b8;
L_0x5e361583ab80 .arith/mult 96, L_0x5e361583a9a0, L_0x7d9abe77a600;
L_0x5e361583acc0 .part L_0x5e361583ab80, 16, 64;
S_0x5e361579bcb0 .scope task, "execute_emit" "execute_emit" 5 1050, 5 1050 0, S_0x5e36157a07d0;
 .timescale -9 -12;
v0x5e36158108a0_0 .var "value_a", 7 0;
v0x5e3615810980_0 .var "value_b", 7 0;
TD_thiele_cpu_isomorphism_tb.dut.execute_emit ;
    %load/vec4 v0x5e36158208b0_0;
    %load/vec4 v0x5e3615810980_0;
    %pad/u 32;
    %add;
    %assign/vec4 v0x5e36158208b0_0, 0;
    %load/vec4 v0x5e36158108a0_0;
    %load/vec4 v0x5e3615810980_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 16;
    %assign/vec4 v0x5e361581f8e0_0, 0;
    %end;
S_0x5e361579c090 .scope task, "execute_ljoin" "execute_ljoin" 5 1041, 5 1041 0, S_0x5e36157a07d0;
 .timescale -9 -12;
v0x5e3615810ab0_0 .var "cert_a", 7 0;
v0x5e3615810bb0_0 .var "cert_b", 7 0;
TD_thiele_cpu_isomorphism_tb.dut.execute_ljoin ;
    %load/vec4 v0x5e3615810ab0_0;
    %load/vec4 v0x5e3615810bb0_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 16;
    %assign/vec4 v0x5e361581f760_0, 0;
    %pushi/vec4 4, 0, 32;
    %assign/vec4 v0x5e361581f8e0_0, 0;
    %end;
S_0x5e3615810c90 .scope task, "execute_mdlacc" "execute_mdlacc" 5 1115, 5 1115 0, S_0x5e36157a07d0;
 .timescale -9 -12;
v0x5e3615810e70_0 .var/i "bit_length", 31 0;
v0x5e3615810f70_0 .var/i "k", 31 0;
v0x5e3615811050_0 .var/i "max_element", 31 0;
v0x5e3615811110_0 .var "module_id", 7 0;
TD_thiele_cpu_isomorphism_tb.dut.execute_mdlacc ;
    %load/vec4 v0x5e3615811110_0;
    %load/vec4 v0x5e36158228e0_0;
    %pad/u 8;
    %cmp/u;
    %jmp/0xz  T_3.16, 5;
    %ix/getv 4, v0x5e3615811110_0;
    %load/vec4a v0x5e36158218a0, 4;
    %store/vec4 v0x5e36158217c0_0, 0, 32;
    %load/vec4 v0x5e36158217c0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_3.18, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5e3615811050_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5e3615810f70_0, 0, 32;
T_3.20 ;
    %load/vec4 v0x5e3615810f70_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_3.21, 5;
    %load/vec4 v0x5e3615810f70_0;
    %load/vec4 v0x5e36158217c0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %jmp/0 T_3.24, 5;
    %load/vec4 v0x5e3615811050_0;
    %load/vec4 v0x5e3615811110_0;
    %pad/u 19;
    %pad/u 29;
    %muli 1024, 0, 29;
    %pad/u 30;
    %load/vec4 v0x5e3615810f70_0;
    %pad/s 30;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x5e36158238b0, 4;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_3.24;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.22, 8;
    %load/vec4 v0x5e3615811110_0;
    %pad/u 19;
    %pad/u 29;
    %muli 1024, 0, 29;
    %pad/u 30;
    %load/vec4 v0x5e3615810f70_0;
    %pad/s 30;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x5e36158238b0, 4;
    %store/vec4 v0x5e3615811050_0, 0, 32;
T_3.22 ;
    %load/vec4 v0x5e3615810f70_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5e3615810f70_0, 0, 32;
    %jmp T_3.20;
T_3.21 ;
    %alloc S_0x5e3615790010;
    %load/vec4 v0x5e3615811050_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5e36157c4620_0, 0, 32;
    %callf/vec4 TD_thiele_cpu_isomorphism_tb.dut.ceil_log2_8, S_0x5e3615790010;
    %free S_0x5e3615790010;
    %store/vec4 v0x5e3615810e70_0, 0, 32;
    %load/vec4 v0x5e3615810e70_0;
    %load/vec4 v0x5e36158217c0_0;
    %mul;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x5e3615821020_0, 0, 32;
    %jmp T_3.19;
T_3.18 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5e3615821020_0, 0, 32;
T_3.19 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5e3615821b00_0, 0;
    %load/vec4 v0x5e3615821a40_0;
    %assign/vec4 v0x5e3615821bf0_0, 0;
    %load/vec4 v0x5e3615821020_0;
    %assign/vec4 v0x5e3615821cc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5e3615822000_0, 0;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v0x5e361581e860_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5e361581e940_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x5e3615823c60_0, 0;
    %jmp T_3.17;
T_3.16 ;
    %pushi/vec4 7, 0, 32;
    %assign/vec4 v0x5e361581f800_0, 0;
T_3.17 ;
    %end;
S_0x5e36158111f0 .scope task, "execute_oracle_halts" "execute_oracle_halts" 5 1163, 5 1163 0, S_0x5e36157a07d0;
 .timescale -9 -12;
v0x5e36158113d0_0 .var "desc_ptr_a", 7 0;
v0x5e36158114d0_0 .var "desc_ptr_b", 7 0;
TD_thiele_cpu_isomorphism_tb.dut.execute_oracle_halts ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5e3615821b00_0, 0;
    %load/vec4 v0x5e3615821a40_0;
    %assign/vec4 v0x5e3615821bf0_0, 0;
    %pushi/vec4 1000000, 0, 32;
    %assign/vec4 v0x5e3615821cc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5e3615822000_0, 0;
    %pushi/vec4 4, 0, 8;
    %assign/vec4 v0x5e361581e860_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5e361581e940_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x5e3615823c60_0, 0;
    %end;
S_0x5e36158115b0 .scope task, "execute_pdiscover" "execute_pdiscover" 5 1145, 5 1145 0, S_0x5e36157a07d0;
 .timescale -9 -12;
v0x5e3615811820_0 .var "after_count", 7 0;
v0x5e3615811920_0 .var "before_count", 7 0;
TD_thiele_cpu_isomorphism_tb.dut.execute_pdiscover ;
    %load/vec4 v0x5e3615811920_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_get/vec4 5;
    %jmp/0 T_5.28, 5;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x5e3615811820_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_5.28;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.27, 9;
    %load/vec4 v0x5e3615811820_0;
    %load/vec4 v0x5e3615811920_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_5.27;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.25, 8;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x5e3615821b00_0, 0;
    %load/vec4 v0x5e3615811920_0;
    %pad/u 32;
    %assign/vec4 v0x5e3615821bf0_0, 0;
    %load/vec4 v0x5e3615811820_0;
    %pad/u 32;
    %assign/vec4 v0x5e3615821cc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5e3615822000_0, 0;
    %pushi/vec4 2, 0, 8;
    %assign/vec4 v0x5e361581e860_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5e361581e940_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x5e3615823c60_0, 0;
    %jmp T_5.26;
T_5.25 ;
    %pushi/vec4 9, 0, 32;
    %assign/vec4 v0x5e361581f800_0, 0;
T_5.26 ;
    %end;
S_0x5e3615811a00 .scope task, "execute_pmerge" "execute_pmerge" 5 1002, 5 1002 0, S_0x5e36157a07d0;
 .timescale -9 -12;
v0x5e3615811b90_0 .var "module_a", 7 0;
v0x5e3615811c90_0 .var "module_b", 7 0;
TD_thiele_cpu_isomorphism_tb.dut.execute_pmerge ;
    %load/vec4 v0x5e3615811b90_0;
    %load/vec4 v0x5e36158228e0_0;
    %pad/u 8;
    %cmp/u;
    %flag_get/vec4 5;
    %jmp/0 T_6.32, 5;
    %load/vec4 v0x5e3615811c90_0;
    %load/vec4 v0x5e36158228e0_0;
    %pad/u 8;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_6.32;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_6.31, 9;
    %load/vec4 v0x5e3615811b90_0;
    %load/vec4 v0x5e3615811c90_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_6.31;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.29, 8;
    %ix/getv 4, v0x5e3615811b90_0;
    %load/vec4a v0x5e36158218a0, 4;
    %store/vec4 v0x5e3615823aa0_0, 0, 32;
    %ix/getv 4, v0x5e3615811c90_0;
    %load/vec4a v0x5e36158218a0, 4;
    %store/vec4 v0x5e3615823b80_0, 0, 32;
    %load/vec4 v0x5e3615823aa0_0;
    %load/vec4 v0x5e3615823b80_0;
    %add;
    %store/vec4 v0x5e3615824960_0, 0, 32;
    %load/vec4 v0x5e3615824960_0;
    %cmpi/u 1024, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_6.33, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5e3615820770_0, 0, 32;
T_6.35 ;
    %load/vec4 v0x5e3615820770_0;
    %cmpi/u 1024, 0, 32;
    %jmp/0xz T_6.36, 5;
    %load/vec4 v0x5e3615820770_0;
    %load/vec4 v0x5e3615823aa0_0;
    %cmp/u;
    %jmp/0xz  T_6.37, 5;
    %load/vec4 v0x5e3615811b90_0;
    %pad/u 19;
    %pad/u 29;
    %muli 1024, 0, 29;
    %pad/u 30;
    %load/vec4 v0x5e3615820770_0;
    %pad/u 30;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x5e36158238b0, 4;
    %load/vec4 v0x5e36158228e0_0;
    %pad/u 19;
    %pad/u 29;
    %muli 1024, 0, 29;
    %pad/u 30;
    %load/vec4 v0x5e3615820770_0;
    %pad/u 30;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5e36158238b0, 0, 4;
T_6.37 ;
    %load/vec4 v0x5e3615820770_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5e3615820770_0, 0, 32;
    %jmp T_6.35;
T_6.36 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5e3615820770_0, 0, 32;
T_6.39 ;
    %load/vec4 v0x5e3615820770_0;
    %cmpi/u 1024, 0, 32;
    %jmp/0xz T_6.40, 5;
    %load/vec4 v0x5e3615820770_0;
    %load/vec4 v0x5e3615823b80_0;
    %cmp/u;
    %jmp/0xz  T_6.41, 5;
    %load/vec4 v0x5e3615811c90_0;
    %pad/u 19;
    %pad/u 29;
    %muli 1024, 0, 29;
    %pad/u 30;
    %load/vec4 v0x5e3615820770_0;
    %pad/u 30;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x5e36158238b0, 4;
    %load/vec4 v0x5e36158228e0_0;
    %pad/u 19;
    %pad/u 29;
    %muli 1024, 0, 29;
    %pad/u 30;
    %load/vec4 v0x5e3615820770_0;
    %load/vec4 v0x5e3615823aa0_0;
    %add;
    %pad/u 30;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5e36158238b0, 0, 4;
T_6.41 ;
    %load/vec4 v0x5e3615820770_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5e3615820770_0, 0, 32;
    %jmp T_6.39;
T_6.40 ;
    %load/vec4 v0x5e3615824960_0;
    %load/vec4 v0x5e36158228e0_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5e36158218a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/getv 3, v0x5e3615811b90_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5e36158218a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/getv 3, v0x5e3615811c90_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5e36158218a0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0x5e36158228e0_0;
    %assign/vec4/off/d v0x5e36158216e0_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0x5e3615811b90_0;
    %assign/vec4/off/d v0x5e36158216e0_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0x5e3615811c90_0;
    %assign/vec4/off/d v0x5e36158216e0_0, 4, 5;
    %load/vec4 v0x5e36158228e0_0;
    %assign/vec4 v0x5e361581fab0_0, 0;
    %load/vec4 v0x5e36158228e0_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x5e36158228e0_0, 0;
    %pushi/vec4 3, 0, 32;
    %assign/vec4 v0x5e361581f8e0_0, 0;
    %load/vec4 v0x5e3615822fa0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x5e3615822fa0_0, 0;
    %jmp T_6.34;
T_6.33 ;
    %pushi/vec4 4, 0, 32;
    %assign/vec4 v0x5e361581f800_0, 0;
T_6.34 ;
    %jmp T_6.30;
T_6.29 ;
    %pushi/vec4 5, 0, 32;
    %assign/vec4 v0x5e361581f800_0, 0;
T_6.30 ;
    %end;
S_0x5e3615811d70 .scope task, "execute_pnew" "execute_pnew" 5 908, 5 908 0, S_0x5e36157a07d0;
 .timescale -9 -12;
v0x5e3615811f50_0 .var/i "found", 31 0;
v0x5e3615812050_0 .var/i "found_id", 31 0;
v0x5e3615812130_0 .var "region_spec_a", 7 0;
v0x5e36158121f0_0 .var "region_spec_b", 7 0;
TD_thiele_cpu_isomorphism_tb.dut.execute_pnew ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5e3615811f50_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5e3615812050_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5e3615820770_0, 0, 32;
T_7.43 ;
    %load/vec4 v0x5e3615820770_0;
    %cmpi/u 64, 0, 32;
    %jmp/0xz T_7.44, 5;
    %load/vec4 v0x5e3615820770_0;
    %load/vec4 v0x5e36158228e0_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz  T_7.45, 5;
    %load/vec4 v0x5e36158216e0_0;
    %load/vec4 v0x5e3615820770_0;
    %part/u 1;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_7.50, 10;
    %ix/getv 4, v0x5e3615820770_0;
    %load/vec4a v0x5e36158218a0, 4;
    %load/vec4 v0x5e36158121f0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 10, 4;
    %jmp/0 T_7.51, 10;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_7.52, 10;
T_7.51 ; End of true expr.
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x5e36158121f0_0;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_7.52, 10;
 ; End of false expr.
    %blend;
T_7.52;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.50;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.49, 9;
    %load/vec4 v0x5e3615820770_0;
    %pad/u 43;
    %pad/u 53;
    %muli 1024, 0, 53;
    %ix/vec4 4;
    %load/vec4a v0x5e36158238b0, 4;
    %load/vec4 v0x5e3615812130_0;
    %pad/u 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.49;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.47, 8;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x5e3615811f50_0, 0, 32;
    %load/vec4 v0x5e3615820770_0;
    %store/vec4 v0x5e3615812050_0, 0, 32;
T_7.47 ;
T_7.45 ;
    %load/vec4 v0x5e3615820770_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5e3615820770_0, 0, 32;
    %jmp T_7.43;
T_7.44 ;
    %load/vec4 v0x5e3615811f50_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.53, 4;
    %load/vec4 v0x5e3615812050_0;
    %parti/s 6, 0, 2;
    %assign/vec4 v0x5e361581fab0_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x5e361581f8e0_0, 0;
    %vpi_call/w 5 929 "$display", "PNEW dedup: region={%0d} -> module %0d", v0x5e3615812130_0, v0x5e3615812050_0 {0 0 0};
    %jmp T_7.54;
T_7.53 ;
    %load/vec4 v0x5e36158228e0_0;
    %pad/u 32;
    %cmpi/u 64, 0, 32;
    %jmp/0xz  T_7.55, 5;
    %load/vec4 v0x5e36158121f0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_7.57, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_7.58, 8;
T_7.57 ; End of true expr.
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x5e36158121f0_0;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_7.58, 8;
 ; End of false expr.
    %blend;
T_7.58;
    %load/vec4 v0x5e36158228e0_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5e36158218a0, 0, 4;
    %load/vec4 v0x5e3615812130_0;
    %pad/u 32;
    %load/vec4 v0x5e36158228e0_0;
    %pad/u 19;
    %pad/u 29;
    %muli 1024, 0, 29;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5e36158238b0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x5e3615820770_0, 0, 32;
T_7.59 ;
    %load/vec4 v0x5e3615820770_0;
    %cmpi/u 1024, 0, 32;
    %jmp/0xz T_7.60, 5;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x5e36158228e0_0;
    %pad/u 19;
    %pad/u 29;
    %muli 1024, 0, 29;
    %pad/u 30;
    %load/vec4 v0x5e3615820770_0;
    %pad/u 30;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5e36158238b0, 0, 4;
    %load/vec4 v0x5e3615820770_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5e3615820770_0, 0, 32;
    %jmp T_7.59;
T_7.60 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0x5e36158228e0_0;
    %assign/vec4/off/d v0x5e36158216e0_0, 4, 5;
    %load/vec4 v0x5e36158228e0_0;
    %assign/vec4 v0x5e361581fab0_0, 0;
    %load/vec4 v0x5e36158228e0_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x5e36158228e0_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x5e361581f8e0_0, 0;
    %load/vec4 v0x5e3615822fa0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x5e3615822fa0_0, 0;
    %vpi_call/w 5 942 "$display", "PNEW new: region={%0d} -> module %0d", v0x5e3615812130_0, v0x5e36158228e0_0 {0 0 0};
    %jmp T_7.56;
T_7.55 ;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v0x5e361581f800_0, 0;
T_7.56 ;
T_7.54 ;
    %end;
S_0x5e36158122d0 .scope task, "execute_psplit" "execute_psplit" 5 950, 5 950 0, S_0x5e36157a07d0;
 .timescale -9 -12;
v0x5e36158124b0_0 .var "element_value", 31 0;
v0x5e36158125b0_0 .var "matches_predicate", 0 0;
v0x5e3615812670_0 .var "module_id", 7 0;
v0x5e3615812760_0 .var "pred_mode", 1 0;
v0x5e3615812840_0 .var "pred_param", 5 0;
v0x5e3615812970_0 .var "predicate", 7 0;
TD_thiele_cpu_isomorphism_tb.dut.execute_psplit ;
    %load/vec4 v0x5e3615812670_0;
    %load/vec4 v0x5e36158228e0_0;
    %pad/u 8;
    %cmp/u;
    %flag_get/vec4 5;
    %jmp/0 T_8.63, 5;
    %load/vec4 v0x5e36158228e0_0;
    %pad/u 32;
    %cmpi/u 63, 0, 32;
    %flag_get/vec4 5;
    %and;
T_8.63;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.61, 8;
    %ix/getv 4, v0x5e3615812670_0;
    %load/vec4a v0x5e36158218a0, 4;
    %store/vec4 v0x5e36158237f0_0, 0, 32;
    %load/vec4 v0x5e3615812970_0;
    %parti/s 2, 6, 4;
    %store/vec4 v0x5e3615812760_0, 0, 2;
    %load/vec4 v0x5e3615812970_0;
    %parti/s 6, 0, 2;
    %store/vec4 v0x5e3615812840_0, 0, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5e361581ff70_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5e36158229d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5e3615820770_0, 0, 32;
T_8.64 ;
    %load/vec4 v0x5e3615820770_0;
    %cmpi/u 1024, 0, 32;
    %jmp/0xz T_8.65, 5;
    %load/vec4 v0x5e3615820770_0;
    %load/vec4 v0x5e36158237f0_0;
    %cmp/u;
    %jmp/0xz  T_8.66, 5;
    %load/vec4 v0x5e3615812670_0;
    %pad/u 19;
    %pad/u 29;
    %muli 1024, 0, 29;
    %pad/u 30;
    %load/vec4 v0x5e3615820770_0;
    %pad/u 30;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x5e36158238b0, 4;
    %store/vec4 v0x5e36158124b0_0, 0, 32;
    %load/vec4 v0x5e3615812760_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_8.68, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_8.69, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_8.70, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_8.71, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e36158125b0_0, 0, 1;
    %jmp T_8.73;
T_8.68 ;
    %load/vec4 v0x5e36158124b0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x5e3615812840_0;
    %parti/s 1, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x5e36158125b0_0, 0, 1;
    %jmp T_8.73;
T_8.69 ;
    %load/vec4 v0x5e3615812840_0;
    %pad/u 32;
    %load/vec4 v0x5e36158124b0_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %store/vec4 v0x5e36158125b0_0, 0, 1;
    %jmp T_8.73;
T_8.70 ;
    %load/vec4 v0x5e36158124b0_0;
    %pushi/vec4 1, 0, 32;
    %ix/getv 4, v0x5e3615812840_0;
    %shiftl 4;
    %and;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %store/vec4 v0x5e36158125b0_0, 0, 1;
    %jmp T_8.73;
T_8.71 ;
    %load/vec4 v0x5e3615812840_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %load/vec4 v0x5e3615812840_0;
    %pad/u 32;
    %and;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_8.74, 8;
    %load/vec4 v0x5e36158124b0_0;
    %load/vec4 v0x5e3615812840_0;
    %pad/u 32;
    %and;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_8.75, 8;
T_8.74 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_8.75, 8;
 ; End of false expr.
    %blend;
T_8.75;
    %store/vec4 v0x5e36158125b0_0, 0, 1;
    %jmp T_8.73;
T_8.73 ;
    %pop/vec4 1;
    %load/vec4 v0x5e36158125b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.76, 8;
    %load/vec4 v0x5e36158124b0_0;
    %load/vec4 v0x5e36158228e0_0;
    %pad/u 19;
    %pad/u 29;
    %muli 1024, 0, 29;
    %pad/u 30;
    %load/vec4 v0x5e361581ff70_0;
    %pad/u 30;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5e36158238b0, 0, 4;
    %load/vec4 v0x5e361581ff70_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5e361581ff70_0, 0, 32;
    %jmp T_8.77;
T_8.76 ;
    %load/vec4 v0x5e36158124b0_0;
    %load/vec4 v0x5e36158228e0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %pad/u 43;
    %pad/u 53;
    %muli 1024, 0, 53;
    %pad/u 54;
    %load/vec4 v0x5e36158229d0_0;
    %pad/u 54;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5e36158238b0, 0, 4;
    %load/vec4 v0x5e36158229d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5e36158229d0_0, 0, 32;
T_8.77 ;
T_8.66 ;
    %load/vec4 v0x5e3615820770_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5e3615820770_0, 0, 32;
    %jmp T_8.64;
T_8.65 ;
    %load/vec4 v0x5e361581ff70_0;
    %load/vec4 v0x5e36158228e0_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5e36158218a0, 0, 4;
    %load/vec4 v0x5e36158229d0_0;
    %load/vec4 v0x5e36158228e0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5e36158218a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/getv 3, v0x5e3615812670_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5e36158218a0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0x5e36158228e0_0;
    %assign/vec4/off/d v0x5e36158216e0_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 5, 0, 0;
    %load/vec4 v0x5e36158228e0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %assign/vec4/off/d v0x5e36158216e0_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0x5e3615812670_0;
    %assign/vec4/off/d v0x5e36158216e0_0, 4, 5;
    %load/vec4 v0x5e36158228e0_0;
    %addi 2, 0, 6;
    %assign/vec4 v0x5e36158228e0_0, 0;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v0x5e361581f8e0_0, 0;
    %load/vec4 v0x5e3615822fa0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x5e3615822fa0_0, 0;
    %jmp T_8.62;
T_8.61 ;
    %pushi/vec4 3, 0, 32;
    %assign/vec4 v0x5e361581f800_0, 0;
T_8.62 ;
    %end;
S_0x5e3615812a50 .scope task, "execute_xfer" "execute_xfer" 5 1059, 5 1059 0, S_0x5e36157a07d0;
 .timescale -9 -12;
v0x5e3615812c30_0 .var "dest", 7 0;
v0x5e3615812d30_0 .var "src", 7 0;
TD_thiele_cpu_isomorphism_tb.dut.execute_xfer ;
    %load/vec4 v0x5e3615812d30_0;
    %parti/s 5, 0, 2;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x5e3615823750, 4;
    %load/vec4 v0x5e3615812c30_0;
    %parti/s 5, 0, 2;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5e3615823750, 0, 4;
    %pushi/vec4 6, 0, 32;
    %assign/vec4 v0x5e361581f8e0_0, 0;
    %end;
S_0x5e3615812e10 .scope task, "execute_xor_add" "execute_xor_add" 5 1077, 5 1077 0, S_0x5e36157a07d0;
 .timescale -9 -12;
v0x5e3615812ff0_0 .var "dest", 7 0;
v0x5e36158130f0_0 .var "src", 7 0;
TD_thiele_cpu_isomorphism_tb.dut.execute_xor_add ;
    %load/vec4 v0x5e3615812ff0_0;
    %parti/s 5, 0, 2;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x5e3615823750, 4;
    %load/vec4 v0x5e36158130f0_0;
    %parti/s 5, 0, 2;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x5e3615823750, 4;
    %xor;
    %load/vec4 v0x5e3615812ff0_0;
    %parti/s 5, 0, 2;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5e3615823750, 0, 4;
    %pushi/vec4 8, 0, 32;
    %assign/vec4 v0x5e361581f8e0_0, 0;
    %end;
S_0x5e36158131d0 .scope task, "execute_xor_load" "execute_xor_load" 5 1068, 5 1068 0, S_0x5e36157a07d0;
 .timescale -9 -12;
v0x5e36158133b0_0 .var "addr", 7 0;
v0x5e36158134b0_0 .var "dest", 7 0;
TD_thiele_cpu_isomorphism_tb.dut.execute_xor_load ;
    %load/vec4 v0x5e36158133b0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x5e361581fb70, 4;
    %load/vec4 v0x5e36158134b0_0;
    %parti/s 5, 0, 2;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5e3615823750, 0, 4;
    %pushi/vec4 7, 0, 32;
    %assign/vec4 v0x5e361581f8e0_0, 0;
    %end;
S_0x5e3615813590 .scope task, "execute_xor_rank" "execute_xor_rank" 5 1096, 5 1096 0, S_0x5e36157a07d0;
 .timescale -9 -12;
v0x5e3615813770_0 .var "cnt", 31 0;
v0x5e3615813870_0 .var "dest", 7 0;
v0x5e3615813950_0 .var/i "k", 31 0;
v0x5e3615813a10_0 .var "src", 7 0;
v0x5e3615813af0_0 .var "v", 31 0;
TD_thiele_cpu_isomorphism_tb.dut.execute_xor_rank ;
    %load/vec4 v0x5e3615813a10_0;
    %parti/s 5, 0, 2;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x5e3615823750, 4;
    %store/vec4 v0x5e3615813af0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5e3615813770_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5e3615813950_0, 0, 32;
T_12.78 ;
    %load/vec4 v0x5e3615813950_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_12.79, 5;
    %load/vec4 v0x5e3615813770_0;
    %load/vec4 v0x5e3615813af0_0;
    %load/vec4 v0x5e3615813950_0;
    %part/s 1;
    %pad/u 32;
    %add;
    %store/vec4 v0x5e3615813770_0, 0, 32;
    %load/vec4 v0x5e3615813950_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5e3615813950_0, 0, 32;
    %jmp T_12.78;
T_12.79 ;
    %load/vec4 v0x5e3615813770_0;
    %load/vec4 v0x5e3615813870_0;
    %parti/s 5, 0, 2;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5e3615823750, 0, 4;
    %load/vec4 v0x5e3615813770_0;
    %assign/vec4 v0x5e361581f8e0_0, 0;
    %end;
S_0x5e3615813c20 .scope task, "execute_xor_swap" "execute_xor_swap" 5 1086, 5 1086 0, S_0x5e36157a07d0;
 .timescale -9 -12;
v0x5e3615813e00_0 .var "a", 7 0;
v0x5e3615813f00_0 .var "b", 7 0;
TD_thiele_cpu_isomorphism_tb.dut.execute_xor_swap ;
    %load/vec4 v0x5e3615813f00_0;
    %parti/s 5, 0, 2;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x5e3615823750, 4;
    %load/vec4 v0x5e3615813e00_0;
    %parti/s 5, 0, 2;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5e3615823750, 0, 4;
    %load/vec4 v0x5e3615813e00_0;
    %parti/s 5, 0, 2;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x5e3615823750, 4;
    %load/vec4 v0x5e3615813f00_0;
    %parti/s 5, 0, 2;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5e3615823750, 0, 4;
    %pushi/vec4 9, 0, 32;
    %assign/vec4 v0x5e361581f8e0_0, 0;
    %end;
S_0x5e3615813fe0 .scope module, "hash256_inst" "hash256" 5 1217, 5 1752 0, S_0x5e36157a07d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 256 "input_word";
    .port_info 3 /INPUT 1 "input_valid";
    .port_info 4 /INPUT 1 "hash_reset";
    .port_info 5 /OUTPUT 256 "hash_out";
    .port_info 6 /OUTPUT 1 "hash_ready";
P_0x5e36158141c0 .param/l "ADD_CONST" 1 5 1763, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010011110001101110111100110110001>;
P_0x5e3615814200 .param/l "COMPLETE" 1 5 1770, C4<10>;
P_0x5e3615814240 .param/l "IDLE" 1 5 1770, C4<00>;
P_0x5e3615814280 .param/l "MIXING" 1 5 1770, C4<01>;
P_0x5e36158142c0 .param/l "MUL_CONST" 1 5 1762, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001001110011001111100011010100111>;
v0x5e3615814650_0 .var "accumulator", 255 0;
v0x5e3615814750_0 .net "clk", 0 0, v0x5e3615825470_0;  alias, 1 drivers
v0x5e3615814810_0 .var "hash_out", 255 0;
v0x5e36158148d0_0 .var "hash_ready", 0 0;
v0x5e3615814990_0 .net "hash_reset", 0 0, v0x5e36158205d0_0;  1 drivers
v0x5e3615814aa0_0 .net "input_valid", 0 0, v0x5e36158206a0_0;  1 drivers
v0x5e3615814b60_0 .net "input_word", 255 0, v0x5e3615820360_0;  1 drivers
v0x5e3615814c40_0 .var "mixed_val", 255 0;
v0x5e3615814d20_0 .var "mul_temp", 511 0;
v0x5e3615814e00_0 .net "rst_n", 0 0, v0x5e3615826590_0;  alias, 1 drivers
v0x5e3615814ec0_0 .var "state", 1 0;
E_0x5e361570c330/0 .event negedge, v0x5e3615814e00_0;
E_0x5e361570c330/1 .event posedge, v0x5e3615814750_0;
E_0x5e361570c330 .event/or E_0x5e361570c330/0, E_0x5e361570c330/1;
S_0x5e3615815080 .scope function.vec4.s8, "log2_nat" "log2_nat" 5 180, 5 180 0, S_0x5e36157a07d0;
 .timescale -9 -12;
v0x5e3615815210_0 .var/i "i", 31 0;
; Variable log2_nat is vec4 return value of scope S_0x5e3615815080
v0x5e36158153f0_0 .var "value", 31 0;
TD_thiele_cpu_isomorphism_tb.dut.log2_nat ;
    %pushi/vec4 0, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to log2_nat (store_vec4_to_lval)
    %pushi/vec4 31, 0, 32;
    %store/vec4 v0x5e3615815210_0, 0, 32;
T_14.80 ;
    %load/vec4 v0x5e3615815210_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_14.81, 5;
    %load/vec4 v0x5e36158153f0_0;
    %load/vec4 v0x5e3615815210_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.82, 8;
    %load/vec4 v0x5e3615815210_0;
    %addi 1, 0, 32;
    %pad/s 8;
    %ret/vec4 0, 0, 8;  Assign to log2_nat (store_vec4_to_lval)
T_14.82 ;
    %load/vec4 v0x5e3615815210_0;
    %subi 1, 0, 32;
    %store/vec4 v0x5e3615815210_0, 0, 32;
    %jmp T_14.80;
T_14.81 ;
    %pushi/vec4 1, 0, 32;
    %retload/vec4 0; Load log2_nat (draw_signal_vec4)
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %shiftl 4;
    %load/vec4 v0x5e36158153f0_0;
    %cmp/u;
    %jmp/0xz  T_14.84, 5;
    %retload/vec4 0; Load log2_nat (draw_signal_vec4)
    %addi 1, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to log2_nat (store_vec4_to_lval)
T_14.84 ;
    %end;
S_0x5e36158154b0 .scope module, "mu_alu_inst" "mu_alu" 5 1181, 5 1249 0, S_0x5e36157a07d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 3 "op";
    .port_info 3 /INPUT 32 "operand_a";
    .port_info 4 /INPUT 32 "operand_b";
    .port_info 5 /INPUT 1 "valid";
    .port_info 6 /OUTPUT 32 "result";
    .port_info 7 /OUTPUT 1 "ready";
    .port_info 8 /OUTPUT 1 "overflow";
P_0x5e3615815690 .param/l "OP_ADD" 1 5 1266, C4<000>;
P_0x5e36158156d0 .param/l "OP_CLAIM_FACTOR" 1 5 1272, C4<110>;
P_0x5e3615815710 .param/l "OP_DIV" 1 5 1269, C4<011>;
P_0x5e3615815750 .param/l "OP_INFO_GAIN" 1 5 1271, C4<101>;
P_0x5e3615815790 .param/l "OP_LOG2" 1 5 1270, C4<100>;
P_0x5e36158157d0 .param/l "OP_MUL" 1 5 1268, C4<010>;
P_0x5e3615815810 .param/l "OP_SUB" 1 5 1267, C4<001>;
P_0x5e3615815850 .param/l "Q16_MAX" 1 5 1263, C4<01111111111111111111111111111111>;
P_0x5e3615815890 .param/l "Q16_MIN" 1 5 1264, +C4<10000000000000000000000000000000>;
P_0x5e36158158d0 .param/l "Q16_ONE" 1 5 1262, C4<00000000000000010000000000000000>;
P_0x5e3615815910 .param/l "Q16_SHIFT" 1 5 1261, +C4<00000000000000000000000000010000>;
v0x5e3615816420_0 .net "clk", 0 0, v0x5e3615825470_0;  alias, 1 drivers
v0x5e3615816510 .array "factor_lut", 3 0, 31 0;
v0x5e36158165b0_0 .net "op", 2 0, v0x5e3615821b00_0;  1 drivers
v0x5e36158166a0_0 .net "operand_a", 31 0, v0x5e3615821bf0_0;  1 drivers
v0x5e3615816780_0 .net "operand_b", 31 0, v0x5e3615821cc0_0;  1 drivers
v0x5e36158168b0_0 .var "overflow", 0 0;
v0x5e3615816970_0 .var "ready", 0 0;
v0x5e3615816a30_0 .var "result", 31 0;
v0x5e3615816b10_0 .net "rst_n", 0 0, v0x5e3615826590_0;  alias, 1 drivers
v0x5e3615816bb0_0 .net "valid", 0 0, v0x5e3615822000_0;  1 drivers
S_0x5e3615815f70 .scope function.vec4.s32, "simple_log2_approx" "simple_log2_approx" 5 1275, 5 1275 0, S_0x5e36158154b0;
 .timescale -9 -12;
v0x5e3615816150_0 .var "msb_pos", 5 0;
; Variable simple_log2_approx is vec4 return value of scope S_0x5e3615815f70
v0x5e3615816330_0 .var "x", 31 0;
TD_thiele_cpu_isomorphism_tb.dut.mu_alu_inst.simple_log2_approx ;
    %load/vec4 v0x5e3615816330_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.86, 8;
    %pushi/vec4 31, 0, 6;
    %store/vec4 v0x5e3615816150_0, 0, 6;
    %jmp T_15.87;
T_15.86 ;
    %load/vec4 v0x5e3615816330_0;
    %parti/s 1, 30, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.88, 8;
    %pushi/vec4 30, 0, 6;
    %store/vec4 v0x5e3615816150_0, 0, 6;
    %jmp T_15.89;
T_15.88 ;
    %load/vec4 v0x5e3615816330_0;
    %parti/s 1, 29, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.90, 8;
    %pushi/vec4 29, 0, 6;
    %store/vec4 v0x5e3615816150_0, 0, 6;
    %jmp T_15.91;
T_15.90 ;
    %load/vec4 v0x5e3615816330_0;
    %parti/s 1, 28, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.92, 8;
    %pushi/vec4 28, 0, 6;
    %store/vec4 v0x5e3615816150_0, 0, 6;
    %jmp T_15.93;
T_15.92 ;
    %load/vec4 v0x5e3615816330_0;
    %parti/s 1, 27, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.94, 8;
    %pushi/vec4 27, 0, 6;
    %store/vec4 v0x5e3615816150_0, 0, 6;
    %jmp T_15.95;
T_15.94 ;
    %load/vec4 v0x5e3615816330_0;
    %parti/s 1, 26, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.96, 8;
    %pushi/vec4 26, 0, 6;
    %store/vec4 v0x5e3615816150_0, 0, 6;
    %jmp T_15.97;
T_15.96 ;
    %load/vec4 v0x5e3615816330_0;
    %parti/s 1, 25, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.98, 8;
    %pushi/vec4 25, 0, 6;
    %store/vec4 v0x5e3615816150_0, 0, 6;
    %jmp T_15.99;
T_15.98 ;
    %load/vec4 v0x5e3615816330_0;
    %parti/s 1, 24, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.100, 8;
    %pushi/vec4 24, 0, 6;
    %store/vec4 v0x5e3615816150_0, 0, 6;
    %jmp T_15.101;
T_15.100 ;
    %load/vec4 v0x5e3615816330_0;
    %parti/s 1, 23, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.102, 8;
    %pushi/vec4 23, 0, 6;
    %store/vec4 v0x5e3615816150_0, 0, 6;
    %jmp T_15.103;
T_15.102 ;
    %load/vec4 v0x5e3615816330_0;
    %parti/s 1, 22, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.104, 8;
    %pushi/vec4 22, 0, 6;
    %store/vec4 v0x5e3615816150_0, 0, 6;
    %jmp T_15.105;
T_15.104 ;
    %load/vec4 v0x5e3615816330_0;
    %parti/s 1, 21, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.106, 8;
    %pushi/vec4 21, 0, 6;
    %store/vec4 v0x5e3615816150_0, 0, 6;
    %jmp T_15.107;
T_15.106 ;
    %load/vec4 v0x5e3615816330_0;
    %parti/s 1, 20, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.108, 8;
    %pushi/vec4 20, 0, 6;
    %store/vec4 v0x5e3615816150_0, 0, 6;
    %jmp T_15.109;
T_15.108 ;
    %load/vec4 v0x5e3615816330_0;
    %parti/s 1, 19, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.110, 8;
    %pushi/vec4 19, 0, 6;
    %store/vec4 v0x5e3615816150_0, 0, 6;
    %jmp T_15.111;
T_15.110 ;
    %load/vec4 v0x5e3615816330_0;
    %parti/s 1, 18, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.112, 8;
    %pushi/vec4 18, 0, 6;
    %store/vec4 v0x5e3615816150_0, 0, 6;
    %jmp T_15.113;
T_15.112 ;
    %load/vec4 v0x5e3615816330_0;
    %parti/s 1, 17, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.114, 8;
    %pushi/vec4 17, 0, 6;
    %store/vec4 v0x5e3615816150_0, 0, 6;
    %jmp T_15.115;
T_15.114 ;
    %load/vec4 v0x5e3615816330_0;
    %parti/s 1, 16, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.116, 8;
    %pushi/vec4 16, 0, 6;
    %store/vec4 v0x5e3615816150_0, 0, 6;
    %jmp T_15.117;
T_15.116 ;
    %load/vec4 v0x5e3615816330_0;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.118, 8;
    %pushi/vec4 15, 0, 6;
    %store/vec4 v0x5e3615816150_0, 0, 6;
    %jmp T_15.119;
T_15.118 ;
    %load/vec4 v0x5e3615816330_0;
    %parti/s 1, 14, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.120, 8;
    %pushi/vec4 14, 0, 6;
    %store/vec4 v0x5e3615816150_0, 0, 6;
    %jmp T_15.121;
T_15.120 ;
    %load/vec4 v0x5e3615816330_0;
    %parti/s 1, 13, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.122, 8;
    %pushi/vec4 13, 0, 6;
    %store/vec4 v0x5e3615816150_0, 0, 6;
    %jmp T_15.123;
T_15.122 ;
    %load/vec4 v0x5e3615816330_0;
    %parti/s 1, 12, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.124, 8;
    %pushi/vec4 12, 0, 6;
    %store/vec4 v0x5e3615816150_0, 0, 6;
    %jmp T_15.125;
T_15.124 ;
    %load/vec4 v0x5e3615816330_0;
    %parti/s 1, 11, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.126, 8;
    %pushi/vec4 11, 0, 6;
    %store/vec4 v0x5e3615816150_0, 0, 6;
    %jmp T_15.127;
T_15.126 ;
    %load/vec4 v0x5e3615816330_0;
    %parti/s 1, 10, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.128, 8;
    %pushi/vec4 10, 0, 6;
    %store/vec4 v0x5e3615816150_0, 0, 6;
    %jmp T_15.129;
T_15.128 ;
    %load/vec4 v0x5e3615816330_0;
    %parti/s 1, 9, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.130, 8;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v0x5e3615816150_0, 0, 6;
    %jmp T_15.131;
T_15.130 ;
    %load/vec4 v0x5e3615816330_0;
    %parti/s 1, 8, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.132, 8;
    %pushi/vec4 8, 0, 6;
    %store/vec4 v0x5e3615816150_0, 0, 6;
    %jmp T_15.133;
T_15.132 ;
    %load/vec4 v0x5e3615816330_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.134, 8;
    %pushi/vec4 7, 0, 6;
    %store/vec4 v0x5e3615816150_0, 0, 6;
    %jmp T_15.135;
T_15.134 ;
    %load/vec4 v0x5e3615816330_0;
    %parti/s 1, 6, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.136, 8;
    %pushi/vec4 6, 0, 6;
    %store/vec4 v0x5e3615816150_0, 0, 6;
    %jmp T_15.137;
T_15.136 ;
    %load/vec4 v0x5e3615816330_0;
    %parti/s 1, 5, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.138, 8;
    %pushi/vec4 5, 0, 6;
    %store/vec4 v0x5e3615816150_0, 0, 6;
    %jmp T_15.139;
T_15.138 ;
    %load/vec4 v0x5e3615816330_0;
    %parti/s 1, 4, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.140, 8;
    %pushi/vec4 4, 0, 6;
    %store/vec4 v0x5e3615816150_0, 0, 6;
    %jmp T_15.141;
T_15.140 ;
    %load/vec4 v0x5e3615816330_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.142, 8;
    %pushi/vec4 3, 0, 6;
    %store/vec4 v0x5e3615816150_0, 0, 6;
    %jmp T_15.143;
T_15.142 ;
    %load/vec4 v0x5e3615816330_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.144, 8;
    %pushi/vec4 2, 0, 6;
    %store/vec4 v0x5e3615816150_0, 0, 6;
    %jmp T_15.145;
T_15.144 ;
    %load/vec4 v0x5e3615816330_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.146, 8;
    %pushi/vec4 1, 0, 6;
    %store/vec4 v0x5e3615816150_0, 0, 6;
    %jmp T_15.147;
T_15.146 ;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x5e3615816150_0, 0, 6;
T_15.147 ;
T_15.145 ;
T_15.143 ;
T_15.141 ;
T_15.139 ;
T_15.137 ;
T_15.135 ;
T_15.133 ;
T_15.131 ;
T_15.129 ;
T_15.127 ;
T_15.125 ;
T_15.123 ;
T_15.121 ;
T_15.119 ;
T_15.117 ;
T_15.115 ;
T_15.113 ;
T_15.111 ;
T_15.109 ;
T_15.107 ;
T_15.105 ;
T_15.103 ;
T_15.101 ;
T_15.99 ;
T_15.97 ;
T_15.95 ;
T_15.93 ;
T_15.91 ;
T_15.89 ;
T_15.87 ;
    %load/vec4 v0x5e3615816150_0;
    %pad/u 32;
    %subi 16, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %ret/vec4 0, 0, 32;  Assign to simple_log2_approx (store_vec4_to_lval)
    %end;
S_0x5e3615816d70 .scope module, "mu_core_inst" "mu_core" 5 1192, 5 1541 0, S_0x5e36157a07d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 32 "instruction";
    .port_info 3 /INPUT 1 "instr_valid";
    .port_info 4 /OUTPUT 1 "instr_allowed";
    .port_info 5 /OUTPUT 1 "receipt_required";
    .port_info 6 /INPUT 32 "current_mu_cost";
    .port_info 7 /INPUT 32 "proposed_cost";
    .port_info 8 /INPUT 6 "partition_count";
    .port_info 9 /INPUT 32 "memory_isolation";
    .port_info 10 /INPUT 32 "receipt_value";
    .port_info 11 /INPUT 1 "receipt_valid";
    .port_info 12 /OUTPUT 1 "receipt_accepted";
    .port_info 13 /OUTPUT 1 "cost_gate_open";
    .port_info 14 /OUTPUT 1 "partition_gate_open";
    .port_info 15 /OUTPUT 32 "core_status";
    .port_info 16 /OUTPUT 1 "enforcement_active";
P_0x5e3615816f00 .param/l "OPC_HALT" 1 5 1562, C4<11111111>;
P_0x5e3615816f40 .param/l "OPC_MDLACC" 1 5 1562, C4<00000101>;
P_0x5e3615816f80 .param/l "OPC_PDISCOVER" 1 5 1562, C4<00000110>;
P_0x5e3615816fc0 .param/l "OPC_PMERGE" 1 5 1561, C4<00000010>;
P_0x5e3615817000 .param/l "OPC_PNEW" 1 5 1561, C4<00000000>;
P_0x5e3615817040 .param/l "OPC_PSPLIT" 1 5 1561, C4<00000001>;
P_0x5e3615817080 .param/l "ST_ALLOWED" 1 5 1564, C4<00000000000000000000000000000010>;
P_0x5e36158170c0 .param/l "ST_CHECKING" 1 5 1564, C4<00000000000000000000000000000001>;
P_0x5e3615817100 .param/l "ST_DENIED_COST" 1 5 1565, C4<00000000000000000000000000000011>;
P_0x5e3615817140 .param/l "ST_DENIED_ISO" 1 5 1565, C4<00000000000000000000000000000100>;
P_0x5e3615817180 .param/l "ST_IDLE" 1 5 1564, C4<00000000000000000000000000000000>;
P_0x5e36158171c0 .param/l "ST_RECEIPT_OK" 1 5 1565, C4<00000000000000000000000000000101>;
L_0x5e3615839b50 .functor AND 1, L_0x5e3615839f40, L_0x5e3615839ab0, C4<1>, C4<1>;
v0x5e361581a4b0_0 .net *"_ivl_11", 0 0, L_0x5e3615839ab0;  1 drivers
L_0x7d9abe77a2e8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5e361581a590_0 .net/2u *"_ivl_2", 7 0, L_0x7d9abe77a2e8;  1 drivers
v0x5e361581a670_0 .net *"_ivl_5", 23 0, L_0x5e36158397c0;  1 drivers
v0x5e361581a730_0 .net "chain_continuity_ok_w", 0 0, v0x5e3615819820_0;  1 drivers
v0x5e361581a7d0_0 .net "clk", 0 0, v0x5e3615825470_0;  alias, 1 drivers
v0x5e361581a8c0_0 .net "computed_instruction_cost", 31 0, v0x5e3615819ae0_0;  1 drivers
v0x5e361581a960_0 .var "core_status", 31 0;
v0x5e361581aa20_0 .var "cost_decreasing", 0 0;
v0x5e361581aae0_0 .var "cost_gate_open", 0 0;
v0x5e361581ac30_0 .net "current_mu_cost", 31 0, v0x5e3615821a40_0;  alias, 1 drivers
v0x5e361581acf0_0 .var "enforcement_active", 0 0;
v0x5e361581adb0_0 .var "expected_cost", 31 0;
v0x5e361581ae90_0 .var "instr_allowed", 0 0;
v0x5e361581af50_0 .net "instr_valid", 0 0, L_0x5e3615839f40;  1 drivers
v0x5e361581b010_0 .net "instruction", 31 0, L_0x5e3615828490;  alias, 1 drivers
v0x5e361581b0f0_0 .var "last_instr_valid", 0 0;
v0x5e361581b1b0_0 .var "last_instruction", 31 0;
L_0x7d9abe77a408 .functor BUFT 1, C4<11001010111111101011101010111110>, C4<0>, C4<0>, C4<0>;
v0x5e361581b3a0_0 .net "memory_isolation", 31 0, L_0x7d9abe77a408;  1 drivers
v0x5e361581b480_0 .net "new_instruction_cycle", 0 0, L_0x5e3615839b50;  1 drivers
v0x5e361581b540_0 .net "partition_count", 5 0, v0x5e36158228e0_0;  1 drivers
v0x5e361581b620_0 .var "partition_gate_open", 0 0;
v0x5e361581b6e0_0 .var "partition_independent", 0 0;
v0x5e361581b7a0_0 .var "prev_post_mu", 31 0;
v0x5e361581b860_0 .net "proposed_cost", 31 0, v0x5e3615823320_0;  1 drivers
v0x5e361581b930_0 .var "receipt_accepted", 0 0;
v0x5e361581b9d0_0 .net "receipt_integrity_ok_w", 0 0, v0x5e3615819db0_0;  1 drivers
v0x5e361581baa0_0 .var "receipt_required", 0 0;
v0x5e361581bb40_0 .net "receipt_valid", 0 0, v0x5e3615823610_0;  1 drivers
v0x5e361581bc10_0 .net "receipt_value", 31 0, v0x5e36158236b0_0;  1 drivers
v0x5e361581bcd0_0 .net "rst_n", 0 0, v0x5e3615826590_0;  alias, 1 drivers
L_0x5e3615839720 .part L_0x5e3615828490, 24, 8;
L_0x5e36158397c0 .part L_0x5e3615828490, 0, 24;
L_0x5e3615839970 .concat [ 24 8 0 0], L_0x5e36158397c0, L_0x7d9abe77a2e8;
L_0x5e3615839ab0 .reduce/nor v0x5e361581b0f0_0;
S_0x5e36158179e0 .scope function.vec4.s1, "check_partition_independence" "check_partition_independence" 5 1594, 5 1594 0, S_0x5e3615816d70;
 .timescale -9 -12;
; Variable check_partition_independence is vec4 return value of scope S_0x5e36158179e0
v0x5e3615817cc0_0 .var "instr", 31 0;
v0x5e3615817da0_0 .var "mem_iso", 31 0;
v0x5e3615817e90_0 .var "part_count", 5 0;
TD_thiele_cpu_isomorphism_tb.dut.mu_core_inst.check_partition_independence ;
    %load/vec4 v0x5e3615817cc0_0;
    %parti/s 8, 24, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_16.148, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_16.149, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_16.150, 6;
    %pushi/vec4 1, 0, 1;
    %ret/vec4 0, 0, 1;  Assign to check_partition_independence (store_vec4_to_lval)
    %jmp T_16.152;
T_16.148 ;
    %load/vec4 v0x5e3615817e90_0;
    %pad/u 32;
    %cmpi/u 64, 0, 32;
    %flag_get/vec4 5;
    %ret/vec4 0, 0, 1;  Assign to check_partition_independence (store_vec4_to_lval)
    %jmp T_16.152;
T_16.149 ;
    %load/vec4 v0x5e3615817cc0_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x5e3615817e90_0;
    %pad/u 8;
    %cmp/u;
    %flag_get/vec4 5;
    %jmp/0 T_16.153, 5;
    %load/vec4 v0x5e3615817e90_0;
    %pad/u 32;
    %cmpi/u 63, 0, 32;
    %flag_get/vec4 5;
    %and;
T_16.153;
    %ret/vec4 0, 0, 1;  Assign to check_partition_independence (store_vec4_to_lval)
    %jmp T_16.152;
T_16.150 ;
    %load/vec4 v0x5e3615817cc0_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x5e3615817e90_0;
    %pad/u 8;
    %cmp/u;
    %flag_get/vec4 5;
    %jmp/0 T_16.155, 5;
    %load/vec4 v0x5e3615817cc0_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x5e3615817e90_0;
    %pad/u 8;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_16.155;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_16.154, 8;
    %load/vec4 v0x5e3615817cc0_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x5e3615817cc0_0;
    %parti/s 8, 8, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_16.154;
    %ret/vec4 0, 0, 1;  Assign to check_partition_independence (store_vec4_to_lval)
    %jmp T_16.152;
T_16.152 ;
    %pop/vec4 1;
    %retload/vec4 0; Load check_partition_independence (draw_signal_vec4)
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_16.156, 8;
    %load/vec4 v0x5e3615817da0_0;
    %pushi/vec4 3405691582, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_16.156;
    %ret/vec4 0, 0, 1;  Assign to check_partition_independence (store_vec4_to_lval)
    %end;
S_0x5e3615817f70 .scope module, "integrity_checker" "receipt_integrity_checker" 5 1577, 5 1421 0, S_0x5e3615816d70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "receipt_valid";
    .port_info 3 /INPUT 32 "receipt_pre_mu";
    .port_info 4 /INPUT 32 "receipt_post_mu";
    .port_info 5 /INPUT 8 "receipt_opcode";
    .port_info 6 /INPUT 32 "receipt_operand";
    .port_info 7 /INPUT 1 "chain_mode";
    .port_info 8 /INPUT 32 "prev_post_mu";
    .port_info 9 /OUTPUT 1 "receipt_integrity_ok";
    .port_info 10 /OUTPUT 1 "chain_continuity_ok";
    .port_info 11 /OUTPUT 32 "computed_cost";
    .port_info 12 /OUTPUT 32 "error_code";
P_0x5e3615818170 .param/l "ERR_CHAIN" 1 5 1447, C4<00000000000000000000000000000010>;
P_0x5e36158181b0 .param/l "ERR_MU_MISMATCH" 1 5 1446, C4<00000000000000000000000000000001>;
P_0x5e36158181f0 .param/l "ERR_NONE" 1 5 1446, C4<00000000000000000000000000000000>;
P_0x5e3615818230 .param/l "ERR_OVERFLOW" 1 5 1448, C4<00000000000000000000000000000100>;
P_0x5e3615818270 .param/l "ERR_UNKNOWN_OP" 1 5 1447, C4<00000000000000000000000000000011>;
P_0x5e36158182b0 .param/l "OP_CHSH_TRIAL" 1 5 1441, C4<00001001>;
P_0x5e36158182f0 .param/l "OP_EMIT" 1 5 1442, C4<00001110>;
P_0x5e3615818330 .param/l "OP_HALT" 1 5 1443, C4<11111111>;
P_0x5e3615818370 .param/l "OP_LASSERT" 1 5 1439, C4<00000011>;
P_0x5e36158183b0 .param/l "OP_LJOIN" 1 5 1439, C4<00000100>;
P_0x5e36158183f0 .param/l "OP_MDLACC" 1 5 1439, C4<00000101>;
P_0x5e3615818430 .param/l "OP_ORACLE" 1 5 1443, C4<00010000>;
P_0x5e3615818470 .param/l "OP_PDISCOVER" 1 5 1440, C4<00000110>;
P_0x5e36158184b0 .param/l "OP_PMERGE" 1 5 1438, C4<00000010>;
P_0x5e36158184f0 .param/l "OP_PNEW" 1 5 1438, C4<00000000>;
P_0x5e3615818530 .param/l "OP_PSPLIT" 1 5 1438, C4<00000001>;
P_0x5e3615818570 .param/l "OP_PYEXEC" 1 5 1440, C4<00001000>;
P_0x5e36158185b0 .param/l "OP_REVEAL" 1 5 1443, C4<00001111>;
P_0x5e36158185f0 .param/l "OP_XFER" 1 5 1440, C4<00000111>;
P_0x5e3615818630 .param/l "OP_XOR_ADD" 1 5 1441, C4<00001011>;
P_0x5e3615818670 .param/l "OP_XOR_LOAD" 1 5 1441, C4<00001010>;
P_0x5e36158186b0 .param/l "OP_XOR_RANK" 1 5 1442, C4<00001101>;
P_0x5e36158186f0 .param/l "OP_XOR_SWAP" 1 5 1442, C4<00001100>;
v0x5e3615819820_0 .var "chain_continuity_ok", 0 0;
L_0x7d9abe77a330 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5e3615819900_0 .net "chain_mode", 0 0, L_0x7d9abe77a330;  1 drivers
v0x5e36158199c0_0 .net "clk", 0 0, v0x5e3615825470_0;  alias, 1 drivers
v0x5e3615819ae0_0 .var "computed_cost", 31 0;
v0x5e3615819ba0_0 .var "error_code", 31 0;
v0x5e3615819cd0_0 .net "prev_post_mu", 31 0, v0x5e361581b7a0_0;  1 drivers
v0x5e3615819db0_0 .var "receipt_integrity_ok", 0 0;
v0x5e3615819e70_0 .net "receipt_opcode", 7 0, L_0x5e3615839720;  1 drivers
v0x5e3615819f50_0 .net "receipt_operand", 31 0, L_0x5e3615839970;  1 drivers
v0x5e361581a030_0 .net "receipt_post_mu", 31 0, v0x5e3615823320_0;  alias, 1 drivers
v0x5e361581a110_0 .net "receipt_pre_mu", 31 0, v0x5e3615821a40_0;  alias, 1 drivers
v0x5e361581a1d0_0 .net "receipt_valid", 0 0, v0x5e3615823610_0;  alias, 1 drivers
v0x5e361581a270_0 .net "rst_n", 0 0, v0x5e3615826590_0;  alias, 1 drivers
S_0x5e3615819380 .scope function.vec4.s32, "compute_instruction_cost" "compute_instruction_cost" 5 1450, 5 1450 0, S_0x5e3615817f70;
 .timescale -9 -12;
; Variable compute_instruction_cost is vec4 return value of scope S_0x5e3615819380
v0x5e3615819680_0 .var "opcode", 7 0;
v0x5e3615819760_0 .var "operand", 31 0;
TD_thiele_cpu_isomorphism_tb.dut.mu_core_inst.integrity_checker.compute_instruction_cost ;
    %load/vec4 v0x5e3615819680_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_17.157, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_17.158, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_17.159, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_17.160, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_17.161, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_17.162, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_17.163, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_17.164, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 8;
    %cmp/u;
    %jmp/1 T_17.165, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 8;
    %cmp/u;
    %jmp/1 T_17.166, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 8;
    %cmp/u;
    %jmp/1 T_17.167, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 8;
    %cmp/u;
    %jmp/1 T_17.168, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 8;
    %cmp/u;
    %jmp/1 T_17.169, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 8;
    %cmp/u;
    %jmp/1 T_17.170, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 8;
    %cmp/u;
    %jmp/1 T_17.171, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_17.172, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 8;
    %cmp/u;
    %jmp/1 T_17.173, 6;
    %dup/vec4;
    %pushi/vec4 255, 0, 8;
    %cmp/u;
    %jmp/1 T_17.174, 6;
    %pushi/vec4 4294967295, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to compute_instruction_cost (store_vec4_to_lval)
    %jmp T_17.176;
T_17.157 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x5e3615819760_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %ret/vec4 0, 0, 32;  Assign to compute_instruction_cost (store_vec4_to_lval)
    %jmp T_17.176;
T_17.158 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x5e3615819760_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %ret/vec4 0, 0, 32;  Assign to compute_instruction_cost (store_vec4_to_lval)
    %jmp T_17.176;
T_17.159 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x5e3615819760_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %ret/vec4 0, 0, 32;  Assign to compute_instruction_cost (store_vec4_to_lval)
    %jmp T_17.176;
T_17.160 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x5e3615819760_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %ret/vec4 0, 0, 32;  Assign to compute_instruction_cost (store_vec4_to_lval)
    %jmp T_17.176;
T_17.161 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x5e3615819760_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %ret/vec4 0, 0, 32;  Assign to compute_instruction_cost (store_vec4_to_lval)
    %jmp T_17.176;
T_17.162 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x5e3615819760_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %ret/vec4 0, 0, 32;  Assign to compute_instruction_cost (store_vec4_to_lval)
    %jmp T_17.176;
T_17.163 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x5e3615819760_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %ret/vec4 0, 0, 32;  Assign to compute_instruction_cost (store_vec4_to_lval)
    %jmp T_17.176;
T_17.164 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x5e3615819760_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %ret/vec4 0, 0, 32;  Assign to compute_instruction_cost (store_vec4_to_lval)
    %jmp T_17.176;
T_17.165 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x5e3615819760_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %ret/vec4 0, 0, 32;  Assign to compute_instruction_cost (store_vec4_to_lval)
    %jmp T_17.176;
T_17.166 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x5e3615819760_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %ret/vec4 0, 0, 32;  Assign to compute_instruction_cost (store_vec4_to_lval)
    %jmp T_17.176;
T_17.167 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x5e3615819760_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %ret/vec4 0, 0, 32;  Assign to compute_instruction_cost (store_vec4_to_lval)
    %jmp T_17.176;
T_17.168 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x5e3615819760_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %ret/vec4 0, 0, 32;  Assign to compute_instruction_cost (store_vec4_to_lval)
    %jmp T_17.176;
T_17.169 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x5e3615819760_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %ret/vec4 0, 0, 32;  Assign to compute_instruction_cost (store_vec4_to_lval)
    %jmp T_17.176;
T_17.170 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x5e3615819760_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %ret/vec4 0, 0, 32;  Assign to compute_instruction_cost (store_vec4_to_lval)
    %jmp T_17.176;
T_17.171 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x5e3615819760_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %ret/vec4 0, 0, 32;  Assign to compute_instruction_cost (store_vec4_to_lval)
    %jmp T_17.176;
T_17.172 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x5e3615819760_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %ret/vec4 0, 0, 32;  Assign to compute_instruction_cost (store_vec4_to_lval)
    %jmp T_17.176;
T_17.173 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x5e3615819760_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 8;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x5e3615819760_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %add;
    %ret/vec4 0, 0, 32;  Assign to compute_instruction_cost (store_vec4_to_lval)
    %jmp T_17.176;
T_17.174 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to compute_instruction_cost (store_vec4_to_lval)
    %jmp T_17.176;
T_17.176 ;
    %pop/vec4 1;
    %end;
S_0x5e361581bf90 .scope begin, "mu_tensor_reset" "mu_tensor_reset" 5 430, 5 430 0, S_0x5e36157a07d0;
 .timescale -9 -12;
v0x5e361581c170_0 .var/i "k", 31 0;
S_0x5e361581c270 .scope begin, "reveal_block" "reveal_block" 5 566, 5 566 0, S_0x5e36157a07d0;
 .timescale -9 -12;
v0x5e361581c450_0 .var "flat_idx", 3 0;
S_0x5e361581c550 .scope module, "tsirelson_inst" "tsirelson_checker" 5 1228, 5 1804 0, S_0x5e36157a07d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "chsh_value_q16";
    .port_info 1 /OUTPUT 1 "exceeds_tsirelson";
    .port_info 2 /OUTPUT 1 "exceeds_classical";
    .port_info 3 /OUTPUT 1 "exceeds_prbox";
P_0x5e3615778c70 .param/l "CLASSICAL_Q16" 1 5 1812, C4<00000000000000100000000000000000>;
P_0x5e3615778cb0 .param/l "PR_BOX_Q16" 1 5 1813, C4<00000000000001000000000000000000>;
P_0x5e3615778cf0 .param/l "TSIRELSON_Q16" 1 5 1811, C4<00000000000000101101010000011001>;
L_0x7d9abe77a450 .functor BUFT 1, C4<00000000000000101101010000011001>, C4<0>, C4<0>, C4<0>;
v0x5e361581c8e0_0 .net/2u *"_ivl_0", 31 0, L_0x7d9abe77a450;  1 drivers
L_0x7d9abe77a498 .functor BUFT 1, C4<00000000000000100000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5e361581c9e0_0 .net/2u *"_ivl_4", 31 0, L_0x7d9abe77a498;  1 drivers
L_0x7d9abe77a4e0 .functor BUFT 1, C4<00000000000001000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5e361581cac0_0 .net/2u *"_ivl_8", 31 0, L_0x7d9abe77a4e0;  1 drivers
v0x5e361581cbb0_0 .net "chsh_value_q16", 31 0, v0x5e361581f2c0_0;  1 drivers
v0x5e361581cc90_0 .net "exceeds_classical", 0 0, L_0x5e361583a2f0;  alias, 1 drivers
v0x5e361581cda0_0 .net "exceeds_prbox", 0 0, L_0x5e361583a430;  alias, 1 drivers
v0x5e361581ce60_0 .net "exceeds_tsirelson", 0 0, L_0x5e361583a0a0;  alias, 1 drivers
L_0x5e361583a0a0 .cmp/gt 32, v0x5e361581f2c0_0, L_0x7d9abe77a450;
L_0x5e361583a2f0 .cmp/gt 32, v0x5e361581f2c0_0, L_0x7d9abe77a498;
L_0x5e361583a430 .cmp/gt 32, v0x5e361581f2c0_0, L_0x7d9abe77a4e0;
S_0x5e3615824fb0 .scope begin, "tdd_partition_independence" "tdd_partition_independence" 3 131, 3 131 0, S_0x5e361579c440;
 .timescale -9 -12;
E_0x5e3615745c30 .event posedge, v0x5e3615814750_0;
    .scope S_0x5e36158154b0;
T_18 ;
    %pushi/vec4 3, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5e3615816510, 4, 0;
    %pushi/vec4 5, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5e3615816510, 4, 0;
    %pushi/vec4 3, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5e3615816510, 4, 0;
    %pushi/vec4 7, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5e3615816510, 4, 0;
    %end;
    .thread T_18;
    .scope S_0x5e36158154b0;
T_19 ;
    %wait E_0x5e361570c330;
    %load/vec4 v0x5e3615816b10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5e3615816a30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e3615816970_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e36158168b0_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x5e3615816bb0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_19.4, 9;
    %load/vec4 v0x5e3615816970_0;
    %nor/r;
    %and;
T_19.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e36158168b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5e3615816970_0, 0;
    %load/vec4 v0x5e36158165b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_19.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_19.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_19.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_19.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_19.9, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_19.10, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_19.11, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5e3615816a30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e36158168b0_0, 0;
    %jmp T_19.13;
T_19.5 ;
    %load/vec4 v0x5e36158166a0_0;
    %pad/s 33;
    %load/vec4 v0x5e3615816780_0;
    %pad/s 33;
    %add;
    %split/vec4 32;
    %assign/vec4 v0x5e3615816a30_0, 0;
    %assign/vec4 v0x5e36158168b0_0, 0;
    %load/vec4 v0x5e36158168b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.14, 8;
    %load/vec4 v0x5e36158166a0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x5e3615816780_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_mov 8, 4;
    %jmp/0 T_19.16, 8;
    %load/vec4 v0x5e36158166a0_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 9;
    %jmp/0 T_19.18, 9;
    %pushi/vec4 2147483648, 0, 32;
    %jmp/1 T_19.19, 9;
T_19.18 ; End of true expr.
    %pushi/vec4 2147483647, 0, 32;
    %jmp/0 T_19.19, 9;
 ; End of false expr.
    %blend;
T_19.19;
    %jmp/1 T_19.17, 8;
T_19.16 ; End of true expr.
    %load/vec4 v0x5e3615816a30_0;
    %jmp/0 T_19.17, 8;
 ; End of false expr.
    %blend;
T_19.17;
    %assign/vec4 v0x5e3615816a30_0, 0;
T_19.14 ;
    %jmp T_19.13;
T_19.6 ;
    %load/vec4 v0x5e36158166a0_0;
    %pad/s 33;
    %load/vec4 v0x5e3615816780_0;
    %pad/s 33;
    %sub;
    %split/vec4 32;
    %assign/vec4 v0x5e3615816a30_0, 0;
    %assign/vec4 v0x5e36158168b0_0, 0;
    %load/vec4 v0x5e36158168b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.20, 8;
    %load/vec4 v0x5e36158166a0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x5e3615816780_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %flag_mov 8, 4;
    %jmp/0 T_19.22, 8;
    %load/vec4 v0x5e36158166a0_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 9;
    %jmp/0 T_19.24, 9;
    %pushi/vec4 2147483648, 0, 32;
    %jmp/1 T_19.25, 9;
T_19.24 ; End of true expr.
    %pushi/vec4 2147483647, 0, 32;
    %jmp/0 T_19.25, 9;
 ; End of false expr.
    %blend;
T_19.25;
    %jmp/1 T_19.23, 8;
T_19.22 ; End of true expr.
    %load/vec4 v0x5e3615816a30_0;
    %jmp/0 T_19.23, 8;
 ; End of false expr.
    %blend;
T_19.23;
    %assign/vec4 v0x5e3615816a30_0, 0;
T_19.20 ;
    %jmp T_19.13;
T_19.7 ;
    %load/vec4 v0x5e36158166a0_0;
    %parti/s 1, 31, 6;
    %replicate 32;
    %load/vec4 v0x5e36158166a0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5e3615816780_0;
    %parti/s 1, 31, 6;
    %replicate 32;
    %load/vec4 v0x5e3615816780_0;
    %concat/vec4; draw_concat_vec4
    %mul;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %pad/s 32;
    %assign/vec4 v0x5e3615816a30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e36158168b0_0, 0;
    %jmp T_19.13;
T_19.8 ;
    %load/vec4 v0x5e3615816780_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_19.26, 4;
    %pushi/vec4 2147483647, 0, 32;
    %assign/vec4 v0x5e3615816a30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5e36158168b0_0, 0;
    %jmp T_19.27;
T_19.26 ;
    %load/vec4 v0x5e36158166a0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %assign/vec4 v0x5e3615816a30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e36158168b0_0, 0;
T_19.27 ;
    %jmp T_19.13;
T_19.9 ;
    %load/vec4 v0x5e36158166a0_0;
    %cmpi/e 0, 0, 32;
    %jmp/1 T_19.30, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x5e36158166a0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 8;
    %flag_mov 4, 5;
T_19.30;
    %jmp/0xz  T_19.28, 4;
    %pushi/vec4 2147483648, 0, 32;
    %assign/vec4 v0x5e3615816a30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5e36158168b0_0, 0;
    %jmp T_19.29;
T_19.28 ;
    %load/vec4 v0x5e36158166a0_0;
    %store/vec4 v0x5e3615816330_0, 0, 32;
    %callf/vec4 TD_thiele_cpu_isomorphism_tb.dut.mu_alu_inst.simple_log2_approx, S_0x5e3615815f70;
    %assign/vec4 v0x5e3615816a30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e36158168b0_0, 0;
T_19.29 ;
    %jmp T_19.13;
T_19.10 ;
    %load/vec4 v0x5e3615816780_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_19.31, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5e3615816a30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5e36158168b0_0, 0;
    %jmp T_19.32;
T_19.31 ;
    %load/vec4 v0x5e36158166a0_0;
    %load/vec4 v0x5e3615816780_0;
    %sub;
    %assign/vec4 v0x5e3615816a30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e36158168b0_0, 0;
T_19.32 ;
    %jmp T_19.13;
T_19.11 ;
    %load/vec4 v0x5e36158166a0_0;
    %load/vec4 v0x5e3615816780_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 30, 0, 33;
    %cmp/u;
    %jmp/1 T_19.33, 6;
    %dup/vec4;
    %pushi/vec4 31, 0, 33;
    %cmp/u;
    %jmp/1 T_19.34, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 33;
    %cmp/u;
    %jmp/1 T_19.35, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 33;
    %cmp/u;
    %jmp/1 T_19.36, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5e3615816a30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5e36158168b0_0, 0;
    %jmp T_19.38;
T_19.33 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5e3615816510, 4;
    %assign/vec4 v0x5e3615816a30_0, 0;
    %jmp T_19.38;
T_19.34 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5e3615816510, 4;
    %assign/vec4 v0x5e3615816a30_0, 0;
    %jmp T_19.38;
T_19.35 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5e3615816510, 4;
    %assign/vec4 v0x5e3615816a30_0, 0;
    %jmp T_19.38;
T_19.36 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5e3615816510, 4;
    %assign/vec4 v0x5e3615816a30_0, 0;
    %jmp T_19.38;
T_19.38 ;
    %pop/vec4 1;
    %jmp T_19.13;
T_19.13 ;
    %pop/vec4 1;
    %jmp T_19.3;
T_19.2 ;
    %load/vec4 v0x5e3615816bb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.39, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e3615816970_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e36158168b0_0, 0;
T_19.39 ;
T_19.3 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x5e3615817f70;
T_20 ;
    %wait E_0x5e361570c330;
    %load/vec4 v0x5e361581a270_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e3615819db0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e3615819820_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5e3615819ae0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5e3615819ba0_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x5e361581a1d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %load/vec4 v0x5e3615819e70_0;
    %load/vec4 v0x5e3615819f50_0;
    %store/vec4 v0x5e3615819760_0, 0, 32;
    %store/vec4 v0x5e3615819680_0, 0, 8;
    %callf/vec4 TD_thiele_cpu_isomorphism_tb.dut.mu_core_inst.integrity_checker.compute_instruction_cost, S_0x5e3615819380;
    %assign/vec4 v0x5e3615819ae0_0, 0;
    %load/vec4 v0x5e3615819e70_0;
    %load/vec4 v0x5e3615819f50_0;
    %store/vec4 v0x5e3615819760_0, 0, 32;
    %store/vec4 v0x5e3615819680_0, 0, 8;
    %callf/vec4 TD_thiele_cpu_isomorphism_tb.dut.mu_core_inst.integrity_checker.compute_instruction_cost, S_0x5e3615819380;
    %cmpi/e 4294967295, 0, 32;
    %jmp/0xz  T_20.4, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e3615819db0_0, 0;
    %pushi/vec4 3, 0, 32;
    %assign/vec4 v0x5e3615819ba0_0, 0;
    %jmp T_20.5;
T_20.4 ;
    %pushi/vec4 4294967295, 0, 32;
    %load/vec4 v0x5e3615819ae0_0;
    %sub;
    %load/vec4 v0x5e361581a110_0;
    %cmp/u;
    %jmp/0xz  T_20.6, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e3615819db0_0, 0;
    %pushi/vec4 4, 0, 32;
    %assign/vec4 v0x5e3615819ba0_0, 0;
    %jmp T_20.7;
T_20.6 ;
    %load/vec4 v0x5e361581a030_0;
    %load/vec4 v0x5e361581a110_0;
    %load/vec4 v0x5e3615819e70_0;
    %load/vec4 v0x5e3615819f50_0;
    %store/vec4 v0x5e3615819760_0, 0, 32;
    %store/vec4 v0x5e3615819680_0, 0, 8;
    %callf/vec4 TD_thiele_cpu_isomorphism_tb.dut.mu_core_inst.integrity_checker.compute_instruction_cost, S_0x5e3615819380;
    %add;
    %cmp/e;
    %jmp/0xz  T_20.8, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5e3615819db0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5e3615819ba0_0, 0;
    %jmp T_20.9;
T_20.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e3615819db0_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x5e3615819ba0_0, 0;
    %load/vec4 v0x5e361581a110_0;
    %load/vec4 v0x5e3615819e70_0;
    %load/vec4 v0x5e3615819f50_0;
    %store/vec4 v0x5e3615819760_0, 0, 32;
    %store/vec4 v0x5e3615819680_0, 0, 8;
    %callf/vec4 TD_thiele_cpu_isomorphism_tb.dut.mu_core_inst.integrity_checker.compute_instruction_cost, S_0x5e3615819380;
    %add;
    %vpi_call/w 5 1493 "$display", "FORGERY DETECTED: pre_mu=%d, post_mu=%d, expected=%d", v0x5e361581a110_0, v0x5e361581a030_0, S<0,vec4,u32> {1 0 0};
T_20.9 ;
T_20.7 ;
T_20.5 ;
    %load/vec4 v0x5e3615819900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.10, 8;
    %load/vec4 v0x5e361581a110_0;
    %load/vec4 v0x5e3615819cd0_0;
    %cmp/e;
    %jmp/0xz  T_20.12, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5e3615819820_0, 0;
    %jmp T_20.13;
T_20.12 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e3615819820_0, 0;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v0x5e3615819ba0_0, 0;
    %vpi_call/w 5 1506 "$display", "CHAIN BREAK: prev_post_mu=%d, this_pre_mu=%d", v0x5e3615819cd0_0, v0x5e361581a110_0 {0 0 0};
T_20.13 ;
    %jmp T_20.11;
T_20.10 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5e3615819820_0, 0;
T_20.11 ;
    %jmp T_20.3;
T_20.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e3615819db0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e3615819820_0, 0;
T_20.3 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x5e3615816d70;
T_21 ;
    %wait E_0x5e361570c330;
    %load/vec4 v0x5e361581bcd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e361581ae90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e361581baa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e361581b930_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e361581aae0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e361581b620_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5e361581a960_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5e361581acf0_0, 0;
    %pushi/vec4 3735928559, 0, 32;
    %assign/vec4 v0x5e361581b1b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5e361581adb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5e361581b6e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e361581aa20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e361581b0f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5e361581b7a0_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x5e361581af50_0;
    %assign/vec4 v0x5e361581b0f0_0, 0;
    %load/vec4 v0x5e361581b480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v0x5e361581b010_0;
    %assign/vec4 v0x5e361581b1b0_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x5e361581a960_0, 0;
    %load/vec4 v0x5e361581b010_0;
    %parti/s 8, 24, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_21.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_21.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_21.6, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_21.7, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_21.8, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e361581baa0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5e361581ae90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5e361581b620_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5e361581aae0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5e361581a960_0, 0;
    %jmp T_21.10;
T_21.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e361581baa0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5e361581ae90_0, 0;
    %load/vec4 v0x5e361581b010_0;
    %load/vec4 v0x5e361581b540_0;
    %load/vec4 v0x5e361581b3a0_0;
    %store/vec4 v0x5e3615817da0_0, 0, 32;
    %store/vec4 v0x5e3615817e90_0, 0, 6;
    %store/vec4 v0x5e3615817cc0_0, 0, 32;
    %callf/vec4 TD_thiele_cpu_isomorphism_tb.dut.mu_core_inst.check_partition_independence, S_0x5e36158179e0;
    %assign/vec4 v0x5e361581b6e0_0, 0;
    %load/vec4 v0x5e361581b010_0;
    %load/vec4 v0x5e361581b540_0;
    %load/vec4 v0x5e361581b3a0_0;
    %store/vec4 v0x5e3615817da0_0, 0, 32;
    %store/vec4 v0x5e3615817e90_0, 0, 6;
    %store/vec4 v0x5e3615817cc0_0, 0, 32;
    %callf/vec4 TD_thiele_cpu_isomorphism_tb.dut.mu_core_inst.check_partition_independence, S_0x5e36158179e0;
    %assign/vec4 v0x5e361581b620_0, 0;
    %load/vec4 v0x5e361581ac30_0;
    %load/vec4 v0x5e361581b860_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %assign/vec4 v0x5e361581aa20_0, 0;
    %load/vec4 v0x5e361581ac30_0;
    %load/vec4 v0x5e361581b860_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %assign/vec4 v0x5e361581aae0_0, 0;
    %load/vec4 v0x5e361581b010_0;
    %load/vec4 v0x5e361581b540_0;
    %load/vec4 v0x5e361581b3a0_0;
    %store/vec4 v0x5e3615817da0_0, 0, 32;
    %store/vec4 v0x5e3615817e90_0, 0, 6;
    %store/vec4 v0x5e3615817cc0_0, 0, 32;
    %callf/vec4 TD_thiele_cpu_isomorphism_tb.dut.mu_core_inst.check_partition_independence, S_0x5e36158179e0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_21.13, 9;
    %load/vec4 v0x5e361581ac30_0;
    %load/vec4 v0x5e361581b860_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_21.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.11, 8;
    %load/vec4 v0x5e361581b860_0;
    %assign/vec4 v0x5e361581adb0_0, 0;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v0x5e361581a960_0, 0;
    %jmp T_21.12;
T_21.11 ;
    %load/vec4 v0x5e361581b010_0;
    %load/vec4 v0x5e361581b540_0;
    %load/vec4 v0x5e361581b3a0_0;
    %store/vec4 v0x5e3615817da0_0, 0, 32;
    %store/vec4 v0x5e3615817e90_0, 0, 6;
    %store/vec4 v0x5e3615817cc0_0, 0, 32;
    %callf/vec4 TD_thiele_cpu_isomorphism_tb.dut.mu_core_inst.check_partition_independence, S_0x5e36158179e0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.14, 8;
    %pushi/vec4 4, 0, 32;
    %assign/vec4 v0x5e361581a960_0, 0;
    %jmp T_21.15;
T_21.14 ;
    %pushi/vec4 3, 0, 32;
    %assign/vec4 v0x5e361581a960_0, 0;
T_21.15 ;
T_21.12 ;
    %jmp T_21.10;
T_21.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e361581baa0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5e361581ae90_0, 0;
    %load/vec4 v0x5e361581b010_0;
    %load/vec4 v0x5e361581b540_0;
    %load/vec4 v0x5e361581b3a0_0;
    %store/vec4 v0x5e3615817da0_0, 0, 32;
    %store/vec4 v0x5e3615817e90_0, 0, 6;
    %store/vec4 v0x5e3615817cc0_0, 0, 32;
    %callf/vec4 TD_thiele_cpu_isomorphism_tb.dut.mu_core_inst.check_partition_independence, S_0x5e36158179e0;
    %assign/vec4 v0x5e361581b6e0_0, 0;
    %load/vec4 v0x5e361581b010_0;
    %load/vec4 v0x5e361581b540_0;
    %load/vec4 v0x5e361581b3a0_0;
    %store/vec4 v0x5e3615817da0_0, 0, 32;
    %store/vec4 v0x5e3615817e90_0, 0, 6;
    %store/vec4 v0x5e3615817cc0_0, 0, 32;
    %callf/vec4 TD_thiele_cpu_isomorphism_tb.dut.mu_core_inst.check_partition_independence, S_0x5e36158179e0;
    %assign/vec4 v0x5e361581b620_0, 0;
    %load/vec4 v0x5e361581ac30_0;
    %load/vec4 v0x5e361581b860_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %assign/vec4 v0x5e361581aa20_0, 0;
    %load/vec4 v0x5e361581ac30_0;
    %load/vec4 v0x5e361581b860_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %assign/vec4 v0x5e361581aae0_0, 0;
    %load/vec4 v0x5e361581b010_0;
    %load/vec4 v0x5e361581b540_0;
    %load/vec4 v0x5e361581b3a0_0;
    %store/vec4 v0x5e3615817da0_0, 0, 32;
    %store/vec4 v0x5e3615817e90_0, 0, 6;
    %store/vec4 v0x5e3615817cc0_0, 0, 32;
    %callf/vec4 TD_thiele_cpu_isomorphism_tb.dut.mu_core_inst.check_partition_independence, S_0x5e36158179e0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_21.18, 9;
    %load/vec4 v0x5e361581ac30_0;
    %load/vec4 v0x5e361581b860_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_21.18;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.16, 8;
    %load/vec4 v0x5e361581b860_0;
    %assign/vec4 v0x5e361581adb0_0, 0;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v0x5e361581a960_0, 0;
    %jmp T_21.17;
T_21.16 ;
    %load/vec4 v0x5e361581b010_0;
    %load/vec4 v0x5e361581b540_0;
    %load/vec4 v0x5e361581b3a0_0;
    %store/vec4 v0x5e3615817da0_0, 0, 32;
    %store/vec4 v0x5e3615817e90_0, 0, 6;
    %store/vec4 v0x5e3615817cc0_0, 0, 32;
    %callf/vec4 TD_thiele_cpu_isomorphism_tb.dut.mu_core_inst.check_partition_independence, S_0x5e36158179e0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.19, 8;
    %pushi/vec4 4, 0, 32;
    %assign/vec4 v0x5e361581a960_0, 0;
    %jmp T_21.20;
T_21.19 ;
    %pushi/vec4 3, 0, 32;
    %assign/vec4 v0x5e361581a960_0, 0;
T_21.20 ;
T_21.17 ;
    %jmp T_21.10;
T_21.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e361581baa0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5e361581ae90_0, 0;
    %load/vec4 v0x5e361581b010_0;
    %load/vec4 v0x5e361581b540_0;
    %load/vec4 v0x5e361581b3a0_0;
    %store/vec4 v0x5e3615817da0_0, 0, 32;
    %store/vec4 v0x5e3615817e90_0, 0, 6;
    %store/vec4 v0x5e3615817cc0_0, 0, 32;
    %callf/vec4 TD_thiele_cpu_isomorphism_tb.dut.mu_core_inst.check_partition_independence, S_0x5e36158179e0;
    %assign/vec4 v0x5e361581b6e0_0, 0;
    %load/vec4 v0x5e361581b010_0;
    %load/vec4 v0x5e361581b540_0;
    %load/vec4 v0x5e361581b3a0_0;
    %store/vec4 v0x5e3615817da0_0, 0, 32;
    %store/vec4 v0x5e3615817e90_0, 0, 6;
    %store/vec4 v0x5e3615817cc0_0, 0, 32;
    %callf/vec4 TD_thiele_cpu_isomorphism_tb.dut.mu_core_inst.check_partition_independence, S_0x5e36158179e0;
    %assign/vec4 v0x5e361581b620_0, 0;
    %load/vec4 v0x5e361581ac30_0;
    %load/vec4 v0x5e361581b860_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %assign/vec4 v0x5e361581aa20_0, 0;
    %load/vec4 v0x5e361581ac30_0;
    %load/vec4 v0x5e361581b860_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %assign/vec4 v0x5e361581aae0_0, 0;
    %load/vec4 v0x5e361581b010_0;
    %load/vec4 v0x5e361581b540_0;
    %load/vec4 v0x5e361581b3a0_0;
    %store/vec4 v0x5e3615817da0_0, 0, 32;
    %store/vec4 v0x5e3615817e90_0, 0, 6;
    %store/vec4 v0x5e3615817cc0_0, 0, 32;
    %callf/vec4 TD_thiele_cpu_isomorphism_tb.dut.mu_core_inst.check_partition_independence, S_0x5e36158179e0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_21.23, 9;
    %load/vec4 v0x5e361581ac30_0;
    %load/vec4 v0x5e361581b860_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_21.23;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.21, 8;
    %load/vec4 v0x5e361581b860_0;
    %assign/vec4 v0x5e361581adb0_0, 0;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v0x5e361581a960_0, 0;
    %jmp T_21.22;
T_21.21 ;
    %load/vec4 v0x5e361581b010_0;
    %load/vec4 v0x5e361581b540_0;
    %load/vec4 v0x5e361581b3a0_0;
    %store/vec4 v0x5e3615817da0_0, 0, 32;
    %store/vec4 v0x5e3615817e90_0, 0, 6;
    %store/vec4 v0x5e3615817cc0_0, 0, 32;
    %callf/vec4 TD_thiele_cpu_isomorphism_tb.dut.mu_core_inst.check_partition_independence, S_0x5e36158179e0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.24, 8;
    %pushi/vec4 4, 0, 32;
    %assign/vec4 v0x5e361581a960_0, 0;
    %jmp T_21.25;
T_21.24 ;
    %pushi/vec4 3, 0, 32;
    %assign/vec4 v0x5e361581a960_0, 0;
T_21.25 ;
T_21.22 ;
    %jmp T_21.10;
T_21.7 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e361581baa0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5e361581ae90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5e361581b620_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5e361581aae0_0, 0;
    %load/vec4 v0x5e361581b860_0;
    %assign/vec4 v0x5e361581adb0_0, 0;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v0x5e361581a960_0, 0;
    %jmp T_21.10;
T_21.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e361581baa0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5e361581ae90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5e361581b620_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5e361581aae0_0, 0;
    %load/vec4 v0x5e361581b860_0;
    %assign/vec4 v0x5e361581adb0_0, 0;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v0x5e361581a960_0, 0;
    %jmp T_21.10;
T_21.10 ;
    %pop/vec4 1;
T_21.2 ;
    %load/vec4 v0x5e361581bb40_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_21.28, 9;
    %load/vec4 v0x5e361581baa0_0;
    %and;
T_21.28;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.26, 8;
    %load/vec4 v0x5e361581bc10_0;
    %load/vec4 v0x5e361581adb0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_21.32, 4;
    %load/vec4 v0x5e361581b9d0_0;
    %and;
T_21.32;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_21.31, 9;
    %load/vec4 v0x5e361581a730_0;
    %and;
T_21.31;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.29, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5e361581b930_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5e361581ae90_0, 0;
    %pushi/vec4 5, 0, 32;
    %assign/vec4 v0x5e361581a960_0, 0;
    %load/vec4 v0x5e361581b860_0;
    %assign/vec4 v0x5e361581b7a0_0, 0;
    %load/vec4 v0x5e361581bc10_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %vpi_call/w 5 1683 "$display", "mu-Core: Receipt accepted for instruction %h, cost=%0d", v0x5e361581b010_0, S<0,vec4,u32> {1 0 0};
    %jmp T_21.30;
T_21.29 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e361581b930_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e361581ae90_0, 0;
    %pushi/vec4 3, 0, 32;
    %assign/vec4 v0x5e361581a960_0, 0;
    %load/vec4 v0x5e361581b9d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.33, 8;
    %vpi_call/w 5 1691 "$display", "mu-Core: Receipt DENIED - integrity check FAILED" {0 0 0};
    %jmp T_21.34;
T_21.33 ;
    %load/vec4 v0x5e361581a730_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.35, 8;
    %vpi_call/w 5 1695 "$display", "mu-Core: Receipt DENIED - chain continuity FAILED" {0 0 0};
    %jmp T_21.36;
T_21.35 ;
    %load/vec4 v0x5e361581adb0_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %load/vec4 v0x5e361581bc10_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %vpi_call/w 5 1699 "$display", "mu-Core: Receipt DENIED for instruction %h, expected=%0d, got=%0d", v0x5e361581b010_0, S<1,vec4,u32>, S<0,vec4,u32> {2 0 0};
T_21.36 ;
T_21.34 ;
T_21.30 ;
T_21.26 ;
    %load/vec4 v0x5e361581af50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.37, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e361581ae90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e361581baa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e361581b930_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e361581aae0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e361581b620_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5e361581a960_0, 0;
T_21.37 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x5e361579b550;
T_22 ;
    %wait E_0x5e36157460e0;
    %load/vec4 v0x5e361580fa50_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_22.0, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x5e361580f950_0, 0, 4;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x5e361580fa50_0;
    %pad/u 32;
    %cmpi/u 1, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_22.2, 5;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x5e361580f950_0, 0, 4;
    %jmp T_22.3;
T_22.2 ;
    %load/vec4 v0x5e361580fa50_0;
    %pad/u 32;
    %cmpi/u 2, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_22.4, 5;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x5e361580f950_0, 0, 4;
    %jmp T_22.5;
T_22.4 ;
    %load/vec4 v0x5e361580fa50_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_22.6, 5;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5e361580f950_0, 0, 4;
    %jmp T_22.7;
T_22.6 ;
    %load/vec4 v0x5e361580fa50_0;
    %pad/u 32;
    %cmpi/u 8, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_22.8, 5;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x5e361580f950_0, 0, 4;
    %jmp T_22.9;
T_22.8 ;
    %load/vec4 v0x5e361580fa50_0;
    %pad/u 32;
    %cmpi/u 16, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_22.10, 5;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x5e361580f950_0, 0, 4;
    %jmp T_22.11;
T_22.10 ;
    %load/vec4 v0x5e361580fa50_0;
    %pad/u 32;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_22.12, 5;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x5e361580f950_0, 0, 4;
    %jmp T_22.13;
T_22.12 ;
    %load/vec4 v0x5e361580fa50_0;
    %pad/u 32;
    %cmpi/u 64, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_22.14, 5;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x5e361580f950_0, 0, 4;
    %jmp T_22.15;
T_22.14 ;
    %load/vec4 v0x5e361580fa50_0;
    %pad/u 32;
    %cmpi/u 128, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_22.16, 5;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x5e361580f950_0, 0, 4;
    %jmp T_22.17;
T_22.16 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x5e361580f950_0, 0, 4;
T_22.17 ;
T_22.15 ;
T_22.13 ;
T_22.11 ;
T_22.9 ;
T_22.7 ;
T_22.5 ;
T_22.3 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_0x5e3615813fe0;
T_23 ;
    %wait E_0x5e361570c330;
    %load/vec4 v0x5e3615814e00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x5e3615814650_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x5e3615814810_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5e36158148d0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5e3615814ec0_0, 0;
    %pushi/vec4 0, 0, 512;
    %assign/vec4 v0x5e3615814d20_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x5e3615814c40_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x5e3615814ec0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_23.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_23.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_23.4, 6;
    %jmp T_23.5;
T_23.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5e36158148d0_0, 0;
    %load/vec4 v0x5e3615814990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.6, 8;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x5e3615814650_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x5e3615814810_0, 0;
    %jmp T_23.7;
T_23.6 ;
    %load/vec4 v0x5e3615814aa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.8, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e36158148d0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x5e3615814ec0_0, 0;
    %load/vec4 v0x5e3615814650_0;
    %pad/u 512;
    %muli 1315423911, 0, 512;
    %assign/vec4 v0x5e3615814d20_0, 0;
T_23.8 ;
T_23.7 ;
    %jmp T_23.5;
T_23.3 ;
    %load/vec4 v0x5e3615814d20_0;
    %parti/s 256, 0, 2;
    %load/vec4 v0x5e3615814b60_0;
    %add;
    %addi 2654435761, 0, 256;
    %assign/vec4 v0x5e3615814c40_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x5e3615814ec0_0, 0;
    %jmp T_23.5;
T_23.4 ;
    %load/vec4 v0x5e3615814c40_0;
    %assign/vec4 v0x5e3615814650_0, 0;
    %load/vec4 v0x5e3615814c40_0;
    %assign/vec4 v0x5e3615814810_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5e3615814ec0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5e36158148d0_0, 0;
    %jmp T_23.5;
T_23.5 ;
    %pop/vec4 1;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x5e36157a07d0;
T_24 ;
    %wait E_0x5e361570c330;
    %load/vec4 v0x5e3615823970_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5e3615823160_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5e361581f760_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5e361581f8e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5e361581f800_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5e3615821a40_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5e3615822fa0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5e36158211e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5e36158208b0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x5e361581fab0_0, 0;
    %pushi/vec4 1, 0, 6;
    %assign/vec4 v0x5e36158228e0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x5e36158216e0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5e3615823c60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e36158246f0_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x5e3615820360_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e36158206a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5e36158205d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5e361581f2c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5e361581ef40_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5e361581f020_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5e361581f100_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5e361581f1e0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5e361581ebc0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5e361581eca0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5e361581ed80_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5e361581ee60_0, 0;
    %pushi/vec4 76800, 0, 32;
    %assign/vec4 v0x5e36158247b0_0, 0;
    %fork t_1, S_0x5e361581bf90;
    %jmp t_0;
    .scope S_0x5e361581bf90;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5e361581c170_0, 0, 32;
T_24.2 ;
    %load/vec4 v0x5e361581c170_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_24.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x5e361581c170_0;
    %store/vec4a v0x5e36158223d0, 4, 0;
    %load/vec4 v0x5e361581c170_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5e361581c170_0, 0, 32;
    %jmp T_24.2;
T_24.3 ;
    %end;
    .scope S_0x5e36157a07d0;
t_0 %join;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5e3615820770_0, 0, 32;
T_24.4 ;
    %load/vec4 v0x5e3615820770_0;
    %cmpi/u 64, 0, 32;
    %jmp/0xz T_24.5, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv 4, v0x5e3615820770_0;
    %store/vec4a v0x5e36158218a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5e3615820c00_0, 0, 32;
T_24.6 ;
    %load/vec4 v0x5e3615820c00_0;
    %cmpi/u 1024, 0, 32;
    %jmp/0xz T_24.7, 5;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x5e3615820770_0;
    %pad/u 43;
    %pad/u 53;
    %muli 1024, 0, 53;
    %pad/u 54;
    %load/vec4 v0x5e3615820c00_0;
    %pad/u 54;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x5e36158238b0, 4, 0;
    %load/vec4 v0x5e3615820c00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5e3615820c00_0, 0, 32;
    %jmp T_24.6;
T_24.7 ;
    %load/vec4 v0x5e3615820770_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5e3615820770_0, 0, 32;
    %jmp T_24.4;
T_24.5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5e3615820770_0, 0, 32;
T_24.8 ;
    %load/vec4 v0x5e3615820770_0;
    %cmpi/u 32, 0, 32;
    %jmp/0xz T_24.9, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv 4, v0x5e3615820770_0;
    %store/vec4a v0x5e3615823750, 4, 0;
    %load/vec4 v0x5e3615820770_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5e3615820770_0, 0, 32;
    %jmp T_24.8;
T_24.9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5e3615820770_0, 0, 32;
T_24.10 ;
    %load/vec4 v0x5e3615820770_0;
    %cmpi/u 256, 0, 32;
    %jmp/0xz T_24.11, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv 4, v0x5e3615820770_0;
    %store/vec4a v0x5e361581fb70, 4, 0;
    %load/vec4 v0x5e3615820770_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5e3615820770_0, 0, 32;
    %jmp T_24.10;
T_24.11 ;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x5e3615823c60_0;
    %cmpi/ne 0, 0, 4;
    %flag_get/vec4 4;
    %jmp/0 T_24.12, 4;
    %load/vec4 v0x5e3615823c60_0;
    %pushi/vec4 12, 0, 4;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_24.12;
    %assign/vec4 v0x5e36158246f0_0, 0;
    %load/vec4 v0x5e3615823c60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_24.13, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_24.14, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_24.15, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_24.16, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_24.17, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_24.18, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_24.19, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_24.20, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_24.21, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_24.22, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5e3615823c60_0, 0;
    %jmp T_24.24;
T_24.13 ;
    %load/vec4 v0x5e361581ea20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.25, 8;
    %pushi/vec4 186272897, 0, 32;
    %assign/vec4 v0x5e361581f800_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5e3615823c60_0, 0;
    %jmp T_24.26;
T_24.25 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e36158206a0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x5e3615823c60_0, 0;
T_24.26 ;
    %jmp T_24.24;
T_24.14 ;
    %load/vec4 v0x5e3615821a40_0;
    %load/vec4 v0x5e3615822d30_0;
    %pad/u 32;
    %add;
    %assign/vec4 v0x5e3615823320_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x5e3615823c60_0, 0;
    %jmp T_24.24;
T_24.15 ;
    %load/vec4 v0x5e3615822a90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_24.27, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_24.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_24.29, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_24.30, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_24.31, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_24.32, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_24.33, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_24.34, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_24.35, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 8;
    %cmp/u;
    %jmp/1 T_24.36, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 8;
    %cmp/u;
    %jmp/1 T_24.37, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 8;
    %cmp/u;
    %jmp/1 T_24.38, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_24.39, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 8;
    %cmp/u;
    %jmp/1 T_24.40, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 8;
    %cmp/u;
    %jmp/1 T_24.41, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 8;
    %cmp/u;
    %jmp/1 T_24.42, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 8;
    %cmp/u;
    %jmp/1 T_24.43, 6;
    %dup/vec4;
    %pushi/vec4 22, 0, 8;
    %cmp/u;
    %jmp/1 T_24.44, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 8;
    %cmp/u;
    %jmp/1 T_24.45, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 8;
    %cmp/u;
    %jmp/1 T_24.46, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 8;
    %cmp/u;
    %jmp/1 T_24.47, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 8;
    %cmp/u;
    %jmp/1 T_24.48, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 8;
    %cmp/u;
    %jmp/1 T_24.49, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 8;
    %cmp/u;
    %jmp/1 T_24.50, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 8;
    %cmp/u;
    %jmp/1 T_24.51, 6;
    %dup/vec4;
    %pushi/vec4 255, 0, 8;
    %cmp/u;
    %jmp/1 T_24.52, 6;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x5e361581f800_0, 0;
    %load/vec4 v0x5e3615823160_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x5e3615823160_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5e3615823c60_0, 0;
    %jmp T_24.54;
T_24.27 ;
    %load/vec4 v0x5e3615820a70_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_24.57, 9;
    %load/vec4 v0x5e3615822e10_0;
    %and;
T_24.57;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.55, 8;
    %load/vec4 v0x5e3615822b70_0;
    %store/vec4 v0x5e3615812130_0, 0, 8;
    %load/vec4 v0x5e3615822c50_0;
    %store/vec4 v0x5e36158121f0_0, 0, 8;
    %fork TD_thiele_cpu_isomorphism_tb.dut.execute_pnew, S_0x5e3615811d70;
    %join;
    %load/vec4 v0x5e3615821a40_0;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x5e3615822d30_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x5e3615821a40_0, 0;
    %load/vec4 v0x5e3615823160_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x5e3615823160_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5e3615823c60_0, 0;
    %jmp T_24.56;
T_24.55 ;
    %pushi/vec4 10, 0, 32;
    %assign/vec4 v0x5e361581f800_0, 0;
    %load/vec4 v0x5e3615823160_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x5e3615823160_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5e3615823c60_0, 0;
T_24.56 ;
    %jmp T_24.54;
T_24.28 ;
    %load/vec4 v0x5e3615820a70_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_24.60, 9;
    %load/vec4 v0x5e3615822e10_0;
    %and;
T_24.60;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.58, 8;
    %load/vec4 v0x5e3615822b70_0;
    %store/vec4 v0x5e3615812670_0, 0, 8;
    %load/vec4 v0x5e3615822c50_0;
    %store/vec4 v0x5e3615812970_0, 0, 8;
    %fork TD_thiele_cpu_isomorphism_tb.dut.execute_psplit, S_0x5e36158122d0;
    %join;
    %load/vec4 v0x5e3615821a40_0;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x5e3615822d30_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x5e3615821a40_0, 0;
    %load/vec4 v0x5e3615823160_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x5e3615823160_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5e3615823c60_0, 0;
    %jmp T_24.59;
T_24.58 ;
    %pushi/vec4 10, 0, 32;
    %assign/vec4 v0x5e361581f800_0, 0;
    %load/vec4 v0x5e3615823160_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x5e3615823160_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5e3615823c60_0, 0;
T_24.59 ;
    %jmp T_24.54;
T_24.29 ;
    %load/vec4 v0x5e3615820a70_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_24.63, 9;
    %load/vec4 v0x5e3615822e10_0;
    %and;
T_24.63;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.61, 8;
    %load/vec4 v0x5e3615822b70_0;
    %store/vec4 v0x5e3615811b90_0, 0, 8;
    %load/vec4 v0x5e3615822c50_0;
    %store/vec4 v0x5e3615811c90_0, 0, 8;
    %fork TD_thiele_cpu_isomorphism_tb.dut.execute_pmerge, S_0x5e3615811a00;
    %join;
    %load/vec4 v0x5e3615821a40_0;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x5e3615822d30_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x5e3615821a40_0, 0;
    %load/vec4 v0x5e3615823160_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x5e3615823160_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5e3615823c60_0, 0;
    %jmp T_24.62;
T_24.61 ;
    %pushi/vec4 10, 0, 32;
    %assign/vec4 v0x5e361581f800_0, 0;
    %load/vec4 v0x5e3615823160_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x5e3615823160_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5e3615823c60_0, 0;
T_24.62 ;
    %jmp T_24.54;
T_24.30 ;
    %load/vec4 v0x5e3615821a40_0;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x5e3615822d30_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x5e3615821a40_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x5e3615823c60_0, 0;
    %jmp T_24.54;
T_24.31 ;
    %load/vec4 v0x5e3615822b70_0;
    %store/vec4 v0x5e3615810ab0_0, 0, 8;
    %load/vec4 v0x5e3615822c50_0;
    %store/vec4 v0x5e3615810bb0_0, 0, 8;
    %fork TD_thiele_cpu_isomorphism_tb.dut.execute_ljoin, S_0x5e361579c090;
    %join;
    %load/vec4 v0x5e3615821a40_0;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x5e3615822d30_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x5e3615821a40_0, 0;
    %load/vec4 v0x5e3615823160_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x5e3615823160_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5e3615823c60_0, 0;
    %jmp T_24.54;
T_24.32 ;
    %load/vec4 v0x5e3615822b70_0;
    %cmpi/e 0, 0, 8;
    %jmp/0xz  T_24.64, 4;
    %load/vec4 v0x5e361581fab0_0;
    %pad/u 8;
    %store/vec4 v0x5e3615811110_0, 0, 8;
    %fork TD_thiele_cpu_isomorphism_tb.dut.execute_mdlacc, S_0x5e3615810c90;
    %join;
    %jmp T_24.65;
T_24.64 ;
    %load/vec4 v0x5e3615822b70_0;
    %store/vec4 v0x5e3615811110_0, 0, 8;
    %fork TD_thiele_cpu_isomorphism_tb.dut.execute_mdlacc, S_0x5e3615810c90;
    %join;
T_24.65 ;
    %jmp T_24.54;
T_24.33 ;
    %load/vec4 v0x5e3615822b70_0;
    %store/vec4 v0x5e3615811920_0, 0, 8;
    %load/vec4 v0x5e3615822c50_0;
    %store/vec4 v0x5e3615811820_0, 0, 8;
    %fork TD_thiele_cpu_isomorphism_tb.dut.execute_pdiscover, S_0x5e36158115b0;
    %join;
    %jmp T_24.54;
T_24.34 ;
    %load/vec4 v0x5e3615822b70_0;
    %store/vec4 v0x5e36158113d0_0, 0, 8;
    %load/vec4 v0x5e3615822c50_0;
    %store/vec4 v0x5e36158114d0_0, 0, 8;
    %fork TD_thiele_cpu_isomorphism_tb.dut.execute_oracle_halts, S_0x5e36158111f0;
    %join;
    %jmp T_24.54;
T_24.35 ;
    %load/vec4 v0x5e3615822b70_0;
    %store/vec4 v0x5e3615812c30_0, 0, 8;
    %load/vec4 v0x5e3615822c50_0;
    %store/vec4 v0x5e3615812d30_0, 0, 8;
    %fork TD_thiele_cpu_isomorphism_tb.dut.execute_xfer, S_0x5e3615812a50;
    %join;
    %load/vec4 v0x5e3615821a40_0;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x5e3615822d30_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x5e3615821a40_0, 0;
    %load/vec4 v0x5e3615823160_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x5e3615823160_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5e3615823c60_0, 0;
    %jmp T_24.54;
T_24.36 ;
    %load/vec4 v0x5e3615822b70_0;
    %store/vec4 v0x5e36158108a0_0, 0, 8;
    %load/vec4 v0x5e3615822c50_0;
    %store/vec4 v0x5e3615810980_0, 0, 8;
    %fork TD_thiele_cpu_isomorphism_tb.dut.execute_emit, S_0x5e361579bcb0;
    %join;
    %load/vec4 v0x5e3615821a40_0;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x5e3615822d30_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x5e3615821a40_0, 0;
    %load/vec4 v0x5e3615823160_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x5e3615823160_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5e3615823c60_0, 0;
    %jmp T_24.54;
T_24.37 ;
    %fork t_3, S_0x5e361581c270;
    %jmp t_2;
    .scope S_0x5e361581c270;
t_3 ;
    %load/vec4 v0x5e3615822b70_0;
    %parti/s 4, 0, 2;
    %store/vec4 v0x5e361581c450_0, 0, 4;
    %load/vec4 v0x5e361581c450_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x5e36158223d0, 4;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x5e3615822d30_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x5e361581c450_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5e36158223d0, 0, 4;
    %load/vec4 v0x5e3615823160_0;
    %load/vec4 v0x5e3615821a40_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5e3615822b70_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5e3615822c50_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5e3615822d30_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 128;
    %pad/u 256;
    %assign/vec4 v0x5e3615820360_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5e36158206a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e36158205d0_0, 0;
    %end;
    .scope S_0x5e36157a07d0;
t_2 %join;
    %load/vec4 v0x5e3615821a40_0;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x5e3615822d30_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x5e3615821a40_0, 0;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x5e3615822c50_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5e361581f760_0, 0;
    %load/vec4 v0x5e3615823160_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x5e3615823160_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5e3615823c60_0, 0;
    %jmp T_24.54;
T_24.38 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x5e3615822c50_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5e3615822b70_0;
    %parti/s 5, 0, 2;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5e3615823750, 0, 4;
    %load/vec4 v0x5e3615821a40_0;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x5e3615822d30_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x5e3615821a40_0, 0;
    %load/vec4 v0x5e3615823160_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x5e3615823160_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5e3615823c60_0, 0;
    %jmp T_24.54;
T_24.39 ;
    %load/vec4 v0x5e3615822c50_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x5e361581fb70, 4;
    %load/vec4 v0x5e3615822b70_0;
    %parti/s 5, 0, 2;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5e3615823750, 0, 4;
    %load/vec4 v0x5e3615821a40_0;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x5e3615822d30_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x5e3615821a40_0, 0;
    %load/vec4 v0x5e3615823160_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x5e3615823160_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5e3615823c60_0, 0;
    %jmp T_24.54;
T_24.40 ;
    %load/vec4 v0x5e3615822c50_0;
    %parti/s 5, 0, 2;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x5e3615823750, 4;
    %load/vec4 v0x5e3615822b70_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5e361581fb70, 0, 4;
    %load/vec4 v0x5e3615821a40_0;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x5e3615822d30_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x5e3615821a40_0, 0;
    %load/vec4 v0x5e3615823160_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x5e3615823160_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5e3615823c60_0, 0;
    %jmp T_24.54;
T_24.41 ;
    %load/vec4 v0x5e3615822c50_0;
    %parti/s 4, 4, 4;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x5e3615823750, 4;
    %load/vec4 v0x5e3615822c50_0;
    %parti/s 4, 0, 2;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x5e3615823750, 4;
    %add;
    %load/vec4 v0x5e3615822b70_0;
    %parti/s 5, 0, 2;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5e3615823750, 0, 4;
    %load/vec4 v0x5e3615821a40_0;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x5e3615822d30_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x5e3615821a40_0, 0;
    %load/vec4 v0x5e3615823160_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x5e3615823160_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5e3615823c60_0, 0;
    %jmp T_24.54;
T_24.42 ;
    %load/vec4 v0x5e3615822c50_0;
    %parti/s 4, 4, 4;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x5e3615823750, 4;
    %load/vec4 v0x5e3615822c50_0;
    %parti/s 4, 0, 2;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x5e3615823750, 4;
    %sub;
    %load/vec4 v0x5e3615822b70_0;
    %parti/s 5, 0, 2;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5e3615823750, 0, 4;
    %load/vec4 v0x5e3615821a40_0;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x5e3615822d30_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x5e3615821a40_0, 0;
    %load/vec4 v0x5e3615823160_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x5e3615823160_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5e3615823c60_0, 0;
    %jmp T_24.54;
T_24.43 ;
    %load/vec4 v0x5e3615822b70_0;
    %load/vec4 v0x5e3615822c50_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %pad/u 32;
    %assign/vec4 v0x5e3615823160_0, 0;
    %load/vec4 v0x5e3615821a40_0;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x5e3615822d30_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x5e3615821a40_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5e3615823c60_0, 0;
    %jmp T_24.54;
T_24.44 ;
    %load/vec4 v0x5e3615822b70_0;
    %parti/s 5, 0, 2;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x5e3615823750, 4;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_24.66, 4;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x5e3615822c50_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5e3615823160_0, 0;
    %jmp T_24.67;
T_24.66 ;
    %load/vec4 v0x5e3615823160_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x5e3615823160_0, 0;
T_24.67 ;
    %load/vec4 v0x5e3615821a40_0;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x5e3615822d30_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x5e3615821a40_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5e3615823c60_0, 0;
    %jmp T_24.54;
T_24.45 ;
    %load/vec4 v0x5e3615823160_0;
    %addi 4, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5e3615823750, 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5e361581fb70, 0, 4;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5e3615823750, 4;
    %addi 1, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5e3615823750, 0, 4;
    %load/vec4 v0x5e3615822b70_0;
    %load/vec4 v0x5e3615822c50_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %pad/u 32;
    %assign/vec4 v0x5e3615823160_0, 0;
    %load/vec4 v0x5e3615821a40_0;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x5e3615822d30_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x5e3615821a40_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5e3615823c60_0, 0;
    %jmp T_24.54;
T_24.46 ;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5e3615823750, 4;
    %subi 1, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5e3615823750, 0, 4;
    %ix/load 5, 31, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5e3615823750, 5;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x5e361581fb70, 4;
    %assign/vec4 v0x5e3615823160_0, 0;
    %load/vec4 v0x5e3615821a40_0;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x5e3615822d30_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x5e3615821a40_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5e3615823c60_0, 0;
    %jmp T_24.54;
T_24.47 ;
    %load/vec4 v0x5e3615822b70_0;
    %parti/s 6, 2, 3;
    %cmpi/ne 0, 0, 6;
    %jmp/1 T_24.70, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x5e3615822c50_0;
    %parti/s 6, 2, 3;
    %cmpi/ne 0, 0, 6;
    %flag_or 4, 8;
T_24.70;
    %jmp/0xz  T_24.68, 4;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x5e361581f800_0, 0;
    %jmp T_24.69;
T_24.68 ;
    %fork t_5, S_0x5e36157903f0;
    %jmp t_4;
    .scope S_0x5e36157903f0;
t_5 ;
    %load/vec4 v0x5e3615822b70_0;
    %parti/s 2, 0, 2;
    %store/vec4 v0x5e361580f830_0, 0, 2;
    %load/vec4 v0x5e3615822c50_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0x5e3615822c50_0;
    %parti/s 1, 0, 2;
    %xor;
    %flag_set/vec4 8;
    %jmp/0 T_24.71, 8;
    %pushi/vec4 4294967295, 0, 32;
    %jmp/1 T_24.72, 8;
T_24.71 ; End of true expr.
    %pushi/vec4 1, 0, 32;
    %jmp/0 T_24.72, 8;
 ; End of false expr.
    %blend;
T_24.72;
    %store/vec4 v0x5e36157aeed0_0, 0, 32;
    %load/vec4 v0x5e361581ef40_0;
    %store/vec4 v0x5e361580f2f0_0, 0, 32;
    %load/vec4 v0x5e361581f020_0;
    %store/vec4 v0x5e361580f3d0_0, 0, 32;
    %load/vec4 v0x5e361581f100_0;
    %store/vec4 v0x5e361580f4b0_0, 0, 32;
    %load/vec4 v0x5e361581f1e0_0;
    %store/vec4 v0x5e361580f590_0, 0, 32;
    %load/vec4 v0x5e361581ebc0_0;
    %store/vec4 v0x5e36157c46c0_0, 0, 16;
    %load/vec4 v0x5e361581eca0_0;
    %store/vec4 v0x5e36157b82f0_0, 0, 16;
    %load/vec4 v0x5e361581ed80_0;
    %store/vec4 v0x5e36157b8390_0, 0, 16;
    %load/vec4 v0x5e361581ee60_0;
    %store/vec4 v0x5e36157aee30_0, 0, 16;
    %load/vec4 v0x5e361580f830_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_24.73, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_24.74, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_24.75, 6;
    %load/vec4 v0x5e361580f590_0;
    %load/vec4 v0x5e36157aeed0_0;
    %add;
    %store/vec4 v0x5e361580f590_0, 0, 32;
    %load/vec4 v0x5e36157aee30_0;
    %addi 1, 0, 16;
    %store/vec4 v0x5e36157aee30_0, 0, 16;
    %jmp T_24.77;
T_24.73 ;
    %load/vec4 v0x5e361580f2f0_0;
    %load/vec4 v0x5e36157aeed0_0;
    %add;
    %store/vec4 v0x5e361580f2f0_0, 0, 32;
    %load/vec4 v0x5e36157c46c0_0;
    %addi 1, 0, 16;
    %store/vec4 v0x5e36157c46c0_0, 0, 16;
    %jmp T_24.77;
T_24.74 ;
    %load/vec4 v0x5e361580f3d0_0;
    %load/vec4 v0x5e36157aeed0_0;
    %add;
    %store/vec4 v0x5e361580f3d0_0, 0, 32;
    %load/vec4 v0x5e36157b82f0_0;
    %addi 1, 0, 16;
    %store/vec4 v0x5e36157b82f0_0, 0, 16;
    %jmp T_24.77;
T_24.75 ;
    %load/vec4 v0x5e361580f4b0_0;
    %load/vec4 v0x5e36157aeed0_0;
    %add;
    %store/vec4 v0x5e361580f4b0_0, 0, 32;
    %load/vec4 v0x5e36157b8390_0;
    %addi 1, 0, 16;
    %store/vec4 v0x5e36157b8390_0, 0, 16;
    %jmp T_24.77;
T_24.77 ;
    %pop/vec4 1;
    %load/vec4 v0x5e361580f2f0_0;
    %assign/vec4 v0x5e361581ef40_0, 0;
    %load/vec4 v0x5e361580f3d0_0;
    %assign/vec4 v0x5e361581f020_0, 0;
    %load/vec4 v0x5e361580f4b0_0;
    %assign/vec4 v0x5e361581f100_0, 0;
    %load/vec4 v0x5e361580f590_0;
    %assign/vec4 v0x5e361581f1e0_0, 0;
    %load/vec4 v0x5e36157c46c0_0;
    %assign/vec4 v0x5e361581ebc0_0, 0;
    %load/vec4 v0x5e36157b82f0_0;
    %assign/vec4 v0x5e361581eca0_0, 0;
    %load/vec4 v0x5e36157b8390_0;
    %assign/vec4 v0x5e361581ed80_0, 0;
    %load/vec4 v0x5e36157aee30_0;
    %assign/vec4 v0x5e361581ee60_0, 0;
    %load/vec4 v0x5e36157c46c0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_24.82, 4;
    %load/vec4 v0x5e36157b82f0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_24.82;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_24.81, 10;
    %load/vec4 v0x5e36157b8390_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_24.81;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_24.80, 9;
    %load/vec4 v0x5e36157aee30_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_24.80;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.78, 8;
    %load/vec4 v0x5e361580f2f0_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x5e36157c46c0_0;
    %concat/vec4; draw_concat_vec4
    %pad/s 32;
    %div/s;
    %store/vec4 v0x5e361580ef70_0, 0, 32;
    %load/vec4 v0x5e361580f3d0_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x5e36157b82f0_0;
    %concat/vec4; draw_concat_vec4
    %pad/s 32;
    %div/s;
    %store/vec4 v0x5e361580f050_0, 0, 32;
    %load/vec4 v0x5e361580f4b0_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x5e36157b8390_0;
    %concat/vec4; draw_concat_vec4
    %pad/s 32;
    %div/s;
    %store/vec4 v0x5e361580f130_0, 0, 32;
    %load/vec4 v0x5e361580f590_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x5e36157aee30_0;
    %concat/vec4; draw_concat_vec4
    %pad/s 32;
    %div/s;
    %store/vec4 v0x5e361580f210_0, 0, 32;
    %load/vec4 v0x5e361580ef70_0;
    %load/vec4 v0x5e361580f050_0;
    %add;
    %load/vec4 v0x5e361580f130_0;
    %add;
    %load/vec4 v0x5e361580f210_0;
    %sub;
    %store/vec4 v0x5e361580f750_0, 0, 32;
    %load/vec4 v0x5e361580f750_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0 T_24.83, 8;
    %load/vec4 v0x5e361580f750_0;
    %inv;
    %pushi/vec4 1, 0, 32;
    %add;
    %jmp/1 T_24.84, 8;
T_24.83 ; End of true expr.
    %load/vec4 v0x5e361580f750_0;
    %jmp/0 T_24.84, 8;
 ; End of false expr.
    %blend;
T_24.84;
    %store/vec4 v0x5e361580f670_0, 0, 32;
    %load/vec4 v0x5e361580f670_0;
    %assign/vec4 v0x5e361581f2c0_0, 0;
    %load/vec4 v0x5e361580f670_0;
    %cmpi/u 185369, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_24.85, 5;
    %pushi/vec4 195937372, 0, 32;
    %assign/vec4 v0x5e361581f800_0, 0;
    %jmp T_24.86;
T_24.85 ;
    %load/vec4 v0x5e361580f670_0;
    %cmpi/u 131072, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_24.87, 5;
    %pushi/vec4 10776642, 0, 32;
    %assign/vec4 v0x5e361581f8e0_0, 0;
T_24.87 ;
T_24.86 ;
T_24.78 ;
    %end;
    .scope S_0x5e36157a07d0;
t_4 %join;
T_24.69 ;
    %load/vec4 v0x5e3615821a40_0;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x5e3615822d30_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x5e3615821a40_0, 0;
    %load/vec4 v0x5e3615823160_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x5e3615823160_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5e3615823c60_0, 0;
    %jmp T_24.54;
T_24.48 ;
    %load/vec4 v0x5e3615822b70_0;
    %store/vec4 v0x5e36158134b0_0, 0, 8;
    %load/vec4 v0x5e3615822c50_0;
    %store/vec4 v0x5e36158133b0_0, 0, 8;
    %fork TD_thiele_cpu_isomorphism_tb.dut.execute_xor_load, S_0x5e36158131d0;
    %join;
    %load/vec4 v0x5e3615821a40_0;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x5e3615822d30_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x5e3615821a40_0, 0;
    %load/vec4 v0x5e3615823160_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x5e3615823160_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5e3615823c60_0, 0;
    %jmp T_24.54;
T_24.49 ;
    %load/vec4 v0x5e3615822b70_0;
    %store/vec4 v0x5e3615812ff0_0, 0, 8;
    %load/vec4 v0x5e3615822c50_0;
    %store/vec4 v0x5e36158130f0_0, 0, 8;
    %fork TD_thiele_cpu_isomorphism_tb.dut.execute_xor_add, S_0x5e3615812e10;
    %join;
    %load/vec4 v0x5e3615821a40_0;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x5e3615822d30_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x5e3615821a40_0, 0;
    %load/vec4 v0x5e3615823160_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x5e3615823160_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5e3615823c60_0, 0;
    %jmp T_24.54;
T_24.50 ;
    %load/vec4 v0x5e3615822b70_0;
    %store/vec4 v0x5e3615813e00_0, 0, 8;
    %load/vec4 v0x5e3615822c50_0;
    %store/vec4 v0x5e3615813f00_0, 0, 8;
    %fork TD_thiele_cpu_isomorphism_tb.dut.execute_xor_swap, S_0x5e3615813c20;
    %join;
    %load/vec4 v0x5e3615821a40_0;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x5e3615822d30_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x5e3615821a40_0, 0;
    %load/vec4 v0x5e3615823160_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x5e3615823160_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5e3615823c60_0, 0;
    %jmp T_24.54;
T_24.51 ;
    %load/vec4 v0x5e3615822b70_0;
    %store/vec4 v0x5e3615813870_0, 0, 8;
    %load/vec4 v0x5e3615822c50_0;
    %store/vec4 v0x5e3615813a10_0, 0, 8;
    %fork TD_thiele_cpu_isomorphism_tb.dut.execute_xor_rank, S_0x5e3615813590;
    %join;
    %load/vec4 v0x5e3615821a40_0;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x5e3615822d30_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x5e3615821a40_0, 0;
    %load/vec4 v0x5e3615823160_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x5e3615823160_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5e3615823c60_0, 0;
    %jmp T_24.54;
T_24.52 ;
    %load/vec4 v0x5e3615821a40_0;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x5e3615822d30_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x5e3615821a40_0, 0;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x5e3615823c60_0, 0;
    %jmp T_24.54;
T_24.54 ;
    %pop/vec4 1;
    %jmp T_24.24;
T_24.16 ;
    %load/vec4 v0x5e3615820ce0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.89, 8;
    %load/vec4 v0x5e3615820e80_0;
    %assign/vec4 v0x5e361581f760_0, 0;
    %load/vec4 v0x5e3615823160_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x5e3615823160_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5e3615823c60_0, 0;
T_24.89 ;
    %jmp T_24.24;
T_24.17 ;
    %load/vec4 v0x5e3615821e60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.91, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e3615822000_0, 0;
    %load/vec4 v0x5e361581e860_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_24.93, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_24.94, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_24.95, 6;
    %load/vec4 v0x5e3615823160_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x5e3615823160_0, 0;
    %load/vec4 v0x5e361581e940_0;
    %assign/vec4 v0x5e3615823c60_0, 0;
    %jmp T_24.97;
T_24.93 ;
    %load/vec4 v0x5e3615821d90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.98, 8;
    %pushi/vec4 6, 0, 32;
    %assign/vec4 v0x5e361581f800_0, 0;
    %load/vec4 v0x5e3615823160_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x5e3615823160_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5e3615823c60_0, 0;
    %jmp T_24.99;
T_24.98 ;
    %load/vec4 v0x5e3615821020_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %load/vec4 v0x5e3615821a40_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %load/vec4 v0x5e3615821f30_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %vpi_call/w 5 792 "$display", "MDLACC size=%0d mdl_cost=%0d mu_acc(before)=%0d mu_acc(after)=%0d", v0x5e36158217c0_0, S<2,vec4,u32>, S<1,vec4,u32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v0x5e3615821f30_0;
    %assign/vec4 v0x5e3615821a40_0, 0;
    %pushi/vec4 5, 0, 32;
    %assign/vec4 v0x5e361581f8e0_0, 0;
    %load/vec4 v0x5e36158211e0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x5e36158211e0_0, 0;
    %load/vec4 v0x5e3615821f30_0;
    %assign/vec4 v0x5e36158236b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5e3615823610_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x5e3615823c60_0, 0;
T_24.99 ;
    %jmp T_24.97;
T_24.94 ;
    %load/vec4 v0x5e3615821d90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.100, 8;
    %pushi/vec4 8, 0, 32;
    %assign/vec4 v0x5e361581f800_0, 0;
    %load/vec4 v0x5e3615823160_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x5e3615823160_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5e3615823c60_0, 0;
    %jmp T_24.101;
T_24.100 ;
    %load/vec4 v0x5e3615821f30_0;
    %assign/vec4 v0x5e3615820990_0, 0;
    %load/vec4 v0x5e3615821a40_0;
    %load/vec4 v0x5e3615821f30_0;
    %add;
    %store/vec4 v0x5e3615823240_0, 0, 32;
    %load/vec4 v0x5e3615821f30_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %load/vec4 v0x5e3615821a40_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %load/vec4 v0x5e3615823240_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %vpi_call/w 5 812 "$display", "PDISCOVER info_gain=%0d mu_acc(before)=%0d mu_acc(after)=%0d", S<2,vec4,u32>, S<1,vec4,u32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v0x5e3615823240_0;
    %assign/vec4 v0x5e3615821a40_0, 0;
    %pushi/vec4 6, 0, 32;
    %assign/vec4 v0x5e361581f8e0_0, 0;
    %load/vec4 v0x5e3615822fa0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x5e3615822fa0_0, 0;
    %load/vec4 v0x5e3615823240_0;
    %assign/vec4 v0x5e36158236b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5e3615823610_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x5e3615823c60_0, 0;
T_24.101 ;
    %jmp T_24.97;
T_24.95 ;
    %load/vec4 v0x5e3615821d90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.102, 8;
    %pushi/vec4 6, 0, 32;
    %assign/vec4 v0x5e361581f800_0, 0;
    %jmp T_24.103;
T_24.102 ;
    %load/vec4 v0x5e3615821f30_0;
    %assign/vec4 v0x5e3615821a40_0, 0;
    %pushi/vec4 66, 0, 32;
    %assign/vec4 v0x5e361581f8e0_0, 0;
    %vpi_call/w 5 830 "$display", "ORACLE_HALTS invoked - Hyper-Thiele transition" {0 0 0};
T_24.103 ;
    %load/vec4 v0x5e3615823160_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x5e3615823160_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5e3615823c60_0, 0;
    %jmp T_24.97;
T_24.97 ;
    %pop/vec4 1;
T_24.91 ;
    %jmp T_24.24;
T_24.18 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5e3615821b00_0, 0;
    %load/vec4 v0x5e3615821a40_0;
    %assign/vec4 v0x5e3615821bf0_0, 0;
    %load/vec4 v0x5e3615820990_0;
    %assign/vec4 v0x5e3615821cc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5e3615822000_0, 0;
    %pushi/vec4 3, 0, 8;
    %assign/vec4 v0x5e361581e860_0, 0;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v0x5e3615823c60_0, 0;
    %jmp T_24.24;
T_24.19 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x5e3615823c60_0, 0;
    %jmp T_24.24;
T_24.20 ;
    %load/vec4 v0x5e3615821e60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.104, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e3615822000_0, 0;
    %load/vec4 v0x5e361581e860_0;
    %cmpi/e 3, 0, 8;
    %jmp/0xz  T_24.106, 4;
    %load/vec4 v0x5e3615821d90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.108, 8;
    %pushi/vec4 6, 0, 32;
    %assign/vec4 v0x5e361581f800_0, 0;
    %load/vec4 v0x5e3615823160_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x5e3615823160_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5e3615823c60_0, 0;
    %jmp T_24.109;
T_24.108 ;
    %load/vec4 v0x5e3615820990_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %load/vec4 v0x5e3615821a40_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %load/vec4 v0x5e3615821f30_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %vpi_call/w 5 867 "$display", "PDISCOVER info_gain=%0d mu_acc(before)=%0d mu_acc(after)=%0d", S<2,vec4,u32>, S<1,vec4,u32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v0x5e3615821f30_0;
    %assign/vec4 v0x5e3615821a40_0, 0;
    %pushi/vec4 6, 0, 32;
    %assign/vec4 v0x5e361581f8e0_0, 0;
    %load/vec4 v0x5e3615822fa0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x5e3615822fa0_0, 0;
    %load/vec4 v0x5e3615821f30_0;
    %assign/vec4 v0x5e36158236b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5e3615823610_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x5e3615823c60_0, 0;
T_24.109 ;
    %jmp T_24.107;
T_24.106 ;
    %load/vec4 v0x5e3615823160_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x5e3615823160_0, 0;
    %load/vec4 v0x5e361581e940_0;
    %assign/vec4 v0x5e3615823c60_0, 0;
T_24.107 ;
T_24.104 ;
    %jmp T_24.24;
T_24.21 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e3615823610_0, 0;
    %load/vec4 v0x5e3615823160_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x5e3615823160_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5e3615823c60_0, 0;
    %jmp T_24.24;
T_24.22 ;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x5e3615823c60_0, 0;
    %jmp T_24.24;
T_24.24 ;
    %pop/vec4 1;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x5e361579c440;
T_25 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e3615825470_0, 0, 1;
T_25.0 ;
    %delay 5000, 0;
    %load/vec4 v0x5e3615825470_0;
    %inv;
    %store/vec4 v0x5e3615825470_0, 0, 1;
    %jmp T_25.0;
    %end;
    .thread T_25;
    .scope S_0x5e361579c440;
T_26 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5e36158256a0_0, 0, 32;
T_26.0 ;
    %load/vec4 v0x5e36158256a0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_26.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x5e36158256a0_0;
    %store/vec4a v0x5e3615825830, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x5e36158256a0_0;
    %store/vec4a v0x5e3615825510, 4, 0;
    %load/vec4 v0x5e36158256a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5e36158256a0_0, 0, 32;
    %jmp T_26.0;
T_26.1 ;
    %pushi/vec4 150995712, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5e3615825830, 4, 0;
    %pushi/vec4 4278190080, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5e3615825830, 4, 0;
    %end;
    .thread T_26;
    .scope S_0x5e361579c440;
T_27 ;
    %wait E_0x5e3615745c30;
    %load/vec4 v0x5e3615825d70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %load/vec4 v0x5e3615825fe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.2, 8;
    %load/vec4 v0x5e3615825f10_0;
    %load/vec4 v0x5e3615825ca0_0;
    %parti/s 30, 2, 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5e3615825510, 0, 4;
    %jmp T_27.3;
T_27.2 ;
    %load/vec4 v0x5e3615825ca0_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %load/vec4a v0x5e3615825510, 4;
    %assign/vec4 v0x5e3615825e40_0, 0;
T_27.3 ;
T_27.0 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x5e361579c440;
T_28 ;
    %wait E_0x5e3615745c30;
    %load/vec4 v0x5e3615825bd0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_28.2, 9;
    %load/vec4 v0x5e3615825960_0;
    %nor/r;
    %and;
T_28.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %delay 10000, 0;
    %pushi/vec4 2882343476, 0, 32;
    %assign/vec4 v0x5e3615825b00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5e3615825960_0, 0;
    %jmp T_28.1;
T_28.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e3615825960_0, 0;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0x5e361579c440;
T_29 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e3615826590_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5e3615826590_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5e36158256a0_0, 0, 32;
T_29.0 ;
    %load/vec4 v0x5e36158256a0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_29.1, 5;
    %ix/getv/s 4, v0x5e36158256a0_0;
    %load/vec4a v0x5e3615825510, 4;
    %ix/getv/s 4, v0x5e36158256a0_0;
    %store/vec4a v0x5e361581fb70, 4, 0;
    %load/vec4 v0x5e36158256a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5e36158256a0_0, 0, 32;
    %jmp T_29.0;
T_29.1 ;
    %fork t_7, S_0x5e361579c440;
    %fork t_8, S_0x5e361579c440;
    %join;
    %join;
    %jmp t_6;
t_7 ;
    %delay 10000000, 0;
    %vpi_call/w 3 103 "$display", "Timeout" {0 0 0};
    %vpi_call/w 3 103 "$finish" {0 0 0};
    %end;
t_8 ;
T_29.2 ;
    %load/vec4 v0x5e3615823c60_0;
    %cmpi/e 2, 0, 4;
    %flag_get/vec4 4;
    %jmp/0 T_29.4, 4;
    %load/vec4 v0x5e3615822a90_0;
    %pushi/vec4 255, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_29.4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_29.3, 6;
    %wait E_0x5e36157460a0;
    %jmp T_29.2;
T_29.3 ;
    %delay 10000, 0;
    %vpi_call/w 3 107 "$display", "CHSH/\316\274-ALU test completed" {0 0 0};
    %vpi_call/w 3 108 "$display", "Error: %h", v0x5e3615825600_0 {0 0 0};
    %vpi_call/w 3 109 "$display", "Cert Addr: %h", v0x5e3615825370_0 {0 0 0};
    %vpi_call/w 3 110 "$display", "\316\274: %d", v0x5e36158260b0_0 {0 0 0};
    %vpi_call/w 3 111 "$finish" {0 0 0};
    %end;
    .scope S_0x5e361579c440;
t_6 ;
    %end;
    .thread T_29;
    .scope S_0x5e361579c440;
T_30 ;
    %fork t_10, S_0x5e3615824fb0;
    %jmp t_9;
    .scope S_0x5e3615824fb0;
t_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e3615826590_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e3615825960_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5e3615825b00_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5e3615825e40_0, 0, 32;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5e3615826590_0, 0, 1;
    %pushi/vec4 1, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5e3615825830, 4, 0;
    %pushi/vec4 10, 0, 32;
T_30.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_30.1, 5;
    %jmp/1 T_30.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5e3615745c30;
    %jmp T_30.0;
T_30.1 ;
    %pop/vec4 1;
    %load/vec4 v0x5e36158260b0_0;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_30.2, 6;
    %vpi_call/w 3 145 "$display", "[FAIL] \316\274-cost mismatch: got %0d, expected 1 (Coq spec)", v0x5e36158260b0_0 {0 0 0};
    %vpi_call/w 3 146 "$stop" {0 0 0};
    %jmp T_30.3;
T_30.2 ;
    %vpi_call/w 3 148 "$display", "[PASS] \316\274-cost matches Coq spec" {0 0 0};
T_30.3 ;
    %vpi_call/w 3 152 "$display", "[INFO] Partition independence check: (manual/placeholder)" {0 0 0};
    %vpi_call/w 3 154 "$finish" {0 0 0};
    %end;
    .scope S_0x5e361579c440;
t_9 %join;
    %end;
    .thread T_30;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "thiele_cpu_isomorphism_tb.v";
    "../rtl/generated_opcodes.vh";
    "../rtl/thiele_cpu_unified.v";
