
build/debug/motorConrtol2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002d04  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000040  08002e10  08002e10  00003e10  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002e50  08002e50  00004014  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08002e50  08002e50  00004014  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08002e50  08002e50  00004014  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002e50  08002e50  00003e50  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08002e54  08002e54  00003e54  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000014  20000000  08002e58  00004000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000f4  20000014  08002e6c  00004014  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000108  08002e6c  00004108  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00004014  2**0
                  CONTENTS, READONLY
 12 .comment      00000045  00000000  00000000  0000403d  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000e66f  00000000  00000000  00004082  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002408  00000000  00000000  000126f1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_loclists 00007181  00000000  00000000  00014af9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00000bd0  00000000  00000000  0001bc80  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 0000090e  00000000  00000000  0001c850  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000bddb  00000000  00000000  0001d15e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0000385d  00000000  00000000  00028f39  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  000020c0  00000000  00000000  0002c798  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000010b  00000000  00000000  0002e858  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__aeabi_drsub>:
 800010c:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000110:	e002      	b.n	8000118 <__adddf3>
 8000112:	bf00      	nop

08000114 <__aeabi_dsub>:
 8000114:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

08000118 <__adddf3>:
 8000118:	b530      	push	{r4, r5, lr}
 800011a:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800011e:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000122:	ea94 0f05 	teq	r4, r5
 8000126:	bf08      	it	eq
 8000128:	ea90 0f02 	teqeq	r0, r2
 800012c:	bf1f      	itttt	ne
 800012e:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000132:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000136:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800013a:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800013e:	f000 80e2 	beq.w	8000306 <__adddf3+0x1ee>
 8000142:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000146:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800014a:	bfb8      	it	lt
 800014c:	426d      	neglt	r5, r5
 800014e:	dd0c      	ble.n	800016a <__adddf3+0x52>
 8000150:	442c      	add	r4, r5
 8000152:	ea80 0202 	eor.w	r2, r0, r2
 8000156:	ea81 0303 	eor.w	r3, r1, r3
 800015a:	ea82 0000 	eor.w	r0, r2, r0
 800015e:	ea83 0101 	eor.w	r1, r3, r1
 8000162:	ea80 0202 	eor.w	r2, r0, r2
 8000166:	ea81 0303 	eor.w	r3, r1, r3
 800016a:	2d36      	cmp	r5, #54	@ 0x36
 800016c:	bf88      	it	hi
 800016e:	bd30      	pophi	{r4, r5, pc}
 8000170:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000174:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000178:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 800017c:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000180:	d002      	beq.n	8000188 <__adddf3+0x70>
 8000182:	4240      	negs	r0, r0
 8000184:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000188:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 800018c:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000190:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000194:	d002      	beq.n	800019c <__adddf3+0x84>
 8000196:	4252      	negs	r2, r2
 8000198:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800019c:	ea94 0f05 	teq	r4, r5
 80001a0:	f000 80a7 	beq.w	80002f2 <__adddf3+0x1da>
 80001a4:	f1a4 0401 	sub.w	r4, r4, #1
 80001a8:	f1d5 0e20 	rsbs	lr, r5, #32
 80001ac:	db0d      	blt.n	80001ca <__adddf3+0xb2>
 80001ae:	fa02 fc0e 	lsl.w	ip, r2, lr
 80001b2:	fa22 f205 	lsr.w	r2, r2, r5
 80001b6:	1880      	adds	r0, r0, r2
 80001b8:	f141 0100 	adc.w	r1, r1, #0
 80001bc:	fa03 f20e 	lsl.w	r2, r3, lr
 80001c0:	1880      	adds	r0, r0, r2
 80001c2:	fa43 f305 	asr.w	r3, r3, r5
 80001c6:	4159      	adcs	r1, r3
 80001c8:	e00e      	b.n	80001e8 <__adddf3+0xd0>
 80001ca:	f1a5 0520 	sub.w	r5, r5, #32
 80001ce:	f10e 0e20 	add.w	lr, lr, #32
 80001d2:	2a01      	cmp	r2, #1
 80001d4:	fa03 fc0e 	lsl.w	ip, r3, lr
 80001d8:	bf28      	it	cs
 80001da:	f04c 0c02 	orrcs.w	ip, ip, #2
 80001de:	fa43 f305 	asr.w	r3, r3, r5
 80001e2:	18c0      	adds	r0, r0, r3
 80001e4:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80001e8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80001ec:	d507      	bpl.n	80001fe <__adddf3+0xe6>
 80001ee:	f04f 0e00 	mov.w	lr, #0
 80001f2:	f1dc 0c00 	rsbs	ip, ip, #0
 80001f6:	eb7e 0000 	sbcs.w	r0, lr, r0
 80001fa:	eb6e 0101 	sbc.w	r1, lr, r1
 80001fe:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000202:	d31b      	bcc.n	800023c <__adddf3+0x124>
 8000204:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8000208:	d30c      	bcc.n	8000224 <__adddf3+0x10c>
 800020a:	0849      	lsrs	r1, r1, #1
 800020c:	ea5f 0030 	movs.w	r0, r0, rrx
 8000210:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000214:	f104 0401 	add.w	r4, r4, #1
 8000218:	ea4f 5244 	mov.w	r2, r4, lsl #21
 800021c:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000220:	f080 809a 	bcs.w	8000358 <__adddf3+0x240>
 8000224:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000228:	bf08      	it	eq
 800022a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800022e:	f150 0000 	adcs.w	r0, r0, #0
 8000232:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000236:	ea41 0105 	orr.w	r1, r1, r5
 800023a:	bd30      	pop	{r4, r5, pc}
 800023c:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000240:	4140      	adcs	r0, r0
 8000242:	eb41 0101 	adc.w	r1, r1, r1
 8000246:	3c01      	subs	r4, #1
 8000248:	bf28      	it	cs
 800024a:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800024e:	d2e9      	bcs.n	8000224 <__adddf3+0x10c>
 8000250:	f091 0f00 	teq	r1, #0
 8000254:	bf04      	itt	eq
 8000256:	4601      	moveq	r1, r0
 8000258:	2000      	moveq	r0, #0
 800025a:	fab1 f381 	clz	r3, r1
 800025e:	bf08      	it	eq
 8000260:	3320      	addeq	r3, #32
 8000262:	f1a3 030b 	sub.w	r3, r3, #11
 8000266:	f1b3 0220 	subs.w	r2, r3, #32
 800026a:	da0c      	bge.n	8000286 <__adddf3+0x16e>
 800026c:	320c      	adds	r2, #12
 800026e:	dd08      	ble.n	8000282 <__adddf3+0x16a>
 8000270:	f102 0c14 	add.w	ip, r2, #20
 8000274:	f1c2 020c 	rsb	r2, r2, #12
 8000278:	fa01 f00c 	lsl.w	r0, r1, ip
 800027c:	fa21 f102 	lsr.w	r1, r1, r2
 8000280:	e00c      	b.n	800029c <__adddf3+0x184>
 8000282:	f102 0214 	add.w	r2, r2, #20
 8000286:	bfd8      	it	le
 8000288:	f1c2 0c20 	rsble	ip, r2, #32
 800028c:	fa01 f102 	lsl.w	r1, r1, r2
 8000290:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000294:	bfdc      	itt	le
 8000296:	ea41 010c 	orrle.w	r1, r1, ip
 800029a:	4090      	lslle	r0, r2
 800029c:	1ae4      	subs	r4, r4, r3
 800029e:	bfa2      	ittt	ge
 80002a0:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002a4:	4329      	orrge	r1, r5
 80002a6:	bd30      	popge	{r4, r5, pc}
 80002a8:	ea6f 0404 	mvn.w	r4, r4
 80002ac:	3c1f      	subs	r4, #31
 80002ae:	da1c      	bge.n	80002ea <__adddf3+0x1d2>
 80002b0:	340c      	adds	r4, #12
 80002b2:	dc0e      	bgt.n	80002d2 <__adddf3+0x1ba>
 80002b4:	f104 0414 	add.w	r4, r4, #20
 80002b8:	f1c4 0220 	rsb	r2, r4, #32
 80002bc:	fa20 f004 	lsr.w	r0, r0, r4
 80002c0:	fa01 f302 	lsl.w	r3, r1, r2
 80002c4:	ea40 0003 	orr.w	r0, r0, r3
 80002c8:	fa21 f304 	lsr.w	r3, r1, r4
 80002cc:	ea45 0103 	orr.w	r1, r5, r3
 80002d0:	bd30      	pop	{r4, r5, pc}
 80002d2:	f1c4 040c 	rsb	r4, r4, #12
 80002d6:	f1c4 0220 	rsb	r2, r4, #32
 80002da:	fa20 f002 	lsr.w	r0, r0, r2
 80002de:	fa01 f304 	lsl.w	r3, r1, r4
 80002e2:	ea40 0003 	orr.w	r0, r0, r3
 80002e6:	4629      	mov	r1, r5
 80002e8:	bd30      	pop	{r4, r5, pc}
 80002ea:	fa21 f004 	lsr.w	r0, r1, r4
 80002ee:	4629      	mov	r1, r5
 80002f0:	bd30      	pop	{r4, r5, pc}
 80002f2:	f094 0f00 	teq	r4, #0
 80002f6:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80002fa:	bf06      	itte	eq
 80002fc:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000300:	3401      	addeq	r4, #1
 8000302:	3d01      	subne	r5, #1
 8000304:	e74e      	b.n	80001a4 <__adddf3+0x8c>
 8000306:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800030a:	bf18      	it	ne
 800030c:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000310:	d029      	beq.n	8000366 <__adddf3+0x24e>
 8000312:	ea94 0f05 	teq	r4, r5
 8000316:	bf08      	it	eq
 8000318:	ea90 0f02 	teqeq	r0, r2
 800031c:	d005      	beq.n	800032a <__adddf3+0x212>
 800031e:	ea54 0c00 	orrs.w	ip, r4, r0
 8000322:	bf04      	itt	eq
 8000324:	4619      	moveq	r1, r3
 8000326:	4610      	moveq	r0, r2
 8000328:	bd30      	pop	{r4, r5, pc}
 800032a:	ea91 0f03 	teq	r1, r3
 800032e:	bf1e      	ittt	ne
 8000330:	2100      	movne	r1, #0
 8000332:	2000      	movne	r0, #0
 8000334:	bd30      	popne	{r4, r5, pc}
 8000336:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800033a:	d105      	bne.n	8000348 <__adddf3+0x230>
 800033c:	0040      	lsls	r0, r0, #1
 800033e:	4149      	adcs	r1, r1
 8000340:	bf28      	it	cs
 8000342:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000346:	bd30      	pop	{r4, r5, pc}
 8000348:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 800034c:	bf3c      	itt	cc
 800034e:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000352:	bd30      	popcc	{r4, r5, pc}
 8000354:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000358:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 800035c:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000360:	f04f 0000 	mov.w	r0, #0
 8000364:	bd30      	pop	{r4, r5, pc}
 8000366:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800036a:	bf1a      	itte	ne
 800036c:	4619      	movne	r1, r3
 800036e:	4610      	movne	r0, r2
 8000370:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000374:	bf1c      	itt	ne
 8000376:	460b      	movne	r3, r1
 8000378:	4602      	movne	r2, r0
 800037a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800037e:	bf06      	itte	eq
 8000380:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000384:	ea91 0f03 	teqeq	r1, r3
 8000388:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 800038c:	bd30      	pop	{r4, r5, pc}
 800038e:	bf00      	nop

08000390 <__aeabi_ui2d>:
 8000390:	f090 0f00 	teq	r0, #0
 8000394:	bf04      	itt	eq
 8000396:	2100      	moveq	r1, #0
 8000398:	4770      	bxeq	lr
 800039a:	b530      	push	{r4, r5, lr}
 800039c:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80003a0:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80003a4:	f04f 0500 	mov.w	r5, #0
 80003a8:	f04f 0100 	mov.w	r1, #0
 80003ac:	e750      	b.n	8000250 <__adddf3+0x138>
 80003ae:	bf00      	nop

080003b0 <__aeabi_i2d>:
 80003b0:	f090 0f00 	teq	r0, #0
 80003b4:	bf04      	itt	eq
 80003b6:	2100      	moveq	r1, #0
 80003b8:	4770      	bxeq	lr
 80003ba:	b530      	push	{r4, r5, lr}
 80003bc:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80003c0:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80003c4:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80003c8:	bf48      	it	mi
 80003ca:	4240      	negmi	r0, r0
 80003cc:	f04f 0100 	mov.w	r1, #0
 80003d0:	e73e      	b.n	8000250 <__adddf3+0x138>
 80003d2:	bf00      	nop

080003d4 <__aeabi_f2d>:
 80003d4:	0042      	lsls	r2, r0, #1
 80003d6:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80003da:	ea4f 0131 	mov.w	r1, r1, rrx
 80003de:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80003e2:	bf1f      	itttt	ne
 80003e4:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80003e8:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80003ec:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80003f0:	4770      	bxne	lr
 80003f2:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80003f6:	bf08      	it	eq
 80003f8:	4770      	bxeq	lr
 80003fa:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80003fe:	bf04      	itt	eq
 8000400:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000404:	4770      	bxeq	lr
 8000406:	b530      	push	{r4, r5, lr}
 8000408:	f44f 7460 	mov.w	r4, #896	@ 0x380
 800040c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000410:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000414:	e71c      	b.n	8000250 <__adddf3+0x138>
 8000416:	bf00      	nop

08000418 <__aeabi_ul2d>:
 8000418:	ea50 0201 	orrs.w	r2, r0, r1
 800041c:	bf08      	it	eq
 800041e:	4770      	bxeq	lr
 8000420:	b530      	push	{r4, r5, lr}
 8000422:	f04f 0500 	mov.w	r5, #0
 8000426:	e00a      	b.n	800043e <__aeabi_l2d+0x16>

08000428 <__aeabi_l2d>:
 8000428:	ea50 0201 	orrs.w	r2, r0, r1
 800042c:	bf08      	it	eq
 800042e:	4770      	bxeq	lr
 8000430:	b530      	push	{r4, r5, lr}
 8000432:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 8000436:	d502      	bpl.n	800043e <__aeabi_l2d+0x16>
 8000438:	4240      	negs	r0, r0
 800043a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800043e:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000442:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000446:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800044a:	f43f aed8 	beq.w	80001fe <__adddf3+0xe6>
 800044e:	f04f 0203 	mov.w	r2, #3
 8000452:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000456:	bf18      	it	ne
 8000458:	3203      	addne	r2, #3
 800045a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800045e:	bf18      	it	ne
 8000460:	3203      	addne	r2, #3
 8000462:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000466:	f1c2 0320 	rsb	r3, r2, #32
 800046a:	fa00 fc03 	lsl.w	ip, r0, r3
 800046e:	fa20 f002 	lsr.w	r0, r0, r2
 8000472:	fa01 fe03 	lsl.w	lr, r1, r3
 8000476:	ea40 000e 	orr.w	r0, r0, lr
 800047a:	fa21 f102 	lsr.w	r1, r1, r2
 800047e:	4414      	add	r4, r2
 8000480:	e6bd      	b.n	80001fe <__adddf3+0xe6>
 8000482:	bf00      	nop

08000484 <__gedf2>:
 8000484:	f04f 3cff 	mov.w	ip, #4294967295
 8000488:	e006      	b.n	8000498 <__cmpdf2+0x4>
 800048a:	bf00      	nop

0800048c <__ledf2>:
 800048c:	f04f 0c01 	mov.w	ip, #1
 8000490:	e002      	b.n	8000498 <__cmpdf2+0x4>
 8000492:	bf00      	nop

08000494 <__cmpdf2>:
 8000494:	f04f 0c01 	mov.w	ip, #1
 8000498:	f84d cd04 	str.w	ip, [sp, #-4]!
 800049c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80004a0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80004a4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80004a8:	bf18      	it	ne
 80004aa:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80004ae:	d01b      	beq.n	80004e8 <__cmpdf2+0x54>
 80004b0:	b001      	add	sp, #4
 80004b2:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80004b6:	bf0c      	ite	eq
 80004b8:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80004bc:	ea91 0f03 	teqne	r1, r3
 80004c0:	bf02      	ittt	eq
 80004c2:	ea90 0f02 	teqeq	r0, r2
 80004c6:	2000      	moveq	r0, #0
 80004c8:	4770      	bxeq	lr
 80004ca:	f110 0f00 	cmn.w	r0, #0
 80004ce:	ea91 0f03 	teq	r1, r3
 80004d2:	bf58      	it	pl
 80004d4:	4299      	cmppl	r1, r3
 80004d6:	bf08      	it	eq
 80004d8:	4290      	cmpeq	r0, r2
 80004da:	bf2c      	ite	cs
 80004dc:	17d8      	asrcs	r0, r3, #31
 80004de:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80004e2:	f040 0001 	orr.w	r0, r0, #1
 80004e6:	4770      	bx	lr
 80004e8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80004ec:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80004f0:	d102      	bne.n	80004f8 <__cmpdf2+0x64>
 80004f2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80004f6:	d107      	bne.n	8000508 <__cmpdf2+0x74>
 80004f8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80004fc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000500:	d1d6      	bne.n	80004b0 <__cmpdf2+0x1c>
 8000502:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000506:	d0d3      	beq.n	80004b0 <__cmpdf2+0x1c>
 8000508:	f85d 0b04 	ldr.w	r0, [sp], #4
 800050c:	4770      	bx	lr
 800050e:	bf00      	nop

08000510 <__aeabi_cdrcmple>:
 8000510:	4684      	mov	ip, r0
 8000512:	4610      	mov	r0, r2
 8000514:	4662      	mov	r2, ip
 8000516:	468c      	mov	ip, r1
 8000518:	4619      	mov	r1, r3
 800051a:	4663      	mov	r3, ip
 800051c:	e000      	b.n	8000520 <__aeabi_cdcmpeq>
 800051e:	bf00      	nop

08000520 <__aeabi_cdcmpeq>:
 8000520:	b501      	push	{r0, lr}
 8000522:	f7ff ffb7 	bl	8000494 <__cmpdf2>
 8000526:	2800      	cmp	r0, #0
 8000528:	bf48      	it	mi
 800052a:	f110 0f00 	cmnmi.w	r0, #0
 800052e:	bd01      	pop	{r0, pc}

08000530 <__aeabi_dcmpeq>:
 8000530:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000534:	f7ff fff4 	bl	8000520 <__aeabi_cdcmpeq>
 8000538:	bf0c      	ite	eq
 800053a:	2001      	moveq	r0, #1
 800053c:	2000      	movne	r0, #0
 800053e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000542:	bf00      	nop

08000544 <__aeabi_dcmplt>:
 8000544:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000548:	f7ff ffea 	bl	8000520 <__aeabi_cdcmpeq>
 800054c:	bf34      	ite	cc
 800054e:	2001      	movcc	r0, #1
 8000550:	2000      	movcs	r0, #0
 8000552:	f85d fb08 	ldr.w	pc, [sp], #8
 8000556:	bf00      	nop

08000558 <__aeabi_dcmple>:
 8000558:	f84d ed08 	str.w	lr, [sp, #-8]!
 800055c:	f7ff ffe0 	bl	8000520 <__aeabi_cdcmpeq>
 8000560:	bf94      	ite	ls
 8000562:	2001      	movls	r0, #1
 8000564:	2000      	movhi	r0, #0
 8000566:	f85d fb08 	ldr.w	pc, [sp], #8
 800056a:	bf00      	nop

0800056c <__aeabi_dcmpge>:
 800056c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000570:	f7ff ffce 	bl	8000510 <__aeabi_cdrcmple>
 8000574:	bf94      	ite	ls
 8000576:	2001      	movls	r0, #1
 8000578:	2000      	movhi	r0, #0
 800057a:	f85d fb08 	ldr.w	pc, [sp], #8
 800057e:	bf00      	nop

08000580 <__aeabi_dcmpgt>:
 8000580:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000584:	f7ff ffc4 	bl	8000510 <__aeabi_cdrcmple>
 8000588:	bf34      	ite	cc
 800058a:	2001      	movcc	r0, #1
 800058c:	2000      	movcs	r0, #0
 800058e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000592:	bf00      	nop

08000594 <deregister_tm_clones>:
 8000594:	4803      	ldr	r0, [pc, #12]	@ (80005a4 <deregister_tm_clones+0x10>)
 8000596:	4b04      	ldr	r3, [pc, #16]	@ (80005a8 <deregister_tm_clones+0x14>)
 8000598:	4283      	cmp	r3, r0
 800059a:	d002      	beq.n	80005a2 <deregister_tm_clones+0xe>
 800059c:	4b03      	ldr	r3, [pc, #12]	@ (80005ac <deregister_tm_clones+0x18>)
 800059e:	b103      	cbz	r3, 80005a2 <deregister_tm_clones+0xe>
 80005a0:	4718      	bx	r3
 80005a2:	4770      	bx	lr
 80005a4:	20000014 	.word	0x20000014
 80005a8:	20000014 	.word	0x20000014
 80005ac:	00000000 	.word	0x00000000

080005b0 <register_tm_clones>:
 80005b0:	4805      	ldr	r0, [pc, #20]	@ (80005c8 <register_tm_clones+0x18>)
 80005b2:	4b06      	ldr	r3, [pc, #24]	@ (80005cc <register_tm_clones+0x1c>)
 80005b4:	1a1b      	subs	r3, r3, r0
 80005b6:	0fd9      	lsrs	r1, r3, #31
 80005b8:	eb01 01a3 	add.w	r1, r1, r3, asr #2
 80005bc:	1049      	asrs	r1, r1, #1
 80005be:	d002      	beq.n	80005c6 <register_tm_clones+0x16>
 80005c0:	4b03      	ldr	r3, [pc, #12]	@ (80005d0 <register_tm_clones+0x20>)
 80005c2:	b103      	cbz	r3, 80005c6 <register_tm_clones+0x16>
 80005c4:	4718      	bx	r3
 80005c6:	4770      	bx	lr
 80005c8:	20000014 	.word	0x20000014
 80005cc:	20000014 	.word	0x20000014
 80005d0:	00000000 	.word	0x00000000

080005d4 <__do_global_dtors_aux>:
 80005d4:	b510      	push	{r4, lr}
 80005d6:	4c06      	ldr	r4, [pc, #24]	@ (80005f0 <__do_global_dtors_aux+0x1c>)
 80005d8:	7823      	ldrb	r3, [r4, #0]
 80005da:	b943      	cbnz	r3, 80005ee <__do_global_dtors_aux+0x1a>
 80005dc:	f7ff ffda 	bl	8000594 <deregister_tm_clones>
 80005e0:	4b04      	ldr	r3, [pc, #16]	@ (80005f4 <__do_global_dtors_aux+0x20>)
 80005e2:	b113      	cbz	r3, 80005ea <__do_global_dtors_aux+0x16>
 80005e4:	4804      	ldr	r0, [pc, #16]	@ (80005f8 <__do_global_dtors_aux+0x24>)
 80005e6:	f3af 8000 	nop.w
 80005ea:	2301      	movs	r3, #1
 80005ec:	7023      	strb	r3, [r4, #0]
 80005ee:	bd10      	pop	{r4, pc}
 80005f0:	20000014 	.word	0x20000014
 80005f4:	00000000 	.word	0x00000000
 80005f8:	08002df8 	.word	0x08002df8

080005fc <frame_dummy>:
 80005fc:	b508      	push	{r3, lr}
 80005fe:	4b05      	ldr	r3, [pc, #20]	@ (8000614 <frame_dummy+0x18>)
 8000600:	b11b      	cbz	r3, 800060a <frame_dummy+0xe>
 8000602:	4905      	ldr	r1, [pc, #20]	@ (8000618 <frame_dummy+0x1c>)
 8000604:	4805      	ldr	r0, [pc, #20]	@ (800061c <frame_dummy+0x20>)
 8000606:	f3af 8000 	nop.w
 800060a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800060e:	f7ff bfcf 	b.w	80005b0 <register_tm_clones>
 8000612:	bf00      	nop
 8000614:	00000000 	.word	0x00000000
 8000618:	20000018 	.word	0x20000018
 800061c:	08002df8 	.word	0x08002df8

08000620 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000620:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000622:	b089      	sub	sp, #36	@ 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000624:	ad04      	add	r5, sp, #16
 8000626:	2400      	movs	r4, #0
 8000628:	9404      	str	r4, [sp, #16]
 800062a:	9405      	str	r4, [sp, #20]
 800062c:	9406      	str	r4, [sp, #24]
 800062e:	9407      	str	r4, [sp, #28]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000630:	4b21      	ldr	r3, [pc, #132]	@ (80006b8 <MX_GPIO_Init+0x98>)
 8000632:	699a      	ldr	r2, [r3, #24]
 8000634:	f042 0210 	orr.w	r2, r2, #16
 8000638:	619a      	str	r2, [r3, #24]
 800063a:	699a      	ldr	r2, [r3, #24]
 800063c:	f002 0210 	and.w	r2, r2, #16
 8000640:	9200      	str	r2, [sp, #0]
 8000642:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000644:	699a      	ldr	r2, [r3, #24]
 8000646:	f042 0220 	orr.w	r2, r2, #32
 800064a:	619a      	str	r2, [r3, #24]
 800064c:	699a      	ldr	r2, [r3, #24]
 800064e:	f002 0220 	and.w	r2, r2, #32
 8000652:	9201      	str	r2, [sp, #4]
 8000654:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000656:	699a      	ldr	r2, [r3, #24]
 8000658:	f042 0204 	orr.w	r2, r2, #4
 800065c:	619a      	str	r2, [r3, #24]
 800065e:	699a      	ldr	r2, [r3, #24]
 8000660:	f002 0204 	and.w	r2, r2, #4
 8000664:	9202      	str	r2, [sp, #8]
 8000666:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000668:	699a      	ldr	r2, [r3, #24]
 800066a:	f042 0208 	orr.w	r2, r2, #8
 800066e:	619a      	str	r2, [r3, #24]
 8000670:	699b      	ldr	r3, [r3, #24]
 8000672:	f003 0308 	and.w	r3, r3, #8
 8000676:	9303      	str	r3, [sp, #12]
 8000678:	9b03      	ldr	r3, [sp, #12]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, LED_Pin|PH1L_Pin|PH2L_Pin|PH3L_Pin, GPIO_PIN_RESET);
 800067a:	4f10      	ldr	r7, [pc, #64]	@ (80006bc <MX_GPIO_Init+0x9c>)
 800067c:	4622      	mov	r2, r4
 800067e:	f44f 510e 	mov.w	r1, #9088	@ 0x2380
 8000682:	4638      	mov	r0, r7
 8000684:	f001 f9a5 	bl	80019d2 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : LED_Pin PH1L_Pin PH2L_Pin PH3L_Pin */
  GPIO_InitStruct.Pin = LED_Pin|PH1L_Pin|PH2L_Pin|PH3L_Pin;
 8000688:	f44f 530e 	mov.w	r3, #9088	@ 0x2380
 800068c:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800068e:	2601      	movs	r6, #1
 8000690:	9605      	str	r6, [sp, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000692:	9406      	str	r4, [sp, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000694:	2302      	movs	r3, #2
 8000696:	9307      	str	r3, [sp, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000698:	4629      	mov	r1, r5
 800069a:	4638      	mov	r0, r7
 800069c:	f001 f888 	bl	80017b0 <HAL_GPIO_Init>

  /*Configure GPIO pins : H1_Pin H2_Pin H3_Pin */
  GPIO_InitStruct.Pin = H1_Pin|H2_Pin|H3_Pin;
 80006a0:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 80006a4:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80006a6:	9405      	str	r4, [sp, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80006a8:	9606      	str	r6, [sp, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80006aa:	4629      	mov	r1, r5
 80006ac:	4804      	ldr	r0, [pc, #16]	@ (80006c0 <MX_GPIO_Init+0xa0>)
 80006ae:	f001 f87f 	bl	80017b0 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80006b2:	b009      	add	sp, #36	@ 0x24
 80006b4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80006b6:	bf00      	nop
 80006b8:	40021000 	.word	0x40021000
 80006bc:	40011000 	.word	0x40011000
 80006c0:	40010c00 	.word	0x40010c00

080006c4 <MX_DMA_Init>:
{
 80006c4:	b500      	push	{lr}
 80006c6:	b083      	sub	sp, #12
  __HAL_RCC_DMA1_CLK_ENABLE();
 80006c8:	4b0a      	ldr	r3, [pc, #40]	@ (80006f4 <MX_DMA_Init+0x30>)
 80006ca:	695a      	ldr	r2, [r3, #20]
 80006cc:	f042 0201 	orr.w	r2, r2, #1
 80006d0:	615a      	str	r2, [r3, #20]
 80006d2:	695b      	ldr	r3, [r3, #20]
 80006d4:	f003 0301 	and.w	r3, r3, #1
 80006d8:	9301      	str	r3, [sp, #4]
 80006da:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 80006dc:	2200      	movs	r2, #0
 80006de:	4611      	mov	r1, r2
 80006e0:	200b      	movs	r0, #11
 80006e2:	f000 ff0d 	bl	8001500 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80006e6:	200b      	movs	r0, #11
 80006e8:	f000 ff1a 	bl	8001520 <HAL_NVIC_EnableIRQ>
}
 80006ec:	b003      	add	sp, #12
 80006ee:	f85d fb04 	ldr.w	pc, [sp], #4
 80006f2:	bf00      	nop
 80006f4:	40021000 	.word	0x40021000

080006f8 <map>:

/* USER CODE BEGIN 4 */
uint32_t map(uint32_t x, uint32_t in_min, uint32_t in_max, uint32_t out_min, uint32_t out_max) {
  return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 80006f8:	eba0 0c01 	sub.w	ip, r0, r1
 80006fc:	9800      	ldr	r0, [sp, #0]
 80006fe:	1ac0      	subs	r0, r0, r3
 8000700:	fb00 fc0c 	mul.w	ip, r0, ip
 8000704:	1a52      	subs	r2, r2, r1
 8000706:	fbbc fcf2 	udiv	ip, ip, r2
}
 800070a:	eb0c 0003 	add.w	r0, ip, r3
 800070e:	4770      	bx	lr

08000710 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8000710:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8000714:	b082      	sub	sp, #8
  // Get hall values
  uint8_t old_halls = hall_value;
 8000716:	4f3d      	ldr	r7, [pc, #244]	@ (800080c <HAL_TIM_PeriodElapsedCallback+0xfc>)
 8000718:	783d      	ldrb	r5, [r7, #0]
  uint8_t hall_a = (HAL_GPIO_ReadPin(H1_GPIO_Port, H1_Pin) == GPIO_PIN_SET) ? 1 : 0;
 800071a:	f8df 80f4 	ldr.w	r8, [pc, #244]	@ 8000810 <HAL_TIM_PeriodElapsedCallback+0x100>
 800071e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000722:	4640      	mov	r0, r8
 8000724:	f001 f94e 	bl	80019c4 <HAL_GPIO_ReadPin>
 8000728:	2801      	cmp	r0, #1
 800072a:	bf14      	ite	ne
 800072c:	2600      	movne	r6, #0
 800072e:	2601      	moveq	r6, #1
  uint8_t hall_b = (HAL_GPIO_ReadPin(H2_GPIO_Port, H2_Pin) == GPIO_PIN_SET) ? 1 : 0;
 8000730:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000734:	4640      	mov	r0, r8
 8000736:	f001 f945 	bl	80019c4 <HAL_GPIO_ReadPin>
 800073a:	2801      	cmp	r0, #1
 800073c:	bf14      	ite	ne
 800073e:	2400      	movne	r4, #0
 8000740:	2401      	moveq	r4, #1
  uint8_t hall_c = (HAL_GPIO_ReadPin(H3_GPIO_Port, H3_Pin) == GPIO_PIN_SET) ? 1 : 0;
 8000742:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000746:	4640      	mov	r0, r8
 8000748:	f001 f93c 	bl	80019c4 <HAL_GPIO_ReadPin>
 800074c:	2801      	cmp	r0, #1
 800074e:	bf14      	ite	ne
 8000750:	2300      	movne	r3, #0
 8000752:	2301      	moveq	r3, #1

  hall_value = (hall_c << 2) | (hall_b << 1) | hall_a;
 8000754:	0060      	lsls	r0, r4, #1
 8000756:	ea40 0083 	orr.w	r0, r0, r3, lsl #2
 800075a:	4330      	orrs	r0, r6
 800075c:	7038      	strb	r0, [r7, #0]
 
  // Get gase value and update current
  HAL_ADC_Start_DMA(&hadc1, (uint32_t*)&adc_value, 1);
 800075e:	4c2d      	ldr	r4, [pc, #180]	@ (8000814 <HAL_TIM_PeriodElapsedCallback+0x104>)
 8000760:	2201      	movs	r2, #1
 8000762:	4621      	mov	r1, r4
 8000764:	482c      	ldr	r0, [pc, #176]	@ (8000818 <HAL_TIM_PeriodElapsedCallback+0x108>)
 8000766:	f000 fca1 	bl	80010ac <HAL_ADC_Start_DMA>

  uint16_t gase_value = constrain(adc_value, gase_zero_pos, gase_max_pos);
 800076a:	8820      	ldrh	r0, [r4, #0]
 800076c:	4b2b      	ldr	r3, [pc, #172]	@ (800081c <HAL_TIM_PeriodElapsedCallback+0x10c>)
 800076e:	6819      	ldr	r1, [r3, #0]
 8000770:	4288      	cmp	r0, r1
 8000772:	d33b      	bcc.n	80007ec <HAL_TIM_PeriodElapsedCallback+0xdc>
 8000774:	4b2a      	ldr	r3, [pc, #168]	@ (8000820 <HAL_TIM_PeriodElapsedCallback+0x110>)
 8000776:	681b      	ldr	r3, [r3, #0]
 8000778:	4298      	cmp	r0, r3
 800077a:	bf28      	it	cs
 800077c:	4618      	movcs	r0, r3
 800077e:	b280      	uxth	r0, r0
  target_duty = map(gase_value, gase_zero_pos, gase_max_pos, 0, 2399);  
 8000780:	f640 135f 	movw	r3, #2399	@ 0x95f
 8000784:	9300      	str	r3, [sp, #0]
 8000786:	2300      	movs	r3, #0
 8000788:	4a25      	ldr	r2, [pc, #148]	@ (8000820 <HAL_TIM_PeriodElapsedCallback+0x110>)
 800078a:	6812      	ldr	r2, [r2, #0]
 800078c:	f7ff ffb4 	bl	80006f8 <map>
 8000790:	b284      	uxth	r4, r0
 8000792:	4b24      	ldr	r3, [pc, #144]	@ (8000824 <HAL_TIM_PeriodElapsedCallback+0x114>)
 8000794:	801c      	strh	r4, [r3, #0]

  duty_dt++;
 8000796:	4a24      	ldr	r2, [pc, #144]	@ (8000828 <HAL_TIM_PeriodElapsedCallback+0x118>)
 8000798:	8813      	ldrh	r3, [r2, #0]
 800079a:	3301      	adds	r3, #1
 800079c:	b29b      	uxth	r3, r3
 800079e:	8013      	strh	r3, [r2, #0]
  if(duty_dt >= 319){
 80007a0:	f5b3 7f9f 	cmp.w	r3, #318	@ 0x13e
 80007a4:	d916      	bls.n	80007d4 <HAL_TIM_PeriodElapsedCallback+0xc4>
    duty_dt = 0;
 80007a6:	4613      	mov	r3, r2
 80007a8:	2200      	movs	r2, #0
 80007aa:	801a      	strh	r2, [r3, #0]
    int16_t diff = target_duty - duty;
 80007ac:	4b1f      	ldr	r3, [pc, #124]	@ (800082c <HAL_TIM_PeriodElapsedCallback+0x11c>)
 80007ae:	881f      	ldrh	r7, [r3, #0]
 80007b0:	1be6      	subs	r6, r4, r7
 80007b2:	b236      	sxth	r6, r6

    if (fabs(diff) <= MAX_DUTY_DELTA){
 80007b4:	4630      	mov	r0, r6
 80007b6:	f7ff fdfb 	bl	80003b0 <__aeabi_i2d>
 80007ba:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80007be:	2200      	movs	r2, #0
 80007c0:	4b1b      	ldr	r3, [pc, #108]	@ (8000830 <HAL_TIM_PeriodElapsedCallback+0x120>)
 80007c2:	f7ff fec9 	bl	8000558 <__aeabi_dcmple>
 80007c6:	b198      	cbz	r0, 80007f0 <HAL_TIM_PeriodElapsedCallback+0xe0>
      duty = target_duty;
 80007c8:	4b18      	ldr	r3, [pc, #96]	@ (800082c <HAL_TIM_PeriodElapsedCallback+0x11c>)
 80007ca:	801c      	strh	r4, [r3, #0]
    }else{
      duty += (diff > 0 ? MAX_DUTY_DELTA : -MAX_DUTY_DELTA);
    }
    MC_SetDuty(duty);
 80007cc:	4b17      	ldr	r3, [pc, #92]	@ (800082c <HAL_TIM_PeriodElapsedCallback+0x11c>)
 80007ce:	8818      	ldrh	r0, [r3, #0]
 80007d0:	f000 fa76 	bl	8000cc0 <MC_SetDuty>
  }
  // Apply 
  if(old_halls != hall_value){
 80007d4:	4b0d      	ldr	r3, [pc, #52]	@ (800080c <HAL_TIM_PeriodElapsedCallback+0xfc>)
 80007d6:	7818      	ldrb	r0, [r3, #0]
 80007d8:	42a8      	cmp	r0, r5
 80007da:	d113      	bne.n	8000804 <HAL_TIM_PeriodElapsedCallback+0xf4>
    MC_LoadStep(hall_value);
  }
  HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
 80007dc:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80007e0:	4814      	ldr	r0, [pc, #80]	@ (8000834 <HAL_TIM_PeriodElapsedCallback+0x124>)
 80007e2:	f001 f8fc 	bl	80019de <HAL_GPIO_TogglePin>
}
 80007e6:	b002      	add	sp, #8
 80007e8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  uint16_t gase_value = constrain(adc_value, gase_zero_pos, gase_max_pos);
 80007ec:	b288      	uxth	r0, r1
 80007ee:	e7c7      	b.n	8000780 <HAL_TIM_PeriodElapsedCallback+0x70>
      duty += (diff > 0 ? MAX_DUTY_DELTA : -MAX_DUTY_DELTA);
 80007f0:	2e00      	cmp	r6, #0
 80007f2:	dd04      	ble.n	80007fe <HAL_TIM_PeriodElapsedCallback+0xee>
 80007f4:	2308      	movs	r3, #8
 80007f6:	441f      	add	r7, r3
 80007f8:	4b0c      	ldr	r3, [pc, #48]	@ (800082c <HAL_TIM_PeriodElapsedCallback+0x11c>)
 80007fa:	801f      	strh	r7, [r3, #0]
 80007fc:	e7e6      	b.n	80007cc <HAL_TIM_PeriodElapsedCallback+0xbc>
 80007fe:	f64f 73f8 	movw	r3, #65528	@ 0xfff8
 8000802:	e7f8      	b.n	80007f6 <HAL_TIM_PeriodElapsedCallback+0xe6>
    MC_LoadStep(hall_value);
 8000804:	f000 f98e 	bl	8000b24 <MC_LoadStep>
 8000808:	e7e8      	b.n	80007dc <HAL_TIM_PeriodElapsedCallback+0xcc>
 800080a:	bf00      	nop
 800080c:	20000034 	.word	0x20000034
 8000810:	40010c00 	.word	0x40010c00
 8000814:	20000032 	.word	0x20000032
 8000818:	200000d4 	.word	0x200000d4
 800081c:	20000004 	.word	0x20000004
 8000820:	20000000 	.word	0x20000000
 8000824:	20000030 	.word	0x20000030
 8000828:	20000036 	.word	0x20000036
 800082c:	20000038 	.word	0x20000038
 8000830:	40200000 	.word	0x40200000
 8000834:	40011000 	.word	0x40011000

08000838 <Error_Handler>:
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000838:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800083a:	e7fe      	b.n	800083a <Error_Handler+0x2>

0800083c <MX_ADC1_Init>:
{
 800083c:	b500      	push	{lr}
 800083e:	b085      	sub	sp, #20
  ADC_ChannelConfTypeDef sConfig = {0};
 8000840:	2300      	movs	r3, #0
 8000842:	9301      	str	r3, [sp, #4]
 8000844:	9302      	str	r3, [sp, #8]
 8000846:	9303      	str	r3, [sp, #12]
  hadc1.Instance = ADC1;
 8000848:	480f      	ldr	r0, [pc, #60]	@ (8000888 <MX_ADC1_Init+0x4c>)
 800084a:	4a10      	ldr	r2, [pc, #64]	@ (800088c <MX_ADC1_Init+0x50>)
 800084c:	6002      	str	r2, [r0, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800084e:	6083      	str	r3, [r0, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000850:	7303      	strb	r3, [r0, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000852:	7503      	strb	r3, [r0, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000854:	f44f 2260 	mov.w	r2, #917504	@ 0xe0000
 8000858:	61c2      	str	r2, [r0, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800085a:	6043      	str	r3, [r0, #4]
  hadc1.Init.NbrOfConversion = 1;
 800085c:	2301      	movs	r3, #1
 800085e:	6103      	str	r3, [r0, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000860:	f000 fce8 	bl	8001234 <HAL_ADC_Init>
 8000864:	b960      	cbnz	r0, 8000880 <MX_ADC1_Init+0x44>
  sConfig.Channel = ADC_CHANNEL_0;
 8000866:	2300      	movs	r3, #0
 8000868:	9301      	str	r3, [sp, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800086a:	2201      	movs	r2, #1
 800086c:	9202      	str	r2, [sp, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 800086e:	9303      	str	r3, [sp, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000870:	a901      	add	r1, sp, #4
 8000872:	4805      	ldr	r0, [pc, #20]	@ (8000888 <MX_ADC1_Init+0x4c>)
 8000874:	f000 fb36 	bl	8000ee4 <HAL_ADC_ConfigChannel>
 8000878:	b920      	cbnz	r0, 8000884 <MX_ADC1_Init+0x48>
}
 800087a:	b005      	add	sp, #20
 800087c:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 8000880:	f7ff ffda 	bl	8000838 <Error_Handler>
    Error_Handler();
 8000884:	f7ff ffd8 	bl	8000838 <Error_Handler>
 8000888:	200000d4 	.word	0x200000d4
 800088c:	40012400 	.word	0x40012400

08000890 <MX_TIM1_Init>:
{
 8000890:	b510      	push	{r4, lr}
 8000892:	b096      	sub	sp, #88	@ 0x58
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000894:	2400      	movs	r4, #0
 8000896:	9412      	str	r4, [sp, #72]	@ 0x48
 8000898:	9413      	str	r4, [sp, #76]	@ 0x4c
 800089a:	9414      	str	r4, [sp, #80]	@ 0x50
 800089c:	9415      	str	r4, [sp, #84]	@ 0x54
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800089e:	9410      	str	r4, [sp, #64]	@ 0x40
 80008a0:	9411      	str	r4, [sp, #68]	@ 0x44
  TIM_OC_InitTypeDef sConfigOC = {0};
 80008a2:	9409      	str	r4, [sp, #36]	@ 0x24
 80008a4:	940a      	str	r4, [sp, #40]	@ 0x28
 80008a6:	940b      	str	r4, [sp, #44]	@ 0x2c
 80008a8:	940c      	str	r4, [sp, #48]	@ 0x30
 80008aa:	940d      	str	r4, [sp, #52]	@ 0x34
 80008ac:	940e      	str	r4, [sp, #56]	@ 0x38
 80008ae:	940f      	str	r4, [sp, #60]	@ 0x3c
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80008b0:	2220      	movs	r2, #32
 80008b2:	4621      	mov	r1, r4
 80008b4:	a801      	add	r0, sp, #4
 80008b6:	f002 fa72 	bl	8002d9e <memset>
  htim1.Instance = TIM1;
 80008ba:	4832      	ldr	r0, [pc, #200]	@ (8000984 <MX_TIM1_Init+0xf4>)
 80008bc:	4b32      	ldr	r3, [pc, #200]	@ (8000988 <MX_TIM1_Init+0xf8>)
 80008be:	6003      	str	r3, [r0, #0]
  htim1.Init.Prescaler = 0;
 80008c0:	6044      	str	r4, [r0, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80008c2:	6084      	str	r4, [r0, #8]
  htim1.Init.Period = 2399;
 80008c4:	f640 135f 	movw	r3, #2399	@ 0x95f
 80008c8:	60c3      	str	r3, [r0, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80008ca:	6104      	str	r4, [r0, #16]
  htim1.Init.RepetitionCounter = 0;
 80008cc:	6144      	str	r4, [r0, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80008ce:	6184      	str	r4, [r0, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80008d0:	f001 ff6e 	bl	80027b0 <HAL_TIM_Base_Init>
 80008d4:	2800      	cmp	r0, #0
 80008d6:	d144      	bne.n	8000962 <MX_TIM1_Init+0xd2>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80008d8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80008dc:	9312      	str	r3, [sp, #72]	@ 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80008de:	a912      	add	r1, sp, #72	@ 0x48
 80008e0:	4828      	ldr	r0, [pc, #160]	@ (8000984 <MX_TIM1_Init+0xf4>)
 80008e2:	f002 f865 	bl	80029b0 <HAL_TIM_ConfigClockSource>
 80008e6:	2800      	cmp	r0, #0
 80008e8:	d13d      	bne.n	8000966 <MX_TIM1_Init+0xd6>
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80008ea:	4826      	ldr	r0, [pc, #152]	@ (8000984 <MX_TIM1_Init+0xf4>)
 80008ec:	f001 ff8c 	bl	8002808 <HAL_TIM_PWM_Init>
 80008f0:	2800      	cmp	r0, #0
 80008f2:	d13a      	bne.n	800096a <MX_TIM1_Init+0xda>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80008f4:	2300      	movs	r3, #0
 80008f6:	9310      	str	r3, [sp, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80008f8:	9311      	str	r3, [sp, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80008fa:	a910      	add	r1, sp, #64	@ 0x40
 80008fc:	4821      	ldr	r0, [pc, #132]	@ (8000984 <MX_TIM1_Init+0xf4>)
 80008fe:	f002 f991 	bl	8002c24 <HAL_TIMEx_MasterConfigSynchronization>
 8000902:	2800      	cmp	r0, #0
 8000904:	d133      	bne.n	800096e <MX_TIM1_Init+0xde>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000906:	2360      	movs	r3, #96	@ 0x60
 8000908:	9309      	str	r3, [sp, #36]	@ 0x24
  sConfigOC.Pulse = 0;
 800090a:	2200      	movs	r2, #0
 800090c:	920a      	str	r2, [sp, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800090e:	920b      	str	r2, [sp, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8000910:	920c      	str	r2, [sp, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000912:	920d      	str	r2, [sp, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8000914:	920e      	str	r2, [sp, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8000916:	920f      	str	r2, [sp, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000918:	a909      	add	r1, sp, #36	@ 0x24
 800091a:	481a      	ldr	r0, [pc, #104]	@ (8000984 <MX_TIM1_Init+0xf4>)
 800091c:	f001 ffce 	bl	80028bc <HAL_TIM_PWM_ConfigChannel>
 8000920:	bb38      	cbnz	r0, 8000972 <MX_TIM1_Init+0xe2>
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8000922:	2204      	movs	r2, #4
 8000924:	a909      	add	r1, sp, #36	@ 0x24
 8000926:	4817      	ldr	r0, [pc, #92]	@ (8000984 <MX_TIM1_Init+0xf4>)
 8000928:	f001 ffc8 	bl	80028bc <HAL_TIM_PWM_ConfigChannel>
 800092c:	bb18      	cbnz	r0, 8000976 <MX_TIM1_Init+0xe6>
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800092e:	2208      	movs	r2, #8
 8000930:	a909      	add	r1, sp, #36	@ 0x24
 8000932:	4814      	ldr	r0, [pc, #80]	@ (8000984 <MX_TIM1_Init+0xf4>)
 8000934:	f001 ffc2 	bl	80028bc <HAL_TIM_PWM_ConfigChannel>
 8000938:	b9f8      	cbnz	r0, 800097a <MX_TIM1_Init+0xea>
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800093a:	2300      	movs	r3, #0
 800093c:	9301      	str	r3, [sp, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800093e:	9302      	str	r3, [sp, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8000940:	9303      	str	r3, [sp, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8000942:	9304      	str	r3, [sp, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8000944:	9305      	str	r3, [sp, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8000946:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800094a:	9206      	str	r2, [sp, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800094c:	9308      	str	r3, [sp, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 800094e:	a901      	add	r1, sp, #4
 8000950:	480c      	ldr	r0, [pc, #48]	@ (8000984 <MX_TIM1_Init+0xf4>)
 8000952:	f002 f99d 	bl	8002c90 <HAL_TIMEx_ConfigBreakDeadTime>
 8000956:	b990      	cbnz	r0, 800097e <MX_TIM1_Init+0xee>
  HAL_TIM_MspPostInit(&htim1);
 8000958:	480a      	ldr	r0, [pc, #40]	@ (8000984 <MX_TIM1_Init+0xf4>)
 800095a:	f001 f923 	bl	8001ba4 <HAL_TIM_MspPostInit>
}
 800095e:	b016      	add	sp, #88	@ 0x58
 8000960:	bd10      	pop	{r4, pc}
    Error_Handler();
 8000962:	f7ff ff69 	bl	8000838 <Error_Handler>
    Error_Handler();
 8000966:	f7ff ff67 	bl	8000838 <Error_Handler>
    Error_Handler();
 800096a:	f7ff ff65 	bl	8000838 <Error_Handler>
    Error_Handler();
 800096e:	f7ff ff63 	bl	8000838 <Error_Handler>
    Error_Handler();
 8000972:	f7ff ff61 	bl	8000838 <Error_Handler>
    Error_Handler();
 8000976:	f7ff ff5f 	bl	8000838 <Error_Handler>
    Error_Handler();
 800097a:	f7ff ff5d 	bl	8000838 <Error_Handler>
    Error_Handler();
 800097e:	f7ff ff5b 	bl	8000838 <Error_Handler>
 8000982:	bf00      	nop
 8000984:	2000003c 	.word	0x2000003c
 8000988:	40012c00 	.word	0x40012c00

0800098c <MX_IWDG_Init>:
{
 800098c:	b508      	push	{r3, lr}
  hiwdg.Instance = IWDG;
 800098e:	4806      	ldr	r0, [pc, #24]	@ (80009a8 <MX_IWDG_Init+0x1c>)
 8000990:	4b06      	ldr	r3, [pc, #24]	@ (80009ac <MX_IWDG_Init+0x20>)
 8000992:	6003      	str	r3, [r0, #0]
  hiwdg.Init.Prescaler = IWDG_PRESCALER_4;
 8000994:	2300      	movs	r3, #0
 8000996:	6043      	str	r3, [r0, #4]
  hiwdg.Init.Reload = 80;
 8000998:	2350      	movs	r3, #80	@ 0x50
 800099a:	6083      	str	r3, [r0, #8]
  if (HAL_IWDG_Init(&hiwdg) != HAL_OK)
 800099c:	f001 f828 	bl	80019f0 <HAL_IWDG_Init>
 80009a0:	b900      	cbnz	r0, 80009a4 <MX_IWDG_Init+0x18>
}
 80009a2:	bd08      	pop	{r3, pc}
    Error_Handler();
 80009a4:	f7ff ff48 	bl	8000838 <Error_Handler>
 80009a8:	20000084 	.word	0x20000084
 80009ac:	40003000 	.word	0x40003000

080009b0 <SystemClock_Config>:
{
 80009b0:	b510      	push	{r4, lr}
 80009b2:	b094      	sub	sp, #80	@ 0x50
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80009b4:	ac0a      	add	r4, sp, #40	@ 0x28
 80009b6:	2228      	movs	r2, #40	@ 0x28
 80009b8:	2100      	movs	r1, #0
 80009ba:	4620      	mov	r0, r4
 80009bc:	f002 f9ef 	bl	8002d9e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80009c0:	2300      	movs	r3, #0
 80009c2:	9305      	str	r3, [sp, #20]
 80009c4:	9306      	str	r3, [sp, #24]
 80009c6:	9307      	str	r3, [sp, #28]
 80009c8:	9308      	str	r3, [sp, #32]
 80009ca:	9309      	str	r3, [sp, #36]	@ 0x24
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80009cc:	9301      	str	r3, [sp, #4]
 80009ce:	9302      	str	r3, [sp, #8]
 80009d0:	9303      	str	r3, [sp, #12]
 80009d2:	9304      	str	r3, [sp, #16]
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 80009d4:	2309      	movs	r3, #9
 80009d6:	930a      	str	r3, [sp, #40]	@ 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80009d8:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80009dc:	930b      	str	r3, [sp, #44]	@ 0x2c
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80009de:	2201      	movs	r2, #1
 80009e0:	920e      	str	r2, [sp, #56]	@ 0x38
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 80009e2:	9210      	str	r2, [sp, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80009e4:	2202      	movs	r2, #2
 80009e6:	9211      	str	r2, [sp, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80009e8:	9312      	str	r3, [sp, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80009ea:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 80009ee:	9313      	str	r3, [sp, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80009f0:	4620      	mov	r0, r4
 80009f2:	f001 f915 	bl	8001c20 <HAL_RCC_OscConfig>
 80009f6:	b9c0      	cbnz	r0, 8000a2a <SystemClock_Config+0x7a>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80009f8:	230f      	movs	r3, #15
 80009fa:	9305      	str	r3, [sp, #20]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80009fc:	2102      	movs	r1, #2
 80009fe:	9106      	str	r1, [sp, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000a00:	2300      	movs	r3, #0
 8000a02:	9307      	str	r3, [sp, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000a04:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000a08:	9208      	str	r2, [sp, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000a0a:	9309      	str	r3, [sp, #36]	@ 0x24
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000a0c:	a805      	add	r0, sp, #20
 8000a0e:	f001 fb39 	bl	8002084 <HAL_RCC_ClockConfig>
 8000a12:	b960      	cbnz	r0, 8000a2e <SystemClock_Config+0x7e>
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8000a14:	2302      	movs	r3, #2
 8000a16:	9301      	str	r3, [sp, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 8000a18:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000a1c:	9303      	str	r3, [sp, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000a1e:	a801      	add	r0, sp, #4
 8000a20:	f001 fbfc 	bl	800221c <HAL_RCCEx_PeriphCLKConfig>
 8000a24:	b928      	cbnz	r0, 8000a32 <SystemClock_Config+0x82>
}
 8000a26:	b014      	add	sp, #80	@ 0x50
 8000a28:	bd10      	pop	{r4, pc}
    Error_Handler();
 8000a2a:	f7ff ff05 	bl	8000838 <Error_Handler>
    Error_Handler();
 8000a2e:	f7ff ff03 	bl	8000838 <Error_Handler>
    Error_Handler();
 8000a32:	f7ff ff01 	bl	8000838 <Error_Handler>
	...

08000a38 <main>:
{
 8000a38:	b508      	push	{r3, lr}
  HAL_Init();
 8000a3a:	f000 f96f 	bl	8000d1c <HAL_Init>
  SystemClock_Config();
 8000a3e:	f7ff ffb7 	bl	80009b0 <SystemClock_Config>
  MX_GPIO_Init();
 8000a42:	f7ff fded 	bl	8000620 <MX_GPIO_Init>
  MX_DMA_Init();
 8000a46:	f7ff fe3d 	bl	80006c4 <MX_DMA_Init>
  MX_ADC1_Init();
 8000a4a:	f7ff fef7 	bl	800083c <MX_ADC1_Init>
  MX_TIM1_Init();
 8000a4e:	f7ff ff1f 	bl	8000890 <MX_TIM1_Init>
  MX_IWDG_Init();
 8000a52:	f7ff ff9b 	bl	800098c <MX_IWDG_Init>
  HAL_ADC_Stop(&hadc1);
 8000a56:	4c10      	ldr	r4, [pc, #64]	@ (8000a98 <main+0x60>)
 8000a58:	4620      	mov	r0, r4
 8000a5a:	f000 fc6f 	bl	800133c <HAL_ADC_Stop>
  HAL_ADCEx_Calibration_Start(&hadc1);
 8000a5e:	4620      	mov	r0, r4
 8000a60:	f000 fc86 	bl	8001370 <HAL_ADCEx_Calibration_Start>
  HAL_ADC_Start_DMA(&hadc1, (uint32_t*)&adc_value, 1);
 8000a64:	2201      	movs	r2, #1
 8000a66:	490d      	ldr	r1, [pc, #52]	@ (8000a9c <main+0x64>)
 8000a68:	4620      	mov	r0, r4
 8000a6a:	f000 fb1f 	bl	80010ac <HAL_ADC_Start_DMA>
  MC_DisablePWM();
 8000a6e:	f000 f819 	bl	8000aa4 <MC_DisablePWM>
  MC_InitPWM();
 8000a72:	f000 f83b 	bl	8000aec <MC_InitPWM>
  MC_SetDuty(0);
 8000a76:	2000      	movs	r0, #0
 8000a78:	f000 f922 	bl	8000cc0 <MC_SetDuty>
  MC_LoadStep(1);
 8000a7c:	2001      	movs	r0, #1
 8000a7e:	f000 f851 	bl	8000b24 <MC_LoadStep>
  MC_EnablePWM();
 8000a82:	f000 f821 	bl	8000ac8 <MC_EnablePWM>
  MX_IWDG_Init();
 8000a86:	f7ff ff81 	bl	800098c <MX_IWDG_Init>
    if (HAL_IWDG_Refresh(&hiwdg) != HAL_OK){
 8000a8a:	4805      	ldr	r0, [pc, #20]	@ (8000aa0 <main+0x68>)
 8000a8c:	f000 ffde 	bl	8001a4c <HAL_IWDG_Refresh>
 8000a90:	2800      	cmp	r0, #0
 8000a92:	d0fa      	beq.n	8000a8a <main+0x52>
		  Error_Handler();
 8000a94:	f7ff fed0 	bl	8000838 <Error_Handler>
 8000a98:	200000d4 	.word	0x200000d4
 8000a9c:	20000032 	.word	0x20000032
 8000aa0:	20000084 	.word	0x20000084

08000aa4 <MC_DisablePWM>:
#include "main.h"
#include "six_step.h"

extern TIM_HandleTypeDef htim1;

void MC_DisablePWM(void){
 8000aa4:	b510      	push	{r4, lr}
	HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_1);
 8000aa6:	4c07      	ldr	r4, [pc, #28]	@ (8000ac4 <MC_DisablePWM+0x20>)
 8000aa8:	2100      	movs	r1, #0
 8000aaa:	4620      	mov	r0, r4
 8000aac:	f002 f878 	bl	8002ba0 <HAL_TIM_PWM_Stop>
    HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_2);
 8000ab0:	2104      	movs	r1, #4
 8000ab2:	4620      	mov	r0, r4
 8000ab4:	f002 f874 	bl	8002ba0 <HAL_TIM_PWM_Stop>
    HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_3);
 8000ab8:	2108      	movs	r1, #8
 8000aba:	4620      	mov	r0, r4
 8000abc:	f002 f870 	bl	8002ba0 <HAL_TIM_PWM_Stop>
}
 8000ac0:	bd10      	pop	{r4, pc}
 8000ac2:	bf00      	nop
 8000ac4:	2000003c 	.word	0x2000003c

08000ac8 <MC_EnablePWM>:

void MC_EnablePWM(void){
 8000ac8:	b510      	push	{r4, lr}
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8000aca:	4c07      	ldr	r4, [pc, #28]	@ (8000ae8 <MC_EnablePWM+0x20>)
 8000acc:	2100      	movs	r1, #0
 8000ace:	4620      	mov	r0, r4
 8000ad0:	f001 fffc 	bl	8002acc <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 8000ad4:	2104      	movs	r1, #4
 8000ad6:	4620      	mov	r0, r4
 8000ad8:	f001 fff8 	bl	8002acc <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
 8000adc:	2108      	movs	r1, #8
 8000ade:	4620      	mov	r0, r4
 8000ae0:	f001 fff4 	bl	8002acc <HAL_TIM_PWM_Start>
}
 8000ae4:	bd10      	pop	{r4, pc}
 8000ae6:	bf00      	nop
 8000ae8:	2000003c 	.word	0x2000003c

08000aec <MC_InitPWM>:

void MC_InitPWM(void){
 8000aec:	b510      	push	{r4, lr}
    TIM1->CCR1 = 0;
 8000aee:	4b0b      	ldr	r3, [pc, #44]	@ (8000b1c <MC_InitPWM+0x30>)
 8000af0:	2100      	movs	r1, #0
 8000af2:	6359      	str	r1, [r3, #52]	@ 0x34
    TIM1->CCR2 = 0;
 8000af4:	6399      	str	r1, [r3, #56]	@ 0x38
    TIM1->CCR3 = 0;
 8000af6:	63d9      	str	r1, [r3, #60]	@ 0x3c
    TIM1->CCR4 = 1;
 8000af8:	2201      	movs	r2, #1
 8000afa:	641a      	str	r2, [r3, #64]	@ 0x40

    
    HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8000afc:	4c08      	ldr	r4, [pc, #32]	@ (8000b20 <MC_InitPWM+0x34>)
 8000afe:	4620      	mov	r0, r4
 8000b00:	f001 ffe4 	bl	8002acc <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 8000b04:	2104      	movs	r1, #4
 8000b06:	4620      	mov	r0, r4
 8000b08:	f001 ffe0 	bl	8002acc <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
 8000b0c:	2108      	movs	r1, #8
 8000b0e:	4620      	mov	r0, r4
 8000b10:	f001 ffdc 	bl	8002acc <HAL_TIM_PWM_Start>
    HAL_TIM_Base_Start_IT(&htim1);
 8000b14:	4620      	mov	r0, r4
 8000b16:	f001 fd23 	bl	8002560 <HAL_TIM_Base_Start_IT>
}
 8000b1a:	bd10      	pop	{r4, pc}
 8000b1c:	40012c00 	.word	0x40012c00
 8000b20:	2000003c 	.word	0x2000003c

08000b24 <MC_LoadStep>:

void MC_LoadStep(uint8_t step){
 8000b24:	b538      	push	{r3, r4, r5, lr}
    switch (step) {
 8000b26:	3801      	subs	r0, #1
 8000b28:	2805      	cmp	r0, #5
 8000b2a:	d823      	bhi.n	8000b74 <MC_LoadStep+0x50>
 8000b2c:	e8df f000 	tbb	[pc, r0]
 8000b30:	03638343 	.word	0x03638343
 8000b34:	a323      	.short	0xa323
        case 4:
            // Z L H
            HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_1);
 8000b36:	4d60      	ldr	r5, [pc, #384]	@ (8000cb8 <MC_LoadStep+0x194>)
 8000b38:	2100      	movs	r1, #0
 8000b3a:	4628      	mov	r0, r5
 8000b3c:	f002 f830 	bl	8002ba0 <HAL_TIM_PWM_Stop>
            HAL_GPIO_WritePin(PH1L_GPIO_Port, PH1L_Pin, GPIO_PIN_SET);
 8000b40:	4c5e      	ldr	r4, [pc, #376]	@ (8000cbc <MC_LoadStep+0x198>)
 8000b42:	2201      	movs	r2, #1
 8000b44:	2180      	movs	r1, #128	@ 0x80
 8000b46:	4620      	mov	r0, r4
 8000b48:	f000 ff43 	bl	80019d2 <HAL_GPIO_WritePin>
            HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_2);
 8000b4c:	2104      	movs	r1, #4
 8000b4e:	4628      	mov	r0, r5
 8000b50:	f002 f826 	bl	8002ba0 <HAL_TIM_PWM_Stop>
            HAL_GPIO_WritePin(PH2L_GPIO_Port, PH2L_Pin, GPIO_PIN_RESET);
 8000b54:	2200      	movs	r2, #0
 8000b56:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000b5a:	4620      	mov	r0, r4
 8000b5c:	f000 ff39 	bl	80019d2 <HAL_GPIO_WritePin>
            HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
 8000b60:	2108      	movs	r1, #8
 8000b62:	4628      	mov	r0, r5
 8000b64:	f001 ffb2 	bl	8002acc <HAL_TIM_PWM_Start>
            HAL_GPIO_WritePin(PH3L_GPIO_Port, PH3L_Pin, GPIO_PIN_SET);
 8000b68:	2201      	movs	r2, #1
 8000b6a:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000b6e:	4620      	mov	r0, r4
 8000b70:	f000 ff2f 	bl	80019d2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(PH3L_GPIO_Port, PH3L_Pin, GPIO_PIN_SET);
            break;
        default:
            break;
    }
}
 8000b74:	bd38      	pop	{r3, r4, r5, pc}
            HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8000b76:	4d50      	ldr	r5, [pc, #320]	@ (8000cb8 <MC_LoadStep+0x194>)
 8000b78:	2100      	movs	r1, #0
 8000b7a:	4628      	mov	r0, r5
 8000b7c:	f001 ffa6 	bl	8002acc <HAL_TIM_PWM_Start>
            HAL_GPIO_WritePin(PH1L_GPIO_Port, PH1L_Pin, GPIO_PIN_SET);
 8000b80:	4c4e      	ldr	r4, [pc, #312]	@ (8000cbc <MC_LoadStep+0x198>)
 8000b82:	2201      	movs	r2, #1
 8000b84:	2180      	movs	r1, #128	@ 0x80
 8000b86:	4620      	mov	r0, r4
 8000b88:	f000 ff23 	bl	80019d2 <HAL_GPIO_WritePin>
            HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_2);
 8000b8c:	2104      	movs	r1, #4
 8000b8e:	4628      	mov	r0, r5
 8000b90:	f002 f806 	bl	8002ba0 <HAL_TIM_PWM_Stop>
            HAL_GPIO_WritePin(PH2L_GPIO_Port, PH2L_Pin, GPIO_PIN_RESET);
 8000b94:	2200      	movs	r2, #0
 8000b96:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000b9a:	4620      	mov	r0, r4
 8000b9c:	f000 ff19 	bl	80019d2 <HAL_GPIO_WritePin>
            HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_3);
 8000ba0:	2108      	movs	r1, #8
 8000ba2:	4628      	mov	r0, r5
 8000ba4:	f001 fffc 	bl	8002ba0 <HAL_TIM_PWM_Stop>
            HAL_GPIO_WritePin(PH3L_GPIO_Port, PH3L_Pin, GPIO_PIN_SET);
 8000ba8:	2201      	movs	r2, #1
 8000baa:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000bae:	4620      	mov	r0, r4
 8000bb0:	f000 ff0f 	bl	80019d2 <HAL_GPIO_WritePin>
            break;
 8000bb4:	e7de      	b.n	8000b74 <MC_LoadStep+0x50>
            HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8000bb6:	4d40      	ldr	r5, [pc, #256]	@ (8000cb8 <MC_LoadStep+0x194>)
 8000bb8:	2100      	movs	r1, #0
 8000bba:	4628      	mov	r0, r5
 8000bbc:	f001 ff86 	bl	8002acc <HAL_TIM_PWM_Start>
            HAL_GPIO_WritePin(PH1L_GPIO_Port, PH1L_Pin, GPIO_PIN_SET);
 8000bc0:	4c3e      	ldr	r4, [pc, #248]	@ (8000cbc <MC_LoadStep+0x198>)
 8000bc2:	2201      	movs	r2, #1
 8000bc4:	2180      	movs	r1, #128	@ 0x80
 8000bc6:	4620      	mov	r0, r4
 8000bc8:	f000 ff03 	bl	80019d2 <HAL_GPIO_WritePin>
            HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_2);
 8000bcc:	2104      	movs	r1, #4
 8000bce:	4628      	mov	r0, r5
 8000bd0:	f001 ffe6 	bl	8002ba0 <HAL_TIM_PWM_Stop>
            HAL_GPIO_WritePin(PH2L_GPIO_Port, PH2L_Pin, GPIO_PIN_SET);
 8000bd4:	2201      	movs	r2, #1
 8000bd6:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000bda:	4620      	mov	r0, r4
 8000bdc:	f000 fef9 	bl	80019d2 <HAL_GPIO_WritePin>
            HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_3);
 8000be0:	2108      	movs	r1, #8
 8000be2:	4628      	mov	r0, r5
 8000be4:	f001 ffdc 	bl	8002ba0 <HAL_TIM_PWM_Stop>
            HAL_GPIO_WritePin(PH3L_GPIO_Port, PH3L_Pin, GPIO_PIN_RESET);
 8000be8:	2200      	movs	r2, #0
 8000bea:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000bee:	4620      	mov	r0, r4
 8000bf0:	f000 feef 	bl	80019d2 <HAL_GPIO_WritePin>
            break;
 8000bf4:	e7be      	b.n	8000b74 <MC_LoadStep+0x50>
            HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_1);
 8000bf6:	4d30      	ldr	r5, [pc, #192]	@ (8000cb8 <MC_LoadStep+0x194>)
 8000bf8:	2100      	movs	r1, #0
 8000bfa:	4628      	mov	r0, r5
 8000bfc:	f001 ffd0 	bl	8002ba0 <HAL_TIM_PWM_Stop>
            HAL_GPIO_WritePin(PH1L_GPIO_Port, PH1L_Pin, GPIO_PIN_SET);
 8000c00:	4c2e      	ldr	r4, [pc, #184]	@ (8000cbc <MC_LoadStep+0x198>)
 8000c02:	2201      	movs	r2, #1
 8000c04:	2180      	movs	r1, #128	@ 0x80
 8000c06:	4620      	mov	r0, r4
 8000c08:	f000 fee3 	bl	80019d2 <HAL_GPIO_WritePin>
            HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 8000c0c:	2104      	movs	r1, #4
 8000c0e:	4628      	mov	r0, r5
 8000c10:	f001 ff5c 	bl	8002acc <HAL_TIM_PWM_Start>
            HAL_GPIO_WritePin(PH2L_GPIO_Port, PH2L_Pin, GPIO_PIN_SET);
 8000c14:	2201      	movs	r2, #1
 8000c16:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000c1a:	4620      	mov	r0, r4
 8000c1c:	f000 fed9 	bl	80019d2 <HAL_GPIO_WritePin>
            HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_3);
 8000c20:	2108      	movs	r1, #8
 8000c22:	4628      	mov	r0, r5
 8000c24:	f001 ffbc 	bl	8002ba0 <HAL_TIM_PWM_Stop>
            HAL_GPIO_WritePin(PH3L_GPIO_Port, PH3L_Pin, GPIO_PIN_RESET);
 8000c28:	2200      	movs	r2, #0
 8000c2a:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000c2e:	4620      	mov	r0, r4
 8000c30:	f000 fecf 	bl	80019d2 <HAL_GPIO_WritePin>
            break;
 8000c34:	e79e      	b.n	8000b74 <MC_LoadStep+0x50>
            HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_1);
 8000c36:	4d20      	ldr	r5, [pc, #128]	@ (8000cb8 <MC_LoadStep+0x194>)
 8000c38:	2100      	movs	r1, #0
 8000c3a:	4628      	mov	r0, r5
 8000c3c:	f001 ffb0 	bl	8002ba0 <HAL_TIM_PWM_Stop>
            HAL_GPIO_WritePin(PH1L_GPIO_Port, PH1L_Pin, GPIO_PIN_RESET);
 8000c40:	4c1e      	ldr	r4, [pc, #120]	@ (8000cbc <MC_LoadStep+0x198>)
 8000c42:	2200      	movs	r2, #0
 8000c44:	2180      	movs	r1, #128	@ 0x80
 8000c46:	4620      	mov	r0, r4
 8000c48:	f000 fec3 	bl	80019d2 <HAL_GPIO_WritePin>
            HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 8000c4c:	2104      	movs	r1, #4
 8000c4e:	4628      	mov	r0, r5
 8000c50:	f001 ff3c 	bl	8002acc <HAL_TIM_PWM_Start>
            HAL_GPIO_WritePin(PH2L_GPIO_Port, PH2L_Pin, GPIO_PIN_SET);
 8000c54:	2201      	movs	r2, #1
 8000c56:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000c5a:	4620      	mov	r0, r4
 8000c5c:	f000 feb9 	bl	80019d2 <HAL_GPIO_WritePin>
            HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_3);
 8000c60:	2108      	movs	r1, #8
 8000c62:	4628      	mov	r0, r5
 8000c64:	f001 ff9c 	bl	8002ba0 <HAL_TIM_PWM_Stop>
            HAL_GPIO_WritePin(PH3L_GPIO_Port, PH3L_Pin, GPIO_PIN_SET);
 8000c68:	2201      	movs	r2, #1
 8000c6a:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000c6e:	4620      	mov	r0, r4
 8000c70:	f000 feaf 	bl	80019d2 <HAL_GPIO_WritePin>
            break;
 8000c74:	e77e      	b.n	8000b74 <MC_LoadStep+0x50>
            HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_1);
 8000c76:	4d10      	ldr	r5, [pc, #64]	@ (8000cb8 <MC_LoadStep+0x194>)
 8000c78:	2100      	movs	r1, #0
 8000c7a:	4628      	mov	r0, r5
 8000c7c:	f001 ff90 	bl	8002ba0 <HAL_TIM_PWM_Stop>
            HAL_GPIO_WritePin(PH1L_GPIO_Port, PH1L_Pin, GPIO_PIN_RESET);
 8000c80:	4c0e      	ldr	r4, [pc, #56]	@ (8000cbc <MC_LoadStep+0x198>)
 8000c82:	2200      	movs	r2, #0
 8000c84:	2180      	movs	r1, #128	@ 0x80
 8000c86:	4620      	mov	r0, r4
 8000c88:	f000 fea3 	bl	80019d2 <HAL_GPIO_WritePin>
            HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_2);
 8000c8c:	2104      	movs	r1, #4
 8000c8e:	4628      	mov	r0, r5
 8000c90:	f001 ff86 	bl	8002ba0 <HAL_TIM_PWM_Stop>
            HAL_GPIO_WritePin(PH2L_GPIO_Port, PH2L_Pin, GPIO_PIN_SET);
 8000c94:	2201      	movs	r2, #1
 8000c96:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000c9a:	4620      	mov	r0, r4
 8000c9c:	f000 fe99 	bl	80019d2 <HAL_GPIO_WritePin>
            HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
 8000ca0:	2108      	movs	r1, #8
 8000ca2:	4628      	mov	r0, r5
 8000ca4:	f001 ff12 	bl	8002acc <HAL_TIM_PWM_Start>
            HAL_GPIO_WritePin(PH3L_GPIO_Port, PH3L_Pin, GPIO_PIN_SET);
 8000ca8:	2201      	movs	r2, #1
 8000caa:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000cae:	4620      	mov	r0, r4
 8000cb0:	f000 fe8f 	bl	80019d2 <HAL_GPIO_WritePin>
}
 8000cb4:	e75e      	b.n	8000b74 <MC_LoadStep+0x50>
 8000cb6:	bf00      	nop
 8000cb8:	2000003c 	.word	0x2000003c
 8000cbc:	40011000 	.word	0x40011000

08000cc0 <MC_SetDuty>:

void MC_SetDuty(uint16_t DutyCycle){
	TIM1->CCR1 = DutyCycle;
 8000cc0:	4b02      	ldr	r3, [pc, #8]	@ (8000ccc <MC_SetDuty+0xc>)
 8000cc2:	6358      	str	r0, [r3, #52]	@ 0x34
	TIM1->CCR2 = DutyCycle;
 8000cc4:	6398      	str	r0, [r3, #56]	@ 0x38
	TIM1->CCR3 = DutyCycle;
 8000cc6:	63d8      	str	r0, [r3, #60]	@ 0x3c
 8000cc8:	4770      	bx	lr
 8000cca:	bf00      	nop
 8000ccc:	40012c00 	.word	0x40012c00

08000cd0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000cd0:	b510      	push	{r4, lr}
 8000cd2:	4604      	mov	r4, r0
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000cd4:	4b0e      	ldr	r3, [pc, #56]	@ (8000d10 <HAL_InitTick+0x40>)
 8000cd6:	781a      	ldrb	r2, [r3, #0]
 8000cd8:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000cdc:	fbb3 f3f2 	udiv	r3, r3, r2
 8000ce0:	4a0c      	ldr	r2, [pc, #48]	@ (8000d14 <HAL_InitTick+0x44>)
 8000ce2:	6810      	ldr	r0, [r2, #0]
 8000ce4:	fbb0 f0f3 	udiv	r0, r0, r3
 8000ce8:	f000 fc28 	bl	800153c <HAL_SYSTICK_Config>
 8000cec:	b968      	cbnz	r0, 8000d0a <HAL_InitTick+0x3a>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000cee:	2c0f      	cmp	r4, #15
 8000cf0:	d901      	bls.n	8000cf6 <HAL_InitTick+0x26>
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
    uwTickPrio = TickPriority;
  }
  else
  {
    return HAL_ERROR;
 8000cf2:	2001      	movs	r0, #1
 8000cf4:	e00a      	b.n	8000d0c <HAL_InitTick+0x3c>
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000cf6:	2200      	movs	r2, #0
 8000cf8:	4621      	mov	r1, r4
 8000cfa:	f04f 30ff 	mov.w	r0, #4294967295
 8000cfe:	f000 fbff 	bl	8001500 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000d02:	4b05      	ldr	r3, [pc, #20]	@ (8000d18 <HAL_InitTick+0x48>)
 8000d04:	601c      	str	r4, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8000d06:	2000      	movs	r0, #0
 8000d08:	e000      	b.n	8000d0c <HAL_InitTick+0x3c>
    return HAL_ERROR;
 8000d0a:	2001      	movs	r0, #1
}
 8000d0c:	bd10      	pop	{r4, pc}
 8000d0e:	bf00      	nop
 8000d10:	20000008 	.word	0x20000008
 8000d14:	20000010 	.word	0x20000010
 8000d18:	2000000c 	.word	0x2000000c

08000d1c <HAL_Init>:
{
 8000d1c:	b508      	push	{r3, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000d1e:	4a07      	ldr	r2, [pc, #28]	@ (8000d3c <HAL_Init+0x20>)
 8000d20:	6813      	ldr	r3, [r2, #0]
 8000d22:	f043 0310 	orr.w	r3, r3, #16
 8000d26:	6013      	str	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000d28:	2003      	movs	r0, #3
 8000d2a:	f000 fbd7 	bl	80014dc <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 8000d2e:	200f      	movs	r0, #15
 8000d30:	f7ff ffce 	bl	8000cd0 <HAL_InitTick>
  HAL_MspInit();
 8000d34:	f000 fe90 	bl	8001a58 <HAL_MspInit>
}
 8000d38:	2000      	movs	r0, #0
 8000d3a:	bd08      	pop	{r3, pc}
 8000d3c:	40022000 	.word	0x40022000

08000d40 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8000d40:	4a03      	ldr	r2, [pc, #12]	@ (8000d50 <HAL_IncTick+0x10>)
 8000d42:	6811      	ldr	r1, [r2, #0]
 8000d44:	4b03      	ldr	r3, [pc, #12]	@ (8000d54 <HAL_IncTick+0x14>)
 8000d46:	781b      	ldrb	r3, [r3, #0]
 8000d48:	440b      	add	r3, r1
 8000d4a:	6013      	str	r3, [r2, #0]
}
 8000d4c:	4770      	bx	lr
 8000d4e:	bf00      	nop
 8000d50:	20000104 	.word	0x20000104
 8000d54:	20000008 	.word	0x20000008

08000d58 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8000d58:	4b01      	ldr	r3, [pc, #4]	@ (8000d60 <HAL_GetTick+0x8>)
 8000d5a:	6818      	ldr	r0, [r3, #0]
}
 8000d5c:	4770      	bx	lr
 8000d5e:	bf00      	nop
 8000d60:	20000104 	.word	0x20000104

08000d64 <HAL_ADC_ConvCpltCallback>:
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8000d64:	4770      	bx	lr

08000d66 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8000d66:	b508      	push	{r3, lr}
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8000d68:	6a43      	ldr	r3, [r0, #36]	@ 0x24
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8000d6a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8000d6c:	f012 0f50 	tst.w	r2, #80	@ 0x50
 8000d70:	d11e      	bne.n	8000db0 <ADC_DMAConvCplt+0x4a>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8000d72:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8000d74:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8000d78:	629a      	str	r2, [r3, #40]	@ 0x28
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F1 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8000d7a:	681a      	ldr	r2, [r3, #0]
 8000d7c:	6892      	ldr	r2, [r2, #8]
 8000d7e:	f402 2260 	and.w	r2, r2, #917504	@ 0xe0000
 8000d82:	f5b2 2f60 	cmp.w	r2, #917504	@ 0xe0000
 8000d86:	d003      	beq.n	8000d90 <ADC_DMAConvCplt+0x2a>
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8000d88:	4618      	mov	r0, r3
 8000d8a:	f7ff ffeb 	bl	8000d64 <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 8000d8e:	bd08      	pop	{r3, pc}
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 8000d90:	7b1a      	ldrb	r2, [r3, #12]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8000d92:	2a00      	cmp	r2, #0
 8000d94:	d1f8      	bne.n	8000d88 <ADC_DMAConvCplt+0x22>
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8000d96:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8000d98:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8000d9c:	629a      	str	r2, [r3, #40]	@ 0x28
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8000d9e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8000da0:	f412 5f80 	tst.w	r2, #4096	@ 0x1000
 8000da4:	d1f0      	bne.n	8000d88 <ADC_DMAConvCplt+0x22>
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8000da6:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8000da8:	f042 0201 	orr.w	r2, r2, #1
 8000dac:	629a      	str	r2, [r3, #40]	@ 0x28
 8000dae:	e7eb      	b.n	8000d88 <ADC_DMAConvCplt+0x22>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8000db0:	6a1b      	ldr	r3, [r3, #32]
 8000db2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000db4:	4798      	blx	r3
}
 8000db6:	e7ea      	b.n	8000d8e <ADC_DMAConvCplt+0x28>

08000db8 <HAL_ADC_ConvHalfCpltCallback>:
}
 8000db8:	4770      	bx	lr

08000dba <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8000dba:	b508      	push	{r3, lr}
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8000dbc:	6a40      	ldr	r0, [r0, #36]	@ 0x24
 8000dbe:	f7ff fffb 	bl	8000db8 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8000dc2:	bd08      	pop	{r3, pc}

08000dc4 <HAL_ADC_LevelOutOfWindowCallback>:
}
 8000dc4:	4770      	bx	lr

08000dc6 <HAL_ADC_IRQHandler>:
{
 8000dc6:	b570      	push	{r4, r5, r6, lr}
 8000dc8:	4604      	mov	r4, r0
  uint32_t tmp_sr = hadc->Instance->SR;
 8000dca:	6803      	ldr	r3, [r0, #0]
 8000dcc:	681e      	ldr	r6, [r3, #0]
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 8000dce:	685d      	ldr	r5, [r3, #4]
  if((tmp_cr1 & ADC_IT_EOC) == ADC_IT_EOC)
 8000dd0:	f015 0f20 	tst.w	r5, #32
 8000dd4:	d017      	beq.n	8000e06 <HAL_ADC_IRQHandler+0x40>
    if((tmp_sr & ADC_FLAG_EOC) == ADC_FLAG_EOC)
 8000dd6:	f016 0f02 	tst.w	r6, #2
 8000dda:	d014      	beq.n	8000e06 <HAL_ADC_IRQHandler+0x40>
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8000ddc:	6a82      	ldr	r2, [r0, #40]	@ 0x28
 8000dde:	f012 0f10 	tst.w	r2, #16
 8000de2:	d103      	bne.n	8000dec <HAL_ADC_IRQHandler+0x26>
        SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8000de4:	6a82      	ldr	r2, [r0, #40]	@ 0x28
 8000de6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8000dea:	6282      	str	r2, [r0, #40]	@ 0x28
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8000dec:	689a      	ldr	r2, [r3, #8]
 8000dee:	f402 2260 	and.w	r2, r2, #917504	@ 0xe0000
 8000df2:	f5b2 2f60 	cmp.w	r2, #917504	@ 0xe0000
 8000df6:	d033      	beq.n	8000e60 <HAL_ADC_IRQHandler+0x9a>
      HAL_ADC_ConvCpltCallback(hadc);
 8000df8:	4620      	mov	r0, r4
 8000dfa:	f7ff ffb3 	bl	8000d64 <HAL_ADC_ConvCpltCallback>
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8000dfe:	6823      	ldr	r3, [r4, #0]
 8000e00:	f06f 0212 	mvn.w	r2, #18
 8000e04:	601a      	str	r2, [r3, #0]
  if((tmp_cr1 & ADC_IT_JEOC) == ADC_IT_JEOC)
 8000e06:	f015 0f80 	tst.w	r5, #128	@ 0x80
 8000e0a:	d022      	beq.n	8000e52 <HAL_ADC_IRQHandler+0x8c>
    if((tmp_sr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC)
 8000e0c:	f016 0f04 	tst.w	r6, #4
 8000e10:	d01f      	beq.n	8000e52 <HAL_ADC_IRQHandler+0x8c>
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8000e12:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8000e14:	f013 0f10 	tst.w	r3, #16
 8000e18:	d103      	bne.n	8000e22 <HAL_ADC_IRQHandler+0x5c>
        SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8000e1a:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8000e1c:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8000e20:	62a3      	str	r3, [r4, #40]	@ 0x28
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 8000e22:	6822      	ldr	r2, [r4, #0]
 8000e24:	6893      	ldr	r3, [r2, #8]
 8000e26:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 8000e2a:	f5b3 4fe0 	cmp.w	r3, #28672	@ 0x7000
 8000e2e:	d02e      	beq.n	8000e8e <HAL_ADC_IRQHandler+0xc8>
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 8000e30:	6853      	ldr	r3, [r2, #4]
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 8000e32:	f413 6f80 	tst.w	r3, #1024	@ 0x400
 8000e36:	d105      	bne.n	8000e44 <HAL_ADC_IRQHandler+0x7e>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 8000e38:	6893      	ldr	r3, [r2, #8]
 8000e3a:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 8000e3e:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 8000e42:	d021      	beq.n	8000e88 <HAL_ADC_IRQHandler+0xc2>
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8000e44:	4620      	mov	r0, r4
 8000e46:	f000 fb13 	bl	8001470 <HAL_ADCEx_InjectedConvCpltCallback>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8000e4a:	6823      	ldr	r3, [r4, #0]
 8000e4c:	f06f 020c 	mvn.w	r2, #12
 8000e50:	601a      	str	r2, [r3, #0]
  if((tmp_cr1 & ADC_IT_AWD) == ADC_IT_AWD)
 8000e52:	f015 0f40 	tst.w	r5, #64	@ 0x40
 8000e56:	d002      	beq.n	8000e5e <HAL_ADC_IRQHandler+0x98>
    if((tmp_sr & ADC_FLAG_AWD) == ADC_FLAG_AWD)
 8000e58:	f016 0f01 	tst.w	r6, #1
 8000e5c:	d128      	bne.n	8000eb0 <HAL_ADC_IRQHandler+0xea>
}
 8000e5e:	bd70      	pop	{r4, r5, r6, pc}
         (hadc->Init.ContinuousConvMode == DISABLE)   )
 8000e60:	7b22      	ldrb	r2, [r4, #12]
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8000e62:	2a00      	cmp	r2, #0
 8000e64:	d1c8      	bne.n	8000df8 <HAL_ADC_IRQHandler+0x32>
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8000e66:	685a      	ldr	r2, [r3, #4]
 8000e68:	f022 0220 	bic.w	r2, r2, #32
 8000e6c:	605a      	str	r2, [r3, #4]
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8000e6e:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8000e70:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8000e74:	62a3      	str	r3, [r4, #40]	@ 0x28
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8000e76:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8000e78:	f413 5f80 	tst.w	r3, #4096	@ 0x1000
 8000e7c:	d1bc      	bne.n	8000df8 <HAL_ADC_IRQHandler+0x32>
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8000e7e:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8000e80:	f043 0301 	orr.w	r3, r3, #1
 8000e84:	62a3      	str	r3, [r4, #40]	@ 0x28
 8000e86:	e7b7      	b.n	8000df8 <HAL_ADC_IRQHandler+0x32>
          (hadc->Init.ContinuousConvMode == DISABLE)   )        )   )
 8000e88:	7b23      	ldrb	r3, [r4, #12]
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 8000e8a:	2b00      	cmp	r3, #0
 8000e8c:	d1da      	bne.n	8000e44 <HAL_ADC_IRQHandler+0x7e>
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8000e8e:	6853      	ldr	r3, [r2, #4]
 8000e90:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8000e94:	6053      	str	r3, [r2, #4]
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 8000e96:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8000e98:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8000e9c:	62a3      	str	r3, [r4, #40]	@ 0x28
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8000e9e:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8000ea0:	f413 7f80 	tst.w	r3, #256	@ 0x100
 8000ea4:	d1ce      	bne.n	8000e44 <HAL_ADC_IRQHandler+0x7e>
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8000ea6:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8000ea8:	f043 0301 	orr.w	r3, r3, #1
 8000eac:	62a3      	str	r3, [r4, #40]	@ 0x28
 8000eae:	e7c9      	b.n	8000e44 <HAL_ADC_IRQHandler+0x7e>
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8000eb0:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8000eb2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000eb6:	62a3      	str	r3, [r4, #40]	@ 0x28
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8000eb8:	4620      	mov	r0, r4
 8000eba:	f7ff ff83 	bl	8000dc4 <HAL_ADC_LevelOutOfWindowCallback>
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8000ebe:	6823      	ldr	r3, [r4, #0]
 8000ec0:	f06f 0201 	mvn.w	r2, #1
 8000ec4:	601a      	str	r2, [r3, #0]
}
 8000ec6:	e7ca      	b.n	8000e5e <HAL_ADC_IRQHandler+0x98>

08000ec8 <HAL_ADC_ErrorCallback>:
}
 8000ec8:	4770      	bx	lr

08000eca <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8000eca:	b508      	push	{r3, lr}
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8000ecc:	6a40      	ldr	r0, [r0, #36]	@ 0x24
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8000ece:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 8000ed0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000ed4:	6283      	str	r3, [r0, #40]	@ 0x28
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8000ed6:	6ac3      	ldr	r3, [r0, #44]	@ 0x2c
 8000ed8:	f043 0304 	orr.w	r3, r3, #4
 8000edc:	62c3      	str	r3, [r0, #44]	@ 0x2c
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8000ede:	f7ff fff3 	bl	8000ec8 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8000ee2:	bd08      	pop	{r3, pc}

08000ee4 <HAL_ADC_ConfigChannel>:
{ 
 8000ee4:	b430      	push	{r4, r5}
 8000ee6:	b082      	sub	sp, #8
  __IO uint32_t wait_loop_index = 0U;
 8000ee8:	2200      	movs	r2, #0
 8000eea:	9201      	str	r2, [sp, #4]
  __HAL_LOCK(hadc);
 8000eec:	f890 2024 	ldrb.w	r2, [r0, #36]	@ 0x24
 8000ef0:	2a01      	cmp	r2, #1
 8000ef2:	f000 808f 	beq.w	8001014 <HAL_ADC_ConfigChannel+0x130>
 8000ef6:	4603      	mov	r3, r0
 8000ef8:	2201      	movs	r2, #1
 8000efa:	f880 2024 	strb.w	r2, [r0, #36]	@ 0x24
  if (sConfig->Rank < 7U)
 8000efe:	684a      	ldr	r2, [r1, #4]
 8000f00:	2a06      	cmp	r2, #6
 8000f02:	d82d      	bhi.n	8000f60 <HAL_ADC_ConfigChannel+0x7c>
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8000f04:	6804      	ldr	r4, [r0, #0]
 8000f06:	6b60      	ldr	r0, [r4, #52]	@ 0x34
 8000f08:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8000f0c:	3a05      	subs	r2, #5
 8000f0e:	f04f 0c1f 	mov.w	ip, #31
 8000f12:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f16:	ea20 000c 	bic.w	r0, r0, ip
 8000f1a:	680d      	ldr	r5, [r1, #0]
 8000f1c:	fa05 f202 	lsl.w	r2, r5, r2
 8000f20:	4302      	orrs	r2, r0
 8000f22:	6362      	str	r2, [r4, #52]	@ 0x34
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8000f24:	680a      	ldr	r2, [r1, #0]
 8000f26:	2a09      	cmp	r2, #9
 8000f28:	d938      	bls.n	8000f9c <HAL_ADC_ConfigChannel+0xb8>
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8000f2a:	681c      	ldr	r4, [r3, #0]
 8000f2c:	68e0      	ldr	r0, [r4, #12]
 8000f2e:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 8000f32:	3a1e      	subs	r2, #30
 8000f34:	f04f 0c07 	mov.w	ip, #7
 8000f38:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f3c:	ea20 000c 	bic.w	r0, r0, ip
 8000f40:	688d      	ldr	r5, [r1, #8]
 8000f42:	fa05 f202 	lsl.w	r2, r5, r2
 8000f46:	4302      	orrs	r2, r0
 8000f48:	60e2      	str	r2, [r4, #12]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8000f4a:	680a      	ldr	r2, [r1, #0]
 8000f4c:	3a10      	subs	r2, #16
 8000f4e:	2a01      	cmp	r2, #1
 8000f50:	d934      	bls.n	8000fbc <HAL_ADC_ConfigChannel+0xd8>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000f52:	2000      	movs	r0, #0
  __HAL_UNLOCK(hadc);
 8000f54:	2200      	movs	r2, #0
 8000f56:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
}
 8000f5a:	b002      	add	sp, #8
 8000f5c:	bc30      	pop	{r4, r5}
 8000f5e:	4770      	bx	lr
  else if (sConfig->Rank < 13U)
 8000f60:	2a0c      	cmp	r2, #12
 8000f62:	d80d      	bhi.n	8000f80 <HAL_ADC_ConfigChannel+0x9c>
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8000f64:	6805      	ldr	r5, [r0, #0]
 8000f66:	6b28      	ldr	r0, [r5, #48]	@ 0x30
 8000f68:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8000f6c:	3a23      	subs	r2, #35	@ 0x23
 8000f6e:	241f      	movs	r4, #31
 8000f70:	4094      	lsls	r4, r2
 8000f72:	ea20 0004 	bic.w	r0, r0, r4
 8000f76:	680c      	ldr	r4, [r1, #0]
 8000f78:	4094      	lsls	r4, r2
 8000f7a:	4320      	orrs	r0, r4
 8000f7c:	6328      	str	r0, [r5, #48]	@ 0x30
 8000f7e:	e7d1      	b.n	8000f24 <HAL_ADC_ConfigChannel+0x40>
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8000f80:	6805      	ldr	r5, [r0, #0]
 8000f82:	6ae8      	ldr	r0, [r5, #44]	@ 0x2c
 8000f84:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8000f88:	3a41      	subs	r2, #65	@ 0x41
 8000f8a:	241f      	movs	r4, #31
 8000f8c:	4094      	lsls	r4, r2
 8000f8e:	ea20 0004 	bic.w	r0, r0, r4
 8000f92:	680c      	ldr	r4, [r1, #0]
 8000f94:	4094      	lsls	r4, r2
 8000f96:	4320      	orrs	r0, r4
 8000f98:	62e8      	str	r0, [r5, #44]	@ 0x2c
 8000f9a:	e7c3      	b.n	8000f24 <HAL_ADC_ConfigChannel+0x40>
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8000f9c:	681c      	ldr	r4, [r3, #0]
 8000f9e:	6920      	ldr	r0, [r4, #16]
 8000fa0:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 8000fa4:	f04f 0c07 	mov.w	ip, #7
 8000fa8:	fa0c fc02 	lsl.w	ip, ip, r2
 8000fac:	ea20 000c 	bic.w	r0, r0, ip
 8000fb0:	688d      	ldr	r5, [r1, #8]
 8000fb2:	fa05 f202 	lsl.w	r2, r5, r2
 8000fb6:	4302      	orrs	r2, r0
 8000fb8:	6122      	str	r2, [r4, #16]
 8000fba:	e7c6      	b.n	8000f4a <HAL_ADC_ConfigChannel+0x66>
    if (hadc->Instance == ADC1)
 8000fbc:	681a      	ldr	r2, [r3, #0]
 8000fbe:	4816      	ldr	r0, [pc, #88]	@ (8001018 <HAL_ADC_ConfigChannel+0x134>)
 8000fc0:	4282      	cmp	r2, r0
 8000fc2:	d005      	beq.n	8000fd0 <HAL_ADC_ConfigChannel+0xec>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000fc4:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8000fc6:	f042 0220 	orr.w	r2, r2, #32
 8000fca:	629a      	str	r2, [r3, #40]	@ 0x28
      tmp_hal_status = HAL_ERROR;
 8000fcc:	2001      	movs	r0, #1
 8000fce:	e7c1      	b.n	8000f54 <HAL_ADC_ConfigChannel+0x70>
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8000fd0:	6890      	ldr	r0, [r2, #8]
 8000fd2:	f410 0f00 	tst.w	r0, #8388608	@ 0x800000
 8000fd6:	d11b      	bne.n	8001010 <HAL_ADC_ConfigChannel+0x12c>
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8000fd8:	6890      	ldr	r0, [r2, #8]
 8000fda:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000fde:	6090      	str	r0, [r2, #8]
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8000fe0:	680a      	ldr	r2, [r1, #0]
 8000fe2:	2a10      	cmp	r2, #16
 8000fe4:	d001      	beq.n	8000fea <HAL_ADC_ConfigChannel+0x106>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000fe6:	2000      	movs	r0, #0
 8000fe8:	e7b4      	b.n	8000f54 <HAL_ADC_ConfigChannel+0x70>
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8000fea:	4a0c      	ldr	r2, [pc, #48]	@ (800101c <HAL_ADC_ConfigChannel+0x138>)
 8000fec:	6812      	ldr	r2, [r2, #0]
 8000fee:	490c      	ldr	r1, [pc, #48]	@ (8001020 <HAL_ADC_ConfigChannel+0x13c>)
 8000ff0:	fba1 1202 	umull	r1, r2, r1, r2
 8000ff4:	0c92      	lsrs	r2, r2, #18
 8000ff6:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8000ffa:	0052      	lsls	r2, r2, #1
 8000ffc:	9201      	str	r2, [sp, #4]
          while(wait_loop_index != 0U)
 8000ffe:	e002      	b.n	8001006 <HAL_ADC_ConfigChannel+0x122>
            wait_loop_index--;
 8001000:	9a01      	ldr	r2, [sp, #4]
 8001002:	3a01      	subs	r2, #1
 8001004:	9201      	str	r2, [sp, #4]
          while(wait_loop_index != 0U)
 8001006:	9a01      	ldr	r2, [sp, #4]
 8001008:	2a00      	cmp	r2, #0
 800100a:	d1f9      	bne.n	8001000 <HAL_ADC_ConfigChannel+0x11c>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800100c:	2000      	movs	r0, #0
 800100e:	e7a1      	b.n	8000f54 <HAL_ADC_ConfigChannel+0x70>
 8001010:	2000      	movs	r0, #0
 8001012:	e79f      	b.n	8000f54 <HAL_ADC_ConfigChannel+0x70>
  __HAL_LOCK(hadc);
 8001014:	2002      	movs	r0, #2
 8001016:	e7a0      	b.n	8000f5a <HAL_ADC_ConfigChannel+0x76>
 8001018:	40012400 	.word	0x40012400
 800101c:	20000010 	.word	0x20000010
 8001020:	431bde83 	.word	0x431bde83

08001024 <ADC_Enable>:
{
 8001024:	b530      	push	{r4, r5, lr}
 8001026:	b083      	sub	sp, #12
  __IO uint32_t wait_loop_index = 0U;
 8001028:	2300      	movs	r3, #0
 800102a:	9301      	str	r3, [sp, #4]
  if (ADC_IS_ENABLE(hadc) == RESET)
 800102c:	6803      	ldr	r3, [r0, #0]
 800102e:	689a      	ldr	r2, [r3, #8]
 8001030:	f012 0f01 	tst.w	r2, #1
 8001034:	d133      	bne.n	800109e <ADC_Enable+0x7a>
 8001036:	4604      	mov	r4, r0
    __HAL_ADC_ENABLE(hadc);
 8001038:	689a      	ldr	r2, [r3, #8]
 800103a:	f042 0201 	orr.w	r2, r2, #1
 800103e:	609a      	str	r2, [r3, #8]
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001040:	4b18      	ldr	r3, [pc, #96]	@ (80010a4 <ADC_Enable+0x80>)
 8001042:	681b      	ldr	r3, [r3, #0]
 8001044:	4a18      	ldr	r2, [pc, #96]	@ (80010a8 <ADC_Enable+0x84>)
 8001046:	fba2 2303 	umull	r2, r3, r2, r3
 800104a:	0c9b      	lsrs	r3, r3, #18
 800104c:	9301      	str	r3, [sp, #4]
    while(wait_loop_index != 0U)
 800104e:	e002      	b.n	8001056 <ADC_Enable+0x32>
      wait_loop_index--;
 8001050:	9b01      	ldr	r3, [sp, #4]
 8001052:	3b01      	subs	r3, #1
 8001054:	9301      	str	r3, [sp, #4]
    while(wait_loop_index != 0U)
 8001056:	9b01      	ldr	r3, [sp, #4]
 8001058:	2b00      	cmp	r3, #0
 800105a:	d1f9      	bne.n	8001050 <ADC_Enable+0x2c>
    tickstart = HAL_GetTick();
 800105c:	f7ff fe7c 	bl	8000d58 <HAL_GetTick>
 8001060:	4605      	mov	r5, r0
    while(ADC_IS_ENABLE(hadc) == RESET)
 8001062:	6823      	ldr	r3, [r4, #0]
 8001064:	689b      	ldr	r3, [r3, #8]
 8001066:	f013 0f01 	tst.w	r3, #1
 800106a:	d116      	bne.n	800109a <ADC_Enable+0x76>
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800106c:	f7ff fe74 	bl	8000d58 <HAL_GetTick>
 8001070:	1b43      	subs	r3, r0, r5
 8001072:	2b02      	cmp	r3, #2
 8001074:	d9f5      	bls.n	8001062 <ADC_Enable+0x3e>
        if(ADC_IS_ENABLE(hadc) == RESET)
 8001076:	6823      	ldr	r3, [r4, #0]
 8001078:	689b      	ldr	r3, [r3, #8]
 800107a:	f013 0f01 	tst.w	r3, #1
 800107e:	d1f0      	bne.n	8001062 <ADC_Enable+0x3e>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001080:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8001082:	f043 0310 	orr.w	r3, r3, #16
 8001086:	62a3      	str	r3, [r4, #40]	@ 0x28
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001088:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 800108a:	f043 0301 	orr.w	r3, r3, #1
 800108e:	62e3      	str	r3, [r4, #44]	@ 0x2c
          __HAL_UNLOCK(hadc);
 8001090:	2300      	movs	r3, #0
 8001092:	f884 3024 	strb.w	r3, [r4, #36]	@ 0x24
          return HAL_ERROR;
 8001096:	2001      	movs	r0, #1
 8001098:	e002      	b.n	80010a0 <ADC_Enable+0x7c>
  return HAL_OK;
 800109a:	2000      	movs	r0, #0
 800109c:	e000      	b.n	80010a0 <ADC_Enable+0x7c>
 800109e:	2000      	movs	r0, #0
}
 80010a0:	b003      	add	sp, #12
 80010a2:	bd30      	pop	{r4, r5, pc}
 80010a4:	20000010 	.word	0x20000010
 80010a8:	431bde83 	.word	0x431bde83

080010ac <HAL_ADC_Start_DMA>:
{
 80010ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80010ae:	4604      	mov	r4, r0
 80010b0:	460d      	mov	r5, r1
 80010b2:	4616      	mov	r6, r2
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 80010b4:	6801      	ldr	r1, [r0, #0]
 80010b6:	4844      	ldr	r0, [pc, #272]	@ (80011c8 <HAL_ADC_Start_DMA+0x11c>)
 80010b8:	4281      	cmp	r1, r0
 80010ba:	d059      	beq.n	8001170 <HAL_ADC_Start_DMA+0xc4>
 80010bc:	4b43      	ldr	r3, [pc, #268]	@ (80011cc <HAL_ADC_Start_DMA+0x120>)
 80010be:	4299      	cmp	r1, r3
 80010c0:	d056      	beq.n	8001170 <HAL_ADC_Start_DMA+0xc4>
    __HAL_LOCK(hadc);
 80010c2:	f894 3024 	ldrb.w	r3, [r4, #36]	@ 0x24
 80010c6:	2b01      	cmp	r3, #1
 80010c8:	d07c      	beq.n	80011c4 <HAL_ADC_Start_DMA+0x118>
 80010ca:	2301      	movs	r3, #1
 80010cc:	f884 3024 	strb.w	r3, [r4, #36]	@ 0x24
    tmp_hal_status = ADC_Enable(hadc);
 80010d0:	4620      	mov	r0, r4
 80010d2:	f7ff ffa7 	bl	8001024 <ADC_Enable>
    if (tmp_hal_status == HAL_OK)
 80010d6:	4607      	mov	r7, r0
 80010d8:	2800      	cmp	r0, #0
 80010da:	d16e      	bne.n	80011ba <HAL_ADC_Start_DMA+0x10e>
      ADC_STATE_CLR_SET(hadc->State,
 80010dc:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 80010de:	f421 6170 	bic.w	r1, r1, #3840	@ 0xf00
 80010e2:	f021 0101 	bic.w	r1, r1, #1
 80010e6:	f441 7180 	orr.w	r1, r1, #256	@ 0x100
 80010ea:	62a1      	str	r1, [r4, #40]	@ 0x28
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 80010ec:	6822      	ldr	r2, [r4, #0]
 80010ee:	4b37      	ldr	r3, [pc, #220]	@ (80011cc <HAL_ADC_Start_DMA+0x120>)
 80010f0:	429a      	cmp	r2, r3
 80010f2:	d044      	beq.n	800117e <HAL_ADC_Start_DMA+0xd2>
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80010f4:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 80010f6:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 80010fa:	62a3      	str	r3, [r4, #40]	@ 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80010fc:	6853      	ldr	r3, [r2, #4]
 80010fe:	f413 6f80 	tst.w	r3, #1024	@ 0x400
 8001102:	d005      	beq.n	8001110 <HAL_ADC_Start_DMA+0x64>
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8001104:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8001106:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 800110a:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800110e:	62a3      	str	r3, [r4, #40]	@ 0x28
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001110:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8001112:	f413 5f80 	tst.w	r3, #4096	@ 0x1000
 8001116:	d048      	beq.n	80011aa <HAL_ADC_Start_DMA+0xfe>
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8001118:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 800111a:	f023 0306 	bic.w	r3, r3, #6
 800111e:	62e3      	str	r3, [r4, #44]	@ 0x2c
      __HAL_UNLOCK(hadc);
 8001120:	2300      	movs	r3, #0
 8001122:	f884 3024 	strb.w	r3, [r4, #36]	@ 0x24
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8001126:	6a23      	ldr	r3, [r4, #32]
 8001128:	4a29      	ldr	r2, [pc, #164]	@ (80011d0 <HAL_ADC_Start_DMA+0x124>)
 800112a:	629a      	str	r2, [r3, #40]	@ 0x28
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 800112c:	6a23      	ldr	r3, [r4, #32]
 800112e:	4a29      	ldr	r2, [pc, #164]	@ (80011d4 <HAL_ADC_Start_DMA+0x128>)
 8001130:	62da      	str	r2, [r3, #44]	@ 0x2c
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8001132:	6a23      	ldr	r3, [r4, #32]
 8001134:	4a28      	ldr	r2, [pc, #160]	@ (80011d8 <HAL_ADC_Start_DMA+0x12c>)
 8001136:	631a      	str	r2, [r3, #48]	@ 0x30
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8001138:	6823      	ldr	r3, [r4, #0]
 800113a:	f06f 0202 	mvn.w	r2, #2
 800113e:	601a      	str	r2, [r3, #0]
      SET_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8001140:	6822      	ldr	r2, [r4, #0]
 8001142:	6893      	ldr	r3, [r2, #8]
 8001144:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001148:	6093      	str	r3, [r2, #8]
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800114a:	6821      	ldr	r1, [r4, #0]
 800114c:	4633      	mov	r3, r6
 800114e:	462a      	mov	r2, r5
 8001150:	314c      	adds	r1, #76	@ 0x4c
 8001152:	6a20      	ldr	r0, [r4, #32]
 8001154:	f000 fa50 	bl	80015f8 <HAL_DMA_Start_IT>
      if (ADC_IS_SOFTWARE_START_REGULAR(hadc))
 8001158:	6823      	ldr	r3, [r4, #0]
 800115a:	689a      	ldr	r2, [r3, #8]
 800115c:	f402 2260 	and.w	r2, r2, #917504	@ 0xe0000
 8001160:	f5b2 2f60 	cmp.w	r2, #917504	@ 0xe0000
 8001164:	d024      	beq.n	80011b0 <HAL_ADC_Start_DMA+0x104>
        SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8001166:	689a      	ldr	r2, [r3, #8]
 8001168:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 800116c:	609a      	str	r2, [r3, #8]
 800116e:	e027      	b.n	80011c0 <HAL_ADC_Start_DMA+0x114>
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 8001170:	4b15      	ldr	r3, [pc, #84]	@ (80011c8 <HAL_ADC_Start_DMA+0x11c>)
 8001172:	685b      	ldr	r3, [r3, #4]
 8001174:	f413 2f70 	tst.w	r3, #983040	@ 0xf0000
 8001178:	d0a3      	beq.n	80010c2 <HAL_ADC_Start_DMA+0x16>
    tmp_hal_status = HAL_ERROR;
 800117a:	2701      	movs	r7, #1
 800117c:	e020      	b.n	80011c0 <HAL_ADC_Start_DMA+0x114>
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 800117e:	f5a3 6380 	sub.w	r3, r3, #1024	@ 0x400
 8001182:	685b      	ldr	r3, [r3, #4]
 8001184:	f413 2f70 	tst.w	r3, #983040	@ 0xf0000
 8001188:	d0b4      	beq.n	80010f4 <HAL_ADC_Start_DMA+0x48>
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800118a:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 800118c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8001190:	62a3      	str	r3, [r4, #40]	@ 0x28
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8001192:	4b0d      	ldr	r3, [pc, #52]	@ (80011c8 <HAL_ADC_Start_DMA+0x11c>)
 8001194:	685b      	ldr	r3, [r3, #4]
 8001196:	f413 6f80 	tst.w	r3, #1024	@ 0x400
 800119a:	d0b9      	beq.n	8001110 <HAL_ADC_Start_DMA+0x64>
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800119c:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 800119e:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80011a2:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80011a6:	62a3      	str	r3, [r4, #40]	@ 0x28
 80011a8:	e7b2      	b.n	8001110 <HAL_ADC_Start_DMA+0x64>
        ADC_CLEAR_ERRORCODE(hadc);
 80011aa:	2300      	movs	r3, #0
 80011ac:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80011ae:	e7b7      	b.n	8001120 <HAL_ADC_Start_DMA+0x74>
        SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 80011b0:	689a      	ldr	r2, [r3, #8]
 80011b2:	f442 02a0 	orr.w	r2, r2, #5242880	@ 0x500000
 80011b6:	609a      	str	r2, [r3, #8]
 80011b8:	e002      	b.n	80011c0 <HAL_ADC_Start_DMA+0x114>
      __HAL_UNLOCK(hadc);
 80011ba:	2300      	movs	r3, #0
 80011bc:	f884 3024 	strb.w	r3, [r4, #36]	@ 0x24
}
 80011c0:	4638      	mov	r0, r7
 80011c2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    __HAL_LOCK(hadc);
 80011c4:	2702      	movs	r7, #2
 80011c6:	e7fb      	b.n	80011c0 <HAL_ADC_Start_DMA+0x114>
 80011c8:	40012400 	.word	0x40012400
 80011cc:	40012800 	.word	0x40012800
 80011d0:	08000d67 	.word	0x08000d67
 80011d4:	08000dbb 	.word	0x08000dbb
 80011d8:	08000ecb 	.word	0x08000ecb

080011dc <ADC_ConversionStop_Disable>:
{
 80011dc:	b538      	push	{r3, r4, r5, lr}
  if (ADC_IS_ENABLE(hadc) != RESET)
 80011de:	6803      	ldr	r3, [r0, #0]
 80011e0:	689a      	ldr	r2, [r3, #8]
 80011e2:	f012 0f01 	tst.w	r2, #1
 80011e6:	d101      	bne.n	80011ec <ADC_ConversionStop_Disable+0x10>
  return HAL_OK;
 80011e8:	2000      	movs	r0, #0
}
 80011ea:	bd38      	pop	{r3, r4, r5, pc}
 80011ec:	4604      	mov	r4, r0
    __HAL_ADC_DISABLE(hadc);
 80011ee:	689a      	ldr	r2, [r3, #8]
 80011f0:	f022 0201 	bic.w	r2, r2, #1
 80011f4:	609a      	str	r2, [r3, #8]
    tickstart = HAL_GetTick();
 80011f6:	f7ff fdaf 	bl	8000d58 <HAL_GetTick>
 80011fa:	4605      	mov	r5, r0
    while(ADC_IS_ENABLE(hadc) != RESET)
 80011fc:	6823      	ldr	r3, [r4, #0]
 80011fe:	689b      	ldr	r3, [r3, #8]
 8001200:	f013 0f01 	tst.w	r3, #1
 8001204:	d013      	beq.n	800122e <ADC_ConversionStop_Disable+0x52>
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8001206:	f7ff fda7 	bl	8000d58 <HAL_GetTick>
 800120a:	1b43      	subs	r3, r0, r5
 800120c:	2b02      	cmp	r3, #2
 800120e:	d9f5      	bls.n	80011fc <ADC_ConversionStop_Disable+0x20>
        if(ADC_IS_ENABLE(hadc) != RESET)
 8001210:	6823      	ldr	r3, [r4, #0]
 8001212:	689b      	ldr	r3, [r3, #8]
 8001214:	f013 0f01 	tst.w	r3, #1
 8001218:	d0f0      	beq.n	80011fc <ADC_ConversionStop_Disable+0x20>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800121a:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 800121c:	f043 0310 	orr.w	r3, r3, #16
 8001220:	62a3      	str	r3, [r4, #40]	@ 0x28
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001222:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8001224:	f043 0301 	orr.w	r3, r3, #1
 8001228:	62e3      	str	r3, [r4, #44]	@ 0x2c
          return HAL_ERROR;
 800122a:	2001      	movs	r0, #1
 800122c:	e7dd      	b.n	80011ea <ADC_ConversionStop_Disable+0xe>
  return HAL_OK;
 800122e:	2000      	movs	r0, #0
 8001230:	e7db      	b.n	80011ea <ADC_ConversionStop_Disable+0xe>
	...

08001234 <HAL_ADC_Init>:
  if(hadc == NULL)
 8001234:	2800      	cmp	r0, #0
 8001236:	d07b      	beq.n	8001330 <HAL_ADC_Init+0xfc>
{
 8001238:	b570      	push	{r4, r5, r6, lr}
 800123a:	4604      	mov	r4, r0
  if (hadc->State == HAL_ADC_STATE_RESET)
 800123c:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 800123e:	2b00      	cmp	r3, #0
 8001240:	d04d      	beq.n	80012de <HAL_ADC_Init+0xaa>
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8001242:	4620      	mov	r0, r4
 8001244:	f7ff ffca 	bl	80011dc <ADC_ConversionStop_Disable>
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8001248:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 800124a:	f013 0310 	ands.w	r3, r3, #16
 800124e:	d169      	bne.n	8001324 <HAL_ADC_Init+0xf0>
 8001250:	2800      	cmp	r0, #0
 8001252:	d167      	bne.n	8001324 <HAL_ADC_Init+0xf0>
    ADC_STATE_CLR_SET(hadc->State,
 8001254:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 8001256:	f422 5288 	bic.w	r2, r2, #4352	@ 0x1100
 800125a:	f022 0202 	bic.w	r2, r2, #2
 800125e:	f042 0202 	orr.w	r2, r2, #2
 8001262:	62a2      	str	r2, [r4, #40]	@ 0x28
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001264:	6862      	ldr	r2, [r4, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8001266:	69e1      	ldr	r1, [r4, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001268:	430a      	orrs	r2, r1
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 800126a:	7b21      	ldrb	r1, [r4, #12]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 800126c:	ea42 0241 	orr.w	r2, r2, r1, lsl #1
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8001270:	68a5      	ldr	r5, [r4, #8]
 8001272:	f5b5 7f80 	cmp.w	r5, #256	@ 0x100
 8001276:	d002      	beq.n	800127e <HAL_ADC_Init+0x4a>
 8001278:	2d01      	cmp	r5, #1
 800127a:	d036      	beq.n	80012ea <HAL_ADC_Init+0xb6>
 800127c:	461d      	mov	r5, r3
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800127e:	7d26      	ldrb	r6, [r4, #20]
 8001280:	2e01      	cmp	r6, #1
 8001282:	d035      	beq.n	80012f0 <HAL_ADC_Init+0xbc>
      MODIFY_REG(hadc->Instance->CR1,
 8001284:	6826      	ldr	r6, [r4, #0]
 8001286:	6871      	ldr	r1, [r6, #4]
 8001288:	f421 4169 	bic.w	r1, r1, #59648	@ 0xe900
 800128c:	4329      	orrs	r1, r5
 800128e:	6071      	str	r1, [r6, #4]
      MODIFY_REG(hadc->Instance->CR2,
 8001290:	6825      	ldr	r5, [r4, #0]
 8001292:	68ae      	ldr	r6, [r5, #8]
 8001294:	4927      	ldr	r1, [pc, #156]	@ (8001334 <HAL_ADC_Init+0x100>)
 8001296:	4031      	ands	r1, r6
 8001298:	4311      	orrs	r1, r2
 800129a:	60a9      	str	r1, [r5, #8]
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 800129c:	68a1      	ldr	r1, [r4, #8]
 800129e:	f5b1 7f80 	cmp.w	r1, #256	@ 0x100
 80012a2:	d001      	beq.n	80012a8 <HAL_ADC_Init+0x74>
 80012a4:	2901      	cmp	r1, #1
 80012a6:	d102      	bne.n	80012ae <HAL_ADC_Init+0x7a>
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 80012a8:	6923      	ldr	r3, [r4, #16]
 80012aa:	3b01      	subs	r3, #1
 80012ac:	051b      	lsls	r3, r3, #20
    MODIFY_REG(hadc->Instance->SQR1,
 80012ae:	6825      	ldr	r5, [r4, #0]
 80012b0:	6ae9      	ldr	r1, [r5, #44]	@ 0x2c
 80012b2:	f421 0170 	bic.w	r1, r1, #15728640	@ 0xf00000
 80012b6:	430b      	orrs	r3, r1
 80012b8:	62eb      	str	r3, [r5, #44]	@ 0x2c
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80012ba:	6823      	ldr	r3, [r4, #0]
 80012bc:	6899      	ldr	r1, [r3, #8]
 80012be:	4b1e      	ldr	r3, [pc, #120]	@ (8001338 <HAL_ADC_Init+0x104>)
 80012c0:	400b      	ands	r3, r1
 80012c2:	429a      	cmp	r2, r3
 80012c4:	d025      	beq.n	8001312 <HAL_ADC_Init+0xde>
      ADC_STATE_CLR_SET(hadc->State,
 80012c6:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 80012c8:	f023 0312 	bic.w	r3, r3, #18
 80012cc:	f043 0310 	orr.w	r3, r3, #16
 80012d0:	62a3      	str	r3, [r4, #40]	@ 0x28
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80012d2:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 80012d4:	f043 0301 	orr.w	r3, r3, #1
 80012d8:	62e3      	str	r3, [r4, #44]	@ 0x2c
      tmp_hal_status = HAL_ERROR;
 80012da:	2001      	movs	r0, #1
 80012dc:	e027      	b.n	800132e <HAL_ADC_Init+0xfa>
    ADC_CLEAR_ERRORCODE(hadc);
 80012de:	62c3      	str	r3, [r0, #44]	@ 0x2c
    hadc->Lock = HAL_UNLOCKED;
 80012e0:	f880 3024 	strb.w	r3, [r0, #36]	@ 0x24
    HAL_ADC_MspInit(hadc);
 80012e4:	f000 fbda 	bl	8001a9c <HAL_ADC_MspInit>
 80012e8:	e7ab      	b.n	8001242 <HAL_ADC_Init+0xe>
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 80012ea:	f44f 7580 	mov.w	r5, #256	@ 0x100
 80012ee:	e7c6      	b.n	800127e <HAL_ADC_Init+0x4a>
      if (hadc->Init.ContinuousConvMode == DISABLE)
 80012f0:	b931      	cbnz	r1, 8001300 <HAL_ADC_Init+0xcc>
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 80012f2:	69a1      	ldr	r1, [r4, #24]
 80012f4:	3901      	subs	r1, #1
 80012f6:	ea45 3141 	orr.w	r1, r5, r1, lsl #13
 80012fa:	f441 6500 	orr.w	r5, r1, #2048	@ 0x800
 80012fe:	e7c1      	b.n	8001284 <HAL_ADC_Init+0x50>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001300:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 8001302:	f041 0120 	orr.w	r1, r1, #32
 8001306:	62a1      	str	r1, [r4, #40]	@ 0x28
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001308:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800130a:	f041 0101 	orr.w	r1, r1, #1
 800130e:	62e1      	str	r1, [r4, #44]	@ 0x2c
 8001310:	e7b8      	b.n	8001284 <HAL_ADC_Init+0x50>
      ADC_CLEAR_ERRORCODE(hadc);
 8001312:	2300      	movs	r3, #0
 8001314:	62e3      	str	r3, [r4, #44]	@ 0x2c
      ADC_STATE_CLR_SET(hadc->State,
 8001316:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8001318:	f023 0303 	bic.w	r3, r3, #3
 800131c:	f043 0301 	orr.w	r3, r3, #1
 8001320:	62a3      	str	r3, [r4, #40]	@ 0x28
 8001322:	e004      	b.n	800132e <HAL_ADC_Init+0xfa>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001324:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8001326:	f043 0310 	orr.w	r3, r3, #16
 800132a:	62a3      	str	r3, [r4, #40]	@ 0x28
    tmp_hal_status = HAL_ERROR;
 800132c:	2001      	movs	r0, #1
}
 800132e:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_ERROR;
 8001330:	2001      	movs	r0, #1
}
 8001332:	4770      	bx	lr
 8001334:	ffe1f7fd 	.word	0xffe1f7fd
 8001338:	ff1f0efe 	.word	0xff1f0efe

0800133c <HAL_ADC_Stop>:
  __HAL_LOCK(hadc);
 800133c:	f890 3024 	ldrb.w	r3, [r0, #36]	@ 0x24
 8001340:	2b01      	cmp	r3, #1
 8001342:	d013      	beq.n	800136c <HAL_ADC_Stop+0x30>
{
 8001344:	b510      	push	{r4, lr}
 8001346:	4604      	mov	r4, r0
  __HAL_LOCK(hadc);
 8001348:	2301      	movs	r3, #1
 800134a:	f880 3024 	strb.w	r3, [r0, #36]	@ 0x24
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 800134e:	f7ff ff45 	bl	80011dc <ADC_ConversionStop_Disable>
  if (tmp_hal_status == HAL_OK)
 8001352:	b938      	cbnz	r0, 8001364 <HAL_ADC_Stop+0x28>
    ADC_STATE_CLR_SET(hadc->State,
 8001354:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8001356:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 800135a:	f023 0301 	bic.w	r3, r3, #1
 800135e:	f043 0301 	orr.w	r3, r3, #1
 8001362:	62a3      	str	r3, [r4, #40]	@ 0x28
  __HAL_UNLOCK(hadc);
 8001364:	2300      	movs	r3, #0
 8001366:	f884 3024 	strb.w	r3, [r4, #36]	@ 0x24
}
 800136a:	bd10      	pop	{r4, pc}
  __HAL_LOCK(hadc);
 800136c:	2002      	movs	r0, #2
}
 800136e:	4770      	bx	lr

08001370 <HAL_ADCEx_Calibration_Start>:
  *         the completion of this function.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef* hadc)
{
 8001370:	b570      	push	{r4, r5, r6, lr}
 8001372:	b082      	sub	sp, #8
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0U;
 8001374:	2300      	movs	r3, #0
 8001376:	9301      	str	r3, [sp, #4]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8001378:	f890 3024 	ldrb.w	r3, [r0, #36]	@ 0x24
 800137c:	2b01      	cmp	r3, #1
 800137e:	d072      	beq.n	8001466 <HAL_ADCEx_Calibration_Start+0xf6>
 8001380:	4604      	mov	r4, r0
 8001382:	2301      	movs	r3, #1
 8001384:	f880 3024 	strb.w	r3, [r0, #36]	@ 0x24
    
   /* 1. Disable ADC peripheral                                                 */
   tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8001388:	f7ff ff28 	bl	80011dc <ADC_ConversionStop_Disable>
  
   /* 2. Calibration prerequisite delay before starting the calibration.       */
   /*    - ADC must be enabled for at least two ADC clock cycles               */
   tmp_hal_status = ADC_Enable(hadc);
 800138c:	4620      	mov	r0, r4
 800138e:	f7ff fe49 	bl	8001024 <ADC_Enable>

   /* Check if ADC is effectively enabled */
   if (tmp_hal_status == HAL_OK)
 8001392:	4605      	mov	r5, r0
 8001394:	b128      	cbz	r0, 80013a2 <HAL_ADCEx_Calibration_Start+0x32>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001396:	2300      	movs	r3, #0
 8001398:	f884 3024 	strb.w	r3, [r4, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
}
 800139c:	4628      	mov	r0, r5
 800139e:	b002      	add	sp, #8
 80013a0:	bd70      	pop	{r4, r5, r6, pc}
     ADC_STATE_CLR_SET(hadc->State,
 80013a2:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 80013a4:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80013a8:	f023 0302 	bic.w	r3, r3, #2
 80013ac:	f043 0302 	orr.w	r3, r3, #2
 80013b0:	62a3      	str	r3, [r4, #40]	@ 0x28
                        / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 80013b2:	4b2e      	ldr	r3, [pc, #184]	@ (800146c <HAL_ADCEx_Calibration_Start+0xfc>)
 80013b4:	681e      	ldr	r6, [r3, #0]
 80013b6:	2002      	movs	r0, #2
 80013b8:	f000 ffbc 	bl	8002334 <HAL_RCCEx_GetPeriphCLKFreq>
 80013bc:	fbb6 f6f0 	udiv	r6, r6, r0
                       * ADC_PRECALIBRATION_DELAY_ADCCLOCKCYCLES        );
 80013c0:	0076      	lsls	r6, r6, #1
    wait_loop_index = ((SystemCoreClock
 80013c2:	9601      	str	r6, [sp, #4]
    while(wait_loop_index != 0U)
 80013c4:	e002      	b.n	80013cc <HAL_ADCEx_Calibration_Start+0x5c>
      wait_loop_index--;
 80013c6:	9b01      	ldr	r3, [sp, #4]
 80013c8:	3b01      	subs	r3, #1
 80013ca:	9301      	str	r3, [sp, #4]
    while(wait_loop_index != 0U)
 80013cc:	9b01      	ldr	r3, [sp, #4]
 80013ce:	2b00      	cmp	r3, #0
 80013d0:	d1f9      	bne.n	80013c6 <HAL_ADCEx_Calibration_Start+0x56>
    SET_BIT(hadc->Instance->CR2, ADC_CR2_RSTCAL);
 80013d2:	6822      	ldr	r2, [r4, #0]
 80013d4:	6893      	ldr	r3, [r2, #8]
 80013d6:	f043 0308 	orr.w	r3, r3, #8
 80013da:	6093      	str	r3, [r2, #8]
    tickstart = HAL_GetTick();  
 80013dc:	f7ff fcbc 	bl	8000d58 <HAL_GetTick>
 80013e0:	4606      	mov	r6, r0
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 80013e2:	6823      	ldr	r3, [r4, #0]
 80013e4:	689a      	ldr	r2, [r3, #8]
 80013e6:	f012 0f08 	tst.w	r2, #8
 80013ea:	d014      	beq.n	8001416 <HAL_ADCEx_Calibration_Start+0xa6>
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 80013ec:	f7ff fcb4 	bl	8000d58 <HAL_GetTick>
 80013f0:	1b80      	subs	r0, r0, r6
 80013f2:	280a      	cmp	r0, #10
 80013f4:	d9f5      	bls.n	80013e2 <HAL_ADCEx_Calibration_Start+0x72>
        if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 80013f6:	6823      	ldr	r3, [r4, #0]
 80013f8:	689b      	ldr	r3, [r3, #8]
 80013fa:	f013 0f08 	tst.w	r3, #8
 80013fe:	d0f0      	beq.n	80013e2 <HAL_ADCEx_Calibration_Start+0x72>
          ADC_STATE_CLR_SET(hadc->State,
 8001400:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8001402:	f023 0312 	bic.w	r3, r3, #18
 8001406:	f043 0310 	orr.w	r3, r3, #16
 800140a:	62a3      	str	r3, [r4, #40]	@ 0x28
          __HAL_UNLOCK(hadc);
 800140c:	2300      	movs	r3, #0
 800140e:	f884 3024 	strb.w	r3, [r4, #36]	@ 0x24
          return HAL_ERROR;
 8001412:	2501      	movs	r5, #1
 8001414:	e7c2      	b.n	800139c <HAL_ADCEx_Calibration_Start+0x2c>
    SET_BIT(hadc->Instance->CR2, ADC_CR2_CAL);
 8001416:	689a      	ldr	r2, [r3, #8]
 8001418:	f042 0204 	orr.w	r2, r2, #4
 800141c:	609a      	str	r2, [r3, #8]
    tickstart = HAL_GetTick();  
 800141e:	f7ff fc9b 	bl	8000d58 <HAL_GetTick>
 8001422:	4606      	mov	r6, r0
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 8001424:	6823      	ldr	r3, [r4, #0]
 8001426:	689b      	ldr	r3, [r3, #8]
 8001428:	f013 0f04 	tst.w	r3, #4
 800142c:	d014      	beq.n	8001458 <HAL_ADCEx_Calibration_Start+0xe8>
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 800142e:	f7ff fc93 	bl	8000d58 <HAL_GetTick>
 8001432:	1b80      	subs	r0, r0, r6
 8001434:	280a      	cmp	r0, #10
 8001436:	d9f5      	bls.n	8001424 <HAL_ADCEx_Calibration_Start+0xb4>
        if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 8001438:	6823      	ldr	r3, [r4, #0]
 800143a:	689b      	ldr	r3, [r3, #8]
 800143c:	f013 0f04 	tst.w	r3, #4
 8001440:	d0f0      	beq.n	8001424 <HAL_ADCEx_Calibration_Start+0xb4>
          ADC_STATE_CLR_SET(hadc->State,
 8001442:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8001444:	f023 0312 	bic.w	r3, r3, #18
 8001448:	f043 0310 	orr.w	r3, r3, #16
 800144c:	62a3      	str	r3, [r4, #40]	@ 0x28
          __HAL_UNLOCK(hadc);
 800144e:	2300      	movs	r3, #0
 8001450:	f884 3024 	strb.w	r3, [r4, #36]	@ 0x24
          return HAL_ERROR;
 8001454:	2501      	movs	r5, #1
 8001456:	e7a1      	b.n	800139c <HAL_ADCEx_Calibration_Start+0x2c>
    ADC_STATE_CLR_SET(hadc->State,
 8001458:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 800145a:	f023 0303 	bic.w	r3, r3, #3
 800145e:	f043 0301 	orr.w	r3, r3, #1
 8001462:	62a3      	str	r3, [r4, #40]	@ 0x28
 8001464:	e797      	b.n	8001396 <HAL_ADCEx_Calibration_Start+0x26>
  __HAL_LOCK(hadc);
 8001466:	2502      	movs	r5, #2
 8001468:	e798      	b.n	800139c <HAL_ADCEx_Calibration_Start+0x2c>
 800146a:	bf00      	nop
 800146c:	20000010 	.word	0x20000010

08001470 <HAL_ADCEx_InjectedConvCpltCallback>:
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADCEx_InjectedConvCpltCallback could be implemented in the user file
  */
}
 8001470:	4770      	bx	lr
	...

08001474 <__NVIC_SetPriority>:
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
 8001474:	2800      	cmp	r0, #0
 8001476:	db08      	blt.n	800148a <__NVIC_SetPriority+0x16>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001478:	0109      	lsls	r1, r1, #4
 800147a:	b2c9      	uxtb	r1, r1
 800147c:	f100 4060 	add.w	r0, r0, #3758096384	@ 0xe0000000
 8001480:	f500 4061 	add.w	r0, r0, #57600	@ 0xe100
 8001484:	f880 1300 	strb.w	r1, [r0, #768]	@ 0x300
 8001488:	4770      	bx	lr
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800148a:	f000 000f 	and.w	r0, r0, #15
 800148e:	0109      	lsls	r1, r1, #4
 8001490:	b2c9      	uxtb	r1, r1
 8001492:	4b01      	ldr	r3, [pc, #4]	@ (8001498 <__NVIC_SetPriority+0x24>)
 8001494:	5419      	strb	r1, [r3, r0]
  }
}
 8001496:	4770      	bx	lr
 8001498:	e000ed14 	.word	0xe000ed14

0800149c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800149c:	b500      	push	{lr}
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800149e:	f000 0007 	and.w	r0, r0, #7
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80014a2:	f1c0 0c07 	rsb	ip, r0, #7
 80014a6:	f1bc 0f04 	cmp.w	ip, #4
 80014aa:	bf28      	it	cs
 80014ac:	f04f 0c04 	movcs.w	ip, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80014b0:	1d03      	adds	r3, r0, #4
 80014b2:	2b06      	cmp	r3, #6
 80014b4:	d90f      	bls.n	80014d6 <NVIC_EncodePriority+0x3a>
 80014b6:	1ec3      	subs	r3, r0, #3

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80014b8:	f04f 3eff 	mov.w	lr, #4294967295
 80014bc:	fa0e f00c 	lsl.w	r0, lr, ip
 80014c0:	ea21 0100 	bic.w	r1, r1, r0
 80014c4:	4099      	lsls	r1, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80014c6:	fa0e fe03 	lsl.w	lr, lr, r3
 80014ca:	ea22 020e 	bic.w	r2, r2, lr
         );
}
 80014ce:	ea41 0002 	orr.w	r0, r1, r2
 80014d2:	f85d fb04 	ldr.w	pc, [sp], #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80014d6:	2300      	movs	r3, #0
 80014d8:	e7ee      	b.n	80014b8 <NVIC_EncodePriority+0x1c>
	...

080014dc <HAL_NVIC_SetPriorityGrouping>:
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80014dc:	4a07      	ldr	r2, [pc, #28]	@ (80014fc <HAL_NVIC_SetPriorityGrouping+0x20>)
 80014de:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80014e0:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 80014e4:	041b      	lsls	r3, r3, #16
 80014e6:	0c1b      	lsrs	r3, r3, #16
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80014e8:	0200      	lsls	r0, r0, #8
 80014ea:	f400 60e0 	and.w	r0, r0, #1792	@ 0x700
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80014ee:	4303      	orrs	r3, r0
  reg_value  =  (reg_value                                   |
 80014f0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80014f4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
  SCB->AIRCR =  reg_value;
 80014f8:	60d3      	str	r3, [r2, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 80014fa:	4770      	bx	lr
 80014fc:	e000ed00 	.word	0xe000ed00

08001500 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001500:	b510      	push	{r4, lr}
 8001502:	4604      	mov	r4, r0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001504:	4b05      	ldr	r3, [pc, #20]	@ (800151c <HAL_NVIC_SetPriority+0x1c>)
 8001506:	68d8      	ldr	r0, [r3, #12]
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001508:	f3c0 2002 	ubfx	r0, r0, #8, #3
 800150c:	f7ff ffc6 	bl	800149c <NVIC_EncodePriority>
 8001510:	4601      	mov	r1, r0
 8001512:	4620      	mov	r0, r4
 8001514:	f7ff ffae 	bl	8001474 <__NVIC_SetPriority>
}
 8001518:	bd10      	pop	{r4, pc}
 800151a:	bf00      	nop
 800151c:	e000ed00 	.word	0xe000ed00

08001520 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8001520:	2800      	cmp	r0, #0
 8001522:	db07      	blt.n	8001534 <HAL_NVIC_EnableIRQ+0x14>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001524:	f000 021f 	and.w	r2, r0, #31
 8001528:	0940      	lsrs	r0, r0, #5
 800152a:	2301      	movs	r3, #1
 800152c:	4093      	lsls	r3, r2
 800152e:	4a02      	ldr	r2, [pc, #8]	@ (8001538 <HAL_NVIC_EnableIRQ+0x18>)
 8001530:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8001534:	4770      	bx	lr
 8001536:	bf00      	nop
 8001538:	e000e100 	.word	0xe000e100

0800153c <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800153c:	3801      	subs	r0, #1
 800153e:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8001542:	d20b      	bcs.n	800155c <HAL_SYSTICK_Config+0x20>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001544:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8001548:	6158      	str	r0, [r3, #20]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800154a:	4a05      	ldr	r2, [pc, #20]	@ (8001560 <HAL_SYSTICK_Config+0x24>)
 800154c:	21f0      	movs	r1, #240	@ 0xf0
 800154e:	f882 1023 	strb.w	r1, [r2, #35]	@ 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001552:	2000      	movs	r0, #0
 8001554:	6198      	str	r0, [r3, #24]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001556:	2207      	movs	r2, #7
 8001558:	611a      	str	r2, [r3, #16]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800155a:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 800155c:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 800155e:	4770      	bx	lr
 8001560:	e000ed00 	.word	0xe000ed00

08001564 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001564:	b430      	push	{r4, r5}
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8001566:	2401      	movs	r4, #1
 8001568:	6c05      	ldr	r5, [r0, #64]	@ 0x40
 800156a:	40ac      	lsls	r4, r5
 800156c:	6bc5      	ldr	r5, [r0, #60]	@ 0x3c
 800156e:	606c      	str	r4, [r5, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8001570:	6804      	ldr	r4, [r0, #0]
 8001572:	6063      	str	r3, [r4, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001574:	6843      	ldr	r3, [r0, #4]
 8001576:	2b10      	cmp	r3, #16
 8001578:	d005      	beq.n	8001586 <DMA_SetConfig+0x22>
  }
  /* Peripheral to Memory */
  else
  {
    /* Configure DMA Channel source address */
    hdma->Instance->CPAR = SrcAddress;
 800157a:	6803      	ldr	r3, [r0, #0]
 800157c:	6099      	str	r1, [r3, #8]

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
 800157e:	6803      	ldr	r3, [r0, #0]
 8001580:	60da      	str	r2, [r3, #12]
  }
}
 8001582:	bc30      	pop	{r4, r5}
 8001584:	4770      	bx	lr
    hdma->Instance->CPAR = DstAddress;
 8001586:	6803      	ldr	r3, [r0, #0]
 8001588:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = SrcAddress;
 800158a:	6803      	ldr	r3, [r0, #0]
 800158c:	60d9      	str	r1, [r3, #12]
 800158e:	e7f8      	b.n	8001582 <DMA_SetConfig+0x1e>

08001590 <HAL_DMA_Init>:
  if(hdma == NULL)
 8001590:	b350      	cbz	r0, 80015e8 <HAL_DMA_Init+0x58>
{
 8001592:	b410      	push	{r4}
 8001594:	4602      	mov	r2, r0
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8001596:	6801      	ldr	r1, [r0, #0]
 8001598:	4b14      	ldr	r3, [pc, #80]	@ (80015ec <HAL_DMA_Init+0x5c>)
 800159a:	440b      	add	r3, r1
 800159c:	4814      	ldr	r0, [pc, #80]	@ (80015f0 <HAL_DMA_Init+0x60>)
 800159e:	fba0 0303 	umull	r0, r3, r0, r3
 80015a2:	091b      	lsrs	r3, r3, #4
 80015a4:	009b      	lsls	r3, r3, #2
 80015a6:	6413      	str	r3, [r2, #64]	@ 0x40
  hdma->DmaBaseAddress = DMA1;
 80015a8:	4b12      	ldr	r3, [pc, #72]	@ (80015f4 <HAL_DMA_Init+0x64>)
 80015aa:	63d3      	str	r3, [r2, #60]	@ 0x3c
  hdma->State = HAL_DMA_STATE_BUSY;
 80015ac:	2302      	movs	r3, #2
 80015ae:	f882 3021 	strb.w	r3, [r2, #33]	@ 0x21
  tmp = hdma->Instance->CCR;
 80015b2:	6808      	ldr	r0, [r1, #0]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80015b4:	f36f 100d 	bfc	r0, #4, #10
  tmp |=  hdma->Init.Direction        |
 80015b8:	6853      	ldr	r3, [r2, #4]
 80015ba:	6894      	ldr	r4, [r2, #8]
 80015bc:	4323      	orrs	r3, r4
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80015be:	68d4      	ldr	r4, [r2, #12]
 80015c0:	4323      	orrs	r3, r4
 80015c2:	6914      	ldr	r4, [r2, #16]
 80015c4:	4323      	orrs	r3, r4
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80015c6:	6954      	ldr	r4, [r2, #20]
 80015c8:	4323      	orrs	r3, r4
 80015ca:	6994      	ldr	r4, [r2, #24]
 80015cc:	4323      	orrs	r3, r4
          hdma->Init.Mode                | hdma->Init.Priority;
 80015ce:	69d4      	ldr	r4, [r2, #28]
 80015d0:	4323      	orrs	r3, r4
  tmp |=  hdma->Init.Direction        |
 80015d2:	4303      	orrs	r3, r0
  hdma->Instance->CCR = tmp;
 80015d4:	600b      	str	r3, [r1, #0]
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80015d6:	2000      	movs	r0, #0
 80015d8:	6390      	str	r0, [r2, #56]	@ 0x38
  hdma->State = HAL_DMA_STATE_READY;
 80015da:	2301      	movs	r3, #1
 80015dc:	f882 3021 	strb.w	r3, [r2, #33]	@ 0x21
  hdma->Lock = HAL_UNLOCKED;
 80015e0:	f882 0020 	strb.w	r0, [r2, #32]
}
 80015e4:	bc10      	pop	{r4}
 80015e6:	4770      	bx	lr
    return HAL_ERROR;
 80015e8:	2001      	movs	r0, #1
}
 80015ea:	4770      	bx	lr
 80015ec:	bffdfff8 	.word	0xbffdfff8
 80015f0:	cccccccd 	.word	0xcccccccd
 80015f4:	40020000 	.word	0x40020000

080015f8 <HAL_DMA_Start_IT>:
{
 80015f8:	b538      	push	{r3, r4, r5, lr}
 80015fa:	4604      	mov	r4, r0
  __HAL_LOCK(hdma);
 80015fc:	f890 0020 	ldrb.w	r0, [r0, #32]
 8001600:	2801      	cmp	r0, #1
 8001602:	d031      	beq.n	8001668 <HAL_DMA_Start_IT+0x70>
 8001604:	2001      	movs	r0, #1
 8001606:	f884 0020 	strb.w	r0, [r4, #32]
  if(HAL_DMA_STATE_READY == hdma->State)
 800160a:	f894 0021 	ldrb.w	r0, [r4, #33]	@ 0x21
 800160e:	2801      	cmp	r0, #1
 8001610:	d004      	beq.n	800161c <HAL_DMA_Start_IT+0x24>
    __HAL_UNLOCK(hdma); 
 8001612:	2300      	movs	r3, #0
 8001614:	f884 3020 	strb.w	r3, [r4, #32]
    status = HAL_BUSY;
 8001618:	2002      	movs	r0, #2
}
 800161a:	bd38      	pop	{r3, r4, r5, pc}
    hdma->State = HAL_DMA_STATE_BUSY;
 800161c:	2002      	movs	r0, #2
 800161e:	f884 0021 	strb.w	r0, [r4, #33]	@ 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001622:	2000      	movs	r0, #0
 8001624:	63a0      	str	r0, [r4, #56]	@ 0x38
    __HAL_DMA_DISABLE(hdma);
 8001626:	6825      	ldr	r5, [r4, #0]
 8001628:	6828      	ldr	r0, [r5, #0]
 800162a:	f020 0001 	bic.w	r0, r0, #1
 800162e:	6028      	str	r0, [r5, #0]
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001630:	4620      	mov	r0, r4
 8001632:	f7ff ff97 	bl	8001564 <DMA_SetConfig>
    if(NULL != hdma->XferHalfCpltCallback)
 8001636:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8001638:	b15b      	cbz	r3, 8001652 <HAL_DMA_Start_IT+0x5a>
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800163a:	6822      	ldr	r2, [r4, #0]
 800163c:	6813      	ldr	r3, [r2, #0]
 800163e:	f043 030e 	orr.w	r3, r3, #14
 8001642:	6013      	str	r3, [r2, #0]
    __HAL_DMA_ENABLE(hdma);
 8001644:	6822      	ldr	r2, [r4, #0]
 8001646:	6813      	ldr	r3, [r2, #0]
 8001648:	f043 0301 	orr.w	r3, r3, #1
 800164c:	6013      	str	r3, [r2, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800164e:	2000      	movs	r0, #0
 8001650:	e7e3      	b.n	800161a <HAL_DMA_Start_IT+0x22>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001652:	6822      	ldr	r2, [r4, #0]
 8001654:	6813      	ldr	r3, [r2, #0]
 8001656:	f023 0304 	bic.w	r3, r3, #4
 800165a:	6013      	str	r3, [r2, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 800165c:	6822      	ldr	r2, [r4, #0]
 800165e:	6813      	ldr	r3, [r2, #0]
 8001660:	f043 030a 	orr.w	r3, r3, #10
 8001664:	6013      	str	r3, [r2, #0]
 8001666:	e7ed      	b.n	8001644 <HAL_DMA_Start_IT+0x4c>
  __HAL_LOCK(hdma);
 8001668:	2002      	movs	r0, #2
 800166a:	e7d6      	b.n	800161a <HAL_DMA_Start_IT+0x22>

0800166c <HAL_DMA_IRQHandler>:
{
 800166c:	b538      	push	{r3, r4, r5, lr}
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800166e:	6bc3      	ldr	r3, [r0, #60]	@ 0x3c
 8001670:	681a      	ldr	r2, [r3, #0]
  uint32_t source_it = hdma->Instance->CCR;
 8001672:	6804      	ldr	r4, [r0, #0]
 8001674:	6825      	ldr	r5, [r4, #0]
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8001676:	6c01      	ldr	r1, [r0, #64]	@ 0x40
 8001678:	2304      	movs	r3, #4
 800167a:	408b      	lsls	r3, r1
 800167c:	4213      	tst	r3, r2
 800167e:	d035      	beq.n	80016ec <HAL_DMA_IRQHandler+0x80>
 8001680:	f015 0f04 	tst.w	r5, #4
 8001684:	d032      	beq.n	80016ec <HAL_DMA_IRQHandler+0x80>
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001686:	6823      	ldr	r3, [r4, #0]
 8001688:	f013 0f20 	tst.w	r3, #32
 800168c:	d103      	bne.n	8001696 <HAL_DMA_IRQHandler+0x2a>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800168e:	6823      	ldr	r3, [r4, #0]
 8001690:	f023 0304 	bic.w	r3, r3, #4
 8001694:	6023      	str	r3, [r4, #0]
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8001696:	6803      	ldr	r3, [r0, #0]
 8001698:	4a43      	ldr	r2, [pc, #268]	@ (80017a8 <HAL_DMA_IRQHandler+0x13c>)
 800169a:	4293      	cmp	r3, r2
 800169c:	d014      	beq.n	80016c8 <HAL_DMA_IRQHandler+0x5c>
 800169e:	3214      	adds	r2, #20
 80016a0:	4293      	cmp	r3, r2
 80016a2:	d018      	beq.n	80016d6 <HAL_DMA_IRQHandler+0x6a>
 80016a4:	3214      	adds	r2, #20
 80016a6:	4293      	cmp	r3, r2
 80016a8:	d017      	beq.n	80016da <HAL_DMA_IRQHandler+0x6e>
 80016aa:	3214      	adds	r2, #20
 80016ac:	4293      	cmp	r3, r2
 80016ae:	d017      	beq.n	80016e0 <HAL_DMA_IRQHandler+0x74>
 80016b0:	3214      	adds	r2, #20
 80016b2:	4293      	cmp	r3, r2
 80016b4:	d017      	beq.n	80016e6 <HAL_DMA_IRQHandler+0x7a>
 80016b6:	3214      	adds	r2, #20
 80016b8:	4293      	cmp	r3, r2
 80016ba:	d002      	beq.n	80016c2 <HAL_DMA_IRQHandler+0x56>
 80016bc:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 80016c0:	e003      	b.n	80016ca <HAL_DMA_IRQHandler+0x5e>
 80016c2:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 80016c6:	e000      	b.n	80016ca <HAL_DMA_IRQHandler+0x5e>
 80016c8:	2204      	movs	r2, #4
 80016ca:	4b38      	ldr	r3, [pc, #224]	@ (80017ac <HAL_DMA_IRQHandler+0x140>)
 80016cc:	605a      	str	r2, [r3, #4]
    if(hdma->XferHalfCpltCallback != NULL)
 80016ce:	6ac3      	ldr	r3, [r0, #44]	@ 0x2c
 80016d0:	b103      	cbz	r3, 80016d4 <HAL_DMA_IRQHandler+0x68>
      hdma->XferHalfCpltCallback(hdma);
 80016d2:	4798      	blx	r3
}
 80016d4:	bd38      	pop	{r3, r4, r5, pc}
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 80016d6:	2240      	movs	r2, #64	@ 0x40
 80016d8:	e7f7      	b.n	80016ca <HAL_DMA_IRQHandler+0x5e>
 80016da:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80016de:	e7f4      	b.n	80016ca <HAL_DMA_IRQHandler+0x5e>
 80016e0:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80016e4:	e7f1      	b.n	80016ca <HAL_DMA_IRQHandler+0x5e>
 80016e6:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 80016ea:	e7ee      	b.n	80016ca <HAL_DMA_IRQHandler+0x5e>
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 80016ec:	2302      	movs	r3, #2
 80016ee:	408b      	lsls	r3, r1
 80016f0:	4213      	tst	r3, r2
 80016f2:	d03c      	beq.n	800176e <HAL_DMA_IRQHandler+0x102>
 80016f4:	f015 0f02 	tst.w	r5, #2
 80016f8:	d039      	beq.n	800176e <HAL_DMA_IRQHandler+0x102>
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80016fa:	6823      	ldr	r3, [r4, #0]
 80016fc:	f013 0f20 	tst.w	r3, #32
 8001700:	d106      	bne.n	8001710 <HAL_DMA_IRQHandler+0xa4>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8001702:	6823      	ldr	r3, [r4, #0]
 8001704:	f023 030a 	bic.w	r3, r3, #10
 8001708:	6023      	str	r3, [r4, #0]
      hdma->State = HAL_DMA_STATE_READY;
 800170a:	2301      	movs	r3, #1
 800170c:	f880 3021 	strb.w	r3, [r0, #33]	@ 0x21
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8001710:	6803      	ldr	r3, [r0, #0]
 8001712:	4a25      	ldr	r2, [pc, #148]	@ (80017a8 <HAL_DMA_IRQHandler+0x13c>)
 8001714:	4293      	cmp	r3, r2
 8001716:	d014      	beq.n	8001742 <HAL_DMA_IRQHandler+0xd6>
 8001718:	3214      	adds	r2, #20
 800171a:	4293      	cmp	r3, r2
 800171c:	d01c      	beq.n	8001758 <HAL_DMA_IRQHandler+0xec>
 800171e:	3214      	adds	r2, #20
 8001720:	4293      	cmp	r3, r2
 8001722:	d01b      	beq.n	800175c <HAL_DMA_IRQHandler+0xf0>
 8001724:	3214      	adds	r2, #20
 8001726:	4293      	cmp	r3, r2
 8001728:	d01b      	beq.n	8001762 <HAL_DMA_IRQHandler+0xf6>
 800172a:	3214      	adds	r2, #20
 800172c:	4293      	cmp	r3, r2
 800172e:	d01b      	beq.n	8001768 <HAL_DMA_IRQHandler+0xfc>
 8001730:	3214      	adds	r2, #20
 8001732:	4293      	cmp	r3, r2
 8001734:	d002      	beq.n	800173c <HAL_DMA_IRQHandler+0xd0>
 8001736:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800173a:	e003      	b.n	8001744 <HAL_DMA_IRQHandler+0xd8>
 800173c:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 8001740:	e000      	b.n	8001744 <HAL_DMA_IRQHandler+0xd8>
 8001742:	2202      	movs	r2, #2
 8001744:	4b19      	ldr	r3, [pc, #100]	@ (80017ac <HAL_DMA_IRQHandler+0x140>)
 8001746:	605a      	str	r2, [r3, #4]
    __HAL_UNLOCK(hdma);
 8001748:	2300      	movs	r3, #0
 800174a:	f880 3020 	strb.w	r3, [r0, #32]
    if(hdma->XferCpltCallback != NULL)
 800174e:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 8001750:	2b00      	cmp	r3, #0
 8001752:	d0bf      	beq.n	80016d4 <HAL_DMA_IRQHandler+0x68>
      hdma->XferCpltCallback(hdma);
 8001754:	4798      	blx	r3
 8001756:	e7bd      	b.n	80016d4 <HAL_DMA_IRQHandler+0x68>
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8001758:	2220      	movs	r2, #32
 800175a:	e7f3      	b.n	8001744 <HAL_DMA_IRQHandler+0xd8>
 800175c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001760:	e7f0      	b.n	8001744 <HAL_DMA_IRQHandler+0xd8>
 8001762:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001766:	e7ed      	b.n	8001744 <HAL_DMA_IRQHandler+0xd8>
 8001768:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800176c:	e7ea      	b.n	8001744 <HAL_DMA_IRQHandler+0xd8>
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 800176e:	2308      	movs	r3, #8
 8001770:	408b      	lsls	r3, r1
 8001772:	4213      	tst	r3, r2
 8001774:	d0ae      	beq.n	80016d4 <HAL_DMA_IRQHandler+0x68>
 8001776:	f015 0f08 	tst.w	r5, #8
 800177a:	d0ab      	beq.n	80016d4 <HAL_DMA_IRQHandler+0x68>
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800177c:	6823      	ldr	r3, [r4, #0]
 800177e:	f023 030e 	bic.w	r3, r3, #14
 8001782:	6023      	str	r3, [r4, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8001784:	6c02      	ldr	r2, [r0, #64]	@ 0x40
 8001786:	6bc1      	ldr	r1, [r0, #60]	@ 0x3c
 8001788:	2301      	movs	r3, #1
 800178a:	fa03 f202 	lsl.w	r2, r3, r2
 800178e:	604a      	str	r2, [r1, #4]
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8001790:	6383      	str	r3, [r0, #56]	@ 0x38
    hdma->State = HAL_DMA_STATE_READY;
 8001792:	f880 3021 	strb.w	r3, [r0, #33]	@ 0x21
    __HAL_UNLOCK(hdma);
 8001796:	2300      	movs	r3, #0
 8001798:	f880 3020 	strb.w	r3, [r0, #32]
    if (hdma->XferErrorCallback != NULL)
 800179c:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 800179e:	2b00      	cmp	r3, #0
 80017a0:	d098      	beq.n	80016d4 <HAL_DMA_IRQHandler+0x68>
      hdma->XferErrorCallback(hdma);
 80017a2:	4798      	blx	r3
  return;
 80017a4:	e796      	b.n	80016d4 <HAL_DMA_IRQHandler+0x68>
 80017a6:	bf00      	nop
 80017a8:	40020008 	.word	0x40020008
 80017ac:	40020000 	.word	0x40020000

080017b0 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80017b0:	b570      	push	{r4, r5, r6, lr}
 80017b2:	b082      	sub	sp, #8
  uint32_t position = 0x00u;
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80017b4:	2400      	movs	r4, #0
  uint32_t position = 0x00u;
 80017b6:	46a4      	mov	ip, r4
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80017b8:	e09e      	b.n	80018f8 <HAL_GPIO_Init+0x148>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80017ba:	4d7c      	ldr	r5, [pc, #496]	@ (80019ac <HAL_GPIO_Init+0x1fc>)
 80017bc:	42ab      	cmp	r3, r5
 80017be:	d014      	beq.n	80017ea <HAL_GPIO_Init+0x3a>
 80017c0:	d80c      	bhi.n	80017dc <HAL_GPIO_Init+0x2c>
 80017c2:	f5a5 1580 	sub.w	r5, r5, #1048576	@ 0x100000
 80017c6:	42ab      	cmp	r3, r5
 80017c8:	d00f      	beq.n	80017ea <HAL_GPIO_Init+0x3a>
 80017ca:	f505 2570 	add.w	r5, r5, #983040	@ 0xf0000
 80017ce:	42ab      	cmp	r3, r5
 80017d0:	d00b      	beq.n	80017ea <HAL_GPIO_Init+0x3a>
 80017d2:	f5a5 1580 	sub.w	r5, r5, #1048576	@ 0x100000
 80017d6:	42ab      	cmp	r3, r5
 80017d8:	d11f      	bne.n	800181a <HAL_GPIO_Init+0x6a>
 80017da:	e006      	b.n	80017ea <HAL_GPIO_Init+0x3a>
 80017dc:	4d74      	ldr	r5, [pc, #464]	@ (80019b0 <HAL_GPIO_Init+0x200>)
 80017de:	42ab      	cmp	r3, r5
 80017e0:	d003      	beq.n	80017ea <HAL_GPIO_Init+0x3a>
 80017e2:	f505 3580 	add.w	r5, r5, #65536	@ 0x10000
 80017e6:	42ab      	cmp	r3, r5
 80017e8:	d117      	bne.n	800181a <HAL_GPIO_Init+0x6a>
        case GPIO_MODE_EVT_RISING:
        case GPIO_MODE_EVT_FALLING:
        case GPIO_MODE_EVT_RISING_FALLING:
          /* Check the GPIO pull parameter */
          assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80017ea:	688b      	ldr	r3, [r1, #8]
 80017ec:	b1a3      	cbz	r3, 8001818 <HAL_GPIO_Init+0x68>
          {
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
          }
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80017ee:	2b01      	cmp	r3, #1
 80017f0:	d00d      	beq.n	800180e <HAL_GPIO_Init+0x5e>
          else /* GPIO_PULLDOWN */
          {
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;

            /* Reset the corresponding ODR bit */
            GPIOx->BRR = ioposition;
 80017f2:	6142      	str	r2, [r0, #20]
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80017f4:	2408      	movs	r4, #8
 80017f6:	e010      	b.n	800181a <HAL_GPIO_Init+0x6a>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80017f8:	68cc      	ldr	r4, [r1, #12]
          break;
 80017fa:	e00e      	b.n	800181a <HAL_GPIO_Init+0x6a>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80017fc:	68cc      	ldr	r4, [r1, #12]
 80017fe:	3404      	adds	r4, #4
          break;
 8001800:	e00b      	b.n	800181a <HAL_GPIO_Init+0x6a>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001802:	68cc      	ldr	r4, [r1, #12]
 8001804:	3408      	adds	r4, #8
          break;
 8001806:	e008      	b.n	800181a <HAL_GPIO_Init+0x6a>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001808:	68cc      	ldr	r4, [r1, #12]
 800180a:	340c      	adds	r4, #12
          break;
 800180c:	e005      	b.n	800181a <HAL_GPIO_Init+0x6a>
            GPIOx->BSRR = ioposition;
 800180e:	6102      	str	r2, [r0, #16]
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001810:	2408      	movs	r4, #8
 8001812:	e002      	b.n	800181a <HAL_GPIO_Init+0x6a>
          }
          break;

        /* If we are configuring the pin in INPUT analog mode */
        case GPIO_MODE_ANALOG:
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001814:	2400      	movs	r4, #0
 8001816:	e000      	b.n	800181a <HAL_GPIO_Init+0x6a>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001818:	2404      	movs	r4, #4
          break;
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 800181a:	f1be 0fff 	cmp.w	lr, #255	@ 0xff
 800181e:	d837      	bhi.n	8001890 <HAL_GPIO_Init+0xe0>
 8001820:	4606      	mov	r6, r0
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001822:	ea4f 028c 	mov.w	r2, ip, lsl #2

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001826:	6833      	ldr	r3, [r6, #0]
 8001828:	250f      	movs	r5, #15
 800182a:	4095      	lsls	r5, r2
 800182c:	ea23 0305 	bic.w	r3, r3, r5
 8001830:	fa04 f202 	lsl.w	r2, r4, r2
 8001834:	4313      	orrs	r3, r2
 8001836:	6033      	str	r3, [r6, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001838:	684b      	ldr	r3, [r1, #4]
 800183a:	f013 5f80 	tst.w	r3, #268435456	@ 0x10000000
 800183e:	d059      	beq.n	80018f4 <HAL_GPIO_Init+0x144>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001840:	4b5c      	ldr	r3, [pc, #368]	@ (80019b4 <HAL_GPIO_Init+0x204>)
 8001842:	699a      	ldr	r2, [r3, #24]
 8001844:	f042 0201 	orr.w	r2, r2, #1
 8001848:	619a      	str	r2, [r3, #24]
 800184a:	699b      	ldr	r3, [r3, #24]
 800184c:	f003 0301 	and.w	r3, r3, #1
 8001850:	9301      	str	r3, [sp, #4]
 8001852:	9b01      	ldr	r3, [sp, #4]
        temp = AFIO->EXTICR[position >> 2u];
 8001854:	ea4f 029c 	mov.w	r2, ip, lsr #2
 8001858:	1c95      	adds	r5, r2, #2
 800185a:	4b57      	ldr	r3, [pc, #348]	@ (80019b8 <HAL_GPIO_Init+0x208>)
 800185c:	f853 6025 	ldr.w	r6, [r3, r5, lsl #2]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001860:	f00c 0503 	and.w	r5, ip, #3
 8001864:	00ad      	lsls	r5, r5, #2
 8001866:	230f      	movs	r3, #15
 8001868:	40ab      	lsls	r3, r5
 800186a:	ea26 0603 	bic.w	r6, r6, r3
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 800186e:	4b53      	ldr	r3, [pc, #332]	@ (80019bc <HAL_GPIO_Init+0x20c>)
 8001870:	4298      	cmp	r0, r3
 8001872:	d014      	beq.n	800189e <HAL_GPIO_Init+0xee>
 8001874:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8001878:	4298      	cmp	r0, r3
 800187a:	d079      	beq.n	8001970 <HAL_GPIO_Init+0x1c0>
 800187c:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8001880:	4298      	cmp	r0, r3
 8001882:	d077      	beq.n	8001974 <HAL_GPIO_Init+0x1c4>
 8001884:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8001888:	4298      	cmp	r0, r3
 800188a:	d006      	beq.n	800189a <HAL_GPIO_Init+0xea>
 800188c:	2304      	movs	r3, #4
 800188e:	e007      	b.n	80018a0 <HAL_GPIO_Init+0xf0>
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001890:	1d06      	adds	r6, r0, #4
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001892:	f1ac 0208 	sub.w	r2, ip, #8
 8001896:	0092      	lsls	r2, r2, #2
 8001898:	e7c5      	b.n	8001826 <HAL_GPIO_Init+0x76>
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 800189a:	2303      	movs	r3, #3
 800189c:	e000      	b.n	80018a0 <HAL_GPIO_Init+0xf0>
 800189e:	2300      	movs	r3, #0
 80018a0:	40ab      	lsls	r3, r5
 80018a2:	4333      	orrs	r3, r6
        AFIO->EXTICR[position >> 2u] = temp;
 80018a4:	3202      	adds	r2, #2
 80018a6:	4d44      	ldr	r5, [pc, #272]	@ (80019b8 <HAL_GPIO_Init+0x208>)
 80018a8:	f845 3022 	str.w	r3, [r5, r2, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80018ac:	684b      	ldr	r3, [r1, #4]
 80018ae:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80018b2:	d061      	beq.n	8001978 <HAL_GPIO_Init+0x1c8>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80018b4:	4a42      	ldr	r2, [pc, #264]	@ (80019c0 <HAL_GPIO_Init+0x210>)
 80018b6:	6893      	ldr	r3, [r2, #8]
 80018b8:	ea43 030e 	orr.w	r3, r3, lr
 80018bc:	6093      	str	r3, [r2, #8]
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80018be:	684b      	ldr	r3, [r1, #4]
 80018c0:	f413 1f00 	tst.w	r3, #2097152	@ 0x200000
 80018c4:	d05e      	beq.n	8001984 <HAL_GPIO_Init+0x1d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80018c6:	4a3e      	ldr	r2, [pc, #248]	@ (80019c0 <HAL_GPIO_Init+0x210>)
 80018c8:	68d3      	ldr	r3, [r2, #12]
 80018ca:	ea43 030e 	orr.w	r3, r3, lr
 80018ce:	60d3      	str	r3, [r2, #12]
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80018d0:	684b      	ldr	r3, [r1, #4]
 80018d2:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 80018d6:	d05b      	beq.n	8001990 <HAL_GPIO_Init+0x1e0>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80018d8:	4a39      	ldr	r2, [pc, #228]	@ (80019c0 <HAL_GPIO_Init+0x210>)
 80018da:	6853      	ldr	r3, [r2, #4]
 80018dc:	ea43 030e 	orr.w	r3, r3, lr
 80018e0:	6053      	str	r3, [r2, #4]
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80018e2:	684b      	ldr	r3, [r1, #4]
 80018e4:	f413 3f80 	tst.w	r3, #65536	@ 0x10000
 80018e8:	d058      	beq.n	800199c <HAL_GPIO_Init+0x1ec>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80018ea:	4a35      	ldr	r2, [pc, #212]	@ (80019c0 <HAL_GPIO_Init+0x210>)
 80018ec:	6813      	ldr	r3, [r2, #0]
 80018ee:	ea43 030e 	orr.w	r3, r3, lr
 80018f2:	6013      	str	r3, [r2, #0]
          CLEAR_BIT(EXTI->IMR, iocurrent);
        }
      }
    }

	position++;
 80018f4:	f10c 0c01 	add.w	ip, ip, #1
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80018f8:	680b      	ldr	r3, [r1, #0]
 80018fa:	fa33 f20c 	lsrs.w	r2, r3, ip
 80018fe:	d053      	beq.n	80019a8 <HAL_GPIO_Init+0x1f8>
    ioposition = (0x01uL << position);
 8001900:	2201      	movs	r2, #1
 8001902:	fa02 f20c 	lsl.w	r2, r2, ip
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001906:	ea03 0e02 	and.w	lr, r3, r2
    if (iocurrent == ioposition)
 800190a:	ea32 0303 	bics.w	r3, r2, r3
 800190e:	d1f1      	bne.n	80018f4 <HAL_GPIO_Init+0x144>
      switch (GPIO_Init->Mode)
 8001910:	684b      	ldr	r3, [r1, #4]
 8001912:	2b12      	cmp	r3, #18
 8001914:	f63f af51 	bhi.w	80017ba <HAL_GPIO_Init+0xa>
 8001918:	2b12      	cmp	r3, #18
 800191a:	f63f af7e 	bhi.w	800181a <HAL_GPIO_Init+0x6a>
 800191e:	a501      	add	r5, pc, #4	@ (adr r5, 8001924 <HAL_GPIO_Init+0x174>)
 8001920:	f855 f023 	ldr.w	pc, [r5, r3, lsl #2]
 8001924:	080017eb 	.word	0x080017eb
 8001928:	080017f9 	.word	0x080017f9
 800192c:	08001803 	.word	0x08001803
 8001930:	08001815 	.word	0x08001815
 8001934:	0800181b 	.word	0x0800181b
 8001938:	0800181b 	.word	0x0800181b
 800193c:	0800181b 	.word	0x0800181b
 8001940:	0800181b 	.word	0x0800181b
 8001944:	0800181b 	.word	0x0800181b
 8001948:	0800181b 	.word	0x0800181b
 800194c:	0800181b 	.word	0x0800181b
 8001950:	0800181b 	.word	0x0800181b
 8001954:	0800181b 	.word	0x0800181b
 8001958:	0800181b 	.word	0x0800181b
 800195c:	0800181b 	.word	0x0800181b
 8001960:	0800181b 	.word	0x0800181b
 8001964:	0800181b 	.word	0x0800181b
 8001968:	080017fd 	.word	0x080017fd
 800196c:	08001809 	.word	0x08001809
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001970:	2301      	movs	r3, #1
 8001972:	e795      	b.n	80018a0 <HAL_GPIO_Init+0xf0>
 8001974:	2302      	movs	r3, #2
 8001976:	e793      	b.n	80018a0 <HAL_GPIO_Init+0xf0>
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001978:	4a11      	ldr	r2, [pc, #68]	@ (80019c0 <HAL_GPIO_Init+0x210>)
 800197a:	6893      	ldr	r3, [r2, #8]
 800197c:	ea23 030e 	bic.w	r3, r3, lr
 8001980:	6093      	str	r3, [r2, #8]
 8001982:	e79c      	b.n	80018be <HAL_GPIO_Init+0x10e>
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001984:	4a0e      	ldr	r2, [pc, #56]	@ (80019c0 <HAL_GPIO_Init+0x210>)
 8001986:	68d3      	ldr	r3, [r2, #12]
 8001988:	ea23 030e 	bic.w	r3, r3, lr
 800198c:	60d3      	str	r3, [r2, #12]
 800198e:	e79f      	b.n	80018d0 <HAL_GPIO_Init+0x120>
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001990:	4a0b      	ldr	r2, [pc, #44]	@ (80019c0 <HAL_GPIO_Init+0x210>)
 8001992:	6853      	ldr	r3, [r2, #4]
 8001994:	ea23 030e 	bic.w	r3, r3, lr
 8001998:	6053      	str	r3, [r2, #4]
 800199a:	e7a2      	b.n	80018e2 <HAL_GPIO_Init+0x132>
          CLEAR_BIT(EXTI->IMR, iocurrent);
 800199c:	4a08      	ldr	r2, [pc, #32]	@ (80019c0 <HAL_GPIO_Init+0x210>)
 800199e:	6813      	ldr	r3, [r2, #0]
 80019a0:	ea23 030e 	bic.w	r3, r3, lr
 80019a4:	6013      	str	r3, [r2, #0]
 80019a6:	e7a5      	b.n	80018f4 <HAL_GPIO_Init+0x144>
  }
}
 80019a8:	b002      	add	sp, #8
 80019aa:	bd70      	pop	{r4, r5, r6, pc}
 80019ac:	10220000 	.word	0x10220000
 80019b0:	10310000 	.word	0x10310000
 80019b4:	40021000 	.word	0x40021000
 80019b8:	40010000 	.word	0x40010000
 80019bc:	40010800 	.word	0x40010800
 80019c0:	40010400 	.word	0x40010400

080019c4 <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80019c4:	6883      	ldr	r3, [r0, #8]
 80019c6:	4219      	tst	r1, r3
 80019c8:	d001      	beq.n	80019ce <HAL_GPIO_ReadPin+0xa>
  {
    bitstatus = GPIO_PIN_SET;
 80019ca:	2001      	movs	r0, #1
 80019cc:	4770      	bx	lr
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80019ce:	2000      	movs	r0, #0
  }
  return bitstatus;
}
 80019d0:	4770      	bx	lr

080019d2 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80019d2:	b10a      	cbz	r2, 80019d8 <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
 80019d4:	6101      	str	r1, [r0, #16]
 80019d6:	4770      	bx	lr
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80019d8:	0409      	lsls	r1, r1, #16
 80019da:	6101      	str	r1, [r0, #16]
  }
}
 80019dc:	4770      	bx	lr

080019de <HAL_GPIO_TogglePin>:

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80019de:	68c3      	ldr	r3, [r0, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80019e0:	ea01 0203 	and.w	r2, r1, r3
 80019e4:	ea21 0103 	bic.w	r1, r1, r3
 80019e8:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 80019ec:	6101      	str	r1, [r0, #16]
}
 80019ee:	4770      	bx	lr

080019f0 <HAL_IWDG_Init>:
HAL_StatusTypeDef HAL_IWDG_Init(IWDG_HandleTypeDef *hiwdg)
{
  uint32_t tickstart;

  /* Check the IWDG handle allocation */
  if (hiwdg == NULL)
 80019f0:	b350      	cbz	r0, 8001a48 <HAL_IWDG_Init+0x58>
{
 80019f2:	b538      	push	{r3, r4, r5, lr}
 80019f4:	4604      	mov	r4, r0
  assert_param(IS_IWDG_ALL_INSTANCE(hiwdg->Instance));
  assert_param(IS_IWDG_PRESCALER(hiwdg->Init.Prescaler));
  assert_param(IS_IWDG_RELOAD(hiwdg->Init.Reload));

  /* Enable IWDG. LSI is turned on automatically */
  __HAL_IWDG_START(hiwdg);
 80019f6:	6803      	ldr	r3, [r0, #0]
 80019f8:	f64c 42cc 	movw	r2, #52428	@ 0xcccc
 80019fc:	601a      	str	r2, [r3, #0]

  /* Enable write access to IWDG_PR and IWDG_RLR registers by writing
  0x5555 in KR */
  IWDG_ENABLE_WRITE_ACCESS(hiwdg);
 80019fe:	6803      	ldr	r3, [r0, #0]
 8001a00:	f245 5255 	movw	r2, #21845	@ 0x5555
 8001a04:	601a      	str	r2, [r3, #0]

  /* Write to IWDG registers the Prescaler & Reload values to work with */
  hiwdg->Instance->PR = hiwdg->Init.Prescaler;
 8001a06:	6803      	ldr	r3, [r0, #0]
 8001a08:	6842      	ldr	r2, [r0, #4]
 8001a0a:	605a      	str	r2, [r3, #4]
  hiwdg->Instance->RLR = hiwdg->Init.Reload;
 8001a0c:	6803      	ldr	r3, [r0, #0]
 8001a0e:	6882      	ldr	r2, [r0, #8]
 8001a10:	609a      	str	r2, [r3, #8]

  /* Check pending flag, if previous update not done, return timeout */
  tickstart = HAL_GetTick();
 8001a12:	f7ff f9a1 	bl	8000d58 <HAL_GetTick>
 8001a16:	4605      	mov	r5, r0

  /* Wait for register to be updated */
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 8001a18:	6823      	ldr	r3, [r4, #0]
 8001a1a:	68da      	ldr	r2, [r3, #12]
 8001a1c:	f012 0f03 	tst.w	r2, #3
 8001a20:	d00d      	beq.n	8001a3e <HAL_IWDG_Init+0x4e>
  {
    if ((HAL_GetTick() - tickstart) > HAL_IWDG_DEFAULT_TIMEOUT)
 8001a22:	f7ff f999 	bl	8000d58 <HAL_GetTick>
 8001a26:	1b40      	subs	r0, r0, r5
 8001a28:	f241 333c 	movw	r3, #4924	@ 0x133c
 8001a2c:	4298      	cmp	r0, r3
 8001a2e:	d9f3      	bls.n	8001a18 <HAL_IWDG_Init+0x28>
    {
      if ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 8001a30:	6823      	ldr	r3, [r4, #0]
 8001a32:	68db      	ldr	r3, [r3, #12]
 8001a34:	f013 0f03 	tst.w	r3, #3
 8001a38:	d0ee      	beq.n	8001a18 <HAL_IWDG_Init+0x28>
      {
        return HAL_TIMEOUT;
 8001a3a:	2003      	movs	r0, #3
 8001a3c:	e003      	b.n	8001a46 <HAL_IWDG_Init+0x56>
      }
    }
  }

  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 8001a3e:	f64a 22aa 	movw	r2, #43690	@ 0xaaaa
 8001a42:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8001a44:	2000      	movs	r0, #0
}
 8001a46:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 8001a48:	2001      	movs	r0, #1
}
 8001a4a:	4770      	bx	lr

08001a4c <HAL_IWDG_Refresh>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Refresh(IWDG_HandleTypeDef *hiwdg)
{
  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 8001a4c:	6803      	ldr	r3, [r0, #0]
 8001a4e:	f64a 22aa 	movw	r2, #43690	@ 0xaaaa
 8001a52:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
}
 8001a54:	2000      	movs	r0, #0
 8001a56:	4770      	bx	lr

08001a58 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001a58:	b082      	sub	sp, #8

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001a5a:	4b0e      	ldr	r3, [pc, #56]	@ (8001a94 <HAL_MspInit+0x3c>)
 8001a5c:	699a      	ldr	r2, [r3, #24]
 8001a5e:	f042 0201 	orr.w	r2, r2, #1
 8001a62:	619a      	str	r2, [r3, #24]
 8001a64:	699a      	ldr	r2, [r3, #24]
 8001a66:	f002 0201 	and.w	r2, r2, #1
 8001a6a:	9200      	str	r2, [sp, #0]
 8001a6c:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001a6e:	69da      	ldr	r2, [r3, #28]
 8001a70:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8001a74:	61da      	str	r2, [r3, #28]
 8001a76:	69db      	ldr	r3, [r3, #28]
 8001a78:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001a7c:	9301      	str	r3, [sp, #4]
 8001a7e:	9b01      	ldr	r3, [sp, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001a80:	4a05      	ldr	r2, [pc, #20]	@ (8001a98 <HAL_MspInit+0x40>)
 8001a82:	6853      	ldr	r3, [r2, #4]
 8001a84:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8001a88:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001a8c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001a8e:	b002      	add	sp, #8
 8001a90:	4770      	bx	lr
 8001a92:	bf00      	nop
 8001a94:	40021000 	.word	0x40021000
 8001a98:	40010000 	.word	0x40010000

08001a9c <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001a9c:	b510      	push	{r4, lr}
 8001a9e:	b086      	sub	sp, #24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001aa0:	2300      	movs	r3, #0
 8001aa2:	9302      	str	r3, [sp, #8]
 8001aa4:	9303      	str	r3, [sp, #12]
 8001aa6:	9304      	str	r3, [sp, #16]
 8001aa8:	9305      	str	r3, [sp, #20]
  if(hadc->Instance==ADC1)
 8001aaa:	6802      	ldr	r2, [r0, #0]
 8001aac:	4b21      	ldr	r3, [pc, #132]	@ (8001b34 <HAL_ADC_MspInit+0x98>)
 8001aae:	429a      	cmp	r2, r3
 8001ab0:	d001      	beq.n	8001ab6 <HAL_ADC_MspInit+0x1a>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8001ab2:	b006      	add	sp, #24
 8001ab4:	bd10      	pop	{r4, pc}
 8001ab6:	4604      	mov	r4, r0
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001ab8:	f503 436c 	add.w	r3, r3, #60416	@ 0xec00
 8001abc:	699a      	ldr	r2, [r3, #24]
 8001abe:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001ac2:	619a      	str	r2, [r3, #24]
 8001ac4:	699a      	ldr	r2, [r3, #24]
 8001ac6:	f402 7200 	and.w	r2, r2, #512	@ 0x200
 8001aca:	9200      	str	r2, [sp, #0]
 8001acc:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ace:	699a      	ldr	r2, [r3, #24]
 8001ad0:	f042 0204 	orr.w	r2, r2, #4
 8001ad4:	619a      	str	r2, [r3, #24]
 8001ad6:	699b      	ldr	r3, [r3, #24]
 8001ad8:	f003 0304 	and.w	r3, r3, #4
 8001adc:	9301      	str	r3, [sp, #4]
 8001ade:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GASE_Pin;
 8001ae0:	2301      	movs	r3, #1
 8001ae2:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001ae4:	2303      	movs	r3, #3
 8001ae6:	9303      	str	r3, [sp, #12]
    HAL_GPIO_Init(GASE_GPIO_Port, &GPIO_InitStruct);
 8001ae8:	a902      	add	r1, sp, #8
 8001aea:	4813      	ldr	r0, [pc, #76]	@ (8001b38 <HAL_ADC_MspInit+0x9c>)
 8001aec:	f7ff fe60 	bl	80017b0 <HAL_GPIO_Init>
    hdma_adc1.Instance = DMA1_Channel1;
 8001af0:	4812      	ldr	r0, [pc, #72]	@ (8001b3c <HAL_ADC_MspInit+0xa0>)
 8001af2:	4b13      	ldr	r3, [pc, #76]	@ (8001b40 <HAL_ADC_MspInit+0xa4>)
 8001af4:	6003      	str	r3, [r0, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001af6:	2300      	movs	r3, #0
 8001af8:	6043      	str	r3, [r0, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001afa:	6083      	str	r3, [r0, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001afc:	2280      	movs	r2, #128	@ 0x80
 8001afe:	60c2      	str	r2, [r0, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001b00:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001b04:	6102      	str	r2, [r0, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001b06:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001b0a:	6142      	str	r2, [r0, #20]
    hdma_adc1.Init.Mode = DMA_NORMAL;
 8001b0c:	6183      	str	r3, [r0, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8001b0e:	61c3      	str	r3, [r0, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001b10:	f7ff fd3e 	bl	8001590 <HAL_DMA_Init>
 8001b14:	b958      	cbnz	r0, 8001b2e <HAL_ADC_MspInit+0x92>
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8001b16:	4b09      	ldr	r3, [pc, #36]	@ (8001b3c <HAL_ADC_MspInit+0xa0>)
 8001b18:	6223      	str	r3, [r4, #32]
 8001b1a:	625c      	str	r4, [r3, #36]	@ 0x24
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 8001b1c:	2200      	movs	r2, #0
 8001b1e:	4611      	mov	r1, r2
 8001b20:	2012      	movs	r0, #18
 8001b22:	f7ff fced 	bl	8001500 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 8001b26:	2012      	movs	r0, #18
 8001b28:	f7ff fcfa 	bl	8001520 <HAL_NVIC_EnableIRQ>
}
 8001b2c:	e7c1      	b.n	8001ab2 <HAL_ADC_MspInit+0x16>
      Error_Handler();
 8001b2e:	f7fe fe83 	bl	8000838 <Error_Handler>
 8001b32:	e7f0      	b.n	8001b16 <HAL_ADC_MspInit+0x7a>
 8001b34:	40012400 	.word	0x40012400
 8001b38:	40010800 	.word	0x40010800
 8001b3c:	20000090 	.word	0x20000090
 8001b40:	40020008 	.word	0x40020008

08001b44 <HAL_TIM_Base_MspInit>:
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
  if(htim_base->Instance==TIM1)
 8001b44:	6802      	ldr	r2, [r0, #0]
 8001b46:	4b16      	ldr	r3, [pc, #88]	@ (8001ba0 <HAL_TIM_Base_MspInit+0x5c>)
 8001b48:	429a      	cmp	r2, r3
 8001b4a:	d000      	beq.n	8001b4e <HAL_TIM_Base_MspInit+0xa>
 8001b4c:	4770      	bx	lr
{
 8001b4e:	b500      	push	{lr}
 8001b50:	b083      	sub	sp, #12
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001b52:	f503 4364 	add.w	r3, r3, #58368	@ 0xe400
 8001b56:	699a      	ldr	r2, [r3, #24]
 8001b58:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8001b5c:	619a      	str	r2, [r3, #24]
 8001b5e:	699b      	ldr	r3, [r3, #24]
 8001b60:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001b64:	9301      	str	r3, [sp, #4]
 8001b66:	9b01      	ldr	r3, [sp, #4]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_BRK_IRQn, 0, 0);
 8001b68:	2200      	movs	r2, #0
 8001b6a:	4611      	mov	r1, r2
 8001b6c:	2018      	movs	r0, #24
 8001b6e:	f7ff fcc7 	bl	8001500 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_IRQn);
 8001b72:	2018      	movs	r0, #24
 8001b74:	f7ff fcd4 	bl	8001520 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_UP_IRQn, 0, 0);
 8001b78:	2200      	movs	r2, #0
 8001b7a:	4611      	mov	r1, r2
 8001b7c:	2019      	movs	r0, #25
 8001b7e:	f7ff fcbf 	bl	8001500 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 8001b82:	2019      	movs	r0, #25
 8001b84:	f7ff fccc 	bl	8001520 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_TRG_COM_IRQn, 0, 0);
 8001b88:	2200      	movs	r2, #0
 8001b8a:	4611      	mov	r1, r2
 8001b8c:	201a      	movs	r0, #26
 8001b8e:	f7ff fcb7 	bl	8001500 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_IRQn);
 8001b92:	201a      	movs	r0, #26
 8001b94:	f7ff fcc4 	bl	8001520 <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM1_MspInit 1 */

  }

}
 8001b98:	b003      	add	sp, #12
 8001b9a:	f85d fb04 	ldr.w	pc, [sp], #4
 8001b9e:	bf00      	nop
 8001ba0:	40012c00 	.word	0x40012c00

08001ba4 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001ba4:	b500      	push	{lr}
 8001ba6:	b087      	sub	sp, #28
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ba8:	2300      	movs	r3, #0
 8001baa:	9302      	str	r3, [sp, #8]
 8001bac:	9303      	str	r3, [sp, #12]
 8001bae:	9304      	str	r3, [sp, #16]
 8001bb0:	9305      	str	r3, [sp, #20]
  if(htim->Instance==TIM1)
 8001bb2:	6802      	ldr	r2, [r0, #0]
 8001bb4:	4b0d      	ldr	r3, [pc, #52]	@ (8001bec <HAL_TIM_MspPostInit+0x48>)
 8001bb6:	429a      	cmp	r2, r3
 8001bb8:	d002      	beq.n	8001bc0 <HAL_TIM_MspPostInit+0x1c>
    /* USER CODE BEGIN TIM1_MspPostInit 1 */

    /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8001bba:	b007      	add	sp, #28
 8001bbc:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001bc0:	f503 4364 	add.w	r3, r3, #58368	@ 0xe400
 8001bc4:	699a      	ldr	r2, [r3, #24]
 8001bc6:	f042 0204 	orr.w	r2, r2, #4
 8001bca:	619a      	str	r2, [r3, #24]
 8001bcc:	699b      	ldr	r3, [r3, #24]
 8001bce:	f003 0304 	and.w	r3, r3, #4
 8001bd2:	9301      	str	r3, [sp, #4]
 8001bd4:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10;
 8001bd6:	f44f 63e0 	mov.w	r3, #1792	@ 0x700
 8001bda:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001bdc:	2302      	movs	r3, #2
 8001bde:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001be0:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001be2:	a902      	add	r1, sp, #8
 8001be4:	4802      	ldr	r0, [pc, #8]	@ (8001bf0 <HAL_TIM_MspPostInit+0x4c>)
 8001be6:	f7ff fde3 	bl	80017b0 <HAL_GPIO_Init>
}
 8001bea:	e7e6      	b.n	8001bba <HAL_TIM_MspPostInit+0x16>
 8001bec:	40012c00 	.word	0x40012c00
 8001bf0:	40010800 	.word	0x40010800

08001bf4 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8001bf4:	b082      	sub	sp, #8
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001bf6:	4b08      	ldr	r3, [pc, #32]	@ (8001c18 <RCC_Delay+0x24>)
 8001bf8:	681b      	ldr	r3, [r3, #0]
 8001bfa:	4a08      	ldr	r2, [pc, #32]	@ (8001c1c <RCC_Delay+0x28>)
 8001bfc:	fba2 2303 	umull	r2, r3, r2, r3
 8001c00:	0a5b      	lsrs	r3, r3, #9
 8001c02:	fb00 f303 	mul.w	r3, r0, r3
 8001c06:	9301      	str	r3, [sp, #4]
  do
  {
    __NOP();
 8001c08:	bf00      	nop
  }
  while (Delay --);
 8001c0a:	9b01      	ldr	r3, [sp, #4]
 8001c0c:	1e5a      	subs	r2, r3, #1
 8001c0e:	9201      	str	r2, [sp, #4]
 8001c10:	2b00      	cmp	r3, #0
 8001c12:	d1f9      	bne.n	8001c08 <RCC_Delay+0x14>
}
 8001c14:	b002      	add	sp, #8
 8001c16:	4770      	bx	lr
 8001c18:	20000010 	.word	0x20000010
 8001c1c:	10624dd3 	.word	0x10624dd3

08001c20 <HAL_RCC_OscConfig>:
  if (RCC_OscInitStruct == NULL)
 8001c20:	2800      	cmp	r0, #0
 8001c22:	f000 81f1 	beq.w	8002008 <HAL_RCC_OscConfig+0x3e8>
{
 8001c26:	b570      	push	{r4, r5, r6, lr}
 8001c28:	b082      	sub	sp, #8
 8001c2a:	4604      	mov	r4, r0
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001c2c:	6803      	ldr	r3, [r0, #0]
 8001c2e:	f013 0f01 	tst.w	r3, #1
 8001c32:	d02c      	beq.n	8001c8e <HAL_RCC_OscConfig+0x6e>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001c34:	4b99      	ldr	r3, [pc, #612]	@ (8001e9c <HAL_RCC_OscConfig+0x27c>)
 8001c36:	685b      	ldr	r3, [r3, #4]
 8001c38:	f003 030c 	and.w	r3, r3, #12
 8001c3c:	2b04      	cmp	r3, #4
 8001c3e:	d01d      	beq.n	8001c7c <HAL_RCC_OscConfig+0x5c>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001c40:	4b96      	ldr	r3, [pc, #600]	@ (8001e9c <HAL_RCC_OscConfig+0x27c>)
 8001c42:	685b      	ldr	r3, [r3, #4]
 8001c44:	f003 030c 	and.w	r3, r3, #12
 8001c48:	2b08      	cmp	r3, #8
 8001c4a:	d012      	beq.n	8001c72 <HAL_RCC_OscConfig+0x52>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001c4c:	6863      	ldr	r3, [r4, #4]
 8001c4e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001c52:	d041      	beq.n	8001cd8 <HAL_RCC_OscConfig+0xb8>
 8001c54:	2b00      	cmp	r3, #0
 8001c56:	d155      	bne.n	8001d04 <HAL_RCC_OscConfig+0xe4>
 8001c58:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8001c5c:	f503 3304 	add.w	r3, r3, #135168	@ 0x21000
 8001c60:	681a      	ldr	r2, [r3, #0]
 8001c62:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8001c66:	601a      	str	r2, [r3, #0]
 8001c68:	681a      	ldr	r2, [r3, #0]
 8001c6a:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8001c6e:	601a      	str	r2, [r3, #0]
 8001c70:	e037      	b.n	8001ce2 <HAL_RCC_OscConfig+0xc2>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001c72:	4b8a      	ldr	r3, [pc, #552]	@ (8001e9c <HAL_RCC_OscConfig+0x27c>)
 8001c74:	685b      	ldr	r3, [r3, #4]
 8001c76:	f413 3f80 	tst.w	r3, #65536	@ 0x10000
 8001c7a:	d0e7      	beq.n	8001c4c <HAL_RCC_OscConfig+0x2c>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001c7c:	4b87      	ldr	r3, [pc, #540]	@ (8001e9c <HAL_RCC_OscConfig+0x27c>)
 8001c7e:	681b      	ldr	r3, [r3, #0]
 8001c80:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 8001c84:	d003      	beq.n	8001c8e <HAL_RCC_OscConfig+0x6e>
 8001c86:	6863      	ldr	r3, [r4, #4]
 8001c88:	2b00      	cmp	r3, #0
 8001c8a:	f000 81bf 	beq.w	800200c <HAL_RCC_OscConfig+0x3ec>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001c8e:	6823      	ldr	r3, [r4, #0]
 8001c90:	f013 0f02 	tst.w	r3, #2
 8001c94:	d075      	beq.n	8001d82 <HAL_RCC_OscConfig+0x162>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001c96:	4b81      	ldr	r3, [pc, #516]	@ (8001e9c <HAL_RCC_OscConfig+0x27c>)
 8001c98:	685b      	ldr	r3, [r3, #4]
 8001c9a:	f013 0f0c 	tst.w	r3, #12
 8001c9e:	d05f      	beq.n	8001d60 <HAL_RCC_OscConfig+0x140>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001ca0:	4b7e      	ldr	r3, [pc, #504]	@ (8001e9c <HAL_RCC_OscConfig+0x27c>)
 8001ca2:	685b      	ldr	r3, [r3, #4]
 8001ca4:	f003 030c 	and.w	r3, r3, #12
 8001ca8:	2b08      	cmp	r3, #8
 8001caa:	d054      	beq.n	8001d56 <HAL_RCC_OscConfig+0x136>
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001cac:	6923      	ldr	r3, [r4, #16]
 8001cae:	2b00      	cmp	r3, #0
 8001cb0:	f000 808a 	beq.w	8001dc8 <HAL_RCC_OscConfig+0x1a8>
        __HAL_RCC_HSI_ENABLE();
 8001cb4:	4b7a      	ldr	r3, [pc, #488]	@ (8001ea0 <HAL_RCC_OscConfig+0x280>)
 8001cb6:	2201      	movs	r2, #1
 8001cb8:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8001cba:	f7ff f84d 	bl	8000d58 <HAL_GetTick>
 8001cbe:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001cc0:	4b76      	ldr	r3, [pc, #472]	@ (8001e9c <HAL_RCC_OscConfig+0x27c>)
 8001cc2:	681b      	ldr	r3, [r3, #0]
 8001cc4:	f013 0f02 	tst.w	r3, #2
 8001cc8:	d175      	bne.n	8001db6 <HAL_RCC_OscConfig+0x196>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001cca:	f7ff f845 	bl	8000d58 <HAL_GetTick>
 8001cce:	1b40      	subs	r0, r0, r5
 8001cd0:	2802      	cmp	r0, #2
 8001cd2:	d9f5      	bls.n	8001cc0 <HAL_RCC_OscConfig+0xa0>
            return HAL_TIMEOUT;
 8001cd4:	2003      	movs	r0, #3
 8001cd6:	e19e      	b.n	8002016 <HAL_RCC_OscConfig+0x3f6>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001cd8:	4a70      	ldr	r2, [pc, #448]	@ (8001e9c <HAL_RCC_OscConfig+0x27c>)
 8001cda:	6813      	ldr	r3, [r2, #0]
 8001cdc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001ce0:	6013      	str	r3, [r2, #0]
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001ce2:	6863      	ldr	r3, [r4, #4]
 8001ce4:	b343      	cbz	r3, 8001d38 <HAL_RCC_OscConfig+0x118>
        tickstart = HAL_GetTick();
 8001ce6:	f7ff f837 	bl	8000d58 <HAL_GetTick>
 8001cea:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001cec:	4b6b      	ldr	r3, [pc, #428]	@ (8001e9c <HAL_RCC_OscConfig+0x27c>)
 8001cee:	681b      	ldr	r3, [r3, #0]
 8001cf0:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 8001cf4:	d1cb      	bne.n	8001c8e <HAL_RCC_OscConfig+0x6e>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001cf6:	f7ff f82f 	bl	8000d58 <HAL_GetTick>
 8001cfa:	1b40      	subs	r0, r0, r5
 8001cfc:	2864      	cmp	r0, #100	@ 0x64
 8001cfe:	d9f5      	bls.n	8001cec <HAL_RCC_OscConfig+0xcc>
            return HAL_TIMEOUT;
 8001d00:	2003      	movs	r0, #3
 8001d02:	e188      	b.n	8002016 <HAL_RCC_OscConfig+0x3f6>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001d04:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001d08:	d009      	beq.n	8001d1e <HAL_RCC_OscConfig+0xfe>
 8001d0a:	4b64      	ldr	r3, [pc, #400]	@ (8001e9c <HAL_RCC_OscConfig+0x27c>)
 8001d0c:	681a      	ldr	r2, [r3, #0]
 8001d0e:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8001d12:	601a      	str	r2, [r3, #0]
 8001d14:	681a      	ldr	r2, [r3, #0]
 8001d16:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8001d1a:	601a      	str	r2, [r3, #0]
 8001d1c:	e7e1      	b.n	8001ce2 <HAL_RCC_OscConfig+0xc2>
 8001d1e:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8001d22:	f5a3 333c 	sub.w	r3, r3, #192512	@ 0x2f000
 8001d26:	681a      	ldr	r2, [r3, #0]
 8001d28:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 8001d2c:	601a      	str	r2, [r3, #0]
 8001d2e:	681a      	ldr	r2, [r3, #0]
 8001d30:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8001d34:	601a      	str	r2, [r3, #0]
 8001d36:	e7d4      	b.n	8001ce2 <HAL_RCC_OscConfig+0xc2>
        tickstart = HAL_GetTick();
 8001d38:	f7ff f80e 	bl	8000d58 <HAL_GetTick>
 8001d3c:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001d3e:	4b57      	ldr	r3, [pc, #348]	@ (8001e9c <HAL_RCC_OscConfig+0x27c>)
 8001d40:	681b      	ldr	r3, [r3, #0]
 8001d42:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 8001d46:	d0a2      	beq.n	8001c8e <HAL_RCC_OscConfig+0x6e>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001d48:	f7ff f806 	bl	8000d58 <HAL_GetTick>
 8001d4c:	1b40      	subs	r0, r0, r5
 8001d4e:	2864      	cmp	r0, #100	@ 0x64
 8001d50:	d9f5      	bls.n	8001d3e <HAL_RCC_OscConfig+0x11e>
            return HAL_TIMEOUT;
 8001d52:	2003      	movs	r0, #3
 8001d54:	e15f      	b.n	8002016 <HAL_RCC_OscConfig+0x3f6>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001d56:	4b51      	ldr	r3, [pc, #324]	@ (8001e9c <HAL_RCC_OscConfig+0x27c>)
 8001d58:	685b      	ldr	r3, [r3, #4]
 8001d5a:	f413 3f80 	tst.w	r3, #65536	@ 0x10000
 8001d5e:	d1a5      	bne.n	8001cac <HAL_RCC_OscConfig+0x8c>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001d60:	4b4e      	ldr	r3, [pc, #312]	@ (8001e9c <HAL_RCC_OscConfig+0x27c>)
 8001d62:	681b      	ldr	r3, [r3, #0]
 8001d64:	f013 0f02 	tst.w	r3, #2
 8001d68:	d003      	beq.n	8001d72 <HAL_RCC_OscConfig+0x152>
 8001d6a:	6923      	ldr	r3, [r4, #16]
 8001d6c:	2b01      	cmp	r3, #1
 8001d6e:	f040 814f 	bne.w	8002010 <HAL_RCC_OscConfig+0x3f0>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001d72:	4a4a      	ldr	r2, [pc, #296]	@ (8001e9c <HAL_RCC_OscConfig+0x27c>)
 8001d74:	6813      	ldr	r3, [r2, #0]
 8001d76:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 8001d7a:	6961      	ldr	r1, [r4, #20]
 8001d7c:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8001d80:	6013      	str	r3, [r2, #0]
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001d82:	6823      	ldr	r3, [r4, #0]
 8001d84:	f013 0f08 	tst.w	r3, #8
 8001d88:	d033      	beq.n	8001df2 <HAL_RCC_OscConfig+0x1d2>
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001d8a:	69a3      	ldr	r3, [r4, #24]
 8001d8c:	2b00      	cmp	r3, #0
 8001d8e:	d05c      	beq.n	8001e4a <HAL_RCC_OscConfig+0x22a>
      __HAL_RCC_LSI_ENABLE();
 8001d90:	4b43      	ldr	r3, [pc, #268]	@ (8001ea0 <HAL_RCC_OscConfig+0x280>)
 8001d92:	2201      	movs	r2, #1
 8001d94:	f8c3 2480 	str.w	r2, [r3, #1152]	@ 0x480
      tickstart = HAL_GetTick();
 8001d98:	f7fe ffde 	bl	8000d58 <HAL_GetTick>
 8001d9c:	4605      	mov	r5, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001d9e:	4b3f      	ldr	r3, [pc, #252]	@ (8001e9c <HAL_RCC_OscConfig+0x27c>)
 8001da0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001da2:	f013 0f02 	tst.w	r3, #2
 8001da6:	d121      	bne.n	8001dec <HAL_RCC_OscConfig+0x1cc>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001da8:	f7fe ffd6 	bl	8000d58 <HAL_GetTick>
 8001dac:	1b40      	subs	r0, r0, r5
 8001dae:	2802      	cmp	r0, #2
 8001db0:	d9f5      	bls.n	8001d9e <HAL_RCC_OscConfig+0x17e>
          return HAL_TIMEOUT;
 8001db2:	2003      	movs	r0, #3
 8001db4:	e12f      	b.n	8002016 <HAL_RCC_OscConfig+0x3f6>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001db6:	4a39      	ldr	r2, [pc, #228]	@ (8001e9c <HAL_RCC_OscConfig+0x27c>)
 8001db8:	6813      	ldr	r3, [r2, #0]
 8001dba:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 8001dbe:	6961      	ldr	r1, [r4, #20]
 8001dc0:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8001dc4:	6013      	str	r3, [r2, #0]
 8001dc6:	e7dc      	b.n	8001d82 <HAL_RCC_OscConfig+0x162>
        __HAL_RCC_HSI_DISABLE();
 8001dc8:	4b35      	ldr	r3, [pc, #212]	@ (8001ea0 <HAL_RCC_OscConfig+0x280>)
 8001dca:	2200      	movs	r2, #0
 8001dcc:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8001dce:	f7fe ffc3 	bl	8000d58 <HAL_GetTick>
 8001dd2:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001dd4:	4b31      	ldr	r3, [pc, #196]	@ (8001e9c <HAL_RCC_OscConfig+0x27c>)
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	f013 0f02 	tst.w	r3, #2
 8001ddc:	d0d1      	beq.n	8001d82 <HAL_RCC_OscConfig+0x162>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001dde:	f7fe ffbb 	bl	8000d58 <HAL_GetTick>
 8001de2:	1b40      	subs	r0, r0, r5
 8001de4:	2802      	cmp	r0, #2
 8001de6:	d9f5      	bls.n	8001dd4 <HAL_RCC_OscConfig+0x1b4>
            return HAL_TIMEOUT;
 8001de8:	2003      	movs	r0, #3
 8001dea:	e114      	b.n	8002016 <HAL_RCC_OscConfig+0x3f6>
      RCC_Delay(1);
 8001dec:	2001      	movs	r0, #1
 8001dee:	f7ff ff01 	bl	8001bf4 <RCC_Delay>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001df2:	6823      	ldr	r3, [r4, #0]
 8001df4:	f013 0f04 	tst.w	r3, #4
 8001df8:	f000 8096 	beq.w	8001f28 <HAL_RCC_OscConfig+0x308>
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001dfc:	4b27      	ldr	r3, [pc, #156]	@ (8001e9c <HAL_RCC_OscConfig+0x27c>)
 8001dfe:	69db      	ldr	r3, [r3, #28]
 8001e00:	f013 5f80 	tst.w	r3, #268435456	@ 0x10000000
 8001e04:	d134      	bne.n	8001e70 <HAL_RCC_OscConfig+0x250>
      __HAL_RCC_PWR_CLK_ENABLE();
 8001e06:	4b25      	ldr	r3, [pc, #148]	@ (8001e9c <HAL_RCC_OscConfig+0x27c>)
 8001e08:	69da      	ldr	r2, [r3, #28]
 8001e0a:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8001e0e:	61da      	str	r2, [r3, #28]
 8001e10:	69db      	ldr	r3, [r3, #28]
 8001e12:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001e16:	9301      	str	r3, [sp, #4]
 8001e18:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8001e1a:	2501      	movs	r5, #1
    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001e1c:	4b21      	ldr	r3, [pc, #132]	@ (8001ea4 <HAL_RCC_OscConfig+0x284>)
 8001e1e:	681b      	ldr	r3, [r3, #0]
 8001e20:	f413 7f80 	tst.w	r3, #256	@ 0x100
 8001e24:	d026      	beq.n	8001e74 <HAL_RCC_OscConfig+0x254>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001e26:	68e3      	ldr	r3, [r4, #12]
 8001e28:	2b01      	cmp	r3, #1
 8001e2a:	d03d      	beq.n	8001ea8 <HAL_RCC_OscConfig+0x288>
 8001e2c:	2b00      	cmp	r3, #0
 8001e2e:	d153      	bne.n	8001ed8 <HAL_RCC_OscConfig+0x2b8>
 8001e30:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8001e34:	f503 3304 	add.w	r3, r3, #135168	@ 0x21000
 8001e38:	6a1a      	ldr	r2, [r3, #32]
 8001e3a:	f022 0201 	bic.w	r2, r2, #1
 8001e3e:	621a      	str	r2, [r3, #32]
 8001e40:	6a1a      	ldr	r2, [r3, #32]
 8001e42:	f022 0204 	bic.w	r2, r2, #4
 8001e46:	621a      	str	r2, [r3, #32]
 8001e48:	e033      	b.n	8001eb2 <HAL_RCC_OscConfig+0x292>
      __HAL_RCC_LSI_DISABLE();
 8001e4a:	4b15      	ldr	r3, [pc, #84]	@ (8001ea0 <HAL_RCC_OscConfig+0x280>)
 8001e4c:	2200      	movs	r2, #0
 8001e4e:	f8c3 2480 	str.w	r2, [r3, #1152]	@ 0x480
      tickstart = HAL_GetTick();
 8001e52:	f7fe ff81 	bl	8000d58 <HAL_GetTick>
 8001e56:	4605      	mov	r5, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001e58:	4b10      	ldr	r3, [pc, #64]	@ (8001e9c <HAL_RCC_OscConfig+0x27c>)
 8001e5a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e5c:	f013 0f02 	tst.w	r3, #2
 8001e60:	d0c7      	beq.n	8001df2 <HAL_RCC_OscConfig+0x1d2>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001e62:	f7fe ff79 	bl	8000d58 <HAL_GetTick>
 8001e66:	1b40      	subs	r0, r0, r5
 8001e68:	2802      	cmp	r0, #2
 8001e6a:	d9f5      	bls.n	8001e58 <HAL_RCC_OscConfig+0x238>
          return HAL_TIMEOUT;
 8001e6c:	2003      	movs	r0, #3
 8001e6e:	e0d2      	b.n	8002016 <HAL_RCC_OscConfig+0x3f6>
    FlagStatus       pwrclkchanged = RESET;
 8001e70:	2500      	movs	r5, #0
 8001e72:	e7d3      	b.n	8001e1c <HAL_RCC_OscConfig+0x1fc>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001e74:	4a0b      	ldr	r2, [pc, #44]	@ (8001ea4 <HAL_RCC_OscConfig+0x284>)
 8001e76:	6813      	ldr	r3, [r2, #0]
 8001e78:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001e7c:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 8001e7e:	f7fe ff6b 	bl	8000d58 <HAL_GetTick>
 8001e82:	4606      	mov	r6, r0
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001e84:	4b07      	ldr	r3, [pc, #28]	@ (8001ea4 <HAL_RCC_OscConfig+0x284>)
 8001e86:	681b      	ldr	r3, [r3, #0]
 8001e88:	f413 7f80 	tst.w	r3, #256	@ 0x100
 8001e8c:	d1cb      	bne.n	8001e26 <HAL_RCC_OscConfig+0x206>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001e8e:	f7fe ff63 	bl	8000d58 <HAL_GetTick>
 8001e92:	1b80      	subs	r0, r0, r6
 8001e94:	2864      	cmp	r0, #100	@ 0x64
 8001e96:	d9f5      	bls.n	8001e84 <HAL_RCC_OscConfig+0x264>
          return HAL_TIMEOUT;
 8001e98:	2003      	movs	r0, #3
 8001e9a:	e0bc      	b.n	8002016 <HAL_RCC_OscConfig+0x3f6>
 8001e9c:	40021000 	.word	0x40021000
 8001ea0:	42420000 	.word	0x42420000
 8001ea4:	40007000 	.word	0x40007000
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001ea8:	4a5f      	ldr	r2, [pc, #380]	@ (8002028 <HAL_RCC_OscConfig+0x408>)
 8001eaa:	6a13      	ldr	r3, [r2, #32]
 8001eac:	f043 0301 	orr.w	r3, r3, #1
 8001eb0:	6213      	str	r3, [r2, #32]
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001eb2:	68e3      	ldr	r3, [r4, #12]
 8001eb4:	b333      	cbz	r3, 8001f04 <HAL_RCC_OscConfig+0x2e4>
      tickstart = HAL_GetTick();
 8001eb6:	f7fe ff4f 	bl	8000d58 <HAL_GetTick>
 8001eba:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001ebc:	4b5a      	ldr	r3, [pc, #360]	@ (8002028 <HAL_RCC_OscConfig+0x408>)
 8001ebe:	6a1b      	ldr	r3, [r3, #32]
 8001ec0:	f013 0f02 	tst.w	r3, #2
 8001ec4:	d12f      	bne.n	8001f26 <HAL_RCC_OscConfig+0x306>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001ec6:	f7fe ff47 	bl	8000d58 <HAL_GetTick>
 8001eca:	1b80      	subs	r0, r0, r6
 8001ecc:	f241 3388 	movw	r3, #5000	@ 0x1388
 8001ed0:	4298      	cmp	r0, r3
 8001ed2:	d9f3      	bls.n	8001ebc <HAL_RCC_OscConfig+0x29c>
          return HAL_TIMEOUT;
 8001ed4:	2003      	movs	r0, #3
 8001ed6:	e09e      	b.n	8002016 <HAL_RCC_OscConfig+0x3f6>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001ed8:	2b05      	cmp	r3, #5
 8001eda:	d009      	beq.n	8001ef0 <HAL_RCC_OscConfig+0x2d0>
 8001edc:	4b52      	ldr	r3, [pc, #328]	@ (8002028 <HAL_RCC_OscConfig+0x408>)
 8001ede:	6a1a      	ldr	r2, [r3, #32]
 8001ee0:	f022 0201 	bic.w	r2, r2, #1
 8001ee4:	621a      	str	r2, [r3, #32]
 8001ee6:	6a1a      	ldr	r2, [r3, #32]
 8001ee8:	f022 0204 	bic.w	r2, r2, #4
 8001eec:	621a      	str	r2, [r3, #32]
 8001eee:	e7e0      	b.n	8001eb2 <HAL_RCC_OscConfig+0x292>
 8001ef0:	4b4d      	ldr	r3, [pc, #308]	@ (8002028 <HAL_RCC_OscConfig+0x408>)
 8001ef2:	6a1a      	ldr	r2, [r3, #32]
 8001ef4:	f042 0204 	orr.w	r2, r2, #4
 8001ef8:	621a      	str	r2, [r3, #32]
 8001efa:	6a1a      	ldr	r2, [r3, #32]
 8001efc:	f042 0201 	orr.w	r2, r2, #1
 8001f00:	621a      	str	r2, [r3, #32]
 8001f02:	e7d6      	b.n	8001eb2 <HAL_RCC_OscConfig+0x292>
      tickstart = HAL_GetTick();
 8001f04:	f7fe ff28 	bl	8000d58 <HAL_GetTick>
 8001f08:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001f0a:	4b47      	ldr	r3, [pc, #284]	@ (8002028 <HAL_RCC_OscConfig+0x408>)
 8001f0c:	6a1b      	ldr	r3, [r3, #32]
 8001f0e:	f013 0f02 	tst.w	r3, #2
 8001f12:	d008      	beq.n	8001f26 <HAL_RCC_OscConfig+0x306>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001f14:	f7fe ff20 	bl	8000d58 <HAL_GetTick>
 8001f18:	1b80      	subs	r0, r0, r6
 8001f1a:	f241 3388 	movw	r3, #5000	@ 0x1388
 8001f1e:	4298      	cmp	r0, r3
 8001f20:	d9f3      	bls.n	8001f0a <HAL_RCC_OscConfig+0x2ea>
          return HAL_TIMEOUT;
 8001f22:	2003      	movs	r0, #3
 8001f24:	e077      	b.n	8002016 <HAL_RCC_OscConfig+0x3f6>
    if (pwrclkchanged == SET)
 8001f26:	b9e5      	cbnz	r5, 8001f62 <HAL_RCC_OscConfig+0x342>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001f28:	69e3      	ldr	r3, [r4, #28]
 8001f2a:	2b00      	cmp	r3, #0
 8001f2c:	d072      	beq.n	8002014 <HAL_RCC_OscConfig+0x3f4>
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001f2e:	4a3e      	ldr	r2, [pc, #248]	@ (8002028 <HAL_RCC_OscConfig+0x408>)
 8001f30:	6852      	ldr	r2, [r2, #4]
 8001f32:	f002 020c 	and.w	r2, r2, #12
 8001f36:	2a08      	cmp	r2, #8
 8001f38:	d056      	beq.n	8001fe8 <HAL_RCC_OscConfig+0x3c8>
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001f3a:	2b02      	cmp	r3, #2
 8001f3c:	d017      	beq.n	8001f6e <HAL_RCC_OscConfig+0x34e>
        __HAL_RCC_PLL_DISABLE();
 8001f3e:	4b3b      	ldr	r3, [pc, #236]	@ (800202c <HAL_RCC_OscConfig+0x40c>)
 8001f40:	2200      	movs	r2, #0
 8001f42:	661a      	str	r2, [r3, #96]	@ 0x60
        tickstart = HAL_GetTick();
 8001f44:	f7fe ff08 	bl	8000d58 <HAL_GetTick>
 8001f48:	4604      	mov	r4, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001f4a:	4b37      	ldr	r3, [pc, #220]	@ (8002028 <HAL_RCC_OscConfig+0x408>)
 8001f4c:	681b      	ldr	r3, [r3, #0]
 8001f4e:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 8001f52:	d047      	beq.n	8001fe4 <HAL_RCC_OscConfig+0x3c4>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001f54:	f7fe ff00 	bl	8000d58 <HAL_GetTick>
 8001f58:	1b00      	subs	r0, r0, r4
 8001f5a:	2802      	cmp	r0, #2
 8001f5c:	d9f5      	bls.n	8001f4a <HAL_RCC_OscConfig+0x32a>
            return HAL_TIMEOUT;
 8001f5e:	2003      	movs	r0, #3
 8001f60:	e059      	b.n	8002016 <HAL_RCC_OscConfig+0x3f6>
      __HAL_RCC_PWR_CLK_DISABLE();
 8001f62:	4a31      	ldr	r2, [pc, #196]	@ (8002028 <HAL_RCC_OscConfig+0x408>)
 8001f64:	69d3      	ldr	r3, [r2, #28]
 8001f66:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001f6a:	61d3      	str	r3, [r2, #28]
 8001f6c:	e7dc      	b.n	8001f28 <HAL_RCC_OscConfig+0x308>
        __HAL_RCC_PLL_DISABLE();
 8001f6e:	4b2f      	ldr	r3, [pc, #188]	@ (800202c <HAL_RCC_OscConfig+0x40c>)
 8001f70:	2200      	movs	r2, #0
 8001f72:	661a      	str	r2, [r3, #96]	@ 0x60
        tickstart = HAL_GetTick();
 8001f74:	f7fe fef0 	bl	8000d58 <HAL_GetTick>
 8001f78:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001f7a:	4b2b      	ldr	r3, [pc, #172]	@ (8002028 <HAL_RCC_OscConfig+0x408>)
 8001f7c:	681b      	ldr	r3, [r3, #0]
 8001f7e:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 8001f82:	d006      	beq.n	8001f92 <HAL_RCC_OscConfig+0x372>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001f84:	f7fe fee8 	bl	8000d58 <HAL_GetTick>
 8001f88:	1b40      	subs	r0, r0, r5
 8001f8a:	2802      	cmp	r0, #2
 8001f8c:	d9f5      	bls.n	8001f7a <HAL_RCC_OscConfig+0x35a>
            return HAL_TIMEOUT;
 8001f8e:	2003      	movs	r0, #3
 8001f90:	e041      	b.n	8002016 <HAL_RCC_OscConfig+0x3f6>
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001f92:	6a23      	ldr	r3, [r4, #32]
 8001f94:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001f98:	d01a      	beq.n	8001fd0 <HAL_RCC_OscConfig+0x3b0>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001f9a:	4923      	ldr	r1, [pc, #140]	@ (8002028 <HAL_RCC_OscConfig+0x408>)
 8001f9c:	684b      	ldr	r3, [r1, #4]
 8001f9e:	f423 1374 	bic.w	r3, r3, #3997696	@ 0x3d0000
 8001fa2:	6a22      	ldr	r2, [r4, #32]
 8001fa4:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 8001fa6:	4302      	orrs	r2, r0
 8001fa8:	4313      	orrs	r3, r2
 8001faa:	604b      	str	r3, [r1, #4]
        __HAL_RCC_PLL_ENABLE();
 8001fac:	4b1f      	ldr	r3, [pc, #124]	@ (800202c <HAL_RCC_OscConfig+0x40c>)
 8001fae:	2201      	movs	r2, #1
 8001fb0:	661a      	str	r2, [r3, #96]	@ 0x60
        tickstart = HAL_GetTick();
 8001fb2:	f7fe fed1 	bl	8000d58 <HAL_GetTick>
 8001fb6:	4604      	mov	r4, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001fb8:	4b1b      	ldr	r3, [pc, #108]	@ (8002028 <HAL_RCC_OscConfig+0x408>)
 8001fba:	681b      	ldr	r3, [r3, #0]
 8001fbc:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 8001fc0:	d10e      	bne.n	8001fe0 <HAL_RCC_OscConfig+0x3c0>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001fc2:	f7fe fec9 	bl	8000d58 <HAL_GetTick>
 8001fc6:	1b00      	subs	r0, r0, r4
 8001fc8:	2802      	cmp	r0, #2
 8001fca:	d9f5      	bls.n	8001fb8 <HAL_RCC_OscConfig+0x398>
            return HAL_TIMEOUT;
 8001fcc:	2003      	movs	r0, #3
 8001fce:	e022      	b.n	8002016 <HAL_RCC_OscConfig+0x3f6>
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001fd0:	4a15      	ldr	r2, [pc, #84]	@ (8002028 <HAL_RCC_OscConfig+0x408>)
 8001fd2:	6853      	ldr	r3, [r2, #4]
 8001fd4:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8001fd8:	68a1      	ldr	r1, [r4, #8]
 8001fda:	430b      	orrs	r3, r1
 8001fdc:	6053      	str	r3, [r2, #4]
 8001fde:	e7dc      	b.n	8001f9a <HAL_RCC_OscConfig+0x37a>
  return HAL_OK;
 8001fe0:	2000      	movs	r0, #0
 8001fe2:	e018      	b.n	8002016 <HAL_RCC_OscConfig+0x3f6>
 8001fe4:	2000      	movs	r0, #0
 8001fe6:	e016      	b.n	8002016 <HAL_RCC_OscConfig+0x3f6>
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001fe8:	2b01      	cmp	r3, #1
 8001fea:	d016      	beq.n	800201a <HAL_RCC_OscConfig+0x3fa>
        pll_config = RCC->CFGR;
 8001fec:	4b0e      	ldr	r3, [pc, #56]	@ (8002028 <HAL_RCC_OscConfig+0x408>)
 8001fee:	685b      	ldr	r3, [r3, #4]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001ff0:	f403 3180 	and.w	r1, r3, #65536	@ 0x10000
 8001ff4:	6a22      	ldr	r2, [r4, #32]
 8001ff6:	4291      	cmp	r1, r2
 8001ff8:	d111      	bne.n	800201e <HAL_RCC_OscConfig+0x3fe>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001ffa:	f403 1370 	and.w	r3, r3, #3932160	@ 0x3c0000
 8001ffe:	6a62      	ldr	r2, [r4, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002000:	4293      	cmp	r3, r2
 8002002:	d10e      	bne.n	8002022 <HAL_RCC_OscConfig+0x402>
  return HAL_OK;
 8002004:	2000      	movs	r0, #0
 8002006:	e006      	b.n	8002016 <HAL_RCC_OscConfig+0x3f6>
    return HAL_ERROR;
 8002008:	2001      	movs	r0, #1
}
 800200a:	4770      	bx	lr
        return HAL_ERROR;
 800200c:	2001      	movs	r0, #1
 800200e:	e002      	b.n	8002016 <HAL_RCC_OscConfig+0x3f6>
        return HAL_ERROR;
 8002010:	2001      	movs	r0, #1
 8002012:	e000      	b.n	8002016 <HAL_RCC_OscConfig+0x3f6>
  return HAL_OK;
 8002014:	2000      	movs	r0, #0
}
 8002016:	b002      	add	sp, #8
 8002018:	bd70      	pop	{r4, r5, r6, pc}
        return HAL_ERROR;
 800201a:	2001      	movs	r0, #1
 800201c:	e7fb      	b.n	8002016 <HAL_RCC_OscConfig+0x3f6>
          return HAL_ERROR;
 800201e:	2001      	movs	r0, #1
 8002020:	e7f9      	b.n	8002016 <HAL_RCC_OscConfig+0x3f6>
 8002022:	2001      	movs	r0, #1
 8002024:	e7f7      	b.n	8002016 <HAL_RCC_OscConfig+0x3f6>
 8002026:	bf00      	nop
 8002028:	40021000 	.word	0x40021000
 800202c:	42420000 	.word	0x42420000

08002030 <HAL_RCC_GetSysClockFreq>:
  tmpreg = RCC->CFGR;
 8002030:	4b0f      	ldr	r3, [pc, #60]	@ (8002070 <HAL_RCC_GetSysClockFreq+0x40>)
 8002032:	685b      	ldr	r3, [r3, #4]
  switch (tmpreg & RCC_CFGR_SWS)
 8002034:	f003 020c 	and.w	r2, r3, #12
 8002038:	2a08      	cmp	r2, #8
 800203a:	d001      	beq.n	8002040 <HAL_RCC_GetSysClockFreq+0x10>
      sysclockfreq = HSE_VALUE;
 800203c:	480d      	ldr	r0, [pc, #52]	@ (8002074 <HAL_RCC_GetSysClockFreq+0x44>)
}
 800203e:	4770      	bx	lr
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002040:	f3c3 4283 	ubfx	r2, r3, #18, #4
 8002044:	490c      	ldr	r1, [pc, #48]	@ (8002078 <HAL_RCC_GetSysClockFreq+0x48>)
 8002046:	5c88      	ldrb	r0, [r1, r2]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002048:	f413 3f80 	tst.w	r3, #65536	@ 0x10000
 800204c:	d00b      	beq.n	8002066 <HAL_RCC_GetSysClockFreq+0x36>
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800204e:	4b08      	ldr	r3, [pc, #32]	@ (8002070 <HAL_RCC_GetSysClockFreq+0x40>)
 8002050:	685b      	ldr	r3, [r3, #4]
 8002052:	f3c3 4340 	ubfx	r3, r3, #17, #1
 8002056:	4a09      	ldr	r2, [pc, #36]	@ (800207c <HAL_RCC_GetSysClockFreq+0x4c>)
 8002058:	5cd3      	ldrb	r3, [r2, r3]
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800205a:	4a06      	ldr	r2, [pc, #24]	@ (8002074 <HAL_RCC_GetSysClockFreq+0x44>)
 800205c:	fb02 f000 	mul.w	r0, r2, r0
 8002060:	fbb0 f0f3 	udiv	r0, r0, r3
 8002064:	4770      	bx	lr
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002066:	4b06      	ldr	r3, [pc, #24]	@ (8002080 <HAL_RCC_GetSysClockFreq+0x50>)
 8002068:	fb03 f000 	mul.w	r0, r3, r0
 800206c:	4770      	bx	lr
 800206e:	bf00      	nop
 8002070:	40021000 	.word	0x40021000
 8002074:	007a1200 	.word	0x007a1200
 8002078:	08002e14 	.word	0x08002e14
 800207c:	08002e10 	.word	0x08002e10
 8002080:	003d0900 	.word	0x003d0900

08002084 <HAL_RCC_ClockConfig>:
  if (RCC_ClkInitStruct == NULL)
 8002084:	2800      	cmp	r0, #0
 8002086:	f000 80a0 	beq.w	80021ca <HAL_RCC_ClockConfig+0x146>
{
 800208a:	b570      	push	{r4, r5, r6, lr}
 800208c:	460d      	mov	r5, r1
 800208e:	4604      	mov	r4, r0
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002090:	4b52      	ldr	r3, [pc, #328]	@ (80021dc <HAL_RCC_ClockConfig+0x158>)
 8002092:	681b      	ldr	r3, [r3, #0]
 8002094:	f003 0307 	and.w	r3, r3, #7
 8002098:	428b      	cmp	r3, r1
 800209a:	d20b      	bcs.n	80020b4 <HAL_RCC_ClockConfig+0x30>
    __HAL_FLASH_SET_LATENCY(FLatency);
 800209c:	4a4f      	ldr	r2, [pc, #316]	@ (80021dc <HAL_RCC_ClockConfig+0x158>)
 800209e:	6813      	ldr	r3, [r2, #0]
 80020a0:	f023 0307 	bic.w	r3, r3, #7
 80020a4:	430b      	orrs	r3, r1
 80020a6:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80020a8:	6813      	ldr	r3, [r2, #0]
 80020aa:	f003 0307 	and.w	r3, r3, #7
 80020ae:	428b      	cmp	r3, r1
 80020b0:	f040 808d 	bne.w	80021ce <HAL_RCC_ClockConfig+0x14a>
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80020b4:	6823      	ldr	r3, [r4, #0]
 80020b6:	f013 0f02 	tst.w	r3, #2
 80020ba:	d017      	beq.n	80020ec <HAL_RCC_ClockConfig+0x68>
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80020bc:	f013 0f04 	tst.w	r3, #4
 80020c0:	d004      	beq.n	80020cc <HAL_RCC_ClockConfig+0x48>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80020c2:	4a47      	ldr	r2, [pc, #284]	@ (80021e0 <HAL_RCC_ClockConfig+0x15c>)
 80020c4:	6853      	ldr	r3, [r2, #4]
 80020c6:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80020ca:	6053      	str	r3, [r2, #4]
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80020cc:	6823      	ldr	r3, [r4, #0]
 80020ce:	f013 0f08 	tst.w	r3, #8
 80020d2:	d004      	beq.n	80020de <HAL_RCC_ClockConfig+0x5a>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80020d4:	4a42      	ldr	r2, [pc, #264]	@ (80021e0 <HAL_RCC_ClockConfig+0x15c>)
 80020d6:	6853      	ldr	r3, [r2, #4]
 80020d8:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 80020dc:	6053      	str	r3, [r2, #4]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80020de:	4a40      	ldr	r2, [pc, #256]	@ (80021e0 <HAL_RCC_ClockConfig+0x15c>)
 80020e0:	6853      	ldr	r3, [r2, #4]
 80020e2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80020e6:	68a1      	ldr	r1, [r4, #8]
 80020e8:	430b      	orrs	r3, r1
 80020ea:	6053      	str	r3, [r2, #4]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80020ec:	6823      	ldr	r3, [r4, #0]
 80020ee:	f013 0f01 	tst.w	r3, #1
 80020f2:	d031      	beq.n	8002158 <HAL_RCC_ClockConfig+0xd4>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80020f4:	6863      	ldr	r3, [r4, #4]
 80020f6:	2b01      	cmp	r3, #1
 80020f8:	d020      	beq.n	800213c <HAL_RCC_ClockConfig+0xb8>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80020fa:	2b02      	cmp	r3, #2
 80020fc:	d025      	beq.n	800214a <HAL_RCC_ClockConfig+0xc6>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80020fe:	4a38      	ldr	r2, [pc, #224]	@ (80021e0 <HAL_RCC_ClockConfig+0x15c>)
 8002100:	6812      	ldr	r2, [r2, #0]
 8002102:	f012 0f02 	tst.w	r2, #2
 8002106:	d064      	beq.n	80021d2 <HAL_RCC_ClockConfig+0x14e>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002108:	4935      	ldr	r1, [pc, #212]	@ (80021e0 <HAL_RCC_ClockConfig+0x15c>)
 800210a:	684a      	ldr	r2, [r1, #4]
 800210c:	f022 0203 	bic.w	r2, r2, #3
 8002110:	4313      	orrs	r3, r2
 8002112:	604b      	str	r3, [r1, #4]
    tickstart = HAL_GetTick();
 8002114:	f7fe fe20 	bl	8000d58 <HAL_GetTick>
 8002118:	4606      	mov	r6, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800211a:	4b31      	ldr	r3, [pc, #196]	@ (80021e0 <HAL_RCC_ClockConfig+0x15c>)
 800211c:	685b      	ldr	r3, [r3, #4]
 800211e:	f003 030c 	and.w	r3, r3, #12
 8002122:	6862      	ldr	r2, [r4, #4]
 8002124:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8002128:	d016      	beq.n	8002158 <HAL_RCC_ClockConfig+0xd4>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800212a:	f7fe fe15 	bl	8000d58 <HAL_GetTick>
 800212e:	1b80      	subs	r0, r0, r6
 8002130:	f241 3388 	movw	r3, #5000	@ 0x1388
 8002134:	4298      	cmp	r0, r3
 8002136:	d9f0      	bls.n	800211a <HAL_RCC_ClockConfig+0x96>
        return HAL_TIMEOUT;
 8002138:	2003      	movs	r0, #3
 800213a:	e045      	b.n	80021c8 <HAL_RCC_ClockConfig+0x144>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800213c:	4a28      	ldr	r2, [pc, #160]	@ (80021e0 <HAL_RCC_ClockConfig+0x15c>)
 800213e:	6812      	ldr	r2, [r2, #0]
 8002140:	f412 3f00 	tst.w	r2, #131072	@ 0x20000
 8002144:	d1e0      	bne.n	8002108 <HAL_RCC_ClockConfig+0x84>
        return HAL_ERROR;
 8002146:	2001      	movs	r0, #1
 8002148:	e03e      	b.n	80021c8 <HAL_RCC_ClockConfig+0x144>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800214a:	4a25      	ldr	r2, [pc, #148]	@ (80021e0 <HAL_RCC_ClockConfig+0x15c>)
 800214c:	6812      	ldr	r2, [r2, #0]
 800214e:	f012 7f00 	tst.w	r2, #33554432	@ 0x2000000
 8002152:	d1d9      	bne.n	8002108 <HAL_RCC_ClockConfig+0x84>
        return HAL_ERROR;
 8002154:	2001      	movs	r0, #1
 8002156:	e037      	b.n	80021c8 <HAL_RCC_ClockConfig+0x144>
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002158:	4b20      	ldr	r3, [pc, #128]	@ (80021dc <HAL_RCC_ClockConfig+0x158>)
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	f003 0307 	and.w	r3, r3, #7
 8002160:	42ab      	cmp	r3, r5
 8002162:	d90a      	bls.n	800217a <HAL_RCC_ClockConfig+0xf6>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002164:	4a1d      	ldr	r2, [pc, #116]	@ (80021dc <HAL_RCC_ClockConfig+0x158>)
 8002166:	6813      	ldr	r3, [r2, #0]
 8002168:	f023 0307 	bic.w	r3, r3, #7
 800216c:	432b      	orrs	r3, r5
 800216e:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002170:	6813      	ldr	r3, [r2, #0]
 8002172:	f003 0307 	and.w	r3, r3, #7
 8002176:	42ab      	cmp	r3, r5
 8002178:	d12d      	bne.n	80021d6 <HAL_RCC_ClockConfig+0x152>
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800217a:	6823      	ldr	r3, [r4, #0]
 800217c:	f013 0f04 	tst.w	r3, #4
 8002180:	d006      	beq.n	8002190 <HAL_RCC_ClockConfig+0x10c>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002182:	4a17      	ldr	r2, [pc, #92]	@ (80021e0 <HAL_RCC_ClockConfig+0x15c>)
 8002184:	6853      	ldr	r3, [r2, #4]
 8002186:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 800218a:	68e1      	ldr	r1, [r4, #12]
 800218c:	430b      	orrs	r3, r1
 800218e:	6053      	str	r3, [r2, #4]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002190:	6823      	ldr	r3, [r4, #0]
 8002192:	f013 0f08 	tst.w	r3, #8
 8002196:	d007      	beq.n	80021a8 <HAL_RCC_ClockConfig+0x124>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002198:	4a11      	ldr	r2, [pc, #68]	@ (80021e0 <HAL_RCC_ClockConfig+0x15c>)
 800219a:	6853      	ldr	r3, [r2, #4]
 800219c:	f423 5360 	bic.w	r3, r3, #14336	@ 0x3800
 80021a0:	6921      	ldr	r1, [r4, #16]
 80021a2:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 80021a6:	6053      	str	r3, [r2, #4]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80021a8:	f7ff ff42 	bl	8002030 <HAL_RCC_GetSysClockFreq>
 80021ac:	4b0c      	ldr	r3, [pc, #48]	@ (80021e0 <HAL_RCC_ClockConfig+0x15c>)
 80021ae:	685b      	ldr	r3, [r3, #4]
 80021b0:	f3c3 1303 	ubfx	r3, r3, #4, #4
 80021b4:	4a0b      	ldr	r2, [pc, #44]	@ (80021e4 <HAL_RCC_ClockConfig+0x160>)
 80021b6:	5cd3      	ldrb	r3, [r2, r3]
 80021b8:	40d8      	lsrs	r0, r3
 80021ba:	4b0b      	ldr	r3, [pc, #44]	@ (80021e8 <HAL_RCC_ClockConfig+0x164>)
 80021bc:	6018      	str	r0, [r3, #0]
  HAL_InitTick(uwTickPrio);
 80021be:	4b0b      	ldr	r3, [pc, #44]	@ (80021ec <HAL_RCC_ClockConfig+0x168>)
 80021c0:	6818      	ldr	r0, [r3, #0]
 80021c2:	f7fe fd85 	bl	8000cd0 <HAL_InitTick>
  return HAL_OK;
 80021c6:	2000      	movs	r0, #0
}
 80021c8:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_ERROR;
 80021ca:	2001      	movs	r0, #1
}
 80021cc:	4770      	bx	lr
    return HAL_ERROR;
 80021ce:	2001      	movs	r0, #1
 80021d0:	e7fa      	b.n	80021c8 <HAL_RCC_ClockConfig+0x144>
        return HAL_ERROR;
 80021d2:	2001      	movs	r0, #1
 80021d4:	e7f8      	b.n	80021c8 <HAL_RCC_ClockConfig+0x144>
    return HAL_ERROR;
 80021d6:	2001      	movs	r0, #1
 80021d8:	e7f6      	b.n	80021c8 <HAL_RCC_ClockConfig+0x144>
 80021da:	bf00      	nop
 80021dc:	40022000 	.word	0x40022000
 80021e0:	40021000 	.word	0x40021000
 80021e4:	08002e40 	.word	0x08002e40
 80021e8:	20000010 	.word	0x20000010
 80021ec:	2000000c 	.word	0x2000000c

080021f0 <HAL_RCC_GetHCLKFreq>:
}
 80021f0:	4b01      	ldr	r3, [pc, #4]	@ (80021f8 <HAL_RCC_GetHCLKFreq+0x8>)
 80021f2:	6818      	ldr	r0, [r3, #0]
 80021f4:	4770      	bx	lr
 80021f6:	bf00      	nop
 80021f8:	20000010 	.word	0x20000010

080021fc <HAL_RCC_GetPCLK2Freq>:
{
 80021fc:	b508      	push	{r3, lr}
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80021fe:	f7ff fff7 	bl	80021f0 <HAL_RCC_GetHCLKFreq>
 8002202:	4b04      	ldr	r3, [pc, #16]	@ (8002214 <HAL_RCC_GetPCLK2Freq+0x18>)
 8002204:	685b      	ldr	r3, [r3, #4]
 8002206:	f3c3 23c2 	ubfx	r3, r3, #11, #3
 800220a:	4a03      	ldr	r2, [pc, #12]	@ (8002218 <HAL_RCC_GetPCLK2Freq+0x1c>)
 800220c:	5cd3      	ldrb	r3, [r2, r3]
}
 800220e:	40d8      	lsrs	r0, r3
 8002210:	bd08      	pop	{r3, pc}
 8002212:	bf00      	nop
 8002214:	40021000 	.word	0x40021000
 8002218:	08002e38 	.word	0x08002e38

0800221c <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800221c:	b570      	push	{r4, r5, r6, lr}
 800221e:	b082      	sub	sp, #8
 8002220:	4604      	mov	r4, r0

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8002222:	6803      	ldr	r3, [r0, #0]
 8002224:	f013 0f01 	tst.w	r3, #1
 8002228:	d036      	beq.n	8002298 <HAL_RCCEx_PeriphCLKConfig+0x7c>
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800222a:	4b3f      	ldr	r3, [pc, #252]	@ (8002328 <HAL_RCCEx_PeriphCLKConfig+0x10c>)
 800222c:	69db      	ldr	r3, [r3, #28]
 800222e:	f013 5f80 	tst.w	r3, #268435456	@ 0x10000000
 8002232:	d14a      	bne.n	80022ca <HAL_RCCEx_PeriphCLKConfig+0xae>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002234:	4b3c      	ldr	r3, [pc, #240]	@ (8002328 <HAL_RCCEx_PeriphCLKConfig+0x10c>)
 8002236:	69da      	ldr	r2, [r3, #28]
 8002238:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 800223c:	61da      	str	r2, [r3, #28]
 800223e:	69db      	ldr	r3, [r3, #28]
 8002240:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002244:	9301      	str	r3, [sp, #4]
 8002246:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8002248:	2501      	movs	r5, #1
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800224a:	4b38      	ldr	r3, [pc, #224]	@ (800232c <HAL_RCCEx_PeriphCLKConfig+0x110>)
 800224c:	681b      	ldr	r3, [r3, #0]
 800224e:	f413 7f80 	tst.w	r3, #256	@ 0x100
 8002252:	d03c      	beq.n	80022ce <HAL_RCCEx_PeriphCLKConfig+0xb2>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002254:	4b34      	ldr	r3, [pc, #208]	@ (8002328 <HAL_RCCEx_PeriphCLKConfig+0x10c>)
 8002256:	6a1b      	ldr	r3, [r3, #32]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002258:	f413 7340 	ands.w	r3, r3, #768	@ 0x300
 800225c:	d013      	beq.n	8002286 <HAL_RCCEx_PeriphCLKConfig+0x6a>
 800225e:	6862      	ldr	r2, [r4, #4]
 8002260:	f402 7240 	and.w	r2, r2, #768	@ 0x300
 8002264:	429a      	cmp	r2, r3
 8002266:	d00e      	beq.n	8002286 <HAL_RCCEx_PeriphCLKConfig+0x6a>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002268:	4a2f      	ldr	r2, [pc, #188]	@ (8002328 <HAL_RCCEx_PeriphCLKConfig+0x10c>)
 800226a:	6a13      	ldr	r3, [r2, #32]
 800226c:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002270:	492f      	ldr	r1, [pc, #188]	@ (8002330 <HAL_RCCEx_PeriphCLKConfig+0x114>)
 8002272:	2601      	movs	r6, #1
 8002274:	f8c1 6440 	str.w	r6, [r1, #1088]	@ 0x440
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002278:	2600      	movs	r6, #0
 800227a:	f8c1 6440 	str.w	r6, [r1, #1088]	@ 0x440
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 800227e:	6210      	str	r0, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8002280:	f013 0f01 	tst.w	r3, #1
 8002284:	d137      	bne.n	80022f6 <HAL_RCCEx_PeriphCLKConfig+0xda>
            return HAL_TIMEOUT;
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002286:	4a28      	ldr	r2, [pc, #160]	@ (8002328 <HAL_RCCEx_PeriphCLKConfig+0x10c>)
 8002288:	6a13      	ldr	r3, [r2, #32]
 800228a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800228e:	6861      	ldr	r1, [r4, #4]
 8002290:	430b      	orrs	r3, r1
 8002292:	6213      	str	r3, [r2, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002294:	2d00      	cmp	r5, #0
 8002296:	d13f      	bne.n	8002318 <HAL_RCCEx_PeriphCLKConfig+0xfc>
      __HAL_RCC_PWR_CLK_DISABLE();
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002298:	6823      	ldr	r3, [r4, #0]
 800229a:	f013 0f02 	tst.w	r3, #2
 800229e:	d006      	beq.n	80022ae <HAL_RCCEx_PeriphCLKConfig+0x92>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80022a0:	4a21      	ldr	r2, [pc, #132]	@ (8002328 <HAL_RCCEx_PeriphCLKConfig+0x10c>)
 80022a2:	6853      	ldr	r3, [r2, #4]
 80022a4:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80022a8:	68a1      	ldr	r1, [r4, #8]
 80022aa:	430b      	orrs	r3, r1
 80022ac:	6053      	str	r3, [r2, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80022ae:	6823      	ldr	r3, [r4, #0]
 80022b0:	f013 0f10 	tst.w	r3, #16
 80022b4:	d035      	beq.n	8002322 <HAL_RCCEx_PeriphCLKConfig+0x106>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80022b6:	4a1c      	ldr	r2, [pc, #112]	@ (8002328 <HAL_RCCEx_PeriphCLKConfig+0x10c>)
 80022b8:	6853      	ldr	r3, [r2, #4]
 80022ba:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 80022be:	68e1      	ldr	r1, [r4, #12]
 80022c0:	430b      	orrs	r3, r1
 80022c2:	6053      	str	r3, [r2, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 80022c4:	2000      	movs	r0, #0
}
 80022c6:	b002      	add	sp, #8
 80022c8:	bd70      	pop	{r4, r5, r6, pc}
    FlagStatus pwrclkchanged = RESET;
 80022ca:	2500      	movs	r5, #0
 80022cc:	e7bd      	b.n	800224a <HAL_RCCEx_PeriphCLKConfig+0x2e>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80022ce:	4a17      	ldr	r2, [pc, #92]	@ (800232c <HAL_RCCEx_PeriphCLKConfig+0x110>)
 80022d0:	6813      	ldr	r3, [r2, #0]
 80022d2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80022d6:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 80022d8:	f7fe fd3e 	bl	8000d58 <HAL_GetTick>
 80022dc:	4606      	mov	r6, r0
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80022de:	4b13      	ldr	r3, [pc, #76]	@ (800232c <HAL_RCCEx_PeriphCLKConfig+0x110>)
 80022e0:	681b      	ldr	r3, [r3, #0]
 80022e2:	f413 7f80 	tst.w	r3, #256	@ 0x100
 80022e6:	d1b5      	bne.n	8002254 <HAL_RCCEx_PeriphCLKConfig+0x38>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80022e8:	f7fe fd36 	bl	8000d58 <HAL_GetTick>
 80022ec:	1b80      	subs	r0, r0, r6
 80022ee:	2864      	cmp	r0, #100	@ 0x64
 80022f0:	d9f5      	bls.n	80022de <HAL_RCCEx_PeriphCLKConfig+0xc2>
          return HAL_TIMEOUT;
 80022f2:	2003      	movs	r0, #3
 80022f4:	e7e7      	b.n	80022c6 <HAL_RCCEx_PeriphCLKConfig+0xaa>
        tickstart = HAL_GetTick();
 80022f6:	f7fe fd2f 	bl	8000d58 <HAL_GetTick>
 80022fa:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80022fc:	4b0a      	ldr	r3, [pc, #40]	@ (8002328 <HAL_RCCEx_PeriphCLKConfig+0x10c>)
 80022fe:	6a1b      	ldr	r3, [r3, #32]
 8002300:	f013 0f02 	tst.w	r3, #2
 8002304:	d1bf      	bne.n	8002286 <HAL_RCCEx_PeriphCLKConfig+0x6a>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002306:	f7fe fd27 	bl	8000d58 <HAL_GetTick>
 800230a:	1b80      	subs	r0, r0, r6
 800230c:	f241 3388 	movw	r3, #5000	@ 0x1388
 8002310:	4298      	cmp	r0, r3
 8002312:	d9f3      	bls.n	80022fc <HAL_RCCEx_PeriphCLKConfig+0xe0>
            return HAL_TIMEOUT;
 8002314:	2003      	movs	r0, #3
 8002316:	e7d6      	b.n	80022c6 <HAL_RCCEx_PeriphCLKConfig+0xaa>
      __HAL_RCC_PWR_CLK_DISABLE();
 8002318:	69d3      	ldr	r3, [r2, #28]
 800231a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800231e:	61d3      	str	r3, [r2, #28]
 8002320:	e7ba      	b.n	8002298 <HAL_RCCEx_PeriphCLKConfig+0x7c>
  return HAL_OK;
 8002322:	2000      	movs	r0, #0
 8002324:	e7cf      	b.n	80022c6 <HAL_RCCEx_PeriphCLKConfig+0xaa>
 8002326:	bf00      	nop
 8002328:	40021000 	.word	0x40021000
 800232c:	40007000 	.word	0x40007000
 8002330:	42420000 	.word	0x42420000

08002334 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8002334:	b508      	push	{r3, lr}
  uint32_t temp_reg = 0U, frequency = 0U;

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 8002336:	2802      	cmp	r0, #2
 8002338:	d04e      	beq.n	80023d8 <HAL_RCCEx_GetPeriphCLKFreq+0xa4>
 800233a:	2810      	cmp	r0, #16
 800233c:	d003      	beq.n	8002346 <HAL_RCCEx_GetPeriphCLKFreq+0x12>
 800233e:	2801      	cmp	r0, #1
 8002340:	d028      	beq.n	8002394 <HAL_RCCEx_GetPeriphCLKFreq+0x60>
 8002342:	2000      	movs	r0, #0
 8002344:	e052      	b.n	80023ec <HAL_RCCEx_GetPeriphCLKFreq+0xb8>
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
    case RCC_PERIPHCLK_USB:
    {
      /* Get RCC configuration ------------------------------------------------------*/
      temp_reg = RCC->CFGR;
 8002346:	4b2b      	ldr	r3, [pc, #172]	@ (80023f4 <HAL_RCCEx_GetPeriphCLKFreq+0xc0>)
 8002348:	685a      	ldr	r2, [r3, #4]

      /* Check if PLL is enabled */
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 800234a:	6818      	ldr	r0, [r3, #0]
 800234c:	f010 7080 	ands.w	r0, r0, #16777216	@ 0x1000000
 8002350:	d04c      	beq.n	80023ec <HAL_RCCEx_GetPeriphCLKFreq+0xb8>
      {
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002352:	f3c2 4383 	ubfx	r3, r2, #18, #4
 8002356:	4928      	ldr	r1, [pc, #160]	@ (80023f8 <HAL_RCCEx_GetPeriphCLKFreq+0xc4>)
 8002358:	5cc8      	ldrb	r0, [r1, r3]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800235a:	f412 3f80 	tst.w	r2, #65536	@ 0x10000
 800235e:	d015      	beq.n	800238c <HAL_RCCEx_GetPeriphCLKFreq+0x58>
        {
#if defined(STM32F105xC) || defined(STM32F107xC) || defined(STM32F100xB)\
 || defined(STM32F100xE)
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002360:	4b24      	ldr	r3, [pc, #144]	@ (80023f4 <HAL_RCCEx_GetPeriphCLKFreq+0xc0>)
 8002362:	685b      	ldr	r3, [r3, #4]
 8002364:	f3c3 4340 	ubfx	r3, r3, #17, #1
 8002368:	4a24      	ldr	r2, [pc, #144]	@ (80023fc <HAL_RCCEx_GetPeriphCLKFreq+0xc8>)
 800236a:	5cd2      	ldrb	r2, [r2, r3]
          }
#else
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
          {
            /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 800236c:	4b24      	ldr	r3, [pc, #144]	@ (8002400 <HAL_RCCEx_GetPeriphCLKFreq+0xcc>)
 800236e:	fbb3 f3f2 	udiv	r3, r3, r2
 8002372:	fb03 f000 	mul.w	r0, r3, r0
          /* Prescaler of 3 selected for USB */
          frequency = (2 * pllclk) / 3;
        }
#else
        /* USBCLK = PLLCLK / USB prescaler */
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 8002376:	4b1f      	ldr	r3, [pc, #124]	@ (80023f4 <HAL_RCCEx_GetPeriphCLKFreq+0xc0>)
 8002378:	685b      	ldr	r3, [r3, #4]
 800237a:	f413 0f80 	tst.w	r3, #4194304	@ 0x400000
 800237e:	d135      	bne.n	80023ec <HAL_RCCEx_GetPeriphCLKFreq+0xb8>
          frequency = pllclk;
        }
        else
        {
          /* Prescaler of 1.5 selected for USB */
          frequency = (pllclk * 2) / 3;
 8002380:	0040      	lsls	r0, r0, #1
 8002382:	4b20      	ldr	r3, [pc, #128]	@ (8002404 <HAL_RCCEx_GetPeriphCLKFreq+0xd0>)
 8002384:	fba3 3000 	umull	r3, r0, r3, r0
 8002388:	0840      	lsrs	r0, r0, #1
 800238a:	e02f      	b.n	80023ec <HAL_RCCEx_GetPeriphCLKFreq+0xb8>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800238c:	4b1e      	ldr	r3, [pc, #120]	@ (8002408 <HAL_RCCEx_GetPeriphCLKFreq+0xd4>)
 800238e:	fb03 f000 	mul.w	r0, r3, r0
 8002392:	e7f0      	b.n	8002376 <HAL_RCCEx_GetPeriphCLKFreq+0x42>
    }
#endif /* STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */
    case RCC_PERIPHCLK_RTC:
    {
      /* Get RCC BDCR configuration ------------------------------------------------------*/
      temp_reg = RCC->BDCR;
 8002394:	4b17      	ldr	r3, [pc, #92]	@ (80023f4 <HAL_RCCEx_GetPeriphCLKFreq+0xc0>)
 8002396:	6a1b      	ldr	r3, [r3, #32]

      /* Check if LSE is ready if RTC clock selection is LSE */
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 8002398:	f240 3202 	movw	r2, #770	@ 0x302
 800239c:	401a      	ands	r2, r3
 800239e:	f5b2 7f81 	cmp.w	r2, #258	@ 0x102
 80023a2:	d024      	beq.n	80023ee <HAL_RCCEx_GetPeriphCLKFreq+0xba>
      {
        frequency = LSE_VALUE;
      }
      /* Check if LSI is ready if RTC clock selection is LSI */
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 80023a4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80023a8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80023ac:	d004      	beq.n	80023b8 <HAL_RCCEx_GetPeriphCLKFreq+0x84>
      {
        frequency = LSI_VALUE;
      }
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 80023ae:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80023b2:	d009      	beq.n	80023c8 <HAL_RCCEx_GetPeriphCLKFreq+0x94>
  uint32_t temp_reg = 0U, frequency = 0U;
 80023b4:	2000      	movs	r0, #0
 80023b6:	e019      	b.n	80023ec <HAL_RCCEx_GetPeriphCLKFreq+0xb8>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 80023b8:	4a0e      	ldr	r2, [pc, #56]	@ (80023f4 <HAL_RCCEx_GetPeriphCLKFreq+0xc0>)
 80023ba:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80023bc:	f012 0f02 	tst.w	r2, #2
 80023c0:	d0f5      	beq.n	80023ae <HAL_RCCEx_GetPeriphCLKFreq+0x7a>
        frequency = LSI_VALUE;
 80023c2:	f649 4040 	movw	r0, #40000	@ 0x9c40
 80023c6:	e011      	b.n	80023ec <HAL_RCCEx_GetPeriphCLKFreq+0xb8>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 80023c8:	4b0a      	ldr	r3, [pc, #40]	@ (80023f4 <HAL_RCCEx_GetPeriphCLKFreq+0xc0>)
 80023ca:	6818      	ldr	r0, [r3, #0]
 80023cc:	f410 3000 	ands.w	r0, r0, #131072	@ 0x20000
 80023d0:	d00c      	beq.n	80023ec <HAL_RCCEx_GetPeriphCLKFreq+0xb8>
      {
        frequency = HSE_VALUE / 128U;
 80023d2:	f24f 4024 	movw	r0, #62500	@ 0xf424
    default:
    {
      break;
    }
  }
  return (frequency);
 80023d6:	e009      	b.n	80023ec <HAL_RCCEx_GetPeriphCLKFreq+0xb8>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 80023d8:	f7ff ff10 	bl	80021fc <HAL_RCC_GetPCLK2Freq>
 80023dc:	4b05      	ldr	r3, [pc, #20]	@ (80023f4 <HAL_RCCEx_GetPeriphCLKFreq+0xc0>)
 80023de:	685b      	ldr	r3, [r3, #4]
 80023e0:	f3c3 3381 	ubfx	r3, r3, #14, #2
 80023e4:	3301      	adds	r3, #1
 80023e6:	005b      	lsls	r3, r3, #1
 80023e8:	fbb0 f0f3 	udiv	r0, r0, r3
}
 80023ec:	bd08      	pop	{r3, pc}
        frequency = LSE_VALUE;
 80023ee:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 80023f2:	e7fb      	b.n	80023ec <HAL_RCCEx_GetPeriphCLKFreq+0xb8>
 80023f4:	40021000 	.word	0x40021000
 80023f8:	08002e28 	.word	0x08002e28
 80023fc:	08002e24 	.word	0x08002e24
 8002400:	007a1200 	.word	0x007a1200
 8002404:	aaaaaaab 	.word	0xaaaaaaab
 8002408:	003d0900 	.word	0x003d0900

0800240c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800240c:	b430      	push	{r4, r5}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800240e:	6a02      	ldr	r2, [r0, #32]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002410:	6a03      	ldr	r3, [r0, #32]
 8002412:	f023 0301 	bic.w	r3, r3, #1
 8002416:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002418:	6845      	ldr	r5, [r0, #4]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800241a:	6983      	ldr	r3, [r0, #24]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800241c:	f023 0373 	bic.w	r3, r3, #115	@ 0x73
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002420:	680c      	ldr	r4, [r1, #0]
 8002422:	431c      	orrs	r4, r3

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8002424:	f022 0202 	bic.w	r2, r2, #2
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8002428:	688b      	ldr	r3, [r1, #8]
 800242a:	4313      	orrs	r3, r2

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800242c:	4a0b      	ldr	r2, [pc, #44]	@ (800245c <TIM_OC1_SetConfig+0x50>)
 800242e:	4290      	cmp	r0, r2
 8002430:	d006      	beq.n	8002440 <TIM_OC1_SetConfig+0x34>
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002432:	6045      	str	r5, [r0, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002434:	6184      	str	r4, [r0, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8002436:	684a      	ldr	r2, [r1, #4]
 8002438:	6342      	str	r2, [r0, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800243a:	6203      	str	r3, [r0, #32]
}
 800243c:	bc30      	pop	{r4, r5}
 800243e:	4770      	bx	lr
    tmpccer &= ~TIM_CCER_CC1NP;
 8002440:	f023 0308 	bic.w	r3, r3, #8
    tmpccer |= OC_Config->OCNPolarity;
 8002444:	68ca      	ldr	r2, [r1, #12]
 8002446:	431a      	orrs	r2, r3
    tmpccer &= ~TIM_CCER_CC1NE;
 8002448:	f022 0304 	bic.w	r3, r2, #4
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800244c:	f425 7540 	bic.w	r5, r5, #768	@ 0x300
    tmpcr2 |= OC_Config->OCIdleState;
 8002450:	694a      	ldr	r2, [r1, #20]
 8002452:	432a      	orrs	r2, r5
    tmpcr2 |= OC_Config->OCNIdleState;
 8002454:	698d      	ldr	r5, [r1, #24]
 8002456:	4315      	orrs	r5, r2
 8002458:	e7eb      	b.n	8002432 <TIM_OC1_SetConfig+0x26>
 800245a:	bf00      	nop
 800245c:	40012c00 	.word	0x40012c00

08002460 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8002460:	b430      	push	{r4, r5}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002462:	6a03      	ldr	r3, [r0, #32]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8002464:	6a02      	ldr	r2, [r0, #32]
 8002466:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800246a:	6202      	str	r2, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800246c:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800246e:	69c2      	ldr	r2, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8002470:	f022 0273 	bic.w	r2, r2, #115	@ 0x73
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002474:	680d      	ldr	r5, [r1, #0]
 8002476:	4315      	orrs	r5, r2

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8002478:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800247c:	688a      	ldr	r2, [r1, #8]
 800247e:	ea43 2302 	orr.w	r3, r3, r2, lsl #8

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8002482:	4a0d      	ldr	r2, [pc, #52]	@ (80024b8 <TIM_OC3_SetConfig+0x58>)
 8002484:	4290      	cmp	r0, r2
 8002486:	d006      	beq.n	8002496 <TIM_OC3_SetConfig+0x36>
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002488:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800248a:	61c5      	str	r5, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800248c:	684a      	ldr	r2, [r1, #4]
 800248e:	63c2      	str	r2, [r0, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002490:	6203      	str	r3, [r0, #32]
}
 8002492:	bc30      	pop	{r4, r5}
 8002494:	4770      	bx	lr
    tmpccer &= ~TIM_CCER_CC3NP;
 8002496:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800249a:	68ca      	ldr	r2, [r1, #12]
 800249c:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
    tmpccer &= ~TIM_CCER_CC3NE;
 80024a0:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80024a4:	f424 5440 	bic.w	r4, r4, #12288	@ 0x3000
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80024a8:	694a      	ldr	r2, [r1, #20]
 80024aa:	ea44 1402 	orr.w	r4, r4, r2, lsl #4
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80024ae:	698a      	ldr	r2, [r1, #24]
 80024b0:	ea44 1402 	orr.w	r4, r4, r2, lsl #4
 80024b4:	e7e8      	b.n	8002488 <TIM_OC3_SetConfig+0x28>
 80024b6:	bf00      	nop
 80024b8:	40012c00 	.word	0x40012c00

080024bc <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80024bc:	b430      	push	{r4, r5}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80024be:	6a03      	ldr	r3, [r0, #32]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80024c0:	6a02      	ldr	r2, [r0, #32]
 80024c2:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80024c6:	6202      	str	r2, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80024c8:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80024ca:	69c2      	ldr	r2, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80024cc:	f422 42e6 	bic.w	r2, r2, #29440	@ 0x7300

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80024d0:	680d      	ldr	r5, [r1, #0]
 80024d2:	ea42 2205 	orr.w	r2, r2, r5, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80024d6:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80024da:	688d      	ldr	r5, [r1, #8]
 80024dc:	ea43 3305 	orr.w	r3, r3, r5, lsl #12

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80024e0:	4d07      	ldr	r5, [pc, #28]	@ (8002500 <TIM_OC4_SetConfig+0x44>)
 80024e2:	42a8      	cmp	r0, r5
 80024e4:	d006      	beq.n	80024f4 <TIM_OC4_SetConfig+0x38>
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80024e6:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80024e8:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80024ea:	684a      	ldr	r2, [r1, #4]
 80024ec:	6402      	str	r2, [r0, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80024ee:	6203      	str	r3, [r0, #32]
}
 80024f0:	bc30      	pop	{r4, r5}
 80024f2:	4770      	bx	lr
    tmpcr2 &= ~TIM_CR2_OIS4;
 80024f4:	f424 4480 	bic.w	r4, r4, #16384	@ 0x4000
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80024f8:	694d      	ldr	r5, [r1, #20]
 80024fa:	ea44 1485 	orr.w	r4, r4, r5, lsl #6
 80024fe:	e7f2      	b.n	80024e6 <TIM_OC4_SetConfig+0x2a>
 8002500:	40012c00 	.word	0x40012c00

08002504 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002504:	b410      	push	{r4}
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002506:	6a03      	ldr	r3, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002508:	6a04      	ldr	r4, [r0, #32]
 800250a:	f024 0401 	bic.w	r4, r4, #1
 800250e:	6204      	str	r4, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002510:	6984      	ldr	r4, [r0, #24]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002512:	f024 0cf0 	bic.w	ip, r4, #240	@ 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002516:	ea4c 1202 	orr.w	r2, ip, r2, lsl #4

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800251a:	f023 030a 	bic.w	r3, r3, #10
  tmpccer |= TIM_ICPolarity;
 800251e:	430b      	orrs	r3, r1

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002520:	6182      	str	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 8002522:	6203      	str	r3, [r0, #32]
}
 8002524:	bc10      	pop	{r4}
 8002526:	4770      	bx	lr

08002528 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002528:	b410      	push	{r4}
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800252a:	6a03      	ldr	r3, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800252c:	6a04      	ldr	r4, [r0, #32]
 800252e:	f024 0410 	bic.w	r4, r4, #16
 8002532:	6204      	str	r4, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002534:	6984      	ldr	r4, [r0, #24]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002536:	f424 4c70 	bic.w	ip, r4, #61440	@ 0xf000
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800253a:	ea4c 3202 	orr.w	r2, ip, r2, lsl #12

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800253e:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
  tmpccer |= (TIM_ICPolarity << 4U);
 8002542:	ea43 1301 	orr.w	r3, r3, r1, lsl #4

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002546:	6182      	str	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 8002548:	6203      	str	r3, [r0, #32]
}
 800254a:	bc10      	pop	{r4}
 800254c:	4770      	bx	lr

0800254e <TIM_ITRx_SetConfig>:
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800254e:	6883      	ldr	r3, [r0, #8]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002550:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002554:	430b      	orrs	r3, r1
 8002556:	f043 0307 	orr.w	r3, r3, #7
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800255a:	6083      	str	r3, [r0, #8]
}
 800255c:	4770      	bx	lr
	...

08002560 <HAL_TIM_Base_Start_IT>:
  if (htim->State != HAL_TIM_STATE_READY)
 8002560:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 8002564:	2b01      	cmp	r3, #1
 8002566:	d127      	bne.n	80025b8 <HAL_TIM_Base_Start_IT+0x58>
  htim->State = HAL_TIM_STATE_BUSY;
 8002568:	2302      	movs	r3, #2
 800256a:	f880 303d 	strb.w	r3, [r0, #61]	@ 0x3d
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800256e:	6802      	ldr	r2, [r0, #0]
 8002570:	68d3      	ldr	r3, [r2, #12]
 8002572:	f043 0301 	orr.w	r3, r3, #1
 8002576:	60d3      	str	r3, [r2, #12]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002578:	6803      	ldr	r3, [r0, #0]
 800257a:	4a11      	ldr	r2, [pc, #68]	@ (80025c0 <HAL_TIM_Base_Start_IT+0x60>)
 800257c:	4293      	cmp	r3, r2
 800257e:	d010      	beq.n	80025a2 <HAL_TIM_Base_Start_IT+0x42>
 8002580:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002584:	d00d      	beq.n	80025a2 <HAL_TIM_Base_Start_IT+0x42>
 8002586:	f5a2 3294 	sub.w	r2, r2, #75776	@ 0x12800
 800258a:	4293      	cmp	r3, r2
 800258c:	d009      	beq.n	80025a2 <HAL_TIM_Base_Start_IT+0x42>
 800258e:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8002592:	4293      	cmp	r3, r2
 8002594:	d005      	beq.n	80025a2 <HAL_TIM_Base_Start_IT+0x42>
    __HAL_TIM_ENABLE(htim);
 8002596:	681a      	ldr	r2, [r3, #0]
 8002598:	f042 0201 	orr.w	r2, r2, #1
 800259c:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 800259e:	2000      	movs	r0, #0
 80025a0:	4770      	bx	lr
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80025a2:	689a      	ldr	r2, [r3, #8]
 80025a4:	f002 0207 	and.w	r2, r2, #7
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80025a8:	2a06      	cmp	r2, #6
 80025aa:	d007      	beq.n	80025bc <HAL_TIM_Base_Start_IT+0x5c>
      __HAL_TIM_ENABLE(htim);
 80025ac:	681a      	ldr	r2, [r3, #0]
 80025ae:	f042 0201 	orr.w	r2, r2, #1
 80025b2:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 80025b4:	2000      	movs	r0, #0
 80025b6:	4770      	bx	lr
    return HAL_ERROR;
 80025b8:	2001      	movs	r0, #1
 80025ba:	4770      	bx	lr
  return HAL_OK;
 80025bc:	2000      	movs	r0, #0
}
 80025be:	4770      	bx	lr
 80025c0:	40012c00 	.word	0x40012c00

080025c4 <HAL_TIM_PWM_MspInit>:
}
 80025c4:	4770      	bx	lr

080025c6 <HAL_TIM_OC_DelayElapsedCallback>:
}
 80025c6:	4770      	bx	lr

080025c8 <HAL_TIM_IC_CaptureCallback>:
}
 80025c8:	4770      	bx	lr

080025ca <HAL_TIM_PWM_PulseFinishedCallback>:
}
 80025ca:	4770      	bx	lr

080025cc <HAL_TIM_TriggerCallback>:
}
 80025cc:	4770      	bx	lr

080025ce <HAL_TIM_IRQHandler>:
{
 80025ce:	b570      	push	{r4, r5, r6, lr}
 80025d0:	4604      	mov	r4, r0
  uint32_t itsource = htim->Instance->DIER;
 80025d2:	6803      	ldr	r3, [r0, #0]
 80025d4:	68de      	ldr	r6, [r3, #12]
  uint32_t itflag   = htim->Instance->SR;
 80025d6:	691d      	ldr	r5, [r3, #16]
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80025d8:	f015 0f02 	tst.w	r5, #2
 80025dc:	d010      	beq.n	8002600 <HAL_TIM_IRQHandler+0x32>
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80025de:	f016 0f02 	tst.w	r6, #2
 80025e2:	d00d      	beq.n	8002600 <HAL_TIM_IRQHandler+0x32>
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80025e4:	f06f 0202 	mvn.w	r2, #2
 80025e8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80025ea:	2301      	movs	r3, #1
 80025ec:	7703      	strb	r3, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80025ee:	6803      	ldr	r3, [r0, #0]
 80025f0:	699b      	ldr	r3, [r3, #24]
 80025f2:	f013 0f03 	tst.w	r3, #3
 80025f6:	d05e      	beq.n	80026b6 <HAL_TIM_IRQHandler+0xe8>
          HAL_TIM_IC_CaptureCallback(htim);
 80025f8:	f7ff ffe6 	bl	80025c8 <HAL_TIM_IC_CaptureCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80025fc:	2300      	movs	r3, #0
 80025fe:	7723      	strb	r3, [r4, #28]
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8002600:	f015 0f04 	tst.w	r5, #4
 8002604:	d012      	beq.n	800262c <HAL_TIM_IRQHandler+0x5e>
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8002606:	f016 0f04 	tst.w	r6, #4
 800260a:	d00f      	beq.n	800262c <HAL_TIM_IRQHandler+0x5e>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800260c:	6823      	ldr	r3, [r4, #0]
 800260e:	f06f 0204 	mvn.w	r2, #4
 8002612:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002614:	2302      	movs	r3, #2
 8002616:	7723      	strb	r3, [r4, #28]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002618:	6823      	ldr	r3, [r4, #0]
 800261a:	699b      	ldr	r3, [r3, #24]
 800261c:	f413 7f40 	tst.w	r3, #768	@ 0x300
 8002620:	d04f      	beq.n	80026c2 <HAL_TIM_IRQHandler+0xf4>
        HAL_TIM_IC_CaptureCallback(htim);
 8002622:	4620      	mov	r0, r4
 8002624:	f7ff ffd0 	bl	80025c8 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002628:	2300      	movs	r3, #0
 800262a:	7723      	strb	r3, [r4, #28]
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800262c:	f015 0f08 	tst.w	r5, #8
 8002630:	d012      	beq.n	8002658 <HAL_TIM_IRQHandler+0x8a>
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8002632:	f016 0f08 	tst.w	r6, #8
 8002636:	d00f      	beq.n	8002658 <HAL_TIM_IRQHandler+0x8a>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8002638:	6823      	ldr	r3, [r4, #0]
 800263a:	f06f 0208 	mvn.w	r2, #8
 800263e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002640:	2304      	movs	r3, #4
 8002642:	7723      	strb	r3, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002644:	6823      	ldr	r3, [r4, #0]
 8002646:	69db      	ldr	r3, [r3, #28]
 8002648:	f013 0f03 	tst.w	r3, #3
 800264c:	d040      	beq.n	80026d0 <HAL_TIM_IRQHandler+0x102>
        HAL_TIM_IC_CaptureCallback(htim);
 800264e:	4620      	mov	r0, r4
 8002650:	f7ff ffba 	bl	80025c8 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002654:	2300      	movs	r3, #0
 8002656:	7723      	strb	r3, [r4, #28]
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8002658:	f015 0f10 	tst.w	r5, #16
 800265c:	d012      	beq.n	8002684 <HAL_TIM_IRQHandler+0xb6>
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800265e:	f016 0f10 	tst.w	r6, #16
 8002662:	d00f      	beq.n	8002684 <HAL_TIM_IRQHandler+0xb6>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8002664:	6823      	ldr	r3, [r4, #0]
 8002666:	f06f 0210 	mvn.w	r2, #16
 800266a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800266c:	2308      	movs	r3, #8
 800266e:	7723      	strb	r3, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002670:	6823      	ldr	r3, [r4, #0]
 8002672:	69db      	ldr	r3, [r3, #28]
 8002674:	f413 7f40 	tst.w	r3, #768	@ 0x300
 8002678:	d031      	beq.n	80026de <HAL_TIM_IRQHandler+0x110>
        HAL_TIM_IC_CaptureCallback(htim);
 800267a:	4620      	mov	r0, r4
 800267c:	f7ff ffa4 	bl	80025c8 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002680:	2300      	movs	r3, #0
 8002682:	7723      	strb	r3, [r4, #28]
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8002684:	f015 0f01 	tst.w	r5, #1
 8002688:	d002      	beq.n	8002690 <HAL_TIM_IRQHandler+0xc2>
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800268a:	f016 0f01 	tst.w	r6, #1
 800268e:	d12d      	bne.n	80026ec <HAL_TIM_IRQHandler+0x11e>
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8002690:	f015 0f80 	tst.w	r5, #128	@ 0x80
 8002694:	d002      	beq.n	800269c <HAL_TIM_IRQHandler+0xce>
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8002696:	f016 0f80 	tst.w	r6, #128	@ 0x80
 800269a:	d12f      	bne.n	80026fc <HAL_TIM_IRQHandler+0x12e>
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800269c:	f015 0f40 	tst.w	r5, #64	@ 0x40
 80026a0:	d002      	beq.n	80026a8 <HAL_TIM_IRQHandler+0xda>
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80026a2:	f016 0f40 	tst.w	r6, #64	@ 0x40
 80026a6:	d131      	bne.n	800270c <HAL_TIM_IRQHandler+0x13e>
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80026a8:	f015 0f20 	tst.w	r5, #32
 80026ac:	d002      	beq.n	80026b4 <HAL_TIM_IRQHandler+0xe6>
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80026ae:	f016 0f20 	tst.w	r6, #32
 80026b2:	d133      	bne.n	800271c <HAL_TIM_IRQHandler+0x14e>
}
 80026b4:	bd70      	pop	{r4, r5, r6, pc}
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80026b6:	f7ff ff86 	bl	80025c6 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80026ba:	4620      	mov	r0, r4
 80026bc:	f7ff ff85 	bl	80025ca <HAL_TIM_PWM_PulseFinishedCallback>
 80026c0:	e79c      	b.n	80025fc <HAL_TIM_IRQHandler+0x2e>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80026c2:	4620      	mov	r0, r4
 80026c4:	f7ff ff7f 	bl	80025c6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80026c8:	4620      	mov	r0, r4
 80026ca:	f7ff ff7e 	bl	80025ca <HAL_TIM_PWM_PulseFinishedCallback>
 80026ce:	e7ab      	b.n	8002628 <HAL_TIM_IRQHandler+0x5a>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80026d0:	4620      	mov	r0, r4
 80026d2:	f7ff ff78 	bl	80025c6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80026d6:	4620      	mov	r0, r4
 80026d8:	f7ff ff77 	bl	80025ca <HAL_TIM_PWM_PulseFinishedCallback>
 80026dc:	e7ba      	b.n	8002654 <HAL_TIM_IRQHandler+0x86>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80026de:	4620      	mov	r0, r4
 80026e0:	f7ff ff71 	bl	80025c6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80026e4:	4620      	mov	r0, r4
 80026e6:	f7ff ff70 	bl	80025ca <HAL_TIM_PWM_PulseFinishedCallback>
 80026ea:	e7c9      	b.n	8002680 <HAL_TIM_IRQHandler+0xb2>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80026ec:	6823      	ldr	r3, [r4, #0]
 80026ee:	f06f 0201 	mvn.w	r2, #1
 80026f2:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 80026f4:	4620      	mov	r0, r4
 80026f6:	f7fe f80b 	bl	8000710 <HAL_TIM_PeriodElapsedCallback>
 80026fa:	e7c9      	b.n	8002690 <HAL_TIM_IRQHandler+0xc2>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80026fc:	6823      	ldr	r3, [r4, #0]
 80026fe:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8002702:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8002704:	4620      	mov	r0, r4
 8002706:	f000 faed 	bl	8002ce4 <HAL_TIMEx_BreakCallback>
 800270a:	e7c7      	b.n	800269c <HAL_TIM_IRQHandler+0xce>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800270c:	6823      	ldr	r3, [r4, #0]
 800270e:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8002712:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 8002714:	4620      	mov	r0, r4
 8002716:	f7ff ff59 	bl	80025cc <HAL_TIM_TriggerCallback>
 800271a:	e7c5      	b.n	80026a8 <HAL_TIM_IRQHandler+0xda>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800271c:	6823      	ldr	r3, [r4, #0]
 800271e:	f06f 0220 	mvn.w	r2, #32
 8002722:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutCallback(htim);
 8002724:	4620      	mov	r0, r4
 8002726:	f000 fadc 	bl	8002ce2 <HAL_TIMEx_CommutCallback>
}
 800272a:	e7c3      	b.n	80026b4 <HAL_TIM_IRQHandler+0xe6>

0800272c <TIM_Base_SetConfig>:
  tmpcr1 = TIMx->CR1;
 800272c:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800272e:	4a1f      	ldr	r2, [pc, #124]	@ (80027ac <TIM_Base_SetConfig+0x80>)
 8002730:	4290      	cmp	r0, r2
 8002732:	d00a      	beq.n	800274a <TIM_Base_SetConfig+0x1e>
 8002734:	f1b0 4f80 	cmp.w	r0, #1073741824	@ 0x40000000
 8002738:	d007      	beq.n	800274a <TIM_Base_SetConfig+0x1e>
 800273a:	f5a2 3294 	sub.w	r2, r2, #75776	@ 0x12800
 800273e:	4290      	cmp	r0, r2
 8002740:	d003      	beq.n	800274a <TIM_Base_SetConfig+0x1e>
 8002742:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8002746:	4290      	cmp	r0, r2
 8002748:	d103      	bne.n	8002752 <TIM_Base_SetConfig+0x26>
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800274a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
    tmpcr1 |= Structure->CounterMode;
 800274e:	684a      	ldr	r2, [r1, #4]
 8002750:	4313      	orrs	r3, r2
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002752:	4a16      	ldr	r2, [pc, #88]	@ (80027ac <TIM_Base_SetConfig+0x80>)
 8002754:	4290      	cmp	r0, r2
 8002756:	d00a      	beq.n	800276e <TIM_Base_SetConfig+0x42>
 8002758:	f1b0 4f80 	cmp.w	r0, #1073741824	@ 0x40000000
 800275c:	d007      	beq.n	800276e <TIM_Base_SetConfig+0x42>
 800275e:	f5a2 3294 	sub.w	r2, r2, #75776	@ 0x12800
 8002762:	4290      	cmp	r0, r2
 8002764:	d003      	beq.n	800276e <TIM_Base_SetConfig+0x42>
 8002766:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800276a:	4290      	cmp	r0, r2
 800276c:	d103      	bne.n	8002776 <TIM_Base_SetConfig+0x4a>
    tmpcr1 &= ~TIM_CR1_CKD;
 800276e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002772:	68ca      	ldr	r2, [r1, #12]
 8002774:	4313      	orrs	r3, r2
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002776:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800277a:	694a      	ldr	r2, [r1, #20]
 800277c:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 800277e:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002780:	688b      	ldr	r3, [r1, #8]
 8002782:	62c3      	str	r3, [r0, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 8002784:	680b      	ldr	r3, [r1, #0]
 8002786:	6283      	str	r3, [r0, #40]	@ 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002788:	4b08      	ldr	r3, [pc, #32]	@ (80027ac <TIM_Base_SetConfig+0x80>)
 800278a:	4298      	cmp	r0, r3
 800278c:	d00a      	beq.n	80027a4 <TIM_Base_SetConfig+0x78>
  TIMx->EGR = TIM_EGR_UG;
 800278e:	2301      	movs	r3, #1
 8002790:	6143      	str	r3, [r0, #20]
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8002792:	6903      	ldr	r3, [r0, #16]
 8002794:	f013 0f01 	tst.w	r3, #1
 8002798:	d003      	beq.n	80027a2 <TIM_Base_SetConfig+0x76>
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800279a:	6903      	ldr	r3, [r0, #16]
 800279c:	f023 0301 	bic.w	r3, r3, #1
 80027a0:	6103      	str	r3, [r0, #16]
}
 80027a2:	4770      	bx	lr
    TIMx->RCR = Structure->RepetitionCounter;
 80027a4:	690b      	ldr	r3, [r1, #16]
 80027a6:	6303      	str	r3, [r0, #48]	@ 0x30
 80027a8:	e7f1      	b.n	800278e <TIM_Base_SetConfig+0x62>
 80027aa:	bf00      	nop
 80027ac:	40012c00 	.word	0x40012c00

080027b0 <HAL_TIM_Base_Init>:
  if (htim == NULL)
 80027b0:	b340      	cbz	r0, 8002804 <HAL_TIM_Base_Init+0x54>
{
 80027b2:	b510      	push	{r4, lr}
 80027b4:	4604      	mov	r4, r0
  if (htim->State == HAL_TIM_STATE_RESET)
 80027b6:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 80027ba:	b1f3      	cbz	r3, 80027fa <HAL_TIM_Base_Init+0x4a>
  htim->State = HAL_TIM_STATE_BUSY;
 80027bc:	2302      	movs	r3, #2
 80027be:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80027c2:	4621      	mov	r1, r4
 80027c4:	f851 0b04 	ldr.w	r0, [r1], #4
 80027c8:	f7ff ffb0 	bl	800272c <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80027cc:	2301      	movs	r3, #1
 80027ce:	f884 3046 	strb.w	r3, [r4, #70]	@ 0x46
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80027d2:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
 80027d6:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
 80027da:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
 80027de:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80027e2:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80027e6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80027ea:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 80027ee:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
  htim->State = HAL_TIM_STATE_READY;
 80027f2:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  return HAL_OK;
 80027f6:	2000      	movs	r0, #0
}
 80027f8:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 80027fa:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
    HAL_TIM_Base_MspInit(htim);
 80027fe:	f7ff f9a1 	bl	8001b44 <HAL_TIM_Base_MspInit>
 8002802:	e7db      	b.n	80027bc <HAL_TIM_Base_Init+0xc>
    return HAL_ERROR;
 8002804:	2001      	movs	r0, #1
}
 8002806:	4770      	bx	lr

08002808 <HAL_TIM_PWM_Init>:
  if (htim == NULL)
 8002808:	b340      	cbz	r0, 800285c <HAL_TIM_PWM_Init+0x54>
{
 800280a:	b510      	push	{r4, lr}
 800280c:	4604      	mov	r4, r0
  if (htim->State == HAL_TIM_STATE_RESET)
 800280e:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 8002812:	b1f3      	cbz	r3, 8002852 <HAL_TIM_PWM_Init+0x4a>
  htim->State = HAL_TIM_STATE_BUSY;
 8002814:	2302      	movs	r3, #2
 8002816:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800281a:	4621      	mov	r1, r4
 800281c:	f851 0b04 	ldr.w	r0, [r1], #4
 8002820:	f7ff ff84 	bl	800272c <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002824:	2301      	movs	r3, #1
 8002826:	f884 3046 	strb.w	r3, [r4, #70]	@ 0x46
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800282a:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
 800282e:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
 8002832:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
 8002836:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800283a:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800283e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8002842:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 8002846:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
  htim->State = HAL_TIM_STATE_READY;
 800284a:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  return HAL_OK;
 800284e:	2000      	movs	r0, #0
}
 8002850:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 8002852:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
    HAL_TIM_PWM_MspInit(htim);
 8002856:	f7ff feb5 	bl	80025c4 <HAL_TIM_PWM_MspInit>
 800285a:	e7db      	b.n	8002814 <HAL_TIM_PWM_Init+0xc>
    return HAL_ERROR;
 800285c:	2001      	movs	r0, #1
}
 800285e:	4770      	bx	lr

08002860 <TIM_OC2_SetConfig>:
{
 8002860:	b430      	push	{r4, r5}
  tmpccer = TIMx->CCER;
 8002862:	6a03      	ldr	r3, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002864:	6a02      	ldr	r2, [r0, #32]
 8002866:	f022 0210 	bic.w	r2, r2, #16
 800286a:	6202      	str	r2, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 800286c:	6844      	ldr	r4, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 800286e:	6982      	ldr	r2, [r0, #24]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8002870:	f422 42e6 	bic.w	r2, r2, #29440	@ 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002874:	680d      	ldr	r5, [r1, #0]
 8002876:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
  tmpccer &= ~TIM_CCER_CC2P;
 800287a:	f023 0320 	bic.w	r3, r3, #32
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800287e:	688d      	ldr	r5, [r1, #8]
 8002880:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8002884:	4d0c      	ldr	r5, [pc, #48]	@ (80028b8 <TIM_OC2_SetConfig+0x58>)
 8002886:	42a8      	cmp	r0, r5
 8002888:	d006      	beq.n	8002898 <TIM_OC2_SetConfig+0x38>
  TIMx->CR2 = tmpcr2;
 800288a:	6044      	str	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 800288c:	6182      	str	r2, [r0, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 800288e:	684a      	ldr	r2, [r1, #4]
 8002890:	6382      	str	r2, [r0, #56]	@ 0x38
  TIMx->CCER = tmpccer;
 8002892:	6203      	str	r3, [r0, #32]
}
 8002894:	bc30      	pop	{r4, r5}
 8002896:	4770      	bx	lr
    tmpccer &= ~TIM_CCER_CC2NP;
 8002898:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800289c:	68cd      	ldr	r5, [r1, #12]
 800289e:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
    tmpccer &= ~TIM_CCER_CC2NE;
 80028a2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80028a6:	f424 6440 	bic.w	r4, r4, #3072	@ 0xc00
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80028aa:	694d      	ldr	r5, [r1, #20]
 80028ac:	ea44 0485 	orr.w	r4, r4, r5, lsl #2
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80028b0:	698d      	ldr	r5, [r1, #24]
 80028b2:	ea44 0485 	orr.w	r4, r4, r5, lsl #2
 80028b6:	e7e8      	b.n	800288a <TIM_OC2_SetConfig+0x2a>
 80028b8:	40012c00 	.word	0x40012c00

080028bc <HAL_TIM_PWM_ConfigChannel>:
{
 80028bc:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(htim);
 80028be:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
 80028c2:	2b01      	cmp	r3, #1
 80028c4:	d066      	beq.n	8002994 <HAL_TIM_PWM_ConfigChannel+0xd8>
 80028c6:	4604      	mov	r4, r0
 80028c8:	460d      	mov	r5, r1
 80028ca:	2301      	movs	r3, #1
 80028cc:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
  switch (Channel)
 80028d0:	2a0c      	cmp	r2, #12
 80028d2:	d85a      	bhi.n	800298a <HAL_TIM_PWM_ConfigChannel+0xce>
 80028d4:	e8df f002 	tbb	[pc, r2]
 80028d8:	59595907 	.word	0x59595907
 80028dc:	5959591b 	.word	0x5959591b
 80028e0:	59595930 	.word	0x59595930
 80028e4:	44          	.byte	0x44
 80028e5:	00          	.byte	0x00
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80028e6:	6800      	ldr	r0, [r0, #0]
 80028e8:	f7ff fd90 	bl	800240c <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80028ec:	6822      	ldr	r2, [r4, #0]
 80028ee:	6993      	ldr	r3, [r2, #24]
 80028f0:	f043 0308 	orr.w	r3, r3, #8
 80028f4:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80028f6:	6822      	ldr	r2, [r4, #0]
 80028f8:	6993      	ldr	r3, [r2, #24]
 80028fa:	f023 0304 	bic.w	r3, r3, #4
 80028fe:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8002900:	6822      	ldr	r2, [r4, #0]
 8002902:	6993      	ldr	r3, [r2, #24]
 8002904:	6929      	ldr	r1, [r5, #16]
 8002906:	430b      	orrs	r3, r1
 8002908:	6193      	str	r3, [r2, #24]
  HAL_StatusTypeDef status = HAL_OK;
 800290a:	2000      	movs	r0, #0
      break;
 800290c:	e03e      	b.n	800298c <HAL_TIM_PWM_ConfigChannel+0xd0>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800290e:	6800      	ldr	r0, [r0, #0]
 8002910:	f7ff ffa6 	bl	8002860 <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8002914:	6822      	ldr	r2, [r4, #0]
 8002916:	6993      	ldr	r3, [r2, #24]
 8002918:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800291c:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800291e:	6822      	ldr	r2, [r4, #0]
 8002920:	6993      	ldr	r3, [r2, #24]
 8002922:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8002926:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8002928:	6822      	ldr	r2, [r4, #0]
 800292a:	6993      	ldr	r3, [r2, #24]
 800292c:	6929      	ldr	r1, [r5, #16]
 800292e:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8002932:	6193      	str	r3, [r2, #24]
  HAL_StatusTypeDef status = HAL_OK;
 8002934:	2000      	movs	r0, #0
      break;
 8002936:	e029      	b.n	800298c <HAL_TIM_PWM_ConfigChannel+0xd0>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8002938:	6800      	ldr	r0, [r0, #0]
 800293a:	f7ff fd91 	bl	8002460 <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800293e:	6822      	ldr	r2, [r4, #0]
 8002940:	69d3      	ldr	r3, [r2, #28]
 8002942:	f043 0308 	orr.w	r3, r3, #8
 8002946:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8002948:	6822      	ldr	r2, [r4, #0]
 800294a:	69d3      	ldr	r3, [r2, #28]
 800294c:	f023 0304 	bic.w	r3, r3, #4
 8002950:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8002952:	6822      	ldr	r2, [r4, #0]
 8002954:	69d3      	ldr	r3, [r2, #28]
 8002956:	6929      	ldr	r1, [r5, #16]
 8002958:	430b      	orrs	r3, r1
 800295a:	61d3      	str	r3, [r2, #28]
  HAL_StatusTypeDef status = HAL_OK;
 800295c:	2000      	movs	r0, #0
      break;
 800295e:	e015      	b.n	800298c <HAL_TIM_PWM_ConfigChannel+0xd0>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8002960:	6800      	ldr	r0, [r0, #0]
 8002962:	f7ff fdab 	bl	80024bc <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8002966:	6822      	ldr	r2, [r4, #0]
 8002968:	69d3      	ldr	r3, [r2, #28]
 800296a:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800296e:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8002970:	6822      	ldr	r2, [r4, #0]
 8002972:	69d3      	ldr	r3, [r2, #28]
 8002974:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8002978:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800297a:	6822      	ldr	r2, [r4, #0]
 800297c:	69d3      	ldr	r3, [r2, #28]
 800297e:	6929      	ldr	r1, [r5, #16]
 8002980:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8002984:	61d3      	str	r3, [r2, #28]
  HAL_StatusTypeDef status = HAL_OK;
 8002986:	2000      	movs	r0, #0
      break;
 8002988:	e000      	b.n	800298c <HAL_TIM_PWM_ConfigChannel+0xd0>
  switch (Channel)
 800298a:	2001      	movs	r0, #1
  __HAL_UNLOCK(htim);
 800298c:	2300      	movs	r3, #0
 800298e:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
}
 8002992:	bd38      	pop	{r3, r4, r5, pc}
  __HAL_LOCK(htim);
 8002994:	2002      	movs	r0, #2
 8002996:	e7fc      	b.n	8002992 <HAL_TIM_PWM_ConfigChannel+0xd6>

08002998 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002998:	b410      	push	{r4}
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800299a:	6884      	ldr	r4, [r0, #8]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800299c:	f424 4c7f 	bic.w	ip, r4, #65280	@ 0xff00

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80029a0:	ea42 2203 	orr.w	r2, r2, r3, lsl #8
 80029a4:	430a      	orrs	r2, r1
 80029a6:	ea42 020c 	orr.w	r2, r2, ip

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80029aa:	6082      	str	r2, [r0, #8]
}
 80029ac:	bc10      	pop	{r4}
 80029ae:	4770      	bx	lr

080029b0 <HAL_TIM_ConfigClockSource>:
  __HAL_LOCK(htim);
 80029b0:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
 80029b4:	2b01      	cmp	r3, #1
 80029b6:	d078      	beq.n	8002aaa <HAL_TIM_ConfigClockSource+0xfa>
{
 80029b8:	b510      	push	{r4, lr}
 80029ba:	4604      	mov	r4, r0
  __HAL_LOCK(htim);
 80029bc:	2301      	movs	r3, #1
 80029be:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
  htim->State = HAL_TIM_STATE_BUSY;
 80029c2:	2302      	movs	r3, #2
 80029c4:	f880 303d 	strb.w	r3, [r0, #61]	@ 0x3d
  tmpsmcr = htim->Instance->SMCR;
 80029c8:	6802      	ldr	r2, [r0, #0]
 80029ca:	6893      	ldr	r3, [r2, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80029cc:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80029d0:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
  htim->Instance->SMCR = tmpsmcr;
 80029d4:	6093      	str	r3, [r2, #8]
  switch (sClockSourceConfig->ClockSource)
 80029d6:	680b      	ldr	r3, [r1, #0]
 80029d8:	2b60      	cmp	r3, #96	@ 0x60
 80029da:	d04c      	beq.n	8002a76 <HAL_TIM_ConfigClockSource+0xc6>
 80029dc:	d823      	bhi.n	8002a26 <HAL_TIM_ConfigClockSource+0x76>
 80029de:	2b40      	cmp	r3, #64	@ 0x40
 80029e0:	d054      	beq.n	8002a8c <HAL_TIM_ConfigClockSource+0xdc>
 80029e2:	d811      	bhi.n	8002a08 <HAL_TIM_ConfigClockSource+0x58>
 80029e4:	2b20      	cmp	r3, #32
 80029e6:	d003      	beq.n	80029f0 <HAL_TIM_ConfigClockSource+0x40>
 80029e8:	d80a      	bhi.n	8002a00 <HAL_TIM_ConfigClockSource+0x50>
 80029ea:	b10b      	cbz	r3, 80029f0 <HAL_TIM_ConfigClockSource+0x40>
 80029ec:	2b10      	cmp	r3, #16
 80029ee:	d105      	bne.n	80029fc <HAL_TIM_ConfigClockSource+0x4c>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80029f0:	4619      	mov	r1, r3
 80029f2:	6820      	ldr	r0, [r4, #0]
 80029f4:	f7ff fdab 	bl	800254e <TIM_ITRx_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 80029f8:	2000      	movs	r0, #0
      break;
 80029fa:	e028      	b.n	8002a4e <HAL_TIM_ConfigClockSource+0x9e>
      status = HAL_ERROR;
 80029fc:	2001      	movs	r0, #1
 80029fe:	e026      	b.n	8002a4e <HAL_TIM_ConfigClockSource+0x9e>
  switch (sClockSourceConfig->ClockSource)
 8002a00:	2b30      	cmp	r3, #48	@ 0x30
 8002a02:	d0f5      	beq.n	80029f0 <HAL_TIM_ConfigClockSource+0x40>
      status = HAL_ERROR;
 8002a04:	2001      	movs	r0, #1
 8002a06:	e022      	b.n	8002a4e <HAL_TIM_ConfigClockSource+0x9e>
  switch (sClockSourceConfig->ClockSource)
 8002a08:	2b50      	cmp	r3, #80	@ 0x50
 8002a0a:	d10a      	bne.n	8002a22 <HAL_TIM_ConfigClockSource+0x72>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002a0c:	68ca      	ldr	r2, [r1, #12]
 8002a0e:	6849      	ldr	r1, [r1, #4]
 8002a10:	6800      	ldr	r0, [r0, #0]
 8002a12:	f7ff fd77 	bl	8002504 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002a16:	2150      	movs	r1, #80	@ 0x50
 8002a18:	6820      	ldr	r0, [r4, #0]
 8002a1a:	f7ff fd98 	bl	800254e <TIM_ITRx_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 8002a1e:	2000      	movs	r0, #0
      break;
 8002a20:	e015      	b.n	8002a4e <HAL_TIM_ConfigClockSource+0x9e>
      status = HAL_ERROR;
 8002a22:	2001      	movs	r0, #1
 8002a24:	e013      	b.n	8002a4e <HAL_TIM_ConfigClockSource+0x9e>
  switch (sClockSourceConfig->ClockSource)
 8002a26:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002a2a:	d03a      	beq.n	8002aa2 <HAL_TIM_ConfigClockSource+0xf2>
 8002a2c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002a30:	d014      	beq.n	8002a5c <HAL_TIM_ConfigClockSource+0xac>
 8002a32:	2b70      	cmp	r3, #112	@ 0x70
 8002a34:	d137      	bne.n	8002aa6 <HAL_TIM_ConfigClockSource+0xf6>
      TIM_ETR_SetConfig(htim->Instance,
 8002a36:	68cb      	ldr	r3, [r1, #12]
 8002a38:	684a      	ldr	r2, [r1, #4]
 8002a3a:	6889      	ldr	r1, [r1, #8]
 8002a3c:	6800      	ldr	r0, [r0, #0]
 8002a3e:	f7ff ffab 	bl	8002998 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8002a42:	6822      	ldr	r2, [r4, #0]
 8002a44:	6893      	ldr	r3, [r2, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002a46:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
      htim->Instance->SMCR = tmpsmcr;
 8002a4a:	6093      	str	r3, [r2, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8002a4c:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8002a4e:	2301      	movs	r3, #1
 8002a50:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  __HAL_UNLOCK(htim);
 8002a54:	2300      	movs	r3, #0
 8002a56:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
}
 8002a5a:	bd10      	pop	{r4, pc}
      TIM_ETR_SetConfig(htim->Instance,
 8002a5c:	68cb      	ldr	r3, [r1, #12]
 8002a5e:	684a      	ldr	r2, [r1, #4]
 8002a60:	6889      	ldr	r1, [r1, #8]
 8002a62:	6800      	ldr	r0, [r0, #0]
 8002a64:	f7ff ff98 	bl	8002998 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002a68:	6822      	ldr	r2, [r4, #0]
 8002a6a:	6893      	ldr	r3, [r2, #8]
 8002a6c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002a70:	6093      	str	r3, [r2, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8002a72:	2000      	movs	r0, #0
      break;
 8002a74:	e7eb      	b.n	8002a4e <HAL_TIM_ConfigClockSource+0x9e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8002a76:	68ca      	ldr	r2, [r1, #12]
 8002a78:	6849      	ldr	r1, [r1, #4]
 8002a7a:	6800      	ldr	r0, [r0, #0]
 8002a7c:	f7ff fd54 	bl	8002528 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002a80:	2160      	movs	r1, #96	@ 0x60
 8002a82:	6820      	ldr	r0, [r4, #0]
 8002a84:	f7ff fd63 	bl	800254e <TIM_ITRx_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 8002a88:	2000      	movs	r0, #0
      break;
 8002a8a:	e7e0      	b.n	8002a4e <HAL_TIM_ConfigClockSource+0x9e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002a8c:	68ca      	ldr	r2, [r1, #12]
 8002a8e:	6849      	ldr	r1, [r1, #4]
 8002a90:	6800      	ldr	r0, [r0, #0]
 8002a92:	f7ff fd37 	bl	8002504 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002a96:	2140      	movs	r1, #64	@ 0x40
 8002a98:	6820      	ldr	r0, [r4, #0]
 8002a9a:	f7ff fd58 	bl	800254e <TIM_ITRx_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 8002a9e:	2000      	movs	r0, #0
      break;
 8002aa0:	e7d5      	b.n	8002a4e <HAL_TIM_ConfigClockSource+0x9e>
  switch (sClockSourceConfig->ClockSource)
 8002aa2:	2000      	movs	r0, #0
 8002aa4:	e7d3      	b.n	8002a4e <HAL_TIM_ConfigClockSource+0x9e>
      status = HAL_ERROR;
 8002aa6:	2001      	movs	r0, #1
 8002aa8:	e7d1      	b.n	8002a4e <HAL_TIM_ConfigClockSource+0x9e>
  __HAL_LOCK(htim);
 8002aaa:	2002      	movs	r0, #2
}
 8002aac:	4770      	bx	lr

08002aae <TIM_CCxChannelCmd>:

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8002aae:	f001 011f 	and.w	r1, r1, #31
 8002ab2:	f04f 0c01 	mov.w	ip, #1
 8002ab6:	fa0c fc01 	lsl.w	ip, ip, r1

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8002aba:	6a03      	ldr	r3, [r0, #32]
 8002abc:	ea23 030c 	bic.w	r3, r3, ip
 8002ac0:	6203      	str	r3, [r0, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8002ac2:	6a03      	ldr	r3, [r0, #32]
 8002ac4:	408a      	lsls	r2, r1
 8002ac6:	4313      	orrs	r3, r2
 8002ac8:	6203      	str	r3, [r0, #32]
}
 8002aca:	4770      	bx	lr

08002acc <HAL_TIM_PWM_Start>:
{
 8002acc:	b510      	push	{r4, lr}
 8002ace:	4604      	mov	r4, r0
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8002ad0:	4608      	mov	r0, r1
 8002ad2:	bb49      	cbnz	r1, 8002b28 <HAL_TIM_PWM_Start+0x5c>
 8002ad4:	f894 303e 	ldrb.w	r3, [r4, #62]	@ 0x3e
 8002ad8:	3b01      	subs	r3, #1
 8002ada:	bf18      	it	ne
 8002adc:	2301      	movne	r3, #1
 8002ade:	2b00      	cmp	r3, #0
 8002ae0:	d158      	bne.n	8002b94 <HAL_TIM_PWM_Start+0xc8>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8002ae2:	2800      	cmp	r0, #0
 8002ae4:	d136      	bne.n	8002b54 <HAL_TIM_PWM_Start+0x88>
 8002ae6:	2302      	movs	r3, #2
 8002ae8:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8002aec:	2201      	movs	r2, #1
 8002aee:	4601      	mov	r1, r0
 8002af0:	6820      	ldr	r0, [r4, #0]
 8002af2:	f7ff ffdc 	bl	8002aae <TIM_CCxChannelCmd>
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8002af6:	6823      	ldr	r3, [r4, #0]
 8002af8:	4a28      	ldr	r2, [pc, #160]	@ (8002b9c <HAL_TIM_PWM_Start+0xd0>)
 8002afa:	4293      	cmp	r3, r2
 8002afc:	d03a      	beq.n	8002b74 <HAL_TIM_PWM_Start+0xa8>
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002afe:	6823      	ldr	r3, [r4, #0]
 8002b00:	4a26      	ldr	r2, [pc, #152]	@ (8002b9c <HAL_TIM_PWM_Start+0xd0>)
 8002b02:	4293      	cmp	r3, r2
 8002b04:	d03b      	beq.n	8002b7e <HAL_TIM_PWM_Start+0xb2>
 8002b06:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002b0a:	d038      	beq.n	8002b7e <HAL_TIM_PWM_Start+0xb2>
 8002b0c:	f5a2 3294 	sub.w	r2, r2, #75776	@ 0x12800
 8002b10:	4293      	cmp	r3, r2
 8002b12:	d034      	beq.n	8002b7e <HAL_TIM_PWM_Start+0xb2>
 8002b14:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8002b18:	4293      	cmp	r3, r2
 8002b1a:	d030      	beq.n	8002b7e <HAL_TIM_PWM_Start+0xb2>
    __HAL_TIM_ENABLE(htim);
 8002b1c:	681a      	ldr	r2, [r3, #0]
 8002b1e:	f042 0201 	orr.w	r2, r2, #1
 8002b22:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8002b24:	2000      	movs	r0, #0
 8002b26:	e036      	b.n	8002b96 <HAL_TIM_PWM_Start+0xca>
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8002b28:	2904      	cmp	r1, #4
 8002b2a:	d007      	beq.n	8002b3c <HAL_TIM_PWM_Start+0x70>
 8002b2c:	2908      	cmp	r1, #8
 8002b2e:	d00b      	beq.n	8002b48 <HAL_TIM_PWM_Start+0x7c>
 8002b30:	f894 3041 	ldrb.w	r3, [r4, #65]	@ 0x41
 8002b34:	3b01      	subs	r3, #1
 8002b36:	bf18      	it	ne
 8002b38:	2301      	movne	r3, #1
 8002b3a:	e7d0      	b.n	8002ade <HAL_TIM_PWM_Start+0x12>
 8002b3c:	f894 303f 	ldrb.w	r3, [r4, #63]	@ 0x3f
 8002b40:	3b01      	subs	r3, #1
 8002b42:	bf18      	it	ne
 8002b44:	2301      	movne	r3, #1
 8002b46:	e7ca      	b.n	8002ade <HAL_TIM_PWM_Start+0x12>
 8002b48:	f894 3040 	ldrb.w	r3, [r4, #64]	@ 0x40
 8002b4c:	3b01      	subs	r3, #1
 8002b4e:	bf18      	it	ne
 8002b50:	2301      	movne	r3, #1
 8002b52:	e7c4      	b.n	8002ade <HAL_TIM_PWM_Start+0x12>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8002b54:	2804      	cmp	r0, #4
 8002b56:	d005      	beq.n	8002b64 <HAL_TIM_PWM_Start+0x98>
 8002b58:	2808      	cmp	r0, #8
 8002b5a:	d007      	beq.n	8002b6c <HAL_TIM_PWM_Start+0xa0>
 8002b5c:	2302      	movs	r3, #2
 8002b5e:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
 8002b62:	e7c3      	b.n	8002aec <HAL_TIM_PWM_Start+0x20>
 8002b64:	2302      	movs	r3, #2
 8002b66:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
 8002b6a:	e7bf      	b.n	8002aec <HAL_TIM_PWM_Start+0x20>
 8002b6c:	2302      	movs	r3, #2
 8002b6e:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
 8002b72:	e7bb      	b.n	8002aec <HAL_TIM_PWM_Start+0x20>
    __HAL_TIM_MOE_ENABLE(htim);
 8002b74:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002b76:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002b7a:	645a      	str	r2, [r3, #68]	@ 0x44
 8002b7c:	e7bf      	b.n	8002afe <HAL_TIM_PWM_Start+0x32>
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002b7e:	689a      	ldr	r2, [r3, #8]
 8002b80:	f002 0207 	and.w	r2, r2, #7
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002b84:	2a06      	cmp	r2, #6
 8002b86:	d007      	beq.n	8002b98 <HAL_TIM_PWM_Start+0xcc>
      __HAL_TIM_ENABLE(htim);
 8002b88:	681a      	ldr	r2, [r3, #0]
 8002b8a:	f042 0201 	orr.w	r2, r2, #1
 8002b8e:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8002b90:	2000      	movs	r0, #0
 8002b92:	e000      	b.n	8002b96 <HAL_TIM_PWM_Start+0xca>
    return HAL_ERROR;
 8002b94:	2001      	movs	r0, #1
}
 8002b96:	bd10      	pop	{r4, pc}
  return HAL_OK;
 8002b98:	2000      	movs	r0, #0
 8002b9a:	e7fc      	b.n	8002b96 <HAL_TIM_PWM_Start+0xca>
 8002b9c:	40012c00 	.word	0x40012c00

08002ba0 <HAL_TIM_PWM_Stop>:
{
 8002ba0:	b538      	push	{r3, r4, r5, lr}
 8002ba2:	4604      	mov	r4, r0
 8002ba4:	460d      	mov	r5, r1
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8002ba6:	2200      	movs	r2, #0
 8002ba8:	6800      	ldr	r0, [r0, #0]
 8002baa:	f7ff ff80 	bl	8002aae <TIM_CCxChannelCmd>
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8002bae:	6823      	ldr	r3, [r4, #0]
 8002bb0:	4a1b      	ldr	r2, [pc, #108]	@ (8002c20 <HAL_TIM_PWM_Stop+0x80>)
 8002bb2:	4293      	cmp	r3, r2
 8002bb4:	d014      	beq.n	8002be0 <HAL_TIM_PWM_Stop+0x40>
  __HAL_TIM_DISABLE(htim);
 8002bb6:	6823      	ldr	r3, [r4, #0]
 8002bb8:	6a19      	ldr	r1, [r3, #32]
 8002bba:	f241 1211 	movw	r2, #4369	@ 0x1111
 8002bbe:	4211      	tst	r1, r2
 8002bc0:	d108      	bne.n	8002bd4 <HAL_TIM_PWM_Stop+0x34>
 8002bc2:	6a19      	ldr	r1, [r3, #32]
 8002bc4:	f240 4244 	movw	r2, #1092	@ 0x444
 8002bc8:	4211      	tst	r1, r2
 8002bca:	d103      	bne.n	8002bd4 <HAL_TIM_PWM_Stop+0x34>
 8002bcc:	681a      	ldr	r2, [r3, #0]
 8002bce:	f022 0201 	bic.w	r2, r2, #1
 8002bd2:	601a      	str	r2, [r3, #0]
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8002bd4:	b99d      	cbnz	r5, 8002bfe <HAL_TIM_PWM_Stop+0x5e>
 8002bd6:	2301      	movs	r3, #1
 8002bd8:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
}
 8002bdc:	2000      	movs	r0, #0
 8002bde:	bd38      	pop	{r3, r4, r5, pc}
    __HAL_TIM_MOE_DISABLE(htim);
 8002be0:	6a19      	ldr	r1, [r3, #32]
 8002be2:	f241 1211 	movw	r2, #4369	@ 0x1111
 8002be6:	4211      	tst	r1, r2
 8002be8:	d1e5      	bne.n	8002bb6 <HAL_TIM_PWM_Stop+0x16>
 8002bea:	6a19      	ldr	r1, [r3, #32]
 8002bec:	f240 4244 	movw	r2, #1092	@ 0x444
 8002bf0:	4211      	tst	r1, r2
 8002bf2:	d1e0      	bne.n	8002bb6 <HAL_TIM_PWM_Stop+0x16>
 8002bf4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002bf6:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002bfa:	645a      	str	r2, [r3, #68]	@ 0x44
 8002bfc:	e7db      	b.n	8002bb6 <HAL_TIM_PWM_Stop+0x16>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8002bfe:	2d04      	cmp	r5, #4
 8002c00:	d005      	beq.n	8002c0e <HAL_TIM_PWM_Stop+0x6e>
 8002c02:	2d08      	cmp	r5, #8
 8002c04:	d007      	beq.n	8002c16 <HAL_TIM_PWM_Stop+0x76>
 8002c06:	2301      	movs	r3, #1
 8002c08:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
 8002c0c:	e7e6      	b.n	8002bdc <HAL_TIM_PWM_Stop+0x3c>
 8002c0e:	2301      	movs	r3, #1
 8002c10:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
 8002c14:	e7e2      	b.n	8002bdc <HAL_TIM_PWM_Stop+0x3c>
 8002c16:	2301      	movs	r3, #1
 8002c18:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
 8002c1c:	e7de      	b.n	8002bdc <HAL_TIM_PWM_Stop+0x3c>
 8002c1e:	bf00      	nop
 8002c20:	40012c00 	.word	0x40012c00

08002c24 <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002c24:	f890 203c 	ldrb.w	r2, [r0, #60]	@ 0x3c
 8002c28:	2a01      	cmp	r2, #1
 8002c2a:	d02c      	beq.n	8002c86 <HAL_TIMEx_MasterConfigSynchronization+0x62>
{
 8002c2c:	b410      	push	{r4}
 8002c2e:	4603      	mov	r3, r0
  __HAL_LOCK(htim);
 8002c30:	2201      	movs	r2, #1
 8002c32:	f880 203c 	strb.w	r2, [r0, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002c36:	2202      	movs	r2, #2
 8002c38:	f880 203d 	strb.w	r2, [r0, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002c3c:	6802      	ldr	r2, [r0, #0]
 8002c3e:	6850      	ldr	r0, [r2, #4]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002c40:	6894      	ldr	r4, [r2, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002c42:	f020 0c70 	bic.w	ip, r0, #112	@ 0x70
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002c46:	6808      	ldr	r0, [r1, #0]
 8002c48:	ea40 000c 	orr.w	r0, r0, ip

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002c4c:	6050      	str	r0, [r2, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002c4e:	681a      	ldr	r2, [r3, #0]
 8002c50:	480e      	ldr	r0, [pc, #56]	@ (8002c8c <HAL_TIMEx_MasterConfigSynchronization+0x68>)
 8002c52:	4282      	cmp	r2, r0
 8002c54:	d00a      	beq.n	8002c6c <HAL_TIMEx_MasterConfigSynchronization+0x48>
 8002c56:	f1b2 4f80 	cmp.w	r2, #1073741824	@ 0x40000000
 8002c5a:	d007      	beq.n	8002c6c <HAL_TIMEx_MasterConfigSynchronization+0x48>
 8002c5c:	f5a0 3094 	sub.w	r0, r0, #75776	@ 0x12800
 8002c60:	4282      	cmp	r2, r0
 8002c62:	d003      	beq.n	8002c6c <HAL_TIMEx_MasterConfigSynchronization+0x48>
 8002c64:	f500 6080 	add.w	r0, r0, #1024	@ 0x400
 8002c68:	4282      	cmp	r2, r0
 8002c6a:	d104      	bne.n	8002c76 <HAL_TIMEx_MasterConfigSynchronization+0x52>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002c6c:	f024 0480 	bic.w	r4, r4, #128	@ 0x80
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002c70:	6849      	ldr	r1, [r1, #4]
 8002c72:	4321      	orrs	r1, r4

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002c74:	6091      	str	r1, [r2, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002c76:	2201      	movs	r2, #1
 8002c78:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8002c7c:	2000      	movs	r0, #0
 8002c7e:	f883 003c 	strb.w	r0, [r3, #60]	@ 0x3c

  return HAL_OK;
}
 8002c82:	bc10      	pop	{r4}
 8002c84:	4770      	bx	lr
  __HAL_LOCK(htim);
 8002c86:	2002      	movs	r0, #2
}
 8002c88:	4770      	bx	lr
 8002c8a:	bf00      	nop
 8002c8c:	40012c00 	.word	0x40012c00

08002c90 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8002c90:	4602      	mov	r2, r0
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8002c92:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
 8002c96:	2b01      	cmp	r3, #1
 8002c98:	d021      	beq.n	8002cde <HAL_TIMEx_ConfigBreakDeadTime+0x4e>
 8002c9a:	2301      	movs	r3, #1
 8002c9c:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8002ca0:	68cb      	ldr	r3, [r1, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8002ca2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002ca6:	6888      	ldr	r0, [r1, #8]
 8002ca8:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8002caa:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8002cae:	6848      	ldr	r0, [r1, #4]
 8002cb0:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8002cb2:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8002cb6:	6808      	ldr	r0, [r1, #0]
 8002cb8:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8002cba:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8002cbe:	6908      	ldr	r0, [r1, #16]
 8002cc0:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8002cc2:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8002cc6:	6948      	ldr	r0, [r1, #20]
 8002cc8:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8002cca:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8002cce:	69c9      	ldr	r1, [r1, #28]
 8002cd0:	430b      	orrs	r3, r1


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8002cd2:	6811      	ldr	r1, [r2, #0]
 8002cd4:	644b      	str	r3, [r1, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8002cd6:	2000      	movs	r0, #0
 8002cd8:	f882 003c 	strb.w	r0, [r2, #60]	@ 0x3c

  return HAL_OK;
 8002cdc:	4770      	bx	lr
  __HAL_LOCK(htim);
 8002cde:	2002      	movs	r0, #2
}
 8002ce0:	4770      	bx	lr

08002ce2 <HAL_TIMEx_CommutCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002ce2:	4770      	bx	lr

08002ce4 <HAL_TIMEx_BreakCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002ce4:	4770      	bx	lr

08002ce6 <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002ce6:	e7fe      	b.n	8002ce6 <NMI_Handler>

08002ce8 <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002ce8:	e7fe      	b.n	8002ce8 <HardFault_Handler>

08002cea <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002cea:	e7fe      	b.n	8002cea <MemManage_Handler>

08002cec <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002cec:	e7fe      	b.n	8002cec <BusFault_Handler>

08002cee <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002cee:	e7fe      	b.n	8002cee <UsageFault_Handler>

08002cf0 <SVC_Handler>:

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002cf0:	4770      	bx	lr

08002cf2 <DebugMon_Handler>:

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002cf2:	4770      	bx	lr

08002cf4 <PendSV_Handler>:

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002cf4:	4770      	bx	lr

08002cf6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002cf6:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002cf8:	f7fe f822 	bl	8000d40 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002cfc:	bd08      	pop	{r3, pc}
	...

08002d00 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8002d00:	b508      	push	{r3, lr}
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8002d02:	4802      	ldr	r0, [pc, #8]	@ (8002d0c <DMA1_Channel1_IRQHandler+0xc>)
 8002d04:	f7fe fcb2 	bl	800166c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8002d08:	bd08      	pop	{r3, pc}
 8002d0a:	bf00      	nop
 8002d0c:	20000090 	.word	0x20000090

08002d10 <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 global interrupts.
  */
void ADC1_2_IRQHandler(void)
{
 8002d10:	b508      	push	{r3, lr}
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8002d12:	4802      	ldr	r0, [pc, #8]	@ (8002d1c <ADC1_2_IRQHandler+0xc>)
 8002d14:	f7fe f857 	bl	8000dc6 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 8002d18:	bd08      	pop	{r3, pc}
 8002d1a:	bf00      	nop
 8002d1c:	200000d4 	.word	0x200000d4

08002d20 <TIM1_BRK_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt.
  */
void TIM1_BRK_IRQHandler(void)
{
 8002d20:	b508      	push	{r3, lr}
  /* USER CODE BEGIN TIM1_BRK_IRQn 0 */

  /* USER CODE END TIM1_BRK_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8002d22:	4802      	ldr	r0, [pc, #8]	@ (8002d2c <TIM1_BRK_IRQHandler+0xc>)
 8002d24:	f7ff fc53 	bl	80025ce <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_IRQn 1 */

  /* USER CODE END TIM1_BRK_IRQn 1 */
}
 8002d28:	bd08      	pop	{r3, pc}
 8002d2a:	bf00      	nop
 8002d2c:	2000003c 	.word	0x2000003c

08002d30 <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 8002d30:	b508      	push	{r3, lr}
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8002d32:	4802      	ldr	r0, [pc, #8]	@ (8002d3c <TIM1_UP_IRQHandler+0xc>)
 8002d34:	f7ff fc4b 	bl	80025ce <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 8002d38:	bd08      	pop	{r3, pc}
 8002d3a:	bf00      	nop
 8002d3c:	2000003c 	.word	0x2000003c

08002d40 <TIM1_TRG_COM_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts.
  */
void TIM1_TRG_COM_IRQHandler(void)
{
 8002d40:	b508      	push	{r3, lr}
  /* USER CODE BEGIN TIM1_TRG_COM_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8002d42:	4802      	ldr	r0, [pc, #8]	@ (8002d4c <TIM1_TRG_COM_IRQHandler+0xc>)
 8002d44:	f7ff fc43 	bl	80025ce <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_IRQn 1 */
}
 8002d48:	bd08      	pop	{r3, pc}
 8002d4a:	bf00      	nop
 8002d4c:	2000003c 	.word	0x2000003c

08002d50 <SystemInit>:

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002d50:	4770      	bx	lr
	...

08002d54 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002d54:	f7ff fffc 	bl	8002d50 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002d58:	480b      	ldr	r0, [pc, #44]	@ (8002d88 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8002d5a:	490c      	ldr	r1, [pc, #48]	@ (8002d8c <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8002d5c:	4a0c      	ldr	r2, [pc, #48]	@ (8002d90 <LoopFillZerobss+0x16>)
  movs r3, #0
 8002d5e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002d60:	e002      	b.n	8002d68 <LoopCopyDataInit>

08002d62 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002d62:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002d64:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002d66:	3304      	adds	r3, #4

08002d68 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002d68:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002d6a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002d6c:	d3f9      	bcc.n	8002d62 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002d6e:	4a09      	ldr	r2, [pc, #36]	@ (8002d94 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8002d70:	4c09      	ldr	r4, [pc, #36]	@ (8002d98 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002d72:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002d74:	e001      	b.n	8002d7a <LoopFillZerobss>

08002d76 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002d76:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002d78:	3204      	adds	r2, #4

08002d7a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002d7a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002d7c:	d3fb      	bcc.n	8002d76 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002d7e:	f000 f817 	bl	8002db0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002d82:	f7fd fe59 	bl	8000a38 <main>
  bx lr
 8002d86:	4770      	bx	lr
  ldr r0, =_sdata
 8002d88:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002d8c:	20000014 	.word	0x20000014
  ldr r2, =_sidata
 8002d90:	08002e58 	.word	0x08002e58
  ldr r2, =_sbss
 8002d94:	20000014 	.word	0x20000014
  ldr r4, =_ebss
 8002d98:	20000108 	.word	0x20000108

08002d9c <CAN1_RX1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002d9c:	e7fe      	b.n	8002d9c <CAN1_RX1_IRQHandler>

08002d9e <memset>:
 8002d9e:	4603      	mov	r3, r0
 8002da0:	4402      	add	r2, r0
 8002da2:	4293      	cmp	r3, r2
 8002da4:	d100      	bne.n	8002da8 <memset+0xa>
 8002da6:	4770      	bx	lr
 8002da8:	f803 1b01 	strb.w	r1, [r3], #1
 8002dac:	e7f9      	b.n	8002da2 <memset+0x4>
	...

08002db0 <__libc_init_array>:
 8002db0:	b570      	push	{r4, r5, r6, lr}
 8002db2:	2600      	movs	r6, #0
 8002db4:	4d0c      	ldr	r5, [pc, #48]	@ (8002de8 <__libc_init_array+0x38>)
 8002db6:	4b0d      	ldr	r3, [pc, #52]	@ (8002dec <__libc_init_array+0x3c>)
 8002db8:	1b5b      	subs	r3, r3, r5
 8002dba:	109c      	asrs	r4, r3, #2
 8002dbc:	42a6      	cmp	r6, r4
 8002dbe:	d109      	bne.n	8002dd4 <__libc_init_array+0x24>
 8002dc0:	2600      	movs	r6, #0
 8002dc2:	f000 f819 	bl	8002df8 <_init>
 8002dc6:	4d0a      	ldr	r5, [pc, #40]	@ (8002df0 <__libc_init_array+0x40>)
 8002dc8:	4b0a      	ldr	r3, [pc, #40]	@ (8002df4 <__libc_init_array+0x44>)
 8002dca:	1b5b      	subs	r3, r3, r5
 8002dcc:	109c      	asrs	r4, r3, #2
 8002dce:	42a6      	cmp	r6, r4
 8002dd0:	d105      	bne.n	8002dde <__libc_init_array+0x2e>
 8002dd2:	bd70      	pop	{r4, r5, r6, pc}
 8002dd4:	f855 3b04 	ldr.w	r3, [r5], #4
 8002dd8:	4798      	blx	r3
 8002dda:	3601      	adds	r6, #1
 8002ddc:	e7ee      	b.n	8002dbc <__libc_init_array+0xc>
 8002dde:	f855 3b04 	ldr.w	r3, [r5], #4
 8002de2:	4798      	blx	r3
 8002de4:	3601      	adds	r6, #1
 8002de6:	e7f2      	b.n	8002dce <__libc_init_array+0x1e>
 8002de8:	08002e50 	.word	0x08002e50
 8002dec:	08002e50 	.word	0x08002e50
 8002df0:	08002e50 	.word	0x08002e50
 8002df4:	08002e54 	.word	0x08002e54

08002df8 <_init>:
 8002df8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002dfa:	bf00      	nop
 8002dfc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002dfe:	bc08      	pop	{r3}
 8002e00:	469e      	mov	lr, r3
 8002e02:	4770      	bx	lr

08002e04 <_fini>:
 8002e04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002e06:	bf00      	nop
 8002e08:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002e0a:	bc08      	pop	{r3}
 8002e0c:	469e      	mov	lr, r3
 8002e0e:	4770      	bx	lr
