Summary
======
Overall execution cycle = 16111513
Total execution cycles per core:
- Processor 0 = 15712744
- Processor 1 = 15621546
- Processor 2 = 16111513
- Processor 3 = 15681805
======
Number of compute cycles per core:
- Processor 0 = 10430314
- Processor 1 = 10383276
- Processor 2 = 10430338
- Processor 3 = 10394904
======
Number of load/store instructions per core:
- Processor 0: Load = 1489888, Store = 1007461
- Processor 1: Load = 1485857, Store = 1004611
- Processor 2: Load = 1492629, Store = 1016428
- Processor 3: Load = 1493736, Store = 1009391
======
Number of idle cycles
- Processor 0 = 5282430
- Processor 1 = 5238270
- Processor 2 = 5681175
- Processor 3 = 5286901
======
Data cache miss rate for each core
- Processor 0 = 0.404122531532437 (1009235/2497349)
- Processor 1 = 0.4039919404706264 (1006129/2490468)
- Processor 2 = 0.4061035679938718 (1018937/2509057)
- Processor 3 = 0.4039243713962576 (1011074/2503127)
======
Amount of Data traffic in bytes on the bus
= 634432
======
Number of invalidations or updates on the bus
= 2635
======
Distribution of accesses to private data versus shared data
- Cache 0: numPrivateAccess = 2023181, numSharedAccess = 474168
- Cache 1: numPrivateAccess = 2017994, numSharedAccess = 472474
- Cache 2: numPrivateAccess = 2035277, numSharedAccess = 473780
- Cache 3: numPrivateAccess = 2027453, numSharedAccess = 475674
======
Number of times each state is entered
- Cache 0: numO = 32
- Cache 1: numO = 20
- Cache 2: numO = 59
- Cache 3: numO = 61
