Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Reading design: cont.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "cont.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "cont"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : cont
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/home/aluno/Documents/trabalhofinal/disp.vhd" into library work
Parsing entity <decod>.
Parsing architecture <Behavioral> of entity <decod>.
Parsing VHDL file "/home/aluno/Documents/trabalhofinal/botao.vhd" into library work
Parsing entity <debounce>.
Parsing architecture <Behavioral> of entity <debounce>.
Parsing VHDL file "/home/aluno/Documents/trabalhofinal/main.vhd" into library work
Parsing entity <cont>.
Parsing architecture <Behavioral> of entity <cont>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <cont> (architecture <Behavioral>) from library <work>.

Elaborating entity <decod> (architecture <Behavioral>) from library <work>.

Elaborating entity <debounce> (architecture <Behavioral>) with generics from library <work>.
WARNING:Xst:2972 - "/home/aluno/Documents/trabalhofinal/main.vhd" line 39. All outputs of instance <BOTAOMEIO> of block <debounce> are unconnected in block <cont>. Underlying logic will be removed.
WARNING:Xst:2972 - "/home/aluno/Documents/trabalhofinal/main.vhd" line 50. All outputs of instance <BOTAOSTART> of block <debounce> are unconnected in block <cont>. Underlying logic will be removed.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <cont>.
    Related source file is "/home/aluno/Documents/trabalhofinal/main.vhd".
WARNING:Xst:647 - Input <bts> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/aluno/Documents/trabalhofinal/main.vhd" line 39: Output port <result> of the instance <BOTAOMEIO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aluno/Documents/trabalhofinal/main.vhd" line 50: Output port <result> of the instance <BOTAOSTART> is unconnected or connected to loadless signal.
    Found 4-bit register for signal <sel>.
    Found 7-bit register for signal <d>.
    Found 4-bit register for signal <navepos>.
    Found 27-bit register for signal <contd>.
    Found finite state machine <FSM_0> for signal <navepos>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 8                                              |
    | Inputs             | 2                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Power Up State     | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 27-bit adder for signal <contd[26]_GND_3_o_add_8_OUT> created at line 70.
    Found 27-bit comparator greater for signal <contd[26]_GND_3_o_LessThan_8_o> created at line 69
    Found 27-bit comparator greater for signal <n0008> created at line 75
    Found 27-bit comparator lessequal for signal <n0010> created at line 78
    Found 27-bit comparator lessequal for signal <n0012> created at line 81
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  38 D-type flip-flop(s).
	inferred   4 Comparator(s).
	inferred   4 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <cont> synthesized.

Synthesizing Unit <decod>.
    Related source file is "/home/aluno/Documents/trabalhofinal/disp.vhd".
    Found 16x7-bit Read Only RAM for signal <dsp1>
    Summary:
	inferred   1 RAM(s).
Unit <decod> synthesized.

Synthesizing Unit <debounce>.
    Related source file is "/home/aluno/Documents/trabalhofinal/botao.vhd".
        max = 1000000
    Found 20-bit register for signal <cont>.
    Found 1-bit register for signal <result>.
    Found 1-bit register for signal <botao_ant>.
    Found 20-bit adder for signal <cont[19]_GND_5_o_add_5_OUT> created at line 36.
    Found 20-bit comparator lessequal for signal <cont[19]_PWR_5_o_LessThan_5_o> created at line 36
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  22 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   3 Multiplexer(s).
Unit <debounce> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 16x7-bit single-port Read Only RAM                    : 1
# Adders/Subtractors                                   : 3
 20-bit adder                                          : 2
 27-bit adder                                          : 1
# Registers                                            : 9
 1-bit register                                        : 4
 20-bit register                                       : 2
 27-bit register                                       : 1
 4-bit register                                        : 1
 7-bit register                                        : 1
# Comparators                                          : 6
 20-bit comparator lessequal                           : 2
 27-bit comparator greater                             : 2
 27-bit comparator lessequal                           : 2
# Multiplexers                                         : 10
 20-bit 2-to-1 multiplexer                             : 6
 4-bit 2-to-1 multiplexer                              : 1
 7-bit 2-to-1 multiplexer                              : 3
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <cont>.
The following registers are absorbed into counter <contd>: 1 register on signal <contd>.
Unit <cont> synthesized (advanced).

Synthesizing (advanced) Unit <decod>.
INFO:Xst:3231 - The small RAM <Mram_dsp1> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <n1>            |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <dsp1>          |          |
    -----------------------------------------------------------------------
Unit <decod> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 16x7-bit single-port distributed Read Only RAM        : 1
# Adders/Subtractors                                   : 2
 20-bit adder                                          : 2
# Counters                                             : 1
 27-bit up counter                                     : 1
# Registers                                            : 55
 Flip-Flops                                            : 55
# Comparators                                          : 6
 20-bit comparator lessequal                           : 2
 27-bit comparator greater                             : 2
 27-bit comparator lessequal                           : 2
# Multiplexers                                         : 10
 20-bit 2-to-1 multiplexer                             : 6
 4-bit 2-to-1 multiplexer                              : 1
 7-bit 2-to-1 multiplexer                              : 3
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <navepos[1:2]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 0001  | 00
 0000  | 01
 0010  | 10
-------------------
WARNING:Xst:1710 - FF/Latch <d_1> (without init value) has a constant value of 1 in block <cont>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <d_2> (without init value) has a constant value of 1 in block <cont>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <d_4> in Unit <cont> is equivalent to the following FF/Latch, which will be removed : <d_5> 

Optimizing unit <cont> ...
WARNING:Xst:1710 - FF/Latch <d_4> (without init value) has a constant value of 1 in block <cont>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <d_4> (without init value) has a constant value of 1 in block <cont>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <debounce> ...
WARNING:Xst:1293 - FF/Latch <contd_21> has a constant value of 0 in block <cont>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <contd_22> has a constant value of 0 in block <cont>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <contd_23> has a constant value of 0 in block <cont>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <contd_24> has a constant value of 0 in block <cont>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <contd_25> has a constant value of 0 in block <cont>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <contd_26> has a constant value of 0 in block <cont>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block cont, actual ratio is 2.
FlipFlop BOTAODIR/botao_ant has been replicated 2 time(s)
INFO:Xst:1843 - HDL ADVISOR - FlipFlop BOTAODIR/botao_ant connected to a primary input has been replicated
FlipFlop BOTAOESQ/botao_ant has been replicated 2 time(s)
INFO:Xst:1843 - HDL ADVISOR - FlipFlop BOTAOESQ/botao_ant connected to a primary input has been replicated

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 78
 Flip-Flops                                            : 78

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : cont.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 340
#      GND                         : 1
#      INV                         : 4
#      LUT1                        : 21
#      LUT2                        : 31
#      LUT3                        : 45
#      LUT4                        : 11
#      LUT5                        : 54
#      LUT6                        : 31
#      MUXCY                       : 78
#      MUXF7                       : 2
#      VCC                         : 1
#      XORCY                       : 61
# FlipFlops/Latches                : 78
#      FD                          : 39
#      FDR                         : 38
#      FDS                         : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 13
#      IBUF                        : 2
#      OBUF                        : 11

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              78  out of  18224     0%  
 Number of Slice LUTs:                  197  out of   9112     2%  
    Number used as Logic:               197  out of   9112     2%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    204
   Number with an unused Flip Flop:     126  out of    204    61%  
   Number with an unused LUT:             7  out of    204     3%  
   Number of fully used LUT-FF pairs:    71  out of    204    34%  
   Number of unique control sets:         4

IO Utilization: 
 Number of IOs:                          16
 Number of bonded IOBs:                  14  out of    232     6%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 78    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 4.776ns (Maximum Frequency: 209.378MHz)
   Minimum input arrival time before clock: 6.468ns
   Maximum output required time after clock: 3.597ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 4.776ns (frequency: 209.378MHz)
  Total number of paths / destination ports: 5331 / 111
-------------------------------------------------------------------------
Delay:               4.776ns (Levels of Logic = 4)
  Source:            BOTAODIR/cont_0 (FF)
  Destination:       BOTAODIR/cont_19 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: BOTAODIR/cont_0 to BOTAODIR/cont_19
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.447   0.995  BOTAODIR/cont_0 (BOTAODIR/cont_0)
     LUT6:I1->O            3   0.203   0.879  BOTAODIR/botao_GND_5_o_AND_2_o1 (BOTAODIR/botao_GND_5_o_AND_2_o1)
     LUT6:I3->O            3   0.205   0.651  BOTAODIR/Mmux_n002211 (BOTAODIR/n0022<0>)
     LUT6:I5->O           11   0.205   0.883  BOTAODIR/_n0071<19>4 (BOTAODIR/_n0071)
     LUT5:I4->O            1   0.205   0.000  BOTAODIR/Mmux_cont[19]_GND_5_o_mux_7_OUT111 (BOTAODIR/cont[19]_GND_5_o_mux_7_OUT<19>)
     FDR:D                     0.102          BOTAODIR/cont_19
    ----------------------------------------
    Total                      4.776ns (1.367ns logic, 3.409ns route)
                                       (28.6% logic, 71.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 910 / 86
-------------------------------------------------------------------------
Offset:              6.468ns (Levels of Logic = 5)
  Source:            btd (PAD)
  Destination:       BOTAODIR/cont_19 (FF)
  Destination Clock: clk rising

  Data Path: btd to BOTAODIR/cont_19
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            50   1.222   1.912  btd_IBUF (btd_IBUF)
     LUT6:I0->O            3   0.203   0.879  BOTAODIR/botao_GND_5_o_AND_2_o1 (BOTAODIR/botao_GND_5_o_AND_2_o1)
     LUT6:I3->O            3   0.205   0.651  BOTAODIR/Mmux_n002211 (BOTAODIR/n0022<0>)
     LUT6:I5->O           11   0.205   0.883  BOTAODIR/_n0071<19>4 (BOTAODIR/_n0071)
     LUT5:I4->O            1   0.205   0.000  BOTAODIR/Mmux_cont[19]_GND_5_o_mux_7_OUT111 (BOTAODIR/cont[19]_GND_5_o_mux_7_OUT<19>)
     FDR:D                     0.102          BOTAODIR/cont_19
    ----------------------------------------
    Total                      6.468ns (2.142ns logic, 4.326ns route)
                                       (33.1% logic, 66.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Offset:              3.597ns (Levels of Logic = 1)
  Source:            sel_3 (FF)
  Destination:       sel<3> (PAD)
  Source Clock:      clk rising

  Data Path: sel_3 to sel<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.447   0.579  sel_3 (sel_3)
     OBUF:I->O                 2.571          sel_3_OBUF (sel<3>)
    ----------------------------------------
    Total                      3.597ns (3.018ns logic, 0.579ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.776|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 4.00 secs
Total CPU time to Xst completion: 4.00 secs
 
--> 


Total memory usage is 371400 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   13 (   0 filtered)
Number of infos    :    6 (   0 filtered)

