   1              	 .cpu cortex-m3
   2              	 .eabi_attribute 20,1
   3              	 .eabi_attribute 21,1
   4              	 .eabi_attribute 23,3
   5              	 .eabi_attribute 24,1
   6              	 .eabi_attribute 25,1
   7              	 .eabi_attribute 26,1
   8              	 .eabi_attribute 30,6
   9              	 .eabi_attribute 34,1
  10              	 .eabi_attribute 18,4
  11              	 .file "main.c"
  12              	 .text
  13              	.Ltext0:
  14              	 .cfi_sections .debug_frame
  15              	 .section .bss.cpu_irq_critical_section_counter,"aw",%nobits
  16              	 .align 2
  19              	cpu_irq_critical_section_counter:
  20 0000 00000000 	 .space 4
  21              	 .section .bss.cpu_irq_prev_interrupt_state,"aw",%nobits
  24              	cpu_irq_prev_interrupt_state:
  25 0000 00       	 .space 1
  26              	 .section .text.osc_enable,"ax",%progbits
  27              	 .align 1
  28              	 .arch armv7-m
  29              	 .syntax unified
  30              	 .thumb
  31              	 .thumb_func
  32              	 .fpu softvfp
  34              	osc_enable:
  35              	.LFB69:
  36              	 .file 1 ".././hal/sam3u1c/inc/sam3u/osc.h"
   1:.././hal/sam3u1c/inc/sam3u/osc.h **** /**
   2:.././hal/sam3u1c/inc/sam3u/osc.h ****  * \file
   3:.././hal/sam3u1c/inc/sam3u/osc.h ****  *
   4:.././hal/sam3u1c/inc/sam3u/osc.h ****  * \brief Chip-specific oscillator management functions.
   5:.././hal/sam3u1c/inc/sam3u/osc.h ****  *
   6:.././hal/sam3u1c/inc/sam3u/osc.h ****  * Copyright (c) 2011 - 2013 Atmel Corporation. All rights reserved.
   7:.././hal/sam3u1c/inc/sam3u/osc.h ****  *
   8:.././hal/sam3u1c/inc/sam3u/osc.h ****  * \asf_license_start
   9:.././hal/sam3u1c/inc/sam3u/osc.h ****  *
  10:.././hal/sam3u1c/inc/sam3u/osc.h ****  * \page License
  11:.././hal/sam3u1c/inc/sam3u/osc.h ****  *
  12:.././hal/sam3u1c/inc/sam3u/osc.h ****  * Redistribution and use in source and binary forms, with or without
  13:.././hal/sam3u1c/inc/sam3u/osc.h ****  * modification, are permitted provided that the following conditions are met:
  14:.././hal/sam3u1c/inc/sam3u/osc.h ****  *
  15:.././hal/sam3u1c/inc/sam3u/osc.h ****  * 1. Redistributions of source code must retain the above copyright notice,
  16:.././hal/sam3u1c/inc/sam3u/osc.h ****  *    this list of conditions and the following disclaimer.
  17:.././hal/sam3u1c/inc/sam3u/osc.h ****  *
  18:.././hal/sam3u1c/inc/sam3u/osc.h ****  * 2. Redistributions in binary form must reproduce the above copyright notice,
  19:.././hal/sam3u1c/inc/sam3u/osc.h ****  *    this list of conditions and the following disclaimer in the documentation
  20:.././hal/sam3u1c/inc/sam3u/osc.h ****  *    and/or other materials provided with the distribution.
  21:.././hal/sam3u1c/inc/sam3u/osc.h ****  *
  22:.././hal/sam3u1c/inc/sam3u/osc.h ****  * 3. The name of Atmel may not be used to endorse or promote products derived
  23:.././hal/sam3u1c/inc/sam3u/osc.h ****  *    from this software without specific prior written permission.
  24:.././hal/sam3u1c/inc/sam3u/osc.h ****  *
  25:.././hal/sam3u1c/inc/sam3u/osc.h ****  * 4. This software may only be redistributed and used in connection with an
  26:.././hal/sam3u1c/inc/sam3u/osc.h ****  *    Atmel microcontroller product.
  27:.././hal/sam3u1c/inc/sam3u/osc.h ****  *
  28:.././hal/sam3u1c/inc/sam3u/osc.h ****  * THIS SOFTWARE IS PROVIDED BY ATMEL "AS IS" AND ANY EXPRESS OR IMPLIED
  29:.././hal/sam3u1c/inc/sam3u/osc.h ****  * WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF
  30:.././hal/sam3u1c/inc/sam3u/osc.h ****  * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT ARE
  31:.././hal/sam3u1c/inc/sam3u/osc.h ****  * EXPRESSLY AND SPECIFICALLY DISCLAIMED. IN NO EVENT SHALL ATMEL BE LIABLE FOR
  32:.././hal/sam3u1c/inc/sam3u/osc.h ****  * ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  33:.././hal/sam3u1c/inc/sam3u/osc.h ****  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
  34:.././hal/sam3u1c/inc/sam3u/osc.h ****  * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
  35:.././hal/sam3u1c/inc/sam3u/osc.h ****  * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT,
  36:.././hal/sam3u1c/inc/sam3u/osc.h ****  * STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN
  37:.././hal/sam3u1c/inc/sam3u/osc.h ****  * ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  38:.././hal/sam3u1c/inc/sam3u/osc.h ****  * POSSIBILITY OF SUCH DAMAGE.
  39:.././hal/sam3u1c/inc/sam3u/osc.h ****  *
  40:.././hal/sam3u1c/inc/sam3u/osc.h ****  * \asf_license_stop
  41:.././hal/sam3u1c/inc/sam3u/osc.h ****  *
  42:.././hal/sam3u1c/inc/sam3u/osc.h ****  */
  43:.././hal/sam3u1c/inc/sam3u/osc.h **** 
  44:.././hal/sam3u1c/inc/sam3u/osc.h **** #ifndef CHIP_OSC_H_INCLUDED
  45:.././hal/sam3u1c/inc/sam3u/osc.h **** #define CHIP_OSC_H_INCLUDED
  46:.././hal/sam3u1c/inc/sam3u/osc.h **** 
  47:.././hal/sam3u1c/inc/sam3u/osc.h **** #include "board.h"
  48:.././hal/sam3u1c/inc/sam3u/osc.h **** #include "pmc.h"
  49:.././hal/sam3u1c/inc/sam3u/osc.h **** 
  50:.././hal/sam3u1c/inc/sam3u/osc.h **** /// @cond 0
  51:.././hal/sam3u1c/inc/sam3u/osc.h **** /**INDENT-OFF**/
  52:.././hal/sam3u1c/inc/sam3u/osc.h **** #ifdef __cplusplus
  53:.././hal/sam3u1c/inc/sam3u/osc.h **** extern "C" {
  54:.././hal/sam3u1c/inc/sam3u/osc.h **** #endif
  55:.././hal/sam3u1c/inc/sam3u/osc.h **** /**INDENT-ON**/
  56:.././hal/sam3u1c/inc/sam3u/osc.h **** /// @endcond
  57:.././hal/sam3u1c/inc/sam3u/osc.h **** 
  58:.././hal/sam3u1c/inc/sam3u/osc.h **** /*
  59:.././hal/sam3u1c/inc/sam3u/osc.h ****  * Below BOARD_XXX macros are related to the specific board, and
  60:.././hal/sam3u1c/inc/sam3u/osc.h ****  * should be defined by the board code, otherwise default value are used.
  61:.././hal/sam3u1c/inc/sam3u/osc.h ****  */
  62:.././hal/sam3u1c/inc/sam3u/osc.h **** #if !defined(BOARD_FREQ_SLCK_XTAL)
  63:.././hal/sam3u1c/inc/sam3u/osc.h **** #  warning The board slow clock xtal frequency has not been defined.
  64:.././hal/sam3u1c/inc/sam3u/osc.h **** #  define BOARD_FREQ_SLCK_XTAL      (32768UL)
  65:.././hal/sam3u1c/inc/sam3u/osc.h **** #endif
  66:.././hal/sam3u1c/inc/sam3u/osc.h **** 
  67:.././hal/sam3u1c/inc/sam3u/osc.h **** #if !defined(BOARD_FREQ_SLCK_BYPASS)
  68:.././hal/sam3u1c/inc/sam3u/osc.h **** #  warning The board slow clock bypass frequency has not been defined.
  69:.././hal/sam3u1c/inc/sam3u/osc.h **** #  define BOARD_FREQ_SLCK_BYPASS    (32768UL)
  70:.././hal/sam3u1c/inc/sam3u/osc.h **** #endif
  71:.././hal/sam3u1c/inc/sam3u/osc.h **** 
  72:.././hal/sam3u1c/inc/sam3u/osc.h **** #if !defined(BOARD_FREQ_MAINCK_XTAL)
  73:.././hal/sam3u1c/inc/sam3u/osc.h **** #  warning The board main clock xtal frequency has not been defined.
  74:.././hal/sam3u1c/inc/sam3u/osc.h **** #  define BOARD_FREQ_MAINCK_XTAL    (12000000UL)
  75:.././hal/sam3u1c/inc/sam3u/osc.h **** #endif
  76:.././hal/sam3u1c/inc/sam3u/osc.h **** 
  77:.././hal/sam3u1c/inc/sam3u/osc.h **** #if !defined(BOARD_FREQ_MAINCK_BYPASS)
  78:.././hal/sam3u1c/inc/sam3u/osc.h **** #  warning The board main clock bypass frequency has not been defined.
  79:.././hal/sam3u1c/inc/sam3u/osc.h **** #  define BOARD_FREQ_MAINCK_BYPASS  (12000000UL)
  80:.././hal/sam3u1c/inc/sam3u/osc.h **** #endif
  81:.././hal/sam3u1c/inc/sam3u/osc.h **** 
  82:.././hal/sam3u1c/inc/sam3u/osc.h **** #if !defined(BOARD_OSC_STARTUP_US)
  83:.././hal/sam3u1c/inc/sam3u/osc.h **** #  warning The board main clock xtal startup time has not been defined.
  84:.././hal/sam3u1c/inc/sam3u/osc.h **** #  define BOARD_OSC_STARTUP_US      (15625UL)
  85:.././hal/sam3u1c/inc/sam3u/osc.h **** #endif
  86:.././hal/sam3u1c/inc/sam3u/osc.h **** 
  87:.././hal/sam3u1c/inc/sam3u/osc.h **** /**
  88:.././hal/sam3u1c/inc/sam3u/osc.h ****  * \weakgroup osc_group
  89:.././hal/sam3u1c/inc/sam3u/osc.h ****  * @{
  90:.././hal/sam3u1c/inc/sam3u/osc.h ****  */
  91:.././hal/sam3u1c/inc/sam3u/osc.h **** 
  92:.././hal/sam3u1c/inc/sam3u/osc.h **** //! \name Oscillator identifiers
  93:.././hal/sam3u1c/inc/sam3u/osc.h **** //@{
  94:.././hal/sam3u1c/inc/sam3u/osc.h **** #define OSC_SLCK_32K_RC             0    //!< Internal 32kHz RC oscillator.
  95:.././hal/sam3u1c/inc/sam3u/osc.h **** #define OSC_SLCK_32K_XTAL           1    //!< External 32kHz crystal oscillator.
  96:.././hal/sam3u1c/inc/sam3u/osc.h **** #define OSC_SLCK_32K_BYPASS         2    //!< External 32kHz bypass oscillator.
  97:.././hal/sam3u1c/inc/sam3u/osc.h **** #define OSC_MAINCK_4M_RC            3    //!< Internal 4MHz RC oscillator.
  98:.././hal/sam3u1c/inc/sam3u/osc.h **** #define OSC_MAINCK_8M_RC            4    //!< Internal 8MHz RC oscillator.
  99:.././hal/sam3u1c/inc/sam3u/osc.h **** #define OSC_MAINCK_12M_RC           5    //!< Internal 12MHz RC oscillator.
 100:.././hal/sam3u1c/inc/sam3u/osc.h **** #define OSC_MAINCK_XTAL             6    //!< External crystal oscillator.
 101:.././hal/sam3u1c/inc/sam3u/osc.h **** #define OSC_MAINCK_BYPASS           7    //!< External bypass oscillator.
 102:.././hal/sam3u1c/inc/sam3u/osc.h **** //@}
 103:.././hal/sam3u1c/inc/sam3u/osc.h **** 
 104:.././hal/sam3u1c/inc/sam3u/osc.h **** //! \name Oscillator clock speed in hertz
 105:.././hal/sam3u1c/inc/sam3u/osc.h **** //@{
 106:.././hal/sam3u1c/inc/sam3u/osc.h **** #define OSC_SLCK_32K_RC_HZ          CHIP_FREQ_SLCK_RC               //!< Internal 32kHz RC oscillat
 107:.././hal/sam3u1c/inc/sam3u/osc.h **** #define OSC_SLCK_32K_XTAL_HZ        BOARD_FREQ_SLCK_XTAL            //!< External 32kHz crystal osc
 108:.././hal/sam3u1c/inc/sam3u/osc.h **** #define OSC_SLCK_32K_BYPASS_HZ      BOARD_FREQ_SLCK_BYPASS          //!< External 32kHz bypass osci
 109:.././hal/sam3u1c/inc/sam3u/osc.h **** #define OSC_MAINCK_4M_RC_HZ         CHIP_FREQ_MAINCK_RC_4MHZ        //!< Internal 4MHz RC oscillato
 110:.././hal/sam3u1c/inc/sam3u/osc.h **** #define OSC_MAINCK_8M_RC_HZ         CHIP_FREQ_MAINCK_RC_8MHZ        //!< Internal 8MHz RC oscillato
 111:.././hal/sam3u1c/inc/sam3u/osc.h **** #define OSC_MAINCK_12M_RC_HZ        CHIP_FREQ_MAINCK_RC_12MHZ       //!< Internal 12MHz RC oscillat
 112:.././hal/sam3u1c/inc/sam3u/osc.h **** #define OSC_MAINCK_XTAL_HZ          BOARD_FREQ_MAINCK_XTAL          //!< External crystal oscillato
 113:.././hal/sam3u1c/inc/sam3u/osc.h **** #define OSC_MAINCK_BYPASS_HZ        BOARD_FREQ_MAINCK_BYPASS        //!< External bypass oscillator
 114:.././hal/sam3u1c/inc/sam3u/osc.h **** //@}
 115:.././hal/sam3u1c/inc/sam3u/osc.h **** 
 116:.././hal/sam3u1c/inc/sam3u/osc.h **** static inline void osc_enable(uint32_t ul_id)
 117:.././hal/sam3u1c/inc/sam3u/osc.h **** {
  37              	 .loc 1 117 1
  38              	 .cfi_startproc
  39              	 
  40              	 
  41 0000 80B5     	 push {r7,lr}
  42              	.LCFI0:
  43              	 .cfi_def_cfa_offset 8
  44              	 .cfi_offset 7,-8
  45              	 .cfi_offset 14,-4
  46 0002 82B0     	 sub sp,sp,#8
  47              	.LCFI1:
  48              	 .cfi_def_cfa_offset 16
  49 0004 00AF     	 add r7,sp,#0
  50              	.LCFI2:
  51              	 .cfi_def_cfa_register 7
  52 0006 7860     	 str r0,[r7,#4]
 118:.././hal/sam3u1c/inc/sam3u/osc.h **** 	switch (ul_id) {
  53              	 .loc 1 118 2
  54 0008 7B68     	 ldr r3,[r7,#4]
  55 000a 072B     	 cmp r3,#7
  56 000c 2ED8     	 bhi .L12
  57 000e 01A2     	 adr r2,.L4
  58 0010 52F823F0 	 ldr pc,[r2,r3,lsl#2]
  59              	 .p2align 2
  60              	.L4:
  61 0014 6B000000 	 .word .L13+1
  62 0018 35000000 	 .word .L10+1
  63 001c 3D000000 	 .word .L9+1
  64 0020 45000000 	 .word .L8+1
  65 0024 4D000000 	 .word .L7+1
  66 0028 55000000 	 .word .L6+1
  67 002c 5D000000 	 .word .L5+1
  68 0030 65000000 	 .word .L3+1
  69              	 .p2align 1
  70              	.L10:
 119:.././hal/sam3u1c/inc/sam3u/osc.h **** 	case OSC_SLCK_32K_RC:
 120:.././hal/sam3u1c/inc/sam3u/osc.h **** 		break;
 121:.././hal/sam3u1c/inc/sam3u/osc.h **** 
 122:.././hal/sam3u1c/inc/sam3u/osc.h **** 	case OSC_SLCK_32K_XTAL:
 123:.././hal/sam3u1c/inc/sam3u/osc.h **** 		pmc_switch_sclk_to_32kxtal(PMC_OSC_XTAL);
  71              	 .loc 1 123 3
  72 0034 0020     	 movs r0,#0
  73 0036 0F4B     	 ldr r3,.L14
  74 0038 9847     	 blx r3
  75              	.LVL0:
 124:.././hal/sam3u1c/inc/sam3u/osc.h **** 		break;
  76              	 .loc 1 124 3
  77 003a 17E0     	 b .L2
  78              	.L9:
 125:.././hal/sam3u1c/inc/sam3u/osc.h **** 
 126:.././hal/sam3u1c/inc/sam3u/osc.h **** 	case OSC_SLCK_32K_BYPASS:
 127:.././hal/sam3u1c/inc/sam3u/osc.h **** 		pmc_switch_sclk_to_32kxtal(PMC_OSC_BYPASS);
  79              	 .loc 1 127 3
  80 003c 0120     	 movs r0,#1
  81 003e 0D4B     	 ldr r3,.L14
  82 0040 9847     	 blx r3
  83              	.LVL1:
 128:.././hal/sam3u1c/inc/sam3u/osc.h **** 		break;
  84              	 .loc 1 128 3
  85 0042 13E0     	 b .L2
  86              	.L8:
 129:.././hal/sam3u1c/inc/sam3u/osc.h **** 
 130:.././hal/sam3u1c/inc/sam3u/osc.h **** 
 131:.././hal/sam3u1c/inc/sam3u/osc.h **** 	case OSC_MAINCK_4M_RC:
 132:.././hal/sam3u1c/inc/sam3u/osc.h **** 		pmc_osc_enable_fastrc(CKGR_MOR_MOSCRCF_4_MHz);
  87              	 .loc 1 132 3
  88 0044 0020     	 movs r0,#0
  89 0046 0C4B     	 ldr r3,.L14+4
  90 0048 9847     	 blx r3
  91              	.LVL2:
 133:.././hal/sam3u1c/inc/sam3u/osc.h **** 		break;
  92              	 .loc 1 133 3
  93 004a 0FE0     	 b .L2
  94              	.L7:
 134:.././hal/sam3u1c/inc/sam3u/osc.h **** 
 135:.././hal/sam3u1c/inc/sam3u/osc.h **** 	case OSC_MAINCK_8M_RC:
 136:.././hal/sam3u1c/inc/sam3u/osc.h **** 		pmc_osc_enable_fastrc(CKGR_MOR_MOSCRCF_8_MHz);
  95              	 .loc 1 136 3
  96 004c 1020     	 movs r0,#16
  97 004e 0A4B     	 ldr r3,.L14+4
  98 0050 9847     	 blx r3
  99              	.LVL3:
 137:.././hal/sam3u1c/inc/sam3u/osc.h **** 		break;
 100              	 .loc 1 137 3
 101 0052 0BE0     	 b .L2
 102              	.L6:
 138:.././hal/sam3u1c/inc/sam3u/osc.h **** 
 139:.././hal/sam3u1c/inc/sam3u/osc.h **** 	case OSC_MAINCK_12M_RC:
 140:.././hal/sam3u1c/inc/sam3u/osc.h **** 		pmc_osc_enable_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
 103              	 .loc 1 140 3
 104 0054 2020     	 movs r0,#32
 105 0056 084B     	 ldr r3,.L14+4
 106 0058 9847     	 blx r3
 107              	.LVL4:
 141:.././hal/sam3u1c/inc/sam3u/osc.h **** 		break;
 108              	 .loc 1 141 3
 109 005a 07E0     	 b .L2
 110              	.L5:
 142:.././hal/sam3u1c/inc/sam3u/osc.h **** 
 143:.././hal/sam3u1c/inc/sam3u/osc.h **** 
 144:.././hal/sam3u1c/inc/sam3u/osc.h **** 	case OSC_MAINCK_XTAL:
 145:.././hal/sam3u1c/inc/sam3u/osc.h **** 		pmc_osc_enable_main_xtal(pmc_us_to_moscxtst(
 111              	 .loc 1 145 3
 112 005c 3E20     	 movs r0,#62
 113 005e 074B     	 ldr r3,.L14+8
 114 0060 9847     	 blx r3
 115              	.LVL5:
 146:.././hal/sam3u1c/inc/sam3u/osc.h **** 				BOARD_OSC_STARTUP_US, OSC_SLCK_32K_RC_HZ));
 147:.././hal/sam3u1c/inc/sam3u/osc.h **** 		break;
 116              	 .loc 1 147 3
 117 0062 03E0     	 b .L2
 118              	.L3:
 148:.././hal/sam3u1c/inc/sam3u/osc.h **** 
 149:.././hal/sam3u1c/inc/sam3u/osc.h **** 	case OSC_MAINCK_BYPASS:
 150:.././hal/sam3u1c/inc/sam3u/osc.h **** 		pmc_osc_bypass_main_xtal();
 119              	 .loc 1 150 3
 120 0064 064B     	 ldr r3,.L14+12
 121 0066 9847     	 blx r3
 122              	.LVL6:
 151:.././hal/sam3u1c/inc/sam3u/osc.h **** 		break;
 123              	 .loc 1 151 3
 124 0068 00E0     	 b .L2
 125              	.L13:
 120:.././hal/sam3u1c/inc/sam3u/osc.h **** 
 126              	 .loc 1 120 3
 127 006a 00BF     	 nop
 128              	.L2:
 129              	.L12:
 152:.././hal/sam3u1c/inc/sam3u/osc.h **** 	}
 153:.././hal/sam3u1c/inc/sam3u/osc.h **** }
 130              	 .loc 1 153 1
 131 006c 00BF     	 nop
 132 006e 0837     	 adds r7,r7,#8
 133              	.LCFI3:
 134              	 .cfi_def_cfa_offset 8
 135 0070 BD46     	 mov sp,r7
 136              	.LCFI4:
 137              	 .cfi_def_cfa_register 13
 138              	 
 139 0072 80BD     	 pop {r7,pc}
 140              	.L15:
 141              	 .align 2
 142              	.L14:
 143 0074 00000000 	 .word pmc_switch_sclk_to_32kxtal
 144 0078 00000000 	 .word pmc_osc_enable_fastrc
 145 007c 00000000 	 .word pmc_osc_enable_main_xtal
 146 0080 00000000 	 .word pmc_osc_bypass_main_xtal
 147              	 .cfi_endproc
 148              	.LFE69:
 150              	 .section .text.osc_is_ready,"ax",%progbits
 151              	 .align 1
 152              	 .syntax unified
 153              	 .thumb
 154              	 .thumb_func
 155              	 .fpu softvfp
 157              	osc_is_ready:
 158              	.LFB71:
 154:.././hal/sam3u1c/inc/sam3u/osc.h **** 
 155:.././hal/sam3u1c/inc/sam3u/osc.h **** static inline void osc_disable(uint32_t ul_id)
 156:.././hal/sam3u1c/inc/sam3u/osc.h **** {
 157:.././hal/sam3u1c/inc/sam3u/osc.h **** 	switch (ul_id) {
 158:.././hal/sam3u1c/inc/sam3u/osc.h **** 	case OSC_SLCK_32K_RC:
 159:.././hal/sam3u1c/inc/sam3u/osc.h **** 	case OSC_SLCK_32K_XTAL:
 160:.././hal/sam3u1c/inc/sam3u/osc.h **** 	case OSC_SLCK_32K_BYPASS:
 161:.././hal/sam3u1c/inc/sam3u/osc.h **** 		break;
 162:.././hal/sam3u1c/inc/sam3u/osc.h **** 
 163:.././hal/sam3u1c/inc/sam3u/osc.h **** 	case OSC_MAINCK_4M_RC:
 164:.././hal/sam3u1c/inc/sam3u/osc.h **** 	case OSC_MAINCK_8M_RC:
 165:.././hal/sam3u1c/inc/sam3u/osc.h **** 	case OSC_MAINCK_12M_RC:
 166:.././hal/sam3u1c/inc/sam3u/osc.h **** 		pmc_osc_disable_fastrc();
 167:.././hal/sam3u1c/inc/sam3u/osc.h **** 		break;
 168:.././hal/sam3u1c/inc/sam3u/osc.h **** 
 169:.././hal/sam3u1c/inc/sam3u/osc.h **** 	case OSC_MAINCK_XTAL:
 170:.././hal/sam3u1c/inc/sam3u/osc.h **** 		pmc_osc_disable_xtal(PMC_OSC_XTAL);
 171:.././hal/sam3u1c/inc/sam3u/osc.h **** 		break;
 172:.././hal/sam3u1c/inc/sam3u/osc.h **** 
 173:.././hal/sam3u1c/inc/sam3u/osc.h **** 	case OSC_MAINCK_BYPASS:
 174:.././hal/sam3u1c/inc/sam3u/osc.h **** 		pmc_osc_disable_xtal(PMC_OSC_BYPASS);
 175:.././hal/sam3u1c/inc/sam3u/osc.h **** 		break;
 176:.././hal/sam3u1c/inc/sam3u/osc.h **** 	}
 177:.././hal/sam3u1c/inc/sam3u/osc.h **** }
 178:.././hal/sam3u1c/inc/sam3u/osc.h **** 
 179:.././hal/sam3u1c/inc/sam3u/osc.h **** static inline bool osc_is_ready(uint32_t ul_id)
 180:.././hal/sam3u1c/inc/sam3u/osc.h **** {
 159              	 .loc 1 180 1
 160              	 .cfi_startproc
 161              	 
 162              	 
 163 0000 80B5     	 push {r7,lr}
 164              	.LCFI5:
 165              	 .cfi_def_cfa_offset 8
 166              	 .cfi_offset 7,-8
 167              	 .cfi_offset 14,-4
 168 0002 82B0     	 sub sp,sp,#8
 169              	.LCFI6:
 170              	 .cfi_def_cfa_offset 16
 171 0004 00AF     	 add r7,sp,#0
 172              	.LCFI7:
 173              	 .cfi_def_cfa_register 7
 174 0006 7860     	 str r0,[r7,#4]
 181:.././hal/sam3u1c/inc/sam3u/osc.h **** 	switch (ul_id) {
 175              	 .loc 1 181 2
 176 0008 7B68     	 ldr r3,[r7,#4]
 177 000a 072B     	 cmp r3,#7
 178 000c 2FD8     	 bhi .L17
 179 000e 01A2     	 adr r2,.L19
 180 0010 52F823F0 	 ldr pc,[r2,r3,lsl#2]
 181              	 .p2align 2
 182              	.L19:
 183 0014 35000000 	 .word .L22+1
 184 0018 39000000 	 .word .L21+1
 185 001c 39000000 	 .word .L21+1
 186 0020 4B000000 	 .word .L20+1
 187 0024 4B000000 	 .word .L20+1
 188 0028 4B000000 	 .word .L20+1
 189 002c 5D000000 	 .word .L18+1
 190 0030 5D000000 	 .word .L18+1
 191              	 .p2align 1
 192              	.L22:
 182:.././hal/sam3u1c/inc/sam3u/osc.h **** 	case OSC_SLCK_32K_RC:
 183:.././hal/sam3u1c/inc/sam3u/osc.h **** 		return 1;
 193              	 .loc 1 183 10
 194 0034 0123     	 movs r3,#1
 195 0036 1BE0     	 b .L23
 196              	.L21:
 184:.././hal/sam3u1c/inc/sam3u/osc.h **** 
 185:.././hal/sam3u1c/inc/sam3u/osc.h **** 	case OSC_SLCK_32K_XTAL:
 186:.././hal/sam3u1c/inc/sam3u/osc.h **** 	case OSC_SLCK_32K_BYPASS:
 187:.././hal/sam3u1c/inc/sam3u/osc.h **** 		return pmc_osc_is_ready_32kxtal();
 197              	 .loc 1 187 10
 198 0038 0F4B     	 ldr r3,.L24
 199 003a 9847     	 blx r3
 200              	.LVL7:
 201 003c 0346     	 mov r3,r0
 202 003e 002B     	 cmp r3,#0
 203 0040 14BF     	 ite ne
 204 0042 0123     	 movne r3,#1
 205 0044 0023     	 moveq r3,#0
 206 0046 DBB2     	 uxtb r3,r3
 207 0048 12E0     	 b .L23
 208              	.L20:
 188:.././hal/sam3u1c/inc/sam3u/osc.h **** 
 189:.././hal/sam3u1c/inc/sam3u/osc.h **** 	case OSC_MAINCK_4M_RC:
 190:.././hal/sam3u1c/inc/sam3u/osc.h **** 	case OSC_MAINCK_8M_RC:
 191:.././hal/sam3u1c/inc/sam3u/osc.h **** 	case OSC_MAINCK_12M_RC:
 192:.././hal/sam3u1c/inc/sam3u/osc.h **** 		return pmc_osc_is_ready_fastrc();
 209              	 .loc 1 192 10
 210 004a 0C4B     	 ldr r3,.L24+4
 211 004c 9847     	 blx r3
 212              	.LVL8:
 213 004e 0346     	 mov r3,r0
 214 0050 002B     	 cmp r3,#0
 215 0052 14BF     	 ite ne
 216 0054 0123     	 movne r3,#1
 217 0056 0023     	 moveq r3,#0
 218 0058 DBB2     	 uxtb r3,r3
 219 005a 09E0     	 b .L23
 220              	.L18:
 193:.././hal/sam3u1c/inc/sam3u/osc.h **** 
 194:.././hal/sam3u1c/inc/sam3u/osc.h **** 	case OSC_MAINCK_XTAL:
 195:.././hal/sam3u1c/inc/sam3u/osc.h **** 	case OSC_MAINCK_BYPASS:
 196:.././hal/sam3u1c/inc/sam3u/osc.h **** 		return pmc_osc_is_ready_main_xtal();
 221              	 .loc 1 196 10
 222 005c 084B     	 ldr r3,.L24+8
 223 005e 9847     	 blx r3
 224              	.LVL9:
 225 0060 0346     	 mov r3,r0
 226 0062 002B     	 cmp r3,#0
 227 0064 14BF     	 ite ne
 228 0066 0123     	 movne r3,#1
 229 0068 0023     	 moveq r3,#0
 230 006a DBB2     	 uxtb r3,r3
 231 006c 00E0     	 b .L23
 232              	.L17:
 197:.././hal/sam3u1c/inc/sam3u/osc.h **** 	}
 198:.././hal/sam3u1c/inc/sam3u/osc.h **** 
 199:.././hal/sam3u1c/inc/sam3u/osc.h **** 	return 0;
 233              	 .loc 1 199 9
 234 006e 0023     	 movs r3,#0
 235              	.L23:
 200:.././hal/sam3u1c/inc/sam3u/osc.h **** }
 236              	 .loc 1 200 1
 237 0070 1846     	 mov r0,r3
 238 0072 0837     	 adds r7,r7,#8
 239              	.LCFI8:
 240              	 .cfi_def_cfa_offset 8
 241 0074 BD46     	 mov sp,r7
 242              	.LCFI9:
 243              	 .cfi_def_cfa_register 13
 244              	 
 245 0076 80BD     	 pop {r7,pc}
 246              	.L25:
 247              	 .align 2
 248              	.L24:
 249 0078 00000000 	 .word pmc_osc_is_ready_32kxtal
 250 007c 00000000 	 .word pmc_osc_is_ready_fastrc
 251 0080 00000000 	 .word pmc_osc_is_ready_main_xtal
 252              	 .cfi_endproc
 253              	.LFE71:
 255              	 .section .text.osc_get_rate,"ax",%progbits
 256              	 .align 1
 257              	 .syntax unified
 258              	 .thumb
 259              	 .thumb_func
 260              	 .fpu softvfp
 262              	osc_get_rate:
 263              	.LFB72:
 201:.././hal/sam3u1c/inc/sam3u/osc.h **** 
 202:.././hal/sam3u1c/inc/sam3u/osc.h **** static inline uint32_t osc_get_rate(uint32_t ul_id)
 203:.././hal/sam3u1c/inc/sam3u/osc.h **** {
 264              	 .loc 1 203 1
 265              	 .cfi_startproc
 266              	 
 267              	 
 268              	 
 269 0000 80B4     	 push {r7}
 270              	.LCFI10:
 271              	 .cfi_def_cfa_offset 4
 272              	 .cfi_offset 7,-4
 273 0002 83B0     	 sub sp,sp,#12
 274              	.LCFI11:
 275              	 .cfi_def_cfa_offset 16
 276 0004 00AF     	 add r7,sp,#0
 277              	.LCFI12:
 278              	 .cfi_def_cfa_register 7
 279 0006 7860     	 str r0,[r7,#4]
 204:.././hal/sam3u1c/inc/sam3u/osc.h **** 	switch (ul_id) {
 280              	 .loc 1 204 2
 281 0008 7B68     	 ldr r3,[r7,#4]
 282 000a 072B     	 cmp r3,#7
 283 000c 23D8     	 bhi .L27
 284 000e 01A2     	 adr r2,.L29
 285 0010 52F823F0 	 ldr pc,[r2,r3,lsl#2]
 286              	 .p2align 2
 287              	.L29:
 288 0014 35000000 	 .word .L36+1
 289 0018 3B000000 	 .word .L35+1
 290 001c 3F000000 	 .word .L34+1
 291 0020 43000000 	 .word .L33+1
 292 0024 47000000 	 .word .L32+1
 293 0028 4B000000 	 .word .L31+1
 294 002c 4F000000 	 .word .L30+1
 295 0030 53000000 	 .word .L28+1
 296              	 .p2align 1
 297              	.L36:
 205:.././hal/sam3u1c/inc/sam3u/osc.h **** 	case OSC_SLCK_32K_RC:
 206:.././hal/sam3u1c/inc/sam3u/osc.h **** 		return OSC_SLCK_32K_RC_HZ;
 298              	 .loc 1 206 10
 299 0034 4FF4FA43 	 mov r3,#32000
 300 0038 0EE0     	 b .L37
 301              	.L35:
 207:.././hal/sam3u1c/inc/sam3u/osc.h **** 
 208:.././hal/sam3u1c/inc/sam3u/osc.h **** 	case OSC_SLCK_32K_XTAL:
 209:.././hal/sam3u1c/inc/sam3u/osc.h **** 		return BOARD_FREQ_SLCK_XTAL;
 302              	 .loc 1 209 10
 303 003a 0023     	 movs r3,#0
 304 003c 0CE0     	 b .L37
 305              	.L34:
 210:.././hal/sam3u1c/inc/sam3u/osc.h **** 
 211:.././hal/sam3u1c/inc/sam3u/osc.h **** 	case OSC_SLCK_32K_BYPASS:
 212:.././hal/sam3u1c/inc/sam3u/osc.h **** 		return BOARD_FREQ_SLCK_BYPASS;
 306              	 .loc 1 212 10
 307 003e 0023     	 movs r3,#0
 308 0040 0AE0     	 b .L37
 309              	.L33:
 213:.././hal/sam3u1c/inc/sam3u/osc.h **** 
 214:.././hal/sam3u1c/inc/sam3u/osc.h **** 	case OSC_MAINCK_4M_RC:
 215:.././hal/sam3u1c/inc/sam3u/osc.h **** 		return OSC_MAINCK_4M_RC_HZ;
 310              	 .loc 1 215 10
 311 0042 084B     	 ldr r3,.L38
 312 0044 08E0     	 b .L37
 313              	.L32:
 216:.././hal/sam3u1c/inc/sam3u/osc.h **** 
 217:.././hal/sam3u1c/inc/sam3u/osc.h **** 	case OSC_MAINCK_8M_RC:
 218:.././hal/sam3u1c/inc/sam3u/osc.h **** 		return OSC_MAINCK_8M_RC_HZ;
 314              	 .loc 1 218 10
 315 0046 084B     	 ldr r3,.L38+4
 316 0048 06E0     	 b .L37
 317              	.L31:
 219:.././hal/sam3u1c/inc/sam3u/osc.h **** 
 220:.././hal/sam3u1c/inc/sam3u/osc.h **** 	case OSC_MAINCK_12M_RC:
 221:.././hal/sam3u1c/inc/sam3u/osc.h **** 		return OSC_MAINCK_12M_RC_HZ;
 318              	 .loc 1 221 10
 319 004a 084B     	 ldr r3,.L38+8
 320 004c 04E0     	 b .L37
 321              	.L30:
 222:.././hal/sam3u1c/inc/sam3u/osc.h **** 
 223:.././hal/sam3u1c/inc/sam3u/osc.h **** 	case OSC_MAINCK_XTAL:
 224:.././hal/sam3u1c/inc/sam3u/osc.h **** 		return BOARD_FREQ_MAINCK_XTAL;
 322              	 .loc 1 224 10
 323 004e 074B     	 ldr r3,.L38+8
 324 0050 02E0     	 b .L37
 325              	.L28:
 225:.././hal/sam3u1c/inc/sam3u/osc.h **** 
 226:.././hal/sam3u1c/inc/sam3u/osc.h **** 	case OSC_MAINCK_BYPASS:
 227:.././hal/sam3u1c/inc/sam3u/osc.h **** 		return BOARD_FREQ_MAINCK_BYPASS;
 326              	 .loc 1 227 10
 327 0052 064B     	 ldr r3,.L38+8
 328 0054 00E0     	 b .L37
 329              	.L27:
 228:.././hal/sam3u1c/inc/sam3u/osc.h **** 	}
 229:.././hal/sam3u1c/inc/sam3u/osc.h **** 
 230:.././hal/sam3u1c/inc/sam3u/osc.h **** 	return 0;
 330              	 .loc 1 230 9
 331 0056 0023     	 movs r3,#0
 332              	.L37:
 231:.././hal/sam3u1c/inc/sam3u/osc.h **** }
 333              	 .loc 1 231 1
 334 0058 1846     	 mov r0,r3
 335 005a 0C37     	 adds r7,r7,#12
 336              	.LCFI13:
 337              	 .cfi_def_cfa_offset 4
 338 005c BD46     	 mov sp,r7
 339              	.LCFI14:
 340              	 .cfi_def_cfa_register 13
 341              	 
 342 005e 80BC     	 pop {r7}
 343              	.LCFI15:
 344              	 .cfi_restore 7
 345              	 .cfi_def_cfa_offset 0
 346 0060 7047     	 bx lr
 347              	.L39:
 348 0062 00BF     	 .align 2
 349              	.L38:
 350 0064 00093D00 	 .word 4000000
 351 0068 00127A00 	 .word 8000000
 352 006c 001BB700 	 .word 12000000
 353              	 .cfi_endproc
 354              	.LFE72:
 356              	 .section .text.osc_wait_ready,"ax",%progbits
 357              	 .align 1
 358              	 .syntax unified
 359              	 .thumb
 360              	 .thumb_func
 361              	 .fpu softvfp
 363              	osc_wait_ready:
 364              	.LFB73:
 365              	 .file 2 ".././hal/sam3u1c/inc/osc.h"
   1:.././hal/sam3u1c/inc/osc.h **** /**
   2:.././hal/sam3u1c/inc/osc.h ****  * \file
   3:.././hal/sam3u1c/inc/osc.h ****  *
   4:.././hal/sam3u1c/inc/osc.h ****  * \brief Oscillator management
   5:.././hal/sam3u1c/inc/osc.h ****  *
   6:.././hal/sam3u1c/inc/osc.h ****  * Copyright (c) 2010-2014 Atmel Corporation. All rights reserved.
   7:.././hal/sam3u1c/inc/osc.h ****  *
   8:.././hal/sam3u1c/inc/osc.h ****  * \asf_license_start
   9:.././hal/sam3u1c/inc/osc.h ****  *
  10:.././hal/sam3u1c/inc/osc.h ****  * \page License
  11:.././hal/sam3u1c/inc/osc.h ****  *
  12:.././hal/sam3u1c/inc/osc.h ****  * Redistribution and use in source and binary forms, with or without
  13:.././hal/sam3u1c/inc/osc.h ****  * modification, are permitted provided that the following conditions are met:
  14:.././hal/sam3u1c/inc/osc.h ****  *
  15:.././hal/sam3u1c/inc/osc.h ****  * 1. Redistributions of source code must retain the above copyright notice,
  16:.././hal/sam3u1c/inc/osc.h ****  *    this list of conditions and the following disclaimer.
  17:.././hal/sam3u1c/inc/osc.h ****  *
  18:.././hal/sam3u1c/inc/osc.h ****  * 2. Redistributions in binary form must reproduce the above copyright notice,
  19:.././hal/sam3u1c/inc/osc.h ****  *    this list of conditions and the following disclaimer in the documentation
  20:.././hal/sam3u1c/inc/osc.h ****  *    and/or other materials provided with the distribution.
  21:.././hal/sam3u1c/inc/osc.h ****  *
  22:.././hal/sam3u1c/inc/osc.h ****  * 3. The name of Atmel may not be used to endorse or promote products derived
  23:.././hal/sam3u1c/inc/osc.h ****  *    from this software without specific prior written permission.
  24:.././hal/sam3u1c/inc/osc.h ****  *
  25:.././hal/sam3u1c/inc/osc.h ****  * 4. This software may only be redistributed and used in connection with an
  26:.././hal/sam3u1c/inc/osc.h ****  *    Atmel microcontroller product.
  27:.././hal/sam3u1c/inc/osc.h ****  *
  28:.././hal/sam3u1c/inc/osc.h ****  * THIS SOFTWARE IS PROVIDED BY ATMEL "AS IS" AND ANY EXPRESS OR IMPLIED
  29:.././hal/sam3u1c/inc/osc.h ****  * WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF
  30:.././hal/sam3u1c/inc/osc.h ****  * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT ARE
  31:.././hal/sam3u1c/inc/osc.h ****  * EXPRESSLY AND SPECIFICALLY DISCLAIMED. IN NO EVENT SHALL ATMEL BE LIABLE FOR
  32:.././hal/sam3u1c/inc/osc.h ****  * ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  33:.././hal/sam3u1c/inc/osc.h ****  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
  34:.././hal/sam3u1c/inc/osc.h ****  * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
  35:.././hal/sam3u1c/inc/osc.h ****  * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT,
  36:.././hal/sam3u1c/inc/osc.h ****  * STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN
  37:.././hal/sam3u1c/inc/osc.h ****  * ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  38:.././hal/sam3u1c/inc/osc.h ****  * POSSIBILITY OF SUCH DAMAGE.
  39:.././hal/sam3u1c/inc/osc.h ****  *
  40:.././hal/sam3u1c/inc/osc.h ****  * \asf_license_stop
  41:.././hal/sam3u1c/inc/osc.h ****  *
  42:.././hal/sam3u1c/inc/osc.h ****  */
  43:.././hal/sam3u1c/inc/osc.h **** #ifndef OSC_H_INCLUDED
  44:.././hal/sam3u1c/inc/osc.h **** #define OSC_H_INCLUDED
  45:.././hal/sam3u1c/inc/osc.h **** 
  46:.././hal/sam3u1c/inc/osc.h **** #include "parts.h"
  47:.././hal/sam3u1c/inc/osc.h **** #include "conf_clock.h"
  48:.././hal/sam3u1c/inc/osc.h **** 
  49:.././hal/sam3u1c/inc/osc.h **** #if SAM3S
  50:.././hal/sam3u1c/inc/osc.h **** # include "sam3s/osc.h"
  51:.././hal/sam3u1c/inc/osc.h **** #elif SAM3XA
  52:.././hal/sam3u1c/inc/osc.h **** # include "sam3x/osc.h"
  53:.././hal/sam3u1c/inc/osc.h **** #elif SAM3U
  54:.././hal/sam3u1c/inc/osc.h **** # include "sam3u/osc.h"
  55:.././hal/sam3u1c/inc/osc.h **** #elif SAM3N
  56:.././hal/sam3u1c/inc/osc.h **** # include "sam3n/osc.h"
  57:.././hal/sam3u1c/inc/osc.h **** #elif SAM4S
  58:.././hal/sam3u1c/inc/osc.h **** # include "sam4s/osc.h"
  59:.././hal/sam3u1c/inc/osc.h **** #elif SAM4E
  60:.././hal/sam3u1c/inc/osc.h **** # include "sam4e/osc.h"
  61:.././hal/sam3u1c/inc/osc.h **** #elif SAM4C
  62:.././hal/sam3u1c/inc/osc.h **** # include "sam4c/osc.h"
  63:.././hal/sam3u1c/inc/osc.h **** #elif SAM4CM
  64:.././hal/sam3u1c/inc/osc.h **** # include "sam4cm/osc.h"
  65:.././hal/sam3u1c/inc/osc.h **** #elif SAM4CP
  66:.././hal/sam3u1c/inc/osc.h **** # include "sam4cp/osc.h"
  67:.././hal/sam3u1c/inc/osc.h **** #elif SAM4L
  68:.././hal/sam3u1c/inc/osc.h **** # include "sam4l/osc.h"
  69:.././hal/sam3u1c/inc/osc.h **** #elif SAM4N
  70:.././hal/sam3u1c/inc/osc.h **** # include "sam4n/osc.h"
  71:.././hal/sam3u1c/inc/osc.h **** #elif SAMG
  72:.././hal/sam3u1c/inc/osc.h **** # include "samg/osc.h"
  73:.././hal/sam3u1c/inc/osc.h **** #elif (UC3A0 || UC3A1)
  74:.././hal/sam3u1c/inc/osc.h **** # include "uc3a0_a1/osc.h"
  75:.././hal/sam3u1c/inc/osc.h **** #elif UC3A3
  76:.././hal/sam3u1c/inc/osc.h **** # include "uc3a3_a4/osc.h"
  77:.././hal/sam3u1c/inc/osc.h **** #elif UC3B
  78:.././hal/sam3u1c/inc/osc.h **** # include "uc3b0_b1/osc.h"
  79:.././hal/sam3u1c/inc/osc.h **** #elif UC3C
  80:.././hal/sam3u1c/inc/osc.h **** # include "uc3c/osc.h"
  81:.././hal/sam3u1c/inc/osc.h **** #elif UC3D
  82:.././hal/sam3u1c/inc/osc.h **** # include "uc3d/osc.h"
  83:.././hal/sam3u1c/inc/osc.h **** #elif UC3L
  84:.././hal/sam3u1c/inc/osc.h **** # include "uc3l/osc.h"
  85:.././hal/sam3u1c/inc/osc.h **** #elif XMEGA
  86:.././hal/sam3u1c/inc/osc.h **** # include "xmega/osc.h"
  87:.././hal/sam3u1c/inc/osc.h **** #else
  88:.././hal/sam3u1c/inc/osc.h **** # error Unsupported chip type
  89:.././hal/sam3u1c/inc/osc.h **** #endif
  90:.././hal/sam3u1c/inc/osc.h **** 
  91:.././hal/sam3u1c/inc/osc.h **** /**
  92:.././hal/sam3u1c/inc/osc.h ****  * \ingroup clk_group
  93:.././hal/sam3u1c/inc/osc.h ****  * \defgroup osc_group Oscillator Management
  94:.././hal/sam3u1c/inc/osc.h ****  *
  95:.././hal/sam3u1c/inc/osc.h ****  * This group contains functions and definitions related to configuring
  96:.././hal/sam3u1c/inc/osc.h ****  * and enabling/disabling on-chip oscillators. Internal RC-oscillators,
  97:.././hal/sam3u1c/inc/osc.h ****  * external crystal oscillators and external clock generators are
  98:.././hal/sam3u1c/inc/osc.h ****  * supported by this module. What all of these have in common is that
  99:.././hal/sam3u1c/inc/osc.h ****  * they swing at a fixed, nominal frequency which is normally not
 100:.././hal/sam3u1c/inc/osc.h ****  * adjustable.
 101:.././hal/sam3u1c/inc/osc.h ****  *
 102:.././hal/sam3u1c/inc/osc.h ****  * \par Example: Enabling an oscillator
 103:.././hal/sam3u1c/inc/osc.h ****  *
 104:.././hal/sam3u1c/inc/osc.h ****  * The following example demonstrates how to enable the external
 105:.././hal/sam3u1c/inc/osc.h ****  * oscillator on XMEGA A and wait for it to be ready to use. The
 106:.././hal/sam3u1c/inc/osc.h ****  * oscillator identifiers are platform-specific, so while the same
 107:.././hal/sam3u1c/inc/osc.h ****  * procedure is used on all platforms, the parameter to osc_enable()
 108:.././hal/sam3u1c/inc/osc.h ****  * will be different from device to device.
 109:.././hal/sam3u1c/inc/osc.h ****  * \code
 110:.././hal/sam3u1c/inc/osc.h **** 	osc_enable(OSC_ID_XOSC);
 111:.././hal/sam3u1c/inc/osc.h **** 	osc_wait_ready(OSC_ID_XOSC); \endcode
 112:.././hal/sam3u1c/inc/osc.h ****  *
 113:.././hal/sam3u1c/inc/osc.h ****  * \section osc_group_board Board-specific Definitions
 114:.././hal/sam3u1c/inc/osc.h ****  * If external oscillators are used, the board code must provide the
 115:.././hal/sam3u1c/inc/osc.h ****  * following definitions for each of those:
 116:.././hal/sam3u1c/inc/osc.h ****  *   - \b BOARD_<osc name>_HZ: The nominal frequency of the oscillator.
 117:.././hal/sam3u1c/inc/osc.h ****  *   - \b BOARD_<osc name>_STARTUP_US: The startup time of the
 118:.././hal/sam3u1c/inc/osc.h ****  *     oscillator in microseconds.
 119:.././hal/sam3u1c/inc/osc.h ****  *   - \b BOARD_<osc name>_TYPE: The type of oscillator connected, i.e.
 120:.././hal/sam3u1c/inc/osc.h ****  *     whether it's a crystal or external clock, and sometimes what kind
 121:.././hal/sam3u1c/inc/osc.h ****  *     of crystal it is. The meaning of this value is platform-specific.
 122:.././hal/sam3u1c/inc/osc.h ****  *
 123:.././hal/sam3u1c/inc/osc.h ****  * @{
 124:.././hal/sam3u1c/inc/osc.h ****  */
 125:.././hal/sam3u1c/inc/osc.h **** 
 126:.././hal/sam3u1c/inc/osc.h **** //! \name Oscillator Management
 127:.././hal/sam3u1c/inc/osc.h **** //@{
 128:.././hal/sam3u1c/inc/osc.h **** /**
 129:.././hal/sam3u1c/inc/osc.h ****  * \fn void osc_enable(uint8_t id)
 130:.././hal/sam3u1c/inc/osc.h ****  * \brief Enable oscillator \a id
 131:.././hal/sam3u1c/inc/osc.h ****  *
 132:.././hal/sam3u1c/inc/osc.h ****  * The startup time and mode value is automatically determined based on
 133:.././hal/sam3u1c/inc/osc.h ****  * definitions in the board code.
 134:.././hal/sam3u1c/inc/osc.h ****  */
 135:.././hal/sam3u1c/inc/osc.h **** /**
 136:.././hal/sam3u1c/inc/osc.h ****  * \fn void osc_disable(uint8_t id)
 137:.././hal/sam3u1c/inc/osc.h ****  * \brief Disable oscillator \a id
 138:.././hal/sam3u1c/inc/osc.h ****  */
 139:.././hal/sam3u1c/inc/osc.h **** /**
 140:.././hal/sam3u1c/inc/osc.h ****  * \fn osc_is_ready(uint8_t id)
 141:.././hal/sam3u1c/inc/osc.h ****  * \brief Determine whether oscillator \a id is ready.
 142:.././hal/sam3u1c/inc/osc.h ****  * \retval true Oscillator \a id is running and ready to use as a clock
 143:.././hal/sam3u1c/inc/osc.h ****  * source.
 144:.././hal/sam3u1c/inc/osc.h ****  * \retval false Oscillator \a id is not running.
 145:.././hal/sam3u1c/inc/osc.h ****  */
 146:.././hal/sam3u1c/inc/osc.h **** /**
 147:.././hal/sam3u1c/inc/osc.h ****  * \fn uint32_t osc_get_rate(uint8_t id)
 148:.././hal/sam3u1c/inc/osc.h ****  * \brief Return the frequency of oscillator \a id in Hz
 149:.././hal/sam3u1c/inc/osc.h ****  */
 150:.././hal/sam3u1c/inc/osc.h **** 
 151:.././hal/sam3u1c/inc/osc.h **** #ifndef __ASSEMBLY__
 152:.././hal/sam3u1c/inc/osc.h **** 
 153:.././hal/sam3u1c/inc/osc.h **** /**
 154:.././hal/sam3u1c/inc/osc.h ****  * \brief Wait until the oscillator identified by \a id is ready
 155:.././hal/sam3u1c/inc/osc.h ****  *
 156:.././hal/sam3u1c/inc/osc.h ****  * This function will busy-wait for the oscillator identified by \a id
 157:.././hal/sam3u1c/inc/osc.h ****  * to become stable and ready to use as a clock source.
 158:.././hal/sam3u1c/inc/osc.h ****  *
 159:.././hal/sam3u1c/inc/osc.h ****  * \param id A number identifying the oscillator to wait for.
 160:.././hal/sam3u1c/inc/osc.h ****  */
 161:.././hal/sam3u1c/inc/osc.h **** static inline void osc_wait_ready(uint8_t id)
 162:.././hal/sam3u1c/inc/osc.h **** {
 366              	 .loc 2 162 1
 367              	 .cfi_startproc
 368              	 
 369              	 
 370 0000 80B5     	 push {r7,lr}
 371              	.LCFI16:
 372              	 .cfi_def_cfa_offset 8
 373              	 .cfi_offset 7,-8
 374              	 .cfi_offset 14,-4
 375 0002 82B0     	 sub sp,sp,#8
 376              	.LCFI17:
 377              	 .cfi_def_cfa_offset 16
 378 0004 00AF     	 add r7,sp,#0
 379              	.LCFI18:
 380              	 .cfi_def_cfa_register 7
 381 0006 0346     	 mov r3,r0
 382 0008 FB71     	 strb r3,[r7,#7]
 163:.././hal/sam3u1c/inc/osc.h **** 	while (!osc_is_ready(id)) {
 383              	 .loc 2 163 8
 384 000a 00BF     	 nop
 385              	.L41:
 386              	 .loc 2 163 10 discriminator 1
 387 000c FB79     	 ldrb r3,[r7,#7]
 388 000e 1846     	 mov r0,r3
 389 0010 054B     	 ldr r3,.L42
 390 0012 9847     	 blx r3
 391              	.LVL10:
 392 0014 0346     	 mov r3,r0
 393              	 .loc 2 163 9 discriminator 1
 394 0016 83F00103 	 eor r3,r3,#1
 395 001a DBB2     	 uxtb r3,r3
 396              	 .loc 2 163 8 discriminator 1
 397 001c 002B     	 cmp r3,#0
 398 001e F5D1     	 bne .L41
 164:.././hal/sam3u1c/inc/osc.h **** 		/* Do nothing */
 165:.././hal/sam3u1c/inc/osc.h **** 	}
 166:.././hal/sam3u1c/inc/osc.h **** }
 399              	 .loc 2 166 1
 400 0020 00BF     	 nop
 401 0022 0837     	 adds r7,r7,#8
 402              	.LCFI19:
 403              	 .cfi_def_cfa_offset 8
 404 0024 BD46     	 mov sp,r7
 405              	.LCFI20:
 406              	 .cfi_def_cfa_register 13
 407              	 
 408 0026 80BD     	 pop {r7,pc}
 409              	.L43:
 410              	 .align 2
 411              	.L42:
 412 0028 00000000 	 .word osc_is_ready
 413              	 .cfi_endproc
 414              	.LFE73:
 416              	 .section .text.pll_config_init,"ax",%progbits
 417              	 .align 1
 418              	 .syntax unified
 419              	 .thumb
 420              	 .thumb_func
 421              	 .fpu softvfp
 423              	pll_config_init:
 424              	.LFB74:
 425              	 .file 3 ".././hal/sam3u1c/inc/sam3u/pll.h"
   1:.././hal/sam3u1c/inc/sam3u/pll.h **** /**
   2:.././hal/sam3u1c/inc/sam3u/pll.h ****  * \file
   3:.././hal/sam3u1c/inc/sam3u/pll.h ****  *
   4:.././hal/sam3u1c/inc/sam3u/pll.h ****  * \brief Chip-specific PLL definitions.
   5:.././hal/sam3u1c/inc/sam3u/pll.h ****  *
   6:.././hal/sam3u1c/inc/sam3u/pll.h ****  * Copyright (c) 2011 - 2013 Atmel Corporation. All rights reserved.
   7:.././hal/sam3u1c/inc/sam3u/pll.h ****  *
   8:.././hal/sam3u1c/inc/sam3u/pll.h ****  * \asf_license_start
   9:.././hal/sam3u1c/inc/sam3u/pll.h ****  *
  10:.././hal/sam3u1c/inc/sam3u/pll.h ****  * \page License
  11:.././hal/sam3u1c/inc/sam3u/pll.h ****  *
  12:.././hal/sam3u1c/inc/sam3u/pll.h ****  * Redistribution and use in source and binary forms, with or without
  13:.././hal/sam3u1c/inc/sam3u/pll.h ****  * modification, are permitted provided that the following conditions are met:
  14:.././hal/sam3u1c/inc/sam3u/pll.h ****  *
  15:.././hal/sam3u1c/inc/sam3u/pll.h ****  * 1. Redistributions of source code must retain the above copyright notice,
  16:.././hal/sam3u1c/inc/sam3u/pll.h ****  *    this list of conditions and the following disclaimer.
  17:.././hal/sam3u1c/inc/sam3u/pll.h ****  *
  18:.././hal/sam3u1c/inc/sam3u/pll.h ****  * 2. Redistributions in binary form must reproduce the above copyright notice,
  19:.././hal/sam3u1c/inc/sam3u/pll.h ****  *    this list of conditions and the following disclaimer in the documentation
  20:.././hal/sam3u1c/inc/sam3u/pll.h ****  *    and/or other materials provided with the distribution.
  21:.././hal/sam3u1c/inc/sam3u/pll.h ****  *
  22:.././hal/sam3u1c/inc/sam3u/pll.h ****  * 3. The name of Atmel may not be used to endorse or promote products derived
  23:.././hal/sam3u1c/inc/sam3u/pll.h ****  *    from this software without specific prior written permission.
  24:.././hal/sam3u1c/inc/sam3u/pll.h ****  *
  25:.././hal/sam3u1c/inc/sam3u/pll.h ****  * 4. This software may only be redistributed and used in connection with an
  26:.././hal/sam3u1c/inc/sam3u/pll.h ****  *    Atmel microcontroller product.
  27:.././hal/sam3u1c/inc/sam3u/pll.h ****  *
  28:.././hal/sam3u1c/inc/sam3u/pll.h ****  * THIS SOFTWARE IS PROVIDED BY ATMEL "AS IS" AND ANY EXPRESS OR IMPLIED
  29:.././hal/sam3u1c/inc/sam3u/pll.h ****  * WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF
  30:.././hal/sam3u1c/inc/sam3u/pll.h ****  * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT ARE
  31:.././hal/sam3u1c/inc/sam3u/pll.h ****  * EXPRESSLY AND SPECIFICALLY DISCLAIMED. IN NO EVENT SHALL ATMEL BE LIABLE FOR
  32:.././hal/sam3u1c/inc/sam3u/pll.h ****  * ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  33:.././hal/sam3u1c/inc/sam3u/pll.h ****  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
  34:.././hal/sam3u1c/inc/sam3u/pll.h ****  * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
  35:.././hal/sam3u1c/inc/sam3u/pll.h ****  * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT,
  36:.././hal/sam3u1c/inc/sam3u/pll.h ****  * STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN
  37:.././hal/sam3u1c/inc/sam3u/pll.h ****  * ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  38:.././hal/sam3u1c/inc/sam3u/pll.h ****  * POSSIBILITY OF SUCH DAMAGE.
  39:.././hal/sam3u1c/inc/sam3u/pll.h ****  *
  40:.././hal/sam3u1c/inc/sam3u/pll.h ****  * \asf_license_stop
  41:.././hal/sam3u1c/inc/sam3u/pll.h ****  *
  42:.././hal/sam3u1c/inc/sam3u/pll.h ****  */
  43:.././hal/sam3u1c/inc/sam3u/pll.h **** 
  44:.././hal/sam3u1c/inc/sam3u/pll.h **** #ifndef CHIP_PLL_H_INCLUDED
  45:.././hal/sam3u1c/inc/sam3u/pll.h **** #define CHIP_PLL_H_INCLUDED
  46:.././hal/sam3u1c/inc/sam3u/pll.h **** 
  47:.././hal/sam3u1c/inc/sam3u/pll.h **** #include <osc.h>
  48:.././hal/sam3u1c/inc/sam3u/pll.h **** 
  49:.././hal/sam3u1c/inc/sam3u/pll.h **** /// @cond 0
  50:.././hal/sam3u1c/inc/sam3u/pll.h **** /**INDENT-OFF**/
  51:.././hal/sam3u1c/inc/sam3u/pll.h **** #ifdef __cplusplus
  52:.././hal/sam3u1c/inc/sam3u/pll.h **** extern "C" {
  53:.././hal/sam3u1c/inc/sam3u/pll.h **** #endif
  54:.././hal/sam3u1c/inc/sam3u/pll.h **** /**INDENT-ON**/
  55:.././hal/sam3u1c/inc/sam3u/pll.h **** /// @endcond
  56:.././hal/sam3u1c/inc/sam3u/pll.h **** 
  57:.././hal/sam3u1c/inc/sam3u/pll.h **** /**
  58:.././hal/sam3u1c/inc/sam3u/pll.h ****  * \weakgroup pll_group
  59:.././hal/sam3u1c/inc/sam3u/pll.h ****  * @{
  60:.././hal/sam3u1c/inc/sam3u/pll.h ****  */
  61:.././hal/sam3u1c/inc/sam3u/pll.h **** 
  62:.././hal/sam3u1c/inc/sam3u/pll.h **** #define PLL_OUTPUT_MIN_HZ   96000000
  63:.././hal/sam3u1c/inc/sam3u/pll.h **** #define PLL_OUTPUT_MAX_HZ   192000000
  64:.././hal/sam3u1c/inc/sam3u/pll.h **** 
  65:.././hal/sam3u1c/inc/sam3u/pll.h **** #define PLL_INPUT_MIN_HZ    8000000
  66:.././hal/sam3u1c/inc/sam3u/pll.h **** #define PLL_INPUT_MAX_HZ    16000000
  67:.././hal/sam3u1c/inc/sam3u/pll.h **** 
  68:.././hal/sam3u1c/inc/sam3u/pll.h **** #define NR_PLLS             2
  69:.././hal/sam3u1c/inc/sam3u/pll.h **** #define PLLA_ID             0
  70:.././hal/sam3u1c/inc/sam3u/pll.h **** #define UPLL_ID             1   //!< USB UTMI PLL.
  71:.././hal/sam3u1c/inc/sam3u/pll.h **** 
  72:.././hal/sam3u1c/inc/sam3u/pll.h **** #define PLL_UPLL_HZ         480000000
  73:.././hal/sam3u1c/inc/sam3u/pll.h **** 
  74:.././hal/sam3u1c/inc/sam3u/pll.h **** #define PLL_COUNT           0x3fU
  75:.././hal/sam3u1c/inc/sam3u/pll.h **** 
  76:.././hal/sam3u1c/inc/sam3u/pll.h **** enum pll_source {
  77:.././hal/sam3u1c/inc/sam3u/pll.h **** 	PLL_SRC_MAINCK_4M_RC  = OSC_MAINCK_4M_RC,     //!< Internal 4MHz RC oscillator.
  78:.././hal/sam3u1c/inc/sam3u/pll.h **** 	PLL_SRC_MAINCK_8M_RC  = OSC_MAINCK_8M_RC,     //!< Internal 8MHz RC oscillator.
  79:.././hal/sam3u1c/inc/sam3u/pll.h **** 	PLL_SRC_MAINCK_12M_RC = OSC_MAINCK_12M_RC,    //!< Internal 12MHz RC oscillator.
  80:.././hal/sam3u1c/inc/sam3u/pll.h **** 	PLL_SRC_MAINCK_XTAL   = OSC_MAINCK_XTAL,      //!< External crystal oscillator.
  81:.././hal/sam3u1c/inc/sam3u/pll.h **** 	PLL_SRC_MAINCK_BYPASS = OSC_MAINCK_BYPASS,    //!< External bypass oscillator.
  82:.././hal/sam3u1c/inc/sam3u/pll.h **** 	PLL_NR_SOURCES,                               //!< Number of PLL sources.
  83:.././hal/sam3u1c/inc/sam3u/pll.h **** };
  84:.././hal/sam3u1c/inc/sam3u/pll.h **** 
  85:.././hal/sam3u1c/inc/sam3u/pll.h **** struct pll_config {
  86:.././hal/sam3u1c/inc/sam3u/pll.h **** 	uint32_t ctrl;
  87:.././hal/sam3u1c/inc/sam3u/pll.h **** };
  88:.././hal/sam3u1c/inc/sam3u/pll.h **** 
  89:.././hal/sam3u1c/inc/sam3u/pll.h **** #define pll_get_default_rate(pll_id)                                       \
  90:.././hal/sam3u1c/inc/sam3u/pll.h **** 	((osc_get_rate(CONFIG_PLL##pll_id##_SOURCE)                        \
  91:.././hal/sam3u1c/inc/sam3u/pll.h **** 			* CONFIG_PLL##pll_id##_MUL)                        \
  92:.././hal/sam3u1c/inc/sam3u/pll.h **** 			/ CONFIG_PLL##pll_id##_DIV)
  93:.././hal/sam3u1c/inc/sam3u/pll.h **** 
  94:.././hal/sam3u1c/inc/sam3u/pll.h **** /* Force UTMI PLL parameters (Hardware defined) */
  95:.././hal/sam3u1c/inc/sam3u/pll.h **** #ifdef CONFIG_PLL1_SOURCE
  96:.././hal/sam3u1c/inc/sam3u/pll.h **** # undef CONFIG_PLL1_SOURCE
  97:.././hal/sam3u1c/inc/sam3u/pll.h **** #endif
  98:.././hal/sam3u1c/inc/sam3u/pll.h **** #ifdef CONFIG_PLL1_MUL
  99:.././hal/sam3u1c/inc/sam3u/pll.h **** # undef CONFIG_PLL1_MUL
 100:.././hal/sam3u1c/inc/sam3u/pll.h **** #endif
 101:.././hal/sam3u1c/inc/sam3u/pll.h **** #ifdef CONFIG_PLL1_DIV
 102:.././hal/sam3u1c/inc/sam3u/pll.h **** # undef CONFIG_PLL1_DIV
 103:.././hal/sam3u1c/inc/sam3u/pll.h **** #endif
 104:.././hal/sam3u1c/inc/sam3u/pll.h **** #define CONFIG_PLL1_SOURCE  PLL_SRC_MAINCK_XTAL
 105:.././hal/sam3u1c/inc/sam3u/pll.h **** #define CONFIG_PLL1_MUL     0
 106:.././hal/sam3u1c/inc/sam3u/pll.h **** #define CONFIG_PLL1_DIV     0
 107:.././hal/sam3u1c/inc/sam3u/pll.h **** 
 108:.././hal/sam3u1c/inc/sam3u/pll.h **** /**
 109:.././hal/sam3u1c/inc/sam3u/pll.h ****  * \note The SAM3U PLL hardware interprets mul as mul+1. For readability the
 110:.././hal/sam3u1c/inc/sam3u/pll.h ****  *       hardware mul+1 is hidden in this implementation. Use mul as mul
 111:.././hal/sam3u1c/inc/sam3u/pll.h ****  *       effective value.
 112:.././hal/sam3u1c/inc/sam3u/pll.h ****  */
 113:.././hal/sam3u1c/inc/sam3u/pll.h **** static inline void pll_config_init(struct pll_config *p_cfg,
 114:.././hal/sam3u1c/inc/sam3u/pll.h **** 		enum pll_source e_src, uint32_t ul_div, uint32_t ul_mul)
 115:.././hal/sam3u1c/inc/sam3u/pll.h **** {
 426              	 .loc 3 115 1
 427              	 .cfi_startproc
 428              	 
 429              	 
 430 0000 80B5     	 push {r7,lr}
 431              	.LCFI21:
 432              	 .cfi_def_cfa_offset 8
 433              	 .cfi_offset 7,-8
 434              	 .cfi_offset 14,-4
 435 0002 86B0     	 sub sp,sp,#24
 436              	.LCFI22:
 437              	 .cfi_def_cfa_offset 32
 438 0004 00AF     	 add r7,sp,#0
 439              	.LCFI23:
 440              	 .cfi_def_cfa_register 7
 441 0006 F860     	 str r0,[r7,#12]
 442 0008 7A60     	 str r2,[r7,#4]
 443 000a 3B60     	 str r3,[r7]
 444 000c 0B46     	 mov r3,r1
 445 000e FB72     	 strb r3,[r7,#11]
 116:.././hal/sam3u1c/inc/sam3u/pll.h **** 	uint32_t vco_hz;
 117:.././hal/sam3u1c/inc/sam3u/pll.h **** 
 118:.././hal/sam3u1c/inc/sam3u/pll.h **** 	Assert(e_src < PLL_NR_SOURCES);
 119:.././hal/sam3u1c/inc/sam3u/pll.h **** 
 120:.././hal/sam3u1c/inc/sam3u/pll.h **** 	if (ul_div == 0 && ul_mul == 0) { /* Must only be true for UTMI PLL */
 446              	 .loc 3 120 5
 447 0010 7B68     	 ldr r3,[r7,#4]
 448 0012 002B     	 cmp r3,#0
 449 0014 07D1     	 bne .L45
 450              	 .loc 3 120 18 discriminator 1
 451 0016 3B68     	 ldr r3,[r7]
 452 0018 002B     	 cmp r3,#0
 453 001a 04D1     	 bne .L45
 121:.././hal/sam3u1c/inc/sam3u/pll.h **** 		p_cfg->ctrl = CKGR_UCKR_UPLLCOUNT(PLL_COUNT);
 454              	 .loc 3 121 15
 455 001c FB68     	 ldr r3,[r7,#12]
 456 001e 4FF47002 	 mov r2,#15728640
 457 0022 1A60     	 str r2,[r3]
 458 0024 19E0     	 b .L46
 459              	.L45:
 122:.././hal/sam3u1c/inc/sam3u/pll.h **** 	} else { /* PLLA */
 123:.././hal/sam3u1c/inc/sam3u/pll.h **** 		/* Calculate internal VCO frequency */
 124:.././hal/sam3u1c/inc/sam3u/pll.h **** 		vco_hz = osc_get_rate(e_src) / ul_div;
 460              	 .loc 3 124 12
 461 0026 FB7A     	 ldrb r3,[r7,#11]
 462 0028 1846     	 mov r0,r3
 463 002a 0E4B     	 ldr r3,.L47
 464 002c 9847     	 blx r3
 465              	.LVL11:
 466 002e 0246     	 mov r2,r0
 467              	 .loc 3 124 10
 468 0030 7B68     	 ldr r3,[r7,#4]
 469 0032 B2FBF3F3 	 udiv r3,r2,r3
 470 0036 7B61     	 str r3,[r7,#20]
 125:.././hal/sam3u1c/inc/sam3u/pll.h **** 		Assert(vco_hz >= PLL_INPUT_MIN_HZ);
 126:.././hal/sam3u1c/inc/sam3u/pll.h **** 		Assert(vco_hz <= PLL_INPUT_MAX_HZ);
 127:.././hal/sam3u1c/inc/sam3u/pll.h **** 
 128:.././hal/sam3u1c/inc/sam3u/pll.h **** 		vco_hz *= ul_mul;
 471              	 .loc 3 128 10
 472 0038 7B69     	 ldr r3,[r7,#20]
 473 003a 3A68     	 ldr r2,[r7]
 474 003c 02FB03F3 	 mul r3,r2,r3
 475 0040 7B61     	 str r3,[r7,#20]
 129:.././hal/sam3u1c/inc/sam3u/pll.h **** 		Assert(vco_hz >= PLL_OUTPUT_MIN_HZ);
 130:.././hal/sam3u1c/inc/sam3u/pll.h **** 		Assert(vco_hz <= PLL_OUTPUT_MAX_HZ);
 131:.././hal/sam3u1c/inc/sam3u/pll.h **** 
 132:.././hal/sam3u1c/inc/sam3u/pll.h **** 		/* PMC hardware will automatically make it mul+1 */
 133:.././hal/sam3u1c/inc/sam3u/pll.h **** 		p_cfg->ctrl = CKGR_PLLAR_MULA(ul_mul - 1) |
 476              	 .loc 3 133 17
 477 0042 3B68     	 ldr r3,[r7]
 478 0044 013B     	 subs r3,r3,#1
 479 0046 1A04     	 lsls r2,r3,#16
 480 0048 074B     	 ldr r3,.L47+4
 481 004a 1340     	 ands r3,r3,r2
 134:.././hal/sam3u1c/inc/sam3u/pll.h **** 			CKGR_PLLAR_DIVA(ul_div) |
 482              	 .loc 3 134 4
 483 004c 7A68     	 ldr r2,[r7,#4]
 484 004e D2B2     	 uxtb r2,r2
 133:.././hal/sam3u1c/inc/sam3u/pll.h **** 			CKGR_PLLAR_DIVA(ul_div) |
 485              	 .loc 3 133 45
 486 0050 1343     	 orrs r3,r3,r2
 487              	 .loc 3 134 28
 488 0052 43F47C52 	 orr r2,r3,#16128
 133:.././hal/sam3u1c/inc/sam3u/pll.h **** 			CKGR_PLLAR_DIVA(ul_div) |
 489              	 .loc 3 133 15
 490 0056 FB68     	 ldr r3,[r7,#12]
 491 0058 1A60     	 str r2,[r3]
 492              	.L46:
 135:.././hal/sam3u1c/inc/sam3u/pll.h **** 			CKGR_PLLAR_PLLACOUNT(PLL_COUNT);
 136:.././hal/sam3u1c/inc/sam3u/pll.h **** 	}
 137:.././hal/sam3u1c/inc/sam3u/pll.h **** }
 493              	 .loc 3 137 1
 494 005a 00BF     	 nop
 495 005c 1837     	 adds r7,r7,#24
 496              	.LCFI24:
 497              	 .cfi_def_cfa_offset 8
 498 005e BD46     	 mov sp,r7
 499              	.LCFI25:
 500              	 .cfi_def_cfa_register 13
 501              	 
 502 0060 80BD     	 pop {r7,pc}
 503              	.L48:
 504 0062 00BF     	 .align 2
 505              	.L47:
 506 0064 00000000 	 .word osc_get_rate
 507 0068 0000FF07 	 .word 134152192
 508              	 .cfi_endproc
 509              	.LFE74:
 511              	 .section .text.pll_enable,"ax",%progbits
 512              	 .align 1
 513              	 .syntax unified
 514              	 .thumb
 515              	 .thumb_func
 516              	 .fpu softvfp
 518              	pll_enable:
 519              	.LFB77:
 138:.././hal/sam3u1c/inc/sam3u/pll.h **** 
 139:.././hal/sam3u1c/inc/sam3u/pll.h **** #define pll_config_defaults(cfg, pll_id)                                   \
 140:.././hal/sam3u1c/inc/sam3u/pll.h **** 	pll_config_init(cfg,                                               \
 141:.././hal/sam3u1c/inc/sam3u/pll.h **** 			CONFIG_PLL##pll_id##_SOURCE,                       \
 142:.././hal/sam3u1c/inc/sam3u/pll.h **** 			CONFIG_PLL##pll_id##_DIV,                          \
 143:.././hal/sam3u1c/inc/sam3u/pll.h **** 			CONFIG_PLL##pll_id##_MUL)
 144:.././hal/sam3u1c/inc/sam3u/pll.h **** 
 145:.././hal/sam3u1c/inc/sam3u/pll.h **** static inline void pll_config_read(struct pll_config *p_cfg, uint32_t ul_pll_id)
 146:.././hal/sam3u1c/inc/sam3u/pll.h **** {
 147:.././hal/sam3u1c/inc/sam3u/pll.h **** 	Assert(ul_pll_id < NR_PLLS);
 148:.././hal/sam3u1c/inc/sam3u/pll.h **** 
 149:.././hal/sam3u1c/inc/sam3u/pll.h **** 	if (ul_pll_id == PLLA_ID) {
 150:.././hal/sam3u1c/inc/sam3u/pll.h **** 		p_cfg->ctrl = PMC->CKGR_PLLAR;
 151:.././hal/sam3u1c/inc/sam3u/pll.h **** 	} else {
 152:.././hal/sam3u1c/inc/sam3u/pll.h **** 		p_cfg->ctrl = PMC->CKGR_UCKR;
 153:.././hal/sam3u1c/inc/sam3u/pll.h **** 	}
 154:.././hal/sam3u1c/inc/sam3u/pll.h **** }
 155:.././hal/sam3u1c/inc/sam3u/pll.h **** 
 156:.././hal/sam3u1c/inc/sam3u/pll.h **** static inline void pll_config_write(const struct pll_config *p_cfg,
 157:.././hal/sam3u1c/inc/sam3u/pll.h **** 		uint32_t ul_pll_id)
 158:.././hal/sam3u1c/inc/sam3u/pll.h **** {
 159:.././hal/sam3u1c/inc/sam3u/pll.h **** 	Assert(ul_pll_id < NR_PLLS);
 160:.././hal/sam3u1c/inc/sam3u/pll.h **** 
 161:.././hal/sam3u1c/inc/sam3u/pll.h **** 	if (ul_pll_id == PLLA_ID) {
 162:.././hal/sam3u1c/inc/sam3u/pll.h **** 		pmc_disable_pllack(); // Always stop PLL first!
 163:.././hal/sam3u1c/inc/sam3u/pll.h **** 		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
 164:.././hal/sam3u1c/inc/sam3u/pll.h **** 	} else {
 165:.././hal/sam3u1c/inc/sam3u/pll.h **** 		PMC->CKGR_UCKR = p_cfg->ctrl;
 166:.././hal/sam3u1c/inc/sam3u/pll.h **** 	}
 167:.././hal/sam3u1c/inc/sam3u/pll.h **** }
 168:.././hal/sam3u1c/inc/sam3u/pll.h **** 
 169:.././hal/sam3u1c/inc/sam3u/pll.h **** static inline void pll_enable(const struct pll_config *p_cfg,
 170:.././hal/sam3u1c/inc/sam3u/pll.h **** 		uint32_t ul_pll_id)
 171:.././hal/sam3u1c/inc/sam3u/pll.h **** {
 520              	 .loc 3 171 1
 521              	 .cfi_startproc
 522              	 
 523              	 
 524 0000 80B5     	 push {r7,lr}
 525              	.LCFI26:
 526              	 .cfi_def_cfa_offset 8
 527              	 .cfi_offset 7,-8
 528              	 .cfi_offset 14,-4
 529 0002 82B0     	 sub sp,sp,#8
 530              	.LCFI27:
 531              	 .cfi_def_cfa_offset 16
 532 0004 00AF     	 add r7,sp,#0
 533              	.LCFI28:
 534              	 .cfi_def_cfa_register 7
 535 0006 7860     	 str r0,[r7,#4]
 536 0008 3960     	 str r1,[r7]
 172:.././hal/sam3u1c/inc/sam3u/pll.h **** 	Assert(ul_pll_id < NR_PLLS);
 173:.././hal/sam3u1c/inc/sam3u/pll.h **** 
 174:.././hal/sam3u1c/inc/sam3u/pll.h **** 	if (ul_pll_id == PLLA_ID) {
 537              	 .loc 3 174 5
 538 000a 3B68     	 ldr r3,[r7]
 539 000c 002B     	 cmp r3,#0
 540 000e 08D1     	 bne .L50
 175:.././hal/sam3u1c/inc/sam3u/pll.h **** 		pmc_disable_pllack(); // Always stop PLL first!
 541              	 .loc 3 175 3
 542 0010 094B     	 ldr r3,.L53
 543 0012 9847     	 blx r3
 544              	.LVL12:
 176:.././hal/sam3u1c/inc/sam3u/pll.h **** 		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
 545              	 .loc 3 176 43
 546 0014 7B68     	 ldr r3,[r7,#4]
 547 0016 1B68     	 ldr r3,[r3]
 548              	 .loc 3 176 6
 549 0018 084A     	 ldr r2,.L53+4
 550              	 .loc 3 176 36
 551 001a 43F00053 	 orr r3,r3,#536870912
 552              	 .loc 3 176 19
 553 001e 9362     	 str r3,[r2,#40]
 177:.././hal/sam3u1c/inc/sam3u/pll.h **** 	} else {
 178:.././hal/sam3u1c/inc/sam3u/pll.h **** 		PMC->CKGR_UCKR = p_cfg->ctrl | CKGR_UCKR_UPLLEN;
 179:.././hal/sam3u1c/inc/sam3u/pll.h **** 	}
 180:.././hal/sam3u1c/inc/sam3u/pll.h **** }
 554              	 .loc 3 180 1
 555 0020 05E0     	 b .L52
 556              	.L50:
 178:.././hal/sam3u1c/inc/sam3u/pll.h **** 	}
 557              	 .loc 3 178 25
 558 0022 7B68     	 ldr r3,[r7,#4]
 559 0024 1B68     	 ldr r3,[r3]
 178:.././hal/sam3u1c/inc/sam3u/pll.h **** 	}
 560              	 .loc 3 178 6
 561 0026 054A     	 ldr r2,.L53+4
 178:.././hal/sam3u1c/inc/sam3u/pll.h **** 	}
 562              	 .loc 3 178 32
 563 0028 43F48033 	 orr r3,r3,#65536
 178:.././hal/sam3u1c/inc/sam3u/pll.h **** 	}
 564              	 .loc 3 178 18
 565 002c D361     	 str r3,[r2,#28]
 566              	.L52:
 567              	 .loc 3 180 1
 568 002e 00BF     	 nop
 569 0030 0837     	 adds r7,r7,#8
 570              	.LCFI29:
 571              	 .cfi_def_cfa_offset 8
 572 0032 BD46     	 mov sp,r7
 573              	.LCFI30:
 574              	 .cfi_def_cfa_register 13
 575              	 
 576 0034 80BD     	 pop {r7,pc}
 577              	.L54:
 578 0036 00BF     	 .align 2
 579              	.L53:
 580 0038 00000000 	 .word pmc_disable_pllack
 581 003c 00040E40 	 .word 1074660352
 582              	 .cfi_endproc
 583              	.LFE77:
 585              	 .section .text.pll_is_locked,"ax",%progbits
 586              	 .align 1
 587              	 .syntax unified
 588              	 .thumb
 589              	 .thumb_func
 590              	 .fpu softvfp
 592              	pll_is_locked:
 593              	.LFB79:
 181:.././hal/sam3u1c/inc/sam3u/pll.h **** 
 182:.././hal/sam3u1c/inc/sam3u/pll.h **** /**
 183:.././hal/sam3u1c/inc/sam3u/pll.h ****  * \note This will only disable the selected PLL, not the underlying oscillator
 184:.././hal/sam3u1c/inc/sam3u/pll.h ****  *       (mainck).
 185:.././hal/sam3u1c/inc/sam3u/pll.h ****  */
 186:.././hal/sam3u1c/inc/sam3u/pll.h **** static inline void pll_disable(uint32_t ul_pll_id)
 187:.././hal/sam3u1c/inc/sam3u/pll.h **** {
 188:.././hal/sam3u1c/inc/sam3u/pll.h **** 	Assert(ul_pll_id < NR_PLLS);
 189:.././hal/sam3u1c/inc/sam3u/pll.h **** 
 190:.././hal/sam3u1c/inc/sam3u/pll.h **** 	if (ul_pll_id == PLLA_ID) {
 191:.././hal/sam3u1c/inc/sam3u/pll.h **** 		pmc_disable_pllack();
 192:.././hal/sam3u1c/inc/sam3u/pll.h **** 	} else {
 193:.././hal/sam3u1c/inc/sam3u/pll.h **** 		PMC->CKGR_UCKR &= ~CKGR_UCKR_UPLLEN;
 194:.././hal/sam3u1c/inc/sam3u/pll.h **** 	}
 195:.././hal/sam3u1c/inc/sam3u/pll.h **** }
 196:.././hal/sam3u1c/inc/sam3u/pll.h **** 
 197:.././hal/sam3u1c/inc/sam3u/pll.h **** static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
 198:.././hal/sam3u1c/inc/sam3u/pll.h **** {
 594              	 .loc 3 198 1
 595              	 .cfi_startproc
 596              	 
 597              	 
 598 0000 80B5     	 push {r7,lr}
 599              	.LCFI31:
 600              	 .cfi_def_cfa_offset 8
 601              	 .cfi_offset 7,-8
 602              	 .cfi_offset 14,-4
 603 0002 82B0     	 sub sp,sp,#8
 604              	.LCFI32:
 605              	 .cfi_def_cfa_offset 16
 606 0004 00AF     	 add r7,sp,#0
 607              	.LCFI33:
 608              	 .cfi_def_cfa_register 7
 609 0006 7860     	 str r0,[r7,#4]
 199:.././hal/sam3u1c/inc/sam3u/pll.h **** 	Assert(ul_pll_id < NR_PLLS);
 200:.././hal/sam3u1c/inc/sam3u/pll.h **** 
 201:.././hal/sam3u1c/inc/sam3u/pll.h **** 	if (ul_pll_id == PLLA_ID) {
 610              	 .loc 3 201 5
 611 0008 7B68     	 ldr r3,[r7,#4]
 612 000a 002B     	 cmp r3,#0
 613 000c 03D1     	 bne .L56
 202:.././hal/sam3u1c/inc/sam3u/pll.h **** 		return pmc_is_locked_pllack();
 614              	 .loc 3 202 10
 615 000e 054B     	 ldr r3,.L58
 616 0010 9847     	 blx r3
 617              	.LVL13:
 618 0012 0346     	 mov r3,r0
 619 0014 02E0     	 b .L57
 620              	.L56:
 203:.././hal/sam3u1c/inc/sam3u/pll.h **** 	} else {
 204:.././hal/sam3u1c/inc/sam3u/pll.h **** 		return pmc_is_locked_upll();
 621              	 .loc 3 204 10
 622 0016 044B     	 ldr r3,.L58+4
 623 0018 9847     	 blx r3
 624              	.LVL14:
 625 001a 0346     	 mov r3,r0
 626              	.L57:
 205:.././hal/sam3u1c/inc/sam3u/pll.h **** 	}
 206:.././hal/sam3u1c/inc/sam3u/pll.h **** }
 627              	 .loc 3 206 1
 628 001c 1846     	 mov r0,r3
 629 001e 0837     	 adds r7,r7,#8
 630              	.LCFI34:
 631              	 .cfi_def_cfa_offset 8
 632 0020 BD46     	 mov sp,r7
 633              	.LCFI35:
 634              	 .cfi_def_cfa_register 13
 635              	 
 636 0022 80BD     	 pop {r7,pc}
 637              	.L59:
 638              	 .align 2
 639              	.L58:
 640 0024 00000000 	 .word pmc_is_locked_pllack
 641 0028 00000000 	 .word pmc_is_locked_upll
 642              	 .cfi_endproc
 643              	.LFE79:
 645              	 .section .text.pll_enable_source,"ax",%progbits
 646              	 .align 1
 647              	 .syntax unified
 648              	 .thumb
 649              	 .thumb_func
 650              	 .fpu softvfp
 652              	pll_enable_source:
 653              	.LFB80:
 207:.././hal/sam3u1c/inc/sam3u/pll.h **** 
 208:.././hal/sam3u1c/inc/sam3u/pll.h **** static inline void pll_enable_source(enum pll_source e_src)
 209:.././hal/sam3u1c/inc/sam3u/pll.h **** {
 654              	 .loc 3 209 1
 655              	 .cfi_startproc
 656              	 
 657              	 
 658 0000 80B5     	 push {r7,lr}
 659              	.LCFI36:
 660              	 .cfi_def_cfa_offset 8
 661              	 .cfi_offset 7,-8
 662              	 .cfi_offset 14,-4
 663 0002 82B0     	 sub sp,sp,#8
 664              	.LCFI37:
 665              	 .cfi_def_cfa_offset 16
 666 0004 00AF     	 add r7,sp,#0
 667              	.LCFI38:
 668              	 .cfi_def_cfa_register 7
 669 0006 0346     	 mov r3,r0
 670 0008 FB71     	 strb r3,[r7,#7]
 210:.././hal/sam3u1c/inc/sam3u/pll.h **** 	switch (e_src) {
 671              	 .loc 3 210 2
 672 000a FB79     	 ldrb r3,[r7,#7]
 673 000c 033B     	 subs r3,r3,#3
 674 000e 042B     	 cmp r3,#4
 675 0010 08D8     	 bhi .L63
 211:.././hal/sam3u1c/inc/sam3u/pll.h **** 	case PLL_SRC_MAINCK_4M_RC:
 212:.././hal/sam3u1c/inc/sam3u/pll.h **** 	case PLL_SRC_MAINCK_8M_RC:
 213:.././hal/sam3u1c/inc/sam3u/pll.h **** 	case PLL_SRC_MAINCK_12M_RC:
 214:.././hal/sam3u1c/inc/sam3u/pll.h **** 	case PLL_SRC_MAINCK_XTAL:
 215:.././hal/sam3u1c/inc/sam3u/pll.h **** 	case PLL_SRC_MAINCK_BYPASS:
 216:.././hal/sam3u1c/inc/sam3u/pll.h **** 		osc_enable(e_src);
 676              	 .loc 3 216 3
 677 0012 FB79     	 ldrb r3,[r7,#7]
 678 0014 1846     	 mov r0,r3
 679 0016 064B     	 ldr r3,.L64
 680 0018 9847     	 blx r3
 681              	.LVL15:
 217:.././hal/sam3u1c/inc/sam3u/pll.h **** 		osc_wait_ready(e_src);
 682              	 .loc 3 217 3
 683 001a FB79     	 ldrb r3,[r7,#7]
 684 001c 1846     	 mov r0,r3
 685 001e 054B     	 ldr r3,.L64+4
 686 0020 9847     	 blx r3
 687              	.LVL16:
 218:.././hal/sam3u1c/inc/sam3u/pll.h **** 		break;
 688              	 .loc 3 218 3
 689 0022 00E0     	 b .L62
 690              	.L63:
 219:.././hal/sam3u1c/inc/sam3u/pll.h **** 
 220:.././hal/sam3u1c/inc/sam3u/pll.h **** 	default:
 221:.././hal/sam3u1c/inc/sam3u/pll.h **** 		Assert(false);
 222:.././hal/sam3u1c/inc/sam3u/pll.h **** 		break;
 691              	 .loc 3 222 3
 692 0024 00BF     	 nop
 693              	.L62:
 223:.././hal/sam3u1c/inc/sam3u/pll.h **** 	}
 224:.././hal/sam3u1c/inc/sam3u/pll.h **** }
 694              	 .loc 3 224 1
 695 0026 00BF     	 nop
 696 0028 0837     	 adds r7,r7,#8
 697              	.LCFI39:
 698              	 .cfi_def_cfa_offset 8
 699 002a BD46     	 mov sp,r7
 700              	.LCFI40:
 701              	 .cfi_def_cfa_register 13
 702              	 
 703 002c 80BD     	 pop {r7,pc}
 704              	.L65:
 705 002e 00BF     	 .align 2
 706              	.L64:
 707 0030 00000000 	 .word osc_enable
 708 0034 00000000 	 .word osc_wait_ready
 709              	 .cfi_endproc
 710              	.LFE80:
 712              	 .section .text.pll_enable_config_defaults,"ax",%progbits
 713              	 .align 1
 714              	 .syntax unified
 715              	 .thumb
 716              	 .thumb_func
 717              	 .fpu softvfp
 719              	pll_enable_config_defaults:
 720              	.LFB81:
 225:.././hal/sam3u1c/inc/sam3u/pll.h **** 
 226:.././hal/sam3u1c/inc/sam3u/pll.h **** static inline void pll_enable_config_defaults(unsigned int ul_pll_id)
 227:.././hal/sam3u1c/inc/sam3u/pll.h **** {
 721              	 .loc 3 227 1
 722              	 .cfi_startproc
 723              	 
 724              	 
 725 0000 90B5     	 push {r4,r7,lr}
 726              	.LCFI41:
 727              	 .cfi_def_cfa_offset 12
 728              	 .cfi_offset 4,-12
 729              	 .cfi_offset 7,-8
 730              	 .cfi_offset 14,-4
 731 0002 85B0     	 sub sp,sp,#20
 732              	.LCFI42:
 733              	 .cfi_def_cfa_offset 32
 734 0004 00AF     	 add r7,sp,#0
 735              	.LCFI43:
 736              	 .cfi_def_cfa_register 7
 737 0006 7860     	 str r0,[r7,#4]
 228:.././hal/sam3u1c/inc/sam3u/pll.h **** 	struct pll_config pllcfg;
 229:.././hal/sam3u1c/inc/sam3u/pll.h **** 
 230:.././hal/sam3u1c/inc/sam3u/pll.h **** 	if (pll_is_locked(ul_pll_id)) {
 738              	 .loc 3 230 6
 739 0008 7868     	 ldr r0,[r7,#4]
 740 000a 214B     	 ldr r3,.L77
 741 000c 9847     	 blx r3
 742              	.LVL17:
 743 000e 0346     	 mov r3,r0
 744              	 .loc 3 230 5
 745 0010 002B     	 cmp r3,#0
 746 0012 39D1     	 bne .L76
 231:.././hal/sam3u1c/inc/sam3u/pll.h **** 		return; // Pll already running
 232:.././hal/sam3u1c/inc/sam3u/pll.h **** 	}
 233:.././hal/sam3u1c/inc/sam3u/pll.h **** 	switch (ul_pll_id) {
 747              	 .loc 3 233 2
 748 0014 7B68     	 ldr r3,[r7,#4]
 749 0016 002B     	 cmp r3,#0
 750 0018 03D0     	 beq .L69
 751 001a 7B68     	 ldr r3,[r7,#4]
 752 001c 012B     	 cmp r3,#1
 753 001e 15D0     	 beq .L70
 234:.././hal/sam3u1c/inc/sam3u/pll.h **** #ifdef CONFIG_PLL0_SOURCE
 235:.././hal/sam3u1c/inc/sam3u/pll.h **** 	case 0:
 236:.././hal/sam3u1c/inc/sam3u/pll.h **** 		pll_enable_source(CONFIG_PLL0_SOURCE);
 237:.././hal/sam3u1c/inc/sam3u/pll.h **** 		// Source is mainck, select source for mainck
 238:.././hal/sam3u1c/inc/sam3u/pll.h **** 		if (CONFIG_PLL0_SOURCE == PLL_SRC_MAINCK_4M_RC ||
 239:.././hal/sam3u1c/inc/sam3u/pll.h **** 				CONFIG_PLL0_SOURCE == PLL_SRC_MAINCK_8M_RC ||
 240:.././hal/sam3u1c/inc/sam3u/pll.h **** 				CONFIG_PLL0_SOURCE == PLL_SRC_MAINCK_12M_RC) {
 241:.././hal/sam3u1c/inc/sam3u/pll.h **** 			pmc_mainck_osc_select(0);
 242:.././hal/sam3u1c/inc/sam3u/pll.h **** 			while(!pmc_osc_is_ready_mainck());
 243:.././hal/sam3u1c/inc/sam3u/pll.h **** #  ifndef CONFIG_PLL1_SOURCE
 244:.././hal/sam3u1c/inc/sam3u/pll.h **** 			pmc_osc_disable_main_xtal();
 245:.././hal/sam3u1c/inc/sam3u/pll.h **** #  endif
 246:.././hal/sam3u1c/inc/sam3u/pll.h **** 		} else if (CONFIG_PLL0_SOURCE == PLL_SRC_MAINCK_XTAL ||
 247:.././hal/sam3u1c/inc/sam3u/pll.h **** 				CONFIG_PLL0_SOURCE == PLL_SRC_MAINCK_BYPASS) {
 248:.././hal/sam3u1c/inc/sam3u/pll.h **** 			pmc_mainck_osc_select(CKGR_MOR_MOSCSEL);
 249:.././hal/sam3u1c/inc/sam3u/pll.h **** 			while(!pmc_osc_is_ready_mainck());
 250:.././hal/sam3u1c/inc/sam3u/pll.h **** 		}
 251:.././hal/sam3u1c/inc/sam3u/pll.h **** 		pll_config_init(&pllcfg,
 252:.././hal/sam3u1c/inc/sam3u/pll.h **** 				CONFIG_PLL0_SOURCE,
 253:.././hal/sam3u1c/inc/sam3u/pll.h **** 				CONFIG_PLL0_DIV,
 254:.././hal/sam3u1c/inc/sam3u/pll.h **** 				CONFIG_PLL0_MUL);
 255:.././hal/sam3u1c/inc/sam3u/pll.h **** 		break;
 256:.././hal/sam3u1c/inc/sam3u/pll.h **** #endif
 257:.././hal/sam3u1c/inc/sam3u/pll.h **** #ifdef CONFIG_PLL1_SOURCE
 258:.././hal/sam3u1c/inc/sam3u/pll.h **** 	case 1:
 259:.././hal/sam3u1c/inc/sam3u/pll.h **** 		if (pmc_osc_is_bypassed_main_xtal()) {
 260:.././hal/sam3u1c/inc/sam3u/pll.h **** 			// There must be 12MHz clock source on board
 261:.././hal/sam3u1c/inc/sam3u/pll.h **** 		} else {
 262:.././hal/sam3u1c/inc/sam3u/pll.h **** 			// By default, enable and uses XTAL 12MHz
 263:.././hal/sam3u1c/inc/sam3u/pll.h **** 			pll_enable_source(CONFIG_PLL1_SOURCE);
 264:.././hal/sam3u1c/inc/sam3u/pll.h **** 		}
 265:.././hal/sam3u1c/inc/sam3u/pll.h **** 		// Source is main osc
 266:.././hal/sam3u1c/inc/sam3u/pll.h **** 		pll_config_init(&pllcfg,
 267:.././hal/sam3u1c/inc/sam3u/pll.h **** 				CONFIG_PLL1_SOURCE,
 268:.././hal/sam3u1c/inc/sam3u/pll.h **** 				CONFIG_PLL1_DIV,
 269:.././hal/sam3u1c/inc/sam3u/pll.h **** 				CONFIG_PLL1_MUL);
 270:.././hal/sam3u1c/inc/sam3u/pll.h **** 		break;
 271:.././hal/sam3u1c/inc/sam3u/pll.h **** #endif
 272:.././hal/sam3u1c/inc/sam3u/pll.h **** 	default:
 273:.././hal/sam3u1c/inc/sam3u/pll.h **** 		Assert(false);
 274:.././hal/sam3u1c/inc/sam3u/pll.h **** 		break;
 754              	 .loc 3 274 3
 755 0020 24E0     	 b .L73
 756              	.L69:
 236:.././hal/sam3u1c/inc/sam3u/pll.h **** 		// Source is mainck, select source for mainck
 757              	 .loc 3 236 3
 758 0022 0620     	 movs r0,#6
 759 0024 1B4B     	 ldr r3,.L77+4
 760 0026 9847     	 blx r3
 761              	.LVL18:
 248:.././hal/sam3u1c/inc/sam3u/pll.h **** 			while(!pmc_osc_is_ready_mainck());
 762              	 .loc 3 248 4
 763 0028 4FF08070 	 mov r0,#16777216
 764 002c 1A4B     	 ldr r3,.L77+8
 765 002e 9847     	 blx r3
 766              	.LVL19:
 249:.././hal/sam3u1c/inc/sam3u/pll.h **** 		}
 767              	 .loc 3 249 9
 768 0030 00BF     	 nop
 769              	.L72:
 249:.././hal/sam3u1c/inc/sam3u/pll.h **** 		}
 770              	 .loc 3 249 11 discriminator 1
 771 0032 1A4B     	 ldr r3,.L77+12
 772 0034 9847     	 blx r3
 773              	.LVL20:
 774 0036 0346     	 mov r3,r0
 249:.././hal/sam3u1c/inc/sam3u/pll.h **** 		}
 775              	 .loc 3 249 9 discriminator 1
 776 0038 002B     	 cmp r3,#0
 777 003a FAD0     	 beq .L72
 251:.././hal/sam3u1c/inc/sam3u/pll.h **** 				CONFIG_PLL0_SOURCE,
 778              	 .loc 3 251 3
 779 003c 07F10C00 	 add r0,r7,#12
 780 0040 1023     	 movs r3,#16
 781 0042 0122     	 movs r2,#1
 782 0044 0621     	 movs r1,#6
 783 0046 164C     	 ldr r4,.L77+16
 784 0048 A047     	 blx r4
 785              	.LVL21:
 255:.././hal/sam3u1c/inc/sam3u/pll.h **** #endif
 786              	 .loc 3 255 3
 787 004a 0FE0     	 b .L73
 788              	.L70:
 259:.././hal/sam3u1c/inc/sam3u/pll.h **** 			// There must be 12MHz clock source on board
 789              	 .loc 3 259 7
 790 004c 154B     	 ldr r3,.L77+20
 791 004e 9847     	 blx r3
 792              	.LVL22:
 793 0050 0346     	 mov r3,r0
 259:.././hal/sam3u1c/inc/sam3u/pll.h **** 			// There must be 12MHz clock source on board
 794              	 .loc 3 259 6
 795 0052 002B     	 cmp r3,#0
 796 0054 02D1     	 bne .L74
 263:.././hal/sam3u1c/inc/sam3u/pll.h **** 		}
 797              	 .loc 3 263 4
 798 0056 0620     	 movs r0,#6
 799 0058 0E4B     	 ldr r3,.L77+4
 800 005a 9847     	 blx r3
 801              	.LVL23:
 802              	.L74:
 266:.././hal/sam3u1c/inc/sam3u/pll.h **** 				CONFIG_PLL1_SOURCE,
 803              	 .loc 3 266 3
 804 005c 07F10C00 	 add r0,r7,#12
 805 0060 0023     	 movs r3,#0
 806 0062 0022     	 movs r2,#0
 807 0064 0621     	 movs r1,#6
 808 0066 0E4C     	 ldr r4,.L77+16
 809 0068 A047     	 blx r4
 810              	.LVL24:
 270:.././hal/sam3u1c/inc/sam3u/pll.h **** #endif
 811              	 .loc 3 270 3
 812 006a 00BF     	 nop
 813              	.L73:
 275:.././hal/sam3u1c/inc/sam3u/pll.h **** 	}
 276:.././hal/sam3u1c/inc/sam3u/pll.h **** 	pll_enable(&pllcfg, ul_pll_id);
 814              	 .loc 3 276 2
 815 006c 07F10C03 	 add r3,r7,#12
 816 0070 7968     	 ldr r1,[r7,#4]
 817 0072 1846     	 mov r0,r3
 818 0074 0C4B     	 ldr r3,.L77+24
 819 0076 9847     	 blx r3
 820              	.LVL25:
 277:.././hal/sam3u1c/inc/sam3u/pll.h **** 	while (!pll_is_locked(ul_pll_id));
 821              	 .loc 3 277 8
 822 0078 00BF     	 nop
 823              	.L75:
 824              	 .loc 3 277 10 discriminator 1
 825 007a 7868     	 ldr r0,[r7,#4]
 826 007c 044B     	 ldr r3,.L77
 827 007e 9847     	 blx r3
 828              	.LVL26:
 829 0080 0346     	 mov r3,r0
 830              	 .loc 3 277 8 discriminator 1
 831 0082 002B     	 cmp r3,#0
 832 0084 F9D0     	 beq .L75
 833 0086 00E0     	 b .L66
 834              	.L76:
 231:.././hal/sam3u1c/inc/sam3u/pll.h **** 	}
 835              	 .loc 3 231 3
 836 0088 00BF     	 nop
 837              	.L66:
 278:.././hal/sam3u1c/inc/sam3u/pll.h **** }
 838              	 .loc 3 278 1
 839 008a 1437     	 adds r7,r7,#20
 840              	.LCFI44:
 841              	 .cfi_def_cfa_offset 12
 842 008c BD46     	 mov sp,r7
 843              	.LCFI45:
 844              	 .cfi_def_cfa_register 13
 845              	 
 846 008e 90BD     	 pop {r4,r7,pc}
 847              	.L78:
 848              	 .align 2
 849              	.L77:
 850 0090 00000000 	 .word pll_is_locked
 851 0094 00000000 	 .word pll_enable_source
 852 0098 00000000 	 .word pmc_mainck_osc_select
 853 009c 00000000 	 .word pmc_osc_is_ready_mainck
 854 00a0 00000000 	 .word pll_config_init
 855 00a4 00000000 	 .word pmc_osc_is_bypassed_main_xtal
 856 00a8 00000000 	 .word pll_enable
 857              	 .cfi_endproc
 858              	.LFE81:
 860              	 .section .text.ioport_set_pin_mode,"ax",%progbits
 861              	 .align 1
 862              	 .syntax unified
 863              	 .thumb
 864              	 .thumb_func
 865              	 .fpu softvfp
 867              	ioport_set_pin_mode:
 868              	.LFB116:
 869              	 .file 4 ".././hal/sam3u1c/inc/ioport.h"
   1:.././hal/sam3u1c/inc/ioport.h **** /**
   2:.././hal/sam3u1c/inc/ioport.h ****  * \file
   3:.././hal/sam3u1c/inc/ioport.h ****  *
   4:.././hal/sam3u1c/inc/ioport.h ****  * \brief Common IOPORT service main header file for AVR, UC3 and ARM
   5:.././hal/sam3u1c/inc/ioport.h ****  *        architectures.
   6:.././hal/sam3u1c/inc/ioport.h ****  *
   7:.././hal/sam3u1c/inc/ioport.h ****  * Copyright (c) 2012-2014 Atmel Corporation. All rights reserved.
   8:.././hal/sam3u1c/inc/ioport.h ****  *
   9:.././hal/sam3u1c/inc/ioport.h ****  * \asf_license_start
  10:.././hal/sam3u1c/inc/ioport.h ****  *
  11:.././hal/sam3u1c/inc/ioport.h ****  * \page License
  12:.././hal/sam3u1c/inc/ioport.h ****  *
  13:.././hal/sam3u1c/inc/ioport.h ****  * Redistribution and use in source and binary forms, with or without
  14:.././hal/sam3u1c/inc/ioport.h ****  * modification, are permitted provided that the following conditions are met:
  15:.././hal/sam3u1c/inc/ioport.h ****  *
  16:.././hal/sam3u1c/inc/ioport.h ****  * 1. Redistributions of source code must retain the above copyright notice,
  17:.././hal/sam3u1c/inc/ioport.h ****  *    this list of conditions and the following disclaimer.
  18:.././hal/sam3u1c/inc/ioport.h ****  *
  19:.././hal/sam3u1c/inc/ioport.h ****  * 2. Redistributions in binary form must reproduce the above copyright notice,
  20:.././hal/sam3u1c/inc/ioport.h ****  *    this list of conditions and the following disclaimer in the documentation
  21:.././hal/sam3u1c/inc/ioport.h ****  *    and/or other materials provided with the distribution.
  22:.././hal/sam3u1c/inc/ioport.h ****  *
  23:.././hal/sam3u1c/inc/ioport.h ****  * 3. The name of Atmel may not be used to endorse or promote products derived
  24:.././hal/sam3u1c/inc/ioport.h ****  *    from this software without specific prior written permission.
  25:.././hal/sam3u1c/inc/ioport.h ****  *
  26:.././hal/sam3u1c/inc/ioport.h ****  * 4. This software may only be redistributed and used in connection with an
  27:.././hal/sam3u1c/inc/ioport.h ****  *    Atmel microcontroller product.
  28:.././hal/sam3u1c/inc/ioport.h ****  *
  29:.././hal/sam3u1c/inc/ioport.h ****  * THIS SOFTWARE IS PROVIDED BY ATMEL "AS IS" AND ANY EXPRESS OR IMPLIED
  30:.././hal/sam3u1c/inc/ioport.h ****  * WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF
  31:.././hal/sam3u1c/inc/ioport.h ****  * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT ARE
  32:.././hal/sam3u1c/inc/ioport.h ****  * EXPRESSLY AND SPECIFICALLY DISCLAIMED. IN NO EVENT SHALL ATMEL BE LIABLE FOR
  33:.././hal/sam3u1c/inc/ioport.h ****  * ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  34:.././hal/sam3u1c/inc/ioport.h ****  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
  35:.././hal/sam3u1c/inc/ioport.h ****  * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
  36:.././hal/sam3u1c/inc/ioport.h ****  * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT,
  37:.././hal/sam3u1c/inc/ioport.h ****  * STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN
  38:.././hal/sam3u1c/inc/ioport.h ****  * ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  39:.././hal/sam3u1c/inc/ioport.h ****  * POSSIBILITY OF SUCH DAMAGE.
  40:.././hal/sam3u1c/inc/ioport.h ****  *
  41:.././hal/sam3u1c/inc/ioport.h ****  * \asf_license_stop
  42:.././hal/sam3u1c/inc/ioport.h ****  *
  43:.././hal/sam3u1c/inc/ioport.h ****  */
  44:.././hal/sam3u1c/inc/ioport.h **** #ifndef IOPORT_H
  45:.././hal/sam3u1c/inc/ioport.h **** #define IOPORT_H
  46:.././hal/sam3u1c/inc/ioport.h **** 
  47:.././hal/sam3u1c/inc/ioport.h **** #ifdef __cplusplus
  48:.././hal/sam3u1c/inc/ioport.h **** extern "C" {
  49:.././hal/sam3u1c/inc/ioport.h **** #endif
  50:.././hal/sam3u1c/inc/ioport.h **** 
  51:.././hal/sam3u1c/inc/ioport.h **** #include <parts.h>
  52:.././hal/sam3u1c/inc/ioport.h **** #include <compiler.h>
  53:.././hal/sam3u1c/inc/ioport.h **** 
  54:.././hal/sam3u1c/inc/ioport.h **** /**
  55:.././hal/sam3u1c/inc/ioport.h ****  * \defgroup ioport_group Common IOPORT API
  56:.././hal/sam3u1c/inc/ioport.h ****  *
  57:.././hal/sam3u1c/inc/ioport.h ****  * See \ref ioport_quickstart.
  58:.././hal/sam3u1c/inc/ioport.h ****  *
  59:.././hal/sam3u1c/inc/ioport.h ****  * This is common IOPORT service for GPIO pin configuration and control in a
  60:.././hal/sam3u1c/inc/ioport.h ****  * standardized manner across the MEGA, MEGA_RF, XMEGA, UC3 and ARM devices.
  61:.././hal/sam3u1c/inc/ioport.h ****  *
  62:.././hal/sam3u1c/inc/ioport.h ****  * Port pin control code is optimized for each platform, and should produce
  63:.././hal/sam3u1c/inc/ioport.h ****  * both compact and fast execution times when used with constant values.
  64:.././hal/sam3u1c/inc/ioport.h ****  *
  65:.././hal/sam3u1c/inc/ioport.h ****  * \section dependencies Dependencies
  66:.././hal/sam3u1c/inc/ioport.h ****  * This driver depends on the following modules:
  67:.././hal/sam3u1c/inc/ioport.h ****  * - \ref sysclk_group for clock speed and functions.
  68:.././hal/sam3u1c/inc/ioport.h ****  * @{
  69:.././hal/sam3u1c/inc/ioport.h ****  */
  70:.././hal/sam3u1c/inc/ioport.h **** 
  71:.././hal/sam3u1c/inc/ioport.h **** /**
  72:.././hal/sam3u1c/inc/ioport.h ****  * \def IOPORT_CREATE_PIN(port, pin)
  73:.././hal/sam3u1c/inc/ioport.h ****  * \brief Create IOPORT pin number
  74:.././hal/sam3u1c/inc/ioport.h ****  *
  75:.././hal/sam3u1c/inc/ioport.h ****  * Create a IOPORT pin number for use with the IOPORT functions.
  76:.././hal/sam3u1c/inc/ioport.h ****  *
  77:.././hal/sam3u1c/inc/ioport.h ****  * \param port IOPORT port (e.g. PORTA, PA or PIOA depending on chosen
  78:.././hal/sam3u1c/inc/ioport.h ****  *             architecture)
  79:.././hal/sam3u1c/inc/ioport.h ****  * \param pin IOPORT zero-based index of the I/O pin
  80:.././hal/sam3u1c/inc/ioport.h ****  */
  81:.././hal/sam3u1c/inc/ioport.h **** 
  82:.././hal/sam3u1c/inc/ioport.h **** /** \brief IOPORT pin directions */
  83:.././hal/sam3u1c/inc/ioport.h **** enum ioport_direction {
  84:.././hal/sam3u1c/inc/ioport.h **** 	IOPORT_DIR_INPUT,  /*!< IOPORT input direction */
  85:.././hal/sam3u1c/inc/ioport.h **** 	IOPORT_DIR_OUTPUT, /*!< IOPORT output direction */
  86:.././hal/sam3u1c/inc/ioport.h **** };
  87:.././hal/sam3u1c/inc/ioport.h **** 
  88:.././hal/sam3u1c/inc/ioport.h **** /** \brief IOPORT levels */
  89:.././hal/sam3u1c/inc/ioport.h **** enum ioport_value {
  90:.././hal/sam3u1c/inc/ioport.h **** 	IOPORT_PIN_LEVEL_LOW,  /*!< IOPORT pin value low */
  91:.././hal/sam3u1c/inc/ioport.h **** 	IOPORT_PIN_LEVEL_HIGH, /*!< IOPORT pin value high */
  92:.././hal/sam3u1c/inc/ioport.h **** };
  93:.././hal/sam3u1c/inc/ioport.h **** 
  94:.././hal/sam3u1c/inc/ioport.h **** #if MEGA_RF
  95:.././hal/sam3u1c/inc/ioport.h **** /** \brief IOPORT edge sense modes */
  96:.././hal/sam3u1c/inc/ioport.h **** enum ioport_sense {
  97:.././hal/sam3u1c/inc/ioport.h **** 	IOPORT_SENSE_LEVEL,     /*!< IOPORT sense low level  */
  98:.././hal/sam3u1c/inc/ioport.h **** 	IOPORT_SENSE_BOTHEDGES, /*!< IOPORT sense both rising and falling edges */
  99:.././hal/sam3u1c/inc/ioport.h **** 	IOPORT_SENSE_FALLING,   /*!< IOPORT sense falling edges */
 100:.././hal/sam3u1c/inc/ioport.h **** 	IOPORT_SENSE_RISING,    /*!< IOPORT sense rising edges */
 101:.././hal/sam3u1c/inc/ioport.h **** };
 102:.././hal/sam3u1c/inc/ioport.h **** #elif SAM && !SAM4L
 103:.././hal/sam3u1c/inc/ioport.h **** /** \brief IOPORT edge sense modes */
 104:.././hal/sam3u1c/inc/ioport.h **** enum ioport_sense {
 105:.././hal/sam3u1c/inc/ioport.h **** 	IOPORT_SENSE_BOTHEDGES, /*!< IOPORT sense both rising and falling edges */
 106:.././hal/sam3u1c/inc/ioport.h **** 	IOPORT_SENSE_FALLING,   /*!< IOPORT sense falling edges */
 107:.././hal/sam3u1c/inc/ioport.h **** 	IOPORT_SENSE_RISING,    /*!< IOPORT sense rising edges */
 108:.././hal/sam3u1c/inc/ioport.h **** 	IOPORT_SENSE_LEVEL_LOW, /*!< IOPORT sense low level  */
 109:.././hal/sam3u1c/inc/ioport.h **** 	IOPORT_SENSE_LEVEL_HIGH,/*!< IOPORT sense High level  */
 110:.././hal/sam3u1c/inc/ioport.h **** };
 111:.././hal/sam3u1c/inc/ioport.h **** #else
 112:.././hal/sam3u1c/inc/ioport.h **** enum ioport_sense {
 113:.././hal/sam3u1c/inc/ioport.h **** 	IOPORT_SENSE_BOTHEDGES, /*!< IOPORT sense both rising and falling edges */
 114:.././hal/sam3u1c/inc/ioport.h **** 	IOPORT_SENSE_RISING,    /*!< IOPORT sense rising edges */
 115:.././hal/sam3u1c/inc/ioport.h **** 	IOPORT_SENSE_FALLING,   /*!< IOPORT sense falling edges */
 116:.././hal/sam3u1c/inc/ioport.h **** };
 117:.././hal/sam3u1c/inc/ioport.h **** #endif
 118:.././hal/sam3u1c/inc/ioport.h **** 
 119:.././hal/sam3u1c/inc/ioport.h **** 
 120:.././hal/sam3u1c/inc/ioport.h **** #if XMEGA
 121:.././hal/sam3u1c/inc/ioport.h **** # include "xmega/ioport.h"
 122:.././hal/sam3u1c/inc/ioport.h **** # if defined(IOPORT_XMEGA_COMPAT)
 123:.././hal/sam3u1c/inc/ioport.h **** #  include "xmega/ioport_compat.h"
 124:.././hal/sam3u1c/inc/ioport.h **** # endif
 125:.././hal/sam3u1c/inc/ioport.h **** #elif MEGA
 126:.././hal/sam3u1c/inc/ioport.h **** #  include "mega/ioport.h"
 127:.././hal/sam3u1c/inc/ioport.h **** #elif UC3
 128:.././hal/sam3u1c/inc/ioport.h **** # include "uc3/ioport.h"
 129:.././hal/sam3u1c/inc/ioport.h **** #elif SAM
 130:.././hal/sam3u1c/inc/ioport.h **** # if SAM4L
 131:.././hal/sam3u1c/inc/ioport.h **** #  include "sam/ioport_gpio.h"
 132:.././hal/sam3u1c/inc/ioport.h **** # elif (SAMD20 | SAMD21)
 133:.././hal/sam3u1c/inc/ioport.h **** #  include "sam0/ioport.h"
 134:.././hal/sam3u1c/inc/ioport.h **** # else
 135:.././hal/sam3u1c/inc/ioport.h **** #  include "sam/ioport_pio.h"
 136:.././hal/sam3u1c/inc/ioport.h **** # endif
 137:.././hal/sam3u1c/inc/ioport.h **** #endif
 138:.././hal/sam3u1c/inc/ioport.h **** 
 139:.././hal/sam3u1c/inc/ioport.h **** /**
 140:.././hal/sam3u1c/inc/ioport.h ****  * \brief Initializes the IOPORT service, ready for use.
 141:.././hal/sam3u1c/inc/ioport.h ****  *
 142:.././hal/sam3u1c/inc/ioport.h ****  * This function must be called before using any other functions in the IOPORT
 143:.././hal/sam3u1c/inc/ioport.h ****  * service.
 144:.././hal/sam3u1c/inc/ioport.h ****  */
 145:.././hal/sam3u1c/inc/ioport.h **** static inline void ioport_init(void)
 146:.././hal/sam3u1c/inc/ioport.h **** {
 147:.././hal/sam3u1c/inc/ioport.h **** 	arch_ioport_init();
 148:.././hal/sam3u1c/inc/ioport.h **** }
 149:.././hal/sam3u1c/inc/ioport.h **** 
 150:.././hal/sam3u1c/inc/ioport.h **** /**
 151:.././hal/sam3u1c/inc/ioport.h ****  * \brief Enable an IOPORT pin, based on a pin created with \ref
 152:.././hal/sam3u1c/inc/ioport.h ****  * IOPORT_CREATE_PIN().
 153:.././hal/sam3u1c/inc/ioport.h ****  *
 154:.././hal/sam3u1c/inc/ioport.h ****  * \param pin  IOPORT pin to enable
 155:.././hal/sam3u1c/inc/ioport.h ****  */
 156:.././hal/sam3u1c/inc/ioport.h **** static inline void ioport_enable_pin(ioport_pin_t pin)
 157:.././hal/sam3u1c/inc/ioport.h **** {
 158:.././hal/sam3u1c/inc/ioport.h **** 	arch_ioport_enable_pin(pin);
 159:.././hal/sam3u1c/inc/ioport.h **** }
 160:.././hal/sam3u1c/inc/ioport.h **** 
 161:.././hal/sam3u1c/inc/ioport.h **** /**
 162:.././hal/sam3u1c/inc/ioport.h ****  * \brief Enable multiple pins in a single IOPORT port.
 163:.././hal/sam3u1c/inc/ioport.h ****  *
 164:.././hal/sam3u1c/inc/ioport.h ****  * \param port IOPORT port to enable
 165:.././hal/sam3u1c/inc/ioport.h ****  * \param mask Mask of pins within the port to enable
 166:.././hal/sam3u1c/inc/ioport.h ****  */
 167:.././hal/sam3u1c/inc/ioport.h **** static inline void ioport_enable_port(ioport_port_t port,
 168:.././hal/sam3u1c/inc/ioport.h **** 		ioport_port_mask_t mask)
 169:.././hal/sam3u1c/inc/ioport.h **** {
 170:.././hal/sam3u1c/inc/ioport.h **** 	arch_ioport_enable_port(port, mask);
 171:.././hal/sam3u1c/inc/ioport.h **** }
 172:.././hal/sam3u1c/inc/ioport.h **** 
 173:.././hal/sam3u1c/inc/ioport.h **** /**
 174:.././hal/sam3u1c/inc/ioport.h ****  * \brief Disable IOPORT pin, based on a pin created with \ref
 175:.././hal/sam3u1c/inc/ioport.h ****  *        IOPORT_CREATE_PIN().
 176:.././hal/sam3u1c/inc/ioport.h ****  *
 177:.././hal/sam3u1c/inc/ioport.h ****  * \param pin IOPORT pin to disable
 178:.././hal/sam3u1c/inc/ioport.h ****  */
 179:.././hal/sam3u1c/inc/ioport.h **** static inline void ioport_disable_pin(ioport_pin_t pin)
 180:.././hal/sam3u1c/inc/ioport.h **** {
 181:.././hal/sam3u1c/inc/ioport.h **** 	arch_ioport_disable_pin(pin);
 182:.././hal/sam3u1c/inc/ioport.h **** }
 183:.././hal/sam3u1c/inc/ioport.h **** 
 184:.././hal/sam3u1c/inc/ioport.h **** /**
 185:.././hal/sam3u1c/inc/ioport.h ****  * \brief Disable multiple pins in a single IOPORT port.
 186:.././hal/sam3u1c/inc/ioport.h ****  *
 187:.././hal/sam3u1c/inc/ioport.h ****  * \param port IOPORT port to disable
 188:.././hal/sam3u1c/inc/ioport.h ****  * \param mask Pin mask of pins to disable
 189:.././hal/sam3u1c/inc/ioport.h ****  */
 190:.././hal/sam3u1c/inc/ioport.h **** static inline void ioport_disable_port(ioport_port_t port,
 191:.././hal/sam3u1c/inc/ioport.h **** 		ioport_port_mask_t mask)
 192:.././hal/sam3u1c/inc/ioport.h **** {
 193:.././hal/sam3u1c/inc/ioport.h **** 	arch_ioport_disable_port(port, mask);
 194:.././hal/sam3u1c/inc/ioport.h **** }
 195:.././hal/sam3u1c/inc/ioport.h **** 
 196:.././hal/sam3u1c/inc/ioport.h **** /**
 197:.././hal/sam3u1c/inc/ioport.h ****  * \brief Set multiple pin modes in a single IOPORT port, such as pull-up,
 198:.././hal/sam3u1c/inc/ioport.h ****  * pull-down, etc. configuration.
 199:.././hal/sam3u1c/inc/ioport.h ****  *
 200:.././hal/sam3u1c/inc/ioport.h ****  * \param port IOPORT port to configure
 201:.././hal/sam3u1c/inc/ioport.h ****  * \param mask Pin mask of pins to configure
 202:.././hal/sam3u1c/inc/ioport.h ****  * \param mode Mode masks to configure for the specified pins (\ref
 203:.././hal/sam3u1c/inc/ioport.h ****  * ioport_modes)
 204:.././hal/sam3u1c/inc/ioport.h ****  */
 205:.././hal/sam3u1c/inc/ioport.h **** static inline void ioport_set_port_mode(ioport_port_t port,
 206:.././hal/sam3u1c/inc/ioport.h **** 		ioport_port_mask_t mask, ioport_mode_t mode)
 207:.././hal/sam3u1c/inc/ioport.h **** {
 208:.././hal/sam3u1c/inc/ioport.h **** 	arch_ioport_set_port_mode(port, mask, mode);
 209:.././hal/sam3u1c/inc/ioport.h **** }
 210:.././hal/sam3u1c/inc/ioport.h **** 
 211:.././hal/sam3u1c/inc/ioport.h **** /**
 212:.././hal/sam3u1c/inc/ioport.h ****  * \brief Set pin mode for one single IOPORT pin.
 213:.././hal/sam3u1c/inc/ioport.h ****  *
 214:.././hal/sam3u1c/inc/ioport.h ****  * \param pin IOPORT pin to configure
 215:.././hal/sam3u1c/inc/ioport.h ****  * \param mode Mode masks to configure for the specified pin (\ref ioport_modes)
 216:.././hal/sam3u1c/inc/ioport.h ****  */
 217:.././hal/sam3u1c/inc/ioport.h **** static inline void ioport_set_pin_mode(ioport_pin_t pin, ioport_mode_t mode)
 218:.././hal/sam3u1c/inc/ioport.h **** {
 870              	 .loc 4 218 1
 871              	 .cfi_startproc
 872              	 
 873              	 
 874              	 
 875 0000 80B4     	 push {r7}
 876              	.LCFI46:
 877              	 .cfi_def_cfa_offset 4
 878              	 .cfi_offset 7,-4
 879 0002 8DB0     	 sub sp,sp,#52
 880              	.LCFI47:
 881              	 .cfi_def_cfa_offset 56
 882 0004 00AF     	 add r7,sp,#0
 883              	.LCFI48:
 884              	 .cfi_def_cfa_register 7
 885 0006 7860     	 str r0,[r7,#4]
 886 0008 3960     	 str r1,[r7]
 887 000a 7B68     	 ldr r3,[r7,#4]
 888 000c FB62     	 str r3,[r7,#44]
 889 000e 3B68     	 ldr r3,[r7]
 890 0010 BB62     	 str r3,[r7,#40]
 891 0012 FB6A     	 ldr r3,[r7,#44]
 892 0014 7B62     	 str r3,[r7,#36]
 893              	.LBB35:
 894              	.LBB36:
 895              	.LBB37:
 896              	.LBB38:
 897              	 .file 5 ".././hal/sam3u1c/inc/sam/ioport_pio.h"
   1:.././hal/sam3u1c/inc/sam/ioport_pio.h **** /**
   2:.././hal/sam3u1c/inc/sam/ioport_pio.h ****  * \file
   3:.././hal/sam3u1c/inc/sam/ioport_pio.h ****  *
   4:.././hal/sam3u1c/inc/sam/ioport_pio.h ****  * \brief SAM architecture specific IOPORT service implementation header file.
   5:.././hal/sam3u1c/inc/sam/ioport_pio.h ****  *
   6:.././hal/sam3u1c/inc/sam/ioport_pio.h ****  * Copyright (c) 2012-2014 Atmel Corporation. All rights reserved.
   7:.././hal/sam3u1c/inc/sam/ioport_pio.h ****  *
   8:.././hal/sam3u1c/inc/sam/ioport_pio.h ****  * \asf_license_start
   9:.././hal/sam3u1c/inc/sam/ioport_pio.h ****  *
  10:.././hal/sam3u1c/inc/sam/ioport_pio.h ****  * \page License
  11:.././hal/sam3u1c/inc/sam/ioport_pio.h ****  *
  12:.././hal/sam3u1c/inc/sam/ioport_pio.h ****  * Redistribution and use in source and binary forms, with or without
  13:.././hal/sam3u1c/inc/sam/ioport_pio.h ****  * modification, are permitted provided that the following conditions are met:
  14:.././hal/sam3u1c/inc/sam/ioport_pio.h ****  *
  15:.././hal/sam3u1c/inc/sam/ioport_pio.h ****  * 1. Redistributions of source code must retain the above copyright notice,
  16:.././hal/sam3u1c/inc/sam/ioport_pio.h ****  *    this list of conditions and the following disclaimer.
  17:.././hal/sam3u1c/inc/sam/ioport_pio.h ****  *
  18:.././hal/sam3u1c/inc/sam/ioport_pio.h ****  * 2. Redistributions in binary form must reproduce the above copyright notice,
  19:.././hal/sam3u1c/inc/sam/ioport_pio.h ****  *    this list of conditions and the following disclaimer in the documentation
  20:.././hal/sam3u1c/inc/sam/ioport_pio.h ****  *    and/or other materials provided with the distribution.
  21:.././hal/sam3u1c/inc/sam/ioport_pio.h ****  *
  22:.././hal/sam3u1c/inc/sam/ioport_pio.h ****  * 3. The name of Atmel may not be used to endorse or promote products derived
  23:.././hal/sam3u1c/inc/sam/ioport_pio.h ****  *    from this software without specific prior written permission.
  24:.././hal/sam3u1c/inc/sam/ioport_pio.h ****  *
  25:.././hal/sam3u1c/inc/sam/ioport_pio.h ****  * 4. This software may only be redistributed and used in connection with an
  26:.././hal/sam3u1c/inc/sam/ioport_pio.h ****  *    Atmel microcontroller product.
  27:.././hal/sam3u1c/inc/sam/ioport_pio.h ****  *
  28:.././hal/sam3u1c/inc/sam/ioport_pio.h ****  * THIS SOFTWARE IS PROVIDED BY ATMEL "AS IS" AND ANY EXPRESS OR IMPLIED
  29:.././hal/sam3u1c/inc/sam/ioport_pio.h ****  * WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF
  30:.././hal/sam3u1c/inc/sam/ioport_pio.h ****  * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT ARE
  31:.././hal/sam3u1c/inc/sam/ioport_pio.h ****  * EXPRESSLY AND SPECIFICALLY DISCLAIMED. IN NO EVENT SHALL ATMEL BE LIABLE FOR
  32:.././hal/sam3u1c/inc/sam/ioport_pio.h ****  * ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  33:.././hal/sam3u1c/inc/sam/ioport_pio.h ****  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
  34:.././hal/sam3u1c/inc/sam/ioport_pio.h ****  * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
  35:.././hal/sam3u1c/inc/sam/ioport_pio.h ****  * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT,
  36:.././hal/sam3u1c/inc/sam/ioport_pio.h ****  * STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN
  37:.././hal/sam3u1c/inc/sam/ioport_pio.h ****  * ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  38:.././hal/sam3u1c/inc/sam/ioport_pio.h ****  * POSSIBILITY OF SUCH DAMAGE.
  39:.././hal/sam3u1c/inc/sam/ioport_pio.h ****  *
  40:.././hal/sam3u1c/inc/sam/ioport_pio.h ****  * \asf_license_stop
  41:.././hal/sam3u1c/inc/sam/ioport_pio.h ****  *
  42:.././hal/sam3u1c/inc/sam/ioport_pio.h ****  */
  43:.././hal/sam3u1c/inc/sam/ioport_pio.h **** #ifndef IOPORT_SAM_H
  44:.././hal/sam3u1c/inc/sam/ioport_pio.h **** #define IOPORT_SAM_H
  45:.././hal/sam3u1c/inc/sam/ioport_pio.h **** 
  46:.././hal/sam3u1c/inc/sam/ioport_pio.h **** #include <sysclk.h>
  47:.././hal/sam3u1c/inc/sam/ioport_pio.h **** 
  48:.././hal/sam3u1c/inc/sam/ioport_pio.h **** #define IOPORT_CREATE_PIN(port, pin) ((IOPORT_ ## port) * 32 + (pin))
  49:.././hal/sam3u1c/inc/sam/ioport_pio.h **** #define IOPORT_BASE_ADDRESS (uintptr_t)PIOA
  50:.././hal/sam3u1c/inc/sam/ioport_pio.h **** #define IOPORT_PIO_OFFSET   ((uintptr_t)PIOB - (uintptr_t)PIOA)
  51:.././hal/sam3u1c/inc/sam/ioport_pio.h **** 
  52:.././hal/sam3u1c/inc/sam/ioport_pio.h **** #define IOPORT_PIOA     0
  53:.././hal/sam3u1c/inc/sam/ioport_pio.h **** #define IOPORT_PIOB     1
  54:.././hal/sam3u1c/inc/sam/ioport_pio.h **** #define IOPORT_PIOC     2
  55:.././hal/sam3u1c/inc/sam/ioport_pio.h **** #define IOPORT_PIOD     3
  56:.././hal/sam3u1c/inc/sam/ioport_pio.h **** #define IOPORT_PIOE     4
  57:.././hal/sam3u1c/inc/sam/ioport_pio.h **** #define IOPORT_PIOF     5
  58:.././hal/sam3u1c/inc/sam/ioport_pio.h **** 
  59:.././hal/sam3u1c/inc/sam/ioport_pio.h **** /**
  60:.././hal/sam3u1c/inc/sam/ioport_pio.h ****  * \weakgroup ioport_group
  61:.././hal/sam3u1c/inc/sam/ioport_pio.h ****  * \section ioport_modes IOPORT Modes
  62:.././hal/sam3u1c/inc/sam/ioport_pio.h ****  *
  63:.././hal/sam3u1c/inc/sam/ioport_pio.h ****  * For details on these please see the SAM Manual.
  64:.././hal/sam3u1c/inc/sam/ioport_pio.h ****  *
  65:.././hal/sam3u1c/inc/sam/ioport_pio.h ****  * @{
  66:.././hal/sam3u1c/inc/sam/ioport_pio.h ****  */
  67:.././hal/sam3u1c/inc/sam/ioport_pio.h **** 
  68:.././hal/sam3u1c/inc/sam/ioport_pio.h **** /** \name IOPORT Mode bit definitions */
  69:.././hal/sam3u1c/inc/sam/ioport_pio.h **** /** @{ */
  70:.././hal/sam3u1c/inc/sam/ioport_pio.h **** #define IOPORT_MODE_MUX_MASK            (0x7 << 0) /*!< MUX bits mask */
  71:.././hal/sam3u1c/inc/sam/ioport_pio.h **** #define IOPORT_MODE_MUX_BIT0            (  1 << 0) /*!< MUX BIT0 mask */
  72:.././hal/sam3u1c/inc/sam/ioport_pio.h **** 
  73:.././hal/sam3u1c/inc/sam/ioport_pio.h **** #if SAM3N || SAM3S || SAM4S || SAM4E || SAM4N || SAM4C || SAM4CM || SAMG || SAM4CP
  74:.././hal/sam3u1c/inc/sam/ioport_pio.h **** #define IOPORT_MODE_MUX_BIT1            (  1 << 1) /*!< MUX BIT1 mask */
  75:.././hal/sam3u1c/inc/sam/ioport_pio.h **** #endif
  76:.././hal/sam3u1c/inc/sam/ioport_pio.h **** 
  77:.././hal/sam3u1c/inc/sam/ioport_pio.h **** #define IOPORT_MODE_MUX_A               (  0 << 0) /*!< MUX function A */
  78:.././hal/sam3u1c/inc/sam/ioport_pio.h **** #define IOPORT_MODE_MUX_B               (  1 << 0) /*!< MUX function B */
  79:.././hal/sam3u1c/inc/sam/ioport_pio.h **** 
  80:.././hal/sam3u1c/inc/sam/ioport_pio.h **** #if SAM3N || SAM3S || SAM4S || SAM4E || SAM4N || SAM4C || SAM4CM || SAMG || SAM4CP
  81:.././hal/sam3u1c/inc/sam/ioport_pio.h **** #define IOPORT_MODE_MUX_C               (  2 << 0) /*!< MUX function C */
  82:.././hal/sam3u1c/inc/sam/ioport_pio.h **** #define IOPORT_MODE_MUX_D               (  3 << 0) /*!< MUX function D */
  83:.././hal/sam3u1c/inc/sam/ioport_pio.h **** #endif
  84:.././hal/sam3u1c/inc/sam/ioport_pio.h **** 
  85:.././hal/sam3u1c/inc/sam/ioport_pio.h **** #define IOPORT_MODE_PULLUP              (  1 << 3) /*!< Pull-up */
  86:.././hal/sam3u1c/inc/sam/ioport_pio.h **** 
  87:.././hal/sam3u1c/inc/sam/ioport_pio.h **** #if SAM3N || SAM3S || SAM4S || SAM4E || SAM4N || SAM4C || SAM4CM || SAMG || SAM4CP
  88:.././hal/sam3u1c/inc/sam/ioport_pio.h **** #define IOPORT_MODE_PULLDOWN            (  1 << 4) /*!< Pull-down */
  89:.././hal/sam3u1c/inc/sam/ioport_pio.h **** #endif
  90:.././hal/sam3u1c/inc/sam/ioport_pio.h **** 
  91:.././hal/sam3u1c/inc/sam/ioport_pio.h **** #define IOPORT_MODE_OPEN_DRAIN          (  1 << 5) /*!< Open drain */
  92:.././hal/sam3u1c/inc/sam/ioport_pio.h **** 
  93:.././hal/sam3u1c/inc/sam/ioport_pio.h **** #define IOPORT_MODE_GLITCH_FILTER       (  1 << 6) /*!< Glitch filter */
  94:.././hal/sam3u1c/inc/sam/ioport_pio.h **** #define IOPORT_MODE_DEBOUNCE            (  1 << 7) /*!< Input debounce */
  95:.././hal/sam3u1c/inc/sam/ioport_pio.h **** /** @} */
  96:.././hal/sam3u1c/inc/sam/ioport_pio.h **** 
  97:.././hal/sam3u1c/inc/sam/ioport_pio.h **** /** @} */
  98:.././hal/sam3u1c/inc/sam/ioport_pio.h **** 
  99:.././hal/sam3u1c/inc/sam/ioport_pio.h **** typedef uint32_t ioport_mode_t;
 100:.././hal/sam3u1c/inc/sam/ioport_pio.h **** typedef uint32_t ioport_pin_t;
 101:.././hal/sam3u1c/inc/sam/ioport_pio.h **** typedef uint32_t ioport_port_t;
 102:.././hal/sam3u1c/inc/sam/ioport_pio.h **** typedef uint32_t ioport_port_mask_t;
 103:.././hal/sam3u1c/inc/sam/ioport_pio.h **** 
 104:.././hal/sam3u1c/inc/sam/ioport_pio.h **** __always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
 105:.././hal/sam3u1c/inc/sam/ioport_pio.h **** {
 106:.././hal/sam3u1c/inc/sam/ioport_pio.h **** 	return pin >> 5;
 898              	 .loc 5 106 13
 899 0016 7B6A     	 ldr r3,[r7,#36]
 900 0018 5A09     	 lsrs r2,r3,#5
 901 001a FB6A     	 ldr r3,[r7,#44]
 902 001c 3B62     	 str r3,[r7,#32]
 903              	.LBE38:
 904              	.LBE37:
 905              	.LBB39:
 906              	.LBB40:
 107:.././hal/sam3u1c/inc/sam/ioport_pio.h **** }
 108:.././hal/sam3u1c/inc/sam/ioport_pio.h **** 
 109:.././hal/sam3u1c/inc/sam/ioport_pio.h **** __always_inline static Pio *arch_ioport_port_to_base(ioport_port_t port)
 110:.././hal/sam3u1c/inc/sam/ioport_pio.h **** {
 111:.././hal/sam3u1c/inc/sam/ioport_pio.h **** #if (SAM4C || SAM4CM || SAM4CP)
 112:.././hal/sam3u1c/inc/sam/ioport_pio.h **** 	if (port == IOPORT_PIOC) {
 113:.././hal/sam3u1c/inc/sam/ioport_pio.h **** 		return (Pio *)(uintptr_t)PIOC;
 114:.././hal/sam3u1c/inc/sam/ioport_pio.h **** #  ifdef ID_PIOD
 115:.././hal/sam3u1c/inc/sam/ioport_pio.h **** 	} else if (port == IOPORT_PIOD) {
 116:.././hal/sam3u1c/inc/sam/ioport_pio.h **** 		return (Pio *)(uintptr_t)PIOD;
 117:.././hal/sam3u1c/inc/sam/ioport_pio.h **** #  endif
 118:.././hal/sam3u1c/inc/sam/ioport_pio.h **** 	} else {
 119:.././hal/sam3u1c/inc/sam/ioport_pio.h **** 		return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
 120:.././hal/sam3u1c/inc/sam/ioport_pio.h **** 		       (IOPORT_PIO_OFFSET * port));
 121:.././hal/sam3u1c/inc/sam/ioport_pio.h **** 	}
 122:.././hal/sam3u1c/inc/sam/ioport_pio.h **** #else
 123:.././hal/sam3u1c/inc/sam/ioport_pio.h **** 	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
 124:.././hal/sam3u1c/inc/sam/ioport_pio.h **** 	       (IOPORT_PIO_OFFSET * port));
 125:.././hal/sam3u1c/inc/sam/ioport_pio.h **** #endif
 126:.././hal/sam3u1c/inc/sam/ioport_pio.h **** }
 127:.././hal/sam3u1c/inc/sam/ioport_pio.h **** 
 128:.././hal/sam3u1c/inc/sam/ioport_pio.h **** __always_inline static Pio *arch_ioport_pin_to_base(ioport_pin_t pin)
 129:.././hal/sam3u1c/inc/sam/ioport_pio.h **** {
 130:.././hal/sam3u1c/inc/sam/ioport_pio.h **** 	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
 131:.././hal/sam3u1c/inc/sam/ioport_pio.h **** }
 132:.././hal/sam3u1c/inc/sam/ioport_pio.h **** 
 133:.././hal/sam3u1c/inc/sam/ioport_pio.h **** __always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(ioport_pin_t pin)
 134:.././hal/sam3u1c/inc/sam/ioport_pio.h **** {
 135:.././hal/sam3u1c/inc/sam/ioport_pio.h **** 	return 1U << (pin & 0x1F);
 907              	 .loc 5 135 20
 908 001e 3B6A     	 ldr r3,[r7,#32]
 909 0020 03F01F03 	 and r3,r3,#31
 910              	 .loc 5 135 12
 911 0024 0121     	 movs r1,#1
 912 0026 01FA03F3 	 lsl r3,r1,r3
 913 002a FA61     	 str r2,[r7,#28]
 914 002c BB61     	 str r3,[r7,#24]
 915 002e BB6A     	 ldr r3,[r7,#40]
 916 0030 7B61     	 str r3,[r7,#20]
 917 0032 FB69     	 ldr r3,[r7,#28]
 918 0034 3B61     	 str r3,[r7,#16]
 919              	.LBE40:
 920              	.LBE39:
 921              	.LBB41:
 922              	.LBB42:
 923              	.LBB43:
 924              	.LBB44:
 123:.././hal/sam3u1c/inc/sam/ioport_pio.h **** 	       (IOPORT_PIO_OFFSET * port));
 925              	 .loc 5 123 48
 926 0036 3B69     	 ldr r3,[r7,#16]
 927 0038 03F50013 	 add r3,r3,#2097152
 928 003c 03F20673 	 addw r3,r3,#1798
 929 0040 5B02     	 lsls r3,r3,#9
 930              	.LBE44:
 931              	.LBE43:
 136:.././hal/sam3u1c/inc/sam/ioport_pio.h **** }
 137:.././hal/sam3u1c/inc/sam/ioport_pio.h **** 
 138:.././hal/sam3u1c/inc/sam/ioport_pio.h **** __always_inline static void arch_ioport_init(void)
 139:.././hal/sam3u1c/inc/sam/ioport_pio.h **** {
 140:.././hal/sam3u1c/inc/sam/ioport_pio.h **** #ifdef ID_PIOA
 141:.././hal/sam3u1c/inc/sam/ioport_pio.h **** 	sysclk_enable_peripheral_clock(ID_PIOA);
 142:.././hal/sam3u1c/inc/sam/ioport_pio.h **** #endif
 143:.././hal/sam3u1c/inc/sam/ioport_pio.h **** #ifdef ID_PIOB
 144:.././hal/sam3u1c/inc/sam/ioport_pio.h **** 	sysclk_enable_peripheral_clock(ID_PIOB);
 145:.././hal/sam3u1c/inc/sam/ioport_pio.h **** #endif
 146:.././hal/sam3u1c/inc/sam/ioport_pio.h **** #ifdef ID_PIOC
 147:.././hal/sam3u1c/inc/sam/ioport_pio.h **** 	sysclk_enable_peripheral_clock(ID_PIOC);
 148:.././hal/sam3u1c/inc/sam/ioport_pio.h **** #endif
 149:.././hal/sam3u1c/inc/sam/ioport_pio.h **** #ifdef ID_PIOD
 150:.././hal/sam3u1c/inc/sam/ioport_pio.h **** 	sysclk_enable_peripheral_clock(ID_PIOD);
 151:.././hal/sam3u1c/inc/sam/ioport_pio.h **** #endif
 152:.././hal/sam3u1c/inc/sam/ioport_pio.h **** #ifdef ID_PIOE
 153:.././hal/sam3u1c/inc/sam/ioport_pio.h **** 	sysclk_enable_peripheral_clock(ID_PIOE);
 154:.././hal/sam3u1c/inc/sam/ioport_pio.h **** #endif
 155:.././hal/sam3u1c/inc/sam/ioport_pio.h **** #ifdef ID_PIOF
 156:.././hal/sam3u1c/inc/sam/ioport_pio.h **** 	sysclk_enable_peripheral_clock(ID_PIOF);
 157:.././hal/sam3u1c/inc/sam/ioport_pio.h **** #endif
 158:.././hal/sam3u1c/inc/sam/ioport_pio.h **** }
 159:.././hal/sam3u1c/inc/sam/ioport_pio.h **** 
 160:.././hal/sam3u1c/inc/sam/ioport_pio.h **** __always_inline static void arch_ioport_enable_port(ioport_port_t port,
 161:.././hal/sam3u1c/inc/sam/ioport_pio.h **** 		ioport_port_mask_t mask)
 162:.././hal/sam3u1c/inc/sam/ioport_pio.h **** {
 163:.././hal/sam3u1c/inc/sam/ioport_pio.h **** 	arch_ioport_port_to_base(port)->PIO_PER = mask;
 164:.././hal/sam3u1c/inc/sam/ioport_pio.h **** }
 165:.././hal/sam3u1c/inc/sam/ioport_pio.h **** 
 166:.././hal/sam3u1c/inc/sam/ioport_pio.h **** __always_inline static void arch_ioport_disable_port(ioport_port_t port,
 167:.././hal/sam3u1c/inc/sam/ioport_pio.h **** 		ioport_port_mask_t mask)
 168:.././hal/sam3u1c/inc/sam/ioport_pio.h **** {
 169:.././hal/sam3u1c/inc/sam/ioport_pio.h **** 	arch_ioport_port_to_base(port)->PIO_PDR = mask;
 170:.././hal/sam3u1c/inc/sam/ioport_pio.h **** }
 171:.././hal/sam3u1c/inc/sam/ioport_pio.h **** 
 172:.././hal/sam3u1c/inc/sam/ioport_pio.h **** __always_inline static void arch_ioport_enable_pin(ioport_pin_t pin)
 173:.././hal/sam3u1c/inc/sam/ioport_pio.h **** {
 174:.././hal/sam3u1c/inc/sam/ioport_pio.h **** 	arch_ioport_enable_port(arch_ioport_pin_to_port_id(pin),
 175:.././hal/sam3u1c/inc/sam/ioport_pio.h **** 			arch_ioport_pin_to_mask(pin));
 176:.././hal/sam3u1c/inc/sam/ioport_pio.h **** }
 177:.././hal/sam3u1c/inc/sam/ioport_pio.h **** 
 178:.././hal/sam3u1c/inc/sam/ioport_pio.h **** __always_inline static void arch_ioport_disable_pin(ioport_pin_t pin)
 179:.././hal/sam3u1c/inc/sam/ioport_pio.h **** {
 180:.././hal/sam3u1c/inc/sam/ioport_pio.h **** 	arch_ioport_disable_port(arch_ioport_pin_to_port_id(pin),
 181:.././hal/sam3u1c/inc/sam/ioport_pio.h **** 			arch_ioport_pin_to_mask(pin));
 182:.././hal/sam3u1c/inc/sam/ioport_pio.h **** }
 183:.././hal/sam3u1c/inc/sam/ioport_pio.h **** 
 184:.././hal/sam3u1c/inc/sam/ioport_pio.h **** __always_inline static void arch_ioport_set_port_mode(ioport_port_t port,
 185:.././hal/sam3u1c/inc/sam/ioport_pio.h **** 		ioport_port_mask_t mask, ioport_mode_t mode)
 186:.././hal/sam3u1c/inc/sam/ioport_pio.h **** {
 187:.././hal/sam3u1c/inc/sam/ioport_pio.h **** 	Pio *base = arch_ioport_port_to_base(port);
 932              	 .loc 5 187 14
 933 0042 FB60     	 str r3,[r7,#12]
 188:.././hal/sam3u1c/inc/sam/ioport_pio.h **** 
 189:.././hal/sam3u1c/inc/sam/ioport_pio.h **** 	if (mode & IOPORT_MODE_PULLUP) {
 934              	 .loc 5 189 11
 935 0044 7B69     	 ldr r3,[r7,#20]
 936 0046 03F00803 	 and r3,r3,#8
 937              	 .loc 5 189 5
 938 004a 002B     	 cmp r3,#0
 939 004c 03D0     	 beq .L83
 190:.././hal/sam3u1c/inc/sam/ioport_pio.h **** 		base->PIO_PUER = mask;
 940              	 .loc 5 190 18
 941 004e FB68     	 ldr r3,[r7,#12]
 942 0050 BA69     	 ldr r2,[r7,#24]
 943 0052 5A66     	 str r2,[r3,#100]
 944 0054 02E0     	 b .L84
 945              	.L83:
 191:.././hal/sam3u1c/inc/sam/ioport_pio.h **** 	} else {
 192:.././hal/sam3u1c/inc/sam/ioport_pio.h **** 		base->PIO_PUDR = mask;
 946              	 .loc 5 192 18
 947 0056 FB68     	 ldr r3,[r7,#12]
 948 0058 BA69     	 ldr r2,[r7,#24]
 949 005a 1A66     	 str r2,[r3,#96]
 950              	.L84:
 193:.././hal/sam3u1c/inc/sam/ioport_pio.h **** 	}
 194:.././hal/sam3u1c/inc/sam/ioport_pio.h **** 
 195:.././hal/sam3u1c/inc/sam/ioport_pio.h **** #if defined(IOPORT_MODE_PULLDOWN)
 196:.././hal/sam3u1c/inc/sam/ioport_pio.h **** 	if (mode & IOPORT_MODE_PULLDOWN) {
 197:.././hal/sam3u1c/inc/sam/ioport_pio.h **** 		base->PIO_PPDER = mask;
 198:.././hal/sam3u1c/inc/sam/ioport_pio.h **** 	} else {
 199:.././hal/sam3u1c/inc/sam/ioport_pio.h **** 		base->PIO_PPDDR = mask;
 200:.././hal/sam3u1c/inc/sam/ioport_pio.h **** 	}
 201:.././hal/sam3u1c/inc/sam/ioport_pio.h **** #endif
 202:.././hal/sam3u1c/inc/sam/ioport_pio.h **** 
 203:.././hal/sam3u1c/inc/sam/ioport_pio.h **** 	if (mode & IOPORT_MODE_OPEN_DRAIN) {
 951              	 .loc 5 203 11
 952 005c 7B69     	 ldr r3,[r7,#20]
 953 005e 03F02003 	 and r3,r3,#32
 954              	 .loc 5 203 5
 955 0062 002B     	 cmp r3,#0
 956 0064 03D0     	 beq .L85
 204:.././hal/sam3u1c/inc/sam/ioport_pio.h **** 		base->PIO_MDER = mask;
 957              	 .loc 5 204 18
 958 0066 FB68     	 ldr r3,[r7,#12]
 959 0068 BA69     	 ldr r2,[r7,#24]
 960 006a 1A65     	 str r2,[r3,#80]
 961 006c 02E0     	 b .L86
 962              	.L85:
 205:.././hal/sam3u1c/inc/sam/ioport_pio.h **** 	} else {
 206:.././hal/sam3u1c/inc/sam/ioport_pio.h **** 		base->PIO_MDDR = mask;
 963              	 .loc 5 206 18
 964 006e FB68     	 ldr r3,[r7,#12]
 965 0070 BA69     	 ldr r2,[r7,#24]
 966 0072 5A65     	 str r2,[r3,#84]
 967              	.L86:
 207:.././hal/sam3u1c/inc/sam/ioport_pio.h **** 	}
 208:.././hal/sam3u1c/inc/sam/ioport_pio.h **** 
 209:.././hal/sam3u1c/inc/sam/ioport_pio.h **** 	if (mode & (IOPORT_MODE_GLITCH_FILTER | IOPORT_MODE_DEBOUNCE)) {
 968              	 .loc 5 209 11
 969 0074 7B69     	 ldr r3,[r7,#20]
 970 0076 03F0C003 	 and r3,r3,#192
 971              	 .loc 5 209 5
 972 007a 002B     	 cmp r3,#0
 973 007c 03D0     	 beq .L87
 210:.././hal/sam3u1c/inc/sam/ioport_pio.h **** 		base->PIO_IFER = mask;
 974              	 .loc 5 210 18
 975 007e FB68     	 ldr r3,[r7,#12]
 976 0080 BA69     	 ldr r2,[r7,#24]
 977 0082 1A62     	 str r2,[r3,#32]
 978 0084 02E0     	 b .L88
 979              	.L87:
 211:.././hal/sam3u1c/inc/sam/ioport_pio.h **** 	} else {
 212:.././hal/sam3u1c/inc/sam/ioport_pio.h **** 		base->PIO_IFDR = mask;
 980              	 .loc 5 212 18
 981 0086 FB68     	 ldr r3,[r7,#12]
 982 0088 BA69     	 ldr r2,[r7,#24]
 983 008a 5A62     	 str r2,[r3,#36]
 984              	.L88:
 213:.././hal/sam3u1c/inc/sam/ioport_pio.h **** 	}
 214:.././hal/sam3u1c/inc/sam/ioport_pio.h **** 
 215:.././hal/sam3u1c/inc/sam/ioport_pio.h **** 	if (mode & IOPORT_MODE_DEBOUNCE) {
 985              	 .loc 5 215 11
 986 008c 7B69     	 ldr r3,[r7,#20]
 987 008e 03F08003 	 and r3,r3,#128
 988              	 .loc 5 215 5
 989 0092 002B     	 cmp r3,#0
 990 0094 04D0     	 beq .L89
 216:.././hal/sam3u1c/inc/sam/ioport_pio.h **** #if SAM3U || SAM3XA
 217:.././hal/sam3u1c/inc/sam/ioport_pio.h **** 		base->PIO_DIFSR = mask;
 991              	 .loc 5 217 19
 992 0096 FB68     	 ldr r3,[r7,#12]
 993 0098 BA69     	 ldr r2,[r7,#24]
 994 009a C3F88420 	 str r2,[r3,#132]
 995 009e 03E0     	 b .L90
 996              	.L89:
 218:.././hal/sam3u1c/inc/sam/ioport_pio.h **** #else
 219:.././hal/sam3u1c/inc/sam/ioport_pio.h **** 		base->PIO_IFSCER = mask;
 220:.././hal/sam3u1c/inc/sam/ioport_pio.h **** #endif
 221:.././hal/sam3u1c/inc/sam/ioport_pio.h **** 	} else {
 222:.././hal/sam3u1c/inc/sam/ioport_pio.h **** #if SAM3U || SAM3XA
 223:.././hal/sam3u1c/inc/sam/ioport_pio.h **** 		base->PIO_SCIFSR = mask;
 997              	 .loc 5 223 20
 998 00a0 FB68     	 ldr r3,[r7,#12]
 999 00a2 BA69     	 ldr r2,[r7,#24]
 1000 00a4 C3F88020 	 str r2,[r3,#128]
 1001              	.L90:
 224:.././hal/sam3u1c/inc/sam/ioport_pio.h **** #else
 225:.././hal/sam3u1c/inc/sam/ioport_pio.h **** 		base->PIO_IFSCDR = mask;
 226:.././hal/sam3u1c/inc/sam/ioport_pio.h **** #endif
 227:.././hal/sam3u1c/inc/sam/ioport_pio.h **** 	}
 228:.././hal/sam3u1c/inc/sam/ioport_pio.h **** 
 229:.././hal/sam3u1c/inc/sam/ioport_pio.h **** #if !defined(IOPORT_MODE_MUX_BIT1)
 230:.././hal/sam3u1c/inc/sam/ioport_pio.h **** 	if (mode & IOPORT_MODE_MUX_BIT0) {
 1002              	 .loc 5 230 11
 1003 00a8 7B69     	 ldr r3,[r7,#20]
 1004 00aa 03F00103 	 and r3,r3,#1
 1005              	 .loc 5 230 5
 1006 00ae 002B     	 cmp r3,#0
 1007 00b0 06D0     	 beq .L91
 231:.././hal/sam3u1c/inc/sam/ioport_pio.h **** 		base->PIO_ABSR |= mask;
 1008              	 .loc 5 231 18
 1009 00b2 FB68     	 ldr r3,[r7,#12]
 1010 00b4 1A6F     	 ldr r2,[r3,#112]
 1011 00b6 BB69     	 ldr r3,[r7,#24]
 1012 00b8 1A43     	 orrs r2,r2,r3
 1013 00ba FB68     	 ldr r3,[r7,#12]
 1014 00bc 1A67     	 str r2,[r3,#112]
 1015              	.LBE42:
 1016              	.LBE41:
 1017              	.LBE36:
 1018              	.LBE35:
 219:.././hal/sam3u1c/inc/ioport.h **** 	arch_ioport_set_pin_mode(pin, mode);
 220:.././hal/sam3u1c/inc/ioport.h **** }
 1019              	 .loc 4 220 1
 1020 00be 06E0     	 b .L93
 1021              	.L91:
 1022              	.LBB48:
 1023              	.LBB47:
 1024              	.LBB46:
 1025              	.LBB45:
 232:.././hal/sam3u1c/inc/sam/ioport_pio.h **** 	} else {
 233:.././hal/sam3u1c/inc/sam/ioport_pio.h **** 		base->PIO_ABSR &= ~mask;
 1026              	 .loc 5 233 18
 1027 00c0 FB68     	 ldr r3,[r7,#12]
 1028 00c2 1A6F     	 ldr r2,[r3,#112]
 1029              	 .loc 5 233 21
 1030 00c4 BB69     	 ldr r3,[r7,#24]
 1031 00c6 DB43     	 mvns r3,r3
 1032              	 .loc 5 233 18
 1033 00c8 1A40     	 ands r2,r2,r3
 1034 00ca FB68     	 ldr r3,[r7,#12]
 1035 00cc 1A67     	 str r2,[r3,#112]
 1036              	.L93:
 1037              	.LBE45:
 1038              	.LBE46:
 1039              	.LBE47:
 1040              	.LBE48:
 1041              	 .loc 4 220 1
 1042 00ce 00BF     	 nop
 1043 00d0 3437     	 adds r7,r7,#52
 1044              	.LCFI49:
 1045              	 .cfi_def_cfa_offset 4
 1046 00d2 BD46     	 mov sp,r7
 1047              	.LCFI50:
 1048              	 .cfi_def_cfa_register 13
 1049              	 
 1050 00d4 80BC     	 pop {r7}
 1051              	.LCFI51:
 1052              	 .cfi_restore 7
 1053              	 .cfi_def_cfa_offset 0
 1054 00d6 7047     	 bx lr
 1055              	 .cfi_endproc
 1056              	.LFE116:
 1058              	 .section .text.sleepmgr_sleep,"ax",%progbits
 1059              	 .align 1
 1060              	 .syntax unified
 1061              	 .thumb
 1062              	 .thumb_func
 1063              	 .fpu softvfp
 1065              	sleepmgr_sleep:
 1066              	.LFB165:
 1067              	 .file 6 ".././hal/sam3u1c/inc/sam/sleepmgr.h"
   1:.././hal/sam3u1c/inc/sam/sleepmgr.h **** /**
   2:.././hal/sam3u1c/inc/sam/sleepmgr.h ****  * \file
   3:.././hal/sam3u1c/inc/sam/sleepmgr.h ****  *
   4:.././hal/sam3u1c/inc/sam/sleepmgr.h ****  * \brief SAM3/SAM4 Sleep manager implementation.
   5:.././hal/sam3u1c/inc/sam/sleepmgr.h ****  *
   6:.././hal/sam3u1c/inc/sam/sleepmgr.h ****  * Copyright (c) 2012 - 2014 Atmel Corporation. All rights reserved.
   7:.././hal/sam3u1c/inc/sam/sleepmgr.h ****  *
   8:.././hal/sam3u1c/inc/sam/sleepmgr.h ****  * \asf_license_start
   9:.././hal/sam3u1c/inc/sam/sleepmgr.h ****  *
  10:.././hal/sam3u1c/inc/sam/sleepmgr.h ****  * \page License
  11:.././hal/sam3u1c/inc/sam/sleepmgr.h ****  *
  12:.././hal/sam3u1c/inc/sam/sleepmgr.h ****  * Redistribution and use in source and binary forms, with or without
  13:.././hal/sam3u1c/inc/sam/sleepmgr.h ****  * modification, are permitted provided that the following conditions are met:
  14:.././hal/sam3u1c/inc/sam/sleepmgr.h ****  *
  15:.././hal/sam3u1c/inc/sam/sleepmgr.h ****  * 1. Redistributions of source code must retain the above copyright notice,
  16:.././hal/sam3u1c/inc/sam/sleepmgr.h ****  *    this list of conditions and the following disclaimer.
  17:.././hal/sam3u1c/inc/sam/sleepmgr.h ****  *
  18:.././hal/sam3u1c/inc/sam/sleepmgr.h ****  * 2. Redistributions in binary form must reproduce the above copyright notice,
  19:.././hal/sam3u1c/inc/sam/sleepmgr.h ****  *    this list of conditions and the following disclaimer in the documentation
  20:.././hal/sam3u1c/inc/sam/sleepmgr.h ****  *    and/or other materials provided with the distribution.
  21:.././hal/sam3u1c/inc/sam/sleepmgr.h ****  *
  22:.././hal/sam3u1c/inc/sam/sleepmgr.h ****  * 3. The name of Atmel may not be used to endorse or promote products derived
  23:.././hal/sam3u1c/inc/sam/sleepmgr.h ****  *    from this software without specific prior written permission.
  24:.././hal/sam3u1c/inc/sam/sleepmgr.h ****  *
  25:.././hal/sam3u1c/inc/sam/sleepmgr.h ****  * 4. This software may only be redistributed and used in connection with an
  26:.././hal/sam3u1c/inc/sam/sleepmgr.h ****  *    Atmel microcontroller product.
  27:.././hal/sam3u1c/inc/sam/sleepmgr.h ****  *
  28:.././hal/sam3u1c/inc/sam/sleepmgr.h ****  * THIS SOFTWARE IS PROVIDED BY ATMEL "AS IS" AND ANY EXPRESS OR IMPLIED
  29:.././hal/sam3u1c/inc/sam/sleepmgr.h ****  * WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF
  30:.././hal/sam3u1c/inc/sam/sleepmgr.h ****  * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT ARE
  31:.././hal/sam3u1c/inc/sam/sleepmgr.h ****  * EXPRESSLY AND SPECIFICALLY DISCLAIMED. IN NO EVENT SHALL ATMEL BE LIABLE FOR
  32:.././hal/sam3u1c/inc/sam/sleepmgr.h ****  * ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  33:.././hal/sam3u1c/inc/sam/sleepmgr.h ****  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
  34:.././hal/sam3u1c/inc/sam/sleepmgr.h ****  * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
  35:.././hal/sam3u1c/inc/sam/sleepmgr.h ****  * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT,
  36:.././hal/sam3u1c/inc/sam/sleepmgr.h ****  * STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN
  37:.././hal/sam3u1c/inc/sam/sleepmgr.h ****  * ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  38:.././hal/sam3u1c/inc/sam/sleepmgr.h ****  * POSSIBILITY OF SUCH DAMAGE.
  39:.././hal/sam3u1c/inc/sam/sleepmgr.h ****  *
  40:.././hal/sam3u1c/inc/sam/sleepmgr.h ****  * \asf_license_stop
  41:.././hal/sam3u1c/inc/sam/sleepmgr.h ****  *
  42:.././hal/sam3u1c/inc/sam/sleepmgr.h ****  */
  43:.././hal/sam3u1c/inc/sam/sleepmgr.h **** 
  44:.././hal/sam3u1c/inc/sam/sleepmgr.h **** #ifndef SAM_SLEEPMGR_INCLUDED
  45:.././hal/sam3u1c/inc/sam/sleepmgr.h **** #define SAM_SLEEPMGR_INCLUDED
  46:.././hal/sam3u1c/inc/sam/sleepmgr.h **** 
  47:.././hal/sam3u1c/inc/sam/sleepmgr.h **** #ifdef __cplusplus
  48:.././hal/sam3u1c/inc/sam/sleepmgr.h **** extern "C" {
  49:.././hal/sam3u1c/inc/sam/sleepmgr.h **** #endif
  50:.././hal/sam3u1c/inc/sam/sleepmgr.h **** 
  51:.././hal/sam3u1c/inc/sam/sleepmgr.h **** #include <compiler.h>
  52:.././hal/sam3u1c/inc/sam/sleepmgr.h **** #include <conf_sleepmgr.h>
  53:.././hal/sam3u1c/inc/sam/sleepmgr.h **** #include <sleep.h>
  54:.././hal/sam3u1c/inc/sam/sleepmgr.h **** #include <interrupt.h>
  55:.././hal/sam3u1c/inc/sam/sleepmgr.h **** 
  56:.././hal/sam3u1c/inc/sam/sleepmgr.h **** /**
  57:.././hal/sam3u1c/inc/sam/sleepmgr.h ****  * \weakgroup sleepmgr_group
  58:.././hal/sam3u1c/inc/sam/sleepmgr.h ****  * @{
  59:.././hal/sam3u1c/inc/sam/sleepmgr.h ****  */
  60:.././hal/sam3u1c/inc/sam/sleepmgr.h **** #if (SAMG51 || SAMG53 || SAMG54)
  61:.././hal/sam3u1c/inc/sam/sleepmgr.h **** enum sleepmgr_mode {
  62:.././hal/sam3u1c/inc/sam/sleepmgr.h **** 	//! Active mode.
  63:.././hal/sam3u1c/inc/sam/sleepmgr.h **** 	SLEEPMGR_ACTIVE = 0,
  64:.././hal/sam3u1c/inc/sam/sleepmgr.h **** 	/*! Wait mode, wakeup fast (in 3ms).
  65:.././hal/sam3u1c/inc/sam/sleepmgr.h **** 	 *  Potential Wake Up sources: fast startup events */
  66:.././hal/sam3u1c/inc/sam/sleepmgr.h **** 	SLEEPMGR_WAIT_FAST,
  67:.././hal/sam3u1c/inc/sam/sleepmgr.h **** 	/*! Wait mode.
  68:.././hal/sam3u1c/inc/sam/sleepmgr.h **** 	 *  Potential Wake Up sources: fast startup events */
  69:.././hal/sam3u1c/inc/sam/sleepmgr.h **** 	SLEEPMGR_WAIT,
  70:.././hal/sam3u1c/inc/sam/sleepmgr.h **** 
  71:.././hal/sam3u1c/inc/sam/sleepmgr.h **** 	SLEEPMGR_NR_OF_MODES,
  72:.././hal/sam3u1c/inc/sam/sleepmgr.h **** };
  73:.././hal/sam3u1c/inc/sam/sleepmgr.h **** 
  74:.././hal/sam3u1c/inc/sam/sleepmgr.h **** #else
  75:.././hal/sam3u1c/inc/sam/sleepmgr.h **** enum sleepmgr_mode {
  76:.././hal/sam3u1c/inc/sam/sleepmgr.h **** 	//! Active mode.
  77:.././hal/sam3u1c/inc/sam/sleepmgr.h **** 	SLEEPMGR_ACTIVE = 0,
  78:.././hal/sam3u1c/inc/sam/sleepmgr.h **** 	/*! WFE sleep mode.
  79:.././hal/sam3u1c/inc/sam/sleepmgr.h **** 	 *  Potential Wake Up sources:
  80:.././hal/sam3u1c/inc/sam/sleepmgr.h **** 	 *  fast startup events (USB, RTC, RTT, WKUPs),
  81:.././hal/sam3u1c/inc/sam/sleepmgr.h **** 	 *  interrupt, and events. */
  82:.././hal/sam3u1c/inc/sam/sleepmgr.h **** 	SLEEPMGR_SLEEP_WFE,
  83:.././hal/sam3u1c/inc/sam/sleepmgr.h **** 	/*! WFI sleep mode.
  84:.././hal/sam3u1c/inc/sam/sleepmgr.h **** 	 * Potential Wake Up sources: fast startup events and interrupt. */
  85:.././hal/sam3u1c/inc/sam/sleepmgr.h **** 	SLEEPMGR_SLEEP_WFI,
  86:.././hal/sam3u1c/inc/sam/sleepmgr.h **** 	/*! Wait mode, wakeup fast (in 3ms).
  87:.././hal/sam3u1c/inc/sam/sleepmgr.h **** 	 *  XTAL is not disabled when sleep.
  88:.././hal/sam3u1c/inc/sam/sleepmgr.h **** 	 *  Potential Wake Up sources: fast startup events */
  89:.././hal/sam3u1c/inc/sam/sleepmgr.h **** 	SLEEPMGR_WAIT_FAST,
  90:.././hal/sam3u1c/inc/sam/sleepmgr.h **** 	/*! Wait mode.
  91:.././hal/sam3u1c/inc/sam/sleepmgr.h **** 	 *  Potential Wake Up sources: fast startup events */
  92:.././hal/sam3u1c/inc/sam/sleepmgr.h **** 	SLEEPMGR_WAIT,
  93:.././hal/sam3u1c/inc/sam/sleepmgr.h **** 	//! Backup mode. Potential Wake Up sources: WKUPs, SM, RTT, RTC.
  94:.././hal/sam3u1c/inc/sam/sleepmgr.h **** 	SLEEPMGR_BACKUP,
  95:.././hal/sam3u1c/inc/sam/sleepmgr.h **** 
  96:.././hal/sam3u1c/inc/sam/sleepmgr.h **** 	SLEEPMGR_NR_OF_MODES,
  97:.././hal/sam3u1c/inc/sam/sleepmgr.h **** };
  98:.././hal/sam3u1c/inc/sam/sleepmgr.h **** #endif
  99:.././hal/sam3u1c/inc/sam/sleepmgr.h **** 
 100:.././hal/sam3u1c/inc/sam/sleepmgr.h **** /**
 101:.././hal/sam3u1c/inc/sam/sleepmgr.h ****  * \internal
 102:.././hal/sam3u1c/inc/sam/sleepmgr.h ****  * \name Internal arrays
 103:.././hal/sam3u1c/inc/sam/sleepmgr.h ****  * @{
 104:.././hal/sam3u1c/inc/sam/sleepmgr.h ****  */
 105:.././hal/sam3u1c/inc/sam/sleepmgr.h **** #if defined(CONFIG_SLEEPMGR_ENABLE) || defined(__DOXYGEN__)
 106:.././hal/sam3u1c/inc/sam/sleepmgr.h **** //! Sleep mode lock counters
 107:.././hal/sam3u1c/inc/sam/sleepmgr.h **** extern uint8_t sleepmgr_locks[];
 108:.././hal/sam3u1c/inc/sam/sleepmgr.h **** #endif /* CONFIG_SLEEPMGR_ENABLE */
 109:.././hal/sam3u1c/inc/sam/sleepmgr.h **** //! @}
 110:.././hal/sam3u1c/inc/sam/sleepmgr.h **** 
 111:.././hal/sam3u1c/inc/sam/sleepmgr.h **** 
 112:.././hal/sam3u1c/inc/sam/sleepmgr.h **** static inline void sleepmgr_sleep(const enum sleepmgr_mode sleep_mode)
 113:.././hal/sam3u1c/inc/sam/sleepmgr.h **** {
 1068              	 .loc 6 113 1
 1069              	 .cfi_startproc
 1070              	 
 1071              	 
 1072 0000 80B5     	 push {r7,lr}
 1073              	.LCFI52:
 1074              	 .cfi_def_cfa_offset 8
 1075              	 .cfi_offset 7,-8
 1076              	 .cfi_offset 14,-4
 1077 0002 82B0     	 sub sp,sp,#8
 1078              	.LCFI53:
 1079              	 .cfi_def_cfa_offset 16
 1080 0004 00AF     	 add r7,sp,#0
 1081              	.LCFI54:
 1082              	 .cfi_def_cfa_register 7
 1083 0006 0346     	 mov r3,r0
 1084 0008 FB71     	 strb r3,[r7,#7]
 1085              	.LBB49:
 1086              	.LBB50:
 1087              	 .file 7 ".././hal/sam3u1c/inc/core_cmFunc.h"
   1:.././hal/sam3u1c/inc/core_cmFunc.h **** /**************************************************************************//**
   2:.././hal/sam3u1c/inc/core_cmFunc.h ****  * @file     core_cmFunc.h
   3:.././hal/sam3u1c/inc/core_cmFunc.h ****  * @brief    CMSIS Cortex-M Core Function Access Header File
   4:.././hal/sam3u1c/inc/core_cmFunc.h ****  * @version  V3.00
   5:.././hal/sam3u1c/inc/core_cmFunc.h ****  * @date     19. January 2012
   6:.././hal/sam3u1c/inc/core_cmFunc.h ****  *
   7:.././hal/sam3u1c/inc/core_cmFunc.h ****  * @note
   8:.././hal/sam3u1c/inc/core_cmFunc.h ****  * Copyright (C) 2009-2012 ARM Limited. All rights reserved.
   9:.././hal/sam3u1c/inc/core_cmFunc.h ****  *
  10:.././hal/sam3u1c/inc/core_cmFunc.h ****  * @par
  11:.././hal/sam3u1c/inc/core_cmFunc.h ****  * ARM Limited (ARM) is supplying this software for use with Cortex-M 
  12:.././hal/sam3u1c/inc/core_cmFunc.h ****  * processor based microcontrollers.  This file can be freely distributed 
  13:.././hal/sam3u1c/inc/core_cmFunc.h ****  * within development tools that are supporting such ARM based processors. 
  14:.././hal/sam3u1c/inc/core_cmFunc.h ****  *
  15:.././hal/sam3u1c/inc/core_cmFunc.h ****  * @par
  16:.././hal/sam3u1c/inc/core_cmFunc.h ****  * THIS SOFTWARE IS PROVIDED "AS IS".  NO WARRANTIES, WHETHER EXPRESS, IMPLIED
  17:.././hal/sam3u1c/inc/core_cmFunc.h ****  * OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED WARRANTIES OF
  18:.././hal/sam3u1c/inc/core_cmFunc.h ****  * MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO THIS SOFTWARE.
  19:.././hal/sam3u1c/inc/core_cmFunc.h ****  * ARM SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR SPECIAL, INCIDENTAL, OR
  20:.././hal/sam3u1c/inc/core_cmFunc.h ****  * CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.
  21:.././hal/sam3u1c/inc/core_cmFunc.h ****  *
  22:.././hal/sam3u1c/inc/core_cmFunc.h ****  ******************************************************************************/
  23:.././hal/sam3u1c/inc/core_cmFunc.h **** 
  24:.././hal/sam3u1c/inc/core_cmFunc.h **** #ifndef __CORE_CMFUNC_H
  25:.././hal/sam3u1c/inc/core_cmFunc.h **** #define __CORE_CMFUNC_H
  26:.././hal/sam3u1c/inc/core_cmFunc.h **** 
  27:.././hal/sam3u1c/inc/core_cmFunc.h **** 
  28:.././hal/sam3u1c/inc/core_cmFunc.h **** /* ###########################  Core Function Access  ########################### */
  29:.././hal/sam3u1c/inc/core_cmFunc.h **** /** \ingroup  CMSIS_Core_FunctionInterface   
  30:.././hal/sam3u1c/inc/core_cmFunc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
  31:.././hal/sam3u1c/inc/core_cmFunc.h ****   @{
  32:.././hal/sam3u1c/inc/core_cmFunc.h ****  */
  33:.././hal/sam3u1c/inc/core_cmFunc.h **** 
  34:.././hal/sam3u1c/inc/core_cmFunc.h **** #if   defined ( __CC_ARM ) /*------------------RealView Compiler -----------------*/
  35:.././hal/sam3u1c/inc/core_cmFunc.h **** /* ARM armcc specific functions */
  36:.././hal/sam3u1c/inc/core_cmFunc.h **** 
  37:.././hal/sam3u1c/inc/core_cmFunc.h **** #if (__ARMCC_VERSION < 400677)
  38:.././hal/sam3u1c/inc/core_cmFunc.h ****   #error "Please use ARM Compiler Toolchain V4.0.677 or later!"
  39:.././hal/sam3u1c/inc/core_cmFunc.h **** #endif
  40:.././hal/sam3u1c/inc/core_cmFunc.h **** 
  41:.././hal/sam3u1c/inc/core_cmFunc.h **** /* intrinsic void __enable_irq();     */
  42:.././hal/sam3u1c/inc/core_cmFunc.h **** /* intrinsic void __disable_irq();    */
  43:.././hal/sam3u1c/inc/core_cmFunc.h **** 
  44:.././hal/sam3u1c/inc/core_cmFunc.h **** /** \brief  Get Control Register
  45:.././hal/sam3u1c/inc/core_cmFunc.h **** 
  46:.././hal/sam3u1c/inc/core_cmFunc.h ****     This function returns the content of the Control Register.
  47:.././hal/sam3u1c/inc/core_cmFunc.h **** 
  48:.././hal/sam3u1c/inc/core_cmFunc.h ****     \return               Control Register value
  49:.././hal/sam3u1c/inc/core_cmFunc.h ****  */
  50:.././hal/sam3u1c/inc/core_cmFunc.h **** __STATIC_INLINE uint32_t __get_CONTROL(void)
  51:.././hal/sam3u1c/inc/core_cmFunc.h **** {
  52:.././hal/sam3u1c/inc/core_cmFunc.h ****   register uint32_t __regControl         __ASM("control");
  53:.././hal/sam3u1c/inc/core_cmFunc.h ****   return(__regControl);
  54:.././hal/sam3u1c/inc/core_cmFunc.h **** }
  55:.././hal/sam3u1c/inc/core_cmFunc.h **** 
  56:.././hal/sam3u1c/inc/core_cmFunc.h **** 
  57:.././hal/sam3u1c/inc/core_cmFunc.h **** /** \brief  Set Control Register
  58:.././hal/sam3u1c/inc/core_cmFunc.h **** 
  59:.././hal/sam3u1c/inc/core_cmFunc.h ****     This function writes the given value to the Control Register.
  60:.././hal/sam3u1c/inc/core_cmFunc.h **** 
  61:.././hal/sam3u1c/inc/core_cmFunc.h ****     \param [in]    control  Control Register value to set
  62:.././hal/sam3u1c/inc/core_cmFunc.h ****  */
  63:.././hal/sam3u1c/inc/core_cmFunc.h **** __STATIC_INLINE void __set_CONTROL(uint32_t control)
  64:.././hal/sam3u1c/inc/core_cmFunc.h **** {
  65:.././hal/sam3u1c/inc/core_cmFunc.h ****   register uint32_t __regControl         __ASM("control");
  66:.././hal/sam3u1c/inc/core_cmFunc.h ****   __regControl = control;
  67:.././hal/sam3u1c/inc/core_cmFunc.h **** }
  68:.././hal/sam3u1c/inc/core_cmFunc.h **** 
  69:.././hal/sam3u1c/inc/core_cmFunc.h **** 
  70:.././hal/sam3u1c/inc/core_cmFunc.h **** /** \brief  Get IPSR Register
  71:.././hal/sam3u1c/inc/core_cmFunc.h **** 
  72:.././hal/sam3u1c/inc/core_cmFunc.h ****     This function returns the content of the IPSR Register.
  73:.././hal/sam3u1c/inc/core_cmFunc.h **** 
  74:.././hal/sam3u1c/inc/core_cmFunc.h ****     \return               IPSR Register value
  75:.././hal/sam3u1c/inc/core_cmFunc.h ****  */
  76:.././hal/sam3u1c/inc/core_cmFunc.h **** __STATIC_INLINE uint32_t __get_IPSR(void)
  77:.././hal/sam3u1c/inc/core_cmFunc.h **** {
  78:.././hal/sam3u1c/inc/core_cmFunc.h ****   register uint32_t __regIPSR          __ASM("ipsr");
  79:.././hal/sam3u1c/inc/core_cmFunc.h ****   return(__regIPSR);
  80:.././hal/sam3u1c/inc/core_cmFunc.h **** }
  81:.././hal/sam3u1c/inc/core_cmFunc.h **** 
  82:.././hal/sam3u1c/inc/core_cmFunc.h **** 
  83:.././hal/sam3u1c/inc/core_cmFunc.h **** /** \brief  Get APSR Register
  84:.././hal/sam3u1c/inc/core_cmFunc.h **** 
  85:.././hal/sam3u1c/inc/core_cmFunc.h ****     This function returns the content of the APSR Register.
  86:.././hal/sam3u1c/inc/core_cmFunc.h **** 
  87:.././hal/sam3u1c/inc/core_cmFunc.h ****     \return               APSR Register value
  88:.././hal/sam3u1c/inc/core_cmFunc.h ****  */
  89:.././hal/sam3u1c/inc/core_cmFunc.h **** __STATIC_INLINE uint32_t __get_APSR(void)
  90:.././hal/sam3u1c/inc/core_cmFunc.h **** {
  91:.././hal/sam3u1c/inc/core_cmFunc.h ****   register uint32_t __regAPSR          __ASM("apsr");
  92:.././hal/sam3u1c/inc/core_cmFunc.h ****   return(__regAPSR);
  93:.././hal/sam3u1c/inc/core_cmFunc.h **** }
  94:.././hal/sam3u1c/inc/core_cmFunc.h **** 
  95:.././hal/sam3u1c/inc/core_cmFunc.h **** 
  96:.././hal/sam3u1c/inc/core_cmFunc.h **** /** \brief  Get xPSR Register
  97:.././hal/sam3u1c/inc/core_cmFunc.h **** 
  98:.././hal/sam3u1c/inc/core_cmFunc.h ****     This function returns the content of the xPSR Register.
  99:.././hal/sam3u1c/inc/core_cmFunc.h **** 
 100:.././hal/sam3u1c/inc/core_cmFunc.h ****     \return               xPSR Register value
 101:.././hal/sam3u1c/inc/core_cmFunc.h ****  */
 102:.././hal/sam3u1c/inc/core_cmFunc.h **** __STATIC_INLINE uint32_t __get_xPSR(void)
 103:.././hal/sam3u1c/inc/core_cmFunc.h **** {
 104:.././hal/sam3u1c/inc/core_cmFunc.h ****   register uint32_t __regXPSR          __ASM("xpsr");
 105:.././hal/sam3u1c/inc/core_cmFunc.h ****   return(__regXPSR);
 106:.././hal/sam3u1c/inc/core_cmFunc.h **** }
 107:.././hal/sam3u1c/inc/core_cmFunc.h **** 
 108:.././hal/sam3u1c/inc/core_cmFunc.h **** 
 109:.././hal/sam3u1c/inc/core_cmFunc.h **** /** \brief  Get Process Stack Pointer
 110:.././hal/sam3u1c/inc/core_cmFunc.h **** 
 111:.././hal/sam3u1c/inc/core_cmFunc.h ****     This function returns the current value of the Process Stack Pointer (PSP).
 112:.././hal/sam3u1c/inc/core_cmFunc.h **** 
 113:.././hal/sam3u1c/inc/core_cmFunc.h ****     \return               PSP Register value
 114:.././hal/sam3u1c/inc/core_cmFunc.h ****  */
 115:.././hal/sam3u1c/inc/core_cmFunc.h **** __STATIC_INLINE uint32_t __get_PSP(void)
 116:.././hal/sam3u1c/inc/core_cmFunc.h **** {
 117:.././hal/sam3u1c/inc/core_cmFunc.h ****   register uint32_t __regProcessStackPointer  __ASM("psp");
 118:.././hal/sam3u1c/inc/core_cmFunc.h ****   return(__regProcessStackPointer);
 119:.././hal/sam3u1c/inc/core_cmFunc.h **** }
 120:.././hal/sam3u1c/inc/core_cmFunc.h **** 
 121:.././hal/sam3u1c/inc/core_cmFunc.h **** 
 122:.././hal/sam3u1c/inc/core_cmFunc.h **** /** \brief  Set Process Stack Pointer
 123:.././hal/sam3u1c/inc/core_cmFunc.h **** 
 124:.././hal/sam3u1c/inc/core_cmFunc.h ****     This function assigns the given value to the Process Stack Pointer (PSP).
 125:.././hal/sam3u1c/inc/core_cmFunc.h **** 
 126:.././hal/sam3u1c/inc/core_cmFunc.h ****     \param [in]    topOfProcStack  Process Stack Pointer value to set
 127:.././hal/sam3u1c/inc/core_cmFunc.h ****  */
 128:.././hal/sam3u1c/inc/core_cmFunc.h **** __STATIC_INLINE void __set_PSP(uint32_t topOfProcStack)
 129:.././hal/sam3u1c/inc/core_cmFunc.h **** {
 130:.././hal/sam3u1c/inc/core_cmFunc.h ****   register uint32_t __regProcessStackPointer  __ASM("psp");
 131:.././hal/sam3u1c/inc/core_cmFunc.h ****   __regProcessStackPointer = topOfProcStack;
 132:.././hal/sam3u1c/inc/core_cmFunc.h **** }
 133:.././hal/sam3u1c/inc/core_cmFunc.h **** 
 134:.././hal/sam3u1c/inc/core_cmFunc.h **** 
 135:.././hal/sam3u1c/inc/core_cmFunc.h **** /** \brief  Get Main Stack Pointer
 136:.././hal/sam3u1c/inc/core_cmFunc.h **** 
 137:.././hal/sam3u1c/inc/core_cmFunc.h ****     This function returns the current value of the Main Stack Pointer (MSP).
 138:.././hal/sam3u1c/inc/core_cmFunc.h **** 
 139:.././hal/sam3u1c/inc/core_cmFunc.h ****     \return               MSP Register value
 140:.././hal/sam3u1c/inc/core_cmFunc.h ****  */
 141:.././hal/sam3u1c/inc/core_cmFunc.h **** __STATIC_INLINE uint32_t __get_MSP(void)
 142:.././hal/sam3u1c/inc/core_cmFunc.h **** {
 143:.././hal/sam3u1c/inc/core_cmFunc.h ****   register uint32_t __regMainStackPointer     __ASM("msp");
 144:.././hal/sam3u1c/inc/core_cmFunc.h ****   return(__regMainStackPointer);
 145:.././hal/sam3u1c/inc/core_cmFunc.h **** }
 146:.././hal/sam3u1c/inc/core_cmFunc.h **** 
 147:.././hal/sam3u1c/inc/core_cmFunc.h **** 
 148:.././hal/sam3u1c/inc/core_cmFunc.h **** /** \brief  Set Main Stack Pointer
 149:.././hal/sam3u1c/inc/core_cmFunc.h **** 
 150:.././hal/sam3u1c/inc/core_cmFunc.h ****     This function assigns the given value to the Main Stack Pointer (MSP).
 151:.././hal/sam3u1c/inc/core_cmFunc.h **** 
 152:.././hal/sam3u1c/inc/core_cmFunc.h ****     \param [in]    topOfMainStack  Main Stack Pointer value to set
 153:.././hal/sam3u1c/inc/core_cmFunc.h ****  */
 154:.././hal/sam3u1c/inc/core_cmFunc.h **** __STATIC_INLINE void __set_MSP(uint32_t topOfMainStack)
 155:.././hal/sam3u1c/inc/core_cmFunc.h **** {
 156:.././hal/sam3u1c/inc/core_cmFunc.h ****   register uint32_t __regMainStackPointer     __ASM("msp");
 157:.././hal/sam3u1c/inc/core_cmFunc.h ****   __regMainStackPointer = topOfMainStack;
 158:.././hal/sam3u1c/inc/core_cmFunc.h **** }
 159:.././hal/sam3u1c/inc/core_cmFunc.h **** 
 160:.././hal/sam3u1c/inc/core_cmFunc.h **** 
 161:.././hal/sam3u1c/inc/core_cmFunc.h **** /** \brief  Get Priority Mask
 162:.././hal/sam3u1c/inc/core_cmFunc.h **** 
 163:.././hal/sam3u1c/inc/core_cmFunc.h ****     This function returns the current state of the priority mask bit from the Priority Mask Registe
 164:.././hal/sam3u1c/inc/core_cmFunc.h **** 
 165:.././hal/sam3u1c/inc/core_cmFunc.h ****     \return               Priority Mask value
 166:.././hal/sam3u1c/inc/core_cmFunc.h ****  */
 167:.././hal/sam3u1c/inc/core_cmFunc.h **** __STATIC_INLINE uint32_t __get_PRIMASK(void)
 168:.././hal/sam3u1c/inc/core_cmFunc.h **** {
 169:.././hal/sam3u1c/inc/core_cmFunc.h ****   register uint32_t __regPriMask         __ASM("primask");
 170:.././hal/sam3u1c/inc/core_cmFunc.h ****   return(__regPriMask);
 171:.././hal/sam3u1c/inc/core_cmFunc.h **** }
 172:.././hal/sam3u1c/inc/core_cmFunc.h **** 
 173:.././hal/sam3u1c/inc/core_cmFunc.h **** 
 174:.././hal/sam3u1c/inc/core_cmFunc.h **** /** \brief  Set Priority Mask
 175:.././hal/sam3u1c/inc/core_cmFunc.h **** 
 176:.././hal/sam3u1c/inc/core_cmFunc.h ****     This function assigns the given value to the Priority Mask Register.
 177:.././hal/sam3u1c/inc/core_cmFunc.h **** 
 178:.././hal/sam3u1c/inc/core_cmFunc.h ****     \param [in]    priMask  Priority Mask
 179:.././hal/sam3u1c/inc/core_cmFunc.h ****  */
 180:.././hal/sam3u1c/inc/core_cmFunc.h **** __STATIC_INLINE void __set_PRIMASK(uint32_t priMask)
 181:.././hal/sam3u1c/inc/core_cmFunc.h **** {
 182:.././hal/sam3u1c/inc/core_cmFunc.h ****   register uint32_t __regPriMask         __ASM("primask");
 183:.././hal/sam3u1c/inc/core_cmFunc.h ****   __regPriMask = (priMask);
 184:.././hal/sam3u1c/inc/core_cmFunc.h **** }
 185:.././hal/sam3u1c/inc/core_cmFunc.h ****  
 186:.././hal/sam3u1c/inc/core_cmFunc.h **** 
 187:.././hal/sam3u1c/inc/core_cmFunc.h **** #if       (__CORTEX_M >= 0x03)
 188:.././hal/sam3u1c/inc/core_cmFunc.h **** 
 189:.././hal/sam3u1c/inc/core_cmFunc.h **** /** \brief  Enable FIQ
 190:.././hal/sam3u1c/inc/core_cmFunc.h **** 
 191:.././hal/sam3u1c/inc/core_cmFunc.h ****     This function enables FIQ interrupts by clearing the F-bit in the CPSR.
 192:.././hal/sam3u1c/inc/core_cmFunc.h ****     Can only be executed in Privileged modes.
 193:.././hal/sam3u1c/inc/core_cmFunc.h ****  */
 194:.././hal/sam3u1c/inc/core_cmFunc.h **** #define __enable_fault_irq                __enable_fiq
 195:.././hal/sam3u1c/inc/core_cmFunc.h **** 
 196:.././hal/sam3u1c/inc/core_cmFunc.h **** 
 197:.././hal/sam3u1c/inc/core_cmFunc.h **** /** \brief  Disable FIQ
 198:.././hal/sam3u1c/inc/core_cmFunc.h **** 
 199:.././hal/sam3u1c/inc/core_cmFunc.h ****     This function disables FIQ interrupts by setting the F-bit in the CPSR.
 200:.././hal/sam3u1c/inc/core_cmFunc.h ****     Can only be executed in Privileged modes.
 201:.././hal/sam3u1c/inc/core_cmFunc.h ****  */
 202:.././hal/sam3u1c/inc/core_cmFunc.h **** #define __disable_fault_irq               __disable_fiq
 203:.././hal/sam3u1c/inc/core_cmFunc.h **** 
 204:.././hal/sam3u1c/inc/core_cmFunc.h **** 
 205:.././hal/sam3u1c/inc/core_cmFunc.h **** /** \brief  Get Base Priority
 206:.././hal/sam3u1c/inc/core_cmFunc.h **** 
 207:.././hal/sam3u1c/inc/core_cmFunc.h ****     This function returns the current value of the Base Priority register.
 208:.././hal/sam3u1c/inc/core_cmFunc.h **** 
 209:.././hal/sam3u1c/inc/core_cmFunc.h ****     \return               Base Priority register value
 210:.././hal/sam3u1c/inc/core_cmFunc.h ****  */
 211:.././hal/sam3u1c/inc/core_cmFunc.h **** __STATIC_INLINE uint32_t  __get_BASEPRI(void)
 212:.././hal/sam3u1c/inc/core_cmFunc.h **** {
 213:.././hal/sam3u1c/inc/core_cmFunc.h ****   register uint32_t __regBasePri         __ASM("basepri");
 214:.././hal/sam3u1c/inc/core_cmFunc.h ****   return(__regBasePri);
 215:.././hal/sam3u1c/inc/core_cmFunc.h **** }
 216:.././hal/sam3u1c/inc/core_cmFunc.h **** 
 217:.././hal/sam3u1c/inc/core_cmFunc.h **** 
 218:.././hal/sam3u1c/inc/core_cmFunc.h **** /** \brief  Set Base Priority
 219:.././hal/sam3u1c/inc/core_cmFunc.h **** 
 220:.././hal/sam3u1c/inc/core_cmFunc.h ****     This function assigns the given value to the Base Priority register.
 221:.././hal/sam3u1c/inc/core_cmFunc.h **** 
 222:.././hal/sam3u1c/inc/core_cmFunc.h ****     \param [in]    basePri  Base Priority value to set
 223:.././hal/sam3u1c/inc/core_cmFunc.h ****  */
 224:.././hal/sam3u1c/inc/core_cmFunc.h **** __STATIC_INLINE void __set_BASEPRI(uint32_t basePri)
 225:.././hal/sam3u1c/inc/core_cmFunc.h **** {
 226:.././hal/sam3u1c/inc/core_cmFunc.h ****   register uint32_t __regBasePri         __ASM("basepri");
 227:.././hal/sam3u1c/inc/core_cmFunc.h ****   __regBasePri = (basePri & 0xff);
 228:.././hal/sam3u1c/inc/core_cmFunc.h **** }
 229:.././hal/sam3u1c/inc/core_cmFunc.h ****  
 230:.././hal/sam3u1c/inc/core_cmFunc.h **** 
 231:.././hal/sam3u1c/inc/core_cmFunc.h **** /** \brief  Get Fault Mask
 232:.././hal/sam3u1c/inc/core_cmFunc.h **** 
 233:.././hal/sam3u1c/inc/core_cmFunc.h ****     This function returns the current value of the Fault Mask register.
 234:.././hal/sam3u1c/inc/core_cmFunc.h **** 
 235:.././hal/sam3u1c/inc/core_cmFunc.h ****     \return               Fault Mask register value
 236:.././hal/sam3u1c/inc/core_cmFunc.h ****  */
 237:.././hal/sam3u1c/inc/core_cmFunc.h **** __STATIC_INLINE uint32_t __get_FAULTMASK(void)
 238:.././hal/sam3u1c/inc/core_cmFunc.h **** {
 239:.././hal/sam3u1c/inc/core_cmFunc.h ****   register uint32_t __regFaultMask       __ASM("faultmask");
 240:.././hal/sam3u1c/inc/core_cmFunc.h ****   return(__regFaultMask);
 241:.././hal/sam3u1c/inc/core_cmFunc.h **** }
 242:.././hal/sam3u1c/inc/core_cmFunc.h **** 
 243:.././hal/sam3u1c/inc/core_cmFunc.h **** 
 244:.././hal/sam3u1c/inc/core_cmFunc.h **** /** \brief  Set Fault Mask
 245:.././hal/sam3u1c/inc/core_cmFunc.h **** 
 246:.././hal/sam3u1c/inc/core_cmFunc.h ****     This function assigns the given value to the Fault Mask register.
 247:.././hal/sam3u1c/inc/core_cmFunc.h **** 
 248:.././hal/sam3u1c/inc/core_cmFunc.h ****     \param [in]    faultMask  Fault Mask value to set
 249:.././hal/sam3u1c/inc/core_cmFunc.h ****  */
 250:.././hal/sam3u1c/inc/core_cmFunc.h **** __STATIC_INLINE void __set_FAULTMASK(uint32_t faultMask)
 251:.././hal/sam3u1c/inc/core_cmFunc.h **** {
 252:.././hal/sam3u1c/inc/core_cmFunc.h ****   register uint32_t __regFaultMask       __ASM("faultmask");
 253:.././hal/sam3u1c/inc/core_cmFunc.h ****   __regFaultMask = (faultMask & (uint32_t)1);
 254:.././hal/sam3u1c/inc/core_cmFunc.h **** }
 255:.././hal/sam3u1c/inc/core_cmFunc.h **** 
 256:.././hal/sam3u1c/inc/core_cmFunc.h **** #endif /* (__CORTEX_M >= 0x03) */
 257:.././hal/sam3u1c/inc/core_cmFunc.h **** 
 258:.././hal/sam3u1c/inc/core_cmFunc.h **** 
 259:.././hal/sam3u1c/inc/core_cmFunc.h **** #if       (__CORTEX_M == 0x04)
 260:.././hal/sam3u1c/inc/core_cmFunc.h **** 
 261:.././hal/sam3u1c/inc/core_cmFunc.h **** /** \brief  Get FPSCR
 262:.././hal/sam3u1c/inc/core_cmFunc.h **** 
 263:.././hal/sam3u1c/inc/core_cmFunc.h ****     This function returns the current value of the Floating Point Status/Control register.
 264:.././hal/sam3u1c/inc/core_cmFunc.h **** 
 265:.././hal/sam3u1c/inc/core_cmFunc.h ****     \return               Floating Point Status/Control register value
 266:.././hal/sam3u1c/inc/core_cmFunc.h ****  */
 267:.././hal/sam3u1c/inc/core_cmFunc.h **** __STATIC_INLINE uint32_t __get_FPSCR(void)
 268:.././hal/sam3u1c/inc/core_cmFunc.h **** {
 269:.././hal/sam3u1c/inc/core_cmFunc.h **** #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
 270:.././hal/sam3u1c/inc/core_cmFunc.h ****   register uint32_t __regfpscr         __ASM("fpscr");
 271:.././hal/sam3u1c/inc/core_cmFunc.h ****   return(__regfpscr);
 272:.././hal/sam3u1c/inc/core_cmFunc.h **** #else
 273:.././hal/sam3u1c/inc/core_cmFunc.h ****    return(0);
 274:.././hal/sam3u1c/inc/core_cmFunc.h **** #endif
 275:.././hal/sam3u1c/inc/core_cmFunc.h **** }
 276:.././hal/sam3u1c/inc/core_cmFunc.h **** 
 277:.././hal/sam3u1c/inc/core_cmFunc.h **** 
 278:.././hal/sam3u1c/inc/core_cmFunc.h **** /** \brief  Set FPSCR
 279:.././hal/sam3u1c/inc/core_cmFunc.h **** 
 280:.././hal/sam3u1c/inc/core_cmFunc.h ****     This function assigns the given value to the Floating Point Status/Control register.
 281:.././hal/sam3u1c/inc/core_cmFunc.h **** 
 282:.././hal/sam3u1c/inc/core_cmFunc.h ****     \param [in]    fpscr  Floating Point Status/Control value to set
 283:.././hal/sam3u1c/inc/core_cmFunc.h ****  */
 284:.././hal/sam3u1c/inc/core_cmFunc.h **** __STATIC_INLINE void __set_FPSCR(uint32_t fpscr)
 285:.././hal/sam3u1c/inc/core_cmFunc.h **** {
 286:.././hal/sam3u1c/inc/core_cmFunc.h **** #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
 287:.././hal/sam3u1c/inc/core_cmFunc.h ****   register uint32_t __regfpscr         __ASM("fpscr");
 288:.././hal/sam3u1c/inc/core_cmFunc.h ****   __regfpscr = (fpscr);
 289:.././hal/sam3u1c/inc/core_cmFunc.h **** #endif
 290:.././hal/sam3u1c/inc/core_cmFunc.h **** }
 291:.././hal/sam3u1c/inc/core_cmFunc.h **** 
 292:.././hal/sam3u1c/inc/core_cmFunc.h **** #endif /* (__CORTEX_M == 0x04) */
 293:.././hal/sam3u1c/inc/core_cmFunc.h **** 
 294:.././hal/sam3u1c/inc/core_cmFunc.h **** 
 295:.././hal/sam3u1c/inc/core_cmFunc.h **** #elif defined ( __ICCARM__ ) /*------------------ ICC Compiler -------------------*/
 296:.././hal/sam3u1c/inc/core_cmFunc.h **** /* IAR iccarm specific functions */
 297:.././hal/sam3u1c/inc/core_cmFunc.h **** 
 298:.././hal/sam3u1c/inc/core_cmFunc.h **** #include <cmsis_iar.h>
 299:.././hal/sam3u1c/inc/core_cmFunc.h **** 
 300:.././hal/sam3u1c/inc/core_cmFunc.h **** 
 301:.././hal/sam3u1c/inc/core_cmFunc.h **** #elif defined ( __TMS470__ ) /*---------------- TI CCS Compiler ------------------*/
 302:.././hal/sam3u1c/inc/core_cmFunc.h **** /* TI CCS specific functions */
 303:.././hal/sam3u1c/inc/core_cmFunc.h **** 
 304:.././hal/sam3u1c/inc/core_cmFunc.h **** #include <cmsis_ccs.h>
 305:.././hal/sam3u1c/inc/core_cmFunc.h **** 
 306:.././hal/sam3u1c/inc/core_cmFunc.h **** 
 307:.././hal/sam3u1c/inc/core_cmFunc.h **** #elif defined ( __GNUC__ ) /*------------------ GNU Compiler ---------------------*/
 308:.././hal/sam3u1c/inc/core_cmFunc.h **** /* GNU gcc specific functions */
 309:.././hal/sam3u1c/inc/core_cmFunc.h **** 
 310:.././hal/sam3u1c/inc/core_cmFunc.h **** /** \brief  Enable IRQ Interrupts
 311:.././hal/sam3u1c/inc/core_cmFunc.h **** 
 312:.././hal/sam3u1c/inc/core_cmFunc.h ****   This function enables IRQ interrupts by clearing the I-bit in the CPSR.
 313:.././hal/sam3u1c/inc/core_cmFunc.h ****   Can only be executed in Privileged modes.
 314:.././hal/sam3u1c/inc/core_cmFunc.h ****  */
 315:.././hal/sam3u1c/inc/core_cmFunc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
 316:.././hal/sam3u1c/inc/core_cmFunc.h **** {
 317:.././hal/sam3u1c/inc/core_cmFunc.h ****   __ASM volatile ("cpsie i");
 318:.././hal/sam3u1c/inc/core_cmFunc.h **** }
 319:.././hal/sam3u1c/inc/core_cmFunc.h **** 
 320:.././hal/sam3u1c/inc/core_cmFunc.h **** 
 321:.././hal/sam3u1c/inc/core_cmFunc.h **** /** \brief  Disable IRQ Interrupts
 322:.././hal/sam3u1c/inc/core_cmFunc.h **** 
 323:.././hal/sam3u1c/inc/core_cmFunc.h ****   This function disables IRQ interrupts by setting the I-bit in the CPSR.
 324:.././hal/sam3u1c/inc/core_cmFunc.h ****   Can only be executed in Privileged modes.
 325:.././hal/sam3u1c/inc/core_cmFunc.h ****  */
 326:.././hal/sam3u1c/inc/core_cmFunc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
 327:.././hal/sam3u1c/inc/core_cmFunc.h **** {
 328:.././hal/sam3u1c/inc/core_cmFunc.h ****   __ASM volatile ("cpsid i");
 1088              	 .loc 7 328 3
 1089              	 .syntax unified
 1090              	
 1091 000a 72B6     	 cpsid i
 1092              	
 1093              	 .thumb
 1094              	 .syntax unified
 1095              	.LBE50:
 1096              	.LBE49:
 1097              	.LBB51:
 1098              	.LBB52:
 1099              	 .file 8 ".././hal/sam3u1c/inc/core_cmInstr.h"
   1:.././hal/sam3u1c/inc/core_cmInstr.h **** /**************************************************************************//**
   2:.././hal/sam3u1c/inc/core_cmInstr.h ****  * @file     core_cmInstr.h
   3:.././hal/sam3u1c/inc/core_cmInstr.h ****  * @brief    CMSIS Cortex-M Core Instruction Access Header File
   4:.././hal/sam3u1c/inc/core_cmInstr.h ****  * @version  V3.00
   5:.././hal/sam3u1c/inc/core_cmInstr.h ****  * @date     07. February 2012
   6:.././hal/sam3u1c/inc/core_cmInstr.h ****  *
   7:.././hal/sam3u1c/inc/core_cmInstr.h ****  * @note
   8:.././hal/sam3u1c/inc/core_cmInstr.h ****  * Copyright (C) 2009-2012 ARM Limited. All rights reserved.
   9:.././hal/sam3u1c/inc/core_cmInstr.h ****  *
  10:.././hal/sam3u1c/inc/core_cmInstr.h ****  * @par
  11:.././hal/sam3u1c/inc/core_cmInstr.h ****  * ARM Limited (ARM) is supplying this software for use with Cortex-M
  12:.././hal/sam3u1c/inc/core_cmInstr.h ****  * processor based microcontrollers.  This file can be freely distributed
  13:.././hal/sam3u1c/inc/core_cmInstr.h ****  * within development tools that are supporting such ARM based processors.
  14:.././hal/sam3u1c/inc/core_cmInstr.h ****  *
  15:.././hal/sam3u1c/inc/core_cmInstr.h ****  * @par
  16:.././hal/sam3u1c/inc/core_cmInstr.h ****  * THIS SOFTWARE IS PROVIDED "AS IS".  NO WARRANTIES, WHETHER EXPRESS, IMPLIED
  17:.././hal/sam3u1c/inc/core_cmInstr.h ****  * OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED WARRANTIES OF
  18:.././hal/sam3u1c/inc/core_cmInstr.h ****  * MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO THIS SOFTWARE.
  19:.././hal/sam3u1c/inc/core_cmInstr.h ****  * ARM SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR SPECIAL, INCIDENTAL, OR
  20:.././hal/sam3u1c/inc/core_cmInstr.h ****  * CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.
  21:.././hal/sam3u1c/inc/core_cmInstr.h ****  *
  22:.././hal/sam3u1c/inc/core_cmInstr.h ****  ******************************************************************************/
  23:.././hal/sam3u1c/inc/core_cmInstr.h **** 
  24:.././hal/sam3u1c/inc/core_cmInstr.h **** #ifndef __CORE_CMINSTR_H
  25:.././hal/sam3u1c/inc/core_cmInstr.h **** #define __CORE_CMINSTR_H
  26:.././hal/sam3u1c/inc/core_cmInstr.h **** 
  27:.././hal/sam3u1c/inc/core_cmInstr.h **** 
  28:.././hal/sam3u1c/inc/core_cmInstr.h **** /* ##########################  Core Instruction Access  ######################### */
  29:.././hal/sam3u1c/inc/core_cmInstr.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
  30:.././hal/sam3u1c/inc/core_cmInstr.h ****   Access to dedicated instructions
  31:.././hal/sam3u1c/inc/core_cmInstr.h ****   @{
  32:.././hal/sam3u1c/inc/core_cmInstr.h **** */
  33:.././hal/sam3u1c/inc/core_cmInstr.h **** 
  34:.././hal/sam3u1c/inc/core_cmInstr.h **** #if   defined ( __CC_ARM ) /*------------------RealView Compiler -----------------*/
  35:.././hal/sam3u1c/inc/core_cmInstr.h **** /* ARM armcc specific functions */
  36:.././hal/sam3u1c/inc/core_cmInstr.h **** 
  37:.././hal/sam3u1c/inc/core_cmInstr.h **** #if (__ARMCC_VERSION < 400677)
  38:.././hal/sam3u1c/inc/core_cmInstr.h ****   #error "Please use ARM Compiler Toolchain V4.0.677 or later!"
  39:.././hal/sam3u1c/inc/core_cmInstr.h **** #endif
  40:.././hal/sam3u1c/inc/core_cmInstr.h **** 
  41:.././hal/sam3u1c/inc/core_cmInstr.h **** 
  42:.././hal/sam3u1c/inc/core_cmInstr.h **** /** \brief  No Operation
  43:.././hal/sam3u1c/inc/core_cmInstr.h **** 
  44:.././hal/sam3u1c/inc/core_cmInstr.h ****     No Operation does nothing. This instruction can be used for code alignment purposes.
  45:.././hal/sam3u1c/inc/core_cmInstr.h ****  */
  46:.././hal/sam3u1c/inc/core_cmInstr.h **** #define __NOP                             __nop
  47:.././hal/sam3u1c/inc/core_cmInstr.h **** 
  48:.././hal/sam3u1c/inc/core_cmInstr.h **** 
  49:.././hal/sam3u1c/inc/core_cmInstr.h **** /** \brief  Wait For Interrupt
  50:.././hal/sam3u1c/inc/core_cmInstr.h **** 
  51:.././hal/sam3u1c/inc/core_cmInstr.h ****     Wait For Interrupt is a hint instruction that suspends execution
  52:.././hal/sam3u1c/inc/core_cmInstr.h ****     until one of a number of events occurs.
  53:.././hal/sam3u1c/inc/core_cmInstr.h ****  */
  54:.././hal/sam3u1c/inc/core_cmInstr.h **** #define __WFI                             __wfi
  55:.././hal/sam3u1c/inc/core_cmInstr.h **** 
  56:.././hal/sam3u1c/inc/core_cmInstr.h **** 
  57:.././hal/sam3u1c/inc/core_cmInstr.h **** /** \brief  Wait For Event
  58:.././hal/sam3u1c/inc/core_cmInstr.h **** 
  59:.././hal/sam3u1c/inc/core_cmInstr.h ****     Wait For Event is a hint instruction that permits the processor to enter
  60:.././hal/sam3u1c/inc/core_cmInstr.h ****     a low-power state until one of a number of events occurs.
  61:.././hal/sam3u1c/inc/core_cmInstr.h ****  */
  62:.././hal/sam3u1c/inc/core_cmInstr.h **** #define __WFE                             __wfe
  63:.././hal/sam3u1c/inc/core_cmInstr.h **** 
  64:.././hal/sam3u1c/inc/core_cmInstr.h **** 
  65:.././hal/sam3u1c/inc/core_cmInstr.h **** /** \brief  Send Event
  66:.././hal/sam3u1c/inc/core_cmInstr.h **** 
  67:.././hal/sam3u1c/inc/core_cmInstr.h ****     Send Event is a hint instruction. It causes an event to be signaled to the CPU.
  68:.././hal/sam3u1c/inc/core_cmInstr.h ****  */
  69:.././hal/sam3u1c/inc/core_cmInstr.h **** #define __SEV                             __sev
  70:.././hal/sam3u1c/inc/core_cmInstr.h **** 
  71:.././hal/sam3u1c/inc/core_cmInstr.h **** 
  72:.././hal/sam3u1c/inc/core_cmInstr.h **** /** \brief  Instruction Synchronization Barrier
  73:.././hal/sam3u1c/inc/core_cmInstr.h **** 
  74:.././hal/sam3u1c/inc/core_cmInstr.h ****     Instruction Synchronization Barrier flushes the pipeline in the processor,
  75:.././hal/sam3u1c/inc/core_cmInstr.h ****     so that all instructions following the ISB are fetched from cache or
  76:.././hal/sam3u1c/inc/core_cmInstr.h ****     memory, after the instruction has been completed.
  77:.././hal/sam3u1c/inc/core_cmInstr.h ****  */
  78:.././hal/sam3u1c/inc/core_cmInstr.h **** #define __ISB()                           __isb(0xF)
  79:.././hal/sam3u1c/inc/core_cmInstr.h **** 
  80:.././hal/sam3u1c/inc/core_cmInstr.h **** 
  81:.././hal/sam3u1c/inc/core_cmInstr.h **** /** \brief  Data Synchronization Barrier
  82:.././hal/sam3u1c/inc/core_cmInstr.h **** 
  83:.././hal/sam3u1c/inc/core_cmInstr.h ****     This function acts as a special kind of Data Memory Barrier.
  84:.././hal/sam3u1c/inc/core_cmInstr.h ****     It completes when all explicit memory accesses before this instruction complete.
  85:.././hal/sam3u1c/inc/core_cmInstr.h ****  */
  86:.././hal/sam3u1c/inc/core_cmInstr.h **** #define __DSB()                           __dsb(0xF)
  87:.././hal/sam3u1c/inc/core_cmInstr.h **** 
  88:.././hal/sam3u1c/inc/core_cmInstr.h **** 
  89:.././hal/sam3u1c/inc/core_cmInstr.h **** /** \brief  Data Memory Barrier
  90:.././hal/sam3u1c/inc/core_cmInstr.h **** 
  91:.././hal/sam3u1c/inc/core_cmInstr.h ****     This function ensures the apparent order of the explicit memory operations before
  92:.././hal/sam3u1c/inc/core_cmInstr.h ****     and after the instruction, without ensuring their completion.
  93:.././hal/sam3u1c/inc/core_cmInstr.h ****  */
  94:.././hal/sam3u1c/inc/core_cmInstr.h **** #define __DMB()                           __dmb(0xF)
  95:.././hal/sam3u1c/inc/core_cmInstr.h **** 
  96:.././hal/sam3u1c/inc/core_cmInstr.h **** 
  97:.././hal/sam3u1c/inc/core_cmInstr.h **** /** \brief  Reverse byte order (32 bit)
  98:.././hal/sam3u1c/inc/core_cmInstr.h **** 
  99:.././hal/sam3u1c/inc/core_cmInstr.h ****     This function reverses the byte order in integer value.
 100:.././hal/sam3u1c/inc/core_cmInstr.h **** 
 101:.././hal/sam3u1c/inc/core_cmInstr.h ****     \param [in]    value  Value to reverse
 102:.././hal/sam3u1c/inc/core_cmInstr.h ****     \return               Reversed value
 103:.././hal/sam3u1c/inc/core_cmInstr.h ****  */
 104:.././hal/sam3u1c/inc/core_cmInstr.h **** #define __REV                             __rev
 105:.././hal/sam3u1c/inc/core_cmInstr.h **** 
 106:.././hal/sam3u1c/inc/core_cmInstr.h **** 
 107:.././hal/sam3u1c/inc/core_cmInstr.h **** /** \brief  Reverse byte order (16 bit)
 108:.././hal/sam3u1c/inc/core_cmInstr.h **** 
 109:.././hal/sam3u1c/inc/core_cmInstr.h ****     This function reverses the byte order in two unsigned short values.
 110:.././hal/sam3u1c/inc/core_cmInstr.h **** 
 111:.././hal/sam3u1c/inc/core_cmInstr.h ****     \param [in]    value  Value to reverse
 112:.././hal/sam3u1c/inc/core_cmInstr.h ****     \return               Reversed value
 113:.././hal/sam3u1c/inc/core_cmInstr.h ****  */
 114:.././hal/sam3u1c/inc/core_cmInstr.h **** __attribute__((section(".rev16_text"))) __STATIC_INLINE __ASM uint32_t __REV16(uint32_t value)
 115:.././hal/sam3u1c/inc/core_cmInstr.h **** {
 116:.././hal/sam3u1c/inc/core_cmInstr.h ****   rev16 r0, r0
 117:.././hal/sam3u1c/inc/core_cmInstr.h ****   bx lr
 118:.././hal/sam3u1c/inc/core_cmInstr.h **** }
 119:.././hal/sam3u1c/inc/core_cmInstr.h **** 
 120:.././hal/sam3u1c/inc/core_cmInstr.h **** 
 121:.././hal/sam3u1c/inc/core_cmInstr.h **** /** \brief  Reverse byte order in signed short value
 122:.././hal/sam3u1c/inc/core_cmInstr.h **** 
 123:.././hal/sam3u1c/inc/core_cmInstr.h ****     This function reverses the byte order in a signed short value with sign extension to integer.
 124:.././hal/sam3u1c/inc/core_cmInstr.h **** 
 125:.././hal/sam3u1c/inc/core_cmInstr.h ****     \param [in]    value  Value to reverse
 126:.././hal/sam3u1c/inc/core_cmInstr.h ****     \return               Reversed value
 127:.././hal/sam3u1c/inc/core_cmInstr.h ****  */
 128:.././hal/sam3u1c/inc/core_cmInstr.h **** __attribute__((section(".revsh_text"))) __STATIC_INLINE __ASM int32_t __REVSH(int32_t value)
 129:.././hal/sam3u1c/inc/core_cmInstr.h **** {
 130:.././hal/sam3u1c/inc/core_cmInstr.h ****   revsh r0, r0
 131:.././hal/sam3u1c/inc/core_cmInstr.h ****   bx lr
 132:.././hal/sam3u1c/inc/core_cmInstr.h **** }
 133:.././hal/sam3u1c/inc/core_cmInstr.h **** 
 134:.././hal/sam3u1c/inc/core_cmInstr.h **** 
 135:.././hal/sam3u1c/inc/core_cmInstr.h **** /** \brief  Rotate Right in unsigned value (32 bit)
 136:.././hal/sam3u1c/inc/core_cmInstr.h **** 
 137:.././hal/sam3u1c/inc/core_cmInstr.h ****     This function Rotate Right (immediate) provides the value of the contents of a register rotated
 138:.././hal/sam3u1c/inc/core_cmInstr.h **** 
 139:.././hal/sam3u1c/inc/core_cmInstr.h ****     \param [in]    value  Value to rotate
 140:.././hal/sam3u1c/inc/core_cmInstr.h ****     \param [in]    value  Number of Bits to rotate
 141:.././hal/sam3u1c/inc/core_cmInstr.h ****     \return               Rotated value
 142:.././hal/sam3u1c/inc/core_cmInstr.h ****  */
 143:.././hal/sam3u1c/inc/core_cmInstr.h **** #define __ROR                             __ror
 144:.././hal/sam3u1c/inc/core_cmInstr.h **** 
 145:.././hal/sam3u1c/inc/core_cmInstr.h **** 
 146:.././hal/sam3u1c/inc/core_cmInstr.h **** #if       (__CORTEX_M >= 0x03)
 147:.././hal/sam3u1c/inc/core_cmInstr.h **** 
 148:.././hal/sam3u1c/inc/core_cmInstr.h **** /** \brief  Reverse bit order of value
 149:.././hal/sam3u1c/inc/core_cmInstr.h **** 
 150:.././hal/sam3u1c/inc/core_cmInstr.h ****     This function reverses the bit order of the given value.
 151:.././hal/sam3u1c/inc/core_cmInstr.h **** 
 152:.././hal/sam3u1c/inc/core_cmInstr.h ****     \param [in]    value  Value to reverse
 153:.././hal/sam3u1c/inc/core_cmInstr.h ****     \return               Reversed value
 154:.././hal/sam3u1c/inc/core_cmInstr.h ****  */
 155:.././hal/sam3u1c/inc/core_cmInstr.h **** #define __RBIT                            __rbit
 156:.././hal/sam3u1c/inc/core_cmInstr.h **** 
 157:.././hal/sam3u1c/inc/core_cmInstr.h **** 
 158:.././hal/sam3u1c/inc/core_cmInstr.h **** /** \brief  LDR Exclusive (8 bit)
 159:.././hal/sam3u1c/inc/core_cmInstr.h **** 
 160:.././hal/sam3u1c/inc/core_cmInstr.h ****     This function performs a exclusive LDR command for 8 bit value.
 161:.././hal/sam3u1c/inc/core_cmInstr.h **** 
 162:.././hal/sam3u1c/inc/core_cmInstr.h ****     \param [in]    ptr  Pointer to data
 163:.././hal/sam3u1c/inc/core_cmInstr.h ****     \return             value of type uint8_t at (*ptr)
 164:.././hal/sam3u1c/inc/core_cmInstr.h ****  */
 165:.././hal/sam3u1c/inc/core_cmInstr.h **** #define __LDREXB(ptr)                     ((uint8_t ) __ldrex(ptr))
 166:.././hal/sam3u1c/inc/core_cmInstr.h **** 
 167:.././hal/sam3u1c/inc/core_cmInstr.h **** 
 168:.././hal/sam3u1c/inc/core_cmInstr.h **** /** \brief  LDR Exclusive (16 bit)
 169:.././hal/sam3u1c/inc/core_cmInstr.h **** 
 170:.././hal/sam3u1c/inc/core_cmInstr.h ****     This function performs a exclusive LDR command for 16 bit values.
 171:.././hal/sam3u1c/inc/core_cmInstr.h **** 
 172:.././hal/sam3u1c/inc/core_cmInstr.h ****     \param [in]    ptr  Pointer to data
 173:.././hal/sam3u1c/inc/core_cmInstr.h ****     \return        value of type uint16_t at (*ptr)
 174:.././hal/sam3u1c/inc/core_cmInstr.h ****  */
 175:.././hal/sam3u1c/inc/core_cmInstr.h **** #define __LDREXH(ptr)                     ((uint16_t) __ldrex(ptr))
 176:.././hal/sam3u1c/inc/core_cmInstr.h **** 
 177:.././hal/sam3u1c/inc/core_cmInstr.h **** 
 178:.././hal/sam3u1c/inc/core_cmInstr.h **** /** \brief  LDR Exclusive (32 bit)
 179:.././hal/sam3u1c/inc/core_cmInstr.h **** 
 180:.././hal/sam3u1c/inc/core_cmInstr.h ****     This function performs a exclusive LDR command for 32 bit values.
 181:.././hal/sam3u1c/inc/core_cmInstr.h **** 
 182:.././hal/sam3u1c/inc/core_cmInstr.h ****     \param [in]    ptr  Pointer to data
 183:.././hal/sam3u1c/inc/core_cmInstr.h ****     \return        value of type uint32_t at (*ptr)
 184:.././hal/sam3u1c/inc/core_cmInstr.h ****  */
 185:.././hal/sam3u1c/inc/core_cmInstr.h **** #define __LDREXW(ptr)                     ((uint32_t ) __ldrex(ptr))
 186:.././hal/sam3u1c/inc/core_cmInstr.h **** 
 187:.././hal/sam3u1c/inc/core_cmInstr.h **** 
 188:.././hal/sam3u1c/inc/core_cmInstr.h **** /** \brief  STR Exclusive (8 bit)
 189:.././hal/sam3u1c/inc/core_cmInstr.h **** 
 190:.././hal/sam3u1c/inc/core_cmInstr.h ****     This function performs a exclusive STR command for 8 bit values.
 191:.././hal/sam3u1c/inc/core_cmInstr.h **** 
 192:.././hal/sam3u1c/inc/core_cmInstr.h ****     \param [in]  value  Value to store
 193:.././hal/sam3u1c/inc/core_cmInstr.h ****     \param [in]    ptr  Pointer to location
 194:.././hal/sam3u1c/inc/core_cmInstr.h ****     \return          0  Function succeeded
 195:.././hal/sam3u1c/inc/core_cmInstr.h ****     \return          1  Function failed
 196:.././hal/sam3u1c/inc/core_cmInstr.h ****  */
 197:.././hal/sam3u1c/inc/core_cmInstr.h **** #define __STREXB(value, ptr)              __strex(value, ptr)
 198:.././hal/sam3u1c/inc/core_cmInstr.h **** 
 199:.././hal/sam3u1c/inc/core_cmInstr.h **** 
 200:.././hal/sam3u1c/inc/core_cmInstr.h **** /** \brief  STR Exclusive (16 bit)
 201:.././hal/sam3u1c/inc/core_cmInstr.h **** 
 202:.././hal/sam3u1c/inc/core_cmInstr.h ****     This function performs a exclusive STR command for 16 bit values.
 203:.././hal/sam3u1c/inc/core_cmInstr.h **** 
 204:.././hal/sam3u1c/inc/core_cmInstr.h ****     \param [in]  value  Value to store
 205:.././hal/sam3u1c/inc/core_cmInstr.h ****     \param [in]    ptr  Pointer to location
 206:.././hal/sam3u1c/inc/core_cmInstr.h ****     \return          0  Function succeeded
 207:.././hal/sam3u1c/inc/core_cmInstr.h ****     \return          1  Function failed
 208:.././hal/sam3u1c/inc/core_cmInstr.h ****  */
 209:.././hal/sam3u1c/inc/core_cmInstr.h **** #define __STREXH(value, ptr)              __strex(value, ptr)
 210:.././hal/sam3u1c/inc/core_cmInstr.h **** 
 211:.././hal/sam3u1c/inc/core_cmInstr.h **** 
 212:.././hal/sam3u1c/inc/core_cmInstr.h **** /** \brief  STR Exclusive (32 bit)
 213:.././hal/sam3u1c/inc/core_cmInstr.h **** 
 214:.././hal/sam3u1c/inc/core_cmInstr.h ****     This function performs a exclusive STR command for 32 bit values.
 215:.././hal/sam3u1c/inc/core_cmInstr.h **** 
 216:.././hal/sam3u1c/inc/core_cmInstr.h ****     \param [in]  value  Value to store
 217:.././hal/sam3u1c/inc/core_cmInstr.h ****     \param [in]    ptr  Pointer to location
 218:.././hal/sam3u1c/inc/core_cmInstr.h ****     \return          0  Function succeeded
 219:.././hal/sam3u1c/inc/core_cmInstr.h ****     \return          1  Function failed
 220:.././hal/sam3u1c/inc/core_cmInstr.h ****  */
 221:.././hal/sam3u1c/inc/core_cmInstr.h **** #define __STREXW(value, ptr)              __strex(value, ptr)
 222:.././hal/sam3u1c/inc/core_cmInstr.h **** 
 223:.././hal/sam3u1c/inc/core_cmInstr.h **** 
 224:.././hal/sam3u1c/inc/core_cmInstr.h **** /** \brief  Remove the exclusive lock
 225:.././hal/sam3u1c/inc/core_cmInstr.h **** 
 226:.././hal/sam3u1c/inc/core_cmInstr.h ****     This function removes the exclusive lock which is created by LDREX.
 227:.././hal/sam3u1c/inc/core_cmInstr.h **** 
 228:.././hal/sam3u1c/inc/core_cmInstr.h ****  */
 229:.././hal/sam3u1c/inc/core_cmInstr.h **** #define __CLREX                           __clrex
 230:.././hal/sam3u1c/inc/core_cmInstr.h **** 
 231:.././hal/sam3u1c/inc/core_cmInstr.h **** 
 232:.././hal/sam3u1c/inc/core_cmInstr.h **** /** \brief  Signed Saturate
 233:.././hal/sam3u1c/inc/core_cmInstr.h **** 
 234:.././hal/sam3u1c/inc/core_cmInstr.h ****     This function saturates a signed value.
 235:.././hal/sam3u1c/inc/core_cmInstr.h **** 
 236:.././hal/sam3u1c/inc/core_cmInstr.h ****     \param [in]  value  Value to be saturated
 237:.././hal/sam3u1c/inc/core_cmInstr.h ****     \param [in]    sat  Bit position to saturate to (1..32)
 238:.././hal/sam3u1c/inc/core_cmInstr.h ****     \return             Saturated value
 239:.././hal/sam3u1c/inc/core_cmInstr.h ****  */
 240:.././hal/sam3u1c/inc/core_cmInstr.h **** #define __SSAT                            __ssat
 241:.././hal/sam3u1c/inc/core_cmInstr.h **** 
 242:.././hal/sam3u1c/inc/core_cmInstr.h **** 
 243:.././hal/sam3u1c/inc/core_cmInstr.h **** /** \brief  Unsigned Saturate
 244:.././hal/sam3u1c/inc/core_cmInstr.h **** 
 245:.././hal/sam3u1c/inc/core_cmInstr.h ****     This function saturates an unsigned value.
 246:.././hal/sam3u1c/inc/core_cmInstr.h **** 
 247:.././hal/sam3u1c/inc/core_cmInstr.h ****     \param [in]  value  Value to be saturated
 248:.././hal/sam3u1c/inc/core_cmInstr.h ****     \param [in]    sat  Bit position to saturate to (0..31)
 249:.././hal/sam3u1c/inc/core_cmInstr.h ****     \return             Saturated value
 250:.././hal/sam3u1c/inc/core_cmInstr.h ****  */
 251:.././hal/sam3u1c/inc/core_cmInstr.h **** #define __USAT                            __usat
 252:.././hal/sam3u1c/inc/core_cmInstr.h **** 
 253:.././hal/sam3u1c/inc/core_cmInstr.h **** 
 254:.././hal/sam3u1c/inc/core_cmInstr.h **** /** \brief  Count leading zeros
 255:.././hal/sam3u1c/inc/core_cmInstr.h **** 
 256:.././hal/sam3u1c/inc/core_cmInstr.h ****     This function counts the number of leading zeros of a data value.
 257:.././hal/sam3u1c/inc/core_cmInstr.h **** 
 258:.././hal/sam3u1c/inc/core_cmInstr.h ****     \param [in]  value  Value to count the leading zeros
 259:.././hal/sam3u1c/inc/core_cmInstr.h ****     \return             number of leading zeros in value
 260:.././hal/sam3u1c/inc/core_cmInstr.h ****  */
 261:.././hal/sam3u1c/inc/core_cmInstr.h **** #define __CLZ                             __clz
 262:.././hal/sam3u1c/inc/core_cmInstr.h **** 
 263:.././hal/sam3u1c/inc/core_cmInstr.h **** #endif /* (__CORTEX_M >= 0x03) */
 264:.././hal/sam3u1c/inc/core_cmInstr.h **** 
 265:.././hal/sam3u1c/inc/core_cmInstr.h **** 
 266:.././hal/sam3u1c/inc/core_cmInstr.h **** 
 267:.././hal/sam3u1c/inc/core_cmInstr.h **** #elif defined ( __ICCARM__ ) /*------------------ ICC Compiler -------------------*/
 268:.././hal/sam3u1c/inc/core_cmInstr.h **** /* IAR iccarm specific functions */
 269:.././hal/sam3u1c/inc/core_cmInstr.h **** 
 270:.././hal/sam3u1c/inc/core_cmInstr.h **** #include <cmsis_iar.h>
 271:.././hal/sam3u1c/inc/core_cmInstr.h **** 
 272:.././hal/sam3u1c/inc/core_cmInstr.h **** 
 273:.././hal/sam3u1c/inc/core_cmInstr.h **** #elif defined ( __TMS470__ ) /*---------------- TI CCS Compiler ------------------*/
 274:.././hal/sam3u1c/inc/core_cmInstr.h **** /* TI CCS specific functions */
 275:.././hal/sam3u1c/inc/core_cmInstr.h **** 
 276:.././hal/sam3u1c/inc/core_cmInstr.h **** #include <cmsis_ccs.h>
 277:.././hal/sam3u1c/inc/core_cmInstr.h **** 
 278:.././hal/sam3u1c/inc/core_cmInstr.h **** 
 279:.././hal/sam3u1c/inc/core_cmInstr.h **** #elif defined ( __GNUC__ ) /*------------------ GNU Compiler ---------------------*/
 280:.././hal/sam3u1c/inc/core_cmInstr.h **** /* GNU gcc specific functions */
 281:.././hal/sam3u1c/inc/core_cmInstr.h **** 
 282:.././hal/sam3u1c/inc/core_cmInstr.h **** /** \brief  No Operation
 283:.././hal/sam3u1c/inc/core_cmInstr.h **** 
 284:.././hal/sam3u1c/inc/core_cmInstr.h ****     No Operation does nothing. This instruction can be used for code alignment purposes.
 285:.././hal/sam3u1c/inc/core_cmInstr.h ****  */
 286:.././hal/sam3u1c/inc/core_cmInstr.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __NOP(void)
 287:.././hal/sam3u1c/inc/core_cmInstr.h **** {
 288:.././hal/sam3u1c/inc/core_cmInstr.h ****   __ASM volatile ("nop");
 289:.././hal/sam3u1c/inc/core_cmInstr.h **** }
 290:.././hal/sam3u1c/inc/core_cmInstr.h **** 
 291:.././hal/sam3u1c/inc/core_cmInstr.h **** 
 292:.././hal/sam3u1c/inc/core_cmInstr.h **** /** \brief  Wait For Interrupt
 293:.././hal/sam3u1c/inc/core_cmInstr.h **** 
 294:.././hal/sam3u1c/inc/core_cmInstr.h ****     Wait For Interrupt is a hint instruction that suspends execution
 295:.././hal/sam3u1c/inc/core_cmInstr.h ****     until one of a number of events occurs.
 296:.././hal/sam3u1c/inc/core_cmInstr.h ****  */
 297:.././hal/sam3u1c/inc/core_cmInstr.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __WFI(void)
 298:.././hal/sam3u1c/inc/core_cmInstr.h **** {
 299:.././hal/sam3u1c/inc/core_cmInstr.h ****   __ASM volatile ("wfi");
 300:.././hal/sam3u1c/inc/core_cmInstr.h **** }
 301:.././hal/sam3u1c/inc/core_cmInstr.h **** 
 302:.././hal/sam3u1c/inc/core_cmInstr.h **** 
 303:.././hal/sam3u1c/inc/core_cmInstr.h **** /** \brief  Wait For Event
 304:.././hal/sam3u1c/inc/core_cmInstr.h **** 
 305:.././hal/sam3u1c/inc/core_cmInstr.h ****     Wait For Event is a hint instruction that permits the processor to enter
 306:.././hal/sam3u1c/inc/core_cmInstr.h ****     a low-power state until one of a number of events occurs.
 307:.././hal/sam3u1c/inc/core_cmInstr.h ****  */
 308:.././hal/sam3u1c/inc/core_cmInstr.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __WFE(void)
 309:.././hal/sam3u1c/inc/core_cmInstr.h **** {
 310:.././hal/sam3u1c/inc/core_cmInstr.h ****   __ASM volatile ("wfe");
 311:.././hal/sam3u1c/inc/core_cmInstr.h **** }
 312:.././hal/sam3u1c/inc/core_cmInstr.h **** 
 313:.././hal/sam3u1c/inc/core_cmInstr.h **** 
 314:.././hal/sam3u1c/inc/core_cmInstr.h **** /** \brief  Send Event
 315:.././hal/sam3u1c/inc/core_cmInstr.h **** 
 316:.././hal/sam3u1c/inc/core_cmInstr.h ****     Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 317:.././hal/sam3u1c/inc/core_cmInstr.h ****  */
 318:.././hal/sam3u1c/inc/core_cmInstr.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __SEV(void)
 319:.././hal/sam3u1c/inc/core_cmInstr.h **** {
 320:.././hal/sam3u1c/inc/core_cmInstr.h ****   __ASM volatile ("sev");
 321:.././hal/sam3u1c/inc/core_cmInstr.h **** }
 322:.././hal/sam3u1c/inc/core_cmInstr.h **** 
 323:.././hal/sam3u1c/inc/core_cmInstr.h **** 
 324:.././hal/sam3u1c/inc/core_cmInstr.h **** /** \brief  Instruction Synchronization Barrier
 325:.././hal/sam3u1c/inc/core_cmInstr.h **** 
 326:.././hal/sam3u1c/inc/core_cmInstr.h ****     Instruction Synchronization Barrier flushes the pipeline in the processor,
 327:.././hal/sam3u1c/inc/core_cmInstr.h ****     so that all instructions following the ISB are fetched from cache or
 328:.././hal/sam3u1c/inc/core_cmInstr.h ****     memory, after the instruction has been completed.
 329:.././hal/sam3u1c/inc/core_cmInstr.h ****  */
 330:.././hal/sam3u1c/inc/core_cmInstr.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __ISB(void)
 331:.././hal/sam3u1c/inc/core_cmInstr.h **** {
 332:.././hal/sam3u1c/inc/core_cmInstr.h ****   __ASM volatile ("isb");
 333:.././hal/sam3u1c/inc/core_cmInstr.h **** }
 334:.././hal/sam3u1c/inc/core_cmInstr.h **** 
 335:.././hal/sam3u1c/inc/core_cmInstr.h **** 
 336:.././hal/sam3u1c/inc/core_cmInstr.h **** /** \brief  Data Synchronization Barrier
 337:.././hal/sam3u1c/inc/core_cmInstr.h **** 
 338:.././hal/sam3u1c/inc/core_cmInstr.h ****     This function acts as a special kind of Data Memory Barrier.
 339:.././hal/sam3u1c/inc/core_cmInstr.h ****     It completes when all explicit memory accesses before this instruction complete.
 340:.././hal/sam3u1c/inc/core_cmInstr.h ****  */
 341:.././hal/sam3u1c/inc/core_cmInstr.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
 342:.././hal/sam3u1c/inc/core_cmInstr.h **** {
 343:.././hal/sam3u1c/inc/core_cmInstr.h ****   __ASM volatile ("dsb");
 344:.././hal/sam3u1c/inc/core_cmInstr.h **** }
 345:.././hal/sam3u1c/inc/core_cmInstr.h **** 
 346:.././hal/sam3u1c/inc/core_cmInstr.h **** 
 347:.././hal/sam3u1c/inc/core_cmInstr.h **** /** \brief  Data Memory Barrier
 348:.././hal/sam3u1c/inc/core_cmInstr.h **** 
 349:.././hal/sam3u1c/inc/core_cmInstr.h ****     This function ensures the apparent order of the explicit memory operations before
 350:.././hal/sam3u1c/inc/core_cmInstr.h ****     and after the instruction, without ensuring their completion.
 351:.././hal/sam3u1c/inc/core_cmInstr.h ****  */
 352:.././hal/sam3u1c/inc/core_cmInstr.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
 353:.././hal/sam3u1c/inc/core_cmInstr.h **** {
 354:.././hal/sam3u1c/inc/core_cmInstr.h ****   __ASM volatile ("dmb");
 1100              	 .loc 8 354 3
 1101              	 .syntax unified
 1102              	
 1103 000c BFF35F8F 	 dmb
 1104              	
 1105              	 .thumb
 1106              	 .syntax unified
 1107              	.LBE52:
 1108              	.LBE51:
 114:.././hal/sam3u1c/inc/sam/sleepmgr.h **** 	Assert(sleep_mode != SLEEPMGR_ACTIVE);
 115:.././hal/sam3u1c/inc/sam/sleepmgr.h **** #ifdef CONFIG_SLEEPMGR_ENABLE
 116:.././hal/sam3u1c/inc/sam/sleepmgr.h **** 	cpu_irq_disable();
 1109              	 .loc 6 116 2
 1110 0010 054B     	 ldr r3,.L95
 1111 0012 0022     	 movs r2,#0
 1112 0014 1A70     	 strb r2,[r3]
 117:.././hal/sam3u1c/inc/sam/sleepmgr.h **** 
 118:.././hal/sam3u1c/inc/sam/sleepmgr.h **** 	// Atomically enable the global interrupts and enter the sleep mode.
 119:.././hal/sam3u1c/inc/sam/sleepmgr.h **** 	pmc_sleep(sleep_mode);
 1113              	 .loc 6 119 2
 1114 0016 FB79     	 ldrb r3,[r7,#7]
 1115 0018 1846     	 mov r0,r3
 1116 001a 044B     	 ldr r3,.L95+4
 1117 001c 9847     	 blx r3
 1118              	.LVL27:
 120:.././hal/sam3u1c/inc/sam/sleepmgr.h **** #else
 121:.././hal/sam3u1c/inc/sam/sleepmgr.h **** 	UNUSED(sleep_mode);
 122:.././hal/sam3u1c/inc/sam/sleepmgr.h **** 	cpu_irq_enable();
 123:.././hal/sam3u1c/inc/sam/sleepmgr.h **** #endif /* CONFIG_SLEEPMGR_ENABLE */
 124:.././hal/sam3u1c/inc/sam/sleepmgr.h **** 
 125:.././hal/sam3u1c/inc/sam/sleepmgr.h **** }
 1119              	 .loc 6 125 1
 1120 001e 00BF     	 nop
 1121 0020 0837     	 adds r7,r7,#8
 1122              	.LCFI55:
 1123              	 .cfi_def_cfa_offset 8
 1124 0022 BD46     	 mov sp,r7
 1125              	.LCFI56:
 1126              	 .cfi_def_cfa_register 13
 1127              	 
 1128 0024 80BD     	 pop {r7,pc}
 1129              	.L96:
 1130 0026 00BF     	 .align 2
 1131              	.L95:
 1132 0028 00000000 	 .word g_interrupt_enabled
 1133 002c 00000000 	 .word pmc_sleep
 1134              	 .cfi_endproc
 1135              	.LFE165:
 1137              	 .section .text.sleepmgr_init,"ax",%progbits
 1138              	 .align 1
 1139              	 .syntax unified
 1140              	 .thumb
 1141              	 .thumb_func
 1142              	 .fpu softvfp
 1144              	sleepmgr_init:
 1145              	.LFB166:
 1146              	 .file 9 ".././hal/sam3u1c/inc/sleepmgr.h"
   1:.././hal/sam3u1c/inc/sleepmgr.h **** /**
   2:.././hal/sam3u1c/inc/sleepmgr.h ****  * \file
   3:.././hal/sam3u1c/inc/sleepmgr.h ****  *
   4:.././hal/sam3u1c/inc/sleepmgr.h ****  * \brief Sleep manager
   5:.././hal/sam3u1c/inc/sleepmgr.h ****  *
   6:.././hal/sam3u1c/inc/sleepmgr.h ****  * Copyright (c) 2010 - 2014 Atmel Corporation. All rights reserved.
   7:.././hal/sam3u1c/inc/sleepmgr.h ****  *
   8:.././hal/sam3u1c/inc/sleepmgr.h ****  * \asf_license_start
   9:.././hal/sam3u1c/inc/sleepmgr.h ****  *
  10:.././hal/sam3u1c/inc/sleepmgr.h ****  * \page License
  11:.././hal/sam3u1c/inc/sleepmgr.h ****  *
  12:.././hal/sam3u1c/inc/sleepmgr.h ****  * Redistribution and use in source and binary forms, with or without
  13:.././hal/sam3u1c/inc/sleepmgr.h ****  * modification, are permitted provided that the following conditions are met:
  14:.././hal/sam3u1c/inc/sleepmgr.h ****  *
  15:.././hal/sam3u1c/inc/sleepmgr.h ****  * 1. Redistributions of source code must retain the above copyright notice,
  16:.././hal/sam3u1c/inc/sleepmgr.h ****  *    this list of conditions and the following disclaimer.
  17:.././hal/sam3u1c/inc/sleepmgr.h ****  *
  18:.././hal/sam3u1c/inc/sleepmgr.h ****  * 2. Redistributions in binary form must reproduce the above copyright notice,
  19:.././hal/sam3u1c/inc/sleepmgr.h ****  *    this list of conditions and the following disclaimer in the documentation
  20:.././hal/sam3u1c/inc/sleepmgr.h ****  *    and/or other materials provided with the distribution.
  21:.././hal/sam3u1c/inc/sleepmgr.h ****  *
  22:.././hal/sam3u1c/inc/sleepmgr.h ****  * 3. The name of Atmel may not be used to endorse or promote products derived
  23:.././hal/sam3u1c/inc/sleepmgr.h ****  *    from this software without specific prior written permission.
  24:.././hal/sam3u1c/inc/sleepmgr.h ****  *
  25:.././hal/sam3u1c/inc/sleepmgr.h ****  * 4. This software may only be redistributed and used in connection with an
  26:.././hal/sam3u1c/inc/sleepmgr.h ****  *    Atmel microcontroller product.
  27:.././hal/sam3u1c/inc/sleepmgr.h ****  *
  28:.././hal/sam3u1c/inc/sleepmgr.h ****  * THIS SOFTWARE IS PROVIDED BY ATMEL "AS IS" AND ANY EXPRESS OR IMPLIED
  29:.././hal/sam3u1c/inc/sleepmgr.h ****  * WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF
  30:.././hal/sam3u1c/inc/sleepmgr.h ****  * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT ARE
  31:.././hal/sam3u1c/inc/sleepmgr.h ****  * EXPRESSLY AND SPECIFICALLY DISCLAIMED. IN NO EVENT SHALL ATMEL BE LIABLE FOR
  32:.././hal/sam3u1c/inc/sleepmgr.h ****  * ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  33:.././hal/sam3u1c/inc/sleepmgr.h ****  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
  34:.././hal/sam3u1c/inc/sleepmgr.h ****  * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
  35:.././hal/sam3u1c/inc/sleepmgr.h ****  * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT,
  36:.././hal/sam3u1c/inc/sleepmgr.h ****  * STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN
  37:.././hal/sam3u1c/inc/sleepmgr.h ****  * ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  38:.././hal/sam3u1c/inc/sleepmgr.h ****  * POSSIBILITY OF SUCH DAMAGE.
  39:.././hal/sam3u1c/inc/sleepmgr.h ****  *
  40:.././hal/sam3u1c/inc/sleepmgr.h ****  * \asf_license_stop
  41:.././hal/sam3u1c/inc/sleepmgr.h ****  *
  42:.././hal/sam3u1c/inc/sleepmgr.h ****  */
  43:.././hal/sam3u1c/inc/sleepmgr.h **** #ifndef SLEEPMGR_H
  44:.././hal/sam3u1c/inc/sleepmgr.h **** #define SLEEPMGR_H
  45:.././hal/sam3u1c/inc/sleepmgr.h **** 
  46:.././hal/sam3u1c/inc/sleepmgr.h **** #include <compiler.h>
  47:.././hal/sam3u1c/inc/sleepmgr.h **** #include <parts.h>
  48:.././hal/sam3u1c/inc/sleepmgr.h **** 
  49:.././hal/sam3u1c/inc/sleepmgr.h **** #if (SAM3S || SAM3U || SAM3N || SAM3XA || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM
  50:.././hal/sam3u1c/inc/sleepmgr.h **** # include "sam/sleepmgr.h"
  51:.././hal/sam3u1c/inc/sleepmgr.h **** #elif XMEGA
  52:.././hal/sam3u1c/inc/sleepmgr.h **** # include "xmega/sleepmgr.h"
  53:.././hal/sam3u1c/inc/sleepmgr.h **** #elif UC3
  54:.././hal/sam3u1c/inc/sleepmgr.h **** # include "uc3/sleepmgr.h"
  55:.././hal/sam3u1c/inc/sleepmgr.h **** #elif SAM4L
  56:.././hal/sam3u1c/inc/sleepmgr.h **** # include "sam4l/sleepmgr.h"
  57:.././hal/sam3u1c/inc/sleepmgr.h **** #elif MEGA
  58:.././hal/sam3u1c/inc/sleepmgr.h **** # include "mega/sleepmgr.h"
  59:.././hal/sam3u1c/inc/sleepmgr.h **** #elif (SAMD20 || SAMD21 || SAMR21 || SAMD11)
  60:.././hal/sam3u1c/inc/sleepmgr.h **** # include "samd/sleepmgr.h"
  61:.././hal/sam3u1c/inc/sleepmgr.h **** #else
  62:.././hal/sam3u1c/inc/sleepmgr.h **** # error Unsupported device.
  63:.././hal/sam3u1c/inc/sleepmgr.h **** #endif
  64:.././hal/sam3u1c/inc/sleepmgr.h **** 
  65:.././hal/sam3u1c/inc/sleepmgr.h **** #ifdef __cplusplus
  66:.././hal/sam3u1c/inc/sleepmgr.h **** extern "C" {
  67:.././hal/sam3u1c/inc/sleepmgr.h **** #endif
  68:.././hal/sam3u1c/inc/sleepmgr.h **** 
  69:.././hal/sam3u1c/inc/sleepmgr.h **** /**
  70:.././hal/sam3u1c/inc/sleepmgr.h ****  * \defgroup sleepmgr_group Sleep manager
  71:.././hal/sam3u1c/inc/sleepmgr.h ****  *
  72:.././hal/sam3u1c/inc/sleepmgr.h ****  * The sleep manager is a service for ensuring that the device is not put to
  73:.././hal/sam3u1c/inc/sleepmgr.h ****  * sleep in deeper sleep modes than the system (e.g., peripheral drivers,
  74:.././hal/sam3u1c/inc/sleepmgr.h ****  * services or the application) allows at any given time.
  75:.././hal/sam3u1c/inc/sleepmgr.h ****  *
  76:.././hal/sam3u1c/inc/sleepmgr.h ****  * It is based on the use of lock counting for the individual sleep modes, and
  77:.././hal/sam3u1c/inc/sleepmgr.h ****  * will put the device to sleep in the shallowest sleep mode that has a non-zero
  78:.././hal/sam3u1c/inc/sleepmgr.h ****  * lock count. The drivers/services/application can change these counts by use
  79:.././hal/sam3u1c/inc/sleepmgr.h ****  * of \ref sleepmgr_lock_mode and \ref sleepmgr_unlock_mode.
  80:.././hal/sam3u1c/inc/sleepmgr.h ****  * Refer to \ref sleepmgr_mode for a list of the sleep modes available for
  81:.././hal/sam3u1c/inc/sleepmgr.h ****  * locking, and the device datasheet for information on their effect.
  82:.././hal/sam3u1c/inc/sleepmgr.h ****  *
  83:.././hal/sam3u1c/inc/sleepmgr.h ****  * The application must supply the file \ref conf_sleepmgr.h.
  84:.././hal/sam3u1c/inc/sleepmgr.h ****  *
  85:.././hal/sam3u1c/inc/sleepmgr.h ****  * For the sleep manager to be enabled, the symbol \ref CONFIG_SLEEPMGR_ENABLE
  86:.././hal/sam3u1c/inc/sleepmgr.h ****  * must be defined, e.g., in \ref conf_sleepmgr.h. If this symbol is not
  87:.././hal/sam3u1c/inc/sleepmgr.h ****  * defined, the functions are replaced with dummy functions and no RAM is used.
  88:.././hal/sam3u1c/inc/sleepmgr.h ****  *
  89:.././hal/sam3u1c/inc/sleepmgr.h ****  * @{
  90:.././hal/sam3u1c/inc/sleepmgr.h ****  */
  91:.././hal/sam3u1c/inc/sleepmgr.h **** 
  92:.././hal/sam3u1c/inc/sleepmgr.h **** /**
  93:.././hal/sam3u1c/inc/sleepmgr.h ****  * \def CONFIG_SLEEPMGR_ENABLE
  94:.././hal/sam3u1c/inc/sleepmgr.h ****  * \brief Configuration symbol for enabling the sleep manager
  95:.././hal/sam3u1c/inc/sleepmgr.h ****  *
  96:.././hal/sam3u1c/inc/sleepmgr.h ****  * If this symbol is not defined, the functions of this service are replaced
  97:.././hal/sam3u1c/inc/sleepmgr.h ****  * with dummy functions. This is useful for reducing code size and execution
  98:.././hal/sam3u1c/inc/sleepmgr.h ****  * time if the sleep manager is not needed in the application.
  99:.././hal/sam3u1c/inc/sleepmgr.h ****  *
 100:.././hal/sam3u1c/inc/sleepmgr.h ****  * This symbol may be defined in \ref conf_sleepmgr.h.
 101:.././hal/sam3u1c/inc/sleepmgr.h ****  */
 102:.././hal/sam3u1c/inc/sleepmgr.h **** #if defined(__DOXYGEN__) && !defined(CONFIG_SLEEPMGR_ENABLE)
 103:.././hal/sam3u1c/inc/sleepmgr.h **** #  define CONFIG_SLEEPMGR_ENABLE
 104:.././hal/sam3u1c/inc/sleepmgr.h **** #endif
 105:.././hal/sam3u1c/inc/sleepmgr.h **** 
 106:.././hal/sam3u1c/inc/sleepmgr.h **** /**
 107:.././hal/sam3u1c/inc/sleepmgr.h ****  * \enum sleepmgr_mode
 108:.././hal/sam3u1c/inc/sleepmgr.h ****  * \brief Sleep mode locks
 109:.././hal/sam3u1c/inc/sleepmgr.h ****  *
 110:.././hal/sam3u1c/inc/sleepmgr.h ****  * Identifiers for the different sleep mode locks.
 111:.././hal/sam3u1c/inc/sleepmgr.h ****  */
 112:.././hal/sam3u1c/inc/sleepmgr.h **** 
 113:.././hal/sam3u1c/inc/sleepmgr.h **** /**
 114:.././hal/sam3u1c/inc/sleepmgr.h ****  * \brief Initialize the lock counts
 115:.././hal/sam3u1c/inc/sleepmgr.h ****  *
 116:.././hal/sam3u1c/inc/sleepmgr.h ****  * Sets all lock counts to 0, except the very last one, which is set to 1. This
 117:.././hal/sam3u1c/inc/sleepmgr.h ****  * is done to simplify the algorithm for finding the deepest allowable sleep
 118:.././hal/sam3u1c/inc/sleepmgr.h ****  * mode in \ref sleepmgr_enter_sleep.
 119:.././hal/sam3u1c/inc/sleepmgr.h ****  */
 120:.././hal/sam3u1c/inc/sleepmgr.h **** static inline void sleepmgr_init(void)
 121:.././hal/sam3u1c/inc/sleepmgr.h **** {
 1147              	 .loc 9 121 1
 1148              	 .cfi_startproc
 1149              	 
 1150              	 
 1151              	 
 1152 0000 80B4     	 push {r7}
 1153              	.LCFI57:
 1154              	 .cfi_def_cfa_offset 4
 1155              	 .cfi_offset 7,-4
 1156 0002 83B0     	 sub sp,sp,#12
 1157              	.LCFI58:
 1158              	 .cfi_def_cfa_offset 16
 1159 0004 00AF     	 add r7,sp,#0
 1160              	.LCFI59:
 1161              	 .cfi_def_cfa_register 7
 122:.././hal/sam3u1c/inc/sleepmgr.h **** #ifdef CONFIG_SLEEPMGR_ENABLE
 123:.././hal/sam3u1c/inc/sleepmgr.h **** 	uint8_t i;
 124:.././hal/sam3u1c/inc/sleepmgr.h **** 
 125:.././hal/sam3u1c/inc/sleepmgr.h **** 	for (i = 0; i < SLEEPMGR_NR_OF_MODES - 1; i++) {
 1162              	 .loc 9 125 9
 1163 0006 0023     	 movs r3,#0
 1164 0008 FB71     	 strb r3,[r7,#7]
 1165              	 .loc 9 125 2
 1166 000a 06E0     	 b .L98
 1167              	.L99:
 126:.././hal/sam3u1c/inc/sleepmgr.h **** 		sleepmgr_locks[i] = 0;
 1168              	 .loc 9 126 17 discriminator 3
 1169 000c FB79     	 ldrb r3,[r7,#7]
 1170              	 .loc 9 126 21 discriminator 3
 1171 000e 084A     	 ldr r2,.L100
 1172 0010 0021     	 movs r1,#0
 1173 0012 D154     	 strb r1,[r2,r3]
 125:.././hal/sam3u1c/inc/sleepmgr.h **** 		sleepmgr_locks[i] = 0;
 1174              	 .loc 9 125 45 discriminator 3
 1175 0014 FB79     	 ldrb r3,[r7,#7]
 1176 0016 0133     	 adds r3,r3,#1
 1177 0018 FB71     	 strb r3,[r7,#7]
 1178              	.L98:
 125:.././hal/sam3u1c/inc/sleepmgr.h **** 		sleepmgr_locks[i] = 0;
 1179              	 .loc 9 125 2 discriminator 1
 1180 001a FB79     	 ldrb r3,[r7,#7]
 1181 001c 042B     	 cmp r3,#4
 1182 001e F5D9     	 bls .L99
 127:.././hal/sam3u1c/inc/sleepmgr.h **** 	}
 128:.././hal/sam3u1c/inc/sleepmgr.h **** 	sleepmgr_locks[SLEEPMGR_NR_OF_MODES - 1] = 1;
 1183              	 .loc 9 128 43
 1184 0020 034B     	 ldr r3,.L100
 1185 0022 0122     	 movs r2,#1
 1186 0024 5A71     	 strb r2,[r3,#5]
 129:.././hal/sam3u1c/inc/sleepmgr.h **** #endif /* CONFIG_SLEEPMGR_ENABLE */
 130:.././hal/sam3u1c/inc/sleepmgr.h **** }
 1187              	 .loc 9 130 1
 1188 0026 00BF     	 nop
 1189 0028 0C37     	 adds r7,r7,#12
 1190              	.LCFI60:
 1191              	 .cfi_def_cfa_offset 4
 1192 002a BD46     	 mov sp,r7
 1193              	.LCFI61:
 1194              	 .cfi_def_cfa_register 13
 1195              	 
 1196 002c 80BC     	 pop {r7}
 1197              	.LCFI62:
 1198              	 .cfi_restore 7
 1199              	 .cfi_def_cfa_offset 0
 1200 002e 7047     	 bx lr
 1201              	.L101:
 1202              	 .align 2
 1203              	.L100:
 1204 0030 00000000 	 .word sleepmgr_locks
 1205              	 .cfi_endproc
 1206              	.LFE166:
 1208              	 .section .text.sleepmgr_get_sleep_mode,"ax",%progbits
 1209              	 .align 1
 1210              	 .syntax unified
 1211              	 .thumb
 1212              	 .thumb_func
 1213              	 .fpu softvfp
 1215              	sleepmgr_get_sleep_mode:
 1216              	.LFB169:
 131:.././hal/sam3u1c/inc/sleepmgr.h **** 
 132:.././hal/sam3u1c/inc/sleepmgr.h **** /**
 133:.././hal/sam3u1c/inc/sleepmgr.h ****  * \brief Increase lock count for a sleep mode
 134:.././hal/sam3u1c/inc/sleepmgr.h ****  *
 135:.././hal/sam3u1c/inc/sleepmgr.h ****  * Increases the lock count for \a mode to ensure that the sleep manager does
 136:.././hal/sam3u1c/inc/sleepmgr.h ****  * not put the device to sleep in the deeper sleep modes.
 137:.././hal/sam3u1c/inc/sleepmgr.h ****  *
 138:.././hal/sam3u1c/inc/sleepmgr.h ****  * \param mode Sleep mode to lock.
 139:.././hal/sam3u1c/inc/sleepmgr.h ****  */
 140:.././hal/sam3u1c/inc/sleepmgr.h **** static inline void sleepmgr_lock_mode(enum sleepmgr_mode mode)
 141:.././hal/sam3u1c/inc/sleepmgr.h **** {
 142:.././hal/sam3u1c/inc/sleepmgr.h **** #ifdef CONFIG_SLEEPMGR_ENABLE
 143:.././hal/sam3u1c/inc/sleepmgr.h **** 	irqflags_t flags;
 144:.././hal/sam3u1c/inc/sleepmgr.h **** 
 145:.././hal/sam3u1c/inc/sleepmgr.h **** 	Assert(sleepmgr_locks[mode] < 0xff);
 146:.././hal/sam3u1c/inc/sleepmgr.h **** 
 147:.././hal/sam3u1c/inc/sleepmgr.h **** 	// Enter a critical section
 148:.././hal/sam3u1c/inc/sleepmgr.h **** 	flags = cpu_irq_save();
 149:.././hal/sam3u1c/inc/sleepmgr.h **** 
 150:.././hal/sam3u1c/inc/sleepmgr.h **** 	++sleepmgr_locks[mode];
 151:.././hal/sam3u1c/inc/sleepmgr.h **** 
 152:.././hal/sam3u1c/inc/sleepmgr.h **** 	// Leave the critical section
 153:.././hal/sam3u1c/inc/sleepmgr.h **** 	cpu_irq_restore(flags);
 154:.././hal/sam3u1c/inc/sleepmgr.h **** #else
 155:.././hal/sam3u1c/inc/sleepmgr.h **** 	UNUSED(mode);
 156:.././hal/sam3u1c/inc/sleepmgr.h **** #endif /* CONFIG_SLEEPMGR_ENABLE */
 157:.././hal/sam3u1c/inc/sleepmgr.h **** }
 158:.././hal/sam3u1c/inc/sleepmgr.h **** 
 159:.././hal/sam3u1c/inc/sleepmgr.h **** /**
 160:.././hal/sam3u1c/inc/sleepmgr.h ****  * \brief Decrease lock count for a sleep mode
 161:.././hal/sam3u1c/inc/sleepmgr.h ****  *
 162:.././hal/sam3u1c/inc/sleepmgr.h ****  * Decreases the lock count for \a mode. If the lock count reaches 0, the sleep
 163:.././hal/sam3u1c/inc/sleepmgr.h ****  * manager can put the device to sleep in the deeper sleep modes.
 164:.././hal/sam3u1c/inc/sleepmgr.h ****  *
 165:.././hal/sam3u1c/inc/sleepmgr.h ****  * \param mode Sleep mode to unlock.
 166:.././hal/sam3u1c/inc/sleepmgr.h ****  */
 167:.././hal/sam3u1c/inc/sleepmgr.h **** static inline void sleepmgr_unlock_mode(enum sleepmgr_mode mode)
 168:.././hal/sam3u1c/inc/sleepmgr.h **** {
 169:.././hal/sam3u1c/inc/sleepmgr.h **** #ifdef CONFIG_SLEEPMGR_ENABLE
 170:.././hal/sam3u1c/inc/sleepmgr.h **** 	irqflags_t flags;
 171:.././hal/sam3u1c/inc/sleepmgr.h **** 
 172:.././hal/sam3u1c/inc/sleepmgr.h **** 	Assert(sleepmgr_locks[mode]);
 173:.././hal/sam3u1c/inc/sleepmgr.h **** 
 174:.././hal/sam3u1c/inc/sleepmgr.h **** 	// Enter a critical section
 175:.././hal/sam3u1c/inc/sleepmgr.h **** 	flags = cpu_irq_save();
 176:.././hal/sam3u1c/inc/sleepmgr.h **** 
 177:.././hal/sam3u1c/inc/sleepmgr.h **** 	--sleepmgr_locks[mode];
 178:.././hal/sam3u1c/inc/sleepmgr.h **** 
 179:.././hal/sam3u1c/inc/sleepmgr.h **** 	// Leave the critical section
 180:.././hal/sam3u1c/inc/sleepmgr.h **** 	cpu_irq_restore(flags);
 181:.././hal/sam3u1c/inc/sleepmgr.h **** #else
 182:.././hal/sam3u1c/inc/sleepmgr.h **** 	UNUSED(mode);
 183:.././hal/sam3u1c/inc/sleepmgr.h **** #endif /* CONFIG_SLEEPMGR_ENABLE */
 184:.././hal/sam3u1c/inc/sleepmgr.h **** }
 185:.././hal/sam3u1c/inc/sleepmgr.h **** 
 186:.././hal/sam3u1c/inc/sleepmgr.h ****  /**
 187:.././hal/sam3u1c/inc/sleepmgr.h ****  * \brief Retrieves the deepest allowable sleep mode
 188:.././hal/sam3u1c/inc/sleepmgr.h ****  *
 189:.././hal/sam3u1c/inc/sleepmgr.h ****  * Searches through the sleep mode lock counts, starting at the shallowest sleep
 190:.././hal/sam3u1c/inc/sleepmgr.h ****  * mode, until the first non-zero lock count is found. The deepest allowable
 191:.././hal/sam3u1c/inc/sleepmgr.h ****  * sleep mode is then returned.
 192:.././hal/sam3u1c/inc/sleepmgr.h ****  */
 193:.././hal/sam3u1c/inc/sleepmgr.h **** static inline enum sleepmgr_mode sleepmgr_get_sleep_mode(void)
 194:.././hal/sam3u1c/inc/sleepmgr.h **** {
 1217              	 .loc 9 194 1
 1218              	 .cfi_startproc
 1219              	 
 1220              	 
 1221              	 
 1222 0000 80B4     	 push {r7}
 1223              	.LCFI63:
 1224              	 .cfi_def_cfa_offset 4
 1225              	 .cfi_offset 7,-4
 1226 0002 83B0     	 sub sp,sp,#12
 1227              	.LCFI64:
 1228              	 .cfi_def_cfa_offset 16
 1229 0004 00AF     	 add r7,sp,#0
 1230              	.LCFI65:
 1231              	 .cfi_def_cfa_register 7
 195:.././hal/sam3u1c/inc/sleepmgr.h **** 	enum sleepmgr_mode sleep_mode = SLEEPMGR_ACTIVE;
 1232              	 .loc 9 195 21
 1233 0006 0023     	 movs r3,#0
 1234 0008 FB71     	 strb r3,[r7,#7]
 196:.././hal/sam3u1c/inc/sleepmgr.h **** 
 197:.././hal/sam3u1c/inc/sleepmgr.h **** #ifdef CONFIG_SLEEPMGR_ENABLE
 198:.././hal/sam3u1c/inc/sleepmgr.h **** 	uint8_t *lock_ptr = sleepmgr_locks;
 1235              	 .loc 9 198 11
 1236 000a 094B     	 ldr r3,.L106
 1237 000c 3B60     	 str r3,[r7]
 199:.././hal/sam3u1c/inc/sleepmgr.h **** 
 200:.././hal/sam3u1c/inc/sleepmgr.h **** 	// Find first non-zero lock count, starting with the shallowest modes.
 201:.././hal/sam3u1c/inc/sleepmgr.h **** 	while (!(*lock_ptr)) {
 1238              	 .loc 9 201 8
 1239 000e 05E0     	 b .L103
 1240              	.L104:
 202:.././hal/sam3u1c/inc/sleepmgr.h **** 		lock_ptr++;
 1241              	 .loc 9 202 11
 1242 0010 3B68     	 ldr r3,[r7]
 1243 0012 0133     	 adds r3,r3,#1
 1244 0014 3B60     	 str r3,[r7]
 203:.././hal/sam3u1c/inc/sleepmgr.h **** 		sleep_mode = (enum sleepmgr_mode)(sleep_mode + 1);
 1245              	 .loc 9 203 14
 1246 0016 FB79     	 ldrb r3,[r7,#7]
 1247 0018 0133     	 adds r3,r3,#1
 1248 001a FB71     	 strb r3,[r7,#7]
 1249              	.L103:
 201:.././hal/sam3u1c/inc/sleepmgr.h **** 		lock_ptr++;
 1250              	 .loc 9 201 11
 1251 001c 3B68     	 ldr r3,[r7]
 1252 001e 1B78     	 ldrb r3,[r3]
 201:.././hal/sam3u1c/inc/sleepmgr.h **** 		lock_ptr++;
 1253              	 .loc 9 201 8
 1254 0020 002B     	 cmp r3,#0
 1255 0022 F5D0     	 beq .L104
 204:.././hal/sam3u1c/inc/sleepmgr.h **** 	}
 205:.././hal/sam3u1c/inc/sleepmgr.h **** 
 206:.././hal/sam3u1c/inc/sleepmgr.h **** 	// Catch the case where one too many sleepmgr_unlock_mode() call has been
 207:.././hal/sam3u1c/inc/sleepmgr.h **** 	// performed on the deepest sleep mode.
 208:.././hal/sam3u1c/inc/sleepmgr.h **** 	Assert((uintptr_t)(lock_ptr - sleepmgr_locks) < SLEEPMGR_NR_OF_MODES);
 209:.././hal/sam3u1c/inc/sleepmgr.h **** 
 210:.././hal/sam3u1c/inc/sleepmgr.h **** #endif /* CONFIG_SLEEPMGR_ENABLE */
 211:.././hal/sam3u1c/inc/sleepmgr.h **** 
 212:.././hal/sam3u1c/inc/sleepmgr.h **** 	return sleep_mode;
 1256              	 .loc 9 212 9
 1257 0024 FB79     	 ldrb r3,[r7,#7]
 213:.././hal/sam3u1c/inc/sleepmgr.h **** }
 1258              	 .loc 9 213 1
 1259 0026 1846     	 mov r0,r3
 1260 0028 0C37     	 adds r7,r7,#12
 1261              	.LCFI66:
 1262              	 .cfi_def_cfa_offset 4
 1263 002a BD46     	 mov sp,r7
 1264              	.LCFI67:
 1265              	 .cfi_def_cfa_register 13
 1266              	 
 1267 002c 80BC     	 pop {r7}
 1268              	.LCFI68:
 1269              	 .cfi_restore 7
 1270              	 .cfi_def_cfa_offset 0
 1271 002e 7047     	 bx lr
 1272              	.L107:
 1273              	 .align 2
 1274              	.L106:
 1275 0030 00000000 	 .word sleepmgr_locks
 1276              	 .cfi_endproc
 1277              	.LFE169:
 1279              	 .section .text.sleepmgr_enter_sleep,"ax",%progbits
 1280              	 .align 1
 1281              	 .syntax unified
 1282              	 .thumb
 1283              	 .thumb_func
 1284              	 .fpu softvfp
 1286              	sleepmgr_enter_sleep:
 1287              	.LFB170:
 214:.././hal/sam3u1c/inc/sleepmgr.h **** 
 215:.././hal/sam3u1c/inc/sleepmgr.h **** /**
 216:.././hal/sam3u1c/inc/sleepmgr.h ****  * \fn sleepmgr_enter_sleep
 217:.././hal/sam3u1c/inc/sleepmgr.h ****  * \brief Go to sleep in the deepest allowed mode
 218:.././hal/sam3u1c/inc/sleepmgr.h ****  *
 219:.././hal/sam3u1c/inc/sleepmgr.h ****  * Searches through the sleep mode lock counts, starting at the shallowest sleep
 220:.././hal/sam3u1c/inc/sleepmgr.h ****  * mode, until the first non-zero lock count is found. The device is then put to
 221:.././hal/sam3u1c/inc/sleepmgr.h ****  * sleep in the sleep mode that corresponds to the lock.
 222:.././hal/sam3u1c/inc/sleepmgr.h ****  *
 223:.././hal/sam3u1c/inc/sleepmgr.h ****  * \note This function enables interrupts before going to sleep, and will leave
 224:.././hal/sam3u1c/inc/sleepmgr.h ****  * them enabled upon return. This also applies if sleep is skipped due to ACTIVE
 225:.././hal/sam3u1c/inc/sleepmgr.h ****  * mode being locked.
 226:.././hal/sam3u1c/inc/sleepmgr.h ****  */
 227:.././hal/sam3u1c/inc/sleepmgr.h **** 
 228:.././hal/sam3u1c/inc/sleepmgr.h **** static inline void sleepmgr_enter_sleep(void)
 229:.././hal/sam3u1c/inc/sleepmgr.h **** {
 1288              	 .loc 9 229 1
 1289              	 .cfi_startproc
 1290              	 
 1291              	 
 1292 0000 80B5     	 push {r7,lr}
 1293              	.LCFI69:
 1294              	 .cfi_def_cfa_offset 8
 1295              	 .cfi_offset 7,-8
 1296              	 .cfi_offset 14,-4
 1297 0002 82B0     	 sub sp,sp,#8
 1298              	.LCFI70:
 1299              	 .cfi_def_cfa_offset 16
 1300 0004 00AF     	 add r7,sp,#0
 1301              	.LCFI71:
 1302              	 .cfi_def_cfa_register 7
 230:.././hal/sam3u1c/inc/sleepmgr.h **** #ifdef CONFIG_SLEEPMGR_ENABLE
 231:.././hal/sam3u1c/inc/sleepmgr.h **** 	enum sleepmgr_mode sleep_mode;
 232:.././hal/sam3u1c/inc/sleepmgr.h **** 
 233:.././hal/sam3u1c/inc/sleepmgr.h **** 	//cpu_irq_disable();
 234:.././hal/sam3u1c/inc/sleepmgr.h **** 
 235:.././hal/sam3u1c/inc/sleepmgr.h **** 	// Find the deepest allowable sleep mode
 236:.././hal/sam3u1c/inc/sleepmgr.h **** 	sleep_mode = sleepmgr_get_sleep_mode();
 1303              	 .loc 9 236 15
 1304 0006 0A4B     	 ldr r3,.L111
 1305 0008 9847     	 blx r3
 1306              	.LVL28:
 1307 000a 0346     	 mov r3,r0
 1308 000c FB71     	 strb r3,[r7,#7]
 237:.././hal/sam3u1c/inc/sleepmgr.h **** 	// Return right away if first mode (ACTIVE) is locked.
 238:.././hal/sam3u1c/inc/sleepmgr.h **** 	if (sleep_mode==SLEEPMGR_ACTIVE) {
 1309              	 .loc 9 238 5
 1310 000e FB79     	 ldrb r3,[r7,#7]
 1311 0010 002B     	 cmp r3,#0
 1312 0012 06D1     	 bne .L109
 239:.././hal/sam3u1c/inc/sleepmgr.h **** 		cpu_irq_enable();
 1313              	 .loc 9 239 3
 1314 0014 074B     	 ldr r3,.L111+4
 1315 0016 0122     	 movs r2,#1
 1316 0018 1A70     	 strb r2,[r3]
 1317              	.LBB53:
 1318              	.LBB54:
 1319              	 .loc 8 354 3
 1320              	 .syntax unified
 1321              	
 1322 001a BFF35F8F 	 dmb
 1323              	
 1324              	 .thumb
 1325              	 .syntax unified
 1326              	.LBE54:
 1327              	.LBE53:
 1328              	.LBB55:
 1329              	.LBB56:
 317:.././hal/sam3u1c/inc/core_cmFunc.h **** }
 1330              	 .loc 7 317 3
 1331              	 .syntax unified
 1332              	
 1333 001e 62B6     	 cpsie i
 1334              	
 1335              	 .thumb
 1336              	 .syntax unified
 1337              	.LBE56:
 1338              	.LBE55:
 240:.././hal/sam3u1c/inc/sleepmgr.h **** 		return;
 1339              	 .loc 9 240 3
 1340 0020 03E0     	 b .L108
 1341              	.L109:
 241:.././hal/sam3u1c/inc/sleepmgr.h **** 	}
 242:.././hal/sam3u1c/inc/sleepmgr.h **** 	// Enter the deepest allowable sleep mode with interrupts enabled
 243:.././hal/sam3u1c/inc/sleepmgr.h **** 	sleepmgr_sleep(sleep_mode);
 1342              	 .loc 9 243 2
 1343 0022 FB79     	 ldrb r3,[r7,#7]
 1344 0024 1846     	 mov r0,r3
 1345 0026 044B     	 ldr r3,.L111+8
 1346 0028 9847     	 blx r3
 1347              	.LVL29:
 1348              	.L108:
 244:.././hal/sam3u1c/inc/sleepmgr.h **** #else
 245:.././hal/sam3u1c/inc/sleepmgr.h **** 	cpu_irq_enable();
 246:.././hal/sam3u1c/inc/sleepmgr.h **** #endif /* CONFIG_SLEEPMGR_ENABLE */
 247:.././hal/sam3u1c/inc/sleepmgr.h **** }
 1349              	 .loc 9 247 1
 1350 002a 0837     	 adds r7,r7,#8
 1351              	.LCFI72:
 1352              	 .cfi_def_cfa_offset 8
 1353 002c BD46     	 mov sp,r7
 1354              	.LCFI73:
 1355              	 .cfi_def_cfa_register 13
 1356              	 
 1357 002e 80BD     	 pop {r7,pc}
 1358              	.L112:
 1359              	 .align 2
 1360              	.L111:
 1361 0030 00000000 	 .word sleepmgr_get_sleep_mode
 1362 0034 00000000 	 .word g_interrupt_enabled
 1363 0038 00000000 	 .word sleepmgr_sleep
 1364              	 .cfi_endproc
 1365              	.LFE170:
 1367              	 .section .text.genclk_config_defaults,"ax",%progbits
 1368              	 .align 1
 1369              	 .syntax unified
 1370              	 .thumb
 1371              	 .thumb_func
 1372              	 .fpu softvfp
 1374              	genclk_config_defaults:
 1375              	.LFB182:
 1376              	 .file 10 ".././hal/sam3u1c/inc/genclk.h"
   1:.././hal/sam3u1c/inc/genclk.h **** /**
   2:.././hal/sam3u1c/inc/genclk.h ****  * \file
   3:.././hal/sam3u1c/inc/genclk.h ****  *
   4:.././hal/sam3u1c/inc/genclk.h ****  * \brief Chip-specific generic clock management.
   5:.././hal/sam3u1c/inc/genclk.h ****  *
   6:.././hal/sam3u1c/inc/genclk.h ****  * Copyright (c) 2011 - 2013 Atmel Corporation. All rights reserved.
   7:.././hal/sam3u1c/inc/genclk.h ****  *
   8:.././hal/sam3u1c/inc/genclk.h ****  * \asf_license_start
   9:.././hal/sam3u1c/inc/genclk.h ****  *
  10:.././hal/sam3u1c/inc/genclk.h ****  * \page License
  11:.././hal/sam3u1c/inc/genclk.h ****  *
  12:.././hal/sam3u1c/inc/genclk.h ****  * Redistribution and use in source and binary forms, with or without
  13:.././hal/sam3u1c/inc/genclk.h ****  * modification, are permitted provided that the following conditions are met:
  14:.././hal/sam3u1c/inc/genclk.h ****  *
  15:.././hal/sam3u1c/inc/genclk.h ****  * 1. Redistributions of source code must retain the above copyright notice,
  16:.././hal/sam3u1c/inc/genclk.h ****  *    this list of conditions and the following disclaimer.
  17:.././hal/sam3u1c/inc/genclk.h ****  *
  18:.././hal/sam3u1c/inc/genclk.h ****  * 2. Redistributions in binary form must reproduce the above copyright notice,
  19:.././hal/sam3u1c/inc/genclk.h ****  *    this list of conditions and the following disclaimer in the documentation
  20:.././hal/sam3u1c/inc/genclk.h ****  *    and/or other materials provided with the distribution.
  21:.././hal/sam3u1c/inc/genclk.h ****  *
  22:.././hal/sam3u1c/inc/genclk.h ****  * 3. The name of Atmel may not be used to endorse or promote products derived
  23:.././hal/sam3u1c/inc/genclk.h ****  *    from this software without specific prior written permission.
  24:.././hal/sam3u1c/inc/genclk.h ****  *
  25:.././hal/sam3u1c/inc/genclk.h ****  * 4. This software may only be redistributed and used in connection with an
  26:.././hal/sam3u1c/inc/genclk.h ****  *    Atmel microcontroller product.
  27:.././hal/sam3u1c/inc/genclk.h ****  *
  28:.././hal/sam3u1c/inc/genclk.h ****  * THIS SOFTWARE IS PROVIDED BY ATMEL "AS IS" AND ANY EXPRESS OR IMPLIED
  29:.././hal/sam3u1c/inc/genclk.h ****  * WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF
  30:.././hal/sam3u1c/inc/genclk.h ****  * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT ARE
  31:.././hal/sam3u1c/inc/genclk.h ****  * EXPRESSLY AND SPECIFICALLY DISCLAIMED. IN NO EVENT SHALL ATMEL BE LIABLE FOR
  32:.././hal/sam3u1c/inc/genclk.h ****  * ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  33:.././hal/sam3u1c/inc/genclk.h ****  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
  34:.././hal/sam3u1c/inc/genclk.h ****  * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
  35:.././hal/sam3u1c/inc/genclk.h ****  * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT,
  36:.././hal/sam3u1c/inc/genclk.h ****  * STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN
  37:.././hal/sam3u1c/inc/genclk.h ****  * ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  38:.././hal/sam3u1c/inc/genclk.h ****  * POSSIBILITY OF SUCH DAMAGE.
  39:.././hal/sam3u1c/inc/genclk.h ****  *
  40:.././hal/sam3u1c/inc/genclk.h ****  * \asf_license_stop
  41:.././hal/sam3u1c/inc/genclk.h ****  *
  42:.././hal/sam3u1c/inc/genclk.h ****  */
  43:.././hal/sam3u1c/inc/genclk.h **** 
  44:.././hal/sam3u1c/inc/genclk.h **** #ifndef CHIP_GENCLK_H_INCLUDED
  45:.././hal/sam3u1c/inc/genclk.h **** #define CHIP_GENCLK_H_INCLUDED
  46:.././hal/sam3u1c/inc/genclk.h **** 
  47:.././hal/sam3u1c/inc/genclk.h **** #include <osc.h>
  48:.././hal/sam3u1c/inc/genclk.h **** #include <pll.h>
  49:.././hal/sam3u1c/inc/genclk.h **** 
  50:.././hal/sam3u1c/inc/genclk.h **** /// @cond 0
  51:.././hal/sam3u1c/inc/genclk.h **** /**INDENT-OFF**/
  52:.././hal/sam3u1c/inc/genclk.h **** #ifdef __cplusplus
  53:.././hal/sam3u1c/inc/genclk.h **** extern "C" {
  54:.././hal/sam3u1c/inc/genclk.h **** #endif
  55:.././hal/sam3u1c/inc/genclk.h **** /**INDENT-ON**/
  56:.././hal/sam3u1c/inc/genclk.h **** /// @endcond
  57:.././hal/sam3u1c/inc/genclk.h **** 
  58:.././hal/sam3u1c/inc/genclk.h **** /**
  59:.././hal/sam3u1c/inc/genclk.h ****  * \weakgroup genclk_group
  60:.././hal/sam3u1c/inc/genclk.h ****  * @{
  61:.././hal/sam3u1c/inc/genclk.h ****  */
  62:.././hal/sam3u1c/inc/genclk.h **** 
  63:.././hal/sam3u1c/inc/genclk.h **** //! \name Programmable Clock Identifiers (PCK)
  64:.././hal/sam3u1c/inc/genclk.h **** //@{
  65:.././hal/sam3u1c/inc/genclk.h **** #define GENCLK_PCK_0      0 //!< PCK0 ID
  66:.././hal/sam3u1c/inc/genclk.h **** #define GENCLK_PCK_1      1 //!< PCK1 ID
  67:.././hal/sam3u1c/inc/genclk.h **** #define GENCLK_PCK_2      2 //!< PCK2 ID
  68:.././hal/sam3u1c/inc/genclk.h **** //@}
  69:.././hal/sam3u1c/inc/genclk.h **** 
  70:.././hal/sam3u1c/inc/genclk.h **** //! \name Programmable Clock Sources (PCK)
  71:.././hal/sam3u1c/inc/genclk.h **** //@{
  72:.././hal/sam3u1c/inc/genclk.h **** 
  73:.././hal/sam3u1c/inc/genclk.h **** enum genclk_source {
  74:.././hal/sam3u1c/inc/genclk.h **** 	GENCLK_PCK_SRC_SLCK_RC       = 0, //!< Internal 32kHz RC oscillator as PCK source clock
  75:.././hal/sam3u1c/inc/genclk.h **** 	GENCLK_PCK_SRC_SLCK_XTAL     = 1, //!< External 32kHz crystal oscillator as PCK source clock
  76:.././hal/sam3u1c/inc/genclk.h **** 	GENCLK_PCK_SRC_SLCK_BYPASS   = 2, //!< External 32kHz bypass oscillator as PCK source clock
  77:.././hal/sam3u1c/inc/genclk.h **** 	GENCLK_PCK_SRC_MAINCK_4M_RC  = 3, //!< Internal 4MHz RC oscillator as PCK source clock
  78:.././hal/sam3u1c/inc/genclk.h **** 	GENCLK_PCK_SRC_MAINCK_8M_RC  = 4, //!< Internal 8MHz RC oscillator as PCK source clock
  79:.././hal/sam3u1c/inc/genclk.h **** 	GENCLK_PCK_SRC_MAINCK_12M_RC = 5, //!< Internal 12MHz RC oscillator as PCK source clock
  80:.././hal/sam3u1c/inc/genclk.h **** 	GENCLK_PCK_SRC_MAINCK_XTAL   = 6, //!< External crystal oscillator as PCK source clock
  81:.././hal/sam3u1c/inc/genclk.h **** 	GENCLK_PCK_SRC_MAINCK_BYPASS = 7, //!< External bypass oscillator as PCK source clock
  82:.././hal/sam3u1c/inc/genclk.h **** 	GENCLK_PCK_SRC_PLLACK        = 8, //!< Use PLLACK as PCK source clock
  83:.././hal/sam3u1c/inc/genclk.h **** 	GENCLK_PCK_SRC_PLLBCK        = 9, //!< Use PLLBCK as PCK source clock
  84:.././hal/sam3u1c/inc/genclk.h **** 	GENCLK_PCK_SRC_MCK           = 10, //!< Use Master Clk as PCK source clock
  85:.././hal/sam3u1c/inc/genclk.h **** };
  86:.././hal/sam3u1c/inc/genclk.h **** 
  87:.././hal/sam3u1c/inc/genclk.h **** //@}
  88:.././hal/sam3u1c/inc/genclk.h **** 
  89:.././hal/sam3u1c/inc/genclk.h **** //! \name Programmable Clock Prescalers (PCK)
  90:.././hal/sam3u1c/inc/genclk.h **** //@{
  91:.././hal/sam3u1c/inc/genclk.h **** 
  92:.././hal/sam3u1c/inc/genclk.h **** enum genclk_divider {
  93:.././hal/sam3u1c/inc/genclk.h **** 	GENCLK_PCK_PRES_1  = PMC_PCK_PRES_CLK_1, //!< Set PCK clock prescaler to 1
  94:.././hal/sam3u1c/inc/genclk.h **** 	GENCLK_PCK_PRES_2  = PMC_PCK_PRES_CLK_2, //!< Set PCK clock prescaler to 2
  95:.././hal/sam3u1c/inc/genclk.h **** 	GENCLK_PCK_PRES_4  = PMC_PCK_PRES_CLK_4, //!< Set PCK clock prescaler to 4
  96:.././hal/sam3u1c/inc/genclk.h **** 	GENCLK_PCK_PRES_8  = PMC_PCK_PRES_CLK_8, //!< Set PCK clock prescaler to 8
  97:.././hal/sam3u1c/inc/genclk.h **** 	GENCLK_PCK_PRES_16 = PMC_PCK_PRES_CLK_16, //!< Set PCK clock prescaler to 16
  98:.././hal/sam3u1c/inc/genclk.h **** 	GENCLK_PCK_PRES_32 = PMC_PCK_PRES_CLK_32, //!< Set PCK clock prescaler to 32
  99:.././hal/sam3u1c/inc/genclk.h **** 	GENCLK_PCK_PRES_64 = PMC_PCK_PRES_CLK_64, //!< Set PCK clock prescaler to 64
 100:.././hal/sam3u1c/inc/genclk.h **** };
 101:.././hal/sam3u1c/inc/genclk.h **** 
 102:.././hal/sam3u1c/inc/genclk.h **** //@}
 103:.././hal/sam3u1c/inc/genclk.h **** 
 104:.././hal/sam3u1c/inc/genclk.h **** struct genclk_config {
 105:.././hal/sam3u1c/inc/genclk.h **** 	uint32_t ctrl;
 106:.././hal/sam3u1c/inc/genclk.h **** };
 107:.././hal/sam3u1c/inc/genclk.h **** 
 108:.././hal/sam3u1c/inc/genclk.h **** static inline void genclk_config_defaults(struct genclk_config *p_cfg,
 109:.././hal/sam3u1c/inc/genclk.h **** 		uint32_t ul_id)
 110:.././hal/sam3u1c/inc/genclk.h **** {
 1377              	 .loc 10 110 1
 1378              	 .cfi_startproc
 1379              	 
 1380              	 
 1381              	 
 1382 0000 80B4     	 push {r7}
 1383              	.LCFI74:
 1384              	 .cfi_def_cfa_offset 4
 1385              	 .cfi_offset 7,-4
 1386 0002 83B0     	 sub sp,sp,#12
 1387              	.LCFI75:
 1388              	 .cfi_def_cfa_offset 16
 1389 0004 00AF     	 add r7,sp,#0
 1390              	.LCFI76:
 1391              	 .cfi_def_cfa_register 7
 1392 0006 7860     	 str r0,[r7,#4]
 1393 0008 3960     	 str r1,[r7]
 111:.././hal/sam3u1c/inc/genclk.h **** 	ul_id = ul_id;
 112:.././hal/sam3u1c/inc/genclk.h **** 	p_cfg->ctrl = 0;
 1394              	 .loc 10 112 14
 1395 000a 7B68     	 ldr r3,[r7,#4]
 1396 000c 0022     	 movs r2,#0
 1397 000e 1A60     	 str r2,[r3]
 113:.././hal/sam3u1c/inc/genclk.h **** }
 1398              	 .loc 10 113 1
 1399 0010 00BF     	 nop
 1400 0012 0C37     	 adds r7,r7,#12
 1401              	.LCFI77:
 1402              	 .cfi_def_cfa_offset 4
 1403 0014 BD46     	 mov sp,r7
 1404              	.LCFI78:
 1405              	 .cfi_def_cfa_register 13
 1406              	 
 1407 0016 80BC     	 pop {r7}
 1408              	.LCFI79:
 1409              	 .cfi_restore 7
 1410              	 .cfi_def_cfa_offset 0
 1411 0018 7047     	 bx lr
 1412              	 .cfi_endproc
 1413              	.LFE182:
 1415              	 .section .text.genclk_config_set_source,"ax",%progbits
 1416              	 .align 1
 1417              	 .syntax unified
 1418              	 .thumb
 1419              	 .thumb_func
 1420              	 .fpu softvfp
 1422              	genclk_config_set_source:
 1423              	.LFB185:
 114:.././hal/sam3u1c/inc/genclk.h **** 
 115:.././hal/sam3u1c/inc/genclk.h **** static inline void genclk_config_read(struct genclk_config *p_cfg,
 116:.././hal/sam3u1c/inc/genclk.h **** 		uint32_t ul_id)
 117:.././hal/sam3u1c/inc/genclk.h **** {
 118:.././hal/sam3u1c/inc/genclk.h **** 	p_cfg->ctrl = PMC->PMC_PCK[ul_id];
 119:.././hal/sam3u1c/inc/genclk.h **** }
 120:.././hal/sam3u1c/inc/genclk.h **** 
 121:.././hal/sam3u1c/inc/genclk.h **** static inline void genclk_config_write(const struct genclk_config *p_cfg,
 122:.././hal/sam3u1c/inc/genclk.h **** 		uint32_t ul_id)
 123:.././hal/sam3u1c/inc/genclk.h **** {
 124:.././hal/sam3u1c/inc/genclk.h **** 	PMC->PMC_PCK[ul_id] = p_cfg->ctrl;
 125:.././hal/sam3u1c/inc/genclk.h **** }
 126:.././hal/sam3u1c/inc/genclk.h **** 
 127:.././hal/sam3u1c/inc/genclk.h **** //! \name Programmable Clock Source and Prescaler configuration
 128:.././hal/sam3u1c/inc/genclk.h **** //@{
 129:.././hal/sam3u1c/inc/genclk.h **** 
 130:.././hal/sam3u1c/inc/genclk.h **** static inline void genclk_config_set_source(struct genclk_config *p_cfg,
 131:.././hal/sam3u1c/inc/genclk.h **** 		enum genclk_source e_src)
 132:.././hal/sam3u1c/inc/genclk.h **** {
 1424              	 .loc 10 132 1
 1425              	 .cfi_startproc
 1426              	 
 1427              	 
 1428              	 
 1429 0000 80B4     	 push {r7}
 1430              	.LCFI80:
 1431              	 .cfi_def_cfa_offset 4
 1432              	 .cfi_offset 7,-4
 1433 0002 83B0     	 sub sp,sp,#12
 1434              	.LCFI81:
 1435              	 .cfi_def_cfa_offset 16
 1436 0004 00AF     	 add r7,sp,#0
 1437              	.LCFI82:
 1438              	 .cfi_def_cfa_register 7
 1439 0006 7860     	 str r0,[r7,#4]
 1440 0008 0B46     	 mov r3,r1
 1441 000a FB70     	 strb r3,[r7,#3]
 133:.././hal/sam3u1c/inc/genclk.h **** 	p_cfg->ctrl &= (~PMC_PCK_CSS_Msk);
 1442              	 .loc 10 133 14
 1443 000c 7B68     	 ldr r3,[r7,#4]
 1444 000e 1B68     	 ldr r3,[r3]
 1445 0010 23F00702 	 bic r2,r3,#7
 1446 0014 7B68     	 ldr r3,[r7,#4]
 1447 0016 1A60     	 str r2,[r3]
 134:.././hal/sam3u1c/inc/genclk.h **** 
 135:.././hal/sam3u1c/inc/genclk.h **** 	switch (e_src) {
 1448              	 .loc 10 135 2
 1449 0018 FB78     	 ldrb r3,[r7,#3]
 1450 001a 0A2B     	 cmp r3,#10
 1451 001c 39D8     	 bhi .L122
 1452 001e 01A2     	 adr r2,.L117
 1453 0020 52F823F0 	 ldr pc,[r2,r3,lsl#2]
 1454              	 .p2align 2
 1455              	.L117:
 1456 0024 51000000 	 .word .L121+1
 1457 0028 51000000 	 .word .L121+1
 1458 002c 51000000 	 .word .L121+1
 1459 0030 5B000000 	 .word .L120+1
 1460 0034 5B000000 	 .word .L120+1
 1461 0038 5B000000 	 .word .L120+1
 1462 003c 5B000000 	 .word .L120+1
 1463 0040 5B000000 	 .word .L120+1
 1464 0044 69000000 	 .word .L119+1
 1465 0048 77000000 	 .word .L118+1
 1466 004c 85000000 	 .word .L116+1
 1467              	 .p2align 1
 1468              	.L121:
 136:.././hal/sam3u1c/inc/genclk.h **** 	case GENCLK_PCK_SRC_SLCK_RC:
 137:.././hal/sam3u1c/inc/genclk.h **** 	case GENCLK_PCK_SRC_SLCK_XTAL:
 138:.././hal/sam3u1c/inc/genclk.h **** 	case GENCLK_PCK_SRC_SLCK_BYPASS:
 139:.././hal/sam3u1c/inc/genclk.h **** 		p_cfg->ctrl |= (PMC_PCK_CSS_SLOW_CLK);
 1469              	 .loc 10 139 15
 1470 0050 7B68     	 ldr r3,[r7,#4]
 1471 0052 1A68     	 ldr r2,[r3]
 1472 0054 7B68     	 ldr r3,[r7,#4]
 1473 0056 1A60     	 str r2,[r3]
 140:.././hal/sam3u1c/inc/genclk.h **** 		break;
 1474              	 .loc 10 140 3
 1475 0058 1BE0     	 b .L115
 1476              	.L120:
 141:.././hal/sam3u1c/inc/genclk.h **** 
 142:.././hal/sam3u1c/inc/genclk.h **** 	case GENCLK_PCK_SRC_MAINCK_4M_RC:
 143:.././hal/sam3u1c/inc/genclk.h **** 	case GENCLK_PCK_SRC_MAINCK_8M_RC:
 144:.././hal/sam3u1c/inc/genclk.h **** 	case GENCLK_PCK_SRC_MAINCK_12M_RC:
 145:.././hal/sam3u1c/inc/genclk.h **** 	case GENCLK_PCK_SRC_MAINCK_XTAL:
 146:.././hal/sam3u1c/inc/genclk.h **** 	case GENCLK_PCK_SRC_MAINCK_BYPASS:
 147:.././hal/sam3u1c/inc/genclk.h **** 		p_cfg->ctrl |= (PMC_PCK_CSS_MAIN_CLK);
 1477              	 .loc 10 147 15
 1478 005a 7B68     	 ldr r3,[r7,#4]
 1479 005c 1B68     	 ldr r3,[r3]
 1480 005e 43F00102 	 orr r2,r3,#1
 1481 0062 7B68     	 ldr r3,[r7,#4]
 1482 0064 1A60     	 str r2,[r3]
 148:.././hal/sam3u1c/inc/genclk.h **** 		break;
 1483              	 .loc 10 148 3
 1484 0066 14E0     	 b .L115
 1485              	.L119:
 149:.././hal/sam3u1c/inc/genclk.h **** 
 150:.././hal/sam3u1c/inc/genclk.h **** 	case GENCLK_PCK_SRC_PLLACK:
 151:.././hal/sam3u1c/inc/genclk.h **** 		p_cfg->ctrl |= (PMC_PCK_CSS_PLLA_CLK);
 1486              	 .loc 10 151 15
 1487 0068 7B68     	 ldr r3,[r7,#4]
 1488 006a 1B68     	 ldr r3,[r3]
 1489 006c 43F00202 	 orr r2,r3,#2
 1490 0070 7B68     	 ldr r3,[r7,#4]
 1491 0072 1A60     	 str r2,[r3]
 152:.././hal/sam3u1c/inc/genclk.h **** 		break;
 1492              	 .loc 10 152 3
 1493 0074 0DE0     	 b .L115
 1494              	.L118:
 153:.././hal/sam3u1c/inc/genclk.h **** 
 154:.././hal/sam3u1c/inc/genclk.h **** 	case GENCLK_PCK_SRC_PLLBCK:
 155:.././hal/sam3u1c/inc/genclk.h **** 		p_cfg->ctrl |= (PMC_PCK_CSS_UPLL_CLK);
 1495              	 .loc 10 155 15
 1496 0076 7B68     	 ldr r3,[r7,#4]
 1497 0078 1B68     	 ldr r3,[r3]
 1498 007a 43F00302 	 orr r2,r3,#3
 1499 007e 7B68     	 ldr r3,[r7,#4]
 1500 0080 1A60     	 str r2,[r3]
 156:.././hal/sam3u1c/inc/genclk.h **** 		break;
 1501              	 .loc 10 156 3
 1502 0082 06E0     	 b .L115
 1503              	.L116:
 157:.././hal/sam3u1c/inc/genclk.h **** 
 158:.././hal/sam3u1c/inc/genclk.h **** 	case GENCLK_PCK_SRC_MCK:
 159:.././hal/sam3u1c/inc/genclk.h **** 		p_cfg->ctrl |= (PMC_PCK_CSS_MCK);
 1504              	 .loc 10 159 15
 1505 0084 7B68     	 ldr r3,[r7,#4]
 1506 0086 1B68     	 ldr r3,[r3]
 1507 0088 43F00402 	 orr r2,r3,#4
 1508 008c 7B68     	 ldr r3,[r7,#4]
 1509 008e 1A60     	 str r2,[r3]
 160:.././hal/sam3u1c/inc/genclk.h **** 		break;
 1510              	 .loc 10 160 3
 1511 0090 00BF     	 nop
 1512              	.L115:
 1513              	.L122:
 161:.././hal/sam3u1c/inc/genclk.h **** 	}
 162:.././hal/sam3u1c/inc/genclk.h **** }
 1514              	 .loc 10 162 1
 1515 0092 00BF     	 nop
 1516 0094 0C37     	 adds r7,r7,#12
 1517              	.LCFI83:
 1518              	 .cfi_def_cfa_offset 4
 1519 0096 BD46     	 mov sp,r7
 1520              	.LCFI84:
 1521              	 .cfi_def_cfa_register 13
 1522              	 
 1523 0098 80BC     	 pop {r7}
 1524              	.LCFI85:
 1525              	 .cfi_restore 7
 1526              	 .cfi_def_cfa_offset 0
 1527 009a 7047     	 bx lr
 1528              	 .cfi_endproc
 1529              	.LFE185:
 1531              	 .section .text.genclk_config_set_divider,"ax",%progbits
 1532              	 .align 1
 1533              	 .syntax unified
 1534              	 .thumb
 1535              	 .thumb_func
 1536              	 .fpu softvfp
 1538              	genclk_config_set_divider:
 1539              	.LFB186:
 163:.././hal/sam3u1c/inc/genclk.h **** 
 164:.././hal/sam3u1c/inc/genclk.h **** static inline void genclk_config_set_divider(struct genclk_config *p_cfg,
 165:.././hal/sam3u1c/inc/genclk.h **** 		uint32_t e_divider)
 166:.././hal/sam3u1c/inc/genclk.h **** {
 1540              	 .loc 10 166 1
 1541              	 .cfi_startproc
 1542              	 
 1543              	 
 1544              	 
 1545 0000 80B4     	 push {r7}
 1546              	.LCFI86:
 1547              	 .cfi_def_cfa_offset 4
 1548              	 .cfi_offset 7,-4
 1549 0002 83B0     	 sub sp,sp,#12
 1550              	.LCFI87:
 1551              	 .cfi_def_cfa_offset 16
 1552 0004 00AF     	 add r7,sp,#0
 1553              	.LCFI88:
 1554              	 .cfi_def_cfa_register 7
 1555 0006 7860     	 str r0,[r7,#4]
 1556 0008 3960     	 str r1,[r7]
 167:.././hal/sam3u1c/inc/genclk.h **** 	p_cfg->ctrl &= ~PMC_PCK_PRES_Msk;
 1557              	 .loc 10 167 14
 1558 000a 7B68     	 ldr r3,[r7,#4]
 1559 000c 1B68     	 ldr r3,[r3]
 1560 000e 23F07002 	 bic r2,r3,#112
 1561 0012 7B68     	 ldr r3,[r7,#4]
 1562 0014 1A60     	 str r2,[r3]
 168:.././hal/sam3u1c/inc/genclk.h **** 	p_cfg->ctrl |= e_divider;
 1563              	 .loc 10 168 14
 1564 0016 7B68     	 ldr r3,[r7,#4]
 1565 0018 1A68     	 ldr r2,[r3]
 1566 001a 3B68     	 ldr r3,[r7]
 1567 001c 1A43     	 orrs r2,r2,r3
 1568 001e 7B68     	 ldr r3,[r7,#4]
 1569 0020 1A60     	 str r2,[r3]
 169:.././hal/sam3u1c/inc/genclk.h **** }
 1570              	 .loc 10 169 1
 1571 0022 00BF     	 nop
 1572 0024 0C37     	 adds r7,r7,#12
 1573              	.LCFI89:
 1574              	 .cfi_def_cfa_offset 4
 1575 0026 BD46     	 mov sp,r7
 1576              	.LCFI90:
 1577              	 .cfi_def_cfa_register 13
 1578              	 
 1579 0028 80BC     	 pop {r7}
 1580              	.LCFI91:
 1581              	 .cfi_restore 7
 1582              	 .cfi_def_cfa_offset 0
 1583 002a 7047     	 bx lr
 1584              	 .cfi_endproc
 1585              	.LFE186:
 1587              	 .section .text.genclk_enable,"ax",%progbits
 1588              	 .align 1
 1589              	 .syntax unified
 1590              	 .thumb
 1591              	 .thumb_func
 1592              	 .fpu softvfp
 1594              	genclk_enable:
 1595              	.LFB187:
 170:.././hal/sam3u1c/inc/genclk.h **** 
 171:.././hal/sam3u1c/inc/genclk.h **** //@}
 172:.././hal/sam3u1c/inc/genclk.h **** 
 173:.././hal/sam3u1c/inc/genclk.h **** static inline void genclk_enable(const struct genclk_config *p_cfg,
 174:.././hal/sam3u1c/inc/genclk.h **** 		uint32_t ul_id)
 175:.././hal/sam3u1c/inc/genclk.h **** {
 1596              	 .loc 10 175 1
 1597              	 .cfi_startproc
 1598              	 
 1599              	 
 1600 0000 80B5     	 push {r7,lr}
 1601              	.LCFI92:
 1602              	 .cfi_def_cfa_offset 8
 1603              	 .cfi_offset 7,-8
 1604              	 .cfi_offset 14,-4
 1605 0002 82B0     	 sub sp,sp,#8
 1606              	.LCFI93:
 1607              	 .cfi_def_cfa_offset 16
 1608 0004 00AF     	 add r7,sp,#0
 1609              	.LCFI94:
 1610              	 .cfi_def_cfa_register 7
 1611 0006 7860     	 str r0,[r7,#4]
 1612 0008 3960     	 str r1,[r7]
 176:.././hal/sam3u1c/inc/genclk.h **** 	PMC->PMC_PCK[ul_id] = p_cfg->ctrl;
 1613              	 .loc 10 176 5
 1614 000a 0749     	 ldr r1,.L125
 1615              	 .loc 10 176 29
 1616 000c 7B68     	 ldr r3,[r7,#4]
 1617 000e 1A68     	 ldr r2,[r3]
 1618              	 .loc 10 176 22
 1619 0010 3B68     	 ldr r3,[r7]
 1620 0012 1033     	 adds r3,r3,#16
 1621 0014 41F82320 	 str r2,[r1,r3,lsl#2]
 177:.././hal/sam3u1c/inc/genclk.h **** 	pmc_enable_pck(ul_id);
 1622              	 .loc 10 177 2
 1623 0018 3868     	 ldr r0,[r7]
 1624 001a 044B     	 ldr r3,.L125+4
 1625 001c 9847     	 blx r3
 1626              	.LVL30:
 178:.././hal/sam3u1c/inc/genclk.h **** }
 1627              	 .loc 10 178 1
 1628 001e 00BF     	 nop
 1629 0020 0837     	 adds r7,r7,#8
 1630              	.LCFI95:
 1631              	 .cfi_def_cfa_offset 8
 1632 0022 BD46     	 mov sp,r7
 1633              	.LCFI96:
 1634              	 .cfi_def_cfa_register 13
 1635              	 
 1636 0024 80BD     	 pop {r7,pc}
 1637              	.L126:
 1638 0026 00BF     	 .align 2
 1639              	.L125:
 1640 0028 00040E40 	 .word 1074660352
 1641 002c 00000000 	 .word pmc_enable_pck
 1642              	 .cfi_endproc
 1643              	.LFE187:
 1645              	 .section .text.genclk_enable_source,"ax",%progbits
 1646              	 .align 1
 1647              	 .syntax unified
 1648              	 .thumb
 1649              	 .thumb_func
 1650              	 .fpu softvfp
 1652              	genclk_enable_source:
 1653              	.LFB189:
 179:.././hal/sam3u1c/inc/genclk.h **** 
 180:.././hal/sam3u1c/inc/genclk.h **** static inline void genclk_disable(uint32_t ul_id)
 181:.././hal/sam3u1c/inc/genclk.h **** {
 182:.././hal/sam3u1c/inc/genclk.h **** 	pmc_disable_pck(ul_id);
 183:.././hal/sam3u1c/inc/genclk.h **** }
 184:.././hal/sam3u1c/inc/genclk.h **** 
 185:.././hal/sam3u1c/inc/genclk.h **** static inline void genclk_enable_source(enum genclk_source e_src)
 186:.././hal/sam3u1c/inc/genclk.h **** {
 1654              	 .loc 10 186 1
 1655              	 .cfi_startproc
 1656              	 
 1657              	 
 1658 0000 80B5     	 push {r7,lr}
 1659              	.LCFI97:
 1660              	 .cfi_def_cfa_offset 8
 1661              	 .cfi_offset 7,-8
 1662              	 .cfi_offset 14,-4
 1663 0002 82B0     	 sub sp,sp,#8
 1664              	.LCFI98:
 1665              	 .cfi_def_cfa_offset 16
 1666 0004 00AF     	 add r7,sp,#0
 1667              	.LCFI99:
 1668              	 .cfi_def_cfa_register 7
 1669 0006 0346     	 mov r3,r0
 1670 0008 FB71     	 strb r3,[r7,#7]
 187:.././hal/sam3u1c/inc/genclk.h **** 	switch (e_src) {
 1671              	 .loc 10 187 2
 1672 000a FB79     	 ldrb r3,[r7,#7]
 1673 000c 0A2B     	 cmp r3,#10
 1674 000e 00F2A280 	 bhi .L150
 1675 0012 01A2     	 adr r2,.L130
 1676 0014 52F823F0 	 ldr pc,[r2,r3,lsl#2]
 1677              	 .p2align 2
 1678              	.L130:
 1679 0018 45000000 	 .word .L140+1
 1680 001c 67000000 	 .word .L139+1
 1681 0020 87000000 	 .word .L138+1
 1682 0024 A7000000 	 .word .L137+1
 1683 0028 C7000000 	 .word .L136+1
 1684 002c E7000000 	 .word .L135+1
 1685 0030 07010000 	 .word .L134+1
 1686 0034 27010000 	 .word .L133+1
 1687 0038 47010000 	 .word .L132+1
 1688 003c 4F010000 	 .word .L131+1
 1689 0040 57010000 	 .word .L150+1
 1690              	 .p2align 1
 1691              	.L140:
 188:.././hal/sam3u1c/inc/genclk.h **** 	case GENCLK_PCK_SRC_SLCK_RC:
 189:.././hal/sam3u1c/inc/genclk.h **** 		if (!osc_is_ready(OSC_SLCK_32K_RC)) {
 1692              	 .loc 10 189 8
 1693 0044 0020     	 movs r0,#0
 1694 0046 4E4B     	 ldr r3,.L159
 1695 0048 9847     	 blx r3
 1696              	.LVL31:
 1697 004a 0346     	 mov r3,r0
 1698              	 .loc 10 189 7
 1699 004c 83F00103 	 eor r3,r3,#1
 1700 0050 DBB2     	 uxtb r3,r3
 1701              	 .loc 10 189 6
 1702 0052 002B     	 cmp r3,#0
 1703 0054 00F08180 	 beq .L151
 190:.././hal/sam3u1c/inc/genclk.h **** 			osc_enable(OSC_SLCK_32K_RC);
 1704              	 .loc 10 190 4
 1705 0058 0020     	 movs r0,#0
 1706 005a 4A4B     	 ldr r3,.L159+4
 1707 005c 9847     	 blx r3
 1708              	.LVL32:
 191:.././hal/sam3u1c/inc/genclk.h **** 			osc_wait_ready(OSC_SLCK_32K_RC);
 1709              	 .loc 10 191 4
 1710 005e 0020     	 movs r0,#0
 1711 0060 494B     	 ldr r3,.L159+8
 1712 0062 9847     	 blx r3
 1713              	.LVL33:
 192:.././hal/sam3u1c/inc/genclk.h **** 		}
 193:.././hal/sam3u1c/inc/genclk.h **** 		break;
 1714              	 .loc 10 193 3
 1715 0064 79E0     	 b .L151
 1716              	.L139:
 194:.././hal/sam3u1c/inc/genclk.h **** 
 195:.././hal/sam3u1c/inc/genclk.h **** 	case GENCLK_PCK_SRC_SLCK_XTAL:
 196:.././hal/sam3u1c/inc/genclk.h **** 		if (!osc_is_ready(OSC_SLCK_32K_XTAL)) {
 1717              	 .loc 10 196 8
 1718 0066 0120     	 movs r0,#1
 1719 0068 454B     	 ldr r3,.L159
 1720 006a 9847     	 blx r3
 1721              	.LVL34:
 1722 006c 0346     	 mov r3,r0
 1723              	 .loc 10 196 7
 1724 006e 83F00103 	 eor r3,r3,#1
 1725 0072 DBB2     	 uxtb r3,r3
 1726              	 .loc 10 196 6
 1727 0074 002B     	 cmp r3,#0
 1728 0076 72D0     	 beq .L152
 197:.././hal/sam3u1c/inc/genclk.h **** 			osc_enable(OSC_SLCK_32K_XTAL);
 1729              	 .loc 10 197 4
 1730 0078 0120     	 movs r0,#1
 1731 007a 424B     	 ldr r3,.L159+4
 1732 007c 9847     	 blx r3
 1733              	.LVL35:
 198:.././hal/sam3u1c/inc/genclk.h **** 			osc_wait_ready(OSC_SLCK_32K_XTAL);
 1734              	 .loc 10 198 4
 1735 007e 0120     	 movs r0,#1
 1736 0080 414B     	 ldr r3,.L159+8
 1737 0082 9847     	 blx r3
 1738              	.LVL36:
 199:.././hal/sam3u1c/inc/genclk.h **** 		}
 200:.././hal/sam3u1c/inc/genclk.h **** 		break;
 1739              	 .loc 10 200 3
 1740 0084 6BE0     	 b .L152
 1741              	.L138:
 201:.././hal/sam3u1c/inc/genclk.h **** 
 202:.././hal/sam3u1c/inc/genclk.h **** 	case GENCLK_PCK_SRC_SLCK_BYPASS:
 203:.././hal/sam3u1c/inc/genclk.h **** 		if (!osc_is_ready(OSC_SLCK_32K_BYPASS)) {
 1742              	 .loc 10 203 8
 1743 0086 0220     	 movs r0,#2
 1744 0088 3D4B     	 ldr r3,.L159
 1745 008a 9847     	 blx r3
 1746              	.LVL37:
 1747 008c 0346     	 mov r3,r0
 1748              	 .loc 10 203 7
 1749 008e 83F00103 	 eor r3,r3,#1
 1750 0092 DBB2     	 uxtb r3,r3
 1751              	 .loc 10 203 6
 1752 0094 002B     	 cmp r3,#0
 1753 0096 64D0     	 beq .L153
 204:.././hal/sam3u1c/inc/genclk.h **** 			osc_enable(OSC_SLCK_32K_BYPASS);
 1754              	 .loc 10 204 4
 1755 0098 0220     	 movs r0,#2
 1756 009a 3A4B     	 ldr r3,.L159+4
 1757 009c 9847     	 blx r3
 1758              	.LVL38:
 205:.././hal/sam3u1c/inc/genclk.h **** 			osc_wait_ready(OSC_SLCK_32K_BYPASS);
 1759              	 .loc 10 205 4
 1760 009e 0220     	 movs r0,#2
 1761 00a0 394B     	 ldr r3,.L159+8
 1762 00a2 9847     	 blx r3
 1763              	.LVL39:
 206:.././hal/sam3u1c/inc/genclk.h **** 		}
 207:.././hal/sam3u1c/inc/genclk.h **** 		break;
 1764              	 .loc 10 207 3
 1765 00a4 5DE0     	 b .L153
 1766              	.L137:
 208:.././hal/sam3u1c/inc/genclk.h **** 
 209:.././hal/sam3u1c/inc/genclk.h **** 	case GENCLK_PCK_SRC_MAINCK_4M_RC:
 210:.././hal/sam3u1c/inc/genclk.h **** 		if (!osc_is_ready(OSC_MAINCK_4M_RC)) {
 1767              	 .loc 10 210 8
 1768 00a6 0320     	 movs r0,#3
 1769 00a8 354B     	 ldr r3,.L159
 1770 00aa 9847     	 blx r3
 1771              	.LVL40:
 1772 00ac 0346     	 mov r3,r0
 1773              	 .loc 10 210 7
 1774 00ae 83F00103 	 eor r3,r3,#1
 1775 00b2 DBB2     	 uxtb r3,r3
 1776              	 .loc 10 210 6
 1777 00b4 002B     	 cmp r3,#0
 1778 00b6 56D0     	 beq .L154
 211:.././hal/sam3u1c/inc/genclk.h **** 			osc_enable(OSC_MAINCK_4M_RC);
 1779              	 .loc 10 211 4
 1780 00b8 0320     	 movs r0,#3
 1781 00ba 324B     	 ldr r3,.L159+4
 1782 00bc 9847     	 blx r3
 1783              	.LVL41:
 212:.././hal/sam3u1c/inc/genclk.h **** 			osc_wait_ready(OSC_MAINCK_4M_RC);
 1784              	 .loc 10 212 4
 1785 00be 0320     	 movs r0,#3
 1786 00c0 314B     	 ldr r3,.L159+8
 1787 00c2 9847     	 blx r3
 1788              	.LVL42:
 213:.././hal/sam3u1c/inc/genclk.h **** 		}
 214:.././hal/sam3u1c/inc/genclk.h **** 		break;
 1789              	 .loc 10 214 3
 1790 00c4 4FE0     	 b .L154
 1791              	.L136:
 215:.././hal/sam3u1c/inc/genclk.h **** 
 216:.././hal/sam3u1c/inc/genclk.h **** 	case GENCLK_PCK_SRC_MAINCK_8M_RC:
 217:.././hal/sam3u1c/inc/genclk.h **** 		if (!osc_is_ready(OSC_MAINCK_8M_RC)) {
 1792              	 .loc 10 217 8
 1793 00c6 0420     	 movs r0,#4
 1794 00c8 2D4B     	 ldr r3,.L159
 1795 00ca 9847     	 blx r3
 1796              	.LVL43:
 1797 00cc 0346     	 mov r3,r0
 1798              	 .loc 10 217 7
 1799 00ce 83F00103 	 eor r3,r3,#1
 1800 00d2 DBB2     	 uxtb r3,r3
 1801              	 .loc 10 217 6
 1802 00d4 002B     	 cmp r3,#0
 1803 00d6 48D0     	 beq .L155
 218:.././hal/sam3u1c/inc/genclk.h **** 			osc_enable(OSC_MAINCK_8M_RC);
 1804              	 .loc 10 218 4
 1805 00d8 0420     	 movs r0,#4
 1806 00da 2A4B     	 ldr r3,.L159+4
 1807 00dc 9847     	 blx r3
 1808              	.LVL44:
 219:.././hal/sam3u1c/inc/genclk.h **** 			osc_wait_ready(OSC_MAINCK_8M_RC);
 1809              	 .loc 10 219 4
 1810 00de 0420     	 movs r0,#4
 1811 00e0 294B     	 ldr r3,.L159+8
 1812 00e2 9847     	 blx r3
 1813              	.LVL45:
 220:.././hal/sam3u1c/inc/genclk.h **** 		}
 221:.././hal/sam3u1c/inc/genclk.h **** 		break;
 1814              	 .loc 10 221 3
 1815 00e4 41E0     	 b .L155
 1816              	.L135:
 222:.././hal/sam3u1c/inc/genclk.h **** 
 223:.././hal/sam3u1c/inc/genclk.h **** 	case GENCLK_PCK_SRC_MAINCK_12M_RC:
 224:.././hal/sam3u1c/inc/genclk.h **** 		if (!osc_is_ready(OSC_MAINCK_12M_RC)) {
 1817              	 .loc 10 224 8
 1818 00e6 0520     	 movs r0,#5
 1819 00e8 254B     	 ldr r3,.L159
 1820 00ea 9847     	 blx r3
 1821              	.LVL46:
 1822 00ec 0346     	 mov r3,r0
 1823              	 .loc 10 224 7
 1824 00ee 83F00103 	 eor r3,r3,#1
 1825 00f2 DBB2     	 uxtb r3,r3
 1826              	 .loc 10 224 6
 1827 00f4 002B     	 cmp r3,#0
 1828 00f6 3AD0     	 beq .L156
 225:.././hal/sam3u1c/inc/genclk.h **** 			osc_enable(OSC_MAINCK_12M_RC);
 1829              	 .loc 10 225 4
 1830 00f8 0520     	 movs r0,#5
 1831 00fa 224B     	 ldr r3,.L159+4
 1832 00fc 9847     	 blx r3
 1833              	.LVL47:
 226:.././hal/sam3u1c/inc/genclk.h **** 			osc_wait_ready(OSC_MAINCK_12M_RC);
 1834              	 .loc 10 226 4
 1835 00fe 0520     	 movs r0,#5
 1836 0100 214B     	 ldr r3,.L159+8
 1837 0102 9847     	 blx r3
 1838              	.LVL48:
 227:.././hal/sam3u1c/inc/genclk.h **** 		}
 228:.././hal/sam3u1c/inc/genclk.h **** 		break;
 1839              	 .loc 10 228 3
 1840 0104 33E0     	 b .L156
 1841              	.L134:
 229:.././hal/sam3u1c/inc/genclk.h **** 
 230:.././hal/sam3u1c/inc/genclk.h **** 	case GENCLK_PCK_SRC_MAINCK_XTAL:
 231:.././hal/sam3u1c/inc/genclk.h **** 		if (!osc_is_ready(OSC_MAINCK_XTAL)) {
 1842              	 .loc 10 231 8
 1843 0106 0620     	 movs r0,#6
 1844 0108 1D4B     	 ldr r3,.L159
 1845 010a 9847     	 blx r3
 1846              	.LVL49:
 1847 010c 0346     	 mov r3,r0
 1848              	 .loc 10 231 7
 1849 010e 83F00103 	 eor r3,r3,#1
 1850 0112 DBB2     	 uxtb r3,r3
 1851              	 .loc 10 231 6
 1852 0114 002B     	 cmp r3,#0
 1853 0116 2CD0     	 beq .L157
 232:.././hal/sam3u1c/inc/genclk.h **** 			osc_enable(OSC_MAINCK_XTAL);
 1854              	 .loc 10 232 4
 1855 0118 0620     	 movs r0,#6
 1856 011a 1A4B     	 ldr r3,.L159+4
 1857 011c 9847     	 blx r3
 1858              	.LVL50:
 233:.././hal/sam3u1c/inc/genclk.h **** 			osc_wait_ready(OSC_MAINCK_XTAL);
 1859              	 .loc 10 233 4
 1860 011e 0620     	 movs r0,#6
 1861 0120 194B     	 ldr r3,.L159+8
 1862 0122 9847     	 blx r3
 1863              	.LVL51:
 234:.././hal/sam3u1c/inc/genclk.h **** 		}
 235:.././hal/sam3u1c/inc/genclk.h **** 		break;
 1864              	 .loc 10 235 3
 1865 0124 25E0     	 b .L157
 1866              	.L133:
 236:.././hal/sam3u1c/inc/genclk.h **** 
 237:.././hal/sam3u1c/inc/genclk.h **** 	case GENCLK_PCK_SRC_MAINCK_BYPASS:
 238:.././hal/sam3u1c/inc/genclk.h **** 		if (!osc_is_ready(OSC_MAINCK_BYPASS)) {
 1867              	 .loc 10 238 8
 1868 0126 0720     	 movs r0,#7
 1869 0128 154B     	 ldr r3,.L159
 1870 012a 9847     	 blx r3
 1871              	.LVL52:
 1872 012c 0346     	 mov r3,r0
 1873              	 .loc 10 238 7
 1874 012e 83F00103 	 eor r3,r3,#1
 1875 0132 DBB2     	 uxtb r3,r3
 1876              	 .loc 10 238 6
 1877 0134 002B     	 cmp r3,#0
 1878 0136 1ED0     	 beq .L158
 239:.././hal/sam3u1c/inc/genclk.h **** 			osc_enable(OSC_MAINCK_BYPASS);
 1879              	 .loc 10 239 4
 1880 0138 0720     	 movs r0,#7
 1881 013a 124B     	 ldr r3,.L159+4
 1882 013c 9847     	 blx r3
 1883              	.LVL53:
 240:.././hal/sam3u1c/inc/genclk.h **** 			osc_wait_ready(OSC_MAINCK_BYPASS);
 1884              	 .loc 10 240 4
 1885 013e 0720     	 movs r0,#7
 1886 0140 114B     	 ldr r3,.L159+8
 1887 0142 9847     	 blx r3
 1888              	.LVL54:
 241:.././hal/sam3u1c/inc/genclk.h **** 		}
 242:.././hal/sam3u1c/inc/genclk.h **** 		break;
 1889              	 .loc 10 242 3
 1890 0144 17E0     	 b .L158
 1891              	.L132:
 243:.././hal/sam3u1c/inc/genclk.h **** 
 244:.././hal/sam3u1c/inc/genclk.h **** #ifdef CONFIG_PLL0_SOURCE
 245:.././hal/sam3u1c/inc/genclk.h **** 	case GENCLK_PCK_SRC_PLLACK:
 246:.././hal/sam3u1c/inc/genclk.h **** 		pll_enable_config_defaults(0);
 1892              	 .loc 10 246 3
 1893 0146 0020     	 movs r0,#0
 1894 0148 104B     	 ldr r3,.L159+12
 1895 014a 9847     	 blx r3
 1896              	.LVL55:
 247:.././hal/sam3u1c/inc/genclk.h **** 		break;
 1897              	 .loc 10 247 3
 1898 014c 14E0     	 b .L142
 1899              	.L131:
 248:.././hal/sam3u1c/inc/genclk.h **** #endif
 249:.././hal/sam3u1c/inc/genclk.h **** 
 250:.././hal/sam3u1c/inc/genclk.h **** #ifdef CONFIG_PLL1_SOURCE
 251:.././hal/sam3u1c/inc/genclk.h **** 	case GENCLK_PCK_SRC_PLLBCK:
 252:.././hal/sam3u1c/inc/genclk.h **** 		pll_enable_config_defaults(1);
 1900              	 .loc 10 252 3
 1901 014e 0120     	 movs r0,#1
 1902 0150 0E4B     	 ldr r3,.L159+12
 1903 0152 9847     	 blx r3
 1904              	.LVL56:
 253:.././hal/sam3u1c/inc/genclk.h **** 		break;
 1905              	 .loc 10 253 3
 1906 0154 10E0     	 b .L142
 1907              	.L150:
 254:.././hal/sam3u1c/inc/genclk.h **** #endif
 255:.././hal/sam3u1c/inc/genclk.h **** 
 256:.././hal/sam3u1c/inc/genclk.h **** 	case GENCLK_PCK_SRC_MCK:
 257:.././hal/sam3u1c/inc/genclk.h **** 		break;
 258:.././hal/sam3u1c/inc/genclk.h **** 
 259:.././hal/sam3u1c/inc/genclk.h **** 	default:
 260:.././hal/sam3u1c/inc/genclk.h **** 		Assert(false);
 261:.././hal/sam3u1c/inc/genclk.h **** 		break;
 1908              	 .loc 10 261 3
 1909 0156 00BF     	 nop
 1910 0158 0EE0     	 b .L142
 1911              	.L151:
 193:.././hal/sam3u1c/inc/genclk.h **** 
 1912              	 .loc 10 193 3
 1913 015a 00BF     	 nop
 1914 015c 0CE0     	 b .L142
 1915              	.L152:
 200:.././hal/sam3u1c/inc/genclk.h **** 
 1916              	 .loc 10 200 3
 1917 015e 00BF     	 nop
 1918 0160 0AE0     	 b .L142
 1919              	.L153:
 207:.././hal/sam3u1c/inc/genclk.h **** 
 1920              	 .loc 10 207 3
 1921 0162 00BF     	 nop
 1922 0164 08E0     	 b .L142
 1923              	.L154:
 214:.././hal/sam3u1c/inc/genclk.h **** 
 1924              	 .loc 10 214 3
 1925 0166 00BF     	 nop
 1926 0168 06E0     	 b .L142
 1927              	.L155:
 221:.././hal/sam3u1c/inc/genclk.h **** 
 1928              	 .loc 10 221 3
 1929 016a 00BF     	 nop
 1930 016c 04E0     	 b .L142
 1931              	.L156:
 228:.././hal/sam3u1c/inc/genclk.h **** 
 1932              	 .loc 10 228 3
 1933 016e 00BF     	 nop
 1934 0170 02E0     	 b .L142
 1935              	.L157:
 235:.././hal/sam3u1c/inc/genclk.h **** 
 1936              	 .loc 10 235 3
 1937 0172 00BF     	 nop
 1938 0174 00E0     	 b .L142
 1939              	.L158:
 242:.././hal/sam3u1c/inc/genclk.h **** 
 1940              	 .loc 10 242 3
 1941 0176 00BF     	 nop
 1942              	.L142:
 262:.././hal/sam3u1c/inc/genclk.h **** 	}
 263:.././hal/sam3u1c/inc/genclk.h **** }
 1943              	 .loc 10 263 1
 1944 0178 00BF     	 nop
 1945 017a 0837     	 adds r7,r7,#8
 1946              	.LCFI100:
 1947              	 .cfi_def_cfa_offset 8
 1948 017c BD46     	 mov sp,r7
 1949              	.LCFI101:
 1950              	 .cfi_def_cfa_register 13
 1951              	 
 1952 017e 80BD     	 pop {r7,pc}
 1953              	.L160:
 1954              	 .align 2
 1955              	.L159:
 1956 0180 00000000 	 .word osc_is_ready
 1957 0184 00000000 	 .word osc_enable
 1958 0188 00000000 	 .word osc_wait_ready
 1959 018c 00000000 	 .word pll_enable_config_defaults
 1960              	 .cfi_endproc
 1961              	.LFE189:
 1963              	 .global usb_serial_number
 1964              	 .section .data.usb_serial_number,"aw"
 1965              	 .align 2
 1968              	usb_serial_number:
 1969 0000 30303030 	 .ascii "000000000000DEADBEEF\000"
 1969      30303030 
 1969      30303030 
 1969      44454144 
 1969      42454546 
 1970 0015 00000000 	 .space 12
 1970      00000000 
 1970      00000000 
 1971              	 .section .text.phywhisperer_no_pwr,"ax",%progbits
 1972              	 .align 1
 1973              	 .global phywhisperer_no_pwr
 1974              	 .syntax unified
 1975              	 .thumb
 1976              	 .thumb_func
 1977              	 .fpu softvfp
 1979              	phywhisperer_no_pwr:
 1980              	.LFB190:
 1981              	 .file 11 "main.c"
   1:main.c        **** #include <asf.h>
   2:main.c        **** #include "conf_usb.h"
   3:main.c        **** #include "stdio_serial.h"
   4:main.c        **** #include "ui.h"
   5:main.c        **** #include "genclk.h"
   6:main.c        **** #include "tasks.h"
   7:main.c        **** #include "usb_xmem.h"
   8:main.c        **** #include "fpga_program.h"
   9:main.c        **** #include "usb.h"
  10:main.c        **** #include "sysclk.h"
  11:main.c        **** #include <string.h>
  12:main.c        **** 
  13:main.c        **** //Serial Number - will be read by device ID
  14:main.c        **** char usb_serial_number[33] = "000000000000DEADBEEF";
  15:main.c        **** 
  16:main.c        **** void phywhisperer_no_pwr(void)
  17:main.c        **** {
 1982              	 .loc 11 17 1
 1983              	 .cfi_startproc
 1984              	 
 1985              	 
 1986              	 
 1987 0000 80B4     	 push {r7}
 1988              	.LCFI102:
 1989              	 .cfi_def_cfa_offset 4
 1990              	 .cfi_offset 7,-4
 1991 0002 00AF     	 add r7,sp,#0
 1992              	.LCFI103:
 1993              	 .cfi_def_cfa_register 7
  18:main.c        ****     PIOA->PIO_CODR = (1 << F_VBHOST); //disable sniff power
 1994              	 .loc 11 18 9
 1995 0004 054B     	 ldr r3,.L162
 1996              	 .loc 11 18 20
 1997 0006 4FF00072 	 mov r2,#33554432
 1998 000a 5A63     	 str r2,[r3,#52]
  19:main.c        ****     PIOA->PIO_CODR = (1 << F_VB5V); //disable host power
 1999              	 .loc 11 19 9
 2000 000c 034B     	 ldr r3,.L162
 2001              	 .loc 11 19 20
 2002 000e 4FF08062 	 mov r2,#67108864
 2003 0012 5A63     	 str r2,[r3,#52]
  20:main.c        **** }
 2004              	 .loc 11 20 1
 2005 0014 00BF     	 nop
 2006 0016 BD46     	 mov sp,r7
 2007              	.LCFI104:
 2008              	 .cfi_def_cfa_register 13
 2009              	 
 2010 0018 80BC     	 pop {r7}
 2011              	.LCFI105:
 2012              	 .cfi_restore 7
 2013              	 .cfi_def_cfa_offset 0
 2014 001a 7047     	 bx lr
 2015              	.L163:
 2016              	 .align 2
 2017              	.L162:
 2018 001c 000C0E40 	 .word 1074662400
 2019              	 .cfi_endproc
 2020              	.LFE190:
 2022              	 .section .text.phywhisperer_5V_pwr,"ax",%progbits
 2023              	 .align 1
 2024              	 .global phywhisperer_5V_pwr
 2025              	 .syntax unified
 2026              	 .thumb
 2027              	 .thumb_func
 2028              	 .fpu softvfp
 2030              	phywhisperer_5V_pwr:
 2031              	.LFB191:
  21:main.c        **** 
  22:main.c        **** void phywhisperer_5V_pwr(void)
  23:main.c        **** {
 2032              	 .loc 11 23 1
 2033              	 .cfi_startproc
 2034              	 
 2035              	 
 2036              	 
 2037 0000 80B4     	 push {r7}
 2038              	.LCFI106:
 2039              	 .cfi_def_cfa_offset 4
 2040              	 .cfi_offset 7,-4
 2041 0002 00AF     	 add r7,sp,#0
 2042              	.LCFI107:
 2043              	 .cfi_def_cfa_register 7
  24:main.c        ****     PIOA->PIO_CODR = (1 << F_VBHOST); //disable sniff power
 2044              	 .loc 11 24 9
 2045 0004 054B     	 ldr r3,.L165
 2046              	 .loc 11 24 20
 2047 0006 4FF00072 	 mov r2,#33554432
 2048 000a 5A63     	 str r2,[r3,#52]
  25:main.c        ****     PIOA->PIO_SODR = (1 << F_VB5V); //enable host power
 2049              	 .loc 11 25 9
 2050 000c 034B     	 ldr r3,.L165
 2051              	 .loc 11 25 20
 2052 000e 4FF08062 	 mov r2,#67108864
 2053 0012 1A63     	 str r2,[r3,#48]
  26:main.c        **** }
 2054              	 .loc 11 26 1
 2055 0014 00BF     	 nop
 2056 0016 BD46     	 mov sp,r7
 2057              	.LCFI108:
 2058              	 .cfi_def_cfa_register 13
 2059              	 
 2060 0018 80BC     	 pop {r7}
 2061              	.LCFI109:
 2062              	 .cfi_restore 7
 2063              	 .cfi_def_cfa_offset 0
 2064 001a 7047     	 bx lr
 2065              	.L166:
 2066              	 .align 2
 2067              	.L165:
 2068 001c 000C0E40 	 .word 1074662400
 2069              	 .cfi_endproc
 2070              	.LFE191:
 2072              	 .section .text.phywhisperer_host_pwr,"ax",%progbits
 2073              	 .align 1
 2074              	 .global phywhisperer_host_pwr
 2075              	 .syntax unified
 2076              	 .thumb
 2077              	 .thumb_func
 2078              	 .fpu softvfp
 2080              	phywhisperer_host_pwr:
 2081              	.LFB192:
  27:main.c        **** 
  28:main.c        **** void phywhisperer_host_pwr(void)
  29:main.c        **** {
 2082              	 .loc 11 29 1
 2083              	 .cfi_startproc
 2084              	 
 2085              	 
 2086              	 
 2087 0000 80B4     	 push {r7}
 2088              	.LCFI110:
 2089              	 .cfi_def_cfa_offset 4
 2090              	 .cfi_offset 7,-4
 2091 0002 00AF     	 add r7,sp,#0
 2092              	.LCFI111:
 2093              	 .cfi_def_cfa_register 7
  30:main.c        ****     PIOA->PIO_CODR = (1 << F_VB5V); //disable host power
 2094              	 .loc 11 30 9
 2095 0004 054B     	 ldr r3,.L168
 2096              	 .loc 11 30 20
 2097 0006 4FF08062 	 mov r2,#67108864
 2098 000a 5A63     	 str r2,[r3,#52]
  31:main.c        ****     PIOA->PIO_SODR = (1 << F_VBHOST); //enable sniff power
 2099              	 .loc 11 31 9
 2100 000c 034B     	 ldr r3,.L168
 2101              	 .loc 11 31 20
 2102 000e 4FF00072 	 mov r2,#33554432
 2103 0012 1A63     	 str r2,[r3,#48]
  32:main.c        **** }
 2104              	 .loc 11 32 1
 2105 0014 00BF     	 nop
 2106 0016 BD46     	 mov sp,r7
 2107              	.LCFI112:
 2108              	 .cfi_def_cfa_register 13
 2109              	 
 2110 0018 80BC     	 pop {r7}
 2111              	.LCFI113:
 2112              	 .cfi_restore 7
 2113              	 .cfi_def_cfa_offset 0
 2114 001a 7047     	 bx lr
 2115              	.L169:
 2116              	 .align 2
 2117              	.L168:
 2118 001c 000C0E40 	 .word 1074662400
 2119              	 .cfi_endproc
 2120              	.LFE192:
 2122              	 .section .text.phywhisperer_switch_usb_pwr,"ax",%progbits
 2123              	 .align 1
 2124              	 .global phywhisperer_switch_usb_pwr
 2125              	 .syntax unified
 2126              	 .thumb
 2127              	 .thumb_func
 2128              	 .fpu softvfp
 2130              	phywhisperer_switch_usb_pwr:
 2131              	.LFB193:
  33:main.c        **** 
  34:main.c        **** void phywhisperer_switch_usb_pwr(void)
  35:main.c        **** {
 2132              	 .loc 11 35 1
 2133              	 .cfi_startproc
 2134              	 
 2135              	 
 2136 0000 80B5     	 push {r7,lr}
 2137              	.LCFI114:
 2138              	 .cfi_def_cfa_offset 8
 2139              	 .cfi_offset 7,-8
 2140              	 .cfi_offset 14,-4
 2141 0002 00AF     	 add r7,sp,#0
 2142              	.LCFI115:
 2143              	 .cfi_def_cfa_register 7
  36:main.c        ****     if ((PIOA->PIO_ODSR & (1 << F_VBHOST))) {
 2144              	 .loc 11 36 14
 2145 0004 064B     	 ldr r3,.L174
 2146 0006 9B6B     	 ldr r3,[r3,#56]
 2147              	 .loc 11 36 25
 2148 0008 03F00073 	 and r3,r3,#33554432
 2149              	 .loc 11 36 8
 2150 000c 002B     	 cmp r3,#0
 2151 000e 02D0     	 beq .L171
  37:main.c        ****         //Switch to host power mode
  38:main.c        ****         phywhisperer_5V_pwr();
 2152              	 .loc 11 38 9
 2153 0010 044B     	 ldr r3,.L174+4
 2154 0012 9847     	 blx r3
 2155              	.LVL57:
  39:main.c        ****     } else {
  40:main.c        ****         //Switch to sniff power mode
  41:main.c        ****         phywhisperer_host_pwr();
  42:main.c        ****     }
  43:main.c        **** }
 2156              	 .loc 11 43 1
 2157 0014 01E0     	 b .L173
 2158              	.L171:
  41:main.c        ****     }
 2159              	 .loc 11 41 9
 2160 0016 044B     	 ldr r3,.L174+8
 2161 0018 9847     	 blx r3
 2162              	.LVL58:
 2163              	.L173:
 2164              	 .loc 11 43 1
 2165 001a 00BF     	 nop
 2166 001c 80BD     	 pop {r7,pc}
 2167              	.L175:
 2168 001e 00BF     	 .align 2
 2169              	.L174:
 2170 0020 000C0E40 	 .word 1074662400
 2171 0024 00000000 	 .word phywhisperer_5V_pwr
 2172 0028 00000000 	 .word phywhisperer_host_pwr
 2173              	 .cfi_endproc
 2174              	.LFE193:
 2176              	 .section .text.pwr_st_from_io,"ax",%progbits
 2177              	 .align 1
 2178              	 .global pwr_st_from_io
 2179              	 .syntax unified
 2180              	 .thumb
 2181              	 .thumb_func
 2182              	 .fpu softvfp
 2184              	pwr_st_from_io:
 2185              	.LFB194:
  44:main.c        **** 
  45:main.c        **** uint8_t pwr_st_from_io(void)
  46:main.c        **** {
 2186              	 .loc 11 46 1
 2187              	 .cfi_startproc
 2188              	 
 2189              	 
 2190              	 
 2191 0000 80B4     	 push {r7}
 2192              	.LCFI116:
 2193              	 .cfi_def_cfa_offset 4
 2194              	 .cfi_offset 7,-4
 2195 0002 00AF     	 add r7,sp,#0
 2196              	.LCFI117:
 2197              	 .cfi_def_cfa_register 7
  47:main.c        ****     if (!(PIOA->PIO_ODSR & (1 << F_VBHOST)) && !(PIOA->PIO_ODSR & (1 << F_VB5V))) {
 2198              	 .loc 11 47 15
 2199 0004 174B     	 ldr r3,.L181
 2200 0006 9B6B     	 ldr r3,[r3,#56]
 2201              	 .loc 11 47 26
 2202 0008 03F00073 	 and r3,r3,#33554432
 2203              	 .loc 11 47 8
 2204 000c 002B     	 cmp r3,#0
 2205 000e 07D1     	 bne .L177
 2206              	 .loc 11 47 54 discriminator 1
 2207 0010 144B     	 ldr r3,.L181
 2208 0012 9B6B     	 ldr r3,[r3,#56]
 2209              	 .loc 11 47 65 discriminator 1
 2210 0014 03F08063 	 and r3,r3,#67108864
 2211              	 .loc 11 47 45 discriminator 1
 2212 0018 002B     	 cmp r3,#0
 2213 001a 01D1     	 bne .L177
  48:main.c        ****         //USB off
  49:main.c        ****         return 0;
 2214              	 .loc 11 49 16
 2215 001c 0023     	 movs r3,#0
 2216 001e 1CE0     	 b .L178
 2217              	.L177:
  50:main.c        ****     } else if (!(PIOA->PIO_ODSR & (1 << F_VBHOST)) && (PIOA->PIO_ODSR & (1 << F_VB5V))) {
 2218              	 .loc 11 50 22
 2219 0020 104B     	 ldr r3,.L181
 2220 0022 9B6B     	 ldr r3,[r3,#56]
 2221              	 .loc 11 50 33
 2222 0024 03F00073 	 and r3,r3,#33554432
 2223              	 .loc 11 50 15
 2224 0028 002B     	 cmp r3,#0
 2225 002a 07D1     	 bne .L179
 2226              	 .loc 11 50 60 discriminator 1
 2227 002c 0D4B     	 ldr r3,.L181
 2228 002e 9B6B     	 ldr r3,[r3,#56]
 2229              	 .loc 11 50 71 discriminator 1
 2230 0030 03F08063 	 and r3,r3,#67108864
 2231              	 .loc 11 50 52 discriminator 1
 2232 0034 002B     	 cmp r3,#0
 2233 0036 01D0     	 beq .L179
  51:main.c        ****         //Host power
  52:main.c        ****         return 1;
 2234              	 .loc 11 52 16
 2235 0038 0123     	 movs r3,#1
 2236 003a 0EE0     	 b .L178
 2237              	.L179:
  53:main.c        ****     } else if ((PIOA->PIO_ODSR & (1 << F_VBHOST)) && !(PIOA->PIO_ODSR & (1 << F_VB5V))) {
 2238              	 .loc 11 53 21
 2239 003c 094B     	 ldr r3,.L181
 2240 003e 9B6B     	 ldr r3,[r3,#56]
 2241              	 .loc 11 53 32
 2242 0040 03F00073 	 and r3,r3,#33554432
 2243              	 .loc 11 53 15
 2244 0044 002B     	 cmp r3,#0
 2245 0046 07D0     	 beq .L180
 2246              	 .loc 11 53 60 discriminator 1
 2247 0048 064B     	 ldr r3,.L181
 2248 004a 9B6B     	 ldr r3,[r3,#56]
 2249              	 .loc 11 53 71 discriminator 1
 2250 004c 03F08063 	 and r3,r3,#67108864
 2251              	 .loc 11 53 51 discriminator 1
 2252 0050 002B     	 cmp r3,#0
 2253 0052 01D1     	 bne .L180
  54:main.c        ****         //Sniffer power
  55:main.c        ****         return 2;
 2254              	 .loc 11 55 16
 2255 0054 0223     	 movs r3,#2
 2256 0056 00E0     	 b .L178
 2257              	.L180:
  56:main.c        ****     } else {
  57:main.c        ****         //Everything's on...
  58:main.c        ****         return 0xFF;
 2258              	 .loc 11 58 16
 2259 0058 FF23     	 movs r3,#255
 2260              	.L178:
  59:main.c        ****     }
  60:main.c        **** 
  61:main.c        **** }
 2261              	 .loc 11 61 1
 2262 005a 1846     	 mov r0,r3
 2263 005c BD46     	 mov sp,r7
 2264              	.LCFI118:
 2265              	 .cfi_def_cfa_register 13
 2266              	 
 2267 005e 80BC     	 pop {r7}
 2268              	.LCFI119:
 2269              	 .cfi_restore 7
 2270              	 .cfi_def_cfa_offset 0
 2271 0060 7047     	 bx lr
 2272              	.L182:
 2273 0062 00BF     	 .align 2
 2274              	.L181:
 2275 0064 000C0E40 	 .word 1074662400
 2276              	 .cfi_endproc
 2277              	.LFE194:
 2279              	 .section .text.phywhisperer_setup_pins,"ax",%progbits
 2280              	 .align 1
 2281              	 .global phywhisperer_setup_pins
 2282              	 .syntax unified
 2283              	 .thumb
 2284              	 .thumb_func
 2285              	 .fpu softvfp
 2287              	phywhisperer_setup_pins:
 2288              	.LFB195:
  62:main.c        **** 
  63:main.c        **** void phywhisperer_setup_pins(void)
  64:main.c        **** {
 2289              	 .loc 11 64 1
 2290              	 .cfi_startproc
 2291              	 
 2292              	 
 2293 0000 80B5     	 push {r7,lr}
 2294              	.LCFI120:
 2295              	 .cfi_def_cfa_offset 8
 2296              	 .cfi_offset 7,-8
 2297              	 .cfi_offset 14,-4
 2298 0002 00AF     	 add r7,sp,#0
 2299              	.LCFI121:
 2300              	 .cfi_def_cfa_register 7
  65:main.c        ****     board_init();
 2301              	 .loc 11 65 5
 2302 0004 3A4B     	 ldr r3,.L184
 2303 0006 9847     	 blx r3
 2304              	.LVL59:
  66:main.c        ****     ioport_set_pin_mode(BUTTON_IN, IOPORT_MODE_PULLUP); //(1 << 2) = PULL UP
 2305              	 .loc 11 66 5
 2306 0008 0821     	 movs r1,#8
 2307 000a 1820     	 movs r0,#24
 2308 000c 394B     	 ldr r3,.L184+4
 2309 000e 9847     	 blx r3
 2310              	.LVL60:
  67:main.c        ****     PIOA->PIO_ODR = (1 << BUTTON_IN);
 2311              	 .loc 11 67 9
 2312 0010 394B     	 ldr r3,.L184+8
 2313              	 .loc 11 67 19
 2314 0012 4FF08072 	 mov r2,#16777216
 2315 0016 5A61     	 str r2,[r3,#20]
  68:main.c        ****     PIOA->PIO_PUER = (1 << BUTTON_IN); // enable pullup
 2316              	 .loc 11 68 9
 2317 0018 374B     	 ldr r3,.L184+8
 2318              	 .loc 11 68 20
 2319 001a 4FF08072 	 mov r2,#16777216
 2320 001e 5A66     	 str r2,[r3,#100]
  69:main.c        ****     PIOA->PIO_DIFSR = (1 << BUTTON_IN); //enable debounce
 2321              	 .loc 11 69 9
 2322 0020 354B     	 ldr r3,.L184+8
 2323              	 .loc 11 69 21
 2324 0022 4FF08072 	 mov r2,#16777216
 2325 0026 C3F88420 	 str r2,[r3,#132]
  70:main.c        **** 
  71:main.c        ****     PIOA->PIO_OER = (1 << F_VB5V) | (1 << F_VBHOST); //enable output mode on VBHOST/VBSNIFF pins
 2326              	 .loc 11 71 9
 2327 002a 334B     	 ldr r3,.L184+8
 2328              	 .loc 11 71 19
 2329 002c 4FF0C062 	 mov r2,#100663296
 2330 0030 1A61     	 str r2,[r3,#16]
  72:main.c        **** 
  73:main.c        ****     phywhisperer_host_pwr();
 2331              	 .loc 11 73 5
 2332 0032 324B     	 ldr r3,.L184+12
 2333 0034 9847     	 blx r3
 2334              	.LVL61:
  74:main.c        ****     
  75:main.c        ****     //Configure FPGA to allow programming via USB
  76:main.c        ****     fpga_program_init();
 2335              	 .loc 11 76 5
 2336 0036 324B     	 ldr r3,.L184+16
 2337 0038 9847     	 blx r3
 2338              	.LVL62:
  77:main.c        **** 
  78:main.c        ****     /* Enable SMC */
  79:main.c        ****     pmc_enable_periph_clk(ID_SMC);
 2339              	 .loc 11 79 5
 2340 003a 0920     	 movs r0,#9
 2341 003c 314B     	 ldr r3,.L184+20
 2342 003e 9847     	 blx r3
 2343              	.LVL63:
  80:main.c        ****     gpio_configure_pin(PIN_EBI_DATA_BUS_D0, PIN_EBI_DATA_BUS_FLAG1);
 2344              	 .loc 11 80 5
 2345 0040 3149     	 ldr r1,.L184+24
 2346 0042 2920     	 movs r0,#41
 2347 0044 314B     	 ldr r3,.L184+28
 2348 0046 9847     	 blx r3
 2349              	.LVL64:
  81:main.c        ****     gpio_configure_pin(PIN_EBI_DATA_BUS_D1, PIN_EBI_DATA_BUS_FLAG1);
 2350              	 .loc 11 81 5
 2351 0048 2F49     	 ldr r1,.L184+24
 2352 004a 2A20     	 movs r0,#42
 2353 004c 2F4B     	 ldr r3,.L184+28
 2354 004e 9847     	 blx r3
 2355              	.LVL65:
  82:main.c        ****     gpio_configure_pin(PIN_EBI_DATA_BUS_D2, PIN_EBI_DATA_BUS_FLAG1);
 2356              	 .loc 11 82 5
 2357 0050 2D49     	 ldr r1,.L184+24
 2358 0052 2B20     	 movs r0,#43
 2359 0054 2D4B     	 ldr r3,.L184+28
 2360 0056 9847     	 blx r3
 2361              	.LVL66:
  83:main.c        ****     gpio_configure_pin(PIN_EBI_DATA_BUS_D3, PIN_EBI_DATA_BUS_FLAG1);
 2362              	 .loc 11 83 5
 2363 0058 2B49     	 ldr r1,.L184+24
 2364 005a 2C20     	 movs r0,#44
 2365 005c 2B4B     	 ldr r3,.L184+28
 2366 005e 9847     	 blx r3
 2367              	.LVL67:
  84:main.c        ****     gpio_configure_pin(PIN_EBI_DATA_BUS_D4, PIN_EBI_DATA_BUS_FLAG1);
 2368              	 .loc 11 84 5
 2369 0060 2949     	 ldr r1,.L184+24
 2370 0062 2D20     	 movs r0,#45
 2371 0064 294B     	 ldr r3,.L184+28
 2372 0066 9847     	 blx r3
 2373              	.LVL68:
  85:main.c        ****     gpio_configure_pin(PIN_EBI_DATA_BUS_D5, PIN_EBI_DATA_BUS_FLAG1);
 2374              	 .loc 11 85 5
 2375 0068 2749     	 ldr r1,.L184+24
 2376 006a 2E20     	 movs r0,#46
 2377 006c 274B     	 ldr r3,.L184+28
 2378 006e 9847     	 blx r3
 2379              	.LVL69:
  86:main.c        ****     gpio_configure_pin(PIN_EBI_DATA_BUS_D6, PIN_EBI_DATA_BUS_FLAG1);
 2380              	 .loc 11 86 5
 2381 0070 2549     	 ldr r1,.L184+24
 2382 0072 2F20     	 movs r0,#47
 2383 0074 254B     	 ldr r3,.L184+28
 2384 0076 9847     	 blx r3
 2385              	.LVL70:
  87:main.c        ****     gpio_configure_pin(PIN_EBI_DATA_BUS_D7, PIN_EBI_DATA_BUS_FLAG1);
 2386              	 .loc 11 87 5
 2387 0078 2349     	 ldr r1,.L184+24
 2388 007a 3020     	 movs r0,#48
 2389 007c 234B     	 ldr r3,.L184+28
 2390 007e 9847     	 blx r3
 2391              	.LVL71:
  88:main.c        ****     gpio_configure_pin(PIN_EBI_NRD, PIN_EBI_NRD_FLAGS);
 2392              	 .loc 11 88 5
 2393 0080 2149     	 ldr r1,.L184+24
 2394 0082 3320     	 movs r0,#51
 2395 0084 214B     	 ldr r3,.L184+28
 2396 0086 9847     	 blx r3
 2397              	.LVL72:
  89:main.c        ****     gpio_configure_pin(PIN_EBI_NWE, PIN_EBI_NWE_FLAGS);
 2398              	 .loc 11 89 5
 2399 0088 1F49     	 ldr r1,.L184+24
 2400 008a 3720     	 movs r0,#55
 2401 008c 1F4B     	 ldr r3,.L184+28
 2402 008e 9847     	 blx r3
 2403              	.LVL73:
  90:main.c        ****     gpio_configure_pin(PIN_EBI_NCS0, PIN_EBI_NCS0_FLAGS);
 2404              	 .loc 11 90 5
 2405 0090 1D49     	 ldr r1,.L184+24
 2406 0092 3420     	 movs r0,#52
 2407 0094 1D4B     	 ldr r3,.L184+28
 2408 0096 9847     	 blx r3
 2409              	.LVL74:
  91:main.c        **** 
  92:main.c        ****     gpio_configure_group(FPGA_ADDR_PORT, FPGA_ADDR_PINS, (PIO_TYPE_PIO_OUTPUT_0 | PIO_DEFAULT));
 2410              	 .loc 11 92 5
 2411 0098 4FF04052 	 mov r2,#805306368
 2412 009c 40F2BF11 	 movw r1,#447
 2413 00a0 1B48     	 ldr r0,.L184+32
 2414 00a2 1C4B     	 ldr r3,.L184+36
 2415 00a4 9847     	 blx r3
 2416              	.LVL75:
  93:main.c        ****     pio_enable_output_write(FPGA_ADDR_PORT, FPGA_ADDR_PINS);
 2417              	 .loc 11 93 5
 2418 00a6 40F2BF11 	 movw r1,#447
 2419 00aa 1948     	 ldr r0,.L184+32
 2420 00ac 1A4B     	 ldr r3,.L184+40
 2421 00ae 9847     	 blx r3
 2422              	.LVL76:
  94:main.c        **** 
  95:main.c        ****     /*
  96:main.c        ****     gpio_configure_pin(PIN_EBI_ADDR_BUS_A0, PIN_EBI_ADDR_BUS_FLAG1);
  97:main.c        ****     gpio_configure_pin(PIN_EBI_ADDR_BUS_A1, PIN_EBI_ADDR_BUS_FLAG1);
  98:main.c        ****     gpio_configure_pin(PIN_EBI_ADDR_BUS_A2, PIN_EBI_ADDR_BUS_FLAG1);
  99:main.c        ****     gpio_configure_pin(PIN_EBI_ADDR_BUS_A3, PIN_EBI_ADDR_BUS_FLAG1);
 100:main.c        ****     gpio_configure_pin(PIN_EBI_ADDR_BUS_A4, PIN_EBI_ADDR_BUS_FLAG1);
 101:main.c        ****     gpio_configure_pin(PIN_EBI_ADDR_BUS_A5, PIN_EBI_ADDR_BUS_FLAG1);
 102:main.c        ****     gpio_configure_pin(PIN_EBI_ADDR_BUS_A6, PIN_EBI_ADDR_BUS_FLAG1);
 103:main.c        ****     gpio_configure_pin(PIN_EBI_ADDR_BUS_A7, PIN_EBI_ADDR_BUS_FLAG1);
 104:main.c        ****     */
 105:main.c        **** 
 106:main.c        ****     gpio_configure_pin(PIN_EBI_USB_SPARE0, PIN_EBI_USB_SPARE0_FLAGS);
 2423              	 .loc 11 106 5
 2424 00b0 4FF04051 	 mov r1,#805306368
 2425 00b4 2620     	 movs r0,#38
 2426 00b6 154B     	 ldr r3,.L184+28
 2427 00b8 9847     	 blx r3
 2428              	.LVL77:
 107:main.c        ****     gpio_configure_pin(PIN_EBI_USB_SPARE1, PIN_EBI_USB_SPARE1_FLAGS);
 2429              	 .loc 11 107 5
 2430 00ba 4FF06051 	 mov r1,#939524096
 2431 00be 3120     	 movs r0,#49
 2432 00c0 124B     	 ldr r3,.L184+28
 2433 00c2 9847     	 blx r3
 2434              	.LVL78:
 108:main.c        **** 
 109:main.c        ****     smc_set_setup_timing(SMC, 0, SMC_SETUP_NWE_SETUP(0)
 2435              	 .loc 11 109 5
 2436 00c4 154A     	 ldr r2,.L184+44
 2437 00c6 0021     	 movs r1,#0
 2438 00c8 1548     	 ldr r0,.L184+48
 2439 00ca 164B     	 ldr r3,.L184+52
 2440 00cc 9847     	 blx r3
 2441              	.LVL79:
 110:main.c        ****                          | SMC_SETUP_NCS_WR_SETUP(1)
 111:main.c        ****                          | SMC_SETUP_NRD_SETUP(1)
 112:main.c        ****                          | SMC_SETUP_NCS_RD_SETUP(1));
 113:main.c        ****     smc_set_pulse_timing(SMC, 0, SMC_PULSE_NWE_PULSE(1)
 2442              	 .loc 11 113 5
 2443 00ce 164A     	 ldr r2,.L184+56
 2444 00d0 0021     	 movs r1,#0
 2445 00d2 1348     	 ldr r0,.L184+48
 2446 00d4 154B     	 ldr r3,.L184+60
 2447 00d6 9847     	 blx r3
 2448              	.LVL80:
 114:main.c        ****                          | SMC_PULSE_NCS_WR_PULSE(1)
 115:main.c        ****                          | SMC_PULSE_NRD_PULSE(3)
 116:main.c        ****                          | SMC_PULSE_NCS_RD_PULSE(1));
 117:main.c        ****     smc_set_cycle_timing(SMC, 0, SMC_CYCLE_NWE_CYCLE(2)
 2449              	 .loc 11 117 5
 2450 00d8 154A     	 ldr r2,.L184+64
 2451 00da 0021     	 movs r1,#0
 2452 00dc 1048     	 ldr r0,.L184+48
 2453 00de 154B     	 ldr r3,.L184+68
 2454 00e0 9847     	 blx r3
 2455              	.LVL81:
 118:main.c        ****                          | SMC_CYCLE_NRD_CYCLE(4));
 119:main.c        ****     smc_set_mode(SMC, 0, SMC_MODE_READ_MODE | SMC_MODE_WRITE_MODE
 2456              	 .loc 11 119 5
 2457 00e2 0322     	 movs r2,#3
 2458 00e4 0021     	 movs r1,#0
 2459 00e6 0E48     	 ldr r0,.L184+48
 2460 00e8 134B     	 ldr r3,.L184+72
 2461 00ea 9847     	 blx r3
 2462              	.LVL82:
 120:main.c        ****                  | SMC_MODE_DBW_BIT_8);
 121:main.c        **** }
 2463              	 .loc 11 121 1
 2464 00ec 00BF     	 nop
 2465 00ee 80BD     	 pop {r7,pc}
 2466              	.L185:
 2467              	 .align 2
 2468              	.L184:
 2469 00f0 00000000 	 .word board_init
 2470 00f4 00000000 	 .word ioport_set_pin_mode
 2471 00f8 000C0E40 	 .word 1074662400
 2472 00fc 00000000 	 .word phywhisperer_host_pwr
 2473 0100 00000000 	 .word fpga_program_init
 2474 0104 00000000 	 .word pmc_enable_periph_clk
 2475 0108 01000008 	 .word 134217729
 2476 010c 00000000 	 .word pio_configure_pin
 2477 0110 000E0E40 	 .word 1074662912
 2478 0114 00000000 	 .word pio_configure_pin_group
 2479 0118 00000000 	 .word pio_enable_output_write
 2480 011c 00010101 	 .word 16843008
 2481 0120 00000E40 	 .word 1074659328
 2482 0124 00000000 	 .word smc_set_setup_timing
 2483 0128 01010301 	 .word 16974081
 2484 012c 00000000 	 .word smc_set_pulse_timing
 2485 0130 02000400 	 .word 262146
 2486 0134 00000000 	 .word smc_set_cycle_timing
 2487 0138 00000000 	 .word smc_set_mode
 2488              	 .cfi_endproc
 2489              	.LFE195:
 2491              	 .section .text.hacky_delay,"ax",%progbits
 2492              	 .align 1
 2493              	 .global hacky_delay
 2494              	 .syntax unified
 2495              	 .thumb
 2496              	 .thumb_func
 2497              	 .fpu softvfp
 2499              	hacky_delay:
 2500              	.LFB196:
 122:main.c        **** 
 123:main.c        **** void hacky_delay(void)
 124:main.c        **** {
 2501              	 .loc 11 124 1
 2502              	 .cfi_startproc
 2503              	 
 2504              	 
 2505              	 
 2506 0000 80B4     	 push {r7}
 2507              	.LCFI122:
 2508              	 .cfi_def_cfa_offset 4
 2509              	 .cfi_offset 7,-4
 2510 0002 83B0     	 sub sp,sp,#12
 2511              	.LCFI123:
 2512              	 .cfi_def_cfa_offset 16
 2513 0004 00AF     	 add r7,sp,#0
 2514              	.LCFI124:
 2515              	 .cfi_def_cfa_register 7
 2516              	.LBB57:
 125:main.c        ****     for (volatile uint32_t i = 0; i < 250000; i++);
 2517              	 .loc 11 125 28
 2518 0006 0023     	 movs r3,#0
 2519 0008 7B60     	 str r3,[r7,#4]
 2520              	 .loc 11 125 5
 2521 000a 02E0     	 b .L187
 2522              	.L188:
 2523              	 .loc 11 125 48 discriminator 3
 2524 000c 7B68     	 ldr r3,[r7,#4]
 2525 000e 0133     	 adds r3,r3,#1
 2526 0010 7B60     	 str r3,[r7,#4]
 2527              	.L187:
 2528              	 .loc 11 125 37 discriminator 1
 2529 0012 7B68     	 ldr r3,[r7,#4]
 2530              	 .loc 11 125 5 discriminator 1
 2531 0014 034A     	 ldr r2,.L189
 2532 0016 9342     	 cmp r3,r2
 2533 0018 F8D9     	 bls .L188
 2534              	.LBE57:
 126:main.c        **** }
 2535              	 .loc 11 126 1
 2536 001a 00BF     	 nop
 2537 001c 0C37     	 adds r7,r7,#12
 2538              	.LCFI125:
 2539              	 .cfi_def_cfa_offset 4
 2540 001e BD46     	 mov sp,r7
 2541              	.LCFI126:
 2542              	 .cfi_def_cfa_register 13
 2543              	 
 2544 0020 80BC     	 pop {r7}
 2545              	.LCFI127:
 2546              	 .cfi_restore 7
 2547              	 .cfi_def_cfa_offset 0
 2548 0022 7047     	 bx lr
 2549              	.L190:
 2550              	 .align 2
 2551              	.L189:
 2552 0024 8FD00300 	 .word 249999
 2553              	 .cfi_endproc
 2554              	.LFE196:
 2556              	 .section .text.genclk_enable_config,"ax",%progbits
 2557              	 .align 1
 2558              	 .syntax unified
 2559              	 .thumb
 2560              	 .thumb_func
 2561              	 .fpu softvfp
 2563              	genclk_enable_config:
 2564              	.LFB197:
 127:main.c        **** 
 128:main.c        **** static inline void genclk_enable_config(unsigned int id, enum genclk_source src, unsigned int divid
 129:main.c        **** {
 2565              	 .loc 11 129 1
 2566              	 .cfi_startproc
 2567              	 
 2568              	 
 2569 0000 80B5     	 push {r7,lr}
 2570              	.LCFI128:
 2571              	 .cfi_def_cfa_offset 8
 2572              	 .cfi_offset 7,-8
 2573              	 .cfi_offset 14,-4
 2574 0002 86B0     	 sub sp,sp,#24
 2575              	.LCFI129:
 2576              	 .cfi_def_cfa_offset 32
 2577 0004 00AF     	 add r7,sp,#0
 2578              	.LCFI130:
 2579              	 .cfi_def_cfa_register 7
 2580 0006 F860     	 str r0,[r7,#12]
 2581 0008 0B46     	 mov r3,r1
 2582 000a 7A60     	 str r2,[r7,#4]
 2583 000c FB72     	 strb r3,[r7,#11]
 130:main.c        ****     struct genclk_config gcfg;
 131:main.c        **** 
 132:main.c        ****     genclk_config_defaults(&gcfg, id);
 2584              	 .loc 11 132 5
 2585 000e 07F11403 	 add r3,r7,#20
 2586 0012 F968     	 ldr r1,[r7,#12]
 2587 0014 1846     	 mov r0,r3
 2588 0016 0E4B     	 ldr r3,.L192
 2589 0018 9847     	 blx r3
 2590              	.LVL83:
 133:main.c        ****     genclk_enable_source(src);
 2591              	 .loc 11 133 5
 2592 001a FB7A     	 ldrb r3,[r7,#11]
 2593 001c 1846     	 mov r0,r3
 2594 001e 0D4B     	 ldr r3,.L192+4
 2595 0020 9847     	 blx r3
 2596              	.LVL84:
 134:main.c        ****     genclk_config_set_source(&gcfg, src);
 2597              	 .loc 11 134 5
 2598 0022 FA7A     	 ldrb r2,[r7,#11]
 2599 0024 07F11403 	 add r3,r7,#20
 2600 0028 1146     	 mov r1,r2
 2601 002a 1846     	 mov r0,r3
 2602 002c 0A4B     	 ldr r3,.L192+8
 2603 002e 9847     	 blx r3
 2604              	.LVL85:
 135:main.c        ****     genclk_config_set_divider(&gcfg, divider);
 2605              	 .loc 11 135 5
 2606 0030 07F11403 	 add r3,r7,#20
 2607 0034 7968     	 ldr r1,[r7,#4]
 2608 0036 1846     	 mov r0,r3
 2609 0038 084B     	 ldr r3,.L192+12
 2610 003a 9847     	 blx r3
 2611              	.LVL86:
 136:main.c        ****     genclk_enable(&gcfg, id);
 2612              	 .loc 11 136 5
 2613 003c 07F11403 	 add r3,r7,#20
 2614 0040 F968     	 ldr r1,[r7,#12]
 2615 0042 1846     	 mov r0,r3
 2616 0044 064B     	 ldr r3,.L192+16
 2617 0046 9847     	 blx r3
 2618              	.LVL87:
 137:main.c        **** }
 2619              	 .loc 11 137 1
 2620 0048 00BF     	 nop
 2621 004a 1837     	 adds r7,r7,#24
 2622              	.LCFI131:
 2623              	 .cfi_def_cfa_offset 8
 2624 004c BD46     	 mov sp,r7
 2625              	.LCFI132:
 2626              	 .cfi_def_cfa_register 13
 2627              	 
 2628 004e 80BD     	 pop {r7,pc}
 2629              	.L193:
 2630              	 .align 2
 2631              	.L192:
 2632 0050 00000000 	 .word genclk_config_defaults
 2633 0054 00000000 	 .word genclk_enable_source
 2634 0058 00000000 	 .word genclk_config_set_source
 2635 005c 00000000 	 .word genclk_config_set_divider
 2636 0060 00000000 	 .word genclk_enable
 2637              	 .cfi_endproc
 2638              	.LFE197:
 2640              	 .global pwr_list
 2641              	 .section .data.pwr_list,"aw"
 2642              	 .align 2
 2645              	pwr_list:
 2646 0000 00000000 	 .word phywhisperer_no_pwr
 2647 0004 00000000 	 .word phywhisperer_5V_pwr
 2648 0008 00000000 	 .word phywhisperer_host_pwr
 2649              	 .section .text.main,"ax",%progbits
 2650              	 .align 1
 2651              	 .global main
 2652              	 .syntax unified
 2653              	 .thumb
 2654              	 .thumb_func
 2655              	 .fpu softvfp
 2657              	main:
 2658              	.LFB198:
 138:main.c        **** 
 139:main.c        **** void (*pwr_list[])(void) = {phywhisperer_no_pwr, phywhisperer_5V_pwr, phywhisperer_host_pwr};
 140:main.c        **** 
 141:main.c        **** int main(void)
 142:main.c        **** {
 2659              	 .loc 11 142 1
 2660              	 .cfi_startproc
 2661              	 
 2662              	 
 2663 0000 80B5     	 push {r7,lr}
 2664              	.LCFI133:
 2665              	 .cfi_def_cfa_offset 8
 2666              	 .cfi_offset 7,-8
 2667              	 .cfi_offset 14,-4
 2668 0002 86B0     	 sub sp,sp,#24
 2669              	.LCFI134:
 2670              	 .cfi_def_cfa_offset 32
 2671 0004 00AF     	 add r7,sp,#0
 2672              	.LCFI135:
 2673              	 .cfi_def_cfa_register 7
 143:main.c        ****     uint32_t serial_number[4];
 144:main.c        **** 
 145:main.c        ****     // Read Device-ID from SAM3U. Do this before enabling interrupts etc.
 146:main.c        ****     flash_read_unique_id(serial_number, sizeof(serial_number));
 2674              	 .loc 11 146 5
 2675 0006 3B1D     	 adds r3,r7,#4
 2676 0008 1021     	 movs r1,#16
 2677 000a 1846     	 mov r0,r3
 2678 000c 294B     	 ldr r3,.L200
 2679 000e 9847     	 blx r3
 2680              	.LVL88:
 147:main.c        **** 
 148:main.c        ****     irq_initialize_vectors();
 149:main.c        ****     cpu_irq_enable();
 2681              	 .loc 11 149 5
 2682 0010 294B     	 ldr r3,.L200+4
 2683 0012 0122     	 movs r2,#1
 2684 0014 1A70     	 strb r2,[r3]
 2685              	.LBB58:
 2686              	.LBB59:
 2687              	 .loc 8 354 3
 2688              	 .syntax unified
 2689              	
 2690 0016 BFF35F8F 	 dmb
 2691              	
 2692              	 .thumb
 2693              	 .syntax unified
 2694              	.LBE59:
 2695              	.LBE58:
 2696              	.LBB60:
 2697              	.LBB61:
 317:.././hal/sam3u1c/inc/core_cmFunc.h **** }
 2698              	 .loc 7 317 3
 2699              	 .syntax unified
 2700              	
 2701 001a 62B6     	 cpsie i
 2702              	
 2703              	 .thumb
 2704              	 .syntax unified
 2705              	.LBE61:
 2706              	.LBE60:
 150:main.c        **** 
 151:main.c        ****     // Initialize the sleep manager
 152:main.c        ****     sleepmgr_init();
 2707              	 .loc 11 152 5
 2708 001c 274B     	 ldr r3,.L200+8
 2709 001e 9847     	 blx r3
 2710              	.LVL89:
 153:main.c        **** #if !SAMD21 && !SAMR21
 154:main.c        ****     sysclk_init();
 2711              	 .loc 11 154 5
 2712 0020 274B     	 ldr r3,.L200+12
 2713 0022 9847     	 blx r3
 2714              	.LVL90:
 155:main.c        ****     phywhisperer_setup_pins();
 2715              	 .loc 11 155 5
 2716 0024 274B     	 ldr r3,.L200+16
 2717 0026 9847     	 blx r3
 2718              	.LVL91:
 156:main.c        **** #else
 157:main.c        ****     system_init();
 158:main.c        **** #endif
 159:main.c        ****     genclk_enable_config(GENCLK_PCK_1, GENCLK_PCK_SRC_MCK, GENCLK_PCK_PRES_1);
 2719              	 .loc 11 159 5
 2720 0028 0022     	 movs r2,#0
 2721 002a 0A21     	 movs r1,#10
 2722 002c 0120     	 movs r0,#1
 2723 002e 264B     	 ldr r3,.L200+20
 2724 0030 9847     	 blx r3
 2725              	.LVL92:
 160:main.c        ****     udc_start();
 2726              	 .loc 11 160 5
 2727 0032 264B     	 ldr r3,.L200+24
 2728 0034 9847     	 blx r3
 2729              	.LVL93:
 161:main.c        ****     gpio_set_pin_high(LED0_GPIO);
 2730              	 .loc 11 161 5
 2731 0036 1D20     	 movs r0,#29
 2732 0038 254B     	 ldr r3,.L200+28
 2733 003a 9847     	 blx r3
 2734              	.LVL94:
 162:main.c        ****     gpio_set_pin_low(LED1_GPIO);
 2735              	 .loc 11 162 5
 2736 003c 1F20     	 movs r0,#31
 2737 003e 254B     	 ldr r3,.L200+32
 2738 0040 9847     	 blx r3
 2739              	.LVL95:
 163:main.c        **** 
 164:main.c        ****     phywhisperer_no_pwr();
 2740              	 .loc 11 164 5
 2741 0042 254B     	 ldr r3,.L200+36
 2742 0044 9847     	 blx r3
 2743              	.LVL96:
 165:main.c        ****     USB_PWR_STATE = 0;
 2744              	 .loc 11 165 19
 2745 0046 254B     	 ldr r3,.L200+40
 2746 0048 0022     	 movs r2,#0
 2747 004a 1A70     	 strb r2,[r3]
 166:main.c        **** 
 167:main.c        ****     uint8_t curr_pwr_setting = 0;
 2748              	 .loc 11 167 13
 2749 004c 0023     	 movs r3,#0
 2750 004e FB75     	 strb r3,[r7,#23]
 2751              	.L199:
 2752              	.LBB62:
 168:main.c        ****     while(1) {
 169:main.c        ****         sleepmgr_enter_sleep();
 2753              	 .loc 11 169 9
 2754 0050 234B     	 ldr r3,.L200+44
 2755 0052 9847     	 blx r3
 2756              	.LVL97:
 170:main.c        ****         uint8_t button_status = !(PIOA->PIO_PDSR & (1 << BUTTON_IN));
 2757              	 .loc 11 170 39
 2758 0054 234B     	 ldr r3,.L200+48
 2759 0056 DB6B     	 ldr r3,[r3,#60]
 2760              	 .loc 11 170 50
 2761 0058 03F08073 	 and r3,r3,#16777216
 2762              	 .loc 11 170 33
 2763 005c 002B     	 cmp r3,#0
 2764 005e 0CBF     	 ite eq
 2765 0060 0123     	 moveq r3,#1
 2766 0062 0023     	 movne r3,#0
 2767 0064 DBB2     	 uxtb r3,r3
 2768              	 .loc 11 170 17
 2769 0066 BB75     	 strb r3,[r7,#22]
 171:main.c        ****         if (button_status){
 2770              	 .loc 11 171 12
 2771 0068 BB7D     	 ldrb r3,[r7,#22]
 2772 006a 002B     	 cmp r3,#0
 2773 006c F0D0     	 beq .L199
 172:main.c        ****             hacky_delay(); //delay to try to debounce
 2774              	 .loc 11 172 13
 2775 006e 1E4B     	 ldr r3,.L200+52
 2776 0070 9847     	 blx r3
 2777              	.LVL98:
 173:main.c        ****             while (!(PIOA->PIO_PDSR & (1 << BUTTON_IN))); //wait for trigger to be unpressed
 2778              	 .loc 11 173 19
 2779 0072 00BF     	 nop
 2780              	.L196:
 2781              	 .loc 11 173 26 discriminator 1
 2782 0074 1B4B     	 ldr r3,.L200+48
 2783 0076 DB6B     	 ldr r3,[r3,#60]
 2784              	 .loc 11 173 37 discriminator 1
 2785 0078 03F08073 	 and r3,r3,#16777216
 2786              	 .loc 11 173 19 discriminator 1
 2787 007c 002B     	 cmp r3,#0
 2788 007e F9D0     	 beq .L196
 174:main.c        **** 
 175:main.c        ****             if (USB_PWR_STATE && USB_PWR_STATE <= 2) {
 2789              	 .loc 11 175 17
 2790 0080 164B     	 ldr r3,.L200+40
 2791 0082 1B78     	 ldrb r3,[r3]
 2792              	 .loc 11 175 16
 2793 0084 002B     	 cmp r3,#0
 2794 0086 12D0     	 beq .L197
 2795              	 .loc 11 175 48 discriminator 1
 2796 0088 144B     	 ldr r3,.L200+40
 2797 008a 1B78     	 ldrb r3,[r3]
 2798              	 .loc 11 175 31 discriminator 1
 2799 008c 022B     	 cmp r3,#2
 2800 008e 0ED8     	 bhi .L197
 176:main.c        ****                 if (pwr_st_from_io()) { //currently on
 2801              	 .loc 11 176 21
 2802 0090 164B     	 ldr r3,.L200+56
 2803 0092 9847     	 blx r3
 2804              	.LVL99:
 2805 0094 0346     	 mov r3,r0
 2806              	 .loc 11 176 20
 2807 0096 002B     	 cmp r3,#0
 2808 0098 02D0     	 beq .L198
 177:main.c        ****                     phywhisperer_no_pwr();
 2809              	 .loc 11 177 21
 2810 009a 0F4B     	 ldr r3,.L200+36
 2811 009c 9847     	 blx r3
 2812              	.LVL100:
 2813 009e 06E0     	 b .L197
 2814              	.L198:
 178:main.c        ****                 } else {
 179:main.c        ****                     pwr_list[USB_PWR_STATE]();
 2815              	 .loc 11 179 29
 2816 00a0 0E4B     	 ldr r3,.L200+40
 2817 00a2 1B78     	 ldrb r3,[r3]
 2818 00a4 1A46     	 mov r2,r3
 2819 00a6 124B     	 ldr r3,.L200+60
 2820 00a8 53F82230 	 ldr r3,[r3,r2,lsl#2]
 2821              	 .loc 11 179 21
 2822 00ac 9847     	 blx r3
 2823              	.LVL101:
 2824              	.L197:
 180:main.c        ****                 }
 181:main.c        ****             }
 182:main.c        ****             hacky_delay();
 2825              	 .loc 11 182 13
 2826 00ae 0E4B     	 ldr r3,.L200+52
 2827 00b0 9847     	 blx r3
 2828              	.LVL102:
 2829              	.LBE62:
 168:main.c        ****         sleepmgr_enter_sleep();
 2830              	 .loc 11 168 14
 2831 00b2 CDE7     	 b .L199
 2832              	.L201:
 2833              	 .align 2
 2834              	.L200:
 2835 00b4 00000000 	 .word flash_read_unique_id
 2836 00b8 00000000 	 .word g_interrupt_enabled
 2837 00bc 00000000 	 .word sleepmgr_init
 2838 00c0 00000000 	 .word sysclk_init
 2839 00c4 00000000 	 .word phywhisperer_setup_pins
 2840 00c8 00000000 	 .word genclk_enable_config
 2841 00cc 00000000 	 .word udc_start
 2842 00d0 00000000 	 .word pio_set_pin_high
 2843 00d4 00000000 	 .word pio_set_pin_low
 2844 00d8 00000000 	 .word phywhisperer_no_pwr
 2845 00dc 00000000 	 .word USB_PWR_STATE
 2846 00e0 00000000 	 .word sleepmgr_enter_sleep
 2847 00e4 000C0E40 	 .word 1074662400
 2848 00e8 00000000 	 .word hacky_delay
 2849 00ec 00000000 	 .word pwr_st_from_io
 2850 00f0 00000000 	 .word pwr_list
 2851              	 .cfi_endproc
 2852              	.LFE198:
 2854              	 .text
 2855              	.Letext0:
 2856              	 .file 12 "c:\\program files (x86)\\gnu tools arm embedded\\8 2018-q4-major\\arm-none-eabi\\include\\machine\\_default_types.h"
 2857              	 .file 13 "c:\\program files (x86)\\gnu tools arm embedded\\8 2018-q4-major\\arm-none-eabi\\include\\sys\\_stdint.h"
 2858              	 .file 14 ".././hal/sam3u1c/inc/sam3u1c.h"
 2859              	 .file 15 ".././hal/sam3u1c/inc/core_cm3.h"
 2860              	 .file 16 ".././hal/sam3u1c/inc/system_sam3u.h"
 2861              	 .file 17 ".././hal/sam3u1c/inc/component/component_pio.h"
 2862              	 .file 18 ".././hal/sam3u1c/inc/component/component_pmc.h"
 2863              	 .file 19 ".././hal/sam3u1c/inc/component/component_smc.h"
 2864              	 .file 20 "c:\\program files (x86)\\gnu tools arm embedded\\8 2018-q4-major\\arm-none-eabi\\include\\sys\\lock.h"
 2865              	 .file 21 "c:\\program files (x86)\\gnu tools arm embedded\\8 2018-q4-major\\arm-none-eabi\\include\\sys\\_types.h"
 2866              	 .file 22 "c:\\program files (x86)\\gnu tools arm embedded\\8 2018-q4-major\\lib\\gcc\\arm-none-eabi\\8.2.1\\include\\stddef.h"
 2867              	 .file 23 "c:\\program files (x86)\\gnu tools arm embedded\\8 2018-q4-major\\arm-none-eabi\\include\\sys\\reent.h"
 2868              	 .file 24 "c:\\program files (x86)\\gnu tools arm embedded\\8 2018-q4-major\\arm-none-eabi\\include\\stdlib.h"
 2869              	 .file 25 ".././hal/sam3u1c/inc/interrupt/interrupt_sam_nvic.h"
 2870              	 .file 26 ".././hal/sam3u1c/inc/compiler.h"
 2871              	 .file 27 ".././hal/sam3u1c/inc/pio.h"
 2872              	 .file 28 "./conf_usb.h"
 2873              	 .file 29 ".././hal/sam3u1c/inc/usb_protocol.h"
 2874              	 .file 30 ".././hal/sam3u1c/inc/udi.h"
 2875              	 .file 31 ".././hal/sam3u1c/inc/udc_desc.h"
 2876              	 .file 32 ".././hal/sam3u1c/inc/udd.h"
 2877              	 .file 33 ".././hal/sam3u1c/inc/udi_vendor.h"
 2878              	 .file 34 ".././hal/sam3u1c/inc/stdio_serial.h"
 2879              	 .file 35 ".././hal/sam3u1c/inc/tasks.h"
 2880              	 .file 36 "usb_xmem.h"
 2881              	 .file 37 "fpga_program.h"
 2882              	 .file 38 ".././hal/sam3u1c/inc/usb.h"
 2883              	 .file 39 ".././hal/sam3u1c/inc/flash_efc.h"
 2884              	 .file 40 ".././hal/sam3u1c/inc/sam3u/sysclk.h"
 2885              	 .file 41 ".././hal/sam3u1c/inc/udc.h"
 2886              	 .file 42 ".././hal/sam3u1c/inc/board.h"
 2887              	 .file 43 ".././hal/sam3u1c/inc/pmc.h"
 2888              	 .file 44 ".././hal/sam3u1c/inc/smc.h"
 2889              	 .file 45 ".././hal/sam3u1c/inc/sleep.h"
DEFINED SYMBOLS
                            *ABS*:00000000 main.c
    {standard input}:16     .bss.cpu_irq_critical_section_counter:00000000 $d
    {standard input}:19     .bss.cpu_irq_critical_section_counter:00000000 cpu_irq_critical_section_counter
    {standard input}:24     .bss.cpu_irq_prev_interrupt_state:00000000 cpu_irq_prev_interrupt_state
    {standard input}:25     .bss.cpu_irq_prev_interrupt_state:00000000 $d
    {standard input}:27     .text.osc_enable:00000000 $t
    {standard input}:34     .text.osc_enable:00000000 osc_enable
    {standard input}:61     .text.osc_enable:00000014 $d
    {standard input}:69     .text.osc_enable:00000034 $t
    {standard input}:143    .text.osc_enable:00000074 $d
    {standard input}:151    .text.osc_is_ready:00000000 $t
    {standard input}:157    .text.osc_is_ready:00000000 osc_is_ready
    {standard input}:183    .text.osc_is_ready:00000014 $d
    {standard input}:191    .text.osc_is_ready:00000034 $t
    {standard input}:249    .text.osc_is_ready:00000078 $d
    {standard input}:256    .text.osc_get_rate:00000000 $t
    {standard input}:262    .text.osc_get_rate:00000000 osc_get_rate
    {standard input}:288    .text.osc_get_rate:00000014 $d
    {standard input}:296    .text.osc_get_rate:00000034 $t
    {standard input}:350    .text.osc_get_rate:00000064 $d
    {standard input}:357    .text.osc_wait_ready:00000000 $t
    {standard input}:363    .text.osc_wait_ready:00000000 osc_wait_ready
    {standard input}:412    .text.osc_wait_ready:00000028 $d
    {standard input}:417    .text.pll_config_init:00000000 $t
    {standard input}:423    .text.pll_config_init:00000000 pll_config_init
    {standard input}:506    .text.pll_config_init:00000064 $d
    {standard input}:512    .text.pll_enable:00000000 $t
    {standard input}:518    .text.pll_enable:00000000 pll_enable
    {standard input}:580    .text.pll_enable:00000038 $d
    {standard input}:586    .text.pll_is_locked:00000000 $t
    {standard input}:592    .text.pll_is_locked:00000000 pll_is_locked
    {standard input}:640    .text.pll_is_locked:00000024 $d
    {standard input}:646    .text.pll_enable_source:00000000 $t
    {standard input}:652    .text.pll_enable_source:00000000 pll_enable_source
    {standard input}:707    .text.pll_enable_source:00000030 $d
    {standard input}:713    .text.pll_enable_config_defaults:00000000 $t
    {standard input}:719    .text.pll_enable_config_defaults:00000000 pll_enable_config_defaults
    {standard input}:850    .text.pll_enable_config_defaults:00000090 $d
    {standard input}:861    .text.ioport_set_pin_mode:00000000 $t
    {standard input}:867    .text.ioport_set_pin_mode:00000000 ioport_set_pin_mode
    {standard input}:1059   .text.sleepmgr_sleep:00000000 $t
    {standard input}:1065   .text.sleepmgr_sleep:00000000 sleepmgr_sleep
    {standard input}:1132   .text.sleepmgr_sleep:00000028 $d
    {standard input}:1138   .text.sleepmgr_init:00000000 $t
    {standard input}:1144   .text.sleepmgr_init:00000000 sleepmgr_init
    {standard input}:1204   .text.sleepmgr_init:00000030 $d
    {standard input}:1209   .text.sleepmgr_get_sleep_mode:00000000 $t
    {standard input}:1215   .text.sleepmgr_get_sleep_mode:00000000 sleepmgr_get_sleep_mode
    {standard input}:1275   .text.sleepmgr_get_sleep_mode:00000030 $d
    {standard input}:1280   .text.sleepmgr_enter_sleep:00000000 $t
    {standard input}:1286   .text.sleepmgr_enter_sleep:00000000 sleepmgr_enter_sleep
    {standard input}:1361   .text.sleepmgr_enter_sleep:00000030 $d
    {standard input}:1368   .text.genclk_config_defaults:00000000 $t
    {standard input}:1374   .text.genclk_config_defaults:00000000 genclk_config_defaults
    {standard input}:1416   .text.genclk_config_set_source:00000000 $t
    {standard input}:1422   .text.genclk_config_set_source:00000000 genclk_config_set_source
    {standard input}:1456   .text.genclk_config_set_source:00000024 $d
    {standard input}:1467   .text.genclk_config_set_source:00000050 $t
    {standard input}:1532   .text.genclk_config_set_divider:00000000 $t
    {standard input}:1538   .text.genclk_config_set_divider:00000000 genclk_config_set_divider
    {standard input}:1588   .text.genclk_enable:00000000 $t
    {standard input}:1594   .text.genclk_enable:00000000 genclk_enable
    {standard input}:1640   .text.genclk_enable:00000028 $d
    {standard input}:1646   .text.genclk_enable_source:00000000 $t
    {standard input}:1652   .text.genclk_enable_source:00000000 genclk_enable_source
    {standard input}:1679   .text.genclk_enable_source:00000018 $d
    {standard input}:1690   .text.genclk_enable_source:00000044 $t
    {standard input}:1956   .text.genclk_enable_source:00000180 $d
    {standard input}:1968   .data.usb_serial_number:00000000 usb_serial_number
    {standard input}:1965   .data.usb_serial_number:00000000 $d
    {standard input}:1972   .text.phywhisperer_no_pwr:00000000 $t
    {standard input}:1979   .text.phywhisperer_no_pwr:00000000 phywhisperer_no_pwr
    {standard input}:2018   .text.phywhisperer_no_pwr:0000001c $d
    {standard input}:2023   .text.phywhisperer_5V_pwr:00000000 $t
    {standard input}:2030   .text.phywhisperer_5V_pwr:00000000 phywhisperer_5V_pwr
    {standard input}:2068   .text.phywhisperer_5V_pwr:0000001c $d
    {standard input}:2073   .text.phywhisperer_host_pwr:00000000 $t
    {standard input}:2080   .text.phywhisperer_host_pwr:00000000 phywhisperer_host_pwr
    {standard input}:2118   .text.phywhisperer_host_pwr:0000001c $d
    {standard input}:2123   .text.phywhisperer_switch_usb_pwr:00000000 $t
    {standard input}:2130   .text.phywhisperer_switch_usb_pwr:00000000 phywhisperer_switch_usb_pwr
    {standard input}:2170   .text.phywhisperer_switch_usb_pwr:00000020 $d
    {standard input}:2177   .text.pwr_st_from_io:00000000 $t
    {standard input}:2184   .text.pwr_st_from_io:00000000 pwr_st_from_io
    {standard input}:2275   .text.pwr_st_from_io:00000064 $d
    {standard input}:2280   .text.phywhisperer_setup_pins:00000000 $t
    {standard input}:2287   .text.phywhisperer_setup_pins:00000000 phywhisperer_setup_pins
    {standard input}:2469   .text.phywhisperer_setup_pins:000000f0 $d
    {standard input}:2492   .text.hacky_delay:00000000 $t
    {standard input}:2499   .text.hacky_delay:00000000 hacky_delay
    {standard input}:2552   .text.hacky_delay:00000024 $d
    {standard input}:2557   .text.genclk_enable_config:00000000 $t
    {standard input}:2563   .text.genclk_enable_config:00000000 genclk_enable_config
    {standard input}:2632   .text.genclk_enable_config:00000050 $d
    {standard input}:2645   .data.pwr_list:00000000 pwr_list
    {standard input}:2642   .data.pwr_list:00000000 $d
    {standard input}:2650   .text.main:00000000 $t
    {standard input}:2657   .text.main:00000000 main
    {standard input}:2835   .text.main:000000b4 $d
                           .group:00000000 wm4.0.bacf6c85951b42af729d707f36a7fff6
                           .group:00000000 wm4.stddef.h.39.99b5021e28f91cdb161c889e07266673
                           .group:00000000 wm4.parts.h.45.afc900689b2c82332e69d798acedc875
                           .group:00000000 wm4.tpaste.h.45.af3ee36765243b162c88f7f944858426
                           .group:00000000 wm4.stringz.h.45.c4f6cbe0005e6c1d2139bc6c0e4f4722
                           .group:00000000 wm4.mrepeat.h.59.c5daaed201a4340b0edf435161d0b77f
                           .group:00000000 wm4._newlib_version.h.4.875b979a44719054cd750d0952ad3fd6
                           .group:00000000 wm4.features.h.33.5bd1eea2d80518b50f7af0b5ce6750e0
                           .group:00000000 wm4._default_types.h.15.247e5cd201eca3442cbf5404108c4935
                           .group:00000000 wm4._intsup.h.10.cce27fed8484c08a33f522034c30d2b5
                           .group:00000000 wm4._stdint.h.10.c24fa3af3bc1706662bb5593a907e841
                           .group:00000000 wm4.stdint.h.23.d53047a68f4a85177f80b422d52785ed
                           .group:00000000 wm4.sam3u1c.h.220.c0b54b5a55bc87791749ae17b1487779
                           .group:00000000 wm4.core_cm3.h.32.5c59c312db585622d253fdb887b0afb1
                           .group:00000000 wm4.core_cmInstr.h.25.d8165482ef3061013a2fc83e2d85f3d9
                           .group:00000000 wm4.core_cm3.h.127.b561404f2a159dc517b409bc244d16c1
                           .group:00000000 wm4.component_adc.h.43.d49887380d07d1cd08cc4e37b3485e31
                           .group:00000000 wm4.component_adc12b.h.43.eadc09f1073923fb91f1f393cc397dcb
                           .group:00000000 wm4.component_chipid.h.43.15825c969b1cc9eeea3d9416499874c8
                           .group:00000000 wm4.component_dmac.h.43.cc8187b1cf6bfeadc91b14fdd28b9e8b
                           .group:00000000 wm4.component_efc.h.43.cb1b3997ad9ea3733ad421ecbfd02fdd
                           .group:00000000 wm4.component_gpbr.h.43.49b7e13894fe38b29f2243bbbe530227
                           .group:00000000 wm4.component_hsmci.h.43.7b7194c92e1480c038f3342f7cec440a
                           .group:00000000 wm4.component_matrix.h.43.1d209838fb75b4827119203a357141ee
                           .group:00000000 wm4.component_pdc.h.43.19528a5f9ef5a348234ea06f89069c55
                           .group:00000000 wm4.component_pio.h.43.163b46c3683ccf92e8de39a5554f50e8
                           .group:00000000 wm4.component_pmc.h.43.ee4f030602866917aeed15fb2b948de8
                           .group:00000000 wm4.component_pwm.h.43.ab6262a86f0aea354b43fe6dce7e7eb3
                           .group:00000000 wm4.component_rstc.h.43.4eb59dc2ddcf585fabf251d0c329fcdd
                           .group:00000000 wm4.component_rtc.h.43.ba8ccafc772b11d562a3cceab8b95072
                           .group:00000000 wm4.component_rtt.h.43.3206ef8f067e5e747c3c4c7e719c1429
                           .group:00000000 wm4.component_smc.h.43.907847915f1a5616734199d7e34424fa
                           .group:00000000 wm4.component_spi.h.43.a2a09df64ab768c0a32be55285c74ded
                           .group:00000000 wm4.component_ssc.h.43.d7c78f990c13fc511671b64798c4bcd0
                           .group:00000000 wm4.component_supc.h.43.7d17f8e5ed3ba815e84381152735062f
                           .group:00000000 wm4.component_tc.h.43.662eac8137408372b4f9d26c0b5f8621
                           .group:00000000 wm4.component_twi.h.43.eda18625bd851fc4605861f5b3240c0b
                           .group:00000000 wm4.component_uart.h.43.2d92735c5ea05c973661e1ba99a2f37c
                           .group:00000000 wm4.component_udphs.h.43.21cecd26a4e44df0013037f29f2716e4
                           .group:00000000 wm4.component_usart.h.43.7872f8f455adb38b67b9fbdb15657fbe
                           .group:00000000 wm4.component_wdt.h.43.e31e10a5469b62c3660b49ab250f802f
                           .group:00000000 wm4.instance_hsmci.h.43.e233236cc7fd5a805539a7ecc0e1d8d2
                           .group:00000000 wm4.instance_ssc.h.43.c0cfabc3b9f3bb60745c913111bce965
                           .group:00000000 wm4.instance_spi.h.43.570ae46af19e4179d9796872b9a8b9bc
                           .group:00000000 wm4.instance_tc0.h.43.049b3a82387d2961594190609e896a29
                           .group:00000000 wm4.instance_twi0.h.43.255dc0afa9e0d45eaea0a935eca2f103
                           .group:00000000 wm4.instance_twi1.h.43.652d1d407893f259f2a817544ba662c2
                           .group:00000000 wm4.instance_pwm.h.43.88294acec3ca56d6fc521038521a1567
                           .group:00000000 wm4.instance_usart0.h.43.e26677512aee3dd3bedd71d394410000
                           .group:00000000 wm4.instance_usart1.h.43.1ba97dbc6610d9fb3132b9d845688201
                           .group:00000000 wm4.instance_usart2.h.43.baa1bf30b3c5acdee90c4a1f50fe9ebd
                           .group:00000000 wm4.instance_udphs.h.43.b1ce94181e0d1f22877b81c6040a4363
                           .group:00000000 wm4.instance_adc12b.h.43.d73ed59e867ccdfdb846d9ef32a50c0c
                           .group:00000000 wm4.instance_adc.h.43.2b7611a00afeb4c555339b844d4b8456
                           .group:00000000 wm4.instance_dmac.h.43.ee72691d84889c8f285932be4a075ddb
                           .group:00000000 wm4.instance_smc.h.43.29610fd00979caaaa65821ad40e9da06
                           .group:00000000 wm4.instance_matrix.h.43.01ee474141594385374c41a29daeeefe
                           .group:00000000 wm4.instance_pmc.h.43.37430325ed7b8b24c3fe640c41c29ef5
                           .group:00000000 wm4.instance_uart.h.43.bd378395ba022bc8670c82ebe656fbbd
                           .group:00000000 wm4.instance_chipid.h.43.29cd8fb600f149aa58830fcc78fe36f9
                           .group:00000000 wm4.instance_efc0.h.43.6b85dba20721a7e9fc4350e78d193680
                           .group:00000000 wm4.instance_efc1.h.43.2c5e94fc4d2742678318d73450d08d57
                           .group:00000000 wm4.instance_pioa.h.43.eeb46cc3bfe01a1f28e67aa3a6851ed8
                           .group:00000000 wm4.instance_piob.h.43.652ce26b6c37ac56f9ed42a9216d9aca
                           .group:00000000 wm4.instance_rstc.h.43.c5de224364a50a85f237c0b864aa4c8f
                           .group:00000000 wm4.instance_supc.h.43.a5f1a5ca08f468ccf34ed3653e045f1f
                           .group:00000000 wm4.instance_rtt.h.43.8622b192c23334996132415e3095df7f
                           .group:00000000 wm4.instance_wdt.h.43.407ea53e133eacf09acf2c7fcb6b7524
                           .group:00000000 wm4.instance_rtc.h.43.f70b77f9180401c8d9d920cb4a1cd166
                           .group:00000000 wm4.instance_gpbr.h.43.9066cb40d557f6755101368854272348
                           .group:00000000 wm4.sam3u1c.h.312.ae446d8e874d34ca3df78faf190c678f
                           .group:00000000 wm4.pio_sam3u1c.h.43.18b24f16e1710ff2a400d88fe33c5107
                           .group:00000000 wm4.sam3u1c.h.442.cd4bbc3af493e98bc9b60c2905132ed0
                           .group:00000000 wm4.newlib.h.8.f6e543eac3f2f65163ba2ffe3b04987b
                           .group:00000000 wm4.ieeefp.h.77.d5685ba212d3ed6e914898d045f873e3
                           .group:00000000 wm4.config.h.220.6cac6a9685cfce5e83c17784171638d9
                           .group:00000000 wm4._ansi.h.31.de524f58584151836e90d8620a16f8e8
                           .group:00000000 wm4.stdio.h.31.7c0e28c411445f3f9c5b11accf882760
                           .group:00000000 wm4.stddef.h.161.19e15733342b50ead2919490b095303e
                           .group:00000000 wm4.cdefs.h.49.2bf373aedffd8b393ccd11dc057e8547
                           .group:00000000 wm4.stdarg.h.34.3a23a216c0c293b3d2ea2e89281481e6
                           .group:00000000 wm4.lock.h.2.1461d1fff82dffe8bfddc23307f6484f
                           .group:00000000 wm4._types.h.125.5cf8a495f1f7ef36777ad868a1e32068
                           .group:00000000 wm4.stddef.h.161.5349cb105733e8777bfb0cf53c4e3f34
                           .group:00000000 wm4._types.h.184.03611d4f6b5bec9997bcf4279eceba07
                           .group:00000000 wm4.reent.h.17.90c2574d4acdcfce933db5cb09ff35fe
                           .group:00000000 wm4.types.h.40.e8c16e7ec36ba55f133d0616070e25fc
                           .group:00000000 wm4._endian.h.31.65a10590763c3dde1ac4a7f66d7d4891
                           .group:00000000 wm4.endian.h.9.49f3a4695c1b61e8a0808de3c4a106cb
                           .group:00000000 wm4._timeval.h.30.0e8bfd94e85db17dda3286ee81496fe6
                           .group:00000000 wm4.timespec.h.41.d855182eb0e690443ab8651bcedca6e1
                           .group:00000000 wm4.select.h.19.97ca6fd0c752a0f3b6719fd314d361e6
                           .group:00000000 wm4.types.h.69.ed3eae3cf73030a737515151ebcab7a1
                           .group:00000000 wm4.sched.h.22.c60982713a5c428609783c78f9c78d95
                           .group:00000000 wm4._pthreadtypes.h.36.fcee9961c35163dde6267ef772ad1972
                           .group:00000000 wm4.stdio.h.2.4aa87247282eca6c8f36f9de33d8df1a
                           .group:00000000 wm4.stdio.h.81.932d0c162786b883f622b8d05c120c78
                           .group:00000000 wm4.stdbool.h.29.07dce69c3b78884144b7f7bd19483461
                           .group:00000000 wm4.stdlib.h.13.4ed386f5c1a80d71e72172885d946ef2
                           .group:00000000 wm4.alloca.h.8.dfc0c703c47ec3e69746825b17d9e66d
                           .group:00000000 wm4.stdlib.h.56.d4493cd3736e51e9d56335045f26df45
                           .group:00000000 wm4.compiler.h.88.0e6ad966134fa012ce9a34053d3f48aa
                           .group:00000000 wm4.interrupt_sam_nvic.h.45.4876da6c127868305d66389e87e0876f
                           .group:00000000 wm4.compiler.h.425.66dd29c210af3287ed85ec3553a3e6b1
                           .group:00000000 wm4.conf_clock.h.45.5dc276d21b4d793a62f1a9757cc18d5c
                           .group:00000000 wm4.board.h.48.ce8d06c36cc583d9bf62738411f62e4d
                           .group:00000000 wm4.cw521.h.62.d34c289ace4a92d90be8fb389db40479
                           .group:00000000 wm4.pmc.h.45.bbe1bf97a811e3b283420b2eeadf0b35
                           .group:00000000 wm4.osc.h.94.b766cddafe899eca01d775f7b2906680
                           .group:00000000 wm4.pll.h.45.a605c31ca466ae25752a678e8572be48
                           .group:00000000 wm4.sysclk.h.156.541a142b0016a365728ea1f7c0e3db84
                           .group:00000000 wm4.cycle_counter.h.44.fde38fb1acfd6555d72e65fae6e86af5
                           .group:00000000 wm4.delay.h.105.f2a8ab5e71eab0684cf6985b5c2fc9e8
                           .group:00000000 wm4.efc.h.45.ec5734119c630498df26106bacf9a684
                           .group:00000000 wm4.flash_efc.h.90.a4a39259055880dc10b861c5fe1b99e7
                           .group:00000000 wm4.pio.h.45.95f22b0ea02ddc698ec54fc56bf6f38c
                           .group:00000000 wm4.sam_gpio.h.50.76a45c51855d665134f8211cd601d693
                           .group:00000000 wm4.ioport_pio.h.44.373b34364b4ef25fac62017cd942a761
                           .group:00000000 wm4.sleep.h.45.ef10e1aee6f903405be19980a8333b7f
                           .group:00000000 wm4.smc.h.45.17a94aa976bb62b1109d03e8a314a569
                           .group:00000000 wm4.spi.h.45.712c66be09ffbac297c2e00923077297
                           .group:00000000 wm4.conf_sleepmgr.h.44.d825b913294720022fefe7201514fca3
                           .group:00000000 wm4.twi.h.45.ba70de99d200dafba570ce8f7058737a
                           .group:00000000 wm4.twi_master.h.90.08c062d0fa8f8aeea342ceeb79263395
                           .group:00000000 wm4.twi_slave.h.45.8b3d1a3d2e43ebc7d0161f4142989871
                           .group:00000000 wm4.uart.h.45.a5af743b8064bd84d1a6438457096e18
                           .group:00000000 wm4.usart.h.46.eae6fe592b7ea0768efef8d312e7f44f
                           .group:00000000 wm4.conf_uart_serial.h.45.245cdceaa1a3811fd043bf660ce38054
                           .group:00000000 wm4.conf_usb.h.45.dde1b096e128cb4c70cbe39d63ef79bf
                           .group:00000000 wm4.udi_vendor_conf.h.56.4348c8e521d040f44df868219dae6785
                           .group:00000000 wm4.usb_atmel.h.45.c31b525dbe01f8d9e2022a03356ec174
                           .group:00000000 wm4.usb_protocol.h.63.850c58f3469fce50a9ac9a6854f7594b
                           .group:00000000 wm4.usb_protocol_vendor.h.45.83dfe073428ff799abc3ed1c7b04c77d
                           .group:00000000 wm4.udc_desc.h.77.5fec235bd7553e7256e345e020840072
                           .group:00000000 wm4.udd.h.103.3ccc59b50c14ec70568e6136eeb22d56
                           .group:00000000 wm4.udi_vendor.h.125.7b9085237d4d4a9757f4c148fba1918d
                           .group:00000000 wm4.genclk.h.45.f7865052b40a907e4bab1a8f483a50e2
                           .group:00000000 wm4.usb_xmem.h.16.2bfdefafb315212fe60310212368ffbb
                           .group:00000000 wm4.fpga_program.h.36.ca9933fdd1528ae3419efe9d74ea4ee5
                           .group:00000000 wm4.usb.h.20.f560de5b472e2e451b5cba954e5d0064
                           .group:00000000 wm4.string.h.8.c4b8571ce60dff2817f43fec8b86aecd

UNDEFINED SYMBOLS
pmc_switch_sclk_to_32kxtal
pmc_osc_enable_fastrc
pmc_osc_enable_main_xtal
pmc_osc_bypass_main_xtal
pmc_osc_is_ready_32kxtal
pmc_osc_is_ready_fastrc
pmc_osc_is_ready_main_xtal
pmc_disable_pllack
pmc_is_locked_pllack
pmc_is_locked_upll
pmc_mainck_osc_select
pmc_osc_is_ready_mainck
pmc_osc_is_bypassed_main_xtal
g_interrupt_enabled
pmc_sleep
sleepmgr_locks
pmc_enable_pck
board_init
fpga_program_init
pmc_enable_periph_clk
pio_configure_pin
pio_configure_pin_group
pio_enable_output_write
smc_set_setup_timing
smc_set_pulse_timing
smc_set_cycle_timing
smc_set_mode
flash_read_unique_id
sysclk_init
udc_start
pio_set_pin_high
pio_set_pin_low
USB_PWR_STATE
