

================================================================
== Vitis HLS Report for 'dut_Pipeline_3'
================================================================
* Date:           Sat Nov 12 21:20:43 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        serialization.prj
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  7.00 ns|  5.354 ns|        0 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     8002|     8002|  56.014 us|  56.014 us|  8002|  8002|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |     8000|     8000|         1|          1|          1|  8000|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     26|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     27|    -|
|Register         |        -|    -|      15|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      15|     53|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |empty_34_fu_58_p2     |         +|   0|  0|  14|          13|           1|
    |exitcond738_fu_52_p2  |      icmp|   0|  0|  12|          13|           9|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  26|          26|          10|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_sig_allocacmp_p_load  |   9|          2|   13|         26|
    |empty_fu_26              |   9|          2|   13|         26|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  27|          6|   27|         54|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------+----+----+-----+-----------+
    |     Name    | FF | LUT| Bits| Const Bits|
    +-------------+----+----+-----+-----------+
    |ap_CS_fsm    |   1|   0|    1|          0|
    |ap_done_reg  |   1|   0|    1|          0|
    |empty_fu_26  |  13|   0|   13|          0|
    +-------------+----+----+-----+-----------+
    |Total        |  15|   0|   15|          0|
    +-------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+----------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+-------------------+-----+-----+------------+----------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|  dut_Pipeline_3|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|  dut_Pipeline_3|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|  dut_Pipeline_3|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|  dut_Pipeline_3|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|  dut_Pipeline_3|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|  dut_Pipeline_3|  return value|
|double_1_address0  |  out|   13|   ap_memory|        double_1|         array|
|double_1_ce0       |  out|    1|   ap_memory|        double_1|         array|
|double_1_we0       |  out|    1|   ap_memory|        double_1|         array|
|double_1_d0        |  out|    8|   ap_memory|        double_1|         array|
+-------------------+-----+-----+------------+----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.35>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%empty = alloca i32 1"   --->   Operation 4 'alloca' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (1.58ns)   --->   "%store_ln0 = store i13 0, i13 %empty"   --->   Operation 5 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop16"   --->   Operation 6 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p_load = load i13 %empty"   --->   Operation 7 'load' 'p_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 8 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (2.09ns)   --->   "%exitcond738 = icmp_eq  i13 %p_load, i13 8000"   --->   Operation 9 'icmp' 'exitcond738' <Predicate = true> <Delay = 2.09> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%empty_33 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8000, i64 8000, i64 8000"   --->   Operation 10 'speclooptripcount' 'empty_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.67ns)   --->   "%empty_34 = add i13 %p_load, i13 1"   --->   Operation 11 'add' 'empty_34' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond738, void %memset.loop16.split, void %memset.loop14.preheader.exitStub"   --->   Operation 12 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_cast17 = zext i13 %p_load"   --->   Operation 13 'zext' 'p_cast17' <Predicate = (!exitcond738)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%double_1_addr = getelementptr i8 %double_1, i64 0, i64 %p_cast17"   --->   Operation 14 'getelementptr' 'double_1_addr' <Predicate = (!exitcond738)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (3.25ns)   --->   "%store_ln0 = store i8 0, i13 %double_1_addr"   --->   Operation 15 'store' 'store_ln0' <Predicate = (!exitcond738)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8000> <RAM>
ST_1 : Operation 16 [1/1] (1.58ns)   --->   "%store_ln0 = store i13 %empty_34, i13 %empty"   --->   Operation 16 'store' 'store_ln0' <Predicate = (!exitcond738)> <Delay = 1.58>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop16"   --->   Operation 17 'br' 'br_ln0' <Predicate = (!exitcond738)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 18 'ret' 'ret_ln0' <Predicate = (exitcond738)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ double_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
empty            (alloca           ) [ 01]
store_ln0        (store            ) [ 00]
br_ln0           (br               ) [ 00]
p_load           (load             ) [ 00]
specpipeline_ln0 (specpipeline     ) [ 00]
exitcond738      (icmp             ) [ 01]
empty_33         (speclooptripcount) [ 00]
empty_34         (add              ) [ 00]
br_ln0           (br               ) [ 00]
p_cast17         (zext             ) [ 00]
double_1_addr    (getelementptr    ) [ 00]
store_ln0        (store            ) [ 00]
store_ln0        (store            ) [ 00]
br_ln0           (br               ) [ 00]
ret_ln0          (ret              ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="double_1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="double_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1004" name="empty_fu_26">
<pin_list>
<pin id="27" dir="0" index="0" bw="1" slack="0"/>
<pin id="28" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="30" class="1004" name="double_1_addr_gep_fu_30">
<pin_list>
<pin id="31" dir="0" index="0" bw="8" slack="0"/>
<pin id="32" dir="0" index="1" bw="1" slack="0"/>
<pin id="33" dir="0" index="2" bw="13" slack="0"/>
<pin id="34" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="double_1_addr/1 "/>
</bind>
</comp>

<comp id="37" class="1004" name="store_ln0_access_fu_37">
<pin_list>
<pin id="38" dir="0" index="0" bw="13" slack="0"/>
<pin id="39" dir="0" index="1" bw="8" slack="0"/>
<pin id="40" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="41" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="store_ln0_store_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="1" slack="0"/>
<pin id="46" dir="0" index="1" bw="13" slack="0"/>
<pin id="47" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="49" class="1004" name="p_load_load_fu_49">
<pin_list>
<pin id="50" dir="0" index="0" bw="13" slack="0"/>
<pin id="51" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="exitcond738_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="13" slack="0"/>
<pin id="54" dir="0" index="1" bw="13" slack="0"/>
<pin id="55" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond738/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="empty_34_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="13" slack="0"/>
<pin id="60" dir="0" index="1" bw="1" slack="0"/>
<pin id="61" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_34/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="p_cast17_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="13" slack="0"/>
<pin id="66" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast17/1 "/>
</bind>
</comp>

<comp id="69" class="1004" name="store_ln0_store_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="13" slack="0"/>
<pin id="71" dir="0" index="1" bw="13" slack="0"/>
<pin id="72" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="74" class="1005" name="empty_reg_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="13" slack="0"/>
<pin id="76" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="29"><net_src comp="2" pin="0"/><net_sink comp="26" pin=0"/></net>

<net id="35"><net_src comp="0" pin="0"/><net_sink comp="30" pin=0"/></net>

<net id="36"><net_src comp="22" pin="0"/><net_sink comp="30" pin=1"/></net>

<net id="42"><net_src comp="24" pin="0"/><net_sink comp="37" pin=1"/></net>

<net id="43"><net_src comp="30" pin="3"/><net_sink comp="37" pin=0"/></net>

<net id="48"><net_src comp="4" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="56"><net_src comp="49" pin="1"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="14" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="62"><net_src comp="49" pin="1"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="20" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="67"><net_src comp="49" pin="1"/><net_sink comp="64" pin=0"/></net>

<net id="68"><net_src comp="64" pin="1"/><net_sink comp="30" pin=2"/></net>

<net id="73"><net_src comp="58" pin="2"/><net_sink comp="69" pin=0"/></net>

<net id="77"><net_src comp="26" pin="1"/><net_sink comp="74" pin=0"/></net>

<net id="78"><net_src comp="74" pin="1"/><net_sink comp="44" pin=1"/></net>

<net id="79"><net_src comp="74" pin="1"/><net_sink comp="49" pin=0"/></net>

<net id="80"><net_src comp="74" pin="1"/><net_sink comp="69" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: double_1 | {1 }
 - Input state : 
  - Chain level:
	State 1
		store_ln0 : 1
		p_load : 1
		exitcond738 : 2
		empty_34 : 2
		br_ln0 : 3
		p_cast17 : 2
		double_1_addr : 3
		store_ln0 : 4
		store_ln0 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------|---------|---------|
| Operation|  Functional Unit  |    FF   |   LUT   |
|----------|-------------------|---------|---------|
|    add   |   empty_34_fu_58  |    0    |    14   |
|----------|-------------------|---------|---------|
|   icmp   | exitcond738_fu_52 |    0    |    12   |
|----------|-------------------|---------|---------|
|   zext   |   p_cast17_fu_64  |    0    |    0    |
|----------|-------------------|---------|---------|
|   Total  |                   |    0    |    26   |
|----------|-------------------|---------|---------|

Memories:
N/A

* Register list:
+------------+--------+
|            |   FF   |
+------------+--------+
|empty_reg_74|   13   |
+------------+--------+
|    Total   |   13   |
+------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   26   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   13   |    -   |
+-----------+--------+--------+
|   Total   |   13   |   26   |
+-----------+--------+--------+
