MIG: 11:00:00 : Running synthesis.xit
MIG: 11:00:01 : ################# RUNNING MIG BATCH ###################
MIG: 11:00:01 : Writing IN file for 'system_axi_ddr_cntrl_0'...compDirPath: e:/Program/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/WORKSPACE/FPGA/Final_Project_RTES/Final_Project_RTES.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0
MIG: 11:00:01 : synp_flow:  -- synthesis_mode: Other
MIG: 11:00:01 : outputDirectory: d:/WORKSPACE/FPGA/Final_Project_RTES/Final_Project_RTES.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/_tmp/
MIG: 11:00:01 : vivado_mode: xpg_bd
MIG: 11:00:01 : isPortInterface: 0
MIG: 11:00:01 : isPortInterface: 0
MIG: 11:00:01 : isPortInterface: 0
MIG: 11:00:01 : isPortInterface: 0
MIG: 11:00:01 : isPortInterface: 0
MIG: 11:00:01 : isPortInterface: 0
MIG: 11:00:01 : isPortInterface: 0
MIG: 11:00:01 : isPortInterface: 0
MIG: 11:00:01 : isPortInterface: 0
MIG: 11:00:01 : isPortInterface: 0
MIG: 11:00:01 : isPortInterface: 0
MIG: 11:00:01 : isPortInterface: 0
MIG: 11:00:01 : isPortInterface: 0
MIG: 11:00:01 : isPortInterface: 0
MIG: 11:00:01 : isPortInterface: 0
MIG: 11:00:01 : isPortInterface: 0
MIG: 11:00:01 : isPortInterface: 0
MIG: 11:00:01 : isPortInterface: 0
MIG: 11:00:01 : isPortInterface: 0
MIG: 11:00:01 : isPortInterface: 0
MIG: 11:00:01 : isPortInterface: 0
MIG: 11:00:01 : isPortInterface: 0
MIG: 11:00:01 : isPortInterface: 0
MIG: 11:00:01 : isPortInterface: 0
MIG: 11:00:01 : isPortInterface: 0
MIG: 11:00:01 : isPortInterface: 0
MIG: 11:00:01 : isPortInterface: 0
MIG: 11:00:01 : isPortInterface: 0
MIG: 11:00:01 : isPortInterface: 0
MIG: 11:00:01 : isPortInterface: 0
MIG: 11:00:01 : isPortInterface: 0
MIG: 11:00:01 : isPortInterface: 0
MIG: 11:00:01 : isPortInterface: 0
MIG: 11:00:01 : isPortInterface: 0
MIG: 11:00:01 : isPortInterface: 0
MIG: 11:00:01 : isPortInterface: 0
MIG: 11:00:01 : isPortInterface: 0
MIG: 11:00:01 : isPortInterface: 0
MIG: 11:00:01 : isPortInterface: 0
MIG: 11:00:01 : isPortInterface: 0
MIG: 11:00:01 : isPortInterface: 0
MIG: 11:00:01 : isPortInterface: 0
MIG: 11:00:01 : isPortInterface: 0
MIG: 11:00:01 : isPortInterface: 0
MIG: 11:00:01 : isPortInterface: 0
MIG: 11:00:01 : isPortInterface: 0
MIG: 11:00:01 : isPortInterface: 0
MIG: 11:00:01 : isPortInterface: 0
MIG: 11:00:01 : isPortInterface: 0
MIG: 11:00:01 : isPortInterface: 0
MIG: 11:00:01 : isPortInterface: 0
MIG: 11:00:01 : isPortInterface: 0
MIG: 11:00:01 : isPortInterface: 0
MIG: 11:00:01 : isPortInterface: 0
MIG: 11:00:01 : isPortInterface: 0
MIG: 11:00:01 : isPortInterface: 0
MIG: 11:00:01 : isPortInterface: 0
MIG: 11:00:01 : isPortInterface: 0
MIG: 11:00:01 : isPortInterface: 0
MIG: 11:00:01 : isPortInterface: 0
MIG: 11:00:01 : isPortInterface: 0
MIG: 11:00:01 : isPortInterface: 0
MIG: 11:00:01 : isPortInterface: 0
MIG: 11:00:01 : isPortInterface: 0
MIG: 11:00:01 : isPortInterface: 0
MIG: 11:00:01 : isPortInterface: 0
MIG: 11:00:01 : isPortInterface: 0
MIG: 11:00:01 : isPortInterface: 0
MIG: 11:00:01 : isPortInterface: 0
MIG: 11:00:01 : isPortInterface: 0
MIG: 11:00:01 : isPortInterface: 0
MIG: 11:00:01 : isPortInterface: 0
MIG: 11:00:01 : isPortInterface: 0
MIG: 11:00:01 : isPortInterface: 0
MIG: 11:00:01 : isPortInterface: 0
MIG: 11:00:01 : isPortInterface: 0
MIG: 11:00:01 : isPortInterface: 0
MIG: 11:00:01 : isPortInterface: 0
MIG: 11:00:01 : isPortInterface: 0
MIG: 11:00:01 : isPortInterface: 0
MIG: 11:00:01 : isPortInterface: 0
MIG: 11:00:01 : isPortInterface: 0
MIG: 11:00:01 : isPortInterface: 0
MIG: 11:00:01 : isPortInterface: 0
MIG: 11:00:01 : isPortInterface: 0
MIG: 11:00:01 : isPortInterface: 0
MIG: 11:00:01 : isPortInterface: 0
MIG: 11:00:01 : isPortInterface: 0
MIG: 11:00:01 : isPortInterface: 0
MIG: 11:00:01 : isPortInterface: 0
MIG: 11:00:01 : isPortInterface: 0
MIG: 11:00:01 : isPortInterface: 0
MIG: 11:00:01 : isPortInterface: 0
MIG: 11:00:01 : isPortInterface: 0
MIG: 11:00:01 : isPortInterface: 0
MIG: 11:00:01 : isPortInterface: 0
MIG: 11:00:01 : isPortInterface: 0
MIG: 11:00:01 : isPortInterface: 0
MIG: 11:00:01 : isPortInterface: 0
MIG: 11:00:01 : isPortInterface: 0
MIG: 11:00:01 : isPortInterface: 0
MIG: 11:00:01 : isPortInterface: 0
MIG: 11:00:01 : isPortInterface: 0
MIG: 11:00:01 : isPortInterface: 0
MIG: 11:00:01 : isPortInterface: 0
MIG: 11:00:01 : isPortInterface: 0
MIG: 11:00:01 : isPortInterface: 0
MIG: 11:00:01 : isPortInterface: 0
MIG: 11:00:01 : isPortInterface: 0
MIG: 11:00:01 : isPortInterface: 0
MIG: 11:00:01 : isPortInterface: 0
MIG: 11:00:01 : isPortInterface: 0
MIG: 11:00:01 : isPortInterface: 0
MIG: 11:00:01 : isPortInterface: 0
MIG: 11:00:01 : isPortInterface: 0
MIG: 11:00:01 : isPortInterface: 0
MIG: 11:00:01 : isPortInterface: 0
MIG: 11:00:01 : isPortInterface: 0
MIG: 11:00:01 : isPortInterface: 0
MIG: 11:00:01 : isPortInterface: 0
MIG: 11:00:01 : isPortInterface: 0
MIG: 11:00:01 : isPortInterface: 0
MIG: 11:00:01 : isPortInterface: 0
MIG: 11:00:01 : isPortInterface: 0
MIG: 11:00:01 : isPortInterface: 0
MIG: 11:00:01 : isPortInterface: 0
MIG: 11:00:01 : isPortInterface: 0
MIG: 11:00:01 : isPortInterface: 0
MIG: 11:00:01 : isPortInterface: 0
MIG: 11:00:01 : isPortInterface: 0
MIG: 11:00:01 : isPortInterface: 0
MIG: 11:00:01 : isPortInterface: 0
MIG: 11:00:01 : isPortInterface: 0
MIG: 11:00:01 : isPortInterface: 0
MIG: 11:00:01 : isPortInterface: 0
MIG: 11:00:01 : isPortInterface: 0
MIG: 11:00:01 : isPortInterface: 0
MIG: 11:00:01 : isPortInterface: 0
MIG: 11:00:01 : isPortInterface: 0
MIG: 11:00:01 : isPortInterface: 0
MIG: 11:00:01 : isPortInterface: 0
MIG: 11:00:01 : isPortInterface: 0
MIG: 11:00:01 : isPortInterface: 0
MIG: 11:00:01 : isPortInterface: 0
MIG: 11:00:01 : isPortInterface: 0
MIG: 11:00:01 : isPortInterface: 0
MIG: 11:00:01 : isPortInterface: 0
MIG: 11:00:01 : isPortInterface: 0
MIG: 11:00:01 : isPortInterface: 0
MIG: 11:00:01 : isPortInterface: 0
MIG: 11:00:01 : isPortInterface: 0
MIG: 11:00:01 : isPortInterface: 0
MIG: 11:00:01 : isPortInterface: 0
MIG: 11:00:01 : isPortInterface: 0
MIG: 11:00:01 : isPortInterface: 0
MIG: 11:00:01 : isPortInterface: 0
MIG: 11:00:01 : isPortInterface: 0
MIG: 11:00:01 : isPortInterface: 0
MIG: 11:00:01 : isPortInterface: 0
MIG: 11:00:01 : isPortInterface: 0
MIG: 11:00:01 : isPortInterface: 0
MIG: 11:00:01 : isPortInterface: 0
MIG: 11:00:01 : isPortInterface: 0
MIG: 11:00:01 : isPortInterface: 0
MIG: 11:00:01 : isPortInterface: 0
MIG: 11:00:01 : isPortInterface: 0
MIG: 11:00:01 : isPortInterface: 0
MIG: 11:00:01 : isPortInterface: 0
MIG: 11:00:01 : isPortInterface: 0
MIG: 11:00:01 : isPortInterface: 0
MIG: 11:00:01 : isPortInterface: 0
MIG: 11:00:01 : isPortInterface: 0
MIG: 11:00:01 : isPortInterface: 0
MIG: 11:00:01 : isPortInterface: 0
MIG: 11:00:01 : isPortInterface: 0
MIG: 11:00:01 : isPortInterface: 0
MIG: 11:00:01 : isPortInterface: 0
MIG: 11:00:01 : isPortInterface: 0
MIG: 11:00:01 : isPortInterface: 0
MIG: 11:00:01 : isPortInterface: 0
MIG: 11:00:01 : isPortInterface: 0
MIG: 11:00:01 : isPortInterface: 0
MIG: 11:00:01 : isPortInterface: 0
MIG: 11:00:01 : isPortInterface: 0
MIG: 11:00:01 : isPortInterface: 0
MIG: 11:00:01 : isPortInterface: 0
MIG: 11:00:01 : isPortInterface: 0
MIG: 11:00:01 : isPortInterface: 0
MIG: 11:00:01 : isPortInterface: 0
MIG: 11:00:01 : isPortInterface: 0
MIG: 11:00:01 : isPortInterface: 1
MIG: 11:00:01 : isPortInterface: 0
MIG: 11:00:01 : isPortInterface: 0
MIG: 11:00:01 : isPortInterface: 0
MIG: 11:00:01 : isPortInterface: 0
MIG: 11:00:01 : isPortInterface: 0
MIG: 11:00:01 : isPortInterface: 0
MIG: 11:00:01 : isPortInterface: 0
MIG: 11:00:01 : isPortInterface: 0
MIG: 11:00:01 : isPortInterface: 0
MIG: 11:00:01 : isPortInterface: 0
MIG: 11:00:01 :  locked false  
MIG: 11:00:01 : HDL Language: Verilog
MIG: 11:00:01 : compInfo: false
MIG: 11:00:01 : Vivado Options xc7a200t fbg676 -2
MIG: 11:00:01 : 1: xc7a200t 2: fbg676 3: -2
MIG: 11:00:01 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 11:00:01 : xilinx_path: E:/Program/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 11:00:01 : I am in catch area
MIG: 11:00:01 : Running E:/Program/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/WORKSPACE/FPGA/Final_Project_RTES/Final_Project_RTES.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/xil_txt.in -cg_exc_out d:/WORKSPACE/FPGA/Final_Project_RTES/Final_Project_RTES.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/xil_txt.out ... 
MIG: 11:00:22 : XML_INPUT_FILE: d:/WORKSPACE/FPGA/Final_Project_RTES/Final_Project_RTES.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/ac701_system_mig.prj
MIG: 11:00:22 : Component_Name: system_axi_ddr_cntrl_0
MIG: 11:00:22 : Moving system_axi_ddr_cntrl_0 ...
MIG: 11:00:22 : Moving system_axi_ddr_cntrl_0.veo ...
MIG: 11:00:22 : Moving system_axi_ddr_cntrl_0_xmdf.tcl ...
MIG: 11:00:22 : Running vlog_synth_rpr.xit
MIG: 11:00:22 : IGN:     <ModuleName>system_axi_ddr_cntrl_0</ModuleName> <==>     <ModuleName>system_axi_ddr_cntrl_0</ModuleName> 
MIG: 11:00:22 : ERR:     <Version>2.0</Version> <==>     <Version>4.0</Version> 
MIG: 11:00:22 : ################# RUNNING MIG BATCH ###################
MIG: 11:00:22 : Writing IN file for 'system_axi_ddr_cntrl_0'...compDirPath: e:/Program/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/WORKSPACE/FPGA/Final_Project_RTES/Final_Project_RTES.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0
MIG: 11:00:22 : synp_flow:  -- synthesis_mode: Other
MIG: 11:00:22 : outputDirectory: d:/WORKSPACE/FPGA/Final_Project_RTES/Final_Project_RTES.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/_tmp/
MIG: 11:00:22 : vivado_mode: xpg_bd
MIG: 11:00:22 : isPortInterface: 0
MIG: 11:00:22 : isPortInterface: 0
MIG: 11:00:22 : isPortInterface: 0
MIG: 11:00:22 : isPortInterface: 0
MIG: 11:00:22 : isPortInterface: 0
MIG: 11:00:22 : isPortInterface: 0
MIG: 11:00:22 : isPortInterface: 0
MIG: 11:00:22 : isPortInterface: 0
MIG: 11:00:22 : isPortInterface: 0
MIG: 11:00:22 : isPortInterface: 0
MIG: 11:00:22 : isPortInterface: 0
MIG: 11:00:22 : isPortInterface: 0
MIG: 11:00:22 : isPortInterface: 0
MIG: 11:00:22 : isPortInterface: 0
MIG: 11:00:22 : isPortInterface: 0
MIG: 11:00:22 : isPortInterface: 0
MIG: 11:00:22 : isPortInterface: 0
MIG: 11:00:22 : isPortInterface: 0
MIG: 11:00:22 : isPortInterface: 0
MIG: 11:00:22 : isPortInterface: 0
MIG: 11:00:22 : isPortInterface: 0
MIG: 11:00:22 : isPortInterface: 0
MIG: 11:00:22 : isPortInterface: 0
MIG: 11:00:22 : isPortInterface: 0
MIG: 11:00:22 : isPortInterface: 0
MIG: 11:00:22 : isPortInterface: 0
MIG: 11:00:22 : isPortInterface: 0
MIG: 11:00:22 : isPortInterface: 0
MIG: 11:00:22 : isPortInterface: 0
MIG: 11:00:22 : isPortInterface: 0
MIG: 11:00:22 : isPortInterface: 0
MIG: 11:00:22 : isPortInterface: 0
MIG: 11:00:22 : isPortInterface: 0
MIG: 11:00:22 : isPortInterface: 0
MIG: 11:00:22 : isPortInterface: 0
MIG: 11:00:22 : isPortInterface: 0
MIG: 11:00:22 : isPortInterface: 0
MIG: 11:00:22 : isPortInterface: 0
MIG: 11:00:22 : isPortInterface: 0
MIG: 11:00:22 : isPortInterface: 0
MIG: 11:00:22 : isPortInterface: 0
MIG: 11:00:22 : isPortInterface: 0
MIG: 11:00:22 : isPortInterface: 0
MIG: 11:00:22 : isPortInterface: 0
MIG: 11:00:22 : isPortInterface: 0
MIG: 11:00:22 : isPortInterface: 0
MIG: 11:00:22 : isPortInterface: 0
MIG: 11:00:22 : isPortInterface: 0
MIG: 11:00:22 : isPortInterface: 0
MIG: 11:00:22 : isPortInterface: 0
MIG: 11:00:22 : isPortInterface: 0
MIG: 11:00:22 : isPortInterface: 0
MIG: 11:00:22 : isPortInterface: 0
MIG: 11:00:22 : isPortInterface: 0
MIG: 11:00:22 : isPortInterface: 0
MIG: 11:00:22 : isPortInterface: 0
MIG: 11:00:22 : isPortInterface: 0
MIG: 11:00:22 : isPortInterface: 0
MIG: 11:00:22 : isPortInterface: 0
MIG: 11:00:22 : isPortInterface: 0
MIG: 11:00:22 : isPortInterface: 0
MIG: 11:00:22 : isPortInterface: 0
MIG: 11:00:22 : isPortInterface: 0
MIG: 11:00:22 : isPortInterface: 0
MIG: 11:00:22 : isPortInterface: 0
MIG: 11:00:22 : isPortInterface: 0
MIG: 11:00:22 : isPortInterface: 0
MIG: 11:00:22 : isPortInterface: 0
MIG: 11:00:22 : isPortInterface: 0
MIG: 11:00:22 : isPortInterface: 0
MIG: 11:00:22 : isPortInterface: 0
MIG: 11:00:22 : isPortInterface: 0
MIG: 11:00:22 : isPortInterface: 0
MIG: 11:00:22 : isPortInterface: 0
MIG: 11:00:22 : isPortInterface: 0
MIG: 11:00:22 : isPortInterface: 0
MIG: 11:00:22 : isPortInterface: 0
MIG: 11:00:22 : isPortInterface: 0
MIG: 11:00:22 : isPortInterface: 0
MIG: 11:00:22 : isPortInterface: 0
MIG: 11:00:22 : isPortInterface: 0
MIG: 11:00:22 : isPortInterface: 0
MIG: 11:00:22 : isPortInterface: 0
MIG: 11:00:22 : isPortInterface: 0
MIG: 11:00:22 : isPortInterface: 0
MIG: 11:00:22 : isPortInterface: 0
MIG: 11:00:22 : isPortInterface: 0
MIG: 11:00:22 : isPortInterface: 0
MIG: 11:00:22 : isPortInterface: 0
MIG: 11:00:22 : isPortInterface: 0
MIG: 11:00:22 : isPortInterface: 0
MIG: 11:00:22 : isPortInterface: 0
MIG: 11:00:22 : isPortInterface: 0
MIG: 11:00:22 : isPortInterface: 0
MIG: 11:00:22 : isPortInterface: 0
MIG: 11:00:22 : isPortInterface: 0
MIG: 11:00:22 : isPortInterface: 0
MIG: 11:00:22 : isPortInterface: 0
MIG: 11:00:22 : isPortInterface: 0
MIG: 11:00:22 : isPortInterface: 0
MIG: 11:00:22 : isPortInterface: 0
MIG: 11:00:22 : isPortInterface: 0
MIG: 11:00:22 : isPortInterface: 0
MIG: 11:00:22 : isPortInterface: 0
MIG: 11:00:22 : isPortInterface: 0
MIG: 11:00:22 : isPortInterface: 0
MIG: 11:00:22 : isPortInterface: 0
MIG: 11:00:22 : isPortInterface: 0
MIG: 11:00:22 : isPortInterface: 0
MIG: 11:00:22 : isPortInterface: 0
MIG: 11:00:22 : isPortInterface: 0
MIG: 11:00:22 : isPortInterface: 0
MIG: 11:00:22 : isPortInterface: 0
MIG: 11:00:22 : isPortInterface: 0
MIG: 11:00:22 : isPortInterface: 0
MIG: 11:00:22 : isPortInterface: 0
MIG: 11:00:22 : isPortInterface: 0
MIG: 11:00:22 : isPortInterface: 0
MIG: 11:00:22 : isPortInterface: 0
MIG: 11:00:22 : isPortInterface: 0
MIG: 11:00:22 : isPortInterface: 0
MIG: 11:00:22 : isPortInterface: 0
MIG: 11:00:22 : isPortInterface: 0
MIG: 11:00:22 : isPortInterface: 0
MIG: 11:00:22 : isPortInterface: 0
MIG: 11:00:22 : isPortInterface: 0
MIG: 11:00:22 : isPortInterface: 0
MIG: 11:00:22 : isPortInterface: 0
MIG: 11:00:22 : isPortInterface: 0
MIG: 11:00:22 : isPortInterface: 0
MIG: 11:00:22 : isPortInterface: 0
MIG: 11:00:22 : isPortInterface: 0
MIG: 11:00:22 : isPortInterface: 0
MIG: 11:00:22 : isPortInterface: 0
MIG: 11:00:22 : isPortInterface: 0
MIG: 11:00:22 : isPortInterface: 0
MIG: 11:00:22 : isPortInterface: 0
MIG: 11:00:22 : isPortInterface: 0
MIG: 11:00:22 : isPortInterface: 0
MIG: 11:00:22 : isPortInterface: 0
MIG: 11:00:22 : isPortInterface: 0
MIG: 11:00:22 : isPortInterface: 0
MIG: 11:00:22 : isPortInterface: 0
MIG: 11:00:22 : isPortInterface: 0
MIG: 11:00:22 : isPortInterface: 0
MIG: 11:00:22 : isPortInterface: 0
MIG: 11:00:22 : isPortInterface: 0
MIG: 11:00:22 : isPortInterface: 0
MIG: 11:00:22 : isPortInterface: 0
MIG: 11:00:22 : isPortInterface: 0
MIG: 11:00:22 : isPortInterface: 0
MIG: 11:00:22 : isPortInterface: 0
MIG: 11:00:22 : isPortInterface: 0
MIG: 11:00:22 : isPortInterface: 0
MIG: 11:00:22 : isPortInterface: 0
MIG: 11:00:22 : isPortInterface: 0
MIG: 11:00:22 : isPortInterface: 0
MIG: 11:00:22 : isPortInterface: 0
MIG: 11:00:22 : isPortInterface: 0
MIG: 11:00:22 : isPortInterface: 0
MIG: 11:00:22 : isPortInterface: 0
MIG: 11:00:22 : isPortInterface: 0
MIG: 11:00:22 : isPortInterface: 0
MIG: 11:00:22 : isPortInterface: 0
MIG: 11:00:22 : isPortInterface: 0
MIG: 11:00:22 : isPortInterface: 0
MIG: 11:00:22 : isPortInterface: 0
MIG: 11:00:22 : isPortInterface: 0
MIG: 11:00:22 : isPortInterface: 0
MIG: 11:00:22 : isPortInterface: 0
MIG: 11:00:22 : isPortInterface: 0
MIG: 11:00:22 : isPortInterface: 0
MIG: 11:00:22 : isPortInterface: 0
MIG: 11:00:22 : isPortInterface: 0
MIG: 11:00:22 : isPortInterface: 0
MIG: 11:00:22 : isPortInterface: 0
MIG: 11:00:22 : isPortInterface: 0
MIG: 11:00:22 : isPortInterface: 0
MIG: 11:00:22 : isPortInterface: 0
MIG: 11:00:22 : isPortInterface: 0
MIG: 11:00:22 : isPortInterface: 0
MIG: 11:00:22 : isPortInterface: 0
MIG: 11:00:22 : isPortInterface: 0
MIG: 11:00:22 : isPortInterface: 0
MIG: 11:00:22 : isPortInterface: 0
MIG: 11:00:22 : isPortInterface: 0
MIG: 11:00:22 : isPortInterface: 0
MIG: 11:00:22 : isPortInterface: 0
MIG: 11:00:22 : isPortInterface: 0
MIG: 11:00:22 : isPortInterface: 0
MIG: 11:00:22 : isPortInterface: 1
MIG: 11:00:22 : isPortInterface: 0
MIG: 11:00:22 : isPortInterface: 0
MIG: 11:00:22 : isPortInterface: 0
MIG: 11:00:22 : isPortInterface: 0
MIG: 11:00:22 : isPortInterface: 0
MIG: 11:00:22 : isPortInterface: 0
MIG: 11:00:22 : isPortInterface: 0
MIG: 11:00:22 : isPortInterface: 0
MIG: 11:00:22 : isPortInterface: 0
MIG: 11:00:22 : isPortInterface: 0
MIG: 11:00:22 :  locked false  
MIG: 11:00:22 : HDL Language: Verilog
MIG: 11:00:22 : compInfo: false
MIG: 11:00:22 : Vivado Options xc7a200t fbg676 -2
MIG: 11:00:22 : 1: xc7a200t 2: fbg676 3: -2
MIG: 11:00:22 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 11:00:23 : xilinx_path: E:/Program/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 11:00:23 : I am in catch area
MIG: 11:00:23 : Running E:/Program/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/WORKSPACE/FPGA/Final_Project_RTES/Final_Project_RTES.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/xil_txt.in -cg_exc_out d:/WORKSPACE/FPGA/Final_Project_RTES/Final_Project_RTES.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/xil_txt.out ... 
MIG: 11:00:35 : XML_INPUT_FILE: d:/WORKSPACE/FPGA/Final_Project_RTES/Final_Project_RTES.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/ac701_system_mig.prj
MIG: 11:00:35 : Component_Name: system_axi_ddr_cntrl_0
MIG: 11:00:35 : Moving system_axi_ddr_cntrl_0 ...
MIG: 11:00:35 : Moving system_axi_ddr_cntrl_0.veo ...
MIG: 11:00:35 : Moving system_axi_ddr_cntrl_0_xmdf.tcl ...
MIG: 11:00:35 : Running simulation.xit
MIG: 11:00:35 : ################# RUNNING MIG BATCH ###################
MIG: 11:00:35 : Writing IN file for 'system_axi_ddr_cntrl_0'...compDirPath: e:/Program/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/WORKSPACE/FPGA/Final_Project_RTES/Final_Project_RTES.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0
MIG: 11:00:35 : synp_flow:  -- synthesis_mode: Other
MIG: 11:00:35 : outputDirectory: d:/WORKSPACE/FPGA/Final_Project_RTES/Final_Project_RTES.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/_tmp/
MIG: 11:00:35 : vivado_mode: xpg_bd
MIG: 11:00:35 : isPortInterface: 0
MIG: 11:00:35 : isPortInterface: 0
MIG: 11:00:35 : isPortInterface: 0
MIG: 11:00:35 : isPortInterface: 0
MIG: 11:00:35 : isPortInterface: 0
MIG: 11:00:35 : isPortInterface: 0
MIG: 11:00:35 : isPortInterface: 0
MIG: 11:00:35 : isPortInterface: 0
MIG: 11:00:35 : isPortInterface: 0
MIG: 11:00:35 : isPortInterface: 0
MIG: 11:00:35 : isPortInterface: 0
MIG: 11:00:35 : isPortInterface: 0
MIG: 11:00:35 : isPortInterface: 0
MIG: 11:00:35 : isPortInterface: 0
MIG: 11:00:35 : isPortInterface: 0
MIG: 11:00:35 : isPortInterface: 0
MIG: 11:00:35 : isPortInterface: 0
MIG: 11:00:35 : isPortInterface: 0
MIG: 11:00:35 : isPortInterface: 0
MIG: 11:00:35 : isPortInterface: 0
MIG: 11:00:35 : isPortInterface: 0
MIG: 11:00:35 : isPortInterface: 0
MIG: 11:00:35 : isPortInterface: 0
MIG: 11:00:35 : isPortInterface: 0
MIG: 11:00:35 : isPortInterface: 0
MIG: 11:00:35 : isPortInterface: 0
MIG: 11:00:35 : isPortInterface: 0
MIG: 11:00:35 : isPortInterface: 0
MIG: 11:00:35 : isPortInterface: 0
MIG: 11:00:35 : isPortInterface: 0
MIG: 11:00:35 : isPortInterface: 0
MIG: 11:00:35 : isPortInterface: 0
MIG: 11:00:35 : isPortInterface: 0
MIG: 11:00:35 : isPortInterface: 0
MIG: 11:00:35 : isPortInterface: 0
MIG: 11:00:35 : isPortInterface: 0
MIG: 11:00:35 : isPortInterface: 0
MIG: 11:00:35 : isPortInterface: 0
MIG: 11:00:35 : isPortInterface: 0
MIG: 11:00:35 : isPortInterface: 0
MIG: 11:00:35 : isPortInterface: 0
MIG: 11:00:35 : isPortInterface: 0
MIG: 11:00:35 : isPortInterface: 0
MIG: 11:00:35 : isPortInterface: 0
MIG: 11:00:35 : isPortInterface: 0
MIG: 11:00:35 : isPortInterface: 0
MIG: 11:00:35 : isPortInterface: 0
MIG: 11:00:35 : isPortInterface: 0
MIG: 11:00:35 : isPortInterface: 0
MIG: 11:00:35 : isPortInterface: 0
MIG: 11:00:35 : isPortInterface: 0
MIG: 11:00:35 : isPortInterface: 0
MIG: 11:00:35 : isPortInterface: 0
MIG: 11:00:35 : isPortInterface: 0
MIG: 11:00:35 : isPortInterface: 0
MIG: 11:00:35 : isPortInterface: 0
MIG: 11:00:35 : isPortInterface: 0
MIG: 11:00:35 : isPortInterface: 0
MIG: 11:00:35 : isPortInterface: 0
MIG: 11:00:35 : isPortInterface: 0
MIG: 11:00:35 : isPortInterface: 0
MIG: 11:00:35 : isPortInterface: 0
MIG: 11:00:35 : isPortInterface: 0
MIG: 11:00:35 : isPortInterface: 0
MIG: 11:00:35 : isPortInterface: 0
MIG: 11:00:35 : isPortInterface: 0
MIG: 11:00:35 : isPortInterface: 0
MIG: 11:00:35 : isPortInterface: 0
MIG: 11:00:35 : isPortInterface: 0
MIG: 11:00:35 : isPortInterface: 0
MIG: 11:00:35 : isPortInterface: 0
MIG: 11:00:35 : isPortInterface: 0
MIG: 11:00:35 : isPortInterface: 0
MIG: 11:00:35 : isPortInterface: 0
MIG: 11:00:35 : isPortInterface: 0
MIG: 11:00:35 : isPortInterface: 0
MIG: 11:00:35 : isPortInterface: 0
MIG: 11:00:35 : isPortInterface: 0
MIG: 11:00:35 : isPortInterface: 0
MIG: 11:00:35 : isPortInterface: 0
MIG: 11:00:35 : isPortInterface: 0
MIG: 11:00:35 : isPortInterface: 0
MIG: 11:00:35 : isPortInterface: 0
MIG: 11:00:35 : isPortInterface: 0
MIG: 11:00:35 : isPortInterface: 0
MIG: 11:00:35 : isPortInterface: 0
MIG: 11:00:35 : isPortInterface: 0
MIG: 11:00:35 : isPortInterface: 0
MIG: 11:00:35 : isPortInterface: 0
MIG: 11:00:35 : isPortInterface: 0
MIG: 11:00:35 : isPortInterface: 0
MIG: 11:00:35 : isPortInterface: 0
MIG: 11:00:35 : isPortInterface: 0
MIG: 11:00:35 : isPortInterface: 0
MIG: 11:00:35 : isPortInterface: 0
MIG: 11:00:35 : isPortInterface: 0
MIG: 11:00:35 : isPortInterface: 0
MIG: 11:00:35 : isPortInterface: 0
MIG: 11:00:35 : isPortInterface: 0
MIG: 11:00:35 : isPortInterface: 0
MIG: 11:00:35 : isPortInterface: 0
MIG: 11:00:35 : isPortInterface: 0
MIG: 11:00:35 : isPortInterface: 0
MIG: 11:00:35 : isPortInterface: 0
MIG: 11:00:35 : isPortInterface: 0
MIG: 11:00:35 : isPortInterface: 0
MIG: 11:00:35 : isPortInterface: 0
MIG: 11:00:35 : isPortInterface: 0
MIG: 11:00:35 : isPortInterface: 0
MIG: 11:00:35 : isPortInterface: 0
MIG: 11:00:35 : isPortInterface: 0
MIG: 11:00:35 : isPortInterface: 0
MIG: 11:00:35 : isPortInterface: 0
MIG: 11:00:35 : isPortInterface: 0
MIG: 11:00:35 : isPortInterface: 0
MIG: 11:00:35 : isPortInterface: 0
MIG: 11:00:35 : isPortInterface: 0
MIG: 11:00:35 : isPortInterface: 0
MIG: 11:00:35 : isPortInterface: 0
MIG: 11:00:35 : isPortInterface: 0
MIG: 11:00:35 : isPortInterface: 0
MIG: 11:00:35 : isPortInterface: 0
MIG: 11:00:35 : isPortInterface: 0
MIG: 11:00:35 : isPortInterface: 0
MIG: 11:00:35 : isPortInterface: 0
MIG: 11:00:35 : isPortInterface: 0
MIG: 11:00:35 : isPortInterface: 0
MIG: 11:00:35 : isPortInterface: 0
MIG: 11:00:35 : isPortInterface: 0
MIG: 11:00:35 : isPortInterface: 0
MIG: 11:00:35 : isPortInterface: 0
MIG: 11:00:35 : isPortInterface: 0
MIG: 11:00:35 : isPortInterface: 0
MIG: 11:00:35 : isPortInterface: 0
MIG: 11:00:35 : isPortInterface: 0
MIG: 11:00:35 : isPortInterface: 0
MIG: 11:00:35 : isPortInterface: 0
MIG: 11:00:35 : isPortInterface: 0
MIG: 11:00:35 : isPortInterface: 0
MIG: 11:00:35 : isPortInterface: 0
MIG: 11:00:35 : isPortInterface: 0
MIG: 11:00:35 : isPortInterface: 0
MIG: 11:00:35 : isPortInterface: 0
MIG: 11:00:35 : isPortInterface: 0
MIG: 11:00:35 : isPortInterface: 0
MIG: 11:00:35 : isPortInterface: 0
MIG: 11:00:35 : isPortInterface: 0
MIG: 11:00:35 : isPortInterface: 0
MIG: 11:00:35 : isPortInterface: 0
MIG: 11:00:35 : isPortInterface: 0
MIG: 11:00:35 : isPortInterface: 0
MIG: 11:00:35 : isPortInterface: 0
MIG: 11:00:35 : isPortInterface: 0
MIG: 11:00:35 : isPortInterface: 0
MIG: 11:00:35 : isPortInterface: 0
MIG: 11:00:35 : isPortInterface: 0
MIG: 11:00:35 : isPortInterface: 0
MIG: 11:00:35 : isPortInterface: 0
MIG: 11:00:35 : isPortInterface: 0
MIG: 11:00:35 : isPortInterface: 0
MIG: 11:00:35 : isPortInterface: 0
MIG: 11:00:35 : isPortInterface: 0
MIG: 11:00:35 : isPortInterface: 0
MIG: 11:00:35 : isPortInterface: 0
MIG: 11:00:35 : isPortInterface: 0
MIG: 11:00:35 : isPortInterface: 0
MIG: 11:00:35 : isPortInterface: 0
MIG: 11:00:35 : isPortInterface: 0
MIG: 11:00:35 : isPortInterface: 0
MIG: 11:00:35 : isPortInterface: 0
MIG: 11:00:35 : isPortInterface: 0
MIG: 11:00:35 : isPortInterface: 0
MIG: 11:00:35 : isPortInterface: 0
MIG: 11:00:35 : isPortInterface: 0
MIG: 11:00:35 : isPortInterface: 0
MIG: 11:00:35 : isPortInterface: 0
MIG: 11:00:35 : isPortInterface: 0
MIG: 11:00:35 : isPortInterface: 0
MIG: 11:00:35 : isPortInterface: 0
MIG: 11:00:35 : isPortInterface: 0
MIG: 11:00:35 : isPortInterface: 0
MIG: 11:00:35 : isPortInterface: 0
MIG: 11:00:35 : isPortInterface: 0
MIG: 11:00:35 : isPortInterface: 0
MIG: 11:00:35 : isPortInterface: 0
MIG: 11:00:35 : isPortInterface: 0
MIG: 11:00:35 : isPortInterface: 0
MIG: 11:00:35 : isPortInterface: 0
MIG: 11:00:35 : isPortInterface: 0
MIG: 11:00:35 : isPortInterface: 0
MIG: 11:00:35 : isPortInterface: 1
MIG: 11:00:35 : isPortInterface: 0
MIG: 11:00:35 : isPortInterface: 0
MIG: 11:00:35 : isPortInterface: 0
MIG: 11:00:35 : isPortInterface: 0
MIG: 11:00:35 : isPortInterface: 0
MIG: 11:00:35 : isPortInterface: 0
MIG: 11:00:35 : isPortInterface: 0
MIG: 11:00:35 : isPortInterface: 0
MIG: 11:00:35 : isPortInterface: 0
MIG: 11:00:35 : isPortInterface: 0
MIG: 11:00:35 :  locked false  
MIG: 11:00:35 : HDL Language: Verilog
MIG: 11:00:35 : compInfo: false
MIG: 11:00:35 : Vivado Options xc7a200t fbg676 -2
MIG: 11:00:35 : 1: xc7a200t 2: fbg676 3: -2
MIG: 11:00:35 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 11:00:35 : xilinx_path: E:/Program/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 11:00:35 : I am in catch area
MIG: 11:00:35 : Running E:/Program/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/WORKSPACE/FPGA/Final_Project_RTES/Final_Project_RTES.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/xil_txt.in -cg_exc_out d:/WORKSPACE/FPGA/Final_Project_RTES/Final_Project_RTES.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/xil_txt.out ... 
MIG: 11:00:48 : XML_INPUT_FILE: d:/WORKSPACE/FPGA/Final_Project_RTES/Final_Project_RTES.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/ac701_system_mig.prj
MIG: 11:00:48 : Component_Name: system_axi_ddr_cntrl_0
MIG: 11:00:48 : Moving system_axi_ddr_cntrl_0 ...
MIG: 11:00:48 : Moving system_axi_ddr_cntrl_0.veo ...
MIG: 11:00:48 : Moving system_axi_ddr_cntrl_0_xmdf.tcl ...
MIG: 11:00:48 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 11:00:48 : IGN:     <ModuleName>system_axi_ddr_cntrl_0</ModuleName> <==>     <ModuleName>system_axi_ddr_cntrl_0</ModuleName> 
MIG: 11:00:48 : ERR:     <Version>2.0</Version> <==>     <Version>4.0</Version> 
MIG: 11:00:48 : ################# RUNNING MIG BATCH ###################
MIG: 11:00:48 : Writing IN file for 'system_axi_ddr_cntrl_0'...compDirPath: e:/Program/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/WORKSPACE/FPGA/Final_Project_RTES/Final_Project_RTES.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0
MIG: 11:00:48 : synp_flow:  -- synthesis_mode: Other
MIG: 11:00:48 : outputDirectory: d:/WORKSPACE/FPGA/Final_Project_RTES/Final_Project_RTES.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/_tmp/
MIG: 11:00:48 : vivado_mode: xpg_bd
MIG: 11:00:48 : isPortInterface: 0
MIG: 11:00:48 : isPortInterface: 0
MIG: 11:00:48 : isPortInterface: 0
MIG: 11:00:48 : isPortInterface: 0
MIG: 11:00:48 : isPortInterface: 0
MIG: 11:00:48 : isPortInterface: 0
MIG: 11:00:48 : isPortInterface: 0
MIG: 11:00:48 : isPortInterface: 0
MIG: 11:00:48 : isPortInterface: 0
MIG: 11:00:48 : isPortInterface: 0
MIG: 11:00:48 : isPortInterface: 0
MIG: 11:00:48 : isPortInterface: 0
MIG: 11:00:48 : isPortInterface: 0
MIG: 11:00:48 : isPortInterface: 0
MIG: 11:00:48 : isPortInterface: 0
MIG: 11:00:48 : isPortInterface: 0
MIG: 11:00:48 : isPortInterface: 0
MIG: 11:00:48 : isPortInterface: 0
MIG: 11:00:49 : isPortInterface: 0
MIG: 11:00:49 : isPortInterface: 0
MIG: 11:00:49 : isPortInterface: 0
MIG: 11:00:49 : isPortInterface: 0
MIG: 11:00:49 : isPortInterface: 0
MIG: 11:00:49 : isPortInterface: 0
MIG: 11:00:49 : isPortInterface: 0
MIG: 11:00:49 : isPortInterface: 0
MIG: 11:00:49 : isPortInterface: 0
MIG: 11:00:49 : isPortInterface: 0
MIG: 11:00:49 : isPortInterface: 0
MIG: 11:00:49 : isPortInterface: 0
MIG: 11:00:49 : isPortInterface: 0
MIG: 11:00:49 : isPortInterface: 0
MIG: 11:00:49 : isPortInterface: 0
MIG: 11:00:49 : isPortInterface: 0
MIG: 11:00:49 : isPortInterface: 0
MIG: 11:00:49 : isPortInterface: 0
MIG: 11:00:49 : isPortInterface: 0
MIG: 11:00:49 : isPortInterface: 0
MIG: 11:00:49 : isPortInterface: 0
MIG: 11:00:49 : isPortInterface: 0
MIG: 11:00:49 : isPortInterface: 0
MIG: 11:00:49 : isPortInterface: 0
MIG: 11:00:49 : isPortInterface: 0
MIG: 11:00:49 : isPortInterface: 0
MIG: 11:00:49 : isPortInterface: 0
MIG: 11:00:49 : isPortInterface: 0
MIG: 11:00:49 : isPortInterface: 0
MIG: 11:00:49 : isPortInterface: 0
MIG: 11:00:49 : isPortInterface: 0
MIG: 11:00:49 : isPortInterface: 0
MIG: 11:00:49 : isPortInterface: 0
MIG: 11:00:49 : isPortInterface: 0
MIG: 11:00:49 : isPortInterface: 0
MIG: 11:00:49 : isPortInterface: 0
MIG: 11:00:49 : isPortInterface: 0
MIG: 11:00:49 : isPortInterface: 0
MIG: 11:00:49 : isPortInterface: 0
MIG: 11:00:49 : isPortInterface: 0
MIG: 11:00:49 : isPortInterface: 0
MIG: 11:00:49 : isPortInterface: 0
MIG: 11:00:49 : isPortInterface: 0
MIG: 11:00:49 : isPortInterface: 0
MIG: 11:00:49 : isPortInterface: 0
MIG: 11:00:49 : isPortInterface: 0
MIG: 11:00:49 : isPortInterface: 0
MIG: 11:00:49 : isPortInterface: 0
MIG: 11:00:49 : isPortInterface: 0
MIG: 11:00:49 : isPortInterface: 0
MIG: 11:00:49 : isPortInterface: 0
MIG: 11:00:49 : isPortInterface: 0
MIG: 11:00:49 : isPortInterface: 0
MIG: 11:00:49 : isPortInterface: 0
MIG: 11:00:49 : isPortInterface: 0
MIG: 11:00:49 : isPortInterface: 0
MIG: 11:00:49 : isPortInterface: 0
MIG: 11:00:49 : isPortInterface: 0
MIG: 11:00:49 : isPortInterface: 0
MIG: 11:00:49 : isPortInterface: 0
MIG: 11:00:49 : isPortInterface: 0
MIG: 11:00:49 : isPortInterface: 0
MIG: 11:00:49 : isPortInterface: 0
MIG: 11:00:49 : isPortInterface: 0
MIG: 11:00:49 : isPortInterface: 0
MIG: 11:00:49 : isPortInterface: 0
MIG: 11:00:49 : isPortInterface: 0
MIG: 11:00:49 : isPortInterface: 0
MIG: 11:00:49 : isPortInterface: 0
MIG: 11:00:49 : isPortInterface: 0
MIG: 11:00:49 : isPortInterface: 0
MIG: 11:00:49 : isPortInterface: 0
MIG: 11:00:49 : isPortInterface: 0
MIG: 11:00:49 : isPortInterface: 0
MIG: 11:00:49 : isPortInterface: 0
MIG: 11:00:49 : isPortInterface: 0
MIG: 11:00:49 : isPortInterface: 0
MIG: 11:00:49 : isPortInterface: 0
MIG: 11:00:49 : isPortInterface: 0
MIG: 11:00:49 : isPortInterface: 0
MIG: 11:00:49 : isPortInterface: 0
MIG: 11:00:49 : isPortInterface: 0
MIG: 11:00:49 : isPortInterface: 0
MIG: 11:00:49 : isPortInterface: 0
MIG: 11:00:49 : isPortInterface: 0
MIG: 11:00:49 : isPortInterface: 0
MIG: 11:00:49 : isPortInterface: 0
MIG: 11:00:49 : isPortInterface: 0
MIG: 11:00:49 : isPortInterface: 0
MIG: 11:00:49 : isPortInterface: 0
MIG: 11:00:49 : isPortInterface: 0
MIG: 11:00:49 : isPortInterface: 0
MIG: 11:00:49 : isPortInterface: 0
MIG: 11:00:49 : isPortInterface: 0
MIG: 11:00:49 : isPortInterface: 0
MIG: 11:00:49 : isPortInterface: 0
MIG: 11:00:49 : isPortInterface: 0
MIG: 11:00:49 : isPortInterface: 0
MIG: 11:00:49 : isPortInterface: 0
MIG: 11:00:49 : isPortInterface: 0
MIG: 11:00:49 : isPortInterface: 0
MIG: 11:00:49 : isPortInterface: 0
MIG: 11:00:49 : isPortInterface: 0
MIG: 11:00:49 : isPortInterface: 0
MIG: 11:00:49 : isPortInterface: 0
MIG: 11:00:49 : isPortInterface: 0
MIG: 11:00:49 : isPortInterface: 0
MIG: 11:00:49 : isPortInterface: 0
MIG: 11:00:49 : isPortInterface: 0
MIG: 11:00:49 : isPortInterface: 0
MIG: 11:00:49 : isPortInterface: 0
MIG: 11:00:49 : isPortInterface: 0
MIG: 11:00:49 : isPortInterface: 0
MIG: 11:00:49 : isPortInterface: 0
MIG: 11:00:49 : isPortInterface: 0
MIG: 11:00:49 : isPortInterface: 0
MIG: 11:00:49 : isPortInterface: 0
MIG: 11:00:49 : isPortInterface: 0
MIG: 11:00:49 : isPortInterface: 0
MIG: 11:00:49 : isPortInterface: 0
MIG: 11:00:49 : isPortInterface: 0
MIG: 11:00:49 : isPortInterface: 0
MIG: 11:00:49 : isPortInterface: 0
MIG: 11:00:49 : isPortInterface: 0
MIG: 11:00:49 : isPortInterface: 0
MIG: 11:00:49 : isPortInterface: 0
MIG: 11:00:49 : isPortInterface: 0
MIG: 11:00:49 : isPortInterface: 0
MIG: 11:00:49 : isPortInterface: 0
MIG: 11:00:49 : isPortInterface: 0
MIG: 11:00:49 : isPortInterface: 0
MIG: 11:00:49 : isPortInterface: 0
MIG: 11:00:49 : isPortInterface: 0
MIG: 11:00:49 : isPortInterface: 0
MIG: 11:00:49 : isPortInterface: 0
MIG: 11:00:49 : isPortInterface: 0
MIG: 11:00:49 : isPortInterface: 0
MIG: 11:00:49 : isPortInterface: 0
MIG: 11:00:49 : isPortInterface: 0
MIG: 11:00:49 : isPortInterface: 0
MIG: 11:00:49 : isPortInterface: 0
MIG: 11:00:49 : isPortInterface: 0
MIG: 11:00:49 : isPortInterface: 0
MIG: 11:00:49 : isPortInterface: 0
MIG: 11:00:49 : isPortInterface: 0
MIG: 11:00:49 : isPortInterface: 0
MIG: 11:00:49 : isPortInterface: 0
MIG: 11:00:49 : isPortInterface: 0
MIG: 11:00:49 : isPortInterface: 0
MIG: 11:00:49 : isPortInterface: 0
MIG: 11:00:49 : isPortInterface: 0
MIG: 11:00:49 : isPortInterface: 0
MIG: 11:00:49 : isPortInterface: 0
MIG: 11:00:49 : isPortInterface: 0
MIG: 11:00:49 : isPortInterface: 0
MIG: 11:00:49 : isPortInterface: 0
MIG: 11:00:49 : isPortInterface: 0
MIG: 11:00:49 : isPortInterface: 0
MIG: 11:00:49 : isPortInterface: 0
MIG: 11:00:49 : isPortInterface: 0
MIG: 11:00:49 : isPortInterface: 0
MIG: 11:00:49 : isPortInterface: 0
MIG: 11:00:49 : isPortInterface: 0
MIG: 11:00:49 : isPortInterface: 0
MIG: 11:00:49 : isPortInterface: 0
MIG: 11:00:49 : isPortInterface: 0
MIG: 11:00:49 : isPortInterface: 0
MIG: 11:00:49 : isPortInterface: 0
MIG: 11:00:49 : isPortInterface: 0
MIG: 11:00:49 : isPortInterface: 0
MIG: 11:00:49 : isPortInterface: 0
MIG: 11:00:49 : isPortInterface: 0
MIG: 11:00:49 : isPortInterface: 1
MIG: 11:00:49 : isPortInterface: 0
MIG: 11:00:49 : isPortInterface: 0
MIG: 11:00:49 : isPortInterface: 0
MIG: 11:00:49 : isPortInterface: 0
MIG: 11:00:49 : isPortInterface: 0
MIG: 11:00:49 : isPortInterface: 0
MIG: 11:00:49 : isPortInterface: 0
MIG: 11:00:49 : isPortInterface: 0
MIG: 11:00:49 : isPortInterface: 0
MIG: 11:00:49 : isPortInterface: 0
MIG: 11:00:49 :  locked false  
MIG: 11:00:49 : HDL Language: Verilog
MIG: 11:00:49 : compInfo: false
MIG: 11:00:49 : Vivado Options xc7a200t fbg676 -2
MIG: 11:00:49 : 1: xc7a200t 2: fbg676 3: -2
MIG: 11:00:49 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 11:00:49 : xilinx_path: E:/Program/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 11:00:49 : I am in catch area
MIG: 11:00:49 : Running E:/Program/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/WORKSPACE/FPGA/Final_Project_RTES/Final_Project_RTES.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/xil_txt.in -cg_exc_out d:/WORKSPACE/FPGA/Final_Project_RTES/Final_Project_RTES.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/xil_txt.out ... 
MIG: 11:01:02 : XML_INPUT_FILE: d:/WORKSPACE/FPGA/Final_Project_RTES/Final_Project_RTES.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/ac701_system_mig.prj
MIG: 11:01:02 : Component_Name: system_axi_ddr_cntrl_0
MIG: 11:01:02 : Moving system_axi_ddr_cntrl_0 ...
MIG: 11:01:02 : Moving system_axi_ddr_cntrl_0.veo ...
MIG: 11:01:02 : Moving system_axi_ddr_cntrl_0_xmdf.tcl ...
MIG: 11:01:02 : Running implementation.xit
MIG: 11:01:02 : IGN:     <ModuleName>system_axi_ddr_cntrl_0</ModuleName> <==>     <ModuleName>system_axi_ddr_cntrl_0</ModuleName> 
MIG: 11:01:02 : ERR:     <Version>2.0</Version> <==>     <Version>4.0</Version> 
MIG: 11:01:02 : ################# RUNNING MIG BATCH ###################
MIG: 11:01:02 : Writing IN file for 'system_axi_ddr_cntrl_0'...compDirPath: e:/Program/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/WORKSPACE/FPGA/Final_Project_RTES/Final_Project_RTES.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0
MIG: 11:01:03 : synp_flow:  -- synthesis_mode: Other
MIG: 11:01:03 : outputDirectory: d:/WORKSPACE/FPGA/Final_Project_RTES/Final_Project_RTES.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/_tmp/
MIG: 11:01:03 : vivado_mode: xpg_bd
MIG: 11:01:03 : isPortInterface: 0
MIG: 11:01:03 : isPortInterface: 0
MIG: 11:01:03 : isPortInterface: 0
MIG: 11:01:03 : isPortInterface: 0
MIG: 11:01:03 : isPortInterface: 0
MIG: 11:01:03 : isPortInterface: 0
MIG: 11:01:03 : isPortInterface: 0
MIG: 11:01:03 : isPortInterface: 0
MIG: 11:01:03 : isPortInterface: 0
MIG: 11:01:03 : isPortInterface: 0
MIG: 11:01:03 : isPortInterface: 0
MIG: 11:01:03 : isPortInterface: 0
MIG: 11:01:03 : isPortInterface: 0
MIG: 11:01:03 : isPortInterface: 0
MIG: 11:01:03 : isPortInterface: 0
MIG: 11:01:03 : isPortInterface: 0
MIG: 11:01:03 : isPortInterface: 0
MIG: 11:01:03 : isPortInterface: 0
MIG: 11:01:03 : isPortInterface: 0
MIG: 11:01:03 : isPortInterface: 0
MIG: 11:01:03 : isPortInterface: 0
MIG: 11:01:03 : isPortInterface: 0
MIG: 11:01:03 : isPortInterface: 0
MIG: 11:01:03 : isPortInterface: 0
MIG: 11:01:03 : isPortInterface: 0
MIG: 11:01:03 : isPortInterface: 0
MIG: 11:01:03 : isPortInterface: 0
MIG: 11:01:03 : isPortInterface: 0
MIG: 11:01:03 : isPortInterface: 0
MIG: 11:01:03 : isPortInterface: 0
MIG: 11:01:03 : isPortInterface: 0
MIG: 11:01:03 : isPortInterface: 0
MIG: 11:01:03 : isPortInterface: 0
MIG: 11:01:03 : isPortInterface: 0
MIG: 11:01:03 : isPortInterface: 0
MIG: 11:01:03 : isPortInterface: 0
MIG: 11:01:03 : isPortInterface: 0
MIG: 11:01:03 : isPortInterface: 0
MIG: 11:01:03 : isPortInterface: 0
MIG: 11:01:03 : isPortInterface: 0
MIG: 11:01:03 : isPortInterface: 0
MIG: 11:01:03 : isPortInterface: 0
MIG: 11:01:03 : isPortInterface: 0
MIG: 11:01:03 : isPortInterface: 0
MIG: 11:01:03 : isPortInterface: 0
MIG: 11:01:03 : isPortInterface: 0
MIG: 11:01:03 : isPortInterface: 0
MIG: 11:01:03 : isPortInterface: 0
MIG: 11:01:03 : isPortInterface: 0
MIG: 11:01:03 : isPortInterface: 0
MIG: 11:01:03 : isPortInterface: 0
MIG: 11:01:03 : isPortInterface: 0
MIG: 11:01:03 : isPortInterface: 0
MIG: 11:01:03 : isPortInterface: 0
MIG: 11:01:03 : isPortInterface: 0
MIG: 11:01:03 : isPortInterface: 0
MIG: 11:01:03 : isPortInterface: 0
MIG: 11:01:03 : isPortInterface: 0
MIG: 11:01:03 : isPortInterface: 0
MIG: 11:01:03 : isPortInterface: 0
MIG: 11:01:03 : isPortInterface: 0
MIG: 11:01:03 : isPortInterface: 0
MIG: 11:01:03 : isPortInterface: 0
MIG: 11:01:03 : isPortInterface: 0
MIG: 11:01:03 : isPortInterface: 0
MIG: 11:01:03 : isPortInterface: 0
MIG: 11:01:03 : isPortInterface: 0
MIG: 11:01:03 : isPortInterface: 0
MIG: 11:01:03 : isPortInterface: 0
MIG: 11:01:03 : isPortInterface: 0
MIG: 11:01:03 : isPortInterface: 0
MIG: 11:01:03 : isPortInterface: 0
MIG: 11:01:03 : isPortInterface: 0
MIG: 11:01:03 : isPortInterface: 0
MIG: 11:01:03 : isPortInterface: 0
MIG: 11:01:03 : isPortInterface: 0
MIG: 11:01:03 : isPortInterface: 0
MIG: 11:01:03 : isPortInterface: 0
MIG: 11:01:03 : isPortInterface: 0
MIG: 11:01:03 : isPortInterface: 0
MIG: 11:01:03 : isPortInterface: 0
MIG: 11:01:03 : isPortInterface: 0
MIG: 11:01:03 : isPortInterface: 0
MIG: 11:01:03 : isPortInterface: 0
MIG: 11:01:03 : isPortInterface: 0
MIG: 11:01:03 : isPortInterface: 0
MIG: 11:01:03 : isPortInterface: 0
MIG: 11:01:03 : isPortInterface: 0
MIG: 11:01:03 : isPortInterface: 0
MIG: 11:01:03 : isPortInterface: 0
MIG: 11:01:03 : isPortInterface: 0
MIG: 11:01:03 : isPortInterface: 0
MIG: 11:01:03 : isPortInterface: 0
MIG: 11:01:03 : isPortInterface: 0
MIG: 11:01:03 : isPortInterface: 0
MIG: 11:01:03 : isPortInterface: 0
MIG: 11:01:03 : isPortInterface: 0
MIG: 11:01:03 : isPortInterface: 0
MIG: 11:01:03 : isPortInterface: 0
MIG: 11:01:03 : isPortInterface: 0
MIG: 11:01:03 : isPortInterface: 0
MIG: 11:01:03 : isPortInterface: 0
MIG: 11:01:03 : isPortInterface: 0
MIG: 11:01:03 : isPortInterface: 0
MIG: 11:01:03 : isPortInterface: 0
MIG: 11:01:03 : isPortInterface: 0
MIG: 11:01:03 : isPortInterface: 0
MIG: 11:01:03 : isPortInterface: 0
MIG: 11:01:03 : isPortInterface: 0
MIG: 11:01:03 : isPortInterface: 0
MIG: 11:01:03 : isPortInterface: 0
MIG: 11:01:03 : isPortInterface: 0
MIG: 11:01:03 : isPortInterface: 0
MIG: 11:01:03 : isPortInterface: 0
MIG: 11:01:03 : isPortInterface: 0
MIG: 11:01:03 : isPortInterface: 0
MIG: 11:01:03 : isPortInterface: 0
MIG: 11:01:03 : isPortInterface: 0
MIG: 11:01:03 : isPortInterface: 0
MIG: 11:01:03 : isPortInterface: 0
MIG: 11:01:03 : isPortInterface: 0
MIG: 11:01:03 : isPortInterface: 0
MIG: 11:01:03 : isPortInterface: 0
MIG: 11:01:03 : isPortInterface: 0
MIG: 11:01:03 : isPortInterface: 0
MIG: 11:01:03 : isPortInterface: 0
MIG: 11:01:03 : isPortInterface: 0
MIG: 11:01:03 : isPortInterface: 0
MIG: 11:01:03 : isPortInterface: 0
MIG: 11:01:03 : isPortInterface: 0
MIG: 11:01:03 : isPortInterface: 0
MIG: 11:01:03 : isPortInterface: 0
MIG: 11:01:03 : isPortInterface: 0
MIG: 11:01:03 : isPortInterface: 0
MIG: 11:01:03 : isPortInterface: 0
MIG: 11:01:03 : isPortInterface: 0
MIG: 11:01:03 : isPortInterface: 0
MIG: 11:01:03 : isPortInterface: 0
MIG: 11:01:03 : isPortInterface: 0
MIG: 11:01:03 : isPortInterface: 0
MIG: 11:01:03 : isPortInterface: 0
MIG: 11:01:03 : isPortInterface: 0
MIG: 11:01:03 : isPortInterface: 0
MIG: 11:01:03 : isPortInterface: 0
MIG: 11:01:03 : isPortInterface: 0
MIG: 11:01:03 : isPortInterface: 0
MIG: 11:01:03 : isPortInterface: 0
MIG: 11:01:03 : isPortInterface: 0
MIG: 11:01:03 : isPortInterface: 0
MIG: 11:01:03 : isPortInterface: 0
MIG: 11:01:03 : isPortInterface: 0
MIG: 11:01:03 : isPortInterface: 0
MIG: 11:01:03 : isPortInterface: 0
MIG: 11:01:03 : isPortInterface: 0
MIG: 11:01:03 : isPortInterface: 0
MIG: 11:01:03 : isPortInterface: 0
MIG: 11:01:03 : isPortInterface: 0
MIG: 11:01:03 : isPortInterface: 0
MIG: 11:01:03 : isPortInterface: 0
MIG: 11:01:03 : isPortInterface: 0
MIG: 11:01:03 : isPortInterface: 0
MIG: 11:01:03 : isPortInterface: 0
MIG: 11:01:03 : isPortInterface: 0
MIG: 11:01:03 : isPortInterface: 0
MIG: 11:01:03 : isPortInterface: 0
MIG: 11:01:03 : isPortInterface: 0
MIG: 11:01:03 : isPortInterface: 0
MIG: 11:01:03 : isPortInterface: 0
MIG: 11:01:03 : isPortInterface: 0
MIG: 11:01:03 : isPortInterface: 0
MIG: 11:01:03 : isPortInterface: 0
MIG: 11:01:03 : isPortInterface: 0
MIG: 11:01:03 : isPortInterface: 0
MIG: 11:01:03 : isPortInterface: 0
MIG: 11:01:03 : isPortInterface: 0
MIG: 11:01:03 : isPortInterface: 0
MIG: 11:01:03 : isPortInterface: 0
MIG: 11:01:03 : isPortInterface: 0
MIG: 11:01:03 : isPortInterface: 0
MIG: 11:01:03 : isPortInterface: 0
MIG: 11:01:03 : isPortInterface: 0
MIG: 11:01:03 : isPortInterface: 0
MIG: 11:01:03 : isPortInterface: 0
MIG: 11:01:03 : isPortInterface: 0
MIG: 11:01:03 : isPortInterface: 0
MIG: 11:01:03 : isPortInterface: 0
MIG: 11:01:03 : isPortInterface: 0
MIG: 11:01:03 : isPortInterface: 0
MIG: 11:01:03 : isPortInterface: 0
MIG: 11:01:03 : isPortInterface: 0
MIG: 11:01:03 : isPortInterface: 1
MIG: 11:01:03 : isPortInterface: 0
MIG: 11:01:03 : isPortInterface: 0
MIG: 11:01:03 : isPortInterface: 0
MIG: 11:01:03 : isPortInterface: 0
MIG: 11:01:03 : isPortInterface: 0
MIG: 11:01:03 : isPortInterface: 0
MIG: 11:01:03 : isPortInterface: 0
MIG: 11:01:03 : isPortInterface: 0
MIG: 11:01:03 : isPortInterface: 0
MIG: 11:01:03 : isPortInterface: 0
MIG: 11:01:03 :  locked false  
MIG: 11:01:03 : HDL Language: Verilog
MIG: 11:01:03 : compInfo: false
MIG: 11:01:03 : Vivado Options xc7a200t fbg676 -2
MIG: 11:01:03 : 1: xc7a200t 2: fbg676 3: -2
MIG: 11:01:03 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 11:01:03 : xilinx_path: E:/Program/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 11:01:03 : I am in catch area
MIG: 11:01:03 : Running E:/Program/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/WORKSPACE/FPGA/Final_Project_RTES/Final_Project_RTES.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/xil_txt.in -cg_exc_out d:/WORKSPACE/FPGA/Final_Project_RTES/Final_Project_RTES.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/xil_txt.out ... 
MIG: 11:01:16 : XML_INPUT_FILE: d:/WORKSPACE/FPGA/Final_Project_RTES/Final_Project_RTES.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/ac701_system_mig.prj
MIG: 11:01:16 : Component_Name: system_axi_ddr_cntrl_0
MIG: 11:01:16 : Moving system_axi_ddr_cntrl_0 ...
MIG: 11:01:16 : Moving system_axi_ddr_cntrl_0.veo ...
MIG: 11:01:16 : Moving system_axi_ddr_cntrl_0_xmdf.tcl ...
MIG: 11:58:12 : Running synthesis.xit
MIG: 11:58:13 : ################# RUNNING MIG BATCH ###################
MIG: 11:58:13 : Writing IN file for 'system_axi_ddr_cntrl_0'...compDirPath: e:/Program/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/WORKSPACE/FPGA/Final_Project_RTES/Final_Project_RTES.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0
MIG: 11:58:13 : synp_flow:  -- synthesis_mode: Other
MIG: 11:58:13 : outputDirectory: d:/WORKSPACE/FPGA/Final_Project_RTES/Final_Project_RTES.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/_tmp/
MIG: 11:58:13 : vivado_mode: xpg_bd
MIG: 11:58:13 : isPortInterface: 0
MIG: 11:58:13 : isPortInterface: 0
MIG: 11:58:13 : isPortInterface: 0
MIG: 11:58:13 : isPortInterface: 0
MIG: 11:58:13 : isPortInterface: 0
MIG: 11:58:13 : isPortInterface: 0
MIG: 11:58:13 : isPortInterface: 0
MIG: 11:58:13 : isPortInterface: 0
MIG: 11:58:13 : isPortInterface: 0
MIG: 11:58:13 : isPortInterface: 0
MIG: 11:58:13 : isPortInterface: 0
MIG: 11:58:13 : isPortInterface: 0
MIG: 11:58:13 : isPortInterface: 0
MIG: 11:58:13 : isPortInterface: 0
MIG: 11:58:13 : isPortInterface: 0
MIG: 11:58:13 : isPortInterface: 0
MIG: 11:58:13 : isPortInterface: 0
MIG: 11:58:13 : isPortInterface: 0
MIG: 11:58:13 : isPortInterface: 0
MIG: 11:58:13 : isPortInterface: 0
MIG: 11:58:13 : isPortInterface: 0
MIG: 11:58:13 : isPortInterface: 0
MIG: 11:58:13 : isPortInterface: 0
MIG: 11:58:13 : isPortInterface: 0
MIG: 11:58:13 : isPortInterface: 0
MIG: 11:58:13 : isPortInterface: 0
MIG: 11:58:13 : isPortInterface: 0
MIG: 11:58:13 : isPortInterface: 0
MIG: 11:58:13 : isPortInterface: 0
MIG: 11:58:13 : isPortInterface: 0
MIG: 11:58:13 : isPortInterface: 0
MIG: 11:58:13 : isPortInterface: 0
MIG: 11:58:13 : isPortInterface: 0
MIG: 11:58:13 : isPortInterface: 0
MIG: 11:58:13 : isPortInterface: 0
MIG: 11:58:13 : isPortInterface: 0
MIG: 11:58:13 : isPortInterface: 0
MIG: 11:58:13 : isPortInterface: 0
MIG: 11:58:13 : isPortInterface: 0
MIG: 11:58:13 : isPortInterface: 0
MIG: 11:58:13 : isPortInterface: 0
MIG: 11:58:13 : isPortInterface: 0
MIG: 11:58:13 : isPortInterface: 0
MIG: 11:58:13 : isPortInterface: 0
MIG: 11:58:13 : isPortInterface: 0
MIG: 11:58:13 : isPortInterface: 0
MIG: 11:58:13 : isPortInterface: 0
MIG: 11:58:13 : isPortInterface: 0
MIG: 11:58:13 : isPortInterface: 0
MIG: 11:58:13 : isPortInterface: 0
MIG: 11:58:13 : isPortInterface: 0
MIG: 11:58:13 : isPortInterface: 0
MIG: 11:58:13 : isPortInterface: 0
MIG: 11:58:13 : isPortInterface: 0
MIG: 11:58:13 : isPortInterface: 0
MIG: 11:58:13 : isPortInterface: 0
MIG: 11:58:13 : isPortInterface: 0
MIG: 11:58:13 : isPortInterface: 0
MIG: 11:58:13 : isPortInterface: 0
MIG: 11:58:13 : isPortInterface: 0
MIG: 11:58:13 : isPortInterface: 0
MIG: 11:58:13 : isPortInterface: 0
MIG: 11:58:13 : isPortInterface: 0
MIG: 11:58:13 : isPortInterface: 0
MIG: 11:58:13 : isPortInterface: 0
MIG: 11:58:13 : isPortInterface: 0
MIG: 11:58:13 : isPortInterface: 0
MIG: 11:58:13 : isPortInterface: 0
MIG: 11:58:13 : isPortInterface: 0
MIG: 11:58:13 : isPortInterface: 0
MIG: 11:58:13 : isPortInterface: 0
MIG: 11:58:13 : isPortInterface: 0
MIG: 11:58:13 : isPortInterface: 0
MIG: 11:58:13 : isPortInterface: 0
MIG: 11:58:13 : isPortInterface: 0
MIG: 11:58:13 : isPortInterface: 0
MIG: 11:58:13 : isPortInterface: 0
MIG: 11:58:13 : isPortInterface: 0
MIG: 11:58:13 : isPortInterface: 0
MIG: 11:58:13 : isPortInterface: 0
MIG: 11:58:13 : isPortInterface: 0
MIG: 11:58:13 : isPortInterface: 0
MIG: 11:58:13 : isPortInterface: 0
MIG: 11:58:13 : isPortInterface: 0
MIG: 11:58:13 : isPortInterface: 0
MIG: 11:58:13 : isPortInterface: 0
MIG: 11:58:13 : isPortInterface: 0
MIG: 11:58:13 : isPortInterface: 0
MIG: 11:58:13 : isPortInterface: 0
MIG: 11:58:13 : isPortInterface: 0
MIG: 11:58:13 : isPortInterface: 0
MIG: 11:58:13 : isPortInterface: 0
MIG: 11:58:13 : isPortInterface: 0
MIG: 11:58:13 : isPortInterface: 0
MIG: 11:58:13 : isPortInterface: 0
MIG: 11:58:13 : isPortInterface: 0
MIG: 11:58:13 : isPortInterface: 0
MIG: 11:58:13 : isPortInterface: 0
MIG: 11:58:13 : isPortInterface: 0
MIG: 11:58:13 : isPortInterface: 0
MIG: 11:58:13 : isPortInterface: 0
MIG: 11:58:13 : isPortInterface: 0
MIG: 11:58:13 : isPortInterface: 0
MIG: 11:58:13 : isPortInterface: 0
MIG: 11:58:13 : isPortInterface: 0
MIG: 11:58:13 : isPortInterface: 0
MIG: 11:58:13 : isPortInterface: 0
MIG: 11:58:13 : isPortInterface: 0
MIG: 11:58:13 : isPortInterface: 0
MIG: 11:58:13 : isPortInterface: 0
MIG: 11:58:13 : isPortInterface: 0
MIG: 11:58:13 : isPortInterface: 0
MIG: 11:58:13 : isPortInterface: 0
MIG: 11:58:13 : isPortInterface: 0
MIG: 11:58:13 : isPortInterface: 0
MIG: 11:58:13 : isPortInterface: 0
MIG: 11:58:13 : isPortInterface: 0
MIG: 11:58:13 : isPortInterface: 0
MIG: 11:58:13 : isPortInterface: 0
MIG: 11:58:13 : isPortInterface: 0
MIG: 11:58:13 : isPortInterface: 0
MIG: 11:58:13 : isPortInterface: 0
MIG: 11:58:13 : isPortInterface: 0
MIG: 11:58:13 : isPortInterface: 0
MIG: 11:58:13 : isPortInterface: 0
MIG: 11:58:13 : isPortInterface: 0
MIG: 11:58:13 : isPortInterface: 0
MIG: 11:58:13 : isPortInterface: 0
MIG: 11:58:13 : isPortInterface: 0
MIG: 11:58:13 : isPortInterface: 0
MIG: 11:58:13 : isPortInterface: 0
MIG: 11:58:13 : isPortInterface: 0
MIG: 11:58:13 : isPortInterface: 0
MIG: 11:58:13 : isPortInterface: 0
MIG: 11:58:13 : isPortInterface: 0
MIG: 11:58:13 : isPortInterface: 0
MIG: 11:58:13 : isPortInterface: 0
MIG: 11:58:13 : isPortInterface: 0
MIG: 11:58:13 : isPortInterface: 0
MIG: 11:58:13 : isPortInterface: 0
MIG: 11:58:13 : isPortInterface: 0
MIG: 11:58:13 : isPortInterface: 0
MIG: 11:58:13 : isPortInterface: 0
MIG: 11:58:13 : isPortInterface: 0
MIG: 11:58:13 : isPortInterface: 0
MIG: 11:58:13 : isPortInterface: 0
MIG: 11:58:13 : isPortInterface: 0
MIG: 11:58:13 : isPortInterface: 0
MIG: 11:58:13 : isPortInterface: 0
MIG: 11:58:13 : isPortInterface: 0
MIG: 11:58:13 : isPortInterface: 0
MIG: 11:58:13 : isPortInterface: 0
MIG: 11:58:13 : isPortInterface: 0
MIG: 11:58:13 : isPortInterface: 0
MIG: 11:58:13 : isPortInterface: 0
MIG: 11:58:13 : isPortInterface: 0
MIG: 11:58:13 : isPortInterface: 0
MIG: 11:58:13 : isPortInterface: 0
MIG: 11:58:13 : isPortInterface: 0
MIG: 11:58:13 : isPortInterface: 0
MIG: 11:58:13 : isPortInterface: 0
MIG: 11:58:13 : isPortInterface: 0
MIG: 11:58:13 : isPortInterface: 0
MIG: 11:58:13 : isPortInterface: 0
MIG: 11:58:13 : isPortInterface: 0
MIG: 11:58:13 : isPortInterface: 0
MIG: 11:58:13 : isPortInterface: 0
MIG: 11:58:13 : isPortInterface: 0
MIG: 11:58:13 : isPortInterface: 0
MIG: 11:58:13 : isPortInterface: 0
MIG: 11:58:13 : isPortInterface: 0
MIG: 11:58:13 : isPortInterface: 0
MIG: 11:58:13 : isPortInterface: 0
MIG: 11:58:13 : isPortInterface: 0
MIG: 11:58:13 : isPortInterface: 0
MIG: 11:58:13 : isPortInterface: 0
MIG: 11:58:13 : isPortInterface: 0
MIG: 11:58:13 : isPortInterface: 0
MIG: 11:58:13 : isPortInterface: 0
MIG: 11:58:13 : isPortInterface: 0
MIG: 11:58:13 : isPortInterface: 0
MIG: 11:58:13 : isPortInterface: 0
MIG: 11:58:13 : isPortInterface: 0
MIG: 11:58:13 : isPortInterface: 0
MIG: 11:58:13 : isPortInterface: 0
MIG: 11:58:13 : isPortInterface: 0
MIG: 11:58:13 : isPortInterface: 0
MIG: 11:58:13 : isPortInterface: 0
MIG: 11:58:13 : isPortInterface: 0
MIG: 11:58:13 : isPortInterface: 0
MIG: 11:58:13 : isPortInterface: 1
MIG: 11:58:13 : isPortInterface: 0
MIG: 11:58:13 : isPortInterface: 0
MIG: 11:58:13 : isPortInterface: 0
MIG: 11:58:13 : isPortInterface: 0
MIG: 11:58:13 : isPortInterface: 0
MIG: 11:58:13 : isPortInterface: 0
MIG: 11:58:13 : isPortInterface: 0
MIG: 11:58:13 : isPortInterface: 0
MIG: 11:58:13 : isPortInterface: 0
MIG: 11:58:13 : isPortInterface: 0
MIG: 11:58:13 :  locked false  
MIG: 11:58:13 : HDL Language: Verilog
MIG: 11:58:13 : compInfo: false
MIG: 11:58:13 : Vivado Options xc7a200t fbg676 -2
MIG: 11:58:13 : 1: xc7a200t 2: fbg676 3: -2
MIG: 11:58:13 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 11:58:13 : xilinx_path: E:/Program/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 11:58:13 : I am in catch area
MIG: 11:58:13 : Running E:/Program/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/WORKSPACE/FPGA/Final_Project_RTES/Final_Project_RTES.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/xil_txt.in -cg_exc_out d:/WORKSPACE/FPGA/Final_Project_RTES/Final_Project_RTES.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/xil_txt.out ... 
MIG: 11:58:31 : XML_INPUT_FILE: d:/WORKSPACE/FPGA/Final_Project_RTES/Final_Project_RTES.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/ac701_system_mig.prj
MIG: 11:58:31 : Component_Name: system_axi_ddr_cntrl_0
MIG: 11:58:31 : Moving system_axi_ddr_cntrl_0 ...
MIG: 11:58:31 : Moving system_axi_ddr_cntrl_0.veo ...
MIG: 11:58:31 : Moving system_axi_ddr_cntrl_0_xmdf.tcl ...
MIG: 11:58:31 : Running vlog_synth_rpr.xit
MIG: 11:58:32 : IGN:     <ModuleName>system_axi_ddr_cntrl_0</ModuleName> <==>     <ModuleName>system_axi_ddr_cntrl_0</ModuleName> 
MIG: 11:58:32 : ERR:     <Version>2.0</Version> <==>     <Version>4.0</Version> 
MIG: 11:58:32 : ################# RUNNING MIG BATCH ###################
MIG: 11:58:32 : Writing IN file for 'system_axi_ddr_cntrl_0'...compDirPath: e:/Program/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/WORKSPACE/FPGA/Final_Project_RTES/Final_Project_RTES.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0
MIG: 11:58:32 : synp_flow:  -- synthesis_mode: Other
MIG: 11:58:32 : outputDirectory: d:/WORKSPACE/FPGA/Final_Project_RTES/Final_Project_RTES.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/_tmp/
MIG: 11:58:32 : vivado_mode: xpg_bd
MIG: 11:58:32 : isPortInterface: 0
MIG: 11:58:32 : isPortInterface: 0
MIG: 11:58:32 : isPortInterface: 0
MIG: 11:58:32 : isPortInterface: 0
MIG: 11:58:32 : isPortInterface: 0
MIG: 11:58:32 : isPortInterface: 0
MIG: 11:58:32 : isPortInterface: 0
MIG: 11:58:32 : isPortInterface: 0
MIG: 11:58:32 : isPortInterface: 0
MIG: 11:58:32 : isPortInterface: 0
MIG: 11:58:32 : isPortInterface: 0
MIG: 11:58:32 : isPortInterface: 0
MIG: 11:58:32 : isPortInterface: 0
MIG: 11:58:32 : isPortInterface: 0
MIG: 11:58:32 : isPortInterface: 0
MIG: 11:58:32 : isPortInterface: 0
MIG: 11:58:32 : isPortInterface: 0
MIG: 11:58:32 : isPortInterface: 0
MIG: 11:58:32 : isPortInterface: 0
MIG: 11:58:32 : isPortInterface: 0
MIG: 11:58:32 : isPortInterface: 0
MIG: 11:58:32 : isPortInterface: 0
MIG: 11:58:32 : isPortInterface: 0
MIG: 11:58:32 : isPortInterface: 0
MIG: 11:58:32 : isPortInterface: 0
MIG: 11:58:32 : isPortInterface: 0
MIG: 11:58:32 : isPortInterface: 0
MIG: 11:58:32 : isPortInterface: 0
MIG: 11:58:32 : isPortInterface: 0
MIG: 11:58:32 : isPortInterface: 0
MIG: 11:58:32 : isPortInterface: 0
MIG: 11:58:32 : isPortInterface: 0
MIG: 11:58:32 : isPortInterface: 0
MIG: 11:58:32 : isPortInterface: 0
MIG: 11:58:32 : isPortInterface: 0
MIG: 11:58:32 : isPortInterface: 0
MIG: 11:58:32 : isPortInterface: 0
MIG: 11:58:32 : isPortInterface: 0
MIG: 11:58:32 : isPortInterface: 0
MIG: 11:58:32 : isPortInterface: 0
MIG: 11:58:32 : isPortInterface: 0
MIG: 11:58:32 : isPortInterface: 0
MIG: 11:58:32 : isPortInterface: 0
MIG: 11:58:32 : isPortInterface: 0
MIG: 11:58:32 : isPortInterface: 0
MIG: 11:58:32 : isPortInterface: 0
MIG: 11:58:32 : isPortInterface: 0
MIG: 11:58:32 : isPortInterface: 0
MIG: 11:58:32 : isPortInterface: 0
MIG: 11:58:32 : isPortInterface: 0
MIG: 11:58:32 : isPortInterface: 0
MIG: 11:58:32 : isPortInterface: 0
MIG: 11:58:32 : isPortInterface: 0
MIG: 11:58:32 : isPortInterface: 0
MIG: 11:58:32 : isPortInterface: 0
MIG: 11:58:32 : isPortInterface: 0
MIG: 11:58:32 : isPortInterface: 0
MIG: 11:58:32 : isPortInterface: 0
MIG: 11:58:32 : isPortInterface: 0
MIG: 11:58:32 : isPortInterface: 0
MIG: 11:58:32 : isPortInterface: 0
MIG: 11:58:32 : isPortInterface: 0
MIG: 11:58:32 : isPortInterface: 0
MIG: 11:58:32 : isPortInterface: 0
MIG: 11:58:32 : isPortInterface: 0
MIG: 11:58:32 : isPortInterface: 0
MIG: 11:58:32 : isPortInterface: 0
MIG: 11:58:32 : isPortInterface: 0
MIG: 11:58:32 : isPortInterface: 0
MIG: 11:58:32 : isPortInterface: 0
MIG: 11:58:32 : isPortInterface: 0
MIG: 11:58:32 : isPortInterface: 0
MIG: 11:58:32 : isPortInterface: 0
MIG: 11:58:32 : isPortInterface: 0
MIG: 11:58:32 : isPortInterface: 0
MIG: 11:58:32 : isPortInterface: 0
MIG: 11:58:32 : isPortInterface: 0
MIG: 11:58:32 : isPortInterface: 0
MIG: 11:58:32 : isPortInterface: 0
MIG: 11:58:32 : isPortInterface: 0
MIG: 11:58:32 : isPortInterface: 0
MIG: 11:58:32 : isPortInterface: 0
MIG: 11:58:32 : isPortInterface: 0
MIG: 11:58:32 : isPortInterface: 0
MIG: 11:58:32 : isPortInterface: 0
MIG: 11:58:32 : isPortInterface: 0
MIG: 11:58:32 : isPortInterface: 0
MIG: 11:58:32 : isPortInterface: 0
MIG: 11:58:32 : isPortInterface: 0
MIG: 11:58:32 : isPortInterface: 0
MIG: 11:58:32 : isPortInterface: 0
MIG: 11:58:32 : isPortInterface: 0
MIG: 11:58:32 : isPortInterface: 0
MIG: 11:58:32 : isPortInterface: 0
MIG: 11:58:32 : isPortInterface: 0
MIG: 11:58:32 : isPortInterface: 0
MIG: 11:58:32 : isPortInterface: 0
MIG: 11:58:32 : isPortInterface: 0
MIG: 11:58:32 : isPortInterface: 0
MIG: 11:58:32 : isPortInterface: 0
MIG: 11:58:32 : isPortInterface: 0
MIG: 11:58:32 : isPortInterface: 0
MIG: 11:58:32 : isPortInterface: 0
MIG: 11:58:32 : isPortInterface: 0
MIG: 11:58:32 : isPortInterface: 0
MIG: 11:58:32 : isPortInterface: 0
MIG: 11:58:32 : isPortInterface: 0
MIG: 11:58:32 : isPortInterface: 0
MIG: 11:58:32 : isPortInterface: 0
MIG: 11:58:32 : isPortInterface: 0
MIG: 11:58:32 : isPortInterface: 0
MIG: 11:58:32 : isPortInterface: 0
MIG: 11:58:32 : isPortInterface: 0
MIG: 11:58:32 : isPortInterface: 0
MIG: 11:58:32 : isPortInterface: 0
MIG: 11:58:32 : isPortInterface: 0
MIG: 11:58:32 : isPortInterface: 0
MIG: 11:58:32 : isPortInterface: 0
MIG: 11:58:32 : isPortInterface: 0
MIG: 11:58:32 : isPortInterface: 0
MIG: 11:58:32 : isPortInterface: 0
MIG: 11:58:32 : isPortInterface: 0
MIG: 11:58:32 : isPortInterface: 0
MIG: 11:58:32 : isPortInterface: 0
MIG: 11:58:32 : isPortInterface: 0
MIG: 11:58:32 : isPortInterface: 0
MIG: 11:58:32 : isPortInterface: 0
MIG: 11:58:32 : isPortInterface: 0
MIG: 11:58:32 : isPortInterface: 0
MIG: 11:58:32 : isPortInterface: 0
MIG: 11:58:32 : isPortInterface: 0
MIG: 11:58:32 : isPortInterface: 0
MIG: 11:58:32 : isPortInterface: 0
MIG: 11:58:32 : isPortInterface: 0
MIG: 11:58:32 : isPortInterface: 0
MIG: 11:58:32 : isPortInterface: 0
MIG: 11:58:32 : isPortInterface: 0
MIG: 11:58:32 : isPortInterface: 0
MIG: 11:58:32 : isPortInterface: 0
MIG: 11:58:32 : isPortInterface: 0
MIG: 11:58:32 : isPortInterface: 0
MIG: 11:58:32 : isPortInterface: 0
MIG: 11:58:32 : isPortInterface: 0
MIG: 11:58:32 : isPortInterface: 0
MIG: 11:58:32 : isPortInterface: 0
MIG: 11:58:32 : isPortInterface: 0
MIG: 11:58:32 : isPortInterface: 0
MIG: 11:58:32 : isPortInterface: 0
MIG: 11:58:32 : isPortInterface: 0
MIG: 11:58:32 : isPortInterface: 0
MIG: 11:58:32 : isPortInterface: 0
MIG: 11:58:32 : isPortInterface: 0
MIG: 11:58:32 : isPortInterface: 0
MIG: 11:58:32 : isPortInterface: 0
MIG: 11:58:32 : isPortInterface: 0
MIG: 11:58:32 : isPortInterface: 0
MIG: 11:58:32 : isPortInterface: 0
MIG: 11:58:32 : isPortInterface: 0
MIG: 11:58:32 : isPortInterface: 0
MIG: 11:58:32 : isPortInterface: 0
MIG: 11:58:32 : isPortInterface: 0
MIG: 11:58:32 : isPortInterface: 0
MIG: 11:58:32 : isPortInterface: 0
MIG: 11:58:32 : isPortInterface: 0
MIG: 11:58:32 : isPortInterface: 0
MIG: 11:58:32 : isPortInterface: 0
MIG: 11:58:32 : isPortInterface: 0
MIG: 11:58:32 : isPortInterface: 0
MIG: 11:58:32 : isPortInterface: 0
MIG: 11:58:32 : isPortInterface: 0
MIG: 11:58:32 : isPortInterface: 0
MIG: 11:58:32 : isPortInterface: 0
MIG: 11:58:32 : isPortInterface: 0
MIG: 11:58:32 : isPortInterface: 0
MIG: 11:58:32 : isPortInterface: 0
MIG: 11:58:32 : isPortInterface: 0
MIG: 11:58:32 : isPortInterface: 0
MIG: 11:58:32 : isPortInterface: 0
MIG: 11:58:32 : isPortInterface: 0
MIG: 11:58:32 : isPortInterface: 0
MIG: 11:58:32 : isPortInterface: 0
MIG: 11:58:32 : isPortInterface: 0
MIG: 11:58:32 : isPortInterface: 0
MIG: 11:58:32 : isPortInterface: 0
MIG: 11:58:32 : isPortInterface: 0
MIG: 11:58:32 : isPortInterface: 0
MIG: 11:58:32 : isPortInterface: 0
MIG: 11:58:32 : isPortInterface: 0
MIG: 11:58:32 : isPortInterface: 0
MIG: 11:58:32 : isPortInterface: 0
MIG: 11:58:32 : isPortInterface: 1
MIG: 11:58:32 : isPortInterface: 0
MIG: 11:58:32 : isPortInterface: 0
MIG: 11:58:32 : isPortInterface: 0
MIG: 11:58:32 : isPortInterface: 0
MIG: 11:58:32 : isPortInterface: 0
MIG: 11:58:32 : isPortInterface: 0
MIG: 11:58:32 : isPortInterface: 0
MIG: 11:58:32 : isPortInterface: 0
MIG: 11:58:32 : isPortInterface: 0
MIG: 11:58:32 : isPortInterface: 0
MIG: 11:58:32 :  locked false  
MIG: 11:58:32 : HDL Language: Verilog
MIG: 11:58:32 : compInfo: false
MIG: 11:58:32 : Vivado Options xc7a200t fbg676 -2
MIG: 11:58:32 : 1: xc7a200t 2: fbg676 3: -2
MIG: 11:58:32 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 11:58:32 : xilinx_path: E:/Program/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 11:58:32 : I am in catch area
MIG: 11:58:32 : Running E:/Program/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/WORKSPACE/FPGA/Final_Project_RTES/Final_Project_RTES.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/xil_txt.in -cg_exc_out d:/WORKSPACE/FPGA/Final_Project_RTES/Final_Project_RTES.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/xil_txt.out ... 
MIG: 11:58:46 : XML_INPUT_FILE: d:/WORKSPACE/FPGA/Final_Project_RTES/Final_Project_RTES.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/ac701_system_mig.prj
MIG: 11:58:46 : Component_Name: system_axi_ddr_cntrl_0
MIG: 11:58:46 : Moving system_axi_ddr_cntrl_0 ...
MIG: 11:58:46 : Moving system_axi_ddr_cntrl_0.veo ...
MIG: 11:58:46 : Moving system_axi_ddr_cntrl_0_xmdf.tcl ...
MIG: 11:58:46 : Running simulation.xit
MIG: 11:58:47 : ################# RUNNING MIG BATCH ###################
MIG: 11:58:47 : Writing IN file for 'system_axi_ddr_cntrl_0'...compDirPath: e:/Program/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/WORKSPACE/FPGA/Final_Project_RTES/Final_Project_RTES.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0
MIG: 11:58:47 : synp_flow:  -- synthesis_mode: Other
MIG: 11:58:47 : outputDirectory: d:/WORKSPACE/FPGA/Final_Project_RTES/Final_Project_RTES.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/_tmp/
MIG: 11:58:47 : vivado_mode: xpg_bd
MIG: 11:58:47 : isPortInterface: 0
MIG: 11:58:47 : isPortInterface: 0
MIG: 11:58:47 : isPortInterface: 0
MIG: 11:58:47 : isPortInterface: 0
MIG: 11:58:47 : isPortInterface: 0
MIG: 11:58:47 : isPortInterface: 0
MIG: 11:58:47 : isPortInterface: 0
MIG: 11:58:47 : isPortInterface: 0
MIG: 11:58:47 : isPortInterface: 0
MIG: 11:58:47 : isPortInterface: 0
MIG: 11:58:47 : isPortInterface: 0
MIG: 11:58:47 : isPortInterface: 0
MIG: 11:58:47 : isPortInterface: 0
MIG: 11:58:47 : isPortInterface: 0
MIG: 11:58:47 : isPortInterface: 0
MIG: 11:58:47 : isPortInterface: 0
MIG: 11:58:47 : isPortInterface: 0
MIG: 11:58:47 : isPortInterface: 0
MIG: 11:58:47 : isPortInterface: 0
MIG: 11:58:47 : isPortInterface: 0
MIG: 11:58:47 : isPortInterface: 0
MIG: 11:58:47 : isPortInterface: 0
MIG: 11:58:47 : isPortInterface: 0
MIG: 11:58:47 : isPortInterface: 0
MIG: 11:58:47 : isPortInterface: 0
MIG: 11:58:47 : isPortInterface: 0
MIG: 11:58:47 : isPortInterface: 0
MIG: 11:58:47 : isPortInterface: 0
MIG: 11:58:47 : isPortInterface: 0
MIG: 11:58:47 : isPortInterface: 0
MIG: 11:58:47 : isPortInterface: 0
MIG: 11:58:47 : isPortInterface: 0
MIG: 11:58:47 : isPortInterface: 0
MIG: 11:58:47 : isPortInterface: 0
MIG: 11:58:47 : isPortInterface: 0
MIG: 11:58:47 : isPortInterface: 0
MIG: 11:58:47 : isPortInterface: 0
MIG: 11:58:47 : isPortInterface: 0
MIG: 11:58:47 : isPortInterface: 0
MIG: 11:58:47 : isPortInterface: 0
MIG: 11:58:47 : isPortInterface: 0
MIG: 11:58:47 : isPortInterface: 0
MIG: 11:58:47 : isPortInterface: 0
MIG: 11:58:47 : isPortInterface: 0
MIG: 11:58:47 : isPortInterface: 0
MIG: 11:58:47 : isPortInterface: 0
MIG: 11:58:47 : isPortInterface: 0
MIG: 11:58:47 : isPortInterface: 0
MIG: 11:58:47 : isPortInterface: 0
MIG: 11:58:47 : isPortInterface: 0
MIG: 11:58:47 : isPortInterface: 0
MIG: 11:58:47 : isPortInterface: 0
MIG: 11:58:47 : isPortInterface: 0
MIG: 11:58:47 : isPortInterface: 0
MIG: 11:58:47 : isPortInterface: 0
MIG: 11:58:47 : isPortInterface: 0
MIG: 11:58:47 : isPortInterface: 0
MIG: 11:58:47 : isPortInterface: 0
MIG: 11:58:47 : isPortInterface: 0
MIG: 11:58:47 : isPortInterface: 0
MIG: 11:58:47 : isPortInterface: 0
MIG: 11:58:47 : isPortInterface: 0
MIG: 11:58:47 : isPortInterface: 0
MIG: 11:58:47 : isPortInterface: 0
MIG: 11:58:47 : isPortInterface: 0
MIG: 11:58:47 : isPortInterface: 0
MIG: 11:58:47 : isPortInterface: 0
MIG: 11:58:47 : isPortInterface: 0
MIG: 11:58:47 : isPortInterface: 0
MIG: 11:58:47 : isPortInterface: 0
MIG: 11:58:47 : isPortInterface: 0
MIG: 11:58:47 : isPortInterface: 0
MIG: 11:58:47 : isPortInterface: 0
MIG: 11:58:47 : isPortInterface: 0
MIG: 11:58:47 : isPortInterface: 0
MIG: 11:58:47 : isPortInterface: 0
MIG: 11:58:47 : isPortInterface: 0
MIG: 11:58:47 : isPortInterface: 0
MIG: 11:58:47 : isPortInterface: 0
MIG: 11:58:47 : isPortInterface: 0
MIG: 11:58:47 : isPortInterface: 0
MIG: 11:58:47 : isPortInterface: 0
MIG: 11:58:47 : isPortInterface: 0
MIG: 11:58:47 : isPortInterface: 0
MIG: 11:58:47 : isPortInterface: 0
MIG: 11:58:47 : isPortInterface: 0
MIG: 11:58:47 : isPortInterface: 0
MIG: 11:58:47 : isPortInterface: 0
MIG: 11:58:47 : isPortInterface: 0
MIG: 11:58:47 : isPortInterface: 0
MIG: 11:58:47 : isPortInterface: 0
MIG: 11:58:47 : isPortInterface: 0
MIG: 11:58:47 : isPortInterface: 0
MIG: 11:58:47 : isPortInterface: 0
MIG: 11:58:47 : isPortInterface: 0
MIG: 11:58:47 : isPortInterface: 0
MIG: 11:58:47 : isPortInterface: 0
MIG: 11:58:47 : isPortInterface: 0
MIG: 11:58:47 : isPortInterface: 0
MIG: 11:58:47 : isPortInterface: 0
MIG: 11:58:47 : isPortInterface: 0
MIG: 11:58:47 : isPortInterface: 0
MIG: 11:58:47 : isPortInterface: 0
MIG: 11:58:47 : isPortInterface: 0
MIG: 11:58:47 : isPortInterface: 0
MIG: 11:58:47 : isPortInterface: 0
MIG: 11:58:47 : isPortInterface: 0
MIG: 11:58:47 : isPortInterface: 0
MIG: 11:58:47 : isPortInterface: 0
MIG: 11:58:47 : isPortInterface: 0
MIG: 11:58:47 : isPortInterface: 0
MIG: 11:58:47 : isPortInterface: 0
MIG: 11:58:47 : isPortInterface: 0
MIG: 11:58:47 : isPortInterface: 0
MIG: 11:58:47 : isPortInterface: 0
MIG: 11:58:47 : isPortInterface: 0
MIG: 11:58:47 : isPortInterface: 0
MIG: 11:58:47 : isPortInterface: 0
MIG: 11:58:47 : isPortInterface: 0
MIG: 11:58:47 : isPortInterface: 0
MIG: 11:58:47 : isPortInterface: 0
MIG: 11:58:47 : isPortInterface: 0
MIG: 11:58:47 : isPortInterface: 0
MIG: 11:58:47 : isPortInterface: 0
MIG: 11:58:47 : isPortInterface: 0
MIG: 11:58:47 : isPortInterface: 0
MIG: 11:58:47 : isPortInterface: 0
MIG: 11:58:47 : isPortInterface: 0
MIG: 11:58:47 : isPortInterface: 0
MIG: 11:58:47 : isPortInterface: 0
MIG: 11:58:47 : isPortInterface: 0
MIG: 11:58:47 : isPortInterface: 0
MIG: 11:58:47 : isPortInterface: 0
MIG: 11:58:47 : isPortInterface: 0
MIG: 11:58:47 : isPortInterface: 0
MIG: 11:58:47 : isPortInterface: 0
MIG: 11:58:47 : isPortInterface: 0
MIG: 11:58:47 : isPortInterface: 0
MIG: 11:58:47 : isPortInterface: 0
MIG: 11:58:47 : isPortInterface: 0
MIG: 11:58:47 : isPortInterface: 0
MIG: 11:58:47 : isPortInterface: 0
MIG: 11:58:47 : isPortInterface: 0
MIG: 11:58:47 : isPortInterface: 0
MIG: 11:58:47 : isPortInterface: 0
MIG: 11:58:47 : isPortInterface: 0
MIG: 11:58:47 : isPortInterface: 0
MIG: 11:58:47 : isPortInterface: 0
MIG: 11:58:47 : isPortInterface: 0
MIG: 11:58:47 : isPortInterface: 0
MIG: 11:58:47 : isPortInterface: 0
MIG: 11:58:47 : isPortInterface: 0
MIG: 11:58:47 : isPortInterface: 0
MIG: 11:58:47 : isPortInterface: 0
MIG: 11:58:47 : isPortInterface: 0
MIG: 11:58:47 : isPortInterface: 0
MIG: 11:58:47 : isPortInterface: 0
MIG: 11:58:47 : isPortInterface: 0
MIG: 11:58:47 : isPortInterface: 0
MIG: 11:58:47 : isPortInterface: 0
MIG: 11:58:47 : isPortInterface: 0
MIG: 11:58:47 : isPortInterface: 0
MIG: 11:58:47 : isPortInterface: 0
MIG: 11:58:47 : isPortInterface: 0
MIG: 11:58:47 : isPortInterface: 0
MIG: 11:58:47 : isPortInterface: 0
MIG: 11:58:47 : isPortInterface: 0
MIG: 11:58:47 : isPortInterface: 0
MIG: 11:58:47 : isPortInterface: 0
MIG: 11:58:47 : isPortInterface: 0
MIG: 11:58:47 : isPortInterface: 0
MIG: 11:58:47 : isPortInterface: 0
MIG: 11:58:47 : isPortInterface: 0
MIG: 11:58:47 : isPortInterface: 0
MIG: 11:58:47 : isPortInterface: 0
MIG: 11:58:47 : isPortInterface: 0
MIG: 11:58:47 : isPortInterface: 0
MIG: 11:58:47 : isPortInterface: 0
MIG: 11:58:47 : isPortInterface: 0
MIG: 11:58:47 : isPortInterface: 0
MIG: 11:58:47 : isPortInterface: 0
MIG: 11:58:47 : isPortInterface: 0
MIG: 11:58:47 : isPortInterface: 0
MIG: 11:58:47 : isPortInterface: 0
MIG: 11:58:47 : isPortInterface: 0
MIG: 11:58:47 : isPortInterface: 0
MIG: 11:58:47 : isPortInterface: 0
MIG: 11:58:47 : isPortInterface: 0
MIG: 11:58:47 : isPortInterface: 0
MIG: 11:58:47 : isPortInterface: 0
MIG: 11:58:47 : isPortInterface: 1
MIG: 11:58:47 : isPortInterface: 0
MIG: 11:58:47 : isPortInterface: 0
MIG: 11:58:47 : isPortInterface: 0
MIG: 11:58:47 : isPortInterface: 0
MIG: 11:58:47 : isPortInterface: 0
MIG: 11:58:47 : isPortInterface: 0
MIG: 11:58:47 : isPortInterface: 0
MIG: 11:58:47 : isPortInterface: 0
MIG: 11:58:47 : isPortInterface: 0
MIG: 11:58:47 : isPortInterface: 0
MIG: 11:58:47 :  locked false  
MIG: 11:58:47 : HDL Language: Verilog
MIG: 11:58:47 : compInfo: false
MIG: 11:58:47 : Vivado Options xc7a200t fbg676 -2
MIG: 11:58:47 : 1: xc7a200t 2: fbg676 3: -2
MIG: 11:58:47 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 11:58:47 : xilinx_path: E:/Program/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 11:58:47 : I am in catch area
MIG: 11:58:47 : Running E:/Program/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/WORKSPACE/FPGA/Final_Project_RTES/Final_Project_RTES.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/xil_txt.in -cg_exc_out d:/WORKSPACE/FPGA/Final_Project_RTES/Final_Project_RTES.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/xil_txt.out ... 
MIG: 11:59:01 : XML_INPUT_FILE: d:/WORKSPACE/FPGA/Final_Project_RTES/Final_Project_RTES.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/ac701_system_mig.prj
MIG: 11:59:01 : Component_Name: system_axi_ddr_cntrl_0
MIG: 11:59:01 : Moving system_axi_ddr_cntrl_0 ...
MIG: 11:59:01 : Moving system_axi_ddr_cntrl_0.veo ...
MIG: 11:59:01 : Moving system_axi_ddr_cntrl_0_xmdf.tcl ...
MIG: 11:59:01 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 11:59:02 : IGN:     <ModuleName>system_axi_ddr_cntrl_0</ModuleName> <==>     <ModuleName>system_axi_ddr_cntrl_0</ModuleName> 
MIG: 11:59:02 : ERR:     <Version>2.0</Version> <==>     <Version>4.0</Version> 
MIG: 11:59:02 : ################# RUNNING MIG BATCH ###################
MIG: 11:59:02 : Writing IN file for 'system_axi_ddr_cntrl_0'...compDirPath: e:/Program/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/WORKSPACE/FPGA/Final_Project_RTES/Final_Project_RTES.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0
MIG: 11:59:02 : synp_flow:  -- synthesis_mode: Other
MIG: 11:59:02 : outputDirectory: d:/WORKSPACE/FPGA/Final_Project_RTES/Final_Project_RTES.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/_tmp/
MIG: 11:59:02 : vivado_mode: xpg_bd
MIG: 11:59:02 : isPortInterface: 0
MIG: 11:59:02 : isPortInterface: 0
MIG: 11:59:02 : isPortInterface: 0
MIG: 11:59:02 : isPortInterface: 0
MIG: 11:59:02 : isPortInterface: 0
MIG: 11:59:02 : isPortInterface: 0
MIG: 11:59:02 : isPortInterface: 0
MIG: 11:59:02 : isPortInterface: 0
MIG: 11:59:02 : isPortInterface: 0
MIG: 11:59:02 : isPortInterface: 0
MIG: 11:59:02 : isPortInterface: 0
MIG: 11:59:02 : isPortInterface: 0
MIG: 11:59:02 : isPortInterface: 0
MIG: 11:59:02 : isPortInterface: 0
MIG: 11:59:02 : isPortInterface: 0
MIG: 11:59:02 : isPortInterface: 0
MIG: 11:59:02 : isPortInterface: 0
MIG: 11:59:02 : isPortInterface: 0
MIG: 11:59:02 : isPortInterface: 0
MIG: 11:59:02 : isPortInterface: 0
MIG: 11:59:02 : isPortInterface: 0
MIG: 11:59:02 : isPortInterface: 0
MIG: 11:59:02 : isPortInterface: 0
MIG: 11:59:02 : isPortInterface: 0
MIG: 11:59:02 : isPortInterface: 0
MIG: 11:59:02 : isPortInterface: 0
MIG: 11:59:02 : isPortInterface: 0
MIG: 11:59:02 : isPortInterface: 0
MIG: 11:59:02 : isPortInterface: 0
MIG: 11:59:02 : isPortInterface: 0
MIG: 11:59:02 : isPortInterface: 0
MIG: 11:59:02 : isPortInterface: 0
MIG: 11:59:02 : isPortInterface: 0
MIG: 11:59:02 : isPortInterface: 0
MIG: 11:59:02 : isPortInterface: 0
MIG: 11:59:02 : isPortInterface: 0
MIG: 11:59:02 : isPortInterface: 0
MIG: 11:59:02 : isPortInterface: 0
MIG: 11:59:02 : isPortInterface: 0
MIG: 11:59:02 : isPortInterface: 0
MIG: 11:59:02 : isPortInterface: 0
MIG: 11:59:02 : isPortInterface: 0
MIG: 11:59:02 : isPortInterface: 0
MIG: 11:59:02 : isPortInterface: 0
MIG: 11:59:02 : isPortInterface: 0
MIG: 11:59:02 : isPortInterface: 0
MIG: 11:59:02 : isPortInterface: 0
MIG: 11:59:02 : isPortInterface: 0
MIG: 11:59:02 : isPortInterface: 0
MIG: 11:59:02 : isPortInterface: 0
MIG: 11:59:02 : isPortInterface: 0
MIG: 11:59:02 : isPortInterface: 0
MIG: 11:59:02 : isPortInterface: 0
MIG: 11:59:02 : isPortInterface: 0
MIG: 11:59:02 : isPortInterface: 0
MIG: 11:59:02 : isPortInterface: 0
MIG: 11:59:02 : isPortInterface: 0
MIG: 11:59:02 : isPortInterface: 0
MIG: 11:59:02 : isPortInterface: 0
MIG: 11:59:02 : isPortInterface: 0
MIG: 11:59:02 : isPortInterface: 0
MIG: 11:59:02 : isPortInterface: 0
MIG: 11:59:02 : isPortInterface: 0
MIG: 11:59:02 : isPortInterface: 0
MIG: 11:59:02 : isPortInterface: 0
MIG: 11:59:02 : isPortInterface: 0
MIG: 11:59:02 : isPortInterface: 0
MIG: 11:59:02 : isPortInterface: 0
MIG: 11:59:02 : isPortInterface: 0
MIG: 11:59:02 : isPortInterface: 0
MIG: 11:59:02 : isPortInterface: 0
MIG: 11:59:02 : isPortInterface: 0
MIG: 11:59:02 : isPortInterface: 0
MIG: 11:59:02 : isPortInterface: 0
MIG: 11:59:02 : isPortInterface: 0
MIG: 11:59:02 : isPortInterface: 0
MIG: 11:59:02 : isPortInterface: 0
MIG: 11:59:02 : isPortInterface: 0
MIG: 11:59:02 : isPortInterface: 0
MIG: 11:59:02 : isPortInterface: 0
MIG: 11:59:02 : isPortInterface: 0
MIG: 11:59:02 : isPortInterface: 0
MIG: 11:59:02 : isPortInterface: 0
MIG: 11:59:02 : isPortInterface: 0
MIG: 11:59:02 : isPortInterface: 0
MIG: 11:59:02 : isPortInterface: 0
MIG: 11:59:02 : isPortInterface: 0
MIG: 11:59:02 : isPortInterface: 0
MIG: 11:59:02 : isPortInterface: 0
MIG: 11:59:02 : isPortInterface: 0
MIG: 11:59:02 : isPortInterface: 0
MIG: 11:59:02 : isPortInterface: 0
MIG: 11:59:02 : isPortInterface: 0
MIG: 11:59:02 : isPortInterface: 0
MIG: 11:59:02 : isPortInterface: 0
MIG: 11:59:02 : isPortInterface: 0
MIG: 11:59:02 : isPortInterface: 0
MIG: 11:59:02 : isPortInterface: 0
MIG: 11:59:02 : isPortInterface: 0
MIG: 11:59:02 : isPortInterface: 0
MIG: 11:59:02 : isPortInterface: 0
MIG: 11:59:02 : isPortInterface: 0
MIG: 11:59:02 : isPortInterface: 0
MIG: 11:59:02 : isPortInterface: 0
MIG: 11:59:02 : isPortInterface: 0
MIG: 11:59:02 : isPortInterface: 0
MIG: 11:59:02 : isPortInterface: 0
MIG: 11:59:02 : isPortInterface: 0
MIG: 11:59:02 : isPortInterface: 0
MIG: 11:59:02 : isPortInterface: 0
MIG: 11:59:02 : isPortInterface: 0
MIG: 11:59:02 : isPortInterface: 0
MIG: 11:59:02 : isPortInterface: 0
MIG: 11:59:02 : isPortInterface: 0
MIG: 11:59:02 : isPortInterface: 0
MIG: 11:59:02 : isPortInterface: 0
MIG: 11:59:02 : isPortInterface: 0
MIG: 11:59:02 : isPortInterface: 0
MIG: 11:59:02 : isPortInterface: 0
MIG: 11:59:02 : isPortInterface: 0
MIG: 11:59:02 : isPortInterface: 0
MIG: 11:59:02 : isPortInterface: 0
MIG: 11:59:02 : isPortInterface: 0
MIG: 11:59:02 : isPortInterface: 0
MIG: 11:59:02 : isPortInterface: 0
MIG: 11:59:02 : isPortInterface: 0
MIG: 11:59:02 : isPortInterface: 0
MIG: 11:59:02 : isPortInterface: 0
MIG: 11:59:02 : isPortInterface: 0
MIG: 11:59:02 : isPortInterface: 0
MIG: 11:59:02 : isPortInterface: 0
MIG: 11:59:02 : isPortInterface: 0
MIG: 11:59:02 : isPortInterface: 0
MIG: 11:59:02 : isPortInterface: 0
MIG: 11:59:02 : isPortInterface: 0
MIG: 11:59:02 : isPortInterface: 0
MIG: 11:59:02 : isPortInterface: 0
MIG: 11:59:02 : isPortInterface: 0
MIG: 11:59:02 : isPortInterface: 0
MIG: 11:59:02 : isPortInterface: 0
MIG: 11:59:02 : isPortInterface: 0
MIG: 11:59:02 : isPortInterface: 0
MIG: 11:59:02 : isPortInterface: 0
MIG: 11:59:02 : isPortInterface: 0
MIG: 11:59:02 : isPortInterface: 0
MIG: 11:59:02 : isPortInterface: 0
MIG: 11:59:02 : isPortInterface: 0
MIG: 11:59:02 : isPortInterface: 0
MIG: 11:59:02 : isPortInterface: 0
MIG: 11:59:02 : isPortInterface: 0
MIG: 11:59:02 : isPortInterface: 0
MIG: 11:59:02 : isPortInterface: 0
MIG: 11:59:02 : isPortInterface: 0
MIG: 11:59:02 : isPortInterface: 0
MIG: 11:59:02 : isPortInterface: 0
MIG: 11:59:02 : isPortInterface: 0
MIG: 11:59:02 : isPortInterface: 0
MIG: 11:59:02 : isPortInterface: 0
MIG: 11:59:02 : isPortInterface: 0
MIG: 11:59:02 : isPortInterface: 0
MIG: 11:59:02 : isPortInterface: 0
MIG: 11:59:02 : isPortInterface: 0
MIG: 11:59:02 : isPortInterface: 0
MIG: 11:59:02 : isPortInterface: 0
MIG: 11:59:02 : isPortInterface: 0
MIG: 11:59:02 : isPortInterface: 0
MIG: 11:59:02 : isPortInterface: 0
MIG: 11:59:02 : isPortInterface: 0
MIG: 11:59:02 : isPortInterface: 0
MIG: 11:59:02 : isPortInterface: 0
MIG: 11:59:02 : isPortInterface: 0
MIG: 11:59:02 : isPortInterface: 0
MIG: 11:59:02 : isPortInterface: 0
MIG: 11:59:02 : isPortInterface: 0
MIG: 11:59:02 : isPortInterface: 0
MIG: 11:59:02 : isPortInterface: 0
MIG: 11:59:02 : isPortInterface: 0
MIG: 11:59:02 : isPortInterface: 0
MIG: 11:59:02 : isPortInterface: 0
MIG: 11:59:02 : isPortInterface: 0
MIG: 11:59:02 : isPortInterface: 0
MIG: 11:59:02 : isPortInterface: 0
MIG: 11:59:02 : isPortInterface: 0
MIG: 11:59:02 : isPortInterface: 0
MIG: 11:59:02 : isPortInterface: 0
MIG: 11:59:02 : isPortInterface: 0
MIG: 11:59:02 : isPortInterface: 0
MIG: 11:59:02 : isPortInterface: 0
MIG: 11:59:02 : isPortInterface: 0
MIG: 11:59:02 : isPortInterface: 0
MIG: 11:59:02 : isPortInterface: 1
MIG: 11:59:02 : isPortInterface: 0
MIG: 11:59:02 : isPortInterface: 0
MIG: 11:59:02 : isPortInterface: 0
MIG: 11:59:02 : isPortInterface: 0
MIG: 11:59:02 : isPortInterface: 0
MIG: 11:59:02 : isPortInterface: 0
MIG: 11:59:02 : isPortInterface: 0
MIG: 11:59:02 : isPortInterface: 0
MIG: 11:59:02 : isPortInterface: 0
MIG: 11:59:02 : isPortInterface: 0
MIG: 11:59:02 :  locked false  
MIG: 11:59:02 : HDL Language: Verilog
MIG: 11:59:02 : compInfo: false
MIG: 11:59:02 : Vivado Options xc7a200t fbg676 -2
MIG: 11:59:02 : 1: xc7a200t 2: fbg676 3: -2
MIG: 11:59:02 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 11:59:02 : xilinx_path: E:/Program/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 11:59:02 : I am in catch area
MIG: 11:59:02 : Running E:/Program/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/WORKSPACE/FPGA/Final_Project_RTES/Final_Project_RTES.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/xil_txt.in -cg_exc_out d:/WORKSPACE/FPGA/Final_Project_RTES/Final_Project_RTES.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/xil_txt.out ... 
MIG: 11:59:14 : XML_INPUT_FILE: d:/WORKSPACE/FPGA/Final_Project_RTES/Final_Project_RTES.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/ac701_system_mig.prj
MIG: 11:59:14 : Component_Name: system_axi_ddr_cntrl_0
MIG: 11:59:14 : Moving system_axi_ddr_cntrl_0 ...
MIG: 11:59:14 : Moving system_axi_ddr_cntrl_0.veo ...
MIG: 11:59:14 : Moving system_axi_ddr_cntrl_0_xmdf.tcl ...
MIG: 11:59:15 : Running implementation.xit
MIG: 11:59:15 : IGN:     <ModuleName>system_axi_ddr_cntrl_0</ModuleName> <==>     <ModuleName>system_axi_ddr_cntrl_0</ModuleName> 
MIG: 11:59:15 : ERR:     <Version>2.0</Version> <==>     <Version>4.0</Version> 
MIG: 11:59:15 : ################# RUNNING MIG BATCH ###################
MIG: 11:59:15 : Writing IN file for 'system_axi_ddr_cntrl_0'...compDirPath: e:/Program/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/WORKSPACE/FPGA/Final_Project_RTES/Final_Project_RTES.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0
MIG: 11:59:15 : synp_flow:  -- synthesis_mode: Other
MIG: 11:59:15 : outputDirectory: d:/WORKSPACE/FPGA/Final_Project_RTES/Final_Project_RTES.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/_tmp/
MIG: 11:59:15 : vivado_mode: xpg_bd
MIG: 11:59:15 : isPortInterface: 0
MIG: 11:59:15 : isPortInterface: 0
MIG: 11:59:15 : isPortInterface: 0
MIG: 11:59:15 : isPortInterface: 0
MIG: 11:59:15 : isPortInterface: 0
MIG: 11:59:15 : isPortInterface: 0
MIG: 11:59:15 : isPortInterface: 0
MIG: 11:59:15 : isPortInterface: 0
MIG: 11:59:15 : isPortInterface: 0
MIG: 11:59:15 : isPortInterface: 0
MIG: 11:59:15 : isPortInterface: 0
MIG: 11:59:15 : isPortInterface: 0
MIG: 11:59:15 : isPortInterface: 0
MIG: 11:59:15 : isPortInterface: 0
MIG: 11:59:15 : isPortInterface: 0
MIG: 11:59:15 : isPortInterface: 0
MIG: 11:59:15 : isPortInterface: 0
MIG: 11:59:15 : isPortInterface: 0
MIG: 11:59:15 : isPortInterface: 0
MIG: 11:59:15 : isPortInterface: 0
MIG: 11:59:15 : isPortInterface: 0
MIG: 11:59:15 : isPortInterface: 0
MIG: 11:59:15 : isPortInterface: 0
MIG: 11:59:15 : isPortInterface: 0
MIG: 11:59:15 : isPortInterface: 0
MIG: 11:59:15 : isPortInterface: 0
MIG: 11:59:15 : isPortInterface: 0
MIG: 11:59:15 : isPortInterface: 0
MIG: 11:59:15 : isPortInterface: 0
MIG: 11:59:15 : isPortInterface: 0
MIG: 11:59:15 : isPortInterface: 0
MIG: 11:59:15 : isPortInterface: 0
MIG: 11:59:15 : isPortInterface: 0
MIG: 11:59:15 : isPortInterface: 0
MIG: 11:59:15 : isPortInterface: 0
MIG: 11:59:15 : isPortInterface: 0
MIG: 11:59:15 : isPortInterface: 0
MIG: 11:59:15 : isPortInterface: 0
MIG: 11:59:15 : isPortInterface: 0
MIG: 11:59:15 : isPortInterface: 0
MIG: 11:59:15 : isPortInterface: 0
MIG: 11:59:15 : isPortInterface: 0
MIG: 11:59:15 : isPortInterface: 0
MIG: 11:59:15 : isPortInterface: 0
MIG: 11:59:15 : isPortInterface: 0
MIG: 11:59:15 : isPortInterface: 0
MIG: 11:59:15 : isPortInterface: 0
MIG: 11:59:15 : isPortInterface: 0
MIG: 11:59:15 : isPortInterface: 0
MIG: 11:59:15 : isPortInterface: 0
MIG: 11:59:15 : isPortInterface: 0
MIG: 11:59:15 : isPortInterface: 0
MIG: 11:59:15 : isPortInterface: 0
MIG: 11:59:15 : isPortInterface: 0
MIG: 11:59:15 : isPortInterface: 0
MIG: 11:59:15 : isPortInterface: 0
MIG: 11:59:15 : isPortInterface: 0
MIG: 11:59:15 : isPortInterface: 0
MIG: 11:59:15 : isPortInterface: 0
MIG: 11:59:15 : isPortInterface: 0
MIG: 11:59:15 : isPortInterface: 0
MIG: 11:59:15 : isPortInterface: 0
MIG: 11:59:15 : isPortInterface: 0
MIG: 11:59:15 : isPortInterface: 0
MIG: 11:59:15 : isPortInterface: 0
MIG: 11:59:15 : isPortInterface: 0
MIG: 11:59:15 : isPortInterface: 0
MIG: 11:59:15 : isPortInterface: 0
MIG: 11:59:15 : isPortInterface: 0
MIG: 11:59:15 : isPortInterface: 0
MIG: 11:59:15 : isPortInterface: 0
MIG: 11:59:15 : isPortInterface: 0
MIG: 11:59:15 : isPortInterface: 0
MIG: 11:59:15 : isPortInterface: 0
MIG: 11:59:15 : isPortInterface: 0
MIG: 11:59:15 : isPortInterface: 0
MIG: 11:59:15 : isPortInterface: 0
MIG: 11:59:15 : isPortInterface: 0
MIG: 11:59:15 : isPortInterface: 0
MIG: 11:59:15 : isPortInterface: 0
MIG: 11:59:15 : isPortInterface: 0
MIG: 11:59:15 : isPortInterface: 0
MIG: 11:59:15 : isPortInterface: 0
MIG: 11:59:15 : isPortInterface: 0
MIG: 11:59:15 : isPortInterface: 0
MIG: 11:59:15 : isPortInterface: 0
MIG: 11:59:15 : isPortInterface: 0
MIG: 11:59:15 : isPortInterface: 0
MIG: 11:59:15 : isPortInterface: 0
MIG: 11:59:15 : isPortInterface: 0
MIG: 11:59:15 : isPortInterface: 0
MIG: 11:59:15 : isPortInterface: 0
MIG: 11:59:15 : isPortInterface: 0
MIG: 11:59:15 : isPortInterface: 0
MIG: 11:59:15 : isPortInterface: 0
MIG: 11:59:15 : isPortInterface: 0
MIG: 11:59:15 : isPortInterface: 0
MIG: 11:59:15 : isPortInterface: 0
MIG: 11:59:15 : isPortInterface: 0
MIG: 11:59:15 : isPortInterface: 0
MIG: 11:59:15 : isPortInterface: 0
MIG: 11:59:15 : isPortInterface: 0
MIG: 11:59:15 : isPortInterface: 0
MIG: 11:59:15 : isPortInterface: 0
MIG: 11:59:15 : isPortInterface: 0
MIG: 11:59:15 : isPortInterface: 0
MIG: 11:59:15 : isPortInterface: 0
MIG: 11:59:15 : isPortInterface: 0
MIG: 11:59:15 : isPortInterface: 0
MIG: 11:59:15 : isPortInterface: 0
MIG: 11:59:15 : isPortInterface: 0
MIG: 11:59:15 : isPortInterface: 0
MIG: 11:59:15 : isPortInterface: 0
MIG: 11:59:15 : isPortInterface: 0
MIG: 11:59:15 : isPortInterface: 0
MIG: 11:59:15 : isPortInterface: 0
MIG: 11:59:15 : isPortInterface: 0
MIG: 11:59:15 : isPortInterface: 0
MIG: 11:59:15 : isPortInterface: 0
MIG: 11:59:15 : isPortInterface: 0
MIG: 11:59:15 : isPortInterface: 0
MIG: 11:59:15 : isPortInterface: 0
MIG: 11:59:15 : isPortInterface: 0
MIG: 11:59:15 : isPortInterface: 0
MIG: 11:59:15 : isPortInterface: 0
MIG: 11:59:15 : isPortInterface: 0
MIG: 11:59:15 : isPortInterface: 0
MIG: 11:59:15 : isPortInterface: 0
MIG: 11:59:15 : isPortInterface: 0
MIG: 11:59:15 : isPortInterface: 0
MIG: 11:59:15 : isPortInterface: 0
MIG: 11:59:15 : isPortInterface: 0
MIG: 11:59:15 : isPortInterface: 0
MIG: 11:59:15 : isPortInterface: 0
MIG: 11:59:15 : isPortInterface: 0
MIG: 11:59:15 : isPortInterface: 0
MIG: 11:59:15 : isPortInterface: 0
MIG: 11:59:15 : isPortInterface: 0
MIG: 11:59:15 : isPortInterface: 0
MIG: 11:59:15 : isPortInterface: 0
MIG: 11:59:15 : isPortInterface: 0
MIG: 11:59:15 : isPortInterface: 0
MIG: 11:59:15 : isPortInterface: 0
MIG: 11:59:15 : isPortInterface: 0
MIG: 11:59:15 : isPortInterface: 0
MIG: 11:59:15 : isPortInterface: 0
MIG: 11:59:15 : isPortInterface: 0
MIG: 11:59:15 : isPortInterface: 0
MIG: 11:59:15 : isPortInterface: 0
MIG: 11:59:15 : isPortInterface: 0
MIG: 11:59:15 : isPortInterface: 0
MIG: 11:59:15 : isPortInterface: 0
MIG: 11:59:15 : isPortInterface: 0
MIG: 11:59:15 : isPortInterface: 0
MIG: 11:59:15 : isPortInterface: 0
MIG: 11:59:15 : isPortInterface: 0
MIG: 11:59:15 : isPortInterface: 0
MIG: 11:59:15 : isPortInterface: 0
MIG: 11:59:15 : isPortInterface: 0
MIG: 11:59:15 : isPortInterface: 0
MIG: 11:59:15 : isPortInterface: 0
MIG: 11:59:15 : isPortInterface: 0
MIG: 11:59:15 : isPortInterface: 0
MIG: 11:59:15 : isPortInterface: 0
MIG: 11:59:15 : isPortInterface: 0
MIG: 11:59:15 : isPortInterface: 0
MIG: 11:59:15 : isPortInterface: 0
MIG: 11:59:15 : isPortInterface: 0
MIG: 11:59:15 : isPortInterface: 0
MIG: 11:59:15 : isPortInterface: 0
MIG: 11:59:15 : isPortInterface: 0
MIG: 11:59:15 : isPortInterface: 0
MIG: 11:59:15 : isPortInterface: 0
MIG: 11:59:15 : isPortInterface: 0
MIG: 11:59:15 : isPortInterface: 0
MIG: 11:59:15 : isPortInterface: 0
MIG: 11:59:15 : isPortInterface: 0
MIG: 11:59:15 : isPortInterface: 0
MIG: 11:59:15 : isPortInterface: 0
MIG: 11:59:15 : isPortInterface: 0
MIG: 11:59:15 : isPortInterface: 0
MIG: 11:59:15 : isPortInterface: 0
MIG: 11:59:15 : isPortInterface: 0
MIG: 11:59:15 : isPortInterface: 0
MIG: 11:59:15 : isPortInterface: 0
MIG: 11:59:15 : isPortInterface: 0
MIG: 11:59:15 : isPortInterface: 0
MIG: 11:59:15 : isPortInterface: 0
MIG: 11:59:15 : isPortInterface: 0
MIG: 11:59:15 : isPortInterface: 0
MIG: 11:59:15 : isPortInterface: 1
MIG: 11:59:15 : isPortInterface: 0
MIG: 11:59:15 : isPortInterface: 0
MIG: 11:59:15 : isPortInterface: 0
MIG: 11:59:15 : isPortInterface: 0
MIG: 11:59:15 : isPortInterface: 0
MIG: 11:59:15 : isPortInterface: 0
MIG: 11:59:15 : isPortInterface: 0
MIG: 11:59:15 : isPortInterface: 0
MIG: 11:59:15 : isPortInterface: 0
MIG: 11:59:15 : isPortInterface: 0
MIG: 11:59:15 :  locked false  
MIG: 11:59:15 : HDL Language: Verilog
MIG: 11:59:15 : compInfo: false
MIG: 11:59:15 : Vivado Options xc7a200t fbg676 -2
MIG: 11:59:15 : 1: xc7a200t 2: fbg676 3: -2
MIG: 11:59:15 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 11:59:15 : xilinx_path: E:/Program/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 11:59:15 : I am in catch area
MIG: 11:59:15 : Running E:/Program/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/WORKSPACE/FPGA/Final_Project_RTES/Final_Project_RTES.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/xil_txt.in -cg_exc_out d:/WORKSPACE/FPGA/Final_Project_RTES/Final_Project_RTES.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/xil_txt.out ... 
MIG: 11:59:27 : XML_INPUT_FILE: d:/WORKSPACE/FPGA/Final_Project_RTES/Final_Project_RTES.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/ac701_system_mig.prj
MIG: 11:59:27 : Component_Name: system_axi_ddr_cntrl_0
MIG: 11:59:27 : Moving system_axi_ddr_cntrl_0 ...
MIG: 11:59:27 : Moving system_axi_ddr_cntrl_0.veo ...
MIG: 11:59:27 : Moving system_axi_ddr_cntrl_0_xmdf.tcl ...
