The following files were generated for 'xlx_v6_chipscope_icon' in directory
D:\cern\glib\tries\gbt-fpga-4.1.0_orig\example_designs\xilinx_v6\core_sources\chipscope_icon\

XCO file generator:
   Generate an XCO file for compatibility with legacy flows.

   * xlx_v6_chipscope_icon.xco

Creates an implementation netlist:
   Creates an implementation netlist for the IP.

   * xlx_v6_chipscope_icon.constraints/xlx_v6_chipscope_icon.ucf
   * xlx_v6_chipscope_icon.constraints/xlx_v6_chipscope_icon.xdc
   * xlx_v6_chipscope_icon.ngc
   * xlx_v6_chipscope_icon.ucf
   * xlx_v6_chipscope_icon.vhd
   * xlx_v6_chipscope_icon.vho
   * xlx_v6_chipscope_icon.xdc
   * xlx_v6_chipscope_icon_xmdf.tcl

Creates an HDL instantiation template:
   Creates an HDL instantiation template for the IP.

   * xlx_v6_chipscope_icon.vho

IP Symbol Generator:
   Generate an IP symbol based on the current project options'.

   * xlx_v6_chipscope_icon.asy

SYM file generator:
   Generate a SYM file for compatibility with legacy flows

   * xlx_v6_chipscope_icon.sym

Generate ISE subproject:
   Create an ISE subproject for use when including this core in ISE designs

   * xlx_v6_chipscope_icon.gise
   * xlx_v6_chipscope_icon.xise

Deliver Readme:
   Readme file for the IP.

   * xlx_v6_chipscope_icon_readme.txt

Generate FLIST file:
   Text file listing all of the output files produced when a customized core was
   generated in the CORE Generator.

   * xlx_v6_chipscope_icon_flist.txt

Please see the Xilinx CORE Generator online help for further details on
generated files and how to use them.

