--------------------------------------------------------------------------------
Release 14.1 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\software\electronica\xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe
-intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml asm.twx asm.ncd -o asm.twr asm.pcf

Design file:              asm.ncd
Physical constraint file: asm.pcf
Device,package,speed:     xc3s1000,ft256,-5 (PRODUCTION 1.39 2012-04-23)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
--------------+------------+------------+------------------+--------+
              |Max Setup to|Max Hold to |                  | Clock  |
Source        | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
--------------+------------+------------+------------------+--------+
clave<0>      |    2.203(R)|   -0.679(R)|clk_BUFGP         |   0.000|
clave<1>      |    3.395(R)|   -0.582(R)|clk_BUFGP         |   0.000|
clave<2>      |    3.959(R)|   -1.292(R)|clk_BUFGP         |   0.000|
clave<3>      |    2.954(R)|   -0.940(R)|clk_BUFGP         |   0.000|
escribir      |    1.108(R)|    0.098(R)|clk_BUFGP         |   0.000|
ini           |    2.372(R)|   -0.612(R)|clk_BUFGP         |   0.000|
nueva_clave<0>|    0.867(R)|    0.020(R)|clk_BUFGP         |   0.000|
nueva_clave<1>|    0.995(R)|   -0.084(R)|clk_BUFGP         |   0.000|
nueva_clave<2>|    1.443(R)|   -0.442(R)|clk_BUFGP         |   0.000|
nueva_clave<3>|    0.593(R)|    0.239(R)|clk_BUFGP         |   0.000|
rst_n         |    2.367(R)|    0.566(R)|clk_BUFGP         |   0.000|
--------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
dir<0>      |    8.023(R)|clk_BUFGP         |   0.000|
dir<1>      |    7.730(R)|clk_BUFGP         |   0.000|
dir<2>      |    7.730(R)|clk_BUFGP         |   0.000|
dir<3>      |    8.033(R)|clk_BUFGP         |   0.000|
dir<4>      |    8.046(R)|clk_BUFGP         |   0.000|
error_o     |    7.756(R)|clk_BUFGP         |   0.000|
fin         |    6.332(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.785|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Wed Jan 21 19:50:47 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 169 MB



