<!-- Creator     : groff version 1.19.2 -->
<!-- CreationDate: Thu Apr 29 11:55:34 2021 -->
<!DOCTYPE html PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN"
"http://www.w3.org/TR/html4/loose.dtd">
<html>
<head>
<meta name="generator" content="groff -Thtml, see www.gnu.org">
<meta http-equiv="Content-Type" content="text/html; charset=US-ASCII">
<meta name="Content-Style" content="text/css">
<style type="text/css">
       p     { margin-top: 0; margin-bottom: 0; }
       pre   { margin-top: 0; margin-bottom: 0; }
       table { margin-top: 0; margin-bottom: 0; }
</style>
<title>lepton-netlist</title>

</head>
<body>

<h1 align=center>lepton-netlist</h1>

<a href="#NAME">NAME</a><br>
<a href="#SYNOPSIS">SYNOPSIS</a><br>
<a href="#DESCRIPTION">DESCRIPTION</a><br>
<a href="#GENERAL OPTIONS">GENERAL OPTIONS</a><br>
<a href="#BACKENDS">BACKENDS</a><br>
<a href="#EXAMPLES">EXAMPLES</a><br>
<a href="#AUTHORS">AUTHORS</a><br>
<a href="#COPYRIGHT">COPYRIGHT</a><br>
<a href="#SEE ALSO">SEE ALSO</a><br>

<hr>


<a name="NAME"></a>
<h2>NAME</h2>


<p style="margin-left:11%; margin-top: 1em">lepton-netlist
- Lepton EDA Netlist Extraction and Generation</p>

<a name="SYNOPSIS"></a>
<h2>SYNOPSIS</h2>



<p style="margin-left:11%; margin-top: 1em"><b>lepton-netlist</b>
[<i>OPTION</i> ...] [<b>-g</b> <i>BACKEND</i> | <b>-f</b>
<i>FILE</i>] [<i>--</i>] <i>FILE</i> ...</p>

<a name="DESCRIPTION"></a>
<h2>DESCRIPTION</h2>



<p style="margin-left:11%; margin-top: 1em"><b>lepton-netlist</b>
is a netlist extraction and generation tool, and is part of
the Lepton EDA (Electronic Design Automation) toolset. It
takes one or more electronic schematics as input, and
outputs a netlist. A netlist is a machine-interpretable
description of the way that components in an electronic
circuit are connected together, and is commonly used as the
input to a PCB layout program such as <b>pcb</b>(1) or to a
simulator such as <b>gnucap</b>(1).</p>

<p style="margin-left:11%; margin-top: 1em">A normal
<b>lepton-netlist</b> run is carried out in two steps.
First, the <b>lepton-netlist</b> frontend loads the
specified human-readable schematic <i>FILE</i>s, and
compiles them to an in-memory netlist description. Next, a
&lsquo;backend&rsquo; is used to export the connection and
component data to one of many supported netlist formats.</p>


<p style="margin-left:11%; margin-top: 1em"><b>lepton-netlist</b>
is extensible, using the Scheme programming language.</p>

<a name="GENERAL OPTIONS"></a>
<h2>GENERAL OPTIONS</h2>


<table width="100%" border=0 rules="none" frame="void"
       cellspacing="0" cellpadding="0">
<tr valign="top" align="left">
<td width="11%"></td>
<td width="3%">


<p style="margin-top: 1em" valign="top"><b>-q</b></p></td>
<td width="9%"></td>
<td width="77%">


<p style="margin-top: 1em" valign="top">Quiet mode. Turns
off all warnings/notes/messages.</p></td>
<td width="0%">
</td>
</table>

<p style="margin-left:11%;"><b>-v</b>, <b>--verbose</b></p>

<p style="margin-left:23%;">Verbose mode. Output all
diagnostic information.</p>

<p style="margin-left:11%;"><b>-L</b> <i>DIRECTORY</i></p>

<p style="margin-left:23%;">Prepend <i>DIRECTORY</i> to the
list of directories to be searched for Scheme files.</p>

<p style="margin-left:11%;"><b>-g</b> <i>BACKEND</i></p>

<p style="margin-left:23%;">Specify the netlist backend to
be used.</p>

<table width="100%" border=0 rules="none" frame="void"
       cellspacing="0" cellpadding="0">
<tr valign="top" align="left">
<td width="11%"></td>
<td width="11%">


<p style="margin-top: 1em" valign="top"><b>-f</b>
<i>FILE</i></p> </td>
<td width="1%"></td>
<td width="77%">


<p style="margin-top: 1em" valign="top">Load and use
netlist backend from <i>FILE</i>. <i>FILE</i> is expected to
have name like &quot;gnet-NAME.scm&quot; and contain entry
point function NAME (where NAME is the backend&rsquo;s
name).</p> </td>
</table>

<p style="margin-left:11%;"><b>-O</b> <i>STRING</i></p>

<p style="margin-left:23%;">Pass an option string to the
backend.</p>

<p style="margin-left:11%;"><b>-b</b>,
<b>--list-backends</b></p>

<p style="margin-left:23%;">Print a list of available
netlist backends.</p>

<table width="100%" border=0 rules="none" frame="void"
       cellspacing="0" cellpadding="0">
<tr valign="top" align="left">
<td width="11%"></td>
<td width="11%">


<p style="margin-top: 1em" valign="top"><b>-o</b>
<i>FILE</i></p> </td>
<td width="1%"></td>
<td width="77%">


<p style="margin-top: 1em" valign="top">Specify the
filename for the generated netlist. By default, output is
directed to &lsquo;output.net&rsquo;. If &lsquo;-&rsquo; is
given instead of a filename, the output is directed to the
standard output.</p></td>
<tr valign="top" align="left">
<td width="11%"></td>
<td width="11%">


<p style="margin-top: 1em" valign="top"><b>-l</b>
<i>FILE</i></p> </td>
<td width="1%"></td>
<td width="77%">


<p style="margin-top: 1em" valign="top">Specify a Scheme
file to be loaded before the backend is loaded or executed.
This option can be specified multiple times.</p></td>
<tr valign="top" align="left">
<td width="11%"></td>
<td width="11%">


<p style="margin-top: 1em" valign="top"><b>-m</b>
<i>FILE</i></p> </td>
<td width="1%"></td>
<td width="77%">


<p style="margin-top: 1em" valign="top">Specify a Scheme
file to be loaded between loading the backend and executing
it. This option can be specified multiple times.</p></td>
<tr valign="top" align="left">
<td width="11%"></td>
<td width="11%">


<p style="margin-top: 1em" valign="top"><b>-c</b>
<i>EXPR</i></p> </td>
<td width="1%"></td>
<td width="77%">


<p style="margin-top: 1em" valign="top">Specify a Scheme
expression to be executed during <b>lepton-netlist</b>
startup. This option can be specified multiple times.</p></td>
<tr valign="top" align="left">
<td width="11%"></td>
<td width="11%">


<p style="margin-top: 1em" valign="top"><b>-i</b></p></td>
<td width="1%"></td>
<td width="77%">


<p style="margin-top: 1em" valign="top">After the schematic
files have been loaded and compiled, and after all Scheme
files have been loaded, but before running the backend,
enter a Scheme read-eval-print loop.</p></td>
</table>

<p style="margin-left:11%;"><b>-h</b>, <b>--help</b></p>

<p style="margin-left:23%;">Print a help message.</p>

<p style="margin-left:11%;"><b>-V</b>, <b>--version</b></p>

<p style="margin-left:23%;">Print <b>lepton-netlist</b>
version information.</p>

<table width="100%" border=0 rules="none" frame="void"
       cellspacing="0" cellpadding="0">
<tr valign="top" align="left">
<td width="11%"></td>
<td width="3%">


<p style="margin-top: 1em" valign="top"><b>--</b></p></td>
<td width="9%"></td>
<td width="77%">


<p style="margin-top: 1em" valign="top">Treat all remaining
arguments as schematic filenames. Use this if you have a
schematic filename which begins with &lsquo;-&rsquo;.</p></td>
</table>

<a name="BACKENDS"></a>
<h2>BACKENDS</h2>


<p style="margin-left:11%; margin-top: 1em">Currently,
<b>lepton-netlist</b> includes the following backends:</p>

<table width="100%" border=0 rules="none" frame="void"
       cellspacing="0" cellpadding="0">
<tr valign="top" align="left">
<td width="11%"></td>
<td width="11%">


<p style="margin-top: 1em" valign="top"><b>allegro</b></p></td>
<td width="1%"></td>
<td width="55%">


<p style="margin-top: 1em" valign="top">Allegro netlist
format.</p> </td>
<td width="22%">
</td>
<tr valign="top" align="left">
<td width="11%"></td>
<td width="11%">


<p style="margin-top: 1em" valign="top"><b>bae</b></p></td>
<td width="1%"></td>
<td width="55%">


<p style="margin-top: 1em" valign="top">Bartels
Autoengineer netlist format.</p></td>
<td width="22%">
</td>
</table>

<p style="margin-left:11%;"><b>bom</b>, <b>bom2</b></p>

<p style="margin-left:23%;">Bill of materials
generation.</p>

<table width="100%" border=0 rules="none" frame="void"
       cellspacing="0" cellpadding="0">
<tr valign="top" align="left">
<td width="11%"></td>
<td width="11%">


<p style="margin-top: 1em" valign="top"><b>calay</b></p></td>
<td width="1%"></td>
<td width="39%">


<p style="margin-top: 1em" valign="top">Calay netlist
format.</p> </td>
<td width="38%">
</td>
<tr valign="top" align="left">
<td width="11%"></td>
<td width="11%">


<p style="margin-top: 1em" valign="top"><b>cascade</b></p></td>
<td width="1%"></td>
<td width="39%">


<p style="margin-top: 1em" valign="top">RF Cascade netlist
format</p> </td>
<td width="38%">
</td>
</table>

<p style="margin-left:11%;"><b>drc</b>, <b>drc2</b></p>

<p style="margin-left:23%;">Design rule checkers
(<b>drc2</b> is recommended).</p>

<table width="100%" border=0 rules="none" frame="void"
       cellspacing="0" cellpadding="0">
<tr valign="top" align="left">
<td width="11%"></td>
<td width="7%">


<p style="margin-top: 1em" valign="top"><b>eagle</b></p></td>
<td width="5%"></td>
<td width="77%">


<p style="margin-top: 1em" valign="top">Eagle netlist
format.</p> </td>
<tr valign="top" align="left">
<td width="11%"></td>
<td width="7%">


<p style="margin-top: 1em" valign="top"><b>ewnet</b></p></td>
<td width="5%"></td>
<td width="77%">


<p style="margin-top: 1em" valign="top">Netlist format for
National Instruments ULTIboard layout tool.</p></td>
</table>

<p style="margin-left:11%;"><b>futurenet2</b></p>

<p style="margin-left:23%;">Futurenet2 netlist format.</p>

<table width="100%" border=0 rules="none" frame="void"
       cellspacing="0" cellpadding="0">
<tr valign="top" align="left">
<td width="11%"></td>
<td width="9%">


<p style="margin-top: 1em" valign="top"><b>geda</b></p></td>
<td width="3%"></td>
<td width="77%">


<p style="margin-top: 1em" valign="top">Native gEDA netlist
format (mainly used for testing and diagnostics).</p></td>
<tr valign="top" align="left">
<td width="11%"></td>
<td width="9%">


<p style="margin-top: 1em" valign="top"><b>gossip</b></p></td>
<td width="3%"></td>
<td width="77%">


<p style="margin-top: 1em" valign="top">Gossip netlist
format.</p> </td>
</table>

<p style="margin-left:11%;"><b>gsch2pcb</b></p>

<p style="margin-left:23%;">Backend used for <b>pcb</b>(1)
file layout generation by <b>gsch2pcb</b>(1). It is not
recommended to use this backend directly.</p>

<p style="margin-left:11%;"><b>liquidpcb</b></p>

<p style="margin-left:23%;">LiquidPCB netlist format.</p>

<p style="margin-left:11%;"><b>mathematica</b></p>

<p style="margin-left:23%;">Netlister for analytical
circuit solving using Mathematica.</p>

<p style="margin-left:11%;"><b>maxascii</b></p>

<p style="margin-left:23%;">MAXASCII netlist format.</p>

<table width="100%" border=0 rules="none" frame="void"
       cellspacing="0" cellpadding="0">
<tr valign="top" align="left">
<td width="11%"></td>
<td width="9%">


<p style="margin-top: 1em" valign="top"><b>osmond</b></p></td>
<td width="3%"></td>
<td width="34%">


<p style="margin-top: 1em" valign="top">Osmond netlist
format.</p> </td>
<td width="43%">
</td>
<tr valign="top" align="left">
<td width="11%"></td>
<td width="9%">


<p style="margin-top: 1em" valign="top"><b>pads</b></p></td>
<td width="3%"></td>
<td width="34%">


<p style="margin-top: 1em" valign="top">PADS netlist
format.</p> </td>
<td width="43%">
</td>
</table>

<p style="margin-left:11%;"><b>partslist1</b>,
<b>partslist2</b>, <b>partslist3</b></p>

<p style="margin-left:23%;">Bill of materials generation
backends (alternatives to <b>bom</b> and <b>bom2</b>).</p>

<table width="100%" border=0 rules="none" frame="void"
       cellspacing="0" cellpadding="0">
<tr valign="top" align="left">
<td width="11%"></td>
<td width="11%">


<p style="margin-top: 1em" valign="top"><b>PCB</b></p></td>
<td width="1%"></td>
<td width="77%">


<p style="margin-top: 1em" valign="top"><b>pcb</b>(1)
netlist format.</p></td>
<tr valign="top" align="left">
<td width="11%"></td>
<td width="11%">


<p style="margin-top: 1em" valign="top"><b>pcbpins</b></p></td>
<td width="1%"></td>
<td width="77%">


<p style="margin-top: 1em" valign="top">Generates a
<b>pcb</b>(1) action file for forward annotating pin/pad
names from schematic to layout.</p></td>
</table>

<p style="margin-left:11%;"><b>protelII</b></p>

<p style="margin-left:23%;">Protel II netlist format.</p>

<table width="100%" border=0 rules="none" frame="void"
       cellspacing="0" cellpadding="0">
<tr valign="top" align="left">
<td width="11%"></td>
<td width="7%">


<p style="margin-top: 1em" valign="top"><b>redac</b></p></td>
<td width="5%"></td>
<td width="42%">


<p style="margin-top: 1em" valign="top">RACAL-REDAC netlist
format.</p> </td>
<td width="35%">
</td>
</table>

<p style="margin-left:11%;"><b>spice</b>,
<b>spice-sdb</b></p>

<p style="margin-left:23%;">SPICE-compatible netlist format
(<b>spice-sdb</b> is recommended). Suitable for use with
<b>gnucap</b>(1).</p>

<table width="100%" border=0 rules="none" frame="void"
       cellspacing="0" cellpadding="0">
<tr valign="top" align="left">
<td width="11%"></td>
<td width="11%">


<p style="margin-top: 1em" valign="top"><b>switcap</b></p></td>
<td width="1%"></td>
<td width="77%">


<p style="margin-top: 1em" valign="top">SWITCAP switched
capacitor simulator netlist format.</p></td>
<tr valign="top" align="left">
<td width="11%"></td>
<td width="11%">


<p style="margin-top: 1em" valign="top"><b>systemc</b></p></td>
<td width="1%"></td>
<td width="77%">


<p style="margin-top: 1em" valign="top">Structural SystemC
code generation.</p></td>
<tr valign="top" align="left">
<td width="11%"></td>
<td width="11%">


<p style="margin-top: 1em" valign="top"><b>tango</b></p></td>
<td width="1%"></td>
<td width="77%">


<p style="margin-top: 1em" valign="top">Tango netlist
format.</p> </td>
<tr valign="top" align="left">
<td width="11%"></td>
<td width="11%">


<p style="margin-top: 1em" valign="top"><b>tEDAx</b></p></td>
<td width="1%"></td>
<td width="77%">


<p style="margin-top: 1em" valign="top">Trivial EDA
eXchange (tEDAx) format.</p></td>
<tr valign="top" align="left">
<td width="11%"></td>
<td width="11%">


<p style="margin-top: 1em" valign="top"><b>vams</b></p></td>
<td width="1%"></td>
<td width="77%">


<p style="margin-top: 1em" valign="top">VHDL-AMS code
generation.</p> </td>
<tr valign="top" align="left">
<td width="11%"></td>
<td width="11%">


<p style="margin-top: 1em" valign="top"><b>verilog</b></p></td>
<td width="1%"></td>
<td width="77%">


<p style="margin-top: 1em" valign="top">Verilog code
generation.</p> </td>
<tr valign="top" align="left">
<td width="11%"></td>
<td width="11%">


<p style="margin-top: 1em" valign="top"><b>vhdl</b></p></td>
<td width="1%"></td>
<td width="77%">


<p style="margin-top: 1em" valign="top">VHDL code
generation.</p> </td>
<tr valign="top" align="left">
<td width="11%"></td>
<td width="11%">


<p style="margin-top: 1em" valign="top"><b>vipec</b></p></td>
<td width="1%"></td>
<td width="77%">


<p style="margin-top: 1em" valign="top">ViPEC Network
Analyser netlist format.</p></td>
</table>

<a name="EXAMPLES"></a>
<h2>EXAMPLES</h2>


<p style="margin-left:11%; margin-top: 1em">These examples
assume that you have a &lsquo;stack_1.sch&rsquo; in the
current directory.</p>


<p style="margin-left:11%; margin-top: 1em"><b>lepton-netlist</b>
requires that at least one schematic to be specified on the
command line:</p>

<table width="100%" border=0 rules="none" frame="void"
       cellspacing="0" cellpadding="0">
<tr valign="top" align="left">
<td width="8%"></td>
<td width="92%">


<p valign="top">./lepton-netlist stack_1.sch</p></td>
</table>

<p style="margin-left:11%; margin-top: 1em">This is not
very useful since it does not direct <b>lepton-netlist</b>
to do <br>
anything.</p>

<p style="margin-left:11%; margin-top: 1em">Specify a
backend name with &lsquo;&minus;g&rsquo; to get
<b>lepton-netlist</b> to output a <br>
netlist:</p>

<table width="100%" border=0 rules="none" frame="void"
       cellspacing="0" cellpadding="0">
<tr valign="top" align="left">
<td width="8%"></td>
<td width="92%">


<p valign="top">./lepton-netlist &minus;g geda
stack_1.sch</p> </td>
</table>

<p style="margin-left:11%; margin-top: 1em">The netlist
output will be written to a file called
&lsquo;output.net&rsquo; <br>
in the current working directory.</p>

<p style="margin-left:11%; margin-top: 1em">You can specify
the output filename by using the &lsquo;&minus;o&rsquo;
option:</p>

<table width="100%" border=0 rules="none" frame="void"
       cellspacing="0" cellpadding="0">
<tr valign="top" align="left">
<td width="8%"></td>
<td width="92%">


<p valign="top">./lepton-netlist &minus;g geda stack_1.sch
&minus;o /tmp/stack.netlist</p></td>
</table>

<p style="margin-left:11%; margin-top: 1em">Output will now
be directed to &lsquo;/tmp/stack.netlist&rsquo;.</p>

<p style="margin-left:11%; margin-top: 1em">You could run
(for example) the &lsquo;spice-sdb&rsquo; backend against
the <br>
schematic if you specified &lsquo;&minus;g spice-sdb&rsquo;,
or you could generate a <br>
bill of materials for the schematic using &lsquo;&minus;g
partslist1&rsquo;.</p>

<p style="margin-left:11%; margin-top: 1em">To obtain a
Scheme prompt to run Scheme expressions directly, you can
<br>
use the &lsquo;&minus;i&rsquo; option.</p>

<table width="100%" border=0 rules="none" frame="void"
       cellspacing="0" cellpadding="0">
<tr valign="top" align="left">
<td width="8%"></td>
<td width="92%">


<p valign="top">./lepton-netlist &minus;i stack_1.sch</p></td>
</table>


<p style="margin-left:11%; margin-top: 1em"><b>lepton-netlist</b>
will load &lsquo;stack_1.sh&rsquo;, and then enter an
interactive <br>
Scheme read-eval-print loop.</p>

<a name="AUTHORS"></a>
<h2>AUTHORS</h2>


<p style="margin-left:11%; margin-top: 1em">See the
&lsquo;AUTHORS&rsquo; file included with this program.</p>

<a name="COPYRIGHT"></a>
<h2>COPYRIGHT</h2>


<p style="margin-left:11%; margin-top: 1em">Copyright
&copy; 2012-2017 gEDA Contributors. <br>
Copyright &copy; 2017-2021 Lepton Developers. <br>
License GPLv2+: GNU GPL version 2 or later. Please see the
&lsquo;COPYING&rsquo; <br>
file included with this program for full details.</p>

<p style="margin-left:11%; margin-top: 1em">This is free
software: you are free to change and redistribute it. <br>
There is NO WARRANTY, to the extent permitted by law.</p>

<a name="SEE ALSO"></a>
<h2>SEE ALSO</h2>



<p style="margin-left:11%; margin-top: 1em"><b>lepton-schematic</b>(1),
<b>lepton-symcheck</b>(1), <b>pcb</b>(1),
<b>gnucap</b>(1)</p>
<hr>
</body>
</html>
