$comment
	File created using the following command:
		vcd file UCMips16Uni.msim.vcd -direction
$end
$date
	Fri Oct 26 11:21:56 2018
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module ucmips16uni_vhd_vec_tst $end
$var wire 1 ! Branch $end
$var wire 1 " Jump $end
$var wire 1 # Mem2Reg $end
$var wire 1 $ MemRead $end
$var wire 1 % MemWrite $end
$var wire 1 & OPCode [3] $end
$var wire 1 ' OPCode [2] $end
$var wire 1 ( OPCode [1] $end
$var wire 1 ) OPCode [0] $end
$var wire 1 * RegDst $end
$var wire 1 + RegWrite $end
$var wire 1 , ULAOp [1] $end
$var wire 1 - ULAOp [0] $end
$var wire 1 . ULASrc $end

$scope module i1 $end
$var wire 1 / gnd $end
$var wire 1 0 vcc $end
$var wire 1 1 unknown $end
$var wire 1 2 devoe $end
$var wire 1 3 devclrn $end
$var wire 1 4 devpor $end
$var wire 1 5 ww_devoe $end
$var wire 1 6 ww_devclrn $end
$var wire 1 7 ww_devpor $end
$var wire 1 8 ww_OPCode [3] $end
$var wire 1 9 ww_OPCode [2] $end
$var wire 1 : ww_OPCode [1] $end
$var wire 1 ; ww_OPCode [0] $end
$var wire 1 < ww_ULAOp [1] $end
$var wire 1 = ww_ULAOp [0] $end
$var wire 1 > ww_RegDst $end
$var wire 1 ? ww_Jump $end
$var wire 1 @ ww_Branch $end
$var wire 1 A ww_MemRead $end
$var wire 1 B ww_MemWrite $end
$var wire 1 C ww_ULASrc $end
$var wire 1 D ww_Mem2Reg $end
$var wire 1 E ww_RegWrite $end
$var wire 1 F \ULAOp[0]~output_o\ $end
$var wire 1 G \ULAOp[1]~output_o\ $end
$var wire 1 H \RegDst~output_o\ $end
$var wire 1 I \Jump~output_o\ $end
$var wire 1 J \Branch~output_o\ $end
$var wire 1 K \MemRead~output_o\ $end
$var wire 1 L \MemWrite~output_o\ $end
$var wire 1 M \ULASrc~output_o\ $end
$var wire 1 N \Mem2Reg~output_o\ $end
$var wire 1 O \RegWrite~output_o\ $end
$var wire 1 P \OPCode[1]~input_o\ $end
$var wire 1 Q \OPCode[0]~input_o\ $end
$var wire 1 R \OPCode[3]~input_o\ $end
$var wire 1 S \OPCode[2]~input_o\ $end
$var wire 1 T \ULAOp[1]~0_combout\ $end
$var wire 1 U \Equal14~2_combout\ $end
$var wire 1 V \comb~1_combout\ $end
$var wire 1 W \comb~0_combout\ $end
$var wire 1 X \ULAOp[0]$latch~combout\ $end
$var wire 1 Y \comb~2_combout\ $end
$var wire 1 Z \comb~3_combout\ $end
$var wire 1 [ \ULAOp[1]$latch~combout\ $end
$var wire 1 \ \RegDst~0_combout\ $end
$var wire 1 ] \Jump~0_combout\ $end
$var wire 1 ^ \Branch~0_combout\ $end
$var wire 1 _ \Equal14~0_combout\ $end
$var wire 1 ` \Equal14~1_combout\ $end
$var wire 1 a \RegWrite~0_combout\ $end
$var wire 1 b \ALT_INV_OPCode[0]~input_o\ $end
$var wire 1 c \ALT_INV_OPCode[3]~input_o\ $end
$var wire 1 d \ALT_INV_OPCode[1]~input_o\ $end
$var wire 1 e \ALT_INV_ULAOp[1]~0_combout\ $end
$var wire 1 f \ALT_INV_Equal14~2_combout\ $end
$var wire 1 g \ALT_INV_comb~0_combout\ $end
$var wire 1 h \ALT_INV_comb~1_combout\ $end
$var wire 1 i \ALT_INV_comb~3_combout\ $end
$var wire 1 j \ALT_INV_comb~2_combout\ $end
$var wire 1 k \ALT_INV_ULAOp[0]$latch~combout\ $end
$var wire 1 l \ALT_INV_OPCode[2]~input_o\ $end
$var wire 1 m \ALT_INV_ULAOp[1]$latch~combout\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
0$
0%
1*
1+
1.
0/
10
x1
12
13
14
15
16
17
1>
0?
0@
0A
0B
1C
0D
1E
0F
0G
1H
0I
0J
0K
0L
1M
0N
1O
0P
0Q
0R
0S
1T
1U
1V
1W
0X
1Y
1Z
0[
1\
0]
0^
0_
0`
1a
1b
1c
1d
0e
0f
0g
0h
0i
0j
1k
1l
1m
0&
0'
0(
0)
08
09
0:
0;
0<
0=
0,
0-
$end
#30000
1)
1;
1Q
0b
#60000
0)
1(
0;
1:
1P
0Q
1b
0d
0V
0W
1g
1h
1X
0k
1F
1=
1-
#90000
1)
1;
1Q
0b
1V
1W
0Y
0Z
1i
1j
0g
0h
0X
1[
0m
1k
1G
0F
1<
0=
0-
1,
#120000
0)
0(
1'
0;
0:
19
1S
0P
0Q
1b
1d
0l
0U
0\
1^
0T
1Y
0a
0j
1e
1f
0W
1g
0O
1J
0H
0E
1@
0>
0+
1!
0*
#150000
1)
1;
1Q
0b
#180000
0)
1(
0;
1:
1P
0Q
1b
0d
1]
0^
0J
1I
0@
1?
0!
1"
#210000
1)
1;
1Q
0b
#240000
0)
0(
0'
1&
0;
0:
09
18
1R
0S
0P
0Q
1b
1d
1l
0c
0]
1_
1a
1O
1K
1N
0I
1E
1A
1D
0?
1+
1$
1#
0"
#270000
1)
1;
1Q
0b
0_
1`
0a
0O
1L
0K
0N
0E
1B
0A
0D
0+
1%
0$
0#
#300000
0)
1(
0;
1:
1P
0Q
1b
0d
1\
1T
0Y
0`
1a
1j
0e
0V
1h
1O
0L
1H
1X
1E
0B
1>
0k
1+
0%
1*
1F
1=
1-
#330000
1)
1;
1Q
0b
0T
1Y
0j
1e
1V
0h
#360000
0)
0(
1'
0;
0:
19
1S
0P
0Q
1b
1d
0l
#390000
1)
1;
1Q
0b
#420000
0)
1(
0;
1:
1P
0Q
1b
0d
0\
0a
0O
0H
0E
0>
0+
0*
#450000
1)
1;
1Q
0b
#480000
0)
0(
0'
0&
0;
0:
09
08
0R
0S
0P
0Q
1b
1d
1l
1c
1U
1\
1T
1Z
1a
0i
0e
0f
1W
0[
1m
0g
1O
1H
0X
1E
1>
1k
1+
1*
0G
0<
0,
0F
0=
0-
#510000
1)
1;
1Q
0b
#540000
0)
1(
0;
1:
1P
0Q
1b
0d
0V
0W
1g
1h
1X
0k
1F
1=
1-
#570000
1)
1;
1Q
0b
1V
1W
0Y
0Z
1i
1j
0g
0h
0X
1[
0m
1k
1G
0F
1<
0=
0-
1,
#600000
0)
0(
1'
0;
0:
19
1S
0P
0Q
1b
1d
0l
0U
0\
1^
0T
1Y
0a
0j
1e
1f
0W
1g
0O
1J
0H
0E
1@
0>
0+
1!
0*
#630000
1)
1;
1Q
0b
#660000
0)
1(
0;
1:
1P
0Q
1b
0d
1]
0^
0J
1I
0@
1?
0!
1"
#690000
1)
1;
1Q
0b
#720000
0)
0(
0'
1&
0;
0:
09
18
1R
0S
0P
0Q
1b
1d
1l
0c
0]
1_
1a
1O
1K
1N
0I
1E
1A
1D
0?
1+
1$
1#
0"
#750000
1)
1;
1Q
0b
0_
1`
0a
0O
1L
0K
0N
0E
1B
0A
0D
0+
1%
0$
0#
#780000
0)
1(
0;
1:
1P
0Q
1b
0d
1\
1T
0Y
0`
1a
1j
0e
0V
1h
1O
0L
1H
1X
1E
0B
1>
0k
1+
0%
1*
1F
1=
1-
#810000
1)
1;
1Q
0b
0T
1Y
0j
1e
1V
0h
#840000
0)
0(
1'
0;
0:
19
1S
0P
0Q
1b
1d
0l
#870000
1)
1;
1Q
0b
#900000
0)
1(
0;
1:
1P
0Q
1b
0d
0\
0a
0O
0H
0E
0>
0+
0*
#930000
1)
1;
1Q
0b
#960000
0)
0(
0'
0&
0;
0:
09
08
0R
0S
0P
0Q
1b
1d
1l
1c
1U
1\
1T
1Z
1a
0i
0e
0f
1W
0[
1m
0g
1O
1H
0X
1E
1>
1k
1+
1*
0G
0<
0,
0F
0=
0-
#990000
1)
1;
1Q
0b
#1000000
