strict digraph "compose( ,  )" {
	node [label="\N"];
	"decoder_i.711:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f2172d1e790>",
		fillcolor=lightcyan,
		label="decoder_i.711:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"decoder_i.711:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2172d231d0>",
		fillcolor=turquoise,
		label="decoder_i.711:BL
jump_in_dec_o = 1'b1;
alu_op_a_mux_sel_o = OP_A_CURRPC;
alu_op_b_mux_sel_o = OP_B_IMM;
imm_b_mux_sel_o = IMM_B_\
INCR_PC;
alu_operator_o = ALU_ADD;
regfile_we = 1'b0;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172d1e950>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172d1eb10>, <\
pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172d1ec90>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172d1ee50>, <\
pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172d1efd0>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172d23150>]",
		style=filled,
		typ=Block];
	"decoder_i.711:CA" -> "decoder_i.711:BL"	 [cond="[]",
		lineno=None];
	"587:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f2172c5e5d0>",
		def_var="['regfile_we']",
		fillcolor=deepskyblue,
		label="587:AS
regfile_we = (illegal_csr_insn_i || !instr_executing)? 1'b0 : 
(data_req_dec || multdiv_en_dec)? regfile_we_wb : regfile_\
we_dec;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['illegal_csr_insn_i', 'instr_executing', 'data_req_dec', 'multdiv_en_dec', 'regfile_we_wb', 'regfile_we_dec']"];
	"614:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f2172c52510>",
		def_var="['rfvi_reg_we_o']",
		fillcolor=deepskyblue,
		label="614:AS
rfvi_reg_we_o = regfile_we;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['regfile_we']"];
	"587:AS" -> "614:AS";
	"controller_i.698:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f217226b810>",
		fillcolor=springgreen,
		label="controller_i.698:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"controller_i.698:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f217226b8d0>",
		fillcolor=turquoise,
		label="controller_i.698:BL
pc_set_o = 1'b1;
pc_mux_o = PC_EXC;
exc_pc_mux_o = (debug_mode_q)? EXC_PC_DBG_EXC : EXC_PC_EXC;
csr_save_id_\
o = 1'b1;
csr_save_cause_o = 1'b1;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f217226b150>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f217226b290>, <\
pyverilog.vparser.ast.BlockingSubstitution object at 0x7f217226b590>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f217226b6d0>, <\
pyverilog.vparser.ast.BlockingSubstitution object at 0x7f217226b850>]",
		style=filled,
		typ=Block];
	"controller_i.698:IF" -> "controller_i.698:BL"	 [cond="['exc_req_q', 'store_err_q', 'load_err_q']",
		label="(exc_req_q || store_err_q || load_err_q)",
		lineno=698];
	"controller_i.734:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f21721fcf90>",
		fillcolor=springgreen,
		label="controller_i.734:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"controller_i.698:IF" -> "controller_i.734:IF"	 [cond="['exc_req_q', 'store_err_q', 'load_err_q']",
		label="!((exc_req_q || store_err_q || load_err_q))",
		lineno=698];
	"decoder_i.529:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f2172d54690>",
		fillcolor=lightcyan,
		label="decoder_i.529:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"decoder_i.529:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172d54790>",
		fillcolor=cadetblue,
		label="decoder_i.529:BS
alu_operator_o = ALU_GEU;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172d54790>]",
		style=filled,
		typ=BlockingSubstitution];
	"decoder_i.529:CA" -> "decoder_i.529:BS"	 [cond="[]",
		lineno=None];
	"773:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f217276c150>",
		fillcolor=lightcyan,
		label="773:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"773:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f217276c4d0>",
		fillcolor=turquoise,
		label="773:BL
id_wb_fsm_ns = WAIT_MULTICYCLE;
stall_multdiv = 1'b1;
instr_multicycle_done_n = 1'b0;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f217276c350>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f217276c510>, <\
pyverilog.vparser.ast.BlockingSubstitution object at 0x7f217276c690>]",
		style=filled,
		typ=Block];
	"773:CA" -> "773:BL"	 [cond="[]",
		lineno=None];
	"decoder_i.752:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f2172d32190>",
		fillcolor=lightcyan,
		label="decoder_i.752:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"decoder_i.752:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172d322d0>",
		fillcolor=cadetblue,
		label="decoder_i.752:BS
csr_op = CSR_OP_CLEAR;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172d322d0>]",
		style=filled,
		typ=BlockingSubstitution];
	"decoder_i.752:CA" -> "decoder_i.752:BS"	 [cond="[]",
		lineno=None];
	"controller_i.533:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172975d90>",
		fillcolor=cadetblue,
		label="controller_i.533:BS
mfip_id = 4'd6;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172975d90>]",
		style=filled,
		typ=BlockingSubstitution];
	"controller_i.Leaf_515:AL"	 [def_var="['mfip_id']",
		label="controller_i.Leaf_515:AL"];
	"controller_i.533:BS" -> "controller_i.Leaf_515:AL"	 [cond="[]",
		lineno=None];
	"decoder_i.638:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f2172cfaa10>",
		fillcolor=lightcyan,
		label="decoder_i.638:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"decoder_i.638:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172cfab10>",
		fillcolor=cadetblue,
		label="decoder_i.638:BS
alu_operator_o = ALU_XOR;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172cfab10>]",
		style=filled,
		typ=BlockingSubstitution];
	"decoder_i.638:CA" -> "decoder_i.638:BS"	 [cond="[]",
		lineno=None];
	"decoder_i.679:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f2172d0fe50>",
		fillcolor=lightcyan,
		label="decoder_i.679:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"decoder_i.679:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2172d13550>",
		fillcolor=turquoise,
		label="decoder_i.679:BL
alu_operator_o = ALU_ADD;
multdiv_operator_o = MD_OP_DIV;
div_en_o = (RV32M)? 1'b1 : 1'b0;
multdiv_signed_mode_\
o = 2'b00;
illegal_insn = (RV32M)? 1'b0 : 1'b1;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172d13050>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172d13210>, <\
pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172d13450>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172d13590>, <\
pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172d13810>]",
		style=filled,
		typ=Block];
	"decoder_i.679:CA" -> "decoder_i.679:BL"	 [cond="[]",
		lineno=None];
	"decoder_i.482:CS"	 [ast="<pyverilog.vparser.ast.CaseStatement object at 0x7f2172d234d0>",
		fillcolor=linen,
		label="decoder_i.482:CS",
		statements="[]",
		style=filled,
		typ=CaseStatement];
	"decoder_i.544:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f2172d50550>",
		fillcolor=lightcyan,
		label="decoder_i.544:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"decoder_i.482:CS" -> "decoder_i.544:CA"	 [cond="['opcode']",
		label=opcode,
		lineno=482];
	"decoder_i.584:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f2172d49710>",
		fillcolor=lightcyan,
		label="decoder_i.584:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"decoder_i.482:CS" -> "decoder_i.584:CA"	 [cond="['opcode']",
		label=opcode,
		lineno=482];
	"decoder_i.563:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f2172d5dcd0>",
		fillcolor=lightcyan,
		label="decoder_i.563:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"decoder_i.482:CS" -> "decoder_i.563:CA"	 [cond="['opcode']",
		label=opcode,
		lineno=482];
	"decoder_i.626:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f2172d6b2d0>",
		fillcolor=lightcyan,
		label="decoder_i.626:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"decoder_i.482:CS" -> "decoder_i.626:CA"	 [cond="['opcode']",
		label=opcode,
		lineno=482];
	"decoder_i.483:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f217283bad0>",
		fillcolor=lightcyan,
		label="decoder_i.483:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"decoder_i.482:CS" -> "decoder_i.483:CA"	 [cond="['opcode']",
		label=opcode,
		lineno=482];
	"decoder_i.703:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f2172d6bd50>",
		fillcolor=lightcyan,
		label="decoder_i.703:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"decoder_i.482:CS" -> "decoder_i.703:CA"	 [cond="['opcode']",
		label=opcode,
		lineno=482];
	"decoder_i.723:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f2172d23590>",
		fillcolor=lightcyan,
		label="decoder_i.723:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"decoder_i.482:CS" -> "decoder_i.723:CA"	 [cond="['opcode']",
		label=opcode,
		lineno=482];
	"decoder_i.501:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f2172d3ef50>",
		fillcolor=lightcyan,
		label="decoder_i.501:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"decoder_i.482:CS" -> "decoder_i.501:CA"	 [cond="['opcode']",
		label=opcode,
		lineno=482];
	"decoder_i.521:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f2172d4b610>",
		fillcolor=lightcyan,
		label="decoder_i.521:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"decoder_i.482:CS" -> "decoder_i.521:CA"	 [cond="['opcode']",
		label=opcode,
		lineno=482];
	"decoder_i.757:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f2172d325d0>",
		fillcolor=lightcyan,
		label="decoder_i.757:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"decoder_i.482:CS" -> "decoder_i.757:CA"	 [cond="['opcode']",
		label=opcode,
		lineno=482];
	"decoder_i.592:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f2172d5f150>",
		fillcolor=lightcyan,
		label="decoder_i.592:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"decoder_i.482:CS" -> "decoder_i.592:CA"	 [cond="['opcode']",
		label=opcode,
		lineno=482];
	"decoder_i.599:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f2172d5f9d0>",
		fillcolor=lightcyan,
		label="decoder_i.599:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"decoder_i.482:CS" -> "decoder_i.599:CA"	 [cond="['opcode']",
		label=opcode,
		lineno=482];
	"controller_i.605:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2172264d50>",
		fillcolor=turquoise,
		label="controller_i.605:BL
ctrl_fsm_ns = IRQ_TAKEN;
halt_if = 1'b1;
flush_id = 1'b1;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172264c10>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172264d90>, <\
pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172264ed0>]",
		style=filled,
		typ=Block];
	"controller_i.Leaf_550:AL"	 [def_var="['pc_set_o', 'csr_save_id_o', 'csr_mtval_o', 'halt_if', 'debug_cause_o', 'csr_restore_mret_id_o', 'perf_jump_o', 'exc_cause_o', '\
perf_tbranch_o', 'csr_save_if_o', 'instr_req_o', 'nmi_mode_d', 'ctrl_fsm_ns', 'debug_mode_d', 'csr_restore_dret_id_o', 'debug_csr_\
save_o', 'flush_id', 'ctrl_busy_o', 'pc_mux_o', 'csr_save_cause_o', 'exc_pc_mux_o']",
		label="controller_i.Leaf_550:AL"];
	"controller_i.605:BL" -> "controller_i.Leaf_550:AL"	 [cond="[]",
		lineno=None];
	"decoder_i.420:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f217284ea90>",
		def_var="['instr']",
		fillcolor=deepskyblue,
		label="decoder_i.420:AS
instr = instr_rdata_i;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['instr_rdata_i']"];
	"decoder_i.428:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f217286db50>",
		def_var="['regfile_raddr_b_o']",
		fillcolor=deepskyblue,
		label="decoder_i.428:AS
regfile_raddr_b_o = instr[24:20];",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['instr']"];
	"decoder_i.420:AS" -> "decoder_i.428:AS";
	"decoder_i.443:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f2172873250>",
		clk_sens=False,
		fillcolor=gold,
		label="decoder_i.443:AL",
		sens="[]",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['CSR_MSTATUS', 'csr_access_o', 'CSR_MIE', 'CSR_DSCRATCH0', 'CSR_DSCRATCH1', 'instr', 'sv2v_cast_290A1', 'CSR_OP_SET', 'csr_op_o', '\
CSR_OP_WRITE', 'CSR_OP_READ', 'CSR_DPC', 'CSR_DCSR']"];
	"decoder_i.420:AS" -> "decoder_i.443:AL";
	"decoder_i.426:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f217286d790>",
		def_var="['zimm_rs1_type_o']",
		fillcolor=deepskyblue,
		label="decoder_i.426:AS
zimm_rs1_type_o = { 27'b0, instr[19:15] };",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['instr']"];
	"decoder_i.420:AS" -> "decoder_i.426:AS";
	"decoder_i.438:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f2172839a90>",
		clk_sens=False,
		fillcolor=gold,
		label="decoder_i.438:AL",
		sens="['csr_op', 'CSR_OP_READ']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['CSR_OP_CLEAR', 'CSR_OP_SET', 'csr_op', 'CSR_OP_READ', 'instr']"];
	"decoder_i.420:AS" -> "decoder_i.438:AL";
	"decoder_i.421:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f217284ef10>",
		def_var="['imm_i_type_o']",
		fillcolor=deepskyblue,
		label="decoder_i.421:AS
imm_i_type_o = { { 20{ instr[31] } }, instr[31:20] };",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['instr', 'instr']"];
	"decoder_i.420:AS" -> "decoder_i.421:AS";
	"decoder_i.423:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f217283eb10>",
		def_var="['imm_b_type_o']",
		fillcolor=deepskyblue,
		label="decoder_i.423:AS
imm_b_type_o = { { 19{ instr[31] } }, instr[31], instr[7], instr[30:25], instr[11:8], 1'b0 };",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['instr', 'instr', 'instr', 'instr', 'instr']"];
	"decoder_i.420:AS" -> "decoder_i.423:AS";
	"decoder_i.422:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f217283e490>",
		def_var="['imm_s_type_o']",
		fillcolor=deepskyblue,
		label="decoder_i.422:AS
imm_s_type_o = { { 20{ instr[31] } }, instr[31:25], instr[11:7] };",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['instr', 'instr', 'instr']"];
	"decoder_i.420:AS" -> "decoder_i.422:AS";
	"decoder_i.429:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f217286dd90>",
		def_var="['regfile_waddr_o']",
		fillcolor=deepskyblue,
		label="decoder_i.429:AS
regfile_waddr_o = instr[11:07];",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['instr']"];
	"decoder_i.420:AS" -> "decoder_i.429:AS";
	"decoder_i.453:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f2172856190>",
		clk_sens=False,
		fillcolor=gold,
		label="decoder_i.453:AL",
		sens="['ALU_SLL', 'ALU_NE', 'instr', 'OP_A_REG_A', 'IMM_B_B', 'MD_OP_MULH', 'OP_B_IMM', 'MD_OP_MULL', 'IMM_A_ZERO', 'ALU_SRA', 'ALU_SLT', '\
IMM_B_INCR_PC', 'ALU_SRL', 'csr_illegal', 'MD_OP_DIV', 'IMM_B_J', 'ALU_AND', 'IMM_B_I', 'ALU_OR', 'ALU_SLTU', 'sv2v_cast_F99D1', '\
sv2v_cast_DB892', 'CSR_OP_CLEAR', 'MD_OP_REM', 'ALU_ADD', 'IMM_B_S', 'RF_WD_CSR', 'RF_WD_LSU', 'ALU_EQ', 'OP_A_IMM', 'OP_A_CURRPC', '\
CSR_OP_READ', 'ALU_GE', 'ALU_SUB', 'RF_WD_EX', 'IMM_B_U', 'OP_B_REG_B', 'ALU_LT', 'CSR_OP_WRITE', 'CSR_OP_SET', 'IMM_A_Z', 'ALU_\
GEU', 'ALU_XOR', 'ALU_LTU']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['ALU_SLL', 'ALU_NE', 'ALU_SLTU', 'OP_A_REG_A', 'sv2v_cast_F99D1', 'MD_OP_MULH', 'OP_B_IMM', 'MD_OP_MULL', 'sv2v_cast_DB892', 'ALU_\
SRA', 'ALU_SLT', 'IMM_B_INCR_PC', 'ALU_SRL', 'csr_illegal', 'MD_OP_DIV', 'IMM_B_J', 'ALU_AND', 'IMM_B_I', 'ALU_OR', 'instr', 'IMM_\
B_B', 'IMM_A_ZERO', 'CSR_OP_CLEAR', 'MD_OP_REM', 'ALU_ADD', 'IMM_B_S', 'RF_WD_CSR', 'RF_WD_LSU', 'ALU_EQ', 'instr_new_i', 'OP_A_\
IMM', 'OP_A_CURRPC', 'CSR_OP_READ', 'ALU_GE', 'ALU_SUB', 'illegal_c_insn_i', 'RF_WD_EX', 'IMM_B_U', 'illegal_insn', 'OP_B_REG_B', '\
ALU_LT', 'CSR_OP_WRITE', 'CSR_OP_SET', 'IMM_A_Z', 'opcode', 'ALU_GEU', 'ALU_XOR', 'ALU_LTU']"];
	"decoder_i.420:AS" -> "decoder_i.453:AL";
	"decoder_i.424:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f217283ed90>",
		def_var="['imm_u_type_o']",
		fillcolor=deepskyblue,
		label="decoder_i.424:AS
imm_u_type_o = { instr[31:12], 12'b0 };",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['instr']"];
	"decoder_i.420:AS" -> "decoder_i.424:AS";
	"decoder_i.427:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f217286d910>",
		def_var="['regfile_raddr_a_o']",
		fillcolor=deepskyblue,
		label="decoder_i.427:AS
regfile_raddr_a_o = instr[19:15];",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['instr']"];
	"decoder_i.420:AS" -> "decoder_i.427:AS";
	"decoder_i.425:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f217286d450>",
		def_var="['imm_j_type_o']",
		fillcolor=deepskyblue,
		label="decoder_i.425:AS
imm_j_type_o = { { 12{ instr[31] } }, instr[19:12], instr[20], instr[30:21], 1'b0 };",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['instr', 'instr', 'instr', 'instr']"];
	"decoder_i.420:AS" -> "decoder_i.425:AS";
	"728:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f21727622d0>",
		def_var="['data_sign_ext_ex_o']",
		fillcolor=deepskyblue,
		label="728:AS
data_sign_ext_ex_o = data_sign_ext_id;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['data_sign_ext_id']"];
	"controller_i.694:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f217226a890>",
		fillcolor=lightcyan,
		label="controller_i.694:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"controller_i.694:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f217226ad50>",
		fillcolor=turquoise,
		label="controller_i.694:BL
halt_if = 1'b1;
flush_id = 1'b1;
ctrl_fsm_ns = DECODE;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f217226aad0>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f217226ac50>, <\
pyverilog.vparser.ast.BlockingSubstitution object at 0x7f217226ad90>]",
		style=filled,
		typ=Block];
	"controller_i.694:CA" -> "controller_i.694:BL"	 [cond="[]",
		lineno=None];
	"controller_i.605:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2172264a90>",
		fillcolor=springgreen,
		label="controller_i.605:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"controller_i.605:IF" -> "controller_i.605:BL"	 [cond="['handle_irq']",
		label=handle_irq,
		lineno=605];
	"decoder_i.732:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172d28690>",
		fillcolor=cadetblue,
		label="decoder_i.732:BS
wfi_insn_o = 1'b1;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172d28690>]",
		style=filled,
		typ=BlockingSubstitution];
	"decoder_i.Leaf_453:AL"	 [def_var="['data_req_o', 'csr_access_o', 'jump_in_dec_o', 'illegal_insn', 'dret_insn_o', 'regfile_we', 'csr_illegal', 'branch_in_dec_o', '\
imm_b_mux_sel_o', 'ecall_insn_o', 'data_type_o', 'data_we_o', 'csr_op', 'alu_operator_o', 'regfile_wdata_sel_o', 'wfi_insn_o', '\
multdiv_signed_mode_o', 'ebrk_insn_o', 'div_en_o', 'data_sign_extension_o', 'alu_op_b_mux_sel_o', 'jump_set_o', 'multdiv_operator_\
o', 'imm_a_mux_sel_o', 'opcode', 'mult_en_o', 'alu_op_a_mux_sel_o', 'mret_insn_o']",
		label="decoder_i.Leaf_453:AL"];
	"decoder_i.732:BS" -> "decoder_i.Leaf_453:AL"	 [cond="[]",
		lineno=None];
	"controller_i.714:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f21722628d0>",
		fillcolor=springgreen,
		label="controller_i.714:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"controller_i.714:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2172262910>",
		fillcolor=turquoise,
		label="controller_i.714:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"controller_i.714:IF" -> "controller_i.714:BL"	 [cond="['ebrk_insn']",
		label=ebrk_insn,
		lineno=714];
	"controller_i.725:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f21721fc810>",
		fillcolor=springgreen,
		label="controller_i.725:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"controller_i.714:IF" -> "controller_i.725:IF"	 [cond="['ebrk_insn']",
		label="!(ebrk_insn)",
		lineno=714];
	"decoder_i.560:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f2172d5db50>",
		fillcolor=lightcyan,
		label="decoder_i.560:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"decoder_i.560:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172d5dc50>",
		fillcolor=cadetblue,
		label="decoder_i.560:BS
illegal_insn = 1'b1;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172d5dc50>]",
		style=filled,
		typ=BlockingSubstitution];
	"decoder_i.560:CA" -> "decoder_i.560:BS"	 [cond="[]",
		lineno=None];
	"decoder_i.453:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2172d32910>",
		fillcolor=turquoise,
		label="decoder_i.453:BL
jump_in_dec_o = 1'b0;
jump_set_o = 1'b0;
branch_in_dec_o = 1'b0;
alu_operator_o = ALU_SLTU;
alu_op_a_mux_sel_o = \
OP_A_IMM;
alu_op_b_mux_sel_o = OP_B_IMM;
imm_a_mux_sel_o = IMM_A_ZERO;
imm_b_mux_sel_o = IMM_B_I;
mult_en_o = 1'b0;
div_en_o = 1'\
b0;
multdiv_operator_o = MD_OP_MULL;
multdiv_signed_mode_o = 2'b00;
regfile_wdata_sel_o = RF_WD_EX;
regfile_we = 1'b0;
csr_access_\
o = 1'b0;
csr_illegal = 1'b0;
csr_op = CSR_OP_READ;
data_we_o = 1'b0;
data_type_o = 2'b00;
data_sign_extension_o = 1'b0;
data_req_\
o = 1'b0;
illegal_insn = 1'b0;
ebrk_insn_o = 1'b0;
mret_insn_o = 1'b0;
dret_insn_o = 1'b0;
ecall_insn_o = 1'b0;
wfi_insn_o = 1'b0;
\
opcode = sv2v_cast_DB892(instr[6:0]);",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f217284a150>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f217284a350>, <\
pyverilog.vparser.ast.BlockingSubstitution object at 0x7f217284a4d0>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f217284a650>, <\
pyverilog.vparser.ast.BlockingSubstitution object at 0x7f217284a7d0>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f217284a950>, <\
pyverilog.vparser.ast.BlockingSubstitution object at 0x7f217284aad0>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f217284ac50>, <\
pyverilog.vparser.ast.BlockingSubstitution object at 0x7f217284ad90>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f217284aed0>, <\
pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172874090>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172874210>, <\
pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172874390>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f21728744d0>, <\
pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172874650>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172874790>, <\
pyverilog.vparser.ast.BlockingSubstitution object at 0x7f21728748d0>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172874a10>, <\
pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172874b50>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172874cd0>, <\
pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172874e10>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172874f90>, <\
pyverilog.vparser.ast.BlockingSubstitution object at 0x7f217283b110>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f217283b250>, <\
pyverilog.vparser.ast.BlockingSubstitution object at 0x7f217283b390>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f217283b510>, <\
pyverilog.vparser.ast.BlockingSubstitution object at 0x7f217283b650>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f217283b950>]",
		style=filled,
		typ=Block];
	"decoder_i.453:BL" -> "decoder_i.482:CS"	 [cond="[]",
		lineno=None];
	"decoder_i.761:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2172d32950>",
		fillcolor=springgreen,
		label="decoder_i.761:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"decoder_i.453:BL" -> "decoder_i.761:IF"	 [cond="[]",
		lineno=None];
	"decoder_i.759:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2172d32790>",
		fillcolor=springgreen,
		label="decoder_i.759:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"decoder_i.453:BL" -> "decoder_i.759:IF"	 [cond="[]",
		lineno=None];
	"decoder_i.718:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2172d23250>",
		fillcolor=springgreen,
		label="decoder_i.718:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"decoder_i.711:BL" -> "decoder_i.718:IF"	 [cond="[]",
		lineno=None];
	"765:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f217273d750>",
		fillcolor=lightcyan,
		label="765:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"766:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f217273d810>",
		fillcolor=springgreen,
		label="766:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"765:CA" -> "766:IF"	 [cond="[]",
		lineno=None];
	"controller_i.542:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2172957c90>",
		fillcolor=springgreen,
		label="controller_i.542:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"controller_i.544:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2172957f90>",
		fillcolor=springgreen,
		label="controller_i.544:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"controller_i.542:IF" -> "controller_i.544:IF"	 [cond="['csr_mfip_i']",
		label="!(csr_mfip_i[2])",
		lineno=542];
	"controller_i.543:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172957cd0>",
		fillcolor=cadetblue,
		label="controller_i.543:BS
mfip_id = 4'd2;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172957cd0>]",
		style=filled,
		typ=BlockingSubstitution];
	"controller_i.542:IF" -> "controller_i.543:BS"	 [cond="['csr_mfip_i']",
		label="csr_mfip_i[2]",
		lineno=542];
	"741:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f2172760990>",
		clk_sens=True,
		fillcolor=gold,
		label="741:AL",
		sens="['clk_i', 'rst_ni']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['id_wb_fsm_ns', 'IDLE', 'rst_ni', 'instr_multicycle_done_n', 'branch_set_n']"];
	"741:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2172760ad0>",
		fillcolor=turquoise,
		label="741:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"741:AL" -> "741:BL"	 [cond="[]",
		lineno=None];
	"controller_i.617:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f21722656d0>",
		fillcolor=turquoise,
		label="controller_i.617:BL
ctrl_fsm_ns = FLUSH;
halt_if = 1'b1;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172265710>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172265850>]",
		style=filled,
		typ=Block];
	"controller_i.617:BL" -> "controller_i.Leaf_550:AL"	 [cond="[]",
		lineno=None];
	"controller_i.704:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f217226bad0>",
		fillcolor=turquoise,
		label="controller_i.704:BL
exc_cause_o = EXC_CAUSE_INSTR_ACCESS_FAULT;
csr_mtval_o = pc_id_i;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f217226bb10>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f217226bc50>]",
		style=filled,
		typ=Block];
	"controller_i.704:BL" -> "controller_i.Leaf_550:AL"	 [cond="[]",
		lineno=None];
	"decoder_i.485:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2172d3e590>",
		fillcolor=turquoise,
		label="decoder_i.485:BL
alu_op_a_mux_sel_o = OP_A_CURRPC;
alu_op_b_mux_sel_o = OP_B_IMM;
imm_b_mux_sel_o = IMM_B_J;
alu_operator_o = ALU_\
ADD;
regfile_we = 1'b0;
jump_set_o = 1'b1;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f217283bf90>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172d3e190>, <\
pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172d3e310>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172d3e490>, <\
pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172d3e5d0>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172d3e710>]",
		style=filled,
		typ=Block];
	"decoder_i.485:BL" -> "decoder_i.Leaf_453:AL"	 [cond="[]",
		lineno=None];
	"decoder_i.563:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2172d45b10>",
		fillcolor=turquoise,
		label="decoder_i.563:BL
alu_op_a_mux_sel_o = OP_A_REG_A;
data_req_o = 1'b1;
regfile_wdata_sel_o = RF_WD_LSU;
regfile_we = 1'b1;
data_type_\
o = 2'b00;
alu_operator_o = ALU_ADD;
alu_op_b_mux_sel_o = OP_B_IMM;
imm_b_mux_sel_o = IMM_B_I;
data_sign_extension_o = ~instr[14];",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172d5de10>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172d5df90>, <\
pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172d45150>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172d45290>, <\
pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172d453d0>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172d45550>, <\
pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172d456d0>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172d45850>, <\
pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172d45a90>]",
		style=filled,
		typ=Block];
	"decoder_i.573:CS"	 [ast="<pyverilog.vparser.ast.CaseStatement object at 0x7f2172d493d0>",
		fillcolor=linen,
		label="decoder_i.573:CS",
		statements="[]",
		style=filled,
		typ=CaseStatement];
	"decoder_i.563:BL" -> "decoder_i.573:CS"	 [cond="[]",
		lineno=None];
	"decoder_i.700:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f2172d18d90>",
		fillcolor=lightcyan,
		label="decoder_i.700:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"decoder_i.700:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172d18e90>",
		fillcolor=cadetblue,
		label="decoder_i.700:BS
illegal_insn = 1'b1;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172d18e90>]",
		style=filled,
		typ=BlockingSubstitution];
	"decoder_i.700:CA" -> "decoder_i.700:BS"	 [cond="[]",
		lineno=None];
	"767:CS"	 [ast="<pyverilog.vparser.ast.CaseStatement object at 0x7f217274a910>",
		fillcolor=linen,
		label="767:CS",
		statements="[]",
		style=filled,
		typ=CaseStatement];
	"766:IF" -> "767:CS"	 [cond="['instr_new_i', 'instr_fetch_err_i']",
		label="(instr_new_i & ~instr_fetch_err_i)",
		lineno=766];
	"controller_i.764:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f21721fe9d0>",
		clk_sens=True,
		fillcolor=gold,
		label="controller_i.764:AL",
		sens="['clk_i', 'rst_ni']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['RESET', 'rst_ni', 'exc_req_d', 'nmi_mode_d', 'illegal_insn_d', 'ctrl_fsm_ns', 'load_err_d', 'debug_mode_d', 'store_err_d']"];
	"controller_i.764:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f21721fead0>",
		fillcolor=turquoise,
		label="controller_i.764:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"controller_i.764:AL" -> "controller_i.764:BL"	 [cond="[]",
		lineno=None];
	"controller_i.657:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172268390>",
		fillcolor=cadetblue,
		label="controller_i.657:BS
exc_cause_o = EXC_CAUSE_IRQ_SOFTWARE_M;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172268390>]",
		style=filled,
		typ=BlockingSubstitution];
	"controller_i.657:BS" -> "controller_i.Leaf_550:AL"	 [cond="[]",
		lineno=None];
	"decoder_i.651:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f2172d054d0>",
		fillcolor=lightcyan,
		label="decoder_i.651:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"decoder_i.651:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2172d05b90>",
		fillcolor=turquoise,
		label="decoder_i.651:BL
alu_operator_o = ALU_ADD;
multdiv_operator_o = MD_OP_MULH;
mult_en_o = (RV32M)? 1'b1 : 1'b0;
multdiv_signed_mode_\
o = 2'b11;
illegal_insn = (RV32M)? 1'b0 : 1'b1;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172d05690>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172d05850>, <\
pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172d05a90>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172d05bd0>, <\
pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172d05e50>]",
		style=filled,
		typ=Block];
	"decoder_i.651:CA" -> "decoder_i.651:BL"	 [cond="[]",
		lineno=None];
	"decoder_i.432:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f21728398d0>",
		def_var="['illegal_reg_rv32e']",
		fillcolor=deepskyblue,
		label="decoder_i.432:AS
illegal_reg_rv32e = regfile_raddr_a_o[4] & (alu_op_a_mux_sel_o == OP_A_REG_A) | regfile_raddr_b_o[4] & (alu_op_\
b_mux_sel_o == OP_B_REG_B) | regfile_waddr_o[4] & regfile_we;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['regfile_raddr_a_o', 'alu_op_a_mux_sel_o', 'OP_A_REG_A', 'regfile_raddr_b_o', 'alu_op_b_mux_sel_o', 'OP_B_REG_B', 'regfile_waddr_\
o', 'regfile_we']"];
	"decoder_i.428:AS" -> "decoder_i.432:AS";
	"610:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f2172c64e10>",
		def_var="['rfvi_reg_raddr_rb_o']",
		fillcolor=deepskyblue,
		label="610:AS
rfvi_reg_raddr_rb_o = regfile_raddr_b;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['regfile_raddr_b']"];
	"decoder_i.428:AS" -> "610:AS";
	"controller_i.648:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2172267a10>",
		fillcolor=springgreen,
		label="controller_i.648:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"controller_i.652:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2172267dd0>",
		fillcolor=springgreen,
		label="controller_i.652:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"controller_i.648:IF" -> "controller_i.652:IF"	 [cond="['irq_nm_i', 'nmi_mode_q']",
		label="!((irq_nm_i && !nmi_mode_q))",
		lineno=648];
	"controller_i.648:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2172267810>",
		fillcolor=turquoise,
		label="controller_i.648:BL
exc_cause_o = EXC_CAUSE_IRQ_NM;
nmi_mode_d = 1'b1;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172267850>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172267990>]",
		style=filled,
		typ=Block];
	"controller_i.648:IF" -> "controller_i.648:BL"	 [cond="['irq_nm_i', 'nmi_mode_q']",
		label="(irq_nm_i && !nmi_mode_q)",
		lineno=648];
	"796:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f217273d9d0>",
		fillcolor=lightcyan,
		label="796:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"797:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2172753790>",
		fillcolor=springgreen,
		label="797:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"796:CA" -> "797:IF"	 [cond="[]",
		lineno=None];
	"decoder_i.774:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f2172d37ad0>",
		def_var="['regfile_we_o']",
		fillcolor=deepskyblue,
		label="decoder_i.774:AS
regfile_we_o = regfile_we & ~illegal_reg_rv32e;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['regfile_we', 'illegal_reg_rv32e']"];
	"decoder_i.774:AS" -> "587:AS";
	"753:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f217273c050>",
		clk_sens=False,
		fillcolor=gold,
		label="753:AL",
		sens="['data_req_dec', 'lsu_load_err_i', 'instr_multicycle_done_q', 'regfile_we_dec', 'WAIT_MULTICYCLE', 'multdiv_en_dec', 'IDLE', 'branch_\
decision_i', 'branch_in_dec', 'id_wb_fsm_cs', 'jump_in_dec']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['data_req_dec', 'lsu_load_err_i', 'instr_multicycle_done_q', 'regfile_we_dec', 'lsu_valid_i', 'instr_fetch_err_i', 'instr_new_i', '\
multdiv_en_dec', 'IDLE', 'branch_decision_i', 'WAIT_MULTICYCLE', 'branch_in_dec', 'id_wb_fsm_cs', 'jump_in_dec', 'ex_valid_i']"];
	"decoder_i.774:AS" -> "753:AL";
	"decoder_i.528:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f2172d54450>",
		fillcolor=lightcyan,
		label="decoder_i.528:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"decoder_i.528:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172d54550>",
		fillcolor=cadetblue,
		label="decoder_i.528:BS
alu_operator_o = ALU_LTU;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172d54550>]",
		style=filled,
		typ=BlockingSubstitution];
	"decoder_i.528:CA" -> "decoder_i.528:BS"	 [cond="[]",
		lineno=None];
	"controller_i.500:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f2172958410>",
		def_var="['mret_insn']",
		fillcolor=deepskyblue,
		label="controller_i.500:AS
mret_insn = mret_insn_i & instr_valid_i;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['mret_insn_i', 'instr_valid_i']"];
	"controller_i.550:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f217296eb90>",
		clk_sens=False,
		fillcolor=gold,
		label="controller_i.550:AL",
		sens="['sv2v_cast_89EA8', 'DBG_CAUSE_STEP', 'EXC_PC_DBG_EXC', 'EXC_CAUSE_BREAKPOINT', 'EXC_CAUSE_IRQ_TIMER_M', 'EXC_CAUSE_STORE_ACCESS_\
FAULT', 'EXC_PC_EXC', 'EXC_CAUSE_IRQ_NM', 'instr_compressed_i', 'PC_JUMP', 'mfip_id', 'DBG_TAKEN_ID', 'instr_i', 'EXC_CAUSE_ECALL_\
MMODE', 'branch_set_i', 'EXC_CAUSE_LOAD_ACCESS_FAULT', 'EXC_CAUSE_IRQ_EXTERNAL_M', 'DBG_CAUSE_HALTREQ', 'DECODE', 'EXC_PC_IRQ', '\
EXC_CAUSE_INSTR_ACCESS_FAULT', 'BOOT_SET', 'PRIV_LVL_M', 'EXC_CAUSE_ECALL_UMODE', 'debug_mode_q', 'DBG_CAUSE_EBREAK', 'PC_BOOT', '\
lsu_addr_last_i', 'DBG_TAKEN_IF', 'PC_DRET', 'IRQ_TAKEN', 'pc_id_i', 'ctrl_fsm_cs', 'nmi_mode_q', 'instr_is_compressed_i', 'EXC_\
CAUSE_IRQ_SOFTWARE_M', 'jump_set_i', 'FIRST_FETCH', 'WAIT_SLEEP', 'priv_mode_i', 'PC_EXC', 'EXC_PC_DBD', 'PC_ERET', 'SLEEP', 'FLUSH', '\
EXC_CAUSE_INSN_ADDR_MISA', 'EXC_CAUSE_ILLEGAL_INSN']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['irq_pending_i', 'sv2v_cast_89EA8', 'csr_pipe_flush', 'handle_irq', 'DBG_CAUSE_STEP', 'EXC_CAUSE_IRQ_NM', 'EXC_CAUSE_BREAKPOINT', '\
EXC_CAUSE_IRQ_TIMER_M', 'enter_debug_mode', 'nmi_mode_q', 'EXC_PC_EXC', 'debug_single_step_i', 'EXC_PC_DBG_EXC', 'instr_compressed_\
i', 'PC_JUMP', 'mret_insn', 'PC_BOOT', 'id_in_ready_o', 'mfip_id', 'irq_nm_i', 'DBG_TAKEN_ID', 'instr_fetch_err', 'instr_i', 'EXC_\
CAUSE_ECALL_MMODE', 'branch_set_i', 'EXC_CAUSE_LOAD_ACCESS_FAULT', 'EXC_CAUSE_IRQ_EXTERNAL_M', 'DBG_CAUSE_HALTREQ', 'DECODE', 'EXC_\
PC_IRQ', 'EXC_CAUSE_INSTR_ACCESS_FAULT', 'BOOT_SET', 'PRIV_LVL_M', 'csr_mfip_i', 'exc_req_q', 'debug_req_i', 'debug_mode_q', 'DBG_\
CAUSE_EBREAK', 'illegal_insn_q', 'lsu_addr_last_i', 'DBG_TAKEN_IF', 'PC_DRET', 'csr_msip_i', 'dret_insn', 'instr_valid_i', 'pc_id_\
i', 'PC_ERET', 'ctrl_fsm_cs', 'FLUSH', 'fetch_enable_i', 'special_req', 'EXC_CAUSE_STORE_ACCESS_FAULT', 'ebrk_insn', 'instr_is_compressed_\
i', 'EXC_CAUSE_IRQ_SOFTWARE_M', 'csr_meip_i', 'store_err_q', 'ebreak_into_debug', 'jump_set_i', 'FIRST_FETCH', 'WAIT_SLEEP', 'load_\
err_q', 'priv_mode_i', 'wfi_insn', 'PC_EXC', 'EXC_PC_DBD', 'ecall_insn', 'stall', 'SLEEP', 'EXC_CAUSE_ECALL_UMODE', 'IRQ_TAKEN', '\
EXC_CAUSE_INSN_ADDR_MISA', 'EXC_CAUSE_ILLEGAL_INSN']"];
	"controller_i.500:AS" -> "controller_i.550:AL";
	"controller_i.511:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f217294b490>",
		def_var="['special_req']",
		fillcolor=deepskyblue,
		label="controller_i.511:AS
special_req = mret_insn | dret_insn | wfi_insn | csr_pipe_flush | exc_req_d | exc_req_lsu;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['mret_insn', 'dret_insn', 'wfi_insn', 'csr_pipe_flush', 'exc_req_d', 'exc_req_lsu']"];
	"controller_i.500:AS" -> "controller_i.511:AS";
	"controller_i.507:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f217296b590>",
		def_var="['illegal_umode']",
		fillcolor=deepskyblue,
		label="controller_i.507:AS
illegal_umode = (priv_mode_i != PRIV_LVL_M) & (mret_insn | csr_mstatus_tw_i & wfi_insn);",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['priv_mode_i', 'PRIV_LVL_M', 'mret_insn', 'csr_mstatus_tw_i', 'wfi_insn']"];
	"controller_i.500:AS" -> "controller_i.507:AS";
	"decoder_i.705:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f2172d1e090>",
		fillcolor=lightcyan,
		label="decoder_i.705:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"decoder_i.705:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2172d1e550>",
		fillcolor=turquoise,
		label="decoder_i.705:BL
alu_operator_o = ALU_ADD;
alu_op_a_mux_sel_o = OP_A_REG_A;
alu_op_b_mux_sel_o = OP_B_IMM;
regfile_we = 1'b0;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172d1e250>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172d1e410>, <\
pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172d1e590>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172d1e6d0>]",
		style=filled,
		typ=Block];
	"decoder_i.705:CA" -> "decoder_i.705:BL"	 [cond="[]",
		lineno=None];
	"controller_i.663:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f21722685d0>",
		fillcolor=turquoise,
		label="controller_i.663:BL
ctrl_fsm_ns = DECODE;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172269710>]",
		style=filled,
		typ=Block];
	"controller_i.664:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2172268610>",
		fillcolor=springgreen,
		label="controller_i.664:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"controller_i.663:BL" -> "controller_i.664:IF"	 [cond="[]",
		lineno=None];
	"controller_i.663:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f2172267ed0>",
		fillcolor=lightcyan,
		label="controller_i.663:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"controller_i.663:CA" -> "controller_i.663:BL"	 [cond="[]",
		lineno=None];
	"controller_i.664:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2172269050>",
		fillcolor=turquoise,
		label="controller_i.664:BL
flush_id = 1'b1;
pc_mux_o = PC_EXC;
pc_set_o = 1'b1;
exc_pc_mux_o = EXC_PC_DBD;
csr_save_if_o = 1'b1;
debug_\
csr_save_o = 1'b1;
csr_save_cause_o = 1'b1;
debug_mode_d = 1'b1;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172268790>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172268910>, <\
pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172268a50>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172268bd0>, <\
pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172268d50>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172268ed0>, <\
pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172269090>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172269650>]",
		style=filled,
		typ=Block];
	"controller_i.664:IF" -> "controller_i.664:BL"	 [cond="['debug_single_step_i', 'debug_req_i']",
		label="(debug_single_step_i || debug_req_i)",
		lineno=664];
	"decoder_i.432:AS" -> "decoder_i.774:AS";
	"decoder_i.773:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f2172d37850>",
		def_var="['illegal_insn_o']",
		fillcolor=deepskyblue,
		label="decoder_i.773:AS
illegal_insn_o = illegal_insn | illegal_reg_rv32e;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['illegal_insn', 'illegal_reg_rv32e']"];
	"decoder_i.432:AS" -> "decoder_i.773:AS";
	"decoder_i.731:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f2172d28390>",
		fillcolor=lightcyan,
		label="decoder_i.731:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"decoder_i.731:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172d28490>",
		fillcolor=cadetblue,
		label="decoder_i.731:BS
dret_insn_o = 1'b1;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172d28490>]",
		style=filled,
		typ=BlockingSubstitution];
	"decoder_i.731:CA" -> "decoder_i.731:BS"	 [cond="[]",
		lineno=None];
	"controller_i.754:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2172203bd0>",
		fillcolor=turquoise,
		label="controller_i.754:BL
instr_req_o = 1'b0;
ctrl_fsm_ns = 1'bX;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172203c50>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172203d90>]",
		style=filled,
		typ=Block];
	"controller_i.754:BL" -> "controller_i.Leaf_550:AL"	 [cond="[]",
		lineno=None];
	"decoder_i.745:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2172d2ca50>",
		fillcolor=springgreen,
		label="decoder_i.745:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"decoder_i.748:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172d2cb50>",
		fillcolor=cadetblue,
		label="decoder_i.748:BS
alu_op_a_mux_sel_o = OP_A_REG_A;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172d2cb50>]",
		style=filled,
		typ=BlockingSubstitution];
	"decoder_i.745:IF" -> "decoder_i.748:BS"	 [cond="['instr']",
		label="!(instr[14])",
		lineno=745];
	"decoder_i.746:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172d2c990>",
		fillcolor=cadetblue,
		label="decoder_i.746:BS
alu_op_a_mux_sel_o = OP_A_IMM;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172d2c990>]",
		style=filled,
		typ=BlockingSubstitution];
	"decoder_i.745:IF" -> "decoder_i.746:BS"	 [cond="['instr']",
		label="instr[14]",
		lineno=745];
	"decoder_i.721:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f2172d233d0>",
		fillcolor=lightcyan,
		label="decoder_i.721:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"decoder_i.721:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172d23510>",
		fillcolor=cadetblue,
		label="decoder_i.721:BS
illegal_insn = 1'b1;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172d23510>]",
		style=filled,
		typ=BlockingSubstitution];
	"decoder_i.721:CA" -> "decoder_i.721:BS"	 [cond="[]",
		lineno=None];
	"Leaf_741:AL"	 [def_var="['branch_set_q', 'instr_multicycle_done_q', 'id_wb_fsm_cs']",
		label="Leaf_741:AL"];
	"Leaf_741:AL" -> "controller_i.550:AL";
	"721:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f2172756590>",
		def_var="['instr_executing']",
		fillcolor=deepskyblue,
		label="721:AS
instr_executing = (instr_new_i | instr_multicycle & ~instr_multicycle_done_q) & ~instr_fetch_err_i;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['instr_new_i', 'instr_multicycle', 'instr_multicycle_done_q', 'instr_fetch_err_i']"];
	"Leaf_741:AL" -> "721:AS";
	"Leaf_741:AL" -> "753:AL";
	"decoder_i.719:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172d23390>",
		fillcolor=cadetblue,
		label="decoder_i.719:BS
jump_set_o = 1'b1;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172d23390>]",
		style=filled,
		typ=BlockingSubstitution];
	"decoder_i.719:BS" -> "decoder_i.Leaf_453:AL"	 [cond="[]",
		lineno=None];
	"controller_i.675:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172269590>",
		fillcolor=cadetblue,
		label="controller_i.675:BS
debug_cause_o = DBG_CAUSE_HALTREQ;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172269590>]",
		style=filled,
		typ=BlockingSubstitution];
	"controller_i.675:BS" -> "controller_i.Leaf_550:AL"	 [cond="[]",
		lineno=None];
	"decoder_i.731:BS" -> "decoder_i.Leaf_453:AL"	 [cond="[]",
		lineno=None];
	"controller_i.528:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2172975750>",
		fillcolor=springgreen,
		label="controller_i.528:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"controller_i.529:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172975790>",
		fillcolor=cadetblue,
		label="controller_i.529:BS
mfip_id = 4'd8;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172975790>]",
		style=filled,
		typ=BlockingSubstitution];
	"controller_i.528:IF" -> "controller_i.529:BS"	 [cond="['csr_mfip_i']",
		label="csr_mfip_i[8]",
		lineno=528];
	"controller_i.530:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2172975a50>",
		fillcolor=springgreen,
		label="controller_i.530:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"controller_i.528:IF" -> "controller_i.530:IF"	 [cond="['csr_mfip_i']",
		label="!(csr_mfip_i[8])",
		lineno=528];
	"581:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172c3e890>",
		fillcolor=cadetblue,
		label="581:BS
imm_b = (instr_is_compressed_i)? 32'h2 : 32'h4;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172c3e890>]",
		style=filled,
		typ=BlockingSubstitution];
	"Leaf_574:AL"	 [def_var="['imm_b']",
		label="Leaf_574:AL"];
	"581:BS" -> "Leaf_574:AL"	 [cond="[]",
		lineno=None];
	"decoder_i.443:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2172873550>",
		fillcolor=turquoise,
		label="decoder_i.443:BL
csr_pipe_flush_o = 1'b0;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f21728734d0>]",
		style=filled,
		typ=Block];
	"decoder_i.443:AL" -> "decoder_i.443:BL"	 [cond="[]",
		lineno=None];
	"decoder_i.665:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f2172d09990>",
		fillcolor=lightcyan,
		label="decoder_i.665:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"decoder_i.665:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2172d0f090>",
		fillcolor=turquoise,
		label="decoder_i.665:BL
alu_operator_o = ALU_ADD;
multdiv_operator_o = MD_OP_MULH;
mult_en_o = (RV32M)? 1'b1 : 1'b0;
multdiv_signed_mode_\
o = 2'b00;
illegal_insn = (RV32M)? 1'b0 : 1'b1;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172d09b50>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172d09d10>, <\
pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172d09f50>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172d0f0d0>, <\
pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172d0f350>]",
		style=filled,
		typ=Block];
	"decoder_i.665:CA" -> "decoder_i.665:BL"	 [cond="[]",
		lineno=None];
	"decoder_i.606:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172d61690>",
		fillcolor=cadetblue,
		label="decoder_i.606:BS
alu_operator_o = ALU_SLT;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172d61690>]",
		style=filled,
		typ=BlockingSubstitution];
	"decoder_i.606:BS" -> "decoder_i.Leaf_453:AL"	 [cond="[]",
		lineno=None];
	"611:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f2172c64fd0>",
		def_var="['rfvi_reg_rdata_rb_o']",
		fillcolor=deepskyblue,
		label="611:AS
rfvi_reg_rdata_rb_o = regfile_rdata_b;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['regfile_rdata_b']"];
	"decoder_i.626:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2172d6b790>",
		fillcolor=turquoise,
		label="decoder_i.626:BL
alu_op_a_mux_sel_o = OP_A_REG_A;
alu_op_b_mux_sel_o = OP_B_REG_B;
regfile_we = 1'b1;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172d6b410>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172d6b5d0>, <\
pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172d6b710>]",
		style=filled,
		typ=Block];
	"decoder_i.630:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2172d6ba50>",
		fillcolor=springgreen,
		label="decoder_i.630:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"decoder_i.626:BL" -> "decoder_i.630:IF"	 [cond="[]",
		lineno=None];
	"decoder_i.634:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172d6bfd0>",
		fillcolor=cadetblue,
		label="decoder_i.634:BS
alu_operator_o = ALU_ADD;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172d6bfd0>]",
		style=filled,
		typ=BlockingSubstitution];
	"decoder_i.634:BS" -> "decoder_i.Leaf_453:AL"	 [cond="[]",
		lineno=None];
	"decoder_i.733:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f2172d28790>",
		fillcolor=lightcyan,
		label="decoder_i.733:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"decoder_i.733:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172d28890>",
		fillcolor=cadetblue,
		label="decoder_i.733:BS
illegal_insn = 1'b1;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172d28890>]",
		style=filled,
		typ=BlockingSubstitution];
	"decoder_i.733:CA" -> "decoder_i.733:BS"	 [cond="[]",
		lineno=None];
	"561:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f2172c681d0>",
		def_var="['alu_op_a_mux_sel']",
		fillcolor=deepskyblue,
		label="561:AS
alu_op_a_mux_sel = (lsu_addr_incr_req_i)? OP_A_FWD : alu_op_a_mux_sel_dec;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['lsu_addr_incr_req_i', 'OP_A_FWD', 'alu_op_a_mux_sel_dec']"];
	"565:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f2172c68b50>",
		clk_sens=False,
		fillcolor=gold,
		label="565:AL",
		sens="['imm_a', 'regfile_rdata_a', 'lsu_addr_last_i', 'pc_id_i']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['regfile_rdata_a', 'imm_a', 'alu_op_a_mux_sel', 'pc_id_i', 'lsu_addr_last_i']"];
	"561:AS" -> "565:AL";
	"decoder_i.518:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2172d4b510>",
		fillcolor=springgreen,
		label="decoder_i.518:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"decoder_i.519:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172d4b650>",
		fillcolor=cadetblue,
		label="decoder_i.519:BS
illegal_insn = 1'b1;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172d4b650>]",
		style=filled,
		typ=BlockingSubstitution];
	"decoder_i.518:IF" -> "decoder_i.519:BS"	 [cond="['instr']",
		label="(instr[14:12] != 3'b0)",
		lineno=518];
	"decoder_i.605:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172d61410>",
		fillcolor=cadetblue,
		label="decoder_i.605:BS
alu_operator_o = ALU_ADD;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172d61410>]",
		style=filled,
		typ=BlockingSubstitution];
	"decoder_i.605:BS" -> "decoder_i.Leaf_453:AL"	 [cond="[]",
		lineno=None];
	"decoder_i.760:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172d32890>",
		fillcolor=cadetblue,
		label="decoder_i.760:BS
illegal_insn = 1'b1;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172d32890>]",
		style=filled,
		typ=BlockingSubstitution];
	"decoder_i.760:BS" -> "decoder_i.Leaf_453:AL"	 [cond="[]",
		lineno=None];
	"747:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f217273c3d0>",
		fillcolor=turquoise,
		label="747:BL
id_wb_fsm_cs <= id_wb_fsm_ns;
branch_set_q <= branch_set_n;
instr_multicycle_done_q <= instr_multicycle_done_n;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f217273c250>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f217273c410>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f217273c5d0>]",
		style=filled,
		typ=Block];
	"747:BL" -> "Leaf_741:AL"	 [cond="[]",
		lineno=None];
	"controller_i.521:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f217296eb50>",
		fillcolor=cadetblue,
		label="controller_i.521:BS
mfip_id = 4'd12;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f217296eb50>]",
		style=filled,
		typ=BlockingSubstitution];
	"controller_i.521:BS" -> "controller_i.Leaf_515:AL"	 [cond="[]",
		lineno=None];
	"controller_i.531:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172975a90>",
		fillcolor=cadetblue,
		label="controller_i.531:BS
mfip_id = 4'd7;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172975a90>]",
		style=filled,
		typ=BlockingSubstitution];
	"controller_i.531:BS" -> "controller_i.Leaf_515:AL"	 [cond="[]",
		lineno=None];
	"decoder_i.544:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2172d50c50>",
		fillcolor=turquoise,
		label="decoder_i.544:BL
alu_op_a_mux_sel_o = OP_A_REG_A;
alu_op_b_mux_sel_o = OP_B_REG_B;
data_req_o = 1'b1;
data_we_o = 1'b1;
alu_operator_\
o = ALU_ADD;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172d506d0>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172d50890>, <\
pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172d509d0>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172d50b10>, <\
pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172d50c90>]",
		style=filled,
		typ=Block];
	"decoder_i.544:CA" -> "decoder_i.544:BL"	 [cond="[]",
		lineno=None];
	"registers_i.Leaf_48:AL"	 [def_var="['rf_reg_tmp']",
		label="registers_i.Leaf_48:AL"];
	"registers_i.58:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f2172e95210>",
		def_var="['rf_reg']",
		fillcolor=deepskyblue,
		label="registers_i.58:AS
rf_reg[((DataWidth-1>=0)?DataWidth:2-DataWidth)+((NUM_WORDS-1>=1)?NUM_WORDS-1:3-NUM_WORDS)*((DataWidth-1>=0)?DataWidth:\
2-DataWidth)-1:(DataWidth-1>=0)?DataWidth:2-DataWidth] = rf_reg_tmp[((DataWidth-1>=0)?DataWidth:2-DataWidth)+((NUM_WORDS-1>=1)?NUM_\
WORDS-1:3-NUM_WORDS)*((DataWidth-1>=0)?DataWidth:2-DataWidth)-1:(DataWidth-1>=0)?DataWidth:2-DataWidth];",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['rf_reg_tmp', 'NUM_WORDS', 'NUM_WORDS', 'NUM_WORDS', 'DataWidth', 'DataWidth', 'DataWidth', 'DataWidth']"];
	"registers_i.Leaf_48:AL" -> "registers_i.58:AS";
	"controller_i.580:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f2172965e90>",
		fillcolor=lightcyan,
		label="controller_i.580:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"controller_i.580:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f217294a350>",
		fillcolor=turquoise,
		label="controller_i.580:BL
instr_req_o = 1'b1;
pc_mux_o = PC_BOOT;
pc_set_o = 1'b1;
ctrl_fsm_ns = FIRST_FETCH;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f217294a0d0>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f217294a250>, <\
pyverilog.vparser.ast.BlockingSubstitution object at 0x7f217294a390>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f217294a4d0>]",
		style=filled,
		typ=Block];
	"controller_i.580:CA" -> "controller_i.580:BL"	 [cond="[]",
		lineno=None];
	"583:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f2172c3eb50>",
		fillcolor=lightcyan,
		label="583:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"583:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172c3ec50>",
		fillcolor=cadetblue,
		label="583:BS
imm_b = 1'bX;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172c3ec50>]",
		style=filled,
		typ=BlockingSubstitution];
	"583:CA" -> "583:BS"	 [cond="[]",
		lineno=None];
	"controller_i.578:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172965ed0>",
		fillcolor=cadetblue,
		label="controller_i.578:BS
ctrl_fsm_ns = BOOT_SET;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172965ed0>]",
		style=filled,
		typ=BlockingSubstitution];
	"controller_i.578:BS" -> "controller_i.Leaf_550:AL"	 [cond="[]",
		lineno=None];
	"decoder_i.736:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172d28d50>",
		fillcolor=cadetblue,
		label="decoder_i.736:BS
illegal_insn = 1'b1;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172d28d50>]",
		style=filled,
		typ=BlockingSubstitution];
	"decoder_i.736:BS" -> "decoder_i.Leaf_453:AL"	 [cond="[]",
		lineno=None];
	"579:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f2172c3e210>",
		fillcolor=lightcyan,
		label="579:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"579:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172c3e310>",
		fillcolor=cadetblue,
		label="579:BS
imm_b = imm_u_type;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172c3e310>]",
		style=filled,
		typ=BlockingSubstitution];
	"579:CA" -> "579:BS"	 [cond="[]",
		lineno=None];
	"controller_i.685:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2172269fd0>",
		fillcolor=springgreen,
		label="controller_i.685:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"controller_i.685:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f217226a490>",
		fillcolor=turquoise,
		label="controller_i.685:BL
csr_save_cause_o = 1'b1;
csr_save_id_o = 1'b1;
debug_csr_save_o = 1'b1;
debug_cause_o = DBG_CAUSE_EBREAK;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f217226a1d0>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f217226a350>, <\
pyverilog.vparser.ast.BlockingSubstitution object at 0x7f217226a4d0>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f217226a690>]",
		style=filled,
		typ=Block];
	"controller_i.685:IF" -> "controller_i.685:BL"	 [cond="['ebreak_into_debug', 'debug_mode_q']",
		label="(ebreak_into_debug && !debug_mode_q)",
		lineno=685];
	"decoder_i.728:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172d23e50>",
		fillcolor=cadetblue,
		label="decoder_i.728:BS
ecall_insn_o = 1'b1;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172d23e50>]",
		style=filled,
		typ=BlockingSubstitution];
	"decoder_i.728:BS" -> "decoder_i.Leaf_453:AL"	 [cond="[]",
		lineno=None];
	"controller_i.641:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f21722667d0>",
		fillcolor=turquoise,
		label="controller_i.641:BL
ctrl_fsm_ns = DECODE;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172267bd0>]",
		style=filled,
		typ=Block];
	"controller_i.642:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2172266910>",
		fillcolor=springgreen,
		label="controller_i.642:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"controller_i.641:BL" -> "controller_i.642:IF"	 [cond="[]",
		lineno=None];
	"564:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f2172c68910>",
		def_var="['imm_a']",
		fillcolor=deepskyblue,
		label="564:AS
imm_a = (imm_a_mux_sel == IMM_A_Z)? zimm_rs1_type : 1'b0;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['imm_a_mux_sel', 'IMM_A_Z', 'zimm_rs1_type']"];
	"564:AS" -> "565:AL";
	"decoder_i.527:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172d54310>",
		fillcolor=cadetblue,
		label="decoder_i.527:BS
alu_operator_o = ALU_GE;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172d54310>]",
		style=filled,
		typ=BlockingSubstitution];
	"decoder_i.527:BS" -> "decoder_i.Leaf_453:AL"	 [cond="[]",
		lineno=None];
	"576:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172c6acd0>",
		fillcolor=cadetblue,
		label="576:BS
imm_b = imm_i_type;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172c6acd0>]",
		style=filled,
		typ=BlockingSubstitution];
	"576:BS" -> "Leaf_574:AL"	 [cond="[]",
		lineno=None];
	"decoder_i.610:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172d61f50>",
		fillcolor=cadetblue,
		label="decoder_i.610:BS
alu_operator_o = ALU_AND;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172d61f50>]",
		style=filled,
		typ=BlockingSubstitution];
	"decoder_i.610:BS" -> "decoder_i.Leaf_453:AL"	 [cond="[]",
		lineno=None];
	"controller_i.659:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172268550>",
		fillcolor=cadetblue,
		label="controller_i.659:BS
exc_cause_o = EXC_CAUSE_IRQ_TIMER_M;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172268550>]",
		style=filled,
		typ=BlockingSubstitution];
	"controller_i.659:BS" -> "controller_i.Leaf_550:AL"	 [cond="[]",
		lineno=None];
	"decoder_i.550:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2172d5d290>",
		fillcolor=springgreen,
		label="decoder_i.550:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"decoder_i.555:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172d5d390>",
		fillcolor=cadetblue,
		label="decoder_i.555:BS
illegal_insn = 1'b1;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172d5d390>]",
		style=filled,
		typ=BlockingSubstitution];
	"decoder_i.550:IF" -> "decoder_i.555:BS"	 [cond="['instr']",
		label="!((!instr[14]))",
		lineno=550];
	"decoder_i.550:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2172d50fd0>",
		fillcolor=turquoise,
		label="decoder_i.550:BL
imm_b_mux_sel_o = IMM_B_S;
alu_op_b_mux_sel_o = OP_B_IMM;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172d5d050>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172d5d1d0>]",
		style=filled,
		typ=Block];
	"decoder_i.550:IF" -> "decoder_i.550:BL"	 [cond="['instr']",
		label="(!instr[14])",
		lineno=550];
	"732:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f21727629d0>",
		def_var="['alu_operand_b_ex_o']",
		fillcolor=deepskyblue,
		label="732:AS
alu_operand_b_ex_o = alu_operand_b;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['alu_operand_b']"];
	"decoder_i.558:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f2172d5d790>",
		fillcolor=lightcyan,
		label="decoder_i.558:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"decoder_i.558:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172d5d890>",
		fillcolor=cadetblue,
		label="decoder_i.558:BS
data_type_o = 2'b01;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172d5d890>]",
		style=filled,
		typ=BlockingSubstitution];
	"decoder_i.558:CA" -> "decoder_i.558:BS"	 [cond="[]",
		lineno=None];
	"593:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172c64110>",
		fillcolor=cadetblue,
		label="593:BS
regfile_wdata = 1'bX;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172c64110>]",
		style=filled,
		typ=BlockingSubstitution];
	"Leaf_588:AL"	 [def_var="['regfile_wdata']",
		label="Leaf_588:AL"];
	"593:BS" -> "Leaf_588:AL"	 [cond="[]",
		lineno=None];
	"Leaf_753:AL"	 [def_var="['id_wb_fsm_ns', 'stall_branch', 'perf_branch_o', 'instr_ret_o', 'branch_set_n', 'stall_multdiv', 'stall_lsu', 'stall_jump', 'regfile_\
we_wb', 'instr_multicycle_done_n']",
		label="Leaf_753:AL"];
	"773:BL" -> "Leaf_753:AL"	 [cond="[]",
		lineno=None];
	"decoder_i.748:BS" -> "decoder_i.Leaf_453:AL"	 [cond="[]",
		lineno=None];
	"controller_i.502:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f2172958810>",
		def_var="['wfi_insn']",
		fillcolor=deepskyblue,
		label="controller_i.502:AS
wfi_insn = wfi_insn_i & instr_valid_i;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['wfi_insn_i', 'instr_valid_i']"];
	"controller_i.502:AS" -> "controller_i.550:AL";
	"controller_i.502:AS" -> "controller_i.511:AS";
	"controller_i.502:AS" -> "controller_i.507:AS";
	"decoder_i.511:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2172d4b1d0>",
		fillcolor=turquoise,
		label="decoder_i.511:BL
alu_op_a_mux_sel_o = OP_A_CURRPC;
alu_op_b_mux_sel_o = OP_B_IMM;
imm_b_mux_sel_o = IMM_B_INCR_PC;
alu_operator_\
o = ALU_ADD;
regfile_we = 1'b1;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172d47d10>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172d47e90>, <\
pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172d4b090>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172d4b210>, <\
pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172d4b350>]",
		style=filled,
		typ=Block];
	"decoder_i.511:BL" -> "decoder_i.Leaf_453:AL"	 [cond="[]",
		lineno=None];
	"controller_i.515:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f217296e210>",
		clk_sens=False,
		fillcolor=gold,
		label="controller_i.515:AL",
		sens="[]",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['csr_mfip_i']"];
	"controller_i.515:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f217296e3d0>",
		fillcolor=turquoise,
		label="controller_i.515:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"controller_i.515:AL" -> "controller_i.515:BL"	 [cond="[]",
		lineno=None];
	"decoder_i.686:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f2172d138d0>",
		fillcolor=lightcyan,
		label="decoder_i.686:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"decoder_i.686:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2172d13f90>",
		fillcolor=turquoise,
		label="decoder_i.686:BL
alu_operator_o = ALU_ADD;
multdiv_operator_o = MD_OP_REM;
div_en_o = (RV32M)? 1'b1 : 1'b0;
multdiv_signed_mode_\
o = 2'b11;
illegal_insn = (RV32M)? 1'b0 : 1'b1;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172d13a90>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172d13c50>, <\
pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172d13e90>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172d13fd0>, <\
pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172d18290>]",
		style=filled,
		typ=Block];
	"decoder_i.686:CA" -> "decoder_i.686:BL"	 [cond="[]",
		lineno=None];
	"decoder_i.729:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f2172d23f90>",
		fillcolor=lightcyan,
		label="decoder_i.729:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"decoder_i.729:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172d280d0>",
		fillcolor=cadetblue,
		label="decoder_i.729:BS
ebrk_insn_o = 1'b1;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172d280d0>]",
		style=filled,
		typ=BlockingSubstitution];
	"decoder_i.729:CA" -> "decoder_i.729:BS"	 [cond="[]",
		lineno=None];
	"controller_i.Leaf_515:AL" -> "controller_i.550:AL";
	"decoder_i.426:AS" -> "564:AS";
	"controller_i.672:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2172269450>",
		fillcolor=springgreen,
		label="controller_i.672:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"controller_i.664:BL" -> "controller_i.672:IF"	 [cond="[]",
		lineno=None];
	"567:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172c68f50>",
		fillcolor=cadetblue,
		label="567:BS
alu_operand_a = regfile_rdata_a;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172c68f50>]",
		style=filled,
		typ=BlockingSubstitution];
	"Leaf_565:AL"	 [def_var="['alu_operand_a']",
		label="Leaf_565:AL"];
	"567:BS" -> "Leaf_565:AL"	 [cond="[]",
		lineno=None];
	"decoder_i.611:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f2172d6c050>",
		fillcolor=lightcyan,
		label="decoder_i.611:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"decoder_i.611:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2172d6c290>",
		fillcolor=turquoise,
		label="decoder_i.611:BL
alu_operator_o = ALU_SLL;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172d6c210>]",
		style=filled,
		typ=Block];
	"decoder_i.611:CA" -> "decoder_i.611:BL"	 [cond="[]",
		lineno=None];
	"decoder_i.584:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2172d49ed0>",
		fillcolor=turquoise,
		label="decoder_i.584:BL
alu_op_a_mux_sel_o = OP_A_IMM;
alu_op_b_mux_sel_o = OP_B_IMM;
imm_a_mux_sel_o = IMM_A_ZERO;
imm_b_mux_sel_o = IMM_\
B_U;
alu_operator_o = ALU_ADD;
regfile_we = 1'b1;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172d498d0>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172d49a90>, <\
pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172d49c10>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172d49d90>, <\
pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172d49f10>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172d5f090>]",
		style=filled,
		typ=Block];
	"decoder_i.584:CA" -> "decoder_i.584:BL"	 [cond="[]",
		lineno=None];
	"726:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f2172756f10>",
		def_var="['data_we_ex_o']",
		fillcolor=deepskyblue,
		label="726:AS
data_we_ex_o = data_we_id;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['data_we_id']"];
	"controller_i.685:BL" -> "controller_i.Leaf_550:AL"	 [cond="[]",
		lineno=None];
	"577:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172c6af10>",
		fillcolor=cadetblue,
		label="577:BS
imm_b = imm_s_type;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172c6af10>]",
		style=filled,
		typ=BlockingSubstitution];
	"577:BS" -> "Leaf_574:AL"	 [cond="[]",
		lineno=None];
	"591:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172c5ecd0>",
		fillcolor=cadetblue,
		label="591:BS
regfile_wdata = regfile_wdata_lsu_i;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172c5ecd0>]",
		style=filled,
		typ=BlockingSubstitution];
	"591:BS" -> "Leaf_588:AL"	 [cond="[]",
		lineno=None];
	"controller_i.680:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f21722697d0>",
		fillcolor=lightcyan,
		label="controller_i.680:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"controller_i.680:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f217226a750>",
		fillcolor=turquoise,
		label="controller_i.680:BL
flush_id = 1'b1;
pc_mux_o = PC_EXC;
pc_set_o = 1'b1;
exc_pc_mux_o = EXC_PC_DBD;
debug_mode_d = 1'b1;
ctrl_fsm_\
ns = DECODE;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172269950>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172269ad0>, <\
pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172269c10>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172269d90>, <\
pyverilog.vparser.ast.BlockingSubstitution object at 0x7f217226a790>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f217226a8d0>]",
		style=filled,
		typ=Block];
	"controller_i.680:CA" -> "controller_i.680:BL"	 [cond="[]",
		lineno=None];
	"controller_i.631:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f21722666d0>",
		fillcolor=turquoise,
		label="controller_i.631:BL
ctrl_fsm_ns = DBG_TAKEN_IF;
halt_if = 1'b1;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172266690>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172266810>]",
		style=filled,
		typ=Block];
	"controller_i.631:BL" -> "controller_i.Leaf_550:AL"	 [cond="[]",
		lineno=None];
	"controller_i.604:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f21722649d0>",
		fillcolor=cadetblue,
		label="controller_i.604:BS
ctrl_fsm_ns = DECODE;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f21722649d0>]",
		style=filled,
		typ=BlockingSubstitution];
	"controller_i.604:BS" -> "controller_i.Leaf_550:AL"	 [cond="[]",
		lineno=None];
	"controller_i.499:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f2172958210>",
		def_var="['ecall_insn']",
		fillcolor=deepskyblue,
		label="controller_i.499:AS
ecall_insn = ecall_insn_i & instr_valid_i;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['ecall_insn_i', 'instr_valid_i']"];
	"controller_i.509:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f217296bed0>",
		def_var="['exc_req_d']",
		fillcolor=deepskyblue,
		label="controller_i.509:AS
exc_req_d = (ecall_insn | ebrk_insn | illegal_insn_d | instr_fetch_err) & (ctrl_fsm_cs != FLUSH);",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['ecall_insn', 'ebrk_insn', 'illegal_insn_d', 'instr_fetch_err', 'ctrl_fsm_cs', 'FLUSH']"];
	"controller_i.499:AS" -> "controller_i.509:AS";
	"controller_i.499:AS" -> "controller_i.550:AL";
	"decoder_i.446:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2172873fd0>",
		fillcolor=springgreen,
		label="decoder_i.446:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"decoder_i.447:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172856110>",
		fillcolor=cadetblue,
		label="decoder_i.447:BS
csr_pipe_flush_o = 1'b1;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172856110>]",
		style=filled,
		typ=BlockingSubstitution];
	"decoder_i.446:IF" -> "decoder_i.447:BS"	 [cond="['sv2v_cast_290A1', 'instr', 'CSR_MSTATUS', 'sv2v_cast_290A1', 'instr', 'CSR_MIE']",
		label="((sv2v_cast_290A1(instr[31:20]) == CSR_MSTATUS) || (sv2v_cast_290A1(instr[31:20]) == CSR_MIE))",
		lineno=446];
	"decoder_i.730:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172d28290>",
		fillcolor=cadetblue,
		label="decoder_i.730:BS
mret_insn_o = 1'b1;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172d28290>]",
		style=filled,
		typ=BlockingSubstitution];
	"decoder_i.730:BS" -> "decoder_i.Leaf_453:AL"	 [cond="[]",
		lineno=None];
	"decoder_i.524:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f2172d4bb10>",
		fillcolor=lightcyan,
		label="decoder_i.524:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"decoder_i.524:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172d4bc10>",
		fillcolor=cadetblue,
		label="decoder_i.524:BS
alu_operator_o = ALU_EQ;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172d4bc10>]",
		style=filled,
		typ=BlockingSubstitution];
	"decoder_i.524:CA" -> "decoder_i.524:BS"	 [cond="[]",
		lineno=None];
	"727:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f2172762110>",
		def_var="['data_type_ex_o']",
		fillcolor=deepskyblue,
		label="727:AS
data_type_ex_o = data_type_id;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['data_type_id']"];
	"decoder_i.635:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172cfa310>",
		fillcolor=cadetblue,
		label="decoder_i.635:BS
alu_operator_o = ALU_SUB;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172cfa310>]",
		style=filled,
		typ=BlockingSubstitution];
	"decoder_i.635:BS" -> "decoder_i.Leaf_453:AL"	 [cond="[]",
		lineno=None];
	"controller_i.752:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f21722036d0>",
		fillcolor=cadetblue,
		label="controller_i.752:BS
ctrl_fsm_ns = DBG_TAKEN_IF;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f21722036d0>]",
		style=filled,
		typ=BlockingSubstitution];
	"controller_i.752:BS" -> "controller_i.Leaf_550:AL"	 [cond="[]",
		lineno=None];
	"589:CS"	 [ast="<pyverilog.vparser.ast.CaseStatement object at 0x7f2172c5ef50>",
		fillcolor=linen,
		label="589:CS",
		statements="[]",
		style=filled,
		typ=CaseStatement];
	"590:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f2172c5e8d0>",
		fillcolor=lightcyan,
		label="590:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"589:CS" -> "590:CA"	 [cond="['regfile_wdata_sel']",
		label=regfile_wdata_sel,
		lineno=589];
	"593:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f2172c5efd0>",
		fillcolor=lightcyan,
		label="593:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"589:CS" -> "593:CA"	 [cond="['regfile_wdata_sel']",
		label=regfile_wdata_sel,
		lineno=589];
	"592:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f2172c5edd0>",
		fillcolor=lightcyan,
		label="592:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"589:CS" -> "592:CA"	 [cond="['regfile_wdata_sel']",
		label=regfile_wdata_sel,
		lineno=589];
	"591:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f2172c5eb90>",
		fillcolor=lightcyan,
		label="591:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"589:CS" -> "591:CA"	 [cond="['regfile_wdata_sel']",
		label=regfile_wdata_sel,
		lineno=589];
	"registers_i.41:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f2172ea13d0>",
		clk_sens=False,
		fillcolor=gold,
		label="registers_i.41:AL",
		sens="[]",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="[]"];
	"registers_i.41:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2172ea1d50>",
		fillcolor=turquoise,
		label="registers_i.41:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"registers_i.41:AL" -> "registers_i.41:BL"	 [cond="[]",
		lineno=None];
	"612:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f2172c521d0>",
		def_var="['rfvi_reg_waddr_rd_o']",
		fillcolor=deepskyblue,
		label="612:AS
rfvi_reg_waddr_rd_o = regfile_waddr;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['regfile_waddr']"];
	"controller_i.653:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172267e10>",
		fillcolor=cadetblue,
		label="controller_i.653:BS
exc_cause_o = sv2v_cast_89EA8({ 2'b11, mfip_id });",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172267e10>]",
		style=filled,
		typ=BlockingSubstitution];
	"controller_i.652:IF" -> "controller_i.653:BS"	 [cond="['csr_mfip_i']",
		label="(csr_mfip_i != 15'b0)",
		lineno=652];
	"controller_i.654:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2172268090>",
		fillcolor=springgreen,
		label="controller_i.654:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"controller_i.652:IF" -> "controller_i.654:IF"	 [cond="['csr_mfip_i']",
		label="!((csr_mfip_i != 15'b0))",
		lineno=652];
	"controller_i.723:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f21721fc410>",
		fillcolor=cadetblue,
		label="controller_i.723:BS
exc_cause_o = EXC_CAUSE_BREAKPOINT;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f21721fc410>]",
		style=filled,
		typ=BlockingSubstitution];
	"controller_i.723:BS" -> "controller_i.Leaf_550:AL"	 [cond="[]",
		lineno=None];
	"controller_i.598:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f21722645d0>",
		fillcolor=cadetblue,
		label="controller_i.598:BS
ctrl_fsm_ns = FIRST_FETCH;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f21722645d0>]",
		style=filled,
		typ=BlockingSubstitution];
	"controller_i.598:BS" -> "controller_i.Leaf_550:AL"	 [cond="[]",
		lineno=None];
	"724:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f2172756c50>",
		def_var="['div_en_id']",
		fillcolor=deepskyblue,
		label="724:AS
div_en_id = (instr_executing)? div_en_dec : 1'b0;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['instr_executing', 'div_en_dec']"];
	"734:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f2172762c90>",
		def_var="['div_en_ex_o']",
		fillcolor=deepskyblue,
		label="734:AS
div_en_ex_o = div_en_id;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['div_en_id']"];
	"724:AS" -> "734:AS";
	"791:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f217274aad0>",
		fillcolor=turquoise,
		label="791:BL
instr_multicycle_done_n = 1'b0;
instr_ret_o = 1'b1;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f217274ab10>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f217274ac50>]",
		style=filled,
		typ=Block];
	"791:BL" -> "Leaf_753:AL"	 [cond="[]",
		lineno=None];
	"decoder_i.441:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172873290>",
		fillcolor=cadetblue,
		label="decoder_i.441:BS
csr_op_o = CSR_OP_READ;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172873290>]",
		style=filled,
		typ=BlockingSubstitution];
	"decoder_i.Leaf_438:AL"	 [def_var="['csr_op_o']",
		label="decoder_i.Leaf_438:AL"];
	"decoder_i.441:BS" -> "decoder_i.Leaf_438:AL"	 [cond="[]",
		lineno=None];
	"608:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f2172c64a90>",
		def_var="['rfvi_reg_raddr_ra_o']",
		fillcolor=deepskyblue,
		label="608:AS
rfvi_reg_raddr_ra_o = regfile_raddr_a;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['regfile_raddr_a']"];
	"controller_i.509:AS" -> "controller_i.764:AL";
	"controller_i.509:AS" -> "controller_i.511:AS";
	"registers_i.51:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2172e9ce50>",
		fillcolor=turquoise,
		label="registers_i.51:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"registers_i.51:BL" -> "registers_i.Leaf_48:AL"	 [cond="[]",
		lineno=None];
	"controller_i.635:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2172266bd0>",
		fillcolor=turquoise,
		label="controller_i.635:BL
ctrl_fsm_ns = IRQ_TAKEN;
halt_if = 1'b1;
flush_id = 1'b1;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172266ad0>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172266c10>, <\
pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172266d50>]",
		style=filled,
		typ=Block];
	"controller_i.635:BL" -> "controller_i.Leaf_550:AL"	 [cond="[]",
		lineno=None];
	"decoder_i.530:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172d54990>",
		fillcolor=cadetblue,
		label="decoder_i.530:BS
illegal_insn = 1'b1;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172d54990>]",
		style=filled,
		typ=BlockingSubstitution];
	"decoder_i.530:BS" -> "decoder_i.Leaf_453:AL"	 [cond="[]",
		lineno=None];
	"controller_i.734:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f21721fcd50>",
		fillcolor=turquoise,
		label="controller_i.734:BL
pc_mux_o = PC_ERET;
pc_set_o = 1'b1;
csr_restore_mret_id_o = 1'b1;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172262b50>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f21721fcb90>, <\
pyverilog.vparser.ast.BlockingSubstitution object at 0x7f21721fccd0>]",
		style=filled,
		typ=Block];
	"controller_i.738:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f21721fcdd0>",
		fillcolor=springgreen,
		label="controller_i.738:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"controller_i.734:BL" -> "controller_i.738:IF"	 [cond="[]",
		lineno=None];
	"controller_i.763:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f21721fe7d0>",
		def_var="['instr_valid_clear_o']",
		fillcolor=deepskyblue,
		label="controller_i.763:AS
instr_valid_clear_o = ~(stall | halt_if) | flush_id;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['stall', 'halt_if', 'flush_id']"];
	"574:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f2172c6a650>",
		clk_sens=False,
		fillcolor=gold,
		label="574:AL",
		sens="['imm_b_type', 'imm_s_type', 'imm_j_type', 'imm_u_type', 'imm_i_type', 'instr_is_compressed_i']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['imm_b_type', 'imm_s_type', 'imm_j_type', 'imm_u_type', 'imm_b_mux_sel', 'imm_i_type', 'instr_is_compressed_i']"];
	"574:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2172c6aa90>",
		fillcolor=turquoise,
		label="574:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"574:AL" -> "574:BL"	 [cond="[]",
		lineno=None];
	"586:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f2172c3ef10>",
		def_var="['alu_operand_b']",
		fillcolor=deepskyblue,
		label="586:AS
alu_operand_b = (alu_op_b_mux_sel == OP_B_IMM)? imm_b : regfile_rdata_b;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['alu_op_b_mux_sel', 'OP_B_IMM', 'imm_b', 'regfile_rdata_b']"];
	"586:AS" -> "732:AS";
	"decoder_i.641:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f2172cff290>",
		fillcolor=lightcyan,
		label="decoder_i.641:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"decoder_i.641:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172cff390>",
		fillcolor=cadetblue,
		label="decoder_i.641:BS
alu_operator_o = ALU_SLL;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172cff390>]",
		style=filled,
		typ=BlockingSubstitution];
	"decoder_i.641:CA" -> "decoder_i.641:BS"	 [cond="[]",
		lineno=None];
	"786:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f217274a310>",
		fillcolor=lightcyan,
		label="786:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"786:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f217274a710>",
		fillcolor=turquoise,
		label="786:BL
id_wb_fsm_ns = WAIT_MULTICYCLE;
stall_jump = 1'b1;
instr_multicycle_done_n = 1'b0;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f217274a5d0>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f217274a750>, <\
pyverilog.vparser.ast.BlockingSubstitution object at 0x7f217274a8d0>]",
		style=filled,
		typ=Block];
	"786:CA" -> "786:BL"	 [cond="[]",
		lineno=None];
	"decoder_i.438:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2172839cd0>",
		fillcolor=turquoise,
		label="decoder_i.438:BL
csr_op_o = csr_op;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172839c10>]",
		style=filled,
		typ=Block];
	"decoder_i.440:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2172839f90>",
		fillcolor=springgreen,
		label="decoder_i.440:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"decoder_i.438:BL" -> "decoder_i.440:IF"	 [cond="[]",
		lineno=None];
	"590:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172c5ea10>",
		fillcolor=cadetblue,
		label="590:BS
regfile_wdata = regfile_wdata_ex_i;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172c5ea10>]",
		style=filled,
		typ=BlockingSubstitution];
	"590:CA" -> "590:BS"	 [cond="[]",
		lineno=None];
	"controller_i.739:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f21721fcf10>",
		fillcolor=cadetblue,
		label="controller_i.739:BS
nmi_mode_d = 1'b0;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f21721fcf10>]",
		style=filled,
		typ=BlockingSubstitution];
	"controller_i.739:BS" -> "controller_i.Leaf_550:AL"	 [cond="[]",
		lineno=None];
	"controller_i.774:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2173027d10>",
		fillcolor=turquoise,
		label="controller_i.774:BL
ctrl_fsm_cs <= ctrl_fsm_ns;
nmi_mode_q <= nmi_mode_d;
debug_mode_q <= debug_mode_d;
load_err_q <= load_err_d;
\
store_err_q <= store_err_d;
exc_req_q <= exc_req_d;
illegal_insn_q <= illegal_insn_d;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2173027690>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f21730277d0>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2173027990>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f2173027ad0>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2173027c10>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f2173027d50>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2173027f10>]",
		style=filled,
		typ=Block];
	"controller_i.Leaf_764:AL"	 [def_var="['debug_mode_q', 'illegal_insn_q', 'load_err_q', 'store_err_q', 'ctrl_fsm_cs', 'nmi_mode_q', 'exc_req_q']",
		label="controller_i.Leaf_764:AL"];
	"controller_i.774:BL" -> "controller_i.Leaf_764:AL"	 [cond="[]",
		lineno=None];
	"decoder_i.616:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f2172d6c5d0>",
		fillcolor=lightcyan,
		label="decoder_i.616:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"decoder_i.617:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2172d6c990>",
		fillcolor=springgreen,
		label="decoder_i.617:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"decoder_i.616:CA" -> "decoder_i.617:IF"	 [cond="[]",
		lineno=None];
	"controller_i.713:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172262790>",
		fillcolor=cadetblue,
		label="controller_i.713:BS
exc_cause_o = (priv_mode_i == PRIV_LVL_M)? EXC_CAUSE_ECALL_MMODE : EXC_CAUSE_ECALL_UMODE;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172262790>]",
		style=filled,
		typ=BlockingSubstitution];
	"controller_i.713:BS" -> "controller_i.Leaf_550:AL"	 [cond="[]",
		lineno=None];
	"controller_i.725:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f21721fc5d0>",
		fillcolor=turquoise,
		label="controller_i.725:BL
exc_cause_o = EXC_CAUSE_STORE_ACCESS_FAULT;
csr_mtval_o = lsu_addr_last_i;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f21721fc610>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f21721fc790>]",
		style=filled,
		typ=Block];
	"controller_i.725:BL" -> "controller_i.Leaf_550:AL"	 [cond="[]",
		lineno=None];
	"controller_i.621:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2172265e90>",
		fillcolor=turquoise,
		label="controller_i.621:BL
pc_mux_o = PC_JUMP;
pc_set_o = 1'b1;
perf_tbranch_o = branch_set_i;
perf_jump_o = jump_set_i;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172265bd0>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172265d10>, <\
pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172265ed0>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172266050>]",
		style=filled,
		typ=Block];
	"controller_i.621:BL" -> "controller_i.Leaf_550:AL"	 [cond="[]",
		lineno=None];
	"decoder_i.576:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f2172d490d0>",
		fillcolor=lightcyan,
		label="decoder_i.576:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"decoder_i.573:CS" -> "decoder_i.576:CA"	 [cond="['instr']",
		label="instr[13:12]",
		lineno=573];
	"decoder_i.581:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f2172d49610>",
		fillcolor=lightcyan,
		label="decoder_i.581:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"decoder_i.573:CS" -> "decoder_i.581:CA"	 [cond="['instr']",
		label="instr[13:12]",
		lineno=573];
	"decoder_i.575:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f2172d45f50>",
		fillcolor=lightcyan,
		label="decoder_i.575:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"decoder_i.573:CS" -> "decoder_i.575:CA"	 [cond="['instr']",
		label="instr[13:12]",
		lineno=573];
	"decoder_i.574:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f2172d45d10>",
		fillcolor=lightcyan,
		label="decoder_i.574:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"decoder_i.573:CS" -> "decoder_i.574:CA"	 [cond="['instr']",
		label="instr[13:12]",
		lineno=573];
	"decoder_i.563:CA" -> "decoder_i.563:BL"	 [cond="[]",
		lineno=None];
	"controller_i.Leaf_550:AL" -> "controller_i.764:AL";
	"controller_i.Leaf_550:AL" -> "controller_i.763:AS";
	"controller_i.762:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f21721fe550>",
		def_var="['id_in_ready_o']",
		fillcolor=deepskyblue,
		label="controller_i.762:AS
id_in_ready_o = ~stall & ~halt_if;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['stall', 'halt_if']"];
	"controller_i.Leaf_550:AL" -> "controller_i.762:AS";
	"decoder_i.609:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172d61d10>",
		fillcolor=cadetblue,
		label="decoder_i.609:BS
alu_operator_o = ALU_OR;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172d61d10>]",
		style=filled,
		typ=BlockingSubstitution];
	"decoder_i.609:BS" -> "decoder_i.Leaf_453:AL"	 [cond="[]",
		lineno=None];
	"controller_i.635:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2172266950>",
		fillcolor=springgreen,
		label="controller_i.635:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"controller_i.635:IF" -> "controller_i.635:BL"	 [cond="['handle_irq']",
		label=handle_irq,
		lineno=635];
	"controller_i.526:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2172975450>",
		fillcolor=springgreen,
		label="controller_i.526:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"controller_i.526:IF" -> "controller_i.528:IF"	 [cond="['csr_mfip_i']",
		label="!(csr_mfip_i[9])",
		lineno=526];
	"controller_i.527:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172975490>",
		fillcolor=cadetblue,
		label="controller_i.527:BS
mfip_id = 4'd9;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172975490>]",
		style=filled,
		typ=BlockingSubstitution];
	"controller_i.526:IF" -> "controller_i.527:BS"	 [cond="['csr_mfip_i']",
		label="csr_mfip_i[9]",
		lineno=526];
	"742:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2172760f90>",
		fillcolor=springgreen,
		label="742:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"741:BL" -> "742:IF"	 [cond="[]",
		lineno=None];
	"decoder_i.753:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f2172d32390>",
		fillcolor=lightcyan,
		label="decoder_i.753:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"decoder_i.753:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172d32490>",
		fillcolor=cadetblue,
		label="decoder_i.753:BS
csr_illegal = 1'b1;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172d32490>]",
		style=filled,
		typ=BlockingSubstitution];
	"decoder_i.753:CA" -> "decoder_i.753:BS"	 [cond="[]",
		lineno=None];
	"decoder_i.557:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f2172d5d550>",
		fillcolor=lightcyan,
		label="decoder_i.557:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"decoder_i.557:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172d5d650>",
		fillcolor=cadetblue,
		label="decoder_i.557:BS
data_type_o = 2'b10;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172d5d650>]",
		style=filled,
		typ=BlockingSubstitution];
	"decoder_i.557:CA" -> "decoder_i.557:BS"	 [cond="[]",
		lineno=None];
	"decoder_i.700:BS" -> "decoder_i.Leaf_453:AL"	 [cond="[]",
		lineno=None];
	"controller_i.593:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f217294ab90>",
		fillcolor=lightcyan,
		label="controller_i.593:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"controller_i.593:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2172264150>",
		fillcolor=turquoise,
		label="controller_i.593:BL
instr_req_o = 1'b0;
halt_if = 1'b1;
flush_id = 1'b1;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f217294add0>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f217294af50>, <\
pyverilog.vparser.ast.BlockingSubstitution object at 0x7f21722640d0>]",
		style=filled,
		typ=Block];
	"controller_i.593:CA" -> "controller_i.593:BL"	 [cond="[]",
		lineno=None];
	"decoder_i.620:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172d6cdd0>",
		fillcolor=cadetblue,
		label="decoder_i.620:BS
alu_operator_o = ALU_SRA;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172d6cdd0>]",
		style=filled,
		typ=BlockingSubstitution];
	"decoder_i.620:BS" -> "decoder_i.Leaf_453:AL"	 [cond="[]",
		lineno=None];
	"controller_i.529:BS" -> "controller_i.Leaf_515:AL"	 [cond="[]",
		lineno=None];
	"decoder_i.526:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f2172d4bf90>",
		fillcolor=lightcyan,
		label="decoder_i.526:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"decoder_i.526:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172d540d0>",
		fillcolor=cadetblue,
		label="decoder_i.526:BS
alu_operator_o = ALU_LT;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172d540d0>]",
		style=filled,
		typ=BlockingSubstitution];
	"decoder_i.526:CA" -> "decoder_i.526:BS"	 [cond="[]",
		lineno=None];
	"decoder_i.633:CS"	 [ast="<pyverilog.vparser.ast.CaseStatement object at 0x7f2172d18bd0>",
		fillcolor=linen,
		label="decoder_i.633:CS",
		statements="[]",
		style=filled,
		typ=CaseStatement];
	"decoder_i.630:IF" -> "decoder_i.633:CS"	 [cond="['instr']",
		label="!(instr[31])",
		lineno=630];
	"decoder_i.631:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172d6ba10>",
		fillcolor=cadetblue,
		label="decoder_i.631:BS
illegal_insn = 1'b1;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172d6ba10>]",
		style=filled,
		typ=BlockingSubstitution];
	"decoder_i.630:IF" -> "decoder_i.631:BS"	 [cond="['instr']",
		label="instr[31]",
		lineno=630];
	"decoder_i.644:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2172d05150>",
		fillcolor=turquoise,
		label="decoder_i.644:BL
alu_operator_o = ALU_ADD;
multdiv_operator_o = MD_OP_MULL;
mult_en_o = (RV32M)? 1'b1 : 1'b0;
multdiv_signed_mode_\
o = 2'b00;
illegal_insn = (RV32M)? 1'b0 : 1'b1;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172cffc10>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172cffdd0>, <\
pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172cfff10>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172d05190>, <\
pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172d05410>]",
		style=filled,
		typ=Block];
	"decoder_i.644:BL" -> "decoder_i.Leaf_453:AL"	 [cond="[]",
		lineno=None];
	"decoder_i.623:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172d6b290>",
		fillcolor=cadetblue,
		label="decoder_i.623:BS
alu_operator_o = sv2v_cast_F99D1({ 6{ 1'bX } });",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172d6b290>]",
		style=filled,
		typ=BlockingSubstitution];
	"decoder_i.623:BS" -> "decoder_i.Leaf_453:AL"	 [cond="[]",
		lineno=None];
	"controller_i.577:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2172965d90>",
		fillcolor=springgreen,
		label="controller_i.577:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"controller_i.577:IF" -> "controller_i.578:BS"	 [cond="['fetch_enable_i']",
		label=fetch_enable_i,
		lineno=577];
	"570:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f2172c6a590>",
		fillcolor=lightcyan,
		label="570:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"570:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172c6a690>",
		fillcolor=cadetblue,
		label="570:BS
alu_operand_a = imm_a;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172c6a690>]",
		style=filled,
		typ=BlockingSubstitution];
	"570:CA" -> "570:BS"	 [cond="[]",
		lineno=None];
	"controller_i.704:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f217226bcd0>",
		fillcolor=springgreen,
		label="controller_i.704:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"controller_i.704:IF" -> "controller_i.704:BL"	 [cond="['instr_fetch_err']",
		label=instr_fetch_err,
		lineno=704];
	"controller_i.708:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2172262350>",
		fillcolor=springgreen,
		label="controller_i.708:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"controller_i.704:IF" -> "controller_i.708:IF"	 [cond="['instr_fetch_err']",
		label="!(instr_fetch_err)",
		lineno=704];
	"controller_i.547:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f217294d190>",
		fillcolor=cadetblue,
		label="controller_i.547:BS
mfip_id = 4'd0;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f217294d190>]",
		style=filled,
		typ=BlockingSubstitution];
	"controller_i.547:BS" -> "controller_i.Leaf_515:AL"	 [cond="[]",
		lineno=None];
	"controller_i.628:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172266290>",
		fillcolor=cadetblue,
		label="controller_i.628:BS
halt_if = 1'b1;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172266290>]",
		style=filled,
		typ=BlockingSubstitution];
	"controller_i.628:BS" -> "controller_i.Leaf_550:AL"	 [cond="[]",
		lineno=None];
	"decoder_i.599:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2172d5ffd0>",
		fillcolor=turquoise,
		label="decoder_i.599:BL
alu_op_a_mux_sel_o = OP_A_REG_A;
alu_op_b_mux_sel_o = OP_B_IMM;
imm_b_mux_sel_o = IMM_B_I;
regfile_we = 1'b1;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172d5fb90>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172d5fd50>, <\
pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172d5fed0>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172d61050>]",
		style=filled,
		typ=Block];
	"decoder_i.604:CS"	 [ast="<pyverilog.vparser.ast.CaseStatement object at 0x7f2172d6c250>",
		fillcolor=linen,
		label="decoder_i.604:CS",
		statements="[]",
		style=filled,
		typ=CaseStatement];
	"decoder_i.599:BL" -> "decoder_i.604:CS"	 [cond="[]",
		lineno=None];
	"decoder_i.614:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172d6c610>",
		fillcolor=cadetblue,
		label="decoder_i.614:BS
illegal_insn = 1'b1;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172d6c610>]",
		style=filled,
		typ=BlockingSubstitution];
	"decoder_i.614:BS" -> "decoder_i.Leaf_453:AL"	 [cond="[]",
		lineno=None];
	"controller_i.597:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2172264590>",
		fillcolor=springgreen,
		label="controller_i.597:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"controller_i.597:IF" -> "controller_i.598:BS"	 [cond="['irq_nm_i', 'irq_pending_i', 'debug_req_i', 'debug_mode_q', 'debug_single_step_i']",
		label="(irq_nm_i || irq_pending_i || debug_req_i || debug_mode_q || debug_single_step_i)",
		lineno=597];
	"controller_i.600:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172264750>",
		fillcolor=cadetblue,
		label="controller_i.600:BS
ctrl_busy_o = 1'b0;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172264750>]",
		style=filled,
		typ=BlockingSubstitution];
	"controller_i.597:IF" -> "controller_i.600:BS"	 [cond="['irq_nm_i', 'irq_pending_i', 'debug_req_i', 'debug_mode_q', 'debug_single_step_i']",
		label="!((irq_nm_i || irq_pending_i || debug_req_i || debug_mode_q || debug_single_step_i))",
		lineno=597];
	"575:CS"	 [ast="<pyverilog.vparser.ast.CaseStatement object at 0x7f2172c3eb10>",
		fillcolor=linen,
		label="575:CS",
		statements="[]",
		style=filled,
		typ=CaseStatement];
	"574:BL" -> "575:CS"	 [cond="[]",
		lineno=None];
	"decoder_i.626:CA" -> "decoder_i.626:BL"	 [cond="[]",
		lineno=None];
	"592:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172c5eed0>",
		fillcolor=cadetblue,
		label="592:BS
regfile_wdata = csr_rdata_i;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172c5eed0>]",
		style=filled,
		typ=BlockingSubstitution];
	"592:BS" -> "Leaf_588:AL"	 [cond="[]",
		lineno=None];
	"decoder_i.751:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f2172d2cf90>",
		fillcolor=lightcyan,
		label="decoder_i.751:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"decoder_i.751:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172d320d0>",
		fillcolor=cadetblue,
		label="decoder_i.751:BS
csr_op = CSR_OP_SET;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172d320d0>]",
		style=filled,
		typ=BlockingSubstitution];
	"decoder_i.751:CA" -> "decoder_i.751:BS"	 [cond="[]",
		lineno=None];
	"decoder_i.604:CS" -> "decoder_i.611:CA"	 [cond="['instr']",
		label="instr[14:12]",
		lineno=604];
	"decoder_i.604:CS" -> "decoder_i.616:CA"	 [cond="['instr']",
		label="instr[14:12]",
		lineno=604];
	"decoder_i.606:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f2172d61590>",
		fillcolor=lightcyan,
		label="decoder_i.606:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"decoder_i.604:CS" -> "decoder_i.606:CA"	 [cond="['instr']",
		label="instr[14:12]",
		lineno=604];
	"decoder_i.607:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f2172d61790>",
		fillcolor=lightcyan,
		label="decoder_i.607:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"decoder_i.604:CS" -> "decoder_i.607:CA"	 [cond="['instr']",
		label="instr[14:12]",
		lineno=604];
	"decoder_i.609:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f2172d61c10>",
		fillcolor=lightcyan,
		label="decoder_i.609:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"decoder_i.604:CS" -> "decoder_i.609:CA"	 [cond="['instr']",
		label="instr[14:12]",
		lineno=604];
	"decoder_i.605:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f2172d61310>",
		fillcolor=lightcyan,
		label="decoder_i.605:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"decoder_i.604:CS" -> "decoder_i.605:CA"	 [cond="['instr']",
		label="instr[14:12]",
		lineno=604];
	"decoder_i.608:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f2172d619d0>",
		fillcolor=lightcyan,
		label="decoder_i.608:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"decoder_i.604:CS" -> "decoder_i.608:CA"	 [cond="['instr']",
		label="instr[14:12]",
		lineno=604];
	"decoder_i.610:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f2172d61e50>",
		fillcolor=lightcyan,
		label="decoder_i.610:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"decoder_i.604:CS" -> "decoder_i.610:CA"	 [cond="['instr']",
		label="instr[14:12]",
		lineno=604];
	"decoder_i.623:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f2172d6ca10>",
		fillcolor=lightcyan,
		label="decoder_i.623:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"decoder_i.604:CS" -> "decoder_i.623:CA"	 [cond="['instr']",
		label="instr[14:12]",
		lineno=604];
	"decoder_i.733:BS" -> "decoder_i.Leaf_453:AL"	 [cond="[]",
		lineno=None];
	"decoder_i.438:AL" -> "decoder_i.438:BL"	 [cond="[]",
		lineno=None];
	"decoder_i.576:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2172d49310>",
		fillcolor=turquoise,
		label="decoder_i.576:BL
data_type_o = 2'b00;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172d49290>]",
		style=filled,
		typ=Block];
	"decoder_i.576:CA" -> "decoder_i.576:BL"	 [cond="[]",
		lineno=None];
	"decoder_i.658:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f2172d05f10>",
		fillcolor=lightcyan,
		label="decoder_i.658:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"decoder_i.658:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2172d09610>",
		fillcolor=turquoise,
		label="decoder_i.658:BL
alu_operator_o = ALU_ADD;
multdiv_operator_o = MD_OP_MULH;
mult_en_o = (RV32M)? 1'b1 : 1'b0;
multdiv_signed_mode_\
o = 2'b01;
illegal_insn = (RV32M)? 1'b0 : 1'b1;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172d09110>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172d092d0>, <\
pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172d09510>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172d09650>, <\
pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172d098d0>]",
		style=filled,
		typ=Block];
	"decoder_i.658:CA" -> "decoder_i.658:BL"	 [cond="[]",
		lineno=None];
	"731:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f2172762810>",
		def_var="['alu_operand_a_ex_o']",
		fillcolor=deepskyblue,
		label="731:AS
alu_operand_a_ex_o = alu_operand_a;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['alu_operand_a']"];
	"579:BS" -> "Leaf_574:AL"	 [cond="[]",
		lineno=None];
	"controller_i.765:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2173027550>",
		fillcolor=springgreen,
		label="controller_i.765:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"controller_i.765:IF" -> "controller_i.774:BL"	 [cond="['rst_ni']",
		label="!((!rst_ni))",
		lineno=765];
	"controller_i.765:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2173027310>",
		fillcolor=turquoise,
		label="controller_i.765:BL
ctrl_fsm_cs <= RESET;
nmi_mode_q <= 1'b0;
debug_mode_q <= 1'b0;
load_err_q <= 1'b0;
store_err_q <= 1'b0;
exc_\
req_q <= 1'b0;
illegal_insn_q <= 1'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f21721fec90>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f21721fedd0>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f21721fef50>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f21730270d0>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2173027210>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f2173027350>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f21730274d0>]",
		style=filled,
		typ=Block];
	"controller_i.765:IF" -> "controller_i.765:BL"	 [cond="['rst_ni']",
		label="(!rst_ni)",
		lineno=765];
	"controller_i.580:BL" -> "controller_i.Leaf_550:AL"	 [cond="[]",
		lineno=None];
	"registers_i.57:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f2172e91110>",
		def_var="['rf_reg']",
		fillcolor=deepskyblue,
		label="registers_i.57:AS
rf_reg[((DataWidth-1>=0)?0:DataWidth-1)+((NUM_WORDS-1>=0)?0:NUM_WORDS-1)*((DataWidth-1>=0)?DataWidth:2-DataWidth):((\
DataWidth-1>=0)?0:DataWidth-1)+((NUM_WORDS-1>=0)?0:NUM_WORDS-1)*((DataWidth-1>=0)?DataWidth:2-DataWidth)+((DataWidth-1>=0)?DataWidth:\
2-DataWidth)] = 1'sb0;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="[]"];
	"registers_i.60:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f2172e9d210>",
		def_var="['rdata_b_o']",
		fillcolor=deepskyblue,
		label="registers_i.60:AS
rdata_b_o = rf_reg[((DataWidth-1>=0)?0:DataWidth-1)+((NUM_WORDS-1>=0)?raddr_b_i:0-(raddr_b_i-(NUM_WORDS-1)))*((\
DataWidth-1>=0)?DataWidth:2-DataWidth):((DataWidth-1>=0)?0:DataWidth-1)+((NUM_WORDS-1>=0)?raddr_b_i:0-(raddr_b_i-(NUM_WORDS-1)))*((\
DataWidth-1>=0)?DataWidth:2-DataWidth)+((DataWidth-1>=0)?DataWidth:2-DataWidth)];",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['rf_reg', 'NUM_WORDS', 'raddr_b_i', 'raddr_b_i', 'NUM_WORDS', 'NUM_WORDS', 'raddr_b_i', 'raddr_b_i', 'NUM_WORDS', 'DataWidth', '\
DataWidth', 'DataWidth', 'DataWidth', 'DataWidth', 'DataWidth']"];
	"registers_i.57:AS" -> "registers_i.60:AS";
	"registers_i.59:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f2172e98310>",
		def_var="['rdata_a_o']",
		fillcolor=deepskyblue,
		label="registers_i.59:AS
rdata_a_o = rf_reg[((DataWidth-1>=0)?0:DataWidth-1)+((NUM_WORDS-1>=0)?raddr_a_i:0-(raddr_a_i-(NUM_WORDS-1)))*((\
DataWidth-1>=0)?DataWidth:2-DataWidth):((DataWidth-1>=0)?0:DataWidth-1)+((NUM_WORDS-1>=0)?raddr_a_i:0-(raddr_a_i-(NUM_WORDS-1)))*((\
DataWidth-1>=0)?DataWidth:2-DataWidth)+((DataWidth-1>=0)?DataWidth:2-DataWidth)];",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['rf_reg', 'NUM_WORDS', 'raddr_a_i', 'raddr_a_i', 'NUM_WORDS', 'NUM_WORDS', 'raddr_a_i', 'raddr_a_i', 'NUM_WORDS', 'DataWidth', '\
DataWidth', 'DataWidth', 'DataWidth', 'DataWidth', 'DataWidth']"];
	"registers_i.57:AS" -> "registers_i.59:AS";
	"controller_i.729:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f21721fc950>",
		fillcolor=turquoise,
		label="controller_i.729:BL
exc_cause_o = EXC_CAUSE_LOAD_ACCESS_FAULT;
csr_mtval_o = lsu_addr_last_i;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f21721fc990>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f21721fcb10>]",
		style=filled,
		typ=Block];
	"controller_i.729:BL" -> "controller_i.Leaf_550:AL"	 [cond="[]",
		lineno=None];
	"decoder_i.483:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f217283bd10>",
		fillcolor=turquoise,
		label="decoder_i.483:BL
jump_in_dec_o = 1'b1;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f217283bc90>]",
		style=filled,
		typ=Block];
	"decoder_i.483:CA" -> "decoder_i.483:BL"	 [cond="[]",
		lineno=None];
	"decoder_i.638:BS" -> "decoder_i.Leaf_453:AL"	 [cond="[]",
		lineno=None];
	"controller_i.615:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2172265350>",
		fillcolor=turquoise,
		label="controller_i.615:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"controller_i.616:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2172265450>",
		fillcolor=springgreen,
		label="controller_i.616:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"controller_i.615:BL" -> "controller_i.616:IF"	 [cond="[]",
		lineno=None];
	"controller_i.630:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2172266250>",
		fillcolor=springgreen,
		label="controller_i.630:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"controller_i.615:BL" -> "controller_i.630:IF"	 [cond="[]",
		lineno=None];
	"decoder_i.704:CS"	 [ast="<pyverilog.vparser.ast.CaseStatement object at 0x7f2172d23210>",
		fillcolor=linen,
		label="decoder_i.704:CS",
		statements="[]",
		style=filled,
		typ=CaseStatement];
	"decoder_i.703:CA" -> "decoder_i.704:CS"	 [cond="[]",
		lineno=None];
	"decoder_i.421:AS" -> "574:AL";
	"controller_i.532:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2172975d50>",
		fillcolor=springgreen,
		label="controller_i.532:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"controller_i.532:IF" -> "controller_i.533:BS"	 [cond="['csr_mfip_i']",
		label="csr_mfip_i[6]",
		lineno=532];
	"controller_i.534:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2172957090>",
		fillcolor=springgreen,
		label="controller_i.534:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"controller_i.532:IF" -> "controller_i.534:IF"	 [cond="['csr_mfip_i']",
		label="!(csr_mfip_i[6])",
		lineno=532];
	"decoder_i.501:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2172d47110>",
		fillcolor=turquoise,
		label="decoder_i.501:BL
jump_in_dec_o = 1'b1;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172d470d0>]",
		style=filled,
		typ=Block];
	"decoder_i.501:BL" -> "decoder_i.518:IF"	 [cond="[]",
		lineno=None];
	"decoder_i.503:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2172d47b90>",
		fillcolor=springgreen,
		label="decoder_i.503:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"decoder_i.501:BL" -> "decoder_i.503:IF"	 [cond="[]",
		lineno=None];
	"controller_i.715:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f21721fc2d0>",
		fillcolor=springgreen,
		label="controller_i.715:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"controller_i.715:IF" -> "controller_i.723:BS"	 [cond="['debug_mode_q', 'ebreak_into_debug']",
		label="!((debug_mode_q | ebreak_into_debug))",
		lineno=715];
	"controller_i.715:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f21721fc0d0>",
		fillcolor=turquoise,
		label="controller_i.715:BL
pc_set_o = 1'b0;
csr_save_id_o = 1'b0;
csr_save_cause_o = 1'b0;
ctrl_fsm_ns = DBG_TAKEN_ID;
flush_id = 1'b0;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172262c50>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172262dd0>, <\
pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172262f50>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f21721fc110>, <\
pyverilog.vparser.ast.BlockingSubstitution object at 0x7f21721fc250>]",
		style=filled,
		typ=Block];
	"controller_i.715:IF" -> "controller_i.715:BL"	 [cond="['debug_mode_q', 'ebreak_into_debug']",
		label="(debug_mode_q | ebreak_into_debug)",
		lineno=715];
	"576:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f2172c6abd0>",
		fillcolor=lightcyan,
		label="576:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"576:CA" -> "576:BS"	 [cond="[]",
		lineno=None];
	"decoder_i.750:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172d2ce50>",
		fillcolor=cadetblue,
		label="decoder_i.750:BS
csr_op = CSR_OP_WRITE;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172d2ce50>]",
		style=filled,
		typ=BlockingSubstitution];
	"decoder_i.750:BS" -> "decoder_i.Leaf_453:AL"	 [cond="[]",
		lineno=None];
	"controller_i.694:BL" -> "controller_i.698:IF"	 [cond="[]",
		lineno=None];
	"controller_i.751:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f217226bd90>",
		fillcolor=springgreen,
		label="controller_i.751:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"controller_i.694:BL" -> "controller_i.751:IF"	 [cond="[]",
		lineno=None];
	"decoder_i.732:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f2172d28590>",
		fillcolor=lightcyan,
		label="decoder_i.732:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"decoder_i.732:CA" -> "decoder_i.732:BS"	 [cond="[]",
		lineno=None];
	"decoder_i.642:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172cff650>",
		fillcolor=cadetblue,
		label="decoder_i.642:BS
alu_operator_o = ALU_SRL;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172cff650>]",
		style=filled,
		typ=BlockingSubstitution];
	"decoder_i.642:BS" -> "decoder_i.Leaf_453:AL"	 [cond="[]",
		lineno=None];
	"decoder_i.560:BS" -> "decoder_i.Leaf_453:AL"	 [cond="[]",
		lineno=None];
	"decoder_i.440:IF" -> "decoder_i.441:BS"	 [cond="['csr_op', 'CSR_OP_SET', 'csr_op', 'CSR_OP_CLEAR', 'instr']",
		label="(((csr_op == CSR_OP_SET) || (csr_op == CSR_OP_CLEAR)) && (instr[19:15] == 1'sb0))",
		lineno=440];
	"controller_i.572:CS"	 [ast="<pyverilog.vparser.ast.CaseStatement object at 0x7f217226bc90>",
		fillcolor=linen,
		label="controller_i.572:CS",
		statements="[]",
		style=filled,
		typ=CaseStatement];
	"controller_i.572:CS" -> "controller_i.694:CA"	 [cond="['ctrl_fsm_cs']",
		label=ctrl_fsm_cs,
		lineno=572];
	"controller_i.572:CS" -> "controller_i.663:CA"	 [cond="['ctrl_fsm_cs']",
		label=ctrl_fsm_cs,
		lineno=572];
	"controller_i.572:CS" -> "controller_i.580:CA"	 [cond="['ctrl_fsm_cs']",
		label=ctrl_fsm_cs,
		lineno=572];
	"controller_i.572:CS" -> "controller_i.680:CA"	 [cond="['ctrl_fsm_cs']",
		label=ctrl_fsm_cs,
		lineno=572];
	"controller_i.572:CS" -> "controller_i.593:CA"	 [cond="['ctrl_fsm_cs']",
		label=ctrl_fsm_cs,
		lineno=572];
	"controller_i.754:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f2172203890>",
		fillcolor=lightcyan,
		label="controller_i.754:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"controller_i.572:CS" -> "controller_i.754:CA"	 [cond="['ctrl_fsm_cs']",
		label=ctrl_fsm_cs,
		lineno=572];
	"controller_i.586:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f217294a490>",
		fillcolor=lightcyan,
		label="controller_i.586:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"controller_i.572:CS" -> "controller_i.586:CA"	 [cond="['ctrl_fsm_cs']",
		label=ctrl_fsm_cs,
		lineno=572];
	"controller_i.641:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f2172266110>",
		fillcolor=lightcyan,
		label="controller_i.641:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"controller_i.572:CS" -> "controller_i.641:CA"	 [cond="['ctrl_fsm_cs']",
		label=ctrl_fsm_cs,
		lineno=572];
	"controller_i.615:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f2172265310>",
		fillcolor=lightcyan,
		label="controller_i.615:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"controller_i.572:CS" -> "controller_i.615:CA"	 [cond="['ctrl_fsm_cs']",
		label=ctrl_fsm_cs,
		lineno=572];
	"controller_i.573:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f2172965810>",
		fillcolor=lightcyan,
		label="controller_i.573:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"controller_i.572:CS" -> "controller_i.573:CA"	 [cond="['ctrl_fsm_cs']",
		label=ctrl_fsm_cs,
		lineno=572];
	"controller_i.602:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f2172264090>",
		fillcolor=lightcyan,
		label="controller_i.602:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"controller_i.572:CS" -> "controller_i.602:CA"	 [cond="['ctrl_fsm_cs']",
		label=ctrl_fsm_cs,
		lineno=572];
	"decoder_i.519:BS" -> "decoder_i.Leaf_453:AL"	 [cond="[]",
		lineno=None];
	"controller_i.538:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2172957690>",
		fillcolor=springgreen,
		label="controller_i.538:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"controller_i.539:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f21729576d0>",
		fillcolor=cadetblue,
		label="controller_i.539:BS
mfip_id = 4'd4;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f21729576d0>]",
		style=filled,
		typ=BlockingSubstitution];
	"controller_i.538:IF" -> "controller_i.539:BS"	 [cond="['csr_mfip_i']",
		label="csr_mfip_i[4]",
		lineno=538];
	"controller_i.540:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2172957990>",
		fillcolor=springgreen,
		label="controller_i.540:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"controller_i.538:IF" -> "controller_i.540:IF"	 [cond="['csr_mfip_i']",
		label="!(csr_mfip_i[4])",
		lineno=538];
	"controller_i.653:BS" -> "controller_i.Leaf_550:AL"	 [cond="[]",
		lineno=None];
	"decoder_i.485:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2172d3e790>",
		fillcolor=springgreen,
		label="decoder_i.485:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"decoder_i.485:IF" -> "decoder_i.485:BL"	 [cond="['instr_new_i']",
		label=instr_new_i,
		lineno=485];
	"decoder_i.493:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2172d3ed90>",
		fillcolor=turquoise,
		label="decoder_i.493:BL
alu_op_a_mux_sel_o = OP_A_CURRPC;
alu_op_b_mux_sel_o = OP_B_IMM;
imm_b_mux_sel_o = IMM_B_INCR_PC;
alu_operator_\
o = ALU_ADD;
regfile_we = 1'b1;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172d3e910>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172d3ea90>, <\
pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172d3ec50>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172d3edd0>, <\
pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172d3ef10>]",
		style=filled,
		typ=Block];
	"decoder_i.485:IF" -> "decoder_i.493:BL"	 [cond="['instr_new_i']",
		label="!(instr_new_i)",
		lineno=485];
	"812:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f2172753f50>",
		def_var="['instr_ret_compressed_o']",
		fillcolor=deepskyblue,
		label="812:AS
instr_ret_compressed_o = instr_ret_o & instr_is_compressed_i;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['instr_ret_o', 'instr_is_compressed_i']"];
	"567:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f2172c68e10>",
		fillcolor=lightcyan,
		label="567:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"567:CA" -> "567:BS"	 [cond="[]",
		lineno=None];
	"registers_i.60:AS" -> "611:AS";
	"registers_i.60:AS" -> "586:AS";
	"738:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f21727603d0>",
		def_var="['multdiv_operand_b_ex_o']",
		fillcolor=deepskyblue,
		label="738:AS
multdiv_operand_b_ex_o = regfile_rdata_b;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['regfile_rdata_b']"];
	"registers_i.60:AS" -> "738:AS";
	"729:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f2172762490>",
		def_var="['data_wdata_ex_o']",
		fillcolor=deepskyblue,
		label="729:AS
data_wdata_ex_o = regfile_rdata_b;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['regfile_rdata_b']"];
	"registers_i.60:AS" -> "729:AS";
	"decoder_i.606:CA" -> "decoder_i.606:BS"	 [cond="[]",
		lineno=None];
	"decoder_i.746:BS" -> "decoder_i.Leaf_453:AL"	 [cond="[]",
		lineno=None];
	"decoder_i.445:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2172873f10>",
		fillcolor=springgreen,
		label="decoder_i.445:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"decoder_i.449:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2172856390>",
		fillcolor=springgreen,
		label="decoder_i.449:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"decoder_i.445:IF" -> "decoder_i.449:IF"	 [cond="['csr_access_o', 'csr_op_o', 'CSR_OP_WRITE', 'csr_op_o', 'CSR_OP_SET']",
		label="!(((csr_access_o == 1'b1) && ((csr_op_o == CSR_OP_WRITE) || (csr_op_o == CSR_OP_SET))))",
		lineno=445];
	"decoder_i.445:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2172873790>",
		fillcolor=turquoise,
		label="decoder_i.445:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"decoder_i.445:IF" -> "decoder_i.445:BL"	 [cond="['csr_access_o', 'csr_op_o', 'CSR_OP_WRITE', 'csr_op_o', 'CSR_OP_SET']",
		label="((csr_access_o == 1'b1) && ((csr_op_o == CSR_OP_WRITE) || (csr_op_o == CSR_OP_SET)))",
		lineno=445];
	"decoder_i.493:BL" -> "decoder_i.Leaf_453:AL"	 [cond="[]",
		lineno=None];
	"decoder_i.423:AS" -> "574:AL";
	"controller_i.536:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2172957390>",
		fillcolor=springgreen,
		label="controller_i.536:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"controller_i.536:IF" -> "controller_i.538:IF"	 [cond="['csr_mfip_i']",
		label="!(csr_mfip_i[5])",
		lineno=536];
	"controller_i.537:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f21729573d0>",
		fillcolor=cadetblue,
		label="controller_i.537:BS
mfip_id = 4'd5;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f21729573d0>]",
		style=filled,
		typ=BlockingSubstitution];
	"controller_i.536:IF" -> "controller_i.537:BS"	 [cond="['csr_mfip_i']",
		label="csr_mfip_i[5]",
		lineno=536];
	"decoder_i.584:BL" -> "decoder_i.Leaf_453:AL"	 [cond="[]",
		lineno=None];
	"controller_i.648:BL" -> "controller_i.Leaf_550:AL"	 [cond="[]",
		lineno=None];
	"controller_i.627:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f21722661d0>",
		fillcolor=springgreen,
		label="controller_i.627:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"controller_i.627:IF" -> "controller_i.628:BS"	 [cond="['enter_debug_mode', 'handle_irq', 'stall']",
		label="((enter_debug_mode || handle_irq) && stall)",
		lineno=627];
	"controller_i.631:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2172266890>",
		fillcolor=springgreen,
		label="controller_i.631:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"controller_i.631:IF" -> "controller_i.631:BL"	 [cond="['enter_debug_mode']",
		label=enter_debug_mode,
		lineno=631];
	"controller_i.631:IF" -> "controller_i.635:IF"	 [cond="['enter_debug_mode']",
		label="!(enter_debug_mode)",
		lineno=631];
	"decoder_i.622:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172d6cf90>",
		fillcolor=cadetblue,
		label="decoder_i.622:BS
illegal_insn = 1'b1;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172d6cf90>]",
		style=filled,
		typ=BlockingSubstitution];
	"decoder_i.622:BS" -> "decoder_i.Leaf_453:AL"	 [cond="[]",
		lineno=None];
	"decoder_i.451:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f217284a190>",
		fillcolor=cadetblue,
		label="decoder_i.451:BS
csr_pipe_flush_o = 1'b1;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f217284a190>]",
		style=filled,
		typ=BlockingSubstitution];
	"decoder_i.Leaf_443:AL"	 [def_var="['csr_pipe_flush_o']",
		label="decoder_i.Leaf_443:AL"];
	"decoder_i.451:BS" -> "decoder_i.Leaf_443:AL"	 [cond="[]",
		lineno=None];
	"controller_i.748:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172203850>",
		fillcolor=cadetblue,
		label="controller_i.748:BS
ctrl_fsm_ns = WAIT_SLEEP;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172203850>]",
		style=filled,
		typ=BlockingSubstitution];
	"controller_i.748:BS" -> "controller_i.Leaf_550:AL"	 [cond="[]",
		lineno=None];
	"controller_i.708:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f217226bf50>",
		fillcolor=turquoise,
		label="controller_i.708:BL
exc_cause_o = EXC_CAUSE_ILLEGAL_INSN;
csr_mtval_o = (instr_is_compressed_i)? { 16'b0, instr_compressed_i } : \
instr_i;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f217226bf90>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172262290>]",
		style=filled,
		typ=Block];
	"controller_i.708:BL" -> "controller_i.Leaf_550:AL"	 [cond="[]",
		lineno=None];
	"controller_i.765:BL" -> "controller_i.Leaf_764:AL"	 [cond="[]",
		lineno=None];
	"decoder_i.704:CS" -> "decoder_i.711:CA"	 [cond="['instr']",
		label="instr[14:12]",
		lineno=704];
	"decoder_i.704:CS" -> "decoder_i.705:CA"	 [cond="['instr']",
		label="instr[14:12]",
		lineno=704];
	"decoder_i.704:CS" -> "decoder_i.721:CA"	 [cond="['instr']",
		label="instr[14:12]",
		lineno=704];
	"controller_i.504:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f2172958c90>",
		def_var="['csr_pipe_flush']",
		fillcolor=deepskyblue,
		label="controller_i.504:AS
csr_pipe_flush = csr_pipe_flush_i & instr_valid_i;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['csr_pipe_flush_i', 'instr_valid_i']"];
	"decoder_i.Leaf_443:AL" -> "controller_i.504:AS";
	"controller_i.760:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f2172203ed0>",
		def_var="['debug_mode_o']",
		fillcolor=deepskyblue,
		label="controller_i.760:AS
debug_mode_o = debug_mode_q;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['debug_mode_q']"];
	"decoder_i.643:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f2172cff810>",
		fillcolor=lightcyan,
		label="decoder_i.643:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"decoder_i.643:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172cff910>",
		fillcolor=cadetblue,
		label="decoder_i.643:BS
alu_operator_o = ALU_SRA;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172cff910>]",
		style=filled,
		typ=BlockingSubstitution];
	"decoder_i.643:CA" -> "decoder_i.643:BS"	 [cond="[]",
		lineno=None];
	"controller_i.754:CA" -> "controller_i.754:BL"	 [cond="[]",
		lineno=None];
	"decoder_i.544:BL" -> "decoder_i.550:IF"	 [cond="[]",
		lineno=None];
	"decoder_i.556:CS"	 [ast="<pyverilog.vparser.ast.CaseStatement object at 0x7f2172d5dad0>",
		fillcolor=linen,
		label="decoder_i.556:CS",
		statements="[]",
		style=filled,
		typ=CaseStatement];
	"decoder_i.544:BL" -> "decoder_i.556:CS"	 [cond="[]",
		lineno=None];
	"controller_i.534:IF" -> "controller_i.536:IF"	 [cond="['csr_mfip_i']",
		label="!(csr_mfip_i[5])",
		lineno=534];
	"controller_i.535:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f21729570d0>",
		fillcolor=cadetblue,
		label="controller_i.535:BS
mfip_id = 4'd5;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f21729570d0>]",
		style=filled,
		typ=BlockingSubstitution];
	"controller_i.534:IF" -> "controller_i.535:BS"	 [cond="['csr_mfip_i']",
		label="csr_mfip_i[5]",
		lineno=534];
	"803:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2172753c50>",
		fillcolor=turquoise,
		label="803:BL
stall_lsu = data_req_dec;
stall_multdiv = multdiv_en_dec;
stall_branch = branch_in_dec;
stall_jump = jump_in_dec;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172753910>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172753ad0>, <\
pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172753c90>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172753dd0>]",
		style=filled,
		typ=Block];
	"803:BL" -> "Leaf_753:AL"	 [cond="[]",
		lineno=None];
	"581:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f2172c3e650>",
		fillcolor=lightcyan,
		label="581:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"581:CA" -> "581:BS"	 [cond="[]",
		lineno=None];
	"decoder_i.665:BL" -> "decoder_i.Leaf_453:AL"	 [cond="[]",
		lineno=None];
	"controller_i.586:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f217294aa50>",
		fillcolor=turquoise,
		label="controller_i.586:BL
ctrl_busy_o = 1'b0;
instr_req_o = 1'b0;
halt_if = 1'b1;
flush_id = 1'b1;
ctrl_fsm_ns = SLEEP;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f217294a6d0>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f217294a810>, <\
pyverilog.vparser.ast.BlockingSubstitution object at 0x7f217294a950>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f217294aa90>, <\
pyverilog.vparser.ast.BlockingSubstitution object at 0x7f217294abd0>]",
		style=filled,
		typ=Block];
	"controller_i.586:CA" -> "controller_i.586:BL"	 [cond="[]",
		lineno=None];
	"controller_i.642:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2172267550>",
		fillcolor=turquoise,
		label="controller_i.642:BL
pc_mux_o = PC_EXC;
pc_set_o = 1'b1;
exc_pc_mux_o = EXC_PC_IRQ;
csr_save_if_o = 1'b1;
csr_save_cause_o = 1'b1;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172266ed0>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172267050>, <\
pyverilog.vparser.ast.BlockingSubstitution object at 0x7f21722671d0>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172267350>, <\
pyverilog.vparser.ast.BlockingSubstitution object at 0x7f21722674d0>]",
		style=filled,
		typ=Block];
	"controller_i.642:BL" -> "controller_i.648:IF"	 [cond="[]",
		lineno=None];
	"decoder_i.607:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172d61890>",
		fillcolor=cadetblue,
		label="decoder_i.607:BS
alu_operator_o = ALU_SLTU;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172d61890>]",
		style=filled,
		typ=BlockingSubstitution];
	"decoder_i.607:CA" -> "decoder_i.607:BS"	 [cond="[]",
		lineno=None];
	"decoder_i.530:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f2172d54890>",
		fillcolor=lightcyan,
		label="decoder_i.530:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"decoder_i.530:CA" -> "decoder_i.530:BS"	 [cond="[]",
		lineno=None];
	"controller_i.762:AS" -> "controller_i.550:AL";
	"decoder_i.641:BS" -> "decoder_i.Leaf_453:AL"	 [cond="[]",
		lineno=None];
	"582:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f2172c3e990>",
		fillcolor=lightcyan,
		label="582:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"582:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172c3ea90>",
		fillcolor=cadetblue,
		label="582:BS
imm_b = 32'h4;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172c3ea90>]",
		style=filled,
		typ=BlockingSubstitution];
	"582:CA" -> "582:BS"	 [cond="[]",
		lineno=None];
	"786:BL" -> "Leaf_753:AL"	 [cond="[]",
		lineno=None];
	"controller_i.656:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2172268350>",
		fillcolor=springgreen,
		label="controller_i.656:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"controller_i.656:IF" -> "controller_i.657:BS"	 [cond="['csr_msip_i']",
		label=csr_msip_i,
		lineno=656];
	"controller_i.656:IF" -> "controller_i.659:BS"	 [cond="['csr_msip_i']",
		label="!(csr_msip_i)",
		lineno=656];
	"decoder_i.639:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172cfadd0>",
		fillcolor=cadetblue,
		label="decoder_i.639:BS
alu_operator_o = ALU_OR;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172cfadd0>]",
		style=filled,
		typ=BlockingSubstitution];
	"decoder_i.639:BS" -> "decoder_i.Leaf_453:AL"	 [cond="[]",
		lineno=None];
	"controller_i.497:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f2172977e50>",
		def_var="['load_err_d']",
		fillcolor=deepskyblue,
		label="controller_i.497:AS
load_err_d = load_err_i;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['load_err_i']"];
	"controller_i.497:AS" -> "controller_i.764:AL";
	"decoder_i.450:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f217284a0d0>",
		fillcolor=springgreen,
		label="decoder_i.450:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"decoder_i.449:IF" -> "decoder_i.450:IF"	 [cond="['csr_access_o', 'csr_op_o', 'CSR_OP_READ']",
		label="((csr_access_o == 1'b1) && (csr_op_o != CSR_OP_READ))",
		lineno=449];
	"registers_i.48:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f2172e9c250>",
		clk_sens=True,
		fillcolor=gold,
		label="registers_i.48:AL",
		sens="['clk_i', 'rst_ni']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['rst_ni', 'NUM_WORDS']"];
	"registers_i.49:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2172e9c410>",
		fillcolor=springgreen,
		label="registers_i.49:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"registers_i.48:AL" -> "registers_i.49:IF"	 [cond="[]",
		lineno=None];
	"decoder_i.607:BS" -> "decoder_i.Leaf_453:AL"	 [cond="[]",
		lineno=None];
	"563:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f2172c68790>",
		def_var="['imm_b_mux_sel']",
		fillcolor=deepskyblue,
		label="563:AS
imm_b_mux_sel = (lsu_addr_incr_req_i)? IMM_B_INCR_ADDR : imm_b_mux_sel_dec;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['lsu_addr_incr_req_i', 'IMM_B_INCR_ADDR', 'imm_b_mux_sel_dec']"];
	"563:AS" -> "574:AL";
	"controller_i.525:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172975190>",
		fillcolor=cadetblue,
		label="controller_i.525:BS
mfip_id = 4'd10;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172975190>]",
		style=filled,
		typ=BlockingSubstitution];
	"controller_i.525:BS" -> "controller_i.Leaf_515:AL"	 [cond="[]",
		lineno=None];
	"controller_i.602:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2172264f10>",
		fillcolor=turquoise,
		label="controller_i.602:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"controller_i.602:BL" -> "controller_i.605:IF"	 [cond="[]",
		lineno=None];
	"controller_i.603:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2172264890>",
		fillcolor=springgreen,
		label="controller_i.603:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"controller_i.602:BL" -> "controller_i.603:IF"	 [cond="[]",
		lineno=None];
	"controller_i.610:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2172264f90>",
		fillcolor=springgreen,
		label="controller_i.610:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"controller_i.602:BL" -> "controller_i.610:IF"	 [cond="[]",
		lineno=None];
	"controller_i.550:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2172965710>",
		fillcolor=turquoise,
		label="controller_i.550:BL
instr_req_o = 1'b1;
csr_save_if_o = 1'b0;
csr_save_id_o = 1'b0;
csr_restore_mret_id_o = 1'b0;
csr_restore_dret_\
id_o = 1'b0;
csr_save_cause_o = 1'b0;
csr_mtval_o = 1'sb0;
pc_mux_o = PC_BOOT;
pc_set_o = 1'b0;
exc_pc_mux_o = EXC_PC_IRQ;
exc_cause_\
o = EXC_CAUSE_INSN_ADDR_MISA;
ctrl_fsm_ns = ctrl_fsm_cs;
ctrl_busy_o = 1'b1;
halt_if = 1'b0;
flush_id = 1'b0;
debug_csr_save_o = \
1'b0;
debug_cause_o = DBG_CAUSE_EBREAK;
debug_mode_d = debug_mode_q;
nmi_mode_d = nmi_mode_q;
perf_tbranch_o = 1'b0;
perf_jump_o = \
1'b0;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172975210>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f21729757d0>, <\
pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172975dd0>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172957410>, <\
pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172957a10>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f217294d090>, <\
pyverilog.vparser.ast.BlockingSubstitution object at 0x7f217294d2d0>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f217294d410>, <\
pyverilog.vparser.ast.BlockingSubstitution object at 0x7f217294d550>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f217294d6d0>, <\
pyverilog.vparser.ast.BlockingSubstitution object at 0x7f217294d850>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f217294d990>, <\
pyverilog.vparser.ast.BlockingSubstitution object at 0x7f217294dad0>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f217294dc10>, <\
pyverilog.vparser.ast.BlockingSubstitution object at 0x7f217294dd50>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f217294ded0>, <\
pyverilog.vparser.ast.BlockingSubstitution object at 0x7f21729650d0>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172965290>, <\
pyverilog.vparser.ast.BlockingSubstitution object at 0x7f21729653d0>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172965550>, <\
pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172965690>]",
		style=filled,
		typ=Block];
	"controller_i.550:AL" -> "controller_i.550:BL"	 [cond="[]",
		lineno=None];
	"controller_i.616:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2172265490>",
		fillcolor=turquoise,
		label="controller_i.616:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"controller_i.616:IF" -> "controller_i.616:BL"	 [cond="['instr_valid_i']",
		label=instr_valid_i,
		lineno=616];
	"565:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2172c68cd0>",
		fillcolor=turquoise,
		label="565:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"566:CS"	 [ast="<pyverilog.vparser.ast.CaseStatement object at 0x7f2172c6a710>",
		fillcolor=linen,
		label="566:CS",
		statements="[]",
		style=filled,
		typ=CaseStatement];
	"565:BL" -> "566:CS"	 [cond="[]",
		lineno=None];
	"659:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f2172c45c50>",
		def_var="['illegal_insn_o']",
		fillcolor=deepskyblue,
		label="659:AS
illegal_insn_o = instr_valid_i & (illegal_insn_dec | illegal_csr_insn_i);",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['instr_valid_i', 'illegal_insn_dec', 'illegal_csr_insn_i']"];
	"decoder_i.773:AS" -> "659:AS";
	"decoder_i.609:CA" -> "decoder_i.609:BS"	 [cond="[]",
		lineno=None];
	"controller_i.504:AS" -> "controller_i.550:AL";
	"controller_i.504:AS" -> "controller_i.511:AS";
	"registers_i.59:AS" -> "565:AL";
	"609:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f2172c64c50>",
		def_var="['rfvi_reg_rdata_ra_o']",
		fillcolor=deepskyblue,
		label="609:AS
rfvi_reg_rdata_ra_o = regfile_rdata_a;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['regfile_rdata_a']"];
	"registers_i.59:AS" -> "609:AS";
	"737:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f2172760210>",
		def_var="['multdiv_operand_a_ex_o']",
		fillcolor=deepskyblue,
		label="737:AS
multdiv_operand_a_ex_o = regfile_rdata_a;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['regfile_rdata_a']"];
	"registers_i.59:AS" -> "737:AS";
	"controller_i.520:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f217296eb10>",
		fillcolor=springgreen,
		label="controller_i.520:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"controller_i.520:IF" -> "controller_i.521:BS"	 [cond="['csr_mfip_i']",
		label="csr_mfip_i[12]",
		lineno=520];
	"controller_i.522:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f217296ee10>",
		fillcolor=springgreen,
		label="controller_i.522:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"controller_i.520:IF" -> "controller_i.522:IF"	 [cond="['csr_mfip_i']",
		label="!(csr_mfip_i[12])",
		lineno=520];
	"decoder_i.532:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2172d54d90>",
		fillcolor=springgreen,
		label="decoder_i.532:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"decoder_i.536:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2172d50390>",
		fillcolor=turquoise,
		label="decoder_i.536:BL
alu_op_a_mux_sel_o = OP_A_CURRPC;
alu_op_b_mux_sel_o = OP_B_IMM;
imm_b_mux_sel_o = IMM_B_B;
alu_operator_o = ALU_\
ADD;
regfile_we = 1'b0;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172d54f10>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172d500d0>, <\
pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172d50250>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172d503d0>, <\
pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172d50510>]",
		style=filled,
		typ=Block];
	"decoder_i.532:IF" -> "decoder_i.536:BL"	 [cond="['instr_new_i']",
		label="!(instr_new_i)",
		lineno=532];
	"decoder_i.532:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2172d54b50>",
		fillcolor=turquoise,
		label="decoder_i.532:BL
alu_op_a_mux_sel_o = OP_A_REG_A;
alu_op_b_mux_sel_o = OP_B_REG_B;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172d54b90>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172d54d10>]",
		style=filled,
		typ=Block];
	"decoder_i.532:IF" -> "decoder_i.532:BL"	 [cond="['instr_new_i']",
		label=instr_new_i,
		lineno=532];
	"decoder_i.527:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f2172d54210>",
		fillcolor=lightcyan,
		label="decoder_i.527:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"decoder_i.527:CA" -> "decoder_i.527:BS"	 [cond="[]",
		lineno=None];
	"725:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f2172756d90>",
		def_var="['data_req_ex_o']",
		fillcolor=deepskyblue,
		label="725:AS
data_req_ex_o = data_req_id;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['data_req_id']"];
	"733:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f2172762b50>",
		def_var="['mult_en_ex_o']",
		fillcolor=deepskyblue,
		label="733:AS
mult_en_ex_o = mult_en_id;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['mult_en_id']"];
	"decoder_i.559:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f2172d5d950>",
		fillcolor=lightcyan,
		label="decoder_i.559:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"decoder_i.559:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172d5da50>",
		fillcolor=cadetblue,
		label="decoder_i.559:BS
data_type_o = 2'b00;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172d5da50>]",
		style=filled,
		typ=BlockingSubstitution];
	"decoder_i.559:CA" -> "decoder_i.559:BS"	 [cond="[]",
		lineno=None];
	"768:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f217273db10>",
		fillcolor=lightcyan,
		label="768:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"768:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f217273de50>",
		fillcolor=turquoise,
		label="768:BL
id_wb_fsm_ns = WAIT_MULTICYCLE;
stall_lsu = 1'b1;
instr_multicycle_done_n = 1'b0;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f217273dd10>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f217273de90>, <\
pyverilog.vparser.ast.BlockingSubstitution object at 0x7f217276c050>]",
		style=filled,
		typ=Block];
	"768:CA" -> "768:BL"	 [cond="[]",
		lineno=None];
	"decoder_i.724:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2172d28dd0>",
		fillcolor=springgreen,
		label="decoder_i.724:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"decoder_i.723:CA" -> "decoder_i.724:IF"	 [cond="[]",
		lineno=None];
	"730:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f2172762650>",
		def_var="['alu_operator_ex_o']",
		fillcolor=deepskyblue,
		label="730:AS
alu_operator_ex_o = alu_operator;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['alu_operator']"];
	"568:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f2172c6a110>",
		fillcolor=lightcyan,
		label="568:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"568:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172c6a250>",
		fillcolor=cadetblue,
		label="568:BS
alu_operand_a = lsu_addr_last_i;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172c6a250>]",
		style=filled,
		typ=BlockingSubstitution];
	"568:CA" -> "568:BS"	 [cond="[]",
		lineno=None];
	"736:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f2172760050>",
		def_var="['multdiv_signed_mode_ex_o']",
		fillcolor=deepskyblue,
		label="736:AS
multdiv_signed_mode_ex_o = multdiv_signed_mode;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['multdiv_signed_mode']"];
	"578:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172c3e110>",
		fillcolor=cadetblue,
		label="578:BS
imm_b = imm_b_type;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172c3e110>]",
		style=filled,
		typ=BlockingSubstitution];
	"578:BS" -> "Leaf_574:AL"	 [cond="[]",
		lineno=None];
	"controller_i.539:BS" -> "controller_i.Leaf_515:AL"	 [cond="[]",
		lineno=None];
	"controller_i.641:CA" -> "controller_i.641:BL"	 [cond="[]",
		lineno=None];
	"controller_i.506:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f217296b1d0>",
		def_var="['illegal_dret']",
		fillcolor=deepskyblue,
		label="controller_i.506:AS
illegal_dret = dret_insn & ~debug_mode_q;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['dret_insn', 'debug_mode_q']"];
	"controller_i.508:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f217296ba90>",
		def_var="['illegal_insn_d']",
		fillcolor=deepskyblue,
		label="controller_i.508:AS
illegal_insn_d = (illegal_insn_i | illegal_dret | illegal_umode) & (ctrl_fsm_cs != FLUSH);",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['illegal_insn_i', 'illegal_dret', 'illegal_umode', 'ctrl_fsm_cs', 'FLUSH']"];
	"controller_i.506:AS" -> "controller_i.508:AS";
	"decoder_i.526:BS" -> "decoder_i.Leaf_453:AL"	 [cond="[]",
		lineno=None];
	"decoder_i.637:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172cfa850>",
		fillcolor=cadetblue,
		label="decoder_i.637:BS
alu_operator_o = ALU_SLTU;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172cfa850>]",
		style=filled,
		typ=BlockingSubstitution];
	"decoder_i.637:BS" -> "decoder_i.Leaf_453:AL"	 [cond="[]",
		lineno=None];
	"571:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f2172c6a790>",
		fillcolor=lightcyan,
		label="571:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"571:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172c6a890>",
		fillcolor=cadetblue,
		label="571:BS
alu_operand_a = 1'bX;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172c6a890>]",
		style=filled,
		typ=BlockingSubstitution];
	"571:CA" -> "571:BS"	 [cond="[]",
		lineno=None];
	"decoder_i.555:BS" -> "decoder_i.Leaf_453:AL"	 [cond="[]",
		lineno=None];
	"decoder_i.644:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f2172cffa50>",
		fillcolor=lightcyan,
		label="decoder_i.644:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"decoder_i.644:CA" -> "decoder_i.644:BL"	 [cond="[]",
		lineno=None];
	"controller_i.523:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f217296ee50>",
		fillcolor=cadetblue,
		label="controller_i.523:BS
mfip_id = 4'd11;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f217296ee50>]",
		style=filled,
		typ=BlockingSubstitution];
	"controller_i.522:IF" -> "controller_i.523:BS"	 [cond="['csr_mfip_i']",
		label="csr_mfip_i[11]",
		lineno=522];
	"controller_i.524:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2172975150>",
		fillcolor=springgreen,
		label="controller_i.524:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"controller_i.522:IF" -> "controller_i.524:IF"	 [cond="['csr_mfip_i']",
		label="!(csr_mfip_i[11])",
		lineno=522];
	"742:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2172760e10>",
		fillcolor=turquoise,
		label="742:BL
id_wb_fsm_cs <= IDLE;
branch_set_q <= 1'b0;
instr_multicycle_done_q <= 1'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2172760cd0>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f2172760e50>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2172760fd0>]",
		style=filled,
		typ=Block];
	"742:BL" -> "Leaf_741:AL"	 [cond="[]",
		lineno=None];
	"controller_i.764:BL" -> "controller_i.765:IF"	 [cond="[]",
		lineno=None];
	"722:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f21727567d0>",
		def_var="['data_req_id']",
		fillcolor=deepskyblue,
		label="722:AS
data_req_id = (instr_executing)? data_req_dec : 1'b0;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['instr_executing', 'data_req_dec']"];
	"722:AS" -> "725:AS";
	"controller_i.498:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f2172977f90>",
		def_var="['store_err_d']",
		fillcolor=deepskyblue,
		label="controller_i.498:AS
store_err_d = store_err_i;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['store_err_i']"];
	"controller_i.498:AS" -> "controller_i.764:AL";
	"decoder_i.524:BS" -> "decoder_i.Leaf_453:AL"	 [cond="[]",
		lineno=None];
	"decoder_i.635:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f2172cfa210>",
		fillcolor=lightcyan,
		label="decoder_i.635:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"decoder_i.635:CA" -> "decoder_i.635:BS"	 [cond="[]",
		lineno=None];
	"controller_i.510:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f217296bfd0>",
		def_var="['exc_req_lsu']",
		fillcolor=deepskyblue,
		label="controller_i.510:AS
exc_req_lsu = store_err_i | load_err_i;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['store_err_i', 'load_err_i']"];
	"controller_i.510:AS" -> "controller_i.511:AS";
	"613:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f2172c52390>",
		def_var="['rfvi_reg_wdata_rd_o']",
		fillcolor=deepskyblue,
		label="613:AS
rfvi_reg_wdata_rd_o = regfile_wdata;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['regfile_wdata']"];
	"registers_i.49:IF" -> "registers_i.51:BL"	 [cond="['rst_ni']",
		label="!((!rst_ni))",
		lineno=49];
	"registers_i.50:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2172e9c5d0>",
		fillcolor=firebrick,
		label="registers_i.50:NS
rf_reg_tmp <= { (NUM_WORDS - 1 >= 1)? NUM_WORDS - 1 : 3 - NUM_WORDS{ 1'sb0 } };",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2172e9c5d0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"registers_i.49:IF" -> "registers_i.50:NS"	 [cond="['rst_ni']",
		label="(!rst_ni)",
		lineno=49];
	"controller_i.610:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2172265150>",
		fillcolor=turquoise,
		label="controller_i.610:BL
ctrl_fsm_ns = DBG_TAKEN_IF;
halt_if = 1'b1;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172265190>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f21722652d0>]",
		style=filled,
		typ=Block];
	"controller_i.610:BL" -> "controller_i.Leaf_550:AL"	 [cond="[]",
		lineno=None];
	"controller_i.751:IF" -> "controller_i.752:BS"	 [cond="['enter_debug_mode']",
		label=enter_debug_mode,
		lineno=751];
	"decoder_i.536:BL" -> "decoder_i.Leaf_453:AL"	 [cond="[]",
		lineno=None];
	"569:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172c6a450>",
		fillcolor=cadetblue,
		label="569:BS
alu_operand_a = pc_id_i;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172c6a450>]",
		style=filled,
		typ=BlockingSubstitution];
	"569:BS" -> "Leaf_565:AL"	 [cond="[]",
		lineno=None];
	"decoder_i.672:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f2172d0f410>",
		fillcolor=lightcyan,
		label="decoder_i.672:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"decoder_i.672:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2172d0fad0>",
		fillcolor=turquoise,
		label="decoder_i.672:BL
alu_operator_o = ALU_ADD;
multdiv_operator_o = MD_OP_DIV;
div_en_o = (RV32M)? 1'b1 : 1'b0;
multdiv_signed_mode_\
o = 2'b11;
illegal_insn = (RV32M)? 1'b0 : 1'b1;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172d0f5d0>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172d0f790>, <\
pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172d0f9d0>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172d0fb10>, <\
pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172d0fd90>]",
		style=filled,
		typ=Block];
	"decoder_i.672:CA" -> "decoder_i.672:BL"	 [cond="[]",
		lineno=None];
	"decoder_i.445:BL" -> "decoder_i.446:IF"	 [cond="[]",
		lineno=None];
	"decoder_i.557:BS" -> "decoder_i.Leaf_453:AL"	 [cond="[]",
		lineno=None];
	"decoder_i.574:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172d45e10>",
		fillcolor=cadetblue,
		label="decoder_i.574:BS
data_type_o = 2'b10;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172d45e10>]",
		style=filled,
		typ=BlockingSubstitution];
	"decoder_i.574:BS" -> "decoder_i.Leaf_453:AL"	 [cond="[]",
		lineno=None];
	"controller_i.615:CA" -> "controller_i.615:BL"	 [cond="[]",
		lineno=None];
	"decoder_i.483:BL" -> "decoder_i.485:IF"	 [cond="[]",
		lineno=None];
	"decoder_i.528:BS" -> "decoder_i.Leaf_453:AL"	 [cond="[]",
		lineno=None];
	"controller_i.714:BL" -> "controller_i.715:IF"	 [cond="[]",
		lineno=None];
	"decoder_i.501:CA" -> "decoder_i.501:BL"	 [cond="[]",
		lineno=None];
	"720:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f2172756150>",
		def_var="['instr_multicycle']",
		fillcolor=deepskyblue,
		label="720:AS
instr_multicycle = data_req_dec | multdiv_en_dec | branch_in_dec | jump_in_dec;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['data_req_dec', 'multdiv_en_dec', 'branch_in_dec', 'jump_in_dec']"];
	"720:AS" -> "721:AS";
	"decoder_i.422:AS" -> "574:AL";
	"decoder_i.581:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172d49750>",
		fillcolor=cadetblue,
		label="decoder_i.581:BS
illegal_insn = 1'b1;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172d49750>]",
		style=filled,
		typ=BlockingSubstitution];
	"decoder_i.581:BS" -> "decoder_i.Leaf_453:AL"	 [cond="[]",
		lineno=None];
	"decoder_i.592:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2172d5f790>",
		fillcolor=turquoise,
		label="decoder_i.592:BL
alu_op_a_mux_sel_o = OP_A_CURRPC;
alu_op_b_mux_sel_o = OP_B_IMM;
imm_b_mux_sel_o = IMM_B_U;
alu_operator_o = ALU_\
ADD;
regfile_we = 1'b1;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172d5f310>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172d5f4d0>, <\
pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172d5f650>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172d5f7d0>, <\
pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172d5f910>]",
		style=filled,
		typ=Block];
	"decoder_i.592:BL" -> "decoder_i.Leaf_453:AL"	 [cond="[]",
		lineno=None];
	"809:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f2172753e50>",
		fillcolor=lightcyan,
		label="809:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"809:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172753f10>",
		fillcolor=cadetblue,
		label="809:BS
id_wb_fsm_ns = 1'bX;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172753f10>]",
		style=filled,
		typ=BlockingSubstitution];
	"809:CA" -> "809:BS"	 [cond="[]",
		lineno=None];
	"588:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f2172c5e510>",
		clk_sens=False,
		fillcolor=gold,
		label="588:AL",
		sens="['regfile_wdata_lsu_i', 'csr_rdata_i', 'regfile_wdata_ex_i']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['regfile_wdata_lsu_i', 'csr_rdata_i', 'regfile_wdata_ex_i', 'regfile_wdata_sel']"];
	"588:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2172c5e750>",
		fillcolor=turquoise,
		label="588:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"588:AL" -> "588:BL"	 [cond="[]",
		lineno=None];
	"decoder_i.750:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f2172d2cd10>",
		fillcolor=lightcyan,
		label="decoder_i.750:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"decoder_i.750:CA" -> "decoder_i.750:BS"	 [cond="[]",
		lineno=None];
	"decoder_i.642:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f2172cff550>",
		fillcolor=lightcyan,
		label="decoder_i.642:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"decoder_i.642:CA" -> "decoder_i.642:BS"	 [cond="[]",
		lineno=None];
	"controller_i.573:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2172965cd0>",
		fillcolor=turquoise,
		label="controller_i.573:BL
instr_req_o = 1'b0;
pc_mux_o = PC_BOOT;
pc_set_o = 1'b1;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172965990>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172965b10>, <\
pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172965c50>]",
		style=filled,
		typ=Block];
	"controller_i.573:CA" -> "controller_i.573:BL"	 [cond="[]",
		lineno=None];
	"decoder_i.550:BL" -> "decoder_i.Leaf_453:AL"	 [cond="[]",
		lineno=None];
	"decoder_i.618:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172d6c9d0>",
		fillcolor=cadetblue,
		label="decoder_i.618:BS
alu_operator_o = ALU_SRL;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172d6c9d0>]",
		style=filled,
		typ=BlockingSubstitution];
	"decoder_i.618:BS" -> "decoder_i.Leaf_453:AL"	 [cond="[]",
		lineno=None];
	"controller_i.761:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f21721fe310>",
		def_var="['stall']",
		fillcolor=deepskyblue,
		label="controller_i.761:AS
stall = stall_lsu_i | stall_multdiv_i | stall_jump_i | stall_branch_i;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['stall_lsu_i', 'stall_multdiv_i', 'stall_jump_i', 'stall_branch_i']"];
	"controller_i.761:AS" -> "controller_i.763:AS";
	"controller_i.761:AS" -> "controller_i.762:AS";
	"controller_i.761:AS" -> "controller_i.550:AL";
	"controller_i.544:IF" -> "controller_i.547:BS"	 [cond="['csr_mfip_i']",
		label="!(csr_mfip_i[1])",
		lineno=544];
	"controller_i.545:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172957fd0>",
		fillcolor=cadetblue,
		label="controller_i.545:BS
mfip_id = 4'd1;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172957fd0>]",
		style=filled,
		typ=BlockingSubstitution];
	"controller_i.544:IF" -> "controller_i.545:BS"	 [cond="['csr_mfip_i']",
		label="csr_mfip_i[1]",
		lineno=544];
	"controller_i.738:IF" -> "controller_i.739:BS"	 [cond="['nmi_mode_q']",
		label=nmi_mode_q,
		lineno=738];
	"decoder_i.521:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2172d4b810>",
		fillcolor=turquoise,
		label="decoder_i.521:BL
branch_in_dec_o = 1'b1;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172d4b850>]",
		style=filled,
		typ=Block];
	"decoder_i.521:CA" -> "decoder_i.521:BL"	 [cond="[]",
		lineno=None];
	"controller_i.617:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f21722658d0>",
		fillcolor=springgreen,
		label="controller_i.617:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"controller_i.617:IF" -> "controller_i.617:BL"	 [cond="['special_req']",
		label=special_req,
		lineno=617];
	"controller_i.621:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2172265a50>",
		fillcolor=springgreen,
		label="controller_i.621:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"controller_i.617:IF" -> "controller_i.621:IF"	 [cond="['special_req']",
		label="!(special_req)",
		lineno=617];
	"decoder_i.693:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2172d18a10>",
		fillcolor=turquoise,
		label="decoder_i.693:BL
alu_operator_o = ALU_ADD;
multdiv_operator_o = MD_OP_REM;
div_en_o = (RV32M)? 1'b1 : 1'b0;
multdiv_signed_mode_\
o = 2'b00;
illegal_insn = (RV32M)? 1'b0 : 1'b1;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172d18510>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172d186d0>, <\
pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172d18910>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172d18a50>, <\
pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172d18cd0>]",
		style=filled,
		typ=Block];
	"decoder_i.693:BL" -> "decoder_i.Leaf_453:AL"	 [cond="[]",
		lineno=None];
	"decoder_i.521:BL" -> "decoder_i.532:IF"	 [cond="[]",
		lineno=None];
	"decoder_i.523:CS"	 [ast="<pyverilog.vparser.ast.CaseStatement object at 0x7f2172d54810>",
		fillcolor=linen,
		label="decoder_i.523:CS",
		statements="[]",
		style=filled,
		typ=CaseStatement];
	"decoder_i.521:BL" -> "decoder_i.523:CS"	 [cond="[]",
		lineno=None];
	"controller_i.593:BL" -> "controller_i.597:IF"	 [cond="[]",
		lineno=None];
	"decoder_i.429:AS" -> "decoder_i.432:AS";
	"decoder_i.429:AS" -> "612:AS";
	"decoder_i.753:BS" -> "decoder_i.Leaf_453:AL"	 [cond="[]",
		lineno=None];
	"593:CA" -> "593:BS"	 [cond="[]",
		lineno=None];
	"controller_i.741:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2172203650>",
		fillcolor=springgreen,
		label="controller_i.741:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"controller_i.747:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2172203810>",
		fillcolor=springgreen,
		label="controller_i.747:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"controller_i.741:IF" -> "controller_i.747:IF"	 [cond="['dret_insn']",
		label="!(dret_insn)",
		lineno=741];
	"controller_i.741:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2172203410>",
		fillcolor=turquoise,
		label="controller_i.741:BL
pc_mux_o = PC_DRET;
pc_set_o = 1'b1;
debug_mode_d = 1'b0;
csr_restore_dret_id_o = 1'b1;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172203190>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f21722032d0>, <\
pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172203450>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f21722035d0>]",
		style=filled,
		typ=Block];
	"controller_i.741:IF" -> "controller_i.741:BL"	 [cond="['dret_insn']",
		label=dret_insn,
		lineno=741];
	"decoder_i.757:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172d32690>",
		fillcolor=cadetblue,
		label="decoder_i.757:BS
illegal_insn = 1'b1;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172d32690>]",
		style=filled,
		typ=BlockingSubstitution];
	"decoder_i.757:CA" -> "decoder_i.757:BS"	 [cond="[]",
		lineno=None];
	"controller_i.747:IF" -> "controller_i.748:BS"	 [cond="['wfi_insn']",
		label=wfi_insn,
		lineno=747];
	"controller_i.749:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2172203a50>",
		fillcolor=springgreen,
		label="controller_i.749:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"controller_i.747:IF" -> "controller_i.749:IF"	 [cond="['wfi_insn']",
		label="!(wfi_insn)",
		lineno=747];
	"decoder_i.525:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172d4be90>",
		fillcolor=cadetblue,
		label="decoder_i.525:BS
alu_operator_o = ALU_NE;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172d4be90>]",
		style=filled,
		typ=BlockingSubstitution];
	"decoder_i.525:BS" -> "decoder_i.Leaf_453:AL"	 [cond="[]",
		lineno=None];
	"Leaf_565:AL" -> "731:AS";
	"controller_i.549:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f217296e8d0>",
		def_var="['unused_csr_mtip']",
		fillcolor=deepskyblue,
		label="controller_i.549:AS
unused_csr_mtip = csr_mtip_i;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['csr_mtip_i']"];
	"decoder_i.581:CA" -> "decoder_i.581:BS"	 [cond="[]",
		lineno=None];
	"controller_i.530:IF" -> "controller_i.531:BS"	 [cond="['csr_mfip_i']",
		label="csr_mfip_i[7]",
		lineno=530];
	"controller_i.530:IF" -> "controller_i.532:IF"	 [cond="['csr_mfip_i']",
		label="!(csr_mfip_i[7])",
		lineno=530];
	"566:CS" -> "570:CA"	 [cond="['alu_op_a_mux_sel']",
		label=alu_op_a_mux_sel,
		lineno=566];
	"566:CS" -> "567:CA"	 [cond="['alu_op_a_mux_sel']",
		label=alu_op_a_mux_sel,
		lineno=566];
	"566:CS" -> "568:CA"	 [cond="['alu_op_a_mux_sel']",
		label=alu_op_a_mux_sel,
		lineno=566];
	"566:CS" -> "571:CA"	 [cond="['alu_op_a_mux_sel']",
		label=alu_op_a_mux_sel,
		lineno=566];
	"569:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f2172c6a350>",
		fillcolor=lightcyan,
		label="569:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"566:CS" -> "569:CA"	 [cond="['alu_op_a_mux_sel']",
		label=alu_op_a_mux_sel,
		lineno=566];
	"decoder_i.761:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2172d37450>",
		fillcolor=turquoise,
		label="decoder_i.761:BL
regfile_we = 1'b0;
data_req_o = 1'b0;
data_we_o = 1'b0;
mult_en_o = 1'b0;
div_en_o = 1'b0;
jump_in_dec_o = 1'b0;
\
jump_set_o = 1'b0;
branch_in_dec_o = 1'b0;
csr_access_o = 1'b0;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172d32ad0>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172d32c50>, <\
pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172d32d90>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172d32ed0>, <\
pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172d37050>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172d371d0>, <\
pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172d37310>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172d37490>, <\
pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172d37610>]",
		style=filled,
		typ=Block];
	"decoder_i.761:IF" -> "decoder_i.761:BL"	 [cond="['illegal_insn']",
		label=illegal_insn,
		lineno=761];
	"controller_i.586:BL" -> "controller_i.Leaf_550:AL"	 [cond="[]",
		lineno=None];
	"decoder_i.447:BS" -> "decoder_i.Leaf_443:AL"	 [cond="[]",
		lineno=None];
	"controller_i.537:BS" -> "controller_i.Leaf_515:AL"	 [cond="[]",
		lineno=None];
	"592:CA" -> "592:BS"	 [cond="[]",
		lineno=None];
	"decoder_i.749:CS"	 [ast="<pyverilog.vparser.ast.CaseStatement object at 0x7f2172d32350>",
		fillcolor=linen,
		label="decoder_i.749:CS",
		statements="[]",
		style=filled,
		typ=CaseStatement];
	"decoder_i.749:CS" -> "decoder_i.752:CA"	 [cond="['instr']",
		label="instr[13:12]",
		lineno=749];
	"decoder_i.749:CS" -> "decoder_i.753:CA"	 [cond="['instr']",
		label="instr[13:12]",
		lineno=749];
	"decoder_i.749:CS" -> "decoder_i.751:CA"	 [cond="['instr']",
		label="instr[13:12]",
		lineno=749];
	"decoder_i.749:CS" -> "decoder_i.750:CA"	 [cond="['instr']",
		label="instr[13:12]",
		lineno=749];
	"decoder_i.751:BS" -> "decoder_i.Leaf_453:AL"	 [cond="[]",
		lineno=None];
	"659:AS" -> "controller_i.508:AS";
	"controller_i.698:BL" -> "controller_i.704:IF"	 [cond="[]",
		lineno=None];
	"decoder_i.578:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2172d494d0>",
		fillcolor=springgreen,
		label="decoder_i.578:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"decoder_i.576:BL" -> "decoder_i.578:IF"	 [cond="[]",
		lineno=None];
	"decoder_i.640:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172cff0d0>",
		fillcolor=cadetblue,
		label="decoder_i.640:BS
alu_operator_o = ALU_AND;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172cff0d0>]",
		style=filled,
		typ=BlockingSubstitution];
	"decoder_i.640:BS" -> "decoder_i.Leaf_453:AL"	 [cond="[]",
		lineno=None];
	"778:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f217274a150>",
		fillcolor=turquoise,
		label="778:BL
id_wb_fsm_ns = (branch_decision_i)? WAIT_MULTICYCLE : IDLE;
stall_branch = branch_decision_i;
instr_multicycle_done_n = ~\
branch_decision_i;
branch_set_n = branch_decision_i;
perf_branch_o = 1'b1;
instr_ret_o = ~branch_decision_i;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f217276ca90>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f217276cc10>, <\
pyverilog.vparser.ast.BlockingSubstitution object at 0x7f217276ce10>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f217276cfd0>, <\
pyverilog.vparser.ast.BlockingSubstitution object at 0x7f217274a190>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f217274a350>]",
		style=filled,
		typ=Block];
	"778:BL" -> "Leaf_753:AL"	 [cond="[]",
		lineno=None];
	"decoder_i.658:BL" -> "decoder_i.Leaf_453:AL"	 [cond="[]",
		lineno=None];
	"controller_i.750:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172203b90>",
		fillcolor=cadetblue,
		label="controller_i.750:BS
ctrl_fsm_ns = IRQ_TAKEN;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172203b90>]",
		style=filled,
		typ=BlockingSubstitution];
	"controller_i.749:IF" -> "controller_i.750:BS"	 [cond="['csr_pipe_flush', 'handle_irq']",
		label="(csr_pipe_flush && handle_irq)",
		lineno=749];
	"registers_i.58:AS" -> "registers_i.60:AS";
	"registers_i.58:AS" -> "registers_i.59:AS";
	"decoder_i.579:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172d495d0>",
		fillcolor=cadetblue,
		label="decoder_i.579:BS
illegal_insn = 1'b1;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172d495d0>]",
		style=filled,
		typ=BlockingSubstitution];
	"decoder_i.578:IF" -> "decoder_i.579:BS"	 [cond="['instr']",
		label="instr[14]",
		lineno=578];
	"decoder_i.636:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f2172cfa490>",
		fillcolor=lightcyan,
		label="decoder_i.636:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"decoder_i.636:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172cfa590>",
		fillcolor=cadetblue,
		label="decoder_i.636:BS
alu_operator_o = ALU_SLT;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172cfa590>]",
		style=filled,
		typ=BlockingSubstitution];
	"decoder_i.636:CA" -> "decoder_i.636:BS"	 [cond="[]",
		lineno=None];
	"controller_i.708:IF" -> "controller_i.708:BL"	 [cond="['illegal_insn_q']",
		label=illegal_insn_q,
		lineno=708];
	"controller_i.712:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2172262810>",
		fillcolor=springgreen,
		label="controller_i.712:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"controller_i.708:IF" -> "controller_i.712:IF"	 [cond="['illegal_insn_q']",
		label="!(illegal_insn_q)",
		lineno=708];
	"735:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f2172762e50>",
		def_var="['multdiv_operator_ex_o']",
		fillcolor=deepskyblue,
		label="735:AS
multdiv_operator_ex_o = multdiv_operator;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['multdiv_operator']"];
	"721:AS" -> "587:AS";
	"721:AS" -> "724:AS";
	"721:AS" -> "722:AS";
	"723:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f2172756a10>",
		def_var="['mult_en_id']",
		fillcolor=deepskyblue,
		label="723:AS
mult_en_id = (instr_executing)? mult_en_dec : 1'b0;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['instr_executing', 'mult_en_dec']"];
	"721:AS" -> "723:AS";
	"decoder_i.453:AL" -> "decoder_i.453:BL"	 [cond="[]",
		lineno=None];
	"controller_i.535:BS" -> "controller_i.Leaf_515:AL"	 [cond="[]",
		lineno=None];
	"decoder_i.633:CS" -> "decoder_i.638:CA"	 [cond="['instr', 'instr']",
		label="{ instr[30:25], instr[14:12] }",
		lineno=633];
	"decoder_i.633:CS" -> "decoder_i.679:CA"	 [cond="['instr', 'instr']",
		label="{ instr[30:25], instr[14:12] }",
		lineno=633];
	"decoder_i.633:CS" -> "decoder_i.700:CA"	 [cond="['instr', 'instr']",
		label="{ instr[30:25], instr[14:12] }",
		lineno=633];
	"decoder_i.633:CS" -> "decoder_i.651:CA"	 [cond="['instr', 'instr']",
		label="{ instr[30:25], instr[14:12] }",
		lineno=633];
	"decoder_i.633:CS" -> "decoder_i.665:CA"	 [cond="['instr', 'instr']",
		label="{ instr[30:25], instr[14:12] }",
		lineno=633];
	"decoder_i.633:CS" -> "decoder_i.686:CA"	 [cond="['instr', 'instr']",
		label="{ instr[30:25], instr[14:12] }",
		lineno=633];
	"decoder_i.633:CS" -> "decoder_i.641:CA"	 [cond="['instr', 'instr']",
		label="{ instr[30:25], instr[14:12] }",
		lineno=633];
	"decoder_i.633:CS" -> "decoder_i.658:CA"	 [cond="['instr', 'instr']",
		label="{ instr[30:25], instr[14:12] }",
		lineno=633];
	"decoder_i.633:CS" -> "decoder_i.643:CA"	 [cond="['instr', 'instr']",
		label="{ instr[30:25], instr[14:12] }",
		lineno=633];
	"decoder_i.633:CS" -> "decoder_i.644:CA"	 [cond="['instr', 'instr']",
		label="{ instr[30:25], instr[14:12] }",
		lineno=633];
	"decoder_i.633:CS" -> "decoder_i.635:CA"	 [cond="['instr', 'instr']",
		label="{ instr[30:25], instr[14:12] }",
		lineno=633];
	"decoder_i.633:CS" -> "decoder_i.672:CA"	 [cond="['instr', 'instr']",
		label="{ instr[30:25], instr[14:12] }",
		lineno=633];
	"decoder_i.633:CS" -> "decoder_i.642:CA"	 [cond="['instr', 'instr']",
		label="{ instr[30:25], instr[14:12] }",
		lineno=633];
	"decoder_i.633:CS" -> "decoder_i.636:CA"	 [cond="['instr', 'instr']",
		label="{ instr[30:25], instr[14:12] }",
		lineno=633];
	"decoder_i.639:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f2172cfacd0>",
		fillcolor=lightcyan,
		label="decoder_i.639:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"decoder_i.633:CS" -> "decoder_i.639:CA"	 [cond="['instr', 'instr']",
		label="{ instr[30:25], instr[14:12] }",
		lineno=633];
	"decoder_i.634:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f2172d6bed0>",
		fillcolor=lightcyan,
		label="decoder_i.634:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"decoder_i.633:CS" -> "decoder_i.634:CA"	 [cond="['instr', 'instr']",
		label="{ instr[30:25], instr[14:12] }",
		lineno=633];
	"decoder_i.693:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f2172d18350>",
		fillcolor=lightcyan,
		label="decoder_i.693:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"decoder_i.633:CS" -> "decoder_i.693:CA"	 [cond="['instr', 'instr']",
		label="{ instr[30:25], instr[14:12] }",
		lineno=633];
	"decoder_i.637:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f2172cfa750>",
		fillcolor=lightcyan,
		label="decoder_i.637:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"decoder_i.633:CS" -> "decoder_i.637:CA"	 [cond="['instr', 'instr']",
		label="{ instr[30:25], instr[14:12] }",
		lineno=633];
	"decoder_i.640:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f2172cfaf90>",
		fillcolor=lightcyan,
		label="decoder_i.640:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"decoder_i.633:CS" -> "decoder_i.640:CA"	 [cond="['instr', 'instr']",
		label="{ instr[30:25], instr[14:12] }",
		lineno=633];
	"controller_i.602:CA" -> "controller_i.602:BL"	 [cond="[]",
		lineno=None];
	"controller_i.518:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f217296e810>",
		fillcolor=springgreen,
		label="controller_i.518:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"controller_i.518:IF" -> "controller_i.520:IF"	 [cond="['csr_mfip_i']",
		label="!(csr_mfip_i[13])",
		lineno=518];
	"controller_i.519:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f217296e850>",
		fillcolor=cadetblue,
		label="controller_i.519:BS
mfip_id = 4'd13;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f217296e850>]",
		style=filled,
		typ=BlockingSubstitution];
	"controller_i.518:IF" -> "controller_i.519:BS"	 [cond="['csr_mfip_i']",
		label="csr_mfip_i[13]",
		lineno=518];
	"decoder_i.639:CA" -> "decoder_i.639:BS"	 [cond="[]",
		lineno=None];
	"decoder_i.617:IF" -> "decoder_i.618:BS"	 [cond="['instr']",
		label="(instr[31:25] == 7'b0)",
		lineno=617];
	"decoder_i.619:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2172d6ce90>",
		fillcolor=springgreen,
		label="decoder_i.619:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"decoder_i.617:IF" -> "decoder_i.619:IF"	 [cond="['instr']",
		label="!((instr[31:25] == 7'b0))",
		lineno=617];
	"decoder_i.559:BS" -> "decoder_i.Leaf_453:AL"	 [cond="[]",
		lineno=None];
	"decoder_i.503:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2172d47990>",
		fillcolor=turquoise,
		label="decoder_i.503:BL
alu_op_a_mux_sel_o = OP_A_REG_A;
alu_op_b_mux_sel_o = OP_B_IMM;
imm_b_mux_sel_o = IMM_B_I;
alu_operator_o = ALU_\
ADD;
regfile_we = 1'b0;
jump_set_o = 1'b1;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172d473d0>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172d47590>, <\
pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172d47710>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172d47890>, <\
pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172d479d0>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172d47b10>]",
		style=filled,
		typ=Block];
	"decoder_i.503:BL" -> "decoder_i.Leaf_453:AL"	 [cond="[]",
		lineno=None];
	"768:BL" -> "Leaf_753:AL"	 [cond="[]",
		lineno=None];
	"decoder_i.651:BL" -> "decoder_i.Leaf_453:AL"	 [cond="[]",
		lineno=None];
	"controller_i.672:IF" -> "controller_i.675:BS"	 [cond="['debug_single_step_i']",
		label="!(debug_single_step_i)",
		lineno=672];
	"controller_i.673:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172269390>",
		fillcolor=cadetblue,
		label="controller_i.673:BS
debug_cause_o = DBG_CAUSE_STEP;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172269390>]",
		style=filled,
		typ=BlockingSubstitution];
	"controller_i.672:IF" -> "controller_i.673:BS"	 [cond="['debug_single_step_i']",
		label=debug_single_step_i,
		lineno=672];
	"controller_i.630:IF" -> "controller_i.631:IF"	 [cond="['stall', 'special_req']",
		label="(!stall && !special_req)",
		lineno=630];
	"decoder_i.735:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2172d28bd0>",
		fillcolor=springgreen,
		label="decoder_i.735:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"decoder_i.735:IF" -> "decoder_i.736:BS"	 [cond="['instr', 'instr']",
		label="((instr[19:15] != 5'b0) || (instr[11:07] != 5'b0))",
		lineno=735];
	"decoder_i.424:AS" -> "574:AL";
	"controller_i.513:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f217294bdd0>",
		def_var="['ebreak_into_debug']",
		fillcolor=deepskyblue,
		label="controller_i.513:AS
ebreak_into_debug = (priv_mode_i == PRIV_LVL_M)? debug_ebreakm_i : 
(priv_mode_i == PRIV_LVL_U)? debug_ebreaku_\
i : 1'b0;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['priv_mode_i', 'PRIV_LVL_M', 'debug_ebreakm_i', 'priv_mode_i', 'PRIV_LVL_U', 'debug_ebreaku_i']"];
	"controller_i.513:AS" -> "controller_i.550:AL";
	"767:CS" -> "773:CA"	 [cond="[]",
		label="1'b1",
		lineno=767];
	"767:CS" -> "786:CA"	 [cond="[]",
		label="1'b1",
		lineno=767];
	"767:CS" -> "768:CA"	 [cond="[]",
		label="1'b1",
		lineno=767];
	"778:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f217276c750>",
		fillcolor=lightcyan,
		label="778:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"767:CS" -> "778:CA"	 [cond="[]",
		label="1'b1",
		lineno=767];
	"791:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f217274a890>",
		fillcolor=lightcyan,
		label="791:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"767:CS" -> "791:CA"	 [cond="[]",
		label="1'b1",
		lineno=767];
	"decoder_i.575:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172d49090>",
		fillcolor=cadetblue,
		label="decoder_i.575:BS
data_type_o = 2'b01;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172d49090>]",
		style=filled,
		typ=BlockingSubstitution];
	"decoder_i.575:CA" -> "decoder_i.575:BS"	 [cond="[]",
		lineno=None];
	"742:IF" -> "747:BL"	 [cond="['rst_ni']",
		label="!((!rst_ni))",
		lineno=742];
	"742:IF" -> "742:BL"	 [cond="['rst_ni']",
		label="(!rst_ni)",
		lineno=742];
	"decoder_i.643:BS" -> "decoder_i.Leaf_453:AL"	 [cond="[]",
		lineno=None];
	"decoder_i.619:IF" -> "decoder_i.620:BS"	 [cond="['instr']",
		label="(instr[31:25] == 7'b010_0000)",
		lineno=619];
	"decoder_i.619:IF" -> "decoder_i.622:BS"	 [cond="['instr']",
		label="!((instr[31:25] == 7'b010_0000))",
		lineno=619];
	"decoder_i.718:IF" -> "decoder_i.719:BS"	 [cond="['instr_new_i']",
		label=instr_new_i,
		lineno=718];
	"controller_i.621:IF" -> "controller_i.621:BL"	 [cond="['branch_set_i', 'jump_set_i']",
		label="(branch_set_i || jump_set_i)",
		lineno=621];
	"controller_i.Leaf_764:AL" -> "controller_i.509:AS";
	"controller_i.Leaf_764:AL" -> "controller_i.760:AS";
	"controller_i.Leaf_764:AL" -> "controller_i.550:AL";
	"controller_i.Leaf_764:AL" -> "controller_i.506:AS";
	"controller_i.514:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f217294be50>",
		def_var="['handle_irq']",
		fillcolor=deepskyblue,
		label="controller_i.514:AS
handle_irq = ~debug_mode_q & (irq_nm_i & ~nmi_mode_q | irq_pending_i & csr_mstatus_mie_i);",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['debug_mode_q', 'irq_nm_i', 'nmi_mode_q', 'irq_pending_i', 'csr_mstatus_mie_i']"];
	"controller_i.Leaf_764:AL" -> "controller_i.514:AS";
	"controller_i.Leaf_764:AL" -> "controller_i.508:AS";
	"controller_i.512:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f217294b890>",
		def_var="['enter_debug_mode']",
		fillcolor=deepskyblue,
		label="controller_i.512:AS
enter_debug_mode = (debug_req_i | debug_single_step_i & instr_valid_i) & ~debug_mode_q;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['debug_req_i', 'debug_single_step_i', 'instr_valid_i', 'debug_mode_q']"];
	"controller_i.Leaf_764:AL" -> "controller_i.512:AS";
	"decoder_i.761:BL" -> "decoder_i.Leaf_453:AL"	 [cond="[]",
		lineno=None];
	"decoder_i.579:BS" -> "decoder_i.Leaf_453:AL"	 [cond="[]",
		lineno=None];
	"controller_i.527:BS" -> "controller_i.Leaf_515:AL"	 [cond="[]",
		lineno=None];
	"controller_i.516:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f217296e510>",
		fillcolor=springgreen,
		label="controller_i.516:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"controller_i.516:IF" -> "controller_i.518:IF"	 [cond="['csr_mfip_i']",
		label="!(csr_mfip_i[14])",
		lineno=516];
	"controller_i.517:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f217296e550>",
		fillcolor=cadetblue,
		label="controller_i.517:BS
mfip_id = 4'd14;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f217296e550>]",
		style=filled,
		typ=BlockingSubstitution];
	"controller_i.516:IF" -> "controller_i.517:BS"	 [cond="['csr_mfip_i']",
		label="csr_mfip_i[14]",
		lineno=516];
	"719:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f2172764cd0>",
		def_var="['multdiv_en_dec']",
		fillcolor=deepskyblue,
		label="719:AS
multdiv_en_dec = mult_en_dec | div_en_dec;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['mult_en_dec', 'div_en_dec']"];
	"719:AS" -> "587:AS";
	"719:AS" -> "720:AS";
	"719:AS" -> "753:AL";
	"controller_i.655:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f21722680d0>",
		fillcolor=cadetblue,
		label="controller_i.655:BS
exc_cause_o = EXC_CAUSE_IRQ_EXTERNAL_M;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f21722680d0>]",
		style=filled,
		typ=BlockingSubstitution];
	"controller_i.655:BS" -> "controller_i.Leaf_550:AL"	 [cond="[]",
		lineno=None];
	"723:AS" -> "733:AS";
	"decoder_i.634:CA" -> "decoder_i.634:BS"	 [cond="[]",
		lineno=None];
	"569:CA" -> "569:BS"	 [cond="[]",
		lineno=None];
	"Leaf_574:AL" -> "586:AS";
	"decoder_i.672:BL" -> "decoder_i.Leaf_453:AL"	 [cond="[]",
		lineno=None];
	"decoder_i.605:CA" -> "decoder_i.605:BS"	 [cond="[]",
		lineno=None];
	"controller_i.750:BS" -> "controller_i.Leaf_550:AL"	 [cond="[]",
		lineno=None];
	"583:BS" -> "Leaf_574:AL"	 [cond="[]",
		lineno=None];
	"controller_i.523:BS" -> "controller_i.Leaf_515:AL"	 [cond="[]",
		lineno=None];
	"decoder_i.730:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f2172d28190>",
		fillcolor=lightcyan,
		label="decoder_i.730:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"decoder_i.730:CA" -> "decoder_i.730:BS"	 [cond="[]",
		lineno=None];
	"decoder_i.752:BS" -> "decoder_i.Leaf_453:AL"	 [cond="[]",
		lineno=None];
	"decoder_i.738:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2172d2c650>",
		fillcolor=turquoise,
		label="decoder_i.738:BL
csr_access_o = 1'b1;
regfile_wdata_sel_o = RF_WD_CSR;
regfile_we = 1'b1;
alu_op_b_mux_sel_o = OP_B_IMM;
imm_a_mux_\
sel_o = IMM_A_Z;
imm_b_mux_sel_o = IMM_B_I;
illegal_insn = csr_illegal;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172d28ed0>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172d2c0d0>, <\
pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172d2c210>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172d2c390>, <\
pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172d2c510>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172d2c690>, <\
pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172d32550>]",
		style=filled,
		typ=Block];
	"decoder_i.724:IF" -> "decoder_i.738:BL"	 [cond="['instr']",
		label="!((instr[14:12] == 3'b000))",
		lineno=724];
	"decoder_i.724:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2172d23a50>",
		fillcolor=turquoise,
		label="decoder_i.724:BL
alu_op_a_mux_sel_o = OP_A_REG_A;
alu_op_b_mux_sel_o = OP_B_IMM;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172d23910>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172d23a90>]",
		style=filled,
		typ=Block];
	"decoder_i.724:IF" -> "decoder_i.724:BL"	 [cond="['instr']",
		label="(instr[14:12] == 3'b000)",
		lineno=724];
	"decoder_i.679:BL" -> "decoder_i.Leaf_453:AL"	 [cond="[]",
		lineno=None];
	"decoder_i.556:CS" -> "decoder_i.560:CA"	 [cond="['instr']",
		label="instr[13:12]",
		lineno=556];
	"decoder_i.556:CS" -> "decoder_i.558:CA"	 [cond="['instr']",
		label="instr[13:12]",
		lineno=556];
	"decoder_i.556:CS" -> "decoder_i.557:CA"	 [cond="['instr']",
		label="instr[13:12]",
		lineno=556];
	"decoder_i.556:CS" -> "decoder_i.559:CA"	 [cond="['instr']",
		label="instr[13:12]",
		lineno=556];
	"decoder_i.529:BS" -> "decoder_i.Leaf_453:AL"	 [cond="[]",
		lineno=None];
	"controller_i.734:IF" -> "controller_i.734:BL"	 [cond="['mret_insn']",
		label=mret_insn,
		lineno=734];
	"controller_i.734:IF" -> "controller_i.741:IF"	 [cond="['mret_insn']",
		label="!(mret_insn)",
		lineno=734];
	"580:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f2172c3e410>",
		fillcolor=lightcyan,
		label="580:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"580:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172c3e510>",
		fillcolor=cadetblue,
		label="580:BS
imm_b = imm_j_type;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172c3e510>]",
		style=filled,
		typ=BlockingSubstitution];
	"580:CA" -> "580:BS"	 [cond="[]",
		lineno=None];
	"568:BS" -> "Leaf_565:AL"	 [cond="[]",
		lineno=None];
	"588:BL" -> "589:CS"	 [cond="[]",
		lineno=None];
	"764:CS"	 [ast="<pyverilog.vparser.ast.CaseStatement object at 0x7f217274acd0>",
		fillcolor=linen,
		label="764:CS",
		statements="[]",
		style=filled,
		typ=CaseStatement];
	"764:CS" -> "765:CA"	 [cond="['id_wb_fsm_cs']",
		label=id_wb_fsm_cs,
		lineno=764];
	"764:CS" -> "796:CA"	 [cond="['id_wb_fsm_cs']",
		label=id_wb_fsm_cs,
		lineno=764];
	"764:CS" -> "809:CA"	 [cond="['id_wb_fsm_cs']",
		label=id_wb_fsm_cs,
		lineno=764];
	"controller_i.511:AS" -> "controller_i.550:AL";
	"controller_i.515:BL" -> "controller_i.516:IF"	 [cond="[]",
		lineno=None];
	"decoder_i.686:BL" -> "decoder_i.Leaf_453:AL"	 [cond="[]",
		lineno=None];
	"580:BS" -> "Leaf_574:AL"	 [cond="[]",
		lineno=None];
	"565:AL" -> "565:BL"	 [cond="[]",
		lineno=None];
	"decoder_i.729:BS" -> "decoder_i.Leaf_453:AL"	 [cond="[]",
		lineno=None];
	"decoder_i.503:IF" -> "decoder_i.511:BL"	 [cond="['instr_new_i']",
		label="!(instr_new_i)",
		lineno=503];
	"decoder_i.503:IF" -> "decoder_i.503:BL"	 [cond="['instr_new_i']",
		label=instr_new_i,
		lineno=503];
	"decoder_i.738:BL" -> "decoder_i.745:IF"	 [cond="[]",
		lineno=None];
	"decoder_i.738:BL" -> "decoder_i.749:CS"	 [cond="[]",
		lineno=None];
	"decoder_i.724:BL" -> "decoder_i.735:IF"	 [cond="[]",
		lineno=None];
	"decoder_i.727:CS"	 [ast="<pyverilog.vparser.ast.CaseStatement object at 0x7f2172d28710>",
		fillcolor=linen,
		label="decoder_i.727:CS",
		statements="[]",
		style=filled,
		typ=CaseStatement];
	"decoder_i.724:BL" -> "decoder_i.727:CS"	 [cond="[]",
		lineno=None];
	"controller_i.514:AS" -> "controller_i.550:AL";
	"controller_i.600:BS" -> "controller_i.Leaf_550:AL"	 [cond="[]",
		lineno=None];
	"decoder_i.613:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2172d6c4d0>",
		fillcolor=springgreen,
		label="decoder_i.613:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"decoder_i.611:BL" -> "decoder_i.613:IF"	 [cond="[]",
		lineno=None];
	"controller_i.603:IF" -> "controller_i.604:BS"	 [cond="['id_in_ready_o']",
		label=id_in_ready_o,
		lineno=603];
	"decoder_i.693:CA" -> "decoder_i.693:BL"	 [cond="[]",
		lineno=None];
	"decoder_i.631:BS" -> "decoder_i.Leaf_453:AL"	 [cond="[]",
		lineno=None];
	"578:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f2172c6afd0>",
		fillcolor=lightcyan,
		label="578:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"578:CA" -> "578:BS"	 [cond="[]",
		lineno=None];
	"decoder_i.Leaf_438:AL" -> "decoder_i.443:AL";
	"decoder_i.705:BL" -> "decoder_i.Leaf_453:AL"	 [cond="[]",
		lineno=None];
	"controller_i.524:IF" -> "controller_i.526:IF"	 [cond="['csr_mfip_i']",
		label="!(csr_mfip_i[10])",
		lineno=524];
	"controller_i.524:IF" -> "controller_i.525:BS"	 [cond="['csr_mfip_i']",
		label="csr_mfip_i[10]",
		lineno=524];
	"797:IF" -> "803:BL"	 [cond="['data_req_dec', 'lsu_valid_i', 'data_req_dec', 'ex_valid_i']",
		label="!((data_req_dec & lsu_valid_i | ~data_req_dec & ex_valid_i))",
		lineno=797];
	"797:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2172753650>",
		fillcolor=turquoise,
		label="797:BL
id_wb_fsm_ns = IDLE;
instr_multicycle_done_n = 1'b1;
regfile_we_wb = regfile_we_dec & ~lsu_load_err_i;
instr_ret_o = 1'b1;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172753150>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172753310>, <\
pyverilog.vparser.ast.BlockingSubstitution object at 0x7f21727535d0>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172753710>]",
		style=filled,
		typ=Block];
	"797:IF" -> "797:BL"	 [cond="['data_req_dec', 'lsu_valid_i', 'data_req_dec', 'ex_valid_i']",
		label="(data_req_dec & lsu_valid_i | ~data_req_dec & ex_valid_i)",
		lineno=797];
	"decoder_i.450:IF" -> "decoder_i.451:BS"	 [cond="['sv2v_cast_290A1', 'instr', 'CSR_DCSR', 'sv2v_cast_290A1', 'instr', 'CSR_DPC', 'sv2v_cast_290A1', 'instr', 'CSR_DSCRATCH0', 'sv2v_\
cast_290A1', 'instr', 'CSR_DSCRATCH1']",
		label="((sv2v_cast_290A1(instr[31:20]) == CSR_DCSR) || (sv2v_cast_290A1(instr[31:20]) == CSR_DPC) || (sv2v_cast_290A1(instr[31:20]) == \
CSR_DSCRATCH0) || (sv2v_cast_290A1(instr[31:20]) == CSR_DSCRATCH1))",
		lineno=450];
	"753:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f217273d5d0>",
		fillcolor=turquoise,
		label="753:BL
id_wb_fsm_ns = id_wb_fsm_cs;
instr_multicycle_done_n = instr_multicycle_done_q;
regfile_we_wb = 1'b0;
stall_lsu = 1'b0;
stall_\
multdiv = 1'b0;
stall_jump = 1'b0;
stall_branch = 1'b0;
branch_set_n = 1'b0;
perf_branch_o = 1'b0;
instr_ret_o = 1'b0;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f217273c7d0>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f217273c9d0>, <\
pyverilog.vparser.ast.BlockingSubstitution object at 0x7f217273cb50>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f217273cc90>, <\
pyverilog.vparser.ast.BlockingSubstitution object at 0x7f217273ce10>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f217273cf50>, <\
pyverilog.vparser.ast.BlockingSubstitution object at 0x7f217273d110>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f217273d290>, <\
pyverilog.vparser.ast.BlockingSubstitution object at 0x7f217273d410>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f217273d550>]",
		style=filled,
		typ=Block];
	"753:BL" -> "764:CS"	 [cond="[]",
		lineno=None];
	"controller_i.616:BL" -> "controller_i.627:IF"	 [cond="[]",
		lineno=None];
	"controller_i.616:BL" -> "controller_i.617:IF"	 [cond="[]",
		lineno=None];
	"controller_i.507:AS" -> "controller_i.508:AS";
	"controller_i.505:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f2172958f10>",
		def_var="['instr_fetch_err']",
		fillcolor=deepskyblue,
		label="controller_i.505:AS
instr_fetch_err = instr_fetch_err_i & instr_valid_i;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['instr_fetch_err_i', 'instr_valid_i']"];
	"controller_i.505:AS" -> "controller_i.509:AS";
	"controller_i.505:AS" -> "controller_i.550:AL";
	"controller_i.654:IF" -> "controller_i.656:IF"	 [cond="['csr_meip_i']",
		label="!(csr_meip_i)",
		lineno=654];
	"controller_i.654:IF" -> "controller_i.655:BS"	 [cond="['csr_meip_i']",
		label=csr_meip_i,
		lineno=654];
	"decoder_i.721:BS" -> "decoder_i.Leaf_453:AL"	 [cond="[]",
		lineno=None];
	"controller_i.725:IF" -> "controller_i.725:BL"	 [cond="['store_err_q']",
		label=store_err_q,
		lineno=725];
	"controller_i.725:IF" -> "controller_i.729:BL"	 [cond="['store_err_q']",
		label="!(store_err_q)",
		lineno=725];
	"571:BS" -> "Leaf_565:AL"	 [cond="[]",
		lineno=None];
	"decoder_i.637:CA" -> "decoder_i.637:BS"	 [cond="[]",
		lineno=None];
	"decoder_i.443:BL" -> "decoder_i.445:IF"	 [cond="[]",
		lineno=None];
	"controller_i.642:IF" -> "controller_i.642:BL"	 [cond="['handle_irq']",
		label=handle_irq,
		lineno=642];
	"controller_i.673:BS" -> "controller_i.Leaf_550:AL"	 [cond="[]",
		lineno=None];
	"decoder_i.640:CA" -> "decoder_i.640:BS"	 [cond="[]",
		lineno=None];
	"controller_i.503:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f2172958a10>",
		def_var="['ebrk_insn']",
		fillcolor=deepskyblue,
		label="controller_i.503:AS
ebrk_insn = ebrk_insn_i & instr_valid_i;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['ebrk_insn_i', 'instr_valid_i']"];
	"controller_i.503:AS" -> "controller_i.509:AS";
	"controller_i.503:AS" -> "controller_i.550:AL";
	"decoder_i.435:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f2172839a10>",
		def_var="['illegal_reg_rv32e']",
		fillcolor=deepskyblue,
		label="decoder_i.435:AS
illegal_reg_rv32e = 1'b0;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="[]"];
	"decoder_i.435:AS" -> "decoder_i.774:AS";
	"decoder_i.435:AS" -> "decoder_i.773:AS";
	"decoder_i.608:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172d61ad0>",
		fillcolor=cadetblue,
		label="decoder_i.608:BS
alu_operator_o = ALU_XOR;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2172d61ad0>]",
		style=filled,
		typ=BlockingSubstitution];
	"decoder_i.608:CA" -> "decoder_i.608:BS"	 [cond="[]",
		lineno=None];
	"778:CA" -> "778:BL"	 [cond="[]",
		lineno=None];
	"registers_i.Leaf_41:AL"	 [def_var="[]",
		label="registers_i.Leaf_41:AL"];
	"registers_i.41:BL" -> "registers_i.Leaf_41:AL"	 [cond="[]",
		lineno=None];
	"decoder_i.636:BS" -> "decoder_i.Leaf_453:AL"	 [cond="[]",
		lineno=None];
	"controller_i.508:AS" -> "controller_i.764:AL";
	"controller_i.508:AS" -> "controller_i.509:AS";
	"controller_i.540:IF" -> "controller_i.542:IF"	 [cond="['csr_mfip_i']",
		label="!(csr_mfip_i[3])",
		lineno=540];
	"controller_i.541:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f21729579d0>",
		fillcolor=cadetblue,
		label="controller_i.541:BS
mfip_id = 4'd3;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f21729579d0>]",
		style=filled,
		typ=BlockingSubstitution];
	"controller_i.540:IF" -> "controller_i.541:BS"	 [cond="['csr_mfip_i']",
		label="csr_mfip_i[3]",
		lineno=540];
	"590:BS" -> "Leaf_588:AL"	 [cond="[]",
		lineno=None];
	"797:BL" -> "Leaf_753:AL"	 [cond="[]",
		lineno=None];
	"controller_i.545:BS" -> "controller_i.Leaf_515:AL"	 [cond="[]",
		lineno=None];
	"decoder_i.427:AS" -> "decoder_i.432:AS";
	"decoder_i.427:AS" -> "608:AS";
	"decoder_i.610:CA" -> "decoder_i.610:BS"	 [cond="[]",
		lineno=None];
	"decoder_i.613:IF" -> "decoder_i.614:BS"	 [cond="['instr']",
		label="(instr[31:25] != 7'b0)",
		lineno=613];
	"decoder_i.532:BL" -> "decoder_i.Leaf_453:AL"	 [cond="[]",
		lineno=None];
	"decoder_i.728:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f2172d23d50>",
		fillcolor=lightcyan,
		label="decoder_i.728:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"decoder_i.728:CA" -> "decoder_i.728:BS"	 [cond="[]",
		lineno=None];
	"decoder_i.574:CA" -> "decoder_i.574:BS"	 [cond="[]",
		lineno=None];
	"decoder_i.759:IF" -> "decoder_i.760:BS"	 [cond="['illegal_c_insn_i']",
		label=illegal_c_insn_i,
		lineno=759];
	"registers_i.50:NS" -> "registers_i.Leaf_48:AL"	 [cond="[]",
		lineno=None];
	"decoder_i.592:CA" -> "decoder_i.592:BL"	 [cond="[]",
		lineno=None];
	"controller_i.715:BL" -> "controller_i.Leaf_550:AL"	 [cond="[]",
		lineno=None];
	"575:CS" -> "583:CA"	 [cond="['imm_b_mux_sel']",
		label=imm_b_mux_sel,
		lineno=575];
	"575:CS" -> "579:CA"	 [cond="['imm_b_mux_sel']",
		label=imm_b_mux_sel,
		lineno=575];
	"575:CS" -> "576:CA"	 [cond="['imm_b_mux_sel']",
		label=imm_b_mux_sel,
		lineno=575];
	"575:CS" -> "581:CA"	 [cond="['imm_b_mux_sel']",
		label=imm_b_mux_sel,
		lineno=575];
	"575:CS" -> "582:CA"	 [cond="['imm_b_mux_sel']",
		label=imm_b_mux_sel,
		lineno=575];
	"575:CS" -> "580:CA"	 [cond="['imm_b_mux_sel']",
		label=imm_b_mux_sel,
		lineno=575];
	"575:CS" -> "578:CA"	 [cond="['imm_b_mux_sel']",
		label=imm_b_mux_sel,
		lineno=575];
	"577:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f2172c6ae10>",
		fillcolor=lightcyan,
		label="577:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"575:CS" -> "577:CA"	 [cond="['imm_b_mux_sel']",
		label=imm_b_mux_sel,
		lineno=575];
	"controller_i.517:BS" -> "controller_i.Leaf_515:AL"	 [cond="[]",
		lineno=None];
	"decoder_i.727:CS" -> "decoder_i.731:CA"	 [cond="['instr']",
		label="instr[31:20]",
		lineno=727];
	"decoder_i.727:CS" -> "decoder_i.733:CA"	 [cond="['instr']",
		label="instr[31:20]",
		lineno=727];
	"decoder_i.727:CS" -> "decoder_i.729:CA"	 [cond="['instr']",
		label="instr[31:20]",
		lineno=727];
	"decoder_i.727:CS" -> "decoder_i.732:CA"	 [cond="['instr']",
		label="instr[31:20]",
		lineno=727];
	"decoder_i.727:CS" -> "decoder_i.730:CA"	 [cond="['instr']",
		label="instr[31:20]",
		lineno=727];
	"decoder_i.727:CS" -> "decoder_i.728:CA"	 [cond="['instr']",
		label="instr[31:20]",
		lineno=727];
	"Leaf_753:AL" -> "587:AS";
	"Leaf_753:AL" -> "741:AL";
	"Leaf_753:AL" -> "812:AS";
	"Leaf_753:AL" -> "controller_i.761:AS";
	"562:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f2172c68490>",
		def_var="['alu_op_b_mux_sel']",
		fillcolor=deepskyblue,
		label="562:AS
alu_op_b_mux_sel = (lsu_addr_incr_req_i)? OP_B_IMM : alu_op_b_mux_sel_dec;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['lsu_addr_incr_req_i', 'OP_B_IMM', 'alu_op_b_mux_sel_dec']"];
	"562:AS" -> "586:AS";
	"controller_i.573:BL" -> "controller_i.577:IF"	 [cond="[]",
		lineno=None];
	"decoder_i.558:BS" -> "decoder_i.Leaf_453:AL"	 [cond="[]",
		lineno=None];
	"809:BS" -> "Leaf_753:AL"	 [cond="[]",
		lineno=None];
	"decoder_i.608:BS" -> "decoder_i.Leaf_453:AL"	 [cond="[]",
		lineno=None];
	"753:AL" -> "753:BL"	 [cond="[]",
		lineno=None];
	"decoder_i.575:BS" -> "decoder_i.Leaf_453:AL"	 [cond="[]",
		lineno=None];
	"controller_i.550:BL" -> "controller_i.572:CS"	 [cond="[]",
		lineno=None];
	"decoder_i.523:CS" -> "decoder_i.529:CA"	 [cond="['instr']",
		label="instr[14:12]",
		lineno=523];
	"decoder_i.523:CS" -> "decoder_i.528:CA"	 [cond="['instr']",
		label="instr[14:12]",
		lineno=523];
	"decoder_i.523:CS" -> "decoder_i.524:CA"	 [cond="['instr']",
		label="instr[14:12]",
		lineno=523];
	"decoder_i.523:CS" -> "decoder_i.526:CA"	 [cond="['instr']",
		label="instr[14:12]",
		lineno=523];
	"decoder_i.523:CS" -> "decoder_i.530:CA"	 [cond="['instr']",
		label="instr[14:12]",
		lineno=523];
	"decoder_i.523:CS" -> "decoder_i.527:CA"	 [cond="['instr']",
		label="instr[14:12]",
		lineno=523];
	"decoder_i.525:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f2172d4bd90>",
		fillcolor=lightcyan,
		label="decoder_i.525:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"decoder_i.523:CS" -> "decoder_i.525:CA"	 [cond="['instr']",
		label="instr[14:12]",
		lineno=523];
	"decoder_i.Leaf_453:AL" -> "587:AS";
	"decoder_i.Leaf_453:AL" -> "728:AS";
	"decoder_i.Leaf_453:AL" -> "decoder_i.774:AS";
	"decoder_i.Leaf_453:AL" -> "controller_i.500:AS";
	"decoder_i.Leaf_453:AL" -> "decoder_i.432:AS";
	"decoder_i.Leaf_453:AL" -> "decoder_i.443:AL";
	"decoder_i.Leaf_453:AL" -> "561:AS";
	"decoder_i.Leaf_453:AL" -> "564:AS";
	"decoder_i.Leaf_453:AL" -> "controller_i.502:AS";
	"decoder_i.Leaf_453:AL" -> "726:AS";
	"decoder_i.Leaf_453:AL" -> "controller_i.499:AS";
	"decoder_i.Leaf_453:AL" -> "727:AS";
	"decoder_i.Leaf_453:AL" -> "724:AS";
	"decoder_i.Leaf_453:AL" -> "decoder_i.438:AL";
	"decoder_i.Leaf_453:AL" -> "563:AS";
	"decoder_i.Leaf_453:AL" -> "controller_i.550:AL";
	"decoder_i.Leaf_453:AL" -> "decoder_i.773:AS";
	"decoder_i.Leaf_453:AL" -> "730:AS";
	"decoder_i.Leaf_453:AL" -> "736:AS";
	"decoder_i.Leaf_453:AL" -> "722:AS";
	"decoder_i.Leaf_453:AL" -> "720:AS";
	"decoder_i.Leaf_453:AL" -> "588:AL";
	"decoder_i.Leaf_453:AL" -> "735:AS";
	"decoder_i.Leaf_453:AL" -> "decoder_i.453:AL";
	"decoder_i.Leaf_453:AL" -> "719:AS";
	"decoder_i.Leaf_453:AL" -> "723:AS";
	"decoder_i.Leaf_453:AL" -> "controller_i.503:AS";
	"decoder_i.Leaf_453:AL" -> "562:AS";
	"decoder_i.Leaf_453:AL" -> "753:AL";
	"controller_i.501:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f2172958610>",
		def_var="['dret_insn']",
		fillcolor=deepskyblue,
		label="controller_i.501:AS
dret_insn = dret_insn_i & instr_valid_i;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['dret_insn_i', 'instr_valid_i']"];
	"decoder_i.Leaf_453:AL" -> "controller_i.501:AS";
	"decoder_i.599:CA" -> "decoder_i.599:BL"	 [cond="[]",
		lineno=None];
	"controller_i.741:BL" -> "controller_i.Leaf_550:AL"	 [cond="[]",
		lineno=None];
	"controller_i.543:BS" -> "controller_i.Leaf_515:AL"	 [cond="[]",
		lineno=None];
	"decoder_i.623:CA" -> "decoder_i.623:BS"	 [cond="[]",
		lineno=None];
	"582:BS" -> "Leaf_574:AL"	 [cond="[]",
		lineno=None];
	"570:BS" -> "Leaf_565:AL"	 [cond="[]",
		lineno=None];
	"controller_i.501:AS" -> "controller_i.550:AL";
	"controller_i.501:AS" -> "controller_i.506:AS";
	"controller_i.501:AS" -> "controller_i.511:AS";
	"decoder_i.525:CA" -> "decoder_i.525:BS"	 [cond="[]",
		lineno=None];
	"591:CA" -> "591:BS"	 [cond="[]",
		lineno=None];
	"controller_i.680:BL" -> "controller_i.685:IF"	 [cond="[]",
		lineno=None];
	"decoder_i.757:BS" -> "decoder_i.Leaf_453:AL"	 [cond="[]",
		lineno=None];
	"577:CA" -> "577:BS"	 [cond="[]",
		lineno=None];
	"controller_i.541:BS" -> "controller_i.Leaf_515:AL"	 [cond="[]",
		lineno=None];
	"controller_i.610:IF" -> "controller_i.610:BL"	 [cond="['enter_debug_mode']",
		label=enter_debug_mode,
		lineno=610];
	"controller_i.512:AS" -> "controller_i.550:AL";
	"Leaf_588:AL" -> "613:AS";
	"controller_i.519:BS" -> "controller_i.Leaf_515:AL"	 [cond="[]",
		lineno=None];
	"controller_i.712:IF" -> "controller_i.714:IF"	 [cond="['ecall_insn']",
		label="!(ecall_insn)",
		lineno=712];
	"controller_i.712:IF" -> "controller_i.713:BS"	 [cond="['ecall_insn']",
		label=ecall_insn,
		lineno=712];
	"791:CA" -> "791:BL"	 [cond="[]",
		lineno=None];
	"decoder_i.425:AS" -> "574:AL";
}
