INFO: [VRFC 10-2263] Analyzing Verilog file "/csehome/daddy321/lab03/lab03_0321/lab03_0321.srcs/sources_1/new/my_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_add
INFO: [VRFC 10-2263] Analyzing Verilog file "/csehome/daddy321/lab03/lab03_0321/lab03_0321.srcs/sources_1/new/my_mac.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_mac
INFO: [VRFC 10-2263] Analyzing Verilog file "/csehome/daddy321/lab03/lab03_0321/lab03_0321.srcs/sources_1/new/my_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "/csehome/daddy321/lab03/lab03_0321/lab03_0321.srcs/sim_1/new/tb_mac.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mac
