// Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
// Date        : Mon Apr 17 17:14:23 2023
// Host        : junningfan-B550-AORUS-PRO-AX running 64-bit Ubuntu 20.04.6 LTS
// Command     : write_verilog -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ design_4_fir_stream_0_0_sim_netlist.v
// Design      : design_4_fir_stream_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xck26-sfvc784-2LV-c
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "design_4_fir_stream_0_0,fir_stream,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* IP_DEFINITION_SOURCE = "HLS" *) 
(* X_CORE_INFO = "fir_stream,Vivado 2021.2" *) (* hls_module = "yes" *) 
(* NotValidForBitStream *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix
   (ap_local_block,
    s_axi_control_AWADDR,
    s_axi_control_AWVALID,
    s_axi_control_AWREADY,
    s_axi_control_WDATA,
    s_axi_control_WSTRB,
    s_axi_control_WVALID,
    s_axi_control_WREADY,
    s_axi_control_BRESP,
    s_axi_control_BVALID,
    s_axi_control_BREADY,
    s_axi_control_ARADDR,
    s_axi_control_ARVALID,
    s_axi_control_ARREADY,
    s_axi_control_RDATA,
    s_axi_control_RRESP,
    s_axi_control_RVALID,
    s_axi_control_RREADY,
    ap_clk,
    ap_rst_n,
    ap_start,
    ap_done,
    ap_idle,
    ap_ready,
    input_r_TVALID,
    input_r_TREADY,
    input_r_TDATA,
    input_r_TLAST,
    input_r_TKEEP,
    input_r_TSTRB,
    output_r_TVALID,
    output_r_TREADY,
    output_r_TDATA,
    output_r_TLAST,
    output_r_TKEEP,
    output_r_TSTRB);
  output ap_local_block;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control AWADDR" *) input [9:0]s_axi_control_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control AWVALID" *) input s_axi_control_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control AWREADY" *) output s_axi_control_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WDATA" *) input [31:0]s_axi_control_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WSTRB" *) input [3:0]s_axi_control_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WVALID" *) input s_axi_control_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WREADY" *) output s_axi_control_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control BRESP" *) output [1:0]s_axi_control_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control BVALID" *) output s_axi_control_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control BREADY" *) input s_axi_control_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control ARADDR" *) input [9:0]s_axi_control_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control ARVALID" *) input s_axi_control_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control ARREADY" *) output s_axi_control_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RDATA" *) output [31:0]s_axi_control_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RRESP" *) output [1:0]s_axi_control_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RVALID" *) output s_axi_control_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axi_control, ADDR_WIDTH 10, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, FREQ_HZ 99999001, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN design_4_zynq_ultra_ps_e_1_0_pl_clk1, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input s_axi_control_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ap_clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF s_axi_control:input_r:output_r, ASSOCIATED_RESET ap_rst_n, FREQ_HZ 99999001, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN design_4_zynq_ultra_ps_e_1_0_pl_clk1, INSERT_VIP 0" *) input ap_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ap_rst_n RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input ap_rst_n;
  (* X_INTERFACE_INFO = "xilinx.com:interface:acc_handshake:1.0 ap_ctrl start" *) input ap_start;
  (* X_INTERFACE_INFO = "xilinx.com:interface:acc_handshake:1.0 ap_ctrl done" *) output ap_done;
  (* X_INTERFACE_INFO = "xilinx.com:interface:acc_handshake:1.0 ap_ctrl idle" *) output ap_idle;
  (* X_INTERFACE_INFO = "xilinx.com:interface:acc_handshake:1.0 ap_ctrl ready" *) output ap_ready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 input_r TVALID" *) input input_r_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 input_r TREADY" *) output input_r_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 input_r TDATA" *) input [7:0]input_r_TDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 input_r TLAST" *) input [0:0]input_r_TLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 input_r TKEEP" *) input [0:0]input_r_TKEEP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 input_r TSTRB" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME input_r, TDATA_NUM_BYTES 1, TUSER_WIDTH 0, TDEST_WIDTH 0, TID_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 99999001, PHASE 0.0, CLK_DOMAIN design_4_zynq_ultra_ps_e_1_0_pl_clk1, INSERT_VIP 0" *) input [0:0]input_r_TSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 output_r TVALID" *) output output_r_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 output_r TREADY" *) input output_r_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 output_r TDATA" *) output [15:0]output_r_TDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 output_r TLAST" *) output [0:0]output_r_TLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 output_r TKEEP" *) output [1:0]output_r_TKEEP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 output_r TSTRB" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME output_r, TDATA_NUM_BYTES 2, TUSER_WIDTH 0, TDEST_WIDTH 0, TID_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 99999001, PHASE 0.0, CLK_DOMAIN design_4_zynq_ultra_ps_e_1_0_pl_clk1, INSERT_VIP 0" *) output [1:0]output_r_TSTRB;

  wire \<const0> ;
  wire ap_clk;
  wire ap_done;
  wire ap_idle;
  wire ap_ready;
  wire ap_rst_n;
  wire ap_start;
  wire [7:0]input_r_TDATA;
  wire [0:0]input_r_TLAST;
  wire input_r_TREADY;
  wire input_r_TVALID;
  wire [13:0]\^output_r_TDATA ;
  wire [0:0]output_r_TLAST;
  wire output_r_TREADY;
  wire output_r_TVALID;
  wire [9:0]s_axi_control_ARADDR;
  wire s_axi_control_ARREADY;
  wire s_axi_control_ARVALID;
  wire [9:0]s_axi_control_AWADDR;
  wire s_axi_control_AWREADY;
  wire s_axi_control_AWVALID;
  wire s_axi_control_BREADY;
  wire s_axi_control_BVALID;
  wire [7:0]\^s_axi_control_RDATA ;
  wire s_axi_control_RREADY;
  wire s_axi_control_RVALID;
  wire [31:0]s_axi_control_WDATA;
  wire s_axi_control_WREADY;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire NLW_inst_ap_local_block_UNCONNECTED;
  wire [15:14]NLW_inst_output_r_TDATA_UNCONNECTED;
  wire [1:0]NLW_inst_output_r_TKEEP_UNCONNECTED;
  wire [1:0]NLW_inst_output_r_TSTRB_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_control_BRESP_UNCONNECTED;
  wire [31:8]NLW_inst_s_axi_control_RDATA_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_control_RRESP_UNCONNECTED;

  assign ap_local_block = \<const0> ;
  assign output_r_TDATA[15] = \<const0> ;
  assign output_r_TDATA[14] = \<const0> ;
  assign output_r_TDATA[13:0] = \^output_r_TDATA [13:0];
  assign output_r_TKEEP[1] = \<const0> ;
  assign output_r_TKEEP[0] = \<const0> ;
  assign output_r_TSTRB[1] = \<const0> ;
  assign output_r_TSTRB[0] = \<const0> ;
  assign s_axi_control_BRESP[1] = \<const0> ;
  assign s_axi_control_BRESP[0] = \<const0> ;
  assign s_axi_control_RDATA[31] = \<const0> ;
  assign s_axi_control_RDATA[30] = \<const0> ;
  assign s_axi_control_RDATA[29] = \<const0> ;
  assign s_axi_control_RDATA[28] = \<const0> ;
  assign s_axi_control_RDATA[27] = \<const0> ;
  assign s_axi_control_RDATA[26] = \<const0> ;
  assign s_axi_control_RDATA[25] = \<const0> ;
  assign s_axi_control_RDATA[24] = \<const0> ;
  assign s_axi_control_RDATA[23] = \<const0> ;
  assign s_axi_control_RDATA[22] = \<const0> ;
  assign s_axi_control_RDATA[21] = \<const0> ;
  assign s_axi_control_RDATA[20] = \<const0> ;
  assign s_axi_control_RDATA[19] = \<const0> ;
  assign s_axi_control_RDATA[18] = \<const0> ;
  assign s_axi_control_RDATA[17] = \<const0> ;
  assign s_axi_control_RDATA[16] = \<const0> ;
  assign s_axi_control_RDATA[15] = \<const0> ;
  assign s_axi_control_RDATA[14] = \<const0> ;
  assign s_axi_control_RDATA[13] = \<const0> ;
  assign s_axi_control_RDATA[12] = \<const0> ;
  assign s_axi_control_RDATA[11] = \<const0> ;
  assign s_axi_control_RDATA[10] = \<const0> ;
  assign s_axi_control_RDATA[9] = \<const0> ;
  assign s_axi_control_RDATA[8] = \<const0> ;
  assign s_axi_control_RDATA[7:0] = \^s_axi_control_RDATA [7:0];
  assign s_axi_control_RRESP[1] = \<const0> ;
  assign s_axi_control_RRESP[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* C_S_AXI_CONTROL_ADDR_WIDTH = "10" *) 
  (* C_S_AXI_CONTROL_DATA_WIDTH = "32" *) 
  (* C_S_AXI_CONTROL_WSTRB_WIDTH = "4" *) 
  (* C_S_AXI_DATA_WIDTH = "32" *) 
  (* C_S_AXI_WSTRB_WIDTH = "4" *) 
  (* SDX_KERNEL = "true" *) 
  (* SDX_KERNEL_SYNTH_INST = "inst" *) 
  (* SDX_KERNEL_TYPE = "hls" *) 
  (* ap_ST_fsm_state1 = "5'b00001" *) 
  (* ap_ST_fsm_state2 = "5'b00010" *) 
  (* ap_ST_fsm_state3 = "5'b00100" *) 
  (* ap_ST_fsm_state4 = "5'b01000" *) 
  (* ap_ST_fsm_state5 = "5'b10000" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream inst
       (.ap_clk(ap_clk),
        .ap_done(ap_done),
        .ap_idle(ap_idle),
        .ap_local_block(NLW_inst_ap_local_block_UNCONNECTED),
        .ap_ready(ap_ready),
        .ap_rst_n(ap_rst_n),
        .ap_start(ap_start),
        .input_r_TDATA(input_r_TDATA),
        .input_r_TKEEP(1'b0),
        .input_r_TLAST(input_r_TLAST),
        .input_r_TREADY(input_r_TREADY),
        .input_r_TSTRB(1'b0),
        .input_r_TVALID(input_r_TVALID),
        .output_r_TDATA({NLW_inst_output_r_TDATA_UNCONNECTED[15:14],\^output_r_TDATA }),
        .output_r_TKEEP(NLW_inst_output_r_TKEEP_UNCONNECTED[1:0]),
        .output_r_TLAST(output_r_TLAST),
        .output_r_TREADY(output_r_TREADY),
        .output_r_TSTRB(NLW_inst_output_r_TSTRB_UNCONNECTED[1:0]),
        .output_r_TVALID(output_r_TVALID),
        .s_axi_control_ARADDR(s_axi_control_ARADDR),
        .s_axi_control_ARREADY(s_axi_control_ARREADY),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_AWADDR(s_axi_control_AWADDR),
        .s_axi_control_AWREADY(s_axi_control_AWREADY),
        .s_axi_control_AWVALID(s_axi_control_AWVALID),
        .s_axi_control_BREADY(s_axi_control_BREADY),
        .s_axi_control_BRESP(NLW_inst_s_axi_control_BRESP_UNCONNECTED[1:0]),
        .s_axi_control_BVALID(s_axi_control_BVALID),
        .s_axi_control_RDATA({NLW_inst_s_axi_control_RDATA_UNCONNECTED[31:8],\^s_axi_control_RDATA }),
        .s_axi_control_RREADY(s_axi_control_RREADY),
        .s_axi_control_RRESP(NLW_inst_s_axi_control_RRESP_UNCONNECTED[1:0]),
        .s_axi_control_RVALID(s_axi_control_RVALID),
        .s_axi_control_WDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,s_axi_control_WDATA[7:0]}),
        .s_axi_control_WREADY(s_axi_control_WREADY),
        .s_axi_control_WSTRB({1'b0,1'b0,1'b0,s_axi_control_WSTRB[0]}),
        .s_axi_control_WVALID(s_axi_control_WVALID));
endmodule

(* C_S_AXI_CONTROL_ADDR_WIDTH = "10" *) (* C_S_AXI_CONTROL_DATA_WIDTH = "32" *) (* C_S_AXI_CONTROL_WSTRB_WIDTH = "4" *) 
(* C_S_AXI_DATA_WIDTH = "32" *) (* C_S_AXI_WSTRB_WIDTH = "4" *) (* ap_ST_fsm_state1 = "5'b00001" *) 
(* ap_ST_fsm_state2 = "5'b00010" *) (* ap_ST_fsm_state3 = "5'b00100" *) (* ap_ST_fsm_state4 = "5'b01000" *) 
(* ap_ST_fsm_state5 = "5'b10000" *) (* hls_module = "yes" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream
   (ap_local_block,
    ap_clk,
    ap_rst_n,
    ap_start,
    ap_done,
    ap_idle,
    ap_ready,
    input_r_TDATA,
    input_r_TVALID,
    input_r_TREADY,
    input_r_TKEEP,
    input_r_TSTRB,
    input_r_TLAST,
    output_r_TDATA,
    output_r_TVALID,
    output_r_TREADY,
    output_r_TKEEP,
    output_r_TSTRB,
    output_r_TLAST,
    s_axi_control_AWVALID,
    s_axi_control_AWREADY,
    s_axi_control_AWADDR,
    s_axi_control_WVALID,
    s_axi_control_WREADY,
    s_axi_control_WDATA,
    s_axi_control_WSTRB,
    s_axi_control_ARVALID,
    s_axi_control_ARREADY,
    s_axi_control_ARADDR,
    s_axi_control_RVALID,
    s_axi_control_RREADY,
    s_axi_control_RDATA,
    s_axi_control_RRESP,
    s_axi_control_BVALID,
    s_axi_control_BREADY,
    s_axi_control_BRESP);
  output ap_local_block;
  input ap_clk;
  input ap_rst_n;
  input ap_start;
  output ap_done;
  output ap_idle;
  output ap_ready;
  input [7:0]input_r_TDATA;
  input input_r_TVALID;
  output input_r_TREADY;
  input [0:0]input_r_TKEEP;
  input [0:0]input_r_TSTRB;
  input [0:0]input_r_TLAST;
  output [15:0]output_r_TDATA;
  output output_r_TVALID;
  input output_r_TREADY;
  output [1:0]output_r_TKEEP;
  output [1:0]output_r_TSTRB;
  output [0:0]output_r_TLAST;
  input s_axi_control_AWVALID;
  output s_axi_control_AWREADY;
  input [9:0]s_axi_control_AWADDR;
  input s_axi_control_WVALID;
  output s_axi_control_WREADY;
  input [31:0]s_axi_control_WDATA;
  input [3:0]s_axi_control_WSTRB;
  input s_axi_control_ARVALID;
  output s_axi_control_ARREADY;
  input [9:0]s_axi_control_ARADDR;
  output s_axi_control_RVALID;
  input s_axi_control_RREADY;
  output [31:0]s_axi_control_RDATA;
  output [1:0]s_axi_control_RRESP;
  output s_axi_control_BVALID;
  input s_axi_control_BREADY;
  output [1:0]s_axi_control_BRESP;

  wire \<const0> ;
  wire \B_V_data_1_payload_A[13]_i_40_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_41_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_42_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_43_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_44_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_45_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_46_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_47_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_48_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_49_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_50_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_51_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_52_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_53_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_54_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_55_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_56_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_57_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_58_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_59_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_60_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_61_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_62_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_63_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_64_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_65_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_66_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_67_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_68_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_69_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_70_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_71_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_72_n_0 ;
  wire \B_V_data_1_payload_A_reg[13]_i_16_n_10 ;
  wire \B_V_data_1_payload_A_reg[13]_i_16_n_11 ;
  wire \B_V_data_1_payload_A_reg[13]_i_16_n_12 ;
  wire \B_V_data_1_payload_A_reg[13]_i_16_n_13 ;
  wire \B_V_data_1_payload_A_reg[13]_i_16_n_14 ;
  wire \B_V_data_1_payload_A_reg[13]_i_16_n_15 ;
  wire \B_V_data_1_payload_A_reg[13]_i_16_n_3 ;
  wire \B_V_data_1_payload_A_reg[13]_i_16_n_4 ;
  wire \B_V_data_1_payload_A_reg[13]_i_16_n_5 ;
  wire \B_V_data_1_payload_A_reg[13]_i_16_n_6 ;
  wire \B_V_data_1_payload_A_reg[13]_i_16_n_7 ;
  wire \B_V_data_1_payload_A_reg[13]_i_17_n_10 ;
  wire \B_V_data_1_payload_A_reg[13]_i_17_n_11 ;
  wire \B_V_data_1_payload_A_reg[13]_i_17_n_12 ;
  wire \B_V_data_1_payload_A_reg[13]_i_17_n_13 ;
  wire \B_V_data_1_payload_A_reg[13]_i_17_n_14 ;
  wire \B_V_data_1_payload_A_reg[13]_i_17_n_15 ;
  wire \B_V_data_1_payload_A_reg[13]_i_17_n_3 ;
  wire \B_V_data_1_payload_A_reg[13]_i_17_n_4 ;
  wire \B_V_data_1_payload_A_reg[13]_i_17_n_5 ;
  wire \B_V_data_1_payload_A_reg[13]_i_17_n_6 ;
  wire \B_V_data_1_payload_A_reg[13]_i_17_n_7 ;
  wire \B_V_data_1_payload_A_reg[13]_i_18_n_10 ;
  wire \B_V_data_1_payload_A_reg[13]_i_18_n_11 ;
  wire \B_V_data_1_payload_A_reg[13]_i_18_n_12 ;
  wire \B_V_data_1_payload_A_reg[13]_i_18_n_13 ;
  wire \B_V_data_1_payload_A_reg[13]_i_18_n_14 ;
  wire \B_V_data_1_payload_A_reg[13]_i_18_n_15 ;
  wire \B_V_data_1_payload_A_reg[13]_i_18_n_3 ;
  wire \B_V_data_1_payload_A_reg[13]_i_18_n_4 ;
  wire \B_V_data_1_payload_A_reg[13]_i_18_n_5 ;
  wire \B_V_data_1_payload_A_reg[13]_i_18_n_6 ;
  wire \B_V_data_1_payload_A_reg[13]_i_18_n_7 ;
  wire \ap_CS_fsm_reg_n_0_[1] ;
  wire ap_CS_fsm_state1;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state4;
  wire ap_CS_fsm_state5;
  wire [4:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_idle;
  wire ap_ready;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_start;
  wire control_s_axi_U_n_106;
  wire control_s_axi_U_n_123;
  wire control_s_axi_U_n_140;
  wire control_s_axi_U_n_157;
  wire control_s_axi_U_n_174;
  wire control_s_axi_U_n_191;
  wire control_s_axi_U_n_208;
  wire control_s_axi_U_n_225;
  wire control_s_axi_U_n_242;
  wire control_s_axi_U_n_259;
  wire control_s_axi_U_n_276;
  wire control_s_axi_U_n_293;
  wire control_s_axi_U_n_310;
  wire control_s_axi_U_n_327;
  wire control_s_axi_U_n_344;
  wire control_s_axi_U_n_361;
  wire control_s_axi_U_n_378;
  wire control_s_axi_U_n_38;
  wire control_s_axi_U_n_395;
  wire control_s_axi_U_n_412;
  wire control_s_axi_U_n_429;
  wire control_s_axi_U_n_446;
  wire control_s_axi_U_n_463;
  wire control_s_axi_U_n_480;
  wire control_s_axi_U_n_497;
  wire control_s_axi_U_n_514;
  wire control_s_axi_U_n_531;
  wire control_s_axi_U_n_55;
  wire control_s_axi_U_n_72;
  wire control_s_axi_U_n_89;
  wire [7:0]filter_0;
  wire [7:0]filter_1;
  wire [7:0]filter_11;
  wire [7:0]filter_13;
  wire [7:0]filter_15;
  wire [7:0]filter_17;
  wire [7:0]filter_19;
  wire [7:0]filter_2;
  wire [7:0]filter_21;
  wire [7:0]filter_23;
  wire [7:0]filter_25;
  wire [7:0]filter_27;
  wire [7:0]filter_29;
  wire [7:0]filter_3;
  wire [7:0]filter_31;
  wire [7:0]filter_33;
  wire [7:0]filter_35;
  wire [7:0]filter_37;
  wire [7:0]filter_39;
  wire [7:0]filter_41;
  wire [7:0]filter_43;
  wire [7:0]filter_45;
  wire [7:0]filter_47;
  wire [7:0]filter_49;
  wire [7:0]filter_5;
  wire [7:0]filter_51;
  wire [7:0]filter_53;
  wire [7:0]filter_55;
  wire [7:0]filter_57;
  wire [7:0]filter_59;
  wire [7:0]filter_61;
  wire [7:0]filter_63;
  wire [7:0]filter_7;
  wire [7:0]filter_9;
  wire [7:0]input_r_TDATA;
  wire [7:0]input_r_TDATA_int_regslice;
  wire [0:0]input_r_TLAST;
  wire input_r_TLAST_int_regslice;
  wire input_r_TREADY;
  wire input_r_TREADY_int_regslice;
  wire input_r_TVALID;
  wire [7:0]int_filter_100;
  wire [7:0]int_filter_120;
  wire [7:0]int_filter_140;
  wire [7:0]int_filter_160;
  wire [7:0]int_filter_180;
  wire [7:0]int_filter_200;
  wire [7:0]int_filter_220;
  wire [7:0]int_filter_240;
  wire [7:0]int_filter_260;
  wire [7:0]int_filter_280;
  wire [7:0]int_filter_300;
  wire [7:0]int_filter_320;
  wire [7:0]int_filter_340;
  wire [7:0]int_filter_360;
  wire [7:0]int_filter_380;
  wire [7:0]int_filter_40;
  wire [7:0]int_filter_400;
  wire [7:0]int_filter_420;
  wire [7:0]int_filter_440;
  wire [7:0]int_filter_460;
  wire [7:0]int_filter_480;
  wire [7:0]int_filter_500;
  wire [7:0]int_filter_520;
  wire [7:0]int_filter_540;
  wire [7:0]int_filter_560;
  wire [7:0]int_filter_580;
  wire [7:0]int_filter_60;
  wire [7:0]int_filter_600;
  wire [7:0]int_filter_620;
  wire [7:0]int_filter_80;
  wire mac_muladd_8s_8s_14s_14_4_1_U33_n_0;
  wire mac_muladd_8s_8s_14s_14_4_1_U33_n_1;
  wire mac_muladd_8s_8s_14s_14_4_1_U33_n_2;
  wire mac_muladd_8s_8s_14s_14_4_1_U33_n_3;
  wire mac_muladd_8s_8s_14s_14_4_1_U33_n_4;
  wire mac_muladd_8s_8s_14s_14_4_1_U33_n_5;
  wire mac_muladd_8s_8s_14s_14_4_1_U33_n_6;
  wire mac_muladd_8s_8s_14s_14_4_1_U33_n_7;
  wire mac_muladd_8s_8s_14s_14_4_1_U33_n_8;
  wire mac_muladd_8s_8s_14s_14_4_1_U33_n_9;
  wire mac_muladd_8s_8s_14s_14_4_1_U34_n_0;
  wire mac_muladd_8s_8s_14s_14_4_1_U34_n_1;
  wire mac_muladd_8s_8s_14s_14_4_1_U34_n_10;
  wire mac_muladd_8s_8s_14s_14_4_1_U34_n_11;
  wire mac_muladd_8s_8s_14s_14_4_1_U34_n_12;
  wire mac_muladd_8s_8s_14s_14_4_1_U34_n_13;
  wire mac_muladd_8s_8s_14s_14_4_1_U34_n_14;
  wire mac_muladd_8s_8s_14s_14_4_1_U34_n_15;
  wire mac_muladd_8s_8s_14s_14_4_1_U34_n_2;
  wire mac_muladd_8s_8s_14s_14_4_1_U34_n_3;
  wire mac_muladd_8s_8s_14s_14_4_1_U34_n_4;
  wire mac_muladd_8s_8s_14s_14_4_1_U34_n_5;
  wire mac_muladd_8s_8s_14s_14_4_1_U34_n_6;
  wire mac_muladd_8s_8s_14s_14_4_1_U34_n_7;
  wire mac_muladd_8s_8s_14s_14_4_1_U34_n_8;
  wire mac_muladd_8s_8s_14s_14_4_1_U34_n_9;
  wire mac_muladd_8s_8s_14s_14_4_1_U35_n_0;
  wire mac_muladd_8s_8s_14s_14_4_1_U35_n_1;
  wire mac_muladd_8s_8s_14s_14_4_1_U35_n_10;
  wire mac_muladd_8s_8s_14s_14_4_1_U35_n_11;
  wire mac_muladd_8s_8s_14s_14_4_1_U35_n_12;
  wire mac_muladd_8s_8s_14s_14_4_1_U35_n_13;
  wire mac_muladd_8s_8s_14s_14_4_1_U35_n_2;
  wire mac_muladd_8s_8s_14s_14_4_1_U35_n_3;
  wire mac_muladd_8s_8s_14s_14_4_1_U35_n_4;
  wire mac_muladd_8s_8s_14s_14_4_1_U35_n_5;
  wire mac_muladd_8s_8s_14s_14_4_1_U35_n_6;
  wire mac_muladd_8s_8s_14s_14_4_1_U35_n_7;
  wire mac_muladd_8s_8s_14s_14_4_1_U35_n_8;
  wire mac_muladd_8s_8s_14s_14_4_1_U35_n_9;
  wire mac_muladd_8s_8s_14s_14_4_1_U36_n_0;
  wire mac_muladd_8s_8s_14s_14_4_1_U36_n_1;
  wire mac_muladd_8s_8s_14s_14_4_1_U36_n_10;
  wire mac_muladd_8s_8s_14s_14_4_1_U36_n_11;
  wire mac_muladd_8s_8s_14s_14_4_1_U36_n_12;
  wire mac_muladd_8s_8s_14s_14_4_1_U36_n_13;
  wire mac_muladd_8s_8s_14s_14_4_1_U36_n_2;
  wire mac_muladd_8s_8s_14s_14_4_1_U36_n_3;
  wire mac_muladd_8s_8s_14s_14_4_1_U36_n_4;
  wire mac_muladd_8s_8s_14s_14_4_1_U36_n_5;
  wire mac_muladd_8s_8s_14s_14_4_1_U36_n_6;
  wire mac_muladd_8s_8s_14s_14_4_1_U36_n_7;
  wire mac_muladd_8s_8s_14s_14_4_1_U36_n_8;
  wire mac_muladd_8s_8s_14s_14_4_1_U36_n_9;
  wire mac_muladd_8s_8s_14s_14_4_1_U37_n_0;
  wire mac_muladd_8s_8s_14s_14_4_1_U37_n_1;
  wire mac_muladd_8s_8s_14s_14_4_1_U37_n_10;
  wire mac_muladd_8s_8s_14s_14_4_1_U37_n_11;
  wire mac_muladd_8s_8s_14s_14_4_1_U37_n_12;
  wire mac_muladd_8s_8s_14s_14_4_1_U37_n_13;
  wire mac_muladd_8s_8s_14s_14_4_1_U37_n_2;
  wire mac_muladd_8s_8s_14s_14_4_1_U37_n_3;
  wire mac_muladd_8s_8s_14s_14_4_1_U37_n_4;
  wire mac_muladd_8s_8s_14s_14_4_1_U37_n_5;
  wire mac_muladd_8s_8s_14s_14_4_1_U37_n_6;
  wire mac_muladd_8s_8s_14s_14_4_1_U37_n_7;
  wire mac_muladd_8s_8s_14s_14_4_1_U37_n_8;
  wire mac_muladd_8s_8s_14s_14_4_1_U37_n_9;
  wire mac_muladd_8s_8s_14s_14_4_1_U38_n_0;
  wire mac_muladd_8s_8s_14s_14_4_1_U38_n_1;
  wire mac_muladd_8s_8s_14s_14_4_1_U38_n_10;
  wire mac_muladd_8s_8s_14s_14_4_1_U38_n_11;
  wire mac_muladd_8s_8s_14s_14_4_1_U38_n_12;
  wire mac_muladd_8s_8s_14s_14_4_1_U38_n_13;
  wire mac_muladd_8s_8s_14s_14_4_1_U38_n_14;
  wire mac_muladd_8s_8s_14s_14_4_1_U38_n_15;
  wire mac_muladd_8s_8s_14s_14_4_1_U38_n_2;
  wire mac_muladd_8s_8s_14s_14_4_1_U38_n_3;
  wire mac_muladd_8s_8s_14s_14_4_1_U38_n_4;
  wire mac_muladd_8s_8s_14s_14_4_1_U38_n_5;
  wire mac_muladd_8s_8s_14s_14_4_1_U38_n_6;
  wire mac_muladd_8s_8s_14s_14_4_1_U38_n_7;
  wire mac_muladd_8s_8s_14s_14_4_1_U38_n_8;
  wire mac_muladd_8s_8s_14s_14_4_1_U38_n_9;
  wire mac_muladd_8s_8s_14s_14_4_1_U39_n_0;
  wire mac_muladd_8s_8s_14s_14_4_1_U39_n_1;
  wire mac_muladd_8s_8s_14s_14_4_1_U39_n_10;
  wire mac_muladd_8s_8s_14s_14_4_1_U39_n_11;
  wire mac_muladd_8s_8s_14s_14_4_1_U39_n_12;
  wire mac_muladd_8s_8s_14s_14_4_1_U39_n_13;
  wire mac_muladd_8s_8s_14s_14_4_1_U39_n_2;
  wire mac_muladd_8s_8s_14s_14_4_1_U39_n_3;
  wire mac_muladd_8s_8s_14s_14_4_1_U39_n_4;
  wire mac_muladd_8s_8s_14s_14_4_1_U39_n_5;
  wire mac_muladd_8s_8s_14s_14_4_1_U39_n_6;
  wire mac_muladd_8s_8s_14s_14_4_1_U39_n_7;
  wire mac_muladd_8s_8s_14s_14_4_1_U39_n_8;
  wire mac_muladd_8s_8s_14s_14_4_1_U39_n_9;
  wire mac_muladd_8s_8s_14s_14_4_1_U40_n_0;
  wire mac_muladd_8s_8s_14s_14_4_1_U40_n_1;
  wire mac_muladd_8s_8s_14s_14_4_1_U40_n_10;
  wire mac_muladd_8s_8s_14s_14_4_1_U40_n_11;
  wire mac_muladd_8s_8s_14s_14_4_1_U40_n_12;
  wire mac_muladd_8s_8s_14s_14_4_1_U40_n_13;
  wire mac_muladd_8s_8s_14s_14_4_1_U40_n_14;
  wire mac_muladd_8s_8s_14s_14_4_1_U40_n_15;
  wire mac_muladd_8s_8s_14s_14_4_1_U40_n_2;
  wire mac_muladd_8s_8s_14s_14_4_1_U40_n_3;
  wire mac_muladd_8s_8s_14s_14_4_1_U40_n_4;
  wire mac_muladd_8s_8s_14s_14_4_1_U40_n_5;
  wire mac_muladd_8s_8s_14s_14_4_1_U40_n_6;
  wire mac_muladd_8s_8s_14s_14_4_1_U40_n_7;
  wire mac_muladd_8s_8s_14s_14_4_1_U40_n_8;
  wire mac_muladd_8s_8s_14s_14_4_1_U40_n_9;
  wire mac_muladd_8s_8s_14s_14_4_1_U41_n_0;
  wire mac_muladd_8s_8s_14s_14_4_1_U41_n_1;
  wire mac_muladd_8s_8s_14s_14_4_1_U41_n_10;
  wire mac_muladd_8s_8s_14s_14_4_1_U41_n_11;
  wire mac_muladd_8s_8s_14s_14_4_1_U41_n_12;
  wire mac_muladd_8s_8s_14s_14_4_1_U41_n_13;
  wire mac_muladd_8s_8s_14s_14_4_1_U41_n_2;
  wire mac_muladd_8s_8s_14s_14_4_1_U41_n_3;
  wire mac_muladd_8s_8s_14s_14_4_1_U41_n_4;
  wire mac_muladd_8s_8s_14s_14_4_1_U41_n_5;
  wire mac_muladd_8s_8s_14s_14_4_1_U41_n_6;
  wire mac_muladd_8s_8s_14s_14_4_1_U41_n_7;
  wire mac_muladd_8s_8s_14s_14_4_1_U41_n_8;
  wire mac_muladd_8s_8s_14s_14_4_1_U41_n_9;
  wire mac_muladd_8s_8s_14s_14_4_1_U42_n_0;
  wire mac_muladd_8s_8s_14s_14_4_1_U42_n_1;
  wire mac_muladd_8s_8s_14s_14_4_1_U42_n_10;
  wire mac_muladd_8s_8s_14s_14_4_1_U42_n_11;
  wire mac_muladd_8s_8s_14s_14_4_1_U42_n_12;
  wire mac_muladd_8s_8s_14s_14_4_1_U42_n_13;
  wire mac_muladd_8s_8s_14s_14_4_1_U42_n_2;
  wire mac_muladd_8s_8s_14s_14_4_1_U42_n_3;
  wire mac_muladd_8s_8s_14s_14_4_1_U42_n_4;
  wire mac_muladd_8s_8s_14s_14_4_1_U42_n_5;
  wire mac_muladd_8s_8s_14s_14_4_1_U42_n_6;
  wire mac_muladd_8s_8s_14s_14_4_1_U42_n_7;
  wire mac_muladd_8s_8s_14s_14_4_1_U42_n_8;
  wire mac_muladd_8s_8s_14s_14_4_1_U42_n_9;
  wire mac_muladd_8s_8s_14s_14_4_1_U43_n_0;
  wire mac_muladd_8s_8s_14s_14_4_1_U43_n_1;
  wire mac_muladd_8s_8s_14s_14_4_1_U43_n_10;
  wire mac_muladd_8s_8s_14s_14_4_1_U43_n_11;
  wire mac_muladd_8s_8s_14s_14_4_1_U43_n_12;
  wire mac_muladd_8s_8s_14s_14_4_1_U43_n_13;
  wire mac_muladd_8s_8s_14s_14_4_1_U43_n_14;
  wire mac_muladd_8s_8s_14s_14_4_1_U43_n_15;
  wire mac_muladd_8s_8s_14s_14_4_1_U43_n_2;
  wire mac_muladd_8s_8s_14s_14_4_1_U43_n_3;
  wire mac_muladd_8s_8s_14s_14_4_1_U43_n_4;
  wire mac_muladd_8s_8s_14s_14_4_1_U43_n_5;
  wire mac_muladd_8s_8s_14s_14_4_1_U43_n_6;
  wire mac_muladd_8s_8s_14s_14_4_1_U43_n_7;
  wire mac_muladd_8s_8s_14s_14_4_1_U43_n_8;
  wire mac_muladd_8s_8s_14s_14_4_1_U43_n_9;
  wire mac_muladd_8s_8s_14s_14_4_1_U44_n_0;
  wire mac_muladd_8s_8s_14s_14_4_1_U44_n_1;
  wire mac_muladd_8s_8s_14s_14_4_1_U44_n_10;
  wire mac_muladd_8s_8s_14s_14_4_1_U44_n_11;
  wire mac_muladd_8s_8s_14s_14_4_1_U44_n_12;
  wire mac_muladd_8s_8s_14s_14_4_1_U44_n_13;
  wire mac_muladd_8s_8s_14s_14_4_1_U44_n_2;
  wire mac_muladd_8s_8s_14s_14_4_1_U44_n_3;
  wire mac_muladd_8s_8s_14s_14_4_1_U44_n_4;
  wire mac_muladd_8s_8s_14s_14_4_1_U44_n_5;
  wire mac_muladd_8s_8s_14s_14_4_1_U44_n_6;
  wire mac_muladd_8s_8s_14s_14_4_1_U44_n_7;
  wire mac_muladd_8s_8s_14s_14_4_1_U44_n_8;
  wire mac_muladd_8s_8s_14s_14_4_1_U44_n_9;
  wire mac_muladd_8s_8s_14s_14_4_1_U45_n_0;
  wire mac_muladd_8s_8s_14s_14_4_1_U45_n_1;
  wire mac_muladd_8s_8s_14s_14_4_1_U45_n_10;
  wire mac_muladd_8s_8s_14s_14_4_1_U45_n_11;
  wire mac_muladd_8s_8s_14s_14_4_1_U45_n_12;
  wire mac_muladd_8s_8s_14s_14_4_1_U45_n_13;
  wire mac_muladd_8s_8s_14s_14_4_1_U45_n_2;
  wire mac_muladd_8s_8s_14s_14_4_1_U45_n_3;
  wire mac_muladd_8s_8s_14s_14_4_1_U45_n_4;
  wire mac_muladd_8s_8s_14s_14_4_1_U45_n_5;
  wire mac_muladd_8s_8s_14s_14_4_1_U45_n_6;
  wire mac_muladd_8s_8s_14s_14_4_1_U45_n_7;
  wire mac_muladd_8s_8s_14s_14_4_1_U45_n_8;
  wire mac_muladd_8s_8s_14s_14_4_1_U45_n_9;
  wire mac_muladd_8s_8s_14s_14_4_1_U46_n_0;
  wire mac_muladd_8s_8s_14s_14_4_1_U46_n_1;
  wire mac_muladd_8s_8s_14s_14_4_1_U46_n_10;
  wire mac_muladd_8s_8s_14s_14_4_1_U46_n_11;
  wire mac_muladd_8s_8s_14s_14_4_1_U46_n_12;
  wire mac_muladd_8s_8s_14s_14_4_1_U46_n_13;
  wire mac_muladd_8s_8s_14s_14_4_1_U46_n_2;
  wire mac_muladd_8s_8s_14s_14_4_1_U46_n_3;
  wire mac_muladd_8s_8s_14s_14_4_1_U46_n_4;
  wire mac_muladd_8s_8s_14s_14_4_1_U46_n_5;
  wire mac_muladd_8s_8s_14s_14_4_1_U46_n_6;
  wire mac_muladd_8s_8s_14s_14_4_1_U46_n_7;
  wire mac_muladd_8s_8s_14s_14_4_1_U46_n_8;
  wire mac_muladd_8s_8s_14s_14_4_1_U46_n_9;
  wire mac_muladd_8s_8s_14s_14_4_1_U47_n_0;
  wire mac_muladd_8s_8s_14s_14_4_1_U47_n_1;
  wire mac_muladd_8s_8s_14s_14_4_1_U47_n_10;
  wire mac_muladd_8s_8s_14s_14_4_1_U47_n_11;
  wire mac_muladd_8s_8s_14s_14_4_1_U47_n_12;
  wire mac_muladd_8s_8s_14s_14_4_1_U47_n_13;
  wire mac_muladd_8s_8s_14s_14_4_1_U47_n_14;
  wire mac_muladd_8s_8s_14s_14_4_1_U47_n_15;
  wire mac_muladd_8s_8s_14s_14_4_1_U47_n_2;
  wire mac_muladd_8s_8s_14s_14_4_1_U47_n_3;
  wire mac_muladd_8s_8s_14s_14_4_1_U47_n_4;
  wire mac_muladd_8s_8s_14s_14_4_1_U47_n_5;
  wire mac_muladd_8s_8s_14s_14_4_1_U47_n_6;
  wire mac_muladd_8s_8s_14s_14_4_1_U47_n_7;
  wire mac_muladd_8s_8s_14s_14_4_1_U47_n_8;
  wire mac_muladd_8s_8s_14s_14_4_1_U47_n_9;
  wire mac_muladd_8s_8s_14s_14_4_1_U48_n_0;
  wire mac_muladd_8s_8s_14s_14_4_1_U48_n_1;
  wire mac_muladd_8s_8s_14s_14_4_1_U48_n_10;
  wire mac_muladd_8s_8s_14s_14_4_1_U48_n_11;
  wire mac_muladd_8s_8s_14s_14_4_1_U48_n_12;
  wire mac_muladd_8s_8s_14s_14_4_1_U48_n_13;
  wire mac_muladd_8s_8s_14s_14_4_1_U48_n_2;
  wire mac_muladd_8s_8s_14s_14_4_1_U48_n_3;
  wire mac_muladd_8s_8s_14s_14_4_1_U48_n_4;
  wire mac_muladd_8s_8s_14s_14_4_1_U48_n_5;
  wire mac_muladd_8s_8s_14s_14_4_1_U48_n_6;
  wire mac_muladd_8s_8s_14s_14_4_1_U48_n_7;
  wire mac_muladd_8s_8s_14s_14_4_1_U48_n_8;
  wire mac_muladd_8s_8s_14s_14_4_1_U48_n_9;
  wire mac_muladd_8s_8s_14s_14_4_1_U49_n_0;
  wire mac_muladd_8s_8s_14s_14_4_1_U49_n_1;
  wire mac_muladd_8s_8s_14s_14_4_1_U49_n_10;
  wire mac_muladd_8s_8s_14s_14_4_1_U49_n_11;
  wire mac_muladd_8s_8s_14s_14_4_1_U49_n_12;
  wire mac_muladd_8s_8s_14s_14_4_1_U49_n_13;
  wire mac_muladd_8s_8s_14s_14_4_1_U49_n_2;
  wire mac_muladd_8s_8s_14s_14_4_1_U49_n_3;
  wire mac_muladd_8s_8s_14s_14_4_1_U49_n_4;
  wire mac_muladd_8s_8s_14s_14_4_1_U49_n_5;
  wire mac_muladd_8s_8s_14s_14_4_1_U49_n_6;
  wire mac_muladd_8s_8s_14s_14_4_1_U49_n_7;
  wire mac_muladd_8s_8s_14s_14_4_1_U49_n_8;
  wire mac_muladd_8s_8s_14s_14_4_1_U49_n_9;
  wire mac_muladd_8s_8s_14s_14_4_1_U50_n_0;
  wire mac_muladd_8s_8s_14s_14_4_1_U50_n_1;
  wire mac_muladd_8s_8s_14s_14_4_1_U50_n_10;
  wire mac_muladd_8s_8s_14s_14_4_1_U50_n_11;
  wire mac_muladd_8s_8s_14s_14_4_1_U50_n_12;
  wire mac_muladd_8s_8s_14s_14_4_1_U50_n_13;
  wire mac_muladd_8s_8s_14s_14_4_1_U50_n_14;
  wire mac_muladd_8s_8s_14s_14_4_1_U50_n_15;
  wire mac_muladd_8s_8s_14s_14_4_1_U50_n_2;
  wire mac_muladd_8s_8s_14s_14_4_1_U50_n_3;
  wire mac_muladd_8s_8s_14s_14_4_1_U50_n_4;
  wire mac_muladd_8s_8s_14s_14_4_1_U50_n_5;
  wire mac_muladd_8s_8s_14s_14_4_1_U50_n_6;
  wire mac_muladd_8s_8s_14s_14_4_1_U50_n_7;
  wire mac_muladd_8s_8s_14s_14_4_1_U50_n_8;
  wire mac_muladd_8s_8s_14s_14_4_1_U50_n_9;
  wire mac_muladd_8s_8s_14s_14_4_1_U51_n_0;
  wire mac_muladd_8s_8s_14s_14_4_1_U51_n_1;
  wire mac_muladd_8s_8s_14s_14_4_1_U51_n_10;
  wire mac_muladd_8s_8s_14s_14_4_1_U51_n_11;
  wire mac_muladd_8s_8s_14s_14_4_1_U51_n_12;
  wire mac_muladd_8s_8s_14s_14_4_1_U51_n_13;
  wire mac_muladd_8s_8s_14s_14_4_1_U51_n_2;
  wire mac_muladd_8s_8s_14s_14_4_1_U51_n_3;
  wire mac_muladd_8s_8s_14s_14_4_1_U51_n_4;
  wire mac_muladd_8s_8s_14s_14_4_1_U51_n_5;
  wire mac_muladd_8s_8s_14s_14_4_1_U51_n_6;
  wire mac_muladd_8s_8s_14s_14_4_1_U51_n_7;
  wire mac_muladd_8s_8s_14s_14_4_1_U51_n_8;
  wire mac_muladd_8s_8s_14s_14_4_1_U51_n_9;
  wire mac_muladd_8s_8s_14s_14_4_1_U52_n_0;
  wire mac_muladd_8s_8s_14s_14_4_1_U52_n_1;
  wire mac_muladd_8s_8s_14s_14_4_1_U52_n_10;
  wire mac_muladd_8s_8s_14s_14_4_1_U52_n_11;
  wire mac_muladd_8s_8s_14s_14_4_1_U52_n_12;
  wire mac_muladd_8s_8s_14s_14_4_1_U52_n_13;
  wire mac_muladd_8s_8s_14s_14_4_1_U52_n_2;
  wire mac_muladd_8s_8s_14s_14_4_1_U52_n_3;
  wire mac_muladd_8s_8s_14s_14_4_1_U52_n_4;
  wire mac_muladd_8s_8s_14s_14_4_1_U52_n_5;
  wire mac_muladd_8s_8s_14s_14_4_1_U52_n_6;
  wire mac_muladd_8s_8s_14s_14_4_1_U52_n_7;
  wire mac_muladd_8s_8s_14s_14_4_1_U52_n_8;
  wire mac_muladd_8s_8s_14s_14_4_1_U52_n_9;
  wire mac_muladd_8s_8s_14s_14_4_1_U53_n_0;
  wire mac_muladd_8s_8s_14s_14_4_1_U53_n_1;
  wire mac_muladd_8s_8s_14s_14_4_1_U53_n_10;
  wire mac_muladd_8s_8s_14s_14_4_1_U53_n_11;
  wire mac_muladd_8s_8s_14s_14_4_1_U53_n_12;
  wire mac_muladd_8s_8s_14s_14_4_1_U53_n_13;
  wire mac_muladd_8s_8s_14s_14_4_1_U53_n_2;
  wire mac_muladd_8s_8s_14s_14_4_1_U53_n_3;
  wire mac_muladd_8s_8s_14s_14_4_1_U53_n_4;
  wire mac_muladd_8s_8s_14s_14_4_1_U53_n_5;
  wire mac_muladd_8s_8s_14s_14_4_1_U53_n_6;
  wire mac_muladd_8s_8s_14s_14_4_1_U53_n_7;
  wire mac_muladd_8s_8s_14s_14_4_1_U53_n_8;
  wire mac_muladd_8s_8s_14s_14_4_1_U53_n_9;
  wire mac_muladd_8s_8s_14s_14_4_1_U54_n_0;
  wire mac_muladd_8s_8s_14s_14_4_1_U54_n_1;
  wire mac_muladd_8s_8s_14s_14_4_1_U54_n_10;
  wire mac_muladd_8s_8s_14s_14_4_1_U54_n_11;
  wire mac_muladd_8s_8s_14s_14_4_1_U54_n_12;
  wire mac_muladd_8s_8s_14s_14_4_1_U54_n_13;
  wire mac_muladd_8s_8s_14s_14_4_1_U54_n_14;
  wire mac_muladd_8s_8s_14s_14_4_1_U54_n_15;
  wire mac_muladd_8s_8s_14s_14_4_1_U54_n_2;
  wire mac_muladd_8s_8s_14s_14_4_1_U54_n_3;
  wire mac_muladd_8s_8s_14s_14_4_1_U54_n_4;
  wire mac_muladd_8s_8s_14s_14_4_1_U54_n_5;
  wire mac_muladd_8s_8s_14s_14_4_1_U54_n_6;
  wire mac_muladd_8s_8s_14s_14_4_1_U54_n_7;
  wire mac_muladd_8s_8s_14s_14_4_1_U54_n_8;
  wire mac_muladd_8s_8s_14s_14_4_1_U54_n_9;
  wire mac_muladd_8s_8s_14s_14_4_1_U55_n_0;
  wire mac_muladd_8s_8s_14s_14_4_1_U55_n_1;
  wire mac_muladd_8s_8s_14s_14_4_1_U55_n_10;
  wire mac_muladd_8s_8s_14s_14_4_1_U55_n_11;
  wire mac_muladd_8s_8s_14s_14_4_1_U55_n_12;
  wire mac_muladd_8s_8s_14s_14_4_1_U55_n_13;
  wire mac_muladd_8s_8s_14s_14_4_1_U55_n_2;
  wire mac_muladd_8s_8s_14s_14_4_1_U55_n_3;
  wire mac_muladd_8s_8s_14s_14_4_1_U55_n_4;
  wire mac_muladd_8s_8s_14s_14_4_1_U55_n_5;
  wire mac_muladd_8s_8s_14s_14_4_1_U55_n_6;
  wire mac_muladd_8s_8s_14s_14_4_1_U55_n_7;
  wire mac_muladd_8s_8s_14s_14_4_1_U55_n_8;
  wire mac_muladd_8s_8s_14s_14_4_1_U55_n_9;
  wire mac_muladd_8s_8s_14s_14_4_1_U56_n_0;
  wire mac_muladd_8s_8s_14s_14_4_1_U56_n_1;
  wire mac_muladd_8s_8s_14s_14_4_1_U56_n_10;
  wire mac_muladd_8s_8s_14s_14_4_1_U56_n_11;
  wire mac_muladd_8s_8s_14s_14_4_1_U56_n_12;
  wire mac_muladd_8s_8s_14s_14_4_1_U56_n_13;
  wire mac_muladd_8s_8s_14s_14_4_1_U56_n_14;
  wire mac_muladd_8s_8s_14s_14_4_1_U56_n_15;
  wire mac_muladd_8s_8s_14s_14_4_1_U56_n_2;
  wire mac_muladd_8s_8s_14s_14_4_1_U56_n_3;
  wire mac_muladd_8s_8s_14s_14_4_1_U56_n_4;
  wire mac_muladd_8s_8s_14s_14_4_1_U56_n_5;
  wire mac_muladd_8s_8s_14s_14_4_1_U56_n_6;
  wire mac_muladd_8s_8s_14s_14_4_1_U56_n_7;
  wire mac_muladd_8s_8s_14s_14_4_1_U56_n_8;
  wire mac_muladd_8s_8s_14s_14_4_1_U56_n_9;
  wire mac_muladd_8s_8s_14s_14_4_1_U57_n_0;
  wire mac_muladd_8s_8s_14s_14_4_1_U57_n_1;
  wire mac_muladd_8s_8s_14s_14_4_1_U57_n_10;
  wire mac_muladd_8s_8s_14s_14_4_1_U57_n_11;
  wire mac_muladd_8s_8s_14s_14_4_1_U57_n_12;
  wire mac_muladd_8s_8s_14s_14_4_1_U57_n_13;
  wire mac_muladd_8s_8s_14s_14_4_1_U57_n_2;
  wire mac_muladd_8s_8s_14s_14_4_1_U57_n_3;
  wire mac_muladd_8s_8s_14s_14_4_1_U57_n_4;
  wire mac_muladd_8s_8s_14s_14_4_1_U57_n_5;
  wire mac_muladd_8s_8s_14s_14_4_1_U57_n_6;
  wire mac_muladd_8s_8s_14s_14_4_1_U57_n_7;
  wire mac_muladd_8s_8s_14s_14_4_1_U57_n_8;
  wire mac_muladd_8s_8s_14s_14_4_1_U57_n_9;
  wire mac_muladd_8s_8s_14s_14_4_1_U58_n_0;
  wire mac_muladd_8s_8s_14s_14_4_1_U58_n_1;
  wire mac_muladd_8s_8s_14s_14_4_1_U58_n_10;
  wire mac_muladd_8s_8s_14s_14_4_1_U58_n_11;
  wire mac_muladd_8s_8s_14s_14_4_1_U58_n_12;
  wire mac_muladd_8s_8s_14s_14_4_1_U58_n_13;
  wire mac_muladd_8s_8s_14s_14_4_1_U58_n_2;
  wire mac_muladd_8s_8s_14s_14_4_1_U58_n_3;
  wire mac_muladd_8s_8s_14s_14_4_1_U58_n_4;
  wire mac_muladd_8s_8s_14s_14_4_1_U58_n_5;
  wire mac_muladd_8s_8s_14s_14_4_1_U58_n_6;
  wire mac_muladd_8s_8s_14s_14_4_1_U58_n_7;
  wire mac_muladd_8s_8s_14s_14_4_1_U58_n_8;
  wire mac_muladd_8s_8s_14s_14_4_1_U58_n_9;
  wire mac_muladd_8s_8s_14s_14_4_1_U59_n_0;
  wire mac_muladd_8s_8s_14s_14_4_1_U59_n_1;
  wire mac_muladd_8s_8s_14s_14_4_1_U59_n_10;
  wire mac_muladd_8s_8s_14s_14_4_1_U59_n_11;
  wire mac_muladd_8s_8s_14s_14_4_1_U59_n_12;
  wire mac_muladd_8s_8s_14s_14_4_1_U59_n_13;
  wire mac_muladd_8s_8s_14s_14_4_1_U59_n_14;
  wire mac_muladd_8s_8s_14s_14_4_1_U59_n_15;
  wire mac_muladd_8s_8s_14s_14_4_1_U59_n_2;
  wire mac_muladd_8s_8s_14s_14_4_1_U59_n_3;
  wire mac_muladd_8s_8s_14s_14_4_1_U59_n_4;
  wire mac_muladd_8s_8s_14s_14_4_1_U59_n_5;
  wire mac_muladd_8s_8s_14s_14_4_1_U59_n_6;
  wire mac_muladd_8s_8s_14s_14_4_1_U59_n_7;
  wire mac_muladd_8s_8s_14s_14_4_1_U59_n_8;
  wire mac_muladd_8s_8s_14s_14_4_1_U59_n_9;
  wire mac_muladd_8s_8s_14s_14_4_1_U60_n_0;
  wire mac_muladd_8s_8s_14s_14_4_1_U60_n_1;
  wire mac_muladd_8s_8s_14s_14_4_1_U60_n_10;
  wire mac_muladd_8s_8s_14s_14_4_1_U60_n_11;
  wire mac_muladd_8s_8s_14s_14_4_1_U60_n_12;
  wire mac_muladd_8s_8s_14s_14_4_1_U60_n_13;
  wire mac_muladd_8s_8s_14s_14_4_1_U60_n_2;
  wire mac_muladd_8s_8s_14s_14_4_1_U60_n_3;
  wire mac_muladd_8s_8s_14s_14_4_1_U60_n_4;
  wire mac_muladd_8s_8s_14s_14_4_1_U60_n_5;
  wire mac_muladd_8s_8s_14s_14_4_1_U60_n_6;
  wire mac_muladd_8s_8s_14s_14_4_1_U60_n_7;
  wire mac_muladd_8s_8s_14s_14_4_1_U60_n_8;
  wire mac_muladd_8s_8s_14s_14_4_1_U60_n_9;
  wire mac_muladd_8s_8s_14s_14_4_1_U61_n_0;
  wire mac_muladd_8s_8s_14s_14_4_1_U61_n_1;
  wire mac_muladd_8s_8s_14s_14_4_1_U61_n_10;
  wire mac_muladd_8s_8s_14s_14_4_1_U61_n_11;
  wire mac_muladd_8s_8s_14s_14_4_1_U61_n_12;
  wire mac_muladd_8s_8s_14s_14_4_1_U61_n_13;
  wire mac_muladd_8s_8s_14s_14_4_1_U61_n_2;
  wire mac_muladd_8s_8s_14s_14_4_1_U61_n_3;
  wire mac_muladd_8s_8s_14s_14_4_1_U61_n_4;
  wire mac_muladd_8s_8s_14s_14_4_1_U61_n_5;
  wire mac_muladd_8s_8s_14s_14_4_1_U61_n_6;
  wire mac_muladd_8s_8s_14s_14_4_1_U61_n_7;
  wire mac_muladd_8s_8s_14s_14_4_1_U61_n_8;
  wire mac_muladd_8s_8s_14s_14_4_1_U61_n_9;
  wire mac_muladd_8s_8s_14s_14_4_1_U62_n_0;
  wire mac_muladd_8s_8s_14s_14_4_1_U62_n_1;
  wire mac_muladd_8s_8s_14s_14_4_1_U62_n_10;
  wire mac_muladd_8s_8s_14s_14_4_1_U62_n_11;
  wire mac_muladd_8s_8s_14s_14_4_1_U62_n_12;
  wire mac_muladd_8s_8s_14s_14_4_1_U62_n_13;
  wire mac_muladd_8s_8s_14s_14_4_1_U62_n_2;
  wire mac_muladd_8s_8s_14s_14_4_1_U62_n_3;
  wire mac_muladd_8s_8s_14s_14_4_1_U62_n_4;
  wire mac_muladd_8s_8s_14s_14_4_1_U62_n_5;
  wire mac_muladd_8s_8s_14s_14_4_1_U62_n_6;
  wire mac_muladd_8s_8s_14s_14_4_1_U62_n_7;
  wire mac_muladd_8s_8s_14s_14_4_1_U62_n_8;
  wire mac_muladd_8s_8s_14s_14_4_1_U62_n_9;
  wire mac_muladd_8s_8s_14s_14_4_1_U63_n_0;
  wire mac_muladd_8s_8s_14s_14_4_1_U63_n_1;
  wire mac_muladd_8s_8s_14s_14_4_1_U63_n_10;
  wire mac_muladd_8s_8s_14s_14_4_1_U63_n_11;
  wire mac_muladd_8s_8s_14s_14_4_1_U63_n_12;
  wire mac_muladd_8s_8s_14s_14_4_1_U63_n_13;
  wire mac_muladd_8s_8s_14s_14_4_1_U63_n_14;
  wire mac_muladd_8s_8s_14s_14_4_1_U63_n_15;
  wire mac_muladd_8s_8s_14s_14_4_1_U63_n_2;
  wire mac_muladd_8s_8s_14s_14_4_1_U63_n_3;
  wire mac_muladd_8s_8s_14s_14_4_1_U63_n_4;
  wire mac_muladd_8s_8s_14s_14_4_1_U63_n_5;
  wire mac_muladd_8s_8s_14s_14_4_1_U63_n_6;
  wire mac_muladd_8s_8s_14s_14_4_1_U63_n_7;
  wire mac_muladd_8s_8s_14s_14_4_1_U63_n_8;
  wire mac_muladd_8s_8s_14s_14_4_1_U63_n_9;
  wire mac_muladd_8s_8s_14s_14_4_1_U64_n_0;
  wire mac_muladd_8s_8s_14s_14_4_1_U64_n_1;
  wire mac_muladd_8s_8s_14s_14_4_1_U64_n_10;
  wire mac_muladd_8s_8s_14s_14_4_1_U64_n_11;
  wire mac_muladd_8s_8s_14s_14_4_1_U64_n_12;
  wire mac_muladd_8s_8s_14s_14_4_1_U64_n_13;
  wire mac_muladd_8s_8s_14s_14_4_1_U64_n_2;
  wire mac_muladd_8s_8s_14s_14_4_1_U64_n_3;
  wire mac_muladd_8s_8s_14s_14_4_1_U64_n_4;
  wire mac_muladd_8s_8s_14s_14_4_1_U64_n_5;
  wire mac_muladd_8s_8s_14s_14_4_1_U64_n_6;
  wire mac_muladd_8s_8s_14s_14_4_1_U64_n_7;
  wire mac_muladd_8s_8s_14s_14_4_1_U64_n_8;
  wire mac_muladd_8s_8s_14s_14_4_1_U64_n_9;
  wire [13:0]\^output_r_TDATA ;
  wire [13:0]output_r_TDATA_int_regslice;
  wire [0:0]output_r_TLAST;
  wire output_r_TREADY;
  wire output_r_TREADY_int_regslice;
  wire output_r_TVALID;
  wire regslice_both_input_r_V_data_V_U_n_3;
  wire regslice_both_input_r_V_data_V_U_n_4;
  wire regslice_both_input_r_V_data_V_U_n_5;
  wire regslice_both_input_r_V_data_V_U_n_6;
  wire regslice_both_output_r_V_data_V_U_n_10;
  wire regslice_both_output_r_V_data_V_U_n_11;
  wire regslice_both_output_r_V_data_V_U_n_12;
  wire regslice_both_output_r_V_data_V_U_n_13;
  wire regslice_both_output_r_V_data_V_U_n_14;
  wire regslice_both_output_r_V_data_V_U_n_15;
  wire regslice_both_output_r_V_data_V_U_n_16;
  wire regslice_both_output_r_V_data_V_U_n_17;
  wire regslice_both_output_r_V_data_V_U_n_18;
  wire regslice_both_output_r_V_data_V_U_n_19;
  wire regslice_both_output_r_V_data_V_U_n_2;
  wire regslice_both_output_r_V_data_V_U_n_20;
  wire regslice_both_output_r_V_data_V_U_n_21;
  wire regslice_both_output_r_V_data_V_U_n_22;
  wire regslice_both_output_r_V_data_V_U_n_23;
  wire regslice_both_output_r_V_data_V_U_n_24;
  wire regslice_both_output_r_V_data_V_U_n_25;
  wire regslice_both_output_r_V_data_V_U_n_26;
  wire regslice_both_output_r_V_data_V_U_n_27;
  wire regslice_both_output_r_V_data_V_U_n_28;
  wire regslice_both_output_r_V_data_V_U_n_29;
  wire regslice_both_output_r_V_data_V_U_n_3;
  wire regslice_both_output_r_V_data_V_U_n_30;
  wire regslice_both_output_r_V_data_V_U_n_31;
  wire regslice_both_output_r_V_data_V_U_n_32;
  wire regslice_both_output_r_V_data_V_U_n_33;
  wire regslice_both_output_r_V_data_V_U_n_34;
  wire regslice_both_output_r_V_data_V_U_n_35;
  wire regslice_both_output_r_V_data_V_U_n_36;
  wire regslice_both_output_r_V_data_V_U_n_37;
  wire regslice_both_output_r_V_data_V_U_n_38;
  wire regslice_both_output_r_V_data_V_U_n_39;
  wire regslice_both_output_r_V_data_V_U_n_4;
  wire regslice_both_output_r_V_data_V_U_n_40;
  wire regslice_both_output_r_V_data_V_U_n_41;
  wire regslice_both_output_r_V_data_V_U_n_42;
  wire regslice_both_output_r_V_data_V_U_n_43;
  wire regslice_both_output_r_V_data_V_U_n_44;
  wire regslice_both_output_r_V_data_V_U_n_5;
  wire regslice_both_output_r_V_data_V_U_n_6;
  wire regslice_both_output_r_V_data_V_U_n_7;
  wire regslice_both_output_r_V_data_V_U_n_8;
  wire regslice_both_output_r_V_data_V_U_n_9;
  wire [9:0]s_axi_control_ARADDR;
  wire s_axi_control_ARREADY;
  wire s_axi_control_ARVALID;
  wire [9:0]s_axi_control_AWADDR;
  wire s_axi_control_AWREADY;
  wire s_axi_control_AWVALID;
  wire s_axi_control_BREADY;
  wire s_axi_control_BVALID;
  wire [7:0]\^s_axi_control_RDATA ;
  wire s_axi_control_RREADY;
  wire s_axi_control_RVALID;
  wire [31:0]s_axi_control_WDATA;
  wire s_axi_control_WREADY;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire [7:0]signal_V_0;
  wire [7:0]signal_V_0_load_reg_2599;
  wire [7:0]signal_V_1;
  wire [7:0]signal_V_10;
  wire [7:0]signal_V_11;
  wire [7:0]signal_V_12;
  wire [7:0]signal_V_13;
  wire [7:0]signal_V_14;
  wire [7:0]signal_V_15;
  wire [7:0]signal_V_16;
  wire [7:0]signal_V_17;
  wire [7:0]signal_V_18;
  wire [7:0]signal_V_19;
  wire [7:0]signal_V_2;
  wire [7:0]signal_V_20;
  wire [7:0]signal_V_21;
  wire [7:0]signal_V_22;
  wire [7:0]signal_V_23;
  wire [7:0]signal_V_24;
  wire [7:0]signal_V_25;
  wire [7:0]signal_V_26;
  wire [7:0]signal_V_27;
  wire [7:0]signal_V_28;
  wire [7:0]signal_V_29;
  wire [7:0]signal_V_3;
  wire [7:0]signal_V_30;
  wire [7:0]signal_V_31;
  wire [7:0]signal_V_32;
  wire [7:0]signal_V_33;
  wire [7:0]signal_V_34;
  wire [7:0]signal_V_35;
  wire [7:0]signal_V_36;
  wire [7:0]signal_V_37;
  wire [7:0]signal_V_38;
  wire [7:0]signal_V_39;
  wire [7:0]signal_V_4;
  wire [7:0]signal_V_40;
  wire [7:0]signal_V_41;
  wire [7:0]signal_V_42;
  wire [7:0]signal_V_43;
  wire [7:0]signal_V_44;
  wire [7:0]signal_V_45;
  wire [7:0]signal_V_46;
  wire [7:0]signal_V_47;
  wire [7:0]signal_V_48;
  wire [7:0]signal_V_49;
  wire [7:0]signal_V_5;
  wire [7:0]signal_V_50;
  wire [7:0]signal_V_51;
  wire [7:0]signal_V_52;
  wire [7:0]signal_V_53;
  wire [7:0]signal_V_54;
  wire [7:0]signal_V_55;
  wire [7:0]signal_V_56;
  wire [7:0]signal_V_57;
  wire [7:0]signal_V_58;
  wire [7:0]signal_V_59;
  wire [7:0]signal_V_6;
  wire [7:0]signal_V_60;
  wire [7:0]signal_V_61;
  wire [7:0]signal_V_7;
  wire [7:0]signal_V_8;
  wire [7:0]signal_V_9;
  wire tmp_last_V_reg_2605;
  wire [7:5]\NLW_B_V_data_1_payload_A_reg[13]_i_16_CO_UNCONNECTED ;
  wire [7:6]\NLW_B_V_data_1_payload_A_reg[13]_i_16_O_UNCONNECTED ;
  wire [7:5]\NLW_B_V_data_1_payload_A_reg[13]_i_17_CO_UNCONNECTED ;
  wire [7:6]\NLW_B_V_data_1_payload_A_reg[13]_i_17_O_UNCONNECTED ;
  wire [7:5]\NLW_B_V_data_1_payload_A_reg[13]_i_18_CO_UNCONNECTED ;
  wire [7:6]\NLW_B_V_data_1_payload_A_reg[13]_i_18_O_UNCONNECTED ;

  assign ap_done = ap_ready;
  assign ap_local_block = \<const0> ;
  assign output_r_TDATA[15] = \<const0> ;
  assign output_r_TDATA[14] = \<const0> ;
  assign output_r_TDATA[13:0] = \^output_r_TDATA [13:0];
  assign output_r_TKEEP[1] = \<const0> ;
  assign output_r_TKEEP[0] = \<const0> ;
  assign output_r_TSTRB[1] = \<const0> ;
  assign output_r_TSTRB[0] = \<const0> ;
  assign s_axi_control_BRESP[1] = \<const0> ;
  assign s_axi_control_BRESP[0] = \<const0> ;
  assign s_axi_control_RDATA[31] = \<const0> ;
  assign s_axi_control_RDATA[30] = \<const0> ;
  assign s_axi_control_RDATA[29] = \<const0> ;
  assign s_axi_control_RDATA[28] = \<const0> ;
  assign s_axi_control_RDATA[27] = \<const0> ;
  assign s_axi_control_RDATA[26] = \<const0> ;
  assign s_axi_control_RDATA[25] = \<const0> ;
  assign s_axi_control_RDATA[24] = \<const0> ;
  assign s_axi_control_RDATA[23] = \<const0> ;
  assign s_axi_control_RDATA[22] = \<const0> ;
  assign s_axi_control_RDATA[21] = \<const0> ;
  assign s_axi_control_RDATA[20] = \<const0> ;
  assign s_axi_control_RDATA[19] = \<const0> ;
  assign s_axi_control_RDATA[18] = \<const0> ;
  assign s_axi_control_RDATA[17] = \<const0> ;
  assign s_axi_control_RDATA[16] = \<const0> ;
  assign s_axi_control_RDATA[15] = \<const0> ;
  assign s_axi_control_RDATA[14] = \<const0> ;
  assign s_axi_control_RDATA[13] = \<const0> ;
  assign s_axi_control_RDATA[12] = \<const0> ;
  assign s_axi_control_RDATA[11] = \<const0> ;
  assign s_axi_control_RDATA[10] = \<const0> ;
  assign s_axi_control_RDATA[9] = \<const0> ;
  assign s_axi_control_RDATA[8] = \<const0> ;
  assign s_axi_control_RDATA[7:0] = \^s_axi_control_RDATA [7:0];
  assign s_axi_control_RRESP[1] = \<const0> ;
  assign s_axi_control_RRESP[0] = \<const0> ;
  (* HLUTNM = "lutpair136" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \B_V_data_1_payload_A[13]_i_40 
       (.I0(mac_muladd_8s_8s_14s_14_4_1_U54_n_12),
        .I1(mac_muladd_8s_8s_14s_14_4_1_U59_n_12),
        .I2(mac_muladd_8s_8s_14s_14_4_1_U63_n_12),
        .O(\B_V_data_1_payload_A[13]_i_40_n_0 ));
  (* HLUTNM = "lutpair135" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \B_V_data_1_payload_A[13]_i_41 
       (.I0(mac_muladd_8s_8s_14s_14_4_1_U54_n_13),
        .I1(mac_muladd_8s_8s_14s_14_4_1_U59_n_13),
        .I2(mac_muladd_8s_8s_14s_14_4_1_U63_n_13),
        .O(\B_V_data_1_payload_A[13]_i_41_n_0 ));
  (* HLUTNM = "lutpair134" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \B_V_data_1_payload_A[13]_i_42 
       (.I0(mac_muladd_8s_8s_14s_14_4_1_U54_n_14),
        .I1(mac_muladd_8s_8s_14s_14_4_1_U59_n_14),
        .I2(mac_muladd_8s_8s_14s_14_4_1_U63_n_14),
        .O(\B_V_data_1_payload_A[13]_i_42_n_0 ));
  (* HLUTNM = "lutpair133" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \B_V_data_1_payload_A[13]_i_43 
       (.I0(mac_muladd_8s_8s_14s_14_4_1_U54_n_15),
        .I1(mac_muladd_8s_8s_14s_14_4_1_U59_n_15),
        .I2(mac_muladd_8s_8s_14s_14_4_1_U63_n_15),
        .O(\B_V_data_1_payload_A[13]_i_43_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \B_V_data_1_payload_A[13]_i_44 
       (.I0(mac_muladd_8s_8s_14s_14_4_1_U54_n_2),
        .I1(mac_muladd_8s_8s_14s_14_4_1_U59_n_2),
        .I2(mac_muladd_8s_8s_14s_14_4_1_U63_n_2),
        .O(\B_V_data_1_payload_A[13]_i_44_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \B_V_data_1_payload_A[13]_i_45 
       (.I0(mac_muladd_8s_8s_14s_14_4_1_U63_n_11),
        .I1(mac_muladd_8s_8s_14s_14_4_1_U59_n_11),
        .I2(mac_muladd_8s_8s_14s_14_4_1_U54_n_11),
        .I3(mac_muladd_8s_8s_14s_14_4_1_U59_n_10),
        .I4(mac_muladd_8s_8s_14s_14_4_1_U54_n_10),
        .I5(mac_muladd_8s_8s_14s_14_4_1_U63_n_10),
        .O(\B_V_data_1_payload_A[13]_i_45_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \B_V_data_1_payload_A[13]_i_46 
       (.I0(\B_V_data_1_payload_A[13]_i_40_n_0 ),
        .I1(mac_muladd_8s_8s_14s_14_4_1_U59_n_11),
        .I2(mac_muladd_8s_8s_14s_14_4_1_U54_n_11),
        .I3(mac_muladd_8s_8s_14s_14_4_1_U63_n_11),
        .O(\B_V_data_1_payload_A[13]_i_46_n_0 ));
  (* HLUTNM = "lutpair136" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \B_V_data_1_payload_A[13]_i_47 
       (.I0(mac_muladd_8s_8s_14s_14_4_1_U54_n_12),
        .I1(mac_muladd_8s_8s_14s_14_4_1_U59_n_12),
        .I2(mac_muladd_8s_8s_14s_14_4_1_U63_n_12),
        .I3(\B_V_data_1_payload_A[13]_i_41_n_0 ),
        .O(\B_V_data_1_payload_A[13]_i_47_n_0 ));
  (* HLUTNM = "lutpair135" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \B_V_data_1_payload_A[13]_i_48 
       (.I0(mac_muladd_8s_8s_14s_14_4_1_U54_n_13),
        .I1(mac_muladd_8s_8s_14s_14_4_1_U59_n_13),
        .I2(mac_muladd_8s_8s_14s_14_4_1_U63_n_13),
        .I3(\B_V_data_1_payload_A[13]_i_42_n_0 ),
        .O(\B_V_data_1_payload_A[13]_i_48_n_0 ));
  (* HLUTNM = "lutpair134" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \B_V_data_1_payload_A[13]_i_49 
       (.I0(mac_muladd_8s_8s_14s_14_4_1_U54_n_14),
        .I1(mac_muladd_8s_8s_14s_14_4_1_U59_n_14),
        .I2(mac_muladd_8s_8s_14s_14_4_1_U63_n_14),
        .I3(\B_V_data_1_payload_A[13]_i_43_n_0 ),
        .O(\B_V_data_1_payload_A[13]_i_49_n_0 ));
  (* HLUTNM = "lutpair133" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \B_V_data_1_payload_A[13]_i_50 
       (.I0(mac_muladd_8s_8s_14s_14_4_1_U54_n_15),
        .I1(mac_muladd_8s_8s_14s_14_4_1_U59_n_15),
        .I2(mac_muladd_8s_8s_14s_14_4_1_U63_n_15),
        .I3(\B_V_data_1_payload_A[13]_i_44_n_0 ),
        .O(\B_V_data_1_payload_A[13]_i_50_n_0 ));
  (* HLUTNM = "lutpair148" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \B_V_data_1_payload_A[13]_i_51 
       (.I0(mac_muladd_8s_8s_14s_14_4_1_U47_n_12),
        .I1(mac_muladd_8s_8s_14s_14_4_1_U40_n_12),
        .I2(mac_muladd_8s_8s_14s_14_4_1_U50_n_12),
        .O(\B_V_data_1_payload_A[13]_i_51_n_0 ));
  (* HLUTNM = "lutpair147" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \B_V_data_1_payload_A[13]_i_52 
       (.I0(mac_muladd_8s_8s_14s_14_4_1_U47_n_13),
        .I1(mac_muladd_8s_8s_14s_14_4_1_U40_n_13),
        .I2(mac_muladd_8s_8s_14s_14_4_1_U50_n_13),
        .O(\B_V_data_1_payload_A[13]_i_52_n_0 ));
  (* HLUTNM = "lutpair146" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \B_V_data_1_payload_A[13]_i_53 
       (.I0(mac_muladd_8s_8s_14s_14_4_1_U47_n_14),
        .I1(mac_muladd_8s_8s_14s_14_4_1_U40_n_14),
        .I2(mac_muladd_8s_8s_14s_14_4_1_U50_n_14),
        .O(\B_V_data_1_payload_A[13]_i_53_n_0 ));
  (* HLUTNM = "lutpair145" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \B_V_data_1_payload_A[13]_i_54 
       (.I0(mac_muladd_8s_8s_14s_14_4_1_U47_n_15),
        .I1(mac_muladd_8s_8s_14s_14_4_1_U40_n_15),
        .I2(mac_muladd_8s_8s_14s_14_4_1_U50_n_15),
        .O(\B_V_data_1_payload_A[13]_i_54_n_0 ));
  (* HLUTNM = "lutpair144" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \B_V_data_1_payload_A[13]_i_55 
       (.I0(mac_muladd_8s_8s_14s_14_4_1_U47_n_2),
        .I1(mac_muladd_8s_8s_14s_14_4_1_U40_n_2),
        .I2(mac_muladd_8s_8s_14s_14_4_1_U50_n_2),
        .O(\B_V_data_1_payload_A[13]_i_55_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \B_V_data_1_payload_A[13]_i_56 
       (.I0(mac_muladd_8s_8s_14s_14_4_1_U50_n_11),
        .I1(mac_muladd_8s_8s_14s_14_4_1_U40_n_11),
        .I2(mac_muladd_8s_8s_14s_14_4_1_U47_n_11),
        .I3(mac_muladd_8s_8s_14s_14_4_1_U40_n_10),
        .I4(mac_muladd_8s_8s_14s_14_4_1_U47_n_10),
        .I5(mac_muladd_8s_8s_14s_14_4_1_U50_n_10),
        .O(\B_V_data_1_payload_A[13]_i_56_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \B_V_data_1_payload_A[13]_i_57 
       (.I0(\B_V_data_1_payload_A[13]_i_51_n_0 ),
        .I1(mac_muladd_8s_8s_14s_14_4_1_U40_n_11),
        .I2(mac_muladd_8s_8s_14s_14_4_1_U47_n_11),
        .I3(mac_muladd_8s_8s_14s_14_4_1_U50_n_11),
        .O(\B_V_data_1_payload_A[13]_i_57_n_0 ));
  (* HLUTNM = "lutpair148" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \B_V_data_1_payload_A[13]_i_58 
       (.I0(mac_muladd_8s_8s_14s_14_4_1_U47_n_12),
        .I1(mac_muladd_8s_8s_14s_14_4_1_U40_n_12),
        .I2(mac_muladd_8s_8s_14s_14_4_1_U50_n_12),
        .I3(\B_V_data_1_payload_A[13]_i_52_n_0 ),
        .O(\B_V_data_1_payload_A[13]_i_58_n_0 ));
  (* HLUTNM = "lutpair147" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \B_V_data_1_payload_A[13]_i_59 
       (.I0(mac_muladd_8s_8s_14s_14_4_1_U47_n_13),
        .I1(mac_muladd_8s_8s_14s_14_4_1_U40_n_13),
        .I2(mac_muladd_8s_8s_14s_14_4_1_U50_n_13),
        .I3(\B_V_data_1_payload_A[13]_i_53_n_0 ),
        .O(\B_V_data_1_payload_A[13]_i_59_n_0 ));
  (* HLUTNM = "lutpair146" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \B_V_data_1_payload_A[13]_i_60 
       (.I0(mac_muladd_8s_8s_14s_14_4_1_U47_n_14),
        .I1(mac_muladd_8s_8s_14s_14_4_1_U40_n_14),
        .I2(mac_muladd_8s_8s_14s_14_4_1_U50_n_14),
        .I3(\B_V_data_1_payload_A[13]_i_54_n_0 ),
        .O(\B_V_data_1_payload_A[13]_i_60_n_0 ));
  (* HLUTNM = "lutpair145" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \B_V_data_1_payload_A[13]_i_61 
       (.I0(mac_muladd_8s_8s_14s_14_4_1_U47_n_15),
        .I1(mac_muladd_8s_8s_14s_14_4_1_U40_n_15),
        .I2(mac_muladd_8s_8s_14s_14_4_1_U50_n_15),
        .I3(\B_V_data_1_payload_A[13]_i_55_n_0 ),
        .O(\B_V_data_1_payload_A[13]_i_61_n_0 ));
  (* HLUTNM = "lutpair160" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \B_V_data_1_payload_A[13]_i_62 
       (.I0(mac_muladd_8s_8s_14s_14_4_1_U34_n_12),
        .I1(mac_muladd_8s_8s_14s_14_4_1_U38_n_12),
        .I2(mac_muladd_8s_8s_14s_14_4_1_U43_n_12),
        .O(\B_V_data_1_payload_A[13]_i_62_n_0 ));
  (* HLUTNM = "lutpair159" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \B_V_data_1_payload_A[13]_i_63 
       (.I0(mac_muladd_8s_8s_14s_14_4_1_U34_n_13),
        .I1(mac_muladd_8s_8s_14s_14_4_1_U38_n_13),
        .I2(mac_muladd_8s_8s_14s_14_4_1_U43_n_13),
        .O(\B_V_data_1_payload_A[13]_i_63_n_0 ));
  (* HLUTNM = "lutpair158" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \B_V_data_1_payload_A[13]_i_64 
       (.I0(mac_muladd_8s_8s_14s_14_4_1_U34_n_14),
        .I1(mac_muladd_8s_8s_14s_14_4_1_U38_n_14),
        .I2(mac_muladd_8s_8s_14s_14_4_1_U43_n_14),
        .O(\B_V_data_1_payload_A[13]_i_64_n_0 ));
  (* HLUTNM = "lutpair157" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \B_V_data_1_payload_A[13]_i_65 
       (.I0(mac_muladd_8s_8s_14s_14_4_1_U34_n_15),
        .I1(mac_muladd_8s_8s_14s_14_4_1_U38_n_15),
        .I2(mac_muladd_8s_8s_14s_14_4_1_U43_n_15),
        .O(\B_V_data_1_payload_A[13]_i_65_n_0 ));
  (* HLUTNM = "lutpair156" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \B_V_data_1_payload_A[13]_i_66 
       (.I0(mac_muladd_8s_8s_14s_14_4_1_U34_n_2),
        .I1(mac_muladd_8s_8s_14s_14_4_1_U38_n_2),
        .I2(mac_muladd_8s_8s_14s_14_4_1_U43_n_2),
        .O(\B_V_data_1_payload_A[13]_i_66_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \B_V_data_1_payload_A[13]_i_67 
       (.I0(mac_muladd_8s_8s_14s_14_4_1_U43_n_11),
        .I1(mac_muladd_8s_8s_14s_14_4_1_U38_n_11),
        .I2(mac_muladd_8s_8s_14s_14_4_1_U34_n_11),
        .I3(mac_muladd_8s_8s_14s_14_4_1_U38_n_10),
        .I4(mac_muladd_8s_8s_14s_14_4_1_U34_n_10),
        .I5(mac_muladd_8s_8s_14s_14_4_1_U43_n_10),
        .O(\B_V_data_1_payload_A[13]_i_67_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \B_V_data_1_payload_A[13]_i_68 
       (.I0(\B_V_data_1_payload_A[13]_i_62_n_0 ),
        .I1(mac_muladd_8s_8s_14s_14_4_1_U38_n_11),
        .I2(mac_muladd_8s_8s_14s_14_4_1_U34_n_11),
        .I3(mac_muladd_8s_8s_14s_14_4_1_U43_n_11),
        .O(\B_V_data_1_payload_A[13]_i_68_n_0 ));
  (* HLUTNM = "lutpair160" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \B_V_data_1_payload_A[13]_i_69 
       (.I0(mac_muladd_8s_8s_14s_14_4_1_U34_n_12),
        .I1(mac_muladd_8s_8s_14s_14_4_1_U38_n_12),
        .I2(mac_muladd_8s_8s_14s_14_4_1_U43_n_12),
        .I3(\B_V_data_1_payload_A[13]_i_63_n_0 ),
        .O(\B_V_data_1_payload_A[13]_i_69_n_0 ));
  (* HLUTNM = "lutpair159" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \B_V_data_1_payload_A[13]_i_70 
       (.I0(mac_muladd_8s_8s_14s_14_4_1_U34_n_13),
        .I1(mac_muladd_8s_8s_14s_14_4_1_U38_n_13),
        .I2(mac_muladd_8s_8s_14s_14_4_1_U43_n_13),
        .I3(\B_V_data_1_payload_A[13]_i_64_n_0 ),
        .O(\B_V_data_1_payload_A[13]_i_70_n_0 ));
  (* HLUTNM = "lutpair158" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \B_V_data_1_payload_A[13]_i_71 
       (.I0(mac_muladd_8s_8s_14s_14_4_1_U34_n_14),
        .I1(mac_muladd_8s_8s_14s_14_4_1_U38_n_14),
        .I2(mac_muladd_8s_8s_14s_14_4_1_U43_n_14),
        .I3(\B_V_data_1_payload_A[13]_i_65_n_0 ),
        .O(\B_V_data_1_payload_A[13]_i_71_n_0 ));
  (* HLUTNM = "lutpair157" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \B_V_data_1_payload_A[13]_i_72 
       (.I0(mac_muladd_8s_8s_14s_14_4_1_U34_n_15),
        .I1(mac_muladd_8s_8s_14s_14_4_1_U38_n_15),
        .I2(mac_muladd_8s_8s_14s_14_4_1_U43_n_15),
        .I3(\B_V_data_1_payload_A[13]_i_66_n_0 ),
        .O(\B_V_data_1_payload_A[13]_i_72_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \B_V_data_1_payload_A_reg[13]_i_16 
       (.CI(regslice_both_output_r_V_data_V_U_n_39),
        .CI_TOP(1'b0),
        .CO({\NLW_B_V_data_1_payload_A_reg[13]_i_16_CO_UNCONNECTED [7:5],\B_V_data_1_payload_A_reg[13]_i_16_n_3 ,\B_V_data_1_payload_A_reg[13]_i_16_n_4 ,\B_V_data_1_payload_A_reg[13]_i_16_n_5 ,\B_V_data_1_payload_A_reg[13]_i_16_n_6 ,\B_V_data_1_payload_A_reg[13]_i_16_n_7 }),
        .DI({1'b0,1'b0,1'b0,\B_V_data_1_payload_A[13]_i_40_n_0 ,\B_V_data_1_payload_A[13]_i_41_n_0 ,\B_V_data_1_payload_A[13]_i_42_n_0 ,\B_V_data_1_payload_A[13]_i_43_n_0 ,\B_V_data_1_payload_A[13]_i_44_n_0 }),
        .O({\NLW_B_V_data_1_payload_A_reg[13]_i_16_O_UNCONNECTED [7:6],\B_V_data_1_payload_A_reg[13]_i_16_n_10 ,\B_V_data_1_payload_A_reg[13]_i_16_n_11 ,\B_V_data_1_payload_A_reg[13]_i_16_n_12 ,\B_V_data_1_payload_A_reg[13]_i_16_n_13 ,\B_V_data_1_payload_A_reg[13]_i_16_n_14 ,\B_V_data_1_payload_A_reg[13]_i_16_n_15 }),
        .S({1'b0,1'b0,\B_V_data_1_payload_A[13]_i_45_n_0 ,\B_V_data_1_payload_A[13]_i_46_n_0 ,\B_V_data_1_payload_A[13]_i_47_n_0 ,\B_V_data_1_payload_A[13]_i_48_n_0 ,\B_V_data_1_payload_A[13]_i_49_n_0 ,\B_V_data_1_payload_A[13]_i_50_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \B_V_data_1_payload_A_reg[13]_i_17 
       (.CI(regslice_both_output_r_V_data_V_U_n_40),
        .CI_TOP(1'b0),
        .CO({\NLW_B_V_data_1_payload_A_reg[13]_i_17_CO_UNCONNECTED [7:5],\B_V_data_1_payload_A_reg[13]_i_17_n_3 ,\B_V_data_1_payload_A_reg[13]_i_17_n_4 ,\B_V_data_1_payload_A_reg[13]_i_17_n_5 ,\B_V_data_1_payload_A_reg[13]_i_17_n_6 ,\B_V_data_1_payload_A_reg[13]_i_17_n_7 }),
        .DI({1'b0,1'b0,1'b0,\B_V_data_1_payload_A[13]_i_51_n_0 ,\B_V_data_1_payload_A[13]_i_52_n_0 ,\B_V_data_1_payload_A[13]_i_53_n_0 ,\B_V_data_1_payload_A[13]_i_54_n_0 ,\B_V_data_1_payload_A[13]_i_55_n_0 }),
        .O({\NLW_B_V_data_1_payload_A_reg[13]_i_17_O_UNCONNECTED [7:6],\B_V_data_1_payload_A_reg[13]_i_17_n_10 ,\B_V_data_1_payload_A_reg[13]_i_17_n_11 ,\B_V_data_1_payload_A_reg[13]_i_17_n_12 ,\B_V_data_1_payload_A_reg[13]_i_17_n_13 ,\B_V_data_1_payload_A_reg[13]_i_17_n_14 ,\B_V_data_1_payload_A_reg[13]_i_17_n_15 }),
        .S({1'b0,1'b0,\B_V_data_1_payload_A[13]_i_56_n_0 ,\B_V_data_1_payload_A[13]_i_57_n_0 ,\B_V_data_1_payload_A[13]_i_58_n_0 ,\B_V_data_1_payload_A[13]_i_59_n_0 ,\B_V_data_1_payload_A[13]_i_60_n_0 ,\B_V_data_1_payload_A[13]_i_61_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \B_V_data_1_payload_A_reg[13]_i_18 
       (.CI(regslice_both_output_r_V_data_V_U_n_41),
        .CI_TOP(1'b0),
        .CO({\NLW_B_V_data_1_payload_A_reg[13]_i_18_CO_UNCONNECTED [7:5],\B_V_data_1_payload_A_reg[13]_i_18_n_3 ,\B_V_data_1_payload_A_reg[13]_i_18_n_4 ,\B_V_data_1_payload_A_reg[13]_i_18_n_5 ,\B_V_data_1_payload_A_reg[13]_i_18_n_6 ,\B_V_data_1_payload_A_reg[13]_i_18_n_7 }),
        .DI({1'b0,1'b0,1'b0,\B_V_data_1_payload_A[13]_i_62_n_0 ,\B_V_data_1_payload_A[13]_i_63_n_0 ,\B_V_data_1_payload_A[13]_i_64_n_0 ,\B_V_data_1_payload_A[13]_i_65_n_0 ,\B_V_data_1_payload_A[13]_i_66_n_0 }),
        .O({\NLW_B_V_data_1_payload_A_reg[13]_i_18_O_UNCONNECTED [7:6],\B_V_data_1_payload_A_reg[13]_i_18_n_10 ,\B_V_data_1_payload_A_reg[13]_i_18_n_11 ,\B_V_data_1_payload_A_reg[13]_i_18_n_12 ,\B_V_data_1_payload_A_reg[13]_i_18_n_13 ,\B_V_data_1_payload_A_reg[13]_i_18_n_14 ,\B_V_data_1_payload_A_reg[13]_i_18_n_15 }),
        .S({1'b0,1'b0,\B_V_data_1_payload_A[13]_i_67_n_0 ,\B_V_data_1_payload_A[13]_i_68_n_0 ,\B_V_data_1_payload_A[13]_i_69_n_0 ,\B_V_data_1_payload_A[13]_i_70_n_0 ,\B_V_data_1_payload_A[13]_i_71_n_0 ,\B_V_data_1_payload_A[13]_i_72_n_0 }));
  GND GND
       (.G(\<const0> ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(ap_CS_fsm_state1),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(\ap_CS_fsm_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[1] ),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state4),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_state5),
        .R(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'h2)) 
    ap_idle_INST_0
       (.I0(ap_CS_fsm_state1),
        .I1(ap_start),
        .O(ap_idle));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_control_s_axi control_s_axi_U
       (.A(int_filter_40),
        .B(int_filter_80),
        .E(control_s_axi_U_n_38),
        .\FSM_onehot_rstate_reg[1]_0 (s_axi_control_ARREADY),
        .\FSM_onehot_wstate_reg[1]_0 (s_axi_control_AWREADY),
        .\FSM_onehot_wstate_reg[2]_0 (s_axi_control_WREADY),
        .Q(filter_0),
        .RSTB(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\int_filter_10_reg[7]_0 (int_filter_100),
        .\int_filter_11_reg[7]_0 (filter_11),
        .\int_filter_12_reg[7]_0 (int_filter_120),
        .\int_filter_13_reg[7]_0 (filter_13),
        .\int_filter_14_reg[7]_0 (int_filter_140),
        .\int_filter_15_reg[7]_0 (filter_15),
        .\int_filter_16_reg[7]_0 (int_filter_160),
        .\int_filter_17_reg[7]_0 (filter_17),
        .\int_filter_18_reg[7]_0 (int_filter_180),
        .\int_filter_19_reg[7]_0 (filter_19),
        .\int_filter_1_reg[7]_0 (filter_1),
        .\int_filter_20_reg[7]_0 (int_filter_200),
        .\int_filter_21_reg[7]_0 (filter_21),
        .\int_filter_22_reg[7]_0 (int_filter_220),
        .\int_filter_23_reg[7]_0 (filter_23),
        .\int_filter_24_reg[7]_0 (int_filter_240),
        .\int_filter_25_reg[7]_0 (filter_25),
        .\int_filter_26_reg[7]_0 (int_filter_260),
        .\int_filter_27_reg[7]_0 (filter_27),
        .\int_filter_28_reg[7]_0 (int_filter_280),
        .\int_filter_29_reg[7]_0 (filter_29),
        .\int_filter_2_reg[7]_0 (filter_2),
        .\int_filter_31_reg[7]_0 (filter_31),
        .\int_filter_33_reg[7]_0 (filter_33),
        .\int_filter_35_reg[7]_0 (filter_35),
        .\int_filter_37_reg[7]_0 (filter_37),
        .\int_filter_39_reg[7]_0 (filter_39),
        .\int_filter_3_reg[7]_0 (filter_3),
        .\int_filter_41_reg[7]_0 (filter_41),
        .\int_filter_43_reg[7]_0 (filter_43),
        .\int_filter_45_reg[7]_0 (filter_45),
        .\int_filter_47_reg[7]_0 (filter_47),
        .\int_filter_49_reg[7]_0 (filter_49),
        .\int_filter_51_reg[7]_0 (filter_51),
        .\int_filter_53_reg[7]_0 (filter_53),
        .\int_filter_55_reg[7]_0 (filter_55),
        .\int_filter_57_reg[7]_0 (filter_57),
        .\int_filter_59_reg[7]_0 (filter_59),
        .\int_filter_5_reg[7]_0 (filter_5),
        .\int_filter_61_reg[7]_0 (filter_61),
        .\int_filter_63_reg[7]_0 (filter_63),
        .\int_filter_6_reg[7]_0 (int_filter_60),
        .\int_filter_7_reg[7]_0 (filter_7),
        .\int_filter_9_reg[7]_0 (filter_9),
        .s_axi_control_ARADDR(s_axi_control_ARADDR),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_AWADDR(s_axi_control_AWADDR),
        .s_axi_control_AWVALID(s_axi_control_AWVALID),
        .s_axi_control_BREADY(s_axi_control_BREADY),
        .s_axi_control_BVALID(s_axi_control_BVALID),
        .s_axi_control_RDATA(\^s_axi_control_RDATA ),
        .s_axi_control_RREADY(s_axi_control_RREADY),
        .s_axi_control_RVALID(s_axi_control_RVALID),
        .s_axi_control_WDATA(s_axi_control_WDATA[7:0]),
        .\s_axi_control_WDATA[7] (int_filter_300),
        .\s_axi_control_WDATA[7]_0 (int_filter_320),
        .\s_axi_control_WDATA[7]_1 (int_filter_340),
        .\s_axi_control_WDATA[7]_10 (int_filter_520),
        .\s_axi_control_WDATA[7]_11 (int_filter_540),
        .\s_axi_control_WDATA[7]_12 (int_filter_560),
        .\s_axi_control_WDATA[7]_13 (int_filter_580),
        .\s_axi_control_WDATA[7]_14 (int_filter_600),
        .\s_axi_control_WDATA[7]_15 (int_filter_620),
        .\s_axi_control_WDATA[7]_2 (int_filter_360),
        .\s_axi_control_WDATA[7]_3 (int_filter_380),
        .\s_axi_control_WDATA[7]_4 (int_filter_400),
        .\s_axi_control_WDATA[7]_5 (int_filter_420),
        .\s_axi_control_WDATA[7]_6 (int_filter_440),
        .\s_axi_control_WDATA[7]_7 (int_filter_460),
        .\s_axi_control_WDATA[7]_8 (int_filter_480),
        .\s_axi_control_WDATA[7]_9 (int_filter_500),
        .s_axi_control_WSTRB(s_axi_control_WSTRB[0]),
        .s_axi_control_WVALID(s_axi_control_WVALID),
        .\waddr_reg[3]_0 (control_s_axi_U_n_72),
        .\waddr_reg[3]_1 (control_s_axi_U_n_106),
        .\waddr_reg[3]_10 (control_s_axi_U_n_412),
        .\waddr_reg[3]_11 (control_s_axi_U_n_446),
        .\waddr_reg[3]_2 (control_s_axi_U_n_140),
        .\waddr_reg[3]_3 (control_s_axi_U_n_174),
        .\waddr_reg[3]_4 (control_s_axi_U_n_208),
        .\waddr_reg[3]_5 (control_s_axi_U_n_242),
        .\waddr_reg[3]_6 (control_s_axi_U_n_276),
        .\waddr_reg[3]_7 (control_s_axi_U_n_310),
        .\waddr_reg[3]_8 (control_s_axi_U_n_344),
        .\waddr_reg[3]_9 (control_s_axi_U_n_378),
        .\waddr_reg[4]_0 (control_s_axi_U_n_55),
        .\waddr_reg[4]_1 (control_s_axi_U_n_89),
        .\waddr_reg[4]_10 (control_s_axi_U_n_395),
        .\waddr_reg[4]_11 (control_s_axi_U_n_429),
        .\waddr_reg[4]_2 (control_s_axi_U_n_123),
        .\waddr_reg[4]_3 (control_s_axi_U_n_157),
        .\waddr_reg[4]_4 (control_s_axi_U_n_191),
        .\waddr_reg[4]_5 (control_s_axi_U_n_225),
        .\waddr_reg[4]_6 (control_s_axi_U_n_259),
        .\waddr_reg[4]_7 (control_s_axi_U_n_293),
        .\waddr_reg[4]_8 (control_s_axi_U_n_327),
        .\waddr_reg[4]_9 (control_s_axi_U_n_361),
        .\waddr_reg[5]_0 (control_s_axi_U_n_463),
        .\waddr_reg[5]_1 (control_s_axi_U_n_480),
        .\waddr_reg[5]_2 (control_s_axi_U_n_497),
        .\waddr_reg[5]_3 (control_s_axi_U_n_514),
        .\waddr_reg[8]_0 (control_s_axi_U_n_531));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_muladd_8s_8s_14s_14_4_1 mac_muladd_8s_8s_14s_14_4_1_U33
       (.B(input_r_TDATA_int_regslice),
        .\B_V_data_1_payload_A[13]_i_39 ({mac_muladd_8s_8s_14s_14_4_1_U33_n_4,mac_muladd_8s_8s_14s_14_4_1_U33_n_5,mac_muladd_8s_8s_14s_14_4_1_U33_n_6,mac_muladd_8s_8s_14s_14_4_1_U33_n_7,mac_muladd_8s_8s_14s_14_4_1_U33_n_8,mac_muladd_8s_8s_14s_14_4_1_U33_n_9}),
        .\B_V_data_1_payload_A[7]_i_37 ({mac_muladd_8s_8s_14s_14_4_1_U33_n_2,mac_muladd_8s_8s_14s_14_4_1_U33_n_3}),
        .\B_V_data_1_payload_A_reg[13] ({regslice_both_output_r_V_data_V_U_n_17,regslice_both_output_r_V_data_V_U_n_18,regslice_both_output_r_V_data_V_U_n_19,regslice_both_output_r_V_data_V_U_n_20,regslice_both_output_r_V_data_V_U_n_21,regslice_both_output_r_V_data_V_U_n_22,regslice_both_output_r_V_data_V_U_n_23}),
        .\B_V_data_1_payload_A_reg[13]_0 ({regslice_both_output_r_V_data_V_U_n_10,regslice_both_output_r_V_data_V_U_n_11,regslice_both_output_r_V_data_V_U_n_12,regslice_both_output_r_V_data_V_U_n_13,regslice_both_output_r_V_data_V_U_n_14,regslice_both_output_r_V_data_V_U_n_15,regslice_both_output_r_V_data_V_U_n_16}),
        .\B_V_data_1_payload_A_reg[13]_1 (regslice_both_output_r_V_data_V_U_n_28),
        .\B_V_data_1_payload_A_reg[13]_2 ({regslice_both_output_r_V_data_V_U_n_29,regslice_both_output_r_V_data_V_U_n_30,regslice_both_output_r_V_data_V_U_n_31,regslice_both_output_r_V_data_V_U_n_32}),
        .\B_V_data_1_payload_A_reg[13]_3 ({regslice_both_output_r_V_data_V_U_n_34,regslice_both_output_r_V_data_V_U_n_35,regslice_both_output_r_V_data_V_U_n_36,regslice_both_output_r_V_data_V_U_n_37,regslice_both_output_r_V_data_V_U_n_38}),
        .\B_V_data_1_payload_A_reg[13]_4 (regslice_both_output_r_V_data_V_U_n_33),
        .\B_V_data_1_payload_A_reg[13]_i_14 ({mac_muladd_8s_8s_14s_14_4_1_U56_n_11,mac_muladd_8s_8s_14s_14_4_1_U56_n_12,mac_muladd_8s_8s_14s_14_4_1_U56_n_13,mac_muladd_8s_8s_14s_14_4_1_U56_n_14,mac_muladd_8s_8s_14s_14_4_1_U56_n_15}),
        .\B_V_data_1_payload_A_reg[13]_i_14_0 ({mac_muladd_8s_8s_14s_14_4_1_U35_n_0,mac_muladd_8s_8s_14s_14_4_1_U35_n_1,mac_muladd_8s_8s_14s_14_4_1_U35_n_2,mac_muladd_8s_8s_14s_14_4_1_U35_n_3,mac_muladd_8s_8s_14s_14_4_1_U35_n_4,mac_muladd_8s_8s_14s_14_4_1_U35_n_5,mac_muladd_8s_8s_14s_14_4_1_U35_n_6,mac_muladd_8s_8s_14s_14_4_1_U35_n_7,mac_muladd_8s_8s_14s_14_4_1_U35_n_8,mac_muladd_8s_8s_14s_14_4_1_U35_n_9,mac_muladd_8s_8s_14s_14_4_1_U35_n_10,mac_muladd_8s_8s_14s_14_4_1_U35_n_11,mac_muladd_8s_8s_14s_14_4_1_U35_n_12}),
        .\B_V_data_1_payload_A_reg[13]_i_14_1 ({mac_muladd_8s_8s_14s_14_4_1_U56_n_2,mac_muladd_8s_8s_14s_14_4_1_U56_n_3,mac_muladd_8s_8s_14s_14_4_1_U56_n_4,mac_muladd_8s_8s_14s_14_4_1_U56_n_5,mac_muladd_8s_8s_14s_14_4_1_U56_n_6,mac_muladd_8s_8s_14s_14_4_1_U56_n_7,mac_muladd_8s_8s_14s_14_4_1_U56_n_8,mac_muladd_8s_8s_14s_14_4_1_U56_n_9}),
        .\B_V_data_1_payload_A_reg[7] (regslice_both_output_r_V_data_V_U_n_2),
        .\B_V_data_1_payload_A_reg[7]_0 (regslice_both_output_r_V_data_V_U_n_24),
        .\B_V_data_1_payload_A_reg[7]_1 (regslice_both_output_r_V_data_V_U_n_25),
        .\B_V_data_1_payload_A_reg[7]_2 (regslice_both_output_r_V_data_V_U_n_26),
        .\B_V_data_1_payload_A_reg[7]_3 (regslice_both_output_r_V_data_V_U_n_27),
        .\B_V_data_1_payload_A_reg[7]_4 ({regslice_both_output_r_V_data_V_U_n_42,regslice_both_output_r_V_data_V_U_n_43}),
        .CEP(regslice_both_input_r_V_data_V_U_n_3),
        .D(output_r_TDATA_int_regslice),
        .DI(regslice_both_output_r_V_data_V_U_n_44),
        .DSP_ALU_INST(ap_CS_fsm_state1),
        .DSP_ALU_INST_0(filter_1),
        .O({regslice_both_output_r_V_data_V_U_n_3,regslice_both_output_r_V_data_V_U_n_4,regslice_both_output_r_V_data_V_U_n_5,regslice_both_output_r_V_data_V_U_n_6,regslice_both_output_r_V_data_V_U_n_7,regslice_both_output_r_V_data_V_U_n_8,regslice_both_output_r_V_data_V_U_n_9}),
        .P({mac_muladd_8s_8s_14s_14_4_1_U33_n_0,mac_muladd_8s_8s_14s_14_4_1_U33_n_1}),
        .Q(filter_0),
        .S(mac_muladd_8s_8s_14s_14_4_1_U35_n_13),
        .ap_clk(ap_clk),
        .input_r_TREADY_int_regslice(input_r_TREADY_int_regslice));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_muladd_8s_8s_14s_14_4_1_0 mac_muladd_8s_8s_14s_14_4_1_U34
       (.\B_V_data_1_payload_A[13]_i_314 ({mac_muladd_8s_8s_14s_14_4_1_U34_n_10,mac_muladd_8s_8s_14s_14_4_1_U34_n_11,mac_muladd_8s_8s_14s_14_4_1_U34_n_12,mac_muladd_8s_8s_14s_14_4_1_U34_n_13,mac_muladd_8s_8s_14s_14_4_1_U34_n_14,mac_muladd_8s_8s_14s_14_4_1_U34_n_15}),
        .\B_V_data_1_payload_A_reg[13]_i_131 ({mac_muladd_8s_8s_14s_14_4_1_U37_n_1,mac_muladd_8s_8s_14s_14_4_1_U37_n_2,mac_muladd_8s_8s_14s_14_4_1_U37_n_3,mac_muladd_8s_8s_14s_14_4_1_U37_n_4,mac_muladd_8s_8s_14s_14_4_1_U37_n_5,mac_muladd_8s_8s_14s_14_4_1_U37_n_6,mac_muladd_8s_8s_14s_14_4_1_U37_n_7,mac_muladd_8s_8s_14s_14_4_1_U37_n_8,mac_muladd_8s_8s_14s_14_4_1_U37_n_9,mac_muladd_8s_8s_14s_14_4_1_U37_n_10,mac_muladd_8s_8s_14s_14_4_1_U37_n_11,mac_muladd_8s_8s_14s_14_4_1_U37_n_12,mac_muladd_8s_8s_14s_14_4_1_U37_n_13}),
        .\B_V_data_1_payload_A_reg[13]_i_131_0 ({mac_muladd_8s_8s_14s_14_4_1_U39_n_0,mac_muladd_8s_8s_14s_14_4_1_U39_n_1,mac_muladd_8s_8s_14s_14_4_1_U39_n_2,mac_muladd_8s_8s_14s_14_4_1_U39_n_3,mac_muladd_8s_8s_14s_14_4_1_U39_n_4,mac_muladd_8s_8s_14s_14_4_1_U39_n_5,mac_muladd_8s_8s_14s_14_4_1_U39_n_6,mac_muladd_8s_8s_14s_14_4_1_U39_n_7,mac_muladd_8s_8s_14s_14_4_1_U39_n_8,mac_muladd_8s_8s_14s_14_4_1_U39_n_9,mac_muladd_8s_8s_14s_14_4_1_U39_n_10,mac_muladd_8s_8s_14s_14_4_1_U39_n_11,mac_muladd_8s_8s_14s_14_4_1_U39_n_12}),
        .CEP(regslice_both_input_r_V_data_V_U_n_6),
        .DSP_ALU_INST(signal_V_1),
        .DSP_ALU_INST_0(filter_3),
        .DSP_ALU_INST_1(signal_V_0),
        .DSP_ALU_INST_2(filter_2),
        .O({mac_muladd_8s_8s_14s_14_4_1_U34_n_2,mac_muladd_8s_8s_14s_14_4_1_U34_n_3,mac_muladd_8s_8s_14s_14_4_1_U34_n_4,mac_muladd_8s_8s_14s_14_4_1_U34_n_5,mac_muladd_8s_8s_14s_14_4_1_U34_n_6,mac_muladd_8s_8s_14s_14_4_1_U34_n_7,mac_muladd_8s_8s_14s_14_4_1_U34_n_8,mac_muladd_8s_8s_14s_14_4_1_U34_n_9}),
        .P({mac_muladd_8s_8s_14s_14_4_1_U34_n_0,mac_muladd_8s_8s_14s_14_4_1_U34_n_1}),
        .Q({ap_CS_fsm_state3,ap_CS_fsm_state1}),
        .S(mac_muladd_8s_8s_14s_14_4_1_U39_n_13),
        .ap_clk(ap_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_muladd_8s_8s_14s_14_4_1_1 mac_muladd_8s_8s_14s_14_4_1_U35
       (.A(int_filter_40),
        .\B_V_data_1_payload_A_reg[13]_i_14 ({mac_muladd_8s_8s_14s_14_4_1_U33_n_0,mac_muladd_8s_8s_14s_14_4_1_U33_n_1}),
        .CEP(regslice_both_input_r_V_data_V_U_n_3),
        .DSP_ALU_INST(filter_5),
        .DSP_ALU_INST_0({ap_CS_fsm_state3,ap_CS_fsm_state1}),
        .DSP_ALU_INST_1(signal_V_1),
        .E(control_s_axi_U_n_38),
        .O({mac_muladd_8s_8s_14s_14_4_1_U56_n_10,mac_muladd_8s_8s_14s_14_4_1_U56_n_11}),
        .P({mac_muladd_8s_8s_14s_14_4_1_U35_n_0,mac_muladd_8s_8s_14s_14_4_1_U35_n_1,mac_muladd_8s_8s_14s_14_4_1_U35_n_2,mac_muladd_8s_8s_14s_14_4_1_U35_n_3,mac_muladd_8s_8s_14s_14_4_1_U35_n_4,mac_muladd_8s_8s_14s_14_4_1_U35_n_5,mac_muladd_8s_8s_14s_14_4_1_U35_n_6,mac_muladd_8s_8s_14s_14_4_1_U35_n_7,mac_muladd_8s_8s_14s_14_4_1_U35_n_8,mac_muladd_8s_8s_14s_14_4_1_U35_n_9,mac_muladd_8s_8s_14s_14_4_1_U35_n_10,mac_muladd_8s_8s_14s_14_4_1_U35_n_11,mac_muladd_8s_8s_14s_14_4_1_U35_n_12}),
        .Q(signal_V_3),
        .RSTB(ap_rst_n_inv),
        .S(mac_muladd_8s_8s_14s_14_4_1_U35_n_13),
        .ap_clk(ap_clk),
        .input_r_TREADY_int_regslice(input_r_TREADY_int_regslice));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_muladd_8s_8s_14s_14_4_1_2 mac_muladd_8s_8s_14s_14_4_1_U36
       (.CEP(regslice_both_input_r_V_data_V_U_n_6),
        .DSP_ALU_INST(filter_7),
        .DSP_ALU_INST_0(control_s_axi_U_n_55),
        .DSP_ALU_INST_1(signal_V_3),
        .DSP_ALU_INST_2(int_filter_60),
        .DSP_OUTPUT_INST(ap_CS_fsm_state1),
        .P({mac_muladd_8s_8s_14s_14_4_1_U36_n_0,mac_muladd_8s_8s_14s_14_4_1_U36_n_1,mac_muladd_8s_8s_14s_14_4_1_U36_n_2,mac_muladd_8s_8s_14s_14_4_1_U36_n_3,mac_muladd_8s_8s_14s_14_4_1_U36_n_4,mac_muladd_8s_8s_14s_14_4_1_U36_n_5,mac_muladd_8s_8s_14s_14_4_1_U36_n_6,mac_muladd_8s_8s_14s_14_4_1_U36_n_7,mac_muladd_8s_8s_14s_14_4_1_U36_n_8,mac_muladd_8s_8s_14s_14_4_1_U36_n_9,mac_muladd_8s_8s_14s_14_4_1_U36_n_10,mac_muladd_8s_8s_14s_14_4_1_U36_n_11,mac_muladd_8s_8s_14s_14_4_1_U36_n_12,mac_muladd_8s_8s_14s_14_4_1_U36_n_13}),
        .Q(signal_V_5),
        .RSTB(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .input_r_TREADY_int_regslice(input_r_TREADY_int_regslice));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_muladd_8s_8s_14s_14_4_1_3 mac_muladd_8s_8s_14s_14_4_1_U37
       (.B(int_filter_80),
        .CEP(regslice_both_input_r_V_data_V_U_n_6),
        .DSP_ALU_INST(filter_9),
        .DSP_ALU_INST_0(control_s_axi_U_n_72),
        .DSP_ALU_INST_1(signal_V_5),
        .DSP_OUTPUT_INST(ap_CS_fsm_state1),
        .P({mac_muladd_8s_8s_14s_14_4_1_U37_n_0,mac_muladd_8s_8s_14s_14_4_1_U37_n_1,mac_muladd_8s_8s_14s_14_4_1_U37_n_2,mac_muladd_8s_8s_14s_14_4_1_U37_n_3,mac_muladd_8s_8s_14s_14_4_1_U37_n_4,mac_muladd_8s_8s_14s_14_4_1_U37_n_5,mac_muladd_8s_8s_14s_14_4_1_U37_n_6,mac_muladd_8s_8s_14s_14_4_1_U37_n_7,mac_muladd_8s_8s_14s_14_4_1_U37_n_8,mac_muladd_8s_8s_14s_14_4_1_U37_n_9,mac_muladd_8s_8s_14s_14_4_1_U37_n_10,mac_muladd_8s_8s_14s_14_4_1_U37_n_11,mac_muladd_8s_8s_14s_14_4_1_U37_n_12,mac_muladd_8s_8s_14s_14_4_1_U37_n_13}),
        .Q(signal_V_7),
        .RSTB(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .input_r_TREADY_int_regslice(input_r_TREADY_int_regslice));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_muladd_8s_8s_14s_14_4_1_4 mac_muladd_8s_8s_14s_14_4_1_U38
       (.\B_V_data_1_payload_A[13]_i_325 ({mac_muladd_8s_8s_14s_14_4_1_U38_n_10,mac_muladd_8s_8s_14s_14_4_1_U38_n_11,mac_muladd_8s_8s_14s_14_4_1_U38_n_12,mac_muladd_8s_8s_14s_14_4_1_U38_n_13,mac_muladd_8s_8s_14s_14_4_1_U38_n_14,mac_muladd_8s_8s_14s_14_4_1_U38_n_15}),
        .\B_V_data_1_payload_A_reg[13]_i_132 ({mac_muladd_8s_8s_14s_14_4_1_U36_n_1,mac_muladd_8s_8s_14s_14_4_1_U36_n_2,mac_muladd_8s_8s_14s_14_4_1_U36_n_3,mac_muladd_8s_8s_14s_14_4_1_U36_n_4,mac_muladd_8s_8s_14s_14_4_1_U36_n_5,mac_muladd_8s_8s_14s_14_4_1_U36_n_6,mac_muladd_8s_8s_14s_14_4_1_U36_n_7,mac_muladd_8s_8s_14s_14_4_1_U36_n_8,mac_muladd_8s_8s_14s_14_4_1_U36_n_9,mac_muladd_8s_8s_14s_14_4_1_U36_n_10,mac_muladd_8s_8s_14s_14_4_1_U36_n_11,mac_muladd_8s_8s_14s_14_4_1_U36_n_12,mac_muladd_8s_8s_14s_14_4_1_U36_n_13}),
        .\B_V_data_1_payload_A_reg[13]_i_132_0 ({mac_muladd_8s_8s_14s_14_4_1_U41_n_0,mac_muladd_8s_8s_14s_14_4_1_U41_n_1,mac_muladd_8s_8s_14s_14_4_1_U41_n_2,mac_muladd_8s_8s_14s_14_4_1_U41_n_3,mac_muladd_8s_8s_14s_14_4_1_U41_n_4,mac_muladd_8s_8s_14s_14_4_1_U41_n_5,mac_muladd_8s_8s_14s_14_4_1_U41_n_6,mac_muladd_8s_8s_14s_14_4_1_U41_n_7,mac_muladd_8s_8s_14s_14_4_1_U41_n_8,mac_muladd_8s_8s_14s_14_4_1_U41_n_9,mac_muladd_8s_8s_14s_14_4_1_U41_n_10,mac_muladd_8s_8s_14s_14_4_1_U41_n_11,mac_muladd_8s_8s_14s_14_4_1_U41_n_12}),
        .CEP(regslice_both_input_r_V_data_V_U_n_6),
        .DSP_ALU_INST(filter_11),
        .DSP_ALU_INST_0(control_s_axi_U_n_89),
        .DSP_ALU_INST_1(int_filter_100),
        .DSP_ALU_INST_2(signal_V_7),
        .DSP_OUTPUT_INST(ap_CS_fsm_state1),
        .O({mac_muladd_8s_8s_14s_14_4_1_U38_n_2,mac_muladd_8s_8s_14s_14_4_1_U38_n_3,mac_muladd_8s_8s_14s_14_4_1_U38_n_4,mac_muladd_8s_8s_14s_14_4_1_U38_n_5,mac_muladd_8s_8s_14s_14_4_1_U38_n_6,mac_muladd_8s_8s_14s_14_4_1_U38_n_7,mac_muladd_8s_8s_14s_14_4_1_U38_n_8,mac_muladd_8s_8s_14s_14_4_1_U38_n_9}),
        .P({mac_muladd_8s_8s_14s_14_4_1_U38_n_0,mac_muladd_8s_8s_14s_14_4_1_U38_n_1}),
        .Q(signal_V_9),
        .RSTB(ap_rst_n_inv),
        .S(mac_muladd_8s_8s_14s_14_4_1_U41_n_13),
        .ap_clk(ap_clk),
        .input_r_TREADY_int_regslice(input_r_TREADY_int_regslice));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_muladd_8s_8s_14s_14_4_1_5 mac_muladd_8s_8s_14s_14_4_1_U39
       (.\B_V_data_1_payload_A_reg[13]_i_131 ({mac_muladd_8s_8s_14s_14_4_1_U37_n_0,mac_muladd_8s_8s_14s_14_4_1_U37_n_1}),
        .\B_V_data_1_payload_A_reg[13]_i_131_0 ({mac_muladd_8s_8s_14s_14_4_1_U34_n_0,mac_muladd_8s_8s_14s_14_4_1_U34_n_1}),
        .CEP(regslice_both_input_r_V_data_V_U_n_6),
        .DSP_ALU_INST(filter_13),
        .DSP_ALU_INST_0(control_s_axi_U_n_106),
        .DSP_ALU_INST_1(int_filter_120),
        .DSP_ALU_INST_2(signal_V_9),
        .DSP_OUTPUT_INST(ap_CS_fsm_state1),
        .P({mac_muladd_8s_8s_14s_14_4_1_U39_n_0,mac_muladd_8s_8s_14s_14_4_1_U39_n_1,mac_muladd_8s_8s_14s_14_4_1_U39_n_2,mac_muladd_8s_8s_14s_14_4_1_U39_n_3,mac_muladd_8s_8s_14s_14_4_1_U39_n_4,mac_muladd_8s_8s_14s_14_4_1_U39_n_5,mac_muladd_8s_8s_14s_14_4_1_U39_n_6,mac_muladd_8s_8s_14s_14_4_1_U39_n_7,mac_muladd_8s_8s_14s_14_4_1_U39_n_8,mac_muladd_8s_8s_14s_14_4_1_U39_n_9,mac_muladd_8s_8s_14s_14_4_1_U39_n_10,mac_muladd_8s_8s_14s_14_4_1_U39_n_11,mac_muladd_8s_8s_14s_14_4_1_U39_n_12}),
        .Q(signal_V_11),
        .RSTB(ap_rst_n_inv),
        .S(mac_muladd_8s_8s_14s_14_4_1_U39_n_13),
        .ap_clk(ap_clk),
        .input_r_TREADY_int_regslice(input_r_TREADY_int_regslice));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_muladd_8s_8s_14s_14_4_1_6 mac_muladd_8s_8s_14s_14_4_1_U40
       (.\B_V_data_1_payload_A[13]_i_247 ({mac_muladd_8s_8s_14s_14_4_1_U40_n_10,mac_muladd_8s_8s_14s_14_4_1_U40_n_11,mac_muladd_8s_8s_14s_14_4_1_U40_n_12,mac_muladd_8s_8s_14s_14_4_1_U40_n_13,mac_muladd_8s_8s_14s_14_4_1_U40_n_14,mac_muladd_8s_8s_14s_14_4_1_U40_n_15}),
        .\B_V_data_1_payload_A_reg[13]_i_126 ({mac_muladd_8s_8s_14s_14_4_1_U49_n_1,mac_muladd_8s_8s_14s_14_4_1_U49_n_2,mac_muladd_8s_8s_14s_14_4_1_U49_n_3,mac_muladd_8s_8s_14s_14_4_1_U49_n_4,mac_muladd_8s_8s_14s_14_4_1_U49_n_5,mac_muladd_8s_8s_14s_14_4_1_U49_n_6,mac_muladd_8s_8s_14s_14_4_1_U49_n_7,mac_muladd_8s_8s_14s_14_4_1_U49_n_8,mac_muladd_8s_8s_14s_14_4_1_U49_n_9,mac_muladd_8s_8s_14s_14_4_1_U49_n_10,mac_muladd_8s_8s_14s_14_4_1_U49_n_11,mac_muladd_8s_8s_14s_14_4_1_U49_n_12,mac_muladd_8s_8s_14s_14_4_1_U49_n_13}),
        .\B_V_data_1_payload_A_reg[13]_i_126_0 ({mac_muladd_8s_8s_14s_14_4_1_U51_n_0,mac_muladd_8s_8s_14s_14_4_1_U51_n_1,mac_muladd_8s_8s_14s_14_4_1_U51_n_2,mac_muladd_8s_8s_14s_14_4_1_U51_n_3,mac_muladd_8s_8s_14s_14_4_1_U51_n_4,mac_muladd_8s_8s_14s_14_4_1_U51_n_5,mac_muladd_8s_8s_14s_14_4_1_U51_n_6,mac_muladd_8s_8s_14s_14_4_1_U51_n_7,mac_muladd_8s_8s_14s_14_4_1_U51_n_8,mac_muladd_8s_8s_14s_14_4_1_U51_n_9,mac_muladd_8s_8s_14s_14_4_1_U51_n_10,mac_muladd_8s_8s_14s_14_4_1_U51_n_11,mac_muladd_8s_8s_14s_14_4_1_U51_n_12}),
        .CEP(regslice_both_input_r_V_data_V_U_n_5),
        .DSP_ALU_INST(filter_15),
        .DSP_ALU_INST_0(control_s_axi_U_n_123),
        .DSP_ALU_INST_1(int_filter_140),
        .DSP_ALU_INST_2(signal_V_11),
        .DSP_OUTPUT_INST(ap_CS_fsm_state1),
        .O({mac_muladd_8s_8s_14s_14_4_1_U40_n_2,mac_muladd_8s_8s_14s_14_4_1_U40_n_3,mac_muladd_8s_8s_14s_14_4_1_U40_n_4,mac_muladd_8s_8s_14s_14_4_1_U40_n_5,mac_muladd_8s_8s_14s_14_4_1_U40_n_6,mac_muladd_8s_8s_14s_14_4_1_U40_n_7,mac_muladd_8s_8s_14s_14_4_1_U40_n_8,mac_muladd_8s_8s_14s_14_4_1_U40_n_9}),
        .P({mac_muladd_8s_8s_14s_14_4_1_U40_n_0,mac_muladd_8s_8s_14s_14_4_1_U40_n_1}),
        .Q(signal_V_13),
        .RSTB(ap_rst_n_inv),
        .S(mac_muladd_8s_8s_14s_14_4_1_U51_n_13),
        .ap_clk(ap_clk),
        .input_r_TREADY_int_regslice(input_r_TREADY_int_regslice));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_muladd_8s_8s_14s_14_4_1_7 mac_muladd_8s_8s_14s_14_4_1_U41
       (.\B_V_data_1_payload_A_reg[13]_i_132 ({mac_muladd_8s_8s_14s_14_4_1_U36_n_0,mac_muladd_8s_8s_14s_14_4_1_U36_n_1}),
        .\B_V_data_1_payload_A_reg[13]_i_132_0 ({mac_muladd_8s_8s_14s_14_4_1_U38_n_0,mac_muladd_8s_8s_14s_14_4_1_U38_n_1}),
        .CEP(regslice_both_input_r_V_data_V_U_n_6),
        .DSP_ALU_INST(filter_17),
        .DSP_ALU_INST_0(control_s_axi_U_n_140),
        .DSP_ALU_INST_1(int_filter_160),
        .DSP_ALU_INST_2(signal_V_13),
        .DSP_OUTPUT_INST(ap_CS_fsm_state1),
        .P({mac_muladd_8s_8s_14s_14_4_1_U41_n_0,mac_muladd_8s_8s_14s_14_4_1_U41_n_1,mac_muladd_8s_8s_14s_14_4_1_U41_n_2,mac_muladd_8s_8s_14s_14_4_1_U41_n_3,mac_muladd_8s_8s_14s_14_4_1_U41_n_4,mac_muladd_8s_8s_14s_14_4_1_U41_n_5,mac_muladd_8s_8s_14s_14_4_1_U41_n_6,mac_muladd_8s_8s_14s_14_4_1_U41_n_7,mac_muladd_8s_8s_14s_14_4_1_U41_n_8,mac_muladd_8s_8s_14s_14_4_1_U41_n_9,mac_muladd_8s_8s_14s_14_4_1_U41_n_10,mac_muladd_8s_8s_14s_14_4_1_U41_n_11,mac_muladd_8s_8s_14s_14_4_1_U41_n_12}),
        .Q(signal_V_15),
        .RSTB(ap_rst_n_inv),
        .S(mac_muladd_8s_8s_14s_14_4_1_U41_n_13),
        .ap_clk(ap_clk),
        .input_r_TREADY_int_regslice(input_r_TREADY_int_regslice));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_muladd_8s_8s_14s_14_4_1_8 mac_muladd_8s_8s_14s_14_4_1_U42
       (.CEP(regslice_both_input_r_V_data_V_U_n_6),
        .DSP_ALU_INST(filter_19),
        .DSP_ALU_INST_0(control_s_axi_U_n_157),
        .DSP_ALU_INST_1(int_filter_180),
        .DSP_ALU_INST_2(signal_V_15),
        .DSP_OUTPUT_INST(ap_CS_fsm_state1),
        .P({mac_muladd_8s_8s_14s_14_4_1_U42_n_0,mac_muladd_8s_8s_14s_14_4_1_U42_n_1,mac_muladd_8s_8s_14s_14_4_1_U42_n_2,mac_muladd_8s_8s_14s_14_4_1_U42_n_3,mac_muladd_8s_8s_14s_14_4_1_U42_n_4,mac_muladd_8s_8s_14s_14_4_1_U42_n_5,mac_muladd_8s_8s_14s_14_4_1_U42_n_6,mac_muladd_8s_8s_14s_14_4_1_U42_n_7,mac_muladd_8s_8s_14s_14_4_1_U42_n_8,mac_muladd_8s_8s_14s_14_4_1_U42_n_9,mac_muladd_8s_8s_14s_14_4_1_U42_n_10,mac_muladd_8s_8s_14s_14_4_1_U42_n_11,mac_muladd_8s_8s_14s_14_4_1_U42_n_12,mac_muladd_8s_8s_14s_14_4_1_U42_n_13}),
        .Q(signal_V_17),
        .RSTB(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .input_r_TREADY_int_regslice(input_r_TREADY_int_regslice));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_muladd_8s_8s_14s_14_4_1_9 mac_muladd_8s_8s_14s_14_4_1_U43
       (.\B_V_data_1_payload_A[13]_i_336 ({mac_muladd_8s_8s_14s_14_4_1_U43_n_10,mac_muladd_8s_8s_14s_14_4_1_U43_n_11,mac_muladd_8s_8s_14s_14_4_1_U43_n_12,mac_muladd_8s_8s_14s_14_4_1_U43_n_13,mac_muladd_8s_8s_14s_14_4_1_U43_n_14,mac_muladd_8s_8s_14s_14_4_1_U43_n_15}),
        .\B_V_data_1_payload_A_reg[13]_i_133 ({mac_muladd_8s_8s_14s_14_4_1_U42_n_1,mac_muladd_8s_8s_14s_14_4_1_U42_n_2,mac_muladd_8s_8s_14s_14_4_1_U42_n_3,mac_muladd_8s_8s_14s_14_4_1_U42_n_4,mac_muladd_8s_8s_14s_14_4_1_U42_n_5,mac_muladd_8s_8s_14s_14_4_1_U42_n_6,mac_muladd_8s_8s_14s_14_4_1_U42_n_7,mac_muladd_8s_8s_14s_14_4_1_U42_n_8,mac_muladd_8s_8s_14s_14_4_1_U42_n_9,mac_muladd_8s_8s_14s_14_4_1_U42_n_10,mac_muladd_8s_8s_14s_14_4_1_U42_n_11,mac_muladd_8s_8s_14s_14_4_1_U42_n_12,mac_muladd_8s_8s_14s_14_4_1_U42_n_13}),
        .\B_V_data_1_payload_A_reg[13]_i_133_0 ({mac_muladd_8s_8s_14s_14_4_1_U45_n_0,mac_muladd_8s_8s_14s_14_4_1_U45_n_1,mac_muladd_8s_8s_14s_14_4_1_U45_n_2,mac_muladd_8s_8s_14s_14_4_1_U45_n_3,mac_muladd_8s_8s_14s_14_4_1_U45_n_4,mac_muladd_8s_8s_14s_14_4_1_U45_n_5,mac_muladd_8s_8s_14s_14_4_1_U45_n_6,mac_muladd_8s_8s_14s_14_4_1_U45_n_7,mac_muladd_8s_8s_14s_14_4_1_U45_n_8,mac_muladd_8s_8s_14s_14_4_1_U45_n_9,mac_muladd_8s_8s_14s_14_4_1_U45_n_10,mac_muladd_8s_8s_14s_14_4_1_U45_n_11,mac_muladd_8s_8s_14s_14_4_1_U45_n_12}),
        .CEP(regslice_both_input_r_V_data_V_U_n_6),
        .DSP_ALU_INST(filter_21),
        .DSP_ALU_INST_0(control_s_axi_U_n_174),
        .DSP_ALU_INST_1(int_filter_200),
        .DSP_ALU_INST_2(signal_V_17),
        .DSP_OUTPUT_INST(ap_CS_fsm_state1),
        .O({mac_muladd_8s_8s_14s_14_4_1_U43_n_2,mac_muladd_8s_8s_14s_14_4_1_U43_n_3,mac_muladd_8s_8s_14s_14_4_1_U43_n_4,mac_muladd_8s_8s_14s_14_4_1_U43_n_5,mac_muladd_8s_8s_14s_14_4_1_U43_n_6,mac_muladd_8s_8s_14s_14_4_1_U43_n_7,mac_muladd_8s_8s_14s_14_4_1_U43_n_8,mac_muladd_8s_8s_14s_14_4_1_U43_n_9}),
        .P({mac_muladd_8s_8s_14s_14_4_1_U43_n_0,mac_muladd_8s_8s_14s_14_4_1_U43_n_1}),
        .Q(signal_V_19),
        .RSTB(ap_rst_n_inv),
        .S(mac_muladd_8s_8s_14s_14_4_1_U45_n_13),
        .ap_clk(ap_clk),
        .input_r_TREADY_int_regslice(input_r_TREADY_int_regslice));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_muladd_8s_8s_14s_14_4_1_10 mac_muladd_8s_8s_14s_14_4_1_U44
       (.\B_V_data_1_payload_A_reg[13]_i_125 ({mac_muladd_8s_8s_14s_14_4_1_U46_n_0,mac_muladd_8s_8s_14s_14_4_1_U46_n_1}),
        .\B_V_data_1_payload_A_reg[13]_i_125_0 ({mac_muladd_8s_8s_14s_14_4_1_U47_n_0,mac_muladd_8s_8s_14s_14_4_1_U47_n_1}),
        .CEP(regslice_both_input_r_V_data_V_U_n_5),
        .DSP_ALU_INST(filter_23),
        .DSP_ALU_INST_0(control_s_axi_U_n_191),
        .DSP_ALU_INST_1(int_filter_220),
        .DSP_ALU_INST_2(signal_V_19),
        .DSP_OUTPUT_INST(ap_CS_fsm_state1),
        .P({mac_muladd_8s_8s_14s_14_4_1_U44_n_0,mac_muladd_8s_8s_14s_14_4_1_U44_n_1,mac_muladd_8s_8s_14s_14_4_1_U44_n_2,mac_muladd_8s_8s_14s_14_4_1_U44_n_3,mac_muladd_8s_8s_14s_14_4_1_U44_n_4,mac_muladd_8s_8s_14s_14_4_1_U44_n_5,mac_muladd_8s_8s_14s_14_4_1_U44_n_6,mac_muladd_8s_8s_14s_14_4_1_U44_n_7,mac_muladd_8s_8s_14s_14_4_1_U44_n_8,mac_muladd_8s_8s_14s_14_4_1_U44_n_9,mac_muladd_8s_8s_14s_14_4_1_U44_n_10,mac_muladd_8s_8s_14s_14_4_1_U44_n_11,mac_muladd_8s_8s_14s_14_4_1_U44_n_12}),
        .Q(signal_V_21),
        .RSTB(ap_rst_n_inv),
        .S(mac_muladd_8s_8s_14s_14_4_1_U44_n_13),
        .ap_clk(ap_clk),
        .input_r_TREADY_int_regslice(input_r_TREADY_int_regslice));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_muladd_8s_8s_14s_14_4_1_11 mac_muladd_8s_8s_14s_14_4_1_U45
       (.\B_V_data_1_payload_A_reg[13]_i_133 ({mac_muladd_8s_8s_14s_14_4_1_U42_n_0,mac_muladd_8s_8s_14s_14_4_1_U42_n_1}),
        .\B_V_data_1_payload_A_reg[13]_i_133_0 ({mac_muladd_8s_8s_14s_14_4_1_U43_n_0,mac_muladd_8s_8s_14s_14_4_1_U43_n_1}),
        .CEP(regslice_both_input_r_V_data_V_U_n_6),
        .DSP_ALU_INST(filter_25),
        .DSP_ALU_INST_0(control_s_axi_U_n_208),
        .DSP_ALU_INST_1(int_filter_240),
        .DSP_ALU_INST_2(signal_V_21),
        .DSP_OUTPUT_INST(ap_CS_fsm_state1),
        .P({mac_muladd_8s_8s_14s_14_4_1_U45_n_0,mac_muladd_8s_8s_14s_14_4_1_U45_n_1,mac_muladd_8s_8s_14s_14_4_1_U45_n_2,mac_muladd_8s_8s_14s_14_4_1_U45_n_3,mac_muladd_8s_8s_14s_14_4_1_U45_n_4,mac_muladd_8s_8s_14s_14_4_1_U45_n_5,mac_muladd_8s_8s_14s_14_4_1_U45_n_6,mac_muladd_8s_8s_14s_14_4_1_U45_n_7,mac_muladd_8s_8s_14s_14_4_1_U45_n_8,mac_muladd_8s_8s_14s_14_4_1_U45_n_9,mac_muladd_8s_8s_14s_14_4_1_U45_n_10,mac_muladd_8s_8s_14s_14_4_1_U45_n_11,mac_muladd_8s_8s_14s_14_4_1_U45_n_12}),
        .Q(signal_V_23),
        .RSTB(ap_rst_n_inv),
        .S(mac_muladd_8s_8s_14s_14_4_1_U45_n_13),
        .ap_clk(ap_clk),
        .input_r_TREADY_int_regslice(input_r_TREADY_int_regslice));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_muladd_8s_8s_14s_14_4_1_12 mac_muladd_8s_8s_14s_14_4_1_U46
       (.CEP(regslice_both_input_r_V_data_V_U_n_5),
        .DSP_ALU_INST(filter_27),
        .DSP_ALU_INST_0(control_s_axi_U_n_225),
        .DSP_ALU_INST_1(int_filter_260),
        .DSP_ALU_INST_2(signal_V_23),
        .DSP_OUTPUT_INST(ap_CS_fsm_state1),
        .P({mac_muladd_8s_8s_14s_14_4_1_U46_n_0,mac_muladd_8s_8s_14s_14_4_1_U46_n_1,mac_muladd_8s_8s_14s_14_4_1_U46_n_2,mac_muladd_8s_8s_14s_14_4_1_U46_n_3,mac_muladd_8s_8s_14s_14_4_1_U46_n_4,mac_muladd_8s_8s_14s_14_4_1_U46_n_5,mac_muladd_8s_8s_14s_14_4_1_U46_n_6,mac_muladd_8s_8s_14s_14_4_1_U46_n_7,mac_muladd_8s_8s_14s_14_4_1_U46_n_8,mac_muladd_8s_8s_14s_14_4_1_U46_n_9,mac_muladd_8s_8s_14s_14_4_1_U46_n_10,mac_muladd_8s_8s_14s_14_4_1_U46_n_11,mac_muladd_8s_8s_14s_14_4_1_U46_n_12,mac_muladd_8s_8s_14s_14_4_1_U46_n_13}),
        .Q(signal_V_25),
        .RSTB(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .input_r_TREADY_int_regslice(input_r_TREADY_int_regslice));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_muladd_8s_8s_14s_14_4_1_13 mac_muladd_8s_8s_14s_14_4_1_U47
       (.\B_V_data_1_payload_A[13]_i_236 ({mac_muladd_8s_8s_14s_14_4_1_U47_n_10,mac_muladd_8s_8s_14s_14_4_1_U47_n_11,mac_muladd_8s_8s_14s_14_4_1_U47_n_12,mac_muladd_8s_8s_14s_14_4_1_U47_n_13,mac_muladd_8s_8s_14s_14_4_1_U47_n_14,mac_muladd_8s_8s_14s_14_4_1_U47_n_15}),
        .\B_V_data_1_payload_A_reg[13]_i_125 ({mac_muladd_8s_8s_14s_14_4_1_U46_n_1,mac_muladd_8s_8s_14s_14_4_1_U46_n_2,mac_muladd_8s_8s_14s_14_4_1_U46_n_3,mac_muladd_8s_8s_14s_14_4_1_U46_n_4,mac_muladd_8s_8s_14s_14_4_1_U46_n_5,mac_muladd_8s_8s_14s_14_4_1_U46_n_6,mac_muladd_8s_8s_14s_14_4_1_U46_n_7,mac_muladd_8s_8s_14s_14_4_1_U46_n_8,mac_muladd_8s_8s_14s_14_4_1_U46_n_9,mac_muladd_8s_8s_14s_14_4_1_U46_n_10,mac_muladd_8s_8s_14s_14_4_1_U46_n_11,mac_muladd_8s_8s_14s_14_4_1_U46_n_12,mac_muladd_8s_8s_14s_14_4_1_U46_n_13}),
        .\B_V_data_1_payload_A_reg[13]_i_125_0 ({mac_muladd_8s_8s_14s_14_4_1_U44_n_0,mac_muladd_8s_8s_14s_14_4_1_U44_n_1,mac_muladd_8s_8s_14s_14_4_1_U44_n_2,mac_muladd_8s_8s_14s_14_4_1_U44_n_3,mac_muladd_8s_8s_14s_14_4_1_U44_n_4,mac_muladd_8s_8s_14s_14_4_1_U44_n_5,mac_muladd_8s_8s_14s_14_4_1_U44_n_6,mac_muladd_8s_8s_14s_14_4_1_U44_n_7,mac_muladd_8s_8s_14s_14_4_1_U44_n_8,mac_muladd_8s_8s_14s_14_4_1_U44_n_9,mac_muladd_8s_8s_14s_14_4_1_U44_n_10,mac_muladd_8s_8s_14s_14_4_1_U44_n_11,mac_muladd_8s_8s_14s_14_4_1_U44_n_12}),
        .CEP(regslice_both_input_r_V_data_V_U_n_5),
        .DSP_ALU_INST(filter_29),
        .DSP_ALU_INST_0(control_s_axi_U_n_242),
        .DSP_ALU_INST_1(int_filter_280),
        .DSP_ALU_INST_2(signal_V_25),
        .DSP_OUTPUT_INST(ap_CS_fsm_state1),
        .O({mac_muladd_8s_8s_14s_14_4_1_U47_n_2,mac_muladd_8s_8s_14s_14_4_1_U47_n_3,mac_muladd_8s_8s_14s_14_4_1_U47_n_4,mac_muladd_8s_8s_14s_14_4_1_U47_n_5,mac_muladd_8s_8s_14s_14_4_1_U47_n_6,mac_muladd_8s_8s_14s_14_4_1_U47_n_7,mac_muladd_8s_8s_14s_14_4_1_U47_n_8,mac_muladd_8s_8s_14s_14_4_1_U47_n_9}),
        .P({mac_muladd_8s_8s_14s_14_4_1_U47_n_0,mac_muladd_8s_8s_14s_14_4_1_U47_n_1}),
        .Q(signal_V_27),
        .RSTB(ap_rst_n_inv),
        .S(mac_muladd_8s_8s_14s_14_4_1_U44_n_13),
        .ap_clk(ap_clk),
        .input_r_TREADY_int_regslice(input_r_TREADY_int_regslice));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_muladd_8s_8s_14s_14_4_1_14 mac_muladd_8s_8s_14s_14_4_1_U48
       (.CEP(regslice_both_input_r_V_data_V_U_n_3),
        .DSP_ALU_INST(filter_31),
        .DSP_ALU_INST_0(control_s_axi_U_n_259),
        .DSP_ALU_INST_1(int_filter_300),
        .DSP_ALU_INST_2(signal_V_27),
        .DSP_OUTPUT_INST(ap_CS_fsm_state1),
        .P({mac_muladd_8s_8s_14s_14_4_1_U48_n_0,mac_muladd_8s_8s_14s_14_4_1_U48_n_1,mac_muladd_8s_8s_14s_14_4_1_U48_n_2,mac_muladd_8s_8s_14s_14_4_1_U48_n_3,mac_muladd_8s_8s_14s_14_4_1_U48_n_4,mac_muladd_8s_8s_14s_14_4_1_U48_n_5,mac_muladd_8s_8s_14s_14_4_1_U48_n_6,mac_muladd_8s_8s_14s_14_4_1_U48_n_7,mac_muladd_8s_8s_14s_14_4_1_U48_n_8,mac_muladd_8s_8s_14s_14_4_1_U48_n_9,mac_muladd_8s_8s_14s_14_4_1_U48_n_10,mac_muladd_8s_8s_14s_14_4_1_U48_n_11,mac_muladd_8s_8s_14s_14_4_1_U48_n_12,mac_muladd_8s_8s_14s_14_4_1_U48_n_13}),
        .Q(signal_V_29),
        .RSTB(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .input_r_TREADY_int_regslice(input_r_TREADY_int_regslice));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_muladd_8s_8s_14s_14_4_1_15 mac_muladd_8s_8s_14s_14_4_1_U49
       (.CEP(regslice_both_input_r_V_data_V_U_n_5),
        .DSP_ALU_INST(filter_33),
        .DSP_ALU_INST_0(control_s_axi_U_n_276),
        .DSP_ALU_INST_1(int_filter_320),
        .DSP_ALU_INST_2(signal_V_29),
        .DSP_OUTPUT_INST(ap_CS_fsm_state1),
        .P({mac_muladd_8s_8s_14s_14_4_1_U49_n_0,mac_muladd_8s_8s_14s_14_4_1_U49_n_1,mac_muladd_8s_8s_14s_14_4_1_U49_n_2,mac_muladd_8s_8s_14s_14_4_1_U49_n_3,mac_muladd_8s_8s_14s_14_4_1_U49_n_4,mac_muladd_8s_8s_14s_14_4_1_U49_n_5,mac_muladd_8s_8s_14s_14_4_1_U49_n_6,mac_muladd_8s_8s_14s_14_4_1_U49_n_7,mac_muladd_8s_8s_14s_14_4_1_U49_n_8,mac_muladd_8s_8s_14s_14_4_1_U49_n_9,mac_muladd_8s_8s_14s_14_4_1_U49_n_10,mac_muladd_8s_8s_14s_14_4_1_U49_n_11,mac_muladd_8s_8s_14s_14_4_1_U49_n_12,mac_muladd_8s_8s_14s_14_4_1_U49_n_13}),
        .Q(signal_V_31),
        .RSTB(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .input_r_TREADY_int_regslice(input_r_TREADY_int_regslice));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_muladd_8s_8s_14s_14_4_1_16 mac_muladd_8s_8s_14s_14_4_1_U50
       (.\B_V_data_1_payload_A[13]_i_258 ({mac_muladd_8s_8s_14s_14_4_1_U50_n_10,mac_muladd_8s_8s_14s_14_4_1_U50_n_11,mac_muladd_8s_8s_14s_14_4_1_U50_n_12,mac_muladd_8s_8s_14s_14_4_1_U50_n_13,mac_muladd_8s_8s_14s_14_4_1_U50_n_14,mac_muladd_8s_8s_14s_14_4_1_U50_n_15}),
        .\B_V_data_1_payload_A_reg[13]_i_127 ({mac_muladd_8s_8s_14s_14_4_1_U53_n_1,mac_muladd_8s_8s_14s_14_4_1_U53_n_2,mac_muladd_8s_8s_14s_14_4_1_U53_n_3,mac_muladd_8s_8s_14s_14_4_1_U53_n_4,mac_muladd_8s_8s_14s_14_4_1_U53_n_5,mac_muladd_8s_8s_14s_14_4_1_U53_n_6,mac_muladd_8s_8s_14s_14_4_1_U53_n_7,mac_muladd_8s_8s_14s_14_4_1_U53_n_8,mac_muladd_8s_8s_14s_14_4_1_U53_n_9,mac_muladd_8s_8s_14s_14_4_1_U53_n_10,mac_muladd_8s_8s_14s_14_4_1_U53_n_11,mac_muladd_8s_8s_14s_14_4_1_U53_n_12,mac_muladd_8s_8s_14s_14_4_1_U53_n_13}),
        .\B_V_data_1_payload_A_reg[13]_i_127_0 ({mac_muladd_8s_8s_14s_14_4_1_U55_n_0,mac_muladd_8s_8s_14s_14_4_1_U55_n_1,mac_muladd_8s_8s_14s_14_4_1_U55_n_2,mac_muladd_8s_8s_14s_14_4_1_U55_n_3,mac_muladd_8s_8s_14s_14_4_1_U55_n_4,mac_muladd_8s_8s_14s_14_4_1_U55_n_5,mac_muladd_8s_8s_14s_14_4_1_U55_n_6,mac_muladd_8s_8s_14s_14_4_1_U55_n_7,mac_muladd_8s_8s_14s_14_4_1_U55_n_8,mac_muladd_8s_8s_14s_14_4_1_U55_n_9,mac_muladd_8s_8s_14s_14_4_1_U55_n_10,mac_muladd_8s_8s_14s_14_4_1_U55_n_11,mac_muladd_8s_8s_14s_14_4_1_U55_n_12}),
        .CEP(regslice_both_input_r_V_data_V_U_n_5),
        .DSP_ALU_INST(filter_35),
        .DSP_ALU_INST_0(control_s_axi_U_n_293),
        .DSP_ALU_INST_1(int_filter_340),
        .DSP_ALU_INST_2(signal_V_31),
        .DSP_OUTPUT_INST(ap_CS_fsm_state1),
        .O({mac_muladd_8s_8s_14s_14_4_1_U50_n_2,mac_muladd_8s_8s_14s_14_4_1_U50_n_3,mac_muladd_8s_8s_14s_14_4_1_U50_n_4,mac_muladd_8s_8s_14s_14_4_1_U50_n_5,mac_muladd_8s_8s_14s_14_4_1_U50_n_6,mac_muladd_8s_8s_14s_14_4_1_U50_n_7,mac_muladd_8s_8s_14s_14_4_1_U50_n_8,mac_muladd_8s_8s_14s_14_4_1_U50_n_9}),
        .P({mac_muladd_8s_8s_14s_14_4_1_U50_n_0,mac_muladd_8s_8s_14s_14_4_1_U50_n_1}),
        .Q(signal_V_33),
        .RSTB(ap_rst_n_inv),
        .S(mac_muladd_8s_8s_14s_14_4_1_U55_n_13),
        .ap_clk(ap_clk),
        .input_r_TREADY_int_regslice(input_r_TREADY_int_regslice));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_muladd_8s_8s_14s_14_4_1_17 mac_muladd_8s_8s_14s_14_4_1_U51
       (.\B_V_data_1_payload_A_reg[13]_i_126 ({mac_muladd_8s_8s_14s_14_4_1_U49_n_0,mac_muladd_8s_8s_14s_14_4_1_U49_n_1}),
        .\B_V_data_1_payload_A_reg[13]_i_126_0 ({mac_muladd_8s_8s_14s_14_4_1_U40_n_0,mac_muladd_8s_8s_14s_14_4_1_U40_n_1}),
        .CEP(regslice_both_input_r_V_data_V_U_n_5),
        .DSP_ALU_INST(filter_37),
        .DSP_ALU_INST_0(control_s_axi_U_n_310),
        .DSP_ALU_INST_1(int_filter_360),
        .DSP_ALU_INST_2(signal_V_33),
        .DSP_OUTPUT_INST(ap_CS_fsm_state1),
        .P({mac_muladd_8s_8s_14s_14_4_1_U51_n_0,mac_muladd_8s_8s_14s_14_4_1_U51_n_1,mac_muladd_8s_8s_14s_14_4_1_U51_n_2,mac_muladd_8s_8s_14s_14_4_1_U51_n_3,mac_muladd_8s_8s_14s_14_4_1_U51_n_4,mac_muladd_8s_8s_14s_14_4_1_U51_n_5,mac_muladd_8s_8s_14s_14_4_1_U51_n_6,mac_muladd_8s_8s_14s_14_4_1_U51_n_7,mac_muladd_8s_8s_14s_14_4_1_U51_n_8,mac_muladd_8s_8s_14s_14_4_1_U51_n_9,mac_muladd_8s_8s_14s_14_4_1_U51_n_10,mac_muladd_8s_8s_14s_14_4_1_U51_n_11,mac_muladd_8s_8s_14s_14_4_1_U51_n_12}),
        .Q(signal_V_35),
        .RSTB(ap_rst_n_inv),
        .S(mac_muladd_8s_8s_14s_14_4_1_U51_n_13),
        .ap_clk(ap_clk),
        .input_r_TREADY_int_regslice(input_r_TREADY_int_regslice));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_muladd_8s_8s_14s_14_4_1_18 mac_muladd_8s_8s_14s_14_4_1_U52
       (.CEP(regslice_both_input_r_V_data_V_U_n_4),
        .DSP_ALU_INST(filter_39),
        .DSP_ALU_INST_0(control_s_axi_U_n_327),
        .DSP_ALU_INST_1(int_filter_380),
        .DSP_ALU_INST_2(signal_V_35),
        .DSP_OUTPUT_INST(ap_CS_fsm_state1),
        .P({mac_muladd_8s_8s_14s_14_4_1_U52_n_0,mac_muladd_8s_8s_14s_14_4_1_U52_n_1,mac_muladd_8s_8s_14s_14_4_1_U52_n_2,mac_muladd_8s_8s_14s_14_4_1_U52_n_3,mac_muladd_8s_8s_14s_14_4_1_U52_n_4,mac_muladd_8s_8s_14s_14_4_1_U52_n_5,mac_muladd_8s_8s_14s_14_4_1_U52_n_6,mac_muladd_8s_8s_14s_14_4_1_U52_n_7,mac_muladd_8s_8s_14s_14_4_1_U52_n_8,mac_muladd_8s_8s_14s_14_4_1_U52_n_9,mac_muladd_8s_8s_14s_14_4_1_U52_n_10,mac_muladd_8s_8s_14s_14_4_1_U52_n_11,mac_muladd_8s_8s_14s_14_4_1_U52_n_12,mac_muladd_8s_8s_14s_14_4_1_U52_n_13}),
        .Q(signal_V_37),
        .RSTB(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .input_r_TREADY_int_regslice(input_r_TREADY_int_regslice));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_muladd_8s_8s_14s_14_4_1_19 mac_muladd_8s_8s_14s_14_4_1_U53
       (.CEP(regslice_both_input_r_V_data_V_U_n_5),
        .DSP_ALU_INST(filter_41),
        .DSP_ALU_INST_0(control_s_axi_U_n_344),
        .DSP_ALU_INST_1(int_filter_400),
        .DSP_ALU_INST_2(signal_V_37),
        .DSP_OUTPUT_INST(ap_CS_fsm_state1),
        .P({mac_muladd_8s_8s_14s_14_4_1_U53_n_0,mac_muladd_8s_8s_14s_14_4_1_U53_n_1,mac_muladd_8s_8s_14s_14_4_1_U53_n_2,mac_muladd_8s_8s_14s_14_4_1_U53_n_3,mac_muladd_8s_8s_14s_14_4_1_U53_n_4,mac_muladd_8s_8s_14s_14_4_1_U53_n_5,mac_muladd_8s_8s_14s_14_4_1_U53_n_6,mac_muladd_8s_8s_14s_14_4_1_U53_n_7,mac_muladd_8s_8s_14s_14_4_1_U53_n_8,mac_muladd_8s_8s_14s_14_4_1_U53_n_9,mac_muladd_8s_8s_14s_14_4_1_U53_n_10,mac_muladd_8s_8s_14s_14_4_1_U53_n_11,mac_muladd_8s_8s_14s_14_4_1_U53_n_12,mac_muladd_8s_8s_14s_14_4_1_U53_n_13}),
        .Q(signal_V_39),
        .RSTB(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .input_r_TREADY_int_regslice(input_r_TREADY_int_regslice));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_muladd_8s_8s_14s_14_4_1_20 mac_muladd_8s_8s_14s_14_4_1_U54
       (.\B_V_data_1_payload_A[13]_i_158 ({mac_muladd_8s_8s_14s_14_4_1_U54_n_10,mac_muladd_8s_8s_14s_14_4_1_U54_n_11,mac_muladd_8s_8s_14s_14_4_1_U54_n_12,mac_muladd_8s_8s_14s_14_4_1_U54_n_13,mac_muladd_8s_8s_14s_14_4_1_U54_n_14,mac_muladd_8s_8s_14s_14_4_1_U54_n_15}),
        .\B_V_data_1_payload_A_reg[13]_i_119 ({mac_muladd_8s_8s_14s_14_4_1_U52_n_1,mac_muladd_8s_8s_14s_14_4_1_U52_n_2,mac_muladd_8s_8s_14s_14_4_1_U52_n_3,mac_muladd_8s_8s_14s_14_4_1_U52_n_4,mac_muladd_8s_8s_14s_14_4_1_U52_n_5,mac_muladd_8s_8s_14s_14_4_1_U52_n_6,mac_muladd_8s_8s_14s_14_4_1_U52_n_7,mac_muladd_8s_8s_14s_14_4_1_U52_n_8,mac_muladd_8s_8s_14s_14_4_1_U52_n_9,mac_muladd_8s_8s_14s_14_4_1_U52_n_10,mac_muladd_8s_8s_14s_14_4_1_U52_n_11,mac_muladd_8s_8s_14s_14_4_1_U52_n_12,mac_muladd_8s_8s_14s_14_4_1_U52_n_13}),
        .\B_V_data_1_payload_A_reg[13]_i_119_0 ({mac_muladd_8s_8s_14s_14_4_1_U57_n_0,mac_muladd_8s_8s_14s_14_4_1_U57_n_1,mac_muladd_8s_8s_14s_14_4_1_U57_n_2,mac_muladd_8s_8s_14s_14_4_1_U57_n_3,mac_muladd_8s_8s_14s_14_4_1_U57_n_4,mac_muladd_8s_8s_14s_14_4_1_U57_n_5,mac_muladd_8s_8s_14s_14_4_1_U57_n_6,mac_muladd_8s_8s_14s_14_4_1_U57_n_7,mac_muladd_8s_8s_14s_14_4_1_U57_n_8,mac_muladd_8s_8s_14s_14_4_1_U57_n_9,mac_muladd_8s_8s_14s_14_4_1_U57_n_10,mac_muladd_8s_8s_14s_14_4_1_U57_n_11,mac_muladd_8s_8s_14s_14_4_1_U57_n_12}),
        .CEP(regslice_both_input_r_V_data_V_U_n_4),
        .DSP_ALU_INST(filter_43),
        .DSP_ALU_INST_0(control_s_axi_U_n_361),
        .DSP_ALU_INST_1(int_filter_420),
        .DSP_ALU_INST_2(signal_V_39),
        .DSP_OUTPUT_INST(ap_CS_fsm_state1),
        .O({mac_muladd_8s_8s_14s_14_4_1_U54_n_2,mac_muladd_8s_8s_14s_14_4_1_U54_n_3,mac_muladd_8s_8s_14s_14_4_1_U54_n_4,mac_muladd_8s_8s_14s_14_4_1_U54_n_5,mac_muladd_8s_8s_14s_14_4_1_U54_n_6,mac_muladd_8s_8s_14s_14_4_1_U54_n_7,mac_muladd_8s_8s_14s_14_4_1_U54_n_8,mac_muladd_8s_8s_14s_14_4_1_U54_n_9}),
        .P({mac_muladd_8s_8s_14s_14_4_1_U54_n_0,mac_muladd_8s_8s_14s_14_4_1_U54_n_1}),
        .Q(signal_V_41),
        .RSTB(ap_rst_n_inv),
        .S(mac_muladd_8s_8s_14s_14_4_1_U57_n_13),
        .ap_clk(ap_clk),
        .input_r_TREADY_int_regslice(input_r_TREADY_int_regslice));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_muladd_8s_8s_14s_14_4_1_21 mac_muladd_8s_8s_14s_14_4_1_U55
       (.\B_V_data_1_payload_A_reg[13]_i_127 ({mac_muladd_8s_8s_14s_14_4_1_U53_n_0,mac_muladd_8s_8s_14s_14_4_1_U53_n_1}),
        .\B_V_data_1_payload_A_reg[13]_i_127_0 ({mac_muladd_8s_8s_14s_14_4_1_U50_n_0,mac_muladd_8s_8s_14s_14_4_1_U50_n_1}),
        .CEP(regslice_both_input_r_V_data_V_U_n_5),
        .DSP_ALU_INST(filter_45),
        .DSP_ALU_INST_0(control_s_axi_U_n_378),
        .DSP_ALU_INST_1(int_filter_440),
        .DSP_ALU_INST_2(signal_V_41),
        .DSP_OUTPUT_INST(ap_CS_fsm_state1),
        .P({mac_muladd_8s_8s_14s_14_4_1_U55_n_0,mac_muladd_8s_8s_14s_14_4_1_U55_n_1,mac_muladd_8s_8s_14s_14_4_1_U55_n_2,mac_muladd_8s_8s_14s_14_4_1_U55_n_3,mac_muladd_8s_8s_14s_14_4_1_U55_n_4,mac_muladd_8s_8s_14s_14_4_1_U55_n_5,mac_muladd_8s_8s_14s_14_4_1_U55_n_6,mac_muladd_8s_8s_14s_14_4_1_U55_n_7,mac_muladd_8s_8s_14s_14_4_1_U55_n_8,mac_muladd_8s_8s_14s_14_4_1_U55_n_9,mac_muladd_8s_8s_14s_14_4_1_U55_n_10,mac_muladd_8s_8s_14s_14_4_1_U55_n_11,mac_muladd_8s_8s_14s_14_4_1_U55_n_12}),
        .Q(signal_V_43),
        .RSTB(ap_rst_n_inv),
        .S(mac_muladd_8s_8s_14s_14_4_1_U55_n_13),
        .ap_clk(ap_clk),
        .input_r_TREADY_int_regslice(input_r_TREADY_int_regslice));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_muladd_8s_8s_14s_14_4_1_22 mac_muladd_8s_8s_14s_14_4_1_U56
       (.\B_V_data_1_payload_A[7]_i_53 ({mac_muladd_8s_8s_14s_14_4_1_U56_n_2,mac_muladd_8s_8s_14s_14_4_1_U56_n_3,mac_muladd_8s_8s_14s_14_4_1_U56_n_4,mac_muladd_8s_8s_14s_14_4_1_U56_n_5,mac_muladd_8s_8s_14s_14_4_1_U56_n_6,mac_muladd_8s_8s_14s_14_4_1_U56_n_7,mac_muladd_8s_8s_14s_14_4_1_U56_n_8,mac_muladd_8s_8s_14s_14_4_1_U56_n_9}),
        .\B_V_data_1_payload_A_reg[13]_i_118 ({mac_muladd_8s_8s_14s_14_4_1_U48_n_1,mac_muladd_8s_8s_14s_14_4_1_U48_n_2,mac_muladd_8s_8s_14s_14_4_1_U48_n_3,mac_muladd_8s_8s_14s_14_4_1_U48_n_4,mac_muladd_8s_8s_14s_14_4_1_U48_n_5,mac_muladd_8s_8s_14s_14_4_1_U48_n_6,mac_muladd_8s_8s_14s_14_4_1_U48_n_7,mac_muladd_8s_8s_14s_14_4_1_U48_n_8,mac_muladd_8s_8s_14s_14_4_1_U48_n_9,mac_muladd_8s_8s_14s_14_4_1_U48_n_10,mac_muladd_8s_8s_14s_14_4_1_U48_n_11,mac_muladd_8s_8s_14s_14_4_1_U48_n_12,mac_muladd_8s_8s_14s_14_4_1_U48_n_13}),
        .\B_V_data_1_payload_A_reg[13]_i_118_0 ({mac_muladd_8s_8s_14s_14_4_1_U64_n_0,mac_muladd_8s_8s_14s_14_4_1_U64_n_1,mac_muladd_8s_8s_14s_14_4_1_U64_n_2,mac_muladd_8s_8s_14s_14_4_1_U64_n_3,mac_muladd_8s_8s_14s_14_4_1_U64_n_4,mac_muladd_8s_8s_14s_14_4_1_U64_n_5,mac_muladd_8s_8s_14s_14_4_1_U64_n_6,mac_muladd_8s_8s_14s_14_4_1_U64_n_7,mac_muladd_8s_8s_14s_14_4_1_U64_n_8,mac_muladd_8s_8s_14s_14_4_1_U64_n_9,mac_muladd_8s_8s_14s_14_4_1_U64_n_10,mac_muladd_8s_8s_14s_14_4_1_U64_n_11,mac_muladd_8s_8s_14s_14_4_1_U64_n_12}),
        .CEP(regslice_both_input_r_V_data_V_U_n_3),
        .DSP_ALU_INST(filter_47),
        .DSP_ALU_INST_0(control_s_axi_U_n_395),
        .DSP_ALU_INST_1(int_filter_460),
        .DSP_ALU_INST_2(signal_V_43),
        .DSP_OUTPUT_INST(ap_CS_fsm_state1),
        .O({mac_muladd_8s_8s_14s_14_4_1_U56_n_10,mac_muladd_8s_8s_14s_14_4_1_U56_n_11,mac_muladd_8s_8s_14s_14_4_1_U56_n_12,mac_muladd_8s_8s_14s_14_4_1_U56_n_13,mac_muladd_8s_8s_14s_14_4_1_U56_n_14,mac_muladd_8s_8s_14s_14_4_1_U56_n_15}),
        .P({mac_muladd_8s_8s_14s_14_4_1_U56_n_0,mac_muladd_8s_8s_14s_14_4_1_U56_n_1}),
        .Q(signal_V_45),
        .RSTB(ap_rst_n_inv),
        .S(mac_muladd_8s_8s_14s_14_4_1_U64_n_13),
        .ap_clk(ap_clk),
        .input_r_TREADY_int_regslice(input_r_TREADY_int_regslice));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_muladd_8s_8s_14s_14_4_1_23 mac_muladd_8s_8s_14s_14_4_1_U57
       (.\B_V_data_1_payload_A_reg[13]_i_119 ({mac_muladd_8s_8s_14s_14_4_1_U52_n_0,mac_muladd_8s_8s_14s_14_4_1_U52_n_1}),
        .\B_V_data_1_payload_A_reg[13]_i_119_0 ({mac_muladd_8s_8s_14s_14_4_1_U54_n_0,mac_muladd_8s_8s_14s_14_4_1_U54_n_1}),
        .CEP(regslice_both_input_r_V_data_V_U_n_4),
        .DSP_ALU_INST(filter_49),
        .DSP_ALU_INST_0(control_s_axi_U_n_412),
        .DSP_ALU_INST_1(int_filter_480),
        .DSP_ALU_INST_2(signal_V_45),
        .DSP_OUTPUT_INST(ap_CS_fsm_state1),
        .P({mac_muladd_8s_8s_14s_14_4_1_U57_n_0,mac_muladd_8s_8s_14s_14_4_1_U57_n_1,mac_muladd_8s_8s_14s_14_4_1_U57_n_2,mac_muladd_8s_8s_14s_14_4_1_U57_n_3,mac_muladd_8s_8s_14s_14_4_1_U57_n_4,mac_muladd_8s_8s_14s_14_4_1_U57_n_5,mac_muladd_8s_8s_14s_14_4_1_U57_n_6,mac_muladd_8s_8s_14s_14_4_1_U57_n_7,mac_muladd_8s_8s_14s_14_4_1_U57_n_8,mac_muladd_8s_8s_14s_14_4_1_U57_n_9,mac_muladd_8s_8s_14s_14_4_1_U57_n_10,mac_muladd_8s_8s_14s_14_4_1_U57_n_11,mac_muladd_8s_8s_14s_14_4_1_U57_n_12}),
        .Q(signal_V_47),
        .RSTB(ap_rst_n_inv),
        .S(mac_muladd_8s_8s_14s_14_4_1_U57_n_13),
        .ap_clk(ap_clk),
        .input_r_TREADY_int_regslice(input_r_TREADY_int_regslice));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_muladd_8s_8s_14s_14_4_1_24 mac_muladd_8s_8s_14s_14_4_1_U58
       (.CEP(regslice_both_input_r_V_data_V_U_n_4),
        .DSP_ALU_INST(filter_51),
        .DSP_ALU_INST_0(control_s_axi_U_n_429),
        .DSP_ALU_INST_1(int_filter_500),
        .DSP_ALU_INST_2(signal_V_47),
        .DSP_OUTPUT_INST(ap_CS_fsm_state1),
        .P({mac_muladd_8s_8s_14s_14_4_1_U58_n_0,mac_muladd_8s_8s_14s_14_4_1_U58_n_1,mac_muladd_8s_8s_14s_14_4_1_U58_n_2,mac_muladd_8s_8s_14s_14_4_1_U58_n_3,mac_muladd_8s_8s_14s_14_4_1_U58_n_4,mac_muladd_8s_8s_14s_14_4_1_U58_n_5,mac_muladd_8s_8s_14s_14_4_1_U58_n_6,mac_muladd_8s_8s_14s_14_4_1_U58_n_7,mac_muladd_8s_8s_14s_14_4_1_U58_n_8,mac_muladd_8s_8s_14s_14_4_1_U58_n_9,mac_muladd_8s_8s_14s_14_4_1_U58_n_10,mac_muladd_8s_8s_14s_14_4_1_U58_n_11,mac_muladd_8s_8s_14s_14_4_1_U58_n_12,mac_muladd_8s_8s_14s_14_4_1_U58_n_13}),
        .Q(signal_V_49),
        .RSTB(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .input_r_TREADY_int_regslice(input_r_TREADY_int_regslice));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_muladd_8s_8s_14s_14_4_1_25 mac_muladd_8s_8s_14s_14_4_1_U59
       (.\B_V_data_1_payload_A[13]_i_169 ({mac_muladd_8s_8s_14s_14_4_1_U59_n_10,mac_muladd_8s_8s_14s_14_4_1_U59_n_11,mac_muladd_8s_8s_14s_14_4_1_U59_n_12,mac_muladd_8s_8s_14s_14_4_1_U59_n_13,mac_muladd_8s_8s_14s_14_4_1_U59_n_14,mac_muladd_8s_8s_14s_14_4_1_U59_n_15}),
        .\B_V_data_1_payload_A_reg[13]_i_120 ({mac_muladd_8s_8s_14s_14_4_1_U58_n_1,mac_muladd_8s_8s_14s_14_4_1_U58_n_2,mac_muladd_8s_8s_14s_14_4_1_U58_n_3,mac_muladd_8s_8s_14s_14_4_1_U58_n_4,mac_muladd_8s_8s_14s_14_4_1_U58_n_5,mac_muladd_8s_8s_14s_14_4_1_U58_n_6,mac_muladd_8s_8s_14s_14_4_1_U58_n_7,mac_muladd_8s_8s_14s_14_4_1_U58_n_8,mac_muladd_8s_8s_14s_14_4_1_U58_n_9,mac_muladd_8s_8s_14s_14_4_1_U58_n_10,mac_muladd_8s_8s_14s_14_4_1_U58_n_11,mac_muladd_8s_8s_14s_14_4_1_U58_n_12,mac_muladd_8s_8s_14s_14_4_1_U58_n_13}),
        .\B_V_data_1_payload_A_reg[13]_i_120_0 ({mac_muladd_8s_8s_14s_14_4_1_U61_n_0,mac_muladd_8s_8s_14s_14_4_1_U61_n_1,mac_muladd_8s_8s_14s_14_4_1_U61_n_2,mac_muladd_8s_8s_14s_14_4_1_U61_n_3,mac_muladd_8s_8s_14s_14_4_1_U61_n_4,mac_muladd_8s_8s_14s_14_4_1_U61_n_5,mac_muladd_8s_8s_14s_14_4_1_U61_n_6,mac_muladd_8s_8s_14s_14_4_1_U61_n_7,mac_muladd_8s_8s_14s_14_4_1_U61_n_8,mac_muladd_8s_8s_14s_14_4_1_U61_n_9,mac_muladd_8s_8s_14s_14_4_1_U61_n_10,mac_muladd_8s_8s_14s_14_4_1_U61_n_11,mac_muladd_8s_8s_14s_14_4_1_U61_n_12}),
        .CEP(regslice_both_input_r_V_data_V_U_n_4),
        .DSP_ALU_INST(filter_53),
        .DSP_ALU_INST_0(control_s_axi_U_n_446),
        .DSP_ALU_INST_1(int_filter_520),
        .DSP_ALU_INST_2(signal_V_49),
        .DSP_OUTPUT_INST(ap_CS_fsm_state1),
        .O({mac_muladd_8s_8s_14s_14_4_1_U59_n_2,mac_muladd_8s_8s_14s_14_4_1_U59_n_3,mac_muladd_8s_8s_14s_14_4_1_U59_n_4,mac_muladd_8s_8s_14s_14_4_1_U59_n_5,mac_muladd_8s_8s_14s_14_4_1_U59_n_6,mac_muladd_8s_8s_14s_14_4_1_U59_n_7,mac_muladd_8s_8s_14s_14_4_1_U59_n_8,mac_muladd_8s_8s_14s_14_4_1_U59_n_9}),
        .P({mac_muladd_8s_8s_14s_14_4_1_U59_n_0,mac_muladd_8s_8s_14s_14_4_1_U59_n_1}),
        .Q(signal_V_51),
        .RSTB(ap_rst_n_inv),
        .S(mac_muladd_8s_8s_14s_14_4_1_U61_n_13),
        .ap_clk(ap_clk),
        .input_r_TREADY_int_regslice(input_r_TREADY_int_regslice));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_muladd_8s_8s_14s_14_4_1_26 mac_muladd_8s_8s_14s_14_4_1_U60
       (.\B_V_data_1_payload_A_reg[13]_i_121 ({mac_muladd_8s_8s_14s_14_4_1_U62_n_0,mac_muladd_8s_8s_14s_14_4_1_U62_n_1}),
        .\B_V_data_1_payload_A_reg[13]_i_121_0 ({mac_muladd_8s_8s_14s_14_4_1_U63_n_0,mac_muladd_8s_8s_14s_14_4_1_U63_n_1}),
        .CEP(regslice_both_input_r_V_data_V_U_n_4),
        .DSP_ALU_INST(filter_55),
        .DSP_ALU_INST_0(control_s_axi_U_n_463),
        .DSP_ALU_INST_1(int_filter_540),
        .DSP_ALU_INST_2(signal_V_51),
        .DSP_OUTPUT_INST(ap_CS_fsm_state1),
        .P({mac_muladd_8s_8s_14s_14_4_1_U60_n_0,mac_muladd_8s_8s_14s_14_4_1_U60_n_1,mac_muladd_8s_8s_14s_14_4_1_U60_n_2,mac_muladd_8s_8s_14s_14_4_1_U60_n_3,mac_muladd_8s_8s_14s_14_4_1_U60_n_4,mac_muladd_8s_8s_14s_14_4_1_U60_n_5,mac_muladd_8s_8s_14s_14_4_1_U60_n_6,mac_muladd_8s_8s_14s_14_4_1_U60_n_7,mac_muladd_8s_8s_14s_14_4_1_U60_n_8,mac_muladd_8s_8s_14s_14_4_1_U60_n_9,mac_muladd_8s_8s_14s_14_4_1_U60_n_10,mac_muladd_8s_8s_14s_14_4_1_U60_n_11,mac_muladd_8s_8s_14s_14_4_1_U60_n_12}),
        .Q(signal_V_53),
        .RSTB(ap_rst_n_inv),
        .S(mac_muladd_8s_8s_14s_14_4_1_U60_n_13),
        .ap_clk(ap_clk),
        .input_r_TREADY_int_regslice(input_r_TREADY_int_regslice));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_muladd_8s_8s_14s_14_4_1_27 mac_muladd_8s_8s_14s_14_4_1_U61
       (.\B_V_data_1_payload_A_reg[13]_i_120 ({mac_muladd_8s_8s_14s_14_4_1_U58_n_0,mac_muladd_8s_8s_14s_14_4_1_U58_n_1}),
        .\B_V_data_1_payload_A_reg[13]_i_120_0 ({mac_muladd_8s_8s_14s_14_4_1_U59_n_0,mac_muladd_8s_8s_14s_14_4_1_U59_n_1}),
        .CEP(regslice_both_input_r_V_data_V_U_n_4),
        .DSP_ALU_INST(filter_57),
        .DSP_ALU_INST_0(control_s_axi_U_n_480),
        .DSP_ALU_INST_1(int_filter_560),
        .DSP_ALU_INST_2(signal_V_53),
        .DSP_OUTPUT_INST(ap_CS_fsm_state1),
        .P({mac_muladd_8s_8s_14s_14_4_1_U61_n_0,mac_muladd_8s_8s_14s_14_4_1_U61_n_1,mac_muladd_8s_8s_14s_14_4_1_U61_n_2,mac_muladd_8s_8s_14s_14_4_1_U61_n_3,mac_muladd_8s_8s_14s_14_4_1_U61_n_4,mac_muladd_8s_8s_14s_14_4_1_U61_n_5,mac_muladd_8s_8s_14s_14_4_1_U61_n_6,mac_muladd_8s_8s_14s_14_4_1_U61_n_7,mac_muladd_8s_8s_14s_14_4_1_U61_n_8,mac_muladd_8s_8s_14s_14_4_1_U61_n_9,mac_muladd_8s_8s_14s_14_4_1_U61_n_10,mac_muladd_8s_8s_14s_14_4_1_U61_n_11,mac_muladd_8s_8s_14s_14_4_1_U61_n_12}),
        .Q(signal_V_55),
        .RSTB(ap_rst_n_inv),
        .S(mac_muladd_8s_8s_14s_14_4_1_U61_n_13),
        .ap_clk(ap_clk),
        .input_r_TREADY_int_regslice(input_r_TREADY_int_regslice));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_muladd_8s_8s_14s_14_4_1_28 mac_muladd_8s_8s_14s_14_4_1_U62
       (.CEP(regslice_both_input_r_V_data_V_U_n_4),
        .DSP_ALU_INST(filter_59),
        .DSP_ALU_INST_0(control_s_axi_U_n_497),
        .DSP_ALU_INST_1(int_filter_580),
        .DSP_ALU_INST_2(signal_V_55),
        .DSP_OUTPUT_INST(ap_CS_fsm_state1),
        .P({mac_muladd_8s_8s_14s_14_4_1_U62_n_0,mac_muladd_8s_8s_14s_14_4_1_U62_n_1,mac_muladd_8s_8s_14s_14_4_1_U62_n_2,mac_muladd_8s_8s_14s_14_4_1_U62_n_3,mac_muladd_8s_8s_14s_14_4_1_U62_n_4,mac_muladd_8s_8s_14s_14_4_1_U62_n_5,mac_muladd_8s_8s_14s_14_4_1_U62_n_6,mac_muladd_8s_8s_14s_14_4_1_U62_n_7,mac_muladd_8s_8s_14s_14_4_1_U62_n_8,mac_muladd_8s_8s_14s_14_4_1_U62_n_9,mac_muladd_8s_8s_14s_14_4_1_U62_n_10,mac_muladd_8s_8s_14s_14_4_1_U62_n_11,mac_muladd_8s_8s_14s_14_4_1_U62_n_12,mac_muladd_8s_8s_14s_14_4_1_U62_n_13}),
        .Q(signal_V_57),
        .RSTB(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .input_r_TREADY_int_regslice(input_r_TREADY_int_regslice));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_muladd_8s_8s_14s_14_4_1_29 mac_muladd_8s_8s_14s_14_4_1_U63
       (.\B_V_data_1_payload_A[13]_i_180 ({mac_muladd_8s_8s_14s_14_4_1_U63_n_10,mac_muladd_8s_8s_14s_14_4_1_U63_n_11,mac_muladd_8s_8s_14s_14_4_1_U63_n_12,mac_muladd_8s_8s_14s_14_4_1_U63_n_13,mac_muladd_8s_8s_14s_14_4_1_U63_n_14,mac_muladd_8s_8s_14s_14_4_1_U63_n_15}),
        .\B_V_data_1_payload_A_reg[13]_i_121 ({mac_muladd_8s_8s_14s_14_4_1_U62_n_1,mac_muladd_8s_8s_14s_14_4_1_U62_n_2,mac_muladd_8s_8s_14s_14_4_1_U62_n_3,mac_muladd_8s_8s_14s_14_4_1_U62_n_4,mac_muladd_8s_8s_14s_14_4_1_U62_n_5,mac_muladd_8s_8s_14s_14_4_1_U62_n_6,mac_muladd_8s_8s_14s_14_4_1_U62_n_7,mac_muladd_8s_8s_14s_14_4_1_U62_n_8,mac_muladd_8s_8s_14s_14_4_1_U62_n_9,mac_muladd_8s_8s_14s_14_4_1_U62_n_10,mac_muladd_8s_8s_14s_14_4_1_U62_n_11,mac_muladd_8s_8s_14s_14_4_1_U62_n_12,mac_muladd_8s_8s_14s_14_4_1_U62_n_13}),
        .\B_V_data_1_payload_A_reg[13]_i_121_0 ({mac_muladd_8s_8s_14s_14_4_1_U60_n_0,mac_muladd_8s_8s_14s_14_4_1_U60_n_1,mac_muladd_8s_8s_14s_14_4_1_U60_n_2,mac_muladd_8s_8s_14s_14_4_1_U60_n_3,mac_muladd_8s_8s_14s_14_4_1_U60_n_4,mac_muladd_8s_8s_14s_14_4_1_U60_n_5,mac_muladd_8s_8s_14s_14_4_1_U60_n_6,mac_muladd_8s_8s_14s_14_4_1_U60_n_7,mac_muladd_8s_8s_14s_14_4_1_U60_n_8,mac_muladd_8s_8s_14s_14_4_1_U60_n_9,mac_muladd_8s_8s_14s_14_4_1_U60_n_10,mac_muladd_8s_8s_14s_14_4_1_U60_n_11,mac_muladd_8s_8s_14s_14_4_1_U60_n_12}),
        .CEP(regslice_both_input_r_V_data_V_U_n_4),
        .DSP_ALU_INST(filter_61),
        .DSP_ALU_INST_0(control_s_axi_U_n_514),
        .DSP_ALU_INST_1(int_filter_600),
        .DSP_ALU_INST_2(signal_V_57),
        .DSP_OUTPUT_INST(ap_CS_fsm_state1),
        .O({mac_muladd_8s_8s_14s_14_4_1_U63_n_2,mac_muladd_8s_8s_14s_14_4_1_U63_n_3,mac_muladd_8s_8s_14s_14_4_1_U63_n_4,mac_muladd_8s_8s_14s_14_4_1_U63_n_5,mac_muladd_8s_8s_14s_14_4_1_U63_n_6,mac_muladd_8s_8s_14s_14_4_1_U63_n_7,mac_muladd_8s_8s_14s_14_4_1_U63_n_8,mac_muladd_8s_8s_14s_14_4_1_U63_n_9}),
        .P({mac_muladd_8s_8s_14s_14_4_1_U63_n_0,mac_muladd_8s_8s_14s_14_4_1_U63_n_1}),
        .Q(signal_V_59),
        .RSTB(ap_rst_n_inv),
        .S(mac_muladd_8s_8s_14s_14_4_1_U60_n_13),
        .ap_clk(ap_clk),
        .input_r_TREADY_int_regslice(input_r_TREADY_int_regslice));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_muladd_8s_8s_14s_14_4_1_30 mac_muladd_8s_8s_14s_14_4_1_U64
       (.\B_V_data_1_payload_A_reg[13]_i_118 ({mac_muladd_8s_8s_14s_14_4_1_U48_n_0,mac_muladd_8s_8s_14s_14_4_1_U48_n_1}),
        .\B_V_data_1_payload_A_reg[13]_i_118_0 ({mac_muladd_8s_8s_14s_14_4_1_U56_n_0,mac_muladd_8s_8s_14s_14_4_1_U56_n_1}),
        .CEP(regslice_both_input_r_V_data_V_U_n_3),
        .DSP_ALU_INST(filter_63),
        .DSP_ALU_INST_0(control_s_axi_U_n_531),
        .DSP_ALU_INST_1(int_filter_620),
        .DSP_ALU_INST_2(signal_V_59),
        .DSP_OUTPUT_INST(ap_CS_fsm_state1),
        .P({mac_muladd_8s_8s_14s_14_4_1_U64_n_0,mac_muladd_8s_8s_14s_14_4_1_U64_n_1,mac_muladd_8s_8s_14s_14_4_1_U64_n_2,mac_muladd_8s_8s_14s_14_4_1_U64_n_3,mac_muladd_8s_8s_14s_14_4_1_U64_n_4,mac_muladd_8s_8s_14s_14_4_1_U64_n_5,mac_muladd_8s_8s_14s_14_4_1_U64_n_6,mac_muladd_8s_8s_14s_14_4_1_U64_n_7,mac_muladd_8s_8s_14s_14_4_1_U64_n_8,mac_muladd_8s_8s_14s_14_4_1_U64_n_9,mac_muladd_8s_8s_14s_14_4_1_U64_n_10,mac_muladd_8s_8s_14s_14_4_1_U64_n_11,mac_muladd_8s_8s_14s_14_4_1_U64_n_12}),
        .Q(signal_V_61),
        .RSTB(ap_rst_n_inv),
        .S(mac_muladd_8s_8s_14s_14_4_1_U64_n_13),
        .ap_clk(ap_clk),
        .input_r_TREADY_int_regslice(input_r_TREADY_int_regslice));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_regslice_both regslice_both_input_r_V_data_V_U
       (.\B_V_data_1_payload_B_reg[7]_0 (input_r_TDATA_int_regslice),
        .\B_V_data_1_state_reg[1]_0 (input_r_TREADY),
        .CEP(regslice_both_input_r_V_data_V_U_n_3),
        .D(ap_NS_fsm[1]),
        .Q({ap_CS_fsm_state5,ap_CS_fsm_state4,ap_CS_fsm_state1}),
        .RSTB(ap_rst_n_inv),
        .\ap_CS_fsm_reg[4] (regslice_both_input_r_V_data_V_U_n_4),
        .\ap_CS_fsm_reg[4]_0 (regslice_both_input_r_V_data_V_U_n_5),
        .\ap_CS_fsm_reg[4]_1 (regslice_both_input_r_V_data_V_U_n_6),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_start(ap_start),
        .input_r_TDATA(input_r_TDATA),
        .input_r_TREADY_int_regslice(input_r_TREADY_int_regslice),
        .input_r_TVALID(input_r_TVALID),
        .output_r_TREADY_int_regslice(output_r_TREADY_int_regslice));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_regslice_both__parameterized0 regslice_both_input_r_V_last_V_U
       (.RSTB(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .input_r_TLAST(input_r_TLAST),
        .input_r_TLAST_int_regslice(input_r_TLAST_int_regslice),
        .input_r_TREADY_int_regslice(input_r_TREADY_int_regslice),
        .input_r_TVALID(input_r_TVALID));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_regslice_both__parameterized1 regslice_both_output_r_V_data_V_U
       (.\B_V_data_1_payload_A[13]_i_102_0 ({regslice_both_output_r_V_data_V_U_n_17,regslice_both_output_r_V_data_V_U_n_18,regslice_both_output_r_V_data_V_U_n_19,regslice_both_output_r_V_data_V_U_n_20,regslice_both_output_r_V_data_V_U_n_21,regslice_both_output_r_V_data_V_U_n_22,regslice_both_output_r_V_data_V_U_n_23}),
        .\B_V_data_1_payload_A[13]_i_102_1 (regslice_both_output_r_V_data_V_U_n_40),
        .\B_V_data_1_payload_A[13]_i_117_0 ({regslice_both_output_r_V_data_V_U_n_10,regslice_both_output_r_V_data_V_U_n_11,regslice_both_output_r_V_data_V_U_n_12,regslice_both_output_r_V_data_V_U_n_13,regslice_both_output_r_V_data_V_U_n_14,regslice_both_output_r_V_data_V_U_n_15,regslice_both_output_r_V_data_V_U_n_16}),
        .\B_V_data_1_payload_A[13]_i_117_1 (regslice_both_output_r_V_data_V_U_n_41),
        .\B_V_data_1_payload_A[13]_i_8_0 ({mac_muladd_8s_8s_14s_14_4_1_U33_n_4,mac_muladd_8s_8s_14s_14_4_1_U33_n_5,mac_muladd_8s_8s_14s_14_4_1_U33_n_6,mac_muladd_8s_8s_14s_14_4_1_U33_n_7,mac_muladd_8s_8s_14s_14_4_1_U33_n_8,mac_muladd_8s_8s_14s_14_4_1_U33_n_9}),
        .\B_V_data_1_payload_A[13]_i_8_1 ({\B_V_data_1_payload_A_reg[13]_i_16_n_10 ,\B_V_data_1_payload_A_reg[13]_i_16_n_11 ,\B_V_data_1_payload_A_reg[13]_i_16_n_12 ,\B_V_data_1_payload_A_reg[13]_i_16_n_13 ,\B_V_data_1_payload_A_reg[13]_i_16_n_14 ,\B_V_data_1_payload_A_reg[13]_i_16_n_15 }),
        .\B_V_data_1_payload_A[13]_i_8_2 ({\B_V_data_1_payload_A_reg[13]_i_18_n_10 ,\B_V_data_1_payload_A_reg[13]_i_18_n_11 ,\B_V_data_1_payload_A_reg[13]_i_18_n_12 ,\B_V_data_1_payload_A_reg[13]_i_18_n_13 ,\B_V_data_1_payload_A_reg[13]_i_18_n_14 ,\B_V_data_1_payload_A_reg[13]_i_18_n_15 }),
        .\B_V_data_1_payload_A[13]_i_8_3 ({\B_V_data_1_payload_A_reg[13]_i_17_n_10 ,\B_V_data_1_payload_A_reg[13]_i_17_n_11 ,\B_V_data_1_payload_A_reg[13]_i_17_n_12 ,\B_V_data_1_payload_A_reg[13]_i_17_n_13 ,\B_V_data_1_payload_A_reg[13]_i_17_n_14 ,\B_V_data_1_payload_A_reg[13]_i_17_n_15 }),
        .\B_V_data_1_payload_A_reg[13]_0 (output_r_TDATA_int_regslice),
        .\B_V_data_1_payload_A_reg[13]_i_16 ({regslice_both_output_r_V_data_V_U_n_34,regslice_both_output_r_V_data_V_U_n_35,regslice_both_output_r_V_data_V_U_n_36,regslice_both_output_r_V_data_V_U_n_37,regslice_both_output_r_V_data_V_U_n_38}),
        .\B_V_data_1_payload_A_reg[13]_i_17 (regslice_both_output_r_V_data_V_U_n_33),
        .\B_V_data_1_payload_A_reg[13]_i_18 ({regslice_both_output_r_V_data_V_U_n_29,regslice_both_output_r_V_data_V_U_n_30,regslice_both_output_r_V_data_V_U_n_31,regslice_both_output_r_V_data_V_U_n_32}),
        .\B_V_data_1_payload_A_reg[13]_i_22_0 ({mac_muladd_8s_8s_14s_14_4_1_U54_n_2,mac_muladd_8s_8s_14s_14_4_1_U54_n_3,mac_muladd_8s_8s_14s_14_4_1_U54_n_4,mac_muladd_8s_8s_14s_14_4_1_U54_n_5,mac_muladd_8s_8s_14s_14_4_1_U54_n_6,mac_muladd_8s_8s_14s_14_4_1_U54_n_7,mac_muladd_8s_8s_14s_14_4_1_U54_n_8,mac_muladd_8s_8s_14s_14_4_1_U54_n_9}),
        .\B_V_data_1_payload_A_reg[13]_i_22_1 ({mac_muladd_8s_8s_14s_14_4_1_U59_n_2,mac_muladd_8s_8s_14s_14_4_1_U59_n_3,mac_muladd_8s_8s_14s_14_4_1_U59_n_4,mac_muladd_8s_8s_14s_14_4_1_U59_n_5,mac_muladd_8s_8s_14s_14_4_1_U59_n_6,mac_muladd_8s_8s_14s_14_4_1_U59_n_7,mac_muladd_8s_8s_14s_14_4_1_U59_n_8,mac_muladd_8s_8s_14s_14_4_1_U59_n_9}),
        .\B_V_data_1_payload_A_reg[13]_i_22_2 ({mac_muladd_8s_8s_14s_14_4_1_U63_n_2,mac_muladd_8s_8s_14s_14_4_1_U63_n_3,mac_muladd_8s_8s_14s_14_4_1_U63_n_4,mac_muladd_8s_8s_14s_14_4_1_U63_n_5,mac_muladd_8s_8s_14s_14_4_1_U63_n_6,mac_muladd_8s_8s_14s_14_4_1_U63_n_7,mac_muladd_8s_8s_14s_14_4_1_U63_n_8,mac_muladd_8s_8s_14s_14_4_1_U63_n_9}),
        .\B_V_data_1_payload_A_reg[13]_i_23_0 (regslice_both_output_r_V_data_V_U_n_2),
        .\B_V_data_1_payload_A_reg[13]_i_23_1 (regslice_both_output_r_V_data_V_U_n_24),
        .\B_V_data_1_payload_A_reg[13]_i_23_2 (regslice_both_output_r_V_data_V_U_n_25),
        .\B_V_data_1_payload_A_reg[13]_i_23_3 (regslice_both_output_r_V_data_V_U_n_26),
        .\B_V_data_1_payload_A_reg[13]_i_23_4 (regslice_both_output_r_V_data_V_U_n_27),
        .\B_V_data_1_payload_A_reg[13]_i_23_5 (regslice_both_output_r_V_data_V_U_n_28),
        .\B_V_data_1_payload_A_reg[13]_i_23_6 ({mac_muladd_8s_8s_14s_14_4_1_U47_n_2,mac_muladd_8s_8s_14s_14_4_1_U47_n_3,mac_muladd_8s_8s_14s_14_4_1_U47_n_4,mac_muladd_8s_8s_14s_14_4_1_U47_n_5,mac_muladd_8s_8s_14s_14_4_1_U47_n_6,mac_muladd_8s_8s_14s_14_4_1_U47_n_7,mac_muladd_8s_8s_14s_14_4_1_U47_n_8,mac_muladd_8s_8s_14s_14_4_1_U47_n_9}),
        .\B_V_data_1_payload_A_reg[13]_i_23_7 ({mac_muladd_8s_8s_14s_14_4_1_U40_n_2,mac_muladd_8s_8s_14s_14_4_1_U40_n_3,mac_muladd_8s_8s_14s_14_4_1_U40_n_4,mac_muladd_8s_8s_14s_14_4_1_U40_n_5,mac_muladd_8s_8s_14s_14_4_1_U40_n_6,mac_muladd_8s_8s_14s_14_4_1_U40_n_7,mac_muladd_8s_8s_14s_14_4_1_U40_n_8,mac_muladd_8s_8s_14s_14_4_1_U40_n_9}),
        .\B_V_data_1_payload_A_reg[13]_i_23_8 ({mac_muladd_8s_8s_14s_14_4_1_U50_n_2,mac_muladd_8s_8s_14s_14_4_1_U50_n_3,mac_muladd_8s_8s_14s_14_4_1_U50_n_4,mac_muladd_8s_8s_14s_14_4_1_U50_n_5,mac_muladd_8s_8s_14s_14_4_1_U50_n_6,mac_muladd_8s_8s_14s_14_4_1_U50_n_7,mac_muladd_8s_8s_14s_14_4_1_U50_n_8,mac_muladd_8s_8s_14s_14_4_1_U50_n_9}),
        .\B_V_data_1_payload_A_reg[13]_i_24_0 ({regslice_both_output_r_V_data_V_U_n_42,regslice_both_output_r_V_data_V_U_n_43}),
        .\B_V_data_1_payload_A_reg[13]_i_24_1 ({mac_muladd_8s_8s_14s_14_4_1_U34_n_2,mac_muladd_8s_8s_14s_14_4_1_U34_n_3,mac_muladd_8s_8s_14s_14_4_1_U34_n_4,mac_muladd_8s_8s_14s_14_4_1_U34_n_5,mac_muladd_8s_8s_14s_14_4_1_U34_n_6,mac_muladd_8s_8s_14s_14_4_1_U34_n_7,mac_muladd_8s_8s_14s_14_4_1_U34_n_8,mac_muladd_8s_8s_14s_14_4_1_U34_n_9}),
        .\B_V_data_1_payload_A_reg[13]_i_24_2 ({mac_muladd_8s_8s_14s_14_4_1_U38_n_2,mac_muladd_8s_8s_14s_14_4_1_U38_n_3,mac_muladd_8s_8s_14s_14_4_1_U38_n_4,mac_muladd_8s_8s_14s_14_4_1_U38_n_5,mac_muladd_8s_8s_14s_14_4_1_U38_n_6,mac_muladd_8s_8s_14s_14_4_1_U38_n_7,mac_muladd_8s_8s_14s_14_4_1_U38_n_8,mac_muladd_8s_8s_14s_14_4_1_U38_n_9}),
        .\B_V_data_1_payload_A_reg[13]_i_24_3 ({mac_muladd_8s_8s_14s_14_4_1_U43_n_2,mac_muladd_8s_8s_14s_14_4_1_U43_n_3,mac_muladd_8s_8s_14s_14_4_1_U43_n_4,mac_muladd_8s_8s_14s_14_4_1_U43_n_5,mac_muladd_8s_8s_14s_14_4_1_U43_n_6,mac_muladd_8s_8s_14s_14_4_1_U43_n_7,mac_muladd_8s_8s_14s_14_4_1_U43_n_8,mac_muladd_8s_8s_14s_14_4_1_U43_n_9}),
        .\B_V_data_1_payload_A_reg[7]_0 ({mac_muladd_8s_8s_14s_14_4_1_U33_n_2,mac_muladd_8s_8s_14s_14_4_1_U33_n_3}),
        .\B_V_data_1_state_reg[0]_0 (output_r_TVALID),
        .CO(regslice_both_output_r_V_data_V_U_n_39),
        .D({ap_NS_fsm[4:3],ap_NS_fsm[0]}),
        .DI(regslice_both_output_r_V_data_V_U_n_44),
        .O({regslice_both_output_r_V_data_V_U_n_3,regslice_both_output_r_V_data_V_U_n_4,regslice_both_output_r_V_data_V_U_n_5,regslice_both_output_r_V_data_V_U_n_6,regslice_both_output_r_V_data_V_U_n_7,regslice_both_output_r_V_data_V_U_n_8,regslice_both_output_r_V_data_V_U_n_9}),
        .Q({ap_CS_fsm_state5,ap_CS_fsm_state4,ap_CS_fsm_state3,ap_CS_fsm_state1}),
        .RSTB(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_ready(ap_ready),
        .ap_rst_n(ap_rst_n),
        .input_r_TREADY_int_regslice(input_r_TREADY_int_regslice),
        .output_r_TDATA(\^output_r_TDATA ),
        .output_r_TREADY(output_r_TREADY),
        .output_r_TREADY_int_regslice(output_r_TREADY_int_regslice));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_regslice_both__parameterized0_31 regslice_both_output_r_V_last_V_U
       (.Q(ap_CS_fsm_state4),
        .RSTB(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .output_r_TLAST(output_r_TLAST),
        .output_r_TREADY(output_r_TREADY),
        .output_r_TREADY_int_regslice(output_r_TREADY_int_regslice),
        .tmp_last_V_reg_2605(tmp_last_V_reg_2605));
  FDRE \signal_V_0_load_reg_2599_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_0[0]),
        .Q(signal_V_0_load_reg_2599[0]),
        .R(1'b0));
  FDRE \signal_V_0_load_reg_2599_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_0[1]),
        .Q(signal_V_0_load_reg_2599[1]),
        .R(1'b0));
  FDRE \signal_V_0_load_reg_2599_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_0[2]),
        .Q(signal_V_0_load_reg_2599[2]),
        .R(1'b0));
  FDRE \signal_V_0_load_reg_2599_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_0[3]),
        .Q(signal_V_0_load_reg_2599[3]),
        .R(1'b0));
  FDRE \signal_V_0_load_reg_2599_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_0[4]),
        .Q(signal_V_0_load_reg_2599[4]),
        .R(1'b0));
  FDRE \signal_V_0_load_reg_2599_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_0[5]),
        .Q(signal_V_0_load_reg_2599[5]),
        .R(1'b0));
  FDRE \signal_V_0_load_reg_2599_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_0[6]),
        .Q(signal_V_0_load_reg_2599[6]),
        .R(1'b0));
  FDRE \signal_V_0_load_reg_2599_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_0[7]),
        .Q(signal_V_0_load_reg_2599[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_0_reg[0] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(input_r_TDATA_int_regslice[0]),
        .Q(signal_V_0[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_0_reg[1] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(input_r_TDATA_int_regslice[1]),
        .Q(signal_V_0[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_0_reg[2] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(input_r_TDATA_int_regslice[2]),
        .Q(signal_V_0[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_0_reg[3] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(input_r_TDATA_int_regslice[3]),
        .Q(signal_V_0[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_0_reg[4] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(input_r_TDATA_int_regslice[4]),
        .Q(signal_V_0[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_0_reg[5] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(input_r_TDATA_int_regslice[5]),
        .Q(signal_V_0[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_0_reg[6] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(input_r_TDATA_int_regslice[6]),
        .Q(signal_V_0[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_0_reg[7] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(input_r_TDATA_int_regslice[7]),
        .Q(signal_V_0[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_10_reg[0] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_9[0]),
        .Q(signal_V_10[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_10_reg[1] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_9[1]),
        .Q(signal_V_10[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_10_reg[2] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_9[2]),
        .Q(signal_V_10[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_10_reg[3] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_9[3]),
        .Q(signal_V_10[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_10_reg[4] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_9[4]),
        .Q(signal_V_10[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_10_reg[5] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_9[5]),
        .Q(signal_V_10[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_10_reg[6] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_9[6]),
        .Q(signal_V_10[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_10_reg[7] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_9[7]),
        .Q(signal_V_10[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_11_reg[0] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_10[0]),
        .Q(signal_V_11[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_11_reg[1] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_10[1]),
        .Q(signal_V_11[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_11_reg[2] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_10[2]),
        .Q(signal_V_11[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_11_reg[3] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_10[3]),
        .Q(signal_V_11[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_11_reg[4] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_10[4]),
        .Q(signal_V_11[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_11_reg[5] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_10[5]),
        .Q(signal_V_11[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_11_reg[6] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_10[6]),
        .Q(signal_V_11[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_11_reg[7] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_10[7]),
        .Q(signal_V_11[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_12_reg[0] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_11[0]),
        .Q(signal_V_12[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_12_reg[1] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_11[1]),
        .Q(signal_V_12[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_12_reg[2] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_11[2]),
        .Q(signal_V_12[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_12_reg[3] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_11[3]),
        .Q(signal_V_12[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_12_reg[4] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_11[4]),
        .Q(signal_V_12[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_12_reg[5] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_11[5]),
        .Q(signal_V_12[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_12_reg[6] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_11[6]),
        .Q(signal_V_12[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_12_reg[7] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_11[7]),
        .Q(signal_V_12[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_13_reg[0] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_12[0]),
        .Q(signal_V_13[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_13_reg[1] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_12[1]),
        .Q(signal_V_13[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_13_reg[2] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_12[2]),
        .Q(signal_V_13[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_13_reg[3] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_12[3]),
        .Q(signal_V_13[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_13_reg[4] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_12[4]),
        .Q(signal_V_13[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_13_reg[5] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_12[5]),
        .Q(signal_V_13[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_13_reg[6] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_12[6]),
        .Q(signal_V_13[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_13_reg[7] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_12[7]),
        .Q(signal_V_13[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_14_reg[0] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_13[0]),
        .Q(signal_V_14[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_14_reg[1] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_13[1]),
        .Q(signal_V_14[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_14_reg[2] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_13[2]),
        .Q(signal_V_14[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_14_reg[3] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_13[3]),
        .Q(signal_V_14[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_14_reg[4] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_13[4]),
        .Q(signal_V_14[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_14_reg[5] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_13[5]),
        .Q(signal_V_14[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_14_reg[6] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_13[6]),
        .Q(signal_V_14[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_14_reg[7] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_13[7]),
        .Q(signal_V_14[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_15_reg[0] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_14[0]),
        .Q(signal_V_15[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_15_reg[1] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_14[1]),
        .Q(signal_V_15[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_15_reg[2] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_14[2]),
        .Q(signal_V_15[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_15_reg[3] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_14[3]),
        .Q(signal_V_15[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_15_reg[4] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_14[4]),
        .Q(signal_V_15[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_15_reg[5] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_14[5]),
        .Q(signal_V_15[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_15_reg[6] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_14[6]),
        .Q(signal_V_15[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_15_reg[7] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_14[7]),
        .Q(signal_V_15[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_16_reg[0] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_15[0]),
        .Q(signal_V_16[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_16_reg[1] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_15[1]),
        .Q(signal_V_16[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_16_reg[2] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_15[2]),
        .Q(signal_V_16[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_16_reg[3] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_15[3]),
        .Q(signal_V_16[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_16_reg[4] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_15[4]),
        .Q(signal_V_16[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_16_reg[5] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_15[5]),
        .Q(signal_V_16[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_16_reg[6] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_15[6]),
        .Q(signal_V_16[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_16_reg[7] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_15[7]),
        .Q(signal_V_16[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_17_reg[0] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_16[0]),
        .Q(signal_V_17[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_17_reg[1] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_16[1]),
        .Q(signal_V_17[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_17_reg[2] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_16[2]),
        .Q(signal_V_17[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_17_reg[3] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_16[3]),
        .Q(signal_V_17[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_17_reg[4] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_16[4]),
        .Q(signal_V_17[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_17_reg[5] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_16[5]),
        .Q(signal_V_17[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_17_reg[6] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_16[6]),
        .Q(signal_V_17[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_17_reg[7] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_16[7]),
        .Q(signal_V_17[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_18_reg[0] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_17[0]),
        .Q(signal_V_18[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_18_reg[1] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_17[1]),
        .Q(signal_V_18[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_18_reg[2] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_17[2]),
        .Q(signal_V_18[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_18_reg[3] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_17[3]),
        .Q(signal_V_18[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_18_reg[4] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_17[4]),
        .Q(signal_V_18[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_18_reg[5] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_17[5]),
        .Q(signal_V_18[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_18_reg[6] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_17[6]),
        .Q(signal_V_18[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_18_reg[7] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_17[7]),
        .Q(signal_V_18[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_19_reg[0] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_18[0]),
        .Q(signal_V_19[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_19_reg[1] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_18[1]),
        .Q(signal_V_19[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_19_reg[2] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_18[2]),
        .Q(signal_V_19[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_19_reg[3] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_18[3]),
        .Q(signal_V_19[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_19_reg[4] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_18[4]),
        .Q(signal_V_19[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_19_reg[5] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_18[5]),
        .Q(signal_V_19[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_19_reg[6] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_18[6]),
        .Q(signal_V_19[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_19_reg[7] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_18[7]),
        .Q(signal_V_19[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_1_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(signal_V_0_load_reg_2599[0]),
        .Q(signal_V_1[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_1_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(signal_V_0_load_reg_2599[1]),
        .Q(signal_V_1[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_1_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(signal_V_0_load_reg_2599[2]),
        .Q(signal_V_1[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_1_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(signal_V_0_load_reg_2599[3]),
        .Q(signal_V_1[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_1_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(signal_V_0_load_reg_2599[4]),
        .Q(signal_V_1[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_1_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(signal_V_0_load_reg_2599[5]),
        .Q(signal_V_1[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_1_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(signal_V_0_load_reg_2599[6]),
        .Q(signal_V_1[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_1_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(signal_V_0_load_reg_2599[7]),
        .Q(signal_V_1[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_20_reg[0] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_19[0]),
        .Q(signal_V_20[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_20_reg[1] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_19[1]),
        .Q(signal_V_20[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_20_reg[2] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_19[2]),
        .Q(signal_V_20[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_20_reg[3] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_19[3]),
        .Q(signal_V_20[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_20_reg[4] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_19[4]),
        .Q(signal_V_20[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_20_reg[5] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_19[5]),
        .Q(signal_V_20[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_20_reg[6] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_19[6]),
        .Q(signal_V_20[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_20_reg[7] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_19[7]),
        .Q(signal_V_20[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_21_reg[0] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_20[0]),
        .Q(signal_V_21[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_21_reg[1] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_20[1]),
        .Q(signal_V_21[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_21_reg[2] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_20[2]),
        .Q(signal_V_21[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_21_reg[3] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_20[3]),
        .Q(signal_V_21[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_21_reg[4] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_20[4]),
        .Q(signal_V_21[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_21_reg[5] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_20[5]),
        .Q(signal_V_21[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_21_reg[6] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_20[6]),
        .Q(signal_V_21[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_21_reg[7] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_20[7]),
        .Q(signal_V_21[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_22_reg[0] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_21[0]),
        .Q(signal_V_22[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_22_reg[1] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_21[1]),
        .Q(signal_V_22[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_22_reg[2] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_21[2]),
        .Q(signal_V_22[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_22_reg[3] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_21[3]),
        .Q(signal_V_22[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_22_reg[4] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_21[4]),
        .Q(signal_V_22[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_22_reg[5] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_21[5]),
        .Q(signal_V_22[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_22_reg[6] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_21[6]),
        .Q(signal_V_22[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_22_reg[7] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_21[7]),
        .Q(signal_V_22[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_23_reg[0] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_22[0]),
        .Q(signal_V_23[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_23_reg[1] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_22[1]),
        .Q(signal_V_23[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_23_reg[2] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_22[2]),
        .Q(signal_V_23[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_23_reg[3] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_22[3]),
        .Q(signal_V_23[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_23_reg[4] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_22[4]),
        .Q(signal_V_23[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_23_reg[5] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_22[5]),
        .Q(signal_V_23[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_23_reg[6] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_22[6]),
        .Q(signal_V_23[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_23_reg[7] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_22[7]),
        .Q(signal_V_23[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_24_reg[0] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_23[0]),
        .Q(signal_V_24[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_24_reg[1] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_23[1]),
        .Q(signal_V_24[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_24_reg[2] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_23[2]),
        .Q(signal_V_24[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_24_reg[3] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_23[3]),
        .Q(signal_V_24[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_24_reg[4] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_23[4]),
        .Q(signal_V_24[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_24_reg[5] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_23[5]),
        .Q(signal_V_24[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_24_reg[6] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_23[6]),
        .Q(signal_V_24[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_24_reg[7] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_23[7]),
        .Q(signal_V_24[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_25_reg[0] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_24[0]),
        .Q(signal_V_25[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_25_reg[1] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_24[1]),
        .Q(signal_V_25[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_25_reg[2] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_24[2]),
        .Q(signal_V_25[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_25_reg[3] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_24[3]),
        .Q(signal_V_25[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_25_reg[4] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_24[4]),
        .Q(signal_V_25[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_25_reg[5] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_24[5]),
        .Q(signal_V_25[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_25_reg[6] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_24[6]),
        .Q(signal_V_25[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_25_reg[7] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_24[7]),
        .Q(signal_V_25[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_26_reg[0] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_25[0]),
        .Q(signal_V_26[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_26_reg[1] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_25[1]),
        .Q(signal_V_26[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_26_reg[2] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_25[2]),
        .Q(signal_V_26[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_26_reg[3] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_25[3]),
        .Q(signal_V_26[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_26_reg[4] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_25[4]),
        .Q(signal_V_26[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_26_reg[5] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_25[5]),
        .Q(signal_V_26[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_26_reg[6] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_25[6]),
        .Q(signal_V_26[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_26_reg[7] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_25[7]),
        .Q(signal_V_26[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_27_reg[0] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_26[0]),
        .Q(signal_V_27[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_27_reg[1] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_26[1]),
        .Q(signal_V_27[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_27_reg[2] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_26[2]),
        .Q(signal_V_27[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_27_reg[3] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_26[3]),
        .Q(signal_V_27[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_27_reg[4] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_26[4]),
        .Q(signal_V_27[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_27_reg[5] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_26[5]),
        .Q(signal_V_27[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_27_reg[6] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_26[6]),
        .Q(signal_V_27[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_27_reg[7] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_26[7]),
        .Q(signal_V_27[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_28_reg[0] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_27[0]),
        .Q(signal_V_28[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_28_reg[1] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_27[1]),
        .Q(signal_V_28[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_28_reg[2] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_27[2]),
        .Q(signal_V_28[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_28_reg[3] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_27[3]),
        .Q(signal_V_28[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_28_reg[4] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_27[4]),
        .Q(signal_V_28[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_28_reg[5] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_27[5]),
        .Q(signal_V_28[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_28_reg[6] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_27[6]),
        .Q(signal_V_28[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_28_reg[7] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_27[7]),
        .Q(signal_V_28[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_29_reg[0] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_28[0]),
        .Q(signal_V_29[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_29_reg[1] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_28[1]),
        .Q(signal_V_29[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_29_reg[2] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_28[2]),
        .Q(signal_V_29[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_29_reg[3] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_28[3]),
        .Q(signal_V_29[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_29_reg[4] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_28[4]),
        .Q(signal_V_29[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_29_reg[5] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_28[5]),
        .Q(signal_V_29[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_29_reg[6] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_28[6]),
        .Q(signal_V_29[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_29_reg[7] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_28[7]),
        .Q(signal_V_29[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_2_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(signal_V_1[0]),
        .Q(signal_V_2[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_2_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(signal_V_1[1]),
        .Q(signal_V_2[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_2_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(signal_V_1[2]),
        .Q(signal_V_2[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_2_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(signal_V_1[3]),
        .Q(signal_V_2[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_2_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(signal_V_1[4]),
        .Q(signal_V_2[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_2_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(signal_V_1[5]),
        .Q(signal_V_2[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_2_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(signal_V_1[6]),
        .Q(signal_V_2[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_2_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(signal_V_1[7]),
        .Q(signal_V_2[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_30_reg[0] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_29[0]),
        .Q(signal_V_30[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_30_reg[1] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_29[1]),
        .Q(signal_V_30[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_30_reg[2] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_29[2]),
        .Q(signal_V_30[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_30_reg[3] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_29[3]),
        .Q(signal_V_30[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_30_reg[4] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_29[4]),
        .Q(signal_V_30[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_30_reg[5] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_29[5]),
        .Q(signal_V_30[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_30_reg[6] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_29[6]),
        .Q(signal_V_30[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_30_reg[7] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_29[7]),
        .Q(signal_V_30[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_31_reg[0] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_30[0]),
        .Q(signal_V_31[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_31_reg[1] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_30[1]),
        .Q(signal_V_31[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_31_reg[2] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_30[2]),
        .Q(signal_V_31[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_31_reg[3] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_30[3]),
        .Q(signal_V_31[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_31_reg[4] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_30[4]),
        .Q(signal_V_31[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_31_reg[5] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_30[5]),
        .Q(signal_V_31[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_31_reg[6] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_30[6]),
        .Q(signal_V_31[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_31_reg[7] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_30[7]),
        .Q(signal_V_31[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_32_reg[0] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_31[0]),
        .Q(signal_V_32[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_32_reg[1] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_31[1]),
        .Q(signal_V_32[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_32_reg[2] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_31[2]),
        .Q(signal_V_32[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_32_reg[3] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_31[3]),
        .Q(signal_V_32[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_32_reg[4] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_31[4]),
        .Q(signal_V_32[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_32_reg[5] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_31[5]),
        .Q(signal_V_32[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_32_reg[6] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_31[6]),
        .Q(signal_V_32[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_32_reg[7] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_31[7]),
        .Q(signal_V_32[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_33_reg[0] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_32[0]),
        .Q(signal_V_33[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_33_reg[1] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_32[1]),
        .Q(signal_V_33[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_33_reg[2] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_32[2]),
        .Q(signal_V_33[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_33_reg[3] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_32[3]),
        .Q(signal_V_33[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_33_reg[4] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_32[4]),
        .Q(signal_V_33[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_33_reg[5] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_32[5]),
        .Q(signal_V_33[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_33_reg[6] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_32[6]),
        .Q(signal_V_33[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_33_reg[7] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_32[7]),
        .Q(signal_V_33[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_34_reg[0] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_33[0]),
        .Q(signal_V_34[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_34_reg[1] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_33[1]),
        .Q(signal_V_34[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_34_reg[2] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_33[2]),
        .Q(signal_V_34[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_34_reg[3] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_33[3]),
        .Q(signal_V_34[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_34_reg[4] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_33[4]),
        .Q(signal_V_34[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_34_reg[5] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_33[5]),
        .Q(signal_V_34[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_34_reg[6] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_33[6]),
        .Q(signal_V_34[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_34_reg[7] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_33[7]),
        .Q(signal_V_34[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_35_reg[0] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_34[0]),
        .Q(signal_V_35[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_35_reg[1] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_34[1]),
        .Q(signal_V_35[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_35_reg[2] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_34[2]),
        .Q(signal_V_35[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_35_reg[3] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_34[3]),
        .Q(signal_V_35[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_35_reg[4] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_34[4]),
        .Q(signal_V_35[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_35_reg[5] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_34[5]),
        .Q(signal_V_35[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_35_reg[6] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_34[6]),
        .Q(signal_V_35[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_35_reg[7] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_34[7]),
        .Q(signal_V_35[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_36_reg[0] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_35[0]),
        .Q(signal_V_36[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_36_reg[1] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_35[1]),
        .Q(signal_V_36[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_36_reg[2] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_35[2]),
        .Q(signal_V_36[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_36_reg[3] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_35[3]),
        .Q(signal_V_36[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_36_reg[4] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_35[4]),
        .Q(signal_V_36[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_36_reg[5] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_35[5]),
        .Q(signal_V_36[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_36_reg[6] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_35[6]),
        .Q(signal_V_36[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_36_reg[7] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_35[7]),
        .Q(signal_V_36[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_37_reg[0] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_36[0]),
        .Q(signal_V_37[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_37_reg[1] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_36[1]),
        .Q(signal_V_37[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_37_reg[2] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_36[2]),
        .Q(signal_V_37[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_37_reg[3] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_36[3]),
        .Q(signal_V_37[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_37_reg[4] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_36[4]),
        .Q(signal_V_37[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_37_reg[5] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_36[5]),
        .Q(signal_V_37[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_37_reg[6] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_36[6]),
        .Q(signal_V_37[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_37_reg[7] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_36[7]),
        .Q(signal_V_37[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_38_reg[0] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_37[0]),
        .Q(signal_V_38[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_38_reg[1] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_37[1]),
        .Q(signal_V_38[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_38_reg[2] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_37[2]),
        .Q(signal_V_38[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_38_reg[3] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_37[3]),
        .Q(signal_V_38[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_38_reg[4] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_37[4]),
        .Q(signal_V_38[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_38_reg[5] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_37[5]),
        .Q(signal_V_38[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_38_reg[6] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_37[6]),
        .Q(signal_V_38[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_38_reg[7] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_37[7]),
        .Q(signal_V_38[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_39_reg[0] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_38[0]),
        .Q(signal_V_39[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_39_reg[1] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_38[1]),
        .Q(signal_V_39[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_39_reg[2] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_38[2]),
        .Q(signal_V_39[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_39_reg[3] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_38[3]),
        .Q(signal_V_39[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_39_reg[4] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_38[4]),
        .Q(signal_V_39[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_39_reg[5] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_38[5]),
        .Q(signal_V_39[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_39_reg[6] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_38[6]),
        .Q(signal_V_39[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_39_reg[7] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_38[7]),
        .Q(signal_V_39[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_3_reg[0] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_2[0]),
        .Q(signal_V_3[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_3_reg[1] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_2[1]),
        .Q(signal_V_3[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_3_reg[2] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_2[2]),
        .Q(signal_V_3[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_3_reg[3] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_2[3]),
        .Q(signal_V_3[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_3_reg[4] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_2[4]),
        .Q(signal_V_3[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_3_reg[5] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_2[5]),
        .Q(signal_V_3[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_3_reg[6] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_2[6]),
        .Q(signal_V_3[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_3_reg[7] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_2[7]),
        .Q(signal_V_3[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_40_reg[0] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_39[0]),
        .Q(signal_V_40[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_40_reg[1] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_39[1]),
        .Q(signal_V_40[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_40_reg[2] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_39[2]),
        .Q(signal_V_40[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_40_reg[3] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_39[3]),
        .Q(signal_V_40[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_40_reg[4] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_39[4]),
        .Q(signal_V_40[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_40_reg[5] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_39[5]),
        .Q(signal_V_40[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_40_reg[6] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_39[6]),
        .Q(signal_V_40[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_40_reg[7] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_39[7]),
        .Q(signal_V_40[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_41_reg[0] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_40[0]),
        .Q(signal_V_41[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_41_reg[1] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_40[1]),
        .Q(signal_V_41[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_41_reg[2] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_40[2]),
        .Q(signal_V_41[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_41_reg[3] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_40[3]),
        .Q(signal_V_41[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_41_reg[4] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_40[4]),
        .Q(signal_V_41[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_41_reg[5] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_40[5]),
        .Q(signal_V_41[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_41_reg[6] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_40[6]),
        .Q(signal_V_41[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_41_reg[7] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_40[7]),
        .Q(signal_V_41[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_42_reg[0] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_41[0]),
        .Q(signal_V_42[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_42_reg[1] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_41[1]),
        .Q(signal_V_42[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_42_reg[2] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_41[2]),
        .Q(signal_V_42[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_42_reg[3] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_41[3]),
        .Q(signal_V_42[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_42_reg[4] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_41[4]),
        .Q(signal_V_42[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_42_reg[5] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_41[5]),
        .Q(signal_V_42[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_42_reg[6] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_41[6]),
        .Q(signal_V_42[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_42_reg[7] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_41[7]),
        .Q(signal_V_42[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_43_reg[0] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_42[0]),
        .Q(signal_V_43[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_43_reg[1] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_42[1]),
        .Q(signal_V_43[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_43_reg[2] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_42[2]),
        .Q(signal_V_43[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_43_reg[3] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_42[3]),
        .Q(signal_V_43[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_43_reg[4] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_42[4]),
        .Q(signal_V_43[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_43_reg[5] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_42[5]),
        .Q(signal_V_43[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_43_reg[6] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_42[6]),
        .Q(signal_V_43[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_43_reg[7] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_42[7]),
        .Q(signal_V_43[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_44_reg[0] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_43[0]),
        .Q(signal_V_44[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_44_reg[1] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_43[1]),
        .Q(signal_V_44[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_44_reg[2] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_43[2]),
        .Q(signal_V_44[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_44_reg[3] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_43[3]),
        .Q(signal_V_44[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_44_reg[4] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_43[4]),
        .Q(signal_V_44[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_44_reg[5] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_43[5]),
        .Q(signal_V_44[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_44_reg[6] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_43[6]),
        .Q(signal_V_44[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_44_reg[7] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_43[7]),
        .Q(signal_V_44[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_45_reg[0] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_44[0]),
        .Q(signal_V_45[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_45_reg[1] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_44[1]),
        .Q(signal_V_45[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_45_reg[2] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_44[2]),
        .Q(signal_V_45[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_45_reg[3] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_44[3]),
        .Q(signal_V_45[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_45_reg[4] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_44[4]),
        .Q(signal_V_45[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_45_reg[5] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_44[5]),
        .Q(signal_V_45[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_45_reg[6] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_44[6]),
        .Q(signal_V_45[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_45_reg[7] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_44[7]),
        .Q(signal_V_45[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_46_reg[0] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_45[0]),
        .Q(signal_V_46[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_46_reg[1] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_45[1]),
        .Q(signal_V_46[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_46_reg[2] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_45[2]),
        .Q(signal_V_46[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_46_reg[3] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_45[3]),
        .Q(signal_V_46[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_46_reg[4] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_45[4]),
        .Q(signal_V_46[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_46_reg[5] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_45[5]),
        .Q(signal_V_46[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_46_reg[6] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_45[6]),
        .Q(signal_V_46[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_46_reg[7] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_45[7]),
        .Q(signal_V_46[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_47_reg[0] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_46[0]),
        .Q(signal_V_47[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_47_reg[1] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_46[1]),
        .Q(signal_V_47[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_47_reg[2] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_46[2]),
        .Q(signal_V_47[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_47_reg[3] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_46[3]),
        .Q(signal_V_47[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_47_reg[4] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_46[4]),
        .Q(signal_V_47[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_47_reg[5] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_46[5]),
        .Q(signal_V_47[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_47_reg[6] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_46[6]),
        .Q(signal_V_47[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_47_reg[7] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_46[7]),
        .Q(signal_V_47[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_48_reg[0] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_47[0]),
        .Q(signal_V_48[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_48_reg[1] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_47[1]),
        .Q(signal_V_48[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_48_reg[2] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_47[2]),
        .Q(signal_V_48[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_48_reg[3] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_47[3]),
        .Q(signal_V_48[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_48_reg[4] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_47[4]),
        .Q(signal_V_48[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_48_reg[5] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_47[5]),
        .Q(signal_V_48[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_48_reg[6] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_47[6]),
        .Q(signal_V_48[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_48_reg[7] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_47[7]),
        .Q(signal_V_48[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_49_reg[0] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_48[0]),
        .Q(signal_V_49[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_49_reg[1] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_48[1]),
        .Q(signal_V_49[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_49_reg[2] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_48[2]),
        .Q(signal_V_49[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_49_reg[3] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_48[3]),
        .Q(signal_V_49[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_49_reg[4] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_48[4]),
        .Q(signal_V_49[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_49_reg[5] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_48[5]),
        .Q(signal_V_49[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_49_reg[6] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_48[6]),
        .Q(signal_V_49[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_49_reg[7] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_48[7]),
        .Q(signal_V_49[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_4_reg[0] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_3[0]),
        .Q(signal_V_4[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_4_reg[1] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_3[1]),
        .Q(signal_V_4[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_4_reg[2] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_3[2]),
        .Q(signal_V_4[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_4_reg[3] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_3[3]),
        .Q(signal_V_4[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_4_reg[4] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_3[4]),
        .Q(signal_V_4[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_4_reg[5] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_3[5]),
        .Q(signal_V_4[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_4_reg[6] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_3[6]),
        .Q(signal_V_4[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_4_reg[7] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_3[7]),
        .Q(signal_V_4[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_50_reg[0] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_49[0]),
        .Q(signal_V_50[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_50_reg[1] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_49[1]),
        .Q(signal_V_50[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_50_reg[2] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_49[2]),
        .Q(signal_V_50[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_50_reg[3] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_49[3]),
        .Q(signal_V_50[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_50_reg[4] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_49[4]),
        .Q(signal_V_50[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_50_reg[5] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_49[5]),
        .Q(signal_V_50[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_50_reg[6] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_49[6]),
        .Q(signal_V_50[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_50_reg[7] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_49[7]),
        .Q(signal_V_50[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_51_reg[0] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_50[0]),
        .Q(signal_V_51[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_51_reg[1] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_50[1]),
        .Q(signal_V_51[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_51_reg[2] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_50[2]),
        .Q(signal_V_51[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_51_reg[3] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_50[3]),
        .Q(signal_V_51[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_51_reg[4] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_50[4]),
        .Q(signal_V_51[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_51_reg[5] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_50[5]),
        .Q(signal_V_51[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_51_reg[6] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_50[6]),
        .Q(signal_V_51[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_51_reg[7] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_50[7]),
        .Q(signal_V_51[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_52_reg[0] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_51[0]),
        .Q(signal_V_52[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_52_reg[1] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_51[1]),
        .Q(signal_V_52[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_52_reg[2] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_51[2]),
        .Q(signal_V_52[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_52_reg[3] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_51[3]),
        .Q(signal_V_52[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_52_reg[4] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_51[4]),
        .Q(signal_V_52[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_52_reg[5] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_51[5]),
        .Q(signal_V_52[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_52_reg[6] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_51[6]),
        .Q(signal_V_52[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_52_reg[7] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_51[7]),
        .Q(signal_V_52[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_53_reg[0] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_52[0]),
        .Q(signal_V_53[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_53_reg[1] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_52[1]),
        .Q(signal_V_53[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_53_reg[2] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_52[2]),
        .Q(signal_V_53[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_53_reg[3] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_52[3]),
        .Q(signal_V_53[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_53_reg[4] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_52[4]),
        .Q(signal_V_53[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_53_reg[5] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_52[5]),
        .Q(signal_V_53[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_53_reg[6] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_52[6]),
        .Q(signal_V_53[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_53_reg[7] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_52[7]),
        .Q(signal_V_53[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_54_reg[0] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_53[0]),
        .Q(signal_V_54[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_54_reg[1] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_53[1]),
        .Q(signal_V_54[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_54_reg[2] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_53[2]),
        .Q(signal_V_54[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_54_reg[3] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_53[3]),
        .Q(signal_V_54[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_54_reg[4] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_53[4]),
        .Q(signal_V_54[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_54_reg[5] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_53[5]),
        .Q(signal_V_54[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_54_reg[6] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_53[6]),
        .Q(signal_V_54[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_54_reg[7] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_53[7]),
        .Q(signal_V_54[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_55_reg[0] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_54[0]),
        .Q(signal_V_55[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_55_reg[1] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_54[1]),
        .Q(signal_V_55[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_55_reg[2] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_54[2]),
        .Q(signal_V_55[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_55_reg[3] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_54[3]),
        .Q(signal_V_55[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_55_reg[4] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_54[4]),
        .Q(signal_V_55[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_55_reg[5] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_54[5]),
        .Q(signal_V_55[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_55_reg[6] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_54[6]),
        .Q(signal_V_55[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_55_reg[7] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_54[7]),
        .Q(signal_V_55[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_56_reg[0] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_55[0]),
        .Q(signal_V_56[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_56_reg[1] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_55[1]),
        .Q(signal_V_56[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_56_reg[2] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_55[2]),
        .Q(signal_V_56[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_56_reg[3] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_55[3]),
        .Q(signal_V_56[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_56_reg[4] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_55[4]),
        .Q(signal_V_56[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_56_reg[5] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_55[5]),
        .Q(signal_V_56[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_56_reg[6] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_55[6]),
        .Q(signal_V_56[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_56_reg[7] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_55[7]),
        .Q(signal_V_56[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_57_reg[0] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_56[0]),
        .Q(signal_V_57[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_57_reg[1] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_56[1]),
        .Q(signal_V_57[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_57_reg[2] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_56[2]),
        .Q(signal_V_57[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_57_reg[3] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_56[3]),
        .Q(signal_V_57[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_57_reg[4] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_56[4]),
        .Q(signal_V_57[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_57_reg[5] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_56[5]),
        .Q(signal_V_57[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_57_reg[6] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_56[6]),
        .Q(signal_V_57[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_57_reg[7] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_56[7]),
        .Q(signal_V_57[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_58_reg[0] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_57[0]),
        .Q(signal_V_58[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_58_reg[1] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_57[1]),
        .Q(signal_V_58[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_58_reg[2] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_57[2]),
        .Q(signal_V_58[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_58_reg[3] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_57[3]),
        .Q(signal_V_58[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_58_reg[4] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_57[4]),
        .Q(signal_V_58[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_58_reg[5] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_57[5]),
        .Q(signal_V_58[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_58_reg[6] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_57[6]),
        .Q(signal_V_58[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_58_reg[7] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_57[7]),
        .Q(signal_V_58[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_59_reg[0] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_58[0]),
        .Q(signal_V_59[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_59_reg[1] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_58[1]),
        .Q(signal_V_59[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_59_reg[2] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_58[2]),
        .Q(signal_V_59[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_59_reg[3] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_58[3]),
        .Q(signal_V_59[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_59_reg[4] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_58[4]),
        .Q(signal_V_59[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_59_reg[5] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_58[5]),
        .Q(signal_V_59[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_59_reg[6] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_58[6]),
        .Q(signal_V_59[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_59_reg[7] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_58[7]),
        .Q(signal_V_59[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_5_reg[0] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_4[0]),
        .Q(signal_V_5[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_5_reg[1] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_4[1]),
        .Q(signal_V_5[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_5_reg[2] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_4[2]),
        .Q(signal_V_5[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_5_reg[3] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_4[3]),
        .Q(signal_V_5[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_5_reg[4] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_4[4]),
        .Q(signal_V_5[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_5_reg[5] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_4[5]),
        .Q(signal_V_5[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_5_reg[6] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_4[6]),
        .Q(signal_V_5[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_5_reg[7] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_4[7]),
        .Q(signal_V_5[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_60_reg[0] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_59[0]),
        .Q(signal_V_60[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_60_reg[1] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_59[1]),
        .Q(signal_V_60[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_60_reg[2] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_59[2]),
        .Q(signal_V_60[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_60_reg[3] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_59[3]),
        .Q(signal_V_60[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_60_reg[4] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_59[4]),
        .Q(signal_V_60[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_60_reg[5] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_59[5]),
        .Q(signal_V_60[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_60_reg[6] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_59[6]),
        .Q(signal_V_60[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_60_reg[7] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_59[7]),
        .Q(signal_V_60[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_61_reg[0] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_60[0]),
        .Q(signal_V_61[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_61_reg[1] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_60[1]),
        .Q(signal_V_61[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_61_reg[2] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_60[2]),
        .Q(signal_V_61[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_61_reg[3] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_60[3]),
        .Q(signal_V_61[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_61_reg[4] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_60[4]),
        .Q(signal_V_61[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_61_reg[5] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_60[5]),
        .Q(signal_V_61[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_61_reg[6] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_60[6]),
        .Q(signal_V_61[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_61_reg[7] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_60[7]),
        .Q(signal_V_61[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_6_reg[0] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_5[0]),
        .Q(signal_V_6[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_6_reg[1] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_5[1]),
        .Q(signal_V_6[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_6_reg[2] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_5[2]),
        .Q(signal_V_6[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_6_reg[3] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_5[3]),
        .Q(signal_V_6[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_6_reg[4] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_5[4]),
        .Q(signal_V_6[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_6_reg[5] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_5[5]),
        .Q(signal_V_6[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_6_reg[6] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_5[6]),
        .Q(signal_V_6[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_6_reg[7] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_5[7]),
        .Q(signal_V_6[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_7_reg[0] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_6[0]),
        .Q(signal_V_7[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_7_reg[1] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_6[1]),
        .Q(signal_V_7[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_7_reg[2] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_6[2]),
        .Q(signal_V_7[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_7_reg[3] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_6[3]),
        .Q(signal_V_7[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_7_reg[4] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_6[4]),
        .Q(signal_V_7[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_7_reg[5] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_6[5]),
        .Q(signal_V_7[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_7_reg[6] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_6[6]),
        .Q(signal_V_7[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_7_reg[7] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_6[7]),
        .Q(signal_V_7[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_8_reg[0] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_7[0]),
        .Q(signal_V_8[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_8_reg[1] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_7[1]),
        .Q(signal_V_8[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_8_reg[2] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_7[2]),
        .Q(signal_V_8[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_8_reg[3] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_7[3]),
        .Q(signal_V_8[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_8_reg[4] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_7[4]),
        .Q(signal_V_8[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_8_reg[5] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_7[5]),
        .Q(signal_V_8[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_8_reg[6] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_7[6]),
        .Q(signal_V_8[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_8_reg[7] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_7[7]),
        .Q(signal_V_8[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_9_reg[0] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_8[0]),
        .Q(signal_V_9[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_9_reg[1] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_8[1]),
        .Q(signal_V_9[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_9_reg[2] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_8[2]),
        .Q(signal_V_9[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_9_reg[3] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_8[3]),
        .Q(signal_V_9[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_9_reg[4] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_8[4]),
        .Q(signal_V_9[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_9_reg[5] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_8[5]),
        .Q(signal_V_9[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_9_reg[6] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_8[6]),
        .Q(signal_V_9[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_9_reg[7] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int_regslice),
        .D(signal_V_8[7]),
        .Q(signal_V_9[7]),
        .R(1'b0));
  FDRE \tmp_last_V_reg_2605_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_r_TLAST_int_regslice),
        .Q(tmp_last_V_reg_2605),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_control_s_axi
   (RSTB,
    s_axi_control_BVALID,
    \FSM_onehot_wstate_reg[2]_0 ,
    \FSM_onehot_wstate_reg[1]_0 ,
    s_axi_control_RVALID,
    \FSM_onehot_rstate_reg[1]_0 ,
    Q,
    \int_filter_1_reg[7]_0 ,
    \int_filter_2_reg[7]_0 ,
    \int_filter_3_reg[7]_0 ,
    E,
    A,
    \int_filter_5_reg[7]_0 ,
    \waddr_reg[4]_0 ,
    \int_filter_6_reg[7]_0 ,
    \int_filter_7_reg[7]_0 ,
    \waddr_reg[3]_0 ,
    B,
    \int_filter_9_reg[7]_0 ,
    \waddr_reg[4]_1 ,
    \int_filter_10_reg[7]_0 ,
    \int_filter_11_reg[7]_0 ,
    \waddr_reg[3]_1 ,
    \int_filter_12_reg[7]_0 ,
    \int_filter_13_reg[7]_0 ,
    \waddr_reg[4]_2 ,
    \int_filter_14_reg[7]_0 ,
    \int_filter_15_reg[7]_0 ,
    \waddr_reg[3]_2 ,
    \int_filter_16_reg[7]_0 ,
    \int_filter_17_reg[7]_0 ,
    \waddr_reg[4]_3 ,
    \int_filter_18_reg[7]_0 ,
    \int_filter_19_reg[7]_0 ,
    \waddr_reg[3]_3 ,
    \int_filter_20_reg[7]_0 ,
    \int_filter_21_reg[7]_0 ,
    \waddr_reg[4]_4 ,
    \int_filter_22_reg[7]_0 ,
    \int_filter_23_reg[7]_0 ,
    \waddr_reg[3]_4 ,
    \int_filter_24_reg[7]_0 ,
    \int_filter_25_reg[7]_0 ,
    \waddr_reg[4]_5 ,
    \int_filter_26_reg[7]_0 ,
    \int_filter_27_reg[7]_0 ,
    \waddr_reg[3]_5 ,
    \int_filter_28_reg[7]_0 ,
    \int_filter_29_reg[7]_0 ,
    \waddr_reg[4]_6 ,
    \s_axi_control_WDATA[7] ,
    \int_filter_31_reg[7]_0 ,
    \waddr_reg[3]_6 ,
    \s_axi_control_WDATA[7]_0 ,
    \int_filter_33_reg[7]_0 ,
    \waddr_reg[4]_7 ,
    \s_axi_control_WDATA[7]_1 ,
    \int_filter_35_reg[7]_0 ,
    \waddr_reg[3]_7 ,
    \s_axi_control_WDATA[7]_2 ,
    \int_filter_37_reg[7]_0 ,
    \waddr_reg[4]_8 ,
    \s_axi_control_WDATA[7]_3 ,
    \int_filter_39_reg[7]_0 ,
    \waddr_reg[3]_8 ,
    \s_axi_control_WDATA[7]_4 ,
    \int_filter_41_reg[7]_0 ,
    \waddr_reg[4]_9 ,
    \s_axi_control_WDATA[7]_5 ,
    \int_filter_43_reg[7]_0 ,
    \waddr_reg[3]_9 ,
    \s_axi_control_WDATA[7]_6 ,
    \int_filter_45_reg[7]_0 ,
    \waddr_reg[4]_10 ,
    \s_axi_control_WDATA[7]_7 ,
    \int_filter_47_reg[7]_0 ,
    \waddr_reg[3]_10 ,
    \s_axi_control_WDATA[7]_8 ,
    \int_filter_49_reg[7]_0 ,
    \waddr_reg[4]_11 ,
    \s_axi_control_WDATA[7]_9 ,
    \int_filter_51_reg[7]_0 ,
    \waddr_reg[3]_11 ,
    \s_axi_control_WDATA[7]_10 ,
    \int_filter_53_reg[7]_0 ,
    \waddr_reg[5]_0 ,
    \s_axi_control_WDATA[7]_11 ,
    \int_filter_55_reg[7]_0 ,
    \waddr_reg[5]_1 ,
    \s_axi_control_WDATA[7]_12 ,
    \int_filter_57_reg[7]_0 ,
    \waddr_reg[5]_2 ,
    \s_axi_control_WDATA[7]_13 ,
    \int_filter_59_reg[7]_0 ,
    \waddr_reg[5]_3 ,
    \s_axi_control_WDATA[7]_14 ,
    \int_filter_61_reg[7]_0 ,
    \waddr_reg[8]_0 ,
    \s_axi_control_WDATA[7]_15 ,
    \int_filter_63_reg[7]_0 ,
    s_axi_control_RDATA,
    ap_rst_n,
    ap_clk,
    s_axi_control_AWADDR,
    s_axi_control_ARADDR,
    s_axi_control_ARVALID,
    s_axi_control_AWVALID,
    s_axi_control_BREADY,
    s_axi_control_WVALID,
    s_axi_control_RREADY,
    s_axi_control_WDATA,
    s_axi_control_WSTRB);
  output RSTB;
  output s_axi_control_BVALID;
  output \FSM_onehot_wstate_reg[2]_0 ;
  output \FSM_onehot_wstate_reg[1]_0 ;
  output s_axi_control_RVALID;
  output \FSM_onehot_rstate_reg[1]_0 ;
  output [7:0]Q;
  output [7:0]\int_filter_1_reg[7]_0 ;
  output [7:0]\int_filter_2_reg[7]_0 ;
  output [7:0]\int_filter_3_reg[7]_0 ;
  output [0:0]E;
  output [7:0]A;
  output [7:0]\int_filter_5_reg[7]_0 ;
  output [0:0]\waddr_reg[4]_0 ;
  output [7:0]\int_filter_6_reg[7]_0 ;
  output [7:0]\int_filter_7_reg[7]_0 ;
  output [0:0]\waddr_reg[3]_0 ;
  output [7:0]B;
  output [7:0]\int_filter_9_reg[7]_0 ;
  output [0:0]\waddr_reg[4]_1 ;
  output [7:0]\int_filter_10_reg[7]_0 ;
  output [7:0]\int_filter_11_reg[7]_0 ;
  output [0:0]\waddr_reg[3]_1 ;
  output [7:0]\int_filter_12_reg[7]_0 ;
  output [7:0]\int_filter_13_reg[7]_0 ;
  output [0:0]\waddr_reg[4]_2 ;
  output [7:0]\int_filter_14_reg[7]_0 ;
  output [7:0]\int_filter_15_reg[7]_0 ;
  output [0:0]\waddr_reg[3]_2 ;
  output [7:0]\int_filter_16_reg[7]_0 ;
  output [7:0]\int_filter_17_reg[7]_0 ;
  output [0:0]\waddr_reg[4]_3 ;
  output [7:0]\int_filter_18_reg[7]_0 ;
  output [7:0]\int_filter_19_reg[7]_0 ;
  output [0:0]\waddr_reg[3]_3 ;
  output [7:0]\int_filter_20_reg[7]_0 ;
  output [7:0]\int_filter_21_reg[7]_0 ;
  output [0:0]\waddr_reg[4]_4 ;
  output [7:0]\int_filter_22_reg[7]_0 ;
  output [7:0]\int_filter_23_reg[7]_0 ;
  output [0:0]\waddr_reg[3]_4 ;
  output [7:0]\int_filter_24_reg[7]_0 ;
  output [7:0]\int_filter_25_reg[7]_0 ;
  output [0:0]\waddr_reg[4]_5 ;
  output [7:0]\int_filter_26_reg[7]_0 ;
  output [7:0]\int_filter_27_reg[7]_0 ;
  output [0:0]\waddr_reg[3]_5 ;
  output [7:0]\int_filter_28_reg[7]_0 ;
  output [7:0]\int_filter_29_reg[7]_0 ;
  output [0:0]\waddr_reg[4]_6 ;
  output [7:0]\s_axi_control_WDATA[7] ;
  output [7:0]\int_filter_31_reg[7]_0 ;
  output [0:0]\waddr_reg[3]_6 ;
  output [7:0]\s_axi_control_WDATA[7]_0 ;
  output [7:0]\int_filter_33_reg[7]_0 ;
  output [0:0]\waddr_reg[4]_7 ;
  output [7:0]\s_axi_control_WDATA[7]_1 ;
  output [7:0]\int_filter_35_reg[7]_0 ;
  output [0:0]\waddr_reg[3]_7 ;
  output [7:0]\s_axi_control_WDATA[7]_2 ;
  output [7:0]\int_filter_37_reg[7]_0 ;
  output [0:0]\waddr_reg[4]_8 ;
  output [7:0]\s_axi_control_WDATA[7]_3 ;
  output [7:0]\int_filter_39_reg[7]_0 ;
  output [0:0]\waddr_reg[3]_8 ;
  output [7:0]\s_axi_control_WDATA[7]_4 ;
  output [7:0]\int_filter_41_reg[7]_0 ;
  output [0:0]\waddr_reg[4]_9 ;
  output [7:0]\s_axi_control_WDATA[7]_5 ;
  output [7:0]\int_filter_43_reg[7]_0 ;
  output [0:0]\waddr_reg[3]_9 ;
  output [7:0]\s_axi_control_WDATA[7]_6 ;
  output [7:0]\int_filter_45_reg[7]_0 ;
  output [0:0]\waddr_reg[4]_10 ;
  output [7:0]\s_axi_control_WDATA[7]_7 ;
  output [7:0]\int_filter_47_reg[7]_0 ;
  output [0:0]\waddr_reg[3]_10 ;
  output [7:0]\s_axi_control_WDATA[7]_8 ;
  output [7:0]\int_filter_49_reg[7]_0 ;
  output [0:0]\waddr_reg[4]_11 ;
  output [7:0]\s_axi_control_WDATA[7]_9 ;
  output [7:0]\int_filter_51_reg[7]_0 ;
  output [0:0]\waddr_reg[3]_11 ;
  output [7:0]\s_axi_control_WDATA[7]_10 ;
  output [7:0]\int_filter_53_reg[7]_0 ;
  output [0:0]\waddr_reg[5]_0 ;
  output [7:0]\s_axi_control_WDATA[7]_11 ;
  output [7:0]\int_filter_55_reg[7]_0 ;
  output [0:0]\waddr_reg[5]_1 ;
  output [7:0]\s_axi_control_WDATA[7]_12 ;
  output [7:0]\int_filter_57_reg[7]_0 ;
  output [0:0]\waddr_reg[5]_2 ;
  output [7:0]\s_axi_control_WDATA[7]_13 ;
  output [7:0]\int_filter_59_reg[7]_0 ;
  output [0:0]\waddr_reg[5]_3 ;
  output [7:0]\s_axi_control_WDATA[7]_14 ;
  output [7:0]\int_filter_61_reg[7]_0 ;
  output [0:0]\waddr_reg[8]_0 ;
  output [7:0]\s_axi_control_WDATA[7]_15 ;
  output [7:0]\int_filter_63_reg[7]_0 ;
  output [7:0]s_axi_control_RDATA;
  input ap_rst_n;
  input ap_clk;
  input [9:0]s_axi_control_AWADDR;
  input [9:0]s_axi_control_ARADDR;
  input s_axi_control_ARVALID;
  input s_axi_control_AWVALID;
  input s_axi_control_BREADY;
  input s_axi_control_WVALID;
  input s_axi_control_RREADY;
  input [7:0]s_axi_control_WDATA;
  input [0:0]s_axi_control_WSTRB;

  wire [7:0]A;
  wire [7:0]B;
  wire [0:0]E;
  wire \FSM_onehot_rstate[1]_i_1_n_0 ;
  wire \FSM_onehot_rstate[2]_i_1_n_0 ;
  wire \FSM_onehot_rstate_reg[1]_0 ;
  wire \FSM_onehot_wstate[1]_i_1_n_0 ;
  wire \FSM_onehot_wstate[2]_i_1_n_0 ;
  wire \FSM_onehot_wstate[3]_i_1_n_0 ;
  wire \FSM_onehot_wstate_reg[1]_0 ;
  wire \FSM_onehot_wstate_reg[2]_0 ;
  wire [7:0]Q;
  wire RSTB;
  wire ap_clk;
  wire ap_rst_n;
  wire [7:0]filter_10;
  wire [7:0]filter_12;
  wire [7:0]filter_14;
  wire [7:0]filter_16;
  wire [7:0]filter_18;
  wire [7:0]filter_20;
  wire [7:0]filter_22;
  wire [7:0]filter_24;
  wire [7:0]filter_26;
  wire [7:0]filter_28;
  wire [7:0]filter_30;
  wire [7:0]filter_32;
  wire [7:0]filter_34;
  wire [7:0]filter_36;
  wire [7:0]filter_38;
  wire [7:0]filter_4;
  wire [7:0]filter_40;
  wire [7:0]filter_42;
  wire [7:0]filter_44;
  wire [7:0]filter_46;
  wire [7:0]filter_48;
  wire [7:0]filter_50;
  wire [7:0]filter_52;
  wire [7:0]filter_54;
  wire [7:0]filter_56;
  wire [7:0]filter_58;
  wire [7:0]filter_6;
  wire [7:0]filter_60;
  wire [7:0]filter_62;
  wire [7:0]filter_8;
  wire [7:0]int_filter_00;
  wire \int_filter_0[7]_i_1_n_0 ;
  wire \int_filter_0[7]_i_3_n_0 ;
  wire [7:0]int_filter_10;
  wire \int_filter_10[7]_i_3_n_0 ;
  wire [7:0]\int_filter_10_reg[7]_0 ;
  wire [7:0]int_filter_110;
  wire \int_filter_11[7]_i_1_n_0 ;
  wire [7:0]\int_filter_11_reg[7]_0 ;
  wire [7:0]\int_filter_12_reg[7]_0 ;
  wire [7:0]int_filter_130;
  wire \int_filter_13[7]_i_1_n_0 ;
  wire [7:0]\int_filter_13_reg[7]_0 ;
  wire \int_filter_14[7]_i_3_n_0 ;
  wire [7:0]\int_filter_14_reg[7]_0 ;
  wire [7:0]int_filter_150;
  wire \int_filter_15[7]_i_1_n_0 ;
  wire [7:0]\int_filter_15_reg[7]_0 ;
  wire [7:0]\int_filter_16_reg[7]_0 ;
  wire [7:0]int_filter_170;
  wire \int_filter_17[7]_i_1_n_0 ;
  wire [7:0]\int_filter_17_reg[7]_0 ;
  wire \int_filter_18[7]_i_3_n_0 ;
  wire [7:0]\int_filter_18_reg[7]_0 ;
  wire [7:0]int_filter_190;
  wire \int_filter_19[7]_i_1_n_0 ;
  wire [7:0]\int_filter_19_reg[7]_0 ;
  wire [7:0]\int_filter_1_reg[7]_0 ;
  wire [7:0]int_filter_20;
  wire [7:0]\int_filter_20_reg[7]_0 ;
  wire [7:0]int_filter_210;
  wire \int_filter_21[7]_i_1_n_0 ;
  wire [7:0]\int_filter_21_reg[7]_0 ;
  wire \int_filter_22[7]_i_3_n_0 ;
  wire [7:0]\int_filter_22_reg[7]_0 ;
  wire [7:0]int_filter_230;
  wire \int_filter_23[7]_i_1_n_0 ;
  wire [7:0]\int_filter_23_reg[7]_0 ;
  wire [7:0]\int_filter_24_reg[7]_0 ;
  wire [7:0]int_filter_250;
  wire \int_filter_25[7]_i_1_n_0 ;
  wire [7:0]\int_filter_25_reg[7]_0 ;
  wire \int_filter_26[7]_i_3_n_0 ;
  wire [7:0]\int_filter_26_reg[7]_0 ;
  wire [7:0]int_filter_270;
  wire \int_filter_27[7]_i_1_n_0 ;
  wire [7:0]\int_filter_27_reg[7]_0 ;
  wire [7:0]\int_filter_28_reg[7]_0 ;
  wire [7:0]int_filter_290;
  wire \int_filter_29[7]_i_1_n_0 ;
  wire [7:0]\int_filter_29_reg[7]_0 ;
  wire \int_filter_2[7]_i_1_n_0 ;
  wire \int_filter_2[7]_i_3_n_0 ;
  wire [7:0]\int_filter_2_reg[7]_0 ;
  wire [7:0]int_filter_30;
  wire \int_filter_30[7]_i_3_n_0 ;
  wire [7:0]int_filter_310;
  wire \int_filter_31[7]_i_1_n_0 ;
  wire [7:0]\int_filter_31_reg[7]_0 ;
  wire [7:0]int_filter_330;
  wire \int_filter_33[7]_i_1_n_0 ;
  wire [7:0]\int_filter_33_reg[7]_0 ;
  wire \int_filter_34[7]_i_3_n_0 ;
  wire [7:0]int_filter_350;
  wire \int_filter_35[7]_i_1_n_0 ;
  wire [7:0]\int_filter_35_reg[7]_0 ;
  wire [7:0]int_filter_370;
  wire \int_filter_37[7]_i_1_n_0 ;
  wire [7:0]\int_filter_37_reg[7]_0 ;
  wire \int_filter_38[7]_i_3_n_0 ;
  wire [7:0]int_filter_390;
  wire \int_filter_39[7]_i_1_n_0 ;
  wire [7:0]\int_filter_39_reg[7]_0 ;
  wire \int_filter_3[7]_i_1_n_0 ;
  wire [7:0]\int_filter_3_reg[7]_0 ;
  wire [7:0]int_filter_410;
  wire \int_filter_41[7]_i_1_n_0 ;
  wire [7:0]\int_filter_41_reg[7]_0 ;
  wire \int_filter_42[7]_i_3_n_0 ;
  wire [7:0]int_filter_430;
  wire \int_filter_43[7]_i_1_n_0 ;
  wire [7:0]\int_filter_43_reg[7]_0 ;
  wire [7:0]int_filter_450;
  wire \int_filter_45[7]_i_1_n_0 ;
  wire [7:0]\int_filter_45_reg[7]_0 ;
  wire \int_filter_46[7]_i_3_n_0 ;
  wire [7:0]int_filter_470;
  wire \int_filter_47[7]_i_1_n_0 ;
  wire [7:0]\int_filter_47_reg[7]_0 ;
  wire [7:0]int_filter_490;
  wire \int_filter_49[7]_i_1_n_0 ;
  wire [7:0]\int_filter_49_reg[7]_0 ;
  wire [7:0]int_filter_50;
  wire \int_filter_50[7]_i_3_n_0 ;
  wire [7:0]int_filter_510;
  wire \int_filter_51[7]_i_1_n_0 ;
  wire [7:0]\int_filter_51_reg[7]_0 ;
  wire [7:0]int_filter_530;
  wire \int_filter_53[7]_i_1_n_0 ;
  wire [7:0]\int_filter_53_reg[7]_0 ;
  wire \int_filter_54[7]_i_3_n_0 ;
  wire [7:0]int_filter_550;
  wire \int_filter_55[7]_i_1_n_0 ;
  wire [7:0]\int_filter_55_reg[7]_0 ;
  wire [7:0]int_filter_570;
  wire \int_filter_57[7]_i_1_n_0 ;
  wire [7:0]\int_filter_57_reg[7]_0 ;
  wire [7:0]int_filter_590;
  wire \int_filter_59[7]_i_1_n_0 ;
  wire [7:0]\int_filter_59_reg[7]_0 ;
  wire \int_filter_5[7]_i_1_n_0 ;
  wire [7:0]\int_filter_5_reg[7]_0 ;
  wire [7:0]int_filter_610;
  wire \int_filter_61[7]_i_1_n_0 ;
  wire [7:0]\int_filter_61_reg[7]_0 ;
  wire \int_filter_62[7]_i_3_n_0 ;
  wire \int_filter_62[7]_i_4_n_0 ;
  wire \int_filter_62[7]_i_5_n_0 ;
  wire [7:0]int_filter_630;
  wire \int_filter_63[7]_i_1_n_0 ;
  wire \int_filter_63[7]_i_3_n_0 ;
  wire [7:0]\int_filter_63_reg[7]_0 ;
  wire \int_filter_6[7]_i_3_n_0 ;
  wire [7:0]\int_filter_6_reg[7]_0 ;
  wire [7:0]int_filter_70;
  wire \int_filter_7[7]_i_1_n_0 ;
  wire [7:0]\int_filter_7_reg[7]_0 ;
  wire [7:0]int_filter_90;
  wire \int_filter_9[7]_i_1_n_0 ;
  wire [7:0]\int_filter_9_reg[7]_0 ;
  wire p_0_in;
  wire \rdata[0]_i_18_n_0 ;
  wire \rdata[0]_i_19_n_0 ;
  wire \rdata[0]_i_1_n_0 ;
  wire \rdata[0]_i_20_n_0 ;
  wire \rdata[0]_i_21_n_0 ;
  wire \rdata[0]_i_22_n_0 ;
  wire \rdata[0]_i_23_n_0 ;
  wire \rdata[0]_i_24_n_0 ;
  wire \rdata[0]_i_25_n_0 ;
  wire \rdata[0]_i_26_n_0 ;
  wire \rdata[0]_i_27_n_0 ;
  wire \rdata[0]_i_28_n_0 ;
  wire \rdata[0]_i_29_n_0 ;
  wire \rdata[0]_i_2_n_0 ;
  wire \rdata[0]_i_30_n_0 ;
  wire \rdata[0]_i_31_n_0 ;
  wire \rdata[0]_i_32_n_0 ;
  wire \rdata[0]_i_33_n_0 ;
  wire \rdata[0]_i_3_n_0 ;
  wire \rdata[0]_i_5_n_0 ;
  wire \rdata[0]_i_8_n_0 ;
  wire \rdata[1]_i_18_n_0 ;
  wire \rdata[1]_i_19_n_0 ;
  wire \rdata[1]_i_1_n_0 ;
  wire \rdata[1]_i_20_n_0 ;
  wire \rdata[1]_i_21_n_0 ;
  wire \rdata[1]_i_22_n_0 ;
  wire \rdata[1]_i_23_n_0 ;
  wire \rdata[1]_i_24_n_0 ;
  wire \rdata[1]_i_25_n_0 ;
  wire \rdata[1]_i_26_n_0 ;
  wire \rdata[1]_i_27_n_0 ;
  wire \rdata[1]_i_28_n_0 ;
  wire \rdata[1]_i_29_n_0 ;
  wire \rdata[1]_i_2_n_0 ;
  wire \rdata[1]_i_30_n_0 ;
  wire \rdata[1]_i_31_n_0 ;
  wire \rdata[1]_i_32_n_0 ;
  wire \rdata[1]_i_33_n_0 ;
  wire \rdata[1]_i_3_n_0 ;
  wire \rdata[1]_i_5_n_0 ;
  wire \rdata[1]_i_8_n_0 ;
  wire \rdata[2]_i_18_n_0 ;
  wire \rdata[2]_i_19_n_0 ;
  wire \rdata[2]_i_1_n_0 ;
  wire \rdata[2]_i_20_n_0 ;
  wire \rdata[2]_i_21_n_0 ;
  wire \rdata[2]_i_22_n_0 ;
  wire \rdata[2]_i_23_n_0 ;
  wire \rdata[2]_i_24_n_0 ;
  wire \rdata[2]_i_25_n_0 ;
  wire \rdata[2]_i_26_n_0 ;
  wire \rdata[2]_i_27_n_0 ;
  wire \rdata[2]_i_28_n_0 ;
  wire \rdata[2]_i_29_n_0 ;
  wire \rdata[2]_i_2_n_0 ;
  wire \rdata[2]_i_30_n_0 ;
  wire \rdata[2]_i_31_n_0 ;
  wire \rdata[2]_i_32_n_0 ;
  wire \rdata[2]_i_33_n_0 ;
  wire \rdata[2]_i_3_n_0 ;
  wire \rdata[2]_i_5_n_0 ;
  wire \rdata[2]_i_8_n_0 ;
  wire \rdata[3]_i_18_n_0 ;
  wire \rdata[3]_i_19_n_0 ;
  wire \rdata[3]_i_1_n_0 ;
  wire \rdata[3]_i_20_n_0 ;
  wire \rdata[3]_i_21_n_0 ;
  wire \rdata[3]_i_22_n_0 ;
  wire \rdata[3]_i_23_n_0 ;
  wire \rdata[3]_i_24_n_0 ;
  wire \rdata[3]_i_25_n_0 ;
  wire \rdata[3]_i_26_n_0 ;
  wire \rdata[3]_i_27_n_0 ;
  wire \rdata[3]_i_28_n_0 ;
  wire \rdata[3]_i_29_n_0 ;
  wire \rdata[3]_i_2_n_0 ;
  wire \rdata[3]_i_30_n_0 ;
  wire \rdata[3]_i_31_n_0 ;
  wire \rdata[3]_i_32_n_0 ;
  wire \rdata[3]_i_33_n_0 ;
  wire \rdata[3]_i_3_n_0 ;
  wire \rdata[3]_i_5_n_0 ;
  wire \rdata[3]_i_8_n_0 ;
  wire \rdata[4]_i_18_n_0 ;
  wire \rdata[4]_i_19_n_0 ;
  wire \rdata[4]_i_1_n_0 ;
  wire \rdata[4]_i_20_n_0 ;
  wire \rdata[4]_i_21_n_0 ;
  wire \rdata[4]_i_22_n_0 ;
  wire \rdata[4]_i_23_n_0 ;
  wire \rdata[4]_i_24_n_0 ;
  wire \rdata[4]_i_25_n_0 ;
  wire \rdata[4]_i_26_n_0 ;
  wire \rdata[4]_i_27_n_0 ;
  wire \rdata[4]_i_28_n_0 ;
  wire \rdata[4]_i_29_n_0 ;
  wire \rdata[4]_i_2_n_0 ;
  wire \rdata[4]_i_30_n_0 ;
  wire \rdata[4]_i_31_n_0 ;
  wire \rdata[4]_i_32_n_0 ;
  wire \rdata[4]_i_33_n_0 ;
  wire \rdata[4]_i_3_n_0 ;
  wire \rdata[4]_i_5_n_0 ;
  wire \rdata[4]_i_8_n_0 ;
  wire \rdata[5]_i_18_n_0 ;
  wire \rdata[5]_i_19_n_0 ;
  wire \rdata[5]_i_1_n_0 ;
  wire \rdata[5]_i_20_n_0 ;
  wire \rdata[5]_i_21_n_0 ;
  wire \rdata[5]_i_22_n_0 ;
  wire \rdata[5]_i_23_n_0 ;
  wire \rdata[5]_i_24_n_0 ;
  wire \rdata[5]_i_25_n_0 ;
  wire \rdata[5]_i_26_n_0 ;
  wire \rdata[5]_i_27_n_0 ;
  wire \rdata[5]_i_28_n_0 ;
  wire \rdata[5]_i_29_n_0 ;
  wire \rdata[5]_i_2_n_0 ;
  wire \rdata[5]_i_30_n_0 ;
  wire \rdata[5]_i_31_n_0 ;
  wire \rdata[5]_i_32_n_0 ;
  wire \rdata[5]_i_33_n_0 ;
  wire \rdata[5]_i_3_n_0 ;
  wire \rdata[5]_i_5_n_0 ;
  wire \rdata[5]_i_8_n_0 ;
  wire \rdata[6]_i_18_n_0 ;
  wire \rdata[6]_i_19_n_0 ;
  wire \rdata[6]_i_1_n_0 ;
  wire \rdata[6]_i_20_n_0 ;
  wire \rdata[6]_i_21_n_0 ;
  wire \rdata[6]_i_22_n_0 ;
  wire \rdata[6]_i_23_n_0 ;
  wire \rdata[6]_i_24_n_0 ;
  wire \rdata[6]_i_25_n_0 ;
  wire \rdata[6]_i_26_n_0 ;
  wire \rdata[6]_i_27_n_0 ;
  wire \rdata[6]_i_28_n_0 ;
  wire \rdata[6]_i_29_n_0 ;
  wire \rdata[6]_i_2_n_0 ;
  wire \rdata[6]_i_30_n_0 ;
  wire \rdata[6]_i_31_n_0 ;
  wire \rdata[6]_i_32_n_0 ;
  wire \rdata[6]_i_33_n_0 ;
  wire \rdata[6]_i_3_n_0 ;
  wire \rdata[6]_i_5_n_0 ;
  wire \rdata[6]_i_8_n_0 ;
  wire \rdata[7]_i_10_n_0 ;
  wire \rdata[7]_i_1_n_0 ;
  wire \rdata[7]_i_20_n_0 ;
  wire \rdata[7]_i_21_n_0 ;
  wire \rdata[7]_i_22_n_0 ;
  wire \rdata[7]_i_23_n_0 ;
  wire \rdata[7]_i_24_n_0 ;
  wire \rdata[7]_i_25_n_0 ;
  wire \rdata[7]_i_26_n_0 ;
  wire \rdata[7]_i_27_n_0 ;
  wire \rdata[7]_i_28_n_0 ;
  wire \rdata[7]_i_29_n_0 ;
  wire \rdata[7]_i_2_n_0 ;
  wire \rdata[7]_i_30_n_0 ;
  wire \rdata[7]_i_31_n_0 ;
  wire \rdata[7]_i_32_n_0 ;
  wire \rdata[7]_i_33_n_0 ;
  wire \rdata[7]_i_34_n_0 ;
  wire \rdata[7]_i_35_n_0 ;
  wire \rdata[7]_i_3_n_0 ;
  wire \rdata[7]_i_4_n_0 ;
  wire \rdata[7]_i_5_n_0 ;
  wire \rdata[7]_i_7_n_0 ;
  wire \rdata_reg[0]_i_10_n_0 ;
  wire \rdata_reg[0]_i_11_n_0 ;
  wire \rdata_reg[0]_i_12_n_0 ;
  wire \rdata_reg[0]_i_13_n_0 ;
  wire \rdata_reg[0]_i_14_n_0 ;
  wire \rdata_reg[0]_i_15_n_0 ;
  wire \rdata_reg[0]_i_16_n_0 ;
  wire \rdata_reg[0]_i_17_n_0 ;
  wire \rdata_reg[0]_i_4_n_0 ;
  wire \rdata_reg[0]_i_6_n_0 ;
  wire \rdata_reg[0]_i_7_n_0 ;
  wire \rdata_reg[0]_i_9_n_0 ;
  wire \rdata_reg[1]_i_10_n_0 ;
  wire \rdata_reg[1]_i_11_n_0 ;
  wire \rdata_reg[1]_i_12_n_0 ;
  wire \rdata_reg[1]_i_13_n_0 ;
  wire \rdata_reg[1]_i_14_n_0 ;
  wire \rdata_reg[1]_i_15_n_0 ;
  wire \rdata_reg[1]_i_16_n_0 ;
  wire \rdata_reg[1]_i_17_n_0 ;
  wire \rdata_reg[1]_i_4_n_0 ;
  wire \rdata_reg[1]_i_6_n_0 ;
  wire \rdata_reg[1]_i_7_n_0 ;
  wire \rdata_reg[1]_i_9_n_0 ;
  wire \rdata_reg[2]_i_10_n_0 ;
  wire \rdata_reg[2]_i_11_n_0 ;
  wire \rdata_reg[2]_i_12_n_0 ;
  wire \rdata_reg[2]_i_13_n_0 ;
  wire \rdata_reg[2]_i_14_n_0 ;
  wire \rdata_reg[2]_i_15_n_0 ;
  wire \rdata_reg[2]_i_16_n_0 ;
  wire \rdata_reg[2]_i_17_n_0 ;
  wire \rdata_reg[2]_i_4_n_0 ;
  wire \rdata_reg[2]_i_6_n_0 ;
  wire \rdata_reg[2]_i_7_n_0 ;
  wire \rdata_reg[2]_i_9_n_0 ;
  wire \rdata_reg[3]_i_10_n_0 ;
  wire \rdata_reg[3]_i_11_n_0 ;
  wire \rdata_reg[3]_i_12_n_0 ;
  wire \rdata_reg[3]_i_13_n_0 ;
  wire \rdata_reg[3]_i_14_n_0 ;
  wire \rdata_reg[3]_i_15_n_0 ;
  wire \rdata_reg[3]_i_16_n_0 ;
  wire \rdata_reg[3]_i_17_n_0 ;
  wire \rdata_reg[3]_i_4_n_0 ;
  wire \rdata_reg[3]_i_6_n_0 ;
  wire \rdata_reg[3]_i_7_n_0 ;
  wire \rdata_reg[3]_i_9_n_0 ;
  wire \rdata_reg[4]_i_10_n_0 ;
  wire \rdata_reg[4]_i_11_n_0 ;
  wire \rdata_reg[4]_i_12_n_0 ;
  wire \rdata_reg[4]_i_13_n_0 ;
  wire \rdata_reg[4]_i_14_n_0 ;
  wire \rdata_reg[4]_i_15_n_0 ;
  wire \rdata_reg[4]_i_16_n_0 ;
  wire \rdata_reg[4]_i_17_n_0 ;
  wire \rdata_reg[4]_i_4_n_0 ;
  wire \rdata_reg[4]_i_6_n_0 ;
  wire \rdata_reg[4]_i_7_n_0 ;
  wire \rdata_reg[4]_i_9_n_0 ;
  wire \rdata_reg[5]_i_10_n_0 ;
  wire \rdata_reg[5]_i_11_n_0 ;
  wire \rdata_reg[5]_i_12_n_0 ;
  wire \rdata_reg[5]_i_13_n_0 ;
  wire \rdata_reg[5]_i_14_n_0 ;
  wire \rdata_reg[5]_i_15_n_0 ;
  wire \rdata_reg[5]_i_16_n_0 ;
  wire \rdata_reg[5]_i_17_n_0 ;
  wire \rdata_reg[5]_i_4_n_0 ;
  wire \rdata_reg[5]_i_6_n_0 ;
  wire \rdata_reg[5]_i_7_n_0 ;
  wire \rdata_reg[5]_i_9_n_0 ;
  wire \rdata_reg[6]_i_10_n_0 ;
  wire \rdata_reg[6]_i_11_n_0 ;
  wire \rdata_reg[6]_i_12_n_0 ;
  wire \rdata_reg[6]_i_13_n_0 ;
  wire \rdata_reg[6]_i_14_n_0 ;
  wire \rdata_reg[6]_i_15_n_0 ;
  wire \rdata_reg[6]_i_16_n_0 ;
  wire \rdata_reg[6]_i_17_n_0 ;
  wire \rdata_reg[6]_i_4_n_0 ;
  wire \rdata_reg[6]_i_6_n_0 ;
  wire \rdata_reg[6]_i_7_n_0 ;
  wire \rdata_reg[6]_i_9_n_0 ;
  wire \rdata_reg[7]_i_11_n_0 ;
  wire \rdata_reg[7]_i_12_n_0 ;
  wire \rdata_reg[7]_i_13_n_0 ;
  wire \rdata_reg[7]_i_14_n_0 ;
  wire \rdata_reg[7]_i_15_n_0 ;
  wire \rdata_reg[7]_i_16_n_0 ;
  wire \rdata_reg[7]_i_17_n_0 ;
  wire \rdata_reg[7]_i_18_n_0 ;
  wire \rdata_reg[7]_i_19_n_0 ;
  wire \rdata_reg[7]_i_6_n_0 ;
  wire \rdata_reg[7]_i_8_n_0 ;
  wire \rdata_reg[7]_i_9_n_0 ;
  wire [9:0]s_axi_control_ARADDR;
  wire s_axi_control_ARVALID;
  wire [9:0]s_axi_control_AWADDR;
  wire s_axi_control_AWVALID;
  wire s_axi_control_BREADY;
  wire s_axi_control_BVALID;
  wire [7:0]s_axi_control_RDATA;
  wire s_axi_control_RREADY;
  wire s_axi_control_RVALID;
  wire [7:0]s_axi_control_WDATA;
  wire [7:0]\s_axi_control_WDATA[7] ;
  wire [7:0]\s_axi_control_WDATA[7]_0 ;
  wire [7:0]\s_axi_control_WDATA[7]_1 ;
  wire [7:0]\s_axi_control_WDATA[7]_10 ;
  wire [7:0]\s_axi_control_WDATA[7]_11 ;
  wire [7:0]\s_axi_control_WDATA[7]_12 ;
  wire [7:0]\s_axi_control_WDATA[7]_13 ;
  wire [7:0]\s_axi_control_WDATA[7]_14 ;
  wire [7:0]\s_axi_control_WDATA[7]_15 ;
  wire [7:0]\s_axi_control_WDATA[7]_2 ;
  wire [7:0]\s_axi_control_WDATA[7]_3 ;
  wire [7:0]\s_axi_control_WDATA[7]_4 ;
  wire [7:0]\s_axi_control_WDATA[7]_5 ;
  wire [7:0]\s_axi_control_WDATA[7]_6 ;
  wire [7:0]\s_axi_control_WDATA[7]_7 ;
  wire [7:0]\s_axi_control_WDATA[7]_8 ;
  wire [7:0]\s_axi_control_WDATA[7]_9 ;
  wire [0:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire waddr;
  wire [0:0]\waddr_reg[3]_0 ;
  wire [0:0]\waddr_reg[3]_1 ;
  wire [0:0]\waddr_reg[3]_10 ;
  wire [0:0]\waddr_reg[3]_11 ;
  wire [0:0]\waddr_reg[3]_2 ;
  wire [0:0]\waddr_reg[3]_3 ;
  wire [0:0]\waddr_reg[3]_4 ;
  wire [0:0]\waddr_reg[3]_5 ;
  wire [0:0]\waddr_reg[3]_6 ;
  wire [0:0]\waddr_reg[3]_7 ;
  wire [0:0]\waddr_reg[3]_8 ;
  wire [0:0]\waddr_reg[3]_9 ;
  wire [0:0]\waddr_reg[4]_0 ;
  wire [0:0]\waddr_reg[4]_1 ;
  wire [0:0]\waddr_reg[4]_10 ;
  wire [0:0]\waddr_reg[4]_11 ;
  wire [0:0]\waddr_reg[4]_2 ;
  wire [0:0]\waddr_reg[4]_3 ;
  wire [0:0]\waddr_reg[4]_4 ;
  wire [0:0]\waddr_reg[4]_5 ;
  wire [0:0]\waddr_reg[4]_6 ;
  wire [0:0]\waddr_reg[4]_7 ;
  wire [0:0]\waddr_reg[4]_8 ;
  wire [0:0]\waddr_reg[4]_9 ;
  wire [0:0]\waddr_reg[5]_0 ;
  wire [0:0]\waddr_reg[5]_1 ;
  wire [0:0]\waddr_reg[5]_2 ;
  wire [0:0]\waddr_reg[5]_3 ;
  wire [0:0]\waddr_reg[8]_0 ;
  wire \waddr_reg_n_0_[0] ;
  wire \waddr_reg_n_0_[1] ;
  wire \waddr_reg_n_0_[2] ;
  wire \waddr_reg_n_0_[3] ;
  wire \waddr_reg_n_0_[4] ;
  wire \waddr_reg_n_0_[5] ;
  wire \waddr_reg_n_0_[6] ;
  wire \waddr_reg_n_0_[7] ;
  wire \waddr_reg_n_0_[8] ;
  wire \waddr_reg_n_0_[9] ;

  LUT1 #(
    .INIT(2'h1)) 
    \B_V_data_1_state[1]_i_1 
       (.I0(ap_rst_n),
        .O(RSTB));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'hF747)) 
    \FSM_onehot_rstate[1]_i_1 
       (.I0(s_axi_control_ARVALID),
        .I1(\FSM_onehot_rstate_reg[1]_0 ),
        .I2(s_axi_control_RVALID),
        .I3(s_axi_control_RREADY),
        .O(\FSM_onehot_rstate[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_rstate[2]_i_1 
       (.I0(s_axi_control_ARVALID),
        .I1(\FSM_onehot_rstate_reg[1]_0 ),
        .I2(s_axi_control_RREADY),
        .I3(s_axi_control_RVALID),
        .O(\FSM_onehot_rstate[2]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[1]_i_1_n_0 ),
        .Q(\FSM_onehot_rstate_reg[1]_0 ),
        .R(RSTB));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[2]_i_1_n_0 ),
        .Q(s_axi_control_RVALID),
        .R(RSTB));
  LUT5 #(
    .INIT(32'hFF0C1D1D)) 
    \FSM_onehot_wstate[1]_i_1 
       (.I0(\FSM_onehot_wstate_reg[2]_0 ),
        .I1(\FSM_onehot_wstate_reg[1]_0 ),
        .I2(s_axi_control_AWVALID),
        .I3(s_axi_control_BREADY),
        .I4(s_axi_control_BVALID),
        .O(\FSM_onehot_wstate[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF444)) 
    \FSM_onehot_wstate[2]_i_1 
       (.I0(s_axi_control_WVALID),
        .I1(\FSM_onehot_wstate_reg[2]_0 ),
        .I2(s_axi_control_AWVALID),
        .I3(\FSM_onehot_wstate_reg[1]_0 ),
        .O(\FSM_onehot_wstate[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF444)) 
    \FSM_onehot_wstate[3]_i_1 
       (.I0(s_axi_control_BREADY),
        .I1(s_axi_control_BVALID),
        .I2(s_axi_control_WVALID),
        .I3(\FSM_onehot_wstate_reg[2]_0 ),
        .O(\FSM_onehot_wstate[3]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[1]_i_1_n_0 ),
        .Q(\FSM_onehot_wstate_reg[1]_0 ),
        .R(RSTB));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[2]_i_1_n_0 ),
        .Q(\FSM_onehot_wstate_reg[2]_0 ),
        .R(RSTB));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[3]_i_1_n_0 ),
        .Q(s_axi_control_BVALID),
        .R(RSTB));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_0[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB),
        .I2(Q[0]),
        .O(int_filter_00[0]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_0[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB),
        .I2(Q[1]),
        .O(int_filter_00[1]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_0[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB),
        .I2(Q[2]),
        .O(int_filter_00[2]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_0[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB),
        .I2(Q[3]),
        .O(int_filter_00[3]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_0[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB),
        .I2(Q[4]),
        .O(int_filter_00[4]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_0[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB),
        .I2(Q[5]),
        .O(int_filter_00[5]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_0[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB),
        .I2(Q[6]),
        .O(int_filter_00[6]));
  LUT5 #(
    .INIT(32'h00100000)) 
    \int_filter_0[7]_i_1 
       (.I0(\waddr_reg_n_0_[5] ),
        .I1(\waddr_reg_n_0_[7] ),
        .I2(\waddr_reg_n_0_[4] ),
        .I3(\waddr_reg_n_0_[3] ),
        .I4(\int_filter_0[7]_i_3_n_0 ),
        .O(\int_filter_0[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \int_filter_0[7]_i_2 
       (.I0(Q[7]),
        .I1(s_axi_control_WDATA[7]),
        .I2(s_axi_control_WSTRB),
        .O(int_filter_00[7]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    \int_filter_0[7]_i_3 
       (.I0(\waddr_reg_n_0_[8] ),
        .I1(\waddr_reg_n_0_[9] ),
        .I2(\int_filter_62[7]_i_5_n_0 ),
        .I3(\waddr_reg_n_0_[6] ),
        .O(\int_filter_0[7]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_0_reg[0] 
       (.C(ap_clk),
        .CE(\int_filter_0[7]_i_1_n_0 ),
        .D(int_filter_00[0]),
        .Q(Q[0]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_0_reg[1] 
       (.C(ap_clk),
        .CE(\int_filter_0[7]_i_1_n_0 ),
        .D(int_filter_00[1]),
        .Q(Q[1]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_0_reg[2] 
       (.C(ap_clk),
        .CE(\int_filter_0[7]_i_1_n_0 ),
        .D(int_filter_00[2]),
        .Q(Q[2]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_0_reg[3] 
       (.C(ap_clk),
        .CE(\int_filter_0[7]_i_1_n_0 ),
        .D(int_filter_00[3]),
        .Q(Q[3]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_0_reg[4] 
       (.C(ap_clk),
        .CE(\int_filter_0[7]_i_1_n_0 ),
        .D(int_filter_00[4]),
        .Q(Q[4]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_0_reg[5] 
       (.C(ap_clk),
        .CE(\int_filter_0[7]_i_1_n_0 ),
        .D(int_filter_00[5]),
        .Q(Q[5]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_0_reg[6] 
       (.C(ap_clk),
        .CE(\int_filter_0[7]_i_1_n_0 ),
        .D(int_filter_00[6]),
        .Q(Q[6]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_0_reg[7] 
       (.C(ap_clk),
        .CE(\int_filter_0[7]_i_1_n_0 ),
        .D(int_filter_00[7]),
        .Q(Q[7]),
        .R(RSTB));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_10[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_10[0]),
        .O(\int_filter_10_reg[7]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_10[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_10[1]),
        .O(\int_filter_10_reg[7]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_10[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_10[2]),
        .O(\int_filter_10_reg[7]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_10[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_10[3]),
        .O(\int_filter_10_reg[7]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_10[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_10[4]),
        .O(\int_filter_10_reg[7]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_10[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_10[5]),
        .O(\int_filter_10_reg[7]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_10[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_10[6]),
        .O(\int_filter_10_reg[7]_0 [6]));
  LUT3 #(
    .INIT(8'h02)) 
    \int_filter_10[7]_i_1 
       (.I0(\int_filter_10[7]_i_3_n_0 ),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(\waddr_reg_n_0_[3] ),
        .O(\waddr_reg[4]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \int_filter_10[7]_i_2 
       (.I0(filter_10[7]),
        .I1(s_axi_control_WDATA[7]),
        .I2(s_axi_control_WSTRB),
        .O(\int_filter_10_reg[7]_0 [7]));
  LUT6 #(
    .INIT(64'h0000004000000000)) 
    \int_filter_10[7]_i_3 
       (.I0(\waddr_reg_n_0_[7] ),
        .I1(\waddr_reg_n_0_[5] ),
        .I2(\int_filter_62[7]_i_5_n_0 ),
        .I3(\waddr_reg_n_0_[9] ),
        .I4(\waddr_reg_n_0_[8] ),
        .I5(\waddr_reg_n_0_[6] ),
        .O(\int_filter_10[7]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_10_reg[0] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_1 ),
        .D(\int_filter_10_reg[7]_0 [0]),
        .Q(filter_10[0]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_10_reg[1] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_1 ),
        .D(\int_filter_10_reg[7]_0 [1]),
        .Q(filter_10[1]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_10_reg[2] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_1 ),
        .D(\int_filter_10_reg[7]_0 [2]),
        .Q(filter_10[2]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_10_reg[3] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_1 ),
        .D(\int_filter_10_reg[7]_0 [3]),
        .Q(filter_10[3]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_10_reg[4] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_1 ),
        .D(\int_filter_10_reg[7]_0 [4]),
        .Q(filter_10[4]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_10_reg[5] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_1 ),
        .D(\int_filter_10_reg[7]_0 [5]),
        .Q(filter_10[5]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_10_reg[6] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_1 ),
        .D(\int_filter_10_reg[7]_0 [6]),
        .Q(filter_10[6]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_10_reg[7] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_1 ),
        .D(\int_filter_10_reg[7]_0 [7]),
        .Q(filter_10[7]),
        .R(RSTB));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_11[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_11_reg[7]_0 [0]),
        .O(int_filter_110[0]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_11[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_11_reg[7]_0 [1]),
        .O(int_filter_110[1]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_11[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_11_reg[7]_0 [2]),
        .O(int_filter_110[2]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_11[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_11_reg[7]_0 [3]),
        .O(int_filter_110[3]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_11[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_11_reg[7]_0 [4]),
        .O(int_filter_110[4]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_11[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_11_reg[7]_0 [5]),
        .O(int_filter_110[5]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_11[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_11_reg[7]_0 [6]),
        .O(int_filter_110[6]));
  LUT3 #(
    .INIT(8'h20)) 
    \int_filter_11[7]_i_1 
       (.I0(\int_filter_10[7]_i_3_n_0 ),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(\waddr_reg_n_0_[3] ),
        .O(\int_filter_11[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \int_filter_11[7]_i_2 
       (.I0(\int_filter_11_reg[7]_0 [7]),
        .I1(s_axi_control_WDATA[7]),
        .I2(s_axi_control_WSTRB),
        .O(int_filter_110[7]));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_11_reg[0] 
       (.C(ap_clk),
        .CE(\int_filter_11[7]_i_1_n_0 ),
        .D(int_filter_110[0]),
        .Q(\int_filter_11_reg[7]_0 [0]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_11_reg[1] 
       (.C(ap_clk),
        .CE(\int_filter_11[7]_i_1_n_0 ),
        .D(int_filter_110[1]),
        .Q(\int_filter_11_reg[7]_0 [1]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_11_reg[2] 
       (.C(ap_clk),
        .CE(\int_filter_11[7]_i_1_n_0 ),
        .D(int_filter_110[2]),
        .Q(\int_filter_11_reg[7]_0 [2]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_11_reg[3] 
       (.C(ap_clk),
        .CE(\int_filter_11[7]_i_1_n_0 ),
        .D(int_filter_110[3]),
        .Q(\int_filter_11_reg[7]_0 [3]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_11_reg[4] 
       (.C(ap_clk),
        .CE(\int_filter_11[7]_i_1_n_0 ),
        .D(int_filter_110[4]),
        .Q(\int_filter_11_reg[7]_0 [4]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_11_reg[5] 
       (.C(ap_clk),
        .CE(\int_filter_11[7]_i_1_n_0 ),
        .D(int_filter_110[5]),
        .Q(\int_filter_11_reg[7]_0 [5]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_11_reg[6] 
       (.C(ap_clk),
        .CE(\int_filter_11[7]_i_1_n_0 ),
        .D(int_filter_110[6]),
        .Q(\int_filter_11_reg[7]_0 [6]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_11_reg[7] 
       (.C(ap_clk),
        .CE(\int_filter_11[7]_i_1_n_0 ),
        .D(int_filter_110[7]),
        .Q(\int_filter_11_reg[7]_0 [7]),
        .R(RSTB));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_12[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_12[0]),
        .O(\int_filter_12_reg[7]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_12[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_12[1]),
        .O(\int_filter_12_reg[7]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_12[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_12[2]),
        .O(\int_filter_12_reg[7]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_12[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_12[3]),
        .O(\int_filter_12_reg[7]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_12[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_12[4]),
        .O(\int_filter_12_reg[7]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_12[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_12[5]),
        .O(\int_filter_12_reg[7]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_12[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_12[6]),
        .O(\int_filter_12_reg[7]_0 [6]));
  LUT3 #(
    .INIT(8'h20)) 
    \int_filter_12[7]_i_1 
       (.I0(\int_filter_10[7]_i_3_n_0 ),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(\waddr_reg_n_0_[4] ),
        .O(\waddr_reg[3]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \int_filter_12[7]_i_2 
       (.I0(filter_12[7]),
        .I1(s_axi_control_WDATA[7]),
        .I2(s_axi_control_WSTRB),
        .O(\int_filter_12_reg[7]_0 [7]));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_12_reg[0] 
       (.C(ap_clk),
        .CE(\waddr_reg[3]_1 ),
        .D(\int_filter_12_reg[7]_0 [0]),
        .Q(filter_12[0]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_12_reg[1] 
       (.C(ap_clk),
        .CE(\waddr_reg[3]_1 ),
        .D(\int_filter_12_reg[7]_0 [1]),
        .Q(filter_12[1]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_12_reg[2] 
       (.C(ap_clk),
        .CE(\waddr_reg[3]_1 ),
        .D(\int_filter_12_reg[7]_0 [2]),
        .Q(filter_12[2]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_12_reg[3] 
       (.C(ap_clk),
        .CE(\waddr_reg[3]_1 ),
        .D(\int_filter_12_reg[7]_0 [3]),
        .Q(filter_12[3]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_12_reg[4] 
       (.C(ap_clk),
        .CE(\waddr_reg[3]_1 ),
        .D(\int_filter_12_reg[7]_0 [4]),
        .Q(filter_12[4]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_12_reg[5] 
       (.C(ap_clk),
        .CE(\waddr_reg[3]_1 ),
        .D(\int_filter_12_reg[7]_0 [5]),
        .Q(filter_12[5]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_12_reg[6] 
       (.C(ap_clk),
        .CE(\waddr_reg[3]_1 ),
        .D(\int_filter_12_reg[7]_0 [6]),
        .Q(filter_12[6]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_12_reg[7] 
       (.C(ap_clk),
        .CE(\waddr_reg[3]_1 ),
        .D(\int_filter_12_reg[7]_0 [7]),
        .Q(filter_12[7]),
        .R(RSTB));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_13[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_13_reg[7]_0 [0]),
        .O(int_filter_130[0]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_13[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_13_reg[7]_0 [1]),
        .O(int_filter_130[1]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_13[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_13_reg[7]_0 [2]),
        .O(int_filter_130[2]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_13[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_13_reg[7]_0 [3]),
        .O(int_filter_130[3]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_13[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_13_reg[7]_0 [4]),
        .O(int_filter_130[4]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_13[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_13_reg[7]_0 [5]),
        .O(int_filter_130[5]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_13[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_13_reg[7]_0 [6]),
        .O(int_filter_130[6]));
  LUT3 #(
    .INIT(8'h80)) 
    \int_filter_13[7]_i_1 
       (.I0(\int_filter_10[7]_i_3_n_0 ),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(\waddr_reg_n_0_[3] ),
        .O(\int_filter_13[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \int_filter_13[7]_i_2 
       (.I0(\int_filter_13_reg[7]_0 [7]),
        .I1(s_axi_control_WDATA[7]),
        .I2(s_axi_control_WSTRB),
        .O(int_filter_130[7]));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_13_reg[0] 
       (.C(ap_clk),
        .CE(\int_filter_13[7]_i_1_n_0 ),
        .D(int_filter_130[0]),
        .Q(\int_filter_13_reg[7]_0 [0]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_13_reg[1] 
       (.C(ap_clk),
        .CE(\int_filter_13[7]_i_1_n_0 ),
        .D(int_filter_130[1]),
        .Q(\int_filter_13_reg[7]_0 [1]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_13_reg[2] 
       (.C(ap_clk),
        .CE(\int_filter_13[7]_i_1_n_0 ),
        .D(int_filter_130[2]),
        .Q(\int_filter_13_reg[7]_0 [2]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_13_reg[3] 
       (.C(ap_clk),
        .CE(\int_filter_13[7]_i_1_n_0 ),
        .D(int_filter_130[3]),
        .Q(\int_filter_13_reg[7]_0 [3]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_13_reg[4] 
       (.C(ap_clk),
        .CE(\int_filter_13[7]_i_1_n_0 ),
        .D(int_filter_130[4]),
        .Q(\int_filter_13_reg[7]_0 [4]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_13_reg[5] 
       (.C(ap_clk),
        .CE(\int_filter_13[7]_i_1_n_0 ),
        .D(int_filter_130[5]),
        .Q(\int_filter_13_reg[7]_0 [5]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_13_reg[6] 
       (.C(ap_clk),
        .CE(\int_filter_13[7]_i_1_n_0 ),
        .D(int_filter_130[6]),
        .Q(\int_filter_13_reg[7]_0 [6]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_13_reg[7] 
       (.C(ap_clk),
        .CE(\int_filter_13[7]_i_1_n_0 ),
        .D(int_filter_130[7]),
        .Q(\int_filter_13_reg[7]_0 [7]),
        .R(RSTB));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_14[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_14[0]),
        .O(\int_filter_14_reg[7]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_14[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_14[1]),
        .O(\int_filter_14_reg[7]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_14[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_14[2]),
        .O(\int_filter_14_reg[7]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_14[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_14[3]),
        .O(\int_filter_14_reg[7]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_14[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_14[4]),
        .O(\int_filter_14_reg[7]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_14[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_14[5]),
        .O(\int_filter_14_reg[7]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_14[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_14[6]),
        .O(\int_filter_14_reg[7]_0 [6]));
  LUT3 #(
    .INIT(8'h02)) 
    \int_filter_14[7]_i_1 
       (.I0(\int_filter_14[7]_i_3_n_0 ),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(\waddr_reg_n_0_[3] ),
        .O(\waddr_reg[4]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \int_filter_14[7]_i_2 
       (.I0(filter_14[7]),
        .I1(s_axi_control_WDATA[7]),
        .I2(s_axi_control_WSTRB),
        .O(\int_filter_14_reg[7]_0 [7]));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    \int_filter_14[7]_i_3 
       (.I0(\waddr_reg_n_0_[7] ),
        .I1(\waddr_reg_n_0_[8] ),
        .I2(\waddr_reg_n_0_[9] ),
        .I3(\int_filter_62[7]_i_5_n_0 ),
        .I4(\waddr_reg_n_0_[6] ),
        .I5(\waddr_reg_n_0_[5] ),
        .O(\int_filter_14[7]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_14_reg[0] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_2 ),
        .D(\int_filter_14_reg[7]_0 [0]),
        .Q(filter_14[0]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_14_reg[1] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_2 ),
        .D(\int_filter_14_reg[7]_0 [1]),
        .Q(filter_14[1]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_14_reg[2] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_2 ),
        .D(\int_filter_14_reg[7]_0 [2]),
        .Q(filter_14[2]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_14_reg[3] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_2 ),
        .D(\int_filter_14_reg[7]_0 [3]),
        .Q(filter_14[3]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_14_reg[4] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_2 ),
        .D(\int_filter_14_reg[7]_0 [4]),
        .Q(filter_14[4]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_14_reg[5] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_2 ),
        .D(\int_filter_14_reg[7]_0 [5]),
        .Q(filter_14[5]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_14_reg[6] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_2 ),
        .D(\int_filter_14_reg[7]_0 [6]),
        .Q(filter_14[6]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_14_reg[7] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_2 ),
        .D(\int_filter_14_reg[7]_0 [7]),
        .Q(filter_14[7]),
        .R(RSTB));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_15[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_15_reg[7]_0 [0]),
        .O(int_filter_150[0]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_15[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_15_reg[7]_0 [1]),
        .O(int_filter_150[1]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_15[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_15_reg[7]_0 [2]),
        .O(int_filter_150[2]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_15[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_15_reg[7]_0 [3]),
        .O(int_filter_150[3]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_15[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_15_reg[7]_0 [4]),
        .O(int_filter_150[4]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_15[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_15_reg[7]_0 [5]),
        .O(int_filter_150[5]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_15[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_15_reg[7]_0 [6]),
        .O(int_filter_150[6]));
  LUT3 #(
    .INIT(8'h20)) 
    \int_filter_15[7]_i_1 
       (.I0(\int_filter_14[7]_i_3_n_0 ),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(\waddr_reg_n_0_[3] ),
        .O(\int_filter_15[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \int_filter_15[7]_i_2 
       (.I0(\int_filter_15_reg[7]_0 [7]),
        .I1(s_axi_control_WDATA[7]),
        .I2(s_axi_control_WSTRB),
        .O(int_filter_150[7]));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_15_reg[0] 
       (.C(ap_clk),
        .CE(\int_filter_15[7]_i_1_n_0 ),
        .D(int_filter_150[0]),
        .Q(\int_filter_15_reg[7]_0 [0]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_15_reg[1] 
       (.C(ap_clk),
        .CE(\int_filter_15[7]_i_1_n_0 ),
        .D(int_filter_150[1]),
        .Q(\int_filter_15_reg[7]_0 [1]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_15_reg[2] 
       (.C(ap_clk),
        .CE(\int_filter_15[7]_i_1_n_0 ),
        .D(int_filter_150[2]),
        .Q(\int_filter_15_reg[7]_0 [2]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_15_reg[3] 
       (.C(ap_clk),
        .CE(\int_filter_15[7]_i_1_n_0 ),
        .D(int_filter_150[3]),
        .Q(\int_filter_15_reg[7]_0 [3]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_15_reg[4] 
       (.C(ap_clk),
        .CE(\int_filter_15[7]_i_1_n_0 ),
        .D(int_filter_150[4]),
        .Q(\int_filter_15_reg[7]_0 [4]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_15_reg[5] 
       (.C(ap_clk),
        .CE(\int_filter_15[7]_i_1_n_0 ),
        .D(int_filter_150[5]),
        .Q(\int_filter_15_reg[7]_0 [5]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_15_reg[6] 
       (.C(ap_clk),
        .CE(\int_filter_15[7]_i_1_n_0 ),
        .D(int_filter_150[6]),
        .Q(\int_filter_15_reg[7]_0 [6]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_15_reg[7] 
       (.C(ap_clk),
        .CE(\int_filter_15[7]_i_1_n_0 ),
        .D(int_filter_150[7]),
        .Q(\int_filter_15_reg[7]_0 [7]),
        .R(RSTB));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_16[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_16[0]),
        .O(\int_filter_16_reg[7]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_16[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_16[1]),
        .O(\int_filter_16_reg[7]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_16[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_16[2]),
        .O(\int_filter_16_reg[7]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_16[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_16[3]),
        .O(\int_filter_16_reg[7]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_16[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_16[4]),
        .O(\int_filter_16_reg[7]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_16[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_16[5]),
        .O(\int_filter_16_reg[7]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_16[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_16[6]),
        .O(\int_filter_16_reg[7]_0 [6]));
  LUT3 #(
    .INIT(8'h20)) 
    \int_filter_16[7]_i_1 
       (.I0(\int_filter_14[7]_i_3_n_0 ),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(\waddr_reg_n_0_[4] ),
        .O(\waddr_reg[3]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \int_filter_16[7]_i_2 
       (.I0(filter_16[7]),
        .I1(s_axi_control_WDATA[7]),
        .I2(s_axi_control_WSTRB),
        .O(\int_filter_16_reg[7]_0 [7]));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_16_reg[0] 
       (.C(ap_clk),
        .CE(\waddr_reg[3]_2 ),
        .D(\int_filter_16_reg[7]_0 [0]),
        .Q(filter_16[0]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_16_reg[1] 
       (.C(ap_clk),
        .CE(\waddr_reg[3]_2 ),
        .D(\int_filter_16_reg[7]_0 [1]),
        .Q(filter_16[1]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_16_reg[2] 
       (.C(ap_clk),
        .CE(\waddr_reg[3]_2 ),
        .D(\int_filter_16_reg[7]_0 [2]),
        .Q(filter_16[2]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_16_reg[3] 
       (.C(ap_clk),
        .CE(\waddr_reg[3]_2 ),
        .D(\int_filter_16_reg[7]_0 [3]),
        .Q(filter_16[3]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_16_reg[4] 
       (.C(ap_clk),
        .CE(\waddr_reg[3]_2 ),
        .D(\int_filter_16_reg[7]_0 [4]),
        .Q(filter_16[4]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_16_reg[5] 
       (.C(ap_clk),
        .CE(\waddr_reg[3]_2 ),
        .D(\int_filter_16_reg[7]_0 [5]),
        .Q(filter_16[5]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_16_reg[6] 
       (.C(ap_clk),
        .CE(\waddr_reg[3]_2 ),
        .D(\int_filter_16_reg[7]_0 [6]),
        .Q(filter_16[6]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_16_reg[7] 
       (.C(ap_clk),
        .CE(\waddr_reg[3]_2 ),
        .D(\int_filter_16_reg[7]_0 [7]),
        .Q(filter_16[7]),
        .R(RSTB));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_17[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_17_reg[7]_0 [0]),
        .O(int_filter_170[0]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_17[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_17_reg[7]_0 [1]),
        .O(int_filter_170[1]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_17[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_17_reg[7]_0 [2]),
        .O(int_filter_170[2]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_17[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_17_reg[7]_0 [3]),
        .O(int_filter_170[3]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_17[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_17_reg[7]_0 [4]),
        .O(int_filter_170[4]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_17[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_17_reg[7]_0 [5]),
        .O(int_filter_170[5]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_17[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_17_reg[7]_0 [6]),
        .O(int_filter_170[6]));
  LUT3 #(
    .INIT(8'h80)) 
    \int_filter_17[7]_i_1 
       (.I0(\int_filter_14[7]_i_3_n_0 ),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(\waddr_reg_n_0_[3] ),
        .O(\int_filter_17[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \int_filter_17[7]_i_2 
       (.I0(\int_filter_17_reg[7]_0 [7]),
        .I1(s_axi_control_WDATA[7]),
        .I2(s_axi_control_WSTRB),
        .O(int_filter_170[7]));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_17_reg[0] 
       (.C(ap_clk),
        .CE(\int_filter_17[7]_i_1_n_0 ),
        .D(int_filter_170[0]),
        .Q(\int_filter_17_reg[7]_0 [0]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_17_reg[1] 
       (.C(ap_clk),
        .CE(\int_filter_17[7]_i_1_n_0 ),
        .D(int_filter_170[1]),
        .Q(\int_filter_17_reg[7]_0 [1]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_17_reg[2] 
       (.C(ap_clk),
        .CE(\int_filter_17[7]_i_1_n_0 ),
        .D(int_filter_170[2]),
        .Q(\int_filter_17_reg[7]_0 [2]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_17_reg[3] 
       (.C(ap_clk),
        .CE(\int_filter_17[7]_i_1_n_0 ),
        .D(int_filter_170[3]),
        .Q(\int_filter_17_reg[7]_0 [3]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_17_reg[4] 
       (.C(ap_clk),
        .CE(\int_filter_17[7]_i_1_n_0 ),
        .D(int_filter_170[4]),
        .Q(\int_filter_17_reg[7]_0 [4]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_17_reg[5] 
       (.C(ap_clk),
        .CE(\int_filter_17[7]_i_1_n_0 ),
        .D(int_filter_170[5]),
        .Q(\int_filter_17_reg[7]_0 [5]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_17_reg[6] 
       (.C(ap_clk),
        .CE(\int_filter_17[7]_i_1_n_0 ),
        .D(int_filter_170[6]),
        .Q(\int_filter_17_reg[7]_0 [6]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_17_reg[7] 
       (.C(ap_clk),
        .CE(\int_filter_17[7]_i_1_n_0 ),
        .D(int_filter_170[7]),
        .Q(\int_filter_17_reg[7]_0 [7]),
        .R(RSTB));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_18[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_18[0]),
        .O(\int_filter_18_reg[7]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_18[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_18[1]),
        .O(\int_filter_18_reg[7]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_18[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_18[2]),
        .O(\int_filter_18_reg[7]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_18[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_18[3]),
        .O(\int_filter_18_reg[7]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_18[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_18[4]),
        .O(\int_filter_18_reg[7]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_18[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_18[5]),
        .O(\int_filter_18_reg[7]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_18[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_18[6]),
        .O(\int_filter_18_reg[7]_0 [6]));
  LUT3 #(
    .INIT(8'h02)) 
    \int_filter_18[7]_i_1 
       (.I0(\int_filter_18[7]_i_3_n_0 ),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(\waddr_reg_n_0_[3] ),
        .O(\waddr_reg[4]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \int_filter_18[7]_i_2 
       (.I0(filter_18[7]),
        .I1(s_axi_control_WDATA[7]),
        .I2(s_axi_control_WSTRB),
        .O(\int_filter_18_reg[7]_0 [7]));
  LUT6 #(
    .INIT(64'h0000020000000000)) 
    \int_filter_18[7]_i_3 
       (.I0(\waddr_reg_n_0_[7] ),
        .I1(\waddr_reg_n_0_[8] ),
        .I2(\waddr_reg_n_0_[9] ),
        .I3(\int_filter_62[7]_i_5_n_0 ),
        .I4(\waddr_reg_n_0_[6] ),
        .I5(\waddr_reg_n_0_[5] ),
        .O(\int_filter_18[7]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_18_reg[0] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_3 ),
        .D(\int_filter_18_reg[7]_0 [0]),
        .Q(filter_18[0]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_18_reg[1] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_3 ),
        .D(\int_filter_18_reg[7]_0 [1]),
        .Q(filter_18[1]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_18_reg[2] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_3 ),
        .D(\int_filter_18_reg[7]_0 [2]),
        .Q(filter_18[2]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_18_reg[3] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_3 ),
        .D(\int_filter_18_reg[7]_0 [3]),
        .Q(filter_18[3]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_18_reg[4] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_3 ),
        .D(\int_filter_18_reg[7]_0 [4]),
        .Q(filter_18[4]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_18_reg[5] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_3 ),
        .D(\int_filter_18_reg[7]_0 [5]),
        .Q(filter_18[5]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_18_reg[6] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_3 ),
        .D(\int_filter_18_reg[7]_0 [6]),
        .Q(filter_18[6]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_18_reg[7] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_3 ),
        .D(\int_filter_18_reg[7]_0 [7]),
        .Q(filter_18[7]),
        .R(RSTB));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_19[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_19_reg[7]_0 [0]),
        .O(int_filter_190[0]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_19[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_19_reg[7]_0 [1]),
        .O(int_filter_190[1]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_19[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_19_reg[7]_0 [2]),
        .O(int_filter_190[2]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_19[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_19_reg[7]_0 [3]),
        .O(int_filter_190[3]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_19[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_19_reg[7]_0 [4]),
        .O(int_filter_190[4]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_19[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_19_reg[7]_0 [5]),
        .O(int_filter_190[5]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_19[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_19_reg[7]_0 [6]),
        .O(int_filter_190[6]));
  LUT3 #(
    .INIT(8'h20)) 
    \int_filter_19[7]_i_1 
       (.I0(\int_filter_18[7]_i_3_n_0 ),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(\waddr_reg_n_0_[3] ),
        .O(\int_filter_19[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \int_filter_19[7]_i_2 
       (.I0(\int_filter_19_reg[7]_0 [7]),
        .I1(s_axi_control_WDATA[7]),
        .I2(s_axi_control_WSTRB),
        .O(int_filter_190[7]));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_19_reg[0] 
       (.C(ap_clk),
        .CE(\int_filter_19[7]_i_1_n_0 ),
        .D(int_filter_190[0]),
        .Q(\int_filter_19_reg[7]_0 [0]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_19_reg[1] 
       (.C(ap_clk),
        .CE(\int_filter_19[7]_i_1_n_0 ),
        .D(int_filter_190[1]),
        .Q(\int_filter_19_reg[7]_0 [1]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_19_reg[2] 
       (.C(ap_clk),
        .CE(\int_filter_19[7]_i_1_n_0 ),
        .D(int_filter_190[2]),
        .Q(\int_filter_19_reg[7]_0 [2]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_19_reg[3] 
       (.C(ap_clk),
        .CE(\int_filter_19[7]_i_1_n_0 ),
        .D(int_filter_190[3]),
        .Q(\int_filter_19_reg[7]_0 [3]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_19_reg[4] 
       (.C(ap_clk),
        .CE(\int_filter_19[7]_i_1_n_0 ),
        .D(int_filter_190[4]),
        .Q(\int_filter_19_reg[7]_0 [4]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_19_reg[5] 
       (.C(ap_clk),
        .CE(\int_filter_19[7]_i_1_n_0 ),
        .D(int_filter_190[5]),
        .Q(\int_filter_19_reg[7]_0 [5]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_19_reg[6] 
       (.C(ap_clk),
        .CE(\int_filter_19[7]_i_1_n_0 ),
        .D(int_filter_190[6]),
        .Q(\int_filter_19_reg[7]_0 [6]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_19_reg[7] 
       (.C(ap_clk),
        .CE(\int_filter_19[7]_i_1_n_0 ),
        .D(int_filter_190[7]),
        .Q(\int_filter_19_reg[7]_0 [7]),
        .R(RSTB));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_1[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_1_reg[7]_0 [0]),
        .O(int_filter_10[0]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_1[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_1_reg[7]_0 [1]),
        .O(int_filter_10[1]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_1[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_1_reg[7]_0 [2]),
        .O(int_filter_10[2]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_1[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_1_reg[7]_0 [3]),
        .O(int_filter_10[3]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_1[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_1_reg[7]_0 [4]),
        .O(int_filter_10[4]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_1[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_1_reg[7]_0 [5]),
        .O(int_filter_10[5]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_1[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_1_reg[7]_0 [6]),
        .O(int_filter_10[6]));
  LUT5 #(
    .INIT(32'h10000000)) 
    \int_filter_1[7]_i_1 
       (.I0(\waddr_reg_n_0_[5] ),
        .I1(\waddr_reg_n_0_[7] ),
        .I2(\waddr_reg_n_0_[3] ),
        .I3(\waddr_reg_n_0_[4] ),
        .I4(\int_filter_0[7]_i_3_n_0 ),
        .O(p_0_in));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_1[7]_i_2 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_1_reg[7]_0 [7]),
        .O(int_filter_10[7]));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_1_reg[0] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(int_filter_10[0]),
        .Q(\int_filter_1_reg[7]_0 [0]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_1_reg[1] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(int_filter_10[1]),
        .Q(\int_filter_1_reg[7]_0 [1]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_1_reg[2] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(int_filter_10[2]),
        .Q(\int_filter_1_reg[7]_0 [2]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_1_reg[3] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(int_filter_10[3]),
        .Q(\int_filter_1_reg[7]_0 [3]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_1_reg[4] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(int_filter_10[4]),
        .Q(\int_filter_1_reg[7]_0 [4]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_1_reg[5] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(int_filter_10[5]),
        .Q(\int_filter_1_reg[7]_0 [5]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_1_reg[6] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(int_filter_10[6]),
        .Q(\int_filter_1_reg[7]_0 [6]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_1_reg[7] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(int_filter_10[7]),
        .Q(\int_filter_1_reg[7]_0 [7]),
        .R(RSTB));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_20[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_20[0]),
        .O(\int_filter_20_reg[7]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_20[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_20[1]),
        .O(\int_filter_20_reg[7]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_20[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_20[2]),
        .O(\int_filter_20_reg[7]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_20[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_20[3]),
        .O(\int_filter_20_reg[7]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_20[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_20[4]),
        .O(\int_filter_20_reg[7]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_20[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_20[5]),
        .O(\int_filter_20_reg[7]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_20[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_20[6]),
        .O(\int_filter_20_reg[7]_0 [6]));
  LUT3 #(
    .INIT(8'h20)) 
    \int_filter_20[7]_i_1 
       (.I0(\int_filter_18[7]_i_3_n_0 ),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(\waddr_reg_n_0_[4] ),
        .O(\waddr_reg[3]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \int_filter_20[7]_i_2 
       (.I0(filter_20[7]),
        .I1(s_axi_control_WDATA[7]),
        .I2(s_axi_control_WSTRB),
        .O(\int_filter_20_reg[7]_0 [7]));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_20_reg[0] 
       (.C(ap_clk),
        .CE(\waddr_reg[3]_3 ),
        .D(\int_filter_20_reg[7]_0 [0]),
        .Q(filter_20[0]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_20_reg[1] 
       (.C(ap_clk),
        .CE(\waddr_reg[3]_3 ),
        .D(\int_filter_20_reg[7]_0 [1]),
        .Q(filter_20[1]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_20_reg[2] 
       (.C(ap_clk),
        .CE(\waddr_reg[3]_3 ),
        .D(\int_filter_20_reg[7]_0 [2]),
        .Q(filter_20[2]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_20_reg[3] 
       (.C(ap_clk),
        .CE(\waddr_reg[3]_3 ),
        .D(\int_filter_20_reg[7]_0 [3]),
        .Q(filter_20[3]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_20_reg[4] 
       (.C(ap_clk),
        .CE(\waddr_reg[3]_3 ),
        .D(\int_filter_20_reg[7]_0 [4]),
        .Q(filter_20[4]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_20_reg[5] 
       (.C(ap_clk),
        .CE(\waddr_reg[3]_3 ),
        .D(\int_filter_20_reg[7]_0 [5]),
        .Q(filter_20[5]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_20_reg[6] 
       (.C(ap_clk),
        .CE(\waddr_reg[3]_3 ),
        .D(\int_filter_20_reg[7]_0 [6]),
        .Q(filter_20[6]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_20_reg[7] 
       (.C(ap_clk),
        .CE(\waddr_reg[3]_3 ),
        .D(\int_filter_20_reg[7]_0 [7]),
        .Q(filter_20[7]),
        .R(RSTB));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_21[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_21_reg[7]_0 [0]),
        .O(int_filter_210[0]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_21[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_21_reg[7]_0 [1]),
        .O(int_filter_210[1]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_21[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_21_reg[7]_0 [2]),
        .O(int_filter_210[2]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_21[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_21_reg[7]_0 [3]),
        .O(int_filter_210[3]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_21[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_21_reg[7]_0 [4]),
        .O(int_filter_210[4]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_21[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_21_reg[7]_0 [5]),
        .O(int_filter_210[5]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_21[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_21_reg[7]_0 [6]),
        .O(int_filter_210[6]));
  LUT3 #(
    .INIT(8'h80)) 
    \int_filter_21[7]_i_1 
       (.I0(\int_filter_18[7]_i_3_n_0 ),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(\waddr_reg_n_0_[3] ),
        .O(\int_filter_21[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \int_filter_21[7]_i_2 
       (.I0(\int_filter_21_reg[7]_0 [7]),
        .I1(s_axi_control_WDATA[7]),
        .I2(s_axi_control_WSTRB),
        .O(int_filter_210[7]));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_21_reg[0] 
       (.C(ap_clk),
        .CE(\int_filter_21[7]_i_1_n_0 ),
        .D(int_filter_210[0]),
        .Q(\int_filter_21_reg[7]_0 [0]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_21_reg[1] 
       (.C(ap_clk),
        .CE(\int_filter_21[7]_i_1_n_0 ),
        .D(int_filter_210[1]),
        .Q(\int_filter_21_reg[7]_0 [1]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_21_reg[2] 
       (.C(ap_clk),
        .CE(\int_filter_21[7]_i_1_n_0 ),
        .D(int_filter_210[2]),
        .Q(\int_filter_21_reg[7]_0 [2]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_21_reg[3] 
       (.C(ap_clk),
        .CE(\int_filter_21[7]_i_1_n_0 ),
        .D(int_filter_210[3]),
        .Q(\int_filter_21_reg[7]_0 [3]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_21_reg[4] 
       (.C(ap_clk),
        .CE(\int_filter_21[7]_i_1_n_0 ),
        .D(int_filter_210[4]),
        .Q(\int_filter_21_reg[7]_0 [4]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_21_reg[5] 
       (.C(ap_clk),
        .CE(\int_filter_21[7]_i_1_n_0 ),
        .D(int_filter_210[5]),
        .Q(\int_filter_21_reg[7]_0 [5]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_21_reg[6] 
       (.C(ap_clk),
        .CE(\int_filter_21[7]_i_1_n_0 ),
        .D(int_filter_210[6]),
        .Q(\int_filter_21_reg[7]_0 [6]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_21_reg[7] 
       (.C(ap_clk),
        .CE(\int_filter_21[7]_i_1_n_0 ),
        .D(int_filter_210[7]),
        .Q(\int_filter_21_reg[7]_0 [7]),
        .R(RSTB));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_22[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_22[0]),
        .O(\int_filter_22_reg[7]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_22[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_22[1]),
        .O(\int_filter_22_reg[7]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_22[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_22[2]),
        .O(\int_filter_22_reg[7]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_22[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_22[3]),
        .O(\int_filter_22_reg[7]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_22[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_22[4]),
        .O(\int_filter_22_reg[7]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_22[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_22[5]),
        .O(\int_filter_22_reg[7]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_22[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_22[6]),
        .O(\int_filter_22_reg[7]_0 [6]));
  LUT3 #(
    .INIT(8'h02)) 
    \int_filter_22[7]_i_1 
       (.I0(\int_filter_22[7]_i_3_n_0 ),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(\waddr_reg_n_0_[3] ),
        .O(\waddr_reg[4]_4 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \int_filter_22[7]_i_2 
       (.I0(filter_22[7]),
        .I1(s_axi_control_WDATA[7]),
        .I2(s_axi_control_WSTRB),
        .O(\int_filter_22_reg[7]_0 [7]));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    \int_filter_22[7]_i_3 
       (.I0(\waddr_reg_n_0_[7] ),
        .I1(\waddr_reg_n_0_[6] ),
        .I2(\waddr_reg_n_0_[8] ),
        .I3(\waddr_reg_n_0_[9] ),
        .I4(\int_filter_62[7]_i_5_n_0 ),
        .I5(\waddr_reg_n_0_[5] ),
        .O(\int_filter_22[7]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_22_reg[0] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_4 ),
        .D(\int_filter_22_reg[7]_0 [0]),
        .Q(filter_22[0]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_22_reg[1] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_4 ),
        .D(\int_filter_22_reg[7]_0 [1]),
        .Q(filter_22[1]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_22_reg[2] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_4 ),
        .D(\int_filter_22_reg[7]_0 [2]),
        .Q(filter_22[2]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_22_reg[3] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_4 ),
        .D(\int_filter_22_reg[7]_0 [3]),
        .Q(filter_22[3]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_22_reg[4] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_4 ),
        .D(\int_filter_22_reg[7]_0 [4]),
        .Q(filter_22[4]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_22_reg[5] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_4 ),
        .D(\int_filter_22_reg[7]_0 [5]),
        .Q(filter_22[5]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_22_reg[6] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_4 ),
        .D(\int_filter_22_reg[7]_0 [6]),
        .Q(filter_22[6]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_22_reg[7] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_4 ),
        .D(\int_filter_22_reg[7]_0 [7]),
        .Q(filter_22[7]),
        .R(RSTB));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_23[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_23_reg[7]_0 [0]),
        .O(int_filter_230[0]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_23[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_23_reg[7]_0 [1]),
        .O(int_filter_230[1]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_23[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_23_reg[7]_0 [2]),
        .O(int_filter_230[2]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_23[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_23_reg[7]_0 [3]),
        .O(int_filter_230[3]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_23[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_23_reg[7]_0 [4]),
        .O(int_filter_230[4]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_23[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_23_reg[7]_0 [5]),
        .O(int_filter_230[5]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_23[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_23_reg[7]_0 [6]),
        .O(int_filter_230[6]));
  LUT3 #(
    .INIT(8'h20)) 
    \int_filter_23[7]_i_1 
       (.I0(\int_filter_22[7]_i_3_n_0 ),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(\waddr_reg_n_0_[3] ),
        .O(\int_filter_23[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \int_filter_23[7]_i_2 
       (.I0(\int_filter_23_reg[7]_0 [7]),
        .I1(s_axi_control_WDATA[7]),
        .I2(s_axi_control_WSTRB),
        .O(int_filter_230[7]));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_23_reg[0] 
       (.C(ap_clk),
        .CE(\int_filter_23[7]_i_1_n_0 ),
        .D(int_filter_230[0]),
        .Q(\int_filter_23_reg[7]_0 [0]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_23_reg[1] 
       (.C(ap_clk),
        .CE(\int_filter_23[7]_i_1_n_0 ),
        .D(int_filter_230[1]),
        .Q(\int_filter_23_reg[7]_0 [1]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_23_reg[2] 
       (.C(ap_clk),
        .CE(\int_filter_23[7]_i_1_n_0 ),
        .D(int_filter_230[2]),
        .Q(\int_filter_23_reg[7]_0 [2]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_23_reg[3] 
       (.C(ap_clk),
        .CE(\int_filter_23[7]_i_1_n_0 ),
        .D(int_filter_230[3]),
        .Q(\int_filter_23_reg[7]_0 [3]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_23_reg[4] 
       (.C(ap_clk),
        .CE(\int_filter_23[7]_i_1_n_0 ),
        .D(int_filter_230[4]),
        .Q(\int_filter_23_reg[7]_0 [4]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_23_reg[5] 
       (.C(ap_clk),
        .CE(\int_filter_23[7]_i_1_n_0 ),
        .D(int_filter_230[5]),
        .Q(\int_filter_23_reg[7]_0 [5]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_23_reg[6] 
       (.C(ap_clk),
        .CE(\int_filter_23[7]_i_1_n_0 ),
        .D(int_filter_230[6]),
        .Q(\int_filter_23_reg[7]_0 [6]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_23_reg[7] 
       (.C(ap_clk),
        .CE(\int_filter_23[7]_i_1_n_0 ),
        .D(int_filter_230[7]),
        .Q(\int_filter_23_reg[7]_0 [7]),
        .R(RSTB));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_24[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_24[0]),
        .O(\int_filter_24_reg[7]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_24[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_24[1]),
        .O(\int_filter_24_reg[7]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_24[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_24[2]),
        .O(\int_filter_24_reg[7]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_24[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_24[3]),
        .O(\int_filter_24_reg[7]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_24[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_24[4]),
        .O(\int_filter_24_reg[7]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_24[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_24[5]),
        .O(\int_filter_24_reg[7]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_24[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_24[6]),
        .O(\int_filter_24_reg[7]_0 [6]));
  LUT3 #(
    .INIT(8'h20)) 
    \int_filter_24[7]_i_1 
       (.I0(\int_filter_22[7]_i_3_n_0 ),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(\waddr_reg_n_0_[4] ),
        .O(\waddr_reg[3]_4 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \int_filter_24[7]_i_2 
       (.I0(filter_24[7]),
        .I1(s_axi_control_WDATA[7]),
        .I2(s_axi_control_WSTRB),
        .O(\int_filter_24_reg[7]_0 [7]));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_24_reg[0] 
       (.C(ap_clk),
        .CE(\waddr_reg[3]_4 ),
        .D(\int_filter_24_reg[7]_0 [0]),
        .Q(filter_24[0]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_24_reg[1] 
       (.C(ap_clk),
        .CE(\waddr_reg[3]_4 ),
        .D(\int_filter_24_reg[7]_0 [1]),
        .Q(filter_24[1]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_24_reg[2] 
       (.C(ap_clk),
        .CE(\waddr_reg[3]_4 ),
        .D(\int_filter_24_reg[7]_0 [2]),
        .Q(filter_24[2]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_24_reg[3] 
       (.C(ap_clk),
        .CE(\waddr_reg[3]_4 ),
        .D(\int_filter_24_reg[7]_0 [3]),
        .Q(filter_24[3]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_24_reg[4] 
       (.C(ap_clk),
        .CE(\waddr_reg[3]_4 ),
        .D(\int_filter_24_reg[7]_0 [4]),
        .Q(filter_24[4]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_24_reg[5] 
       (.C(ap_clk),
        .CE(\waddr_reg[3]_4 ),
        .D(\int_filter_24_reg[7]_0 [5]),
        .Q(filter_24[5]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_24_reg[6] 
       (.C(ap_clk),
        .CE(\waddr_reg[3]_4 ),
        .D(\int_filter_24_reg[7]_0 [6]),
        .Q(filter_24[6]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_24_reg[7] 
       (.C(ap_clk),
        .CE(\waddr_reg[3]_4 ),
        .D(\int_filter_24_reg[7]_0 [7]),
        .Q(filter_24[7]),
        .R(RSTB));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_25[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_25_reg[7]_0 [0]),
        .O(int_filter_250[0]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_25[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_25_reg[7]_0 [1]),
        .O(int_filter_250[1]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_25[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_25_reg[7]_0 [2]),
        .O(int_filter_250[2]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_25[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_25_reg[7]_0 [3]),
        .O(int_filter_250[3]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_25[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_25_reg[7]_0 [4]),
        .O(int_filter_250[4]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_25[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_25_reg[7]_0 [5]),
        .O(int_filter_250[5]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_25[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_25_reg[7]_0 [6]),
        .O(int_filter_250[6]));
  LUT3 #(
    .INIT(8'h80)) 
    \int_filter_25[7]_i_1 
       (.I0(\int_filter_22[7]_i_3_n_0 ),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(\waddr_reg_n_0_[3] ),
        .O(\int_filter_25[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \int_filter_25[7]_i_2 
       (.I0(\int_filter_25_reg[7]_0 [7]),
        .I1(s_axi_control_WDATA[7]),
        .I2(s_axi_control_WSTRB),
        .O(int_filter_250[7]));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_25_reg[0] 
       (.C(ap_clk),
        .CE(\int_filter_25[7]_i_1_n_0 ),
        .D(int_filter_250[0]),
        .Q(\int_filter_25_reg[7]_0 [0]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_25_reg[1] 
       (.C(ap_clk),
        .CE(\int_filter_25[7]_i_1_n_0 ),
        .D(int_filter_250[1]),
        .Q(\int_filter_25_reg[7]_0 [1]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_25_reg[2] 
       (.C(ap_clk),
        .CE(\int_filter_25[7]_i_1_n_0 ),
        .D(int_filter_250[2]),
        .Q(\int_filter_25_reg[7]_0 [2]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_25_reg[3] 
       (.C(ap_clk),
        .CE(\int_filter_25[7]_i_1_n_0 ),
        .D(int_filter_250[3]),
        .Q(\int_filter_25_reg[7]_0 [3]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_25_reg[4] 
       (.C(ap_clk),
        .CE(\int_filter_25[7]_i_1_n_0 ),
        .D(int_filter_250[4]),
        .Q(\int_filter_25_reg[7]_0 [4]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_25_reg[5] 
       (.C(ap_clk),
        .CE(\int_filter_25[7]_i_1_n_0 ),
        .D(int_filter_250[5]),
        .Q(\int_filter_25_reg[7]_0 [5]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_25_reg[6] 
       (.C(ap_clk),
        .CE(\int_filter_25[7]_i_1_n_0 ),
        .D(int_filter_250[6]),
        .Q(\int_filter_25_reg[7]_0 [6]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_25_reg[7] 
       (.C(ap_clk),
        .CE(\int_filter_25[7]_i_1_n_0 ),
        .D(int_filter_250[7]),
        .Q(\int_filter_25_reg[7]_0 [7]),
        .R(RSTB));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_26[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_26[0]),
        .O(\int_filter_26_reg[7]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_26[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_26[1]),
        .O(\int_filter_26_reg[7]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_26[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_26[2]),
        .O(\int_filter_26_reg[7]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_26[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_26[3]),
        .O(\int_filter_26_reg[7]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_26[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_26[4]),
        .O(\int_filter_26_reg[7]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_26[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_26[5]),
        .O(\int_filter_26_reg[7]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_26[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_26[6]),
        .O(\int_filter_26_reg[7]_0 [6]));
  LUT3 #(
    .INIT(8'h02)) 
    \int_filter_26[7]_i_1 
       (.I0(\int_filter_26[7]_i_3_n_0 ),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(\waddr_reg_n_0_[3] ),
        .O(\waddr_reg[4]_5 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \int_filter_26[7]_i_2 
       (.I0(filter_26[7]),
        .I1(s_axi_control_WDATA[7]),
        .I2(s_axi_control_WSTRB),
        .O(\int_filter_26_reg[7]_0 [7]));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    \int_filter_26[7]_i_3 
       (.I0(\waddr_reg_n_0_[7] ),
        .I1(\waddr_reg_n_0_[6] ),
        .I2(\waddr_reg_n_0_[8] ),
        .I3(\waddr_reg_n_0_[9] ),
        .I4(\int_filter_62[7]_i_5_n_0 ),
        .I5(\waddr_reg_n_0_[5] ),
        .O(\int_filter_26[7]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_26_reg[0] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_5 ),
        .D(\int_filter_26_reg[7]_0 [0]),
        .Q(filter_26[0]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_26_reg[1] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_5 ),
        .D(\int_filter_26_reg[7]_0 [1]),
        .Q(filter_26[1]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_26_reg[2] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_5 ),
        .D(\int_filter_26_reg[7]_0 [2]),
        .Q(filter_26[2]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_26_reg[3] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_5 ),
        .D(\int_filter_26_reg[7]_0 [3]),
        .Q(filter_26[3]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_26_reg[4] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_5 ),
        .D(\int_filter_26_reg[7]_0 [4]),
        .Q(filter_26[4]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_26_reg[5] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_5 ),
        .D(\int_filter_26_reg[7]_0 [5]),
        .Q(filter_26[5]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_26_reg[6] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_5 ),
        .D(\int_filter_26_reg[7]_0 [6]),
        .Q(filter_26[6]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_26_reg[7] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_5 ),
        .D(\int_filter_26_reg[7]_0 [7]),
        .Q(filter_26[7]),
        .R(RSTB));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_27[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_27_reg[7]_0 [0]),
        .O(int_filter_270[0]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_27[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_27_reg[7]_0 [1]),
        .O(int_filter_270[1]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_27[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_27_reg[7]_0 [2]),
        .O(int_filter_270[2]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_27[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_27_reg[7]_0 [3]),
        .O(int_filter_270[3]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_27[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_27_reg[7]_0 [4]),
        .O(int_filter_270[4]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_27[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_27_reg[7]_0 [5]),
        .O(int_filter_270[5]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_27[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_27_reg[7]_0 [6]),
        .O(int_filter_270[6]));
  LUT3 #(
    .INIT(8'h20)) 
    \int_filter_27[7]_i_1 
       (.I0(\int_filter_26[7]_i_3_n_0 ),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(\waddr_reg_n_0_[3] ),
        .O(\int_filter_27[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \int_filter_27[7]_i_2 
       (.I0(\int_filter_27_reg[7]_0 [7]),
        .I1(s_axi_control_WDATA[7]),
        .I2(s_axi_control_WSTRB),
        .O(int_filter_270[7]));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_27_reg[0] 
       (.C(ap_clk),
        .CE(\int_filter_27[7]_i_1_n_0 ),
        .D(int_filter_270[0]),
        .Q(\int_filter_27_reg[7]_0 [0]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_27_reg[1] 
       (.C(ap_clk),
        .CE(\int_filter_27[7]_i_1_n_0 ),
        .D(int_filter_270[1]),
        .Q(\int_filter_27_reg[7]_0 [1]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_27_reg[2] 
       (.C(ap_clk),
        .CE(\int_filter_27[7]_i_1_n_0 ),
        .D(int_filter_270[2]),
        .Q(\int_filter_27_reg[7]_0 [2]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_27_reg[3] 
       (.C(ap_clk),
        .CE(\int_filter_27[7]_i_1_n_0 ),
        .D(int_filter_270[3]),
        .Q(\int_filter_27_reg[7]_0 [3]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_27_reg[4] 
       (.C(ap_clk),
        .CE(\int_filter_27[7]_i_1_n_0 ),
        .D(int_filter_270[4]),
        .Q(\int_filter_27_reg[7]_0 [4]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_27_reg[5] 
       (.C(ap_clk),
        .CE(\int_filter_27[7]_i_1_n_0 ),
        .D(int_filter_270[5]),
        .Q(\int_filter_27_reg[7]_0 [5]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_27_reg[6] 
       (.C(ap_clk),
        .CE(\int_filter_27[7]_i_1_n_0 ),
        .D(int_filter_270[6]),
        .Q(\int_filter_27_reg[7]_0 [6]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_27_reg[7] 
       (.C(ap_clk),
        .CE(\int_filter_27[7]_i_1_n_0 ),
        .D(int_filter_270[7]),
        .Q(\int_filter_27_reg[7]_0 [7]),
        .R(RSTB));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_28[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_28[0]),
        .O(\int_filter_28_reg[7]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_28[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_28[1]),
        .O(\int_filter_28_reg[7]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_28[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_28[2]),
        .O(\int_filter_28_reg[7]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_28[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_28[3]),
        .O(\int_filter_28_reg[7]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_28[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_28[4]),
        .O(\int_filter_28_reg[7]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_28[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_28[5]),
        .O(\int_filter_28_reg[7]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_28[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_28[6]),
        .O(\int_filter_28_reg[7]_0 [6]));
  LUT3 #(
    .INIT(8'h20)) 
    \int_filter_28[7]_i_1 
       (.I0(\int_filter_26[7]_i_3_n_0 ),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(\waddr_reg_n_0_[4] ),
        .O(\waddr_reg[3]_5 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \int_filter_28[7]_i_2 
       (.I0(filter_28[7]),
        .I1(s_axi_control_WDATA[7]),
        .I2(s_axi_control_WSTRB),
        .O(\int_filter_28_reg[7]_0 [7]));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_28_reg[0] 
       (.C(ap_clk),
        .CE(\waddr_reg[3]_5 ),
        .D(\int_filter_28_reg[7]_0 [0]),
        .Q(filter_28[0]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_28_reg[1] 
       (.C(ap_clk),
        .CE(\waddr_reg[3]_5 ),
        .D(\int_filter_28_reg[7]_0 [1]),
        .Q(filter_28[1]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_28_reg[2] 
       (.C(ap_clk),
        .CE(\waddr_reg[3]_5 ),
        .D(\int_filter_28_reg[7]_0 [2]),
        .Q(filter_28[2]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_28_reg[3] 
       (.C(ap_clk),
        .CE(\waddr_reg[3]_5 ),
        .D(\int_filter_28_reg[7]_0 [3]),
        .Q(filter_28[3]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_28_reg[4] 
       (.C(ap_clk),
        .CE(\waddr_reg[3]_5 ),
        .D(\int_filter_28_reg[7]_0 [4]),
        .Q(filter_28[4]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_28_reg[5] 
       (.C(ap_clk),
        .CE(\waddr_reg[3]_5 ),
        .D(\int_filter_28_reg[7]_0 [5]),
        .Q(filter_28[5]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_28_reg[6] 
       (.C(ap_clk),
        .CE(\waddr_reg[3]_5 ),
        .D(\int_filter_28_reg[7]_0 [6]),
        .Q(filter_28[6]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_28_reg[7] 
       (.C(ap_clk),
        .CE(\waddr_reg[3]_5 ),
        .D(\int_filter_28_reg[7]_0 [7]),
        .Q(filter_28[7]),
        .R(RSTB));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_29[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_29_reg[7]_0 [0]),
        .O(int_filter_290[0]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_29[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_29_reg[7]_0 [1]),
        .O(int_filter_290[1]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_29[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_29_reg[7]_0 [2]),
        .O(int_filter_290[2]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_29[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_29_reg[7]_0 [3]),
        .O(int_filter_290[3]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_29[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_29_reg[7]_0 [4]),
        .O(int_filter_290[4]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_29[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_29_reg[7]_0 [5]),
        .O(int_filter_290[5]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_29[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_29_reg[7]_0 [6]),
        .O(int_filter_290[6]));
  LUT3 #(
    .INIT(8'h80)) 
    \int_filter_29[7]_i_1 
       (.I0(\int_filter_26[7]_i_3_n_0 ),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(\waddr_reg_n_0_[3] ),
        .O(\int_filter_29[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \int_filter_29[7]_i_2 
       (.I0(\int_filter_29_reg[7]_0 [7]),
        .I1(s_axi_control_WDATA[7]),
        .I2(s_axi_control_WSTRB),
        .O(int_filter_290[7]));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_29_reg[0] 
       (.C(ap_clk),
        .CE(\int_filter_29[7]_i_1_n_0 ),
        .D(int_filter_290[0]),
        .Q(\int_filter_29_reg[7]_0 [0]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_29_reg[1] 
       (.C(ap_clk),
        .CE(\int_filter_29[7]_i_1_n_0 ),
        .D(int_filter_290[1]),
        .Q(\int_filter_29_reg[7]_0 [1]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_29_reg[2] 
       (.C(ap_clk),
        .CE(\int_filter_29[7]_i_1_n_0 ),
        .D(int_filter_290[2]),
        .Q(\int_filter_29_reg[7]_0 [2]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_29_reg[3] 
       (.C(ap_clk),
        .CE(\int_filter_29[7]_i_1_n_0 ),
        .D(int_filter_290[3]),
        .Q(\int_filter_29_reg[7]_0 [3]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_29_reg[4] 
       (.C(ap_clk),
        .CE(\int_filter_29[7]_i_1_n_0 ),
        .D(int_filter_290[4]),
        .Q(\int_filter_29_reg[7]_0 [4]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_29_reg[5] 
       (.C(ap_clk),
        .CE(\int_filter_29[7]_i_1_n_0 ),
        .D(int_filter_290[5]),
        .Q(\int_filter_29_reg[7]_0 [5]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_29_reg[6] 
       (.C(ap_clk),
        .CE(\int_filter_29[7]_i_1_n_0 ),
        .D(int_filter_290[6]),
        .Q(\int_filter_29_reg[7]_0 [6]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_29_reg[7] 
       (.C(ap_clk),
        .CE(\int_filter_29[7]_i_1_n_0 ),
        .D(int_filter_290[7]),
        .Q(\int_filter_29_reg[7]_0 [7]),
        .R(RSTB));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_2[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_2_reg[7]_0 [0]),
        .O(int_filter_20[0]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_2[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_2_reg[7]_0 [1]),
        .O(int_filter_20[1]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_2[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_2_reg[7]_0 [2]),
        .O(int_filter_20[2]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_2[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_2_reg[7]_0 [3]),
        .O(int_filter_20[3]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_2[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_2_reg[7]_0 [4]),
        .O(int_filter_20[4]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_2[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_2_reg[7]_0 [5]),
        .O(int_filter_20[5]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_2[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_2_reg[7]_0 [6]),
        .O(int_filter_20[6]));
  LUT3 #(
    .INIT(8'h02)) 
    \int_filter_2[7]_i_1 
       (.I0(\int_filter_2[7]_i_3_n_0 ),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(\waddr_reg_n_0_[3] ),
        .O(\int_filter_2[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \int_filter_2[7]_i_2 
       (.I0(\int_filter_2_reg[7]_0 [7]),
        .I1(s_axi_control_WDATA[7]),
        .I2(s_axi_control_WSTRB),
        .O(int_filter_20[7]));
  LUT6 #(
    .INIT(64'h0000000400000000)) 
    \int_filter_2[7]_i_3 
       (.I0(\waddr_reg_n_0_[6] ),
        .I1(\int_filter_62[7]_i_5_n_0 ),
        .I2(\waddr_reg_n_0_[9] ),
        .I3(\waddr_reg_n_0_[8] ),
        .I4(\waddr_reg_n_0_[7] ),
        .I5(\waddr_reg_n_0_[5] ),
        .O(\int_filter_2[7]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_2_reg[0] 
       (.C(ap_clk),
        .CE(\int_filter_2[7]_i_1_n_0 ),
        .D(int_filter_20[0]),
        .Q(\int_filter_2_reg[7]_0 [0]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_2_reg[1] 
       (.C(ap_clk),
        .CE(\int_filter_2[7]_i_1_n_0 ),
        .D(int_filter_20[1]),
        .Q(\int_filter_2_reg[7]_0 [1]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_2_reg[2] 
       (.C(ap_clk),
        .CE(\int_filter_2[7]_i_1_n_0 ),
        .D(int_filter_20[2]),
        .Q(\int_filter_2_reg[7]_0 [2]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_2_reg[3] 
       (.C(ap_clk),
        .CE(\int_filter_2[7]_i_1_n_0 ),
        .D(int_filter_20[3]),
        .Q(\int_filter_2_reg[7]_0 [3]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_2_reg[4] 
       (.C(ap_clk),
        .CE(\int_filter_2[7]_i_1_n_0 ),
        .D(int_filter_20[4]),
        .Q(\int_filter_2_reg[7]_0 [4]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_2_reg[5] 
       (.C(ap_clk),
        .CE(\int_filter_2[7]_i_1_n_0 ),
        .D(int_filter_20[5]),
        .Q(\int_filter_2_reg[7]_0 [5]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_2_reg[6] 
       (.C(ap_clk),
        .CE(\int_filter_2[7]_i_1_n_0 ),
        .D(int_filter_20[6]),
        .Q(\int_filter_2_reg[7]_0 [6]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_2_reg[7] 
       (.C(ap_clk),
        .CE(\int_filter_2[7]_i_1_n_0 ),
        .D(int_filter_20[7]),
        .Q(\int_filter_2_reg[7]_0 [7]),
        .R(RSTB));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_30[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_30[0]),
        .O(\s_axi_control_WDATA[7] [0]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_30[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_30[1]),
        .O(\s_axi_control_WDATA[7] [1]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_30[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_30[2]),
        .O(\s_axi_control_WDATA[7] [2]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_30[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_30[3]),
        .O(\s_axi_control_WDATA[7] [3]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_30[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_30[4]),
        .O(\s_axi_control_WDATA[7] [4]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_30[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_30[5]),
        .O(\s_axi_control_WDATA[7] [5]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_30[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_30[6]),
        .O(\s_axi_control_WDATA[7] [6]));
  LUT3 #(
    .INIT(8'h02)) 
    \int_filter_30[7]_i_1 
       (.I0(\int_filter_30[7]_i_3_n_0 ),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(\waddr_reg_n_0_[3] ),
        .O(\waddr_reg[4]_6 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_30[7]_i_2 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_30[7]),
        .O(\s_axi_control_WDATA[7] [7]));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    \int_filter_30[7]_i_3 
       (.I0(\waddr_reg_n_0_[5] ),
        .I1(\waddr_reg_n_0_[9] ),
        .I2(\int_filter_62[7]_i_5_n_0 ),
        .I3(\waddr_reg_n_0_[8] ),
        .I4(\waddr_reg_n_0_[7] ),
        .I5(\waddr_reg_n_0_[6] ),
        .O(\int_filter_30[7]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_30_reg[0] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_6 ),
        .D(\s_axi_control_WDATA[7] [0]),
        .Q(filter_30[0]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_30_reg[1] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_6 ),
        .D(\s_axi_control_WDATA[7] [1]),
        .Q(filter_30[1]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_30_reg[2] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_6 ),
        .D(\s_axi_control_WDATA[7] [2]),
        .Q(filter_30[2]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_30_reg[3] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_6 ),
        .D(\s_axi_control_WDATA[7] [3]),
        .Q(filter_30[3]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_30_reg[4] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_6 ),
        .D(\s_axi_control_WDATA[7] [4]),
        .Q(filter_30[4]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_30_reg[5] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_6 ),
        .D(\s_axi_control_WDATA[7] [5]),
        .Q(filter_30[5]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_30_reg[6] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_6 ),
        .D(\s_axi_control_WDATA[7] [6]),
        .Q(filter_30[6]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_30_reg[7] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_6 ),
        .D(\s_axi_control_WDATA[7] [7]),
        .Q(filter_30[7]),
        .R(RSTB));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_31[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_31_reg[7]_0 [0]),
        .O(int_filter_310[0]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_31[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_31_reg[7]_0 [1]),
        .O(int_filter_310[1]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_31[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_31_reg[7]_0 [2]),
        .O(int_filter_310[2]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_31[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_31_reg[7]_0 [3]),
        .O(int_filter_310[3]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_31[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_31_reg[7]_0 [4]),
        .O(int_filter_310[4]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_31[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_31_reg[7]_0 [5]),
        .O(int_filter_310[5]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_31[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_31_reg[7]_0 [6]),
        .O(int_filter_310[6]));
  LUT3 #(
    .INIT(8'h20)) 
    \int_filter_31[7]_i_1 
       (.I0(\int_filter_30[7]_i_3_n_0 ),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(\waddr_reg_n_0_[3] ),
        .O(\int_filter_31[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \int_filter_31[7]_i_2 
       (.I0(\int_filter_31_reg[7]_0 [7]),
        .I1(s_axi_control_WDATA[7]),
        .I2(s_axi_control_WSTRB),
        .O(int_filter_310[7]));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_31_reg[0] 
       (.C(ap_clk),
        .CE(\int_filter_31[7]_i_1_n_0 ),
        .D(int_filter_310[0]),
        .Q(\int_filter_31_reg[7]_0 [0]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_31_reg[1] 
       (.C(ap_clk),
        .CE(\int_filter_31[7]_i_1_n_0 ),
        .D(int_filter_310[1]),
        .Q(\int_filter_31_reg[7]_0 [1]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_31_reg[2] 
       (.C(ap_clk),
        .CE(\int_filter_31[7]_i_1_n_0 ),
        .D(int_filter_310[2]),
        .Q(\int_filter_31_reg[7]_0 [2]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_31_reg[3] 
       (.C(ap_clk),
        .CE(\int_filter_31[7]_i_1_n_0 ),
        .D(int_filter_310[3]),
        .Q(\int_filter_31_reg[7]_0 [3]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_31_reg[4] 
       (.C(ap_clk),
        .CE(\int_filter_31[7]_i_1_n_0 ),
        .D(int_filter_310[4]),
        .Q(\int_filter_31_reg[7]_0 [4]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_31_reg[5] 
       (.C(ap_clk),
        .CE(\int_filter_31[7]_i_1_n_0 ),
        .D(int_filter_310[5]),
        .Q(\int_filter_31_reg[7]_0 [5]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_31_reg[6] 
       (.C(ap_clk),
        .CE(\int_filter_31[7]_i_1_n_0 ),
        .D(int_filter_310[6]),
        .Q(\int_filter_31_reg[7]_0 [6]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_31_reg[7] 
       (.C(ap_clk),
        .CE(\int_filter_31[7]_i_1_n_0 ),
        .D(int_filter_310[7]),
        .Q(\int_filter_31_reg[7]_0 [7]),
        .R(RSTB));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_32[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_32[0]),
        .O(\s_axi_control_WDATA[7]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_32[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_32[1]),
        .O(\s_axi_control_WDATA[7]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_32[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_32[2]),
        .O(\s_axi_control_WDATA[7]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_32[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_32[3]),
        .O(\s_axi_control_WDATA[7]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_32[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_32[4]),
        .O(\s_axi_control_WDATA[7]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_32[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_32[5]),
        .O(\s_axi_control_WDATA[7]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_32[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_32[6]),
        .O(\s_axi_control_WDATA[7]_0 [6]));
  LUT3 #(
    .INIT(8'h20)) 
    \int_filter_32[7]_i_1 
       (.I0(\int_filter_30[7]_i_3_n_0 ),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(\waddr_reg_n_0_[4] ),
        .O(\waddr_reg[3]_6 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_32[7]_i_2 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_32[7]),
        .O(\s_axi_control_WDATA[7]_0 [7]));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_32_reg[0] 
       (.C(ap_clk),
        .CE(\waddr_reg[3]_6 ),
        .D(\s_axi_control_WDATA[7]_0 [0]),
        .Q(filter_32[0]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_32_reg[1] 
       (.C(ap_clk),
        .CE(\waddr_reg[3]_6 ),
        .D(\s_axi_control_WDATA[7]_0 [1]),
        .Q(filter_32[1]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_32_reg[2] 
       (.C(ap_clk),
        .CE(\waddr_reg[3]_6 ),
        .D(\s_axi_control_WDATA[7]_0 [2]),
        .Q(filter_32[2]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_32_reg[3] 
       (.C(ap_clk),
        .CE(\waddr_reg[3]_6 ),
        .D(\s_axi_control_WDATA[7]_0 [3]),
        .Q(filter_32[3]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_32_reg[4] 
       (.C(ap_clk),
        .CE(\waddr_reg[3]_6 ),
        .D(\s_axi_control_WDATA[7]_0 [4]),
        .Q(filter_32[4]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_32_reg[5] 
       (.C(ap_clk),
        .CE(\waddr_reg[3]_6 ),
        .D(\s_axi_control_WDATA[7]_0 [5]),
        .Q(filter_32[5]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_32_reg[6] 
       (.C(ap_clk),
        .CE(\waddr_reg[3]_6 ),
        .D(\s_axi_control_WDATA[7]_0 [6]),
        .Q(filter_32[6]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_32_reg[7] 
       (.C(ap_clk),
        .CE(\waddr_reg[3]_6 ),
        .D(\s_axi_control_WDATA[7]_0 [7]),
        .Q(filter_32[7]),
        .R(RSTB));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_33[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_33_reg[7]_0 [0]),
        .O(int_filter_330[0]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_33[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_33_reg[7]_0 [1]),
        .O(int_filter_330[1]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_33[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_33_reg[7]_0 [2]),
        .O(int_filter_330[2]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_33[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_33_reg[7]_0 [3]),
        .O(int_filter_330[3]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_33[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_33_reg[7]_0 [4]),
        .O(int_filter_330[4]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_33[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_33_reg[7]_0 [5]),
        .O(int_filter_330[5]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_33[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_33_reg[7]_0 [6]),
        .O(int_filter_330[6]));
  LUT3 #(
    .INIT(8'h80)) 
    \int_filter_33[7]_i_1 
       (.I0(\int_filter_30[7]_i_3_n_0 ),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(\waddr_reg_n_0_[3] ),
        .O(\int_filter_33[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_33[7]_i_2 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_33_reg[7]_0 [7]),
        .O(int_filter_330[7]));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_33_reg[0] 
       (.C(ap_clk),
        .CE(\int_filter_33[7]_i_1_n_0 ),
        .D(int_filter_330[0]),
        .Q(\int_filter_33_reg[7]_0 [0]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_33_reg[1] 
       (.C(ap_clk),
        .CE(\int_filter_33[7]_i_1_n_0 ),
        .D(int_filter_330[1]),
        .Q(\int_filter_33_reg[7]_0 [1]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_33_reg[2] 
       (.C(ap_clk),
        .CE(\int_filter_33[7]_i_1_n_0 ),
        .D(int_filter_330[2]),
        .Q(\int_filter_33_reg[7]_0 [2]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_33_reg[3] 
       (.C(ap_clk),
        .CE(\int_filter_33[7]_i_1_n_0 ),
        .D(int_filter_330[3]),
        .Q(\int_filter_33_reg[7]_0 [3]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_33_reg[4] 
       (.C(ap_clk),
        .CE(\int_filter_33[7]_i_1_n_0 ),
        .D(int_filter_330[4]),
        .Q(\int_filter_33_reg[7]_0 [4]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_33_reg[5] 
       (.C(ap_clk),
        .CE(\int_filter_33[7]_i_1_n_0 ),
        .D(int_filter_330[5]),
        .Q(\int_filter_33_reg[7]_0 [5]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_33_reg[6] 
       (.C(ap_clk),
        .CE(\int_filter_33[7]_i_1_n_0 ),
        .D(int_filter_330[6]),
        .Q(\int_filter_33_reg[7]_0 [6]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_33_reg[7] 
       (.C(ap_clk),
        .CE(\int_filter_33[7]_i_1_n_0 ),
        .D(int_filter_330[7]),
        .Q(\int_filter_33_reg[7]_0 [7]),
        .R(RSTB));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_34[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_34[0]),
        .O(\s_axi_control_WDATA[7]_1 [0]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_34[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_34[1]),
        .O(\s_axi_control_WDATA[7]_1 [1]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_34[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_34[2]),
        .O(\s_axi_control_WDATA[7]_1 [2]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_34[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_34[3]),
        .O(\s_axi_control_WDATA[7]_1 [3]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_34[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_34[4]),
        .O(\s_axi_control_WDATA[7]_1 [4]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_34[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_34[5]),
        .O(\s_axi_control_WDATA[7]_1 [5]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_34[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_34[6]),
        .O(\s_axi_control_WDATA[7]_1 [6]));
  LUT3 #(
    .INIT(8'h02)) 
    \int_filter_34[7]_i_1 
       (.I0(\int_filter_34[7]_i_3_n_0 ),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(\waddr_reg_n_0_[3] ),
        .O(\waddr_reg[4]_7 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_34[7]_i_2 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_34[7]),
        .O(\s_axi_control_WDATA[7]_1 [7]));
  LUT6 #(
    .INIT(64'h0000000000002000)) 
    \int_filter_34[7]_i_3 
       (.I0(\waddr_reg_n_0_[5] ),
        .I1(\waddr_reg_n_0_[9] ),
        .I2(\int_filter_62[7]_i_5_n_0 ),
        .I3(\waddr_reg_n_0_[8] ),
        .I4(\waddr_reg_n_0_[7] ),
        .I5(\waddr_reg_n_0_[6] ),
        .O(\int_filter_34[7]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_34_reg[0] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_7 ),
        .D(\s_axi_control_WDATA[7]_1 [0]),
        .Q(filter_34[0]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_34_reg[1] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_7 ),
        .D(\s_axi_control_WDATA[7]_1 [1]),
        .Q(filter_34[1]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_34_reg[2] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_7 ),
        .D(\s_axi_control_WDATA[7]_1 [2]),
        .Q(filter_34[2]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_34_reg[3] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_7 ),
        .D(\s_axi_control_WDATA[7]_1 [3]),
        .Q(filter_34[3]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_34_reg[4] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_7 ),
        .D(\s_axi_control_WDATA[7]_1 [4]),
        .Q(filter_34[4]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_34_reg[5] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_7 ),
        .D(\s_axi_control_WDATA[7]_1 [5]),
        .Q(filter_34[5]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_34_reg[6] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_7 ),
        .D(\s_axi_control_WDATA[7]_1 [6]),
        .Q(filter_34[6]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_34_reg[7] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_7 ),
        .D(\s_axi_control_WDATA[7]_1 [7]),
        .Q(filter_34[7]),
        .R(RSTB));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_35[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_35_reg[7]_0 [0]),
        .O(int_filter_350[0]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_35[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_35_reg[7]_0 [1]),
        .O(int_filter_350[1]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_35[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_35_reg[7]_0 [2]),
        .O(int_filter_350[2]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_35[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_35_reg[7]_0 [3]),
        .O(int_filter_350[3]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_35[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_35_reg[7]_0 [4]),
        .O(int_filter_350[4]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_35[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_35_reg[7]_0 [5]),
        .O(int_filter_350[5]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_35[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_35_reg[7]_0 [6]),
        .O(int_filter_350[6]));
  LUT3 #(
    .INIT(8'h20)) 
    \int_filter_35[7]_i_1 
       (.I0(\int_filter_34[7]_i_3_n_0 ),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(\waddr_reg_n_0_[3] ),
        .O(\int_filter_35[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_35[7]_i_2 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_35_reg[7]_0 [7]),
        .O(int_filter_350[7]));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_35_reg[0] 
       (.C(ap_clk),
        .CE(\int_filter_35[7]_i_1_n_0 ),
        .D(int_filter_350[0]),
        .Q(\int_filter_35_reg[7]_0 [0]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_35_reg[1] 
       (.C(ap_clk),
        .CE(\int_filter_35[7]_i_1_n_0 ),
        .D(int_filter_350[1]),
        .Q(\int_filter_35_reg[7]_0 [1]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_35_reg[2] 
       (.C(ap_clk),
        .CE(\int_filter_35[7]_i_1_n_0 ),
        .D(int_filter_350[2]),
        .Q(\int_filter_35_reg[7]_0 [2]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_35_reg[3] 
       (.C(ap_clk),
        .CE(\int_filter_35[7]_i_1_n_0 ),
        .D(int_filter_350[3]),
        .Q(\int_filter_35_reg[7]_0 [3]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_35_reg[4] 
       (.C(ap_clk),
        .CE(\int_filter_35[7]_i_1_n_0 ),
        .D(int_filter_350[4]),
        .Q(\int_filter_35_reg[7]_0 [4]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_35_reg[5] 
       (.C(ap_clk),
        .CE(\int_filter_35[7]_i_1_n_0 ),
        .D(int_filter_350[5]),
        .Q(\int_filter_35_reg[7]_0 [5]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_35_reg[6] 
       (.C(ap_clk),
        .CE(\int_filter_35[7]_i_1_n_0 ),
        .D(int_filter_350[6]),
        .Q(\int_filter_35_reg[7]_0 [6]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_35_reg[7] 
       (.C(ap_clk),
        .CE(\int_filter_35[7]_i_1_n_0 ),
        .D(int_filter_350[7]),
        .Q(\int_filter_35_reg[7]_0 [7]),
        .R(RSTB));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_36[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_36[0]),
        .O(\s_axi_control_WDATA[7]_2 [0]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_36[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_36[1]),
        .O(\s_axi_control_WDATA[7]_2 [1]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_36[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_36[2]),
        .O(\s_axi_control_WDATA[7]_2 [2]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_36[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_36[3]),
        .O(\s_axi_control_WDATA[7]_2 [3]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_36[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_36[4]),
        .O(\s_axi_control_WDATA[7]_2 [4]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_36[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_36[5]),
        .O(\s_axi_control_WDATA[7]_2 [5]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_36[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_36[6]),
        .O(\s_axi_control_WDATA[7]_2 [6]));
  LUT3 #(
    .INIT(8'h20)) 
    \int_filter_36[7]_i_1 
       (.I0(\int_filter_34[7]_i_3_n_0 ),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(\waddr_reg_n_0_[4] ),
        .O(\waddr_reg[3]_7 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_36[7]_i_2 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_36[7]),
        .O(\s_axi_control_WDATA[7]_2 [7]));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_36_reg[0] 
       (.C(ap_clk),
        .CE(\waddr_reg[3]_7 ),
        .D(\s_axi_control_WDATA[7]_2 [0]),
        .Q(filter_36[0]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_36_reg[1] 
       (.C(ap_clk),
        .CE(\waddr_reg[3]_7 ),
        .D(\s_axi_control_WDATA[7]_2 [1]),
        .Q(filter_36[1]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_36_reg[2] 
       (.C(ap_clk),
        .CE(\waddr_reg[3]_7 ),
        .D(\s_axi_control_WDATA[7]_2 [2]),
        .Q(filter_36[2]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_36_reg[3] 
       (.C(ap_clk),
        .CE(\waddr_reg[3]_7 ),
        .D(\s_axi_control_WDATA[7]_2 [3]),
        .Q(filter_36[3]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_36_reg[4] 
       (.C(ap_clk),
        .CE(\waddr_reg[3]_7 ),
        .D(\s_axi_control_WDATA[7]_2 [4]),
        .Q(filter_36[4]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_36_reg[5] 
       (.C(ap_clk),
        .CE(\waddr_reg[3]_7 ),
        .D(\s_axi_control_WDATA[7]_2 [5]),
        .Q(filter_36[5]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_36_reg[6] 
       (.C(ap_clk),
        .CE(\waddr_reg[3]_7 ),
        .D(\s_axi_control_WDATA[7]_2 [6]),
        .Q(filter_36[6]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_36_reg[7] 
       (.C(ap_clk),
        .CE(\waddr_reg[3]_7 ),
        .D(\s_axi_control_WDATA[7]_2 [7]),
        .Q(filter_36[7]),
        .R(RSTB));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_37[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_37_reg[7]_0 [0]),
        .O(int_filter_370[0]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_37[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_37_reg[7]_0 [1]),
        .O(int_filter_370[1]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_37[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_37_reg[7]_0 [2]),
        .O(int_filter_370[2]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_37[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_37_reg[7]_0 [3]),
        .O(int_filter_370[3]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_37[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_37_reg[7]_0 [4]),
        .O(int_filter_370[4]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_37[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_37_reg[7]_0 [5]),
        .O(int_filter_370[5]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_37[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_37_reg[7]_0 [6]),
        .O(int_filter_370[6]));
  LUT3 #(
    .INIT(8'h80)) 
    \int_filter_37[7]_i_1 
       (.I0(\int_filter_34[7]_i_3_n_0 ),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(\waddr_reg_n_0_[3] ),
        .O(\int_filter_37[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_37[7]_i_2 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_37_reg[7]_0 [7]),
        .O(int_filter_370[7]));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_37_reg[0] 
       (.C(ap_clk),
        .CE(\int_filter_37[7]_i_1_n_0 ),
        .D(int_filter_370[0]),
        .Q(\int_filter_37_reg[7]_0 [0]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_37_reg[1] 
       (.C(ap_clk),
        .CE(\int_filter_37[7]_i_1_n_0 ),
        .D(int_filter_370[1]),
        .Q(\int_filter_37_reg[7]_0 [1]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_37_reg[2] 
       (.C(ap_clk),
        .CE(\int_filter_37[7]_i_1_n_0 ),
        .D(int_filter_370[2]),
        .Q(\int_filter_37_reg[7]_0 [2]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_37_reg[3] 
       (.C(ap_clk),
        .CE(\int_filter_37[7]_i_1_n_0 ),
        .D(int_filter_370[3]),
        .Q(\int_filter_37_reg[7]_0 [3]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_37_reg[4] 
       (.C(ap_clk),
        .CE(\int_filter_37[7]_i_1_n_0 ),
        .D(int_filter_370[4]),
        .Q(\int_filter_37_reg[7]_0 [4]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_37_reg[5] 
       (.C(ap_clk),
        .CE(\int_filter_37[7]_i_1_n_0 ),
        .D(int_filter_370[5]),
        .Q(\int_filter_37_reg[7]_0 [5]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_37_reg[6] 
       (.C(ap_clk),
        .CE(\int_filter_37[7]_i_1_n_0 ),
        .D(int_filter_370[6]),
        .Q(\int_filter_37_reg[7]_0 [6]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_37_reg[7] 
       (.C(ap_clk),
        .CE(\int_filter_37[7]_i_1_n_0 ),
        .D(int_filter_370[7]),
        .Q(\int_filter_37_reg[7]_0 [7]),
        .R(RSTB));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_38[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_38[0]),
        .O(\s_axi_control_WDATA[7]_3 [0]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_38[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_38[1]),
        .O(\s_axi_control_WDATA[7]_3 [1]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_38[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_38[2]),
        .O(\s_axi_control_WDATA[7]_3 [2]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_38[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_38[3]),
        .O(\s_axi_control_WDATA[7]_3 [3]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_38[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_38[4]),
        .O(\s_axi_control_WDATA[7]_3 [4]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_38[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_38[5]),
        .O(\s_axi_control_WDATA[7]_3 [5]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_38[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_38[6]),
        .O(\s_axi_control_WDATA[7]_3 [6]));
  LUT3 #(
    .INIT(8'h02)) 
    \int_filter_38[7]_i_1 
       (.I0(\int_filter_38[7]_i_3_n_0 ),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(\waddr_reg_n_0_[3] ),
        .O(\waddr_reg[4]_8 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_38[7]_i_2 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_38[7]),
        .O(\s_axi_control_WDATA[7]_3 [7]));
  LUT6 #(
    .INIT(64'h0000100000000000)) 
    \int_filter_38[7]_i_3 
       (.I0(\waddr_reg_n_0_[5] ),
        .I1(\waddr_reg_n_0_[9] ),
        .I2(\int_filter_62[7]_i_5_n_0 ),
        .I3(\waddr_reg_n_0_[8] ),
        .I4(\waddr_reg_n_0_[7] ),
        .I5(\waddr_reg_n_0_[6] ),
        .O(\int_filter_38[7]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_38_reg[0] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_8 ),
        .D(\s_axi_control_WDATA[7]_3 [0]),
        .Q(filter_38[0]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_38_reg[1] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_8 ),
        .D(\s_axi_control_WDATA[7]_3 [1]),
        .Q(filter_38[1]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_38_reg[2] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_8 ),
        .D(\s_axi_control_WDATA[7]_3 [2]),
        .Q(filter_38[2]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_38_reg[3] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_8 ),
        .D(\s_axi_control_WDATA[7]_3 [3]),
        .Q(filter_38[3]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_38_reg[4] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_8 ),
        .D(\s_axi_control_WDATA[7]_3 [4]),
        .Q(filter_38[4]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_38_reg[5] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_8 ),
        .D(\s_axi_control_WDATA[7]_3 [5]),
        .Q(filter_38[5]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_38_reg[6] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_8 ),
        .D(\s_axi_control_WDATA[7]_3 [6]),
        .Q(filter_38[6]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_38_reg[7] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_8 ),
        .D(\s_axi_control_WDATA[7]_3 [7]),
        .Q(filter_38[7]),
        .R(RSTB));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_39[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_39_reg[7]_0 [0]),
        .O(int_filter_390[0]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_39[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_39_reg[7]_0 [1]),
        .O(int_filter_390[1]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_39[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_39_reg[7]_0 [2]),
        .O(int_filter_390[2]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_39[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_39_reg[7]_0 [3]),
        .O(int_filter_390[3]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_39[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_39_reg[7]_0 [4]),
        .O(int_filter_390[4]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_39[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_39_reg[7]_0 [5]),
        .O(int_filter_390[5]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_39[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_39_reg[7]_0 [6]),
        .O(int_filter_390[6]));
  LUT3 #(
    .INIT(8'h20)) 
    \int_filter_39[7]_i_1 
       (.I0(\int_filter_38[7]_i_3_n_0 ),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(\waddr_reg_n_0_[3] ),
        .O(\int_filter_39[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_39[7]_i_2 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_39_reg[7]_0 [7]),
        .O(int_filter_390[7]));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_39_reg[0] 
       (.C(ap_clk),
        .CE(\int_filter_39[7]_i_1_n_0 ),
        .D(int_filter_390[0]),
        .Q(\int_filter_39_reg[7]_0 [0]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_39_reg[1] 
       (.C(ap_clk),
        .CE(\int_filter_39[7]_i_1_n_0 ),
        .D(int_filter_390[1]),
        .Q(\int_filter_39_reg[7]_0 [1]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_39_reg[2] 
       (.C(ap_clk),
        .CE(\int_filter_39[7]_i_1_n_0 ),
        .D(int_filter_390[2]),
        .Q(\int_filter_39_reg[7]_0 [2]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_39_reg[3] 
       (.C(ap_clk),
        .CE(\int_filter_39[7]_i_1_n_0 ),
        .D(int_filter_390[3]),
        .Q(\int_filter_39_reg[7]_0 [3]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_39_reg[4] 
       (.C(ap_clk),
        .CE(\int_filter_39[7]_i_1_n_0 ),
        .D(int_filter_390[4]),
        .Q(\int_filter_39_reg[7]_0 [4]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_39_reg[5] 
       (.C(ap_clk),
        .CE(\int_filter_39[7]_i_1_n_0 ),
        .D(int_filter_390[5]),
        .Q(\int_filter_39_reg[7]_0 [5]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_39_reg[6] 
       (.C(ap_clk),
        .CE(\int_filter_39[7]_i_1_n_0 ),
        .D(int_filter_390[6]),
        .Q(\int_filter_39_reg[7]_0 [6]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_39_reg[7] 
       (.C(ap_clk),
        .CE(\int_filter_39[7]_i_1_n_0 ),
        .D(int_filter_390[7]),
        .Q(\int_filter_39_reg[7]_0 [7]),
        .R(RSTB));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_3[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_3_reg[7]_0 [0]),
        .O(int_filter_30[0]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_3[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_3_reg[7]_0 [1]),
        .O(int_filter_30[1]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_3[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_3_reg[7]_0 [2]),
        .O(int_filter_30[2]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_3[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_3_reg[7]_0 [3]),
        .O(int_filter_30[3]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_3[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_3_reg[7]_0 [4]),
        .O(int_filter_30[4]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_3[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_3_reg[7]_0 [5]),
        .O(int_filter_30[5]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_3[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_3_reg[7]_0 [6]),
        .O(int_filter_30[6]));
  LUT3 #(
    .INIT(8'h20)) 
    \int_filter_3[7]_i_1 
       (.I0(\int_filter_2[7]_i_3_n_0 ),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(\waddr_reg_n_0_[3] ),
        .O(\int_filter_3[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \int_filter_3[7]_i_2 
       (.I0(\int_filter_3_reg[7]_0 [7]),
        .I1(s_axi_control_WDATA[7]),
        .I2(s_axi_control_WSTRB),
        .O(int_filter_30[7]));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_3_reg[0] 
       (.C(ap_clk),
        .CE(\int_filter_3[7]_i_1_n_0 ),
        .D(int_filter_30[0]),
        .Q(\int_filter_3_reg[7]_0 [0]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_3_reg[1] 
       (.C(ap_clk),
        .CE(\int_filter_3[7]_i_1_n_0 ),
        .D(int_filter_30[1]),
        .Q(\int_filter_3_reg[7]_0 [1]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_3_reg[2] 
       (.C(ap_clk),
        .CE(\int_filter_3[7]_i_1_n_0 ),
        .D(int_filter_30[2]),
        .Q(\int_filter_3_reg[7]_0 [2]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_3_reg[3] 
       (.C(ap_clk),
        .CE(\int_filter_3[7]_i_1_n_0 ),
        .D(int_filter_30[3]),
        .Q(\int_filter_3_reg[7]_0 [3]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_3_reg[4] 
       (.C(ap_clk),
        .CE(\int_filter_3[7]_i_1_n_0 ),
        .D(int_filter_30[4]),
        .Q(\int_filter_3_reg[7]_0 [4]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_3_reg[5] 
       (.C(ap_clk),
        .CE(\int_filter_3[7]_i_1_n_0 ),
        .D(int_filter_30[5]),
        .Q(\int_filter_3_reg[7]_0 [5]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_3_reg[6] 
       (.C(ap_clk),
        .CE(\int_filter_3[7]_i_1_n_0 ),
        .D(int_filter_30[6]),
        .Q(\int_filter_3_reg[7]_0 [6]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_3_reg[7] 
       (.C(ap_clk),
        .CE(\int_filter_3[7]_i_1_n_0 ),
        .D(int_filter_30[7]),
        .Q(\int_filter_3_reg[7]_0 [7]),
        .R(RSTB));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_40[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_40[0]),
        .O(\s_axi_control_WDATA[7]_4 [0]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_40[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_40[1]),
        .O(\s_axi_control_WDATA[7]_4 [1]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_40[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_40[2]),
        .O(\s_axi_control_WDATA[7]_4 [2]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_40[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_40[3]),
        .O(\s_axi_control_WDATA[7]_4 [3]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_40[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_40[4]),
        .O(\s_axi_control_WDATA[7]_4 [4]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_40[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_40[5]),
        .O(\s_axi_control_WDATA[7]_4 [5]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_40[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_40[6]),
        .O(\s_axi_control_WDATA[7]_4 [6]));
  LUT3 #(
    .INIT(8'h20)) 
    \int_filter_40[7]_i_1 
       (.I0(\int_filter_38[7]_i_3_n_0 ),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(\waddr_reg_n_0_[4] ),
        .O(\waddr_reg[3]_8 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_40[7]_i_2 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_40[7]),
        .O(\s_axi_control_WDATA[7]_4 [7]));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_40_reg[0] 
       (.C(ap_clk),
        .CE(\waddr_reg[3]_8 ),
        .D(\s_axi_control_WDATA[7]_4 [0]),
        .Q(filter_40[0]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_40_reg[1] 
       (.C(ap_clk),
        .CE(\waddr_reg[3]_8 ),
        .D(\s_axi_control_WDATA[7]_4 [1]),
        .Q(filter_40[1]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_40_reg[2] 
       (.C(ap_clk),
        .CE(\waddr_reg[3]_8 ),
        .D(\s_axi_control_WDATA[7]_4 [2]),
        .Q(filter_40[2]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_40_reg[3] 
       (.C(ap_clk),
        .CE(\waddr_reg[3]_8 ),
        .D(\s_axi_control_WDATA[7]_4 [3]),
        .Q(filter_40[3]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_40_reg[4] 
       (.C(ap_clk),
        .CE(\waddr_reg[3]_8 ),
        .D(\s_axi_control_WDATA[7]_4 [4]),
        .Q(filter_40[4]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_40_reg[5] 
       (.C(ap_clk),
        .CE(\waddr_reg[3]_8 ),
        .D(\s_axi_control_WDATA[7]_4 [5]),
        .Q(filter_40[5]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_40_reg[6] 
       (.C(ap_clk),
        .CE(\waddr_reg[3]_8 ),
        .D(\s_axi_control_WDATA[7]_4 [6]),
        .Q(filter_40[6]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_40_reg[7] 
       (.C(ap_clk),
        .CE(\waddr_reg[3]_8 ),
        .D(\s_axi_control_WDATA[7]_4 [7]),
        .Q(filter_40[7]),
        .R(RSTB));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_41[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_41_reg[7]_0 [0]),
        .O(int_filter_410[0]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_41[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_41_reg[7]_0 [1]),
        .O(int_filter_410[1]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_41[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_41_reg[7]_0 [2]),
        .O(int_filter_410[2]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_41[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_41_reg[7]_0 [3]),
        .O(int_filter_410[3]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_41[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_41_reg[7]_0 [4]),
        .O(int_filter_410[4]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_41[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_41_reg[7]_0 [5]),
        .O(int_filter_410[5]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_41[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_41_reg[7]_0 [6]),
        .O(int_filter_410[6]));
  LUT3 #(
    .INIT(8'h80)) 
    \int_filter_41[7]_i_1 
       (.I0(\int_filter_38[7]_i_3_n_0 ),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(\waddr_reg_n_0_[3] ),
        .O(\int_filter_41[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_41[7]_i_2 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_41_reg[7]_0 [7]),
        .O(int_filter_410[7]));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_41_reg[0] 
       (.C(ap_clk),
        .CE(\int_filter_41[7]_i_1_n_0 ),
        .D(int_filter_410[0]),
        .Q(\int_filter_41_reg[7]_0 [0]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_41_reg[1] 
       (.C(ap_clk),
        .CE(\int_filter_41[7]_i_1_n_0 ),
        .D(int_filter_410[1]),
        .Q(\int_filter_41_reg[7]_0 [1]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_41_reg[2] 
       (.C(ap_clk),
        .CE(\int_filter_41[7]_i_1_n_0 ),
        .D(int_filter_410[2]),
        .Q(\int_filter_41_reg[7]_0 [2]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_41_reg[3] 
       (.C(ap_clk),
        .CE(\int_filter_41[7]_i_1_n_0 ),
        .D(int_filter_410[3]),
        .Q(\int_filter_41_reg[7]_0 [3]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_41_reg[4] 
       (.C(ap_clk),
        .CE(\int_filter_41[7]_i_1_n_0 ),
        .D(int_filter_410[4]),
        .Q(\int_filter_41_reg[7]_0 [4]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_41_reg[5] 
       (.C(ap_clk),
        .CE(\int_filter_41[7]_i_1_n_0 ),
        .D(int_filter_410[5]),
        .Q(\int_filter_41_reg[7]_0 [5]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_41_reg[6] 
       (.C(ap_clk),
        .CE(\int_filter_41[7]_i_1_n_0 ),
        .D(int_filter_410[6]),
        .Q(\int_filter_41_reg[7]_0 [6]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_41_reg[7] 
       (.C(ap_clk),
        .CE(\int_filter_41[7]_i_1_n_0 ),
        .D(int_filter_410[7]),
        .Q(\int_filter_41_reg[7]_0 [7]),
        .R(RSTB));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_42[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_42[0]),
        .O(\s_axi_control_WDATA[7]_5 [0]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_42[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_42[1]),
        .O(\s_axi_control_WDATA[7]_5 [1]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_42[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_42[2]),
        .O(\s_axi_control_WDATA[7]_5 [2]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_42[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_42[3]),
        .O(\s_axi_control_WDATA[7]_5 [3]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_42[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_42[4]),
        .O(\s_axi_control_WDATA[7]_5 [4]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_42[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_42[5]),
        .O(\s_axi_control_WDATA[7]_5 [5]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_42[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_42[6]),
        .O(\s_axi_control_WDATA[7]_5 [6]));
  LUT3 #(
    .INIT(8'h02)) 
    \int_filter_42[7]_i_1 
       (.I0(\int_filter_42[7]_i_3_n_0 ),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(\waddr_reg_n_0_[3] ),
        .O(\waddr_reg[4]_9 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_42[7]_i_2 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_42[7]),
        .O(\s_axi_control_WDATA[7]_5 [7]));
  LUT6 #(
    .INIT(64'h0000200000000000)) 
    \int_filter_42[7]_i_3 
       (.I0(\waddr_reg_n_0_[5] ),
        .I1(\waddr_reg_n_0_[9] ),
        .I2(\int_filter_62[7]_i_5_n_0 ),
        .I3(\waddr_reg_n_0_[8] ),
        .I4(\waddr_reg_n_0_[7] ),
        .I5(\waddr_reg_n_0_[6] ),
        .O(\int_filter_42[7]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_42_reg[0] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_9 ),
        .D(\s_axi_control_WDATA[7]_5 [0]),
        .Q(filter_42[0]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_42_reg[1] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_9 ),
        .D(\s_axi_control_WDATA[7]_5 [1]),
        .Q(filter_42[1]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_42_reg[2] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_9 ),
        .D(\s_axi_control_WDATA[7]_5 [2]),
        .Q(filter_42[2]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_42_reg[3] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_9 ),
        .D(\s_axi_control_WDATA[7]_5 [3]),
        .Q(filter_42[3]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_42_reg[4] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_9 ),
        .D(\s_axi_control_WDATA[7]_5 [4]),
        .Q(filter_42[4]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_42_reg[5] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_9 ),
        .D(\s_axi_control_WDATA[7]_5 [5]),
        .Q(filter_42[5]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_42_reg[6] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_9 ),
        .D(\s_axi_control_WDATA[7]_5 [6]),
        .Q(filter_42[6]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_42_reg[7] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_9 ),
        .D(\s_axi_control_WDATA[7]_5 [7]),
        .Q(filter_42[7]),
        .R(RSTB));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_43[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_43_reg[7]_0 [0]),
        .O(int_filter_430[0]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_43[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_43_reg[7]_0 [1]),
        .O(int_filter_430[1]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_43[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_43_reg[7]_0 [2]),
        .O(int_filter_430[2]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_43[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_43_reg[7]_0 [3]),
        .O(int_filter_430[3]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_43[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_43_reg[7]_0 [4]),
        .O(int_filter_430[4]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_43[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_43_reg[7]_0 [5]),
        .O(int_filter_430[5]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_43[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_43_reg[7]_0 [6]),
        .O(int_filter_430[6]));
  LUT3 #(
    .INIT(8'h20)) 
    \int_filter_43[7]_i_1 
       (.I0(\int_filter_42[7]_i_3_n_0 ),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(\waddr_reg_n_0_[3] ),
        .O(\int_filter_43[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_43[7]_i_2 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_43_reg[7]_0 [7]),
        .O(int_filter_430[7]));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_43_reg[0] 
       (.C(ap_clk),
        .CE(\int_filter_43[7]_i_1_n_0 ),
        .D(int_filter_430[0]),
        .Q(\int_filter_43_reg[7]_0 [0]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_43_reg[1] 
       (.C(ap_clk),
        .CE(\int_filter_43[7]_i_1_n_0 ),
        .D(int_filter_430[1]),
        .Q(\int_filter_43_reg[7]_0 [1]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_43_reg[2] 
       (.C(ap_clk),
        .CE(\int_filter_43[7]_i_1_n_0 ),
        .D(int_filter_430[2]),
        .Q(\int_filter_43_reg[7]_0 [2]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_43_reg[3] 
       (.C(ap_clk),
        .CE(\int_filter_43[7]_i_1_n_0 ),
        .D(int_filter_430[3]),
        .Q(\int_filter_43_reg[7]_0 [3]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_43_reg[4] 
       (.C(ap_clk),
        .CE(\int_filter_43[7]_i_1_n_0 ),
        .D(int_filter_430[4]),
        .Q(\int_filter_43_reg[7]_0 [4]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_43_reg[5] 
       (.C(ap_clk),
        .CE(\int_filter_43[7]_i_1_n_0 ),
        .D(int_filter_430[5]),
        .Q(\int_filter_43_reg[7]_0 [5]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_43_reg[6] 
       (.C(ap_clk),
        .CE(\int_filter_43[7]_i_1_n_0 ),
        .D(int_filter_430[6]),
        .Q(\int_filter_43_reg[7]_0 [6]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_43_reg[7] 
       (.C(ap_clk),
        .CE(\int_filter_43[7]_i_1_n_0 ),
        .D(int_filter_430[7]),
        .Q(\int_filter_43_reg[7]_0 [7]),
        .R(RSTB));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_44[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_44[0]),
        .O(\s_axi_control_WDATA[7]_6 [0]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_44[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_44[1]),
        .O(\s_axi_control_WDATA[7]_6 [1]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_44[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_44[2]),
        .O(\s_axi_control_WDATA[7]_6 [2]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_44[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_44[3]),
        .O(\s_axi_control_WDATA[7]_6 [3]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_44[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_44[4]),
        .O(\s_axi_control_WDATA[7]_6 [4]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_44[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_44[5]),
        .O(\s_axi_control_WDATA[7]_6 [5]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_44[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_44[6]),
        .O(\s_axi_control_WDATA[7]_6 [6]));
  LUT3 #(
    .INIT(8'h20)) 
    \int_filter_44[7]_i_1 
       (.I0(\int_filter_42[7]_i_3_n_0 ),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(\waddr_reg_n_0_[4] ),
        .O(\waddr_reg[3]_9 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_44[7]_i_2 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_44[7]),
        .O(\s_axi_control_WDATA[7]_6 [7]));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_44_reg[0] 
       (.C(ap_clk),
        .CE(\waddr_reg[3]_9 ),
        .D(\s_axi_control_WDATA[7]_6 [0]),
        .Q(filter_44[0]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_44_reg[1] 
       (.C(ap_clk),
        .CE(\waddr_reg[3]_9 ),
        .D(\s_axi_control_WDATA[7]_6 [1]),
        .Q(filter_44[1]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_44_reg[2] 
       (.C(ap_clk),
        .CE(\waddr_reg[3]_9 ),
        .D(\s_axi_control_WDATA[7]_6 [2]),
        .Q(filter_44[2]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_44_reg[3] 
       (.C(ap_clk),
        .CE(\waddr_reg[3]_9 ),
        .D(\s_axi_control_WDATA[7]_6 [3]),
        .Q(filter_44[3]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_44_reg[4] 
       (.C(ap_clk),
        .CE(\waddr_reg[3]_9 ),
        .D(\s_axi_control_WDATA[7]_6 [4]),
        .Q(filter_44[4]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_44_reg[5] 
       (.C(ap_clk),
        .CE(\waddr_reg[3]_9 ),
        .D(\s_axi_control_WDATA[7]_6 [5]),
        .Q(filter_44[5]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_44_reg[6] 
       (.C(ap_clk),
        .CE(\waddr_reg[3]_9 ),
        .D(\s_axi_control_WDATA[7]_6 [6]),
        .Q(filter_44[6]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_44_reg[7] 
       (.C(ap_clk),
        .CE(\waddr_reg[3]_9 ),
        .D(\s_axi_control_WDATA[7]_6 [7]),
        .Q(filter_44[7]),
        .R(RSTB));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_45[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_45_reg[7]_0 [0]),
        .O(int_filter_450[0]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_45[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_45_reg[7]_0 [1]),
        .O(int_filter_450[1]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_45[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_45_reg[7]_0 [2]),
        .O(int_filter_450[2]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_45[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_45_reg[7]_0 [3]),
        .O(int_filter_450[3]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_45[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_45_reg[7]_0 [4]),
        .O(int_filter_450[4]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_45[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_45_reg[7]_0 [5]),
        .O(int_filter_450[5]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_45[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_45_reg[7]_0 [6]),
        .O(int_filter_450[6]));
  LUT3 #(
    .INIT(8'h80)) 
    \int_filter_45[7]_i_1 
       (.I0(\int_filter_42[7]_i_3_n_0 ),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(\waddr_reg_n_0_[3] ),
        .O(\int_filter_45[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_45[7]_i_2 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_45_reg[7]_0 [7]),
        .O(int_filter_450[7]));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_45_reg[0] 
       (.C(ap_clk),
        .CE(\int_filter_45[7]_i_1_n_0 ),
        .D(int_filter_450[0]),
        .Q(\int_filter_45_reg[7]_0 [0]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_45_reg[1] 
       (.C(ap_clk),
        .CE(\int_filter_45[7]_i_1_n_0 ),
        .D(int_filter_450[1]),
        .Q(\int_filter_45_reg[7]_0 [1]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_45_reg[2] 
       (.C(ap_clk),
        .CE(\int_filter_45[7]_i_1_n_0 ),
        .D(int_filter_450[2]),
        .Q(\int_filter_45_reg[7]_0 [2]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_45_reg[3] 
       (.C(ap_clk),
        .CE(\int_filter_45[7]_i_1_n_0 ),
        .D(int_filter_450[3]),
        .Q(\int_filter_45_reg[7]_0 [3]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_45_reg[4] 
       (.C(ap_clk),
        .CE(\int_filter_45[7]_i_1_n_0 ),
        .D(int_filter_450[4]),
        .Q(\int_filter_45_reg[7]_0 [4]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_45_reg[5] 
       (.C(ap_clk),
        .CE(\int_filter_45[7]_i_1_n_0 ),
        .D(int_filter_450[5]),
        .Q(\int_filter_45_reg[7]_0 [5]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_45_reg[6] 
       (.C(ap_clk),
        .CE(\int_filter_45[7]_i_1_n_0 ),
        .D(int_filter_450[6]),
        .Q(\int_filter_45_reg[7]_0 [6]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_45_reg[7] 
       (.C(ap_clk),
        .CE(\int_filter_45[7]_i_1_n_0 ),
        .D(int_filter_450[7]),
        .Q(\int_filter_45_reg[7]_0 [7]),
        .R(RSTB));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_46[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_46[0]),
        .O(\s_axi_control_WDATA[7]_7 [0]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_46[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_46[1]),
        .O(\s_axi_control_WDATA[7]_7 [1]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_46[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_46[2]),
        .O(\s_axi_control_WDATA[7]_7 [2]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_46[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_46[3]),
        .O(\s_axi_control_WDATA[7]_7 [3]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_46[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_46[4]),
        .O(\s_axi_control_WDATA[7]_7 [4]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_46[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_46[5]),
        .O(\s_axi_control_WDATA[7]_7 [5]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_46[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_46[6]),
        .O(\s_axi_control_WDATA[7]_7 [6]));
  LUT3 #(
    .INIT(8'h02)) 
    \int_filter_46[7]_i_1 
       (.I0(\int_filter_46[7]_i_3_n_0 ),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(\waddr_reg_n_0_[3] ),
        .O(\waddr_reg[4]_10 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_46[7]_i_2 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_46[7]),
        .O(\s_axi_control_WDATA[7]_7 [7]));
  LUT6 #(
    .INIT(64'h0000000010000000)) 
    \int_filter_46[7]_i_3 
       (.I0(\waddr_reg_n_0_[6] ),
        .I1(\waddr_reg_n_0_[9] ),
        .I2(\int_filter_62[7]_i_5_n_0 ),
        .I3(\waddr_reg_n_0_[8] ),
        .I4(\waddr_reg_n_0_[7] ),
        .I5(\waddr_reg_n_0_[5] ),
        .O(\int_filter_46[7]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_46_reg[0] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_10 ),
        .D(\s_axi_control_WDATA[7]_7 [0]),
        .Q(filter_46[0]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_46_reg[1] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_10 ),
        .D(\s_axi_control_WDATA[7]_7 [1]),
        .Q(filter_46[1]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_46_reg[2] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_10 ),
        .D(\s_axi_control_WDATA[7]_7 [2]),
        .Q(filter_46[2]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_46_reg[3] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_10 ),
        .D(\s_axi_control_WDATA[7]_7 [3]),
        .Q(filter_46[3]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_46_reg[4] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_10 ),
        .D(\s_axi_control_WDATA[7]_7 [4]),
        .Q(filter_46[4]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_46_reg[5] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_10 ),
        .D(\s_axi_control_WDATA[7]_7 [5]),
        .Q(filter_46[5]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_46_reg[6] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_10 ),
        .D(\s_axi_control_WDATA[7]_7 [6]),
        .Q(filter_46[6]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_46_reg[7] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_10 ),
        .D(\s_axi_control_WDATA[7]_7 [7]),
        .Q(filter_46[7]),
        .R(RSTB));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_47[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_47_reg[7]_0 [0]),
        .O(int_filter_470[0]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_47[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_47_reg[7]_0 [1]),
        .O(int_filter_470[1]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_47[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_47_reg[7]_0 [2]),
        .O(int_filter_470[2]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_47[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_47_reg[7]_0 [3]),
        .O(int_filter_470[3]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_47[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_47_reg[7]_0 [4]),
        .O(int_filter_470[4]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_47[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_47_reg[7]_0 [5]),
        .O(int_filter_470[5]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_47[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_47_reg[7]_0 [6]),
        .O(int_filter_470[6]));
  LUT3 #(
    .INIT(8'h20)) 
    \int_filter_47[7]_i_1 
       (.I0(\int_filter_46[7]_i_3_n_0 ),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(\waddr_reg_n_0_[3] ),
        .O(\int_filter_47[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_47[7]_i_2 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_47_reg[7]_0 [7]),
        .O(int_filter_470[7]));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_47_reg[0] 
       (.C(ap_clk),
        .CE(\int_filter_47[7]_i_1_n_0 ),
        .D(int_filter_470[0]),
        .Q(\int_filter_47_reg[7]_0 [0]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_47_reg[1] 
       (.C(ap_clk),
        .CE(\int_filter_47[7]_i_1_n_0 ),
        .D(int_filter_470[1]),
        .Q(\int_filter_47_reg[7]_0 [1]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_47_reg[2] 
       (.C(ap_clk),
        .CE(\int_filter_47[7]_i_1_n_0 ),
        .D(int_filter_470[2]),
        .Q(\int_filter_47_reg[7]_0 [2]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_47_reg[3] 
       (.C(ap_clk),
        .CE(\int_filter_47[7]_i_1_n_0 ),
        .D(int_filter_470[3]),
        .Q(\int_filter_47_reg[7]_0 [3]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_47_reg[4] 
       (.C(ap_clk),
        .CE(\int_filter_47[7]_i_1_n_0 ),
        .D(int_filter_470[4]),
        .Q(\int_filter_47_reg[7]_0 [4]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_47_reg[5] 
       (.C(ap_clk),
        .CE(\int_filter_47[7]_i_1_n_0 ),
        .D(int_filter_470[5]),
        .Q(\int_filter_47_reg[7]_0 [5]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_47_reg[6] 
       (.C(ap_clk),
        .CE(\int_filter_47[7]_i_1_n_0 ),
        .D(int_filter_470[6]),
        .Q(\int_filter_47_reg[7]_0 [6]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_47_reg[7] 
       (.C(ap_clk),
        .CE(\int_filter_47[7]_i_1_n_0 ),
        .D(int_filter_470[7]),
        .Q(\int_filter_47_reg[7]_0 [7]),
        .R(RSTB));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_48[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_48[0]),
        .O(\s_axi_control_WDATA[7]_8 [0]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_48[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_48[1]),
        .O(\s_axi_control_WDATA[7]_8 [1]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_48[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_48[2]),
        .O(\s_axi_control_WDATA[7]_8 [2]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_48[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_48[3]),
        .O(\s_axi_control_WDATA[7]_8 [3]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_48[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_48[4]),
        .O(\s_axi_control_WDATA[7]_8 [4]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_48[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_48[5]),
        .O(\s_axi_control_WDATA[7]_8 [5]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_48[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_48[6]),
        .O(\s_axi_control_WDATA[7]_8 [6]));
  LUT3 #(
    .INIT(8'h20)) 
    \int_filter_48[7]_i_1 
       (.I0(\int_filter_46[7]_i_3_n_0 ),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(\waddr_reg_n_0_[4] ),
        .O(\waddr_reg[3]_10 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_48[7]_i_2 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_48[7]),
        .O(\s_axi_control_WDATA[7]_8 [7]));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_48_reg[0] 
       (.C(ap_clk),
        .CE(\waddr_reg[3]_10 ),
        .D(\s_axi_control_WDATA[7]_8 [0]),
        .Q(filter_48[0]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_48_reg[1] 
       (.C(ap_clk),
        .CE(\waddr_reg[3]_10 ),
        .D(\s_axi_control_WDATA[7]_8 [1]),
        .Q(filter_48[1]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_48_reg[2] 
       (.C(ap_clk),
        .CE(\waddr_reg[3]_10 ),
        .D(\s_axi_control_WDATA[7]_8 [2]),
        .Q(filter_48[2]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_48_reg[3] 
       (.C(ap_clk),
        .CE(\waddr_reg[3]_10 ),
        .D(\s_axi_control_WDATA[7]_8 [3]),
        .Q(filter_48[3]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_48_reg[4] 
       (.C(ap_clk),
        .CE(\waddr_reg[3]_10 ),
        .D(\s_axi_control_WDATA[7]_8 [4]),
        .Q(filter_48[4]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_48_reg[5] 
       (.C(ap_clk),
        .CE(\waddr_reg[3]_10 ),
        .D(\s_axi_control_WDATA[7]_8 [5]),
        .Q(filter_48[5]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_48_reg[6] 
       (.C(ap_clk),
        .CE(\waddr_reg[3]_10 ),
        .D(\s_axi_control_WDATA[7]_8 [6]),
        .Q(filter_48[6]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_48_reg[7] 
       (.C(ap_clk),
        .CE(\waddr_reg[3]_10 ),
        .D(\s_axi_control_WDATA[7]_8 [7]),
        .Q(filter_48[7]),
        .R(RSTB));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_49[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_49_reg[7]_0 [0]),
        .O(int_filter_490[0]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_49[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_49_reg[7]_0 [1]),
        .O(int_filter_490[1]));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_49[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_49_reg[7]_0 [2]),
        .O(int_filter_490[2]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_49[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_49_reg[7]_0 [3]),
        .O(int_filter_490[3]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_49[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_49_reg[7]_0 [4]),
        .O(int_filter_490[4]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_49[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_49_reg[7]_0 [5]),
        .O(int_filter_490[5]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_49[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_49_reg[7]_0 [6]),
        .O(int_filter_490[6]));
  LUT3 #(
    .INIT(8'h80)) 
    \int_filter_49[7]_i_1 
       (.I0(\int_filter_46[7]_i_3_n_0 ),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(\waddr_reg_n_0_[3] ),
        .O(\int_filter_49[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_49[7]_i_2 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_49_reg[7]_0 [7]),
        .O(int_filter_490[7]));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_49_reg[0] 
       (.C(ap_clk),
        .CE(\int_filter_49[7]_i_1_n_0 ),
        .D(int_filter_490[0]),
        .Q(\int_filter_49_reg[7]_0 [0]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_49_reg[1] 
       (.C(ap_clk),
        .CE(\int_filter_49[7]_i_1_n_0 ),
        .D(int_filter_490[1]),
        .Q(\int_filter_49_reg[7]_0 [1]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_49_reg[2] 
       (.C(ap_clk),
        .CE(\int_filter_49[7]_i_1_n_0 ),
        .D(int_filter_490[2]),
        .Q(\int_filter_49_reg[7]_0 [2]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_49_reg[3] 
       (.C(ap_clk),
        .CE(\int_filter_49[7]_i_1_n_0 ),
        .D(int_filter_490[3]),
        .Q(\int_filter_49_reg[7]_0 [3]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_49_reg[4] 
       (.C(ap_clk),
        .CE(\int_filter_49[7]_i_1_n_0 ),
        .D(int_filter_490[4]),
        .Q(\int_filter_49_reg[7]_0 [4]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_49_reg[5] 
       (.C(ap_clk),
        .CE(\int_filter_49[7]_i_1_n_0 ),
        .D(int_filter_490[5]),
        .Q(\int_filter_49_reg[7]_0 [5]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_49_reg[6] 
       (.C(ap_clk),
        .CE(\int_filter_49[7]_i_1_n_0 ),
        .D(int_filter_490[6]),
        .Q(\int_filter_49_reg[7]_0 [6]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_49_reg[7] 
       (.C(ap_clk),
        .CE(\int_filter_49[7]_i_1_n_0 ),
        .D(int_filter_490[7]),
        .Q(\int_filter_49_reg[7]_0 [7]),
        .R(RSTB));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_4[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_4[0]),
        .O(A[0]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_4[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_4[1]),
        .O(A[1]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_4[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_4[2]),
        .O(A[2]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_4[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_4[3]),
        .O(A[3]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_4[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_4[4]),
        .O(A[4]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_4[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_4[5]),
        .O(A[5]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_4[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_4[6]),
        .O(A[6]));
  LUT3 #(
    .INIT(8'h20)) 
    \int_filter_4[7]_i_1 
       (.I0(\int_filter_2[7]_i_3_n_0 ),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(\waddr_reg_n_0_[4] ),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \int_filter_4[7]_i_2 
       (.I0(filter_4[7]),
        .I1(s_axi_control_WDATA[7]),
        .I2(s_axi_control_WSTRB),
        .O(A[7]));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_4_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(A[0]),
        .Q(filter_4[0]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_4_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(A[1]),
        .Q(filter_4[1]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_4_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(A[2]),
        .Q(filter_4[2]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_4_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(A[3]),
        .Q(filter_4[3]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_4_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(A[4]),
        .Q(filter_4[4]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_4_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(A[5]),
        .Q(filter_4[5]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_4_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(A[6]),
        .Q(filter_4[6]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_4_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(A[7]),
        .Q(filter_4[7]),
        .R(RSTB));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_50[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_50[0]),
        .O(\s_axi_control_WDATA[7]_9 [0]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_50[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_50[1]),
        .O(\s_axi_control_WDATA[7]_9 [1]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_50[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_50[2]),
        .O(\s_axi_control_WDATA[7]_9 [2]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_50[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_50[3]),
        .O(\s_axi_control_WDATA[7]_9 [3]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_50[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_50[4]),
        .O(\s_axi_control_WDATA[7]_9 [4]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_50[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_50[5]),
        .O(\s_axi_control_WDATA[7]_9 [5]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_50[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_50[6]),
        .O(\s_axi_control_WDATA[7]_9 [6]));
  LUT3 #(
    .INIT(8'h02)) 
    \int_filter_50[7]_i_1 
       (.I0(\int_filter_50[7]_i_3_n_0 ),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(\waddr_reg_n_0_[3] ),
        .O(\waddr_reg[4]_11 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_50[7]_i_2 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_50[7]),
        .O(\s_axi_control_WDATA[7]_9 [7]));
  LUT6 #(
    .INIT(64'h1000000000000000)) 
    \int_filter_50[7]_i_3 
       (.I0(\waddr_reg_n_0_[6] ),
        .I1(\waddr_reg_n_0_[9] ),
        .I2(\int_filter_62[7]_i_5_n_0 ),
        .I3(\waddr_reg_n_0_[8] ),
        .I4(\waddr_reg_n_0_[7] ),
        .I5(\waddr_reg_n_0_[5] ),
        .O(\int_filter_50[7]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_50_reg[0] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_11 ),
        .D(\s_axi_control_WDATA[7]_9 [0]),
        .Q(filter_50[0]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_50_reg[1] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_11 ),
        .D(\s_axi_control_WDATA[7]_9 [1]),
        .Q(filter_50[1]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_50_reg[2] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_11 ),
        .D(\s_axi_control_WDATA[7]_9 [2]),
        .Q(filter_50[2]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_50_reg[3] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_11 ),
        .D(\s_axi_control_WDATA[7]_9 [3]),
        .Q(filter_50[3]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_50_reg[4] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_11 ),
        .D(\s_axi_control_WDATA[7]_9 [4]),
        .Q(filter_50[4]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_50_reg[5] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_11 ),
        .D(\s_axi_control_WDATA[7]_9 [5]),
        .Q(filter_50[5]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_50_reg[6] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_11 ),
        .D(\s_axi_control_WDATA[7]_9 [6]),
        .Q(filter_50[6]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_50_reg[7] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_11 ),
        .D(\s_axi_control_WDATA[7]_9 [7]),
        .Q(filter_50[7]),
        .R(RSTB));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_51[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_51_reg[7]_0 [0]),
        .O(int_filter_510[0]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_51[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_51_reg[7]_0 [1]),
        .O(int_filter_510[1]));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_51[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_51_reg[7]_0 [2]),
        .O(int_filter_510[2]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_51[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_51_reg[7]_0 [3]),
        .O(int_filter_510[3]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_51[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_51_reg[7]_0 [4]),
        .O(int_filter_510[4]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_51[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_51_reg[7]_0 [5]),
        .O(int_filter_510[5]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_51[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_51_reg[7]_0 [6]),
        .O(int_filter_510[6]));
  LUT3 #(
    .INIT(8'h20)) 
    \int_filter_51[7]_i_1 
       (.I0(\int_filter_50[7]_i_3_n_0 ),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(\waddr_reg_n_0_[3] ),
        .O(\int_filter_51[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_51[7]_i_2 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_51_reg[7]_0 [7]),
        .O(int_filter_510[7]));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_51_reg[0] 
       (.C(ap_clk),
        .CE(\int_filter_51[7]_i_1_n_0 ),
        .D(int_filter_510[0]),
        .Q(\int_filter_51_reg[7]_0 [0]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_51_reg[1] 
       (.C(ap_clk),
        .CE(\int_filter_51[7]_i_1_n_0 ),
        .D(int_filter_510[1]),
        .Q(\int_filter_51_reg[7]_0 [1]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_51_reg[2] 
       (.C(ap_clk),
        .CE(\int_filter_51[7]_i_1_n_0 ),
        .D(int_filter_510[2]),
        .Q(\int_filter_51_reg[7]_0 [2]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_51_reg[3] 
       (.C(ap_clk),
        .CE(\int_filter_51[7]_i_1_n_0 ),
        .D(int_filter_510[3]),
        .Q(\int_filter_51_reg[7]_0 [3]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_51_reg[4] 
       (.C(ap_clk),
        .CE(\int_filter_51[7]_i_1_n_0 ),
        .D(int_filter_510[4]),
        .Q(\int_filter_51_reg[7]_0 [4]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_51_reg[5] 
       (.C(ap_clk),
        .CE(\int_filter_51[7]_i_1_n_0 ),
        .D(int_filter_510[5]),
        .Q(\int_filter_51_reg[7]_0 [5]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_51_reg[6] 
       (.C(ap_clk),
        .CE(\int_filter_51[7]_i_1_n_0 ),
        .D(int_filter_510[6]),
        .Q(\int_filter_51_reg[7]_0 [6]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_51_reg[7] 
       (.C(ap_clk),
        .CE(\int_filter_51[7]_i_1_n_0 ),
        .D(int_filter_510[7]),
        .Q(\int_filter_51_reg[7]_0 [7]),
        .R(RSTB));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_52[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_52[0]),
        .O(\s_axi_control_WDATA[7]_10 [0]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_52[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_52[1]),
        .O(\s_axi_control_WDATA[7]_10 [1]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_52[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_52[2]),
        .O(\s_axi_control_WDATA[7]_10 [2]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_52[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_52[3]),
        .O(\s_axi_control_WDATA[7]_10 [3]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_52[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_52[4]),
        .O(\s_axi_control_WDATA[7]_10 [4]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_52[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_52[5]),
        .O(\s_axi_control_WDATA[7]_10 [5]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_52[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_52[6]),
        .O(\s_axi_control_WDATA[7]_10 [6]));
  LUT3 #(
    .INIT(8'h20)) 
    \int_filter_52[7]_i_1 
       (.I0(\int_filter_50[7]_i_3_n_0 ),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(\waddr_reg_n_0_[4] ),
        .O(\waddr_reg[3]_11 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_52[7]_i_2 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_52[7]),
        .O(\s_axi_control_WDATA[7]_10 [7]));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_52_reg[0] 
       (.C(ap_clk),
        .CE(\waddr_reg[3]_11 ),
        .D(\s_axi_control_WDATA[7]_10 [0]),
        .Q(filter_52[0]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_52_reg[1] 
       (.C(ap_clk),
        .CE(\waddr_reg[3]_11 ),
        .D(\s_axi_control_WDATA[7]_10 [1]),
        .Q(filter_52[1]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_52_reg[2] 
       (.C(ap_clk),
        .CE(\waddr_reg[3]_11 ),
        .D(\s_axi_control_WDATA[7]_10 [2]),
        .Q(filter_52[2]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_52_reg[3] 
       (.C(ap_clk),
        .CE(\waddr_reg[3]_11 ),
        .D(\s_axi_control_WDATA[7]_10 [3]),
        .Q(filter_52[3]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_52_reg[4] 
       (.C(ap_clk),
        .CE(\waddr_reg[3]_11 ),
        .D(\s_axi_control_WDATA[7]_10 [4]),
        .Q(filter_52[4]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_52_reg[5] 
       (.C(ap_clk),
        .CE(\waddr_reg[3]_11 ),
        .D(\s_axi_control_WDATA[7]_10 [5]),
        .Q(filter_52[5]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_52_reg[6] 
       (.C(ap_clk),
        .CE(\waddr_reg[3]_11 ),
        .D(\s_axi_control_WDATA[7]_10 [6]),
        .Q(filter_52[6]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_52_reg[7] 
       (.C(ap_clk),
        .CE(\waddr_reg[3]_11 ),
        .D(\s_axi_control_WDATA[7]_10 [7]),
        .Q(filter_52[7]),
        .R(RSTB));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_53[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_53_reg[7]_0 [0]),
        .O(int_filter_530[0]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_53[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_53_reg[7]_0 [1]),
        .O(int_filter_530[1]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_53[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_53_reg[7]_0 [2]),
        .O(int_filter_530[2]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_53[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_53_reg[7]_0 [3]),
        .O(int_filter_530[3]));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_53[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_53_reg[7]_0 [4]),
        .O(int_filter_530[4]));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_53[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_53_reg[7]_0 [5]),
        .O(int_filter_530[5]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_53[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_53_reg[7]_0 [6]),
        .O(int_filter_530[6]));
  LUT3 #(
    .INIT(8'h80)) 
    \int_filter_53[7]_i_1 
       (.I0(\int_filter_50[7]_i_3_n_0 ),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(\waddr_reg_n_0_[3] ),
        .O(\int_filter_53[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_53[7]_i_2 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_53_reg[7]_0 [7]),
        .O(int_filter_530[7]));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_53_reg[0] 
       (.C(ap_clk),
        .CE(\int_filter_53[7]_i_1_n_0 ),
        .D(int_filter_530[0]),
        .Q(\int_filter_53_reg[7]_0 [0]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_53_reg[1] 
       (.C(ap_clk),
        .CE(\int_filter_53[7]_i_1_n_0 ),
        .D(int_filter_530[1]),
        .Q(\int_filter_53_reg[7]_0 [1]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_53_reg[2] 
       (.C(ap_clk),
        .CE(\int_filter_53[7]_i_1_n_0 ),
        .D(int_filter_530[2]),
        .Q(\int_filter_53_reg[7]_0 [2]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_53_reg[3] 
       (.C(ap_clk),
        .CE(\int_filter_53[7]_i_1_n_0 ),
        .D(int_filter_530[3]),
        .Q(\int_filter_53_reg[7]_0 [3]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_53_reg[4] 
       (.C(ap_clk),
        .CE(\int_filter_53[7]_i_1_n_0 ),
        .D(int_filter_530[4]),
        .Q(\int_filter_53_reg[7]_0 [4]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_53_reg[5] 
       (.C(ap_clk),
        .CE(\int_filter_53[7]_i_1_n_0 ),
        .D(int_filter_530[5]),
        .Q(\int_filter_53_reg[7]_0 [5]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_53_reg[6] 
       (.C(ap_clk),
        .CE(\int_filter_53[7]_i_1_n_0 ),
        .D(int_filter_530[6]),
        .Q(\int_filter_53_reg[7]_0 [6]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_53_reg[7] 
       (.C(ap_clk),
        .CE(\int_filter_53[7]_i_1_n_0 ),
        .D(int_filter_530[7]),
        .Q(\int_filter_53_reg[7]_0 [7]),
        .R(RSTB));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_54[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_54[0]),
        .O(\s_axi_control_WDATA[7]_11 [0]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_54[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_54[1]),
        .O(\s_axi_control_WDATA[7]_11 [1]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_54[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_54[2]),
        .O(\s_axi_control_WDATA[7]_11 [2]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_54[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_54[3]),
        .O(\s_axi_control_WDATA[7]_11 [3]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_54[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_54[4]),
        .O(\s_axi_control_WDATA[7]_11 [4]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_54[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_54[5]),
        .O(\s_axi_control_WDATA[7]_11 [5]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_54[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_54[6]),
        .O(\s_axi_control_WDATA[7]_11 [6]));
  LUT4 #(
    .INIT(16'h0004)) 
    \int_filter_54[7]_i_1 
       (.I0(\waddr_reg_n_0_[5] ),
        .I1(\int_filter_54[7]_i_3_n_0 ),
        .I2(\waddr_reg_n_0_[4] ),
        .I3(\waddr_reg_n_0_[3] ),
        .O(\waddr_reg[5]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_54[7]_i_2 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_54[7]),
        .O(\s_axi_control_WDATA[7]_11 [7]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h00800000)) 
    \int_filter_54[7]_i_3 
       (.I0(\waddr_reg_n_0_[7] ),
        .I1(\waddr_reg_n_0_[8] ),
        .I2(\int_filter_62[7]_i_5_n_0 ),
        .I3(\waddr_reg_n_0_[9] ),
        .I4(\waddr_reg_n_0_[6] ),
        .O(\int_filter_54[7]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_54_reg[0] 
       (.C(ap_clk),
        .CE(\waddr_reg[5]_0 ),
        .D(\s_axi_control_WDATA[7]_11 [0]),
        .Q(filter_54[0]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_54_reg[1] 
       (.C(ap_clk),
        .CE(\waddr_reg[5]_0 ),
        .D(\s_axi_control_WDATA[7]_11 [1]),
        .Q(filter_54[1]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_54_reg[2] 
       (.C(ap_clk),
        .CE(\waddr_reg[5]_0 ),
        .D(\s_axi_control_WDATA[7]_11 [2]),
        .Q(filter_54[2]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_54_reg[3] 
       (.C(ap_clk),
        .CE(\waddr_reg[5]_0 ),
        .D(\s_axi_control_WDATA[7]_11 [3]),
        .Q(filter_54[3]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_54_reg[4] 
       (.C(ap_clk),
        .CE(\waddr_reg[5]_0 ),
        .D(\s_axi_control_WDATA[7]_11 [4]),
        .Q(filter_54[4]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_54_reg[5] 
       (.C(ap_clk),
        .CE(\waddr_reg[5]_0 ),
        .D(\s_axi_control_WDATA[7]_11 [5]),
        .Q(filter_54[5]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_54_reg[6] 
       (.C(ap_clk),
        .CE(\waddr_reg[5]_0 ),
        .D(\s_axi_control_WDATA[7]_11 [6]),
        .Q(filter_54[6]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_54_reg[7] 
       (.C(ap_clk),
        .CE(\waddr_reg[5]_0 ),
        .D(\s_axi_control_WDATA[7]_11 [7]),
        .Q(filter_54[7]),
        .R(RSTB));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_55[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_55_reg[7]_0 [0]),
        .O(int_filter_550[0]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_55[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_55_reg[7]_0 [1]),
        .O(int_filter_550[1]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_55[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_55_reg[7]_0 [2]),
        .O(int_filter_550[2]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_55[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_55_reg[7]_0 [3]),
        .O(int_filter_550[3]));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_55[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_55_reg[7]_0 [4]),
        .O(int_filter_550[4]));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_55[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_55_reg[7]_0 [5]),
        .O(int_filter_550[5]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_55[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_55_reg[7]_0 [6]),
        .O(int_filter_550[6]));
  LUT4 #(
    .INIT(16'h0400)) 
    \int_filter_55[7]_i_1 
       (.I0(\waddr_reg_n_0_[5] ),
        .I1(\int_filter_54[7]_i_3_n_0 ),
        .I2(\waddr_reg_n_0_[4] ),
        .I3(\waddr_reg_n_0_[3] ),
        .O(\int_filter_55[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_55[7]_i_2 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_55_reg[7]_0 [7]),
        .O(int_filter_550[7]));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_55_reg[0] 
       (.C(ap_clk),
        .CE(\int_filter_55[7]_i_1_n_0 ),
        .D(int_filter_550[0]),
        .Q(\int_filter_55_reg[7]_0 [0]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_55_reg[1] 
       (.C(ap_clk),
        .CE(\int_filter_55[7]_i_1_n_0 ),
        .D(int_filter_550[1]),
        .Q(\int_filter_55_reg[7]_0 [1]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_55_reg[2] 
       (.C(ap_clk),
        .CE(\int_filter_55[7]_i_1_n_0 ),
        .D(int_filter_550[2]),
        .Q(\int_filter_55_reg[7]_0 [2]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_55_reg[3] 
       (.C(ap_clk),
        .CE(\int_filter_55[7]_i_1_n_0 ),
        .D(int_filter_550[3]),
        .Q(\int_filter_55_reg[7]_0 [3]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_55_reg[4] 
       (.C(ap_clk),
        .CE(\int_filter_55[7]_i_1_n_0 ),
        .D(int_filter_550[4]),
        .Q(\int_filter_55_reg[7]_0 [4]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_55_reg[5] 
       (.C(ap_clk),
        .CE(\int_filter_55[7]_i_1_n_0 ),
        .D(int_filter_550[5]),
        .Q(\int_filter_55_reg[7]_0 [5]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_55_reg[6] 
       (.C(ap_clk),
        .CE(\int_filter_55[7]_i_1_n_0 ),
        .D(int_filter_550[6]),
        .Q(\int_filter_55_reg[7]_0 [6]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_55_reg[7] 
       (.C(ap_clk),
        .CE(\int_filter_55[7]_i_1_n_0 ),
        .D(int_filter_550[7]),
        .Q(\int_filter_55_reg[7]_0 [7]),
        .R(RSTB));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_56[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_56[0]),
        .O(\s_axi_control_WDATA[7]_12 [0]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_56[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_56[1]),
        .O(\s_axi_control_WDATA[7]_12 [1]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_56[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_56[2]),
        .O(\s_axi_control_WDATA[7]_12 [2]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_56[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_56[3]),
        .O(\s_axi_control_WDATA[7]_12 [3]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_56[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_56[4]),
        .O(\s_axi_control_WDATA[7]_12 [4]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_56[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_56[5]),
        .O(\s_axi_control_WDATA[7]_12 [5]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_56[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_56[6]),
        .O(\s_axi_control_WDATA[7]_12 [6]));
  LUT4 #(
    .INIT(16'h0400)) 
    \int_filter_56[7]_i_1 
       (.I0(\waddr_reg_n_0_[5] ),
        .I1(\int_filter_54[7]_i_3_n_0 ),
        .I2(\waddr_reg_n_0_[3] ),
        .I3(\waddr_reg_n_0_[4] ),
        .O(\waddr_reg[5]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_56[7]_i_2 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_56[7]),
        .O(\s_axi_control_WDATA[7]_12 [7]));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_56_reg[0] 
       (.C(ap_clk),
        .CE(\waddr_reg[5]_1 ),
        .D(\s_axi_control_WDATA[7]_12 [0]),
        .Q(filter_56[0]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_56_reg[1] 
       (.C(ap_clk),
        .CE(\waddr_reg[5]_1 ),
        .D(\s_axi_control_WDATA[7]_12 [1]),
        .Q(filter_56[1]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_56_reg[2] 
       (.C(ap_clk),
        .CE(\waddr_reg[5]_1 ),
        .D(\s_axi_control_WDATA[7]_12 [2]),
        .Q(filter_56[2]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_56_reg[3] 
       (.C(ap_clk),
        .CE(\waddr_reg[5]_1 ),
        .D(\s_axi_control_WDATA[7]_12 [3]),
        .Q(filter_56[3]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_56_reg[4] 
       (.C(ap_clk),
        .CE(\waddr_reg[5]_1 ),
        .D(\s_axi_control_WDATA[7]_12 [4]),
        .Q(filter_56[4]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_56_reg[5] 
       (.C(ap_clk),
        .CE(\waddr_reg[5]_1 ),
        .D(\s_axi_control_WDATA[7]_12 [5]),
        .Q(filter_56[5]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_56_reg[6] 
       (.C(ap_clk),
        .CE(\waddr_reg[5]_1 ),
        .D(\s_axi_control_WDATA[7]_12 [6]),
        .Q(filter_56[6]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_56_reg[7] 
       (.C(ap_clk),
        .CE(\waddr_reg[5]_1 ),
        .D(\s_axi_control_WDATA[7]_12 [7]),
        .Q(filter_56[7]),
        .R(RSTB));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_57[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_57_reg[7]_0 [0]),
        .O(int_filter_570[0]));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_57[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_57_reg[7]_0 [1]),
        .O(int_filter_570[1]));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_57[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_57_reg[7]_0 [2]),
        .O(int_filter_570[2]));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_57[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_57_reg[7]_0 [3]),
        .O(int_filter_570[3]));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_57[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_57_reg[7]_0 [4]),
        .O(int_filter_570[4]));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_57[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_57_reg[7]_0 [5]),
        .O(int_filter_570[5]));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_57[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_57_reg[7]_0 [6]),
        .O(int_filter_570[6]));
  LUT4 #(
    .INIT(16'h4000)) 
    \int_filter_57[7]_i_1 
       (.I0(\waddr_reg_n_0_[5] ),
        .I1(\int_filter_54[7]_i_3_n_0 ),
        .I2(\waddr_reg_n_0_[4] ),
        .I3(\waddr_reg_n_0_[3] ),
        .O(\int_filter_57[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_57[7]_i_2 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_57_reg[7]_0 [7]),
        .O(int_filter_570[7]));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_57_reg[0] 
       (.C(ap_clk),
        .CE(\int_filter_57[7]_i_1_n_0 ),
        .D(int_filter_570[0]),
        .Q(\int_filter_57_reg[7]_0 [0]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_57_reg[1] 
       (.C(ap_clk),
        .CE(\int_filter_57[7]_i_1_n_0 ),
        .D(int_filter_570[1]),
        .Q(\int_filter_57_reg[7]_0 [1]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_57_reg[2] 
       (.C(ap_clk),
        .CE(\int_filter_57[7]_i_1_n_0 ),
        .D(int_filter_570[2]),
        .Q(\int_filter_57_reg[7]_0 [2]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_57_reg[3] 
       (.C(ap_clk),
        .CE(\int_filter_57[7]_i_1_n_0 ),
        .D(int_filter_570[3]),
        .Q(\int_filter_57_reg[7]_0 [3]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_57_reg[4] 
       (.C(ap_clk),
        .CE(\int_filter_57[7]_i_1_n_0 ),
        .D(int_filter_570[4]),
        .Q(\int_filter_57_reg[7]_0 [4]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_57_reg[5] 
       (.C(ap_clk),
        .CE(\int_filter_57[7]_i_1_n_0 ),
        .D(int_filter_570[5]),
        .Q(\int_filter_57_reg[7]_0 [5]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_57_reg[6] 
       (.C(ap_clk),
        .CE(\int_filter_57[7]_i_1_n_0 ),
        .D(int_filter_570[6]),
        .Q(\int_filter_57_reg[7]_0 [6]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_57_reg[7] 
       (.C(ap_clk),
        .CE(\int_filter_57[7]_i_1_n_0 ),
        .D(int_filter_570[7]),
        .Q(\int_filter_57_reg[7]_0 [7]),
        .R(RSTB));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_58[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_58[0]),
        .O(\s_axi_control_WDATA[7]_13 [0]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_58[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_58[1]),
        .O(\s_axi_control_WDATA[7]_13 [1]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_58[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_58[2]),
        .O(\s_axi_control_WDATA[7]_13 [2]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_58[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_58[3]),
        .O(\s_axi_control_WDATA[7]_13 [3]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_58[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_58[4]),
        .O(\s_axi_control_WDATA[7]_13 [4]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_58[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_58[5]),
        .O(\s_axi_control_WDATA[7]_13 [5]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_58[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_58[6]),
        .O(\s_axi_control_WDATA[7]_13 [6]));
  LUT4 #(
    .INIT(16'h0200)) 
    \int_filter_58[7]_i_1 
       (.I0(\waddr_reg_n_0_[5] ),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(\waddr_reg_n_0_[4] ),
        .I3(\int_filter_54[7]_i_3_n_0 ),
        .O(\waddr_reg[5]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_58[7]_i_2 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_58[7]),
        .O(\s_axi_control_WDATA[7]_13 [7]));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_58_reg[0] 
       (.C(ap_clk),
        .CE(\waddr_reg[5]_2 ),
        .D(\s_axi_control_WDATA[7]_13 [0]),
        .Q(filter_58[0]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_58_reg[1] 
       (.C(ap_clk),
        .CE(\waddr_reg[5]_2 ),
        .D(\s_axi_control_WDATA[7]_13 [1]),
        .Q(filter_58[1]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_58_reg[2] 
       (.C(ap_clk),
        .CE(\waddr_reg[5]_2 ),
        .D(\s_axi_control_WDATA[7]_13 [2]),
        .Q(filter_58[2]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_58_reg[3] 
       (.C(ap_clk),
        .CE(\waddr_reg[5]_2 ),
        .D(\s_axi_control_WDATA[7]_13 [3]),
        .Q(filter_58[3]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_58_reg[4] 
       (.C(ap_clk),
        .CE(\waddr_reg[5]_2 ),
        .D(\s_axi_control_WDATA[7]_13 [4]),
        .Q(filter_58[4]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_58_reg[5] 
       (.C(ap_clk),
        .CE(\waddr_reg[5]_2 ),
        .D(\s_axi_control_WDATA[7]_13 [5]),
        .Q(filter_58[5]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_58_reg[6] 
       (.C(ap_clk),
        .CE(\waddr_reg[5]_2 ),
        .D(\s_axi_control_WDATA[7]_13 [6]),
        .Q(filter_58[6]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_58_reg[7] 
       (.C(ap_clk),
        .CE(\waddr_reg[5]_2 ),
        .D(\s_axi_control_WDATA[7]_13 [7]),
        .Q(filter_58[7]),
        .R(RSTB));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_59[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_59_reg[7]_0 [0]),
        .O(int_filter_590[0]));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_59[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_59_reg[7]_0 [1]),
        .O(int_filter_590[1]));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_59[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_59_reg[7]_0 [2]),
        .O(int_filter_590[2]));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_59[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_59_reg[7]_0 [3]),
        .O(int_filter_590[3]));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_59[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_59_reg[7]_0 [4]),
        .O(int_filter_590[4]));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_59[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_59_reg[7]_0 [5]),
        .O(int_filter_590[5]));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_59[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_59_reg[7]_0 [6]),
        .O(int_filter_590[6]));
  LUT4 #(
    .INIT(16'h0800)) 
    \int_filter_59[7]_i_1 
       (.I0(\waddr_reg_n_0_[5] ),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(\waddr_reg_n_0_[4] ),
        .I3(\int_filter_54[7]_i_3_n_0 ),
        .O(\int_filter_59[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_59[7]_i_2 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_59_reg[7]_0 [7]),
        .O(int_filter_590[7]));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_59_reg[0] 
       (.C(ap_clk),
        .CE(\int_filter_59[7]_i_1_n_0 ),
        .D(int_filter_590[0]),
        .Q(\int_filter_59_reg[7]_0 [0]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_59_reg[1] 
       (.C(ap_clk),
        .CE(\int_filter_59[7]_i_1_n_0 ),
        .D(int_filter_590[1]),
        .Q(\int_filter_59_reg[7]_0 [1]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_59_reg[2] 
       (.C(ap_clk),
        .CE(\int_filter_59[7]_i_1_n_0 ),
        .D(int_filter_590[2]),
        .Q(\int_filter_59_reg[7]_0 [2]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_59_reg[3] 
       (.C(ap_clk),
        .CE(\int_filter_59[7]_i_1_n_0 ),
        .D(int_filter_590[3]),
        .Q(\int_filter_59_reg[7]_0 [3]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_59_reg[4] 
       (.C(ap_clk),
        .CE(\int_filter_59[7]_i_1_n_0 ),
        .D(int_filter_590[4]),
        .Q(\int_filter_59_reg[7]_0 [4]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_59_reg[5] 
       (.C(ap_clk),
        .CE(\int_filter_59[7]_i_1_n_0 ),
        .D(int_filter_590[5]),
        .Q(\int_filter_59_reg[7]_0 [5]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_59_reg[6] 
       (.C(ap_clk),
        .CE(\int_filter_59[7]_i_1_n_0 ),
        .D(int_filter_590[6]),
        .Q(\int_filter_59_reg[7]_0 [6]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_59_reg[7] 
       (.C(ap_clk),
        .CE(\int_filter_59[7]_i_1_n_0 ),
        .D(int_filter_590[7]),
        .Q(\int_filter_59_reg[7]_0 [7]),
        .R(RSTB));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_5[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_5_reg[7]_0 [0]),
        .O(int_filter_50[0]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_5[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_5_reg[7]_0 [1]),
        .O(int_filter_50[1]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_5[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_5_reg[7]_0 [2]),
        .O(int_filter_50[2]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_5[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_5_reg[7]_0 [3]),
        .O(int_filter_50[3]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_5[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_5_reg[7]_0 [4]),
        .O(int_filter_50[4]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_5[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_5_reg[7]_0 [5]),
        .O(int_filter_50[5]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_5[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_5_reg[7]_0 [6]),
        .O(int_filter_50[6]));
  LUT3 #(
    .INIT(8'h80)) 
    \int_filter_5[7]_i_1 
       (.I0(\int_filter_2[7]_i_3_n_0 ),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(\waddr_reg_n_0_[3] ),
        .O(\int_filter_5[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \int_filter_5[7]_i_2 
       (.I0(\int_filter_5_reg[7]_0 [7]),
        .I1(s_axi_control_WDATA[7]),
        .I2(s_axi_control_WSTRB),
        .O(int_filter_50[7]));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_5_reg[0] 
       (.C(ap_clk),
        .CE(\int_filter_5[7]_i_1_n_0 ),
        .D(int_filter_50[0]),
        .Q(\int_filter_5_reg[7]_0 [0]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_5_reg[1] 
       (.C(ap_clk),
        .CE(\int_filter_5[7]_i_1_n_0 ),
        .D(int_filter_50[1]),
        .Q(\int_filter_5_reg[7]_0 [1]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_5_reg[2] 
       (.C(ap_clk),
        .CE(\int_filter_5[7]_i_1_n_0 ),
        .D(int_filter_50[2]),
        .Q(\int_filter_5_reg[7]_0 [2]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_5_reg[3] 
       (.C(ap_clk),
        .CE(\int_filter_5[7]_i_1_n_0 ),
        .D(int_filter_50[3]),
        .Q(\int_filter_5_reg[7]_0 [3]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_5_reg[4] 
       (.C(ap_clk),
        .CE(\int_filter_5[7]_i_1_n_0 ),
        .D(int_filter_50[4]),
        .Q(\int_filter_5_reg[7]_0 [4]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_5_reg[5] 
       (.C(ap_clk),
        .CE(\int_filter_5[7]_i_1_n_0 ),
        .D(int_filter_50[5]),
        .Q(\int_filter_5_reg[7]_0 [5]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_5_reg[6] 
       (.C(ap_clk),
        .CE(\int_filter_5[7]_i_1_n_0 ),
        .D(int_filter_50[6]),
        .Q(\int_filter_5_reg[7]_0 [6]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_5_reg[7] 
       (.C(ap_clk),
        .CE(\int_filter_5[7]_i_1_n_0 ),
        .D(int_filter_50[7]),
        .Q(\int_filter_5_reg[7]_0 [7]),
        .R(RSTB));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_60[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_60[0]),
        .O(\s_axi_control_WDATA[7]_14 [0]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_60[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_60[1]),
        .O(\s_axi_control_WDATA[7]_14 [1]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_60[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_60[2]),
        .O(\s_axi_control_WDATA[7]_14 [2]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_60[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_60[3]),
        .O(\s_axi_control_WDATA[7]_14 [3]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_60[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_60[4]),
        .O(\s_axi_control_WDATA[7]_14 [4]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_60[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_60[5]),
        .O(\s_axi_control_WDATA[7]_14 [5]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_60[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_60[6]),
        .O(\s_axi_control_WDATA[7]_14 [6]));
  LUT4 #(
    .INIT(16'h0800)) 
    \int_filter_60[7]_i_1 
       (.I0(\waddr_reg_n_0_[5] ),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(\waddr_reg_n_0_[3] ),
        .I3(\int_filter_54[7]_i_3_n_0 ),
        .O(\waddr_reg[5]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_60[7]_i_2 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_60[7]),
        .O(\s_axi_control_WDATA[7]_14 [7]));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_60_reg[0] 
       (.C(ap_clk),
        .CE(\waddr_reg[5]_3 ),
        .D(\s_axi_control_WDATA[7]_14 [0]),
        .Q(filter_60[0]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_60_reg[1] 
       (.C(ap_clk),
        .CE(\waddr_reg[5]_3 ),
        .D(\s_axi_control_WDATA[7]_14 [1]),
        .Q(filter_60[1]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_60_reg[2] 
       (.C(ap_clk),
        .CE(\waddr_reg[5]_3 ),
        .D(\s_axi_control_WDATA[7]_14 [2]),
        .Q(filter_60[2]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_60_reg[3] 
       (.C(ap_clk),
        .CE(\waddr_reg[5]_3 ),
        .D(\s_axi_control_WDATA[7]_14 [3]),
        .Q(filter_60[3]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_60_reg[4] 
       (.C(ap_clk),
        .CE(\waddr_reg[5]_3 ),
        .D(\s_axi_control_WDATA[7]_14 [4]),
        .Q(filter_60[4]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_60_reg[5] 
       (.C(ap_clk),
        .CE(\waddr_reg[5]_3 ),
        .D(\s_axi_control_WDATA[7]_14 [5]),
        .Q(filter_60[5]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_60_reg[6] 
       (.C(ap_clk),
        .CE(\waddr_reg[5]_3 ),
        .D(\s_axi_control_WDATA[7]_14 [6]),
        .Q(filter_60[6]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_60_reg[7] 
       (.C(ap_clk),
        .CE(\waddr_reg[5]_3 ),
        .D(\s_axi_control_WDATA[7]_14 [7]),
        .Q(filter_60[7]),
        .R(RSTB));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_61[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_61_reg[7]_0 [0]),
        .O(int_filter_610[0]));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_61[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_61_reg[7]_0 [1]),
        .O(int_filter_610[1]));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_61[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_61_reg[7]_0 [2]),
        .O(int_filter_610[2]));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_61[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_61_reg[7]_0 [3]),
        .O(int_filter_610[3]));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_61[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_61_reg[7]_0 [4]),
        .O(int_filter_610[4]));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_61[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_61_reg[7]_0 [5]),
        .O(int_filter_610[5]));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_61[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_61_reg[7]_0 [6]),
        .O(int_filter_610[6]));
  LUT4 #(
    .INIT(16'h8000)) 
    \int_filter_61[7]_i_1 
       (.I0(\waddr_reg_n_0_[5] ),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(\waddr_reg_n_0_[4] ),
        .I3(\int_filter_54[7]_i_3_n_0 ),
        .O(\int_filter_61[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_61[7]_i_2 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_61_reg[7]_0 [7]),
        .O(int_filter_610[7]));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_61_reg[0] 
       (.C(ap_clk),
        .CE(\int_filter_61[7]_i_1_n_0 ),
        .D(int_filter_610[0]),
        .Q(\int_filter_61_reg[7]_0 [0]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_61_reg[1] 
       (.C(ap_clk),
        .CE(\int_filter_61[7]_i_1_n_0 ),
        .D(int_filter_610[1]),
        .Q(\int_filter_61_reg[7]_0 [1]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_61_reg[2] 
       (.C(ap_clk),
        .CE(\int_filter_61[7]_i_1_n_0 ),
        .D(int_filter_610[2]),
        .Q(\int_filter_61_reg[7]_0 [2]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_61_reg[3] 
       (.C(ap_clk),
        .CE(\int_filter_61[7]_i_1_n_0 ),
        .D(int_filter_610[3]),
        .Q(\int_filter_61_reg[7]_0 [3]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_61_reg[4] 
       (.C(ap_clk),
        .CE(\int_filter_61[7]_i_1_n_0 ),
        .D(int_filter_610[4]),
        .Q(\int_filter_61_reg[7]_0 [4]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_61_reg[5] 
       (.C(ap_clk),
        .CE(\int_filter_61[7]_i_1_n_0 ),
        .D(int_filter_610[5]),
        .Q(\int_filter_61_reg[7]_0 [5]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_61_reg[6] 
       (.C(ap_clk),
        .CE(\int_filter_61[7]_i_1_n_0 ),
        .D(int_filter_610[6]),
        .Q(\int_filter_61_reg[7]_0 [6]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_61_reg[7] 
       (.C(ap_clk),
        .CE(\int_filter_61[7]_i_1_n_0 ),
        .D(int_filter_610[7]),
        .Q(\int_filter_61_reg[7]_0 [7]),
        .R(RSTB));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_62[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_62[0]),
        .O(\s_axi_control_WDATA[7]_15 [0]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_62[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_62[1]),
        .O(\s_axi_control_WDATA[7]_15 [1]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_62[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_62[2]),
        .O(\s_axi_control_WDATA[7]_15 [2]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_62[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_62[3]),
        .O(\s_axi_control_WDATA[7]_15 [3]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_62[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_62[4]),
        .O(\s_axi_control_WDATA[7]_15 [4]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_62[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_62[5]),
        .O(\s_axi_control_WDATA[7]_15 [5]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_62[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_62[6]),
        .O(\s_axi_control_WDATA[7]_15 [6]));
  LUT6 #(
    .INIT(64'h0400000000000000)) 
    \int_filter_62[7]_i_1 
       (.I0(\waddr_reg_n_0_[8] ),
        .I1(\waddr_reg_n_0_[9] ),
        .I2(\waddr_reg_n_0_[6] ),
        .I3(\int_filter_62[7]_i_3_n_0 ),
        .I4(\int_filter_62[7]_i_4_n_0 ),
        .I5(\int_filter_62[7]_i_5_n_0 ),
        .O(\waddr_reg[8]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_62[7]_i_2 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_62[7]),
        .O(\s_axi_control_WDATA[7]_15 [7]));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \int_filter_62[7]_i_3 
       (.I0(\waddr_reg_n_0_[3] ),
        .I1(\waddr_reg_n_0_[4] ),
        .O(\int_filter_62[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \int_filter_62[7]_i_4 
       (.I0(\waddr_reg_n_0_[5] ),
        .I1(\waddr_reg_n_0_[7] ),
        .O(\int_filter_62[7]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h01000000)) 
    \int_filter_62[7]_i_5 
       (.I0(\waddr_reg_n_0_[0] ),
        .I1(\waddr_reg_n_0_[1] ),
        .I2(\waddr_reg_n_0_[2] ),
        .I3(\FSM_onehot_wstate_reg[2]_0 ),
        .I4(s_axi_control_WVALID),
        .O(\int_filter_62[7]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_62_reg[0] 
       (.C(ap_clk),
        .CE(\waddr_reg[8]_0 ),
        .D(\s_axi_control_WDATA[7]_15 [0]),
        .Q(filter_62[0]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_62_reg[1] 
       (.C(ap_clk),
        .CE(\waddr_reg[8]_0 ),
        .D(\s_axi_control_WDATA[7]_15 [1]),
        .Q(filter_62[1]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_62_reg[2] 
       (.C(ap_clk),
        .CE(\waddr_reg[8]_0 ),
        .D(\s_axi_control_WDATA[7]_15 [2]),
        .Q(filter_62[2]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_62_reg[3] 
       (.C(ap_clk),
        .CE(\waddr_reg[8]_0 ),
        .D(\s_axi_control_WDATA[7]_15 [3]),
        .Q(filter_62[3]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_62_reg[4] 
       (.C(ap_clk),
        .CE(\waddr_reg[8]_0 ),
        .D(\s_axi_control_WDATA[7]_15 [4]),
        .Q(filter_62[4]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_62_reg[5] 
       (.C(ap_clk),
        .CE(\waddr_reg[8]_0 ),
        .D(\s_axi_control_WDATA[7]_15 [5]),
        .Q(filter_62[5]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_62_reg[6] 
       (.C(ap_clk),
        .CE(\waddr_reg[8]_0 ),
        .D(\s_axi_control_WDATA[7]_15 [6]),
        .Q(filter_62[6]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_62_reg[7] 
       (.C(ap_clk),
        .CE(\waddr_reg[8]_0 ),
        .D(\s_axi_control_WDATA[7]_15 [7]),
        .Q(filter_62[7]),
        .R(RSTB));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_63[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_63_reg[7]_0 [0]),
        .O(int_filter_630[0]));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_63[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_63_reg[7]_0 [1]),
        .O(int_filter_630[1]));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_63[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_63_reg[7]_0 [2]),
        .O(int_filter_630[2]));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_63[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_63_reg[7]_0 [3]),
        .O(int_filter_630[3]));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_63[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_63_reg[7]_0 [4]),
        .O(int_filter_630[4]));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_63[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_63_reg[7]_0 [5]),
        .O(int_filter_630[5]));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_63[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_63_reg[7]_0 [6]),
        .O(int_filter_630[6]));
  LUT6 #(
    .INIT(64'h0400000000000000)) 
    \int_filter_63[7]_i_1 
       (.I0(\waddr_reg_n_0_[8] ),
        .I1(\waddr_reg_n_0_[9] ),
        .I2(\waddr_reg_n_0_[6] ),
        .I3(\int_filter_62[7]_i_4_n_0 ),
        .I4(\int_filter_63[7]_i_3_n_0 ),
        .I5(\int_filter_62[7]_i_5_n_0 ),
        .O(\int_filter_63[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_63[7]_i_2 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_63_reg[7]_0 [7]),
        .O(int_filter_630[7]));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \int_filter_63[7]_i_3 
       (.I0(\waddr_reg_n_0_[3] ),
        .I1(\waddr_reg_n_0_[4] ),
        .O(\int_filter_63[7]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_63_reg[0] 
       (.C(ap_clk),
        .CE(\int_filter_63[7]_i_1_n_0 ),
        .D(int_filter_630[0]),
        .Q(\int_filter_63_reg[7]_0 [0]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_63_reg[1] 
       (.C(ap_clk),
        .CE(\int_filter_63[7]_i_1_n_0 ),
        .D(int_filter_630[1]),
        .Q(\int_filter_63_reg[7]_0 [1]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_63_reg[2] 
       (.C(ap_clk),
        .CE(\int_filter_63[7]_i_1_n_0 ),
        .D(int_filter_630[2]),
        .Q(\int_filter_63_reg[7]_0 [2]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_63_reg[3] 
       (.C(ap_clk),
        .CE(\int_filter_63[7]_i_1_n_0 ),
        .D(int_filter_630[3]),
        .Q(\int_filter_63_reg[7]_0 [3]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_63_reg[4] 
       (.C(ap_clk),
        .CE(\int_filter_63[7]_i_1_n_0 ),
        .D(int_filter_630[4]),
        .Q(\int_filter_63_reg[7]_0 [4]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_63_reg[5] 
       (.C(ap_clk),
        .CE(\int_filter_63[7]_i_1_n_0 ),
        .D(int_filter_630[5]),
        .Q(\int_filter_63_reg[7]_0 [5]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_63_reg[6] 
       (.C(ap_clk),
        .CE(\int_filter_63[7]_i_1_n_0 ),
        .D(int_filter_630[6]),
        .Q(\int_filter_63_reg[7]_0 [6]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_63_reg[7] 
       (.C(ap_clk),
        .CE(\int_filter_63[7]_i_1_n_0 ),
        .D(int_filter_630[7]),
        .Q(\int_filter_63_reg[7]_0 [7]),
        .R(RSTB));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_6[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_6[0]),
        .O(\int_filter_6_reg[7]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_6[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_6[1]),
        .O(\int_filter_6_reg[7]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_6[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_6[2]),
        .O(\int_filter_6_reg[7]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_6[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_6[3]),
        .O(\int_filter_6_reg[7]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_6[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_6[4]),
        .O(\int_filter_6_reg[7]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_6[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_6[5]),
        .O(\int_filter_6_reg[7]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_6[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_6[6]),
        .O(\int_filter_6_reg[7]_0 [6]));
  LUT3 #(
    .INIT(8'h02)) 
    \int_filter_6[7]_i_1 
       (.I0(\int_filter_6[7]_i_3_n_0 ),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(\waddr_reg_n_0_[3] ),
        .O(\waddr_reg[4]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \int_filter_6[7]_i_2 
       (.I0(filter_6[7]),
        .I1(s_axi_control_WDATA[7]),
        .I2(s_axi_control_WSTRB),
        .O(\int_filter_6_reg[7]_0 [7]));
  LUT6 #(
    .INIT(64'h0000001000000000)) 
    \int_filter_6[7]_i_3 
       (.I0(\waddr_reg_n_0_[7] ),
        .I1(\waddr_reg_n_0_[5] ),
        .I2(\int_filter_62[7]_i_5_n_0 ),
        .I3(\waddr_reg_n_0_[9] ),
        .I4(\waddr_reg_n_0_[8] ),
        .I5(\waddr_reg_n_0_[6] ),
        .O(\int_filter_6[7]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_6_reg[0] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_0 ),
        .D(\int_filter_6_reg[7]_0 [0]),
        .Q(filter_6[0]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_6_reg[1] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_0 ),
        .D(\int_filter_6_reg[7]_0 [1]),
        .Q(filter_6[1]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_6_reg[2] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_0 ),
        .D(\int_filter_6_reg[7]_0 [2]),
        .Q(filter_6[2]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_6_reg[3] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_0 ),
        .D(\int_filter_6_reg[7]_0 [3]),
        .Q(filter_6[3]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_6_reg[4] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_0 ),
        .D(\int_filter_6_reg[7]_0 [4]),
        .Q(filter_6[4]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_6_reg[5] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_0 ),
        .D(\int_filter_6_reg[7]_0 [5]),
        .Q(filter_6[5]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_6_reg[6] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_0 ),
        .D(\int_filter_6_reg[7]_0 [6]),
        .Q(filter_6[6]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_6_reg[7] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_0 ),
        .D(\int_filter_6_reg[7]_0 [7]),
        .Q(filter_6[7]),
        .R(RSTB));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_7[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_7_reg[7]_0 [0]),
        .O(int_filter_70[0]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_7[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_7_reg[7]_0 [1]),
        .O(int_filter_70[1]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_7[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_7_reg[7]_0 [2]),
        .O(int_filter_70[2]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_7[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_7_reg[7]_0 [3]),
        .O(int_filter_70[3]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_7[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_7_reg[7]_0 [4]),
        .O(int_filter_70[4]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_7[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_7_reg[7]_0 [5]),
        .O(int_filter_70[5]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_7[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_7_reg[7]_0 [6]),
        .O(int_filter_70[6]));
  LUT3 #(
    .INIT(8'h20)) 
    \int_filter_7[7]_i_1 
       (.I0(\int_filter_6[7]_i_3_n_0 ),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(\waddr_reg_n_0_[3] ),
        .O(\int_filter_7[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \int_filter_7[7]_i_2 
       (.I0(\int_filter_7_reg[7]_0 [7]),
        .I1(s_axi_control_WDATA[7]),
        .I2(s_axi_control_WSTRB),
        .O(int_filter_70[7]));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_7_reg[0] 
       (.C(ap_clk),
        .CE(\int_filter_7[7]_i_1_n_0 ),
        .D(int_filter_70[0]),
        .Q(\int_filter_7_reg[7]_0 [0]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_7_reg[1] 
       (.C(ap_clk),
        .CE(\int_filter_7[7]_i_1_n_0 ),
        .D(int_filter_70[1]),
        .Q(\int_filter_7_reg[7]_0 [1]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_7_reg[2] 
       (.C(ap_clk),
        .CE(\int_filter_7[7]_i_1_n_0 ),
        .D(int_filter_70[2]),
        .Q(\int_filter_7_reg[7]_0 [2]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_7_reg[3] 
       (.C(ap_clk),
        .CE(\int_filter_7[7]_i_1_n_0 ),
        .D(int_filter_70[3]),
        .Q(\int_filter_7_reg[7]_0 [3]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_7_reg[4] 
       (.C(ap_clk),
        .CE(\int_filter_7[7]_i_1_n_0 ),
        .D(int_filter_70[4]),
        .Q(\int_filter_7_reg[7]_0 [4]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_7_reg[5] 
       (.C(ap_clk),
        .CE(\int_filter_7[7]_i_1_n_0 ),
        .D(int_filter_70[5]),
        .Q(\int_filter_7_reg[7]_0 [5]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_7_reg[6] 
       (.C(ap_clk),
        .CE(\int_filter_7[7]_i_1_n_0 ),
        .D(int_filter_70[6]),
        .Q(\int_filter_7_reg[7]_0 [6]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_7_reg[7] 
       (.C(ap_clk),
        .CE(\int_filter_7[7]_i_1_n_0 ),
        .D(int_filter_70[7]),
        .Q(\int_filter_7_reg[7]_0 [7]),
        .R(RSTB));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_8[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_8[0]),
        .O(B[0]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_8[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_8[1]),
        .O(B[1]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_8[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_8[2]),
        .O(B[2]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_8[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_8[3]),
        .O(B[3]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_8[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_8[4]),
        .O(B[4]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_8[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_8[5]),
        .O(B[5]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_8[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_8[6]),
        .O(B[6]));
  LUT3 #(
    .INIT(8'h20)) 
    \int_filter_8[7]_i_1 
       (.I0(\int_filter_6[7]_i_3_n_0 ),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(\waddr_reg_n_0_[4] ),
        .O(\waddr_reg[3]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \int_filter_8[7]_i_2 
       (.I0(filter_8[7]),
        .I1(s_axi_control_WDATA[7]),
        .I2(s_axi_control_WSTRB),
        .O(B[7]));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_8_reg[0] 
       (.C(ap_clk),
        .CE(\waddr_reg[3]_0 ),
        .D(B[0]),
        .Q(filter_8[0]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_8_reg[1] 
       (.C(ap_clk),
        .CE(\waddr_reg[3]_0 ),
        .D(B[1]),
        .Q(filter_8[1]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_8_reg[2] 
       (.C(ap_clk),
        .CE(\waddr_reg[3]_0 ),
        .D(B[2]),
        .Q(filter_8[2]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_8_reg[3] 
       (.C(ap_clk),
        .CE(\waddr_reg[3]_0 ),
        .D(B[3]),
        .Q(filter_8[3]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_8_reg[4] 
       (.C(ap_clk),
        .CE(\waddr_reg[3]_0 ),
        .D(B[4]),
        .Q(filter_8[4]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_8_reg[5] 
       (.C(ap_clk),
        .CE(\waddr_reg[3]_0 ),
        .D(B[5]),
        .Q(filter_8[5]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_8_reg[6] 
       (.C(ap_clk),
        .CE(\waddr_reg[3]_0 ),
        .D(B[6]),
        .Q(filter_8[6]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_8_reg[7] 
       (.C(ap_clk),
        .CE(\waddr_reg[3]_0 ),
        .D(B[7]),
        .Q(filter_8[7]),
        .R(RSTB));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_9[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_9_reg[7]_0 [0]),
        .O(int_filter_90[0]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_9[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_9_reg[7]_0 [1]),
        .O(int_filter_90[1]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_9[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_9_reg[7]_0 [2]),
        .O(int_filter_90[2]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_9[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_9_reg[7]_0 [3]),
        .O(int_filter_90[3]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_9[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_9_reg[7]_0 [4]),
        .O(int_filter_90[4]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_9[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_9_reg[7]_0 [5]),
        .O(int_filter_90[5]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_9[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_9_reg[7]_0 [6]),
        .O(int_filter_90[6]));
  LUT3 #(
    .INIT(8'h80)) 
    \int_filter_9[7]_i_1 
       (.I0(\int_filter_6[7]_i_3_n_0 ),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(\waddr_reg_n_0_[3] ),
        .O(\int_filter_9[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \int_filter_9[7]_i_2 
       (.I0(\int_filter_9_reg[7]_0 [7]),
        .I1(s_axi_control_WDATA[7]),
        .I2(s_axi_control_WSTRB),
        .O(int_filter_90[7]));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_9_reg[0] 
       (.C(ap_clk),
        .CE(\int_filter_9[7]_i_1_n_0 ),
        .D(int_filter_90[0]),
        .Q(\int_filter_9_reg[7]_0 [0]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_9_reg[1] 
       (.C(ap_clk),
        .CE(\int_filter_9[7]_i_1_n_0 ),
        .D(int_filter_90[1]),
        .Q(\int_filter_9_reg[7]_0 [1]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_9_reg[2] 
       (.C(ap_clk),
        .CE(\int_filter_9[7]_i_1_n_0 ),
        .D(int_filter_90[2]),
        .Q(\int_filter_9_reg[7]_0 [2]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_9_reg[3] 
       (.C(ap_clk),
        .CE(\int_filter_9[7]_i_1_n_0 ),
        .D(int_filter_90[3]),
        .Q(\int_filter_9_reg[7]_0 [3]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_9_reg[4] 
       (.C(ap_clk),
        .CE(\int_filter_9[7]_i_1_n_0 ),
        .D(int_filter_90[4]),
        .Q(\int_filter_9_reg[7]_0 [4]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_9_reg[5] 
       (.C(ap_clk),
        .CE(\int_filter_9[7]_i_1_n_0 ),
        .D(int_filter_90[5]),
        .Q(\int_filter_9_reg[7]_0 [5]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_9_reg[6] 
       (.C(ap_clk),
        .CE(\int_filter_9[7]_i_1_n_0 ),
        .D(int_filter_90[6]),
        .Q(\int_filter_9_reg[7]_0 [6]),
        .R(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_9_reg[7] 
       (.C(ap_clk),
        .CE(\int_filter_9[7]_i_1_n_0 ),
        .D(int_filter_90[7]),
        .Q(\int_filter_9_reg[7]_0 [7]),
        .R(RSTB));
  LUT5 #(
    .INIT(32'h00004540)) 
    \rdata[0]_i_1 
       (.I0(s_axi_control_ARADDR[1]),
        .I1(\rdata[0]_i_2_n_0 ),
        .I2(s_axi_control_ARADDR[3]),
        .I3(\rdata[0]_i_3_n_0 ),
        .I4(s_axi_control_ARADDR[0]),
        .O(\rdata[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[0]_i_18 
       (.I0(\int_filter_49_reg[7]_0 [0]),
        .I1(\int_filter_17_reg[7]_0 [0]),
        .I2(s_axi_control_ARADDR[7]),
        .I3(\int_filter_33_reg[7]_0 [0]),
        .I4(s_axi_control_ARADDR[8]),
        .I5(\int_filter_1_reg[7]_0 [0]),
        .O(\rdata[0]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[0]_i_19 
       (.I0(\int_filter_57_reg[7]_0 [0]),
        .I1(\int_filter_25_reg[7]_0 [0]),
        .I2(s_axi_control_ARADDR[7]),
        .I3(\int_filter_41_reg[7]_0 [0]),
        .I4(s_axi_control_ARADDR[8]),
        .I5(\int_filter_9_reg[7]_0 [0]),
        .O(\rdata[0]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[0]_i_2 
       (.I0(\rdata_reg[0]_i_4_n_0 ),
        .I1(s_axi_control_ARADDR[4]),
        .I2(\rdata[0]_i_5_n_0 ),
        .I3(s_axi_control_ARADDR[9]),
        .I4(\rdata_reg[0]_i_6_n_0 ),
        .O(\rdata[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[0]_i_20 
       (.I0(\int_filter_53_reg[7]_0 [0]),
        .I1(\int_filter_21_reg[7]_0 [0]),
        .I2(s_axi_control_ARADDR[7]),
        .I3(\int_filter_37_reg[7]_0 [0]),
        .I4(s_axi_control_ARADDR[8]),
        .I5(\int_filter_5_reg[7]_0 [0]),
        .O(\rdata[0]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[0]_i_21 
       (.I0(\int_filter_61_reg[7]_0 [0]),
        .I1(\int_filter_29_reg[7]_0 [0]),
        .I2(s_axi_control_ARADDR[7]),
        .I3(\int_filter_45_reg[7]_0 [0]),
        .I4(s_axi_control_ARADDR[8]),
        .I5(\int_filter_13_reg[7]_0 [0]),
        .O(\rdata[0]_i_21_n_0 ));
  LUT5 #(
    .INIT(32'hAFA0C0C0)) 
    \rdata[0]_i_22 
       (.I0(\int_filter_47_reg[7]_0 [0]),
        .I1(\int_filter_15_reg[7]_0 [0]),
        .I2(s_axi_control_ARADDR[7]),
        .I3(\int_filter_31_reg[7]_0 [0]),
        .I4(s_axi_control_ARADDR[8]),
        .O(\rdata[0]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[0]_i_23 
       (.I0(\int_filter_55_reg[7]_0 [0]),
        .I1(\int_filter_23_reg[7]_0 [0]),
        .I2(s_axi_control_ARADDR[7]),
        .I3(\int_filter_39_reg[7]_0 [0]),
        .I4(s_axi_control_ARADDR[8]),
        .I5(\int_filter_7_reg[7]_0 [0]),
        .O(\rdata[0]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[0]_i_24 
       (.I0(\int_filter_51_reg[7]_0 [0]),
        .I1(\int_filter_19_reg[7]_0 [0]),
        .I2(s_axi_control_ARADDR[7]),
        .I3(\int_filter_35_reg[7]_0 [0]),
        .I4(s_axi_control_ARADDR[8]),
        .I5(\int_filter_3_reg[7]_0 [0]),
        .O(\rdata[0]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[0]_i_25 
       (.I0(\int_filter_59_reg[7]_0 [0]),
        .I1(\int_filter_27_reg[7]_0 [0]),
        .I2(s_axi_control_ARADDR[7]),
        .I3(\int_filter_43_reg[7]_0 [0]),
        .I4(s_axi_control_ARADDR[8]),
        .I5(\int_filter_11_reg[7]_0 [0]),
        .O(\rdata[0]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[0]_i_26 
       (.I0(filter_48[0]),
        .I1(filter_16[0]),
        .I2(s_axi_control_ARADDR[7]),
        .I3(filter_32[0]),
        .I4(s_axi_control_ARADDR[8]),
        .I5(Q[0]),
        .O(\rdata[0]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[0]_i_27 
       (.I0(filter_56[0]),
        .I1(filter_24[0]),
        .I2(s_axi_control_ARADDR[7]),
        .I3(filter_40[0]),
        .I4(s_axi_control_ARADDR[8]),
        .I5(filter_8[0]),
        .O(\rdata[0]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[0]_i_28 
       (.I0(filter_52[0]),
        .I1(filter_20[0]),
        .I2(s_axi_control_ARADDR[7]),
        .I3(filter_36[0]),
        .I4(s_axi_control_ARADDR[8]),
        .I5(filter_4[0]),
        .O(\rdata[0]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[0]_i_29 
       (.I0(filter_60[0]),
        .I1(filter_28[0]),
        .I2(s_axi_control_ARADDR[7]),
        .I3(filter_44[0]),
        .I4(s_axi_control_ARADDR[8]),
        .I5(filter_12[0]),
        .O(\rdata[0]_i_29_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[0]_i_3 
       (.I0(\rdata_reg[0]_i_7_n_0 ),
        .I1(s_axi_control_ARADDR[4]),
        .I2(\rdata[0]_i_8_n_0 ),
        .I3(s_axi_control_ARADDR[9]),
        .I4(\rdata_reg[0]_i_9_n_0 ),
        .O(\rdata[0]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hAFA0C0C0)) 
    \rdata[0]_i_30 
       (.I0(filter_46[0]),
        .I1(filter_14[0]),
        .I2(s_axi_control_ARADDR[7]),
        .I3(filter_30[0]),
        .I4(s_axi_control_ARADDR[8]),
        .O(\rdata[0]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[0]_i_31 
       (.I0(filter_54[0]),
        .I1(filter_22[0]),
        .I2(s_axi_control_ARADDR[7]),
        .I3(filter_38[0]),
        .I4(s_axi_control_ARADDR[8]),
        .I5(filter_6[0]),
        .O(\rdata[0]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[0]_i_32 
       (.I0(filter_50[0]),
        .I1(filter_18[0]),
        .I2(s_axi_control_ARADDR[7]),
        .I3(filter_34[0]),
        .I4(s_axi_control_ARADDR[8]),
        .I5(\int_filter_2_reg[7]_0 [0]),
        .O(\rdata[0]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[0]_i_33 
       (.I0(filter_58[0]),
        .I1(filter_26[0]),
        .I2(s_axi_control_ARADDR[7]),
        .I3(filter_42[0]),
        .I4(s_axi_control_ARADDR[8]),
        .I5(filter_10[0]),
        .O(\rdata[0]_i_33_n_0 ));
  LUT5 #(
    .INIT(32'h00000010)) 
    \rdata[0]_i_5 
       (.I0(s_axi_control_ARADDR[6]),
        .I1(s_axi_control_ARADDR[8]),
        .I2(\int_filter_63_reg[7]_0 [0]),
        .I3(s_axi_control_ARADDR[7]),
        .I4(s_axi_control_ARADDR[5]),
        .O(\rdata[0]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h00000010)) 
    \rdata[0]_i_8 
       (.I0(s_axi_control_ARADDR[6]),
        .I1(s_axi_control_ARADDR[8]),
        .I2(filter_62[0]),
        .I3(s_axi_control_ARADDR[7]),
        .I4(s_axi_control_ARADDR[5]),
        .O(\rdata[0]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \rdata[1]_i_1 
       (.I0(s_axi_control_ARADDR[1]),
        .I1(\rdata[1]_i_2_n_0 ),
        .I2(s_axi_control_ARADDR[3]),
        .I3(\rdata[1]_i_3_n_0 ),
        .I4(s_axi_control_ARADDR[0]),
        .O(\rdata[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[1]_i_18 
       (.I0(\int_filter_49_reg[7]_0 [1]),
        .I1(\int_filter_17_reg[7]_0 [1]),
        .I2(s_axi_control_ARADDR[7]),
        .I3(\int_filter_33_reg[7]_0 [1]),
        .I4(s_axi_control_ARADDR[8]),
        .I5(\int_filter_1_reg[7]_0 [1]),
        .O(\rdata[1]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[1]_i_19 
       (.I0(\int_filter_57_reg[7]_0 [1]),
        .I1(\int_filter_25_reg[7]_0 [1]),
        .I2(s_axi_control_ARADDR[7]),
        .I3(\int_filter_41_reg[7]_0 [1]),
        .I4(s_axi_control_ARADDR[8]),
        .I5(\int_filter_9_reg[7]_0 [1]),
        .O(\rdata[1]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[1]_i_2 
       (.I0(\rdata_reg[1]_i_4_n_0 ),
        .I1(s_axi_control_ARADDR[4]),
        .I2(\rdata[1]_i_5_n_0 ),
        .I3(s_axi_control_ARADDR[9]),
        .I4(\rdata_reg[1]_i_6_n_0 ),
        .O(\rdata[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[1]_i_20 
       (.I0(\int_filter_53_reg[7]_0 [1]),
        .I1(\int_filter_21_reg[7]_0 [1]),
        .I2(s_axi_control_ARADDR[7]),
        .I3(\int_filter_37_reg[7]_0 [1]),
        .I4(s_axi_control_ARADDR[8]),
        .I5(\int_filter_5_reg[7]_0 [1]),
        .O(\rdata[1]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[1]_i_21 
       (.I0(\int_filter_61_reg[7]_0 [1]),
        .I1(\int_filter_29_reg[7]_0 [1]),
        .I2(s_axi_control_ARADDR[7]),
        .I3(\int_filter_45_reg[7]_0 [1]),
        .I4(s_axi_control_ARADDR[8]),
        .I5(\int_filter_13_reg[7]_0 [1]),
        .O(\rdata[1]_i_21_n_0 ));
  LUT5 #(
    .INIT(32'hAFA0C0C0)) 
    \rdata[1]_i_22 
       (.I0(\int_filter_47_reg[7]_0 [1]),
        .I1(\int_filter_15_reg[7]_0 [1]),
        .I2(s_axi_control_ARADDR[7]),
        .I3(\int_filter_31_reg[7]_0 [1]),
        .I4(s_axi_control_ARADDR[8]),
        .O(\rdata[1]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[1]_i_23 
       (.I0(\int_filter_55_reg[7]_0 [1]),
        .I1(\int_filter_23_reg[7]_0 [1]),
        .I2(s_axi_control_ARADDR[7]),
        .I3(\int_filter_39_reg[7]_0 [1]),
        .I4(s_axi_control_ARADDR[8]),
        .I5(\int_filter_7_reg[7]_0 [1]),
        .O(\rdata[1]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[1]_i_24 
       (.I0(\int_filter_51_reg[7]_0 [1]),
        .I1(\int_filter_19_reg[7]_0 [1]),
        .I2(s_axi_control_ARADDR[7]),
        .I3(\int_filter_35_reg[7]_0 [1]),
        .I4(s_axi_control_ARADDR[8]),
        .I5(\int_filter_3_reg[7]_0 [1]),
        .O(\rdata[1]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[1]_i_25 
       (.I0(\int_filter_59_reg[7]_0 [1]),
        .I1(\int_filter_27_reg[7]_0 [1]),
        .I2(s_axi_control_ARADDR[7]),
        .I3(\int_filter_43_reg[7]_0 [1]),
        .I4(s_axi_control_ARADDR[8]),
        .I5(\int_filter_11_reg[7]_0 [1]),
        .O(\rdata[1]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[1]_i_26 
       (.I0(filter_48[1]),
        .I1(filter_16[1]),
        .I2(s_axi_control_ARADDR[7]),
        .I3(filter_32[1]),
        .I4(s_axi_control_ARADDR[8]),
        .I5(Q[1]),
        .O(\rdata[1]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[1]_i_27 
       (.I0(filter_56[1]),
        .I1(filter_24[1]),
        .I2(s_axi_control_ARADDR[7]),
        .I3(filter_40[1]),
        .I4(s_axi_control_ARADDR[8]),
        .I5(filter_8[1]),
        .O(\rdata[1]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[1]_i_28 
       (.I0(filter_52[1]),
        .I1(filter_20[1]),
        .I2(s_axi_control_ARADDR[7]),
        .I3(filter_36[1]),
        .I4(s_axi_control_ARADDR[8]),
        .I5(filter_4[1]),
        .O(\rdata[1]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[1]_i_29 
       (.I0(filter_60[1]),
        .I1(filter_28[1]),
        .I2(s_axi_control_ARADDR[7]),
        .I3(filter_44[1]),
        .I4(s_axi_control_ARADDR[8]),
        .I5(filter_12[1]),
        .O(\rdata[1]_i_29_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[1]_i_3 
       (.I0(\rdata_reg[1]_i_7_n_0 ),
        .I1(s_axi_control_ARADDR[4]),
        .I2(\rdata[1]_i_8_n_0 ),
        .I3(s_axi_control_ARADDR[9]),
        .I4(\rdata_reg[1]_i_9_n_0 ),
        .O(\rdata[1]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hAFA0C0C0)) 
    \rdata[1]_i_30 
       (.I0(filter_46[1]),
        .I1(filter_14[1]),
        .I2(s_axi_control_ARADDR[7]),
        .I3(filter_30[1]),
        .I4(s_axi_control_ARADDR[8]),
        .O(\rdata[1]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[1]_i_31 
       (.I0(filter_54[1]),
        .I1(filter_22[1]),
        .I2(s_axi_control_ARADDR[7]),
        .I3(filter_38[1]),
        .I4(s_axi_control_ARADDR[8]),
        .I5(filter_6[1]),
        .O(\rdata[1]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[1]_i_32 
       (.I0(filter_50[1]),
        .I1(filter_18[1]),
        .I2(s_axi_control_ARADDR[7]),
        .I3(filter_34[1]),
        .I4(s_axi_control_ARADDR[8]),
        .I5(\int_filter_2_reg[7]_0 [1]),
        .O(\rdata[1]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[1]_i_33 
       (.I0(filter_58[1]),
        .I1(filter_26[1]),
        .I2(s_axi_control_ARADDR[7]),
        .I3(filter_42[1]),
        .I4(s_axi_control_ARADDR[8]),
        .I5(filter_10[1]),
        .O(\rdata[1]_i_33_n_0 ));
  LUT5 #(
    .INIT(32'h00000010)) 
    \rdata[1]_i_5 
       (.I0(s_axi_control_ARADDR[6]),
        .I1(s_axi_control_ARADDR[8]),
        .I2(\int_filter_63_reg[7]_0 [1]),
        .I3(s_axi_control_ARADDR[7]),
        .I4(s_axi_control_ARADDR[5]),
        .O(\rdata[1]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h00000010)) 
    \rdata[1]_i_8 
       (.I0(s_axi_control_ARADDR[6]),
        .I1(s_axi_control_ARADDR[8]),
        .I2(filter_62[1]),
        .I3(s_axi_control_ARADDR[7]),
        .I4(s_axi_control_ARADDR[5]),
        .O(\rdata[1]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \rdata[2]_i_1 
       (.I0(s_axi_control_ARADDR[1]),
        .I1(\rdata[2]_i_2_n_0 ),
        .I2(s_axi_control_ARADDR[3]),
        .I3(\rdata[2]_i_3_n_0 ),
        .I4(s_axi_control_ARADDR[0]),
        .O(\rdata[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[2]_i_18 
       (.I0(\int_filter_49_reg[7]_0 [2]),
        .I1(\int_filter_17_reg[7]_0 [2]),
        .I2(s_axi_control_ARADDR[7]),
        .I3(\int_filter_33_reg[7]_0 [2]),
        .I4(s_axi_control_ARADDR[8]),
        .I5(\int_filter_1_reg[7]_0 [2]),
        .O(\rdata[2]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[2]_i_19 
       (.I0(\int_filter_57_reg[7]_0 [2]),
        .I1(\int_filter_25_reg[7]_0 [2]),
        .I2(s_axi_control_ARADDR[7]),
        .I3(\int_filter_41_reg[7]_0 [2]),
        .I4(s_axi_control_ARADDR[8]),
        .I5(\int_filter_9_reg[7]_0 [2]),
        .O(\rdata[2]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[2]_i_2 
       (.I0(\rdata_reg[2]_i_4_n_0 ),
        .I1(s_axi_control_ARADDR[4]),
        .I2(\rdata[2]_i_5_n_0 ),
        .I3(s_axi_control_ARADDR[9]),
        .I4(\rdata_reg[2]_i_6_n_0 ),
        .O(\rdata[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[2]_i_20 
       (.I0(\int_filter_53_reg[7]_0 [2]),
        .I1(\int_filter_21_reg[7]_0 [2]),
        .I2(s_axi_control_ARADDR[7]),
        .I3(\int_filter_37_reg[7]_0 [2]),
        .I4(s_axi_control_ARADDR[8]),
        .I5(\int_filter_5_reg[7]_0 [2]),
        .O(\rdata[2]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[2]_i_21 
       (.I0(\int_filter_61_reg[7]_0 [2]),
        .I1(\int_filter_29_reg[7]_0 [2]),
        .I2(s_axi_control_ARADDR[7]),
        .I3(\int_filter_45_reg[7]_0 [2]),
        .I4(s_axi_control_ARADDR[8]),
        .I5(\int_filter_13_reg[7]_0 [2]),
        .O(\rdata[2]_i_21_n_0 ));
  LUT5 #(
    .INIT(32'hAFA0C0C0)) 
    \rdata[2]_i_22 
       (.I0(\int_filter_47_reg[7]_0 [2]),
        .I1(\int_filter_15_reg[7]_0 [2]),
        .I2(s_axi_control_ARADDR[7]),
        .I3(\int_filter_31_reg[7]_0 [2]),
        .I4(s_axi_control_ARADDR[8]),
        .O(\rdata[2]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[2]_i_23 
       (.I0(\int_filter_55_reg[7]_0 [2]),
        .I1(\int_filter_23_reg[7]_0 [2]),
        .I2(s_axi_control_ARADDR[7]),
        .I3(\int_filter_39_reg[7]_0 [2]),
        .I4(s_axi_control_ARADDR[8]),
        .I5(\int_filter_7_reg[7]_0 [2]),
        .O(\rdata[2]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[2]_i_24 
       (.I0(\int_filter_51_reg[7]_0 [2]),
        .I1(\int_filter_19_reg[7]_0 [2]),
        .I2(s_axi_control_ARADDR[7]),
        .I3(\int_filter_35_reg[7]_0 [2]),
        .I4(s_axi_control_ARADDR[8]),
        .I5(\int_filter_3_reg[7]_0 [2]),
        .O(\rdata[2]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[2]_i_25 
       (.I0(\int_filter_59_reg[7]_0 [2]),
        .I1(\int_filter_27_reg[7]_0 [2]),
        .I2(s_axi_control_ARADDR[7]),
        .I3(\int_filter_43_reg[7]_0 [2]),
        .I4(s_axi_control_ARADDR[8]),
        .I5(\int_filter_11_reg[7]_0 [2]),
        .O(\rdata[2]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[2]_i_26 
       (.I0(filter_48[2]),
        .I1(filter_16[2]),
        .I2(s_axi_control_ARADDR[7]),
        .I3(filter_32[2]),
        .I4(s_axi_control_ARADDR[8]),
        .I5(Q[2]),
        .O(\rdata[2]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[2]_i_27 
       (.I0(filter_56[2]),
        .I1(filter_24[2]),
        .I2(s_axi_control_ARADDR[7]),
        .I3(filter_40[2]),
        .I4(s_axi_control_ARADDR[8]),
        .I5(filter_8[2]),
        .O(\rdata[2]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[2]_i_28 
       (.I0(filter_52[2]),
        .I1(filter_20[2]),
        .I2(s_axi_control_ARADDR[7]),
        .I3(filter_36[2]),
        .I4(s_axi_control_ARADDR[8]),
        .I5(filter_4[2]),
        .O(\rdata[2]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[2]_i_29 
       (.I0(filter_60[2]),
        .I1(filter_28[2]),
        .I2(s_axi_control_ARADDR[7]),
        .I3(filter_44[2]),
        .I4(s_axi_control_ARADDR[8]),
        .I5(filter_12[2]),
        .O(\rdata[2]_i_29_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[2]_i_3 
       (.I0(\rdata_reg[2]_i_7_n_0 ),
        .I1(s_axi_control_ARADDR[4]),
        .I2(\rdata[2]_i_8_n_0 ),
        .I3(s_axi_control_ARADDR[9]),
        .I4(\rdata_reg[2]_i_9_n_0 ),
        .O(\rdata[2]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hAFA0C0C0)) 
    \rdata[2]_i_30 
       (.I0(filter_46[2]),
        .I1(filter_14[2]),
        .I2(s_axi_control_ARADDR[7]),
        .I3(filter_30[2]),
        .I4(s_axi_control_ARADDR[8]),
        .O(\rdata[2]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[2]_i_31 
       (.I0(filter_54[2]),
        .I1(filter_22[2]),
        .I2(s_axi_control_ARADDR[7]),
        .I3(filter_38[2]),
        .I4(s_axi_control_ARADDR[8]),
        .I5(filter_6[2]),
        .O(\rdata[2]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[2]_i_32 
       (.I0(filter_50[2]),
        .I1(filter_18[2]),
        .I2(s_axi_control_ARADDR[7]),
        .I3(filter_34[2]),
        .I4(s_axi_control_ARADDR[8]),
        .I5(\int_filter_2_reg[7]_0 [2]),
        .O(\rdata[2]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[2]_i_33 
       (.I0(filter_58[2]),
        .I1(filter_26[2]),
        .I2(s_axi_control_ARADDR[7]),
        .I3(filter_42[2]),
        .I4(s_axi_control_ARADDR[8]),
        .I5(filter_10[2]),
        .O(\rdata[2]_i_33_n_0 ));
  LUT5 #(
    .INIT(32'h00000010)) 
    \rdata[2]_i_5 
       (.I0(s_axi_control_ARADDR[6]),
        .I1(s_axi_control_ARADDR[8]),
        .I2(\int_filter_63_reg[7]_0 [2]),
        .I3(s_axi_control_ARADDR[7]),
        .I4(s_axi_control_ARADDR[5]),
        .O(\rdata[2]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h00000010)) 
    \rdata[2]_i_8 
       (.I0(s_axi_control_ARADDR[6]),
        .I1(s_axi_control_ARADDR[8]),
        .I2(filter_62[2]),
        .I3(s_axi_control_ARADDR[7]),
        .I4(s_axi_control_ARADDR[5]),
        .O(\rdata[2]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \rdata[3]_i_1 
       (.I0(s_axi_control_ARADDR[1]),
        .I1(\rdata[3]_i_2_n_0 ),
        .I2(s_axi_control_ARADDR[3]),
        .I3(\rdata[3]_i_3_n_0 ),
        .I4(s_axi_control_ARADDR[0]),
        .O(\rdata[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[3]_i_18 
       (.I0(\int_filter_49_reg[7]_0 [3]),
        .I1(\int_filter_17_reg[7]_0 [3]),
        .I2(s_axi_control_ARADDR[7]),
        .I3(\int_filter_33_reg[7]_0 [3]),
        .I4(s_axi_control_ARADDR[8]),
        .I5(\int_filter_1_reg[7]_0 [3]),
        .O(\rdata[3]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[3]_i_19 
       (.I0(\int_filter_57_reg[7]_0 [3]),
        .I1(\int_filter_25_reg[7]_0 [3]),
        .I2(s_axi_control_ARADDR[7]),
        .I3(\int_filter_41_reg[7]_0 [3]),
        .I4(s_axi_control_ARADDR[8]),
        .I5(\int_filter_9_reg[7]_0 [3]),
        .O(\rdata[3]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[3]_i_2 
       (.I0(\rdata_reg[3]_i_4_n_0 ),
        .I1(s_axi_control_ARADDR[4]),
        .I2(\rdata[3]_i_5_n_0 ),
        .I3(s_axi_control_ARADDR[9]),
        .I4(\rdata_reg[3]_i_6_n_0 ),
        .O(\rdata[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[3]_i_20 
       (.I0(\int_filter_53_reg[7]_0 [3]),
        .I1(\int_filter_21_reg[7]_0 [3]),
        .I2(s_axi_control_ARADDR[7]),
        .I3(\int_filter_37_reg[7]_0 [3]),
        .I4(s_axi_control_ARADDR[8]),
        .I5(\int_filter_5_reg[7]_0 [3]),
        .O(\rdata[3]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[3]_i_21 
       (.I0(\int_filter_61_reg[7]_0 [3]),
        .I1(\int_filter_29_reg[7]_0 [3]),
        .I2(s_axi_control_ARADDR[7]),
        .I3(\int_filter_45_reg[7]_0 [3]),
        .I4(s_axi_control_ARADDR[8]),
        .I5(\int_filter_13_reg[7]_0 [3]),
        .O(\rdata[3]_i_21_n_0 ));
  LUT5 #(
    .INIT(32'hAFA0C0C0)) 
    \rdata[3]_i_22 
       (.I0(\int_filter_47_reg[7]_0 [3]),
        .I1(\int_filter_15_reg[7]_0 [3]),
        .I2(s_axi_control_ARADDR[7]),
        .I3(\int_filter_31_reg[7]_0 [3]),
        .I4(s_axi_control_ARADDR[8]),
        .O(\rdata[3]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[3]_i_23 
       (.I0(\int_filter_55_reg[7]_0 [3]),
        .I1(\int_filter_23_reg[7]_0 [3]),
        .I2(s_axi_control_ARADDR[7]),
        .I3(\int_filter_39_reg[7]_0 [3]),
        .I4(s_axi_control_ARADDR[8]),
        .I5(\int_filter_7_reg[7]_0 [3]),
        .O(\rdata[3]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[3]_i_24 
       (.I0(\int_filter_51_reg[7]_0 [3]),
        .I1(\int_filter_19_reg[7]_0 [3]),
        .I2(s_axi_control_ARADDR[7]),
        .I3(\int_filter_35_reg[7]_0 [3]),
        .I4(s_axi_control_ARADDR[8]),
        .I5(\int_filter_3_reg[7]_0 [3]),
        .O(\rdata[3]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[3]_i_25 
       (.I0(\int_filter_59_reg[7]_0 [3]),
        .I1(\int_filter_27_reg[7]_0 [3]),
        .I2(s_axi_control_ARADDR[7]),
        .I3(\int_filter_43_reg[7]_0 [3]),
        .I4(s_axi_control_ARADDR[8]),
        .I5(\int_filter_11_reg[7]_0 [3]),
        .O(\rdata[3]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[3]_i_26 
       (.I0(filter_48[3]),
        .I1(filter_16[3]),
        .I2(s_axi_control_ARADDR[7]),
        .I3(filter_32[3]),
        .I4(s_axi_control_ARADDR[8]),
        .I5(Q[3]),
        .O(\rdata[3]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[3]_i_27 
       (.I0(filter_56[3]),
        .I1(filter_24[3]),
        .I2(s_axi_control_ARADDR[7]),
        .I3(filter_40[3]),
        .I4(s_axi_control_ARADDR[8]),
        .I5(filter_8[3]),
        .O(\rdata[3]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[3]_i_28 
       (.I0(filter_52[3]),
        .I1(filter_20[3]),
        .I2(s_axi_control_ARADDR[7]),
        .I3(filter_36[3]),
        .I4(s_axi_control_ARADDR[8]),
        .I5(filter_4[3]),
        .O(\rdata[3]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[3]_i_29 
       (.I0(filter_60[3]),
        .I1(filter_28[3]),
        .I2(s_axi_control_ARADDR[7]),
        .I3(filter_44[3]),
        .I4(s_axi_control_ARADDR[8]),
        .I5(filter_12[3]),
        .O(\rdata[3]_i_29_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[3]_i_3 
       (.I0(\rdata_reg[3]_i_7_n_0 ),
        .I1(s_axi_control_ARADDR[4]),
        .I2(\rdata[3]_i_8_n_0 ),
        .I3(s_axi_control_ARADDR[9]),
        .I4(\rdata_reg[3]_i_9_n_0 ),
        .O(\rdata[3]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hAFA0C0C0)) 
    \rdata[3]_i_30 
       (.I0(filter_46[3]),
        .I1(filter_14[3]),
        .I2(s_axi_control_ARADDR[7]),
        .I3(filter_30[3]),
        .I4(s_axi_control_ARADDR[8]),
        .O(\rdata[3]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[3]_i_31 
       (.I0(filter_54[3]),
        .I1(filter_22[3]),
        .I2(s_axi_control_ARADDR[7]),
        .I3(filter_38[3]),
        .I4(s_axi_control_ARADDR[8]),
        .I5(filter_6[3]),
        .O(\rdata[3]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[3]_i_32 
       (.I0(filter_50[3]),
        .I1(filter_18[3]),
        .I2(s_axi_control_ARADDR[7]),
        .I3(filter_34[3]),
        .I4(s_axi_control_ARADDR[8]),
        .I5(\int_filter_2_reg[7]_0 [3]),
        .O(\rdata[3]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[3]_i_33 
       (.I0(filter_58[3]),
        .I1(filter_26[3]),
        .I2(s_axi_control_ARADDR[7]),
        .I3(filter_42[3]),
        .I4(s_axi_control_ARADDR[8]),
        .I5(filter_10[3]),
        .O(\rdata[3]_i_33_n_0 ));
  LUT5 #(
    .INIT(32'h00000010)) 
    \rdata[3]_i_5 
       (.I0(s_axi_control_ARADDR[6]),
        .I1(s_axi_control_ARADDR[8]),
        .I2(\int_filter_63_reg[7]_0 [3]),
        .I3(s_axi_control_ARADDR[7]),
        .I4(s_axi_control_ARADDR[5]),
        .O(\rdata[3]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h00000010)) 
    \rdata[3]_i_8 
       (.I0(s_axi_control_ARADDR[6]),
        .I1(s_axi_control_ARADDR[8]),
        .I2(filter_62[3]),
        .I3(s_axi_control_ARADDR[7]),
        .I4(s_axi_control_ARADDR[5]),
        .O(\rdata[3]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \rdata[4]_i_1 
       (.I0(s_axi_control_ARADDR[1]),
        .I1(\rdata[4]_i_2_n_0 ),
        .I2(s_axi_control_ARADDR[3]),
        .I3(\rdata[4]_i_3_n_0 ),
        .I4(s_axi_control_ARADDR[0]),
        .O(\rdata[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[4]_i_18 
       (.I0(\int_filter_49_reg[7]_0 [4]),
        .I1(\int_filter_17_reg[7]_0 [4]),
        .I2(s_axi_control_ARADDR[7]),
        .I3(\int_filter_33_reg[7]_0 [4]),
        .I4(s_axi_control_ARADDR[8]),
        .I5(\int_filter_1_reg[7]_0 [4]),
        .O(\rdata[4]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[4]_i_19 
       (.I0(\int_filter_57_reg[7]_0 [4]),
        .I1(\int_filter_25_reg[7]_0 [4]),
        .I2(s_axi_control_ARADDR[7]),
        .I3(\int_filter_41_reg[7]_0 [4]),
        .I4(s_axi_control_ARADDR[8]),
        .I5(\int_filter_9_reg[7]_0 [4]),
        .O(\rdata[4]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[4]_i_2 
       (.I0(\rdata_reg[4]_i_4_n_0 ),
        .I1(s_axi_control_ARADDR[4]),
        .I2(\rdata[4]_i_5_n_0 ),
        .I3(s_axi_control_ARADDR[9]),
        .I4(\rdata_reg[4]_i_6_n_0 ),
        .O(\rdata[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[4]_i_20 
       (.I0(\int_filter_53_reg[7]_0 [4]),
        .I1(\int_filter_21_reg[7]_0 [4]),
        .I2(s_axi_control_ARADDR[7]),
        .I3(\int_filter_37_reg[7]_0 [4]),
        .I4(s_axi_control_ARADDR[8]),
        .I5(\int_filter_5_reg[7]_0 [4]),
        .O(\rdata[4]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[4]_i_21 
       (.I0(\int_filter_61_reg[7]_0 [4]),
        .I1(\int_filter_29_reg[7]_0 [4]),
        .I2(s_axi_control_ARADDR[7]),
        .I3(\int_filter_45_reg[7]_0 [4]),
        .I4(s_axi_control_ARADDR[8]),
        .I5(\int_filter_13_reg[7]_0 [4]),
        .O(\rdata[4]_i_21_n_0 ));
  LUT5 #(
    .INIT(32'hAFA0C0C0)) 
    \rdata[4]_i_22 
       (.I0(\int_filter_47_reg[7]_0 [4]),
        .I1(\int_filter_15_reg[7]_0 [4]),
        .I2(s_axi_control_ARADDR[7]),
        .I3(\int_filter_31_reg[7]_0 [4]),
        .I4(s_axi_control_ARADDR[8]),
        .O(\rdata[4]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[4]_i_23 
       (.I0(\int_filter_55_reg[7]_0 [4]),
        .I1(\int_filter_23_reg[7]_0 [4]),
        .I2(s_axi_control_ARADDR[7]),
        .I3(\int_filter_39_reg[7]_0 [4]),
        .I4(s_axi_control_ARADDR[8]),
        .I5(\int_filter_7_reg[7]_0 [4]),
        .O(\rdata[4]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[4]_i_24 
       (.I0(\int_filter_51_reg[7]_0 [4]),
        .I1(\int_filter_19_reg[7]_0 [4]),
        .I2(s_axi_control_ARADDR[7]),
        .I3(\int_filter_35_reg[7]_0 [4]),
        .I4(s_axi_control_ARADDR[8]),
        .I5(\int_filter_3_reg[7]_0 [4]),
        .O(\rdata[4]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[4]_i_25 
       (.I0(\int_filter_59_reg[7]_0 [4]),
        .I1(\int_filter_27_reg[7]_0 [4]),
        .I2(s_axi_control_ARADDR[7]),
        .I3(\int_filter_43_reg[7]_0 [4]),
        .I4(s_axi_control_ARADDR[8]),
        .I5(\int_filter_11_reg[7]_0 [4]),
        .O(\rdata[4]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[4]_i_26 
       (.I0(filter_48[4]),
        .I1(filter_16[4]),
        .I2(s_axi_control_ARADDR[7]),
        .I3(filter_32[4]),
        .I4(s_axi_control_ARADDR[8]),
        .I5(Q[4]),
        .O(\rdata[4]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[4]_i_27 
       (.I0(filter_56[4]),
        .I1(filter_24[4]),
        .I2(s_axi_control_ARADDR[7]),
        .I3(filter_40[4]),
        .I4(s_axi_control_ARADDR[8]),
        .I5(filter_8[4]),
        .O(\rdata[4]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[4]_i_28 
       (.I0(filter_52[4]),
        .I1(filter_20[4]),
        .I2(s_axi_control_ARADDR[7]),
        .I3(filter_36[4]),
        .I4(s_axi_control_ARADDR[8]),
        .I5(filter_4[4]),
        .O(\rdata[4]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[4]_i_29 
       (.I0(filter_60[4]),
        .I1(filter_28[4]),
        .I2(s_axi_control_ARADDR[7]),
        .I3(filter_44[4]),
        .I4(s_axi_control_ARADDR[8]),
        .I5(filter_12[4]),
        .O(\rdata[4]_i_29_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[4]_i_3 
       (.I0(\rdata_reg[4]_i_7_n_0 ),
        .I1(s_axi_control_ARADDR[4]),
        .I2(\rdata[4]_i_8_n_0 ),
        .I3(s_axi_control_ARADDR[9]),
        .I4(\rdata_reg[4]_i_9_n_0 ),
        .O(\rdata[4]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hAFA0C0C0)) 
    \rdata[4]_i_30 
       (.I0(filter_46[4]),
        .I1(filter_14[4]),
        .I2(s_axi_control_ARADDR[7]),
        .I3(filter_30[4]),
        .I4(s_axi_control_ARADDR[8]),
        .O(\rdata[4]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[4]_i_31 
       (.I0(filter_54[4]),
        .I1(filter_22[4]),
        .I2(s_axi_control_ARADDR[7]),
        .I3(filter_38[4]),
        .I4(s_axi_control_ARADDR[8]),
        .I5(filter_6[4]),
        .O(\rdata[4]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[4]_i_32 
       (.I0(filter_50[4]),
        .I1(filter_18[4]),
        .I2(s_axi_control_ARADDR[7]),
        .I3(filter_34[4]),
        .I4(s_axi_control_ARADDR[8]),
        .I5(\int_filter_2_reg[7]_0 [4]),
        .O(\rdata[4]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[4]_i_33 
       (.I0(filter_58[4]),
        .I1(filter_26[4]),
        .I2(s_axi_control_ARADDR[7]),
        .I3(filter_42[4]),
        .I4(s_axi_control_ARADDR[8]),
        .I5(filter_10[4]),
        .O(\rdata[4]_i_33_n_0 ));
  LUT5 #(
    .INIT(32'h00000010)) 
    \rdata[4]_i_5 
       (.I0(s_axi_control_ARADDR[6]),
        .I1(s_axi_control_ARADDR[8]),
        .I2(\int_filter_63_reg[7]_0 [4]),
        .I3(s_axi_control_ARADDR[7]),
        .I4(s_axi_control_ARADDR[5]),
        .O(\rdata[4]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h00000010)) 
    \rdata[4]_i_8 
       (.I0(s_axi_control_ARADDR[6]),
        .I1(s_axi_control_ARADDR[8]),
        .I2(filter_62[4]),
        .I3(s_axi_control_ARADDR[7]),
        .I4(s_axi_control_ARADDR[5]),
        .O(\rdata[4]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \rdata[5]_i_1 
       (.I0(s_axi_control_ARADDR[1]),
        .I1(\rdata[5]_i_2_n_0 ),
        .I2(s_axi_control_ARADDR[3]),
        .I3(\rdata[5]_i_3_n_0 ),
        .I4(s_axi_control_ARADDR[0]),
        .O(\rdata[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[5]_i_18 
       (.I0(\int_filter_49_reg[7]_0 [5]),
        .I1(\int_filter_17_reg[7]_0 [5]),
        .I2(s_axi_control_ARADDR[7]),
        .I3(\int_filter_33_reg[7]_0 [5]),
        .I4(s_axi_control_ARADDR[8]),
        .I5(\int_filter_1_reg[7]_0 [5]),
        .O(\rdata[5]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[5]_i_19 
       (.I0(\int_filter_57_reg[7]_0 [5]),
        .I1(\int_filter_25_reg[7]_0 [5]),
        .I2(s_axi_control_ARADDR[7]),
        .I3(\int_filter_41_reg[7]_0 [5]),
        .I4(s_axi_control_ARADDR[8]),
        .I5(\int_filter_9_reg[7]_0 [5]),
        .O(\rdata[5]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[5]_i_2 
       (.I0(\rdata_reg[5]_i_4_n_0 ),
        .I1(s_axi_control_ARADDR[4]),
        .I2(\rdata[5]_i_5_n_0 ),
        .I3(s_axi_control_ARADDR[9]),
        .I4(\rdata_reg[5]_i_6_n_0 ),
        .O(\rdata[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[5]_i_20 
       (.I0(\int_filter_53_reg[7]_0 [5]),
        .I1(\int_filter_21_reg[7]_0 [5]),
        .I2(s_axi_control_ARADDR[7]),
        .I3(\int_filter_37_reg[7]_0 [5]),
        .I4(s_axi_control_ARADDR[8]),
        .I5(\int_filter_5_reg[7]_0 [5]),
        .O(\rdata[5]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[5]_i_21 
       (.I0(\int_filter_61_reg[7]_0 [5]),
        .I1(\int_filter_29_reg[7]_0 [5]),
        .I2(s_axi_control_ARADDR[7]),
        .I3(\int_filter_45_reg[7]_0 [5]),
        .I4(s_axi_control_ARADDR[8]),
        .I5(\int_filter_13_reg[7]_0 [5]),
        .O(\rdata[5]_i_21_n_0 ));
  LUT5 #(
    .INIT(32'hAFA0C0C0)) 
    \rdata[5]_i_22 
       (.I0(\int_filter_47_reg[7]_0 [5]),
        .I1(\int_filter_15_reg[7]_0 [5]),
        .I2(s_axi_control_ARADDR[7]),
        .I3(\int_filter_31_reg[7]_0 [5]),
        .I4(s_axi_control_ARADDR[8]),
        .O(\rdata[5]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[5]_i_23 
       (.I0(\int_filter_55_reg[7]_0 [5]),
        .I1(\int_filter_23_reg[7]_0 [5]),
        .I2(s_axi_control_ARADDR[7]),
        .I3(\int_filter_39_reg[7]_0 [5]),
        .I4(s_axi_control_ARADDR[8]),
        .I5(\int_filter_7_reg[7]_0 [5]),
        .O(\rdata[5]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[5]_i_24 
       (.I0(\int_filter_51_reg[7]_0 [5]),
        .I1(\int_filter_19_reg[7]_0 [5]),
        .I2(s_axi_control_ARADDR[7]),
        .I3(\int_filter_35_reg[7]_0 [5]),
        .I4(s_axi_control_ARADDR[8]),
        .I5(\int_filter_3_reg[7]_0 [5]),
        .O(\rdata[5]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[5]_i_25 
       (.I0(\int_filter_59_reg[7]_0 [5]),
        .I1(\int_filter_27_reg[7]_0 [5]),
        .I2(s_axi_control_ARADDR[7]),
        .I3(\int_filter_43_reg[7]_0 [5]),
        .I4(s_axi_control_ARADDR[8]),
        .I5(\int_filter_11_reg[7]_0 [5]),
        .O(\rdata[5]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[5]_i_26 
       (.I0(filter_48[5]),
        .I1(filter_16[5]),
        .I2(s_axi_control_ARADDR[7]),
        .I3(filter_32[5]),
        .I4(s_axi_control_ARADDR[8]),
        .I5(Q[5]),
        .O(\rdata[5]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[5]_i_27 
       (.I0(filter_56[5]),
        .I1(filter_24[5]),
        .I2(s_axi_control_ARADDR[7]),
        .I3(filter_40[5]),
        .I4(s_axi_control_ARADDR[8]),
        .I5(filter_8[5]),
        .O(\rdata[5]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[5]_i_28 
       (.I0(filter_52[5]),
        .I1(filter_20[5]),
        .I2(s_axi_control_ARADDR[7]),
        .I3(filter_36[5]),
        .I4(s_axi_control_ARADDR[8]),
        .I5(filter_4[5]),
        .O(\rdata[5]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[5]_i_29 
       (.I0(filter_60[5]),
        .I1(filter_28[5]),
        .I2(s_axi_control_ARADDR[7]),
        .I3(filter_44[5]),
        .I4(s_axi_control_ARADDR[8]),
        .I5(filter_12[5]),
        .O(\rdata[5]_i_29_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[5]_i_3 
       (.I0(\rdata_reg[5]_i_7_n_0 ),
        .I1(s_axi_control_ARADDR[4]),
        .I2(\rdata[5]_i_8_n_0 ),
        .I3(s_axi_control_ARADDR[9]),
        .I4(\rdata_reg[5]_i_9_n_0 ),
        .O(\rdata[5]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hAFA0C0C0)) 
    \rdata[5]_i_30 
       (.I0(filter_46[5]),
        .I1(filter_14[5]),
        .I2(s_axi_control_ARADDR[7]),
        .I3(filter_30[5]),
        .I4(s_axi_control_ARADDR[8]),
        .O(\rdata[5]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[5]_i_31 
       (.I0(filter_54[5]),
        .I1(filter_22[5]),
        .I2(s_axi_control_ARADDR[7]),
        .I3(filter_38[5]),
        .I4(s_axi_control_ARADDR[8]),
        .I5(filter_6[5]),
        .O(\rdata[5]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[5]_i_32 
       (.I0(filter_50[5]),
        .I1(filter_18[5]),
        .I2(s_axi_control_ARADDR[7]),
        .I3(filter_34[5]),
        .I4(s_axi_control_ARADDR[8]),
        .I5(\int_filter_2_reg[7]_0 [5]),
        .O(\rdata[5]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[5]_i_33 
       (.I0(filter_58[5]),
        .I1(filter_26[5]),
        .I2(s_axi_control_ARADDR[7]),
        .I3(filter_42[5]),
        .I4(s_axi_control_ARADDR[8]),
        .I5(filter_10[5]),
        .O(\rdata[5]_i_33_n_0 ));
  LUT5 #(
    .INIT(32'h00000010)) 
    \rdata[5]_i_5 
       (.I0(s_axi_control_ARADDR[6]),
        .I1(s_axi_control_ARADDR[8]),
        .I2(\int_filter_63_reg[7]_0 [5]),
        .I3(s_axi_control_ARADDR[7]),
        .I4(s_axi_control_ARADDR[5]),
        .O(\rdata[5]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h00000010)) 
    \rdata[5]_i_8 
       (.I0(s_axi_control_ARADDR[6]),
        .I1(s_axi_control_ARADDR[8]),
        .I2(filter_62[5]),
        .I3(s_axi_control_ARADDR[7]),
        .I4(s_axi_control_ARADDR[5]),
        .O(\rdata[5]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \rdata[6]_i_1 
       (.I0(s_axi_control_ARADDR[1]),
        .I1(\rdata[6]_i_2_n_0 ),
        .I2(s_axi_control_ARADDR[3]),
        .I3(\rdata[6]_i_3_n_0 ),
        .I4(s_axi_control_ARADDR[0]),
        .O(\rdata[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[6]_i_18 
       (.I0(\int_filter_49_reg[7]_0 [6]),
        .I1(\int_filter_17_reg[7]_0 [6]),
        .I2(s_axi_control_ARADDR[7]),
        .I3(\int_filter_33_reg[7]_0 [6]),
        .I4(s_axi_control_ARADDR[8]),
        .I5(\int_filter_1_reg[7]_0 [6]),
        .O(\rdata[6]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[6]_i_19 
       (.I0(\int_filter_57_reg[7]_0 [6]),
        .I1(\int_filter_25_reg[7]_0 [6]),
        .I2(s_axi_control_ARADDR[7]),
        .I3(\int_filter_41_reg[7]_0 [6]),
        .I4(s_axi_control_ARADDR[8]),
        .I5(\int_filter_9_reg[7]_0 [6]),
        .O(\rdata[6]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[6]_i_2 
       (.I0(\rdata_reg[6]_i_4_n_0 ),
        .I1(s_axi_control_ARADDR[4]),
        .I2(\rdata[6]_i_5_n_0 ),
        .I3(s_axi_control_ARADDR[9]),
        .I4(\rdata_reg[6]_i_6_n_0 ),
        .O(\rdata[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[6]_i_20 
       (.I0(\int_filter_53_reg[7]_0 [6]),
        .I1(\int_filter_21_reg[7]_0 [6]),
        .I2(s_axi_control_ARADDR[7]),
        .I3(\int_filter_37_reg[7]_0 [6]),
        .I4(s_axi_control_ARADDR[8]),
        .I5(\int_filter_5_reg[7]_0 [6]),
        .O(\rdata[6]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[6]_i_21 
       (.I0(\int_filter_61_reg[7]_0 [6]),
        .I1(\int_filter_29_reg[7]_0 [6]),
        .I2(s_axi_control_ARADDR[7]),
        .I3(\int_filter_45_reg[7]_0 [6]),
        .I4(s_axi_control_ARADDR[8]),
        .I5(\int_filter_13_reg[7]_0 [6]),
        .O(\rdata[6]_i_21_n_0 ));
  LUT5 #(
    .INIT(32'hAFA0C0C0)) 
    \rdata[6]_i_22 
       (.I0(\int_filter_47_reg[7]_0 [6]),
        .I1(\int_filter_15_reg[7]_0 [6]),
        .I2(s_axi_control_ARADDR[7]),
        .I3(\int_filter_31_reg[7]_0 [6]),
        .I4(s_axi_control_ARADDR[8]),
        .O(\rdata[6]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[6]_i_23 
       (.I0(\int_filter_55_reg[7]_0 [6]),
        .I1(\int_filter_23_reg[7]_0 [6]),
        .I2(s_axi_control_ARADDR[7]),
        .I3(\int_filter_39_reg[7]_0 [6]),
        .I4(s_axi_control_ARADDR[8]),
        .I5(\int_filter_7_reg[7]_0 [6]),
        .O(\rdata[6]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[6]_i_24 
       (.I0(\int_filter_51_reg[7]_0 [6]),
        .I1(\int_filter_19_reg[7]_0 [6]),
        .I2(s_axi_control_ARADDR[7]),
        .I3(\int_filter_35_reg[7]_0 [6]),
        .I4(s_axi_control_ARADDR[8]),
        .I5(\int_filter_3_reg[7]_0 [6]),
        .O(\rdata[6]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[6]_i_25 
       (.I0(\int_filter_59_reg[7]_0 [6]),
        .I1(\int_filter_27_reg[7]_0 [6]),
        .I2(s_axi_control_ARADDR[7]),
        .I3(\int_filter_43_reg[7]_0 [6]),
        .I4(s_axi_control_ARADDR[8]),
        .I5(\int_filter_11_reg[7]_0 [6]),
        .O(\rdata[6]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[6]_i_26 
       (.I0(filter_48[6]),
        .I1(filter_16[6]),
        .I2(s_axi_control_ARADDR[7]),
        .I3(filter_32[6]),
        .I4(s_axi_control_ARADDR[8]),
        .I5(Q[6]),
        .O(\rdata[6]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[6]_i_27 
       (.I0(filter_56[6]),
        .I1(filter_24[6]),
        .I2(s_axi_control_ARADDR[7]),
        .I3(filter_40[6]),
        .I4(s_axi_control_ARADDR[8]),
        .I5(filter_8[6]),
        .O(\rdata[6]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[6]_i_28 
       (.I0(filter_52[6]),
        .I1(filter_20[6]),
        .I2(s_axi_control_ARADDR[7]),
        .I3(filter_36[6]),
        .I4(s_axi_control_ARADDR[8]),
        .I5(filter_4[6]),
        .O(\rdata[6]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[6]_i_29 
       (.I0(filter_60[6]),
        .I1(filter_28[6]),
        .I2(s_axi_control_ARADDR[7]),
        .I3(filter_44[6]),
        .I4(s_axi_control_ARADDR[8]),
        .I5(filter_12[6]),
        .O(\rdata[6]_i_29_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[6]_i_3 
       (.I0(\rdata_reg[6]_i_7_n_0 ),
        .I1(s_axi_control_ARADDR[4]),
        .I2(\rdata[6]_i_8_n_0 ),
        .I3(s_axi_control_ARADDR[9]),
        .I4(\rdata_reg[6]_i_9_n_0 ),
        .O(\rdata[6]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hAFA0C0C0)) 
    \rdata[6]_i_30 
       (.I0(filter_46[6]),
        .I1(filter_14[6]),
        .I2(s_axi_control_ARADDR[7]),
        .I3(filter_30[6]),
        .I4(s_axi_control_ARADDR[8]),
        .O(\rdata[6]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[6]_i_31 
       (.I0(filter_54[6]),
        .I1(filter_22[6]),
        .I2(s_axi_control_ARADDR[7]),
        .I3(filter_38[6]),
        .I4(s_axi_control_ARADDR[8]),
        .I5(filter_6[6]),
        .O(\rdata[6]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[6]_i_32 
       (.I0(filter_50[6]),
        .I1(filter_18[6]),
        .I2(s_axi_control_ARADDR[7]),
        .I3(filter_34[6]),
        .I4(s_axi_control_ARADDR[8]),
        .I5(\int_filter_2_reg[7]_0 [6]),
        .O(\rdata[6]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[6]_i_33 
       (.I0(filter_58[6]),
        .I1(filter_26[6]),
        .I2(s_axi_control_ARADDR[7]),
        .I3(filter_42[6]),
        .I4(s_axi_control_ARADDR[8]),
        .I5(filter_10[6]),
        .O(\rdata[6]_i_33_n_0 ));
  LUT5 #(
    .INIT(32'h00000010)) 
    \rdata[6]_i_5 
       (.I0(s_axi_control_ARADDR[6]),
        .I1(s_axi_control_ARADDR[8]),
        .I2(\int_filter_63_reg[7]_0 [6]),
        .I3(s_axi_control_ARADDR[7]),
        .I4(s_axi_control_ARADDR[5]),
        .O(\rdata[6]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h00000010)) 
    \rdata[6]_i_8 
       (.I0(s_axi_control_ARADDR[6]),
        .I1(s_axi_control_ARADDR[8]),
        .I2(filter_62[6]),
        .I3(s_axi_control_ARADDR[7]),
        .I4(s_axi_control_ARADDR[5]),
        .O(\rdata[6]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \rdata[7]_i_1 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(\FSM_onehot_rstate_reg[1]_0 ),
        .I2(s_axi_control_ARVALID),
        .O(\rdata[7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000010)) 
    \rdata[7]_i_10 
       (.I0(s_axi_control_ARADDR[6]),
        .I1(s_axi_control_ARADDR[8]),
        .I2(filter_62[7]),
        .I3(s_axi_control_ARADDR[7]),
        .I4(s_axi_control_ARADDR[5]),
        .O(\rdata[7]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \rdata[7]_i_2 
       (.I0(s_axi_control_ARVALID),
        .I1(\FSM_onehot_rstate_reg[1]_0 ),
        .O(\rdata[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[7]_i_20 
       (.I0(\int_filter_49_reg[7]_0 [7]),
        .I1(\int_filter_17_reg[7]_0 [7]),
        .I2(s_axi_control_ARADDR[7]),
        .I3(\int_filter_33_reg[7]_0 [7]),
        .I4(s_axi_control_ARADDR[8]),
        .I5(\int_filter_1_reg[7]_0 [7]),
        .O(\rdata[7]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[7]_i_21 
       (.I0(\int_filter_57_reg[7]_0 [7]),
        .I1(\int_filter_25_reg[7]_0 [7]),
        .I2(s_axi_control_ARADDR[7]),
        .I3(\int_filter_41_reg[7]_0 [7]),
        .I4(s_axi_control_ARADDR[8]),
        .I5(\int_filter_9_reg[7]_0 [7]),
        .O(\rdata[7]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[7]_i_22 
       (.I0(\int_filter_53_reg[7]_0 [7]),
        .I1(\int_filter_21_reg[7]_0 [7]),
        .I2(s_axi_control_ARADDR[7]),
        .I3(\int_filter_37_reg[7]_0 [7]),
        .I4(s_axi_control_ARADDR[8]),
        .I5(\int_filter_5_reg[7]_0 [7]),
        .O(\rdata[7]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[7]_i_23 
       (.I0(\int_filter_61_reg[7]_0 [7]),
        .I1(\int_filter_29_reg[7]_0 [7]),
        .I2(s_axi_control_ARADDR[7]),
        .I3(\int_filter_45_reg[7]_0 [7]),
        .I4(s_axi_control_ARADDR[8]),
        .I5(\int_filter_13_reg[7]_0 [7]),
        .O(\rdata[7]_i_23_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \rdata[7]_i_24 
       (.I0(\int_filter_47_reg[7]_0 [7]),
        .I1(\int_filter_15_reg[7]_0 [7]),
        .I2(s_axi_control_ARADDR[7]),
        .I3(s_axi_control_ARADDR[8]),
        .I4(\int_filter_31_reg[7]_0 [7]),
        .O(\rdata[7]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[7]_i_25 
       (.I0(\int_filter_55_reg[7]_0 [7]),
        .I1(\int_filter_23_reg[7]_0 [7]),
        .I2(s_axi_control_ARADDR[7]),
        .I3(\int_filter_39_reg[7]_0 [7]),
        .I4(s_axi_control_ARADDR[8]),
        .I5(\int_filter_7_reg[7]_0 [7]),
        .O(\rdata[7]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[7]_i_26 
       (.I0(\int_filter_51_reg[7]_0 [7]),
        .I1(\int_filter_19_reg[7]_0 [7]),
        .I2(s_axi_control_ARADDR[7]),
        .I3(\int_filter_35_reg[7]_0 [7]),
        .I4(s_axi_control_ARADDR[8]),
        .I5(\int_filter_3_reg[7]_0 [7]),
        .O(\rdata[7]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[7]_i_27 
       (.I0(\int_filter_59_reg[7]_0 [7]),
        .I1(\int_filter_27_reg[7]_0 [7]),
        .I2(s_axi_control_ARADDR[7]),
        .I3(\int_filter_43_reg[7]_0 [7]),
        .I4(s_axi_control_ARADDR[8]),
        .I5(\int_filter_11_reg[7]_0 [7]),
        .O(\rdata[7]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[7]_i_28 
       (.I0(filter_48[7]),
        .I1(filter_16[7]),
        .I2(s_axi_control_ARADDR[7]),
        .I3(filter_32[7]),
        .I4(s_axi_control_ARADDR[8]),
        .I5(Q[7]),
        .O(\rdata[7]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[7]_i_29 
       (.I0(filter_56[7]),
        .I1(filter_24[7]),
        .I2(s_axi_control_ARADDR[7]),
        .I3(filter_40[7]),
        .I4(s_axi_control_ARADDR[8]),
        .I5(filter_8[7]),
        .O(\rdata[7]_i_29_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \rdata[7]_i_3 
       (.I0(s_axi_control_ARADDR[1]),
        .I1(\rdata[7]_i_4_n_0 ),
        .I2(s_axi_control_ARADDR[3]),
        .I3(\rdata[7]_i_5_n_0 ),
        .I4(s_axi_control_ARADDR[0]),
        .O(\rdata[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[7]_i_30 
       (.I0(filter_52[7]),
        .I1(filter_20[7]),
        .I2(s_axi_control_ARADDR[7]),
        .I3(filter_36[7]),
        .I4(s_axi_control_ARADDR[8]),
        .I5(filter_4[7]),
        .O(\rdata[7]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[7]_i_31 
       (.I0(filter_60[7]),
        .I1(filter_28[7]),
        .I2(s_axi_control_ARADDR[7]),
        .I3(filter_44[7]),
        .I4(s_axi_control_ARADDR[8]),
        .I5(filter_12[7]),
        .O(\rdata[7]_i_31_n_0 ));
  LUT5 #(
    .INIT(32'hAFA0C0C0)) 
    \rdata[7]_i_32 
       (.I0(filter_46[7]),
        .I1(filter_14[7]),
        .I2(s_axi_control_ARADDR[7]),
        .I3(filter_30[7]),
        .I4(s_axi_control_ARADDR[8]),
        .O(\rdata[7]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[7]_i_33 
       (.I0(filter_54[7]),
        .I1(filter_22[7]),
        .I2(s_axi_control_ARADDR[7]),
        .I3(filter_38[7]),
        .I4(s_axi_control_ARADDR[8]),
        .I5(filter_6[7]),
        .O(\rdata[7]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[7]_i_34 
       (.I0(filter_50[7]),
        .I1(filter_18[7]),
        .I2(s_axi_control_ARADDR[7]),
        .I3(filter_34[7]),
        .I4(s_axi_control_ARADDR[8]),
        .I5(\int_filter_2_reg[7]_0 [7]),
        .O(\rdata[7]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[7]_i_35 
       (.I0(filter_58[7]),
        .I1(filter_26[7]),
        .I2(s_axi_control_ARADDR[7]),
        .I3(filter_42[7]),
        .I4(s_axi_control_ARADDR[8]),
        .I5(filter_10[7]),
        .O(\rdata[7]_i_35_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[7]_i_4 
       (.I0(\rdata_reg[7]_i_6_n_0 ),
        .I1(s_axi_control_ARADDR[4]),
        .I2(\rdata[7]_i_7_n_0 ),
        .I3(s_axi_control_ARADDR[9]),
        .I4(\rdata_reg[7]_i_8_n_0 ),
        .O(\rdata[7]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[7]_i_5 
       (.I0(\rdata_reg[7]_i_9_n_0 ),
        .I1(s_axi_control_ARADDR[4]),
        .I2(\rdata[7]_i_10_n_0 ),
        .I3(s_axi_control_ARADDR[9]),
        .I4(\rdata_reg[7]_i_11_n_0 ),
        .O(\rdata[7]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h00000010)) 
    \rdata[7]_i_7 
       (.I0(s_axi_control_ARADDR[6]),
        .I1(s_axi_control_ARADDR[8]),
        .I2(\int_filter_63_reg[7]_0 [7]),
        .I3(s_axi_control_ARADDR[7]),
        .I4(s_axi_control_ARADDR[5]),
        .O(\rdata[7]_i_7_n_0 ));
  FDRE \rdata_reg[0] 
       (.C(ap_clk),
        .CE(\rdata[7]_i_2_n_0 ),
        .D(\rdata[0]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[0]),
        .R(\rdata[7]_i_1_n_0 ));
  MUXF7 \rdata_reg[0]_i_10 
       (.I0(\rdata[0]_i_18_n_0 ),
        .I1(\rdata[0]_i_19_n_0 ),
        .O(\rdata_reg[0]_i_10_n_0 ),
        .S(s_axi_control_ARADDR[6]));
  MUXF7 \rdata_reg[0]_i_11 
       (.I0(\rdata[0]_i_20_n_0 ),
        .I1(\rdata[0]_i_21_n_0 ),
        .O(\rdata_reg[0]_i_11_n_0 ),
        .S(s_axi_control_ARADDR[6]));
  MUXF7 \rdata_reg[0]_i_12 
       (.I0(\rdata[0]_i_22_n_0 ),
        .I1(\rdata[0]_i_23_n_0 ),
        .O(\rdata_reg[0]_i_12_n_0 ),
        .S(s_axi_control_ARADDR[6]));
  MUXF7 \rdata_reg[0]_i_13 
       (.I0(\rdata[0]_i_24_n_0 ),
        .I1(\rdata[0]_i_25_n_0 ),
        .O(\rdata_reg[0]_i_13_n_0 ),
        .S(s_axi_control_ARADDR[6]));
  MUXF7 \rdata_reg[0]_i_14 
       (.I0(\rdata[0]_i_26_n_0 ),
        .I1(\rdata[0]_i_27_n_0 ),
        .O(\rdata_reg[0]_i_14_n_0 ),
        .S(s_axi_control_ARADDR[6]));
  MUXF7 \rdata_reg[0]_i_15 
       (.I0(\rdata[0]_i_28_n_0 ),
        .I1(\rdata[0]_i_29_n_0 ),
        .O(\rdata_reg[0]_i_15_n_0 ),
        .S(s_axi_control_ARADDR[6]));
  MUXF7 \rdata_reg[0]_i_16 
       (.I0(\rdata[0]_i_30_n_0 ),
        .I1(\rdata[0]_i_31_n_0 ),
        .O(\rdata_reg[0]_i_16_n_0 ),
        .S(s_axi_control_ARADDR[6]));
  MUXF7 \rdata_reg[0]_i_17 
       (.I0(\rdata[0]_i_32_n_0 ),
        .I1(\rdata[0]_i_33_n_0 ),
        .O(\rdata_reg[0]_i_17_n_0 ),
        .S(s_axi_control_ARADDR[6]));
  MUXF8 \rdata_reg[0]_i_4 
       (.I0(\rdata_reg[0]_i_10_n_0 ),
        .I1(\rdata_reg[0]_i_11_n_0 ),
        .O(\rdata_reg[0]_i_4_n_0 ),
        .S(s_axi_control_ARADDR[5]));
  MUXF8 \rdata_reg[0]_i_6 
       (.I0(\rdata_reg[0]_i_12_n_0 ),
        .I1(\rdata_reg[0]_i_13_n_0 ),
        .O(\rdata_reg[0]_i_6_n_0 ),
        .S(s_axi_control_ARADDR[5]));
  MUXF8 \rdata_reg[0]_i_7 
       (.I0(\rdata_reg[0]_i_14_n_0 ),
        .I1(\rdata_reg[0]_i_15_n_0 ),
        .O(\rdata_reg[0]_i_7_n_0 ),
        .S(s_axi_control_ARADDR[5]));
  MUXF8 \rdata_reg[0]_i_9 
       (.I0(\rdata_reg[0]_i_16_n_0 ),
        .I1(\rdata_reg[0]_i_17_n_0 ),
        .O(\rdata_reg[0]_i_9_n_0 ),
        .S(s_axi_control_ARADDR[5]));
  FDRE \rdata_reg[1] 
       (.C(ap_clk),
        .CE(\rdata[7]_i_2_n_0 ),
        .D(\rdata[1]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[1]),
        .R(\rdata[7]_i_1_n_0 ));
  MUXF7 \rdata_reg[1]_i_10 
       (.I0(\rdata[1]_i_18_n_0 ),
        .I1(\rdata[1]_i_19_n_0 ),
        .O(\rdata_reg[1]_i_10_n_0 ),
        .S(s_axi_control_ARADDR[6]));
  MUXF7 \rdata_reg[1]_i_11 
       (.I0(\rdata[1]_i_20_n_0 ),
        .I1(\rdata[1]_i_21_n_0 ),
        .O(\rdata_reg[1]_i_11_n_0 ),
        .S(s_axi_control_ARADDR[6]));
  MUXF7 \rdata_reg[1]_i_12 
       (.I0(\rdata[1]_i_22_n_0 ),
        .I1(\rdata[1]_i_23_n_0 ),
        .O(\rdata_reg[1]_i_12_n_0 ),
        .S(s_axi_control_ARADDR[6]));
  MUXF7 \rdata_reg[1]_i_13 
       (.I0(\rdata[1]_i_24_n_0 ),
        .I1(\rdata[1]_i_25_n_0 ),
        .O(\rdata_reg[1]_i_13_n_0 ),
        .S(s_axi_control_ARADDR[6]));
  MUXF7 \rdata_reg[1]_i_14 
       (.I0(\rdata[1]_i_26_n_0 ),
        .I1(\rdata[1]_i_27_n_0 ),
        .O(\rdata_reg[1]_i_14_n_0 ),
        .S(s_axi_control_ARADDR[6]));
  MUXF7 \rdata_reg[1]_i_15 
       (.I0(\rdata[1]_i_28_n_0 ),
        .I1(\rdata[1]_i_29_n_0 ),
        .O(\rdata_reg[1]_i_15_n_0 ),
        .S(s_axi_control_ARADDR[6]));
  MUXF7 \rdata_reg[1]_i_16 
       (.I0(\rdata[1]_i_30_n_0 ),
        .I1(\rdata[1]_i_31_n_0 ),
        .O(\rdata_reg[1]_i_16_n_0 ),
        .S(s_axi_control_ARADDR[6]));
  MUXF7 \rdata_reg[1]_i_17 
       (.I0(\rdata[1]_i_32_n_0 ),
        .I1(\rdata[1]_i_33_n_0 ),
        .O(\rdata_reg[1]_i_17_n_0 ),
        .S(s_axi_control_ARADDR[6]));
  MUXF8 \rdata_reg[1]_i_4 
       (.I0(\rdata_reg[1]_i_10_n_0 ),
        .I1(\rdata_reg[1]_i_11_n_0 ),
        .O(\rdata_reg[1]_i_4_n_0 ),
        .S(s_axi_control_ARADDR[5]));
  MUXF8 \rdata_reg[1]_i_6 
       (.I0(\rdata_reg[1]_i_12_n_0 ),
        .I1(\rdata_reg[1]_i_13_n_0 ),
        .O(\rdata_reg[1]_i_6_n_0 ),
        .S(s_axi_control_ARADDR[5]));
  MUXF8 \rdata_reg[1]_i_7 
       (.I0(\rdata_reg[1]_i_14_n_0 ),
        .I1(\rdata_reg[1]_i_15_n_0 ),
        .O(\rdata_reg[1]_i_7_n_0 ),
        .S(s_axi_control_ARADDR[5]));
  MUXF8 \rdata_reg[1]_i_9 
       (.I0(\rdata_reg[1]_i_16_n_0 ),
        .I1(\rdata_reg[1]_i_17_n_0 ),
        .O(\rdata_reg[1]_i_9_n_0 ),
        .S(s_axi_control_ARADDR[5]));
  FDRE \rdata_reg[2] 
       (.C(ap_clk),
        .CE(\rdata[7]_i_2_n_0 ),
        .D(\rdata[2]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[2]),
        .R(\rdata[7]_i_1_n_0 ));
  MUXF7 \rdata_reg[2]_i_10 
       (.I0(\rdata[2]_i_18_n_0 ),
        .I1(\rdata[2]_i_19_n_0 ),
        .O(\rdata_reg[2]_i_10_n_0 ),
        .S(s_axi_control_ARADDR[6]));
  MUXF7 \rdata_reg[2]_i_11 
       (.I0(\rdata[2]_i_20_n_0 ),
        .I1(\rdata[2]_i_21_n_0 ),
        .O(\rdata_reg[2]_i_11_n_0 ),
        .S(s_axi_control_ARADDR[6]));
  MUXF7 \rdata_reg[2]_i_12 
       (.I0(\rdata[2]_i_22_n_0 ),
        .I1(\rdata[2]_i_23_n_0 ),
        .O(\rdata_reg[2]_i_12_n_0 ),
        .S(s_axi_control_ARADDR[6]));
  MUXF7 \rdata_reg[2]_i_13 
       (.I0(\rdata[2]_i_24_n_0 ),
        .I1(\rdata[2]_i_25_n_0 ),
        .O(\rdata_reg[2]_i_13_n_0 ),
        .S(s_axi_control_ARADDR[6]));
  MUXF7 \rdata_reg[2]_i_14 
       (.I0(\rdata[2]_i_26_n_0 ),
        .I1(\rdata[2]_i_27_n_0 ),
        .O(\rdata_reg[2]_i_14_n_0 ),
        .S(s_axi_control_ARADDR[6]));
  MUXF7 \rdata_reg[2]_i_15 
       (.I0(\rdata[2]_i_28_n_0 ),
        .I1(\rdata[2]_i_29_n_0 ),
        .O(\rdata_reg[2]_i_15_n_0 ),
        .S(s_axi_control_ARADDR[6]));
  MUXF7 \rdata_reg[2]_i_16 
       (.I0(\rdata[2]_i_30_n_0 ),
        .I1(\rdata[2]_i_31_n_0 ),
        .O(\rdata_reg[2]_i_16_n_0 ),
        .S(s_axi_control_ARADDR[6]));
  MUXF7 \rdata_reg[2]_i_17 
       (.I0(\rdata[2]_i_32_n_0 ),
        .I1(\rdata[2]_i_33_n_0 ),
        .O(\rdata_reg[2]_i_17_n_0 ),
        .S(s_axi_control_ARADDR[6]));
  MUXF8 \rdata_reg[2]_i_4 
       (.I0(\rdata_reg[2]_i_10_n_0 ),
        .I1(\rdata_reg[2]_i_11_n_0 ),
        .O(\rdata_reg[2]_i_4_n_0 ),
        .S(s_axi_control_ARADDR[5]));
  MUXF8 \rdata_reg[2]_i_6 
       (.I0(\rdata_reg[2]_i_12_n_0 ),
        .I1(\rdata_reg[2]_i_13_n_0 ),
        .O(\rdata_reg[2]_i_6_n_0 ),
        .S(s_axi_control_ARADDR[5]));
  MUXF8 \rdata_reg[2]_i_7 
       (.I0(\rdata_reg[2]_i_14_n_0 ),
        .I1(\rdata_reg[2]_i_15_n_0 ),
        .O(\rdata_reg[2]_i_7_n_0 ),
        .S(s_axi_control_ARADDR[5]));
  MUXF8 \rdata_reg[2]_i_9 
       (.I0(\rdata_reg[2]_i_16_n_0 ),
        .I1(\rdata_reg[2]_i_17_n_0 ),
        .O(\rdata_reg[2]_i_9_n_0 ),
        .S(s_axi_control_ARADDR[5]));
  FDRE \rdata_reg[3] 
       (.C(ap_clk),
        .CE(\rdata[7]_i_2_n_0 ),
        .D(\rdata[3]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[3]),
        .R(\rdata[7]_i_1_n_0 ));
  MUXF7 \rdata_reg[3]_i_10 
       (.I0(\rdata[3]_i_18_n_0 ),
        .I1(\rdata[3]_i_19_n_0 ),
        .O(\rdata_reg[3]_i_10_n_0 ),
        .S(s_axi_control_ARADDR[6]));
  MUXF7 \rdata_reg[3]_i_11 
       (.I0(\rdata[3]_i_20_n_0 ),
        .I1(\rdata[3]_i_21_n_0 ),
        .O(\rdata_reg[3]_i_11_n_0 ),
        .S(s_axi_control_ARADDR[6]));
  MUXF7 \rdata_reg[3]_i_12 
       (.I0(\rdata[3]_i_22_n_0 ),
        .I1(\rdata[3]_i_23_n_0 ),
        .O(\rdata_reg[3]_i_12_n_0 ),
        .S(s_axi_control_ARADDR[6]));
  MUXF7 \rdata_reg[3]_i_13 
       (.I0(\rdata[3]_i_24_n_0 ),
        .I1(\rdata[3]_i_25_n_0 ),
        .O(\rdata_reg[3]_i_13_n_0 ),
        .S(s_axi_control_ARADDR[6]));
  MUXF7 \rdata_reg[3]_i_14 
       (.I0(\rdata[3]_i_26_n_0 ),
        .I1(\rdata[3]_i_27_n_0 ),
        .O(\rdata_reg[3]_i_14_n_0 ),
        .S(s_axi_control_ARADDR[6]));
  MUXF7 \rdata_reg[3]_i_15 
       (.I0(\rdata[3]_i_28_n_0 ),
        .I1(\rdata[3]_i_29_n_0 ),
        .O(\rdata_reg[3]_i_15_n_0 ),
        .S(s_axi_control_ARADDR[6]));
  MUXF7 \rdata_reg[3]_i_16 
       (.I0(\rdata[3]_i_30_n_0 ),
        .I1(\rdata[3]_i_31_n_0 ),
        .O(\rdata_reg[3]_i_16_n_0 ),
        .S(s_axi_control_ARADDR[6]));
  MUXF7 \rdata_reg[3]_i_17 
       (.I0(\rdata[3]_i_32_n_0 ),
        .I1(\rdata[3]_i_33_n_0 ),
        .O(\rdata_reg[3]_i_17_n_0 ),
        .S(s_axi_control_ARADDR[6]));
  MUXF8 \rdata_reg[3]_i_4 
       (.I0(\rdata_reg[3]_i_10_n_0 ),
        .I1(\rdata_reg[3]_i_11_n_0 ),
        .O(\rdata_reg[3]_i_4_n_0 ),
        .S(s_axi_control_ARADDR[5]));
  MUXF8 \rdata_reg[3]_i_6 
       (.I0(\rdata_reg[3]_i_12_n_0 ),
        .I1(\rdata_reg[3]_i_13_n_0 ),
        .O(\rdata_reg[3]_i_6_n_0 ),
        .S(s_axi_control_ARADDR[5]));
  MUXF8 \rdata_reg[3]_i_7 
       (.I0(\rdata_reg[3]_i_14_n_0 ),
        .I1(\rdata_reg[3]_i_15_n_0 ),
        .O(\rdata_reg[3]_i_7_n_0 ),
        .S(s_axi_control_ARADDR[5]));
  MUXF8 \rdata_reg[3]_i_9 
       (.I0(\rdata_reg[3]_i_16_n_0 ),
        .I1(\rdata_reg[3]_i_17_n_0 ),
        .O(\rdata_reg[3]_i_9_n_0 ),
        .S(s_axi_control_ARADDR[5]));
  FDRE \rdata_reg[4] 
       (.C(ap_clk),
        .CE(\rdata[7]_i_2_n_0 ),
        .D(\rdata[4]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[4]),
        .R(\rdata[7]_i_1_n_0 ));
  MUXF7 \rdata_reg[4]_i_10 
       (.I0(\rdata[4]_i_18_n_0 ),
        .I1(\rdata[4]_i_19_n_0 ),
        .O(\rdata_reg[4]_i_10_n_0 ),
        .S(s_axi_control_ARADDR[6]));
  MUXF7 \rdata_reg[4]_i_11 
       (.I0(\rdata[4]_i_20_n_0 ),
        .I1(\rdata[4]_i_21_n_0 ),
        .O(\rdata_reg[4]_i_11_n_0 ),
        .S(s_axi_control_ARADDR[6]));
  MUXF7 \rdata_reg[4]_i_12 
       (.I0(\rdata[4]_i_22_n_0 ),
        .I1(\rdata[4]_i_23_n_0 ),
        .O(\rdata_reg[4]_i_12_n_0 ),
        .S(s_axi_control_ARADDR[6]));
  MUXF7 \rdata_reg[4]_i_13 
       (.I0(\rdata[4]_i_24_n_0 ),
        .I1(\rdata[4]_i_25_n_0 ),
        .O(\rdata_reg[4]_i_13_n_0 ),
        .S(s_axi_control_ARADDR[6]));
  MUXF7 \rdata_reg[4]_i_14 
       (.I0(\rdata[4]_i_26_n_0 ),
        .I1(\rdata[4]_i_27_n_0 ),
        .O(\rdata_reg[4]_i_14_n_0 ),
        .S(s_axi_control_ARADDR[6]));
  MUXF7 \rdata_reg[4]_i_15 
       (.I0(\rdata[4]_i_28_n_0 ),
        .I1(\rdata[4]_i_29_n_0 ),
        .O(\rdata_reg[4]_i_15_n_0 ),
        .S(s_axi_control_ARADDR[6]));
  MUXF7 \rdata_reg[4]_i_16 
       (.I0(\rdata[4]_i_30_n_0 ),
        .I1(\rdata[4]_i_31_n_0 ),
        .O(\rdata_reg[4]_i_16_n_0 ),
        .S(s_axi_control_ARADDR[6]));
  MUXF7 \rdata_reg[4]_i_17 
       (.I0(\rdata[4]_i_32_n_0 ),
        .I1(\rdata[4]_i_33_n_0 ),
        .O(\rdata_reg[4]_i_17_n_0 ),
        .S(s_axi_control_ARADDR[6]));
  MUXF8 \rdata_reg[4]_i_4 
       (.I0(\rdata_reg[4]_i_10_n_0 ),
        .I1(\rdata_reg[4]_i_11_n_0 ),
        .O(\rdata_reg[4]_i_4_n_0 ),
        .S(s_axi_control_ARADDR[5]));
  MUXF8 \rdata_reg[4]_i_6 
       (.I0(\rdata_reg[4]_i_12_n_0 ),
        .I1(\rdata_reg[4]_i_13_n_0 ),
        .O(\rdata_reg[4]_i_6_n_0 ),
        .S(s_axi_control_ARADDR[5]));
  MUXF8 \rdata_reg[4]_i_7 
       (.I0(\rdata_reg[4]_i_14_n_0 ),
        .I1(\rdata_reg[4]_i_15_n_0 ),
        .O(\rdata_reg[4]_i_7_n_0 ),
        .S(s_axi_control_ARADDR[5]));
  MUXF8 \rdata_reg[4]_i_9 
       (.I0(\rdata_reg[4]_i_16_n_0 ),
        .I1(\rdata_reg[4]_i_17_n_0 ),
        .O(\rdata_reg[4]_i_9_n_0 ),
        .S(s_axi_control_ARADDR[5]));
  FDRE \rdata_reg[5] 
       (.C(ap_clk),
        .CE(\rdata[7]_i_2_n_0 ),
        .D(\rdata[5]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[5]),
        .R(\rdata[7]_i_1_n_0 ));
  MUXF7 \rdata_reg[5]_i_10 
       (.I0(\rdata[5]_i_18_n_0 ),
        .I1(\rdata[5]_i_19_n_0 ),
        .O(\rdata_reg[5]_i_10_n_0 ),
        .S(s_axi_control_ARADDR[6]));
  MUXF7 \rdata_reg[5]_i_11 
       (.I0(\rdata[5]_i_20_n_0 ),
        .I1(\rdata[5]_i_21_n_0 ),
        .O(\rdata_reg[5]_i_11_n_0 ),
        .S(s_axi_control_ARADDR[6]));
  MUXF7 \rdata_reg[5]_i_12 
       (.I0(\rdata[5]_i_22_n_0 ),
        .I1(\rdata[5]_i_23_n_0 ),
        .O(\rdata_reg[5]_i_12_n_0 ),
        .S(s_axi_control_ARADDR[6]));
  MUXF7 \rdata_reg[5]_i_13 
       (.I0(\rdata[5]_i_24_n_0 ),
        .I1(\rdata[5]_i_25_n_0 ),
        .O(\rdata_reg[5]_i_13_n_0 ),
        .S(s_axi_control_ARADDR[6]));
  MUXF7 \rdata_reg[5]_i_14 
       (.I0(\rdata[5]_i_26_n_0 ),
        .I1(\rdata[5]_i_27_n_0 ),
        .O(\rdata_reg[5]_i_14_n_0 ),
        .S(s_axi_control_ARADDR[6]));
  MUXF7 \rdata_reg[5]_i_15 
       (.I0(\rdata[5]_i_28_n_0 ),
        .I1(\rdata[5]_i_29_n_0 ),
        .O(\rdata_reg[5]_i_15_n_0 ),
        .S(s_axi_control_ARADDR[6]));
  MUXF7 \rdata_reg[5]_i_16 
       (.I0(\rdata[5]_i_30_n_0 ),
        .I1(\rdata[5]_i_31_n_0 ),
        .O(\rdata_reg[5]_i_16_n_0 ),
        .S(s_axi_control_ARADDR[6]));
  MUXF7 \rdata_reg[5]_i_17 
       (.I0(\rdata[5]_i_32_n_0 ),
        .I1(\rdata[5]_i_33_n_0 ),
        .O(\rdata_reg[5]_i_17_n_0 ),
        .S(s_axi_control_ARADDR[6]));
  MUXF8 \rdata_reg[5]_i_4 
       (.I0(\rdata_reg[5]_i_10_n_0 ),
        .I1(\rdata_reg[5]_i_11_n_0 ),
        .O(\rdata_reg[5]_i_4_n_0 ),
        .S(s_axi_control_ARADDR[5]));
  MUXF8 \rdata_reg[5]_i_6 
       (.I0(\rdata_reg[5]_i_12_n_0 ),
        .I1(\rdata_reg[5]_i_13_n_0 ),
        .O(\rdata_reg[5]_i_6_n_0 ),
        .S(s_axi_control_ARADDR[5]));
  MUXF8 \rdata_reg[5]_i_7 
       (.I0(\rdata_reg[5]_i_14_n_0 ),
        .I1(\rdata_reg[5]_i_15_n_0 ),
        .O(\rdata_reg[5]_i_7_n_0 ),
        .S(s_axi_control_ARADDR[5]));
  MUXF8 \rdata_reg[5]_i_9 
       (.I0(\rdata_reg[5]_i_16_n_0 ),
        .I1(\rdata_reg[5]_i_17_n_0 ),
        .O(\rdata_reg[5]_i_9_n_0 ),
        .S(s_axi_control_ARADDR[5]));
  FDRE \rdata_reg[6] 
       (.C(ap_clk),
        .CE(\rdata[7]_i_2_n_0 ),
        .D(\rdata[6]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[6]),
        .R(\rdata[7]_i_1_n_0 ));
  MUXF7 \rdata_reg[6]_i_10 
       (.I0(\rdata[6]_i_18_n_0 ),
        .I1(\rdata[6]_i_19_n_0 ),
        .O(\rdata_reg[6]_i_10_n_0 ),
        .S(s_axi_control_ARADDR[6]));
  MUXF7 \rdata_reg[6]_i_11 
       (.I0(\rdata[6]_i_20_n_0 ),
        .I1(\rdata[6]_i_21_n_0 ),
        .O(\rdata_reg[6]_i_11_n_0 ),
        .S(s_axi_control_ARADDR[6]));
  MUXF7 \rdata_reg[6]_i_12 
       (.I0(\rdata[6]_i_22_n_0 ),
        .I1(\rdata[6]_i_23_n_0 ),
        .O(\rdata_reg[6]_i_12_n_0 ),
        .S(s_axi_control_ARADDR[6]));
  MUXF7 \rdata_reg[6]_i_13 
       (.I0(\rdata[6]_i_24_n_0 ),
        .I1(\rdata[6]_i_25_n_0 ),
        .O(\rdata_reg[6]_i_13_n_0 ),
        .S(s_axi_control_ARADDR[6]));
  MUXF7 \rdata_reg[6]_i_14 
       (.I0(\rdata[6]_i_26_n_0 ),
        .I1(\rdata[6]_i_27_n_0 ),
        .O(\rdata_reg[6]_i_14_n_0 ),
        .S(s_axi_control_ARADDR[6]));
  MUXF7 \rdata_reg[6]_i_15 
       (.I0(\rdata[6]_i_28_n_0 ),
        .I1(\rdata[6]_i_29_n_0 ),
        .O(\rdata_reg[6]_i_15_n_0 ),
        .S(s_axi_control_ARADDR[6]));
  MUXF7 \rdata_reg[6]_i_16 
       (.I0(\rdata[6]_i_30_n_0 ),
        .I1(\rdata[6]_i_31_n_0 ),
        .O(\rdata_reg[6]_i_16_n_0 ),
        .S(s_axi_control_ARADDR[6]));
  MUXF7 \rdata_reg[6]_i_17 
       (.I0(\rdata[6]_i_32_n_0 ),
        .I1(\rdata[6]_i_33_n_0 ),
        .O(\rdata_reg[6]_i_17_n_0 ),
        .S(s_axi_control_ARADDR[6]));
  MUXF8 \rdata_reg[6]_i_4 
       (.I0(\rdata_reg[6]_i_10_n_0 ),
        .I1(\rdata_reg[6]_i_11_n_0 ),
        .O(\rdata_reg[6]_i_4_n_0 ),
        .S(s_axi_control_ARADDR[5]));
  MUXF8 \rdata_reg[6]_i_6 
       (.I0(\rdata_reg[6]_i_12_n_0 ),
        .I1(\rdata_reg[6]_i_13_n_0 ),
        .O(\rdata_reg[6]_i_6_n_0 ),
        .S(s_axi_control_ARADDR[5]));
  MUXF8 \rdata_reg[6]_i_7 
       (.I0(\rdata_reg[6]_i_14_n_0 ),
        .I1(\rdata_reg[6]_i_15_n_0 ),
        .O(\rdata_reg[6]_i_7_n_0 ),
        .S(s_axi_control_ARADDR[5]));
  MUXF8 \rdata_reg[6]_i_9 
       (.I0(\rdata_reg[6]_i_16_n_0 ),
        .I1(\rdata_reg[6]_i_17_n_0 ),
        .O(\rdata_reg[6]_i_9_n_0 ),
        .S(s_axi_control_ARADDR[5]));
  FDRE \rdata_reg[7] 
       (.C(ap_clk),
        .CE(\rdata[7]_i_2_n_0 ),
        .D(\rdata[7]_i_3_n_0 ),
        .Q(s_axi_control_RDATA[7]),
        .R(\rdata[7]_i_1_n_0 ));
  MUXF8 \rdata_reg[7]_i_11 
       (.I0(\rdata_reg[7]_i_18_n_0 ),
        .I1(\rdata_reg[7]_i_19_n_0 ),
        .O(\rdata_reg[7]_i_11_n_0 ),
        .S(s_axi_control_ARADDR[5]));
  MUXF7 \rdata_reg[7]_i_12 
       (.I0(\rdata[7]_i_20_n_0 ),
        .I1(\rdata[7]_i_21_n_0 ),
        .O(\rdata_reg[7]_i_12_n_0 ),
        .S(s_axi_control_ARADDR[6]));
  MUXF7 \rdata_reg[7]_i_13 
       (.I0(\rdata[7]_i_22_n_0 ),
        .I1(\rdata[7]_i_23_n_0 ),
        .O(\rdata_reg[7]_i_13_n_0 ),
        .S(s_axi_control_ARADDR[6]));
  MUXF7 \rdata_reg[7]_i_14 
       (.I0(\rdata[7]_i_24_n_0 ),
        .I1(\rdata[7]_i_25_n_0 ),
        .O(\rdata_reg[7]_i_14_n_0 ),
        .S(s_axi_control_ARADDR[6]));
  MUXF7 \rdata_reg[7]_i_15 
       (.I0(\rdata[7]_i_26_n_0 ),
        .I1(\rdata[7]_i_27_n_0 ),
        .O(\rdata_reg[7]_i_15_n_0 ),
        .S(s_axi_control_ARADDR[6]));
  MUXF7 \rdata_reg[7]_i_16 
       (.I0(\rdata[7]_i_28_n_0 ),
        .I1(\rdata[7]_i_29_n_0 ),
        .O(\rdata_reg[7]_i_16_n_0 ),
        .S(s_axi_control_ARADDR[6]));
  MUXF7 \rdata_reg[7]_i_17 
       (.I0(\rdata[7]_i_30_n_0 ),
        .I1(\rdata[7]_i_31_n_0 ),
        .O(\rdata_reg[7]_i_17_n_0 ),
        .S(s_axi_control_ARADDR[6]));
  MUXF7 \rdata_reg[7]_i_18 
       (.I0(\rdata[7]_i_32_n_0 ),
        .I1(\rdata[7]_i_33_n_0 ),
        .O(\rdata_reg[7]_i_18_n_0 ),
        .S(s_axi_control_ARADDR[6]));
  MUXF7 \rdata_reg[7]_i_19 
       (.I0(\rdata[7]_i_34_n_0 ),
        .I1(\rdata[7]_i_35_n_0 ),
        .O(\rdata_reg[7]_i_19_n_0 ),
        .S(s_axi_control_ARADDR[6]));
  MUXF8 \rdata_reg[7]_i_6 
       (.I0(\rdata_reg[7]_i_12_n_0 ),
        .I1(\rdata_reg[7]_i_13_n_0 ),
        .O(\rdata_reg[7]_i_6_n_0 ),
        .S(s_axi_control_ARADDR[5]));
  MUXF8 \rdata_reg[7]_i_8 
       (.I0(\rdata_reg[7]_i_14_n_0 ),
        .I1(\rdata_reg[7]_i_15_n_0 ),
        .O(\rdata_reg[7]_i_8_n_0 ),
        .S(s_axi_control_ARADDR[5]));
  MUXF8 \rdata_reg[7]_i_9 
       (.I0(\rdata_reg[7]_i_16_n_0 ),
        .I1(\rdata_reg[7]_i_17_n_0 ),
        .O(\rdata_reg[7]_i_9_n_0 ),
        .S(s_axi_control_ARADDR[5]));
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[9]_i_1 
       (.I0(s_axi_control_AWVALID),
        .I1(\FSM_onehot_wstate_reg[1]_0 ),
        .O(waddr));
  FDRE \waddr_reg[0] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[0]),
        .Q(\waddr_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \waddr_reg[1] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[1]),
        .Q(\waddr_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \waddr_reg[2] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[2]),
        .Q(\waddr_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \waddr_reg[3] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[3]),
        .Q(\waddr_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \waddr_reg[4] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[4]),
        .Q(\waddr_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \waddr_reg[5] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[5]),
        .Q(\waddr_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \waddr_reg[6] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[6]),
        .Q(\waddr_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \waddr_reg[7] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[7]),
        .Q(\waddr_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \waddr_reg[8] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[8]),
        .Q(\waddr_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \waddr_reg[9] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[9]),
        .Q(\waddr_reg_n_0_[9] ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_muladd_8s_8s_14s_14_4_1
   (P,
    \B_V_data_1_payload_A[7]_i_37 ,
    \B_V_data_1_payload_A[13]_i_39 ,
    D,
    CEP,
    ap_clk,
    B,
    Q,
    DSP_ALU_INST,
    input_r_TREADY_int_regslice,
    DSP_ALU_INST_0,
    \B_V_data_1_payload_A_reg[7] ,
    O,
    \B_V_data_1_payload_A_reg[13] ,
    \B_V_data_1_payload_A_reg[13]_0 ,
    \B_V_data_1_payload_A_reg[7]_0 ,
    \B_V_data_1_payload_A_reg[7]_1 ,
    \B_V_data_1_payload_A_reg[7]_2 ,
    \B_V_data_1_payload_A_reg[7]_3 ,
    \B_V_data_1_payload_A_reg[13]_1 ,
    S,
    DI,
    \B_V_data_1_payload_A_reg[7]_4 ,
    \B_V_data_1_payload_A_reg[13]_2 ,
    \B_V_data_1_payload_A_reg[13]_3 ,
    \B_V_data_1_payload_A_reg[13]_i_14 ,
    \B_V_data_1_payload_A_reg[13]_i_14_0 ,
    \B_V_data_1_payload_A_reg[13]_4 ,
    \B_V_data_1_payload_A_reg[13]_i_14_1 );
  output [1:0]P;
  output [1:0]\B_V_data_1_payload_A[7]_i_37 ;
  output [5:0]\B_V_data_1_payload_A[13]_i_39 ;
  output [13:0]D;
  input CEP;
  input ap_clk;
  input [7:0]B;
  input [7:0]Q;
  input [0:0]DSP_ALU_INST;
  input input_r_TREADY_int_regslice;
  input [7:0]DSP_ALU_INST_0;
  input \B_V_data_1_payload_A_reg[7] ;
  input [6:0]O;
  input [6:0]\B_V_data_1_payload_A_reg[13] ;
  input [6:0]\B_V_data_1_payload_A_reg[13]_0 ;
  input \B_V_data_1_payload_A_reg[7]_0 ;
  input \B_V_data_1_payload_A_reg[7]_1 ;
  input \B_V_data_1_payload_A_reg[7]_2 ;
  input \B_V_data_1_payload_A_reg[7]_3 ;
  input \B_V_data_1_payload_A_reg[13]_1 ;
  input [0:0]S;
  input [0:0]DI;
  input [1:0]\B_V_data_1_payload_A_reg[7]_4 ;
  input [3:0]\B_V_data_1_payload_A_reg[13]_2 ;
  input [4:0]\B_V_data_1_payload_A_reg[13]_3 ;
  input [4:0]\B_V_data_1_payload_A_reg[13]_i_14 ;
  input [12:0]\B_V_data_1_payload_A_reg[13]_i_14_0 ;
  input \B_V_data_1_payload_A_reg[13]_4 ;
  input [7:0]\B_V_data_1_payload_A_reg[13]_i_14_1 ;

  wire [7:0]B;
  wire [5:0]\B_V_data_1_payload_A[13]_i_39 ;
  wire [1:0]\B_V_data_1_payload_A[7]_i_37 ;
  wire [6:0]\B_V_data_1_payload_A_reg[13] ;
  wire [6:0]\B_V_data_1_payload_A_reg[13]_0 ;
  wire \B_V_data_1_payload_A_reg[13]_1 ;
  wire [3:0]\B_V_data_1_payload_A_reg[13]_2 ;
  wire [4:0]\B_V_data_1_payload_A_reg[13]_3 ;
  wire \B_V_data_1_payload_A_reg[13]_4 ;
  wire [4:0]\B_V_data_1_payload_A_reg[13]_i_14 ;
  wire [12:0]\B_V_data_1_payload_A_reg[13]_i_14_0 ;
  wire [7:0]\B_V_data_1_payload_A_reg[13]_i_14_1 ;
  wire \B_V_data_1_payload_A_reg[7] ;
  wire \B_V_data_1_payload_A_reg[7]_0 ;
  wire \B_V_data_1_payload_A_reg[7]_1 ;
  wire \B_V_data_1_payload_A_reg[7]_2 ;
  wire \B_V_data_1_payload_A_reg[7]_3 ;
  wire [1:0]\B_V_data_1_payload_A_reg[7]_4 ;
  wire CEP;
  wire [13:0]D;
  wire [0:0]DI;
  wire [0:0]DSP_ALU_INST;
  wire [7:0]DSP_ALU_INST_0;
  wire [6:0]O;
  wire [1:0]P;
  wire [7:0]Q;
  wire [0:0]S;
  wire ap_clk;
  wire input_r_TREADY_int_regslice;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_muladd_8s_8s_14s_14_4_1_DSP48_0_62 fir_stream_mac_muladd_8s_8s_14s_14_4_1_DSP48_0_U
       (.B(B),
        .\B_V_data_1_payload_A[13]_i_39_0 (\B_V_data_1_payload_A[13]_i_39 ),
        .\B_V_data_1_payload_A[7]_i_37_0 (\B_V_data_1_payload_A[7]_i_37 ),
        .\B_V_data_1_payload_A_reg[13] (\B_V_data_1_payload_A_reg[13] ),
        .\B_V_data_1_payload_A_reg[13]_0 (\B_V_data_1_payload_A_reg[13]_0 ),
        .\B_V_data_1_payload_A_reg[13]_1 (\B_V_data_1_payload_A_reg[13]_1 ),
        .\B_V_data_1_payload_A_reg[13]_2 (\B_V_data_1_payload_A_reg[13]_2 ),
        .\B_V_data_1_payload_A_reg[13]_3 (\B_V_data_1_payload_A_reg[13]_3 ),
        .\B_V_data_1_payload_A_reg[13]_4 (\B_V_data_1_payload_A_reg[13]_4 ),
        .\B_V_data_1_payload_A_reg[13]_i_14_0 (\B_V_data_1_payload_A_reg[13]_i_14 ),
        .\B_V_data_1_payload_A_reg[13]_i_14_1 (\B_V_data_1_payload_A_reg[13]_i_14_0 ),
        .\B_V_data_1_payload_A_reg[13]_i_14_2 (\B_V_data_1_payload_A_reg[13]_i_14_1 ),
        .\B_V_data_1_payload_A_reg[7] (\B_V_data_1_payload_A_reg[7] ),
        .\B_V_data_1_payload_A_reg[7]_0 (\B_V_data_1_payload_A_reg[7]_0 ),
        .\B_V_data_1_payload_A_reg[7]_1 (\B_V_data_1_payload_A_reg[7]_1 ),
        .\B_V_data_1_payload_A_reg[7]_2 (\B_V_data_1_payload_A_reg[7]_2 ),
        .\B_V_data_1_payload_A_reg[7]_3 (\B_V_data_1_payload_A_reg[7]_3 ),
        .\B_V_data_1_payload_A_reg[7]_4 (\B_V_data_1_payload_A_reg[7]_4 ),
        .CEP(CEP),
        .D(D),
        .DI(DI),
        .DSP_ALU_INST(DSP_ALU_INST),
        .DSP_ALU_INST_0(DSP_ALU_INST_0),
        .O(O),
        .P(P),
        .Q(Q),
        .S(S),
        .ap_clk(ap_clk),
        .input_r_TREADY_int_regslice(input_r_TREADY_int_regslice));
endmodule

(* ORIG_REF_NAME = "fir_stream_mac_muladd_8s_8s_14s_14_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_muladd_8s_8s_14s_14_4_1_0
   (P,
    O,
    \B_V_data_1_payload_A[13]_i_314 ,
    CEP,
    Q,
    ap_clk,
    DSP_ALU_INST,
    DSP_ALU_INST_0,
    DSP_ALU_INST_1,
    DSP_ALU_INST_2,
    S,
    \B_V_data_1_payload_A_reg[13]_i_131 ,
    \B_V_data_1_payload_A_reg[13]_i_131_0 );
  output [1:0]P;
  output [7:0]O;
  output [5:0]\B_V_data_1_payload_A[13]_i_314 ;
  input CEP;
  input [1:0]Q;
  input ap_clk;
  input [7:0]DSP_ALU_INST;
  input [7:0]DSP_ALU_INST_0;
  input [7:0]DSP_ALU_INST_1;
  input [7:0]DSP_ALU_INST_2;
  input [0:0]S;
  input [12:0]\B_V_data_1_payload_A_reg[13]_i_131 ;
  input [12:0]\B_V_data_1_payload_A_reg[13]_i_131_0 ;

  wire [5:0]\B_V_data_1_payload_A[13]_i_314 ;
  wire [12:0]\B_V_data_1_payload_A_reg[13]_i_131 ;
  wire [12:0]\B_V_data_1_payload_A_reg[13]_i_131_0 ;
  wire CEP;
  wire [7:0]DSP_ALU_INST;
  wire [7:0]DSP_ALU_INST_0;
  wire [7:0]DSP_ALU_INST_1;
  wire [7:0]DSP_ALU_INST_2;
  wire [7:0]O;
  wire [1:0]P;
  wire [1:0]Q;
  wire [0:0]S;
  wire ap_clk;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_muladd_8s_8s_14s_14_4_1_DSP48_0_61 fir_stream_mac_muladd_8s_8s_14s_14_4_1_DSP48_0_U
       (.\B_V_data_1_payload_A[13]_i_314_0 (\B_V_data_1_payload_A[13]_i_314 ),
        .\B_V_data_1_payload_A_reg[13]_i_131_0 (\B_V_data_1_payload_A_reg[13]_i_131 ),
        .\B_V_data_1_payload_A_reg[13]_i_131_1 (\B_V_data_1_payload_A_reg[13]_i_131_0 ),
        .CEP(CEP),
        .DSP_ALU_INST(DSP_ALU_INST),
        .DSP_ALU_INST_0(DSP_ALU_INST_0),
        .DSP_ALU_INST_1(DSP_ALU_INST_1),
        .DSP_ALU_INST_2(DSP_ALU_INST_2),
        .O(O),
        .P(P),
        .Q(Q),
        .S(S),
        .ap_clk(ap_clk));
endmodule

(* ORIG_REF_NAME = "fir_stream_mac_muladd_8s_8s_14s_14_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_muladd_8s_8s_14s_14_4_1_1
   (P,
    S,
    CEP,
    input_r_TREADY_int_regslice,
    ap_clk,
    Q,
    DSP_ALU_INST,
    E,
    DSP_ALU_INST_0,
    RSTB,
    DSP_ALU_INST_1,
    A,
    \B_V_data_1_payload_A_reg[13]_i_14 ,
    O);
  output [12:0]P;
  output [0:0]S;
  input CEP;
  input input_r_TREADY_int_regslice;
  input ap_clk;
  input [7:0]Q;
  input [7:0]DSP_ALU_INST;
  input [0:0]E;
  input [1:0]DSP_ALU_INST_0;
  input RSTB;
  input [7:0]DSP_ALU_INST_1;
  input [7:0]A;
  input [1:0]\B_V_data_1_payload_A_reg[13]_i_14 ;
  input [1:0]O;

  wire [7:0]A;
  wire [1:0]\B_V_data_1_payload_A_reg[13]_i_14 ;
  wire CEP;
  wire [7:0]DSP_ALU_INST;
  wire [1:0]DSP_ALU_INST_0;
  wire [7:0]DSP_ALU_INST_1;
  wire [0:0]E;
  wire [1:0]O;
  wire [12:0]P;
  wire [7:0]Q;
  wire RSTB;
  wire [0:0]S;
  wire ap_clk;
  wire input_r_TREADY_int_regslice;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_muladd_8s_8s_14s_14_4_1_DSP48_0_60 fir_stream_mac_muladd_8s_8s_14s_14_4_1_DSP48_0_U
       (.A(A),
        .\B_V_data_1_payload_A_reg[13]_i_14 (\B_V_data_1_payload_A_reg[13]_i_14 ),
        .CEP(CEP),
        .DSP_ALU_INST(DSP_ALU_INST),
        .DSP_ALU_INST_0(DSP_ALU_INST_0),
        .DSP_ALU_INST_1(DSP_ALU_INST_1),
        .E(E),
        .O(O),
        .P(P),
        .Q(Q),
        .RSTB(RSTB),
        .S(S),
        .ap_clk(ap_clk),
        .input_r_TREADY_int_regslice(input_r_TREADY_int_regslice));
endmodule

(* ORIG_REF_NAME = "fir_stream_mac_muladd_8s_8s_14s_14_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_muladd_8s_8s_14s_14_4_1_10
   (P,
    S,
    input_r_TREADY_int_regslice,
    CEP,
    ap_clk,
    DSP_ALU_INST,
    Q,
    DSP_ALU_INST_0,
    DSP_OUTPUT_INST,
    RSTB,
    DSP_ALU_INST_1,
    DSP_ALU_INST_2,
    \B_V_data_1_payload_A_reg[13]_i_125 ,
    \B_V_data_1_payload_A_reg[13]_i_125_0 );
  output [12:0]P;
  output [0:0]S;
  input input_r_TREADY_int_regslice;
  input CEP;
  input ap_clk;
  input [7:0]DSP_ALU_INST;
  input [7:0]Q;
  input [0:0]DSP_ALU_INST_0;
  input [0:0]DSP_OUTPUT_INST;
  input RSTB;
  input [7:0]DSP_ALU_INST_1;
  input [7:0]DSP_ALU_INST_2;
  input [1:0]\B_V_data_1_payload_A_reg[13]_i_125 ;
  input [1:0]\B_V_data_1_payload_A_reg[13]_i_125_0 ;

  wire [1:0]\B_V_data_1_payload_A_reg[13]_i_125 ;
  wire [1:0]\B_V_data_1_payload_A_reg[13]_i_125_0 ;
  wire CEP;
  wire [7:0]DSP_ALU_INST;
  wire [0:0]DSP_ALU_INST_0;
  wire [7:0]DSP_ALU_INST_1;
  wire [7:0]DSP_ALU_INST_2;
  wire [0:0]DSP_OUTPUT_INST;
  wire [12:0]P;
  wire [7:0]Q;
  wire RSTB;
  wire [0:0]S;
  wire ap_clk;
  wire input_r_TREADY_int_regslice;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_muladd_8s_8s_14s_14_4_1_DSP48_0_51 fir_stream_mac_muladd_8s_8s_14s_14_4_1_DSP48_0_U
       (.\B_V_data_1_payload_A_reg[13]_i_125 (\B_V_data_1_payload_A_reg[13]_i_125 ),
        .\B_V_data_1_payload_A_reg[13]_i_125_0 (\B_V_data_1_payload_A_reg[13]_i_125_0 ),
        .CEP(CEP),
        .DSP_ALU_INST(DSP_ALU_INST),
        .DSP_ALU_INST_0(DSP_ALU_INST_0),
        .DSP_ALU_INST_1(DSP_ALU_INST_1),
        .DSP_ALU_INST_2(DSP_ALU_INST_2),
        .DSP_OUTPUT_INST(DSP_OUTPUT_INST),
        .P(P),
        .Q(Q),
        .RSTB(RSTB),
        .S(S),
        .ap_clk(ap_clk),
        .input_r_TREADY_int_regslice(input_r_TREADY_int_regslice));
endmodule

(* ORIG_REF_NAME = "fir_stream_mac_muladd_8s_8s_14s_14_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_muladd_8s_8s_14s_14_4_1_11
   (P,
    S,
    input_r_TREADY_int_regslice,
    CEP,
    ap_clk,
    DSP_ALU_INST,
    Q,
    DSP_ALU_INST_0,
    DSP_OUTPUT_INST,
    RSTB,
    DSP_ALU_INST_1,
    DSP_ALU_INST_2,
    \B_V_data_1_payload_A_reg[13]_i_133 ,
    \B_V_data_1_payload_A_reg[13]_i_133_0 );
  output [12:0]P;
  output [0:0]S;
  input input_r_TREADY_int_regslice;
  input CEP;
  input ap_clk;
  input [7:0]DSP_ALU_INST;
  input [7:0]Q;
  input [0:0]DSP_ALU_INST_0;
  input [0:0]DSP_OUTPUT_INST;
  input RSTB;
  input [7:0]DSP_ALU_INST_1;
  input [7:0]DSP_ALU_INST_2;
  input [1:0]\B_V_data_1_payload_A_reg[13]_i_133 ;
  input [1:0]\B_V_data_1_payload_A_reg[13]_i_133_0 ;

  wire [1:0]\B_V_data_1_payload_A_reg[13]_i_133 ;
  wire [1:0]\B_V_data_1_payload_A_reg[13]_i_133_0 ;
  wire CEP;
  wire [7:0]DSP_ALU_INST;
  wire [0:0]DSP_ALU_INST_0;
  wire [7:0]DSP_ALU_INST_1;
  wire [7:0]DSP_ALU_INST_2;
  wire [0:0]DSP_OUTPUT_INST;
  wire [12:0]P;
  wire [7:0]Q;
  wire RSTB;
  wire [0:0]S;
  wire ap_clk;
  wire input_r_TREADY_int_regslice;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_muladd_8s_8s_14s_14_4_1_DSP48_0_50 fir_stream_mac_muladd_8s_8s_14s_14_4_1_DSP48_0_U
       (.\B_V_data_1_payload_A_reg[13]_i_133 (\B_V_data_1_payload_A_reg[13]_i_133 ),
        .\B_V_data_1_payload_A_reg[13]_i_133_0 (\B_V_data_1_payload_A_reg[13]_i_133_0 ),
        .CEP(CEP),
        .DSP_ALU_INST(DSP_ALU_INST),
        .DSP_ALU_INST_0(DSP_ALU_INST_0),
        .DSP_ALU_INST_1(DSP_ALU_INST_1),
        .DSP_ALU_INST_2(DSP_ALU_INST_2),
        .DSP_OUTPUT_INST(DSP_OUTPUT_INST),
        .P(P),
        .Q(Q),
        .RSTB(RSTB),
        .S(S),
        .ap_clk(ap_clk),
        .input_r_TREADY_int_regslice(input_r_TREADY_int_regslice));
endmodule

(* ORIG_REF_NAME = "fir_stream_mac_muladd_8s_8s_14s_14_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_muladd_8s_8s_14s_14_4_1_12
   (P,
    input_r_TREADY_int_regslice,
    CEP,
    ap_clk,
    DSP_ALU_INST,
    Q,
    DSP_ALU_INST_0,
    DSP_OUTPUT_INST,
    RSTB,
    DSP_ALU_INST_1,
    DSP_ALU_INST_2);
  output [13:0]P;
  input input_r_TREADY_int_regslice;
  input CEP;
  input ap_clk;
  input [7:0]DSP_ALU_INST;
  input [7:0]Q;
  input [0:0]DSP_ALU_INST_0;
  input [0:0]DSP_OUTPUT_INST;
  input RSTB;
  input [7:0]DSP_ALU_INST_1;
  input [7:0]DSP_ALU_INST_2;

  wire CEP;
  wire [7:0]DSP_ALU_INST;
  wire [0:0]DSP_ALU_INST_0;
  wire [7:0]DSP_ALU_INST_1;
  wire [7:0]DSP_ALU_INST_2;
  wire [0:0]DSP_OUTPUT_INST;
  wire [13:0]P;
  wire [7:0]Q;
  wire RSTB;
  wire ap_clk;
  wire input_r_TREADY_int_regslice;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_muladd_8s_8s_14s_14_4_1_DSP48_0_49 fir_stream_mac_muladd_8s_8s_14s_14_4_1_DSP48_0_U
       (.CEP(CEP),
        .DSP_ALU_INST(DSP_ALU_INST),
        .DSP_ALU_INST_0(DSP_ALU_INST_0),
        .DSP_ALU_INST_1(DSP_ALU_INST_1),
        .DSP_ALU_INST_2(DSP_ALU_INST_2),
        .DSP_OUTPUT_INST(DSP_OUTPUT_INST),
        .P(P),
        .Q(Q),
        .RSTB(RSTB),
        .ap_clk(ap_clk),
        .input_r_TREADY_int_regslice(input_r_TREADY_int_regslice));
endmodule

(* ORIG_REF_NAME = "fir_stream_mac_muladd_8s_8s_14s_14_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_muladd_8s_8s_14s_14_4_1_13
   (P,
    O,
    \B_V_data_1_payload_A[13]_i_236 ,
    input_r_TREADY_int_regslice,
    CEP,
    ap_clk,
    DSP_ALU_INST,
    Q,
    DSP_ALU_INST_0,
    DSP_OUTPUT_INST,
    RSTB,
    DSP_ALU_INST_1,
    DSP_ALU_INST_2,
    S,
    \B_V_data_1_payload_A_reg[13]_i_125 ,
    \B_V_data_1_payload_A_reg[13]_i_125_0 );
  output [1:0]P;
  output [7:0]O;
  output [5:0]\B_V_data_1_payload_A[13]_i_236 ;
  input input_r_TREADY_int_regslice;
  input CEP;
  input ap_clk;
  input [7:0]DSP_ALU_INST;
  input [7:0]Q;
  input [0:0]DSP_ALU_INST_0;
  input [0:0]DSP_OUTPUT_INST;
  input RSTB;
  input [7:0]DSP_ALU_INST_1;
  input [7:0]DSP_ALU_INST_2;
  input [0:0]S;
  input [12:0]\B_V_data_1_payload_A_reg[13]_i_125 ;
  input [12:0]\B_V_data_1_payload_A_reg[13]_i_125_0 ;

  wire [5:0]\B_V_data_1_payload_A[13]_i_236 ;
  wire [12:0]\B_V_data_1_payload_A_reg[13]_i_125 ;
  wire [12:0]\B_V_data_1_payload_A_reg[13]_i_125_0 ;
  wire CEP;
  wire [7:0]DSP_ALU_INST;
  wire [0:0]DSP_ALU_INST_0;
  wire [7:0]DSP_ALU_INST_1;
  wire [7:0]DSP_ALU_INST_2;
  wire [0:0]DSP_OUTPUT_INST;
  wire [7:0]O;
  wire [1:0]P;
  wire [7:0]Q;
  wire RSTB;
  wire [0:0]S;
  wire ap_clk;
  wire input_r_TREADY_int_regslice;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_muladd_8s_8s_14s_14_4_1_DSP48_0_48 fir_stream_mac_muladd_8s_8s_14s_14_4_1_DSP48_0_U
       (.\B_V_data_1_payload_A[13]_i_236_0 (\B_V_data_1_payload_A[13]_i_236 ),
        .\B_V_data_1_payload_A_reg[13]_i_125_0 (\B_V_data_1_payload_A_reg[13]_i_125 ),
        .\B_V_data_1_payload_A_reg[13]_i_125_1 (\B_V_data_1_payload_A_reg[13]_i_125_0 ),
        .CEP(CEP),
        .DSP_ALU_INST(DSP_ALU_INST),
        .DSP_ALU_INST_0(DSP_ALU_INST_0),
        .DSP_ALU_INST_1(DSP_ALU_INST_1),
        .DSP_ALU_INST_2(DSP_ALU_INST_2),
        .DSP_OUTPUT_INST(DSP_OUTPUT_INST),
        .O(O),
        .P(P),
        .Q(Q),
        .RSTB(RSTB),
        .S(S),
        .ap_clk(ap_clk),
        .input_r_TREADY_int_regslice(input_r_TREADY_int_regslice));
endmodule

(* ORIG_REF_NAME = "fir_stream_mac_muladd_8s_8s_14s_14_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_muladd_8s_8s_14s_14_4_1_14
   (P,
    input_r_TREADY_int_regslice,
    CEP,
    ap_clk,
    DSP_ALU_INST,
    Q,
    DSP_ALU_INST_0,
    DSP_OUTPUT_INST,
    RSTB,
    DSP_ALU_INST_1,
    DSP_ALU_INST_2);
  output [13:0]P;
  input input_r_TREADY_int_regslice;
  input CEP;
  input ap_clk;
  input [7:0]DSP_ALU_INST;
  input [7:0]Q;
  input [0:0]DSP_ALU_INST_0;
  input [0:0]DSP_OUTPUT_INST;
  input RSTB;
  input [7:0]DSP_ALU_INST_1;
  input [7:0]DSP_ALU_INST_2;

  wire CEP;
  wire [7:0]DSP_ALU_INST;
  wire [0:0]DSP_ALU_INST_0;
  wire [7:0]DSP_ALU_INST_1;
  wire [7:0]DSP_ALU_INST_2;
  wire [0:0]DSP_OUTPUT_INST;
  wire [13:0]P;
  wire [7:0]Q;
  wire RSTB;
  wire ap_clk;
  wire input_r_TREADY_int_regslice;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_muladd_8s_8s_14s_14_4_1_DSP48_0_47 fir_stream_mac_muladd_8s_8s_14s_14_4_1_DSP48_0_U
       (.CEP(CEP),
        .DSP_ALU_INST(DSP_ALU_INST),
        .DSP_ALU_INST_0(DSP_ALU_INST_0),
        .DSP_ALU_INST_1(DSP_ALU_INST_1),
        .DSP_ALU_INST_2(DSP_ALU_INST_2),
        .DSP_OUTPUT_INST(DSP_OUTPUT_INST),
        .P(P),
        .Q(Q),
        .RSTB(RSTB),
        .ap_clk(ap_clk),
        .input_r_TREADY_int_regslice(input_r_TREADY_int_regslice));
endmodule

(* ORIG_REF_NAME = "fir_stream_mac_muladd_8s_8s_14s_14_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_muladd_8s_8s_14s_14_4_1_15
   (P,
    input_r_TREADY_int_regslice,
    CEP,
    ap_clk,
    DSP_ALU_INST,
    Q,
    DSP_ALU_INST_0,
    DSP_OUTPUT_INST,
    RSTB,
    DSP_ALU_INST_1,
    DSP_ALU_INST_2);
  output [13:0]P;
  input input_r_TREADY_int_regslice;
  input CEP;
  input ap_clk;
  input [7:0]DSP_ALU_INST;
  input [7:0]Q;
  input [0:0]DSP_ALU_INST_0;
  input [0:0]DSP_OUTPUT_INST;
  input RSTB;
  input [7:0]DSP_ALU_INST_1;
  input [7:0]DSP_ALU_INST_2;

  wire CEP;
  wire [7:0]DSP_ALU_INST;
  wire [0:0]DSP_ALU_INST_0;
  wire [7:0]DSP_ALU_INST_1;
  wire [7:0]DSP_ALU_INST_2;
  wire [0:0]DSP_OUTPUT_INST;
  wire [13:0]P;
  wire [7:0]Q;
  wire RSTB;
  wire ap_clk;
  wire input_r_TREADY_int_regslice;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_muladd_8s_8s_14s_14_4_1_DSP48_0_46 fir_stream_mac_muladd_8s_8s_14s_14_4_1_DSP48_0_U
       (.CEP(CEP),
        .DSP_ALU_INST(DSP_ALU_INST),
        .DSP_ALU_INST_0(DSP_ALU_INST_0),
        .DSP_ALU_INST_1(DSP_ALU_INST_1),
        .DSP_ALU_INST_2(DSP_ALU_INST_2),
        .DSP_OUTPUT_INST(DSP_OUTPUT_INST),
        .P(P),
        .Q(Q),
        .RSTB(RSTB),
        .ap_clk(ap_clk),
        .input_r_TREADY_int_regslice(input_r_TREADY_int_regslice));
endmodule

(* ORIG_REF_NAME = "fir_stream_mac_muladd_8s_8s_14s_14_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_muladd_8s_8s_14s_14_4_1_16
   (P,
    O,
    \B_V_data_1_payload_A[13]_i_258 ,
    input_r_TREADY_int_regslice,
    CEP,
    ap_clk,
    DSP_ALU_INST,
    Q,
    DSP_ALU_INST_0,
    DSP_OUTPUT_INST,
    RSTB,
    DSP_ALU_INST_1,
    DSP_ALU_INST_2,
    S,
    \B_V_data_1_payload_A_reg[13]_i_127 ,
    \B_V_data_1_payload_A_reg[13]_i_127_0 );
  output [1:0]P;
  output [7:0]O;
  output [5:0]\B_V_data_1_payload_A[13]_i_258 ;
  input input_r_TREADY_int_regslice;
  input CEP;
  input ap_clk;
  input [7:0]DSP_ALU_INST;
  input [7:0]Q;
  input [0:0]DSP_ALU_INST_0;
  input [0:0]DSP_OUTPUT_INST;
  input RSTB;
  input [7:0]DSP_ALU_INST_1;
  input [7:0]DSP_ALU_INST_2;
  input [0:0]S;
  input [12:0]\B_V_data_1_payload_A_reg[13]_i_127 ;
  input [12:0]\B_V_data_1_payload_A_reg[13]_i_127_0 ;

  wire [5:0]\B_V_data_1_payload_A[13]_i_258 ;
  wire [12:0]\B_V_data_1_payload_A_reg[13]_i_127 ;
  wire [12:0]\B_V_data_1_payload_A_reg[13]_i_127_0 ;
  wire CEP;
  wire [7:0]DSP_ALU_INST;
  wire [0:0]DSP_ALU_INST_0;
  wire [7:0]DSP_ALU_INST_1;
  wire [7:0]DSP_ALU_INST_2;
  wire [0:0]DSP_OUTPUT_INST;
  wire [7:0]O;
  wire [1:0]P;
  wire [7:0]Q;
  wire RSTB;
  wire [0:0]S;
  wire ap_clk;
  wire input_r_TREADY_int_regslice;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_muladd_8s_8s_14s_14_4_1_DSP48_0_45 fir_stream_mac_muladd_8s_8s_14s_14_4_1_DSP48_0_U
       (.\B_V_data_1_payload_A[13]_i_258_0 (\B_V_data_1_payload_A[13]_i_258 ),
        .\B_V_data_1_payload_A_reg[13]_i_127_0 (\B_V_data_1_payload_A_reg[13]_i_127 ),
        .\B_V_data_1_payload_A_reg[13]_i_127_1 (\B_V_data_1_payload_A_reg[13]_i_127_0 ),
        .CEP(CEP),
        .DSP_ALU_INST(DSP_ALU_INST),
        .DSP_ALU_INST_0(DSP_ALU_INST_0),
        .DSP_ALU_INST_1(DSP_ALU_INST_1),
        .DSP_ALU_INST_2(DSP_ALU_INST_2),
        .DSP_OUTPUT_INST(DSP_OUTPUT_INST),
        .O(O),
        .P(P),
        .Q(Q),
        .RSTB(RSTB),
        .S(S),
        .ap_clk(ap_clk),
        .input_r_TREADY_int_regslice(input_r_TREADY_int_regslice));
endmodule

(* ORIG_REF_NAME = "fir_stream_mac_muladd_8s_8s_14s_14_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_muladd_8s_8s_14s_14_4_1_17
   (P,
    S,
    input_r_TREADY_int_regslice,
    CEP,
    ap_clk,
    DSP_ALU_INST,
    Q,
    DSP_ALU_INST_0,
    DSP_OUTPUT_INST,
    RSTB,
    DSP_ALU_INST_1,
    DSP_ALU_INST_2,
    \B_V_data_1_payload_A_reg[13]_i_126 ,
    \B_V_data_1_payload_A_reg[13]_i_126_0 );
  output [12:0]P;
  output [0:0]S;
  input input_r_TREADY_int_regslice;
  input CEP;
  input ap_clk;
  input [7:0]DSP_ALU_INST;
  input [7:0]Q;
  input [0:0]DSP_ALU_INST_0;
  input [0:0]DSP_OUTPUT_INST;
  input RSTB;
  input [7:0]DSP_ALU_INST_1;
  input [7:0]DSP_ALU_INST_2;
  input [1:0]\B_V_data_1_payload_A_reg[13]_i_126 ;
  input [1:0]\B_V_data_1_payload_A_reg[13]_i_126_0 ;

  wire [1:0]\B_V_data_1_payload_A_reg[13]_i_126 ;
  wire [1:0]\B_V_data_1_payload_A_reg[13]_i_126_0 ;
  wire CEP;
  wire [7:0]DSP_ALU_INST;
  wire [0:0]DSP_ALU_INST_0;
  wire [7:0]DSP_ALU_INST_1;
  wire [7:0]DSP_ALU_INST_2;
  wire [0:0]DSP_OUTPUT_INST;
  wire [12:0]P;
  wire [7:0]Q;
  wire RSTB;
  wire [0:0]S;
  wire ap_clk;
  wire input_r_TREADY_int_regslice;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_muladd_8s_8s_14s_14_4_1_DSP48_0_44 fir_stream_mac_muladd_8s_8s_14s_14_4_1_DSP48_0_U
       (.\B_V_data_1_payload_A_reg[13]_i_126 (\B_V_data_1_payload_A_reg[13]_i_126 ),
        .\B_V_data_1_payload_A_reg[13]_i_126_0 (\B_V_data_1_payload_A_reg[13]_i_126_0 ),
        .CEP(CEP),
        .DSP_ALU_INST(DSP_ALU_INST),
        .DSP_ALU_INST_0(DSP_ALU_INST_0),
        .DSP_ALU_INST_1(DSP_ALU_INST_1),
        .DSP_ALU_INST_2(DSP_ALU_INST_2),
        .DSP_OUTPUT_INST(DSP_OUTPUT_INST),
        .P(P),
        .Q(Q),
        .RSTB(RSTB),
        .S(S),
        .ap_clk(ap_clk),
        .input_r_TREADY_int_regslice(input_r_TREADY_int_regslice));
endmodule

(* ORIG_REF_NAME = "fir_stream_mac_muladd_8s_8s_14s_14_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_muladd_8s_8s_14s_14_4_1_18
   (P,
    input_r_TREADY_int_regslice,
    CEP,
    ap_clk,
    DSP_ALU_INST,
    Q,
    DSP_ALU_INST_0,
    DSP_OUTPUT_INST,
    RSTB,
    DSP_ALU_INST_1,
    DSP_ALU_INST_2);
  output [13:0]P;
  input input_r_TREADY_int_regslice;
  input CEP;
  input ap_clk;
  input [7:0]DSP_ALU_INST;
  input [7:0]Q;
  input [0:0]DSP_ALU_INST_0;
  input [0:0]DSP_OUTPUT_INST;
  input RSTB;
  input [7:0]DSP_ALU_INST_1;
  input [7:0]DSP_ALU_INST_2;

  wire CEP;
  wire [7:0]DSP_ALU_INST;
  wire [0:0]DSP_ALU_INST_0;
  wire [7:0]DSP_ALU_INST_1;
  wire [7:0]DSP_ALU_INST_2;
  wire [0:0]DSP_OUTPUT_INST;
  wire [13:0]P;
  wire [7:0]Q;
  wire RSTB;
  wire ap_clk;
  wire input_r_TREADY_int_regslice;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_muladd_8s_8s_14s_14_4_1_DSP48_0_43 fir_stream_mac_muladd_8s_8s_14s_14_4_1_DSP48_0_U
       (.CEP(CEP),
        .DSP_ALU_INST(DSP_ALU_INST),
        .DSP_ALU_INST_0(DSP_ALU_INST_0),
        .DSP_ALU_INST_1(DSP_ALU_INST_1),
        .DSP_ALU_INST_2(DSP_ALU_INST_2),
        .DSP_OUTPUT_INST(DSP_OUTPUT_INST),
        .P(P),
        .Q(Q),
        .RSTB(RSTB),
        .ap_clk(ap_clk),
        .input_r_TREADY_int_regslice(input_r_TREADY_int_regslice));
endmodule

(* ORIG_REF_NAME = "fir_stream_mac_muladd_8s_8s_14s_14_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_muladd_8s_8s_14s_14_4_1_19
   (P,
    input_r_TREADY_int_regslice,
    CEP,
    ap_clk,
    DSP_ALU_INST,
    Q,
    DSP_ALU_INST_0,
    DSP_OUTPUT_INST,
    RSTB,
    DSP_ALU_INST_1,
    DSP_ALU_INST_2);
  output [13:0]P;
  input input_r_TREADY_int_regslice;
  input CEP;
  input ap_clk;
  input [7:0]DSP_ALU_INST;
  input [7:0]Q;
  input [0:0]DSP_ALU_INST_0;
  input [0:0]DSP_OUTPUT_INST;
  input RSTB;
  input [7:0]DSP_ALU_INST_1;
  input [7:0]DSP_ALU_INST_2;

  wire CEP;
  wire [7:0]DSP_ALU_INST;
  wire [0:0]DSP_ALU_INST_0;
  wire [7:0]DSP_ALU_INST_1;
  wire [7:0]DSP_ALU_INST_2;
  wire [0:0]DSP_OUTPUT_INST;
  wire [13:0]P;
  wire [7:0]Q;
  wire RSTB;
  wire ap_clk;
  wire input_r_TREADY_int_regslice;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_muladd_8s_8s_14s_14_4_1_DSP48_0_42 fir_stream_mac_muladd_8s_8s_14s_14_4_1_DSP48_0_U
       (.CEP(CEP),
        .DSP_ALU_INST(DSP_ALU_INST),
        .DSP_ALU_INST_0(DSP_ALU_INST_0),
        .DSP_ALU_INST_1(DSP_ALU_INST_1),
        .DSP_ALU_INST_2(DSP_ALU_INST_2),
        .DSP_OUTPUT_INST(DSP_OUTPUT_INST),
        .P(P),
        .Q(Q),
        .RSTB(RSTB),
        .ap_clk(ap_clk),
        .input_r_TREADY_int_regslice(input_r_TREADY_int_regslice));
endmodule

(* ORIG_REF_NAME = "fir_stream_mac_muladd_8s_8s_14s_14_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_muladd_8s_8s_14s_14_4_1_2
   (P,
    input_r_TREADY_int_regslice,
    CEP,
    ap_clk,
    DSP_ALU_INST,
    Q,
    DSP_ALU_INST_0,
    DSP_OUTPUT_INST,
    RSTB,
    DSP_ALU_INST_1,
    DSP_ALU_INST_2);
  output [13:0]P;
  input input_r_TREADY_int_regslice;
  input CEP;
  input ap_clk;
  input [7:0]DSP_ALU_INST;
  input [7:0]Q;
  input [0:0]DSP_ALU_INST_0;
  input [0:0]DSP_OUTPUT_INST;
  input RSTB;
  input [7:0]DSP_ALU_INST_1;
  input [7:0]DSP_ALU_INST_2;

  wire CEP;
  wire [7:0]DSP_ALU_INST;
  wire [0:0]DSP_ALU_INST_0;
  wire [7:0]DSP_ALU_INST_1;
  wire [7:0]DSP_ALU_INST_2;
  wire [0:0]DSP_OUTPUT_INST;
  wire [13:0]P;
  wire [7:0]Q;
  wire RSTB;
  wire ap_clk;
  wire input_r_TREADY_int_regslice;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_muladd_8s_8s_14s_14_4_1_DSP48_0_59 fir_stream_mac_muladd_8s_8s_14s_14_4_1_DSP48_0_U
       (.CEP(CEP),
        .DSP_ALU_INST(DSP_ALU_INST),
        .DSP_ALU_INST_0(DSP_ALU_INST_0),
        .DSP_ALU_INST_1(DSP_ALU_INST_1),
        .DSP_ALU_INST_2(DSP_ALU_INST_2),
        .DSP_OUTPUT_INST(DSP_OUTPUT_INST),
        .P(P),
        .Q(Q),
        .RSTB(RSTB),
        .ap_clk(ap_clk),
        .input_r_TREADY_int_regslice(input_r_TREADY_int_regslice));
endmodule

(* ORIG_REF_NAME = "fir_stream_mac_muladd_8s_8s_14s_14_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_muladd_8s_8s_14s_14_4_1_20
   (P,
    O,
    \B_V_data_1_payload_A[13]_i_158 ,
    input_r_TREADY_int_regslice,
    CEP,
    ap_clk,
    DSP_ALU_INST,
    Q,
    DSP_ALU_INST_0,
    DSP_OUTPUT_INST,
    RSTB,
    DSP_ALU_INST_1,
    DSP_ALU_INST_2,
    S,
    \B_V_data_1_payload_A_reg[13]_i_119 ,
    \B_V_data_1_payload_A_reg[13]_i_119_0 );
  output [1:0]P;
  output [7:0]O;
  output [5:0]\B_V_data_1_payload_A[13]_i_158 ;
  input input_r_TREADY_int_regslice;
  input CEP;
  input ap_clk;
  input [7:0]DSP_ALU_INST;
  input [7:0]Q;
  input [0:0]DSP_ALU_INST_0;
  input [0:0]DSP_OUTPUT_INST;
  input RSTB;
  input [7:0]DSP_ALU_INST_1;
  input [7:0]DSP_ALU_INST_2;
  input [0:0]S;
  input [12:0]\B_V_data_1_payload_A_reg[13]_i_119 ;
  input [12:0]\B_V_data_1_payload_A_reg[13]_i_119_0 ;

  wire [5:0]\B_V_data_1_payload_A[13]_i_158 ;
  wire [12:0]\B_V_data_1_payload_A_reg[13]_i_119 ;
  wire [12:0]\B_V_data_1_payload_A_reg[13]_i_119_0 ;
  wire CEP;
  wire [7:0]DSP_ALU_INST;
  wire [0:0]DSP_ALU_INST_0;
  wire [7:0]DSP_ALU_INST_1;
  wire [7:0]DSP_ALU_INST_2;
  wire [0:0]DSP_OUTPUT_INST;
  wire [7:0]O;
  wire [1:0]P;
  wire [7:0]Q;
  wire RSTB;
  wire [0:0]S;
  wire ap_clk;
  wire input_r_TREADY_int_regslice;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_muladd_8s_8s_14s_14_4_1_DSP48_0_41 fir_stream_mac_muladd_8s_8s_14s_14_4_1_DSP48_0_U
       (.\B_V_data_1_payload_A[13]_i_158_0 (\B_V_data_1_payload_A[13]_i_158 ),
        .\B_V_data_1_payload_A_reg[13]_i_119_0 (\B_V_data_1_payload_A_reg[13]_i_119 ),
        .\B_V_data_1_payload_A_reg[13]_i_119_1 (\B_V_data_1_payload_A_reg[13]_i_119_0 ),
        .CEP(CEP),
        .DSP_ALU_INST(DSP_ALU_INST),
        .DSP_ALU_INST_0(DSP_ALU_INST_0),
        .DSP_ALU_INST_1(DSP_ALU_INST_1),
        .DSP_ALU_INST_2(DSP_ALU_INST_2),
        .DSP_OUTPUT_INST(DSP_OUTPUT_INST),
        .O(O),
        .P(P),
        .Q(Q),
        .RSTB(RSTB),
        .S(S),
        .ap_clk(ap_clk),
        .input_r_TREADY_int_regslice(input_r_TREADY_int_regslice));
endmodule

(* ORIG_REF_NAME = "fir_stream_mac_muladd_8s_8s_14s_14_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_muladd_8s_8s_14s_14_4_1_21
   (P,
    S,
    input_r_TREADY_int_regslice,
    CEP,
    ap_clk,
    DSP_ALU_INST,
    Q,
    DSP_ALU_INST_0,
    DSP_OUTPUT_INST,
    RSTB,
    DSP_ALU_INST_1,
    DSP_ALU_INST_2,
    \B_V_data_1_payload_A_reg[13]_i_127 ,
    \B_V_data_1_payload_A_reg[13]_i_127_0 );
  output [12:0]P;
  output [0:0]S;
  input input_r_TREADY_int_regslice;
  input CEP;
  input ap_clk;
  input [7:0]DSP_ALU_INST;
  input [7:0]Q;
  input [0:0]DSP_ALU_INST_0;
  input [0:0]DSP_OUTPUT_INST;
  input RSTB;
  input [7:0]DSP_ALU_INST_1;
  input [7:0]DSP_ALU_INST_2;
  input [1:0]\B_V_data_1_payload_A_reg[13]_i_127 ;
  input [1:0]\B_V_data_1_payload_A_reg[13]_i_127_0 ;

  wire [1:0]\B_V_data_1_payload_A_reg[13]_i_127 ;
  wire [1:0]\B_V_data_1_payload_A_reg[13]_i_127_0 ;
  wire CEP;
  wire [7:0]DSP_ALU_INST;
  wire [0:0]DSP_ALU_INST_0;
  wire [7:0]DSP_ALU_INST_1;
  wire [7:0]DSP_ALU_INST_2;
  wire [0:0]DSP_OUTPUT_INST;
  wire [12:0]P;
  wire [7:0]Q;
  wire RSTB;
  wire [0:0]S;
  wire ap_clk;
  wire input_r_TREADY_int_regslice;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_muladd_8s_8s_14s_14_4_1_DSP48_0_40 fir_stream_mac_muladd_8s_8s_14s_14_4_1_DSP48_0_U
       (.\B_V_data_1_payload_A_reg[13]_i_127 (\B_V_data_1_payload_A_reg[13]_i_127 ),
        .\B_V_data_1_payload_A_reg[13]_i_127_0 (\B_V_data_1_payload_A_reg[13]_i_127_0 ),
        .CEP(CEP),
        .DSP_ALU_INST(DSP_ALU_INST),
        .DSP_ALU_INST_0(DSP_ALU_INST_0),
        .DSP_ALU_INST_1(DSP_ALU_INST_1),
        .DSP_ALU_INST_2(DSP_ALU_INST_2),
        .DSP_OUTPUT_INST(DSP_OUTPUT_INST),
        .P(P),
        .Q(Q),
        .RSTB(RSTB),
        .S(S),
        .ap_clk(ap_clk),
        .input_r_TREADY_int_regslice(input_r_TREADY_int_regslice));
endmodule

(* ORIG_REF_NAME = "fir_stream_mac_muladd_8s_8s_14s_14_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_muladd_8s_8s_14s_14_4_1_22
   (P,
    \B_V_data_1_payload_A[7]_i_53 ,
    O,
    input_r_TREADY_int_regslice,
    CEP,
    ap_clk,
    DSP_ALU_INST,
    Q,
    DSP_ALU_INST_0,
    DSP_OUTPUT_INST,
    RSTB,
    DSP_ALU_INST_1,
    DSP_ALU_INST_2,
    S,
    \B_V_data_1_payload_A_reg[13]_i_118 ,
    \B_V_data_1_payload_A_reg[13]_i_118_0 );
  output [1:0]P;
  output [7:0]\B_V_data_1_payload_A[7]_i_53 ;
  output [5:0]O;
  input input_r_TREADY_int_regslice;
  input CEP;
  input ap_clk;
  input [7:0]DSP_ALU_INST;
  input [7:0]Q;
  input [0:0]DSP_ALU_INST_0;
  input [0:0]DSP_OUTPUT_INST;
  input RSTB;
  input [7:0]DSP_ALU_INST_1;
  input [7:0]DSP_ALU_INST_2;
  input [0:0]S;
  input [12:0]\B_V_data_1_payload_A_reg[13]_i_118 ;
  input [12:0]\B_V_data_1_payload_A_reg[13]_i_118_0 ;

  wire [7:0]\B_V_data_1_payload_A[7]_i_53 ;
  wire [12:0]\B_V_data_1_payload_A_reg[13]_i_118 ;
  wire [12:0]\B_V_data_1_payload_A_reg[13]_i_118_0 ;
  wire CEP;
  wire [7:0]DSP_ALU_INST;
  wire [0:0]DSP_ALU_INST_0;
  wire [7:0]DSP_ALU_INST_1;
  wire [7:0]DSP_ALU_INST_2;
  wire [0:0]DSP_OUTPUT_INST;
  wire [5:0]O;
  wire [1:0]P;
  wire [7:0]Q;
  wire RSTB;
  wire [0:0]S;
  wire ap_clk;
  wire input_r_TREADY_int_regslice;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_muladd_8s_8s_14s_14_4_1_DSP48_0_39 fir_stream_mac_muladd_8s_8s_14s_14_4_1_DSP48_0_U
       (.\B_V_data_1_payload_A[7]_i_53_0 (\B_V_data_1_payload_A[7]_i_53 ),
        .\B_V_data_1_payload_A_reg[13]_i_118_0 (\B_V_data_1_payload_A_reg[13]_i_118 ),
        .\B_V_data_1_payload_A_reg[13]_i_118_1 (\B_V_data_1_payload_A_reg[13]_i_118_0 ),
        .CEP(CEP),
        .DSP_ALU_INST(DSP_ALU_INST),
        .DSP_ALU_INST_0(DSP_ALU_INST_0),
        .DSP_ALU_INST_1(DSP_ALU_INST_1),
        .DSP_ALU_INST_2(DSP_ALU_INST_2),
        .DSP_OUTPUT_INST(DSP_OUTPUT_INST),
        .O(O),
        .P(P),
        .Q(Q),
        .RSTB(RSTB),
        .S(S),
        .ap_clk(ap_clk),
        .input_r_TREADY_int_regslice(input_r_TREADY_int_regslice));
endmodule

(* ORIG_REF_NAME = "fir_stream_mac_muladd_8s_8s_14s_14_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_muladd_8s_8s_14s_14_4_1_23
   (P,
    S,
    input_r_TREADY_int_regslice,
    CEP,
    ap_clk,
    DSP_ALU_INST,
    Q,
    DSP_ALU_INST_0,
    DSP_OUTPUT_INST,
    RSTB,
    DSP_ALU_INST_1,
    DSP_ALU_INST_2,
    \B_V_data_1_payload_A_reg[13]_i_119 ,
    \B_V_data_1_payload_A_reg[13]_i_119_0 );
  output [12:0]P;
  output [0:0]S;
  input input_r_TREADY_int_regslice;
  input CEP;
  input ap_clk;
  input [7:0]DSP_ALU_INST;
  input [7:0]Q;
  input [0:0]DSP_ALU_INST_0;
  input [0:0]DSP_OUTPUT_INST;
  input RSTB;
  input [7:0]DSP_ALU_INST_1;
  input [7:0]DSP_ALU_INST_2;
  input [1:0]\B_V_data_1_payload_A_reg[13]_i_119 ;
  input [1:0]\B_V_data_1_payload_A_reg[13]_i_119_0 ;

  wire [1:0]\B_V_data_1_payload_A_reg[13]_i_119 ;
  wire [1:0]\B_V_data_1_payload_A_reg[13]_i_119_0 ;
  wire CEP;
  wire [7:0]DSP_ALU_INST;
  wire [0:0]DSP_ALU_INST_0;
  wire [7:0]DSP_ALU_INST_1;
  wire [7:0]DSP_ALU_INST_2;
  wire [0:0]DSP_OUTPUT_INST;
  wire [12:0]P;
  wire [7:0]Q;
  wire RSTB;
  wire [0:0]S;
  wire ap_clk;
  wire input_r_TREADY_int_regslice;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_muladd_8s_8s_14s_14_4_1_DSP48_0_38 fir_stream_mac_muladd_8s_8s_14s_14_4_1_DSP48_0_U
       (.\B_V_data_1_payload_A_reg[13]_i_119 (\B_V_data_1_payload_A_reg[13]_i_119 ),
        .\B_V_data_1_payload_A_reg[13]_i_119_0 (\B_V_data_1_payload_A_reg[13]_i_119_0 ),
        .CEP(CEP),
        .DSP_ALU_INST(DSP_ALU_INST),
        .DSP_ALU_INST_0(DSP_ALU_INST_0),
        .DSP_ALU_INST_1(DSP_ALU_INST_1),
        .DSP_ALU_INST_2(DSP_ALU_INST_2),
        .DSP_OUTPUT_INST(DSP_OUTPUT_INST),
        .P(P),
        .Q(Q),
        .RSTB(RSTB),
        .S(S),
        .ap_clk(ap_clk),
        .input_r_TREADY_int_regslice(input_r_TREADY_int_regslice));
endmodule

(* ORIG_REF_NAME = "fir_stream_mac_muladd_8s_8s_14s_14_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_muladd_8s_8s_14s_14_4_1_24
   (P,
    input_r_TREADY_int_regslice,
    CEP,
    ap_clk,
    DSP_ALU_INST,
    Q,
    DSP_ALU_INST_0,
    DSP_OUTPUT_INST,
    RSTB,
    DSP_ALU_INST_1,
    DSP_ALU_INST_2);
  output [13:0]P;
  input input_r_TREADY_int_regslice;
  input CEP;
  input ap_clk;
  input [7:0]DSP_ALU_INST;
  input [7:0]Q;
  input [0:0]DSP_ALU_INST_0;
  input [0:0]DSP_OUTPUT_INST;
  input RSTB;
  input [7:0]DSP_ALU_INST_1;
  input [7:0]DSP_ALU_INST_2;

  wire CEP;
  wire [7:0]DSP_ALU_INST;
  wire [0:0]DSP_ALU_INST_0;
  wire [7:0]DSP_ALU_INST_1;
  wire [7:0]DSP_ALU_INST_2;
  wire [0:0]DSP_OUTPUT_INST;
  wire [13:0]P;
  wire [7:0]Q;
  wire RSTB;
  wire ap_clk;
  wire input_r_TREADY_int_regslice;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_muladd_8s_8s_14s_14_4_1_DSP48_0_37 fir_stream_mac_muladd_8s_8s_14s_14_4_1_DSP48_0_U
       (.CEP(CEP),
        .DSP_ALU_INST(DSP_ALU_INST),
        .DSP_ALU_INST_0(DSP_ALU_INST_0),
        .DSP_ALU_INST_1(DSP_ALU_INST_1),
        .DSP_ALU_INST_2(DSP_ALU_INST_2),
        .DSP_OUTPUT_INST(DSP_OUTPUT_INST),
        .P(P),
        .Q(Q),
        .RSTB(RSTB),
        .ap_clk(ap_clk),
        .input_r_TREADY_int_regslice(input_r_TREADY_int_regslice));
endmodule

(* ORIG_REF_NAME = "fir_stream_mac_muladd_8s_8s_14s_14_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_muladd_8s_8s_14s_14_4_1_25
   (P,
    O,
    \B_V_data_1_payload_A[13]_i_169 ,
    input_r_TREADY_int_regslice,
    CEP,
    ap_clk,
    DSP_ALU_INST,
    Q,
    DSP_ALU_INST_0,
    DSP_OUTPUT_INST,
    RSTB,
    DSP_ALU_INST_1,
    DSP_ALU_INST_2,
    S,
    \B_V_data_1_payload_A_reg[13]_i_120 ,
    \B_V_data_1_payload_A_reg[13]_i_120_0 );
  output [1:0]P;
  output [7:0]O;
  output [5:0]\B_V_data_1_payload_A[13]_i_169 ;
  input input_r_TREADY_int_regslice;
  input CEP;
  input ap_clk;
  input [7:0]DSP_ALU_INST;
  input [7:0]Q;
  input [0:0]DSP_ALU_INST_0;
  input [0:0]DSP_OUTPUT_INST;
  input RSTB;
  input [7:0]DSP_ALU_INST_1;
  input [7:0]DSP_ALU_INST_2;
  input [0:0]S;
  input [12:0]\B_V_data_1_payload_A_reg[13]_i_120 ;
  input [12:0]\B_V_data_1_payload_A_reg[13]_i_120_0 ;

  wire [5:0]\B_V_data_1_payload_A[13]_i_169 ;
  wire [12:0]\B_V_data_1_payload_A_reg[13]_i_120 ;
  wire [12:0]\B_V_data_1_payload_A_reg[13]_i_120_0 ;
  wire CEP;
  wire [7:0]DSP_ALU_INST;
  wire [0:0]DSP_ALU_INST_0;
  wire [7:0]DSP_ALU_INST_1;
  wire [7:0]DSP_ALU_INST_2;
  wire [0:0]DSP_OUTPUT_INST;
  wire [7:0]O;
  wire [1:0]P;
  wire [7:0]Q;
  wire RSTB;
  wire [0:0]S;
  wire ap_clk;
  wire input_r_TREADY_int_regslice;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_muladd_8s_8s_14s_14_4_1_DSP48_0_36 fir_stream_mac_muladd_8s_8s_14s_14_4_1_DSP48_0_U
       (.\B_V_data_1_payload_A[13]_i_169_0 (\B_V_data_1_payload_A[13]_i_169 ),
        .\B_V_data_1_payload_A_reg[13]_i_120_0 (\B_V_data_1_payload_A_reg[13]_i_120 ),
        .\B_V_data_1_payload_A_reg[13]_i_120_1 (\B_V_data_1_payload_A_reg[13]_i_120_0 ),
        .CEP(CEP),
        .DSP_ALU_INST(DSP_ALU_INST),
        .DSP_ALU_INST_0(DSP_ALU_INST_0),
        .DSP_ALU_INST_1(DSP_ALU_INST_1),
        .DSP_ALU_INST_2(DSP_ALU_INST_2),
        .DSP_OUTPUT_INST(DSP_OUTPUT_INST),
        .O(O),
        .P(P),
        .Q(Q),
        .RSTB(RSTB),
        .S(S),
        .ap_clk(ap_clk),
        .input_r_TREADY_int_regslice(input_r_TREADY_int_regslice));
endmodule

(* ORIG_REF_NAME = "fir_stream_mac_muladd_8s_8s_14s_14_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_muladd_8s_8s_14s_14_4_1_26
   (P,
    S,
    input_r_TREADY_int_regslice,
    CEP,
    ap_clk,
    DSP_ALU_INST,
    Q,
    DSP_ALU_INST_0,
    DSP_OUTPUT_INST,
    RSTB,
    DSP_ALU_INST_1,
    DSP_ALU_INST_2,
    \B_V_data_1_payload_A_reg[13]_i_121 ,
    \B_V_data_1_payload_A_reg[13]_i_121_0 );
  output [12:0]P;
  output [0:0]S;
  input input_r_TREADY_int_regslice;
  input CEP;
  input ap_clk;
  input [7:0]DSP_ALU_INST;
  input [7:0]Q;
  input [0:0]DSP_ALU_INST_0;
  input [0:0]DSP_OUTPUT_INST;
  input RSTB;
  input [7:0]DSP_ALU_INST_1;
  input [7:0]DSP_ALU_INST_2;
  input [1:0]\B_V_data_1_payload_A_reg[13]_i_121 ;
  input [1:0]\B_V_data_1_payload_A_reg[13]_i_121_0 ;

  wire [1:0]\B_V_data_1_payload_A_reg[13]_i_121 ;
  wire [1:0]\B_V_data_1_payload_A_reg[13]_i_121_0 ;
  wire CEP;
  wire [7:0]DSP_ALU_INST;
  wire [0:0]DSP_ALU_INST_0;
  wire [7:0]DSP_ALU_INST_1;
  wire [7:0]DSP_ALU_INST_2;
  wire [0:0]DSP_OUTPUT_INST;
  wire [12:0]P;
  wire [7:0]Q;
  wire RSTB;
  wire [0:0]S;
  wire ap_clk;
  wire input_r_TREADY_int_regslice;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_muladd_8s_8s_14s_14_4_1_DSP48_0_35 fir_stream_mac_muladd_8s_8s_14s_14_4_1_DSP48_0_U
       (.\B_V_data_1_payload_A_reg[13]_i_121 (\B_V_data_1_payload_A_reg[13]_i_121 ),
        .\B_V_data_1_payload_A_reg[13]_i_121_0 (\B_V_data_1_payload_A_reg[13]_i_121_0 ),
        .CEP(CEP),
        .DSP_ALU_INST(DSP_ALU_INST),
        .DSP_ALU_INST_0(DSP_ALU_INST_0),
        .DSP_ALU_INST_1(DSP_ALU_INST_1),
        .DSP_ALU_INST_2(DSP_ALU_INST_2),
        .DSP_OUTPUT_INST(DSP_OUTPUT_INST),
        .P(P),
        .Q(Q),
        .RSTB(RSTB),
        .S(S),
        .ap_clk(ap_clk),
        .input_r_TREADY_int_regslice(input_r_TREADY_int_regslice));
endmodule

(* ORIG_REF_NAME = "fir_stream_mac_muladd_8s_8s_14s_14_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_muladd_8s_8s_14s_14_4_1_27
   (P,
    S,
    input_r_TREADY_int_regslice,
    CEP,
    ap_clk,
    DSP_ALU_INST,
    Q,
    DSP_ALU_INST_0,
    DSP_OUTPUT_INST,
    RSTB,
    DSP_ALU_INST_1,
    DSP_ALU_INST_2,
    \B_V_data_1_payload_A_reg[13]_i_120 ,
    \B_V_data_1_payload_A_reg[13]_i_120_0 );
  output [12:0]P;
  output [0:0]S;
  input input_r_TREADY_int_regslice;
  input CEP;
  input ap_clk;
  input [7:0]DSP_ALU_INST;
  input [7:0]Q;
  input [0:0]DSP_ALU_INST_0;
  input [0:0]DSP_OUTPUT_INST;
  input RSTB;
  input [7:0]DSP_ALU_INST_1;
  input [7:0]DSP_ALU_INST_2;
  input [1:0]\B_V_data_1_payload_A_reg[13]_i_120 ;
  input [1:0]\B_V_data_1_payload_A_reg[13]_i_120_0 ;

  wire [1:0]\B_V_data_1_payload_A_reg[13]_i_120 ;
  wire [1:0]\B_V_data_1_payload_A_reg[13]_i_120_0 ;
  wire CEP;
  wire [7:0]DSP_ALU_INST;
  wire [0:0]DSP_ALU_INST_0;
  wire [7:0]DSP_ALU_INST_1;
  wire [7:0]DSP_ALU_INST_2;
  wire [0:0]DSP_OUTPUT_INST;
  wire [12:0]P;
  wire [7:0]Q;
  wire RSTB;
  wire [0:0]S;
  wire ap_clk;
  wire input_r_TREADY_int_regslice;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_muladd_8s_8s_14s_14_4_1_DSP48_0_34 fir_stream_mac_muladd_8s_8s_14s_14_4_1_DSP48_0_U
       (.\B_V_data_1_payload_A_reg[13]_i_120 (\B_V_data_1_payload_A_reg[13]_i_120 ),
        .\B_V_data_1_payload_A_reg[13]_i_120_0 (\B_V_data_1_payload_A_reg[13]_i_120_0 ),
        .CEP(CEP),
        .DSP_ALU_INST(DSP_ALU_INST),
        .DSP_ALU_INST_0(DSP_ALU_INST_0),
        .DSP_ALU_INST_1(DSP_ALU_INST_1),
        .DSP_ALU_INST_2(DSP_ALU_INST_2),
        .DSP_OUTPUT_INST(DSP_OUTPUT_INST),
        .P(P),
        .Q(Q),
        .RSTB(RSTB),
        .S(S),
        .ap_clk(ap_clk),
        .input_r_TREADY_int_regslice(input_r_TREADY_int_regslice));
endmodule

(* ORIG_REF_NAME = "fir_stream_mac_muladd_8s_8s_14s_14_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_muladd_8s_8s_14s_14_4_1_28
   (P,
    input_r_TREADY_int_regslice,
    CEP,
    ap_clk,
    DSP_ALU_INST,
    Q,
    DSP_ALU_INST_0,
    DSP_OUTPUT_INST,
    RSTB,
    DSP_ALU_INST_1,
    DSP_ALU_INST_2);
  output [13:0]P;
  input input_r_TREADY_int_regslice;
  input CEP;
  input ap_clk;
  input [7:0]DSP_ALU_INST;
  input [7:0]Q;
  input [0:0]DSP_ALU_INST_0;
  input [0:0]DSP_OUTPUT_INST;
  input RSTB;
  input [7:0]DSP_ALU_INST_1;
  input [7:0]DSP_ALU_INST_2;

  wire CEP;
  wire [7:0]DSP_ALU_INST;
  wire [0:0]DSP_ALU_INST_0;
  wire [7:0]DSP_ALU_INST_1;
  wire [7:0]DSP_ALU_INST_2;
  wire [0:0]DSP_OUTPUT_INST;
  wire [13:0]P;
  wire [7:0]Q;
  wire RSTB;
  wire ap_clk;
  wire input_r_TREADY_int_regslice;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_muladd_8s_8s_14s_14_4_1_DSP48_0_33 fir_stream_mac_muladd_8s_8s_14s_14_4_1_DSP48_0_U
       (.CEP(CEP),
        .DSP_ALU_INST(DSP_ALU_INST),
        .DSP_ALU_INST_0(DSP_ALU_INST_0),
        .DSP_ALU_INST_1(DSP_ALU_INST_1),
        .DSP_ALU_INST_2(DSP_ALU_INST_2),
        .DSP_OUTPUT_INST(DSP_OUTPUT_INST),
        .P(P),
        .Q(Q),
        .RSTB(RSTB),
        .ap_clk(ap_clk),
        .input_r_TREADY_int_regslice(input_r_TREADY_int_regslice));
endmodule

(* ORIG_REF_NAME = "fir_stream_mac_muladd_8s_8s_14s_14_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_muladd_8s_8s_14s_14_4_1_29
   (P,
    O,
    \B_V_data_1_payload_A[13]_i_180 ,
    input_r_TREADY_int_regslice,
    CEP,
    ap_clk,
    DSP_ALU_INST,
    Q,
    DSP_ALU_INST_0,
    DSP_OUTPUT_INST,
    RSTB,
    DSP_ALU_INST_1,
    DSP_ALU_INST_2,
    S,
    \B_V_data_1_payload_A_reg[13]_i_121 ,
    \B_V_data_1_payload_A_reg[13]_i_121_0 );
  output [1:0]P;
  output [7:0]O;
  output [5:0]\B_V_data_1_payload_A[13]_i_180 ;
  input input_r_TREADY_int_regslice;
  input CEP;
  input ap_clk;
  input [7:0]DSP_ALU_INST;
  input [7:0]Q;
  input [0:0]DSP_ALU_INST_0;
  input [0:0]DSP_OUTPUT_INST;
  input RSTB;
  input [7:0]DSP_ALU_INST_1;
  input [7:0]DSP_ALU_INST_2;
  input [0:0]S;
  input [12:0]\B_V_data_1_payload_A_reg[13]_i_121 ;
  input [12:0]\B_V_data_1_payload_A_reg[13]_i_121_0 ;

  wire [5:0]\B_V_data_1_payload_A[13]_i_180 ;
  wire [12:0]\B_V_data_1_payload_A_reg[13]_i_121 ;
  wire [12:0]\B_V_data_1_payload_A_reg[13]_i_121_0 ;
  wire CEP;
  wire [7:0]DSP_ALU_INST;
  wire [0:0]DSP_ALU_INST_0;
  wire [7:0]DSP_ALU_INST_1;
  wire [7:0]DSP_ALU_INST_2;
  wire [0:0]DSP_OUTPUT_INST;
  wire [7:0]O;
  wire [1:0]P;
  wire [7:0]Q;
  wire RSTB;
  wire [0:0]S;
  wire ap_clk;
  wire input_r_TREADY_int_regslice;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_muladd_8s_8s_14s_14_4_1_DSP48_0_32 fir_stream_mac_muladd_8s_8s_14s_14_4_1_DSP48_0_U
       (.\B_V_data_1_payload_A[13]_i_180_0 (\B_V_data_1_payload_A[13]_i_180 ),
        .\B_V_data_1_payload_A_reg[13]_i_121_0 (\B_V_data_1_payload_A_reg[13]_i_121 ),
        .\B_V_data_1_payload_A_reg[13]_i_121_1 (\B_V_data_1_payload_A_reg[13]_i_121_0 ),
        .CEP(CEP),
        .DSP_ALU_INST(DSP_ALU_INST),
        .DSP_ALU_INST_0(DSP_ALU_INST_0),
        .DSP_ALU_INST_1(DSP_ALU_INST_1),
        .DSP_ALU_INST_2(DSP_ALU_INST_2),
        .DSP_OUTPUT_INST(DSP_OUTPUT_INST),
        .O(O),
        .P(P),
        .Q(Q),
        .RSTB(RSTB),
        .S(S),
        .ap_clk(ap_clk),
        .input_r_TREADY_int_regslice(input_r_TREADY_int_regslice));
endmodule

(* ORIG_REF_NAME = "fir_stream_mac_muladd_8s_8s_14s_14_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_muladd_8s_8s_14s_14_4_1_3
   (P,
    input_r_TREADY_int_regslice,
    CEP,
    ap_clk,
    DSP_ALU_INST,
    Q,
    DSP_ALU_INST_0,
    DSP_OUTPUT_INST,
    RSTB,
    B,
    DSP_ALU_INST_1);
  output [13:0]P;
  input input_r_TREADY_int_regslice;
  input CEP;
  input ap_clk;
  input [7:0]DSP_ALU_INST;
  input [7:0]Q;
  input [0:0]DSP_ALU_INST_0;
  input [0:0]DSP_OUTPUT_INST;
  input RSTB;
  input [7:0]B;
  input [7:0]DSP_ALU_INST_1;

  wire [7:0]B;
  wire CEP;
  wire [7:0]DSP_ALU_INST;
  wire [0:0]DSP_ALU_INST_0;
  wire [7:0]DSP_ALU_INST_1;
  wire [0:0]DSP_OUTPUT_INST;
  wire [13:0]P;
  wire [7:0]Q;
  wire RSTB;
  wire ap_clk;
  wire input_r_TREADY_int_regslice;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_muladd_8s_8s_14s_14_4_1_DSP48_0_58 fir_stream_mac_muladd_8s_8s_14s_14_4_1_DSP48_0_U
       (.B(B),
        .CEP(CEP),
        .DSP_ALU_INST(DSP_ALU_INST),
        .DSP_ALU_INST_0(DSP_ALU_INST_0),
        .DSP_ALU_INST_1(DSP_ALU_INST_1),
        .DSP_OUTPUT_INST(DSP_OUTPUT_INST),
        .P(P),
        .Q(Q),
        .RSTB(RSTB),
        .ap_clk(ap_clk),
        .input_r_TREADY_int_regslice(input_r_TREADY_int_regslice));
endmodule

(* ORIG_REF_NAME = "fir_stream_mac_muladd_8s_8s_14s_14_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_muladd_8s_8s_14s_14_4_1_30
   (P,
    S,
    input_r_TREADY_int_regslice,
    CEP,
    ap_clk,
    DSP_ALU_INST,
    Q,
    DSP_ALU_INST_0,
    DSP_OUTPUT_INST,
    RSTB,
    DSP_ALU_INST_1,
    DSP_ALU_INST_2,
    \B_V_data_1_payload_A_reg[13]_i_118 ,
    \B_V_data_1_payload_A_reg[13]_i_118_0 );
  output [12:0]P;
  output [0:0]S;
  input input_r_TREADY_int_regslice;
  input CEP;
  input ap_clk;
  input [7:0]DSP_ALU_INST;
  input [7:0]Q;
  input [0:0]DSP_ALU_INST_0;
  input [0:0]DSP_OUTPUT_INST;
  input RSTB;
  input [7:0]DSP_ALU_INST_1;
  input [7:0]DSP_ALU_INST_2;
  input [1:0]\B_V_data_1_payload_A_reg[13]_i_118 ;
  input [1:0]\B_V_data_1_payload_A_reg[13]_i_118_0 ;

  wire [1:0]\B_V_data_1_payload_A_reg[13]_i_118 ;
  wire [1:0]\B_V_data_1_payload_A_reg[13]_i_118_0 ;
  wire CEP;
  wire [7:0]DSP_ALU_INST;
  wire [0:0]DSP_ALU_INST_0;
  wire [7:0]DSP_ALU_INST_1;
  wire [7:0]DSP_ALU_INST_2;
  wire [0:0]DSP_OUTPUT_INST;
  wire [12:0]P;
  wire [7:0]Q;
  wire RSTB;
  wire [0:0]S;
  wire ap_clk;
  wire input_r_TREADY_int_regslice;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_muladd_8s_8s_14s_14_4_1_DSP48_0 fir_stream_mac_muladd_8s_8s_14s_14_4_1_DSP48_0_U
       (.\B_V_data_1_payload_A_reg[13]_i_118 (\B_V_data_1_payload_A_reg[13]_i_118 ),
        .\B_V_data_1_payload_A_reg[13]_i_118_0 (\B_V_data_1_payload_A_reg[13]_i_118_0 ),
        .CEP(CEP),
        .DSP_ALU_INST(DSP_ALU_INST),
        .DSP_ALU_INST_0(DSP_ALU_INST_0),
        .DSP_ALU_INST_1(DSP_ALU_INST_1),
        .DSP_ALU_INST_2(DSP_ALU_INST_2),
        .DSP_OUTPUT_INST(DSP_OUTPUT_INST),
        .P(P),
        .Q(Q),
        .RSTB(RSTB),
        .S(S),
        .ap_clk(ap_clk),
        .input_r_TREADY_int_regslice(input_r_TREADY_int_regslice));
endmodule

(* ORIG_REF_NAME = "fir_stream_mac_muladd_8s_8s_14s_14_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_muladd_8s_8s_14s_14_4_1_4
   (P,
    O,
    \B_V_data_1_payload_A[13]_i_325 ,
    input_r_TREADY_int_regslice,
    CEP,
    ap_clk,
    DSP_ALU_INST,
    Q,
    DSP_ALU_INST_0,
    DSP_OUTPUT_INST,
    RSTB,
    DSP_ALU_INST_1,
    DSP_ALU_INST_2,
    S,
    \B_V_data_1_payload_A_reg[13]_i_132 ,
    \B_V_data_1_payload_A_reg[13]_i_132_0 );
  output [1:0]P;
  output [7:0]O;
  output [5:0]\B_V_data_1_payload_A[13]_i_325 ;
  input input_r_TREADY_int_regslice;
  input CEP;
  input ap_clk;
  input [7:0]DSP_ALU_INST;
  input [7:0]Q;
  input [0:0]DSP_ALU_INST_0;
  input [0:0]DSP_OUTPUT_INST;
  input RSTB;
  input [7:0]DSP_ALU_INST_1;
  input [7:0]DSP_ALU_INST_2;
  input [0:0]S;
  input [12:0]\B_V_data_1_payload_A_reg[13]_i_132 ;
  input [12:0]\B_V_data_1_payload_A_reg[13]_i_132_0 ;

  wire [5:0]\B_V_data_1_payload_A[13]_i_325 ;
  wire [12:0]\B_V_data_1_payload_A_reg[13]_i_132 ;
  wire [12:0]\B_V_data_1_payload_A_reg[13]_i_132_0 ;
  wire CEP;
  wire [7:0]DSP_ALU_INST;
  wire [0:0]DSP_ALU_INST_0;
  wire [7:0]DSP_ALU_INST_1;
  wire [7:0]DSP_ALU_INST_2;
  wire [0:0]DSP_OUTPUT_INST;
  wire [7:0]O;
  wire [1:0]P;
  wire [7:0]Q;
  wire RSTB;
  wire [0:0]S;
  wire ap_clk;
  wire input_r_TREADY_int_regslice;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_muladd_8s_8s_14s_14_4_1_DSP48_0_57 fir_stream_mac_muladd_8s_8s_14s_14_4_1_DSP48_0_U
       (.\B_V_data_1_payload_A[13]_i_325_0 (\B_V_data_1_payload_A[13]_i_325 ),
        .\B_V_data_1_payload_A_reg[13]_i_132_0 (\B_V_data_1_payload_A_reg[13]_i_132 ),
        .\B_V_data_1_payload_A_reg[13]_i_132_1 (\B_V_data_1_payload_A_reg[13]_i_132_0 ),
        .CEP(CEP),
        .DSP_ALU_INST(DSP_ALU_INST),
        .DSP_ALU_INST_0(DSP_ALU_INST_0),
        .DSP_ALU_INST_1(DSP_ALU_INST_1),
        .DSP_ALU_INST_2(DSP_ALU_INST_2),
        .DSP_OUTPUT_INST(DSP_OUTPUT_INST),
        .O(O),
        .P(P),
        .Q(Q),
        .RSTB(RSTB),
        .S(S),
        .ap_clk(ap_clk),
        .input_r_TREADY_int_regslice(input_r_TREADY_int_regslice));
endmodule

(* ORIG_REF_NAME = "fir_stream_mac_muladd_8s_8s_14s_14_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_muladd_8s_8s_14s_14_4_1_5
   (P,
    S,
    input_r_TREADY_int_regslice,
    CEP,
    ap_clk,
    DSP_ALU_INST,
    Q,
    DSP_ALU_INST_0,
    DSP_OUTPUT_INST,
    RSTB,
    DSP_ALU_INST_1,
    DSP_ALU_INST_2,
    \B_V_data_1_payload_A_reg[13]_i_131 ,
    \B_V_data_1_payload_A_reg[13]_i_131_0 );
  output [12:0]P;
  output [0:0]S;
  input input_r_TREADY_int_regslice;
  input CEP;
  input ap_clk;
  input [7:0]DSP_ALU_INST;
  input [7:0]Q;
  input [0:0]DSP_ALU_INST_0;
  input [0:0]DSP_OUTPUT_INST;
  input RSTB;
  input [7:0]DSP_ALU_INST_1;
  input [7:0]DSP_ALU_INST_2;
  input [1:0]\B_V_data_1_payload_A_reg[13]_i_131 ;
  input [1:0]\B_V_data_1_payload_A_reg[13]_i_131_0 ;

  wire [1:0]\B_V_data_1_payload_A_reg[13]_i_131 ;
  wire [1:0]\B_V_data_1_payload_A_reg[13]_i_131_0 ;
  wire CEP;
  wire [7:0]DSP_ALU_INST;
  wire [0:0]DSP_ALU_INST_0;
  wire [7:0]DSP_ALU_INST_1;
  wire [7:0]DSP_ALU_INST_2;
  wire [0:0]DSP_OUTPUT_INST;
  wire [12:0]P;
  wire [7:0]Q;
  wire RSTB;
  wire [0:0]S;
  wire ap_clk;
  wire input_r_TREADY_int_regslice;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_muladd_8s_8s_14s_14_4_1_DSP48_0_56 fir_stream_mac_muladd_8s_8s_14s_14_4_1_DSP48_0_U
       (.\B_V_data_1_payload_A_reg[13]_i_131 (\B_V_data_1_payload_A_reg[13]_i_131 ),
        .\B_V_data_1_payload_A_reg[13]_i_131_0 (\B_V_data_1_payload_A_reg[13]_i_131_0 ),
        .CEP(CEP),
        .DSP_ALU_INST(DSP_ALU_INST),
        .DSP_ALU_INST_0(DSP_ALU_INST_0),
        .DSP_ALU_INST_1(DSP_ALU_INST_1),
        .DSP_ALU_INST_2(DSP_ALU_INST_2),
        .DSP_OUTPUT_INST(DSP_OUTPUT_INST),
        .P(P),
        .Q(Q),
        .RSTB(RSTB),
        .S(S),
        .ap_clk(ap_clk),
        .input_r_TREADY_int_regslice(input_r_TREADY_int_regslice));
endmodule

(* ORIG_REF_NAME = "fir_stream_mac_muladd_8s_8s_14s_14_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_muladd_8s_8s_14s_14_4_1_6
   (P,
    O,
    \B_V_data_1_payload_A[13]_i_247 ,
    input_r_TREADY_int_regslice,
    CEP,
    ap_clk,
    DSP_ALU_INST,
    Q,
    DSP_ALU_INST_0,
    DSP_OUTPUT_INST,
    RSTB,
    DSP_ALU_INST_1,
    DSP_ALU_INST_2,
    S,
    \B_V_data_1_payload_A_reg[13]_i_126 ,
    \B_V_data_1_payload_A_reg[13]_i_126_0 );
  output [1:0]P;
  output [7:0]O;
  output [5:0]\B_V_data_1_payload_A[13]_i_247 ;
  input input_r_TREADY_int_regslice;
  input CEP;
  input ap_clk;
  input [7:0]DSP_ALU_INST;
  input [7:0]Q;
  input [0:0]DSP_ALU_INST_0;
  input [0:0]DSP_OUTPUT_INST;
  input RSTB;
  input [7:0]DSP_ALU_INST_1;
  input [7:0]DSP_ALU_INST_2;
  input [0:0]S;
  input [12:0]\B_V_data_1_payload_A_reg[13]_i_126 ;
  input [12:0]\B_V_data_1_payload_A_reg[13]_i_126_0 ;

  wire [5:0]\B_V_data_1_payload_A[13]_i_247 ;
  wire [12:0]\B_V_data_1_payload_A_reg[13]_i_126 ;
  wire [12:0]\B_V_data_1_payload_A_reg[13]_i_126_0 ;
  wire CEP;
  wire [7:0]DSP_ALU_INST;
  wire [0:0]DSP_ALU_INST_0;
  wire [7:0]DSP_ALU_INST_1;
  wire [7:0]DSP_ALU_INST_2;
  wire [0:0]DSP_OUTPUT_INST;
  wire [7:0]O;
  wire [1:0]P;
  wire [7:0]Q;
  wire RSTB;
  wire [0:0]S;
  wire ap_clk;
  wire input_r_TREADY_int_regslice;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_muladd_8s_8s_14s_14_4_1_DSP48_0_55 fir_stream_mac_muladd_8s_8s_14s_14_4_1_DSP48_0_U
       (.\B_V_data_1_payload_A[13]_i_247_0 (\B_V_data_1_payload_A[13]_i_247 ),
        .\B_V_data_1_payload_A_reg[13]_i_126_0 (\B_V_data_1_payload_A_reg[13]_i_126 ),
        .\B_V_data_1_payload_A_reg[13]_i_126_1 (\B_V_data_1_payload_A_reg[13]_i_126_0 ),
        .CEP(CEP),
        .DSP_ALU_INST(DSP_ALU_INST),
        .DSP_ALU_INST_0(DSP_ALU_INST_0),
        .DSP_ALU_INST_1(DSP_ALU_INST_1),
        .DSP_ALU_INST_2(DSP_ALU_INST_2),
        .DSP_OUTPUT_INST(DSP_OUTPUT_INST),
        .O(O),
        .P(P),
        .Q(Q),
        .RSTB(RSTB),
        .S(S),
        .ap_clk(ap_clk),
        .input_r_TREADY_int_regslice(input_r_TREADY_int_regslice));
endmodule

(* ORIG_REF_NAME = "fir_stream_mac_muladd_8s_8s_14s_14_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_muladd_8s_8s_14s_14_4_1_7
   (P,
    S,
    input_r_TREADY_int_regslice,
    CEP,
    ap_clk,
    DSP_ALU_INST,
    Q,
    DSP_ALU_INST_0,
    DSP_OUTPUT_INST,
    RSTB,
    DSP_ALU_INST_1,
    DSP_ALU_INST_2,
    \B_V_data_1_payload_A_reg[13]_i_132 ,
    \B_V_data_1_payload_A_reg[13]_i_132_0 );
  output [12:0]P;
  output [0:0]S;
  input input_r_TREADY_int_regslice;
  input CEP;
  input ap_clk;
  input [7:0]DSP_ALU_INST;
  input [7:0]Q;
  input [0:0]DSP_ALU_INST_0;
  input [0:0]DSP_OUTPUT_INST;
  input RSTB;
  input [7:0]DSP_ALU_INST_1;
  input [7:0]DSP_ALU_INST_2;
  input [1:0]\B_V_data_1_payload_A_reg[13]_i_132 ;
  input [1:0]\B_V_data_1_payload_A_reg[13]_i_132_0 ;

  wire [1:0]\B_V_data_1_payload_A_reg[13]_i_132 ;
  wire [1:0]\B_V_data_1_payload_A_reg[13]_i_132_0 ;
  wire CEP;
  wire [7:0]DSP_ALU_INST;
  wire [0:0]DSP_ALU_INST_0;
  wire [7:0]DSP_ALU_INST_1;
  wire [7:0]DSP_ALU_INST_2;
  wire [0:0]DSP_OUTPUT_INST;
  wire [12:0]P;
  wire [7:0]Q;
  wire RSTB;
  wire [0:0]S;
  wire ap_clk;
  wire input_r_TREADY_int_regslice;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_muladd_8s_8s_14s_14_4_1_DSP48_0_54 fir_stream_mac_muladd_8s_8s_14s_14_4_1_DSP48_0_U
       (.\B_V_data_1_payload_A_reg[13]_i_132 (\B_V_data_1_payload_A_reg[13]_i_132 ),
        .\B_V_data_1_payload_A_reg[13]_i_132_0 (\B_V_data_1_payload_A_reg[13]_i_132_0 ),
        .CEP(CEP),
        .DSP_ALU_INST(DSP_ALU_INST),
        .DSP_ALU_INST_0(DSP_ALU_INST_0),
        .DSP_ALU_INST_1(DSP_ALU_INST_1),
        .DSP_ALU_INST_2(DSP_ALU_INST_2),
        .DSP_OUTPUT_INST(DSP_OUTPUT_INST),
        .P(P),
        .Q(Q),
        .RSTB(RSTB),
        .S(S),
        .ap_clk(ap_clk),
        .input_r_TREADY_int_regslice(input_r_TREADY_int_regslice));
endmodule

(* ORIG_REF_NAME = "fir_stream_mac_muladd_8s_8s_14s_14_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_muladd_8s_8s_14s_14_4_1_8
   (P,
    input_r_TREADY_int_regslice,
    CEP,
    ap_clk,
    DSP_ALU_INST,
    Q,
    DSP_ALU_INST_0,
    DSP_OUTPUT_INST,
    RSTB,
    DSP_ALU_INST_1,
    DSP_ALU_INST_2);
  output [13:0]P;
  input input_r_TREADY_int_regslice;
  input CEP;
  input ap_clk;
  input [7:0]DSP_ALU_INST;
  input [7:0]Q;
  input [0:0]DSP_ALU_INST_0;
  input [0:0]DSP_OUTPUT_INST;
  input RSTB;
  input [7:0]DSP_ALU_INST_1;
  input [7:0]DSP_ALU_INST_2;

  wire CEP;
  wire [7:0]DSP_ALU_INST;
  wire [0:0]DSP_ALU_INST_0;
  wire [7:0]DSP_ALU_INST_1;
  wire [7:0]DSP_ALU_INST_2;
  wire [0:0]DSP_OUTPUT_INST;
  wire [13:0]P;
  wire [7:0]Q;
  wire RSTB;
  wire ap_clk;
  wire input_r_TREADY_int_regslice;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_muladd_8s_8s_14s_14_4_1_DSP48_0_53 fir_stream_mac_muladd_8s_8s_14s_14_4_1_DSP48_0_U
       (.CEP(CEP),
        .DSP_ALU_INST(DSP_ALU_INST),
        .DSP_ALU_INST_0(DSP_ALU_INST_0),
        .DSP_ALU_INST_1(DSP_ALU_INST_1),
        .DSP_ALU_INST_2(DSP_ALU_INST_2),
        .DSP_OUTPUT_INST(DSP_OUTPUT_INST),
        .P(P),
        .Q(Q),
        .RSTB(RSTB),
        .ap_clk(ap_clk),
        .input_r_TREADY_int_regslice(input_r_TREADY_int_regslice));
endmodule

(* ORIG_REF_NAME = "fir_stream_mac_muladd_8s_8s_14s_14_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_muladd_8s_8s_14s_14_4_1_9
   (P,
    O,
    \B_V_data_1_payload_A[13]_i_336 ,
    input_r_TREADY_int_regslice,
    CEP,
    ap_clk,
    DSP_ALU_INST,
    Q,
    DSP_ALU_INST_0,
    DSP_OUTPUT_INST,
    RSTB,
    DSP_ALU_INST_1,
    DSP_ALU_INST_2,
    S,
    \B_V_data_1_payload_A_reg[13]_i_133 ,
    \B_V_data_1_payload_A_reg[13]_i_133_0 );
  output [1:0]P;
  output [7:0]O;
  output [5:0]\B_V_data_1_payload_A[13]_i_336 ;
  input input_r_TREADY_int_regslice;
  input CEP;
  input ap_clk;
  input [7:0]DSP_ALU_INST;
  input [7:0]Q;
  input [0:0]DSP_ALU_INST_0;
  input [0:0]DSP_OUTPUT_INST;
  input RSTB;
  input [7:0]DSP_ALU_INST_1;
  input [7:0]DSP_ALU_INST_2;
  input [0:0]S;
  input [12:0]\B_V_data_1_payload_A_reg[13]_i_133 ;
  input [12:0]\B_V_data_1_payload_A_reg[13]_i_133_0 ;

  wire [5:0]\B_V_data_1_payload_A[13]_i_336 ;
  wire [12:0]\B_V_data_1_payload_A_reg[13]_i_133 ;
  wire [12:0]\B_V_data_1_payload_A_reg[13]_i_133_0 ;
  wire CEP;
  wire [7:0]DSP_ALU_INST;
  wire [0:0]DSP_ALU_INST_0;
  wire [7:0]DSP_ALU_INST_1;
  wire [7:0]DSP_ALU_INST_2;
  wire [0:0]DSP_OUTPUT_INST;
  wire [7:0]O;
  wire [1:0]P;
  wire [7:0]Q;
  wire RSTB;
  wire [0:0]S;
  wire ap_clk;
  wire input_r_TREADY_int_regslice;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_muladd_8s_8s_14s_14_4_1_DSP48_0_52 fir_stream_mac_muladd_8s_8s_14s_14_4_1_DSP48_0_U
       (.\B_V_data_1_payload_A[13]_i_336_0 (\B_V_data_1_payload_A[13]_i_336 ),
        .\B_V_data_1_payload_A_reg[13]_i_133_0 (\B_V_data_1_payload_A_reg[13]_i_133 ),
        .\B_V_data_1_payload_A_reg[13]_i_133_1 (\B_V_data_1_payload_A_reg[13]_i_133_0 ),
        .CEP(CEP),
        .DSP_ALU_INST(DSP_ALU_INST),
        .DSP_ALU_INST_0(DSP_ALU_INST_0),
        .DSP_ALU_INST_1(DSP_ALU_INST_1),
        .DSP_ALU_INST_2(DSP_ALU_INST_2),
        .DSP_OUTPUT_INST(DSP_OUTPUT_INST),
        .O(O),
        .P(P),
        .Q(Q),
        .RSTB(RSTB),
        .S(S),
        .ap_clk(ap_clk),
        .input_r_TREADY_int_regslice(input_r_TREADY_int_regslice));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_muladd_8s_8s_14s_14_4_1_DSP48_0
   (P,
    S,
    input_r_TREADY_int_regslice,
    CEP,
    ap_clk,
    DSP_ALU_INST,
    Q,
    DSP_ALU_INST_0,
    DSP_OUTPUT_INST,
    RSTB,
    DSP_ALU_INST_1,
    DSP_ALU_INST_2,
    \B_V_data_1_payload_A_reg[13]_i_118 ,
    \B_V_data_1_payload_A_reg[13]_i_118_0 );
  output [12:0]P;
  output [0:0]S;
  input input_r_TREADY_int_regslice;
  input CEP;
  input ap_clk;
  input [7:0]DSP_ALU_INST;
  input [7:0]Q;
  input [0:0]DSP_ALU_INST_0;
  input [0:0]DSP_OUTPUT_INST;
  input RSTB;
  input [7:0]DSP_ALU_INST_1;
  input [7:0]DSP_ALU_INST_2;
  input [1:0]\B_V_data_1_payload_A_reg[13]_i_118 ;
  input [1:0]\B_V_data_1_payload_A_reg[13]_i_118_0 ;

  wire [1:0]\B_V_data_1_payload_A_reg[13]_i_118 ;
  wire [1:0]\B_V_data_1_payload_A_reg[13]_i_118_0 ;
  wire CEP;
  wire [7:0]DSP_ALU_INST;
  wire [0:0]DSP_ALU_INST_0;
  wire [7:0]DSP_ALU_INST_1;
  wire [7:0]DSP_ALU_INST_2;
  wire [0:0]DSP_OUTPUT_INST;
  wire [12:0]P;
  wire [7:0]Q;
  wire RSTB;
  wire [0:0]S;
  wire ap_clk;
  wire input_r_TREADY_int_regslice;
  wire m_reg_reg_n_106;
  wire m_reg_reg_n_107;
  wire m_reg_reg_n_108;
  wire m_reg_reg_n_109;
  wire m_reg_reg_n_110;
  wire m_reg_reg_n_111;
  wire m_reg_reg_n_112;
  wire m_reg_reg_n_113;
  wire m_reg_reg_n_114;
  wire m_reg_reg_n_115;
  wire m_reg_reg_n_116;
  wire m_reg_reg_n_117;
  wire m_reg_reg_n_118;
  wire m_reg_reg_n_119;
  wire m_reg_reg_n_120;
  wire m_reg_reg_n_121;
  wire m_reg_reg_n_122;
  wire m_reg_reg_n_123;
  wire m_reg_reg_n_124;
  wire m_reg_reg_n_125;
  wire m_reg_reg_n_126;
  wire m_reg_reg_n_127;
  wire m_reg_reg_n_128;
  wire m_reg_reg_n_129;
  wire m_reg_reg_n_130;
  wire m_reg_reg_n_131;
  wire m_reg_reg_n_132;
  wire m_reg_reg_n_133;
  wire m_reg_reg_n_134;
  wire m_reg_reg_n_135;
  wire m_reg_reg_n_136;
  wire m_reg_reg_n_137;
  wire m_reg_reg_n_138;
  wire m_reg_reg_n_139;
  wire m_reg_reg_n_140;
  wire m_reg_reg_n_141;
  wire m_reg_reg_n_142;
  wire m_reg_reg_n_143;
  wire m_reg_reg_n_144;
  wire m_reg_reg_n_145;
  wire m_reg_reg_n_146;
  wire m_reg_reg_n_147;
  wire m_reg_reg_n_148;
  wire m_reg_reg_n_149;
  wire m_reg_reg_n_150;
  wire m_reg_reg_n_151;
  wire m_reg_reg_n_152;
  wire m_reg_reg_n_153;
  wire p_reg_reg_n_92;
  wire NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_m_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_m_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_m_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_m_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_m_reg_reg_P_UNCONNECTED;
  wire [7:0]NLW_m_reg_reg_XOROUT_UNCONNECTED;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:14]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \B_V_data_1_payload_A[13]_i_142 
       (.I0(P[12]),
        .I1(\B_V_data_1_payload_A_reg[13]_i_118 [0]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_118_0 [0]),
        .I3(\B_V_data_1_payload_A_reg[13]_i_118 [1]),
        .I4(\B_V_data_1_payload_A_reg[13]_i_118_0 [1]),
        .I5(p_reg_reg_n_92),
        .O(S));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    m_reg_reg
       (.A({Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_m_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_m_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_m_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(input_r_TREADY_int_regslice),
        .CEA2(CEP),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEP),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(CEP),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_m_reg_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_m_reg_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({m_reg_reg_n_106,m_reg_reg_n_107,m_reg_reg_n_108,m_reg_reg_n_109,m_reg_reg_n_110,m_reg_reg_n_111,m_reg_reg_n_112,m_reg_reg_n_113,m_reg_reg_n_114,m_reg_reg_n_115,m_reg_reg_n_116,m_reg_reg_n_117,m_reg_reg_n_118,m_reg_reg_n_119,m_reg_reg_n_120,m_reg_reg_n_121,m_reg_reg_n_122,m_reg_reg_n_123,m_reg_reg_n_124,m_reg_reg_n_125,m_reg_reg_n_126,m_reg_reg_n_127,m_reg_reg_n_128,m_reg_reg_n_129,m_reg_reg_n_130,m_reg_reg_n_131,m_reg_reg_n_132,m_reg_reg_n_133,m_reg_reg_n_134,m_reg_reg_n_135,m_reg_reg_n_136,m_reg_reg_n_137,m_reg_reg_n_138,m_reg_reg_n_139,m_reg_reg_n_140,m_reg_reg_n_141,m_reg_reg_n_142,m_reg_reg_n_143,m_reg_reg_n_144,m_reg_reg_n_145,m_reg_reg_n_146,m_reg_reg_n_147,m_reg_reg_n_148,m_reg_reg_n_149,m_reg_reg_n_150,m_reg_reg_n_151,m_reg_reg_n_152,m_reg_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_m_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_m_reg_reg_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(input_r_TREADY_int_regslice),
        .CEA2(input_r_TREADY_int_regslice),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(DSP_ALU_INST_0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(DSP_OUTPUT_INST),
        .CEP(CEP),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:14],p_reg_reg_n_92,P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({m_reg_reg_n_106,m_reg_reg_n_107,m_reg_reg_n_108,m_reg_reg_n_109,m_reg_reg_n_110,m_reg_reg_n_111,m_reg_reg_n_112,m_reg_reg_n_113,m_reg_reg_n_114,m_reg_reg_n_115,m_reg_reg_n_116,m_reg_reg_n_117,m_reg_reg_n_118,m_reg_reg_n_119,m_reg_reg_n_120,m_reg_reg_n_121,m_reg_reg_n_122,m_reg_reg_n_123,m_reg_reg_n_124,m_reg_reg_n_125,m_reg_reg_n_126,m_reg_reg_n_127,m_reg_reg_n_128,m_reg_reg_n_129,m_reg_reg_n_130,m_reg_reg_n_131,m_reg_reg_n_132,m_reg_reg_n_133,m_reg_reg_n_134,m_reg_reg_n_135,m_reg_reg_n_136,m_reg_reg_n_137,m_reg_reg_n_138,m_reg_reg_n_139,m_reg_reg_n_140,m_reg_reg_n_141,m_reg_reg_n_142,m_reg_reg_n_143,m_reg_reg_n_144,m_reg_reg_n_145,m_reg_reg_n_146,m_reg_reg_n_147,m_reg_reg_n_148,m_reg_reg_n_149,m_reg_reg_n_150,m_reg_reg_n_151,m_reg_reg_n_152,m_reg_reg_n_153}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(RSTB),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "fir_stream_mac_muladd_8s_8s_14s_14_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_muladd_8s_8s_14s_14_4_1_DSP48_0_32
   (P,
    O,
    \B_V_data_1_payload_A[13]_i_180_0 ,
    input_r_TREADY_int_regslice,
    CEP,
    ap_clk,
    DSP_ALU_INST,
    Q,
    DSP_ALU_INST_0,
    DSP_OUTPUT_INST,
    RSTB,
    DSP_ALU_INST_1,
    DSP_ALU_INST_2,
    S,
    \B_V_data_1_payload_A_reg[13]_i_121_0 ,
    \B_V_data_1_payload_A_reg[13]_i_121_1 );
  output [1:0]P;
  output [7:0]O;
  output [5:0]\B_V_data_1_payload_A[13]_i_180_0 ;
  input input_r_TREADY_int_regslice;
  input CEP;
  input ap_clk;
  input [7:0]DSP_ALU_INST;
  input [7:0]Q;
  input [0:0]DSP_ALU_INST_0;
  input [0:0]DSP_OUTPUT_INST;
  input RSTB;
  input [7:0]DSP_ALU_INST_1;
  input [7:0]DSP_ALU_INST_2;
  input [0:0]S;
  input [12:0]\B_V_data_1_payload_A_reg[13]_i_121_0 ;
  input [12:0]\B_V_data_1_payload_A_reg[13]_i_121_1 ;

  wire \B_V_data_1_payload_A[13]_i_170_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_171_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_172_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_173_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_174_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_176_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_177_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_178_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_179_n_0 ;
  wire [5:0]\B_V_data_1_payload_A[13]_i_180_0 ;
  wire \B_V_data_1_payload_A[13]_i_180_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_211_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_212_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_213_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_214_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_215_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_216_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_217_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_218_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_219_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_220_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_221_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_222_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_223_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_224_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_225_n_0 ;
  wire [12:0]\B_V_data_1_payload_A_reg[13]_i_121_0 ;
  wire [12:0]\B_V_data_1_payload_A_reg[13]_i_121_1 ;
  wire \B_V_data_1_payload_A_reg[13]_i_121_n_3 ;
  wire \B_V_data_1_payload_A_reg[13]_i_121_n_4 ;
  wire \B_V_data_1_payload_A_reg[13]_i_121_n_5 ;
  wire \B_V_data_1_payload_A_reg[13]_i_121_n_6 ;
  wire \B_V_data_1_payload_A_reg[13]_i_121_n_7 ;
  wire \B_V_data_1_payload_A_reg[13]_i_124_n_0 ;
  wire \B_V_data_1_payload_A_reg[13]_i_124_n_1 ;
  wire \B_V_data_1_payload_A_reg[13]_i_124_n_2 ;
  wire \B_V_data_1_payload_A_reg[13]_i_124_n_3 ;
  wire \B_V_data_1_payload_A_reg[13]_i_124_n_4 ;
  wire \B_V_data_1_payload_A_reg[13]_i_124_n_5 ;
  wire \B_V_data_1_payload_A_reg[13]_i_124_n_6 ;
  wire \B_V_data_1_payload_A_reg[13]_i_124_n_7 ;
  wire CEP;
  wire [7:0]DSP_ALU_INST;
  wire [0:0]DSP_ALU_INST_0;
  wire [7:0]DSP_ALU_INST_1;
  wire [7:0]DSP_ALU_INST_2;
  wire [0:0]DSP_OUTPUT_INST;
  wire [7:0]O;
  wire [1:0]P;
  wire [7:0]Q;
  wire RSTB;
  wire [0:0]S;
  wire ap_clk;
  wire input_r_TREADY_int_regslice;
  wire m_reg_reg_n_106;
  wire m_reg_reg_n_107;
  wire m_reg_reg_n_108;
  wire m_reg_reg_n_109;
  wire m_reg_reg_n_110;
  wire m_reg_reg_n_111;
  wire m_reg_reg_n_112;
  wire m_reg_reg_n_113;
  wire m_reg_reg_n_114;
  wire m_reg_reg_n_115;
  wire m_reg_reg_n_116;
  wire m_reg_reg_n_117;
  wire m_reg_reg_n_118;
  wire m_reg_reg_n_119;
  wire m_reg_reg_n_120;
  wire m_reg_reg_n_121;
  wire m_reg_reg_n_122;
  wire m_reg_reg_n_123;
  wire m_reg_reg_n_124;
  wire m_reg_reg_n_125;
  wire m_reg_reg_n_126;
  wire m_reg_reg_n_127;
  wire m_reg_reg_n_128;
  wire m_reg_reg_n_129;
  wire m_reg_reg_n_130;
  wire m_reg_reg_n_131;
  wire m_reg_reg_n_132;
  wire m_reg_reg_n_133;
  wire m_reg_reg_n_134;
  wire m_reg_reg_n_135;
  wire m_reg_reg_n_136;
  wire m_reg_reg_n_137;
  wire m_reg_reg_n_138;
  wire m_reg_reg_n_139;
  wire m_reg_reg_n_140;
  wire m_reg_reg_n_141;
  wire m_reg_reg_n_142;
  wire m_reg_reg_n_143;
  wire m_reg_reg_n_144;
  wire m_reg_reg_n_145;
  wire m_reg_reg_n_146;
  wire m_reg_reg_n_147;
  wire m_reg_reg_n_148;
  wire m_reg_reg_n_149;
  wire m_reg_reg_n_150;
  wire m_reg_reg_n_151;
  wire m_reg_reg_n_152;
  wire m_reg_reg_n_153;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_94;
  wire p_reg_reg_n_95;
  wire p_reg_reg_n_96;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_98;
  wire p_reg_reg_n_99;
  wire [7:5]\NLW_B_V_data_1_payload_A_reg[13]_i_121_CO_UNCONNECTED ;
  wire [7:6]\NLW_B_V_data_1_payload_A_reg[13]_i_121_O_UNCONNECTED ;
  wire NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_m_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_m_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_m_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_m_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_m_reg_reg_P_UNCONNECTED;
  wire [7:0]NLW_m_reg_reg_XOROUT_UNCONNECTED;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:14]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  (* HLUTNM = "lutpair23" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \B_V_data_1_payload_A[13]_i_170 
       (.I0(p_reg_reg_n_94),
        .I1(\B_V_data_1_payload_A_reg[13]_i_121_0 [11]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_121_1 [11]),
        .O(\B_V_data_1_payload_A[13]_i_170_n_0 ));
  (* HLUTNM = "lutpair22" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \B_V_data_1_payload_A[13]_i_171 
       (.I0(p_reg_reg_n_95),
        .I1(\B_V_data_1_payload_A_reg[13]_i_121_0 [10]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_121_1 [10]),
        .O(\B_V_data_1_payload_A[13]_i_171_n_0 ));
  (* HLUTNM = "lutpair21" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \B_V_data_1_payload_A[13]_i_172 
       (.I0(p_reg_reg_n_96),
        .I1(\B_V_data_1_payload_A_reg[13]_i_121_0 [9]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_121_1 [9]),
        .O(\B_V_data_1_payload_A[13]_i_172_n_0 ));
  (* HLUTNM = "lutpair20" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \B_V_data_1_payload_A[13]_i_173 
       (.I0(p_reg_reg_n_97),
        .I1(\B_V_data_1_payload_A_reg[13]_i_121_0 [8]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_121_1 [8]),
        .O(\B_V_data_1_payload_A[13]_i_173_n_0 ));
  (* HLUTNM = "lutpair19" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \B_V_data_1_payload_A[13]_i_174 
       (.I0(p_reg_reg_n_98),
        .I1(\B_V_data_1_payload_A_reg[13]_i_121_0 [7]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_121_1 [7]),
        .O(\B_V_data_1_payload_A[13]_i_174_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \B_V_data_1_payload_A[13]_i_176 
       (.I0(\B_V_data_1_payload_A[13]_i_170_n_0 ),
        .I1(\B_V_data_1_payload_A_reg[13]_i_121_0 [12]),
        .I2(P[0]),
        .I3(\B_V_data_1_payload_A_reg[13]_i_121_1 [12]),
        .O(\B_V_data_1_payload_A[13]_i_176_n_0 ));
  (* HLUTNM = "lutpair23" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \B_V_data_1_payload_A[13]_i_177 
       (.I0(p_reg_reg_n_94),
        .I1(\B_V_data_1_payload_A_reg[13]_i_121_0 [11]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_121_1 [11]),
        .I3(\B_V_data_1_payload_A[13]_i_171_n_0 ),
        .O(\B_V_data_1_payload_A[13]_i_177_n_0 ));
  (* HLUTNM = "lutpair22" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \B_V_data_1_payload_A[13]_i_178 
       (.I0(p_reg_reg_n_95),
        .I1(\B_V_data_1_payload_A_reg[13]_i_121_0 [10]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_121_1 [10]),
        .I3(\B_V_data_1_payload_A[13]_i_172_n_0 ),
        .O(\B_V_data_1_payload_A[13]_i_178_n_0 ));
  (* HLUTNM = "lutpair21" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \B_V_data_1_payload_A[13]_i_179 
       (.I0(p_reg_reg_n_96),
        .I1(\B_V_data_1_payload_A_reg[13]_i_121_0 [9]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_121_1 [9]),
        .I3(\B_V_data_1_payload_A[13]_i_173_n_0 ),
        .O(\B_V_data_1_payload_A[13]_i_179_n_0 ));
  (* HLUTNM = "lutpair20" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \B_V_data_1_payload_A[13]_i_180 
       (.I0(p_reg_reg_n_97),
        .I1(\B_V_data_1_payload_A_reg[13]_i_121_0 [8]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_121_1 [8]),
        .I3(\B_V_data_1_payload_A[13]_i_174_n_0 ),
        .O(\B_V_data_1_payload_A[13]_i_180_n_0 ));
  (* HLUTNM = "lutpair18" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \B_V_data_1_payload_A[13]_i_211 
       (.I0(p_reg_reg_n_99),
        .I1(\B_V_data_1_payload_A_reg[13]_i_121_0 [6]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_121_1 [6]),
        .O(\B_V_data_1_payload_A[13]_i_211_n_0 ));
  (* HLUTNM = "lutpair17" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \B_V_data_1_payload_A[13]_i_212 
       (.I0(p_reg_reg_n_100),
        .I1(\B_V_data_1_payload_A_reg[13]_i_121_0 [5]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_121_1 [5]),
        .O(\B_V_data_1_payload_A[13]_i_212_n_0 ));
  (* HLUTNM = "lutpair16" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \B_V_data_1_payload_A[13]_i_213 
       (.I0(p_reg_reg_n_101),
        .I1(\B_V_data_1_payload_A_reg[13]_i_121_0 [4]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_121_1 [4]),
        .O(\B_V_data_1_payload_A[13]_i_213_n_0 ));
  (* HLUTNM = "lutpair15" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \B_V_data_1_payload_A[13]_i_214 
       (.I0(p_reg_reg_n_102),
        .I1(\B_V_data_1_payload_A_reg[13]_i_121_0 [3]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_121_1 [3]),
        .O(\B_V_data_1_payload_A[13]_i_214_n_0 ));
  (* HLUTNM = "lutpair14" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \B_V_data_1_payload_A[13]_i_215 
       (.I0(p_reg_reg_n_103),
        .I1(\B_V_data_1_payload_A_reg[13]_i_121_0 [2]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_121_1 [2]),
        .O(\B_V_data_1_payload_A[13]_i_215_n_0 ));
  (* HLUTNM = "lutpair13" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \B_V_data_1_payload_A[13]_i_216 
       (.I0(p_reg_reg_n_104),
        .I1(\B_V_data_1_payload_A_reg[13]_i_121_0 [1]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_121_1 [1]),
        .O(\B_V_data_1_payload_A[13]_i_216_n_0 ));
  (* HLUTNM = "lutpair12" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \B_V_data_1_payload_A[13]_i_217 
       (.I0(p_reg_reg_n_105),
        .I1(\B_V_data_1_payload_A_reg[13]_i_121_0 [0]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_121_1 [0]),
        .O(\B_V_data_1_payload_A[13]_i_217_n_0 ));
  (* HLUTNM = "lutpair19" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \B_V_data_1_payload_A[13]_i_218 
       (.I0(p_reg_reg_n_98),
        .I1(\B_V_data_1_payload_A_reg[13]_i_121_0 [7]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_121_1 [7]),
        .I3(\B_V_data_1_payload_A[13]_i_211_n_0 ),
        .O(\B_V_data_1_payload_A[13]_i_218_n_0 ));
  (* HLUTNM = "lutpair18" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \B_V_data_1_payload_A[13]_i_219 
       (.I0(p_reg_reg_n_99),
        .I1(\B_V_data_1_payload_A_reg[13]_i_121_0 [6]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_121_1 [6]),
        .I3(\B_V_data_1_payload_A[13]_i_212_n_0 ),
        .O(\B_V_data_1_payload_A[13]_i_219_n_0 ));
  (* HLUTNM = "lutpair17" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \B_V_data_1_payload_A[13]_i_220 
       (.I0(p_reg_reg_n_100),
        .I1(\B_V_data_1_payload_A_reg[13]_i_121_0 [5]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_121_1 [5]),
        .I3(\B_V_data_1_payload_A[13]_i_213_n_0 ),
        .O(\B_V_data_1_payload_A[13]_i_220_n_0 ));
  (* HLUTNM = "lutpair16" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \B_V_data_1_payload_A[13]_i_221 
       (.I0(p_reg_reg_n_101),
        .I1(\B_V_data_1_payload_A_reg[13]_i_121_0 [4]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_121_1 [4]),
        .I3(\B_V_data_1_payload_A[13]_i_214_n_0 ),
        .O(\B_V_data_1_payload_A[13]_i_221_n_0 ));
  (* HLUTNM = "lutpair15" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \B_V_data_1_payload_A[13]_i_222 
       (.I0(p_reg_reg_n_102),
        .I1(\B_V_data_1_payload_A_reg[13]_i_121_0 [3]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_121_1 [3]),
        .I3(\B_V_data_1_payload_A[13]_i_215_n_0 ),
        .O(\B_V_data_1_payload_A[13]_i_222_n_0 ));
  (* HLUTNM = "lutpair14" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \B_V_data_1_payload_A[13]_i_223 
       (.I0(p_reg_reg_n_103),
        .I1(\B_V_data_1_payload_A_reg[13]_i_121_0 [2]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_121_1 [2]),
        .I3(\B_V_data_1_payload_A[13]_i_216_n_0 ),
        .O(\B_V_data_1_payload_A[13]_i_223_n_0 ));
  (* HLUTNM = "lutpair13" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \B_V_data_1_payload_A[13]_i_224 
       (.I0(p_reg_reg_n_104),
        .I1(\B_V_data_1_payload_A_reg[13]_i_121_0 [1]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_121_1 [1]),
        .I3(\B_V_data_1_payload_A[13]_i_217_n_0 ),
        .O(\B_V_data_1_payload_A[13]_i_224_n_0 ));
  (* HLUTNM = "lutpair12" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \B_V_data_1_payload_A[13]_i_225 
       (.I0(p_reg_reg_n_105),
        .I1(\B_V_data_1_payload_A_reg[13]_i_121_0 [0]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_121_1 [0]),
        .O(\B_V_data_1_payload_A[13]_i_225_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \B_V_data_1_payload_A_reg[13]_i_121 
       (.CI(\B_V_data_1_payload_A_reg[13]_i_124_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_B_V_data_1_payload_A_reg[13]_i_121_CO_UNCONNECTED [7:5],\B_V_data_1_payload_A_reg[13]_i_121_n_3 ,\B_V_data_1_payload_A_reg[13]_i_121_n_4 ,\B_V_data_1_payload_A_reg[13]_i_121_n_5 ,\B_V_data_1_payload_A_reg[13]_i_121_n_6 ,\B_V_data_1_payload_A_reg[13]_i_121_n_7 }),
        .DI({1'b0,1'b0,1'b0,\B_V_data_1_payload_A[13]_i_170_n_0 ,\B_V_data_1_payload_A[13]_i_171_n_0 ,\B_V_data_1_payload_A[13]_i_172_n_0 ,\B_V_data_1_payload_A[13]_i_173_n_0 ,\B_V_data_1_payload_A[13]_i_174_n_0 }),
        .O({\NLW_B_V_data_1_payload_A_reg[13]_i_121_O_UNCONNECTED [7:6],\B_V_data_1_payload_A[13]_i_180_0 }),
        .S({1'b0,1'b0,S,\B_V_data_1_payload_A[13]_i_176_n_0 ,\B_V_data_1_payload_A[13]_i_177_n_0 ,\B_V_data_1_payload_A[13]_i_178_n_0 ,\B_V_data_1_payload_A[13]_i_179_n_0 ,\B_V_data_1_payload_A[13]_i_180_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \B_V_data_1_payload_A_reg[13]_i_124 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\B_V_data_1_payload_A_reg[13]_i_124_n_0 ,\B_V_data_1_payload_A_reg[13]_i_124_n_1 ,\B_V_data_1_payload_A_reg[13]_i_124_n_2 ,\B_V_data_1_payload_A_reg[13]_i_124_n_3 ,\B_V_data_1_payload_A_reg[13]_i_124_n_4 ,\B_V_data_1_payload_A_reg[13]_i_124_n_5 ,\B_V_data_1_payload_A_reg[13]_i_124_n_6 ,\B_V_data_1_payload_A_reg[13]_i_124_n_7 }),
        .DI({\B_V_data_1_payload_A[13]_i_211_n_0 ,\B_V_data_1_payload_A[13]_i_212_n_0 ,\B_V_data_1_payload_A[13]_i_213_n_0 ,\B_V_data_1_payload_A[13]_i_214_n_0 ,\B_V_data_1_payload_A[13]_i_215_n_0 ,\B_V_data_1_payload_A[13]_i_216_n_0 ,\B_V_data_1_payload_A[13]_i_217_n_0 ,1'b0}),
        .O(O),
        .S({\B_V_data_1_payload_A[13]_i_218_n_0 ,\B_V_data_1_payload_A[13]_i_219_n_0 ,\B_V_data_1_payload_A[13]_i_220_n_0 ,\B_V_data_1_payload_A[13]_i_221_n_0 ,\B_V_data_1_payload_A[13]_i_222_n_0 ,\B_V_data_1_payload_A[13]_i_223_n_0 ,\B_V_data_1_payload_A[13]_i_224_n_0 ,\B_V_data_1_payload_A[13]_i_225_n_0 }));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    m_reg_reg
       (.A({Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_m_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_m_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_m_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(input_r_TREADY_int_regslice),
        .CEA2(CEP),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEP),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(CEP),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_m_reg_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_m_reg_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({m_reg_reg_n_106,m_reg_reg_n_107,m_reg_reg_n_108,m_reg_reg_n_109,m_reg_reg_n_110,m_reg_reg_n_111,m_reg_reg_n_112,m_reg_reg_n_113,m_reg_reg_n_114,m_reg_reg_n_115,m_reg_reg_n_116,m_reg_reg_n_117,m_reg_reg_n_118,m_reg_reg_n_119,m_reg_reg_n_120,m_reg_reg_n_121,m_reg_reg_n_122,m_reg_reg_n_123,m_reg_reg_n_124,m_reg_reg_n_125,m_reg_reg_n_126,m_reg_reg_n_127,m_reg_reg_n_128,m_reg_reg_n_129,m_reg_reg_n_130,m_reg_reg_n_131,m_reg_reg_n_132,m_reg_reg_n_133,m_reg_reg_n_134,m_reg_reg_n_135,m_reg_reg_n_136,m_reg_reg_n_137,m_reg_reg_n_138,m_reg_reg_n_139,m_reg_reg_n_140,m_reg_reg_n_141,m_reg_reg_n_142,m_reg_reg_n_143,m_reg_reg_n_144,m_reg_reg_n_145,m_reg_reg_n_146,m_reg_reg_n_147,m_reg_reg_n_148,m_reg_reg_n_149,m_reg_reg_n_150,m_reg_reg_n_151,m_reg_reg_n_152,m_reg_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_m_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_m_reg_reg_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(input_r_TREADY_int_regslice),
        .CEA2(input_r_TREADY_int_regslice),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(DSP_ALU_INST_0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(DSP_OUTPUT_INST),
        .CEP(CEP),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:14],P,p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({m_reg_reg_n_106,m_reg_reg_n_107,m_reg_reg_n_108,m_reg_reg_n_109,m_reg_reg_n_110,m_reg_reg_n_111,m_reg_reg_n_112,m_reg_reg_n_113,m_reg_reg_n_114,m_reg_reg_n_115,m_reg_reg_n_116,m_reg_reg_n_117,m_reg_reg_n_118,m_reg_reg_n_119,m_reg_reg_n_120,m_reg_reg_n_121,m_reg_reg_n_122,m_reg_reg_n_123,m_reg_reg_n_124,m_reg_reg_n_125,m_reg_reg_n_126,m_reg_reg_n_127,m_reg_reg_n_128,m_reg_reg_n_129,m_reg_reg_n_130,m_reg_reg_n_131,m_reg_reg_n_132,m_reg_reg_n_133,m_reg_reg_n_134,m_reg_reg_n_135,m_reg_reg_n_136,m_reg_reg_n_137,m_reg_reg_n_138,m_reg_reg_n_139,m_reg_reg_n_140,m_reg_reg_n_141,m_reg_reg_n_142,m_reg_reg_n_143,m_reg_reg_n_144,m_reg_reg_n_145,m_reg_reg_n_146,m_reg_reg_n_147,m_reg_reg_n_148,m_reg_reg_n_149,m_reg_reg_n_150,m_reg_reg_n_151,m_reg_reg_n_152,m_reg_reg_n_153}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(RSTB),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "fir_stream_mac_muladd_8s_8s_14s_14_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_muladd_8s_8s_14s_14_4_1_DSP48_0_33
   (P,
    input_r_TREADY_int_regslice,
    CEP,
    ap_clk,
    DSP_ALU_INST,
    Q,
    DSP_ALU_INST_0,
    DSP_OUTPUT_INST,
    RSTB,
    DSP_ALU_INST_1,
    DSP_ALU_INST_2);
  output [13:0]P;
  input input_r_TREADY_int_regslice;
  input CEP;
  input ap_clk;
  input [7:0]DSP_ALU_INST;
  input [7:0]Q;
  input [0:0]DSP_ALU_INST_0;
  input [0:0]DSP_OUTPUT_INST;
  input RSTB;
  input [7:0]DSP_ALU_INST_1;
  input [7:0]DSP_ALU_INST_2;

  wire CEP;
  wire [7:0]DSP_ALU_INST;
  wire [0:0]DSP_ALU_INST_0;
  wire [7:0]DSP_ALU_INST_1;
  wire [7:0]DSP_ALU_INST_2;
  wire [0:0]DSP_OUTPUT_INST;
  wire [13:0]P;
  wire [7:0]Q;
  wire RSTB;
  wire ap_clk;
  wire input_r_TREADY_int_regslice;
  wire m_reg_reg_n_106;
  wire m_reg_reg_n_107;
  wire m_reg_reg_n_108;
  wire m_reg_reg_n_109;
  wire m_reg_reg_n_110;
  wire m_reg_reg_n_111;
  wire m_reg_reg_n_112;
  wire m_reg_reg_n_113;
  wire m_reg_reg_n_114;
  wire m_reg_reg_n_115;
  wire m_reg_reg_n_116;
  wire m_reg_reg_n_117;
  wire m_reg_reg_n_118;
  wire m_reg_reg_n_119;
  wire m_reg_reg_n_120;
  wire m_reg_reg_n_121;
  wire m_reg_reg_n_122;
  wire m_reg_reg_n_123;
  wire m_reg_reg_n_124;
  wire m_reg_reg_n_125;
  wire m_reg_reg_n_126;
  wire m_reg_reg_n_127;
  wire m_reg_reg_n_128;
  wire m_reg_reg_n_129;
  wire m_reg_reg_n_130;
  wire m_reg_reg_n_131;
  wire m_reg_reg_n_132;
  wire m_reg_reg_n_133;
  wire m_reg_reg_n_134;
  wire m_reg_reg_n_135;
  wire m_reg_reg_n_136;
  wire m_reg_reg_n_137;
  wire m_reg_reg_n_138;
  wire m_reg_reg_n_139;
  wire m_reg_reg_n_140;
  wire m_reg_reg_n_141;
  wire m_reg_reg_n_142;
  wire m_reg_reg_n_143;
  wire m_reg_reg_n_144;
  wire m_reg_reg_n_145;
  wire m_reg_reg_n_146;
  wire m_reg_reg_n_147;
  wire m_reg_reg_n_148;
  wire m_reg_reg_n_149;
  wire m_reg_reg_n_150;
  wire m_reg_reg_n_151;
  wire m_reg_reg_n_152;
  wire m_reg_reg_n_153;
  wire NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_m_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_m_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_m_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_m_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_m_reg_reg_P_UNCONNECTED;
  wire [7:0]NLW_m_reg_reg_XOROUT_UNCONNECTED;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:14]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    m_reg_reg
       (.A({Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_m_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_m_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_m_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(input_r_TREADY_int_regslice),
        .CEA2(CEP),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEP),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(CEP),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_m_reg_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_m_reg_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({m_reg_reg_n_106,m_reg_reg_n_107,m_reg_reg_n_108,m_reg_reg_n_109,m_reg_reg_n_110,m_reg_reg_n_111,m_reg_reg_n_112,m_reg_reg_n_113,m_reg_reg_n_114,m_reg_reg_n_115,m_reg_reg_n_116,m_reg_reg_n_117,m_reg_reg_n_118,m_reg_reg_n_119,m_reg_reg_n_120,m_reg_reg_n_121,m_reg_reg_n_122,m_reg_reg_n_123,m_reg_reg_n_124,m_reg_reg_n_125,m_reg_reg_n_126,m_reg_reg_n_127,m_reg_reg_n_128,m_reg_reg_n_129,m_reg_reg_n_130,m_reg_reg_n_131,m_reg_reg_n_132,m_reg_reg_n_133,m_reg_reg_n_134,m_reg_reg_n_135,m_reg_reg_n_136,m_reg_reg_n_137,m_reg_reg_n_138,m_reg_reg_n_139,m_reg_reg_n_140,m_reg_reg_n_141,m_reg_reg_n_142,m_reg_reg_n_143,m_reg_reg_n_144,m_reg_reg_n_145,m_reg_reg_n_146,m_reg_reg_n_147,m_reg_reg_n_148,m_reg_reg_n_149,m_reg_reg_n_150,m_reg_reg_n_151,m_reg_reg_n_152,m_reg_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_m_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_m_reg_reg_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(input_r_TREADY_int_regslice),
        .CEA2(input_r_TREADY_int_regslice),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(DSP_ALU_INST_0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(DSP_OUTPUT_INST),
        .CEP(CEP),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:14],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({m_reg_reg_n_106,m_reg_reg_n_107,m_reg_reg_n_108,m_reg_reg_n_109,m_reg_reg_n_110,m_reg_reg_n_111,m_reg_reg_n_112,m_reg_reg_n_113,m_reg_reg_n_114,m_reg_reg_n_115,m_reg_reg_n_116,m_reg_reg_n_117,m_reg_reg_n_118,m_reg_reg_n_119,m_reg_reg_n_120,m_reg_reg_n_121,m_reg_reg_n_122,m_reg_reg_n_123,m_reg_reg_n_124,m_reg_reg_n_125,m_reg_reg_n_126,m_reg_reg_n_127,m_reg_reg_n_128,m_reg_reg_n_129,m_reg_reg_n_130,m_reg_reg_n_131,m_reg_reg_n_132,m_reg_reg_n_133,m_reg_reg_n_134,m_reg_reg_n_135,m_reg_reg_n_136,m_reg_reg_n_137,m_reg_reg_n_138,m_reg_reg_n_139,m_reg_reg_n_140,m_reg_reg_n_141,m_reg_reg_n_142,m_reg_reg_n_143,m_reg_reg_n_144,m_reg_reg_n_145,m_reg_reg_n_146,m_reg_reg_n_147,m_reg_reg_n_148,m_reg_reg_n_149,m_reg_reg_n_150,m_reg_reg_n_151,m_reg_reg_n_152,m_reg_reg_n_153}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(RSTB),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "fir_stream_mac_muladd_8s_8s_14s_14_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_muladd_8s_8s_14s_14_4_1_DSP48_0_34
   (P,
    S,
    input_r_TREADY_int_regslice,
    CEP,
    ap_clk,
    DSP_ALU_INST,
    Q,
    DSP_ALU_INST_0,
    DSP_OUTPUT_INST,
    RSTB,
    DSP_ALU_INST_1,
    DSP_ALU_INST_2,
    \B_V_data_1_payload_A_reg[13]_i_120 ,
    \B_V_data_1_payload_A_reg[13]_i_120_0 );
  output [12:0]P;
  output [0:0]S;
  input input_r_TREADY_int_regslice;
  input CEP;
  input ap_clk;
  input [7:0]DSP_ALU_INST;
  input [7:0]Q;
  input [0:0]DSP_ALU_INST_0;
  input [0:0]DSP_OUTPUT_INST;
  input RSTB;
  input [7:0]DSP_ALU_INST_1;
  input [7:0]DSP_ALU_INST_2;
  input [1:0]\B_V_data_1_payload_A_reg[13]_i_120 ;
  input [1:0]\B_V_data_1_payload_A_reg[13]_i_120_0 ;

  wire [1:0]\B_V_data_1_payload_A_reg[13]_i_120 ;
  wire [1:0]\B_V_data_1_payload_A_reg[13]_i_120_0 ;
  wire CEP;
  wire [7:0]DSP_ALU_INST;
  wire [0:0]DSP_ALU_INST_0;
  wire [7:0]DSP_ALU_INST_1;
  wire [7:0]DSP_ALU_INST_2;
  wire [0:0]DSP_OUTPUT_INST;
  wire [12:0]P;
  wire [7:0]Q;
  wire RSTB;
  wire [0:0]S;
  wire ap_clk;
  wire input_r_TREADY_int_regslice;
  wire m_reg_reg_n_106;
  wire m_reg_reg_n_107;
  wire m_reg_reg_n_108;
  wire m_reg_reg_n_109;
  wire m_reg_reg_n_110;
  wire m_reg_reg_n_111;
  wire m_reg_reg_n_112;
  wire m_reg_reg_n_113;
  wire m_reg_reg_n_114;
  wire m_reg_reg_n_115;
  wire m_reg_reg_n_116;
  wire m_reg_reg_n_117;
  wire m_reg_reg_n_118;
  wire m_reg_reg_n_119;
  wire m_reg_reg_n_120;
  wire m_reg_reg_n_121;
  wire m_reg_reg_n_122;
  wire m_reg_reg_n_123;
  wire m_reg_reg_n_124;
  wire m_reg_reg_n_125;
  wire m_reg_reg_n_126;
  wire m_reg_reg_n_127;
  wire m_reg_reg_n_128;
  wire m_reg_reg_n_129;
  wire m_reg_reg_n_130;
  wire m_reg_reg_n_131;
  wire m_reg_reg_n_132;
  wire m_reg_reg_n_133;
  wire m_reg_reg_n_134;
  wire m_reg_reg_n_135;
  wire m_reg_reg_n_136;
  wire m_reg_reg_n_137;
  wire m_reg_reg_n_138;
  wire m_reg_reg_n_139;
  wire m_reg_reg_n_140;
  wire m_reg_reg_n_141;
  wire m_reg_reg_n_142;
  wire m_reg_reg_n_143;
  wire m_reg_reg_n_144;
  wire m_reg_reg_n_145;
  wire m_reg_reg_n_146;
  wire m_reg_reg_n_147;
  wire m_reg_reg_n_148;
  wire m_reg_reg_n_149;
  wire m_reg_reg_n_150;
  wire m_reg_reg_n_151;
  wire m_reg_reg_n_152;
  wire m_reg_reg_n_153;
  wire p_reg_reg_n_92;
  wire NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_m_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_m_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_m_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_m_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_m_reg_reg_P_UNCONNECTED;
  wire [7:0]NLW_m_reg_reg_XOROUT_UNCONNECTED;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:14]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \B_V_data_1_payload_A[13]_i_164 
       (.I0(P[12]),
        .I1(\B_V_data_1_payload_A_reg[13]_i_120 [0]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_120_0 [0]),
        .I3(\B_V_data_1_payload_A_reg[13]_i_120 [1]),
        .I4(\B_V_data_1_payload_A_reg[13]_i_120_0 [1]),
        .I5(p_reg_reg_n_92),
        .O(S));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    m_reg_reg
       (.A({Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_m_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_m_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_m_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(input_r_TREADY_int_regslice),
        .CEA2(CEP),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEP),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(CEP),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_m_reg_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_m_reg_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({m_reg_reg_n_106,m_reg_reg_n_107,m_reg_reg_n_108,m_reg_reg_n_109,m_reg_reg_n_110,m_reg_reg_n_111,m_reg_reg_n_112,m_reg_reg_n_113,m_reg_reg_n_114,m_reg_reg_n_115,m_reg_reg_n_116,m_reg_reg_n_117,m_reg_reg_n_118,m_reg_reg_n_119,m_reg_reg_n_120,m_reg_reg_n_121,m_reg_reg_n_122,m_reg_reg_n_123,m_reg_reg_n_124,m_reg_reg_n_125,m_reg_reg_n_126,m_reg_reg_n_127,m_reg_reg_n_128,m_reg_reg_n_129,m_reg_reg_n_130,m_reg_reg_n_131,m_reg_reg_n_132,m_reg_reg_n_133,m_reg_reg_n_134,m_reg_reg_n_135,m_reg_reg_n_136,m_reg_reg_n_137,m_reg_reg_n_138,m_reg_reg_n_139,m_reg_reg_n_140,m_reg_reg_n_141,m_reg_reg_n_142,m_reg_reg_n_143,m_reg_reg_n_144,m_reg_reg_n_145,m_reg_reg_n_146,m_reg_reg_n_147,m_reg_reg_n_148,m_reg_reg_n_149,m_reg_reg_n_150,m_reg_reg_n_151,m_reg_reg_n_152,m_reg_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_m_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_m_reg_reg_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(input_r_TREADY_int_regslice),
        .CEA2(input_r_TREADY_int_regslice),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(DSP_ALU_INST_0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(DSP_OUTPUT_INST),
        .CEP(CEP),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:14],p_reg_reg_n_92,P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({m_reg_reg_n_106,m_reg_reg_n_107,m_reg_reg_n_108,m_reg_reg_n_109,m_reg_reg_n_110,m_reg_reg_n_111,m_reg_reg_n_112,m_reg_reg_n_113,m_reg_reg_n_114,m_reg_reg_n_115,m_reg_reg_n_116,m_reg_reg_n_117,m_reg_reg_n_118,m_reg_reg_n_119,m_reg_reg_n_120,m_reg_reg_n_121,m_reg_reg_n_122,m_reg_reg_n_123,m_reg_reg_n_124,m_reg_reg_n_125,m_reg_reg_n_126,m_reg_reg_n_127,m_reg_reg_n_128,m_reg_reg_n_129,m_reg_reg_n_130,m_reg_reg_n_131,m_reg_reg_n_132,m_reg_reg_n_133,m_reg_reg_n_134,m_reg_reg_n_135,m_reg_reg_n_136,m_reg_reg_n_137,m_reg_reg_n_138,m_reg_reg_n_139,m_reg_reg_n_140,m_reg_reg_n_141,m_reg_reg_n_142,m_reg_reg_n_143,m_reg_reg_n_144,m_reg_reg_n_145,m_reg_reg_n_146,m_reg_reg_n_147,m_reg_reg_n_148,m_reg_reg_n_149,m_reg_reg_n_150,m_reg_reg_n_151,m_reg_reg_n_152,m_reg_reg_n_153}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(RSTB),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "fir_stream_mac_muladd_8s_8s_14s_14_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_muladd_8s_8s_14s_14_4_1_DSP48_0_35
   (P,
    S,
    input_r_TREADY_int_regslice,
    CEP,
    ap_clk,
    DSP_ALU_INST,
    Q,
    DSP_ALU_INST_0,
    DSP_OUTPUT_INST,
    RSTB,
    DSP_ALU_INST_1,
    DSP_ALU_INST_2,
    \B_V_data_1_payload_A_reg[13]_i_121 ,
    \B_V_data_1_payload_A_reg[13]_i_121_0 );
  output [12:0]P;
  output [0:0]S;
  input input_r_TREADY_int_regslice;
  input CEP;
  input ap_clk;
  input [7:0]DSP_ALU_INST;
  input [7:0]Q;
  input [0:0]DSP_ALU_INST_0;
  input [0:0]DSP_OUTPUT_INST;
  input RSTB;
  input [7:0]DSP_ALU_INST_1;
  input [7:0]DSP_ALU_INST_2;
  input [1:0]\B_V_data_1_payload_A_reg[13]_i_121 ;
  input [1:0]\B_V_data_1_payload_A_reg[13]_i_121_0 ;

  wire [1:0]\B_V_data_1_payload_A_reg[13]_i_121 ;
  wire [1:0]\B_V_data_1_payload_A_reg[13]_i_121_0 ;
  wire CEP;
  wire [7:0]DSP_ALU_INST;
  wire [0:0]DSP_ALU_INST_0;
  wire [7:0]DSP_ALU_INST_1;
  wire [7:0]DSP_ALU_INST_2;
  wire [0:0]DSP_OUTPUT_INST;
  wire [12:0]P;
  wire [7:0]Q;
  wire RSTB;
  wire [0:0]S;
  wire ap_clk;
  wire input_r_TREADY_int_regslice;
  wire m_reg_reg_n_106;
  wire m_reg_reg_n_107;
  wire m_reg_reg_n_108;
  wire m_reg_reg_n_109;
  wire m_reg_reg_n_110;
  wire m_reg_reg_n_111;
  wire m_reg_reg_n_112;
  wire m_reg_reg_n_113;
  wire m_reg_reg_n_114;
  wire m_reg_reg_n_115;
  wire m_reg_reg_n_116;
  wire m_reg_reg_n_117;
  wire m_reg_reg_n_118;
  wire m_reg_reg_n_119;
  wire m_reg_reg_n_120;
  wire m_reg_reg_n_121;
  wire m_reg_reg_n_122;
  wire m_reg_reg_n_123;
  wire m_reg_reg_n_124;
  wire m_reg_reg_n_125;
  wire m_reg_reg_n_126;
  wire m_reg_reg_n_127;
  wire m_reg_reg_n_128;
  wire m_reg_reg_n_129;
  wire m_reg_reg_n_130;
  wire m_reg_reg_n_131;
  wire m_reg_reg_n_132;
  wire m_reg_reg_n_133;
  wire m_reg_reg_n_134;
  wire m_reg_reg_n_135;
  wire m_reg_reg_n_136;
  wire m_reg_reg_n_137;
  wire m_reg_reg_n_138;
  wire m_reg_reg_n_139;
  wire m_reg_reg_n_140;
  wire m_reg_reg_n_141;
  wire m_reg_reg_n_142;
  wire m_reg_reg_n_143;
  wire m_reg_reg_n_144;
  wire m_reg_reg_n_145;
  wire m_reg_reg_n_146;
  wire m_reg_reg_n_147;
  wire m_reg_reg_n_148;
  wire m_reg_reg_n_149;
  wire m_reg_reg_n_150;
  wire m_reg_reg_n_151;
  wire m_reg_reg_n_152;
  wire m_reg_reg_n_153;
  wire p_reg_reg_n_92;
  wire NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_m_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_m_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_m_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_m_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_m_reg_reg_P_UNCONNECTED;
  wire [7:0]NLW_m_reg_reg_XOROUT_UNCONNECTED;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:14]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \B_V_data_1_payload_A[13]_i_175 
       (.I0(P[12]),
        .I1(\B_V_data_1_payload_A_reg[13]_i_121 [0]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_121_0 [0]),
        .I3(\B_V_data_1_payload_A_reg[13]_i_121 [1]),
        .I4(\B_V_data_1_payload_A_reg[13]_i_121_0 [1]),
        .I5(p_reg_reg_n_92),
        .O(S));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    m_reg_reg
       (.A({Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_m_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_m_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_m_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(input_r_TREADY_int_regslice),
        .CEA2(CEP),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEP),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(CEP),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_m_reg_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_m_reg_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({m_reg_reg_n_106,m_reg_reg_n_107,m_reg_reg_n_108,m_reg_reg_n_109,m_reg_reg_n_110,m_reg_reg_n_111,m_reg_reg_n_112,m_reg_reg_n_113,m_reg_reg_n_114,m_reg_reg_n_115,m_reg_reg_n_116,m_reg_reg_n_117,m_reg_reg_n_118,m_reg_reg_n_119,m_reg_reg_n_120,m_reg_reg_n_121,m_reg_reg_n_122,m_reg_reg_n_123,m_reg_reg_n_124,m_reg_reg_n_125,m_reg_reg_n_126,m_reg_reg_n_127,m_reg_reg_n_128,m_reg_reg_n_129,m_reg_reg_n_130,m_reg_reg_n_131,m_reg_reg_n_132,m_reg_reg_n_133,m_reg_reg_n_134,m_reg_reg_n_135,m_reg_reg_n_136,m_reg_reg_n_137,m_reg_reg_n_138,m_reg_reg_n_139,m_reg_reg_n_140,m_reg_reg_n_141,m_reg_reg_n_142,m_reg_reg_n_143,m_reg_reg_n_144,m_reg_reg_n_145,m_reg_reg_n_146,m_reg_reg_n_147,m_reg_reg_n_148,m_reg_reg_n_149,m_reg_reg_n_150,m_reg_reg_n_151,m_reg_reg_n_152,m_reg_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_m_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_m_reg_reg_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(input_r_TREADY_int_regslice),
        .CEA2(input_r_TREADY_int_regslice),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(DSP_ALU_INST_0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(DSP_OUTPUT_INST),
        .CEP(CEP),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:14],p_reg_reg_n_92,P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({m_reg_reg_n_106,m_reg_reg_n_107,m_reg_reg_n_108,m_reg_reg_n_109,m_reg_reg_n_110,m_reg_reg_n_111,m_reg_reg_n_112,m_reg_reg_n_113,m_reg_reg_n_114,m_reg_reg_n_115,m_reg_reg_n_116,m_reg_reg_n_117,m_reg_reg_n_118,m_reg_reg_n_119,m_reg_reg_n_120,m_reg_reg_n_121,m_reg_reg_n_122,m_reg_reg_n_123,m_reg_reg_n_124,m_reg_reg_n_125,m_reg_reg_n_126,m_reg_reg_n_127,m_reg_reg_n_128,m_reg_reg_n_129,m_reg_reg_n_130,m_reg_reg_n_131,m_reg_reg_n_132,m_reg_reg_n_133,m_reg_reg_n_134,m_reg_reg_n_135,m_reg_reg_n_136,m_reg_reg_n_137,m_reg_reg_n_138,m_reg_reg_n_139,m_reg_reg_n_140,m_reg_reg_n_141,m_reg_reg_n_142,m_reg_reg_n_143,m_reg_reg_n_144,m_reg_reg_n_145,m_reg_reg_n_146,m_reg_reg_n_147,m_reg_reg_n_148,m_reg_reg_n_149,m_reg_reg_n_150,m_reg_reg_n_151,m_reg_reg_n_152,m_reg_reg_n_153}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(RSTB),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "fir_stream_mac_muladd_8s_8s_14s_14_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_muladd_8s_8s_14s_14_4_1_DSP48_0_36
   (P,
    O,
    \B_V_data_1_payload_A[13]_i_169_0 ,
    input_r_TREADY_int_regslice,
    CEP,
    ap_clk,
    DSP_ALU_INST,
    Q,
    DSP_ALU_INST_0,
    DSP_OUTPUT_INST,
    RSTB,
    DSP_ALU_INST_1,
    DSP_ALU_INST_2,
    S,
    \B_V_data_1_payload_A_reg[13]_i_120_0 ,
    \B_V_data_1_payload_A_reg[13]_i_120_1 );
  output [1:0]P;
  output [7:0]O;
  output [5:0]\B_V_data_1_payload_A[13]_i_169_0 ;
  input input_r_TREADY_int_regslice;
  input CEP;
  input ap_clk;
  input [7:0]DSP_ALU_INST;
  input [7:0]Q;
  input [0:0]DSP_ALU_INST_0;
  input [0:0]DSP_OUTPUT_INST;
  input RSTB;
  input [7:0]DSP_ALU_INST_1;
  input [7:0]DSP_ALU_INST_2;
  input [0:0]S;
  input [12:0]\B_V_data_1_payload_A_reg[13]_i_120_0 ;
  input [12:0]\B_V_data_1_payload_A_reg[13]_i_120_1 ;

  wire \B_V_data_1_payload_A[13]_i_159_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_160_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_161_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_162_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_163_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_165_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_166_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_167_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_168_n_0 ;
  wire [5:0]\B_V_data_1_payload_A[13]_i_169_0 ;
  wire \B_V_data_1_payload_A[13]_i_169_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_196_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_197_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_198_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_199_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_200_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_201_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_202_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_203_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_204_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_205_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_206_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_207_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_208_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_209_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_210_n_0 ;
  wire [12:0]\B_V_data_1_payload_A_reg[13]_i_120_0 ;
  wire [12:0]\B_V_data_1_payload_A_reg[13]_i_120_1 ;
  wire \B_V_data_1_payload_A_reg[13]_i_120_n_3 ;
  wire \B_V_data_1_payload_A_reg[13]_i_120_n_4 ;
  wire \B_V_data_1_payload_A_reg[13]_i_120_n_5 ;
  wire \B_V_data_1_payload_A_reg[13]_i_120_n_6 ;
  wire \B_V_data_1_payload_A_reg[13]_i_120_n_7 ;
  wire \B_V_data_1_payload_A_reg[13]_i_123_n_0 ;
  wire \B_V_data_1_payload_A_reg[13]_i_123_n_1 ;
  wire \B_V_data_1_payload_A_reg[13]_i_123_n_2 ;
  wire \B_V_data_1_payload_A_reg[13]_i_123_n_3 ;
  wire \B_V_data_1_payload_A_reg[13]_i_123_n_4 ;
  wire \B_V_data_1_payload_A_reg[13]_i_123_n_5 ;
  wire \B_V_data_1_payload_A_reg[13]_i_123_n_6 ;
  wire \B_V_data_1_payload_A_reg[13]_i_123_n_7 ;
  wire CEP;
  wire [7:0]DSP_ALU_INST;
  wire [0:0]DSP_ALU_INST_0;
  wire [7:0]DSP_ALU_INST_1;
  wire [7:0]DSP_ALU_INST_2;
  wire [0:0]DSP_OUTPUT_INST;
  wire [7:0]O;
  wire [1:0]P;
  wire [7:0]Q;
  wire RSTB;
  wire [0:0]S;
  wire ap_clk;
  wire input_r_TREADY_int_regslice;
  wire m_reg_reg_n_106;
  wire m_reg_reg_n_107;
  wire m_reg_reg_n_108;
  wire m_reg_reg_n_109;
  wire m_reg_reg_n_110;
  wire m_reg_reg_n_111;
  wire m_reg_reg_n_112;
  wire m_reg_reg_n_113;
  wire m_reg_reg_n_114;
  wire m_reg_reg_n_115;
  wire m_reg_reg_n_116;
  wire m_reg_reg_n_117;
  wire m_reg_reg_n_118;
  wire m_reg_reg_n_119;
  wire m_reg_reg_n_120;
  wire m_reg_reg_n_121;
  wire m_reg_reg_n_122;
  wire m_reg_reg_n_123;
  wire m_reg_reg_n_124;
  wire m_reg_reg_n_125;
  wire m_reg_reg_n_126;
  wire m_reg_reg_n_127;
  wire m_reg_reg_n_128;
  wire m_reg_reg_n_129;
  wire m_reg_reg_n_130;
  wire m_reg_reg_n_131;
  wire m_reg_reg_n_132;
  wire m_reg_reg_n_133;
  wire m_reg_reg_n_134;
  wire m_reg_reg_n_135;
  wire m_reg_reg_n_136;
  wire m_reg_reg_n_137;
  wire m_reg_reg_n_138;
  wire m_reg_reg_n_139;
  wire m_reg_reg_n_140;
  wire m_reg_reg_n_141;
  wire m_reg_reg_n_142;
  wire m_reg_reg_n_143;
  wire m_reg_reg_n_144;
  wire m_reg_reg_n_145;
  wire m_reg_reg_n_146;
  wire m_reg_reg_n_147;
  wire m_reg_reg_n_148;
  wire m_reg_reg_n_149;
  wire m_reg_reg_n_150;
  wire m_reg_reg_n_151;
  wire m_reg_reg_n_152;
  wire m_reg_reg_n_153;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_94;
  wire p_reg_reg_n_95;
  wire p_reg_reg_n_96;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_98;
  wire p_reg_reg_n_99;
  wire [7:5]\NLW_B_V_data_1_payload_A_reg[13]_i_120_CO_UNCONNECTED ;
  wire [7:6]\NLW_B_V_data_1_payload_A_reg[13]_i_120_O_UNCONNECTED ;
  wire NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_m_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_m_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_m_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_m_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_m_reg_reg_P_UNCONNECTED;
  wire [7:0]NLW_m_reg_reg_XOROUT_UNCONNECTED;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:14]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  (* HLUTNM = "lutpair35" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \B_V_data_1_payload_A[13]_i_159 
       (.I0(p_reg_reg_n_94),
        .I1(\B_V_data_1_payload_A_reg[13]_i_120_0 [11]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_120_1 [11]),
        .O(\B_V_data_1_payload_A[13]_i_159_n_0 ));
  (* HLUTNM = "lutpair34" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \B_V_data_1_payload_A[13]_i_160 
       (.I0(p_reg_reg_n_95),
        .I1(\B_V_data_1_payload_A_reg[13]_i_120_0 [10]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_120_1 [10]),
        .O(\B_V_data_1_payload_A[13]_i_160_n_0 ));
  (* HLUTNM = "lutpair33" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \B_V_data_1_payload_A[13]_i_161 
       (.I0(p_reg_reg_n_96),
        .I1(\B_V_data_1_payload_A_reg[13]_i_120_0 [9]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_120_1 [9]),
        .O(\B_V_data_1_payload_A[13]_i_161_n_0 ));
  (* HLUTNM = "lutpair32" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \B_V_data_1_payload_A[13]_i_162 
       (.I0(p_reg_reg_n_97),
        .I1(\B_V_data_1_payload_A_reg[13]_i_120_0 [8]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_120_1 [8]),
        .O(\B_V_data_1_payload_A[13]_i_162_n_0 ));
  (* HLUTNM = "lutpair31" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \B_V_data_1_payload_A[13]_i_163 
       (.I0(p_reg_reg_n_98),
        .I1(\B_V_data_1_payload_A_reg[13]_i_120_0 [7]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_120_1 [7]),
        .O(\B_V_data_1_payload_A[13]_i_163_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \B_V_data_1_payload_A[13]_i_165 
       (.I0(\B_V_data_1_payload_A[13]_i_159_n_0 ),
        .I1(\B_V_data_1_payload_A_reg[13]_i_120_0 [12]),
        .I2(P[0]),
        .I3(\B_V_data_1_payload_A_reg[13]_i_120_1 [12]),
        .O(\B_V_data_1_payload_A[13]_i_165_n_0 ));
  (* HLUTNM = "lutpair35" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \B_V_data_1_payload_A[13]_i_166 
       (.I0(p_reg_reg_n_94),
        .I1(\B_V_data_1_payload_A_reg[13]_i_120_0 [11]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_120_1 [11]),
        .I3(\B_V_data_1_payload_A[13]_i_160_n_0 ),
        .O(\B_V_data_1_payload_A[13]_i_166_n_0 ));
  (* HLUTNM = "lutpair34" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \B_V_data_1_payload_A[13]_i_167 
       (.I0(p_reg_reg_n_95),
        .I1(\B_V_data_1_payload_A_reg[13]_i_120_0 [10]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_120_1 [10]),
        .I3(\B_V_data_1_payload_A[13]_i_161_n_0 ),
        .O(\B_V_data_1_payload_A[13]_i_167_n_0 ));
  (* HLUTNM = "lutpair33" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \B_V_data_1_payload_A[13]_i_168 
       (.I0(p_reg_reg_n_96),
        .I1(\B_V_data_1_payload_A_reg[13]_i_120_0 [9]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_120_1 [9]),
        .I3(\B_V_data_1_payload_A[13]_i_162_n_0 ),
        .O(\B_V_data_1_payload_A[13]_i_168_n_0 ));
  (* HLUTNM = "lutpair32" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \B_V_data_1_payload_A[13]_i_169 
       (.I0(p_reg_reg_n_97),
        .I1(\B_V_data_1_payload_A_reg[13]_i_120_0 [8]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_120_1 [8]),
        .I3(\B_V_data_1_payload_A[13]_i_163_n_0 ),
        .O(\B_V_data_1_payload_A[13]_i_169_n_0 ));
  (* HLUTNM = "lutpair30" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \B_V_data_1_payload_A[13]_i_196 
       (.I0(p_reg_reg_n_99),
        .I1(\B_V_data_1_payload_A_reg[13]_i_120_0 [6]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_120_1 [6]),
        .O(\B_V_data_1_payload_A[13]_i_196_n_0 ));
  (* HLUTNM = "lutpair29" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \B_V_data_1_payload_A[13]_i_197 
       (.I0(p_reg_reg_n_100),
        .I1(\B_V_data_1_payload_A_reg[13]_i_120_0 [5]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_120_1 [5]),
        .O(\B_V_data_1_payload_A[13]_i_197_n_0 ));
  (* HLUTNM = "lutpair28" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \B_V_data_1_payload_A[13]_i_198 
       (.I0(p_reg_reg_n_101),
        .I1(\B_V_data_1_payload_A_reg[13]_i_120_0 [4]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_120_1 [4]),
        .O(\B_V_data_1_payload_A[13]_i_198_n_0 ));
  (* HLUTNM = "lutpair27" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \B_V_data_1_payload_A[13]_i_199 
       (.I0(p_reg_reg_n_102),
        .I1(\B_V_data_1_payload_A_reg[13]_i_120_0 [3]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_120_1 [3]),
        .O(\B_V_data_1_payload_A[13]_i_199_n_0 ));
  (* HLUTNM = "lutpair26" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \B_V_data_1_payload_A[13]_i_200 
       (.I0(p_reg_reg_n_103),
        .I1(\B_V_data_1_payload_A_reg[13]_i_120_0 [2]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_120_1 [2]),
        .O(\B_V_data_1_payload_A[13]_i_200_n_0 ));
  (* HLUTNM = "lutpair25" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \B_V_data_1_payload_A[13]_i_201 
       (.I0(p_reg_reg_n_104),
        .I1(\B_V_data_1_payload_A_reg[13]_i_120_0 [1]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_120_1 [1]),
        .O(\B_V_data_1_payload_A[13]_i_201_n_0 ));
  (* HLUTNM = "lutpair24" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \B_V_data_1_payload_A[13]_i_202 
       (.I0(p_reg_reg_n_105),
        .I1(\B_V_data_1_payload_A_reg[13]_i_120_0 [0]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_120_1 [0]),
        .O(\B_V_data_1_payload_A[13]_i_202_n_0 ));
  (* HLUTNM = "lutpair31" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \B_V_data_1_payload_A[13]_i_203 
       (.I0(p_reg_reg_n_98),
        .I1(\B_V_data_1_payload_A_reg[13]_i_120_0 [7]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_120_1 [7]),
        .I3(\B_V_data_1_payload_A[13]_i_196_n_0 ),
        .O(\B_V_data_1_payload_A[13]_i_203_n_0 ));
  (* HLUTNM = "lutpair30" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \B_V_data_1_payload_A[13]_i_204 
       (.I0(p_reg_reg_n_99),
        .I1(\B_V_data_1_payload_A_reg[13]_i_120_0 [6]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_120_1 [6]),
        .I3(\B_V_data_1_payload_A[13]_i_197_n_0 ),
        .O(\B_V_data_1_payload_A[13]_i_204_n_0 ));
  (* HLUTNM = "lutpair29" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \B_V_data_1_payload_A[13]_i_205 
       (.I0(p_reg_reg_n_100),
        .I1(\B_V_data_1_payload_A_reg[13]_i_120_0 [5]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_120_1 [5]),
        .I3(\B_V_data_1_payload_A[13]_i_198_n_0 ),
        .O(\B_V_data_1_payload_A[13]_i_205_n_0 ));
  (* HLUTNM = "lutpair28" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \B_V_data_1_payload_A[13]_i_206 
       (.I0(p_reg_reg_n_101),
        .I1(\B_V_data_1_payload_A_reg[13]_i_120_0 [4]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_120_1 [4]),
        .I3(\B_V_data_1_payload_A[13]_i_199_n_0 ),
        .O(\B_V_data_1_payload_A[13]_i_206_n_0 ));
  (* HLUTNM = "lutpair27" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \B_V_data_1_payload_A[13]_i_207 
       (.I0(p_reg_reg_n_102),
        .I1(\B_V_data_1_payload_A_reg[13]_i_120_0 [3]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_120_1 [3]),
        .I3(\B_V_data_1_payload_A[13]_i_200_n_0 ),
        .O(\B_V_data_1_payload_A[13]_i_207_n_0 ));
  (* HLUTNM = "lutpair26" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \B_V_data_1_payload_A[13]_i_208 
       (.I0(p_reg_reg_n_103),
        .I1(\B_V_data_1_payload_A_reg[13]_i_120_0 [2]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_120_1 [2]),
        .I3(\B_V_data_1_payload_A[13]_i_201_n_0 ),
        .O(\B_V_data_1_payload_A[13]_i_208_n_0 ));
  (* HLUTNM = "lutpair25" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \B_V_data_1_payload_A[13]_i_209 
       (.I0(p_reg_reg_n_104),
        .I1(\B_V_data_1_payload_A_reg[13]_i_120_0 [1]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_120_1 [1]),
        .I3(\B_V_data_1_payload_A[13]_i_202_n_0 ),
        .O(\B_V_data_1_payload_A[13]_i_209_n_0 ));
  (* HLUTNM = "lutpair24" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \B_V_data_1_payload_A[13]_i_210 
       (.I0(p_reg_reg_n_105),
        .I1(\B_V_data_1_payload_A_reg[13]_i_120_0 [0]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_120_1 [0]),
        .O(\B_V_data_1_payload_A[13]_i_210_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \B_V_data_1_payload_A_reg[13]_i_120 
       (.CI(\B_V_data_1_payload_A_reg[13]_i_123_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_B_V_data_1_payload_A_reg[13]_i_120_CO_UNCONNECTED [7:5],\B_V_data_1_payload_A_reg[13]_i_120_n_3 ,\B_V_data_1_payload_A_reg[13]_i_120_n_4 ,\B_V_data_1_payload_A_reg[13]_i_120_n_5 ,\B_V_data_1_payload_A_reg[13]_i_120_n_6 ,\B_V_data_1_payload_A_reg[13]_i_120_n_7 }),
        .DI({1'b0,1'b0,1'b0,\B_V_data_1_payload_A[13]_i_159_n_0 ,\B_V_data_1_payload_A[13]_i_160_n_0 ,\B_V_data_1_payload_A[13]_i_161_n_0 ,\B_V_data_1_payload_A[13]_i_162_n_0 ,\B_V_data_1_payload_A[13]_i_163_n_0 }),
        .O({\NLW_B_V_data_1_payload_A_reg[13]_i_120_O_UNCONNECTED [7:6],\B_V_data_1_payload_A[13]_i_169_0 }),
        .S({1'b0,1'b0,S,\B_V_data_1_payload_A[13]_i_165_n_0 ,\B_V_data_1_payload_A[13]_i_166_n_0 ,\B_V_data_1_payload_A[13]_i_167_n_0 ,\B_V_data_1_payload_A[13]_i_168_n_0 ,\B_V_data_1_payload_A[13]_i_169_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \B_V_data_1_payload_A_reg[13]_i_123 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\B_V_data_1_payload_A_reg[13]_i_123_n_0 ,\B_V_data_1_payload_A_reg[13]_i_123_n_1 ,\B_V_data_1_payload_A_reg[13]_i_123_n_2 ,\B_V_data_1_payload_A_reg[13]_i_123_n_3 ,\B_V_data_1_payload_A_reg[13]_i_123_n_4 ,\B_V_data_1_payload_A_reg[13]_i_123_n_5 ,\B_V_data_1_payload_A_reg[13]_i_123_n_6 ,\B_V_data_1_payload_A_reg[13]_i_123_n_7 }),
        .DI({\B_V_data_1_payload_A[13]_i_196_n_0 ,\B_V_data_1_payload_A[13]_i_197_n_0 ,\B_V_data_1_payload_A[13]_i_198_n_0 ,\B_V_data_1_payload_A[13]_i_199_n_0 ,\B_V_data_1_payload_A[13]_i_200_n_0 ,\B_V_data_1_payload_A[13]_i_201_n_0 ,\B_V_data_1_payload_A[13]_i_202_n_0 ,1'b0}),
        .O(O),
        .S({\B_V_data_1_payload_A[13]_i_203_n_0 ,\B_V_data_1_payload_A[13]_i_204_n_0 ,\B_V_data_1_payload_A[13]_i_205_n_0 ,\B_V_data_1_payload_A[13]_i_206_n_0 ,\B_V_data_1_payload_A[13]_i_207_n_0 ,\B_V_data_1_payload_A[13]_i_208_n_0 ,\B_V_data_1_payload_A[13]_i_209_n_0 ,\B_V_data_1_payload_A[13]_i_210_n_0 }));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    m_reg_reg
       (.A({Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_m_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_m_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_m_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(input_r_TREADY_int_regslice),
        .CEA2(CEP),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEP),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(CEP),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_m_reg_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_m_reg_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({m_reg_reg_n_106,m_reg_reg_n_107,m_reg_reg_n_108,m_reg_reg_n_109,m_reg_reg_n_110,m_reg_reg_n_111,m_reg_reg_n_112,m_reg_reg_n_113,m_reg_reg_n_114,m_reg_reg_n_115,m_reg_reg_n_116,m_reg_reg_n_117,m_reg_reg_n_118,m_reg_reg_n_119,m_reg_reg_n_120,m_reg_reg_n_121,m_reg_reg_n_122,m_reg_reg_n_123,m_reg_reg_n_124,m_reg_reg_n_125,m_reg_reg_n_126,m_reg_reg_n_127,m_reg_reg_n_128,m_reg_reg_n_129,m_reg_reg_n_130,m_reg_reg_n_131,m_reg_reg_n_132,m_reg_reg_n_133,m_reg_reg_n_134,m_reg_reg_n_135,m_reg_reg_n_136,m_reg_reg_n_137,m_reg_reg_n_138,m_reg_reg_n_139,m_reg_reg_n_140,m_reg_reg_n_141,m_reg_reg_n_142,m_reg_reg_n_143,m_reg_reg_n_144,m_reg_reg_n_145,m_reg_reg_n_146,m_reg_reg_n_147,m_reg_reg_n_148,m_reg_reg_n_149,m_reg_reg_n_150,m_reg_reg_n_151,m_reg_reg_n_152,m_reg_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_m_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_m_reg_reg_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(input_r_TREADY_int_regslice),
        .CEA2(input_r_TREADY_int_regslice),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(DSP_ALU_INST_0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(DSP_OUTPUT_INST),
        .CEP(CEP),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:14],P,p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({m_reg_reg_n_106,m_reg_reg_n_107,m_reg_reg_n_108,m_reg_reg_n_109,m_reg_reg_n_110,m_reg_reg_n_111,m_reg_reg_n_112,m_reg_reg_n_113,m_reg_reg_n_114,m_reg_reg_n_115,m_reg_reg_n_116,m_reg_reg_n_117,m_reg_reg_n_118,m_reg_reg_n_119,m_reg_reg_n_120,m_reg_reg_n_121,m_reg_reg_n_122,m_reg_reg_n_123,m_reg_reg_n_124,m_reg_reg_n_125,m_reg_reg_n_126,m_reg_reg_n_127,m_reg_reg_n_128,m_reg_reg_n_129,m_reg_reg_n_130,m_reg_reg_n_131,m_reg_reg_n_132,m_reg_reg_n_133,m_reg_reg_n_134,m_reg_reg_n_135,m_reg_reg_n_136,m_reg_reg_n_137,m_reg_reg_n_138,m_reg_reg_n_139,m_reg_reg_n_140,m_reg_reg_n_141,m_reg_reg_n_142,m_reg_reg_n_143,m_reg_reg_n_144,m_reg_reg_n_145,m_reg_reg_n_146,m_reg_reg_n_147,m_reg_reg_n_148,m_reg_reg_n_149,m_reg_reg_n_150,m_reg_reg_n_151,m_reg_reg_n_152,m_reg_reg_n_153}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(RSTB),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "fir_stream_mac_muladd_8s_8s_14s_14_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_muladd_8s_8s_14s_14_4_1_DSP48_0_37
   (P,
    input_r_TREADY_int_regslice,
    CEP,
    ap_clk,
    DSP_ALU_INST,
    Q,
    DSP_ALU_INST_0,
    DSP_OUTPUT_INST,
    RSTB,
    DSP_ALU_INST_1,
    DSP_ALU_INST_2);
  output [13:0]P;
  input input_r_TREADY_int_regslice;
  input CEP;
  input ap_clk;
  input [7:0]DSP_ALU_INST;
  input [7:0]Q;
  input [0:0]DSP_ALU_INST_0;
  input [0:0]DSP_OUTPUT_INST;
  input RSTB;
  input [7:0]DSP_ALU_INST_1;
  input [7:0]DSP_ALU_INST_2;

  wire CEP;
  wire [7:0]DSP_ALU_INST;
  wire [0:0]DSP_ALU_INST_0;
  wire [7:0]DSP_ALU_INST_1;
  wire [7:0]DSP_ALU_INST_2;
  wire [0:0]DSP_OUTPUT_INST;
  wire [13:0]P;
  wire [7:0]Q;
  wire RSTB;
  wire ap_clk;
  wire input_r_TREADY_int_regslice;
  wire m_reg_reg_n_106;
  wire m_reg_reg_n_107;
  wire m_reg_reg_n_108;
  wire m_reg_reg_n_109;
  wire m_reg_reg_n_110;
  wire m_reg_reg_n_111;
  wire m_reg_reg_n_112;
  wire m_reg_reg_n_113;
  wire m_reg_reg_n_114;
  wire m_reg_reg_n_115;
  wire m_reg_reg_n_116;
  wire m_reg_reg_n_117;
  wire m_reg_reg_n_118;
  wire m_reg_reg_n_119;
  wire m_reg_reg_n_120;
  wire m_reg_reg_n_121;
  wire m_reg_reg_n_122;
  wire m_reg_reg_n_123;
  wire m_reg_reg_n_124;
  wire m_reg_reg_n_125;
  wire m_reg_reg_n_126;
  wire m_reg_reg_n_127;
  wire m_reg_reg_n_128;
  wire m_reg_reg_n_129;
  wire m_reg_reg_n_130;
  wire m_reg_reg_n_131;
  wire m_reg_reg_n_132;
  wire m_reg_reg_n_133;
  wire m_reg_reg_n_134;
  wire m_reg_reg_n_135;
  wire m_reg_reg_n_136;
  wire m_reg_reg_n_137;
  wire m_reg_reg_n_138;
  wire m_reg_reg_n_139;
  wire m_reg_reg_n_140;
  wire m_reg_reg_n_141;
  wire m_reg_reg_n_142;
  wire m_reg_reg_n_143;
  wire m_reg_reg_n_144;
  wire m_reg_reg_n_145;
  wire m_reg_reg_n_146;
  wire m_reg_reg_n_147;
  wire m_reg_reg_n_148;
  wire m_reg_reg_n_149;
  wire m_reg_reg_n_150;
  wire m_reg_reg_n_151;
  wire m_reg_reg_n_152;
  wire m_reg_reg_n_153;
  wire NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_m_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_m_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_m_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_m_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_m_reg_reg_P_UNCONNECTED;
  wire [7:0]NLW_m_reg_reg_XOROUT_UNCONNECTED;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:14]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    m_reg_reg
       (.A({Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_m_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_m_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_m_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(input_r_TREADY_int_regslice),
        .CEA2(CEP),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEP),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(CEP),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_m_reg_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_m_reg_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({m_reg_reg_n_106,m_reg_reg_n_107,m_reg_reg_n_108,m_reg_reg_n_109,m_reg_reg_n_110,m_reg_reg_n_111,m_reg_reg_n_112,m_reg_reg_n_113,m_reg_reg_n_114,m_reg_reg_n_115,m_reg_reg_n_116,m_reg_reg_n_117,m_reg_reg_n_118,m_reg_reg_n_119,m_reg_reg_n_120,m_reg_reg_n_121,m_reg_reg_n_122,m_reg_reg_n_123,m_reg_reg_n_124,m_reg_reg_n_125,m_reg_reg_n_126,m_reg_reg_n_127,m_reg_reg_n_128,m_reg_reg_n_129,m_reg_reg_n_130,m_reg_reg_n_131,m_reg_reg_n_132,m_reg_reg_n_133,m_reg_reg_n_134,m_reg_reg_n_135,m_reg_reg_n_136,m_reg_reg_n_137,m_reg_reg_n_138,m_reg_reg_n_139,m_reg_reg_n_140,m_reg_reg_n_141,m_reg_reg_n_142,m_reg_reg_n_143,m_reg_reg_n_144,m_reg_reg_n_145,m_reg_reg_n_146,m_reg_reg_n_147,m_reg_reg_n_148,m_reg_reg_n_149,m_reg_reg_n_150,m_reg_reg_n_151,m_reg_reg_n_152,m_reg_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_m_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_m_reg_reg_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(input_r_TREADY_int_regslice),
        .CEA2(input_r_TREADY_int_regslice),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(DSP_ALU_INST_0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(DSP_OUTPUT_INST),
        .CEP(CEP),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:14],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({m_reg_reg_n_106,m_reg_reg_n_107,m_reg_reg_n_108,m_reg_reg_n_109,m_reg_reg_n_110,m_reg_reg_n_111,m_reg_reg_n_112,m_reg_reg_n_113,m_reg_reg_n_114,m_reg_reg_n_115,m_reg_reg_n_116,m_reg_reg_n_117,m_reg_reg_n_118,m_reg_reg_n_119,m_reg_reg_n_120,m_reg_reg_n_121,m_reg_reg_n_122,m_reg_reg_n_123,m_reg_reg_n_124,m_reg_reg_n_125,m_reg_reg_n_126,m_reg_reg_n_127,m_reg_reg_n_128,m_reg_reg_n_129,m_reg_reg_n_130,m_reg_reg_n_131,m_reg_reg_n_132,m_reg_reg_n_133,m_reg_reg_n_134,m_reg_reg_n_135,m_reg_reg_n_136,m_reg_reg_n_137,m_reg_reg_n_138,m_reg_reg_n_139,m_reg_reg_n_140,m_reg_reg_n_141,m_reg_reg_n_142,m_reg_reg_n_143,m_reg_reg_n_144,m_reg_reg_n_145,m_reg_reg_n_146,m_reg_reg_n_147,m_reg_reg_n_148,m_reg_reg_n_149,m_reg_reg_n_150,m_reg_reg_n_151,m_reg_reg_n_152,m_reg_reg_n_153}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(RSTB),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "fir_stream_mac_muladd_8s_8s_14s_14_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_muladd_8s_8s_14s_14_4_1_DSP48_0_38
   (P,
    S,
    input_r_TREADY_int_regslice,
    CEP,
    ap_clk,
    DSP_ALU_INST,
    Q,
    DSP_ALU_INST_0,
    DSP_OUTPUT_INST,
    RSTB,
    DSP_ALU_INST_1,
    DSP_ALU_INST_2,
    \B_V_data_1_payload_A_reg[13]_i_119 ,
    \B_V_data_1_payload_A_reg[13]_i_119_0 );
  output [12:0]P;
  output [0:0]S;
  input input_r_TREADY_int_regslice;
  input CEP;
  input ap_clk;
  input [7:0]DSP_ALU_INST;
  input [7:0]Q;
  input [0:0]DSP_ALU_INST_0;
  input [0:0]DSP_OUTPUT_INST;
  input RSTB;
  input [7:0]DSP_ALU_INST_1;
  input [7:0]DSP_ALU_INST_2;
  input [1:0]\B_V_data_1_payload_A_reg[13]_i_119 ;
  input [1:0]\B_V_data_1_payload_A_reg[13]_i_119_0 ;

  wire [1:0]\B_V_data_1_payload_A_reg[13]_i_119 ;
  wire [1:0]\B_V_data_1_payload_A_reg[13]_i_119_0 ;
  wire CEP;
  wire [7:0]DSP_ALU_INST;
  wire [0:0]DSP_ALU_INST_0;
  wire [7:0]DSP_ALU_INST_1;
  wire [7:0]DSP_ALU_INST_2;
  wire [0:0]DSP_OUTPUT_INST;
  wire [12:0]P;
  wire [7:0]Q;
  wire RSTB;
  wire [0:0]S;
  wire ap_clk;
  wire input_r_TREADY_int_regslice;
  wire m_reg_reg_n_106;
  wire m_reg_reg_n_107;
  wire m_reg_reg_n_108;
  wire m_reg_reg_n_109;
  wire m_reg_reg_n_110;
  wire m_reg_reg_n_111;
  wire m_reg_reg_n_112;
  wire m_reg_reg_n_113;
  wire m_reg_reg_n_114;
  wire m_reg_reg_n_115;
  wire m_reg_reg_n_116;
  wire m_reg_reg_n_117;
  wire m_reg_reg_n_118;
  wire m_reg_reg_n_119;
  wire m_reg_reg_n_120;
  wire m_reg_reg_n_121;
  wire m_reg_reg_n_122;
  wire m_reg_reg_n_123;
  wire m_reg_reg_n_124;
  wire m_reg_reg_n_125;
  wire m_reg_reg_n_126;
  wire m_reg_reg_n_127;
  wire m_reg_reg_n_128;
  wire m_reg_reg_n_129;
  wire m_reg_reg_n_130;
  wire m_reg_reg_n_131;
  wire m_reg_reg_n_132;
  wire m_reg_reg_n_133;
  wire m_reg_reg_n_134;
  wire m_reg_reg_n_135;
  wire m_reg_reg_n_136;
  wire m_reg_reg_n_137;
  wire m_reg_reg_n_138;
  wire m_reg_reg_n_139;
  wire m_reg_reg_n_140;
  wire m_reg_reg_n_141;
  wire m_reg_reg_n_142;
  wire m_reg_reg_n_143;
  wire m_reg_reg_n_144;
  wire m_reg_reg_n_145;
  wire m_reg_reg_n_146;
  wire m_reg_reg_n_147;
  wire m_reg_reg_n_148;
  wire m_reg_reg_n_149;
  wire m_reg_reg_n_150;
  wire m_reg_reg_n_151;
  wire m_reg_reg_n_152;
  wire m_reg_reg_n_153;
  wire p_reg_reg_n_92;
  wire NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_m_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_m_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_m_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_m_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_m_reg_reg_P_UNCONNECTED;
  wire [7:0]NLW_m_reg_reg_XOROUT_UNCONNECTED;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:14]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \B_V_data_1_payload_A[13]_i_153 
       (.I0(P[12]),
        .I1(\B_V_data_1_payload_A_reg[13]_i_119 [0]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_119_0 [0]),
        .I3(\B_V_data_1_payload_A_reg[13]_i_119 [1]),
        .I4(\B_V_data_1_payload_A_reg[13]_i_119_0 [1]),
        .I5(p_reg_reg_n_92),
        .O(S));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    m_reg_reg
       (.A({Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_m_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_m_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_m_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(input_r_TREADY_int_regslice),
        .CEA2(CEP),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEP),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(CEP),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_m_reg_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_m_reg_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({m_reg_reg_n_106,m_reg_reg_n_107,m_reg_reg_n_108,m_reg_reg_n_109,m_reg_reg_n_110,m_reg_reg_n_111,m_reg_reg_n_112,m_reg_reg_n_113,m_reg_reg_n_114,m_reg_reg_n_115,m_reg_reg_n_116,m_reg_reg_n_117,m_reg_reg_n_118,m_reg_reg_n_119,m_reg_reg_n_120,m_reg_reg_n_121,m_reg_reg_n_122,m_reg_reg_n_123,m_reg_reg_n_124,m_reg_reg_n_125,m_reg_reg_n_126,m_reg_reg_n_127,m_reg_reg_n_128,m_reg_reg_n_129,m_reg_reg_n_130,m_reg_reg_n_131,m_reg_reg_n_132,m_reg_reg_n_133,m_reg_reg_n_134,m_reg_reg_n_135,m_reg_reg_n_136,m_reg_reg_n_137,m_reg_reg_n_138,m_reg_reg_n_139,m_reg_reg_n_140,m_reg_reg_n_141,m_reg_reg_n_142,m_reg_reg_n_143,m_reg_reg_n_144,m_reg_reg_n_145,m_reg_reg_n_146,m_reg_reg_n_147,m_reg_reg_n_148,m_reg_reg_n_149,m_reg_reg_n_150,m_reg_reg_n_151,m_reg_reg_n_152,m_reg_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_m_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_m_reg_reg_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(input_r_TREADY_int_regslice),
        .CEA2(input_r_TREADY_int_regslice),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(DSP_ALU_INST_0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(DSP_OUTPUT_INST),
        .CEP(CEP),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:14],p_reg_reg_n_92,P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({m_reg_reg_n_106,m_reg_reg_n_107,m_reg_reg_n_108,m_reg_reg_n_109,m_reg_reg_n_110,m_reg_reg_n_111,m_reg_reg_n_112,m_reg_reg_n_113,m_reg_reg_n_114,m_reg_reg_n_115,m_reg_reg_n_116,m_reg_reg_n_117,m_reg_reg_n_118,m_reg_reg_n_119,m_reg_reg_n_120,m_reg_reg_n_121,m_reg_reg_n_122,m_reg_reg_n_123,m_reg_reg_n_124,m_reg_reg_n_125,m_reg_reg_n_126,m_reg_reg_n_127,m_reg_reg_n_128,m_reg_reg_n_129,m_reg_reg_n_130,m_reg_reg_n_131,m_reg_reg_n_132,m_reg_reg_n_133,m_reg_reg_n_134,m_reg_reg_n_135,m_reg_reg_n_136,m_reg_reg_n_137,m_reg_reg_n_138,m_reg_reg_n_139,m_reg_reg_n_140,m_reg_reg_n_141,m_reg_reg_n_142,m_reg_reg_n_143,m_reg_reg_n_144,m_reg_reg_n_145,m_reg_reg_n_146,m_reg_reg_n_147,m_reg_reg_n_148,m_reg_reg_n_149,m_reg_reg_n_150,m_reg_reg_n_151,m_reg_reg_n_152,m_reg_reg_n_153}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(RSTB),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "fir_stream_mac_muladd_8s_8s_14s_14_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_muladd_8s_8s_14s_14_4_1_DSP48_0_39
   (P,
    \B_V_data_1_payload_A[7]_i_53_0 ,
    O,
    input_r_TREADY_int_regslice,
    CEP,
    ap_clk,
    DSP_ALU_INST,
    Q,
    DSP_ALU_INST_0,
    DSP_OUTPUT_INST,
    RSTB,
    DSP_ALU_INST_1,
    DSP_ALU_INST_2,
    S,
    \B_V_data_1_payload_A_reg[13]_i_118_0 ,
    \B_V_data_1_payload_A_reg[13]_i_118_1 );
  output [1:0]P;
  output [7:0]\B_V_data_1_payload_A[7]_i_53_0 ;
  output [5:0]O;
  input input_r_TREADY_int_regslice;
  input CEP;
  input ap_clk;
  input [7:0]DSP_ALU_INST;
  input [7:0]Q;
  input [0:0]DSP_ALU_INST_0;
  input [0:0]DSP_OUTPUT_INST;
  input RSTB;
  input [7:0]DSP_ALU_INST_1;
  input [7:0]DSP_ALU_INST_2;
  input [0:0]S;
  input [12:0]\B_V_data_1_payload_A_reg[13]_i_118_0 ;
  input [12:0]\B_V_data_1_payload_A_reg[13]_i_118_1 ;

  wire \B_V_data_1_payload_A[13]_i_137_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_138_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_139_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_140_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_141_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_143_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_144_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_145_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_146_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_147_n_0 ;
  wire \B_V_data_1_payload_A[7]_i_39_n_0 ;
  wire \B_V_data_1_payload_A[7]_i_40_n_0 ;
  wire \B_V_data_1_payload_A[7]_i_41_n_0 ;
  wire \B_V_data_1_payload_A[7]_i_42_n_0 ;
  wire \B_V_data_1_payload_A[7]_i_43_n_0 ;
  wire \B_V_data_1_payload_A[7]_i_44_n_0 ;
  wire \B_V_data_1_payload_A[7]_i_45_n_0 ;
  wire \B_V_data_1_payload_A[7]_i_46_n_0 ;
  wire \B_V_data_1_payload_A[7]_i_47_n_0 ;
  wire \B_V_data_1_payload_A[7]_i_48_n_0 ;
  wire \B_V_data_1_payload_A[7]_i_49_n_0 ;
  wire \B_V_data_1_payload_A[7]_i_50_n_0 ;
  wire \B_V_data_1_payload_A[7]_i_51_n_0 ;
  wire \B_V_data_1_payload_A[7]_i_52_n_0 ;
  wire [7:0]\B_V_data_1_payload_A[7]_i_53_0 ;
  wire \B_V_data_1_payload_A[7]_i_53_n_0 ;
  wire [12:0]\B_V_data_1_payload_A_reg[13]_i_118_0 ;
  wire [12:0]\B_V_data_1_payload_A_reg[13]_i_118_1 ;
  wire \B_V_data_1_payload_A_reg[13]_i_118_n_3 ;
  wire \B_V_data_1_payload_A_reg[13]_i_118_n_4 ;
  wire \B_V_data_1_payload_A_reg[13]_i_118_n_5 ;
  wire \B_V_data_1_payload_A_reg[13]_i_118_n_6 ;
  wire \B_V_data_1_payload_A_reg[13]_i_118_n_7 ;
  wire \B_V_data_1_payload_A_reg[7]_i_38_n_0 ;
  wire \B_V_data_1_payload_A_reg[7]_i_38_n_1 ;
  wire \B_V_data_1_payload_A_reg[7]_i_38_n_2 ;
  wire \B_V_data_1_payload_A_reg[7]_i_38_n_3 ;
  wire \B_V_data_1_payload_A_reg[7]_i_38_n_4 ;
  wire \B_V_data_1_payload_A_reg[7]_i_38_n_5 ;
  wire \B_V_data_1_payload_A_reg[7]_i_38_n_6 ;
  wire \B_V_data_1_payload_A_reg[7]_i_38_n_7 ;
  wire CEP;
  wire [7:0]DSP_ALU_INST;
  wire [0:0]DSP_ALU_INST_0;
  wire [7:0]DSP_ALU_INST_1;
  wire [7:0]DSP_ALU_INST_2;
  wire [0:0]DSP_OUTPUT_INST;
  wire [5:0]O;
  wire [1:0]P;
  wire [7:0]Q;
  wire RSTB;
  wire [0:0]S;
  wire ap_clk;
  wire input_r_TREADY_int_regslice;
  wire m_reg_reg_n_106;
  wire m_reg_reg_n_107;
  wire m_reg_reg_n_108;
  wire m_reg_reg_n_109;
  wire m_reg_reg_n_110;
  wire m_reg_reg_n_111;
  wire m_reg_reg_n_112;
  wire m_reg_reg_n_113;
  wire m_reg_reg_n_114;
  wire m_reg_reg_n_115;
  wire m_reg_reg_n_116;
  wire m_reg_reg_n_117;
  wire m_reg_reg_n_118;
  wire m_reg_reg_n_119;
  wire m_reg_reg_n_120;
  wire m_reg_reg_n_121;
  wire m_reg_reg_n_122;
  wire m_reg_reg_n_123;
  wire m_reg_reg_n_124;
  wire m_reg_reg_n_125;
  wire m_reg_reg_n_126;
  wire m_reg_reg_n_127;
  wire m_reg_reg_n_128;
  wire m_reg_reg_n_129;
  wire m_reg_reg_n_130;
  wire m_reg_reg_n_131;
  wire m_reg_reg_n_132;
  wire m_reg_reg_n_133;
  wire m_reg_reg_n_134;
  wire m_reg_reg_n_135;
  wire m_reg_reg_n_136;
  wire m_reg_reg_n_137;
  wire m_reg_reg_n_138;
  wire m_reg_reg_n_139;
  wire m_reg_reg_n_140;
  wire m_reg_reg_n_141;
  wire m_reg_reg_n_142;
  wire m_reg_reg_n_143;
  wire m_reg_reg_n_144;
  wire m_reg_reg_n_145;
  wire m_reg_reg_n_146;
  wire m_reg_reg_n_147;
  wire m_reg_reg_n_148;
  wire m_reg_reg_n_149;
  wire m_reg_reg_n_150;
  wire m_reg_reg_n_151;
  wire m_reg_reg_n_152;
  wire m_reg_reg_n_153;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_94;
  wire p_reg_reg_n_95;
  wire p_reg_reg_n_96;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_98;
  wire p_reg_reg_n_99;
  wire [7:5]\NLW_B_V_data_1_payload_A_reg[13]_i_118_CO_UNCONNECTED ;
  wire [7:6]\NLW_B_V_data_1_payload_A_reg[13]_i_118_O_UNCONNECTED ;
  wire NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_m_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_m_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_m_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_m_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_m_reg_reg_P_UNCONNECTED;
  wire [7:0]NLW_m_reg_reg_XOROUT_UNCONNECTED;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:14]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  (* HLUTNM = "lutpair11" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \B_V_data_1_payload_A[13]_i_137 
       (.I0(p_reg_reg_n_94),
        .I1(\B_V_data_1_payload_A_reg[13]_i_118_0 [11]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_118_1 [11]),
        .O(\B_V_data_1_payload_A[13]_i_137_n_0 ));
  (* HLUTNM = "lutpair10" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \B_V_data_1_payload_A[13]_i_138 
       (.I0(p_reg_reg_n_95),
        .I1(\B_V_data_1_payload_A_reg[13]_i_118_0 [10]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_118_1 [10]),
        .O(\B_V_data_1_payload_A[13]_i_138_n_0 ));
  (* HLUTNM = "lutpair9" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \B_V_data_1_payload_A[13]_i_139 
       (.I0(p_reg_reg_n_96),
        .I1(\B_V_data_1_payload_A_reg[13]_i_118_0 [9]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_118_1 [9]),
        .O(\B_V_data_1_payload_A[13]_i_139_n_0 ));
  (* HLUTNM = "lutpair8" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \B_V_data_1_payload_A[13]_i_140 
       (.I0(p_reg_reg_n_97),
        .I1(\B_V_data_1_payload_A_reg[13]_i_118_0 [8]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_118_1 [8]),
        .O(\B_V_data_1_payload_A[13]_i_140_n_0 ));
  (* HLUTNM = "lutpair7" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \B_V_data_1_payload_A[13]_i_141 
       (.I0(p_reg_reg_n_98),
        .I1(\B_V_data_1_payload_A_reg[13]_i_118_0 [7]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_118_1 [7]),
        .O(\B_V_data_1_payload_A[13]_i_141_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \B_V_data_1_payload_A[13]_i_143 
       (.I0(\B_V_data_1_payload_A[13]_i_137_n_0 ),
        .I1(\B_V_data_1_payload_A_reg[13]_i_118_0 [12]),
        .I2(P[0]),
        .I3(\B_V_data_1_payload_A_reg[13]_i_118_1 [12]),
        .O(\B_V_data_1_payload_A[13]_i_143_n_0 ));
  (* HLUTNM = "lutpair11" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \B_V_data_1_payload_A[13]_i_144 
       (.I0(p_reg_reg_n_94),
        .I1(\B_V_data_1_payload_A_reg[13]_i_118_0 [11]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_118_1 [11]),
        .I3(\B_V_data_1_payload_A[13]_i_138_n_0 ),
        .O(\B_V_data_1_payload_A[13]_i_144_n_0 ));
  (* HLUTNM = "lutpair10" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \B_V_data_1_payload_A[13]_i_145 
       (.I0(p_reg_reg_n_95),
        .I1(\B_V_data_1_payload_A_reg[13]_i_118_0 [10]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_118_1 [10]),
        .I3(\B_V_data_1_payload_A[13]_i_139_n_0 ),
        .O(\B_V_data_1_payload_A[13]_i_145_n_0 ));
  (* HLUTNM = "lutpair9" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \B_V_data_1_payload_A[13]_i_146 
       (.I0(p_reg_reg_n_96),
        .I1(\B_V_data_1_payload_A_reg[13]_i_118_0 [9]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_118_1 [9]),
        .I3(\B_V_data_1_payload_A[13]_i_140_n_0 ),
        .O(\B_V_data_1_payload_A[13]_i_146_n_0 ));
  (* HLUTNM = "lutpair8" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \B_V_data_1_payload_A[13]_i_147 
       (.I0(p_reg_reg_n_97),
        .I1(\B_V_data_1_payload_A_reg[13]_i_118_0 [8]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_118_1 [8]),
        .I3(\B_V_data_1_payload_A[13]_i_141_n_0 ),
        .O(\B_V_data_1_payload_A[13]_i_147_n_0 ));
  (* HLUTNM = "lutpair6" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \B_V_data_1_payload_A[7]_i_39 
       (.I0(p_reg_reg_n_99),
        .I1(\B_V_data_1_payload_A_reg[13]_i_118_0 [6]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_118_1 [6]),
        .O(\B_V_data_1_payload_A[7]_i_39_n_0 ));
  (* HLUTNM = "lutpair5" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \B_V_data_1_payload_A[7]_i_40 
       (.I0(p_reg_reg_n_100),
        .I1(\B_V_data_1_payload_A_reg[13]_i_118_0 [5]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_118_1 [5]),
        .O(\B_V_data_1_payload_A[7]_i_40_n_0 ));
  (* HLUTNM = "lutpair4" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \B_V_data_1_payload_A[7]_i_41 
       (.I0(p_reg_reg_n_101),
        .I1(\B_V_data_1_payload_A_reg[13]_i_118_0 [4]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_118_1 [4]),
        .O(\B_V_data_1_payload_A[7]_i_41_n_0 ));
  (* HLUTNM = "lutpair3" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \B_V_data_1_payload_A[7]_i_42 
       (.I0(p_reg_reg_n_102),
        .I1(\B_V_data_1_payload_A_reg[13]_i_118_0 [3]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_118_1 [3]),
        .O(\B_V_data_1_payload_A[7]_i_42_n_0 ));
  (* HLUTNM = "lutpair2" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \B_V_data_1_payload_A[7]_i_43 
       (.I0(p_reg_reg_n_103),
        .I1(\B_V_data_1_payload_A_reg[13]_i_118_0 [2]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_118_1 [2]),
        .O(\B_V_data_1_payload_A[7]_i_43_n_0 ));
  (* HLUTNM = "lutpair1" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \B_V_data_1_payload_A[7]_i_44 
       (.I0(p_reg_reg_n_104),
        .I1(\B_V_data_1_payload_A_reg[13]_i_118_0 [1]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_118_1 [1]),
        .O(\B_V_data_1_payload_A[7]_i_44_n_0 ));
  (* HLUTNM = "lutpair0" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \B_V_data_1_payload_A[7]_i_45 
       (.I0(p_reg_reg_n_105),
        .I1(\B_V_data_1_payload_A_reg[13]_i_118_0 [0]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_118_1 [0]),
        .O(\B_V_data_1_payload_A[7]_i_45_n_0 ));
  (* HLUTNM = "lutpair7" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \B_V_data_1_payload_A[7]_i_46 
       (.I0(p_reg_reg_n_98),
        .I1(\B_V_data_1_payload_A_reg[13]_i_118_0 [7]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_118_1 [7]),
        .I3(\B_V_data_1_payload_A[7]_i_39_n_0 ),
        .O(\B_V_data_1_payload_A[7]_i_46_n_0 ));
  (* HLUTNM = "lutpair6" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \B_V_data_1_payload_A[7]_i_47 
       (.I0(p_reg_reg_n_99),
        .I1(\B_V_data_1_payload_A_reg[13]_i_118_0 [6]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_118_1 [6]),
        .I3(\B_V_data_1_payload_A[7]_i_40_n_0 ),
        .O(\B_V_data_1_payload_A[7]_i_47_n_0 ));
  (* HLUTNM = "lutpair5" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \B_V_data_1_payload_A[7]_i_48 
       (.I0(p_reg_reg_n_100),
        .I1(\B_V_data_1_payload_A_reg[13]_i_118_0 [5]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_118_1 [5]),
        .I3(\B_V_data_1_payload_A[7]_i_41_n_0 ),
        .O(\B_V_data_1_payload_A[7]_i_48_n_0 ));
  (* HLUTNM = "lutpair4" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \B_V_data_1_payload_A[7]_i_49 
       (.I0(p_reg_reg_n_101),
        .I1(\B_V_data_1_payload_A_reg[13]_i_118_0 [4]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_118_1 [4]),
        .I3(\B_V_data_1_payload_A[7]_i_42_n_0 ),
        .O(\B_V_data_1_payload_A[7]_i_49_n_0 ));
  (* HLUTNM = "lutpair3" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \B_V_data_1_payload_A[7]_i_50 
       (.I0(p_reg_reg_n_102),
        .I1(\B_V_data_1_payload_A_reg[13]_i_118_0 [3]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_118_1 [3]),
        .I3(\B_V_data_1_payload_A[7]_i_43_n_0 ),
        .O(\B_V_data_1_payload_A[7]_i_50_n_0 ));
  (* HLUTNM = "lutpair2" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \B_V_data_1_payload_A[7]_i_51 
       (.I0(p_reg_reg_n_103),
        .I1(\B_V_data_1_payload_A_reg[13]_i_118_0 [2]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_118_1 [2]),
        .I3(\B_V_data_1_payload_A[7]_i_44_n_0 ),
        .O(\B_V_data_1_payload_A[7]_i_51_n_0 ));
  (* HLUTNM = "lutpair1" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \B_V_data_1_payload_A[7]_i_52 
       (.I0(p_reg_reg_n_104),
        .I1(\B_V_data_1_payload_A_reg[13]_i_118_0 [1]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_118_1 [1]),
        .I3(\B_V_data_1_payload_A[7]_i_45_n_0 ),
        .O(\B_V_data_1_payload_A[7]_i_52_n_0 ));
  (* HLUTNM = "lutpair0" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \B_V_data_1_payload_A[7]_i_53 
       (.I0(p_reg_reg_n_105),
        .I1(\B_V_data_1_payload_A_reg[13]_i_118_0 [0]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_118_1 [0]),
        .O(\B_V_data_1_payload_A[7]_i_53_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \B_V_data_1_payload_A_reg[13]_i_118 
       (.CI(\B_V_data_1_payload_A_reg[7]_i_38_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_B_V_data_1_payload_A_reg[13]_i_118_CO_UNCONNECTED [7:5],\B_V_data_1_payload_A_reg[13]_i_118_n_3 ,\B_V_data_1_payload_A_reg[13]_i_118_n_4 ,\B_V_data_1_payload_A_reg[13]_i_118_n_5 ,\B_V_data_1_payload_A_reg[13]_i_118_n_6 ,\B_V_data_1_payload_A_reg[13]_i_118_n_7 }),
        .DI({1'b0,1'b0,1'b0,\B_V_data_1_payload_A[13]_i_137_n_0 ,\B_V_data_1_payload_A[13]_i_138_n_0 ,\B_V_data_1_payload_A[13]_i_139_n_0 ,\B_V_data_1_payload_A[13]_i_140_n_0 ,\B_V_data_1_payload_A[13]_i_141_n_0 }),
        .O({\NLW_B_V_data_1_payload_A_reg[13]_i_118_O_UNCONNECTED [7:6],O}),
        .S({1'b0,1'b0,S,\B_V_data_1_payload_A[13]_i_143_n_0 ,\B_V_data_1_payload_A[13]_i_144_n_0 ,\B_V_data_1_payload_A[13]_i_145_n_0 ,\B_V_data_1_payload_A[13]_i_146_n_0 ,\B_V_data_1_payload_A[13]_i_147_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \B_V_data_1_payload_A_reg[7]_i_38 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\B_V_data_1_payload_A_reg[7]_i_38_n_0 ,\B_V_data_1_payload_A_reg[7]_i_38_n_1 ,\B_V_data_1_payload_A_reg[7]_i_38_n_2 ,\B_V_data_1_payload_A_reg[7]_i_38_n_3 ,\B_V_data_1_payload_A_reg[7]_i_38_n_4 ,\B_V_data_1_payload_A_reg[7]_i_38_n_5 ,\B_V_data_1_payload_A_reg[7]_i_38_n_6 ,\B_V_data_1_payload_A_reg[7]_i_38_n_7 }),
        .DI({\B_V_data_1_payload_A[7]_i_39_n_0 ,\B_V_data_1_payload_A[7]_i_40_n_0 ,\B_V_data_1_payload_A[7]_i_41_n_0 ,\B_V_data_1_payload_A[7]_i_42_n_0 ,\B_V_data_1_payload_A[7]_i_43_n_0 ,\B_V_data_1_payload_A[7]_i_44_n_0 ,\B_V_data_1_payload_A[7]_i_45_n_0 ,1'b0}),
        .O(\B_V_data_1_payload_A[7]_i_53_0 ),
        .S({\B_V_data_1_payload_A[7]_i_46_n_0 ,\B_V_data_1_payload_A[7]_i_47_n_0 ,\B_V_data_1_payload_A[7]_i_48_n_0 ,\B_V_data_1_payload_A[7]_i_49_n_0 ,\B_V_data_1_payload_A[7]_i_50_n_0 ,\B_V_data_1_payload_A[7]_i_51_n_0 ,\B_V_data_1_payload_A[7]_i_52_n_0 ,\B_V_data_1_payload_A[7]_i_53_n_0 }));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    m_reg_reg
       (.A({Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_m_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_m_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_m_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(input_r_TREADY_int_regslice),
        .CEA2(CEP),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEP),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(CEP),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_m_reg_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_m_reg_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({m_reg_reg_n_106,m_reg_reg_n_107,m_reg_reg_n_108,m_reg_reg_n_109,m_reg_reg_n_110,m_reg_reg_n_111,m_reg_reg_n_112,m_reg_reg_n_113,m_reg_reg_n_114,m_reg_reg_n_115,m_reg_reg_n_116,m_reg_reg_n_117,m_reg_reg_n_118,m_reg_reg_n_119,m_reg_reg_n_120,m_reg_reg_n_121,m_reg_reg_n_122,m_reg_reg_n_123,m_reg_reg_n_124,m_reg_reg_n_125,m_reg_reg_n_126,m_reg_reg_n_127,m_reg_reg_n_128,m_reg_reg_n_129,m_reg_reg_n_130,m_reg_reg_n_131,m_reg_reg_n_132,m_reg_reg_n_133,m_reg_reg_n_134,m_reg_reg_n_135,m_reg_reg_n_136,m_reg_reg_n_137,m_reg_reg_n_138,m_reg_reg_n_139,m_reg_reg_n_140,m_reg_reg_n_141,m_reg_reg_n_142,m_reg_reg_n_143,m_reg_reg_n_144,m_reg_reg_n_145,m_reg_reg_n_146,m_reg_reg_n_147,m_reg_reg_n_148,m_reg_reg_n_149,m_reg_reg_n_150,m_reg_reg_n_151,m_reg_reg_n_152,m_reg_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_m_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_m_reg_reg_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(input_r_TREADY_int_regslice),
        .CEA2(input_r_TREADY_int_regslice),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(DSP_ALU_INST_0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(DSP_OUTPUT_INST),
        .CEP(CEP),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:14],P,p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({m_reg_reg_n_106,m_reg_reg_n_107,m_reg_reg_n_108,m_reg_reg_n_109,m_reg_reg_n_110,m_reg_reg_n_111,m_reg_reg_n_112,m_reg_reg_n_113,m_reg_reg_n_114,m_reg_reg_n_115,m_reg_reg_n_116,m_reg_reg_n_117,m_reg_reg_n_118,m_reg_reg_n_119,m_reg_reg_n_120,m_reg_reg_n_121,m_reg_reg_n_122,m_reg_reg_n_123,m_reg_reg_n_124,m_reg_reg_n_125,m_reg_reg_n_126,m_reg_reg_n_127,m_reg_reg_n_128,m_reg_reg_n_129,m_reg_reg_n_130,m_reg_reg_n_131,m_reg_reg_n_132,m_reg_reg_n_133,m_reg_reg_n_134,m_reg_reg_n_135,m_reg_reg_n_136,m_reg_reg_n_137,m_reg_reg_n_138,m_reg_reg_n_139,m_reg_reg_n_140,m_reg_reg_n_141,m_reg_reg_n_142,m_reg_reg_n_143,m_reg_reg_n_144,m_reg_reg_n_145,m_reg_reg_n_146,m_reg_reg_n_147,m_reg_reg_n_148,m_reg_reg_n_149,m_reg_reg_n_150,m_reg_reg_n_151,m_reg_reg_n_152,m_reg_reg_n_153}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(RSTB),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "fir_stream_mac_muladd_8s_8s_14s_14_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_muladd_8s_8s_14s_14_4_1_DSP48_0_40
   (P,
    S,
    input_r_TREADY_int_regslice,
    CEP,
    ap_clk,
    DSP_ALU_INST,
    Q,
    DSP_ALU_INST_0,
    DSP_OUTPUT_INST,
    RSTB,
    DSP_ALU_INST_1,
    DSP_ALU_INST_2,
    \B_V_data_1_payload_A_reg[13]_i_127 ,
    \B_V_data_1_payload_A_reg[13]_i_127_0 );
  output [12:0]P;
  output [0:0]S;
  input input_r_TREADY_int_regslice;
  input CEP;
  input ap_clk;
  input [7:0]DSP_ALU_INST;
  input [7:0]Q;
  input [0:0]DSP_ALU_INST_0;
  input [0:0]DSP_OUTPUT_INST;
  input RSTB;
  input [7:0]DSP_ALU_INST_1;
  input [7:0]DSP_ALU_INST_2;
  input [1:0]\B_V_data_1_payload_A_reg[13]_i_127 ;
  input [1:0]\B_V_data_1_payload_A_reg[13]_i_127_0 ;

  wire [1:0]\B_V_data_1_payload_A_reg[13]_i_127 ;
  wire [1:0]\B_V_data_1_payload_A_reg[13]_i_127_0 ;
  wire CEP;
  wire [7:0]DSP_ALU_INST;
  wire [0:0]DSP_ALU_INST_0;
  wire [7:0]DSP_ALU_INST_1;
  wire [7:0]DSP_ALU_INST_2;
  wire [0:0]DSP_OUTPUT_INST;
  wire [12:0]P;
  wire [7:0]Q;
  wire RSTB;
  wire [0:0]S;
  wire ap_clk;
  wire input_r_TREADY_int_regslice;
  wire m_reg_reg_n_106;
  wire m_reg_reg_n_107;
  wire m_reg_reg_n_108;
  wire m_reg_reg_n_109;
  wire m_reg_reg_n_110;
  wire m_reg_reg_n_111;
  wire m_reg_reg_n_112;
  wire m_reg_reg_n_113;
  wire m_reg_reg_n_114;
  wire m_reg_reg_n_115;
  wire m_reg_reg_n_116;
  wire m_reg_reg_n_117;
  wire m_reg_reg_n_118;
  wire m_reg_reg_n_119;
  wire m_reg_reg_n_120;
  wire m_reg_reg_n_121;
  wire m_reg_reg_n_122;
  wire m_reg_reg_n_123;
  wire m_reg_reg_n_124;
  wire m_reg_reg_n_125;
  wire m_reg_reg_n_126;
  wire m_reg_reg_n_127;
  wire m_reg_reg_n_128;
  wire m_reg_reg_n_129;
  wire m_reg_reg_n_130;
  wire m_reg_reg_n_131;
  wire m_reg_reg_n_132;
  wire m_reg_reg_n_133;
  wire m_reg_reg_n_134;
  wire m_reg_reg_n_135;
  wire m_reg_reg_n_136;
  wire m_reg_reg_n_137;
  wire m_reg_reg_n_138;
  wire m_reg_reg_n_139;
  wire m_reg_reg_n_140;
  wire m_reg_reg_n_141;
  wire m_reg_reg_n_142;
  wire m_reg_reg_n_143;
  wire m_reg_reg_n_144;
  wire m_reg_reg_n_145;
  wire m_reg_reg_n_146;
  wire m_reg_reg_n_147;
  wire m_reg_reg_n_148;
  wire m_reg_reg_n_149;
  wire m_reg_reg_n_150;
  wire m_reg_reg_n_151;
  wire m_reg_reg_n_152;
  wire m_reg_reg_n_153;
  wire p_reg_reg_n_92;
  wire NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_m_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_m_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_m_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_m_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_m_reg_reg_P_UNCONNECTED;
  wire [7:0]NLW_m_reg_reg_XOROUT_UNCONNECTED;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:14]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \B_V_data_1_payload_A[13]_i_253 
       (.I0(P[12]),
        .I1(\B_V_data_1_payload_A_reg[13]_i_127 [0]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_127_0 [0]),
        .I3(\B_V_data_1_payload_A_reg[13]_i_127 [1]),
        .I4(\B_V_data_1_payload_A_reg[13]_i_127_0 [1]),
        .I5(p_reg_reg_n_92),
        .O(S));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    m_reg_reg
       (.A({Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_m_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_m_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_m_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(input_r_TREADY_int_regslice),
        .CEA2(CEP),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEP),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(CEP),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_m_reg_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_m_reg_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({m_reg_reg_n_106,m_reg_reg_n_107,m_reg_reg_n_108,m_reg_reg_n_109,m_reg_reg_n_110,m_reg_reg_n_111,m_reg_reg_n_112,m_reg_reg_n_113,m_reg_reg_n_114,m_reg_reg_n_115,m_reg_reg_n_116,m_reg_reg_n_117,m_reg_reg_n_118,m_reg_reg_n_119,m_reg_reg_n_120,m_reg_reg_n_121,m_reg_reg_n_122,m_reg_reg_n_123,m_reg_reg_n_124,m_reg_reg_n_125,m_reg_reg_n_126,m_reg_reg_n_127,m_reg_reg_n_128,m_reg_reg_n_129,m_reg_reg_n_130,m_reg_reg_n_131,m_reg_reg_n_132,m_reg_reg_n_133,m_reg_reg_n_134,m_reg_reg_n_135,m_reg_reg_n_136,m_reg_reg_n_137,m_reg_reg_n_138,m_reg_reg_n_139,m_reg_reg_n_140,m_reg_reg_n_141,m_reg_reg_n_142,m_reg_reg_n_143,m_reg_reg_n_144,m_reg_reg_n_145,m_reg_reg_n_146,m_reg_reg_n_147,m_reg_reg_n_148,m_reg_reg_n_149,m_reg_reg_n_150,m_reg_reg_n_151,m_reg_reg_n_152,m_reg_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_m_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_m_reg_reg_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(input_r_TREADY_int_regslice),
        .CEA2(input_r_TREADY_int_regslice),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(DSP_ALU_INST_0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(DSP_OUTPUT_INST),
        .CEP(CEP),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:14],p_reg_reg_n_92,P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({m_reg_reg_n_106,m_reg_reg_n_107,m_reg_reg_n_108,m_reg_reg_n_109,m_reg_reg_n_110,m_reg_reg_n_111,m_reg_reg_n_112,m_reg_reg_n_113,m_reg_reg_n_114,m_reg_reg_n_115,m_reg_reg_n_116,m_reg_reg_n_117,m_reg_reg_n_118,m_reg_reg_n_119,m_reg_reg_n_120,m_reg_reg_n_121,m_reg_reg_n_122,m_reg_reg_n_123,m_reg_reg_n_124,m_reg_reg_n_125,m_reg_reg_n_126,m_reg_reg_n_127,m_reg_reg_n_128,m_reg_reg_n_129,m_reg_reg_n_130,m_reg_reg_n_131,m_reg_reg_n_132,m_reg_reg_n_133,m_reg_reg_n_134,m_reg_reg_n_135,m_reg_reg_n_136,m_reg_reg_n_137,m_reg_reg_n_138,m_reg_reg_n_139,m_reg_reg_n_140,m_reg_reg_n_141,m_reg_reg_n_142,m_reg_reg_n_143,m_reg_reg_n_144,m_reg_reg_n_145,m_reg_reg_n_146,m_reg_reg_n_147,m_reg_reg_n_148,m_reg_reg_n_149,m_reg_reg_n_150,m_reg_reg_n_151,m_reg_reg_n_152,m_reg_reg_n_153}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(RSTB),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "fir_stream_mac_muladd_8s_8s_14s_14_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_muladd_8s_8s_14s_14_4_1_DSP48_0_41
   (P,
    O,
    \B_V_data_1_payload_A[13]_i_158_0 ,
    input_r_TREADY_int_regslice,
    CEP,
    ap_clk,
    DSP_ALU_INST,
    Q,
    DSP_ALU_INST_0,
    DSP_OUTPUT_INST,
    RSTB,
    DSP_ALU_INST_1,
    DSP_ALU_INST_2,
    S,
    \B_V_data_1_payload_A_reg[13]_i_119_0 ,
    \B_V_data_1_payload_A_reg[13]_i_119_1 );
  output [1:0]P;
  output [7:0]O;
  output [5:0]\B_V_data_1_payload_A[13]_i_158_0 ;
  input input_r_TREADY_int_regslice;
  input CEP;
  input ap_clk;
  input [7:0]DSP_ALU_INST;
  input [7:0]Q;
  input [0:0]DSP_ALU_INST_0;
  input [0:0]DSP_OUTPUT_INST;
  input RSTB;
  input [7:0]DSP_ALU_INST_1;
  input [7:0]DSP_ALU_INST_2;
  input [0:0]S;
  input [12:0]\B_V_data_1_payload_A_reg[13]_i_119_0 ;
  input [12:0]\B_V_data_1_payload_A_reg[13]_i_119_1 ;

  wire \B_V_data_1_payload_A[13]_i_148_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_149_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_150_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_151_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_152_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_154_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_155_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_156_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_157_n_0 ;
  wire [5:0]\B_V_data_1_payload_A[13]_i_158_0 ;
  wire \B_V_data_1_payload_A[13]_i_158_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_181_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_182_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_183_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_184_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_185_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_186_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_187_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_188_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_189_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_190_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_191_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_192_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_193_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_194_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_195_n_0 ;
  wire [12:0]\B_V_data_1_payload_A_reg[13]_i_119_0 ;
  wire [12:0]\B_V_data_1_payload_A_reg[13]_i_119_1 ;
  wire \B_V_data_1_payload_A_reg[13]_i_119_n_3 ;
  wire \B_V_data_1_payload_A_reg[13]_i_119_n_4 ;
  wire \B_V_data_1_payload_A_reg[13]_i_119_n_5 ;
  wire \B_V_data_1_payload_A_reg[13]_i_119_n_6 ;
  wire \B_V_data_1_payload_A_reg[13]_i_119_n_7 ;
  wire \B_V_data_1_payload_A_reg[13]_i_122_n_0 ;
  wire \B_V_data_1_payload_A_reg[13]_i_122_n_1 ;
  wire \B_V_data_1_payload_A_reg[13]_i_122_n_2 ;
  wire \B_V_data_1_payload_A_reg[13]_i_122_n_3 ;
  wire \B_V_data_1_payload_A_reg[13]_i_122_n_4 ;
  wire \B_V_data_1_payload_A_reg[13]_i_122_n_5 ;
  wire \B_V_data_1_payload_A_reg[13]_i_122_n_6 ;
  wire \B_V_data_1_payload_A_reg[13]_i_122_n_7 ;
  wire CEP;
  wire [7:0]DSP_ALU_INST;
  wire [0:0]DSP_ALU_INST_0;
  wire [7:0]DSP_ALU_INST_1;
  wire [7:0]DSP_ALU_INST_2;
  wire [0:0]DSP_OUTPUT_INST;
  wire [7:0]O;
  wire [1:0]P;
  wire [7:0]Q;
  wire RSTB;
  wire [0:0]S;
  wire ap_clk;
  wire input_r_TREADY_int_regslice;
  wire m_reg_reg_n_106;
  wire m_reg_reg_n_107;
  wire m_reg_reg_n_108;
  wire m_reg_reg_n_109;
  wire m_reg_reg_n_110;
  wire m_reg_reg_n_111;
  wire m_reg_reg_n_112;
  wire m_reg_reg_n_113;
  wire m_reg_reg_n_114;
  wire m_reg_reg_n_115;
  wire m_reg_reg_n_116;
  wire m_reg_reg_n_117;
  wire m_reg_reg_n_118;
  wire m_reg_reg_n_119;
  wire m_reg_reg_n_120;
  wire m_reg_reg_n_121;
  wire m_reg_reg_n_122;
  wire m_reg_reg_n_123;
  wire m_reg_reg_n_124;
  wire m_reg_reg_n_125;
  wire m_reg_reg_n_126;
  wire m_reg_reg_n_127;
  wire m_reg_reg_n_128;
  wire m_reg_reg_n_129;
  wire m_reg_reg_n_130;
  wire m_reg_reg_n_131;
  wire m_reg_reg_n_132;
  wire m_reg_reg_n_133;
  wire m_reg_reg_n_134;
  wire m_reg_reg_n_135;
  wire m_reg_reg_n_136;
  wire m_reg_reg_n_137;
  wire m_reg_reg_n_138;
  wire m_reg_reg_n_139;
  wire m_reg_reg_n_140;
  wire m_reg_reg_n_141;
  wire m_reg_reg_n_142;
  wire m_reg_reg_n_143;
  wire m_reg_reg_n_144;
  wire m_reg_reg_n_145;
  wire m_reg_reg_n_146;
  wire m_reg_reg_n_147;
  wire m_reg_reg_n_148;
  wire m_reg_reg_n_149;
  wire m_reg_reg_n_150;
  wire m_reg_reg_n_151;
  wire m_reg_reg_n_152;
  wire m_reg_reg_n_153;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_94;
  wire p_reg_reg_n_95;
  wire p_reg_reg_n_96;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_98;
  wire p_reg_reg_n_99;
  wire [7:5]\NLW_B_V_data_1_payload_A_reg[13]_i_119_CO_UNCONNECTED ;
  wire [7:6]\NLW_B_V_data_1_payload_A_reg[13]_i_119_O_UNCONNECTED ;
  wire NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_m_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_m_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_m_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_m_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_m_reg_reg_P_UNCONNECTED;
  wire [7:0]NLW_m_reg_reg_XOROUT_UNCONNECTED;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:14]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  (* HLUTNM = "lutpair44" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \B_V_data_1_payload_A[13]_i_148 
       (.I0(p_reg_reg_n_94),
        .I1(\B_V_data_1_payload_A_reg[13]_i_119_0 [11]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_119_1 [11]),
        .O(\B_V_data_1_payload_A[13]_i_148_n_0 ));
  (* HLUTNM = "lutpair43" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \B_V_data_1_payload_A[13]_i_149 
       (.I0(p_reg_reg_n_95),
        .I1(\B_V_data_1_payload_A_reg[13]_i_119_0 [10]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_119_1 [10]),
        .O(\B_V_data_1_payload_A[13]_i_149_n_0 ));
  (* HLUTNM = "lutpair42" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \B_V_data_1_payload_A[13]_i_150 
       (.I0(p_reg_reg_n_96),
        .I1(\B_V_data_1_payload_A_reg[13]_i_119_0 [9]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_119_1 [9]),
        .O(\B_V_data_1_payload_A[13]_i_150_n_0 ));
  (* HLUTNM = "lutpair41" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \B_V_data_1_payload_A[13]_i_151 
       (.I0(p_reg_reg_n_97),
        .I1(\B_V_data_1_payload_A_reg[13]_i_119_0 [8]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_119_1 [8]),
        .O(\B_V_data_1_payload_A[13]_i_151_n_0 ));
  (* HLUTNM = "lutpair40" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \B_V_data_1_payload_A[13]_i_152 
       (.I0(p_reg_reg_n_98),
        .I1(\B_V_data_1_payload_A_reg[13]_i_119_0 [7]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_119_1 [7]),
        .O(\B_V_data_1_payload_A[13]_i_152_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \B_V_data_1_payload_A[13]_i_154 
       (.I0(\B_V_data_1_payload_A[13]_i_148_n_0 ),
        .I1(\B_V_data_1_payload_A_reg[13]_i_119_0 [12]),
        .I2(P[0]),
        .I3(\B_V_data_1_payload_A_reg[13]_i_119_1 [12]),
        .O(\B_V_data_1_payload_A[13]_i_154_n_0 ));
  (* HLUTNM = "lutpair44" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \B_V_data_1_payload_A[13]_i_155 
       (.I0(p_reg_reg_n_94),
        .I1(\B_V_data_1_payload_A_reg[13]_i_119_0 [11]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_119_1 [11]),
        .I3(\B_V_data_1_payload_A[13]_i_149_n_0 ),
        .O(\B_V_data_1_payload_A[13]_i_155_n_0 ));
  (* HLUTNM = "lutpair43" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \B_V_data_1_payload_A[13]_i_156 
       (.I0(p_reg_reg_n_95),
        .I1(\B_V_data_1_payload_A_reg[13]_i_119_0 [10]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_119_1 [10]),
        .I3(\B_V_data_1_payload_A[13]_i_150_n_0 ),
        .O(\B_V_data_1_payload_A[13]_i_156_n_0 ));
  (* HLUTNM = "lutpair42" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \B_V_data_1_payload_A[13]_i_157 
       (.I0(p_reg_reg_n_96),
        .I1(\B_V_data_1_payload_A_reg[13]_i_119_0 [9]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_119_1 [9]),
        .I3(\B_V_data_1_payload_A[13]_i_151_n_0 ),
        .O(\B_V_data_1_payload_A[13]_i_157_n_0 ));
  (* HLUTNM = "lutpair41" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \B_V_data_1_payload_A[13]_i_158 
       (.I0(p_reg_reg_n_97),
        .I1(\B_V_data_1_payload_A_reg[13]_i_119_0 [8]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_119_1 [8]),
        .I3(\B_V_data_1_payload_A[13]_i_152_n_0 ),
        .O(\B_V_data_1_payload_A[13]_i_158_n_0 ));
  (* HLUTNM = "lutpair39" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \B_V_data_1_payload_A[13]_i_181 
       (.I0(p_reg_reg_n_99),
        .I1(\B_V_data_1_payload_A_reg[13]_i_119_0 [6]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_119_1 [6]),
        .O(\B_V_data_1_payload_A[13]_i_181_n_0 ));
  (* HLUTNM = "lutpair38" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \B_V_data_1_payload_A[13]_i_182 
       (.I0(p_reg_reg_n_100),
        .I1(\B_V_data_1_payload_A_reg[13]_i_119_0 [5]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_119_1 [5]),
        .O(\B_V_data_1_payload_A[13]_i_182_n_0 ));
  (* HLUTNM = "lutpair37" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \B_V_data_1_payload_A[13]_i_183 
       (.I0(p_reg_reg_n_101),
        .I1(\B_V_data_1_payload_A_reg[13]_i_119_0 [4]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_119_1 [4]),
        .O(\B_V_data_1_payload_A[13]_i_183_n_0 ));
  (* HLUTNM = "lutpair36" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \B_V_data_1_payload_A[13]_i_184 
       (.I0(p_reg_reg_n_102),
        .I1(\B_V_data_1_payload_A_reg[13]_i_119_0 [3]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_119_1 [3]),
        .O(\B_V_data_1_payload_A[13]_i_184_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \B_V_data_1_payload_A[13]_i_185 
       (.I0(p_reg_reg_n_103),
        .I1(\B_V_data_1_payload_A_reg[13]_i_119_0 [2]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_119_1 [2]),
        .O(\B_V_data_1_payload_A[13]_i_185_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \B_V_data_1_payload_A[13]_i_186 
       (.I0(p_reg_reg_n_104),
        .I1(\B_V_data_1_payload_A_reg[13]_i_119_0 [1]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_119_1 [1]),
        .O(\B_V_data_1_payload_A[13]_i_186_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \B_V_data_1_payload_A[13]_i_187 
       (.I0(p_reg_reg_n_105),
        .I1(\B_V_data_1_payload_A_reg[13]_i_119_0 [0]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_119_1 [0]),
        .O(\B_V_data_1_payload_A[13]_i_187_n_0 ));
  (* HLUTNM = "lutpair40" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \B_V_data_1_payload_A[13]_i_188 
       (.I0(p_reg_reg_n_98),
        .I1(\B_V_data_1_payload_A_reg[13]_i_119_0 [7]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_119_1 [7]),
        .I3(\B_V_data_1_payload_A[13]_i_181_n_0 ),
        .O(\B_V_data_1_payload_A[13]_i_188_n_0 ));
  (* HLUTNM = "lutpair39" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \B_V_data_1_payload_A[13]_i_189 
       (.I0(p_reg_reg_n_99),
        .I1(\B_V_data_1_payload_A_reg[13]_i_119_0 [6]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_119_1 [6]),
        .I3(\B_V_data_1_payload_A[13]_i_182_n_0 ),
        .O(\B_V_data_1_payload_A[13]_i_189_n_0 ));
  (* HLUTNM = "lutpair38" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \B_V_data_1_payload_A[13]_i_190 
       (.I0(p_reg_reg_n_100),
        .I1(\B_V_data_1_payload_A_reg[13]_i_119_0 [5]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_119_1 [5]),
        .I3(\B_V_data_1_payload_A[13]_i_183_n_0 ),
        .O(\B_V_data_1_payload_A[13]_i_190_n_0 ));
  (* HLUTNM = "lutpair37" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \B_V_data_1_payload_A[13]_i_191 
       (.I0(p_reg_reg_n_101),
        .I1(\B_V_data_1_payload_A_reg[13]_i_119_0 [4]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_119_1 [4]),
        .I3(\B_V_data_1_payload_A[13]_i_184_n_0 ),
        .O(\B_V_data_1_payload_A[13]_i_191_n_0 ));
  (* HLUTNM = "lutpair36" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \B_V_data_1_payload_A[13]_i_192 
       (.I0(p_reg_reg_n_102),
        .I1(\B_V_data_1_payload_A_reg[13]_i_119_0 [3]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_119_1 [3]),
        .I3(\B_V_data_1_payload_A[13]_i_185_n_0 ),
        .O(\B_V_data_1_payload_A[13]_i_192_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \B_V_data_1_payload_A[13]_i_193 
       (.I0(p_reg_reg_n_103),
        .I1(\B_V_data_1_payload_A_reg[13]_i_119_0 [2]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_119_1 [2]),
        .I3(\B_V_data_1_payload_A[13]_i_186_n_0 ),
        .O(\B_V_data_1_payload_A[13]_i_193_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \B_V_data_1_payload_A[13]_i_194 
       (.I0(p_reg_reg_n_104),
        .I1(\B_V_data_1_payload_A_reg[13]_i_119_0 [1]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_119_1 [1]),
        .I3(\B_V_data_1_payload_A[13]_i_187_n_0 ),
        .O(\B_V_data_1_payload_A[13]_i_194_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \B_V_data_1_payload_A[13]_i_195 
       (.I0(p_reg_reg_n_105),
        .I1(\B_V_data_1_payload_A_reg[13]_i_119_0 [0]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_119_1 [0]),
        .O(\B_V_data_1_payload_A[13]_i_195_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \B_V_data_1_payload_A_reg[13]_i_119 
       (.CI(\B_V_data_1_payload_A_reg[13]_i_122_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_B_V_data_1_payload_A_reg[13]_i_119_CO_UNCONNECTED [7:5],\B_V_data_1_payload_A_reg[13]_i_119_n_3 ,\B_V_data_1_payload_A_reg[13]_i_119_n_4 ,\B_V_data_1_payload_A_reg[13]_i_119_n_5 ,\B_V_data_1_payload_A_reg[13]_i_119_n_6 ,\B_V_data_1_payload_A_reg[13]_i_119_n_7 }),
        .DI({1'b0,1'b0,1'b0,\B_V_data_1_payload_A[13]_i_148_n_0 ,\B_V_data_1_payload_A[13]_i_149_n_0 ,\B_V_data_1_payload_A[13]_i_150_n_0 ,\B_V_data_1_payload_A[13]_i_151_n_0 ,\B_V_data_1_payload_A[13]_i_152_n_0 }),
        .O({\NLW_B_V_data_1_payload_A_reg[13]_i_119_O_UNCONNECTED [7:6],\B_V_data_1_payload_A[13]_i_158_0 }),
        .S({1'b0,1'b0,S,\B_V_data_1_payload_A[13]_i_154_n_0 ,\B_V_data_1_payload_A[13]_i_155_n_0 ,\B_V_data_1_payload_A[13]_i_156_n_0 ,\B_V_data_1_payload_A[13]_i_157_n_0 ,\B_V_data_1_payload_A[13]_i_158_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \B_V_data_1_payload_A_reg[13]_i_122 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\B_V_data_1_payload_A_reg[13]_i_122_n_0 ,\B_V_data_1_payload_A_reg[13]_i_122_n_1 ,\B_V_data_1_payload_A_reg[13]_i_122_n_2 ,\B_V_data_1_payload_A_reg[13]_i_122_n_3 ,\B_V_data_1_payload_A_reg[13]_i_122_n_4 ,\B_V_data_1_payload_A_reg[13]_i_122_n_5 ,\B_V_data_1_payload_A_reg[13]_i_122_n_6 ,\B_V_data_1_payload_A_reg[13]_i_122_n_7 }),
        .DI({\B_V_data_1_payload_A[13]_i_181_n_0 ,\B_V_data_1_payload_A[13]_i_182_n_0 ,\B_V_data_1_payload_A[13]_i_183_n_0 ,\B_V_data_1_payload_A[13]_i_184_n_0 ,\B_V_data_1_payload_A[13]_i_185_n_0 ,\B_V_data_1_payload_A[13]_i_186_n_0 ,\B_V_data_1_payload_A[13]_i_187_n_0 ,1'b0}),
        .O(O),
        .S({\B_V_data_1_payload_A[13]_i_188_n_0 ,\B_V_data_1_payload_A[13]_i_189_n_0 ,\B_V_data_1_payload_A[13]_i_190_n_0 ,\B_V_data_1_payload_A[13]_i_191_n_0 ,\B_V_data_1_payload_A[13]_i_192_n_0 ,\B_V_data_1_payload_A[13]_i_193_n_0 ,\B_V_data_1_payload_A[13]_i_194_n_0 ,\B_V_data_1_payload_A[13]_i_195_n_0 }));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    m_reg_reg
       (.A({Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_m_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_m_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_m_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(input_r_TREADY_int_regslice),
        .CEA2(CEP),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEP),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(CEP),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_m_reg_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_m_reg_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({m_reg_reg_n_106,m_reg_reg_n_107,m_reg_reg_n_108,m_reg_reg_n_109,m_reg_reg_n_110,m_reg_reg_n_111,m_reg_reg_n_112,m_reg_reg_n_113,m_reg_reg_n_114,m_reg_reg_n_115,m_reg_reg_n_116,m_reg_reg_n_117,m_reg_reg_n_118,m_reg_reg_n_119,m_reg_reg_n_120,m_reg_reg_n_121,m_reg_reg_n_122,m_reg_reg_n_123,m_reg_reg_n_124,m_reg_reg_n_125,m_reg_reg_n_126,m_reg_reg_n_127,m_reg_reg_n_128,m_reg_reg_n_129,m_reg_reg_n_130,m_reg_reg_n_131,m_reg_reg_n_132,m_reg_reg_n_133,m_reg_reg_n_134,m_reg_reg_n_135,m_reg_reg_n_136,m_reg_reg_n_137,m_reg_reg_n_138,m_reg_reg_n_139,m_reg_reg_n_140,m_reg_reg_n_141,m_reg_reg_n_142,m_reg_reg_n_143,m_reg_reg_n_144,m_reg_reg_n_145,m_reg_reg_n_146,m_reg_reg_n_147,m_reg_reg_n_148,m_reg_reg_n_149,m_reg_reg_n_150,m_reg_reg_n_151,m_reg_reg_n_152,m_reg_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_m_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_m_reg_reg_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(input_r_TREADY_int_regslice),
        .CEA2(input_r_TREADY_int_regslice),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(DSP_ALU_INST_0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(DSP_OUTPUT_INST),
        .CEP(CEP),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:14],P,p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({m_reg_reg_n_106,m_reg_reg_n_107,m_reg_reg_n_108,m_reg_reg_n_109,m_reg_reg_n_110,m_reg_reg_n_111,m_reg_reg_n_112,m_reg_reg_n_113,m_reg_reg_n_114,m_reg_reg_n_115,m_reg_reg_n_116,m_reg_reg_n_117,m_reg_reg_n_118,m_reg_reg_n_119,m_reg_reg_n_120,m_reg_reg_n_121,m_reg_reg_n_122,m_reg_reg_n_123,m_reg_reg_n_124,m_reg_reg_n_125,m_reg_reg_n_126,m_reg_reg_n_127,m_reg_reg_n_128,m_reg_reg_n_129,m_reg_reg_n_130,m_reg_reg_n_131,m_reg_reg_n_132,m_reg_reg_n_133,m_reg_reg_n_134,m_reg_reg_n_135,m_reg_reg_n_136,m_reg_reg_n_137,m_reg_reg_n_138,m_reg_reg_n_139,m_reg_reg_n_140,m_reg_reg_n_141,m_reg_reg_n_142,m_reg_reg_n_143,m_reg_reg_n_144,m_reg_reg_n_145,m_reg_reg_n_146,m_reg_reg_n_147,m_reg_reg_n_148,m_reg_reg_n_149,m_reg_reg_n_150,m_reg_reg_n_151,m_reg_reg_n_152,m_reg_reg_n_153}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(RSTB),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "fir_stream_mac_muladd_8s_8s_14s_14_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_muladd_8s_8s_14s_14_4_1_DSP48_0_42
   (P,
    input_r_TREADY_int_regslice,
    CEP,
    ap_clk,
    DSP_ALU_INST,
    Q,
    DSP_ALU_INST_0,
    DSP_OUTPUT_INST,
    RSTB,
    DSP_ALU_INST_1,
    DSP_ALU_INST_2);
  output [13:0]P;
  input input_r_TREADY_int_regslice;
  input CEP;
  input ap_clk;
  input [7:0]DSP_ALU_INST;
  input [7:0]Q;
  input [0:0]DSP_ALU_INST_0;
  input [0:0]DSP_OUTPUT_INST;
  input RSTB;
  input [7:0]DSP_ALU_INST_1;
  input [7:0]DSP_ALU_INST_2;

  wire CEP;
  wire [7:0]DSP_ALU_INST;
  wire [0:0]DSP_ALU_INST_0;
  wire [7:0]DSP_ALU_INST_1;
  wire [7:0]DSP_ALU_INST_2;
  wire [0:0]DSP_OUTPUT_INST;
  wire [13:0]P;
  wire [7:0]Q;
  wire RSTB;
  wire ap_clk;
  wire input_r_TREADY_int_regslice;
  wire m_reg_reg_n_106;
  wire m_reg_reg_n_107;
  wire m_reg_reg_n_108;
  wire m_reg_reg_n_109;
  wire m_reg_reg_n_110;
  wire m_reg_reg_n_111;
  wire m_reg_reg_n_112;
  wire m_reg_reg_n_113;
  wire m_reg_reg_n_114;
  wire m_reg_reg_n_115;
  wire m_reg_reg_n_116;
  wire m_reg_reg_n_117;
  wire m_reg_reg_n_118;
  wire m_reg_reg_n_119;
  wire m_reg_reg_n_120;
  wire m_reg_reg_n_121;
  wire m_reg_reg_n_122;
  wire m_reg_reg_n_123;
  wire m_reg_reg_n_124;
  wire m_reg_reg_n_125;
  wire m_reg_reg_n_126;
  wire m_reg_reg_n_127;
  wire m_reg_reg_n_128;
  wire m_reg_reg_n_129;
  wire m_reg_reg_n_130;
  wire m_reg_reg_n_131;
  wire m_reg_reg_n_132;
  wire m_reg_reg_n_133;
  wire m_reg_reg_n_134;
  wire m_reg_reg_n_135;
  wire m_reg_reg_n_136;
  wire m_reg_reg_n_137;
  wire m_reg_reg_n_138;
  wire m_reg_reg_n_139;
  wire m_reg_reg_n_140;
  wire m_reg_reg_n_141;
  wire m_reg_reg_n_142;
  wire m_reg_reg_n_143;
  wire m_reg_reg_n_144;
  wire m_reg_reg_n_145;
  wire m_reg_reg_n_146;
  wire m_reg_reg_n_147;
  wire m_reg_reg_n_148;
  wire m_reg_reg_n_149;
  wire m_reg_reg_n_150;
  wire m_reg_reg_n_151;
  wire m_reg_reg_n_152;
  wire m_reg_reg_n_153;
  wire NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_m_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_m_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_m_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_m_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_m_reg_reg_P_UNCONNECTED;
  wire [7:0]NLW_m_reg_reg_XOROUT_UNCONNECTED;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:14]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    m_reg_reg
       (.A({Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_m_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_m_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_m_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(input_r_TREADY_int_regslice),
        .CEA2(CEP),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEP),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(CEP),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_m_reg_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_m_reg_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({m_reg_reg_n_106,m_reg_reg_n_107,m_reg_reg_n_108,m_reg_reg_n_109,m_reg_reg_n_110,m_reg_reg_n_111,m_reg_reg_n_112,m_reg_reg_n_113,m_reg_reg_n_114,m_reg_reg_n_115,m_reg_reg_n_116,m_reg_reg_n_117,m_reg_reg_n_118,m_reg_reg_n_119,m_reg_reg_n_120,m_reg_reg_n_121,m_reg_reg_n_122,m_reg_reg_n_123,m_reg_reg_n_124,m_reg_reg_n_125,m_reg_reg_n_126,m_reg_reg_n_127,m_reg_reg_n_128,m_reg_reg_n_129,m_reg_reg_n_130,m_reg_reg_n_131,m_reg_reg_n_132,m_reg_reg_n_133,m_reg_reg_n_134,m_reg_reg_n_135,m_reg_reg_n_136,m_reg_reg_n_137,m_reg_reg_n_138,m_reg_reg_n_139,m_reg_reg_n_140,m_reg_reg_n_141,m_reg_reg_n_142,m_reg_reg_n_143,m_reg_reg_n_144,m_reg_reg_n_145,m_reg_reg_n_146,m_reg_reg_n_147,m_reg_reg_n_148,m_reg_reg_n_149,m_reg_reg_n_150,m_reg_reg_n_151,m_reg_reg_n_152,m_reg_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_m_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_m_reg_reg_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(input_r_TREADY_int_regslice),
        .CEA2(input_r_TREADY_int_regslice),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(DSP_ALU_INST_0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(DSP_OUTPUT_INST),
        .CEP(CEP),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:14],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({m_reg_reg_n_106,m_reg_reg_n_107,m_reg_reg_n_108,m_reg_reg_n_109,m_reg_reg_n_110,m_reg_reg_n_111,m_reg_reg_n_112,m_reg_reg_n_113,m_reg_reg_n_114,m_reg_reg_n_115,m_reg_reg_n_116,m_reg_reg_n_117,m_reg_reg_n_118,m_reg_reg_n_119,m_reg_reg_n_120,m_reg_reg_n_121,m_reg_reg_n_122,m_reg_reg_n_123,m_reg_reg_n_124,m_reg_reg_n_125,m_reg_reg_n_126,m_reg_reg_n_127,m_reg_reg_n_128,m_reg_reg_n_129,m_reg_reg_n_130,m_reg_reg_n_131,m_reg_reg_n_132,m_reg_reg_n_133,m_reg_reg_n_134,m_reg_reg_n_135,m_reg_reg_n_136,m_reg_reg_n_137,m_reg_reg_n_138,m_reg_reg_n_139,m_reg_reg_n_140,m_reg_reg_n_141,m_reg_reg_n_142,m_reg_reg_n_143,m_reg_reg_n_144,m_reg_reg_n_145,m_reg_reg_n_146,m_reg_reg_n_147,m_reg_reg_n_148,m_reg_reg_n_149,m_reg_reg_n_150,m_reg_reg_n_151,m_reg_reg_n_152,m_reg_reg_n_153}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(RSTB),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "fir_stream_mac_muladd_8s_8s_14s_14_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_muladd_8s_8s_14s_14_4_1_DSP48_0_43
   (P,
    input_r_TREADY_int_regslice,
    CEP,
    ap_clk,
    DSP_ALU_INST,
    Q,
    DSP_ALU_INST_0,
    DSP_OUTPUT_INST,
    RSTB,
    DSP_ALU_INST_1,
    DSP_ALU_INST_2);
  output [13:0]P;
  input input_r_TREADY_int_regslice;
  input CEP;
  input ap_clk;
  input [7:0]DSP_ALU_INST;
  input [7:0]Q;
  input [0:0]DSP_ALU_INST_0;
  input [0:0]DSP_OUTPUT_INST;
  input RSTB;
  input [7:0]DSP_ALU_INST_1;
  input [7:0]DSP_ALU_INST_2;

  wire CEP;
  wire [7:0]DSP_ALU_INST;
  wire [0:0]DSP_ALU_INST_0;
  wire [7:0]DSP_ALU_INST_1;
  wire [7:0]DSP_ALU_INST_2;
  wire [0:0]DSP_OUTPUT_INST;
  wire [13:0]P;
  wire [7:0]Q;
  wire RSTB;
  wire ap_clk;
  wire input_r_TREADY_int_regslice;
  wire m_reg_reg_n_106;
  wire m_reg_reg_n_107;
  wire m_reg_reg_n_108;
  wire m_reg_reg_n_109;
  wire m_reg_reg_n_110;
  wire m_reg_reg_n_111;
  wire m_reg_reg_n_112;
  wire m_reg_reg_n_113;
  wire m_reg_reg_n_114;
  wire m_reg_reg_n_115;
  wire m_reg_reg_n_116;
  wire m_reg_reg_n_117;
  wire m_reg_reg_n_118;
  wire m_reg_reg_n_119;
  wire m_reg_reg_n_120;
  wire m_reg_reg_n_121;
  wire m_reg_reg_n_122;
  wire m_reg_reg_n_123;
  wire m_reg_reg_n_124;
  wire m_reg_reg_n_125;
  wire m_reg_reg_n_126;
  wire m_reg_reg_n_127;
  wire m_reg_reg_n_128;
  wire m_reg_reg_n_129;
  wire m_reg_reg_n_130;
  wire m_reg_reg_n_131;
  wire m_reg_reg_n_132;
  wire m_reg_reg_n_133;
  wire m_reg_reg_n_134;
  wire m_reg_reg_n_135;
  wire m_reg_reg_n_136;
  wire m_reg_reg_n_137;
  wire m_reg_reg_n_138;
  wire m_reg_reg_n_139;
  wire m_reg_reg_n_140;
  wire m_reg_reg_n_141;
  wire m_reg_reg_n_142;
  wire m_reg_reg_n_143;
  wire m_reg_reg_n_144;
  wire m_reg_reg_n_145;
  wire m_reg_reg_n_146;
  wire m_reg_reg_n_147;
  wire m_reg_reg_n_148;
  wire m_reg_reg_n_149;
  wire m_reg_reg_n_150;
  wire m_reg_reg_n_151;
  wire m_reg_reg_n_152;
  wire m_reg_reg_n_153;
  wire NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_m_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_m_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_m_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_m_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_m_reg_reg_P_UNCONNECTED;
  wire [7:0]NLW_m_reg_reg_XOROUT_UNCONNECTED;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:14]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    m_reg_reg
       (.A({Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_m_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_m_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_m_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(input_r_TREADY_int_regslice),
        .CEA2(CEP),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEP),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(CEP),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_m_reg_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_m_reg_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({m_reg_reg_n_106,m_reg_reg_n_107,m_reg_reg_n_108,m_reg_reg_n_109,m_reg_reg_n_110,m_reg_reg_n_111,m_reg_reg_n_112,m_reg_reg_n_113,m_reg_reg_n_114,m_reg_reg_n_115,m_reg_reg_n_116,m_reg_reg_n_117,m_reg_reg_n_118,m_reg_reg_n_119,m_reg_reg_n_120,m_reg_reg_n_121,m_reg_reg_n_122,m_reg_reg_n_123,m_reg_reg_n_124,m_reg_reg_n_125,m_reg_reg_n_126,m_reg_reg_n_127,m_reg_reg_n_128,m_reg_reg_n_129,m_reg_reg_n_130,m_reg_reg_n_131,m_reg_reg_n_132,m_reg_reg_n_133,m_reg_reg_n_134,m_reg_reg_n_135,m_reg_reg_n_136,m_reg_reg_n_137,m_reg_reg_n_138,m_reg_reg_n_139,m_reg_reg_n_140,m_reg_reg_n_141,m_reg_reg_n_142,m_reg_reg_n_143,m_reg_reg_n_144,m_reg_reg_n_145,m_reg_reg_n_146,m_reg_reg_n_147,m_reg_reg_n_148,m_reg_reg_n_149,m_reg_reg_n_150,m_reg_reg_n_151,m_reg_reg_n_152,m_reg_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_m_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_m_reg_reg_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(input_r_TREADY_int_regslice),
        .CEA2(input_r_TREADY_int_regslice),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(DSP_ALU_INST_0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(DSP_OUTPUT_INST),
        .CEP(CEP),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:14],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({m_reg_reg_n_106,m_reg_reg_n_107,m_reg_reg_n_108,m_reg_reg_n_109,m_reg_reg_n_110,m_reg_reg_n_111,m_reg_reg_n_112,m_reg_reg_n_113,m_reg_reg_n_114,m_reg_reg_n_115,m_reg_reg_n_116,m_reg_reg_n_117,m_reg_reg_n_118,m_reg_reg_n_119,m_reg_reg_n_120,m_reg_reg_n_121,m_reg_reg_n_122,m_reg_reg_n_123,m_reg_reg_n_124,m_reg_reg_n_125,m_reg_reg_n_126,m_reg_reg_n_127,m_reg_reg_n_128,m_reg_reg_n_129,m_reg_reg_n_130,m_reg_reg_n_131,m_reg_reg_n_132,m_reg_reg_n_133,m_reg_reg_n_134,m_reg_reg_n_135,m_reg_reg_n_136,m_reg_reg_n_137,m_reg_reg_n_138,m_reg_reg_n_139,m_reg_reg_n_140,m_reg_reg_n_141,m_reg_reg_n_142,m_reg_reg_n_143,m_reg_reg_n_144,m_reg_reg_n_145,m_reg_reg_n_146,m_reg_reg_n_147,m_reg_reg_n_148,m_reg_reg_n_149,m_reg_reg_n_150,m_reg_reg_n_151,m_reg_reg_n_152,m_reg_reg_n_153}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(RSTB),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "fir_stream_mac_muladd_8s_8s_14s_14_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_muladd_8s_8s_14s_14_4_1_DSP48_0_44
   (P,
    S,
    input_r_TREADY_int_regslice,
    CEP,
    ap_clk,
    DSP_ALU_INST,
    Q,
    DSP_ALU_INST_0,
    DSP_OUTPUT_INST,
    RSTB,
    DSP_ALU_INST_1,
    DSP_ALU_INST_2,
    \B_V_data_1_payload_A_reg[13]_i_126 ,
    \B_V_data_1_payload_A_reg[13]_i_126_0 );
  output [12:0]P;
  output [0:0]S;
  input input_r_TREADY_int_regslice;
  input CEP;
  input ap_clk;
  input [7:0]DSP_ALU_INST;
  input [7:0]Q;
  input [0:0]DSP_ALU_INST_0;
  input [0:0]DSP_OUTPUT_INST;
  input RSTB;
  input [7:0]DSP_ALU_INST_1;
  input [7:0]DSP_ALU_INST_2;
  input [1:0]\B_V_data_1_payload_A_reg[13]_i_126 ;
  input [1:0]\B_V_data_1_payload_A_reg[13]_i_126_0 ;

  wire [1:0]\B_V_data_1_payload_A_reg[13]_i_126 ;
  wire [1:0]\B_V_data_1_payload_A_reg[13]_i_126_0 ;
  wire CEP;
  wire [7:0]DSP_ALU_INST;
  wire [0:0]DSP_ALU_INST_0;
  wire [7:0]DSP_ALU_INST_1;
  wire [7:0]DSP_ALU_INST_2;
  wire [0:0]DSP_OUTPUT_INST;
  wire [12:0]P;
  wire [7:0]Q;
  wire RSTB;
  wire [0:0]S;
  wire ap_clk;
  wire input_r_TREADY_int_regslice;
  wire m_reg_reg_n_106;
  wire m_reg_reg_n_107;
  wire m_reg_reg_n_108;
  wire m_reg_reg_n_109;
  wire m_reg_reg_n_110;
  wire m_reg_reg_n_111;
  wire m_reg_reg_n_112;
  wire m_reg_reg_n_113;
  wire m_reg_reg_n_114;
  wire m_reg_reg_n_115;
  wire m_reg_reg_n_116;
  wire m_reg_reg_n_117;
  wire m_reg_reg_n_118;
  wire m_reg_reg_n_119;
  wire m_reg_reg_n_120;
  wire m_reg_reg_n_121;
  wire m_reg_reg_n_122;
  wire m_reg_reg_n_123;
  wire m_reg_reg_n_124;
  wire m_reg_reg_n_125;
  wire m_reg_reg_n_126;
  wire m_reg_reg_n_127;
  wire m_reg_reg_n_128;
  wire m_reg_reg_n_129;
  wire m_reg_reg_n_130;
  wire m_reg_reg_n_131;
  wire m_reg_reg_n_132;
  wire m_reg_reg_n_133;
  wire m_reg_reg_n_134;
  wire m_reg_reg_n_135;
  wire m_reg_reg_n_136;
  wire m_reg_reg_n_137;
  wire m_reg_reg_n_138;
  wire m_reg_reg_n_139;
  wire m_reg_reg_n_140;
  wire m_reg_reg_n_141;
  wire m_reg_reg_n_142;
  wire m_reg_reg_n_143;
  wire m_reg_reg_n_144;
  wire m_reg_reg_n_145;
  wire m_reg_reg_n_146;
  wire m_reg_reg_n_147;
  wire m_reg_reg_n_148;
  wire m_reg_reg_n_149;
  wire m_reg_reg_n_150;
  wire m_reg_reg_n_151;
  wire m_reg_reg_n_152;
  wire m_reg_reg_n_153;
  wire p_reg_reg_n_92;
  wire NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_m_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_m_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_m_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_m_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_m_reg_reg_P_UNCONNECTED;
  wire [7:0]NLW_m_reg_reg_XOROUT_UNCONNECTED;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:14]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \B_V_data_1_payload_A[13]_i_242 
       (.I0(P[12]),
        .I1(\B_V_data_1_payload_A_reg[13]_i_126 [0]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_126_0 [0]),
        .I3(\B_V_data_1_payload_A_reg[13]_i_126 [1]),
        .I4(\B_V_data_1_payload_A_reg[13]_i_126_0 [1]),
        .I5(p_reg_reg_n_92),
        .O(S));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    m_reg_reg
       (.A({Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_m_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_m_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_m_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(input_r_TREADY_int_regslice),
        .CEA2(CEP),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEP),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(CEP),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_m_reg_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_m_reg_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({m_reg_reg_n_106,m_reg_reg_n_107,m_reg_reg_n_108,m_reg_reg_n_109,m_reg_reg_n_110,m_reg_reg_n_111,m_reg_reg_n_112,m_reg_reg_n_113,m_reg_reg_n_114,m_reg_reg_n_115,m_reg_reg_n_116,m_reg_reg_n_117,m_reg_reg_n_118,m_reg_reg_n_119,m_reg_reg_n_120,m_reg_reg_n_121,m_reg_reg_n_122,m_reg_reg_n_123,m_reg_reg_n_124,m_reg_reg_n_125,m_reg_reg_n_126,m_reg_reg_n_127,m_reg_reg_n_128,m_reg_reg_n_129,m_reg_reg_n_130,m_reg_reg_n_131,m_reg_reg_n_132,m_reg_reg_n_133,m_reg_reg_n_134,m_reg_reg_n_135,m_reg_reg_n_136,m_reg_reg_n_137,m_reg_reg_n_138,m_reg_reg_n_139,m_reg_reg_n_140,m_reg_reg_n_141,m_reg_reg_n_142,m_reg_reg_n_143,m_reg_reg_n_144,m_reg_reg_n_145,m_reg_reg_n_146,m_reg_reg_n_147,m_reg_reg_n_148,m_reg_reg_n_149,m_reg_reg_n_150,m_reg_reg_n_151,m_reg_reg_n_152,m_reg_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_m_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_m_reg_reg_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(input_r_TREADY_int_regslice),
        .CEA2(input_r_TREADY_int_regslice),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(DSP_ALU_INST_0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(DSP_OUTPUT_INST),
        .CEP(CEP),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:14],p_reg_reg_n_92,P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({m_reg_reg_n_106,m_reg_reg_n_107,m_reg_reg_n_108,m_reg_reg_n_109,m_reg_reg_n_110,m_reg_reg_n_111,m_reg_reg_n_112,m_reg_reg_n_113,m_reg_reg_n_114,m_reg_reg_n_115,m_reg_reg_n_116,m_reg_reg_n_117,m_reg_reg_n_118,m_reg_reg_n_119,m_reg_reg_n_120,m_reg_reg_n_121,m_reg_reg_n_122,m_reg_reg_n_123,m_reg_reg_n_124,m_reg_reg_n_125,m_reg_reg_n_126,m_reg_reg_n_127,m_reg_reg_n_128,m_reg_reg_n_129,m_reg_reg_n_130,m_reg_reg_n_131,m_reg_reg_n_132,m_reg_reg_n_133,m_reg_reg_n_134,m_reg_reg_n_135,m_reg_reg_n_136,m_reg_reg_n_137,m_reg_reg_n_138,m_reg_reg_n_139,m_reg_reg_n_140,m_reg_reg_n_141,m_reg_reg_n_142,m_reg_reg_n_143,m_reg_reg_n_144,m_reg_reg_n_145,m_reg_reg_n_146,m_reg_reg_n_147,m_reg_reg_n_148,m_reg_reg_n_149,m_reg_reg_n_150,m_reg_reg_n_151,m_reg_reg_n_152,m_reg_reg_n_153}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(RSTB),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "fir_stream_mac_muladd_8s_8s_14s_14_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_muladd_8s_8s_14s_14_4_1_DSP48_0_45
   (P,
    O,
    \B_V_data_1_payload_A[13]_i_258_0 ,
    input_r_TREADY_int_regslice,
    CEP,
    ap_clk,
    DSP_ALU_INST,
    Q,
    DSP_ALU_INST_0,
    DSP_OUTPUT_INST,
    RSTB,
    DSP_ALU_INST_1,
    DSP_ALU_INST_2,
    S,
    \B_V_data_1_payload_A_reg[13]_i_127_0 ,
    \B_V_data_1_payload_A_reg[13]_i_127_1 );
  output [1:0]P;
  output [7:0]O;
  output [5:0]\B_V_data_1_payload_A[13]_i_258_0 ;
  input input_r_TREADY_int_regslice;
  input CEP;
  input ap_clk;
  input [7:0]DSP_ALU_INST;
  input [7:0]Q;
  input [0:0]DSP_ALU_INST_0;
  input [0:0]DSP_OUTPUT_INST;
  input RSTB;
  input [7:0]DSP_ALU_INST_1;
  input [7:0]DSP_ALU_INST_2;
  input [0:0]S;
  input [12:0]\B_V_data_1_payload_A_reg[13]_i_127_0 ;
  input [12:0]\B_V_data_1_payload_A_reg[13]_i_127_1 ;

  wire \B_V_data_1_payload_A[13]_i_248_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_249_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_250_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_251_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_252_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_254_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_255_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_256_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_257_n_0 ;
  wire [5:0]\B_V_data_1_payload_A[13]_i_258_0 ;
  wire \B_V_data_1_payload_A[13]_i_258_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_289_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_290_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_291_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_292_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_293_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_294_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_295_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_296_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_297_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_298_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_299_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_300_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_301_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_302_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_303_n_0 ;
  wire [12:0]\B_V_data_1_payload_A_reg[13]_i_127_0 ;
  wire [12:0]\B_V_data_1_payload_A_reg[13]_i_127_1 ;
  wire \B_V_data_1_payload_A_reg[13]_i_127_n_3 ;
  wire \B_V_data_1_payload_A_reg[13]_i_127_n_4 ;
  wire \B_V_data_1_payload_A_reg[13]_i_127_n_5 ;
  wire \B_V_data_1_payload_A_reg[13]_i_127_n_6 ;
  wire \B_V_data_1_payload_A_reg[13]_i_127_n_7 ;
  wire \B_V_data_1_payload_A_reg[13]_i_130_n_0 ;
  wire \B_V_data_1_payload_A_reg[13]_i_130_n_1 ;
  wire \B_V_data_1_payload_A_reg[13]_i_130_n_2 ;
  wire \B_V_data_1_payload_A_reg[13]_i_130_n_3 ;
  wire \B_V_data_1_payload_A_reg[13]_i_130_n_4 ;
  wire \B_V_data_1_payload_A_reg[13]_i_130_n_5 ;
  wire \B_V_data_1_payload_A_reg[13]_i_130_n_6 ;
  wire \B_V_data_1_payload_A_reg[13]_i_130_n_7 ;
  wire CEP;
  wire [7:0]DSP_ALU_INST;
  wire [0:0]DSP_ALU_INST_0;
  wire [7:0]DSP_ALU_INST_1;
  wire [7:0]DSP_ALU_INST_2;
  wire [0:0]DSP_OUTPUT_INST;
  wire [7:0]O;
  wire [1:0]P;
  wire [7:0]Q;
  wire RSTB;
  wire [0:0]S;
  wire ap_clk;
  wire input_r_TREADY_int_regslice;
  wire m_reg_reg_n_106;
  wire m_reg_reg_n_107;
  wire m_reg_reg_n_108;
  wire m_reg_reg_n_109;
  wire m_reg_reg_n_110;
  wire m_reg_reg_n_111;
  wire m_reg_reg_n_112;
  wire m_reg_reg_n_113;
  wire m_reg_reg_n_114;
  wire m_reg_reg_n_115;
  wire m_reg_reg_n_116;
  wire m_reg_reg_n_117;
  wire m_reg_reg_n_118;
  wire m_reg_reg_n_119;
  wire m_reg_reg_n_120;
  wire m_reg_reg_n_121;
  wire m_reg_reg_n_122;
  wire m_reg_reg_n_123;
  wire m_reg_reg_n_124;
  wire m_reg_reg_n_125;
  wire m_reg_reg_n_126;
  wire m_reg_reg_n_127;
  wire m_reg_reg_n_128;
  wire m_reg_reg_n_129;
  wire m_reg_reg_n_130;
  wire m_reg_reg_n_131;
  wire m_reg_reg_n_132;
  wire m_reg_reg_n_133;
  wire m_reg_reg_n_134;
  wire m_reg_reg_n_135;
  wire m_reg_reg_n_136;
  wire m_reg_reg_n_137;
  wire m_reg_reg_n_138;
  wire m_reg_reg_n_139;
  wire m_reg_reg_n_140;
  wire m_reg_reg_n_141;
  wire m_reg_reg_n_142;
  wire m_reg_reg_n_143;
  wire m_reg_reg_n_144;
  wire m_reg_reg_n_145;
  wire m_reg_reg_n_146;
  wire m_reg_reg_n_147;
  wire m_reg_reg_n_148;
  wire m_reg_reg_n_149;
  wire m_reg_reg_n_150;
  wire m_reg_reg_n_151;
  wire m_reg_reg_n_152;
  wire m_reg_reg_n_153;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_94;
  wire p_reg_reg_n_95;
  wire p_reg_reg_n_96;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_98;
  wire p_reg_reg_n_99;
  wire [7:5]\NLW_B_V_data_1_payload_A_reg[13]_i_127_CO_UNCONNECTED ;
  wire [7:6]\NLW_B_V_data_1_payload_A_reg[13]_i_127_O_UNCONNECTED ;
  wire NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_m_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_m_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_m_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_m_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_m_reg_reg_P_UNCONNECTED;
  wire [7:0]NLW_m_reg_reg_XOROUT_UNCONNECTED;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:14]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  (* HLUTNM = "lutpair56" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \B_V_data_1_payload_A[13]_i_248 
       (.I0(p_reg_reg_n_94),
        .I1(\B_V_data_1_payload_A_reg[13]_i_127_0 [11]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_127_1 [11]),
        .O(\B_V_data_1_payload_A[13]_i_248_n_0 ));
  (* HLUTNM = "lutpair55" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \B_V_data_1_payload_A[13]_i_249 
       (.I0(p_reg_reg_n_95),
        .I1(\B_V_data_1_payload_A_reg[13]_i_127_0 [10]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_127_1 [10]),
        .O(\B_V_data_1_payload_A[13]_i_249_n_0 ));
  (* HLUTNM = "lutpair54" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \B_V_data_1_payload_A[13]_i_250 
       (.I0(p_reg_reg_n_96),
        .I1(\B_V_data_1_payload_A_reg[13]_i_127_0 [9]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_127_1 [9]),
        .O(\B_V_data_1_payload_A[13]_i_250_n_0 ));
  (* HLUTNM = "lutpair53" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \B_V_data_1_payload_A[13]_i_251 
       (.I0(p_reg_reg_n_97),
        .I1(\B_V_data_1_payload_A_reg[13]_i_127_0 [8]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_127_1 [8]),
        .O(\B_V_data_1_payload_A[13]_i_251_n_0 ));
  (* HLUTNM = "lutpair52" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \B_V_data_1_payload_A[13]_i_252 
       (.I0(p_reg_reg_n_98),
        .I1(\B_V_data_1_payload_A_reg[13]_i_127_0 [7]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_127_1 [7]),
        .O(\B_V_data_1_payload_A[13]_i_252_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \B_V_data_1_payload_A[13]_i_254 
       (.I0(\B_V_data_1_payload_A[13]_i_248_n_0 ),
        .I1(\B_V_data_1_payload_A_reg[13]_i_127_0 [12]),
        .I2(P[0]),
        .I3(\B_V_data_1_payload_A_reg[13]_i_127_1 [12]),
        .O(\B_V_data_1_payload_A[13]_i_254_n_0 ));
  (* HLUTNM = "lutpair56" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \B_V_data_1_payload_A[13]_i_255 
       (.I0(p_reg_reg_n_94),
        .I1(\B_V_data_1_payload_A_reg[13]_i_127_0 [11]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_127_1 [11]),
        .I3(\B_V_data_1_payload_A[13]_i_249_n_0 ),
        .O(\B_V_data_1_payload_A[13]_i_255_n_0 ));
  (* HLUTNM = "lutpair55" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \B_V_data_1_payload_A[13]_i_256 
       (.I0(p_reg_reg_n_95),
        .I1(\B_V_data_1_payload_A_reg[13]_i_127_0 [10]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_127_1 [10]),
        .I3(\B_V_data_1_payload_A[13]_i_250_n_0 ),
        .O(\B_V_data_1_payload_A[13]_i_256_n_0 ));
  (* HLUTNM = "lutpair54" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \B_V_data_1_payload_A[13]_i_257 
       (.I0(p_reg_reg_n_96),
        .I1(\B_V_data_1_payload_A_reg[13]_i_127_0 [9]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_127_1 [9]),
        .I3(\B_V_data_1_payload_A[13]_i_251_n_0 ),
        .O(\B_V_data_1_payload_A[13]_i_257_n_0 ));
  (* HLUTNM = "lutpair53" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \B_V_data_1_payload_A[13]_i_258 
       (.I0(p_reg_reg_n_97),
        .I1(\B_V_data_1_payload_A_reg[13]_i_127_0 [8]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_127_1 [8]),
        .I3(\B_V_data_1_payload_A[13]_i_252_n_0 ),
        .O(\B_V_data_1_payload_A[13]_i_258_n_0 ));
  (* HLUTNM = "lutpair51" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \B_V_data_1_payload_A[13]_i_289 
       (.I0(p_reg_reg_n_99),
        .I1(\B_V_data_1_payload_A_reg[13]_i_127_0 [6]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_127_1 [6]),
        .O(\B_V_data_1_payload_A[13]_i_289_n_0 ));
  (* HLUTNM = "lutpair50" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \B_V_data_1_payload_A[13]_i_290 
       (.I0(p_reg_reg_n_100),
        .I1(\B_V_data_1_payload_A_reg[13]_i_127_0 [5]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_127_1 [5]),
        .O(\B_V_data_1_payload_A[13]_i_290_n_0 ));
  (* HLUTNM = "lutpair49" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \B_V_data_1_payload_A[13]_i_291 
       (.I0(p_reg_reg_n_101),
        .I1(\B_V_data_1_payload_A_reg[13]_i_127_0 [4]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_127_1 [4]),
        .O(\B_V_data_1_payload_A[13]_i_291_n_0 ));
  (* HLUTNM = "lutpair48" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \B_V_data_1_payload_A[13]_i_292 
       (.I0(p_reg_reg_n_102),
        .I1(\B_V_data_1_payload_A_reg[13]_i_127_0 [3]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_127_1 [3]),
        .O(\B_V_data_1_payload_A[13]_i_292_n_0 ));
  (* HLUTNM = "lutpair47" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \B_V_data_1_payload_A[13]_i_293 
       (.I0(p_reg_reg_n_103),
        .I1(\B_V_data_1_payload_A_reg[13]_i_127_0 [2]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_127_1 [2]),
        .O(\B_V_data_1_payload_A[13]_i_293_n_0 ));
  (* HLUTNM = "lutpair46" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \B_V_data_1_payload_A[13]_i_294 
       (.I0(p_reg_reg_n_104),
        .I1(\B_V_data_1_payload_A_reg[13]_i_127_0 [1]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_127_1 [1]),
        .O(\B_V_data_1_payload_A[13]_i_294_n_0 ));
  (* HLUTNM = "lutpair45" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \B_V_data_1_payload_A[13]_i_295 
       (.I0(p_reg_reg_n_105),
        .I1(\B_V_data_1_payload_A_reg[13]_i_127_0 [0]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_127_1 [0]),
        .O(\B_V_data_1_payload_A[13]_i_295_n_0 ));
  (* HLUTNM = "lutpair52" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \B_V_data_1_payload_A[13]_i_296 
       (.I0(p_reg_reg_n_98),
        .I1(\B_V_data_1_payload_A_reg[13]_i_127_0 [7]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_127_1 [7]),
        .I3(\B_V_data_1_payload_A[13]_i_289_n_0 ),
        .O(\B_V_data_1_payload_A[13]_i_296_n_0 ));
  (* HLUTNM = "lutpair51" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \B_V_data_1_payload_A[13]_i_297 
       (.I0(p_reg_reg_n_99),
        .I1(\B_V_data_1_payload_A_reg[13]_i_127_0 [6]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_127_1 [6]),
        .I3(\B_V_data_1_payload_A[13]_i_290_n_0 ),
        .O(\B_V_data_1_payload_A[13]_i_297_n_0 ));
  (* HLUTNM = "lutpair50" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \B_V_data_1_payload_A[13]_i_298 
       (.I0(p_reg_reg_n_100),
        .I1(\B_V_data_1_payload_A_reg[13]_i_127_0 [5]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_127_1 [5]),
        .I3(\B_V_data_1_payload_A[13]_i_291_n_0 ),
        .O(\B_V_data_1_payload_A[13]_i_298_n_0 ));
  (* HLUTNM = "lutpair49" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \B_V_data_1_payload_A[13]_i_299 
       (.I0(p_reg_reg_n_101),
        .I1(\B_V_data_1_payload_A_reg[13]_i_127_0 [4]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_127_1 [4]),
        .I3(\B_V_data_1_payload_A[13]_i_292_n_0 ),
        .O(\B_V_data_1_payload_A[13]_i_299_n_0 ));
  (* HLUTNM = "lutpair48" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \B_V_data_1_payload_A[13]_i_300 
       (.I0(p_reg_reg_n_102),
        .I1(\B_V_data_1_payload_A_reg[13]_i_127_0 [3]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_127_1 [3]),
        .I3(\B_V_data_1_payload_A[13]_i_293_n_0 ),
        .O(\B_V_data_1_payload_A[13]_i_300_n_0 ));
  (* HLUTNM = "lutpair47" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \B_V_data_1_payload_A[13]_i_301 
       (.I0(p_reg_reg_n_103),
        .I1(\B_V_data_1_payload_A_reg[13]_i_127_0 [2]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_127_1 [2]),
        .I3(\B_V_data_1_payload_A[13]_i_294_n_0 ),
        .O(\B_V_data_1_payload_A[13]_i_301_n_0 ));
  (* HLUTNM = "lutpair46" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \B_V_data_1_payload_A[13]_i_302 
       (.I0(p_reg_reg_n_104),
        .I1(\B_V_data_1_payload_A_reg[13]_i_127_0 [1]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_127_1 [1]),
        .I3(\B_V_data_1_payload_A[13]_i_295_n_0 ),
        .O(\B_V_data_1_payload_A[13]_i_302_n_0 ));
  (* HLUTNM = "lutpair45" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \B_V_data_1_payload_A[13]_i_303 
       (.I0(p_reg_reg_n_105),
        .I1(\B_V_data_1_payload_A_reg[13]_i_127_0 [0]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_127_1 [0]),
        .O(\B_V_data_1_payload_A[13]_i_303_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \B_V_data_1_payload_A_reg[13]_i_127 
       (.CI(\B_V_data_1_payload_A_reg[13]_i_130_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_B_V_data_1_payload_A_reg[13]_i_127_CO_UNCONNECTED [7:5],\B_V_data_1_payload_A_reg[13]_i_127_n_3 ,\B_V_data_1_payload_A_reg[13]_i_127_n_4 ,\B_V_data_1_payload_A_reg[13]_i_127_n_5 ,\B_V_data_1_payload_A_reg[13]_i_127_n_6 ,\B_V_data_1_payload_A_reg[13]_i_127_n_7 }),
        .DI({1'b0,1'b0,1'b0,\B_V_data_1_payload_A[13]_i_248_n_0 ,\B_V_data_1_payload_A[13]_i_249_n_0 ,\B_V_data_1_payload_A[13]_i_250_n_0 ,\B_V_data_1_payload_A[13]_i_251_n_0 ,\B_V_data_1_payload_A[13]_i_252_n_0 }),
        .O({\NLW_B_V_data_1_payload_A_reg[13]_i_127_O_UNCONNECTED [7:6],\B_V_data_1_payload_A[13]_i_258_0 }),
        .S({1'b0,1'b0,S,\B_V_data_1_payload_A[13]_i_254_n_0 ,\B_V_data_1_payload_A[13]_i_255_n_0 ,\B_V_data_1_payload_A[13]_i_256_n_0 ,\B_V_data_1_payload_A[13]_i_257_n_0 ,\B_V_data_1_payload_A[13]_i_258_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \B_V_data_1_payload_A_reg[13]_i_130 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\B_V_data_1_payload_A_reg[13]_i_130_n_0 ,\B_V_data_1_payload_A_reg[13]_i_130_n_1 ,\B_V_data_1_payload_A_reg[13]_i_130_n_2 ,\B_V_data_1_payload_A_reg[13]_i_130_n_3 ,\B_V_data_1_payload_A_reg[13]_i_130_n_4 ,\B_V_data_1_payload_A_reg[13]_i_130_n_5 ,\B_V_data_1_payload_A_reg[13]_i_130_n_6 ,\B_V_data_1_payload_A_reg[13]_i_130_n_7 }),
        .DI({\B_V_data_1_payload_A[13]_i_289_n_0 ,\B_V_data_1_payload_A[13]_i_290_n_0 ,\B_V_data_1_payload_A[13]_i_291_n_0 ,\B_V_data_1_payload_A[13]_i_292_n_0 ,\B_V_data_1_payload_A[13]_i_293_n_0 ,\B_V_data_1_payload_A[13]_i_294_n_0 ,\B_V_data_1_payload_A[13]_i_295_n_0 ,1'b0}),
        .O(O),
        .S({\B_V_data_1_payload_A[13]_i_296_n_0 ,\B_V_data_1_payload_A[13]_i_297_n_0 ,\B_V_data_1_payload_A[13]_i_298_n_0 ,\B_V_data_1_payload_A[13]_i_299_n_0 ,\B_V_data_1_payload_A[13]_i_300_n_0 ,\B_V_data_1_payload_A[13]_i_301_n_0 ,\B_V_data_1_payload_A[13]_i_302_n_0 ,\B_V_data_1_payload_A[13]_i_303_n_0 }));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    m_reg_reg
       (.A({Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_m_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_m_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_m_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(input_r_TREADY_int_regslice),
        .CEA2(CEP),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEP),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(CEP),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_m_reg_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_m_reg_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({m_reg_reg_n_106,m_reg_reg_n_107,m_reg_reg_n_108,m_reg_reg_n_109,m_reg_reg_n_110,m_reg_reg_n_111,m_reg_reg_n_112,m_reg_reg_n_113,m_reg_reg_n_114,m_reg_reg_n_115,m_reg_reg_n_116,m_reg_reg_n_117,m_reg_reg_n_118,m_reg_reg_n_119,m_reg_reg_n_120,m_reg_reg_n_121,m_reg_reg_n_122,m_reg_reg_n_123,m_reg_reg_n_124,m_reg_reg_n_125,m_reg_reg_n_126,m_reg_reg_n_127,m_reg_reg_n_128,m_reg_reg_n_129,m_reg_reg_n_130,m_reg_reg_n_131,m_reg_reg_n_132,m_reg_reg_n_133,m_reg_reg_n_134,m_reg_reg_n_135,m_reg_reg_n_136,m_reg_reg_n_137,m_reg_reg_n_138,m_reg_reg_n_139,m_reg_reg_n_140,m_reg_reg_n_141,m_reg_reg_n_142,m_reg_reg_n_143,m_reg_reg_n_144,m_reg_reg_n_145,m_reg_reg_n_146,m_reg_reg_n_147,m_reg_reg_n_148,m_reg_reg_n_149,m_reg_reg_n_150,m_reg_reg_n_151,m_reg_reg_n_152,m_reg_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_m_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_m_reg_reg_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(input_r_TREADY_int_regslice),
        .CEA2(input_r_TREADY_int_regslice),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(DSP_ALU_INST_0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(DSP_OUTPUT_INST),
        .CEP(CEP),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:14],P,p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({m_reg_reg_n_106,m_reg_reg_n_107,m_reg_reg_n_108,m_reg_reg_n_109,m_reg_reg_n_110,m_reg_reg_n_111,m_reg_reg_n_112,m_reg_reg_n_113,m_reg_reg_n_114,m_reg_reg_n_115,m_reg_reg_n_116,m_reg_reg_n_117,m_reg_reg_n_118,m_reg_reg_n_119,m_reg_reg_n_120,m_reg_reg_n_121,m_reg_reg_n_122,m_reg_reg_n_123,m_reg_reg_n_124,m_reg_reg_n_125,m_reg_reg_n_126,m_reg_reg_n_127,m_reg_reg_n_128,m_reg_reg_n_129,m_reg_reg_n_130,m_reg_reg_n_131,m_reg_reg_n_132,m_reg_reg_n_133,m_reg_reg_n_134,m_reg_reg_n_135,m_reg_reg_n_136,m_reg_reg_n_137,m_reg_reg_n_138,m_reg_reg_n_139,m_reg_reg_n_140,m_reg_reg_n_141,m_reg_reg_n_142,m_reg_reg_n_143,m_reg_reg_n_144,m_reg_reg_n_145,m_reg_reg_n_146,m_reg_reg_n_147,m_reg_reg_n_148,m_reg_reg_n_149,m_reg_reg_n_150,m_reg_reg_n_151,m_reg_reg_n_152,m_reg_reg_n_153}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(RSTB),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "fir_stream_mac_muladd_8s_8s_14s_14_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_muladd_8s_8s_14s_14_4_1_DSP48_0_46
   (P,
    input_r_TREADY_int_regslice,
    CEP,
    ap_clk,
    DSP_ALU_INST,
    Q,
    DSP_ALU_INST_0,
    DSP_OUTPUT_INST,
    RSTB,
    DSP_ALU_INST_1,
    DSP_ALU_INST_2);
  output [13:0]P;
  input input_r_TREADY_int_regslice;
  input CEP;
  input ap_clk;
  input [7:0]DSP_ALU_INST;
  input [7:0]Q;
  input [0:0]DSP_ALU_INST_0;
  input [0:0]DSP_OUTPUT_INST;
  input RSTB;
  input [7:0]DSP_ALU_INST_1;
  input [7:0]DSP_ALU_INST_2;

  wire CEP;
  wire [7:0]DSP_ALU_INST;
  wire [0:0]DSP_ALU_INST_0;
  wire [7:0]DSP_ALU_INST_1;
  wire [7:0]DSP_ALU_INST_2;
  wire [0:0]DSP_OUTPUT_INST;
  wire [13:0]P;
  wire [7:0]Q;
  wire RSTB;
  wire ap_clk;
  wire input_r_TREADY_int_regslice;
  wire m_reg_reg_n_106;
  wire m_reg_reg_n_107;
  wire m_reg_reg_n_108;
  wire m_reg_reg_n_109;
  wire m_reg_reg_n_110;
  wire m_reg_reg_n_111;
  wire m_reg_reg_n_112;
  wire m_reg_reg_n_113;
  wire m_reg_reg_n_114;
  wire m_reg_reg_n_115;
  wire m_reg_reg_n_116;
  wire m_reg_reg_n_117;
  wire m_reg_reg_n_118;
  wire m_reg_reg_n_119;
  wire m_reg_reg_n_120;
  wire m_reg_reg_n_121;
  wire m_reg_reg_n_122;
  wire m_reg_reg_n_123;
  wire m_reg_reg_n_124;
  wire m_reg_reg_n_125;
  wire m_reg_reg_n_126;
  wire m_reg_reg_n_127;
  wire m_reg_reg_n_128;
  wire m_reg_reg_n_129;
  wire m_reg_reg_n_130;
  wire m_reg_reg_n_131;
  wire m_reg_reg_n_132;
  wire m_reg_reg_n_133;
  wire m_reg_reg_n_134;
  wire m_reg_reg_n_135;
  wire m_reg_reg_n_136;
  wire m_reg_reg_n_137;
  wire m_reg_reg_n_138;
  wire m_reg_reg_n_139;
  wire m_reg_reg_n_140;
  wire m_reg_reg_n_141;
  wire m_reg_reg_n_142;
  wire m_reg_reg_n_143;
  wire m_reg_reg_n_144;
  wire m_reg_reg_n_145;
  wire m_reg_reg_n_146;
  wire m_reg_reg_n_147;
  wire m_reg_reg_n_148;
  wire m_reg_reg_n_149;
  wire m_reg_reg_n_150;
  wire m_reg_reg_n_151;
  wire m_reg_reg_n_152;
  wire m_reg_reg_n_153;
  wire NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_m_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_m_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_m_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_m_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_m_reg_reg_P_UNCONNECTED;
  wire [7:0]NLW_m_reg_reg_XOROUT_UNCONNECTED;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:14]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    m_reg_reg
       (.A({Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_m_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_m_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_m_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(input_r_TREADY_int_regslice),
        .CEA2(CEP),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEP),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(CEP),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_m_reg_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_m_reg_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({m_reg_reg_n_106,m_reg_reg_n_107,m_reg_reg_n_108,m_reg_reg_n_109,m_reg_reg_n_110,m_reg_reg_n_111,m_reg_reg_n_112,m_reg_reg_n_113,m_reg_reg_n_114,m_reg_reg_n_115,m_reg_reg_n_116,m_reg_reg_n_117,m_reg_reg_n_118,m_reg_reg_n_119,m_reg_reg_n_120,m_reg_reg_n_121,m_reg_reg_n_122,m_reg_reg_n_123,m_reg_reg_n_124,m_reg_reg_n_125,m_reg_reg_n_126,m_reg_reg_n_127,m_reg_reg_n_128,m_reg_reg_n_129,m_reg_reg_n_130,m_reg_reg_n_131,m_reg_reg_n_132,m_reg_reg_n_133,m_reg_reg_n_134,m_reg_reg_n_135,m_reg_reg_n_136,m_reg_reg_n_137,m_reg_reg_n_138,m_reg_reg_n_139,m_reg_reg_n_140,m_reg_reg_n_141,m_reg_reg_n_142,m_reg_reg_n_143,m_reg_reg_n_144,m_reg_reg_n_145,m_reg_reg_n_146,m_reg_reg_n_147,m_reg_reg_n_148,m_reg_reg_n_149,m_reg_reg_n_150,m_reg_reg_n_151,m_reg_reg_n_152,m_reg_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_m_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_m_reg_reg_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(input_r_TREADY_int_regslice),
        .CEA2(input_r_TREADY_int_regslice),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(DSP_ALU_INST_0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(DSP_OUTPUT_INST),
        .CEP(CEP),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:14],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({m_reg_reg_n_106,m_reg_reg_n_107,m_reg_reg_n_108,m_reg_reg_n_109,m_reg_reg_n_110,m_reg_reg_n_111,m_reg_reg_n_112,m_reg_reg_n_113,m_reg_reg_n_114,m_reg_reg_n_115,m_reg_reg_n_116,m_reg_reg_n_117,m_reg_reg_n_118,m_reg_reg_n_119,m_reg_reg_n_120,m_reg_reg_n_121,m_reg_reg_n_122,m_reg_reg_n_123,m_reg_reg_n_124,m_reg_reg_n_125,m_reg_reg_n_126,m_reg_reg_n_127,m_reg_reg_n_128,m_reg_reg_n_129,m_reg_reg_n_130,m_reg_reg_n_131,m_reg_reg_n_132,m_reg_reg_n_133,m_reg_reg_n_134,m_reg_reg_n_135,m_reg_reg_n_136,m_reg_reg_n_137,m_reg_reg_n_138,m_reg_reg_n_139,m_reg_reg_n_140,m_reg_reg_n_141,m_reg_reg_n_142,m_reg_reg_n_143,m_reg_reg_n_144,m_reg_reg_n_145,m_reg_reg_n_146,m_reg_reg_n_147,m_reg_reg_n_148,m_reg_reg_n_149,m_reg_reg_n_150,m_reg_reg_n_151,m_reg_reg_n_152,m_reg_reg_n_153}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(RSTB),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "fir_stream_mac_muladd_8s_8s_14s_14_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_muladd_8s_8s_14s_14_4_1_DSP48_0_47
   (P,
    input_r_TREADY_int_regslice,
    CEP,
    ap_clk,
    DSP_ALU_INST,
    Q,
    DSP_ALU_INST_0,
    DSP_OUTPUT_INST,
    RSTB,
    DSP_ALU_INST_1,
    DSP_ALU_INST_2);
  output [13:0]P;
  input input_r_TREADY_int_regslice;
  input CEP;
  input ap_clk;
  input [7:0]DSP_ALU_INST;
  input [7:0]Q;
  input [0:0]DSP_ALU_INST_0;
  input [0:0]DSP_OUTPUT_INST;
  input RSTB;
  input [7:0]DSP_ALU_INST_1;
  input [7:0]DSP_ALU_INST_2;

  wire CEP;
  wire [7:0]DSP_ALU_INST;
  wire [0:0]DSP_ALU_INST_0;
  wire [7:0]DSP_ALU_INST_1;
  wire [7:0]DSP_ALU_INST_2;
  wire [0:0]DSP_OUTPUT_INST;
  wire [13:0]P;
  wire [7:0]Q;
  wire RSTB;
  wire ap_clk;
  wire input_r_TREADY_int_regslice;
  wire m_reg_reg_n_106;
  wire m_reg_reg_n_107;
  wire m_reg_reg_n_108;
  wire m_reg_reg_n_109;
  wire m_reg_reg_n_110;
  wire m_reg_reg_n_111;
  wire m_reg_reg_n_112;
  wire m_reg_reg_n_113;
  wire m_reg_reg_n_114;
  wire m_reg_reg_n_115;
  wire m_reg_reg_n_116;
  wire m_reg_reg_n_117;
  wire m_reg_reg_n_118;
  wire m_reg_reg_n_119;
  wire m_reg_reg_n_120;
  wire m_reg_reg_n_121;
  wire m_reg_reg_n_122;
  wire m_reg_reg_n_123;
  wire m_reg_reg_n_124;
  wire m_reg_reg_n_125;
  wire m_reg_reg_n_126;
  wire m_reg_reg_n_127;
  wire m_reg_reg_n_128;
  wire m_reg_reg_n_129;
  wire m_reg_reg_n_130;
  wire m_reg_reg_n_131;
  wire m_reg_reg_n_132;
  wire m_reg_reg_n_133;
  wire m_reg_reg_n_134;
  wire m_reg_reg_n_135;
  wire m_reg_reg_n_136;
  wire m_reg_reg_n_137;
  wire m_reg_reg_n_138;
  wire m_reg_reg_n_139;
  wire m_reg_reg_n_140;
  wire m_reg_reg_n_141;
  wire m_reg_reg_n_142;
  wire m_reg_reg_n_143;
  wire m_reg_reg_n_144;
  wire m_reg_reg_n_145;
  wire m_reg_reg_n_146;
  wire m_reg_reg_n_147;
  wire m_reg_reg_n_148;
  wire m_reg_reg_n_149;
  wire m_reg_reg_n_150;
  wire m_reg_reg_n_151;
  wire m_reg_reg_n_152;
  wire m_reg_reg_n_153;
  wire NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_m_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_m_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_m_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_m_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_m_reg_reg_P_UNCONNECTED;
  wire [7:0]NLW_m_reg_reg_XOROUT_UNCONNECTED;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:14]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    m_reg_reg
       (.A({Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_m_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_m_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_m_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(input_r_TREADY_int_regslice),
        .CEA2(CEP),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEP),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(CEP),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_m_reg_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_m_reg_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({m_reg_reg_n_106,m_reg_reg_n_107,m_reg_reg_n_108,m_reg_reg_n_109,m_reg_reg_n_110,m_reg_reg_n_111,m_reg_reg_n_112,m_reg_reg_n_113,m_reg_reg_n_114,m_reg_reg_n_115,m_reg_reg_n_116,m_reg_reg_n_117,m_reg_reg_n_118,m_reg_reg_n_119,m_reg_reg_n_120,m_reg_reg_n_121,m_reg_reg_n_122,m_reg_reg_n_123,m_reg_reg_n_124,m_reg_reg_n_125,m_reg_reg_n_126,m_reg_reg_n_127,m_reg_reg_n_128,m_reg_reg_n_129,m_reg_reg_n_130,m_reg_reg_n_131,m_reg_reg_n_132,m_reg_reg_n_133,m_reg_reg_n_134,m_reg_reg_n_135,m_reg_reg_n_136,m_reg_reg_n_137,m_reg_reg_n_138,m_reg_reg_n_139,m_reg_reg_n_140,m_reg_reg_n_141,m_reg_reg_n_142,m_reg_reg_n_143,m_reg_reg_n_144,m_reg_reg_n_145,m_reg_reg_n_146,m_reg_reg_n_147,m_reg_reg_n_148,m_reg_reg_n_149,m_reg_reg_n_150,m_reg_reg_n_151,m_reg_reg_n_152,m_reg_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_m_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_m_reg_reg_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(input_r_TREADY_int_regslice),
        .CEA2(input_r_TREADY_int_regslice),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(DSP_ALU_INST_0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(DSP_OUTPUT_INST),
        .CEP(CEP),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:14],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({m_reg_reg_n_106,m_reg_reg_n_107,m_reg_reg_n_108,m_reg_reg_n_109,m_reg_reg_n_110,m_reg_reg_n_111,m_reg_reg_n_112,m_reg_reg_n_113,m_reg_reg_n_114,m_reg_reg_n_115,m_reg_reg_n_116,m_reg_reg_n_117,m_reg_reg_n_118,m_reg_reg_n_119,m_reg_reg_n_120,m_reg_reg_n_121,m_reg_reg_n_122,m_reg_reg_n_123,m_reg_reg_n_124,m_reg_reg_n_125,m_reg_reg_n_126,m_reg_reg_n_127,m_reg_reg_n_128,m_reg_reg_n_129,m_reg_reg_n_130,m_reg_reg_n_131,m_reg_reg_n_132,m_reg_reg_n_133,m_reg_reg_n_134,m_reg_reg_n_135,m_reg_reg_n_136,m_reg_reg_n_137,m_reg_reg_n_138,m_reg_reg_n_139,m_reg_reg_n_140,m_reg_reg_n_141,m_reg_reg_n_142,m_reg_reg_n_143,m_reg_reg_n_144,m_reg_reg_n_145,m_reg_reg_n_146,m_reg_reg_n_147,m_reg_reg_n_148,m_reg_reg_n_149,m_reg_reg_n_150,m_reg_reg_n_151,m_reg_reg_n_152,m_reg_reg_n_153}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(RSTB),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "fir_stream_mac_muladd_8s_8s_14s_14_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_muladd_8s_8s_14s_14_4_1_DSP48_0_48
   (P,
    O,
    \B_V_data_1_payload_A[13]_i_236_0 ,
    input_r_TREADY_int_regslice,
    CEP,
    ap_clk,
    DSP_ALU_INST,
    Q,
    DSP_ALU_INST_0,
    DSP_OUTPUT_INST,
    RSTB,
    DSP_ALU_INST_1,
    DSP_ALU_INST_2,
    S,
    \B_V_data_1_payload_A_reg[13]_i_125_0 ,
    \B_V_data_1_payload_A_reg[13]_i_125_1 );
  output [1:0]P;
  output [7:0]O;
  output [5:0]\B_V_data_1_payload_A[13]_i_236_0 ;
  input input_r_TREADY_int_regslice;
  input CEP;
  input ap_clk;
  input [7:0]DSP_ALU_INST;
  input [7:0]Q;
  input [0:0]DSP_ALU_INST_0;
  input [0:0]DSP_OUTPUT_INST;
  input RSTB;
  input [7:0]DSP_ALU_INST_1;
  input [7:0]DSP_ALU_INST_2;
  input [0:0]S;
  input [12:0]\B_V_data_1_payload_A_reg[13]_i_125_0 ;
  input [12:0]\B_V_data_1_payload_A_reg[13]_i_125_1 ;

  wire \B_V_data_1_payload_A[13]_i_226_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_227_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_228_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_229_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_230_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_232_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_233_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_234_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_235_n_0 ;
  wire [5:0]\B_V_data_1_payload_A[13]_i_236_0 ;
  wire \B_V_data_1_payload_A[13]_i_236_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_259_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_260_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_261_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_262_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_263_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_264_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_265_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_266_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_267_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_268_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_269_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_270_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_271_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_272_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_273_n_0 ;
  wire [12:0]\B_V_data_1_payload_A_reg[13]_i_125_0 ;
  wire [12:0]\B_V_data_1_payload_A_reg[13]_i_125_1 ;
  wire \B_V_data_1_payload_A_reg[13]_i_125_n_3 ;
  wire \B_V_data_1_payload_A_reg[13]_i_125_n_4 ;
  wire \B_V_data_1_payload_A_reg[13]_i_125_n_5 ;
  wire \B_V_data_1_payload_A_reg[13]_i_125_n_6 ;
  wire \B_V_data_1_payload_A_reg[13]_i_125_n_7 ;
  wire \B_V_data_1_payload_A_reg[13]_i_128_n_0 ;
  wire \B_V_data_1_payload_A_reg[13]_i_128_n_1 ;
  wire \B_V_data_1_payload_A_reg[13]_i_128_n_2 ;
  wire \B_V_data_1_payload_A_reg[13]_i_128_n_3 ;
  wire \B_V_data_1_payload_A_reg[13]_i_128_n_4 ;
  wire \B_V_data_1_payload_A_reg[13]_i_128_n_5 ;
  wire \B_V_data_1_payload_A_reg[13]_i_128_n_6 ;
  wire \B_V_data_1_payload_A_reg[13]_i_128_n_7 ;
  wire CEP;
  wire [7:0]DSP_ALU_INST;
  wire [0:0]DSP_ALU_INST_0;
  wire [7:0]DSP_ALU_INST_1;
  wire [7:0]DSP_ALU_INST_2;
  wire [0:0]DSP_OUTPUT_INST;
  wire [7:0]O;
  wire [1:0]P;
  wire [7:0]Q;
  wire RSTB;
  wire [0:0]S;
  wire ap_clk;
  wire input_r_TREADY_int_regslice;
  wire m_reg_reg_n_106;
  wire m_reg_reg_n_107;
  wire m_reg_reg_n_108;
  wire m_reg_reg_n_109;
  wire m_reg_reg_n_110;
  wire m_reg_reg_n_111;
  wire m_reg_reg_n_112;
  wire m_reg_reg_n_113;
  wire m_reg_reg_n_114;
  wire m_reg_reg_n_115;
  wire m_reg_reg_n_116;
  wire m_reg_reg_n_117;
  wire m_reg_reg_n_118;
  wire m_reg_reg_n_119;
  wire m_reg_reg_n_120;
  wire m_reg_reg_n_121;
  wire m_reg_reg_n_122;
  wire m_reg_reg_n_123;
  wire m_reg_reg_n_124;
  wire m_reg_reg_n_125;
  wire m_reg_reg_n_126;
  wire m_reg_reg_n_127;
  wire m_reg_reg_n_128;
  wire m_reg_reg_n_129;
  wire m_reg_reg_n_130;
  wire m_reg_reg_n_131;
  wire m_reg_reg_n_132;
  wire m_reg_reg_n_133;
  wire m_reg_reg_n_134;
  wire m_reg_reg_n_135;
  wire m_reg_reg_n_136;
  wire m_reg_reg_n_137;
  wire m_reg_reg_n_138;
  wire m_reg_reg_n_139;
  wire m_reg_reg_n_140;
  wire m_reg_reg_n_141;
  wire m_reg_reg_n_142;
  wire m_reg_reg_n_143;
  wire m_reg_reg_n_144;
  wire m_reg_reg_n_145;
  wire m_reg_reg_n_146;
  wire m_reg_reg_n_147;
  wire m_reg_reg_n_148;
  wire m_reg_reg_n_149;
  wire m_reg_reg_n_150;
  wire m_reg_reg_n_151;
  wire m_reg_reg_n_152;
  wire m_reg_reg_n_153;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_94;
  wire p_reg_reg_n_95;
  wire p_reg_reg_n_96;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_98;
  wire p_reg_reg_n_99;
  wire [7:5]\NLW_B_V_data_1_payload_A_reg[13]_i_125_CO_UNCONNECTED ;
  wire [7:6]\NLW_B_V_data_1_payload_A_reg[13]_i_125_O_UNCONNECTED ;
  wire NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_m_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_m_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_m_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_m_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_m_reg_reg_P_UNCONNECTED;
  wire [7:0]NLW_m_reg_reg_XOROUT_UNCONNECTED;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:14]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  (* HLUTNM = "lutpair80" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \B_V_data_1_payload_A[13]_i_226 
       (.I0(p_reg_reg_n_94),
        .I1(\B_V_data_1_payload_A_reg[13]_i_125_0 [11]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_125_1 [11]),
        .O(\B_V_data_1_payload_A[13]_i_226_n_0 ));
  (* HLUTNM = "lutpair79" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \B_V_data_1_payload_A[13]_i_227 
       (.I0(p_reg_reg_n_95),
        .I1(\B_V_data_1_payload_A_reg[13]_i_125_0 [10]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_125_1 [10]),
        .O(\B_V_data_1_payload_A[13]_i_227_n_0 ));
  (* HLUTNM = "lutpair78" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \B_V_data_1_payload_A[13]_i_228 
       (.I0(p_reg_reg_n_96),
        .I1(\B_V_data_1_payload_A_reg[13]_i_125_0 [9]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_125_1 [9]),
        .O(\B_V_data_1_payload_A[13]_i_228_n_0 ));
  (* HLUTNM = "lutpair77" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \B_V_data_1_payload_A[13]_i_229 
       (.I0(p_reg_reg_n_97),
        .I1(\B_V_data_1_payload_A_reg[13]_i_125_0 [8]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_125_1 [8]),
        .O(\B_V_data_1_payload_A[13]_i_229_n_0 ));
  (* HLUTNM = "lutpair76" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \B_V_data_1_payload_A[13]_i_230 
       (.I0(p_reg_reg_n_98),
        .I1(\B_V_data_1_payload_A_reg[13]_i_125_0 [7]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_125_1 [7]),
        .O(\B_V_data_1_payload_A[13]_i_230_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \B_V_data_1_payload_A[13]_i_232 
       (.I0(\B_V_data_1_payload_A[13]_i_226_n_0 ),
        .I1(\B_V_data_1_payload_A_reg[13]_i_125_0 [12]),
        .I2(P[0]),
        .I3(\B_V_data_1_payload_A_reg[13]_i_125_1 [12]),
        .O(\B_V_data_1_payload_A[13]_i_232_n_0 ));
  (* HLUTNM = "lutpair80" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \B_V_data_1_payload_A[13]_i_233 
       (.I0(p_reg_reg_n_94),
        .I1(\B_V_data_1_payload_A_reg[13]_i_125_0 [11]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_125_1 [11]),
        .I3(\B_V_data_1_payload_A[13]_i_227_n_0 ),
        .O(\B_V_data_1_payload_A[13]_i_233_n_0 ));
  (* HLUTNM = "lutpair79" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \B_V_data_1_payload_A[13]_i_234 
       (.I0(p_reg_reg_n_95),
        .I1(\B_V_data_1_payload_A_reg[13]_i_125_0 [10]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_125_1 [10]),
        .I3(\B_V_data_1_payload_A[13]_i_228_n_0 ),
        .O(\B_V_data_1_payload_A[13]_i_234_n_0 ));
  (* HLUTNM = "lutpair78" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \B_V_data_1_payload_A[13]_i_235 
       (.I0(p_reg_reg_n_96),
        .I1(\B_V_data_1_payload_A_reg[13]_i_125_0 [9]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_125_1 [9]),
        .I3(\B_V_data_1_payload_A[13]_i_229_n_0 ),
        .O(\B_V_data_1_payload_A[13]_i_235_n_0 ));
  (* HLUTNM = "lutpair77" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \B_V_data_1_payload_A[13]_i_236 
       (.I0(p_reg_reg_n_97),
        .I1(\B_V_data_1_payload_A_reg[13]_i_125_0 [8]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_125_1 [8]),
        .I3(\B_V_data_1_payload_A[13]_i_230_n_0 ),
        .O(\B_V_data_1_payload_A[13]_i_236_n_0 ));
  (* HLUTNM = "lutpair75" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \B_V_data_1_payload_A[13]_i_259 
       (.I0(p_reg_reg_n_99),
        .I1(\B_V_data_1_payload_A_reg[13]_i_125_0 [6]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_125_1 [6]),
        .O(\B_V_data_1_payload_A[13]_i_259_n_0 ));
  (* HLUTNM = "lutpair74" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \B_V_data_1_payload_A[13]_i_260 
       (.I0(p_reg_reg_n_100),
        .I1(\B_V_data_1_payload_A_reg[13]_i_125_0 [5]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_125_1 [5]),
        .O(\B_V_data_1_payload_A[13]_i_260_n_0 ));
  (* HLUTNM = "lutpair73" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \B_V_data_1_payload_A[13]_i_261 
       (.I0(p_reg_reg_n_101),
        .I1(\B_V_data_1_payload_A_reg[13]_i_125_0 [4]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_125_1 [4]),
        .O(\B_V_data_1_payload_A[13]_i_261_n_0 ));
  (* HLUTNM = "lutpair72" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \B_V_data_1_payload_A[13]_i_262 
       (.I0(p_reg_reg_n_102),
        .I1(\B_V_data_1_payload_A_reg[13]_i_125_0 [3]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_125_1 [3]),
        .O(\B_V_data_1_payload_A[13]_i_262_n_0 ));
  (* HLUTNM = "lutpair71" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \B_V_data_1_payload_A[13]_i_263 
       (.I0(p_reg_reg_n_103),
        .I1(\B_V_data_1_payload_A_reg[13]_i_125_0 [2]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_125_1 [2]),
        .O(\B_V_data_1_payload_A[13]_i_263_n_0 ));
  (* HLUTNM = "lutpair70" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \B_V_data_1_payload_A[13]_i_264 
       (.I0(p_reg_reg_n_104),
        .I1(\B_V_data_1_payload_A_reg[13]_i_125_0 [1]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_125_1 [1]),
        .O(\B_V_data_1_payload_A[13]_i_264_n_0 ));
  (* HLUTNM = "lutpair69" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \B_V_data_1_payload_A[13]_i_265 
       (.I0(p_reg_reg_n_105),
        .I1(\B_V_data_1_payload_A_reg[13]_i_125_0 [0]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_125_1 [0]),
        .O(\B_V_data_1_payload_A[13]_i_265_n_0 ));
  (* HLUTNM = "lutpair76" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \B_V_data_1_payload_A[13]_i_266 
       (.I0(p_reg_reg_n_98),
        .I1(\B_V_data_1_payload_A_reg[13]_i_125_0 [7]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_125_1 [7]),
        .I3(\B_V_data_1_payload_A[13]_i_259_n_0 ),
        .O(\B_V_data_1_payload_A[13]_i_266_n_0 ));
  (* HLUTNM = "lutpair75" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \B_V_data_1_payload_A[13]_i_267 
       (.I0(p_reg_reg_n_99),
        .I1(\B_V_data_1_payload_A_reg[13]_i_125_0 [6]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_125_1 [6]),
        .I3(\B_V_data_1_payload_A[13]_i_260_n_0 ),
        .O(\B_V_data_1_payload_A[13]_i_267_n_0 ));
  (* HLUTNM = "lutpair74" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \B_V_data_1_payload_A[13]_i_268 
       (.I0(p_reg_reg_n_100),
        .I1(\B_V_data_1_payload_A_reg[13]_i_125_0 [5]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_125_1 [5]),
        .I3(\B_V_data_1_payload_A[13]_i_261_n_0 ),
        .O(\B_V_data_1_payload_A[13]_i_268_n_0 ));
  (* HLUTNM = "lutpair73" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \B_V_data_1_payload_A[13]_i_269 
       (.I0(p_reg_reg_n_101),
        .I1(\B_V_data_1_payload_A_reg[13]_i_125_0 [4]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_125_1 [4]),
        .I3(\B_V_data_1_payload_A[13]_i_262_n_0 ),
        .O(\B_V_data_1_payload_A[13]_i_269_n_0 ));
  (* HLUTNM = "lutpair72" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \B_V_data_1_payload_A[13]_i_270 
       (.I0(p_reg_reg_n_102),
        .I1(\B_V_data_1_payload_A_reg[13]_i_125_0 [3]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_125_1 [3]),
        .I3(\B_V_data_1_payload_A[13]_i_263_n_0 ),
        .O(\B_V_data_1_payload_A[13]_i_270_n_0 ));
  (* HLUTNM = "lutpair71" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \B_V_data_1_payload_A[13]_i_271 
       (.I0(p_reg_reg_n_103),
        .I1(\B_V_data_1_payload_A_reg[13]_i_125_0 [2]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_125_1 [2]),
        .I3(\B_V_data_1_payload_A[13]_i_264_n_0 ),
        .O(\B_V_data_1_payload_A[13]_i_271_n_0 ));
  (* HLUTNM = "lutpair70" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \B_V_data_1_payload_A[13]_i_272 
       (.I0(p_reg_reg_n_104),
        .I1(\B_V_data_1_payload_A_reg[13]_i_125_0 [1]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_125_1 [1]),
        .I3(\B_V_data_1_payload_A[13]_i_265_n_0 ),
        .O(\B_V_data_1_payload_A[13]_i_272_n_0 ));
  (* HLUTNM = "lutpair69" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \B_V_data_1_payload_A[13]_i_273 
       (.I0(p_reg_reg_n_105),
        .I1(\B_V_data_1_payload_A_reg[13]_i_125_0 [0]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_125_1 [0]),
        .O(\B_V_data_1_payload_A[13]_i_273_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \B_V_data_1_payload_A_reg[13]_i_125 
       (.CI(\B_V_data_1_payload_A_reg[13]_i_128_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_B_V_data_1_payload_A_reg[13]_i_125_CO_UNCONNECTED [7:5],\B_V_data_1_payload_A_reg[13]_i_125_n_3 ,\B_V_data_1_payload_A_reg[13]_i_125_n_4 ,\B_V_data_1_payload_A_reg[13]_i_125_n_5 ,\B_V_data_1_payload_A_reg[13]_i_125_n_6 ,\B_V_data_1_payload_A_reg[13]_i_125_n_7 }),
        .DI({1'b0,1'b0,1'b0,\B_V_data_1_payload_A[13]_i_226_n_0 ,\B_V_data_1_payload_A[13]_i_227_n_0 ,\B_V_data_1_payload_A[13]_i_228_n_0 ,\B_V_data_1_payload_A[13]_i_229_n_0 ,\B_V_data_1_payload_A[13]_i_230_n_0 }),
        .O({\NLW_B_V_data_1_payload_A_reg[13]_i_125_O_UNCONNECTED [7:6],\B_V_data_1_payload_A[13]_i_236_0 }),
        .S({1'b0,1'b0,S,\B_V_data_1_payload_A[13]_i_232_n_0 ,\B_V_data_1_payload_A[13]_i_233_n_0 ,\B_V_data_1_payload_A[13]_i_234_n_0 ,\B_V_data_1_payload_A[13]_i_235_n_0 ,\B_V_data_1_payload_A[13]_i_236_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \B_V_data_1_payload_A_reg[13]_i_128 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\B_V_data_1_payload_A_reg[13]_i_128_n_0 ,\B_V_data_1_payload_A_reg[13]_i_128_n_1 ,\B_V_data_1_payload_A_reg[13]_i_128_n_2 ,\B_V_data_1_payload_A_reg[13]_i_128_n_3 ,\B_V_data_1_payload_A_reg[13]_i_128_n_4 ,\B_V_data_1_payload_A_reg[13]_i_128_n_5 ,\B_V_data_1_payload_A_reg[13]_i_128_n_6 ,\B_V_data_1_payload_A_reg[13]_i_128_n_7 }),
        .DI({\B_V_data_1_payload_A[13]_i_259_n_0 ,\B_V_data_1_payload_A[13]_i_260_n_0 ,\B_V_data_1_payload_A[13]_i_261_n_0 ,\B_V_data_1_payload_A[13]_i_262_n_0 ,\B_V_data_1_payload_A[13]_i_263_n_0 ,\B_V_data_1_payload_A[13]_i_264_n_0 ,\B_V_data_1_payload_A[13]_i_265_n_0 ,1'b0}),
        .O(O),
        .S({\B_V_data_1_payload_A[13]_i_266_n_0 ,\B_V_data_1_payload_A[13]_i_267_n_0 ,\B_V_data_1_payload_A[13]_i_268_n_0 ,\B_V_data_1_payload_A[13]_i_269_n_0 ,\B_V_data_1_payload_A[13]_i_270_n_0 ,\B_V_data_1_payload_A[13]_i_271_n_0 ,\B_V_data_1_payload_A[13]_i_272_n_0 ,\B_V_data_1_payload_A[13]_i_273_n_0 }));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    m_reg_reg
       (.A({Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_m_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_m_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_m_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(input_r_TREADY_int_regslice),
        .CEA2(CEP),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEP),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(CEP),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_m_reg_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_m_reg_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({m_reg_reg_n_106,m_reg_reg_n_107,m_reg_reg_n_108,m_reg_reg_n_109,m_reg_reg_n_110,m_reg_reg_n_111,m_reg_reg_n_112,m_reg_reg_n_113,m_reg_reg_n_114,m_reg_reg_n_115,m_reg_reg_n_116,m_reg_reg_n_117,m_reg_reg_n_118,m_reg_reg_n_119,m_reg_reg_n_120,m_reg_reg_n_121,m_reg_reg_n_122,m_reg_reg_n_123,m_reg_reg_n_124,m_reg_reg_n_125,m_reg_reg_n_126,m_reg_reg_n_127,m_reg_reg_n_128,m_reg_reg_n_129,m_reg_reg_n_130,m_reg_reg_n_131,m_reg_reg_n_132,m_reg_reg_n_133,m_reg_reg_n_134,m_reg_reg_n_135,m_reg_reg_n_136,m_reg_reg_n_137,m_reg_reg_n_138,m_reg_reg_n_139,m_reg_reg_n_140,m_reg_reg_n_141,m_reg_reg_n_142,m_reg_reg_n_143,m_reg_reg_n_144,m_reg_reg_n_145,m_reg_reg_n_146,m_reg_reg_n_147,m_reg_reg_n_148,m_reg_reg_n_149,m_reg_reg_n_150,m_reg_reg_n_151,m_reg_reg_n_152,m_reg_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_m_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_m_reg_reg_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(input_r_TREADY_int_regslice),
        .CEA2(input_r_TREADY_int_regslice),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(DSP_ALU_INST_0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(DSP_OUTPUT_INST),
        .CEP(CEP),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:14],P,p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({m_reg_reg_n_106,m_reg_reg_n_107,m_reg_reg_n_108,m_reg_reg_n_109,m_reg_reg_n_110,m_reg_reg_n_111,m_reg_reg_n_112,m_reg_reg_n_113,m_reg_reg_n_114,m_reg_reg_n_115,m_reg_reg_n_116,m_reg_reg_n_117,m_reg_reg_n_118,m_reg_reg_n_119,m_reg_reg_n_120,m_reg_reg_n_121,m_reg_reg_n_122,m_reg_reg_n_123,m_reg_reg_n_124,m_reg_reg_n_125,m_reg_reg_n_126,m_reg_reg_n_127,m_reg_reg_n_128,m_reg_reg_n_129,m_reg_reg_n_130,m_reg_reg_n_131,m_reg_reg_n_132,m_reg_reg_n_133,m_reg_reg_n_134,m_reg_reg_n_135,m_reg_reg_n_136,m_reg_reg_n_137,m_reg_reg_n_138,m_reg_reg_n_139,m_reg_reg_n_140,m_reg_reg_n_141,m_reg_reg_n_142,m_reg_reg_n_143,m_reg_reg_n_144,m_reg_reg_n_145,m_reg_reg_n_146,m_reg_reg_n_147,m_reg_reg_n_148,m_reg_reg_n_149,m_reg_reg_n_150,m_reg_reg_n_151,m_reg_reg_n_152,m_reg_reg_n_153}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(RSTB),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "fir_stream_mac_muladd_8s_8s_14s_14_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_muladd_8s_8s_14s_14_4_1_DSP48_0_49
   (P,
    input_r_TREADY_int_regslice,
    CEP,
    ap_clk,
    DSP_ALU_INST,
    Q,
    DSP_ALU_INST_0,
    DSP_OUTPUT_INST,
    RSTB,
    DSP_ALU_INST_1,
    DSP_ALU_INST_2);
  output [13:0]P;
  input input_r_TREADY_int_regslice;
  input CEP;
  input ap_clk;
  input [7:0]DSP_ALU_INST;
  input [7:0]Q;
  input [0:0]DSP_ALU_INST_0;
  input [0:0]DSP_OUTPUT_INST;
  input RSTB;
  input [7:0]DSP_ALU_INST_1;
  input [7:0]DSP_ALU_INST_2;

  wire CEP;
  wire [7:0]DSP_ALU_INST;
  wire [0:0]DSP_ALU_INST_0;
  wire [7:0]DSP_ALU_INST_1;
  wire [7:0]DSP_ALU_INST_2;
  wire [0:0]DSP_OUTPUT_INST;
  wire [13:0]P;
  wire [7:0]Q;
  wire RSTB;
  wire ap_clk;
  wire input_r_TREADY_int_regslice;
  wire m_reg_reg_n_106;
  wire m_reg_reg_n_107;
  wire m_reg_reg_n_108;
  wire m_reg_reg_n_109;
  wire m_reg_reg_n_110;
  wire m_reg_reg_n_111;
  wire m_reg_reg_n_112;
  wire m_reg_reg_n_113;
  wire m_reg_reg_n_114;
  wire m_reg_reg_n_115;
  wire m_reg_reg_n_116;
  wire m_reg_reg_n_117;
  wire m_reg_reg_n_118;
  wire m_reg_reg_n_119;
  wire m_reg_reg_n_120;
  wire m_reg_reg_n_121;
  wire m_reg_reg_n_122;
  wire m_reg_reg_n_123;
  wire m_reg_reg_n_124;
  wire m_reg_reg_n_125;
  wire m_reg_reg_n_126;
  wire m_reg_reg_n_127;
  wire m_reg_reg_n_128;
  wire m_reg_reg_n_129;
  wire m_reg_reg_n_130;
  wire m_reg_reg_n_131;
  wire m_reg_reg_n_132;
  wire m_reg_reg_n_133;
  wire m_reg_reg_n_134;
  wire m_reg_reg_n_135;
  wire m_reg_reg_n_136;
  wire m_reg_reg_n_137;
  wire m_reg_reg_n_138;
  wire m_reg_reg_n_139;
  wire m_reg_reg_n_140;
  wire m_reg_reg_n_141;
  wire m_reg_reg_n_142;
  wire m_reg_reg_n_143;
  wire m_reg_reg_n_144;
  wire m_reg_reg_n_145;
  wire m_reg_reg_n_146;
  wire m_reg_reg_n_147;
  wire m_reg_reg_n_148;
  wire m_reg_reg_n_149;
  wire m_reg_reg_n_150;
  wire m_reg_reg_n_151;
  wire m_reg_reg_n_152;
  wire m_reg_reg_n_153;
  wire NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_m_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_m_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_m_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_m_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_m_reg_reg_P_UNCONNECTED;
  wire [7:0]NLW_m_reg_reg_XOROUT_UNCONNECTED;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:14]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    m_reg_reg
       (.A({Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_m_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_m_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_m_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(input_r_TREADY_int_regslice),
        .CEA2(CEP),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEP),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(CEP),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_m_reg_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_m_reg_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({m_reg_reg_n_106,m_reg_reg_n_107,m_reg_reg_n_108,m_reg_reg_n_109,m_reg_reg_n_110,m_reg_reg_n_111,m_reg_reg_n_112,m_reg_reg_n_113,m_reg_reg_n_114,m_reg_reg_n_115,m_reg_reg_n_116,m_reg_reg_n_117,m_reg_reg_n_118,m_reg_reg_n_119,m_reg_reg_n_120,m_reg_reg_n_121,m_reg_reg_n_122,m_reg_reg_n_123,m_reg_reg_n_124,m_reg_reg_n_125,m_reg_reg_n_126,m_reg_reg_n_127,m_reg_reg_n_128,m_reg_reg_n_129,m_reg_reg_n_130,m_reg_reg_n_131,m_reg_reg_n_132,m_reg_reg_n_133,m_reg_reg_n_134,m_reg_reg_n_135,m_reg_reg_n_136,m_reg_reg_n_137,m_reg_reg_n_138,m_reg_reg_n_139,m_reg_reg_n_140,m_reg_reg_n_141,m_reg_reg_n_142,m_reg_reg_n_143,m_reg_reg_n_144,m_reg_reg_n_145,m_reg_reg_n_146,m_reg_reg_n_147,m_reg_reg_n_148,m_reg_reg_n_149,m_reg_reg_n_150,m_reg_reg_n_151,m_reg_reg_n_152,m_reg_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_m_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_m_reg_reg_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(input_r_TREADY_int_regslice),
        .CEA2(input_r_TREADY_int_regslice),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(DSP_ALU_INST_0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(DSP_OUTPUT_INST),
        .CEP(CEP),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:14],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({m_reg_reg_n_106,m_reg_reg_n_107,m_reg_reg_n_108,m_reg_reg_n_109,m_reg_reg_n_110,m_reg_reg_n_111,m_reg_reg_n_112,m_reg_reg_n_113,m_reg_reg_n_114,m_reg_reg_n_115,m_reg_reg_n_116,m_reg_reg_n_117,m_reg_reg_n_118,m_reg_reg_n_119,m_reg_reg_n_120,m_reg_reg_n_121,m_reg_reg_n_122,m_reg_reg_n_123,m_reg_reg_n_124,m_reg_reg_n_125,m_reg_reg_n_126,m_reg_reg_n_127,m_reg_reg_n_128,m_reg_reg_n_129,m_reg_reg_n_130,m_reg_reg_n_131,m_reg_reg_n_132,m_reg_reg_n_133,m_reg_reg_n_134,m_reg_reg_n_135,m_reg_reg_n_136,m_reg_reg_n_137,m_reg_reg_n_138,m_reg_reg_n_139,m_reg_reg_n_140,m_reg_reg_n_141,m_reg_reg_n_142,m_reg_reg_n_143,m_reg_reg_n_144,m_reg_reg_n_145,m_reg_reg_n_146,m_reg_reg_n_147,m_reg_reg_n_148,m_reg_reg_n_149,m_reg_reg_n_150,m_reg_reg_n_151,m_reg_reg_n_152,m_reg_reg_n_153}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(RSTB),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "fir_stream_mac_muladd_8s_8s_14s_14_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_muladd_8s_8s_14s_14_4_1_DSP48_0_50
   (P,
    S,
    input_r_TREADY_int_regslice,
    CEP,
    ap_clk,
    DSP_ALU_INST,
    Q,
    DSP_ALU_INST_0,
    DSP_OUTPUT_INST,
    RSTB,
    DSP_ALU_INST_1,
    DSP_ALU_INST_2,
    \B_V_data_1_payload_A_reg[13]_i_133 ,
    \B_V_data_1_payload_A_reg[13]_i_133_0 );
  output [12:0]P;
  output [0:0]S;
  input input_r_TREADY_int_regslice;
  input CEP;
  input ap_clk;
  input [7:0]DSP_ALU_INST;
  input [7:0]Q;
  input [0:0]DSP_ALU_INST_0;
  input [0:0]DSP_OUTPUT_INST;
  input RSTB;
  input [7:0]DSP_ALU_INST_1;
  input [7:0]DSP_ALU_INST_2;
  input [1:0]\B_V_data_1_payload_A_reg[13]_i_133 ;
  input [1:0]\B_V_data_1_payload_A_reg[13]_i_133_0 ;

  wire [1:0]\B_V_data_1_payload_A_reg[13]_i_133 ;
  wire [1:0]\B_V_data_1_payload_A_reg[13]_i_133_0 ;
  wire CEP;
  wire [7:0]DSP_ALU_INST;
  wire [0:0]DSP_ALU_INST_0;
  wire [7:0]DSP_ALU_INST_1;
  wire [7:0]DSP_ALU_INST_2;
  wire [0:0]DSP_OUTPUT_INST;
  wire [12:0]P;
  wire [7:0]Q;
  wire RSTB;
  wire [0:0]S;
  wire ap_clk;
  wire input_r_TREADY_int_regslice;
  wire m_reg_reg_n_106;
  wire m_reg_reg_n_107;
  wire m_reg_reg_n_108;
  wire m_reg_reg_n_109;
  wire m_reg_reg_n_110;
  wire m_reg_reg_n_111;
  wire m_reg_reg_n_112;
  wire m_reg_reg_n_113;
  wire m_reg_reg_n_114;
  wire m_reg_reg_n_115;
  wire m_reg_reg_n_116;
  wire m_reg_reg_n_117;
  wire m_reg_reg_n_118;
  wire m_reg_reg_n_119;
  wire m_reg_reg_n_120;
  wire m_reg_reg_n_121;
  wire m_reg_reg_n_122;
  wire m_reg_reg_n_123;
  wire m_reg_reg_n_124;
  wire m_reg_reg_n_125;
  wire m_reg_reg_n_126;
  wire m_reg_reg_n_127;
  wire m_reg_reg_n_128;
  wire m_reg_reg_n_129;
  wire m_reg_reg_n_130;
  wire m_reg_reg_n_131;
  wire m_reg_reg_n_132;
  wire m_reg_reg_n_133;
  wire m_reg_reg_n_134;
  wire m_reg_reg_n_135;
  wire m_reg_reg_n_136;
  wire m_reg_reg_n_137;
  wire m_reg_reg_n_138;
  wire m_reg_reg_n_139;
  wire m_reg_reg_n_140;
  wire m_reg_reg_n_141;
  wire m_reg_reg_n_142;
  wire m_reg_reg_n_143;
  wire m_reg_reg_n_144;
  wire m_reg_reg_n_145;
  wire m_reg_reg_n_146;
  wire m_reg_reg_n_147;
  wire m_reg_reg_n_148;
  wire m_reg_reg_n_149;
  wire m_reg_reg_n_150;
  wire m_reg_reg_n_151;
  wire m_reg_reg_n_152;
  wire m_reg_reg_n_153;
  wire p_reg_reg_n_92;
  wire NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_m_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_m_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_m_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_m_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_m_reg_reg_P_UNCONNECTED;
  wire [7:0]NLW_m_reg_reg_XOROUT_UNCONNECTED;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:14]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \B_V_data_1_payload_A[13]_i_331 
       (.I0(P[12]),
        .I1(\B_V_data_1_payload_A_reg[13]_i_133 [0]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_133_0 [0]),
        .I3(\B_V_data_1_payload_A_reg[13]_i_133 [1]),
        .I4(\B_V_data_1_payload_A_reg[13]_i_133_0 [1]),
        .I5(p_reg_reg_n_92),
        .O(S));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    m_reg_reg
       (.A({Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_m_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_m_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_m_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(input_r_TREADY_int_regslice),
        .CEA2(CEP),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEP),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(CEP),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_m_reg_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_m_reg_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({m_reg_reg_n_106,m_reg_reg_n_107,m_reg_reg_n_108,m_reg_reg_n_109,m_reg_reg_n_110,m_reg_reg_n_111,m_reg_reg_n_112,m_reg_reg_n_113,m_reg_reg_n_114,m_reg_reg_n_115,m_reg_reg_n_116,m_reg_reg_n_117,m_reg_reg_n_118,m_reg_reg_n_119,m_reg_reg_n_120,m_reg_reg_n_121,m_reg_reg_n_122,m_reg_reg_n_123,m_reg_reg_n_124,m_reg_reg_n_125,m_reg_reg_n_126,m_reg_reg_n_127,m_reg_reg_n_128,m_reg_reg_n_129,m_reg_reg_n_130,m_reg_reg_n_131,m_reg_reg_n_132,m_reg_reg_n_133,m_reg_reg_n_134,m_reg_reg_n_135,m_reg_reg_n_136,m_reg_reg_n_137,m_reg_reg_n_138,m_reg_reg_n_139,m_reg_reg_n_140,m_reg_reg_n_141,m_reg_reg_n_142,m_reg_reg_n_143,m_reg_reg_n_144,m_reg_reg_n_145,m_reg_reg_n_146,m_reg_reg_n_147,m_reg_reg_n_148,m_reg_reg_n_149,m_reg_reg_n_150,m_reg_reg_n_151,m_reg_reg_n_152,m_reg_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_m_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_m_reg_reg_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(input_r_TREADY_int_regslice),
        .CEA2(input_r_TREADY_int_regslice),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(DSP_ALU_INST_0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(DSP_OUTPUT_INST),
        .CEP(CEP),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:14],p_reg_reg_n_92,P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({m_reg_reg_n_106,m_reg_reg_n_107,m_reg_reg_n_108,m_reg_reg_n_109,m_reg_reg_n_110,m_reg_reg_n_111,m_reg_reg_n_112,m_reg_reg_n_113,m_reg_reg_n_114,m_reg_reg_n_115,m_reg_reg_n_116,m_reg_reg_n_117,m_reg_reg_n_118,m_reg_reg_n_119,m_reg_reg_n_120,m_reg_reg_n_121,m_reg_reg_n_122,m_reg_reg_n_123,m_reg_reg_n_124,m_reg_reg_n_125,m_reg_reg_n_126,m_reg_reg_n_127,m_reg_reg_n_128,m_reg_reg_n_129,m_reg_reg_n_130,m_reg_reg_n_131,m_reg_reg_n_132,m_reg_reg_n_133,m_reg_reg_n_134,m_reg_reg_n_135,m_reg_reg_n_136,m_reg_reg_n_137,m_reg_reg_n_138,m_reg_reg_n_139,m_reg_reg_n_140,m_reg_reg_n_141,m_reg_reg_n_142,m_reg_reg_n_143,m_reg_reg_n_144,m_reg_reg_n_145,m_reg_reg_n_146,m_reg_reg_n_147,m_reg_reg_n_148,m_reg_reg_n_149,m_reg_reg_n_150,m_reg_reg_n_151,m_reg_reg_n_152,m_reg_reg_n_153}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(RSTB),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "fir_stream_mac_muladd_8s_8s_14s_14_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_muladd_8s_8s_14s_14_4_1_DSP48_0_51
   (P,
    S,
    input_r_TREADY_int_regslice,
    CEP,
    ap_clk,
    DSP_ALU_INST,
    Q,
    DSP_ALU_INST_0,
    DSP_OUTPUT_INST,
    RSTB,
    DSP_ALU_INST_1,
    DSP_ALU_INST_2,
    \B_V_data_1_payload_A_reg[13]_i_125 ,
    \B_V_data_1_payload_A_reg[13]_i_125_0 );
  output [12:0]P;
  output [0:0]S;
  input input_r_TREADY_int_regslice;
  input CEP;
  input ap_clk;
  input [7:0]DSP_ALU_INST;
  input [7:0]Q;
  input [0:0]DSP_ALU_INST_0;
  input [0:0]DSP_OUTPUT_INST;
  input RSTB;
  input [7:0]DSP_ALU_INST_1;
  input [7:0]DSP_ALU_INST_2;
  input [1:0]\B_V_data_1_payload_A_reg[13]_i_125 ;
  input [1:0]\B_V_data_1_payload_A_reg[13]_i_125_0 ;

  wire [1:0]\B_V_data_1_payload_A_reg[13]_i_125 ;
  wire [1:0]\B_V_data_1_payload_A_reg[13]_i_125_0 ;
  wire CEP;
  wire [7:0]DSP_ALU_INST;
  wire [0:0]DSP_ALU_INST_0;
  wire [7:0]DSP_ALU_INST_1;
  wire [7:0]DSP_ALU_INST_2;
  wire [0:0]DSP_OUTPUT_INST;
  wire [12:0]P;
  wire [7:0]Q;
  wire RSTB;
  wire [0:0]S;
  wire ap_clk;
  wire input_r_TREADY_int_regslice;
  wire m_reg_reg_n_106;
  wire m_reg_reg_n_107;
  wire m_reg_reg_n_108;
  wire m_reg_reg_n_109;
  wire m_reg_reg_n_110;
  wire m_reg_reg_n_111;
  wire m_reg_reg_n_112;
  wire m_reg_reg_n_113;
  wire m_reg_reg_n_114;
  wire m_reg_reg_n_115;
  wire m_reg_reg_n_116;
  wire m_reg_reg_n_117;
  wire m_reg_reg_n_118;
  wire m_reg_reg_n_119;
  wire m_reg_reg_n_120;
  wire m_reg_reg_n_121;
  wire m_reg_reg_n_122;
  wire m_reg_reg_n_123;
  wire m_reg_reg_n_124;
  wire m_reg_reg_n_125;
  wire m_reg_reg_n_126;
  wire m_reg_reg_n_127;
  wire m_reg_reg_n_128;
  wire m_reg_reg_n_129;
  wire m_reg_reg_n_130;
  wire m_reg_reg_n_131;
  wire m_reg_reg_n_132;
  wire m_reg_reg_n_133;
  wire m_reg_reg_n_134;
  wire m_reg_reg_n_135;
  wire m_reg_reg_n_136;
  wire m_reg_reg_n_137;
  wire m_reg_reg_n_138;
  wire m_reg_reg_n_139;
  wire m_reg_reg_n_140;
  wire m_reg_reg_n_141;
  wire m_reg_reg_n_142;
  wire m_reg_reg_n_143;
  wire m_reg_reg_n_144;
  wire m_reg_reg_n_145;
  wire m_reg_reg_n_146;
  wire m_reg_reg_n_147;
  wire m_reg_reg_n_148;
  wire m_reg_reg_n_149;
  wire m_reg_reg_n_150;
  wire m_reg_reg_n_151;
  wire m_reg_reg_n_152;
  wire m_reg_reg_n_153;
  wire p_reg_reg_n_92;
  wire NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_m_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_m_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_m_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_m_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_m_reg_reg_P_UNCONNECTED;
  wire [7:0]NLW_m_reg_reg_XOROUT_UNCONNECTED;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:14]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \B_V_data_1_payload_A[13]_i_231 
       (.I0(P[12]),
        .I1(\B_V_data_1_payload_A_reg[13]_i_125 [0]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_125_0 [0]),
        .I3(\B_V_data_1_payload_A_reg[13]_i_125 [1]),
        .I4(\B_V_data_1_payload_A_reg[13]_i_125_0 [1]),
        .I5(p_reg_reg_n_92),
        .O(S));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    m_reg_reg
       (.A({Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_m_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_m_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_m_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(input_r_TREADY_int_regslice),
        .CEA2(CEP),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEP),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(CEP),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_m_reg_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_m_reg_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({m_reg_reg_n_106,m_reg_reg_n_107,m_reg_reg_n_108,m_reg_reg_n_109,m_reg_reg_n_110,m_reg_reg_n_111,m_reg_reg_n_112,m_reg_reg_n_113,m_reg_reg_n_114,m_reg_reg_n_115,m_reg_reg_n_116,m_reg_reg_n_117,m_reg_reg_n_118,m_reg_reg_n_119,m_reg_reg_n_120,m_reg_reg_n_121,m_reg_reg_n_122,m_reg_reg_n_123,m_reg_reg_n_124,m_reg_reg_n_125,m_reg_reg_n_126,m_reg_reg_n_127,m_reg_reg_n_128,m_reg_reg_n_129,m_reg_reg_n_130,m_reg_reg_n_131,m_reg_reg_n_132,m_reg_reg_n_133,m_reg_reg_n_134,m_reg_reg_n_135,m_reg_reg_n_136,m_reg_reg_n_137,m_reg_reg_n_138,m_reg_reg_n_139,m_reg_reg_n_140,m_reg_reg_n_141,m_reg_reg_n_142,m_reg_reg_n_143,m_reg_reg_n_144,m_reg_reg_n_145,m_reg_reg_n_146,m_reg_reg_n_147,m_reg_reg_n_148,m_reg_reg_n_149,m_reg_reg_n_150,m_reg_reg_n_151,m_reg_reg_n_152,m_reg_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_m_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_m_reg_reg_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(input_r_TREADY_int_regslice),
        .CEA2(input_r_TREADY_int_regslice),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(DSP_ALU_INST_0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(DSP_OUTPUT_INST),
        .CEP(CEP),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:14],p_reg_reg_n_92,P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({m_reg_reg_n_106,m_reg_reg_n_107,m_reg_reg_n_108,m_reg_reg_n_109,m_reg_reg_n_110,m_reg_reg_n_111,m_reg_reg_n_112,m_reg_reg_n_113,m_reg_reg_n_114,m_reg_reg_n_115,m_reg_reg_n_116,m_reg_reg_n_117,m_reg_reg_n_118,m_reg_reg_n_119,m_reg_reg_n_120,m_reg_reg_n_121,m_reg_reg_n_122,m_reg_reg_n_123,m_reg_reg_n_124,m_reg_reg_n_125,m_reg_reg_n_126,m_reg_reg_n_127,m_reg_reg_n_128,m_reg_reg_n_129,m_reg_reg_n_130,m_reg_reg_n_131,m_reg_reg_n_132,m_reg_reg_n_133,m_reg_reg_n_134,m_reg_reg_n_135,m_reg_reg_n_136,m_reg_reg_n_137,m_reg_reg_n_138,m_reg_reg_n_139,m_reg_reg_n_140,m_reg_reg_n_141,m_reg_reg_n_142,m_reg_reg_n_143,m_reg_reg_n_144,m_reg_reg_n_145,m_reg_reg_n_146,m_reg_reg_n_147,m_reg_reg_n_148,m_reg_reg_n_149,m_reg_reg_n_150,m_reg_reg_n_151,m_reg_reg_n_152,m_reg_reg_n_153}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(RSTB),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "fir_stream_mac_muladd_8s_8s_14s_14_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_muladd_8s_8s_14s_14_4_1_DSP48_0_52
   (P,
    O,
    \B_V_data_1_payload_A[13]_i_336_0 ,
    input_r_TREADY_int_regslice,
    CEP,
    ap_clk,
    DSP_ALU_INST,
    Q,
    DSP_ALU_INST_0,
    DSP_OUTPUT_INST,
    RSTB,
    DSP_ALU_INST_1,
    DSP_ALU_INST_2,
    S,
    \B_V_data_1_payload_A_reg[13]_i_133_0 ,
    \B_V_data_1_payload_A_reg[13]_i_133_1 );
  output [1:0]P;
  output [7:0]O;
  output [5:0]\B_V_data_1_payload_A[13]_i_336_0 ;
  input input_r_TREADY_int_regslice;
  input CEP;
  input ap_clk;
  input [7:0]DSP_ALU_INST;
  input [7:0]Q;
  input [0:0]DSP_ALU_INST_0;
  input [0:0]DSP_OUTPUT_INST;
  input RSTB;
  input [7:0]DSP_ALU_INST_1;
  input [7:0]DSP_ALU_INST_2;
  input [0:0]S;
  input [12:0]\B_V_data_1_payload_A_reg[13]_i_133_0 ;
  input [12:0]\B_V_data_1_payload_A_reg[13]_i_133_1 ;

  wire \B_V_data_1_payload_A[13]_i_326_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_327_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_328_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_329_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_330_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_332_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_333_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_334_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_335_n_0 ;
  wire [5:0]\B_V_data_1_payload_A[13]_i_336_0 ;
  wire \B_V_data_1_payload_A[13]_i_336_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_367_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_368_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_369_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_370_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_371_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_372_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_373_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_374_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_375_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_376_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_377_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_378_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_379_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_380_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_381_n_0 ;
  wire [12:0]\B_V_data_1_payload_A_reg[13]_i_133_0 ;
  wire [12:0]\B_V_data_1_payload_A_reg[13]_i_133_1 ;
  wire \B_V_data_1_payload_A_reg[13]_i_133_n_3 ;
  wire \B_V_data_1_payload_A_reg[13]_i_133_n_4 ;
  wire \B_V_data_1_payload_A_reg[13]_i_133_n_5 ;
  wire \B_V_data_1_payload_A_reg[13]_i_133_n_6 ;
  wire \B_V_data_1_payload_A_reg[13]_i_133_n_7 ;
  wire \B_V_data_1_payload_A_reg[13]_i_136_n_0 ;
  wire \B_V_data_1_payload_A_reg[13]_i_136_n_1 ;
  wire \B_V_data_1_payload_A_reg[13]_i_136_n_2 ;
  wire \B_V_data_1_payload_A_reg[13]_i_136_n_3 ;
  wire \B_V_data_1_payload_A_reg[13]_i_136_n_4 ;
  wire \B_V_data_1_payload_A_reg[13]_i_136_n_5 ;
  wire \B_V_data_1_payload_A_reg[13]_i_136_n_6 ;
  wire \B_V_data_1_payload_A_reg[13]_i_136_n_7 ;
  wire CEP;
  wire [7:0]DSP_ALU_INST;
  wire [0:0]DSP_ALU_INST_0;
  wire [7:0]DSP_ALU_INST_1;
  wire [7:0]DSP_ALU_INST_2;
  wire [0:0]DSP_OUTPUT_INST;
  wire [7:0]O;
  wire [1:0]P;
  wire [7:0]Q;
  wire RSTB;
  wire [0:0]S;
  wire ap_clk;
  wire input_r_TREADY_int_regslice;
  wire m_reg_reg_n_106;
  wire m_reg_reg_n_107;
  wire m_reg_reg_n_108;
  wire m_reg_reg_n_109;
  wire m_reg_reg_n_110;
  wire m_reg_reg_n_111;
  wire m_reg_reg_n_112;
  wire m_reg_reg_n_113;
  wire m_reg_reg_n_114;
  wire m_reg_reg_n_115;
  wire m_reg_reg_n_116;
  wire m_reg_reg_n_117;
  wire m_reg_reg_n_118;
  wire m_reg_reg_n_119;
  wire m_reg_reg_n_120;
  wire m_reg_reg_n_121;
  wire m_reg_reg_n_122;
  wire m_reg_reg_n_123;
  wire m_reg_reg_n_124;
  wire m_reg_reg_n_125;
  wire m_reg_reg_n_126;
  wire m_reg_reg_n_127;
  wire m_reg_reg_n_128;
  wire m_reg_reg_n_129;
  wire m_reg_reg_n_130;
  wire m_reg_reg_n_131;
  wire m_reg_reg_n_132;
  wire m_reg_reg_n_133;
  wire m_reg_reg_n_134;
  wire m_reg_reg_n_135;
  wire m_reg_reg_n_136;
  wire m_reg_reg_n_137;
  wire m_reg_reg_n_138;
  wire m_reg_reg_n_139;
  wire m_reg_reg_n_140;
  wire m_reg_reg_n_141;
  wire m_reg_reg_n_142;
  wire m_reg_reg_n_143;
  wire m_reg_reg_n_144;
  wire m_reg_reg_n_145;
  wire m_reg_reg_n_146;
  wire m_reg_reg_n_147;
  wire m_reg_reg_n_148;
  wire m_reg_reg_n_149;
  wire m_reg_reg_n_150;
  wire m_reg_reg_n_151;
  wire m_reg_reg_n_152;
  wire m_reg_reg_n_153;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_94;
  wire p_reg_reg_n_95;
  wire p_reg_reg_n_96;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_98;
  wire p_reg_reg_n_99;
  wire [7:5]\NLW_B_V_data_1_payload_A_reg[13]_i_133_CO_UNCONNECTED ;
  wire [7:6]\NLW_B_V_data_1_payload_A_reg[13]_i_133_O_UNCONNECTED ;
  wire NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_m_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_m_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_m_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_m_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_m_reg_reg_P_UNCONNECTED;
  wire [7:0]NLW_m_reg_reg_XOROUT_UNCONNECTED;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:14]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  (* HLUTNM = "lutpair92" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \B_V_data_1_payload_A[13]_i_326 
       (.I0(p_reg_reg_n_94),
        .I1(\B_V_data_1_payload_A_reg[13]_i_133_0 [11]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_133_1 [11]),
        .O(\B_V_data_1_payload_A[13]_i_326_n_0 ));
  (* HLUTNM = "lutpair91" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \B_V_data_1_payload_A[13]_i_327 
       (.I0(p_reg_reg_n_95),
        .I1(\B_V_data_1_payload_A_reg[13]_i_133_0 [10]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_133_1 [10]),
        .O(\B_V_data_1_payload_A[13]_i_327_n_0 ));
  (* HLUTNM = "lutpair90" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \B_V_data_1_payload_A[13]_i_328 
       (.I0(p_reg_reg_n_96),
        .I1(\B_V_data_1_payload_A_reg[13]_i_133_0 [9]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_133_1 [9]),
        .O(\B_V_data_1_payload_A[13]_i_328_n_0 ));
  (* HLUTNM = "lutpair89" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \B_V_data_1_payload_A[13]_i_329 
       (.I0(p_reg_reg_n_97),
        .I1(\B_V_data_1_payload_A_reg[13]_i_133_0 [8]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_133_1 [8]),
        .O(\B_V_data_1_payload_A[13]_i_329_n_0 ));
  (* HLUTNM = "lutpair88" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \B_V_data_1_payload_A[13]_i_330 
       (.I0(p_reg_reg_n_98),
        .I1(\B_V_data_1_payload_A_reg[13]_i_133_0 [7]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_133_1 [7]),
        .O(\B_V_data_1_payload_A[13]_i_330_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \B_V_data_1_payload_A[13]_i_332 
       (.I0(\B_V_data_1_payload_A[13]_i_326_n_0 ),
        .I1(\B_V_data_1_payload_A_reg[13]_i_133_0 [12]),
        .I2(P[0]),
        .I3(\B_V_data_1_payload_A_reg[13]_i_133_1 [12]),
        .O(\B_V_data_1_payload_A[13]_i_332_n_0 ));
  (* HLUTNM = "lutpair92" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \B_V_data_1_payload_A[13]_i_333 
       (.I0(p_reg_reg_n_94),
        .I1(\B_V_data_1_payload_A_reg[13]_i_133_0 [11]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_133_1 [11]),
        .I3(\B_V_data_1_payload_A[13]_i_327_n_0 ),
        .O(\B_V_data_1_payload_A[13]_i_333_n_0 ));
  (* HLUTNM = "lutpair91" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \B_V_data_1_payload_A[13]_i_334 
       (.I0(p_reg_reg_n_95),
        .I1(\B_V_data_1_payload_A_reg[13]_i_133_0 [10]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_133_1 [10]),
        .I3(\B_V_data_1_payload_A[13]_i_328_n_0 ),
        .O(\B_V_data_1_payload_A[13]_i_334_n_0 ));
  (* HLUTNM = "lutpair90" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \B_V_data_1_payload_A[13]_i_335 
       (.I0(p_reg_reg_n_96),
        .I1(\B_V_data_1_payload_A_reg[13]_i_133_0 [9]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_133_1 [9]),
        .I3(\B_V_data_1_payload_A[13]_i_329_n_0 ),
        .O(\B_V_data_1_payload_A[13]_i_335_n_0 ));
  (* HLUTNM = "lutpair89" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \B_V_data_1_payload_A[13]_i_336 
       (.I0(p_reg_reg_n_97),
        .I1(\B_V_data_1_payload_A_reg[13]_i_133_0 [8]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_133_1 [8]),
        .I3(\B_V_data_1_payload_A[13]_i_330_n_0 ),
        .O(\B_V_data_1_payload_A[13]_i_336_n_0 ));
  (* HLUTNM = "lutpair87" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \B_V_data_1_payload_A[13]_i_367 
       (.I0(p_reg_reg_n_99),
        .I1(\B_V_data_1_payload_A_reg[13]_i_133_0 [6]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_133_1 [6]),
        .O(\B_V_data_1_payload_A[13]_i_367_n_0 ));
  (* HLUTNM = "lutpair86" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \B_V_data_1_payload_A[13]_i_368 
       (.I0(p_reg_reg_n_100),
        .I1(\B_V_data_1_payload_A_reg[13]_i_133_0 [5]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_133_1 [5]),
        .O(\B_V_data_1_payload_A[13]_i_368_n_0 ));
  (* HLUTNM = "lutpair85" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \B_V_data_1_payload_A[13]_i_369 
       (.I0(p_reg_reg_n_101),
        .I1(\B_V_data_1_payload_A_reg[13]_i_133_0 [4]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_133_1 [4]),
        .O(\B_V_data_1_payload_A[13]_i_369_n_0 ));
  (* HLUTNM = "lutpair84" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \B_V_data_1_payload_A[13]_i_370 
       (.I0(p_reg_reg_n_102),
        .I1(\B_V_data_1_payload_A_reg[13]_i_133_0 [3]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_133_1 [3]),
        .O(\B_V_data_1_payload_A[13]_i_370_n_0 ));
  (* HLUTNM = "lutpair83" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \B_V_data_1_payload_A[13]_i_371 
       (.I0(p_reg_reg_n_103),
        .I1(\B_V_data_1_payload_A_reg[13]_i_133_0 [2]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_133_1 [2]),
        .O(\B_V_data_1_payload_A[13]_i_371_n_0 ));
  (* HLUTNM = "lutpair82" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \B_V_data_1_payload_A[13]_i_372 
       (.I0(p_reg_reg_n_104),
        .I1(\B_V_data_1_payload_A_reg[13]_i_133_0 [1]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_133_1 [1]),
        .O(\B_V_data_1_payload_A[13]_i_372_n_0 ));
  (* HLUTNM = "lutpair81" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \B_V_data_1_payload_A[13]_i_373 
       (.I0(p_reg_reg_n_105),
        .I1(\B_V_data_1_payload_A_reg[13]_i_133_0 [0]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_133_1 [0]),
        .O(\B_V_data_1_payload_A[13]_i_373_n_0 ));
  (* HLUTNM = "lutpair88" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \B_V_data_1_payload_A[13]_i_374 
       (.I0(p_reg_reg_n_98),
        .I1(\B_V_data_1_payload_A_reg[13]_i_133_0 [7]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_133_1 [7]),
        .I3(\B_V_data_1_payload_A[13]_i_367_n_0 ),
        .O(\B_V_data_1_payload_A[13]_i_374_n_0 ));
  (* HLUTNM = "lutpair87" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \B_V_data_1_payload_A[13]_i_375 
       (.I0(p_reg_reg_n_99),
        .I1(\B_V_data_1_payload_A_reg[13]_i_133_0 [6]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_133_1 [6]),
        .I3(\B_V_data_1_payload_A[13]_i_368_n_0 ),
        .O(\B_V_data_1_payload_A[13]_i_375_n_0 ));
  (* HLUTNM = "lutpair86" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \B_V_data_1_payload_A[13]_i_376 
       (.I0(p_reg_reg_n_100),
        .I1(\B_V_data_1_payload_A_reg[13]_i_133_0 [5]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_133_1 [5]),
        .I3(\B_V_data_1_payload_A[13]_i_369_n_0 ),
        .O(\B_V_data_1_payload_A[13]_i_376_n_0 ));
  (* HLUTNM = "lutpair85" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \B_V_data_1_payload_A[13]_i_377 
       (.I0(p_reg_reg_n_101),
        .I1(\B_V_data_1_payload_A_reg[13]_i_133_0 [4]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_133_1 [4]),
        .I3(\B_V_data_1_payload_A[13]_i_370_n_0 ),
        .O(\B_V_data_1_payload_A[13]_i_377_n_0 ));
  (* HLUTNM = "lutpair84" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \B_V_data_1_payload_A[13]_i_378 
       (.I0(p_reg_reg_n_102),
        .I1(\B_V_data_1_payload_A_reg[13]_i_133_0 [3]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_133_1 [3]),
        .I3(\B_V_data_1_payload_A[13]_i_371_n_0 ),
        .O(\B_V_data_1_payload_A[13]_i_378_n_0 ));
  (* HLUTNM = "lutpair83" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \B_V_data_1_payload_A[13]_i_379 
       (.I0(p_reg_reg_n_103),
        .I1(\B_V_data_1_payload_A_reg[13]_i_133_0 [2]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_133_1 [2]),
        .I3(\B_V_data_1_payload_A[13]_i_372_n_0 ),
        .O(\B_V_data_1_payload_A[13]_i_379_n_0 ));
  (* HLUTNM = "lutpair82" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \B_V_data_1_payload_A[13]_i_380 
       (.I0(p_reg_reg_n_104),
        .I1(\B_V_data_1_payload_A_reg[13]_i_133_0 [1]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_133_1 [1]),
        .I3(\B_V_data_1_payload_A[13]_i_373_n_0 ),
        .O(\B_V_data_1_payload_A[13]_i_380_n_0 ));
  (* HLUTNM = "lutpair81" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \B_V_data_1_payload_A[13]_i_381 
       (.I0(p_reg_reg_n_105),
        .I1(\B_V_data_1_payload_A_reg[13]_i_133_0 [0]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_133_1 [0]),
        .O(\B_V_data_1_payload_A[13]_i_381_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \B_V_data_1_payload_A_reg[13]_i_133 
       (.CI(\B_V_data_1_payload_A_reg[13]_i_136_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_B_V_data_1_payload_A_reg[13]_i_133_CO_UNCONNECTED [7:5],\B_V_data_1_payload_A_reg[13]_i_133_n_3 ,\B_V_data_1_payload_A_reg[13]_i_133_n_4 ,\B_V_data_1_payload_A_reg[13]_i_133_n_5 ,\B_V_data_1_payload_A_reg[13]_i_133_n_6 ,\B_V_data_1_payload_A_reg[13]_i_133_n_7 }),
        .DI({1'b0,1'b0,1'b0,\B_V_data_1_payload_A[13]_i_326_n_0 ,\B_V_data_1_payload_A[13]_i_327_n_0 ,\B_V_data_1_payload_A[13]_i_328_n_0 ,\B_V_data_1_payload_A[13]_i_329_n_0 ,\B_V_data_1_payload_A[13]_i_330_n_0 }),
        .O({\NLW_B_V_data_1_payload_A_reg[13]_i_133_O_UNCONNECTED [7:6],\B_V_data_1_payload_A[13]_i_336_0 }),
        .S({1'b0,1'b0,S,\B_V_data_1_payload_A[13]_i_332_n_0 ,\B_V_data_1_payload_A[13]_i_333_n_0 ,\B_V_data_1_payload_A[13]_i_334_n_0 ,\B_V_data_1_payload_A[13]_i_335_n_0 ,\B_V_data_1_payload_A[13]_i_336_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \B_V_data_1_payload_A_reg[13]_i_136 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\B_V_data_1_payload_A_reg[13]_i_136_n_0 ,\B_V_data_1_payload_A_reg[13]_i_136_n_1 ,\B_V_data_1_payload_A_reg[13]_i_136_n_2 ,\B_V_data_1_payload_A_reg[13]_i_136_n_3 ,\B_V_data_1_payload_A_reg[13]_i_136_n_4 ,\B_V_data_1_payload_A_reg[13]_i_136_n_5 ,\B_V_data_1_payload_A_reg[13]_i_136_n_6 ,\B_V_data_1_payload_A_reg[13]_i_136_n_7 }),
        .DI({\B_V_data_1_payload_A[13]_i_367_n_0 ,\B_V_data_1_payload_A[13]_i_368_n_0 ,\B_V_data_1_payload_A[13]_i_369_n_0 ,\B_V_data_1_payload_A[13]_i_370_n_0 ,\B_V_data_1_payload_A[13]_i_371_n_0 ,\B_V_data_1_payload_A[13]_i_372_n_0 ,\B_V_data_1_payload_A[13]_i_373_n_0 ,1'b0}),
        .O(O),
        .S({\B_V_data_1_payload_A[13]_i_374_n_0 ,\B_V_data_1_payload_A[13]_i_375_n_0 ,\B_V_data_1_payload_A[13]_i_376_n_0 ,\B_V_data_1_payload_A[13]_i_377_n_0 ,\B_V_data_1_payload_A[13]_i_378_n_0 ,\B_V_data_1_payload_A[13]_i_379_n_0 ,\B_V_data_1_payload_A[13]_i_380_n_0 ,\B_V_data_1_payload_A[13]_i_381_n_0 }));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    m_reg_reg
       (.A({Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_m_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_m_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_m_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(input_r_TREADY_int_regslice),
        .CEA2(CEP),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEP),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(CEP),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_m_reg_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_m_reg_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({m_reg_reg_n_106,m_reg_reg_n_107,m_reg_reg_n_108,m_reg_reg_n_109,m_reg_reg_n_110,m_reg_reg_n_111,m_reg_reg_n_112,m_reg_reg_n_113,m_reg_reg_n_114,m_reg_reg_n_115,m_reg_reg_n_116,m_reg_reg_n_117,m_reg_reg_n_118,m_reg_reg_n_119,m_reg_reg_n_120,m_reg_reg_n_121,m_reg_reg_n_122,m_reg_reg_n_123,m_reg_reg_n_124,m_reg_reg_n_125,m_reg_reg_n_126,m_reg_reg_n_127,m_reg_reg_n_128,m_reg_reg_n_129,m_reg_reg_n_130,m_reg_reg_n_131,m_reg_reg_n_132,m_reg_reg_n_133,m_reg_reg_n_134,m_reg_reg_n_135,m_reg_reg_n_136,m_reg_reg_n_137,m_reg_reg_n_138,m_reg_reg_n_139,m_reg_reg_n_140,m_reg_reg_n_141,m_reg_reg_n_142,m_reg_reg_n_143,m_reg_reg_n_144,m_reg_reg_n_145,m_reg_reg_n_146,m_reg_reg_n_147,m_reg_reg_n_148,m_reg_reg_n_149,m_reg_reg_n_150,m_reg_reg_n_151,m_reg_reg_n_152,m_reg_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_m_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_m_reg_reg_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(input_r_TREADY_int_regslice),
        .CEA2(input_r_TREADY_int_regslice),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(DSP_ALU_INST_0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(DSP_OUTPUT_INST),
        .CEP(CEP),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:14],P,p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({m_reg_reg_n_106,m_reg_reg_n_107,m_reg_reg_n_108,m_reg_reg_n_109,m_reg_reg_n_110,m_reg_reg_n_111,m_reg_reg_n_112,m_reg_reg_n_113,m_reg_reg_n_114,m_reg_reg_n_115,m_reg_reg_n_116,m_reg_reg_n_117,m_reg_reg_n_118,m_reg_reg_n_119,m_reg_reg_n_120,m_reg_reg_n_121,m_reg_reg_n_122,m_reg_reg_n_123,m_reg_reg_n_124,m_reg_reg_n_125,m_reg_reg_n_126,m_reg_reg_n_127,m_reg_reg_n_128,m_reg_reg_n_129,m_reg_reg_n_130,m_reg_reg_n_131,m_reg_reg_n_132,m_reg_reg_n_133,m_reg_reg_n_134,m_reg_reg_n_135,m_reg_reg_n_136,m_reg_reg_n_137,m_reg_reg_n_138,m_reg_reg_n_139,m_reg_reg_n_140,m_reg_reg_n_141,m_reg_reg_n_142,m_reg_reg_n_143,m_reg_reg_n_144,m_reg_reg_n_145,m_reg_reg_n_146,m_reg_reg_n_147,m_reg_reg_n_148,m_reg_reg_n_149,m_reg_reg_n_150,m_reg_reg_n_151,m_reg_reg_n_152,m_reg_reg_n_153}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(RSTB),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "fir_stream_mac_muladd_8s_8s_14s_14_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_muladd_8s_8s_14s_14_4_1_DSP48_0_53
   (P,
    input_r_TREADY_int_regslice,
    CEP,
    ap_clk,
    DSP_ALU_INST,
    Q,
    DSP_ALU_INST_0,
    DSP_OUTPUT_INST,
    RSTB,
    DSP_ALU_INST_1,
    DSP_ALU_INST_2);
  output [13:0]P;
  input input_r_TREADY_int_regslice;
  input CEP;
  input ap_clk;
  input [7:0]DSP_ALU_INST;
  input [7:0]Q;
  input [0:0]DSP_ALU_INST_0;
  input [0:0]DSP_OUTPUT_INST;
  input RSTB;
  input [7:0]DSP_ALU_INST_1;
  input [7:0]DSP_ALU_INST_2;

  wire CEP;
  wire [7:0]DSP_ALU_INST;
  wire [0:0]DSP_ALU_INST_0;
  wire [7:0]DSP_ALU_INST_1;
  wire [7:0]DSP_ALU_INST_2;
  wire [0:0]DSP_OUTPUT_INST;
  wire [13:0]P;
  wire [7:0]Q;
  wire RSTB;
  wire ap_clk;
  wire input_r_TREADY_int_regslice;
  wire m_reg_reg_n_106;
  wire m_reg_reg_n_107;
  wire m_reg_reg_n_108;
  wire m_reg_reg_n_109;
  wire m_reg_reg_n_110;
  wire m_reg_reg_n_111;
  wire m_reg_reg_n_112;
  wire m_reg_reg_n_113;
  wire m_reg_reg_n_114;
  wire m_reg_reg_n_115;
  wire m_reg_reg_n_116;
  wire m_reg_reg_n_117;
  wire m_reg_reg_n_118;
  wire m_reg_reg_n_119;
  wire m_reg_reg_n_120;
  wire m_reg_reg_n_121;
  wire m_reg_reg_n_122;
  wire m_reg_reg_n_123;
  wire m_reg_reg_n_124;
  wire m_reg_reg_n_125;
  wire m_reg_reg_n_126;
  wire m_reg_reg_n_127;
  wire m_reg_reg_n_128;
  wire m_reg_reg_n_129;
  wire m_reg_reg_n_130;
  wire m_reg_reg_n_131;
  wire m_reg_reg_n_132;
  wire m_reg_reg_n_133;
  wire m_reg_reg_n_134;
  wire m_reg_reg_n_135;
  wire m_reg_reg_n_136;
  wire m_reg_reg_n_137;
  wire m_reg_reg_n_138;
  wire m_reg_reg_n_139;
  wire m_reg_reg_n_140;
  wire m_reg_reg_n_141;
  wire m_reg_reg_n_142;
  wire m_reg_reg_n_143;
  wire m_reg_reg_n_144;
  wire m_reg_reg_n_145;
  wire m_reg_reg_n_146;
  wire m_reg_reg_n_147;
  wire m_reg_reg_n_148;
  wire m_reg_reg_n_149;
  wire m_reg_reg_n_150;
  wire m_reg_reg_n_151;
  wire m_reg_reg_n_152;
  wire m_reg_reg_n_153;
  wire NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_m_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_m_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_m_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_m_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_m_reg_reg_P_UNCONNECTED;
  wire [7:0]NLW_m_reg_reg_XOROUT_UNCONNECTED;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:14]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    m_reg_reg
       (.A({Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_m_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_m_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_m_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(input_r_TREADY_int_regslice),
        .CEA2(CEP),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEP),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(CEP),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_m_reg_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_m_reg_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({m_reg_reg_n_106,m_reg_reg_n_107,m_reg_reg_n_108,m_reg_reg_n_109,m_reg_reg_n_110,m_reg_reg_n_111,m_reg_reg_n_112,m_reg_reg_n_113,m_reg_reg_n_114,m_reg_reg_n_115,m_reg_reg_n_116,m_reg_reg_n_117,m_reg_reg_n_118,m_reg_reg_n_119,m_reg_reg_n_120,m_reg_reg_n_121,m_reg_reg_n_122,m_reg_reg_n_123,m_reg_reg_n_124,m_reg_reg_n_125,m_reg_reg_n_126,m_reg_reg_n_127,m_reg_reg_n_128,m_reg_reg_n_129,m_reg_reg_n_130,m_reg_reg_n_131,m_reg_reg_n_132,m_reg_reg_n_133,m_reg_reg_n_134,m_reg_reg_n_135,m_reg_reg_n_136,m_reg_reg_n_137,m_reg_reg_n_138,m_reg_reg_n_139,m_reg_reg_n_140,m_reg_reg_n_141,m_reg_reg_n_142,m_reg_reg_n_143,m_reg_reg_n_144,m_reg_reg_n_145,m_reg_reg_n_146,m_reg_reg_n_147,m_reg_reg_n_148,m_reg_reg_n_149,m_reg_reg_n_150,m_reg_reg_n_151,m_reg_reg_n_152,m_reg_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_m_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_m_reg_reg_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(input_r_TREADY_int_regslice),
        .CEA2(input_r_TREADY_int_regslice),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(DSP_ALU_INST_0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(DSP_OUTPUT_INST),
        .CEP(CEP),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:14],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({m_reg_reg_n_106,m_reg_reg_n_107,m_reg_reg_n_108,m_reg_reg_n_109,m_reg_reg_n_110,m_reg_reg_n_111,m_reg_reg_n_112,m_reg_reg_n_113,m_reg_reg_n_114,m_reg_reg_n_115,m_reg_reg_n_116,m_reg_reg_n_117,m_reg_reg_n_118,m_reg_reg_n_119,m_reg_reg_n_120,m_reg_reg_n_121,m_reg_reg_n_122,m_reg_reg_n_123,m_reg_reg_n_124,m_reg_reg_n_125,m_reg_reg_n_126,m_reg_reg_n_127,m_reg_reg_n_128,m_reg_reg_n_129,m_reg_reg_n_130,m_reg_reg_n_131,m_reg_reg_n_132,m_reg_reg_n_133,m_reg_reg_n_134,m_reg_reg_n_135,m_reg_reg_n_136,m_reg_reg_n_137,m_reg_reg_n_138,m_reg_reg_n_139,m_reg_reg_n_140,m_reg_reg_n_141,m_reg_reg_n_142,m_reg_reg_n_143,m_reg_reg_n_144,m_reg_reg_n_145,m_reg_reg_n_146,m_reg_reg_n_147,m_reg_reg_n_148,m_reg_reg_n_149,m_reg_reg_n_150,m_reg_reg_n_151,m_reg_reg_n_152,m_reg_reg_n_153}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(RSTB),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "fir_stream_mac_muladd_8s_8s_14s_14_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_muladd_8s_8s_14s_14_4_1_DSP48_0_54
   (P,
    S,
    input_r_TREADY_int_regslice,
    CEP,
    ap_clk,
    DSP_ALU_INST,
    Q,
    DSP_ALU_INST_0,
    DSP_OUTPUT_INST,
    RSTB,
    DSP_ALU_INST_1,
    DSP_ALU_INST_2,
    \B_V_data_1_payload_A_reg[13]_i_132 ,
    \B_V_data_1_payload_A_reg[13]_i_132_0 );
  output [12:0]P;
  output [0:0]S;
  input input_r_TREADY_int_regslice;
  input CEP;
  input ap_clk;
  input [7:0]DSP_ALU_INST;
  input [7:0]Q;
  input [0:0]DSP_ALU_INST_0;
  input [0:0]DSP_OUTPUT_INST;
  input RSTB;
  input [7:0]DSP_ALU_INST_1;
  input [7:0]DSP_ALU_INST_2;
  input [1:0]\B_V_data_1_payload_A_reg[13]_i_132 ;
  input [1:0]\B_V_data_1_payload_A_reg[13]_i_132_0 ;

  wire [1:0]\B_V_data_1_payload_A_reg[13]_i_132 ;
  wire [1:0]\B_V_data_1_payload_A_reg[13]_i_132_0 ;
  wire CEP;
  wire [7:0]DSP_ALU_INST;
  wire [0:0]DSP_ALU_INST_0;
  wire [7:0]DSP_ALU_INST_1;
  wire [7:0]DSP_ALU_INST_2;
  wire [0:0]DSP_OUTPUT_INST;
  wire [12:0]P;
  wire [7:0]Q;
  wire RSTB;
  wire [0:0]S;
  wire ap_clk;
  wire input_r_TREADY_int_regslice;
  wire m_reg_reg_n_106;
  wire m_reg_reg_n_107;
  wire m_reg_reg_n_108;
  wire m_reg_reg_n_109;
  wire m_reg_reg_n_110;
  wire m_reg_reg_n_111;
  wire m_reg_reg_n_112;
  wire m_reg_reg_n_113;
  wire m_reg_reg_n_114;
  wire m_reg_reg_n_115;
  wire m_reg_reg_n_116;
  wire m_reg_reg_n_117;
  wire m_reg_reg_n_118;
  wire m_reg_reg_n_119;
  wire m_reg_reg_n_120;
  wire m_reg_reg_n_121;
  wire m_reg_reg_n_122;
  wire m_reg_reg_n_123;
  wire m_reg_reg_n_124;
  wire m_reg_reg_n_125;
  wire m_reg_reg_n_126;
  wire m_reg_reg_n_127;
  wire m_reg_reg_n_128;
  wire m_reg_reg_n_129;
  wire m_reg_reg_n_130;
  wire m_reg_reg_n_131;
  wire m_reg_reg_n_132;
  wire m_reg_reg_n_133;
  wire m_reg_reg_n_134;
  wire m_reg_reg_n_135;
  wire m_reg_reg_n_136;
  wire m_reg_reg_n_137;
  wire m_reg_reg_n_138;
  wire m_reg_reg_n_139;
  wire m_reg_reg_n_140;
  wire m_reg_reg_n_141;
  wire m_reg_reg_n_142;
  wire m_reg_reg_n_143;
  wire m_reg_reg_n_144;
  wire m_reg_reg_n_145;
  wire m_reg_reg_n_146;
  wire m_reg_reg_n_147;
  wire m_reg_reg_n_148;
  wire m_reg_reg_n_149;
  wire m_reg_reg_n_150;
  wire m_reg_reg_n_151;
  wire m_reg_reg_n_152;
  wire m_reg_reg_n_153;
  wire p_reg_reg_n_92;
  wire NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_m_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_m_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_m_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_m_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_m_reg_reg_P_UNCONNECTED;
  wire [7:0]NLW_m_reg_reg_XOROUT_UNCONNECTED;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:14]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \B_V_data_1_payload_A[13]_i_320 
       (.I0(P[12]),
        .I1(\B_V_data_1_payload_A_reg[13]_i_132 [0]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_132_0 [0]),
        .I3(\B_V_data_1_payload_A_reg[13]_i_132 [1]),
        .I4(\B_V_data_1_payload_A_reg[13]_i_132_0 [1]),
        .I5(p_reg_reg_n_92),
        .O(S));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    m_reg_reg
       (.A({Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_m_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_m_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_m_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(input_r_TREADY_int_regslice),
        .CEA2(CEP),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEP),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(CEP),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_m_reg_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_m_reg_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({m_reg_reg_n_106,m_reg_reg_n_107,m_reg_reg_n_108,m_reg_reg_n_109,m_reg_reg_n_110,m_reg_reg_n_111,m_reg_reg_n_112,m_reg_reg_n_113,m_reg_reg_n_114,m_reg_reg_n_115,m_reg_reg_n_116,m_reg_reg_n_117,m_reg_reg_n_118,m_reg_reg_n_119,m_reg_reg_n_120,m_reg_reg_n_121,m_reg_reg_n_122,m_reg_reg_n_123,m_reg_reg_n_124,m_reg_reg_n_125,m_reg_reg_n_126,m_reg_reg_n_127,m_reg_reg_n_128,m_reg_reg_n_129,m_reg_reg_n_130,m_reg_reg_n_131,m_reg_reg_n_132,m_reg_reg_n_133,m_reg_reg_n_134,m_reg_reg_n_135,m_reg_reg_n_136,m_reg_reg_n_137,m_reg_reg_n_138,m_reg_reg_n_139,m_reg_reg_n_140,m_reg_reg_n_141,m_reg_reg_n_142,m_reg_reg_n_143,m_reg_reg_n_144,m_reg_reg_n_145,m_reg_reg_n_146,m_reg_reg_n_147,m_reg_reg_n_148,m_reg_reg_n_149,m_reg_reg_n_150,m_reg_reg_n_151,m_reg_reg_n_152,m_reg_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_m_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_m_reg_reg_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(input_r_TREADY_int_regslice),
        .CEA2(input_r_TREADY_int_regslice),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(DSP_ALU_INST_0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(DSP_OUTPUT_INST),
        .CEP(CEP),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:14],p_reg_reg_n_92,P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({m_reg_reg_n_106,m_reg_reg_n_107,m_reg_reg_n_108,m_reg_reg_n_109,m_reg_reg_n_110,m_reg_reg_n_111,m_reg_reg_n_112,m_reg_reg_n_113,m_reg_reg_n_114,m_reg_reg_n_115,m_reg_reg_n_116,m_reg_reg_n_117,m_reg_reg_n_118,m_reg_reg_n_119,m_reg_reg_n_120,m_reg_reg_n_121,m_reg_reg_n_122,m_reg_reg_n_123,m_reg_reg_n_124,m_reg_reg_n_125,m_reg_reg_n_126,m_reg_reg_n_127,m_reg_reg_n_128,m_reg_reg_n_129,m_reg_reg_n_130,m_reg_reg_n_131,m_reg_reg_n_132,m_reg_reg_n_133,m_reg_reg_n_134,m_reg_reg_n_135,m_reg_reg_n_136,m_reg_reg_n_137,m_reg_reg_n_138,m_reg_reg_n_139,m_reg_reg_n_140,m_reg_reg_n_141,m_reg_reg_n_142,m_reg_reg_n_143,m_reg_reg_n_144,m_reg_reg_n_145,m_reg_reg_n_146,m_reg_reg_n_147,m_reg_reg_n_148,m_reg_reg_n_149,m_reg_reg_n_150,m_reg_reg_n_151,m_reg_reg_n_152,m_reg_reg_n_153}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(RSTB),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "fir_stream_mac_muladd_8s_8s_14s_14_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_muladd_8s_8s_14s_14_4_1_DSP48_0_55
   (P,
    O,
    \B_V_data_1_payload_A[13]_i_247_0 ,
    input_r_TREADY_int_regslice,
    CEP,
    ap_clk,
    DSP_ALU_INST,
    Q,
    DSP_ALU_INST_0,
    DSP_OUTPUT_INST,
    RSTB,
    DSP_ALU_INST_1,
    DSP_ALU_INST_2,
    S,
    \B_V_data_1_payload_A_reg[13]_i_126_0 ,
    \B_V_data_1_payload_A_reg[13]_i_126_1 );
  output [1:0]P;
  output [7:0]O;
  output [5:0]\B_V_data_1_payload_A[13]_i_247_0 ;
  input input_r_TREADY_int_regslice;
  input CEP;
  input ap_clk;
  input [7:0]DSP_ALU_INST;
  input [7:0]Q;
  input [0:0]DSP_ALU_INST_0;
  input [0:0]DSP_OUTPUT_INST;
  input RSTB;
  input [7:0]DSP_ALU_INST_1;
  input [7:0]DSP_ALU_INST_2;
  input [0:0]S;
  input [12:0]\B_V_data_1_payload_A_reg[13]_i_126_0 ;
  input [12:0]\B_V_data_1_payload_A_reg[13]_i_126_1 ;

  wire \B_V_data_1_payload_A[13]_i_237_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_238_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_239_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_240_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_241_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_243_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_244_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_245_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_246_n_0 ;
  wire [5:0]\B_V_data_1_payload_A[13]_i_247_0 ;
  wire \B_V_data_1_payload_A[13]_i_247_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_274_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_275_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_276_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_277_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_278_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_279_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_280_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_281_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_282_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_283_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_284_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_285_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_286_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_287_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_288_n_0 ;
  wire [12:0]\B_V_data_1_payload_A_reg[13]_i_126_0 ;
  wire [12:0]\B_V_data_1_payload_A_reg[13]_i_126_1 ;
  wire \B_V_data_1_payload_A_reg[13]_i_126_n_3 ;
  wire \B_V_data_1_payload_A_reg[13]_i_126_n_4 ;
  wire \B_V_data_1_payload_A_reg[13]_i_126_n_5 ;
  wire \B_V_data_1_payload_A_reg[13]_i_126_n_6 ;
  wire \B_V_data_1_payload_A_reg[13]_i_126_n_7 ;
  wire \B_V_data_1_payload_A_reg[13]_i_129_n_0 ;
  wire \B_V_data_1_payload_A_reg[13]_i_129_n_1 ;
  wire \B_V_data_1_payload_A_reg[13]_i_129_n_2 ;
  wire \B_V_data_1_payload_A_reg[13]_i_129_n_3 ;
  wire \B_V_data_1_payload_A_reg[13]_i_129_n_4 ;
  wire \B_V_data_1_payload_A_reg[13]_i_129_n_5 ;
  wire \B_V_data_1_payload_A_reg[13]_i_129_n_6 ;
  wire \B_V_data_1_payload_A_reg[13]_i_129_n_7 ;
  wire CEP;
  wire [7:0]DSP_ALU_INST;
  wire [0:0]DSP_ALU_INST_0;
  wire [7:0]DSP_ALU_INST_1;
  wire [7:0]DSP_ALU_INST_2;
  wire [0:0]DSP_OUTPUT_INST;
  wire [7:0]O;
  wire [1:0]P;
  wire [7:0]Q;
  wire RSTB;
  wire [0:0]S;
  wire ap_clk;
  wire input_r_TREADY_int_regslice;
  wire m_reg_reg_n_106;
  wire m_reg_reg_n_107;
  wire m_reg_reg_n_108;
  wire m_reg_reg_n_109;
  wire m_reg_reg_n_110;
  wire m_reg_reg_n_111;
  wire m_reg_reg_n_112;
  wire m_reg_reg_n_113;
  wire m_reg_reg_n_114;
  wire m_reg_reg_n_115;
  wire m_reg_reg_n_116;
  wire m_reg_reg_n_117;
  wire m_reg_reg_n_118;
  wire m_reg_reg_n_119;
  wire m_reg_reg_n_120;
  wire m_reg_reg_n_121;
  wire m_reg_reg_n_122;
  wire m_reg_reg_n_123;
  wire m_reg_reg_n_124;
  wire m_reg_reg_n_125;
  wire m_reg_reg_n_126;
  wire m_reg_reg_n_127;
  wire m_reg_reg_n_128;
  wire m_reg_reg_n_129;
  wire m_reg_reg_n_130;
  wire m_reg_reg_n_131;
  wire m_reg_reg_n_132;
  wire m_reg_reg_n_133;
  wire m_reg_reg_n_134;
  wire m_reg_reg_n_135;
  wire m_reg_reg_n_136;
  wire m_reg_reg_n_137;
  wire m_reg_reg_n_138;
  wire m_reg_reg_n_139;
  wire m_reg_reg_n_140;
  wire m_reg_reg_n_141;
  wire m_reg_reg_n_142;
  wire m_reg_reg_n_143;
  wire m_reg_reg_n_144;
  wire m_reg_reg_n_145;
  wire m_reg_reg_n_146;
  wire m_reg_reg_n_147;
  wire m_reg_reg_n_148;
  wire m_reg_reg_n_149;
  wire m_reg_reg_n_150;
  wire m_reg_reg_n_151;
  wire m_reg_reg_n_152;
  wire m_reg_reg_n_153;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_94;
  wire p_reg_reg_n_95;
  wire p_reg_reg_n_96;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_98;
  wire p_reg_reg_n_99;
  wire [7:5]\NLW_B_V_data_1_payload_A_reg[13]_i_126_CO_UNCONNECTED ;
  wire [7:6]\NLW_B_V_data_1_payload_A_reg[13]_i_126_O_UNCONNECTED ;
  wire NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_m_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_m_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_m_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_m_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_m_reg_reg_P_UNCONNECTED;
  wire [7:0]NLW_m_reg_reg_XOROUT_UNCONNECTED;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:14]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  (* HLUTNM = "lutpair68" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \B_V_data_1_payload_A[13]_i_237 
       (.I0(p_reg_reg_n_94),
        .I1(\B_V_data_1_payload_A_reg[13]_i_126_0 [11]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_126_1 [11]),
        .O(\B_V_data_1_payload_A[13]_i_237_n_0 ));
  (* HLUTNM = "lutpair67" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \B_V_data_1_payload_A[13]_i_238 
       (.I0(p_reg_reg_n_95),
        .I1(\B_V_data_1_payload_A_reg[13]_i_126_0 [10]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_126_1 [10]),
        .O(\B_V_data_1_payload_A[13]_i_238_n_0 ));
  (* HLUTNM = "lutpair66" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \B_V_data_1_payload_A[13]_i_239 
       (.I0(p_reg_reg_n_96),
        .I1(\B_V_data_1_payload_A_reg[13]_i_126_0 [9]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_126_1 [9]),
        .O(\B_V_data_1_payload_A[13]_i_239_n_0 ));
  (* HLUTNM = "lutpair65" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \B_V_data_1_payload_A[13]_i_240 
       (.I0(p_reg_reg_n_97),
        .I1(\B_V_data_1_payload_A_reg[13]_i_126_0 [8]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_126_1 [8]),
        .O(\B_V_data_1_payload_A[13]_i_240_n_0 ));
  (* HLUTNM = "lutpair64" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \B_V_data_1_payload_A[13]_i_241 
       (.I0(p_reg_reg_n_98),
        .I1(\B_V_data_1_payload_A_reg[13]_i_126_0 [7]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_126_1 [7]),
        .O(\B_V_data_1_payload_A[13]_i_241_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \B_V_data_1_payload_A[13]_i_243 
       (.I0(\B_V_data_1_payload_A[13]_i_237_n_0 ),
        .I1(\B_V_data_1_payload_A_reg[13]_i_126_0 [12]),
        .I2(P[0]),
        .I3(\B_V_data_1_payload_A_reg[13]_i_126_1 [12]),
        .O(\B_V_data_1_payload_A[13]_i_243_n_0 ));
  (* HLUTNM = "lutpair68" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \B_V_data_1_payload_A[13]_i_244 
       (.I0(p_reg_reg_n_94),
        .I1(\B_V_data_1_payload_A_reg[13]_i_126_0 [11]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_126_1 [11]),
        .I3(\B_V_data_1_payload_A[13]_i_238_n_0 ),
        .O(\B_V_data_1_payload_A[13]_i_244_n_0 ));
  (* HLUTNM = "lutpair67" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \B_V_data_1_payload_A[13]_i_245 
       (.I0(p_reg_reg_n_95),
        .I1(\B_V_data_1_payload_A_reg[13]_i_126_0 [10]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_126_1 [10]),
        .I3(\B_V_data_1_payload_A[13]_i_239_n_0 ),
        .O(\B_V_data_1_payload_A[13]_i_245_n_0 ));
  (* HLUTNM = "lutpair66" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \B_V_data_1_payload_A[13]_i_246 
       (.I0(p_reg_reg_n_96),
        .I1(\B_V_data_1_payload_A_reg[13]_i_126_0 [9]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_126_1 [9]),
        .I3(\B_V_data_1_payload_A[13]_i_240_n_0 ),
        .O(\B_V_data_1_payload_A[13]_i_246_n_0 ));
  (* HLUTNM = "lutpair65" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \B_V_data_1_payload_A[13]_i_247 
       (.I0(p_reg_reg_n_97),
        .I1(\B_V_data_1_payload_A_reg[13]_i_126_0 [8]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_126_1 [8]),
        .I3(\B_V_data_1_payload_A[13]_i_241_n_0 ),
        .O(\B_V_data_1_payload_A[13]_i_247_n_0 ));
  (* HLUTNM = "lutpair63" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \B_V_data_1_payload_A[13]_i_274 
       (.I0(p_reg_reg_n_99),
        .I1(\B_V_data_1_payload_A_reg[13]_i_126_0 [6]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_126_1 [6]),
        .O(\B_V_data_1_payload_A[13]_i_274_n_0 ));
  (* HLUTNM = "lutpair62" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \B_V_data_1_payload_A[13]_i_275 
       (.I0(p_reg_reg_n_100),
        .I1(\B_V_data_1_payload_A_reg[13]_i_126_0 [5]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_126_1 [5]),
        .O(\B_V_data_1_payload_A[13]_i_275_n_0 ));
  (* HLUTNM = "lutpair61" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \B_V_data_1_payload_A[13]_i_276 
       (.I0(p_reg_reg_n_101),
        .I1(\B_V_data_1_payload_A_reg[13]_i_126_0 [4]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_126_1 [4]),
        .O(\B_V_data_1_payload_A[13]_i_276_n_0 ));
  (* HLUTNM = "lutpair60" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \B_V_data_1_payload_A[13]_i_277 
       (.I0(p_reg_reg_n_102),
        .I1(\B_V_data_1_payload_A_reg[13]_i_126_0 [3]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_126_1 [3]),
        .O(\B_V_data_1_payload_A[13]_i_277_n_0 ));
  (* HLUTNM = "lutpair59" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \B_V_data_1_payload_A[13]_i_278 
       (.I0(p_reg_reg_n_103),
        .I1(\B_V_data_1_payload_A_reg[13]_i_126_0 [2]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_126_1 [2]),
        .O(\B_V_data_1_payload_A[13]_i_278_n_0 ));
  (* HLUTNM = "lutpair58" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \B_V_data_1_payload_A[13]_i_279 
       (.I0(p_reg_reg_n_104),
        .I1(\B_V_data_1_payload_A_reg[13]_i_126_0 [1]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_126_1 [1]),
        .O(\B_V_data_1_payload_A[13]_i_279_n_0 ));
  (* HLUTNM = "lutpair57" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \B_V_data_1_payload_A[13]_i_280 
       (.I0(p_reg_reg_n_105),
        .I1(\B_V_data_1_payload_A_reg[13]_i_126_0 [0]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_126_1 [0]),
        .O(\B_V_data_1_payload_A[13]_i_280_n_0 ));
  (* HLUTNM = "lutpair64" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \B_V_data_1_payload_A[13]_i_281 
       (.I0(p_reg_reg_n_98),
        .I1(\B_V_data_1_payload_A_reg[13]_i_126_0 [7]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_126_1 [7]),
        .I3(\B_V_data_1_payload_A[13]_i_274_n_0 ),
        .O(\B_V_data_1_payload_A[13]_i_281_n_0 ));
  (* HLUTNM = "lutpair63" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \B_V_data_1_payload_A[13]_i_282 
       (.I0(p_reg_reg_n_99),
        .I1(\B_V_data_1_payload_A_reg[13]_i_126_0 [6]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_126_1 [6]),
        .I3(\B_V_data_1_payload_A[13]_i_275_n_0 ),
        .O(\B_V_data_1_payload_A[13]_i_282_n_0 ));
  (* HLUTNM = "lutpair62" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \B_V_data_1_payload_A[13]_i_283 
       (.I0(p_reg_reg_n_100),
        .I1(\B_V_data_1_payload_A_reg[13]_i_126_0 [5]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_126_1 [5]),
        .I3(\B_V_data_1_payload_A[13]_i_276_n_0 ),
        .O(\B_V_data_1_payload_A[13]_i_283_n_0 ));
  (* HLUTNM = "lutpair61" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \B_V_data_1_payload_A[13]_i_284 
       (.I0(p_reg_reg_n_101),
        .I1(\B_V_data_1_payload_A_reg[13]_i_126_0 [4]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_126_1 [4]),
        .I3(\B_V_data_1_payload_A[13]_i_277_n_0 ),
        .O(\B_V_data_1_payload_A[13]_i_284_n_0 ));
  (* HLUTNM = "lutpair60" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \B_V_data_1_payload_A[13]_i_285 
       (.I0(p_reg_reg_n_102),
        .I1(\B_V_data_1_payload_A_reg[13]_i_126_0 [3]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_126_1 [3]),
        .I3(\B_V_data_1_payload_A[13]_i_278_n_0 ),
        .O(\B_V_data_1_payload_A[13]_i_285_n_0 ));
  (* HLUTNM = "lutpair59" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \B_V_data_1_payload_A[13]_i_286 
       (.I0(p_reg_reg_n_103),
        .I1(\B_V_data_1_payload_A_reg[13]_i_126_0 [2]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_126_1 [2]),
        .I3(\B_V_data_1_payload_A[13]_i_279_n_0 ),
        .O(\B_V_data_1_payload_A[13]_i_286_n_0 ));
  (* HLUTNM = "lutpair58" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \B_V_data_1_payload_A[13]_i_287 
       (.I0(p_reg_reg_n_104),
        .I1(\B_V_data_1_payload_A_reg[13]_i_126_0 [1]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_126_1 [1]),
        .I3(\B_V_data_1_payload_A[13]_i_280_n_0 ),
        .O(\B_V_data_1_payload_A[13]_i_287_n_0 ));
  (* HLUTNM = "lutpair57" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \B_V_data_1_payload_A[13]_i_288 
       (.I0(p_reg_reg_n_105),
        .I1(\B_V_data_1_payload_A_reg[13]_i_126_0 [0]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_126_1 [0]),
        .O(\B_V_data_1_payload_A[13]_i_288_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \B_V_data_1_payload_A_reg[13]_i_126 
       (.CI(\B_V_data_1_payload_A_reg[13]_i_129_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_B_V_data_1_payload_A_reg[13]_i_126_CO_UNCONNECTED [7:5],\B_V_data_1_payload_A_reg[13]_i_126_n_3 ,\B_V_data_1_payload_A_reg[13]_i_126_n_4 ,\B_V_data_1_payload_A_reg[13]_i_126_n_5 ,\B_V_data_1_payload_A_reg[13]_i_126_n_6 ,\B_V_data_1_payload_A_reg[13]_i_126_n_7 }),
        .DI({1'b0,1'b0,1'b0,\B_V_data_1_payload_A[13]_i_237_n_0 ,\B_V_data_1_payload_A[13]_i_238_n_0 ,\B_V_data_1_payload_A[13]_i_239_n_0 ,\B_V_data_1_payload_A[13]_i_240_n_0 ,\B_V_data_1_payload_A[13]_i_241_n_0 }),
        .O({\NLW_B_V_data_1_payload_A_reg[13]_i_126_O_UNCONNECTED [7:6],\B_V_data_1_payload_A[13]_i_247_0 }),
        .S({1'b0,1'b0,S,\B_V_data_1_payload_A[13]_i_243_n_0 ,\B_V_data_1_payload_A[13]_i_244_n_0 ,\B_V_data_1_payload_A[13]_i_245_n_0 ,\B_V_data_1_payload_A[13]_i_246_n_0 ,\B_V_data_1_payload_A[13]_i_247_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \B_V_data_1_payload_A_reg[13]_i_129 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\B_V_data_1_payload_A_reg[13]_i_129_n_0 ,\B_V_data_1_payload_A_reg[13]_i_129_n_1 ,\B_V_data_1_payload_A_reg[13]_i_129_n_2 ,\B_V_data_1_payload_A_reg[13]_i_129_n_3 ,\B_V_data_1_payload_A_reg[13]_i_129_n_4 ,\B_V_data_1_payload_A_reg[13]_i_129_n_5 ,\B_V_data_1_payload_A_reg[13]_i_129_n_6 ,\B_V_data_1_payload_A_reg[13]_i_129_n_7 }),
        .DI({\B_V_data_1_payload_A[13]_i_274_n_0 ,\B_V_data_1_payload_A[13]_i_275_n_0 ,\B_V_data_1_payload_A[13]_i_276_n_0 ,\B_V_data_1_payload_A[13]_i_277_n_0 ,\B_V_data_1_payload_A[13]_i_278_n_0 ,\B_V_data_1_payload_A[13]_i_279_n_0 ,\B_V_data_1_payload_A[13]_i_280_n_0 ,1'b0}),
        .O(O),
        .S({\B_V_data_1_payload_A[13]_i_281_n_0 ,\B_V_data_1_payload_A[13]_i_282_n_0 ,\B_V_data_1_payload_A[13]_i_283_n_0 ,\B_V_data_1_payload_A[13]_i_284_n_0 ,\B_V_data_1_payload_A[13]_i_285_n_0 ,\B_V_data_1_payload_A[13]_i_286_n_0 ,\B_V_data_1_payload_A[13]_i_287_n_0 ,\B_V_data_1_payload_A[13]_i_288_n_0 }));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    m_reg_reg
       (.A({Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_m_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_m_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_m_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(input_r_TREADY_int_regslice),
        .CEA2(CEP),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEP),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(CEP),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_m_reg_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_m_reg_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({m_reg_reg_n_106,m_reg_reg_n_107,m_reg_reg_n_108,m_reg_reg_n_109,m_reg_reg_n_110,m_reg_reg_n_111,m_reg_reg_n_112,m_reg_reg_n_113,m_reg_reg_n_114,m_reg_reg_n_115,m_reg_reg_n_116,m_reg_reg_n_117,m_reg_reg_n_118,m_reg_reg_n_119,m_reg_reg_n_120,m_reg_reg_n_121,m_reg_reg_n_122,m_reg_reg_n_123,m_reg_reg_n_124,m_reg_reg_n_125,m_reg_reg_n_126,m_reg_reg_n_127,m_reg_reg_n_128,m_reg_reg_n_129,m_reg_reg_n_130,m_reg_reg_n_131,m_reg_reg_n_132,m_reg_reg_n_133,m_reg_reg_n_134,m_reg_reg_n_135,m_reg_reg_n_136,m_reg_reg_n_137,m_reg_reg_n_138,m_reg_reg_n_139,m_reg_reg_n_140,m_reg_reg_n_141,m_reg_reg_n_142,m_reg_reg_n_143,m_reg_reg_n_144,m_reg_reg_n_145,m_reg_reg_n_146,m_reg_reg_n_147,m_reg_reg_n_148,m_reg_reg_n_149,m_reg_reg_n_150,m_reg_reg_n_151,m_reg_reg_n_152,m_reg_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_m_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_m_reg_reg_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(input_r_TREADY_int_regslice),
        .CEA2(input_r_TREADY_int_regslice),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(DSP_ALU_INST_0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(DSP_OUTPUT_INST),
        .CEP(CEP),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:14],P,p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({m_reg_reg_n_106,m_reg_reg_n_107,m_reg_reg_n_108,m_reg_reg_n_109,m_reg_reg_n_110,m_reg_reg_n_111,m_reg_reg_n_112,m_reg_reg_n_113,m_reg_reg_n_114,m_reg_reg_n_115,m_reg_reg_n_116,m_reg_reg_n_117,m_reg_reg_n_118,m_reg_reg_n_119,m_reg_reg_n_120,m_reg_reg_n_121,m_reg_reg_n_122,m_reg_reg_n_123,m_reg_reg_n_124,m_reg_reg_n_125,m_reg_reg_n_126,m_reg_reg_n_127,m_reg_reg_n_128,m_reg_reg_n_129,m_reg_reg_n_130,m_reg_reg_n_131,m_reg_reg_n_132,m_reg_reg_n_133,m_reg_reg_n_134,m_reg_reg_n_135,m_reg_reg_n_136,m_reg_reg_n_137,m_reg_reg_n_138,m_reg_reg_n_139,m_reg_reg_n_140,m_reg_reg_n_141,m_reg_reg_n_142,m_reg_reg_n_143,m_reg_reg_n_144,m_reg_reg_n_145,m_reg_reg_n_146,m_reg_reg_n_147,m_reg_reg_n_148,m_reg_reg_n_149,m_reg_reg_n_150,m_reg_reg_n_151,m_reg_reg_n_152,m_reg_reg_n_153}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(RSTB),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "fir_stream_mac_muladd_8s_8s_14s_14_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_muladd_8s_8s_14s_14_4_1_DSP48_0_56
   (P,
    S,
    input_r_TREADY_int_regslice,
    CEP,
    ap_clk,
    DSP_ALU_INST,
    Q,
    DSP_ALU_INST_0,
    DSP_OUTPUT_INST,
    RSTB,
    DSP_ALU_INST_1,
    DSP_ALU_INST_2,
    \B_V_data_1_payload_A_reg[13]_i_131 ,
    \B_V_data_1_payload_A_reg[13]_i_131_0 );
  output [12:0]P;
  output [0:0]S;
  input input_r_TREADY_int_regslice;
  input CEP;
  input ap_clk;
  input [7:0]DSP_ALU_INST;
  input [7:0]Q;
  input [0:0]DSP_ALU_INST_0;
  input [0:0]DSP_OUTPUT_INST;
  input RSTB;
  input [7:0]DSP_ALU_INST_1;
  input [7:0]DSP_ALU_INST_2;
  input [1:0]\B_V_data_1_payload_A_reg[13]_i_131 ;
  input [1:0]\B_V_data_1_payload_A_reg[13]_i_131_0 ;

  wire [1:0]\B_V_data_1_payload_A_reg[13]_i_131 ;
  wire [1:0]\B_V_data_1_payload_A_reg[13]_i_131_0 ;
  wire CEP;
  wire [7:0]DSP_ALU_INST;
  wire [0:0]DSP_ALU_INST_0;
  wire [7:0]DSP_ALU_INST_1;
  wire [7:0]DSP_ALU_INST_2;
  wire [0:0]DSP_OUTPUT_INST;
  wire [12:0]P;
  wire [7:0]Q;
  wire RSTB;
  wire [0:0]S;
  wire ap_clk;
  wire input_r_TREADY_int_regslice;
  wire m_reg_reg_n_106;
  wire m_reg_reg_n_107;
  wire m_reg_reg_n_108;
  wire m_reg_reg_n_109;
  wire m_reg_reg_n_110;
  wire m_reg_reg_n_111;
  wire m_reg_reg_n_112;
  wire m_reg_reg_n_113;
  wire m_reg_reg_n_114;
  wire m_reg_reg_n_115;
  wire m_reg_reg_n_116;
  wire m_reg_reg_n_117;
  wire m_reg_reg_n_118;
  wire m_reg_reg_n_119;
  wire m_reg_reg_n_120;
  wire m_reg_reg_n_121;
  wire m_reg_reg_n_122;
  wire m_reg_reg_n_123;
  wire m_reg_reg_n_124;
  wire m_reg_reg_n_125;
  wire m_reg_reg_n_126;
  wire m_reg_reg_n_127;
  wire m_reg_reg_n_128;
  wire m_reg_reg_n_129;
  wire m_reg_reg_n_130;
  wire m_reg_reg_n_131;
  wire m_reg_reg_n_132;
  wire m_reg_reg_n_133;
  wire m_reg_reg_n_134;
  wire m_reg_reg_n_135;
  wire m_reg_reg_n_136;
  wire m_reg_reg_n_137;
  wire m_reg_reg_n_138;
  wire m_reg_reg_n_139;
  wire m_reg_reg_n_140;
  wire m_reg_reg_n_141;
  wire m_reg_reg_n_142;
  wire m_reg_reg_n_143;
  wire m_reg_reg_n_144;
  wire m_reg_reg_n_145;
  wire m_reg_reg_n_146;
  wire m_reg_reg_n_147;
  wire m_reg_reg_n_148;
  wire m_reg_reg_n_149;
  wire m_reg_reg_n_150;
  wire m_reg_reg_n_151;
  wire m_reg_reg_n_152;
  wire m_reg_reg_n_153;
  wire p_reg_reg_n_92;
  wire NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_m_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_m_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_m_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_m_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_m_reg_reg_P_UNCONNECTED;
  wire [7:0]NLW_m_reg_reg_XOROUT_UNCONNECTED;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:14]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \B_V_data_1_payload_A[13]_i_309 
       (.I0(P[12]),
        .I1(\B_V_data_1_payload_A_reg[13]_i_131 [0]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_131_0 [0]),
        .I3(\B_V_data_1_payload_A_reg[13]_i_131 [1]),
        .I4(\B_V_data_1_payload_A_reg[13]_i_131_0 [1]),
        .I5(p_reg_reg_n_92),
        .O(S));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    m_reg_reg
       (.A({Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_m_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_m_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_m_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(input_r_TREADY_int_regslice),
        .CEA2(CEP),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEP),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(CEP),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_m_reg_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_m_reg_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({m_reg_reg_n_106,m_reg_reg_n_107,m_reg_reg_n_108,m_reg_reg_n_109,m_reg_reg_n_110,m_reg_reg_n_111,m_reg_reg_n_112,m_reg_reg_n_113,m_reg_reg_n_114,m_reg_reg_n_115,m_reg_reg_n_116,m_reg_reg_n_117,m_reg_reg_n_118,m_reg_reg_n_119,m_reg_reg_n_120,m_reg_reg_n_121,m_reg_reg_n_122,m_reg_reg_n_123,m_reg_reg_n_124,m_reg_reg_n_125,m_reg_reg_n_126,m_reg_reg_n_127,m_reg_reg_n_128,m_reg_reg_n_129,m_reg_reg_n_130,m_reg_reg_n_131,m_reg_reg_n_132,m_reg_reg_n_133,m_reg_reg_n_134,m_reg_reg_n_135,m_reg_reg_n_136,m_reg_reg_n_137,m_reg_reg_n_138,m_reg_reg_n_139,m_reg_reg_n_140,m_reg_reg_n_141,m_reg_reg_n_142,m_reg_reg_n_143,m_reg_reg_n_144,m_reg_reg_n_145,m_reg_reg_n_146,m_reg_reg_n_147,m_reg_reg_n_148,m_reg_reg_n_149,m_reg_reg_n_150,m_reg_reg_n_151,m_reg_reg_n_152,m_reg_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_m_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_m_reg_reg_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(input_r_TREADY_int_regslice),
        .CEA2(input_r_TREADY_int_regslice),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(DSP_ALU_INST_0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(DSP_OUTPUT_INST),
        .CEP(CEP),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:14],p_reg_reg_n_92,P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({m_reg_reg_n_106,m_reg_reg_n_107,m_reg_reg_n_108,m_reg_reg_n_109,m_reg_reg_n_110,m_reg_reg_n_111,m_reg_reg_n_112,m_reg_reg_n_113,m_reg_reg_n_114,m_reg_reg_n_115,m_reg_reg_n_116,m_reg_reg_n_117,m_reg_reg_n_118,m_reg_reg_n_119,m_reg_reg_n_120,m_reg_reg_n_121,m_reg_reg_n_122,m_reg_reg_n_123,m_reg_reg_n_124,m_reg_reg_n_125,m_reg_reg_n_126,m_reg_reg_n_127,m_reg_reg_n_128,m_reg_reg_n_129,m_reg_reg_n_130,m_reg_reg_n_131,m_reg_reg_n_132,m_reg_reg_n_133,m_reg_reg_n_134,m_reg_reg_n_135,m_reg_reg_n_136,m_reg_reg_n_137,m_reg_reg_n_138,m_reg_reg_n_139,m_reg_reg_n_140,m_reg_reg_n_141,m_reg_reg_n_142,m_reg_reg_n_143,m_reg_reg_n_144,m_reg_reg_n_145,m_reg_reg_n_146,m_reg_reg_n_147,m_reg_reg_n_148,m_reg_reg_n_149,m_reg_reg_n_150,m_reg_reg_n_151,m_reg_reg_n_152,m_reg_reg_n_153}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(RSTB),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "fir_stream_mac_muladd_8s_8s_14s_14_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_muladd_8s_8s_14s_14_4_1_DSP48_0_57
   (P,
    O,
    \B_V_data_1_payload_A[13]_i_325_0 ,
    input_r_TREADY_int_regslice,
    CEP,
    ap_clk,
    DSP_ALU_INST,
    Q,
    DSP_ALU_INST_0,
    DSP_OUTPUT_INST,
    RSTB,
    DSP_ALU_INST_1,
    DSP_ALU_INST_2,
    S,
    \B_V_data_1_payload_A_reg[13]_i_132_0 ,
    \B_V_data_1_payload_A_reg[13]_i_132_1 );
  output [1:0]P;
  output [7:0]O;
  output [5:0]\B_V_data_1_payload_A[13]_i_325_0 ;
  input input_r_TREADY_int_regslice;
  input CEP;
  input ap_clk;
  input [7:0]DSP_ALU_INST;
  input [7:0]Q;
  input [0:0]DSP_ALU_INST_0;
  input [0:0]DSP_OUTPUT_INST;
  input RSTB;
  input [7:0]DSP_ALU_INST_1;
  input [7:0]DSP_ALU_INST_2;
  input [0:0]S;
  input [12:0]\B_V_data_1_payload_A_reg[13]_i_132_0 ;
  input [12:0]\B_V_data_1_payload_A_reg[13]_i_132_1 ;

  wire \B_V_data_1_payload_A[13]_i_315_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_316_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_317_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_318_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_319_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_321_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_322_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_323_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_324_n_0 ;
  wire [5:0]\B_V_data_1_payload_A[13]_i_325_0 ;
  wire \B_V_data_1_payload_A[13]_i_325_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_352_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_353_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_354_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_355_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_356_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_357_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_358_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_359_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_360_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_361_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_362_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_363_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_364_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_365_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_366_n_0 ;
  wire [12:0]\B_V_data_1_payload_A_reg[13]_i_132_0 ;
  wire [12:0]\B_V_data_1_payload_A_reg[13]_i_132_1 ;
  wire \B_V_data_1_payload_A_reg[13]_i_132_n_3 ;
  wire \B_V_data_1_payload_A_reg[13]_i_132_n_4 ;
  wire \B_V_data_1_payload_A_reg[13]_i_132_n_5 ;
  wire \B_V_data_1_payload_A_reg[13]_i_132_n_6 ;
  wire \B_V_data_1_payload_A_reg[13]_i_132_n_7 ;
  wire \B_V_data_1_payload_A_reg[13]_i_135_n_0 ;
  wire \B_V_data_1_payload_A_reg[13]_i_135_n_1 ;
  wire \B_V_data_1_payload_A_reg[13]_i_135_n_2 ;
  wire \B_V_data_1_payload_A_reg[13]_i_135_n_3 ;
  wire \B_V_data_1_payload_A_reg[13]_i_135_n_4 ;
  wire \B_V_data_1_payload_A_reg[13]_i_135_n_5 ;
  wire \B_V_data_1_payload_A_reg[13]_i_135_n_6 ;
  wire \B_V_data_1_payload_A_reg[13]_i_135_n_7 ;
  wire CEP;
  wire [7:0]DSP_ALU_INST;
  wire [0:0]DSP_ALU_INST_0;
  wire [7:0]DSP_ALU_INST_1;
  wire [7:0]DSP_ALU_INST_2;
  wire [0:0]DSP_OUTPUT_INST;
  wire [7:0]O;
  wire [1:0]P;
  wire [7:0]Q;
  wire RSTB;
  wire [0:0]S;
  wire ap_clk;
  wire input_r_TREADY_int_regslice;
  wire m_reg_reg_n_106;
  wire m_reg_reg_n_107;
  wire m_reg_reg_n_108;
  wire m_reg_reg_n_109;
  wire m_reg_reg_n_110;
  wire m_reg_reg_n_111;
  wire m_reg_reg_n_112;
  wire m_reg_reg_n_113;
  wire m_reg_reg_n_114;
  wire m_reg_reg_n_115;
  wire m_reg_reg_n_116;
  wire m_reg_reg_n_117;
  wire m_reg_reg_n_118;
  wire m_reg_reg_n_119;
  wire m_reg_reg_n_120;
  wire m_reg_reg_n_121;
  wire m_reg_reg_n_122;
  wire m_reg_reg_n_123;
  wire m_reg_reg_n_124;
  wire m_reg_reg_n_125;
  wire m_reg_reg_n_126;
  wire m_reg_reg_n_127;
  wire m_reg_reg_n_128;
  wire m_reg_reg_n_129;
  wire m_reg_reg_n_130;
  wire m_reg_reg_n_131;
  wire m_reg_reg_n_132;
  wire m_reg_reg_n_133;
  wire m_reg_reg_n_134;
  wire m_reg_reg_n_135;
  wire m_reg_reg_n_136;
  wire m_reg_reg_n_137;
  wire m_reg_reg_n_138;
  wire m_reg_reg_n_139;
  wire m_reg_reg_n_140;
  wire m_reg_reg_n_141;
  wire m_reg_reg_n_142;
  wire m_reg_reg_n_143;
  wire m_reg_reg_n_144;
  wire m_reg_reg_n_145;
  wire m_reg_reg_n_146;
  wire m_reg_reg_n_147;
  wire m_reg_reg_n_148;
  wire m_reg_reg_n_149;
  wire m_reg_reg_n_150;
  wire m_reg_reg_n_151;
  wire m_reg_reg_n_152;
  wire m_reg_reg_n_153;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_94;
  wire p_reg_reg_n_95;
  wire p_reg_reg_n_96;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_98;
  wire p_reg_reg_n_99;
  wire [7:5]\NLW_B_V_data_1_payload_A_reg[13]_i_132_CO_UNCONNECTED ;
  wire [7:6]\NLW_B_V_data_1_payload_A_reg[13]_i_132_O_UNCONNECTED ;
  wire NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_m_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_m_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_m_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_m_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_m_reg_reg_P_UNCONNECTED;
  wire [7:0]NLW_m_reg_reg_XOROUT_UNCONNECTED;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:14]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  (* HLUTNM = "lutpair104" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \B_V_data_1_payload_A[13]_i_315 
       (.I0(p_reg_reg_n_94),
        .I1(\B_V_data_1_payload_A_reg[13]_i_132_0 [11]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_132_1 [11]),
        .O(\B_V_data_1_payload_A[13]_i_315_n_0 ));
  (* HLUTNM = "lutpair103" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \B_V_data_1_payload_A[13]_i_316 
       (.I0(p_reg_reg_n_95),
        .I1(\B_V_data_1_payload_A_reg[13]_i_132_0 [10]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_132_1 [10]),
        .O(\B_V_data_1_payload_A[13]_i_316_n_0 ));
  (* HLUTNM = "lutpair102" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \B_V_data_1_payload_A[13]_i_317 
       (.I0(p_reg_reg_n_96),
        .I1(\B_V_data_1_payload_A_reg[13]_i_132_0 [9]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_132_1 [9]),
        .O(\B_V_data_1_payload_A[13]_i_317_n_0 ));
  (* HLUTNM = "lutpair101" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \B_V_data_1_payload_A[13]_i_318 
       (.I0(p_reg_reg_n_97),
        .I1(\B_V_data_1_payload_A_reg[13]_i_132_0 [8]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_132_1 [8]),
        .O(\B_V_data_1_payload_A[13]_i_318_n_0 ));
  (* HLUTNM = "lutpair100" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \B_V_data_1_payload_A[13]_i_319 
       (.I0(p_reg_reg_n_98),
        .I1(\B_V_data_1_payload_A_reg[13]_i_132_0 [7]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_132_1 [7]),
        .O(\B_V_data_1_payload_A[13]_i_319_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \B_V_data_1_payload_A[13]_i_321 
       (.I0(\B_V_data_1_payload_A[13]_i_315_n_0 ),
        .I1(\B_V_data_1_payload_A_reg[13]_i_132_0 [12]),
        .I2(P[0]),
        .I3(\B_V_data_1_payload_A_reg[13]_i_132_1 [12]),
        .O(\B_V_data_1_payload_A[13]_i_321_n_0 ));
  (* HLUTNM = "lutpair104" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \B_V_data_1_payload_A[13]_i_322 
       (.I0(p_reg_reg_n_94),
        .I1(\B_V_data_1_payload_A_reg[13]_i_132_0 [11]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_132_1 [11]),
        .I3(\B_V_data_1_payload_A[13]_i_316_n_0 ),
        .O(\B_V_data_1_payload_A[13]_i_322_n_0 ));
  (* HLUTNM = "lutpair103" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \B_V_data_1_payload_A[13]_i_323 
       (.I0(p_reg_reg_n_95),
        .I1(\B_V_data_1_payload_A_reg[13]_i_132_0 [10]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_132_1 [10]),
        .I3(\B_V_data_1_payload_A[13]_i_317_n_0 ),
        .O(\B_V_data_1_payload_A[13]_i_323_n_0 ));
  (* HLUTNM = "lutpair102" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \B_V_data_1_payload_A[13]_i_324 
       (.I0(p_reg_reg_n_96),
        .I1(\B_V_data_1_payload_A_reg[13]_i_132_0 [9]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_132_1 [9]),
        .I3(\B_V_data_1_payload_A[13]_i_318_n_0 ),
        .O(\B_V_data_1_payload_A[13]_i_324_n_0 ));
  (* HLUTNM = "lutpair101" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \B_V_data_1_payload_A[13]_i_325 
       (.I0(p_reg_reg_n_97),
        .I1(\B_V_data_1_payload_A_reg[13]_i_132_0 [8]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_132_1 [8]),
        .I3(\B_V_data_1_payload_A[13]_i_319_n_0 ),
        .O(\B_V_data_1_payload_A[13]_i_325_n_0 ));
  (* HLUTNM = "lutpair99" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \B_V_data_1_payload_A[13]_i_352 
       (.I0(p_reg_reg_n_99),
        .I1(\B_V_data_1_payload_A_reg[13]_i_132_0 [6]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_132_1 [6]),
        .O(\B_V_data_1_payload_A[13]_i_352_n_0 ));
  (* HLUTNM = "lutpair98" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \B_V_data_1_payload_A[13]_i_353 
       (.I0(p_reg_reg_n_100),
        .I1(\B_V_data_1_payload_A_reg[13]_i_132_0 [5]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_132_1 [5]),
        .O(\B_V_data_1_payload_A[13]_i_353_n_0 ));
  (* HLUTNM = "lutpair97" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \B_V_data_1_payload_A[13]_i_354 
       (.I0(p_reg_reg_n_101),
        .I1(\B_V_data_1_payload_A_reg[13]_i_132_0 [4]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_132_1 [4]),
        .O(\B_V_data_1_payload_A[13]_i_354_n_0 ));
  (* HLUTNM = "lutpair96" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \B_V_data_1_payload_A[13]_i_355 
       (.I0(p_reg_reg_n_102),
        .I1(\B_V_data_1_payload_A_reg[13]_i_132_0 [3]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_132_1 [3]),
        .O(\B_V_data_1_payload_A[13]_i_355_n_0 ));
  (* HLUTNM = "lutpair95" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \B_V_data_1_payload_A[13]_i_356 
       (.I0(p_reg_reg_n_103),
        .I1(\B_V_data_1_payload_A_reg[13]_i_132_0 [2]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_132_1 [2]),
        .O(\B_V_data_1_payload_A[13]_i_356_n_0 ));
  (* HLUTNM = "lutpair94" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \B_V_data_1_payload_A[13]_i_357 
       (.I0(p_reg_reg_n_104),
        .I1(\B_V_data_1_payload_A_reg[13]_i_132_0 [1]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_132_1 [1]),
        .O(\B_V_data_1_payload_A[13]_i_357_n_0 ));
  (* HLUTNM = "lutpair93" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \B_V_data_1_payload_A[13]_i_358 
       (.I0(p_reg_reg_n_105),
        .I1(\B_V_data_1_payload_A_reg[13]_i_132_0 [0]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_132_1 [0]),
        .O(\B_V_data_1_payload_A[13]_i_358_n_0 ));
  (* HLUTNM = "lutpair100" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \B_V_data_1_payload_A[13]_i_359 
       (.I0(p_reg_reg_n_98),
        .I1(\B_V_data_1_payload_A_reg[13]_i_132_0 [7]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_132_1 [7]),
        .I3(\B_V_data_1_payload_A[13]_i_352_n_0 ),
        .O(\B_V_data_1_payload_A[13]_i_359_n_0 ));
  (* HLUTNM = "lutpair99" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \B_V_data_1_payload_A[13]_i_360 
       (.I0(p_reg_reg_n_99),
        .I1(\B_V_data_1_payload_A_reg[13]_i_132_0 [6]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_132_1 [6]),
        .I3(\B_V_data_1_payload_A[13]_i_353_n_0 ),
        .O(\B_V_data_1_payload_A[13]_i_360_n_0 ));
  (* HLUTNM = "lutpair98" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \B_V_data_1_payload_A[13]_i_361 
       (.I0(p_reg_reg_n_100),
        .I1(\B_V_data_1_payload_A_reg[13]_i_132_0 [5]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_132_1 [5]),
        .I3(\B_V_data_1_payload_A[13]_i_354_n_0 ),
        .O(\B_V_data_1_payload_A[13]_i_361_n_0 ));
  (* HLUTNM = "lutpair97" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \B_V_data_1_payload_A[13]_i_362 
       (.I0(p_reg_reg_n_101),
        .I1(\B_V_data_1_payload_A_reg[13]_i_132_0 [4]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_132_1 [4]),
        .I3(\B_V_data_1_payload_A[13]_i_355_n_0 ),
        .O(\B_V_data_1_payload_A[13]_i_362_n_0 ));
  (* HLUTNM = "lutpair96" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \B_V_data_1_payload_A[13]_i_363 
       (.I0(p_reg_reg_n_102),
        .I1(\B_V_data_1_payload_A_reg[13]_i_132_0 [3]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_132_1 [3]),
        .I3(\B_V_data_1_payload_A[13]_i_356_n_0 ),
        .O(\B_V_data_1_payload_A[13]_i_363_n_0 ));
  (* HLUTNM = "lutpair95" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \B_V_data_1_payload_A[13]_i_364 
       (.I0(p_reg_reg_n_103),
        .I1(\B_V_data_1_payload_A_reg[13]_i_132_0 [2]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_132_1 [2]),
        .I3(\B_V_data_1_payload_A[13]_i_357_n_0 ),
        .O(\B_V_data_1_payload_A[13]_i_364_n_0 ));
  (* HLUTNM = "lutpair94" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \B_V_data_1_payload_A[13]_i_365 
       (.I0(p_reg_reg_n_104),
        .I1(\B_V_data_1_payload_A_reg[13]_i_132_0 [1]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_132_1 [1]),
        .I3(\B_V_data_1_payload_A[13]_i_358_n_0 ),
        .O(\B_V_data_1_payload_A[13]_i_365_n_0 ));
  (* HLUTNM = "lutpair93" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \B_V_data_1_payload_A[13]_i_366 
       (.I0(p_reg_reg_n_105),
        .I1(\B_V_data_1_payload_A_reg[13]_i_132_0 [0]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_132_1 [0]),
        .O(\B_V_data_1_payload_A[13]_i_366_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \B_V_data_1_payload_A_reg[13]_i_132 
       (.CI(\B_V_data_1_payload_A_reg[13]_i_135_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_B_V_data_1_payload_A_reg[13]_i_132_CO_UNCONNECTED [7:5],\B_V_data_1_payload_A_reg[13]_i_132_n_3 ,\B_V_data_1_payload_A_reg[13]_i_132_n_4 ,\B_V_data_1_payload_A_reg[13]_i_132_n_5 ,\B_V_data_1_payload_A_reg[13]_i_132_n_6 ,\B_V_data_1_payload_A_reg[13]_i_132_n_7 }),
        .DI({1'b0,1'b0,1'b0,\B_V_data_1_payload_A[13]_i_315_n_0 ,\B_V_data_1_payload_A[13]_i_316_n_0 ,\B_V_data_1_payload_A[13]_i_317_n_0 ,\B_V_data_1_payload_A[13]_i_318_n_0 ,\B_V_data_1_payload_A[13]_i_319_n_0 }),
        .O({\NLW_B_V_data_1_payload_A_reg[13]_i_132_O_UNCONNECTED [7:6],\B_V_data_1_payload_A[13]_i_325_0 }),
        .S({1'b0,1'b0,S,\B_V_data_1_payload_A[13]_i_321_n_0 ,\B_V_data_1_payload_A[13]_i_322_n_0 ,\B_V_data_1_payload_A[13]_i_323_n_0 ,\B_V_data_1_payload_A[13]_i_324_n_0 ,\B_V_data_1_payload_A[13]_i_325_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \B_V_data_1_payload_A_reg[13]_i_135 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\B_V_data_1_payload_A_reg[13]_i_135_n_0 ,\B_V_data_1_payload_A_reg[13]_i_135_n_1 ,\B_V_data_1_payload_A_reg[13]_i_135_n_2 ,\B_V_data_1_payload_A_reg[13]_i_135_n_3 ,\B_V_data_1_payload_A_reg[13]_i_135_n_4 ,\B_V_data_1_payload_A_reg[13]_i_135_n_5 ,\B_V_data_1_payload_A_reg[13]_i_135_n_6 ,\B_V_data_1_payload_A_reg[13]_i_135_n_7 }),
        .DI({\B_V_data_1_payload_A[13]_i_352_n_0 ,\B_V_data_1_payload_A[13]_i_353_n_0 ,\B_V_data_1_payload_A[13]_i_354_n_0 ,\B_V_data_1_payload_A[13]_i_355_n_0 ,\B_V_data_1_payload_A[13]_i_356_n_0 ,\B_V_data_1_payload_A[13]_i_357_n_0 ,\B_V_data_1_payload_A[13]_i_358_n_0 ,1'b0}),
        .O(O),
        .S({\B_V_data_1_payload_A[13]_i_359_n_0 ,\B_V_data_1_payload_A[13]_i_360_n_0 ,\B_V_data_1_payload_A[13]_i_361_n_0 ,\B_V_data_1_payload_A[13]_i_362_n_0 ,\B_V_data_1_payload_A[13]_i_363_n_0 ,\B_V_data_1_payload_A[13]_i_364_n_0 ,\B_V_data_1_payload_A[13]_i_365_n_0 ,\B_V_data_1_payload_A[13]_i_366_n_0 }));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    m_reg_reg
       (.A({Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_m_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_m_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_m_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(input_r_TREADY_int_regslice),
        .CEA2(CEP),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEP),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(CEP),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_m_reg_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_m_reg_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({m_reg_reg_n_106,m_reg_reg_n_107,m_reg_reg_n_108,m_reg_reg_n_109,m_reg_reg_n_110,m_reg_reg_n_111,m_reg_reg_n_112,m_reg_reg_n_113,m_reg_reg_n_114,m_reg_reg_n_115,m_reg_reg_n_116,m_reg_reg_n_117,m_reg_reg_n_118,m_reg_reg_n_119,m_reg_reg_n_120,m_reg_reg_n_121,m_reg_reg_n_122,m_reg_reg_n_123,m_reg_reg_n_124,m_reg_reg_n_125,m_reg_reg_n_126,m_reg_reg_n_127,m_reg_reg_n_128,m_reg_reg_n_129,m_reg_reg_n_130,m_reg_reg_n_131,m_reg_reg_n_132,m_reg_reg_n_133,m_reg_reg_n_134,m_reg_reg_n_135,m_reg_reg_n_136,m_reg_reg_n_137,m_reg_reg_n_138,m_reg_reg_n_139,m_reg_reg_n_140,m_reg_reg_n_141,m_reg_reg_n_142,m_reg_reg_n_143,m_reg_reg_n_144,m_reg_reg_n_145,m_reg_reg_n_146,m_reg_reg_n_147,m_reg_reg_n_148,m_reg_reg_n_149,m_reg_reg_n_150,m_reg_reg_n_151,m_reg_reg_n_152,m_reg_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_m_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_m_reg_reg_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(input_r_TREADY_int_regslice),
        .CEA2(input_r_TREADY_int_regslice),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(DSP_ALU_INST_0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(DSP_OUTPUT_INST),
        .CEP(CEP),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:14],P,p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({m_reg_reg_n_106,m_reg_reg_n_107,m_reg_reg_n_108,m_reg_reg_n_109,m_reg_reg_n_110,m_reg_reg_n_111,m_reg_reg_n_112,m_reg_reg_n_113,m_reg_reg_n_114,m_reg_reg_n_115,m_reg_reg_n_116,m_reg_reg_n_117,m_reg_reg_n_118,m_reg_reg_n_119,m_reg_reg_n_120,m_reg_reg_n_121,m_reg_reg_n_122,m_reg_reg_n_123,m_reg_reg_n_124,m_reg_reg_n_125,m_reg_reg_n_126,m_reg_reg_n_127,m_reg_reg_n_128,m_reg_reg_n_129,m_reg_reg_n_130,m_reg_reg_n_131,m_reg_reg_n_132,m_reg_reg_n_133,m_reg_reg_n_134,m_reg_reg_n_135,m_reg_reg_n_136,m_reg_reg_n_137,m_reg_reg_n_138,m_reg_reg_n_139,m_reg_reg_n_140,m_reg_reg_n_141,m_reg_reg_n_142,m_reg_reg_n_143,m_reg_reg_n_144,m_reg_reg_n_145,m_reg_reg_n_146,m_reg_reg_n_147,m_reg_reg_n_148,m_reg_reg_n_149,m_reg_reg_n_150,m_reg_reg_n_151,m_reg_reg_n_152,m_reg_reg_n_153}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(RSTB),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "fir_stream_mac_muladd_8s_8s_14s_14_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_muladd_8s_8s_14s_14_4_1_DSP48_0_58
   (P,
    input_r_TREADY_int_regslice,
    CEP,
    ap_clk,
    DSP_ALU_INST,
    Q,
    DSP_ALU_INST_0,
    DSP_OUTPUT_INST,
    RSTB,
    B,
    DSP_ALU_INST_1);
  output [13:0]P;
  input input_r_TREADY_int_regslice;
  input CEP;
  input ap_clk;
  input [7:0]DSP_ALU_INST;
  input [7:0]Q;
  input [0:0]DSP_ALU_INST_0;
  input [0:0]DSP_OUTPUT_INST;
  input RSTB;
  input [7:0]B;
  input [7:0]DSP_ALU_INST_1;

  wire [7:0]B;
  wire CEP;
  wire [7:0]DSP_ALU_INST;
  wire [0:0]DSP_ALU_INST_0;
  wire [7:0]DSP_ALU_INST_1;
  wire [0:0]DSP_OUTPUT_INST;
  wire [13:0]P;
  wire [7:0]Q;
  wire RSTB;
  wire ap_clk;
  wire input_r_TREADY_int_regslice;
  wire m_reg_reg_n_106;
  wire m_reg_reg_n_107;
  wire m_reg_reg_n_108;
  wire m_reg_reg_n_109;
  wire m_reg_reg_n_110;
  wire m_reg_reg_n_111;
  wire m_reg_reg_n_112;
  wire m_reg_reg_n_113;
  wire m_reg_reg_n_114;
  wire m_reg_reg_n_115;
  wire m_reg_reg_n_116;
  wire m_reg_reg_n_117;
  wire m_reg_reg_n_118;
  wire m_reg_reg_n_119;
  wire m_reg_reg_n_120;
  wire m_reg_reg_n_121;
  wire m_reg_reg_n_122;
  wire m_reg_reg_n_123;
  wire m_reg_reg_n_124;
  wire m_reg_reg_n_125;
  wire m_reg_reg_n_126;
  wire m_reg_reg_n_127;
  wire m_reg_reg_n_128;
  wire m_reg_reg_n_129;
  wire m_reg_reg_n_130;
  wire m_reg_reg_n_131;
  wire m_reg_reg_n_132;
  wire m_reg_reg_n_133;
  wire m_reg_reg_n_134;
  wire m_reg_reg_n_135;
  wire m_reg_reg_n_136;
  wire m_reg_reg_n_137;
  wire m_reg_reg_n_138;
  wire m_reg_reg_n_139;
  wire m_reg_reg_n_140;
  wire m_reg_reg_n_141;
  wire m_reg_reg_n_142;
  wire m_reg_reg_n_143;
  wire m_reg_reg_n_144;
  wire m_reg_reg_n_145;
  wire m_reg_reg_n_146;
  wire m_reg_reg_n_147;
  wire m_reg_reg_n_148;
  wire m_reg_reg_n_149;
  wire m_reg_reg_n_150;
  wire m_reg_reg_n_151;
  wire m_reg_reg_n_152;
  wire m_reg_reg_n_153;
  wire NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_m_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_m_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_m_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_m_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_m_reg_reg_P_UNCONNECTED;
  wire [7:0]NLW_m_reg_reg_XOROUT_UNCONNECTED;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:14]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    m_reg_reg
       (.A({Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_m_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_m_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_m_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(input_r_TREADY_int_regslice),
        .CEA2(CEP),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEP),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(CEP),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_m_reg_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_m_reg_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({m_reg_reg_n_106,m_reg_reg_n_107,m_reg_reg_n_108,m_reg_reg_n_109,m_reg_reg_n_110,m_reg_reg_n_111,m_reg_reg_n_112,m_reg_reg_n_113,m_reg_reg_n_114,m_reg_reg_n_115,m_reg_reg_n_116,m_reg_reg_n_117,m_reg_reg_n_118,m_reg_reg_n_119,m_reg_reg_n_120,m_reg_reg_n_121,m_reg_reg_n_122,m_reg_reg_n_123,m_reg_reg_n_124,m_reg_reg_n_125,m_reg_reg_n_126,m_reg_reg_n_127,m_reg_reg_n_128,m_reg_reg_n_129,m_reg_reg_n_130,m_reg_reg_n_131,m_reg_reg_n_132,m_reg_reg_n_133,m_reg_reg_n_134,m_reg_reg_n_135,m_reg_reg_n_136,m_reg_reg_n_137,m_reg_reg_n_138,m_reg_reg_n_139,m_reg_reg_n_140,m_reg_reg_n_141,m_reg_reg_n_142,m_reg_reg_n_143,m_reg_reg_n_144,m_reg_reg_n_145,m_reg_reg_n_146,m_reg_reg_n_147,m_reg_reg_n_148,m_reg_reg_n_149,m_reg_reg_n_150,m_reg_reg_n_151,m_reg_reg_n_152,m_reg_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_m_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_m_reg_reg_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[7],B[7],B[7],B[7],B[7],B[7],B[7],B[7],B[7],B[7],B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(input_r_TREADY_int_regslice),
        .CEA2(input_r_TREADY_int_regslice),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(DSP_ALU_INST_0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(DSP_OUTPUT_INST),
        .CEP(CEP),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:14],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({m_reg_reg_n_106,m_reg_reg_n_107,m_reg_reg_n_108,m_reg_reg_n_109,m_reg_reg_n_110,m_reg_reg_n_111,m_reg_reg_n_112,m_reg_reg_n_113,m_reg_reg_n_114,m_reg_reg_n_115,m_reg_reg_n_116,m_reg_reg_n_117,m_reg_reg_n_118,m_reg_reg_n_119,m_reg_reg_n_120,m_reg_reg_n_121,m_reg_reg_n_122,m_reg_reg_n_123,m_reg_reg_n_124,m_reg_reg_n_125,m_reg_reg_n_126,m_reg_reg_n_127,m_reg_reg_n_128,m_reg_reg_n_129,m_reg_reg_n_130,m_reg_reg_n_131,m_reg_reg_n_132,m_reg_reg_n_133,m_reg_reg_n_134,m_reg_reg_n_135,m_reg_reg_n_136,m_reg_reg_n_137,m_reg_reg_n_138,m_reg_reg_n_139,m_reg_reg_n_140,m_reg_reg_n_141,m_reg_reg_n_142,m_reg_reg_n_143,m_reg_reg_n_144,m_reg_reg_n_145,m_reg_reg_n_146,m_reg_reg_n_147,m_reg_reg_n_148,m_reg_reg_n_149,m_reg_reg_n_150,m_reg_reg_n_151,m_reg_reg_n_152,m_reg_reg_n_153}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(RSTB),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "fir_stream_mac_muladd_8s_8s_14s_14_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_muladd_8s_8s_14s_14_4_1_DSP48_0_59
   (P,
    input_r_TREADY_int_regslice,
    CEP,
    ap_clk,
    DSP_ALU_INST,
    Q,
    DSP_ALU_INST_0,
    DSP_OUTPUT_INST,
    RSTB,
    DSP_ALU_INST_1,
    DSP_ALU_INST_2);
  output [13:0]P;
  input input_r_TREADY_int_regslice;
  input CEP;
  input ap_clk;
  input [7:0]DSP_ALU_INST;
  input [7:0]Q;
  input [0:0]DSP_ALU_INST_0;
  input [0:0]DSP_OUTPUT_INST;
  input RSTB;
  input [7:0]DSP_ALU_INST_1;
  input [7:0]DSP_ALU_INST_2;

  wire CEP;
  wire [7:0]DSP_ALU_INST;
  wire [0:0]DSP_ALU_INST_0;
  wire [7:0]DSP_ALU_INST_1;
  wire [7:0]DSP_ALU_INST_2;
  wire [0:0]DSP_OUTPUT_INST;
  wire [13:0]P;
  wire [7:0]Q;
  wire RSTB;
  wire ap_clk;
  wire input_r_TREADY_int_regslice;
  wire m_reg_reg_n_106;
  wire m_reg_reg_n_107;
  wire m_reg_reg_n_108;
  wire m_reg_reg_n_109;
  wire m_reg_reg_n_110;
  wire m_reg_reg_n_111;
  wire m_reg_reg_n_112;
  wire m_reg_reg_n_113;
  wire m_reg_reg_n_114;
  wire m_reg_reg_n_115;
  wire m_reg_reg_n_116;
  wire m_reg_reg_n_117;
  wire m_reg_reg_n_118;
  wire m_reg_reg_n_119;
  wire m_reg_reg_n_120;
  wire m_reg_reg_n_121;
  wire m_reg_reg_n_122;
  wire m_reg_reg_n_123;
  wire m_reg_reg_n_124;
  wire m_reg_reg_n_125;
  wire m_reg_reg_n_126;
  wire m_reg_reg_n_127;
  wire m_reg_reg_n_128;
  wire m_reg_reg_n_129;
  wire m_reg_reg_n_130;
  wire m_reg_reg_n_131;
  wire m_reg_reg_n_132;
  wire m_reg_reg_n_133;
  wire m_reg_reg_n_134;
  wire m_reg_reg_n_135;
  wire m_reg_reg_n_136;
  wire m_reg_reg_n_137;
  wire m_reg_reg_n_138;
  wire m_reg_reg_n_139;
  wire m_reg_reg_n_140;
  wire m_reg_reg_n_141;
  wire m_reg_reg_n_142;
  wire m_reg_reg_n_143;
  wire m_reg_reg_n_144;
  wire m_reg_reg_n_145;
  wire m_reg_reg_n_146;
  wire m_reg_reg_n_147;
  wire m_reg_reg_n_148;
  wire m_reg_reg_n_149;
  wire m_reg_reg_n_150;
  wire m_reg_reg_n_151;
  wire m_reg_reg_n_152;
  wire m_reg_reg_n_153;
  wire NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_m_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_m_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_m_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_m_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_m_reg_reg_P_UNCONNECTED;
  wire [7:0]NLW_m_reg_reg_XOROUT_UNCONNECTED;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:14]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    m_reg_reg
       (.A({Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_m_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_m_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_m_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(input_r_TREADY_int_regslice),
        .CEA2(CEP),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEP),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(CEP),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_m_reg_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_m_reg_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({m_reg_reg_n_106,m_reg_reg_n_107,m_reg_reg_n_108,m_reg_reg_n_109,m_reg_reg_n_110,m_reg_reg_n_111,m_reg_reg_n_112,m_reg_reg_n_113,m_reg_reg_n_114,m_reg_reg_n_115,m_reg_reg_n_116,m_reg_reg_n_117,m_reg_reg_n_118,m_reg_reg_n_119,m_reg_reg_n_120,m_reg_reg_n_121,m_reg_reg_n_122,m_reg_reg_n_123,m_reg_reg_n_124,m_reg_reg_n_125,m_reg_reg_n_126,m_reg_reg_n_127,m_reg_reg_n_128,m_reg_reg_n_129,m_reg_reg_n_130,m_reg_reg_n_131,m_reg_reg_n_132,m_reg_reg_n_133,m_reg_reg_n_134,m_reg_reg_n_135,m_reg_reg_n_136,m_reg_reg_n_137,m_reg_reg_n_138,m_reg_reg_n_139,m_reg_reg_n_140,m_reg_reg_n_141,m_reg_reg_n_142,m_reg_reg_n_143,m_reg_reg_n_144,m_reg_reg_n_145,m_reg_reg_n_146,m_reg_reg_n_147,m_reg_reg_n_148,m_reg_reg_n_149,m_reg_reg_n_150,m_reg_reg_n_151,m_reg_reg_n_152,m_reg_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_m_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_m_reg_reg_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(DSP_ALU_INST_0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(input_r_TREADY_int_regslice),
        .CEB2(input_r_TREADY_int_regslice),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(DSP_OUTPUT_INST),
        .CEP(CEP),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:14],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({m_reg_reg_n_106,m_reg_reg_n_107,m_reg_reg_n_108,m_reg_reg_n_109,m_reg_reg_n_110,m_reg_reg_n_111,m_reg_reg_n_112,m_reg_reg_n_113,m_reg_reg_n_114,m_reg_reg_n_115,m_reg_reg_n_116,m_reg_reg_n_117,m_reg_reg_n_118,m_reg_reg_n_119,m_reg_reg_n_120,m_reg_reg_n_121,m_reg_reg_n_122,m_reg_reg_n_123,m_reg_reg_n_124,m_reg_reg_n_125,m_reg_reg_n_126,m_reg_reg_n_127,m_reg_reg_n_128,m_reg_reg_n_129,m_reg_reg_n_130,m_reg_reg_n_131,m_reg_reg_n_132,m_reg_reg_n_133,m_reg_reg_n_134,m_reg_reg_n_135,m_reg_reg_n_136,m_reg_reg_n_137,m_reg_reg_n_138,m_reg_reg_n_139,m_reg_reg_n_140,m_reg_reg_n_141,m_reg_reg_n_142,m_reg_reg_n_143,m_reg_reg_n_144,m_reg_reg_n_145,m_reg_reg_n_146,m_reg_reg_n_147,m_reg_reg_n_148,m_reg_reg_n_149,m_reg_reg_n_150,m_reg_reg_n_151,m_reg_reg_n_152,m_reg_reg_n_153}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(RSTB),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "fir_stream_mac_muladd_8s_8s_14s_14_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_muladd_8s_8s_14s_14_4_1_DSP48_0_60
   (P,
    S,
    CEP,
    input_r_TREADY_int_regslice,
    ap_clk,
    Q,
    DSP_ALU_INST,
    E,
    DSP_ALU_INST_0,
    RSTB,
    DSP_ALU_INST_1,
    A,
    \B_V_data_1_payload_A_reg[13]_i_14 ,
    O);
  output [12:0]P;
  output [0:0]S;
  input CEP;
  input input_r_TREADY_int_regslice;
  input ap_clk;
  input [7:0]Q;
  input [7:0]DSP_ALU_INST;
  input [0:0]E;
  input [1:0]DSP_ALU_INST_0;
  input RSTB;
  input [7:0]DSP_ALU_INST_1;
  input [7:0]A;
  input [1:0]\B_V_data_1_payload_A_reg[13]_i_14 ;
  input [1:0]O;

  wire [7:0]A;
  wire [1:0]\B_V_data_1_payload_A_reg[13]_i_14 ;
  wire CEP;
  wire [7:0]DSP_ALU_INST;
  wire [1:0]DSP_ALU_INST_0;
  wire [7:0]DSP_ALU_INST_1;
  wire [0:0]E;
  wire [1:0]O;
  wire [12:0]P;
  wire [7:0]Q;
  wire RSTB;
  wire [0:0]S;
  wire ap_clk;
  wire input_r_TREADY_int_regslice;
  wire m_reg_reg_n_106;
  wire m_reg_reg_n_107;
  wire m_reg_reg_n_108;
  wire m_reg_reg_n_109;
  wire m_reg_reg_n_110;
  wire m_reg_reg_n_111;
  wire m_reg_reg_n_112;
  wire m_reg_reg_n_113;
  wire m_reg_reg_n_114;
  wire m_reg_reg_n_115;
  wire m_reg_reg_n_116;
  wire m_reg_reg_n_117;
  wire m_reg_reg_n_118;
  wire m_reg_reg_n_119;
  wire m_reg_reg_n_120;
  wire m_reg_reg_n_121;
  wire m_reg_reg_n_122;
  wire m_reg_reg_n_123;
  wire m_reg_reg_n_124;
  wire m_reg_reg_n_125;
  wire m_reg_reg_n_126;
  wire m_reg_reg_n_127;
  wire m_reg_reg_n_128;
  wire m_reg_reg_n_129;
  wire m_reg_reg_n_130;
  wire m_reg_reg_n_131;
  wire m_reg_reg_n_132;
  wire m_reg_reg_n_133;
  wire m_reg_reg_n_134;
  wire m_reg_reg_n_135;
  wire m_reg_reg_n_136;
  wire m_reg_reg_n_137;
  wire m_reg_reg_n_138;
  wire m_reg_reg_n_139;
  wire m_reg_reg_n_140;
  wire m_reg_reg_n_141;
  wire m_reg_reg_n_142;
  wire m_reg_reg_n_143;
  wire m_reg_reg_n_144;
  wire m_reg_reg_n_145;
  wire m_reg_reg_n_146;
  wire m_reg_reg_n_147;
  wire m_reg_reg_n_148;
  wire m_reg_reg_n_149;
  wire m_reg_reg_n_150;
  wire m_reg_reg_n_151;
  wire m_reg_reg_n_152;
  wire m_reg_reg_n_153;
  wire p_reg_reg_n_92;
  wire NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_m_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_m_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_m_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_m_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_m_reg_reg_P_UNCONNECTED;
  wire [7:0]NLW_m_reg_reg_XOROUT_UNCONNECTED;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:14]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \B_V_data_1_payload_A[13]_i_34 
       (.I0(P[12]),
        .I1(\B_V_data_1_payload_A_reg[13]_i_14 [0]),
        .I2(O[0]),
        .I3(\B_V_data_1_payload_A_reg[13]_i_14 [1]),
        .I4(O[1]),
        .I5(p_reg_reg_n_92),
        .O(S));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    m_reg_reg
       (.A({DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_m_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_m_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_m_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(CEP),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(input_r_TREADY_int_regslice),
        .CEB2(CEP),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(CEP),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_m_reg_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_m_reg_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({m_reg_reg_n_106,m_reg_reg_n_107,m_reg_reg_n_108,m_reg_reg_n_109,m_reg_reg_n_110,m_reg_reg_n_111,m_reg_reg_n_112,m_reg_reg_n_113,m_reg_reg_n_114,m_reg_reg_n_115,m_reg_reg_n_116,m_reg_reg_n_117,m_reg_reg_n_118,m_reg_reg_n_119,m_reg_reg_n_120,m_reg_reg_n_121,m_reg_reg_n_122,m_reg_reg_n_123,m_reg_reg_n_124,m_reg_reg_n_125,m_reg_reg_n_126,m_reg_reg_n_127,m_reg_reg_n_128,m_reg_reg_n_129,m_reg_reg_n_130,m_reg_reg_n_131,m_reg_reg_n_132,m_reg_reg_n_133,m_reg_reg_n_134,m_reg_reg_n_135,m_reg_reg_n_136,m_reg_reg_n_137,m_reg_reg_n_138,m_reg_reg_n_139,m_reg_reg_n_140,m_reg_reg_n_141,m_reg_reg_n_142,m_reg_reg_n_143,m_reg_reg_n_144,m_reg_reg_n_145,m_reg_reg_n_146,m_reg_reg_n_147,m_reg_reg_n_148,m_reg_reg_n_149,m_reg_reg_n_150,m_reg_reg_n_151,m_reg_reg_n_152,m_reg_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_m_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_m_reg_reg_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({A[7],A[7],A[7],A[7],A[7],A[7],A[7],A[7],A[7],A[7],A[7],A[7],A[7],A[7],A[7],A[7],A[7],A[7],A[7],A[7],A[7],A[7],A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(E),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(DSP_ALU_INST_0[1]),
        .CEB2(input_r_TREADY_int_regslice),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(DSP_ALU_INST_0[0]),
        .CEP(CEP),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:14],p_reg_reg_n_92,P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({m_reg_reg_n_106,m_reg_reg_n_107,m_reg_reg_n_108,m_reg_reg_n_109,m_reg_reg_n_110,m_reg_reg_n_111,m_reg_reg_n_112,m_reg_reg_n_113,m_reg_reg_n_114,m_reg_reg_n_115,m_reg_reg_n_116,m_reg_reg_n_117,m_reg_reg_n_118,m_reg_reg_n_119,m_reg_reg_n_120,m_reg_reg_n_121,m_reg_reg_n_122,m_reg_reg_n_123,m_reg_reg_n_124,m_reg_reg_n_125,m_reg_reg_n_126,m_reg_reg_n_127,m_reg_reg_n_128,m_reg_reg_n_129,m_reg_reg_n_130,m_reg_reg_n_131,m_reg_reg_n_132,m_reg_reg_n_133,m_reg_reg_n_134,m_reg_reg_n_135,m_reg_reg_n_136,m_reg_reg_n_137,m_reg_reg_n_138,m_reg_reg_n_139,m_reg_reg_n_140,m_reg_reg_n_141,m_reg_reg_n_142,m_reg_reg_n_143,m_reg_reg_n_144,m_reg_reg_n_145,m_reg_reg_n_146,m_reg_reg_n_147,m_reg_reg_n_148,m_reg_reg_n_149,m_reg_reg_n_150,m_reg_reg_n_151,m_reg_reg_n_152,m_reg_reg_n_153}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(RSTB),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "fir_stream_mac_muladd_8s_8s_14s_14_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_muladd_8s_8s_14s_14_4_1_DSP48_0_61
   (P,
    O,
    \B_V_data_1_payload_A[13]_i_314_0 ,
    CEP,
    Q,
    ap_clk,
    DSP_ALU_INST,
    DSP_ALU_INST_0,
    DSP_ALU_INST_1,
    DSP_ALU_INST_2,
    S,
    \B_V_data_1_payload_A_reg[13]_i_131_0 ,
    \B_V_data_1_payload_A_reg[13]_i_131_1 );
  output [1:0]P;
  output [7:0]O;
  output [5:0]\B_V_data_1_payload_A[13]_i_314_0 ;
  input CEP;
  input [1:0]Q;
  input ap_clk;
  input [7:0]DSP_ALU_INST;
  input [7:0]DSP_ALU_INST_0;
  input [7:0]DSP_ALU_INST_1;
  input [7:0]DSP_ALU_INST_2;
  input [0:0]S;
  input [12:0]\B_V_data_1_payload_A_reg[13]_i_131_0 ;
  input [12:0]\B_V_data_1_payload_A_reg[13]_i_131_1 ;

  wire \B_V_data_1_payload_A[13]_i_304_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_305_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_306_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_307_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_308_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_310_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_311_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_312_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_313_n_0 ;
  wire [5:0]\B_V_data_1_payload_A[13]_i_314_0 ;
  wire \B_V_data_1_payload_A[13]_i_314_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_337_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_338_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_339_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_340_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_341_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_342_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_343_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_344_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_345_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_346_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_347_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_348_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_349_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_350_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_351_n_0 ;
  wire [12:0]\B_V_data_1_payload_A_reg[13]_i_131_0 ;
  wire [12:0]\B_V_data_1_payload_A_reg[13]_i_131_1 ;
  wire \B_V_data_1_payload_A_reg[13]_i_131_n_3 ;
  wire \B_V_data_1_payload_A_reg[13]_i_131_n_4 ;
  wire \B_V_data_1_payload_A_reg[13]_i_131_n_5 ;
  wire \B_V_data_1_payload_A_reg[13]_i_131_n_6 ;
  wire \B_V_data_1_payload_A_reg[13]_i_131_n_7 ;
  wire \B_V_data_1_payload_A_reg[13]_i_134_n_0 ;
  wire \B_V_data_1_payload_A_reg[13]_i_134_n_1 ;
  wire \B_V_data_1_payload_A_reg[13]_i_134_n_2 ;
  wire \B_V_data_1_payload_A_reg[13]_i_134_n_3 ;
  wire \B_V_data_1_payload_A_reg[13]_i_134_n_4 ;
  wire \B_V_data_1_payload_A_reg[13]_i_134_n_5 ;
  wire \B_V_data_1_payload_A_reg[13]_i_134_n_6 ;
  wire \B_V_data_1_payload_A_reg[13]_i_134_n_7 ;
  wire CEP;
  wire [7:0]DSP_ALU_INST;
  wire [7:0]DSP_ALU_INST_0;
  wire [7:0]DSP_ALU_INST_1;
  wire [7:0]DSP_ALU_INST_2;
  wire [7:0]O;
  wire [1:0]P;
  wire [1:0]Q;
  wire [0:0]S;
  wire ap_clk;
  wire m_reg_reg_n_106;
  wire m_reg_reg_n_107;
  wire m_reg_reg_n_108;
  wire m_reg_reg_n_109;
  wire m_reg_reg_n_110;
  wire m_reg_reg_n_111;
  wire m_reg_reg_n_112;
  wire m_reg_reg_n_113;
  wire m_reg_reg_n_114;
  wire m_reg_reg_n_115;
  wire m_reg_reg_n_116;
  wire m_reg_reg_n_117;
  wire m_reg_reg_n_118;
  wire m_reg_reg_n_119;
  wire m_reg_reg_n_120;
  wire m_reg_reg_n_121;
  wire m_reg_reg_n_122;
  wire m_reg_reg_n_123;
  wire m_reg_reg_n_124;
  wire m_reg_reg_n_125;
  wire m_reg_reg_n_126;
  wire m_reg_reg_n_127;
  wire m_reg_reg_n_128;
  wire m_reg_reg_n_129;
  wire m_reg_reg_n_130;
  wire m_reg_reg_n_131;
  wire m_reg_reg_n_132;
  wire m_reg_reg_n_133;
  wire m_reg_reg_n_134;
  wire m_reg_reg_n_135;
  wire m_reg_reg_n_136;
  wire m_reg_reg_n_137;
  wire m_reg_reg_n_138;
  wire m_reg_reg_n_139;
  wire m_reg_reg_n_140;
  wire m_reg_reg_n_141;
  wire m_reg_reg_n_142;
  wire m_reg_reg_n_143;
  wire m_reg_reg_n_144;
  wire m_reg_reg_n_145;
  wire m_reg_reg_n_146;
  wire m_reg_reg_n_147;
  wire m_reg_reg_n_148;
  wire m_reg_reg_n_149;
  wire m_reg_reg_n_150;
  wire m_reg_reg_n_151;
  wire m_reg_reg_n_152;
  wire m_reg_reg_n_153;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_94;
  wire p_reg_reg_n_95;
  wire p_reg_reg_n_96;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_98;
  wire p_reg_reg_n_99;
  wire [7:5]\NLW_B_V_data_1_payload_A_reg[13]_i_131_CO_UNCONNECTED ;
  wire [7:6]\NLW_B_V_data_1_payload_A_reg[13]_i_131_O_UNCONNECTED ;
  wire NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_m_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_m_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_m_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_m_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_m_reg_reg_P_UNCONNECTED;
  wire [7:0]NLW_m_reg_reg_XOROUT_UNCONNECTED;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:14]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  (* HLUTNM = "lutpair116" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \B_V_data_1_payload_A[13]_i_304 
       (.I0(p_reg_reg_n_94),
        .I1(\B_V_data_1_payload_A_reg[13]_i_131_0 [11]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_131_1 [11]),
        .O(\B_V_data_1_payload_A[13]_i_304_n_0 ));
  (* HLUTNM = "lutpair115" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \B_V_data_1_payload_A[13]_i_305 
       (.I0(p_reg_reg_n_95),
        .I1(\B_V_data_1_payload_A_reg[13]_i_131_0 [10]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_131_1 [10]),
        .O(\B_V_data_1_payload_A[13]_i_305_n_0 ));
  (* HLUTNM = "lutpair114" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \B_V_data_1_payload_A[13]_i_306 
       (.I0(p_reg_reg_n_96),
        .I1(\B_V_data_1_payload_A_reg[13]_i_131_0 [9]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_131_1 [9]),
        .O(\B_V_data_1_payload_A[13]_i_306_n_0 ));
  (* HLUTNM = "lutpair113" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \B_V_data_1_payload_A[13]_i_307 
       (.I0(p_reg_reg_n_97),
        .I1(\B_V_data_1_payload_A_reg[13]_i_131_0 [8]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_131_1 [8]),
        .O(\B_V_data_1_payload_A[13]_i_307_n_0 ));
  (* HLUTNM = "lutpair112" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \B_V_data_1_payload_A[13]_i_308 
       (.I0(p_reg_reg_n_98),
        .I1(\B_V_data_1_payload_A_reg[13]_i_131_0 [7]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_131_1 [7]),
        .O(\B_V_data_1_payload_A[13]_i_308_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \B_V_data_1_payload_A[13]_i_310 
       (.I0(\B_V_data_1_payload_A[13]_i_304_n_0 ),
        .I1(\B_V_data_1_payload_A_reg[13]_i_131_0 [12]),
        .I2(P[0]),
        .I3(\B_V_data_1_payload_A_reg[13]_i_131_1 [12]),
        .O(\B_V_data_1_payload_A[13]_i_310_n_0 ));
  (* HLUTNM = "lutpair116" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \B_V_data_1_payload_A[13]_i_311 
       (.I0(p_reg_reg_n_94),
        .I1(\B_V_data_1_payload_A_reg[13]_i_131_0 [11]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_131_1 [11]),
        .I3(\B_V_data_1_payload_A[13]_i_305_n_0 ),
        .O(\B_V_data_1_payload_A[13]_i_311_n_0 ));
  (* HLUTNM = "lutpair115" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \B_V_data_1_payload_A[13]_i_312 
       (.I0(p_reg_reg_n_95),
        .I1(\B_V_data_1_payload_A_reg[13]_i_131_0 [10]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_131_1 [10]),
        .I3(\B_V_data_1_payload_A[13]_i_306_n_0 ),
        .O(\B_V_data_1_payload_A[13]_i_312_n_0 ));
  (* HLUTNM = "lutpair114" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \B_V_data_1_payload_A[13]_i_313 
       (.I0(p_reg_reg_n_96),
        .I1(\B_V_data_1_payload_A_reg[13]_i_131_0 [9]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_131_1 [9]),
        .I3(\B_V_data_1_payload_A[13]_i_307_n_0 ),
        .O(\B_V_data_1_payload_A[13]_i_313_n_0 ));
  (* HLUTNM = "lutpair113" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \B_V_data_1_payload_A[13]_i_314 
       (.I0(p_reg_reg_n_97),
        .I1(\B_V_data_1_payload_A_reg[13]_i_131_0 [8]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_131_1 [8]),
        .I3(\B_V_data_1_payload_A[13]_i_308_n_0 ),
        .O(\B_V_data_1_payload_A[13]_i_314_n_0 ));
  (* HLUTNM = "lutpair111" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \B_V_data_1_payload_A[13]_i_337 
       (.I0(p_reg_reg_n_99),
        .I1(\B_V_data_1_payload_A_reg[13]_i_131_0 [6]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_131_1 [6]),
        .O(\B_V_data_1_payload_A[13]_i_337_n_0 ));
  (* HLUTNM = "lutpair110" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \B_V_data_1_payload_A[13]_i_338 
       (.I0(p_reg_reg_n_100),
        .I1(\B_V_data_1_payload_A_reg[13]_i_131_0 [5]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_131_1 [5]),
        .O(\B_V_data_1_payload_A[13]_i_338_n_0 ));
  (* HLUTNM = "lutpair109" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \B_V_data_1_payload_A[13]_i_339 
       (.I0(p_reg_reg_n_101),
        .I1(\B_V_data_1_payload_A_reg[13]_i_131_0 [4]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_131_1 [4]),
        .O(\B_V_data_1_payload_A[13]_i_339_n_0 ));
  (* HLUTNM = "lutpair108" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \B_V_data_1_payload_A[13]_i_340 
       (.I0(p_reg_reg_n_102),
        .I1(\B_V_data_1_payload_A_reg[13]_i_131_0 [3]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_131_1 [3]),
        .O(\B_V_data_1_payload_A[13]_i_340_n_0 ));
  (* HLUTNM = "lutpair107" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \B_V_data_1_payload_A[13]_i_341 
       (.I0(p_reg_reg_n_103),
        .I1(\B_V_data_1_payload_A_reg[13]_i_131_0 [2]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_131_1 [2]),
        .O(\B_V_data_1_payload_A[13]_i_341_n_0 ));
  (* HLUTNM = "lutpair106" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \B_V_data_1_payload_A[13]_i_342 
       (.I0(p_reg_reg_n_104),
        .I1(\B_V_data_1_payload_A_reg[13]_i_131_0 [1]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_131_1 [1]),
        .O(\B_V_data_1_payload_A[13]_i_342_n_0 ));
  (* HLUTNM = "lutpair105" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \B_V_data_1_payload_A[13]_i_343 
       (.I0(p_reg_reg_n_105),
        .I1(\B_V_data_1_payload_A_reg[13]_i_131_0 [0]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_131_1 [0]),
        .O(\B_V_data_1_payload_A[13]_i_343_n_0 ));
  (* HLUTNM = "lutpair112" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \B_V_data_1_payload_A[13]_i_344 
       (.I0(p_reg_reg_n_98),
        .I1(\B_V_data_1_payload_A_reg[13]_i_131_0 [7]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_131_1 [7]),
        .I3(\B_V_data_1_payload_A[13]_i_337_n_0 ),
        .O(\B_V_data_1_payload_A[13]_i_344_n_0 ));
  (* HLUTNM = "lutpair111" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \B_V_data_1_payload_A[13]_i_345 
       (.I0(p_reg_reg_n_99),
        .I1(\B_V_data_1_payload_A_reg[13]_i_131_0 [6]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_131_1 [6]),
        .I3(\B_V_data_1_payload_A[13]_i_338_n_0 ),
        .O(\B_V_data_1_payload_A[13]_i_345_n_0 ));
  (* HLUTNM = "lutpair110" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \B_V_data_1_payload_A[13]_i_346 
       (.I0(p_reg_reg_n_100),
        .I1(\B_V_data_1_payload_A_reg[13]_i_131_0 [5]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_131_1 [5]),
        .I3(\B_V_data_1_payload_A[13]_i_339_n_0 ),
        .O(\B_V_data_1_payload_A[13]_i_346_n_0 ));
  (* HLUTNM = "lutpair109" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \B_V_data_1_payload_A[13]_i_347 
       (.I0(p_reg_reg_n_101),
        .I1(\B_V_data_1_payload_A_reg[13]_i_131_0 [4]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_131_1 [4]),
        .I3(\B_V_data_1_payload_A[13]_i_340_n_0 ),
        .O(\B_V_data_1_payload_A[13]_i_347_n_0 ));
  (* HLUTNM = "lutpair108" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \B_V_data_1_payload_A[13]_i_348 
       (.I0(p_reg_reg_n_102),
        .I1(\B_V_data_1_payload_A_reg[13]_i_131_0 [3]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_131_1 [3]),
        .I3(\B_V_data_1_payload_A[13]_i_341_n_0 ),
        .O(\B_V_data_1_payload_A[13]_i_348_n_0 ));
  (* HLUTNM = "lutpair107" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \B_V_data_1_payload_A[13]_i_349 
       (.I0(p_reg_reg_n_103),
        .I1(\B_V_data_1_payload_A_reg[13]_i_131_0 [2]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_131_1 [2]),
        .I3(\B_V_data_1_payload_A[13]_i_342_n_0 ),
        .O(\B_V_data_1_payload_A[13]_i_349_n_0 ));
  (* HLUTNM = "lutpair106" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \B_V_data_1_payload_A[13]_i_350 
       (.I0(p_reg_reg_n_104),
        .I1(\B_V_data_1_payload_A_reg[13]_i_131_0 [1]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_131_1 [1]),
        .I3(\B_V_data_1_payload_A[13]_i_343_n_0 ),
        .O(\B_V_data_1_payload_A[13]_i_350_n_0 ));
  (* HLUTNM = "lutpair105" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \B_V_data_1_payload_A[13]_i_351 
       (.I0(p_reg_reg_n_105),
        .I1(\B_V_data_1_payload_A_reg[13]_i_131_0 [0]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_131_1 [0]),
        .O(\B_V_data_1_payload_A[13]_i_351_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \B_V_data_1_payload_A_reg[13]_i_131 
       (.CI(\B_V_data_1_payload_A_reg[13]_i_134_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_B_V_data_1_payload_A_reg[13]_i_131_CO_UNCONNECTED [7:5],\B_V_data_1_payload_A_reg[13]_i_131_n_3 ,\B_V_data_1_payload_A_reg[13]_i_131_n_4 ,\B_V_data_1_payload_A_reg[13]_i_131_n_5 ,\B_V_data_1_payload_A_reg[13]_i_131_n_6 ,\B_V_data_1_payload_A_reg[13]_i_131_n_7 }),
        .DI({1'b0,1'b0,1'b0,\B_V_data_1_payload_A[13]_i_304_n_0 ,\B_V_data_1_payload_A[13]_i_305_n_0 ,\B_V_data_1_payload_A[13]_i_306_n_0 ,\B_V_data_1_payload_A[13]_i_307_n_0 ,\B_V_data_1_payload_A[13]_i_308_n_0 }),
        .O({\NLW_B_V_data_1_payload_A_reg[13]_i_131_O_UNCONNECTED [7:6],\B_V_data_1_payload_A[13]_i_314_0 }),
        .S({1'b0,1'b0,S,\B_V_data_1_payload_A[13]_i_310_n_0 ,\B_V_data_1_payload_A[13]_i_311_n_0 ,\B_V_data_1_payload_A[13]_i_312_n_0 ,\B_V_data_1_payload_A[13]_i_313_n_0 ,\B_V_data_1_payload_A[13]_i_314_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \B_V_data_1_payload_A_reg[13]_i_134 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\B_V_data_1_payload_A_reg[13]_i_134_n_0 ,\B_V_data_1_payload_A_reg[13]_i_134_n_1 ,\B_V_data_1_payload_A_reg[13]_i_134_n_2 ,\B_V_data_1_payload_A_reg[13]_i_134_n_3 ,\B_V_data_1_payload_A_reg[13]_i_134_n_4 ,\B_V_data_1_payload_A_reg[13]_i_134_n_5 ,\B_V_data_1_payload_A_reg[13]_i_134_n_6 ,\B_V_data_1_payload_A_reg[13]_i_134_n_7 }),
        .DI({\B_V_data_1_payload_A[13]_i_337_n_0 ,\B_V_data_1_payload_A[13]_i_338_n_0 ,\B_V_data_1_payload_A[13]_i_339_n_0 ,\B_V_data_1_payload_A[13]_i_340_n_0 ,\B_V_data_1_payload_A[13]_i_341_n_0 ,\B_V_data_1_payload_A[13]_i_342_n_0 ,\B_V_data_1_payload_A[13]_i_343_n_0 ,1'b0}),
        .O(O),
        .S({\B_V_data_1_payload_A[13]_i_344_n_0 ,\B_V_data_1_payload_A[13]_i_345_n_0 ,\B_V_data_1_payload_A[13]_i_346_n_0 ,\B_V_data_1_payload_A[13]_i_347_n_0 ,\B_V_data_1_payload_A[13]_i_348_n_0 ,\B_V_data_1_payload_A[13]_i_349_n_0 ,\B_V_data_1_payload_A[13]_i_350_n_0 ,\B_V_data_1_payload_A[13]_i_351_n_0 }));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    m_reg_reg
       (.A({DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_m_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_m_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_m_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(CEP),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Q[1]),
        .CEB2(CEP),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(CEP),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_m_reg_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_m_reg_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({m_reg_reg_n_106,m_reg_reg_n_107,m_reg_reg_n_108,m_reg_reg_n_109,m_reg_reg_n_110,m_reg_reg_n_111,m_reg_reg_n_112,m_reg_reg_n_113,m_reg_reg_n_114,m_reg_reg_n_115,m_reg_reg_n_116,m_reg_reg_n_117,m_reg_reg_n_118,m_reg_reg_n_119,m_reg_reg_n_120,m_reg_reg_n_121,m_reg_reg_n_122,m_reg_reg_n_123,m_reg_reg_n_124,m_reg_reg_n_125,m_reg_reg_n_126,m_reg_reg_n_127,m_reg_reg_n_128,m_reg_reg_n_129,m_reg_reg_n_130,m_reg_reg_n_131,m_reg_reg_n_132,m_reg_reg_n_133,m_reg_reg_n_134,m_reg_reg_n_135,m_reg_reg_n_136,m_reg_reg_n_137,m_reg_reg_n_138,m_reg_reg_n_139,m_reg_reg_n_140,m_reg_reg_n_141,m_reg_reg_n_142,m_reg_reg_n_143,m_reg_reg_n_144,m_reg_reg_n_145,m_reg_reg_n_146,m_reg_reg_n_147,m_reg_reg_n_148,m_reg_reg_n_149,m_reg_reg_n_150,m_reg_reg_n_151,m_reg_reg_n_152,m_reg_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_m_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_m_reg_reg_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(Q[0]),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Q[0]),
        .CEB2(Q[1]),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(CEP),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:14],P,p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({m_reg_reg_n_106,m_reg_reg_n_107,m_reg_reg_n_108,m_reg_reg_n_109,m_reg_reg_n_110,m_reg_reg_n_111,m_reg_reg_n_112,m_reg_reg_n_113,m_reg_reg_n_114,m_reg_reg_n_115,m_reg_reg_n_116,m_reg_reg_n_117,m_reg_reg_n_118,m_reg_reg_n_119,m_reg_reg_n_120,m_reg_reg_n_121,m_reg_reg_n_122,m_reg_reg_n_123,m_reg_reg_n_124,m_reg_reg_n_125,m_reg_reg_n_126,m_reg_reg_n_127,m_reg_reg_n_128,m_reg_reg_n_129,m_reg_reg_n_130,m_reg_reg_n_131,m_reg_reg_n_132,m_reg_reg_n_133,m_reg_reg_n_134,m_reg_reg_n_135,m_reg_reg_n_136,m_reg_reg_n_137,m_reg_reg_n_138,m_reg_reg_n_139,m_reg_reg_n_140,m_reg_reg_n_141,m_reg_reg_n_142,m_reg_reg_n_143,m_reg_reg_n_144,m_reg_reg_n_145,m_reg_reg_n_146,m_reg_reg_n_147,m_reg_reg_n_148,m_reg_reg_n_149,m_reg_reg_n_150,m_reg_reg_n_151,m_reg_reg_n_152,m_reg_reg_n_153}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "fir_stream_mac_muladd_8s_8s_14s_14_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_muladd_8s_8s_14s_14_4_1_DSP48_0_62
   (P,
    \B_V_data_1_payload_A[7]_i_37_0 ,
    \B_V_data_1_payload_A[13]_i_39_0 ,
    D,
    CEP,
    ap_clk,
    B,
    Q,
    DSP_ALU_INST,
    input_r_TREADY_int_regslice,
    DSP_ALU_INST_0,
    \B_V_data_1_payload_A_reg[7] ,
    O,
    \B_V_data_1_payload_A_reg[13] ,
    \B_V_data_1_payload_A_reg[13]_0 ,
    \B_V_data_1_payload_A_reg[7]_0 ,
    \B_V_data_1_payload_A_reg[7]_1 ,
    \B_V_data_1_payload_A_reg[7]_2 ,
    \B_V_data_1_payload_A_reg[7]_3 ,
    \B_V_data_1_payload_A_reg[13]_1 ,
    S,
    DI,
    \B_V_data_1_payload_A_reg[7]_4 ,
    \B_V_data_1_payload_A_reg[13]_2 ,
    \B_V_data_1_payload_A_reg[13]_3 ,
    \B_V_data_1_payload_A_reg[13]_i_14_0 ,
    \B_V_data_1_payload_A_reg[13]_i_14_1 ,
    \B_V_data_1_payload_A_reg[13]_4 ,
    \B_V_data_1_payload_A_reg[13]_i_14_2 );
  output [1:0]P;
  output [1:0]\B_V_data_1_payload_A[7]_i_37_0 ;
  output [5:0]\B_V_data_1_payload_A[13]_i_39_0 ;
  output [13:0]D;
  input CEP;
  input ap_clk;
  input [7:0]B;
  input [7:0]Q;
  input [0:0]DSP_ALU_INST;
  input input_r_TREADY_int_regslice;
  input [7:0]DSP_ALU_INST_0;
  input \B_V_data_1_payload_A_reg[7] ;
  input [6:0]O;
  input [6:0]\B_V_data_1_payload_A_reg[13] ;
  input [6:0]\B_V_data_1_payload_A_reg[13]_0 ;
  input \B_V_data_1_payload_A_reg[7]_0 ;
  input \B_V_data_1_payload_A_reg[7]_1 ;
  input \B_V_data_1_payload_A_reg[7]_2 ;
  input \B_V_data_1_payload_A_reg[7]_3 ;
  input \B_V_data_1_payload_A_reg[13]_1 ;
  input [0:0]S;
  input [0:0]DI;
  input [1:0]\B_V_data_1_payload_A_reg[7]_4 ;
  input [3:0]\B_V_data_1_payload_A_reg[13]_2 ;
  input [4:0]\B_V_data_1_payload_A_reg[13]_3 ;
  input [4:0]\B_V_data_1_payload_A_reg[13]_i_14_0 ;
  input [12:0]\B_V_data_1_payload_A_reg[13]_i_14_1 ;
  input \B_V_data_1_payload_A_reg[13]_4 ;
  input [7:0]\B_V_data_1_payload_A_reg[13]_i_14_2 ;

  wire [7:0]B;
  wire \B_V_data_1_payload_A[13]_i_13_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_29_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_30_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_31_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_32_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_33_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_35_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_36_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_37_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_38_n_0 ;
  wire [5:0]\B_V_data_1_payload_A[13]_i_39_0 ;
  wire \B_V_data_1_payload_A[13]_i_39_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_7_n_0 ;
  wire \B_V_data_1_payload_A[7]_i_10_n_0 ;
  wire \B_V_data_1_payload_A[7]_i_11_n_0 ;
  wire \B_V_data_1_payload_A[7]_i_12_n_0 ;
  wire \B_V_data_1_payload_A[7]_i_13_n_0 ;
  wire \B_V_data_1_payload_A[7]_i_14_n_0 ;
  wire \B_V_data_1_payload_A[7]_i_15_n_0 ;
  wire \B_V_data_1_payload_A[7]_i_23_n_0 ;
  wire \B_V_data_1_payload_A[7]_i_24_n_0 ;
  wire \B_V_data_1_payload_A[7]_i_25_n_0 ;
  wire \B_V_data_1_payload_A[7]_i_26_n_0 ;
  wire \B_V_data_1_payload_A[7]_i_27_n_0 ;
  wire \B_V_data_1_payload_A[7]_i_28_n_0 ;
  wire \B_V_data_1_payload_A[7]_i_29_n_0 ;
  wire \B_V_data_1_payload_A[7]_i_2_n_0 ;
  wire \B_V_data_1_payload_A[7]_i_30_n_0 ;
  wire \B_V_data_1_payload_A[7]_i_31_n_0 ;
  wire \B_V_data_1_payload_A[7]_i_32_n_0 ;
  wire \B_V_data_1_payload_A[7]_i_33_n_0 ;
  wire \B_V_data_1_payload_A[7]_i_34_n_0 ;
  wire \B_V_data_1_payload_A[7]_i_35_n_0 ;
  wire \B_V_data_1_payload_A[7]_i_36_n_0 ;
  wire [1:0]\B_V_data_1_payload_A[7]_i_37_0 ;
  wire \B_V_data_1_payload_A[7]_i_37_n_0 ;
  wire \B_V_data_1_payload_A[7]_i_3_n_0 ;
  wire \B_V_data_1_payload_A[7]_i_4_n_0 ;
  wire \B_V_data_1_payload_A[7]_i_5_n_0 ;
  wire \B_V_data_1_payload_A[7]_i_6_n_0 ;
  wire \B_V_data_1_payload_A[7]_i_7_n_0 ;
  wire [6:0]\B_V_data_1_payload_A_reg[13] ;
  wire [6:0]\B_V_data_1_payload_A_reg[13]_0 ;
  wire \B_V_data_1_payload_A_reg[13]_1 ;
  wire [3:0]\B_V_data_1_payload_A_reg[13]_2 ;
  wire [4:0]\B_V_data_1_payload_A_reg[13]_3 ;
  wire \B_V_data_1_payload_A_reg[13]_4 ;
  wire [4:0]\B_V_data_1_payload_A_reg[13]_i_14_0 ;
  wire [12:0]\B_V_data_1_payload_A_reg[13]_i_14_1 ;
  wire [7:0]\B_V_data_1_payload_A_reg[13]_i_14_2 ;
  wire \B_V_data_1_payload_A_reg[13]_i_14_n_3 ;
  wire \B_V_data_1_payload_A_reg[13]_i_14_n_4 ;
  wire \B_V_data_1_payload_A_reg[13]_i_14_n_5 ;
  wire \B_V_data_1_payload_A_reg[13]_i_14_n_6 ;
  wire \B_V_data_1_payload_A_reg[13]_i_14_n_7 ;
  wire \B_V_data_1_payload_A_reg[13]_i_2_n_3 ;
  wire \B_V_data_1_payload_A_reg[13]_i_2_n_4 ;
  wire \B_V_data_1_payload_A_reg[13]_i_2_n_5 ;
  wire \B_V_data_1_payload_A_reg[13]_i_2_n_6 ;
  wire \B_V_data_1_payload_A_reg[13]_i_2_n_7 ;
  wire \B_V_data_1_payload_A_reg[7] ;
  wire \B_V_data_1_payload_A_reg[7]_0 ;
  wire \B_V_data_1_payload_A_reg[7]_1 ;
  wire \B_V_data_1_payload_A_reg[7]_2 ;
  wire \B_V_data_1_payload_A_reg[7]_3 ;
  wire [1:0]\B_V_data_1_payload_A_reg[7]_4 ;
  wire \B_V_data_1_payload_A_reg[7]_i_1_n_0 ;
  wire \B_V_data_1_payload_A_reg[7]_i_1_n_1 ;
  wire \B_V_data_1_payload_A_reg[7]_i_1_n_2 ;
  wire \B_V_data_1_payload_A_reg[7]_i_1_n_3 ;
  wire \B_V_data_1_payload_A_reg[7]_i_1_n_4 ;
  wire \B_V_data_1_payload_A_reg[7]_i_1_n_5 ;
  wire \B_V_data_1_payload_A_reg[7]_i_1_n_6 ;
  wire \B_V_data_1_payload_A_reg[7]_i_1_n_7 ;
  wire \B_V_data_1_payload_A_reg[7]_i_9_n_0 ;
  wire \B_V_data_1_payload_A_reg[7]_i_9_n_1 ;
  wire \B_V_data_1_payload_A_reg[7]_i_9_n_10 ;
  wire \B_V_data_1_payload_A_reg[7]_i_9_n_11 ;
  wire \B_V_data_1_payload_A_reg[7]_i_9_n_12 ;
  wire \B_V_data_1_payload_A_reg[7]_i_9_n_13 ;
  wire \B_V_data_1_payload_A_reg[7]_i_9_n_2 ;
  wire \B_V_data_1_payload_A_reg[7]_i_9_n_3 ;
  wire \B_V_data_1_payload_A_reg[7]_i_9_n_4 ;
  wire \B_V_data_1_payload_A_reg[7]_i_9_n_5 ;
  wire \B_V_data_1_payload_A_reg[7]_i_9_n_6 ;
  wire \B_V_data_1_payload_A_reg[7]_i_9_n_7 ;
  wire \B_V_data_1_payload_A_reg[7]_i_9_n_8 ;
  wire \B_V_data_1_payload_A_reg[7]_i_9_n_9 ;
  wire CEP;
  wire [13:0]D;
  wire [0:0]DI;
  wire [0:0]DSP_ALU_INST;
  wire [7:0]DSP_ALU_INST_0;
  wire [6:0]O;
  wire [1:0]P;
  wire [7:0]Q;
  wire [0:0]S;
  wire ap_clk;
  wire input_r_TREADY_int_regslice;
  wire m_reg_reg_n_106;
  wire m_reg_reg_n_107;
  wire m_reg_reg_n_108;
  wire m_reg_reg_n_109;
  wire m_reg_reg_n_110;
  wire m_reg_reg_n_111;
  wire m_reg_reg_n_112;
  wire m_reg_reg_n_113;
  wire m_reg_reg_n_114;
  wire m_reg_reg_n_115;
  wire m_reg_reg_n_116;
  wire m_reg_reg_n_117;
  wire m_reg_reg_n_118;
  wire m_reg_reg_n_119;
  wire m_reg_reg_n_120;
  wire m_reg_reg_n_121;
  wire m_reg_reg_n_122;
  wire m_reg_reg_n_123;
  wire m_reg_reg_n_124;
  wire m_reg_reg_n_125;
  wire m_reg_reg_n_126;
  wire m_reg_reg_n_127;
  wire m_reg_reg_n_128;
  wire m_reg_reg_n_129;
  wire m_reg_reg_n_130;
  wire m_reg_reg_n_131;
  wire m_reg_reg_n_132;
  wire m_reg_reg_n_133;
  wire m_reg_reg_n_134;
  wire m_reg_reg_n_135;
  wire m_reg_reg_n_136;
  wire m_reg_reg_n_137;
  wire m_reg_reg_n_138;
  wire m_reg_reg_n_139;
  wire m_reg_reg_n_140;
  wire m_reg_reg_n_141;
  wire m_reg_reg_n_142;
  wire m_reg_reg_n_143;
  wire m_reg_reg_n_144;
  wire m_reg_reg_n_145;
  wire m_reg_reg_n_146;
  wire m_reg_reg_n_147;
  wire m_reg_reg_n_148;
  wire m_reg_reg_n_149;
  wire m_reg_reg_n_150;
  wire m_reg_reg_n_151;
  wire m_reg_reg_n_152;
  wire m_reg_reg_n_153;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_94;
  wire p_reg_reg_n_95;
  wire p_reg_reg_n_96;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_98;
  wire p_reg_reg_n_99;
  wire [7:5]\NLW_B_V_data_1_payload_A_reg[13]_i_14_CO_UNCONNECTED ;
  wire [7:6]\NLW_B_V_data_1_payload_A_reg[13]_i_14_O_UNCONNECTED ;
  wire [7:5]\NLW_B_V_data_1_payload_A_reg[13]_i_2_CO_UNCONNECTED ;
  wire [7:6]\NLW_B_V_data_1_payload_A_reg[13]_i_2_O_UNCONNECTED ;
  wire NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_m_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_m_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_m_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_m_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_m_reg_reg_P_UNCONNECTED;
  wire [7:0]NLW_m_reg_reg_XOROUT_UNCONNECTED;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:14]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \B_V_data_1_payload_A[13]_i_13 
       (.I0(\B_V_data_1_payload_A[13]_i_7_n_0 ),
        .I1(\B_V_data_1_payload_A_reg[13]_4 ),
        .I2(\B_V_data_1_payload_A[13]_i_39_0 [0]),
        .I3(\B_V_data_1_payload_A_reg[13]_0 [6]),
        .I4(\B_V_data_1_payload_A_reg[13] [6]),
        .I5(O[6]),
        .O(\B_V_data_1_payload_A[13]_i_13_n_0 ));
  (* HLUTNM = "lutpair128" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \B_V_data_1_payload_A[13]_i_29 
       (.I0(\B_V_data_1_payload_A_reg[13]_i_14_0 [3]),
        .I1(p_reg_reg_n_94),
        .I2(\B_V_data_1_payload_A_reg[13]_i_14_1 [11]),
        .O(\B_V_data_1_payload_A[13]_i_29_n_0 ));
  (* HLUTNM = "lutpair127" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \B_V_data_1_payload_A[13]_i_30 
       (.I0(\B_V_data_1_payload_A_reg[13]_i_14_0 [2]),
        .I1(p_reg_reg_n_95),
        .I2(\B_V_data_1_payload_A_reg[13]_i_14_1 [10]),
        .O(\B_V_data_1_payload_A[13]_i_30_n_0 ));
  (* HLUTNM = "lutpair126" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \B_V_data_1_payload_A[13]_i_31 
       (.I0(\B_V_data_1_payload_A_reg[13]_i_14_0 [1]),
        .I1(p_reg_reg_n_96),
        .I2(\B_V_data_1_payload_A_reg[13]_i_14_1 [9]),
        .O(\B_V_data_1_payload_A[13]_i_31_n_0 ));
  (* HLUTNM = "lutpair125" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \B_V_data_1_payload_A[13]_i_32 
       (.I0(\B_V_data_1_payload_A_reg[13]_i_14_0 [0]),
        .I1(p_reg_reg_n_97),
        .I2(\B_V_data_1_payload_A_reg[13]_i_14_1 [8]),
        .O(\B_V_data_1_payload_A[13]_i_32_n_0 ));
  (* HLUTNM = "lutpair124" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \B_V_data_1_payload_A[13]_i_33 
       (.I0(\B_V_data_1_payload_A_reg[13]_i_14_2 [7]),
        .I1(p_reg_reg_n_98),
        .I2(\B_V_data_1_payload_A_reg[13]_i_14_1 [7]),
        .O(\B_V_data_1_payload_A[13]_i_33_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \B_V_data_1_payload_A[13]_i_35 
       (.I0(\B_V_data_1_payload_A[13]_i_29_n_0 ),
        .I1(P[0]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_14_0 [4]),
        .I3(\B_V_data_1_payload_A_reg[13]_i_14_1 [12]),
        .O(\B_V_data_1_payload_A[13]_i_35_n_0 ));
  (* HLUTNM = "lutpair128" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \B_V_data_1_payload_A[13]_i_36 
       (.I0(\B_V_data_1_payload_A_reg[13]_i_14_0 [3]),
        .I1(p_reg_reg_n_94),
        .I2(\B_V_data_1_payload_A_reg[13]_i_14_1 [11]),
        .I3(\B_V_data_1_payload_A[13]_i_30_n_0 ),
        .O(\B_V_data_1_payload_A[13]_i_36_n_0 ));
  (* HLUTNM = "lutpair127" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \B_V_data_1_payload_A[13]_i_37 
       (.I0(\B_V_data_1_payload_A_reg[13]_i_14_0 [2]),
        .I1(p_reg_reg_n_95),
        .I2(\B_V_data_1_payload_A_reg[13]_i_14_1 [10]),
        .I3(\B_V_data_1_payload_A[13]_i_31_n_0 ),
        .O(\B_V_data_1_payload_A[13]_i_37_n_0 ));
  (* HLUTNM = "lutpair126" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \B_V_data_1_payload_A[13]_i_38 
       (.I0(\B_V_data_1_payload_A_reg[13]_i_14_0 [1]),
        .I1(p_reg_reg_n_96),
        .I2(\B_V_data_1_payload_A_reg[13]_i_14_1 [9]),
        .I3(\B_V_data_1_payload_A[13]_i_32_n_0 ),
        .O(\B_V_data_1_payload_A[13]_i_38_n_0 ));
  (* HLUTNM = "lutpair125" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \B_V_data_1_payload_A[13]_i_39 
       (.I0(\B_V_data_1_payload_A_reg[13]_i_14_0 [0]),
        .I1(p_reg_reg_n_97),
        .I2(\B_V_data_1_payload_A_reg[13]_i_14_1 [8]),
        .I3(\B_V_data_1_payload_A[13]_i_33_n_0 ),
        .O(\B_V_data_1_payload_A[13]_i_39_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \B_V_data_1_payload_A[13]_i_7 
       (.I0(\B_V_data_1_payload_A_reg[7]_i_9_n_8 ),
        .I1(\B_V_data_1_payload_A_reg[13]_1 ),
        .I2(O[5]),
        .I3(\B_V_data_1_payload_A_reg[13] [5]),
        .I4(\B_V_data_1_payload_A_reg[13]_0 [5]),
        .O(\B_V_data_1_payload_A[13]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \B_V_data_1_payload_A[7]_i_10 
       (.I0(\B_V_data_1_payload_A[7]_i_2_n_0 ),
        .I1(\B_V_data_1_payload_A_reg[13]_1 ),
        .I2(\B_V_data_1_payload_A_reg[7]_i_9_n_8 ),
        .I3(\B_V_data_1_payload_A_reg[13]_0 [5]),
        .I4(\B_V_data_1_payload_A_reg[13] [5]),
        .I5(O[5]),
        .O(\B_V_data_1_payload_A[7]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \B_V_data_1_payload_A[7]_i_11 
       (.I0(\B_V_data_1_payload_A[7]_i_3_n_0 ),
        .I1(\B_V_data_1_payload_A_reg[7]_3 ),
        .I2(\B_V_data_1_payload_A_reg[7]_i_9_n_9 ),
        .I3(\B_V_data_1_payload_A_reg[13]_0 [4]),
        .I4(\B_V_data_1_payload_A_reg[13] [4]),
        .I5(O[4]),
        .O(\B_V_data_1_payload_A[7]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \B_V_data_1_payload_A[7]_i_12 
       (.I0(\B_V_data_1_payload_A[7]_i_4_n_0 ),
        .I1(\B_V_data_1_payload_A_reg[7]_2 ),
        .I2(\B_V_data_1_payload_A_reg[7]_i_9_n_10 ),
        .I3(\B_V_data_1_payload_A_reg[13]_0 [3]),
        .I4(\B_V_data_1_payload_A_reg[13] [3]),
        .I5(O[3]),
        .O(\B_V_data_1_payload_A[7]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \B_V_data_1_payload_A[7]_i_13 
       (.I0(\B_V_data_1_payload_A[7]_i_5_n_0 ),
        .I1(\B_V_data_1_payload_A_reg[7]_1 ),
        .I2(\B_V_data_1_payload_A_reg[7]_i_9_n_11 ),
        .I3(\B_V_data_1_payload_A_reg[13]_0 [2]),
        .I4(\B_V_data_1_payload_A_reg[13] [2]),
        .I5(O[2]),
        .O(\B_V_data_1_payload_A[7]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \B_V_data_1_payload_A[7]_i_14 
       (.I0(\B_V_data_1_payload_A[7]_i_6_n_0 ),
        .I1(\B_V_data_1_payload_A_reg[7]_0 ),
        .I2(\B_V_data_1_payload_A_reg[7]_i_9_n_12 ),
        .I3(\B_V_data_1_payload_A_reg[13]_0 [1]),
        .I4(\B_V_data_1_payload_A_reg[13] [1]),
        .I5(O[1]),
        .O(\B_V_data_1_payload_A[7]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h6999999699969666)) 
    \B_V_data_1_payload_A[7]_i_15 
       (.I0(\B_V_data_1_payload_A_reg[7] ),
        .I1(\B_V_data_1_payload_A_reg[7]_i_9_n_13 ),
        .I2(O[0]),
        .I3(\B_V_data_1_payload_A_reg[13]_0 [0]),
        .I4(\B_V_data_1_payload_A_reg[13] [0]),
        .I5(\B_V_data_1_payload_A[7]_i_37_0 [1]),
        .O(\B_V_data_1_payload_A[7]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \B_V_data_1_payload_A[7]_i_2 
       (.I0(\B_V_data_1_payload_A_reg[7]_i_9_n_9 ),
        .I1(\B_V_data_1_payload_A_reg[7]_3 ),
        .I2(O[4]),
        .I3(\B_V_data_1_payload_A_reg[13] [4]),
        .I4(\B_V_data_1_payload_A_reg[13]_0 [4]),
        .O(\B_V_data_1_payload_A[7]_i_2_n_0 ));
  (* HLUTNM = "lutpair123" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \B_V_data_1_payload_A[7]_i_23 
       (.I0(\B_V_data_1_payload_A_reg[13]_i_14_2 [6]),
        .I1(p_reg_reg_n_99),
        .I2(\B_V_data_1_payload_A_reg[13]_i_14_1 [6]),
        .O(\B_V_data_1_payload_A[7]_i_23_n_0 ));
  (* HLUTNM = "lutpair122" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \B_V_data_1_payload_A[7]_i_24 
       (.I0(\B_V_data_1_payload_A_reg[13]_i_14_2 [5]),
        .I1(p_reg_reg_n_100),
        .I2(\B_V_data_1_payload_A_reg[13]_i_14_1 [5]),
        .O(\B_V_data_1_payload_A[7]_i_24_n_0 ));
  (* HLUTNM = "lutpair121" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \B_V_data_1_payload_A[7]_i_25 
       (.I0(\B_V_data_1_payload_A_reg[13]_i_14_2 [4]),
        .I1(p_reg_reg_n_101),
        .I2(\B_V_data_1_payload_A_reg[13]_i_14_1 [4]),
        .O(\B_V_data_1_payload_A[7]_i_25_n_0 ));
  (* HLUTNM = "lutpair120" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \B_V_data_1_payload_A[7]_i_26 
       (.I0(\B_V_data_1_payload_A_reg[13]_i_14_2 [3]),
        .I1(p_reg_reg_n_102),
        .I2(\B_V_data_1_payload_A_reg[13]_i_14_1 [3]),
        .O(\B_V_data_1_payload_A[7]_i_26_n_0 ));
  (* HLUTNM = "lutpair119" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \B_V_data_1_payload_A[7]_i_27 
       (.I0(\B_V_data_1_payload_A_reg[13]_i_14_2 [2]),
        .I1(p_reg_reg_n_103),
        .I2(\B_V_data_1_payload_A_reg[13]_i_14_1 [2]),
        .O(\B_V_data_1_payload_A[7]_i_27_n_0 ));
  (* HLUTNM = "lutpair118" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \B_V_data_1_payload_A[7]_i_28 
       (.I0(\B_V_data_1_payload_A_reg[13]_i_14_2 [1]),
        .I1(p_reg_reg_n_104),
        .I2(\B_V_data_1_payload_A_reg[13]_i_14_1 [1]),
        .O(\B_V_data_1_payload_A[7]_i_28_n_0 ));
  (* HLUTNM = "lutpair117" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \B_V_data_1_payload_A[7]_i_29 
       (.I0(\B_V_data_1_payload_A_reg[13]_i_14_2 [0]),
        .I1(p_reg_reg_n_105),
        .I2(\B_V_data_1_payload_A_reg[13]_i_14_1 [0]),
        .O(\B_V_data_1_payload_A[7]_i_29_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \B_V_data_1_payload_A[7]_i_3 
       (.I0(\B_V_data_1_payload_A_reg[7]_i_9_n_10 ),
        .I1(\B_V_data_1_payload_A_reg[7]_2 ),
        .I2(O[3]),
        .I3(\B_V_data_1_payload_A_reg[13] [3]),
        .I4(\B_V_data_1_payload_A_reg[13]_0 [3]),
        .O(\B_V_data_1_payload_A[7]_i_3_n_0 ));
  (* HLUTNM = "lutpair124" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \B_V_data_1_payload_A[7]_i_30 
       (.I0(\B_V_data_1_payload_A_reg[13]_i_14_2 [7]),
        .I1(p_reg_reg_n_98),
        .I2(\B_V_data_1_payload_A_reg[13]_i_14_1 [7]),
        .I3(\B_V_data_1_payload_A[7]_i_23_n_0 ),
        .O(\B_V_data_1_payload_A[7]_i_30_n_0 ));
  (* HLUTNM = "lutpair123" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \B_V_data_1_payload_A[7]_i_31 
       (.I0(\B_V_data_1_payload_A_reg[13]_i_14_2 [6]),
        .I1(p_reg_reg_n_99),
        .I2(\B_V_data_1_payload_A_reg[13]_i_14_1 [6]),
        .I3(\B_V_data_1_payload_A[7]_i_24_n_0 ),
        .O(\B_V_data_1_payload_A[7]_i_31_n_0 ));
  (* HLUTNM = "lutpair122" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \B_V_data_1_payload_A[7]_i_32 
       (.I0(\B_V_data_1_payload_A_reg[13]_i_14_2 [5]),
        .I1(p_reg_reg_n_100),
        .I2(\B_V_data_1_payload_A_reg[13]_i_14_1 [5]),
        .I3(\B_V_data_1_payload_A[7]_i_25_n_0 ),
        .O(\B_V_data_1_payload_A[7]_i_32_n_0 ));
  (* HLUTNM = "lutpair121" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \B_V_data_1_payload_A[7]_i_33 
       (.I0(\B_V_data_1_payload_A_reg[13]_i_14_2 [4]),
        .I1(p_reg_reg_n_101),
        .I2(\B_V_data_1_payload_A_reg[13]_i_14_1 [4]),
        .I3(\B_V_data_1_payload_A[7]_i_26_n_0 ),
        .O(\B_V_data_1_payload_A[7]_i_33_n_0 ));
  (* HLUTNM = "lutpair120" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \B_V_data_1_payload_A[7]_i_34 
       (.I0(\B_V_data_1_payload_A_reg[13]_i_14_2 [3]),
        .I1(p_reg_reg_n_102),
        .I2(\B_V_data_1_payload_A_reg[13]_i_14_1 [3]),
        .I3(\B_V_data_1_payload_A[7]_i_27_n_0 ),
        .O(\B_V_data_1_payload_A[7]_i_34_n_0 ));
  (* HLUTNM = "lutpair119" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \B_V_data_1_payload_A[7]_i_35 
       (.I0(\B_V_data_1_payload_A_reg[13]_i_14_2 [2]),
        .I1(p_reg_reg_n_103),
        .I2(\B_V_data_1_payload_A_reg[13]_i_14_1 [2]),
        .I3(\B_V_data_1_payload_A[7]_i_28_n_0 ),
        .O(\B_V_data_1_payload_A[7]_i_35_n_0 ));
  (* HLUTNM = "lutpair118" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \B_V_data_1_payload_A[7]_i_36 
       (.I0(\B_V_data_1_payload_A_reg[13]_i_14_2 [1]),
        .I1(p_reg_reg_n_104),
        .I2(\B_V_data_1_payload_A_reg[13]_i_14_1 [1]),
        .I3(\B_V_data_1_payload_A[7]_i_29_n_0 ),
        .O(\B_V_data_1_payload_A[7]_i_36_n_0 ));
  (* HLUTNM = "lutpair117" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \B_V_data_1_payload_A[7]_i_37 
       (.I0(\B_V_data_1_payload_A_reg[13]_i_14_2 [0]),
        .I1(p_reg_reg_n_105),
        .I2(\B_V_data_1_payload_A_reg[13]_i_14_1 [0]),
        .O(\B_V_data_1_payload_A[7]_i_37_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \B_V_data_1_payload_A[7]_i_4 
       (.I0(\B_V_data_1_payload_A_reg[7]_i_9_n_11 ),
        .I1(\B_V_data_1_payload_A_reg[7]_1 ),
        .I2(O[2]),
        .I3(\B_V_data_1_payload_A_reg[13] [2]),
        .I4(\B_V_data_1_payload_A_reg[13]_0 [2]),
        .O(\B_V_data_1_payload_A[7]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \B_V_data_1_payload_A[7]_i_5 
       (.I0(\B_V_data_1_payload_A_reg[7]_i_9_n_12 ),
        .I1(\B_V_data_1_payload_A_reg[7]_0 ),
        .I2(O[1]),
        .I3(\B_V_data_1_payload_A_reg[13] [1]),
        .I4(\B_V_data_1_payload_A_reg[13]_0 [1]),
        .O(\B_V_data_1_payload_A[7]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \B_V_data_1_payload_A[7]_i_6 
       (.I0(\B_V_data_1_payload_A_reg[7]_i_9_n_13 ),
        .I1(\B_V_data_1_payload_A_reg[7] ),
        .I2(O[0]),
        .I3(\B_V_data_1_payload_A_reg[13] [0]),
        .I4(\B_V_data_1_payload_A_reg[13]_0 [0]),
        .O(\B_V_data_1_payload_A[7]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hE81717E8)) 
    \B_V_data_1_payload_A[7]_i_7 
       (.I0(O[0]),
        .I1(\B_V_data_1_payload_A_reg[13] [0]),
        .I2(\B_V_data_1_payload_A_reg[13]_0 [0]),
        .I3(\B_V_data_1_payload_A_reg[7]_i_9_n_13 ),
        .I4(\B_V_data_1_payload_A_reg[7] ),
        .O(\B_V_data_1_payload_A[7]_i_7_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \B_V_data_1_payload_A_reg[13]_i_14 
       (.CI(\B_V_data_1_payload_A_reg[7]_i_9_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_B_V_data_1_payload_A_reg[13]_i_14_CO_UNCONNECTED [7:5],\B_V_data_1_payload_A_reg[13]_i_14_n_3 ,\B_V_data_1_payload_A_reg[13]_i_14_n_4 ,\B_V_data_1_payload_A_reg[13]_i_14_n_5 ,\B_V_data_1_payload_A_reg[13]_i_14_n_6 ,\B_V_data_1_payload_A_reg[13]_i_14_n_7 }),
        .DI({1'b0,1'b0,1'b0,\B_V_data_1_payload_A[13]_i_29_n_0 ,\B_V_data_1_payload_A[13]_i_30_n_0 ,\B_V_data_1_payload_A[13]_i_31_n_0 ,\B_V_data_1_payload_A[13]_i_32_n_0 ,\B_V_data_1_payload_A[13]_i_33_n_0 }),
        .O({\NLW_B_V_data_1_payload_A_reg[13]_i_14_O_UNCONNECTED [7:6],\B_V_data_1_payload_A[13]_i_39_0 }),
        .S({1'b0,1'b0,S,\B_V_data_1_payload_A[13]_i_35_n_0 ,\B_V_data_1_payload_A[13]_i_36_n_0 ,\B_V_data_1_payload_A[13]_i_37_n_0 ,\B_V_data_1_payload_A[13]_i_38_n_0 ,\B_V_data_1_payload_A[13]_i_39_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \B_V_data_1_payload_A_reg[13]_i_2 
       (.CI(\B_V_data_1_payload_A_reg[7]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_B_V_data_1_payload_A_reg[13]_i_2_CO_UNCONNECTED [7:5],\B_V_data_1_payload_A_reg[13]_i_2_n_3 ,\B_V_data_1_payload_A_reg[13]_i_2_n_4 ,\B_V_data_1_payload_A_reg[13]_i_2_n_5 ,\B_V_data_1_payload_A_reg[13]_i_2_n_6 ,\B_V_data_1_payload_A_reg[13]_i_2_n_7 }),
        .DI({1'b0,1'b0,1'b0,\B_V_data_1_payload_A_reg[13]_2 ,\B_V_data_1_payload_A[13]_i_7_n_0 }),
        .O({\NLW_B_V_data_1_payload_A_reg[13]_i_2_O_UNCONNECTED [7:6],D[13:8]}),
        .S({1'b0,1'b0,\B_V_data_1_payload_A_reg[13]_3 ,\B_V_data_1_payload_A[13]_i_13_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \B_V_data_1_payload_A_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\B_V_data_1_payload_A_reg[7]_i_1_n_0 ,\B_V_data_1_payload_A_reg[7]_i_1_n_1 ,\B_V_data_1_payload_A_reg[7]_i_1_n_2 ,\B_V_data_1_payload_A_reg[7]_i_1_n_3 ,\B_V_data_1_payload_A_reg[7]_i_1_n_4 ,\B_V_data_1_payload_A_reg[7]_i_1_n_5 ,\B_V_data_1_payload_A_reg[7]_i_1_n_6 ,\B_V_data_1_payload_A_reg[7]_i_1_n_7 }),
        .DI({\B_V_data_1_payload_A[7]_i_2_n_0 ,\B_V_data_1_payload_A[7]_i_3_n_0 ,\B_V_data_1_payload_A[7]_i_4_n_0 ,\B_V_data_1_payload_A[7]_i_5_n_0 ,\B_V_data_1_payload_A[7]_i_6_n_0 ,\B_V_data_1_payload_A[7]_i_7_n_0 ,DI,\B_V_data_1_payload_A[7]_i_37_0 [0]}),
        .O(D[7:0]),
        .S({\B_V_data_1_payload_A[7]_i_10_n_0 ,\B_V_data_1_payload_A[7]_i_11_n_0 ,\B_V_data_1_payload_A[7]_i_12_n_0 ,\B_V_data_1_payload_A[7]_i_13_n_0 ,\B_V_data_1_payload_A[7]_i_14_n_0 ,\B_V_data_1_payload_A[7]_i_15_n_0 ,\B_V_data_1_payload_A_reg[7]_4 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \B_V_data_1_payload_A_reg[7]_i_9 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\B_V_data_1_payload_A_reg[7]_i_9_n_0 ,\B_V_data_1_payload_A_reg[7]_i_9_n_1 ,\B_V_data_1_payload_A_reg[7]_i_9_n_2 ,\B_V_data_1_payload_A_reg[7]_i_9_n_3 ,\B_V_data_1_payload_A_reg[7]_i_9_n_4 ,\B_V_data_1_payload_A_reg[7]_i_9_n_5 ,\B_V_data_1_payload_A_reg[7]_i_9_n_6 ,\B_V_data_1_payload_A_reg[7]_i_9_n_7 }),
        .DI({\B_V_data_1_payload_A[7]_i_23_n_0 ,\B_V_data_1_payload_A[7]_i_24_n_0 ,\B_V_data_1_payload_A[7]_i_25_n_0 ,\B_V_data_1_payload_A[7]_i_26_n_0 ,\B_V_data_1_payload_A[7]_i_27_n_0 ,\B_V_data_1_payload_A[7]_i_28_n_0 ,\B_V_data_1_payload_A[7]_i_29_n_0 ,1'b0}),
        .O({\B_V_data_1_payload_A_reg[7]_i_9_n_8 ,\B_V_data_1_payload_A_reg[7]_i_9_n_9 ,\B_V_data_1_payload_A_reg[7]_i_9_n_10 ,\B_V_data_1_payload_A_reg[7]_i_9_n_11 ,\B_V_data_1_payload_A_reg[7]_i_9_n_12 ,\B_V_data_1_payload_A_reg[7]_i_9_n_13 ,\B_V_data_1_payload_A[7]_i_37_0 }),
        .S({\B_V_data_1_payload_A[7]_i_30_n_0 ,\B_V_data_1_payload_A[7]_i_31_n_0 ,\B_V_data_1_payload_A[7]_i_32_n_0 ,\B_V_data_1_payload_A[7]_i_33_n_0 ,\B_V_data_1_payload_A[7]_i_34_n_0 ,\B_V_data_1_payload_A[7]_i_35_n_0 ,\B_V_data_1_payload_A[7]_i_36_n_0 ,\B_V_data_1_payload_A[7]_i_37_n_0 }));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    m_reg_reg
       (.A({Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_m_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[7],B[7],B[7],B[7],B[7],B[7],B[7],B[7],B[7],B[7],B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_m_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_m_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(CEP),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEP),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(CEP),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_m_reg_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_m_reg_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({m_reg_reg_n_106,m_reg_reg_n_107,m_reg_reg_n_108,m_reg_reg_n_109,m_reg_reg_n_110,m_reg_reg_n_111,m_reg_reg_n_112,m_reg_reg_n_113,m_reg_reg_n_114,m_reg_reg_n_115,m_reg_reg_n_116,m_reg_reg_n_117,m_reg_reg_n_118,m_reg_reg_n_119,m_reg_reg_n_120,m_reg_reg_n_121,m_reg_reg_n_122,m_reg_reg_n_123,m_reg_reg_n_124,m_reg_reg_n_125,m_reg_reg_n_126,m_reg_reg_n_127,m_reg_reg_n_128,m_reg_reg_n_129,m_reg_reg_n_130,m_reg_reg_n_131,m_reg_reg_n_132,m_reg_reg_n_133,m_reg_reg_n_134,m_reg_reg_n_135,m_reg_reg_n_136,m_reg_reg_n_137,m_reg_reg_n_138,m_reg_reg_n_139,m_reg_reg_n_140,m_reg_reg_n_141,m_reg_reg_n_142,m_reg_reg_n_143,m_reg_reg_n_144,m_reg_reg_n_145,m_reg_reg_n_146,m_reg_reg_n_147,m_reg_reg_n_148,m_reg_reg_n_149,m_reg_reg_n_150,m_reg_reg_n_151,m_reg_reg_n_152,m_reg_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_m_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_m_reg_reg_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[7],B[7],B[7],B[7],B[7],B[7],B[7],B[7],B[7],B[7],B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(DSP_ALU_INST),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(input_r_TREADY_int_regslice),
        .CEB2(DSP_ALU_INST),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(CEP),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:14],P,p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({m_reg_reg_n_106,m_reg_reg_n_107,m_reg_reg_n_108,m_reg_reg_n_109,m_reg_reg_n_110,m_reg_reg_n_111,m_reg_reg_n_112,m_reg_reg_n_113,m_reg_reg_n_114,m_reg_reg_n_115,m_reg_reg_n_116,m_reg_reg_n_117,m_reg_reg_n_118,m_reg_reg_n_119,m_reg_reg_n_120,m_reg_reg_n_121,m_reg_reg_n_122,m_reg_reg_n_123,m_reg_reg_n_124,m_reg_reg_n_125,m_reg_reg_n_126,m_reg_reg_n_127,m_reg_reg_n_128,m_reg_reg_n_129,m_reg_reg_n_130,m_reg_reg_n_131,m_reg_reg_n_132,m_reg_reg_n_133,m_reg_reg_n_134,m_reg_reg_n_135,m_reg_reg_n_136,m_reg_reg_n_137,m_reg_reg_n_138,m_reg_reg_n_139,m_reg_reg_n_140,m_reg_reg_n_141,m_reg_reg_n_142,m_reg_reg_n_143,m_reg_reg_n_144,m_reg_reg_n_145,m_reg_reg_n_146,m_reg_reg_n_147,m_reg_reg_n_148,m_reg_reg_n_149,m_reg_reg_n_150,m_reg_reg_n_151,m_reg_reg_n_152,m_reg_reg_n_153}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_regslice_both
   (\B_V_data_1_state_reg[1]_0 ,
    input_r_TREADY_int_regslice,
    D,
    CEP,
    \ap_CS_fsm_reg[4] ,
    \ap_CS_fsm_reg[4]_0 ,
    \ap_CS_fsm_reg[4]_1 ,
    \B_V_data_1_payload_B_reg[7]_0 ,
    RSTB,
    ap_clk,
    ap_rst_n,
    input_r_TVALID,
    Q,
    ap_start,
    output_r_TREADY_int_regslice,
    input_r_TDATA);
  output \B_V_data_1_state_reg[1]_0 ;
  output input_r_TREADY_int_regslice;
  output [0:0]D;
  output CEP;
  output \ap_CS_fsm_reg[4] ;
  output \ap_CS_fsm_reg[4]_0 ;
  output \ap_CS_fsm_reg[4]_1 ;
  output [7:0]\B_V_data_1_payload_B_reg[7]_0 ;
  input RSTB;
  input ap_clk;
  input ap_rst_n;
  input input_r_TVALID;
  input [2:0]Q;
  input ap_start;
  input output_r_TREADY_int_regslice;
  input [7:0]input_r_TDATA;

  wire B_V_data_1_load_B;
  wire [7:0]B_V_data_1_payload_A;
  wire \B_V_data_1_payload_A[7]_i_1_n_0 ;
  wire [7:0]B_V_data_1_payload_B;
  wire [7:0]\B_V_data_1_payload_B_reg[7]_0 ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1_n_0;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1_n_0;
  wire \B_V_data_1_state[0]_i_1_n_0 ;
  wire \B_V_data_1_state[1]_i_2_n_0 ;
  wire \B_V_data_1_state_reg[1]_0 ;
  wire \B_V_data_1_state_reg_n_0_[0] ;
  wire CEP;
  wire [0:0]D;
  wire [2:0]Q;
  wire RSTB;
  wire \ap_CS_fsm_reg[4] ;
  wire \ap_CS_fsm_reg[4]_0 ;
  wire \ap_CS_fsm_reg[4]_1 ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_start;
  wire [7:0]input_r_TDATA;
  wire input_r_TREADY_int_regslice;
  wire input_r_TVALID;
  wire output_r_TREADY_int_regslice;

  LUT3 #(
    .INIT(8'h0D)) 
    \B_V_data_1_payload_A[7]_i_1 
       (.I0(\B_V_data_1_state_reg_n_0_[0] ),
        .I1(\B_V_data_1_state_reg[1]_0 ),
        .I2(B_V_data_1_sel_wr),
        .O(\B_V_data_1_payload_A[7]_i_1_n_0 ));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[7]_i_1_n_0 ),
        .D(input_r_TDATA[0]),
        .Q(B_V_data_1_payload_A[0]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[7]_i_1_n_0 ),
        .D(input_r_TDATA[1]),
        .Q(B_V_data_1_payload_A[1]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[7]_i_1_n_0 ),
        .D(input_r_TDATA[2]),
        .Q(B_V_data_1_payload_A[2]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[7]_i_1_n_0 ),
        .D(input_r_TDATA[3]),
        .Q(B_V_data_1_payload_A[3]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[4] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[7]_i_1_n_0 ),
        .D(input_r_TDATA[4]),
        .Q(B_V_data_1_payload_A[4]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[5] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[7]_i_1_n_0 ),
        .D(input_r_TDATA[5]),
        .Q(B_V_data_1_payload_A[5]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[6] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[7]_i_1_n_0 ),
        .D(input_r_TDATA[6]),
        .Q(B_V_data_1_payload_A[6]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[7] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[7]_i_1_n_0 ),
        .D(input_r_TDATA[7]),
        .Q(B_V_data_1_payload_A[7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hA2)) 
    \B_V_data_1_payload_B[7]_i_1 
       (.I0(B_V_data_1_sel_wr),
        .I1(\B_V_data_1_state_reg_n_0_[0] ),
        .I2(\B_V_data_1_state_reg[1]_0 ),
        .O(B_V_data_1_load_B));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(input_r_TDATA[0]),
        .Q(B_V_data_1_payload_B[0]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(input_r_TDATA[1]),
        .Q(B_V_data_1_payload_B[1]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(input_r_TDATA[2]),
        .Q(B_V_data_1_payload_B[2]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(input_r_TDATA[3]),
        .Q(B_V_data_1_payload_B[3]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(input_r_TDATA[4]),
        .Q(B_V_data_1_payload_B[4]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(input_r_TDATA[5]),
        .Q(B_V_data_1_payload_B[5]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[6] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(input_r_TDATA[6]),
        .Q(B_V_data_1_payload_B[6]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[7] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(input_r_TDATA[7]),
        .Q(B_V_data_1_payload_B[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1
       (.I0(input_r_TREADY_int_regslice),
        .I1(\B_V_data_1_state_reg_n_0_[0] ),
        .I2(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1_n_0));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1_n_0),
        .Q(B_V_data_1_sel),
        .R(RSTB));
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1
       (.I0(input_r_TVALID),
        .I1(\B_V_data_1_state_reg[1]_0 ),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1_n_0));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1_n_0),
        .Q(B_V_data_1_sel_wr),
        .R(RSTB));
  LUT5 #(
    .INIT(32'hA2AAA000)) 
    \B_V_data_1_state[0]_i_1 
       (.I0(ap_rst_n),
        .I1(input_r_TREADY_int_regslice),
        .I2(input_r_TVALID),
        .I3(\B_V_data_1_state_reg[1]_0 ),
        .I4(\B_V_data_1_state_reg_n_0_[0] ),
        .O(\B_V_data_1_state[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT4 #(
    .INIT(16'hBBFB)) 
    \B_V_data_1_state[1]_i_2 
       (.I0(input_r_TREADY_int_regslice),
        .I1(\B_V_data_1_state_reg_n_0_[0] ),
        .I2(\B_V_data_1_state_reg[1]_0 ),
        .I3(input_r_TVALID),
        .O(\B_V_data_1_state[1]_i_2_n_0 ));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1_n_0 ),
        .Q(\B_V_data_1_state_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[1]_i_2_n_0 ),
        .Q(\B_V_data_1_state_reg[1]_0 ),
        .R(RSTB));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[1]_i_1 
       (.I0(Q[0]),
        .I1(input_r_TREADY_int_regslice),
        .O(D));
  LUT6 #(
    .INIT(64'h5111511100005111)) 
    m_reg_reg_i_1
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(\B_V_data_1_state_reg_n_0_[0] ),
        .I3(ap_start),
        .I4(Q[1]),
        .I5(output_r_TREADY_int_regslice),
        .O(CEP));
  LUT6 #(
    .INIT(64'h5111511100005111)) 
    m_reg_reg_i_1__0
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(\B_V_data_1_state_reg_n_0_[0] ),
        .I3(ap_start),
        .I4(Q[1]),
        .I5(output_r_TREADY_int_regslice),
        .O(\ap_CS_fsm_reg[4] ));
  LUT6 #(
    .INIT(64'h5111511100005111)) 
    m_reg_reg_i_1__1
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(\B_V_data_1_state_reg_n_0_[0] ),
        .I3(ap_start),
        .I4(Q[1]),
        .I5(output_r_TREADY_int_regslice),
        .O(\ap_CS_fsm_reg[4]_0 ));
  LUT6 #(
    .INIT(64'h5111511100005111)) 
    m_reg_reg_i_1__2
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(\B_V_data_1_state_reg_n_0_[0] ),
        .I3(ap_start),
        .I4(Q[1]),
        .I5(output_r_TREADY_int_regslice),
        .O(\ap_CS_fsm_reg[4]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    m_reg_reg_i_2
       (.I0(B_V_data_1_payload_B[7]),
        .I1(B_V_data_1_payload_A[7]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[7]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    m_reg_reg_i_3
       (.I0(B_V_data_1_payload_B[6]),
        .I1(B_V_data_1_payload_A[6]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[7]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    m_reg_reg_i_4
       (.I0(B_V_data_1_payload_B[5]),
        .I1(B_V_data_1_payload_A[5]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[7]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    m_reg_reg_i_5
       (.I0(B_V_data_1_payload_B[4]),
        .I1(B_V_data_1_payload_A[4]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[7]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    m_reg_reg_i_6
       (.I0(B_V_data_1_payload_B[3]),
        .I1(B_V_data_1_payload_A[3]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[7]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    m_reg_reg_i_7
       (.I0(B_V_data_1_payload_B[2]),
        .I1(B_V_data_1_payload_A[2]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[7]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    m_reg_reg_i_8
       (.I0(B_V_data_1_payload_B[1]),
        .I1(B_V_data_1_payload_A[1]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[7]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    m_reg_reg_i_9
       (.I0(B_V_data_1_payload_B[0]),
        .I1(B_V_data_1_payload_A[0]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[7]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT3 #(
    .INIT(8'h80)) 
    p_reg_reg_i_1
       (.I0(Q[0]),
        .I1(\B_V_data_1_state_reg_n_0_[0] ),
        .I2(ap_start),
        .O(input_r_TREADY_int_regslice));
endmodule

(* ORIG_REF_NAME = "fir_stream_regslice_both" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_regslice_both__parameterized0
   (input_r_TLAST_int_regslice,
    RSTB,
    ap_clk,
    ap_rst_n,
    input_r_TREADY_int_regslice,
    input_r_TVALID,
    input_r_TLAST);
  output input_r_TLAST_int_regslice;
  input RSTB;
  input ap_clk;
  input ap_rst_n;
  input input_r_TREADY_int_regslice;
  input input_r_TVALID;
  input [0:0]input_r_TLAST;

  wire B_V_data_1_payload_A;
  wire \B_V_data_1_payload_A[0]_i_1_n_0 ;
  wire B_V_data_1_payload_B;
  wire \B_V_data_1_payload_B[0]_i_1_n_0 ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1__0_n_0;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__0_n_0;
  wire \B_V_data_1_state[0]_i_1__0_n_0 ;
  wire \B_V_data_1_state[1]_i_1__0_n_0 ;
  wire \B_V_data_1_state_reg_n_0_[0] ;
  wire \B_V_data_1_state_reg_n_0_[1] ;
  wire RSTB;
  wire ap_clk;
  wire ap_rst_n;
  wire [0:0]input_r_TLAST;
  wire input_r_TLAST_int_regslice;
  wire input_r_TREADY_int_regslice;
  wire input_r_TVALID;

  LUT5 #(
    .INIT(32'hFFAE00A2)) 
    \B_V_data_1_payload_A[0]_i_1 
       (.I0(input_r_TLAST),
        .I1(\B_V_data_1_state_reg_n_0_[0] ),
        .I2(\B_V_data_1_state_reg_n_0_[1] ),
        .I3(B_V_data_1_sel_wr),
        .I4(B_V_data_1_payload_A),
        .O(\B_V_data_1_payload_A[0]_i_1_n_0 ));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_A[0]_i_1_n_0 ),
        .Q(B_V_data_1_payload_A),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBBFB8808)) 
    \B_V_data_1_payload_B[0]_i_1 
       (.I0(input_r_TLAST),
        .I1(B_V_data_1_sel_wr),
        .I2(\B_V_data_1_state_reg_n_0_[0] ),
        .I3(\B_V_data_1_state_reg_n_0_[1] ),
        .I4(B_V_data_1_payload_B),
        .O(\B_V_data_1_payload_B[0]_i_1_n_0 ));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_B[0]_i_1_n_0 ),
        .Q(B_V_data_1_payload_B),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1__0
       (.I0(input_r_TREADY_int_regslice),
        .I1(\B_V_data_1_state_reg_n_0_[0] ),
        .I2(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1__0_n_0));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__0_n_0),
        .Q(B_V_data_1_sel),
        .R(RSTB));
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1__0
       (.I0(input_r_TVALID),
        .I1(\B_V_data_1_state_reg_n_0_[1] ),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__0_n_0));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__0_n_0),
        .Q(B_V_data_1_sel_wr),
        .R(RSTB));
  LUT5 #(
    .INIT(32'hA2AAA000)) 
    \B_V_data_1_state[0]_i_1__0 
       (.I0(ap_rst_n),
        .I1(input_r_TREADY_int_regslice),
        .I2(input_r_TVALID),
        .I3(\B_V_data_1_state_reg_n_0_[1] ),
        .I4(\B_V_data_1_state_reg_n_0_[0] ),
        .O(\B_V_data_1_state[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT4 #(
    .INIT(16'hBBFB)) 
    \B_V_data_1_state[1]_i_1__0 
       (.I0(input_r_TREADY_int_regslice),
        .I1(\B_V_data_1_state_reg_n_0_[0] ),
        .I2(\B_V_data_1_state_reg_n_0_[1] ),
        .I3(input_r_TVALID),
        .O(\B_V_data_1_state[1]_i_1__0_n_0 ));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__0_n_0 ),
        .Q(\B_V_data_1_state_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[1]_i_1__0_n_0 ),
        .Q(\B_V_data_1_state_reg_n_0_[1] ),
        .R(RSTB));
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_last_V_reg_2605[0]_i_1 
       (.I0(B_V_data_1_payload_B),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A),
        .O(input_r_TLAST_int_regslice));
endmodule

(* ORIG_REF_NAME = "fir_stream_regslice_both" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_regslice_both__parameterized0_31
   (output_r_TLAST,
    RSTB,
    ap_clk,
    ap_rst_n,
    output_r_TREADY,
    Q,
    output_r_TREADY_int_regslice,
    tmp_last_V_reg_2605);
  output [0:0]output_r_TLAST;
  input RSTB;
  input ap_clk;
  input ap_rst_n;
  input output_r_TREADY;
  input [0:0]Q;
  input output_r_TREADY_int_regslice;
  input tmp_last_V_reg_2605;

  wire B_V_data_1_payload_A;
  wire \B_V_data_1_payload_A[0]_i_1__0_n_0 ;
  wire B_V_data_1_payload_B;
  wire \B_V_data_1_payload_B[0]_i_1__0_n_0 ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1__2_n_0;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__2_n_0;
  wire \B_V_data_1_state[0]_i_1__2_n_0 ;
  wire \B_V_data_1_state[1]_i_1__1_n_0 ;
  wire \B_V_data_1_state_reg_n_0_[0] ;
  wire \B_V_data_1_state_reg_n_0_[1] ;
  wire [0:0]Q;
  wire RSTB;
  wire ap_clk;
  wire ap_rst_n;
  wire [0:0]output_r_TLAST;
  wire output_r_TREADY;
  wire output_r_TREADY_int_regslice;
  wire tmp_last_V_reg_2605;

  LUT5 #(
    .INIT(32'hFFAE00A2)) 
    \B_V_data_1_payload_A[0]_i_1__0 
       (.I0(tmp_last_V_reg_2605),
        .I1(\B_V_data_1_state_reg_n_0_[0] ),
        .I2(\B_V_data_1_state_reg_n_0_[1] ),
        .I3(B_V_data_1_sel_wr),
        .I4(B_V_data_1_payload_A),
        .O(\B_V_data_1_payload_A[0]_i_1__0_n_0 ));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_A[0]_i_1__0_n_0 ),
        .Q(B_V_data_1_payload_A),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBBFB8808)) 
    \B_V_data_1_payload_B[0]_i_1__0 
       (.I0(tmp_last_V_reg_2605),
        .I1(B_V_data_1_sel_wr),
        .I2(\B_V_data_1_state_reg_n_0_[0] ),
        .I3(\B_V_data_1_state_reg_n_0_[1] ),
        .I4(B_V_data_1_payload_B),
        .O(\B_V_data_1_payload_B[0]_i_1__0_n_0 ));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_B[0]_i_1__0_n_0 ),
        .Q(B_V_data_1_payload_B),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1__2
       (.I0(output_r_TREADY),
        .I1(\B_V_data_1_state_reg_n_0_[0] ),
        .I2(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1__2_n_0));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__2_n_0),
        .Q(B_V_data_1_sel),
        .R(RSTB));
  LUT4 #(
    .INIT(16'h7F80)) 
    B_V_data_1_sel_wr_i_1__2
       (.I0(Q),
        .I1(output_r_TREADY_int_regslice),
        .I2(\B_V_data_1_state_reg_n_0_[1] ),
        .I3(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__2_n_0));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__2_n_0),
        .Q(B_V_data_1_sel_wr),
        .R(RSTB));
  LUT6 #(
    .INIT(64'hA222AAAAA0000000)) 
    \B_V_data_1_state[0]_i_1__2 
       (.I0(ap_rst_n),
        .I1(output_r_TREADY),
        .I2(Q),
        .I3(output_r_TREADY_int_regslice),
        .I4(\B_V_data_1_state_reg_n_0_[1] ),
        .I5(\B_V_data_1_state_reg_n_0_[0] ),
        .O(\B_V_data_1_state[0]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'hBBFBFBFB)) 
    \B_V_data_1_state[1]_i_1__1 
       (.I0(output_r_TREADY),
        .I1(\B_V_data_1_state_reg_n_0_[0] ),
        .I2(\B_V_data_1_state_reg_n_0_[1] ),
        .I3(output_r_TREADY_int_regslice),
        .I4(Q),
        .O(\B_V_data_1_state[1]_i_1__1_n_0 ));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__2_n_0 ),
        .Q(\B_V_data_1_state_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[1]_i_1__1_n_0 ),
        .Q(\B_V_data_1_state_reg_n_0_[1] ),
        .R(RSTB));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \output_r_TLAST[0]_INST_0 
       (.I0(B_V_data_1_payload_B),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A),
        .O(output_r_TLAST));
endmodule

(* ORIG_REF_NAME = "fir_stream_regslice_both" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_regslice_both__parameterized1
   (output_r_TREADY_int_regslice,
    \B_V_data_1_state_reg[0]_0 ,
    \B_V_data_1_payload_A_reg[13]_i_23_0 ,
    O,
    \B_V_data_1_payload_A[13]_i_117_0 ,
    \B_V_data_1_payload_A[13]_i_102_0 ,
    \B_V_data_1_payload_A_reg[13]_i_23_1 ,
    \B_V_data_1_payload_A_reg[13]_i_23_2 ,
    \B_V_data_1_payload_A_reg[13]_i_23_3 ,
    \B_V_data_1_payload_A_reg[13]_i_23_4 ,
    \B_V_data_1_payload_A_reg[13]_i_23_5 ,
    \B_V_data_1_payload_A_reg[13]_i_18 ,
    \B_V_data_1_payload_A_reg[13]_i_17 ,
    \B_V_data_1_payload_A_reg[13]_i_16 ,
    CO,
    \B_V_data_1_payload_A[13]_i_102_1 ,
    \B_V_data_1_payload_A[13]_i_117_1 ,
    \B_V_data_1_payload_A_reg[13]_i_24_0 ,
    DI,
    D,
    ap_ready,
    output_r_TDATA,
    RSTB,
    ap_clk,
    \B_V_data_1_payload_A[13]_i_8_0 ,
    \B_V_data_1_payload_A[13]_i_8_1 ,
    \B_V_data_1_payload_A[13]_i_8_2 ,
    \B_V_data_1_payload_A[13]_i_8_3 ,
    \B_V_data_1_payload_A_reg[7]_0 ,
    \B_V_data_1_payload_A_reg[13]_i_22_0 ,
    \B_V_data_1_payload_A_reg[13]_i_22_1 ,
    \B_V_data_1_payload_A_reg[13]_i_22_2 ,
    \B_V_data_1_payload_A_reg[13]_i_23_6 ,
    \B_V_data_1_payload_A_reg[13]_i_23_7 ,
    \B_V_data_1_payload_A_reg[13]_i_23_8 ,
    \B_V_data_1_payload_A_reg[13]_i_24_1 ,
    \B_V_data_1_payload_A_reg[13]_i_24_2 ,
    \B_V_data_1_payload_A_reg[13]_i_24_3 ,
    Q,
    output_r_TREADY,
    input_r_TREADY_int_regslice,
    ap_rst_n,
    \B_V_data_1_payload_A_reg[13]_0 );
  output output_r_TREADY_int_regslice;
  output \B_V_data_1_state_reg[0]_0 ;
  output \B_V_data_1_payload_A_reg[13]_i_23_0 ;
  output [6:0]O;
  output [6:0]\B_V_data_1_payload_A[13]_i_117_0 ;
  output [6:0]\B_V_data_1_payload_A[13]_i_102_0 ;
  output \B_V_data_1_payload_A_reg[13]_i_23_1 ;
  output \B_V_data_1_payload_A_reg[13]_i_23_2 ;
  output \B_V_data_1_payload_A_reg[13]_i_23_3 ;
  output \B_V_data_1_payload_A_reg[13]_i_23_4 ;
  output \B_V_data_1_payload_A_reg[13]_i_23_5 ;
  output [3:0]\B_V_data_1_payload_A_reg[13]_i_18 ;
  output \B_V_data_1_payload_A_reg[13]_i_17 ;
  output [4:0]\B_V_data_1_payload_A_reg[13]_i_16 ;
  output [0:0]CO;
  output [0:0]\B_V_data_1_payload_A[13]_i_102_1 ;
  output [0:0]\B_V_data_1_payload_A[13]_i_117_1 ;
  output [1:0]\B_V_data_1_payload_A_reg[13]_i_24_0 ;
  output [0:0]DI;
  output [2:0]D;
  output ap_ready;
  output [13:0]output_r_TDATA;
  input RSTB;
  input ap_clk;
  input [5:0]\B_V_data_1_payload_A[13]_i_8_0 ;
  input [5:0]\B_V_data_1_payload_A[13]_i_8_1 ;
  input [5:0]\B_V_data_1_payload_A[13]_i_8_2 ;
  input [5:0]\B_V_data_1_payload_A[13]_i_8_3 ;
  input [1:0]\B_V_data_1_payload_A_reg[7]_0 ;
  input [7:0]\B_V_data_1_payload_A_reg[13]_i_22_0 ;
  input [7:0]\B_V_data_1_payload_A_reg[13]_i_22_1 ;
  input [7:0]\B_V_data_1_payload_A_reg[13]_i_22_2 ;
  input [7:0]\B_V_data_1_payload_A_reg[13]_i_23_6 ;
  input [7:0]\B_V_data_1_payload_A_reg[13]_i_23_7 ;
  input [7:0]\B_V_data_1_payload_A_reg[13]_i_23_8 ;
  input [7:0]\B_V_data_1_payload_A_reg[13]_i_24_1 ;
  input [7:0]\B_V_data_1_payload_A_reg[13]_i_24_2 ;
  input [7:0]\B_V_data_1_payload_A_reg[13]_i_24_3 ;
  input [3:0]Q;
  input output_r_TREADY;
  input input_r_TREADY_int_regslice;
  input ap_rst_n;
  input [13:0]\B_V_data_1_payload_A_reg[13]_0 ;

  wire B_V_data_1_load_B;
  wire [13:0]B_V_data_1_payload_A;
  wire \B_V_data_1_payload_A[13]_i_100_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_101_n_0 ;
  wire [6:0]\B_V_data_1_payload_A[13]_i_102_0 ;
  wire [0:0]\B_V_data_1_payload_A[13]_i_102_1 ;
  wire \B_V_data_1_payload_A[13]_i_102_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_103_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_104_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_105_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_106_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_107_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_108_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_109_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_110_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_111_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_112_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_113_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_114_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_115_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_116_n_0 ;
  wire [6:0]\B_V_data_1_payload_A[13]_i_117_0 ;
  wire [0:0]\B_V_data_1_payload_A[13]_i_117_1 ;
  wire \B_V_data_1_payload_A[13]_i_117_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_15_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_19_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_1_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_20_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_26_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_27_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_28_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_73_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_74_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_75_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_76_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_77_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_78_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_79_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_80_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_81_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_82_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_83_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_84_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_85_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_86_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_87_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_88_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_89_n_0 ;
  wire [5:0]\B_V_data_1_payload_A[13]_i_8_0 ;
  wire [5:0]\B_V_data_1_payload_A[13]_i_8_1 ;
  wire [5:0]\B_V_data_1_payload_A[13]_i_8_2 ;
  wire [5:0]\B_V_data_1_payload_A[13]_i_8_3 ;
  wire \B_V_data_1_payload_A[13]_i_90_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_91_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_92_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_93_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_94_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_95_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_96_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_97_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_98_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_99_n_0 ;
  wire [13:0]\B_V_data_1_payload_A_reg[13]_0 ;
  wire [4:0]\B_V_data_1_payload_A_reg[13]_i_16 ;
  wire \B_V_data_1_payload_A_reg[13]_i_17 ;
  wire [3:0]\B_V_data_1_payload_A_reg[13]_i_18 ;
  wire [7:0]\B_V_data_1_payload_A_reg[13]_i_22_0 ;
  wire [7:0]\B_V_data_1_payload_A_reg[13]_i_22_1 ;
  wire [7:0]\B_V_data_1_payload_A_reg[13]_i_22_2 ;
  wire \B_V_data_1_payload_A_reg[13]_i_22_n_1 ;
  wire \B_V_data_1_payload_A_reg[13]_i_22_n_15 ;
  wire \B_V_data_1_payload_A_reg[13]_i_22_n_2 ;
  wire \B_V_data_1_payload_A_reg[13]_i_22_n_3 ;
  wire \B_V_data_1_payload_A_reg[13]_i_22_n_4 ;
  wire \B_V_data_1_payload_A_reg[13]_i_22_n_5 ;
  wire \B_V_data_1_payload_A_reg[13]_i_22_n_6 ;
  wire \B_V_data_1_payload_A_reg[13]_i_22_n_7 ;
  wire \B_V_data_1_payload_A_reg[13]_i_23_0 ;
  wire \B_V_data_1_payload_A_reg[13]_i_23_1 ;
  wire \B_V_data_1_payload_A_reg[13]_i_23_2 ;
  wire \B_V_data_1_payload_A_reg[13]_i_23_3 ;
  wire \B_V_data_1_payload_A_reg[13]_i_23_4 ;
  wire \B_V_data_1_payload_A_reg[13]_i_23_5 ;
  wire [7:0]\B_V_data_1_payload_A_reg[13]_i_23_6 ;
  wire [7:0]\B_V_data_1_payload_A_reg[13]_i_23_7 ;
  wire [7:0]\B_V_data_1_payload_A_reg[13]_i_23_8 ;
  wire \B_V_data_1_payload_A_reg[13]_i_23_n_1 ;
  wire \B_V_data_1_payload_A_reg[13]_i_23_n_15 ;
  wire \B_V_data_1_payload_A_reg[13]_i_23_n_2 ;
  wire \B_V_data_1_payload_A_reg[13]_i_23_n_3 ;
  wire \B_V_data_1_payload_A_reg[13]_i_23_n_4 ;
  wire \B_V_data_1_payload_A_reg[13]_i_23_n_5 ;
  wire \B_V_data_1_payload_A_reg[13]_i_23_n_6 ;
  wire \B_V_data_1_payload_A_reg[13]_i_23_n_7 ;
  wire [1:0]\B_V_data_1_payload_A_reg[13]_i_24_0 ;
  wire [7:0]\B_V_data_1_payload_A_reg[13]_i_24_1 ;
  wire [7:0]\B_V_data_1_payload_A_reg[13]_i_24_2 ;
  wire [7:0]\B_V_data_1_payload_A_reg[13]_i_24_3 ;
  wire \B_V_data_1_payload_A_reg[13]_i_24_n_1 ;
  wire \B_V_data_1_payload_A_reg[13]_i_24_n_15 ;
  wire \B_V_data_1_payload_A_reg[13]_i_24_n_2 ;
  wire \B_V_data_1_payload_A_reg[13]_i_24_n_3 ;
  wire \B_V_data_1_payload_A_reg[13]_i_24_n_4 ;
  wire \B_V_data_1_payload_A_reg[13]_i_24_n_5 ;
  wire \B_V_data_1_payload_A_reg[13]_i_24_n_6 ;
  wire \B_V_data_1_payload_A_reg[13]_i_24_n_7 ;
  wire [1:0]\B_V_data_1_payload_A_reg[7]_0 ;
  wire [13:0]B_V_data_1_payload_B;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1__1_n_0;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__1_n_0;
  wire \B_V_data_1_state[0]_i_1__1_n_0 ;
  wire \B_V_data_1_state[1]_i_1__2_n_0 ;
  wire \B_V_data_1_state_reg[0]_0 ;
  wire [0:0]CO;
  wire [2:0]D;
  wire [0:0]DI;
  wire [6:0]O;
  wire [3:0]Q;
  wire RSTB;
  wire ap_clk;
  wire ap_ready;
  wire ap_rst_n;
  wire input_r_TREADY_int_regslice;
  wire [13:0]output_r_TDATA;
  wire output_r_TREADY;
  wire output_r_TREADY_int_regslice;

  LUT3 #(
    .INIT(8'h0D)) 
    \B_V_data_1_payload_A[13]_i_1 
       (.I0(\B_V_data_1_state_reg[0]_0 ),
        .I1(output_r_TREADY_int_regslice),
        .I2(B_V_data_1_sel_wr),
        .O(\B_V_data_1_payload_A[13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \B_V_data_1_payload_A[13]_i_10 
       (.I0(\B_V_data_1_payload_A_reg[13]_i_18 [2]),
        .I1(\B_V_data_1_payload_A[13]_i_15_n_0 ),
        .I2(\B_V_data_1_payload_A[13]_i_8_0 [3]),
        .I3(\B_V_data_1_payload_A[13]_i_8_2 [2]),
        .I4(\B_V_data_1_payload_A[13]_i_8_3 [2]),
        .I5(\B_V_data_1_payload_A[13]_i_8_1 [2]),
        .O(\B_V_data_1_payload_A_reg[13]_i_16 [2]));
  (* HLUTNM = "lutpair139" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \B_V_data_1_payload_A[13]_i_100 
       (.I0(\B_V_data_1_payload_A_reg[13]_i_23_6 [2]),
        .I1(\B_V_data_1_payload_A_reg[13]_i_23_7 [2]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_23_8 [2]),
        .I3(\B_V_data_1_payload_A[13]_i_93_n_0 ),
        .O(\B_V_data_1_payload_A[13]_i_100_n_0 ));
  (* HLUTNM = "lutpair138" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \B_V_data_1_payload_A[13]_i_101 
       (.I0(\B_V_data_1_payload_A_reg[13]_i_23_6 [1]),
        .I1(\B_V_data_1_payload_A_reg[13]_i_23_7 [1]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_23_8 [1]),
        .I3(\B_V_data_1_payload_A[13]_i_94_n_0 ),
        .O(\B_V_data_1_payload_A[13]_i_101_n_0 ));
  (* HLUTNM = "lutpair137" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \B_V_data_1_payload_A[13]_i_102 
       (.I0(\B_V_data_1_payload_A_reg[13]_i_23_6 [0]),
        .I1(\B_V_data_1_payload_A_reg[13]_i_23_7 [0]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_23_8 [0]),
        .O(\B_V_data_1_payload_A[13]_i_102_n_0 ));
  (* HLUTNM = "lutpair155" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \B_V_data_1_payload_A[13]_i_103 
       (.I0(\B_V_data_1_payload_A_reg[13]_i_24_1 [6]),
        .I1(\B_V_data_1_payload_A_reg[13]_i_24_2 [6]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_24_3 [6]),
        .O(\B_V_data_1_payload_A[13]_i_103_n_0 ));
  (* HLUTNM = "lutpair154" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \B_V_data_1_payload_A[13]_i_104 
       (.I0(\B_V_data_1_payload_A_reg[13]_i_24_1 [5]),
        .I1(\B_V_data_1_payload_A_reg[13]_i_24_2 [5]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_24_3 [5]),
        .O(\B_V_data_1_payload_A[13]_i_104_n_0 ));
  (* HLUTNM = "lutpair153" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \B_V_data_1_payload_A[13]_i_105 
       (.I0(\B_V_data_1_payload_A_reg[13]_i_24_1 [4]),
        .I1(\B_V_data_1_payload_A_reg[13]_i_24_2 [4]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_24_3 [4]),
        .O(\B_V_data_1_payload_A[13]_i_105_n_0 ));
  (* HLUTNM = "lutpair152" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \B_V_data_1_payload_A[13]_i_106 
       (.I0(\B_V_data_1_payload_A_reg[13]_i_24_1 [3]),
        .I1(\B_V_data_1_payload_A_reg[13]_i_24_2 [3]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_24_3 [3]),
        .O(\B_V_data_1_payload_A[13]_i_106_n_0 ));
  (* HLUTNM = "lutpair151" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \B_V_data_1_payload_A[13]_i_107 
       (.I0(\B_V_data_1_payload_A_reg[13]_i_24_1 [2]),
        .I1(\B_V_data_1_payload_A_reg[13]_i_24_2 [2]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_24_3 [2]),
        .O(\B_V_data_1_payload_A[13]_i_107_n_0 ));
  (* HLUTNM = "lutpair150" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \B_V_data_1_payload_A[13]_i_108 
       (.I0(\B_V_data_1_payload_A_reg[13]_i_24_1 [1]),
        .I1(\B_V_data_1_payload_A_reg[13]_i_24_2 [1]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_24_3 [1]),
        .O(\B_V_data_1_payload_A[13]_i_108_n_0 ));
  (* HLUTNM = "lutpair149" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \B_V_data_1_payload_A[13]_i_109 
       (.I0(\B_V_data_1_payload_A_reg[13]_i_24_1 [0]),
        .I1(\B_V_data_1_payload_A_reg[13]_i_24_2 [0]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_24_3 [0]),
        .O(\B_V_data_1_payload_A[13]_i_109_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \B_V_data_1_payload_A[13]_i_11 
       (.I0(\B_V_data_1_payload_A_reg[13]_i_18 [1]),
        .I1(\B_V_data_1_payload_A[13]_i_19_n_0 ),
        .I2(\B_V_data_1_payload_A[13]_i_8_0 [2]),
        .I3(\B_V_data_1_payload_A[13]_i_8_2 [1]),
        .I4(\B_V_data_1_payload_A[13]_i_8_3 [1]),
        .I5(\B_V_data_1_payload_A[13]_i_8_1 [1]),
        .O(\B_V_data_1_payload_A_reg[13]_i_16 [1]));
  (* HLUTNM = "lutpair156" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \B_V_data_1_payload_A[13]_i_110 
       (.I0(\B_V_data_1_payload_A_reg[13]_i_24_1 [7]),
        .I1(\B_V_data_1_payload_A_reg[13]_i_24_2 [7]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_24_3 [7]),
        .I3(\B_V_data_1_payload_A[13]_i_103_n_0 ),
        .O(\B_V_data_1_payload_A[13]_i_110_n_0 ));
  (* HLUTNM = "lutpair155" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \B_V_data_1_payload_A[13]_i_111 
       (.I0(\B_V_data_1_payload_A_reg[13]_i_24_1 [6]),
        .I1(\B_V_data_1_payload_A_reg[13]_i_24_2 [6]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_24_3 [6]),
        .I3(\B_V_data_1_payload_A[13]_i_104_n_0 ),
        .O(\B_V_data_1_payload_A[13]_i_111_n_0 ));
  (* HLUTNM = "lutpair154" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \B_V_data_1_payload_A[13]_i_112 
       (.I0(\B_V_data_1_payload_A_reg[13]_i_24_1 [5]),
        .I1(\B_V_data_1_payload_A_reg[13]_i_24_2 [5]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_24_3 [5]),
        .I3(\B_V_data_1_payload_A[13]_i_105_n_0 ),
        .O(\B_V_data_1_payload_A[13]_i_112_n_0 ));
  (* HLUTNM = "lutpair153" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \B_V_data_1_payload_A[13]_i_113 
       (.I0(\B_V_data_1_payload_A_reg[13]_i_24_1 [4]),
        .I1(\B_V_data_1_payload_A_reg[13]_i_24_2 [4]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_24_3 [4]),
        .I3(\B_V_data_1_payload_A[13]_i_106_n_0 ),
        .O(\B_V_data_1_payload_A[13]_i_113_n_0 ));
  (* HLUTNM = "lutpair152" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \B_V_data_1_payload_A[13]_i_114 
       (.I0(\B_V_data_1_payload_A_reg[13]_i_24_1 [3]),
        .I1(\B_V_data_1_payload_A_reg[13]_i_24_2 [3]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_24_3 [3]),
        .I3(\B_V_data_1_payload_A[13]_i_107_n_0 ),
        .O(\B_V_data_1_payload_A[13]_i_114_n_0 ));
  (* HLUTNM = "lutpair151" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \B_V_data_1_payload_A[13]_i_115 
       (.I0(\B_V_data_1_payload_A_reg[13]_i_24_1 [2]),
        .I1(\B_V_data_1_payload_A_reg[13]_i_24_2 [2]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_24_3 [2]),
        .I3(\B_V_data_1_payload_A[13]_i_108_n_0 ),
        .O(\B_V_data_1_payload_A[13]_i_115_n_0 ));
  (* HLUTNM = "lutpair150" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \B_V_data_1_payload_A[13]_i_116 
       (.I0(\B_V_data_1_payload_A_reg[13]_i_24_1 [1]),
        .I1(\B_V_data_1_payload_A_reg[13]_i_24_2 [1]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_24_3 [1]),
        .I3(\B_V_data_1_payload_A[13]_i_109_n_0 ),
        .O(\B_V_data_1_payload_A[13]_i_116_n_0 ));
  (* HLUTNM = "lutpair149" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \B_V_data_1_payload_A[13]_i_117 
       (.I0(\B_V_data_1_payload_A_reg[13]_i_24_1 [0]),
        .I1(\B_V_data_1_payload_A_reg[13]_i_24_2 [0]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_24_3 [0]),
        .O(\B_V_data_1_payload_A[13]_i_117_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \B_V_data_1_payload_A[13]_i_12 
       (.I0(\B_V_data_1_payload_A_reg[13]_i_18 [0]),
        .I1(\B_V_data_1_payload_A[13]_i_20_n_0 ),
        .I2(\B_V_data_1_payload_A[13]_i_8_0 [1]),
        .I3(\B_V_data_1_payload_A[13]_i_8_2 [0]),
        .I4(\B_V_data_1_payload_A[13]_i_8_3 [0]),
        .I5(\B_V_data_1_payload_A[13]_i_8_1 [0]),
        .O(\B_V_data_1_payload_A_reg[13]_i_16 [0]));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \B_V_data_1_payload_A[13]_i_15 
       (.I0(\B_V_data_1_payload_A[13]_i_8_1 [3]),
        .I1(\B_V_data_1_payload_A[13]_i_8_2 [3]),
        .I2(\B_V_data_1_payload_A[13]_i_8_3 [3]),
        .O(\B_V_data_1_payload_A[13]_i_15_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \B_V_data_1_payload_A[13]_i_19 
       (.I0(\B_V_data_1_payload_A[13]_i_8_1 [2]),
        .I1(\B_V_data_1_payload_A[13]_i_8_2 [2]),
        .I2(\B_V_data_1_payload_A[13]_i_8_3 [2]),
        .O(\B_V_data_1_payload_A[13]_i_19_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \B_V_data_1_payload_A[13]_i_20 
       (.I0(\B_V_data_1_payload_A[13]_i_8_1 [1]),
        .I1(\B_V_data_1_payload_A[13]_i_8_2 [1]),
        .I2(\B_V_data_1_payload_A[13]_i_8_3 [1]),
        .O(\B_V_data_1_payload_A[13]_i_20_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \B_V_data_1_payload_A[13]_i_21 
       (.I0(\B_V_data_1_payload_A[13]_i_8_1 [0]),
        .I1(\B_V_data_1_payload_A[13]_i_8_2 [0]),
        .I2(\B_V_data_1_payload_A[13]_i_8_3 [0]),
        .O(\B_V_data_1_payload_A_reg[13]_i_17 ));
  LUT3 #(
    .INIT(8'h96)) 
    \B_V_data_1_payload_A[13]_i_25 
       (.I0(O[6]),
        .I1(\B_V_data_1_payload_A[13]_i_117_0 [6]),
        .I2(\B_V_data_1_payload_A[13]_i_102_0 [6]),
        .O(\B_V_data_1_payload_A_reg[13]_i_23_5 ));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \B_V_data_1_payload_A[13]_i_26 
       (.I0(\B_V_data_1_payload_A[13]_i_8_2 [3]),
        .I1(\B_V_data_1_payload_A[13]_i_8_3 [3]),
        .I2(\B_V_data_1_payload_A[13]_i_8_1 [3]),
        .O(\B_V_data_1_payload_A[13]_i_26_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \B_V_data_1_payload_A[13]_i_27 
       (.I0(\B_V_data_1_payload_A[13]_i_8_3 [5]),
        .I1(\B_V_data_1_payload_A[13]_i_8_2 [5]),
        .I2(\B_V_data_1_payload_A[13]_i_8_1 [5]),
        .I3(\B_V_data_1_payload_A[13]_i_8_0 [5]),
        .O(\B_V_data_1_payload_A[13]_i_27_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \B_V_data_1_payload_A[13]_i_28 
       (.I0(\B_V_data_1_payload_A[13]_i_8_1 [4]),
        .I1(\B_V_data_1_payload_A[13]_i_8_2 [4]),
        .I2(\B_V_data_1_payload_A[13]_i_8_3 [4]),
        .O(\B_V_data_1_payload_A[13]_i_28_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \B_V_data_1_payload_A[13]_i_3 
       (.I0(\B_V_data_1_payload_A[13]_i_8_0 [3]),
        .I1(\B_V_data_1_payload_A[13]_i_15_n_0 ),
        .I2(\B_V_data_1_payload_A[13]_i_8_1 [2]),
        .I3(\B_V_data_1_payload_A[13]_i_8_3 [2]),
        .I4(\B_V_data_1_payload_A[13]_i_8_2 [2]),
        .O(\B_V_data_1_payload_A_reg[13]_i_18 [3]));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \B_V_data_1_payload_A[13]_i_4 
       (.I0(\B_V_data_1_payload_A[13]_i_8_0 [2]),
        .I1(\B_V_data_1_payload_A[13]_i_19_n_0 ),
        .I2(\B_V_data_1_payload_A[13]_i_8_1 [1]),
        .I3(\B_V_data_1_payload_A[13]_i_8_3 [1]),
        .I4(\B_V_data_1_payload_A[13]_i_8_2 [1]),
        .O(\B_V_data_1_payload_A_reg[13]_i_18 [2]));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \B_V_data_1_payload_A[13]_i_5 
       (.I0(\B_V_data_1_payload_A[13]_i_8_0 [1]),
        .I1(\B_V_data_1_payload_A[13]_i_20_n_0 ),
        .I2(\B_V_data_1_payload_A[13]_i_8_1 [0]),
        .I3(\B_V_data_1_payload_A[13]_i_8_3 [0]),
        .I4(\B_V_data_1_payload_A[13]_i_8_2 [0]),
        .O(\B_V_data_1_payload_A_reg[13]_i_18 [1]));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \B_V_data_1_payload_A[13]_i_6 
       (.I0(\B_V_data_1_payload_A[13]_i_8_0 [0]),
        .I1(\B_V_data_1_payload_A_reg[13]_i_17 ),
        .I2(O[6]),
        .I3(\B_V_data_1_payload_A[13]_i_102_0 [6]),
        .I4(\B_V_data_1_payload_A[13]_i_117_0 [6]),
        .O(\B_V_data_1_payload_A_reg[13]_i_18 [0]));
  LUT3 #(
    .INIT(8'hE8)) 
    \B_V_data_1_payload_A[13]_i_73 
       (.I0(\B_V_data_1_payload_A_reg[13]_i_22_0 [6]),
        .I1(\B_V_data_1_payload_A_reg[13]_i_22_1 [6]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_22_2 [6]),
        .O(\B_V_data_1_payload_A[13]_i_73_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \B_V_data_1_payload_A[13]_i_74 
       (.I0(\B_V_data_1_payload_A_reg[13]_i_22_0 [5]),
        .I1(\B_V_data_1_payload_A_reg[13]_i_22_1 [5]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_22_2 [5]),
        .O(\B_V_data_1_payload_A[13]_i_74_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \B_V_data_1_payload_A[13]_i_75 
       (.I0(\B_V_data_1_payload_A_reg[13]_i_22_0 [4]),
        .I1(\B_V_data_1_payload_A_reg[13]_i_22_1 [4]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_22_2 [4]),
        .O(\B_V_data_1_payload_A[13]_i_75_n_0 ));
  (* HLUTNM = "lutpair132" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \B_V_data_1_payload_A[13]_i_76 
       (.I0(\B_V_data_1_payload_A_reg[13]_i_22_0 [3]),
        .I1(\B_V_data_1_payload_A_reg[13]_i_22_1 [3]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_22_2 [3]),
        .O(\B_V_data_1_payload_A[13]_i_76_n_0 ));
  (* HLUTNM = "lutpair131" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \B_V_data_1_payload_A[13]_i_77 
       (.I0(\B_V_data_1_payload_A_reg[13]_i_22_0 [2]),
        .I1(\B_V_data_1_payload_A_reg[13]_i_22_1 [2]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_22_2 [2]),
        .O(\B_V_data_1_payload_A[13]_i_77_n_0 ));
  (* HLUTNM = "lutpair130" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \B_V_data_1_payload_A[13]_i_78 
       (.I0(\B_V_data_1_payload_A_reg[13]_i_22_0 [1]),
        .I1(\B_V_data_1_payload_A_reg[13]_i_22_1 [1]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_22_2 [1]),
        .O(\B_V_data_1_payload_A[13]_i_78_n_0 ));
  (* HLUTNM = "lutpair129" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \B_V_data_1_payload_A[13]_i_79 
       (.I0(\B_V_data_1_payload_A_reg[13]_i_22_0 [0]),
        .I1(\B_V_data_1_payload_A_reg[13]_i_22_1 [0]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_22_2 [0]),
        .O(\B_V_data_1_payload_A[13]_i_79_n_0 ));
  LUT6 #(
    .INIT(64'hE187871E871E1E78)) 
    \B_V_data_1_payload_A[13]_i_8 
       (.I0(\B_V_data_1_payload_A[13]_i_26_n_0 ),
        .I1(\B_V_data_1_payload_A[13]_i_8_0 [4]),
        .I2(\B_V_data_1_payload_A[13]_i_27_n_0 ),
        .I3(\B_V_data_1_payload_A[13]_i_8_2 [4]),
        .I4(\B_V_data_1_payload_A[13]_i_8_3 [4]),
        .I5(\B_V_data_1_payload_A[13]_i_8_1 [4]),
        .O(\B_V_data_1_payload_A_reg[13]_i_16 [4]));
  LUT4 #(
    .INIT(16'h6996)) 
    \B_V_data_1_payload_A[13]_i_80 
       (.I0(\B_V_data_1_payload_A_reg[13]_i_22_0 [7]),
        .I1(\B_V_data_1_payload_A_reg[13]_i_22_1 [7]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_22_2 [7]),
        .I3(\B_V_data_1_payload_A[13]_i_73_n_0 ),
        .O(\B_V_data_1_payload_A[13]_i_80_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \B_V_data_1_payload_A[13]_i_81 
       (.I0(\B_V_data_1_payload_A_reg[13]_i_22_0 [6]),
        .I1(\B_V_data_1_payload_A_reg[13]_i_22_1 [6]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_22_2 [6]),
        .I3(\B_V_data_1_payload_A[13]_i_74_n_0 ),
        .O(\B_V_data_1_payload_A[13]_i_81_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \B_V_data_1_payload_A[13]_i_82 
       (.I0(\B_V_data_1_payload_A_reg[13]_i_22_0 [5]),
        .I1(\B_V_data_1_payload_A_reg[13]_i_22_1 [5]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_22_2 [5]),
        .I3(\B_V_data_1_payload_A[13]_i_75_n_0 ),
        .O(\B_V_data_1_payload_A[13]_i_82_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \B_V_data_1_payload_A[13]_i_83 
       (.I0(\B_V_data_1_payload_A_reg[13]_i_22_0 [4]),
        .I1(\B_V_data_1_payload_A_reg[13]_i_22_1 [4]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_22_2 [4]),
        .I3(\B_V_data_1_payload_A[13]_i_76_n_0 ),
        .O(\B_V_data_1_payload_A[13]_i_83_n_0 ));
  (* HLUTNM = "lutpair132" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \B_V_data_1_payload_A[13]_i_84 
       (.I0(\B_V_data_1_payload_A_reg[13]_i_22_0 [3]),
        .I1(\B_V_data_1_payload_A_reg[13]_i_22_1 [3]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_22_2 [3]),
        .I3(\B_V_data_1_payload_A[13]_i_77_n_0 ),
        .O(\B_V_data_1_payload_A[13]_i_84_n_0 ));
  (* HLUTNM = "lutpair131" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \B_V_data_1_payload_A[13]_i_85 
       (.I0(\B_V_data_1_payload_A_reg[13]_i_22_0 [2]),
        .I1(\B_V_data_1_payload_A_reg[13]_i_22_1 [2]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_22_2 [2]),
        .I3(\B_V_data_1_payload_A[13]_i_78_n_0 ),
        .O(\B_V_data_1_payload_A[13]_i_85_n_0 ));
  (* HLUTNM = "lutpair130" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \B_V_data_1_payload_A[13]_i_86 
       (.I0(\B_V_data_1_payload_A_reg[13]_i_22_0 [1]),
        .I1(\B_V_data_1_payload_A_reg[13]_i_22_1 [1]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_22_2 [1]),
        .I3(\B_V_data_1_payload_A[13]_i_79_n_0 ),
        .O(\B_V_data_1_payload_A[13]_i_86_n_0 ));
  (* HLUTNM = "lutpair129" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \B_V_data_1_payload_A[13]_i_87 
       (.I0(\B_V_data_1_payload_A_reg[13]_i_22_0 [0]),
        .I1(\B_V_data_1_payload_A_reg[13]_i_22_1 [0]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_22_2 [0]),
        .O(\B_V_data_1_payload_A[13]_i_87_n_0 ));
  (* HLUTNM = "lutpair143" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \B_V_data_1_payload_A[13]_i_88 
       (.I0(\B_V_data_1_payload_A_reg[13]_i_23_6 [6]),
        .I1(\B_V_data_1_payload_A_reg[13]_i_23_7 [6]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_23_8 [6]),
        .O(\B_V_data_1_payload_A[13]_i_88_n_0 ));
  (* HLUTNM = "lutpair142" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \B_V_data_1_payload_A[13]_i_89 
       (.I0(\B_V_data_1_payload_A_reg[13]_i_23_6 [5]),
        .I1(\B_V_data_1_payload_A_reg[13]_i_23_7 [5]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_23_8 [5]),
        .O(\B_V_data_1_payload_A[13]_i_89_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \B_V_data_1_payload_A[13]_i_9 
       (.I0(\B_V_data_1_payload_A_reg[13]_i_18 [3]),
        .I1(\B_V_data_1_payload_A[13]_i_28_n_0 ),
        .I2(\B_V_data_1_payload_A[13]_i_8_0 [4]),
        .I3(\B_V_data_1_payload_A[13]_i_8_2 [3]),
        .I4(\B_V_data_1_payload_A[13]_i_8_3 [3]),
        .I5(\B_V_data_1_payload_A[13]_i_8_1 [3]),
        .O(\B_V_data_1_payload_A_reg[13]_i_16 [3]));
  (* HLUTNM = "lutpair141" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \B_V_data_1_payload_A[13]_i_90 
       (.I0(\B_V_data_1_payload_A_reg[13]_i_23_6 [4]),
        .I1(\B_V_data_1_payload_A_reg[13]_i_23_7 [4]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_23_8 [4]),
        .O(\B_V_data_1_payload_A[13]_i_90_n_0 ));
  (* HLUTNM = "lutpair140" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \B_V_data_1_payload_A[13]_i_91 
       (.I0(\B_V_data_1_payload_A_reg[13]_i_23_6 [3]),
        .I1(\B_V_data_1_payload_A_reg[13]_i_23_7 [3]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_23_8 [3]),
        .O(\B_V_data_1_payload_A[13]_i_91_n_0 ));
  (* HLUTNM = "lutpair139" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \B_V_data_1_payload_A[13]_i_92 
       (.I0(\B_V_data_1_payload_A_reg[13]_i_23_6 [2]),
        .I1(\B_V_data_1_payload_A_reg[13]_i_23_7 [2]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_23_8 [2]),
        .O(\B_V_data_1_payload_A[13]_i_92_n_0 ));
  (* HLUTNM = "lutpair138" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \B_V_data_1_payload_A[13]_i_93 
       (.I0(\B_V_data_1_payload_A_reg[13]_i_23_6 [1]),
        .I1(\B_V_data_1_payload_A_reg[13]_i_23_7 [1]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_23_8 [1]),
        .O(\B_V_data_1_payload_A[13]_i_93_n_0 ));
  (* HLUTNM = "lutpair137" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \B_V_data_1_payload_A[13]_i_94 
       (.I0(\B_V_data_1_payload_A_reg[13]_i_23_6 [0]),
        .I1(\B_V_data_1_payload_A_reg[13]_i_23_7 [0]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_23_8 [0]),
        .O(\B_V_data_1_payload_A[13]_i_94_n_0 ));
  (* HLUTNM = "lutpair144" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \B_V_data_1_payload_A[13]_i_95 
       (.I0(\B_V_data_1_payload_A_reg[13]_i_23_6 [7]),
        .I1(\B_V_data_1_payload_A_reg[13]_i_23_7 [7]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_23_8 [7]),
        .I3(\B_V_data_1_payload_A[13]_i_88_n_0 ),
        .O(\B_V_data_1_payload_A[13]_i_95_n_0 ));
  (* HLUTNM = "lutpair143" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \B_V_data_1_payload_A[13]_i_96 
       (.I0(\B_V_data_1_payload_A_reg[13]_i_23_6 [6]),
        .I1(\B_V_data_1_payload_A_reg[13]_i_23_7 [6]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_23_8 [6]),
        .I3(\B_V_data_1_payload_A[13]_i_89_n_0 ),
        .O(\B_V_data_1_payload_A[13]_i_96_n_0 ));
  (* HLUTNM = "lutpair142" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \B_V_data_1_payload_A[13]_i_97 
       (.I0(\B_V_data_1_payload_A_reg[13]_i_23_6 [5]),
        .I1(\B_V_data_1_payload_A_reg[13]_i_23_7 [5]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_23_8 [5]),
        .I3(\B_V_data_1_payload_A[13]_i_90_n_0 ),
        .O(\B_V_data_1_payload_A[13]_i_97_n_0 ));
  (* HLUTNM = "lutpair141" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \B_V_data_1_payload_A[13]_i_98 
       (.I0(\B_V_data_1_payload_A_reg[13]_i_23_6 [4]),
        .I1(\B_V_data_1_payload_A_reg[13]_i_23_7 [4]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_23_8 [4]),
        .I3(\B_V_data_1_payload_A[13]_i_91_n_0 ),
        .O(\B_V_data_1_payload_A[13]_i_98_n_0 ));
  (* HLUTNM = "lutpair140" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \B_V_data_1_payload_A[13]_i_99 
       (.I0(\B_V_data_1_payload_A_reg[13]_i_23_6 [3]),
        .I1(\B_V_data_1_payload_A_reg[13]_i_23_7 [3]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_23_8 [3]),
        .I3(\B_V_data_1_payload_A[13]_i_92_n_0 ),
        .O(\B_V_data_1_payload_A[13]_i_99_n_0 ));
  LUT4 #(
    .INIT(16'h566A)) 
    \B_V_data_1_payload_A[7]_i_16 
       (.I0(DI),
        .I1(\B_V_data_1_payload_A_reg[13]_i_22_n_15 ),
        .I2(\B_V_data_1_payload_A_reg[13]_i_23_n_15 ),
        .I3(\B_V_data_1_payload_A_reg[13]_i_24_n_15 ),
        .O(\B_V_data_1_payload_A_reg[13]_i_24_0 [1]));
  LUT4 #(
    .INIT(16'h6996)) 
    \B_V_data_1_payload_A[7]_i_17 
       (.I0(\B_V_data_1_payload_A_reg[13]_i_23_n_15 ),
        .I1(\B_V_data_1_payload_A_reg[13]_i_24_n_15 ),
        .I2(\B_V_data_1_payload_A_reg[13]_i_22_n_15 ),
        .I3(\B_V_data_1_payload_A_reg[7]_0 [0]),
        .O(\B_V_data_1_payload_A_reg[13]_i_24_0 [0]));
  LUT3 #(
    .INIT(8'h96)) 
    \B_V_data_1_payload_A[7]_i_18 
       (.I0(O[5]),
        .I1(\B_V_data_1_payload_A[13]_i_117_0 [5]),
        .I2(\B_V_data_1_payload_A[13]_i_102_0 [5]),
        .O(\B_V_data_1_payload_A_reg[13]_i_23_4 ));
  LUT3 #(
    .INIT(8'h96)) 
    \B_V_data_1_payload_A[7]_i_19 
       (.I0(O[4]),
        .I1(\B_V_data_1_payload_A[13]_i_117_0 [4]),
        .I2(\B_V_data_1_payload_A[13]_i_102_0 [4]),
        .O(\B_V_data_1_payload_A_reg[13]_i_23_3 ));
  LUT3 #(
    .INIT(8'h96)) 
    \B_V_data_1_payload_A[7]_i_20 
       (.I0(O[3]),
        .I1(\B_V_data_1_payload_A[13]_i_117_0 [3]),
        .I2(\B_V_data_1_payload_A[13]_i_102_0 [3]),
        .O(\B_V_data_1_payload_A_reg[13]_i_23_2 ));
  LUT3 #(
    .INIT(8'h96)) 
    \B_V_data_1_payload_A[7]_i_21 
       (.I0(O[2]),
        .I1(\B_V_data_1_payload_A[13]_i_117_0 [2]),
        .I2(\B_V_data_1_payload_A[13]_i_102_0 [2]),
        .O(\B_V_data_1_payload_A_reg[13]_i_23_1 ));
  LUT3 #(
    .INIT(8'h96)) 
    \B_V_data_1_payload_A[7]_i_22 
       (.I0(O[1]),
        .I1(\B_V_data_1_payload_A[13]_i_117_0 [1]),
        .I2(\B_V_data_1_payload_A[13]_i_102_0 [1]),
        .O(\B_V_data_1_payload_A_reg[13]_i_23_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \B_V_data_1_payload_A[7]_i_8 
       (.I0(\B_V_data_1_payload_A[13]_i_102_0 [0]),
        .I1(\B_V_data_1_payload_A[13]_i_117_0 [0]),
        .I2(O[0]),
        .I3(\B_V_data_1_payload_A_reg[7]_0 [1]),
        .O(DI));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[13]_i_1_n_0 ),
        .D(\B_V_data_1_payload_A_reg[13]_0 [0]),
        .Q(B_V_data_1_payload_A[0]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[10] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[13]_i_1_n_0 ),
        .D(\B_V_data_1_payload_A_reg[13]_0 [10]),
        .Q(B_V_data_1_payload_A[10]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[11] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[13]_i_1_n_0 ),
        .D(\B_V_data_1_payload_A_reg[13]_0 [11]),
        .Q(B_V_data_1_payload_A[11]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[12] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[13]_i_1_n_0 ),
        .D(\B_V_data_1_payload_A_reg[13]_0 [12]),
        .Q(B_V_data_1_payload_A[12]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[13] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[13]_i_1_n_0 ),
        .D(\B_V_data_1_payload_A_reg[13]_0 [13]),
        .Q(B_V_data_1_payload_A[13]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \B_V_data_1_payload_A_reg[13]_i_22 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({CO,\B_V_data_1_payload_A_reg[13]_i_22_n_1 ,\B_V_data_1_payload_A_reg[13]_i_22_n_2 ,\B_V_data_1_payload_A_reg[13]_i_22_n_3 ,\B_V_data_1_payload_A_reg[13]_i_22_n_4 ,\B_V_data_1_payload_A_reg[13]_i_22_n_5 ,\B_V_data_1_payload_A_reg[13]_i_22_n_6 ,\B_V_data_1_payload_A_reg[13]_i_22_n_7 }),
        .DI({\B_V_data_1_payload_A[13]_i_73_n_0 ,\B_V_data_1_payload_A[13]_i_74_n_0 ,\B_V_data_1_payload_A[13]_i_75_n_0 ,\B_V_data_1_payload_A[13]_i_76_n_0 ,\B_V_data_1_payload_A[13]_i_77_n_0 ,\B_V_data_1_payload_A[13]_i_78_n_0 ,\B_V_data_1_payload_A[13]_i_79_n_0 ,1'b0}),
        .O({O,\B_V_data_1_payload_A_reg[13]_i_22_n_15 }),
        .S({\B_V_data_1_payload_A[13]_i_80_n_0 ,\B_V_data_1_payload_A[13]_i_81_n_0 ,\B_V_data_1_payload_A[13]_i_82_n_0 ,\B_V_data_1_payload_A[13]_i_83_n_0 ,\B_V_data_1_payload_A[13]_i_84_n_0 ,\B_V_data_1_payload_A[13]_i_85_n_0 ,\B_V_data_1_payload_A[13]_i_86_n_0 ,\B_V_data_1_payload_A[13]_i_87_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \B_V_data_1_payload_A_reg[13]_i_23 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\B_V_data_1_payload_A[13]_i_102_1 ,\B_V_data_1_payload_A_reg[13]_i_23_n_1 ,\B_V_data_1_payload_A_reg[13]_i_23_n_2 ,\B_V_data_1_payload_A_reg[13]_i_23_n_3 ,\B_V_data_1_payload_A_reg[13]_i_23_n_4 ,\B_V_data_1_payload_A_reg[13]_i_23_n_5 ,\B_V_data_1_payload_A_reg[13]_i_23_n_6 ,\B_V_data_1_payload_A_reg[13]_i_23_n_7 }),
        .DI({\B_V_data_1_payload_A[13]_i_88_n_0 ,\B_V_data_1_payload_A[13]_i_89_n_0 ,\B_V_data_1_payload_A[13]_i_90_n_0 ,\B_V_data_1_payload_A[13]_i_91_n_0 ,\B_V_data_1_payload_A[13]_i_92_n_0 ,\B_V_data_1_payload_A[13]_i_93_n_0 ,\B_V_data_1_payload_A[13]_i_94_n_0 ,1'b0}),
        .O({\B_V_data_1_payload_A[13]_i_102_0 ,\B_V_data_1_payload_A_reg[13]_i_23_n_15 }),
        .S({\B_V_data_1_payload_A[13]_i_95_n_0 ,\B_V_data_1_payload_A[13]_i_96_n_0 ,\B_V_data_1_payload_A[13]_i_97_n_0 ,\B_V_data_1_payload_A[13]_i_98_n_0 ,\B_V_data_1_payload_A[13]_i_99_n_0 ,\B_V_data_1_payload_A[13]_i_100_n_0 ,\B_V_data_1_payload_A[13]_i_101_n_0 ,\B_V_data_1_payload_A[13]_i_102_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \B_V_data_1_payload_A_reg[13]_i_24 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\B_V_data_1_payload_A[13]_i_117_1 ,\B_V_data_1_payload_A_reg[13]_i_24_n_1 ,\B_V_data_1_payload_A_reg[13]_i_24_n_2 ,\B_V_data_1_payload_A_reg[13]_i_24_n_3 ,\B_V_data_1_payload_A_reg[13]_i_24_n_4 ,\B_V_data_1_payload_A_reg[13]_i_24_n_5 ,\B_V_data_1_payload_A_reg[13]_i_24_n_6 ,\B_V_data_1_payload_A_reg[13]_i_24_n_7 }),
        .DI({\B_V_data_1_payload_A[13]_i_103_n_0 ,\B_V_data_1_payload_A[13]_i_104_n_0 ,\B_V_data_1_payload_A[13]_i_105_n_0 ,\B_V_data_1_payload_A[13]_i_106_n_0 ,\B_V_data_1_payload_A[13]_i_107_n_0 ,\B_V_data_1_payload_A[13]_i_108_n_0 ,\B_V_data_1_payload_A[13]_i_109_n_0 ,1'b0}),
        .O({\B_V_data_1_payload_A[13]_i_117_0 ,\B_V_data_1_payload_A_reg[13]_i_24_n_15 }),
        .S({\B_V_data_1_payload_A[13]_i_110_n_0 ,\B_V_data_1_payload_A[13]_i_111_n_0 ,\B_V_data_1_payload_A[13]_i_112_n_0 ,\B_V_data_1_payload_A[13]_i_113_n_0 ,\B_V_data_1_payload_A[13]_i_114_n_0 ,\B_V_data_1_payload_A[13]_i_115_n_0 ,\B_V_data_1_payload_A[13]_i_116_n_0 ,\B_V_data_1_payload_A[13]_i_117_n_0 }));
  FDRE \B_V_data_1_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[13]_i_1_n_0 ),
        .D(\B_V_data_1_payload_A_reg[13]_0 [1]),
        .Q(B_V_data_1_payload_A[1]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[13]_i_1_n_0 ),
        .D(\B_V_data_1_payload_A_reg[13]_0 [2]),
        .Q(B_V_data_1_payload_A[2]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[13]_i_1_n_0 ),
        .D(\B_V_data_1_payload_A_reg[13]_0 [3]),
        .Q(B_V_data_1_payload_A[3]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[4] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[13]_i_1_n_0 ),
        .D(\B_V_data_1_payload_A_reg[13]_0 [4]),
        .Q(B_V_data_1_payload_A[4]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[5] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[13]_i_1_n_0 ),
        .D(\B_V_data_1_payload_A_reg[13]_0 [5]),
        .Q(B_V_data_1_payload_A[5]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[6] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[13]_i_1_n_0 ),
        .D(\B_V_data_1_payload_A_reg[13]_0 [6]),
        .Q(B_V_data_1_payload_A[6]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[7] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[13]_i_1_n_0 ),
        .D(\B_V_data_1_payload_A_reg[13]_0 [7]),
        .Q(B_V_data_1_payload_A[7]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[8] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[13]_i_1_n_0 ),
        .D(\B_V_data_1_payload_A_reg[13]_0 [8]),
        .Q(B_V_data_1_payload_A[8]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[9] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[13]_i_1_n_0 ),
        .D(\B_V_data_1_payload_A_reg[13]_0 [9]),
        .Q(B_V_data_1_payload_A[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hA2)) 
    \B_V_data_1_payload_B[13]_i_1 
       (.I0(B_V_data_1_sel_wr),
        .I1(\B_V_data_1_state_reg[0]_0 ),
        .I2(output_r_TREADY_int_regslice),
        .O(B_V_data_1_load_B));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[13]_0 [0]),
        .Q(B_V_data_1_payload_B[0]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[10] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[13]_0 [10]),
        .Q(B_V_data_1_payload_B[10]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[11] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[13]_0 [11]),
        .Q(B_V_data_1_payload_B[11]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[12] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[13]_0 [12]),
        .Q(B_V_data_1_payload_B[12]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[13] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[13]_0 [13]),
        .Q(B_V_data_1_payload_B[13]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[13]_0 [1]),
        .Q(B_V_data_1_payload_B[1]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[13]_0 [2]),
        .Q(B_V_data_1_payload_B[2]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[13]_0 [3]),
        .Q(B_V_data_1_payload_B[3]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[13]_0 [4]),
        .Q(B_V_data_1_payload_B[4]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[13]_0 [5]),
        .Q(B_V_data_1_payload_B[5]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[6] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[13]_0 [6]),
        .Q(B_V_data_1_payload_B[6]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[7] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[13]_0 [7]),
        .Q(B_V_data_1_payload_B[7]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[8] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[13]_0 [8]),
        .Q(B_V_data_1_payload_B[8]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[9] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[13]_0 [9]),
        .Q(B_V_data_1_payload_B[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1__1
       (.I0(output_r_TREADY),
        .I1(\B_V_data_1_state_reg[0]_0 ),
        .I2(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1__1_n_0));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__1_n_0),
        .Q(B_V_data_1_sel),
        .R(RSTB));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1__1
       (.I0(Q[2]),
        .I1(output_r_TREADY_int_regslice),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__1_n_0));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__1_n_0),
        .Q(B_V_data_1_sel_wr),
        .R(RSTB));
  LUT5 #(
    .INIT(32'hA2AAA000)) 
    \B_V_data_1_state[0]_i_1__1 
       (.I0(ap_rst_n),
        .I1(output_r_TREADY),
        .I2(Q[2]),
        .I3(output_r_TREADY_int_regslice),
        .I4(\B_V_data_1_state_reg[0]_0 ),
        .O(\B_V_data_1_state[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT4 #(
    .INIT(16'hBBFB)) 
    \B_V_data_1_state[1]_i_1__2 
       (.I0(output_r_TREADY),
        .I1(\B_V_data_1_state_reg[0]_0 ),
        .I2(output_r_TREADY_int_regslice),
        .I3(Q[2]),
        .O(\B_V_data_1_state[1]_i_1__2_n_0 ));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__1_n_0 ),
        .Q(\B_V_data_1_state_reg[0]_0 ),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[1]_i_1__2_n_0 ),
        .Q(output_r_TREADY_int_regslice),
        .R(RSTB));
  LUT6 #(
    .INIT(64'hF4444444F444F444)) 
    \ap_CS_fsm[0]_i_1 
       (.I0(input_r_TREADY_int_regslice),
        .I1(Q[0]),
        .I2(Q[3]),
        .I3(output_r_TREADY_int_regslice),
        .I4(output_r_TREADY),
        .I5(\B_V_data_1_state_reg[0]_0 ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT3 #(
    .INIT(8'hAE)) 
    \ap_CS_fsm[3]_i_1 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(output_r_TREADY_int_regslice),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT5 #(
    .INIT(32'hACECACAC)) 
    \ap_CS_fsm[4]_i_1 
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(output_r_TREADY_int_regslice),
        .I3(output_r_TREADY),
        .I4(\B_V_data_1_state_reg[0]_0 ),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT4 #(
    .INIT(16'h8088)) 
    ap_ready_INST_0
       (.I0(Q[3]),
        .I1(output_r_TREADY_int_regslice),
        .I2(output_r_TREADY),
        .I3(\B_V_data_1_state_reg[0]_0 ),
        .O(ap_ready));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_r_TDATA[0]_INST_0 
       (.I0(B_V_data_1_payload_B[0]),
        .I1(B_V_data_1_payload_A[0]),
        .I2(B_V_data_1_sel),
        .O(output_r_TDATA[0]));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_r_TDATA[10]_INST_0 
       (.I0(B_V_data_1_payload_B[10]),
        .I1(B_V_data_1_payload_A[10]),
        .I2(B_V_data_1_sel),
        .O(output_r_TDATA[10]));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_r_TDATA[11]_INST_0 
       (.I0(B_V_data_1_payload_B[11]),
        .I1(B_V_data_1_payload_A[11]),
        .I2(B_V_data_1_sel),
        .O(output_r_TDATA[11]));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_r_TDATA[12]_INST_0 
       (.I0(B_V_data_1_payload_B[12]),
        .I1(B_V_data_1_payload_A[12]),
        .I2(B_V_data_1_sel),
        .O(output_r_TDATA[12]));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_r_TDATA[13]_INST_0 
       (.I0(B_V_data_1_payload_B[13]),
        .I1(B_V_data_1_payload_A[13]),
        .I2(B_V_data_1_sel),
        .O(output_r_TDATA[13]));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_r_TDATA[1]_INST_0 
       (.I0(B_V_data_1_payload_B[1]),
        .I1(B_V_data_1_payload_A[1]),
        .I2(B_V_data_1_sel),
        .O(output_r_TDATA[1]));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_r_TDATA[2]_INST_0 
       (.I0(B_V_data_1_payload_B[2]),
        .I1(B_V_data_1_payload_A[2]),
        .I2(B_V_data_1_sel),
        .O(output_r_TDATA[2]));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_r_TDATA[3]_INST_0 
       (.I0(B_V_data_1_payload_B[3]),
        .I1(B_V_data_1_payload_A[3]),
        .I2(B_V_data_1_sel),
        .O(output_r_TDATA[3]));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_r_TDATA[4]_INST_0 
       (.I0(B_V_data_1_payload_B[4]),
        .I1(B_V_data_1_payload_A[4]),
        .I2(B_V_data_1_sel),
        .O(output_r_TDATA[4]));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_r_TDATA[5]_INST_0 
       (.I0(B_V_data_1_payload_B[5]),
        .I1(B_V_data_1_payload_A[5]),
        .I2(B_V_data_1_sel),
        .O(output_r_TDATA[5]));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_r_TDATA[6]_INST_0 
       (.I0(B_V_data_1_payload_B[6]),
        .I1(B_V_data_1_payload_A[6]),
        .I2(B_V_data_1_sel),
        .O(output_r_TDATA[6]));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_r_TDATA[7]_INST_0 
       (.I0(B_V_data_1_payload_B[7]),
        .I1(B_V_data_1_payload_A[7]),
        .I2(B_V_data_1_sel),
        .O(output_r_TDATA[7]));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_r_TDATA[8]_INST_0 
       (.I0(B_V_data_1_payload_B[8]),
        .I1(B_V_data_1_payload_A[8]),
        .I2(B_V_data_1_sel),
        .O(output_r_TDATA[8]));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_r_TDATA[9]_INST_0 
       (.I0(B_V_data_1_payload_B[9]),
        .I1(B_V_data_1_payload_A[9]),
        .I2(B_V_data_1_sel),
        .O(output_r_TDATA[9]));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
