@W: MT530 :"c:\users\matze\documents\igloo\uart\sync_flipflop.vhd":20:6:20:7|Found inferred clock sCLK|GLA_inferred_clock which controls 636 sequential elements including CONNECTOR_0.u1.sff.tmp. This clock has no specified timing constraint which may adversely impact design performance. 
