Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sun Nov  5 00:22:13 2023
| Host         : TeddyLaptop running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file uart_top_control_sets_placed.rpt
| Design       : uart_top
| Device       : xc7z020
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    11 |
|    Minimum number of control sets                        |    11 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    58 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    11 |
| >= 0 to < 4        |     8 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               8 |            8 |
| No           | No                    | Yes                    |              30 |           11 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              24 |            6 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------+---------------------------------------+------------------+------------------+----------------+--------------+
|               Clock Signal              |             Enable Signal             | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------------------+---------------------------------------+------------------+------------------+----------------+--------------+
|  rx_inst/FSM_onehot_c_state_reg_n_0_[5] |                                       |                  |                1 |              1 |         1.00 |
|  rx_inst/FSM_onehot_c_state_reg_n_0_[8] |                                       |                  |                1 |              1 |         1.00 |
|  rx_inst/FSM_onehot_c_state_reg_n_0_[4] |                                       |                  |                1 |              1 |         1.00 |
|  rx_inst/FSM_onehot_c_state_reg_n_0_[7] |                                       |                  |                1 |              1 |         1.00 |
|  rx_inst/FSM_onehot_c_state_reg_n_0_[2] |                                       |                  |                1 |              1 |         1.00 |
|  rx_inst/FSM_onehot_c_state_reg_n_0_[6] |                                       |                  |                1 |              1 |         1.00 |
|  rx_inst/FSM_onehot_c_state_reg_n_0_[9] |                                       |                  |                1 |              1 |         1.00 |
|  rx_inst/FSM_onehot_c_state_reg_n_0_[3] |                                       |                  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                          | rx_inst/FSM_onehot_c_state[9]_i_1_n_0 | rst_IBUF         |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                          | tx_inst/debounce_inst/o[0]_i_1__1_n_0 | rst_IBUF         |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG                          |                                       | rst_IBUF         |               11 |             30 |         2.73 |
+-----------------------------------------+---------------------------------------+------------------+------------------+----------------+--------------+


