s1(10Feb2019:12:57:34):  ncxlmode +delay_mode_path +typdelays -l simout.tmp -sv /hdd/home/cnorfleet/IC_CAD/cadence/nand2_run1/testfixture.template -f /hdd/home/cnorfleet/IC_CAD/cadence/nand2_run1/verilog.inpfiles +nostdout +nocopyright +ncvlogargs+ -neverwarn -nostdout -nocopyright  +ncelabargs+ -neg_tchk  -nonotifier  -sdf_NOCheck_celltype  -access +r  -pulse_e 100  -pulse_r 100  -neverwarn  -timescale 1ns/1ns -nostdout -nocopyright +ncsimargs+ -neverwarn  -nocopyright -nostdout -batch -exit  
s2(10Feb2019:12:58:42):  ncxlmode +delay_mode_path +typdelays -l simout.tmp -sv /hdd/home/cnorfleet/IC_CAD/cadence/nand2_run1/testfixture.template -f /hdd/home/cnorfleet/IC_CAD/cadence/nand2_run1/verilog.inpfiles +nostdout +nocopyright +compile +ncvlogargs+ -neverwarn -nostdout -nocopyright  
s3(10Feb2019:12:58:42):  ncxlmode +delay_mode_path +typdelays -l simout.tmp -sv /hdd/home/cnorfleet/IC_CAD/cadence/nand2_run1/testfixture.template -f /hdd/home/cnorfleet/IC_CAD/cadence/nand2_run1/verilog.inpfiles +nostdout +nocopyright +elaborate +ncvlogargs+ -neverwarn -nostdout -nocopyright  +ncelabargs+ -neg_tchk  -nonotifier  -sdf_NOCheck_celltype  -access +r  -pulse_e 100  -pulse_r 100  -neverwarn  -timescale 1ns/100ps -nostdout -nocopyright 
s4(10Feb2019:12:58:42):  ncxlmode +delay_mode_path +typdelays -l simout.tmp -sv /hdd/home/cnorfleet/IC_CAD/cadence/nand2_run1/testfixture.template -f /hdd/home/cnorfleet/IC_CAD/cadence/nand2_run1/verilog.inpfiles +nostdout +nocopyright +ncvlogargs+ -neverwarn -nostdout -nocopyright  +ncelabargs+ -neg_tchk  -nonotifier  -sdf_NOCheck_celltype  -access +r  -pulse_e 100  -pulse_r 100  -neverwarn  -timescale 1ns/100ps -nostdout -nocopyright +ncsimargs+ -neverwarn  -nocopyright -gui -input /hdd/home/cnorfleet/IC_CAD/cadence/nand2_run1/.simTmpNCCmd  +mpssession+virtuoso55911 +mpshost+tera.eng.hmc.edu 
