<stg><name>digitrec_knn_vote</name>


<trans_list>

<trans id="48" from="1" to="2">
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="49" from="2" to="3">
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="50" from="3" to="4">
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="18" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
._crit_edge.0:7  %p_read_8 = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %p_read2)

]]></node>
<StgValue><ssdm name="p_read_8"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="19" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
._crit_edge.0:8  %p_read_9 = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %p_read1)

]]></node>
<StgValue><ssdm name="p_read_9"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="20" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
._crit_edge.0:9  %p_read_10 = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %p_read)

]]></node>
<StgValue><ssdm name="p_read_10"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="21" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
._crit_edge.0:10  %tmp_3_1 = icmp ult i6 %p_read_9, %p_read_10

]]></node>
<StgValue><ssdm name="tmp_3_1"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="23" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
._crit_edge.0:12  %tmp_2_min_1_v = select i1 %tmp_3_1, i6 %p_read_9, i6 %p_read_10

]]></node>
<StgValue><ssdm name="tmp_2_min_1_v"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="24" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
._crit_edge.0:13  %tmp_3_2 = icmp ugt i6 %tmp_2_min_1_v, %p_read_8

]]></node>
<StgValue><ssdm name="tmp_3_2"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="25" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
._crit_edge.0:14  %tmp_2_min_2_v = select i1 %tmp_3_2, i6 %p_read_8, i6 %tmp_2_min_1_v

]]></node>
<StgValue><ssdm name="tmp_2_min_2_v"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="12" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="16" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
._crit_edge.0:5  %p_read_6 = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %p_read4)

]]></node>
<StgValue><ssdm name="p_read_6"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="17" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
._crit_edge.0:6  %p_read_7 = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %p_read3)

]]></node>
<StgValue><ssdm name="p_read_7"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="26" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
._crit_edge.0:15  %tmp_3_3 = icmp ugt i6 %tmp_2_min_2_v, %p_read_7

]]></node>
<StgValue><ssdm name="tmp_3_3"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="31" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
._crit_edge.0:20  %tmp_2_min_3_v = select i1 %tmp_3_3, i6 %p_read_7, i6 %tmp_2_min_2_v

]]></node>
<StgValue><ssdm name="tmp_2_min_3_v"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="32" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
._crit_edge.0:21  %tmp_3_4 = icmp ugt i6 %tmp_2_min_3_v, %p_read_6

]]></node>
<StgValue><ssdm name="tmp_3_4"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="33" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
._crit_edge.0:22  %tmp_2_min_4_v = select i1 %tmp_3_4, i6 %p_read_6, i6 %tmp_2_min_3_v

]]></node>
<StgValue><ssdm name="tmp_2_min_4_v"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="18" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="14" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
._crit_edge.0:3  %p_read_4 = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %p_read6)

]]></node>
<StgValue><ssdm name="p_read_4"/></StgValue>
</operation>

<operation id="19" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="15" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
._crit_edge.0:4  %p_read_5 = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %p_read5)

]]></node>
<StgValue><ssdm name="p_read_5"/></StgValue>
</operation>

<operation id="20" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="22" bw="2" op_0_bw="1">
<![CDATA[
._crit_edge.0:11  %agg_result_V_0_agg_result_V_s = zext i1 %tmp_3_1 to i2

]]></node>
<StgValue><ssdm name="agg_result_V_0_agg_result_V_s"/></StgValue>
</operation>

<operation id="21" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="27" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
._crit_edge.0:16  %agg_result_V_0_agg_result_V_02_2 = select i1 %tmp_3_3, i2 -1, i2 -2

]]></node>
<StgValue><ssdm name="agg_result_V_0_agg_result_V_02_2"/></StgValue>
</operation>

<operation id="22" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="28" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0:17  %tmp_8 = or i1 %tmp_3_3, %tmp_3_2

]]></node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="23" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="29" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
._crit_edge.0:18  %agg_result_V_0_agg_result_V_02_3 = select i1 %tmp_8, i2 %agg_result_V_0_agg_result_V_02_2, i2 %agg_result_V_0_agg_result_V_s

]]></node>
<StgValue><ssdm name="agg_result_V_0_agg_result_V_02_3"/></StgValue>
</operation>

<operation id="24" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="30" bw="3" op_0_bw="2">
<![CDATA[
._crit_edge.0:19  %agg_result_V_0_agg_result_V_02_1 = zext i2 %agg_result_V_0_agg_result_V_02_3 to i3

]]></node>
<StgValue><ssdm name="agg_result_V_0_agg_result_V_02_1"/></StgValue>
</operation>

<operation id="25" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="34" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
._crit_edge.0:23  %tmp_3_5 = icmp ugt i6 %tmp_2_min_4_v, %p_read_5

]]></node>
<StgValue><ssdm name="tmp_3_5"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="35" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
._crit_edge.0:24  %agg_result_V_0_agg_result_V_02_4 = select i1 %tmp_3_5, i3 -3, i3 -4

]]></node>
<StgValue><ssdm name="agg_result_V_0_agg_result_V_02_4"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="36" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0:25  %tmp_s = or i1 %tmp_3_5, %tmp_3_4

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
._crit_edge.0:26  %agg_result_V_0_agg_result_V_02_5 = select i1 %tmp_s, i3 %agg_result_V_0_agg_result_V_02_4, i3 %agg_result_V_0_agg_result_V_02_1

]]></node>
<StgValue><ssdm name="agg_result_V_0_agg_result_V_02_5"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="38" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
._crit_edge.0:27  %tmp_2_min_5_v = select i1 %tmp_3_5, i6 %p_read_5, i6 %tmp_2_min_4_v

]]></node>
<StgValue><ssdm name="tmp_2_min_5_v"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="39" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
._crit_edge.0:28  %tmp_3_6 = icmp ugt i6 %tmp_2_min_5_v, %p_read_4

]]></node>
<StgValue><ssdm name="tmp_3_6"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="40" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
._crit_edge.0:29  %tmp_2_min_6_v = select i1 %tmp_3_6, i6 %p_read_4, i6 %tmp_2_min_5_v

]]></node>
<StgValue><ssdm name="tmp_2_min_6_v"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="32" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="11" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
._crit_edge.0:0  %p_read_1 = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %p_read9)

]]></node>
<StgValue><ssdm name="p_read_1"/></StgValue>
</operation>

<operation id="33" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="12" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
._crit_edge.0:1  %p_read_2 = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %p_read8)

]]></node>
<StgValue><ssdm name="p_read_2"/></StgValue>
</operation>

<operation id="34" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="13" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
._crit_edge.0:2  %p_read_3 = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %p_read7)

]]></node>
<StgValue><ssdm name="p_read_3"/></StgValue>
</operation>

<operation id="35" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="41" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
._crit_edge.0:30  %tmp_3_7 = icmp ugt i6 %tmp_2_min_6_v, %p_read_3

]]></node>
<StgValue><ssdm name="tmp_3_7"/></StgValue>
</operation>

<operation id="36" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="42" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
._crit_edge.0:31  %agg_result_V_0_agg_result_V_02 = select i1 %tmp_3_7, i3 -1, i3 -2

]]></node>
<StgValue><ssdm name="agg_result_V_0_agg_result_V_02"/></StgValue>
</operation>

<operation id="37" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="43" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0:32  %tmp_1 = or i1 %tmp_3_7, %tmp_3_6

]]></node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="38" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="44" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
._crit_edge.0:33  %agg_result_V_0_agg_result_V_02_7 = select i1 %tmp_1, i3 %agg_result_V_0_agg_result_V_02, i3 %agg_result_V_0_agg_result_V_02_5

]]></node>
<StgValue><ssdm name="agg_result_V_0_agg_result_V_02_7"/></StgValue>
</operation>

<operation id="39" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="45" bw="4" op_0_bw="3">
<![CDATA[
._crit_edge.0:34  %agg_result_V_0_agg_result_V_02_6 = zext i3 %agg_result_V_0_agg_result_V_02_7 to i4

]]></node>
<StgValue><ssdm name="agg_result_V_0_agg_result_V_02_6"/></StgValue>
</operation>

<operation id="40" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="46" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
._crit_edge.0:35  %tmp_2_min_7_v = select i1 %tmp_3_7, i6 %p_read_3, i6 %tmp_2_min_6_v

]]></node>
<StgValue><ssdm name="tmp_2_min_7_v"/></StgValue>
</operation>

<operation id="41" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="47" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
._crit_edge.0:36  %tmp_3_8 = icmp ugt i6 %tmp_2_min_7_v, %p_read_2

]]></node>
<StgValue><ssdm name="tmp_3_8"/></StgValue>
</operation>

<operation id="42" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="48" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
._crit_edge.0:37  %tmp_2_min_8_v = select i1 %tmp_3_8, i6 %p_read_2, i6 %tmp_2_min_7_v

]]></node>
<StgValue><ssdm name="tmp_2_min_8_v"/></StgValue>
</operation>

<operation id="43" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="49" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
._crit_edge.0:38  %tmp_3_9 = icmp ugt i6 %tmp_2_min_8_v, %p_read_1

]]></node>
<StgValue><ssdm name="tmp_3_9"/></StgValue>
</operation>

<operation id="44" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="50" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
._crit_edge.0:39  %agg_result_V_0_agg_result_V_02_8 = select i1 %tmp_3_9, i4 -7, i4 -8

]]></node>
<StgValue><ssdm name="agg_result_V_0_agg_result_V_02_8"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="51" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0:40  %tmp_2 = or i1 %tmp_3_9, %tmp_3_8

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="52" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
._crit_edge.0:41  %agg_result_V_0_agg_result_V_02_9 = select i1 %tmp_2, i4 %agg_result_V_0_agg_result_V_02_8, i4 %agg_result_V_0_agg_result_V_02_6

]]></node>
<StgValue><ssdm name="agg_result_V_0_agg_result_V_02_9"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="53" bw="0" op_0_bw="4">
<![CDATA[
._crit_edge.0:42  ret i4 %agg_result_V_0_agg_result_V_02_9

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
