{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1572194761793 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "menu EP4CE22F17C8 " "Selected device EP4CE22F17C8 for design \"menu\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1572194761812 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1572194761860 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1572194761860 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] 100 27 0 0 " "Implementing clock multiplication of 100, clock division of 27, and phase shift of 0 degrees (0 ps) for pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_altpll.v" "" { Text "E:/G/Electronica/SiDi/Sources/Menu/db/pll_altpll.v" 45 -1 0 } } { "" "" { Generic "E:/G/Electronica/SiDi/Sources/Menu/" { { 0 { 0 ""} 0 666 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1572194761908 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] 100 27 -60 -1667 " "Implementing clock multiplication of 100, clock division of 27, and phase shift of -60 degrees (-1667 ps) for pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/pll_altpll.v" "" { Text "E:/G/Electronica/SiDi/Sources/Menu/db/pll_altpll.v" 45 -1 0 } } { "" "" { Generic "E:/G/Electronica/SiDi/Sources/Menu/" { { 0 { 0 ""} 0 667 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1572194761908 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[2\] 20 27 0 0 " "Implementing clock multiplication of 20, clock division of 27, and phase shift of 0 degrees (0 ps) for pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[2\] port" {  } { { "db/pll_altpll.v" "" { Text "E:/G/Electronica/SiDi/Sources/Menu/db/pll_altpll.v" 45 -1 0 } } { "" "" { Generic "E:/G/Electronica/SiDi/Sources/Menu/" { { 0 { 0 ""} 0 668 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1572194761908 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[3\] 10 27 0 0 " "Implementing clock multiplication of 10, clock division of 27, and phase shift of 0 degrees (0 ps) for pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[3\] port" {  } { { "db/pll_altpll.v" "" { Text "E:/G/Electronica/SiDi/Sources/Menu/db/pll_altpll.v" 45 -1 0 } } { "" "" { Generic "E:/G/Electronica/SiDi/Sources/Menu/" { { 0 { 0 ""} 0 669 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1572194761908 ""}  } { { "db/pll_altpll.v" "" { Text "E:/G/Electronica/SiDi/Sources/Menu/db/pll_altpll.v" 45 -1 0 } } { "" "" { Generic "E:/G/Electronica/SiDi/Sources/Menu/" { { 0 { 0 ""} 0 666 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1572194761908 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1572194762017 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1572194762022 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C8 " "Device EP4CE10F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1572194762164 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C8 " "Device EP4CE6F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1572194762164 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C8 " "Device EP4CE15F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1572194762164 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1572194762164 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "e:/altera/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "E:/G/Electronica/SiDi/Sources/Menu/" { { 0 { 0 ""} 0 3555 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1572194762168 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1572194762168 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1572194762169 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1572194762169 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1572194762169 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1572194762170 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1572194762215 ""}
{ "Info" "ISTA_SDC_FOUND" "menu.sdc " "Reading SDC File: 'menu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1572194762906 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 27 -multiply_by 100 -duty_cycle 50.00 -name \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 27 -multiply_by 100 -duty_cycle 50.00 -name \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1572194762912 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 27 -multiply_by 100 -phase -60.00 -duty_cycle 50.00 -name \{pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 27 -multiply_by 100 -phase -60.00 -duty_cycle 50.00 -name \{pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1572194762912 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 27 -multiply_by 20 -duty_cycle 50.00 -name \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 27 -multiply_by 20 -duty_cycle 50.00 -name \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1572194762912 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 27 -multiply_by 10 -duty_cycle 50.00 -name \{pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} " "create_generated_clock -source \{pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 27 -multiply_by 10 -duty_cycle 50.00 -name \{pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1572194762912 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1572194762912 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1572194762912 ""}
{ "Warning" "WSTA_SCC_LOOP" "47 " "Found combinational loop of 47 nodes" { { "Warning" "WSTA_SCC_NODE" "random\|lcn\[1\].lc\|combout " "Node \"random\|lcn\[1\].lc\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572194762915 ""} { "Warning" "WSTA_SCC_NODE" "random\|lcn\[2\].lc\|dataa " "Node \"random\|lcn\[2\].lc\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572194762915 ""} { "Warning" "WSTA_SCC_NODE" "random\|lcn\[2\].lc\|combout " "Node \"random\|lcn\[2\].lc\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572194762915 ""} { "Warning" "WSTA_SCC_NODE" "random\|lcn\[3\].lc\|dataa " "Node \"random\|lcn\[3\].lc\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572194762915 ""} { "Warning" "WSTA_SCC_NODE" "random\|lcn\[3\].lc\|combout " "Node \"random\|lcn\[3\].lc\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572194762915 ""} { "Warning" "WSTA_SCC_NODE" "random\|lcn\[4\].lc\|dataa " "Node \"random\|lcn\[4\].lc\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572194762915 ""} { "Warning" "WSTA_SCC_NODE" "random\|lcn\[4\].lc\|combout " "Node \"random\|lcn\[4\].lc\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572194762915 ""} { "Warning" "WSTA_SCC_NODE" "random\|lcn\[5\].lc\|dataa " "Node \"random\|lcn\[5\].lc\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572194762915 ""} { "Warning" "WSTA_SCC_NODE" "random\|lcn\[5\].lc\|combout " "Node \"random\|lcn\[5\].lc\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572194762915 ""} { "Warning" "WSTA_SCC_NODE" "random\|lcn\[6\].lc\|dataa " "Node \"random\|lcn\[6\].lc\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572194762915 ""} { "Warning" "WSTA_SCC_NODE" "random\|lcn\[6\].lc\|combout " "Node \"random\|lcn\[6\].lc\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572194762915 ""} { "Warning" "WSTA_SCC_NODE" "random\|lcn\[7\].lc\|dataa " "Node \"random\|lcn\[7\].lc\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572194762915 ""} { "Warning" "WSTA_SCC_NODE" "random\|lcn\[7\].lc\|combout " "Node \"random\|lcn\[7\].lc\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572194762915 ""} { "Warning" "WSTA_SCC_NODE" "random\|lcn\[8\].lc\|dataa " "Node \"random\|lcn\[8\].lc\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572194762915 ""} { "Warning" "WSTA_SCC_NODE" "random\|lcn\[8\].lc\|combout " "Node \"random\|lcn\[8\].lc\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572194762915 ""} { "Warning" "WSTA_SCC_NODE" "random\|lcn\[9\].lc\|dataa " "Node \"random\|lcn\[9\].lc\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572194762915 ""} { "Warning" "WSTA_SCC_NODE" "random\|lcn\[9\].lc\|combout " "Node \"random\|lcn\[9\].lc\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572194762915 ""} { "Warning" "WSTA_SCC_NODE" "random\|lcn\[10\].lc\|dataa " "Node \"random\|lcn\[10\].lc\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572194762915 ""} { "Warning" "WSTA_SCC_NODE" "random\|lcn\[10\].lc\|combout " "Node \"random\|lcn\[10\].lc\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572194762915 ""} { "Warning" "WSTA_SCC_NODE" "random\|lcn\[11\].lc\|dataa " "Node \"random\|lcn\[11\].lc\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572194762915 ""} { "Warning" "WSTA_SCC_NODE" "random\|lcn\[11\].lc\|combout " "Node \"random\|lcn\[11\].lc\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572194762915 ""} { "Warning" "WSTA_SCC_NODE" "random\|lcn\[12\].lc\|dataa " "Node \"random\|lcn\[12\].lc\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572194762915 ""} { "Warning" "WSTA_SCC_NODE" "random\|lcn\[12\].lc\|combout " "Node \"random\|lcn\[12\].lc\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572194762915 ""} { "Warning" "WSTA_SCC_NODE" "random\|lcn\[13\].lc\|dataa " "Node \"random\|lcn\[13\].lc\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572194762915 ""} { "Warning" "WSTA_SCC_NODE" "random\|lcn\[13\].lc\|combout " "Node \"random\|lcn\[13\].lc\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572194762915 ""} { "Warning" "WSTA_SCC_NODE" "random\|lcn\[14\].lc\|dataa " "Node \"random\|lcn\[14\].lc\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572194762915 ""} { "Warning" "WSTA_SCC_NODE" "random\|lcn\[14\].lc\|combout " "Node \"random\|lcn\[14\].lc\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572194762915 ""} { "Warning" "WSTA_SCC_NODE" "random\|lcn\[15\].lc\|dataa " "Node \"random\|lcn\[15\].lc\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572194762915 ""} { "Warning" "WSTA_SCC_NODE" "random\|lcn\[15\].lc\|combout " "Node \"random\|lcn\[15\].lc\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572194762915 ""} { "Warning" "WSTA_SCC_NODE" "random\|lcn\[16\].lc\|dataa " "Node \"random\|lcn\[16\].lc\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572194762915 ""} { "Warning" "WSTA_SCC_NODE" "random\|lcn\[16\].lc\|combout " "Node \"random\|lcn\[16\].lc\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572194762915 ""} { "Warning" "WSTA_SCC_NODE" "random\|lc0\|datac " "Node \"random\|lc0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572194762915 ""} { "Warning" "WSTA_SCC_NODE" "random\|lc0\|combout " "Node \"random\|lc0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572194762915 ""} { "Warning" "WSTA_SCC_NODE" "random\|lcn\[0\].lc\|dataa " "Node \"random\|lcn\[0\].lc\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572194762915 ""} { "Warning" "WSTA_SCC_NODE" "random\|lcn\[0\].lc\|combout " "Node \"random\|lcn\[0\].lc\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572194762915 ""} { "Warning" "WSTA_SCC_NODE" "random\|lcn\[1\].lc\|dataa " "Node \"random\|lcn\[1\].lc\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572194762915 ""} { "Warning" "WSTA_SCC_NODE" "random\|lcn\[17\].lc\|dataa " "Node \"random\|lcn\[17\].lc\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572194762915 ""} { "Warning" "WSTA_SCC_NODE" "random\|lcn\[17\].lc\|combout " "Node \"random\|lcn\[17\].lc\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572194762915 ""} { "Warning" "WSTA_SCC_NODE" "random\|lcn\[18\].lc\|dataa " "Node \"random\|lcn\[18\].lc\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572194762915 ""} { "Warning" "WSTA_SCC_NODE" "random\|lcn\[18\].lc\|combout " "Node \"random\|lcn\[18\].lc\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572194762915 ""} { "Warning" "WSTA_SCC_NODE" "random\|lcn\[19\].lc\|dataa " "Node \"random\|lcn\[19\].lc\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572194762915 ""} { "Warning" "WSTA_SCC_NODE" "random\|lcn\[19\].lc\|combout " "Node \"random\|lcn\[19\].lc\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572194762915 ""} { "Warning" "WSTA_SCC_NODE" "random\|lcn\[20\].lc\|dataa " "Node \"random\|lcn\[20\].lc\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572194762915 ""} { "Warning" "WSTA_SCC_NODE" "random\|lcn\[20\].lc\|combout " "Node \"random\|lcn\[20\].lc\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572194762915 ""} { "Warning" "WSTA_SCC_NODE" "random\|lcn\[21\].lc\|dataa " "Node \"random\|lcn\[21\].lc\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572194762915 ""} { "Warning" "WSTA_SCC_NODE" "random\|lcn\[21\].lc\|combout " "Node \"random\|lcn\[21\].lc\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572194762915 ""} { "Warning" "WSTA_SCC_NODE" "random\|lc0\|datad " "Node \"random\|lc0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572194762915 ""}  } { { "lfsr.v" "" { Text "E:/G/Electronica/SiDi/Sources/Menu/lfsr.v" 12 0 0 } } { "lfsr.v" "" { Text "E:/G/Electronica/SiDi/Sources/Menu/lfsr.v" 12 -1 0 } } { "lfsr.v" "" { Text "E:/G/Electronica/SiDi/Sources/Menu/lfsr.v" 8 0 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1572194762915 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1572194762927 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1572194762927 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 6 clocks " "Found 6 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1572194762928 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1572194762928 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  37.037     CLOCK_27 " "  37.037     CLOCK_27" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1572194762928 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   9.999 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "   9.999 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1572194762928 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   9.999 pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "   9.999 pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1572194762928 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  49.999 pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "  49.999 pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1572194762928 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  99.999 pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] " "  99.999 pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1572194762928 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000      SPI_SCK " "  10.000      SPI_SCK" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1572194762928 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1572194762928 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1572194763041 ""}  } { { "db/pll_altpll.v" "" { Text "E:/G/Electronica/SiDi/Sources/Menu/db/pll_altpll.v" 80 -1 0 } } { "temporary_test_loc" "" { Generic "E:/G/Electronica/SiDi/Sources/Menu/" { { 0 { 0 ""} 0 666 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1572194763041 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C3 of PLL_1) " "Automatically promoted node pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C3 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1572194763041 ""}  } { { "db/pll_altpll.v" "" { Text "E:/G/Electronica/SiDi/Sources/Menu/db/pll_altpll.v" 80 -1 0 } } { "temporary_test_loc" "" { Generic "E:/G/Electronica/SiDi/Sources/Menu/" { { 0 { 0 ""} 0 666 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1572194763041 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C2 of PLL_1) " "Automatically promoted node pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C2 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1572194763041 ""}  } { { "db/pll_altpll.v" "" { Text "E:/G/Electronica/SiDi/Sources/Menu/db/pll_altpll.v" 80 -1 0 } } { "temporary_test_loc" "" { Generic "E:/G/Electronica/SiDi/Sources/Menu/" { { 0 { 0 ""} 0 666 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1572194763041 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[3\] (placed in counter C1 of PLL_1) " "Automatically promoted node pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[3\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1572194763041 ""}  } { { "db/pll_altpll.v" "" { Text "E:/G/Electronica/SiDi/Sources/Menu/db/pll_altpll.v" 80 -1 0 } } { "temporary_test_loc" "" { Generic "E:/G/Electronica/SiDi/Sources/Menu/" { { 0 { 0 ""} 0 666 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1572194763041 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1572194763364 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1572194763365 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1572194763365 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1572194763368 ""}
{ "Warning" "WFSAC_FSAC_IGNORED_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 176250 "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1572194763375 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1572194763376 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1572194763377 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1572194763377 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1572194763378 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1572194763659 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "18 Block RAM " "Packed 18 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1572194763660 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "37 I/O Output Buffer " "Packed 37 registers into blocks of type I/O Output Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1572194763660 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "17 " "Created 17 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1572194763660 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1572194763660 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 clk\[1\] SDRAM_CLK~output " "PLL \"pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" output port clk\[1\] feeds output pin \"SDRAM_CLK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_altpll.v" "" { Text "E:/G/Electronica/SiDi/Sources/Menu/db/pll_altpll.v" 45 -1 0 } } { "altpll.tdf" "" { Text "e:/altera/17.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "pll.v" "" { Text "E:/G/Electronica/SiDi/Sources/Menu/pll.v" 106 0 0 } } { "MENU.sv" "" { Text "E:/G/Electronica/SiDi/Sources/Menu/MENU.sv" 52 0 0 } } { "MENU.sv" "" { Text "E:/G/Electronica/SiDi/Sources/Menu/MENU.sv" 39 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1572194763711 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Fitter" 0 -1 1572194763768 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:01 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:01" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Fitter" 0 -1 1572194764285 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUDIO_L " "Node \"AUDIO_L\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUDIO_L" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1572194764306 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUDIO_R " "Node \"AUDIO_R\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUDIO_R" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1572194764306 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1572194764306 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1572194764306 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1572194764315 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1572194765114 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1572194765390 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1572194765414 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1572194767576 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1572194767577 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1572194767980 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "6 X21_Y0 X31_Y10 " "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X21_Y0 to location X31_Y10" {  } { { "loc" "" { Generic "E:/G/Electronica/SiDi/Sources/Menu/" { { 1 { 0 "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X21_Y0 to location X31_Y10"} { { 12 { 0 ""} 21 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1572194769371 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1572194769371 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1572194770051 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1572194770051 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1572194770054 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.97 " "Total time spent on timing analysis during the Fitter is 0.97 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1572194770199 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1572194770213 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1572194770470 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1572194770470 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1572194770821 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1572194771320 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1572194771587 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "21 Cyclone IV E " "21 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SPI_DO 3.3-V LVTTL T2 " "Pin SPI_DO uses I/O standard 3.3-V LVTTL at T2" {  } { { "e:/altera/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/17.1/quartus/bin64/pin_planner.ppl" { SPI_DO } } } { "e:/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SPI_DO" } } } } { "MENU.sv" "" { Text "E:/G/Electronica/SiDi/Sources/Menu/MENU.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "E:/G/Electronica/SiDi/Sources/Menu/" { { 0 { 0 ""} 0 73 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1572194771599 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[0\] 3.3-V LVTTL C3 " "Pin SDRAM_DQ\[0\] uses I/O standard 3.3-V LVTTL at C3" {  } { { "e:/altera/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/17.1/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[0] } } } { "e:/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[0\]" } } } } { "MENU.sv" "" { Text "E:/G/Electronica/SiDi/Sources/Menu/MENU.sv" 31 0 0 } } { "temporary_test_loc" "" { Generic "E:/G/Electronica/SiDi/Sources/Menu/" { { 0 { 0 ""} 0 50 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1572194771599 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[1\] 3.3-V LVTTL C2 " "Pin SDRAM_DQ\[1\] uses I/O standard 3.3-V LVTTL at C2" {  } { { "e:/altera/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/17.1/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[1] } } } { "e:/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[1\]" } } } } { "MENU.sv" "" { Text "E:/G/Electronica/SiDi/Sources/Menu/MENU.sv" 31 0 0 } } { "temporary_test_loc" "" { Generic "E:/G/Electronica/SiDi/Sources/Menu/" { { 0 { 0 ""} 0 51 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1572194771599 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[2\] 3.3-V LVTTL A4 " "Pin SDRAM_DQ\[2\] uses I/O standard 3.3-V LVTTL at A4" {  } { { "e:/altera/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/17.1/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[2] } } } { "e:/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[2\]" } } } } { "MENU.sv" "" { Text "E:/G/Electronica/SiDi/Sources/Menu/MENU.sv" 31 0 0 } } { "temporary_test_loc" "" { Generic "E:/G/Electronica/SiDi/Sources/Menu/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1572194771599 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[3\] 3.3-V LVTTL B4 " "Pin SDRAM_DQ\[3\] uses I/O standard 3.3-V LVTTL at B4" {  } { { "e:/altera/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/17.1/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[3] } } } { "e:/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[3\]" } } } } { "MENU.sv" "" { Text "E:/G/Electronica/SiDi/Sources/Menu/MENU.sv" 31 0 0 } } { "temporary_test_loc" "" { Generic "E:/G/Electronica/SiDi/Sources/Menu/" { { 0 { 0 ""} 0 53 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1572194771599 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[4\] 3.3-V LVTTL A6 " "Pin SDRAM_DQ\[4\] uses I/O standard 3.3-V LVTTL at A6" {  } { { "e:/altera/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/17.1/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[4] } } } { "e:/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[4\]" } } } } { "MENU.sv" "" { Text "E:/G/Electronica/SiDi/Sources/Menu/MENU.sv" 31 0 0 } } { "temporary_test_loc" "" { Generic "E:/G/Electronica/SiDi/Sources/Menu/" { { 0 { 0 ""} 0 54 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1572194771599 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[5\] 3.3-V LVTTL D6 " "Pin SDRAM_DQ\[5\] uses I/O standard 3.3-V LVTTL at D6" {  } { { "e:/altera/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/17.1/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[5] } } } { "e:/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[5\]" } } } } { "MENU.sv" "" { Text "E:/G/Electronica/SiDi/Sources/Menu/MENU.sv" 31 0 0 } } { "temporary_test_loc" "" { Generic "E:/G/Electronica/SiDi/Sources/Menu/" { { 0 { 0 ""} 0 55 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1572194771599 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[6\] 3.3-V LVTTL A7 " "Pin SDRAM_DQ\[6\] uses I/O standard 3.3-V LVTTL at A7" {  } { { "e:/altera/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/17.1/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[6] } } } { "e:/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[6\]" } } } } { "MENU.sv" "" { Text "E:/G/Electronica/SiDi/Sources/Menu/MENU.sv" 31 0 0 } } { "temporary_test_loc" "" { Generic "E:/G/Electronica/SiDi/Sources/Menu/" { { 0 { 0 ""} 0 56 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1572194771599 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[7\] 3.3-V LVTTL B7 " "Pin SDRAM_DQ\[7\] uses I/O standard 3.3-V LVTTL at B7" {  } { { "e:/altera/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/17.1/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[7] } } } { "e:/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[7\]" } } } } { "MENU.sv" "" { Text "E:/G/Electronica/SiDi/Sources/Menu/MENU.sv" 31 0 0 } } { "temporary_test_loc" "" { Generic "E:/G/Electronica/SiDi/Sources/Menu/" { { 0 { 0 ""} 0 57 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1572194771599 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[8\] 3.3-V LVTTL E6 " "Pin SDRAM_DQ\[8\] uses I/O standard 3.3-V LVTTL at E6" {  } { { "e:/altera/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/17.1/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[8] } } } { "e:/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[8\]" } } } } { "MENU.sv" "" { Text "E:/G/Electronica/SiDi/Sources/Menu/MENU.sv" 31 0 0 } } { "temporary_test_loc" "" { Generic "E:/G/Electronica/SiDi/Sources/Menu/" { { 0 { 0 ""} 0 58 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1572194771599 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[9\] 3.3-V LVTTL C6 " "Pin SDRAM_DQ\[9\] uses I/O standard 3.3-V LVTTL at C6" {  } { { "e:/altera/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/17.1/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[9] } } } { "e:/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[9\]" } } } } { "MENU.sv" "" { Text "E:/G/Electronica/SiDi/Sources/Menu/MENU.sv" 31 0 0 } } { "temporary_test_loc" "" { Generic "E:/G/Electronica/SiDi/Sources/Menu/" { { 0 { 0 ""} 0 59 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1572194771599 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[10\] 3.3-V LVTTL B6 " "Pin SDRAM_DQ\[10\] uses I/O standard 3.3-V LVTTL at B6" {  } { { "e:/altera/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/17.1/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[10] } } } { "e:/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[10\]" } } } } { "MENU.sv" "" { Text "E:/G/Electronica/SiDi/Sources/Menu/MENU.sv" 31 0 0 } } { "temporary_test_loc" "" { Generic "E:/G/Electronica/SiDi/Sources/Menu/" { { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1572194771599 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[11\] 3.3-V LVTTL B5 " "Pin SDRAM_DQ\[11\] uses I/O standard 3.3-V LVTTL at B5" {  } { { "e:/altera/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/17.1/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[11] } } } { "e:/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[11\]" } } } } { "MENU.sv" "" { Text "E:/G/Electronica/SiDi/Sources/Menu/MENU.sv" 31 0 0 } } { "temporary_test_loc" "" { Generic "E:/G/Electronica/SiDi/Sources/Menu/" { { 0 { 0 ""} 0 61 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1572194771599 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[12\] 3.3-V LVTTL A5 " "Pin SDRAM_DQ\[12\] uses I/O standard 3.3-V LVTTL at A5" {  } { { "e:/altera/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/17.1/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[12] } } } { "e:/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[12\]" } } } } { "MENU.sv" "" { Text "E:/G/Electronica/SiDi/Sources/Menu/MENU.sv" 31 0 0 } } { "temporary_test_loc" "" { Generic "E:/G/Electronica/SiDi/Sources/Menu/" { { 0 { 0 ""} 0 62 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1572194771599 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[13\] 3.3-V LVTTL B3 " "Pin SDRAM_DQ\[13\] uses I/O standard 3.3-V LVTTL at B3" {  } { { "e:/altera/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/17.1/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[13] } } } { "e:/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[13\]" } } } } { "MENU.sv" "" { Text "E:/G/Electronica/SiDi/Sources/Menu/MENU.sv" 31 0 0 } } { "temporary_test_loc" "" { Generic "E:/G/Electronica/SiDi/Sources/Menu/" { { 0 { 0 ""} 0 63 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1572194771599 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[14\] 3.3-V LVTTL A3 " "Pin SDRAM_DQ\[14\] uses I/O standard 3.3-V LVTTL at A3" {  } { { "e:/altera/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/17.1/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[14] } } } { "e:/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[14\]" } } } } { "MENU.sv" "" { Text "E:/G/Electronica/SiDi/Sources/Menu/MENU.sv" 31 0 0 } } { "temporary_test_loc" "" { Generic "E:/G/Electronica/SiDi/Sources/Menu/" { { 0 { 0 ""} 0 64 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1572194771599 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[15\] 3.3-V LVTTL A2 " "Pin SDRAM_DQ\[15\] uses I/O standard 3.3-V LVTTL at A2" {  } { { "e:/altera/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/17.1/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[15] } } } { "e:/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[15\]" } } } } { "MENU.sv" "" { Text "E:/G/Electronica/SiDi/Sources/Menu/MENU.sv" 31 0 0 } } { "temporary_test_loc" "" { Generic "E:/G/Electronica/SiDi/Sources/Menu/" { { 0 { 0 ""} 0 65 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1572194771599 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SPI_DI 3.3-V LVTTL R1 " "Pin SPI_DI uses I/O standard 3.3-V LVTTL at R1" {  } { { "e:/altera/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/17.1/quartus/bin64/pin_planner.ppl" { SPI_DI } } } { "e:/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SPI_DI" } } } } { "MENU.sv" "" { Text "E:/G/Electronica/SiDi/Sources/Menu/MENU.sv" 26 0 0 } } { "temporary_test_loc" "" { Generic "E:/G/Electronica/SiDi/Sources/Menu/" { { 0 { 0 ""} 0 74 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1572194771599 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SPI_SS3 3.3-V LVTTL G15 " "Pin SPI_SS3 uses I/O standard 3.3-V LVTTL at G15" {  } { { "e:/altera/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/17.1/quartus/bin64/pin_planner.ppl" { SPI_SS3 } } } { "e:/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SPI_SS3" } } } } { "MENU.sv" "" { Text "E:/G/Electronica/SiDi/Sources/Menu/MENU.sv" 27 0 0 } } { "temporary_test_loc" "" { Generic "E:/G/Electronica/SiDi/Sources/Menu/" { { 0 { 0 ""} 0 75 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1572194771599 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SPI_SCK 3.3-V LVTTL T3 " "Pin SPI_SCK uses I/O standard 3.3-V LVTTL at T3" {  } { { "e:/altera/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/17.1/quartus/bin64/pin_planner.ppl" { SPI_SCK } } } { "e:/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SPI_SCK" } } } } { "MENU.sv" "" { Text "E:/G/Electronica/SiDi/Sources/Menu/MENU.sv" 24 0 0 } } { "temporary_test_loc" "" { Generic "E:/G/Electronica/SiDi/Sources/Menu/" { { 0 { 0 ""} 0 72 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1572194771599 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_27 3.3-V LVTTL E1 " "Pin CLOCK_27 uses I/O standard 3.3-V LVTTL at E1" {  } { { "e:/altera/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/17.1/quartus/bin64/pin_planner.ppl" { CLOCK_27 } } } { "e:/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_27" } } } } { "MENU.sv" "" { Text "E:/G/Electronica/SiDi/Sources/Menu/MENU.sv" 14 0 0 } } { "temporary_test_loc" "" { Generic "E:/G/Electronica/SiDi/Sources/Menu/" { { 0 { 0 ""} 0 68 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1572194771599 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1572194771599 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_FOR_CONFIGURATION_PIN_TOP_LEVEL" "1 " "PCI-clamp diode is not supported in this mode. The following 1 pins must meet the Intel FPGA requirements for 3.3V, 3.0V, and 2.5V interfaces if they are connected to devices other than the supported configuration devices. In these cases, Intel recommends termination method as specified in the Application Note 447." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CONF_DATA0 3.3-V LVTTL H2 " "Pin CONF_DATA0 uses I/O standard 3.3-V LVTTL at H2" {  } { { "e:/altera/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/17.1/quartus/bin64/pin_planner.ppl" { CONF_DATA0 } } } { "e:/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONF_DATA0" } } } } { "MENU.sv" "" { Text "E:/G/Electronica/SiDi/Sources/Menu/MENU.sv" 28 0 0 } } { "temporary_test_loc" "" { Generic "E:/G/Electronica/SiDi/Sources/Menu/" { { 0 { 0 ""} 0 76 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1572194771600 ""}  } {  } 0 169203 "PCI-clamp diode is not supported in this mode. The following %1!d! pins must meet the Intel FPGA requirements for 3.3V, 3.0V, and 2.5V interfaces if they are connected to devices other than the supported configuration devices. In these cases, Intel recommends termination method as specified in the Application Note 447." 0 0 "Fitter" 0 -1 1572194771600 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/G/Electronica/SiDi/Sources/Menu/output_files/menu.fit.smsg " "Generated suppressed messages file E:/G/Electronica/SiDi/Sources/Menu/output_files/menu.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1572194771720 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 58 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 58 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5561 " "Peak virtual memory: 5561 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1572194772368 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 27 17:46:12 2019 " "Processing ended: Sun Oct 27 17:46:12 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1572194772368 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1572194772368 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1572194772368 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1572194772368 ""}
