vhdl xil_defaultlib  \
"../../bd/design_1/ipshared/67ba/hdl" \
"../../../project_2.srcs/sources_1/bd/design_1/ipshared/67ba/hdl/sample_generator_v1_0_S_AXIS.vhd" \
"../../../project_2.srcs/sources_1/bd/design_1/ipshared/67ba/hdl/sample_generator_v1_0.vhd" \
"../../bd/design_1/ip/design_1_sample_generator_0_0/sim" \
"../../bd/design_1/sim" \

nosort
