extant_misspec_numloc_sim2	7.129403	0.002889803	0.003811837
extant_misspec_numloc_sim11	3.404311	0.003063147	0.003874563
extant_misspec_numloc_sim13	3.908768	0.004596956	0.003483172
extant_misspec_numloc_sim18	3.847742	0.0009966025	0.003022782
extant_misspec_numloc_sim19	3.42691	0.001053955	0.0003212709
extant_misspec_numloc_sim23	3.136347	0.004370058	0.003765269
extant_misspec_numloc_sim24	7.197054	0.001210812	0.003234641
extant_misspec_numloc_sim26	7.281024	0.0002991095	0.0002386769
extant_misspec_numloc_sim34	5.500478	0.0009472413	0.002424361
extant_misspec_numloc_sim35	4.325503	0.00240146	0.0006510539
extant_misspec_numloc_sim36	2.828228	0.004434265	0.003629615
extant_misspec_numloc_sim37	4.406759	0.00396207	0.00227429
extant_misspec_numloc_sim38	6.998759	0.003597686	0.002153107
extant_misspec_numloc_sim41	5.640534	0.00267075	0.003684553
extant_misspec_numloc_sim44	5.738384	0.003389796	0.003501385
extant_misspec_numloc_sim46	4.975532	0.001500765	0.0006422879
extant_misspec_numloc_sim56	2.616494	0.004588169	0.002374743
extant_misspec_numloc_sim58	4.268063	0.001707125	0.001147138
extant_misspec_numloc_sim59	2.993004	0.004045824	0.002518105
extant_misspec_numloc_sim61	6.156514	0.001475818	0.002672917
extant_misspec_numloc_sim62	2.469979	0.004340235	0.001899015
extant_misspec_numloc_sim65	4.635489	0.003744821	0.0004403132
extant_misspec_numloc_sim69	3.234826	0.001980123	0.002973018
extant_misspec_numloc_sim72	5.304479	0.002960728	0.004119402
extant_misspec_numloc_sim73	5.159479	0.002652409	0.0004922933
extant_misspec_numloc_sim76	2.694077	0.0003742977	0.001166777
extant_misspec_numloc_sim79	3.178908	0.0006420992	0.002912075
extant_misspec_numloc_sim80	3.236855	0.003619428	0.001820698
extant_misspec_numloc_sim83	2.590078	0.003103293	0.001327846
extant_misspec_numloc_sim86	5.828278	0.002642739	0.001261542
extant_misspec_numloc_sim87	5.326663	0.002284746	0.0007372732
extant_misspec_numloc_sim94	5.61264	0.000818719	0.001520356
extant_misspec_numloc_sim96	4.625201	0.002452354	0.001838255
extant_misspec_numloc_sim100	6.894334	0.0008631929	0.002448363
extant_misspec_numloc_sim106	5.869975	0.00168867	0.0007730552
extant_misspec_numloc_sim114	4.25393	0.001438079	0.003153144
extant_misspec_numloc_sim118	6.29449	0.0005964028	0.001231581
extant_misspec_numloc_sim119	5.859128	0.002828581	0.001387077
extant_misspec_numloc_sim122	3.718186	0.001825898	0.003524849
extant_misspec_numloc_sim123	2.972307	0.004446141	0.001643109
extant_misspec_numloc_sim124	4.653509	0.002991238	0.002590977
extant_misspec_numloc_sim127	2.973183	0.001900682	0.0007780515
extant_misspec_numloc_sim129	3.386003	0.004208858	0.003198767
extant_misspec_numloc_sim130	2.543378	0.001013043	0.001767335
extant_misspec_numloc_sim135	4.602333	0.001629596	0.0002836341
extant_misspec_numloc_sim144	3.846225	0.0002152778	0.0003239987
extant_misspec_numloc_sim146	3.950262	0.003089188	0.002078933
extant_misspec_numloc_sim148	5.451203	0.003058207	0.003467542
extant_misspec_numloc_sim157	4.139003	0.004787933	0.003612623
extant_misspec_numloc_sim161	4.382035	0.004103746	0.001328146
extant_misspec_numloc_sim162	3.359916	0.00265116	0.002283854
extant_misspec_numloc_sim164	6.379745	0.0009380466	0.001719968
extant_misspec_numloc_sim168	2.898428	0.004047019	0.002064756
extant_misspec_numloc_sim172	3.379177	0.004041836	0.001982211
extant_misspec_numloc_sim176	4.263039	0.004433845	0.002650958
extant_misspec_numloc_sim178	4.378042	0.002052587	0.003493057
extant_misspec_numloc_sim184	3.793909	0.002867962	0.00243846
extant_misspec_numloc_sim185	5.551404	0.001330693	0.002572649
extant_misspec_numloc_sim186	2.662892	0.001518799	0.001565654
extant_misspec_numloc_sim193	2.91906	0.003127891	0.003053602
extant_misspec_numloc_sim196	3.478341	0.001501874	0.001925521
extant_misspec_numloc_sim201	2.401727	0.004232291	0.004433464
extant_misspec_numloc_sim203	5.923612	0.003102997	0.004152553
extant_misspec_numloc_sim205	3.016845	0.003217181	0.003865841
extant_misspec_numloc_sim209	4.020564	0.003040677	0.003935578
extant_misspec_numloc_sim210	4.131135	0.003753213	0.001925391
extant_misspec_numloc_sim213	5.513516	0.0004991337	0.001286727
extant_misspec_numloc_sim214	4.296919	0.004333471	0.0008277792
extant_misspec_numloc_sim216	3.439164	0.004153954	0.001547252
extant_misspec_numloc_sim223	6.686364	0.001119099	0.0005648889
extant_misspec_numloc_sim225	3.814883	0.002899896	0.002469577
extant_misspec_numloc_sim226	6.948464	0.002022078	0.000878958
extant_misspec_numloc_sim227	2.324151	0.001347071	0.0003457467
extant_misspec_numloc_sim231	4.597764	0.004486086	0.004173767
extant_misspec_numloc_sim240	3.177592	0.003547023	0.001430895
extant_misspec_numloc_sim242	4.037209	0.00174295	0.0004819826
extant_misspec_numloc_sim245	2.734761	0.003821652	0.003287055
extant_misspec_numloc_sim252	2.284025	0.003356012	0.0008599495
extant_misspec_numloc_sim253	4.226608	0.003331727	0.002967639
extant_misspec_numloc_sim258	6.703836	0.003430298	0.003947236
extant_misspec_numloc_sim260	2.792172	0.002778865	0.003635699
extant_misspec_numloc_sim261	4.285672	0.002424913	0.002121376
extant_misspec_numloc_sim271	4.230965	0.001128493	0.001074061
extant_misspec_numloc_sim272	4.026966	0.00426254	0.003996923
extant_misspec_numloc_sim279	5.238444	0.004785515	0.003286113
extant_misspec_numloc_sim282	3.799021	0.002883734	0.00407939
extant_misspec_numloc_sim286	2.986089	0.001571287	0.003534583
extant_misspec_numloc_sim287	2.537271	0.004071531	0.001627857
extant_misspec_numloc_sim289	4.953879	0.000187358	0.001234484
extant_misspec_numloc_sim290	5.096793	0.003605479	0.002520305
extant_misspec_numloc_sim291	2.404669	0.003134067	0.001179974
extant_misspec_numloc_sim293	4.178702	0.001794092	0.003300883
extant_misspec_numloc_sim300	6.288512	0.004075797	0.0008886791
extant_misspec_numloc_sim310	3.676177	0.001440059	0.0006326569
extant_misspec_numloc_sim311	7.304326	0.001234727	0.00220978
extant_misspec_numloc_sim318	5.358426	0.004181612	0.003089216
extant_misspec_numloc_sim319	4.249004	0.002045476	0.003146077
extant_misspec_numloc_sim320	2.663237	0.004016629	0.001369879
extant_misspec_numloc_sim321	3.426371	0.004276319	0.004337878
extant_misspec_numloc_sim328	5.024643	0.00379959	0.002652183
extant_misspec_numloc_sim333	5.659157	0.0009738415	0.0006253978
extant_misspec_numloc_sim335	2.213711	0.003902766	0.002755545
extant_misspec_numloc_sim340	7.148645	0.002202618	0.0005175331
extant_misspec_numloc_sim341	6.874475	0.003513223	0.002549913
extant_misspec_numloc_sim343	3.502666	0.002780884	0.001575467
extant_misspec_numloc_sim348	3.181129	0.002373298	0.002636631
extant_misspec_numloc_sim353	3.40048	0.004741259	0.001694229
extant_misspec_numloc_sim357	6.509662	0.004210597	0.003998647
extant_misspec_numloc_sim358	5.54125	0.003372515	0.001883641
extant_misspec_numloc_sim365	3.901151	0.0005699134	0.003587822
extant_misspec_numloc_sim366	5.65077	0.00147948	0.00166658
extant_misspec_numloc_sim368	3.126923	0.001938727	0.00410593
extant_misspec_numloc_sim375	4.585459	0.001848862	0.0006820267
extant_misspec_numloc_sim376	2.600441	0.003215467	0.002720876
extant_misspec_numloc_sim380	2.684084	0.004522949	0.00352803
extant_misspec_numloc_sim381	4.894298	0.003585648	0.003365737
extant_misspec_numloc_sim383	3.149396	0.003869429	0.001146319
extant_misspec_numloc_sim387	3.115025	0.004114696	0.001373974
extant_misspec_numloc_sim390	5.021618	0.003754732	0.001838948
