0x0000: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x0007: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x000c: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x0013: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0018: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x001b: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x001f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0024: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x0028: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x002d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0031: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0036: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x0039: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x003c: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x003f: mov_imm:
	regs[5] = 0xff300c0, opcode= 0x07
0x0046: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x004b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x004e: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x0052: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0057: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x005a: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x005e: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0063: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x0067: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x006c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x006f: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x0073: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0078: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x007c: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0081: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x0084: mov_imm:
	regs[5] = 0x42d48c46, opcode= 0x07
0x008b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0090: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x0094: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0099: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x009c: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x00a2: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x00a8: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x00ab: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x00af: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x00b4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x00b7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x00ba: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x00bd: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x00c1: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x00c6: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x00c9: mov_imm:
	regs[5] = 0x7f0fe301, opcode= 0x07
0x00cf: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x00d2: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x00d5: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x00d8: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x00dc: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x00e1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x00e4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x00e7: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x00ea: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x00ed: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x00f0: mov_imm:
	regs[5] = 0xc244c95b, opcode= 0x07
0x00f6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x00f9: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x00fc: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x0102: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x0108: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x010b: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x010e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x0111: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0114: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x0117: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x011b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0120: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x0123: mov_imm:
	regs[5] = 0xe98529d6, opcode= 0x07
0x0129: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x012c: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x012f: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x0132: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x0135: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x0139: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x013e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0142: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0147: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x014a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x014d: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x0150: mov_imm:
	regs[5] = 0xe4616ac5, opcode= 0x07
0x0156: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x0159: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x015c: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x0162: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x0168: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x016b: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x016e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x0171: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0174: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x0177: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x017b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0180: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x0183: mov_imm:
	regs[5] = 0xe38e4e11, opcode= 0x07
0x0189: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x018c: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x018f: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x0193: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0198: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x019b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x019e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x01a1: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x01a4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x01a8: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x01ad: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x01b0: mov_imm:
	regs[5] = 0xb1a34e68, opcode= 0x07
0x01b7: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x01bc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x01bf: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x01c3: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x01c8: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x01cf: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x01d4: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x01da: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x01de: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x01e3: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x01e7: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x01ec: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x01ef: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x01f2: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x01f6: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x01fb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x01fe: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x0201: mov_imm:
	regs[5] = 0x1e536506, opcode= 0x07
0x0207: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x020b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0210: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x0213: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x0216: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x0219: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x021c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x021f: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x0222: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x0225: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x0229: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x022e: mov_imm:
	regs[5] = 0x86443e54, opcode= 0x07
0x0234: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x0237: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x023a: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x0241: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0246: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x024d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0252: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x0255: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x0258: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x025b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x025e: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x0261: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x0264: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x0267: mov_imm:
	regs[5] = 0x1fe56f6d, opcode= 0x07
0x026e: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0273: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x0277: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x027c: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x027f: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x0283: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0288: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x028c: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0291: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x0294: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0297: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x029a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x029d: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x02a0: mov_imm:
	regs[5] = 0x8388a43e, opcode= 0x07
0x02a6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x02a9: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x02ac: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x02b2: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x02b8: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x02bb: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x02be: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x02c1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x02c4: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x02c7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x02ca: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x02cd: mov_imm:
	regs[5] = 0x2a46ce12, opcode= 0x07
0x02d3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x02d6: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x02d9: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x02dc: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x02e0: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x02e5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x02e9: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x02ee: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x02f1: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x02f5: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x02fa: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x02fe: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0303: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x0306: mov_imm:
	regs[5] = 0x43e0f28e, opcode= 0x07
0x030c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x030f: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x0312: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x0318: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x031e: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x0322: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0327: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x032a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x032d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0331: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0336: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x033a: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x033f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x0343: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0348: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x034b: mov_imm:
	regs[5] = 0x6418f104, opcode= 0x07
0x0351: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x0354: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x0357: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x035a: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x035d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x0360: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0363: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x0367: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x036c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x036f: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x0373: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0378: mov_imm:
	regs[5] = 0xa01fce3b, opcode= 0x07
0x037f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0384: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x0387: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x038a: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x0390: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x0397: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x039c: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x039f: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x03a2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x03a5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x03a8: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x03ab: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x03ae: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x03b1: mov_imm:
	regs[5] = 0x29173dff, opcode= 0x07
0x03b7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x03ba: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x03bd: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x03c0: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x03c4: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x03c9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x03cc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x03d0: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x03d5: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x03d9: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x03de: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x03e1: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x03e4: mov_imm:
	regs[5] = 0x2a7b7b32, opcode= 0x07
0x03ea: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x03ed: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x03f0: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x03f7: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x03fc: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x0402: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x0405: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x0408: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x040b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x040e: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x0411: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x0414: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x0417: mov_imm:
	regs[5] = 0x840dac88, opcode= 0x07
0x041d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x0420: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x0423: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x0426: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x0429: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x042c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x042f: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x0432: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x0435: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x0438: mov_imm:
	regs[5] = 0xd53dbb30, opcode= 0x07
0x043e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x0441: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x0444: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x044a: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x0450: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x0453: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x0456: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x0459: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x045c: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x045f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x0462: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x0466: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x046b: mov_imm:
	regs[5] = 0x7b93b6d6, opcode= 0x07
0x0471: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x0475: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x047a: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x047d: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x0481: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0486: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x0489: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x048c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x048f: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x0492: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x0495: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x0499: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x049e: mov_imm:
	regs[5] = 0x563928bb, opcode= 0x07
0x04a4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x04a7: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x04ab: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x04b0: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x04b6: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x04bd: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x04c2: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x04c5: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x04c8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x04cb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x04cf: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x04d4: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x04d7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x04da: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x04dd: mov_imm:
	regs[5] = 0x957d29d4, opcode= 0x07
0x04e3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x04e6: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x04e9: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x04ec: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x04f0: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x04f5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x04f8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x04fb: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x04fe: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x0501: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x0504: mov_imm:
	regs[5] = 0xc343c486, opcode= 0x07
0x050b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0510: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x0514: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0519: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x051d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0522: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x0528: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x052e: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x0532: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0537: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x053a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x053d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0540: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x0543: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x0546: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x054a: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x054f: mov_imm:
	regs[5] = 0x4b9603a9, opcode= 0x07
0x0555: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x0558: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x055c: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0561: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x0564: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x0567: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x056b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0570: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0574: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0579: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x057d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0582: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x0586: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x058b: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x058e: mov_imm:
	regs[5] = 0x49b63cf6, opcode= 0x07
0x0594: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x0597: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x059b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x05a0: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x05a7: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x05ac: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x05b3: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x05b8: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x05bb: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x05be: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x05c2: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x05c7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x05cb: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x05d0: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x05d4: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x05d9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x05dc: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x05e0: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x05e5: mov_imm:
	regs[5] = 0x777e3e76, opcode= 0x07
0x05eb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x05ee: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x05f1: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x05f4: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x05f7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x05fa: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x05fd: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x0600: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x0604: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0609: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x060c: mov_imm:
	regs[5] = 0xe0eaf461, opcode= 0x07
0x0612: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x0616: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x061b: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x061e: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x0624: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x062a: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x062d: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x0631: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0636: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x0639: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x063c: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x063f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x0642: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x0645: mov_imm:
	regs[5] = 0xfe4a081e, opcode= 0x07
0x064b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x064f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0654: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x0657: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x065a: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x065d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x0660: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0664: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0669: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x066c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x066f: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x0672: mov_imm:
	regs[5] = 0x7c4dc1dd, opcode= 0x07
0x0678: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x067b: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x067e: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x0684: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x068b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0690: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x0693: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x0697: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x069c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x069f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x06a3: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x06a8: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x06ac: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x06b1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x06b4: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x06b7: mov_imm:
	regs[5] = 0x8de876b3, opcode= 0x07
0x06be: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x06c3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x06c6: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x06c9: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x06cc: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x06cf: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x06d2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x06d6: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x06db: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x06de: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x06e1: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x06e4: mov_imm:
	regs[5] = 0x7c584d65, opcode= 0x07
0x06eb: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x06f0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x06f3: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x06f6: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x06fd: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0702: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x0708: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x070b: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x070e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x0711: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0714: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x0717: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x071a: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x071e: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0723: mov_imm:
	regs[5] = 0x20803367, opcode= 0x07
0x072a: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x072f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x0733: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0738: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x073b: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x073e: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x0741: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x0744: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0747: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x074a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x074e: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0753: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x0756: mov_imm:
	regs[5] = 0x5250bd96, opcode= 0x07
0x075c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x075f: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x0762: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x0768: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x076e: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x0772: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0777: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x077a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x077d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0780: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x0783: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x0786: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x0789: mov_imm:
	regs[5] = 0x1abfea8a, opcode= 0x07
0x0790: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0795: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x0799: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x079e: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x07a1: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x07a5: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x07aa: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x07ad: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x07b1: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x07b6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x07b9: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x07bc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x07bf: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x07c3: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x07c8: mov_imm:
	regs[5] = 0xb8e3067c, opcode= 0x07
0x07ce: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x07d1: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x07d5: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x07da: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x07e0: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x07e6: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x07e9: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x07ec: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x07f0: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x07f5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x07f8: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x07fb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x07fe: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x0801: mov_imm:
	regs[5] = 0xe66093d4, opcode= 0x07
0x0808: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x080d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x0810: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x0813: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x0816: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x0819: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x081c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x081f: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x0823: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0828: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x082b: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x082f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0834: mov_imm:
	regs[5] = 0x6d1ba80a, opcode= 0x07
0x083a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x083d: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x0840: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x0846: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x084c: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x084f: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x0852: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x0855: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0858: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x085b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x085f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0864: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x0867: mov_imm:
	regs[5] = 0x95a2b060, opcode= 0x07
0x086e: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0873: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x0877: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x087c: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x0880: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0885: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x0888: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x088b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x088f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0894: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0898: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x089d: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x08a1: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x08a6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x08aa: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x08af: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x08b2: mov_imm:
	regs[5] = 0x341db5ce, opcode= 0x07
0x08b8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x08bb: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x08be: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x08c4: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x08ca: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x08cd: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x08d0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x08d3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x08d6: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x08da: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x08df: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x08e2: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x08e6: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x08eb: mov_imm:
	regs[5] = 0x456f2528, opcode= 0x07
0x08f2: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x08f7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x08fa: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x08fd: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x0900: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x0904: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0909: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x090c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0910: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0915: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x0918: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x091b: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x091e: mov_imm:
	regs[5] = 0x3246c3cd, opcode= 0x07
0x0924: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x0927: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x092a: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x0930: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x0937: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x093c: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x093f: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x0943: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0948: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x094b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x094f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0954: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x0957: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x095a: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x095d: mov_imm:
	regs[5] = 0x78f725fe, opcode= 0x07
0x0963: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x0967: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x096c: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x096f: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x0972: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x0976: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x097b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x097e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0981: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x0984: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x0988: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x098d: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x0990: mov_imm:
	regs[5] = 0xccb69ad9, opcode= 0x07
0x0996: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x0999: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x099c: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x09a3: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x09a8: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x09ae: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x09b1: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x09b4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x09b7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x09ba: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x09bd: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x09c0: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x09c4: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x09c9: mov_imm:
	regs[5] = 0x5cfd2abf, opcode= 0x07
0x09cf: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x09d3: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x09d8: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x09db: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x09de: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x09e1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x09e4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x09e7: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x09ea: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x09ed: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x09f0: mov_imm:
	regs[5] = 0x504712c6, opcode= 0x07
0x09f6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x09f9: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x09fc: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x0a02: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x0a08: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x0a0c: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0a11: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x0a14: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x0a18: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0a1d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0a21: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0a26: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x0a29: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x0a2c: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x0a30: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0a35: mov_imm:
	regs[5] = 0x8612916b, opcode= 0x07
0x0a3b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x0a3e: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x0a41: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x0a44: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x0a47: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x0a4a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0a4e: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0a53: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x0a56: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x0a59: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x0a5d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0a62: mov_imm:
	regs[5] = 0x554b4d2f, opcode= 0x07
0x0a68: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x0a6c: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0a71: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x0a75: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0a7a: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x0a80: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x0a87: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0a8c: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x0a8f: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x0a92: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x0a96: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0a9b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0a9e: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x0aa1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x0aa5: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0aaa: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x0aae: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0ab3: mov_imm:
	regs[5] = 0x1f7aa6aa, opcode= 0x07
0x0ab9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x0abc: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x0abf: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x0ac2: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x0ac5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x0ac9: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0ace: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0ad1: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x0ad5: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0ada: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x0add: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x0ae1: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0ae6: mov_imm:
	regs[5] = 0x1e73b816, opcode= 0x07
0x0aec: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x0aef: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x0af3: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0af8: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x0afe: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x0b04: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x0b07: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x0b0a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x0b0d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0b10: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x0b14: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0b19: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x0b1d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0b22: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x0b25: mov_imm:
	regs[5] = 0xd1cae6e7, opcode= 0x07
0x0b2b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x0b2e: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x0b31: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x0b35: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0b3a: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x0b3d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x0b41: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0b46: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0b4a: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0b4f: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x0b52: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x0b55: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x0b59: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0b5e: mov_imm:
	regs[5] = 0xa0e8ca57, opcode= 0x07
0x0b65: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0b6a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x0b6d: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x0b70: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x0b76: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x0b7d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0b82: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x0b86: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0b8b: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x0b8e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x0b92: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0b97: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0b9b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0ba0: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x0ba3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x0ba7: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0bac: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x0baf: mov_imm:
	regs[5] = 0x87d182c3, opcode= 0x07
0x0bb5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x0bb8: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x0bbb: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x0bbe: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x0bc1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x0bc4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0bc8: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0bcd: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x0bd1: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0bd6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x0bd9: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x0bdc: mov_imm:
	regs[5] = 0x9a6ab777, opcode= 0x07
0x0be3: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0be8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x0beb: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x0bee: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x0bf4: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x0bfa: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x0bfe: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0c03: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x0c06: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x0c09: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0c0c: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x0c0f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x0c13: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0c18: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x0c1b: mov_imm:
	regs[5] = 0x5d78dd8a, opcode= 0x07
0x0c21: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x0c24: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x0c27: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x0c2a: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x0c2d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x0c30: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0c33: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x0c37: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0c3c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x0c3f: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x0c43: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0c48: mov_imm:
	regs[5] = 0x1f75fe87, opcode= 0x07
0x0c4f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0c54: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x0c57: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x0c5a: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x0c61: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0c66: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x0c6d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0c72: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x0c75: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x0c78: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x0c7c: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0c81: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0c84: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x0c87: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x0c8a: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x0c8d: mov_imm:
	regs[5] = 0xf8e14b29, opcode= 0x07
0x0c93: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x0c97: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0c9c: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x0c9f: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x0ca2: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x0ca5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x0ca9: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0cae: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0cb1: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x0cb5: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0cba: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x0cbe: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0cc3: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x0cc6: mov_imm:
	regs[5] = 0xa580e7ff, opcode= 0x07
0x0ccc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x0ccf: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x0cd2: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x0cd8: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x0cde: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x0ce1: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x0ce4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x0ce7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0cea: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x0cee: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0cf3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x0cf7: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0cfc: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x0d00: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0d05: mov_imm:
	regs[5] = 0xcf11d2d8, opcode= 0x07
0x0d0b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x0d0e: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x0d11: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x0d14: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x0d17: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x0d1a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0d1d: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x0d20: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x0d23: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x0d26: mov_imm:
	regs[5] = 0xeaafa2cf, opcode= 0x07
0x0d2c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x0d2f: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x0d32: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x0d38: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x0d3e: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x0d41: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x0d44: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x0d48: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0d4d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0d50: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x0d53: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x0d56: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x0d59: mov_imm:
	regs[5] = 0x2772f0b3, opcode= 0x07
0x0d5f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x0d63: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0d68: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x0d6b: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x0d6e: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x0d71: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x0d74: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0d77: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x0d7a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x0d7d: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x0d81: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0d86: mov_imm:
	regs[5] = 0xb9c1a9cc, opcode= 0x07
0x0d8c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x0d90: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0d95: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x0d98: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x0d9e: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x0da5: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0daa: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x0dad: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x0db0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x0db3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0db6: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x0db9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x0dbc: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x0dbf: mov_imm:
	regs[5] = 0x6299cd38, opcode= 0x07
0x0dc5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x0dc9: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0dce: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x0dd2: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0dd7: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x0dda: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x0dde: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0de3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x0de6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0dea: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0def: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x0df2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x0df6: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0dfb: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x0dfe: mov_imm:
	regs[5] = 0x697d4f39, opcode= 0x07
0x0e04: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x0e07: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x0e0a: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x0e10: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x0e16: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x0e1a: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0e1f: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x0e23: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0e28: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x0e2c: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0e31: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0e35: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0e3a: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x0e3d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x0e40: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x0e43: mov_imm:
	regs[5] = 0x93645859, opcode= 0x07
0x0e49: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x0e4c: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x0e4f: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x0e52: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x0e56: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0e5b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x0e5e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0e61: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x0e64: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x0e67: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x0e6a: mov_imm:
	regs[5] = 0x6d29e19, opcode= 0x07
0x0e70: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x0e73: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x0e76: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x0e7d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0e82: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x0e88: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x0e8b: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x0e8e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x0e92: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0e97: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0e9a: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x0e9d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x0ea0: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x0ea3: mov_imm:
	regs[5] = 0x1e3d066a, opcode= 0x07
0x0ea9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x0ead: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0eb2: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x0eb5: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x0eb9: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0ebe: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x0ec1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x0ec4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0ec8: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0ecd: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x0ed0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x0ed3: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x0ed6: mov_imm:
	regs[5] = 0x820a35ac, opcode= 0x07
0x0edc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x0ee0: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0ee5: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x0ee8: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x0eee: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x0ef4: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x0ef7: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x0efa: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x0efd: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0f00: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x0f03: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x0f06: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x0f09: mov_imm:
	regs[5] = 0xe333b23e, opcode= 0x07
0x0f0f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x0f13: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0f18: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x0f1b: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x0f1e: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x0f21: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x0f25: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0f2a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0f2d: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x0f31: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0f36: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x0f39: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x0f3c: mov_imm:
	regs[5] = 0xd242c2fb, opcode= 0x07
0x0f42: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x0f45: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x0f48: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x0f4e: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x0f55: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0f5a: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x0f5d: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x0f61: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0f66: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x0f69: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0f6d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0f72: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x0f75: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x0f78: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x0f7b: mov_imm:
	regs[5] = 0x766e2da4, opcode= 0x07
0x0f82: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0f87: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x0f8a: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x0f8d: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x0f91: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0f96: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x0f99: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x0f9c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0fa0: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0fa5: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x0fa8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x0fac: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0fb1: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x0fb4: mov_imm:
	regs[5] = 0x10f61f62, opcode= 0x07
0x0fba: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x0fbd: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x0fc0: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x0fc6: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x0fcc: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x0fcf: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x0fd2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x0fd5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0fd9: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0fde: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x0fe1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x0fe4: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x0fe7: mov_imm:
	regs[5] = 0xe1d71238, opcode= 0x07
0x0fed: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x0ff1: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0ff6: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x0ff9: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x0ffd: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1002: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x1005: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1008: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x100c: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1011: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x1015: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x101a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x101d: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x1020: mov_imm:
	regs[5] = 0x4d498050, opcode= 0x07
0x1026: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x1029: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x102d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1032: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x1038: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x103e: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x1041: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x1044: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1047: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x104a: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x104d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x1050: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x1053: mov_imm:
	regs[5] = 0x9a8f4048, opcode= 0x07
0x1059: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x105c: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x105f: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x1062: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x1065: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1068: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x106b: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x106e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x1071: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x1075: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x107a: mov_imm:
	regs[5] = 0x21a53c01, opcode= 0x07
0x1080: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x1083: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x1087: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x108c: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x1092: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x1098: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x109c: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x10a1: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x10a4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x10a7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x10ab: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x10b0: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x10b3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x10b7: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x10bc: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x10c0: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x10c5: mov_imm:
	regs[5] = 0x39bb58f0, opcode= 0x07
0x10cb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x10ce: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x10d1: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x10d4: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x10d7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x10da: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x10dd: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x10e1: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x10e6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x10e9: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x10ec: mov_imm:
	regs[5] = 0xba52ed3c, opcode= 0x07
0x10f3: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x10f8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x10fc: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1101: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x1104: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x110a: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x1110: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x1113: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x1116: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1119: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x111c: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x111f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x1122: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x1126: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x112b: mov_imm:
	regs[5] = 0x34c5ebbd, opcode= 0x07
0x1131: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x1134: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x1137: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x113a: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x113e: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1143: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1146: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1149: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x114c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x114f: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x1152: mov_imm:
	regs[5] = 0x9b2cfce6, opcode= 0x07
0x1158: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x115b: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x115e: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x1164: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x116a: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x116d: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x1170: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1173: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1176: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x1179: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x117c: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x117f: mov_imm:
	regs[5] = 0xab9764c6, opcode= 0x07
0x1185: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x1188: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x118b: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x118e: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x1191: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1194: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1197: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x119b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x11a0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x11a3: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x11a6: mov_imm:
	regs[5] = 0x5e707474, opcode= 0x07
0x11ac: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x11b0: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x11b5: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x11b9: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x11be: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x11c5: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x11ca: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x11d0: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x11d3: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x11d6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x11d9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x11dc: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x11df: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x11e2: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x11e6: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x11eb: mov_imm:
	regs[5] = 0x63156a61, opcode= 0x07
0x11f1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x11f4: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x11f7: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x11fa: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x11fe: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1203: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1207: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x120c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x120f: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x1212: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x1215: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x1218: mov_imm:
	regs[5] = 0xf090615c, opcode= 0x07
0x121e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x1221: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x1224: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x122a: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x1230: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x1233: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x1236: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1239: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x123c: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x123f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x1242: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x1245: mov_imm:
	regs[5] = 0xb22d7b3d, opcode= 0x07
0x124b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x124e: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x1251: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x1255: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x125a: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x125d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1260: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1263: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x1267: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x126c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x126f: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x1272: mov_imm:
	regs[5] = 0x1573cbf7, opcode= 0x07
0x1278: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x127b: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x127e: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x1284: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x128b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1290: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x1293: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x1296: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1299: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x129c: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x129f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x12a3: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x12a8: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x12ac: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x12b1: mov_imm:
	regs[5] = 0xb2ad4933, opcode= 0x07
0x12b7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x12ba: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x12bd: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x12c0: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x12c3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x12c6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x12c9: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x12cc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x12cf: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x12d2: mov_imm:
	regs[5] = 0xbdbcec2d, opcode= 0x07
0x12d8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x12db: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x12df: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x12e4: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x12ea: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x12f1: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x12f6: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x12f9: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x12fc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x12ff: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1302: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x1305: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x1308: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x130c: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1311: mov_imm:
	regs[5] = 0xf82dac15, opcode= 0x07
0x1317: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x131a: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x131d: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x1320: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x1323: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1327: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x132c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x132f: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x1332: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x1336: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x133b: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x133f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1344: mov_imm:
	regs[5] = 0x3510d730, opcode= 0x07
0x134a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x134d: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x1351: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1356: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x135d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1362: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x1368: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x136b: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x136e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1371: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1374: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x1377: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x137a: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x137d: mov_imm:
	regs[5] = 0x5a31bea6, opcode= 0x07
0x1384: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1389: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x138c: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x138f: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x1392: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x1395: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1398: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x139c: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x13a1: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x13a4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x13a7: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x13aa: mov_imm:
	regs[5] = 0xeebdbd76, opcode= 0x07
0x13b0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x13b3: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x13b6: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x13bd: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x13c2: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x13c8: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x13cb: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x13ce: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x13d1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x13d4: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x13d8: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x13dd: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x13e0: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x13e3: mov_imm:
	regs[5] = 0xd7ad51ef, opcode= 0x07
0x13e9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x13ec: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x13ef: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x13f3: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x13f8: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x13fb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x13fe: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1401: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x1405: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x140a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x140d: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x1411: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1416: mov_imm:
	regs[5] = 0xba042de5, opcode= 0x07
0x141c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x141f: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x1423: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1428: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x142f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1434: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x143a: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x143e: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1443: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x1447: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x144c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1450: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1455: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1458: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x145b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x145e: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x1461: mov_imm:
	regs[5] = 0xb7e9ec8c, opcode= 0x07
0x1467: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x146b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1470: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x1473: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x1476: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x1479: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x147d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1482: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1485: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x1488: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x148c: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1491: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x1494: mov_imm:
	regs[5] = 0xfbe1e7ee, opcode= 0x07
0x149b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x14a0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x14a4: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x14a9: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x14ad: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x14b2: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x14b8: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x14be: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x14c1: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x14c4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x14c7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x14ca: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x14ce: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x14d3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x14d6: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x14d9: mov_imm:
	regs[5] = 0xdc70e023, opcode= 0x07
0x14df: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x14e2: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x14e6: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x14eb: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x14ee: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x14f1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x14f4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x14f8: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x14fd: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x1500: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x1503: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x1506: mov_imm:
	regs[5] = 0x5ead92bb, opcode= 0x07
0x150c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x150f: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x1512: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x1518: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x151e: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x1522: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1527: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x152a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x152d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1530: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x1534: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1539: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x153c: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x1540: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1545: mov_imm:
	regs[5] = 0xdd5460ca, opcode= 0x07
0x154b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x154e: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x1551: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x1555: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x155a: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x155e: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1563: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1566: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x156a: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x156f: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x1572: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x1576: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x157b: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x157e: mov_imm:
	regs[5] = 0xad568983, opcode= 0x07
0x1585: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x158a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x158d: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x1590: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x1597: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x159c: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x15a2: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x15a5: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x15a8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x15ab: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x15ae: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x15b1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x15b5: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x15ba: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x15be: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x15c3: mov_imm:
	regs[5] = 0xb94f598d, opcode= 0x07
0x15c9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x15cc: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x15cf: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x15d2: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x15d6: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x15db: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x15de: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x15e2: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x15e7: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x15eb: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x15f0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x15f4: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x15f9: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x15fc: mov_imm:
	regs[5] = 0x2aeaae19, opcode= 0x07
0x1602: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x1605: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x1608: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x160e: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x1614: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x1617: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x161a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x161d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1620: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x1623: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x1626: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x1629: mov_imm:
	regs[5] = 0x454c3d40, opcode= 0x07
0x1630: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1635: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x1638: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x163c: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1641: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x1644: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x1647: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x164a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x164d: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x1650: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x1653: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x1656: mov_imm:
	regs[5] = 0xc7b137fd, opcode= 0x07
0x165d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1662: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x1665: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x1669: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x166e: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x1675: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x167a: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x1681: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1686: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x1689: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x168d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1692: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1695: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1698: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x169b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x169e: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x16a1: mov_imm:
	regs[5] = 0x464f9be1, opcode= 0x07
0x16a8: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x16ad: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x16b0: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x16b3: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x16b6: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x16b9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x16bc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x16c0: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x16c5: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x16c9: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x16ce: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x16d2: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x16d7: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x16db: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x16e0: mov_imm:
	regs[5] = 0xfe5e567b, opcode= 0x07
0x16e6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x16e9: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x16ec: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x16f2: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x16f8: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x16fb: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x16fe: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1701: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1704: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x1707: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x170b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1710: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x1713: mov_imm:
	regs[5] = 0xcefab811, opcode= 0x07
0x1719: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x171c: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x1720: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1725: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x1728: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x172b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x172f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1734: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1737: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x173a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x173d: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x1740: mov_imm:
	regs[5] = 0x80ddf952, opcode= 0x07
0x1746: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x1749: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x174c: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x1752: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x1758: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x175b: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x175e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1761: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1765: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x176a: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x176d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x1770: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x1773: mov_imm:
	regs[5] = 0x22287d53, opcode= 0x07
0x177a: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x177f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x1782: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x1785: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x1788: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x178b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x178e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1792: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1797: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x179a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x179d: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x17a0: mov_imm:
	regs[5] = 0xf50ac954, opcode= 0x07
0x17a6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x17a9: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x17ac: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x17b2: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x17b9: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x17be: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x17c1: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x17c5: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x17ca: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x17cd: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x17d0: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x17d3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x17d6: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x17da: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x17df: mov_imm:
	regs[5] = 0xabe36911, opcode= 0x07
0x17e5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x17e8: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x17eb: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x17ee: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x17f1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x17f4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x17f7: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x17fa: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x17fe: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1803: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x1806: mov_imm:
	regs[5] = 0x7120be10, opcode= 0x07
0x180d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1812: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x1816: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x181b: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x181f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1824: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x182b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1830: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x1836: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x1839: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x183d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1842: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1846: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x184b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x184e: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x1851: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x1854: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x1857: mov_imm:
	regs[5] = 0xbe2d2af5, opcode= 0x07
0x185d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x1861: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1866: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x1869: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x186c: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x1870: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1875: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1878: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x187b: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x187f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1884: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x1887: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x188a: mov_imm:
	regs[5] = 0x963ba3dd, opcode= 0x07
0x1890: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x1893: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x1897: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x189c: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x18a2: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x18a8: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x18ac: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x18b1: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x18b5: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x18ba: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x18be: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x18c3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x18c6: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x18ca: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x18cf: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x18d2: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x18d5: mov_imm:
	regs[5] = 0xa9a4a6e0, opcode= 0x07
0x18dc: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x18e1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x18e5: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x18ea: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x18ed: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x18f1: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x18f6: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x18f9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x18fc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x18ff: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x1902: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x1905: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x1909: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x190e: mov_imm:
	regs[5] = 0xee2e00bc, opcode= 0x07
0x1914: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x1917: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x191b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1920: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x1927: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x192c: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x1932: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x1935: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x1939: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x193e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1941: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1944: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x1947: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x194a: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x194e: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1953: mov_imm:
	regs[5] = 0x72f1d353, opcode= 0x07
0x1959: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x195c: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x1960: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1965: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x1968: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x196b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x196f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1974: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1978: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x197d: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x1980: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x1983: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x1986: mov_imm:
	regs[5] = 0xd856bcbb, opcode= 0x07
0x198d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1992: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x1995: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x1998: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x199e: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x19a5: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x19aa: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x19ad: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x19b0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x19b4: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x19b9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x19bc: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x19bf: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x19c2: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x19c5: mov_imm:
	regs[5] = 0x74aa9ab6, opcode= 0x07
0x19cb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x19cf: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x19d4: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x19d7: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x19da: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x19dd: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x19e0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x19e3: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x19e6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x19e9: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x19ed: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x19f2: mov_imm:
	regs[5] = 0x86b8f672, opcode= 0x07
0x19f8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x19fb: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x19fe: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x1a05: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1a0a: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x1a10: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x1a13: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x1a16: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1a19: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1a1c: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x1a1f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x1a22: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x1a26: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1a2b: mov_imm:
	regs[5] = 0xec9a15d8, opcode= 0x07
0x1a31: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x1a35: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1a3a: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x1a3d: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x1a40: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x1a43: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1a46: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1a4a: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1a4f: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x1a52: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x1a56: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1a5b: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x1a5f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1a64: mov_imm:
	regs[5] = 0x11bb8936, opcode= 0x07
0x1a6a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x1a6d: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x1a70: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x1a76: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x1a7c: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x1a7f: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x1a82: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1a85: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1a89: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1a8e: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x1a91: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x1a94: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x1a97: mov_imm:
	regs[5] = 0x8ed2304b, opcode= 0x07
0x1a9d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x1aa1: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1aa6: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x1aaa: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1aaf: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x1ab2: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x1ab5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1ab8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1abb: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x1abf: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1ac4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x1ac7: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x1aca: mov_imm:
	regs[5] = 0xef86eef3, opcode= 0x07
0x1ad0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x1ad3: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x1ad6: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x1adc: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x1ae2: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x1ae5: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x1ae9: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1aee: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1af1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1af4: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x1af7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x1afa: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x1afd: mov_imm:
	regs[5] = 0xd22cb6e6, opcode= 0x07
0x1b03: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x1b06: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x1b09: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x1b0d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1b12: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x1b16: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1b1b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1b1e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1b22: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1b27: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x1b2a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x1b2e: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1b33: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x1b36: mov_imm:
	regs[5] = 0x87193783, opcode= 0x07
0x1b3c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x1b3f: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x1b42: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x1b48: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x1b4e: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x1b51: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x1b54: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1b57: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1b5a: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x1b5d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x1b61: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1b66: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x1b69: mov_imm:
	regs[5] = 0x216bd46c, opcode= 0x07
0x1b6f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x1b73: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1b78: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x1b7b: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x1b7e: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x1b81: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1b84: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1b87: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x1b8a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x1b8e: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1b93: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x1b96: mov_imm:
	regs[5] = 0xf5aa392f, opcode= 0x07
0x1b9c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x1b9f: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x1ba2: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x1ba8: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x1baf: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1bb4: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x1bb8: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1bbd: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x1bc0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1bc4: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1bc9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1bcc: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x1bcf: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x1bd2: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x1bd5: mov_imm:
	regs[5] = 0xbc7ede1a, opcode= 0x07
0x1bdc: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1be1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x1be4: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x1be7: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x1beb: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1bf0: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x1bf4: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1bf9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1bfc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1bff: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x1c02: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x1c05: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x1c08: mov_imm:
	regs[5] = 0x15921350, opcode= 0x07
0x1c0f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1c14: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x1c18: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1c1d: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x1c20: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x1c26: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x1c2d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1c32: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x1c36: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1c3b: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x1c3e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1c42: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1c47: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1c4a: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x1c4e: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1c53: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x1c57: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1c5c: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x1c5f: mov_imm:
	regs[5] = 0xe3f6eb18, opcode= 0x07
0x1c65: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x1c68: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x1c6c: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1c71: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x1c74: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x1c77: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1c7a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1c7d: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x1c81: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1c86: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x1c89: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x1c8c: mov_imm:
	regs[5] = 0xb63fa155, opcode= 0x07
0x1c93: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1c98: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x1c9b: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x1c9f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1ca4: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x1caa: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x1cb0: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x1cb3: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x1cb6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1cb9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1cbd: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1cc2: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x1cc5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x1cc8: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x1ccb: mov_imm:
	regs[5] = 0x3385a671, opcode= 0x07
0x1cd1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x1cd5: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1cda: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x1cde: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1ce3: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x1ce7: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1cec: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x1cef: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1cf3: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1cf8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1cfb: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x1cfe: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x1d01: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x1d04: mov_imm:
	regs[5] = 0x9c7ce13c, opcode= 0x07
0x1d0a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x1d0e: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1d13: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x1d16: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x1d1c: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x1d22: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x1d25: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x1d28: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1d2b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1d2e: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x1d31: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x1d35: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1d3a: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x1d3d: mov_imm:
	regs[5] = 0xa7a2ce73, opcode= 0x07
0x1d44: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1d49: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x1d4c: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x1d4f: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x1d52: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x1d55: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1d58: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1d5b: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x1d5e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x1d62: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1d67: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x1d6b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1d70: mov_imm:
	regs[5] = 0x41107185, opcode= 0x07
0x1d77: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1d7c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x1d80: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1d85: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x1d89: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1d8e: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x1d94: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x1d9a: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x1d9d: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x1da0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1da3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1da6: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x1da9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x1dad: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1db2: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x1db6: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1dbb: mov_imm:
	regs[5] = 0xd54fea10, opcode= 0x07
0x1dc1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x1dc4: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x1dc7: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x1dca: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x1dcd: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1dd1: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1dd6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1dd9: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x1ddd: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1de2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x1de5: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x1de9: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1dee: mov_imm:
	regs[5] = 0x769424ea, opcode= 0x07
0x1df4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x1df7: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x1dfa: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x1e00: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x1e07: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1e0c: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x1e0f: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x1e12: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1e16: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1e1b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1e1e: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x1e21: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x1e24: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x1e27: mov_imm:
	regs[5] = 0x89b3b93, opcode= 0x07
0x1e2d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x1e31: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1e36: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x1e39: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x1e3c: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x1e3f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1e42: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1e45: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x1e48: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x1e4b: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x1e4e: mov_imm:
	regs[5] = 0xdb847cb7, opcode= 0x07
0x1e55: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1e5a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x1e5d: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x1e60: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x1e67: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1e6c: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x1e72: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x1e75: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x1e79: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1e7e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1e81: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1e84: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x1e87: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x1e8a: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x1e8d: mov_imm:
	regs[5] = 0xf4ff1d72, opcode= 0x07
0x1e93: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x1e96: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x1e99: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x1e9c: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x1e9f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1ea3: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1ea8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1eac: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1eb1: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x1eb4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x1eb7: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x1eba: mov_imm:
	regs[5] = 0xb23f7ab1, opcode= 0x07
0x1ec0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x1ec3: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x1ec7: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1ecc: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x1ed2: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x1ed8: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x1edb: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x1ede: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1ee1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1ee4: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x1ee7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x1eeb: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1ef0: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x1ef3: mov_imm:
	regs[5] = 0x234d18d7, opcode= 0x07
0x1ef9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x1efc: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x1eff: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x1f02: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x1f05: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1f08: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1f0c: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1f11: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x1f14: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x1f17: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x1f1a: mov_imm:
	regs[5] = 0xaa340fe9, opcode= 0x07
0x1f21: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1f26: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x1f29: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x1f2c: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x1f32: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x1f38: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x1f3b: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x1f3e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1f41: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1f44: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x1f48: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1f4d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x1f50: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x1f54: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1f59: mov_imm:
	regs[5] = 0x96b41aa5, opcode= 0x07
0x1f5f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x1f62: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x1f65: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x1f68: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x1f6b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1f6e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1f71: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x1f74: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x1f78: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1f7d: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x1f80: mov_imm:
	regs[5] = 0x64066c53, opcode= 0x07
0x1f87: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1f8c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x1f8f: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x1f93: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1f98: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x1f9f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1fa4: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x1faa: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x1fad: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x1fb1: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1fb6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1fba: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1fbf: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1fc2: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x1fc5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x1fc9: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1fce: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x1fd1: mov_imm:
	regs[5] = 0x6de42248, opcode= 0x07
0x1fd8: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1fdd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x1fe0: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x1fe3: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x1fe6: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x1fe9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1fec: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1ff0: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1ff5: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x1ff8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x1ffb: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x1ffe: mov_imm:
	regs[5] = 0xb482d9b1, opcode= 0x07
0x2005: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x200a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x200e: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2013: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x2016: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x201c: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x2022: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x2026: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x202b: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x202f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2034: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x2037: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x203a: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x203d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x2040: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x2043: mov_imm:
	regs[5] = 0xf69bbb42, opcode= 0x07
0x204a: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x204f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x2052: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x2055: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x2058: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x205c: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2061: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x2064: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2067: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x206a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x206d: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x2070: mov_imm:
	regs[5] = 0x2e0de56b, opcode= 0x07
0x2076: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x2079: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x207c: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x2083: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2088: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x208f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2094: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x2097: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x209a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x209d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x20a0: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x20a3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x20a6: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x20a9: mov_imm:
	regs[5] = 0xdb9252e6, opcode= 0x07
0x20af: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x20b2: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x20b5: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x20b8: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x20bc: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x20c1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x20c4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x20c7: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x20cb: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x20d0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x20d4: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x20d9: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x20dd: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x20e2: mov_imm:
	regs[5] = 0xb4d53bdd, opcode= 0x07
0x20e9: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x20ee: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x20f1: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x20f4: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x20fa: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x2101: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2106: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x2109: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x210c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x2110: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2115: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2118: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x211b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x211e: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x2122: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2127: mov_imm:
	regs[5] = 0xc621cbd1, opcode= 0x07
0x212d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x2131: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2136: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x2139: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x213d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2142: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x2145: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x2148: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x214c: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2151: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x2155: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x215a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x215d: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x2160: mov_imm:
	regs[5] = 0x282d4acb, opcode= 0x07
0x2167: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x216c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x2170: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2175: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x2178: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x217e: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x2184: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x2187: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x218b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2190: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x2193: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2196: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x2199: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x219c: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x21a0: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x21a5: mov_imm:
	regs[5] = 0x27cb78e3, opcode= 0x07
0x21ab: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x21ae: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x21b1: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x21b4: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x21b7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x21ba: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x21bd: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x21c0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x21c3: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x21c6: mov_imm:
	regs[5] = 0xaa0ce2bf, opcode= 0x07
0x21cc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x21d0: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x21d5: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x21d8: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x21de: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x21e4: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x21e7: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x21eb: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x21f0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x21f3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x21f7: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x21fc: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x21ff: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x2202: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x2206: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x220b: mov_imm:
	regs[5] = 0xdd1e7b9e, opcode= 0x07
0x2211: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x2214: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x2217: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x221a: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x221d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x2220: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2224: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2229: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x222c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x222f: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x2232: mov_imm:
	regs[5] = 0xd4281bcb, opcode= 0x07
0x2238: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x223b: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x223e: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x2244: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x224b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2250: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x2253: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x2256: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x2259: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x225d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2262: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x2265: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x2268: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x226b: mov_imm:
	regs[5] = 0x58aee904, opcode= 0x07
0x2271: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x2274: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x2277: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x227a: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x227d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x2281: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2286: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2289: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x228c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x228f: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x2292: mov_imm:
	regs[5] = 0xcc19f452, opcode= 0x07
0x2298: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x229b: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x229f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x22a4: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x22aa: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x22b0: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x22b3: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x22b7: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x22bc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x22bf: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x22c3: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x22c8: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x22cb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x22ce: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x22d1: mov_imm:
	regs[5] = 0x70aa5279, opcode= 0x07
0x22d7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x22da: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x22dd: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x22e0: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x22e3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x22e7: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x22ec: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x22ef: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x22f2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x22f5: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x22f9: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x22fe: mov_imm:
	regs[5] = 0xa3f5137a, opcode= 0x07
0x2305: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x230a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x230e: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2313: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x2316: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x231c: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x2322: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x2325: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x2328: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x232b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x232f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2334: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x2338: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x233d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x2340: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x2343: mov_imm:
	regs[5] = 0x5789aa4b, opcode= 0x07
0x2349: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x234d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2352: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x2356: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x235b: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x235f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2364: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x2367: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x236a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x236d: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x2370: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x2373: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x2376: mov_imm:
	regs[5] = 0x64c363e6, opcode= 0x07
0x237c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x237f: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x2382: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x2388: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x238e: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x2391: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x2394: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x2398: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x239d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x23a1: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x23a6: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x23aa: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x23af: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x23b2: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x23b5: mov_imm:
	regs[5] = 0x8d02031, opcode= 0x07
0x23bb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x23be: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x23c2: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x23c7: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x23ca: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x23cd: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x23d0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x23d3: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x23d6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x23d9: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x23dd: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x23e2: mov_imm:
	regs[5] = 0x999a63ac, opcode= 0x07
0x23e8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x23eb: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x23ef: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x23f4: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x23fa: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x2401: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2406: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x2409: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x240c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x240f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2412: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x2416: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x241b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x241e: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x2421: mov_imm:
	regs[5] = 0xb7c9ffbc, opcode= 0x07
0x2428: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x242d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x2430: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x2433: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x2436: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x2439: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x243d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2442: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2446: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x244b: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x244e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x2451: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x2455: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x245a: mov_imm:
	regs[5] = 0xe808cc62, opcode= 0x07
0x2460: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x2463: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x2466: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x246c: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x2473: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2478: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x247b: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x247e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x2481: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2484: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x2487: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x248a: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x248d: mov_imm:
	regs[5] = 0x12c04289, opcode= 0x07
0x2493: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x2497: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x249c: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x24a0: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x24a5: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x24a8: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x24ab: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x24ae: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x24b1: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x24b4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x24b7: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x24ba: mov_imm:
	regs[5] = 0xab97034, opcode= 0x07
0x24c1: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x24c6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x24c9: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x24cd: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x24d2: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x24d8: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x24df: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x24e4: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x24e7: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x24eb: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x24f0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x24f3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x24f6: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x24f9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x24fc: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x2500: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2505: mov_imm:
	regs[5] = 0xad52c5c4, opcode= 0x07
0x250b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x250e: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x2512: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2517: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x251a: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x251e: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2523: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x2526: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2529: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x252c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x252f: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x2533: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2538: mov_imm:
	regs[5] = 0xdb4c83a6, opcode= 0x07
0x253e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x2541: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x2544: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x254b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2550: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x2556: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x2559: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x255c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x255f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2562: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x2565: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x2568: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x256c: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2571: mov_imm:
	regs[5] = 0x9f8e9909, opcode= 0x07
0x2577: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x257a: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x257e: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2583: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x2586: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x2589: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x258c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x258f: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x2592: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x2595: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x2598: mov_imm:
	regs[5] = 0xcde1c399, opcode= 0x07
0x259e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x25a2: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x25a7: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x25aa: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x25b0: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x25b7: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x25bc: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x25bf: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x25c2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x25c5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x25c8: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x25cb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x25cf: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x25d4: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x25d7: mov_imm:
	regs[5] = 0x9c8bd66f, opcode= 0x07
0x25de: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x25e3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x25e7: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x25ec: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x25f0: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x25f5: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x25f8: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x25fc: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2601: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x2605: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x260a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x260d: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x2611: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2616: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x2619: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x261c: mov_imm:
	regs[5] = 0x809f6de, opcode= 0x07
0x2622: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x2625: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x2629: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x262e: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x2634: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x263a: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x263d: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x2641: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2646: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x2649: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x264c: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x264f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x2652: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x2655: mov_imm:
	regs[5] = 0xcad72262, opcode= 0x07
0x265b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x265f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2664: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x2667: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x266a: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x266d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x2670: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2673: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x2676: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x2679: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x267d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2682: mov_imm:
	regs[5] = 0xbd52e8af, opcode= 0x07
0x2689: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x268e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x2692: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2697: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x269b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x26a0: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x26a6: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x26ac: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x26b0: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x26b5: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x26b8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x26bb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x26be: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x26c1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x26c4: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x26c8: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x26cd: mov_imm:
	regs[5] = 0xc43c61e2, opcode= 0x07
0x26d3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x26d6: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x26da: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x26df: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x26e2: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x26e5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x26e8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x26eb: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x26ee: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x26f1: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x26f4: mov_imm:
	regs[5] = 0xb7c32654, opcode= 0x07
0x26fa: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x26fd: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x2700: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x2706: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x270d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2712: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x2715: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x2718: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x271c: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2721: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2724: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x2727: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x272a: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x272e: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2733: mov_imm:
	regs[5] = 0x908931d, opcode= 0x07
0x2739: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x273c: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x2740: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2745: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x2748: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x274c: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2751: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x2754: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2757: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x275a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x275e: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2763: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x2766: mov_imm:
	regs[5] = 0xd630dd6, opcode= 0x07
0x276c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x2770: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2775: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x2778: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x277f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2784: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x278a: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x278d: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x2790: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x2794: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2799: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x279d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x27a2: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x27a6: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x27ab: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x27ae: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x27b1: mov_imm:
	regs[5] = 0x86f02e6d, opcode= 0x07
0x27b7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x27bb: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x27c0: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x27c3: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x27c6: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x27c9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x27cc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x27cf: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x27d3: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x27d8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x27db: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x27de: mov_imm:
	regs[5] = 0x113a507e, opcode= 0x07
0x27e4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x27e8: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x27ed: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x27f1: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x27f6: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x27fd: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2802: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x2808: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x280b: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x280e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x2812: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2817: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x281a: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x281d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x2820: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x2823: mov_imm:
	regs[5] = 0x403ea6cf, opcode= 0x07
0x282a: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x282f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x2833: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2838: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x283b: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x283f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2844: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x2847: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x284a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x284d: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x2850: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x2853: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x2856: mov_imm:
	regs[5] = 0x6fe9dc25, opcode= 0x07
0x285c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x285f: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x2863: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2868: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x286f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2874: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x287a: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x287e: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2883: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x2886: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x2889: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x288c: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x2890: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2895: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x2898: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x289c: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x28a1: mov_imm:
	regs[5] = 0xb930967b, opcode= 0x07
0x28a8: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x28ad: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x28b0: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x28b4: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x28b9: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x28bc: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x28bf: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x28c2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x28c5: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x28c8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x28cb: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x28ce: mov_imm:
	regs[5] = 0xad5faaaa, opcode= 0x07
0x28d4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x28d7: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x28da: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x28e0: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x28e6: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x28e9: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x28ed: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x28f2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x28f6: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x28fb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x28ff: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2904: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x2908: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x290d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x2910: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x2914: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2919: mov_imm:
	regs[5] = 0x71628d2e, opcode= 0x07
0x291f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x2922: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x2925: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x2928: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x292b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x292e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2931: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x2934: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x2938: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x293d: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x2940: mov_imm:
	regs[5] = 0x59732cc7, opcode= 0x07
0x2946: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x2949: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x294c: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x2953: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2958: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x295f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2964: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x2967: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x296b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2970: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x2973: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2976: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x2979: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x297c: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x297f: mov_imm:
	regs[5] = 0x37ef001f, opcode= 0x07
0x2985: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x2988: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x298b: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x298f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2994: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x2998: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x299d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x29a1: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x29a6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x29a9: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x29ac: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x29af: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x29b2: mov_imm:
	regs[5] = 0x6348025f, opcode= 0x07
0x29b8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x29bb: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x29be: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x29c4: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x29cb: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x29d0: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x29d3: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x29d6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x29d9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x29dc: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x29df: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x29e3: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x29e8: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x29eb: mov_imm:
	regs[5] = 0x14baa2e0, opcode= 0x07
0x29f1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x29f5: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x29fa: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x29fd: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x2a00: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x2a03: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x2a06: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2a0a: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2a0f: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x2a13: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2a18: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x2a1c: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2a21: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x2a24: mov_imm:
	regs[5] = 0x2806e7a5, opcode= 0x07
0x2a2a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x2a2d: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x2a30: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x2a37: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2a3c: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x2a42: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x2a45: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x2a48: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x2a4b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2a4e: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x2a51: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x2a54: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x2a58: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2a5d: mov_imm:
	regs[5] = 0xcc016a9e, opcode= 0x07
0x2a63: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x2a66: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x2a69: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x2a6d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2a72: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x2a75: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x2a78: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2a7b: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x2a7e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x2a81: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x2a84: mov_imm:
	regs[5] = 0x86bba023, opcode= 0x07
0x2a8b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2a90: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x2a93: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x2a97: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2a9c: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x2aa2: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x2aa8: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x2aab: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x2aaf: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2ab4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x2ab8: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2abd: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2ac0: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x2ac4: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2ac9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x2acc: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x2acf: mov_imm:
	regs[5] = 0x8b637525, opcode= 0x07
0x2ad6: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2adb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x2adf: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2ae4: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x2ae7: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x2aea: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x2aed: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x2af1: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2af6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2af9: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x2afc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x2b00: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2b05: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x2b08: mov_imm:
	regs[5] = 0x83766ef6, opcode= 0x07
0x2b0e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x2b12: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2b17: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x2b1a: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x2b20: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x2b27: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2b2c: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x2b2f: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x2b32: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x2b36: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2b3b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2b3f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2b44: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x2b47: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x2b4a: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x2b4d: mov_imm:
	regs[5] = 0x5e43bc35, opcode= 0x07
0x2b53: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x2b56: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x2b5a: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2b5f: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x2b62: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x2b65: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x2b69: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2b6e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2b71: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x2b74: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x2b77: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x2b7a: mov_imm:
	regs[5] = 0x286074e9, opcode= 0x07
0x2b80: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x2b84: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2b89: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x2b8c: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x2b93: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2b98: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x2b9e: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x2ba1: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x2ba5: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2baa: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x2bad: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2bb1: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2bb6: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x2bb9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x2bbc: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x2bc0: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2bc5: mov_imm:
	regs[5] = 0x4d8282eb, opcode= 0x07
0x2bcc: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2bd1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x2bd5: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2bda: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x2bde: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2be3: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x2be6: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x2be9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x2bed: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2bf2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2bf5: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x2bf8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x2bfb: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x2bfe: mov_imm:
	regs[5] = 0xa4fcacf4, opcode= 0x07
0x2c04: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x2c07: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x2c0a: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x2c10: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x2c17: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2c1c: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x2c1f: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x2c23: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2c28: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x2c2b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2c2e: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x2c31: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x2c34: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x2c37: mov_imm:
	regs[5] = 0x8ec8fd25, opcode= 0x07
0x2c3d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x2c40: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x2c43: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x2c46: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x2c49: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x2c4c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2c4f: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x2c53: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2c58: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x2c5b: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x2c5e: mov_imm:
	regs[5] = 0x7a52412b, opcode= 0x07
0x2c64: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x2c67: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x2c6a: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x2c70: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x2c76: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x2c79: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x2c7d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2c82: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x2c85: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2c89: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2c8e: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x2c91: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x2c94: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x2c97: mov_imm:
	regs[5] = 0xce42d046, opcode= 0x07
0x2c9d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x2ca0: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x2ca3: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x2ca6: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x2ca9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x2cac: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2caf: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x2cb2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x2cb5: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x2cb8: mov_imm:
	regs[5] = 0x44394b76, opcode= 0x07
0x2cbf: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2cc4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x2cc8: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2ccd: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x2cd0: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x2cd7: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2cdc: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x2ce2: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x2ce6: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2ceb: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x2cee: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x2cf1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2cf4: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x2cf7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x2cfb: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2d00: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x2d03: mov_imm:
	regs[5] = 0x416479cb, opcode= 0x07
0x2d09: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x2d0d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2d12: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x2d15: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x2d18: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x2d1b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x2d1e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2d21: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x2d25: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2d2a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x2d2d: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x2d31: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2d36: mov_imm:
	regs[5] = 0x8df5c748, opcode= 0x07
0x2d3c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x2d3f: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x2d42: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x2d48: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x2d4f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2d54: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x2d57: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x2d5b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2d60: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x2d63: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2d66: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x2d6a: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2d6f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x2d72: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x2d76: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2d7b: mov_imm:
	regs[5] = 0xbd2faaa0, opcode= 0x07
0x2d81: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x2d85: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2d8a: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x2d8e: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2d93: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x2d97: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2d9c: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x2d9f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x2da2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2da6: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2dab: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x2dae: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x2db1: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x2db4: mov_imm:
	regs[5] = 0xc92aa904, opcode= 0x07
0x2dba: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x2dbd: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x2dc0: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x2dc6: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x2dcc: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x2dd0: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2dd5: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x2dd8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x2ddb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2dde: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x2de1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x2de4: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x2de8: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2ded: mov_imm:
	regs[5] = 0x780baf3b, opcode= 0x07
0x2df3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x2df6: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x2dfa: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2dff: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x2e03: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2e08: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x2e0b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x2e0e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2e11: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x2e15: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2e1a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x2e1e: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2e23: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x2e26: mov_imm:
	regs[5] = 0xdad0fa36, opcode= 0x07
0x2e2c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x2e2f: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x2e33: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2e38: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x2e3e: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x2e44: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x2e47: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x2e4a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x2e4e: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2e53: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2e57: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2e5c: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x2e5f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x2e62: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x2e65: mov_imm:
	regs[5] = 0x421bcc8e, opcode= 0x07
0x2e6b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x2e6e: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x2e71: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x2e74: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x2e78: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2e7d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x2e81: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2e86: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2e89: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x2e8c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x2e8f: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x2e92: mov_imm:
	regs[5] = 0xe028b489, opcode= 0x07
0x2e98: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x2e9c: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2ea1: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x2ea4: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x2eab: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2eb0: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x2eb7: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2ebc: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x2ebf: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x2ec2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x2ec5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2ec9: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2ece: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x2ed1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x2ed4: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x2ed7: mov_imm:
	regs[5] = 0x79676b6d, opcode= 0x07
0x2ede: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2ee3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x2ee6: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x2ee9: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x2eec: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x2ef0: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2ef5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x2ef8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2efc: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2f01: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x2f05: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2f0a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x2f0d: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x2f11: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2f16: mov_imm:
	regs[5] = 0xbaa55ae3, opcode= 0x07
0x2f1c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x2f1f: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x2f22: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x2f28: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x2f2f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2f34: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x2f37: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x2f3a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x2f3d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2f41: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2f46: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x2f49: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x2f4c: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x2f50: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2f55: mov_imm:
	regs[5] = 0x59074e9, opcode= 0x07
0x2f5c: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2f61: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x2f64: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x2f67: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x2f6b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2f70: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x2f74: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2f79: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x2f7d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2f82: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2f85: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x2f88: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x2f8b: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x2f8f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2f94: mov_imm:
	regs[5] = 0xd804433c, opcode= 0x07
0x2f9a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x2f9d: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x2fa0: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x2fa6: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x2fad: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2fb2: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x2fb6: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2fbb: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x2fbe: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x2fc2: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2fc7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2fca: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x2fcd: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x2fd1: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2fd6: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x2fd9: mov_imm:
	regs[5] = 0x92c7da47, opcode= 0x07
0x2fdf: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x2fe2: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x2fe5: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x2fe9: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2fee: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x2ff1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x2ff5: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2ffa: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2ffe: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3003: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x3006: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x300a: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x300f: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x3012: mov_imm:
	regs[5] = 0x70215918, opcode= 0x07
0x3018: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x301c: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3021: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x3024: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x302a: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x3030: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x3033: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x3037: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x303c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x303f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x3042: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x3045: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x3049: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x304e: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x3051: mov_imm:
	regs[5] = 0x3f66ed37, opcode= 0x07
0x3057: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x305a: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x305d: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x3060: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x3063: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x3066: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x3069: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x306c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x306f: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x3073: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3078: mov_imm:
	regs[5] = 0x76ef8f5, opcode= 0x07
0x307e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x3081: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x3084: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x308a: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x3090: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x3093: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x3096: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x3099: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x309c: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x30a0: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x30a5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x30a8: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x30ab: mov_imm:
	regs[5] = 0xd3b566a5, opcode= 0x07
0x30b1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x30b4: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x30b7: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x30ba: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x30bd: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x30c0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x30c3: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x30c6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x30c9: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x30cc: mov_imm:
	regs[5] = 0x29d90673, opcode= 0x07
0x30d2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x30d5: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x30d8: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x30de: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x30e5: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x30ea: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x30ed: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x30f0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x30f3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x30f6: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x30f9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x30fd: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3102: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x3105: mov_imm:
	regs[5] = 0x4fe358f9, opcode= 0x07
0x310c: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3111: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x3115: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x311a: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x311e: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3123: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x3126: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x312a: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x312f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x3133: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3138: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x313b: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x313e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x3141: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x3144: mov_imm:
	regs[5] = 0x108cc7d, opcode= 0x07
0x314a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x314d: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x3150: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x3156: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x315d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3162: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x3166: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x316b: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x316e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x3171: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x3174: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x3178: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x317d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x3180: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x3184: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3189: mov_imm:
	regs[5] = 0x3d13f07c, opcode= 0x07
0x318f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x3192: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x3196: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x319b: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x319e: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x31a1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x31a4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x31a7: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x31aa: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x31ad: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x31b0: mov_imm:
	regs[5] = 0xfb2f60d3, opcode= 0x07
0x31b6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x31ba: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x31bf: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x31c2: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x31c8: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x31ce: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x31d1: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x31d4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x31d8: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x31dd: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x31e0: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x31e4: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x31e9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x31ec: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x31f0: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x31f5: mov_imm:
	regs[5] = 0xf1ca7499, opcode= 0x07
0x31fb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x31fe: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x3201: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x3204: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x3208: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x320d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x3210: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x3213: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x3217: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x321c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x321f: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x3223: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3228: mov_imm:
	regs[5] = 0x694a6dc0, opcode= 0x07
0x322e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x3231: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x3234: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x323a: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x3240: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x3243: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x3246: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x3249: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x324d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3252: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x3255: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x3258: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x325c: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3261: mov_imm:
	regs[5] = 0x4d5a72b5, opcode= 0x07
0x3267: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x326b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3270: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x3274: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3279: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x327d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3282: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x3285: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x3288: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x328b: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x328e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x3291: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x3294: mov_imm:
	regs[5] = 0xfe92f4db, opcode= 0x07
0x329b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x32a0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x32a3: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x32a6: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x32ac: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x32b3: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x32b8: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x32bb: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x32be: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x32c1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x32c5: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x32ca: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x32cd: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x32d0: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x32d3: mov_imm:
	regs[5] = 0x38c058e5, opcode= 0x07
0x32d9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x32dd: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x32e2: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x32e5: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x32e9: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x32ee: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x32f1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x32f4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x32f7: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x32fa: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x32fd: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x3300: mov_imm:
	regs[5] = 0x60c30d65, opcode= 0x07
0x3307: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x330c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x330f: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x3312: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x3318: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x331f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3324: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x3327: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x332a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x332e: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3333: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x3336: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x3339: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x333c: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x333f: mov_imm:
	regs[5] = 0x3fb89802, opcode= 0x07
0x3345: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x3349: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x334e: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x3351: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x3354: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x3357: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x335b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3360: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x3364: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3369: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x336d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3372: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x3376: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x337b: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x337e: mov_imm:
	regs[5] = 0xda480b9, opcode= 0x07
0x3384: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x3388: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x338d: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x3391: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3396: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x339c: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x33a2: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x33a5: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x33a9: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x33ae: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x33b2: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x33b7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x33ba: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x33be: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x33c3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x33c7: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x33cc: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x33cf: mov_imm:
	regs[5] = 0x182b3649, opcode= 0x07
0x33d5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x33d8: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x33dc: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x33e1: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x33e4: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x33e7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x33eb: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x33f0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x33f3: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x33f7: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x33fc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x33ff: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x3403: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3408: mov_imm:
	regs[5] = 0x96421dbd, opcode= 0x07
0x340e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x3411: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x3414: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x341b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3420: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x3427: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x342c: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x342f: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x3432: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x3435: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x3439: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x343e: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x3441: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x3444: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x3447: mov_imm:
	regs[5] = 0x6cc5e1be, opcode= 0x07
0x344e: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3453: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x3456: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x345a: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x345f: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x3462: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x3465: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x3468: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x346b: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x346e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x3471: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x3474: mov_imm:
	regs[5] = 0xfeeb7237, opcode= 0x07
0x347a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x347d: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x3480: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x3487: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x348c: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x3492: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x3495: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x3498: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x349b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x349e: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x34a1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x34a4: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x34a7: mov_imm:
	regs[5] = 0x760a5356, opcode= 0x07
0x34ad: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x34b0: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x34b3: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x34b6: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x34b9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x34bd: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x34c2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x34c5: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x34c9: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x34ce: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x34d1: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x34d4: mov_imm:
	regs[5] = 0xfe12cd8, opcode= 0x07
0x34db: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x34e0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x34e3: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x34e7: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x34ec: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x34f2: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x34f8: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x34fb: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x34ff: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3504: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x3507: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x350a: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x350d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x3510: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x3513: mov_imm:
	regs[5] = 0x68aace2b, opcode= 0x07
0x3519: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x351c: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x351f: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x3523: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3528: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x352b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x352e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x3531: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x3535: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x353a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x353d: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x3540: mov_imm:
	regs[5] = 0x163e4814, opcode= 0x07
0x3547: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x354c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x354f: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x3552: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x3559: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x355e: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x3564: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x3567: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x356b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3570: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x3573: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x3576: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x3579: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x357c: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x3580: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3585: mov_imm:
	regs[5] = 0x5f3441a0, opcode= 0x07
0x358c: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3591: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x3595: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x359a: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x359d: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x35a0: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x35a4: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x35a9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x35ac: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x35b0: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x35b5: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x35b8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x35bb: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x35be: mov_imm:
	regs[5] = 0x371c066c, opcode= 0x07
0x35c4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x35c7: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x35cb: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x35d0: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x35d6: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x35dd: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x35e2: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x35e5: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x35e9: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x35ee: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x35f1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x35f5: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x35fa: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x35fd: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x3600: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x3603: mov_imm:
	regs[5] = 0x67f0d735, opcode= 0x07
0x360a: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x360f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x3612: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x3615: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x3619: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x361e: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x3621: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x3625: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x362a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x362d: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x3630: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x3633: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x3637: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x363c: mov_imm:
	regs[5] = 0x56300ab5, opcode= 0x07
0x3642: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x3645: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x3648: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x364f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3654: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x365a: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x365d: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x3660: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x3663: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x3666: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x366a: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x366f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x3672: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x3675: mov_imm:
	regs[5] = 0x9ebea7d1, opcode= 0x07
0x367c: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3681: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x3684: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x3687: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x368a: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x368d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x3691: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3696: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x3699: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x369d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x36a2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x36a5: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x36a8: mov_imm:
	regs[5] = 0xd0498456, opcode= 0x07
0x36ae: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x36b1: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x36b4: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x36bb: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x36c0: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x36c7: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x36cc: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x36d0: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x36d5: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x36d8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x36db: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x36de: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x36e1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x36e4: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x36e7: mov_imm:
	regs[5] = 0xb08bbea0, opcode= 0x07
0x36ed: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x36f1: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x36f6: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x36f9: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x36fc: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x36ff: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x3703: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3708: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x370b: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x370f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3714: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x3717: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x371a: mov_imm:
	regs[5] = 0xc84e7a7b, opcode= 0x07
0x3720: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x3723: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x3726: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x372d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3732: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x3738: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x373b: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x373e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x3742: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3747: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x374a: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x374d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x3750: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x3753: mov_imm:
	regs[5] = 0xcf60681, opcode= 0x07
0x3759: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x375c: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x375f: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x3762: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x3765: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x3768: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x376b: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x376e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x3771: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x3774: mov_imm:
	regs[5] = 0xf4efbc05, opcode= 0x07
0x377b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3780: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x3784: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3789: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x378c: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x3793: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3798: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x379e: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x37a2: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x37a7: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x37aa: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x37ae: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x37b3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x37b7: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x37bc: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x37bf: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x37c2: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x37c5: mov_imm:
	regs[5] = 0x69588d46, opcode= 0x07
0x37cb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x37ce: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x37d2: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x37d7: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x37db: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x37e0: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x37e3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x37e6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x37e9: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x37ec: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x37ef: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x37f2: mov_imm:
	regs[5] = 0x8d56bb67, opcode= 0x07
0x37f8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x37fb: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x37ff: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3804: mov_imm:
	regs[30] = 0xfe75e477, opcode= 0x07
0x380a: mov_imm:
	regs[31] = 0xa69ac0b, opcode= 0x07
0x3810: xor_regs:
	regs[0] ^= regs[30], opcode= 0x09
0x3814: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3819: xor_regs:
	regs[1] ^= regs[31], opcode= 0x09
max register index:31
