0.6
2017.4
Dec 15 2017
21:07:18
E:/ryush/Documents/Project/Verilog/2019_NUEDC/K7SPI/DEBOUNCE.v,1564064060,verilog,,E:/ryush/Documents/Project/Verilog/2019_NUEDC/K7SPI/K7SPI.srcs/sources_1/new/top_0807_16bit.v,,DEBOUNCE,,,../../../../K7SPI.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/ryush/Documents/Project/Verilog/2019_NUEDC/K7SPI/DSP_module.v,1564059966,verilog,,E:/ryush/Documents/Project/Verilog/2019_NUEDC/K7SPI/PINGPONG_RAM.v,,DSP_module,,,../../../../K7SPI.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/ryush/Documents/Project/Verilog/2019_NUEDC/K7SPI/DSP_tb.v,1562593041,verilog,,E:/ryush/Documents/Project/Verilog/2019_NUEDC/K7SPI/PINGPONG_RAM_tb.v,,DSP_tb,,,../../../../K7SPI.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/ryush/Documents/Project/Verilog/2019_NUEDC/K7SPI/K7SPI.sim/sim_1/behav/xsim/glbl.v,1513215259,verilog,,,,glbl,,,,,,,,
E:/ryush/Documents/Project/Verilog/2019_NUEDC/K7SPI/K7SPI.srcs/sim_1/new/top_tb.v,1565225698,verilog,,,,top_tb,,,../../../../K7SPI.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/ryush/Documents/Project/Verilog/2019_NUEDC/K7SPI/K7SPI.srcs/sources_1/imports/2019_NUEDC/FDM_MOD.v,1565153780,verilog,,E:/ryush/Documents/Project/Verilog/2019_NUEDC/K7SPI/K7SPI.srcs/sources_1/imports/new/AD9709_Top.v,,FDM_MOD,,,../../../../K7SPI.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/ryush/Documents/Project/Verilog/2019_NUEDC/K7SPI/K7SPI.srcs/sources_1/imports/2019_NUEDC/FDM_OUT.v,1565182410,verilog,,E:/ryush/Documents/Project/Verilog/2019_NUEDC/K7SPI/K7SPI.srcs/sources_1/imports/2019_NUEDC/FDM_MOD.v,,FDM_OUT,,,../../../../K7SPI.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/ryush/Documents/Project/Verilog/2019_NUEDC/K7SPI/K7SPI.srcs/sources_1/imports/new/AD9709_Data.v,1563761428,verilog,,E:/ryush/Documents/Project/Verilog/2019_NUEDC/K7SPI/K7SPI.srcs/sources_1/imports/new/ADS4226_Data.v,,AD9709_Data,,,../../../../K7SPI.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/ryush/Documents/Project/Verilog/2019_NUEDC/K7SPI/K7SPI.srcs/sources_1/imports/new/AD9709_Top.v,1563723330,verilog,,E:/ryush/Documents/Project/Verilog/2019_NUEDC/K7SPI/K7SPI.srcs/sources_1/imports/new/rstpulse.v,,AD9709_Top,,,../../../../K7SPI.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/ryush/Documents/Project/Verilog/2019_NUEDC/K7SPI/K7SPI.srcs/sources_1/imports/new/ADS4226_CLK.v,1563720066,verilog,,E:/ryush/Documents/Project/Verilog/2019_NUEDC/K7SPI/K7SPI.srcs/sources_1/imports/new/ADS4226_Top.v,,ADS4226_CLK,,,../../../../K7SPI.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/ryush/Documents/Project/Verilog/2019_NUEDC/K7SPI/K7SPI.srcs/sources_1/imports/new/ADS4226_Data.v,1563695100,verilog,,E:/ryush/Documents/Project/Verilog/2019_NUEDC/K7SPI/K7SPI.srcs/sources_1/imports/new/ADS4226_CLK.v,,ADS4226_Data,,,../../../../K7SPI.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/ryush/Documents/Project/Verilog/2019_NUEDC/K7SPI/K7SPI.srcs/sources_1/imports/new/ADS4226_Top.v,1563720071,verilog,,E:/ryush/Documents/Project/Verilog/2019_NUEDC/K7SPI/K7SPI.srcs/sources_1/imports/new/INTERPOLATION.v,,ADS4226_Top,,,../../../../K7SPI.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/ryush/Documents/Project/Verilog/2019_NUEDC/K7SPI/K7SPI.srcs/sources_1/imports/new/DOWNSAMP.v,1565193752,verilog,,E:/ryush/Documents/Project/Verilog/2019_NUEDC/K7SPI/K7SPI.srcs/sources_1/ip/fifo_generator_in_ns/sim/fifo_generator_in_ns.v,,DOWNSAMP,,,../../../../K7SPI.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/ryush/Documents/Project/Verilog/2019_NUEDC/K7SPI/K7SPI.srcs/sources_1/imports/new/INTERPOLATION.v,1563373322,verilog,,E:/ryush/Documents/Project/Verilog/2019_NUEDC/K7SPI/K7SPI.srcs/sources_1/imports/new/DOWNSAMP.v,,INTERPOLATION,,,../../../../K7SPI.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/ryush/Documents/Project/Verilog/2019_NUEDC/K7SPI/K7SPI.srcs/sources_1/imports/new/rstpulse.v,1563373322,verilog,,E:/ryush/Documents/Project/Verilog/2019_NUEDC/K7SPI/K7SPI.srcs/sources_1/imports/new/AD9709_Data.v,,rstpulse,,,../../../../K7SPI.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/ryush/Documents/Project/Verilog/2019_NUEDC/K7SPI/K7SPI.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v,1564050979,verilog,,E:/ryush/Documents/Project/Verilog/2019_NUEDC/K7SPI/K7SPI.srcs/sources_1/ip/ila_spi/sim/ila_spi.v,,blk_mem_gen_0,,,../../../../K7SPI.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/ryush/Documents/Project/Verilog/2019_NUEDC/K7SPI/K7SPI.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v,1565192117,verilog,,E:/ryush/Documents/Project/Verilog/2019_NUEDC/K7SPI/DSP_module.v,,clk_wiz_0,,,../../../../K7SPI.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/ryush/Documents/Project/Verilog/2019_NUEDC/K7SPI/K7SPI.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v,1565192117,verilog,,E:/ryush/Documents/Project/Verilog/2019_NUEDC/K7SPI/K7SPI.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v,,clk_wiz_0_clk_wiz,,,../../../../K7SPI.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/ryush/Documents/Project/Verilog/2019_NUEDC/K7SPI/K7SPI.srcs/sources_1/ip/dds_fdmlo/demo_tb/tb_dds_fdmlo.vhd,1565192505,vhdl,,,,tb_dds_fdmlo,,,,,,,,
E:/ryush/Documents/Project/Verilog/2019_NUEDC/K7SPI/K7SPI.srcs/sources_1/ip/dds_fdmlo/sim/dds_fdmlo.vhd,1565192505,vhdl,E:/ryush/Documents/Project/Verilog/2019_NUEDC/K7SPI/K7SPI.srcs/sources_1/ip/dds_fdmlo/demo_tb/tb_dds_fdmlo.vhd,,,dds_fdmlo,,,,,,,,
E:/ryush/Documents/Project/Verilog/2019_NUEDC/K7SPI/K7SPI.srcs/sources_1/ip/dds_out/demo_tb/tb_dds_out.vhd,1565192562,vhdl,,,,tb_dds_out,,,,,,,,
E:/ryush/Documents/Project/Verilog/2019_NUEDC/K7SPI/K7SPI.srcs/sources_1/ip/dds_out/sim/dds_out.vhd,1565192561,vhdl,E:/ryush/Documents/Project/Verilog/2019_NUEDC/K7SPI/K7SPI.srcs/sources_1/ip/dds_out/demo_tb/tb_dds_out.vhd,,,dds_out,,,,,,,,
E:/ryush/Documents/Project/Verilog/2019_NUEDC/K7SPI/K7SPI.srcs/sources_1/ip/fifo_generator_in_ns/sim/fifo_generator_in_ns.v,1565193526,verilog,,E:/ryush/Documents/Project/Verilog/2019_NUEDC/K7SPI/K7SPI.srcs/sources_1/ip/fifo_generator_in_ns1/sim/fifo_generator_in_ns1.v,,fifo_generator_in_ns,,,../../../../K7SPI.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/ryush/Documents/Project/Verilog/2019_NUEDC/K7SPI/K7SPI.srcs/sources_1/ip/fifo_generator_in_ns1/sim/fifo_generator_in_ns1.v,1565224474,verilog,,E:/ryush/Documents/Project/Verilog/2019_NUEDC/K7SPI/K7SPI.srcs/sources_1/imports/new/top_0808_0918_16bit_ADC.v,,fifo_generator_in_ns1,,,../../../../K7SPI.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/ryush/Documents/Project/Verilog/2019_NUEDC/K7SPI/K7SPI.srcs/sources_1/ip/ila_spi/sim/ila_spi.v,1564060931,verilog,,E:/ryush/Documents/Project/Verilog/2019_NUEDC/K7SPI/K7SPI.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v,,ila_spi,,,../../../../K7SPI.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/ryush/Documents/Project/Verilog/2019_NUEDC/K7SPI/K7SPI.srcs/sources_1/new/BYTE_COMB.v,1565192652,verilog,,E:/ryush/Documents/Project/Verilog/2019_NUEDC/K7SPI/K7SPI.srcs/sources_1/imports/2019_NUEDC/FDM_OUT.v,,BYTE_COMB,,,../../../../K7SPI.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/ryush/Documents/Project/Verilog/2019_NUEDC/K7SPI/K7SPI.srcs/sources_1/new/IOtest_top.v,1563951657,verilog,,E:/ryush/Documents/Project/Verilog/2019_NUEDC/K7SPI/K7SPI.srcs/sources_1/new/top.v,,IOtest_top,,,../../../../K7SPI.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/ryush/Documents/Project/Verilog/2019_NUEDC/K7SPI/K7SPI.srcs/sources_1/new/top.v,1564063538,verilog,,E:/ryush/Documents/Project/Verilog/2019_NUEDC/K7SPI/DEBOUNCE.v,,top,,,../../../../K7SPI.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/ryush/Documents/Project/Verilog/2019_NUEDC/K7SPI/K7SPI.srcs/sources_1/new/top_0807_16bit.v,1565227631,verilog,,E:/ryush/Documents/Project/Verilog/2019_NUEDC/K7SPI/K7SPI.srcs/sources_1/new/BYTE_COMB.v,,top_0807_16bit,,,../../../../K7SPI.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/ryush/Documents/Project/Verilog/2019_NUEDC/K7SPI/PINGPONG_RAM.v,1565185638,verilog,,E:/ryush/Documents/Project/Verilog/2019_NUEDC/K7SPI/SPI_PINGPONG_top.v,,PINGPONG_RAM,,,../../../../K7SPI.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/ryush/Documents/Project/Verilog/2019_NUEDC/K7SPI/PINGPONG_RAM_tb.v,1562834399,verilog,,E:/ryush/Documents/Project/Verilog/2019_NUEDC/K7SPI/spi_tb.v,,tb_PINGPONG_RAM,,,../../../../K7SPI.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/ryush/Documents/Project/Verilog/2019_NUEDC/K7SPI/SPI_PINGPONG_top.v,1563416504,verilog,,E:/ryush/Documents/Project/Verilog/2019_NUEDC/K7SPI/SPI_slave.v,,SPI_PINGPONG_top,,,../../../../K7SPI.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/ryush/Documents/Project/Verilog/2019_NUEDC/K7SPI/SPI_PINGPONG_top_tb.v,1562763523,verilog,,E:/ryush/Documents/Project/Verilog/2019_NUEDC/K7SPI/DSP_tb.v,,SPI_PINGPONG_top_tb,,,../../../../K7SPI.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/ryush/Documents/Project/Verilog/2019_NUEDC/K7SPI/SPI_slave.v,1564055842,verilog,,E:/ryush/Documents/Project/Verilog/2019_NUEDC/K7SPI/K7SPI.srcs/sources_1/new/IOtest_top.v,,SPI_slave,,,../../../../K7SPI.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/ryush/Documents/Project/Verilog/2019_NUEDC/K7SPI/spi_tb.v,1562590831,verilog,,E:/ryush/Documents/Project/Verilog/2019_NUEDC/K7SPI/K7SPI.srcs/sim_1/new/top_tb.v,,SPI_slave_tb,,,../../../../K7SPI.srcs/sources_1/ip/clk_wiz_0,,,,,
