// Seed: 3648268749
module module_0 (
    input wand id_0,
    output id_1,
    output id_2,
    output id_3,
    output logic id_4
);
  type_7(
      id_3, {id_1[1'h0*(1)], 1} ^ 1
  );
  assign id_2 = id_0;
  assign id_2[1] = 1;
endmodule
