Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date              : Fri Nov  5 19:42:22 2021
| Host              : alveo0 running 64-bit Ubuntu 18.04.6 LTS
| Command           : report_clock_utilization -file xilinx_u280_xdma_201920_3_bb_locked_clock_utilization_routed.rpt
| Design            : pfm_top_wrapper
| Device            : xcu280-fsvh2892
| Speed File        : -2L  PRODUCTION 1.28 05-08-2020
| Temperature Grade : E
| Design State      : Routed
----------------------------------------------------------------------------------------------------------------------

Clock Utilization Report

Table of Contents
-----------------
1. Clock Primitive Utilization
2. Global Clock Resources
3. Global Clock Source Details
4. Clock Regions : Clock Primitives
5. Clock Regions : Load Primitives
6. Clock Regions : Global Clock Summary
7. Clock Regions : Routing Resource Utilization
8. Device Cell Placement Summary for Global Clock g0
9. Device Cell Placement Summary for Global Clock g1
10. Device Cell Placement Summary for Global Clock g2
11. Device Cell Placement Summary for Global Clock g3
12. Device Cell Placement Summary for Global Clock g4
13. Device Cell Placement Summary for Global Clock g5
14. Device Cell Placement Summary for Global Clock g6
15. Device Cell Placement Summary for Global Clock g7
16. Device Cell Placement Summary for Global Clock g8
17. Device Cell Placement Summary for Global Clock g9
18. Device Cell Placement Summary for Global Clock g10
19. Device Cell Placement Summary for Global Clock g11
20. Device Cell Placement Summary for Global Clock g12
21. Device Cell Placement Summary for Global Clock g13
22. Device Cell Placement Summary for Global Clock g14
23. Device Cell Placement Summary for Global Clock g15
24. Device Cell Placement Summary for Global Clock g16
25. Device Cell Placement Summary for Global Clock g17
26. Device Cell Placement Summary for Global Clock g18
27. Device Cell Placement Summary for Global Clock g19
28. Device Cell Placement Summary for Global Clock g20
29. Device Cell Placement Summary for Global Clock g21
30. Device Cell Placement Summary for Global Clock g22
31. Device Cell Placement Summary for Global Clock g23
32. Device Cell Placement Summary for Global Clock g24
33. Device Cell Placement Summary for Global Clock g25
34. Device Cell Placement Summary for Global Clock g26
35. Device Cell Placement Summary for Global Clock g27
36. Device Cell Placement Summary for Global Clock g28
37. Device Cell Placement Summary for Global Clock g29
38. Device Cell Placement Summary for Global Clock g30
39. Device Cell Placement Summary for Global Clock g31
40. Device Cell Placement Summary for Global Clock g32
41. Device Cell Placement Summary for Global Clock g33
42. Device Cell Placement Summary for Global Clock g34
43. Device Cell Placement Summary for Global Clock g35
44. Device Cell Placement Summary for Global Clock g36
45. Device Cell Placement Summary for Global Clock g37
46. Device Cell Placement Summary for Global Clock g38
47. Device Cell Placement Summary for Global Clock g39
48. Device Cell Placement Summary for Global Clock g40
49. Device Cell Placement Summary for Global Clock g41
50. Device Cell Placement Summary for Global Clock g42
51. Device Cell Placement Summary for Global Clock g43
52. Device Cell Placement Summary for Global Clock g44
53. Device Cell Placement Summary for Global Clock g45
54. Device Cell Placement Summary for Global Clock g46
55. Device Cell Placement Summary for Global Clock g47
56. Device Cell Placement Summary for Global Clock g48
57. Device Cell Placement Summary for Global Clock g49
58. Device Cell Placement Summary for Global Clock g50
59. Device Cell Placement Summary for Global Clock g51
60. Device Cell Placement Summary for Global Clock g52
61. Device Cell Placement Summary for Global Clock g53
62. Device Cell Placement Summary for Global Clock g54
63. Device Cell Placement Summary for Global Clock g55
64. Device Cell Placement Summary for Global Clock g56
65. Device Cell Placement Summary for Global Clock g57
66. Device Cell Placement Summary for Global Clock g58
67. Device Cell Placement Summary for Global Clock g59
68. Device Cell Placement Summary for Global Clock g60
69. Device Cell Placement Summary for Global Clock g61
70. Device Cell Placement Summary for Global Clock g62
71. Device Cell Placement Summary for Global Clock g63
72. Device Cell Placement Summary for Global Clock g64
73. Device Cell Placement Summary for Global Clock g65
74. Device Cell Placement Summary for Global Clock g66
75. Device Cell Placement Summary for Global Clock g67
76. Device Cell Placement Summary for Global Clock g68
77. Device Cell Placement Summary for Global Clock g69
78. Device Cell Placement Summary for Global Clock g70
79. Clock Region Cell Placement per Global Clock: Region X0Y0
80. Clock Region Cell Placement per Global Clock: Region X1Y0
81. Clock Region Cell Placement per Global Clock: Region X2Y0
82. Clock Region Cell Placement per Global Clock: Region X3Y0
83. Clock Region Cell Placement per Global Clock: Region X4Y0
84. Clock Region Cell Placement per Global Clock: Region X5Y0
85. Clock Region Cell Placement per Global Clock: Region X6Y0
86. Clock Region Cell Placement per Global Clock: Region X7Y0
87. Clock Region Cell Placement per Global Clock: Region X0Y1
88. Clock Region Cell Placement per Global Clock: Region X1Y1
89. Clock Region Cell Placement per Global Clock: Region X2Y1
90. Clock Region Cell Placement per Global Clock: Region X3Y1
91. Clock Region Cell Placement per Global Clock: Region X4Y1
92. Clock Region Cell Placement per Global Clock: Region X5Y1
93. Clock Region Cell Placement per Global Clock: Region X6Y1
94. Clock Region Cell Placement per Global Clock: Region X7Y1
95. Clock Region Cell Placement per Global Clock: Region X0Y2
96. Clock Region Cell Placement per Global Clock: Region X1Y2
97. Clock Region Cell Placement per Global Clock: Region X2Y2
98. Clock Region Cell Placement per Global Clock: Region X3Y2
99. Clock Region Cell Placement per Global Clock: Region X4Y2
100. Clock Region Cell Placement per Global Clock: Region X5Y2
101. Clock Region Cell Placement per Global Clock: Region X6Y2
102. Clock Region Cell Placement per Global Clock: Region X7Y2
103. Clock Region Cell Placement per Global Clock: Region X0Y3
104. Clock Region Cell Placement per Global Clock: Region X1Y3
105. Clock Region Cell Placement per Global Clock: Region X2Y3
106. Clock Region Cell Placement per Global Clock: Region X3Y3
107. Clock Region Cell Placement per Global Clock: Region X4Y3
108. Clock Region Cell Placement per Global Clock: Region X5Y3
109. Clock Region Cell Placement per Global Clock: Region X6Y3
110. Clock Region Cell Placement per Global Clock: Region X7Y3
111. Clock Region Cell Placement per Global Clock: Region X0Y4
112. Clock Region Cell Placement per Global Clock: Region X1Y4
113. Clock Region Cell Placement per Global Clock: Region X2Y4
114. Clock Region Cell Placement per Global Clock: Region X3Y4
115. Clock Region Cell Placement per Global Clock: Region X4Y4
116. Clock Region Cell Placement per Global Clock: Region X5Y4
117. Clock Region Cell Placement per Global Clock: Region X6Y4
118. Clock Region Cell Placement per Global Clock: Region X7Y4
119. Clock Region Cell Placement per Global Clock: Region X0Y5
120. Clock Region Cell Placement per Global Clock: Region X1Y5
121. Clock Region Cell Placement per Global Clock: Region X2Y5
122. Clock Region Cell Placement per Global Clock: Region X3Y5
123. Clock Region Cell Placement per Global Clock: Region X4Y5
124. Clock Region Cell Placement per Global Clock: Region X5Y5
125. Clock Region Cell Placement per Global Clock: Region X6Y5
126. Clock Region Cell Placement per Global Clock: Region X7Y5
127. Clock Region Cell Placement per Global Clock: Region X0Y6
128. Clock Region Cell Placement per Global Clock: Region X1Y6
129. Clock Region Cell Placement per Global Clock: Region X2Y6
130. Clock Region Cell Placement per Global Clock: Region X3Y6
131. Clock Region Cell Placement per Global Clock: Region X4Y6
132. Clock Region Cell Placement per Global Clock: Region X5Y6
133. Clock Region Cell Placement per Global Clock: Region X6Y6
134. Clock Region Cell Placement per Global Clock: Region X7Y6
135. Clock Region Cell Placement per Global Clock: Region X0Y7
136. Clock Region Cell Placement per Global Clock: Region X1Y7
137. Clock Region Cell Placement per Global Clock: Region X2Y7
138. Clock Region Cell Placement per Global Clock: Region X3Y7
139. Clock Region Cell Placement per Global Clock: Region X4Y7
140. Clock Region Cell Placement per Global Clock: Region X5Y7
141. Clock Region Cell Placement per Global Clock: Region X6Y7
142. Clock Region Cell Placement per Global Clock: Region X7Y7
143. Clock Region Cell Placement per Global Clock: Region X0Y8
144. Clock Region Cell Placement per Global Clock: Region X1Y8
145. Clock Region Cell Placement per Global Clock: Region X2Y8
146. Clock Region Cell Placement per Global Clock: Region X3Y8
147. Clock Region Cell Placement per Global Clock: Region X4Y8
148. Clock Region Cell Placement per Global Clock: Region X5Y8
149. Clock Region Cell Placement per Global Clock: Region X6Y8
150. Clock Region Cell Placement per Global Clock: Region X7Y8
151. Clock Region Cell Placement per Global Clock: Region X0Y9
152. Clock Region Cell Placement per Global Clock: Region X1Y9
153. Clock Region Cell Placement per Global Clock: Region X2Y9
154. Clock Region Cell Placement per Global Clock: Region X3Y9
155. Clock Region Cell Placement per Global Clock: Region X4Y9
156. Clock Region Cell Placement per Global Clock: Region X5Y9
157. Clock Region Cell Placement per Global Clock: Region X6Y9
158. Clock Region Cell Placement per Global Clock: Region X7Y9
159. Clock Region Cell Placement per Global Clock: Region X0Y10
160. Clock Region Cell Placement per Global Clock: Region X1Y10
161. Clock Region Cell Placement per Global Clock: Region X2Y10
162. Clock Region Cell Placement per Global Clock: Region X3Y10
163. Clock Region Cell Placement per Global Clock: Region X4Y10
164. Clock Region Cell Placement per Global Clock: Region X5Y10
165. Clock Region Cell Placement per Global Clock: Region X6Y10
166. Clock Region Cell Placement per Global Clock: Region X7Y10
167. Clock Region Cell Placement per Global Clock: Region X0Y11
168. Clock Region Cell Placement per Global Clock: Region X1Y11
169. Clock Region Cell Placement per Global Clock: Region X2Y11
170. Clock Region Cell Placement per Global Clock: Region X3Y11
171. Clock Region Cell Placement per Global Clock: Region X4Y11
172. Clock Region Cell Placement per Global Clock: Region X5Y11
173. Clock Region Cell Placement per Global Clock: Region X6Y11
174. Clock Region Cell Placement per Global Clock: Region X7Y11

1. Clock Primitive Utilization
------------------------------

+------------+------+-----------+-----+--------------+--------+
| Type       | Used | Available | LOC | Clock Region | Pblock |
+------------+------+-----------+-----+--------------+--------+
| BUFGCE     |   48 |       288 |  13 |            0 |     48 |
| BUFGCE_DIV |    0 |        48 |   0 |            0 |      0 |
| BUFGCTRL   |    1 |        96 |   1 |            0 |      1 |
| BUFG_GT    |   22 |       576 |  22 |            0 |     22 |
| MMCM       |    4 |        12 |   4 |            0 |      4 |
| PLL        |    7 |        24 |   4 |            0 |      7 |
+------------+------+-----------+-----+--------------+--------+


2. Global Clock Resources
-------------------------

+-----------+-----------+-----------------+----------------+---------------+--------------+-----------+-------------------+-------------------+-------------+-----------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------+
| Global Id | Source Id | Driver Type/Pin | Constraint     | Site          | Clock Region | Root      | Clock Delay Group | Load Clock Region | Clock Loads | Non-Clock Loads | Clock Period | Clock                                                                                                                                                                                                                                                                                                                                                                                            | Driver Pin                                                                                                                                                                                                                                                                                                                                                                                       | Net                                                                                                                                                                                                                                                                                                                                                                               | PR Clock Type                   |
+-----------+-----------+-----------------+----------------+---------------+--------------+-----------+-------------------+-------------------+-------------+-----------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------+
| g0        | src0      | BUFGCE/O        | BUFGCE_X0Y194* | BUFGCE_X0Y194 | X4Y8         | X3Y5      |                   |                79 |      740666 |               0 |        5.000 | clk_out1_pfm_top_clkwiz_kernel_0                                                                                                                                                                                                                                                                                                                                                                 | pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O                                                                                                                                                                                                                                                                                                   | pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                                                                                                                                                                                                                                                                         | RM active (79),RM reserved (7)  |
| g1        | src1      | BUFG_GT/O       | BUFG_GT_X1Y84* | BUFG_GT_X1Y84 | X7Y3         | X7Y1(U)   | group_i0          |                29 |      107209 |               3 |        4.000 | microblaze_0_Clk                                                                                                                                                                                                                                                                                                                                                                                 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O                                                                                                                                                                                                                                                                                           | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                  | RM active (29),RM reserved (67) |
| g2        | src1      | BUFG_GT/O       | BUFG_GT_X1Y86* | BUFG_GT_X1Y86 | X7Y3         | X7Y1(U)   | group_i0          |                 7 |        8349 |               0 |        2.000 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK                  | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O                                                                                                                                                                                                                                                                                           | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK                                                                                                                                                                                                                                                                                  | RM active (7)                   |
| g3        | src1      | BUFG_GT/O       | BUFG_GT_X1Y92* | BUFG_GT_X1Y92 | X7Y3         | X7Y1(U)   |                   |                 4 |        4182 |               0 |        4.000 | diablo_gt.diablo_gt_phy_wrapper/pclk2_gt                                                                                                                                                                                                                                                                                                                                                         | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk/O                                                                                                                                                                                                                                                                                              | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_PCLK2_GT                                                                                                                                                                                                                                                                                 | RM active (4)                   |
| g4        | src1      | BUFG_GT/O       | BUFG_GT_X1Y93* | BUFG_GT_X1Y93 | X7Y3         | X7Y3      |                   |                 1 |          31 |               0 |        8.000 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon | RM active (1)                   |
| g5        | src1      | BUFG_GT/O       | BUFG_GT_X1Y89* | BUFG_GT_X1Y89 | X7Y3         | X7Y1(U)   |                   |                 1 |          13 |               0 |     1000.000 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O                                                                                                                                                                                                                                                                                            | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O                                                                                                                                                                                                                                                                                            | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_INTCLK                                                                                                                                                                                                                                                                                   | RM active (1),Static (2)        |
| g6        | src1      | BUFG_GT/O       | BUFG_GT_X1Y78* | BUFG_GT_X1Y78 | X7Y3         | X7Y1(U)   |                   |                 1 |           1 |               0 |        8.000 | mcap_clk                                                                                                                                                                                                                                                                                                                                                                                         | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_mcapclk/O                                                                                                                                                                                                                                                                                           | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_MCAPCLK                                                                                                                                                                                                                                                                                  | RM active (1),Static (2)        |
| g7        | src2      | BUFGCE/O        | PBlock         | BUFGCE_X0Y37  | X4Y1         | X4Y3      |                   |                34 |       31117 |               3 |        3.332 | mmcm_clkout0                                                                                                                                                                                                                                                                                                                                                                                     | pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00/inst/u_ddr4_infrastructure/u_bufg_divClk/O                                                                                                                                                                                                                                                                                      | pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00/inst/u_ddr4_infrastructure/div_clk                                                                                                                                                                                                                                                                               | RM active (34),RM reserved (7)  |
| g8        | src3      | BUFGCE/O        | BUFGCE_X0Y80*  | BUFGCE_X0Y80  | X4Y3         | X3Y5      |                   |                45 |       26860 |               0 |       20.000 | clk_out1_pfm_top_clkwiz_sysclks_0                                                                                                                                                                                                                                                                                                                                                                | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clkout1_buf/O                                                                                                                                                                                                                                                                                                                          | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                                                                                                                                                                                                                                                                                                                | RM active (45),RM reserved (51) |
| g9        | src4      | BUFGCE/O        | BUFGCE_X0Y72*  | BUFGCE_X0Y72  | X4Y3         | X3Y5      |                   |                32 |       14158 |               0 |        2.222 | clk_out1_pfm_top_clkwiz_hbm_aclk_0                                                                                                                                                                                                                                                                                                                                                               | pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O                                                                                                                                                                                                                                                                                                 | pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                                                                                                                                                                                                                                                                       | RM active (32),RM reserved (54) |
| g10       | src5      | BUFG_GT/O       | BUFG_GT_X1Y47* | BUFG_GT_X1Y47 | X7Y1         | X7Y1(U)   |                   |                 4 |        8332 |               0 |       10.000 | ref_clk                                                                                                                                                                                                                                                                                                                                                                                          | pfm_top_i/static_region/pcie/inst/bufg_gt_sysclk/O                                                                                                                                                                                                                                                                                                                                               | pfm_top_i/static_region/pcie/inst/ext_ch_gt_drpclk                                                                                                                                                                                                                                                                                                                                | RM active (4)                   |
| g11       | src6      | BUFGCE/O        | BUFGCE_X0Y265* | BUFGCE_X0Y265 | X4Y11        | X3Y5      |                   |                10 |        6168 |               0 |       20.000 | clk_out1_pfm_top_clk_wiz_0_0                                                                                                                                                                                                                                                                                                                                                                     | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clkout1_buf/O                                                                                                                                                                                                                                                                                                                               | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                     | RM active (10),RM reserved (84) |
| g12       | src7      | BUFGCE/O        | BUFGCE_X0Y243* | BUFGCE_X0Y243 | X4Y10        | X7Y10     |                   |                 3 |        2954 |               0 |        4.000 | clk_out1_pfm_top_clkwiz_scheduler_0                                                                                                                                                                                                                                                                                                                                                              | pfm_top_i/static_region/base_clocking/clkwiz_scheduler/inst/clkout1_buf/O                                                                                                                                                                                                                                                                                                                        | pfm_top_i/static_region/base_clocking/clkwiz_scheduler/inst/clk_out1                                                                                                                                                                                                                                                                                                              | RM active (3),Static (3)        |
| g13       | src8      | BUFGCE/O        | PBlock         | BUFGCE_X0Y38  | X4Y1         | X4Y3      |                   |                 3 |        1634 |               0 |        6.664 | mmcm_clkout6                                                                                                                                                                                                                                                                                                                                                                                     | pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00/inst/u_ddr4_infrastructure/u_bufg_riuClk/O                                                                                                                                                                                                                                                                                      | pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00/inst/u_ddr4_infrastructure/c0_riu_clk                                                                                                                                                                                                                                                                            | RM active (3),RM reserved (1)   |
| g14       | src9      | BUFGCE/O        | BUFGCE_X0Y196* | BUFGCE_X0Y196 | X4Y8         | X3Y5      |                   |                 6 |         656 |               1 |      160.000 | pfm_top_i/static_region/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q                                                                                                                                                                                                                                                                                                             | pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O                                                                                                                                                                                                                                                                                                           | pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/tck                                                                                                                                                                                                                                                                                                                      | RM active (6),RM reserved (81)  |
| g16       | src12     | BUFGCE/O        | BUFGCE_X0Y79*  | BUFGCE_X0Y79  | X4Y3         | X5Y6      |                   |                 9 |         511 |               3 |       10.000 | clk_out1_pfm_top_clkwiz_pcie_0                                                                                                                                                                                                                                                                                                                                                                   | pfm_top_i/static_region/base_clocking/clkwiz_pcie/inst/clkout1_buf/O                                                                                                                                                                                                                                                                                                                             | pfm_top_i/static_region/base_clocking/clkwiz_pcie/inst/clk_out1                                                                                                                                                                                                                                                                                                                   | RM active (9),Static (17)       |
| g17       | src13     | BUFGCE/O        | BUFGCE_X0Y198* | BUFGCE_X0Y198 | X4Y8         | X7Y7      |                   |                 5 |         393 |               0 |      160.000 | pfm_top_i/static_region/brd_mgmt_scheduler/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O                                                                                                                                                                                                                                                                                  | pfm_top_i/static_region/brd_mgmt_scheduler/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O                                                                                                                                                                                                                                                                                  | pfm_top_i/static_region/brd_mgmt_scheduler/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                                                                                                                                                                                                                                                             | RM active (5),Static (5)        |
| g18       | src14     | BUFGCE/O        | BUFGCE_X0Y75*  | BUFGCE_X0Y75  | X4Y3         | X4Y3,X5Y2 |                   |                 3 |         292 |               0 |       50.000 | pfm_top_i/static_region/jtag_fallback/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK                                                                                                                                                                                                                                                              | pfm_top_i/static_region/jtag_fallback/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.u_bufg_icon_tck/O                                                                                                                                                                                                                                                                                             | pfm_top_i/static_region/jtag_fallback/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.itck_i                                                                                                                                                                                                                                                                                         | RM active (3),Static (5)        |
| g19       | src15     | BUFGCE/O        | BUFGCE_X0Y82*  | BUFGCE_X0Y82  | X4Y3         | X4Y3,X5Y2 |                   |                 2 |          59 |               1 |      160.000 | pfm_top_i/static_region/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q                                                                                                                                                                                                                                                                                                             | pfm_top_i/static_region/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O                                                                                                                                                                                                                                                                                                           | pfm_top_i/static_region/mgmt_debug_bridge/inst/bsip/inst/tck                                                                                                                                                                                                                                                                                                                      | RM active (2),Static (3)        |
| g20       | src16     | BUFGCE/O        | BUFGCE_X0Y202* | BUFGCE_X0Y202 | X4Y8         | X7Y8      |                   |                 3 |          54 |               1 |      100.000 | pfm_top_i/static_region/brd_mgmt_scheduler/mdm_board_control/U0/Use_External.Use_BSCANID.No_Dbg_Reg_Access.BUFG_UPDATE/Using_FPGA.Native/O                                                                                                                                                                                                                                                       | pfm_top_i/static_region/brd_mgmt_scheduler/mdm_board_control/U0/Use_External.Use_BSCANID.No_Dbg_Reg_Access.BUFG_UPDATE/Using_FPGA.Native/O                                                                                                                                                                                                                                                       | pfm_top_i/static_region/brd_mgmt_scheduler/mdm_board_control/U0/Use_External.Use_BSCANID.No_Dbg_Reg_Access.BUFG_UPDATE/Ext_JTAG_UPDATE                                                                                                                                                                                                                                            | RM active (3),Static (4)        |
| g21       | src17     | BUFGCE/O        | BUFGCE_X0Y280* | BUFGCE_X0Y280 | X4Y11        | X3Y5      |                   |                 2 |          38 |               1 |       10.000 | xmc_clk_p                                                                                                                                                                                                                                                                                                                                                                                        | pfm_top_i/static_region/base_clocking/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O                                                                                                                                                                                                                                                                                                             | pfm_top_i/static_region/base_clocking/util_ds_buf_0/U0/BUFG_O[0]                                                                                                                                                                                                                                                                                                                  | RM active (2),RM reserved (84)  |
| g22       | src18     | BUFGCE/O        | BUFGCE_X0Y273* | BUFGCE_X0Y273 | X4Y11        | X3Y5      |                   |                 1 |          36 |               0 |        2.000 | clk_out1_pfm_top_clkwiz_kernel2_0                                                                                                                                                                                                                                                                                                                                                                | pfm_top_i/static_region/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O                                                                                                                                                                                                                                                                                                  | pfm_top_i/static_region/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                                                                                                                                                                                                                                                                        | RM active (1),RM reserved (85)  |
| g23       | src19     | BUFG_GT/O       | BUFG_GT_X1Y10* | BUFG_GT_X1Y10 | X7Y0         | X7Y1      |                   |                 1 |          31 |               0 |        8.000 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon  | RM active (1),Static (1)        |
| g24       | src20     | BUFG_GT/O       | BUFG_GT_X1Y61* | BUFG_GT_X1Y61 | X7Y2         | X7Y2      |                   |                 1 |          31 |               0 |        8.000 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon | RM active (1)                   |
| g25       | src21     | BUFG_GT/O       | BUFG_GT_X1Y70* | BUFG_GT_X1Y70 | X7Y2         | X7Y2      |                   |                 1 |          31 |               0 |        8.000 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon | RM active (1)                   |
| g26       | src22     | BUFG_GT/O       | BUFG_GT_X1Y85* | BUFG_GT_X1Y85 | X7Y3         | X7Y3      |                   |                 1 |          31 |               0 |        8.000 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon | RM active (1)                   |
| g27       | src23     | BUFG_GT/O       | BUFG_GT_X1Y87* | BUFG_GT_X1Y87 | X7Y3         | X7Y2      |                   |                 1 |          31 |               0 |        8.000 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon | RM active (1),Static (1)        |
| g28       | src24     | BUFG_GT/O       | BUFG_GT_X1Y91* | BUFG_GT_X1Y91 | X7Y3         | X7Y2      |                   |                 1 |          31 |               0 |        8.000 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon | RM active (1),Static (1)        |
| g29       | src25     | BUFG_GT/O       | BUFG_GT_X1Y22* | BUFG_GT_X1Y22 | X7Y0         | X7Y1      |                   |                 1 |          31 |               0 |        8.000 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon  | RM active (1),Static (1)        |
| g30       | src26     | BUFG_GT/O       | BUFG_GT_X1Y21* | BUFG_GT_X1Y21 | X7Y0         | X7Y1      |                   |                 1 |          31 |               0 |        8.000 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon  | RM active (1),Static (1)        |
| g31       | src27     | BUFG_GT/O       | BUFG_GT_X1Y15* | BUFG_GT_X1Y15 | X7Y0         | X7Y1      |                   |                 1 |          31 |               0 |        8.000 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon  | RM active (1),Static (1)        |
| g32       | src28     | BUFG_GT/O       | BUFG_GT_X1Y37* | BUFG_GT_X1Y37 | X7Y1         | X7Y1      |                   |                 1 |          31 |               0 |        8.000 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon  | RM active (1)                   |
| g33       | src29     | BUFG_GT/O       | BUFG_GT_X1Y43* | BUFG_GT_X1Y43 | X7Y1         | X7Y1      |                   |                 1 |          31 |               0 |        8.000 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon  | RM active (1)                   |
| g34       | src30     | BUFG_GT/O       | BUFG_GT_X1Y29* | BUFG_GT_X1Y29 | X7Y1         | X7Y1      |                   |                 1 |          31 |               0 |        8.000 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon  | RM active (1)                   |
| g35       | src31     | BUFG_GT/O       | BUFG_GT_X1Y35* | BUFG_GT_X1Y35 | X7Y1         | X7Y1      |                   |                 1 |          31 |               0 |        8.000 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon  | RM active (1)                   |
| g36       | src32     | BUFG_GT/O       | BUFG_GT_X1Y53* | BUFG_GT_X1Y53 | X7Y2         | X7Y2      |                   |                 1 |          31 |               0 |        8.000 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon  | RM active (1)                   |
| g37       | src33     | BUFG_GT/O       | BUFG_GT_X1Y59* | BUFG_GT_X1Y59 | X7Y2         | X7Y2      |                   |                 1 |          31 |               0 |        8.000 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon  | RM active (1)                   |
| g38       | src34     | BUFGCE/O        | PBlock         | BUFGCE_X0Y30  | X4Y1         | X4Y1      |                   |                 2 |          17 |               0 |        9.996 | c0_sys_clk_p                                                                                                                                                                                                                                                                                                                                                                                     | pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00/inst/u_ddr4_infrastructure/u_bufg_inst/O                                                                                                                                                                                                                                                                                        | pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00/inst/u_ddr4_infrastructure/sys_clk_in_bufg                                                                                                                                                                                                                                                                       | RM active (2)                   |
| g39       | src34     | BUFGCE/O        | PBlock         | BUFGCE_X0Y44  | X4Y1         | X4Y1      | n/a               |                 1 |           0 |               1 |        9.996 | c0_sys_clk_p                                                                                                                                                                                                                                                                                                                                                                                     | pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/mmcm_clk_in_BUFG_inst/O                                                                                                                                                                                                                                                | pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/mmcm_clk_in_BUFGCE                                                                                                                                                                                                                                      | RM active (1)                   |
| g40       | src35     | BUFGCE/O        | PBlock         | BUFGCE_X0Y161 | X4Y6         | X4Y6      | n/a               |                23 |           0 |            3584 |          n/a | n/a                                                                                                                                                                                                                                                                                                                                                                                              | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/gmem_m_axi_U/bus_write/buff_wdata/a_buffer_6_3_load_7_reg_173025[31]_i_1_bufg_place/O                                                                                                                                                                                                                                                           | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[394]_99[0]                                                                                                                                                                                                                                                                       | RM active (23)                  |
| g41       | src36     | BUFGCE/O        | PBlock         | BUFGCE_X0Y167 | X4Y6         | X4Y6      | n/a               |                23 |           0 |            3584 |          n/a | n/a                                                                                                                                                                                                                                                                                                                                                                                              | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/gmem_m_axi_U/bus_write/buff_wdata/a_buffer_6_3_load_9_reg_174235[31]_i_1_bufg_place/O                                                                                                                                                                                                                                                           | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[395][0]                                                                                                                                                                                                                                                                          | RM active (23)                  |
| g42       | src37     | BUFGCE/O        | PBlock         | BUFGCE_X0Y162 | X4Y6         | X4Y6      | n/a               |                23 |           0 |            3584 |          n/a | n/a                                                                                                                                                                                                                                                                                                                                                                                              | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/gmem_m_axi_U/bus_write/buff_wdata/a_buffer_6_3_load_13_reg_176649[31]_i_1_bufg_place/O                                                                                                                                                                                                                                                          | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[397]_rep                                                                                                                                                                                                                                                                         | RM active (23)                  |
| g43       | src38     | BUFGCE/O        | PBlock         | BUFGCE_X0Y159 | X4Y6         | X4Y6      | n/a               |                23 |           0 |            3584 |          n/a | n/a                                                                                                                                                                                                                                                                                                                                                                                              | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/gmem_m_axi_U/bus_write/buff_wdata/a_buffer_5_4_load_17_reg_178984[31]_i_1_bufg_place/O                                                                                                                                                                                                                                                          | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[399]                                                                                                                                                                                                                                                                             | RM active (23)                  |
| g44       | src39     | BUFGCE/O        | PBlock         | BUFGCE_X0Y165 | X4Y6         | X4Y6      | n/a               |                23 |           0 |            3584 |          n/a | n/a                                                                                                                                                                                                                                                                                                                                                                                              | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/gmem_m_axi_U/bus_write/buff_wdata/a_buffer_5_4_load_21_reg_181393[31]_i_1_bufg_place/O                                                                                                                                                                                                                                                          | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[401]                                                                                                                                                                                                                                                                             | RM active (23)                  |
| g45       | src40     | BUFGCE/O        | PBlock         | BUFGCE_X0Y155 | X4Y6         | X4Y6      | n/a               |                23 |           0 |            3584 |          n/a | n/a                                                                                                                                                                                                                                                                                                                                                                                              | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/gmem_m_axi_U/bus_write/buff_wdata/a_buffer_5_4_load_23_reg_182593[31]_i_1_bufg_place/O                                                                                                                                                                                                                                                          | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[402]_rep__3[0]                                                                                                                                                                                                                                                                   | RM active (23)                  |
| g46       | src41     | BUFGCE/O        | PBlock         | BUFGCE_X0Y149 | X4Y6         | X4Y6      | n/a               |                23 |           0 |            3584 |          n/a | n/a                                                                                                                                                                                                                                                                                                                                                                                              | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/gmem_m_axi_U/bus_write/buff_wdata/a_buffer_5_4_load_25_reg_183798[31]_i_1_bufg_place/O                                                                                                                                                                                                                                                          | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[403]_0[0]                                                                                                                                                                                                                                                                        | RM active (23)                  |
| g47       | src42     | BUFGCE/O        | PBlock         | BUFGCE_X0Y166 | X4Y6         | X4Y6      | n/a               |                23 |           0 |            3584 |          n/a | n/a                                                                                                                                                                                                                                                                                                                                                                                              | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/gmem_m_axi_U/bus_write/buff_wdata/a_buffer_5_4_load_19_reg_180193[31]_i_1_bufg_place/O                                                                                                                                                                                                                                                          | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/gmem_m_axi_U/bus_write/buff_wdata/full_n_reg_rep_2[0]                                                                                                                                                                                                                                                                            | RM active (23)                  |
| g48       | src43     | BUFGCE/O        | PBlock         | BUFGCE_X0Y147 | X4Y6         | X4Y6      | n/a               |                28 |           0 |            8192 |          n/a | n/a                                                                                                                                                                                                                                                                                                                                                                                              | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/tmp211_reg_166270[31]_i_1_bufg_place/O                                                                                                                                                                                                                                                                                                          | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/tmp211_reg_166270[31]_i_1_n_4                                                                                                                                                                                                                                                                                                    | RM active (28)                  |
| g49       | src44     | BUFGCE/O        | PBlock         | BUFGCE_X0Y150 | X4Y6         | X4Y6      | n/a               |                28 |           0 |            4096 |          n/a | n/a                                                                                                                                                                                                                                                                                                                                                                                              | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/tmp52_reg_167025[31]_i_1_bufg_place/O                                                                                                                                                                                                                                                                                                           | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/tmp52_reg_167025[31]_i_1_n_4                                                                                                                                                                                                                                                                                                     | RM active (28)                  |
| g50       | src45     | BUFGCE/O        | PBlock         | BUFGCE_X0Y164 | X4Y6         | X4Y6      | n/a               |                28 |           0 |           14098 |          n/a | n/a                                                                                                                                                                                                                                                                                                                                                                                              | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/tmp_259_reg_164545[31]_i_1_bufg_place/O                                                                                                                                                                                                                                                                                                         | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/tmp_259_reg_164545[31]_i_1_n_4                                                                                                                                                                                                                                                                                                   | RM active (28)                  |
| g51       | src46     | BUFGCE/O        | PBlock         | BUFGCE_X0Y154 | X4Y6         | X4Y6      | n/a               |                24 |           0 |            3862 |          n/a | n/a                                                                                                                                                                                                                                                                                                                                                                                              | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/tmp_418_reg_161364[31]_i_1_bufg_place/O                                                                                                                                                                                                                                                                                                         | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/tmp_418_reg_161364[31]_i_1_n_4                                                                                                                                                                                                                                                                                                   | RM active (24),RM reserved (4)  |
| g52       | src47     | BUFGCE/O        | PBlock         | BUFGCE_X0Y239 | X4Y9         | X4Y9      | n/a               |                23 |           0 |            3584 |          n/a | n/a                                                                                                                                                                                                                                                                                                                                                                                              | pfm_top_i/dynamic_region/inner_update_mm0_2/inst/gmem_m_axi_U/bus_write/buff_wdata/a_buffer_6_3_load_7_reg_173025[31]_i_1_bufg_place/O                                                                                                                                                                                                                                                           | pfm_top_i/dynamic_region/inner_update_mm0_2/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[394]_99[0]                                                                                                                                                                                                                                                                       | RM active (23)                  |
| g53       | src48     | BUFGCE/O        | PBlock         | BUFGCE_X0Y233 | X4Y9         | X4Y9      | n/a               |                23 |           0 |            3584 |          n/a | n/a                                                                                                                                                                                                                                                                                                                                                                                              | pfm_top_i/dynamic_region/inner_update_mm0_2/inst/gmem_m_axi_U/bus_write/buff_wdata/a_buffer_6_3_load_9_reg_174235[31]_i_1_bufg_place/O                                                                                                                                                                                                                                                           | pfm_top_i/dynamic_region/inner_update_mm0_2/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[395][0]                                                                                                                                                                                                                                                                          | RM active (23)                  |
| g54       | src49     | BUFGCE/O        | PBlock         | BUFGCE_X0Y227 | X4Y9         | X4Y9      | n/a               |                24 |           0 |            3584 |          n/a | n/a                                                                                                                                                                                                                                                                                                                                                                                              | pfm_top_i/dynamic_region/inner_update_mm0_2/inst/gmem_m_axi_U/bus_write/buff_wdata/a_buffer_6_3_load_13_reg_176649[31]_i_1_bufg_place/O                                                                                                                                                                                                                                                          | pfm_top_i/dynamic_region/inner_update_mm0_2/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[397]_rep                                                                                                                                                                                                                                                                         | RM active (24)                  |
| g55       | src50     | BUFGCE/O        | PBlock         | BUFGCE_X0Y238 | X4Y9         | X4Y9      | n/a               |                24 |           0 |            3584 |          n/a | n/a                                                                                                                                                                                                                                                                                                                                                                                              | pfm_top_i/dynamic_region/inner_update_mm0_2/inst/gmem_m_axi_U/bus_write/buff_wdata/a_buffer_5_4_load_17_reg_178984[31]_i_1_bufg_place/O                                                                                                                                                                                                                                                          | pfm_top_i/dynamic_region/inner_update_mm0_2/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[399]                                                                                                                                                                                                                                                                             | RM active (24)                  |
| g56       | src51     | BUFGCE/O        | PBlock         | BUFGCE_X0Y221 | X4Y9         | X4Y9      | n/a               |                24 |           0 |            3584 |          n/a | n/a                                                                                                                                                                                                                                                                                                                                                                                              | pfm_top_i/dynamic_region/inner_update_mm0_2/inst/gmem_m_axi_U/bus_write/buff_wdata/a_buffer_5_4_load_21_reg_181393[31]_i_1_bufg_place/O                                                                                                                                                                                                                                                          | pfm_top_i/dynamic_region/inner_update_mm0_2/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[401]                                                                                                                                                                                                                                                                             | RM active (24)                  |
| g57       | src52     | BUFGCE/O        | PBlock         | BUFGCE_X0Y231 | X4Y9         | X4Y9      | n/a               |                28 |           0 |            8192 |          n/a | n/a                                                                                                                                                                                                                                                                                                                                                                                              | pfm_top_i/dynamic_region/inner_update_mm0_2/inst/tmp211_reg_166270[31]_i_1_bufg_place/O                                                                                                                                                                                                                                                                                                          | pfm_top_i/dynamic_region/inner_update_mm0_2/inst/tmp211_reg_166270[31]_i_1_n_4                                                                                                                                                                                                                                                                                                    | RM active (28)                  |
| g58       | src53     | BUFGCE/O        | PBlock         | BUFGCE_X0Y234 | X4Y9         | X4Y9      | n/a               |                26 |           0 |            4096 |          n/a | n/a                                                                                                                                                                                                                                                                                                                                                                                              | pfm_top_i/dynamic_region/inner_update_mm0_2/inst/tmp52_reg_167025[31]_i_1_bufg_place/O                                                                                                                                                                                                                                                                                                           | pfm_top_i/dynamic_region/inner_update_mm0_2/inst/tmp52_reg_167025[31]_i_1_n_4                                                                                                                                                                                                                                                                                                     | RM active (26),RM reserved (2)  |
| g59       | src54     | BUFGCE/O        | PBlock         | BUFGCE_X0Y236 | X4Y9         | X4Y9      | n/a               |                28 |           0 |           14336 |          n/a | n/a                                                                                                                                                                                                                                                                                                                                                                                              | pfm_top_i/dynamic_region/inner_update_mm0_2/inst/tmp_259_reg_164545[31]_i_1_bufg_place/O                                                                                                                                                                                                                                                                                                         | pfm_top_i/dynamic_region/inner_update_mm0_2/inst/tmp_259_reg_164545[31]_i_1_n_4                                                                                                                                                                                                                                                                                                   | RM active (28)                  |
| g60       | src55     | BUFGCE/O        | PBlock         | BUFGCE_X0Y237 | X4Y9         | X4Y9      | n/a               |                25 |           0 |            3757 |          n/a | n/a                                                                                                                                                                                                                                                                                                                                                                                              | pfm_top_i/dynamic_region/inner_update_mm0_2/inst/tmp_418_reg_161364[31]_i_1_bufg_place/O                                                                                                                                                                                                                                                                                                         | pfm_top_i/dynamic_region/inner_update_mm0_2/inst/tmp_418_reg_161364[31]_i_1_n_4                                                                                                                                                                                                                                                                                                   | RM active (25),RM reserved (1)  |
| g61       | src56     | BUFGCE/O        | PBlock         | BUFGCE_X0Y59  | X4Y2         | X4Y2      | n/a               |                 8 |           0 |            2048 |          n/a | n/a                                                                                                                                                                                                                                                                                                                                                                                              | pfm_top_i/dynamic_region/left_update_1/inst/a_buffer_6_4_load_reg_9791[31]_i_1_bufg_place/O                                                                                                                                                                                                                                                                                                      | pfm_top_i/dynamic_region/left_update_1/inst/a_buffer_0_0_load_reg_92710                                                                                                                                                                                                                                                                                                           | RM active (8),RM reserved (7)   |
| g62       | src57     | BUFGCE/O        | PBlock         | BUFGCE_X0Y69  | X4Y2         | X4Y2      | n/a               |                 8 |           0 |            2048 |          n/a | n/a                                                                                                                                                                                                                                                                                                                                                                                              | pfm_top_i/dynamic_region/left_update_1/inst/tmp_87_reg_9716[31]_i_1_bufg_place/O                                                                                                                                                                                                                                                                                                                 | pfm_top_i/dynamic_region/left_update_1/inst/tmp_87_reg_9716[31]_i_1_n_3                                                                                                                                                                                                                                                                                                           | RM active (8),RM reserved (7)   |
| g63       | src58     | BUFGCE/O        | PBlock         | BUFGCE_X0Y53  | X4Y2         | X4Y2      | n/a               |                 9 |           0 |            2048 |          n/a | n/a                                                                                                                                                                                                                                                                                                                                                                                              | pfm_top_i/dynamic_region/left_update_1/inst/tmp_92_reg_10141[31]_i_1_bufg_place/O                                                                                                                                                                                                                                                                                                                | pfm_top_i/dynamic_region/left_update_1/inst/tmp_92_reg_10141[31]_i_1_n_3                                                                                                                                                                                                                                                                                                          | RM active (9),RM reserved (6)   |
| g64       | src59     | BUFGCE/O        | PBlock         | BUFGCE_X0Y10  | X4Y0         | X4Y0      | n/a               |                 4 |           0 |            1792 |          n/a | n/a                                                                                                                                                                                                                                                                                                                                                                                              | pfm_top_i/dynamic_region/lu_1/inst/ap_enable_reg_pp1_iter10_reg_bufg_place/O                                                                                                                                                                                                                                                                                                                     | pfm_top_i/dynamic_region/lu_1/inst/ap_enable_reg_pp1_iter10                                                                                                                                                                                                                                                                                                                       | RM active (4),RM reserved (6)   |
| g65       | src60     | BUFGCE/O        | PBlock         | BUFGCE_X0Y67  | X4Y2         | X4Y2      | n/a               |                10 |           0 |           28573 |          n/a | n/a                                                                                                                                                                                                                                                                                                                                                                                              | pfm_top_i/dynamic_region/lu_1/inst/grp_update_block_1_fu_17862/ap_ce_reg_BUFG_inst/O                                                                                                                                                                                                                                                                                                             | pfm_top_i/dynamic_region/lu_1/inst/grp_update_block_1_fu_17862/ap_ce_reg_BUFG                                                                                                                                                                                                                                                                                                     | RM active (10),RM reserved (1)  |
| g66       | src61     | BUFGCE/O        | PBlock         | BUFGCE_X0Y27  | X4Y1         | X4Y1      | n/a               |                 6 |           0 |            2611 |          n/a | n/a                                                                                                                                                                                                                                                                                                                                                                                              | pfm_top_i/dynamic_region/lu_1/inst/grp_update_block_1_fu_17862/a_1_5_read_int_reg[31]_i_1_bufg_place/O                                                                                                                                                                                                                                                                                           | pfm_top_i/dynamic_region/lu_1/inst/grp_update_block_1_fu_17862/grp_update_block_1_fu_17862_ap_ce                                                                                                                                                                                                                                                                                  | RM active (6),RM reserved (4)   |
| g67       | src62     | BUFGCE/O        | PBlock         | BUFGCE_X0Y31  | X4Y1         | X4Y1      | n/a               |                 6 |           0 |            2048 |          n/a | n/a                                                                                                                                                                                                                                                                                                                                                                                              | pfm_top_i/dynamic_region/lu_1/inst/reg_18641[31]_i_1_bufg_place/O                                                                                                                                                                                                                                                                                                                                | pfm_top_i/dynamic_region/lu_1/inst/reg_183560                                                                                                                                                                                                                                                                                                                                     | RM active (6),RM reserved (4)   |
| g68       | src63     | BUFGCE/O        | PBlock         | BUFGCE_X0Y63  | X4Y2         | X4Y2      | n/a               |                 9 |           0 |            2304 |          n/a | n/a                                                                                                                                                                                                                                                                                                                                                                                              | pfm_top_i/dynamic_region/top_update_1/inst/a_buffer_7_6_load_reg_10143[31]_i_1_bufg_place/O                                                                                                                                                                                                                                                                                                      | pfm_top_i/dynamic_region/top_update_1/inst/a_buffer_0_0_load_reg_95230                                                                                                                                                                                                                                                                                                            | RM active (9)                   |
| g69       | src64     | BUFGCE/O        | PBlock         | BUFGCE_X0Y65  | X4Y2         | X4Y2      | n/a               |                 8 |           0 |            1792 |          n/a | n/a                                                                                                                                                                                                                                                                                                                                                                                              | pfm_top_i/dynamic_region/top_update_1/inst/tmp_123_reg_10148[31]_i_1_bufg_place/O                                                                                                                                                                                                                                                                                                                | pfm_top_i/dynamic_region/top_update_1/inst/tmp_123_reg_10148[31]_i_1_n_3                                                                                                                                                                                                                                                                                                          | RM active (8)                   |
| g70       | src65     | BUFGCE/O        | PBlock         | BUFGCE_X0Y70  | X4Y2         | X4Y2      | n/a               |                 8 |           0 |            2048 |          n/a | n/a                                                                                                                                                                                                                                                                                                                                                                                              | pfm_top_i/dynamic_region/top_update_1/inst/tmp_124_reg_10473[31]_i_1_bufg_place/O                                                                                                                                                                                                                                                                                                                | pfm_top_i/dynamic_region/top_update_1/inst/tmp_124_reg_10473[31]_i_1_n_3                                                                                                                                                                                                                                                                                                          | RM active (8)                   |
+-----------+-----------+-----------------+----------------+---------------+--------------+-----------+-------------------+-------------------+-------------+-----------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** PR Clock Type column represents the clock spine usage in the clock regions (by module requirement)
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the driver. Please check for potential conflicts.
***** In Root column, symbol '(U)' indicates that the Root value matches the USER_CLOCK_ROOT (user-assigned root)


3. Global Clock Source Details
------------------------------

+-----------+-----------+------------------------+----------------------+---------------------+--------------+-------------+-----------------+---------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Source Id | Global Id | Driver Type/Pin        | Constraint           | Site                | Clock Region | Clock Loads | Non-Clock Loads | Source Clock Period | Source Clock                                                                                                                                                                                                                                                                                                                                                                    | Driver Pin                                                                                                                                                                                                                                                                                                                                                                      | Net                                                                                                                                                                                                                                                                                                                | PR Clock Source    |
+-----------+-----------+------------------------+----------------------+---------------------+--------------+-------------+-----------------+---------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| src0      | g0        | MMCME4_ADV/CLKOUT0     | MMCM_X0Y8*           | MMCM_X0Y8           | X4Y8         |           1 |               0 |               5.000 | clk_out1_pfm_top_clkwiz_kernel_0                                                                                                                                                                                                                                                                                                                                                | pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0                                                                                                                                                                                                                                                                        | pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_pfm_top_clkwiz_kernel_0                                                                                                                                                                                                  | Static             |
| src1      | g1        | GTYE4_CHANNEL/TXOUTCLK | GTYE4_CHANNEL_X1Y15* | GTYE4_CHANNEL_X1Y15 | X7Y3         |           7 |               0 |               2.000 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[3] | Static             |
| src1      | g2        | GTYE4_CHANNEL/TXOUTCLK | GTYE4_CHANNEL_X1Y15* | GTYE4_CHANNEL_X1Y15 | X7Y3         |           7 |               0 |               2.000 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[3] | Static             |
| src1      | g3        | GTYE4_CHANNEL/TXOUTCLK | GTYE4_CHANNEL_X1Y15* | GTYE4_CHANNEL_X1Y15 | X7Y3         |           7 |               0 |               2.000 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[3] | Static             |
| src1      | g4        | GTYE4_CHANNEL/TXOUTCLK | GTYE4_CHANNEL_X1Y15* | GTYE4_CHANNEL_X1Y15 | X7Y3         |           7 |               0 |               2.000 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[3] | Static             |
| src1      | g5        | GTYE4_CHANNEL/TXOUTCLK | GTYE4_CHANNEL_X1Y15* | GTYE4_CHANNEL_X1Y15 | X7Y3         |           7 |               0 |               2.000 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[3] | Static             |
| src1      | g6        | GTYE4_CHANNEL/TXOUTCLK | GTYE4_CHANNEL_X1Y15* | GTYE4_CHANNEL_X1Y15 | X7Y3         |           7 |               0 |               2.000 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[3] | Static             |
| src2      | g7        | MMCME4_ADV/CLKOUT0     | MMCM_X0Y1*           | MMCM_X0Y1           | X4Y1         |           1 |               0 |               3.332 | mmcm_clkout0                                                                                                                                                                                                                                                                                                                                                                    | pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0                                                                                                                                                                                                                                                 | pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00/inst/u_ddr4_infrastructure/mmcm_clkout0                                                                                                                                                                                                           | RM: dynamic_region |
| src3      | g8        | PLLE4_ADV/CLKOUT0      | PLL_X0Y6*            | PLL_X0Y6            | X4Y3         |           1 |               0 |              20.000 | clk_out1_pfm_top_clkwiz_sysclks_0                                                                                                                                                                                                                                                                                                                                               | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/plle4_adv_inst/CLKOUT0                                                                                                                                                                                                                                                                                                | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1_pfm_top_clkwiz_sysclks_0                                                                                                                                                                                                                        | Static             |
| src4      | g9        | MMCME4_ADV/CLKOUT0     | MMCM_X0Y3*           | MMCM_X0Y3           | X4Y3         |           1 |               0 |               2.222 | clk_out1_pfm_top_clkwiz_hbm_aclk_0                                                                                                                                                                                                                                                                                                                                              | pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0                                                                                                                                                                                                                                                                      | pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_pfm_top_clkwiz_hbm_aclk_0                                                                                                                                                                                              | Static             |
| src5      | g10       | IBUFDS_GTE4/ODIV2      | GTYE4_COMMON_X1Y1*   | GTYE4_COMMON_X1Y1   | X7Y1         |           2 |               0 |              10.000 | ref_clk                                                                                                                                                                                                                                                                                                                                                                         | pfm_top_i/static_region/base_clocking/buf_refclk_ibuf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2                                                                                                                                                                                                                                                                 | pfm_top_i/static_region/base_clocking/buf_refclk_ibuf/U0/IBUF_DS_ODIV2[0]                                                                                                                                                                                                                                          | Static             |
| src6      | g11       | PLLE4_ADV/CLKOUT0      | PLL_X0Y23*           | PLL_X0Y23           | X4Y11        |           1 |               0 |              20.000 | clk_out1_pfm_top_clk_wiz_0_0                                                                                                                                                                                                                                                                                                                                                    | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0                                                                                                                                                                                                                                                                                                     | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1_pfm_top_clk_wiz_0_0                                                                                                                                                                                                                                  | Static             |
| src7      | g12       | PLLE4_ADV/CLKOUT0      | PLL_X0Y20*           | PLL_X0Y20           | X4Y10        |           1 |               0 |               4.000 | clk_out1_pfm_top_clkwiz_scheduler_0                                                                                                                                                                                                                                                                                                                                             | pfm_top_i/static_region/base_clocking/clkwiz_scheduler/inst/plle4_adv_inst/CLKOUT0                                                                                                                                                                                                                                                                                              | pfm_top_i/static_region/base_clocking/clkwiz_scheduler/inst/clk_out1_pfm_top_clkwiz_scheduler_0                                                                                                                                                                                                                    | Static             |
| src8      | g13       | MMCME4_ADV/CLKOUT6     | MMCM_X0Y1*           | MMCM_X0Y1           | X4Y1         |           1 |               0 |               6.664 | mmcm_clkout6                                                                                                                                                                                                                                                                                                                                                                    | pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6                                                                                                                                                                                                                                                 | pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00/inst/u_ddr4_infrastructure/mmcm_clkout6                                                                                                                                                                                                           | RM: dynamic_region |
| src9      | g14       | FDRE/Q                 | SLICE_X223Y531*      | SLICE_X223Y531      | X7Y8         |           1 |               1 |             160.000 | pfm_top_i/static_region/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q                                                                                                                                                                                                                                                                                            | pfm_top_i/static_region/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q                                                                                                                                                                                                                                                                                            | pfm_top_i/static_region/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck                                                                                                                                                                                                                                       | Static             |
| src10     | g15       | BUFGCE/O               | BUFGCE_X0Y82*        | BUFGCE_X0Y82        | X4Y3         |          59 |               1 |             160.000 | pfm_top_i/static_region/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q                                                                                                                                                                                                                                                                                            | pfm_top_i/static_region/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O                                                                                                                                                                                                                                                                                          | pfm_top_i/static_region/mgmt_debug_bridge/inst/bsip/inst/tck                                                                                                                                                                                                                                                       | Static             |
| src11     | g15       | BUFGCE/O               | BUFGCE_X0Y75*        | BUFGCE_X0Y75        | X4Y3         |           0 |               0 |              50.000 | pfm_top_i/static_region/jtag_fallback/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK                                                                                                                                                                                                                                             | pfm_top_i/static_region/jtag_fallback/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.u_bufg_icon_tck/O                                                                                                                                                                                                                                                                            | pfm_top_i/static_region/jtag_fallback/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.itck_i                                                                                                                                                                                                                          | Static             |
| src12     | g16       | PLLE4_ADV/CLKOUT0      | PLL_X0Y7*            | PLL_X0Y7            | X4Y3         |           1 |               0 |              10.000 | clk_out1_pfm_top_clkwiz_pcie_0                                                                                                                                                                                                                                                                                                                                                  | pfm_top_i/static_region/base_clocking/clkwiz_pcie/inst/plle4_adv_inst/CLKOUT0                                                                                                                                                                                                                                                                                                   | pfm_top_i/static_region/base_clocking/clkwiz_pcie/inst/clk_out1_pfm_top_clkwiz_pcie_0                                                                                                                                                                                                                              | Static             |
| src13     | g17       | LUT6/O                 | SLICE_X206Y511*      | SLICE_X206Y511      | X7Y8         |           1 |               0 |             160.000 | pfm_top_i/static_region/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q                                                                                                                                                                                                                                                                                            | pfm_top_i/static_region/mgmt_debug_hub/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_drck[1]_INST_0/O                                                                                                                                                                                                                                                         | pfm_top_i/static_region/mgmt_debug_hub/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_drck[1]                                                                                                                                                                                                     | Static             |
| src14     | g18       | BSCANE2/TCK            | CONFIG_SITE_X0Y0*    | CONFIG_SITE_X0Y0    | X7Y1         |           1 |               0 |              50.000 | pfm_top_i/static_region/jtag_fallback/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK                                                                                                                                                                                                                                             | pfm_top_i/static_region/jtag_fallback/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK                                                                                                                                                                                                                                                      | pfm_top_i/static_region/jtag_fallback/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/BSCAN_SWITCH.N_EXT_BSCAN.tck_bs                                                                                                                                                                                      | Static             |
| src15     | g19       | FDRE/Q                 | SLICE_X228Y587*      | SLICE_X228Y587      | X7Y9         |           1 |               1 |             160.000 | pfm_top_i/static_region/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q                                                                                                                                                                                                                                                                                            | pfm_top_i/static_region/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q                                                                                                                                                                                                                                                                                            | pfm_top_i/static_region/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck                                                                                                                                                                                                                                       | Static             |
| src16     | g20       | LUT3/O                 | SLICE_X206Y165*      | SLICE_X206Y165      | X7Y2         |           1 |               7 |             160.000 | pfm_top_i/static_region/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q                                                                                                                                                                                                                                                             | pfm_top_i/static_region/mgmt_debug_bridge/inst/bs_mux/inst/update_INST_0/O                                                                                                                                                                                                                                                                                                      | pfm_top_i/static_region/mgmt_debug_bridge/inst/bs_mux/inst/update                                                                                                                                                                                                                                                  | Static             |
| src17     | g21       | IBUFCTRL/O             | IOB_X0Y593*          | IOB_X0Y593          | X4Y11        |           1 |               0 |              10.000 | xmc_clk_p                                                                                                                                                                                                                                                                                                                                                                       | pfm_top_i/static_region/base_clocking/xmc_clk_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O                                                                                                                                                                                                                                                                         | pfm_top_i/static_region/base_clocking/xmc_clk_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O                                                                                                                                                                                                                          | Static             |
| src18     | g22       | MMCME4_ADV/CLKOUT0     | MMCM_X0Y11*          | MMCM_X0Y11          | X4Y11        |           1 |               0 |               2.000 | clk_out1_pfm_top_clkwiz_kernel2_0                                                                                                                                                                                                                                                                                                                                               | pfm_top_i/static_region/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0                                                                                                                                                                                                                                                                       | pfm_top_i/static_region/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_pfm_top_clkwiz_kernel2_0                                                                                                                                                                                                | Static             |
| src19     | g23       | GTYE4_CHANNEL/TXOUTCLK | GTYE4_CHANNEL_X1Y0*  | GTYE4_CHANNEL_X1Y0  | X7Y0         |           2 |               0 |               2.000 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[0] | Static             |
| src20     | g24       | GTYE4_CHANNEL/TXOUTCLK | GTYE4_CHANNEL_X1Y10* | GTYE4_CHANNEL_X1Y10 | X7Y2         |           2 |               0 |               2.000 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[2] | Static             |
| src21     | g25       | GTYE4_CHANNEL/TXOUTCLK | GTYE4_CHANNEL_X1Y11* | GTYE4_CHANNEL_X1Y11 | X7Y2         |           2 |               0 |               2.000 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[3] | Static             |
| src22     | g26       | GTYE4_CHANNEL/TXOUTCLK | GTYE4_CHANNEL_X1Y12* | GTYE4_CHANNEL_X1Y12 | X7Y3         |           2 |               0 |               2.000 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[0] | Static             |
| src23     | g27       | GTYE4_CHANNEL/TXOUTCLK | GTYE4_CHANNEL_X1Y13* | GTYE4_CHANNEL_X1Y13 | X7Y3         |           2 |               0 |               2.000 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[1] | Static             |
| src24     | g28       | GTYE4_CHANNEL/TXOUTCLK | GTYE4_CHANNEL_X1Y14* | GTYE4_CHANNEL_X1Y14 | X7Y3         |           2 |               0 |               2.000 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[2] | Static             |
| src25     | g29       | GTYE4_CHANNEL/TXOUTCLK | GTYE4_CHANNEL_X1Y1*  | GTYE4_CHANNEL_X1Y1  | X7Y0         |           2 |               0 |               2.000 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[1] | Static             |
| src26     | g30       | GTYE4_CHANNEL/TXOUTCLK | GTYE4_CHANNEL_X1Y2*  | GTYE4_CHANNEL_X1Y2  | X7Y0         |           2 |               0 |               2.000 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[2] | Static             |
| src27     | g31       | GTYE4_CHANNEL/TXOUTCLK | GTYE4_CHANNEL_X1Y3*  | GTYE4_CHANNEL_X1Y3  | X7Y0         |           2 |               0 |               2.000 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[3] | Static             |
| src28     | g32       | GTYE4_CHANNEL/TXOUTCLK | GTYE4_CHANNEL_X1Y4*  | GTYE4_CHANNEL_X1Y4  | X7Y1         |           2 |               0 |               2.000 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[0] | Static             |
| src29     | g33       | GTYE4_CHANNEL/TXOUTCLK | GTYE4_CHANNEL_X1Y5*  | GTYE4_CHANNEL_X1Y5  | X7Y1         |           2 |               0 |               2.000 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[1] | Static             |
| src30     | g34       | GTYE4_CHANNEL/TXOUTCLK | GTYE4_CHANNEL_X1Y6*  | GTYE4_CHANNEL_X1Y6  | X7Y1         |           2 |               0 |               2.000 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[2] | Static             |
| src31     | g35       | GTYE4_CHANNEL/TXOUTCLK | GTYE4_CHANNEL_X1Y7*  | GTYE4_CHANNEL_X1Y7  | X7Y1         |           2 |               0 |               2.000 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[3] | Static             |
| src32     | g36       | GTYE4_CHANNEL/TXOUTCLK | GTYE4_CHANNEL_X1Y8*  | GTYE4_CHANNEL_X1Y8  | X7Y2         |           2 |               0 |               2.000 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[0] | Static             |
| src33     | g37       | GTYE4_CHANNEL/TXOUTCLK | GTYE4_CHANNEL_X1Y9*  | GTYE4_CHANNEL_X1Y9  | X7Y2         |           2 |               0 |               2.000 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[1] | Static             |
| src34     | g38       | IBUFCTRL/O             | IOB_X0Y75*           | IOB_X0Y75           | X4Y1         |           2 |               0 |               9.996 | c0_sys_clk_p                                                                                                                                                                                                                                                                                                                                                                    | pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O                                                                                                                                                                                                        | pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/O                                                                                                                                                         | RM: dynamic_region |
| src34     | g39       | IBUFCTRL/O             | IOB_X0Y75*           | IOB_X0Y75           | X4Y1         |           2 |               0 |               9.996 | c0_sys_clk_p                                                                                                                                                                                                                                                                                                                                                                    | pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O                                                                                                                                                                                                        | pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/O                                                                                                                                                         | RM: dynamic_region |
| src35     | g40       | LUT2/O                 | PBlock               | SLICE_X110Y358      | X3Y5         |           1 |               0 |                     |                                                                                                                                                                                                                                                                                                                                                                                 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/gmem_m_axi_U/bus_write/buff_wdata/a_buffer_6_3_load_7_reg_173025[31]_i_1/O                                                                                                                                                                                                                                                     | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[394]_99[0]_bufg_place                                                                                                                                                                                             | RM: dynamic_region |
| src36     | g41       | LUT2/O                 | PBlock               | SLICE_X109Y358      | X3Y5         |           1 |               0 |                     |                                                                                                                                                                                                                                                                                                                                                                                 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/gmem_m_axi_U/bus_write/buff_wdata/a_buffer_6_3_load_9_reg_174235[31]_i_1/O                                                                                                                                                                                                                                                     | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[395][0]_bufg_place                                                                                                                                                                                                | RM: dynamic_region |
| src37     | g42       | LUT2/O                 | PBlock               | SLICE_X108Y359      | X3Y5         |           1 |               3 |                     |                                                                                                                                                                                                                                                                                                                                                                                 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/gmem_m_axi_U/bus_write/buff_wdata/a_buffer_6_3_load_13_reg_176649[31]_i_1/O                                                                                                                                                                                                                                                    | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[397]_rep_bufg_place                                                                                                                                                                                               | RM: dynamic_region |
| src38     | g43       | LUT2/O                 | PBlock               | SLICE_X108Y359      | X3Y5         |           1 |               3 |                     |                                                                                                                                                                                                                                                                                                                                                                                 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/gmem_m_axi_U/bus_write/buff_wdata/a_buffer_5_4_load_17_reg_178984[31]_i_1/O                                                                                                                                                                                                                                                    | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[399]_bufg_place                                                                                                                                                                                                   | RM: dynamic_region |
| src39     | g44       | LUT2/O                 | PBlock               | SLICE_X110Y359      | X3Y5         |           1 |               3 |                     |                                                                                                                                                                                                                                                                                                                                                                                 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/gmem_m_axi_U/bus_write/buff_wdata/a_buffer_5_4_load_21_reg_181393[31]_i_1/O                                                                                                                                                                                                                                                    | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[401]_bufg_place                                                                                                                                                                                                   | RM: dynamic_region |
| src40     | g45       | LUT2/O                 | PBlock               | SLICE_X109Y358      | X3Y5         |           1 |               0 |                     |                                                                                                                                                                                                                                                                                                                                                                                 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/gmem_m_axi_U/bus_write/buff_wdata/a_buffer_5_4_load_23_reg_182593[31]_i_1/O                                                                                                                                                                                                                                                    | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[402]_rep__3[0]_bufg_place                                                                                                                                                                                         | RM: dynamic_region |
| src41     | g46       | LUT2/O                 | PBlock               | SLICE_X108Y359      | X3Y5         |           1 |               0 |                     |                                                                                                                                                                                                                                                                                                                                                                                 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/gmem_m_axi_U/bus_write/buff_wdata/a_buffer_5_4_load_25_reg_183798[31]_i_1/O                                                                                                                                                                                                                                                    | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[403]_0[0]_bufg_place                                                                                                                                                                                              | RM: dynamic_region |
| src42     | g47       | LUT6/O                 | PBlock               | SLICE_X114Y351      | X3Y5         |           1 |               0 |                     |                                                                                                                                                                                                                                                                                                                                                                                 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/gmem_m_axi_U/bus_write/buff_wdata/a_buffer_5_4_load_19_reg_180193[31]_i_1/O                                                                                                                                                                                                                                                    | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/gmem_m_axi_U/bus_write/buff_wdata/full_n_reg_rep_2[0]_bufg_place                                                                                                                                                                                                  | RM: dynamic_region |
| src43     | g48       | LUT1/O                 | PBlock               | SLICE_X76Y357       | X2Y5         |           1 |               0 |                     |                                                                                                                                                                                                                                                                                                                                                                                 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/tmp211_reg_166270[31]_i_1/O                                                                                                                                                                                                                                                                                                    | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/tmp211_reg_166270[31]_i_1_n_4_bufg_place                                                                                                                                                                                                                          | RM: dynamic_region |
| src44     | g49       | LUT1/O                 | PBlock               | SLICE_X77Y356       | X2Y5         |           1 |               0 |                     |                                                                                                                                                                                                                                                                                                                                                                                 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/tmp52_reg_167025[31]_i_1/O                                                                                                                                                                                                                                                                                                     | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/tmp52_reg_167025[31]_i_1_n_4_bufg_place                                                                                                                                                                                                                           | RM: dynamic_region |
| src45     | g50       | LUT1/O                 | PBlock               | SLICE_X71Y366       | X2Y6         |           1 |             238 |                     |                                                                                                                                                                                                                                                                                                                                                                                 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/tmp_259_reg_164545[31]_i_1/O                                                                                                                                                                                                                                                                                                   | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/tmp_259_reg_164545[31]_i_1_n_4_bufg_place                                                                                                                                                                                                                         | RM: dynamic_region |
| src46     | g51       | LUT1/O                 | PBlock               | SLICE_X44Y364       | X1Y6         |           1 |             234 |                     |                                                                                                                                                                                                                                                                                                                                                                                 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/tmp_418_reg_161364[31]_i_1/O                                                                                                                                                                                                                                                                                                   | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/tmp_418_reg_161364[31]_i_1_n_4_bufg_place                                                                                                                                                                                                                         | RM: dynamic_region |
| src47     | g52       | LUT2/O                 | PBlock               | SLICE_X111Y587      | X3Y9         |           1 |               0 |                     |                                                                                                                                                                                                                                                                                                                                                                                 | pfm_top_i/dynamic_region/inner_update_mm0_2/inst/gmem_m_axi_U/bus_write/buff_wdata/a_buffer_6_3_load_7_reg_173025[31]_i_1/O                                                                                                                                                                                                                                                     | pfm_top_i/dynamic_region/inner_update_mm0_2/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[394]_99[0]_bufg_place                                                                                                                                                                                             | RM: dynamic_region |
| src48     | g53       | LUT2/O                 | PBlock               | SLICE_X117Y587      | X4Y9         |           1 |               0 |                     |                                                                                                                                                                                                                                                                                                                                                                                 | pfm_top_i/dynamic_region/inner_update_mm0_2/inst/gmem_m_axi_U/bus_write/buff_wdata/a_buffer_6_3_load_9_reg_174235[31]_i_1/O                                                                                                                                                                                                                                                     | pfm_top_i/dynamic_region/inner_update_mm0_2/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[395][0]_bufg_place                                                                                                                                                                                                | RM: dynamic_region |
| src49     | g54       | LUT2/O                 | PBlock               | SLICE_X110Y585      | X3Y9         |           1 |               3 |                     |                                                                                                                                                                                                                                                                                                                                                                                 | pfm_top_i/dynamic_region/inner_update_mm0_2/inst/gmem_m_axi_U/bus_write/buff_wdata/a_buffer_6_3_load_13_reg_176649[31]_i_1/O                                                                                                                                                                                                                                                    | pfm_top_i/dynamic_region/inner_update_mm0_2/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[397]_rep_bufg_place                                                                                                                                                                                               | RM: dynamic_region |
| src50     | g55       | LUT2/O                 | PBlock               | SLICE_X109Y587      | X3Y9         |           1 |               3 |                     |                                                                                                                                                                                                                                                                                                                                                                                 | pfm_top_i/dynamic_region/inner_update_mm0_2/inst/gmem_m_axi_U/bus_write/buff_wdata/a_buffer_5_4_load_17_reg_178984[31]_i_1/O                                                                                                                                                                                                                                                    | pfm_top_i/dynamic_region/inner_update_mm0_2/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[399]_bufg_place                                                                                                                                                                                                   | RM: dynamic_region |
| src51     | g56       | LUT2/O                 | PBlock               | SLICE_X111Y585      | X3Y9         |           1 |               3 |                     |                                                                                                                                                                                                                                                                                                                                                                                 | pfm_top_i/dynamic_region/inner_update_mm0_2/inst/gmem_m_axi_U/bus_write/buff_wdata/a_buffer_5_4_load_21_reg_181393[31]_i_1/O                                                                                                                                                                                                                                                    | pfm_top_i/dynamic_region/inner_update_mm0_2/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[401]_bufg_place                                                                                                                                                                                                   | RM: dynamic_region |
| src52     | g57       | LUT1/O                 | PBlock               | SLICE_X104Y596      | X3Y9         |           1 |               0 |                     |                                                                                                                                                                                                                                                                                                                                                                                 | pfm_top_i/dynamic_region/inner_update_mm0_2/inst/tmp211_reg_166270[31]_i_1/O                                                                                                                                                                                                                                                                                                    | pfm_top_i/dynamic_region/inner_update_mm0_2/inst/tmp211_reg_166270[31]_i_1_n_4_bufg_place                                                                                                                                                                                                                          | RM: dynamic_region |
| src53     | g58       | LUT1/O                 | PBlock               | SLICE_X104Y596      | X3Y9         |           1 |               0 |                     |                                                                                                                                                                                                                                                                                                                                                                                 | pfm_top_i/dynamic_region/inner_update_mm0_2/inst/tmp52_reg_167025[31]_i_1/O                                                                                                                                                                                                                                                                                                     | pfm_top_i/dynamic_region/inner_update_mm0_2/inst/tmp52_reg_167025[31]_i_1_n_4_bufg_place                                                                                                                                                                                                                           | RM: dynamic_region |
| src54     | g59       | LUT1/O                 | PBlock               | SLICE_X104Y595      | X3Y9         |           1 |               0 |                     |                                                                                                                                                                                                                                                                                                                                                                                 | pfm_top_i/dynamic_region/inner_update_mm0_2/inst/tmp_259_reg_164545[31]_i_1/O                                                                                                                                                                                                                                                                                                   | pfm_top_i/dynamic_region/inner_update_mm0_2/inst/tmp_259_reg_164545[31]_i_1_n_4_bufg_place                                                                                                                                                                                                                         | RM: dynamic_region |
| src55     | g60       | LUT1/O                 | PBlock               | SLICE_X83Y658       | X2Y10        |           1 |             339 |                     |                                                                                                                                                                                                                                                                                                                                                                                 | pfm_top_i/dynamic_region/inner_update_mm0_2/inst/tmp_418_reg_161364[31]_i_1/O                                                                                                                                                                                                                                                                                                   | pfm_top_i/dynamic_region/inner_update_mm0_2/inst/tmp_418_reg_161364[31]_i_1_n_4_bufg_place                                                                                                                                                                                                                         | RM: dynamic_region |
| src56     | g61       | LUT2/O                 | PBlock               | SLICE_X43Y178       | X1Y2         |           1 |               0 |                     |                                                                                                                                                                                                                                                                                                                                                                                 | pfm_top_i/dynamic_region/left_update_1/inst/a_buffer_6_4_load_reg_9791[31]_i_1/O                                                                                                                                                                                                                                                                                                | pfm_top_i/dynamic_region/left_update_1/inst/a_buffer_0_0_load_reg_92710_bufg_place                                                                                                                                                                                                                                 | RM: dynamic_region |
| src57     | g62       | LUT1/O                 | PBlock               | SLICE_X43Y178       | X1Y2         |           1 |               0 |                     |                                                                                                                                                                                                                                                                                                                                                                                 | pfm_top_i/dynamic_region/left_update_1/inst/tmp_87_reg_9716[31]_i_1/O                                                                                                                                                                                                                                                                                                           | pfm_top_i/dynamic_region/left_update_1/inst/tmp_87_reg_9716[31]_i_1_n_3_bufg_place                                                                                                                                                                                                                                 | RM: dynamic_region |
| src58     | g63       | LUT1/O                 | PBlock               | SLICE_X44Y182       | X1Y3         |           1 |               0 |                     |                                                                                                                                                                                                                                                                                                                                                                                 | pfm_top_i/dynamic_region/left_update_1/inst/tmp_92_reg_10141[31]_i_1/O                                                                                                                                                                                                                                                                                                          | pfm_top_i/dynamic_region/left_update_1/inst/tmp_92_reg_10141[31]_i_1_n_3_bufg_place                                                                                                                                                                                                                                | RM: dynamic_region |
| src59     | g64       | FDRE/Q                 | PBlock               | SLICE_X53Y12        | X1Y0         |           1 |               0 |                     |                                                                                                                                                                                                                                                                                                                                                                                 | pfm_top_i/dynamic_region/lu_1/inst/ap_enable_reg_pp1_iter10_reg/Q                                                                                                                                                                                                                                                                                                               | pfm_top_i/dynamic_region/lu_1/inst/ap_enable_reg_pp1_iter10_bufg_place                                                                                                                                                                                                                                             | RM: dynamic_region |
| src60     | g65       | FDRE/Q                 | PBlock               | SLICE_X115Y136      | X3Y2         |           1 |               0 |                     |                                                                                                                                                                                                                                                                                                                                                                                 | pfm_top_i/dynamic_region/lu_1/inst/grp_update_block_1_fu_17862/ap_ce_reg_reg_lopt_replica/Q                                                                                                                                                                                                                                                                                     | pfm_top_i/dynamic_region/lu_1/inst/grp_update_block_1_fu_17862/Q_replN                                                                                                                                                                                                                                             | RM: dynamic_region |
| src61     | g66       | LUT2/O                 | PBlock               | SLICE_X26Y67        | X0Y1         |           1 |               2 |                     |                                                                                                                                                                                                                                                                                                                                                                                 | pfm_top_i/dynamic_region/lu_1/inst/grp_update_block_1_fu_17862/a_1_5_read_int_reg[31]_i_1/O                                                                                                                                                                                                                                                                                     | pfm_top_i/dynamic_region/lu_1/inst/grp_update_block_1_fu_17862/grp_update_block_1_fu_17862_ap_ce_bufg_place                                                                                                                                                                                                        | RM: dynamic_region |
| src62     | g67       | LUT5/O                 | PBlock               | SLICE_X27Y68        | X0Y1         |           1 |               0 |                     |                                                                                                                                                                                                                                                                                                                                                                                 | pfm_top_i/dynamic_region/lu_1/inst/reg_18641[31]_i_1/O                                                                                                                                                                                                                                                                                                                          | pfm_top_i/dynamic_region/lu_1/inst/reg_183560_bufg_place                                                                                                                                                                                                                                                           | RM: dynamic_region |
| src63     | g68       | LUT2/O                 | PBlock               | SLICE_X137Y190      | X4Y3         |           1 |               0 |                     |                                                                                                                                                                                                                                                                                                                                                                                 | pfm_top_i/dynamic_region/top_update_1/inst/a_buffer_7_6_load_reg_10143[31]_i_1/O                                                                                                                                                                                                                                                                                                | pfm_top_i/dynamic_region/top_update_1/inst/a_buffer_0_0_load_reg_95230_bufg_place                                                                                                                                                                                                                                  | RM: dynamic_region |
| src64     | g69       | LUT1/O                 | PBlock               | SLICE_X137Y190      | X4Y3         |           1 |               0 |                     |                                                                                                                                                                                                                                                                                                                                                                                 | pfm_top_i/dynamic_region/top_update_1/inst/tmp_123_reg_10148[31]_i_1/O                                                                                                                                                                                                                                                                                                          | pfm_top_i/dynamic_region/top_update_1/inst/tmp_123_reg_10148[31]_i_1_n_3_bufg_place                                                                                                                                                                                                                                | RM: dynamic_region |
| src65     | g70       | LUT1/O                 | PBlock               | SLICE_X137Y181      | X4Y3         |           1 |               0 |                     |                                                                                                                                                                                                                                                                                                                                                                                 | pfm_top_i/dynamic_region/top_update_1/inst/tmp_124_reg_10473[31]_i_1/O                                                                                                                                                                                                                                                                                                          | pfm_top_i/dynamic_region/top_update_1/inst/tmp_124_reg_10473[31]_i_1_n_3_bufg_place                                                                                                                                                                                                                                | RM: dynamic_region |
+-----------+-----------+------------------------+----------------------+---------------------+--------------+-------------+-----------------+---------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock source. Please check for potential conflicts.


4. Clock Regions : Clock Primitives
-----------------------------------

+-------------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+
|                   |  Global Clock |     BUFGCE    |   BUFGCE_DIV  |    BUFGCTRL   |    BUFG_GT    |      MMCM     |      PLL      |
+-------------------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+
| Clock Region Name | Used  | Avail | Used  | Avail | Used  | Avail | Used  | Avail | Used  | Avail | Used  | Avail | Used  | Avail |
+-------------------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+
| X0Y0              |    12 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
|  *RP1             |    12 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X1Y0              |    12 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
|  *RP1             |    12 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y0              |    12 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
|  *RP1             |    12 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X3Y0              |    12 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
|  *RP1             |    12 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y0              |    14 |    24 |     1 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
|  *RP1             |    14 |    24 |     1 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X5Y0              |     8 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
|  *RP1             |     8 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X6Y0              |     8 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
|  *RP1             |     8 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X7Y0              |    10 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     4 |    24 |     0 |     0 |     0 |     0 |
|  *RP1             |    14 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     4 |    24 |     0 |     0 |     0 |     0 |
| X0Y1              |    16 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
|  *RP1             |    16 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X1Y1              |    16 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
|  *RP1             |    16 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y1              |    16 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
|  *RP1             |    16 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X3Y1              |    18 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
|  *RP1             |    18 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y1              |    22 |    24 |     6 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     1 |     1 |     0 |     2 |
|  *RP1             |    22 |    24 |     6 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     1 |     1 |     0 |     2 |
| X5Y1              |    12 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
|  *RP1             |    12 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X6Y1              |    10 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
|  *RP1             |    10 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X7Y1              |    16 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     5 |    24 |     0 |     0 |     0 |     0 |
| X0Y2              |    11 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
|  *RP1             |    11 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X1Y2              |    12 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
|  *RP1             |    12 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y2              |    12 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
|  *RP1             |    12 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X3Y2              |    15 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
|  *RP1             |    15 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y2              |    17 |    24 |     7 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
|  *RP1             |    18 |    24 |     7 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X5Y2              |    14 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
|  *RP1             |    14 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X6Y2              |    11 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
|  *RP1             |    11 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X7Y2              |    16 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     4 |    24 |     0 |     0 |     0 |     0 |
| X0Y3              |    12 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
|  *RP1             |    12 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X1Y3              |    12 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
|  *RP1             |    12 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y3              |    12 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
|  *RP1             |    12 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X3Y3              |    15 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
|  *RP1             |    15 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y3              |    16 |    24 |     5 |    24 |     0 |     4 |     1 |     8 |     0 |     0 |     1 |     1 |     2 |     2 |
|  *RP1             |    20 |    24 |     5 |     0 |     0 |     0 |     1 |     0 |     0 |     0 |     1 |     0 |     2 |     0 |
| X5Y3              |    13 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
|  *RP1             |    16 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X6Y3              |     8 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
|  *RP1             |     9 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X7Y3              |    10 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     9 |    24 |     0 |     0 |     0 |     0 |
| X0Y4              |    13 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
|  *RP1             |    13 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X1Y4              |    21 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
|  *RP1             |    21 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y4              |    21 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
|  *RP1             |    21 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X3Y4              |    21 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
|  *RP1             |    21 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y4              |    21 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
|  *RP1             |    21 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X5Y4              |    21 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
|  *RP1             |    21 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X6Y4              |    21 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
|  *RP1             |    21 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X7Y4              |     6 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X0Y5              |    13 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
|  *RP1             |    13 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X1Y5              |    21 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
|  *RP1             |    21 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y5              |    21 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
|  *RP1             |    21 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X3Y5              |    21 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
|  *RP1             |    21 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y5              |    21 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
|  *RP1             |    21 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X5Y5              |    21 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
|  *RP1             |    21 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X6Y5              |    21 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
|  *RP1             |    21 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X7Y5              |     6 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X0Y6              |    13 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
|  *RP1             |    13 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X1Y6              |    21 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
|  *RP1             |    21 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y6              |    21 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
|  *RP1             |    21 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X3Y6              |    21 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
|  *RP1             |    21 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y6              |    21 |    24 |    12 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
|  *RP1             |    21 |    24 |    12 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X5Y6              |    21 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
|  *RP1             |    21 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X6Y6              |    21 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
|  *RP1             |    21 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X7Y6              |     5 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X0Y7              |    13 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
|  *RP1             |    13 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X1Y7              |    14 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
|  *RP1             |    14 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y7              |    21 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
|  *RP1             |    21 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X3Y7              |    21 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
|  *RP1             |    21 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y7              |    21 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
|  *RP1             |    21 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X5Y7              |    21 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
|  *RP1             |    21 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X6Y7              |    20 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
|  *RP1             |    20 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X7Y7              |     7 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X0Y8              |    18 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
|  *RP1             |    18 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X1Y8              |    18 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
|  *RP1             |    18 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y8              |    18 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
|  *RP1             |    18 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X3Y8              |    18 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
|  *RP1             |    18 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y8              |    19 |    24 |     4 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     1 |     1 |     0 |     2 |
|  *RP1             |    21 |    24 |     4 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     1 |     0 |     0 |     0 |
| X5Y8              |    17 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
|  *RP1             |    19 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X6Y8              |    11 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
|  *RP1             |    13 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X7Y8              |     4 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X0Y9              |    17 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
|  *RP1             |    17 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X1Y9              |    17 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
|  *RP1             |    17 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y9              |    17 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
|  *RP1             |    17 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X3Y9              |    17 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
|  *RP1             |    17 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y9              |    17 |    24 |     9 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
|  *RP1             |    17 |    24 |     9 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X5Y9              |    17 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
|  *RP1             |    18 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X6Y9              |    17 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
|  *RP1             |    17 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X7Y9              |    11 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
|  *RP1             |    11 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X0Y10             |    12 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
|  *RP1             |    12 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X1Y10             |    17 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
|  *RP1             |    17 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y10             |    17 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
|  *RP1             |    17 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X3Y10             |    17 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
|  *RP1             |    17 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y10             |    17 |    24 |     1 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     1 |     2 |
|  *RP1             |    18 |    24 |     1 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     1 |     0 |
| X5Y10             |    17 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
|  *RP1             |    19 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X6Y10             |    17 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
|  *RP1             |    18 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X7Y10             |     6 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X0Y11             |    12 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
|  *RP1             |    12 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X1Y11             |    12 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
|  *RP1             |    12 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y11             |    15 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
|  *RP1             |    15 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X3Y11             |    17 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
|  *RP1             |    17 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y11             |    18 |    24 |     3 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     1 |     1 |     1 |     2 |
|  *RP1             |    18 |    24 |     3 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     1 |     0 |     1 |     0 |
| X5Y11             |    18 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
|  *RP1             |    18 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X6Y11             |    17 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
|  *RP1             |    17 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X7Y11             |     4 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
+-------------------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+
* Global Clock column represents track count; while other columns represents cell counts
** RP to Reconfigurable Instance Names Translation:
***  RP1: pfm_top_i/dynamic_region


5. Clock Regions : Load Primitives
----------------------------------

+-------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+
|                   |   Global Clock   |        FF        |      LUTRAM      |  Block RAM (18K) |       URAM       |        DSP       |        GT        |      HARD IP     |
+-------------------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+
| Clock Region Name | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   |
+-------------------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+
| X0Y0              |     12 |      24 |   4160 |   29760 |    200 |    6720 |     14 |      48 |      0 |       0 |     28 |      72 |      0 |       4 |      0 |       1 |
|  *RP1             |     12 |      24 |   4160 |   29760 |    200 |    6720 |      0 |      72 |      0 |       0 |      0 |      72 |      0 |       4 |      0 |       4 |
| X1Y0              |     12 |      24 |   7055 |   24960 |    444 |    6720 |     46 |      48 |      0 |      16 |     23 |      72 |      0 |       0 |      0 |       0 |
|  *RP1             |     12 |      24 |   7055 |   24960 |    444 |    6720 |      0 |      72 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X2Y0              |     12 |      24 |  10869 |   36480 |   1933 |    7680 |     32 |      72 |      0 |       0 |     72 |      90 |      0 |       0 |      0 |       0 |
|  *RP1             |     12 |      24 |  10869 |   36480 |   1933 |    7680 |      0 |     108 |      0 |       0 |      0 |      90 |      0 |       0 |      0 |       0 |
| X3Y0              |     12 |      24 |   4655 |   21120 |    968 |    5760 |      0 |      24 |      0 |      16 |     48 |      54 |      0 |       0 |      0 |       0 |
|  *RP1             |     12 |      24 |   4655 |   21120 |    968 |    5760 |      0 |      36 |      0 |      16 |      0 |      54 |      0 |       0 |      0 |       0 |
| X4Y0              |     14 |      24 |   5753 |   27840 |    114 |    6240 |     36 |      48 |      0 |      16 |     24 |      72 |      0 |       0 |      0 |       0 |
|  *RP1             |     14 |      24 |   5753 |   27840 |    114 |    6240 |      0 |      72 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X5Y0              |      8 |      24 |    387 |   28800 |      0 |    6720 |      0 |      24 |      0 |      16 |      0 |      90 |      0 |       0 |      0 |       0 |
|  *RP1             |      8 |      24 |    387 |   28800 |      0 |    6720 |      0 |      36 |      0 |      16 |      0 |      90 |      0 |       0 |      0 |       0 |
| X6Y0              |      8 |      24 |    469 |   28800 |      0 |    6720 |      8 |      24 |      0 |      16 |      0 |      90 |      0 |       0 |      0 |       0 |
|  *RP1             |      8 |      24 |    469 |   28800 |      0 |    6720 |      0 |      36 |      0 |      16 |      0 |      90 |      0 |       0 |      0 |       0 |
| X7Y0              |     10 |      24 |      0 |   25920 |      0 |    6720 |      0 |      48 |      0 |       0 |      0 |      36 |      4 |       4 |      0 |       1 |
| X0Y1              |     16 |      24 |   3550 |   29760 |    112 |    6720 |     13 |      48 |      0 |       0 |     44 |      96 |      0 |       4 |      0 |       1 |
|  *RP1             |     16 |      24 |   3550 |   29760 |    112 |    6720 |      0 |      72 |      0 |       0 |      0 |      96 |      0 |       4 |      0 |       4 |
| X1Y1              |     16 |      24 |   9036 |   24960 |    504 |    6720 |     48 |      48 |      0 |      16 |     55 |      96 |      0 |       0 |      0 |       0 |
|  *RP1             |     16 |      24 |   9036 |   24960 |    504 |    6720 |      0 |      72 |      0 |      16 |      0 |      96 |      0 |       0 |      0 |       0 |
| X2Y1              |     16 |      24 |  12196 |   36480 |   1959 |    7680 |     51 |      72 |      0 |       0 |     96 |     120 |      0 |       0 |      0 |       0 |
|  *RP1             |     16 |      24 |  12196 |   36480 |   1959 |    7680 |      0 |     108 |      0 |       0 |      0 |     120 |      0 |       0 |      0 |       0 |
| X3Y1              |     18 |      24 |   6171 |   21120 |    112 |    5760 |     18 |      24 |      0 |      16 |     47 |      72 |      0 |       0 |      0 |       0 |
|  *RP1             |     18 |      24 |   6171 |   21120 |    112 |    5760 |      0 |      36 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X4Y1              |     22 |      24 |  10137 |   27840 |    402 |    6240 |     32 |      48 |      0 |      16 |     11 |      96 |      0 |       0 |      0 |       0 |
|  *RP1             |     22 |      24 |  10137 |   27840 |    402 |    6240 |      0 |      72 |      0 |      16 |      0 |      96 |      0 |       0 |      0 |       0 |
| X5Y1              |     12 |      24 |    840 |   28800 |      0 |    6720 |      0 |      24 |      0 |      16 |      0 |     120 |      0 |       0 |      0 |       0 |
|  *RP1             |     12 |      24 |    840 |   28800 |      0 |    6720 |      0 |      36 |      0 |      16 |      0 |     120 |      0 |       0 |      0 |       0 |
| X6Y1              |     10 |      24 |      0 |   28800 |      0 |    6720 |      0 |      24 |      0 |      16 |      0 |     120 |      0 |       0 |      0 |       0 |
| X7Y1              |     16 |      24 |   8674 |   25920 |     18 |    6720 |      6 |      48 |      0 |       0 |      0 |      48 |      4 |       4 |      0 |       0 |
| X0Y2              |     11 |      24 |   3979 |   29760 |      0 |    6720 |     26 |      48 |      0 |       0 |     68 |      96 |      0 |       4 |      0 |       1 |
|  *RP1             |     11 |      24 |   3979 |   29760 |      0 |    6720 |      0 |      72 |      0 |       0 |      0 |      96 |      0 |       4 |      0 |       4 |
| X1Y2              |     12 |      24 |   7348 |   24960 |     34 |    6720 |     48 |      48 |      0 |      16 |     68 |      96 |      0 |       0 |      0 |       0 |
|  *RP1             |     12 |      24 |   7348 |   24960 |     34 |    6720 |      0 |      72 |      0 |      16 |      0 |      96 |      0 |       0 |      0 |       0 |
| X2Y2              |     12 |      24 |  13061 |   36480 |    582 |    7680 |     71 |      72 |      0 |       0 |     59 |     120 |      0 |       0 |      0 |       0 |
|  *RP1             |     12 |      24 |  13061 |   36480 |    582 |    7680 |      0 |     108 |      0 |       0 |      0 |     120 |      0 |       0 |      0 |       0 |
| X3Y2              |     15 |      24 |   6912 |   21120 |    289 |    5760 |     24 |      24 |      0 |      16 |     46 |      72 |      0 |       0 |      0 |       0 |
|  *RP1             |     15 |      24 |   6912 |   21120 |    289 |    5760 |      0 |      36 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X4Y2              |     17 |      24 |   9124 |   27840 |     88 |    6240 |     24 |      48 |      0 |      16 |     47 |      96 |      0 |       0 |      0 |       0 |
|  *RP1             |     18 |      24 |   9124 |   27840 |     88 |    6240 |      0 |      72 |      0 |      16 |      0 |      96 |      0 |       0 |      0 |       0 |
| X5Y2              |     14 |      24 |   5320 |   28800 |      0 |    6720 |     18 |      24 |      0 |      16 |     69 |     120 |      0 |       0 |      0 |       0 |
|  *RP1             |     14 |      24 |   5320 |   28800 |      0 |    6720 |      0 |      36 |      0 |      16 |      0 |     120 |      0 |       0 |      0 |       0 |
| X6Y2              |     11 |      24 |      0 |   28800 |      0 |    6720 |      0 |      24 |      0 |      16 |      0 |     120 |      0 |       0 |      0 |       0 |
| X7Y2              |     16 |      24 |  11823 |   25920 |    951 |    6720 |      5 |      48 |      0 |       0 |      0 |      48 |      4 |       4 |      0 |       0 |
| X0Y3              |     12 |      24 |   2998 |   27840 |     44 |    5760 |      6 |      48 |      0 |       0 |     50 |      96 |      0 |       4 |      0 |       1 |
|  *RP1             |     12 |      24 |   2998 |   27840 |     44 |    5760 |      0 |      72 |      0 |       0 |      0 |      96 |      0 |       4 |      0 |       4 |
| X1Y3              |     12 |      24 |   8721 |   23040 |    403 |    5760 |     30 |      48 |      0 |      16 |     33 |      96 |      0 |       0 |      0 |       0 |
|  *RP1             |     12 |      24 |   8721 |   23040 |    403 |    5760 |      0 |      72 |      0 |      16 |      0 |      96 |      0 |       0 |      0 |       0 |
| X2Y3              |     12 |      24 |  14133 |   34560 |    703 |    6720 |     53 |      72 |      0 |       0 |      5 |     120 |      0 |       0 |      0 |       0 |
|  *RP1             |     12 |      24 |  14133 |   34560 |    703 |    6720 |      0 |     108 |      0 |       0 |      0 |     120 |      0 |       0 |      0 |       0 |
| X3Y3              |     15 |      24 |   8972 |   19200 |    649 |    4800 |     12 |      24 |      0 |      16 |     27 |      72 |      0 |       0 |      0 |       0 |
|  *RP1             |     15 |      24 |   8972 |   19200 |    649 |    4800 |      0 |      36 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X4Y3              |     16 |      24 |   9612 |   25920 |    129 |    5280 |     34 |      48 |      0 |      16 |     64 |      96 |      0 |       0 |      0 |       0 |
|  *RP1             |     20 |      24 |   9612 |   25920 |    129 |    5280 |      0 |      72 |      0 |      16 |      0 |      96 |      0 |       0 |      0 |       0 |
| X5Y3              |     13 |      24 |   6218 |   26880 |    120 |    5760 |     22 |      24 |      0 |      16 |     60 |     120 |      0 |       0 |      0 |       0 |
|  *RP1             |     16 |      24 |   6218 |   26880 |    120 |    5760 |      0 |      36 |      0 |      16 |      0 |     120 |      0 |       0 |      0 |       0 |
| X6Y3              |      8 |      24 |    391 |   26880 |     10 |    5760 |      0 |      24 |      0 |      16 |      0 |     120 |      0 |       0 |      0 |       0 |
|  *RP1             |      9 |      24 |    391 |   26880 |     10 |    5760 |      0 |      36 |      0 |      16 |      0 |     120 |      0 |       0 |      0 |       0 |
| X7Y3              |     10 |      24 |  13225 |   24000 |    845 |    5760 |     40 |      48 |      0 |       0 |      0 |      48 |      4 |       4 |      1 |       1 |
| X0Y4              |     13 |      24 |  13235 |   27840 |      0 |    5760 |     38 |      48 |      0 |       0 |     92 |      96 |      0 |       4 |      0 |       1 |
|  *RP1             |     13 |      24 |  13235 |   27840 |      0 |    5760 |      0 |      72 |      0 |       0 |      0 |      96 |      0 |       4 |      0 |       4 |
| X1Y4              |     21 |      24 |  11927 |   23040 |      0 |    5760 |     34 |      48 |      0 |      16 |     91 |      96 |      0 |       0 |      0 |       0 |
|  *RP1             |     21 |      24 |  11927 |   23040 |      0 |    5760 |      0 |      72 |      0 |      16 |      0 |      96 |      0 |       0 |      0 |       0 |
| X2Y4              |     21 |      24 |  13777 |   34560 |      0 |    6720 |     16 |      72 |      0 |       0 |    113 |     120 |      0 |       0 |      0 |       0 |
|  *RP1             |     21 |      24 |  13777 |   34560 |      0 |    6720 |      0 |     108 |      0 |       0 |      0 |     120 |      0 |       0 |      0 |       0 |
| X3Y4              |     21 |      24 |   8143 |   19200 |      0 |    4800 |      8 |      24 |      0 |      16 |     65 |      72 |      0 |       0 |      0 |       0 |
|  *RP1             |     21 |      24 |   8143 |   19200 |      0 |    4800 |      0 |      36 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X4Y4              |     21 |      24 |  10549 |   25920 |     48 |    5280 |     22 |      48 |      0 |      16 |     96 |      96 |      0 |       0 |      0 |       0 |
|  *RP1             |     21 |      24 |  10549 |   25920 |     48 |    5280 |      0 |      72 |      0 |      16 |      0 |      96 |      0 |       0 |      0 |       0 |
| X5Y4              |     21 |      24 |  11266 |   26880 |      1 |    5760 |     12 |      24 |      0 |      16 |    120 |     120 |      0 |       0 |      0 |       0 |
|  *RP1             |     21 |      24 |  11266 |   26880 |      1 |    5760 |      0 |      36 |      0 |      16 |      0 |     120 |      0 |       0 |      0 |       0 |
| X6Y4              |     21 |      24 |  11296 |   26880 |      0 |    5760 |     14 |      24 |      0 |      16 |     81 |     120 |      0 |       0 |      0 |       0 |
|  *RP1             |     21 |      24 |  11296 |   26880 |      0 |    5760 |      0 |      36 |      0 |      16 |      0 |     120 |      0 |       0 |      0 |       0 |
| X7Y4              |      6 |      24 |  12559 |   24000 |      3 |    5760 |     22 |      48 |      0 |       0 |      0 |      48 |      0 |       4 |      0 |       1 |
| X0Y5              |     13 |      24 |  13392 |   29760 |      0 |    6720 |     36 |      48 |      0 |       0 |     94 |      96 |      0 |       4 |      0 |       1 |
|  *RP1             |     13 |      24 |  13392 |   29760 |      0 |    6720 |      0 |      72 |      0 |       0 |      0 |      96 |      0 |       4 |      0 |       4 |
| X1Y5              |     21 |      24 |  12476 |   24960 |     14 |    6720 |     38 |      48 |      0 |      16 |     92 |      96 |      0 |       0 |      0 |       0 |
|  *RP1             |     21 |      24 |  12476 |   24960 |     14 |    6720 |      0 |      72 |      0 |      16 |      0 |      96 |      0 |       0 |      0 |       0 |
| X2Y5              |     21 |      24 |  14292 |   36480 |    158 |    7680 |     33 |      72 |      0 |       0 |    105 |     120 |      0 |       0 |      0 |       0 |
|  *RP1             |     21 |      24 |  14292 |   36480 |    158 |    7680 |      0 |     108 |      0 |       0 |      0 |     120 |      0 |       0 |      0 |       0 |
| X3Y5              |     21 |      24 |   8054 |   21120 |      0 |    5760 |     16 |      24 |      0 |      16 |     67 |      72 |      0 |       0 |      0 |       0 |
|  *RP1             |     21 |      24 |   8054 |   21120 |      0 |    5760 |      0 |      36 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X4Y5              |     21 |      24 |  10907 |   27840 |    277 |    6240 |     37 |      48 |      0 |      16 |     94 |      96 |      0 |       0 |      0 |       0 |
|  *RP1             |     21 |      24 |  10907 |   27840 |    277 |    6240 |      0 |      72 |      0 |      16 |      0 |      96 |      0 |       0 |      0 |       0 |
| X5Y5              |     21 |      24 |  12034 |   28800 |    318 |    6720 |     14 |      24 |      0 |      16 |    120 |     120 |      0 |       0 |      0 |       0 |
|  *RP1             |     21 |      24 |  12034 |   28800 |    318 |    6720 |      0 |      36 |      0 |      16 |      0 |     120 |      0 |       0 |      0 |       0 |
| X6Y5              |     21 |      24 |  13084 |   28800 |      0 |    6720 |     22 |      24 |      0 |      16 |     80 |     120 |      0 |       0 |      0 |       0 |
|  *RP1             |     21 |      24 |  13084 |   28800 |      0 |    6720 |      0 |      36 |      0 |      16 |      0 |     120 |      0 |       0 |      0 |       0 |
| X7Y5              |      6 |      24 |  12075 |   25920 |      2 |    6720 |     44 |      48 |      0 |       0 |      0 |      48 |      0 |       4 |      0 |       0 |
| X0Y6              |     13 |      24 |  11751 |   29760 |      0 |    6720 |     10 |      48 |      0 |       0 |     95 |      96 |      0 |       4 |      0 |       1 |
|  *RP1             |     13 |      24 |  11751 |   29760 |      0 |    6720 |      0 |      72 |      0 |       0 |      0 |      96 |      0 |       4 |      0 |       4 |
| X1Y6              |     21 |      24 |  10510 |   24960 |    163 |    6720 |     36 |      48 |      0 |      16 |     91 |      96 |      0 |       0 |      0 |       0 |
|  *RP1             |     21 |      24 |  10510 |   24960 |    163 |    6720 |      0 |      72 |      0 |      16 |      0 |      96 |      0 |       0 |      0 |       0 |
| X2Y6              |     21 |      24 |  13944 |   36480 |    116 |    7680 |     20 |      72 |      0 |       0 |    108 |     120 |      0 |       0 |      0 |       0 |
|  *RP1             |     21 |      24 |  13944 |   36480 |    116 |    7680 |      0 |     108 |      0 |       0 |      0 |     120 |      0 |       0 |      0 |       0 |
| X3Y6              |     21 |      24 |   7341 |   21120 |    160 |    5760 |     13 |      24 |      0 |      16 |     64 |      72 |      0 |       0 |      0 |       0 |
|  *RP1             |     21 |      24 |   7341 |   21120 |    160 |    5760 |      0 |      36 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X4Y6              |     21 |      24 |  10948 |   27840 |    631 |    6240 |     24 |      48 |      0 |      16 |     96 |      96 |      0 |       0 |      0 |       0 |
|  *RP1             |     21 |      24 |  10948 |   27840 |    631 |    6240 |      0 |      72 |      0 |      16 |      0 |      96 |      0 |       0 |      0 |       0 |
| X5Y6              |     21 |      24 |  12297 |   28800 |    111 |    6720 |      8 |      24 |      0 |      16 |    120 |     120 |      0 |       0 |      0 |       0 |
|  *RP1             |     21 |      24 |  12297 |   28800 |    111 |    6720 |      0 |      36 |      0 |      16 |      0 |     120 |      0 |       0 |      0 |       0 |
| X6Y6              |     21 |      24 |  13735 |   28800 |     45 |    6720 |      6 |      24 |      0 |      16 |     96 |     120 |      0 |       0 |      0 |       0 |
|  *RP1             |     21 |      24 |  13735 |   28800 |     45 |    6720 |      0 |      36 |      0 |      16 |      0 |     120 |      0 |       0 |      0 |       0 |
| X7Y6              |      5 |      24 |   9629 |   25920 |      9 |    6720 |     47 |      48 |      0 |       0 |      0 |      48 |      0 |       4 |      0 |       0 |
| X0Y7              |     13 |      24 |  12027 |   27840 |      0 |    5760 |      4 |      48 |      0 |       0 |     95 |      96 |      0 |       4 |      0 |       1 |
|  *RP1             |     13 |      24 |  12027 |   27840 |      0 |    5760 |      0 |      72 |      0 |       0 |      0 |      96 |      0 |       4 |      0 |       4 |
| X1Y7              |     14 |      24 |   9622 |   23040 |      4 |    5760 |      6 |      48 |      0 |      16 |     81 |      96 |      0 |       0 |      0 |       0 |
|  *RP1             |     14 |      24 |   9622 |   23040 |      4 |    5760 |      0 |      72 |      0 |      16 |      0 |      96 |      0 |       0 |      0 |       0 |
| X2Y7              |     21 |      24 |  13390 |   34560 |    174 |    6720 |      6 |      72 |      0 |       0 |     69 |     120 |      0 |       0 |      0 |       0 |
|  *RP1             |     21 |      24 |  13390 |   34560 |    174 |    6720 |      0 |     108 |      0 |       0 |      0 |     120 |      0 |       0 |      0 |       0 |
| X3Y7              |     21 |      24 |   7679 |   19200 |     77 |    4800 |      4 |      24 |      0 |      16 |     49 |      72 |      0 |       0 |      0 |       0 |
|  *RP1             |     21 |      24 |   7679 |   19200 |     77 |    4800 |      0 |      36 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X4Y7              |     21 |      24 |  10305 |   25920 |     60 |    5280 |      8 |      48 |      0 |      16 |     92 |      96 |      0 |       0 |      0 |       0 |
|  *RP1             |     21 |      24 |  10305 |   25920 |     60 |    5280 |      0 |      72 |      0 |      16 |      0 |      96 |      0 |       0 |      0 |       0 |
| X5Y7              |     21 |      24 |  12195 |   26880 |      2 |    5760 |      4 |      24 |      0 |      16 |    118 |     120 |      0 |       0 |      0 |       0 |
|  *RP1             |     21 |      24 |  12195 |   26880 |      2 |    5760 |      0 |      36 |      0 |      16 |      0 |     120 |      0 |       0 |      0 |       0 |
| X6Y7              |     20 |      24 |  13879 |   26880 |      4 |    5760 |      0 |      24 |      0 |      16 |     92 |     120 |      0 |       0 |      0 |       0 |
|  *RP1             |     20 |      24 |  13879 |   26880 |      4 |    5760 |      0 |      36 |      0 |      16 |      0 |     120 |      0 |       0 |      0 |       0 |
| X7Y7              |      7 |      24 |   8555 |   24000 |      5 |    5760 |     48 |      48 |      0 |       0 |      0 |      48 |      0 |       4 |      0 |       1 |
| X0Y8              |     18 |      24 |  13024 |   27840 |     32 |    5760 |     33 |      48 |      0 |       0 |     75 |      96 |      0 |       4 |      0 |       1 |
|  *RP1             |     18 |      24 |  13024 |   27840 |     32 |    5760 |      0 |      72 |      0 |       0 |      0 |      96 |      0 |       4 |      0 |       4 |
| X1Y8              |     18 |      24 |   9653 |   23040 |     61 |    5760 |     10 |      48 |      0 |      16 |     94 |      96 |      0 |       0 |      0 |       0 |
|  *RP1             |     18 |      24 |   9653 |   23040 |     61 |    5760 |      0 |      72 |      0 |      16 |      0 |      96 |      0 |       0 |      0 |       0 |
| X2Y8              |     18 |      24 |  13815 |   34560 |    256 |    6720 |      4 |      72 |      0 |       0 |    116 |     120 |      0 |       0 |      0 |       0 |
|  *RP1             |     18 |      24 |  13815 |   34560 |    256 |    6720 |      0 |     108 |      0 |       0 |      0 |     120 |      0 |       0 |      0 |       0 |
| X3Y8              |     18 |      24 |   8246 |   19200 |     16 |    4800 |      2 |      24 |      0 |      16 |     69 |      72 |      0 |       0 |      0 |       0 |
|  *RP1             |     18 |      24 |   8246 |   19200 |     16 |    4800 |      0 |      36 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X4Y8              |     19 |      24 |  10515 |   25920 |    543 |    5280 |      4 |      48 |      0 |      16 |     92 |      96 |      0 |       0 |      0 |       0 |
|  *RP1             |     21 |      24 |  10515 |   25920 |    543 |    5280 |      0 |      72 |      0 |      16 |      0 |      96 |      0 |       0 |      0 |       0 |
| X5Y8              |     17 |      24 |   9071 |   26880 |    268 |    5760 |      0 |      24 |      0 |      16 |    112 |     120 |      0 |       0 |      0 |       0 |
|  *RP1             |     19 |      24 |   9071 |   26880 |    268 |    5760 |      0 |      36 |      0 |      16 |      0 |     120 |      0 |       0 |      0 |       0 |
| X6Y8              |     11 |      24 |  12679 |   26880 |   1202 |    5760 |      0 |      24 |      0 |      16 |     67 |     120 |      0 |       0 |      0 |       0 |
|  *RP1             |     13 |      24 |  12679 |   26880 |   1202 |    5760 |      0 |      36 |      0 |      16 |      0 |     120 |      0 |       0 |      0 |       0 |
| X7Y8              |      4 |      24 |  17549 |   24000 |     32 |    5760 |     46 |      48 |      0 |       0 |      0 |      48 |      0 |       4 |      0 |       1 |
| X0Y9              |     17 |      24 |  12344 |   29760 |     88 |    6720 |     24 |      48 |      0 |       0 |     93 |      96 |      0 |       4 |      0 |       1 |
|  *RP1             |     17 |      24 |  12344 |   29760 |     88 |    6720 |      0 |      72 |      0 |       0 |      0 |      96 |      0 |       4 |      0 |       4 |
| X1Y9              |     17 |      24 |   9165 |   24960 |    280 |    6720 |      6 |      48 |      0 |      16 |     94 |      96 |      0 |       0 |      0 |       0 |
|  *RP1             |     17 |      24 |   9165 |   24960 |    280 |    6720 |      0 |      72 |      0 |      16 |      0 |      96 |      0 |       0 |      0 |       0 |
| X2Y9              |     17 |      24 |  12578 |   36480 |      0 |    7680 |     28 |      72 |      0 |       0 |    113 |     120 |      0 |       0 |      0 |       0 |
|  *RP1             |     17 |      24 |  12578 |   36480 |      0 |    7680 |      0 |     108 |      0 |       0 |      0 |     120 |      0 |       0 |      0 |       0 |
| X3Y9              |     17 |      24 |   7211 |   21120 |     24 |    5760 |      8 |      24 |      0 |      16 |     72 |      72 |      0 |       0 |      0 |       0 |
|  *RP1             |     17 |      24 |   7211 |   21120 |     24 |    5760 |      0 |      36 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X4Y9              |     17 |      24 |   9548 |   27840 |      0 |    6240 |     20 |      48 |      0 |      16 |     96 |      96 |      0 |       0 |      0 |       0 |
|  *RP1             |     17 |      24 |   9548 |   27840 |      0 |    6240 |      0 |      72 |      0 |      16 |      0 |      96 |      0 |       0 |      0 |       0 |
| X5Y9              |     17 |      24 |  10522 |   28800 |      1 |    6720 |     12 |      24 |      0 |      16 |    120 |     120 |      0 |       0 |      0 |       0 |
|  *RP1             |     18 |      24 |  10522 |   28800 |      1 |    6720 |      0 |      36 |      0 |      16 |      0 |     120 |      0 |       0 |      0 |       0 |
| X6Y9              |     17 |      24 |  12425 |   28800 |     98 |    6720 |      0 |      24 |      0 |      16 |     91 |     120 |      0 |       0 |      0 |       0 |
|  *RP1             |     17 |      24 |  12425 |   28800 |     98 |    6720 |      0 |      36 |      0 |      16 |      0 |     120 |      0 |       0 |      0 |       0 |
| X7Y9              |     11 |      24 |  12292 |   25920 |    171 |    6720 |     48 |      48 |      0 |       0 |      0 |      48 |      0 |       4 |      0 |       0 |
| X0Y10             |     12 |      24 |  12625 |   29760 |      0 |    6720 |     38 |      48 |      0 |       0 |     90 |      96 |      0 |       4 |      0 |       1 |
|  *RP1             |     12 |      24 |  12625 |   29760 |      0 |    6720 |      0 |      72 |      0 |       0 |      0 |      96 |      0 |       4 |      0 |       4 |
| X1Y10             |     17 |      24 |   9970 |   24960 |      0 |    6720 |     32 |      48 |      0 |      16 |     79 |      96 |      0 |       0 |      0 |       0 |
|  *RP1             |     17 |      24 |   9970 |   24960 |      0 |    6720 |      0 |      72 |      0 |      16 |      0 |      96 |      0 |       0 |      0 |       0 |
| X2Y10             |     17 |      24 |  14303 |   36480 |      0 |    7680 |     48 |      72 |      0 |       0 |    111 |     120 |      0 |       0 |      0 |       0 |
|  *RP1             |     17 |      24 |  14303 |   36480 |      0 |    7680 |      0 |     108 |      0 |       0 |      0 |     120 |      0 |       0 |      0 |       0 |
| X3Y10             |     17 |      24 |   7062 |   21120 |      1 |    5760 |     10 |      24 |      0 |      16 |     72 |      72 |      0 |       0 |      0 |       0 |
|  *RP1             |     17 |      24 |   7062 |   21120 |      1 |    5760 |      0 |      36 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X4Y10             |     17 |      24 |   8896 |   27840 |      0 |    6240 |     16 |      48 |      0 |      16 |     96 |      96 |      0 |       0 |      0 |       0 |
|  *RP1             |     18 |      24 |   8896 |   27840 |      0 |    6240 |      0 |      72 |      0 |      16 |      0 |      96 |      0 |       0 |      0 |       0 |
| X5Y10             |     17 |      24 |  10601 |   28800 |      0 |    6720 |      6 |      24 |      0 |      16 |    113 |     120 |      0 |       0 |      0 |       0 |
|  *RP1             |     19 |      24 |  10601 |   28800 |      0 |    6720 |      0 |      36 |      0 |      16 |      0 |     120 |      0 |       0 |      0 |       0 |
| X6Y10             |     17 |      24 |  10763 |   28800 |      0 |    6720 |      6 |      24 |      0 |      16 |     82 |     120 |      0 |       0 |      0 |       0 |
|  *RP1             |     18 |      24 |  10763 |   28800 |      0 |    6720 |      0 |      36 |      0 |      16 |      0 |     120 |      0 |       0 |      0 |       0 |
| X7Y10             |      6 |      24 |  12755 |   25920 |    377 |    6720 |     47 |      48 |      0 |       0 |      4 |      48 |      0 |       4 |      0 |       0 |
| X0Y11             |     12 |      24 |  11646 |   27840 |      0 |    5760 |      6 |      48 |      0 |       0 |     83 |      96 |      0 |       4 |      0 |       1 |
|  *RP1             |     12 |      24 |  11646 |   27840 |      0 |    5760 |      0 |      72 |      0 |       0 |      0 |      96 |      0 |       4 |      0 |       4 |
| X1Y11             |     12 |      24 |   9003 |   23040 |     15 |    5760 |     26 |      48 |      0 |      16 |     78 |      96 |      0 |       0 |      0 |       0 |
|  *RP1             |     12 |      24 |   9003 |   23040 |     15 |    5760 |      0 |      72 |      0 |      16 |      0 |      96 |      0 |       0 |      0 |       0 |
| X2Y11             |     15 |      24 |  13549 |   34560 |      1 |    6720 |     46 |      72 |      0 |       0 |    108 |     120 |      0 |       0 |      0 |       0 |
|  *RP1             |     15 |      24 |  13549 |   34560 |      1 |    6720 |      0 |     108 |      0 |       0 |      0 |     120 |      0 |       0 |      0 |       0 |
| X3Y11             |     17 |      24 |   7615 |   19200 |      0 |    4800 |     10 |      24 |      0 |      16 |     69 |      72 |      0 |       0 |      0 |       0 |
|  *RP1             |     17 |      24 |   7615 |   19200 |      0 |    4800 |      0 |      36 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X4Y11             |     18 |      24 |  10345 |   25920 |      0 |    5280 |     18 |      48 |      0 |      16 |     96 |      96 |      0 |       0 |      0 |       0 |
|  *RP1             |     18 |      24 |  10345 |   25920 |      0 |    5280 |      0 |      72 |      0 |      16 |      0 |      96 |      0 |       0 |      0 |       0 |
| X5Y11             |     18 |      24 |  11099 |   26880 |      0 |    5760 |     12 |      24 |      0 |      16 |    118 |     120 |      0 |       0 |      0 |       0 |
|  *RP1             |     18 |      24 |  11099 |   26880 |      0 |    5760 |      0 |      36 |      0 |      16 |      0 |     120 |      0 |       0 |      0 |       0 |
| X6Y11             |     17 |      24 |  11583 |   26880 |      0 |    5760 |      8 |      24 |      0 |      16 |     77 |     120 |      0 |       0 |      0 |       0 |
|  *RP1             |     17 |      24 |  11583 |   26880 |      0 |    5760 |      0 |      36 |      0 |      16 |      0 |     120 |      0 |       0 |      0 |       0 |
| X7Y11             |      4 |      24 |   9895 |   24000 |    271 |    5760 |     47 |      48 |      0 |       0 |      0 |      48 |      0 |       4 |      0 |       1 |
+-------------------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+
* Global Clock column represents track count; while other columns represents cell counts
** RP to Reconfigurable Instance Names Translation:
***  RP1: pfm_top_i/dynamic_region


6. Clock Regions : Global Clock Summary
---------------------------------------

All Modules - Total Usage Sums of Static and RP modules
+-----+----+----+----+----+----+----+----+----+
|     | X0 | X1 | X2 | X3 | X4 | X5 | X6 | X7 |
+-----+----+----+----+----+----+----+----+----+
| Y11 | 12 | 12 | 15 | 17 | 18 | 18 | 17 |  4 |
| Y10 | 12 | 17 | 17 | 17 | 18 | 19 | 18 |  6 |
| Y9  | 17 | 17 | 17 | 17 | 17 | 18 | 17 | 11 |
| Y8  | 18 | 18 | 18 | 18 | 21 | 19 | 13 |  6 |
| Y7  | 13 | 14 | 21 | 21 | 21 | 21 | 20 |  7 |
| Y6  | 13 | 21 | 21 | 21 | 21 | 21 | 21 |  6 |
| Y5  | 13 | 21 | 21 | 21 | 21 | 21 | 21 |  6 |
| Y4  | 13 | 21 | 21 | 21 | 21 | 21 | 21 |  6 |
| Y3  | 12 | 12 | 12 | 15 | 20 | 16 |  9 | 13 |
| Y2  | 11 | 12 | 12 | 15 | 18 | 14 | 11 | 17 |
| Y1  | 16 | 16 | 16 | 18 | 22 | 12 | 10 | 18 |
| Y0  | 12 | 12 | 12 | 12 | 14 |  8 |  8 | 14 |
+-----+----+----+----+----+----+----+----+----+


pfm_top_i/dynamic_region - Usages of Clock Resources for Clocks Sourced (if any) in this RP Module
+-----+----+----+----+----+----+----+----+----+
|     | X0 | X1 | X2 | X3 | X4 | X5 | X6 | X7 |
+-----+----+----+----+----+----+----+----+----+
| Y11 |  4 |  4 |  7 |  9 |  9 |  9 |  9 |  0 |
| Y10 |  4 |  9 |  9 |  9 |  9 |  9 |  9 |  0 |
| Y9  |  9 |  9 |  9 |  9 |  9 |  9 |  9 |  0 |
| Y8  | 10 | 10 | 10 | 10 | 10 |  8 |  3 |  0 |
| Y7  |  5 |  6 | 13 | 13 | 13 | 12 | 11 |  0 |
| Y6  |  5 | 13 | 13 | 13 | 13 | 12 | 12 |  0 |
| Y5  |  5 | 13 | 13 | 13 | 13 | 12 | 12 |  0 |
| Y4  |  5 | 13 | 13 | 13 | 13 | 12 | 12 |  0 |
| Y3  |  4 |  4 |  4 |  7 |  8 |  4 |  0 |  0 |
| Y2  |  3 |  4 |  4 |  7 | 10 |  3 |  0 |  0 |
| Y1  |  8 |  8 |  8 | 10 | 14 |  2 |  0 |  0 |
| Y0  |  4 |  4 |  4 |  4 |  6 |  0 |  0 |  0 |
+-----+----+----+----+----+----+----+----+----+


7. Clock Regions : Routing Resource Utilization
-----------------------------------------------

All Modules - Total Usage Sums of Static and RP modules
+-------------------+----------------------+----------------------+----------------------+----------------------+
|                   |        HROUTES       |        HDISTRS       |        VROUTES       |        VDISTRS       |
+-------------------+------+-------+-------+------+-------+-------+------+-------+-------+------+-------+-------+
| Clock Region Name | Used | Avail | Util% | Used | Avail | Util% | Used | Avail | Util% | Used | Avail | Util% |
+-------------------+------+-------+-------+------+-------+-------+------+-------+-------+------+-------+-------+
| X0Y0              |    0 |    24 |  0.00 |   12 |    24 | 50.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y0              |    0 |    24 |  0.00 |   12 |    24 | 50.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y0              |    0 |    24 |  0.00 |   12 |    24 | 50.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y0              |    0 |    24 |  0.00 |   12 |    24 | 50.00 |    0 |    24 |  0.00 |    7 |    24 | 29.17 |
| X4Y0              |    0 |    24 |  0.00 |   14 |    24 | 58.33 |    0 |    24 |  0.00 |    6 |    24 | 25.00 |
| X5Y0              |    0 |    24 |  0.00 |    8 |    24 | 33.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X6Y0              |    0 |    24 |  0.00 |    8 |    24 | 33.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X7Y0              |    5 |    24 | 20.83 |   10 |    24 | 41.67 |    0 |    24 |  0.00 |    3 |    24 | 12.50 |
| X0Y1              |    0 |    24 |  0.00 |   16 |    24 | 66.67 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y1              |    0 |    24 |  0.00 |   16 |    24 | 66.67 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y1              |    0 |    24 |  0.00 |   16 |    24 | 66.67 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y1              |    0 |    24 |  0.00 |   18 |    24 | 75.00 |    0 |    24 |  0.00 |    7 |    24 | 29.17 |
| X4Y1              |    4 |    24 | 16.67 |   22 |    24 | 91.67 |    0 |    24 |  0.00 |   12 |    24 | 50.00 |
| X5Y1              |    0 |    24 |  0.00 |   12 |    24 | 50.00 |    0 |    24 |  0.00 |    2 |    24 |  8.33 |
| X6Y1              |    0 |    24 |  0.00 |   10 |    24 | 41.67 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X7Y1              |    1 |    24 |  4.17 |   16 |    24 | 66.67 |    9 |    24 | 37.50 |   11 |    24 | 45.83 |
| X0Y2              |    0 |    24 |  0.00 |   11 |    24 | 45.83 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y2              |    0 |    24 |  0.00 |   12 |    24 | 50.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y2              |    0 |    24 |  0.00 |   12 |    24 | 50.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y2              |    0 |    24 |  0.00 |   15 |    24 | 62.50 |    0 |    24 |  0.00 |    7 |    24 | 29.17 |
| X4Y2              |    0 |    24 |  0.00 |   17 |    24 | 70.83 |    2 |    24 |  8.33 |    9 |    24 | 37.50 |
| X5Y2              |    0 |    24 |  0.00 |   14 |    24 | 58.33 |    2 |    24 |  8.33 |    3 |    24 | 12.50 |
| X6Y2              |    0 |    24 |  0.00 |   11 |    24 | 45.83 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X7Y2              |    0 |    24 |  0.00 |   16 |    24 | 66.67 |    8 |    24 | 33.33 |    8 |    24 | 33.33 |
| X0Y3              |    0 |    24 |  0.00 |   12 |    24 | 50.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y3              |    0 |    24 |  0.00 |   12 |    24 | 50.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y3              |    0 |    24 |  0.00 |   12 |    24 | 50.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y3              |    4 |    24 | 16.67 |   15 |    24 | 62.50 |    0 |    24 |  0.00 |    7 |    24 | 29.17 |
| X4Y3              |   12 |    24 | 50.00 |   16 |    24 | 66.67 |    2 |    24 |  8.33 |    2 |    24 |  8.33 |
| X5Y3              |    5 |    24 | 20.83 |   13 |    24 | 54.17 |    2 |    24 |  8.33 |    1 |    24 |  4.17 |
| X6Y3              |    2 |    24 |  8.33 |    8 |    24 | 33.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X7Y3              |   10 |    24 | 41.67 |   10 |    24 | 41.67 |    8 |    24 | 33.33 |    2 |    24 |  8.33 |
| X0Y4              |    0 |    24 |  0.00 |   13 |    24 | 54.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y4              |    0 |    24 |  0.00 |   21 |    24 | 87.50 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y4              |    0 |    24 |  0.00 |   21 |    24 | 87.50 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y4              |    0 |    24 |  0.00 |   21 |    24 | 87.50 |    2 |    24 |  8.33 |    7 |    24 | 29.17 |
| X4Y4              |    0 |    24 |  0.00 |   21 |    24 | 87.50 |    0 |    24 |  0.00 |   13 |    24 | 54.17 |
| X5Y4              |    0 |    24 |  0.00 |   21 |    24 | 87.50 |    1 |    24 |  4.17 |    1 |    24 |  4.17 |
| X6Y4              |    0 |    24 |  0.00 |   21 |    24 | 87.50 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X7Y4              |    0 |    24 |  0.00 |    6 |    24 | 25.00 |    0 |    24 |  0.00 |    3 |    24 | 12.50 |
| X0Y5              |    0 |    24 |  0.00 |   13 |    24 | 54.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y5              |    0 |    24 |  0.00 |   21 |    24 | 87.50 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y5              |    0 |    24 |  0.00 |   21 |    24 | 87.50 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y5              |    0 |    24 |  0.00 |   21 |    24 | 87.50 |    7 |    24 | 29.17 |    7 |    24 | 29.17 |
| X4Y5              |    0 |    24 |  0.00 |   21 |    24 | 87.50 |    0 |    24 |  0.00 |   13 |    24 | 54.17 |
| X5Y5              |    0 |    24 |  0.00 |   21 |    24 | 87.50 |    1 |    24 |  4.17 |    1 |    24 |  4.17 |
| X6Y5              |    0 |    24 |  0.00 |   21 |    24 | 87.50 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X7Y5              |    0 |    24 |  0.00 |    6 |    24 | 25.00 |    0 |    24 |  0.00 |    3 |    24 | 12.50 |
| X0Y6              |    0 |    24 |  0.00 |   13 |    24 | 54.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y6              |    0 |    24 |  0.00 |   21 |    24 | 87.50 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y6              |    0 |    24 |  0.00 |   21 |    24 | 87.50 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y6              |    0 |    24 |  0.00 |   21 |    24 | 87.50 |    5 |    24 | 20.83 |    7 |    24 | 29.17 |
| X4Y6              |    0 |    24 |  0.00 |   21 |    24 | 87.50 |    0 |    24 |  0.00 |   13 |    24 | 54.17 |
| X5Y6              |    0 |    24 |  0.00 |   21 |    24 | 87.50 |    1 |    24 |  4.17 |    1 |    24 |  4.17 |
| X6Y6              |    0 |    24 |  0.00 |   21 |    24 | 87.50 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X7Y6              |    0 |    24 |  0.00 |    5 |    24 | 20.83 |    0 |    24 |  0.00 |    3 |    24 | 12.50 |
| X0Y7              |    0 |    24 |  0.00 |   13 |    24 | 54.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y7              |    0 |    24 |  0.00 |   14 |    24 | 58.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y7              |    0 |    24 |  0.00 |   21 |    24 | 87.50 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y7              |    0 |    24 |  0.00 |   21 |    24 | 87.50 |    5 |    24 | 20.83 |    7 |    24 | 29.17 |
| X4Y7              |    0 |    24 |  0.00 |   21 |    24 | 87.50 |    0 |    24 |  0.00 |    1 |    24 |  4.17 |
| X5Y7              |    0 |    24 |  0.00 |   21 |    24 | 87.50 |    0 |    24 |  0.00 |    1 |    24 |  4.17 |
| X6Y7              |    0 |    24 |  0.00 |   20 |    24 | 83.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X7Y7              |    0 |    24 |  0.00 |    7 |    24 | 29.17 |    1 |    24 |  4.17 |    3 |    24 | 12.50 |
| X0Y8              |    0 |    24 |  0.00 |   18 |    24 | 75.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y8              |    0 |    24 |  0.00 |   18 |    24 | 75.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y8              |    0 |    24 |  0.00 |   18 |    24 | 75.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y8              |    4 |    24 | 16.67 |   18 |    24 | 75.00 |    5 |    24 | 20.83 |    7 |    24 | 29.17 |
| X4Y8              |    6 |    24 | 25.00 |   19 |    24 | 79.17 |    0 |    24 |  0.00 |    9 |    24 | 37.50 |
| X5Y8              |    4 |    24 | 16.67 |   17 |    24 | 70.83 |    0 |    24 |  0.00 |    1 |    24 |  4.17 |
| X6Y8              |    4 |    24 | 16.67 |   11 |    24 | 45.83 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X7Y8              |    2 |    24 |  8.33 |    4 |    24 | 16.67 |    1 |    24 |  4.17 |    3 |    24 | 12.50 |
| X0Y9              |    0 |    24 |  0.00 |   17 |    24 | 70.83 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y9              |    0 |    24 |  0.00 |   17 |    24 | 70.83 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y9              |    0 |    24 |  0.00 |   17 |    24 | 70.83 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y9              |    0 |    24 |  0.00 |   17 |    24 | 70.83 |    3 |    24 | 12.50 |    7 |    24 | 29.17 |
| X4Y9              |    0 |    24 |  0.00 |   17 |    24 | 70.83 |    0 |    24 |  0.00 |    9 |    24 | 37.50 |
| X5Y9              |    0 |    24 |  0.00 |   17 |    24 | 70.83 |    0 |    24 |  0.00 |    1 |    24 |  4.17 |
| X6Y9              |    0 |    24 |  0.00 |   17 |    24 | 70.83 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X7Y9              |    0 |    24 |  0.00 |   11 |    24 | 45.83 |    0 |    24 |  0.00 |    4 |    24 | 16.67 |
| X0Y10             |    0 |    24 |  0.00 |   12 |    24 | 50.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y10             |    0 |    24 |  0.00 |   17 |    24 | 70.83 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y10             |    0 |    24 |  0.00 |   17 |    24 | 70.83 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y10             |    0 |    24 |  0.00 |   17 |    24 | 70.83 |    3 |    24 | 12.50 |    7 |    24 | 29.17 |
| X4Y10             |    2 |    24 |  8.33 |   17 |    24 | 70.83 |    0 |    24 |  0.00 |    9 |    24 | 37.50 |
| X5Y10             |    2 |    24 |  8.33 |   17 |    24 | 70.83 |    0 |    24 |  0.00 |    1 |    24 |  4.17 |
| X6Y10             |    2 |    24 |  8.33 |   17 |    24 | 70.83 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X7Y10             |    1 |    24 |  4.17 |    6 |    24 | 25.00 |    0 |    24 |  0.00 |    2 |    24 |  8.33 |
| X0Y11             |    0 |    24 |  0.00 |   12 |    24 | 50.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y11             |    0 |    24 |  0.00 |   12 |    24 | 50.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y11             |    0 |    24 |  0.00 |   15 |    24 | 62.50 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y11             |    5 |    24 | 20.83 |   17 |    24 | 70.83 |    3 |    24 | 12.50 |    0 |    24 |  0.00 |
| X4Y11             |    3 |    24 | 12.50 |   18 |    24 | 75.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X5Y11             |    0 |    24 |  0.00 |   18 |    24 | 75.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X6Y11             |    0 |    24 |  0.00 |   17 |    24 | 70.83 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X7Y11             |    0 |    24 |  0.00 |    4 |    24 | 16.67 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
+-------------------+------+-------+-------+------+-------+-------+------+-------+-------+------+-------+-------+


pfm_top_i/dynamic_region - Usages of Clock Resources for Clocks Sourced (if any) in this RP Module
+-------------------+----------------------+----------------------+----------------------+----------------------+
|                   |        HROUTES       |        HDISTRS       |        VROUTES       |        VDISTRS       |
+-------------------+------+-------+-------+------+-------+-------+------+-------+-------+------+-------+-------+
| Clock Region Name | Used | Avail | Util% | Used | Avail | Util% | Used | Avail | Util% | Used | Avail | Util% |
+-------------------+------+-------+-------+------+-------+-------+------+-------+-------+------+-------+-------+
| X0Y0              |    0 |    24 |  0.00 |   12 |    24 | 50.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y0              |    0 |    24 |  0.00 |   12 |    24 | 50.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y0              |    0 |    24 |  0.00 |   12 |    24 | 50.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y0              |    0 |    24 |  0.00 |   12 |    24 | 50.00 |    0 |    24 |  0.00 |    7 |    24 | 29.17 |
| X4Y0              |    0 |    24 |  0.00 |   14 |    24 | 58.33 |    0 |    24 |  0.00 |    6 |    24 | 25.00 |
| X5Y0              |    0 |    24 |  0.00 |    8 |    24 | 33.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X6Y0              |    0 |    24 |  0.00 |    8 |    24 | 33.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X7Y0              |    5 |    24 | 20.83 |   10 |    24 | 41.67 |    0 |    24 |  0.00 |    3 |    24 | 12.50 |
| X0Y1              |    0 |    24 |  0.00 |   16 |    24 | 66.67 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y1              |    0 |    24 |  0.00 |   16 |    24 | 66.67 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y1              |    0 |    24 |  0.00 |   16 |    24 | 66.67 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y1              |    0 |    24 |  0.00 |   18 |    24 | 75.00 |    0 |    24 |  0.00 |    7 |    24 | 29.17 |
| X4Y1              |    4 |    24 | 16.67 |   22 |    24 | 91.67 |    0 |    24 |  0.00 |   12 |    24 | 50.00 |
| X5Y1              |    0 |    24 |  0.00 |   12 |    24 | 50.00 |    0 |    24 |  0.00 |    2 |    24 |  8.33 |
| X6Y1              |    0 |    24 |  0.00 |   10 |    24 | 41.67 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y2              |    0 |    24 |  0.00 |   11 |    24 | 45.83 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y2              |    0 |    24 |  0.00 |   12 |    24 | 50.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y2              |    0 |    24 |  0.00 |   12 |    24 | 50.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y2              |    0 |    24 |  0.00 |   15 |    24 | 62.50 |    0 |    24 |  0.00 |    7 |    24 | 29.17 |
| X4Y2              |    0 |    24 |  0.00 |   17 |    24 | 70.83 |    2 |    24 |  8.33 |    9 |    24 | 37.50 |
| X5Y2              |    0 |    24 |  0.00 |   14 |    24 | 58.33 |    2 |    24 |  8.33 |    3 |    24 | 12.50 |
| X6Y2              |    0 |    24 |  0.00 |   11 |    24 | 45.83 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y3              |    0 |    24 |  0.00 |   12 |    24 | 50.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y3              |    0 |    24 |  0.00 |   12 |    24 | 50.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y3              |    0 |    24 |  0.00 |   12 |    24 | 50.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y3              |    4 |    24 | 16.67 |   15 |    24 | 62.50 |    0 |    24 |  0.00 |    7 |    24 | 29.17 |
| X4Y3              |   12 |    24 | 50.00 |   16 |    24 | 66.67 |    2 |    24 |  8.33 |    2 |    24 |  8.33 |
| X5Y3              |    5 |    24 | 20.83 |   13 |    24 | 54.17 |    2 |    24 |  8.33 |    1 |    24 |  4.17 |
| X6Y3              |    2 |    24 |  8.33 |    8 |    24 | 33.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y4              |    0 |    24 |  0.00 |   13 |    24 | 54.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y4              |    0 |    24 |  0.00 |   21 |    24 | 87.50 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y4              |    0 |    24 |  0.00 |   21 |    24 | 87.50 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y4              |    0 |    24 |  0.00 |   21 |    24 | 87.50 |    2 |    24 |  8.33 |    7 |    24 | 29.17 |
| X4Y4              |    0 |    24 |  0.00 |   21 |    24 | 87.50 |    0 |    24 |  0.00 |   13 |    24 | 54.17 |
| X5Y4              |    0 |    24 |  0.00 |   21 |    24 | 87.50 |    1 |    24 |  4.17 |    1 |    24 |  4.17 |
| X6Y4              |    0 |    24 |  0.00 |   21 |    24 | 87.50 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y5              |    0 |    24 |  0.00 |   13 |    24 | 54.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y5              |    0 |    24 |  0.00 |   21 |    24 | 87.50 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y5              |    0 |    24 |  0.00 |   21 |    24 | 87.50 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y5              |    0 |    24 |  0.00 |   21 |    24 | 87.50 |    7 |    24 | 29.17 |    7 |    24 | 29.17 |
| X4Y5              |    0 |    24 |  0.00 |   21 |    24 | 87.50 |    0 |    24 |  0.00 |   13 |    24 | 54.17 |
| X5Y5              |    0 |    24 |  0.00 |   21 |    24 | 87.50 |    1 |    24 |  4.17 |    1 |    24 |  4.17 |
| X6Y5              |    0 |    24 |  0.00 |   21 |    24 | 87.50 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y6              |    0 |    24 |  0.00 |   13 |    24 | 54.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y6              |    0 |    24 |  0.00 |   21 |    24 | 87.50 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y6              |    0 |    24 |  0.00 |   21 |    24 | 87.50 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y6              |    0 |    24 |  0.00 |   21 |    24 | 87.50 |    5 |    24 | 20.83 |    7 |    24 | 29.17 |
| X4Y6              |    0 |    24 |  0.00 |   21 |    24 | 87.50 |    0 |    24 |  0.00 |   13 |    24 | 54.17 |
| X5Y6              |    0 |    24 |  0.00 |   21 |    24 | 87.50 |    1 |    24 |  4.17 |    1 |    24 |  4.17 |
| X6Y6              |    0 |    24 |  0.00 |   21 |    24 | 87.50 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y7              |    0 |    24 |  0.00 |   13 |    24 | 54.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y7              |    0 |    24 |  0.00 |   14 |    24 | 58.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y7              |    0 |    24 |  0.00 |   21 |    24 | 87.50 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y7              |    0 |    24 |  0.00 |   21 |    24 | 87.50 |    5 |    24 | 20.83 |    7 |    24 | 29.17 |
| X4Y7              |    0 |    24 |  0.00 |   21 |    24 | 87.50 |    0 |    24 |  0.00 |    1 |    24 |  4.17 |
| X5Y7              |    0 |    24 |  0.00 |   21 |    24 | 87.50 |    0 |    24 |  0.00 |    1 |    24 |  4.17 |
| X6Y7              |    0 |    24 |  0.00 |   20 |    24 | 83.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y8              |    0 |    24 |  0.00 |   18 |    24 | 75.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y8              |    0 |    24 |  0.00 |   18 |    24 | 75.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y8              |    0 |    24 |  0.00 |   18 |    24 | 75.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y8              |    4 |    24 | 16.67 |   18 |    24 | 75.00 |    5 |    24 | 20.83 |    7 |    24 | 29.17 |
| X4Y8              |    6 |    24 | 25.00 |   19 |    24 | 79.17 |    0 |    24 |  0.00 |    9 |    24 | 37.50 |
| X5Y8              |    4 |    24 | 16.67 |   17 |    24 | 70.83 |    0 |    24 |  0.00 |    1 |    24 |  4.17 |
| X6Y8              |    4 |    24 | 16.67 |   11 |    24 | 45.83 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y9              |    0 |    24 |  0.00 |   17 |    24 | 70.83 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y9              |    0 |    24 |  0.00 |   17 |    24 | 70.83 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y9              |    0 |    24 |  0.00 |   17 |    24 | 70.83 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y9              |    0 |    24 |  0.00 |   17 |    24 | 70.83 |    3 |    24 | 12.50 |    7 |    24 | 29.17 |
| X4Y9              |    0 |    24 |  0.00 |   17 |    24 | 70.83 |    0 |    24 |  0.00 |    9 |    24 | 37.50 |
| X5Y9              |    0 |    24 |  0.00 |   17 |    24 | 70.83 |    0 |    24 |  0.00 |    1 |    24 |  4.17 |
| X6Y9              |    0 |    24 |  0.00 |   17 |    24 | 70.83 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X7Y9              |    0 |    24 |  0.00 |   11 |    24 | 45.83 |    0 |    24 |  0.00 |    4 |    24 | 16.67 |
| X0Y10             |    0 |    24 |  0.00 |   12 |    24 | 50.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y10             |    0 |    24 |  0.00 |   17 |    24 | 70.83 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y10             |    0 |    24 |  0.00 |   17 |    24 | 70.83 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y10             |    0 |    24 |  0.00 |   17 |    24 | 70.83 |    3 |    24 | 12.50 |    7 |    24 | 29.17 |
| X4Y10             |    2 |    24 |  8.33 |   17 |    24 | 70.83 |    0 |    24 |  0.00 |    9 |    24 | 37.50 |
| X5Y10             |    2 |    24 |  8.33 |   17 |    24 | 70.83 |    0 |    24 |  0.00 |    1 |    24 |  4.17 |
| X6Y10             |    2 |    24 |  8.33 |   17 |    24 | 70.83 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y11             |    0 |    24 |  0.00 |   12 |    24 | 50.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y11             |    0 |    24 |  0.00 |   12 |    24 | 50.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y11             |    0 |    24 |  0.00 |   15 |    24 | 62.50 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y11             |    5 |    24 | 20.83 |   17 |    24 | 70.83 |    3 |    24 | 12.50 |    0 |    24 |  0.00 |
| X4Y11             |    3 |    24 | 12.50 |   18 |    24 | 75.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X5Y11             |    0 |    24 |  0.00 |   18 |    24 | 75.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X6Y11             |    0 |    24 |  0.00 |   17 |    24 | 70.83 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
+-------------------+------+-------+-------+------+-------+-------+------+-------+-------+------+-------+-------+


8. Device Cell Placement Summary for Global Clock g0
----------------------------------------------------

+-----------+-----------------+-------------------+----------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------------------------------------+-----------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                            | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                       | PR Clock Source |
+-----------+-----------------+-------------------+----------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------------------------------------+-----------------+
| g0        | BUFGCE/O        | X4Y8              | clk_out1_pfm_top_clkwiz_kernel_0 |       5.000 | {0.000 2.500} | X3Y5     |      738317 |        0 |              0 |        0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | Static          |
+-----------+-----------------+-------------------+----------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------------------------------------+-----------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+--------+--------+--------+----------+-----------+--------+--------+----+-----------------------+
|     | X0     | X1     | X2     | X3       | X4        | X5     | X6     | X7 | HORIZONTAL PROG DELAY |
+-----+--------+--------+--------+----------+-----------+--------+--------+----+-----------------------+
| Y11 |  11732 |   9109 |  13681 |     7689 |     10450 |  11223 |  11631 |  0 |                     0 |
| Y10 |  12734 |  10065 |  14438 |     7140 |      9000 |  10717 |  10471 |  0 |                     0 |
| Y9  |  12537 |   9542 |  12705 |     7311 |      9654 |  10599 |  10254 |  0 |                     1 |
| Y8  |  13008 |   9443 |  13985 |     7367 |  (D) 9114 |   5680 |   6738 |  0 |                     2 |
| Y7  |  12080 |   8877 |  13238 |     6869 |      9496 |   8911 |  11232 |  0 |                     3 |
| Y6  |  11836 |  10700 |  14006 |     7137 |     10634 |   9601 |  10065 |  0 |                     4 |
| Y5  |  13489 |  12421 |  14412 | (R) 7726 |     11253 |  12068 |  12215 |  0 |                     4 |
| Y4  |  13217 |  11862 |  13377 |     7092 |     10639 |  11372 |  11384 |  0 |                     3 |
| Y3  |   2929 |   8012 |  11240 |     6705 |      6266 |   4803 |      0 |  0 |                     2 |
| Y2  |   4060 |   7442 |  13227 |     5774 |      3546 |   5244 |      0 |  0 |                     1 |
| Y1  |   3712 |   9544 |  14105 |     4555 |      2757 |    442 |      0 |  0 |                     0 |
| Y0  |   4395 |   7545 |  12431 |     3904 |       453 |      0 |      0 |  0 |                     0 |
+-----+--------+--------+--------+----------+-----------+--------+--------+----+-----------------------+


9. Device Cell Placement Summary for Global Clock g1
----------------------------------------------------

+-----------+-----------------+-------------------+------------------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------------------------------+-----------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock            | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                              | PR Clock Source |
+-----------+-----------------+-------------------+------------------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------------------------------+-----------------+
| g1        | BUFG_GT/O       | X7Y3              | microblaze_0_Clk |       4.000 | {0.000 2.000} | X7Y1(U)  |      106121 |        0 |              3 |        0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK | Static          |
+-----------+-----------------+-------------------+------------------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------------------------------+-----------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+------+-------+-------+-----------+-----------------------+
|     | X0 | X1 | X2 | X3 | X4   | X5    | X6    | X7        | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+------+-------+-------+-----------+-----------------------+
| Y11 |  0 |  0 |  0 |  0 |    0 |     0 |    20 |      5287 |                     0 |
| Y10 |  0 |  0 |  0 |  0 |    1 |     0 |   371 |      3494 |                     0 |
| Y9  |  0 |  0 |  0 |  0 |    0 |    34 |  2113 |      4997 |                     0 |
| Y8  |  0 |  0 |  0 |  0 |    0 |   817 |  5775 |     14792 |                     0 |
| Y7  |  0 |  0 |  0 |  0 |  616 |  3281 |  2182 |      8327 |                     0 |
| Y6  |  0 |  0 |  0 |  0 |  874 |  2891 |  3769 |      9369 |                     0 |
| Y5  |  0 |  0 |  0 |  0 |    5 |   361 |   960 |     11605 |                     1 |
| Y4  |  0 |  0 |  0 |  0 |    0 |    21 |     0 |     11111 |                     2 |
| Y3  |  0 |  0 |  0 |  0 |    2 |     0 |     0 |  (D) 6777 |                     3 |
| Y2  |  0 |  0 |  0 |  0 |    0 |     0 |     0 |      5928 |                     4 |
| Y1  |  0 |  0 |  0 |  0 |    0 |     0 |     0 |   (R) 344 |                     4 |
| Y0  |  0 |  0 |  0 |  0 |    0 |     0 |     0 |         0 |                     3 |
+-----+----+----+----+----+------+-------+-------+-----------+-----------------------+


10. Device Cell Placement Summary for Global Clock g2
-----------------------------------------------------

+-----------+-----------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------------------------------+-----------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                                                                                                                                                                                                                                                                                           | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                              | PR Clock Source |
+-----------+-----------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------------------------------+-----------------+
| g2        | BUFG_GT/O       | X7Y3              | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |       2.000 | {0.000 1.000} | X7Y1(U)  |        8320 |        0 |              0 |        0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK | Static          |
+-----------+-----------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------------------------------+-----------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+----+----+-----------+-----------------------+
|     | X0 | X1 | X2 | X3 | X4 | X5 | X6 | X7        | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+----+----+----+-----------+-----------------------+
| Y11 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |         0 |                     0 |
| Y10 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |         0 |                     0 |
| Y9  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |         0 |                     0 |
| Y8  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |         0 |                     0 |
| Y7  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |         6 |                     0 |
| Y6  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |       122 |                     0 |
| Y5  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |       384 |                     1 |
| Y4  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      1247 |                     2 |
| Y3  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  (D) 4398 |                     3 |
| Y2  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      2162 |                     4 |
| Y1  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     (R) 1 |                     4 |
| Y0  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |         0 |                     0 |
+-----+----+----+----+----+----+----+----+-----------+-----------------------+


11. Device Cell Placement Summary for Global Clock g3
-----------------------------------------------------

+-----------+-----------------+-------------------+------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------------------------------------+-----------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                    | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                               | PR Clock Source |
+-----------+-----------------+-------------------+------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------------------------------------+-----------------+
| g3        | BUFG_GT/O       | X7Y3              | diablo_gt.diablo_gt_phy_wrapper/pclk2_gt |       4.000 | {0.000 2.000} | X7Y1(U)  |        3862 |        0 |              0 |       16 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_PCLK2_GT | Static          |
+-----------+-----------------+-------------------+------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------------------------------------+-----------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+----+----+-----------+-----------------------+
|     | X0 | X1 | X2 | X3 | X4 | X5 | X6 | X7        | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+----+----+----+-----------+-----------------------+
| Y11 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |         0 |                     0 |
| Y10 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |         0 |                     0 |
| Y9  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |         0 |                     0 |
| Y8  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |         0 |                     0 |
| Y7  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |         0 |                     0 |
| Y6  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |         0 |                     0 |
| Y5  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |         0 |                     0 |
| Y4  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |         0 |                     0 |
| Y3  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  (D) 1547 |                     3 |
| Y2  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      1476 |                     4 |
| Y1  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |   (R) 851 |                     4 |
| Y0  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |         4 |                     3 |
+-----+----+----+----+----+----+----+----+-----------+-----------------------+


12. Device Cell Placement Summary for Global Clock g4
-----------------------------------------------------

+-----------+-----------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                                                                                                                                                                                                                                                                                                            | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                                                                                                                                                                                                               | PR Clock Source |
+-----------+-----------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| g4        | BUFG_GT/O       | X7Y3              | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O |       8.000 | {0.000 4.000} | X7Y3     |          31 |        0 |              0 |        0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon | Static          |
+-----------+-----------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+----+----+------------+-----------------------+
|     | X0 | X1 | X2 | X3 | X4 | X5 | X6 | X7         | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+----+----+----+------------+-----------------------+
| Y11 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y10 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y9  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y8  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y7  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y6  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y5  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y4  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y3  |  0 |  0 |  0 |  0 |  0 |  0 |  0 | (R) (D) 31 |                     0 |
| Y2  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y1  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y0  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
+-----+----+----+----+----+----+----+----+------------+-----------------------+


13. Device Cell Placement Summary for Global Clock g5
-----------------------------------------------------

+-----------+-----------------+-------------------+-------------------------------------------------------------------------------------------------------+-------------+-----------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------------------------------------------+-----------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                 | Period (ns) | Waveform (ns)   | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                             | PR Clock Source |
+-----------+-----------------+-------------------+-------------------------------------------------------------------------------------------------------+-------------+-----------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------------------------------------------+-----------------+
| g5        | BUFG_GT/O       | X7Y3              | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O |    1000.000 | {0.000 500.000} | X7Y1(U)  |          13 |        0 |              0 |        0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_INTCLK | Static          |
+-----------+-----------------+-------------------+-------------------------------------------------------------------------------------------------------+-------------+-----------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------------------------------------------+-----------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+----+----+--------+-----------------------+
|     | X0 | X1 | X2 | X3 | X4 | X5 | X6 | X7     | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+----+----+----+--------+-----------------------+
| Y11 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     0 |
| Y10 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     0 |
| Y9  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     0 |
| Y8  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     0 |
| Y7  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     0 |
| Y6  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     0 |
| Y5  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     0 |
| Y4  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     0 |
| Y3  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  (D) 0 |                     0 |
| Y2  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     13 |                     0 |
| Y1  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  (R) 0 |                     0 |
| Y0  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     0 |
+-----+----+----+----+----+----+----+----+--------+-----------------------+


14. Device Cell Placement Summary for Global Clock g6
-----------------------------------------------------

+-----------+-----------------+-------------------+----------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------------------------------+-----------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock    | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                              | PR Clock Source |
+-----------+-----------------+-------------------+----------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------------------------------+-----------------+
| g6        | BUFG_GT/O       | X7Y3              | mcap_clk |       8.000 | {0.000 4.000} | X7Y1(U)  |           1 |        0 |              0 |        0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_MCAPCLK | Static          |
+-----------+-----------------+-------------------+----------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------------------------------+-----------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+----+----+--------+-----------------------+
|     | X0 | X1 | X2 | X3 | X4 | X5 | X6 | X7     | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+----+----+----+--------+-----------------------+
| Y11 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     0 |
| Y10 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     0 |
| Y9  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     0 |
| Y8  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     0 |
| Y7  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     0 |
| Y6  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     0 |
| Y5  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     0 |
| Y4  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     0 |
| Y3  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  (D) 1 |                     0 |
| Y2  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     0 |
| Y1  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  (R) 0 |                     0 |
| Y0  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     0 |
+-----+----+----+----+----+----+----+----+--------+-----------------------+


15. Device Cell Placement Summary for Global Clock g7
-----------------------------------------------------

+-----------+-----------------+-------------------+--------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------+------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock        | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                 | PR Clock Source              |
+-----------+-----------------+-------------------+--------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------+------------------------------+
| g7        | BUFGCE/O        | X4Y1              | mmcm_clkout0 |       3.332 | {0.000 1.666} | X4Y3     |       30692 |        0 |              3 |        0 | pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00/inst/u_ddr4_infrastructure/div_clk | RM: pfm_top_i/dynamic_region |
+-----------+-----------------+-------------------+--------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------+------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+------+-------+-------+-------+-----------+-----+----+----+-----------------------+
|     | X0   | X1    | X2    | X3    | X4        | X5  | X6 | X7 | HORIZONTAL PROG DELAY |
+-----+------+-------+-------+-------+-----------+-----+----+----+-----------------------+
| Y11 |    0 |     0 |     0 |     0 |         0 |   0 |  0 |  0 |                     0 |
| Y10 |    0 |     0 |     0 |     0 |         0 |   0 |  0 |  0 |                     0 |
| Y9  |    0 |     0 |     0 |     0 |         0 |   0 |  0 |  0 |                     0 |
| Y8  |  120 |    55 |   128 |   128 |         0 |   0 |  0 |  0 |                     0 |
| Y7  |   39 |     3 |     7 |   123 |         0 |   0 |  0 |  0 |                     1 |
| Y6  |   15 |    82 |     0 |     0 |         1 |   0 |  0 |  0 |                     2 |
| Y5  |   15 |   180 |     1 |     6 |         0 |   0 |  0 |  0 |                     3 |
| Y4  |  128 |   173 |    12 |     0 |         0 |   0 |  0 |  0 |                     4 |
| Y3  |  166 |  1162 |  3232 |  1602 |  (R) 3348 |  98 |  0 |  0 |                     4 |
| Y2  |    0 |    32 |   522 |   876 |      5631 |   0 |  0 |  0 |                     3 |
| Y1  |    4 |    79 |   124 |  1036 |  (D) 7293 |   0 |  0 |  0 |                     2 |
| Y0  |    0 |     0 |     0 |     0 |      4274 |   0 |  0 |  0 |                     1 |
+-----+------+-------+-------+-------+-----------+-----+----+----+-----------------------+


16. Device Cell Placement Summary for Global Clock g8
-----------------------------------------------------

+-----------+-----------------+-------------------+-----------------------------------+-------------+----------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------+-----------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                             | Period (ns) | Waveform (ns)  | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                | PR Clock Source |
+-----------+-----------------+-------------------+-----------------------------------+-------------+----------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------+-----------------+
| g8        | BUFGCE/O        | X4Y3              | clk_out1_pfm_top_clkwiz_sysclks_0 |      20.000 | {0.000 10.000} | X3Y5     |       26784 |        0 |              3 |        0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1 | Static          |
+-----------+-----------------+-------------------+-----------------------------------+-------------+----------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------+-----------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+-----+------+------+-------+----------+-------+-------+-------+-----------------------+
|     | X0  | X1   | X2   | X3    | X4       | X5    | X6    | X7    | HORIZONTAL PROG DELAY |
+-----+-----+------+------+-------+----------+-------+-------+-------+-----------------------+
| Y11 |   0 |    0 |    0 |     0 |        1 |     0 |    13 |  4267 |                     0 |
| Y10 |   0 |    0 |    0 |     0 |        0 |     0 |     6 |  5045 |                     0 |
| Y9  |   0 |    0 |    0 |     0 |        0 |     0 |   232 |  4236 |                     1 |
| Y8  |  26 |  318 |   68 |    58 |       13 |     0 |  1405 |  2070 |                     2 |
| Y7  |   5 |  830 |  342 |   250 |      130 |   125 |   453 |    33 |                     3 |
| Y6  |   0 |    0 |    0 |     0 |        0 |    40 |    45 |     3 |                     4 |
| Y5  |   0 |    0 |    0 | (R) 0 |        0 |    50 |     0 |     5 |                     4 |
| Y4  |   1 |    0 |   36 |    40 |        0 |     0 |     0 |    28 |                     3 |
| Y3  |   0 |    0 |  420 |   677 |  (D) 207 |  1472 |   367 |    21 |                     2 |
| Y2  |   0 |    0 |    0 |     0 |       78 |    63 |     0 |   554 |                     1 |
| Y1  |   0 |    0 |    0 |     0 |      212 |   195 |     0 |  1487 |                     0 |
| Y0  |   0 |    0 |    0 |     0 |        0 |   387 |   473 |     0 |                     0 |
+-----+-----+------+------+-------+----------+-------+-------+-------+-----------------------+


17. Device Cell Placement Summary for Global Clock g9
-----------------------------------------------------

+-----------+-----------------+-------------------+------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------------------------------+-----------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                              | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                         | PR Clock Source |
+-----------+-----------------+-------------------+------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------------------------------+-----------------+
| g9        | BUFGCE/O        | X4Y3              | clk_out1_pfm_top_clkwiz_hbm_aclk_0 |       2.222 | {0.000 1.111} | X3Y5     |       14086 |        0 |              0 |        0 | pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | Static          |
+-----------+-----------------+-------------------+------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------------------------------+-----------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+------+---------+--------+-------+-----+----+-----------------------+
|     | X0 | X1 | X2   | X3      | X4     | X5    | X6  | X7 | HORIZONTAL PROG DELAY |
+-----+----+----+------+---------+--------+-------+-----+----+-----------------------+
| Y11 |  0 |  0 |    0 |       0 |      0 |     0 |   0 |  0 |                     0 |
| Y10 |  0 |  0 |    0 |       0 |      0 |     0 |   0 |  0 |                     0 |
| Y9  |  0 |  0 |    0 |       0 |      0 |    16 |  15 |  0 |                     1 |
| Y8  |  0 |  0 |    8 |     778 |   2026 |  2954 |  30 |  0 |                     2 |
| Y7  |  0 |  0 |   49 |     565 |    219 |     0 |  36 |  0 |                     3 |
| Y6  |  0 |  0 |  172 |     435 |    178 |     0 |   0 |  0 |                     4 |
| Y5  |  0 |  0 |  159 | (R) 397 |     39 |     0 |   0 |  0 |                     4 |
| Y4  |  0 |  0 |  473 |    1080 |     65 |     0 |   0 |  0 |                     3 |
| Y3  |  0 |  0 |    2 |     670 |  (D) 2 |    34 |   0 |  0 |                     2 |
| Y2  |  0 |  0 |    6 |     609 |      0 |     0 |   0 |  0 |                     1 |
| Y1  |  0 |  0 |   58 |     751 |      8 |     0 |   0 |  0 |                     0 |
| Y0  |  0 |  0 |  459 |    1767 |     26 |     0 |   0 |  0 |                     0 |
+-----+----+----+------+---------+--------+-------+-----+----+-----------------------+


18. Device Cell Placement Summary for Global Clock g10
------------------------------------------------------

+-----------+-----------------+-------------------+---------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------+-----------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock   | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                | PR Clock Source |
+-----------+-----------------+-------------------+---------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------+-----------------+
| g10       | BUFG_GT/O       | X7Y1              | ref_clk |      10.000 | {0.000 5.000} | X7Y1(U)  |        8280 |        0 |              0 |       20 | pfm_top_i/static_region/pcie/inst/ext_ch_gt_drpclk | Static          |
+-----------+-----------------+-------------------+---------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------+-----------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+----+----+--------------+-----------------------+
|     | X0 | X1 | X2 | X3 | X4 | X5 | X6 | X7           | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+----+----+----+--------------+-----------------------+
| Y11 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |            0 |                     0 |
| Y10 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |            0 |                     0 |
| Y9  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |            0 |                     0 |
| Y8  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |            0 |                     0 |
| Y7  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |            0 |                     0 |
| Y6  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |            0 |                     0 |
| Y5  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |            0 |                     0 |
| Y4  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |            0 |                     0 |
| Y3  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |         1020 |                     0 |
| Y2  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |         2105 |                     1 |
| Y1  |  0 |  0 |  0 |  0 |  0 |  0 |  0 | (R) (D) 5170 |                     1 |
| Y0  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |            5 |                     0 |
+-----+----+----+----+----+----+----+----+--------------+-----------------------+


19. Device Cell Placement Summary for Global Clock g11
------------------------------------------------------

+-----------+-----------------+-------------------+------------------------------+-------------+----------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------+-----------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                        | Period (ns) | Waveform (ns)  | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                           | PR Clock Source |
+-----------+-----------------+-------------------+------------------------------+-------------+----------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------+-----------------+
| g11       | BUFGCE/O        | X4Y11             | clk_out1_pfm_top_clk_wiz_0_0 |      20.000 | {0.000 10.000} | X3Y5     |        6118 |        0 |              0 |        0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1 | Static          |
+-----------+-----------------+-------------------+------------------------------+-------------+----------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------+-----------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+-------+--------+----+----+-------+-----------------------+
|     | X0 | X1 | X2 | X3    | X4     | X5 | X6 | X7    | HORIZONTAL PROG DELAY |
+-----+----+----+----+-------+--------+----+----+-------+-----------------------+
| Y11 |  0 |  0 |  0 |     0 |  (D) 0 |  0 |  0 |    85 |                     0 |
| Y10 |  0 |  0 |  0 |     0 |      0 |  0 |  0 |  2131 |                     0 |
| Y9  |  0 |  0 |  0 |     0 |      0 |  0 |  0 |  3054 |                     1 |
| Y8  |  0 |  0 |  0 |     1 |      0 |  0 |  0 |   446 |                     2 |
| Y7  |  0 |  0 |  0 |     0 |      0 |  0 |  0 |    25 |                     3 |
| Y6  |  0 |  0 |  0 |     0 |      0 |  0 |  0 |    59 |                     4 |
| Y5  |  0 |  0 |  0 | (R) 0 |      0 |  0 |  0 |    21 |                     4 |
| Y4  |  0 |  0 |  0 |     0 |      0 |  0 |  0 |    39 |                     3 |
| Y3  |  0 |  0 |  0 |     0 |      0 |  0 |  0 |   257 |                     2 |
| Y2  |  0 |  0 |  0 |     0 |      0 |  0 |  0 |     0 |                     1 |
| Y1  |  0 |  0 |  0 |     0 |      0 |  0 |  0 |     0 |                     0 |
| Y0  |  0 |  0 |  0 |     0 |      0 |  0 |  0 |     0 |                     0 |
+-----+----+----+----+-------+--------+----+----+-------+-----------------------+


20. Device Cell Placement Summary for Global Clock g12
------------------------------------------------------

+-----------+-----------------+-------------------+-------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------+-----------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                               | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                  | PR Clock Source |
+-----------+-----------------+-------------------+-------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------+-----------------+
| g12       | BUFGCE/O        | X4Y10             | clk_out1_pfm_top_clkwiz_scheduler_0 |       4.000 | {0.000 2.000} | X7Y10    |        2886 |        0 |              0 |        0 | pfm_top_i/static_region/base_clocking/clkwiz_scheduler/inst/clk_out1 | Static          |
+-----------+-----------------+-------------------+-------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------+-----------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+--------+----+----+----------+-----------------------+
|     | X0 | X1 | X2 | X3 | X4     | X5 | X6 | X7       | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+--------+----+----+----------+-----------------------+
| Y11 |  0 |  0 |  0 |  0 |      0 |  0 |  0 |      563 |                     1 |
| Y10 |  0 |  0 |  0 |  0 |  (D) 0 |  0 |  0 | (R) 2318 |                     1 |
| Y9  |  0 |  0 |  0 |  0 |      0 |  0 |  0 |        5 |                     0 |
| Y8  |  0 |  0 |  0 |  0 |      0 |  0 |  0 |        0 |                     0 |
| Y7  |  0 |  0 |  0 |  0 |      0 |  0 |  0 |        0 |                     0 |
| Y6  |  0 |  0 |  0 |  0 |      0 |  0 |  0 |        0 |                     0 |
| Y5  |  0 |  0 |  0 |  0 |      0 |  0 |  0 |        0 |                     0 |
| Y4  |  0 |  0 |  0 |  0 |      0 |  0 |  0 |        0 |                     0 |
| Y3  |  0 |  0 |  0 |  0 |      0 |  0 |  0 |        0 |                     0 |
| Y2  |  0 |  0 |  0 |  0 |      0 |  0 |  0 |        0 |                     0 |
| Y1  |  0 |  0 |  0 |  0 |      0 |  0 |  0 |        0 |                     0 |
| Y0  |  0 |  0 |  0 |  0 |      0 |  0 |  0 |        0 |                     0 |
+-----+----+----+----+----+--------+----+----+----------+-----------------------+


21. Device Cell Placement Summary for Global Clock g13
------------------------------------------------------

+-----------+-----------------+-------------------+--------------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------------------------------------+------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock        | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                    | PR Clock Source              |
+-----------+-----------------+-------------------+--------------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------------------------------------+------------------------------+
| g13       | BUFGCE/O        | X4Y1              | mmcm_clkout6 |       6.664 | {0.000 3.332} | X4Y3     |        1594 |        0 |              0 |        0 | pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00/inst/u_ddr4_infrastructure/c0_riu_clk | RM: pfm_top_i/dynamic_region |
+-----------+-----------------+-------------------+--------------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------------------------------------+------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----------+----+----+----+-----------------------+
|     | X0 | X1 | X2 | X3 | X4       | X5 | X6 | X7 | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+----------+----+----+----+-----------------------+
| Y11 |  0 |  0 |  0 |  0 |        0 |  0 |  0 |  0 |                     0 |
| Y10 |  0 |  0 |  0 |  0 |        0 |  0 |  0 |  0 |                     0 |
| Y9  |  0 |  0 |  0 |  0 |        0 |  0 |  0 |  0 |                     0 |
| Y8  |  0 |  0 |  0 |  0 |        0 |  0 |  0 |  0 |                     0 |
| Y7  |  0 |  0 |  0 |  0 |        0 |  0 |  0 |  0 |                     0 |
| Y6  |  0 |  0 |  0 |  0 |        0 |  0 |  0 |  0 |                     0 |
| Y5  |  0 |  0 |  0 |  0 |        0 |  0 |  0 |  0 |                     0 |
| Y4  |  0 |  0 |  0 |  0 |        0 |  0 |  0 |  0 |                     0 |
| Y3  |  0 |  0 |  0 |  0 |    (R) 0 |  0 |  0 |  0 |                     0 |
| Y2  |  0 |  0 |  0 |  0 |       59 |  0 |  0 |  0 |                     3 |
| Y1  |  0 |  0 |  0 |  0 |  (D) 330 |  0 |  0 |  0 |                     2 |
| Y0  |  0 |  0 |  0 |  0 |     1205 |  0 |  0 |  0 |                     1 |
+-----+----+----+----+----+----------+----+----+----+-----------------------+


22. Device Cell Placement Summary for Global Clock g14
------------------------------------------------------

+-----------+-----------------+-------------------+--------------------------------------------------------------------------------------+-------------+----------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------+-----------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                | Period (ns) | Waveform (ns)  | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                          | PR Clock Source |
+-----------+-----------------+-------------------+--------------------------------------------------------------------------------------+-------------+----------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------+-----------------+
| g14       | BUFGCE/O        | X4Y8              | pfm_top_i/static_region/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q |     160.000 | {0.000 80.000} | X3Y5     |         655 |        0 |              0 |        0 | pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/tck | Static          |
+-----------+-----------------+-------------------+--------------------------------------------------------------------------------------+-------------+----------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------+-----------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+-------+--------+------+-----+------+-----------------------+
|     | X0 | X1 | X2 | X3    | X4     | X5   | X6  | X7   | HORIZONTAL PROG DELAY |
+-----+----+----+----+-------+--------+------+-----+------+-----------------------+
| Y11 |  0 |  0 |  0 |     0 |      0 |    0 |   0 |    0 |                     0 |
| Y10 |  0 |  0 |  0 |     0 |      0 |    0 |   0 |    0 |                     0 |
| Y9  |  0 |  0 |  0 |     0 |      0 |    0 |   0 |    0 |                     1 |
| Y8  |  0 |  0 |  0 |     0 |  (D) 0 |    0 |   0 |  320 |                     2 |
| Y7  |  0 |  0 |  0 |     0 |      0 |    0 |   0 |    0 |                     3 |
| Y6  |  0 |  0 |  0 |     0 |      0 |    0 |   0 |    0 |                     4 |
| Y5  |  0 |  0 |  0 | (R) 0 |      0 |    0 |   0 |    0 |                     4 |
| Y4  |  0 |  0 |  0 |     0 |      0 |    0 |   0 |    0 |                     3 |
| Y3  |  0 |  0 |  0 |     0 |      0 |    2 |  34 |    0 |                     2 |
| Y2  |  0 |  0 |  0 |     0 |      0 |   91 |   0 |    0 |                     1 |
| Y1  |  0 |  0 |  0 |     0 |      5 |  203 |   0 |    0 |                     0 |
| Y0  |  0 |  0 |  0 |     0 |      0 |    0 |   0 |    0 |                     0 |
+-----+----+----+----+-------+--------+------+-----+------+-----------------------+


23. Device Cell Placement Summary for Global Clock g15
------------------------------------------------------

+-----------+-----------------+-------------------+--------------------------------------------------------------------------------------+-------------+----------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------+-----------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                | Period (ns) | Waveform (ns)  | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                            | PR Clock Source |
+-----------+-----------------+-------------------+--------------------------------------------------------------------------------------+-------------+----------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------+-----------------+
| g15       | BUFGCTRL/O      | X4Y3              | pfm_top_i/static_region/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q |     160.000 | {0.000 80.000} | X7Y2     |         618 |        0 |              0 |        0 | pfm_top_i/static_region/mgmt_debug_bridge/inst/bs_mux/inst/tck | Static          |
+-----------+-----------------+-------------------+--------------------------------------------------------------------------------------+-------------+----------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------+-----------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+--------+----+----+---------+-----------------------+
|     | X0 | X1 | X2 | X3 | X4     | X5 | X6 | X7      | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+--------+----+----+---------+-----------------------+
| Y11 |  0 |  0 |  0 |  0 |      0 |  0 |  0 |       0 |                     0 |
| Y10 |  0 |  0 |  0 |  0 |      0 |  0 |  0 |       0 |                     0 |
| Y9  |  0 |  0 |  0 |  0 |      0 |  0 |  0 |       0 |                     0 |
| Y8  |  0 |  0 |  0 |  0 |      0 |  0 |  0 |       0 |                     0 |
| Y7  |  0 |  0 |  0 |  0 |      0 |  0 |  0 |       0 |                     0 |
| Y6  |  0 |  0 |  0 |  0 |      0 |  0 |  0 |       0 |                     0 |
| Y5  |  0 |  0 |  0 |  0 |      0 |  0 |  0 |       0 |                     0 |
| Y4  |  0 |  0 |  0 |  0 |      0 |  0 |  0 |       0 |                     0 |
| Y3  |  0 |  0 |  0 |  0 |  (D) 0 |  0 |  0 |      20 |                     1 |
| Y2  |  0 |  0 |  0 |  0 |      0 |  0 |  0 | (R) 285 |                     1 |
| Y1  |  0 |  0 |  0 |  0 |      0 |  0 |  0 |     313 |                     0 |
| Y0  |  0 |  0 |  0 |  0 |      0 |  0 |  0 |       0 |                     0 |
+-----+----+----+----+----+--------+----+----+---------+-----------------------+


24. Device Cell Placement Summary for Global Clock g16
------------------------------------------------------

+-----------+-----------------+-------------------+--------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------+-----------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                          | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                             | PR Clock Source |
+-----------+-----------------+-------------------+--------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------+-----------------+
| g16       | BUFGCE/O        | X4Y3              | clk_out1_pfm_top_clkwiz_pcie_0 |      10.000 | {0.000 5.000} | X5Y6     |         511 |        0 |              3 |        0 | pfm_top_i/static_region/base_clocking/clkwiz_pcie/inst/clk_out1 | Static          |
+-----------+-----------------+-------------------+--------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------+-----------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+--------+-------+----+------+-----------------------+
|     | X0 | X1 | X2 | X3 | X4     | X5    | X6 | X7   | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+--------+-------+----+------+-----------------------+
| Y11 |  0 |  0 |  0 |  0 |      1 |     0 |  0 |    0 |                     0 |
| Y10 |  0 |  0 |  0 |  0 |      0 |     0 |  0 |    0 |                     0 |
| Y9  |  0 |  0 |  0 |  0 |      0 |     0 |  0 |    0 |                     0 |
| Y8  |  0 |  0 |  0 |  0 |      1 |     0 |  0 |    0 |                     3 |
| Y7  |  0 |  0 |  0 |  0 |      0 |     0 |  0 |  170 |                     4 |
| Y6  |  0 |  0 |  0 |  0 |      0 | (R) 0 |  0 |  111 |                     4 |
| Y5  |  0 |  0 |  0 |  0 |      0 |     0 |  0 |   76 |                     3 |
| Y4  |  0 |  0 |  0 |  0 |      0 |     0 |  0 |  129 |                     2 |
| Y3  |  0 |  0 |  0 |  0 |  (D) 1 |     0 |  0 |    0 |                     1 |
| Y2  |  0 |  0 |  0 |  0 |      0 |     0 |  0 |   17 |                     0 |
| Y1  |  0 |  0 |  0 |  0 |      0 |     0 |  0 |    8 |                     0 |
| Y0  |  0 |  0 |  0 |  0 |      0 |     0 |  0 |    0 |                     0 |
+-----+----+----+----+----+--------+-------+----+------+-----------------------+


25. Device Cell Placement Summary for Global Clock g17
------------------------------------------------------

+-----------+-----------------+-------------------+-----------------------------------------------------------------------------------------------------------------+-------------+----------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------------------------------------------------+-----------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                           | Period (ns) | Waveform (ns)  | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                   | PR Clock Source |
+-----------+-----------------+-------------------+-----------------------------------------------------------------------------------------------------------------+-------------+----------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------------------------------------------------+-----------------+
| g17       | BUFGCE/O        | X4Y8              | pfm_top_i/static_region/brd_mgmt_scheduler/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O |     160.000 | {0.000 80.000} | X7Y7     |         393 |        0 |              0 |        0 | pfm_top_i/static_region/brd_mgmt_scheduler/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | Static          |
+-----------+-----------------+-------------------+-----------------------------------------------------------------------------------------------------------------+-------------+----------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------------------------------------------------+-----------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+--------+----+----+--------+-----------------------+
|     | X0 | X1 | X2 | X3 | X4     | X5 | X6 | X7     | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+--------+----+----+--------+-----------------------+
| Y11 |  0 |  0 |  0 |  0 |      0 |  0 |  0 |      0 |                     0 |
| Y10 |  0 |  0 |  0 |  0 |      0 |  0 |  0 |    183 |                     1 |
| Y9  |  0 |  0 |  0 |  0 |      0 |  0 |  0 |    168 |                     2 |
| Y8  |  0 |  0 |  0 |  0 |  (D) 0 |  0 |  0 |      0 |                     0 |
| Y7  |  0 |  0 |  0 |  0 |      0 |  0 |  0 | (R) 15 |                     3 |
| Y6  |  0 |  0 |  0 |  0 |      0 |  0 |  0 |      0 |                     0 |
| Y5  |  0 |  0 |  0 |  0 |      0 |  0 |  0 |      8 |                     1 |
| Y4  |  0 |  0 |  0 |  0 |      0 |  0 |  0 |     19 |                     0 |
| Y3  |  0 |  0 |  0 |  0 |      0 |  0 |  0 |      0 |                     0 |
| Y2  |  0 |  0 |  0 |  0 |      0 |  0 |  0 |      0 |                     0 |
| Y1  |  0 |  0 |  0 |  0 |      0 |  0 |  0 |      0 |                     0 |
| Y0  |  0 |  0 |  0 |  0 |      0 |  0 |  0 |      0 |                     0 |
+-----+----+----+----+----+--------+----+----+--------+-----------------------+


26. Device Cell Placement Summary for Global Clock g18
------------------------------------------------------

+-----------+-----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------+-------------+----------------+-----------+-------------+----------+----------------+----------+-------------------------------------------------------------------------------------------+-----------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                                               | Period (ns) | Waveform (ns)  | Root (R)  | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                       | PR Clock Source |
+-----------+-----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------+-------------+----------------+-----------+-------------+----------+----------------+----------+-------------------------------------------------------------------------------------------+-----------------+
| g18       | BUFGCE/O        | X4Y3              | pfm_top_i/static_region/jtag_fallback/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK |      50.000 | {0.000 25.000} | X4Y3,X5Y2 |         291 |        0 |              1 |        0 | pfm_top_i/static_region/jtag_fallback/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.itck_i | Static          |
+-----------+-----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------+-------------+----------------+-----------+-------------+----------+----------------+----------+-------------------------------------------------------------------------------------------+-----------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+-----------+-------+----+------+-----------------------+
|     | X0 | X1 | X2 | X3 | X4        | X5    | X6 | X7   | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+-----------+-------+----+------+-----------------------+
| Y11 |  0 |  0 |  0 |  0 |         0 |     0 |  0 |    0 |                     0 |
| Y10 |  0 |  0 |  0 |  0 |         0 |     0 |  0 |    0 |                     0 |
| Y9  |  0 |  0 |  0 |  0 |         0 |     0 |  0 |    0 |                     0 |
| Y8  |  0 |  0 |  0 |  0 |         0 |     0 |  0 |    0 |                     0 |
| Y7  |  0 |  0 |  0 |  0 |         0 |     0 |  0 |    0 |                     0 |
| Y6  |  0 |  0 |  0 |  0 |         0 |     0 |  0 |    0 |                     0 |
| Y5  |  0 |  0 |  0 |  0 |         0 |     0 |  0 |    0 |                     0 |
| Y4  |  0 |  0 |  0 |  0 |         0 |     0 |  0 |    0 |                     0 |
| Y3  |  0 |  0 |  0 |  0 | (R) (D) 1 |     0 |  0 |    0 |                     0 |
| Y2  |  0 |  0 |  0 |  0 |         0 | (R) 0 |  0 |    4 |                     1 |
| Y1  |  0 |  0 |  0 |  0 |         0 |     0 |  0 |  287 |                     0 |
| Y0  |  0 |  0 |  0 |  0 |         0 |     0 |  0 |    0 |                     0 |
+-----+----+----+----+----+-----------+-------+----+------+-----------------------+


27. Device Cell Placement Summary for Global Clock g19
------------------------------------------------------

+-----------+-----------------+-------------------+--------------------------------------------------------------------------------------+-------------+----------------+-----------+-------------+----------+----------------+----------+--------------------------------------------------------------+-----------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                | Period (ns) | Waveform (ns)  | Root (R)  | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                          | PR Clock Source |
+-----------+-----------------+-------------------+--------------------------------------------------------------------------------------+-------------+----------------+-----------+-------------+----------+----------------+----------+--------------------------------------------------------------+-----------------+
| g19       | BUFGCE/O        | X4Y3              | pfm_top_i/static_region/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q |     160.000 | {0.000 80.000} | X4Y3,X5Y2 |          59 |        0 |              1 |        0 | pfm_top_i/static_region/mgmt_debug_bridge/inst/bsip/inst/tck | Static          |
+-----------+-----------------+-------------------+--------------------------------------------------------------------------------------+-------------+----------------+-----------+-------------+----------+----------------+----------+--------------------------------------------------------------+-----------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+-----------+-------+----+-----+-----------------------+
|     | X0 | X1 | X2 | X3 | X4        | X5    | X6 | X7  | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+-----------+-------+----+-----+-----------------------+
| Y11 |  0 |  0 |  0 |  0 |         0 |     0 |  0 |   0 |                     0 |
| Y10 |  0 |  0 |  0 |  0 |         0 |     0 |  0 |   0 |                     0 |
| Y9  |  0 |  0 |  0 |  0 |         0 |     0 |  0 |   0 |                     0 |
| Y8  |  0 |  0 |  0 |  0 |         0 |     0 |  0 |   0 |                     0 |
| Y7  |  0 |  0 |  0 |  0 |         0 |     0 |  0 |   0 |                     0 |
| Y6  |  0 |  0 |  0 |  0 |         0 |     0 |  0 |   0 |                     0 |
| Y5  |  0 |  0 |  0 |  0 |         0 |     0 |  0 |   0 |                     0 |
| Y4  |  0 |  0 |  0 |  0 |         0 |     0 |  0 |   0 |                     0 |
| Y3  |  0 |  0 |  0 |  0 | (R) (D) 1 |     0 |  0 |   0 |                     0 |
| Y2  |  0 |  0 |  0 |  0 |         0 | (R) 0 |  0 |  59 |                     0 |
| Y1  |  0 |  0 |  0 |  0 |         0 |     0 |  0 |   0 |                     0 |
| Y0  |  0 |  0 |  0 |  0 |         0 |     0 |  0 |   0 |                     0 |
+-----+----+----+----+----+-----------+-------+----+-----+-----------------------+


28. Device Cell Placement Summary for Global Clock g20
------------------------------------------------------

+-----------+-----------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------+-------------+----------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                                                      | Period (ns) | Waveform (ns)  | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                    | PR Clock Source |
+-----------+-----------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------+-------------+----------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| g20       | BUFGCE/O        | X4Y8              | pfm_top_i/static_region/brd_mgmt_scheduler/mdm_board_control/U0/Use_External.Use_BSCANID.No_Dbg_Reg_Access.BUFG_UPDATE/Using_FPGA.Native/O |     100.000 | {0.000 50.000} | X7Y8     |          55 |        0 |              0 |        0 | pfm_top_i/static_region/brd_mgmt_scheduler/mdm_board_control/U0/Use_External.Use_BSCANID.No_Dbg_Reg_Access.BUFG_UPDATE/Ext_JTAG_UPDATE | Static          |
+-----------+-----------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------+-------------+----------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------+-----------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+--------+----+----+-------+-----------------------+
|     | X0 | X1 | X2 | X3 | X4     | X5 | X6 | X7    | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+--------+----+----+-------+-----------------------+
| Y11 |  0 |  0 |  0 |  0 |      0 |  0 |  0 |     0 |                     0 |
| Y10 |  0 |  0 |  0 |  0 |      0 |  0 |  0 |    11 |                     0 |
| Y9  |  0 |  0 |  0 |  0 |      0 |  0 |  0 |    36 |                     1 |
| Y8  |  0 |  0 |  0 |  0 |  (D) 0 |  0 |  0 | (R) 0 |                     0 |
| Y7  |  0 |  0 |  0 |  0 |      0 |  0 |  0 |     8 |                     0 |
| Y6  |  0 |  0 |  0 |  0 |      0 |  0 |  0 |     0 |                     0 |
| Y5  |  0 |  0 |  0 |  0 |      0 |  0 |  0 |     0 |                     0 |
| Y4  |  0 |  0 |  0 |  0 |      0 |  0 |  0 |     0 |                     0 |
| Y3  |  0 |  0 |  0 |  0 |      0 |  0 |  0 |     0 |                     0 |
| Y2  |  0 |  0 |  0 |  0 |      0 |  0 |  0 |     0 |                     0 |
| Y1  |  0 |  0 |  0 |  0 |      0 |  0 |  0 |     0 |                     0 |
| Y0  |  0 |  0 |  0 |  0 |      0 |  0 |  0 |     0 |                     0 |
+-----+----+----+----+----+--------+----+----+-------+-----------------------+


29. Device Cell Placement Summary for Global Clock g21
------------------------------------------------------

+-----------+-----------------+-------------------+-----------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------+-----------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock     | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                              | PR Clock Source |
+-----------+-----------------+-------------------+-----------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------+-----------------+
| g21       | BUFGCE/O        | X4Y11             | xmc_clk_p |      10.000 | {0.000 5.000} | X3Y5     |          36 |        0 |              1 |        0 | pfm_top_i/static_region/base_clocking/util_ds_buf_0/U0/BUFG_O[0] | Static          |
+-----------+-----------------+-------------------+-----------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------+-----------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+-------+--------+----+-----+----+-----------------------+
|     | X0 | X1 | X2 | X3    | X4     | X5 | X6  | X7 | HORIZONTAL PROG DELAY |
+-----+----+----+----+-------+--------+----+-----+----+-----------------------+
| Y11 |  0 |  0 |  0 |     0 |  (D) 1 |  0 |   0 |  0 |                     0 |
| Y10 |  0 |  0 |  0 |     0 |      0 |  0 |   0 |  0 |                     1 |
| Y9  |  0 |  0 |  0 |     0 |      0 |  0 |   0 |  0 |                     2 |
| Y8  |  0 |  0 |  0 |     0 |      0 |  0 |   0 |  0 |                     3 |
| Y7  |  0 |  0 |  0 |     0 |      0 |  0 |  36 |  0 |                     4 |
| Y6  |  0 |  0 |  0 |     0 |      0 |  0 |   0 |  0 |                     5 |
| Y5  |  0 |  0 |  0 | (R) 0 |      0 |  0 |   0 |  0 |                     5 |
| Y4  |  0 |  0 |  0 |     0 |      0 |  0 |   0 |  0 |                     4 |
| Y3  |  0 |  0 |  0 |     0 |      0 |  0 |   0 |  0 |                     3 |
| Y2  |  0 |  0 |  0 |     0 |      0 |  0 |   0 |  0 |                     2 |
| Y1  |  0 |  0 |  0 |     0 |      0 |  0 |   0 |  0 |                     1 |
| Y0  |  0 |  0 |  0 |     0 |      0 |  0 |   0 |  0 |                     0 |
+-----+----+----+----+-------+--------+----+-----+----+-----------------------+


30. Device Cell Placement Summary for Global Clock g22
------------------------------------------------------

+-----------+-----------------+-------------------+-----------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------------------------+-----------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                             | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                        | PR Clock Source |
+-----------+-----------------+-------------------+-----------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------------------------+-----------------+
| g22       | BUFGCE/O        | X4Y11             | clk_out1_pfm_top_clkwiz_kernel2_0 |       2.000 | {0.000 1.000} | X3Y5     |          36 |        0 |              0 |        0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | Static          |
+-----------+-----------------+-------------------+-----------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------------------------+-----------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+-------+--------+----+-----+----+-----------------------+
|     | X0 | X1 | X2 | X3    | X4     | X5 | X6  | X7 | HORIZONTAL PROG DELAY |
+-----+----+----+----+-------+--------+----+-----+----+-----------------------+
| Y11 |  0 |  0 |  0 |     0 |  (D) 0 |  0 |   0 |  0 |                     0 |
| Y10 |  0 |  0 |  0 |     0 |      0 |  0 |   0 |  0 |                     1 |
| Y9  |  0 |  0 |  0 |     0 |      0 |  0 |   0 |  0 |                     2 |
| Y8  |  0 |  0 |  0 |     0 |      0 |  0 |   0 |  0 |                     3 |
| Y7  |  0 |  0 |  0 |     0 |      0 |  0 |  36 |  0 |                     4 |
| Y6  |  0 |  0 |  0 |     0 |      0 |  0 |   0 |  0 |                     5 |
| Y5  |  0 |  0 |  0 | (R) 0 |      0 |  0 |   0 |  0 |                     5 |
| Y4  |  0 |  0 |  0 |     0 |      0 |  0 |   0 |  0 |                     4 |
| Y3  |  0 |  0 |  0 |     0 |      0 |  0 |   0 |  0 |                     3 |
| Y2  |  0 |  0 |  0 |     0 |      0 |  0 |   0 |  0 |                     2 |
| Y1  |  0 |  0 |  0 |     0 |      0 |  0 |   0 |  0 |                     1 |
| Y0  |  0 |  0 |  0 |     0 |      0 |  0 |   0 |  0 |                     0 |
+-----+----+----+----+-------+--------+----+-----+----+-----------------------+


31. Device Cell Placement Summary for Global Clock g23
------------------------------------------------------

+-----------+-----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                                                                                                                                                                                                                                                                                                           | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                                                                                                                                                                                                              | PR Clock Source |
+-----------+-----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| g23       | BUFG_GT/O       | X7Y0              | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O |       8.000 | {0.000 4.000} | X7Y1     |          31 |        0 |              0 |        0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon | Static          |
+-----------+-----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+----+----+--------+-----------------------+
|     | X0 | X1 | X2 | X3 | X4 | X5 | X6 | X7     | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+----+----+----+--------+-----------------------+
| Y11 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     0 |
| Y10 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     0 |
| Y9  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     0 |
| Y8  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     0 |
| Y7  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     0 |
| Y6  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     0 |
| Y5  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     0 |
| Y4  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     0 |
| Y3  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     0 |
| Y2  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     0 |
| Y1  |  0 |  0 |  0 |  0 |  0 |  0 |  0 | (R) 31 |                     0 |
| Y0  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  (D) 0 |                     0 |
+-----+----+----+----+----+----+----+----+--------+-----------------------+


32. Device Cell Placement Summary for Global Clock g24
------------------------------------------------------

+-----------+-----------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                                                                                                                                                                                                                                                                                                            | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                                                                                                                                                                                                               | PR Clock Source |
+-----------+-----------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| g24       | BUFG_GT/O       | X7Y2              | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O |       8.000 | {0.000 4.000} | X7Y2     |          31 |        0 |              0 |        0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon | Static          |
+-----------+-----------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+----+----+------------+-----------------------+
|     | X0 | X1 | X2 | X3 | X4 | X5 | X6 | X7         | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+----+----+----+------------+-----------------------+
| Y11 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y10 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y9  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y8  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y7  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y6  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y5  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y4  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y3  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y2  |  0 |  0 |  0 |  0 |  0 |  0 |  0 | (R) (D) 31 |                     0 |
| Y1  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y0  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
+-----+----+----+----+----+----+----+----+------------+-----------------------+


33. Device Cell Placement Summary for Global Clock g25
------------------------------------------------------

+-----------+-----------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                                                                                                                                                                                                                                                                                                            | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                                                                                                                                                                                                               | PR Clock Source |
+-----------+-----------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| g25       | BUFG_GT/O       | X7Y2              | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O |       8.000 | {0.000 4.000} | X7Y2     |          31 |        0 |              0 |        0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon | Static          |
+-----------+-----------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+----+----+------------+-----------------------+
|     | X0 | X1 | X2 | X3 | X4 | X5 | X6 | X7         | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+----+----+----+------------+-----------------------+
| Y11 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y10 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y9  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y8  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y7  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y6  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y5  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y4  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y3  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y2  |  0 |  0 |  0 |  0 |  0 |  0 |  0 | (R) (D) 31 |                     0 |
| Y1  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y0  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
+-----+----+----+----+----+----+----+----+------------+-----------------------+


34. Device Cell Placement Summary for Global Clock g26
------------------------------------------------------

+-----------+-----------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                                                                                                                                                                                                                                                                                                            | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                                                                                                                                                                                                               | PR Clock Source |
+-----------+-----------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| g26       | BUFG_GT/O       | X7Y3              | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O |       8.000 | {0.000 4.000} | X7Y3     |          31 |        0 |              0 |        0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon | Static          |
+-----------+-----------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+----+----+------------+-----------------------+
|     | X0 | X1 | X2 | X3 | X4 | X5 | X6 | X7         | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+----+----+----+------------+-----------------------+
| Y11 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y10 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y9  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y8  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y7  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y6  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y5  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y4  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y3  |  0 |  0 |  0 |  0 |  0 |  0 |  0 | (R) (D) 31 |                     0 |
| Y2  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y1  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y0  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
+-----+----+----+----+----+----+----+----+------------+-----------------------+


35. Device Cell Placement Summary for Global Clock g27
------------------------------------------------------

+-----------+-----------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                                                                                                                                                                                                                                                                                                            | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                                                                                                                                                                                                               | PR Clock Source |
+-----------+-----------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| g27       | BUFG_GT/O       | X7Y3              | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O |       8.000 | {0.000 4.000} | X7Y2     |          31 |        0 |              0 |        0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon | Static          |
+-----------+-----------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+----+----+--------+-----------------------+
|     | X0 | X1 | X2 | X3 | X4 | X5 | X6 | X7     | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+----+----+----+--------+-----------------------+
| Y11 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     0 |
| Y10 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     0 |
| Y9  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     0 |
| Y8  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     0 |
| Y7  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     0 |
| Y6  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     0 |
| Y5  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     0 |
| Y4  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     0 |
| Y3  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  (D) 0 |                     0 |
| Y2  |  0 |  0 |  0 |  0 |  0 |  0 |  0 | (R) 31 |                     0 |
| Y1  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     0 |
| Y0  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     0 |
+-----+----+----+----+----+----+----+----+--------+-----------------------+


36. Device Cell Placement Summary for Global Clock g28
------------------------------------------------------

+-----------+-----------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                                                                                                                                                                                                                                                                                                            | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                                                                                                                                                                                                               | PR Clock Source |
+-----------+-----------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| g28       | BUFG_GT/O       | X7Y3              | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O |       8.000 | {0.000 4.000} | X7Y2     |          31 |        0 |              0 |        0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon | Static          |
+-----------+-----------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+----+----+--------+-----------------------+
|     | X0 | X1 | X2 | X3 | X4 | X5 | X6 | X7     | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+----+----+----+--------+-----------------------+
| Y11 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     0 |
| Y10 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     0 |
| Y9  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     0 |
| Y8  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     0 |
| Y7  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     0 |
| Y6  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     0 |
| Y5  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     0 |
| Y4  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     0 |
| Y3  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  (D) 0 |                     0 |
| Y2  |  0 |  0 |  0 |  0 |  0 |  0 |  0 | (R) 31 |                     0 |
| Y1  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     0 |
| Y0  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     0 |
+-----+----+----+----+----+----+----+----+--------+-----------------------+


37. Device Cell Placement Summary for Global Clock g29
------------------------------------------------------

+-----------+-----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                                                                                                                                                                                                                                                                                                           | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                                                                                                                                                                                                              | PR Clock Source |
+-----------+-----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| g29       | BUFG_GT/O       | X7Y0              | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O |       8.000 | {0.000 4.000} | X7Y1     |          31 |        0 |              0 |        0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon | Static          |
+-----------+-----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+----+----+--------+-----------------------+
|     | X0 | X1 | X2 | X3 | X4 | X5 | X6 | X7     | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+----+----+----+--------+-----------------------+
| Y11 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     0 |
| Y10 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     0 |
| Y9  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     0 |
| Y8  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     0 |
| Y7  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     0 |
| Y6  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     0 |
| Y5  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     0 |
| Y4  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     0 |
| Y3  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     0 |
| Y2  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     0 |
| Y1  |  0 |  0 |  0 |  0 |  0 |  0 |  0 | (R) 31 |                     0 |
| Y0  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  (D) 0 |                     0 |
+-----+----+----+----+----+----+----+----+--------+-----------------------+


38. Device Cell Placement Summary for Global Clock g30
------------------------------------------------------

+-----------+-----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                                                                                                                                                                                                                                                                                                           | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                                                                                                                                                                                                              | PR Clock Source |
+-----------+-----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| g30       | BUFG_GT/O       | X7Y0              | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O |       8.000 | {0.000 4.000} | X7Y1     |          31 |        0 |              0 |        0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon | Static          |
+-----------+-----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+----+----+--------+-----------------------+
|     | X0 | X1 | X2 | X3 | X4 | X5 | X6 | X7     | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+----+----+----+--------+-----------------------+
| Y11 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     0 |
| Y10 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     0 |
| Y9  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     0 |
| Y8  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     0 |
| Y7  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     0 |
| Y6  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     0 |
| Y5  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     0 |
| Y4  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     0 |
| Y3  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     0 |
| Y2  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     0 |
| Y1  |  0 |  0 |  0 |  0 |  0 |  0 |  0 | (R) 31 |                     0 |
| Y0  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  (D) 0 |                     0 |
+-----+----+----+----+----+----+----+----+--------+-----------------------+


39. Device Cell Placement Summary for Global Clock g31
------------------------------------------------------

+-----------+-----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                                                                                                                                                                                                                                                                                                           | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                                                                                                                                                                                                              | PR Clock Source |
+-----------+-----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| g31       | BUFG_GT/O       | X7Y0              | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O |       8.000 | {0.000 4.000} | X7Y1     |          31 |        0 |              0 |        0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon | Static          |
+-----------+-----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+----+----+--------+-----------------------+
|     | X0 | X1 | X2 | X3 | X4 | X5 | X6 | X7     | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+----+----+----+--------+-----------------------+
| Y11 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     0 |
| Y10 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     0 |
| Y9  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     0 |
| Y8  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     0 |
| Y7  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     0 |
| Y6  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     0 |
| Y5  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     0 |
| Y4  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     0 |
| Y3  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     0 |
| Y2  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     0 |
| Y1  |  0 |  0 |  0 |  0 |  0 |  0 |  0 | (R) 31 |                     0 |
| Y0  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  (D) 0 |                     0 |
+-----+----+----+----+----+----+----+----+--------+-----------------------+


40. Device Cell Placement Summary for Global Clock g32
------------------------------------------------------

+-----------+-----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                                                                                                                                                                                                                                                                                                           | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                                                                                                                                                                                                              | PR Clock Source |
+-----------+-----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| g32       | BUFG_GT/O       | X7Y1              | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O |       8.000 | {0.000 4.000} | X7Y1     |          31 |        0 |              0 |        0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon | Static          |
+-----------+-----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+----+----+------------+-----------------------+
|     | X0 | X1 | X2 | X3 | X4 | X5 | X6 | X7         | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+----+----+----+------------+-----------------------+
| Y11 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y10 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y9  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y8  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y7  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y6  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y5  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y4  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y3  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y2  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y1  |  0 |  0 |  0 |  0 |  0 |  0 |  0 | (R) (D) 31 |                     0 |
| Y0  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
+-----+----+----+----+----+----+----+----+------------+-----------------------+


41. Device Cell Placement Summary for Global Clock g33
------------------------------------------------------

+-----------+-----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                                                                                                                                                                                                                                                                                                           | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                                                                                                                                                                                                              | PR Clock Source |
+-----------+-----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| g33       | BUFG_GT/O       | X7Y1              | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O |       8.000 | {0.000 4.000} | X7Y1     |          31 |        0 |              0 |        0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon | Static          |
+-----------+-----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+----+----+------------+-----------------------+
|     | X0 | X1 | X2 | X3 | X4 | X5 | X6 | X7         | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+----+----+----+------------+-----------------------+
| Y11 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y10 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y9  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y8  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y7  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y6  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y5  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y4  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y3  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y2  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y1  |  0 |  0 |  0 |  0 |  0 |  0 |  0 | (R) (D) 31 |                     0 |
| Y0  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
+-----+----+----+----+----+----+----+----+------------+-----------------------+


42. Device Cell Placement Summary for Global Clock g34
------------------------------------------------------

+-----------+-----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                                                                                                                                                                                                                                                                                                           | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                                                                                                                                                                                                              | PR Clock Source |
+-----------+-----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| g34       | BUFG_GT/O       | X7Y1              | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O |       8.000 | {0.000 4.000} | X7Y1     |          31 |        0 |              0 |        0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon | Static          |
+-----------+-----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+----+----+------------+-----------------------+
|     | X0 | X1 | X2 | X3 | X4 | X5 | X6 | X7         | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+----+----+----+------------+-----------------------+
| Y11 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y10 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y9  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y8  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y7  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y6  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y5  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y4  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y3  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y2  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y1  |  0 |  0 |  0 |  0 |  0 |  0 |  0 | (R) (D) 31 |                     0 |
| Y0  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
+-----+----+----+----+----+----+----+----+------------+-----------------------+


43. Device Cell Placement Summary for Global Clock g35
------------------------------------------------------

+-----------+-----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                                                                                                                                                                                                                                                                                                           | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                                                                                                                                                                                                              | PR Clock Source |
+-----------+-----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| g35       | BUFG_GT/O       | X7Y1              | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O |       8.000 | {0.000 4.000} | X7Y1     |          31 |        0 |              0 |        0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon | Static          |
+-----------+-----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+----+----+------------+-----------------------+
|     | X0 | X1 | X2 | X3 | X4 | X5 | X6 | X7         | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+----+----+----+------------+-----------------------+
| Y11 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y10 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y9  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y8  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y7  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y6  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y5  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y4  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y3  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y2  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y1  |  0 |  0 |  0 |  0 |  0 |  0 |  0 | (R) (D) 31 |                     0 |
| Y0  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
+-----+----+----+----+----+----+----+----+------------+-----------------------+


44. Device Cell Placement Summary for Global Clock g36
------------------------------------------------------

+-----------+-----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                                                                                                                                                                                                                                                                                                           | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                                                                                                                                                                                                              | PR Clock Source |
+-----------+-----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| g36       | BUFG_GT/O       | X7Y2              | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O |       8.000 | {0.000 4.000} | X7Y2     |          31 |        0 |              0 |        0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon | Static          |
+-----------+-----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+----+----+------------+-----------------------+
|     | X0 | X1 | X2 | X3 | X4 | X5 | X6 | X7         | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+----+----+----+------------+-----------------------+
| Y11 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y10 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y9  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y8  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y7  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y6  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y5  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y4  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y3  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y2  |  0 |  0 |  0 |  0 |  0 |  0 |  0 | (R) (D) 31 |                     0 |
| Y1  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y0  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
+-----+----+----+----+----+----+----+----+------------+-----------------------+


45. Device Cell Placement Summary for Global Clock g37
------------------------------------------------------

+-----------+-----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                                                                                                                                                                                                                                                                                                           | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                                                                                                                                                                                                              | PR Clock Source |
+-----------+-----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| g37       | BUFG_GT/O       | X7Y2              | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O |       8.000 | {0.000 4.000} | X7Y2     |          31 |        0 |              0 |        0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon | Static          |
+-----------+-----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+----+----+------------+-----------------------+
|     | X0 | X1 | X2 | X3 | X4 | X5 | X6 | X7         | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+----+----+----+------------+-----------------------+
| Y11 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y10 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y9  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y8  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y7  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y6  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y5  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y4  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y3  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y2  |  0 |  0 |  0 |  0 |  0 |  0 |  0 | (R) (D) 31 |                     0 |
| Y1  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y0  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
+-----+----+----+----+----+----+----+----+------------+-----------------------+


46. Device Cell Placement Summary for Global Clock g38
------------------------------------------------------

+-----------+-----------------+-------------------+--------------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------------------------------------------------------+------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock        | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                         | PR Clock Source              |
+-----------+-----------------+-------------------+--------------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------------------------------------------------------+------------------------------+
| g38       | BUFGCE/O        | X4Y1              | c0_sys_clk_p |       9.996 | {0.000 4.998} | X4Y1     |          17 |        0 |              0 |        0 | pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00/inst/u_ddr4_infrastructure/sys_clk_in_bufg | RM: pfm_top_i/dynamic_region |
+-----------+-----------------+-------------------+--------------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------------------------------------------------------+------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+------------+----+----+----+-----------------------+
|     | X0 | X1 | X2 | X3 | X4         | X5 | X6 | X7 | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+------------+----+----+----+-----------------------+
| Y11 |  0 |  0 |  0 |  0 |          0 |  0 |  0 |  0 |                     0 |
| Y10 |  0 |  0 |  0 |  0 |          0 |  0 |  0 |  0 |                     0 |
| Y9  |  0 |  0 |  0 |  0 |          0 |  0 |  0 |  0 |                     0 |
| Y8  |  0 |  0 |  0 |  0 |          0 |  0 |  0 |  0 |                     0 |
| Y7  |  0 |  0 |  0 |  0 |          0 |  0 |  0 |  0 |                     0 |
| Y6  |  0 |  0 |  0 |  0 |          0 |  0 |  0 |  0 |                     0 |
| Y5  |  0 |  0 |  0 |  0 |          0 |  0 |  0 |  0 |                     0 |
| Y4  |  0 |  0 |  0 |  0 |          0 |  0 |  0 |  0 |                     0 |
| Y3  |  0 |  0 |  0 |  0 |          0 |  0 |  0 |  0 |                     0 |
| Y2  |  0 |  0 |  0 |  0 |          6 |  0 |  0 |  0 |                     0 |
| Y1  |  0 |  0 |  0 |  0 | (R) (D) 11 |  0 |  0 |  0 |                     0 |
| Y0  |  0 |  0 |  0 |  0 |          0 |  0 |  0 |  0 |                     0 |
+-----+----+----+----+----+------------+----+----+----+-----------------------+


47. Device Cell Placement Summary for Global Clock g39
------------------------------------------------------

+-----------+-----------------+-------------------+--------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock        | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                          | PR Clock Source              |
+-----------+-----------------+-------------------+--------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+
| g39       | BUFGCE/O        | X4Y1              | c0_sys_clk_p |       9.996 | {0.000 4.998} | X4Y1     |           0 |        0 |              1 |        0 | pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/mmcm_clk_in_BUFGCE | RM: pfm_top_i/dynamic_region |
+-----------+-----------------+-------------------+--------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+-----------+----+----+----+-----------------------+
|     | X0 | X1 | X2 | X3 | X4        | X5 | X6 | X7 | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+-----------+----+----+----+-----------------------+
| Y11 |  0 |  0 |  0 |  0 |         0 |  0 |  0 |  0 |                     0 |
| Y10 |  0 |  0 |  0 |  0 |         0 |  0 |  0 |  0 |                     0 |
| Y9  |  0 |  0 |  0 |  0 |         0 |  0 |  0 |  0 |                     0 |
| Y8  |  0 |  0 |  0 |  0 |         0 |  0 |  0 |  0 |                     0 |
| Y7  |  0 |  0 |  0 |  0 |         0 |  0 |  0 |  0 |                     0 |
| Y6  |  0 |  0 |  0 |  0 |         0 |  0 |  0 |  0 |                     0 |
| Y5  |  0 |  0 |  0 |  0 |         0 |  0 |  0 |  0 |                     0 |
| Y4  |  0 |  0 |  0 |  0 |         0 |  0 |  0 |  0 |                     0 |
| Y3  |  0 |  0 |  0 |  0 |         0 |  0 |  0 |  0 |                     0 |
| Y2  |  0 |  0 |  0 |  0 |         0 |  0 |  0 |  0 |                     0 |
| Y1  |  0 |  0 |  0 |  0 | (R) (D) 1 |  0 |  0 |  0 |                     0 |
| Y0  |  0 |  0 |  0 |  0 |         0 |  0 |  0 |  0 |                     0 |
+-----+----+----+----+----+-----------+----+----+----+-----------------------+


48. Device Cell Placement Summary for Global Clock g40
------------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------------------------------------------------------+------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                         | PR Clock Source              |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------------------------------------------------------+------------------------------+
| g40       | BUFGCE/O        | X4Y6              |       |             |               | X4Y6     |        3584 |        0 |              0 |        0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[394]_99[0] | RM: pfm_top_i/dynamic_region |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------------------------------------------------------+------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+-----+------+------+-------------+------+-----+----+-----------------------+
|     | X0 | X1  | X2   | X3   | X4          | X5   | X6  | X7 | HORIZONTAL PROG DELAY |
+-----+----+-----+------+------+-------------+------+-----+----+-----------------------+
| Y11 |  0 |   0 |    0 |    0 |           0 |    0 |   0 |  0 |                     0 |
| Y10 |  0 |   0 |    0 |    0 |           0 |    0 |   0 |  0 |                     0 |
| Y9  |  0 |   0 |    0 |    0 |           0 |    0 |   0 |  0 |                     0 |
| Y8  |  0 |   0 |    0 |    0 |           0 |    0 |   0 |  0 |                     0 |
| Y7  |  0 |   1 |  223 |  191 |         287 |  152 |   0 |  0 |                     0 |
| Y6  |  0 |   1 |  293 |  201 | (R) (D) 206 |  142 |   7 |  0 |                     0 |
| Y5  |  0 |  30 |  276 |  166 |         285 |  164 |  51 |  0 |                     0 |
| Y4  |  0 |  42 |  313 |  209 |         191 |  126 |  27 |  0 |                     0 |
| Y3  |  0 |   0 |    0 |    0 |           0 |    0 |   0 |  0 |                     0 |
| Y2  |  0 |   0 |    0 |    0 |           0 |    0 |   0 |  0 |                     0 |
| Y1  |  0 |   0 |    0 |    0 |           0 |    0 |   0 |  0 |                     0 |
| Y0  |  0 |   0 |    0 |    0 |           0 |    0 |   0 |  0 |                     0 |
+-----+----+-----+------+------+-------------+------+-----+----+-----------------------+


49. Device Cell Placement Summary for Global Clock g41
------------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------+------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                      | PR Clock Source              |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------+------------------------------+
| g41       | BUFGCE/O        | X4Y6              |       |             |               | X4Y6     |        3584 |        0 |              0 |        0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[395][0] | RM: pfm_top_i/dynamic_region |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------+------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+-----+------+------+-------------+------+-----+----+-----------------------+
|     | X0 | X1  | X2   | X3   | X4          | X5   | X6  | X7 | HORIZONTAL PROG DELAY |
+-----+----+-----+------+------+-------------+------+-----+----+-----------------------+
| Y11 |  0 |   0 |    0 |    0 |           0 |    0 |   0 |  0 |                     0 |
| Y10 |  0 |   0 |    0 |    0 |           0 |    0 |   0 |  0 |                     0 |
| Y9  |  0 |   0 |    0 |    0 |           0 |    0 |   0 |  0 |                     0 |
| Y8  |  0 |   0 |    0 |    0 |           0 |    0 |   0 |  0 |                     0 |
| Y7  |  0 |   0 |  221 |  179 |         295 |  149 |   2 |  0 |                     0 |
| Y6  |  0 |   4 |  298 |  185 | (R) (D) 215 |  133 |  17 |  0 |                     0 |
| Y5  |  0 |   9 |  295 |  153 |         272 |  145 |  74 |  0 |                     0 |
| Y4  |  0 |  51 |  318 |  215 |         196 |  132 |  26 |  0 |                     0 |
| Y3  |  0 |   0 |    0 |    0 |           0 |    0 |   0 |  0 |                     0 |
| Y2  |  0 |   0 |    0 |    0 |           0 |    0 |   0 |  0 |                     0 |
| Y1  |  0 |   0 |    0 |    0 |           0 |    0 |   0 |  0 |                     0 |
| Y0  |  0 |   0 |    0 |    0 |           0 |    0 |   0 |  0 |                     0 |
+-----+----+-----+------+------+-------------+------+-----+----+-----------------------+


50. Device Cell Placement Summary for Global Clock g42
------------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------+------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                       | PR Clock Source              |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------+------------------------------+
| g42       | BUFGCE/O        | X4Y6              |       |             |               | X4Y6     |        3584 |        0 |              0 |        0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[397]_rep | RM: pfm_top_i/dynamic_region |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------+------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+-----+------+------+-------------+------+-----+----+-----------------------+
|     | X0 | X1  | X2   | X3   | X4          | X5   | X6  | X7 | HORIZONTAL PROG DELAY |
+-----+----+-----+------+------+-------------+------+-----+----+-----------------------+
| Y11 |  0 |   0 |    0 |    0 |           0 |    0 |   0 |  0 |                     0 |
| Y10 |  0 |   0 |    0 |    0 |           0 |    0 |   0 |  0 |                     0 |
| Y9  |  0 |   0 |    0 |    0 |           0 |    0 |   0 |  0 |                     0 |
| Y8  |  0 |   0 |    0 |    0 |           0 |    0 |   0 |  0 |                     0 |
| Y7  |  0 |   0 |  239 |  223 |         245 |  153 |   2 |  0 |                     0 |
| Y6  |  0 |   4 |  300 |  176 | (R) (D) 202 |  125 |  17 |  0 |                     0 |
| Y5  |  0 |  10 |  287 |  138 |         223 |  153 |  66 |  0 |                     0 |
| Y4  |  0 |  55 |  355 |  217 |         225 |  153 |  16 |  0 |                     0 |
| Y3  |  0 |   0 |    0 |    0 |           0 |    0 |   0 |  0 |                     0 |
| Y2  |  0 |   0 |    0 |    0 |           0 |    0 |   0 |  0 |                     0 |
| Y1  |  0 |   0 |    0 |    0 |           0 |    0 |   0 |  0 |                     0 |
| Y0  |  0 |   0 |    0 |    0 |           0 |    0 |   0 |  0 |                     0 |
+-----+----+-----+------+------+-------------+------+-----+----+-----------------------+


51. Device Cell Placement Summary for Global Clock g43
------------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------------------------------------------------+------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                   | PR Clock Source              |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------------------------------------------------+------------------------------+
| g43       | BUFGCE/O        | X4Y6              |       |             |               | X4Y6     |        3584 |        0 |              0 |        0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[399] | RM: pfm_top_i/dynamic_region |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------------------------------------------------+------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+-----+------+------+-------------+------+-----+----+-----------------------+
|     | X0 | X1  | X2   | X3   | X4          | X5   | X6  | X7 | HORIZONTAL PROG DELAY |
+-----+----+-----+------+------+-------------+------+-----+----+-----------------------+
| Y11 |  0 |   0 |    0 |    0 |           0 |    0 |   0 |  0 |                     0 |
| Y10 |  0 |   0 |    0 |    0 |           0 |    0 |   0 |  0 |                     0 |
| Y9  |  0 |   0 |    0 |    0 |           0 |    0 |   0 |  0 |                     0 |
| Y8  |  0 |   0 |    0 |    0 |           0 |    0 |   0 |  0 |                     0 |
| Y7  |  0 |   0 |  241 |  231 |         272 |  149 |   3 |  0 |                     0 |
| Y6  |  0 |   5 |  280 |  163 | (R) (D) 191 |  124 |  16 |  0 |                     0 |
| Y5  |  0 |   6 |  307 |  131 |         211 |  163 |  75 |  0 |                     0 |
| Y4  |  0 |  39 |  331 |  249 |         211 |  170 |  16 |  0 |                     0 |
| Y3  |  0 |   0 |    0 |    0 |           0 |    0 |   0 |  0 |                     0 |
| Y2  |  0 |   0 |    0 |    0 |           0 |    0 |   0 |  0 |                     0 |
| Y1  |  0 |   0 |    0 |    0 |           0 |    0 |   0 |  0 |                     0 |
| Y0  |  0 |   0 |    0 |    0 |           0 |    0 |   0 |  0 |                     0 |
+-----+----+-----+------+------+-------------+------+-----+----+-----------------------+


52. Device Cell Placement Summary for Global Clock g44
------------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------------------------------------------------+------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                   | PR Clock Source              |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------------------------------------------------+------------------------------+
| g44       | BUFGCE/O        | X4Y6              |       |             |               | X4Y6     |        3584 |        0 |              0 |        0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[401] | RM: pfm_top_i/dynamic_region |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------------------------------------------------+------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+-----+------+------+-------------+------+-----+----+-----------------------+
|     | X0 | X1  | X2   | X3   | X4          | X5   | X6  | X7 | HORIZONTAL PROG DELAY |
+-----+----+-----+------+------+-------------+------+-----+----+-----------------------+
| Y11 |  0 |   0 |    0 |    0 |           0 |    0 |   0 |  0 |                     0 |
| Y10 |  0 |   0 |    0 |    0 |           0 |    0 |   0 |  0 |                     0 |
| Y9  |  0 |   0 |    0 |    0 |           0 |    0 |   0 |  0 |                     0 |
| Y8  |  0 |   0 |    0 |    0 |           0 |    0 |   0 |  0 |                     0 |
| Y7  |  0 |   0 |  229 |  241 |         278 |  130 |   2 |  0 |                     0 |
| Y6  |  0 |   5 |  270 |  167 | (R) (D) 214 |  120 |  16 |  0 |                     0 |
| Y5  |  0 |   5 |  323 |  145 |         216 |  171 |  70 |  0 |                     0 |
| Y4  |  0 |  37 |  329 |  233 |         197 |  170 |  16 |  0 |                     0 |
| Y3  |  0 |   0 |    0 |    0 |           0 |    0 |   0 |  0 |                     0 |
| Y2  |  0 |   0 |    0 |    0 |           0 |    0 |   0 |  0 |                     0 |
| Y1  |  0 |   0 |    0 |    0 |           0 |    0 |   0 |  0 |                     0 |
| Y0  |  0 |   0 |    0 |    0 |           0 |    0 |   0 |  0 |                     0 |
+-----+----+-----+------+------+-------------+------+-----+----+-----------------------+


53. Device Cell Placement Summary for Global Clock g45
------------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------+------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                             | PR Clock Source              |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------+------------------------------+
| g45       | BUFGCE/O        | X4Y6              |       |             |               | X4Y6     |        3584 |        0 |              0 |        0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[402]_rep__3[0] | RM: pfm_top_i/dynamic_region |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------+------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+-----+------+------+-------------+------+-----+----+-----------------------+
|     | X0 | X1  | X2   | X3   | X4          | X5   | X6  | X7 | HORIZONTAL PROG DELAY |
+-----+----+-----+------+------+-------------+------+-----+----+-----------------------+
| Y11 |  0 |   0 |    0 |    0 |           0 |    0 |   0 |  0 |                     0 |
| Y10 |  0 |   0 |    0 |    0 |           0 |    0 |   0 |  0 |                     0 |
| Y9  |  0 |   0 |    0 |    0 |           0 |    0 |   0 |  0 |                     0 |
| Y8  |  0 |   0 |    0 |    0 |           0 |    0 |   0 |  0 |                     0 |
| Y7  |  0 |   0 |  248 |  239 |         280 |  115 |   2 |  0 |                     0 |
| Y6  |  0 |   5 |  264 |  167 | (R) (D) 214 |  126 |  22 |  0 |                     0 |
| Y5  |  0 |  31 |  263 |  137 |         204 |  183 |  74 |  0 |                     0 |
| Y4  |  0 |  38 |  378 |  208 |         199 |  154 |  33 |  0 |                     0 |
| Y3  |  0 |   0 |    0 |    0 |           0 |    0 |   0 |  0 |                     0 |
| Y2  |  0 |   0 |    0 |    0 |           0 |    0 |   0 |  0 |                     0 |
| Y1  |  0 |   0 |    0 |    0 |           0 |    0 |   0 |  0 |                     0 |
| Y0  |  0 |   0 |    0 |    0 |           0 |    0 |   0 |  0 |                     0 |
+-----+----+-----+------+------+-------------+------+-----+----+-----------------------+


54. Device Cell Placement Summary for Global Clock g46
------------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------------------+------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                        | PR Clock Source              |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------------------+------------------------------+
| g46       | BUFGCE/O        | X4Y6              |       |             |               | X4Y6     |        3584 |        0 |              0 |        0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[403]_0[0] | RM: pfm_top_i/dynamic_region |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------------------+------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+-----+------+------+-------------+------+-----+----+-----------------------+
|     | X0 | X1  | X2   | X3   | X4          | X5   | X6  | X7 | HORIZONTAL PROG DELAY |
+-----+----+-----+------+------+-------------+------+-----+----+-----------------------+
| Y11 |  0 |   0 |    0 |    0 |           0 |    0 |   0 |  0 |                     0 |
| Y10 |  0 |   0 |    0 |    0 |           0 |    0 |   0 |  0 |                     0 |
| Y9  |  0 |   0 |    0 |    0 |           0 |    0 |   0 |  0 |                     0 |
| Y8  |  0 |   0 |    0 |    0 |           0 |    0 |   0 |  0 |                     0 |
| Y7  |  0 |   0 |  236 |  258 |         275 |  108 |   2 |  0 |                     0 |
| Y6  |  0 |   5 |  282 |  164 | (R) (D) 226 |  126 |  23 |  0 |                     0 |
| Y5  |  0 |  31 |  276 |  115 |         220 |  181 |  76 |  0 |                     0 |
| Y4  |  0 |  40 |  356 |  200 |         195 |  151 |  38 |  0 |                     0 |
| Y3  |  0 |   0 |    0 |    0 |           0 |    0 |   0 |  0 |                     0 |
| Y2  |  0 |   0 |    0 |    0 |           0 |    0 |   0 |  0 |                     0 |
| Y1  |  0 |   0 |    0 |    0 |           0 |    0 |   0 |  0 |                     0 |
| Y0  |  0 |   0 |    0 |    0 |           0 |    0 |   0 |  0 |                     0 |
+-----+----+-----+------+------+-------------+------+-----+----+-----------------------+


55. Device Cell Placement Summary for Global Clock g47
------------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------------------------------------+------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                    | PR Clock Source              |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------------------------------------+------------------------------+
| g47       | BUFGCE/O        | X4Y6              |       |             |               | X4Y6     |        3584 |        0 |              0 |        0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/gmem_m_axi_U/bus_write/buff_wdata/full_n_reg_rep_2[0] | RM: pfm_top_i/dynamic_region |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------------------------------------+------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+-----+------+------+-------------+------+-----+----+-----------------------+
|     | X0 | X1  | X2   | X3   | X4          | X5   | X6  | X7 | HORIZONTAL PROG DELAY |
+-----+----+-----+------+------+-------------+------+-----+----+-----------------------+
| Y11 |  0 |   0 |    0 |    0 |           0 |    0 |   0 |  0 |                     0 |
| Y10 |  0 |   0 |    0 |    0 |           0 |    0 |   0 |  0 |                     0 |
| Y9  |  0 |   0 |    0 |    0 |           0 |    0 |   0 |  0 |                     0 |
| Y8  |  0 |   0 |    0 |    0 |           0 |    0 |   0 |  0 |                     0 |
| Y7  |  0 |   0 |  233 |  235 |         268 |  149 |   3 |  0 |                     0 |
| Y6  |  0 |   4 |  277 |  165 | (R) (D) 198 |  123 |  16 |  0 |                     0 |
| Y5  |  0 |   5 |  311 |  134 |         214 |  166 |  71 |  0 |                     0 |
| Y4  |  0 |  37 |  331 |  247 |         210 |  171 |  16 |  0 |                     0 |
| Y3  |  0 |   0 |    0 |    0 |           0 |    0 |   0 |  0 |                     0 |
| Y2  |  0 |   0 |    0 |    0 |           0 |    0 |   0 |  0 |                     0 |
| Y1  |  0 |   0 |    0 |    0 |           0 |    0 |   0 |  0 |                     0 |
| Y0  |  0 |   0 |    0 |    0 |           0 |    0 |   0 |  0 |                     0 |
+-----+----+-----+------+------+-------------+------+-----+----+-----------------------+


56. Device Cell Placement Summary for Global Clock g48
------------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------------+------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                            | PR Clock Source              |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------------+------------------------------+
| g48       | BUFGCE/O        | X4Y6              |       |             |               | X4Y6     |        8192 |        0 |              0 |        0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/tmp211_reg_166270[31]_i_1_n_4 | RM: pfm_top_i/dynamic_region |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------------+------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+------+------+------+------+-------------+------+------+----+-----------------------+
|     | X0   | X1   | X2   | X3   | X4          | X5   | X6   | X7 | HORIZONTAL PROG DELAY |
+-----+------+------+------+------+-------------+------+------+----+-----------------------+
| Y11 |    0 |    0 |    0 |    0 |           0 |    0 |    0 |  0 |                     0 |
| Y10 |    0 |    0 |    0 |    0 |           0 |    0 |    0 |  0 |                     0 |
| Y9  |    0 |    0 |    0 |    0 |           0 |    0 |    0 |  0 |                     0 |
| Y8  |    0 |    0 |    0 |    0 |           0 |    0 |    0 |  0 |                     0 |
| Y7  |  362 |  198 |  220 |  160 |         317 |  220 |  488 |  0 |                     0 |
| Y6  |  344 |  279 |  341 |   65 | (R) (D) 233 |  398 |  231 |  0 |                     0 |
| Y5  |  301 |  278 |  267 |  248 |         240 |  495 |  405 |  0 |                     0 |
| Y4  |  192 |  292 |  454 |   95 |         351 |  330 |  388 |  0 |                     0 |
| Y3  |    0 |    0 |    0 |    0 |           0 |    0 |    0 |  0 |                     0 |
| Y2  |    0 |    0 |    0 |    0 |           0 |    0 |    0 |  0 |                     0 |
| Y1  |    0 |    0 |    0 |    0 |           0 |    0 |    0 |  0 |                     0 |
| Y0  |    0 |    0 |    0 |    0 |           0 |    0 |    0 |  0 |                     0 |
+-----+------+------+------+------+-------------+------+------+----+-----------------------+


57. Device Cell Placement Summary for Global Clock g49
------------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------------------------+------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                           | PR Clock Source              |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------------------------+------------------------------+
| g49       | BUFGCE/O        | X4Y6              |       |             |               | X4Y6     |        4096 |        0 |              0 |        0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/tmp52_reg_167025[31]_i_1_n_4 | RM: pfm_top_i/dynamic_region |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------------------------+------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+------+------+------+-----+------------+------+------+----+-----------------------+
|     | X0   | X1   | X2   | X3  | X4         | X5   | X6   | X7 | HORIZONTAL PROG DELAY |
+-----+------+------+------+-----+------------+------+------+----+-----------------------+
| Y11 |    0 |    0 |    0 |   0 |          0 |    0 |    0 |  0 |                     0 |
| Y10 |    0 |    0 |    0 |   0 |          0 |    0 |    0 |  0 |                     0 |
| Y9  |    0 |    0 |    0 |   0 |          0 |    0 |    0 |  0 |                     0 |
| Y8  |    0 |    0 |    0 |   0 |          0 |    0 |    0 |  0 |                     0 |
| Y7  |  233 |   34 |  117 |  96 |         32 |  266 |  182 |  0 |                     0 |
| Y6  |  255 |  130 |  163 |  88 | (R) (D) 64 |  224 |  192 |  0 |                     0 |
| Y5  |   98 |  165 |  154 |  66 |         46 |  200 |  210 |  0 |                     0 |
| Y4  |  100 |   87 |  197 |  65 |        114 |  448 |   70 |  0 |                     0 |
| Y3  |    0 |    0 |    0 |   0 |          0 |    0 |    0 |  0 |                     0 |
| Y2  |    0 |    0 |    0 |   0 |          0 |    0 |    0 |  0 |                     0 |
| Y1  |    0 |    0 |    0 |   0 |          0 |    0 |    0 |  0 |                     0 |
| Y0  |    0 |    0 |    0 |   0 |          0 |    0 |    0 |  0 |                     0 |
+-----+------+------+------+-----+------------+------+------+----+-----------------------+


58. Device Cell Placement Summary for Global Clock g50
------------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------------------+------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                             | PR Clock Source              |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------------------+------------------------------+
| g50       | BUFGCE/O        | X4Y6              |       |             |               | X4Y6     |       14098 |        0 |              0 |        0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/tmp_259_reg_164545[31]_i_1_n_4 | RM: pfm_top_i/dynamic_region |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------------------+------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+------+------+------+------+-------------+------+------+----+-----------------------+
|     | X0   | X1   | X2   | X3   | X4          | X5   | X6   | X7 | HORIZONTAL PROG DELAY |
+-----+------+------+------+------+-------------+------+------+----+-----------------------+
| Y11 |    0 |    0 |    0 |    0 |           0 |    0 |    0 |  0 |                     0 |
| Y10 |    0 |    0 |    0 |    0 |           0 |    0 |    0 |  0 |                     0 |
| Y9  |    0 |    0 |    0 |    0 |           0 |    0 |    0 |  0 |                     0 |
| Y8  |    0 |    0 |    0 |    0 |           0 |    0 |    0 |  0 |                     0 |
| Y7  |  864 |  553 |  325 |  251 |         444 |  499 |  799 |  0 |                     0 |
| Y6  |  575 |  310 |  627 |  220 | (R) (D) 383 |  574 |  540 |  0 |                     0 |
| Y5  |  557 |  449 |  537 |  173 |         433 |  540 |  789 |  0 |                     0 |
| Y4  |  623 |  504 |  585 |  179 |         493 |  648 |  624 |  0 |                     0 |
| Y3  |    0 |    0 |    0 |    0 |           0 |    0 |    0 |  0 |                     0 |
| Y2  |    0 |    0 |    0 |    0 |           0 |    0 |    0 |  0 |                     0 |
| Y1  |    0 |    0 |    0 |    0 |           0 |    0 |    0 |  0 |                     0 |
| Y0  |    0 |    0 |    0 |    0 |           0 |    0 |    0 |  0 |                     0 |
+-----+------+------+------+------+-------------+------+------+----+-----------------------+


59. Device Cell Placement Summary for Global Clock g51
------------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------------------+------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                             | PR Clock Source              |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------------------+------------------------------+
| g51       | BUFGCE/O        | X4Y6              |       |             |               | X4Y6     |        3862 |        0 |              0 |        0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/tmp_418_reg_161364[31]_i_1_n_4 | RM: pfm_top_i/dynamic_region |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------------------+------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+------+------+-----+----+------------+-----+------+----+-----------------------+
|     | X0   | X1   | X2  | X3 | X4         | X5  | X6   | X7 | HORIZONTAL PROG DELAY |
+-----+------+------+-----+----+------------+-----+------+----+-----------------------+
| Y11 |    0 |    0 |   0 |  0 |          0 |   0 |    0 |  0 |                     0 |
| Y10 |    0 |    0 |   0 |  0 |          0 |   0 |    0 |  0 |                     0 |
| Y9  |    0 |    0 |   0 |  0 |          0 |   0 |    0 |  0 |                     0 |
| Y8  |    0 |    0 |   0 |  0 |          0 |   0 |    0 |  0 |                     0 |
| Y7  |  444 |   92 |   0 |  0 |          0 |   1 |  476 |  0 |                     0 |
| Y6  |  203 |   53 |   6 |  3 | (R) (D) 32 |   6 |  451 |  0 |                     0 |
| Y5  |  267 |  152 |   3 |  0 |         16 |  79 |  353 |  0 |                     0 |
| Y4  |  349 |  420 |  69 |  7 |         58 |  13 |  309 |  0 |                     0 |
| Y3  |    0 |    0 |   0 |  0 |          0 |   0 |    0 |  0 |                     0 |
| Y2  |    0 |    0 |   0 |  0 |          0 |   0 |    0 |  0 |                     0 |
| Y1  |    0 |    0 |   0 |  0 |          0 |   0 |    0 |  0 |                     0 |
| Y0  |    0 |    0 |   0 |  0 |          0 |   0 |    0 |  0 |                     0 |
+-----+------+------+-----+----+------------+-----+------+----+-----------------------+


60. Device Cell Placement Summary for Global Clock g52
------------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------------------------------------------------------+------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                         | PR Clock Source              |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------------------------------------------------------+------------------------------+
| g52       | BUFGCE/O        | X4Y9              |       |             |               | X4Y9     |        3584 |        0 |              0 |        0 | pfm_top_i/dynamic_region/inner_update_mm0_2/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[394]_99[0] | RM: pfm_top_i/dynamic_region |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------------------------------------------------------+------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+-----+------+------+------+-------------+------+------+----+-----------------------+
|     | X0  | X1   | X2   | X3   | X4          | X5   | X6   | X7 | HORIZONTAL PROG DELAY |
+-----+-----+------+------+------+-------------+------+------+----+-----------------------+
| Y11 |   0 |    0 |    0 |   66 |         102 |   77 |  109 |  0 |                     0 |
| Y10 |   0 |    5 |  108 |  129 |         290 |  328 |  326 |  0 |                     0 |
| Y9  |  21 |  205 |  472 |  221 | (R) (D) 170 |  239 |   93 |  0 |                     0 |
| Y8  |  16 |  133 |  268 |  110 |          38 |   58 |    0 |  0 |                     0 |
| Y7  |   0 |    0 |    0 |    0 |           0 |    0 |    0 |  0 |                     0 |
| Y6  |   0 |    0 |    0 |    0 |           0 |    0 |    0 |  0 |                     0 |
| Y5  |   0 |    0 |    0 |    0 |           0 |    0 |    0 |  0 |                     0 |
| Y4  |   0 |    0 |    0 |    0 |           0 |    0 |    0 |  0 |                     0 |
| Y3  |   0 |    0 |    0 |    0 |           0 |    0 |    0 |  0 |                     0 |
| Y2  |   0 |    0 |    0 |    0 |           0 |    0 |    0 |  0 |                     0 |
| Y1  |   0 |    0 |    0 |    0 |           0 |    0 |    0 |  0 |                     0 |
| Y0  |   0 |    0 |    0 |    0 |           0 |    0 |    0 |  0 |                     0 |
+-----+-----+------+------+------+-------------+------+------+----+-----------------------+


61. Device Cell Placement Summary for Global Clock g53
------------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------+------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                      | PR Clock Source              |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------+------------------------------+
| g53       | BUFGCE/O        | X4Y9              |       |             |               | X4Y9     |        3584 |        0 |              0 |        0 | pfm_top_i/dynamic_region/inner_update_mm0_2/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[395][0] | RM: pfm_top_i/dynamic_region |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------+------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+-----+------+------+------+-------------+------+------+----+-----------------------+
|     | X0  | X1   | X2   | X3   | X4          | X5   | X6   | X7 | HORIZONTAL PROG DELAY |
+-----+-----+------+------+------+-------------+------+------+----+-----------------------+
| Y11 |   0 |    0 |    0 |   67 |         105 |   82 |   89 |  0 |                     0 |
| Y10 |   0 |    8 |   96 |  125 |         295 |  324 |  343 |  0 |                     0 |
| Y9  |  10 |  220 |  463 |  222 | (R) (D) 166 |  238 |   93 |  0 |                     0 |
| Y8  |   8 |  148 |  284 |  116 |          28 |   54 |    0 |  0 |                     0 |
| Y7  |   0 |    0 |    0 |    0 |           0 |    0 |    0 |  0 |                     0 |
| Y6  |   0 |    0 |    0 |    0 |           0 |    0 |    0 |  0 |                     0 |
| Y5  |   0 |    0 |    0 |    0 |           0 |    0 |    0 |  0 |                     0 |
| Y4  |   0 |    0 |    0 |    0 |           0 |    0 |    0 |  0 |                     0 |
| Y3  |   0 |    0 |    0 |    0 |           0 |    0 |    0 |  0 |                     0 |
| Y2  |   0 |    0 |    0 |    0 |           0 |    0 |    0 |  0 |                     0 |
| Y1  |   0 |    0 |    0 |    0 |           0 |    0 |    0 |  0 |                     0 |
| Y0  |   0 |    0 |    0 |    0 |           0 |    0 |    0 |  0 |                     0 |
+-----+-----+------+------+------+-------------+------+------+----+-----------------------+


62. Device Cell Placement Summary for Global Clock g54
------------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------+------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                       | PR Clock Source              |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------+------------------------------+
| g54       | BUFGCE/O        | X4Y9              |       |             |               | X4Y9     |        3584 |        0 |              0 |        0 | pfm_top_i/dynamic_region/inner_update_mm0_2/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[397]_rep | RM: pfm_top_i/dynamic_region |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------+------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+-----+------+------+------+-------------+------+------+----+-----------------------+
|     | X0  | X1   | X2   | X3   | X4          | X5   | X6   | X7 | HORIZONTAL PROG DELAY |
+-----+-----+------+------+------+-------------+------+------+----+-----------------------+
| Y11 |   0 |    0 |    2 |   56 |          85 |   94 |   64 |  0 |                     0 |
| Y10 |   0 |    9 |   96 |  142 |         304 |  328 |  354 |  0 |                     0 |
| Y9  |  11 |  244 |  483 |  230 | (R) (D) 171 |  220 |   89 |  0 |                     0 |
| Y8  |   8 |  137 |  277 |  124 |           9 |   47 |    0 |  0 |                     0 |
| Y7  |   0 |    0 |    0 |    0 |           0 |    0 |    0 |  0 |                     0 |
| Y6  |   0 |    0 |    0 |    0 |           0 |    0 |    0 |  0 |                     0 |
| Y5  |   0 |    0 |    0 |    0 |           0 |    0 |    0 |  0 |                     0 |
| Y4  |   0 |    0 |    0 |    0 |           0 |    0 |    0 |  0 |                     0 |
| Y3  |   0 |    0 |    0 |    0 |           0 |    0 |    0 |  0 |                     0 |
| Y2  |   0 |    0 |    0 |    0 |           0 |    0 |    0 |  0 |                     0 |
| Y1  |   0 |    0 |    0 |    0 |           0 |    0 |    0 |  0 |                     0 |
| Y0  |   0 |    0 |    0 |    0 |           0 |    0 |    0 |  0 |                     0 |
+-----+-----+------+------+------+-------------+------+------+----+-----------------------+


63. Device Cell Placement Summary for Global Clock g55
------------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------------------------------------------------+------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                   | PR Clock Source              |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------------------------------------------------+------------------------------+
| g55       | BUFGCE/O        | X4Y9              |       |             |               | X4Y9     |        3584 |        0 |              0 |        0 | pfm_top_i/dynamic_region/inner_update_mm0_2/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[399] | RM: pfm_top_i/dynamic_region |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------------------------------------------------+------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+------+------+------+-------------+------+------+----+-----------------------+
|     | X0 | X1   | X2   | X3   | X4          | X5   | X6   | X7 | HORIZONTAL PROG DELAY |
+-----+----+------+------+------+-------------+------+------+----+-----------------------+
| Y11 |  0 |    0 |    1 |   57 |         114 |   94 |   69 |  0 |                     0 |
| Y10 |  0 |   10 |   77 |  136 |         279 |  327 |  339 |  0 |                     0 |
| Y9  |  8 |  246 |  538 |  207 | (R) (D) 160 |  220 |   94 |  0 |                     0 |
| Y8  |  6 |  128 |  285 |  128 |          10 |   51 |    0 |  0 |                     0 |
| Y7  |  0 |    0 |    0 |    0 |           0 |    0 |    0 |  0 |                     0 |
| Y6  |  0 |    0 |    0 |    0 |           0 |    0 |    0 |  0 |                     0 |
| Y5  |  0 |    0 |    0 |    0 |           0 |    0 |    0 |  0 |                     0 |
| Y4  |  0 |    0 |    0 |    0 |           0 |    0 |    0 |  0 |                     0 |
| Y3  |  0 |    0 |    0 |    0 |           0 |    0 |    0 |  0 |                     0 |
| Y2  |  0 |    0 |    0 |    0 |           0 |    0 |    0 |  0 |                     0 |
| Y1  |  0 |    0 |    0 |    0 |           0 |    0 |    0 |  0 |                     0 |
| Y0  |  0 |    0 |    0 |    0 |           0 |    0 |    0 |  0 |                     0 |
+-----+----+------+------+------+-------------+------+------+----+-----------------------+


64. Device Cell Placement Summary for Global Clock g56
------------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------------------------------------------------+------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                   | PR Clock Source              |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------------------------------------------------+------------------------------+
| g56       | BUFGCE/O        | X4Y9              |       |             |               | X4Y9     |        3584 |        0 |              0 |        0 | pfm_top_i/dynamic_region/inner_update_mm0_2/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[401] | RM: pfm_top_i/dynamic_region |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------------------------------------------------+------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+------+------+------+-------------+------+------+----+-----------------------+
|     | X0 | X1   | X2   | X3   | X4          | X5   | X6   | X7 | HORIZONTAL PROG DELAY |
+-----+----+------+------+------+-------------+------+------+----+-----------------------+
| Y11 |  0 |    0 |    1 |   58 |         119 |  111 |  100 |  0 |                     0 |
| Y10 |  0 |   11 |   92 |  117 |         286 |  257 |  361 |  0 |                     0 |
| Y9  |  7 |  241 |  482 |  188 | (R) (D) 155 |  215 |  105 |  0 |                     0 |
| Y8  |  5 |  131 |  336 |  142 |           9 |   55 |    0 |  0 |                     0 |
| Y7  |  0 |    0 |    0 |    0 |           0 |    0 |    0 |  0 |                     0 |
| Y6  |  0 |    0 |    0 |    0 |           0 |    0 |    0 |  0 |                     0 |
| Y5  |  0 |    0 |    0 |    0 |           0 |    0 |    0 |  0 |                     0 |
| Y4  |  0 |    0 |    0 |    0 |           0 |    0 |    0 |  0 |                     0 |
| Y3  |  0 |    0 |    0 |    0 |           0 |    0 |    0 |  0 |                     0 |
| Y2  |  0 |    0 |    0 |    0 |           0 |    0 |    0 |  0 |                     0 |
| Y1  |  0 |    0 |    0 |    0 |           0 |    0 |    0 |  0 |                     0 |
| Y0  |  0 |    0 |    0 |    0 |           0 |    0 |    0 |  0 |                     0 |
+-----+----+------+------+------+-------------+------+------+----+-----------------------+


65. Device Cell Placement Summary for Global Clock g57
------------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------------+------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                            | PR Clock Source              |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------------+------------------------------+
| g57       | BUFGCE/O        | X4Y9              |       |             |               | X4Y9     |        8192 |        0 |              0 |        0 | pfm_top_i/dynamic_region/inner_update_mm0_2/inst/tmp211_reg_166270[31]_i_1_n_4 | RM: pfm_top_i/dynamic_region |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------------+------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+------+------+------+------+-------------+------+------+----+-----------------------+
|     | X0   | X1   | X2   | X3   | X4          | X5   | X6   | X7 | HORIZONTAL PROG DELAY |
+-----+------+------+------+------+-------------+------+------+----+-----------------------+
| Y11 |  305 |  261 |  259 |  221 |         319 |  432 |  558 |  0 |                     0 |
| Y10 |  221 |   70 |  298 |  180 |         192 |   99 |  354 |  0 |                     0 |
| Y9  |  423 |  168 |  142 |  161 | (R) (D) 100 |  305 |  608 |  0 |                     0 |
| Y8  |  280 |  368 |  530 |  230 |         331 |  284 |  493 |  0 |                     0 |
| Y7  |    0 |    0 |    0 |    0 |           0 |    0 |    0 |  0 |                     0 |
| Y6  |    0 |    0 |    0 |    0 |           0 |    0 |    0 |  0 |                     0 |
| Y5  |    0 |    0 |    0 |    0 |           0 |    0 |    0 |  0 |                     0 |
| Y4  |    0 |    0 |    0 |    0 |           0 |    0 |    0 |  0 |                     0 |
| Y3  |    0 |    0 |    0 |    0 |           0 |    0 |    0 |  0 |                     0 |
| Y2  |    0 |    0 |    0 |    0 |           0 |    0 |    0 |  0 |                     0 |
| Y1  |    0 |    0 |    0 |    0 |           0 |    0 |    0 |  0 |                     0 |
| Y0  |    0 |    0 |    0 |    0 |           0 |    0 |    0 |  0 |                     0 |
+-----+------+------+------+------+-------------+------+------+----+-----------------------+


66. Device Cell Placement Summary for Global Clock g58
------------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------------------------+------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                           | PR Clock Source              |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------------------------+------------------------------+
| g58       | BUFGCE/O        | X4Y9              |       |             |               | X4Y9     |        4096 |        0 |              0 |        0 | pfm_top_i/dynamic_region/inner_update_mm0_2/inst/tmp52_reg_167025[31]_i_1_n_4 | RM: pfm_top_i/dynamic_region |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------------------------+------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+------+------+------+-----+-----------+------+------+----+-----------------------+
|     | X0   | X1   | X2   | X3  | X4        | X5   | X6   | X7 | HORIZONTAL PROG DELAY |
+-----+------+------+------+-----+-----------+------+------+----+-----------------------+
| Y11 |   22 |  144 |  251 |  64 |       206 |  210 |  334 |  0 |                     0 |
| Y10 |    1 |  159 |  160 |  65 |        50 |   80 |  159 |  0 |                     0 |
| Y9  |  122 |  280 |   77 |   0 | (R) (D) 0 |   55 |  353 |  0 |                     0 |
| Y8  |  146 |  276 |  217 |  95 |       225 |   96 |  249 |  0 |                     0 |
| Y7  |    0 |    0 |    0 |   0 |         0 |    0 |    0 |  0 |                     0 |
| Y6  |    0 |    0 |    0 |   0 |         0 |    0 |    0 |  0 |                     0 |
| Y5  |    0 |    0 |    0 |   0 |         0 |    0 |    0 |  0 |                     0 |
| Y4  |    0 |    0 |    0 |   0 |         0 |    0 |    0 |  0 |                     0 |
| Y3  |    0 |    0 |    0 |   0 |         0 |    0 |    0 |  0 |                     0 |
| Y2  |    0 |    0 |    0 |   0 |         0 |    0 |    0 |  0 |                     0 |
| Y1  |    0 |    0 |    0 |   0 |         0 |    0 |    0 |  0 |                     0 |
| Y0  |    0 |    0 |    0 |   0 |         0 |    0 |    0 |  0 |                     0 |
+-----+------+------+------+-----+-----------+------+------+----+-----------------------+


67. Device Cell Placement Summary for Global Clock g59
------------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------------------+------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                             | PR Clock Source              |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------------------+------------------------------+
| g59       | BUFGCE/O        | X4Y9              |       |             |               | X4Y9     |       14336 |        0 |              0 |        0 | pfm_top_i/dynamic_region/inner_update_mm0_2/inst/tmp_259_reg_164545[31]_i_1_n_4 | RM: pfm_top_i/dynamic_region |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------------------+------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+------+------+------+------+-------------+------+-------+----+-----------------------+
|     | X0   | X1   | X2   | X3   | X4          | X5   | X6    | X7 | HORIZONTAL PROG DELAY |
+-----+------+------+------+------+-------------+------+-------+----+-----------------------+
| Y11 |  564 |  386 |  662 |  527 |         541 |  636 |  1080 |  0 |                     0 |
| Y10 |  611 |  459 |  525 |  320 |         252 |  494 |   547 |  0 |                     0 |
| Y9  |  737 |  315 |  159 |  338 | (R) (D) 606 |  406 |   843 |  0 |                     0 |
| Y8  |  634 |  417 |  437 |  269 |         613 |  347 |   611 |  0 |                     0 |
| Y7  |    0 |    0 |    0 |    0 |           0 |    0 |     0 |  0 |                     0 |
| Y6  |    0 |    0 |    0 |    0 |           0 |    0 |     0 |  0 |                     0 |
| Y5  |    0 |    0 |    0 |    0 |           0 |    0 |     0 |  0 |                     0 |
| Y4  |    0 |    0 |    0 |    0 |           0 |    0 |     0 |  0 |                     0 |
| Y3  |    0 |    0 |    0 |    0 |           0 |    0 |     0 |  0 |                     0 |
| Y2  |    0 |    0 |    0 |    0 |           0 |    0 |     0 |  0 |                     0 |
| Y1  |    0 |    0 |    0 |    0 |           0 |    0 |     0 |  0 |                     0 |
| Y0  |    0 |    0 |    0 |    0 |           0 |    0 |     0 |  0 |                     0 |
+-----+------+------+------+------+-------------+------+-------+----+-----------------------+


68. Device Cell Placement Summary for Global Clock g60
------------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------------------+------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                             | PR Clock Source              |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------------------+------------------------------+
| g60       | BUFGCE/O        | X4Y9              |       |             |               | X4Y9     |        3757 |        0 |              0 |        0 | pfm_top_i/dynamic_region/inner_update_mm0_2/inst/tmp_418_reg_161364[31]_i_1_n_4 | RM: pfm_top_i/dynamic_region |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------------------+------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+------+------+-----+------+-------------+------+------+----+-----------------------+
|     | X0   | X1   | X2  | X3   | X4          | X5   | X6   | X7 | HORIZONTAL PROG DELAY |
+-----+------+------+-----+------+-------------+------+------+----+-----------------------+
| Y11 |  453 |  131 |  80 |  148 |         157 |  262 |  176 |  0 |                     0 |
| Y10 |  420 |   40 |  38 |   99 |         137 |  125 |    4 |  0 |                     0 |
| Y9  |  344 |   37 |  56 |  151 | (R) (D) 161 |   71 |   14 |  0 |                     0 |
| Y8  |  495 |    0 |   6 |  120 |          32 |    0 |    0 |  0 |                     0 |
| Y7  |    0 |    0 |   0 |    0 |           0 |    0 |    0 |  0 |                     0 |
| Y6  |    0 |    0 |   0 |    0 |           0 |    0 |    0 |  0 |                     0 |
| Y5  |    0 |    0 |   0 |    0 |           0 |    0 |    0 |  0 |                     0 |
| Y4  |    0 |    0 |   0 |    0 |           0 |    0 |    0 |  0 |                     0 |
| Y3  |    0 |    0 |   0 |    0 |           0 |    0 |    0 |  0 |                     0 |
| Y2  |    0 |    0 |   0 |    0 |           0 |    0 |    0 |  0 |                     0 |
| Y1  |    0 |    0 |   0 |    0 |           0 |    0 |    0 |  0 |                     0 |
| Y0  |    0 |    0 |   0 |    0 |           0 |    0 |    0 |  0 |                     0 |
+-----+------+------+-----+------+-------------+------+------+----+-----------------------+


69. Device Cell Placement Summary for Global Clock g61
------------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------------------+------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                     | PR Clock Source              |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------------------+------------------------------+
| g61       | BUFGCE/O        | X4Y2              |       |             |               | X4Y2     |        2048 |        0 |              0 |        0 | pfm_top_i/dynamic_region/left_update_1/inst/a_buffer_0_0_load_reg_92710 | RM: pfm_top_i/dynamic_region |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------------------+------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+------+------+------+----+-----------+----+----+----+-----------------------+
|     | X0   | X1   | X2   | X3 | X4        | X5 | X6 | X7 | HORIZONTAL PROG DELAY |
+-----+------+------+------+----+-----------+----+----+----+-----------------------+
| Y11 |    0 |    0 |    0 |  0 |         0 |  0 |  0 |  0 |                     0 |
| Y10 |    0 |    0 |    0 |  0 |         0 |  0 |  0 |  0 |                     0 |
| Y9  |    0 |    0 |    0 |  0 |         0 |  0 |  0 |  0 |                     0 |
| Y8  |    0 |    0 |    0 |  0 |         0 |  0 |  0 |  0 |                     0 |
| Y7  |    0 |    0 |    0 |  0 |         0 |  0 |  0 |  0 |                     0 |
| Y6  |    0 |    0 |    0 |  0 |         0 |  0 |  0 |  0 |                     0 |
| Y5  |    0 |    0 |    0 |  0 |         0 |  0 |  0 |  0 |                     0 |
| Y4  |    0 |    0 |    0 |  0 |         0 |  0 |  0 |  0 |                     0 |
| Y3  |  180 |  248 |    0 |  0 |         0 |  0 |  0 |  0 |                     0 |
| Y2  |  350 |  745 |  419 |  0 | (R) (D) 0 |  0 |  0 |  0 |                     0 |
| Y1  |    7 |   72 |   27 |  0 |         0 |  0 |  0 |  0 |                     0 |
| Y0  |    0 |    0 |    0 |  0 |         0 |  0 |  0 |  0 |                     0 |
+-----+------+------+------+----+-----------+----+----+----+-----------------------+


70. Device Cell Placement Summary for Global Clock g62
------------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------------------+------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                     | PR Clock Source              |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------------------+------------------------------+
| g62       | BUFGCE/O        | X4Y2              |       |             |               | X4Y2     |        2048 |        0 |              0 |        0 | pfm_top_i/dynamic_region/left_update_1/inst/tmp_87_reg_9716[31]_i_1_n_3 | RM: pfm_top_i/dynamic_region |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------------------+------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+------+------+------+----+-----------+----+----+----+-----------------------+
|     | X0   | X1   | X2   | X3 | X4        | X5 | X6 | X7 | HORIZONTAL PROG DELAY |
+-----+------+------+------+----+-----------+----+----+----+-----------------------+
| Y11 |    0 |    0 |    0 |  0 |         0 |  0 |  0 |  0 |                     0 |
| Y10 |    0 |    0 |    0 |  0 |         0 |  0 |  0 |  0 |                     0 |
| Y9  |    0 |    0 |    0 |  0 |         0 |  0 |  0 |  0 |                     0 |
| Y8  |    0 |    0 |    0 |  0 |         0 |  0 |  0 |  0 |                     0 |
| Y7  |    0 |    0 |    0 |  0 |         0 |  0 |  0 |  0 |                     0 |
| Y6  |    0 |    0 |    0 |  0 |         0 |  0 |  0 |  0 |                     0 |
| Y5  |    0 |    0 |    0 |  0 |         0 |  0 |  0 |  0 |                     0 |
| Y4  |    0 |    0 |    0 |  0 |         0 |  0 |  0 |  0 |                     0 |
| Y3  |  246 |  212 |    0 |  0 |         0 |  0 |  0 |  0 |                     0 |
| Y2  |  401 |  500 |  447 |  0 | (R) (D) 0 |  0 |  0 |  0 |                     0 |
| Y1  |   93 |   81 |   68 |  0 |         0 |  0 |  0 |  0 |                     0 |
| Y0  |    0 |    0 |    0 |  0 |         0 |  0 |  0 |  0 |                     0 |
+-----+------+------+------+----+-----------+----+----+----+-----------------------+


71. Device Cell Placement Summary for Global Clock g63
------------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------+------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                      | PR Clock Source              |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------+------------------------------+
| g63       | BUFGCE/O        | X4Y2              |       |             |               | X4Y2     |        2048 |        0 |              0 |        0 | pfm_top_i/dynamic_region/left_update_1/inst/tmp_92_reg_10141[31]_i_1_n_3 | RM: pfm_top_i/dynamic_region |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------+------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+------+------+------+----+-----------+----+----+----+-----------------------+
|     | X0   | X1   | X2   | X3 | X4        | X5 | X6 | X7 | HORIZONTAL PROG DELAY |
+-----+------+------+------+----+-----------+----+----+----+-----------------------+
| Y11 |    0 |    0 |    0 |  0 |         0 |  0 |  0 |  0 |                     0 |
| Y10 |    0 |    0 |    0 |  0 |         0 |  0 |  0 |  0 |                     0 |
| Y9  |    0 |    0 |    0 |  0 |         0 |  0 |  0 |  0 |                     0 |
| Y8  |    0 |    0 |    0 |  0 |         0 |  0 |  0 |  0 |                     0 |
| Y7  |    0 |    0 |    0 |  0 |         0 |  0 |  0 |  0 |                     0 |
| Y6  |    0 |    0 |    0 |  0 |         0 |  0 |  0 |  0 |                     0 |
| Y5  |    0 |    0 |    0 |  0 |         0 |  0 |  0 |  0 |                     0 |
| Y4  |    0 |    0 |    0 |  0 |         0 |  0 |  0 |  0 |                     0 |
| Y3  |  250 |  318 |    0 |  0 |         0 |  0 |  0 |  0 |                     0 |
| Y2  |  495 |  355 |  428 |  2 | (R) (D) 0 |  0 |  0 |  0 |                     0 |
| Y1  |   23 |  145 |   32 |  0 |         0 |  0 |  0 |  0 |                     0 |
| Y0  |    0 |    0 |    0 |  0 |         0 |  0 |  0 |  0 |                     0 |
+-----+------+------+------+----+-----------+----+----+----+-----------------------+


72. Device Cell Placement Summary for Global Clock g64
------------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------+------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                         | PR Clock Source              |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------+------------------------------+
| g64       | BUFGCE/O        | X4Y0              |       |             |               | X4Y0     |        1792 |        0 |              0 |        0 | pfm_top_i/dynamic_region/lu_1/inst/ap_enable_reg_pp1_iter10 | RM: pfm_top_i/dynamic_region |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------+------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+------+------+------+----+-----------+----+----+----+-----------------------+
|     | X0   | X1   | X2   | X3 | X4        | X5 | X6 | X7 | HORIZONTAL PROG DELAY |
+-----+------+------+------+----+-----------+----+----+----+-----------------------+
| Y11 |    0 |    0 |    0 |  0 |         0 |  0 |  0 |  0 |                     0 |
| Y10 |    0 |    0 |    0 |  0 |         0 |  0 |  0 |  0 |                     0 |
| Y9  |    0 |    0 |    0 |  0 |         0 |  0 |  0 |  0 |                     0 |
| Y8  |    0 |    0 |    0 |  0 |         0 |  0 |  0 |  0 |                     0 |
| Y7  |    0 |    0 |    0 |  0 |         0 |  0 |  0 |  0 |                     0 |
| Y6  |    0 |    0 |    0 |  0 |         0 |  0 |  0 |  0 |                     0 |
| Y5  |    0 |    0 |    0 |  0 |         0 |  0 |  0 |  0 |                     0 |
| Y4  |    0 |    0 |    0 |  0 |         0 |  0 |  0 |  0 |                     0 |
| Y3  |    0 |    0 |    0 |  0 |         0 |  0 |  0 |  0 |                     0 |
| Y2  |    0 |    0 |    0 |  0 |         0 |  0 |  0 |  0 |                     0 |
| Y1  |  190 |    0 |    0 |  0 |         0 |  0 |  0 |  0 |                     0 |
| Y0  |  569 |  769 |  264 |  0 | (R) (D) 0 |  0 |  0 |  0 |                     0 |
+-----+------+------+------+----+-----------+----+----+----+-----------------------+


73. Device Cell Placement Summary for Global Clock g65
------------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------------------------+------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                           | PR Clock Source              |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------------------------+------------------------------+
| g65       | BUFGCE/O        | X4Y2              |       |             |               | X4Y2     |       28509 |        0 |              0 |        0 | pfm_top_i/dynamic_region/lu_1/inst/grp_update_block_1_fu_17862/ap_ce_reg_BUFG | RM: pfm_top_i/dynamic_region |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------------------------+------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+-------+-------+-------+-------+-----------+----+----+----+-----------------------+
|     | X0    | X1    | X2    | X3    | X4        | X5 | X6 | X7 | HORIZONTAL PROG DELAY |
+-----+-------+-------+-------+-------+-----------+----+----+----+-----------------------+
| Y11 |     0 |     0 |     0 |     0 |         0 |  0 |  0 |  0 |                     0 |
| Y10 |     0 |     0 |     0 |     0 |         0 |  0 |  0 |  0 |                     0 |
| Y9  |     0 |     0 |     0 |     0 |         0 |  0 |  0 |  0 |                     0 |
| Y8  |     0 |     0 |     0 |     0 |         0 |  0 |  0 |  0 |                     0 |
| Y7  |     0 |     0 |     0 |     0 |         0 |  0 |  0 |  0 |                     0 |
| Y6  |     0 |     0 |     0 |     0 |         0 |  0 |  0 |  0 |                     0 |
| Y5  |     0 |     0 |     0 |     0 |         0 |  0 |  0 |  0 |                     0 |
| Y4  |     0 |     0 |     0 |     0 |         0 |  0 |  0 |  0 |                     0 |
| Y3  |     0 |     0 |     0 |     0 |         0 |  0 |  0 |  0 |                     0 |
| Y2  |     0 |     0 |     0 |     0 | (R) (D) 0 |  0 |  0 |  0 |                     0 |
| Y1  |  1106 |  2936 |  8559 |  2572 |        24 |  0 |  0 |  0 |                     0 |
| Y0  |   900 |   683 |  7569 |  3755 |       405 |  0 |  0 |  0 |                     0 |
+-----+-------+-------+-------+-------+-----------+----+----+----+-----------------------+


74. Device Cell Placement Summary for Global Clock g66
------------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------------------------------+------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                              | PR Clock Source              |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------------------------------+------------------------------+
| g66       | BUFGCE/O        | X4Y1              |       |             |               | X4Y1     |        2611 |        0 |              0 |        0 | pfm_top_i/dynamic_region/lu_1/inst/grp_update_block_1_fu_17862/grp_update_block_1_fu_17862_ap_ce | RM: pfm_top_i/dynamic_region |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------------------------------+------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+------+------+------+----+-----------+----+----+----+-----------------------+
|     | X0   | X1   | X2   | X3 | X4        | X5 | X6 | X7 | HORIZONTAL PROG DELAY |
+-----+------+------+------+----+-----------+----+----+----+-----------------------+
| Y11 |    0 |    0 |    0 |  0 |         0 |  0 |  0 |  0 |                     0 |
| Y10 |    0 |    0 |    0 |  0 |         0 |  0 |  0 |  0 |                     0 |
| Y9  |    0 |    0 |    0 |  0 |         0 |  0 |  0 |  0 |                     0 |
| Y8  |    0 |    0 |    0 |  0 |         0 |  0 |  0 |  0 |                     0 |
| Y7  |    0 |    0 |    0 |  0 |         0 |  0 |  0 |  0 |                     0 |
| Y6  |    0 |    0 |    0 |  0 |         0 |  0 |  0 |  0 |                     0 |
| Y5  |    0 |    0 |    0 |  0 |         0 |  0 |  0 |  0 |                     0 |
| Y4  |    0 |    0 |    0 |  0 |         0 |  0 |  0 |  0 |                     0 |
| Y3  |    0 |    0 |    0 |  0 |         0 |  0 |  0 |  0 |                     0 |
| Y2  |    0 |    0 |    0 |  0 |         0 |  0 |  0 |  0 |                     0 |
| Y1  |   38 |  445 |  721 |  0 | (R) (D) 0 |  0 |  0 |  0 |                     0 |
| Y0  |  163 |  305 |  939 |  0 |         0 |  0 |  0 |  0 |                     0 |
+-----+------+------+------+----+-----------+----+----+----+-----------------------+


75. Device Cell Placement Summary for Global Clock g67
------------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------+------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                           | PR Clock Source              |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------+------------------------------+
| g67       | BUFGCE/O        | X4Y1              |       |             |               | X4Y1     |        2048 |        0 |              0 |        0 | pfm_top_i/dynamic_region/lu_1/inst/reg_183560 | RM: pfm_top_i/dynamic_region |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------+------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+-----+------+------+----+-----------+----+----+----+-----------------------+
|     | X0  | X1   | X2   | X3 | X4        | X5 | X6 | X7 | HORIZONTAL PROG DELAY |
+-----+-----+------+------+----+-----------+----+----+----+-----------------------+
| Y11 |   0 |    0 |    0 |  0 |         0 |  0 |  0 |  0 |                     0 |
| Y10 |   0 |    0 |    0 |  0 |         0 |  0 |  0 |  0 |                     0 |
| Y9  |   0 |    0 |    0 |  0 |         0 |  0 |  0 |  0 |                     0 |
| Y8  |   0 |    0 |    0 |  0 |         0 |  0 |  0 |  0 |                     0 |
| Y7  |   0 |    0 |    0 |  0 |         0 |  0 |  0 |  0 |                     0 |
| Y6  |   0 |    0 |    0 |  0 |         0 |  0 |  0 |  0 |                     0 |
| Y5  |   0 |    0 |    0 |  0 |         0 |  0 |  0 |  0 |                     0 |
| Y4  |   0 |    0 |    0 |  0 |         0 |  0 |  0 |  0 |                     0 |
| Y3  |   0 |    0 |    0 |  0 |         0 |  0 |  0 |  0 |                     0 |
| Y2  |   0 |    0 |    0 |  0 |         0 |  0 |  0 |  0 |                     0 |
| Y1  |  15 |  467 |  550 |  0 | (R) (D) 0 |  0 |  0 |  0 |                     0 |
| Y0  |  72 |  181 |  763 |  0 |         0 |  0 |  0 |  0 |                     0 |
+-----+-----+------+------+----+-----------+----+----+----+-----------------------+


76. Device Cell Placement Summary for Global Clock g68
------------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------+------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                    | PR Clock Source              |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------+------------------------------+
| g68       | BUFGCE/O        | X4Y2              |       |             |               | X4Y2     |        2304 |        0 |              0 |        0 | pfm_top_i/dynamic_region/top_update_1/inst/a_buffer_0_0_load_reg_95230 | RM: pfm_top_i/dynamic_region |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------+------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+------+-------------+------+----+----+-----------------------+
|     | X0 | X1 | X2 | X3   | X4          | X5   | X6 | X7 | HORIZONTAL PROG DELAY |
+-----+----+----+----+------+-------------+------+----+----+-----------------------+
| Y11 |  0 |  0 |  0 |    0 |           0 |    0 |  0 |  0 |                     0 |
| Y10 |  0 |  0 |  0 |    0 |           0 |    0 |  0 |  0 |                     0 |
| Y9  |  0 |  0 |  0 |    0 |           0 |    0 |  0 |  0 |                     0 |
| Y8  |  0 |  0 |  0 |    0 |           0 |    0 |  0 |  0 |                     0 |
| Y7  |  0 |  0 |  0 |    0 |           0 |    0 |  0 |  0 |                     0 |
| Y6  |  0 |  0 |  0 |    0 |           0 |    0 |  0 |  0 |                     0 |
| Y5  |  0 |  0 |  0 |    0 |           0 |    0 |  0 |  0 |                     0 |
| Y4  |  0 |  0 |  0 |    0 |           0 |    0 |  0 |  0 |                     0 |
| Y3  |  0 |  0 |  0 |  147 |         451 |  455 |  0 |  0 |                     0 |
| Y2  |  0 |  0 |  0 |  402 | (R) (D) 143 |  546 |  0 |  0 |                     0 |
| Y1  |  0 |  0 |  0 |   37 |         119 |    4 |  0 |  0 |                     0 |
| Y0  |  0 |  0 |  0 |    0 |           0 |    0 |  0 |  0 |                     0 |
+-----+----+----+----+------+-------------+------+----+----+-----------------------+


77. Device Cell Placement Summary for Global Clock g69
------------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------+------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                      | PR Clock Source              |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------+------------------------------+
| g69       | BUFGCE/O        | X4Y2              |       |             |               | X4Y2     |        1792 |        0 |              0 |        0 | pfm_top_i/dynamic_region/top_update_1/inst/tmp_123_reg_10148[31]_i_1_n_3 | RM: pfm_top_i/dynamic_region |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------+------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+------+-------------+------+----+----+-----------------------+
|     | X0 | X1 | X2 | X3   | X4          | X5   | X6 | X7 | HORIZONTAL PROG DELAY |
+-----+----+----+----+------+-------------+------+----+----+-----------------------+
| Y11 |  0 |  0 |  0 |    0 |           0 |    0 |  0 |  0 |                     0 |
| Y10 |  0 |  0 |  0 |    0 |           0 |    0 |  0 |  0 |                     0 |
| Y9  |  0 |  0 |  0 |    0 |           0 |    0 |  0 |  0 |                     0 |
| Y8  |  0 |  0 |  0 |    0 |           0 |    0 |  0 |  0 |                     0 |
| Y7  |  0 |  0 |  0 |    0 |           0 |    0 |  0 |  0 |                     0 |
| Y6  |  0 |  0 |  0 |    0 |           0 |    0 |  0 |  0 |                     0 |
| Y5  |  0 |  0 |  0 |    0 |           0 |    0 |  0 |  0 |                     0 |
| Y4  |  0 |  0 |  0 |    0 |           0 |    0 |  0 |  0 |                     0 |
| Y3  |  0 |  0 |  0 |  125 |         292 |  428 |  0 |  0 |                     0 |
| Y2  |  0 |  0 |  0 |  318 | (R) (D) 150 |  404 |  0 |  0 |                     0 |
| Y1  |  0 |  0 |  0 |    0 |          68 |    7 |  0 |  0 |                     0 |
| Y0  |  0 |  0 |  0 |    0 |           0 |    0 |  0 |  0 |                     0 |
+-----+----+----+----+------+-------------+------+----+----+-----------------------+


78. Device Cell Placement Summary for Global Clock g70
------------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------+------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                      | PR Clock Source              |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------+------------------------------+
| g70       | BUFGCE/O        | X4Y2              |       |             |               | X4Y2     |        2048 |        0 |              0 |        0 | pfm_top_i/dynamic_region/top_update_1/inst/tmp_124_reg_10473[31]_i_1_n_3 | RM: pfm_top_i/dynamic_region |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------+------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+------+------------+------+----+----+-----------------------+
|     | X0 | X1 | X2 | X3   | X4         | X5   | X6 | X7 | HORIZONTAL PROG DELAY |
+-----+----+----+----+------+------------+------+----+----+-----------------------+
| Y11 |  0 |  0 |  0 |    0 |          0 |    0 |  0 |  0 |                     0 |
| Y10 |  0 |  0 |  0 |    0 |          0 |    0 |  0 |  0 |                     0 |
| Y9  |  0 |  0 |  0 |    0 |          0 |    0 |  0 |  0 |                     0 |
| Y8  |  0 |  0 |  0 |    0 |          0 |    0 |  0 |  0 |                     0 |
| Y7  |  0 |  0 |  0 |    0 |          0 |    0 |  0 |  0 |                     0 |
| Y6  |  0 |  0 |  0 |    0 |          0 |    0 |  0 |  0 |                     0 |
| Y5  |  0 |  0 |  0 |    0 |          0 |    0 |  0 |  0 |                     0 |
| Y4  |  0 |  0 |  0 |    0 |          0 |    0 |  0 |  0 |                     0 |
| Y3  |  0 |  0 |  0 |  160 |        369 |  438 |  0 |  0 |                     0 |
| Y2  |  0 |  0 |  0 |  384 | (R) (D) 49 |  520 |  0 |  0 |                     0 |
| Y1  |  0 |  0 |  0 |   37 |         91 |    0 |  0 |  0 |                     0 |
| Y0  |  0 |  0 |  0 |    0 |          0 |    0 |  0 |  0 |                     0 |
+-----+----+----+----+------+------------+------+----+----+-----------------------+


79. Clock Region Cell Placement per Global Clock: Region X0Y0
-------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                              |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | BUFGCE_X0Y194* |        4395 |               0 | 4160 |    200 |    7 |    0 |  28 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1        |
| g1+       | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g8+       | 8     | BUFGCE/O        | BUFGCE_X0Y80*  |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                               |
| g9+       | 0     | BUFGCE/O        | BUFGCE_X0Y72*  |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1      |
| g11+      | 1     | BUFGCE/O        | BUFGCE_X0Y265* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                    |
| g14+      | 4     | BUFGCE/O        | BUFGCE_X0Y196* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/tck                                     |
| g21+      | 16    | BUFGCE/O        | BUFGCE_X0Y280* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/util_ds_buf_0/U0/BUFG_O[0]                                 |
| g22+      | 9     | BUFGCE/O        | BUFGCE_X0Y273* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clk_out1       |
| g64       | 10    | BUFGCE/O        | PBlock         |           0 |             569 |  569 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/lu_1/inst/ap_enable_reg_pp1_iter10                                      |
| g65       | 19    | BUFGCE/O        | PBlock         |           0 |             900 |  803 |     80 |    0 |    0 |  11 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/lu_1/inst/grp_update_block_1_fu_17862/ap_ce_reg_BUFG                    |
| g66       | 3     | BUFGCE/O        | PBlock         |           0 |             163 |  163 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/lu_1/inst/grp_update_block_1_fu_17862/grp_update_block_1_fu_17862_ap_ce |
| g67       | 7     | BUFGCE/O        | PBlock         |           0 |              72 |   72 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/lu_1/inst/reg_183560                                                    |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


80. Clock Region Cell Placement per Global Clock: Region X1Y0
-------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                              |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | BUFGCE_X0Y194* |        7545 |               0 | 7055 |    444 |   23 |    0 |  23 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1        |
| g1+       | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g8+       | 8     | BUFGCE/O        | BUFGCE_X0Y80*  |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                               |
| g9+       | 0     | BUFGCE/O        | BUFGCE_X0Y72*  |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1      |
| g11+      | 1     | BUFGCE/O        | BUFGCE_X0Y265* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                    |
| g14+      | 4     | BUFGCE/O        | BUFGCE_X0Y196* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/tck                                     |
| g21+      | 16    | BUFGCE/O        | BUFGCE_X0Y280* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/util_ds_buf_0/U0/BUFG_O[0]                                 |
| g22+      | 9     | BUFGCE/O        | BUFGCE_X0Y273* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clk_out1       |
| g64       | 10    | BUFGCE/O        | PBlock         |           0 |             769 |  769 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/lu_1/inst/ap_enable_reg_pp1_iter10                                      |
| g65       | 19    | BUFGCE/O        | PBlock         |           0 |             683 |  441 |    240 |    0 |    0 |   2 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/lu_1/inst/grp_update_block_1_fu_17862/ap_ce_reg_BUFG                    |
| g66       | 3     | BUFGCE/O        | PBlock         |           0 |             305 |  305 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/lu_1/inst/grp_update_block_1_fu_17862/grp_update_block_1_fu_17862_ap_ce |
| g67       | 7     | BUFGCE/O        | PBlock         |           0 |             181 |  181 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/lu_1/inst/reg_183560                                                    |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


81. Clock Region Cell Placement per Global Clock: Region X2Y0
-------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF    | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                              |
+-----------+-------+-----------------+----------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | BUFGCE_X0Y194* |       12431 |               0 | 10508 |   1835 |   16 |    0 |  72 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1        |
| g1+       | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g8+       | 8     | BUFGCE/O        | BUFGCE_X0Y80*  |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                               |
| g9        | 0     | BUFGCE/O        | BUFGCE_X0Y72*  |         459 |               0 |   361 |     98 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1      |
| g11+      | 1     | BUFGCE/O        | BUFGCE_X0Y265* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                    |
| g14+      | 4     | BUFGCE/O        | BUFGCE_X0Y196* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/tck                                     |
| g21+      | 16    | BUFGCE/O        | BUFGCE_X0Y280* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/util_ds_buf_0/U0/BUFG_O[0]                                 |
| g22+      | 9     | BUFGCE/O        | BUFGCE_X0Y273* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clk_out1       |
| g64       | 10    | BUFGCE/O        | PBlock         |           0 |             264 |   264 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/lu_1/inst/ap_enable_reg_pp1_iter10                                      |
| g65       | 19    | BUFGCE/O        | PBlock         |           0 |            7569 |  5852 |   1637 |    0 |    0 |  52 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/lu_1/inst/grp_update_block_1_fu_17862/ap_ce_reg_BUFG                    |
| g66       | 3     | BUFGCE/O        | PBlock         |           0 |             939 |   939 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/lu_1/inst/grp_update_block_1_fu_17862/grp_update_block_1_fu_17862_ap_ce |
| g67       | 7     | BUFGCE/O        | PBlock         |           0 |             763 |   763 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/lu_1/inst/reg_183560                                                    |
+-----------+-------+-----------------+----------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


82. Clock Region Cell Placement per Global Clock: Region X3Y0
-------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                              |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | BUFGCE_X0Y194* |        3904 |               0 | 3520 |    336 |    0 |    0 |  48 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1        |
| g1+       | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g8+       | 8     | BUFGCE/O        | BUFGCE_X0Y80*  |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                               |
| g9        | 0     | BUFGCE/O        | BUFGCE_X0Y72*  |        1767 |               0 | 1135 |    632 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1      |
| g11+      | 1     | BUFGCE/O        | BUFGCE_X0Y265* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                    |
| g14+      | 4     | BUFGCE/O        | BUFGCE_X0Y196* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/tck                                     |
| g21+      | 16    | BUFGCE/O        | BUFGCE_X0Y280* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/util_ds_buf_0/U0/BUFG_O[0]                                 |
| g22+      | 9     | BUFGCE/O        | BUFGCE_X0Y273* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clk_out1       |
| g64+      | 10    | BUFGCE/O        | PBlock         |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/lu_1/inst/ap_enable_reg_pp1_iter10                                      |
| g65       | 19    | BUFGCE/O        | PBlock         |           0 |            3755 | 3361 |    336 |    0 |    0 |  40 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/lu_1/inst/grp_update_block_1_fu_17862/ap_ce_reg_BUFG                    |
| g66+      | 3     | BUFGCE/O        | PBlock         |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/lu_1/inst/grp_update_block_1_fu_17862/grp_update_block_1_fu_17862_ap_ce |
| g67+      | 7     | BUFGCE/O        | PBlock         |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/lu_1/inst/reg_183560                                                    |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


83. Clock Region Cell Placement per Global Clock: Region X4Y0
-------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                    |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | BUFGCE_X0Y194* |         453 |               0 |  432 |      0 |    0 |    0 |  21 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1              |
| g1+       | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK       |
| g7        | 13    | BUFGCE/O        | PBlock         |        4273 |               1 | 4202 |     31 |    0 |    0 |   0 |  0 |    0 |   1 |       0 | pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00/inst/u_ddr4_infrastructure/div_clk    |
| g8+       | 8     | BUFGCE/O        | BUFGCE_X0Y80*  |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                                     |
| g9        | 0     | BUFGCE/O        | BUFGCE_X0Y72*  |          26 |               0 |   25 |      1 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1            |
| g11+      | 1     | BUFGCE/O        | BUFGCE_X0Y265* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                          |
| g13       | 14    | BUFGCE/O        | PBlock         |        1205 |               0 | 1094 |     82 |   18 |    0 |   3 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00/inst/u_ddr4_infrastructure/c0_riu_clk |
| g14+      | 4     | BUFGCE/O        | BUFGCE_X0Y196* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/tck                                           |
| g21+      | 16    | BUFGCE/O        | BUFGCE_X0Y280* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/util_ds_buf_0/U0/BUFG_O[0]                                       |
| g22+      | 9     | BUFGCE/O        | BUFGCE_X0Y273* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clk_out1             |
| g64+      | 10    | BUFGCE/O        | PBlock         |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/lu_1/inst/ap_enable_reg_pp1_iter10                                            |
| g65       | 19    | BUFGCE/O        | PBlock         |           0 |             405 |  380 |      0 |    0 |    0 |  15 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/lu_1/inst/grp_update_block_1_fu_17862/ap_ce_reg_BUFG                          |
| g66+      | 3     | BUFGCE/O        | PBlock         |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/lu_1/inst/grp_update_block_1_fu_17862/grp_update_block_1_fu_17862_ap_ce       |
| g67+      | 7     | BUFGCE/O        | PBlock         |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/lu_1/inst/reg_183560                                                          |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


84. Clock Region Cell Placement per Global Clock: Region X5Y0
-------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                              |
+-----------+-------+-----------------+----------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
| g0+       | 2     | BUFGCE/O        | BUFGCE_X0Y194* |           0 |               0 |   0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1        |
| g1+       | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |           0 |               0 |   0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g8        | 8     | BUFGCE/O        | BUFGCE_X0Y80*  |         387 |               0 | 387 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                               |
| g9+       | 0     | BUFGCE/O        | BUFGCE_X0Y72*  |           0 |               0 |   0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1      |
| g11+      | 1     | BUFGCE/O        | BUFGCE_X0Y265* |           0 |               0 |   0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                    |
| g14+      | 4     | BUFGCE/O        | BUFGCE_X0Y196* |           0 |               0 |   0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/tck                                     |
| g21+      | 16    | BUFGCE/O        | BUFGCE_X0Y280* |           0 |               0 |   0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/util_ds_buf_0/U0/BUFG_O[0]                                 |
| g22+      | 9     | BUFGCE/O        | BUFGCE_X0Y273* |           0 |               0 |   0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clk_out1       |
+-----------+-------+-----------------+----------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


85. Clock Region Cell Placement per Global Clock: Region X6Y0
-------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                              |
+-----------+-------+-----------------+----------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
| g0+       | 2     | BUFGCE/O        | BUFGCE_X0Y194* |           0 |               0 |   0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1        |
| g1+       | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |           0 |               0 |   0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g8        | 8     | BUFGCE/O        | BUFGCE_X0Y80*  |         473 |               0 | 469 |      0 |    4 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                               |
| g9+       | 0     | BUFGCE/O        | BUFGCE_X0Y72*  |           0 |               0 |   0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1      |
| g11+      | 1     | BUFGCE/O        | BUFGCE_X0Y265* |           0 |               0 |   0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                    |
| g14+      | 4     | BUFGCE/O        | BUFGCE_X0Y196* |           0 |               0 |   0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/tck                                     |
| g21+      | 16    | BUFGCE/O        | BUFGCE_X0Y280* |           0 |               0 |   0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/util_ds_buf_0/U0/BUFG_O[0]                                 |
| g22+      | 9     | BUFGCE/O        | BUFGCE_X0Y273* |           0 |               0 |   0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clk_out1       |
+-----------+-------+-----------------+----------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


86. Clock Region Cell Placement per Global Clock: Region X7Y0
-------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                                                                                                                                                                                                                                                              |
+-----------+-------+-----------------+----------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g0+       | 2     | BUFGCE/O        | BUFGCE_X0Y194* |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                                                                                                                                                                                                                                                                        |
| g1+       | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                 |
| g8+       | 8     | BUFGCE/O        | BUFGCE_X0Y80*  |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                                                                                                                                                                                                                                                                                                               |
| g9+       | 0     | BUFGCE/O        | BUFGCE_X0Y72*  |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                                                                                                                                                                                                                                                                      |
| g10       | 23    | BUFG_GT/O       | BUFG_GT_X1Y47* |           5 |               0 |  0 |      0 |    0 |    0 |   0 |  4 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/ext_ch_gt_drpclk                                                                                                                                                                                                                                                                                                                               |
| g11+      | 1     | BUFGCE/O        | BUFGCE_X0Y265* |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                    |
| g3        | 20    | BUFG_GT/O       | BUFG_GT_X1Y92* |           4 |               0 |  0 |      0 |    0 |    0 |   0 |  4 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_PCLK2_GT                                                                                                                                                                                                                                                                                |
| g14+      | 4     | BUFGCE/O        | BUFGCE_X0Y196* |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/tck                                                                                                                                                                                                                                                                                                                     |
| g21+      | 16    | BUFGCE/O        | BUFGCE_X0Y280* |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/util_ds_buf_0/U0/BUFG_O[0]                                                                                                                                                                                                                                                                                                                 |
| g22+      | 9     | BUFGCE/O        | BUFGCE_X0Y273* |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                                                                                                                                                                                                                                                                       |
| g23+      | 10    | BUFG_GT/O       | BUFG_GT_X1Y10* |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon |
| g29+      | 22    | BUFG_GT/O       | BUFG_GT_X1Y22* |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon |
| g30+      | 21    | BUFG_GT/O       | BUFG_GT_X1Y21* |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon |
| g31+      | 15    | BUFG_GT/O       | BUFG_GT_X1Y15* |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon |
+-----------+-------+-----------------+----------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


87. Clock Region Cell Placement per Global Clock: Region X0Y1
-------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                 |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | BUFGCE_X0Y194* |        3712 |               0 | 3549 |    112 |    7 |    0 |  44 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1           |
| g1+       | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK    |
| g7        | 13    | BUFGCE/O        | PBlock         |           4 |               0 |    1 |      0 |    3 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00/inst/u_ddr4_infrastructure/div_clk |
| g8+       | 8     | BUFGCE/O        | BUFGCE_X0Y80*  |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                                  |
| g9+       | 0     | BUFGCE/O        | BUFGCE_X0Y72*  |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1         |
| g11+      | 1     | BUFGCE/O        | BUFGCE_X0Y265* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                       |
| g14+      | 4     | BUFGCE/O        | BUFGCE_X0Y196* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/tck                                        |
| g21+      | 16    | BUFGCE/O        | BUFGCE_X0Y280* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/util_ds_buf_0/U0/BUFG_O[0]                                    |
| g22+      | 9     | BUFGCE/O        | BUFGCE_X0Y273* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clk_out1          |
| g61       | 11    | BUFGCE/O        | PBlock         |           0 |               7 |    7 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/left_update_1/inst/a_buffer_0_0_load_reg_92710                             |
| g62       | 21    | BUFGCE/O        | PBlock         |           0 |              93 |   93 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/left_update_1/inst/tmp_87_reg_9716[31]_i_1_n_3                             |
| g63       | 5     | BUFGCE/O        | PBlock         |           0 |              23 |   23 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/left_update_1/inst/tmp_92_reg_10141[31]_i_1_n_3                            |
| g64       | 10    | BUFGCE/O        | PBlock         |           0 |             190 |  190 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/lu_1/inst/ap_enable_reg_pp1_iter10                                         |
| g65       | 19    | BUFGCE/O        | PBlock         |           0 |            1106 |  999 |     80 |    0 |    0 |  18 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/lu_1/inst/grp_update_block_1_fu_17862/ap_ce_reg_BUFG                       |
| g66       | 3     | BUFGCE/O        | PBlock         |           0 |              38 |   38 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/lu_1/inst/grp_update_block_1_fu_17862/grp_update_block_1_fu_17862_ap_ce    |
| g67       | 7     | BUFGCE/O        | PBlock         |           0 |              15 |   15 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/lu_1/inst/reg_183560                                                       |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


88. Clock Region Cell Placement per Global Clock: Region X1Y1
-------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                 |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | BUFGCE_X0Y194* |        9544 |               0 | 8961 |    504 |   24 |    0 |  55 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1           |
| g1+       | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK    |
| g7        | 13    | BUFGCE/O        | PBlock         |          79 |               0 |   75 |      0 |    4 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00/inst/u_ddr4_infrastructure/div_clk |
| g8+       | 8     | BUFGCE/O        | BUFGCE_X0Y80*  |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                                  |
| g9+       | 0     | BUFGCE/O        | BUFGCE_X0Y72*  |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1         |
| g11+      | 1     | BUFGCE/O        | BUFGCE_X0Y265* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                       |
| g14+      | 4     | BUFGCE/O        | BUFGCE_X0Y196* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/tck                                        |
| g21+      | 16    | BUFGCE/O        | BUFGCE_X0Y280* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/util_ds_buf_0/U0/BUFG_O[0]                                    |
| g22+      | 9     | BUFGCE/O        | BUFGCE_X0Y273* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clk_out1          |
| g61       | 11    | BUFGCE/O        | PBlock         |           0 |              72 |   72 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/left_update_1/inst/a_buffer_0_0_load_reg_92710                             |
| g62       | 21    | BUFGCE/O        | PBlock         |           0 |              81 |   81 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/left_update_1/inst/tmp_87_reg_9716[31]_i_1_n_3                             |
| g63       | 5     | BUFGCE/O        | PBlock         |           0 |             145 |  145 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/left_update_1/inst/tmp_92_reg_10141[31]_i_1_n_3                            |
| g64+      | 10    | BUFGCE/O        | PBlock         |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/lu_1/inst/ap_enable_reg_pp1_iter10                                         |
| g65       | 19    | BUFGCE/O        | PBlock         |           0 |            2936 | 2424 |    466 |    0 |    0 |  30 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/lu_1/inst/grp_update_block_1_fu_17862/ap_ce_reg_BUFG                       |
| g66       | 3     | BUFGCE/O        | PBlock         |           0 |             445 |  445 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/lu_1/inst/grp_update_block_1_fu_17862/grp_update_block_1_fu_17862_ap_ce    |
| g67       | 7     | BUFGCE/O        | PBlock         |           0 |             467 |  467 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/lu_1/inst/reg_183560                                                       |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


89. Clock Region Cell Placement per Global Clock: Region X2Y1
-------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF    | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                 |
+-----------+-------+-----------------+----------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | BUFGCE_X0Y194* |       14105 |               0 | 12024 |   1959 |   26 |    0 |  96 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1           |
| g1+       | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK    |
| g7        | 13    | BUFGCE/O        | PBlock         |         124 |               0 |   114 |      0 |   10 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00/inst/u_ddr4_infrastructure/div_clk |
| g8+       | 8     | BUFGCE/O        | BUFGCE_X0Y80*  |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                                  |
| g9        | 0     | BUFGCE/O        | BUFGCE_X0Y72*  |          58 |               0 |    58 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1         |
| g11+      | 1     | BUFGCE/O        | BUFGCE_X0Y265* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                       |
| g14+      | 4     | BUFGCE/O        | BUFGCE_X0Y196* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/tck                                        |
| g21+      | 16    | BUFGCE/O        | BUFGCE_X0Y280* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/util_ds_buf_0/U0/BUFG_O[0]                                    |
| g22+      | 9     | BUFGCE/O        | BUFGCE_X0Y273* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clk_out1          |
| g61       | 11    | BUFGCE/O        | PBlock         |           0 |              27 |    27 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/left_update_1/inst/a_buffer_0_0_load_reg_92710                             |
| g62       | 21    | BUFGCE/O        | PBlock         |           0 |              68 |    68 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/left_update_1/inst/tmp_87_reg_9716[31]_i_1_n_3                             |
| g63       | 5     | BUFGCE/O        | PBlock         |           0 |              32 |    32 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/left_update_1/inst/tmp_92_reg_10141[31]_i_1_n_3                            |
| g64+      | 10    | BUFGCE/O        | PBlock         |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/lu_1/inst/ap_enable_reg_pp1_iter10                                         |
| g65       | 19    | BUFGCE/O        | PBlock         |           0 |            8559 |  6786 |   1671 |    0 |    0 |  67 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/lu_1/inst/grp_update_block_1_fu_17862/ap_ce_reg_BUFG                       |
| g66       | 3     | BUFGCE/O        | PBlock         |           0 |             721 |   721 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/lu_1/inst/grp_update_block_1_fu_17862/grp_update_block_1_fu_17862_ap_ce    |
| g67       | 7     | BUFGCE/O        | PBlock         |           0 |             550 |   550 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/lu_1/inst/reg_183560                                                       |
+-----------+-------+-----------------+----------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


90. Clock Region Cell Placement per Global Clock: Region X3Y1
-------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                 |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | BUFGCE_X0Y194* |        4555 |               0 | 4387 |    112 |    9 |    0 |  47 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1           |
| g1+       | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK    |
| g7        | 13    | BUFGCE/O        | PBlock         |        1036 |               0 | 1033 |      0 |    3 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00/inst/u_ddr4_infrastructure/div_clk |
| g8+       | 8     | BUFGCE/O        | BUFGCE_X0Y80*  |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                                  |
| g9        | 0     | BUFGCE/O        | BUFGCE_X0Y72*  |         751 |               0 |  751 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1         |
| g11+      | 1     | BUFGCE/O        | BUFGCE_X0Y265* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                       |
| g14+      | 4     | BUFGCE/O        | BUFGCE_X0Y196* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/tck                                        |
| g21+      | 16    | BUFGCE/O        | BUFGCE_X0Y280* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/util_ds_buf_0/U0/BUFG_O[0]                                    |
| g22+      | 9     | BUFGCE/O        | BUFGCE_X0Y273* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clk_out1          |
| g61+      | 11    | BUFGCE/O        | PBlock         |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/left_update_1/inst/a_buffer_0_0_load_reg_92710                             |
| g62+      | 21    | BUFGCE/O        | PBlock         |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/left_update_1/inst/tmp_87_reg_9716[31]_i_1_n_3                             |
| g63+      | 5     | BUFGCE/O        | PBlock         |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/left_update_1/inst/tmp_92_reg_10141[31]_i_1_n_3                            |
| g64+      | 10    | BUFGCE/O        | PBlock         |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/lu_1/inst/ap_enable_reg_pp1_iter10                                         |
| g65       | 19    | BUFGCE/O        | PBlock         |           0 |            2572 | 2401 |    112 |    0 |    0 |  35 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/lu_1/inst/grp_update_block_1_fu_17862/ap_ce_reg_BUFG                       |
| g66+      | 3     | BUFGCE/O        | PBlock         |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/lu_1/inst/grp_update_block_1_fu_17862/grp_update_block_1_fu_17862_ap_ce    |
| g67+      | 7     | BUFGCE/O        | PBlock         |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/lu_1/inst/reg_183560                                                       |
| g68       | 15    | BUFGCE/O        | PBlock         |           0 |              37 |   37 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/top_update_1/inst/a_buffer_0_0_load_reg_95230                              |
| g70       | 22    | BUFGCE/O        | PBlock         |           0 |              37 |   37 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/top_update_1/inst/tmp_124_reg_10473[31]_i_1_n_3                            |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


91. Clock Region Cell Placement per Global Clock: Region X4Y1
-------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                          |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | BUFGCE_X0Y194* |        2757 |               0 | 2737 |      0 |    9 |    0 |  11 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                                    |
| g1+       | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                             |
| g7        | 13    | BUFGCE/O        | PBlock         |        7292 |               1 | 6848 |    402 |    5 |    0 |   0 |  0 |    0 |   1 |       0 | pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00/inst/u_ddr4_infrastructure/div_clk                                          |
| g8        | 8     | BUFGCE/O        | BUFGCE_X0Y80*  |         212 |               0 |  212 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                                                                           |
| g9        | 0     | BUFGCE/O        | BUFGCE_X0Y72*  |           8 |               0 |    8 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                                  |
| g11+      | 1     | BUFGCE/O        | BUFGCE_X0Y265* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                                                                |
| g13       | 14    | BUFGCE/O        | PBlock         |         330 |               0 |  316 |      0 |    6 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00/inst/u_ddr4_infrastructure/c0_riu_clk                                       |
| g14       | 4     | BUFGCE/O        | BUFGCE_X0Y196* |           5 |               0 |    5 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/tck                                                                                 |
| g21+      | 16    | BUFGCE/O        | BUFGCE_X0Y280* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/util_ds_buf_0/U0/BUFG_O[0]                                                                             |
| g22+      | 9     | BUFGCE/O        | BUFGCE_X0Y273* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                                   |
| g38       | 6     | BUFGCE/O        | PBlock         |          11 |               0 |   11 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00/inst/u_ddr4_infrastructure/sys_clk_in_bufg                                  |
| g61+      | 11    | BUFGCE/O        | PBlock         |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/left_update_1/inst/a_buffer_0_0_load_reg_92710                                                                      |
| g62+      | 21    | BUFGCE/O        | PBlock         |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/left_update_1/inst/tmp_87_reg_9716[31]_i_1_n_3                                                                      |
| g63+      | 5     | BUFGCE/O        | PBlock         |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/left_update_1/inst/tmp_92_reg_10141[31]_i_1_n_3                                                                     |
| g64+      | 10    | BUFGCE/O        | PBlock         |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/lu_1/inst/ap_enable_reg_pp1_iter10                                                                                  |
| g65       | 19    | BUFGCE/O        | PBlock         |           0 |              24 |   22 |      0 |    0 |    0 |   2 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/lu_1/inst/grp_update_block_1_fu_17862/ap_ce_reg_BUFG                                                                |
| g66+      | 3     | BUFGCE/O        | PBlock         |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/lu_1/inst/grp_update_block_1_fu_17862/grp_update_block_1_fu_17862_ap_ce                                             |
| g67+      | 7     | BUFGCE/O        | PBlock         |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/lu_1/inst/reg_183560                                                                                                |
| g39       | 20    | BUFGCE/O        | PBlock         |           0 |               1 |    0 |      0 |    0 |    0 |   0 |  0 |    1 |   0 |       0 | pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/mmcm_clk_in_BUFGCE |
| g68       | 15    | BUFGCE/O        | PBlock         |           0 |             119 |  119 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/top_update_1/inst/a_buffer_0_0_load_reg_95230                                                                       |
| g69       | 17    | BUFGCE/O        | PBlock         |           0 |              68 |   68 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/top_update_1/inst/tmp_123_reg_10148[31]_i_1_n_3                                                                     |
| g70       | 22    | BUFGCE/O        | PBlock         |           0 |              91 |   91 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/top_update_1/inst/tmp_124_reg_10473[31]_i_1_n_3                                                                     |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


92. Clock Region Cell Placement per Global Clock: Region X5Y1
-------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                              |
+-----------+-------+-----------------+----------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | BUFGCE_X0Y194* |         442 |               0 | 442 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1        |
| g1+       | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |           0 |               0 |   0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g8        | 8     | BUFGCE/O        | BUFGCE_X0Y80*  |         195 |               0 | 195 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                               |
| g9+       | 0     | BUFGCE/O        | BUFGCE_X0Y72*  |           0 |               0 |   0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1      |
| g11+      | 1     | BUFGCE/O        | BUFGCE_X0Y265* |           0 |               0 |   0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                    |
| g14       | 4     | BUFGCE/O        | BUFGCE_X0Y196* |         203 |               0 | 203 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/tck                                     |
| g16+      | 7     | BUFGCE/O        | BUFGCE_X0Y79*  |           0 |               0 |   0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_pcie/inst/clk_out1                                  |
| g18+      | 3     | BUFGCE/O        | BUFGCE_X0Y75*  |           0 |               0 |   0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/jtag_fallback/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.itck_i        |
| g21+      | 16    | BUFGCE/O        | BUFGCE_X0Y280* |           0 |               0 |   0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/util_ds_buf_0/U0/BUFG_O[0]                                 |
| g22+      | 9     | BUFGCE/O        | BUFGCE_X0Y273* |           0 |               0 |   0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clk_out1       |
| g68       | 15    | BUFGCE/O        | PBlock         |           0 |               4 |   4 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/top_update_1/inst/a_buffer_0_0_load_reg_95230                           |
| g69       | 17    | BUFGCE/O        | PBlock         |           0 |               7 |   7 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/top_update_1/inst/tmp_123_reg_10148[31]_i_1_n_3                         |
+-----------+-------+-----------------+----------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


93. Clock Region Cell Placement per Global Clock: Region X6Y1
-------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                              |
+-----------+-------+-----------------+----------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
| g0+       | 2     | BUFGCE/O        | BUFGCE_X0Y194* |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1        |
| g1+       | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g8+       | 8     | BUFGCE/O        | BUFGCE_X0Y80*  |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                               |
| g9+       | 0     | BUFGCE/O        | BUFGCE_X0Y72*  |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1      |
| g11+      | 1     | BUFGCE/O        | BUFGCE_X0Y265* |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                    |
| g14+      | 4     | BUFGCE/O        | BUFGCE_X0Y196* |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/tck                                     |
| g16+      | 7     | BUFGCE/O        | BUFGCE_X0Y79*  |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_pcie/inst/clk_out1                                  |
| g18+      | 3     | BUFGCE/O        | BUFGCE_X0Y75*  |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/jtag_fallback/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.itck_i        |
| g21+      | 16    | BUFGCE/O        | BUFGCE_X0Y280* |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/util_ds_buf_0/U0/BUFG_O[0]                                 |
| g22+      | 9     | BUFGCE/O        | BUFGCE_X0Y273* |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clk_out1       |
+-----------+-------+-----------------+----------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


94. Clock Region Cell Placement per Global Clock: Region X7Y1
-------------------------------------------------------------

+-----------+-------+-----------------+-----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint      | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                                                                                                                                                                                                                                                              |
+-----------+-------+-----------------+-----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g1        | 12    | BUFG_GT/O       | BUFG_GT_X1Y84*  |         344 |               0 |  344 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                 |
| g8        | 8     | BUFGCE/O        | BUFGCE_X0Y80*   |        1487 |               0 | 1481 |      2 |    4 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                                                                                                                                                                                                                                                                                                               |
| g2        | 14    | BUFG_GT/O       | BUFG_GT_X1Y86*  |           1 |               0 |    1 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK                                                                                                                                                                                                                                                                                 |
| g10       | 23    | BUFG_GT/O       | BUFG_GT_X1Y47*  |        5170 |               0 | 5146 |     16 |    3 |    0 |   0 |  4 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/ext_ch_gt_drpclk                                                                                                                                                                                                                                                                                                                               |
| g3        | 20    | BUFG_GT/O       | BUFG_GT_X1Y92*  |         851 |               0 |  847 |      0 |    0 |    0 |   0 |  4 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_PCLK2_GT                                                                                                                                                                                                                                                                                |
| g15       | 18    | BUFGCTRL/O      | BUFGCTRL_X0Y30* |         313 |               0 |  313 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/mgmt_debug_bridge/inst/bs_mux/inst/tck                                                                                                                                                                                                                                                                                                                   |
| g16       | 7     | BUFGCE/O        | BUFGCE_X0Y79*   |           8 |               0 |    7 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_pcie/inst/clk_out1                                                                                                                                                                                                                                                                                                                  |
| g18       | 3     | BUFGCE/O        | BUFGCE_X0Y75*   |         287 |               0 |  287 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/jtag_fallback/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.itck_i                                                                                                                                                                                                                                                                                        |
| g23       | 10    | BUFG_GT/O       | BUFG_GT_X1Y10*  |          31 |               0 |   31 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon |
| g29       | 22    | BUFG_GT/O       | BUFG_GT_X1Y22*  |          31 |               0 |   31 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon |
| g30       | 21    | BUFG_GT/O       | BUFG_GT_X1Y21*  |          31 |               0 |   31 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon |
| g31       | 15    | BUFG_GT/O       | BUFG_GT_X1Y15*  |          31 |               0 |   31 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon |
| g32       | 13    | BUFG_GT/O       | BUFG_GT_X1Y37*  |          31 |               0 |   31 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon |
| g33       | 19    | BUFG_GT/O       | BUFG_GT_X1Y43*  |          31 |               0 |   31 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon |
| g34       | 5     | BUFG_GT/O       | BUFG_GT_X1Y29*  |          31 |               0 |   31 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon |
| g35       | 11    | BUFG_GT/O       | BUFG_GT_X1Y35*  |          31 |               0 |   31 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon |
| g5+       | 17    | BUFG_GT/O       | BUFG_GT_X1Y89*  |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_INTCLK                                                                                                                                                                                                                                                                                  |
| g6+       | 6     | BUFG_GT/O       | BUFG_GT_X1Y78*  |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_MCAPCLK                                                                                                                                                                                                                                                                                 |
+-----------+-------+-----------------+-----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


95. Clock Region Cell Placement per Global Clock: Region X0Y2
-------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                              |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | BUFGCE_X0Y194* |        4060 |               0 | 3979 |      0 |   13 |    0 |  68 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1        |
| g1+       | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g8+       | 8     | BUFGCE/O        | BUFGCE_X0Y80*  |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                               |
| g9+       | 0     | BUFGCE/O        | BUFGCE_X0Y72*  |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1      |
| g11+      | 1     | BUFGCE/O        | BUFGCE_X0Y265* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                    |
| g14+      | 4     | BUFGCE/O        | BUFGCE_X0Y196* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/tck                                     |
| g21+      | 16    | BUFGCE/O        | BUFGCE_X0Y280* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/util_ds_buf_0/U0/BUFG_O[0]                                 |
| g22+      | 9     | BUFGCE/O        | BUFGCE_X0Y273* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clk_out1       |
| g61       | 11    | BUFGCE/O        | PBlock         |           0 |             350 |  350 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/left_update_1/inst/a_buffer_0_0_load_reg_92710                          |
| g62       | 21    | BUFGCE/O        | PBlock         |           0 |             401 |  401 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/left_update_1/inst/tmp_87_reg_9716[31]_i_1_n_3                          |
| g63       | 5     | BUFGCE/O        | PBlock         |           0 |             495 |  495 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/left_update_1/inst/tmp_92_reg_10141[31]_i_1_n_3                         |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


96. Clock Region Cell Placement per Global Clock: Region X1Y2
-------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                 |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | BUFGCE_X0Y194* |        7442 |               0 | 7316 |     34 |   24 |    0 |  68 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1           |
| g1+       | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK    |
| g7        | 13    | BUFGCE/O        | PBlock         |          32 |               0 |   32 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00/inst/u_ddr4_infrastructure/div_clk |
| g8+       | 8     | BUFGCE/O        | BUFGCE_X0Y80*  |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                                  |
| g9+       | 0     | BUFGCE/O        | BUFGCE_X0Y72*  |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1         |
| g11+      | 1     | BUFGCE/O        | BUFGCE_X0Y265* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                       |
| g14+      | 4     | BUFGCE/O        | BUFGCE_X0Y196* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/tck                                        |
| g21+      | 16    | BUFGCE/O        | BUFGCE_X0Y280* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/util_ds_buf_0/U0/BUFG_O[0]                                    |
| g22+      | 9     | BUFGCE/O        | BUFGCE_X0Y273* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clk_out1          |
| g61       | 11    | BUFGCE/O        | PBlock         |           0 |             745 |  745 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/left_update_1/inst/a_buffer_0_0_load_reg_92710                             |
| g62       | 21    | BUFGCE/O        | PBlock         |           0 |             500 |  500 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/left_update_1/inst/tmp_87_reg_9716[31]_i_1_n_3                             |
| g63       | 5     | BUFGCE/O        | PBlock         |           0 |             355 |  355 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/left_update_1/inst/tmp_92_reg_10141[31]_i_1_n_3                            |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


97. Clock Region Cell Placement per Global Clock: Region X2Y2
-------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF    | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                 |
+-----------+-------+-----------------+----------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | BUFGCE_X0Y194* |       13227 |               0 | 12550 |    582 |   36 |    0 |  59 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1           |
| g1+       | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK    |
| g7        | 13    | BUFGCE/O        | PBlock         |         522 |               0 |   505 |      0 |   17 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00/inst/u_ddr4_infrastructure/div_clk |
| g8+       | 8     | BUFGCE/O        | BUFGCE_X0Y80*  |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                                  |
| g9        | 0     | BUFGCE/O        | BUFGCE_X0Y72*  |           6 |               0 |     6 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1         |
| g11+      | 1     | BUFGCE/O        | BUFGCE_X0Y265* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                       |
| g14+      | 4     | BUFGCE/O        | BUFGCE_X0Y196* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/tck                                        |
| g21+      | 16    | BUFGCE/O        | BUFGCE_X0Y280* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/util_ds_buf_0/U0/BUFG_O[0]                                    |
| g22+      | 9     | BUFGCE/O        | BUFGCE_X0Y273* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clk_out1          |
| g61       | 11    | BUFGCE/O        | PBlock         |           0 |             419 |   419 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/left_update_1/inst/a_buffer_0_0_load_reg_92710                             |
| g62       | 21    | BUFGCE/O        | PBlock         |           0 |             447 |   447 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/left_update_1/inst/tmp_87_reg_9716[31]_i_1_n_3                             |
| g63       | 5     | BUFGCE/O        | PBlock         |           0 |             428 |   428 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/left_update_1/inst/tmp_92_reg_10141[31]_i_1_n_3                            |
+-----------+-------+-----------------+----------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


98. Clock Region Cell Placement per Global Clock: Region X3Y2
-------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                 |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | BUFGCE_X0Y194* |        5774 |               0 | 5444 |    272 |   12 |    0 |  46 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1           |
| g1+       | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK    |
| g7        | 13    | BUFGCE/O        | PBlock         |         876 |               0 |  859 |     17 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00/inst/u_ddr4_infrastructure/div_clk |
| g8+       | 8     | BUFGCE/O        | BUFGCE_X0Y80*  |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                                  |
| g9        | 0     | BUFGCE/O        | BUFGCE_X0Y72*  |         609 |               0 |  609 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1         |
| g11+      | 1     | BUFGCE/O        | BUFGCE_X0Y265* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                       |
| g14+      | 4     | BUFGCE/O        | BUFGCE_X0Y196* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/tck                                        |
| g21+      | 16    | BUFGCE/O        | BUFGCE_X0Y280* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/util_ds_buf_0/U0/BUFG_O[0]                                    |
| g22+      | 9     | BUFGCE/O        | BUFGCE_X0Y273* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clk_out1          |
| g61+      | 11    | BUFGCE/O        | PBlock         |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/left_update_1/inst/a_buffer_0_0_load_reg_92710                             |
| g62+      | 21    | BUFGCE/O        | PBlock         |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/left_update_1/inst/tmp_87_reg_9716[31]_i_1_n_3                             |
| g63       | 5     | BUFGCE/O        | PBlock         |           0 |               2 |    2 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/left_update_1/inst/tmp_92_reg_10141[31]_i_1_n_3                            |
| g68       | 15    | BUFGCE/O        | PBlock         |           0 |             402 |  402 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/top_update_1/inst/a_buffer_0_0_load_reg_95230                              |
| g69       | 17    | BUFGCE/O        | PBlock         |           0 |             318 |  318 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/top_update_1/inst/tmp_123_reg_10148[31]_i_1_n_3                            |
| g70       | 22    | BUFGCE/O        | PBlock         |           0 |             384 |  384 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/top_update_1/inst/tmp_124_reg_10473[31]_i_1_n_3                            |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


99. Clock Region Cell Placement per Global Clock: Region X4Y2
-------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                         |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | BUFGCE_X0Y194* |        3546 |               0 | 3484 |      3 |   12 |    0 |  47 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                   |
| g1+       | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK            |
| g7        | 13    | BUFGCE/O        | PBlock         |        5630 |               1 | 5505 |     85 |    0 |    0 |   0 |  0 |    0 |   1 |       0 | pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00/inst/u_ddr4_infrastructure/div_clk         |
| g8        | 8     | BUFGCE/O        | BUFGCE_X0Y80*  |          78 |               0 |   78 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                                          |
| g9+       | 0     | BUFGCE/O        | BUFGCE_X0Y72*  |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                 |
| g11+      | 1     | BUFGCE/O        | BUFGCE_X0Y265* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                               |
| g13       | 14    | BUFGCE/O        | PBlock         |          59 |               0 |   51 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00/inst/u_ddr4_infrastructure/c0_riu_clk      |
| g14+      | 4     | BUFGCE/O        | BUFGCE_X0Y196* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/tck                                                |
| g21+      | 16    | BUFGCE/O        | BUFGCE_X0Y280* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/util_ds_buf_0/U0/BUFG_O[0]                                            |
| g22+      | 9     | BUFGCE/O        | BUFGCE_X0Y273* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                  |
| g38       | 6     | BUFGCE/O        | PBlock         |           6 |               0 |    6 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00/inst/u_ddr4_infrastructure/sys_clk_in_bufg |
| g61+      | 11    | BUFGCE/O        | PBlock         |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/left_update_1/inst/a_buffer_0_0_load_reg_92710                                     |
| g62+      | 21    | BUFGCE/O        | PBlock         |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/left_update_1/inst/tmp_87_reg_9716[31]_i_1_n_3                                     |
| g63+      | 5     | BUFGCE/O        | PBlock         |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/left_update_1/inst/tmp_92_reg_10141[31]_i_1_n_3                                    |
| g65+      | 19    | BUFGCE/O        | PBlock         |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/lu_1/inst/grp_update_block_1_fu_17862/ap_ce_reg_BUFG                               |
| g68       | 15    | BUFGCE/O        | PBlock         |           0 |             143 |  143 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/top_update_1/inst/a_buffer_0_0_load_reg_95230                                      |
| g69       | 17    | BUFGCE/O        | PBlock         |           0 |             150 |  150 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/top_update_1/inst/tmp_123_reg_10148[31]_i_1_n_3                                    |
| g70       | 22    | BUFGCE/O        | PBlock         |           0 |              49 |   49 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/top_update_1/inst/tmp_124_reg_10473[31]_i_1_n_3                                    |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


100. Clock Region Cell Placement per Global Clock: Region X5Y2
--------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                              |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | BUFGCE_X0Y194* |        5244 |               0 | 5166 |      0 |    9 |    0 |  69 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1        |
| g1+       | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g8        | 8     | BUFGCE/O        | BUFGCE_X0Y80*  |          63 |               0 |   63 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                               |
| g9+       | 0     | BUFGCE/O        | BUFGCE_X0Y72*  |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1      |
| g11+      | 1     | BUFGCE/O        | BUFGCE_X0Y265* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                    |
| g14       | 4     | BUFGCE/O        | BUFGCE_X0Y196* |          91 |               0 |   91 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/tck                                     |
| g16+      | 7     | BUFGCE/O        | BUFGCE_X0Y79*  |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_pcie/inst/clk_out1                                  |
| g18+      | 3     | BUFGCE/O        | BUFGCE_X0Y75*  |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/jtag_fallback/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.itck_i        |
| g19+      | 10    | BUFGCE/O        | BUFGCE_X0Y82*  |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/mgmt_debug_bridge/inst/bsip/inst/tck                                     |
| g21+      | 16    | BUFGCE/O        | BUFGCE_X0Y280* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/util_ds_buf_0/U0/BUFG_O[0]                                 |
| g22+      | 9     | BUFGCE/O        | BUFGCE_X0Y273* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clk_out1       |
| g68       | 15    | BUFGCE/O        | PBlock         |           0 |             546 |  546 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/top_update_1/inst/a_buffer_0_0_load_reg_95230                           |
| g69       | 17    | BUFGCE/O        | PBlock         |           0 |             404 |  404 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/top_update_1/inst/tmp_123_reg_10148[31]_i_1_n_3                         |
| g70       | 22    | BUFGCE/O        | PBlock         |           0 |             520 |  520 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/top_update_1/inst/tmp_124_reg_10473[31]_i_1_n_3                         |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


101. Clock Region Cell Placement per Global Clock: Region X6Y2
--------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                              |
+-----------+-------+-----------------+----------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
| g0+       | 2     | BUFGCE/O        | BUFGCE_X0Y194* |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1        |
| g1+       | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g8+       | 8     | BUFGCE/O        | BUFGCE_X0Y80*  |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                               |
| g9+       | 0     | BUFGCE/O        | BUFGCE_X0Y72*  |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1      |
| g11+      | 1     | BUFGCE/O        | BUFGCE_X0Y265* |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                    |
| g14+      | 4     | BUFGCE/O        | BUFGCE_X0Y196* |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/tck                                     |
| g16+      | 7     | BUFGCE/O        | BUFGCE_X0Y79*  |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_pcie/inst/clk_out1                                  |
| g18+      | 3     | BUFGCE/O        | BUFGCE_X0Y75*  |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/jtag_fallback/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.itck_i        |
| g19+      | 10    | BUFGCE/O        | BUFGCE_X0Y82*  |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/mgmt_debug_bridge/inst/bsip/inst/tck                                     |
| g21+      | 16    | BUFGCE/O        | BUFGCE_X0Y280* |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/util_ds_buf_0/U0/BUFG_O[0]                                 |
| g22+      | 9     | BUFGCE/O        | BUFGCE_X0Y273* |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clk_out1       |
+-----------+-------+-----------------+----------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


102. Clock Region Cell Placement per Global Clock: Region X7Y2
--------------------------------------------------------------

+-----------+-------+-----------------+-----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint      | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                                                                                                                                                                                                                                                               |
+-----------+-------+-----------------+-----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g1        | 12    | BUFG_GT/O       | BUFG_GT_X1Y84*  |        5928 |               0 | 5261 |    666 |    1 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                  |
| g8        | 8     | BUFGCE/O        | BUFGCE_X0Y80*   |         554 |               0 |  552 |      1 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                                                                                                                                                                                                                                                                                                                |
| g2        | 14    | BUFG_GT/O       | BUFG_GT_X1Y86*  |        2162 |               0 | 1880 |    280 |    2 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK                                                                                                                                                                                                                                                                                  |
| g10       | 23    | BUFG_GT/O       | BUFG_GT_X1Y47*  |        2105 |               0 | 2095 |      4 |    1 |    0 |   0 |  4 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/ext_ch_gt_drpclk                                                                                                                                                                                                                                                                                                                                |
| g3        | 20    | BUFG_GT/O       | BUFG_GT_X1Y92*  |        1476 |               0 | 1472 |      0 |    0 |    0 |   0 |  4 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_PCLK2_GT                                                                                                                                                                                                                                                                                 |
| g15       | 18    | BUFGCTRL/O      | BUFGCTRL_X0Y30* |         285 |               0 |  285 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/mgmt_debug_bridge/inst/bs_mux/inst/tck                                                                                                                                                                                                                                                                                                                    |
| g16       | 7     | BUFGCE/O        | BUFGCE_X0Y79*   |          17 |               0 |   17 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_pcie/inst/clk_out1                                                                                                                                                                                                                                                                                                                   |
| g18       | 3     | BUFGCE/O        | BUFGCE_X0Y75*   |           4 |               0 |    4 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/jtag_fallback/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.itck_i                                                                                                                                                                                                                                                                                         |
| g19       | 10    | BUFGCE/O        | BUFGCE_X0Y82*   |          58 |               1 |   58 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/mgmt_debug_bridge/inst/bsip/inst/tck                                                                                                                                                                                                                                                                                                                      |
| g24       | 13    | BUFG_GT/O       | BUFG_GT_X1Y61*  |          31 |               0 |   31 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon |
| g25       | 22    | BUFG_GT/O       | BUFG_GT_X1Y70*  |          31 |               0 |   31 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon |
| g27       | 15    | BUFG_GT/O       | BUFG_GT_X1Y87*  |          31 |               0 |   31 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon |
| g28       | 19    | BUFG_GT/O       | BUFG_GT_X1Y91*  |          31 |               0 |   31 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon |
| g36       | 5     | BUFG_GT/O       | BUFG_GT_X1Y53*  |          31 |               0 |   31 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon  |
| g37       | 11    | BUFG_GT/O       | BUFG_GT_X1Y59*  |          31 |               0 |   31 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon  |
| g5        | 17    | BUFG_GT/O       | BUFG_GT_X1Y89*  |          13 |               0 |   13 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_INTCLK                                                                                                                                                                                                                                                                                   |
| g6+       | 6     | BUFG_GT/O       | BUFG_GT_X1Y78*  |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_MCAPCLK                                                                                                                                                                                                                                                                                  |
+-----------+-------+-----------------+-----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


103. Clock Region Cell Placement per Global Clock: Region X0Y3
--------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                 |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | BUFGCE_X0Y194* |        2929 |               0 | 2832 |     44 |    3 |    0 |  50 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1           |
| g1+       | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK    |
| g7        | 13    | BUFGCE/O        | PBlock         |         166 |               0 |  166 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00/inst/u_ddr4_infrastructure/div_clk |
| g8+       | 8     | BUFGCE/O        | BUFGCE_X0Y80*  |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                                  |
| g9+       | 0     | BUFGCE/O        | BUFGCE_X0Y72*  |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1         |
| g11+      | 1     | BUFGCE/O        | BUFGCE_X0Y265* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                       |
| g14+      | 4     | BUFGCE/O        | BUFGCE_X0Y196* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/tck                                        |
| g21+      | 16    | BUFGCE/O        | BUFGCE_X0Y280* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/util_ds_buf_0/U0/BUFG_O[0]                                    |
| g22+      | 9     | BUFGCE/O        | BUFGCE_X0Y273* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clk_out1          |
| g61       | 11    | BUFGCE/O        | PBlock         |           0 |             180 |  180 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/left_update_1/inst/a_buffer_0_0_load_reg_92710                             |
| g62       | 21    | BUFGCE/O        | PBlock         |           0 |             246 |  246 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/left_update_1/inst/tmp_87_reg_9716[31]_i_1_n_3                             |
| g63       | 5     | BUFGCE/O        | PBlock         |           0 |             250 |  250 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/left_update_1/inst/tmp_92_reg_10141[31]_i_1_n_3                            |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


104. Clock Region Cell Placement per Global Clock: Region X1Y3
--------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                 |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | BUFGCE_X0Y194* |        8012 |               0 | 7561 |    403 |   15 |    0 |  33 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1           |
| g1+       | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK    |
| g7        | 13    | BUFGCE/O        | PBlock         |        1162 |               0 | 1160 |      0 |    2 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00/inst/u_ddr4_infrastructure/div_clk |
| g8+       | 8     | BUFGCE/O        | BUFGCE_X0Y80*  |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                                  |
| g9+       | 0     | BUFGCE/O        | BUFGCE_X0Y72*  |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1         |
| g11+      | 1     | BUFGCE/O        | BUFGCE_X0Y265* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                       |
| g14+      | 4     | BUFGCE/O        | BUFGCE_X0Y196* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/tck                                        |
| g21+      | 16    | BUFGCE/O        | BUFGCE_X0Y280* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/util_ds_buf_0/U0/BUFG_O[0]                                    |
| g22+      | 9     | BUFGCE/O        | BUFGCE_X0Y273* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clk_out1          |
| g61       | 11    | BUFGCE/O        | PBlock         |           0 |             248 |  248 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/left_update_1/inst/a_buffer_0_0_load_reg_92710                             |
| g62       | 21    | BUFGCE/O        | PBlock         |           0 |             212 |  212 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/left_update_1/inst/tmp_87_reg_9716[31]_i_1_n_3                             |
| g63       | 5     | BUFGCE/O        | PBlock         |           0 |             318 |  318 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/left_update_1/inst/tmp_92_reg_10141[31]_i_1_n_3                            |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


105. Clock Region Cell Placement per Global Clock: Region X2Y3
--------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF    | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                 |
+-----------+-------+-----------------+----------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | BUFGCE_X0Y194* |       11240 |               0 | 10512 |    695 |   28 |    0 |   5 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1           |
| g1+       | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK    |
| g7        | 13    | BUFGCE/O        | PBlock         |        3232 |               0 |  3199 |      8 |   25 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00/inst/u_ddr4_infrastructure/div_clk |
| g8        | 8     | BUFGCE/O        | BUFGCE_X0Y80*  |         420 |               0 |   420 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                                  |
| g9        | 0     | BUFGCE/O        | BUFGCE_X0Y72*  |           2 |               0 |     2 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1         |
| g11+      | 1     | BUFGCE/O        | BUFGCE_X0Y265* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                       |
| g14+      | 4     | BUFGCE/O        | BUFGCE_X0Y196* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/tck                                        |
| g21+      | 16    | BUFGCE/O        | BUFGCE_X0Y280* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/util_ds_buf_0/U0/BUFG_O[0]                                    |
| g22+      | 9     | BUFGCE/O        | BUFGCE_X0Y273* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clk_out1          |
| g61+      | 11    | BUFGCE/O        | PBlock         |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/left_update_1/inst/a_buffer_0_0_load_reg_92710                             |
| g62+      | 21    | BUFGCE/O        | PBlock         |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/left_update_1/inst/tmp_87_reg_9716[31]_i_1_n_3                             |
| g63+      | 5     | BUFGCE/O        | PBlock         |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/left_update_1/inst/tmp_92_reg_10141[31]_i_1_n_3                            |
+-----------+-------+-----------------+----------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


106. Clock Region Cell Placement per Global Clock: Region X3Y3
--------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                 |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | BUFGCE_X0Y194* |        6705 |               0 | 6023 |    649 |    6 |    0 |  27 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1           |
| g1+       | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK    |
| g7        | 13    | BUFGCE/O        | PBlock         |        1602 |               0 | 1602 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00/inst/u_ddr4_infrastructure/div_clk |
| g8        | 8     | BUFGCE/O        | BUFGCE_X0Y80*  |         677 |               0 |  677 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                                  |
| g9        | 0     | BUFGCE/O        | BUFGCE_X0Y72*  |         670 |               0 |  670 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1         |
| g11+      | 1     | BUFGCE/O        | BUFGCE_X0Y265* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                       |
| g14+      | 4     | BUFGCE/O        | BUFGCE_X0Y196* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/tck                                        |
| g21+      | 16    | BUFGCE/O        | BUFGCE_X0Y280* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/util_ds_buf_0/U0/BUFG_O[0]                                    |
| g22+      | 9     | BUFGCE/O        | BUFGCE_X0Y273* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clk_out1          |
| g61+      | 11    | BUFGCE/O        | PBlock         |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/left_update_1/inst/a_buffer_0_0_load_reg_92710                             |
| g62+      | 21    | BUFGCE/O        | PBlock         |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/left_update_1/inst/tmp_87_reg_9716[31]_i_1_n_3                             |
| g63+      | 5     | BUFGCE/O        | PBlock         |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/left_update_1/inst/tmp_92_reg_10141[31]_i_1_n_3                            |
| g68       | 15    | BUFGCE/O        | PBlock         |           0 |             147 |  147 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/top_update_1/inst/a_buffer_0_0_load_reg_95230                              |
| g69       | 17    | BUFGCE/O        | PBlock         |           0 |             125 |  125 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/top_update_1/inst/tmp_123_reg_10148[31]_i_1_n_3                            |
| g70       | 22    | BUFGCE/O        | PBlock         |           0 |             160 |  160 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/top_update_1/inst/tmp_124_reg_10473[31]_i_1_n_3                            |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


107. Clock Region Cell Placement per Global Clock: Region X4Y3
--------------------------------------------------------------

+-----------+-------+-----------------+-----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint      | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                    |
+-----------+-------+-----------------+-----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | BUFGCE_X0Y194*  |        6266 |               0 | 6059 |    126 |   17 |    0 |  64 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1              |
| g1        | 12    | BUFG_GT/O       | BUFG_GT_X1Y84*  |           0 |               2 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   2 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK       |
| g7        | 13    | BUFGCE/O        | PBlock          |        3348 |               0 | 3346 |      2 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00/inst/u_ddr4_infrastructure/div_clk    |
| g8        | 8     | BUFGCE/O        | BUFGCE_X0Y80*   |         207 |               0 |  205 |      1 |    0 |    0 |   0 |  0 |    1 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                                     |
| g9        | 0     | BUFGCE/O        | BUFGCE_X0Y72*   |           2 |               0 |    2 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1            |
| g11+      | 1     | BUFGCE/O        | BUFGCE_X0Y265*  |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                          |
| g13+      | 14    | BUFGCE/O        | PBlock          |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00/inst/u_ddr4_infrastructure/c0_riu_clk |
| g14+      | 4     | BUFGCE/O        | BUFGCE_X0Y196*  |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/tck                                           |
| g15+      | 18    | BUFGCTRL/O      | BUFGCTRL_X0Y30* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/mgmt_debug_bridge/inst/bs_mux/inst/tck                                         |
| g16       | 7     | BUFGCE/O        | BUFGCE_X0Y79*   |           0 |               1 |    0 |      0 |    0 |    0 |   0 |  0 |    1 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_pcie/inst/clk_out1                                        |
| g18       | 3     | BUFGCE/O        | BUFGCE_X0Y75*   |           1 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/jtag_fallback/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.itck_i              |
| g19       | 10    | BUFGCE/O        | BUFGCE_X0Y82*   |           1 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/mgmt_debug_bridge/inst/bsip/inst/tck                                           |
| g21+      | 16    | BUFGCE/O        | BUFGCE_X0Y280*  |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/util_ds_buf_0/U0/BUFG_O[0]                                       |
| g22+      | 9     | BUFGCE/O        | BUFGCE_X0Y273*  |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clk_out1             |
| g61+      | 11    | BUFGCE/O        | PBlock          |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/left_update_1/inst/a_buffer_0_0_load_reg_92710                                |
| g62+      | 21    | BUFGCE/O        | PBlock          |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/left_update_1/inst/tmp_87_reg_9716[31]_i_1_n_3                                |
| g63+      | 5     | BUFGCE/O        | PBlock          |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/left_update_1/inst/tmp_92_reg_10141[31]_i_1_n_3                               |
| g68       | 15    | BUFGCE/O        | PBlock          |           0 |             451 |  451 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/top_update_1/inst/a_buffer_0_0_load_reg_95230                                 |
| g69       | 17    | BUFGCE/O        | PBlock          |           0 |             292 |  292 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/top_update_1/inst/tmp_123_reg_10148[31]_i_1_n_3                               |
| g70       | 22    | BUFGCE/O        | PBlock          |           0 |             369 |  369 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/top_update_1/inst/tmp_124_reg_10473[31]_i_1_n_3                               |
+-----------+-------+-----------------+-----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


108. Clock Region Cell Placement per Global Clock: Region X5Y3
--------------------------------------------------------------

+-----------+-------+-----------------+-----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint      | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                 |
+-----------+-------+-----------------+-----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | BUFGCE_X0Y194*  |        4803 |               0 | 4732 |      0 |   11 |    0 |  60 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1           |
| g1+       | 12    | BUFG_GT/O       | BUFG_GT_X1Y84*  |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK    |
| g7        | 13    | BUFGCE/O        | PBlock          |          98 |               0 |   98 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00/inst/u_ddr4_infrastructure/div_clk |
| g8        | 8     | BUFGCE/O        | BUFGCE_X0Y80*   |        1472 |               0 | 1353 |    119 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                                  |
| g9        | 0     | BUFGCE/O        | BUFGCE_X0Y72*   |          34 |               0 |   33 |      1 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1         |
| g11+      | 1     | BUFGCE/O        | BUFGCE_X0Y265*  |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                       |
| g14       | 4     | BUFGCE/O        | BUFGCE_X0Y196*  |           2 |               0 |    2 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/tck                                        |
| g15+      | 18    | BUFGCTRL/O      | BUFGCTRL_X0Y30* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/mgmt_debug_bridge/inst/bs_mux/inst/tck                                      |
| g16+      | 7     | BUFGCE/O        | BUFGCE_X0Y79*   |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_pcie/inst/clk_out1                                     |
| g18+      | 3     | BUFGCE/O        | BUFGCE_X0Y75*   |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/jtag_fallback/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.itck_i           |
| g19+      | 10    | BUFGCE/O        | BUFGCE_X0Y82*   |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/mgmt_debug_bridge/inst/bsip/inst/tck                                        |
| g21+      | 16    | BUFGCE/O        | BUFGCE_X0Y280*  |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/util_ds_buf_0/U0/BUFG_O[0]                                    |
| g22+      | 9     | BUFGCE/O        | BUFGCE_X0Y273*  |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clk_out1          |
| g68       | 15    | BUFGCE/O        | PBlock          |           0 |             455 |  455 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/top_update_1/inst/a_buffer_0_0_load_reg_95230                              |
| g69       | 17    | BUFGCE/O        | PBlock          |           0 |             428 |  428 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/top_update_1/inst/tmp_123_reg_10148[31]_i_1_n_3                            |
| g70       | 22    | BUFGCE/O        | PBlock          |           0 |             438 |  438 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/top_update_1/inst/tmp_124_reg_10473[31]_i_1_n_3                            |
+-----------+-------+-----------------+-----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


109. Clock Region Cell Placement per Global Clock: Region X6Y3
--------------------------------------------------------------

+-----------+-------+-----------------+-----------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint      | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                              |
+-----------+-------+-----------------+-----------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
| g0+       | 2     | BUFGCE/O        | BUFGCE_X0Y194*  |           0 |               0 |   0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1        |
| g1+       | 12    | BUFG_GT/O       | BUFG_GT_X1Y84*  |           0 |               0 |   0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g8        | 8     | BUFGCE/O        | BUFGCE_X0Y80*   |         367 |               0 | 357 |     10 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                               |
| g9+       | 0     | BUFGCE/O        | BUFGCE_X0Y72*   |           0 |               0 |   0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1      |
| g11+      | 1     | BUFGCE/O        | BUFGCE_X0Y265*  |           0 |               0 |   0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                    |
| g14       | 4     | BUFGCE/O        | BUFGCE_X0Y196*  |          34 |               0 |  34 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/tck                                     |
| g15+      | 18    | BUFGCTRL/O      | BUFGCTRL_X0Y30* |           0 |               0 |   0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/mgmt_debug_bridge/inst/bs_mux/inst/tck                                   |
| g21+      | 16    | BUFGCE/O        | BUFGCE_X0Y280*  |           0 |               0 |   0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/util_ds_buf_0/U0/BUFG_O[0]                                 |
| g22+      | 9     | BUFGCE/O        | BUFGCE_X0Y273*  |           0 |               0 |   0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clk_out1       |
+-----------+-------+-----------------+-----------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


110. Clock Region Cell Placement per Global Clock: Region X7Y3
--------------------------------------------------------------

+-----------+-------+-----------------+-----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint      | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                                                                                                                                                                                                                                                               |
+-----------+-------+-----------------+-----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g1        | 12    | BUFG_GT/O       | BUFG_GT_X1Y84*  |        6777 |               0 | 6232 |    544 |    0 |    0 |   0 |  0 |    0 |   0 |       1 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                  |
| g8        | 8     | BUFGCE/O        | BUFGCE_X0Y80*   |          21 |               0 |   21 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                                                                                                                                                                                                                                                                                                                |
| g2        | 14    | BUFG_GT/O       | BUFG_GT_X1Y86*  |        4398 |               0 | 4080 |    297 |   20 |    0 |   0 |  0 |    0 |   0 |       1 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK                                                                                                                                                                                                                                                                                  |
| g10       | 23    | BUFG_GT/O       | BUFG_GT_X1Y47*  |        1020 |               0 | 1011 |      4 |    0 |    0 |   0 |  4 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/ext_ch_gt_drpclk                                                                                                                                                                                                                                                                                                                                |
| g11       | 1     | BUFGCE/O        | BUFGCE_X0Y265*  |         257 |               0 |  257 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                     |
| g3        | 20    | BUFG_GT/O       | BUFG_GT_X1Y92*  |        1547 |               0 | 1542 |      0 |    0 |    0 |   0 |  4 |    0 |   0 |       1 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_PCLK2_GT                                                                                                                                                                                                                                                                                 |
| g15       | 18    | BUFGCTRL/O      | BUFGCTRL_X0Y30* |          20 |               0 |   20 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/mgmt_debug_bridge/inst/bs_mux/inst/tck                                                                                                                                                                                                                                                                                                                    |
| g26       | 13    | BUFG_GT/O       | BUFG_GT_X1Y85*  |          31 |               0 |   31 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon |
| g27+      | 15    | BUFG_GT/O       | BUFG_GT_X1Y87*  |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon |
| g28+      | 19    | BUFG_GT/O       | BUFG_GT_X1Y91*  |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon |
| g4        | 21    | BUFG_GT/O       | BUFG_GT_X1Y93*  |          31 |               0 |   31 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon |
| g5+       | 17    | BUFG_GT/O       | BUFG_GT_X1Y89*  |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_INTCLK                                                                                                                                                                                                                                                                                   |
| g6        | 6     | BUFG_GT/O       | BUFG_GT_X1Y78*  |           1 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       1 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_MCAPCLK                                                                                                                                                                                                                                                                                  |
+-----------+-------+-----------------+-----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


111. Clock Region Cell Placement per Global Clock: Region X0Y4
--------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF    | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                 |
+-----------+-------+-----------------+----------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | BUFGCE_X0Y194* |       13217 |               0 | 13106 |      0 |   19 |    0 |  92 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1           |
| g1+       | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK    |
| g7        | 13    | BUFGCE/O        | PBlock         |         128 |               0 |   128 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00/inst/u_ddr4_infrastructure/div_clk |
| g8        | 8     | BUFGCE/O        | BUFGCE_X0Y80*  |           1 |               0 |     1 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                                  |
| g9+       | 0     | BUFGCE/O        | BUFGCE_X0Y72*  |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1         |
| g11+      | 1     | BUFGCE/O        | BUFGCE_X0Y265* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                       |
| g14+      | 4     | BUFGCE/O        | BUFGCE_X0Y196* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/tck                                        |
| g21+      | 16    | BUFGCE/O        | BUFGCE_X0Y280* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/util_ds_buf_0/U0/BUFG_O[0]                                    |
| g22+      | 9     | BUFGCE/O        | BUFGCE_X0Y273* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clk_out1          |
| g48       | 3     | BUFGCE/O        | PBlock         |           0 |             192 |   192 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/tmp211_reg_166270[31]_i_1_n_4                      |
| g49       | 6     | BUFGCE/O        | PBlock         |           0 |             100 |   100 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/tmp52_reg_167025[31]_i_1_n_4                       |
| g50       | 20    | BUFGCE/O        | PBlock         |           0 |             623 |   623 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/tmp_259_reg_164545[31]_i_1_n_4                     |
| g51       | 10    | BUFGCE/O        | PBlock         |           0 |             349 |   349 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/tmp_418_reg_161364[31]_i_1_n_4                     |
+-----------+-------+-----------------+----------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


112. Clock Region Cell Placement per Global Clock: Region X1Y4
--------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF    | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                             |
+-----------+-------+-----------------+----------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | BUFGCE_X0Y194* |       11862 |               0 | 11754 |      0 |   17 |    0 |  91 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                       |
| g1+       | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                |
| g7        | 13    | BUFGCE/O        | PBlock         |         173 |               0 |   173 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00/inst/u_ddr4_infrastructure/div_clk             |
| g8+       | 8     | BUFGCE/O        | BUFGCE_X0Y80*  |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                                              |
| g9+       | 0     | BUFGCE/O        | BUFGCE_X0Y72*  |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                     |
| g11+      | 1     | BUFGCE/O        | BUFGCE_X0Y265* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                                   |
| g14+      | 4     | BUFGCE/O        | BUFGCE_X0Y196* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/tck                                                    |
| g21+      | 16    | BUFGCE/O        | BUFGCE_X0Y280* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/util_ds_buf_0/U0/BUFG_O[0]                                                |
| g22+      | 9     | BUFGCE/O        | BUFGCE_X0Y273* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                      |
| g40       | 17    | BUFGCE/O        | PBlock         |           0 |              42 |    42 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[394]_99[0]     |
| g41       | 23    | BUFGCE/O        | PBlock         |           0 |              51 |    51 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[395][0]        |
| g42       | 18    | BUFGCE/O        | PBlock         |           0 |              55 |    55 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[397]_rep       |
| g43       | 15    | BUFGCE/O        | PBlock         |           0 |              39 |    39 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[399]           |
| g44       | 21    | BUFGCE/O        | PBlock         |           0 |              37 |    37 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[401]           |
| g45       | 11    | BUFGCE/O        | PBlock         |           0 |              38 |    38 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[402]_rep__3[0] |
| g46       | 5     | BUFGCE/O        | PBlock         |           0 |              40 |    40 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[403]_0[0]      |
| g47       | 22    | BUFGCE/O        | PBlock         |           0 |              37 |    37 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/gmem_m_axi_U/bus_write/buff_wdata/full_n_reg_rep_2[0]          |
| g48       | 3     | BUFGCE/O        | PBlock         |           0 |             292 |   292 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/tmp211_reg_166270[31]_i_1_n_4                                  |
| g49       | 6     | BUFGCE/O        | PBlock         |           0 |              87 |    87 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/tmp52_reg_167025[31]_i_1_n_4                                   |
| g50       | 20    | BUFGCE/O        | PBlock         |           0 |             504 |   504 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/tmp_259_reg_164545[31]_i_1_n_4                                 |
| g51       | 10    | BUFGCE/O        | PBlock         |           0 |             420 |   420 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/tmp_418_reg_161364[31]_i_1_n_4                                 |
+-----------+-------+-----------------+----------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


113. Clock Region Cell Placement per Global Clock: Region X2Y4
--------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF    | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                             |
+-----------+-------+-----------------+----------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | BUFGCE_X0Y194* |       13377 |               0 | 13256 |      0 |    8 |    0 | 113 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                       |
| g1+       | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                |
| g7        | 13    | BUFGCE/O        | PBlock         |          12 |               0 |    12 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00/inst/u_ddr4_infrastructure/div_clk             |
| g8        | 8     | BUFGCE/O        | BUFGCE_X0Y80*  |          36 |               0 |    36 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                                              |
| g9        | 0     | BUFGCE/O        | BUFGCE_X0Y72*  |         473 |               0 |   473 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                     |
| g11+      | 1     | BUFGCE/O        | BUFGCE_X0Y265* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                                   |
| g14+      | 4     | BUFGCE/O        | BUFGCE_X0Y196* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/tck                                                    |
| g21+      | 16    | BUFGCE/O        | BUFGCE_X0Y280* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/util_ds_buf_0/U0/BUFG_O[0]                                                |
| g22+      | 9     | BUFGCE/O        | BUFGCE_X0Y273* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                      |
| g40       | 17    | BUFGCE/O        | PBlock         |           0 |             313 |   313 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[394]_99[0]     |
| g41       | 23    | BUFGCE/O        | PBlock         |           0 |             318 |   318 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[395][0]        |
| g42       | 18    | BUFGCE/O        | PBlock         |           0 |             355 |   355 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[397]_rep       |
| g43       | 15    | BUFGCE/O        | PBlock         |           0 |             331 |   331 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[399]           |
| g44       | 21    | BUFGCE/O        | PBlock         |           0 |             329 |   329 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[401]           |
| g45       | 11    | BUFGCE/O        | PBlock         |           0 |             378 |   378 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[402]_rep__3[0] |
| g46       | 5     | BUFGCE/O        | PBlock         |           0 |             356 |   356 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[403]_0[0]      |
| g47       | 22    | BUFGCE/O        | PBlock         |           0 |             331 |   331 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/gmem_m_axi_U/bus_write/buff_wdata/full_n_reg_rep_2[0]          |
| g48       | 3     | BUFGCE/O        | PBlock         |           0 |             454 |   454 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/tmp211_reg_166270[31]_i_1_n_4                                  |
| g49       | 6     | BUFGCE/O        | PBlock         |           0 |             197 |   197 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/tmp52_reg_167025[31]_i_1_n_4                                   |
| g50       | 20    | BUFGCE/O        | PBlock         |           0 |             585 |   585 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/tmp_259_reg_164545[31]_i_1_n_4                                 |
| g51       | 10    | BUFGCE/O        | PBlock         |           0 |              69 |    69 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/tmp_418_reg_161364[31]_i_1_n_4                                 |
+-----------+-------+-----------------+----------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


114. Clock Region Cell Placement per Global Clock: Region X3Y4
--------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                             |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | BUFGCE_X0Y194* |        7092 |               0 | 7023 |      0 |    4 |    0 |  65 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                       |
| g1+       | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                |
| g7+       | 13    | BUFGCE/O        | PBlock         |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00/inst/u_ddr4_infrastructure/div_clk             |
| g8        | 8     | BUFGCE/O        | BUFGCE_X0Y80*  |          40 |               0 |   40 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                                              |
| g9        | 0     | BUFGCE/O        | BUFGCE_X0Y72*  |        1080 |               0 | 1080 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                     |
| g11+      | 1     | BUFGCE/O        | BUFGCE_X0Y265* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                                   |
| g14+      | 4     | BUFGCE/O        | BUFGCE_X0Y196* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/tck                                                    |
| g21+      | 16    | BUFGCE/O        | BUFGCE_X0Y280* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/util_ds_buf_0/U0/BUFG_O[0]                                                |
| g22+      | 9     | BUFGCE/O        | BUFGCE_X0Y273* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                      |
| g40       | 17    | BUFGCE/O        | PBlock         |           0 |             209 |  209 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[394]_99[0]     |
| g41       | 23    | BUFGCE/O        | PBlock         |           0 |             215 |  215 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[395][0]        |
| g42       | 18    | BUFGCE/O        | PBlock         |           0 |             217 |  217 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[397]_rep       |
| g43       | 15    | BUFGCE/O        | PBlock         |           0 |             249 |  249 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[399]           |
| g44       | 21    | BUFGCE/O        | PBlock         |           0 |             233 |  233 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[401]           |
| g45       | 11    | BUFGCE/O        | PBlock         |           0 |             208 |  208 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[402]_rep__3[0] |
| g46       | 5     | BUFGCE/O        | PBlock         |           0 |             200 |  200 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[403]_0[0]      |
| g47       | 22    | BUFGCE/O        | PBlock         |           0 |             247 |  247 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/gmem_m_axi_U/bus_write/buff_wdata/full_n_reg_rep_2[0]          |
| g48       | 3     | BUFGCE/O        | PBlock         |           0 |              95 |   95 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/tmp211_reg_166270[31]_i_1_n_4                                  |
| g49       | 6     | BUFGCE/O        | PBlock         |           0 |              65 |   65 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/tmp52_reg_167025[31]_i_1_n_4                                   |
| g50       | 20    | BUFGCE/O        | PBlock         |           0 |             179 |  179 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/tmp_259_reg_164545[31]_i_1_n_4                                 |
| g51       | 10    | BUFGCE/O        | PBlock         |           0 |               7 |    7 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/tmp_418_reg_161364[31]_i_1_n_4                                 |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


115. Clock Region Cell Placement per Global Clock: Region X4Y4
--------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF    | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                             |
+-----------+-------+-----------------+----------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | BUFGCE_X0Y194* |       10639 |               0 | 10484 |     48 |   11 |    0 |  96 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                       |
| g1+       | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                |
| g7+       | 13    | BUFGCE/O        | PBlock         |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00/inst/u_ddr4_infrastructure/div_clk             |
| g8+       | 8     | BUFGCE/O        | BUFGCE_X0Y80*  |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                                              |
| g9        | 0     | BUFGCE/O        | BUFGCE_X0Y72*  |          65 |               0 |    65 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                     |
| g11+      | 1     | BUFGCE/O        | BUFGCE_X0Y265* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                                   |
| g14+      | 4     | BUFGCE/O        | BUFGCE_X0Y196* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/tck                                                    |
| g21+      | 16    | BUFGCE/O        | BUFGCE_X0Y280* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/util_ds_buf_0/U0/BUFG_O[0]                                                |
| g22+      | 9     | BUFGCE/O        | BUFGCE_X0Y273* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                      |
| g40       | 17    | BUFGCE/O        | PBlock         |           0 |             191 |   191 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[394]_99[0]     |
| g41       | 23    | BUFGCE/O        | PBlock         |           0 |             196 |   196 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[395][0]        |
| g42       | 18    | BUFGCE/O        | PBlock         |           0 |             225 |   225 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[397]_rep       |
| g43       | 15    | BUFGCE/O        | PBlock         |           0 |             211 |   211 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[399]           |
| g44       | 21    | BUFGCE/O        | PBlock         |           0 |             197 |   197 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[401]           |
| g45       | 11    | BUFGCE/O        | PBlock         |           0 |             199 |   199 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[402]_rep__3[0] |
| g46       | 5     | BUFGCE/O        | PBlock         |           0 |             195 |   195 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[403]_0[0]      |
| g47       | 22    | BUFGCE/O        | PBlock         |           0 |             210 |   210 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/gmem_m_axi_U/bus_write/buff_wdata/full_n_reg_rep_2[0]          |
| g48       | 3     | BUFGCE/O        | PBlock         |           0 |             351 |   351 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/tmp211_reg_166270[31]_i_1_n_4                                  |
| g49       | 6     | BUFGCE/O        | PBlock         |           0 |             114 |   114 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/tmp52_reg_167025[31]_i_1_n_4                                   |
| g50       | 20    | BUFGCE/O        | PBlock         |           0 |             493 |   493 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/tmp_259_reg_164545[31]_i_1_n_4                                 |
| g51       | 10    | BUFGCE/O        | PBlock         |           0 |              58 |    58 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/tmp_418_reg_161364[31]_i_1_n_4                                 |
+-----------+-------+-----------------+----------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


116. Clock Region Cell Placement per Global Clock: Region X5Y4
--------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF    | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                             |
+-----------+-------+-----------------+----------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | BUFGCE_X0Y194* |       11372 |               0 | 11246 |      0 |    6 |    0 | 120 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                       |
| g1        | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |          21 |               0 |    20 |      1 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                |
| g8+       | 8     | BUFGCE/O        | BUFGCE_X0Y80*  |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                                              |
| g9+       | 0     | BUFGCE/O        | BUFGCE_X0Y72*  |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                     |
| g11+      | 1     | BUFGCE/O        | BUFGCE_X0Y265* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                                   |
| g14+      | 4     | BUFGCE/O        | BUFGCE_X0Y196* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/tck                                                    |
| g16+      | 7     | BUFGCE/O        | BUFGCE_X0Y79*  |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_pcie/inst/clk_out1                                                 |
| g21+      | 16    | BUFGCE/O        | BUFGCE_X0Y280* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/util_ds_buf_0/U0/BUFG_O[0]                                                |
| g22+      | 9     | BUFGCE/O        | BUFGCE_X0Y273* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                      |
| g40       | 17    | BUFGCE/O        | PBlock         |           0 |             126 |   126 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[394]_99[0]     |
| g41       | 23    | BUFGCE/O        | PBlock         |           0 |             132 |   132 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[395][0]        |
| g42       | 18    | BUFGCE/O        | PBlock         |           0 |             153 |   153 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[397]_rep       |
| g43       | 15    | BUFGCE/O        | PBlock         |           0 |             170 |   170 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[399]           |
| g44       | 21    | BUFGCE/O        | PBlock         |           0 |             170 |   170 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[401]           |
| g45       | 11    | BUFGCE/O        | PBlock         |           0 |             154 |   154 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[402]_rep__3[0] |
| g46       | 5     | BUFGCE/O        | PBlock         |           0 |             151 |   151 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[403]_0[0]      |
| g47       | 22    | BUFGCE/O        | PBlock         |           0 |             171 |   171 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/gmem_m_axi_U/bus_write/buff_wdata/full_n_reg_rep_2[0]          |
| g48       | 3     | BUFGCE/O        | PBlock         |           0 |             330 |   330 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/tmp211_reg_166270[31]_i_1_n_4                                  |
| g49       | 6     | BUFGCE/O        | PBlock         |           0 |             448 |   448 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/tmp52_reg_167025[31]_i_1_n_4                                   |
| g50       | 20    | BUFGCE/O        | PBlock         |           0 |             648 |   648 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/tmp_259_reg_164545[31]_i_1_n_4                                 |
| g51       | 10    | BUFGCE/O        | PBlock         |           0 |              13 |    13 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/tmp_418_reg_161364[31]_i_1_n_4                                 |
+-----------+-------+-----------------+----------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


117. Clock Region Cell Placement per Global Clock: Region X6Y4
--------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF    | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                             |
+-----------+-------+-----------------+----------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | BUFGCE_X0Y194* |       11384 |               0 | 11296 |      0 |    7 |    0 |  81 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                       |
| g1+       | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                |
| g8+       | 8     | BUFGCE/O        | BUFGCE_X0Y80*  |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                                              |
| g9+       | 0     | BUFGCE/O        | BUFGCE_X0Y72*  |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                     |
| g11+      | 1     | BUFGCE/O        | BUFGCE_X0Y265* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                                   |
| g14+      | 4     | BUFGCE/O        | BUFGCE_X0Y196* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/tck                                                    |
| g16+      | 7     | BUFGCE/O        | BUFGCE_X0Y79*  |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_pcie/inst/clk_out1                                                 |
| g21+      | 16    | BUFGCE/O        | BUFGCE_X0Y280* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/util_ds_buf_0/U0/BUFG_O[0]                                                |
| g22+      | 9     | BUFGCE/O        | BUFGCE_X0Y273* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                      |
| g40       | 17    | BUFGCE/O        | PBlock         |           0 |              27 |    27 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[394]_99[0]     |
| g41       | 23    | BUFGCE/O        | PBlock         |           0 |              26 |    26 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[395][0]        |
| g42       | 18    | BUFGCE/O        | PBlock         |           0 |              16 |    16 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[397]_rep       |
| g43       | 15    | BUFGCE/O        | PBlock         |           0 |              16 |    16 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[399]           |
| g44       | 21    | BUFGCE/O        | PBlock         |           0 |              16 |    16 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[401]           |
| g45       | 11    | BUFGCE/O        | PBlock         |           0 |              33 |    33 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[402]_rep__3[0] |
| g46       | 5     | BUFGCE/O        | PBlock         |           0 |              38 |    38 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[403]_0[0]      |
| g47       | 22    | BUFGCE/O        | PBlock         |           0 |              16 |    16 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/gmem_m_axi_U/bus_write/buff_wdata/full_n_reg_rep_2[0]          |
| g48       | 3     | BUFGCE/O        | PBlock         |           0 |             388 |   388 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/tmp211_reg_166270[31]_i_1_n_4                                  |
| g49       | 6     | BUFGCE/O        | PBlock         |           0 |              70 |    70 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/tmp52_reg_167025[31]_i_1_n_4                                   |
| g50       | 20    | BUFGCE/O        | PBlock         |           0 |             624 |   624 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/tmp_259_reg_164545[31]_i_1_n_4                                 |
| g51       | 10    | BUFGCE/O        | PBlock         |           0 |             309 |   309 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/tmp_418_reg_161364[31]_i_1_n_4                                 |
+-----------+-------+-----------------+----------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


118. Clock Region Cell Placement per Global Clock: Region X7Y4
--------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF    | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                   |
+-----------+-------+-----------------+----------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------+
| g1        | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |       11111 |               0 | 11098 |      2 |   11 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK      |
| g8        | 8     | BUFGCE/O        | BUFGCE_X0Y80*  |          28 |               0 |    28 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                                    |
| g2        | 14    | BUFG_GT/O       | BUFG_GT_X1Y86* |        1247 |               0 |  1247 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK      |
| g11       | 1     | BUFGCE/O        | BUFGCE_X0Y265* |          39 |               0 |    39 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                         |
| g16       | 7     | BUFGCE/O        | BUFGCE_X0Y79*  |         129 |               0 |   129 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_pcie/inst/clk_out1                                       |
| g17       | 6     | BUFGCE/O        | BUFGCE_X0Y198* |          19 |               0 |    18 |      1 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/brd_mgmt_scheduler/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 |
+-----------+-------+-----------------+----------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.


119. Clock Region Cell Placement per Global Clock: Region X0Y5
--------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF    | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                 |
+-----------+-------+-----------------+----------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | BUFGCE_X0Y194* |       13489 |               0 | 13377 |      0 |   18 |    0 |  94 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1           |
| g1+       | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK    |
| g7        | 13    | BUFGCE/O        | PBlock         |          15 |               0 |    15 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00/inst/u_ddr4_infrastructure/div_clk |
| g8+       | 8     | BUFGCE/O        | BUFGCE_X0Y80*  |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                                  |
| g9+       | 0     | BUFGCE/O        | BUFGCE_X0Y72*  |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1         |
| g11+      | 1     | BUFGCE/O        | BUFGCE_X0Y265* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                       |
| g14+      | 4     | BUFGCE/O        | BUFGCE_X0Y196* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/tck                                        |
| g21+      | 16    | BUFGCE/O        | BUFGCE_X0Y280* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/util_ds_buf_0/U0/BUFG_O[0]                                    |
| g22+      | 9     | BUFGCE/O        | BUFGCE_X0Y273* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clk_out1          |
| g48       | 3     | BUFGCE/O        | PBlock         |           0 |             301 |   301 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/tmp211_reg_166270[31]_i_1_n_4                      |
| g49       | 6     | BUFGCE/O        | PBlock         |           0 |              98 |    98 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/tmp52_reg_167025[31]_i_1_n_4                       |
| g50       | 20    | BUFGCE/O        | PBlock         |           0 |             557 |   557 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/tmp_259_reg_164545[31]_i_1_n_4                     |
| g51       | 10    | BUFGCE/O        | PBlock         |           0 |             267 |   267 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/tmp_418_reg_161364[31]_i_1_n_4                     |
+-----------+-------+-----------------+----------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


120. Clock Region Cell Placement per Global Clock: Region X1Y5
--------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF    | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                             |
+-----------+-------+-----------------+----------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | BUFGCE_X0Y194* |       12421 |               0 | 12296 |     14 |   19 |    0 |  92 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                       |
| g1+       | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                |
| g7        | 13    | BUFGCE/O        | PBlock         |         180 |               0 |   180 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00/inst/u_ddr4_infrastructure/div_clk             |
| g8+       | 8     | BUFGCE/O        | BUFGCE_X0Y80*  |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                                              |
| g9+       | 0     | BUFGCE/O        | BUFGCE_X0Y72*  |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                     |
| g11+      | 1     | BUFGCE/O        | BUFGCE_X0Y265* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                                   |
| g14+      | 4     | BUFGCE/O        | BUFGCE_X0Y196* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/tck                                                    |
| g21+      | 16    | BUFGCE/O        | BUFGCE_X0Y280* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/util_ds_buf_0/U0/BUFG_O[0]                                                |
| g22+      | 9     | BUFGCE/O        | BUFGCE_X0Y273* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                      |
| g40       | 17    | BUFGCE/O        | PBlock         |           0 |              30 |    30 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[394]_99[0]     |
| g41       | 23    | BUFGCE/O        | PBlock         |           0 |               9 |     9 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[395][0]        |
| g42       | 18    | BUFGCE/O        | PBlock         |           0 |              10 |    10 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[397]_rep       |
| g43       | 15    | BUFGCE/O        | PBlock         |           0 |               6 |     6 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[399]           |
| g44       | 21    | BUFGCE/O        | PBlock         |           0 |               5 |     5 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[401]           |
| g45       | 11    | BUFGCE/O        | PBlock         |           0 |              31 |    31 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[402]_rep__3[0] |
| g46       | 5     | BUFGCE/O        | PBlock         |           0 |              31 |    31 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[403]_0[0]      |
| g47       | 22    | BUFGCE/O        | PBlock         |           0 |               5 |     5 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/gmem_m_axi_U/bus_write/buff_wdata/full_n_reg_rep_2[0]          |
| g48       | 3     | BUFGCE/O        | PBlock         |           0 |             278 |   278 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/tmp211_reg_166270[31]_i_1_n_4                                  |
| g49       | 6     | BUFGCE/O        | PBlock         |           0 |             165 |   165 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/tmp52_reg_167025[31]_i_1_n_4                                   |
| g50       | 20    | BUFGCE/O        | PBlock         |           0 |             449 |   449 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/tmp_259_reg_164545[31]_i_1_n_4                                 |
| g51       | 10    | BUFGCE/O        | PBlock         |           0 |             152 |   152 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/tmp_418_reg_161364[31]_i_1_n_4                                 |
+-----------+-------+-----------------+----------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


121. Clock Region Cell Placement per Global Clock: Region X2Y5
--------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF    | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                             |
+-----------+-------+-----------------+----------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | BUFGCE_X0Y194* |       14412 |               0 | 14132 |    158 |   17 |    0 | 105 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                       |
| g1+       | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                |
| g7        | 13    | BUFGCE/O        | PBlock         |           1 |               0 |     1 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00/inst/u_ddr4_infrastructure/div_clk             |
| g8+       | 8     | BUFGCE/O        | BUFGCE_X0Y80*  |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                                              |
| g9        | 0     | BUFGCE/O        | BUFGCE_X0Y72*  |         159 |               0 |   159 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                     |
| g11+      | 1     | BUFGCE/O        | BUFGCE_X0Y265* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                                   |
| g14+      | 4     | BUFGCE/O        | BUFGCE_X0Y196* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/tck                                                    |
| g21+      | 16    | BUFGCE/O        | BUFGCE_X0Y280* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/util_ds_buf_0/U0/BUFG_O[0]                                                |
| g22+      | 9     | BUFGCE/O        | BUFGCE_X0Y273* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                      |
| g40       | 17    | BUFGCE/O        | PBlock         |           0 |             276 |   276 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[394]_99[0]     |
| g41       | 23    | BUFGCE/O        | PBlock         |           0 |             295 |   295 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[395][0]        |
| g42       | 18    | BUFGCE/O        | PBlock         |           0 |             287 |   287 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[397]_rep       |
| g43       | 15    | BUFGCE/O        | PBlock         |           0 |             307 |   307 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[399]           |
| g44       | 21    | BUFGCE/O        | PBlock         |           0 |             323 |   323 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[401]           |
| g45       | 11    | BUFGCE/O        | PBlock         |           0 |             263 |   263 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[402]_rep__3[0] |
| g46       | 5     | BUFGCE/O        | PBlock         |           0 |             276 |   276 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[403]_0[0]      |
| g47       | 22    | BUFGCE/O        | PBlock         |           0 |             311 |   311 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/gmem_m_axi_U/bus_write/buff_wdata/full_n_reg_rep_2[0]          |
| g48       | 3     | BUFGCE/O        | PBlock         |           0 |             267 |   267 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/tmp211_reg_166270[31]_i_1_n_4                                  |
| g49       | 6     | BUFGCE/O        | PBlock         |           0 |             154 |   154 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/tmp52_reg_167025[31]_i_1_n_4                                   |
| g50       | 20    | BUFGCE/O        | PBlock         |           0 |             537 |   537 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/tmp_259_reg_164545[31]_i_1_n_4                                 |
| g51       | 10    | BUFGCE/O        | PBlock         |           0 |               3 |     3 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/tmp_418_reg_161364[31]_i_1_n_4                                 |
+-----------+-------+-----------------+----------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


122. Clock Region Cell Placement per Global Clock: Region X3Y5
--------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                             |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | BUFGCE_X0Y194* |        7726 |               0 | 7651 |      0 |    8 |    0 |  67 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                       |
| g1+       | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                |
| g7        | 13    | BUFGCE/O        | PBlock         |           6 |               0 |    6 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00/inst/u_ddr4_infrastructure/div_clk             |
| g8+       | 8     | BUFGCE/O        | BUFGCE_X0Y80*  |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                                              |
| g9        | 0     | BUFGCE/O        | BUFGCE_X0Y72*  |         397 |               0 |  397 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                     |
| g11+      | 1     | BUFGCE/O        | BUFGCE_X0Y265* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                                   |
| g14+      | 4     | BUFGCE/O        | BUFGCE_X0Y196* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/tck                                                    |
| g21+      | 16    | BUFGCE/O        | BUFGCE_X0Y280* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/util_ds_buf_0/U0/BUFG_O[0]                                                |
| g22+      | 9     | BUFGCE/O        | BUFGCE_X0Y273* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                      |
| g40       | 17    | BUFGCE/O        | PBlock         |           0 |             166 |  166 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[394]_99[0]     |
| g41       | 23    | BUFGCE/O        | PBlock         |           0 |             153 |  153 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[395][0]        |
| g42       | 18    | BUFGCE/O        | PBlock         |           0 |             138 |  138 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[397]_rep       |
| g43       | 15    | BUFGCE/O        | PBlock         |           0 |             131 |  131 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[399]           |
| g44       | 21    | BUFGCE/O        | PBlock         |           0 |             145 |  145 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[401]           |
| g45       | 11    | BUFGCE/O        | PBlock         |           0 |             137 |  137 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[402]_rep__3[0] |
| g46       | 5     | BUFGCE/O        | PBlock         |           0 |             115 |  115 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[403]_0[0]      |
| g47       | 22    | BUFGCE/O        | PBlock         |           0 |             134 |  134 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/gmem_m_axi_U/bus_write/buff_wdata/full_n_reg_rep_2[0]          |
| g48       | 3     | BUFGCE/O        | PBlock         |           0 |             248 |  248 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/tmp211_reg_166270[31]_i_1_n_4                                  |
| g49       | 6     | BUFGCE/O        | PBlock         |           0 |              66 |   66 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/tmp52_reg_167025[31]_i_1_n_4                                   |
| g50       | 20    | BUFGCE/O        | PBlock         |           0 |             173 |  173 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/tmp_259_reg_164545[31]_i_1_n_4                                 |
| g51+      | 10    | BUFGCE/O        | PBlock         |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/tmp_418_reg_161364[31]_i_1_n_4                                 |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


123. Clock Region Cell Placement per Global Clock: Region X4Y5
--------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF    | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                             |
+-----------+-------+-----------------+----------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | BUFGCE_X0Y194* |       11253 |               0 | 10863 |    277 |   19 |    0 |  94 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                       |
| g1        | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |           5 |               0 |     5 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                |
| g7+       | 13    | BUFGCE/O        | PBlock         |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00/inst/u_ddr4_infrastructure/div_clk             |
| g8+       | 8     | BUFGCE/O        | BUFGCE_X0Y80*  |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                                              |
| g9        | 0     | BUFGCE/O        | BUFGCE_X0Y72*  |          39 |               0 |    39 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                     |
| g11+      | 1     | BUFGCE/O        | BUFGCE_X0Y265* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                                   |
| g14+      | 4     | BUFGCE/O        | BUFGCE_X0Y196* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/tck                                                    |
| g21+      | 16    | BUFGCE/O        | BUFGCE_X0Y280* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/util_ds_buf_0/U0/BUFG_O[0]                                                |
| g22+      | 9     | BUFGCE/O        | BUFGCE_X0Y273* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                      |
| g40       | 17    | BUFGCE/O        | PBlock         |           0 |             285 |   285 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[394]_99[0]     |
| g41       | 23    | BUFGCE/O        | PBlock         |           0 |             272 |   272 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[395][0]        |
| g42       | 18    | BUFGCE/O        | PBlock         |           0 |             223 |   223 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[397]_rep       |
| g43       | 15    | BUFGCE/O        | PBlock         |           0 |             211 |   211 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[399]           |
| g44       | 21    | BUFGCE/O        | PBlock         |           0 |             216 |   216 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[401]           |
| g45       | 11    | BUFGCE/O        | PBlock         |           0 |             204 |   204 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[402]_rep__3[0] |
| g46       | 5     | BUFGCE/O        | PBlock         |           0 |             220 |   220 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[403]_0[0]      |
| g47       | 22    | BUFGCE/O        | PBlock         |           0 |             214 |   214 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/gmem_m_axi_U/bus_write/buff_wdata/full_n_reg_rep_2[0]          |
| g48       | 3     | BUFGCE/O        | PBlock         |           0 |             240 |   240 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/tmp211_reg_166270[31]_i_1_n_4                                  |
| g49       | 6     | BUFGCE/O        | PBlock         |           0 |              46 |    46 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/tmp52_reg_167025[31]_i_1_n_4                                   |
| g50       | 20    | BUFGCE/O        | PBlock         |           0 |             433 |   433 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/tmp_259_reg_164545[31]_i_1_n_4                                 |
| g51       | 10    | BUFGCE/O        | PBlock         |           0 |              16 |    16 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/tmp_418_reg_161364[31]_i_1_n_4                                 |
+-----------+-------+-----------------+----------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


124. Clock Region Cell Placement per Global Clock: Region X5Y5
--------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF    | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                             |
+-----------+-------+-----------------+----------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | BUFGCE_X0Y194* |       12068 |               0 | 11623 |    318 |    7 |    0 | 120 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                       |
| g1        | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |         361 |               0 |   361 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                |
| g8        | 8     | BUFGCE/O        | BUFGCE_X0Y80*  |          50 |               0 |    50 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                                              |
| g9+       | 0     | BUFGCE/O        | BUFGCE_X0Y72*  |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                     |
| g11+      | 1     | BUFGCE/O        | BUFGCE_X0Y265* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                                   |
| g14+      | 4     | BUFGCE/O        | BUFGCE_X0Y196* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/tck                                                    |
| g16+      | 7     | BUFGCE/O        | BUFGCE_X0Y79*  |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_pcie/inst/clk_out1                                                 |
| g21+      | 16    | BUFGCE/O        | BUFGCE_X0Y280* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/util_ds_buf_0/U0/BUFG_O[0]                                                |
| g22+      | 9     | BUFGCE/O        | BUFGCE_X0Y273* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                      |
| g40       | 17    | BUFGCE/O        | PBlock         |           0 |             164 |   164 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[394]_99[0]     |
| g41       | 23    | BUFGCE/O        | PBlock         |           0 |             145 |   145 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[395][0]        |
| g42       | 18    | BUFGCE/O        | PBlock         |           0 |             153 |   153 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[397]_rep       |
| g43       | 15    | BUFGCE/O        | PBlock         |           0 |             163 |   163 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[399]           |
| g44       | 21    | BUFGCE/O        | PBlock         |           0 |             171 |   171 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[401]           |
| g45       | 11    | BUFGCE/O        | PBlock         |           0 |             183 |   183 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[402]_rep__3[0] |
| g46       | 5     | BUFGCE/O        | PBlock         |           0 |             181 |   181 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[403]_0[0]      |
| g47       | 22    | BUFGCE/O        | PBlock         |           0 |             166 |   166 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/gmem_m_axi_U/bus_write/buff_wdata/full_n_reg_rep_2[0]          |
| g48       | 3     | BUFGCE/O        | PBlock         |           0 |             495 |   495 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/tmp211_reg_166270[31]_i_1_n_4                                  |
| g49       | 6     | BUFGCE/O        | PBlock         |           0 |             200 |   200 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/tmp52_reg_167025[31]_i_1_n_4                                   |
| g50       | 20    | BUFGCE/O        | PBlock         |           0 |             540 |   540 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/tmp_259_reg_164545[31]_i_1_n_4                                 |
| g51       | 10    | BUFGCE/O        | PBlock         |           0 |              79 |    79 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/tmp_418_reg_161364[31]_i_1_n_4                                 |
+-----------+-------+-----------------+----------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


125. Clock Region Cell Placement per Global Clock: Region X6Y5
--------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF    | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                             |
+-----------+-------+-----------------+----------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | BUFGCE_X0Y194* |       12215 |               0 | 12124 |      0 |   11 |    0 |  80 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                       |
| g1        | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |         960 |               0 |   960 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                |
| g8+       | 8     | BUFGCE/O        | BUFGCE_X0Y80*  |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                                              |
| g9+       | 0     | BUFGCE/O        | BUFGCE_X0Y72*  |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                     |
| g11+      | 1     | BUFGCE/O        | BUFGCE_X0Y265* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                                   |
| g14+      | 4     | BUFGCE/O        | BUFGCE_X0Y196* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/tck                                                    |
| g16+      | 7     | BUFGCE/O        | BUFGCE_X0Y79*  |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_pcie/inst/clk_out1                                                 |
| g21+      | 16    | BUFGCE/O        | BUFGCE_X0Y280* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/util_ds_buf_0/U0/BUFG_O[0]                                                |
| g22+      | 9     | BUFGCE/O        | BUFGCE_X0Y273* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                      |
| g40       | 17    | BUFGCE/O        | PBlock         |           0 |              51 |    51 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[394]_99[0]     |
| g41       | 23    | BUFGCE/O        | PBlock         |           0 |              74 |    74 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[395][0]        |
| g42       | 18    | BUFGCE/O        | PBlock         |           0 |              66 |    66 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[397]_rep       |
| g43       | 15    | BUFGCE/O        | PBlock         |           0 |              75 |    75 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[399]           |
| g44       | 21    | BUFGCE/O        | PBlock         |           0 |              70 |    70 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[401]           |
| g45       | 11    | BUFGCE/O        | PBlock         |           0 |              74 |    74 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[402]_rep__3[0] |
| g46       | 5     | BUFGCE/O        | PBlock         |           0 |              76 |    76 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[403]_0[0]      |
| g47       | 22    | BUFGCE/O        | PBlock         |           0 |              71 |    71 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/gmem_m_axi_U/bus_write/buff_wdata/full_n_reg_rep_2[0]          |
| g48       | 3     | BUFGCE/O        | PBlock         |           0 |             405 |   405 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/tmp211_reg_166270[31]_i_1_n_4                                  |
| g49       | 6     | BUFGCE/O        | PBlock         |           0 |             210 |   210 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/tmp52_reg_167025[31]_i_1_n_4                                   |
| g50       | 20    | BUFGCE/O        | PBlock         |           0 |             789 |   789 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/tmp_259_reg_164545[31]_i_1_n_4                                 |
| g51       | 10    | BUFGCE/O        | PBlock         |           0 |             353 |   353 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/tmp_418_reg_161364[31]_i_1_n_4                                 |
+-----------+-------+-----------------+----------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


126. Clock Region Cell Placement per Global Clock: Region X7Y5
--------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF    | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                   |
+-----------+-------+-----------------+----------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------+
| g1        | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |       11605 |               0 | 11583 |      0 |   22 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK      |
| g8        | 8     | BUFGCE/O        | BUFGCE_X0Y80*  |           5 |               0 |     5 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                                    |
| g2        | 14    | BUFG_GT/O       | BUFG_GT_X1Y86* |         384 |               0 |   384 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK      |
| g11       | 1     | BUFGCE/O        | BUFGCE_X0Y265* |          21 |               0 |    21 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                         |
| g16       | 7     | BUFGCE/O        | BUFGCE_X0Y79*  |          76 |               0 |    76 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_pcie/inst/clk_out1                                       |
| g17       | 6     | BUFGCE/O        | BUFGCE_X0Y198* |           8 |               0 |     6 |      2 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/brd_mgmt_scheduler/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 |
+-----------+-------+-----------------+----------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.


127. Clock Region Cell Placement per Global Clock: Region X0Y6
--------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF    | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                 |
+-----------+-------+-----------------+----------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | BUFGCE_X0Y194* |       11836 |               0 | 11736 |      0 |    5 |    0 |  95 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1           |
| g1+       | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK    |
| g7        | 13    | BUFGCE/O        | PBlock         |          15 |               0 |    15 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00/inst/u_ddr4_infrastructure/div_clk |
| g8+       | 8     | BUFGCE/O        | BUFGCE_X0Y80*  |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                                  |
| g9+       | 0     | BUFGCE/O        | BUFGCE_X0Y72*  |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1         |
| g11+      | 1     | BUFGCE/O        | BUFGCE_X0Y265* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                       |
| g14+      | 4     | BUFGCE/O        | BUFGCE_X0Y196* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/tck                                        |
| g21+      | 16    | BUFGCE/O        | BUFGCE_X0Y280* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/util_ds_buf_0/U0/BUFG_O[0]                                    |
| g22+      | 9     | BUFGCE/O        | BUFGCE_X0Y273* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clk_out1          |
| g48       | 3     | BUFGCE/O        | PBlock         |           0 |             344 |   344 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/tmp211_reg_166270[31]_i_1_n_4                      |
| g49       | 6     | BUFGCE/O        | PBlock         |           0 |             255 |   255 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/tmp52_reg_167025[31]_i_1_n_4                       |
| g50       | 20    | BUFGCE/O        | PBlock         |           0 |             575 |   575 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/tmp_259_reg_164545[31]_i_1_n_4                     |
| g51       | 10    | BUFGCE/O        | PBlock         |           0 |             203 |   203 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/tmp_418_reg_161364[31]_i_1_n_4                     |
+-----------+-------+-----------------+----------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


128. Clock Region Cell Placement per Global Clock: Region X1Y6
--------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF    | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                             |
+-----------+-------+-----------------+----------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | BUFGCE_X0Y194* |       10700 |               0 | 10428 |    163 |   18 |    0 |  91 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                       |
| g1+       | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                |
| g7        | 13    | BUFGCE/O        | PBlock         |          82 |               0 |    82 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00/inst/u_ddr4_infrastructure/div_clk             |
| g8+       | 8     | BUFGCE/O        | BUFGCE_X0Y80*  |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                                              |
| g9+       | 0     | BUFGCE/O        | BUFGCE_X0Y72*  |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                     |
| g11+      | 1     | BUFGCE/O        | BUFGCE_X0Y265* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                                   |
| g14+      | 4     | BUFGCE/O        | BUFGCE_X0Y196* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/tck                                                    |
| g21+      | 16    | BUFGCE/O        | BUFGCE_X0Y280* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/util_ds_buf_0/U0/BUFG_O[0]                                                |
| g22+      | 9     | BUFGCE/O        | BUFGCE_X0Y273* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                      |
| g40       | 17    | BUFGCE/O        | PBlock         |           0 |               1 |     1 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[394]_99[0]     |
| g41       | 23    | BUFGCE/O        | PBlock         |           0 |               4 |     4 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[395][0]        |
| g42       | 18    | BUFGCE/O        | PBlock         |           0 |               4 |     4 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[397]_rep       |
| g43       | 15    | BUFGCE/O        | PBlock         |           0 |               5 |     5 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[399]           |
| g44       | 21    | BUFGCE/O        | PBlock         |           0 |               5 |     5 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[401]           |
| g45       | 11    | BUFGCE/O        | PBlock         |           0 |               5 |     5 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[402]_rep__3[0] |
| g46       | 5     | BUFGCE/O        | PBlock         |           0 |               5 |     5 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[403]_0[0]      |
| g47       | 22    | BUFGCE/O        | PBlock         |           0 |               4 |     4 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/gmem_m_axi_U/bus_write/buff_wdata/full_n_reg_rep_2[0]          |
| g48       | 3     | BUFGCE/O        | PBlock         |           0 |             279 |   279 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/tmp211_reg_166270[31]_i_1_n_4                                  |
| g49       | 6     | BUFGCE/O        | PBlock         |           0 |             130 |   130 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/tmp52_reg_167025[31]_i_1_n_4                                   |
| g50       | 20    | BUFGCE/O        | PBlock         |           0 |             310 |   310 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/tmp_259_reg_164545[31]_i_1_n_4                                 |
| g51       | 10    | BUFGCE/O        | PBlock         |           0 |              53 |    53 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/tmp_418_reg_161364[31]_i_1_n_4                                 |
+-----------+-------+-----------------+----------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


129. Clock Region Cell Placement per Global Clock: Region X2Y6
--------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF    | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                             |
+-----------+-------+-----------------+----------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | BUFGCE_X0Y194* |       14006 |               0 | 13772 |    116 |   10 |    0 | 108 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                       |
| g1+       | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                |
| g7+       | 13    | BUFGCE/O        | PBlock         |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00/inst/u_ddr4_infrastructure/div_clk             |
| g8+       | 8     | BUFGCE/O        | BUFGCE_X0Y80*  |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                                              |
| g9        | 0     | BUFGCE/O        | BUFGCE_X0Y72*  |         172 |               0 |   172 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                     |
| g11+      | 1     | BUFGCE/O        | BUFGCE_X0Y265* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                                   |
| g14+      | 4     | BUFGCE/O        | BUFGCE_X0Y196* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/tck                                                    |
| g21+      | 16    | BUFGCE/O        | BUFGCE_X0Y280* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/util_ds_buf_0/U0/BUFG_O[0]                                                |
| g22+      | 9     | BUFGCE/O        | BUFGCE_X0Y273* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                      |
| g40       | 17    | BUFGCE/O        | PBlock         |           0 |             293 |   293 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[394]_99[0]     |
| g41       | 23    | BUFGCE/O        | PBlock         |           0 |             298 |   298 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[395][0]        |
| g42       | 18    | BUFGCE/O        | PBlock         |           0 |             300 |   300 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[397]_rep       |
| g43       | 15    | BUFGCE/O        | PBlock         |           0 |             280 |   280 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[399]           |
| g44       | 21    | BUFGCE/O        | PBlock         |           0 |             270 |   270 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[401]           |
| g45       | 11    | BUFGCE/O        | PBlock         |           0 |             264 |   264 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[402]_rep__3[0] |
| g46       | 5     | BUFGCE/O        | PBlock         |           0 |             282 |   282 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[403]_0[0]      |
| g47       | 22    | BUFGCE/O        | PBlock         |           0 |             277 |   277 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/gmem_m_axi_U/bus_write/buff_wdata/full_n_reg_rep_2[0]          |
| g48       | 3     | BUFGCE/O        | PBlock         |           0 |             341 |   341 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/tmp211_reg_166270[31]_i_1_n_4                                  |
| g49       | 6     | BUFGCE/O        | PBlock         |           0 |             163 |   163 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/tmp52_reg_167025[31]_i_1_n_4                                   |
| g50       | 20    | BUFGCE/O        | PBlock         |           0 |             627 |   627 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/tmp_259_reg_164545[31]_i_1_n_4                                 |
| g51       | 10    | BUFGCE/O        | PBlock         |           0 |               6 |     6 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/tmp_418_reg_161364[31]_i_1_n_4                                 |
+-----------+-------+-----------------+----------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


130. Clock Region Cell Placement per Global Clock: Region X3Y6
--------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                             |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | BUFGCE_X0Y194* |        7137 |               0 | 6906 |    160 |    7 |    0 |  64 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                       |
| g1+       | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                |
| g7+       | 13    | BUFGCE/O        | PBlock         |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00/inst/u_ddr4_infrastructure/div_clk             |
| g8+       | 8     | BUFGCE/O        | BUFGCE_X0Y80*  |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                                              |
| g9        | 0     | BUFGCE/O        | BUFGCE_X0Y72*  |         435 |               0 |  435 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                     |
| g11+      | 1     | BUFGCE/O        | BUFGCE_X0Y265* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                                   |
| g14+      | 4     | BUFGCE/O        | BUFGCE_X0Y196* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/tck                                                    |
| g21+      | 16    | BUFGCE/O        | BUFGCE_X0Y280* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/util_ds_buf_0/U0/BUFG_O[0]                                                |
| g22+      | 9     | BUFGCE/O        | BUFGCE_X0Y273* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                      |
| g40       | 17    | BUFGCE/O        | PBlock         |           0 |             201 |  201 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[394]_99[0]     |
| g41       | 23    | BUFGCE/O        | PBlock         |           0 |             185 |  185 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[395][0]        |
| g42       | 18    | BUFGCE/O        | PBlock         |           0 |             176 |  176 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[397]_rep       |
| g43       | 15    | BUFGCE/O        | PBlock         |           0 |             163 |  163 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[399]           |
| g44       | 21    | BUFGCE/O        | PBlock         |           0 |             167 |  167 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[401]           |
| g45       | 11    | BUFGCE/O        | PBlock         |           0 |             167 |  167 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[402]_rep__3[0] |
| g46       | 5     | BUFGCE/O        | PBlock         |           0 |             164 |  164 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[403]_0[0]      |
| g47       | 22    | BUFGCE/O        | PBlock         |           0 |             165 |  165 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/gmem_m_axi_U/bus_write/buff_wdata/full_n_reg_rep_2[0]          |
| g48       | 3     | BUFGCE/O        | PBlock         |           0 |              65 |   65 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/tmp211_reg_166270[31]_i_1_n_4                                  |
| g49       | 6     | BUFGCE/O        | PBlock         |           0 |              88 |   88 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/tmp52_reg_167025[31]_i_1_n_4                                   |
| g50       | 20    | BUFGCE/O        | PBlock         |           0 |             220 |  220 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/tmp_259_reg_164545[31]_i_1_n_4                                 |
| g51       | 10    | BUFGCE/O        | PBlock         |           0 |               3 |    3 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/tmp_418_reg_161364[31]_i_1_n_4                                 |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


131. Clock Region Cell Placement per Global Clock: Region X4Y6
--------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                             |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | BUFGCE_X0Y194* |       10634 |               0 | 9895 |    631 |   12 |    0 |  96 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                       |
| g1        | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |         874 |               0 |  874 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                |
| g7        | 13    | BUFGCE/O        | PBlock         |           1 |               0 |    1 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00/inst/u_ddr4_infrastructure/div_clk             |
| g8+       | 8     | BUFGCE/O        | BUFGCE_X0Y80*  |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                                              |
| g9        | 0     | BUFGCE/O        | BUFGCE_X0Y72*  |         178 |               0 |  178 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                     |
| g11+      | 1     | BUFGCE/O        | BUFGCE_X0Y265* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                                   |
| g14+      | 4     | BUFGCE/O        | BUFGCE_X0Y196* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/tck                                                    |
| g21+      | 16    | BUFGCE/O        | BUFGCE_X0Y280* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/util_ds_buf_0/U0/BUFG_O[0]                                                |
| g22+      | 9     | BUFGCE/O        | BUFGCE_X0Y273* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                      |
| g40       | 17    | BUFGCE/O        | PBlock         |           0 |             206 |  206 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[394]_99[0]     |
| g41       | 23    | BUFGCE/O        | PBlock         |           0 |             215 |  215 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[395][0]        |
| g42       | 18    | BUFGCE/O        | PBlock         |           0 |             202 |  202 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[397]_rep       |
| g43       | 15    | BUFGCE/O        | PBlock         |           0 |             191 |  191 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[399]           |
| g44       | 21    | BUFGCE/O        | PBlock         |           0 |             214 |  214 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[401]           |
| g45       | 11    | BUFGCE/O        | PBlock         |           0 |             214 |  214 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[402]_rep__3[0] |
| g46       | 5     | BUFGCE/O        | PBlock         |           0 |             226 |  226 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[403]_0[0]      |
| g47       | 22    | BUFGCE/O        | PBlock         |           0 |             198 |  198 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/gmem_m_axi_U/bus_write/buff_wdata/full_n_reg_rep_2[0]          |
| g48       | 3     | BUFGCE/O        | PBlock         |           0 |             233 |  233 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/tmp211_reg_166270[31]_i_1_n_4                                  |
| g49       | 6     | BUFGCE/O        | PBlock         |           0 |              64 |   64 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/tmp52_reg_167025[31]_i_1_n_4                                   |
| g50       | 20    | BUFGCE/O        | PBlock         |           0 |             383 |  383 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/tmp_259_reg_164545[31]_i_1_n_4                                 |
| g51       | 10    | BUFGCE/O        | PBlock         |           0 |              32 |   32 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/tmp_418_reg_161364[31]_i_1_n_4                                 |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


132. Clock Region Cell Placement per Global Clock: Region X5Y6
--------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                             |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | BUFGCE_X0Y194* |        9601 |               0 | 9366 |    111 |    4 |    0 | 120 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                       |
| g1        | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |        2891 |               0 | 2891 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                |
| g8        | 8     | BUFGCE/O        | BUFGCE_X0Y80*  |          40 |               0 |   40 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                                              |
| g9+       | 0     | BUFGCE/O        | BUFGCE_X0Y72*  |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                     |
| g11+      | 1     | BUFGCE/O        | BUFGCE_X0Y265* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                                   |
| g14+      | 4     | BUFGCE/O        | BUFGCE_X0Y196* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/tck                                                    |
| g16+      | 7     | BUFGCE/O        | BUFGCE_X0Y79*  |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_pcie/inst/clk_out1                                                 |
| g21+      | 16    | BUFGCE/O        | BUFGCE_X0Y280* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/util_ds_buf_0/U0/BUFG_O[0]                                                |
| g22+      | 9     | BUFGCE/O        | BUFGCE_X0Y273* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                      |
| g40       | 17    | BUFGCE/O        | PBlock         |           0 |             142 |  142 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[394]_99[0]     |
| g41       | 23    | BUFGCE/O        | PBlock         |           0 |             133 |  133 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[395][0]        |
| g42       | 18    | BUFGCE/O        | PBlock         |           0 |             125 |  125 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[397]_rep       |
| g43       | 15    | BUFGCE/O        | PBlock         |           0 |             124 |  124 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[399]           |
| g44       | 21    | BUFGCE/O        | PBlock         |           0 |             120 |  120 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[401]           |
| g45       | 11    | BUFGCE/O        | PBlock         |           0 |             126 |  126 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[402]_rep__3[0] |
| g46       | 5     | BUFGCE/O        | PBlock         |           0 |             126 |  126 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[403]_0[0]      |
| g47       | 22    | BUFGCE/O        | PBlock         |           0 |             123 |  123 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/gmem_m_axi_U/bus_write/buff_wdata/full_n_reg_rep_2[0]          |
| g48       | 3     | BUFGCE/O        | PBlock         |           0 |             398 |  398 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/tmp211_reg_166270[31]_i_1_n_4                                  |
| g49       | 6     | BUFGCE/O        | PBlock         |           0 |             224 |  224 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/tmp52_reg_167025[31]_i_1_n_4                                   |
| g50       | 20    | BUFGCE/O        | PBlock         |           0 |             574 |  574 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/tmp_259_reg_164545[31]_i_1_n_4                                 |
| g51       | 10    | BUFGCE/O        | PBlock         |           0 |               6 |    6 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/tmp_418_reg_161364[31]_i_1_n_4                                 |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


133. Clock Region Cell Placement per Global Clock: Region X6Y6
--------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                             |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | BUFGCE_X0Y194* |       10065 |               0 | 9926 |     40 |    3 |    0 |  96 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                       |
| g1        | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |        3769 |               0 | 3764 |      5 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                |
| g8        | 8     | BUFGCE/O        | BUFGCE_X0Y80*  |          45 |               0 |   45 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                                              |
| g9+       | 0     | BUFGCE/O        | BUFGCE_X0Y72*  |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                     |
| g11+      | 1     | BUFGCE/O        | BUFGCE_X0Y265* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                                   |
| g14+      | 4     | BUFGCE/O        | BUFGCE_X0Y196* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/tck                                                    |
| g16+      | 7     | BUFGCE/O        | BUFGCE_X0Y79*  |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_pcie/inst/clk_out1                                                 |
| g21+      | 16    | BUFGCE/O        | BUFGCE_X0Y280* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/util_ds_buf_0/U0/BUFG_O[0]                                                |
| g22+      | 9     | BUFGCE/O        | BUFGCE_X0Y273* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                      |
| g40       | 17    | BUFGCE/O        | PBlock         |           0 |               7 |    7 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[394]_99[0]     |
| g41       | 23    | BUFGCE/O        | PBlock         |           0 |              17 |   17 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[395][0]        |
| g42       | 18    | BUFGCE/O        | PBlock         |           0 |              17 |   17 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[397]_rep       |
| g43       | 15    | BUFGCE/O        | PBlock         |           0 |              16 |   16 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[399]           |
| g44       | 21    | BUFGCE/O        | PBlock         |           0 |              16 |   16 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[401]           |
| g45       | 11    | BUFGCE/O        | PBlock         |           0 |              22 |   22 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[402]_rep__3[0] |
| g46       | 5     | BUFGCE/O        | PBlock         |           0 |              23 |   23 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[403]_0[0]      |
| g47       | 22    | BUFGCE/O        | PBlock         |           0 |              16 |   16 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/gmem_m_axi_U/bus_write/buff_wdata/full_n_reg_rep_2[0]          |
| g48       | 3     | BUFGCE/O        | PBlock         |           0 |             231 |  231 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/tmp211_reg_166270[31]_i_1_n_4                                  |
| g49       | 6     | BUFGCE/O        | PBlock         |           0 |             192 |  192 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/tmp52_reg_167025[31]_i_1_n_4                                   |
| g50       | 20    | BUFGCE/O        | PBlock         |           0 |             540 |  540 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/tmp_259_reg_164545[31]_i_1_n_4                                 |
| g51       | 10    | BUFGCE/O        | PBlock         |           0 |             451 |  451 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/tmp_418_reg_161364[31]_i_1_n_4                                 |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


134. Clock Region Cell Placement per Global Clock: Region X7Y6
--------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                   |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------+
| g1        | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |        9369 |               0 | 9344 |      1 |   24 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK      |
| g8        | 8     | BUFGCE/O        | BUFGCE_X0Y80*  |           3 |               0 |    3 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                                    |
| g2        | 14    | BUFG_GT/O       | BUFG_GT_X1Y86* |         122 |               0 |  122 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK      |
| g11       | 1     | BUFGCE/O        | BUFGCE_X0Y265* |          59 |               0 |   51 |      8 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                         |
| g16       | 7     | BUFGCE/O        | BUFGCE_X0Y79*  |         111 |               0 |  109 |      0 |    2 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_pcie/inst/clk_out1                                       |
| g17+      | 6     | BUFGCE/O        | BUFGCE_X0Y198* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/brd_mgmt_scheduler/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


135. Clock Region Cell Placement per Global Clock: Region X0Y7
--------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF    | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                 |
+-----------+-------+-----------------+----------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | BUFGCE_X0Y194* |       12080 |               0 | 11983 |      0 |    2 |    0 |  95 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1           |
| g1+       | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK    |
| g7        | 13    | BUFGCE/O        | PBlock         |          39 |               0 |    39 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00/inst/u_ddr4_infrastructure/div_clk |
| g8        | 8     | BUFGCE/O        | BUFGCE_X0Y80*  |           5 |               0 |     5 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                                  |
| g9+       | 0     | BUFGCE/O        | BUFGCE_X0Y72*  |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1         |
| g11+      | 1     | BUFGCE/O        | BUFGCE_X0Y265* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                       |
| g14+      | 4     | BUFGCE/O        | BUFGCE_X0Y196* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/tck                                        |
| g21+      | 16    | BUFGCE/O        | BUFGCE_X0Y280* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/util_ds_buf_0/U0/BUFG_O[0]                                    |
| g22+      | 9     | BUFGCE/O        | BUFGCE_X0Y273* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clk_out1          |
| g48       | 3     | BUFGCE/O        | PBlock         |           0 |             362 |   362 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/tmp211_reg_166270[31]_i_1_n_4                      |
| g49       | 6     | BUFGCE/O        | PBlock         |           0 |             233 |   233 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/tmp52_reg_167025[31]_i_1_n_4                       |
| g50       | 20    | BUFGCE/O        | PBlock         |           0 |             864 |   864 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/tmp_259_reg_164545[31]_i_1_n_4                     |
| g51       | 10    | BUFGCE/O        | PBlock         |           0 |             444 |   444 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/tmp_418_reg_161364[31]_i_1_n_4                     |
+-----------+-------+-----------------+----------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


136. Clock Region Cell Placement per Global Clock: Region X1Y7
--------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                         |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | BUFGCE_X0Y194* |        8877 |               0 | 8789 |      4 |    3 |    0 |  81 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                   |
| g1+       | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK            |
| g7        | 13    | BUFGCE/O        | PBlock         |           3 |               0 |    3 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00/inst/u_ddr4_infrastructure/div_clk         |
| g8        | 8     | BUFGCE/O        | BUFGCE_X0Y80*  |         830 |               0 |  830 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                                          |
| g9+       | 0     | BUFGCE/O        | BUFGCE_X0Y72*  |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                 |
| g11+      | 1     | BUFGCE/O        | BUFGCE_X0Y265* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                               |
| g14+      | 4     | BUFGCE/O        | BUFGCE_X0Y196* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/tck                                                |
| g21+      | 16    | BUFGCE/O        | BUFGCE_X0Y280* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/util_ds_buf_0/U0/BUFG_O[0]                                            |
| g22+      | 9     | BUFGCE/O        | BUFGCE_X0Y273* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                  |
| g40       | 17    | BUFGCE/O        | PBlock         |           0 |               1 |    1 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[394]_99[0] |
| g48       | 3     | BUFGCE/O        | PBlock         |           0 |             198 |  198 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/tmp211_reg_166270[31]_i_1_n_4                              |
| g49       | 6     | BUFGCE/O        | PBlock         |           0 |              34 |   34 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/tmp52_reg_167025[31]_i_1_n_4                               |
| g50       | 20    | BUFGCE/O        | PBlock         |           0 |             553 |  553 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/tmp_259_reg_164545[31]_i_1_n_4                             |
| g51       | 10    | BUFGCE/O        | PBlock         |           0 |              92 |   92 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/tmp_418_reg_161364[31]_i_1_n_4                             |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


137. Clock Region Cell Placement per Global Clock: Region X2Y7
--------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF    | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                             |
+-----------+-------+-----------------+----------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | BUFGCE_X0Y194* |       13238 |               0 | 12992 |    174 |    3 |    0 |  69 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                       |
| g1+       | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                |
| g7        | 13    | BUFGCE/O        | PBlock         |           7 |               0 |     7 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00/inst/u_ddr4_infrastructure/div_clk             |
| g8        | 8     | BUFGCE/O        | BUFGCE_X0Y80*  |         342 |               0 |   342 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                                              |
| g9        | 0     | BUFGCE/O        | BUFGCE_X0Y72*  |          49 |               0 |    49 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                     |
| g11+      | 1     | BUFGCE/O        | BUFGCE_X0Y265* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                                   |
| g14+      | 4     | BUFGCE/O        | BUFGCE_X0Y196* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/tck                                                    |
| g21+      | 16    | BUFGCE/O        | BUFGCE_X0Y280* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/util_ds_buf_0/U0/BUFG_O[0]                                                |
| g22+      | 9     | BUFGCE/O        | BUFGCE_X0Y273* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                      |
| g40       | 17    | BUFGCE/O        | PBlock         |           0 |             223 |   223 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[394]_99[0]     |
| g41       | 23    | BUFGCE/O        | PBlock         |           0 |             221 |   221 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[395][0]        |
| g42       | 18    | BUFGCE/O        | PBlock         |           0 |             239 |   239 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[397]_rep       |
| g43       | 15    | BUFGCE/O        | PBlock         |           0 |             241 |   241 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[399]           |
| g44       | 21    | BUFGCE/O        | PBlock         |           0 |             229 |   229 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[401]           |
| g45       | 11    | BUFGCE/O        | PBlock         |           0 |             248 |   248 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[402]_rep__3[0] |
| g46       | 5     | BUFGCE/O        | PBlock         |           0 |             236 |   236 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[403]_0[0]      |
| g47       | 22    | BUFGCE/O        | PBlock         |           0 |             233 |   233 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/gmem_m_axi_U/bus_write/buff_wdata/full_n_reg_rep_2[0]          |
| g48       | 3     | BUFGCE/O        | PBlock         |           0 |             220 |   220 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/tmp211_reg_166270[31]_i_1_n_4                                  |
| g49       | 6     | BUFGCE/O        | PBlock         |           0 |             117 |   117 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/tmp52_reg_167025[31]_i_1_n_4                                   |
| g50       | 20    | BUFGCE/O        | PBlock         |           0 |             325 |   325 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/tmp_259_reg_164545[31]_i_1_n_4                                 |
| g51+      | 10    | BUFGCE/O        | PBlock         |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/tmp_418_reg_161364[31]_i_1_n_4                                 |
+-----------+-------+-----------------+----------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


138. Clock Region Cell Placement per Global Clock: Region X3Y7
--------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                             |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | BUFGCE_X0Y194* |        6869 |               0 | 6799 |     19 |    2 |    0 |  49 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                       |
| g1+       | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                |
| g7        | 13    | BUFGCE/O        | PBlock         |         123 |               0 |  123 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00/inst/u_ddr4_infrastructure/div_clk             |
| g8        | 8     | BUFGCE/O        | BUFGCE_X0Y80*  |         250 |               0 |  192 |     58 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                                              |
| g9        | 0     | BUFGCE/O        | BUFGCE_X0Y72*  |         565 |               0 |  565 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                     |
| g11+      | 1     | BUFGCE/O        | BUFGCE_X0Y265* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                                   |
| g14+      | 4     | BUFGCE/O        | BUFGCE_X0Y196* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/tck                                                    |
| g21+      | 16    | BUFGCE/O        | BUFGCE_X0Y280* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/util_ds_buf_0/U0/BUFG_O[0]                                                |
| g22+      | 9     | BUFGCE/O        | BUFGCE_X0Y273* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                      |
| g40       | 17    | BUFGCE/O        | PBlock         |           0 |             191 |  191 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[394]_99[0]     |
| g41       | 23    | BUFGCE/O        | PBlock         |           0 |             179 |  179 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[395][0]        |
| g42       | 18    | BUFGCE/O        | PBlock         |           0 |             223 |  223 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[397]_rep       |
| g43       | 15    | BUFGCE/O        | PBlock         |           0 |             231 |  231 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[399]           |
| g44       | 21    | BUFGCE/O        | PBlock         |           0 |             241 |  241 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[401]           |
| g45       | 11    | BUFGCE/O        | PBlock         |           0 |             239 |  239 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[402]_rep__3[0] |
| g46       | 5     | BUFGCE/O        | PBlock         |           0 |             258 |  258 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[403]_0[0]      |
| g47       | 22    | BUFGCE/O        | PBlock         |           0 |             235 |  235 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/gmem_m_axi_U/bus_write/buff_wdata/full_n_reg_rep_2[0]          |
| g48       | 3     | BUFGCE/O        | PBlock         |           0 |             160 |  160 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/tmp211_reg_166270[31]_i_1_n_4                                  |
| g49       | 6     | BUFGCE/O        | PBlock         |           0 |              96 |   96 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/tmp52_reg_167025[31]_i_1_n_4                                   |
| g50       | 20    | BUFGCE/O        | PBlock         |           0 |             251 |  251 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/tmp_259_reg_164545[31]_i_1_n_4                                 |
| g51+      | 10    | BUFGCE/O        | PBlock         |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/tmp_418_reg_161364[31]_i_1_n_4                                 |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


139. Clock Region Cell Placement per Global Clock: Region X4Y7
--------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                             |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | BUFGCE_X0Y194* |        9496 |               0 | 9396 |      4 |    4 |    0 |  92 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                       |
| g1        | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |         616 |               0 |  616 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                |
| g7+       | 13    | BUFGCE/O        | PBlock         |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00/inst/u_ddr4_infrastructure/div_clk             |
| g8        | 8     | BUFGCE/O        | BUFGCE_X0Y80*  |         130 |               0 |   74 |     56 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                                              |
| g9        | 0     | BUFGCE/O        | BUFGCE_X0Y72*  |         219 |               0 |  219 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                     |
| g11+      | 1     | BUFGCE/O        | BUFGCE_X0Y265* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                                   |
| g14+      | 4     | BUFGCE/O        | BUFGCE_X0Y196* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/tck                                                    |
| g21+      | 16    | BUFGCE/O        | BUFGCE_X0Y280* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/util_ds_buf_0/U0/BUFG_O[0]                                                |
| g22+      | 9     | BUFGCE/O        | BUFGCE_X0Y273* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                      |
| g40       | 17    | BUFGCE/O        | PBlock         |           0 |             287 |  287 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[394]_99[0]     |
| g41       | 23    | BUFGCE/O        | PBlock         |           0 |             295 |  295 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[395][0]        |
| g42       | 18    | BUFGCE/O        | PBlock         |           0 |             245 |  245 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[397]_rep       |
| g43       | 15    | BUFGCE/O        | PBlock         |           0 |             272 |  272 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[399]           |
| g44       | 21    | BUFGCE/O        | PBlock         |           0 |             278 |  278 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[401]           |
| g45       | 11    | BUFGCE/O        | PBlock         |           0 |             280 |  280 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[402]_rep__3[0] |
| g46       | 5     | BUFGCE/O        | PBlock         |           0 |             275 |  275 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[403]_0[0]      |
| g47       | 22    | BUFGCE/O        | PBlock         |           0 |             268 |  268 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/gmem_m_axi_U/bus_write/buff_wdata/full_n_reg_rep_2[0]          |
| g48       | 3     | BUFGCE/O        | PBlock         |           0 |             317 |  317 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/tmp211_reg_166270[31]_i_1_n_4                                  |
| g49       | 6     | BUFGCE/O        | PBlock         |           0 |              32 |   32 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/tmp52_reg_167025[31]_i_1_n_4                                   |
| g50       | 20    | BUFGCE/O        | PBlock         |           0 |             444 |  444 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/tmp_259_reg_164545[31]_i_1_n_4                                 |
| g51+      | 10    | BUFGCE/O        | PBlock         |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/tmp_418_reg_161364[31]_i_1_n_4                                 |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


140. Clock Region Cell Placement per Global Clock: Region X5Y7
--------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                             |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | BUFGCE_X0Y194* |        8911 |               0 | 8790 |      1 |    2 |    0 | 118 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                       |
| g1        | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |        3281 |               0 | 3281 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                |
| g8        | 8     | BUFGCE/O        | BUFGCE_X0Y80*  |         125 |               0 |  124 |      1 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                                              |
| g9+       | 0     | BUFGCE/O        | BUFGCE_X0Y72*  |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                     |
| g11+      | 1     | BUFGCE/O        | BUFGCE_X0Y265* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                                   |
| g14+      | 4     | BUFGCE/O        | BUFGCE_X0Y196* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/tck                                                    |
| g16+      | 7     | BUFGCE/O        | BUFGCE_X0Y79*  |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_pcie/inst/clk_out1                                                 |
| g21+      | 16    | BUFGCE/O        | BUFGCE_X0Y280* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/util_ds_buf_0/U0/BUFG_O[0]                                                |
| g22+      | 9     | BUFGCE/O        | BUFGCE_X0Y273* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                      |
| g40       | 17    | BUFGCE/O        | PBlock         |           0 |             152 |  152 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[394]_99[0]     |
| g41       | 23    | BUFGCE/O        | PBlock         |           0 |             149 |  149 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[395][0]        |
| g42       | 18    | BUFGCE/O        | PBlock         |           0 |             153 |  153 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[397]_rep       |
| g43       | 15    | BUFGCE/O        | PBlock         |           0 |             149 |  149 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[399]           |
| g44       | 21    | BUFGCE/O        | PBlock         |           0 |             130 |  130 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[401]           |
| g45       | 11    | BUFGCE/O        | PBlock         |           0 |             115 |  115 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[402]_rep__3[0] |
| g46       | 5     | BUFGCE/O        | PBlock         |           0 |             108 |  108 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[403]_0[0]      |
| g47       | 22    | BUFGCE/O        | PBlock         |           0 |             149 |  149 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/gmem_m_axi_U/bus_write/buff_wdata/full_n_reg_rep_2[0]          |
| g48       | 3     | BUFGCE/O        | PBlock         |           0 |             220 |  220 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/tmp211_reg_166270[31]_i_1_n_4                                  |
| g49       | 6     | BUFGCE/O        | PBlock         |           0 |             266 |  266 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/tmp52_reg_167025[31]_i_1_n_4                                   |
| g50       | 20    | BUFGCE/O        | PBlock         |           0 |             499 |  499 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/tmp_259_reg_164545[31]_i_1_n_4                                 |
| g51       | 10    | BUFGCE/O        | PBlock         |           0 |               1 |    1 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/tmp_418_reg_161364[31]_i_1_n_4                                 |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


141. Clock Region Cell Placement per Global Clock: Region X6Y7
--------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF    | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                             |
+-----------+-------+-----------------+----------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | BUFGCE_X0Y194* |       11232 |               0 | 11139 |      1 |    0 |    0 |  92 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                       |
| g1        | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |        2182 |               0 |  2179 |      3 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                |
| g8        | 8     | BUFGCE/O        | BUFGCE_X0Y80*  |         453 |               0 |   453 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                                              |
| g9        | 0     | BUFGCE/O        | BUFGCE_X0Y72*  |          36 |               0 |    36 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                     |
| g11+      | 1     | BUFGCE/O        | BUFGCE_X0Y265* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                                   |
| g14+      | 4     | BUFGCE/O        | BUFGCE_X0Y196* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/tck                                                    |
| g16+      | 7     | BUFGCE/O        | BUFGCE_X0Y79*  |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_pcie/inst/clk_out1                                                 |
| g21       | 16    | BUFGCE/O        | BUFGCE_X0Y280* |          36 |               0 |    36 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/util_ds_buf_0/U0/BUFG_O[0]                                                |
| g22       | 9     | BUFGCE/O        | BUFGCE_X0Y273* |          36 |               0 |    36 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                      |
| g41       | 23    | BUFGCE/O        | PBlock         |           0 |               2 |     2 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[395][0]        |
| g42       | 18    | BUFGCE/O        | PBlock         |           0 |               2 |     2 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[397]_rep       |
| g43       | 15    | BUFGCE/O        | PBlock         |           0 |               3 |     3 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[399]           |
| g44       | 21    | BUFGCE/O        | PBlock         |           0 |               2 |     2 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[401]           |
| g45       | 11    | BUFGCE/O        | PBlock         |           0 |               2 |     2 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[402]_rep__3[0] |
| g46       | 5     | BUFGCE/O        | PBlock         |           0 |               2 |     2 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[403]_0[0]      |
| g47       | 22    | BUFGCE/O        | PBlock         |           0 |               3 |     3 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/gmem_m_axi_U/bus_write/buff_wdata/full_n_reg_rep_2[0]          |
| g48       | 3     | BUFGCE/O        | PBlock         |           0 |             488 |   488 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/tmp211_reg_166270[31]_i_1_n_4                                  |
| g49       | 6     | BUFGCE/O        | PBlock         |           0 |             182 |   182 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/tmp52_reg_167025[31]_i_1_n_4                                   |
| g50       | 20    | BUFGCE/O        | PBlock         |           0 |             799 |   799 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/tmp_259_reg_164545[31]_i_1_n_4                                 |
| g51       | 10    | BUFGCE/O        | PBlock         |           0 |             476 |   476 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_1/inst/tmp_418_reg_161364[31]_i_1_n_4                                 |
+-----------+-------+-----------------+----------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


142. Clock Region Cell Placement per Global Clock: Region X7Y7
--------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                    |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------+
| g1        | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |        8327 |               0 | 8302 |      1 |   24 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                       |
| g8        | 8     | BUFGCE/O        | BUFGCE_X0Y80*  |          33 |               0 |   33 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                                                                     |
| g2        | 14    | BUFG_GT/O       | BUFG_GT_X1Y86* |           6 |               0 |    6 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK                                       |
| g11       | 1     | BUFGCE/O        | BUFGCE_X0Y265* |          25 |               0 |   25 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                                                          |
| g16       | 7     | BUFGCE/O        | BUFGCE_X0Y79*  |         170 |               0 |  170 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_pcie/inst/clk_out1                                                                        |
| g17       | 6     | BUFGCE/O        | BUFGCE_X0Y198* |          15 |               0 |   11 |      4 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/brd_mgmt_scheduler/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                  |
| g20       | 10    | BUFGCE/O        | BUFGCE_X0Y202* |           8 |               0 |    8 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/brd_mgmt_scheduler/mdm_board_control/U0/Use_External.Use_BSCANID.No_Dbg_Reg_Access.BUFG_UPDATE/Ext_JTAG_UPDATE |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.


143. Clock Region Cell Placement per Global Clock: Region X0Y8
--------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF    | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                         |
+-----------+-------+-----------------+----------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | BUFGCE_X0Y194* |       13008 |               0 | 12884 |     32 |   17 |    0 |  75 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                   |
| g1+       | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK            |
| g7        | 13    | BUFGCE/O        | PBlock         |         120 |               0 |   114 |      0 |    6 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00/inst/u_ddr4_infrastructure/div_clk         |
| g8        | 8     | BUFGCE/O        | BUFGCE_X0Y80*  |          26 |               0 |    26 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                                          |
| g9+       | 0     | BUFGCE/O        | BUFGCE_X0Y72*  |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                 |
| g11+      | 1     | BUFGCE/O        | BUFGCE_X0Y265* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                               |
| g14+      | 4     | BUFGCE/O        | BUFGCE_X0Y196* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/tck                                                |
| g21+      | 16    | BUFGCE/O        | BUFGCE_X0Y280* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/util_ds_buf_0/U0/BUFG_O[0]                                            |
| g22+      | 9     | BUFGCE/O        | BUFGCE_X0Y273* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                  |
| g52       | 23    | BUFGCE/O        | PBlock         |           0 |              16 |    16 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_2/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[394]_99[0] |
| g53       | 17    | BUFGCE/O        | PBlock         |           0 |               8 |     8 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_2/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[395][0]    |
| g54       | 11    | BUFGCE/O        | PBlock         |           0 |               8 |     8 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_2/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[397]_rep   |
| g55       | 22    | BUFGCE/O        | PBlock         |           0 |               6 |     6 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_2/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[399]       |
| g56       | 5     | BUFGCE/O        | PBlock         |           0 |               5 |     5 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_2/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[401]       |
| g57       | 15    | BUFGCE/O        | PBlock         |           0 |             280 |   280 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_2/inst/tmp211_reg_166270[31]_i_1_n_4                              |
| g58       | 18    | BUFGCE/O        | PBlock         |           0 |             146 |   146 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_2/inst/tmp52_reg_167025[31]_i_1_n_4                               |
| g59       | 20    | BUFGCE/O        | PBlock         |           0 |             634 |   634 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_2/inst/tmp_259_reg_164545[31]_i_1_n_4                             |
| g60       | 21    | BUFGCE/O        | PBlock         |           0 |             495 |   495 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_2/inst/tmp_418_reg_161364[31]_i_1_n_4                             |
+-----------+-------+-----------------+----------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


144. Clock Region Cell Placement per Global Clock: Region X1Y8
--------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                         |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | BUFGCE_X0Y194* |        9443 |               0 | 9283 |     61 |    5 |    0 |  94 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                   |
| g1+       | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK            |
| g7        | 13    | BUFGCE/O        | PBlock         |          55 |               0 |   52 |      0 |    3 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00/inst/u_ddr4_infrastructure/div_clk         |
| g8        | 8     | BUFGCE/O        | BUFGCE_X0Y80*  |         318 |               0 |  318 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                                          |
| g9+       | 0     | BUFGCE/O        | BUFGCE_X0Y72*  |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                 |
| g11+      | 1     | BUFGCE/O        | BUFGCE_X0Y265* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                               |
| g14+      | 4     | BUFGCE/O        | BUFGCE_X0Y196* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/tck                                                |
| g21+      | 16    | BUFGCE/O        | BUFGCE_X0Y280* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/util_ds_buf_0/U0/BUFG_O[0]                                            |
| g22+      | 9     | BUFGCE/O        | BUFGCE_X0Y273* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                  |
| g52       | 23    | BUFGCE/O        | PBlock         |           0 |             133 |  133 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_2/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[394]_99[0] |
| g53       | 17    | BUFGCE/O        | PBlock         |           0 |             148 |  148 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_2/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[395][0]    |
| g54       | 11    | BUFGCE/O        | PBlock         |           0 |             137 |  137 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_2/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[397]_rep   |
| g55       | 22    | BUFGCE/O        | PBlock         |           0 |             128 |  128 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_2/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[399]       |
| g56       | 5     | BUFGCE/O        | PBlock         |           0 |             131 |  131 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_2/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[401]       |
| g57       | 15    | BUFGCE/O        | PBlock         |           0 |             368 |  368 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_2/inst/tmp211_reg_166270[31]_i_1_n_4                              |
| g58       | 18    | BUFGCE/O        | PBlock         |           0 |             276 |  276 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_2/inst/tmp52_reg_167025[31]_i_1_n_4                               |
| g59       | 20    | BUFGCE/O        | PBlock         |           0 |             417 |  417 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_2/inst/tmp_259_reg_164545[31]_i_1_n_4                             |
| g60+      | 21    | BUFGCE/O        | PBlock         |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_2/inst/tmp_418_reg_161364[31]_i_1_n_4                             |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


145. Clock Region Cell Placement per Global Clock: Region X2Y8
--------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF    | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                         |
+-----------+-------+-----------------+----------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | BUFGCE_X0Y194* |       13985 |               0 | 13611 |    256 |    2 |    0 | 116 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                   |
| g1+       | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK            |
| g7        | 13    | BUFGCE/O        | PBlock         |         128 |               0 |   128 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00/inst/u_ddr4_infrastructure/div_clk         |
| g8        | 8     | BUFGCE/O        | BUFGCE_X0Y80*  |          68 |               0 |    68 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                                          |
| g9        | 0     | BUFGCE/O        | BUFGCE_X0Y72*  |           8 |               0 |     8 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                 |
| g11+      | 1     | BUFGCE/O        | BUFGCE_X0Y265* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                               |
| g14+      | 4     | BUFGCE/O        | BUFGCE_X0Y196* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/tck                                                |
| g21+      | 16    | BUFGCE/O        | BUFGCE_X0Y280* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/util_ds_buf_0/U0/BUFG_O[0]                                            |
| g22+      | 9     | BUFGCE/O        | BUFGCE_X0Y273* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                  |
| g52       | 23    | BUFGCE/O        | PBlock         |           0 |             268 |   268 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_2/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[394]_99[0] |
| g53       | 17    | BUFGCE/O        | PBlock         |           0 |             284 |   284 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_2/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[395][0]    |
| g54       | 11    | BUFGCE/O        | PBlock         |           0 |             277 |   277 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_2/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[397]_rep   |
| g55       | 22    | BUFGCE/O        | PBlock         |           0 |             285 |   285 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_2/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[399]       |
| g56       | 5     | BUFGCE/O        | PBlock         |           0 |             336 |   336 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_2/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[401]       |
| g57       | 15    | BUFGCE/O        | PBlock         |           0 |             530 |   530 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_2/inst/tmp211_reg_166270[31]_i_1_n_4                              |
| g58       | 18    | BUFGCE/O        | PBlock         |           0 |             217 |   217 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_2/inst/tmp52_reg_167025[31]_i_1_n_4                               |
| g59       | 20    | BUFGCE/O        | PBlock         |           0 |             437 |   437 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_2/inst/tmp_259_reg_164545[31]_i_1_n_4                             |
| g60       | 21    | BUFGCE/O        | PBlock         |           0 |               6 |     6 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_2/inst/tmp_418_reg_161364[31]_i_1_n_4                             |
+-----------+-------+-----------------+----------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


146. Clock Region Cell Placement per Global Clock: Region X3Y8
--------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                         |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | BUFGCE_X0Y194* |        7367 |               0 | 7281 |     16 |    1 |    0 |  69 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                   |
| g1+       | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK            |
| g7        | 13    | BUFGCE/O        | PBlock         |         128 |               0 |  128 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00/inst/u_ddr4_infrastructure/div_clk         |
| g8        | 8     | BUFGCE/O        | BUFGCE_X0Y80*  |          58 |               0 |   58 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                                          |
| g9        | 0     | BUFGCE/O        | BUFGCE_X0Y72*  |         778 |               0 |  778 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                 |
| g11       | 1     | BUFGCE/O        | BUFGCE_X0Y265* |           1 |               0 |    1 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                               |
| g14+      | 4     | BUFGCE/O        | BUFGCE_X0Y196* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/tck                                                |
| g21+      | 16    | BUFGCE/O        | BUFGCE_X0Y280* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/util_ds_buf_0/U0/BUFG_O[0]                                            |
| g22+      | 9     | BUFGCE/O        | BUFGCE_X0Y273* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                  |
| g52       | 23    | BUFGCE/O        | PBlock         |           0 |             110 |  110 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_2/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[394]_99[0] |
| g53       | 17    | BUFGCE/O        | PBlock         |           0 |             116 |  116 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_2/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[395][0]    |
| g54       | 11    | BUFGCE/O        | PBlock         |           0 |             124 |  124 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_2/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[397]_rep   |
| g55       | 22    | BUFGCE/O        | PBlock         |           0 |             128 |  128 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_2/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[399]       |
| g56       | 5     | BUFGCE/O        | PBlock         |           0 |             142 |  142 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_2/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[401]       |
| g57       | 15    | BUFGCE/O        | PBlock         |           0 |             230 |  230 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_2/inst/tmp211_reg_166270[31]_i_1_n_4                              |
| g58       | 18    | BUFGCE/O        | PBlock         |           0 |              95 |   95 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_2/inst/tmp52_reg_167025[31]_i_1_n_4                               |
| g59       | 20    | BUFGCE/O        | PBlock         |           0 |             269 |  269 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_2/inst/tmp_259_reg_164545[31]_i_1_n_4                             |
| g60       | 21    | BUFGCE/O        | PBlock         |           0 |             120 |  120 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_2/inst/tmp_418_reg_161364[31]_i_1_n_4                             |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


147. Clock Region Cell Placement per Global Clock: Region X4Y8
--------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                    |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | BUFGCE_X0Y194* |        9114 |               0 | 8747 |    273 |    2 |    0 |  92 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                              |
| g1+       | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                       |
| g7+       | 13    | BUFGCE/O        | PBlock         |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00/inst/u_ddr4_infrastructure/div_clk                                    |
| g8        | 8     | BUFGCE/O        | BUFGCE_X0Y80*  |          13 |               0 |   11 |      1 |    0 |    0 |   0 |  0 |    1 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                                                                     |
| g9        | 0     | BUFGCE/O        | BUFGCE_X0Y72*  |        2026 |               0 | 1757 |    269 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                            |
| g11+      | 1     | BUFGCE/O        | BUFGCE_X0Y265* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                                                          |
| g14+      | 4     | BUFGCE/O        | BUFGCE_X0Y196* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/tck                                                                           |
| g16       | 7     | BUFGCE/O        | BUFGCE_X0Y79*  |           0 |               1 |    0 |      0 |    0 |    0 |   0 |  0 |    1 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_pcie/inst/clk_out1                                                                        |
| g17+      | 6     | BUFGCE/O        | BUFGCE_X0Y198* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/brd_mgmt_scheduler/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                  |
| g20+      | 10    | BUFGCE/O        | BUFGCE_X0Y202* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/brd_mgmt_scheduler/mdm_board_control/U0/Use_External.Use_BSCANID.No_Dbg_Reg_Access.BUFG_UPDATE/Ext_JTAG_UPDATE |
| g21+      | 16    | BUFGCE/O        | BUFGCE_X0Y280* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/util_ds_buf_0/U0/BUFG_O[0]                                                                       |
| g22+      | 9     | BUFGCE/O        | BUFGCE_X0Y273* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                             |
| g52       | 23    | BUFGCE/O        | PBlock         |           0 |              38 |   38 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_2/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[394]_99[0]                            |
| g53       | 17    | BUFGCE/O        | PBlock         |           0 |              28 |   28 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_2/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[395][0]                               |
| g54       | 11    | BUFGCE/O        | PBlock         |           0 |               9 |    9 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_2/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[397]_rep                              |
| g55       | 22    | BUFGCE/O        | PBlock         |           0 |              10 |   10 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_2/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[399]                                  |
| g56       | 5     | BUFGCE/O        | PBlock         |           0 |               9 |    9 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_2/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[401]                                  |
| g57       | 15    | BUFGCE/O        | PBlock         |           0 |             331 |  331 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_2/inst/tmp211_reg_166270[31]_i_1_n_4                                                         |
| g58       | 18    | BUFGCE/O        | PBlock         |           0 |             225 |  225 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_2/inst/tmp52_reg_167025[31]_i_1_n_4                                                          |
| g59       | 20    | BUFGCE/O        | PBlock         |           0 |             613 |  613 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_2/inst/tmp_259_reg_164545[31]_i_1_n_4                                                        |
| g60       | 21    | BUFGCE/O        | PBlock         |           0 |              32 |   32 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_2/inst/tmp_418_reg_161364[31]_i_1_n_4                                                        |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


148. Clock Region Cell Placement per Global Clock: Region X5Y8
--------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                    |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | BUFGCE_X0Y194* |        5680 |               0 | 5568 |      0 |    0 |    0 | 112 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                              |
| g1        | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |         817 |               0 |  814 |      3 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                       |
| g8+       | 8     | BUFGCE/O        | BUFGCE_X0Y80*  |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                                                                     |
| g9        | 0     | BUFGCE/O        | BUFGCE_X0Y72*  |        2954 |               0 | 2689 |    265 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                            |
| g11+      | 1     | BUFGCE/O        | BUFGCE_X0Y265* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                                                          |
| g14+      | 4     | BUFGCE/O        | BUFGCE_X0Y196* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/tck                                                                           |
| g16+      | 7     | BUFGCE/O        | BUFGCE_X0Y79*  |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_pcie/inst/clk_out1                                                                        |
| g17+      | 6     | BUFGCE/O        | BUFGCE_X0Y198* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/brd_mgmt_scheduler/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                  |
| g20+      | 10    | BUFGCE/O        | BUFGCE_X0Y202* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/brd_mgmt_scheduler/mdm_board_control/U0/Use_External.Use_BSCANID.No_Dbg_Reg_Access.BUFG_UPDATE/Ext_JTAG_UPDATE |
| g21+      | 16    | BUFGCE/O        | BUFGCE_X0Y280* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/util_ds_buf_0/U0/BUFG_O[0]                                                                       |
| g22+      | 9     | BUFGCE/O        | BUFGCE_X0Y273* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                             |
| g52       | 23    | BUFGCE/O        | PBlock         |           0 |              58 |   58 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_2/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[394]_99[0]                            |
| g53       | 17    | BUFGCE/O        | PBlock         |           0 |              54 |   54 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_2/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[395][0]                               |
| g54       | 11    | BUFGCE/O        | PBlock         |           0 |              47 |   47 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_2/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[397]_rep                              |
| g55       | 22    | BUFGCE/O        | PBlock         |           0 |              51 |   51 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_2/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[399]                                  |
| g56       | 5     | BUFGCE/O        | PBlock         |           0 |              55 |   55 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_2/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[401]                                  |
| g57       | 15    | BUFGCE/O        | PBlock         |           0 |             284 |  284 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_2/inst/tmp211_reg_166270[31]_i_1_n_4                                                         |
| g58       | 18    | BUFGCE/O        | PBlock         |           0 |              96 |   96 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_2/inst/tmp52_reg_167025[31]_i_1_n_4                                                          |
| g59       | 20    | BUFGCE/O        | PBlock         |           0 |             347 |  347 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_2/inst/tmp_259_reg_164545[31]_i_1_n_4                                                        |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


149. Clock Region Cell Placement per Global Clock: Region X6Y8
--------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                    |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | BUFGCE_X0Y194* |        6738 |               0 | 6671 |      0 |    0 |    0 |  67 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                              |
| g1        | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |        5775 |               0 | 4651 |   1124 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                       |
| g8        | 8     | BUFGCE/O        | BUFGCE_X0Y80*  |        1405 |               0 | 1327 |     78 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                                                                     |
| g9        | 0     | BUFGCE/O        | BUFGCE_X0Y72*  |          30 |               0 |   30 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                            |
| g11+      | 1     | BUFGCE/O        | BUFGCE_X0Y265* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                                                          |
| g14+      | 4     | BUFGCE/O        | BUFGCE_X0Y196* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/tck                                                                           |
| g17+      | 6     | BUFGCE/O        | BUFGCE_X0Y198* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/brd_mgmt_scheduler/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                  |
| g20+      | 10    | BUFGCE/O        | BUFGCE_X0Y202* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/brd_mgmt_scheduler/mdm_board_control/U0/Use_External.Use_BSCANID.No_Dbg_Reg_Access.BUFG_UPDATE/Ext_JTAG_UPDATE |
| g21+      | 16    | BUFGCE/O        | BUFGCE_X0Y280* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/util_ds_buf_0/U0/BUFG_O[0]                                                                       |
| g22+      | 9     | BUFGCE/O        | BUFGCE_X0Y273* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                             |
| g57       | 15    | BUFGCE/O        | PBlock         |           0 |             493 |  493 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_2/inst/tmp211_reg_166270[31]_i_1_n_4                                                         |
| g58       | 18    | BUFGCE/O        | PBlock         |           0 |             249 |  249 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_2/inst/tmp52_reg_167025[31]_i_1_n_4                                                          |
| g59       | 20    | BUFGCE/O        | PBlock         |           0 |             611 |  611 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_2/inst/tmp_259_reg_164545[31]_i_1_n_4                                                        |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


150. Clock Region Cell Placement per Global Clock: Region X7Y8
--------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF    | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                    |
+-----------+-------+-----------------+----------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------+
| g1        | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |       14792 |               0 | 14789 |      3 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                       |
| g8        | 8     | BUFGCE/O        | BUFGCE_X0Y80*  |        2070 |               0 |  2046 |      1 |   23 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                                                                     |
| g11       | 1     | BUFGCE/O        | BUFGCE_X0Y265* |         446 |               0 |   395 |     28 |   23 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                                                          |
| g14       | 4     | BUFGCE/O        | BUFGCE_X0Y196* |         319 |               1 |   319 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/tck                                                                           |
| g17+      | 6     | BUFGCE/O        | BUFGCE_X0Y198* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/brd_mgmt_scheduler/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                  |
| g20+      | 10    | BUFGCE/O        | BUFGCE_X0Y202* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/brd_mgmt_scheduler/mdm_board_control/U0/Use_External.Use_BSCANID.No_Dbg_Reg_Access.BUFG_UPDATE/Ext_JTAG_UPDATE |
+-----------+-------+-----------------+----------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


151. Clock Region Cell Placement per Global Clock: Region X0Y9
--------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF    | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                         |
+-----------+-------+-----------------+----------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | BUFGCE_X0Y194* |       12537 |               0 | 12344 |     88 |   12 |    0 |  93 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                   |
| g1+       | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK            |
| g8+       | 8     | BUFGCE/O        | BUFGCE_X0Y80*  |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                                          |
| g9+       | 0     | BUFGCE/O        | BUFGCE_X0Y72*  |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                 |
| g11+      | 1     | BUFGCE/O        | BUFGCE_X0Y265* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                               |
| g14+      | 4     | BUFGCE/O        | BUFGCE_X0Y196* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/tck                                                |
| g21+      | 16    | BUFGCE/O        | BUFGCE_X0Y280* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/util_ds_buf_0/U0/BUFG_O[0]                                            |
| g22+      | 9     | BUFGCE/O        | BUFGCE_X0Y273* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                  |
| g52       | 23    | BUFGCE/O        | PBlock         |           0 |              21 |    21 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_2/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[394]_99[0] |
| g53       | 17    | BUFGCE/O        | PBlock         |           0 |              10 |    10 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_2/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[395][0]    |
| g54       | 11    | BUFGCE/O        | PBlock         |           0 |              11 |    11 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_2/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[397]_rep   |
| g55       | 22    | BUFGCE/O        | PBlock         |           0 |               8 |     8 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_2/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[399]       |
| g56       | 5     | BUFGCE/O        | PBlock         |           0 |               7 |     7 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_2/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[401]       |
| g57       | 15    | BUFGCE/O        | PBlock         |           0 |             423 |   423 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_2/inst/tmp211_reg_166270[31]_i_1_n_4                              |
| g58       | 18    | BUFGCE/O        | PBlock         |           0 |             122 |   122 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_2/inst/tmp52_reg_167025[31]_i_1_n_4                               |
| g59       | 20    | BUFGCE/O        | PBlock         |           0 |             737 |   737 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_2/inst/tmp_259_reg_164545[31]_i_1_n_4                             |
| g60       | 21    | BUFGCE/O        | PBlock         |           0 |             344 |   344 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_2/inst/tmp_418_reg_161364[31]_i_1_n_4                             |
+-----------+-------+-----------------+----------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


152. Clock Region Cell Placement per Global Clock: Region X1Y9
--------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                         |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | BUFGCE_X0Y194* |        9542 |               0 | 9165 |    280 |    3 |    0 |  94 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                   |
| g1+       | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK            |
| g8+       | 8     | BUFGCE/O        | BUFGCE_X0Y80*  |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                                          |
| g9+       | 0     | BUFGCE/O        | BUFGCE_X0Y72*  |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                 |
| g11+      | 1     | BUFGCE/O        | BUFGCE_X0Y265* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                               |
| g14+      | 4     | BUFGCE/O        | BUFGCE_X0Y196* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/tck                                                |
| g21+      | 16    | BUFGCE/O        | BUFGCE_X0Y280* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/util_ds_buf_0/U0/BUFG_O[0]                                            |
| g22+      | 9     | BUFGCE/O        | BUFGCE_X0Y273* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                  |
| g52       | 23    | BUFGCE/O        | PBlock         |           0 |             205 |  205 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_2/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[394]_99[0] |
| g53       | 17    | BUFGCE/O        | PBlock         |           0 |             220 |  220 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_2/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[395][0]    |
| g54       | 11    | BUFGCE/O        | PBlock         |           0 |             244 |  244 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_2/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[397]_rep   |
| g55       | 22    | BUFGCE/O        | PBlock         |           0 |             246 |  246 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_2/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[399]       |
| g56       | 5     | BUFGCE/O        | PBlock         |           0 |             241 |  241 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_2/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[401]       |
| g57       | 15    | BUFGCE/O        | PBlock         |           0 |             168 |  168 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_2/inst/tmp211_reg_166270[31]_i_1_n_4                              |
| g58       | 18    | BUFGCE/O        | PBlock         |           0 |             280 |  280 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_2/inst/tmp52_reg_167025[31]_i_1_n_4                               |
| g59       | 20    | BUFGCE/O        | PBlock         |           0 |             315 |  315 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_2/inst/tmp_259_reg_164545[31]_i_1_n_4                             |
| g60       | 21    | BUFGCE/O        | PBlock         |           0 |              37 |   37 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_2/inst/tmp_418_reg_161364[31]_i_1_n_4                             |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


153. Clock Region Cell Placement per Global Clock: Region X2Y9
--------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF    | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                         |
+-----------+-------+-----------------+----------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | BUFGCE_X0Y194* |       12705 |               0 | 12578 |      0 |   14 |    0 | 113 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                   |
| g1+       | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK            |
| g8+       | 8     | BUFGCE/O        | BUFGCE_X0Y80*  |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                                          |
| g9+       | 0     | BUFGCE/O        | BUFGCE_X0Y72*  |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                 |
| g11+      | 1     | BUFGCE/O        | BUFGCE_X0Y265* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                               |
| g14+      | 4     | BUFGCE/O        | BUFGCE_X0Y196* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/tck                                                |
| g21+      | 16    | BUFGCE/O        | BUFGCE_X0Y280* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/util_ds_buf_0/U0/BUFG_O[0]                                            |
| g22+      | 9     | BUFGCE/O        | BUFGCE_X0Y273* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                  |
| g52       | 23    | BUFGCE/O        | PBlock         |           0 |             472 |   472 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_2/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[394]_99[0] |
| g53       | 17    | BUFGCE/O        | PBlock         |           0 |             463 |   463 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_2/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[395][0]    |
| g54       | 11    | BUFGCE/O        | PBlock         |           0 |             483 |   483 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_2/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[397]_rep   |
| g55       | 22    | BUFGCE/O        | PBlock         |           0 |             538 |   538 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_2/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[399]       |
| g56       | 5     | BUFGCE/O        | PBlock         |           0 |             482 |   482 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_2/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[401]       |
| g57       | 15    | BUFGCE/O        | PBlock         |           0 |             142 |   142 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_2/inst/tmp211_reg_166270[31]_i_1_n_4                              |
| g58       | 18    | BUFGCE/O        | PBlock         |           0 |              77 |    77 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_2/inst/tmp52_reg_167025[31]_i_1_n_4                               |
| g59       | 20    | BUFGCE/O        | PBlock         |           0 |             159 |   159 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_2/inst/tmp_259_reg_164545[31]_i_1_n_4                             |
| g60       | 21    | BUFGCE/O        | PBlock         |           0 |              56 |    56 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_2/inst/tmp_418_reg_161364[31]_i_1_n_4                             |
+-----------+-------+-----------------+----------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


154. Clock Region Cell Placement per Global Clock: Region X3Y9
--------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                         |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | BUFGCE_X0Y194* |        7311 |               0 | 7211 |     24 |    4 |    0 |  72 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                   |
| g1+       | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK            |
| g8+       | 8     | BUFGCE/O        | BUFGCE_X0Y80*  |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                                          |
| g9+       | 0     | BUFGCE/O        | BUFGCE_X0Y72*  |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                 |
| g11+      | 1     | BUFGCE/O        | BUFGCE_X0Y265* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                               |
| g14+      | 4     | BUFGCE/O        | BUFGCE_X0Y196* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/tck                                                |
| g21+      | 16    | BUFGCE/O        | BUFGCE_X0Y280* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/util_ds_buf_0/U0/BUFG_O[0]                                            |
| g22+      | 9     | BUFGCE/O        | BUFGCE_X0Y273* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                  |
| g52       | 23    | BUFGCE/O        | PBlock         |           0 |             221 |  221 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_2/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[394]_99[0] |
| g53       | 17    | BUFGCE/O        | PBlock         |           0 |             222 |  222 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_2/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[395][0]    |
| g54       | 11    | BUFGCE/O        | PBlock         |           0 |             230 |  230 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_2/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[397]_rep   |
| g55       | 22    | BUFGCE/O        | PBlock         |           0 |             207 |  207 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_2/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[399]       |
| g56       | 5     | BUFGCE/O        | PBlock         |           0 |             188 |  188 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_2/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[401]       |
| g57       | 15    | BUFGCE/O        | PBlock         |           0 |             161 |  161 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_2/inst/tmp211_reg_166270[31]_i_1_n_4                              |
| g58+      | 18    | BUFGCE/O        | PBlock         |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_2/inst/tmp52_reg_167025[31]_i_1_n_4                               |
| g59       | 20    | BUFGCE/O        | PBlock         |           0 |             338 |  338 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_2/inst/tmp_259_reg_164545[31]_i_1_n_4                             |
| g60       | 21    | BUFGCE/O        | PBlock         |           0 |             151 |  151 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_2/inst/tmp_418_reg_161364[31]_i_1_n_4                             |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


155. Clock Region Cell Placement per Global Clock: Region X4Y9
--------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                         |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | BUFGCE_X0Y194* |        9654 |               0 | 9548 |      0 |   10 |    0 |  96 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                   |
| g1+       | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK            |
| g8+       | 8     | BUFGCE/O        | BUFGCE_X0Y80*  |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                                          |
| g9+       | 0     | BUFGCE/O        | BUFGCE_X0Y72*  |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                 |
| g11+      | 1     | BUFGCE/O        | BUFGCE_X0Y265* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                               |
| g14+      | 4     | BUFGCE/O        | BUFGCE_X0Y196* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/tck                                                |
| g21+      | 16    | BUFGCE/O        | BUFGCE_X0Y280* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/util_ds_buf_0/U0/BUFG_O[0]                                            |
| g22+      | 9     | BUFGCE/O        | BUFGCE_X0Y273* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                  |
| g52       | 23    | BUFGCE/O        | PBlock         |           0 |             170 |  170 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_2/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[394]_99[0] |
| g53       | 17    | BUFGCE/O        | PBlock         |           0 |             166 |  166 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_2/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[395][0]    |
| g54       | 11    | BUFGCE/O        | PBlock         |           0 |             171 |  171 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_2/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[397]_rep   |
| g55       | 22    | BUFGCE/O        | PBlock         |           0 |             160 |  160 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_2/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[399]       |
| g56       | 5     | BUFGCE/O        | PBlock         |           0 |             155 |  155 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_2/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[401]       |
| g57       | 15    | BUFGCE/O        | PBlock         |           0 |             100 |  100 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_2/inst/tmp211_reg_166270[31]_i_1_n_4                              |
| g58+      | 18    | BUFGCE/O        | PBlock         |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_2/inst/tmp52_reg_167025[31]_i_1_n_4                               |
| g59       | 20    | BUFGCE/O        | PBlock         |           0 |             606 |  606 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_2/inst/tmp_259_reg_164545[31]_i_1_n_4                             |
| g60       | 21    | BUFGCE/O        | PBlock         |           0 |             161 |  161 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_2/inst/tmp_418_reg_161364[31]_i_1_n_4                             |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


156. Clock Region Cell Placement per Global Clock: Region X5Y9
--------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF    | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                         |
+-----------+-------+-----------------+----------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | BUFGCE_X0Y194* |       10599 |               0 | 10473 |      0 |    6 |    0 | 120 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                   |
| g1        | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |          34 |               0 |    33 |      1 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK            |
| g8+       | 8     | BUFGCE/O        | BUFGCE_X0Y80*  |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                                          |
| g9        | 0     | BUFGCE/O        | BUFGCE_X0Y72*  |          16 |               0 |    16 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                 |
| g11+      | 1     | BUFGCE/O        | BUFGCE_X0Y265* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                               |
| g14+      | 4     | BUFGCE/O        | BUFGCE_X0Y196* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/tck                                                |
| g16+      | 7     | BUFGCE/O        | BUFGCE_X0Y79*  |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_pcie/inst/clk_out1                                             |
| g21+      | 16    | BUFGCE/O        | BUFGCE_X0Y280* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/util_ds_buf_0/U0/BUFG_O[0]                                            |
| g22+      | 9     | BUFGCE/O        | BUFGCE_X0Y273* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                  |
| g52       | 23    | BUFGCE/O        | PBlock         |           0 |             239 |   239 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_2/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[394]_99[0] |
| g53       | 17    | BUFGCE/O        | PBlock         |           0 |             238 |   238 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_2/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[395][0]    |
| g54       | 11    | BUFGCE/O        | PBlock         |           0 |             220 |   220 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_2/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[397]_rep   |
| g55       | 22    | BUFGCE/O        | PBlock         |           0 |             220 |   220 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_2/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[399]       |
| g56       | 5     | BUFGCE/O        | PBlock         |           0 |             215 |   215 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_2/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[401]       |
| g57       | 15    | BUFGCE/O        | PBlock         |           0 |             305 |   305 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_2/inst/tmp211_reg_166270[31]_i_1_n_4                              |
| g58       | 18    | BUFGCE/O        | PBlock         |           0 |              55 |    55 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_2/inst/tmp52_reg_167025[31]_i_1_n_4                               |
| g59       | 20    | BUFGCE/O        | PBlock         |           0 |             406 |   406 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_2/inst/tmp_259_reg_164545[31]_i_1_n_4                             |
| g60       | 21    | BUFGCE/O        | PBlock         |           0 |              71 |    71 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_2/inst/tmp_418_reg_161364[31]_i_1_n_4                             |
+-----------+-------+-----------------+----------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


157. Clock Region Cell Placement per Global Clock: Region X6Y9
--------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF    | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                         |
+-----------+-------+-----------------+----------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | BUFGCE_X0Y194* |       10254 |               0 | 10163 |      0 |    0 |    0 |  91 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                   |
| g1        | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |        2113 |               0 |  2050 |     63 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK            |
| g8        | 8     | BUFGCE/O        | BUFGCE_X0Y80*  |         232 |               0 |   198 |     34 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                                          |
| g9        | 0     | BUFGCE/O        | BUFGCE_X0Y72*  |          15 |               0 |    14 |      1 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                 |
| g11+      | 1     | BUFGCE/O        | BUFGCE_X0Y265* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                               |
| g14+      | 4     | BUFGCE/O        | BUFGCE_X0Y196* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/tck                                                |
| g21+      | 16    | BUFGCE/O        | BUFGCE_X0Y280* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/util_ds_buf_0/U0/BUFG_O[0]                                            |
| g22+      | 9     | BUFGCE/O        | BUFGCE_X0Y273* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                  |
| g52       | 23    | BUFGCE/O        | PBlock         |           0 |              93 |    93 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_2/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[394]_99[0] |
| g53       | 17    | BUFGCE/O        | PBlock         |           0 |              93 |    93 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_2/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[395][0]    |
| g54       | 11    | BUFGCE/O        | PBlock         |           0 |              89 |    89 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_2/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[397]_rep   |
| g55       | 22    | BUFGCE/O        | PBlock         |           0 |              94 |    94 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_2/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[399]       |
| g56       | 5     | BUFGCE/O        | PBlock         |           0 |             105 |   105 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_2/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[401]       |
| g57       | 15    | BUFGCE/O        | PBlock         |           0 |             608 |   608 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_2/inst/tmp211_reg_166270[31]_i_1_n_4                              |
| g58       | 18    | BUFGCE/O        | PBlock         |           0 |             353 |   353 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_2/inst/tmp52_reg_167025[31]_i_1_n_4                               |
| g59       | 20    | BUFGCE/O        | PBlock         |           0 |             843 |   843 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_2/inst/tmp_259_reg_164545[31]_i_1_n_4                             |
| g60       | 21    | BUFGCE/O        | PBlock         |           0 |              14 |    14 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_2/inst/tmp_418_reg_161364[31]_i_1_n_4                             |
+-----------+-------+-----------------+----------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


158. Clock Region Cell Placement per Global Clock: Region X7Y9
--------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                    |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------+
| g0+       | 2     | BUFGCE/O        | BUFGCE_X0Y194* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                              |
| g1        | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |        4997 |               0 | 4974 |     23 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                       |
| g8        | 8     | BUFGCE/O        | BUFGCE_X0Y80*  |        4236 |               0 | 4215 |      4 |   17 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                                                                     |
| g9+       | 0     | BUFGCE/O        | BUFGCE_X0Y72*  |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                            |
| g11       | 1     | BUFGCE/O        | BUFGCE_X0Y265* |        3054 |               0 | 2916 |    128 |   10 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                                                          |
| g12       | 3     | BUFGCE/O        | BUFGCE_X0Y243* |           5 |               0 |    0 |      0 |    5 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_scheduler/inst/clk_out1                                                                   |
| g14+      | 4     | BUFGCE/O        | BUFGCE_X0Y196* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/tck                                                                           |
| g17       | 6     | BUFGCE/O        | BUFGCE_X0Y198* |         168 |               0 |  152 |     16 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/brd_mgmt_scheduler/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                  |
| g20       | 10    | BUFGCE/O        | BUFGCE_X0Y202* |          35 |               1 |   35 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/brd_mgmt_scheduler/mdm_board_control/U0/Use_External.Use_BSCANID.No_Dbg_Reg_Access.BUFG_UPDATE/Ext_JTAG_UPDATE |
| g21+      | 16    | BUFGCE/O        | BUFGCE_X0Y280* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/util_ds_buf_0/U0/BUFG_O[0]                                                                       |
| g22+      | 9     | BUFGCE/O        | BUFGCE_X0Y273* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                             |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


159. Clock Region Cell Placement per Global Clock: Region X0Y10
---------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF    | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                              |
+-----------+-------+-----------------+----------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | BUFGCE_X0Y194* |       12734 |               0 | 12625 |      0 |   19 |    0 |  90 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1        |
| g1+       | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g8+       | 8     | BUFGCE/O        | BUFGCE_X0Y80*  |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                               |
| g9+       | 0     | BUFGCE/O        | BUFGCE_X0Y72*  |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1      |
| g11+      | 1     | BUFGCE/O        | BUFGCE_X0Y265* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                    |
| g14+      | 4     | BUFGCE/O        | BUFGCE_X0Y196* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/tck                                     |
| g21+      | 16    | BUFGCE/O        | BUFGCE_X0Y280* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/util_ds_buf_0/U0/BUFG_O[0]                                 |
| g22+      | 9     | BUFGCE/O        | BUFGCE_X0Y273* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clk_out1       |
| g57       | 15    | BUFGCE/O        | PBlock         |           0 |             221 |   221 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_2/inst/tmp211_reg_166270[31]_i_1_n_4                   |
| g58       | 18    | BUFGCE/O        | PBlock         |           0 |               1 |     1 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_2/inst/tmp52_reg_167025[31]_i_1_n_4                    |
| g59       | 20    | BUFGCE/O        | PBlock         |           0 |             611 |   611 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_2/inst/tmp_259_reg_164545[31]_i_1_n_4                  |
| g60       | 21    | BUFGCE/O        | PBlock         |           0 |             420 |   420 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_2/inst/tmp_418_reg_161364[31]_i_1_n_4                  |
+-----------+-------+-----------------+----------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


160. Clock Region Cell Placement per Global Clock: Region X1Y10
---------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                         |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | BUFGCE_X0Y194* |       10065 |               0 | 9970 |      0 |   16 |    0 |  79 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                   |
| g1+       | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK            |
| g8+       | 8     | BUFGCE/O        | BUFGCE_X0Y80*  |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                                          |
| g9+       | 0     | BUFGCE/O        | BUFGCE_X0Y72*  |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                 |
| g11+      | 1     | BUFGCE/O        | BUFGCE_X0Y265* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                               |
| g14+      | 4     | BUFGCE/O        | BUFGCE_X0Y196* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/tck                                                |
| g21+      | 16    | BUFGCE/O        | BUFGCE_X0Y280* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/util_ds_buf_0/U0/BUFG_O[0]                                            |
| g22+      | 9     | BUFGCE/O        | BUFGCE_X0Y273* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                  |
| g52       | 23    | BUFGCE/O        | PBlock         |           0 |               5 |    5 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_2/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[394]_99[0] |
| g53       | 17    | BUFGCE/O        | PBlock         |           0 |               8 |    8 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_2/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[395][0]    |
| g54       | 11    | BUFGCE/O        | PBlock         |           0 |               9 |    9 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_2/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[397]_rep   |
| g55       | 22    | BUFGCE/O        | PBlock         |           0 |              10 |   10 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_2/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[399]       |
| g56       | 5     | BUFGCE/O        | PBlock         |           0 |              11 |   11 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_2/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[401]       |
| g57       | 15    | BUFGCE/O        | PBlock         |           0 |              70 |   70 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_2/inst/tmp211_reg_166270[31]_i_1_n_4                              |
| g58       | 18    | BUFGCE/O        | PBlock         |           0 |             159 |  159 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_2/inst/tmp52_reg_167025[31]_i_1_n_4                               |
| g59       | 20    | BUFGCE/O        | PBlock         |           0 |             459 |  459 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_2/inst/tmp_259_reg_164545[31]_i_1_n_4                             |
| g60       | 21    | BUFGCE/O        | PBlock         |           0 |              40 |   40 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_2/inst/tmp_418_reg_161364[31]_i_1_n_4                             |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


161. Clock Region Cell Placement per Global Clock: Region X2Y10
---------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF    | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                         |
+-----------+-------+-----------------+----------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | BUFGCE_X0Y194* |       14438 |               0 | 14303 |      0 |   24 |    0 | 111 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                   |
| g1+       | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK            |
| g8+       | 8     | BUFGCE/O        | BUFGCE_X0Y80*  |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                                          |
| g9+       | 0     | BUFGCE/O        | BUFGCE_X0Y72*  |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                 |
| g11+      | 1     | BUFGCE/O        | BUFGCE_X0Y265* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                               |
| g14+      | 4     | BUFGCE/O        | BUFGCE_X0Y196* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/tck                                                |
| g21+      | 16    | BUFGCE/O        | BUFGCE_X0Y280* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/util_ds_buf_0/U0/BUFG_O[0]                                            |
| g22+      | 9     | BUFGCE/O        | BUFGCE_X0Y273* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                  |
| g52       | 23    | BUFGCE/O        | PBlock         |           0 |             108 |   108 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_2/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[394]_99[0] |
| g53       | 17    | BUFGCE/O        | PBlock         |           0 |              96 |    96 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_2/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[395][0]    |
| g54       | 11    | BUFGCE/O        | PBlock         |           0 |              96 |    96 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_2/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[397]_rep   |
| g55       | 22    | BUFGCE/O        | PBlock         |           0 |              77 |    77 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_2/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[399]       |
| g56       | 5     | BUFGCE/O        | PBlock         |           0 |              92 |    92 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_2/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[401]       |
| g57       | 15    | BUFGCE/O        | PBlock         |           0 |             298 |   298 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_2/inst/tmp211_reg_166270[31]_i_1_n_4                              |
| g58       | 18    | BUFGCE/O        | PBlock         |           0 |             160 |   160 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_2/inst/tmp52_reg_167025[31]_i_1_n_4                               |
| g59       | 20    | BUFGCE/O        | PBlock         |           0 |             525 |   525 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_2/inst/tmp_259_reg_164545[31]_i_1_n_4                             |
| g60       | 21    | BUFGCE/O        | PBlock         |           0 |              38 |    38 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_2/inst/tmp_418_reg_161364[31]_i_1_n_4                             |
+-----------+-------+-----------------+----------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


162. Clock Region Cell Placement per Global Clock: Region X3Y10
---------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                         |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | BUFGCE_X0Y194* |        7140 |               0 | 7062 |      1 |    5 |    0 |  72 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                   |
| g1+       | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK            |
| g8+       | 8     | BUFGCE/O        | BUFGCE_X0Y80*  |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                                          |
| g9+       | 0     | BUFGCE/O        | BUFGCE_X0Y72*  |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                 |
| g11+      | 1     | BUFGCE/O        | BUFGCE_X0Y265* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                               |
| g14+      | 4     | BUFGCE/O        | BUFGCE_X0Y196* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/tck                                                |
| g21+      | 16    | BUFGCE/O        | BUFGCE_X0Y280* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/util_ds_buf_0/U0/BUFG_O[0]                                            |
| g22+      | 9     | BUFGCE/O        | BUFGCE_X0Y273* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                  |
| g52       | 23    | BUFGCE/O        | PBlock         |           0 |             129 |  129 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_2/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[394]_99[0] |
| g53       | 17    | BUFGCE/O        | PBlock         |           0 |             125 |  125 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_2/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[395][0]    |
| g54       | 11    | BUFGCE/O        | PBlock         |           0 |             142 |  142 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_2/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[397]_rep   |
| g55       | 22    | BUFGCE/O        | PBlock         |           0 |             136 |  136 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_2/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[399]       |
| g56       | 5     | BUFGCE/O        | PBlock         |           0 |             117 |  117 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_2/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[401]       |
| g57       | 15    | BUFGCE/O        | PBlock         |           0 |             180 |  180 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_2/inst/tmp211_reg_166270[31]_i_1_n_4                              |
| g58       | 18    | BUFGCE/O        | PBlock         |           0 |              65 |   65 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_2/inst/tmp52_reg_167025[31]_i_1_n_4                               |
| g59       | 20    | BUFGCE/O        | PBlock         |           0 |             320 |  320 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_2/inst/tmp_259_reg_164545[31]_i_1_n_4                             |
| g60       | 21    | BUFGCE/O        | PBlock         |           0 |              99 |   99 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_2/inst/tmp_418_reg_161364[31]_i_1_n_4                             |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


163. Clock Region Cell Placement per Global Clock: Region X4Y10
---------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                         |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | BUFGCE_X0Y194* |        9000 |               0 | 8896 |      0 |    8 |    0 |  96 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                   |
| g1        | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |           0 |               1 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   1 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK            |
| g8+       | 8     | BUFGCE/O        | BUFGCE_X0Y80*  |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                                          |
| g9+       | 0     | BUFGCE/O        | BUFGCE_X0Y72*  |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                 |
| g11+      | 1     | BUFGCE/O        | BUFGCE_X0Y265* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                               |
| g12+      | 3     | BUFGCE/O        | BUFGCE_X0Y243* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_scheduler/inst/clk_out1                                        |
| g14+      | 4     | BUFGCE/O        | BUFGCE_X0Y196* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/tck                                                |
| g21+      | 16    | BUFGCE/O        | BUFGCE_X0Y280* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/util_ds_buf_0/U0/BUFG_O[0]                                            |
| g22+      | 9     | BUFGCE/O        | BUFGCE_X0Y273* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                  |
| g52       | 23    | BUFGCE/O        | PBlock         |           0 |             290 |  290 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_2/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[394]_99[0] |
| g53       | 17    | BUFGCE/O        | PBlock         |           0 |             295 |  295 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_2/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[395][0]    |
| g54       | 11    | BUFGCE/O        | PBlock         |           0 |             304 |  304 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_2/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[397]_rep   |
| g55       | 22    | BUFGCE/O        | PBlock         |           0 |             279 |  279 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_2/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[399]       |
| g56       | 5     | BUFGCE/O        | PBlock         |           0 |             286 |  286 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_2/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[401]       |
| g57       | 15    | BUFGCE/O        | PBlock         |           0 |             192 |  192 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_2/inst/tmp211_reg_166270[31]_i_1_n_4                              |
| g58       | 18    | BUFGCE/O        | PBlock         |           0 |              50 |   50 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_2/inst/tmp52_reg_167025[31]_i_1_n_4                               |
| g59       | 20    | BUFGCE/O        | PBlock         |           0 |             252 |  252 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_2/inst/tmp_259_reg_164545[31]_i_1_n_4                             |
| g60       | 21    | BUFGCE/O        | PBlock         |           0 |             137 |  137 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_2/inst/tmp_418_reg_161364[31]_i_1_n_4                             |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


164. Clock Region Cell Placement per Global Clock: Region X5Y10
---------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF    | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                         |
+-----------+-------+-----------------+----------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | BUFGCE_X0Y194* |       10717 |               0 | 10601 |      0 |    3 |    0 | 113 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                   |
| g1+       | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK            |
| g8+       | 8     | BUFGCE/O        | BUFGCE_X0Y80*  |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                                          |
| g9+       | 0     | BUFGCE/O        | BUFGCE_X0Y72*  |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                 |
| g11+      | 1     | BUFGCE/O        | BUFGCE_X0Y265* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                               |
| g12+      | 3     | BUFGCE/O        | BUFGCE_X0Y243* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_scheduler/inst/clk_out1                                        |
| g14+      | 4     | BUFGCE/O        | BUFGCE_X0Y196* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/tck                                                |
| g16+      | 7     | BUFGCE/O        | BUFGCE_X0Y79*  |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_pcie/inst/clk_out1                                             |
| g21+      | 16    | BUFGCE/O        | BUFGCE_X0Y280* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/util_ds_buf_0/U0/BUFG_O[0]                                            |
| g22+      | 9     | BUFGCE/O        | BUFGCE_X0Y273* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                  |
| g52       | 23    | BUFGCE/O        | PBlock         |           0 |             328 |   328 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_2/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[394]_99[0] |
| g53       | 17    | BUFGCE/O        | PBlock         |           0 |             324 |   324 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_2/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[395][0]    |
| g54       | 11    | BUFGCE/O        | PBlock         |           0 |             328 |   328 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_2/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[397]_rep   |
| g55       | 22    | BUFGCE/O        | PBlock         |           0 |             327 |   327 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_2/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[399]       |
| g56       | 5     | BUFGCE/O        | PBlock         |           0 |             257 |   257 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_2/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[401]       |
| g57       | 15    | BUFGCE/O        | PBlock         |           0 |              99 |    99 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_2/inst/tmp211_reg_166270[31]_i_1_n_4                              |
| g58       | 18    | BUFGCE/O        | PBlock         |           0 |              80 |    80 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_2/inst/tmp52_reg_167025[31]_i_1_n_4                               |
| g59       | 20    | BUFGCE/O        | PBlock         |           0 |             494 |   494 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_2/inst/tmp_259_reg_164545[31]_i_1_n_4                             |
| g60       | 21    | BUFGCE/O        | PBlock         |           0 |             125 |   125 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_2/inst/tmp_418_reg_161364[31]_i_1_n_4                             |
+-----------+-------+-----------------+----------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


165. Clock Region Cell Placement per Global Clock: Region X6Y10
---------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF    | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                         |
+-----------+-------+-----------------+----------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | BUFGCE_X0Y194* |       10471 |               0 | 10386 |      0 |    3 |    0 |  82 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                   |
| g1        | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |         371 |               0 |   371 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK            |
| g8        | 8     | BUFGCE/O        | BUFGCE_X0Y80*  |           6 |               0 |     6 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                                          |
| g9+       | 0     | BUFGCE/O        | BUFGCE_X0Y72*  |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                 |
| g11+      | 1     | BUFGCE/O        | BUFGCE_X0Y265* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                               |
| g12+      | 3     | BUFGCE/O        | BUFGCE_X0Y243* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_scheduler/inst/clk_out1                                        |
| g14+      | 4     | BUFGCE/O        | BUFGCE_X0Y196* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/tck                                                |
| g21+      | 16    | BUFGCE/O        | BUFGCE_X0Y280* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/util_ds_buf_0/U0/BUFG_O[0]                                            |
| g22+      | 9     | BUFGCE/O        | BUFGCE_X0Y273* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                  |
| g52       | 23    | BUFGCE/O        | PBlock         |           0 |             326 |   326 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_2/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[394]_99[0] |
| g53       | 17    | BUFGCE/O        | PBlock         |           0 |             343 |   343 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_2/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[395][0]    |
| g54       | 11    | BUFGCE/O        | PBlock         |           0 |             354 |   354 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_2/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[397]_rep   |
| g55       | 22    | BUFGCE/O        | PBlock         |           0 |             339 |   339 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_2/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[399]       |
| g56       | 5     | BUFGCE/O        | PBlock         |           0 |             361 |   361 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_2/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[401]       |
| g57       | 15    | BUFGCE/O        | PBlock         |           0 |             354 |   354 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_2/inst/tmp211_reg_166270[31]_i_1_n_4                              |
| g58       | 18    | BUFGCE/O        | PBlock         |           0 |             159 |   159 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_2/inst/tmp52_reg_167025[31]_i_1_n_4                               |
| g59       | 20    | BUFGCE/O        | PBlock         |           0 |             547 |   547 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_2/inst/tmp_259_reg_164545[31]_i_1_n_4                             |
| g60       | 21    | BUFGCE/O        | PBlock         |           0 |               4 |     4 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_2/inst/tmp_418_reg_161364[31]_i_1_n_4                             |
+-----------+-------+-----------------+----------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


166. Clock Region Cell Placement per Global Clock: Region X7Y10
---------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                    |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------+
| g1        | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |        3494 |               0 | 3385 |    108 |    1 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                       |
| g8        | 8     | BUFGCE/O        | BUFGCE_X0Y80*  |        5045 |               0 | 4902 |    121 |   22 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                                                                     |
| g11       | 1     | BUFGCE/O        | BUFGCE_X0Y265* |        2131 |               0 | 2073 |     54 |    0 |    0 |   4 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                                                          |
| g12       | 3     | BUFGCE/O        | BUFGCE_X0Y243* |        2318 |               0 | 2216 |     79 |   23 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_scheduler/inst/clk_out1                                                                   |
| g17       | 6     | BUFGCE/O        | BUFGCE_X0Y198* |         183 |               0 |  168 |     15 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/brd_mgmt_scheduler/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                  |
| g20       | 10    | BUFGCE/O        | BUFGCE_X0Y202* |          11 |               0 |   11 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/brd_mgmt_scheduler/mdm_board_control/U0/Use_External.Use_BSCANID.No_Dbg_Reg_Access.BUFG_UPDATE/Ext_JTAG_UPDATE |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.


167. Clock Region Cell Placement per Global Clock: Region X0Y11
---------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF    | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                              |
+-----------+-------+-----------------+----------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | BUFGCE_X0Y194* |       11732 |               0 | 11646 |      0 |    3 |    0 |  83 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1        |
| g1+       | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g8+       | 8     | BUFGCE/O        | BUFGCE_X0Y80*  |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                               |
| g9+       | 0     | BUFGCE/O        | BUFGCE_X0Y72*  |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1      |
| g11+      | 1     | BUFGCE/O        | BUFGCE_X0Y265* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                    |
| g14+      | 4     | BUFGCE/O        | BUFGCE_X0Y196* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/tck                                     |
| g21+      | 16    | BUFGCE/O        | BUFGCE_X0Y280* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/util_ds_buf_0/U0/BUFG_O[0]                                 |
| g22+      | 9     | BUFGCE/O        | BUFGCE_X0Y273* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clk_out1       |
| g57       | 15    | BUFGCE/O        | PBlock         |           0 |             305 |   305 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_2/inst/tmp211_reg_166270[31]_i_1_n_4                   |
| g58       | 18    | BUFGCE/O        | PBlock         |           0 |              22 |    22 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_2/inst/tmp52_reg_167025[31]_i_1_n_4                    |
| g59       | 20    | BUFGCE/O        | PBlock         |           0 |             564 |   564 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_2/inst/tmp_259_reg_164545[31]_i_1_n_4                  |
| g60       | 21    | BUFGCE/O        | PBlock         |           0 |             453 |   453 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_2/inst/tmp_418_reg_161364[31]_i_1_n_4                  |
+-----------+-------+-----------------+----------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


168. Clock Region Cell Placement per Global Clock: Region X1Y11
---------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                              |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | BUFGCE_X0Y194* |        9109 |               0 | 9003 |     15 |   13 |    0 |  78 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1        |
| g1+       | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g8+       | 8     | BUFGCE/O        | BUFGCE_X0Y80*  |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                               |
| g9+       | 0     | BUFGCE/O        | BUFGCE_X0Y72*  |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1      |
| g11+      | 1     | BUFGCE/O        | BUFGCE_X0Y265* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                    |
| g14+      | 4     | BUFGCE/O        | BUFGCE_X0Y196* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/tck                                     |
| g21+      | 16    | BUFGCE/O        | BUFGCE_X0Y280* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/util_ds_buf_0/U0/BUFG_O[0]                                 |
| g22+      | 9     | BUFGCE/O        | BUFGCE_X0Y273* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clk_out1       |
| g57       | 15    | BUFGCE/O        | PBlock         |           0 |             261 |  261 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_2/inst/tmp211_reg_166270[31]_i_1_n_4                   |
| g58       | 18    | BUFGCE/O        | PBlock         |           0 |             144 |  144 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_2/inst/tmp52_reg_167025[31]_i_1_n_4                    |
| g59       | 20    | BUFGCE/O        | PBlock         |           0 |             386 |  386 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_2/inst/tmp_259_reg_164545[31]_i_1_n_4                  |
| g60       | 21    | BUFGCE/O        | PBlock         |           0 |             131 |  131 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_2/inst/tmp_418_reg_161364[31]_i_1_n_4                  |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


169. Clock Region Cell Placement per Global Clock: Region X2Y11
---------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF    | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                       |
+-----------+-------+-----------------+----------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | BUFGCE_X0Y194* |       13681 |               0 | 13549 |      1 |   23 |    0 | 108 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                 |
| g1+       | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK          |
| g8+       | 8     | BUFGCE/O        | BUFGCE_X0Y80*  |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                                        |
| g9+       | 0     | BUFGCE/O        | BUFGCE_X0Y72*  |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1               |
| g11+      | 1     | BUFGCE/O        | BUFGCE_X0Y265* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                             |
| g14+      | 4     | BUFGCE/O        | BUFGCE_X0Y196* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/tck                                              |
| g21+      | 16    | BUFGCE/O        | BUFGCE_X0Y280* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/util_ds_buf_0/U0/BUFG_O[0]                                          |
| g22+      | 9     | BUFGCE/O        | BUFGCE_X0Y273* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                |
| g54       | 11    | BUFGCE/O        | PBlock         |           0 |               2 |     2 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_2/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[397]_rep |
| g55       | 22    | BUFGCE/O        | PBlock         |           0 |               1 |     1 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_2/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[399]     |
| g56       | 5     | BUFGCE/O        | PBlock         |           0 |               1 |     1 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_2/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[401]     |
| g57       | 15    | BUFGCE/O        | PBlock         |           0 |             259 |   259 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_2/inst/tmp211_reg_166270[31]_i_1_n_4                            |
| g58       | 18    | BUFGCE/O        | PBlock         |           0 |             251 |   251 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_2/inst/tmp52_reg_167025[31]_i_1_n_4                             |
| g59       | 20    | BUFGCE/O        | PBlock         |           0 |             662 |   662 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_2/inst/tmp_259_reg_164545[31]_i_1_n_4                           |
| g60       | 21    | BUFGCE/O        | PBlock         |           0 |              80 |    80 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_2/inst/tmp_418_reg_161364[31]_i_1_n_4                           |
+-----------+-------+-----------------+----------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


170. Clock Region Cell Placement per Global Clock: Region X3Y11
---------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                         |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | BUFGCE_X0Y194* |        7689 |               0 | 7615 |      0 |    5 |    0 |  69 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                   |
| g1+       | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK            |
| g8+       | 8     | BUFGCE/O        | BUFGCE_X0Y80*  |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                                          |
| g9+       | 0     | BUFGCE/O        | BUFGCE_X0Y72*  |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                 |
| g11+      | 1     | BUFGCE/O        | BUFGCE_X0Y265* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                               |
| g14+      | 4     | BUFGCE/O        | BUFGCE_X0Y196* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/tck                                                |
| g21+      | 16    | BUFGCE/O        | BUFGCE_X0Y280* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/util_ds_buf_0/U0/BUFG_O[0]                                            |
| g22+      | 9     | BUFGCE/O        | BUFGCE_X0Y273* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                  |
| g52       | 23    | BUFGCE/O        | PBlock         |           0 |              66 |   66 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_2/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[394]_99[0] |
| g53       | 17    | BUFGCE/O        | PBlock         |           0 |              67 |   67 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_2/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[395][0]    |
| g54       | 11    | BUFGCE/O        | PBlock         |           0 |              56 |   56 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_2/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[397]_rep   |
| g55       | 22    | BUFGCE/O        | PBlock         |           0 |              57 |   57 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_2/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[399]       |
| g56       | 5     | BUFGCE/O        | PBlock         |           0 |              58 |   58 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_2/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[401]       |
| g57       | 15    | BUFGCE/O        | PBlock         |           0 |             221 |  221 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_2/inst/tmp211_reg_166270[31]_i_1_n_4                              |
| g58       | 18    | BUFGCE/O        | PBlock         |           0 |              64 |   64 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_2/inst/tmp52_reg_167025[31]_i_1_n_4                               |
| g59       | 20    | BUFGCE/O        | PBlock         |           0 |             527 |  527 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_2/inst/tmp_259_reg_164545[31]_i_1_n_4                             |
| g60       | 21    | BUFGCE/O        | PBlock         |           0 |             148 |  148 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_2/inst/tmp_418_reg_161364[31]_i_1_n_4                             |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


171. Clock Region Cell Placement per Global Clock: Region X4Y11
---------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF    | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                         |
+-----------+-------+-----------------+----------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | BUFGCE_X0Y194* |       10450 |               0 | 10345 |      0 |    9 |    0 |  96 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                   |
| g1+       | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK            |
| g8        | 8     | BUFGCE/O        | BUFGCE_X0Y80*  |           1 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    1 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                                          |
| g9+       | 0     | BUFGCE/O        | BUFGCE_X0Y72*  |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                 |
| g11+      | 1     | BUFGCE/O        | BUFGCE_X0Y265* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                               |
| g14+      | 4     | BUFGCE/O        | BUFGCE_X0Y196* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/tck                                                |
| g16       | 7     | BUFGCE/O        | BUFGCE_X0Y79*  |           0 |               1 |     0 |      0 |    0 |    0 |   0 |  0 |    1 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_pcie/inst/clk_out1                                             |
| g21       | 16    | BUFGCE/O        | BUFGCE_X0Y280* |           0 |               1 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   1 |       0 | pfm_top_i/static_region/base_clocking/util_ds_buf_0/U0/BUFG_O[0]                                            |
| g22+      | 9     | BUFGCE/O        | BUFGCE_X0Y273* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                  |
| g52       | 23    | BUFGCE/O        | PBlock         |           0 |             102 |   102 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_2/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[394]_99[0] |
| g53       | 17    | BUFGCE/O        | PBlock         |           0 |             105 |   105 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_2/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[395][0]    |
| g54       | 11    | BUFGCE/O        | PBlock         |           0 |              85 |    85 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_2/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[397]_rep   |
| g55       | 22    | BUFGCE/O        | PBlock         |           0 |             114 |   114 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_2/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[399]       |
| g56       | 5     | BUFGCE/O        | PBlock         |           0 |             119 |   119 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_2/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[401]       |
| g57       | 15    | BUFGCE/O        | PBlock         |           0 |             319 |   319 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_2/inst/tmp211_reg_166270[31]_i_1_n_4                              |
| g58       | 18    | BUFGCE/O        | PBlock         |           0 |             206 |   206 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_2/inst/tmp52_reg_167025[31]_i_1_n_4                               |
| g59       | 20    | BUFGCE/O        | PBlock         |           0 |             541 |   541 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_2/inst/tmp_259_reg_164545[31]_i_1_n_4                             |
| g60       | 21    | BUFGCE/O        | PBlock         |           0 |             157 |   157 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_2/inst/tmp_418_reg_161364[31]_i_1_n_4                             |
+-----------+-------+-----------------+----------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


172. Clock Region Cell Placement per Global Clock: Region X5Y11
---------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF    | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                         |
+-----------+-------+-----------------+----------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | BUFGCE_X0Y194* |       11223 |               0 | 11099 |      0 |    6 |    0 | 118 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                   |
| g1+       | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK            |
| g8+       | 8     | BUFGCE/O        | BUFGCE_X0Y80*  |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                                          |
| g9+       | 0     | BUFGCE/O        | BUFGCE_X0Y72*  |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                 |
| g11+      | 1     | BUFGCE/O        | BUFGCE_X0Y265* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                               |
| g14+      | 4     | BUFGCE/O        | BUFGCE_X0Y196* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/tck                                                |
| g16+      | 7     | BUFGCE/O        | BUFGCE_X0Y79*  |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_pcie/inst/clk_out1                                             |
| g21+      | 16    | BUFGCE/O        | BUFGCE_X0Y280* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/util_ds_buf_0/U0/BUFG_O[0]                                            |
| g22+      | 9     | BUFGCE/O        | BUFGCE_X0Y273* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                  |
| g52       | 23    | BUFGCE/O        | PBlock         |           0 |              77 |    77 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_2/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[394]_99[0] |
| g53       | 17    | BUFGCE/O        | PBlock         |           0 |              82 |    82 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_2/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[395][0]    |
| g54       | 11    | BUFGCE/O        | PBlock         |           0 |              94 |    94 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_2/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[397]_rep   |
| g55       | 22    | BUFGCE/O        | PBlock         |           0 |              94 |    94 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_2/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[399]       |
| g56       | 5     | BUFGCE/O        | PBlock         |           0 |             111 |   111 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_2/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[401]       |
| g57       | 15    | BUFGCE/O        | PBlock         |           0 |             432 |   432 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_2/inst/tmp211_reg_166270[31]_i_1_n_4                              |
| g58       | 18    | BUFGCE/O        | PBlock         |           0 |             210 |   210 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_2/inst/tmp52_reg_167025[31]_i_1_n_4                               |
| g59       | 20    | BUFGCE/O        | PBlock         |           0 |             636 |   636 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_2/inst/tmp_259_reg_164545[31]_i_1_n_4                             |
| g60       | 21    | BUFGCE/O        | PBlock         |           0 |             262 |   262 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_2/inst/tmp_418_reg_161364[31]_i_1_n_4                             |
+-----------+-------+-----------------+----------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


173. Clock Region Cell Placement per Global Clock: Region X6Y11
---------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF    | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                         |
+-----------+-------+-----------------+----------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | BUFGCE_X0Y194* |       11631 |               0 | 11550 |      0 |    4 |    0 |  77 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                   |
| g1        | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |          20 |               0 |    20 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK            |
| g8        | 8     | BUFGCE/O        | BUFGCE_X0Y80*  |          13 |               0 |    13 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                                          |
| g9+       | 0     | BUFGCE/O        | BUFGCE_X0Y72*  |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                 |
| g11+      | 1     | BUFGCE/O        | BUFGCE_X0Y265* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                               |
| g14+      | 4     | BUFGCE/O        | BUFGCE_X0Y196* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/tck                                                |
| g21+      | 16    | BUFGCE/O        | BUFGCE_X0Y280* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/util_ds_buf_0/U0/BUFG_O[0]                                            |
| g22+      | 9     | BUFGCE/O        | BUFGCE_X0Y273* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                  |
| g52       | 23    | BUFGCE/O        | PBlock         |           0 |             109 |   109 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_2/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[394]_99[0] |
| g53       | 17    | BUFGCE/O        | PBlock         |           0 |              89 |    89 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_2/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[395][0]    |
| g54       | 11    | BUFGCE/O        | PBlock         |           0 |              64 |    64 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_2/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[397]_rep   |
| g55       | 22    | BUFGCE/O        | PBlock         |           0 |              69 |    69 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_2/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[399]       |
| g56       | 5     | BUFGCE/O        | PBlock         |           0 |             100 |   100 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_2/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[401]       |
| g57       | 15    | BUFGCE/O        | PBlock         |           0 |             558 |   558 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_2/inst/tmp211_reg_166270[31]_i_1_n_4                              |
| g58       | 18    | BUFGCE/O        | PBlock         |           0 |             334 |   334 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_2/inst/tmp52_reg_167025[31]_i_1_n_4                               |
| g59       | 20    | BUFGCE/O        | PBlock         |           0 |            1080 |  1080 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_2/inst/tmp_259_reg_164545[31]_i_1_n_4                             |
| g60       | 21    | BUFGCE/O        | PBlock         |           0 |             176 |   176 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/inner_update_mm0_2/inst/tmp_418_reg_161364[31]_i_1_n_4                             |
+-----------+-------+-----------------+----------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


174. Clock Region Cell Placement per Global Clock: Region X7Y11
---------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                              |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
| g1        | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |        5287 |               0 | 5055 |    229 |    3 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g8        | 8     | BUFGCE/O        | BUFGCE_X0Y80*  |        4267 |               0 | 4219 |     36 |   12 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                               |
| g11       | 1     | BUFGCE/O        | BUFGCE_X0Y265* |          85 |               0 |   84 |      0 |    1 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                    |
| g12       | 3     | BUFGCE/O        | BUFGCE_X0Y243* |         563 |               0 |  537 |      6 |   20 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_scheduler/inst/clk_out1                             |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.


