{"Source Block": ["hdl/library/axi_ad9671/axi_ad9671.v@194:227@HdlStmFor", "\n  // channels\n\n  genvar n;\n  generate\n  for (n = 0; n < 8; n = n + 1) begin: g_channel\n  axi_ad9671_channel #(.CHANNEL_ID(n)) i_channel (\n    .adc_clk (adc_clk),\n    .adc_rst (adc_rst),\n    .adc_valid (adc_valid_s),\n    .adc_data (adc_data_s[n]),\n    .adc_or (adc_or_s[n]),\n    .adc_dfmt_valid (adc_valid[n]),\n    .adc_dfmt_data (adc_data[(n*16)+15:(n*16)]),\n    .adc_enable (adc_enable[n]),\n    .up_adc_pn_err (up_adc_pn_err_s[n]),\n    .up_adc_pn_oos (up_adc_pn_oos_s[n]),\n    .up_adc_or (up_adc_or_s[n]),\n    .up_rstn (up_rstn),\n    .up_clk (up_clk),\n    .up_wreq (up_wreq_s),\n    .up_waddr (up_waddr_s),\n    .up_wdata (up_wdata_s),\n    .up_wack (up_wack_s[n]),\n    .up_rreq (up_rreq_s),\n    .up_raddr (up_raddr_s),\n    .up_rdata (up_rdata_s[n]),\n    .up_rack (up_rack_s[n]));\n  end\n  endgenerate\n\n  // common processor control\n\n  up_adc_common #(\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[200, "  axi_ad9671_channel #(.CHANNEL_ID(n)) i_channel (\n"]], "Add": [[200, "  axi_ad9671_channel #(\n"], [200, "    .CHANNEL_ID(n)\n"], [200, "  ) i_channel (\n"]]}}