// Copyright (C) 1991-2010 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II"
// VERSION "Version 10.0 Build 218 06/27/2010 SJ Web Edition"

// DATE "01/04/2003 02:23:13"

// 
// Device: Altera EP4CE6E22C8 Package TQFP144
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module MC10 (
	RST,
	Clk,
	TAPE_IN,
	button,
	TAPE_OUT,
	SEG_SEL,
	LED,
	HEX_OUT,
	beep,
	R,
	G,
	B,
	HSYNC,
	VSYNC,
	audio,
	ps2_clk,
	ps2_data);
input 	RST;
input 	Clk;
input 	TAPE_IN;
input 	[3:0] button;
output 	TAPE_OUT;
output 	[3:0] SEG_SEL;
output 	[3:0] LED;
output 	[6:0] HEX_OUT;
output 	beep;
output 	R;
output 	G;
output 	B;
output 	HSYNC;
output 	VSYNC;
output 	audio;
input 	ps2_clk;
input 	ps2_data;

// Design Ports Information
// TAPE_OUT	=>  Location: PIN_3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SEG_SEL[0]	=>  Location: PIN_137,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SEG_SEL[1]	=>  Location: PIN_136,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SEG_SEL[2]	=>  Location: PIN_135,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SEG_SEL[3]	=>  Location: PIN_133,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LED[0]	=>  Location: PIN_87,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LED[1]	=>  Location: PIN_86,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LED[2]	=>  Location: PIN_85,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LED[3]	=>  Location: PIN_84,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX_OUT[0]	=>  Location: PIN_128,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX_OUT[1]	=>  Location: PIN_121,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX_OUT[2]	=>  Location: PIN_125,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX_OUT[3]	=>  Location: PIN_129,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX_OUT[4]	=>  Location: PIN_132,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX_OUT[5]	=>  Location: PIN_126,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX_OUT[6]	=>  Location: PIN_124,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// beep	=>  Location: PIN_110,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// R	=>  Location: PIN_106,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// G	=>  Location: PIN_105,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// B	=>  Location: PIN_104,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HSYNC	=>  Location: PIN_101,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VSYNC	=>  Location: PIN_103,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// audio	=>  Location: PIN_2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// TAPE_IN	=>  Location: PIN_1,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
// Clk	=>  Location: PIN_23,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
// RST	=>  Location: PIN_25,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
// button[3]	=>  Location: PIN_88,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
// button[2]	=>  Location: PIN_89,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
// button[0]	=>  Location: PIN_91,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
// button[1]	=>  Location: PIN_90,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
// ps2_clk	=>  Location: PIN_119,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
// ps2_data	=>  Location: PIN_120,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("TRS80_MC10_8_1200mv_0c_v_slow.sdo");
// synopsys translate_on

wire \multiHEX|frame_clk_inst|count[4]~23_combout ;
wire \multiHEX|frame_clk_inst|count[6]~27_combout ;
wire \multiHEX|frame_clk_inst|count[8]~31_combout ;
wire \multiHEX|frame_clk_inst|count[12]~39_combout ;
wire \multiHEX|frame_clk_inst|count[14]~43_combout ;
wire \multiHEX|frame_clk_inst|count[15]~45_combout ;
wire \CPU0|cpu01_inst|Add6~8_combout ;
wire \CPU0|cpu01_inst|Add6~10_combout ;
wire \CPU0|cpu01_inst|Add6~17 ;
wire \CPU0|cpu01_inst|Add7~4_combout ;
wire \CPU0|cpu01_inst|Add7~8_combout ;
wire \CPU0|cpu01_inst|Add7~10_combout ;
wire \CPU0|cpu01_inst|Add7~12_combout ;
wire \CPU0|cpu01_inst|Add2~2_combout ;
wire \CPU0|cpu01_inst|Add2~6_combout ;
wire \CPU0|cpu01_inst|Add2~12_combout ;
wire \CPU0|cpu01_inst|Add4~4_combout ;
wire \CPU0|cpu01_inst|Add4~6_combout ;
wire \CPU0|cpu01_inst|Add4~8_combout ;
wire \CPU0|cpu01_inst|Add4~12_combout ;
wire \CPU0|cpu01_inst|Add7~18_combout ;
wire \CPU0|cpu01_inst|Add7~20_combout ;
wire \CPU0|cpu01_inst|Add7~22_combout ;
wire \CPU0|cpu01_inst|Add7~24_combout ;
wire \CPU0|cpu01_inst|Add6~19 ;
wire \CPU0|cpu01_inst|Add6~18_combout ;
wire \CPU0|cpu01_inst|Add6~21 ;
wire \CPU0|cpu01_inst|Add6~20_combout ;
wire \CPU0|cpu01_inst|Add6~23 ;
wire \CPU0|cpu01_inst|Add6~22_combout ;
wire \CPU0|cpu01_inst|Add6~25 ;
wire \CPU0|cpu01_inst|Add6~24_combout ;
wire \CPU0|cpu01_inst|Add6~27 ;
wire \CPU0|cpu01_inst|Add6~26_combout ;
wire \CPU0|cpu01_inst|Add6~29 ;
wire \CPU0|cpu01_inst|Add6~28_combout ;
wire \CPU0|cpu01_inst|Add6~30_combout ;
wire \CPU0|cpu01_inst|Add2~24_combout ;
wire \CPU0|cpu01_inst|Add2~26_combout ;
wire \CPU0|cpu01_inst|Add2~28_combout ;
wire \CPU0|cpu01_inst|Add2~30_combout ;
wire \CPU0|cpu01_inst|Add4~20_combout ;
wire \CPU0|cpu01_inst|Add4~26_combout ;
wire \CPU0|cpu01_inst|Add4~28_combout ;
wire \CPU0|cpu01_inst|Add4~30_combout ;
wire \CPU0|Add0~29 ;
wire \CPU0|Add0~30_combout ;
wire \CPU0|cpu01_inst|pc[4]~24_combout ;
wire \CPU0|cpu01_inst|ea[8]~32_combout ;
wire \CPU0|cpu01_inst|pc[12]~40_combout ;
wire \CPU0|cpu01_inst|pc[14]~44_combout ;
wire \VDG|line_count[0]~10_combout ;
wire \VDG|line_count[5]~21_combout ;
wire \RAM_inst|altsyncram_component|auto_generated|ram_block1a7~portadataout ;
wire \VDG|col_count[4]~18_combout ;
wire \RAM_inst|altsyncram_component|auto_generated|ram_block1a10~portadataout ;
wire \RAM_inst|altsyncram_component|auto_generated|ram_block1a18~portadataout ;
wire \RAM_inst|altsyncram_component|auto_generated|ram_block1a16~portadataout ;
wire \RAM_inst|altsyncram_component|auto_generated|ram_block1a21 ;
wire \keyboard|keymapper_inst|Selector5~0_combout ;
wire \keyboard|keymapper_inst|Selector5~1_combout ;
wire \keyboard|keymapper_inst|Selector5~2_combout ;
wire \keyboard|keymapper_inst|Selector0~47_combout ;
wire \keyboard|keymapper_inst|Selector0~49_combout ;
wire \keyboard|keymapper_inst|Selector0~50_combout ;
wire \keyboard|keymapper_inst|Selector0~51_combout ;
wire \keyboard|keymapper_inst|Selector5~4_combout ;
wire \keyboard|keymapper_inst|Selector0~53_combout ;
wire \keyboard|keymapper_inst|Selector0~54_combout ;
wire \keyboard|keymapper_inst|Selector0~55_combout ;
wire \keyboard|keymapper_inst|Selector0~56_combout ;
wire \keyboard|keymapper_inst|Selector0~60_combout ;
wire \keyboard|keymapper_inst|Selector0~61_combout ;
wire \keyboard|keymapper_inst|Selector0~62_combout ;
wire \keyboard|keymapper_inst|Selector0~63_combout ;
wire \keyboard|keymapper_inst|Selector0~64_combout ;
wire \keyboard|keymapper_inst|Selector0~65_combout ;
wire \keyboard|keymapper_inst|Selector0~66_combout ;
wire \keyboard|keymapper_inst|Selector0~67_combout ;
wire \keyboard|keymapper_inst|Selector4~2_combout ;
wire \keyboard|keymapper_inst|Selector0~68_combout ;
wire \keyboard|keymapper_inst|Selector0~69_combout ;
wire \keyboard|keymapper_inst|Selector5~6_combout ;
wire \keyboard|keymapper_inst|Selector0~70_combout ;
wire \keyboard|keymapper_inst|Selector3~2_combout ;
wire \keyboard|keymapper_inst|Selector3~3_combout ;
wire \keyboard|keymapper_inst|Selector3~4_combout ;
wire \keyboard|keymapper_inst|Selector3~5_combout ;
wire \keyboard|keymapper_inst|Selector3~6_combout ;
wire \keyboard|keymapper_inst|Selector3~7_combout ;
wire \keyboard|keymapper_inst|Selector3~8_combout ;
wire \keyboard|keymapper_inst|Selector3~9_combout ;
wire \keyboard|keymapper_inst|Selector3~10_combout ;
wire \keyboard|keymapper_inst|Selector3~11_combout ;
wire \keyboard|keymapper_inst|Selector3~12_combout ;
wire \keyboard|keymapper_inst|Selector3~13_combout ;
wire \keyboard|keymapper_inst|Selector7~1_combout ;
wire \keyboard|keymapper_inst|Selector7~2_combout ;
wire \keyboard|keymapper_inst|caps~combout ;
wire \keyboard|keymapper_inst|Selector7~7_combout ;
wire \keyboard|keymapper_inst|Selector7~13_combout ;
wire \keyboard|keymapper_inst|Selector7~14_combout ;
wire \keyboard|keymapper_inst|Selector7~15_combout ;
wire \keyboard|keymapper_inst|Selector7~16_combout ;
wire \keyboard|keymapper_inst|Selector0~71_combout ;
wire \keyboard|keymapper_inst|Selector0~72_combout ;
wire \keyboard|keymapper_inst|Selector2~0_combout ;
wire \keyboard|keymapper_inst|Selector0~73_combout ;
wire \keyboard|keymapper_inst|Selector2~1_combout ;
wire \keyboard|keymapper_inst|Selector2~2_combout ;
wire \keyboard|keymapper_inst|Selector2~3_combout ;
wire \keyboard|keymapper_inst|Selector2~4_combout ;
wire \keyboard|keymapper_inst|Selector0~74_combout ;
wire \keyboard|keymapper_inst|Selector2~5_combout ;
wire \keyboard|keymapper_inst|Selector2~6_combout ;
wire \keyboard|keymapper_inst|Selector2~7_combout ;
wire \keyboard|keymapper_inst|Selector2~8_combout ;
wire \keyboard|keymapper_inst|Selector0~75_combout ;
wire \keyboard|keymapper_inst|Selector0~76_combout ;
wire \keyboard|keymapper_inst|Selector0~77_combout ;
wire \keyboard|keymapper_inst|Selector0~78_combout ;
wire \keyboard|keymapper_inst|Selector2~9_combout ;
wire \keyboard|keymapper_inst|Selector2~10_combout ;
wire \keyboard|keymapper_inst|Selector0~81_combout ;
wire \keyboard|keymapper_inst|Selector1~1_combout ;
wire \keyboard|keymapper_inst|Selector1~2_combout ;
wire \keyboard|keymapper_inst|Selector1~3_combout ;
wire \keyboard|keymapper_inst|Selector0~82_combout ;
wire \keyboard|keymapper_inst|Selector0~83_combout ;
wire \keyboard|keymapper_inst|Selector0~84_combout ;
wire \keyboard|keymapper_inst|Selector0~85_combout ;
wire \keyboard|keymapper_inst|Selector0~87_combout ;
wire \keyboard|keymapper_inst|Selector0~92_combout ;
wire \keyboard|control_key~q ;
wire \keyboard|keymapper_inst|Selector6~2_combout ;
wire \keyboard|keymapper_inst|Selector6~3_combout ;
wire \keyboard|keymapper_inst|Selector6~4_combout ;
wire \keyboard|keymapper_inst|Selector6~5_combout ;
wire \keyboard|keymapper_inst|Selector6~6_combout ;
wire \keyboard|keymapper_inst|Selector6~7_combout ;
wire \keyboard|keymapper_inst|Selector6~8_combout ;
wire \keyboard|keymapper_inst|Selector6~9_combout ;
wire \keyboard|keymapper_inst|Selector6~10_combout ;
wire \keyboard|keymapper_inst|Selector6~11_combout ;
wire \keyboard|keymapper_inst|Selector6~12_combout ;
wire \keyboard|keymapper_inst|Selector6~13_combout ;
wire \keyboard|keymapper_inst|Selector6~14_combout ;
wire \keyboard|keymapper_inst|Selector6~15_combout ;
wire \keyboard|keymapper_inst|Selector6~17_combout ;
wire \keyboard|keymapper_inst|Selector6~18_combout ;
wire \keyboard|keymapper_inst|Selector6~19_combout ;
wire \multiHEX|hex_inst_3|WideOr5~0_combout ;
wire \CPU0|cpu01_inst|Selector23~1_combout ;
wire \CPU0|cpu01_inst|state.pulx_lo_state~q ;
wire \CPU0|cpu01_inst|Selector23~2_combout ;
wire \CPU0|cpu01_inst|Selector23~3_combout ;
wire \CPU0|cpu01_inst|WideOr142~0_combout ;
wire \CPU0|cpu01_inst|WideOr174~0_combout ;
wire \CPU0|cpu01_inst|Selector11~0_combout ;
wire \CPU0|cpu01_inst|Selector12~14_combout ;
wire \keyboard|Equal6~0_combout ;
wire \keyboard|Equal5~1_combout ;
wire \keyboard|scan_code[1]~1_combout ;
wire \keyboard|Selector12~0_combout ;
wire \VDG|E4~0_combout ;
wire \VDG|next_R~0_combout ;
wire \VDG|next_G~0_combout ;
wire \VDG|next_B~1_combout ;
wire \VDG|always1~2_combout ;
wire \CPU0|cpu01_inst|WideOr27~0_combout ;
wire \CPU0|cpu01_inst|WideOr50~0_combout ;
wire \CPU0|cpu01_inst|Selector255~4_combout ;
wire \CPU0|cpu01_inst|Selector255~5_combout ;
wire \CPU0|cpu01_inst|Selector255~6_combout ;
wire \CPU0|cpu01_inst|Selector256~2_combout ;
wire \CPU0|cpu01_inst|WideOr26~0_combout ;
wire \CPU0|cpu01_inst|Selector253~7_combout ;
wire \CPU0|cpu01_inst|Selector253~8_combout ;
wire \CPU0|cpu01_inst|WideOr59~0_combout ;
wire \CPU0|cpu01_inst|Selector257~0_combout ;
wire \CPU0|cpu01_inst|Selector290~0_combout ;
wire \CPU0|cpu01_inst|Selector148~0_combout ;
wire \CPU0|cpu01_inst|Selector260~0_combout ;
wire \CPU0|cpu01_inst|WideOr61~0_combout ;
wire \CPU0|cpu01_inst|WideOr60~0_combout ;
wire \CPU0|cpu01_inst|WideNor13~2_combout ;
wire \CPU0|cpu01_inst|right_ctrl~1_combout ;
wire \CPU0|cpu01_inst|WideNor13~4_combout ;
wire \CPU0|cpu01_inst|WideNor13~7_combout ;
wire \CPU0|cpu01_inst|Selector153~0_combout ;
wire \CPU0|cpu01_inst|Selector164~0_combout ;
wire \CPU0|cpu01_inst|daa_reg~2_combout ;
wire \CPU0|cpu01_inst|Selector262~0_combout ;
wire \CPU0|cpu01_inst|WideNor14~combout ;
wire \CPU0|cpu01_inst|Selector172~8_combout ;
wire \CPU0|cpu01_inst|Selector279~2_combout ;
wire \CPU0|cpu01_inst|Selector279~3_combout ;
wire \CPU0|cpu01_inst|Selector279~4_combout ;
wire \CPU0|cpu01_inst|Selector181~1_combout ;
wire \CPU0|cpu01_inst|WideOr18~1_combout ;
wire \CPU0|cpu01_inst|Selector180~0_combout ;
wire \CPU0|cpu01_inst|Selector228~1_combout ;
wire \CPU0|cpu01_inst|Selector282~2_combout ;
wire \CPU0|iMEM|REGS[86][0]~q ;
wire \CPU0|iMEM|REGS[90][0]~q ;
wire \CPU0|iMEM|REGS[82][0]~q ;
wire \CPU0|iMEM|Mux7~0_combout ;
wire \CPU0|iMEM|REGS[94][0]~q ;
wire \CPU0|iMEM|Mux7~1_combout ;
wire \CPU0|iMEM|REGS[89][0]~q ;
wire \CPU0|iMEM|REGS[85][0]~q ;
wire \CPU0|iMEM|REGS[81][0]~q ;
wire \CPU0|iMEM|Mux7~2_combout ;
wire \CPU0|iMEM|REGS[93][0]~q ;
wire \CPU0|iMEM|Mux7~3_combout ;
wire \CPU0|iMEM|REGS[84][0]~q ;
wire \CPU0|iMEM|REGS[88][0]~q ;
wire \CPU0|iMEM|REGS[80][0]~q ;
wire \CPU0|iMEM|Mux7~4_combout ;
wire \CPU0|iMEM|REGS[92][0]~q ;
wire \CPU0|iMEM|Mux7~5_combout ;
wire \CPU0|iMEM|Mux7~6_combout ;
wire \CPU0|iMEM|REGS[91][0]~q ;
wire \CPU0|iMEM|REGS[87][0]~q ;
wire \CPU0|iMEM|REGS[83][0]~q ;
wire \CPU0|iMEM|Mux7~7_combout ;
wire \CPU0|iMEM|REGS[95][0]~q ;
wire \CPU0|iMEM|Mux7~8_combout ;
wire \CPU0|iMEM|Mux7~9_combout ;
wire \CPU0|iMEM|REGS[102][0]~q ;
wire \CPU0|iMEM|REGS[101][0]~q ;
wire \CPU0|iMEM|REGS[100][0]~q ;
wire \CPU0|iMEM|Mux7~10_combout ;
wire \CPU0|iMEM|REGS[103][0]~q ;
wire \CPU0|iMEM|Mux7~11_combout ;
wire \CPU0|iMEM|REGS[98][0]~q ;
wire \CPU0|iMEM|REGS[96][0]~q ;
wire \CPU0|iMEM|Mux7~14_combout ;
wire \CPU0|iMEM|REGS[109][0]~q ;
wire \CPU0|iMEM|REGS[74][0]~q ;
wire \CPU0|iMEM|REGS[73][0]~q ;
wire \CPU0|iMEM|REGS[72][0]~q ;
wire \CPU0|iMEM|Mux7~20_combout ;
wire \CPU0|iMEM|REGS[75][0]~q ;
wire \CPU0|iMEM|Mux7~21_combout ;
wire \CPU0|iMEM|REGS[69][0]~q ;
wire \CPU0|iMEM|REGS[70][0]~q ;
wire \CPU0|iMEM|REGS[68][0]~q ;
wire \CPU0|iMEM|Mux7~22_combout ;
wire \CPU0|iMEM|REGS[71][0]~q ;
wire \CPU0|iMEM|Mux7~23_combout ;
wire \CPU0|iMEM|REGS[66][0]~q ;
wire \CPU0|iMEM|REGS[65][0]~q ;
wire \CPU0|iMEM|REGS[64][0]~q ;
wire \CPU0|iMEM|Mux7~24_combout ;
wire \CPU0|iMEM|REGS[67][0]~q ;
wire \CPU0|iMEM|Mux7~25_combout ;
wire \CPU0|iMEM|Mux7~26_combout ;
wire \CPU0|iMEM|REGS[77][0]~q ;
wire \CPU0|iMEM|REGS[78][0]~q ;
wire \CPU0|iMEM|REGS[76][0]~q ;
wire \CPU0|iMEM|Mux7~27_combout ;
wire \CPU0|iMEM|REGS[79][0]~q ;
wire \CPU0|iMEM|Mux7~28_combout ;
wire \CPU0|iMEM|Mux7~29_combout ;
wire \CPU0|iMEM|REGS[117][0]~q ;
wire \CPU0|iMEM|REGS[121][0]~q ;
wire \CPU0|iMEM|REGS[113][0]~q ;
wire \CPU0|iMEM|Mux7~31_combout ;
wire \CPU0|iMEM|REGS[125][0]~q ;
wire \CPU0|iMEM|Mux7~32_combout ;
wire \CPU0|iMEM|REGS[116][0]~q ;
wire \CPU0|iMEM|REGS[123][0]~q ;
wire \CPU0|iMEM|REGS[38][0]~q ;
wire \CPU0|iMEM|REGS[37][0]~q ;
wire \CPU0|iMEM|REGS[36][0]~q ;
wire \CPU0|iMEM|Mux7~42_combout ;
wire \CPU0|iMEM|REGS[39][0]~q ;
wire \CPU0|iMEM|Mux7~43_combout ;
wire \CPU0|iMEM|REGS[41][0]~q ;
wire \CPU0|iMEM|REGS[42][0]~q ;
wire \CPU0|iMEM|REGS[40][0]~q ;
wire \CPU0|iMEM|Mux7~44_combout ;
wire \CPU0|iMEM|REGS[43][0]~q ;
wire \CPU0|iMEM|Mux7~45_combout ;
wire \CPU0|iMEM|REGS[33][0]~q ;
wire \CPU0|iMEM|REGS[34][0]~q ;
wire \CPU0|iMEM|REGS[32][0]~q ;
wire \CPU0|iMEM|Mux7~46_combout ;
wire \CPU0|iMEM|REGS[35][0]~q ;
wire \CPU0|iMEM|Mux7~47_combout ;
wire \CPU0|iMEM|Mux7~48_combout ;
wire \CPU0|iMEM|REGS[46][0]~q ;
wire \CPU0|iMEM|REGS[45][0]~q ;
wire \CPU0|iMEM|REGS[44][0]~q ;
wire \CPU0|iMEM|Mux7~49_combout ;
wire \CPU0|iMEM|REGS[47][0]~q ;
wire \CPU0|iMEM|Mux7~50_combout ;
wire \CPU0|iMEM|Mux7~51_combout ;
wire \CPU0|iMEM|REGS[22][0]~q ;
wire \CPU0|iMEM|REGS[26][0]~q ;
wire \CPU0|iMEM|REGS[18][0]~q ;
wire \CPU0|iMEM|Mux7~52_combout ;
wire \CPU0|iMEM|REGS[30][0]~q ;
wire \CPU0|iMEM|Mux7~53_combout ;
wire \CPU0|iMEM|REGS[25][0]~q ;
wire \CPU0|iMEM|REGS[21][0]~q ;
wire \CPU0|iMEM|REGS[17][0]~q ;
wire \CPU0|iMEM|Mux7~54_combout ;
wire \CPU0|iMEM|REGS[29][0]~q ;
wire \CPU0|iMEM|Mux7~55_combout ;
wire \CPU0|iMEM|REGS[20][0]~q ;
wire \CPU0|iMEM|REGS[24][0]~q ;
wire \CPU0|iMEM|REGS[16][0]~q ;
wire \CPU0|iMEM|Mux7~56_combout ;
wire \CPU0|iMEM|REGS[28][0]~q ;
wire \CPU0|iMEM|Mux7~57_combout ;
wire \CPU0|iMEM|Mux7~58_combout ;
wire \CPU0|iMEM|REGS[27][0]~q ;
wire \CPU0|iMEM|REGS[23][0]~q ;
wire \CPU0|iMEM|REGS[19][0]~q ;
wire \CPU0|iMEM|Mux7~59_combout ;
wire \CPU0|iMEM|REGS[31][0]~q ;
wire \CPU0|iMEM|Mux7~60_combout ;
wire \CPU0|iMEM|Mux7~61_combout ;
wire \CPU0|iMEM|REGS[10][0]~q ;
wire \CPU0|iMEM|REGS[9][0]~q ;
wire \CPU0|iMEM|REGS[8][0]~q ;
wire \CPU0|iMEM|Mux7~62_combout ;
wire \CPU0|iMEM|REGS[11][0]~q ;
wire \CPU0|iMEM|Mux7~63_combout ;
wire \CPU0|iMEM|REGS[5][0]~q ;
wire \CPU0|iMEM|REGS[6][0]~q ;
wire \CPU0|iMEM|REGS[4][0]~q ;
wire \CPU0|iMEM|Mux7~64_combout ;
wire \CPU0|iMEM|REGS[7][0]~q ;
wire \CPU0|iMEM|Mux7~65_combout ;
wire \CPU0|iMEM|REGS[2][0]~q ;
wire \CPU0|iMEM|REGS[1][0]~q ;
wire \CPU0|iMEM|REGS[0][0]~q ;
wire \CPU0|iMEM|Mux7~66_combout ;
wire \CPU0|iMEM|REGS[3][0]~q ;
wire \CPU0|iMEM|Mux7~67_combout ;
wire \CPU0|iMEM|Mux7~68_combout ;
wire \CPU0|iMEM|REGS[13][0]~q ;
wire \CPU0|iMEM|REGS[14][0]~q ;
wire \CPU0|iMEM|REGS[12][0]~q ;
wire \CPU0|iMEM|Mux7~69_combout ;
wire \CPU0|iMEM|REGS[15][0]~q ;
wire \CPU0|iMEM|Mux7~70_combout ;
wire \CPU0|iMEM|Mux7~71_combout ;
wire \CPU0|iMEM|Mux7~72_combout ;
wire \CPU0|iMEM|REGS[53][0]~q ;
wire \CPU0|iMEM|REGS[57][0]~q ;
wire \CPU0|iMEM|REGS[49][0]~q ;
wire \CPU0|iMEM|Mux7~73_combout ;
wire \CPU0|iMEM|REGS[61][0]~q ;
wire \CPU0|iMEM|Mux7~74_combout ;
wire \CPU0|iMEM|REGS[58][0]~q ;
wire \CPU0|iMEM|REGS[54][0]~q ;
wire \CPU0|iMEM|REGS[50][0]~q ;
wire \CPU0|iMEM|Mux7~75_combout ;
wire \CPU0|iMEM|REGS[62][0]~q ;
wire \CPU0|iMEM|Mux7~76_combout ;
wire \CPU0|iMEM|REGS[56][0]~q ;
wire \CPU0|iMEM|REGS[52][0]~q ;
wire \CPU0|iMEM|REGS[48][0]~q ;
wire \CPU0|iMEM|Mux7~77_combout ;
wire \CPU0|iMEM|REGS[60][0]~q ;
wire \CPU0|iMEM|Mux7~78_combout ;
wire \CPU0|iMEM|Mux7~79_combout ;
wire \CPU0|iMEM|REGS[55][0]~q ;
wire \CPU0|iMEM|REGS[59][0]~q ;
wire \CPU0|iMEM|REGS[51][0]~q ;
wire \CPU0|iMEM|Mux7~80_combout ;
wire \CPU0|iMEM|REGS[63][0]~q ;
wire \CPU0|iMEM|Mux7~81_combout ;
wire \CPU0|iMEM|Mux7~82_combout ;
wire \CPU0|iMEM|Mux7~83_combout ;
wire \CPU0|Equal0~4_combout ;
wire \CPU0|data_in[0]~4_combout ;
wire \CPU0|data_in[0]~5_combout ;
wire \CPU0|data_in[0]~6_combout ;
wire \CPU0|Equal1~0_combout ;
wire \CPU0|data_in[0]~7_combout ;
wire \CPU0|data_in[0]~8_combout ;
wire \CPU0|data_in[0]~9_combout ;
wire \CPU0|data_in[0]~10_combout ;
wire \CPU0|cpu01_inst|WideOr55~0_combout ;
wire \CPU0|cpu01_inst|Selector165~4_combout ;
wire \CPU0|cpu01_inst|Selector173~15_combout ;
wire \CPU0|cpu01_inst|Selector173~16_combout ;
wire \CPU0|cpu01_inst|Selector181~4_combout ;
wire \CPU0|cpu01_inst|Selector181~5_combout ;
wire \CPU0|cpu01_inst|Selector181~8_combout ;
wire \CPU0|cpu01_inst|Selector181~10_combout ;
wire \CPU0|cpu01_inst|Selector181~11_combout ;
wire \CPU0|cpu01_inst|Selector174~3_combout ;
wire \CPU0|cpu01_inst|Selector127~1_combout ;
wire \CPU0|cpu01_inst|Selector179~0_combout ;
wire \CPU0|cpu01_inst|Selector179~1_combout ;
wire \CPU0|cpu01_inst|Selector178~0_combout ;
wire \CPU0|cpu01_inst|Selector178~1_combout ;
wire \CPU0|cpu01_inst|Selector178~4_combout ;
wire \CPU0|cpu01_inst|Selector177~3_combout ;
wire \CPU0|cpu01_inst|Selector127~2_combout ;
wire \CPU0|cpu01_inst|Selector175~3_combout ;
wire \CPU0|cpu01_inst|Selector175~4_combout ;
wire \CPU0|cpu01_inst|Selector175~5_combout ;
wire \CPU0|cpu01_inst|Selector175~6_combout ;
wire \CPU0|cpu01_inst|Selector127~3_combout ;
wire \CPU0|cpu01_inst|nmi_ack~q ;
wire \CPU0|irq_ocf~2_combout ;
wire \CPU0|irq_ocf~6_combout ;
wire \CPU0|Equal9~0_combout ;
wire \CPU0|Equal9~1_combout ;
wire \CPU0|Equal9~2_combout ;
wire \CPU0|Equal9~3_combout ;
wire \CPU0|Equal9~4_combout ;
wire \CPU0|Equal10~14_combout ;
wire \CPU0|Equal10~15_combout ;
wire \CPU0|Equal10~16_combout ;
wire \CPU0|Equal10~17_combout ;
wire \CPU0|Equal10~20_combout ;
wire \CPU0|Equal10~21_combout ;
wire \CPU0|Equal10~22_combout ;
wire \CPU0|cpu01_inst|state~82_combout ;
wire \CPU0|cpu01_inst|Selector130~0_combout ;
wire \CPU0|cpu01_inst|Selector130~1_combout ;
wire \CPU0|cpu01_inst|Selector113~0_combout ;
wire \CPU0|cpu01_inst|Selector241~1_combout ;
wire \CPU0|cpu01_inst|temppc~0_combout ;
wire \CPU0|cpu01_inst|Selector32~0_combout ;
wire \CPU0|cpu01_inst|Selector32~1_combout ;
wire \CPU0|data_in~14_combout ;
wire \CPU0|data_in~15_combout ;
wire \CPU0|data_in~16_combout ;
wire \CPU0|data_in~17_combout ;
wire \CPU0|data_in~18_combout ;
wire \CPU0|data_in~19_combout ;
wire \CPU0|iMEM|REGS[86][7]~q ;
wire \CPU0|iMEM|REGS[90][7]~q ;
wire \CPU0|iMEM|REGS[82][7]~q ;
wire \CPU0|iMEM|Mux0~0_combout ;
wire \CPU0|iMEM|REGS[94][7]~q ;
wire \CPU0|iMEM|Mux0~1_combout ;
wire \CPU0|iMEM|REGS[89][7]~q ;
wire \CPU0|iMEM|REGS[85][7]~q ;
wire \CPU0|iMEM|REGS[81][7]~q ;
wire \CPU0|iMEM|Mux0~2_combout ;
wire \CPU0|iMEM|REGS[93][7]~q ;
wire \CPU0|iMEM|Mux0~3_combout ;
wire \CPU0|iMEM|REGS[84][7]~q ;
wire \CPU0|iMEM|REGS[88][7]~q ;
wire \CPU0|iMEM|REGS[80][7]~q ;
wire \CPU0|iMEM|Mux0~4_combout ;
wire \CPU0|iMEM|REGS[92][7]~q ;
wire \CPU0|iMEM|Mux0~5_combout ;
wire \CPU0|iMEM|Mux0~6_combout ;
wire \CPU0|iMEM|REGS[91][7]~q ;
wire \CPU0|iMEM|REGS[87][7]~q ;
wire \CPU0|iMEM|REGS[83][7]~q ;
wire \CPU0|iMEM|Mux0~7_combout ;
wire \CPU0|iMEM|REGS[95][7]~q ;
wire \CPU0|iMEM|Mux0~8_combout ;
wire \CPU0|iMEM|Mux0~9_combout ;
wire \CPU0|iMEM|REGS[102][7]~q ;
wire \CPU0|iMEM|REGS[101][7]~q ;
wire \CPU0|iMEM|REGS[100][7]~q ;
wire \CPU0|iMEM|Mux0~10_combout ;
wire \CPU0|iMEM|REGS[103][7]~q ;
wire \CPU0|iMEM|Mux0~11_combout ;
wire \CPU0|iMEM|REGS[105][7]~q ;
wire \CPU0|iMEM|REGS[106][7]~q ;
wire \CPU0|iMEM|REGS[104][7]~q ;
wire \CPU0|iMEM|Mux0~12_combout ;
wire \CPU0|iMEM|REGS[107][7]~q ;
wire \CPU0|iMEM|Mux0~13_combout ;
wire \CPU0|iMEM|REGS[97][7]~q ;
wire \CPU0|iMEM|REGS[98][7]~q ;
wire \CPU0|iMEM|REGS[96][7]~q ;
wire \CPU0|iMEM|Mux0~14_combout ;
wire \CPU0|iMEM|REGS[99][7]~q ;
wire \CPU0|iMEM|Mux0~15_combout ;
wire \CPU0|iMEM|Mux0~16_combout ;
wire \CPU0|iMEM|REGS[110][7]~q ;
wire \CPU0|iMEM|REGS[109][7]~q ;
wire \CPU0|iMEM|REGS[108][7]~q ;
wire \CPU0|iMEM|Mux0~17_combout ;
wire \CPU0|iMEM|REGS[111][7]~q ;
wire \CPU0|iMEM|Mux0~18_combout ;
wire \CPU0|iMEM|Mux0~19_combout ;
wire \CPU0|iMEM|REGS[74][7]~q ;
wire \CPU0|iMEM|REGS[73][7]~q ;
wire \CPU0|iMEM|REGS[72][7]~q ;
wire \CPU0|iMEM|Mux0~20_combout ;
wire \CPU0|iMEM|REGS[75][7]~q ;
wire \CPU0|iMEM|Mux0~21_combout ;
wire \CPU0|iMEM|REGS[69][7]~q ;
wire \CPU0|iMEM|REGS[70][7]~q ;
wire \CPU0|iMEM|REGS[68][7]~q ;
wire \CPU0|iMEM|Mux0~22_combout ;
wire \CPU0|iMEM|REGS[71][7]~q ;
wire \CPU0|iMEM|Mux0~23_combout ;
wire \CPU0|iMEM|REGS[66][7]~q ;
wire \CPU0|iMEM|REGS[65][7]~q ;
wire \CPU0|iMEM|REGS[64][7]~q ;
wire \CPU0|iMEM|Mux0~24_combout ;
wire \CPU0|iMEM|REGS[67][7]~q ;
wire \CPU0|iMEM|Mux0~25_combout ;
wire \CPU0|iMEM|Mux0~26_combout ;
wire \CPU0|iMEM|REGS[77][7]~q ;
wire \CPU0|iMEM|REGS[78][7]~q ;
wire \CPU0|iMEM|REGS[76][7]~q ;
wire \CPU0|iMEM|Mux0~27_combout ;
wire \CPU0|iMEM|REGS[79][7]~q ;
wire \CPU0|iMEM|Mux0~28_combout ;
wire \CPU0|iMEM|Mux0~29_combout ;
wire \CPU0|iMEM|Mux0~30_combout ;
wire \CPU0|iMEM|REGS[117][7]~q ;
wire \CPU0|iMEM|REGS[121][7]~q ;
wire \CPU0|iMEM|REGS[113][7]~q ;
wire \CPU0|iMEM|Mux0~31_combout ;
wire \CPU0|iMEM|REGS[125][7]~q ;
wire \CPU0|iMEM|Mux0~32_combout ;
wire \CPU0|iMEM|REGS[122][7]~q ;
wire \CPU0|iMEM|REGS[118][7]~q ;
wire \CPU0|iMEM|REGS[114][7]~q ;
wire \CPU0|iMEM|Mux0~33_combout ;
wire \CPU0|iMEM|REGS[126][7]~q ;
wire \CPU0|iMEM|Mux0~34_combout ;
wire \CPU0|iMEM|REGS[120][7]~q ;
wire \CPU0|iMEM|REGS[116][7]~q ;
wire \CPU0|iMEM|REGS[112][7]~q ;
wire \CPU0|iMEM|Mux0~35_combout ;
wire \CPU0|iMEM|REGS[124][7]~q ;
wire \CPU0|iMEM|Mux0~36_combout ;
wire \CPU0|iMEM|Mux0~37_combout ;
wire \CPU0|iMEM|REGS[119][7]~q ;
wire \CPU0|iMEM|REGS[123][7]~q ;
wire \CPU0|iMEM|REGS[115][7]~q ;
wire \CPU0|iMEM|Mux0~38_combout ;
wire \CPU0|iMEM|REGS[127][7]~q ;
wire \CPU0|iMEM|Mux0~39_combout ;
wire \CPU0|iMEM|Mux0~40_combout ;
wire \CPU0|iMEM|Mux0~41_combout ;
wire \CPU0|iMEM|REGS[38][7]~q ;
wire \CPU0|iMEM|REGS[37][7]~q ;
wire \CPU0|iMEM|REGS[36][7]~q ;
wire \CPU0|iMEM|Mux0~42_combout ;
wire \CPU0|iMEM|REGS[39][7]~q ;
wire \CPU0|iMEM|Mux0~43_combout ;
wire \CPU0|iMEM|REGS[41][7]~q ;
wire \CPU0|iMEM|REGS[42][7]~q ;
wire \CPU0|iMEM|REGS[40][7]~q ;
wire \CPU0|iMEM|Mux0~44_combout ;
wire \CPU0|iMEM|REGS[43][7]~q ;
wire \CPU0|iMEM|Mux0~45_combout ;
wire \CPU0|iMEM|REGS[33][7]~q ;
wire \CPU0|iMEM|REGS[34][7]~q ;
wire \CPU0|iMEM|REGS[32][7]~q ;
wire \CPU0|iMEM|Mux0~46_combout ;
wire \CPU0|iMEM|REGS[35][7]~q ;
wire \CPU0|iMEM|Mux0~47_combout ;
wire \CPU0|iMEM|Mux0~48_combout ;
wire \CPU0|iMEM|REGS[46][7]~q ;
wire \CPU0|iMEM|REGS[45][7]~q ;
wire \CPU0|iMEM|REGS[44][7]~q ;
wire \CPU0|iMEM|Mux0~49_combout ;
wire \CPU0|iMEM|REGS[47][7]~q ;
wire \CPU0|iMEM|Mux0~50_combout ;
wire \CPU0|iMEM|Mux0~51_combout ;
wire \CPU0|iMEM|REGS[24][7]~q ;
wire \CPU0|iMEM|REGS[16][7]~q ;
wire \CPU0|iMEM|Mux0~56_combout ;
wire \CPU0|iMEM|REGS[10][7]~q ;
wire \CPU0|iMEM|REGS[9][7]~q ;
wire \CPU0|iMEM|REGS[8][7]~q ;
wire \CPU0|iMEM|Mux0~62_combout ;
wire \CPU0|iMEM|REGS[11][7]~q ;
wire \CPU0|iMEM|Mux0~63_combout ;
wire \CPU0|iMEM|REGS[5][7]~q ;
wire \CPU0|iMEM|REGS[6][7]~q ;
wire \CPU0|iMEM|REGS[4][7]~q ;
wire \CPU0|iMEM|Mux0~64_combout ;
wire \CPU0|iMEM|REGS[7][7]~q ;
wire \CPU0|iMEM|Mux0~65_combout ;
wire \CPU0|iMEM|REGS[2][7]~q ;
wire \CPU0|iMEM|REGS[1][7]~q ;
wire \CPU0|iMEM|REGS[0][7]~q ;
wire \CPU0|iMEM|Mux0~66_combout ;
wire \CPU0|iMEM|REGS[3][7]~q ;
wire \CPU0|iMEM|Mux0~67_combout ;
wire \CPU0|iMEM|Mux0~68_combout ;
wire \CPU0|iMEM|REGS[13][7]~q ;
wire \CPU0|iMEM|REGS[14][7]~q ;
wire \CPU0|iMEM|REGS[12][7]~q ;
wire \CPU0|iMEM|Mux0~69_combout ;
wire \CPU0|iMEM|REGS[15][7]~q ;
wire \CPU0|iMEM|Mux0~70_combout ;
wire \CPU0|iMEM|Mux0~71_combout ;
wire \CPU0|iMEM|REGS[53][7]~q ;
wire \CPU0|iMEM|REGS[57][7]~q ;
wire \CPU0|iMEM|REGS[49][7]~q ;
wire \CPU0|iMEM|Mux0~73_combout ;
wire \CPU0|iMEM|REGS[61][7]~q ;
wire \CPU0|iMEM|Mux0~74_combout ;
wire \CPU0|iMEM|REGS[54][7]~q ;
wire \CPU0|iMEM|REGS[50][7]~q ;
wire \CPU0|iMEM|Mux0~75_combout ;
wire \CPU0|iMEM|REGS[52][7]~q ;
wire \CPU0|cpu01_inst|Selector33~0_combout ;
wire \CPU0|cpu01_inst|Selector33~1_combout ;
wire \CPU0|iMEM|REGS[90][6]~q ;
wire \CPU0|iMEM|REGS[82][6]~q ;
wire \CPU0|iMEM|Mux1~0_combout ;
wire \CPU0|iMEM|REGS[89][6]~q ;
wire \CPU0|iMEM|REGS[85][6]~q ;
wire \CPU0|iMEM|REGS[81][6]~q ;
wire \CPU0|iMEM|Mux1~2_combout ;
wire \CPU0|iMEM|REGS[93][6]~q ;
wire \CPU0|iMEM|Mux1~3_combout ;
wire \CPU0|iMEM|REGS[84][6]~q ;
wire \CPU0|iMEM|REGS[88][6]~q ;
wire \CPU0|iMEM|REGS[80][6]~q ;
wire \CPU0|iMEM|Mux1~4_combout ;
wire \CPU0|iMEM|REGS[92][6]~q ;
wire \CPU0|iMEM|Mux1~5_combout ;
wire \CPU0|iMEM|Mux1~6_combout ;
wire \CPU0|iMEM|REGS[105][6]~q ;
wire \CPU0|iMEM|REGS[106][6]~q ;
wire \CPU0|iMEM|REGS[104][6]~q ;
wire \CPU0|iMEM|Mux1~12_combout ;
wire \CPU0|iMEM|REGS[107][6]~q ;
wire \CPU0|iMEM|Mux1~13_combout ;
wire \CPU0|iMEM|REGS[98][6]~q ;
wire \CPU0|iMEM|REGS[96][6]~q ;
wire \CPU0|iMEM|Mux1~14_combout ;
wire \CPU0|iMEM|REGS[109][6]~q ;
wire \CPU0|iMEM|REGS[108][6]~q ;
wire \CPU0|iMEM|Mux1~17_combout ;
wire \CPU0|iMEM|REGS[73][6]~q ;
wire \CPU0|iMEM|REGS[72][6]~q ;
wire \CPU0|iMEM|Mux1~20_combout ;
wire \CPU0|iMEM|REGS[69][6]~q ;
wire \CPU0|iMEM|REGS[70][6]~q ;
wire \CPU0|iMEM|REGS[68][6]~q ;
wire \CPU0|iMEM|Mux1~22_combout ;
wire \CPU0|iMEM|REGS[71][6]~q ;
wire \CPU0|iMEM|Mux1~23_combout ;
wire \CPU0|iMEM|REGS[65][6]~q ;
wire \CPU0|iMEM|REGS[64][6]~q ;
wire \CPU0|iMEM|Mux1~24_combout ;
wire \CPU0|iMEM|REGS[77][6]~q ;
wire \CPU0|iMEM|REGS[78][6]~q ;
wire \CPU0|iMEM|REGS[76][6]~q ;
wire \CPU0|iMEM|Mux1~27_combout ;
wire \CPU0|iMEM|REGS[79][6]~q ;
wire \CPU0|iMEM|Mux1~28_combout ;
wire \CPU0|iMEM|REGS[117][6]~q ;
wire \CPU0|iMEM|REGS[121][6]~q ;
wire \CPU0|iMEM|REGS[113][6]~q ;
wire \CPU0|iMEM|Mux1~31_combout ;
wire \CPU0|iMEM|REGS[125][6]~q ;
wire \CPU0|iMEM|Mux1~32_combout ;
wire \CPU0|iMEM|REGS[118][6]~q ;
wire \CPU0|iMEM|REGS[114][6]~q ;
wire \CPU0|iMEM|Mux1~33_combout ;
wire \CPU0|iMEM|REGS[120][6]~q ;
wire \CPU0|iMEM|REGS[116][6]~q ;
wire \CPU0|iMEM|REGS[112][6]~q ;
wire \CPU0|iMEM|Mux1~35_combout ;
wire \CPU0|iMEM|REGS[124][6]~q ;
wire \CPU0|iMEM|Mux1~36_combout ;
wire \CPU0|iMEM|REGS[38][6]~q ;
wire \CPU0|iMEM|REGS[37][6]~q ;
wire \CPU0|iMEM|REGS[36][6]~q ;
wire \CPU0|iMEM|Mux1~42_combout ;
wire \CPU0|iMEM|REGS[39][6]~q ;
wire \CPU0|iMEM|Mux1~43_combout ;
wire \CPU0|iMEM|REGS[41][6]~q ;
wire \CPU0|iMEM|REGS[42][6]~q ;
wire \CPU0|iMEM|REGS[40][6]~q ;
wire \CPU0|iMEM|Mux1~44_combout ;
wire \CPU0|iMEM|REGS[43][6]~q ;
wire \CPU0|iMEM|Mux1~45_combout ;
wire \CPU0|iMEM|REGS[33][6]~q ;
wire \CPU0|iMEM|REGS[34][6]~q ;
wire \CPU0|iMEM|REGS[32][6]~q ;
wire \CPU0|iMEM|Mux1~46_combout ;
wire \CPU0|iMEM|REGS[35][6]~q ;
wire \CPU0|iMEM|Mux1~47_combout ;
wire \CPU0|iMEM|Mux1~48_combout ;
wire \CPU0|iMEM|REGS[46][6]~q ;
wire \CPU0|iMEM|REGS[45][6]~q ;
wire \CPU0|iMEM|REGS[44][6]~q ;
wire \CPU0|iMEM|Mux1~49_combout ;
wire \CPU0|iMEM|REGS[47][6]~q ;
wire \CPU0|iMEM|Mux1~50_combout ;
wire \CPU0|iMEM|Mux1~51_combout ;
wire \CPU0|iMEM|REGS[22][6]~q ;
wire \CPU0|iMEM|REGS[26][6]~q ;
wire \CPU0|iMEM|REGS[18][6]~q ;
wire \CPU0|iMEM|Mux1~52_combout ;
wire \CPU0|iMEM|REGS[30][6]~q ;
wire \CPU0|iMEM|Mux1~53_combout ;
wire \CPU0|iMEM|REGS[25][6]~q ;
wire \CPU0|iMEM|REGS[21][6]~q ;
wire \CPU0|iMEM|REGS[17][6]~q ;
wire \CPU0|iMEM|Mux1~54_combout ;
wire \CPU0|iMEM|REGS[29][6]~q ;
wire \CPU0|iMEM|Mux1~55_combout ;
wire \CPU0|iMEM|REGS[20][6]~q ;
wire \CPU0|iMEM|REGS[24][6]~q ;
wire \CPU0|iMEM|REGS[16][6]~q ;
wire \CPU0|iMEM|Mux1~56_combout ;
wire \CPU0|iMEM|REGS[28][6]~q ;
wire \CPU0|iMEM|Mux1~57_combout ;
wire \CPU0|iMEM|Mux1~58_combout ;
wire \CPU0|iMEM|REGS[27][6]~q ;
wire \CPU0|iMEM|REGS[23][6]~q ;
wire \CPU0|iMEM|REGS[19][6]~q ;
wire \CPU0|iMEM|Mux1~59_combout ;
wire \CPU0|iMEM|REGS[31][6]~q ;
wire \CPU0|iMEM|Mux1~60_combout ;
wire \CPU0|iMEM|Mux1~61_combout ;
wire \CPU0|iMEM|REGS[10][6]~q ;
wire \CPU0|iMEM|REGS[9][6]~q ;
wire \CPU0|iMEM|REGS[8][6]~q ;
wire \CPU0|iMEM|Mux1~62_combout ;
wire \CPU0|iMEM|REGS[11][6]~q ;
wire \CPU0|iMEM|Mux1~63_combout ;
wire \CPU0|iMEM|REGS[5][6]~q ;
wire \CPU0|iMEM|REGS[6][6]~q ;
wire \CPU0|iMEM|REGS[4][6]~q ;
wire \CPU0|iMEM|Mux1~64_combout ;
wire \CPU0|iMEM|REGS[7][6]~q ;
wire \CPU0|iMEM|Mux1~65_combout ;
wire \CPU0|iMEM|REGS[2][6]~q ;
wire \CPU0|iMEM|REGS[1][6]~q ;
wire \CPU0|iMEM|REGS[0][6]~q ;
wire \CPU0|iMEM|Mux1~66_combout ;
wire \CPU0|iMEM|REGS[3][6]~q ;
wire \CPU0|iMEM|Mux1~67_combout ;
wire \CPU0|iMEM|Mux1~68_combout ;
wire \CPU0|iMEM|REGS[13][6]~q ;
wire \CPU0|iMEM|REGS[14][6]~q ;
wire \CPU0|iMEM|REGS[12][6]~q ;
wire \CPU0|iMEM|Mux1~69_combout ;
wire \CPU0|iMEM|REGS[15][6]~q ;
wire \CPU0|iMEM|Mux1~70_combout ;
wire \CPU0|iMEM|Mux1~71_combout ;
wire \CPU0|iMEM|Mux1~72_combout ;
wire \CPU0|iMEM|REGS[53][6]~q ;
wire \CPU0|iMEM|REGS[57][6]~q ;
wire \CPU0|iMEM|REGS[49][6]~q ;
wire \CPU0|iMEM|Mux1~73_combout ;
wire \CPU0|iMEM|REGS[61][6]~q ;
wire \CPU0|iMEM|Mux1~74_combout ;
wire \CPU0|iMEM|REGS[58][6]~q ;
wire \CPU0|iMEM|REGS[54][6]~q ;
wire \CPU0|iMEM|REGS[50][6]~q ;
wire \CPU0|iMEM|Mux1~75_combout ;
wire \CPU0|iMEM|REGS[62][6]~q ;
wire \CPU0|iMEM|Mux1~76_combout ;
wire \CPU0|iMEM|REGS[56][6]~q ;
wire \CPU0|iMEM|REGS[52][6]~q ;
wire \CPU0|iMEM|REGS[48][6]~q ;
wire \CPU0|iMEM|Mux1~77_combout ;
wire \CPU0|iMEM|REGS[60][6]~q ;
wire \CPU0|iMEM|Mux1~78_combout ;
wire \CPU0|iMEM|Mux1~79_combout ;
wire \CPU0|iMEM|REGS[55][6]~q ;
wire \CPU0|iMEM|REGS[59][6]~q ;
wire \CPU0|iMEM|REGS[51][6]~q ;
wire \CPU0|iMEM|Mux1~80_combout ;
wire \CPU0|iMEM|REGS[63][6]~q ;
wire \CPU0|iMEM|Mux1~81_combout ;
wire \CPU0|iMEM|Mux1~82_combout ;
wire \CPU0|iMEM|Mux1~83_combout ;
wire \CPU0|cpu01_inst|Selector34~0_combout ;
wire \CPU0|cpu01_inst|Selector34~1_combout ;
wire \CPU0|cpu01_inst|tempof[5]~2_combout ;
wire \CPU0|data_in~30_combout ;
wire \CPU0|data_in~31_combout ;
wire \CPU0|data_in~32_combout ;
wire \CPU0|data_in~33_combout ;
wire \CPU0|data_in~34_combout ;
wire \CPU0|iMEM|REGS[90][5]~q ;
wire \CPU0|iMEM|REGS[82][5]~q ;
wire \CPU0|iMEM|Mux2~0_combout ;
wire \CPU0|iMEM|REGS[89][5]~q ;
wire \CPU0|iMEM|REGS[85][5]~q ;
wire \CPU0|iMEM|REGS[81][5]~q ;
wire \CPU0|iMEM|Mux2~2_combout ;
wire \CPU0|iMEM|REGS[93][5]~q ;
wire \CPU0|iMEM|Mux2~3_combout ;
wire \CPU0|iMEM|REGS[91][5]~q ;
wire \CPU0|iMEM|REGS[87][5]~q ;
wire \CPU0|iMEM|REGS[83][5]~q ;
wire \CPU0|iMEM|Mux2~7_combout ;
wire \CPU0|iMEM|REGS[95][5]~q ;
wire \CPU0|iMEM|Mux2~8_combout ;
wire \CPU0|iMEM|REGS[102][5]~q ;
wire \CPU0|iMEM|REGS[101][5]~q ;
wire \CPU0|iMEM|REGS[100][5]~q ;
wire \CPU0|iMEM|Mux2~10_combout ;
wire \CPU0|iMEM|REGS[103][5]~q ;
wire \CPU0|iMEM|Mux2~11_combout ;
wire \CPU0|iMEM|REGS[105][5]~q ;
wire \CPU0|iMEM|REGS[106][5]~q ;
wire \CPU0|iMEM|REGS[104][5]~q ;
wire \CPU0|iMEM|Mux2~12_combout ;
wire \CPU0|iMEM|REGS[107][5]~q ;
wire \CPU0|iMEM|Mux2~13_combout ;
wire \CPU0|iMEM|REGS[97][5]~q ;
wire \CPU0|iMEM|REGS[98][5]~q ;
wire \CPU0|iMEM|REGS[96][5]~q ;
wire \CPU0|iMEM|Mux2~14_combout ;
wire \CPU0|iMEM|REGS[99][5]~q ;
wire \CPU0|iMEM|Mux2~15_combout ;
wire \CPU0|iMEM|Mux2~16_combout ;
wire \CPU0|iMEM|REGS[110][5]~q ;
wire \CPU0|iMEM|REGS[109][5]~q ;
wire \CPU0|iMEM|REGS[108][5]~q ;
wire \CPU0|iMEM|Mux2~17_combout ;
wire \CPU0|iMEM|REGS[111][5]~q ;
wire \CPU0|iMEM|Mux2~18_combout ;
wire \CPU0|iMEM|Mux2~19_combout ;
wire \CPU0|iMEM|REGS[65][5]~q ;
wire \CPU0|iMEM|REGS[64][5]~q ;
wire \CPU0|iMEM|Mux2~24_combout ;
wire \CPU0|iMEM|REGS[78][5]~q ;
wire \CPU0|iMEM|REGS[76][5]~q ;
wire \CPU0|iMEM|Mux2~27_combout ;
wire \CPU0|iMEM|REGS[121][5]~q ;
wire \CPU0|iMEM|REGS[113][5]~q ;
wire \CPU0|iMEM|Mux2~31_combout ;
wire \CPU0|iMEM|REGS[122][5]~q ;
wire \CPU0|iMEM|REGS[120][5]~q ;
wire \CPU0|iMEM|REGS[116][5]~q ;
wire \CPU0|iMEM|REGS[112][5]~q ;
wire \CPU0|iMEM|Mux2~35_combout ;
wire \CPU0|iMEM|REGS[124][5]~q ;
wire \CPU0|iMEM|Mux2~36_combout ;
wire \CPU0|iMEM|REGS[119][5]~q ;
wire \CPU0|iMEM|REGS[123][5]~q ;
wire \CPU0|iMEM|REGS[115][5]~q ;
wire \CPU0|iMEM|Mux2~38_combout ;
wire \CPU0|iMEM|REGS[127][5]~q ;
wire \CPU0|iMEM|Mux2~39_combout ;
wire \CPU0|iMEM|REGS[38][5]~q ;
wire \CPU0|iMEM|REGS[37][5]~q ;
wire \CPU0|iMEM|REGS[36][5]~q ;
wire \CPU0|iMEM|Mux2~42_combout ;
wire \CPU0|iMEM|REGS[39][5]~q ;
wire \CPU0|iMEM|Mux2~43_combout ;
wire \CPU0|iMEM|REGS[41][5]~q ;
wire \CPU0|iMEM|REGS[42][5]~q ;
wire \CPU0|iMEM|REGS[40][5]~q ;
wire \CPU0|iMEM|Mux2~44_combout ;
wire \CPU0|iMEM|REGS[43][5]~q ;
wire \CPU0|iMEM|Mux2~45_combout ;
wire \CPU0|iMEM|REGS[33][5]~q ;
wire \CPU0|iMEM|REGS[34][5]~q ;
wire \CPU0|iMEM|REGS[32][5]~q ;
wire \CPU0|iMEM|Mux2~46_combout ;
wire \CPU0|iMEM|REGS[35][5]~q ;
wire \CPU0|iMEM|Mux2~47_combout ;
wire \CPU0|iMEM|Mux2~48_combout ;
wire \CPU0|iMEM|REGS[46][5]~q ;
wire \CPU0|iMEM|REGS[45][5]~q ;
wire \CPU0|iMEM|REGS[44][5]~q ;
wire \CPU0|iMEM|Mux2~49_combout ;
wire \CPU0|iMEM|REGS[47][5]~q ;
wire \CPU0|iMEM|Mux2~50_combout ;
wire \CPU0|iMEM|Mux2~51_combout ;
wire \CPU0|iMEM|REGS[22][5]~q ;
wire \CPU0|iMEM|REGS[26][5]~q ;
wire \CPU0|iMEM|REGS[18][5]~q ;
wire \CPU0|iMEM|Mux2~52_combout ;
wire \CPU0|iMEM|REGS[30][5]~q ;
wire \CPU0|iMEM|Mux2~53_combout ;
wire \CPU0|iMEM|REGS[27][5]~q ;
wire \CPU0|iMEM|REGS[10][5]~q ;
wire \CPU0|iMEM|REGS[9][5]~q ;
wire \CPU0|iMEM|REGS[8][5]~q ;
wire \CPU0|iMEM|Mux2~62_combout ;
wire \CPU0|iMEM|REGS[11][5]~q ;
wire \CPU0|iMEM|Mux2~63_combout ;
wire \CPU0|iMEM|REGS[5][5]~q ;
wire \CPU0|iMEM|REGS[6][5]~q ;
wire \CPU0|iMEM|REGS[4][5]~q ;
wire \CPU0|iMEM|Mux2~64_combout ;
wire \CPU0|iMEM|REGS[7][5]~q ;
wire \CPU0|iMEM|Mux2~65_combout ;
wire \CPU0|iMEM|REGS[2][5]~q ;
wire \CPU0|iMEM|REGS[1][5]~q ;
wire \CPU0|iMEM|REGS[0][5]~q ;
wire \CPU0|iMEM|Mux2~66_combout ;
wire \CPU0|iMEM|REGS[3][5]~q ;
wire \CPU0|iMEM|Mux2~67_combout ;
wire \CPU0|iMEM|Mux2~68_combout ;
wire \CPU0|iMEM|REGS[13][5]~q ;
wire \CPU0|iMEM|REGS[14][5]~q ;
wire \CPU0|iMEM|REGS[12][5]~q ;
wire \CPU0|iMEM|Mux2~69_combout ;
wire \CPU0|iMEM|REGS[15][5]~q ;
wire \CPU0|iMEM|Mux2~70_combout ;
wire \CPU0|iMEM|Mux2~71_combout ;
wire \CPU0|iMEM|REGS[57][5]~q ;
wire \CPU0|iMEM|REGS[49][5]~q ;
wire \CPU0|iMEM|Mux2~73_combout ;
wire \CPU0|iMEM|REGS[58][5]~q ;
wire \CPU0|iMEM|REGS[55][5]~q ;
wire \CPU0|iMEM|REGS[59][5]~q ;
wire \CPU0|iMEM|REGS[51][5]~q ;
wire \CPU0|iMEM|Mux2~80_combout ;
wire \CPU0|iMEM|REGS[63][5]~q ;
wire \CPU0|iMEM|Mux2~81_combout ;
wire \CPU0|data_in~38_combout ;
wire \CPU0|data_in~39_combout ;
wire \CPU0|data_in~40_combout ;
wire \CPU0|data_in~41_combout ;
wire \CPU0|data_in~42_combout ;
wire \CPU0|data_in~43_combout ;
wire \CPU0|data_in~44_combout ;
wire \CPU0|iMEM|REGS[86][4]~q ;
wire \CPU0|iMEM|REGS[90][4]~q ;
wire \CPU0|iMEM|REGS[82][4]~q ;
wire \CPU0|iMEM|Mux3~0_combout ;
wire \CPU0|iMEM|REGS[94][4]~q ;
wire \CPU0|iMEM|Mux3~1_combout ;
wire \CPU0|iMEM|REGS[89][4]~q ;
wire \CPU0|iMEM|REGS[85][4]~q ;
wire \CPU0|iMEM|REGS[81][4]~q ;
wire \CPU0|iMEM|Mux3~2_combout ;
wire \CPU0|iMEM|REGS[93][4]~q ;
wire \CPU0|iMEM|Mux3~3_combout ;
wire \CPU0|iMEM|REGS[88][4]~q ;
wire \CPU0|iMEM|REGS[80][4]~q ;
wire \CPU0|iMEM|Mux3~4_combout ;
wire \CPU0|iMEM|REGS[91][4]~q ;
wire \CPU0|iMEM|REGS[102][4]~q ;
wire \CPU0|iMEM|REGS[101][4]~q ;
wire \CPU0|iMEM|REGS[100][4]~q ;
wire \CPU0|iMEM|Mux3~10_combout ;
wire \CPU0|iMEM|REGS[103][4]~q ;
wire \CPU0|iMEM|Mux3~11_combout ;
wire \CPU0|iMEM|REGS[105][4]~q ;
wire \CPU0|iMEM|REGS[106][4]~q ;
wire \CPU0|iMEM|REGS[104][4]~q ;
wire \CPU0|iMEM|Mux3~12_combout ;
wire \CPU0|iMEM|REGS[107][4]~q ;
wire \CPU0|iMEM|Mux3~13_combout ;
wire \CPU0|iMEM|REGS[97][4]~q ;
wire \CPU0|iMEM|REGS[98][4]~q ;
wire \CPU0|iMEM|REGS[96][4]~q ;
wire \CPU0|iMEM|Mux3~14_combout ;
wire \CPU0|iMEM|REGS[99][4]~q ;
wire \CPU0|iMEM|Mux3~15_combout ;
wire \CPU0|iMEM|Mux3~16_combout ;
wire \CPU0|iMEM|REGS[110][4]~q ;
wire \CPU0|iMEM|REGS[109][4]~q ;
wire \CPU0|iMEM|REGS[108][4]~q ;
wire \CPU0|iMEM|Mux3~17_combout ;
wire \CPU0|iMEM|REGS[111][4]~q ;
wire \CPU0|iMEM|Mux3~18_combout ;
wire \CPU0|iMEM|Mux3~19_combout ;
wire \CPU0|iMEM|REGS[74][4]~q ;
wire \CPU0|iMEM|REGS[73][4]~q ;
wire \CPU0|iMEM|REGS[72][4]~q ;
wire \CPU0|iMEM|Mux3~20_combout ;
wire \CPU0|iMEM|REGS[75][4]~q ;
wire \CPU0|iMEM|Mux3~21_combout ;
wire \CPU0|iMEM|REGS[69][4]~q ;
wire \CPU0|iMEM|REGS[70][4]~q ;
wire \CPU0|iMEM|REGS[68][4]~q ;
wire \CPU0|iMEM|Mux3~22_combout ;
wire \CPU0|iMEM|REGS[71][4]~q ;
wire \CPU0|iMEM|Mux3~23_combout ;
wire \CPU0|iMEM|REGS[66][4]~q ;
wire \CPU0|iMEM|REGS[65][4]~q ;
wire \CPU0|iMEM|REGS[64][4]~q ;
wire \CPU0|iMEM|Mux3~24_combout ;
wire \CPU0|iMEM|REGS[67][4]~q ;
wire \CPU0|iMEM|Mux3~25_combout ;
wire \CPU0|iMEM|Mux3~26_combout ;
wire \CPU0|iMEM|REGS[77][4]~q ;
wire \CPU0|iMEM|REGS[78][4]~q ;
wire \CPU0|iMEM|REGS[76][4]~q ;
wire \CPU0|iMEM|Mux3~27_combout ;
wire \CPU0|iMEM|REGS[79][4]~q ;
wire \CPU0|iMEM|Mux3~28_combout ;
wire \CPU0|iMEM|Mux3~29_combout ;
wire \CPU0|iMEM|Mux3~30_combout ;
wire \CPU0|iMEM|REGS[121][4]~q ;
wire \CPU0|iMEM|REGS[113][4]~q ;
wire \CPU0|iMEM|Mux3~31_combout ;
wire \CPU0|iMEM|REGS[118][4]~q ;
wire \CPU0|iMEM|REGS[114][4]~q ;
wire \CPU0|iMEM|Mux3~33_combout ;
wire \CPU0|iMEM|REGS[120][4]~q ;
wire \CPU0|iMEM|REGS[116][4]~q ;
wire \CPU0|iMEM|REGS[112][4]~q ;
wire \CPU0|iMEM|Mux3~35_combout ;
wire \CPU0|iMEM|REGS[124][4]~q ;
wire \CPU0|iMEM|Mux3~36_combout ;
wire \CPU0|iMEM|REGS[123][4]~q ;
wire \CPU0|iMEM|REGS[38][4]~q ;
wire \CPU0|iMEM|REGS[37][4]~q ;
wire \CPU0|iMEM|REGS[36][4]~q ;
wire \CPU0|iMEM|Mux3~42_combout ;
wire \CPU0|iMEM|REGS[39][4]~q ;
wire \CPU0|iMEM|Mux3~43_combout ;
wire \CPU0|iMEM|REGS[41][4]~q ;
wire \CPU0|iMEM|REGS[42][4]~q ;
wire \CPU0|iMEM|REGS[40][4]~q ;
wire \CPU0|iMEM|Mux3~44_combout ;
wire \CPU0|iMEM|REGS[43][4]~q ;
wire \CPU0|iMEM|Mux3~45_combout ;
wire \CPU0|iMEM|REGS[33][4]~q ;
wire \CPU0|iMEM|REGS[34][4]~q ;
wire \CPU0|iMEM|REGS[32][4]~q ;
wire \CPU0|iMEM|Mux3~46_combout ;
wire \CPU0|iMEM|REGS[35][4]~q ;
wire \CPU0|iMEM|Mux3~47_combout ;
wire \CPU0|iMEM|Mux3~48_combout ;
wire \CPU0|iMEM|REGS[46][4]~q ;
wire \CPU0|iMEM|REGS[45][4]~q ;
wire \CPU0|iMEM|REGS[44][4]~q ;
wire \CPU0|iMEM|Mux3~49_combout ;
wire \CPU0|iMEM|REGS[47][4]~q ;
wire \CPU0|iMEM|Mux3~50_combout ;
wire \CPU0|iMEM|Mux3~51_combout ;
wire \CPU0|iMEM|REGS[22][4]~q ;
wire \CPU0|iMEM|REGS[26][4]~q ;
wire \CPU0|iMEM|REGS[18][4]~q ;
wire \CPU0|iMEM|Mux3~52_combout ;
wire \CPU0|iMEM|REGS[30][4]~q ;
wire \CPU0|iMEM|Mux3~53_combout ;
wire \CPU0|iMEM|REGS[25][4]~q ;
wire \CPU0|iMEM|REGS[21][4]~q ;
wire \CPU0|iMEM|REGS[17][4]~q ;
wire \CPU0|iMEM|Mux3~54_combout ;
wire \CPU0|iMEM|REGS[29][4]~q ;
wire \CPU0|iMEM|Mux3~55_combout ;
wire \CPU0|iMEM|REGS[20][4]~q ;
wire \CPU0|iMEM|REGS[24][4]~q ;
wire \CPU0|iMEM|REGS[16][4]~q ;
wire \CPU0|iMEM|Mux3~56_combout ;
wire \CPU0|iMEM|REGS[28][4]~q ;
wire \CPU0|iMEM|Mux3~57_combout ;
wire \CPU0|iMEM|Mux3~58_combout ;
wire \CPU0|iMEM|REGS[27][4]~q ;
wire \CPU0|iMEM|REGS[23][4]~q ;
wire \CPU0|iMEM|REGS[19][4]~q ;
wire \CPU0|iMEM|Mux3~59_combout ;
wire \CPU0|iMEM|REGS[31][4]~q ;
wire \CPU0|iMEM|Mux3~60_combout ;
wire \CPU0|iMEM|Mux3~61_combout ;
wire \CPU0|iMEM|REGS[10][4]~q ;
wire \CPU0|iMEM|REGS[9][4]~q ;
wire \CPU0|iMEM|REGS[8][4]~q ;
wire \CPU0|iMEM|Mux3~62_combout ;
wire \CPU0|iMEM|REGS[11][4]~q ;
wire \CPU0|iMEM|Mux3~63_combout ;
wire \CPU0|iMEM|REGS[5][4]~q ;
wire \CPU0|iMEM|REGS[6][4]~q ;
wire \CPU0|iMEM|REGS[4][4]~q ;
wire \CPU0|iMEM|Mux3~64_combout ;
wire \CPU0|iMEM|REGS[7][4]~q ;
wire \CPU0|iMEM|Mux3~65_combout ;
wire \CPU0|iMEM|REGS[2][4]~q ;
wire \CPU0|iMEM|REGS[1][4]~q ;
wire \CPU0|iMEM|REGS[0][4]~q ;
wire \CPU0|iMEM|Mux3~66_combout ;
wire \CPU0|iMEM|REGS[3][4]~q ;
wire \CPU0|iMEM|Mux3~67_combout ;
wire \CPU0|iMEM|Mux3~68_combout ;
wire \CPU0|iMEM|REGS[13][4]~q ;
wire \CPU0|iMEM|REGS[14][4]~q ;
wire \CPU0|iMEM|REGS[12][4]~q ;
wire \CPU0|iMEM|Mux3~69_combout ;
wire \CPU0|iMEM|REGS[15][4]~q ;
wire \CPU0|iMEM|Mux3~70_combout ;
wire \CPU0|iMEM|Mux3~71_combout ;
wire \CPU0|iMEM|Mux3~72_combout ;
wire \CPU0|iMEM|REGS[53][4]~q ;
wire \CPU0|iMEM|REGS[57][4]~q ;
wire \CPU0|iMEM|REGS[49][4]~q ;
wire \CPU0|iMEM|Mux3~73_combout ;
wire \CPU0|iMEM|REGS[61][4]~q ;
wire \CPU0|iMEM|Mux3~74_combout ;
wire \CPU0|iMEM|REGS[58][4]~q ;
wire \CPU0|iMEM|REGS[54][4]~q ;
wire \CPU0|iMEM|REGS[50][4]~q ;
wire \CPU0|iMEM|Mux3~75_combout ;
wire \CPU0|iMEM|REGS[62][4]~q ;
wire \CPU0|iMEM|Mux3~76_combout ;
wire \CPU0|iMEM|REGS[56][4]~q ;
wire \CPU0|iMEM|REGS[52][4]~q ;
wire \CPU0|iMEM|REGS[48][4]~q ;
wire \CPU0|iMEM|Mux3~77_combout ;
wire \CPU0|iMEM|REGS[60][4]~q ;
wire \CPU0|iMEM|Mux3~78_combout ;
wire \CPU0|iMEM|Mux3~79_combout ;
wire \CPU0|iMEM|REGS[55][4]~q ;
wire \CPU0|iMEM|REGS[59][4]~q ;
wire \CPU0|iMEM|REGS[51][4]~q ;
wire \CPU0|iMEM|Mux3~80_combout ;
wire \CPU0|iMEM|REGS[63][4]~q ;
wire \CPU0|iMEM|Mux3~81_combout ;
wire \CPU0|iMEM|Mux3~82_combout ;
wire \CPU0|iMEM|Mux3~83_combout ;
wire \CPU0|cpu01_inst|Selector36~0_combout ;
wire \CPU0|cpu01_inst|Selector36~1_combout ;
wire \CPU0|data_in~49_combout ;
wire \CPU0|data_in~50_combout ;
wire \CPU0|data_in~51_combout ;
wire \CPU0|data_in~52_combout ;
wire \CPU0|data_in~53_combout ;
wire \CPU0|data_in~55_combout ;
wire \CPU0|iMEM|REGS[86][3]~q ;
wire \CPU0|iMEM|REGS[90][3]~q ;
wire \CPU0|iMEM|REGS[82][3]~q ;
wire \CPU0|iMEM|Mux4~0_combout ;
wire \CPU0|iMEM|REGS[94][3]~q ;
wire \CPU0|iMEM|Mux4~1_combout ;
wire \CPU0|iMEM|REGS[89][3]~q ;
wire \CPU0|iMEM|REGS[85][3]~q ;
wire \CPU0|iMEM|REGS[81][3]~q ;
wire \CPU0|iMEM|Mux4~2_combout ;
wire \CPU0|iMEM|REGS[93][3]~q ;
wire \CPU0|iMEM|Mux4~3_combout ;
wire \CPU0|iMEM|REGS[84][3]~q ;
wire \CPU0|iMEM|REGS[88][3]~q ;
wire \CPU0|iMEM|REGS[80][3]~q ;
wire \CPU0|iMEM|Mux4~4_combout ;
wire \CPU0|iMEM|REGS[92][3]~q ;
wire \CPU0|iMEM|Mux4~5_combout ;
wire \CPU0|iMEM|Mux4~6_combout ;
wire \CPU0|iMEM|REGS[91][3]~q ;
wire \CPU0|iMEM|REGS[87][3]~q ;
wire \CPU0|iMEM|REGS[83][3]~q ;
wire \CPU0|iMEM|Mux4~7_combout ;
wire \CPU0|iMEM|REGS[95][3]~q ;
wire \CPU0|iMEM|Mux4~8_combout ;
wire \CPU0|iMEM|Mux4~9_combout ;
wire \CPU0|iMEM|REGS[102][3]~q ;
wire \CPU0|iMEM|REGS[101][3]~q ;
wire \CPU0|iMEM|REGS[100][3]~q ;
wire \CPU0|iMEM|Mux4~10_combout ;
wire \CPU0|iMEM|REGS[103][3]~q ;
wire \CPU0|iMEM|Mux4~11_combout ;
wire \CPU0|iMEM|REGS[105][3]~q ;
wire \CPU0|iMEM|REGS[106][3]~q ;
wire \CPU0|iMEM|REGS[104][3]~q ;
wire \CPU0|iMEM|Mux4~12_combout ;
wire \CPU0|iMEM|REGS[107][3]~q ;
wire \CPU0|iMEM|Mux4~13_combout ;
wire \CPU0|iMEM|REGS[97][3]~q ;
wire \CPU0|iMEM|REGS[98][3]~q ;
wire \CPU0|iMEM|REGS[96][3]~q ;
wire \CPU0|iMEM|Mux4~14_combout ;
wire \CPU0|iMEM|REGS[99][3]~q ;
wire \CPU0|iMEM|Mux4~15_combout ;
wire \CPU0|iMEM|Mux4~16_combout ;
wire \CPU0|iMEM|REGS[110][3]~q ;
wire \CPU0|iMEM|REGS[109][3]~q ;
wire \CPU0|iMEM|REGS[108][3]~q ;
wire \CPU0|iMEM|Mux4~17_combout ;
wire \CPU0|iMEM|REGS[111][3]~q ;
wire \CPU0|iMEM|Mux4~18_combout ;
wire \CPU0|iMEM|Mux4~19_combout ;
wire \CPU0|iMEM|REGS[73][3]~q ;
wire \CPU0|iMEM|REGS[72][3]~q ;
wire \CPU0|iMEM|Mux4~20_combout ;
wire \CPU0|iMEM|REGS[69][3]~q ;
wire \CPU0|iMEM|REGS[70][3]~q ;
wire \CPU0|iMEM|REGS[68][3]~q ;
wire \CPU0|iMEM|Mux4~22_combout ;
wire \CPU0|iMEM|REGS[71][3]~q ;
wire \CPU0|iMEM|Mux4~23_combout ;
wire \CPU0|iMEM|REGS[66][3]~q ;
wire \CPU0|iMEM|REGS[65][3]~q ;
wire \CPU0|iMEM|REGS[64][3]~q ;
wire \CPU0|iMEM|Mux4~24_combout ;
wire \CPU0|iMEM|REGS[67][3]~q ;
wire \CPU0|iMEM|Mux4~25_combout ;
wire \CPU0|iMEM|Mux4~26_combout ;
wire \CPU0|iMEM|REGS[78][3]~q ;
wire \CPU0|iMEM|REGS[76][3]~q ;
wire \CPU0|iMEM|Mux4~27_combout ;
wire \CPU0|iMEM|REGS[121][3]~q ;
wire \CPU0|iMEM|REGS[113][3]~q ;
wire \CPU0|iMEM|Mux4~31_combout ;
wire \CPU0|iMEM|REGS[122][3]~q ;
wire \CPU0|iMEM|REGS[116][3]~q ;
wire \CPU0|iMEM|REGS[37][3]~q ;
wire \CPU0|iMEM|REGS[36][3]~q ;
wire \CPU0|iMEM|Mux4~42_combout ;
wire \CPU0|iMEM|REGS[42][3]~q ;
wire \CPU0|iMEM|REGS[40][3]~q ;
wire \CPU0|iMEM|Mux4~44_combout ;
wire \CPU0|iMEM|REGS[33][3]~q ;
wire \CPU0|iMEM|REGS[22][3]~q ;
wire \CPU0|iMEM|REGS[26][3]~q ;
wire \CPU0|iMEM|REGS[18][3]~q ;
wire \CPU0|iMEM|Mux4~52_combout ;
wire \CPU0|iMEM|REGS[30][3]~q ;
wire \CPU0|iMEM|Mux4~53_combout ;
wire \CPU0|iMEM|REGS[25][3]~q ;
wire \CPU0|iMEM|REGS[21][3]~q ;
wire \CPU0|iMEM|REGS[17][3]~q ;
wire \CPU0|iMEM|Mux4~54_combout ;
wire \CPU0|iMEM|REGS[29][3]~q ;
wire \CPU0|iMEM|Mux4~55_combout ;
wire \CPU0|iMEM|REGS[20][3]~q ;
wire \CPU0|iMEM|REGS[24][3]~q ;
wire \CPU0|iMEM|REGS[16][3]~q ;
wire \CPU0|iMEM|Mux4~56_combout ;
wire \CPU0|iMEM|REGS[28][3]~q ;
wire \CPU0|iMEM|Mux4~57_combout ;
wire \CPU0|iMEM|Mux4~58_combout ;
wire \CPU0|iMEM|REGS[27][3]~q ;
wire \CPU0|iMEM|REGS[23][3]~q ;
wire \CPU0|iMEM|REGS[19][3]~q ;
wire \CPU0|iMEM|Mux4~59_combout ;
wire \CPU0|iMEM|REGS[31][3]~q ;
wire \CPU0|iMEM|Mux4~60_combout ;
wire \CPU0|iMEM|Mux4~61_combout ;
wire \CPU0|iMEM|REGS[10][3]~q ;
wire \CPU0|iMEM|REGS[9][3]~q ;
wire \CPU0|iMEM|REGS[8][3]~q ;
wire \CPU0|iMEM|Mux4~62_combout ;
wire \CPU0|iMEM|REGS[11][3]~q ;
wire \CPU0|iMEM|Mux4~63_combout ;
wire \CPU0|iMEM|REGS[5][3]~q ;
wire \CPU0|iMEM|REGS[6][3]~q ;
wire \CPU0|iMEM|REGS[4][3]~q ;
wire \CPU0|iMEM|Mux4~64_combout ;
wire \CPU0|iMEM|REGS[7][3]~q ;
wire \CPU0|iMEM|Mux4~65_combout ;
wire \CPU0|iMEM|REGS[2][3]~q ;
wire \CPU0|iMEM|REGS[1][3]~q ;
wire \CPU0|iMEM|REGS[0][3]~q ;
wire \CPU0|iMEM|Mux4~66_combout ;
wire \CPU0|iMEM|REGS[3][3]~q ;
wire \CPU0|iMEM|Mux4~67_combout ;
wire \CPU0|iMEM|Mux4~68_combout ;
wire \CPU0|iMEM|REGS[13][3]~q ;
wire \CPU0|iMEM|REGS[14][3]~q ;
wire \CPU0|iMEM|REGS[12][3]~q ;
wire \CPU0|iMEM|Mux4~69_combout ;
wire \CPU0|iMEM|REGS[15][3]~q ;
wire \CPU0|iMEM|Mux4~70_combout ;
wire \CPU0|iMEM|Mux4~71_combout ;
wire \CPU0|iMEM|Mux4~72_combout ;
wire \CPU0|iMEM|REGS[53][3]~q ;
wire \CPU0|iMEM|REGS[57][3]~q ;
wire \CPU0|iMEM|REGS[49][3]~q ;
wire \CPU0|iMEM|Mux4~73_combout ;
wire \CPU0|iMEM|REGS[61][3]~q ;
wire \CPU0|iMEM|Mux4~74_combout ;
wire \CPU0|iMEM|REGS[58][3]~q ;
wire \CPU0|iMEM|REGS[54][3]~q ;
wire \CPU0|iMEM|REGS[50][3]~q ;
wire \CPU0|iMEM|Mux4~75_combout ;
wire \CPU0|iMEM|REGS[62][3]~q ;
wire \CPU0|iMEM|Mux4~76_combout ;
wire \CPU0|iMEM|REGS[59][3]~q ;
wire \CPU0|iMEM|REGS[51][3]~q ;
wire \CPU0|iMEM|Mux4~80_combout ;
wire \CPU0|cpu01_inst|Selector37~0_combout ;
wire \CPU0|cpu01_inst|Selector37~1_combout ;
wire \CPU0|cpu01_inst|tempof[2]~5_combout ;
wire \CPU0|data_in~58_combout ;
wire \CPU0|data_in~59_combout ;
wire \CPU0|data_in~63_combout ;
wire \CPU0|iMEM|REGS[86][2]~q ;
wire \CPU0|iMEM|REGS[90][2]~q ;
wire \CPU0|iMEM|REGS[82][2]~q ;
wire \CPU0|iMEM|Mux5~0_combout ;
wire \CPU0|iMEM|REGS[94][2]~q ;
wire \CPU0|iMEM|Mux5~1_combout ;
wire \CPU0|iMEM|REGS[84][2]~q ;
wire \CPU0|iMEM|REGS[88][2]~q ;
wire \CPU0|iMEM|REGS[80][2]~q ;
wire \CPU0|iMEM|Mux5~4_combout ;
wire \CPU0|iMEM|REGS[92][2]~q ;
wire \CPU0|iMEM|Mux5~5_combout ;
wire \CPU0|iMEM|REGS[109][2]~q ;
wire \CPU0|iMEM|REGS[74][2]~q ;
wire \CPU0|iMEM|REGS[73][2]~q ;
wire \CPU0|iMEM|REGS[72][2]~q ;
wire \CPU0|iMEM|Mux5~20_combout ;
wire \CPU0|iMEM|REGS[75][2]~q ;
wire \CPU0|iMEM|Mux5~21_combout ;
wire \CPU0|iMEM|REGS[69][2]~q ;
wire \CPU0|iMEM|REGS[70][2]~q ;
wire \CPU0|iMEM|REGS[68][2]~q ;
wire \CPU0|iMEM|Mux5~22_combout ;
wire \CPU0|iMEM|REGS[71][2]~q ;
wire \CPU0|iMEM|Mux5~23_combout ;
wire \CPU0|iMEM|REGS[66][2]~q ;
wire \CPU0|iMEM|REGS[65][2]~q ;
wire \CPU0|iMEM|REGS[64][2]~q ;
wire \CPU0|iMEM|Mux5~24_combout ;
wire \CPU0|iMEM|REGS[67][2]~q ;
wire \CPU0|iMEM|Mux5~25_combout ;
wire \CPU0|iMEM|Mux5~26_combout ;
wire \CPU0|iMEM|REGS[77][2]~q ;
wire \CPU0|iMEM|REGS[78][2]~q ;
wire \CPU0|iMEM|REGS[76][2]~q ;
wire \CPU0|iMEM|Mux5~27_combout ;
wire \CPU0|iMEM|REGS[79][2]~q ;
wire \CPU0|iMEM|Mux5~28_combout ;
wire \CPU0|iMEM|Mux5~29_combout ;
wire \CPU0|iMEM|REGS[117][2]~q ;
wire \CPU0|iMEM|REGS[121][2]~q ;
wire \CPU0|iMEM|REGS[113][2]~q ;
wire \CPU0|iMEM|Mux5~31_combout ;
wire \CPU0|iMEM|REGS[125][2]~q ;
wire \CPU0|iMEM|Mux5~32_combout ;
wire \CPU0|iMEM|REGS[122][2]~q ;
wire \CPU0|iMEM|REGS[118][2]~q ;
wire \CPU0|iMEM|REGS[114][2]~q ;
wire \CPU0|iMEM|Mux5~33_combout ;
wire \CPU0|iMEM|REGS[126][2]~q ;
wire \CPU0|iMEM|Mux5~34_combout ;
wire \CPU0|iMEM|REGS[120][2]~q ;
wire \CPU0|iMEM|REGS[116][2]~q ;
wire \CPU0|iMEM|REGS[112][2]~q ;
wire \CPU0|iMEM|Mux5~35_combout ;
wire \CPU0|iMEM|REGS[124][2]~q ;
wire \CPU0|iMEM|Mux5~36_combout ;
wire \CPU0|iMEM|Mux5~37_combout ;
wire \CPU0|iMEM|REGS[119][2]~q ;
wire \CPU0|iMEM|REGS[123][2]~q ;
wire \CPU0|iMEM|REGS[115][2]~q ;
wire \CPU0|iMEM|Mux5~38_combout ;
wire \CPU0|iMEM|REGS[127][2]~q ;
wire \CPU0|iMEM|Mux5~39_combout ;
wire \CPU0|iMEM|Mux5~40_combout ;
wire \CPU0|iMEM|REGS[38][2]~q ;
wire \CPU0|iMEM|REGS[41][2]~q ;
wire \CPU0|iMEM|REGS[42][2]~q ;
wire \CPU0|iMEM|REGS[40][2]~q ;
wire \CPU0|iMEM|Mux5~44_combout ;
wire \CPU0|iMEM|REGS[43][2]~q ;
wire \CPU0|iMEM|Mux5~45_combout ;
wire \CPU0|iMEM|REGS[33][2]~q ;
wire \CPU0|iMEM|REGS[34][2]~q ;
wire \CPU0|iMEM|REGS[32][2]~q ;
wire \CPU0|iMEM|Mux5~46_combout ;
wire \CPU0|iMEM|REGS[35][2]~q ;
wire \CPU0|iMEM|Mux5~47_combout ;
wire \CPU0|iMEM|Mux5~48_combout ;
wire \CPU0|iMEM|REGS[45][2]~q ;
wire \CPU0|iMEM|REGS[44][2]~q ;
wire \CPU0|iMEM|Mux5~49_combout ;
wire \CPU0|iMEM|REGS[22][2]~q ;
wire \CPU0|iMEM|REGS[26][2]~q ;
wire \CPU0|iMEM|REGS[18][2]~q ;
wire \CPU0|iMEM|Mux5~52_combout ;
wire \CPU0|iMEM|REGS[30][2]~q ;
wire \CPU0|iMEM|Mux5~53_combout ;
wire \CPU0|iMEM|REGS[25][2]~q ;
wire \CPU0|iMEM|REGS[21][2]~q ;
wire \CPU0|iMEM|REGS[17][2]~q ;
wire \CPU0|iMEM|Mux5~54_combout ;
wire \CPU0|iMEM|REGS[29][2]~q ;
wire \CPU0|iMEM|Mux5~55_combout ;
wire \CPU0|iMEM|REGS[20][2]~q ;
wire \CPU0|iMEM|REGS[24][2]~q ;
wire \CPU0|iMEM|REGS[16][2]~q ;
wire \CPU0|iMEM|Mux5~56_combout ;
wire \CPU0|iMEM|REGS[28][2]~q ;
wire \CPU0|iMEM|Mux5~57_combout ;
wire \CPU0|iMEM|Mux5~58_combout ;
wire \CPU0|iMEM|REGS[27][2]~q ;
wire \CPU0|iMEM|REGS[23][2]~q ;
wire \CPU0|iMEM|REGS[19][2]~q ;
wire \CPU0|iMEM|Mux5~59_combout ;
wire \CPU0|iMEM|REGS[31][2]~q ;
wire \CPU0|iMEM|Mux5~60_combout ;
wire \CPU0|iMEM|Mux5~61_combout ;
wire \CPU0|iMEM|REGS[10][2]~q ;
wire \CPU0|iMEM|REGS[9][2]~q ;
wire \CPU0|iMEM|REGS[8][2]~q ;
wire \CPU0|iMEM|Mux5~62_combout ;
wire \CPU0|iMEM|REGS[11][2]~q ;
wire \CPU0|iMEM|Mux5~63_combout ;
wire \CPU0|iMEM|REGS[5][2]~q ;
wire \CPU0|iMEM|REGS[6][2]~q ;
wire \CPU0|iMEM|REGS[4][2]~q ;
wire \CPU0|iMEM|Mux5~64_combout ;
wire \CPU0|iMEM|REGS[7][2]~q ;
wire \CPU0|iMEM|Mux5~65_combout ;
wire \CPU0|iMEM|REGS[2][2]~q ;
wire \CPU0|iMEM|REGS[1][2]~q ;
wire \CPU0|iMEM|REGS[0][2]~q ;
wire \CPU0|iMEM|Mux5~66_combout ;
wire \CPU0|iMEM|REGS[3][2]~q ;
wire \CPU0|iMEM|Mux5~67_combout ;
wire \CPU0|iMEM|Mux5~68_combout ;
wire \CPU0|iMEM|REGS[13][2]~q ;
wire \CPU0|iMEM|REGS[14][2]~q ;
wire \CPU0|iMEM|REGS[12][2]~q ;
wire \CPU0|iMEM|Mux5~69_combout ;
wire \CPU0|iMEM|REGS[15][2]~q ;
wire \CPU0|iMEM|Mux5~70_combout ;
wire \CPU0|iMEM|Mux5~71_combout ;
wire \CPU0|iMEM|Mux5~72_combout ;
wire \CPU0|iMEM|REGS[53][2]~q ;
wire \CPU0|iMEM|REGS[57][2]~q ;
wire \CPU0|iMEM|REGS[49][2]~q ;
wire \CPU0|iMEM|Mux5~73_combout ;
wire \CPU0|iMEM|REGS[61][2]~q ;
wire \CPU0|iMEM|Mux5~74_combout ;
wire \CPU0|iMEM|REGS[54][2]~q ;
wire \CPU0|iMEM|REGS[50][2]~q ;
wire \CPU0|iMEM|Mux5~75_combout ;
wire \CPU0|cpu01_inst|tempof[1]~6_combout ;
wire \CPU0|data_in~66_combout ;
wire \CPU0|data_in~67_combout ;
wire \CPU0|data_in~68_combout ;
wire \CPU0|data_in~69_combout ;
wire \CPU0|data_in~70_combout ;
wire \CPU0|data_in~71_combout ;
wire \CPU0|data_in~72_combout ;
wire \CPU0|iMEM|REGS[86][1]~q ;
wire \CPU0|iMEM|REGS[90][1]~q ;
wire \CPU0|iMEM|REGS[82][1]~q ;
wire \CPU0|iMEM|Mux6~0_combout ;
wire \CPU0|iMEM|REGS[94][1]~q ;
wire \CPU0|iMEM|Mux6~1_combout ;
wire \CPU0|iMEM|REGS[102][1]~q ;
wire \CPU0|iMEM|REGS[101][1]~q ;
wire \CPU0|iMEM|REGS[100][1]~q ;
wire \CPU0|iMEM|Mux6~10_combout ;
wire \CPU0|iMEM|REGS[103][1]~q ;
wire \CPU0|iMEM|Mux6~11_combout ;
wire \CPU0|iMEM|REGS[105][1]~q ;
wire \CPU0|iMEM|REGS[106][1]~q ;
wire \CPU0|iMEM|REGS[104][1]~q ;
wire \CPU0|iMEM|Mux6~12_combout ;
wire \CPU0|iMEM|REGS[107][1]~q ;
wire \CPU0|iMEM|Mux6~13_combout ;
wire \CPU0|iMEM|REGS[97][1]~q ;
wire \CPU0|iMEM|REGS[98][1]~q ;
wire \CPU0|iMEM|REGS[96][1]~q ;
wire \CPU0|iMEM|Mux6~14_combout ;
wire \CPU0|iMEM|REGS[99][1]~q ;
wire \CPU0|iMEM|Mux6~15_combout ;
wire \CPU0|iMEM|Mux6~16_combout ;
wire \CPU0|iMEM|REGS[110][1]~q ;
wire \CPU0|iMEM|REGS[109][1]~q ;
wire \CPU0|iMEM|REGS[108][1]~q ;
wire \CPU0|iMEM|Mux6~17_combout ;
wire \CPU0|iMEM|REGS[111][1]~q ;
wire \CPU0|iMEM|Mux6~18_combout ;
wire \CPU0|iMEM|Mux6~19_combout ;
wire \CPU0|iMEM|REGS[74][1]~q ;
wire \CPU0|iMEM|REGS[73][1]~q ;
wire \CPU0|iMEM|REGS[72][1]~q ;
wire \CPU0|iMEM|Mux6~20_combout ;
wire \CPU0|iMEM|REGS[75][1]~q ;
wire \CPU0|iMEM|Mux6~21_combout ;
wire \CPU0|iMEM|REGS[69][1]~q ;
wire \CPU0|iMEM|REGS[70][1]~q ;
wire \CPU0|iMEM|REGS[68][1]~q ;
wire \CPU0|iMEM|Mux6~22_combout ;
wire \CPU0|iMEM|REGS[71][1]~q ;
wire \CPU0|iMEM|Mux6~23_combout ;
wire \CPU0|iMEM|REGS[66][1]~q ;
wire \CPU0|iMEM|REGS[65][1]~q ;
wire \CPU0|iMEM|REGS[64][1]~q ;
wire \CPU0|iMEM|Mux6~24_combout ;
wire \CPU0|iMEM|REGS[67][1]~q ;
wire \CPU0|iMEM|Mux6~25_combout ;
wire \CPU0|iMEM|Mux6~26_combout ;
wire \CPU0|iMEM|REGS[77][1]~q ;
wire \CPU0|iMEM|REGS[78][1]~q ;
wire \CPU0|iMEM|REGS[76][1]~q ;
wire \CPU0|iMEM|Mux6~27_combout ;
wire \CPU0|iMEM|REGS[79][1]~q ;
wire \CPU0|iMEM|Mux6~28_combout ;
wire \CPU0|iMEM|Mux6~29_combout ;
wire \CPU0|iMEM|Mux6~30_combout ;
wire \CPU0|iMEM|REGS[116][1]~q ;
wire \CPU0|iMEM|REGS[112][1]~q ;
wire \CPU0|iMEM|Mux6~35_combout ;
wire \CPU0|iMEM|REGS[119][1]~q ;
wire \CPU0|iMEM|REGS[123][1]~q ;
wire \CPU0|iMEM|REGS[115][1]~q ;
wire \CPU0|iMEM|Mux6~38_combout ;
wire \CPU0|iMEM|REGS[127][1]~q ;
wire \CPU0|iMEM|Mux6~39_combout ;
wire \CPU0|iMEM|REGS[39][1]~q ;
wire \CPU0|iMEM|REGS[41][1]~q ;
wire \CPU0|iMEM|REGS[42][1]~q ;
wire \CPU0|iMEM|REGS[40][1]~q ;
wire \CPU0|iMEM|Mux6~44_combout ;
wire \CPU0|iMEM|REGS[43][1]~q ;
wire \CPU0|iMEM|Mux6~45_combout ;
wire \CPU0|iMEM|REGS[33][1]~q ;
wire \CPU0|iMEM|REGS[34][1]~q ;
wire \CPU0|iMEM|REGS[32][1]~q ;
wire \CPU0|iMEM|Mux6~46_combout ;
wire \CPU0|iMEM|REGS[35][1]~q ;
wire \CPU0|iMEM|Mux6~47_combout ;
wire \CPU0|iMEM|Mux6~48_combout ;
wire \CPU0|iMEM|REGS[45][1]~q ;
wire \CPU0|iMEM|REGS[44][1]~q ;
wire \CPU0|iMEM|Mux6~49_combout ;
wire \CPU0|iMEM|REGS[24][1]~q ;
wire \CPU0|iMEM|REGS[16][1]~q ;
wire \CPU0|iMEM|Mux6~56_combout ;
wire \CPU0|iMEM|REGS[27][1]~q ;
wire \CPU0|iMEM|REGS[23][1]~q ;
wire \CPU0|iMEM|REGS[19][1]~q ;
wire \CPU0|iMEM|Mux6~59_combout ;
wire \CPU0|iMEM|REGS[31][1]~q ;
wire \CPU0|iMEM|Mux6~60_combout ;
wire \CPU0|iMEM|REGS[10][1]~q ;
wire \CPU0|iMEM|REGS[9][1]~q ;
wire \CPU0|iMEM|REGS[8][1]~q ;
wire \CPU0|iMEM|Mux6~62_combout ;
wire \CPU0|iMEM|REGS[11][1]~q ;
wire \CPU0|iMEM|Mux6~63_combout ;
wire \CPU0|iMEM|REGS[5][1]~q ;
wire \CPU0|iMEM|REGS[6][1]~q ;
wire \CPU0|iMEM|REGS[4][1]~q ;
wire \CPU0|iMEM|Mux6~64_combout ;
wire \CPU0|iMEM|REGS[7][1]~q ;
wire \CPU0|iMEM|Mux6~65_combout ;
wire \CPU0|iMEM|REGS[1][1]~q ;
wire \CPU0|iMEM|REGS[0][1]~q ;
wire \CPU0|iMEM|Mux6~66_combout ;
wire \CPU0|iMEM|REGS[53][1]~q ;
wire \CPU0|iMEM|REGS[58][1]~q ;
wire \CPU0|iMEM|REGS[54][1]~q ;
wire \CPU0|iMEM|REGS[50][1]~q ;
wire \CPU0|iMEM|Mux6~75_combout ;
wire \CPU0|iMEM|REGS[62][1]~q ;
wire \CPU0|iMEM|Mux6~76_combout ;
wire \CPU0|iMEM|REGS[55][1]~q ;
wire \CPU0|iMEM|REGS[59][1]~q ;
wire \CPU0|iMEM|REGS[51][1]~q ;
wire \CPU0|iMEM|Mux6~80_combout ;
wire \CPU0|iMEM|REGS[63][1]~q ;
wire \CPU0|iMEM|Mux6~81_combout ;
wire \CPU0|cpu01_inst|WideOr81~0_combout ;
wire \CPU0|cpu01_inst|Selector24~0_combout ;
wire \CPU0|cpu01_inst|Selector24~1_combout ;
wire \CPU0|cpu01_inst|WideOr176~0_combout ;
wire \CPU0|cpu01_inst|WideOr176~1_combout ;
wire \CPU0|cpu01_inst|WideOr176~2_combout ;
wire \CPU0|cpu01_inst|WideOr176~3_combout ;
wire \CPU0|cpu01_inst|Selector284~0_combout ;
wire \CPU0|cpu01_inst|Selector284~3_combout ;
wire \CPU0|cpu01_inst|Selector284~4_combout ;
wire \CPU0|cpu01_inst|WideOr74~0_combout ;
wire \CPU0|cpu01_inst|Selector167~2_combout ;
wire \CPU0|cpu01_inst|Selector167~3_combout ;
wire \CPU0|cpu01_inst|Selector167~4_combout ;
wire \CPU0|cpu01_inst|Selector167~5_combout ;
wire \CPU0|cpu01_inst|Selector167~6_combout ;
wire \CPU0|cpu01_inst|WideOr65~0_combout ;
wire \CPU0|cpu01_inst|Selector235~2_combout ;
wire \CPU0|cpu01_inst|Selector46~0_combout ;
wire \CPU0|cpu01_inst|Selector46~1_combout ;
wire \CPU0|cpu01_inst|Selector47~0_combout ;
wire \CPU0|cpu01_inst|Selector49~0_combout ;
wire \CPU0|cpu01_inst|Selector49~1_combout ;
wire \CPU0|cpu01_inst|tempind[7]~0_combout ;
wire \CPU0|cpu01_inst|tempind[6]~1_combout ;
wire \CPU0|cpu01_inst|Selector52~0_combout ;
wire \CPU0|cpu01_inst|Selector52~combout ;
wire \CPU0|cpu01_inst|tempind[4]~3_combout ;
wire \CPU0|cpu01_inst|tempind[3]~4_combout ;
wire \CPU0|cpu01_inst|Selector55~0_combout ;
wire \CPU0|cpu01_inst|Selector55~combout ;
wire \CPU0|cpu01_inst|Selector56~0_combout ;
wire \CPU0|cpu01_inst|Selector56~combout ;
wire \CPU0|cpu01_inst|Selector41~0_combout ;
wire \CPU0|cpu01_inst|Selector27~0_combout ;
wire \CPU0|cpu01_inst|Selector27~1_combout ;
wire \CPU0|cpu01_inst|Selector28~0_combout ;
wire \CPU0|cpu01_inst|Selector28~1_combout ;
wire \CPU0|cpu01_inst|Selector29~0_combout ;
wire \CPU0|cpu01_inst|Selector29~1_combout ;
wire \CPU0|cpu01_inst|Selector30~0_combout ;
wire \CPU0|cpu01_inst|Selector30~1_combout ;
wire \CPU0|cpu01_inst|Selector31~0_combout ;
wire \CPU0|cpu01_inst|Selector31~1_combout ;
wire \CPU0|cpu01_inst|Selector43~0_combout ;
wire \CPU0|cpu01_inst|Selector43~1_combout ;
wire \CPU0|cpu01_inst|Selector26~0_combout ;
wire \CPU0|cpu01_inst|Selector26~1_combout ;
wire \CPU0|cpu01_inst|Selector166~5_combout ;
wire \CPU0|cpu01_inst|Selector171~2_combout ;
wire \CPU0|cpu01_inst|Selector170~2_combout ;
wire \CPU0|cpu01_inst|Selector170~3_combout ;
wire \CPU0|cpu01_inst|Selector170~4_combout ;
wire \CPU0|cpu01_inst|Selector169~3_combout ;
wire \CPU0|cpu01_inst|Selector168~2_combout ;
wire \CPU0|cpu01_inst|Selector168~3_combout ;
wire \CPU0|cpu01_inst|Selector168~4_combout ;
wire \CPU0|cpu01_inst|Selector168~5_combout ;
wire \CPU0|cpu01_inst|Selector168~6_combout ;
wire \CPU0|cpu01_inst|Selector42~0_combout ;
wire \CPU0|cpu01_inst|Selector42~1_combout ;
wire \CPU0|cpu01_inst|Selector25~0_combout ;
wire \CPU0|cpu01_inst|Selector131~0_combout ;
wire \CPU0|cpu01_inst|Selector130~2_combout ;
wire \CPU0|cpu01_inst|Selector131~1_combout ;
wire \CPU0|cpu01_inst|Selector131~2_combout ;
wire \CPU0|cpu01_inst|Selector132~1_combout ;
wire \keyboard|ps2_host_inst|ps2_host_rx|rx_data~6_combout ;
wire \VDG|Equal12~0_combout ;
wire \VDG|Equal16~0_combout ;
wire \VDG|Equal7~0_combout ;
wire \VDG|Equal7~1_combout ;
wire \CPU0|cpu01_inst|Selector122~0_combout ;
wire \CPU0|cpu01_inst|Selector122~1_combout ;
wire \CPU0|cpu01_inst|Selector122~2_combout ;
wire \ROM_E~0_combout ;
wire \CPU0|cpu01_inst|Selector112~0_combout ;
wire \CPU0|cpu01_inst|Selector59~2_combout ;
wire \CPU0|cpu01_inst|Selector115~2_combout ;
wire \CPU0|cpu01_inst|Selector84~0_combout ;
wire \CPU0|cpu01_inst|Selector116~2_combout ;
wire \CPU0|cpu01_inst|Selector61~2_combout ;
wire \CPU0|cpu01_inst|Selector62~2_combout ;
wire \CPU0|cpu01_inst|Selector118~2_combout ;
wire \CPU0|cpu01_inst|Selector119~2_combout ;
wire \CPU0|cpu01_inst|Selector72~0_combout ;
wire \CPU0|cpu01_inst|Selector124~0_combout ;
wire \CPU0|iMEM|REGS[90][1]~3_combout ;
wire \CPU0|iMEM|REGS[82][2]~4_combout ;
wire \CPU0|iMEM|REGS[109][0]~32_combout ;
wire \CPU0|iMEM|REGS[65][4]~45_combout ;
wire \CPU0|iMEM|REGS[64][2]~46_combout ;
wire \CPU0|iMEM|REGS[78][0]~49_combout ;
wire \CPU0|iMEM|REGS[76][0]~50_combout ;
wire \CPU0|iMEM|REGS[116][2]~62_combout ;
wire \CPU0|iMEM|REGS[42][7]~75_combout ;
wire \CPU0|iMEM|REGS[40][6]~76_combout ;
wire \CPU0|iMEM|REGS[33][1]~78_combout ;
wire \CPU0|iMEM|REGS[10][7]~104_combout ;
wire \CPU0|iMEM|REGS[9][1]~105_combout ;
wire \CPU0|iMEM|REGS[8][4]~106_combout ;
wire \CPU0|iMEM|REGS[11][7]~107_combout ;
wire \CPU0|iMEM|REGS[5][0]~108_combout ;
wire \CPU0|iMEM|REGS[6][4]~109_combout ;
wire \CPU0|iMEM|REGS[4][5]~110_combout ;
wire \CPU0|iMEM|REGS[7][5]~111_combout ;
wire \CPU0|iMEM|REGS[1][6]~113_combout ;
wire \CPU0|iMEM|REGS[0][3]~114_combout ;
wire \MATRIX|Decoder0~0_combout ;
wire \CPU0|DATA_IN_s[1]~0_combout ;
wire \MATRIX|Equal0~0_combout ;
wire \MATRIX|Equal0~1_combout ;
wire \MATRIX|Equal0~2_combout ;
wire \MATRIX|Equal0~3_combout ;
wire \CPU0|DATA_IN_s[1]~1_combout ;
wire \MATRIX|Equal0~4_combout ;
wire \MATRIX|Equal0~5_combout ;
wire \MATRIX|Equal0~6_combout ;
wire \MATRIX|Equal0~7_combout ;
wire \CPU0|DATA_IN_s[1]~2_combout ;
wire \CPU0|DATA_IN_s[1]~3_combout ;
wire \CPU0|DATA_IN_s[1]~4_combout ;
wire \DATA_IN[0]~0_combout ;
wire \CPU0|cpu01_inst|Selector75~0_combout ;
wire \CPU0|cpu01_inst|Selector109~0_combout ;
wire \CPU0|cpu01_inst|Selector110~0_combout ;
wire \CPU0|cpu01_inst|Selector111~0_combout ;
wire \CPU0|cpu01_inst|Selector123~0_combout ;
wire \CPU0|cpu01_inst|Selector123~1_combout ;
wire \CPU0|cpu01_inst|Selector186~2_combout ;
wire \CPU0|cpu01_inst|Selector186~3_combout ;
wire \CPU0|cpu01_inst|Selector186~4_combout ;
wire \CPU0|cpu01_inst|Selector186~7_combout ;
wire \CPU0|cpu01_inst|Selector186~8_combout ;
wire \CPU0|cpu01_inst|Selector186~9_combout ;
wire \CPU0|cpu01_inst|Selector186~11_combout ;
wire \CPU0|cpu01_inst|Selector186~12_combout ;
wire \CPU0|cpu01_inst|Selector127~4_combout ;
wire \CPU0|cpu01_inst|Selector187~0_combout ;
wire \CPU0|cpu01_inst|Selector187~1_combout ;
wire \CPU0|cpu01_inst|Selector22~1_combout ;
wire \CPU0|cpu01_inst|Selector22~2_combout ;
wire \CPU0|cpu01_inst|Selector22~3_combout ;
wire \CPU0|counter~2_combout ;
wire \CPU0|cpu01_inst|Selector20~0_combout ;
wire \CPU0|counter~3_combout ;
wire \CPU0|counter~4_combout ;
wire \CPU0|cpu01_inst|Selector19~1_combout ;
wire \CPU0|cpu01_inst|Selector19~2_combout ;
wire \CPU0|cpu01_inst|Selector19~3_combout ;
wire \CPU0|cpu01_inst|Selector19~4_combout ;
wire \CPU0|cpu01_inst|Selector19~5_combout ;
wire \CPU0|cpu01_inst|Selector18~1_combout ;
wire \CPU0|cpu01_inst|Selector18~2_combout ;
wire \CPU0|cpu01_inst|Selector18~3_combout ;
wire \CPU0|cpu01_inst|Selector17~0_combout ;
wire \CPU0|cpu01_inst|Selector17~1_combout ;
wire \CPU0|cpu01_inst|Selector17~2_combout ;
wire \CPU0|cpu01_inst|Selector17~3_combout ;
wire \CPU0|counter~9_combout ;
wire \CPU0|counter~14_combout ;
wire \DATA_IN[7]~1_combout ;
wire \DATA_IN[7]~2_combout ;
wire \DATA_IN[5]~5_combout ;
wire \DATA_IN[5]~6_combout ;
wire \DATA_IN[5]~7_combout ;
wire \DATA_IN[5]~8_combout ;
wire \MATRIX|Decoder0~1_combout ;
wire \DATA_IN[4]~9_combout ;
wire \MATRIX|Decoder0~2_combout ;
wire \DATA_IN[3]~10_combout ;
wire \MATRIX|Decoder0~3_combout ;
wire \DATA_IN[2]~11_combout ;
wire \spec_key~0_combout ;
wire \spec_key~1_combout ;
wire \DATA_IN[1]~12_combout ;
wire \DATA_IN[1]~13_combout ;
wire \DATA_IN[1]~14_combout ;
wire \DATA_IN[1]~15_combout ;
wire \VDG|Equal7~2_combout ;
wire \CPU0|OCF_reset~0_combout ;
wire \ps2_clk_s~q ;
wire \keyboard|ps2_host_inst|ps2_host_clk_ctrl|ps2_clk_samples~0_combout ;
wire \RAM_W~0_combout ;
wire \RAM_inst|altsyncram_component|auto_generated|decode3|w_anode173w[2]~0_combout ;
wire \RAM_inst|altsyncram_component|auto_generated|decode3|w_anode194w[2]~0_combout ;
wire \arbiter_inst|system_address~15_combout ;
wire \keyboard|keymapper_inst|Selector3~14_combout ;
wire \keyboard|keymapper_inst|Selector0~97_combout ;
wire \keyboard|keymapper_inst|Selector0~98_combout ;
wire \keyboard|keymapper_inst|Selector6~22_combout ;
wire \CPU0|cpu01_inst|WideNor13~9_combout ;
wire \CPU0|cpu01_inst|WideNor14~2_combout ;
wire \CPU0|cpu01_inst|Selector279~5_combout ;
wire \CPU0|cpu01_inst|Selector282~11_combout ;
wire \CPU0|cpu01_inst|Selector293~5_combout ;
wire \CPU0|cpu01_inst|next_state.execute_state~3_combout ;
wire \CPU0|cpu01_inst|Selector166~9_combout ;
wire \CPU0|cpu01_inst|Selector169~9_combout ;
wire \CPU0|cpu01_inst|Selector61~3_combout ;
wire \keyboard|keymapper_inst|Selector0~100_combout ;
wire \keyboard|keymapper_inst|Selector0~28_combout ;
wire \keyboard|keymapper_inst|Selector0~29_combout ;
wire \keyboard|keymapper_inst|Selector0~103_combout ;
wire \keyboard|keymapper_inst|Selector0~35_combout ;
wire \keyboard|keymapper_inst|Selector0~36_combout ;
wire \keyboard|keymapper_inst|Selector0~104_combout ;
wire \keyboard|keymapper_inst|Selector7~25_combout ;
wire \keyboard|keymapper_inst|Selector7~26_combout ;
wire \keyboard|keymapper_inst|Selector4~4_combout ;
wire \keyboard|keymapper_inst|Selector4~5_combout ;
wire \keyboard|keymapper_inst|Selector5~7_combout ;
wire \keyboard|keymapper_inst|Selector5~8_combout ;
wire \button[0]~input_o ;
wire \button[1]~input_o ;
wire \ps2_clk~input_o ;
wire \VDG|DA[1]~feeder_combout ;
wire \CPU0|DDR1[0]~feeder_combout ;
wire \VDG|DD_s[2]~feeder_combout ;
wire \CPU0|iMEM|REGS[123][0]~feeder_combout ;
wire \CPU0|iMEM|REGS[41][0]~feeder_combout ;
wire \CPU0|iMEM|REGS[24][0]~feeder_combout ;
wire \CPU0|iMEM|REGS[109][0]~feeder_combout ;
wire \CPU0|iMEM|REGS[20][0]~feeder_combout ;
wire \CPU0|iMEM|REGS[46][0]~feeder_combout ;
wire \CPU0|iMEM|REGS[84][0]~feeder_combout ;
wire \CPU0|iMEM|REGS[77][0]~feeder_combout ;
wire \CPU0|iMEM|REGS[121][0]~feeder_combout ;
wire \CPU0|iMEM|REGS[66][0]~feeder_combout ;
wire \CPU0|iMEM|REGS[88][0]~feeder_combout ;
wire \CPU0|iMEM|REGS[34][0]~feeder_combout ;
wire \CPU0|iMEM|REGS[33][0]~feeder_combout ;
wire \CPU0|iMEM|REGS[37][0]~feeder_combout ;
wire \CPU0|iMEM|REGS[42][0]~feeder_combout ;
wire \CPU0|iMEM|REGS[26][0]~feeder_combout ;
wire \CPU0|iMEM|REGS[22][0]~feeder_combout ;
wire \CPU0|iMEM|REGS[38][0]~feeder_combout ;
wire \CPU0|iMEM|REGS[98][0]~feeder_combout ;
wire \CPU0|iMEM|REGS[45][0]~feeder_combout ;
wire \CPU0|iMEM|REGS[78][0]~feeder_combout ;
wire \CPU0|iMEM|REGS[91][0]~feeder_combout ;
wire \CPU0|iMEM|REGS[89][0]~feeder_combout ;
wire \CPU0|iMEM|REGS[6][0]~feeder_combout ;
wire \CPU0|iMEM|REGS[117][0]~feeder_combout ;
wire \CPU0|iMEM|REGS[101][0]~feeder_combout ;
wire \CPU0|iMEM|REGS[102][0]~feeder_combout ;
wire \CPU0|iMEM|REGS[5][0]~feeder_combout ;
wire \CPU0|iMEM|REGS[65][0]~feeder_combout ;
wire \CPU0|iMEM|REGS[116][0]~feeder_combout ;
wire \CPU0|iMEM|REGS[85][0]~feeder_combout ;
wire \CPU0|iMEM|REGS[87][0]~feeder_combout ;
wire \CPU0|iMEM|REGS[54][0]~feeder_combout ;
wire \CPU0|iMEM|REGS[21][0]~feeder_combout ;
wire \CPU0|iMEM|REGS[23][0]~feeder_combout ;
wire \CPU0|iMEM|REGS[57][0]~feeder_combout ;
wire \CPU0|iMEM|REGS[94][0]~feeder_combout ;
wire \CPU0|iMEM|REGS[69][0]~feeder_combout ;
wire \CPU0|iMEM|REGS[70][0]~feeder_combout ;
wire \CPU0|iMEM|REGS[55][0]~feeder_combout ;
wire \CPU0|iMEM|REGS[58][0]~feeder_combout ;
wire \CPU0|iMEM|REGS[14][0]~feeder_combout ;
wire \CPU0|iMEM|REGS[13][0]~feeder_combout ;
wire \CPU0|iMEM|REGS[74][0]~feeder_combout ;
wire \CPU0|iMEM|REGS[90][0]~feeder_combout ;
wire \CPU0|iMEM|REGS[27][0]~feeder_combout ;
wire \CPU0|iMEM|REGS[1][0]~feeder_combout ;
wire \CPU0|iMEM|REGS[52][0]~feeder_combout ;
wire \CPU0|iMEM|REGS[73][0]~feeder_combout ;
wire \CPU0|iMEM|REGS[2][0]~feeder_combout ;
wire \CPU0|iMEM|REGS[9][0]~feeder_combout ;
wire \CPU0|iMEM|REGS[56][0]~feeder_combout ;
wire \CPU0|iMEM|REGS[25][0]~feeder_combout ;
wire \CPU0|iMEM|REGS[53][0]~feeder_combout ;
wire \CPU0|iMEM|REGS[59][0]~feeder_combout ;
wire \CPU0|iMEM|REGS[10][0]~feeder_combout ;
wire \CPU0|iMEM|REGS[109][1]~feeder_combout ;
wire \CPU0|iMEM|REGS[98][1]~feeder_combout ;
wire \CPU0|iMEM|REGS[24][1]~feeder_combout ;
wire \CPU0|iMEM|REGS[97][1]~feeder_combout ;
wire \CPU0|iMEM|REGS[101][1]~feeder_combout ;
wire \CPU0|iMEM|REGS[41][1]~feeder_combout ;
wire \CPU0|iMEM|REGS[116][1]~feeder_combout ;
wire \CPU0|iMEM|REGS[42][1]~feeder_combout ;
wire \CPU0|iMEM|REGS[90][1]~feeder_combout ;
wire \CPU0|iMEM|REGS[73][1]~feeder_combout ;
wire \CPU0|iMEM|REGS[53][1]~feeder_combout ;
wire \CPU0|iMEM|REGS[23][1]~feeder_combout ;
wire \CPU0|iMEM|REGS[74][1]~feeder_combout ;
wire \CPU0|iMEM|REGS[1][1]~feeder_combout ;
wire \CPU0|iMEM|REGS[69][1]~feeder_combout ;
wire \CPU0|iMEM|REGS[45][1]~feeder_combout ;
wire \CPU0|iMEM|REGS[66][1]~feeder_combout ;
wire \CPU0|iMEM|REGS[123][1]~feeder_combout ;
wire \CPU0|iMEM|REGS[33][1]~feeder_combout ;
wire \CPU0|iMEM|REGS[65][1]~feeder_combout ;
wire \CPU0|iMEM|REGS[34][1]~feeder_combout ;
wire \CPU0|iMEM|REGS[105][1]~feeder_combout ;
wire \CPU0|iMEM|REGS[5][1]~feeder_combout ;
wire \CPU0|iMEM|REGS[6][1]~feeder_combout ;
wire \CPU0|iMEM|REGS[110][1]~feeder_combout ;
wire \CPU0|iMEM|REGS[78][1]~feeder_combout ;
wire \CPU0|iMEM|REGS[77][1]~feeder_combout ;
wire \CPU0|iMEM|REGS[106][1]~feeder_combout ;
wire \CPU0|iMEM|REGS[39][1]~feeder_combout ;
wire \CPU0|iMEM|REGS[94][1]~feeder_combout ;
wire \CPU0|iMEM|REGS[54][1]~feeder_combout ;
wire \CPU0|iMEM|REGS[9][1]~feeder_combout ;
wire \CPU0|iMEM|REGS[59][1]~feeder_combout ;
wire \CPU0|iMEM|REGS[10][1]~feeder_combout ;
wire \CPU0|iMEM|REGS[55][1]~feeder_combout ;
wire \CPU0|iMEM|REGS[102][1]~feeder_combout ;
wire \CPU0|iMEM|REGS[27][1]~feeder_combout ;
wire \CPU0|iMEM|REGS[58][1]~feeder_combout ;
wire \CPU0|iMEM|REGS[70][1]~feeder_combout ;
wire \CPU0|DDR1[2]~feeder_combout ;
wire \CPU0|iMEM|REGS[123][2]~feeder_combout ;
wire \CPU0|iMEM|REGS[119][2]~feeder_combout ;
wire \CPU0|iMEM|REGS[24][2]~feeder_combout ;
wire \CPU0|iMEM|REGS[41][2]~feeder_combout ;
wire \CPU0|iMEM|REGS[20][2]~feeder_combout ;
wire \CPU0|iMEM|REGS[45][2]~feeder_combout ;
wire \CPU0|iMEM|REGS[121][2]~feeder_combout ;
wire \CPU0|iMEM|REGS[117][2]~feeder_combout ;
wire \CPU0|iMEM|REGS[78][2]~feeder_combout ;
wire \CPU0|iMEM|REGS[5][2]~feeder_combout ;
wire \CPU0|iMEM|REGS[84][2]~feeder_combout ;
wire \CPU0|iMEM|REGS[6][2]~feeder_combout ;
wire \CPU0|iMEM|REGS[65][2]~feeder_combout ;
wire \CPU0|iMEM|REGS[34][2]~feeder_combout ;
wire \CPU0|iMEM|REGS[33][2]~feeder_combout ;
wire \CPU0|iMEM|REGS[66][2]~feeder_combout ;
wire \CPU0|iMEM|REGS[88][2]~feeder_combout ;
wire \CPU0|iMEM|REGS[77][2]~feeder_combout ;
wire \CPU0|iMEM|REGS[42][2]~feeder_combout ;
wire \CPU0|iMEM|REGS[109][2]~feeder_combout ;
wire \CPU0|iMEM|REGS[38][2]~feeder_combout ;
wire \CPU0|iMEM|REGS[116][2]~feeder_combout ;
wire \CPU0|iMEM|REGS[26][2]~feeder_combout ;
wire \CPU0|iMEM|REGS[86][2]~feeder_combout ;
wire \CPU0|iMEM|REGS[13][2]~feeder_combout ;
wire \CPU0|iMEM|REGS[14][2]~feeder_combout ;
wire \CPU0|iMEM|REGS[73][2]~feeder_combout ;
wire \CPU0|iMEM|REGS[74][2]~feeder_combout ;
wire \CPU0|iMEM|REGS[27][2]~feeder_combout ;
wire \CPU0|iMEM|REGS[57][2]~feeder_combout ;
wire \CPU0|iMEM|REGS[23][2]~feeder_combout ;
wire \CPU0|iMEM|REGS[10][2]~feeder_combout ;
wire \CPU0|iMEM|REGS[90][2]~feeder_combout ;
wire \CPU0|iMEM|REGS[120][2]~feeder_combout ;
wire \CPU0|iMEM|REGS[118][2]~feeder_combout ;
wire \CPU0|iMEM|REGS[25][2]~feeder_combout ;
wire \CPU0|iMEM|REGS[21][2]~feeder_combout ;
wire \CPU0|iMEM|REGS[1][2]~feeder_combout ;
wire \CPU0|iMEM|REGS[9][2]~feeder_combout ;
wire \CPU0|iMEM|REGS[54][2]~feeder_combout ;
wire \CPU0|iMEM|REGS[22][2]~feeder_combout ;
wire \CPU0|iMEM|REGS[53][2]~feeder_combout ;
wire \CPU0|iMEM|REGS[122][2]~feeder_combout ;
wire \CPU0|iMEM|REGS[2][2]~feeder_combout ;
wire \CPU0|iMEM|REGS[69][2]~feeder_combout ;
wire \CPU0|iMEM|REGS[70][2]~feeder_combout ;
wire \CPU0|iMEM|REGS[24][3]~feeder_combout ;
wire \CPU0|iMEM|REGS[116][3]~feeder_combout ;
wire \CPU0|iMEM|REGS[42][3]~feeder_combout ;
wire \CPU0|iMEM|REGS[101][3]~feeder_combout ;
wire \CPU0|iMEM|REGS[66][3]~feeder_combout ;
wire \CPU0|iMEM|REGS[65][3]~feeder_combout ;
wire \CPU0|iMEM|REGS[109][3]~feeder_combout ;
wire \CPU0|iMEM|REGS[20][3]~feeder_combout ;
wire \CPU0|iMEM|REGS[5][3]~feeder_combout ;
wire \CPU0|iMEM|REGS[6][3]~feeder_combout ;
wire \CPU0|iMEM|REGS[110][3]~feeder_combout ;
wire \CPU0|iMEM|REGS[98][3]~feeder_combout ;
wire \CPU0|iMEM|REGS[78][3]~feeder_combout ;
wire \CPU0|iMEM|REGS[37][3]~feeder_combout ;
wire \CPU0|iMEM|REGS[33][3]~feeder_combout ;
wire \CPU0|iMEM|REGS[121][3]~feeder_combout ;
wire \CPU0|iMEM|REGS[88][3]~feeder_combout ;
wire \CPU0|iMEM|REGS[97][3]~feeder_combout ;
wire \CPU0|iMEM|REGS[105][3]~feeder_combout ;
wire \CPU0|iMEM|REGS[102][3]~feeder_combout ;
wire \CPU0|iMEM|REGS[106][3]~feeder_combout ;
wire \CPU0|iMEM|REGS[26][3]~feeder_combout ;
wire \CPU0|iMEM|REGS[22][3]~feeder_combout ;
wire \CPU0|iMEM|REGS[94][3]~feeder_combout ;
wire \CPU0|iMEM|REGS[85][3]~feeder_combout ;
wire \CPU0|iMEM|REGS[89][3]~feeder_combout ;
wire \CPU0|iMEM|REGS[25][3]~feeder_combout ;
wire \CPU0|iMEM|REGS[10][3]~feeder_combout ;
wire \CPU0|iMEM|REGS[53][3]~feeder_combout ;
wire \CPU0|iMEM|REGS[21][3]~feeder_combout ;
wire \CPU0|iMEM|REGS[57][3]~feeder_combout ;
wire \CPU0|iMEM|REGS[73][3]~feeder_combout ;
wire \CPU0|iMEM|REGS[23][3]~feeder_combout ;
wire \CPU0|iMEM|REGS[90][3]~feeder_combout ;
wire \CPU0|iMEM|REGS[91][3]~feeder_combout ;
wire \CPU0|iMEM|REGS[84][3]~feeder_combout ;
wire \CPU0|iMEM|REGS[87][3]~feeder_combout ;
wire \CPU0|iMEM|REGS[14][3]~feeder_combout ;
wire \CPU0|iMEM|REGS[13][3]~feeder_combout ;
wire \CPU0|iMEM|REGS[27][3]~feeder_combout ;
wire \CPU0|iMEM|REGS[9][3]~feeder_combout ;
wire \CPU0|iMEM|REGS[122][3]~feeder_combout ;
wire \CPU0|iMEM|REGS[1][3]~feeder_combout ;
wire \CPU0|iMEM|REGS[70][3]~feeder_combout ;
wire \CPU0|iMEM|REGS[2][3]~feeder_combout ;
wire \CPU0|iMEM|REGS[69][3]~feeder_combout ;
wire \CPU0|iMEM|REGS[59][3]~feeder_combout ;
wire \CPU0|iMEM|REGS[58][3]~feeder_combout ;
wire \CPU0|iMEM|REGS[54][3]~feeder_combout ;
wire \CPU0|DDR1[4]~feeder_combout ;
wire \CPU0|DDR2[4]~feeder_combout ;
wire \CPU0|iMEM|REGS[22][4]~feeder_combout ;
wire \CPU0|iMEM|REGS[120][4]~feeder_combout ;
wire \CPU0|iMEM|REGS[42][4]~feeder_combout ;
wire \CPU0|iMEM|REGS[116][4]~feeder_combout ;
wire \CPU0|iMEM|REGS[26][4]~feeder_combout ;
wire \CPU0|iMEM|REGS[41][4]~feeder_combout ;
wire \CPU0|iMEM|REGS[109][4]~feeder_combout ;
wire \CPU0|iMEM|REGS[102][4]~feeder_combout ;
wire \CPU0|iMEM|REGS[20][4]~feeder_combout ;
wire \CPU0|iMEM|REGS[110][4]~feeder_combout ;
wire \CPU0|iMEM|REGS[85][4]~feeder_combout ;
wire \CPU0|iMEM|REGS[46][4]~feeder_combout ;
wire \CPU0|iMEM|REGS[6][4]~feeder_combout ;
wire \CPU0|iMEM|REGS[38][4]~feeder_combout ;
wire \CPU0|iMEM|REGS[45][4]~feeder_combout ;
wire \CPU0|iMEM|REGS[37][4]~feeder_combout ;
wire \CPU0|iMEM|REGS[121][4]~feeder_combout ;
wire \CPU0|iMEM|REGS[101][4]~feeder_combout ;
wire \CPU0|iMEM|REGS[5][4]~feeder_combout ;
wire \CPU0|iMEM|REGS[33][4]~feeder_combout ;
wire \CPU0|iMEM|REGS[34][4]~feeder_combout ;
wire \CPU0|iMEM|REGS[97][4]~feeder_combout ;
wire \CPU0|iMEM|REGS[98][4]~feeder_combout ;
wire \CPU0|iMEM|REGS[123][4]~feeder_combout ;
wire \CPU0|iMEM|REGS[24][4]~feeder_combout ;
wire \CPU0|iMEM|REGS[78][4]~feeder_combout ;
wire \CPU0|iMEM|REGS[77][4]~feeder_combout ;
wire \CPU0|iMEM|REGS[66][4]~feeder_combout ;
wire \CPU0|iMEM|REGS[88][4]~feeder_combout ;
wire \CPU0|iMEM|REGS[65][4]~feeder_combout ;
wire \CPU0|iMEM|REGS[106][4]~feeder_combout ;
wire \CPU0|iMEM|REGS[105][4]~feeder_combout ;
wire \CPU0|iMEM|REGS[118][4]~feeder_combout ;
wire \CPU0|iMEM|REGS[89][4]~feeder_combout ;
wire \CPU0|iMEM|REGS[91][4]~feeder_combout ;
wire \CPU0|iMEM|REGS[90][4]~feeder_combout ;
wire \CPU0|iMEM|REGS[86][4]~feeder_combout ;
wire \CPU0|iMEM|REGS[57][4]~feeder_combout ;
wire \CPU0|iMEM|REGS[10][4]~feeder_combout ;
wire \CPU0|iMEM|REGS[9][4]~feeder_combout ;
wire \CPU0|iMEM|REGS[2][4]~feeder_combout ;
wire \CPU0|iMEM|REGS[14][4]~feeder_combout ;
wire \CPU0|iMEM|REGS[73][4]~feeder_combout ;
wire \CPU0|iMEM|REGS[74][4]~feeder_combout ;
wire \CPU0|iMEM|REGS[13][4]~feeder_combout ;
wire \CPU0|iMEM|REGS[23][4]~feeder_combout ;
wire \CPU0|iMEM|REGS[27][4]~feeder_combout ;
wire \CPU0|iMEM|REGS[52][4]~feeder_combout ;
wire \CPU0|iMEM|REGS[56][4]~feeder_combout ;
wire \CPU0|iMEM|REGS[25][4]~feeder_combout ;
wire \CPU0|iMEM|REGS[21][4]~feeder_combout ;
wire \CPU0|iMEM|REGS[53][4]~feeder_combout ;
wire \CPU0|iMEM|REGS[58][4]~feeder_combout ;
wire \CPU0|iMEM|REGS[55][4]~feeder_combout ;
wire \CPU0|iMEM|REGS[54][4]~feeder_combout ;
wire \CPU0|iMEM|REGS[1][4]~feeder_combout ;
wire \CPU0|iMEM|REGS[69][4]~feeder_combout ;
wire \CPU0|iMEM|REGS[70][4]~feeder_combout ;
wire \CPU0|iMEM|REGS[59][4]~feeder_combout ;
wire \CPU0|iMEM|REGS[116][5]~feeder_combout ;
wire \CPU0|iMEM|REGS[102][5]~feeder_combout ;
wire \CPU0|iMEM|REGS[41][5]~feeder_combout ;
wire \CPU0|iMEM|REGS[101][5]~feeder_combout ;
wire \CPU0|iMEM|REGS[119][5]~feeder_combout ;
wire \CPU0|iMEM|REGS[26][5]~feeder_combout ;
wire \CPU0|iMEM|REGS[120][5]~feeder_combout ;
wire \CPU0|iMEM|REGS[109][5]~feeder_combout ;
wire \CPU0|iMEM|REGS[42][5]~feeder_combout ;
wire \CPU0|iMEM|REGS[122][5]~feeder_combout ;
wire \CPU0|iMEM|REGS[110][5]~feeder_combout ;
wire \CPU0|iMEM|REGS[5][5]~feeder_combout ;
wire \CPU0|iMEM|REGS[37][5]~feeder_combout ;
wire \CPU0|iMEM|REGS[34][5]~feeder_combout ;
wire \CPU0|iMEM|REGS[97][5]~feeder_combout ;
wire \CPU0|iMEM|REGS[33][5]~feeder_combout ;
wire \CPU0|iMEM|REGS[98][5]~feeder_combout ;
wire \CPU0|iMEM|REGS[78][5]~feeder_combout ;
wire \CPU0|iMEM|REGS[105][5]~feeder_combout ;
wire \CPU0|iMEM|REGS[65][5]~feeder_combout ;
wire \CPU0|iMEM|REGS[85][5]~feeder_combout ;
wire \CPU0|iMEM|REGS[6][5]~feeder_combout ;
wire \CPU0|iMEM|REGS[39][5]~feeder_combout ;
wire \CPU0|iMEM|REGS[121][5]~feeder_combout ;
wire \CPU0|iMEM|REGS[106][5]~feeder_combout ;
wire \CPU0|iMEM|REGS[46][5]~feeder_combout ;
wire \CPU0|iMEM|REGS[45][5]~feeder_combout ;
wire \CPU0|iMEM|REGS[22][5]~feeder_combout ;
wire \CPU0|iMEM|REGS[91][5]~feeder_combout ;
wire \CPU0|iMEM|REGS[90][5]~feeder_combout ;
wire \CPU0|iMEM|REGS[14][5]~feeder_combout ;
wire \CPU0|iMEM|REGS[58][5]~feeder_combout ;
wire \CPU0|iMEM|REGS[57][5]~feeder_combout ;
wire \CPU0|iMEM|REGS[2][5]~feeder_combout ;
wire \CPU0|iMEM|REGS[27][5]~feeder_combout ;
wire \CPU0|iMEM|REGS[59][5]~feeder_combout ;
wire \CPU0|iMEM|REGS[55][5]~feeder_combout ;
wire \CPU0|iMEM|REGS[10][5]~feeder_combout ;
wire \CPU0|iMEM|REGS[89][5]~feeder_combout ;
wire \CPU0|iMEM|REGS[87][5]~feeder_combout ;
wire \CPU0|iMEM|REGS[1][5]~feeder_combout ;
wire \CPU0|iMEM|REGS[13][5]~feeder_combout ;
wire \CPU0|iMEM|REGS[9][5]~feeder_combout ;
wire \CPU0|iMEM|REGS[24][6]~feeder_combout ;
wire \CPU0|iMEM|REGS[45][6]~feeder_combout ;
wire \CPU0|iMEM|REGS[20][6]~feeder_combout ;
wire \CPU0|iMEM|REGS[105][6]~feeder_combout ;
wire \CPU0|iMEM|REGS[78][6]~feeder_combout ;
wire \CPU0|iMEM|REGS[98][6]~feeder_combout ;
wire \CPU0|iMEM|REGS[109][6]~feeder_combout ;
wire \CPU0|iMEM|REGS[77][6]~feeder_combout ;
wire \CPU0|iMEM|REGS[46][6]~feeder_combout ;
wire \CPU0|iMEM|REGS[38][6]~feeder_combout ;
wire \CPU0|iMEM|REGS[117][6]~feeder_combout ;
wire \CPU0|iMEM|REGS[121][6]~feeder_combout ;
wire \CPU0|iMEM|REGS[106][6]~feeder_combout ;
wire \CPU0|iMEM|REGS[41][6]~feeder_combout ;
wire \CPU0|iMEM|REGS[37][6]~feeder_combout ;
wire \CPU0|iMEM|REGS[33][6]~feeder_combout ;
wire \CPU0|iMEM|REGS[65][6]~feeder_combout ;
wire \CPU0|iMEM|REGS[5][6]~feeder_combout ;
wire \CPU0|iMEM|REGS[6][6]~feeder_combout ;
wire \CPU0|iMEM|REGS[84][6]~feeder_combout ;
wire \CPU0|iMEM|REGS[88][6]~feeder_combout ;
wire \CPU0|iMEM|REGS[34][6]~feeder_combout ;
wire \CPU0|iMEM|REGS[118][6]~feeder_combout ;
wire \CPU0|iMEM|REGS[120][6]~feeder_combout ;
wire \CPU0|iMEM|REGS[42][6]~feeder_combout ;
wire \CPU0|iMEM|REGS[22][6]~feeder_combout ;
wire \CPU0|iMEM|REGS[116][6]~feeder_combout ;
wire \CPU0|iMEM|REGS[26][6]~feeder_combout ;
wire \CPU0|iMEM|REGS[56][6]~feeder_combout ;
wire \CPU0|iMEM|REGS[53][6]~feeder_combout ;
wire \CPU0|iMEM|REGS[85][6]~feeder_combout ;
wire \CPU0|iMEM|REGS[90][6]~feeder_combout ;
wire \CPU0|iMEM|REGS[89][6]~feeder_combout ;
wire \CPU0|iMEM|REGS[13][6]~feeder_combout ;
wire \CPU0|iMEM|REGS[73][6]~feeder_combout ;
wire \CPU0|iMEM|REGS[52][6]~feeder_combout ;
wire \CPU0|iMEM|REGS[14][6]~feeder_combout ;
wire \CPU0|iMEM|REGS[23][6]~feeder_combout ;
wire \CPU0|iMEM|REGS[1][6]~feeder_combout ;
wire \CPU0|iMEM|REGS[27][6]~feeder_combout ;
wire \CPU0|iMEM|REGS[2][6]~feeder_combout ;
wire \CPU0|iMEM|REGS[69][6]~feeder_combout ;
wire \CPU0|iMEM|REGS[57][6]~feeder_combout ;
wire \CPU0|iMEM|REGS[70][6]~feeder_combout ;
wire \CPU0|iMEM|REGS[21][6]~feeder_combout ;
wire \CPU0|iMEM|REGS[59][6]~feeder_combout ;
wire \CPU0|iMEM|REGS[54][6]~feeder_combout ;
wire \CPU0|iMEM|REGS[10][6]~feeder_combout ;
wire \CPU0|iMEM|REGS[25][6]~feeder_combout ;
wire \CPU0|iMEM|REGS[58][6]~feeder_combout ;
wire \CPU0|iMEM|REGS[55][6]~feeder_combout ;
wire \CPU0|iMEM|REGS[9][6]~feeder_combout ;
wire \CPU0|iMEM|REGS[101][7]~feeder_combout ;
wire \CPU0|iMEM|REGS[97][7]~feeder_combout ;
wire \CPU0|iMEM|REGS[78][7]~feeder_combout ;
wire \CPU0|iMEM|REGS[46][7]~feeder_combout ;
wire \CPU0|iMEM|REGS[66][7]~feeder_combout ;
wire \CPU0|iMEM|REGS[45][7]~feeder_combout ;
wire \CPU0|iMEM|REGS[24][7]~feeder_combout ;
wire \CPU0|iMEM|REGS[98][7]~feeder_combout ;
wire \CPU0|iMEM|REGS[6][7]~feeder_combout ;
wire \CPU0|iMEM|REGS[117][7]~feeder_combout ;
wire \CPU0|iMEM|REGS[106][7]~feeder_combout ;
wire \CPU0|iMEM|REGS[110][7]~feeder_combout ;
wire \CPU0|iMEM|REGS[84][7]~feeder_combout ;
wire \CPU0|iMEM|REGS[121][7]~feeder_combout ;
wire \CPU0|iMEM|REGS[116][7]~feeder_combout ;
wire \CPU0|iMEM|REGS[120][7]~feeder_combout ;
wire \CPU0|iMEM|REGS[118][7]~feeder_combout ;
wire \CPU0|iMEM|REGS[42][7]~feeder_combout ;
wire \CPU0|iMEM|REGS[122][7]~feeder_combout ;
wire \CPU0|iMEM|REGS[87][7]~feeder_combout ;
wire \CPU0|iMEM|REGS[65][7]~feeder_combout ;
wire \CPU0|iMEM|REGS[89][7]~feeder_combout ;
wire \CPU0|iMEM|REGS[39][7]~feeder_combout ;
wire \CPU0|iMEM|REGS[34][7]~feeder_combout ;
wire \CPU0|iMEM|REGS[88][7]~feeder_combout ;
wire \CPU0|iMEM|REGS[90][7]~feeder_combout ;
wire \CPU0|iMEM|REGS[91][7]~feeder_combout ;
wire \CPU0|iMEM|REGS[41][7]~feeder_combout ;
wire \CPU0|iMEM|REGS[119][7]~feeder_combout ;
wire \CPU0|iMEM|REGS[109][7]~feeder_combout ;
wire \CPU0|iMEM|REGS[85][7]~feeder_combout ;
wire \CPU0|iMEM|REGS[102][7]~feeder_combout ;
wire \CPU0|iMEM|REGS[77][7]~feeder_combout ;
wire \CPU0|iMEM|REGS[105][7]~feeder_combout ;
wire \CPU0|iMEM|REGS[5][7]~feeder_combout ;
wire \CPU0|iMEM|REGS[37][7]~feeder_combout ;
wire \CPU0|iMEM|REGS[33][7]~feeder_combout ;
wire \CPU0|iMEM|REGS[94][7]~feeder_combout ;
wire \CPU0|iMEM|REGS[14][7]~feeder_combout ;
wire \CPU0|iMEM|REGS[13][7]~feeder_combout ;
wire \CPU0|iMEM|REGS[57][7]~feeder_combout ;
wire \CPU0|iMEM|REGS[10][7]~feeder_combout ;
wire \CPU0|iMEM|REGS[9][7]~feeder_combout ;
wire \CPU0|iMEM|REGS[52][7]~feeder_combout ;
wire \CPU0|iMEM|REGS[74][7]~feeder_combout ;
wire \CPU0|iMEM|REGS[53][7]~feeder_combout ;
wire \CPU0|iMEM|REGS[54][7]~feeder_combout ;
wire \CPU0|iMEM|REGS[73][7]~feeder_combout ;
wire \CPU0|iMEM|REGS[2][7]~feeder_combout ;
wire \CPU0|iMEM|REGS[1][7]~feeder_combout ;
wire \CPU0|iMEM|REGS[69][7]~feeder_combout ;
wire \CPU0|iMEM|REGS[70][7]~feeder_combout ;
wire \ps2_clk_s~feeder_combout ;
wire \Clk~input_o ;
wire \PLL_inst|altpll_component|auto_generated|wire_pll1_fbout ;
wire \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ;
wire \button[3]~input_o ;
wire \CPU0|cpu01_inst|state~76_combout ;
wire \CPU0|cpu01_inst|state~70_combout ;
wire \CPU0|cpu01_inst|state.int_ixh_state~q ;
wire \CPU0|cpu01_inst|state~69_combout ;
wire \CPU0|cpu01_inst|state.int_acca_state~q ;
wire \RST~input_o ;
wire \reset~0_combout ;
wire \reset~q ;
wire \CPU0|cpu01_inst|state~71_combout ;
wire \CPU0|cpu01_inst|state.psha_state~q ;
wire \CPU0|cpu01_inst|state~80_combout ;
wire \CPU0|cpu01_inst|state.pshx_lo_state~q ;
wire \CPU0|cpu01_inst|state~77_combout ;
wire \CPU0|cpu01_inst|state.pshx_hi_state~q ;
wire \CPU0|cpu01_inst|state~86_combout ;
wire \CPU0|cpu01_inst|state.pshb_state~q ;
wire \CPU0|cpu01_inst|WideOr174~1_combout ;
wire \CPU0|cpu01_inst|state~85_combout ;
wire \CPU0|cpu01_inst|state.int_accb_state~q ;
wire \CPU0|cpu01_inst|WideOr174~3_combout ;
wire \CPU0|cpu01_inst|Decoder8~3_combout ;
wire \CPU0|cpu01_inst|state~74_combout ;
wire \CPU0|cpu01_inst|state.rti_ixh_state~q ;
wire \CPU0|cpu01_inst|state~75_combout ;
wire \CPU0|cpu01_inst|state.pulx_hi_state~q ;
wire \CPU0|cpu01_inst|ix_ctrl~1_combout ;
wire \CPU0|cpu01_inst|state~81_combout ;
wire \CPU0|cpu01_inst|state.rti_ixl_state~q ;
wire \CPU0|cpu01_inst|address~0_combout ;
wire \CPU0|cpu01_inst|address~1_combout ;
wire \CPU0|cpu01_inst|WideOr62~0_combout ;
wire \CPU0|cpu01_inst|Selector263~2_combout ;
wire \CPU0|cpu01_inst|Decoder7~1_combout ;
wire \CPU0|cpu01_inst|Selector263~4_combout ;
wire \CPU0|cpu01_inst|Selector263~3_combout ;
wire \CPU0|cpu01_inst|WideOr82~0_combout ;
wire \CPU0|cpu01_inst|state~107_combout ;
wire \CPU0|cpu01_inst|state.extended_state~q ;
wire \CPU0|cpu01_inst|Selector255~1_combout ;
wire \CPU0|cpu01_inst|Selector255~2_combout ;
wire \CPU0|cpu01_inst|Selector278~0_combout ;
wire \CPU0|cpu01_inst|Selector255~0_combout ;
wire \CPU0|cpu01_inst|state~98_combout ;
wire \CPU0|cpu01_inst|state.mul3_state~q ;
wire \CPU0|cpu01_inst|state~99_combout ;
wire \CPU0|cpu01_inst|state.mul4_state~q ;
wire \CPU0|cpu01_inst|state~100_combout ;
wire \CPU0|cpu01_inst|state.mul5_state~q ;
wire \CPU0|cpu01_inst|state~101_combout ;
wire \CPU0|cpu01_inst|state.mul6_state~q ;
wire \CPU0|cpu01_inst|state~102_combout ;
wire \CPU0|cpu01_inst|state.mul7_state~q ;
wire \CPU0|cpu01_inst|WideOr132~1_combout ;
wire \CPU0|cpu01_inst|WideOr132~2_combout ;
wire \CPU0|cpu01_inst|Selector255~3_combout ;
wire \CPU0|cpu01_inst|Selector255~7_combout ;
wire \CPU0|cpu01_inst|Selector289~0_combout ;
wire \CPU0|cpu01_inst|Equal5~1_combout ;
wire \CPU0|cpu01_inst|WideOr83~0_combout ;
wire \CPU0|cpu01_inst|state~106_combout ;
wire \CPU0|cpu01_inst|state.indexed_state~q ;
wire \CPU0|cpu01_inst|Selector289~1_combout ;
wire \CPU0|cpu01_inst|Selector289~2_combout ;
wire \CPU0|cpu01_inst|state.jmp_state~q ;
wire \button[2]~input_o ;
wire \button_s[2]~feeder_combout ;
wire \CPU0|hold_s~0_combout ;
wire \CPU0|hold_s~q ;
wire \CPU0|cpu01_inst|state.reset_state~0_combout ;
wire \CPU0|cpu01_inst|state.reset_state~q ;
wire \CPU0|cpu01_inst|state~90_combout ;
wire \CPU0|cpu01_inst|state.rti_pch_state~q ;
wire \CPU0|cpu01_inst|state~92_combout ;
wire \CPU0|cpu01_inst|state.rti_pcl_state~q ;
wire \CPU0|cpu01_inst|WideOr122~0_combout ;
wire \CPU0|cpu01_inst|temppc~1_combout ;
wire \CPU0|cpu01_inst|Selector285~0_combout ;
wire \CPU0|cpu01_inst|Selector285~1_combout ;
wire \CPU0|cpu01_inst|WideOr76~0_combout ;
wire \CPU0|cpu01_inst|Selector285~2_combout ;
wire \CPU0|cpu01_inst|Selector285~3_combout ;
wire \CPU0|cpu01_inst|state.read8_state~q ;
wire \CPU0|cpu01_inst|next_state.execute_state~2_combout ;
wire \CPU0|cpu01_inst|state.execute_state~q ;
wire \CPU0|cpu01_inst|Selector241~0_combout ;
wire \CPU0|cpu01_inst|Selector227~2_combout ;
wire \CPU0|cpu01_inst|Selector268~0_combout ;
wire \CPU0|cpu01_inst|Decoder7~3_combout ;
wire \CPU0|cpu01_inst|Decoder7~13_combout ;
wire \CPU0|cpu01_inst|alu_ctrl.alu_ld16~0_combout ;
wire \CPU0|cpu01_inst|alu_ctrl.alu_ld16~1_combout ;
wire \CPU0|cpu01_inst|Selector173~4_combout ;
wire \CPU0|cpu01_inst|Selector265~0_combout ;
wire \CPU0|cpu01_inst|Selector270~0_combout ;
wire \CPU0|cpu01_inst|Selector260~3_combout ;
wire \CPU0|cpu01_inst|Mux6~0_combout ;
wire \CPU0|cpu01_inst|right_ctrl.accb_right~0_combout ;
wire \CPU0|cpu01_inst|state~84_combout ;
wire \CPU0|cpu01_inst|state.pulb_state~q ;
wire \CPU0|cpu01_inst|accb_ctrl~0_combout ;
wire \CPU0|cpu01_inst|tempind[2]~5_combout ;
wire \CPU0|cpu01_inst|ea[0]~17 ;
wire \CPU0|cpu01_inst|ea[1]~18_combout ;
wire \CPU0|cpu01_inst|tempind[1]~6_combout ;
wire \CPU0|cpu01_inst|ea[1]~19 ;
wire \CPU0|cpu01_inst|ea[2]~20_combout ;
wire \CPU0|cpu01_inst|Selector282~4_combout ;
wire \CPU0|cpu01_inst|Selector282~5_combout ;
wire \CPU0|cpu01_inst|tempind[5]~2_combout ;
wire \CPU0|cpu01_inst|ix_ctrl~2_combout ;
wire \CPU0|cpu01_inst|Selector232~0_combout ;
wire \CPU0|cpu01_inst|Selector232~2_combout ;
wire \CPU0|cpu01_inst|Selector232~3_combout ;
wire \CPU0|cpu01_inst|ix_ctrl~0_combout ;
wire \CPU0|cpu01_inst|Selector85~0_combout ;
wire \CPU0|cpu01_inst|WideNor6~0_combout ;
wire \CPU0|cpu01_inst|xreg[0]~1_combout ;
wire \CPU0|cpu01_inst|Selector69~0_combout ;
wire \CPU0|cpu01_inst|WideOr28~0_combout ;
wire \CPU0|cpu01_inst|Selector230~6_combout ;
wire \CPU0|cpu01_inst|Selector230~2_combout ;
wire \CPU0|cpu01_inst|Selector227~3_combout ;
wire \CPU0|cpu01_inst|Decoder7~12_combout ;
wire \CPU0|cpu01_inst|Selector230~4_combout ;
wire \CPU0|cpu01_inst|Selector230~5_combout ;
wire \CPU0|cpu01_inst|Selector230~7_combout ;
wire \CPU0|cpu01_inst|accb[0]~0_combout ;
wire \CPU0|cpu01_inst|WideOr142~4_combout ;
wire \CPU0|cpu01_inst|WideNor3~0_combout ;
wire \CPU0|cpu01_inst|Selector50~1_combout ;
wire \CPU0|cpu01_inst|ea[2]~21 ;
wire \CPU0|cpu01_inst|ea[3]~22_combout ;
wire \CPU0|cpu01_inst|Selector54~0_combout ;
wire \CPU0|cpu01_inst|Selector62~3_combout ;
wire \CPU0|cpu01_inst|WideOr57~0_combout ;
wire \CPU0|cpu01_inst|Mux2~0_combout ;
wire \CPU0|cpu01_inst|Mux2~1_combout ;
wire \CPU0|cpu01_inst|WideOr24~0_combout ;
wire \CPU0|cpu01_inst|Selector227~4_combout ;
wire \CPU0|cpu01_inst|Selector228~0_combout ;
wire \CPU0|cpu01_inst|Decoder8~0_combout ;
wire \CPU0|cpu01_inst|alu_ctrl.alu_lsl16~0_combout ;
wire \CPU0|cpu01_inst|Selector228~2_combout ;
wire \CPU0|cpu01_inst|acca[4]~0_combout ;
wire \CPU0|cpu01_inst|acca[0]~1_combout ;
wire \CPU0|cpu01_inst|WideOr23~0_combout ;
wire \CPU0|cpu01_inst|Selector253~6_combout ;
wire \CPU0|cpu01_inst|Selector253~4_combout ;
wire \CPU0|cpu01_inst|Selector253~5_combout ;
wire \CPU0|cpu01_inst|Selector253~1_combout ;
wire \CPU0|cpu01_inst|Selector253~0_combout ;
wire \CPU0|cpu01_inst|Selector253~2_combout ;
wire \CPU0|cpu01_inst|WideOr49~0_combout ;
wire \CPU0|cpu01_inst|Selector253~3_combout ;
wire \CPU0|cpu01_inst|Selector253~9_combout ;
wire \CPU0|cpu01_inst|Selector153~1_combout ;
wire \CPU0|cpu01_inst|Selector153~2_combout ;
wire \CPU0|cpu01_inst|Selector70~0_combout ;
wire \CPU0|cpu01_inst|Selector161~0_combout ;
wire \CPU0|cpu01_inst|Selector177~0_combout ;
wire \CPU0|cpu01_inst|Selector177~1_combout ;
wire \CPU0|cpu01_inst|Mux41~0_combout ;
wire \CPU0|cpu01_inst|Mux41~1_combout ;
wire \CPU0|cpu01_inst|Selector280~0_combout ;
wire \CPU0|cpu01_inst|Selector286~0_combout ;
wire \CPU0|cpu01_inst|Selector280~1_combout ;
wire \CPU0|cpu01_inst|Selector280~2_combout ;
wire \CPU0|cpu01_inst|Selector173~5_combout ;
wire \CPU0|cpu01_inst|Selector173~6_combout ;
wire \CPU0|cpu01_inst|Decoder7~8_combout ;
wire \CPU0|cpu01_inst|Decoder8~1_combout ;
wire \CPU0|cpu01_inst|alu_ctrl.alu_daa~0_combout ;
wire \CPU0|cpu01_inst|Decoder7~4_combout ;
wire \CPU0|cpu01_inst|WideOr18~0_combout ;
wire \CPU0|cpu01_inst|Selector173~2_combout ;
wire \CPU0|cpu01_inst|Selector173~3_combout ;
wire \CPU0|cpu01_inst|WideOr18~2_combout ;
wire \CPU0|cpu01_inst|Selector278~1_combout ;
wire \CPU0|cpu01_inst|WideOr11~1_combout ;
wire \CPU0|cpu01_inst|WideOr10~1_combout ;
wire \CPU0|cpu01_inst|Decoder7~6_combout ;
wire \CPU0|cpu01_inst|WideOr13~2_combout ;
wire \CPU0|cpu01_inst|Selector181~2_combout ;
wire \CPU0|cpu01_inst|WideOr18~3_combout ;
wire \CPU0|cpu01_inst|state~68_combout ;
wire \CPU0|cpu01_inst|alu_ctrl~0_combout ;
wire \CPU0|cpu01_inst|Selector264~3_combout ;
wire \CPU0|cpu01_inst|Selector264~2_combout ;
wire \CPU0|cpu01_inst|alu_ctrl.alu_lsr16~0_combout ;
wire \CPU0|cpu01_inst|Decoder7~14_combout ;
wire \CPU0|cpu01_inst|alu_ctrl.alu_lsl16~1_combout ;
wire \CPU0|cpu01_inst|Selector181~0_combout ;
wire \CPU0|cpu01_inst|Selector183~0_combout ;
wire \CPU0|cpu01_inst|Selector127~0_combout ;
wire \CPU0|cpu01_inst|Selector173~7_combout ;
wire \CPU0|cpu01_inst|Selector177~2_combout ;
wire \CPU0|cpu01_inst|left_ctrl~0_combout ;
wire \CPU0|cpu01_inst|Selector256~0_combout ;
wire \CPU0|cpu01_inst|Selector256~1_combout ;
wire \CPU0|cpu01_inst|Selector256~3_combout ;
wire \CPU0|cpu01_inst|address~5_combout ;
wire \CPU0|cpu01_inst|Selector232~1_combout ;
wire \CPU0|cpu01_inst|right_ctrl~0_combout ;
wire \CPU0|cpu01_inst|Selector260~1_combout ;
wire \CPU0|cpu01_inst|Selector260~2_combout ;
wire \CPU0|cpu01_inst|Selector260~4_combout ;
wire \CPU0|cpu01_inst|WideNor13~3_combout ;
wire \CPU0|cpu01_inst|address~2_combout ;
wire \CPU0|cpu01_inst|WideNor13~5_combout ;
wire \CPU0|cpu01_inst|WideNor13~6_combout ;
wire \CPU0|cpu01_inst|WideNor13~8_combout ;
wire \CPU0|cpu01_inst|Selector241~2_combout ;
wire \CPU0|cpu01_inst|Selector241~3_combout ;
wire \CPU0|cpu01_inst|Selector209~0_combout ;
wire \CPU0|cpu01_inst|Selector209~1_combout ;
wire \CPU0|cpu01_inst|Selector241~4_combout ;
wire \CPU0|cpu01_inst|next_state.read16_state~0_combout ;
wire \CPU0|cpu01_inst|next_state.read16_state~1_combout ;
wire \CPU0|cpu01_inst|state.read16_state~q ;
wire \CPU0|cpu01_inst|Selector113~1_combout ;
wire \CPU0|cpu01_inst|Selector66~0_combout ;
wire \CPU0|cpu01_inst|Selector157~0_combout ;
wire \CPU0|cpu01_inst|Selector173~19_combout ;
wire \CPU0|cpu01_inst|Selector173~17_combout ;
wire \CPU0|cpu01_inst|Selector235~3_combout ;
wire \CPU0|cpu01_inst|sp[0]~0_combout ;
wire \CPU0|cpu01_inst|Selector149~0_combout ;
wire \CPU0|cpu01_inst|right[15]~1_combout ;
wire \CPU0|cpu01_inst|Selector165~9_combout ;
wire \CPU0|cpu01_inst|Mux30~0_combout ;
wire \CPU0|cpu01_inst|Selector242~0_combout ;
wire \CPU0|cpu01_inst|WideNor8~0_combout ;
wire \CPU0|cpu01_inst|Selector117~2_combout ;
wire \CPU0|cpu01_inst|Selector117~3_combout ;
wire \CPU0|cpu01_inst|WideNor8~combout ;
wire \CPU0|cpu01_inst|md[1]~0_combout ;
wire \CPU0|cpu01_inst|Selector116~3_combout ;
wire \CPU0|cpu01_inst|Selector115~3_combout ;
wire \CPU0|cpu01_inst|Selector111~1_combout ;
wire \CPU0|cpu01_inst|Selector110~1_combout ;
wire \CPU0|cpu01_inst|Selector109~1_combout ;
wire \CPU0|cpu01_inst|Selector108~0_combout ;
wire \CPU0|cpu01_inst|Selector108~1_combout ;
wire \CPU0|cpu01_inst|Decoder7~0_combout ;
wire \CPU0|cpu01_inst|alu_ctrl.alu_eor~2_combout ;
wire \CPU0|cpu01_inst|Selector167~9_combout ;
wire \CPU0|cpu01_inst|Selector167~7_combout ;
wire \CPU0|cpu01_inst|Selector167~8_combout ;
wire \CPU0|cpu01_inst|Selector76~0_combout ;
wire \CPU0|cpu01_inst|xreg[8]~0_combout ;
wire \CPU0|cpu01_inst|Selector143~0_combout ;
wire \CPU0|cpu01_inst|Selector143~combout ;
wire \CPU0|cpu01_inst|WideOr12~2_combout ;
wire \CPU0|cpu01_inst|WideOr12~combout ;
wire \CPU0|cpu01_inst|Selector166~2_combout ;
wire \CPU0|cpu01_inst|out_alu~2_combout ;
wire \CPU0|cpu01_inst|Decoder7~7_combout ;
wire \CPU0|cpu01_inst|Selector269~0_combout ;
wire \CPU0|cpu01_inst|Selector147~1_combout ;
wire \CPU0|cpu01_inst|Selector142~0_combout ;
wire \CPU0|cpu01_inst|Selector59~3_combout ;
wire \CPU0|cpu01_inst|Selector142~combout ;
wire \CPU0|cpu01_inst|Selector147~3_combout ;
wire \CPU0|cpu01_inst|Selector80~0_combout ;
wire \CPU0|cpu01_inst|Selector147~combout ;
wire \CPU0|cpu01_inst|Selector83~0_combout ;
wire \CPU0|cpu01_inst|Selector174~0_combout ;
wire \CPU0|cpu01_inst|Selector67~0_combout ;
wire \CPU0|cpu01_inst|Selector158~0_combout ;
wire \CPU0|cpu01_inst|Selector174~1_combout ;
wire \CPU0|cpu01_inst|Selector174~2_combout ;
wire \CPU0|cpu01_inst|Selector160~0_combout ;
wire \CPU0|cpu01_inst|Add6~1 ;
wire \CPU0|cpu01_inst|Add6~3 ;
wire \CPU0|cpu01_inst|Add6~5 ;
wire \CPU0|cpu01_inst|Add6~7 ;
wire \CPU0|cpu01_inst|Add6~9 ;
wire \CPU0|cpu01_inst|Add6~11 ;
wire \CPU0|cpu01_inst|Add6~12_combout ;
wire \CPU0|cpu01_inst|Selector174~4_combout ;
wire \CPU0|cpu01_inst|Selector162~0_combout ;
wire \CPU0|cpu01_inst|Selector179~2_combout ;
wire \CPU0|cpu01_inst|Decoder7~9_combout ;
wire \CPU0|cpu01_inst|WideOr11~0_combout ;
wire \CPU0|cpu01_inst|WideOr11~2_combout ;
wire \CPU0|cpu01_inst|WideOr10~0_combout ;
wire \CPU0|cpu01_inst|WideOr10~2_combout ;
wire \CPU0|cpu01_inst|Add2~1_cout ;
wire \CPU0|cpu01_inst|Add2~3 ;
wire \CPU0|cpu01_inst|Add2~4_combout ;
wire \CPU0|cpu01_inst|Selector179~5_combout ;
wire \CPU0|cpu01_inst|WideNor9~combout ;
wire \CPU0|cpu01_inst|Selector128~0_combout ;
wire \CPU0|cpu01_inst|Selector186~10_combout ;
wire \CPU0|cpu01_inst|Selector186~13_combout ;
wire \CPU0|cpu01_inst|Decoder7~11_combout ;
wire \CPU0|cpu01_inst|Selector186~14_combout ;
wire \CPU0|cpu01_inst|Selector121~0_combout ;
wire \CPU0|cpu01_inst|Selector121~1_combout ;
wire \CPU0|cpu01_inst|Selector65~5_combout ;
wire \CPU0|cpu01_inst|Selector65~4_combout ;
wire \CPU0|cpu01_inst|Selector65~6_combout ;
wire \CPU0|cpu01_inst|Selector156~1_combout ;
wire \CPU0|cpu01_inst|Selector156~0_combout ;
wire \CPU0|cpu01_inst|Selector156~2_combout ;
wire \CPU0|cpu01_inst|Selector186~15_combout ;
wire \CPU0|cpu01_inst|Selector266~0_combout ;
wire \CPU0|cpu01_inst|Selector186~18_combout ;
wire \CPU0|cpu01_inst|Selector186~19_combout ;
wire \CPU0|cpu01_inst|Selector186~16_combout ;
wire \CPU0|cpu01_inst|Selector186~17_combout ;
wire \CPU0|cpu01_inst|Selector186~20_combout ;
wire \CPU0|cpu01_inst|Selector186~5_combout ;
wire \CPU0|cpu01_inst|Selector186~6_combout ;
wire \CPU0|cpu01_inst|Selector186~21_combout ;
wire \CPU0|cpu01_inst|Selector128~1_combout ;
wire \CPU0|cpu01_inst|Add7~0_combout ;
wire \CPU0|cpu01_inst|alu_ctrl.alu_tpa~0_combout ;
wire \CPU0|cpu01_inst|Selector179~3_combout ;
wire \CPU0|cpu01_inst|Add6~2_combout ;
wire \CPU0|cpu01_inst|Selector179~4_combout ;
wire \CPU0|cpu01_inst|Selector179~6_combout ;
wire \CPU0|cpu01_inst|Selector179~7_combout ;
wire \CPU0|cpu01_inst|Selector114~5_combout ;
wire \CPU0|cpu01_inst|Selector120~2_combout ;
wire \CPU0|cpu01_inst|Selector120~3_combout ;
wire \CPU0|cpu01_inst|Selector163~0_combout ;
wire \CPU0|cpu01_inst|Add2~5 ;
wire \CPU0|cpu01_inst|Add2~7 ;
wire \CPU0|cpu01_inst|Add2~9 ;
wire \CPU0|cpu01_inst|Add2~11 ;
wire \CPU0|cpu01_inst|Add2~13 ;
wire \CPU0|cpu01_inst|Add2~14_combout ;
wire \CPU0|cpu01_inst|Selector152~0_combout ;
wire \CPU0|cpu01_inst|Selector152~1_combout ;
wire \CPU0|cpu01_inst|Selector152~2_combout ;
wire \CPU0|cpu01_inst|Selector175~0_combout ;
wire \CPU0|cpu01_inst|Selector175~1_combout ;
wire \CPU0|cpu01_inst|Selector175~2_combout ;
wire \CPU0|cpu01_inst|Selector175~7_combout ;
wire \CPU0|cpu01_inst|Selector68~0_combout ;
wire \CPU0|cpu01_inst|Selector159~0_combout ;
wire \CPU0|cpu01_inst|Add4~1_cout ;
wire \CPU0|cpu01_inst|Add4~3 ;
wire \CPU0|cpu01_inst|Add4~5 ;
wire \CPU0|cpu01_inst|Add4~7 ;
wire \CPU0|cpu01_inst|Add4~9 ;
wire \CPU0|cpu01_inst|Add4~11 ;
wire \CPU0|cpu01_inst|Add4~13 ;
wire \CPU0|cpu01_inst|Add4~14_combout ;
wire \CPU0|cpu01_inst|Selector174~5_combout ;
wire \CPU0|cpu01_inst|Selector174~6_combout ;
wire \CPU0|cpu01_inst|Selector174~7_combout ;
wire \CPU0|cpu01_inst|Selector150~0_combout ;
wire \CPU0|cpu01_inst|Selector150~1_combout ;
wire \CPU0|cpu01_inst|Selector150~2_combout ;
wire \CPU0|cpu01_inst|Add6~13 ;
wire \CPU0|cpu01_inst|Add6~15 ;
wire \CPU0|cpu01_inst|Add6~16_combout ;
wire \CPU0|cpu01_inst|Selector172~3_combout ;
wire \CPU0|cpu01_inst|Selector186~0_combout ;
wire \CPU0|cpu01_inst|state~78_combout ;
wire \CPU0|cpu01_inst|state.int_cc_state~q ;
wire \CPU0|cpu01_inst|Selector50~0_combout ;
wire \CPU0|cpu01_inst|Selector50~3_combout ;
wire \CPU0|cpu01_inst|Selector82~0_combout ;
wire \CPU0|cpu01_inst|Selector50~combout ;
wire \CPU0|cpu01_inst|Selector51~0_combout ;
wire \CPU0|cpu01_inst|Selector51~combout ;
wire \CPU0|cpu01_inst|ea[5]~27 ;
wire \CPU0|cpu01_inst|ea[6]~29 ;
wire \CPU0|cpu01_inst|ea[7]~30_combout ;
wire \CPU0|cpu01_inst|Selector8~0_combout ;
wire \arbiter_inst|system_address[7]~1_combout ;
wire \CPU0|cpu01_inst|Selector35~0_combout ;
wire \CPU0|cpu01_inst|Selector35~1_combout ;
wire \CPU0|cpu01_inst|tempof[4]~3_combout ;
wire \CPU0|cpu01_inst|tempof[3]~4_combout ;
wire \CPU0|cpu01_inst|pc[0]~17 ;
wire \CPU0|cpu01_inst|pc[1]~18_combout ;
wire \CPU0|cpu01_inst|Selector39~0_combout ;
wire \CPU0|cpu01_inst|Selector39~1_combout ;
wire \CPU0|cpu01_inst|pc[1]~19 ;
wire \CPU0|cpu01_inst|pc[2]~20_combout ;
wire \CPU0|cpu01_inst|Selector38~0_combout ;
wire \CPU0|cpu01_inst|Selector38~1_combout ;
wire \CPU0|cpu01_inst|pc[2]~21 ;
wire \CPU0|cpu01_inst|pc[3]~23 ;
wire \CPU0|cpu01_inst|pc[4]~25 ;
wire \CPU0|cpu01_inst|pc[5]~26_combout ;
wire \CPU0|cpu01_inst|Selector10~0_combout ;
wire \arbiter_inst|system_address[5]~2_combout ;
wire \CPU0|Equal0~2_combout ;
wire \CPU0|Equal4~0_combout ;
wire \CPU0|cpu01_inst|Selector14~0_combout ;
wire \CPU0|Equal0~5_combout ;
wire \CPU0|EOCI~0_combout ;
wire \CPU0|EOCI~q ;
wire \CPU0|Add0~0_combout ;
wire \CPU0|cpu01_inst|Selector286~1_combout ;
wire \CPU0|cpu01_inst|Selector286~2_combout ;
wire \CPU0|cpu01_inst|state.write8_state~q ;
wire \CPU0|cpu01_inst|WideOr142~1_combout ;
wire \CPU0|cpu01_inst|WideOr142~2_combout ;
wire \CPU0|cpu01_inst|WideOr172~combout ;
wire \comb~0_combout ;
wire \CPU0|always1~4_combout ;
wire \CPU0|counter~1_combout ;
wire \CPU0|Add0~1 ;
wire \CPU0|Add0~2_combout ;
wire \CPU0|OCRH~0_combout ;
wire \CPU0|cpu01_inst|rw~0_combout ;
wire \CPU0|Equal8~0_combout ;
wire \CPU0|Equal8~1_combout ;
wire \CPU0|OCRL[3]~0_combout ;
wire \CPU0|Equal10~10_combout ;
wire \CPU0|Equal10~11_combout ;
wire \CPU0|cpu01_inst|Selector18~0_combout ;
wire \CPU0|cpu01_inst|Selector125~4_combout ;
wire \CPU0|cpu01_inst|alu_ctrl.alu_tap~0_combout ;
wire \CPU0|cpu01_inst|Selector125~0_combout ;
wire \CPU0|cpu01_inst|Selector125~1_combout ;
wire \CPU0|cpu01_inst|Selector125~2_combout ;
wire \CPU0|cpu01_inst|Selector125~3_combout ;
wire \CPU0|cpu01_inst|Selector125~5_combout ;
wire \CPU0|cpu01_inst|Selector16~0_combout ;
wire \CPU0|cpu01_inst|WideOr123~0_combout ;
wire \CPU0|cpu01_inst|state~87_combout ;
wire \CPU0|cpu01_inst|state.jsr1_state~q ;
wire \CPU0|cpu01_inst|Decoder8~4_combout ;
wire \CPU0|cpu01_inst|next_state.bsr_state~0_combout ;
wire \CPU0|cpu01_inst|state.bsr_state~q ;
wire \CPU0|cpu01_inst|state~88_combout ;
wire \CPU0|cpu01_inst|state.bsr1_state~q ;
wire \CPU0|cpu01_inst|WideOr171~combout ;
wire \CPU0|cpu01_inst|Selector16~4_combout ;
wire \CPU0|cpu01_inst|WideOr166~0_combout ;
wire \CPU0|cpu01_inst|Selector16~2_combout ;
wire \CPU0|cpu01_inst|Selector74~0_combout ;
wire \CPU0|cpu01_inst|WideOr168~0_combout ;
wire \CPU0|cpu01_inst|WideOr169~0_combout ;
wire \CPU0|cpu01_inst|Selector16~1_combout ;
wire \CPU0|cpu01_inst|Selector16~3_combout ;
wire \CPU0|cpu01_inst|ea[6]~28_combout ;
wire \CPU0|cpu01_inst|tempof[6]~1_combout ;
wire \CPU0|cpu01_inst|pc[5]~27 ;
wire \CPU0|cpu01_inst|pc[6]~29 ;
wire \CPU0|cpu01_inst|pc[7]~30_combout ;
wire \CPU0|cpu01_inst|Selector16~5_combout ;
wire \CPU0|cpu01_inst|Selector16~6_combout ;
wire \CPU0|OCRH~6_combout ;
wire \CPU0|counter~8_combout ;
wire \CPU0|Add0~3 ;
wire \CPU0|Add0~5 ;
wire \CPU0|Add0~7 ;
wire \CPU0|Add0~8_combout ;
wire \CPU0|counter~6_combout ;
wire \CPU0|Add0~9 ;
wire \CPU0|Add0~10_combout ;
wire \CPU0|counter~5_combout ;
wire \CPU0|Add0~11 ;
wire \CPU0|Add0~12_combout ;
wire \CPU0|counter~7_combout ;
wire \CPU0|Add0~13 ;
wire \CPU0|Add0~14_combout ;
wire \CPU0|irq_ocf~3_combout ;
wire \CPU0|cpu01_inst|Selector22~0_combout ;
wire \CPU0|cpu01_inst|pc[7]~31 ;
wire \CPU0|cpu01_inst|pc[8]~33 ;
wire \CPU0|cpu01_inst|pc[9]~34_combout ;
wire \CPU0|cpu01_inst|Selector22~4_combout ;
wire \CPU0|cpu01_inst|Selector22~5_combout ;
wire \CPU0|cpu01_inst|Selector22~6_combout ;
wire \CPU0|OCRH~2_combout ;
wire \CPU0|irq_ocf~0_combout ;
wire \CPU0|Add0~4_combout ;
wire \CPU0|Add0~6_combout ;
wire \CPU0|irq_ocf~1_combout ;
wire \CPU0|irq_ocf~4_combout ;
wire \CPU0|counter~15_combout ;
wire \CPU0|Add0~15 ;
wire \CPU0|Add0~16_combout ;
wire \CPU0|counter~0_combout ;
wire \CPU0|Add0~17 ;
wire \CPU0|Add0~19 ;
wire \CPU0|Add0~20_combout ;
wire \CPU0|counter~11_combout ;
wire \CPU0|Add0~21 ;
wire \CPU0|Add0~23 ;
wire \CPU0|Add0~24_combout ;
wire \CPU0|counter~13_combout ;
wire \CPU0|Add0~25 ;
wire \CPU0|Add0~26_combout ;
wire \CPU0|counter~12_combout ;
wire \CPU0|Add0~27 ;
wire \CPU0|Add0~28_combout ;
wire \CPU0|OCRH[3]~1_combout ;
wire \CPU0|OCRH~5_combout ;
wire \CPU0|irq_ocf~8_combout ;
wire \CPU0|Add0~18_combout ;
wire \CPU0|irq_ocf~5_combout ;
wire \CPU0|irq_ocf~7_combout ;
wire \CPU0|irq_ocf~9_combout ;
wire \CPU0|cpu01_inst|Selector292~0_combout ;
wire \CPU0|nmi_s~0_combout ;
wire \CPU0|nmi_s~q ;
wire \CPU0|cpu01_inst|nmi_req~0_combout ;
wire \CPU0|cpu01_inst|nmi_req~q ;
wire \CPU0|cpu01_inst|Selector292~1_combout ;
wire \CPU0|cpu01_inst|Selector292~2_combout ;
wire \CPU0|cpu01_inst|state.int_pcl_state~q ;
wire \CPU0|cpu01_inst|WideOr170~combout ;
wire \CPU0|cpu01_inst|pc[9]~35 ;
wire \CPU0|cpu01_inst|pc[10]~37 ;
wire \CPU0|cpu01_inst|pc[11]~39 ;
wire \CPU0|cpu01_inst|pc[12]~41 ;
wire \CPU0|cpu01_inst|pc[13]~42_combout ;
wire \CPU0|cpu01_inst|Selector18~4_combout ;
wire \CPU0|cpu01_inst|Selector18~5_combout ;
wire \CPU0|cpu01_inst|Selector18~6_combout ;
wire \CPU0|OCRH~4_combout ;
wire \CPU0|Equal10~23_combout ;
wire \CPU0|Equal10~24_combout ;
wire \CPU0|Equal10~25_combout ;
wire \CPU0|Equal10~18_combout ;
wire \CPU0|Equal10~19_combout ;
wire \CPU0|Equal10~26_combout ;
wire \CPU0|Equal10~12_combout ;
wire \CPU0|Equal10~13_combout ;
wire \CPU0|Equal10~27_combout ;
wire \CPU0|cpu01_inst|always19~1_combout ;
wire \CPU0|cpu01_inst|always19~2_combout ;
wire \CPU0|cpu01_inst|Selector293~3_combout ;
wire \CPU0|cpu01_inst|Selector293~4_combout ;
wire \CPU0|cpu01_inst|state.int_wai_state~q ;
wire \CPU0|cpu01_inst|WideOr72~0_combout ;
wire \CPU0|cpu01_inst|Selector282~9_combout ;
wire \CPU0|cpu01_inst|WideOr51~0_combout ;
wire \CPU0|cpu01_inst|Selector282~7_combout ;
wire \CPU0|cpu01_inst|Selector282~8_combout ;
wire \CPU0|cpu01_inst|Selector282~10_combout ;
wire \CPU0|cpu01_inst|Selector124~2_combout ;
wire \CPU0|cpu01_inst|Selector124~1_combout ;
wire \CPU0|cpu01_inst|Selector124~3_combout ;
wire \CPU0|cpu01_inst|daa_reg[6]~0_combout ;
wire \CPU0|cpu01_inst|Selector186~1_combout ;
wire \CPU0|cpu01_inst|daa_reg[6]~1_combout ;
wire \CPU0|cpu01_inst|Add7~1 ;
wire \CPU0|cpu01_inst|Add7~3 ;
wire \CPU0|cpu01_inst|Add7~5 ;
wire \CPU0|cpu01_inst|Add7~7 ;
wire \CPU0|cpu01_inst|Add7~9 ;
wire \CPU0|cpu01_inst|Add7~11 ;
wire \CPU0|cpu01_inst|Add7~13 ;
wire \CPU0|cpu01_inst|Add7~14_combout ;
wire \CPU0|cpu01_inst|Selector275~0_combout ;
wire \CPU0|cpu01_inst|Selector172~2_combout ;
wire \CPU0|cpu01_inst|Selector172~4_combout ;
wire \CPU0|cpu01_inst|right[8]~0_combout ;
wire \CPU0|cpu01_inst|Add2~15 ;
wire \CPU0|cpu01_inst|Add2~17 ;
wire \CPU0|cpu01_inst|Add2~18_combout ;
wire \CPU0|cpu01_inst|Add4~15 ;
wire \CPU0|cpu01_inst|Add4~17 ;
wire \CPU0|cpu01_inst|Add4~18_combout ;
wire \CPU0|cpu01_inst|Selector172~5_combout ;
wire \CPU0|cpu01_inst|Selector172~6_combout ;
wire \CPU0|cpu01_inst|Selector172~10_combout ;
wire \CPU0|cpu01_inst|Selector172~7_combout ;
wire \CPU0|cpu01_inst|Selector172~9_combout ;
wire \CPU0|cpu01_inst|Selector81~0_combout ;
wire \CPU0|cpu01_inst|Selector148~combout ;
wire \CPU0|cpu01_inst|Add7~15 ;
wire \CPU0|cpu01_inst|Add7~17 ;
wire \CPU0|cpu01_inst|Add7~19 ;
wire \CPU0|cpu01_inst|Add7~21 ;
wire \CPU0|cpu01_inst|Add7~23 ;
wire \CPU0|cpu01_inst|Add7~25 ;
wire \CPU0|cpu01_inst|Add7~26_combout ;
wire \CPU0|cpu01_inst|Selector166~3_combout ;
wire \CPU0|cpu01_inst|Selector166~4_combout ;
wire \CPU0|cpu01_inst|right[14]~2_combout ;
wire \CPU0|cpu01_inst|Selector166~6_combout ;
wire \CPU0|cpu01_inst|Selector166~7_combout ;
wire \CPU0|cpu01_inst|Selector166~8_combout ;
wire \CPU0|cpu01_inst|Selector107~0_combout ;
wire \CPU0|cpu01_inst|Selector107~1_combout ;
wire \CPU0|cpu01_inst|Selector106~0_combout ;
wire \CPU0|cpu01_inst|Selector106~1_combout ;
wire \CPU0|cpu01_inst|right[13]~3_combout ;
wire \CPU0|cpu01_inst|right[12]~4_combout ;
wire \CPU0|cpu01_inst|right[11]~5_combout ;
wire \CPU0|cpu01_inst|Add4~19 ;
wire \CPU0|cpu01_inst|Add4~21 ;
wire \CPU0|cpu01_inst|Add4~22_combout ;
wire \CPU0|cpu01_inst|Add2~19 ;
wire \CPU0|cpu01_inst|Add2~21 ;
wire \CPU0|cpu01_inst|Add2~22_combout ;
wire \CPU0|cpu01_inst|Selector170~5_combout ;
wire \CPU0|cpu01_inst|right[10]~6_combout ;
wire \CPU0|cpu01_inst|Selector170~6_combout ;
wire \CPU0|cpu01_inst|Selector170~7_combout ;
wire \CPU0|cpu01_inst|Selector170~9_combout ;
wire \CPU0|cpu01_inst|Selector170~8_combout ;
wire \CPU0|cpu01_inst|Selector79~0_combout ;
wire \CPU0|cpu01_inst|Selector146~0_combout ;
wire \CPU0|cpu01_inst|Selector146~combout ;
wire \CPU0|cpu01_inst|Add4~23 ;
wire \CPU0|cpu01_inst|Add4~25 ;
wire \CPU0|cpu01_inst|Add4~27 ;
wire \CPU0|cpu01_inst|Add4~29 ;
wire \CPU0|cpu01_inst|Add4~31 ;
wire \CPU0|cpu01_inst|Add4~32_combout ;
wire \CPU0|cpu01_inst|Selector169~7_combout ;
wire \CPU0|cpu01_inst|Selector169~2_combout ;
wire \CPU0|cpu01_inst|Selector168~9_combout ;
wire \CPU0|cpu01_inst|Selector168~7_combout ;
wire \CPU0|cpu01_inst|Selector168~8_combout ;
wire \CPU0|cpu01_inst|Selector77~0_combout ;
wire \CPU0|cpu01_inst|Selector144~0_combout ;
wire \CPU0|cpu01_inst|Selector144~combout ;
wire \CPU0|cpu01_inst|Selector169~4_combout ;
wire \CPU0|cpu01_inst|Add4~24_combout ;
wire \CPU0|cpu01_inst|Selector169~5_combout ;
wire \CPU0|cpu01_inst|Selector169~6_combout ;
wire \CPU0|cpu01_inst|Selector169~8_combout ;
wire \CPU0|cpu01_inst|Selector78~0_combout ;
wire \CPU0|cpu01_inst|Selector145~0_combout ;
wire \CPU0|cpu01_inst|Selector145~combout ;
wire \CPU0|cpu01_inst|Add2~23 ;
wire \CPU0|cpu01_inst|Add2~25 ;
wire \CPU0|cpu01_inst|Add2~27 ;
wire \CPU0|cpu01_inst|Add2~29 ;
wire \CPU0|cpu01_inst|Add2~31 ;
wire \CPU0|cpu01_inst|Add2~32_combout ;
wire \CPU0|cpu01_inst|Selector165~7_combout ;
wire \CPU0|cpu01_inst|Selector165~12_combout ;
wire \CPU0|cpu01_inst|Selector165~5_combout ;
wire \CPU0|cpu01_inst|Add7~27 ;
wire \CPU0|cpu01_inst|Add7~28_combout ;
wire \CPU0|cpu01_inst|Selector165~6_combout ;
wire \CPU0|cpu01_inst|Selector165~8_combout ;
wire \CPU0|cpu01_inst|Selector165~11_combout ;
wire \CPU0|cpu01_inst|Selector165~10_combout ;
wire \CPU0|cpu01_inst|Selector58~2_combout ;
wire \CPU0|cpu01_inst|Selector58~3_combout ;
wire \CPU0|cpu01_inst|Selector149~1_combout ;
wire \CPU0|cpu01_inst|Selector149~2_combout ;
wire \CPU0|cpu01_inst|Add4~16_combout ;
wire \CPU0|cpu01_inst|Add2~16_combout ;
wire \CPU0|cpu01_inst|Selector173~8_combout ;
wire \CPU0|cpu01_inst|Selector173~9_combout ;
wire \CPU0|cpu01_inst|Add6~14_combout ;
wire \CPU0|cpu01_inst|Selector173~10_combout ;
wire \CPU0|cpu01_inst|Selector173~11_combout ;
wire \CPU0|cpu01_inst|Selector173~12_combout ;
wire \CPU0|cpu01_inst|Selector173~13_combout ;
wire \CPU0|cpu01_inst|Selector173~14_combout ;
wire \CPU0|cpu01_inst|Selector173~18_combout ;
wire \CPU0|cpu01_inst|Selector114~4_combout ;
wire \CPU0|cpu01_inst|Selector114~6_combout ;
wire \CPU0|cpu01_inst|Selector113~2_combout ;
wire \CPU0|cpu01_inst|Selector112~1_combout ;
wire \CPU0|cpu01_inst|right[9]~7_combout ;
wire \CPU0|cpu01_inst|Selector171~7_combout ;
wire \CPU0|cpu01_inst|Selector171~9_combout ;
wire \CPU0|cpu01_inst|Add7~16_combout ;
wire \CPU0|cpu01_inst|Selector171~3_combout ;
wire \CPU0|cpu01_inst|Selector171~4_combout ;
wire \CPU0|cpu01_inst|Add2~20_combout ;
wire \CPU0|cpu01_inst|Selector171~5_combout ;
wire \CPU0|cpu01_inst|Selector171~6_combout ;
wire \CPU0|cpu01_inst|Selector171~8_combout ;
wire \CPU0|cpu01_inst|Selector64~2_combout ;
wire \CPU0|cpu01_inst|Selector64~3_combout ;
wire \CPU0|cpu01_inst|Selector155~1_combout ;
wire \CPU0|cpu01_inst|Selector88~0_combout ;
wire \CPU0|cpu01_inst|Selector155~0_combout ;
wire \CPU0|cpu01_inst|Selector155~2_combout ;
wire \CPU0|cpu01_inst|Selector178~2_combout ;
wire \CPU0|cpu01_inst|Add6~4_combout ;
wire \CPU0|cpu01_inst|Selector127~6_combout ;
wire \CPU0|cpu01_inst|WideOr19~0_combout ;
wire \CPU0|cpu01_inst|WideOr19~combout ;
wire \CPU0|cpu01_inst|Selector127~7_combout ;
wire \CPU0|cpu01_inst|Selector127~8_combout ;
wire \CPU0|cpu01_inst|WideOr18~combout ;
wire \CPU0|cpu01_inst|Selector127~5_combout ;
wire \CPU0|cpu01_inst|Selector127~9_combout ;
wire \CPU0|cpu01_inst|Selector127~10_combout ;
wire \CPU0|cpu01_inst|Add7~2_combout ;
wire \CPU0|cpu01_inst|Selector178~3_combout ;
wire \CPU0|cpu01_inst|Selector178~5_combout ;
wire \CPU0|cpu01_inst|Selector178~6_combout ;
wire \CPU0|cpu01_inst|Selector178~7_combout ;
wire \CPU0|cpu01_inst|Selector87~0_combout ;
wire \CPU0|cpu01_inst|Selector154~0_combout ;
wire \CPU0|cpu01_inst|Selector71~0_combout ;
wire \CPU0|cpu01_inst|Selector154~1_combout ;
wire \CPU0|cpu01_inst|Selector154~2_combout ;
wire \CPU0|cpu01_inst|Add2~8_combout ;
wire \CPU0|cpu01_inst|Selector177~4_combout ;
wire \CPU0|cpu01_inst|Add6~6_combout ;
wire \CPU0|cpu01_inst|Selector177~5_combout ;
wire \CPU0|cpu01_inst|Selector177~6_combout ;
wire \CPU0|cpu01_inst|Selector177~7_combout ;
wire \CPU0|cpu01_inst|Selector86~0_combout ;
wire \CPU0|cpu01_inst|Selector50~2_combout ;
wire \CPU0|cpu01_inst|Selector54~combout ;
wire \CPU0|cpu01_inst|ea[3]~23 ;
wire \CPU0|cpu01_inst|ea[4]~24_combout ;
wire \CPU0|cpu01_inst|Selector53~0_combout ;
wire \CPU0|cpu01_inst|Selector53~combout ;
wire \CPU0|cpu01_inst|ea[4]~25 ;
wire \CPU0|cpu01_inst|ea[5]~26_combout ;
wire \CPU0|cpu01_inst|Selector282~3_combout ;
wire \CPU0|cpu01_inst|Selector282~6_combout ;
wire \CPU0|cpu01_inst|Selector230~3_combout ;
wire \CPU0|cpu01_inst|Selector73~0_combout ;
wire \CPU0|cpu01_inst|Selector73~1_combout ;
wire \CPU0|cpu01_inst|Selector164~1_combout ;
wire \CPU0|cpu01_inst|Selector180~3_combout ;
wire \CPU0|cpu01_inst|Selector180~4_combout ;
wire \CPU0|cpu01_inst|Selector180~5_combout ;
wire \CPU0|cpu01_inst|Selector180~6_combout ;
wire \CPU0|cpu01_inst|Add4~2_combout ;
wire \CPU0|cpu01_inst|Selector180~1_combout ;
wire \CPU0|cpu01_inst|Add6~0_combout ;
wire \CPU0|cpu01_inst|Selector180~2_combout ;
wire \CPU0|cpu01_inst|Selector180~7_combout ;
wire \CPU0|cpu01_inst|Selector89~0_combout ;
wire \CPU0|cpu01_inst|Selector57~0_combout ;
wire \CPU0|cpu01_inst|Selector57~combout ;
wire \CPU0|cpu01_inst|ea[0]~16_combout ;
wire \CPU0|cpu01_inst|Selector40~0_combout ;
wire \CPU0|cpu01_inst|Selector40~1_combout ;
wire \CPU0|cpu01_inst|pc[0]~16_combout ;
wire \CPU0|cpu01_inst|Selector15~10_combout ;
wire \CPU0|cpu01_inst|Selector15~11_combout ;
wire \CPU0|cpu01_inst|Selector15~12_combout ;
wire \CPU0|Equal5~0_combout ;
wire \CPU0|DDR2[0]~0_combout ;
wire \CPU0|Equal3~0_combout ;
wire \CPU0|PORT_B_OUT[0]~0_combout ;
wire \CPU0|data_in~60_combout ;
wire \CPU0|data_in~61_combout ;
wire \CPU0|data_in~74_combout ;
wire \CPU0|data_in~62_combout ;
wire \CPU0|data_in~57_combout ;
wire \CPU0|Equal4~1_combout ;
wire \CPU0|data_in~3_combout ;
wire \CPU0|data_in~64_combout ;
wire \CPU0|iMEM|REGS[91][2]~feeder_combout ;
wire \CPU0|iMEM|REGS[86][5]~0_combout ;
wire \CPU0|iMEM|REGS[86][5]~1_combout ;
wire \CPU0|iMEM|REGS[91][1]~14_combout ;
wire \CPU0|iMEM|REGS[91][2]~q ;
wire \CPU0|iMEM|Decoder0~15_combout ;
wire \CPU0|iMEM|REGS[95][1]~17_combout ;
wire \CPU0|iMEM|REGS[95][2]~q ;
wire \CPU0|iMEM|Decoder0~14_combout ;
wire \CPU0|iMEM|REGS[83][2]~16_combout ;
wire \CPU0|iMEM|REGS[83][2]~q ;
wire \CPU0|iMEM|REGS[87][2]~feeder_combout ;
wire \CPU0|iMEM|Decoder0~13_combout ;
wire \CPU0|iMEM|REGS[87][0]~15_combout ;
wire \CPU0|iMEM|REGS[87][2]~q ;
wire \CPU0|iMEM|Mux5~7_combout ;
wire \CPU0|iMEM|Mux5~8_combout ;
wire \CPU0|iMEM|Decoder0~6_combout ;
wire \CPU0|iMEM|REGS[81][4]~8_combout ;
wire \CPU0|iMEM|REGS[81][2]~q ;
wire \CPU0|iMEM|REGS[85][2]~feeder_combout ;
wire \CPU0|iMEM|Decoder0~5_combout ;
wire \CPU0|iMEM|REGS[85][5]~7_combout ;
wire \CPU0|iMEM|REGS[85][2]~q ;
wire \CPU0|iMEM|Mux5~2_combout ;
wire \CPU0|iMEM|Decoder0~7_combout ;
wire \CPU0|iMEM|REGS[93][1]~9_combout ;
wire \CPU0|iMEM|REGS[93][2]~q ;
wire \CPU0|iMEM|REGS[89][2]~feeder_combout ;
wire \CPU0|iMEM|REGS[89][1]~6_combout ;
wire \CPU0|iMEM|REGS[89][2]~q ;
wire \CPU0|iMEM|Mux5~3_combout ;
wire \CPU0|iMEM|Mux5~6_combout ;
wire \CPU0|iMEM|Mux5~9_combout ;
wire \CPU0|iMEM|REGS[105][2]~feeder_combout ;
wire \CPU0|iMEM|REGS[102][4]~18_combout ;
wire \CPU0|iMEM|Decoder0~4_combout ;
wire \CPU0|iMEM|REGS[105][2]~23_combout ;
wire \CPU0|iMEM|REGS[105][2]~q ;
wire \CPU0|iMEM|REGS[107][2]~26_combout ;
wire \CPU0|iMEM|REGS[107][2]~q ;
wire \CPU0|iMEM|REGS[104][3]~25_combout ;
wire \CPU0|iMEM|REGS[104][2]~q ;
wire \CPU0|iMEM|REGS[106][2]~feeder_combout ;
wire \CPU0|iMEM|Decoder0~1_combout ;
wire \CPU0|iMEM|REGS[106][5]~24_combout ;
wire \CPU0|iMEM|REGS[106][2]~q ;
wire \CPU0|iMEM|Mux5~12_combout ;
wire \CPU0|iMEM|Mux5~13_combout ;
wire \CPU0|iMEM|Decoder0~10_combout ;
wire \CPU0|iMEM|REGS[96][3]~29_combout ;
wire \CPU0|iMEM|REGS[96][2]~q ;
wire \CPU0|iMEM|REGS[98][2]~feeder_combout ;
wire \CPU0|iMEM|Decoder0~2_combout ;
wire \CPU0|iMEM|REGS[98][7]~28_combout ;
wire \CPU0|iMEM|REGS[98][2]~q ;
wire \CPU0|iMEM|Mux5~14_combout ;
wire \CPU0|iMEM|REGS[99][1]~30_combout ;
wire \CPU0|iMEM|REGS[99][2]~q ;
wire \CPU0|iMEM|REGS[97][2]~feeder_combout ;
wire \CPU0|iMEM|REGS[97][0]~27_combout ;
wire \CPU0|iMEM|REGS[97][2]~q ;
wire \CPU0|iMEM|Mux5~15_combout ;
wire \CPU0|iMEM|Mux5~16_combout ;
wire \CPU0|iMEM|Decoder0~11_combout ;
wire \CPU0|iMEM|REGS[108][6]~33_combout ;
wire \CPU0|iMEM|REGS[108][2]~q ;
wire \CPU0|iMEM|Mux5~17_combout ;
wire \CPU0|iMEM|REGS[111][4]~34_combout ;
wire \CPU0|iMEM|REGS[111][2]~q ;
wire \CPU0|iMEM|REGS[110][2]~feeder_combout ;
wire \CPU0|iMEM|Decoder0~3_combout ;
wire \CPU0|iMEM|REGS[110][7]~31_combout ;
wire \CPU0|iMEM|REGS[110][2]~q ;
wire \CPU0|iMEM|Mux5~18_combout ;
wire \CPU0|iMEM|Decoder0~8_combout ;
wire \CPU0|iMEM|REGS[100][7]~21_combout ;
wire \CPU0|iMEM|REGS[100][2]~q ;
wire \CPU0|iMEM|REGS[101][2]~feeder_combout ;
wire \CPU0|iMEM|REGS[101][7]~20_combout ;
wire \CPU0|iMEM|REGS[101][2]~q ;
wire \CPU0|iMEM|Mux5~10_combout ;
wire \CPU0|iMEM|REGS[103][1]~22_combout ;
wire \CPU0|iMEM|REGS[103][2]~q ;
wire \CPU0|iMEM|REGS[102][2]~feeder_combout ;
wire \CPU0|iMEM|Decoder0~0_combout ;
wire \CPU0|iMEM|REGS[102][4]~19_combout ;
wire \CPU0|iMEM|REGS[102][2]~q ;
wire \CPU0|iMEM|Mux5~11_combout ;
wire \CPU0|iMEM|Mux5~19_combout ;
wire \CPU0|iMEM|Mux5~30_combout ;
wire \CPU0|iMEM|Mux5~41_combout ;
wire \CPU0|REG_RW~0_combout ;
wire \CPU0|iMEM|REGS[38][6]~69_combout ;
wire \CPU0|iMEM|REGS[47][0]~85_combout ;
wire \CPU0|iMEM|REGS[47][2]~q ;
wire \CPU0|iMEM|REGS[46][2]~feeder_combout ;
wire \CPU0|iMEM|REGS[46][4]~82_combout ;
wire \CPU0|iMEM|REGS[46][2]~q ;
wire \CPU0|iMEM|Mux5~50_combout ;
wire \CPU0|iMEM|REGS[39][6]~73_combout ;
wire \CPU0|iMEM|REGS[39][2]~q ;
wire \CPU0|iMEM|REGS[36][3]~72_combout ;
wire \CPU0|iMEM|REGS[36][2]~q ;
wire \CPU0|iMEM|REGS[37][2]~feeder_combout ;
wire \CPU0|iMEM|REGS[37][4]~71_combout ;
wire \CPU0|iMEM|REGS[37][2]~q ;
wire \CPU0|iMEM|Mux5~42_combout ;
wire \CPU0|iMEM|Mux5~43_combout ;
wire \CPU0|iMEM|Mux5~51_combout ;
wire \CPU0|iMEM|REGS[59][2]~feeder_combout ;
wire \CPU0|iMEM|REGS[53][0]~120_combout ;
wire \CPU0|iMEM|REGS[59][0]~134_combout ;
wire \CPU0|iMEM|REGS[59][2]~q ;
wire \CPU0|iMEM|REGS[51][0]~135_combout ;
wire \CPU0|iMEM|REGS[51][2]~q ;
wire \CPU0|iMEM|Mux5~80_combout ;
wire \CPU0|iMEM|REGS[63][1]~136_combout ;
wire \CPU0|iMEM|REGS[63][2]~q ;
wire \CPU0|iMEM|REGS[55][2]~feeder_combout ;
wire \CPU0|iMEM|REGS[55][5]~133_combout ;
wire \CPU0|iMEM|REGS[55][2]~q ;
wire \CPU0|iMEM|Mux5~81_combout ;
wire \CPU0|iMEM|REGS[58][2]~feeder_combout ;
wire \CPU0|iMEM|REGS[58][0]~125_combout ;
wire \CPU0|iMEM|REGS[58][2]~q ;
wire \CPU0|iMEM|REGS[62][7]~128_combout ;
wire \CPU0|iMEM|REGS[62][2]~q ;
wire \CPU0|iMEM|Mux5~76_combout ;
wire \CPU0|iMEM|REGS[52][2]~feeder_combout ;
wire \CPU0|iMEM|REGS[52][0]~130_combout ;
wire \CPU0|iMEM|REGS[52][2]~q ;
wire \CPU0|iMEM|REGS[48][0]~131_combout ;
wire \CPU0|iMEM|REGS[48][2]~q ;
wire \CPU0|iMEM|Mux5~77_combout ;
wire \CPU0|iMEM|REGS[60][7]~132_combout ;
wire \CPU0|iMEM|REGS[60][2]~q ;
wire \CPU0|iMEM|REGS[56][2]~feeder_combout ;
wire \CPU0|iMEM|Decoder0~9_combout ;
wire \CPU0|iMEM|REGS[56][7]~129_combout ;
wire \CPU0|iMEM|REGS[56][2]~q ;
wire \CPU0|iMEM|Mux5~78_combout ;
wire \CPU0|iMEM|Mux5~79_combout ;
wire \CPU0|iMEM|Mux5~82_combout ;
wire \CPU0|iMEM|Mux5~83_combout ;
wire \CPU0|iMEM|Mux5~84_combout ;
wire \CPU0|cpu01_inst|op_code[2]~1_combout ;
wire \CPU0|cpu01_inst|Selector138~0_combout ;
wire \CPU0|cpu01_inst|Decoder7~5_combout ;
wire \CPU0|cpu01_inst|Selector254~0_combout ;
wire \CPU0|cpu01_inst|Selector254~1_combout ;
wire \CPU0|cpu01_inst|WideNor12~0_combout ;
wire \CPU0|cpu01_inst|Selector147~0_combout ;
wire \CPU0|cpu01_inst|Selector147~2_combout ;
wire \CPU0|cpu01_inst|Selector141~0_combout ;
wire \CPU0|cpu01_inst|Selector141~combout ;
wire \CPU0|cpu01_inst|Selector181~3_combout ;
wire \CPU0|cpu01_inst|Selector181~17_combout ;
wire \CPU0|cpu01_inst|Selector181~6_combout ;
wire \CPU0|cpu01_inst|Selector181~12_combout ;
wire \CPU0|cpu01_inst|Selector181~13_combout ;
wire \CPU0|cpu01_inst|WideOr13~3_combout ;
wire \CPU0|cpu01_inst|Selector181~14_combout ;
wire \CPU0|cpu01_inst|Selector181~15_combout ;
wire \CPU0|cpu01_inst|Selector181~7_combout ;
wire \CPU0|cpu01_inst|Selector181~9_combout ;
wire \CPU0|cpu01_inst|Selector181~16_combout ;
wire \CPU0|cpu01_inst|Selector181~18_combout ;
wire \CPU0|cpu01_inst|Selector129~0_combout ;
wire \CPU0|cpu01_inst|Selector129~1_combout ;
wire \CPU0|cpu01_inst|Selector126~1_combout ;
wire \CPU0|cpu01_inst|Selector183~1_combout ;
wire \CPU0|cpu01_inst|Selector183~2_combout ;
wire \CPU0|cpu01_inst|Selector183~3_combout ;
wire \CPU0|cpu01_inst|Selector126~0_combout ;
wire \CPU0|cpu01_inst|Selector126~2_combout ;
wire \CPU0|cpu01_inst|Mux0~1_combout ;
wire \CPU0|cpu01_inst|Mux0~2_combout ;
wire \CPU0|cpu01_inst|Mux0~4_combout ;
wire \CPU0|cpu01_inst|Mux0~3_combout ;
wire \CPU0|cpu01_inst|Mux0~0_combout ;
wire \CPU0|cpu01_inst|Mux0~5_combout ;
wire \CPU0|cpu01_inst|Decoder8~5_combout ;
wire \CPU0|cpu01_inst|Selector291~0_combout ;
wire \CPU0|cpu01_inst|state.branch_state~q ;
wire \CPU0|cpu01_inst|tempof[15]~0_combout ;
wire \CPU0|cpu01_inst|Selector25~1_combout ;
wire \CPU0|cpu01_inst|pc[13]~43 ;
wire \CPU0|cpu01_inst|pc[14]~45 ;
wire \CPU0|cpu01_inst|pc[15]~46_combout ;
wire \CPU0|cpu01_inst|Selector44~0_combout ;
wire \CPU0|cpu01_inst|ea[7]~31 ;
wire \CPU0|cpu01_inst|ea[8]~33 ;
wire \CPU0|cpu01_inst|ea[9]~34_combout ;
wire \CPU0|cpu01_inst|Selector48~0_combout ;
wire \CPU0|cpu01_inst|Selector48~1_combout ;
wire \CPU0|cpu01_inst|ea[9]~35 ;
wire \CPU0|cpu01_inst|ea[10]~36_combout ;
wire \CPU0|cpu01_inst|Selector47~1_combout ;
wire \CPU0|cpu01_inst|ea[10]~37 ;
wire \CPU0|cpu01_inst|ea[11]~39 ;
wire \CPU0|cpu01_inst|ea[12]~40_combout ;
wire \CPU0|cpu01_inst|Selector45~0_combout ;
wire \CPU0|cpu01_inst|Selector45~1_combout ;
wire \CPU0|cpu01_inst|ea[12]~41 ;
wire \CPU0|cpu01_inst|ea[13]~42_combout ;
wire \CPU0|cpu01_inst|Selector44~1_combout ;
wire \CPU0|cpu01_inst|ea[13]~43 ;
wire \CPU0|cpu01_inst|ea[14]~45 ;
wire \CPU0|cpu01_inst|ea[15]~46_combout ;
wire \CPU0|cpu01_inst|Selector0~0_combout ;
wire \CPU0|cpu01_inst|Selector0~1_combout ;
wire \CPU0|cpu01_inst|ea[14]~44_combout ;
wire \CPU0|cpu01_inst|Selector1~0_combout ;
wire \CPU0|cpu01_inst|Selector1~1_combout ;
wire \CPU0|cpu01_inst|Selector2~0_combout ;
wire \CPU0|always1~0_combout ;
wire \CPU0|cpu01_inst|pc[10]~36_combout ;
wire \CPU0|cpu01_inst|Selector5~0_combout ;
wire \arbiter_inst|system_address[10]~6_combout ;
wire \CPU0|cpu01_inst|ea[11]~38_combout ;
wire \CPU0|cpu01_inst|pc[11]~38_combout ;
wire \CPU0|cpu01_inst|Selector4~0_combout ;
wire \arbiter_inst|system_address[11]~7_combout ;
wire \CPU0|cpu01_inst|Selector6~0_combout ;
wire \arbiter_inst|system_address[9]~5_combout ;
wire \CPU0|always1~1_combout ;
wire \CPU0|always1~2_combout ;
wire \CPU0|always1~3_combout ;
wire \CPU0|iMEM|REGS[108][0]~q ;
wire \CPU0|iMEM|Mux7~17_combout ;
wire \CPU0|iMEM|REGS[111][0]~q ;
wire \CPU0|iMEM|REGS[110][0]~feeder_combout ;
wire \CPU0|iMEM|REGS[110][0]~q ;
wire \CPU0|iMEM|Mux7~18_combout ;
wire \CPU0|iMEM|REGS[104][0]~q ;
wire \CPU0|iMEM|REGS[106][0]~feeder_combout ;
wire \CPU0|iMEM|REGS[106][0]~q ;
wire \CPU0|iMEM|Mux7~12_combout ;
wire \CPU0|iMEM|REGS[107][0]~q ;
wire \CPU0|iMEM|REGS[105][0]~feeder_combout ;
wire \CPU0|iMEM|REGS[105][0]~q ;
wire \CPU0|iMEM|Mux7~13_combout ;
wire \CPU0|iMEM|REGS[99][0]~q ;
wire \CPU0|iMEM|REGS[97][0]~feeder_combout ;
wire \CPU0|iMEM|REGS[97][0]~q ;
wire \CPU0|iMEM|Mux7~15_combout ;
wire \CPU0|iMEM|Mux7~16_combout ;
wire \CPU0|iMEM|Mux7~19_combout ;
wire \CPU0|iMEM|Mux7~30_combout ;
wire \CPU0|iMEM|REGS[117][2]~52_combout ;
wire \CPU0|iMEM|REGS[115][6]~67_combout ;
wire \CPU0|iMEM|REGS[115][0]~q ;
wire \CPU0|iMEM|Mux7~38_combout ;
wire \CPU0|iMEM|REGS[127][6]~68_combout ;
wire \CPU0|iMEM|REGS[127][0]~q ;
wire \CPU0|iMEM|REGS[119][6]~65_combout ;
wire \CPU0|iMEM|REGS[119][0]~q ;
wire \CPU0|iMEM|Mux7~39_combout ;
wire \CPU0|iMEM|REGS[112][0]~63_combout ;
wire \CPU0|iMEM|REGS[112][0]~q ;
wire \CPU0|iMEM|Mux7~35_combout ;
wire \CPU0|iMEM|REGS[124][1]~64_combout ;
wire \CPU0|iMEM|REGS[124][0]~q ;
wire \CPU0|iMEM|REGS[120][0]~feeder_combout ;
wire \CPU0|iMEM|REGS[120][1]~61_combout ;
wire \CPU0|iMEM|REGS[120][0]~q ;
wire \CPU0|iMEM|Mux7~36_combout ;
wire \CPU0|iMEM|REGS[122][0]~feeder_combout ;
wire \CPU0|iMEM|REGS[122][1]~57_combout ;
wire \CPU0|iMEM|REGS[122][0]~q ;
wire \CPU0|iMEM|REGS[126][2]~60_combout ;
wire \CPU0|iMEM|REGS[126][0]~q ;
wire \CPU0|iMEM|REGS[114][4]~59_combout ;
wire \CPU0|iMEM|REGS[114][0]~q ;
wire \CPU0|iMEM|REGS[118][0]~feeder_combout ;
wire \CPU0|iMEM|REGS[118][3]~58_combout ;
wire \CPU0|iMEM|REGS[118][0]~q ;
wire \CPU0|iMEM|Mux7~33_combout ;
wire \CPU0|iMEM|Mux7~34_combout ;
wire \CPU0|iMEM|Mux7~37_combout ;
wire \CPU0|iMEM|Mux7~40_combout ;
wire \CPU0|iMEM|Mux7~41_combout ;
wire \CPU0|data_in[0]~2_combout ;
wire \CPU0|OLVL~q ;
wire \CPU0|data_in[0]~11_combout ;
wire \CPU0|data_in[0]~12_combout ;
wire \CPU0|cpu01_inst|Selector140~0_combout ;
wire \CPU0|cpu01_inst|Decoder7~10_combout ;
wire \CPU0|cpu01_inst|state~73_combout ;
wire \CPU0|cpu01_inst|state.pula_state~q ;
wire \CPU0|cpu01_inst|Selector63~2_combout ;
wire \CPU0|cpu01_inst|Selector63~3_combout ;
wire \CPU0|cpu01_inst|Selector21~0_combout ;
wire \CPU0|cpu01_inst|WideOr164~1_combout ;
wire \CPU0|cpu01_inst|WideOr164~combout ;
wire \CPU0|cpu01_inst|state~89_combout ;
wire \CPU0|cpu01_inst|state.int_pch_state~q ;
wire \CPU0|cpu01_inst|state~79_combout ;
wire \CPU0|cpu01_inst|state.int_ixl_state~q ;
wire \CPU0|cpu01_inst|Selector21~2_combout ;
wire \CPU0|cpu01_inst|Selector21~1_combout ;
wire \CPU0|cpu01_inst|Selector21~3_combout ;
wire \CPU0|cpu01_inst|Selector21~4_combout ;
wire \CPU0|cpu01_inst|Selector21~5_combout ;
wire \CPU0|cpu01_inst|Selector21~6_combout ;
wire \CPU0|ETOI~0_combout ;
wire \CPU0|ETOI~q ;
wire \CPU0|cpu01_inst|always19~3_combout ;
wire \CPU0|cpu01_inst|Selector294~1_combout ;
wire \CPU0|cpu01_inst|Selector294~0_combout ;
wire \CPU0|cpu01_inst|Selector294~2_combout ;
wire \CPU0|cpu01_inst|state.int_mask_state~q ;
wire \CPU0|cpu01_inst|Selector296~1_combout ;
wire \CPU0|cpu01_inst|state.vect_hi_state~q ;
wire \CPU0|cpu01_inst|state~94_combout ;
wire \CPU0|cpu01_inst|state.vect_lo_state~q ;
wire \CPU0|cpu01_inst|WideOr142~3_combout ;
wire \CPU0|cpu01_inst|WideOr142~5_combout ;
wire \CPU0|cpu01_inst|Selector257~1_combout ;
wire \CPU0|cpu01_inst|Selector257~2_combout ;
wire \CPU0|cpu01_inst|Selector290~1_combout ;
wire \CPU0|cpu01_inst|Selector257~3_combout ;
wire \CPU0|cpu01_inst|Selector257~4_combout ;
wire \CPU0|cpu01_inst|WideNor12~combout ;
wire \CPU0|cpu01_inst|Selector60~2_combout ;
wire \CPU0|cpu01_inst|Selector60~3_combout ;
wire \CPU0|cpu01_inst|Selector151~1_combout ;
wire \CPU0|cpu01_inst|Selector151~0_combout ;
wire \CPU0|cpu01_inst|Selector151~2_combout ;
wire \CPU0|cpu01_inst|Add7~6_combout ;
wire \CPU0|cpu01_inst|Selector176~3_combout ;
wire \CPU0|cpu01_inst|Add4~10_combout ;
wire \CPU0|cpu01_inst|Add2~10_combout ;
wire \CPU0|cpu01_inst|Selector176~4_combout ;
wire \CPU0|cpu01_inst|Selector176~5_combout ;
wire \CPU0|cpu01_inst|Selector176~6_combout ;
wire \CPU0|cpu01_inst|Selector176~0_combout ;
wire \CPU0|cpu01_inst|Selector176~1_combout ;
wire \CPU0|cpu01_inst|Selector176~2_combout ;
wire \CPU0|cpu01_inst|Selector176~7_combout ;
wire \arbiter_inst|system_address[4]~3_combout ;
wire \CPU0|iMEM|REGS[121][1]~feeder_combout ;
wire \CPU0|iMEM|REGS[121][1]~54_combout ;
wire \CPU0|iMEM|REGS[121][1]~q ;
wire \CPU0|iMEM|REGS[113][6]~55_combout ;
wire \CPU0|iMEM|REGS[113][1]~q ;
wire \CPU0|iMEM|Mux6~31_combout ;
wire \CPU0|iMEM|REGS[125][7]~56_combout ;
wire \CPU0|iMEM|REGS[125][1]~q ;
wire \CPU0|iMEM|REGS[117][1]~feeder_combout ;
wire \CPU0|iMEM|REGS[117][2]~53_combout ;
wire \CPU0|iMEM|REGS[117][1]~q ;
wire \CPU0|iMEM|Mux6~32_combout ;
wire \CPU0|iMEM|REGS[120][1]~feeder_combout ;
wire \CPU0|iMEM|REGS[120][1]~q ;
wire \CPU0|iMEM|REGS[124][1]~q ;
wire \CPU0|iMEM|Mux6~36_combout ;
wire \CPU0|iMEM|REGS[114][1]~q ;
wire \CPU0|iMEM|REGS[118][1]~feeder_combout ;
wire \CPU0|iMEM|REGS[118][1]~q ;
wire \CPU0|iMEM|Mux6~33_combout ;
wire \CPU0|iMEM|REGS[126][1]~q ;
wire \CPU0|iMEM|REGS[122][1]~feeder_combout ;
wire \CPU0|iMEM|REGS[122][1]~q ;
wire \CPU0|iMEM|Mux6~34_combout ;
wire \CPU0|iMEM|Mux6~37_combout ;
wire \CPU0|iMEM|Mux6~40_combout ;
wire \CPU0|iMEM|REGS[88][1]~feeder_combout ;
wire \CPU0|iMEM|REGS[88][5]~11_combout ;
wire \CPU0|iMEM|REGS[88][1]~q ;
wire \CPU0|iMEM|REGS[80][0]~12_combout ;
wire \CPU0|iMEM|REGS[80][1]~q ;
wire \CPU0|iMEM|Mux6~4_combout ;
wire \CPU0|iMEM|REGS[92][1]~13_combout ;
wire \CPU0|iMEM|REGS[92][1]~q ;
wire \CPU0|iMEM|REGS[84][1]~feeder_combout ;
wire \CPU0|iMEM|REGS[84][4]~10_combout ;
wire \CPU0|iMEM|REGS[84][1]~q ;
wire \CPU0|iMEM|Mux6~5_combout ;
wire \CPU0|iMEM|REGS[89][1]~feeder_combout ;
wire \CPU0|iMEM|REGS[89][1]~q ;
wire \CPU0|iMEM|REGS[93][1]~q ;
wire \CPU0|iMEM|REGS[81][1]~q ;
wire \CPU0|iMEM|REGS[85][1]~feeder_combout ;
wire \CPU0|iMEM|REGS[85][1]~q ;
wire \CPU0|iMEM|Mux6~2_combout ;
wire \CPU0|iMEM|Mux6~3_combout ;
wire \CPU0|iMEM|Mux6~6_combout ;
wire \CPU0|iMEM|REGS[91][1]~feeder_combout ;
wire \CPU0|iMEM|REGS[91][1]~q ;
wire \CPU0|iMEM|REGS[95][1]~q ;
wire \CPU0|iMEM|REGS[83][1]~q ;
wire \CPU0|iMEM|REGS[87][1]~feeder_combout ;
wire \CPU0|iMEM|REGS[87][1]~q ;
wire \CPU0|iMEM|Mux6~7_combout ;
wire \CPU0|iMEM|Mux6~8_combout ;
wire \CPU0|iMEM|Mux6~9_combout ;
wire \CPU0|iMEM|Mux6~41_combout ;
wire \CPU0|iMEM|REGS[2][1]~feeder_combout ;
wire \CPU0|iMEM|REGS[10][7]~103_combout ;
wire \CPU0|iMEM|REGS[2][5]~112_combout ;
wire \CPU0|iMEM|REGS[2][1]~q ;
wire \CPU0|iMEM|REGS[3][2]~115_combout ;
wire \CPU0|iMEM|REGS[3][1]~q ;
wire \CPU0|iMEM|Mux6~67_combout ;
wire \CPU0|iMEM|Mux6~68_combout ;
wire \CPU0|iMEM|REGS[13][1]~feeder_combout ;
wire \CPU0|iMEM|REGS[13][2]~116_combout ;
wire \CPU0|iMEM|REGS[13][1]~q ;
wire \CPU0|iMEM|REGS[15][3]~119_combout ;
wire \CPU0|iMEM|REGS[15][1]~q ;
wire \CPU0|iMEM|REGS[12][4]~118_combout ;
wire \CPU0|iMEM|REGS[12][1]~q ;
wire \CPU0|iMEM|REGS[14][1]~feeder_combout ;
wire \CPU0|iMEM|REGS[14][2]~117_combout ;
wire \CPU0|iMEM|REGS[14][1]~q ;
wire \CPU0|iMEM|Mux6~69_combout ;
wire \CPU0|iMEM|Mux6~70_combout ;
wire \CPU0|iMEM|Mux6~71_combout ;
wire \CPU0|iMEM|REGS[31][2]~86_combout ;
wire \CPU0|iMEM|REGS[17][2]~93_combout ;
wire \CPU0|iMEM|REGS[17][1]~q ;
wire \CPU0|iMEM|REGS[21][1]~feeder_combout ;
wire \CPU0|iMEM|REGS[21][1]~92_combout ;
wire \CPU0|iMEM|REGS[21][1]~q ;
wire \CPU0|iMEM|Mux6~54_combout ;
wire \CPU0|iMEM|REGS[29][4]~94_combout ;
wire \CPU0|iMEM|REGS[29][1]~q ;
wire \CPU0|iMEM|REGS[25][1]~feeder_combout ;
wire \CPU0|iMEM|REGS[25][2]~91_combout ;
wire \CPU0|iMEM|REGS[25][1]~q ;
wire \CPU0|iMEM|Mux6~55_combout ;
wire \CPU0|iMEM|REGS[28][0]~98_combout ;
wire \CPU0|iMEM|REGS[28][1]~q ;
wire \CPU0|iMEM|REGS[20][1]~feeder_combout ;
wire \CPU0|iMEM|REGS[20][4]~95_combout ;
wire \CPU0|iMEM|REGS[20][1]~q ;
wire \CPU0|iMEM|Mux6~57_combout ;
wire \CPU0|iMEM|Mux6~58_combout ;
wire \CPU0|iMEM|REGS[18][7]~89_combout ;
wire \CPU0|iMEM|REGS[18][1]~q ;
wire \CPU0|iMEM|REGS[26][1]~feeder_combout ;
wire \CPU0|iMEM|REGS[26][0]~88_combout ;
wire \CPU0|iMEM|REGS[26][1]~q ;
wire \CPU0|iMEM|Mux6~52_combout ;
wire \CPU0|iMEM|REGS[30][4]~90_combout ;
wire \CPU0|iMEM|REGS[30][1]~q ;
wire \CPU0|iMEM|REGS[22][1]~feeder_combout ;
wire \CPU0|iMEM|REGS[22][4]~87_combout ;
wire \CPU0|iMEM|REGS[22][1]~q ;
wire \CPU0|iMEM|Mux6~53_combout ;
wire \CPU0|iMEM|Mux6~61_combout ;
wire \CPU0|iMEM|Mux6~72_combout ;
wire \CPU0|iMEM|REGS[38][6]~70_combout ;
wire \CPU0|iMEM|REGS[38][1]~q ;
wire \CPU0|iMEM|REGS[37][1]~feeder_combout ;
wire \CPU0|iMEM|REGS[37][1]~q ;
wire \CPU0|iMEM|REGS[36][1]~q ;
wire \CPU0|iMEM|Mux6~42_combout ;
wire \CPU0|iMEM|Mux6~43_combout ;
wire \CPU0|iMEM|REGS[46][1]~feeder_combout ;
wire \CPU0|iMEM|REGS[46][1]~q ;
wire \CPU0|iMEM|REGS[47][1]~q ;
wire \CPU0|iMEM|Mux6~50_combout ;
wire \CPU0|iMEM|Mux6~51_combout ;
wire \CPU0|iMEM|REGS[57][1]~feeder_combout ;
wire \CPU0|iMEM|REGS[57][1]~122_combout ;
wire \CPU0|iMEM|REGS[57][1]~q ;
wire \CPU0|iMEM|REGS[49][3]~123_combout ;
wire \CPU0|iMEM|REGS[49][1]~q ;
wire \CPU0|iMEM|Mux6~73_combout ;
wire \CPU0|iMEM|REGS[61][3]~124_combout ;
wire \CPU0|iMEM|REGS[61][1]~q ;
wire \CPU0|iMEM|Mux6~74_combout ;
wire \CPU0|iMEM|REGS[52][1]~feeder_combout ;
wire \CPU0|iMEM|REGS[52][1]~q ;
wire \CPU0|iMEM|REGS[48][1]~q ;
wire \CPU0|iMEM|Mux6~77_combout ;
wire \CPU0|iMEM|REGS[60][1]~q ;
wire \CPU0|iMEM|REGS[56][1]~feeder_combout ;
wire \CPU0|iMEM|REGS[56][1]~q ;
wire \CPU0|iMEM|Mux6~78_combout ;
wire \CPU0|iMEM|Mux6~79_combout ;
wire \CPU0|iMEM|Mux6~82_combout ;
wire \CPU0|iMEM|Mux6~83_combout ;
wire \CPU0|iMEM|Mux6~84_combout ;
wire \CPU0|IEDG~q ;
wire \CPU0|data_in~65_combout ;
wire \CPU0|data_in~73_combout ;
wire \CPU0|cpu01_inst|op_code[1]~0_combout ;
wire \CPU0|cpu01_inst|Selector139~0_combout ;
wire \CPU0|cpu01_inst|Decoder7~2_combout ;
wire \CPU0|cpu01_inst|Selector290~2_combout ;
wire \CPU0|cpu01_inst|state.jsr_state~q ;
wire \CPU0|cpu01_inst|WideOr174~2_combout ;
wire \CPU0|cpu01_inst|WideOr174~4_combout ;
wire \CPU0|cpu01_inst|Selector12~11_combout ;
wire \CPU0|cpu01_inst|Selector12~12_combout ;
wire \CPU0|cpu01_inst|Selector248~0_combout ;
wire \CPU0|cpu01_inst|always19~0_combout ;
wire \CPU0|cpu01_inst|Selector293~2_combout ;
wire \CPU0|cpu01_inst|Selector248~1_combout ;
wire \CPU0|cpu01_inst|Selector132~0_combout ;
wire \CPU0|cpu01_inst|Selector296~0_combout ;
wire \CPU0|cpu01_inst|WideNor10~0_combout ;
wire \CPU0|cpu01_inst|Selector132~2_combout ;
wire \CPU0|cpu01_inst|Selector14~1_combout ;
wire \CPU0|cpu01_inst|Selector14~combout ;
wire \CPU0|Equal7~0_combout ;
wire \CPU0|cpu01_inst|Selector19~0_combout ;
wire \CPU0|cpu01_inst|Selector19~6_combout ;
wire \CPU0|OCRH~3_combout ;
wire \CPU0|Equal6~0_combout ;
wire \CPU0|data_in~45_combout ;
wire \CPU0|data_in~46_combout ;
wire \CPU0|EICI~q ;
wire \CPU0|data_in~37_combout ;
wire \CPU0|data_in~47_combout ;
wire \CPU0|iMEM|REGS[95][4]~q ;
wire \CPU0|iMEM|REGS[87][4]~feeder_combout ;
wire \CPU0|iMEM|REGS[87][4]~q ;
wire \CPU0|iMEM|REGS[83][4]~q ;
wire \CPU0|iMEM|Mux3~7_combout ;
wire \CPU0|iMEM|Mux3~8_combout ;
wire \CPU0|iMEM|REGS[92][4]~q ;
wire \CPU0|iMEM|REGS[84][4]~feeder_combout ;
wire \CPU0|iMEM|REGS[84][4]~q ;
wire \CPU0|iMEM|Mux3~5_combout ;
wire \CPU0|iMEM|Mux3~6_combout ;
wire \CPU0|iMEM|Mux3~9_combout ;
wire \CPU0|iMEM|REGS[115][4]~q ;
wire \CPU0|iMEM|Mux3~38_combout ;
wire \CPU0|iMEM|REGS[127][4]~q ;
wire \CPU0|iMEM|REGS[119][4]~feeder_combout ;
wire \CPU0|iMEM|REGS[119][4]~q ;
wire \CPU0|iMEM|Mux3~39_combout ;
wire \CPU0|iMEM|REGS[117][4]~feeder_combout ;
wire \CPU0|iMEM|REGS[117][4]~q ;
wire \CPU0|iMEM|REGS[125][4]~q ;
wire \CPU0|iMEM|Mux3~32_combout ;
wire \CPU0|iMEM|REGS[126][4]~q ;
wire \CPU0|iMEM|REGS[122][4]~feeder_combout ;
wire \CPU0|iMEM|REGS[122][4]~q ;
wire \CPU0|iMEM|Mux3~34_combout ;
wire \CPU0|iMEM|Mux3~37_combout ;
wire \CPU0|iMEM|Mux3~40_combout ;
wire \CPU0|iMEM|Mux3~41_combout ;
wire \CPU0|iMEM|Mux3~84_combout ;
wire \CPU0|cpu01_inst|op_code[4]~3_combout ;
wire \CPU0|cpu01_inst|Selector136~0_combout ;
wire \CPU0|cpu01_inst|Selector284~8_combout ;
wire \CPU0|cpu01_inst|Selector284~9_combout ;
wire \CPU0|cpu01_inst|WideOr66~0_combout ;
wire \CPU0|cpu01_inst|Selector284~7_combout ;
wire \CPU0|cpu01_inst|Selector284~5_combout ;
wire \CPU0|cpu01_inst|WideOr108~0_combout ;
wire \CPU0|cpu01_inst|Selector284~1_combout ;
wire \CPU0|cpu01_inst|Selector284~2_combout ;
wire \CPU0|cpu01_inst|Selector284~6_combout ;
wire \CPU0|cpu01_inst|Selector284~10_combout ;
wire \CPU0|cpu01_inst|state.fetch_state~q ;
wire \CPU0|cpu01_inst|Selector237~0_combout ;
wire \CPU0|cpu01_inst|state.decode_state~q ;
wire \CPU0|cpu01_inst|state~105_combout ;
wire \CPU0|cpu01_inst|state.mul_state~q ;
wire \CPU0|cpu01_inst|state~103_combout ;
wire \CPU0|cpu01_inst|state.mulea_state~q ;
wire \CPU0|cpu01_inst|state~104_combout ;
wire \CPU0|cpu01_inst|state.muld_state~q ;
wire \CPU0|cpu01_inst|state~95_combout ;
wire \CPU0|cpu01_inst|state.mul0_state~q ;
wire \CPU0|cpu01_inst|state~96_combout ;
wire \CPU0|cpu01_inst|state.mul1_state~q ;
wire \CPU0|cpu01_inst|state~97_combout ;
wire \CPU0|cpu01_inst|state.mul2_state~q ;
wire \CPU0|cpu01_inst|WideOr132~0_combout ;
wire \CPU0|cpu01_inst|Selector119~3_combout ;
wire \CPU0|cpu01_inst|Selector118~3_combout ;
wire \CPU0|cpu01_inst|Selector20~1_combout ;
wire \CPU0|cpu01_inst|Selector20~2_combout ;
wire \CPU0|cpu01_inst|Selector20~3_combout ;
wire \CPU0|cpu01_inst|Selector20~4_combout ;
wire \CPU0|cpu01_inst|Selector20~5_combout ;
wire \CPU0|cpu01_inst|Selector20~6_combout ;
wire \CPU0|EOCI~1_combout ;
wire \CPU0|iMEM|REGS[55][3]~feeder_combout ;
wire \CPU0|iMEM|REGS[55][3]~q ;
wire \CPU0|iMEM|REGS[63][3]~q ;
wire \CPU0|iMEM|Mux4~81_combout ;
wire \CPU0|iMEM|REGS[52][3]~feeder_combout ;
wire \CPU0|iMEM|REGS[52][3]~q ;
wire \CPU0|iMEM|REGS[48][3]~q ;
wire \CPU0|iMEM|Mux4~77_combout ;
wire \CPU0|iMEM|REGS[60][3]~q ;
wire \CPU0|iMEM|REGS[56][3]~feeder_combout ;
wire \CPU0|iMEM|REGS[56][3]~q ;
wire \CPU0|iMEM|Mux4~78_combout ;
wire \CPU0|iMEM|Mux4~79_combout ;
wire \CPU0|iMEM|Mux4~82_combout ;
wire \CPU0|iMEM|REGS[45][3]~feeder_combout ;
wire \CPU0|iMEM|REGS[45][4]~83_combout ;
wire \CPU0|iMEM|REGS[45][3]~q ;
wire \CPU0|iMEM|REGS[44][6]~84_combout ;
wire \CPU0|iMEM|REGS[44][3]~q ;
wire \CPU0|iMEM|Mux4~49_combout ;
wire \CPU0|iMEM|REGS[47][3]~q ;
wire \CPU0|iMEM|REGS[46][3]~feeder_combout ;
wire \CPU0|iMEM|REGS[46][3]~q ;
wire \CPU0|iMEM|Mux4~50_combout ;
wire \CPU0|iMEM|REGS[39][3]~feeder_combout ;
wire \CPU0|iMEM|REGS[39][3]~q ;
wire \CPU0|iMEM|REGS[38][3]~q ;
wire \CPU0|iMEM|Mux4~43_combout ;
wire \CPU0|iMEM|REGS[32][4]~80_combout ;
wire \CPU0|iMEM|REGS[32][3]~q ;
wire \CPU0|iMEM|REGS[34][3]~feeder_combout ;
wire \CPU0|iMEM|REGS[34][4]~79_combout ;
wire \CPU0|iMEM|REGS[34][3]~q ;
wire \CPU0|iMEM|Mux4~46_combout ;
wire \CPU0|iMEM|REGS[35][3]~81_combout ;
wire \CPU0|iMEM|REGS[35][3]~q ;
wire \CPU0|iMEM|Mux4~47_combout ;
wire \CPU0|iMEM|REGS[41][3]~feeder_combout ;
wire \CPU0|iMEM|REGS[41][6]~74_combout ;
wire \CPU0|iMEM|REGS[41][3]~q ;
wire \CPU0|iMEM|Decoder0~12_combout ;
wire \CPU0|iMEM|REGS[43][4]~77_combout ;
wire \CPU0|iMEM|REGS[43][3]~q ;
wire \CPU0|iMEM|Mux4~45_combout ;
wire \CPU0|iMEM|Mux4~48_combout ;
wire \CPU0|iMEM|Mux4~51_combout ;
wire \CPU0|iMEM|Mux4~83_combout ;
wire \CPU0|iMEM|REGS[125][3]~q ;
wire \CPU0|iMEM|REGS[117][3]~feeder_combout ;
wire \CPU0|iMEM|REGS[117][3]~q ;
wire \CPU0|iMEM|Mux4~32_combout ;
wire \CPU0|iMEM|REGS[126][3]~q ;
wire \CPU0|iMEM|REGS[118][3]~feeder_combout ;
wire \CPU0|iMEM|REGS[118][3]~q ;
wire \CPU0|iMEM|REGS[114][3]~q ;
wire \CPU0|iMEM|Mux4~33_combout ;
wire \CPU0|iMEM|Mux4~34_combout ;
wire \CPU0|iMEM|REGS[112][3]~q ;
wire \CPU0|iMEM|Mux4~35_combout ;
wire \CPU0|iMEM|REGS[124][3]~q ;
wire \CPU0|iMEM|REGS[120][3]~feeder_combout ;
wire \CPU0|iMEM|REGS[120][3]~q ;
wire \CPU0|iMEM|Mux4~36_combout ;
wire \CPU0|iMEM|Mux4~37_combout ;
wire \CPU0|iMEM|REGS[115][3]~q ;
wire \CPU0|iMEM|REGS[123][3]~feeder_combout ;
wire \CPU0|iMEM|REGS[123][1]~66_combout ;
wire \CPU0|iMEM|REGS[123][3]~q ;
wire \CPU0|iMEM|Mux4~38_combout ;
wire \CPU0|iMEM|REGS[127][3]~q ;
wire \CPU0|iMEM|REGS[119][3]~q ;
wire \CPU0|iMEM|Mux4~39_combout ;
wire \CPU0|iMEM|Mux4~40_combout ;
wire \CPU0|iMEM|REGS[74][2]~35_combout ;
wire \CPU0|iMEM|REGS[79][0]~51_combout ;
wire \CPU0|iMEM|REGS[79][3]~q ;
wire \CPU0|iMEM|REGS[77][3]~feeder_combout ;
wire \CPU0|iMEM|REGS[77][0]~48_combout ;
wire \CPU0|iMEM|REGS[77][3]~q ;
wire \CPU0|iMEM|Mux4~28_combout ;
wire \CPU0|iMEM|REGS[74][3]~feeder_combout ;
wire \CPU0|iMEM|REGS[74][2]~36_combout ;
wire \CPU0|iMEM|REGS[74][3]~q ;
wire \CPU0|iMEM|REGS[75][5]~39_combout ;
wire \CPU0|iMEM|REGS[75][3]~q ;
wire \CPU0|iMEM|Mux4~21_combout ;
wire \CPU0|iMEM|Mux4~29_combout ;
wire \CPU0|iMEM|Mux4~30_combout ;
wire \CPU0|iMEM|Mux4~41_combout ;
wire \CPU0|iMEM|Mux4~84_combout ;
wire \CPU0|Add0~22_combout ;
wire \CPU0|counter~10_combout ;
wire \CPU0|data_in~54_combout ;
wire \CPU0|data_in~48_combout ;
wire \CPU0|data_in~56_combout ;
wire \CPU0|cpu01_inst|op_code[3]~2_combout ;
wire \CPU0|cpu01_inst|Selector137~0_combout ;
wire \CPU0|cpu01_inst|WideOr98~0_combout ;
wire \CPU0|cpu01_inst|next_state.immediate16_state~0_combout ;
wire \CPU0|cpu01_inst|state.immediate16_state~q ;
wire \CPU0|cpu01_inst|WideOr164~0_combout ;
wire \CPU0|cpu01_inst|pc[3]~22_combout ;
wire \CPU0|cpu01_inst|Selector12~13_combout ;
wire \CPU0|cpu01_inst|Selector12~combout ;
wire \CPU0|iMEM|REGS[62][7]~q ;
wire \CPU0|iMEM|REGS[58][7]~feeder_combout ;
wire \CPU0|iMEM|REGS[58][7]~q ;
wire \CPU0|iMEM|Mux0~76_combout ;
wire \CPU0|iMEM|REGS[56][7]~feeder_combout ;
wire \CPU0|iMEM|REGS[56][7]~q ;
wire \CPU0|iMEM|REGS[60][7]~q ;
wire \CPU0|iMEM|REGS[48][7]~q ;
wire \CPU0|iMEM|Mux0~77_combout ;
wire \CPU0|iMEM|Mux0~78_combout ;
wire \CPU0|iMEM|Mux0~79_combout ;
wire \CPU0|iMEM|REGS[55][7]~feeder_combout ;
wire \CPU0|iMEM|REGS[55][7]~q ;
wire \CPU0|iMEM|REGS[63][7]~q ;
wire \CPU0|iMEM|REGS[59][7]~feeder_combout ;
wire \CPU0|iMEM|REGS[59][7]~q ;
wire \CPU0|iMEM|REGS[51][7]~q ;
wire \CPU0|iMEM|Mux0~80_combout ;
wire \CPU0|iMEM|Mux0~81_combout ;
wire \CPU0|iMEM|Mux0~82_combout ;
wire \CPU0|iMEM|REGS[28][7]~q ;
wire \CPU0|iMEM|REGS[20][7]~feeder_combout ;
wire \CPU0|iMEM|REGS[20][7]~q ;
wire \CPU0|iMEM|Mux0~57_combout ;
wire \CPU0|iMEM|REGS[17][7]~q ;
wire \CPU0|iMEM|REGS[21][7]~feeder_combout ;
wire \CPU0|iMEM|REGS[21][7]~q ;
wire \CPU0|iMEM|Mux0~54_combout ;
wire \CPU0|iMEM|REGS[29][7]~q ;
wire \CPU0|iMEM|REGS[25][7]~feeder_combout ;
wire \CPU0|iMEM|REGS[25][7]~q ;
wire \CPU0|iMEM|Mux0~55_combout ;
wire \CPU0|iMEM|Mux0~58_combout ;
wire \CPU0|iMEM|REGS[26][7]~feeder_combout ;
wire \CPU0|iMEM|REGS[26][7]~q ;
wire \CPU0|iMEM|REGS[18][7]~q ;
wire \CPU0|iMEM|Mux0~52_combout ;
wire \CPU0|iMEM|REGS[30][7]~q ;
wire \CPU0|iMEM|REGS[22][7]~feeder_combout ;
wire \CPU0|iMEM|REGS[22][7]~q ;
wire \CPU0|iMEM|Mux0~53_combout ;
wire \CPU0|iMEM|REGS[27][7]~feeder_combout ;
wire \CPU0|iMEM|REGS[27][7]~99_combout ;
wire \CPU0|iMEM|REGS[27][7]~q ;
wire \CPU0|iMEM|REGS[31][2]~102_combout ;
wire \CPU0|iMEM|REGS[31][7]~q ;
wire \CPU0|iMEM|REGS[19][2]~101_combout ;
wire \CPU0|iMEM|REGS[19][7]~q ;
wire \CPU0|iMEM|REGS[23][7]~feeder_combout ;
wire \CPU0|iMEM|REGS[23][4]~100_combout ;
wire \CPU0|iMEM|REGS[23][7]~q ;
wire \CPU0|iMEM|Mux0~59_combout ;
wire \CPU0|iMEM|Mux0~60_combout ;
wire \CPU0|iMEM|Mux0~61_combout ;
wire \CPU0|iMEM|Mux0~72_combout ;
wire \CPU0|iMEM|Mux0~83_combout ;
wire \CPU0|iMEM|Mux0~84_combout ;
wire \CPU0|data_in~20_combout ;
wire \CPU0|cpu01_inst|op_code[7]~6_combout ;
wire \CPU0|cpu01_inst|Selector133~0_combout ;
wire \CPU0|cpu01_inst|Selector287~3_combout ;
wire \CPU0|cpu01_inst|Selector287~2_combout ;
wire \CPU0|cpu01_inst|state.write16_state~q ;
wire \CPU0|cpu01_inst|address~4_combout ;
wire \CPU0|cpu01_inst|Selector12~10_combout ;
wire \CPU0|cpu01_inst|Selector13~0_combout ;
wire \CPU0|cpu01_inst|Selector12~15_combout ;
wire \CPU0|cpu01_inst|Selector13~combout ;
wire \CPU0|iMEM|REGS[86][5]~2_combout ;
wire \CPU0|iMEM|REGS[86][5]~q ;
wire \CPU0|iMEM|REGS[94][5]~feeder_combout ;
wire \CPU0|iMEM|REGS[94][1]~5_combout ;
wire \CPU0|iMEM|REGS[94][5]~q ;
wire \CPU0|iMEM|Mux2~1_combout ;
wire \CPU0|iMEM|REGS[84][5]~feeder_combout ;
wire \CPU0|iMEM|REGS[84][5]~q ;
wire \CPU0|iMEM|REGS[92][5]~q ;
wire \CPU0|iMEM|REGS[80][5]~q ;
wire \CPU0|iMEM|REGS[88][5]~feeder_combout ;
wire \CPU0|iMEM|REGS[88][5]~q ;
wire \CPU0|iMEM|Mux2~4_combout ;
wire \CPU0|iMEM|Mux2~5_combout ;
wire \CPU0|iMEM|Mux2~6_combout ;
wire \CPU0|iMEM|Mux2~9_combout ;
wire \CPU0|iMEM|REGS[77][5]~feeder_combout ;
wire \CPU0|iMEM|REGS[77][5]~q ;
wire \CPU0|iMEM|REGS[79][5]~q ;
wire \CPU0|iMEM|Mux2~28_combout ;
wire \CPU0|iMEM|REGS[72][0]~38_combout ;
wire \CPU0|iMEM|REGS[72][5]~q ;
wire \CPU0|iMEM|REGS[73][5]~feeder_combout ;
wire \CPU0|iMEM|REGS[73][0]~37_combout ;
wire \CPU0|iMEM|REGS[73][5]~q ;
wire \CPU0|iMEM|Mux2~20_combout ;
wire \CPU0|iMEM|REGS[75][5]~q ;
wire \CPU0|iMEM|REGS[74][5]~feeder_combout ;
wire \CPU0|iMEM|REGS[74][5]~q ;
wire \CPU0|iMEM|Mux2~21_combout ;
wire \CPU0|iMEM|REGS[69][5]~feeder_combout ;
wire \CPU0|iMEM|REGS[69][6]~40_combout ;
wire \CPU0|iMEM|REGS[69][5]~q ;
wire \CPU0|iMEM|REGS[71][0]~43_combout ;
wire \CPU0|iMEM|REGS[71][5]~q ;
wire \CPU0|iMEM|REGS[68][6]~42_combout ;
wire \CPU0|iMEM|REGS[68][5]~q ;
wire \CPU0|iMEM|REGS[70][5]~feeder_combout ;
wire \CPU0|iMEM|REGS[70][3]~41_combout ;
wire \CPU0|iMEM|REGS[70][5]~q ;
wire \CPU0|iMEM|Mux2~22_combout ;
wire \CPU0|iMEM|Mux2~23_combout ;
wire \CPU0|iMEM|REGS[67][4]~47_combout ;
wire \CPU0|iMEM|REGS[67][5]~q ;
wire \CPU0|iMEM|REGS[66][5]~feeder_combout ;
wire \CPU0|iMEM|REGS[66][4]~44_combout ;
wire \CPU0|iMEM|REGS[66][5]~q ;
wire \CPU0|iMEM|Mux2~25_combout ;
wire \CPU0|iMEM|Mux2~26_combout ;
wire \CPU0|iMEM|Mux2~29_combout ;
wire \CPU0|iMEM|Mux2~30_combout ;
wire \CPU0|iMEM|REGS[126][5]~q ;
wire \CPU0|iMEM|REGS[114][5]~q ;
wire \CPU0|iMEM|REGS[118][5]~feeder_combout ;
wire \CPU0|iMEM|REGS[118][5]~q ;
wire \CPU0|iMEM|Mux2~33_combout ;
wire \CPU0|iMEM|Mux2~34_combout ;
wire \CPU0|iMEM|Mux2~37_combout ;
wire \CPU0|iMEM|REGS[125][5]~q ;
wire \CPU0|iMEM|REGS[117][5]~feeder_combout ;
wire \CPU0|iMEM|REGS[117][5]~q ;
wire \CPU0|iMEM|Mux2~32_combout ;
wire \CPU0|iMEM|Mux2~40_combout ;
wire \CPU0|iMEM|Mux2~41_combout ;
wire \CPU0|iMEM|REGS[31][5]~q ;
wire \CPU0|iMEM|REGS[19][5]~q ;
wire \CPU0|iMEM|REGS[23][5]~feeder_combout ;
wire \CPU0|iMEM|REGS[23][5]~q ;
wire \CPU0|iMEM|Mux2~59_combout ;
wire \CPU0|iMEM|Mux2~60_combout ;
wire \CPU0|iMEM|REGS[24][5]~feeder_combout ;
wire \CPU0|iMEM|REGS[24][0]~96_combout ;
wire \CPU0|iMEM|REGS[24][5]~q ;
wire \CPU0|iMEM|REGS[16][2]~97_combout ;
wire \CPU0|iMEM|REGS[16][5]~q ;
wire \CPU0|iMEM|Mux2~56_combout ;
wire \CPU0|iMEM|REGS[28][5]~q ;
wire \CPU0|iMEM|REGS[20][5]~feeder_combout ;
wire \CPU0|iMEM|REGS[20][5]~q ;
wire \CPU0|iMEM|Mux2~57_combout ;
wire \CPU0|iMEM|REGS[21][5]~feeder_combout ;
wire \CPU0|iMEM|REGS[21][5]~q ;
wire \CPU0|iMEM|REGS[17][5]~q ;
wire \CPU0|iMEM|Mux2~54_combout ;
wire \CPU0|iMEM|REGS[29][5]~q ;
wire \CPU0|iMEM|REGS[25][5]~feeder_combout ;
wire \CPU0|iMEM|REGS[25][5]~q ;
wire \CPU0|iMEM|Mux2~55_combout ;
wire \CPU0|iMEM|Mux2~58_combout ;
wire \CPU0|iMEM|Mux2~61_combout ;
wire \CPU0|iMEM|Mux2~72_combout ;
wire \CPU0|iMEM|REGS[56][5]~feeder_combout ;
wire \CPU0|iMEM|REGS[56][5]~q ;
wire \CPU0|iMEM|REGS[60][5]~q ;
wire \CPU0|iMEM|REGS[52][5]~feeder_combout ;
wire \CPU0|iMEM|REGS[52][5]~q ;
wire \CPU0|iMEM|REGS[48][5]~q ;
wire \CPU0|iMEM|Mux2~77_combout ;
wire \CPU0|iMEM|Mux2~78_combout ;
wire \CPU0|iMEM|REGS[62][5]~q ;
wire \CPU0|iMEM|REGS[50][1]~127_combout ;
wire \CPU0|iMEM|REGS[50][5]~q ;
wire \CPU0|iMEM|REGS[54][5]~feeder_combout ;
wire \CPU0|iMEM|REGS[54][0]~126_combout ;
wire \CPU0|iMEM|REGS[54][5]~q ;
wire \CPU0|iMEM|Mux2~75_combout ;
wire \CPU0|iMEM|Mux2~76_combout ;
wire \CPU0|iMEM|Mux2~79_combout ;
wire \CPU0|iMEM|REGS[61][5]~q ;
wire \CPU0|iMEM|REGS[53][5]~feeder_combout ;
wire \CPU0|iMEM|REGS[53][0]~121_combout ;
wire \CPU0|iMEM|REGS[53][5]~q ;
wire \CPU0|iMEM|Mux2~74_combout ;
wire \CPU0|iMEM|Mux2~82_combout ;
wire \CPU0|iMEM|Mux2~83_combout ;
wire \CPU0|iMEM|Mux2~84_combout ;
wire \CPU0|data_in~29_combout ;
wire \CPU0|data_in~35_combout ;
wire \CPU0|TOF_reset~0_combout ;
wire \CPU0|TOF_reset~q ;
wire \CPU0|always0~1_combout ;
wire \CPU0|TOF~0_combout ;
wire \CPU0|TOF~q ;
wire \CPU0|data_in~36_combout ;
wire \CPU0|cpu01_inst|op_code[5]~4_combout ;
wire \CPU0|cpu01_inst|Selector135~0_combout ;
wire \CPU0|cpu01_inst|Decoder8~2_combout ;
wire \CPU0|cpu01_inst|state~91_combout ;
wire \CPU0|cpu01_inst|state.rts_hi_state~q ;
wire \CPU0|cpu01_inst|state~93_combout ;
wire \CPU0|cpu01_inst|state.rts_lo_state~q ;
wire \CPU0|cpu01_inst|address~3_combout ;
wire \CPU0|cpu01_inst|pc[6]~28_combout ;
wire \CPU0|cpu01_inst|Selector9~0_combout ;
wire \arbiter_inst|system_address[6]~0_combout ;
wire \CPU0|iMEM|REGS[126][6]~q ;
wire \CPU0|iMEM|REGS[122][6]~feeder_combout ;
wire \CPU0|iMEM|REGS[122][6]~q ;
wire \CPU0|iMEM|Mux1~34_combout ;
wire \CPU0|iMEM|Mux1~37_combout ;
wire \CPU0|iMEM|REGS[115][6]~q ;
wire \CPU0|iMEM|REGS[123][6]~q ;
wire \CPU0|iMEM|Mux1~38_combout ;
wire \CPU0|iMEM|REGS[127][6]~q ;
wire \CPU0|iMEM|REGS[119][6]~feeder_combout ;
wire \CPU0|iMEM|REGS[119][6]~q ;
wire \CPU0|iMEM|Mux1~39_combout ;
wire \CPU0|iMEM|Mux1~40_combout ;
wire \CPU0|iMEM|REGS[91][6]~feeder_combout ;
wire \CPU0|iMEM|REGS[91][6]~q ;
wire \CPU0|iMEM|REGS[95][6]~q ;
wire \CPU0|iMEM|REGS[83][6]~q ;
wire \CPU0|iMEM|REGS[87][6]~feeder_combout ;
wire \CPU0|iMEM|REGS[87][6]~q ;
wire \CPU0|iMEM|Mux1~7_combout ;
wire \CPU0|iMEM|Mux1~8_combout ;
wire \CPU0|iMEM|REGS[86][6]~feeder_combout ;
wire \CPU0|iMEM|REGS[86][6]~q ;
wire \CPU0|iMEM|REGS[94][6]~q ;
wire \CPU0|iMEM|Mux1~1_combout ;
wire \CPU0|iMEM|Mux1~9_combout ;
wire \CPU0|iMEM|REGS[74][6]~feeder_combout ;
wire \CPU0|iMEM|REGS[74][6]~q ;
wire \CPU0|iMEM|REGS[75][6]~q ;
wire \CPU0|iMEM|Mux1~21_combout ;
wire \CPU0|iMEM|REGS[67][6]~q ;
wire \CPU0|iMEM|REGS[66][6]~feeder_combout ;
wire \CPU0|iMEM|REGS[66][6]~q ;
wire \CPU0|iMEM|Mux1~25_combout ;
wire \CPU0|iMEM|Mux1~26_combout ;
wire \CPU0|iMEM|Mux1~29_combout ;
wire \CPU0|iMEM|REGS[100][6]~q ;
wire \CPU0|iMEM|REGS[101][6]~feeder_combout ;
wire \CPU0|iMEM|REGS[101][6]~q ;
wire \CPU0|iMEM|Mux1~10_combout ;
wire \CPU0|iMEM|REGS[103][6]~q ;
wire \CPU0|iMEM|REGS[102][6]~feeder_combout ;
wire \CPU0|iMEM|REGS[102][6]~q ;
wire \CPU0|iMEM|Mux1~11_combout ;
wire \CPU0|iMEM|REGS[99][6]~q ;
wire \CPU0|iMEM|REGS[97][6]~feeder_combout ;
wire \CPU0|iMEM|REGS[97][6]~q ;
wire \CPU0|iMEM|Mux1~15_combout ;
wire \CPU0|iMEM|Mux1~16_combout ;
wire \CPU0|iMEM|REGS[111][6]~q ;
wire \CPU0|iMEM|REGS[110][6]~feeder_combout ;
wire \CPU0|iMEM|REGS[110][6]~q ;
wire \CPU0|iMEM|Mux1~18_combout ;
wire \CPU0|iMEM|Mux1~19_combout ;
wire \CPU0|iMEM|Mux1~30_combout ;
wire \CPU0|iMEM|Mux1~41_combout ;
wire \CPU0|iMEM|Mux1~84_combout ;
wire \CPU0|data_in~21_combout ;
wire \CPU0|OCF_reset~1_combout ;
wire \CPU0|OCF_reset~q ;
wire \CPU0|always0~0_combout ;
wire \CPU0|OCF~0_combout ;
wire \CPU0|OCF~q ;
wire \CPU0|data_in~22_combout ;
wire \CPU0|Equal2~0_combout ;
wire \CPU0|cpu01_inst|Selector17~4_combout ;
wire \CPU0|cpu01_inst|Selector17~5_combout ;
wire \CPU0|cpu01_inst|Selector17~6_combout ;
wire \CPU0|PORT_A_OUT[0]~0_combout ;
wire \VDG|row_count[0]~10_combout ;
wire \VDG|row_count[2]~15 ;
wire \VDG|row_count[3]~16_combout ;
wire \VDG|horiz_scaler~2_combout ;
wire \VDG|horiz_scaler~1_combout ;
wire \VDG|line_count[0]~11 ;
wire \VDG|line_count[1]~12_combout ;
wire \VDG|line_count[3]~17 ;
wire \VDG|line_count[4]~19_combout ;
wire \VDG|pixel_count[0]~10_combout ;
wire \VDG|pixel_count[0]~11 ;
wire \VDG|pixel_count[1]~12_combout ;
wire \VDG|pixel_count[1]~13 ;
wire \VDG|pixel_count[2]~14_combout ;
wire \VDG|pixel_count[2]~15 ;
wire \VDG|pixel_count[3]~16_combout ;
wire \VDG|pixel_count[3]~17 ;
wire \VDG|pixel_count[4]~18_combout ;
wire \VDG|pixel_count[4]~19 ;
wire \VDG|pixel_count[5]~22 ;
wire \VDG|pixel_count[6]~23_combout ;
wire \VDG|pixel_count[6]~24 ;
wire \VDG|pixel_count[7]~26 ;
wire \VDG|pixel_count[8]~27_combout ;
wire \VDG|pixel_count[7]~25_combout ;
wire \VDG|Equal10~0_combout ;
wire \VDG|Equal10~1_combout ;
wire \VDG|always1~4_combout ;
wire \VDG|pixel_count[3]~20_combout ;
wire \VDG|line_count[4]~20 ;
wire \VDG|line_count[5]~22 ;
wire \VDG|line_count[6]~23_combout ;
wire \VDG|line_count[6]~24 ;
wire \VDG|line_count[7]~26 ;
wire \VDG|line_count[8]~27_combout ;
wire \VDG|line_count[8]~28 ;
wire \VDG|line_count[9]~29_combout ;
wire \VDG|Equal4~0_combout ;
wire \VDG|line_count[1]~18_combout ;
wire \VDG|line_count[1]~13 ;
wire \VDG|line_count[2]~14_combout ;
wire \VDG|line_count[2]~15 ;
wire \VDG|line_count[3]~16_combout ;
wire \VDG|Equal8~2_combout ;
wire \VDG|line_count[7]~25_combout ;
wire \VDG|Equal8~0_combout ;
wire \VDG|Equal8~1_combout ;
wire \VDG|next_active_rows~0_combout ;
wire \VDG|active_rows~q ;
wire \VDG|horiz_scaler~0_combout ;
wire \VDG|cell_line[2]~2_combout ;
wire \VDG|col_count[0]~9_combout ;
wire \reset~_wirecell_combout ;
wire \VDG|pixel_count[5]~21_combout ;
wire \VDG|Equal10~2_combout ;
wire \VDG|next_active_area~0_combout ;
wire \VDG|next_active_area~1_combout ;
wire \VDG|active_area~q ;
wire \VDG|col_count[3]~8_combout ;
wire \VDG|col_count[3]~15_combout ;
wire \VDG|col_count[0]~10 ;
wire \VDG|col_count[1]~11_combout ;
wire \VDG|col_count[1]~12 ;
wire \VDG|col_count[2]~13_combout ;
wire \VDG|col_count[2]~14 ;
wire \VDG|col_count[3]~16_combout ;
wire \~GND~combout ;
wire \VDG|DD_s[6]~0_combout ;
wire \VDG|Equal12~1_combout ;
wire \VDG|vert_scaler~5_combout ;
wire \VDG|vert_scaler[0]~3_combout ;
wire \VDG|vert_scaler~4_combout ;
wire \VDG|vert_scaler~2_combout ;
wire \VDG|cell_line[2]~1_combout ;
wire \VDG|cell_line[2]~3_combout ;
wire \VDG|Equal15~0_combout ;
wire \VDG|row_count[3]~17 ;
wire \VDG|row_count[4]~18_combout ;
wire \VDG|row_count[4]~19 ;
wire \VDG|row_count[5]~20_combout ;
wire \VDG|row_count[5]~21 ;
wire \VDG|row_count[6]~22_combout ;
wire \VDG|row_count[6]~23 ;
wire \VDG|row_count[7]~24_combout ;
wire \VDG|Equal15~1_combout ;
wire \VDG|row_count[2]~26_combout ;
wire \VDG|row_count[0]~11 ;
wire \VDG|row_count[1]~13 ;
wire \VDG|row_count[2]~14_combout ;
wire \VDG|cell_count[0]~4_combout ;
wire \VDG|cell_count[0]~5 ;
wire \VDG|cell_count[1]~6_combout ;
wire \VDG|next_DA[6]~1_combout ;
wire \VDG|horiz_advance~0_combout ;
wire \multiHEX|frame_clk_inst|count[0]~51_combout ;
wire \rw_s~q ;
wire \CPU0|cpu01_inst|Selector3~1_combout ;
wire \CPU0|cpu01_inst|Selector2~1_combout ;
wire \RAM_E~0_combout ;
wire \KBD_E~combout ;
wire \KBD_E_S~q ;
wire \E_CLK_S~q ;
wire \ROM_E~combout ;
wire \ROM_E_S~q ;
wire \DATA_IN[6]~3_combout ;
wire \RAM_E~1_combout ;
wire \RAM_E_S~q ;
wire \arbiter_inst|RW_out~0_combout ;
wire \arbiter_inst|RW_out~q ;
wire \RAM_W~1_combout ;
wire \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ;
wire \arbiter_inst|system_address~12_combout ;
wire \arbiter_inst|system_address~13_combout ;
wire \RAM_inst|altsyncram_component|auto_generated|decode3|w_anode194w[2]~1_combout ;
wire \VDG|DA[0]~feeder_combout ;
wire \arbiter_inst|system_address~8_combout ;
wire \arbiter_inst|system_address~11_combout ;
wire \VDG|col_count[3]~17 ;
wire \VDG|col_count[4]~19 ;
wire \VDG|col_count[5]~20_combout ;
wire \VDG|DA[2]~feeder_combout ;
wire \arbiter_inst|system_address~10_combout ;
wire \VDG|col_count[5]~21 ;
wire \VDG|col_count[6]~22_combout ;
wire \VDG|DA[3]~feeder_combout ;
wire \arbiter_inst|system_address~9_combout ;
wire \VDG|col_count[6]~23 ;
wire \VDG|col_count[7]~24_combout ;
wire \VDG|DA[4]~feeder_combout ;
wire \VDG_control[3]~feeder_combout ;
wire \VDG_E~combout ;
wire \VDG_E_S~q ;
wire \VDG|DD_s[6]~1_combout ;
wire \VDG|AG_s~q ;
wire \VDG|row_count[1]~12_combout ;
wire \VDG|next_DA[5]~2_combout ;
wire \VDG|cell_count[1]~7 ;
wire \VDG|cell_count[2]~8_combout ;
wire \VDG|next_DA[7]~0_combout ;
wire \CPU0|cpu01_inst|pc[8]~32_combout ;
wire \CPU0|cpu01_inst|Selector7~0_combout ;
wire \arbiter_inst|system_address[8]~4_combout ;
wire \VDG|cell_count[2]~9 ;
wire \VDG|cell_count[3]~10_combout ;
wire \VDG|next_DA[8]~3_combout ;
wire \VDG|next_DA[9]~4_combout ;
wire \VDG|next_DA[10]~5_combout ;
wire \VDG|next_DA[11]~6_combout ;
wire \RAM_inst|altsyncram_component|auto_generated|ram_block1a22 ;
wire \RAM_inst|altsyncram_component|auto_generated|rden_decode|w_anode211w[2]~0_combout ;
wire \CPU0|cpu01_inst|Selector3~0_combout ;
wire \arbiter_inst|system_address~14_combout ;
wire \RAM_inst|altsyncram_component|auto_generated|ram_block1a6~portadataout ;
wire \RAM_inst|altsyncram_component|auto_generated|ram_block1a14~portadataout ;
wire \RAM_inst|altsyncram_component|auto_generated|mux2|result_node[6]~14_combout ;
wire \RAM_inst|altsyncram_component|auto_generated|mux2|result_node[6]~15_combout ;
wire \DATA_IN[6]~4_combout ;
wire \CPU0|data_in~24_combout ;
wire \CPU0|Equal0~3_combout ;
wire \CPU0|DDR1[0]~0_combout ;
wire \CPU0|data_in~23_combout ;
wire \CPU0|data_in~13_combout ;
wire \CPU0|data_in~25_combout ;
wire \CPU0|data_in~26_combout ;
wire \CPU0|data_in~27_combout ;
wire \CPU0|data_in~28_combout ;
wire \CPU0|cpu01_inst|op_code[6]~5_combout ;
wire \CPU0|cpu01_inst|Selector134~0_combout ;
wire \CPU0|cpu01_inst|Equal5~0_combout ;
wire \CPU0|cpu01_inst|Equal5~2_combout ;
wire \CPU0|cpu01_inst|next_state.rti_state~2_combout ;
wire \CPU0|cpu01_inst|state.rti_state~q ;
wire \CPU0|cpu01_inst|Selector295~0_combout ;
wire \CPU0|cpu01_inst|state.rti_cc_state~q ;
wire \CPU0|cpu01_inst|state~83_combout ;
wire \CPU0|cpu01_inst|state.rti_accb_state~q ;
wire \CPU0|cpu01_inst|state~72_combout ;
wire \CPU0|cpu01_inst|state.rti_acca_state~q ;
wire \CPU0|cpu01_inst|acca_ctrl~0_combout ;
wire \CPU0|cpu01_inst|Selector23~0_combout ;
wire \CPU0|cpu01_inst|Selector23~4_combout ;
wire \CPU0|cpu01_inst|Selector23~5_combout ;
wire \CPU0|cpu01_inst|Selector23~6_combout ;
wire \CPU0|PORT_B_OUT[0]~feeder_combout ;
wire \multiHEX|frame_clk_inst|count[1]~17_combout ;
wire \multiHEX|frame_clk_inst|count[1]~18 ;
wire \multiHEX|frame_clk_inst|count[2]~19_combout ;
wire \multiHEX|frame_clk_inst|count[2]~20 ;
wire \multiHEX|frame_clk_inst|count[3]~21_combout ;
wire \multiHEX|frame_clk_inst|count[3]~22 ;
wire \multiHEX|frame_clk_inst|count[4]~24 ;
wire \multiHEX|frame_clk_inst|count[5]~25_combout ;
wire \multiHEX|frame_clk_inst|count[5]~26 ;
wire \multiHEX|frame_clk_inst|count[6]~28 ;
wire \multiHEX|frame_clk_inst|count[7]~29_combout ;
wire \multiHEX|frame_clk_inst|count[7]~30 ;
wire \multiHEX|frame_clk_inst|count[8]~32 ;
wire \multiHEX|frame_clk_inst|count[9]~33_combout ;
wire \multiHEX|frame_clk_inst|count[9]~34 ;
wire \multiHEX|frame_clk_inst|count[10]~35_combout ;
wire \multiHEX|frame_clk_inst|count[10]~36 ;
wire \multiHEX|frame_clk_inst|count[11]~37_combout ;
wire \multiHEX|frame_clk_inst|count[11]~38 ;
wire \multiHEX|frame_clk_inst|count[12]~40 ;
wire \multiHEX|frame_clk_inst|count[13]~41_combout ;
wire \multiHEX|frame_clk_inst|count[13]~42 ;
wire \multiHEX|frame_clk_inst|count[14]~44 ;
wire \multiHEX|frame_clk_inst|count[15]~46 ;
wire \multiHEX|frame_clk_inst|count[16]~47_combout ;
wire \multiHEX|frame_clk_inst|count[16]~48 ;
wire \multiHEX|frame_clk_inst|count[17]~49_combout ;
wire \multiHEX|Decoder0~0_combout ;
wire \multiHEX|Decoder0~1_combout ;
wire \multiHEX|Decoder0~2_combout ;
wire \multiHEX|Decoder0~3_combout ;
wire \TAPE_IN~input_o ;
wire \TAPE_S~feeder_combout ;
wire \TAPE_S~q ;
wire \ps2_data~input_o ;
wire \ps2_data_s~q ;
wire \keyboard|ps2_host_inst|ps2_host_clk_ctrl|ps2_clk_samples~1_combout ;
wire \keyboard|ps2_host_inst|ps2_host_rx|frame~12_combout ;
wire \keyboard|ps2_host_inst|ps2_host_rx|frame~13_combout ;
wire \keyboard|ps2_host_inst|ps2_host_rx|frame~11_combout ;
wire \keyboard|ps2_host_inst|ps2_host_rx|frame~5_combout ;
wire \keyboard|ps2_host_inst|ps2_host_rx|frame~4_combout ;
wire \keyboard|ps2_host_inst|ps2_host_rx|frame~3_combout ;
wire \keyboard|ps2_host_inst|ps2_host_rx|frame~0_combout ;
wire \keyboard|ps2_host_inst|ps2_host_rx|frame~10_combout ;
wire \keyboard|ps2_host_inst|ps2_host_rx|frame~2_combout ;
wire \keyboard|ps2_host_inst|ps2_host_rx|ready~0_combout ;
wire \keyboard|ps2_host_inst|ps2_host_rx|ready~q ;
wire \keyboard|ps2_host_inst|ps2_host_rx|frame[9]~1_combout ;
wire \keyboard|ps2_host_inst|ps2_host_rx|frame~6_combout ;
wire \keyboard|ps2_host_inst|ps2_host_rx|frame~7_combout ;
wire \keyboard|ps2_host_inst|ps2_host_rx|frame~8_combout ;
wire \keyboard|ps2_host_inst|ps2_host_rx|frame~9_combout ;
wire \keyboard|ps2_host_inst|ps2_host_rx|rx_data~8_combout ;
wire \keyboard|ps2_host_inst|ps2_host_rx|rx_data[6]~1_combout ;
wire \keyboard|state~16_combout ;
wire \keyboard|ps2_host_inst|ps2_host_rx|rx_data~4_combout ;
wire \keyboard|ps2_host_inst|ps2_host_rx|rx_data~7_combout ;
wire \keyboard|ps2_host_inst|ps2_host_rx|rx_data~3_combout ;
wire \keyboard|ps2_host_inst|ps2_host_rx|rx_data~2_combout ;
wire \keyboard|ps2_host_inst|ps2_host_rx|rx_data~0_combout ;
wire \keyboard|Equal0~0_combout ;
wire \keyboard|Equal0~1_combout ;
wire \keyboard|Selector1~0_combout ;
wire \keyboard|state.read_second~q ;
wire \keyboard|state~13_combout ;
wire \keyboard|state.process_second~q ;
wire \keyboard|state~15_combout ;
wire \keyboard|state~17_combout ;
wire \keyboard|state.read_first~q ;
wire \keyboard|state~14_combout ;
wire \keyboard|state.process_first~q ;
wire \keyboard|Selector6~0_combout ;
wire \keyboard|special_make~0_combout ;
wire \keyboard|special_make~q ;
wire \keyboard|Selector2~0_combout ;
wire \keyboard|Selector2~1_combout ;
wire \keyboard|state.read_third~q ;
wire \keyboard|state~12_combout ;
wire \keyboard|state.process_third~q ;
wire \keyboard|scan_code[1]~0_combout ;
wire \keyboard|Selector5~0_combout ;
wire \keyboard|ps2_host_inst|ps2_host_rx|rx_data~5_combout ;
wire \keyboard|Selector3~0_combout ;
wire \multiHEX|hex_inst_3|WideOr6~0_combout ;
wire \keyboard|Selector4~0_combout ;
wire \keyboard|always1~0_combout ;
wire \keyboard|Selector11~0_combout ;
wire \keyboard|Selector11~1_combout ;
wire \keyboard|shift_key~0_combout ;
wire \keyboard|shift_key~q ;
wire \keyboard|keymapper_inst|Selector7~17_combout ;
wire \keyboard|keymapper_inst|Selector7~18_combout ;
wire \keyboard|keymapper_inst|Selector7~19_combout ;
wire \keyboard|keymapper_inst|Selector7~21_combout ;
wire \keyboard|caps_lock~0_combout ;
wire \keyboard|caps_lock~1_combout ;
wire \keyboard|caps_lock~q ;
wire \keyboard|keymapper_inst|Selector7~20_combout ;
wire \keyboard|keymapper_inst|Selector7~22_combout ;
wire \keyboard|keymapper_inst|Selector7~23_combout ;
wire \keyboard|keymapper_inst|Selector7~5_combout ;
wire \keyboard|keymapper_inst|Selector7~6_combout ;
wire \keyboard|keymapper_inst|Selector7~8_combout ;
wire \keyboard|keymapper_inst|Selector7~10_combout ;
wire \keyboard|keymapper_inst|Selector7~9_combout ;
wire \keyboard|keymapper_inst|Selector7~11_combout ;
wire \keyboard|keymapper_inst|Selector7~3_combout ;
wire \keyboard|keymapper_inst|Selector7~0_combout ;
wire \keyboard|keymapper_inst|Selector7~4_combout ;
wire \keyboard|keymapper_inst|Selector7~12_combout ;
wire \keyboard|keymapper_inst|Selector7~24_combout ;
wire \keyboard|keymapper_inst|Selector0~41_combout ;
wire \keyboard|keymapper_inst|Selector0~42_combout ;
wire \keyboard|keymapper_inst|Selector0~45_combout ;
wire \keyboard|keymapper_inst|Selector0~43_combout ;
wire \keyboard|keymapper_inst|Selector0~44_combout ;
wire \keyboard|keymapper_inst|Selector0~46_combout ;
wire \keyboard|keymapper_inst|Selector5~3_combout ;
wire \keyboard|keymapper_inst|Selector5~5_combout ;
wire \keyboard|keymapper_inst|Selector0~58_combout ;
wire \keyboard|keymapper_inst|Selector0~59_combout ;
wire \keyboard|keymapper_inst|Selector0~57_combout ;
wire \keyboard|keymapper_inst|Selector4~0_combout ;
wire \keyboard|keymapper_inst|Selector4~1_combout ;
wire \keyboard|keymapper_inst|Selector4~3_combout ;
wire \multiHEX|hex_inst_1|WideOr6~0_combout ;
wire \multiHEX|Mux6~0_combout ;
wire \multiHEX|hex_inst_2|WideOr6~0_combout ;
wire \keyboard|keymapper_inst|Selector6~16_combout ;
wire \keyboard|Equal5~0_combout ;
wire \keyboard|Equal6~1_combout ;
wire \keyboard|Selector13~0_combout ;
wire \keyboard|alt_key~q ;
wire \keyboard|keymapper_inst|control_out~0_combout ;
wire \keyboard|keymapper_inst|Selector6~20_combout ;
wire \keyboard|keymapper_inst|Selector6~21_combout ;
wire \keyboard|keymapper_inst|Selector0~105_combout ;
wire \keyboard|keymapper_inst|Selector0~106_combout ;
wire \keyboard|keymapper_inst|Selector0~20_combout ;
wire \keyboard|keymapper_inst|Selector0~102_combout ;
wire \keyboard|keymapper_inst|Selector0~86_combout ;
wire \keyboard|keymapper_inst|Selector0~99_combout ;
wire \keyboard|keymapper_inst|Selector0~88_combout ;
wire \keyboard|keymapper_inst|Selector0~89_combout ;
wire \keyboard|keymapper_inst|Selector0~90_combout ;
wire \keyboard|keymapper_inst|Selector0~91_combout ;
wire \keyboard|keymapper_inst|Selector0~101_combout ;
wire \keyboard|keymapper_inst|Selector0~93_combout ;
wire \keyboard|keymapper_inst|Selector0~94_combout ;
wire \keyboard|keymapper_inst|Selector0~95_combout ;
wire \keyboard|keymapper_inst|Selector1~8_combout ;
wire \keyboard|keymapper_inst|Selector1~9_combout ;
wire \keyboard|keymapper_inst|Selector1~10_combout ;
wire \keyboard|keymapper_inst|Selector1~7_combout ;
wire \keyboard|keymapper_inst|Selector1~5_combout ;
wire \keyboard|keymapper_inst|Selector1~4_combout ;
wire \keyboard|keymapper_inst|Selector1~6_combout ;
wire \keyboard|keymapper_inst|Selector1~11_combout ;
wire \keyboard|keymapper_inst|Selector0~52_combout ;
wire \keyboard|keymapper_inst|Selector0~96_combout ;
wire \keyboard|keymapper_inst|Selector0~48_combout ;
wire \keyboard|keymapper_inst|Selector0~80_combout ;
wire \keyboard|keymapper_inst|Selector1~0_combout ;
wire \keyboard|keymapper_inst|Selector0~79_combout ;
wire \keyboard|keymapper_inst|Selector1~13_combout ;
wire \keyboard|keymapper_inst|Selector1~14_combout ;
wire \keyboard|keymapper_inst|Selector1~12_combout ;
wire \multiHEX|hex_inst_0|WideOr6~0_combout ;
wire \multiHEX|Mux6~1_combout ;
wire \multiHEX|hex_inst_0|WideOr5~0_combout ;
wire \multiHEX|hex_inst_1|WideOr5~0_combout ;
wire \multiHEX|hex_inst_2|WideOr5~0_combout ;
wire \multiHEX|Mux5~0_combout ;
wire \multiHEX|Mux5~1_combout ;
wire \multiHEX|hex_inst_1|WideOr4~0_combout ;
wire \multiHEX|hex_inst_3|WideOr4~0_combout ;
wire \multiHEX|Mux4~0_combout ;
wire \multiHEX|hex_inst_2|WideOr4~0_combout ;
wire \multiHEX|hex_inst_0|WideOr4~0_combout ;
wire \multiHEX|Mux4~1_combout ;
wire \multiHEX|hex_inst_3|WideOr3~0_combout ;
wire \multiHEX|hex_inst_2|WideOr3~0_combout ;
wire \multiHEX|Mux3~0_combout ;
wire \multiHEX|hex_inst_1|WideOr3~0_combout ;
wire \multiHEX|hex_inst_0|WideOr3~0_combout ;
wire \multiHEX|Mux3~1_combout ;
wire \multiHEX|hex_inst_2|WideOr2~0_combout ;
wire \multiHEX|hex_inst_0|WideOr2~0_combout ;
wire \multiHEX|hex_inst_3|WideOr2~0_combout ;
wire \multiHEX|hex_inst_1|WideOr2~0_combout ;
wire \multiHEX|Mux2~0_combout ;
wire \multiHEX|Mux2~1_combout ;
wire \multiHEX|hex_inst_3|WideOr1~0_combout ;
wire \multiHEX|hex_inst_2|WideOr1~0_combout ;
wire \multiHEX|Mux1~0_combout ;
wire \multiHEX|hex_inst_0|WideOr1~0_combout ;
wire \multiHEX|hex_inst_1|WideOr1~0_combout ;
wire \multiHEX|Mux1~1_combout ;
wire \multiHEX|hex_inst_0|WideOr0~0_combout ;
wire \multiHEX|hex_inst_2|WideOr0~0_combout ;
wire \multiHEX|hex_inst_3|WideOr0~0_combout ;
wire \multiHEX|hex_inst_1|WideOr0~0_combout ;
wire \multiHEX|Mux0~0_combout ;
wire \multiHEX|Mux0~1_combout ;
wire \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ;
wire \VDG|active_area_s~feeder_combout ;
wire \VDG|active_area_s~q ;
wire \RAM_inst|altsyncram_component|auto_generated|address_reg_a[1]~0_combout ;
wire \RAM_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout ;
wire \RAM_inst|altsyncram_component|auto_generated|ram_block1a8~portadataout ;
wire \RAM_inst|altsyncram_component|auto_generated|mux2|result_node[0]~8_combout ;
wire \RAM_inst|altsyncram_component|auto_generated|mux2|result_node[0]~9_combout ;
wire \arbiter_inst|VDG_data_out[0]~feeder_combout ;
wire \arbiter_inst|VDG_data_out[6]~feeder_combout ;
wire \VDG|INV_s~q ;
wire \VDG|Mux2~0_combout ;
wire \VDG|Mux2~1_combout ;
wire \VDG|next_R~1_combout ;
wire \VDG|R~q ;
wire \RAM_inst|altsyncram_component|auto_generated|ram_block1a5~portadataout ;
wire \RAM_inst|altsyncram_component|auto_generated|ram_block1a13~portadataout ;
wire \RAM_inst|altsyncram_component|auto_generated|mux2|result_node[5]~10_combout ;
wire \RAM_inst|altsyncram_component|auto_generated|mux2|result_node[5]~11_combout ;
wire \RAM_inst|altsyncram_component|auto_generated|ram_block1a19 ;
wire \RAM_inst|altsyncram_component|auto_generated|ram_block1a3~portadataout ;
wire \RAM_inst|altsyncram_component|auto_generated|ram_block1a11~portadataout ;
wire \RAM_inst|altsyncram_component|auto_generated|mux2|result_node[3]~6_combout ;
wire \RAM_inst|altsyncram_component|auto_generated|mux2|result_node[3]~7_combout ;
wire \arbiter_inst|VDG_data_out[3]~feeder_combout ;
wire \arbiter_inst|memory_data_out[7]~feeder_combout ;
wire \RAM_inst|altsyncram_component|auto_generated|ram_block1a23 ;
wire \RAM_inst|altsyncram_component|auto_generated|ram_block1a15~portadataout ;
wire \RAM_inst|altsyncram_component|auto_generated|mux2|result_node[7]~0_combout ;
wire \RAM_inst|altsyncram_component|auto_generated|mux2|result_node[7]~1_combout ;
wire \arbiter_inst|VDG_data_out[7]~feeder_combout ;
wire \VDG|SA_s~q ;
wire \VDG|Mux1~0_combout ;
wire \VDG|Mux1~1_combout ;
wire \RAM_inst|altsyncram_component|auto_generated|ram_block1a17~portadataout ;
wire \RAM_inst|altsyncram_component|auto_generated|ram_block1a9~portadataout ;
wire \RAM_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout ;
wire \RAM_inst|altsyncram_component|auto_generated|mux2|result_node[1]~2_combout ;
wire \RAM_inst|altsyncram_component|auto_generated|mux2|result_node[1]~3_combout ;
wire \arbiter_inst|VDG_data_out[1]~feeder_combout ;
wire \VDG|cell_line~6_combout ;
wire \VDG|cell_line~4_combout ;
wire \VDG|Add7~0_combout ;
wire \VDG|cell_line~5_combout ;
wire \VDG|cell_line~0_combout ;
wire \VDG|H4~combout ;
wire \VDG|E4~1_combout ;
wire \RAM_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout ;
wire \RAM_inst|altsyncram_component|auto_generated|mux2|result_node[2]~4_combout ;
wire \RAM_inst|altsyncram_component|auto_generated|mux2|result_node[2]~5_combout ;
wire \arbiter_inst|VDG_data_out[2]~feeder_combout ;
wire \RAM_inst|altsyncram_component|auto_generated|ram_block1a4~portadataout ;
wire \RAM_inst|altsyncram_component|auto_generated|ram_block1a12~portadataout ;
wire \RAM_inst|altsyncram_component|auto_generated|mux2|result_node[4]~12_combout ;
wire \RAM_inst|altsyncram_component|auto_generated|ram_block1a20~portadataout ;
wire \RAM_inst|altsyncram_component|auto_generated|mux2|result_node[4]~13_combout ;
wire \arbiter_inst|VDG_data_out[4]~feeder_combout ;
wire \arbiter_inst|VDG_data_out[5]~_wirecell_combout ;
wire \VDG|Mux0~0_combout ;
wire \VDG|Mux0~1_combout ;
wire \VDG|Mux0~2_combout ;
wire \VDG|Mux0~3_combout ;
wire \VDG|next_G~1_combout ;
wire \VDG|next_G~2_combout ;
wire \VDG|next_G~3_combout ;
wire \VDG|G~q ;
wire \VDG|next_B~2_combout ;
wire \VDG|next_B~0_combout ;
wire \VDG|next_B~3_combout ;
wire \VDG|B~q ;
wire \VDG|always1~0_combout ;
wire \VDG|pixel_count[8]~28 ;
wire \VDG|pixel_count[9]~29_combout ;
wire \VDG|always1~1_combout ;
wire \VDG|HSYNC~q ;
wire \VDG|always1~3_combout ;
wire \VDG|VSYNC~q ;
wire [13:0] \VDG|DA ;
wire [3:0] \VDG|cell_line ;
wire [7:0] \CPU0|cpu01_inst|cc ;
wire [15:0] \CPU0|cpu01_inst|md ;
wire [4:0] \CPU0|DDR2 ;
wire [7:0] \CPU0|PORT_A_OUT ;
wire [1:0] \keyboard|ps2_host_inst|ps2_host_clk_ctrl|ps2_clk_samples ;
wire [7:0] \arbiter_inst|ROM_data_out ;
wire [7:0] DATA_IN;
wire [3:0] \VDG|cell_count ;
wire [9:0] \VDG|line_count ;
wire [2:0] \VDG|vert_scaler ;
wire [7:0] \CPU0|cpu01_inst|acca ;
wire [2:0] \CPU0|cpu01_inst|iv ;
wire [7:0] \CPU0|cpu01_inst|op_code ;
wire [15:0] \CPU0|cpu01_inst|pc ;
wire [15:0] \CPU0|cpu01_inst|sp ;
wire [15:0] \CPU0|cpu01_inst|xreg ;
wire [7:0] \CPU0|DDR1 ;
wire [7:0] \CPU0|OCRH ;
wire [7:0] \CPU0|PORT_A_IN_s ;
wire [4:0] \CPU0|PORT_B_IN_s ;
wire [15:0] \CPU0|counter ;
wire [11:0] \keyboard|ps2_host_inst|ps2_host_rx|frame ;
wire [7:0] \keyboard|scan_code ;
wire [17:0] \multiHEX|frame_clk_inst|count ;
wire [7:0] \arbiter_inst|RAM_data_out ;
wire [7:0] \arbiter_inst|VDG_data_out ;
wire [15:0] \arbiter_inst|system_address ;
wire [2:0] \RAM_inst|altsyncram_component|auto_generated|rden_decode|w_anode225w ;
wire [2:0] \RAM_inst|altsyncram_component|auto_generated|decode3|w_anode186w ;
wire [15:0] CPU_address_s;
wire [5:0] VDG_control;
wire [7:0] \VDG|MCM_data_s ;
wire [2:0] \VDG|horiz_scaler ;
wire [7:0] \VDG|row_count ;
wire [7:0] \CPU0|cpu01_inst|accb ;
wire [15:0] \CPU0|cpu01_inst|ea ;
wire [7:0] \CPU0|DATA_IN_s ;
wire [7:0] \CPU0|OCRL ;
wire [4:0] \CPU0|PORT_B_OUT ;
wire [7:0] \keyboard|ps2_host_inst|ps2_host_rx|rx_data ;
wire [7:0] \arbiter_inst|memory_data_out ;
wire [1:0] \RAM_inst|altsyncram_component|auto_generated|address_reg_a ;
wire [4:0] \PLL_inst|altpll_component|auto_generated|wire_pll1_clk ;
wire [3:0] button_s;
wire [7:0] \VDG|DD_s ;
wire [7:0] \VDG|col_count ;
wire [9:0] \VDG|pixel_count ;

wire [4:0] \PLL_inst|altpll_component|auto_generated|pll1_CLK_bus ;
wire [3:0] \VDG|MCM_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [3:0] \VDG|MCM_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \RAM_inst|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \RAM_inst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \RAM_inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \RAM_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [1:0] \RAM_inst|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [0:0] \RAM_inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \RAM_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [1:0] \RAM_inst|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \RAM_inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \RAM_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \RAM_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \RAM_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [1:0] \RAM_inst|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \RAM_inst|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \RAM_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \RAM_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \RAM_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [1:0] \RAM_inst|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \RAM_inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \RAM_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \ROM_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \ROM_inst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \ROM_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \ROM_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \ROM_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \ROM_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \ROM_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \ROM_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;

assign \PLL_inst|altpll_component|auto_generated|wire_pll1_clk [0] = \PLL_inst|altpll_component|auto_generated|pll1_CLK_bus [0];
assign \PLL_inst|altpll_component|auto_generated|wire_pll1_clk [1] = \PLL_inst|altpll_component|auto_generated|pll1_CLK_bus [1];
assign \PLL_inst|altpll_component|auto_generated|wire_pll1_clk [2] = \PLL_inst|altpll_component|auto_generated|pll1_CLK_bus [2];
assign \PLL_inst|altpll_component|auto_generated|wire_pll1_clk [3] = \PLL_inst|altpll_component|auto_generated|pll1_CLK_bus [3];
assign \PLL_inst|altpll_component|auto_generated|wire_pll1_clk [4] = \PLL_inst|altpll_component|auto_generated|pll1_CLK_bus [4];

assign \VDG|MCM_data_s [4] = \VDG|MCM_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];
assign \VDG|MCM_data_s [5] = \VDG|MCM_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [1];
assign \VDG|MCM_data_s [6] = \VDG|MCM_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [2];
assign \VDG|MCM_data_s [7] = \VDG|MCM_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [3];

assign \VDG|MCM_data_s [0] = \VDG|MCM_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \VDG|MCM_data_s [1] = \VDG|MCM_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \VDG|MCM_data_s [2] = \VDG|MCM_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \VDG|MCM_data_s [3] = \VDG|MCM_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];

assign \RAM_inst|altsyncram_component|auto_generated|ram_block1a15~portadataout  = \RAM_inst|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \RAM_inst|altsyncram_component|auto_generated|ram_block1a7~portadataout  = \RAM_inst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \RAM_inst|altsyncram_component|auto_generated|ram_block1a9~portadataout  = \RAM_inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \RAM_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout  = \RAM_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \RAM_inst|altsyncram_component|auto_generated|ram_block1a17~portadataout  = \RAM_inst|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];
assign \RAM_inst|altsyncram_component|auto_generated|ram_block1a23  = \RAM_inst|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus [1];

assign \RAM_inst|altsyncram_component|auto_generated|ram_block1a10~portadataout  = \RAM_inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \RAM_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout  = \RAM_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \RAM_inst|altsyncram_component|auto_generated|ram_block1a18~portadataout  = \RAM_inst|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];
assign \RAM_inst|altsyncram_component|auto_generated|ram_block1a19  = \RAM_inst|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [1];

assign \RAM_inst|altsyncram_component|auto_generated|ram_block1a11~portadataout  = \RAM_inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \RAM_inst|altsyncram_component|auto_generated|ram_block1a3~portadataout  = \RAM_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \RAM_inst|altsyncram_component|auto_generated|ram_block1a8~portadataout  = \RAM_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \RAM_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout  = \RAM_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \RAM_inst|altsyncram_component|auto_generated|ram_block1a16~portadataout  = \RAM_inst|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];
assign \RAM_inst|altsyncram_component|auto_generated|ram_block1a21  = \RAM_inst|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [1];

assign \RAM_inst|altsyncram_component|auto_generated|ram_block1a13~portadataout  = \RAM_inst|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \RAM_inst|altsyncram_component|auto_generated|ram_block1a5~portadataout  = \RAM_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \RAM_inst|altsyncram_component|auto_generated|ram_block1a12~portadataout  = \RAM_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \RAM_inst|altsyncram_component|auto_generated|ram_block1a4~portadataout  = \RAM_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \RAM_inst|altsyncram_component|auto_generated|ram_block1a20~portadataout  = \RAM_inst|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];
assign \RAM_inst|altsyncram_component|auto_generated|ram_block1a22  = \RAM_inst|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [1];

assign \RAM_inst|altsyncram_component|auto_generated|ram_block1a14~portadataout  = \RAM_inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \RAM_inst|altsyncram_component|auto_generated|ram_block1a6~portadataout  = \RAM_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \arbiter_inst|ROM_data_out [0] = \ROM_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \arbiter_inst|ROM_data_out [7] = \ROM_inst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \arbiter_inst|ROM_data_out [6] = \ROM_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \arbiter_inst|ROM_data_out [5] = \ROM_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \arbiter_inst|ROM_data_out [4] = \ROM_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \arbiter_inst|ROM_data_out [3] = \ROM_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \arbiter_inst|ROM_data_out [2] = \ROM_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \arbiter_inst|ROM_data_out [1] = \ROM_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

// Location: FF_X23_Y16_N29
dffeas \CPU0|cpu01_inst|pc[14] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|pc[14]~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\CPU0|hold_s~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|pc [14]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|pc[14] .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|pc[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y17_N17
dffeas \CPU0|cpu01_inst|ea[8] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|ea[8]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\CPU0|hold_s~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|ea [8]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|ea[8] .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|ea[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y16_N25
dffeas \CPU0|cpu01_inst|pc[12] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|pc[12]~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\CPU0|hold_s~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|pc [12]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|pc[12] .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|pc[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y16_N9
dffeas \CPU0|cpu01_inst|pc[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|pc[4]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\CPU0|hold_s~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|pc [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|pc[4] .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|pc[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y21_N13
dffeas \multiHEX|frame_clk_inst|count[15] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\multiHEX|frame_clk_inst|count[15]~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multiHEX|frame_clk_inst|count [15]),
	.prn(vcc));
// synopsys translate_off
defparam \multiHEX|frame_clk_inst|count[15] .is_wysiwyg = "true";
defparam \multiHEX|frame_clk_inst|count[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y21_N11
dffeas \multiHEX|frame_clk_inst|count[14] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\multiHEX|frame_clk_inst|count[14]~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multiHEX|frame_clk_inst|count [14]),
	.prn(vcc));
// synopsys translate_off
defparam \multiHEX|frame_clk_inst|count[14] .is_wysiwyg = "true";
defparam \multiHEX|frame_clk_inst|count[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y21_N7
dffeas \multiHEX|frame_clk_inst|count[12] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\multiHEX|frame_clk_inst|count[12]~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multiHEX|frame_clk_inst|count [12]),
	.prn(vcc));
// synopsys translate_off
defparam \multiHEX|frame_clk_inst|count[12] .is_wysiwyg = "true";
defparam \multiHEX|frame_clk_inst|count[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y22_N31
dffeas \multiHEX|frame_clk_inst|count[8] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\multiHEX|frame_clk_inst|count[8]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multiHEX|frame_clk_inst|count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \multiHEX|frame_clk_inst|count[8] .is_wysiwyg = "true";
defparam \multiHEX|frame_clk_inst|count[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y22_N27
dffeas \multiHEX|frame_clk_inst|count[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\multiHEX|frame_clk_inst|count[6]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multiHEX|frame_clk_inst|count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \multiHEX|frame_clk_inst|count[6] .is_wysiwyg = "true";
defparam \multiHEX|frame_clk_inst|count[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y22_N23
dffeas \multiHEX|frame_clk_inst|count[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\multiHEX|frame_clk_inst|count[4]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multiHEX|frame_clk_inst|count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \multiHEX|frame_clk_inst|count[4] .is_wysiwyg = "true";
defparam \multiHEX|frame_clk_inst|count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y22_N22
cycloneive_lcell_comb \multiHEX|frame_clk_inst|count[4]~23 (
// Equation(s):
// \multiHEX|frame_clk_inst|count[4]~23_combout  = (\multiHEX|frame_clk_inst|count [4] & (!\multiHEX|frame_clk_inst|count[3]~22 )) # (!\multiHEX|frame_clk_inst|count [4] & ((\multiHEX|frame_clk_inst|count[3]~22 ) # (GND)))
// \multiHEX|frame_clk_inst|count[4]~24  = CARRY((!\multiHEX|frame_clk_inst|count[3]~22 ) # (!\multiHEX|frame_clk_inst|count [4]))

	.dataa(\multiHEX|frame_clk_inst|count [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\multiHEX|frame_clk_inst|count[3]~22 ),
	.combout(\multiHEX|frame_clk_inst|count[4]~23_combout ),
	.cout(\multiHEX|frame_clk_inst|count[4]~24 ));
// synopsys translate_off
defparam \multiHEX|frame_clk_inst|count[4]~23 .lut_mask = 16'h5A5F;
defparam \multiHEX|frame_clk_inst|count[4]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y22_N26
cycloneive_lcell_comb \multiHEX|frame_clk_inst|count[6]~27 (
// Equation(s):
// \multiHEX|frame_clk_inst|count[6]~27_combout  = (\multiHEX|frame_clk_inst|count [6] & (!\multiHEX|frame_clk_inst|count[5]~26 )) # (!\multiHEX|frame_clk_inst|count [6] & ((\multiHEX|frame_clk_inst|count[5]~26 ) # (GND)))
// \multiHEX|frame_clk_inst|count[6]~28  = CARRY((!\multiHEX|frame_clk_inst|count[5]~26 ) # (!\multiHEX|frame_clk_inst|count [6]))

	.dataa(\multiHEX|frame_clk_inst|count [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\multiHEX|frame_clk_inst|count[5]~26 ),
	.combout(\multiHEX|frame_clk_inst|count[6]~27_combout ),
	.cout(\multiHEX|frame_clk_inst|count[6]~28 ));
// synopsys translate_off
defparam \multiHEX|frame_clk_inst|count[6]~27 .lut_mask = 16'h5A5F;
defparam \multiHEX|frame_clk_inst|count[6]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y22_N30
cycloneive_lcell_comb \multiHEX|frame_clk_inst|count[8]~31 (
// Equation(s):
// \multiHEX|frame_clk_inst|count[8]~31_combout  = (\multiHEX|frame_clk_inst|count [8] & (!\multiHEX|frame_clk_inst|count[7]~30 )) # (!\multiHEX|frame_clk_inst|count [8] & ((\multiHEX|frame_clk_inst|count[7]~30 ) # (GND)))
// \multiHEX|frame_clk_inst|count[8]~32  = CARRY((!\multiHEX|frame_clk_inst|count[7]~30 ) # (!\multiHEX|frame_clk_inst|count [8]))

	.dataa(\multiHEX|frame_clk_inst|count [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\multiHEX|frame_clk_inst|count[7]~30 ),
	.combout(\multiHEX|frame_clk_inst|count[8]~31_combout ),
	.cout(\multiHEX|frame_clk_inst|count[8]~32 ));
// synopsys translate_off
defparam \multiHEX|frame_clk_inst|count[8]~31 .lut_mask = 16'h5A5F;
defparam \multiHEX|frame_clk_inst|count[8]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y21_N6
cycloneive_lcell_comb \multiHEX|frame_clk_inst|count[12]~39 (
// Equation(s):
// \multiHEX|frame_clk_inst|count[12]~39_combout  = (\multiHEX|frame_clk_inst|count [12] & (!\multiHEX|frame_clk_inst|count[11]~38 )) # (!\multiHEX|frame_clk_inst|count [12] & ((\multiHEX|frame_clk_inst|count[11]~38 ) # (GND)))
// \multiHEX|frame_clk_inst|count[12]~40  = CARRY((!\multiHEX|frame_clk_inst|count[11]~38 ) # (!\multiHEX|frame_clk_inst|count [12]))

	.dataa(\multiHEX|frame_clk_inst|count [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\multiHEX|frame_clk_inst|count[11]~38 ),
	.combout(\multiHEX|frame_clk_inst|count[12]~39_combout ),
	.cout(\multiHEX|frame_clk_inst|count[12]~40 ));
// synopsys translate_off
defparam \multiHEX|frame_clk_inst|count[12]~39 .lut_mask = 16'h5A5F;
defparam \multiHEX|frame_clk_inst|count[12]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y21_N10
cycloneive_lcell_comb \multiHEX|frame_clk_inst|count[14]~43 (
// Equation(s):
// \multiHEX|frame_clk_inst|count[14]~43_combout  = (\multiHEX|frame_clk_inst|count [14] & (!\multiHEX|frame_clk_inst|count[13]~42 )) # (!\multiHEX|frame_clk_inst|count [14] & ((\multiHEX|frame_clk_inst|count[13]~42 ) # (GND)))
// \multiHEX|frame_clk_inst|count[14]~44  = CARRY((!\multiHEX|frame_clk_inst|count[13]~42 ) # (!\multiHEX|frame_clk_inst|count [14]))

	.dataa(\multiHEX|frame_clk_inst|count [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\multiHEX|frame_clk_inst|count[13]~42 ),
	.combout(\multiHEX|frame_clk_inst|count[14]~43_combout ),
	.cout(\multiHEX|frame_clk_inst|count[14]~44 ));
// synopsys translate_off
defparam \multiHEX|frame_clk_inst|count[14]~43 .lut_mask = 16'h5A5F;
defparam \multiHEX|frame_clk_inst|count[14]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y21_N12
cycloneive_lcell_comb \multiHEX|frame_clk_inst|count[15]~45 (
// Equation(s):
// \multiHEX|frame_clk_inst|count[15]~45_combout  = (\multiHEX|frame_clk_inst|count [15] & (\multiHEX|frame_clk_inst|count[14]~44  $ (GND))) # (!\multiHEX|frame_clk_inst|count [15] & (!\multiHEX|frame_clk_inst|count[14]~44  & VCC))
// \multiHEX|frame_clk_inst|count[15]~46  = CARRY((\multiHEX|frame_clk_inst|count [15] & !\multiHEX|frame_clk_inst|count[14]~44 ))

	.dataa(\multiHEX|frame_clk_inst|count [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\multiHEX|frame_clk_inst|count[14]~44 ),
	.combout(\multiHEX|frame_clk_inst|count[15]~45_combout ),
	.cout(\multiHEX|frame_clk_inst|count[15]~46 ));
// synopsys translate_off
defparam \multiHEX|frame_clk_inst|count[15]~45 .lut_mask = 16'hA50A;
defparam \multiHEX|frame_clk_inst|count[15]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y17_N13
dffeas \VDG|line_count[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\VDG|line_count[0]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VDG|line_count[1]~18_combout ),
	.sload(gnd),
	.ena(\VDG|pixel_count[3]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|line_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|line_count[0] .is_wysiwyg = "true";
defparam \VDG|line_count[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y17_N23
dffeas \VDG|line_count[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\VDG|line_count[5]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VDG|line_count[1]~18_combout ),
	.sload(gnd),
	.ena(\VDG|pixel_count[3]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|line_count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|line_count[5] .is_wysiwyg = "true";
defparam \VDG|line_count[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N8
cycloneive_lcell_comb \CPU0|cpu01_inst|Add6~8 (
// Equation(s):
// \CPU0|cpu01_inst|Add6~8_combout  = ((\CPU0|cpu01_inst|Selector152~2_combout  $ (\CPU0|cpu01_inst|Selector160~0_combout  $ (\CPU0|cpu01_inst|Add6~7 )))) # (GND)
// \CPU0|cpu01_inst|Add6~9  = CARRY((\CPU0|cpu01_inst|Selector152~2_combout  & (\CPU0|cpu01_inst|Selector160~0_combout  & !\CPU0|cpu01_inst|Add6~7 )) # (!\CPU0|cpu01_inst|Selector152~2_combout  & ((\CPU0|cpu01_inst|Selector160~0_combout ) # 
// (!\CPU0|cpu01_inst|Add6~7 ))))

	.dataa(\CPU0|cpu01_inst|Selector152~2_combout ),
	.datab(\CPU0|cpu01_inst|Selector160~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU0|cpu01_inst|Add6~7 ),
	.combout(\CPU0|cpu01_inst|Add6~8_combout ),
	.cout(\CPU0|cpu01_inst|Add6~9 ));
// synopsys translate_off
defparam \CPU0|cpu01_inst|Add6~8 .lut_mask = 16'h964D;
defparam \CPU0|cpu01_inst|Add6~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N10
cycloneive_lcell_comb \CPU0|cpu01_inst|Add6~10 (
// Equation(s):
// \CPU0|cpu01_inst|Add6~10_combout  = (\CPU0|cpu01_inst|Selector159~0_combout  & ((\CPU0|cpu01_inst|Selector151~2_combout  & (!\CPU0|cpu01_inst|Add6~9 )) # (!\CPU0|cpu01_inst|Selector151~2_combout  & (\CPU0|cpu01_inst|Add6~9  & VCC)))) # 
// (!\CPU0|cpu01_inst|Selector159~0_combout  & ((\CPU0|cpu01_inst|Selector151~2_combout  & ((\CPU0|cpu01_inst|Add6~9 ) # (GND))) # (!\CPU0|cpu01_inst|Selector151~2_combout  & (!\CPU0|cpu01_inst|Add6~9 ))))
// \CPU0|cpu01_inst|Add6~11  = CARRY((\CPU0|cpu01_inst|Selector159~0_combout  & (\CPU0|cpu01_inst|Selector151~2_combout  & !\CPU0|cpu01_inst|Add6~9 )) # (!\CPU0|cpu01_inst|Selector159~0_combout  & ((\CPU0|cpu01_inst|Selector151~2_combout ) # 
// (!\CPU0|cpu01_inst|Add6~9 ))))

	.dataa(\CPU0|cpu01_inst|Selector159~0_combout ),
	.datab(\CPU0|cpu01_inst|Selector151~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU0|cpu01_inst|Add6~9 ),
	.combout(\CPU0|cpu01_inst|Add6~10_combout ),
	.cout(\CPU0|cpu01_inst|Add6~11 ));
// synopsys translate_off
defparam \CPU0|cpu01_inst|Add6~10 .lut_mask = 16'h694D;
defparam \CPU0|cpu01_inst|Add6~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N16
cycloneive_lcell_comb \CPU0|cpu01_inst|Add6~16 (
// Equation(s):
// \CPU0|cpu01_inst|Add6~16_combout  = ((\CPU0|cpu01_inst|right[8]~0_combout  $ (\CPU0|cpu01_inst|Selector148~combout  $ (\CPU0|cpu01_inst|Add6~15 )))) # (GND)
// \CPU0|cpu01_inst|Add6~17  = CARRY((\CPU0|cpu01_inst|right[8]~0_combout  & ((!\CPU0|cpu01_inst|Add6~15 ) # (!\CPU0|cpu01_inst|Selector148~combout ))) # (!\CPU0|cpu01_inst|right[8]~0_combout  & (!\CPU0|cpu01_inst|Selector148~combout  & 
// !\CPU0|cpu01_inst|Add6~15 )))

	.dataa(\CPU0|cpu01_inst|right[8]~0_combout ),
	.datab(\CPU0|cpu01_inst|Selector148~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU0|cpu01_inst|Add6~15 ),
	.combout(\CPU0|cpu01_inst|Add6~16_combout ),
	.cout(\CPU0|cpu01_inst|Add6~17 ));
// synopsys translate_off
defparam \CPU0|cpu01_inst|Add6~16 .lut_mask = 16'h962B;
defparam \CPU0|cpu01_inst|Add6~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N6
cycloneive_lcell_comb \CPU0|cpu01_inst|Add7~4 (
// Equation(s):
// \CPU0|cpu01_inst|Add7~4_combout  = (\CPU0|cpu01_inst|Selector153~2_combout  & (\CPU0|cpu01_inst|Add7~3  $ (GND))) # (!\CPU0|cpu01_inst|Selector153~2_combout  & (!\CPU0|cpu01_inst|Add7~3  & VCC))
// \CPU0|cpu01_inst|Add7~5  = CARRY((\CPU0|cpu01_inst|Selector153~2_combout  & !\CPU0|cpu01_inst|Add7~3 ))

	.dataa(gnd),
	.datab(\CPU0|cpu01_inst|Selector153~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU0|cpu01_inst|Add7~3 ),
	.combout(\CPU0|cpu01_inst|Add7~4_combout ),
	.cout(\CPU0|cpu01_inst|Add7~5 ));
// synopsys translate_off
defparam \CPU0|cpu01_inst|Add7~4 .lut_mask = 16'hC30C;
defparam \CPU0|cpu01_inst|Add7~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N10
cycloneive_lcell_comb \CPU0|cpu01_inst|Add7~8 (
// Equation(s):
// \CPU0|cpu01_inst|Add7~8_combout  = ((\CPU0|cpu01_inst|Selector151~2_combout  $ (\CPU0|cpu01_inst|daa_reg[6]~1_combout  $ (!\CPU0|cpu01_inst|Add7~7 )))) # (GND)
// \CPU0|cpu01_inst|Add7~9  = CARRY((\CPU0|cpu01_inst|Selector151~2_combout  & ((\CPU0|cpu01_inst|daa_reg[6]~1_combout ) # (!\CPU0|cpu01_inst|Add7~7 ))) # (!\CPU0|cpu01_inst|Selector151~2_combout  & (\CPU0|cpu01_inst|daa_reg[6]~1_combout  & 
// !\CPU0|cpu01_inst|Add7~7 )))

	.dataa(\CPU0|cpu01_inst|Selector151~2_combout ),
	.datab(\CPU0|cpu01_inst|daa_reg[6]~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU0|cpu01_inst|Add7~7 ),
	.combout(\CPU0|cpu01_inst|Add7~8_combout ),
	.cout(\CPU0|cpu01_inst|Add7~9 ));
// synopsys translate_off
defparam \CPU0|cpu01_inst|Add7~8 .lut_mask = 16'h698E;
defparam \CPU0|cpu01_inst|Add7~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N12
cycloneive_lcell_comb \CPU0|cpu01_inst|Add7~10 (
// Equation(s):
// \CPU0|cpu01_inst|Add7~10_combout  = (\CPU0|cpu01_inst|Selector150~2_combout  & ((\CPU0|cpu01_inst|daa_reg[6]~1_combout  & (\CPU0|cpu01_inst|Add7~9  & VCC)) # (!\CPU0|cpu01_inst|daa_reg[6]~1_combout  & (!\CPU0|cpu01_inst|Add7~9 )))) # 
// (!\CPU0|cpu01_inst|Selector150~2_combout  & ((\CPU0|cpu01_inst|daa_reg[6]~1_combout  & (!\CPU0|cpu01_inst|Add7~9 )) # (!\CPU0|cpu01_inst|daa_reg[6]~1_combout  & ((\CPU0|cpu01_inst|Add7~9 ) # (GND)))))
// \CPU0|cpu01_inst|Add7~11  = CARRY((\CPU0|cpu01_inst|Selector150~2_combout  & (!\CPU0|cpu01_inst|daa_reg[6]~1_combout  & !\CPU0|cpu01_inst|Add7~9 )) # (!\CPU0|cpu01_inst|Selector150~2_combout  & ((!\CPU0|cpu01_inst|Add7~9 ) # 
// (!\CPU0|cpu01_inst|daa_reg[6]~1_combout ))))

	.dataa(\CPU0|cpu01_inst|Selector150~2_combout ),
	.datab(\CPU0|cpu01_inst|daa_reg[6]~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU0|cpu01_inst|Add7~9 ),
	.combout(\CPU0|cpu01_inst|Add7~10_combout ),
	.cout(\CPU0|cpu01_inst|Add7~11 ));
// synopsys translate_off
defparam \CPU0|cpu01_inst|Add7~10 .lut_mask = 16'h9617;
defparam \CPU0|cpu01_inst|Add7~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N14
cycloneive_lcell_comb \CPU0|cpu01_inst|Add7~12 (
// Equation(s):
// \CPU0|cpu01_inst|Add7~12_combout  = (\CPU0|cpu01_inst|Selector149~2_combout  & (\CPU0|cpu01_inst|Add7~11  $ (GND))) # (!\CPU0|cpu01_inst|Selector149~2_combout  & (!\CPU0|cpu01_inst|Add7~11  & VCC))
// \CPU0|cpu01_inst|Add7~13  = CARRY((\CPU0|cpu01_inst|Selector149~2_combout  & !\CPU0|cpu01_inst|Add7~11 ))

	.dataa(\CPU0|cpu01_inst|Selector149~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU0|cpu01_inst|Add7~11 ),
	.combout(\CPU0|cpu01_inst|Add7~12_combout ),
	.cout(\CPU0|cpu01_inst|Add7~13 ));
// synopsys translate_off
defparam \CPU0|cpu01_inst|Add7~12 .lut_mask = 16'hA50A;
defparam \CPU0|cpu01_inst|Add7~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N18
cycloneive_lcell_comb \CPU0|cpu01_inst|Add2~2 (
// Equation(s):
// \CPU0|cpu01_inst|Add2~2_combout  = (\CPU0|cpu01_inst|Selector156~2_combout  & ((\CPU0|cpu01_inst|Selector164~1_combout  & (\CPU0|cpu01_inst|Add2~1_cout  & VCC)) # (!\CPU0|cpu01_inst|Selector164~1_combout  & (!\CPU0|cpu01_inst|Add2~1_cout )))) # 
// (!\CPU0|cpu01_inst|Selector156~2_combout  & ((\CPU0|cpu01_inst|Selector164~1_combout  & (!\CPU0|cpu01_inst|Add2~1_cout )) # (!\CPU0|cpu01_inst|Selector164~1_combout  & ((\CPU0|cpu01_inst|Add2~1_cout ) # (GND)))))
// \CPU0|cpu01_inst|Add2~3  = CARRY((\CPU0|cpu01_inst|Selector156~2_combout  & (!\CPU0|cpu01_inst|Selector164~1_combout  & !\CPU0|cpu01_inst|Add2~1_cout )) # (!\CPU0|cpu01_inst|Selector156~2_combout  & ((!\CPU0|cpu01_inst|Add2~1_cout ) # 
// (!\CPU0|cpu01_inst|Selector164~1_combout ))))

	.dataa(\CPU0|cpu01_inst|Selector156~2_combout ),
	.datab(\CPU0|cpu01_inst|Selector164~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU0|cpu01_inst|Add2~1_cout ),
	.combout(\CPU0|cpu01_inst|Add2~2_combout ),
	.cout(\CPU0|cpu01_inst|Add2~3 ));
// synopsys translate_off
defparam \CPU0|cpu01_inst|Add2~2 .lut_mask = 16'h9617;
defparam \CPU0|cpu01_inst|Add2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N22
cycloneive_lcell_comb \CPU0|cpu01_inst|Add2~6 (
// Equation(s):
// \CPU0|cpu01_inst|Add2~6_combout  = (\CPU0|cpu01_inst|Selector154~2_combout  & ((\CPU0|cpu01_inst|Selector162~0_combout  & (\CPU0|cpu01_inst|Add2~5  & VCC)) # (!\CPU0|cpu01_inst|Selector162~0_combout  & (!\CPU0|cpu01_inst|Add2~5 )))) # 
// (!\CPU0|cpu01_inst|Selector154~2_combout  & ((\CPU0|cpu01_inst|Selector162~0_combout  & (!\CPU0|cpu01_inst|Add2~5 )) # (!\CPU0|cpu01_inst|Selector162~0_combout  & ((\CPU0|cpu01_inst|Add2~5 ) # (GND)))))
// \CPU0|cpu01_inst|Add2~7  = CARRY((\CPU0|cpu01_inst|Selector154~2_combout  & (!\CPU0|cpu01_inst|Selector162~0_combout  & !\CPU0|cpu01_inst|Add2~5 )) # (!\CPU0|cpu01_inst|Selector154~2_combout  & ((!\CPU0|cpu01_inst|Add2~5 ) # 
// (!\CPU0|cpu01_inst|Selector162~0_combout ))))

	.dataa(\CPU0|cpu01_inst|Selector154~2_combout ),
	.datab(\CPU0|cpu01_inst|Selector162~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU0|cpu01_inst|Add2~5 ),
	.combout(\CPU0|cpu01_inst|Add2~6_combout ),
	.cout(\CPU0|cpu01_inst|Add2~7 ));
// synopsys translate_off
defparam \CPU0|cpu01_inst|Add2~6 .lut_mask = 16'h9617;
defparam \CPU0|cpu01_inst|Add2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N28
cycloneive_lcell_comb \CPU0|cpu01_inst|Add2~12 (
// Equation(s):
// \CPU0|cpu01_inst|Add2~12_combout  = ((\CPU0|cpu01_inst|Selector159~0_combout  $ (\CPU0|cpu01_inst|Selector151~2_combout  $ (!\CPU0|cpu01_inst|Add2~11 )))) # (GND)
// \CPU0|cpu01_inst|Add2~13  = CARRY((\CPU0|cpu01_inst|Selector159~0_combout  & ((\CPU0|cpu01_inst|Selector151~2_combout ) # (!\CPU0|cpu01_inst|Add2~11 ))) # (!\CPU0|cpu01_inst|Selector159~0_combout  & (\CPU0|cpu01_inst|Selector151~2_combout  & 
// !\CPU0|cpu01_inst|Add2~11 )))

	.dataa(\CPU0|cpu01_inst|Selector159~0_combout ),
	.datab(\CPU0|cpu01_inst|Selector151~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU0|cpu01_inst|Add2~11 ),
	.combout(\CPU0|cpu01_inst|Add2~12_combout ),
	.cout(\CPU0|cpu01_inst|Add2~13 ));
// synopsys translate_off
defparam \CPU0|cpu01_inst|Add2~12 .lut_mask = 16'h698E;
defparam \CPU0|cpu01_inst|Add2~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N20
cycloneive_lcell_comb \CPU0|cpu01_inst|Add4~4 (
// Equation(s):
// \CPU0|cpu01_inst|Add4~4_combout  = ((\CPU0|cpu01_inst|Selector163~0_combout  $ (\CPU0|cpu01_inst|Selector155~2_combout  $ (\CPU0|cpu01_inst|Add4~3 )))) # (GND)
// \CPU0|cpu01_inst|Add4~5  = CARRY((\CPU0|cpu01_inst|Selector163~0_combout  & (\CPU0|cpu01_inst|Selector155~2_combout  & !\CPU0|cpu01_inst|Add4~3 )) # (!\CPU0|cpu01_inst|Selector163~0_combout  & ((\CPU0|cpu01_inst|Selector155~2_combout ) # 
// (!\CPU0|cpu01_inst|Add4~3 ))))

	.dataa(\CPU0|cpu01_inst|Selector163~0_combout ),
	.datab(\CPU0|cpu01_inst|Selector155~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU0|cpu01_inst|Add4~3 ),
	.combout(\CPU0|cpu01_inst|Add4~4_combout ),
	.cout(\CPU0|cpu01_inst|Add4~5 ));
// synopsys translate_off
defparam \CPU0|cpu01_inst|Add4~4 .lut_mask = 16'h964D;
defparam \CPU0|cpu01_inst|Add4~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N22
cycloneive_lcell_comb \CPU0|cpu01_inst|Add4~6 (
// Equation(s):
// \CPU0|cpu01_inst|Add4~6_combout  = (\CPU0|cpu01_inst|Selector162~0_combout  & ((\CPU0|cpu01_inst|Selector154~2_combout  & (!\CPU0|cpu01_inst|Add4~5 )) # (!\CPU0|cpu01_inst|Selector154~2_combout  & ((\CPU0|cpu01_inst|Add4~5 ) # (GND))))) # 
// (!\CPU0|cpu01_inst|Selector162~0_combout  & ((\CPU0|cpu01_inst|Selector154~2_combout  & (\CPU0|cpu01_inst|Add4~5  & VCC)) # (!\CPU0|cpu01_inst|Selector154~2_combout  & (!\CPU0|cpu01_inst|Add4~5 ))))
// \CPU0|cpu01_inst|Add4~7  = CARRY((\CPU0|cpu01_inst|Selector162~0_combout  & ((!\CPU0|cpu01_inst|Add4~5 ) # (!\CPU0|cpu01_inst|Selector154~2_combout ))) # (!\CPU0|cpu01_inst|Selector162~0_combout  & (!\CPU0|cpu01_inst|Selector154~2_combout  & 
// !\CPU0|cpu01_inst|Add4~5 )))

	.dataa(\CPU0|cpu01_inst|Selector162~0_combout ),
	.datab(\CPU0|cpu01_inst|Selector154~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU0|cpu01_inst|Add4~5 ),
	.combout(\CPU0|cpu01_inst|Add4~6_combout ),
	.cout(\CPU0|cpu01_inst|Add4~7 ));
// synopsys translate_off
defparam \CPU0|cpu01_inst|Add4~6 .lut_mask = 16'h692B;
defparam \CPU0|cpu01_inst|Add4~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N24
cycloneive_lcell_comb \CPU0|cpu01_inst|Add4~8 (
// Equation(s):
// \CPU0|cpu01_inst|Add4~8_combout  = ((\CPU0|cpu01_inst|Selector153~2_combout  $ (\CPU0|cpu01_inst|Selector161~0_combout  $ (\CPU0|cpu01_inst|Add4~7 )))) # (GND)
// \CPU0|cpu01_inst|Add4~9  = CARRY((\CPU0|cpu01_inst|Selector153~2_combout  & ((!\CPU0|cpu01_inst|Add4~7 ) # (!\CPU0|cpu01_inst|Selector161~0_combout ))) # (!\CPU0|cpu01_inst|Selector153~2_combout  & (!\CPU0|cpu01_inst|Selector161~0_combout  & 
// !\CPU0|cpu01_inst|Add4~7 )))

	.dataa(\CPU0|cpu01_inst|Selector153~2_combout ),
	.datab(\CPU0|cpu01_inst|Selector161~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU0|cpu01_inst|Add4~7 ),
	.combout(\CPU0|cpu01_inst|Add4~8_combout ),
	.cout(\CPU0|cpu01_inst|Add4~9 ));
// synopsys translate_off
defparam \CPU0|cpu01_inst|Add4~8 .lut_mask = 16'h962B;
defparam \CPU0|cpu01_inst|Add4~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N28
cycloneive_lcell_comb \CPU0|cpu01_inst|Add4~12 (
// Equation(s):
// \CPU0|cpu01_inst|Add4~12_combout  = ((\CPU0|cpu01_inst|Selector151~2_combout  $ (\CPU0|cpu01_inst|Selector159~0_combout  $ (\CPU0|cpu01_inst|Add4~11 )))) # (GND)
// \CPU0|cpu01_inst|Add4~13  = CARRY((\CPU0|cpu01_inst|Selector151~2_combout  & ((!\CPU0|cpu01_inst|Add4~11 ) # (!\CPU0|cpu01_inst|Selector159~0_combout ))) # (!\CPU0|cpu01_inst|Selector151~2_combout  & (!\CPU0|cpu01_inst|Selector159~0_combout  & 
// !\CPU0|cpu01_inst|Add4~11 )))

	.dataa(\CPU0|cpu01_inst|Selector151~2_combout ),
	.datab(\CPU0|cpu01_inst|Selector159~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU0|cpu01_inst|Add4~11 ),
	.combout(\CPU0|cpu01_inst|Add4~12_combout ),
	.cout(\CPU0|cpu01_inst|Add4~13 ));
// synopsys translate_off
defparam \CPU0|cpu01_inst|Add4~12 .lut_mask = 16'h962B;
defparam \CPU0|cpu01_inst|Add4~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N20
cycloneive_lcell_comb \CPU0|cpu01_inst|Add7~18 (
// Equation(s):
// \CPU0|cpu01_inst|Add7~18_combout  = (\CPU0|cpu01_inst|Selector146~combout  & (!\CPU0|cpu01_inst|Add7~17 )) # (!\CPU0|cpu01_inst|Selector146~combout  & ((\CPU0|cpu01_inst|Add7~17 ) # (GND)))
// \CPU0|cpu01_inst|Add7~19  = CARRY((!\CPU0|cpu01_inst|Add7~17 ) # (!\CPU0|cpu01_inst|Selector146~combout ))

	.dataa(\CPU0|cpu01_inst|Selector146~combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU0|cpu01_inst|Add7~17 ),
	.combout(\CPU0|cpu01_inst|Add7~18_combout ),
	.cout(\CPU0|cpu01_inst|Add7~19 ));
// synopsys translate_off
defparam \CPU0|cpu01_inst|Add7~18 .lut_mask = 16'h5A5F;
defparam \CPU0|cpu01_inst|Add7~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N22
cycloneive_lcell_comb \CPU0|cpu01_inst|Add7~20 (
// Equation(s):
// \CPU0|cpu01_inst|Add7~20_combout  = (\CPU0|cpu01_inst|Selector145~combout  & (\CPU0|cpu01_inst|Add7~19  $ (GND))) # (!\CPU0|cpu01_inst|Selector145~combout  & (!\CPU0|cpu01_inst|Add7~19  & VCC))
// \CPU0|cpu01_inst|Add7~21  = CARRY((\CPU0|cpu01_inst|Selector145~combout  & !\CPU0|cpu01_inst|Add7~19 ))

	.dataa(\CPU0|cpu01_inst|Selector145~combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU0|cpu01_inst|Add7~19 ),
	.combout(\CPU0|cpu01_inst|Add7~20_combout ),
	.cout(\CPU0|cpu01_inst|Add7~21 ));
// synopsys translate_off
defparam \CPU0|cpu01_inst|Add7~20 .lut_mask = 16'hA50A;
defparam \CPU0|cpu01_inst|Add7~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N24
cycloneive_lcell_comb \CPU0|cpu01_inst|Add7~22 (
// Equation(s):
// \CPU0|cpu01_inst|Add7~22_combout  = (\CPU0|cpu01_inst|Selector144~combout  & (!\CPU0|cpu01_inst|Add7~21 )) # (!\CPU0|cpu01_inst|Selector144~combout  & ((\CPU0|cpu01_inst|Add7~21 ) # (GND)))
// \CPU0|cpu01_inst|Add7~23  = CARRY((!\CPU0|cpu01_inst|Add7~21 ) # (!\CPU0|cpu01_inst|Selector144~combout ))

	.dataa(\CPU0|cpu01_inst|Selector144~combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU0|cpu01_inst|Add7~21 ),
	.combout(\CPU0|cpu01_inst|Add7~22_combout ),
	.cout(\CPU0|cpu01_inst|Add7~23 ));
// synopsys translate_off
defparam \CPU0|cpu01_inst|Add7~22 .lut_mask = 16'h5A5F;
defparam \CPU0|cpu01_inst|Add7~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N26
cycloneive_lcell_comb \CPU0|cpu01_inst|Add7~24 (
// Equation(s):
// \CPU0|cpu01_inst|Add7~24_combout  = (\CPU0|cpu01_inst|Selector143~combout  & (\CPU0|cpu01_inst|Add7~23  $ (GND))) # (!\CPU0|cpu01_inst|Selector143~combout  & (!\CPU0|cpu01_inst|Add7~23  & VCC))
// \CPU0|cpu01_inst|Add7~25  = CARRY((\CPU0|cpu01_inst|Selector143~combout  & !\CPU0|cpu01_inst|Add7~23 ))

	.dataa(gnd),
	.datab(\CPU0|cpu01_inst|Selector143~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU0|cpu01_inst|Add7~23 ),
	.combout(\CPU0|cpu01_inst|Add7~24_combout ),
	.cout(\CPU0|cpu01_inst|Add7~25 ));
// synopsys translate_off
defparam \CPU0|cpu01_inst|Add7~24 .lut_mask = 16'hC30C;
defparam \CPU0|cpu01_inst|Add7~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N18
cycloneive_lcell_comb \CPU0|cpu01_inst|Add6~18 (
// Equation(s):
// \CPU0|cpu01_inst|Add6~18_combout  = (\CPU0|cpu01_inst|Selector147~combout  & ((\CPU0|cpu01_inst|right[9]~7_combout  & (!\CPU0|cpu01_inst|Add6~17 )) # (!\CPU0|cpu01_inst|right[9]~7_combout  & ((\CPU0|cpu01_inst|Add6~17 ) # (GND))))) # 
// (!\CPU0|cpu01_inst|Selector147~combout  & ((\CPU0|cpu01_inst|right[9]~7_combout  & (\CPU0|cpu01_inst|Add6~17  & VCC)) # (!\CPU0|cpu01_inst|right[9]~7_combout  & (!\CPU0|cpu01_inst|Add6~17 ))))
// \CPU0|cpu01_inst|Add6~19  = CARRY((\CPU0|cpu01_inst|Selector147~combout  & ((!\CPU0|cpu01_inst|Add6~17 ) # (!\CPU0|cpu01_inst|right[9]~7_combout ))) # (!\CPU0|cpu01_inst|Selector147~combout  & (!\CPU0|cpu01_inst|right[9]~7_combout  & 
// !\CPU0|cpu01_inst|Add6~17 )))

	.dataa(\CPU0|cpu01_inst|Selector147~combout ),
	.datab(\CPU0|cpu01_inst|right[9]~7_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU0|cpu01_inst|Add6~17 ),
	.combout(\CPU0|cpu01_inst|Add6~18_combout ),
	.cout(\CPU0|cpu01_inst|Add6~19 ));
// synopsys translate_off
defparam \CPU0|cpu01_inst|Add6~18 .lut_mask = 16'h692B;
defparam \CPU0|cpu01_inst|Add6~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N20
cycloneive_lcell_comb \CPU0|cpu01_inst|Add6~20 (
// Equation(s):
// \CPU0|cpu01_inst|Add6~20_combout  = ((\CPU0|cpu01_inst|Selector146~combout  $ (\CPU0|cpu01_inst|right[10]~6_combout  $ (\CPU0|cpu01_inst|Add6~19 )))) # (GND)
// \CPU0|cpu01_inst|Add6~21  = CARRY((\CPU0|cpu01_inst|Selector146~combout  & (\CPU0|cpu01_inst|right[10]~6_combout  & !\CPU0|cpu01_inst|Add6~19 )) # (!\CPU0|cpu01_inst|Selector146~combout  & ((\CPU0|cpu01_inst|right[10]~6_combout ) # 
// (!\CPU0|cpu01_inst|Add6~19 ))))

	.dataa(\CPU0|cpu01_inst|Selector146~combout ),
	.datab(\CPU0|cpu01_inst|right[10]~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU0|cpu01_inst|Add6~19 ),
	.combout(\CPU0|cpu01_inst|Add6~20_combout ),
	.cout(\CPU0|cpu01_inst|Add6~21 ));
// synopsys translate_off
defparam \CPU0|cpu01_inst|Add6~20 .lut_mask = 16'h964D;
defparam \CPU0|cpu01_inst|Add6~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N22
cycloneive_lcell_comb \CPU0|cpu01_inst|Add6~22 (
// Equation(s):
// \CPU0|cpu01_inst|Add6~22_combout  = (\CPU0|cpu01_inst|right[11]~5_combout  & ((\CPU0|cpu01_inst|Selector145~combout  & (!\CPU0|cpu01_inst|Add6~21 )) # (!\CPU0|cpu01_inst|Selector145~combout  & (\CPU0|cpu01_inst|Add6~21  & VCC)))) # 
// (!\CPU0|cpu01_inst|right[11]~5_combout  & ((\CPU0|cpu01_inst|Selector145~combout  & ((\CPU0|cpu01_inst|Add6~21 ) # (GND))) # (!\CPU0|cpu01_inst|Selector145~combout  & (!\CPU0|cpu01_inst|Add6~21 ))))
// \CPU0|cpu01_inst|Add6~23  = CARRY((\CPU0|cpu01_inst|right[11]~5_combout  & (\CPU0|cpu01_inst|Selector145~combout  & !\CPU0|cpu01_inst|Add6~21 )) # (!\CPU0|cpu01_inst|right[11]~5_combout  & ((\CPU0|cpu01_inst|Selector145~combout ) # 
// (!\CPU0|cpu01_inst|Add6~21 ))))

	.dataa(\CPU0|cpu01_inst|right[11]~5_combout ),
	.datab(\CPU0|cpu01_inst|Selector145~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU0|cpu01_inst|Add6~21 ),
	.combout(\CPU0|cpu01_inst|Add6~22_combout ),
	.cout(\CPU0|cpu01_inst|Add6~23 ));
// synopsys translate_off
defparam \CPU0|cpu01_inst|Add6~22 .lut_mask = 16'h694D;
defparam \CPU0|cpu01_inst|Add6~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N24
cycloneive_lcell_comb \CPU0|cpu01_inst|Add6~24 (
// Equation(s):
// \CPU0|cpu01_inst|Add6~24_combout  = ((\CPU0|cpu01_inst|right[12]~4_combout  $ (\CPU0|cpu01_inst|Selector144~combout  $ (\CPU0|cpu01_inst|Add6~23 )))) # (GND)
// \CPU0|cpu01_inst|Add6~25  = CARRY((\CPU0|cpu01_inst|right[12]~4_combout  & ((!\CPU0|cpu01_inst|Add6~23 ) # (!\CPU0|cpu01_inst|Selector144~combout ))) # (!\CPU0|cpu01_inst|right[12]~4_combout  & (!\CPU0|cpu01_inst|Selector144~combout  & 
// !\CPU0|cpu01_inst|Add6~23 )))

	.dataa(\CPU0|cpu01_inst|right[12]~4_combout ),
	.datab(\CPU0|cpu01_inst|Selector144~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU0|cpu01_inst|Add6~23 ),
	.combout(\CPU0|cpu01_inst|Add6~24_combout ),
	.cout(\CPU0|cpu01_inst|Add6~25 ));
// synopsys translate_off
defparam \CPU0|cpu01_inst|Add6~24 .lut_mask = 16'h962B;
defparam \CPU0|cpu01_inst|Add6~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N26
cycloneive_lcell_comb \CPU0|cpu01_inst|Add6~26 (
// Equation(s):
// \CPU0|cpu01_inst|Add6~26_combout  = (\CPU0|cpu01_inst|right[13]~3_combout  & ((\CPU0|cpu01_inst|Selector143~combout  & (!\CPU0|cpu01_inst|Add6~25 )) # (!\CPU0|cpu01_inst|Selector143~combout  & (\CPU0|cpu01_inst|Add6~25  & VCC)))) # 
// (!\CPU0|cpu01_inst|right[13]~3_combout  & ((\CPU0|cpu01_inst|Selector143~combout  & ((\CPU0|cpu01_inst|Add6~25 ) # (GND))) # (!\CPU0|cpu01_inst|Selector143~combout  & (!\CPU0|cpu01_inst|Add6~25 ))))
// \CPU0|cpu01_inst|Add6~27  = CARRY((\CPU0|cpu01_inst|right[13]~3_combout  & (\CPU0|cpu01_inst|Selector143~combout  & !\CPU0|cpu01_inst|Add6~25 )) # (!\CPU0|cpu01_inst|right[13]~3_combout  & ((\CPU0|cpu01_inst|Selector143~combout ) # 
// (!\CPU0|cpu01_inst|Add6~25 ))))

	.dataa(\CPU0|cpu01_inst|right[13]~3_combout ),
	.datab(\CPU0|cpu01_inst|Selector143~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU0|cpu01_inst|Add6~25 ),
	.combout(\CPU0|cpu01_inst|Add6~26_combout ),
	.cout(\CPU0|cpu01_inst|Add6~27 ));
// synopsys translate_off
defparam \CPU0|cpu01_inst|Add6~26 .lut_mask = 16'h694D;
defparam \CPU0|cpu01_inst|Add6~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N28
cycloneive_lcell_comb \CPU0|cpu01_inst|Add6~28 (
// Equation(s):
// \CPU0|cpu01_inst|Add6~28_combout  = ((\CPU0|cpu01_inst|right[14]~2_combout  $ (\CPU0|cpu01_inst|Selector142~combout  $ (\CPU0|cpu01_inst|Add6~27 )))) # (GND)
// \CPU0|cpu01_inst|Add6~29  = CARRY((\CPU0|cpu01_inst|right[14]~2_combout  & ((!\CPU0|cpu01_inst|Add6~27 ) # (!\CPU0|cpu01_inst|Selector142~combout ))) # (!\CPU0|cpu01_inst|right[14]~2_combout  & (!\CPU0|cpu01_inst|Selector142~combout  & 
// !\CPU0|cpu01_inst|Add6~27 )))

	.dataa(\CPU0|cpu01_inst|right[14]~2_combout ),
	.datab(\CPU0|cpu01_inst|Selector142~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU0|cpu01_inst|Add6~27 ),
	.combout(\CPU0|cpu01_inst|Add6~28_combout ),
	.cout(\CPU0|cpu01_inst|Add6~29 ));
// synopsys translate_off
defparam \CPU0|cpu01_inst|Add6~28 .lut_mask = 16'h962B;
defparam \CPU0|cpu01_inst|Add6~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N30
cycloneive_lcell_comb \CPU0|cpu01_inst|Add6~30 (
// Equation(s):
// \CPU0|cpu01_inst|Add6~30_combout  = \CPU0|cpu01_inst|Selector141~combout  $ (\CPU0|cpu01_inst|Add6~29  $ (!\CPU0|cpu01_inst|right[15]~1_combout ))

	.dataa(gnd),
	.datab(\CPU0|cpu01_inst|Selector141~combout ),
	.datac(gnd),
	.datad(\CPU0|cpu01_inst|right[15]~1_combout ),
	.cin(\CPU0|cpu01_inst|Add6~29 ),
	.combout(\CPU0|cpu01_inst|Add6~30_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Add6~30 .lut_mask = 16'h3CC3;
defparam \CPU0|cpu01_inst|Add6~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N8
cycloneive_lcell_comb \CPU0|cpu01_inst|Add2~24 (
// Equation(s):
// \CPU0|cpu01_inst|Add2~24_combout  = ((\CPU0|cpu01_inst|right[11]~5_combout  $ (\CPU0|cpu01_inst|Selector145~combout  $ (!\CPU0|cpu01_inst|Add2~23 )))) # (GND)
// \CPU0|cpu01_inst|Add2~25  = CARRY((\CPU0|cpu01_inst|right[11]~5_combout  & ((\CPU0|cpu01_inst|Selector145~combout ) # (!\CPU0|cpu01_inst|Add2~23 ))) # (!\CPU0|cpu01_inst|right[11]~5_combout  & (\CPU0|cpu01_inst|Selector145~combout  & 
// !\CPU0|cpu01_inst|Add2~23 )))

	.dataa(\CPU0|cpu01_inst|right[11]~5_combout ),
	.datab(\CPU0|cpu01_inst|Selector145~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU0|cpu01_inst|Add2~23 ),
	.combout(\CPU0|cpu01_inst|Add2~24_combout ),
	.cout(\CPU0|cpu01_inst|Add2~25 ));
// synopsys translate_off
defparam \CPU0|cpu01_inst|Add2~24 .lut_mask = 16'h698E;
defparam \CPU0|cpu01_inst|Add2~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N10
cycloneive_lcell_comb \CPU0|cpu01_inst|Add2~26 (
// Equation(s):
// \CPU0|cpu01_inst|Add2~26_combout  = (\CPU0|cpu01_inst|Selector144~combout  & ((\CPU0|cpu01_inst|right[12]~4_combout  & (\CPU0|cpu01_inst|Add2~25  & VCC)) # (!\CPU0|cpu01_inst|right[12]~4_combout  & (!\CPU0|cpu01_inst|Add2~25 )))) # 
// (!\CPU0|cpu01_inst|Selector144~combout  & ((\CPU0|cpu01_inst|right[12]~4_combout  & (!\CPU0|cpu01_inst|Add2~25 )) # (!\CPU0|cpu01_inst|right[12]~4_combout  & ((\CPU0|cpu01_inst|Add2~25 ) # (GND)))))
// \CPU0|cpu01_inst|Add2~27  = CARRY((\CPU0|cpu01_inst|Selector144~combout  & (!\CPU0|cpu01_inst|right[12]~4_combout  & !\CPU0|cpu01_inst|Add2~25 )) # (!\CPU0|cpu01_inst|Selector144~combout  & ((!\CPU0|cpu01_inst|Add2~25 ) # 
// (!\CPU0|cpu01_inst|right[12]~4_combout ))))

	.dataa(\CPU0|cpu01_inst|Selector144~combout ),
	.datab(\CPU0|cpu01_inst|right[12]~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU0|cpu01_inst|Add2~25 ),
	.combout(\CPU0|cpu01_inst|Add2~26_combout ),
	.cout(\CPU0|cpu01_inst|Add2~27 ));
// synopsys translate_off
defparam \CPU0|cpu01_inst|Add2~26 .lut_mask = 16'h9617;
defparam \CPU0|cpu01_inst|Add2~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N12
cycloneive_lcell_comb \CPU0|cpu01_inst|Add2~28 (
// Equation(s):
// \CPU0|cpu01_inst|Add2~28_combout  = ((\CPU0|cpu01_inst|Selector143~combout  $ (\CPU0|cpu01_inst|right[13]~3_combout  $ (!\CPU0|cpu01_inst|Add2~27 )))) # (GND)
// \CPU0|cpu01_inst|Add2~29  = CARRY((\CPU0|cpu01_inst|Selector143~combout  & ((\CPU0|cpu01_inst|right[13]~3_combout ) # (!\CPU0|cpu01_inst|Add2~27 ))) # (!\CPU0|cpu01_inst|Selector143~combout  & (\CPU0|cpu01_inst|right[13]~3_combout  & 
// !\CPU0|cpu01_inst|Add2~27 )))

	.dataa(\CPU0|cpu01_inst|Selector143~combout ),
	.datab(\CPU0|cpu01_inst|right[13]~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU0|cpu01_inst|Add2~27 ),
	.combout(\CPU0|cpu01_inst|Add2~28_combout ),
	.cout(\CPU0|cpu01_inst|Add2~29 ));
// synopsys translate_off
defparam \CPU0|cpu01_inst|Add2~28 .lut_mask = 16'h698E;
defparam \CPU0|cpu01_inst|Add2~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N14
cycloneive_lcell_comb \CPU0|cpu01_inst|Add2~30 (
// Equation(s):
// \CPU0|cpu01_inst|Add2~30_combout  = (\CPU0|cpu01_inst|Selector142~combout  & ((\CPU0|cpu01_inst|right[14]~2_combout  & (\CPU0|cpu01_inst|Add2~29  & VCC)) # (!\CPU0|cpu01_inst|right[14]~2_combout  & (!\CPU0|cpu01_inst|Add2~29 )))) # 
// (!\CPU0|cpu01_inst|Selector142~combout  & ((\CPU0|cpu01_inst|right[14]~2_combout  & (!\CPU0|cpu01_inst|Add2~29 )) # (!\CPU0|cpu01_inst|right[14]~2_combout  & ((\CPU0|cpu01_inst|Add2~29 ) # (GND)))))
// \CPU0|cpu01_inst|Add2~31  = CARRY((\CPU0|cpu01_inst|Selector142~combout  & (!\CPU0|cpu01_inst|right[14]~2_combout  & !\CPU0|cpu01_inst|Add2~29 )) # (!\CPU0|cpu01_inst|Selector142~combout  & ((!\CPU0|cpu01_inst|Add2~29 ) # 
// (!\CPU0|cpu01_inst|right[14]~2_combout ))))

	.dataa(\CPU0|cpu01_inst|Selector142~combout ),
	.datab(\CPU0|cpu01_inst|right[14]~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU0|cpu01_inst|Add2~29 ),
	.combout(\CPU0|cpu01_inst|Add2~30_combout ),
	.cout(\CPU0|cpu01_inst|Add2~31 ));
// synopsys translate_off
defparam \CPU0|cpu01_inst|Add2~30 .lut_mask = 16'h9617;
defparam \CPU0|cpu01_inst|Add2~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N4
cycloneive_lcell_comb \CPU0|cpu01_inst|Add4~20 (
// Equation(s):
// \CPU0|cpu01_inst|Add4~20_combout  = ((\CPU0|cpu01_inst|Selector147~combout  $ (\CPU0|cpu01_inst|right[9]~7_combout  $ (\CPU0|cpu01_inst|Add4~19 )))) # (GND)
// \CPU0|cpu01_inst|Add4~21  = CARRY((\CPU0|cpu01_inst|Selector147~combout  & ((!\CPU0|cpu01_inst|Add4~19 ) # (!\CPU0|cpu01_inst|right[9]~7_combout ))) # (!\CPU0|cpu01_inst|Selector147~combout  & (!\CPU0|cpu01_inst|right[9]~7_combout  & 
// !\CPU0|cpu01_inst|Add4~19 )))

	.dataa(\CPU0|cpu01_inst|Selector147~combout ),
	.datab(\CPU0|cpu01_inst|right[9]~7_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU0|cpu01_inst|Add4~19 ),
	.combout(\CPU0|cpu01_inst|Add4~20_combout ),
	.cout(\CPU0|cpu01_inst|Add4~21 ));
// synopsys translate_off
defparam \CPU0|cpu01_inst|Add4~20 .lut_mask = 16'h962B;
defparam \CPU0|cpu01_inst|Add4~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N10
cycloneive_lcell_comb \CPU0|cpu01_inst|Add4~26 (
// Equation(s):
// \CPU0|cpu01_inst|Add4~26_combout  = (\CPU0|cpu01_inst|Selector144~combout  & ((\CPU0|cpu01_inst|right[12]~4_combout  & (!\CPU0|cpu01_inst|Add4~25 )) # (!\CPU0|cpu01_inst|right[12]~4_combout  & (\CPU0|cpu01_inst|Add4~25  & VCC)))) # 
// (!\CPU0|cpu01_inst|Selector144~combout  & ((\CPU0|cpu01_inst|right[12]~4_combout  & ((\CPU0|cpu01_inst|Add4~25 ) # (GND))) # (!\CPU0|cpu01_inst|right[12]~4_combout  & (!\CPU0|cpu01_inst|Add4~25 ))))
// \CPU0|cpu01_inst|Add4~27  = CARRY((\CPU0|cpu01_inst|Selector144~combout  & (\CPU0|cpu01_inst|right[12]~4_combout  & !\CPU0|cpu01_inst|Add4~25 )) # (!\CPU0|cpu01_inst|Selector144~combout  & ((\CPU0|cpu01_inst|right[12]~4_combout ) # 
// (!\CPU0|cpu01_inst|Add4~25 ))))

	.dataa(\CPU0|cpu01_inst|Selector144~combout ),
	.datab(\CPU0|cpu01_inst|right[12]~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU0|cpu01_inst|Add4~25 ),
	.combout(\CPU0|cpu01_inst|Add4~26_combout ),
	.cout(\CPU0|cpu01_inst|Add4~27 ));
// synopsys translate_off
defparam \CPU0|cpu01_inst|Add4~26 .lut_mask = 16'h694D;
defparam \CPU0|cpu01_inst|Add4~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N12
cycloneive_lcell_comb \CPU0|cpu01_inst|Add4~28 (
// Equation(s):
// \CPU0|cpu01_inst|Add4~28_combout  = ((\CPU0|cpu01_inst|Selector143~combout  $ (\CPU0|cpu01_inst|right[13]~3_combout  $ (\CPU0|cpu01_inst|Add4~27 )))) # (GND)
// \CPU0|cpu01_inst|Add4~29  = CARRY((\CPU0|cpu01_inst|Selector143~combout  & ((!\CPU0|cpu01_inst|Add4~27 ) # (!\CPU0|cpu01_inst|right[13]~3_combout ))) # (!\CPU0|cpu01_inst|Selector143~combout  & (!\CPU0|cpu01_inst|right[13]~3_combout  & 
// !\CPU0|cpu01_inst|Add4~27 )))

	.dataa(\CPU0|cpu01_inst|Selector143~combout ),
	.datab(\CPU0|cpu01_inst|right[13]~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU0|cpu01_inst|Add4~27 ),
	.combout(\CPU0|cpu01_inst|Add4~28_combout ),
	.cout(\CPU0|cpu01_inst|Add4~29 ));
// synopsys translate_off
defparam \CPU0|cpu01_inst|Add4~28 .lut_mask = 16'h962B;
defparam \CPU0|cpu01_inst|Add4~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N14
cycloneive_lcell_comb \CPU0|cpu01_inst|Add4~30 (
// Equation(s):
// \CPU0|cpu01_inst|Add4~30_combout  = (\CPU0|cpu01_inst|Selector142~combout  & ((\CPU0|cpu01_inst|right[14]~2_combout  & (!\CPU0|cpu01_inst|Add4~29 )) # (!\CPU0|cpu01_inst|right[14]~2_combout  & (\CPU0|cpu01_inst|Add4~29  & VCC)))) # 
// (!\CPU0|cpu01_inst|Selector142~combout  & ((\CPU0|cpu01_inst|right[14]~2_combout  & ((\CPU0|cpu01_inst|Add4~29 ) # (GND))) # (!\CPU0|cpu01_inst|right[14]~2_combout  & (!\CPU0|cpu01_inst|Add4~29 ))))
// \CPU0|cpu01_inst|Add4~31  = CARRY((\CPU0|cpu01_inst|Selector142~combout  & (\CPU0|cpu01_inst|right[14]~2_combout  & !\CPU0|cpu01_inst|Add4~29 )) # (!\CPU0|cpu01_inst|Selector142~combout  & ((\CPU0|cpu01_inst|right[14]~2_combout ) # 
// (!\CPU0|cpu01_inst|Add4~29 ))))

	.dataa(\CPU0|cpu01_inst|Selector142~combout ),
	.datab(\CPU0|cpu01_inst|right[14]~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU0|cpu01_inst|Add4~29 ),
	.combout(\CPU0|cpu01_inst|Add4~30_combout ),
	.cout(\CPU0|cpu01_inst|Add4~31 ));
// synopsys translate_off
defparam \CPU0|cpu01_inst|Add4~30 .lut_mask = 16'h694D;
defparam \CPU0|cpu01_inst|Add4~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N28
cycloneive_lcell_comb \CPU0|Add0~28 (
// Equation(s):
// \CPU0|Add0~28_combout  = (\CPU0|counter [14] & (\CPU0|Add0~27  $ (GND))) # (!\CPU0|counter [14] & (!\CPU0|Add0~27  & VCC))
// \CPU0|Add0~29  = CARRY((\CPU0|counter [14] & !\CPU0|Add0~27 ))

	.dataa(gnd),
	.datab(\CPU0|counter [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU0|Add0~27 ),
	.combout(\CPU0|Add0~28_combout ),
	.cout(\CPU0|Add0~29 ));
// synopsys translate_off
defparam \CPU0|Add0~28 .lut_mask = 16'hC30C;
defparam \CPU0|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N30
cycloneive_lcell_comb \CPU0|Add0~30 (
// Equation(s):
// \CPU0|Add0~30_combout  = \CPU0|Add0~29  $ (\CPU0|counter [15])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU0|counter [15]),
	.cin(\CPU0|Add0~29 ),
	.combout(\CPU0|Add0~30_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|Add0~30 .lut_mask = 16'h0FF0;
defparam \CPU0|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N8
cycloneive_lcell_comb \CPU0|cpu01_inst|pc[4]~24 (
// Equation(s):
// \CPU0|cpu01_inst|pc[4]~24_combout  = ((\CPU0|cpu01_inst|Selector36~1_combout  $ (\CPU0|cpu01_inst|tempof[4]~3_combout  $ (!\CPU0|cpu01_inst|pc[3]~23 )))) # (GND)
// \CPU0|cpu01_inst|pc[4]~25  = CARRY((\CPU0|cpu01_inst|Selector36~1_combout  & ((\CPU0|cpu01_inst|tempof[4]~3_combout ) # (!\CPU0|cpu01_inst|pc[3]~23 ))) # (!\CPU0|cpu01_inst|Selector36~1_combout  & (\CPU0|cpu01_inst|tempof[4]~3_combout  & 
// !\CPU0|cpu01_inst|pc[3]~23 )))

	.dataa(\CPU0|cpu01_inst|Selector36~1_combout ),
	.datab(\CPU0|cpu01_inst|tempof[4]~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU0|cpu01_inst|pc[3]~23 ),
	.combout(\CPU0|cpu01_inst|pc[4]~24_combout ),
	.cout(\CPU0|cpu01_inst|pc[4]~25 ));
// synopsys translate_off
defparam \CPU0|cpu01_inst|pc[4]~24 .lut_mask = 16'h698E;
defparam \CPU0|cpu01_inst|pc[4]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N16
cycloneive_lcell_comb \CPU0|cpu01_inst|ea[8]~32 (
// Equation(s):
// \CPU0|cpu01_inst|ea[8]~32_combout  = (\CPU0|cpu01_inst|Selector49~1_combout  & (\CPU0|cpu01_inst|ea[7]~31  $ (GND))) # (!\CPU0|cpu01_inst|Selector49~1_combout  & (!\CPU0|cpu01_inst|ea[7]~31  & VCC))
// \CPU0|cpu01_inst|ea[8]~33  = CARRY((\CPU0|cpu01_inst|Selector49~1_combout  & !\CPU0|cpu01_inst|ea[7]~31 ))

	.dataa(\CPU0|cpu01_inst|Selector49~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU0|cpu01_inst|ea[7]~31 ),
	.combout(\CPU0|cpu01_inst|ea[8]~32_combout ),
	.cout(\CPU0|cpu01_inst|ea[8]~33 ));
// synopsys translate_off
defparam \CPU0|cpu01_inst|ea[8]~32 .lut_mask = 16'hA50A;
defparam \CPU0|cpu01_inst|ea[8]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N24
cycloneive_lcell_comb \CPU0|cpu01_inst|pc[12]~40 (
// Equation(s):
// \CPU0|cpu01_inst|pc[12]~40_combout  = ((\CPU0|cpu01_inst|Selector28~1_combout  $ (\CPU0|cpu01_inst|tempof[15]~0_combout  $ (!\CPU0|cpu01_inst|pc[11]~39 )))) # (GND)
// \CPU0|cpu01_inst|pc[12]~41  = CARRY((\CPU0|cpu01_inst|Selector28~1_combout  & ((\CPU0|cpu01_inst|tempof[15]~0_combout ) # (!\CPU0|cpu01_inst|pc[11]~39 ))) # (!\CPU0|cpu01_inst|Selector28~1_combout  & (\CPU0|cpu01_inst|tempof[15]~0_combout  & 
// !\CPU0|cpu01_inst|pc[11]~39 )))

	.dataa(\CPU0|cpu01_inst|Selector28~1_combout ),
	.datab(\CPU0|cpu01_inst|tempof[15]~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU0|cpu01_inst|pc[11]~39 ),
	.combout(\CPU0|cpu01_inst|pc[12]~40_combout ),
	.cout(\CPU0|cpu01_inst|pc[12]~41 ));
// synopsys translate_off
defparam \CPU0|cpu01_inst|pc[12]~40 .lut_mask = 16'h698E;
defparam \CPU0|cpu01_inst|pc[12]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N28
cycloneive_lcell_comb \CPU0|cpu01_inst|pc[14]~44 (
// Equation(s):
// \CPU0|cpu01_inst|pc[14]~44_combout  = ((\CPU0|cpu01_inst|Selector26~1_combout  $ (\CPU0|cpu01_inst|tempof[15]~0_combout  $ (!\CPU0|cpu01_inst|pc[13]~43 )))) # (GND)
// \CPU0|cpu01_inst|pc[14]~45  = CARRY((\CPU0|cpu01_inst|Selector26~1_combout  & ((\CPU0|cpu01_inst|tempof[15]~0_combout ) # (!\CPU0|cpu01_inst|pc[13]~43 ))) # (!\CPU0|cpu01_inst|Selector26~1_combout  & (\CPU0|cpu01_inst|tempof[15]~0_combout  & 
// !\CPU0|cpu01_inst|pc[13]~43 )))

	.dataa(\CPU0|cpu01_inst|Selector26~1_combout ),
	.datab(\CPU0|cpu01_inst|tempof[15]~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU0|cpu01_inst|pc[13]~43 ),
	.combout(\CPU0|cpu01_inst|pc[14]~44_combout ),
	.cout(\CPU0|cpu01_inst|pc[14]~45 ));
// synopsys translate_off
defparam \CPU0|cpu01_inst|pc[14]~44 .lut_mask = 16'h698E;
defparam \CPU0|cpu01_inst|pc[14]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y17_N11
dffeas \VDG|col_count[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\VDG|col_count[4]~18_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\VDG|col_count[3]~8_combout ),
	.ena(\VDG|col_count[3]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|col_count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|col_count[4] .is_wysiwyg = "true";
defparam \VDG|col_count[4] .power_up = "low";
// synopsys translate_on

// Location: M9K_X15_Y16_N0
cycloneive_ram_block \VDG|MCM_inst|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\VDG|DD_s[6]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(4'b0000),
	.portaaddr({\arbiter_inst|VDG_data_out[5]~_wirecell_combout ,\arbiter_inst|VDG_data_out [5],\arbiter_inst|VDG_data_out [4],\arbiter_inst|VDG_data_out [3],\arbiter_inst|VDG_data_out [2],\arbiter_inst|VDG_data_out [1],\arbiter_inst|VDG_data_out [0],\VDG|cell_line [3],\VDG|cell_line [2],\VDG|cell_line [1],
\VDG|cell_line [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(4'b0000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VDG|MCM_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \VDG|MCM_inst|altsyncram_component|auto_generated|ram_block1a4 .clk0_output_clock_enable = "ena0";
defparam \VDG|MCM_inst|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \VDG|MCM_inst|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \VDG|MCM_inst|altsyncram_component|auto_generated|ram_block1a4 .init_file = "./MCM_ROM_16_16bit_hex.hex";
defparam \VDG|MCM_inst|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \VDG|MCM_inst|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "MC6847_gen3:VDG|MCM_ROM:MCM_inst|altsyncram:altsyncram_component|altsyncram_fbb1:auto_generated|ALTSYNCRAM";
defparam \VDG|MCM_inst|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \VDG|MCM_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \VDG|MCM_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 11;
defparam \VDG|MCM_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \VDG|MCM_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \VDG|MCM_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "clock0";
defparam \VDG|MCM_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 4;
defparam \VDG|MCM_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \VDG|MCM_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \VDG|MCM_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 2047;
defparam \VDG|MCM_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 2048;
defparam \VDG|MCM_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \VDG|MCM_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VDG|MCM_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \VDG|MCM_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 11;
defparam \VDG|MCM_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 4;
defparam \VDG|MCM_inst|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M9K";
defparam \VDG|MCM_inst|altsyncram_component|auto_generated|ram_block1a4 .mem_init3 = 2048'h00000001421421420000000000000043000000010000000100000000000000000000000011121110000000072100700000000003444440000000000421124000000000034444400000000000124440000000000344444000000000001111711000000003403430000000000444465000000000034444300000000005644650000000000344443000000000044446500000000004444470000000000100000001000000044654444400000000000000000000000100001000000000044446544400000000344430000000000111171110000000034474300000000003444430000000000344443000000000056446544400000003443030000000000000000011;
defparam \VDG|MCM_inst|altsyncram_component|auto_generated|ram_block1a4 .mem_init2 = 2048'h00000007000000000000000000004210000000030000000300000000000012400000000322222223000000074210000700000000000012440000000442101244000000046544444400000000011224440000000344444444000000000000000700000003400344430000000444474447000000012444442100000004444744470000000124444421000000044444456400000004444445640000000744444444000000044465444400000003400000010000000300000003000000044447444400000001244444210000000444474447000000074447444700000007222222270000000124444421000000072223222700000004447444210000000124555421;
defparam \VDG|MCM_inst|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = 2048'h00000000000002210000000100000001000000000030300000000000012421000000000110011000000000011001100000000003000344430000000344434443000000011110004700000003444744210000000340007447000000000742100000000003400100430000000744210043000000030000021000000003465444430000000042100000000000011000000000000000000700000000000110000000000000000007000000000000042124000000000100000001000000000111110000000000000010000000000344212443000000004210025200000000700344300000000111717111000000000000022200000000000000000000000000000000;
defparam \VDG|MCM_inst|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = 2048'h00000000000344440000000000044747000000000003454300000000000447470000000000074747000000000007034300000001111747470000000000034443000000000007474700000000000703430000000000044564000000001007444700000000000744470000000000074447000000000007444700000000000744470000000000070343000000000007034300000000000344430000000000044747000000000011244400000000000074440000000000144744000000000007474700000000000747470000000000044743000000000007474700000000001747470000000100074747000000010007034300000001111703430000000011154564;
// synopsys translate_on

// Location: M9K_X15_Y17_N0
cycloneive_ram_block \VDG|MCM_inst|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\VDG|DD_s[6]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(4'b0000),
	.portaaddr({\arbiter_inst|VDG_data_out[5]~_wirecell_combout ,\arbiter_inst|VDG_data_out [5],\arbiter_inst|VDG_data_out [4],\arbiter_inst|VDG_data_out [3],\arbiter_inst|VDG_data_out [2],\arbiter_inst|VDG_data_out [1],\arbiter_inst|VDG_data_out [0],\VDG|cell_line [3],\VDG|cell_line [2],\VDG|cell_line [1],
\VDG|cell_line [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(4'b0000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VDG|MCM_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \VDG|MCM_inst|altsyncram_component|auto_generated|ram_block1a0 .clk0_output_clock_enable = "ena0";
defparam \VDG|MCM_inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \VDG|MCM_inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \VDG|MCM_inst|altsyncram_component|auto_generated|ram_block1a0 .init_file = "./MCM_ROM_16_16bit_hex.hex";
defparam \VDG|MCM_inst|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \VDG|MCM_inst|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "MC6847_gen3:VDG|MCM_ROM:MCM_inst|altsyncram:altsyncram_component|altsyncram_fbb1:auto_generated|ALTSYNCRAM";
defparam \VDG|MCM_inst|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \VDG|MCM_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \VDG|MCM_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 11;
defparam \VDG|MCM_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \VDG|MCM_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \VDG|MCM_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \VDG|MCM_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 4;
defparam \VDG|MCM_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \VDG|MCM_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \VDG|MCM_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 2047;
defparam \VDG|MCM_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 2048;
defparam \VDG|MCM_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \VDG|MCM_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VDG|MCM_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \VDG|MCM_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 11;
defparam \VDG|MCM_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 4;
defparam \VDG|MCM_inst|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \VDG|MCM_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = 2048'h00000002942942940000000000000690000000084442444800000000888008880000000C0000000C0000000E0084E0000000000A622220000000000248842000000000069999100000000008421110000000000A622220000000000C2000C0000000000C2C02C000000000000002C0000000000A6226A0000000000C2222C0000000000C2222C000000000022222C00000000009999960000000000C88888888000000024808400000000002222260000000000C88888080000000022222C00000000002A626A00000000000000C002C0000000C00E2C0000000000A6226A2220000000C2002C0000000000C2222C0000000000D22E2C0000000000000004888;
defparam \VDG|MCM_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = 2048'h0000000F0000000000000000000012480000000C4444444C00000000124800000000000C0000000C0000000F0008421F00000008888842110000000112484211000000013599111100000008844221110000000E11111111000000088888888F0000000E111E001E00000001248E111E0000000D2591112C00000000000E111E0000000C2111112C000000011135911100000001111995310000000F000000000000000124808421000000084444444F0000000E8888888E00000001111F11110000000E11F0001E000000000008000F0000000F0008000F0000000C2111112C0000000E1000001E0000000E111E111E0000000111F1112C0000000E00E55D1E;
defparam \VDG|MCM_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = 2048'h000000080886111E00000000842124800000000000E0E0000000000480000084000000088008800000000008800880000000000C211F111E0000000E111E111E000000000008421F0000000E111E000E0000000C2112C00F000000022F222A620000000E111E111E0000000F000C211E0000000E888888880000000E1119531E0000000000084210000000088000000000000000000F0000000000088000000000000000888F88800000000089ACA9800000000084444480000000048000008400000000000008CC0000000966908448000000025208421000000008E99E88F80000000444F4F444000000000000044400000008800888880000000000000000;
defparam \VDG|MCM_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'h0000000E168788880000000E168780800000000E168788080000000E1687000800000007887800080000000E9E9E8008000000015B18000800000009BD9800080000000E9E9E00080000000444A1800800000009ACA9888800000002FA6288800000000E161688800000000F4296888000000007226288800000000F888088800000000722278008000000069996800800000009AE9E0008000000088E8F00080000000444F08444000000088E8F80000000000444F888880000000E168780800000000F8880808000000009ACA9888000000007B99600080000000444F8000800000001A4A9000800000001A4A18008000000011F1180080000000E1115C444;
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N12
cycloneive_lcell_comb \VDG|line_count[0]~10 (
// Equation(s):
// \VDG|line_count[0]~10_combout  = \VDG|line_count [0] $ (VCC)
// \VDG|line_count[0]~11  = CARRY(\VDG|line_count [0])

	.dataa(\VDG|line_count [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\VDG|line_count[0]~10_combout ),
	.cout(\VDG|line_count[0]~11 ));
// synopsys translate_off
defparam \VDG|line_count[0]~10 .lut_mask = 16'h55AA;
defparam \VDG|line_count[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N22
cycloneive_lcell_comb \VDG|line_count[5]~21 (
// Equation(s):
// \VDG|line_count[5]~21_combout  = (\VDG|line_count [5] & (!\VDG|line_count[4]~20 )) # (!\VDG|line_count [5] & ((\VDG|line_count[4]~20 ) # (GND)))
// \VDG|line_count[5]~22  = CARRY((!\VDG|line_count[4]~20 ) # (!\VDG|line_count [5]))

	.dataa(\VDG|line_count [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VDG|line_count[4]~20 ),
	.combout(\VDG|line_count[5]~21_combout ),
	.cout(\VDG|line_count[5]~22 ));
// synopsys translate_off
defparam \VDG|line_count[5]~21 .lut_mask = 16'h5A5F;
defparam \VDG|line_count[5]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: M9K_X27_Y8_N0
cycloneive_ram_block \RAM_inst|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(\RAM_inst|altsyncram_component|auto_generated|decode3|w_anode173w[2]~0_combout ),
	.portare(\RAM_W~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\RAM_inst|altsyncram_component|auto_generated|rden_decode|w_anode211w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\arbiter_inst|memory_data_out [7]}),
	.portaaddr({\arbiter_inst|system_address [12],\arbiter_inst|system_address [11],\arbiter_inst|system_address [10],\arbiter_inst|system_address [9],\arbiter_inst|system_address [8],\arbiter_inst|system_address [7],\arbiter_inst|system_address [6],\arbiter_inst|system_address [5],
\arbiter_inst|system_address [4],\arbiter_inst|system_address [3],\arbiter_inst|system_address [2],\arbiter_inst|system_address [1],\arbiter_inst|system_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_inst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_n6f1:auto_generated|ALTSYNCRAM";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "single_port";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 20480;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 8;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N10
cycloneive_lcell_comb \VDG|col_count[4]~18 (
// Equation(s):
// \VDG|col_count[4]~18_combout  = (\VDG|col_count [4] & (\VDG|col_count[3]~17  $ (GND))) # (!\VDG|col_count [4] & (!\VDG|col_count[3]~17  & VCC))
// \VDG|col_count[4]~19  = CARRY((\VDG|col_count [4] & !\VDG|col_count[3]~17 ))

	.dataa(\VDG|col_count [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VDG|col_count[3]~17 ),
	.combout(\VDG|col_count[4]~18_combout ),
	.cout(\VDG|col_count[4]~19 ));
// synopsys translate_off
defparam \VDG|col_count[4]~18 .lut_mask = 16'hA50A;
defparam \VDG|col_count[4]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: M9K_X27_Y13_N0
cycloneive_ram_block \RAM_inst|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(\RAM_inst|altsyncram_component|auto_generated|decode3|w_anode186w [2]),
	.portare(\RAM_W~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\RAM_inst|altsyncram_component|auto_generated|rden_decode|w_anode225w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\arbiter_inst|memory_data_out [2]}),
	.portaaddr({\arbiter_inst|system_address [12],\arbiter_inst|system_address [11],\arbiter_inst|system_address [10],\arbiter_inst|system_address [9],\arbiter_inst|system_address [8],\arbiter_inst|system_address [7],\arbiter_inst|system_address [6],\arbiter_inst|system_address [5],
\arbiter_inst|system_address [4],\arbiter_inst|system_address [3],\arbiter_inst|system_address [2],\arbiter_inst|system_address [1],\arbiter_inst|system_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_n6f1:auto_generated|ALTSYNCRAM";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "single_port";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 2;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 20480;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 8;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X27_Y12_N0
cycloneive_ram_block \RAM_inst|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(\RAM_inst|altsyncram_component|auto_generated|decode3|w_anode194w[2]~0_combout ),
	.portare(\RAM_W~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\RAM_inst|altsyncram_component|auto_generated|decode3|w_anode194w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\arbiter_inst|memory_data_out [3],\arbiter_inst|memory_data_out [2]}),
	.portaaddr({\arbiter_inst|system_address [11],\arbiter_inst|system_address [10],\arbiter_inst|system_address [9],\arbiter_inst|system_address [8],\arbiter_inst|system_address [7],\arbiter_inst|system_address [6],\arbiter_inst|system_address [5],\arbiter_inst|system_address [4],
\arbiter_inst|system_address [3],\arbiter_inst|system_address [2],\arbiter_inst|system_address [1],\arbiter_inst|system_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_inst|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_n6f1:auto_generated|ALTSYNCRAM";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "single_port";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 12;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 2;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 2;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 4095;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 20480;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 8;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 12;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 2;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X27_Y16_N0
cycloneive_ram_block \RAM_inst|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(\RAM_inst|altsyncram_component|auto_generated|decode3|w_anode194w[2]~0_combout ),
	.portare(\RAM_W~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\RAM_inst|altsyncram_component|auto_generated|decode3|w_anode194w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\arbiter_inst|memory_data_out [5],\arbiter_inst|memory_data_out [0]}),
	.portaaddr({\arbiter_inst|system_address [11],\arbiter_inst|system_address [10],\arbiter_inst|system_address [9],\arbiter_inst|system_address [8],\arbiter_inst|system_address [7],\arbiter_inst|system_address [6],\arbiter_inst|system_address [5],\arbiter_inst|system_address [4],
\arbiter_inst|system_address [3],\arbiter_inst|system_address [2],\arbiter_inst|system_address [1],\arbiter_inst|system_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_inst|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_n6f1:auto_generated|ALTSYNCRAM";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "single_port";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 12;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 2;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 0;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 4095;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 20480;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 8;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 12;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 2;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X15_Y21_N0
cycloneive_ram_block \ROM_inst|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\multiHEX|frame_clk_inst|count [0]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\arbiter_inst|system_address [12],\arbiter_inst|system_address [11],\arbiter_inst|system_address [10],\arbiter_inst|system_address [9],\arbiter_inst|system_address [8],\arbiter_inst|system_address [7],\arbiter_inst|system_address [6],\arbiter_inst|system_address [5],
\arbiter_inst|system_address [4],\arbiter_inst|system_address [3],\arbiter_inst|system_address [2],\arbiter_inst|system_address [1],\arbiter_inst|system_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a0 .clk0_output_clock_enable = "ena0";
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a0 .init_file = "./MC10.hex";
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_fq91:auto_generated|ALTSYNCRAM";
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 8192;
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = 2048'h4888BAC96B4AF06109CCB3E2FB3258D9A0038C880A79E2B29738D946064D12474252D5E836CF5971F5918E600D6929A3A129E9204C02747B3065C7171BAD09636B15A33DAD91D9823622055C0D8947B931C1EC5EB5E535F488406B12BDE0C0048221A388834118A3DE511CD591F33F9304FD4C3189B29EF6B4F1F7074EF44AD8CFB68A701201439FCDCD0080B902A1131BFBE45043F405C5C8269768667645B3F8CC67C2A44DA01C90D6C2D75A828488AD724208124AAF4B8480C62044947AA9E81E116C785AC44B955597594434BC524AAAA75554880182421C032974DF144AC94B12664C99AE43E7A0596A057666AA66207EBAA8C2030227718D72F1772C23;
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = 2048'h0D824924D0144D9E59B0719C7F5486484CD66F3E88C2200433B9BB93BBFB662139C2086821256F5D729C0D783EBA5E317614E84F07184237984BF649D46B0AC0E5F1D3039D6C5C1138C2DE03CCF0345D3587291A41EABE0E864A080ED376172A69BB0319451A30D5453E53E328E82F00D6BF27272C28EB06A82B019762289CC9C6581327B2D44E138F51A27A4FF75E9EF6CB7FBE8BDD4D826CC04BA665A07031593595324929D1815EE8DB335B2E35B1B21A025B1519660271064C64C4F4D0AF04F3593592463355AA0F395E8584A6B6BF9392CEC820DCA7CA0AC9132598D966773B8FF18718F8282AA02D4843B30C08D25E6C6C00A245349E9041CB26741A6C;
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = 2048'h46FD6F363056B9B39B6DDE0D546D6C25712E56C0CE323AFD19F6441559037453F396BC25DFEF418D62CDF3C56BBCF28FBFA497E5A43CB842F44D164082417E3668F78F566E18810B305E358B52C9DFD769EBFFBEEA6B2202109D657A6A44AD35F32A704FDC91C31FD9EDFE02B16B3A53D57F48A807EDDD9466700294C54DBADAED112E56A72E59E3741C576BB9F77B8069E5B3454320D48DF4ED626FDEAA89392B4811EA2B0653094750E4101F5EC903CB83AF3676901FBC091004DA9FE4A60BAA8F49393B4C9D7BD6069A68016C0834C898B7204C49945FEE696F32B010D68D8C844543E45185FE12AD1D04DD460C60A2D7AD8B7A785BC4EA25765167FEB23D;
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'h88FB59102CD06E6AA0630B563947B805B8DC748AEDBF903757EF6CF2914C08E0C49A636316F975FCC86356A12D5D76B56FACD3C4962E90006DF57F8627740061E82DBF2A93431D6B3DB228A0AA3DF0986EEBFF7E2840CE79A90D002E6613AE9DB10486E804D41D4A3938644490C334D72690C3A81C14190837BC12D16A33BC40AECB3E7C5D935E1B25651E9642025FE7ACD15298129A41D540CB759FD8CA64040310FF1114EBD7B04443BECF798EEF54B9A670F3984D97F04D37FF7E765C855D7B8D9B80C0849972F112B5B949D9923FDA7656586D38807742318C21E8572ECE61D2D256552447D3D7321976E6B1F2955926C452929CFB50377BB98818C0ECAC;
// synopsys translate_on

// Location: M9K_X27_Y21_N0
cycloneive_ram_block \ROM_inst|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\multiHEX|frame_clk_inst|count [0]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\arbiter_inst|system_address [12],\arbiter_inst|system_address [11],\arbiter_inst|system_address [10],\arbiter_inst|system_address [9],\arbiter_inst|system_address [8],\arbiter_inst|system_address [7],\arbiter_inst|system_address [6],\arbiter_inst|system_address [5],
\arbiter_inst|system_address [4],\arbiter_inst|system_address [3],\arbiter_inst|system_address [2],\arbiter_inst|system_address [1],\arbiter_inst|system_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_inst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a7 .clk0_output_clock_enable = "ena0";
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a7 .init_file = "./MC10.hex";
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_fq91:auto_generated|ALTSYNCRAM";
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "rom";
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "clock0";
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 8192;
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 8;
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_write_enable_clock = "none";
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M9K";
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a7 .mem_init3 = 2048'h4000BFFDF000E84B05F54368360213831244C8D9023817650990011502516D0B02428109240A592384E92C4691422DE82C2009291468817AF1A7C3273B653B5549396B8F6A37492824EA943D21016FF93BC8E90E3CCA2DD6290AAA12145108429824252A9261212444B214A3A4325950249809392924BCC73AD45F91EDB612CDE31C39E89A5E901660248211F184408249696D1224A7CA17110813386E6451810DD83283370DD0F00211B45E1FA5A1262876A290D2E22049B4B444846A215428090218414CA0317EF007FFFFE0375FFFD0000000002365E4843CA02CDB11568B29F31DF516254182A82A10084504872844359CA94A2B7AD00000000000008103;
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a7 .mem_init2 = 2048'h4920000031845FC279F4EB7BFF32A6A9EDFE7F3022B114091D55F29CAF2BC8C0CE66AF1D778F3E0DF86C6DBF8FFFF7EB7FCCB9CD3FFFCE53FD5A1D4AF3FB77EAAF347BA5EF1EDE10F004E2002A1C3EF7C7EB33B9181BFE1F1F9FC21110564AA4343279EF4914F0490DF7DF7DE909CF10475BA7A73B3BFECC8D7A9A73DFBC31AD966AF72BBFD74E5387F4210B01313288944827FF9AFFDFFFF9FA388CEB879D838E38EA3DB29BF3FF3C3667FFBFE7F9DDDDDFD29EB3F4FF4E7137FFFFFD52481084079E79EEDA70EF7E153C93AC037E3C30F77FFD4924DFFFFF832333B9DCEE77FF58FE7FF7FF7EFE8F11A52549500A000797555DA96CDC924492484361B74924;
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a7 .mem_init1 = 2048'h45E967FFF9907FFFFFE800F835FC3170648C67F3B77DB9EBDCFFF0BC79DF7518174EECA4162FC598FE1124E50BDAC9E4202123C645D8F843314DD75FA4773EF37DFF958EE69A20CD933E9FC9F213F9F1A26FCFF209CFBBA425F83BC36617EF4F70997BE1FA50C901BAD9CE868626669BFDA65A1D0D4843B77CC268E70CD1CF79CDC666D8DB3F3D9B746C547FFFFE7DC6346239F30E87DE0CD425C86FD2A9ECC98E430666C46FF721EFB8F79E4FFFA94D8199EC2C458AF79A981CDAD3C769A78D9C8D0CAFF6D9845B10236DB1D5A30EBFB400D6230D18875CF22767696D341ECD15AD1726FD3013EC2000037147D69D1507CCBFF84AD9DBDD0F9DFE63FEFDF2FF;
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = 2048'h8AF6B1435FFAF3019B261B5626D0B1799E35CC6A8D05B1B113195888B44E9DF5FD3C7C636FDD7764FB6496A12CCD55E6F3AE949F6D5BB1268BFCC7CF3D35B6D3E16D8C288CCEDB2F9C7E8D12279F869E2B8888DB2A65E149BB454908FADFEE9D7F7F76DECDA63FFA00F6E96ED4D392E2351B0F76CC0CDAA0B63E8E53283F9CF0FE627F7F7781CD238EEDD677E62E571B9C4473F7E73236044C4C7166FBB90544883A7F9D9567DFCA76459EE7DDFA657BFFF6C7FF7AFDCFC3ED5FE678707AC9EC4FE4CF4DD26C1100000000000000017D557DD57D77D5D748208441089224492492493D3F224510884848210848444441024891214229089B2D96F7FFDF7FF537;
// synopsys translate_on

// Location: M9K_X15_Y18_N0
cycloneive_ram_block \ROM_inst|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\multiHEX|frame_clk_inst|count [0]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\arbiter_inst|system_address [12],\arbiter_inst|system_address [11],\arbiter_inst|system_address [10],\arbiter_inst|system_address [9],\arbiter_inst|system_address [8],\arbiter_inst|system_address [7],\arbiter_inst|system_address [6],\arbiter_inst|system_address [5],
\arbiter_inst|system_address [4],\arbiter_inst|system_address [3],\arbiter_inst|system_address [2],\arbiter_inst|system_address [1],\arbiter_inst|system_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a6 .clk0_output_clock_enable = "ena0";
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a6 .init_file = "./MC10.hex";
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_fq91:auto_generated|ALTSYNCRAM";
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "rom";
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "clock0";
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 8192;
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 8;
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_write_enable_clock = "none";
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M9K";
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a6 .mem_init3 = 2048'h5555BD77DFFC995B4505624CA4E63F70F5BC4346E0171545E883F3F1798600317D801C36D835A8DF1D87F88F26DC0B7A900729807063A691630901EDEE44211D39AF4A2962D247ECDBC0DE21A63874DAEA7FC593067AF952C07BA0160C050A446B8098C07DA8E6FC49E3C31D3D5FD00FEB9937D7E7DFB83DE9F645D82522B78732E8CDC916F2891479B2FA20E3B7028629C94996E7001109B101165E2400371005821021134660219AD72FAC17856364106EC2B1314444096C4C01481F6314031B600A3924A0B0810FF8000000081000000000000066E0C88840063C1A10210F12A75D47B41084400920065EC2298A158B2F88495E08C4219FF03FE0FBFF008B;
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a6 .mem_init2 = 2048'h6FB0000038A55B52E870BE93D9EE4183E5E315F2A8F025232800AC653304C08152A7A171D43BB459A25859EEA96FADDFC45D8FDBFB7BDEDE71300953B3DB7DF21B651E2C098586027DE1696A02911AA266AA2EBF91B35E0F1E16020341466110301033370048D06978A28A25E020C6C400568A8A33332CC6CC7018D98F8CD6810FFCAC091D6554550455296940000A10500A13FF94FFE50770EEEAB8EAA4D9C38E38FA3DB2BEB193793E6FFFBFEFD0888A89109EB724DD6F3F7555555556DA10248514514A9A961BB40555817E065720E2E37FC94A493041040473EF9FCFE7F300353CCF3CF3D026C5402100143E02D5469200082D6CDDB6D416DA5228A55B6D;
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = 2048'h89596D5551625555554554D3BDA8B959C5B865BB34112923C5ADF42E2BD65198174AEEA30C17C0903C51C6A182B293716062214041D01A050168C31F34772CD95D2BDD8EE48220441B0A82C0302FBEB08A25405899D93934CD705BC1000FE00FB1935DCC23444B46A051462606067A820C0A13144E481AA55CD34CA04C9041694446328A5AB309525004175D576A54CC08A2082780CAC48450046CA0CA813C684E032E05C05BFC4DAD50BA081C9C4C4C01194828455C34D4DA1C9280FE503584445B914FF6D8C88A222B6DB0D8830397B9A841032984434208010E49EDA1424417AD162D9860932821FDF1B0E29015812D889AFC09B19200018CE500BA925A49;
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = 2048'h0A24A0635ABBD03DC102F272879823791E655A29042920280811110A2E0A8F7579241C520955112421248271400B91C4908A84817659B1B48314C2490990369371F480080CBEF226886EC53F1FAA866E2930018962EC72A89B5201803C0A4A04CDFFF492D922360A23DA40093410B5E20D0742903408C3E8EC1EC440200515F70087D5CAB292CD208ADAD448821A535134C47025A1106E444442514037B30544082F32840206454410000A62535345397D3C869A106B5D8C924AB2005C028080156005405245007C633EFFFF3FFFFD5755F57DFD5F5F5777FFFBBEF7FDFFFFFFFFFFC7E1FFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEDFFFBF5F55DF5DD75;
// synopsys translate_on

// Location: M9K_X15_Y8_N0
cycloneive_ram_block \ROM_inst|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\multiHEX|frame_clk_inst|count [0]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\arbiter_inst|system_address [12],\arbiter_inst|system_address [11],\arbiter_inst|system_address [10],\arbiter_inst|system_address [9],\arbiter_inst|system_address [8],\arbiter_inst|system_address [7],\arbiter_inst|system_address [6],\arbiter_inst|system_address [5],
\arbiter_inst|system_address [4],\arbiter_inst|system_address [3],\arbiter_inst|system_address [2],\arbiter_inst|system_address [1],\arbiter_inst|system_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a5 .clk0_output_clock_enable = "ena0";
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a5 .init_file = "./MC10.hex";
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_fq91:auto_generated|ALTSYNCRAM";
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "rom";
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "clock0";
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 8192;
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 8;
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_write_enable_clock = "none";
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M9K";
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a5 .mem_init3 = 2048'hC0001FDD57FFEDE187C01EDF3FBADA56BD6E66F5ACC53DD0BCC6DD53D14D0069DB4AB66DB7694E0A16850E541D6AC9BB46895C2D894C5DBC3553BCA4A3ED017B6C25EB2C2DAFE5BDB685E6F3DDECFF8CA32D71A76F852DF70A47E9FB460863385E8514A55B71ADB4E2F14297816A3C2B72B26DB5B5B68D94A4CECFFA13B892D634ADBF5C12204246F27002D58DC03CF19C7E7FDB741428586562CB8C711AC7C446CC8CC889B02CF6A6B79297F5402DADCFBB8384120C8B9C24C535210FAD03856DA94D8496046E4000000D0008140F10CFFFE9FFFF3477912522D2C9B04590F66D2B8A739C80B83B1CAA6AA93856A2EA90A6C33D28824216800FC00F04000089;
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a5 .mem_init2 = 2048'hC8724924D9AD2FD71184DE3A6C17845054410238AA98214D480080186AC4D281841B005CE23FA6BD329D9D703DB33FA98010910A3C63087F4438FF99C8404E781CF937961DA1E4033C717B56F4A2DC7B0F07471DA2DE7E0F170E020C555B122948DC4D0853582083810410430A4A1801121FEFEB7A7AAE90D2032538C119DEB2201E7E95E26996E7A9094A5A56666EE73592DC0003006040030C833D8729262A28A292A22B2C00004A6090004008051112124660A40700E30088000002A4928F250820820004C70C662E59C5BEE8874105044001A2490000003835B201008048003F6FFBAE9EE10DDF606B5E3422071550C455511C8101249E2493940A419249;
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a5 .mem_init1 = 2048'h6A0E0800062500000001551A6001CC1AE93DD63B478637C612E826FEBA6377C7D47D1094C6C1667F0F951513EB18E272A0ADB428511D0C6889FE0813F144BF1A61C4166088A2A8E743B4E5721CD0004C49801004EC2922711783840D88540090067C6C0A07F5125031B8032039B980E316211F7E40469134606F0289A7D5B0C7F5398D35235E41E3741854608B842395E139B205B0D150B774CD1D2C57A3F9021B544110110C074AC042F82096C60D6B2DE58ED1BB0D06FDCADB24CEE3E37737373DA130092619336D0C924D3B1AEF652173ACBE09A67DD9A08D6F664B894AF5C7395B9FE1B145CD08020FE5E938C954473FB54D9BDBFB2231258E8B54E09DFF;
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = 2048'hAC7F36EA35D7A402E5851BF70DFB35D334FF7D1A3551F636E6FF7A7A3F6CD3839D41436B9E9F604245C3E2BA712DB709E4AFE6D040B16FF025D78F1A5D966CC5B7B3518AF1081F697FD5DA7F4AB51535BDEA23F06B433574B2494BB2D137EEB56BE086FDAD98DB0F348BED32910448C8C4628F89102EF3EAFFEDDED66B6F55A6951A00E4601271AB29A417D4B72B48B0C11B402819BD2499B1B18EC00923F576A6A719271C17823A9874408F1DBF6F6FDBEED5F77B5FDEDAC920088302972942223918510995660004810000C000037DD75DFFF57D57550800044108020000000000381E000100000000000000000000000000000000000937FB755DDD55771F;
// synopsys translate_on

// Location: M9K_X27_Y20_N0
cycloneive_ram_block \ROM_inst|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\multiHEX|frame_clk_inst|count [0]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\arbiter_inst|system_address [12],\arbiter_inst|system_address [11],\arbiter_inst|system_address [10],\arbiter_inst|system_address [9],\arbiter_inst|system_address [8],\arbiter_inst|system_address [7],\arbiter_inst|system_address [6],\arbiter_inst|system_address [5],
\arbiter_inst|system_address [4],\arbiter_inst|system_address [3],\arbiter_inst|system_address [2],\arbiter_inst|system_address [1],\arbiter_inst|system_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a4 .clk0_output_clock_enable = "ena0";
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a4 .init_file = "./MC10.hex";
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_fq91:auto_generated|ALTSYNCRAM";
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "clock0";
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 8192;
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M9K";
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a4 .mem_init3 = 2048'h6000035D5023E08343C55CC493B21A52A1691685B1153559B88AD9D3514D002C5B5014ADB6E94A4B17858E4A1D4A19B304451084C026752D70E9DD35292500494C8D21350EB7C53426C1467291AE9338BDC921870FE6B6968025A9E65448013C5A8056B45B68A5B4C0B16297903B1D2B42902DB521349C373CC24A49B4DE5A4BD1ACA71802006983111278508D993E71323A24CB61506809A031898E2222C0C004CA44A012346C5AC08592DFEA9A2123CFF200081040002A240600400B21139109216B2C24351E4108000F9FC01C6786CF00021FFE0C628214B46A0834A318868DAB0A75DC05B8085080EB6F083692C80904AB390C1042189287A38A220818C9;
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a4 .mem_init2 = 2048'h2E124924C9A55C94B8D0758AE7060040D05E3DB400900001251185241182C501420B027CE22FAE357224B557BFBF7B82EA169568BF7B6B7D441D0E19799937B80FFD95943F82EC0F1DAB0FFE548CCC7B43C7BF1588BAFE1E1E0ECA0C000A00109014391F014AF020745145116220ED0803192FAF9A9AE681C6680908D29031FCEBB67717F7E31E4793A1084240000080440206AA8B55AA82E42C9BBC87A208E0820C31089135D8885B2A36EEDDEBBC444647426A151355B53E16FBEFBC56DB0A20869A6DA200869FEE084D83FA61BD12197337CCCB495AEBBFC572BBCDE6F371D53867ABEA9AA91447E06B4AF1AE06800303000C14A449249904921B289A124D;
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = 2048'h8AA02BAAACC0BAEBAEE000D8A8741319652C5188564C90A7C7CDF21A1AC924EFC1244661220310AF9B8012A2E1697212A0A597E6084DFA27B834C18ED813934B34FEC4E222191041C91E5FC1F450EDB40DEFCDD4EC6B19D896E19FC1220DE51F925C2E49F994CB659DC844231F1BF249FC872D084E0611D13C4D14233040CFCC857BBFBF6BBC2489243C0237FEBE3F01C8291DE6824B90854641742EDEA4F863CA112F72C0F7FB49E7DD4A8A12D284221CEC9712027E5BCD424E014A31305380045781B77FFEEAB90105B6DC699940B1B905C91CD888061EF11169A66ED108C5EBD40F9F74F102F40040EC8022C044000BC4BAE40BF8694603C9EA20BF544E76;
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = 2048'hC01B10A1BA455106E100E9A6C3E81B2C0A7CDE2B4538B2DA888D58521F2646B2B41E34ADB4E851252D230098402497C340A60105F6B9DED006F5D5C556965F42D2DECC84766A49AAF6AF4429082A832F09E901EB09145068391102D039396485E8C59269769A6D4A101AA8209000B0C044020590143E494813DD4A10AD4B5560AB7A3F3A7781D50087E0C2E7E21E1379040A31F191117168808618E2F9B27034261D2FBD8875C7CAF631DE356D6DA079B8C3C24529149242ED2AAE7D3AFE61EEA7484D2069D10208002C03A48920515F63C80A28AAAA08043D88228445C09870E7C87C202E0A2922CAD9B0A048640DBAB5C118384D02C480F7E99F0020B575BF;
// synopsys translate_on

// Location: M9K_X27_Y7_N0
cycloneive_ram_block \ROM_inst|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\multiHEX|frame_clk_inst|count [0]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\arbiter_inst|system_address [12],\arbiter_inst|system_address [11],\arbiter_inst|system_address [10],\arbiter_inst|system_address [9],\arbiter_inst|system_address [8],\arbiter_inst|system_address [7],\arbiter_inst|system_address [6],\arbiter_inst|system_address [5],
\arbiter_inst|system_address [4],\arbiter_inst|system_address [3],\arbiter_inst|system_address [2],\arbiter_inst|system_address [1],\arbiter_inst|system_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a3 .clk0_output_clock_enable = "ena0";
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a3 .init_file = "./MC10.hex";
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_fq91:auto_generated|ALTSYNCRAM";
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "clock0";
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 8192;
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 8;
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M9K";
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a3 .mem_init3 = 2048'h8A8095DF551FD145719EE33EFFB848D1B1288E44A27DB330B992DCCF532C24A2597007A084021A7BC1B5BE088CA06BBBA421A28894A6A16E3A65D2B6BFE1297C6D99AF3C2C03EDA490E74E3E80095B5FAD2CAD9322C80F86A44F8F86CD090888C2F2A31CD86DB082D6B25C44C7FB7C320411A115BD841CA5ACCE4EF9FFFEDBCE32AC95F8C24BC9AE33F6014CBCE20C010A62FFC913B16D4484A32BAF0062149A20E303B447EFE61AF2D58697808615346E703A9098C01E020604A2068B21436D24B4326AFC08A354F7F91150A469C7A23FF005FE00A813C490B8681EFDA004072CEB3AE1DC00B4C0EB031B666532866D4604953B6440518AA533155441D33000;
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a3 .mem_init2 = 2048'hECF24924A821CED6BCD2662F7532B0D9ADBE3D2081B1A5218800B287510ED70173812D4D25B692DC98DF4CB8A69ADE71D45EA9EC2729EF4FADEA375BF9FE33DBB7D54BA884955A0417BB3518F61074D50189692CB509BF1F0E0A4E09410EB0098A513A873149DFD0D9A69A62E426D8C4BE2F2D2D494D8B6348F1306A66E5F7FC4B9EDA22A22D1B46E100046A228AAAC5548856FF9BAA65055C466325AD0C15A10510591781AEB115662D5FFBFFEED4888B89D2D69765FFA3E101155554C6DA0132A51550405AF2E69A0D7D1AD682D325BB836E5998248D75C612D1D130985C262A2D9AF6974DF023DB00000E233604802AF00008B6FCFC924C9249522DA5DB6D;
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = 2048'h9F56ED5551514D75D7480389E5ABA869248631D9FB1373ADCD57D4563313F7C8155CA803164D033ADE40B2E783B8F3B7BFB5BB8764FC7B0751FDFD4FD873F7DF74FE4CE2A0D20E5DD89CDFC8A252EFB1057FAAF8ECE9285837E818E0018CF031D8E9E4CD2FD40B46B1688C3D870678035D9E29287F401DD05C95A41145504D4F910E136B7D2B8BB7F4171755FEAE3ECFC80908A792C85440D5653CC81C3BD8A8882A3AA4001F47494870DA8017565D6483BBBD4E80C43E5D4A476DD0637476C0110E993AE4E90A8F022A4924B92306AED9AC52096D88955AB8046BA0B6C8F6914AA7A5C3DA1E02BC22342EF021804D10B2DC2BB482697F2280C55B11ABF2CC76;
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = 2048'h84D738A52F4F7062E830DB36E1F9710481781C8391A5907A20B87C5A930A85A7BCA43E670E7955052126A691601CC6A4C03C8C8032AADBDA42956541E6A45B4AD0DEE2880E8FFF0E9EAB448949AECB1A69E045FD6BA81641AD6067906E2BBE8135DAEFD966CE6903B278BCE88410BC41410165B21FF682689A5FE35A091289A610FA753B5ADAD620CB4CC0254394214C208A3853A010D3E800A2083072D2155C662D6B8DC5A5D74033068835094D2551BEDA4B6D29B6DB48E9BF79092E3A47F4FDCEE740C8850A42F310B85942D1275D6BEA18237A200855C0719412102C459308073ABE41D5062520064E03111B32404210CA87B0182A5B1A5BF7FF7DC2AA02;
// synopsys translate_on

// Location: M9K_X27_Y19_N0
cycloneive_ram_block \ROM_inst|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\multiHEX|frame_clk_inst|count [0]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\arbiter_inst|system_address [12],\arbiter_inst|system_address [11],\arbiter_inst|system_address [10],\arbiter_inst|system_address [9],\arbiter_inst|system_address [8],\arbiter_inst|system_address [7],\arbiter_inst|system_address [6],\arbiter_inst|system_address [5],
\arbiter_inst|system_address [4],\arbiter_inst|system_address [3],\arbiter_inst|system_address [2],\arbiter_inst|system_address [1],\arbiter_inst|system_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a2 .clk0_output_clock_enable = "ena0";
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a2 .init_file = "./MC10.hex";
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_fq91:auto_generated|ALTSYNCRAM";
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "clock0";
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 8192;
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 8;
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M9K";
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init3 = 2048'hCA2027578154F46AC5C57BFFFAA94ADBA16ECAE58A7D9BE5ADF6D454CF516D438208E54D302B76B2C7F9BC5A110BBFD2BDBD64A05D2AEC5ED6BD8CB42FB92A6E6A69ADA749BF09B590BA5EFCECE996732D2CAFB346EFACA5A96D4A0B1E594A7E9C65F5BE93102D362E9356F5B573595B0EB781B9BD86EF27A8CE42FAA49ADBFEB7A5ACE49259578EB197FAD9F59542B172F2F79B06A42715912C87B6525117FEE554C6C8C3457CB4DCE6A69A1FA721ABC81722949279972724A7A4A709A15469C12CBCDDFBBF5E6537878C3F242D79880F0F05E1E0A26462778C8997CF0F10E56970C474D6A5C5F0F728F38A5DE43DCBFE2577AC4AFA43143D10285401D10909;
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init2 = 2048'hF9F0000009AD969339D4E5DDB5B1A6A9E9EB3D28A2A925496555E2E23DA12AE1212DBB493535F65DB17CEDF7B695DFDBFAD4C1CAB5FBCA6F39EB95CBF7FB7BD2F715DB3634A376007C2EB9F5022B369D496D19BC9B4FBE1E068A88055BD13BACD4C877A75F1ED0823451CF35E9EBDD1B034F29254B4BFBC3D57B9B5B6AF47BF4803CDA22F3668A249B3882720C66C4F72729CEEB9AF56EA7FE24BAB70D96294DE78A338D2AAFFA8A5476ABAEB56BEBDD56D79A8EB536F73F7F3668B2C97000D60769E78B2BD4A167DA125DCE9E037F50467579C51A6DF79E68EFD793A9F6FF7F7F4FD2F59669EB1BDA805AC0940E03F5734755DFA527DC8042F6939363930124;
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = 2048'hD5B42FFBAEF6B28E79E200CB41D44F4B2484E75BB30DD2FBD45DF6DEF3B9A7B837C6C851FE9F85987FD0A7E58BFADAB5A0BD23BEFDEA7457DDAFFF5F9F375BFB7CBE1B9AF0D2B08AA628AA8FF3D2BFB1E26F10DEABEFAA9F35FC9DC898DEE545F09DA56C2B73391EFA6C3504E7DE7BAA2AEB2D6E0FC19A9D5EF16F2BCD5C77E8B17E326F59CD46DDA404F757D6BB357B23078FF6A5D69237A6F9F5CA9B2EDD449D03CBBE572D5E286FCA584B9A5AF5449BFAA68792A5F2CE528FDA74652F7FA32734BDA79258F91D6E2DB7F9ECFA6593B4BADA819BB36A15009C4D2FECB5FCB197A7C123FD119CE43BB8599D6FCCB5C7EFD73FEDB24CFF7563F9DFEBFE7FF9AF;
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = 2048'h8FB2D429DADD5F7B7B657FE5346A31DDF693E6D2F16FFF9CE46A5A63F24EDDE5FDAD1F31E7CC70D868E4ECF7133FA5BA5C34C2D5F75B929FA4FED9432DA6DE5A96D49B0E3F8EFD4EF52E5DCD093AB22FE4AE62594A34325939590AE6BB79B4F126B5BB4B7CB38BD8255AE162D90666FA94CACFD6D40ED24EF63F5694CF97F976EFAA5F7B7392A631AACCD665D43C58DD4D31777799887A7B2FBD147773BB05529CA94ECB95BD43F32E56FC3949DF3E7EBDD6D2EF7A3D9B5BCDCA318A053969B7D7655D7156014412B212EA5E73F7AFFAB5E7FD560F75F77A91D6E9F816BB550F188DBBB5DBEE305F2D6C678B734F535D6B7AB7F5E16CBF76703266DF7DDF4DA8;
// synopsys translate_on

// Location: M9K_X15_Y22_N0
cycloneive_ram_block \ROM_inst|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\multiHEX|frame_clk_inst|count [0]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\arbiter_inst|system_address [12],\arbiter_inst|system_address [11],\arbiter_inst|system_address [10],\arbiter_inst|system_address [9],\arbiter_inst|system_address [8],\arbiter_inst|system_address [7],\arbiter_inst|system_address [6],\arbiter_inst|system_address [5],
\arbiter_inst|system_address [4],\arbiter_inst|system_address [3],\arbiter_inst|system_address [2],\arbiter_inst|system_address [1],\arbiter_inst|system_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a1 .clk0_output_clock_enable = "ena0";
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a1 .init_file = "./MC10.hex";
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_fq91:auto_generated|ALTSYNCRAM";
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "clock0";
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 8192;
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 8;
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M9K";
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init3 = 2048'hFD7D3AC7A8A4FD2385CD7E972C6CA63260D563A375938CC3466732B0BCD7D971FFC8FA7FED78E4D75FDBF87617E7DF52D99EDC28F36FFB95AD9A0D59CADC373B3D2B54BB637E33FE7D08FFE9BED4F5567ED7D7E1CFB7FA31C97B607D3AD188737F871C723EF96FFE6382ABEF3F77C36EA3F6DAFBF2EBB12DF95BDD6E0562FEB6BDF3EE8516539E45DAB902ADE36539B25EDE4A94F745DD538D0BC6546081B77C551F94E8939468C764203FA47EA672EBB1A5001D324108266CAD24A1197734C797D9CF0D267FDC9C9662CDA3606812B3CCCCC3999829F746EF44C6858AE677E1573714FCB7DFCB591CA0C41EFADF7396132DCA45FBDADF7F8FC40A64AB7C300B;
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init2 = 2048'hABD249248918CB13B9D4CF555BFDC5A2E4FC457BFE2825EBCF55CFCEA5616D81EF2D3355C628B9A9C3EBF9A72B0FE5EBBAD90635517F7EDAB590A8DABB9B7DDA0B098EBAA8C2AA0266517FB162E9D08A7ECA7E2FFE51DF0E86828E03517E9AE7DCC8741F5B5AF0D52CF365D4E94BDDFC9F72202C7571F852757AFADD8D14EF5CC22EA44673BE98206B290729466CC263118A96BB945FEAA7B026B2230C3E2948F2DE5A8F2ABF4A9B7036A6BC174BF977DBD55AABA6727D6F1E27EEAB9CD00957A44CE29F6E9441099C02113F17F76FD654749B9C026D739E6EDD1FAE9F4DA2D97D4315541D654B1374C0210DD39F015F5155DF752F6D4936D304DB814053C800;
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init1 = 2048'h41B84AAEFBEBF79A2CA5F741C1F7C77E11A225AB1D8B8331DEA5D6A7EAAA12BC02085043CD8384B739DCC5AA88628359E06E6478F16376635FB243143455406BA568DEA93B2DB88352B7279334A6E6A64EE4ED0C9D7BD2BD4F3765CD88D7A5C7BB839D8C8D3649261AD143A23D39DEBDBA2877974A0ECFE7086B4A7EBCAD13F964F3EA8EC6D3067C100CCB07DE3D41D4080FA337E77FC4A453446EA3C9973F0E8F1B66BE6729DC48AF7A2A81CD8DF4675D4E12120A2F5D42FB849320BE1A78B76359C145BF56B3BCCD2DFED9DCD946129013ED19DBE5DA44004508CFA5A10A6472AF42A49D20943A287889DDBFD8DAD7CCD98BAF3895B05772AC45EBABBF4A49;
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = 2048'h4B65EE7BCA9BFF277345B4F3CD9E601C47E7F87824584ECE44F7066206735D656152E71CAB7101220824CA5A51A8D0CAB482E655B7CCB5BCF03A46FC58D3B3BB3FFC84B1B05256E2EB7AFDDFF13BB6EB8E3B760B63327C928A0F49F6AD4C426454DEF116DB2A86D3065AC59337BC5988CC668E94B4012CCE4C1EDCCCE6ED7577EFE6DD0B9693E52E665BB4B9772659ADC7997755A99952A02DB794B776920306A89F93EB1BBC8C1FA866E282D37157197D1D36AE73AB1DBF365CB22D55B928F785E997517A05CA4C623C6DB04C7DFF1D5A10B92EEBF75C01A5500A45C5644F46AF65CEBBC5C49385D29510B2D8A3B2E2D6810285A8237BEF525291D7D3FD0357;
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N0
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector5~0 (
// Equation(s):
// \keyboard|keymapper_inst|Selector5~0_combout  = (\keyboard|scan_code [4] & ((\keyboard|scan_code [1] & (\keyboard|scan_code [3] & \keyboard|scan_code [5])) # (!\keyboard|scan_code [1] & (!\keyboard|scan_code [3] & !\keyboard|scan_code [5])))) # 
// (!\keyboard|scan_code [4] & (((!\keyboard|scan_code [5]))))

	.dataa(\keyboard|scan_code [1]),
	.datab(\keyboard|scan_code [3]),
	.datac(\keyboard|scan_code [4]),
	.datad(\keyboard|scan_code [5]),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector5~0 .lut_mask = 16'h801F;
defparam \keyboard|keymapper_inst|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N26
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector5~1 (
// Equation(s):
// \keyboard|keymapper_inst|Selector5~1_combout  = (\keyboard|scan_code [3] $ (((!\keyboard|scan_code [1] & !\keyboard|scan_code [4])))) # (!\keyboard|scan_code [5])

	.dataa(\keyboard|scan_code [1]),
	.datab(\keyboard|scan_code [3]),
	.datac(\keyboard|scan_code [4]),
	.datad(\keyboard|scan_code [5]),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector5~1_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector5~1 .lut_mask = 16'hC9FF;
defparam \keyboard|keymapper_inst|Selector5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N28
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector5~2 (
// Equation(s):
// \keyboard|keymapper_inst|Selector5~2_combout  = (\keyboard|scan_code [7]) # ((\keyboard|keymapper_inst|Selector5~0_combout ) # ((\keyboard|scan_code [6] & \keyboard|keymapper_inst|Selector5~1_combout )))

	.dataa(\keyboard|scan_code [6]),
	.datab(\keyboard|scan_code [7]),
	.datac(\keyboard|keymapper_inst|Selector5~1_combout ),
	.datad(\keyboard|keymapper_inst|Selector5~0_combout ),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector5~2_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector5~2 .lut_mask = 16'hFFEC;
defparam \keyboard|keymapper_inst|Selector5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N8
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector0~47 (
// Equation(s):
// \keyboard|keymapper_inst|Selector0~47_combout  = (\keyboard|scan_code [4] & (((\keyboard|scan_code [3]) # (!\keyboard|special_make~q )) # (!\keyboard|scan_code [6]))) # (!\keyboard|scan_code [4] & (\keyboard|scan_code [6] $ (((\keyboard|scan_code [3])))))

	.dataa(\keyboard|scan_code [6]),
	.datab(\keyboard|special_make~q ),
	.datac(\keyboard|scan_code [4]),
	.datad(\keyboard|scan_code [3]),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector0~47_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector0~47 .lut_mask = 16'hF57A;
defparam \keyboard|keymapper_inst|Selector0~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y22_N2
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector0~49 (
// Equation(s):
// \keyboard|keymapper_inst|Selector0~49_combout  = (\keyboard|scan_code [3] & ((\keyboard|scan_code [6] $ (\keyboard|scan_code [4])) # (!\keyboard|scan_code [5]))) # (!\keyboard|scan_code [3] & ((\keyboard|scan_code [6] & ((!\keyboard|scan_code [4]))) # 
// (!\keyboard|scan_code [6] & (!\keyboard|scan_code [5]))))

	.dataa(\keyboard|scan_code [3]),
	.datab(\keyboard|scan_code [5]),
	.datac(\keyboard|scan_code [6]),
	.datad(\keyboard|scan_code [4]),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector0~49_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector0~49 .lut_mask = 16'h2BF3;
defparam \keyboard|keymapper_inst|Selector0~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y22_N20
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector0~50 (
// Equation(s):
// \keyboard|keymapper_inst|Selector0~50_combout  = ((\keyboard|scan_code [5] & (\keyboard|scan_code [6] & \keyboard|special_make~q ))) # (!\keyboard|scan_code [4])

	.dataa(\keyboard|scan_code [4]),
	.datab(\keyboard|scan_code [5]),
	.datac(\keyboard|scan_code [6]),
	.datad(\keyboard|special_make~q ),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector0~50_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector0~50 .lut_mask = 16'hD555;
defparam \keyboard|keymapper_inst|Selector0~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y22_N14
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector0~51 (
// Equation(s):
// \keyboard|keymapper_inst|Selector0~51_combout  = (\keyboard|scan_code [7]) # ((\keyboard|keymapper_inst|Selector0~49_combout ) # ((\keyboard|keymapper_inst|Selector0~50_combout  & !\keyboard|scan_code [3])))

	.dataa(\keyboard|scan_code [7]),
	.datab(\keyboard|keymapper_inst|Selector0~50_combout ),
	.datac(\keyboard|scan_code [3]),
	.datad(\keyboard|keymapper_inst|Selector0~49_combout ),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector0~51_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector0~51 .lut_mask = 16'hFFAE;
defparam \keyboard|keymapper_inst|Selector0~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y22_N24
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector5~4 (
// Equation(s):
// \keyboard|keymapper_inst|Selector5~4_combout  = (\keyboard|scan_code [1] & ((\keyboard|keymapper_inst|Selector0~51_combout ) # ((\keyboard|scan_code [0])))) # (!\keyboard|scan_code [1] & (((\keyboard|keymapper_inst|Selector0~96_combout  & 
// !\keyboard|scan_code [0]))))

	.dataa(\keyboard|scan_code [1]),
	.datab(\keyboard|keymapper_inst|Selector0~51_combout ),
	.datac(\keyboard|keymapper_inst|Selector0~96_combout ),
	.datad(\keyboard|scan_code [0]),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector5~4_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector5~4 .lut_mask = 16'hAAD8;
defparam \keyboard|keymapper_inst|Selector5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y22_N26
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector0~53 (
// Equation(s):
// \keyboard|keymapper_inst|Selector0~53_combout  = (\keyboard|scan_code [5] & (\keyboard|scan_code [4] $ (((\keyboard|scan_code [3]) # (!\keyboard|scan_code [6]))))) # (!\keyboard|scan_code [5] & (\keyboard|scan_code [3] & (!\keyboard|scan_code [6] & 
// \keyboard|scan_code [4])))

	.dataa(\keyboard|scan_code [3]),
	.datab(\keyboard|scan_code [5]),
	.datac(\keyboard|scan_code [6]),
	.datad(\keyboard|scan_code [4]),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector0~53_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector0~53 .lut_mask = 16'h428C;
defparam \keyboard|keymapper_inst|Selector0~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y22_N30
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector0~54 (
// Equation(s):
// \keyboard|keymapper_inst|Selector0~54_combout  = \keyboard|scan_code [6] $ (((\keyboard|scan_code [3] & (!\keyboard|scan_code [5] & \keyboard|scan_code [4])) # (!\keyboard|scan_code [3] & (\keyboard|scan_code [5]))))

	.dataa(\keyboard|scan_code [3]),
	.datab(\keyboard|scan_code [5]),
	.datac(\keyboard|scan_code [6]),
	.datad(\keyboard|scan_code [4]),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector0~54_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector0~54 .lut_mask = 16'h96B4;
defparam \keyboard|keymapper_inst|Selector0~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N2
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector0~55 (
// Equation(s):
// \keyboard|keymapper_inst|Selector0~55_combout  = (\keyboard|scan_code [4] & (!\keyboard|special_make~q  & !\keyboard|scan_code [7]))

	.dataa(gnd),
	.datab(\keyboard|scan_code [4]),
	.datac(\keyboard|special_make~q ),
	.datad(\keyboard|scan_code [7]),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector0~55_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector0~55 .lut_mask = 16'h000C;
defparam \keyboard|keymapper_inst|Selector0~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y22_N8
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector0~56 (
// Equation(s):
// \keyboard|keymapper_inst|Selector0~56_combout  = (\keyboard|keymapper_inst|Selector0~54_combout  & (\keyboard|scan_code [7])) # (!\keyboard|keymapper_inst|Selector0~54_combout  & (((!\keyboard|keymapper_inst|Selector0~100_combout ) # 
// (!\keyboard|keymapper_inst|Selector0~55_combout ))))

	.dataa(\keyboard|scan_code [7]),
	.datab(\keyboard|keymapper_inst|Selector0~55_combout ),
	.datac(\keyboard|keymapper_inst|Selector0~54_combout ),
	.datad(\keyboard|keymapper_inst|Selector0~100_combout ),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector0~56_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector0~56 .lut_mask = 16'hA3AF;
defparam \keyboard|keymapper_inst|Selector0~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y22_N30
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector0~60 (
// Equation(s):
// \keyboard|keymapper_inst|Selector0~60_combout  = (\keyboard|scan_code [7]) # ((\keyboard|scan_code [5] & ((\keyboard|special_make~q ) # (!\keyboard|scan_code [4]))))

	.dataa(\keyboard|scan_code [4]),
	.datab(\keyboard|scan_code [7]),
	.datac(\keyboard|special_make~q ),
	.datad(\keyboard|scan_code [5]),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector0~60_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector0~60 .lut_mask = 16'hFDCC;
defparam \keyboard|keymapper_inst|Selector0~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N12
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector0~61 (
// Equation(s):
// \keyboard|keymapper_inst|Selector0~61_combout  = (\keyboard|scan_code [4]) # ((\keyboard|scan_code [7]) # (!\keyboard|scan_code [5]))

	.dataa(gnd),
	.datab(\keyboard|scan_code [4]),
	.datac(\keyboard|scan_code [5]),
	.datad(\keyboard|scan_code [7]),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector0~61_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector0~61 .lut_mask = 16'hFFCF;
defparam \keyboard|keymapper_inst|Selector0~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y22_N0
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector0~62 (
// Equation(s):
// \keyboard|keymapper_inst|Selector0~62_combout  = (\keyboard|scan_code [3] & (\keyboard|scan_code [6])) # (!\keyboard|scan_code [3] & ((\keyboard|scan_code [6] & (\keyboard|keymapper_inst|Selector0~60_combout )) # (!\keyboard|scan_code [6] & 
// ((\keyboard|keymapper_inst|Selector0~61_combout )))))

	.dataa(\keyboard|scan_code [3]),
	.datab(\keyboard|scan_code [6]),
	.datac(\keyboard|keymapper_inst|Selector0~60_combout ),
	.datad(\keyboard|keymapper_inst|Selector0~61_combout ),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector0~62_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector0~62 .lut_mask = 16'hD9C8;
defparam \keyboard|keymapper_inst|Selector0~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y22_N10
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector0~63 (
// Equation(s):
// \keyboard|keymapper_inst|Selector0~63_combout  = (\keyboard|scan_code [3] & ((\keyboard|keymapper_inst|Selector0~62_combout  & (!\keyboard|keymapper_inst|Selector0~52_combout )) # (!\keyboard|keymapper_inst|Selector0~62_combout  & 
// ((\keyboard|keymapper_inst|Selector0~41_combout ))))) # (!\keyboard|scan_code [3] & (((\keyboard|keymapper_inst|Selector0~62_combout ))))

	.dataa(\keyboard|keymapper_inst|Selector0~52_combout ),
	.datab(\keyboard|keymapper_inst|Selector0~41_combout ),
	.datac(\keyboard|scan_code [3]),
	.datad(\keyboard|keymapper_inst|Selector0~62_combout ),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector0~63_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector0~63 .lut_mask = 16'h5FC0;
defparam \keyboard|keymapper_inst|Selector0~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y22_N6
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector0~64 (
// Equation(s):
// \keyboard|keymapper_inst|Selector0~64_combout  = (\keyboard|scan_code [6] & ((\keyboard|scan_code [5] & (!\keyboard|scan_code [3] & !\keyboard|scan_code [4])) # (!\keyboard|scan_code [5] & ((\keyboard|scan_code [4]))))) # (!\keyboard|scan_code [6] & 
// (((\keyboard|scan_code [3])) # (!\keyboard|scan_code [5])))

	.dataa(\keyboard|scan_code [6]),
	.datab(\keyboard|scan_code [5]),
	.datac(\keyboard|scan_code [3]),
	.datad(\keyboard|scan_code [4]),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector0~64_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector0~64 .lut_mask = 16'h7359;
defparam \keyboard|keymapper_inst|Selector0~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y22_N16
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector0~65 (
// Equation(s):
// \keyboard|keymapper_inst|Selector0~65_combout  = (!\keyboard|scan_code [5] & (((\keyboard|scan_code [3] & \keyboard|scan_code [4])) # (!\keyboard|scan_code [6])))

	.dataa(\keyboard|scan_code [6]),
	.datab(\keyboard|scan_code [5]),
	.datac(\keyboard|scan_code [3]),
	.datad(\keyboard|scan_code [4]),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector0~65_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector0~65 .lut_mask = 16'h3111;
defparam \keyboard|keymapper_inst|Selector0~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y22_N2
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector0~66 (
// Equation(s):
// \keyboard|keymapper_inst|Selector0~66_combout  = (\keyboard|scan_code [4] & ((\keyboard|scan_code [3]) # ((!\keyboard|scan_code [6]) # (!\keyboard|special_make~q ))))

	.dataa(\keyboard|scan_code [3]),
	.datab(\keyboard|special_make~q ),
	.datac(\keyboard|scan_code [6]),
	.datad(\keyboard|scan_code [4]),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector0~66_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector0~66 .lut_mask = 16'hBF00;
defparam \keyboard|keymapper_inst|Selector0~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y22_N4
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector0~67 (
// Equation(s):
// \keyboard|keymapper_inst|Selector0~67_combout  = (\keyboard|keymapper_inst|Selector0~65_combout ) # ((\keyboard|scan_code [7]) # ((\keyboard|scan_code [5] & !\keyboard|keymapper_inst|Selector0~66_combout )))

	.dataa(\keyboard|keymapper_inst|Selector0~65_combout ),
	.datab(\keyboard|scan_code [5]),
	.datac(\keyboard|scan_code [7]),
	.datad(\keyboard|keymapper_inst|Selector0~66_combout ),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector0~67_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector0~67 .lut_mask = 16'hFAFE;
defparam \keyboard|keymapper_inst|Selector0~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y22_N14
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector4~2 (
// Equation(s):
// \keyboard|keymapper_inst|Selector4~2_combout  = (\keyboard|scan_code [0] & (((\keyboard|scan_code [1])))) # (!\keyboard|scan_code [0] & ((\keyboard|scan_code [1] & ((\keyboard|keymapper_inst|Selector0~67_combout ))) # (!\keyboard|scan_code [1] & 
// (\keyboard|keymapper_inst|Selector0~96_combout ))))

	.dataa(\keyboard|keymapper_inst|Selector0~96_combout ),
	.datab(\keyboard|scan_code [0]),
	.datac(\keyboard|keymapper_inst|Selector0~67_combout ),
	.datad(\keyboard|scan_code [1]),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector4~2_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector4~2 .lut_mask = 16'hFC22;
defparam \keyboard|keymapper_inst|Selector4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y22_N8
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector0~68 (
// Equation(s):
// \keyboard|keymapper_inst|Selector0~68_combout  = (\keyboard|scan_code [6] & (!\keyboard|scan_code [3] & (\keyboard|scan_code [5] $ (\keyboard|scan_code [4])))) # (!\keyboard|scan_code [6] & (!\keyboard|scan_code [5]))

	.dataa(\keyboard|scan_code [6]),
	.datab(\keyboard|scan_code [5]),
	.datac(\keyboard|scan_code [3]),
	.datad(\keyboard|scan_code [4]),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector0~68_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector0~68 .lut_mask = 16'h1319;
defparam \keyboard|keymapper_inst|Selector0~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N24
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector0~69 (
// Equation(s):
// \keyboard|keymapper_inst|Selector0~69_combout  = ((\keyboard|scan_code [3] $ (!\keyboard|scan_code [5])) # (!\keyboard|keymapper_inst|Selector0~101_combout )) # (!\keyboard|shift_key~q )

	.dataa(\keyboard|shift_key~q ),
	.datab(\keyboard|scan_code [3]),
	.datac(\keyboard|scan_code [5]),
	.datad(\keyboard|keymapper_inst|Selector0~101_combout ),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector0~69_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector0~69 .lut_mask = 16'hD7FF;
defparam \keyboard|keymapper_inst|Selector0~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N2
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector5~6 (
// Equation(s):
// \keyboard|keymapper_inst|Selector5~6_combout  = (!\keyboard|scan_code [3] & !\keyboard|scan_code [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\keyboard|scan_code [3]),
	.datad(\keyboard|scan_code [4]),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector5~6_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector5~6 .lut_mask = 16'h000F;
defparam \keyboard|keymapper_inst|Selector5~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N28
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector0~70 (
// Equation(s):
// \keyboard|keymapper_inst|Selector0~70_combout  = (\keyboard|scan_code [6] & (((!\keyboard|keymapper_inst|Selector5~6_combout )) # (!\keyboard|keymapper_inst|Selector0~48_combout ))) # (!\keyboard|scan_code [6] & 
// (((\keyboard|keymapper_inst|Selector0~69_combout ))))

	.dataa(\keyboard|keymapper_inst|Selector0~48_combout ),
	.datab(\keyboard|keymapper_inst|Selector0~69_combout ),
	.datac(\keyboard|scan_code [6]),
	.datad(\keyboard|keymapper_inst|Selector5~6_combout ),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector0~70_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector0~70 .lut_mask = 16'h5CFC;
defparam \keyboard|keymapper_inst|Selector0~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N14
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector3~2 (
// Equation(s):
// \keyboard|keymapper_inst|Selector3~2_combout  = (\keyboard|scan_code [4] & ((\keyboard|special_make~q ) # (!\keyboard|scan_code [5])))

	.dataa(\keyboard|special_make~q ),
	.datab(gnd),
	.datac(\keyboard|scan_code [5]),
	.datad(\keyboard|scan_code [4]),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector3~2_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector3~2 .lut_mask = 16'hAF00;
defparam \keyboard|keymapper_inst|Selector3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N0
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector3~3 (
// Equation(s):
// \keyboard|keymapper_inst|Selector3~3_combout  = (\keyboard|scan_code [5] & (((!\keyboard|keymapper_inst|Selector3~2_combout )) # (!\keyboard|scan_code [6]))) # (!\keyboard|scan_code [5] & ((\keyboard|scan_code [6] & 
// ((\keyboard|keymapper_inst|Selector3~2_combout ) # (\keyboard|scan_code [3]))) # (!\keyboard|scan_code [6] & (\keyboard|keymapper_inst|Selector3~2_combout  & \keyboard|scan_code [3]))))

	.dataa(\keyboard|scan_code [5]),
	.datab(\keyboard|scan_code [6]),
	.datac(\keyboard|keymapper_inst|Selector3~2_combout ),
	.datad(\keyboard|scan_code [3]),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector3~3_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector3~3 .lut_mask = 16'h7E6A;
defparam \keyboard|keymapper_inst|Selector3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N10
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector3~4 (
// Equation(s):
// \keyboard|keymapper_inst|Selector3~4_combout  = (!\keyboard|scan_code [0] & ((\keyboard|scan_code [1] & (\keyboard|keymapper_inst|Selector0~70_combout )) # (!\keyboard|scan_code [1] & ((\keyboard|keymapper_inst|Selector3~14_combout )))))

	.dataa(\keyboard|scan_code [1]),
	.datab(\keyboard|keymapper_inst|Selector0~70_combout ),
	.datac(\keyboard|scan_code [0]),
	.datad(\keyboard|keymapper_inst|Selector3~14_combout ),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector3~4_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector3~4 .lut_mask = 16'h0D08;
defparam \keyboard|keymapper_inst|Selector3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N20
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector3~5 (
// Equation(s):
// \keyboard|keymapper_inst|Selector3~5_combout  = (\keyboard|keymapper_inst|Selector3~4_combout ) # ((\keyboard|scan_code [0] & ((\keyboard|scan_code [1]) # (\keyboard|keymapper_inst|Selector0~103_combout ))))

	.dataa(\keyboard|keymapper_inst|Selector3~4_combout ),
	.datab(\keyboard|scan_code [1]),
	.datac(\keyboard|scan_code [0]),
	.datad(\keyboard|keymapper_inst|Selector0~103_combout ),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector3~5_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector3~5 .lut_mask = 16'hFAEA;
defparam \keyboard|keymapper_inst|Selector3~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y23_N16
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector3~6 (
// Equation(s):
// \keyboard|keymapper_inst|Selector3~6_combout  = (\keyboard|scan_code [1] & (\keyboard|scan_code [0] & \keyboard|scan_code [4]))

	.dataa(\keyboard|scan_code [1]),
	.datab(\keyboard|scan_code [0]),
	.datac(\keyboard|scan_code [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector3~6_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector3~6 .lut_mask = 16'h8080;
defparam \keyboard|keymapper_inst|Selector3~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N22
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector3~7 (
// Equation(s):
// \keyboard|keymapper_inst|Selector3~7_combout  = (\keyboard|keymapper_inst|Selector3~6_combout ) # ((\keyboard|scan_code [5] & ((\keyboard|keymapper_inst|Selector5~6_combout ) # (!\keyboard|special_make~q ))))

	.dataa(\keyboard|scan_code [5]),
	.datab(\keyboard|special_make~q ),
	.datac(\keyboard|keymapper_inst|Selector3~6_combout ),
	.datad(\keyboard|keymapper_inst|Selector5~6_combout ),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector3~7_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector3~7 .lut_mask = 16'hFAF2;
defparam \keyboard|keymapper_inst|Selector3~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N8
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector3~8 (
// Equation(s):
// \keyboard|keymapper_inst|Selector3~8_combout  = ((\keyboard|scan_code [4] & (\keyboard|scan_code [5])) # (!\keyboard|scan_code [4] & ((!\keyboard|scan_code [0])))) # (!\keyboard|scan_code [1])

	.dataa(\keyboard|scan_code [5]),
	.datab(\keyboard|scan_code [1]),
	.datac(\keyboard|scan_code [0]),
	.datad(\keyboard|scan_code [4]),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector3~8_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector3~8 .lut_mask = 16'hBB3F;
defparam \keyboard|keymapper_inst|Selector3~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N26
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector3~9 (
// Equation(s):
// \keyboard|keymapper_inst|Selector3~9_combout  = (\keyboard|scan_code [6] & ((\keyboard|keymapper_inst|Selector3~7_combout ) # ((\keyboard|keymapper_inst|Selector3~8_combout  & \keyboard|scan_code [3]))))

	.dataa(\keyboard|keymapper_inst|Selector3~7_combout ),
	.datab(\keyboard|scan_code [6]),
	.datac(\keyboard|keymapper_inst|Selector3~8_combout ),
	.datad(\keyboard|scan_code [3]),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector3~9_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector3~9 .lut_mask = 16'hC888;
defparam \keyboard|keymapper_inst|Selector3~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N20
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector3~10 (
// Equation(s):
// \keyboard|keymapper_inst|Selector3~10_combout  = (!\keyboard|scan_code [1] & (((\keyboard|scan_code [4] & \keyboard|scan_code [3])) # (!\keyboard|scan_code [0])))

	.dataa(\keyboard|scan_code [4]),
	.datab(\keyboard|scan_code [3]),
	.datac(\keyboard|scan_code [0]),
	.datad(\keyboard|scan_code [1]),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector3~10_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector3~10 .lut_mask = 16'h008F;
defparam \keyboard|keymapper_inst|Selector3~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N14
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector3~11 (
// Equation(s):
// \keyboard|keymapper_inst|Selector3~11_combout  = ((\keyboard|scan_code [4] & (!\keyboard|scan_code [3])) # (!\keyboard|scan_code [4] & ((!\keyboard|scan_code [6])))) # (!\keyboard|scan_code [1])

	.dataa(\keyboard|scan_code [1]),
	.datab(\keyboard|scan_code [3]),
	.datac(\keyboard|scan_code [4]),
	.datad(\keyboard|scan_code [6]),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector3~11_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector3~11 .lut_mask = 16'h757F;
defparam \keyboard|keymapper_inst|Selector3~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N12
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector3~12 (
// Equation(s):
// \keyboard|keymapper_inst|Selector3~12_combout  = (\keyboard|scan_code [7]) # ((\keyboard|keymapper_inst|Selector3~10_combout ) # ((!\keyboard|scan_code [5] & \keyboard|keymapper_inst|Selector3~11_combout )))

	.dataa(\keyboard|scan_code [7]),
	.datab(\keyboard|keymapper_inst|Selector3~10_combout ),
	.datac(\keyboard|scan_code [5]),
	.datad(\keyboard|keymapper_inst|Selector3~11_combout ),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector3~12_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector3~12 .lut_mask = 16'hEFEE;
defparam \keyboard|keymapper_inst|Selector3~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N30
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector3~13 (
// Equation(s):
// \keyboard|keymapper_inst|Selector3~13_combout  = (\keyboard|scan_code [2] & (((\keyboard|keymapper_inst|Selector3~5_combout )))) # (!\keyboard|scan_code [2] & ((\keyboard|keymapper_inst|Selector3~9_combout ) # 
// ((\keyboard|keymapper_inst|Selector3~12_combout ))))

	.dataa(\keyboard|keymapper_inst|Selector3~9_combout ),
	.datab(\keyboard|keymapper_inst|Selector3~5_combout ),
	.datac(\keyboard|scan_code [2]),
	.datad(\keyboard|keymapper_inst|Selector3~12_combout ),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector3~13_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector3~13 .lut_mask = 16'hCFCA;
defparam \keyboard|keymapper_inst|Selector3~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y22_N22
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector7~1 (
// Equation(s):
// \keyboard|keymapper_inst|Selector7~1_combout  = (\keyboard|scan_code [2] & (((\keyboard|scan_code [3])))) # (!\keyboard|scan_code [2] & ((\keyboard|scan_code [1]) # ((!\keyboard|scan_code [3] & \keyboard|scan_code [0]))))

	.dataa(\keyboard|scan_code [1]),
	.datab(\keyboard|scan_code [3]),
	.datac(\keyboard|scan_code [2]),
	.datad(\keyboard|scan_code [0]),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector7~1_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector7~1 .lut_mask = 16'hCBCA;
defparam \keyboard|keymapper_inst|Selector7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y22_N8
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector7~2 (
// Equation(s):
// \keyboard|keymapper_inst|Selector7~2_combout  = (\keyboard|keymapper_inst|Selector7~1_combout  & ((\keyboard|scan_code [2]) # (\keyboard|shift_key~q  $ (\keyboard|caps_lock~q ))))

	.dataa(\keyboard|keymapper_inst|Selector7~1_combout ),
	.datab(\keyboard|shift_key~q ),
	.datac(\keyboard|scan_code [2]),
	.datad(\keyboard|caps_lock~q ),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector7~2_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector7~2 .lut_mask = 16'hA2A8;
defparam \keyboard|keymapper_inst|Selector7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N12
cycloneive_lcell_comb \keyboard|keymapper_inst|caps (
// Equation(s):
// \keyboard|keymapper_inst|caps~combout  = \keyboard|caps_lock~q  $ (\keyboard|shift_key~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\keyboard|caps_lock~q ),
	.datad(\keyboard|shift_key~q ),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|caps~combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|caps .lut_mask = 16'h0FF0;
defparam \keyboard|keymapper_inst|caps .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N22
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector7~7 (
// Equation(s):
// \keyboard|keymapper_inst|Selector7~7_combout  = (\keyboard|keymapper_inst|caps~combout  & ((\keyboard|scan_code [2] & ((!\keyboard|scan_code [0]) # (!\keyboard|scan_code [1]))) # (!\keyboard|scan_code [2] & ((\keyboard|scan_code [1]) # 
// (\keyboard|scan_code [0])))))

	.dataa(\keyboard|scan_code [2]),
	.datab(\keyboard|scan_code [1]),
	.datac(\keyboard|scan_code [0]),
	.datad(\keyboard|keymapper_inst|caps~combout ),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector7~7_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector7~7 .lut_mask = 16'h7E00;
defparam \keyboard|keymapper_inst|Selector7~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N10
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector7~13 (
// Equation(s):
// \keyboard|keymapper_inst|Selector7~13_combout  = (\keyboard|scan_code [1] & ((\keyboard|caps_lock~q  & ((!\keyboard|shift_key~q ))) # (!\keyboard|caps_lock~q  & (!\keyboard|scan_code [2] & \keyboard|shift_key~q ))))

	.dataa(\keyboard|scan_code [2]),
	.datab(\keyboard|scan_code [1]),
	.datac(\keyboard|caps_lock~q ),
	.datad(\keyboard|shift_key~q ),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector7~13_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector7~13 .lut_mask = 16'h04C0;
defparam \keyboard|keymapper_inst|Selector7~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N28
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector7~14 (
// Equation(s):
// \keyboard|keymapper_inst|Selector7~14_combout  = (\keyboard|scan_code [2] & ((\keyboard|caps_lock~q  & ((!\keyboard|shift_key~q ))) # (!\keyboard|caps_lock~q  & (!\keyboard|scan_code [1] & \keyboard|shift_key~q ))))

	.dataa(\keyboard|scan_code [2]),
	.datab(\keyboard|scan_code [1]),
	.datac(\keyboard|caps_lock~q ),
	.datad(\keyboard|shift_key~q ),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector7~14_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector7~14 .lut_mask = 16'h02A0;
defparam \keyboard|keymapper_inst|Selector7~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N6
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector7~15 (
// Equation(s):
// \keyboard|keymapper_inst|Selector7~15_combout  = (\keyboard|keymapper_inst|Selector7~14_combout  & ((\keyboard|scan_code [0] & (!\keyboard|keymapper_inst|Selector7~13_combout )) # (!\keyboard|scan_code [0] & ((\keyboard|scan_code [4]))))) # 
// (!\keyboard|keymapper_inst|Selector7~14_combout  & (\keyboard|keymapper_inst|Selector7~13_combout  & (\keyboard|scan_code [4])))

	.dataa(\keyboard|keymapper_inst|Selector7~13_combout ),
	.datab(\keyboard|scan_code [4]),
	.datac(\keyboard|scan_code [0]),
	.datad(\keyboard|keymapper_inst|Selector7~14_combout ),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector7~15_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector7~15 .lut_mask = 16'h5C88;
defparam \keyboard|keymapper_inst|Selector7~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y22_N6
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector7~16 (
// Equation(s):
// \keyboard|keymapper_inst|Selector7~16_combout  = (\keyboard|scan_code [2] & ((\keyboard|keymapper_inst|Selector7~26_combout  & (!\keyboard|scan_code [1])) # (!\keyboard|keymapper_inst|Selector7~26_combout  & ((\keyboard|keymapper_inst|Selector7~3_combout 
// ))))) # (!\keyboard|scan_code [2] & (((\keyboard|keymapper_inst|Selector7~26_combout ))))

	.dataa(\keyboard|scan_code [1]),
	.datab(\keyboard|scan_code [2]),
	.datac(\keyboard|keymapper_inst|Selector7~26_combout ),
	.datad(\keyboard|keymapper_inst|Selector7~3_combout ),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector7~16_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector7~16 .lut_mask = 16'h7C70;
defparam \keyboard|keymapper_inst|Selector7~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N28
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector0~71 (
// Equation(s):
// \keyboard|keymapper_inst|Selector0~71_combout  = (\keyboard|scan_code [4] & (((\keyboard|special_make~q  & \keyboard|scan_code [6])) # (!\keyboard|scan_code [5]))) # (!\keyboard|scan_code [4] & (((\keyboard|scan_code [5]) # (!\keyboard|scan_code [6]))))

	.dataa(\keyboard|special_make~q ),
	.datab(\keyboard|scan_code [6]),
	.datac(\keyboard|scan_code [4]),
	.datad(\keyboard|scan_code [5]),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector0~71_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector0~71 .lut_mask = 16'h8FF3;
defparam \keyboard|keymapper_inst|Selector0~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N14
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector0~72 (
// Equation(s):
// \keyboard|keymapper_inst|Selector0~72_combout  = (\keyboard|scan_code [7]) # ((\keyboard|keymapper_inst|Selector0~71_combout ) # ((\keyboard|scan_code [3] & \keyboard|scan_code [5])))

	.dataa(\keyboard|scan_code [3]),
	.datab(\keyboard|scan_code [7]),
	.datac(\keyboard|scan_code [5]),
	.datad(\keyboard|keymapper_inst|Selector0~71_combout ),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector0~72_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector0~72 .lut_mask = 16'hFFEC;
defparam \keyboard|keymapper_inst|Selector0~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N12
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector2~0 (
// Equation(s):
// \keyboard|keymapper_inst|Selector2~0_combout  = (\keyboard|scan_code [0] & (\keyboard|scan_code [1])) # (!\keyboard|scan_code [0] & ((\keyboard|scan_code [1] & (\keyboard|keymapper_inst|Selector0~104_combout )) # (!\keyboard|scan_code [1] & 
// ((\keyboard|keymapper_inst|Selector0~96_combout )))))

	.dataa(\keyboard|scan_code [0]),
	.datab(\keyboard|scan_code [1]),
	.datac(\keyboard|keymapper_inst|Selector0~104_combout ),
	.datad(\keyboard|keymapper_inst|Selector0~96_combout ),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector2~0 .lut_mask = 16'hD9C8;
defparam \keyboard|keymapper_inst|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N0
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector0~73 (
// Equation(s):
// \keyboard|keymapper_inst|Selector0~73_combout  = (\keyboard|scan_code [6] & ((\keyboard|scan_code [4]) # ((\keyboard|special_make~q  & \keyboard|scan_code [5])))) # (!\keyboard|scan_code [6] & (((\keyboard|scan_code [5]))))

	.dataa(\keyboard|special_make~q ),
	.datab(\keyboard|scan_code [6]),
	.datac(\keyboard|scan_code [4]),
	.datad(\keyboard|scan_code [5]),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector0~73_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector0~73 .lut_mask = 16'hFBC0;
defparam \keyboard|keymapper_inst|Selector0~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N6
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector2~1 (
// Equation(s):
// \keyboard|keymapper_inst|Selector2~1_combout  = (\keyboard|keymapper_inst|Selector2~0_combout  & (((\keyboard|keymapper_inst|Selector0~97_combout )) # (!\keyboard|scan_code [0]))) # (!\keyboard|keymapper_inst|Selector2~0_combout  & (\keyboard|scan_code 
// [0] & ((\keyboard|keymapper_inst|Selector0~72_combout ))))

	.dataa(\keyboard|keymapper_inst|Selector2~0_combout ),
	.datab(\keyboard|scan_code [0]),
	.datac(\keyboard|keymapper_inst|Selector0~97_combout ),
	.datad(\keyboard|keymapper_inst|Selector0~72_combout ),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector2~1_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector2~1 .lut_mask = 16'hE6A2;
defparam \keyboard|keymapper_inst|Selector2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N26
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector2~2 (
// Equation(s):
// \keyboard|keymapper_inst|Selector2~2_combout  = (\keyboard|scan_code [5] & ((\keyboard|scan_code [6]))) # (!\keyboard|scan_code [5] & ((!\keyboard|scan_code [6]) # (!\keyboard|shift_key~q )))

	.dataa(gnd),
	.datab(\keyboard|shift_key~q ),
	.datac(\keyboard|scan_code [5]),
	.datad(\keyboard|scan_code [6]),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector2~2_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector2~2 .lut_mask = 16'hF30F;
defparam \keyboard|keymapper_inst|Selector2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N20
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector2~3 (
// Equation(s):
// \keyboard|keymapper_inst|Selector2~3_combout  = (!\keyboard|scan_code [4] & ((\keyboard|keymapper_inst|Selector2~2_combout ) # ((!\keyboard|scan_code [1] & !\keyboard|scan_code [3]))))

	.dataa(\keyboard|scan_code [1]),
	.datab(\keyboard|scan_code [3]),
	.datac(\keyboard|keymapper_inst|Selector2~2_combout ),
	.datad(\keyboard|scan_code [4]),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector2~3_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector2~3 .lut_mask = 16'h00F1;
defparam \keyboard|keymapper_inst|Selector2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N30
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector2~4 (
// Equation(s):
// \keyboard|keymapper_inst|Selector2~4_combout  = (\keyboard|scan_code [4] & (((!\keyboard|scan_code [5] & \keyboard|scan_code [3])) # (!\keyboard|scan_code [6])))

	.dataa(\keyboard|scan_code [4]),
	.datab(\keyboard|scan_code [6]),
	.datac(\keyboard|scan_code [5]),
	.datad(\keyboard|scan_code [3]),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector2~4_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector2~4 .lut_mask = 16'h2A22;
defparam \keyboard|keymapper_inst|Selector2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N0
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector0~74 (
// Equation(s):
// \keyboard|keymapper_inst|Selector0~74_combout  = (\keyboard|special_make~q  & \keyboard|scan_code [5])

	.dataa(\keyboard|special_make~q ),
	.datab(gnd),
	.datac(\keyboard|scan_code [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector0~74_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector0~74 .lut_mask = 16'hA0A0;
defparam \keyboard|keymapper_inst|Selector0~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N2
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector2~5 (
// Equation(s):
// \keyboard|keymapper_inst|Selector2~5_combout  = (\keyboard|keymapper_inst|Selector0~74_combout  & (((!\keyboard|scan_code [6] & \keyboard|shift_key~q )) # (!\keyboard|scan_code [1]))) # (!\keyboard|keymapper_inst|Selector0~74_combout  & 
// (!\keyboard|scan_code [6] & ((\keyboard|shift_key~q ))))

	.dataa(\keyboard|keymapper_inst|Selector0~74_combout ),
	.datab(\keyboard|scan_code [6]),
	.datac(\keyboard|scan_code [1]),
	.datad(\keyboard|shift_key~q ),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector2~5_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector2~5 .lut_mask = 16'h3B0A;
defparam \keyboard|keymapper_inst|Selector2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N28
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector2~6 (
// Equation(s):
// \keyboard|keymapper_inst|Selector2~6_combout  = (\keyboard|scan_code [3] & (((!\keyboard|scan_code [1] & \keyboard|keymapper_inst|Selector2~4_combout )))) # (!\keyboard|scan_code [3] & ((\keyboard|keymapper_inst|Selector2~5_combout ) # 
// ((!\keyboard|scan_code [1] & \keyboard|keymapper_inst|Selector2~4_combout ))))

	.dataa(\keyboard|scan_code [3]),
	.datab(\keyboard|keymapper_inst|Selector2~5_combout ),
	.datac(\keyboard|scan_code [1]),
	.datad(\keyboard|keymapper_inst|Selector2~4_combout ),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector2~6_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector2~6 .lut_mask = 16'h4F44;
defparam \keyboard|keymapper_inst|Selector2~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N22
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector2~7 (
// Equation(s):
// \keyboard|keymapper_inst|Selector2~7_combout  = (!\keyboard|scan_code [0] & ((\keyboard|scan_code [7]) # ((\keyboard|keymapper_inst|Selector2~6_combout ) # (\keyboard|keymapper_inst|Selector2~3_combout ))))

	.dataa(\keyboard|scan_code [7]),
	.datab(\keyboard|keymapper_inst|Selector2~6_combout ),
	.datac(\keyboard|scan_code [0]),
	.datad(\keyboard|keymapper_inst|Selector2~3_combout ),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector2~7_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector2~7 .lut_mask = 16'h0F0E;
defparam \keyboard|keymapper_inst|Selector2~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y22_N30
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector2~8 (
// Equation(s):
// \keyboard|keymapper_inst|Selector2~8_combout  = (\keyboard|scan_code [3] & (((\keyboard|scan_code [6]) # (!\keyboard|scan_code [4])))) # (!\keyboard|scan_code [3] & ((\keyboard|scan_code [4] & (!\keyboard|scan_code [5])) # (!\keyboard|scan_code [4] & 
// ((!\keyboard|scan_code [6])))))

	.dataa(\keyboard|scan_code [5]),
	.datab(\keyboard|scan_code [3]),
	.datac(\keyboard|scan_code [4]),
	.datad(\keyboard|scan_code [6]),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector2~8_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector2~8 .lut_mask = 16'hDC1F;
defparam \keyboard|keymapper_inst|Selector2~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N8
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector0~75 (
// Equation(s):
// \keyboard|keymapper_inst|Selector0~75_combout  = (\keyboard|keymapper_inst|Selector0~41_combout ) # ((\keyboard|scan_code [5] & (\keyboard|special_make~q )) # (!\keyboard|scan_code [5] & ((\keyboard|shift_key~q ))))

	.dataa(\keyboard|special_make~q ),
	.datab(\keyboard|shift_key~q ),
	.datac(\keyboard|scan_code [5]),
	.datad(\keyboard|keymapper_inst|Selector0~41_combout ),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector0~75_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector0~75 .lut_mask = 16'hFFAC;
defparam \keyboard|keymapper_inst|Selector0~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N18
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector0~76 (
// Equation(s):
// \keyboard|keymapper_inst|Selector0~76_combout  = ((\keyboard|scan_code [4] & ((!\keyboard|scan_code [3]) # (!\keyboard|shift_key~q )))) # (!\keyboard|scan_code [5])

	.dataa(\keyboard|scan_code [5]),
	.datab(\keyboard|shift_key~q ),
	.datac(\keyboard|scan_code [3]),
	.datad(\keyboard|scan_code [4]),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector0~76_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector0~76 .lut_mask = 16'h7F55;
defparam \keyboard|keymapper_inst|Selector0~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N4
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector0~77 (
// Equation(s):
// \keyboard|keymapper_inst|Selector0~77_combout  = (\keyboard|scan_code [6] & (((\keyboard|scan_code [3])))) # (!\keyboard|scan_code [6] & ((\keyboard|scan_code [7]) # ((\keyboard|keymapper_inst|Selector0~76_combout ))))

	.dataa(\keyboard|scan_code [7]),
	.datab(\keyboard|scan_code [6]),
	.datac(\keyboard|scan_code [3]),
	.datad(\keyboard|keymapper_inst|Selector0~76_combout ),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector0~77_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector0~77 .lut_mask = 16'hF3E2;
defparam \keyboard|keymapper_inst|Selector0~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N30
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector0~78 (
// Equation(s):
// \keyboard|keymapper_inst|Selector0~78_combout  = (\keyboard|scan_code [6] & ((\keyboard|keymapper_inst|Selector0~77_combout  & ((\keyboard|keymapper_inst|Selector0~45_combout ))) # (!\keyboard|keymapper_inst|Selector0~77_combout  & 
// (\keyboard|keymapper_inst|Selector0~75_combout )))) # (!\keyboard|scan_code [6] & (\keyboard|keymapper_inst|Selector0~77_combout ))

	.dataa(\keyboard|scan_code [6]),
	.datab(\keyboard|keymapper_inst|Selector0~77_combout ),
	.datac(\keyboard|keymapper_inst|Selector0~75_combout ),
	.datad(\keyboard|keymapper_inst|Selector0~45_combout ),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector0~78_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector0~78 .lut_mask = 16'hEC64;
defparam \keyboard|keymapper_inst|Selector0~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N24
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector2~9 (
// Equation(s):
// \keyboard|keymapper_inst|Selector2~9_combout  = (\keyboard|scan_code [1] & (((\keyboard|keymapper_inst|Selector2~8_combout ) # (\keyboard|scan_code [0])))) # (!\keyboard|scan_code [1] & (\keyboard|keymapper_inst|Selector0~78_combout  & 
// ((\keyboard|scan_code [0]))))

	.dataa(\keyboard|keymapper_inst|Selector0~78_combout ),
	.datab(\keyboard|keymapper_inst|Selector2~8_combout ),
	.datac(\keyboard|scan_code [1]),
	.datad(\keyboard|scan_code [0]),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector2~9_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector2~9 .lut_mask = 16'hFAC0;
defparam \keyboard|keymapper_inst|Selector2~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N26
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector2~10 (
// Equation(s):
// \keyboard|keymapper_inst|Selector2~10_combout  = (\keyboard|scan_code [2] & ((\keyboard|keymapper_inst|Selector2~7_combout ) # ((\keyboard|keymapper_inst|Selector2~9_combout )))) # (!\keyboard|scan_code [2] & 
// (((\keyboard|keymapper_inst|Selector2~1_combout ))))

	.dataa(\keyboard|keymapper_inst|Selector2~7_combout ),
	.datab(\keyboard|keymapper_inst|Selector2~9_combout ),
	.datac(\keyboard|scan_code [2]),
	.datad(\keyboard|keymapper_inst|Selector2~1_combout ),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector2~10_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector2~10 .lut_mask = 16'hEFE0;
defparam \keyboard|keymapper_inst|Selector2~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N20
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector0~81 (
// Equation(s):
// \keyboard|keymapper_inst|Selector0~81_combout  = (\keyboard|scan_code [3] & (((!\keyboard|scan_code [6])))) # (!\keyboard|scan_code [3] & (\keyboard|scan_code [5] $ (((\keyboard|scan_code [4]) # (!\keyboard|scan_code [6])))))

	.dataa(\keyboard|scan_code [5]),
	.datab(\keyboard|scan_code [3]),
	.datac(\keyboard|scan_code [4]),
	.datad(\keyboard|scan_code [6]),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector0~81_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector0~81 .lut_mask = 16'h12DD;
defparam \keyboard|keymapper_inst|Selector0~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N2
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector1~1 (
// Equation(s):
// \keyboard|keymapper_inst|Selector1~1_combout  = (\keyboard|scan_code [7]) # ((\keyboard|scan_code [0] & \keyboard|scan_code [1]))

	.dataa(\keyboard|scan_code [7]),
	.datab(\keyboard|scan_code [0]),
	.datac(gnd),
	.datad(\keyboard|scan_code [1]),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector1~1_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector1~1 .lut_mask = 16'hEEAA;
defparam \keyboard|keymapper_inst|Selector1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N4
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector1~2 (
// Equation(s):
// \keyboard|keymapper_inst|Selector1~2_combout  = (\keyboard|scan_code [1] & ((\keyboard|shift_key~q ) # ((!\keyboard|scan_code [3] & !\keyboard|scan_code [0])))) # (!\keyboard|scan_code [1] & (!\keyboard|scan_code [3] & (!\keyboard|scan_code [0])))

	.dataa(\keyboard|scan_code [1]),
	.datab(\keyboard|scan_code [3]),
	.datac(\keyboard|scan_code [0]),
	.datad(\keyboard|shift_key~q ),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector1~2_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector1~2 .lut_mask = 16'hAB03;
defparam \keyboard|keymapper_inst|Selector1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N14
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector1~3 (
// Equation(s):
// \keyboard|keymapper_inst|Selector1~3_combout  = (\keyboard|keymapper_inst|Selector1~1_combout ) # ((\keyboard|scan_code [5] & (\keyboard|keymapper_inst|Selector1~2_combout  & \keyboard|scan_code [4])))

	.dataa(\keyboard|scan_code [5]),
	.datab(\keyboard|keymapper_inst|Selector1~1_combout ),
	.datac(\keyboard|keymapper_inst|Selector1~2_combout ),
	.datad(\keyboard|scan_code [4]),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector1~3_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector1~3 .lut_mask = 16'hECCC;
defparam \keyboard|keymapper_inst|Selector1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y22_N0
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector0~82 (
// Equation(s):
// \keyboard|keymapper_inst|Selector0~82_combout  = (!\keyboard|shift_key~q  & \keyboard|scan_code [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\keyboard|shift_key~q ),
	.datad(\keyboard|scan_code [4]),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector0~82_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector0~82 .lut_mask = 16'h0F00;
defparam \keyboard|keymapper_inst|Selector0~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N6
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector0~83 (
// Equation(s):
// \keyboard|keymapper_inst|Selector0~83_combout  = (\keyboard|scan_code [5] & (((!\keyboard|keymapper_inst|Selector0~55_combout )))) # (!\keyboard|scan_code [5] & ((\keyboard|scan_code [7]) # ((\keyboard|keymapper_inst|Selector0~82_combout ))))

	.dataa(\keyboard|scan_code [7]),
	.datab(\keyboard|keymapper_inst|Selector0~55_combout ),
	.datac(\keyboard|scan_code [5]),
	.datad(\keyboard|keymapper_inst|Selector0~82_combout ),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector0~83_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector0~83 .lut_mask = 16'h3F3A;
defparam \keyboard|keymapper_inst|Selector0~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N8
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector0~84 (
// Equation(s):
// \keyboard|keymapper_inst|Selector0~84_combout  = (\keyboard|scan_code [6] & (((\keyboard|scan_code [3])))) # (!\keyboard|scan_code [6] & ((\keyboard|scan_code [3] & (\keyboard|keymapper_inst|Selector0~61_combout )) # (!\keyboard|scan_code [3] & 
// ((!\keyboard|keymapper_inst|Selector0~101_combout )))))

	.dataa(\keyboard|keymapper_inst|Selector0~61_combout ),
	.datab(\keyboard|keymapper_inst|Selector0~101_combout ),
	.datac(\keyboard|scan_code [6]),
	.datad(\keyboard|scan_code [3]),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector0~84_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector0~84 .lut_mask = 16'hFA03;
defparam \keyboard|keymapper_inst|Selector0~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N26
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector0~85 (
// Equation(s):
// \keyboard|keymapper_inst|Selector0~85_combout  = (\keyboard|scan_code [6] & ((\keyboard|keymapper_inst|Selector0~84_combout  & (\keyboard|keymapper_inst|Selector0~41_combout )) # (!\keyboard|keymapper_inst|Selector0~84_combout  & 
// ((\keyboard|keymapper_inst|Selector0~83_combout ))))) # (!\keyboard|scan_code [6] & (\keyboard|keymapper_inst|Selector0~84_combout ))

	.dataa(\keyboard|scan_code [6]),
	.datab(\keyboard|keymapper_inst|Selector0~84_combout ),
	.datac(\keyboard|keymapper_inst|Selector0~41_combout ),
	.datad(\keyboard|keymapper_inst|Selector0~83_combout ),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector0~85_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector0~85 .lut_mask = 16'hE6C4;
defparam \keyboard|keymapper_inst|Selector0~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N10
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector0~87 (
// Equation(s):
// \keyboard|keymapper_inst|Selector0~87_combout  = (\keyboard|scan_code [4] & (((!\keyboard|scan_code [3] & !\keyboard|special_make~q )) # (!\keyboard|scan_code [6]))) # (!\keyboard|scan_code [4] & (\keyboard|scan_code [3] $ (((\keyboard|scan_code [6])))))

	.dataa(\keyboard|scan_code [4]),
	.datab(\keyboard|scan_code [3]),
	.datac(\keyboard|special_make~q ),
	.datad(\keyboard|scan_code [6]),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector0~87_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector0~87 .lut_mask = 16'h13EE;
defparam \keyboard|keymapper_inst|Selector0~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N6
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector0~92 (
// Equation(s):
// \keyboard|keymapper_inst|Selector0~92_combout  = (\keyboard|scan_code [7]) # ((\keyboard|scan_code [5] & ((\keyboard|scan_code [4]) # (!\keyboard|special_make~q ))) # (!\keyboard|scan_code [5] & (!\keyboard|scan_code [4])))

	.dataa(\keyboard|scan_code [5]),
	.datab(\keyboard|scan_code [4]),
	.datac(\keyboard|special_make~q ),
	.datad(\keyboard|scan_code [7]),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector0~92_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector0~92 .lut_mask = 16'hFF9B;
defparam \keyboard|keymapper_inst|Selector0~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y20_N19
dffeas \keyboard|control_key (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\keyboard|Selector12~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard|control_key~q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard|control_key .is_wysiwyg = "true";
defparam \keyboard|control_key .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N26
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector6~2 (
// Equation(s):
// \keyboard|keymapper_inst|Selector6~2_combout  = (\keyboard|keymapper_inst|Selector7~1_combout  & ((\keyboard|alt_key~q ) # ((\keyboard|scan_code [2]) # (\keyboard|control_key~q ))))

	.dataa(\keyboard|alt_key~q ),
	.datab(\keyboard|scan_code [2]),
	.datac(\keyboard|control_key~q ),
	.datad(\keyboard|keymapper_inst|Selector7~1_combout ),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector6~2_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector6~2 .lut_mask = 16'hFE00;
defparam \keyboard|keymapper_inst|Selector6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N28
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector6~3 (
// Equation(s):
// \keyboard|keymapper_inst|Selector6~3_combout  = (\keyboard|alt_key~q  & (((!\keyboard|scan_code [1])) # (!\keyboard|scan_code [0]))) # (!\keyboard|alt_key~q  & (\keyboard|control_key~q  & ((!\keyboard|scan_code [1]) # (!\keyboard|scan_code [0]))))

	.dataa(\keyboard|alt_key~q ),
	.datab(\keyboard|scan_code [0]),
	.datac(\keyboard|scan_code [1]),
	.datad(\keyboard|control_key~q ),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector6~3_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector6~3 .lut_mask = 16'h3F2A;
defparam \keyboard|keymapper_inst|Selector6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N24
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector6~4 (
// Equation(s):
// \keyboard|keymapper_inst|Selector6~4_combout  = (\keyboard|keymapper_inst|Selector6~2_combout  & (((\keyboard|keymapper_inst|Selector6~3_combout ) # (!\keyboard|scan_code [2])))) # (!\keyboard|keymapper_inst|Selector6~2_combout  & 
// (\keyboard|keymapper_inst|Selector6~22_combout  & (\keyboard|scan_code [2])))

	.dataa(\keyboard|keymapper_inst|Selector6~22_combout ),
	.datab(\keyboard|keymapper_inst|Selector6~2_combout ),
	.datac(\keyboard|scan_code [2]),
	.datad(\keyboard|keymapper_inst|Selector6~3_combout ),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector6~4_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector6~4 .lut_mask = 16'hEC2C;
defparam \keyboard|keymapper_inst|Selector6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N22
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector6~5 (
// Equation(s):
// \keyboard|keymapper_inst|Selector6~5_combout  = (\keyboard|control_key~q ) # ((\keyboard|alt_key~q ) # ((\keyboard|special_make~q  & \keyboard|scan_code [1])))

	.dataa(\keyboard|special_make~q ),
	.datab(\keyboard|control_key~q ),
	.datac(\keyboard|alt_key~q ),
	.datad(\keyboard|scan_code [1]),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector6~5_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector6~5 .lut_mask = 16'hFEFC;
defparam \keyboard|keymapper_inst|Selector6~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N16
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector6~6 (
// Equation(s):
// \keyboard|keymapper_inst|Selector6~6_combout  = (\keyboard|scan_code [2] & (!\keyboard|scan_code [0] & (\keyboard|scan_code [1] $ (\keyboard|scan_code [3])))) # (!\keyboard|scan_code [2] & (((\keyboard|scan_code [0] & \keyboard|scan_code [3]))))

	.dataa(\keyboard|scan_code [1]),
	.datab(\keyboard|scan_code [2]),
	.datac(\keyboard|scan_code [0]),
	.datad(\keyboard|scan_code [3]),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector6~6_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector6~6 .lut_mask = 16'h3408;
defparam \keyboard|keymapper_inst|Selector6~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N18
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector6~7 (
// Equation(s):
// \keyboard|keymapper_inst|Selector6~7_combout  = (\keyboard|keymapper_inst|Selector6~6_combout  & ((\keyboard|keymapper_inst|Selector6~5_combout ) # (!\keyboard|scan_code [3])))

	.dataa(gnd),
	.datab(\keyboard|keymapper_inst|Selector6~6_combout ),
	.datac(\keyboard|keymapper_inst|Selector6~5_combout ),
	.datad(\keyboard|scan_code [3]),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector6~7_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector6~7 .lut_mask = 16'hC0CC;
defparam \keyboard|keymapper_inst|Selector6~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N12
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector6~8 (
// Equation(s):
// \keyboard|keymapper_inst|Selector6~8_combout  = (\keyboard|keymapper_inst|control_out~0_combout  & ((\keyboard|scan_code [1] & ((!\keyboard|scan_code [0]) # (!\keyboard|scan_code [2]))) # (!\keyboard|scan_code [1] & ((\keyboard|scan_code [2]) # 
// (\keyboard|scan_code [0])))))

	.dataa(\keyboard|scan_code [1]),
	.datab(\keyboard|scan_code [2]),
	.datac(\keyboard|scan_code [0]),
	.datad(\keyboard|keymapper_inst|control_out~0_combout ),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector6~8_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector6~8 .lut_mask = 16'h7E00;
defparam \keyboard|keymapper_inst|Selector6~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N10
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector6~9 (
// Equation(s):
// \keyboard|keymapper_inst|Selector6~9_combout  = (\keyboard|scan_code [4] & (((\keyboard|scan_code [6])))) # (!\keyboard|scan_code [4] & ((\keyboard|scan_code [6] & ((\keyboard|keymapper_inst|Selector6~7_combout ))) # (!\keyboard|scan_code [6] & 
// (\keyboard|keymapper_inst|Selector6~8_combout ))))

	.dataa(\keyboard|keymapper_inst|Selector6~8_combout ),
	.datab(\keyboard|keymapper_inst|Selector6~7_combout ),
	.datac(\keyboard|scan_code [4]),
	.datad(\keyboard|scan_code [6]),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector6~9_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector6~9 .lut_mask = 16'hFC0A;
defparam \keyboard|keymapper_inst|Selector6~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N30
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector6~10 (
// Equation(s):
// \keyboard|keymapper_inst|Selector6~10_combout  = (\keyboard|scan_code [3] & (((\keyboard|scan_code [0]) # (\keyboard|scan_code [1])))) # (!\keyboard|scan_code [3] & (\keyboard|special_make~q  & (\keyboard|scan_code [0] $ (\keyboard|scan_code [1]))))

	.dataa(\keyboard|special_make~q ),
	.datab(\keyboard|scan_code [3]),
	.datac(\keyboard|scan_code [0]),
	.datad(\keyboard|scan_code [1]),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector6~10_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector6~10 .lut_mask = 16'hCEE0;
defparam \keyboard|keymapper_inst|Selector6~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N8
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector6~11 (
// Equation(s):
// \keyboard|keymapper_inst|Selector6~11_combout  = (\keyboard|scan_code [2] & (((\keyboard|scan_code [3])))) # (!\keyboard|scan_code [2] & ((\keyboard|keymapper_inst|Selector6~10_combout  & ((\keyboard|keymapper_inst|control_out~0_combout ) # 
// (!\keyboard|scan_code [3]))) # (!\keyboard|keymapper_inst|Selector6~10_combout  & (\keyboard|keymapper_inst|control_out~0_combout  & !\keyboard|scan_code [3]))))

	.dataa(\keyboard|keymapper_inst|Selector6~10_combout ),
	.datab(\keyboard|keymapper_inst|control_out~0_combout ),
	.datac(\keyboard|scan_code [2]),
	.datad(\keyboard|scan_code [3]),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector6~11_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector6~11 .lut_mask = 16'hF80E;
defparam \keyboard|keymapper_inst|Selector6~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N10
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector6~12 (
// Equation(s):
// \keyboard|keymapper_inst|Selector6~12_combout  = (\keyboard|keymapper_inst|Selector6~3_combout  & ((\keyboard|scan_code [1]))) # (!\keyboard|keymapper_inst|Selector6~3_combout  & (\keyboard|special_make~q  & !\keyboard|scan_code [1]))

	.dataa(gnd),
	.datab(\keyboard|keymapper_inst|Selector6~3_combout ),
	.datac(\keyboard|special_make~q ),
	.datad(\keyboard|scan_code [1]),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector6~12_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector6~12 .lut_mask = 16'hCC30;
defparam \keyboard|keymapper_inst|Selector6~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N20
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector6~13 (
// Equation(s):
// \keyboard|keymapper_inst|Selector6~13_combout  = (\keyboard|scan_code [2] & ((\keyboard|keymapper_inst|Selector6~12_combout  & ((!\keyboard|keymapper_inst|Selector6~11_combout ))) # (!\keyboard|keymapper_inst|Selector6~12_combout  & 
// (\keyboard|keymapper_inst|Selector6~3_combout )))) # (!\keyboard|scan_code [2] & (((\keyboard|keymapper_inst|Selector6~11_combout ))))

	.dataa(\keyboard|keymapper_inst|Selector6~12_combout ),
	.datab(\keyboard|keymapper_inst|Selector6~3_combout ),
	.datac(\keyboard|scan_code [2]),
	.datad(\keyboard|keymapper_inst|Selector6~11_combout ),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector6~13_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector6~13 .lut_mask = 16'h4FE0;
defparam \keyboard|keymapper_inst|Selector6~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N12
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector6~14 (
// Equation(s):
// \keyboard|keymapper_inst|Selector6~14_combout  = (\keyboard|scan_code [4] & ((\keyboard|keymapper_inst|Selector6~9_combout  & ((\keyboard|keymapper_inst|Selector6~13_combout ))) # (!\keyboard|keymapper_inst|Selector6~9_combout  & 
// (\keyboard|keymapper_inst|Selector6~4_combout )))) # (!\keyboard|scan_code [4] & (((\keyboard|keymapper_inst|Selector6~9_combout ))))

	.dataa(\keyboard|keymapper_inst|Selector6~4_combout ),
	.datab(\keyboard|keymapper_inst|Selector6~13_combout ),
	.datac(\keyboard|scan_code [4]),
	.datad(\keyboard|keymapper_inst|Selector6~9_combout ),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector6~14_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector6~14 .lut_mask = 16'hCFA0;
defparam \keyboard|keymapper_inst|Selector6~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y22_N26
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector6~15 (
// Equation(s):
// \keyboard|keymapper_inst|Selector6~15_combout  = (\keyboard|scan_code [4] & (((!\keyboard|scan_code [2] & !\keyboard|scan_code [0])) # (!\keyboard|scan_code [6]))) # (!\keyboard|scan_code [4] & ((\keyboard|scan_code [6]) # ((\keyboard|scan_code [2] & 
// \keyboard|scan_code [0]))))

	.dataa(\keyboard|scan_code [4]),
	.datab(\keyboard|scan_code [2]),
	.datac(\keyboard|scan_code [6]),
	.datad(\keyboard|scan_code [0]),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector6~15_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector6~15 .lut_mask = 16'h5E7A;
defparam \keyboard|keymapper_inst|Selector6~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N30
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector6~17 (
// Equation(s):
// \keyboard|keymapper_inst|Selector6~17_combout  = (\keyboard|scan_code [1] & (((!\keyboard|scan_code [2]) # (!\keyboard|scan_code [0])))) # (!\keyboard|scan_code [1] & ((\keyboard|scan_code [2]) # ((!\keyboard|scan_code [4] & \keyboard|scan_code [0]))))

	.dataa(\keyboard|scan_code [4]),
	.datab(\keyboard|scan_code [0]),
	.datac(\keyboard|scan_code [1]),
	.datad(\keyboard|scan_code [2]),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector6~17_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector6~17 .lut_mask = 16'h3FF4;
defparam \keyboard|keymapper_inst|Selector6~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N16
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector6~18 (
// Equation(s):
// \keyboard|keymapper_inst|Selector6~18_combout  = (\keyboard|scan_code [4] & (((!\keyboard|scan_code [6])) # (!\keyboard|scan_code [2]))) # (!\keyboard|scan_code [4] & ((\keyboard|scan_code [6]) # ((\keyboard|scan_code [2] & \keyboard|scan_code [0]))))

	.dataa(\keyboard|scan_code [2]),
	.datab(\keyboard|scan_code [0]),
	.datac(\keyboard|scan_code [4]),
	.datad(\keyboard|scan_code [6]),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector6~18_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector6~18 .lut_mask = 16'h5FF8;
defparam \keyboard|keymapper_inst|Selector6~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N18
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector6~19 (
// Equation(s):
// \keyboard|keymapper_inst|Selector6~19_combout  = (\keyboard|scan_code [3] & (((\keyboard|keymapper_inst|Selector6~17_combout  & \keyboard|keymapper_inst|Selector6~18_combout )))) # (!\keyboard|scan_code [3] & 
// (((\keyboard|keymapper_inst|Selector6~17_combout )) # (!\keyboard|scan_code [6])))

	.dataa(\keyboard|scan_code [6]),
	.datab(\keyboard|scan_code [3]),
	.datac(\keyboard|keymapper_inst|Selector6~17_combout ),
	.datad(\keyboard|keymapper_inst|Selector6~18_combout ),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector6~19_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector6~19 .lut_mask = 16'hF131;
defparam \keyboard|keymapper_inst|Selector6~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N10
cycloneive_lcell_comb \multiHEX|hex_inst_3|WideOr5~0 (
// Equation(s):
// \multiHEX|hex_inst_3|WideOr5~0_combout  = (\keyboard|scan_code [5] & ((\keyboard|scan_code [4] & ((\keyboard|scan_code [7]))) # (!\keyboard|scan_code [4] & (\keyboard|scan_code [6])))) # (!\keyboard|scan_code [5] & (\keyboard|scan_code [6] & 
// (\keyboard|scan_code [4] $ (\keyboard|scan_code [7]))))

	.dataa(\keyboard|scan_code [6]),
	.datab(\keyboard|scan_code [4]),
	.datac(\keyboard|scan_code [5]),
	.datad(\keyboard|scan_code [7]),
	.cin(gnd),
	.combout(\multiHEX|hex_inst_3|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \multiHEX|hex_inst_3|WideOr5~0 .lut_mask = 16'hE228;
defparam \multiHEX|hex_inst_3|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N18
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector23~1 (
// Equation(s):
// \CPU0|cpu01_inst|Selector23~1_combout  = (\CPU0|cpu01_inst|WideOr168~0_combout  & ((\CPU0|cpu01_inst|xreg [8]) # ((\CPU0|cpu01_inst|cc [0] & \CPU0|cpu01_inst|WideOr169~0_combout )))) # (!\CPU0|cpu01_inst|WideOr168~0_combout  & (\CPU0|cpu01_inst|cc [0] & 
// (\CPU0|cpu01_inst|WideOr169~0_combout )))

	.dataa(\CPU0|cpu01_inst|WideOr168~0_combout ),
	.datab(\CPU0|cpu01_inst|cc [0]),
	.datac(\CPU0|cpu01_inst|WideOr169~0_combout ),
	.datad(\CPU0|cpu01_inst|xreg [8]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector23~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector23~1 .lut_mask = 16'hEAC0;
defparam \CPU0|cpu01_inst|Selector23~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y14_N7
dffeas \CPU0|cpu01_inst|state.pulx_lo_state (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|state~82_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|cpu01_inst|state~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|state.pulx_lo_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|state.pulx_lo_state .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|state.pulx_lo_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N12
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector23~2 (
// Equation(s):
// \CPU0|cpu01_inst|Selector23~2_combout  = (\CPU0|cpu01_inst|xreg [0] & (((\CPU0|cpu01_inst|state.int_ixl_state~q ) # (\CPU0|cpu01_inst|state.pshx_lo_state~q )) # (!\CPU0|cpu01_inst|ix_ctrl~0_combout )))

	.dataa(\CPU0|cpu01_inst|ix_ctrl~0_combout ),
	.datab(\CPU0|cpu01_inst|xreg [0]),
	.datac(\CPU0|cpu01_inst|state.int_ixl_state~q ),
	.datad(\CPU0|cpu01_inst|state.pshx_lo_state~q ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector23~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector23~2 .lut_mask = 16'hCCC4;
defparam \CPU0|cpu01_inst|Selector23~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N6
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector23~3 (
// Equation(s):
// \CPU0|cpu01_inst|Selector23~3_combout  = (\CPU0|cpu01_inst|Selector23~1_combout ) # ((\CPU0|cpu01_inst|Selector23~2_combout ) # ((\CPU0|cpu01_inst|accb [0] & \CPU0|cpu01_inst|WideOr166~0_combout )))

	.dataa(\CPU0|cpu01_inst|accb [0]),
	.datab(\CPU0|cpu01_inst|Selector23~1_combout ),
	.datac(\CPU0|cpu01_inst|WideOr166~0_combout ),
	.datad(\CPU0|cpu01_inst|Selector23~2_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector23~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector23~3 .lut_mask = 16'hFFEC;
defparam \CPU0|cpu01_inst|Selector23~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N6
cycloneive_lcell_comb \CPU0|cpu01_inst|WideOr142~0 (
// Equation(s):
// \CPU0|cpu01_inst|WideOr142~0_combout  = (!\CPU0|cpu01_inst|state.muld_state~q  & (\CPU0|cpu01_inst|state.reset_state~q  & (!\CPU0|cpu01_inst|state.jmp_state~q  & !\CPU0|cpu01_inst|state.mulea_state~q )))

	.dataa(\CPU0|cpu01_inst|state.muld_state~q ),
	.datab(\CPU0|cpu01_inst|state.reset_state~q ),
	.datac(\CPU0|cpu01_inst|state.jmp_state~q ),
	.datad(\CPU0|cpu01_inst|state.mulea_state~q ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|WideOr142~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|WideOr142~0 .lut_mask = 16'h0004;
defparam \CPU0|cpu01_inst|WideOr142~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N6
cycloneive_lcell_comb \CPU0|cpu01_inst|WideOr174~0 (
// Equation(s):
// \CPU0|cpu01_inst|WideOr174~0_combout  = (!\CPU0|cpu01_inst|state.int_pch_state~q  & (!\CPU0|cpu01_inst|state.bsr1_state~q  & (!\CPU0|cpu01_inst|state.int_ixh_state~q  & !\CPU0|cpu01_inst|state.jsr1_state~q )))

	.dataa(\CPU0|cpu01_inst|state.int_pch_state~q ),
	.datab(\CPU0|cpu01_inst|state.bsr1_state~q ),
	.datac(\CPU0|cpu01_inst|state.int_ixh_state~q ),
	.datad(\CPU0|cpu01_inst|state.jsr1_state~q ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|WideOr174~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|WideOr174~0 .lut_mask = 16'h0001;
defparam \CPU0|cpu01_inst|WideOr174~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N6
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector11~0 (
// Equation(s):
// \CPU0|cpu01_inst|Selector11~0_combout  = (\CPU0|cpu01_inst|address~4_combout  & (\CPU0|cpu01_inst|ea [4])) # (!\CPU0|cpu01_inst|address~4_combout  & (((\CPU0|cpu01_inst|WideOr164~0_combout ) # (\CPU0|cpu01_inst|pc [4]))))

	.dataa(\CPU0|cpu01_inst|address~4_combout ),
	.datab(\CPU0|cpu01_inst|ea [4]),
	.datac(\CPU0|cpu01_inst|WideOr164~0_combout ),
	.datad(\CPU0|cpu01_inst|pc [4]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector11~0 .lut_mask = 16'hDDD8;
defparam \CPU0|cpu01_inst|Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y11_N19
dffeas \CPU0|cpu01_inst|sp[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|Selector177~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|cpu01_inst|sp[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|sp [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|sp[3] .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|sp[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y11_N5
dffeas \CPU0|cpu01_inst|iv[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|Selector130~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\CPU0|hold_s~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|iv [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|iv[2] .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|iv[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N26
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector12~14 (
// Equation(s):
// \CPU0|cpu01_inst|Selector12~14_combout  = (\CPU0|cpu01_inst|Selector12~12_combout  & ((\CPU0|cpu01_inst|ea [3]))) # (!\CPU0|cpu01_inst|Selector12~12_combout  & (\CPU0|cpu01_inst|iv [2]))

	.dataa(gnd),
	.datab(\CPU0|cpu01_inst|Selector12~12_combout ),
	.datac(\CPU0|cpu01_inst|iv [2]),
	.datad(\CPU0|cpu01_inst|ea [3]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector12~14_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector12~14 .lut_mask = 16'hFC30;
defparam \CPU0|cpu01_inst|Selector12~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y11_N23
dffeas \CPU0|cpu01_inst|iv[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|Selector131~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\CPU0|hold_s~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|iv [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|iv[1] .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|iv[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y11_N27
dffeas \CPU0|cpu01_inst|sp[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|Selector180~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|cpu01_inst|sp[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|sp [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|sp[0] .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|sp[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y20_N7
dffeas \keyboard|ps2_host_inst|ps2_host_rx|rx_data[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\keyboard|ps2_host_inst|ps2_host_rx|rx_data~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\keyboard|ps2_host_inst|ps2_host_rx|rx_data[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard|ps2_host_inst|ps2_host_rx|rx_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard|ps2_host_inst|ps2_host_rx|rx_data[6] .is_wysiwyg = "true";
defparam \keyboard|ps2_host_inst|ps2_host_rx|rx_data[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N30
cycloneive_lcell_comb \keyboard|Equal6~0 (
// Equation(s):
// \keyboard|Equal6~0_combout  = (!\keyboard|ps2_host_inst|ps2_host_rx|rx_data [6] & !\keyboard|ps2_host_inst|ps2_host_rx|rx_data [3])

	.dataa(\keyboard|ps2_host_inst|ps2_host_rx|rx_data [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(\keyboard|ps2_host_inst|ps2_host_rx|rx_data [3]),
	.cin(gnd),
	.combout(\keyboard|Equal6~0_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|Equal6~0 .lut_mask = 16'h0055;
defparam \keyboard|Equal6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N8
cycloneive_lcell_comb \keyboard|Equal5~1 (
// Equation(s):
// \keyboard|Equal5~1_combout  = (\keyboard|Equal6~0_combout  & (\keyboard|ps2_host_inst|ps2_host_rx|rx_data [2] & (\keyboard|Equal5~0_combout  & !\keyboard|ps2_host_inst|ps2_host_rx|rx_data [0])))

	.dataa(\keyboard|Equal6~0_combout ),
	.datab(\keyboard|ps2_host_inst|ps2_host_rx|rx_data [2]),
	.datac(\keyboard|Equal5~0_combout ),
	.datad(\keyboard|ps2_host_inst|ps2_host_rx|rx_data [0]),
	.cin(gnd),
	.combout(\keyboard|Equal5~1_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|Equal5~1 .lut_mask = 16'h0080;
defparam \keyboard|Equal5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N30
cycloneive_lcell_comb \keyboard|scan_code[1]~1 (
// Equation(s):
// \keyboard|scan_code[1]~1_combout  = (!\keyboard|state.process_first~q  & !\keyboard|state.process_second~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\keyboard|state.process_first~q ),
	.datad(\keyboard|state.process_second~q ),
	.cin(gnd),
	.combout(\keyboard|scan_code[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|scan_code[1]~1 .lut_mask = 16'h000F;
defparam \keyboard|scan_code[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N18
cycloneive_lcell_comb \keyboard|Selector12~0 (
// Equation(s):
// \keyboard|Selector12~0_combout  = (\keyboard|Equal5~1_combout  & (((\keyboard|control_key~q  & !\keyboard|state.process_third~q )) # (!\keyboard|scan_code[1]~1_combout ))) # (!\keyboard|Equal5~1_combout  & (((\keyboard|control_key~q ))))

	.dataa(\keyboard|scan_code[1]~1_combout ),
	.datab(\keyboard|Equal5~1_combout ),
	.datac(\keyboard|control_key~q ),
	.datad(\keyboard|state.process_third~q ),
	.cin(gnd),
	.combout(\keyboard|Selector12~0_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|Selector12~0 .lut_mask = 16'h74F4;
defparam \keyboard|Selector12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y17_N23
dffeas \VDG|DD_s[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\VDG|DD_s[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VDG|DD_s[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|DD_s [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|DD_s[2] .is_wysiwyg = "true";
defparam \VDG|DD_s[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N10
cycloneive_lcell_comb \VDG|E4~0 (
// Equation(s):
// \VDG|E4~0_combout  = (\VDG|col_count [2] & ((\VDG|DD_s [2]) # ((\VDG|H4~combout )))) # (!\VDG|col_count [2] & (((\VDG|DD_s [3] & !\VDG|H4~combout ))))

	.dataa(\VDG|col_count [2]),
	.datab(\VDG|DD_s [2]),
	.datac(\VDG|DD_s [3]),
	.datad(\VDG|H4~combout ),
	.cin(gnd),
	.combout(\VDG|E4~0_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|E4~0 .lut_mask = 16'hAAD8;
defparam \VDG|E4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N8
cycloneive_lcell_comb \VDG|next_R~0 (
// Equation(s):
// \VDG|next_R~0_combout  = (\VDG|next_B~0_combout  & ((\VDG|INV_s~q  & ((\VDG|DD_s [5]) # (!\VDG|DD_s [4]))) # (!\VDG|INV_s~q  & ((\VDG|DD_s [4])))))

	.dataa(\VDG|next_B~0_combout ),
	.datab(\VDG|DD_s [5]),
	.datac(\VDG|INV_s~q ),
	.datad(\VDG|DD_s [4]),
	.cin(gnd),
	.combout(\VDG|next_R~0_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|next_R~0 .lut_mask = 16'h8AA0;
defparam \VDG|next_R~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N6
cycloneive_lcell_comb \VDG|next_G~0 (
// Equation(s):
// \VDG|next_G~0_combout  = ((\VDG|INV_s~q  & \VDG|DD_s [4])) # (!\VDG|DD_s [5])

	.dataa(\VDG|INV_s~q ),
	.datab(gnd),
	.datac(\VDG|DD_s [4]),
	.datad(\VDG|DD_s [5]),
	.cin(gnd),
	.combout(\VDG|next_G~0_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|next_G~0 .lut_mask = 16'hA0FF;
defparam \VDG|next_G~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N30
cycloneive_lcell_comb \VDG|next_B~1 (
// Equation(s):
// \VDG|next_B~1_combout  = (!\VDG|Mux1~1_combout  & (\VDG|AG_s~q  & !\VDG|Mux2~1_combout ))

	.dataa(gnd),
	.datab(\VDG|Mux1~1_combout ),
	.datac(\VDG|AG_s~q ),
	.datad(\VDG|Mux2~1_combout ),
	.cin(gnd),
	.combout(\VDG|next_B~1_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|next_B~1 .lut_mask = 16'h0030;
defparam \VDG|next_B~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N10
cycloneive_lcell_comb \VDG|always1~2 (
// Equation(s):
// \VDG|always1~2_combout  = (\VDG|line_count [2] & (!\VDG|line_count [1] & !\VDG|line_count [0])) # (!\VDG|line_count [2] & (\VDG|line_count [1] & \VDG|line_count [0]))

	.dataa(gnd),
	.datab(\VDG|line_count [2]),
	.datac(\VDG|line_count [1]),
	.datad(\VDG|line_count [0]),
	.cin(gnd),
	.combout(\VDG|always1~2_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|always1~2 .lut_mask = 16'h300C;
defparam \VDG|always1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y12_N3
dffeas \CPU0|cpu01_inst|cc[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|Selector122~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\CPU0|hold_s~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|cc [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|cc[7] .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|cc[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N2
cycloneive_lcell_comb \CPU0|cpu01_inst|WideOr27~0 (
// Equation(s):
// \CPU0|cpu01_inst|WideOr27~0_combout  = (\CPU0|cpu01_inst|op_code [2] & (!\CPU0|cpu01_inst|op_code [1] & (\CPU0|cpu01_inst|op_code [3]))) # (!\CPU0|cpu01_inst|op_code [2] & (\CPU0|cpu01_inst|op_code [1] & (!\CPU0|cpu01_inst|op_code [3] & 
// \CPU0|cpu01_inst|op_code [0])))

	.dataa(\CPU0|cpu01_inst|op_code [2]),
	.datab(\CPU0|cpu01_inst|op_code [1]),
	.datac(\CPU0|cpu01_inst|op_code [3]),
	.datad(\CPU0|cpu01_inst|op_code [0]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|WideOr27~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|WideOr27~0 .lut_mask = 16'h2420;
defparam \CPU0|cpu01_inst|WideOr27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N6
cycloneive_lcell_comb \CPU0|cpu01_inst|WideOr50~0 (
// Equation(s):
// \CPU0|cpu01_inst|WideOr50~0_combout  = (!\CPU0|cpu01_inst|op_code [3] & (!\CPU0|cpu01_inst|op_code [1] & ((\CPU0|cpu01_inst|op_code [2]) # (\CPU0|cpu01_inst|op_code [0]))))

	.dataa(\CPU0|cpu01_inst|op_code [2]),
	.datab(\CPU0|cpu01_inst|op_code [3]),
	.datac(\CPU0|cpu01_inst|op_code [1]),
	.datad(\CPU0|cpu01_inst|op_code [0]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|WideOr50~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|WideOr50~0 .lut_mask = 16'h0302;
defparam \CPU0|cpu01_inst|WideOr50~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N8
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector255~4 (
// Equation(s):
// \CPU0|cpu01_inst|Selector255~4_combout  = (\CPU0|cpu01_inst|op_code [4] & (\CPU0|cpu01_inst|Decoder7~2_combout  & (\CPU0|cpu01_inst|op_code [7]))) # (!\CPU0|cpu01_inst|op_code [4] & (((!\CPU0|cpu01_inst|op_code [7] & \CPU0|cpu01_inst|WideOr50~0_combout 
// ))))

	.dataa(\CPU0|cpu01_inst|op_code [4]),
	.datab(\CPU0|cpu01_inst|Decoder7~2_combout ),
	.datac(\CPU0|cpu01_inst|op_code [7]),
	.datad(\CPU0|cpu01_inst|WideOr50~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector255~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector255~4 .lut_mask = 16'h8580;
defparam \CPU0|cpu01_inst|Selector255~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N26
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector255~5 (
// Equation(s):
// \CPU0|cpu01_inst|Selector255~5_combout  = (\CPU0|cpu01_inst|op_code [6] & (!\CPU0|cpu01_inst|op_code [7] & ((\CPU0|cpu01_inst|op_code [5]) # (!\CPU0|cpu01_inst|state.execute_state~q )))) # (!\CPU0|cpu01_inst|op_code [6] & 
// (!\CPU0|cpu01_inst|state.execute_state~q  & (\CPU0|cpu01_inst|op_code [7])))

	.dataa(\CPU0|cpu01_inst|op_code [6]),
	.datab(\CPU0|cpu01_inst|state.execute_state~q ),
	.datac(\CPU0|cpu01_inst|op_code [7]),
	.datad(\CPU0|cpu01_inst|op_code [5]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector255~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector255~5 .lut_mask = 16'h1A12;
defparam \CPU0|cpu01_inst|Selector255~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N28
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector255~6 (
// Equation(s):
// \CPU0|cpu01_inst|Selector255~6_combout  = (!\CPU0|cpu01_inst|Selector255~5_combout  & ((\CPU0|cpu01_inst|state.execute_state~q ) # ((\CPU0|cpu01_inst|Selector227~2_combout  & \CPU0|cpu01_inst|Selector255~4_combout ))))

	.dataa(\CPU0|cpu01_inst|Selector255~5_combout ),
	.datab(\CPU0|cpu01_inst|Selector227~2_combout ),
	.datac(\CPU0|cpu01_inst|Selector255~4_combout ),
	.datad(\CPU0|cpu01_inst|state.execute_state~q ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector255~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector255~6 .lut_mask = 16'h5540;
defparam \CPU0|cpu01_inst|Selector255~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N12
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector256~2 (
// Equation(s):
// \CPU0|cpu01_inst|Selector256~2_combout  = (\CPU0|cpu01_inst|Selector278~0_combout  & ((\CPU0|cpu01_inst|op_code [6] & ((\CPU0|cpu01_inst|Equal5~1_combout ))) # (!\CPU0|cpu01_inst|op_code [6] & (\CPU0|cpu01_inst|Decoder7~4_combout ))))

	.dataa(\CPU0|cpu01_inst|Decoder7~4_combout ),
	.datab(\CPU0|cpu01_inst|Equal5~1_combout ),
	.datac(\CPU0|cpu01_inst|Selector278~0_combout ),
	.datad(\CPU0|cpu01_inst|op_code [6]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector256~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector256~2 .lut_mask = 16'hC0A0;
defparam \CPU0|cpu01_inst|Selector256~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N12
cycloneive_lcell_comb \CPU0|cpu01_inst|WideOr26~0 (
// Equation(s):
// \CPU0|cpu01_inst|WideOr26~0_combout  = (\CPU0|cpu01_inst|op_code [2] & (((\CPU0|cpu01_inst|op_code [3])))) # (!\CPU0|cpu01_inst|op_code [2] & (\CPU0|cpu01_inst|op_code [1] & (!\CPU0|cpu01_inst|op_code [3] & \CPU0|cpu01_inst|op_code [0])))

	.dataa(\CPU0|cpu01_inst|op_code [1]),
	.datab(\CPU0|cpu01_inst|op_code [2]),
	.datac(\CPU0|cpu01_inst|op_code [3]),
	.datad(\CPU0|cpu01_inst|op_code [0]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|WideOr26~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|WideOr26~0 .lut_mask = 16'hC2C0;
defparam \CPU0|cpu01_inst|WideOr26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N0
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector253~7 (
// Equation(s):
// \CPU0|cpu01_inst|Selector253~7_combout  = (\CPU0|cpu01_inst|state.write16_state~q ) # ((\CPU0|cpu01_inst|op_code [4] & (\CPU0|cpu01_inst|state.indexed_state~q )) # (!\CPU0|cpu01_inst|op_code [4] & ((\CPU0|cpu01_inst|state.extended_state~q ))))

	.dataa(\CPU0|cpu01_inst|state.indexed_state~q ),
	.datab(\CPU0|cpu01_inst|op_code [4]),
	.datac(\CPU0|cpu01_inst|state.extended_state~q ),
	.datad(\CPU0|cpu01_inst|state.write16_state~q ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector253~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector253~7 .lut_mask = 16'hFFB8;
defparam \CPU0|cpu01_inst|Selector253~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N18
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector253~8 (
// Equation(s):
// \CPU0|cpu01_inst|Selector253~8_combout  = (((\CPU0|cpu01_inst|state.vect_hi_state~q ) # (\CPU0|cpu01_inst|Selector253~7_combout )) # (!\CPU0|cpu01_inst|WideOr142~3_combout )) # (!\CPU0|cpu01_inst|WideOr142~1_combout )

	.dataa(\CPU0|cpu01_inst|WideOr142~1_combout ),
	.datab(\CPU0|cpu01_inst|WideOr142~3_combout ),
	.datac(\CPU0|cpu01_inst|state.vect_hi_state~q ),
	.datad(\CPU0|cpu01_inst|Selector253~7_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector253~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector253~8 .lut_mask = 16'hFFF7;
defparam \CPU0|cpu01_inst|Selector253~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N28
cycloneive_lcell_comb \CPU0|cpu01_inst|WideOr59~0 (
// Equation(s):
// \CPU0|cpu01_inst|WideOr59~0_combout  = (\CPU0|cpu01_inst|op_code [0] & (\CPU0|cpu01_inst|op_code [2] & (!\CPU0|cpu01_inst|op_code [1]))) # (!\CPU0|cpu01_inst|op_code [0] & (!\CPU0|cpu01_inst|op_code [2] & (\CPU0|cpu01_inst|op_code [1] & 
// \CPU0|cpu01_inst|op_code [3])))

	.dataa(\CPU0|cpu01_inst|op_code [0]),
	.datab(\CPU0|cpu01_inst|op_code [2]),
	.datac(\CPU0|cpu01_inst|op_code [1]),
	.datad(\CPU0|cpu01_inst|op_code [3]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|WideOr59~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|WideOr59~0 .lut_mask = 16'h1808;
defparam \CPU0|cpu01_inst|WideOr59~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N6
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector257~0 (
// Equation(s):
// \CPU0|cpu01_inst|Selector257~0_combout  = (\CPU0|cpu01_inst|op_code [7] & (\CPU0|cpu01_inst|Decoder7~3_combout  & (!\CPU0|cpu01_inst|op_code [5]))) # (!\CPU0|cpu01_inst|op_code [7] & (((\CPU0|cpu01_inst|op_code [5] & !\CPU0|cpu01_inst|WideOr59~0_combout 
// ))))

	.dataa(\CPU0|cpu01_inst|op_code [7]),
	.datab(\CPU0|cpu01_inst|Decoder7~3_combout ),
	.datac(\CPU0|cpu01_inst|op_code [5]),
	.datad(\CPU0|cpu01_inst|WideOr59~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector257~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector257~0 .lut_mask = 16'h0858;
defparam \CPU0|cpu01_inst|Selector257~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N6
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector290~0 (
// Equation(s):
// \CPU0|cpu01_inst|Selector290~0_combout  = (!\CPU0|cpu01_inst|op_code [6] & (\CPU0|cpu01_inst|op_code [5] & \CPU0|cpu01_inst|op_code [7]))

	.dataa(\CPU0|cpu01_inst|op_code [6]),
	.datab(\CPU0|cpu01_inst|op_code [5]),
	.datac(\CPU0|cpu01_inst|op_code [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector290~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector290~0 .lut_mask = 16'h4040;
defparam \CPU0|cpu01_inst|Selector290~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N30
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector148~0 (
// Equation(s):
// \CPU0|cpu01_inst|Selector148~0_combout  = (\CPU0|cpu01_inst|Selector147~1_combout  & ((\CPU0|cpu01_inst|Selector147~0_combout  & ((\CPU0|cpu01_inst|md [8]))) # (!\CPU0|cpu01_inst|Selector147~0_combout  & (\CPU0|cpu01_inst|sp [8])))) # 
// (!\CPU0|cpu01_inst|Selector147~1_combout  & (((\CPU0|cpu01_inst|Selector147~0_combout ))))

	.dataa(\CPU0|cpu01_inst|sp [8]),
	.datab(\CPU0|cpu01_inst|Selector147~1_combout ),
	.datac(\CPU0|cpu01_inst|Selector147~0_combout ),
	.datad(\CPU0|cpu01_inst|md [8]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector148~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector148~0 .lut_mask = 16'hF838;
defparam \CPU0|cpu01_inst|Selector148~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N12
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector260~0 (
// Equation(s):
// \CPU0|cpu01_inst|Selector260~0_combout  = (\CPU0|cpu01_inst|state.int_wai_state~q ) # ((\CPU0|cpu01_inst|state.rti_state~q ) # ((\CPU0|cpu01_inst|Selector241~0_combout  & \CPU0|cpu01_inst|right_ctrl~0_combout )))

	.dataa(\CPU0|cpu01_inst|state.int_wai_state~q ),
	.datab(\CPU0|cpu01_inst|state.rti_state~q ),
	.datac(\CPU0|cpu01_inst|Selector241~0_combout ),
	.datad(\CPU0|cpu01_inst|right_ctrl~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector260~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector260~0 .lut_mask = 16'hFEEE;
defparam \CPU0|cpu01_inst|Selector260~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N4
cycloneive_lcell_comb \CPU0|cpu01_inst|WideOr61~0 (
// Equation(s):
// \CPU0|cpu01_inst|WideOr61~0_combout  = (\CPU0|cpu01_inst|op_code [2] & ((\CPU0|cpu01_inst|op_code [1]) # ((\CPU0|cpu01_inst|op_code [3])))) # (!\CPU0|cpu01_inst|op_code [2] & (\CPU0|cpu01_inst|op_code [1] & (\CPU0|cpu01_inst|op_code [3] & 
// !\CPU0|cpu01_inst|op_code [0])))

	.dataa(\CPU0|cpu01_inst|op_code [2]),
	.datab(\CPU0|cpu01_inst|op_code [1]),
	.datac(\CPU0|cpu01_inst|op_code [3]),
	.datad(\CPU0|cpu01_inst|op_code [0]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|WideOr61~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|WideOr61~0 .lut_mask = 16'hA8E8;
defparam \CPU0|cpu01_inst|WideOr61~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N18
cycloneive_lcell_comb \CPU0|cpu01_inst|WideOr60~0 (
// Equation(s):
// \CPU0|cpu01_inst|WideOr60~0_combout  = (\CPU0|cpu01_inst|op_code [2] & ((\CPU0|cpu01_inst|op_code [1]) # ((!\CPU0|cpu01_inst|op_code [0] & \CPU0|cpu01_inst|op_code [3]))))

	.dataa(\CPU0|cpu01_inst|op_code [1]),
	.datab(\CPU0|cpu01_inst|op_code [2]),
	.datac(\CPU0|cpu01_inst|op_code [0]),
	.datad(\CPU0|cpu01_inst|op_code [3]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|WideOr60~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|WideOr60~0 .lut_mask = 16'h8C88;
defparam \CPU0|cpu01_inst|WideOr60~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N16
cycloneive_lcell_comb \CPU0|cpu01_inst|WideNor13~2 (
// Equation(s):
// \CPU0|cpu01_inst|WideNor13~2_combout  = (\CPU0|cpu01_inst|op_code [7]) # ((\CPU0|cpu01_inst|WideNor13~9_combout ) # ((\CPU0|cpu01_inst|op_code [6] & !\CPU0|cpu01_inst|right_ctrl~0_combout )))

	.dataa(\CPU0|cpu01_inst|op_code [7]),
	.datab(\CPU0|cpu01_inst|WideNor13~9_combout ),
	.datac(\CPU0|cpu01_inst|op_code [6]),
	.datad(\CPU0|cpu01_inst|right_ctrl~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|WideNor13~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|WideNor13~2 .lut_mask = 16'hEEFE;
defparam \CPU0|cpu01_inst|WideNor13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N6
cycloneive_lcell_comb \CPU0|cpu01_inst|right_ctrl~1 (
// Equation(s):
// \CPU0|cpu01_inst|right_ctrl~1_combout  = (\CPU0|cpu01_inst|op_code [3] & ((\CPU0|cpu01_inst|op_code [2] & (!\CPU0|cpu01_inst|op_code [1] & \CPU0|cpu01_inst|op_code [0])) # (!\CPU0|cpu01_inst|op_code [2] & (\CPU0|cpu01_inst|op_code [1] & 
// !\CPU0|cpu01_inst|op_code [0]))))

	.dataa(\CPU0|cpu01_inst|op_code [2]),
	.datab(\CPU0|cpu01_inst|op_code [1]),
	.datac(\CPU0|cpu01_inst|op_code [3]),
	.datad(\CPU0|cpu01_inst|op_code [0]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|right_ctrl~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|right_ctrl~1 .lut_mask = 16'h2040;
defparam \CPU0|cpu01_inst|right_ctrl~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N6
cycloneive_lcell_comb \CPU0|cpu01_inst|WideNor13~4 (
// Equation(s):
// \CPU0|cpu01_inst|WideNor13~4_combout  = (\CPU0|cpu01_inst|right_ctrl.accb_right~0_combout ) # ((!\CPU0|cpu01_inst|right_ctrl~0_combout  & \CPU0|cpu01_inst|Selector241~0_combout ))

	.dataa(gnd),
	.datab(\CPU0|cpu01_inst|right_ctrl~0_combout ),
	.datac(\CPU0|cpu01_inst|Selector241~0_combout ),
	.datad(\CPU0|cpu01_inst|right_ctrl.accb_right~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|WideNor13~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|WideNor13~4 .lut_mask = 16'hFF30;
defparam \CPU0|cpu01_inst|WideNor13~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N28
cycloneive_lcell_comb \CPU0|cpu01_inst|WideNor13~7 (
// Equation(s):
// \CPU0|cpu01_inst|WideNor13~7_combout  = (!\CPU0|cpu01_inst|state.write16_state~q  & (!\CPU0|cpu01_inst|state.vect_hi_state~q  & (\CPU0|cpu01_inst|WideOr142~1_combout  & \CPU0|cpu01_inst|WideOr142~3_combout )))

	.dataa(\CPU0|cpu01_inst|state.write16_state~q ),
	.datab(\CPU0|cpu01_inst|state.vect_hi_state~q ),
	.datac(\CPU0|cpu01_inst|WideOr142~1_combout ),
	.datad(\CPU0|cpu01_inst|WideOr142~3_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|WideNor13~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|WideNor13~7 .lut_mask = 16'h1000;
defparam \CPU0|cpu01_inst|WideNor13~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y11_N7
dffeas \CPU0|cpu01_inst|xreg[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|Selector84~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|cpu01_inst|xreg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|xreg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|xreg[5] .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|xreg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y13_N13
dffeas \CPU0|cpu01_inst|acca[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|Selector61~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|cpu01_inst|acca[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|acca [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|acca[4] .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|acca[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N10
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector153~0 (
// Equation(s):
// \CPU0|cpu01_inst|Selector153~0_combout  = (\CPU0|cpu01_inst|Selector256~3_combout  & ((\CPU0|cpu01_inst|xreg [3]) # ((\CPU0|cpu01_inst|sp [3] & \CPU0|cpu01_inst|Selector257~4_combout )))) # (!\CPU0|cpu01_inst|Selector256~3_combout  & (\CPU0|cpu01_inst|sp 
// [3] & ((\CPU0|cpu01_inst|Selector257~4_combout ))))

	.dataa(\CPU0|cpu01_inst|Selector256~3_combout ),
	.datab(\CPU0|cpu01_inst|sp [3]),
	.datac(\CPU0|cpu01_inst|xreg [3]),
	.datad(\CPU0|cpu01_inst|Selector257~4_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector153~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector153~0 .lut_mask = 16'hECA0;
defparam \CPU0|cpu01_inst|Selector153~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y11_N17
dffeas \CPU0|cpu01_inst|accb[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|Selector72~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|cpu01_inst|accb[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|accb [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|accb[1] .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|accb[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N4
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector164~0 (
// Equation(s):
// \CPU0|cpu01_inst|Selector164~0_combout  = (!\CPU0|cpu01_inst|WideNor13~8_combout  & \CPU0|cpu01_inst|md [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|cpu01_inst|WideNor13~8_combout ),
	.datad(\CPU0|cpu01_inst|md [0]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector164~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector164~0 .lut_mask = 16'h0F00;
defparam \CPU0|cpu01_inst|Selector164~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N24
cycloneive_lcell_comb \CPU0|cpu01_inst|daa_reg~2 (
// Equation(s):
// \CPU0|cpu01_inst|daa_reg~2_combout  = (\CPU0|cpu01_inst|cc [5]) # ((\CPU0|cpu01_inst|Selector153~2_combout  & ((\CPU0|cpu01_inst|Selector155~2_combout ) # (\CPU0|cpu01_inst|Selector154~2_combout ))))

	.dataa(\CPU0|cpu01_inst|Selector155~2_combout ),
	.datab(\CPU0|cpu01_inst|Selector154~2_combout ),
	.datac(\CPU0|cpu01_inst|Selector153~2_combout ),
	.datad(\CPU0|cpu01_inst|cc [5]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|daa_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|daa_reg~2 .lut_mask = 16'hFFE0;
defparam \CPU0|cpu01_inst|daa_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N10
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector262~0 (
// Equation(s):
// \CPU0|cpu01_inst|Selector262~0_combout  = (!\CPU0|cpu01_inst|op_code [3] & (!\CPU0|cpu01_inst|op_code [1] & !\CPU0|cpu01_inst|op_code [2]))

	.dataa(\CPU0|cpu01_inst|op_code [3]),
	.datab(\CPU0|cpu01_inst|op_code [1]),
	.datac(\CPU0|cpu01_inst|op_code [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector262~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector262~0 .lut_mask = 16'h0101;
defparam \CPU0|cpu01_inst|Selector262~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N18
cycloneive_lcell_comb \CPU0|cpu01_inst|WideNor14 (
// Equation(s):
// \CPU0|cpu01_inst|WideNor14~combout  = (\CPU0|cpu01_inst|WideNor14~2_combout ) # ((\CPU0|cpu01_inst|Selector268~0_combout  & ((\CPU0|cpu01_inst|Decoder7~12_combout ) # (\CPU0|cpu01_inst|Decoder7~8_combout ))))

	.dataa(\CPU0|cpu01_inst|Decoder7~12_combout ),
	.datab(\CPU0|cpu01_inst|WideNor14~2_combout ),
	.datac(\CPU0|cpu01_inst|Decoder7~8_combout ),
	.datad(\CPU0|cpu01_inst|Selector268~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|WideNor14~combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|WideNor14 .lut_mask = 16'hFECC;
defparam \CPU0|cpu01_inst|WideNor14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N24
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector172~8 (
// Equation(s):
// \CPU0|cpu01_inst|Selector172~8_combout  = (!\CPU0|cpu01_inst|WideNor13~8_combout  & (\CPU0|cpu01_inst|md [8] & (\CPU0|cpu01_inst|Selector278~0_combout  & \CPU0|cpu01_inst|Selector228~0_combout )))

	.dataa(\CPU0|cpu01_inst|WideNor13~8_combout ),
	.datab(\CPU0|cpu01_inst|md [8]),
	.datac(\CPU0|cpu01_inst|Selector278~0_combout ),
	.datad(\CPU0|cpu01_inst|Selector228~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector172~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector172~8 .lut_mask = 16'h4000;
defparam \CPU0|cpu01_inst|Selector172~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N6
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector279~2 (
// Equation(s):
// \CPU0|cpu01_inst|Selector279~2_combout  = (\CPU0|cpu01_inst|op_code [5] & ((\CPU0|cpu01_inst|op_code [4] & ((\CPU0|cpu01_inst|state.extended_state~q ))) # (!\CPU0|cpu01_inst|op_code [4] & (\CPU0|cpu01_inst|state.indexed_state~q ))))

	.dataa(\CPU0|cpu01_inst|state.indexed_state~q ),
	.datab(\CPU0|cpu01_inst|op_code [4]),
	.datac(\CPU0|cpu01_inst|state.extended_state~q ),
	.datad(\CPU0|cpu01_inst|op_code [5]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector279~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector279~2 .lut_mask = 16'hE200;
defparam \CPU0|cpu01_inst|Selector279~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N16
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector279~3 (
// Equation(s):
// \CPU0|cpu01_inst|Selector279~3_combout  = (\CPU0|cpu01_inst|op_code [7] & (\CPU0|cpu01_inst|Decoder7~5_combout  & ((\CPU0|cpu01_inst|state.fetch_state~q ) # (\CPU0|cpu01_inst|Selector279~2_combout ))))

	.dataa(\CPU0|cpu01_inst|op_code [7]),
	.datab(\CPU0|cpu01_inst|state.fetch_state~q ),
	.datac(\CPU0|cpu01_inst|Decoder7~5_combout ),
	.datad(\CPU0|cpu01_inst|Selector279~2_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector279~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector279~3 .lut_mask = 16'hA080;
defparam \CPU0|cpu01_inst|Selector279~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N10
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector279~4 (
// Equation(s):
// \CPU0|cpu01_inst|Selector279~4_combout  = (\CPU0|cpu01_inst|Selector279~3_combout ) # ((\CPU0|cpu01_inst|Selector279~5_combout  & (\CPU0|cpu01_inst|op_code [4] & \CPU0|cpu01_inst|Selector227~2_combout )))

	.dataa(\CPU0|cpu01_inst|Selector279~5_combout ),
	.datab(\CPU0|cpu01_inst|op_code [4]),
	.datac(\CPU0|cpu01_inst|Selector227~2_combout ),
	.datad(\CPU0|cpu01_inst|Selector279~3_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector279~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector279~4 .lut_mask = 16'hFF80;
defparam \CPU0|cpu01_inst|Selector279~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N6
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector181~1 (
// Equation(s):
// \CPU0|cpu01_inst|Selector181~1_combout  = (\CPU0|cpu01_inst|WideOr12~2_combout  & (((!\CPU0|cpu01_inst|Decoder7~2_combout  & !\CPU0|cpu01_inst|Decoder7~7_combout )) # (!\CPU0|cpu01_inst|Selector268~0_combout )))

	.dataa(\CPU0|cpu01_inst|Decoder7~2_combout ),
	.datab(\CPU0|cpu01_inst|WideOr12~2_combout ),
	.datac(\CPU0|cpu01_inst|Decoder7~7_combout ),
	.datad(\CPU0|cpu01_inst|Selector268~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector181~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector181~1 .lut_mask = 16'h04CC;
defparam \CPU0|cpu01_inst|Selector181~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N26
cycloneive_lcell_comb \CPU0|cpu01_inst|WideOr18~1 (
// Equation(s):
// \CPU0|cpu01_inst|WideOr18~1_combout  = (\CPU0|cpu01_inst|Decoder7~9_combout  & (!\CPU0|cpu01_inst|Selector265~0_combout  & ((!\CPU0|cpu01_inst|Selector241~0_combout )))) # (!\CPU0|cpu01_inst|Decoder7~9_combout  & (((!\CPU0|cpu01_inst|Selector265~0_combout 
//  & !\CPU0|cpu01_inst|Selector241~0_combout )) # (!\CPU0|cpu01_inst|Decoder7~1_combout )))

	.dataa(\CPU0|cpu01_inst|Decoder7~9_combout ),
	.datab(\CPU0|cpu01_inst|Selector265~0_combout ),
	.datac(\CPU0|cpu01_inst|Decoder7~1_combout ),
	.datad(\CPU0|cpu01_inst|Selector241~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|WideOr18~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|WideOr18~1 .lut_mask = 16'h0537;
defparam \CPU0|cpu01_inst|WideOr18~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N10
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector180~0 (
// Equation(s):
// \CPU0|cpu01_inst|Selector180~0_combout  = (\CPU0|cpu01_inst|cc [0] & ((\CPU0|cpu01_inst|alu_ctrl.alu_tpa~0_combout ) # ((\CPU0|cpu01_inst|WideNor14~combout  & \CPU0|cpu01_inst|WideOr12~combout ))))

	.dataa(\CPU0|cpu01_inst|WideNor14~combout ),
	.datab(\CPU0|cpu01_inst|cc [0]),
	.datac(\CPU0|cpu01_inst|alu_ctrl.alu_tpa~0_combout ),
	.datad(\CPU0|cpu01_inst|WideOr12~combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector180~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector180~0 .lut_mask = 16'hC8C0;
defparam \CPU0|cpu01_inst|Selector180~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N28
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector228~1 (
// Equation(s):
// \CPU0|cpu01_inst|Selector228~1_combout  = (\CPU0|cpu01_inst|Selector278~0_combout  & ((\CPU0|cpu01_inst|op_code [6] & ((\CPU0|cpu01_inst|alu_ctrl~0_combout ))) # (!\CPU0|cpu01_inst|op_code [6] & (\CPU0|cpu01_inst|Decoder7~1_combout ))))

	.dataa(\CPU0|cpu01_inst|Selector278~0_combout ),
	.datab(\CPU0|cpu01_inst|Decoder7~1_combout ),
	.datac(\CPU0|cpu01_inst|alu_ctrl~0_combout ),
	.datad(\CPU0|cpu01_inst|op_code [6]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector228~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector228~1 .lut_mask = 16'hA088;
defparam \CPU0|cpu01_inst|Selector228~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N26
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector282~2 (
// Equation(s):
// \CPU0|cpu01_inst|Selector282~2_combout  = (\CPU0|cpu01_inst|ea [6] & (!\CPU0|cpu01_inst|state.mul6_state~q  & ((!\CPU0|cpu01_inst|state.mul7_state~q ) # (!\CPU0|cpu01_inst|ea [7])))) # (!\CPU0|cpu01_inst|ea [6] & (((!\CPU0|cpu01_inst|state.mul7_state~q )) 
// # (!\CPU0|cpu01_inst|ea [7])))

	.dataa(\CPU0|cpu01_inst|ea [6]),
	.datab(\CPU0|cpu01_inst|ea [7]),
	.datac(\CPU0|cpu01_inst|state.mul6_state~q ),
	.datad(\CPU0|cpu01_inst|state.mul7_state~q ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector282~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector282~2 .lut_mask = 16'h135F;
defparam \CPU0|cpu01_inst|Selector282~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y14_N17
dffeas \CPU0|iMEM|REGS[86][0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[86][5]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[86][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[86][0] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[86][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y14_N9
dffeas \CPU0|iMEM|REGS[90][0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[90][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[90][1]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[90][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[90][0] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[90][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y14_N3
dffeas \CPU0|iMEM|REGS[82][0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[82][2]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[82][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[82][0] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[82][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y14_N2
cycloneive_lcell_comb \CPU0|iMEM|Mux7~0 (
// Equation(s):
// \CPU0|iMEM|Mux7~0_combout  = (\CPU0|cpu01_inst|Selector12~combout  & ((\CPU0|cpu01_inst|Selector13~combout ) # ((\CPU0|iMEM|REGS[90][0]~q )))) # (!\CPU0|cpu01_inst|Selector12~combout  & (!\CPU0|cpu01_inst|Selector13~combout  & (\CPU0|iMEM|REGS[82][0]~q 
// )))

	.dataa(\CPU0|cpu01_inst|Selector12~combout ),
	.datab(\CPU0|cpu01_inst|Selector13~combout ),
	.datac(\CPU0|iMEM|REGS[82][0]~q ),
	.datad(\CPU0|iMEM|REGS[90][0]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux7~0 .lut_mask = 16'hBA98;
defparam \CPU0|iMEM|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y16_N9
dffeas \CPU0|iMEM|REGS[94][0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[94][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[94][1]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[94][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[94][0] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[94][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y14_N16
cycloneive_lcell_comb \CPU0|iMEM|Mux7~1 (
// Equation(s):
// \CPU0|iMEM|Mux7~1_combout  = (\CPU0|cpu01_inst|Selector13~combout  & ((\CPU0|iMEM|Mux7~0_combout  & (\CPU0|iMEM|REGS[94][0]~q )) # (!\CPU0|iMEM|Mux7~0_combout  & ((\CPU0|iMEM|REGS[86][0]~q ))))) # (!\CPU0|cpu01_inst|Selector13~combout  & 
// (((\CPU0|iMEM|Mux7~0_combout ))))

	.dataa(\CPU0|iMEM|REGS[94][0]~q ),
	.datab(\CPU0|cpu01_inst|Selector13~combout ),
	.datac(\CPU0|iMEM|REGS[86][0]~q ),
	.datad(\CPU0|iMEM|Mux7~0_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux7~1 .lut_mask = 16'hBBC0;
defparam \CPU0|iMEM|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y12_N25
dffeas \CPU0|iMEM|REGS[89][0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[89][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[89][1]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[89][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[89][0] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[89][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y12_N25
dffeas \CPU0|iMEM|REGS[85][0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[85][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[85][5]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[85][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[85][0] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[85][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y12_N27
dffeas \CPU0|iMEM|REGS[81][0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[81][4]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[81][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[81][0] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[81][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N26
cycloneive_lcell_comb \CPU0|iMEM|Mux7~2 (
// Equation(s):
// \CPU0|iMEM|Mux7~2_combout  = (\CPU0|cpu01_inst|Selector12~combout  & (\CPU0|cpu01_inst|Selector13~combout )) # (!\CPU0|cpu01_inst|Selector12~combout  & ((\CPU0|cpu01_inst|Selector13~combout  & ((\CPU0|iMEM|REGS[85][0]~q ))) # 
// (!\CPU0|cpu01_inst|Selector13~combout  & (\CPU0|iMEM|REGS[81][0]~q ))))

	.dataa(\CPU0|cpu01_inst|Selector12~combout ),
	.datab(\CPU0|cpu01_inst|Selector13~combout ),
	.datac(\CPU0|iMEM|REGS[81][0]~q ),
	.datad(\CPU0|iMEM|REGS[85][0]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux7~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux7~2 .lut_mask = 16'hDC98;
defparam \CPU0|iMEM|Mux7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y12_N27
dffeas \CPU0|iMEM|REGS[93][0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[93][1]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[93][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[93][0] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[93][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y12_N26
cycloneive_lcell_comb \CPU0|iMEM|Mux7~3 (
// Equation(s):
// \CPU0|iMEM|Mux7~3_combout  = (\CPU0|cpu01_inst|Selector12~combout  & ((\CPU0|iMEM|Mux7~2_combout  & ((\CPU0|iMEM|REGS[93][0]~q ))) # (!\CPU0|iMEM|Mux7~2_combout  & (\CPU0|iMEM|REGS[89][0]~q )))) # (!\CPU0|cpu01_inst|Selector12~combout  & 
// (((\CPU0|iMEM|Mux7~2_combout ))))

	.dataa(\CPU0|cpu01_inst|Selector12~combout ),
	.datab(\CPU0|iMEM|REGS[89][0]~q ),
	.datac(\CPU0|iMEM|REGS[93][0]~q ),
	.datad(\CPU0|iMEM|Mux7~2_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux7~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux7~3 .lut_mask = 16'hF588;
defparam \CPU0|iMEM|Mux7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y10_N1
dffeas \CPU0|iMEM|REGS[84][0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[84][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[84][4]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[84][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[84][0] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[84][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y10_N17
dffeas \CPU0|iMEM|REGS[88][0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[88][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[88][5]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[88][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[88][0] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[88][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y10_N27
dffeas \CPU0|iMEM|REGS[80][0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[80][0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[80][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[80][0] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[80][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y10_N26
cycloneive_lcell_comb \CPU0|iMEM|Mux7~4 (
// Equation(s):
// \CPU0|iMEM|Mux7~4_combout  = (\CPU0|cpu01_inst|Selector12~combout  & ((\CPU0|iMEM|REGS[88][0]~q ) # ((\CPU0|cpu01_inst|Selector13~combout )))) # (!\CPU0|cpu01_inst|Selector12~combout  & (((\CPU0|iMEM|REGS[80][0]~q  & !\CPU0|cpu01_inst|Selector13~combout 
// ))))

	.dataa(\CPU0|cpu01_inst|Selector12~combout ),
	.datab(\CPU0|iMEM|REGS[88][0]~q ),
	.datac(\CPU0|iMEM|REGS[80][0]~q ),
	.datad(\CPU0|cpu01_inst|Selector13~combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux7~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux7~4 .lut_mask = 16'hAAD8;
defparam \CPU0|iMEM|Mux7~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y10_N11
dffeas \CPU0|iMEM|REGS[92][0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[92][1]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[92][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[92][0] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[92][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N10
cycloneive_lcell_comb \CPU0|iMEM|Mux7~5 (
// Equation(s):
// \CPU0|iMEM|Mux7~5_combout  = (\CPU0|iMEM|Mux7~4_combout  & (((\CPU0|iMEM|REGS[92][0]~q )) # (!\CPU0|cpu01_inst|Selector13~combout ))) # (!\CPU0|iMEM|Mux7~4_combout  & (\CPU0|cpu01_inst|Selector13~combout  & ((\CPU0|iMEM|REGS[84][0]~q ))))

	.dataa(\CPU0|iMEM|Mux7~4_combout ),
	.datab(\CPU0|cpu01_inst|Selector13~combout ),
	.datac(\CPU0|iMEM|REGS[92][0]~q ),
	.datad(\CPU0|iMEM|REGS[84][0]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux7~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux7~5 .lut_mask = 16'hE6A2;
defparam \CPU0|iMEM|Mux7~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N8
cycloneive_lcell_comb \CPU0|iMEM|Mux7~6 (
// Equation(s):
// \CPU0|iMEM|Mux7~6_combout  = (\CPU0|cpu01_inst|Selector15~12_combout  & (((\CPU0|cpu01_inst|Selector14~combout ) # (\CPU0|iMEM|Mux7~3_combout )))) # (!\CPU0|cpu01_inst|Selector15~12_combout  & (\CPU0|iMEM|Mux7~5_combout  & 
// (!\CPU0|cpu01_inst|Selector14~combout )))

	.dataa(\CPU0|cpu01_inst|Selector15~12_combout ),
	.datab(\CPU0|iMEM|Mux7~5_combout ),
	.datac(\CPU0|cpu01_inst|Selector14~combout ),
	.datad(\CPU0|iMEM|Mux7~3_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux7~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux7~6 .lut_mask = 16'hAEA4;
defparam \CPU0|iMEM|Mux7~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y12_N19
dffeas \CPU0|iMEM|REGS[91][0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[91][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[91][1]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[91][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[91][0] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[91][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y15_N1
dffeas \CPU0|iMEM|REGS[87][0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[87][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[87][0]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[87][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[87][0] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[87][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y15_N27
dffeas \CPU0|iMEM|REGS[83][0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[83][2]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[83][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[83][0] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[83][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y15_N26
cycloneive_lcell_comb \CPU0|iMEM|Mux7~7 (
// Equation(s):
// \CPU0|iMEM|Mux7~7_combout  = (\CPU0|cpu01_inst|Selector12~combout  & (\CPU0|cpu01_inst|Selector13~combout )) # (!\CPU0|cpu01_inst|Selector12~combout  & ((\CPU0|cpu01_inst|Selector13~combout  & ((\CPU0|iMEM|REGS[87][0]~q ))) # 
// (!\CPU0|cpu01_inst|Selector13~combout  & (\CPU0|iMEM|REGS[83][0]~q ))))

	.dataa(\CPU0|cpu01_inst|Selector12~combout ),
	.datab(\CPU0|cpu01_inst|Selector13~combout ),
	.datac(\CPU0|iMEM|REGS[83][0]~q ),
	.datad(\CPU0|iMEM|REGS[87][0]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux7~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux7~7 .lut_mask = 16'hDC98;
defparam \CPU0|iMEM|Mux7~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y12_N29
dffeas \CPU0|iMEM|REGS[95][0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[95][1]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[95][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[95][0] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[95][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N28
cycloneive_lcell_comb \CPU0|iMEM|Mux7~8 (
// Equation(s):
// \CPU0|iMEM|Mux7~8_combout  = (\CPU0|cpu01_inst|Selector12~combout  & ((\CPU0|iMEM|Mux7~7_combout  & ((\CPU0|iMEM|REGS[95][0]~q ))) # (!\CPU0|iMEM|Mux7~7_combout  & (\CPU0|iMEM|REGS[91][0]~q )))) # (!\CPU0|cpu01_inst|Selector12~combout  & 
// (((\CPU0|iMEM|Mux7~7_combout ))))

	.dataa(\CPU0|cpu01_inst|Selector12~combout ),
	.datab(\CPU0|iMEM|REGS[91][0]~q ),
	.datac(\CPU0|iMEM|REGS[95][0]~q ),
	.datad(\CPU0|iMEM|Mux7~7_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux7~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux7~8 .lut_mask = 16'hF588;
defparam \CPU0|iMEM|Mux7~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N30
cycloneive_lcell_comb \CPU0|iMEM|Mux7~9 (
// Equation(s):
// \CPU0|iMEM|Mux7~9_combout  = (\CPU0|cpu01_inst|Selector14~combout  & ((\CPU0|iMEM|Mux7~6_combout  & ((\CPU0|iMEM|Mux7~8_combout ))) # (!\CPU0|iMEM|Mux7~6_combout  & (\CPU0|iMEM|Mux7~1_combout )))) # (!\CPU0|cpu01_inst|Selector14~combout  & 
// (((\CPU0|iMEM|Mux7~6_combout ))))

	.dataa(\CPU0|cpu01_inst|Selector14~combout ),
	.datab(\CPU0|iMEM|Mux7~1_combout ),
	.datac(\CPU0|iMEM|Mux7~6_combout ),
	.datad(\CPU0|iMEM|Mux7~8_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux7~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux7~9 .lut_mask = 16'hF858;
defparam \CPU0|iMEM|Mux7~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y10_N9
dffeas \CPU0|iMEM|REGS[102][0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[102][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[102][4]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[102][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[102][0] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[102][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y10_N25
dffeas \CPU0|iMEM|REGS[101][0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[101][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[101][7]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[101][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[101][0] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[101][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y10_N19
dffeas \CPU0|iMEM|REGS[100][0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[100][7]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[100][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[100][0] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[100][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N18
cycloneive_lcell_comb \CPU0|iMEM|Mux7~10 (
// Equation(s):
// \CPU0|iMEM|Mux7~10_combout  = (\CPU0|cpu01_inst|Selector15~12_combout  & ((\CPU0|cpu01_inst|Selector14~combout ) # ((\CPU0|iMEM|REGS[101][0]~q )))) # (!\CPU0|cpu01_inst|Selector15~12_combout  & (!\CPU0|cpu01_inst|Selector14~combout  & 
// (\CPU0|iMEM|REGS[100][0]~q )))

	.dataa(\CPU0|cpu01_inst|Selector15~12_combout ),
	.datab(\CPU0|cpu01_inst|Selector14~combout ),
	.datac(\CPU0|iMEM|REGS[100][0]~q ),
	.datad(\CPU0|iMEM|REGS[101][0]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux7~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux7~10 .lut_mask = 16'hBA98;
defparam \CPU0|iMEM|Mux7~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y10_N11
dffeas \CPU0|iMEM|REGS[103][0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[103][1]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[103][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[103][0] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[103][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N10
cycloneive_lcell_comb \CPU0|iMEM|Mux7~11 (
// Equation(s):
// \CPU0|iMEM|Mux7~11_combout  = (\CPU0|cpu01_inst|Selector14~combout  & ((\CPU0|iMEM|Mux7~10_combout  & ((\CPU0|iMEM|REGS[103][0]~q ))) # (!\CPU0|iMEM|Mux7~10_combout  & (\CPU0|iMEM|REGS[102][0]~q )))) # (!\CPU0|cpu01_inst|Selector14~combout  & 
// (((\CPU0|iMEM|Mux7~10_combout ))))

	.dataa(\CPU0|cpu01_inst|Selector14~combout ),
	.datab(\CPU0|iMEM|REGS[102][0]~q ),
	.datac(\CPU0|iMEM|REGS[103][0]~q ),
	.datad(\CPU0|iMEM|Mux7~10_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux7~11_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux7~11 .lut_mask = 16'hF588;
defparam \CPU0|iMEM|Mux7~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y8_N17
dffeas \CPU0|iMEM|REGS[98][0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[98][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[98][7]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[98][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[98][0] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[98][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y8_N11
dffeas \CPU0|iMEM|REGS[96][0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[96][3]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[96][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[96][0] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[96][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N10
cycloneive_lcell_comb \CPU0|iMEM|Mux7~14 (
// Equation(s):
// \CPU0|iMEM|Mux7~14_combout  = (\CPU0|cpu01_inst|Selector15~12_combout  & (\CPU0|cpu01_inst|Selector14~combout )) # (!\CPU0|cpu01_inst|Selector15~12_combout  & ((\CPU0|cpu01_inst|Selector14~combout  & ((\CPU0|iMEM|REGS[98][0]~q ))) # 
// (!\CPU0|cpu01_inst|Selector14~combout  & (\CPU0|iMEM|REGS[96][0]~q ))))

	.dataa(\CPU0|cpu01_inst|Selector15~12_combout ),
	.datab(\CPU0|cpu01_inst|Selector14~combout ),
	.datac(\CPU0|iMEM|REGS[96][0]~q ),
	.datad(\CPU0|iMEM|REGS[98][0]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux7~14_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux7~14 .lut_mask = 16'hDC98;
defparam \CPU0|iMEM|Mux7~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y9_N17
dffeas \CPU0|iMEM|REGS[109][0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[109][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[109][0]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[109][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[109][0] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[109][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y19_N1
dffeas \CPU0|iMEM|REGS[74][0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[74][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[74][2]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[74][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[74][0] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[74][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y19_N25
dffeas \CPU0|iMEM|REGS[73][0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[73][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[73][0]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[73][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[73][0] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[73][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y19_N27
dffeas \CPU0|iMEM|REGS[72][0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[72][0]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[72][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[72][0] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[72][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N26
cycloneive_lcell_comb \CPU0|iMEM|Mux7~20 (
// Equation(s):
// \CPU0|iMEM|Mux7~20_combout  = (\CPU0|cpu01_inst|Selector15~12_combout  & ((\CPU0|cpu01_inst|Selector14~combout ) # ((\CPU0|iMEM|REGS[73][0]~q )))) # (!\CPU0|cpu01_inst|Selector15~12_combout  & (!\CPU0|cpu01_inst|Selector14~combout  & 
// (\CPU0|iMEM|REGS[72][0]~q )))

	.dataa(\CPU0|cpu01_inst|Selector15~12_combout ),
	.datab(\CPU0|cpu01_inst|Selector14~combout ),
	.datac(\CPU0|iMEM|REGS[72][0]~q ),
	.datad(\CPU0|iMEM|REGS[73][0]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux7~20_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux7~20 .lut_mask = 16'hBA98;
defparam \CPU0|iMEM|Mux7~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y19_N3
dffeas \CPU0|iMEM|REGS[75][0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[75][5]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[75][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[75][0] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[75][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N2
cycloneive_lcell_comb \CPU0|iMEM|Mux7~21 (
// Equation(s):
// \CPU0|iMEM|Mux7~21_combout  = (\CPU0|cpu01_inst|Selector14~combout  & ((\CPU0|iMEM|Mux7~20_combout  & (\CPU0|iMEM|REGS[75][0]~q )) # (!\CPU0|iMEM|Mux7~20_combout  & ((\CPU0|iMEM|REGS[74][0]~q ))))) # (!\CPU0|cpu01_inst|Selector14~combout  & 
// (\CPU0|iMEM|Mux7~20_combout ))

	.dataa(\CPU0|cpu01_inst|Selector14~combout ),
	.datab(\CPU0|iMEM|Mux7~20_combout ),
	.datac(\CPU0|iMEM|REGS[75][0]~q ),
	.datad(\CPU0|iMEM|REGS[74][0]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux7~21_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux7~21 .lut_mask = 16'hE6C4;
defparam \CPU0|iMEM|Mux7~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y19_N9
dffeas \CPU0|iMEM|REGS[69][0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[69][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[69][6]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[69][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[69][0] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[69][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y19_N17
dffeas \CPU0|iMEM|REGS[70][0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[70][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[70][3]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[70][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[70][0] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[70][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y19_N11
dffeas \CPU0|iMEM|REGS[68][0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[68][6]~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[68][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[68][0] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[68][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y19_N10
cycloneive_lcell_comb \CPU0|iMEM|Mux7~22 (
// Equation(s):
// \CPU0|iMEM|Mux7~22_combout  = (\CPU0|cpu01_inst|Selector14~combout  & ((\CPU0|cpu01_inst|Selector15~12_combout ) # ((\CPU0|iMEM|REGS[70][0]~q )))) # (!\CPU0|cpu01_inst|Selector14~combout  & (!\CPU0|cpu01_inst|Selector15~12_combout  & 
// (\CPU0|iMEM|REGS[68][0]~q )))

	.dataa(\CPU0|cpu01_inst|Selector14~combout ),
	.datab(\CPU0|cpu01_inst|Selector15~12_combout ),
	.datac(\CPU0|iMEM|REGS[68][0]~q ),
	.datad(\CPU0|iMEM|REGS[70][0]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux7~22_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux7~22 .lut_mask = 16'hBA98;
defparam \CPU0|iMEM|Mux7~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y19_N27
dffeas \CPU0|iMEM|REGS[71][0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[71][0]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[71][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[71][0] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[71][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y19_N26
cycloneive_lcell_comb \CPU0|iMEM|Mux7~23 (
// Equation(s):
// \CPU0|iMEM|Mux7~23_combout  = (\CPU0|iMEM|Mux7~22_combout  & (((\CPU0|iMEM|REGS[71][0]~q ) # (!\CPU0|cpu01_inst|Selector15~12_combout )))) # (!\CPU0|iMEM|Mux7~22_combout  & (\CPU0|iMEM|REGS[69][0]~q  & ((\CPU0|cpu01_inst|Selector15~12_combout ))))

	.dataa(\CPU0|iMEM|Mux7~22_combout ),
	.datab(\CPU0|iMEM|REGS[69][0]~q ),
	.datac(\CPU0|iMEM|REGS[71][0]~q ),
	.datad(\CPU0|cpu01_inst|Selector15~12_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux7~23_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux7~23 .lut_mask = 16'hE4AA;
defparam \CPU0|iMEM|Mux7~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y11_N25
dffeas \CPU0|iMEM|REGS[66][0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[66][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[66][4]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[66][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[66][0] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[66][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y11_N17
dffeas \CPU0|iMEM|REGS[65][0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[65][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[65][4]~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[65][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[65][0] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[65][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y11_N27
dffeas \CPU0|iMEM|REGS[64][0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[64][2]~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[64][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[64][0] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[64][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y11_N26
cycloneive_lcell_comb \CPU0|iMEM|Mux7~24 (
// Equation(s):
// \CPU0|iMEM|Mux7~24_combout  = (\CPU0|cpu01_inst|Selector14~combout  & (\CPU0|cpu01_inst|Selector15~12_combout )) # (!\CPU0|cpu01_inst|Selector14~combout  & ((\CPU0|cpu01_inst|Selector15~12_combout  & ((\CPU0|iMEM|REGS[65][0]~q ))) # 
// (!\CPU0|cpu01_inst|Selector15~12_combout  & (\CPU0|iMEM|REGS[64][0]~q ))))

	.dataa(\CPU0|cpu01_inst|Selector14~combout ),
	.datab(\CPU0|cpu01_inst|Selector15~12_combout ),
	.datac(\CPU0|iMEM|REGS[64][0]~q ),
	.datad(\CPU0|iMEM|REGS[65][0]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux7~24_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux7~24 .lut_mask = 16'hDC98;
defparam \CPU0|iMEM|Mux7~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y11_N27
dffeas \CPU0|iMEM|REGS[67][0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[67][4]~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[67][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[67][0] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[67][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y11_N26
cycloneive_lcell_comb \CPU0|iMEM|Mux7~25 (
// Equation(s):
// \CPU0|iMEM|Mux7~25_combout  = (\CPU0|iMEM|Mux7~24_combout  & (((\CPU0|iMEM|REGS[67][0]~q )) # (!\CPU0|cpu01_inst|Selector14~combout ))) # (!\CPU0|iMEM|Mux7~24_combout  & (\CPU0|cpu01_inst|Selector14~combout  & ((\CPU0|iMEM|REGS[66][0]~q ))))

	.dataa(\CPU0|iMEM|Mux7~24_combout ),
	.datab(\CPU0|cpu01_inst|Selector14~combout ),
	.datac(\CPU0|iMEM|REGS[67][0]~q ),
	.datad(\CPU0|iMEM|REGS[66][0]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux7~25_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux7~25 .lut_mask = 16'hE6A2;
defparam \CPU0|iMEM|Mux7~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N4
cycloneive_lcell_comb \CPU0|iMEM|Mux7~26 (
// Equation(s):
// \CPU0|iMEM|Mux7~26_combout  = (\CPU0|cpu01_inst|Selector12~combout  & (((\CPU0|cpu01_inst|Selector13~combout )))) # (!\CPU0|cpu01_inst|Selector12~combout  & ((\CPU0|cpu01_inst|Selector13~combout  & (\CPU0|iMEM|Mux7~23_combout )) # 
// (!\CPU0|cpu01_inst|Selector13~combout  & ((\CPU0|iMEM|Mux7~25_combout )))))

	.dataa(\CPU0|cpu01_inst|Selector12~combout ),
	.datab(\CPU0|iMEM|Mux7~23_combout ),
	.datac(\CPU0|cpu01_inst|Selector13~combout ),
	.datad(\CPU0|iMEM|Mux7~25_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux7~26_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux7~26 .lut_mask = 16'hE5E0;
defparam \CPU0|iMEM|Mux7~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y7_N9
dffeas \CPU0|iMEM|REGS[77][0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[77][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[77][0]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[77][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[77][0] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[77][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y7_N17
dffeas \CPU0|iMEM|REGS[78][0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[78][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[78][0]~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[78][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[78][0] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[78][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y7_N19
dffeas \CPU0|iMEM|REGS[76][0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[76][0]~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[76][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[76][0] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[76][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N18
cycloneive_lcell_comb \CPU0|iMEM|Mux7~27 (
// Equation(s):
// \CPU0|iMEM|Mux7~27_combout  = (\CPU0|cpu01_inst|Selector15~12_combout  & (\CPU0|cpu01_inst|Selector14~combout )) # (!\CPU0|cpu01_inst|Selector15~12_combout  & ((\CPU0|cpu01_inst|Selector14~combout  & ((\CPU0|iMEM|REGS[78][0]~q ))) # 
// (!\CPU0|cpu01_inst|Selector14~combout  & (\CPU0|iMEM|REGS[76][0]~q ))))

	.dataa(\CPU0|cpu01_inst|Selector15~12_combout ),
	.datab(\CPU0|cpu01_inst|Selector14~combout ),
	.datac(\CPU0|iMEM|REGS[76][0]~q ),
	.datad(\CPU0|iMEM|REGS[78][0]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux7~27_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux7~27 .lut_mask = 16'hDC98;
defparam \CPU0|iMEM|Mux7~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y7_N19
dffeas \CPU0|iMEM|REGS[79][0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[79][0]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[79][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[79][0] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[79][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N18
cycloneive_lcell_comb \CPU0|iMEM|Mux7~28 (
// Equation(s):
// \CPU0|iMEM|Mux7~28_combout  = (\CPU0|cpu01_inst|Selector15~12_combout  & ((\CPU0|iMEM|Mux7~27_combout  & ((\CPU0|iMEM|REGS[79][0]~q ))) # (!\CPU0|iMEM|Mux7~27_combout  & (\CPU0|iMEM|REGS[77][0]~q )))) # (!\CPU0|cpu01_inst|Selector15~12_combout  & 
// (((\CPU0|iMEM|Mux7~27_combout ))))

	.dataa(\CPU0|cpu01_inst|Selector15~12_combout ),
	.datab(\CPU0|iMEM|REGS[77][0]~q ),
	.datac(\CPU0|iMEM|REGS[79][0]~q ),
	.datad(\CPU0|iMEM|Mux7~27_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux7~28_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux7~28 .lut_mask = 16'hF588;
defparam \CPU0|iMEM|Mux7~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N6
cycloneive_lcell_comb \CPU0|iMEM|Mux7~29 (
// Equation(s):
// \CPU0|iMEM|Mux7~29_combout  = (\CPU0|cpu01_inst|Selector12~combout  & ((\CPU0|iMEM|Mux7~26_combout  & (\CPU0|iMEM|Mux7~28_combout )) # (!\CPU0|iMEM|Mux7~26_combout  & ((\CPU0|iMEM|Mux7~21_combout ))))) # (!\CPU0|cpu01_inst|Selector12~combout  & 
// (((\CPU0|iMEM|Mux7~26_combout ))))

	.dataa(\CPU0|cpu01_inst|Selector12~combout ),
	.datab(\CPU0|iMEM|Mux7~28_combout ),
	.datac(\CPU0|iMEM|Mux7~26_combout ),
	.datad(\CPU0|iMEM|Mux7~21_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux7~29_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux7~29 .lut_mask = 16'hDAD0;
defparam \CPU0|iMEM|Mux7~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y8_N17
dffeas \CPU0|iMEM|REGS[117][0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[117][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[117][2]~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[117][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[117][0] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[117][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y8_N25
dffeas \CPU0|iMEM|REGS[121][0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[121][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[121][1]~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[121][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[121][0] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[121][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y8_N11
dffeas \CPU0|iMEM|REGS[113][0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[113][6]~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[113][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[113][0] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[113][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y8_N10
cycloneive_lcell_comb \CPU0|iMEM|Mux7~31 (
// Equation(s):
// \CPU0|iMEM|Mux7~31_combout  = (\CPU0|cpu01_inst|Selector13~combout  & (\CPU0|cpu01_inst|Selector12~combout )) # (!\CPU0|cpu01_inst|Selector13~combout  & ((\CPU0|cpu01_inst|Selector12~combout  & ((\CPU0|iMEM|REGS[121][0]~q ))) # 
// (!\CPU0|cpu01_inst|Selector12~combout  & (\CPU0|iMEM|REGS[113][0]~q ))))

	.dataa(\CPU0|cpu01_inst|Selector13~combout ),
	.datab(\CPU0|cpu01_inst|Selector12~combout ),
	.datac(\CPU0|iMEM|REGS[113][0]~q ),
	.datad(\CPU0|iMEM|REGS[121][0]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux7~31_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux7~31 .lut_mask = 16'hDC98;
defparam \CPU0|iMEM|Mux7~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y8_N3
dffeas \CPU0|iMEM|REGS[125][0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[125][7]~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[125][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[125][0] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[125][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y8_N2
cycloneive_lcell_comb \CPU0|iMEM|Mux7~32 (
// Equation(s):
// \CPU0|iMEM|Mux7~32_combout  = (\CPU0|iMEM|Mux7~31_combout  & (((\CPU0|iMEM|REGS[125][0]~q )) # (!\CPU0|cpu01_inst|Selector13~combout ))) # (!\CPU0|iMEM|Mux7~31_combout  & (\CPU0|cpu01_inst|Selector13~combout  & ((\CPU0|iMEM|REGS[117][0]~q ))))

	.dataa(\CPU0|iMEM|Mux7~31_combout ),
	.datab(\CPU0|cpu01_inst|Selector13~combout ),
	.datac(\CPU0|iMEM|REGS[125][0]~q ),
	.datad(\CPU0|iMEM|REGS[117][0]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux7~32_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux7~32 .lut_mask = 16'hE6A2;
defparam \CPU0|iMEM|Mux7~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y15_N9
dffeas \CPU0|iMEM|REGS[116][0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[116][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[116][2]~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[116][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[116][0] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[116][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y11_N25
dffeas \CPU0|iMEM|REGS[123][0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[123][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[123][1]~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[123][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[123][0] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[123][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y9_N9
dffeas \CPU0|iMEM|REGS[38][0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[38][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[38][6]~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[38][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[38][0] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[38][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y9_N25
dffeas \CPU0|iMEM|REGS[37][0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[37][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[37][4]~71_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[37][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[37][0] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[37][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y9_N11
dffeas \CPU0|iMEM|REGS[36][0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[36][3]~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[36][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[36][0] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[36][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y9_N10
cycloneive_lcell_comb \CPU0|iMEM|Mux7~42 (
// Equation(s):
// \CPU0|iMEM|Mux7~42_combout  = (\CPU0|cpu01_inst|Selector15~12_combout  & ((\CPU0|cpu01_inst|Selector14~combout ) # ((\CPU0|iMEM|REGS[37][0]~q )))) # (!\CPU0|cpu01_inst|Selector15~12_combout  & (!\CPU0|cpu01_inst|Selector14~combout  & 
// (\CPU0|iMEM|REGS[36][0]~q )))

	.dataa(\CPU0|cpu01_inst|Selector15~12_combout ),
	.datab(\CPU0|cpu01_inst|Selector14~combout ),
	.datac(\CPU0|iMEM|REGS[36][0]~q ),
	.datad(\CPU0|iMEM|REGS[37][0]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux7~42_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux7~42 .lut_mask = 16'hBA98;
defparam \CPU0|iMEM|Mux7~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y9_N27
dffeas \CPU0|iMEM|REGS[39][0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[39][6]~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[39][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[39][0] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[39][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N26
cycloneive_lcell_comb \CPU0|iMEM|Mux7~43 (
// Equation(s):
// \CPU0|iMEM|Mux7~43_combout  = (\CPU0|iMEM|Mux7~42_combout  & (((\CPU0|iMEM|REGS[39][0]~q ) # (!\CPU0|cpu01_inst|Selector14~combout )))) # (!\CPU0|iMEM|Mux7~42_combout  & (\CPU0|iMEM|REGS[38][0]~q  & ((\CPU0|cpu01_inst|Selector14~combout ))))

	.dataa(\CPU0|iMEM|Mux7~42_combout ),
	.datab(\CPU0|iMEM|REGS[38][0]~q ),
	.datac(\CPU0|iMEM|REGS[39][0]~q ),
	.datad(\CPU0|cpu01_inst|Selector14~combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux7~43_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux7~43 .lut_mask = 16'hE4AA;
defparam \CPU0|iMEM|Mux7~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y9_N25
dffeas \CPU0|iMEM|REGS[41][0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[41][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[41][6]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[41][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[41][0] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[41][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y13_N1
dffeas \CPU0|iMEM|REGS[42][0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[42][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[42][7]~75_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[42][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[42][0] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[42][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y13_N11
dffeas \CPU0|iMEM|REGS[40][0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[40][6]~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[40][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[40][0] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[40][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N10
cycloneive_lcell_comb \CPU0|iMEM|Mux7~44 (
// Equation(s):
// \CPU0|iMEM|Mux7~44_combout  = (\CPU0|cpu01_inst|Selector14~combout  & ((\CPU0|cpu01_inst|Selector15~12_combout ) # ((\CPU0|iMEM|REGS[42][0]~q )))) # (!\CPU0|cpu01_inst|Selector14~combout  & (!\CPU0|cpu01_inst|Selector15~12_combout  & 
// (\CPU0|iMEM|REGS[40][0]~q )))

	.dataa(\CPU0|cpu01_inst|Selector14~combout ),
	.datab(\CPU0|cpu01_inst|Selector15~12_combout ),
	.datac(\CPU0|iMEM|REGS[40][0]~q ),
	.datad(\CPU0|iMEM|REGS[42][0]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux7~44_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux7~44 .lut_mask = 16'hBA98;
defparam \CPU0|iMEM|Mux7~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y9_N27
dffeas \CPU0|iMEM|REGS[43][0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[43][4]~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[43][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[43][0] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[43][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N26
cycloneive_lcell_comb \CPU0|iMEM|Mux7~45 (
// Equation(s):
// \CPU0|iMEM|Mux7~45_combout  = (\CPU0|iMEM|Mux7~44_combout  & (((\CPU0|iMEM|REGS[43][0]~q )) # (!\CPU0|cpu01_inst|Selector15~12_combout ))) # (!\CPU0|iMEM|Mux7~44_combout  & (\CPU0|cpu01_inst|Selector15~12_combout  & ((\CPU0|iMEM|REGS[41][0]~q ))))

	.dataa(\CPU0|iMEM|Mux7~44_combout ),
	.datab(\CPU0|cpu01_inst|Selector15~12_combout ),
	.datac(\CPU0|iMEM|REGS[43][0]~q ),
	.datad(\CPU0|iMEM|REGS[41][0]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux7~45_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux7~45 .lut_mask = 16'hE6A2;
defparam \CPU0|iMEM|Mux7~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y9_N1
dffeas \CPU0|iMEM|REGS[33][0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[33][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[33][1]~78_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[33][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[33][0] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[33][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y9_N25
dffeas \CPU0|iMEM|REGS[34][0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[34][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[34][4]~79_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[34][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[34][0] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[34][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y9_N19
dffeas \CPU0|iMEM|REGS[32][0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[32][4]~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[32][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[32][0] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[32][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y9_N18
cycloneive_lcell_comb \CPU0|iMEM|Mux7~46 (
// Equation(s):
// \CPU0|iMEM|Mux7~46_combout  = (\CPU0|cpu01_inst|Selector14~combout  & ((\CPU0|cpu01_inst|Selector15~12_combout ) # ((\CPU0|iMEM|REGS[34][0]~q )))) # (!\CPU0|cpu01_inst|Selector14~combout  & (!\CPU0|cpu01_inst|Selector15~12_combout  & 
// (\CPU0|iMEM|REGS[32][0]~q )))

	.dataa(\CPU0|cpu01_inst|Selector14~combout ),
	.datab(\CPU0|cpu01_inst|Selector15~12_combout ),
	.datac(\CPU0|iMEM|REGS[32][0]~q ),
	.datad(\CPU0|iMEM|REGS[34][0]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux7~46_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux7~46 .lut_mask = 16'hBA98;
defparam \CPU0|iMEM|Mux7~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y9_N11
dffeas \CPU0|iMEM|REGS[35][0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[35][3]~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[35][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[35][0] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[35][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y9_N10
cycloneive_lcell_comb \CPU0|iMEM|Mux7~47 (
// Equation(s):
// \CPU0|iMEM|Mux7~47_combout  = (\CPU0|cpu01_inst|Selector15~12_combout  & ((\CPU0|iMEM|Mux7~46_combout  & (\CPU0|iMEM|REGS[35][0]~q )) # (!\CPU0|iMEM|Mux7~46_combout  & ((\CPU0|iMEM|REGS[33][0]~q ))))) # (!\CPU0|cpu01_inst|Selector15~12_combout  & 
// (\CPU0|iMEM|Mux7~46_combout ))

	.dataa(\CPU0|cpu01_inst|Selector15~12_combout ),
	.datab(\CPU0|iMEM|Mux7~46_combout ),
	.datac(\CPU0|iMEM|REGS[35][0]~q ),
	.datad(\CPU0|iMEM|REGS[33][0]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux7~47_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux7~47 .lut_mask = 16'hE6C4;
defparam \CPU0|iMEM|Mux7~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N20
cycloneive_lcell_comb \CPU0|iMEM|Mux7~48 (
// Equation(s):
// \CPU0|iMEM|Mux7~48_combout  = (\CPU0|cpu01_inst|Selector12~combout  & (((\CPU0|iMEM|Mux7~45_combout ) # (\CPU0|cpu01_inst|Selector13~combout )))) # (!\CPU0|cpu01_inst|Selector12~combout  & (\CPU0|iMEM|Mux7~47_combout  & 
// ((!\CPU0|cpu01_inst|Selector13~combout ))))

	.dataa(\CPU0|cpu01_inst|Selector12~combout ),
	.datab(\CPU0|iMEM|Mux7~47_combout ),
	.datac(\CPU0|iMEM|Mux7~45_combout ),
	.datad(\CPU0|cpu01_inst|Selector13~combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux7~48_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux7~48 .lut_mask = 16'hAAE4;
defparam \CPU0|iMEM|Mux7~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y11_N9
dffeas \CPU0|iMEM|REGS[46][0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[46][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[46][4]~82_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[46][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[46][0] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[46][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y11_N9
dffeas \CPU0|iMEM|REGS[45][0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[45][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[45][4]~83_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[45][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[45][0] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[45][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y11_N3
dffeas \CPU0|iMEM|REGS[44][0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[44][6]~84_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[44][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[44][0] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[44][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y11_N2
cycloneive_lcell_comb \CPU0|iMEM|Mux7~49 (
// Equation(s):
// \CPU0|iMEM|Mux7~49_combout  = (\CPU0|cpu01_inst|Selector15~12_combout  & ((\CPU0|iMEM|REGS[45][0]~q ) # ((\CPU0|cpu01_inst|Selector14~combout )))) # (!\CPU0|cpu01_inst|Selector15~12_combout  & (((\CPU0|iMEM|REGS[44][0]~q  & 
// !\CPU0|cpu01_inst|Selector14~combout ))))

	.dataa(\CPU0|cpu01_inst|Selector15~12_combout ),
	.datab(\CPU0|iMEM|REGS[45][0]~q ),
	.datac(\CPU0|iMEM|REGS[44][0]~q ),
	.datad(\CPU0|cpu01_inst|Selector14~combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux7~49_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux7~49 .lut_mask = 16'hAAD8;
defparam \CPU0|iMEM|Mux7~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y11_N11
dffeas \CPU0|iMEM|REGS[47][0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[47][0]~85_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[47][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[47][0] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[47][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N10
cycloneive_lcell_comb \CPU0|iMEM|Mux7~50 (
// Equation(s):
// \CPU0|iMEM|Mux7~50_combout  = (\CPU0|iMEM|Mux7~49_combout  & (((\CPU0|iMEM|REGS[47][0]~q ) # (!\CPU0|cpu01_inst|Selector14~combout )))) # (!\CPU0|iMEM|Mux7~49_combout  & (\CPU0|iMEM|REGS[46][0]~q  & ((\CPU0|cpu01_inst|Selector14~combout ))))

	.dataa(\CPU0|iMEM|Mux7~49_combout ),
	.datab(\CPU0|iMEM|REGS[46][0]~q ),
	.datac(\CPU0|iMEM|REGS[47][0]~q ),
	.datad(\CPU0|cpu01_inst|Selector14~combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux7~50_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux7~50 .lut_mask = 16'hE4AA;
defparam \CPU0|iMEM|Mux7~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N14
cycloneive_lcell_comb \CPU0|iMEM|Mux7~51 (
// Equation(s):
// \CPU0|iMEM|Mux7~51_combout  = (\CPU0|cpu01_inst|Selector13~combout  & ((\CPU0|iMEM|Mux7~48_combout  & ((\CPU0|iMEM|Mux7~50_combout ))) # (!\CPU0|iMEM|Mux7~48_combout  & (\CPU0|iMEM|Mux7~43_combout )))) # (!\CPU0|cpu01_inst|Selector13~combout  & 
// (\CPU0|iMEM|Mux7~48_combout ))

	.dataa(\CPU0|cpu01_inst|Selector13~combout ),
	.datab(\CPU0|iMEM|Mux7~48_combout ),
	.datac(\CPU0|iMEM|Mux7~43_combout ),
	.datad(\CPU0|iMEM|Mux7~50_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux7~51_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux7~51 .lut_mask = 16'hEC64;
defparam \CPU0|iMEM|Mux7~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y14_N17
dffeas \CPU0|iMEM|REGS[22][0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[22][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[22][4]~87_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[22][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[22][0] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[22][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y14_N1
dffeas \CPU0|iMEM|REGS[26][0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[26][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[26][0]~88_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[26][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[26][0] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[26][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y14_N3
dffeas \CPU0|iMEM|REGS[18][0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[18][7]~89_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[18][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[18][0] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[18][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N2
cycloneive_lcell_comb \CPU0|iMEM|Mux7~52 (
// Equation(s):
// \CPU0|iMEM|Mux7~52_combout  = (\CPU0|cpu01_inst|Selector12~combout  & ((\CPU0|cpu01_inst|Selector13~combout ) # ((\CPU0|iMEM|REGS[26][0]~q )))) # (!\CPU0|cpu01_inst|Selector12~combout  & (!\CPU0|cpu01_inst|Selector13~combout  & (\CPU0|iMEM|REGS[18][0]~q 
// )))

	.dataa(\CPU0|cpu01_inst|Selector12~combout ),
	.datab(\CPU0|cpu01_inst|Selector13~combout ),
	.datac(\CPU0|iMEM|REGS[18][0]~q ),
	.datad(\CPU0|iMEM|REGS[26][0]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux7~52_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux7~52 .lut_mask = 16'hBA98;
defparam \CPU0|iMEM|Mux7~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y14_N3
dffeas \CPU0|iMEM|REGS[30][0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[30][4]~90_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[30][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[30][0] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[30][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N2
cycloneive_lcell_comb \CPU0|iMEM|Mux7~53 (
// Equation(s):
// \CPU0|iMEM|Mux7~53_combout  = (\CPU0|cpu01_inst|Selector13~combout  & ((\CPU0|iMEM|Mux7~52_combout  & (\CPU0|iMEM|REGS[30][0]~q )) # (!\CPU0|iMEM|Mux7~52_combout  & ((\CPU0|iMEM|REGS[22][0]~q ))))) # (!\CPU0|cpu01_inst|Selector13~combout  & 
// (\CPU0|iMEM|Mux7~52_combout ))

	.dataa(\CPU0|cpu01_inst|Selector13~combout ),
	.datab(\CPU0|iMEM|Mux7~52_combout ),
	.datac(\CPU0|iMEM|REGS[30][0]~q ),
	.datad(\CPU0|iMEM|REGS[22][0]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux7~53_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux7~53 .lut_mask = 16'hE6C4;
defparam \CPU0|iMEM|Mux7~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y17_N1
dffeas \CPU0|iMEM|REGS[25][0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[25][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[25][2]~91_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[25][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[25][0] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[25][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y17_N9
dffeas \CPU0|iMEM|REGS[21][0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[21][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[21][1]~92_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[21][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[21][0] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[21][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y17_N19
dffeas \CPU0|iMEM|REGS[17][0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[17][2]~93_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[17][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[17][0] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[17][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N18
cycloneive_lcell_comb \CPU0|iMEM|Mux7~54 (
// Equation(s):
// \CPU0|iMEM|Mux7~54_combout  = (\CPU0|cpu01_inst|Selector13~combout  & ((\CPU0|iMEM|REGS[21][0]~q ) # ((\CPU0|cpu01_inst|Selector12~combout )))) # (!\CPU0|cpu01_inst|Selector13~combout  & (((\CPU0|iMEM|REGS[17][0]~q  & !\CPU0|cpu01_inst|Selector12~combout 
// ))))

	.dataa(\CPU0|cpu01_inst|Selector13~combout ),
	.datab(\CPU0|iMEM|REGS[21][0]~q ),
	.datac(\CPU0|iMEM|REGS[17][0]~q ),
	.datad(\CPU0|cpu01_inst|Selector12~combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux7~54_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux7~54 .lut_mask = 16'hAAD8;
defparam \CPU0|iMEM|Mux7~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y17_N11
dffeas \CPU0|iMEM|REGS[29][0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[29][4]~94_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[29][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[29][0] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[29][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N10
cycloneive_lcell_comb \CPU0|iMEM|Mux7~55 (
// Equation(s):
// \CPU0|iMEM|Mux7~55_combout  = (\CPU0|cpu01_inst|Selector12~combout  & ((\CPU0|iMEM|Mux7~54_combout  & (\CPU0|iMEM|REGS[29][0]~q )) # (!\CPU0|iMEM|Mux7~54_combout  & ((\CPU0|iMEM|REGS[25][0]~q ))))) # (!\CPU0|cpu01_inst|Selector12~combout  & 
// (\CPU0|iMEM|Mux7~54_combout ))

	.dataa(\CPU0|cpu01_inst|Selector12~combout ),
	.datab(\CPU0|iMEM|Mux7~54_combout ),
	.datac(\CPU0|iMEM|REGS[29][0]~q ),
	.datad(\CPU0|iMEM|REGS[25][0]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux7~55_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux7~55 .lut_mask = 16'hE6C4;
defparam \CPU0|iMEM|Mux7~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y8_N1
dffeas \CPU0|iMEM|REGS[20][0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[20][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[20][4]~95_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[20][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[20][0] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[20][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y8_N25
dffeas \CPU0|iMEM|REGS[24][0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[24][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[24][0]~96_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[24][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[24][0] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[24][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y8_N11
dffeas \CPU0|iMEM|REGS[16][0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[16][2]~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[16][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[16][0] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[16][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N10
cycloneive_lcell_comb \CPU0|iMEM|Mux7~56 (
// Equation(s):
// \CPU0|iMEM|Mux7~56_combout  = (\CPU0|cpu01_inst|Selector12~combout  & ((\CPU0|cpu01_inst|Selector13~combout ) # ((\CPU0|iMEM|REGS[24][0]~q )))) # (!\CPU0|cpu01_inst|Selector12~combout  & (!\CPU0|cpu01_inst|Selector13~combout  & (\CPU0|iMEM|REGS[16][0]~q 
// )))

	.dataa(\CPU0|cpu01_inst|Selector12~combout ),
	.datab(\CPU0|cpu01_inst|Selector13~combout ),
	.datac(\CPU0|iMEM|REGS[16][0]~q ),
	.datad(\CPU0|iMEM|REGS[24][0]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux7~56_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux7~56 .lut_mask = 16'hBA98;
defparam \CPU0|iMEM|Mux7~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y8_N11
dffeas \CPU0|iMEM|REGS[28][0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[28][0]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[28][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[28][0] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[28][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N10
cycloneive_lcell_comb \CPU0|iMEM|Mux7~57 (
// Equation(s):
// \CPU0|iMEM|Mux7~57_combout  = (\CPU0|iMEM|Mux7~56_combout  & (((\CPU0|iMEM|REGS[28][0]~q )) # (!\CPU0|cpu01_inst|Selector13~combout ))) # (!\CPU0|iMEM|Mux7~56_combout  & (\CPU0|cpu01_inst|Selector13~combout  & ((\CPU0|iMEM|REGS[20][0]~q ))))

	.dataa(\CPU0|iMEM|Mux7~56_combout ),
	.datab(\CPU0|cpu01_inst|Selector13~combout ),
	.datac(\CPU0|iMEM|REGS[28][0]~q ),
	.datad(\CPU0|iMEM|REGS[20][0]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux7~57_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux7~57 .lut_mask = 16'hE6A2;
defparam \CPU0|iMEM|Mux7~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N12
cycloneive_lcell_comb \CPU0|iMEM|Mux7~58 (
// Equation(s):
// \CPU0|iMEM|Mux7~58_combout  = (\CPU0|cpu01_inst|Selector15~12_combout  & (((\CPU0|iMEM|Mux7~55_combout ) # (\CPU0|cpu01_inst|Selector14~combout )))) # (!\CPU0|cpu01_inst|Selector15~12_combout  & (\CPU0|iMEM|Mux7~57_combout  & 
// ((!\CPU0|cpu01_inst|Selector14~combout ))))

	.dataa(\CPU0|cpu01_inst|Selector15~12_combout ),
	.datab(\CPU0|iMEM|Mux7~57_combout ),
	.datac(\CPU0|iMEM|Mux7~55_combout ),
	.datad(\CPU0|cpu01_inst|Selector14~combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux7~58_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux7~58 .lut_mask = 16'hAAE4;
defparam \CPU0|iMEM|Mux7~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y18_N17
dffeas \CPU0|iMEM|REGS[27][0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[27][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[27][7]~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[27][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[27][0] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[27][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y18_N25
dffeas \CPU0|iMEM|REGS[23][0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[23][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[23][4]~100_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[23][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[23][0] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[23][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y18_N3
dffeas \CPU0|iMEM|REGS[19][0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[19][2]~101_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[19][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[19][0] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[19][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N2
cycloneive_lcell_comb \CPU0|iMEM|Mux7~59 (
// Equation(s):
// \CPU0|iMEM|Mux7~59_combout  = (\CPU0|cpu01_inst|Selector13~combout  & ((\CPU0|cpu01_inst|Selector12~combout ) # ((\CPU0|iMEM|REGS[23][0]~q )))) # (!\CPU0|cpu01_inst|Selector13~combout  & (!\CPU0|cpu01_inst|Selector12~combout  & (\CPU0|iMEM|REGS[19][0]~q 
// )))

	.dataa(\CPU0|cpu01_inst|Selector13~combout ),
	.datab(\CPU0|cpu01_inst|Selector12~combout ),
	.datac(\CPU0|iMEM|REGS[19][0]~q ),
	.datad(\CPU0|iMEM|REGS[23][0]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux7~59_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux7~59 .lut_mask = 16'hBA98;
defparam \CPU0|iMEM|Mux7~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y18_N27
dffeas \CPU0|iMEM|REGS[31][0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[31][2]~102_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[31][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[31][0] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[31][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N26
cycloneive_lcell_comb \CPU0|iMEM|Mux7~60 (
// Equation(s):
// \CPU0|iMEM|Mux7~60_combout  = (\CPU0|iMEM|Mux7~59_combout  & (((\CPU0|iMEM|REGS[31][0]~q )) # (!\CPU0|cpu01_inst|Selector12~combout ))) # (!\CPU0|iMEM|Mux7~59_combout  & (\CPU0|cpu01_inst|Selector12~combout  & ((\CPU0|iMEM|REGS[27][0]~q ))))

	.dataa(\CPU0|iMEM|Mux7~59_combout ),
	.datab(\CPU0|cpu01_inst|Selector12~combout ),
	.datac(\CPU0|iMEM|REGS[31][0]~q ),
	.datad(\CPU0|iMEM|REGS[27][0]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux7~60_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux7~60 .lut_mask = 16'hE6A2;
defparam \CPU0|iMEM|Mux7~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N30
cycloneive_lcell_comb \CPU0|iMEM|Mux7~61 (
// Equation(s):
// \CPU0|iMEM|Mux7~61_combout  = (\CPU0|iMEM|Mux7~58_combout  & ((\CPU0|iMEM|Mux7~60_combout ) # ((!\CPU0|cpu01_inst|Selector14~combout )))) # (!\CPU0|iMEM|Mux7~58_combout  & (((\CPU0|cpu01_inst|Selector14~combout  & \CPU0|iMEM|Mux7~53_combout ))))

	.dataa(\CPU0|iMEM|Mux7~58_combout ),
	.datab(\CPU0|iMEM|Mux7~60_combout ),
	.datac(\CPU0|cpu01_inst|Selector14~combout ),
	.datad(\CPU0|iMEM|Mux7~53_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux7~61_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux7~61 .lut_mask = 16'hDA8A;
defparam \CPU0|iMEM|Mux7~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y18_N9
dffeas \CPU0|iMEM|REGS[10][0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[10][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[10][7]~104_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[10][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[10][0] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[10][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y18_N25
dffeas \CPU0|iMEM|REGS[9][0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[9][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[9][1]~105_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[9][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[9][0] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[9][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y18_N27
dffeas \CPU0|iMEM|REGS[8][0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[8][4]~106_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[8][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[8][0] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[8][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y18_N26
cycloneive_lcell_comb \CPU0|iMEM|Mux7~62 (
// Equation(s):
// \CPU0|iMEM|Mux7~62_combout  = (\CPU0|cpu01_inst|Selector15~12_combout  & ((\CPU0|cpu01_inst|Selector14~combout ) # ((\CPU0|iMEM|REGS[9][0]~q )))) # (!\CPU0|cpu01_inst|Selector15~12_combout  & (!\CPU0|cpu01_inst|Selector14~combout  & 
// (\CPU0|iMEM|REGS[8][0]~q )))

	.dataa(\CPU0|cpu01_inst|Selector15~12_combout ),
	.datab(\CPU0|cpu01_inst|Selector14~combout ),
	.datac(\CPU0|iMEM|REGS[8][0]~q ),
	.datad(\CPU0|iMEM|REGS[9][0]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux7~62_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux7~62 .lut_mask = 16'hBA98;
defparam \CPU0|iMEM|Mux7~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y18_N3
dffeas \CPU0|iMEM|REGS[11][0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[11][7]~107_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[11][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[11][0] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[11][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y18_N2
cycloneive_lcell_comb \CPU0|iMEM|Mux7~63 (
// Equation(s):
// \CPU0|iMEM|Mux7~63_combout  = (\CPU0|iMEM|Mux7~62_combout  & (((\CPU0|iMEM|REGS[11][0]~q ) # (!\CPU0|cpu01_inst|Selector14~combout )))) # (!\CPU0|iMEM|Mux7~62_combout  & (\CPU0|iMEM|REGS[10][0]~q  & ((\CPU0|cpu01_inst|Selector14~combout ))))

	.dataa(\CPU0|iMEM|Mux7~62_combout ),
	.datab(\CPU0|iMEM|REGS[10][0]~q ),
	.datac(\CPU0|iMEM|REGS[11][0]~q ),
	.datad(\CPU0|cpu01_inst|Selector14~combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux7~63_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux7~63 .lut_mask = 16'hE4AA;
defparam \CPU0|iMEM|Mux7~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y10_N9
dffeas \CPU0|iMEM|REGS[5][0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[5][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[5][0]~108_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[5][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[5][0] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[5][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y10_N9
dffeas \CPU0|iMEM|REGS[6][0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[6][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[6][4]~109_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[6][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[6][0] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[6][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y10_N11
dffeas \CPU0|iMEM|REGS[4][0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[4][5]~110_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[4][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[4][0] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[4][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N10
cycloneive_lcell_comb \CPU0|iMEM|Mux7~64 (
// Equation(s):
// \CPU0|iMEM|Mux7~64_combout  = (\CPU0|cpu01_inst|Selector14~combout  & ((\CPU0|iMEM|REGS[6][0]~q ) # ((\CPU0|cpu01_inst|Selector15~12_combout )))) # (!\CPU0|cpu01_inst|Selector14~combout  & (((\CPU0|iMEM|REGS[4][0]~q  & 
// !\CPU0|cpu01_inst|Selector15~12_combout ))))

	.dataa(\CPU0|cpu01_inst|Selector14~combout ),
	.datab(\CPU0|iMEM|REGS[6][0]~q ),
	.datac(\CPU0|iMEM|REGS[4][0]~q ),
	.datad(\CPU0|cpu01_inst|Selector15~12_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux7~64_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux7~64 .lut_mask = 16'hAAD8;
defparam \CPU0|iMEM|Mux7~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y10_N3
dffeas \CPU0|iMEM|REGS[7][0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[7][5]~111_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[7][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[7][0] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[7][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N2
cycloneive_lcell_comb \CPU0|iMEM|Mux7~65 (
// Equation(s):
// \CPU0|iMEM|Mux7~65_combout  = (\CPU0|iMEM|Mux7~64_combout  & (((\CPU0|iMEM|REGS[7][0]~q )) # (!\CPU0|cpu01_inst|Selector15~12_combout ))) # (!\CPU0|iMEM|Mux7~64_combout  & (\CPU0|cpu01_inst|Selector15~12_combout  & ((\CPU0|iMEM|REGS[5][0]~q ))))

	.dataa(\CPU0|iMEM|Mux7~64_combout ),
	.datab(\CPU0|cpu01_inst|Selector15~12_combout ),
	.datac(\CPU0|iMEM|REGS[7][0]~q ),
	.datad(\CPU0|iMEM|REGS[5][0]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux7~65_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux7~65 .lut_mask = 16'hE6A2;
defparam \CPU0|iMEM|Mux7~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y19_N17
dffeas \CPU0|iMEM|REGS[2][0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[2][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[2][5]~112_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[2][0] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[2][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y19_N17
dffeas \CPU0|iMEM|REGS[1][0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[1][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[1][6]~113_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[1][0] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[1][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y19_N27
dffeas \CPU0|iMEM|REGS[0][0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[0][3]~114_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[0][0] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[0][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y19_N26
cycloneive_lcell_comb \CPU0|iMEM|Mux7~66 (
// Equation(s):
// \CPU0|iMEM|Mux7~66_combout  = (\CPU0|cpu01_inst|Selector14~combout  & (\CPU0|cpu01_inst|Selector15~12_combout )) # (!\CPU0|cpu01_inst|Selector14~combout  & ((\CPU0|cpu01_inst|Selector15~12_combout  & ((\CPU0|iMEM|REGS[1][0]~q ))) # 
// (!\CPU0|cpu01_inst|Selector15~12_combout  & (\CPU0|iMEM|REGS[0][0]~q ))))

	.dataa(\CPU0|cpu01_inst|Selector14~combout ),
	.datab(\CPU0|cpu01_inst|Selector15~12_combout ),
	.datac(\CPU0|iMEM|REGS[0][0]~q ),
	.datad(\CPU0|iMEM|REGS[1][0]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux7~66_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux7~66 .lut_mask = 16'hDC98;
defparam \CPU0|iMEM|Mux7~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y19_N27
dffeas \CPU0|iMEM|REGS[3][0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[3][2]~115_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[3][0] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[3][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y19_N26
cycloneive_lcell_comb \CPU0|iMEM|Mux7~67 (
// Equation(s):
// \CPU0|iMEM|Mux7~67_combout  = (\CPU0|cpu01_inst|Selector14~combout  & ((\CPU0|iMEM|Mux7~66_combout  & ((\CPU0|iMEM|REGS[3][0]~q ))) # (!\CPU0|iMEM|Mux7~66_combout  & (\CPU0|iMEM|REGS[2][0]~q )))) # (!\CPU0|cpu01_inst|Selector14~combout  & 
// (((\CPU0|iMEM|Mux7~66_combout ))))

	.dataa(\CPU0|cpu01_inst|Selector14~combout ),
	.datab(\CPU0|iMEM|REGS[2][0]~q ),
	.datac(\CPU0|iMEM|REGS[3][0]~q ),
	.datad(\CPU0|iMEM|Mux7~66_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux7~67_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux7~67 .lut_mask = 16'hF588;
defparam \CPU0|iMEM|Mux7~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y18_N28
cycloneive_lcell_comb \CPU0|iMEM|Mux7~68 (
// Equation(s):
// \CPU0|iMEM|Mux7~68_combout  = (\CPU0|cpu01_inst|Selector13~combout  & ((\CPU0|cpu01_inst|Selector12~combout ) # ((\CPU0|iMEM|Mux7~65_combout )))) # (!\CPU0|cpu01_inst|Selector13~combout  & (!\CPU0|cpu01_inst|Selector12~combout  & 
// ((\CPU0|iMEM|Mux7~67_combout ))))

	.dataa(\CPU0|cpu01_inst|Selector13~combout ),
	.datab(\CPU0|cpu01_inst|Selector12~combout ),
	.datac(\CPU0|iMEM|Mux7~65_combout ),
	.datad(\CPU0|iMEM|Mux7~67_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux7~68_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux7~68 .lut_mask = 16'hB9A8;
defparam \CPU0|iMEM|Mux7~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y18_N1
dffeas \CPU0|iMEM|REGS[13][0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[13][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[13][2]~116_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[13][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[13][0] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[13][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y18_N25
dffeas \CPU0|iMEM|REGS[14][0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[14][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[14][2]~117_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[14][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[14][0] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[14][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y18_N11
dffeas \CPU0|iMEM|REGS[12][0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[12][4]~118_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[12][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[12][0] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[12][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N10
cycloneive_lcell_comb \CPU0|iMEM|Mux7~69 (
// Equation(s):
// \CPU0|iMEM|Mux7~69_combout  = (\CPU0|cpu01_inst|Selector15~12_combout  & (((\CPU0|cpu01_inst|Selector14~combout )))) # (!\CPU0|cpu01_inst|Selector15~12_combout  & ((\CPU0|cpu01_inst|Selector14~combout  & (\CPU0|iMEM|REGS[14][0]~q )) # 
// (!\CPU0|cpu01_inst|Selector14~combout  & ((\CPU0|iMEM|REGS[12][0]~q )))))

	.dataa(\CPU0|cpu01_inst|Selector15~12_combout ),
	.datab(\CPU0|iMEM|REGS[14][0]~q ),
	.datac(\CPU0|iMEM|REGS[12][0]~q ),
	.datad(\CPU0|cpu01_inst|Selector14~combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux7~69_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux7~69 .lut_mask = 16'hEE50;
defparam \CPU0|iMEM|Mux7~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y18_N3
dffeas \CPU0|iMEM|REGS[15][0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[15][3]~119_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[15][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[15][0] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[15][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N2
cycloneive_lcell_comb \CPU0|iMEM|Mux7~70 (
// Equation(s):
// \CPU0|iMEM|Mux7~70_combout  = (\CPU0|cpu01_inst|Selector15~12_combout  & ((\CPU0|iMEM|Mux7~69_combout  & (\CPU0|iMEM|REGS[15][0]~q )) # (!\CPU0|iMEM|Mux7~69_combout  & ((\CPU0|iMEM|REGS[13][0]~q ))))) # (!\CPU0|cpu01_inst|Selector15~12_combout  & 
// (\CPU0|iMEM|Mux7~69_combout ))

	.dataa(\CPU0|cpu01_inst|Selector15~12_combout ),
	.datab(\CPU0|iMEM|Mux7~69_combout ),
	.datac(\CPU0|iMEM|REGS[15][0]~q ),
	.datad(\CPU0|iMEM|REGS[13][0]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux7~70_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux7~70 .lut_mask = 16'hE6C4;
defparam \CPU0|iMEM|Mux7~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y18_N14
cycloneive_lcell_comb \CPU0|iMEM|Mux7~71 (
// Equation(s):
// \CPU0|iMEM|Mux7~71_combout  = (\CPU0|iMEM|Mux7~68_combout  & ((\CPU0|iMEM|Mux7~70_combout ) # ((!\CPU0|cpu01_inst|Selector12~combout )))) # (!\CPU0|iMEM|Mux7~68_combout  & (((\CPU0|cpu01_inst|Selector12~combout  & \CPU0|iMEM|Mux7~63_combout ))))

	.dataa(\CPU0|iMEM|Mux7~70_combout ),
	.datab(\CPU0|iMEM|Mux7~68_combout ),
	.datac(\CPU0|cpu01_inst|Selector12~combout ),
	.datad(\CPU0|iMEM|Mux7~63_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux7~71_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux7~71 .lut_mask = 16'hBC8C;
defparam \CPU0|iMEM|Mux7~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N0
cycloneive_lcell_comb \CPU0|iMEM|Mux7~72 (
// Equation(s):
// \CPU0|iMEM|Mux7~72_combout  = (\arbiter_inst|system_address[5]~2_combout  & (((\arbiter_inst|system_address[4]~3_combout )))) # (!\arbiter_inst|system_address[5]~2_combout  & ((\arbiter_inst|system_address[4]~3_combout  & ((\CPU0|iMEM|Mux7~61_combout ))) 
// # (!\arbiter_inst|system_address[4]~3_combout  & (\CPU0|iMEM|Mux7~71_combout ))))

	.dataa(\CPU0|iMEM|Mux7~71_combout ),
	.datab(\arbiter_inst|system_address[5]~2_combout ),
	.datac(\CPU0|iMEM|Mux7~61_combout ),
	.datad(\arbiter_inst|system_address[4]~3_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux7~72_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux7~72 .lut_mask = 16'hFC22;
defparam \CPU0|iMEM|Mux7~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y17_N25
dffeas \CPU0|iMEM|REGS[53][0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[53][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[53][0]~121_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[53][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[53][0] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[53][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y18_N25
dffeas \CPU0|iMEM|REGS[57][0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[57][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[57][1]~122_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[57][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[57][0] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[57][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y18_N19
dffeas \CPU0|iMEM|REGS[49][0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[49][3]~123_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[49][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[49][0] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[49][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N18
cycloneive_lcell_comb \CPU0|iMEM|Mux7~73 (
// Equation(s):
// \CPU0|iMEM|Mux7~73_combout  = (\CPU0|cpu01_inst|Selector13~combout  & (((\CPU0|cpu01_inst|Selector12~combout )))) # (!\CPU0|cpu01_inst|Selector13~combout  & ((\CPU0|cpu01_inst|Selector12~combout  & (\CPU0|iMEM|REGS[57][0]~q )) # 
// (!\CPU0|cpu01_inst|Selector12~combout  & ((\CPU0|iMEM|REGS[49][0]~q )))))

	.dataa(\CPU0|cpu01_inst|Selector13~combout ),
	.datab(\CPU0|iMEM|REGS[57][0]~q ),
	.datac(\CPU0|iMEM|REGS[49][0]~q ),
	.datad(\CPU0|cpu01_inst|Selector12~combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux7~73_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux7~73 .lut_mask = 16'hEE50;
defparam \CPU0|iMEM|Mux7~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y17_N11
dffeas \CPU0|iMEM|REGS[61][0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[61][3]~124_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[61][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[61][0] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[61][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N10
cycloneive_lcell_comb \CPU0|iMEM|Mux7~74 (
// Equation(s):
// \CPU0|iMEM|Mux7~74_combout  = (\CPU0|iMEM|Mux7~73_combout  & (((\CPU0|iMEM|REGS[61][0]~q )) # (!\CPU0|cpu01_inst|Selector13~combout ))) # (!\CPU0|iMEM|Mux7~73_combout  & (\CPU0|cpu01_inst|Selector13~combout  & ((\CPU0|iMEM|REGS[53][0]~q ))))

	.dataa(\CPU0|iMEM|Mux7~73_combout ),
	.datab(\CPU0|cpu01_inst|Selector13~combout ),
	.datac(\CPU0|iMEM|REGS[61][0]~q ),
	.datad(\CPU0|iMEM|REGS[53][0]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux7~74_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux7~74 .lut_mask = 16'hE6A2;
defparam \CPU0|iMEM|Mux7~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y17_N25
dffeas \CPU0|iMEM|REGS[58][0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[58][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[58][0]~125_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[58][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[58][0] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[58][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y17_N17
dffeas \CPU0|iMEM|REGS[54][0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[54][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[54][0]~126_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[54][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[54][0] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[54][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y17_N3
dffeas \CPU0|iMEM|REGS[50][0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[50][1]~127_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[50][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[50][0] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[50][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y17_N2
cycloneive_lcell_comb \CPU0|iMEM|Mux7~75 (
// Equation(s):
// \CPU0|iMEM|Mux7~75_combout  = (\CPU0|cpu01_inst|Selector12~combout  & (\CPU0|cpu01_inst|Selector13~combout )) # (!\CPU0|cpu01_inst|Selector12~combout  & ((\CPU0|cpu01_inst|Selector13~combout  & ((\CPU0|iMEM|REGS[54][0]~q ))) # 
// (!\CPU0|cpu01_inst|Selector13~combout  & (\CPU0|iMEM|REGS[50][0]~q ))))

	.dataa(\CPU0|cpu01_inst|Selector12~combout ),
	.datab(\CPU0|cpu01_inst|Selector13~combout ),
	.datac(\CPU0|iMEM|REGS[50][0]~q ),
	.datad(\CPU0|iMEM|REGS[54][0]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux7~75_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux7~75 .lut_mask = 16'hDC98;
defparam \CPU0|iMEM|Mux7~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y17_N11
dffeas \CPU0|iMEM|REGS[62][0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[62][7]~128_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[62][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[62][0] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[62][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y17_N10
cycloneive_lcell_comb \CPU0|iMEM|Mux7~76 (
// Equation(s):
// \CPU0|iMEM|Mux7~76_combout  = (\CPU0|iMEM|Mux7~75_combout  & (((\CPU0|iMEM|REGS[62][0]~q )) # (!\CPU0|cpu01_inst|Selector12~combout ))) # (!\CPU0|iMEM|Mux7~75_combout  & (\CPU0|cpu01_inst|Selector12~combout  & ((\CPU0|iMEM|REGS[58][0]~q ))))

	.dataa(\CPU0|iMEM|Mux7~75_combout ),
	.datab(\CPU0|cpu01_inst|Selector12~combout ),
	.datac(\CPU0|iMEM|REGS[62][0]~q ),
	.datad(\CPU0|iMEM|REGS[58][0]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux7~76_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux7~76 .lut_mask = 16'hE6A2;
defparam \CPU0|iMEM|Mux7~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y17_N1
dffeas \CPU0|iMEM|REGS[56][0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[56][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[56][7]~129_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[56][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[56][0] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[56][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y17_N25
dffeas \CPU0|iMEM|REGS[52][0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[52][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[52][0]~130_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[52][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[52][0] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[52][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y17_N27
dffeas \CPU0|iMEM|REGS[48][0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[48][0]~131_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[48][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[48][0] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[48][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N26
cycloneive_lcell_comb \CPU0|iMEM|Mux7~77 (
// Equation(s):
// \CPU0|iMEM|Mux7~77_combout  = (\CPU0|cpu01_inst|Selector13~combout  & ((\CPU0|iMEM|REGS[52][0]~q ) # ((\CPU0|cpu01_inst|Selector12~combout )))) # (!\CPU0|cpu01_inst|Selector13~combout  & (((\CPU0|iMEM|REGS[48][0]~q  & !\CPU0|cpu01_inst|Selector12~combout 
// ))))

	.dataa(\CPU0|cpu01_inst|Selector13~combout ),
	.datab(\CPU0|iMEM|REGS[52][0]~q ),
	.datac(\CPU0|iMEM|REGS[48][0]~q ),
	.datad(\CPU0|cpu01_inst|Selector12~combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux7~77_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux7~77 .lut_mask = 16'hAAD8;
defparam \CPU0|iMEM|Mux7~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y17_N19
dffeas \CPU0|iMEM|REGS[60][0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[60][7]~132_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[60][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[60][0] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[60][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N18
cycloneive_lcell_comb \CPU0|iMEM|Mux7~78 (
// Equation(s):
// \CPU0|iMEM|Mux7~78_combout  = (\CPU0|cpu01_inst|Selector12~combout  & ((\CPU0|iMEM|Mux7~77_combout  & (\CPU0|iMEM|REGS[60][0]~q )) # (!\CPU0|iMEM|Mux7~77_combout  & ((\CPU0|iMEM|REGS[56][0]~q ))))) # (!\CPU0|cpu01_inst|Selector12~combout  & 
// (\CPU0|iMEM|Mux7~77_combout ))

	.dataa(\CPU0|cpu01_inst|Selector12~combout ),
	.datab(\CPU0|iMEM|Mux7~77_combout ),
	.datac(\CPU0|iMEM|REGS[60][0]~q ),
	.datad(\CPU0|iMEM|REGS[56][0]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux7~78_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux7~78 .lut_mask = 16'hE6C4;
defparam \CPU0|iMEM|Mux7~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N28
cycloneive_lcell_comb \CPU0|iMEM|Mux7~79 (
// Equation(s):
// \CPU0|iMEM|Mux7~79_combout  = (\CPU0|cpu01_inst|Selector14~combout  & (((\CPU0|cpu01_inst|Selector15~12_combout ) # (\CPU0|iMEM|Mux7~76_combout )))) # (!\CPU0|cpu01_inst|Selector14~combout  & (\CPU0|iMEM|Mux7~78_combout  & 
// (!\CPU0|cpu01_inst|Selector15~12_combout )))

	.dataa(\CPU0|cpu01_inst|Selector14~combout ),
	.datab(\CPU0|iMEM|Mux7~78_combout ),
	.datac(\CPU0|cpu01_inst|Selector15~12_combout ),
	.datad(\CPU0|iMEM|Mux7~76_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux7~79_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux7~79 .lut_mask = 16'hAEA4;
defparam \CPU0|iMEM|Mux7~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y17_N9
dffeas \CPU0|iMEM|REGS[55][0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[55][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[55][5]~133_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[55][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[55][0] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[55][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y17_N9
dffeas \CPU0|iMEM|REGS[59][0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[59][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[59][0]~134_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[59][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[59][0] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[59][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y17_N3
dffeas \CPU0|iMEM|REGS[51][0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[51][0]~135_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[51][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[51][0] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[51][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y17_N2
cycloneive_lcell_comb \CPU0|iMEM|Mux7~80 (
// Equation(s):
// \CPU0|iMEM|Mux7~80_combout  = (\CPU0|cpu01_inst|Selector12~combout  & ((\CPU0|iMEM|REGS[59][0]~q ) # ((\CPU0|cpu01_inst|Selector13~combout )))) # (!\CPU0|cpu01_inst|Selector12~combout  & (((\CPU0|iMEM|REGS[51][0]~q  & !\CPU0|cpu01_inst|Selector13~combout 
// ))))

	.dataa(\CPU0|cpu01_inst|Selector12~combout ),
	.datab(\CPU0|iMEM|REGS[59][0]~q ),
	.datac(\CPU0|iMEM|REGS[51][0]~q ),
	.datad(\CPU0|cpu01_inst|Selector13~combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux7~80_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux7~80 .lut_mask = 16'hAAD8;
defparam \CPU0|iMEM|Mux7~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y17_N3
dffeas \CPU0|iMEM|REGS[63][0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[63][1]~136_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[63][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[63][0] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[63][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y17_N2
cycloneive_lcell_comb \CPU0|iMEM|Mux7~81 (
// Equation(s):
// \CPU0|iMEM|Mux7~81_combout  = (\CPU0|cpu01_inst|Selector13~combout  & ((\CPU0|iMEM|Mux7~80_combout  & ((\CPU0|iMEM|REGS[63][0]~q ))) # (!\CPU0|iMEM|Mux7~80_combout  & (\CPU0|iMEM|REGS[55][0]~q )))) # (!\CPU0|cpu01_inst|Selector13~combout  & 
// (((\CPU0|iMEM|Mux7~80_combout ))))

	.dataa(\CPU0|cpu01_inst|Selector13~combout ),
	.datab(\CPU0|iMEM|REGS[55][0]~q ),
	.datac(\CPU0|iMEM|REGS[63][0]~q ),
	.datad(\CPU0|iMEM|Mux7~80_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux7~81_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux7~81 .lut_mask = 16'hF588;
defparam \CPU0|iMEM|Mux7~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N22
cycloneive_lcell_comb \CPU0|iMEM|Mux7~82 (
// Equation(s):
// \CPU0|iMEM|Mux7~82_combout  = (\CPU0|iMEM|Mux7~79_combout  & (((\CPU0|iMEM|Mux7~81_combout ) # (!\CPU0|cpu01_inst|Selector15~12_combout )))) # (!\CPU0|iMEM|Mux7~79_combout  & (\CPU0|iMEM|Mux7~74_combout  & (\CPU0|cpu01_inst|Selector15~12_combout )))

	.dataa(\CPU0|iMEM|Mux7~74_combout ),
	.datab(\CPU0|iMEM|Mux7~79_combout ),
	.datac(\CPU0|cpu01_inst|Selector15~12_combout ),
	.datad(\CPU0|iMEM|Mux7~81_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux7~82_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux7~82 .lut_mask = 16'hEC2C;
defparam \CPU0|iMEM|Mux7~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N26
cycloneive_lcell_comb \CPU0|iMEM|Mux7~83 (
// Equation(s):
// \CPU0|iMEM|Mux7~83_combout  = (\arbiter_inst|system_address[5]~2_combout  & ((\CPU0|iMEM|Mux7~72_combout  & ((\CPU0|iMEM|Mux7~82_combout ))) # (!\CPU0|iMEM|Mux7~72_combout  & (\CPU0|iMEM|Mux7~51_combout )))) # (!\arbiter_inst|system_address[5]~2_combout  
// & (((\CPU0|iMEM|Mux7~72_combout ))))

	.dataa(\CPU0|iMEM|Mux7~51_combout ),
	.datab(\arbiter_inst|system_address[5]~2_combout ),
	.datac(\CPU0|iMEM|Mux7~82_combout ),
	.datad(\CPU0|iMEM|Mux7~72_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux7~83_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux7~83 .lut_mask = 16'hF388;
defparam \CPU0|iMEM|Mux7~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y12_N17
dffeas \CPU0|DDR2[0] (
	.clk(!\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|cpu01_inst|Selector23~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|DDR2[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|DDR2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|DDR2[0] .is_wysiwyg = "true";
defparam \CPU0|DDR2[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y16_N17
dffeas \CPU0|DATA_IN_s[0] (
	.clk(!\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(DATA_IN[0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\reset~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|DATA_IN_s [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|DATA_IN_s[0] .is_wysiwyg = "true";
defparam \CPU0|DATA_IN_s[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N2
cycloneive_lcell_comb \CPU0|Equal0~4 (
// Equation(s):
// \CPU0|Equal0~4_combout  = (!\CPU0|cpu01_inst|Selector15~12_combout  & (\CPU0|Equal0~3_combout  & !\CPU0|cpu01_inst|Selector14~combout ))

	.dataa(gnd),
	.datab(\CPU0|cpu01_inst|Selector15~12_combout ),
	.datac(\CPU0|Equal0~3_combout ),
	.datad(\CPU0|cpu01_inst|Selector14~combout ),
	.cin(gnd),
	.combout(\CPU0|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|Equal0~4 .lut_mask = 16'h0030;
defparam \CPU0|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y13_N17
dffeas \CPU0|DDR1[0] (
	.clk(!\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|DDR1[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|DDR1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|DDR1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|DDR1[0] .is_wysiwyg = "true";
defparam \CPU0|DDR1[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y14_N23
dffeas \CPU0|PORT_A_OUT[0] (
	.clk(!\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|cpu01_inst|Selector23~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|PORT_A_OUT[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|PORT_A_OUT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|PORT_A_OUT[0] .is_wysiwyg = "true";
defparam \CPU0|PORT_A_OUT[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y13_N1
dffeas \CPU0|PORT_A_IN_s[0] (
	.clk(!\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|PORT_A_OUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\reset~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|PORT_A_IN_s [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|PORT_A_IN_s[0] .is_wysiwyg = "true";
defparam \CPU0|PORT_A_IN_s[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N0
cycloneive_lcell_comb \CPU0|data_in[0]~4 (
// Equation(s):
// \CPU0|data_in[0]~4_combout  = (\CPU0|DDR1 [0] & ((\CPU0|PORT_A_OUT [0]) # ((\CPU0|Equal0~4_combout )))) # (!\CPU0|DDR1 [0] & (((\CPU0|PORT_A_IN_s [0] & !\CPU0|Equal0~4_combout ))))

	.dataa(\CPU0|PORT_A_OUT [0]),
	.datab(\CPU0|DDR1 [0]),
	.datac(\CPU0|PORT_A_IN_s [0]),
	.datad(\CPU0|Equal0~4_combout ),
	.cin(gnd),
	.combout(\CPU0|data_in[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|data_in[0]~4 .lut_mask = 16'hCCB8;
defparam \CPU0|data_in[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N26
cycloneive_lcell_comb \CPU0|data_in[0]~5 (
// Equation(s):
// \CPU0|data_in[0]~5_combout  = (\CPU0|Equal2~0_combout  & (((\CPU0|data_in[0]~4_combout )))) # (!\CPU0|Equal2~0_combout  & ((\CPU0|Equal0~4_combout  & ((\CPU0|data_in[0]~4_combout ))) # (!\CPU0|Equal0~4_combout  & (\CPU0|DATA_IN_s [0]))))

	.dataa(\CPU0|DATA_IN_s [0]),
	.datab(\CPU0|Equal2~0_combout ),
	.datac(\CPU0|Equal0~4_combout ),
	.datad(\CPU0|data_in[0]~4_combout ),
	.cin(gnd),
	.combout(\CPU0|data_in[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|data_in[0]~5 .lut_mask = 16'hFE02;
defparam \CPU0|data_in[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N16
cycloneive_lcell_comb \CPU0|data_in[0]~6 (
// Equation(s):
// \CPU0|data_in[0]~6_combout  = (\CPU0|Equal3~0_combout  & ((\CPU0|PORT_B_OUT [0]) # ((!\CPU0|DDR2 [0])))) # (!\CPU0|Equal3~0_combout  & (((\CPU0|data_in[0]~5_combout ))))

	.dataa(\CPU0|Equal3~0_combout ),
	.datab(\CPU0|PORT_B_OUT [0]),
	.datac(\CPU0|DDR2 [0]),
	.datad(\CPU0|data_in[0]~5_combout ),
	.cin(gnd),
	.combout(\CPU0|data_in[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|data_in[0]~6 .lut_mask = 16'hDF8A;
defparam \CPU0|data_in[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N10
cycloneive_lcell_comb \CPU0|Equal1~0 (
// Equation(s):
// \CPU0|Equal1~0_combout  = (\CPU0|Equal0~3_combout  & (!\CPU0|cpu01_inst|Selector14~combout  & \CPU0|cpu01_inst|Selector15~12_combout ))

	.dataa(\CPU0|Equal0~3_combout ),
	.datab(gnd),
	.datac(\CPU0|cpu01_inst|Selector14~combout ),
	.datad(\CPU0|cpu01_inst|Selector15~12_combout ),
	.cin(gnd),
	.combout(\CPU0|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|Equal1~0 .lut_mask = 16'h0A00;
defparam \CPU0|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N28
cycloneive_lcell_comb \CPU0|data_in[0]~7 (
// Equation(s):
// \CPU0|data_in[0]~7_combout  = (!\CPU0|Equal5~0_combout  & ((\CPU0|Equal1~0_combout  & (\CPU0|DDR2 [0])) # (!\CPU0|Equal1~0_combout  & ((\CPU0|data_in[0]~6_combout )))))

	.dataa(\CPU0|Equal5~0_combout ),
	.datab(\CPU0|DDR2 [0]),
	.datac(\CPU0|data_in[0]~6_combout ),
	.datad(\CPU0|Equal1~0_combout ),
	.cin(gnd),
	.combout(\CPU0|data_in[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|data_in[0]~7 .lut_mask = 16'h4450;
defparam \CPU0|data_in[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N30
cycloneive_lcell_comb \CPU0|data_in[0]~8 (
// Equation(s):
// \CPU0|data_in[0]~8_combout  = (!\CPU0|Equal6~0_combout  & ((\CPU0|data_in[0]~7_combout ) # ((\CPU0|counter [8] & \CPU0|Equal5~0_combout ))))

	.dataa(\CPU0|Equal6~0_combout ),
	.datab(\CPU0|counter [8]),
	.datac(\CPU0|Equal5~0_combout ),
	.datad(\CPU0|data_in[0]~7_combout ),
	.cin(gnd),
	.combout(\CPU0|data_in[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|data_in[0]~8 .lut_mask = 16'h5540;
defparam \CPU0|data_in[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N20
cycloneive_lcell_comb \CPU0|data_in[0]~9 (
// Equation(s):
// \CPU0|data_in[0]~9_combout  = (!\CPU0|Equal7~0_combout  & ((\CPU0|data_in[0]~8_combout ) # ((\CPU0|counter [0] & \CPU0|Equal6~0_combout ))))

	.dataa(\CPU0|counter [0]),
	.datab(\CPU0|Equal6~0_combout ),
	.datac(\CPU0|data_in[0]~8_combout ),
	.datad(\CPU0|Equal7~0_combout ),
	.cin(gnd),
	.combout(\CPU0|data_in[0]~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|data_in[0]~9 .lut_mask = 16'h00F8;
defparam \CPU0|data_in[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N30
cycloneive_lcell_comb \CPU0|data_in[0]~10 (
// Equation(s):
// \CPU0|data_in[0]~10_combout  = (\CPU0|data_in~3_combout  & ((\CPU0|data_in[0]~9_combout ) # ((\CPU0|Equal7~0_combout  & \CPU0|OCRH [0]))))

	.dataa(\CPU0|Equal7~0_combout ),
	.datab(\CPU0|OCRH [0]),
	.datac(\CPU0|data_in~3_combout ),
	.datad(\CPU0|data_in[0]~9_combout ),
	.cin(gnd),
	.combout(\CPU0|data_in[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|data_in[0]~10 .lut_mask = 16'hF080;
defparam \CPU0|data_in[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N10
cycloneive_lcell_comb \CPU0|cpu01_inst|WideOr55~0 (
// Equation(s):
// \CPU0|cpu01_inst|WideOr55~0_combout  = (\CPU0|cpu01_inst|op_code [3] & ((\CPU0|cpu01_inst|op_code [2]) # ((!\CPU0|cpu01_inst|op_code [0])))) # (!\CPU0|cpu01_inst|op_code [3] & (\CPU0|cpu01_inst|op_code [2] $ ((\CPU0|cpu01_inst|op_code [1]))))

	.dataa(\CPU0|cpu01_inst|op_code [2]),
	.datab(\CPU0|cpu01_inst|op_code [1]),
	.datac(\CPU0|cpu01_inst|op_code [0]),
	.datad(\CPU0|cpu01_inst|op_code [3]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|WideOr55~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|WideOr55~0 .lut_mask = 16'hAF66;
defparam \CPU0|cpu01_inst|WideOr55~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N14
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector165~4 (
// Equation(s):
// \CPU0|cpu01_inst|Selector165~4_combout  = (\CPU0|cpu01_inst|cc [0] & (\CPU0|cpu01_inst|WideNor14~combout  & ((\CPU0|cpu01_inst|alu_ctrl.alu_lsr16~0_combout ) # (\CPU0|cpu01_inst|Selector275~0_combout ))))

	.dataa(\CPU0|cpu01_inst|cc [0]),
	.datab(\CPU0|cpu01_inst|alu_ctrl.alu_lsr16~0_combout ),
	.datac(\CPU0|cpu01_inst|WideNor14~combout ),
	.datad(\CPU0|cpu01_inst|Selector275~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector165~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector165~4 .lut_mask = 16'hA080;
defparam \CPU0|cpu01_inst|Selector165~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y16_N27
dffeas \CPU0|cpu01_inst|xreg[14] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|Selector75~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|cpu01_inst|xreg[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|xreg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|xreg[14] .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|xreg[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N8
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector173~15 (
// Equation(s):
// \CPU0|cpu01_inst|Selector173~15_combout  = (\CPU0|cpu01_inst|Selector149~2_combout  & (\CPU0|cpu01_inst|Selector173~4_combout  & ((\CPU0|cpu01_inst|Selector157~0_combout )))) # (!\CPU0|cpu01_inst|Selector149~2_combout  & 
// ((\CPU0|cpu01_inst|Selector270~0_combout ) # ((\CPU0|cpu01_inst|Selector173~4_combout  & \CPU0|cpu01_inst|Selector157~0_combout ))))

	.dataa(\CPU0|cpu01_inst|Selector149~2_combout ),
	.datab(\CPU0|cpu01_inst|Selector173~4_combout ),
	.datac(\CPU0|cpu01_inst|Selector270~0_combout ),
	.datad(\CPU0|cpu01_inst|Selector157~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector173~15_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector173~15 .lut_mask = 16'hDC50;
defparam \CPU0|cpu01_inst|Selector173~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N18
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector173~16 (
// Equation(s):
// \CPU0|cpu01_inst|Selector173~16_combout  = (\CPU0|cpu01_inst|Selector173~15_combout ) # ((\CPU0|cpu01_inst|alu_ctrl.alu_eor~2_combout  & (\CPU0|cpu01_inst|Selector157~0_combout  $ (\CPU0|cpu01_inst|Selector149~2_combout ))))

	.dataa(\CPU0|cpu01_inst|Selector157~0_combout ),
	.datab(\CPU0|cpu01_inst|alu_ctrl.alu_eor~2_combout ),
	.datac(\CPU0|cpu01_inst|Selector173~15_combout ),
	.datad(\CPU0|cpu01_inst|Selector149~2_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector173~16_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector173~16 .lut_mask = 16'hF4F8;
defparam \CPU0|cpu01_inst|Selector173~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N18
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector181~4 (
// Equation(s):
// \CPU0|cpu01_inst|Selector181~4_combout  = ((!\CPU0|cpu01_inst|WideOr10~1_combout  & ((\CPU0|cpu01_inst|Selector157~0_combout ) # (!\CPU0|cpu01_inst|Selector173~18_combout )))) # (!\CPU0|cpu01_inst|WideOr12~2_combout )

	.dataa(\CPU0|cpu01_inst|WideOr10~1_combout ),
	.datab(\CPU0|cpu01_inst|Selector173~18_combout ),
	.datac(\CPU0|cpu01_inst|WideOr12~2_combout ),
	.datad(\CPU0|cpu01_inst|Selector157~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector181~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector181~4 .lut_mask = 16'h5F1F;
defparam \CPU0|cpu01_inst|Selector181~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N20
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector181~5 (
// Equation(s):
// \CPU0|cpu01_inst|Selector181~5_combout  = (\CPU0|cpu01_inst|daa_reg[6]~1_combout  & ((\CPU0|cpu01_inst|alu_ctrl.alu_daa~0_combout ) # ((\CPU0|cpu01_inst|Selector149~2_combout  & \CPU0|cpu01_inst|Selector181~4_combout )))) # 
// (!\CPU0|cpu01_inst|daa_reg[6]~1_combout  & (\CPU0|cpu01_inst|Selector149~2_combout  & ((\CPU0|cpu01_inst|Selector181~4_combout ))))

	.dataa(\CPU0|cpu01_inst|daa_reg[6]~1_combout ),
	.datab(\CPU0|cpu01_inst|Selector149~2_combout ),
	.datac(\CPU0|cpu01_inst|alu_ctrl.alu_daa~0_combout ),
	.datad(\CPU0|cpu01_inst|Selector181~4_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector181~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector181~5 .lut_mask = 16'hECA0;
defparam \CPU0|cpu01_inst|Selector181~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N26
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector181~8 (
// Equation(s):
// \CPU0|cpu01_inst|Selector181~8_combout  = (!\CPU0|cpu01_inst|Selector141~combout  & ((\CPU0|cpu01_inst|Selector165~11_combout ) # (\CPU0|cpu01_inst|Selector165~8_combout )))

	.dataa(\CPU0|cpu01_inst|Selector165~11_combout ),
	.datab(\CPU0|cpu01_inst|Selector141~combout ),
	.datac(\CPU0|cpu01_inst|Selector165~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector181~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector181~8 .lut_mask = 16'h3232;
defparam \CPU0|cpu01_inst|Selector181~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N6
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector181~10 (
// Equation(s):
// \CPU0|cpu01_inst|Selector181~10_combout  = (\CPU0|cpu01_inst|Decoder7~1_combout  & ((\CPU0|cpu01_inst|Selector268~0_combout ) # ((\CPU0|cpu01_inst|Decoder7~2_combout  & \CPU0|cpu01_inst|alu_ctrl.alu_lsl16~0_combout )))) # 
// (!\CPU0|cpu01_inst|Decoder7~1_combout  & (\CPU0|cpu01_inst|Decoder7~2_combout  & (\CPU0|cpu01_inst|alu_ctrl.alu_lsl16~0_combout )))

	.dataa(\CPU0|cpu01_inst|Decoder7~1_combout ),
	.datab(\CPU0|cpu01_inst|Decoder7~2_combout ),
	.datac(\CPU0|cpu01_inst|alu_ctrl.alu_lsl16~0_combout ),
	.datad(\CPU0|cpu01_inst|Selector268~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector181~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector181~10 .lut_mask = 16'hEAC0;
defparam \CPU0|cpu01_inst|Selector181~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N14
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector181~11 (
// Equation(s):
// \CPU0|cpu01_inst|Selector181~11_combout  = (!\CPU0|cpu01_inst|alu_ctrl.alu_daa~0_combout  & (\CPU0|cpu01_inst|cc [0] & ((!\CPU0|cpu01_inst|alu_ctrl.alu_lsl16~0_combout ) # (!\CPU0|cpu01_inst|Decoder7~4_combout ))))

	.dataa(\CPU0|cpu01_inst|alu_ctrl.alu_daa~0_combout ),
	.datab(\CPU0|cpu01_inst|cc [0]),
	.datac(\CPU0|cpu01_inst|Decoder7~4_combout ),
	.datad(\CPU0|cpu01_inst|alu_ctrl.alu_lsl16~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector181~11_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector181~11 .lut_mask = 16'h0444;
defparam \CPU0|cpu01_inst|Selector181~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y10_N17
dffeas \CPU0|cpu01_inst|cc[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|Selector123~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\CPU0|hold_s~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|cc [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|cc[6] .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|cc[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N14
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector174~3 (
// Equation(s):
// \CPU0|cpu01_inst|Selector174~3_combout  = (\CPU0|cpu01_inst|cc [6] & ((\CPU0|cpu01_inst|alu_ctrl.alu_tpa~0_combout ) # ((\CPU0|cpu01_inst|alu_ctrl.alu_daa~0_combout  & \CPU0|cpu01_inst|Add7~10_combout )))) # (!\CPU0|cpu01_inst|cc [6] & 
// (\CPU0|cpu01_inst|alu_ctrl.alu_daa~0_combout  & ((\CPU0|cpu01_inst|Add7~10_combout ))))

	.dataa(\CPU0|cpu01_inst|cc [6]),
	.datab(\CPU0|cpu01_inst|alu_ctrl.alu_daa~0_combout ),
	.datac(\CPU0|cpu01_inst|alu_ctrl.alu_tpa~0_combout ),
	.datad(\CPU0|cpu01_inst|Add7~10_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector174~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector174~3 .lut_mask = 16'hECA0;
defparam \CPU0|cpu01_inst|Selector174~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N22
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector127~1 (
// Equation(s):
// \CPU0|cpu01_inst|Selector127~1_combout  = (!\CPU0|cpu01_inst|Selector174~7_combout  & !\CPU0|cpu01_inst|Selector176~7_combout )

	.dataa(gnd),
	.datab(\CPU0|cpu01_inst|Selector174~7_combout ),
	.datac(\CPU0|cpu01_inst|Selector176~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector127~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector127~1 .lut_mask = 16'h0303;
defparam \CPU0|cpu01_inst|Selector127~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N12
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector179~0 (
// Equation(s):
// \CPU0|cpu01_inst|Selector179~0_combout  = (\CPU0|cpu01_inst|Selector173~4_combout ) # ((\CPU0|cpu01_inst|Selector278~0_combout  & (\CPU0|cpu01_inst|Selector228~0_combout  & \CPU0|cpu01_inst|Selector155~2_combout )))

	.dataa(\CPU0|cpu01_inst|Selector278~0_combout ),
	.datab(\CPU0|cpu01_inst|Selector173~4_combout ),
	.datac(\CPU0|cpu01_inst|Selector228~0_combout ),
	.datad(\CPU0|cpu01_inst|Selector155~2_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector179~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector179~0 .lut_mask = 16'hECCC;
defparam \CPU0|cpu01_inst|Selector179~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N12
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector179~1 (
// Equation(s):
// \CPU0|cpu01_inst|Selector179~1_combout  = (\CPU0|cpu01_inst|Selector163~0_combout  & ((\CPU0|cpu01_inst|Selector179~0_combout ) # ((\CPU0|cpu01_inst|alu_ctrl.alu_eor~2_combout  & !\CPU0|cpu01_inst|Selector155~2_combout )))) # 
// (!\CPU0|cpu01_inst|Selector163~0_combout  & (\CPU0|cpu01_inst|alu_ctrl.alu_eor~2_combout  & (\CPU0|cpu01_inst|Selector155~2_combout )))

	.dataa(\CPU0|cpu01_inst|alu_ctrl.alu_eor~2_combout ),
	.datab(\CPU0|cpu01_inst|Selector155~2_combout ),
	.datac(\CPU0|cpu01_inst|Selector179~0_combout ),
	.datad(\CPU0|cpu01_inst|Selector163~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector179~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector179~1 .lut_mask = 16'hF288;
defparam \CPU0|cpu01_inst|Selector179~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N6
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector178~0 (
// Equation(s):
// \CPU0|cpu01_inst|Selector178~0_combout  = (\CPU0|cpu01_inst|Selector173~4_combout ) # ((\CPU0|cpu01_inst|Selector278~0_combout  & (\CPU0|cpu01_inst|Selector228~0_combout  & \CPU0|cpu01_inst|Selector154~2_combout )))

	.dataa(\CPU0|cpu01_inst|Selector278~0_combout ),
	.datab(\CPU0|cpu01_inst|Selector173~4_combout ),
	.datac(\CPU0|cpu01_inst|Selector228~0_combout ),
	.datad(\CPU0|cpu01_inst|Selector154~2_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector178~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector178~0 .lut_mask = 16'hECCC;
defparam \CPU0|cpu01_inst|Selector178~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N16
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector178~1 (
// Equation(s):
// \CPU0|cpu01_inst|Selector178~1_combout  = (\CPU0|cpu01_inst|Selector162~0_combout  & ((\CPU0|cpu01_inst|Selector178~0_combout ) # ((\CPU0|cpu01_inst|alu_ctrl.alu_eor~2_combout  & !\CPU0|cpu01_inst|Selector154~2_combout )))) # 
// (!\CPU0|cpu01_inst|Selector162~0_combout  & (((\CPU0|cpu01_inst|alu_ctrl.alu_eor~2_combout  & \CPU0|cpu01_inst|Selector154~2_combout ))))

	.dataa(\CPU0|cpu01_inst|Selector178~0_combout ),
	.datab(\CPU0|cpu01_inst|Selector162~0_combout ),
	.datac(\CPU0|cpu01_inst|alu_ctrl.alu_eor~2_combout ),
	.datad(\CPU0|cpu01_inst|Selector154~2_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector178~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector178~1 .lut_mask = 16'hB8C8;
defparam \CPU0|cpu01_inst|Selector178~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N22
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector178~4 (
// Equation(s):
// \CPU0|cpu01_inst|Selector178~4_combout  = (\CPU0|cpu01_inst|Add4~6_combout  & ((\CPU0|cpu01_inst|WideOr11~2_combout ) # ((\CPU0|cpu01_inst|WideOr10~2_combout  & \CPU0|cpu01_inst|Add2~6_combout )))) # (!\CPU0|cpu01_inst|Add4~6_combout  & 
// (\CPU0|cpu01_inst|WideOr10~2_combout  & (\CPU0|cpu01_inst|Add2~6_combout )))

	.dataa(\CPU0|cpu01_inst|Add4~6_combout ),
	.datab(\CPU0|cpu01_inst|WideOr10~2_combout ),
	.datac(\CPU0|cpu01_inst|Add2~6_combout ),
	.datad(\CPU0|cpu01_inst|WideOr11~2_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector178~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector178~4 .lut_mask = 16'hEAC0;
defparam \CPU0|cpu01_inst|Selector178~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N10
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector177~3 (
// Equation(s):
// \CPU0|cpu01_inst|Selector177~3_combout  = (\CPU0|cpu01_inst|alu_ctrl.alu_tpa~0_combout  & ((\CPU0|cpu01_inst|cc [3]) # ((\CPU0|cpu01_inst|alu_ctrl.alu_daa~0_combout  & \CPU0|cpu01_inst|Add7~4_combout )))) # (!\CPU0|cpu01_inst|alu_ctrl.alu_tpa~0_combout  & 
// (((\CPU0|cpu01_inst|alu_ctrl.alu_daa~0_combout  & \CPU0|cpu01_inst|Add7~4_combout ))))

	.dataa(\CPU0|cpu01_inst|alu_ctrl.alu_tpa~0_combout ),
	.datab(\CPU0|cpu01_inst|cc [3]),
	.datac(\CPU0|cpu01_inst|alu_ctrl.alu_daa~0_combout ),
	.datad(\CPU0|cpu01_inst|Add7~4_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector177~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector177~3 .lut_mask = 16'hF888;
defparam \CPU0|cpu01_inst|Selector177~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N8
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector127~2 (
// Equation(s):
// \CPU0|cpu01_inst|Selector127~2_combout  = (!\CPU0|cpu01_inst|Selector178~7_combout  & (!\CPU0|cpu01_inst|Selector177~7_combout  & (!\CPU0|cpu01_inst|Selector180~7_combout  & !\CPU0|cpu01_inst|Selector179~7_combout )))

	.dataa(\CPU0|cpu01_inst|Selector178~7_combout ),
	.datab(\CPU0|cpu01_inst|Selector177~7_combout ),
	.datac(\CPU0|cpu01_inst|Selector180~7_combout ),
	.datad(\CPU0|cpu01_inst|Selector179~7_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector127~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector127~2 .lut_mask = 16'h0001;
defparam \CPU0|cpu01_inst|Selector127~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N30
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector175~3 (
// Equation(s):
// \CPU0|cpu01_inst|Selector175~3_combout  = (\CPU0|cpu01_inst|alu_ctrl.alu_daa~0_combout  & ((\CPU0|cpu01_inst|Add7~8_combout ) # ((\CPU0|cpu01_inst|cc [5] & \CPU0|cpu01_inst|alu_ctrl.alu_tpa~0_combout )))) # (!\CPU0|cpu01_inst|alu_ctrl.alu_daa~0_combout  & 
// (\CPU0|cpu01_inst|cc [5] & ((\CPU0|cpu01_inst|alu_ctrl.alu_tpa~0_combout ))))

	.dataa(\CPU0|cpu01_inst|alu_ctrl.alu_daa~0_combout ),
	.datab(\CPU0|cpu01_inst|cc [5]),
	.datac(\CPU0|cpu01_inst|Add7~8_combout ),
	.datad(\CPU0|cpu01_inst|alu_ctrl.alu_tpa~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector175~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector175~3 .lut_mask = 16'hECA0;
defparam \CPU0|cpu01_inst|Selector175~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N0
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector175~4 (
// Equation(s):
// \CPU0|cpu01_inst|Selector175~4_combout  = (\CPU0|cpu01_inst|WideOr11~2_combout  & ((\CPU0|cpu01_inst|Add4~12_combout ) # ((\CPU0|cpu01_inst|Add2~12_combout  & \CPU0|cpu01_inst|WideOr10~2_combout )))) # (!\CPU0|cpu01_inst|WideOr11~2_combout  & 
// (((\CPU0|cpu01_inst|Add2~12_combout  & \CPU0|cpu01_inst|WideOr10~2_combout ))))

	.dataa(\CPU0|cpu01_inst|WideOr11~2_combout ),
	.datab(\CPU0|cpu01_inst|Add4~12_combout ),
	.datac(\CPU0|cpu01_inst|Add2~12_combout ),
	.datad(\CPU0|cpu01_inst|WideOr10~2_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector175~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector175~4 .lut_mask = 16'hF888;
defparam \CPU0|cpu01_inst|Selector175~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N18
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector175~5 (
// Equation(s):
// \CPU0|cpu01_inst|Selector175~5_combout  = (\CPU0|cpu01_inst|Selector175~3_combout ) # ((\CPU0|cpu01_inst|Selector175~4_combout ) # ((\CPU0|cpu01_inst|Selector269~0_combout  & \CPU0|cpu01_inst|Add6~10_combout )))

	.dataa(\CPU0|cpu01_inst|Selector269~0_combout ),
	.datab(\CPU0|cpu01_inst|Add6~10_combout ),
	.datac(\CPU0|cpu01_inst|Selector175~3_combout ),
	.datad(\CPU0|cpu01_inst|Selector175~4_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector175~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector175~5 .lut_mask = 16'hFFF8;
defparam \CPU0|cpu01_inst|Selector175~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N12
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector175~6 (
// Equation(s):
// \CPU0|cpu01_inst|Selector175~6_combout  = (\CPU0|cpu01_inst|Selector175~5_combout ) # ((\CPU0|cpu01_inst|Selector150~2_combout  & !\CPU0|cpu01_inst|WideOr13~3_combout ))

	.dataa(\CPU0|cpu01_inst|Selector150~2_combout ),
	.datab(\CPU0|cpu01_inst|WideOr13~3_combout ),
	.datac(\CPU0|cpu01_inst|Selector175~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector175~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector175~6 .lut_mask = 16'hF2F2;
defparam \CPU0|cpu01_inst|Selector175~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N26
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector127~3 (
// Equation(s):
// \CPU0|cpu01_inst|Selector127~3_combout  = (!\CPU0|cpu01_inst|Selector173~18_combout  & (\CPU0|cpu01_inst|Selector127~2_combout  & (\CPU0|cpu01_inst|Selector127~1_combout  & !\CPU0|cpu01_inst|Selector175~7_combout )))

	.dataa(\CPU0|cpu01_inst|Selector173~18_combout ),
	.datab(\CPU0|cpu01_inst|Selector127~2_combout ),
	.datac(\CPU0|cpu01_inst|Selector127~1_combout ),
	.datad(\CPU0|cpu01_inst|Selector175~7_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector127~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector127~3 .lut_mask = 16'h0040;
defparam \CPU0|cpu01_inst|Selector127~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y10_N23
dffeas \CPU0|cpu01_inst|nmi_ack (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|Selector187~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\CPU0|hold_s~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|nmi_ack~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|nmi_ack .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|nmi_ack .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y10_N13
dffeas \CPU0|counter[1] (
	.clk(!\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|counter~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|counter[1] .is_wysiwyg = "true";
defparam \CPU0|counter[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y10_N31
dffeas \CPU0|counter[3] (
	.clk(!\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|counter~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|counter[3] .is_wysiwyg = "true";
defparam \CPU0|counter[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y11_N3
dffeas \CPU0|counter[2] (
	.clk(!\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|counter~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|counter[2] .is_wysiwyg = "true";
defparam \CPU0|counter[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y10_N5
dffeas \CPU0|OCRL[4] (
	.clk(!\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|OCRL[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|OCRL [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|OCRL[4] .is_wysiwyg = "true";
defparam \CPU0|OCRL[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N18
cycloneive_lcell_comb \CPU0|irq_ocf~2 (
// Equation(s):
// \CPU0|irq_ocf~2_combout  = (\CPU0|Add0~10_combout  & (\CPU0|OCRL [5] & (\CPU0|OCRL [4] $ (!\CPU0|Add0~8_combout )))) # (!\CPU0|Add0~10_combout  & (!\CPU0|OCRL [5] & (\CPU0|OCRL [4] $ (!\CPU0|Add0~8_combout ))))

	.dataa(\CPU0|Add0~10_combout ),
	.datab(\CPU0|OCRL [4]),
	.datac(\CPU0|Add0~8_combout ),
	.datad(\CPU0|OCRL [5]),
	.cin(gnd),
	.combout(\CPU0|irq_ocf~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|irq_ocf~2 .lut_mask = 16'h8241;
defparam \CPU0|irq_ocf~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y11_N29
dffeas \CPU0|OCRL[6] (
	.clk(!\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|OCRH~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|OCRL[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|OCRL [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|OCRL[6] .is_wysiwyg = "true";
defparam \CPU0|OCRL[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y10_N5
dffeas \CPU0|counter[9] (
	.clk(!\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|counter~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|counter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|counter[9] .is_wysiwyg = "true";
defparam \CPU0|counter[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y12_N27
dffeas \CPU0|OCRH[2] (
	.clk(!\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|ETOI~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|OCRH[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|OCRH [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|OCRH[2] .is_wysiwyg = "true";
defparam \CPU0|OCRH[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y10_N13
dffeas \CPU0|OCRH[3] (
	.clk(!\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|EOCI~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|OCRH[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|OCRH [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|OCRH[3] .is_wysiwyg = "true";
defparam \CPU0|OCRH[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N12
cycloneive_lcell_comb \CPU0|irq_ocf~6 (
// Equation(s):
// \CPU0|irq_ocf~6_combout  = (\CPU0|OCRH [2] & (\CPU0|Add0~20_combout  & (\CPU0|OCRH [3] $ (!\CPU0|Add0~22_combout )))) # (!\CPU0|OCRH [2] & (!\CPU0|Add0~20_combout  & (\CPU0|OCRH [3] $ (!\CPU0|Add0~22_combout ))))

	.dataa(\CPU0|OCRH [2]),
	.datab(\CPU0|OCRH [3]),
	.datac(\CPU0|Add0~20_combout ),
	.datad(\CPU0|Add0~22_combout ),
	.cin(gnd),
	.combout(\CPU0|irq_ocf~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|irq_ocf~6 .lut_mask = 16'h8421;
defparam \CPU0|irq_ocf~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y10_N7
dffeas \CPU0|counter[15] (
	.clk(!\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|counter~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|counter [15]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|counter[15] .is_wysiwyg = "true";
defparam \CPU0|counter[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N16
cycloneive_lcell_comb \CPU0|Equal9~0 (
// Equation(s):
// \CPU0|Equal9~0_combout  = (\CPU0|counter [0] & (\CPU0|counter [2] & (\CPU0|counter [1] & \CPU0|counter [3])))

	.dataa(\CPU0|counter [0]),
	.datab(\CPU0|counter [2]),
	.datac(\CPU0|counter [1]),
	.datad(\CPU0|counter [3]),
	.cin(gnd),
	.combout(\CPU0|Equal9~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|Equal9~0 .lut_mask = 16'h8000;
defparam \CPU0|Equal9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N10
cycloneive_lcell_comb \CPU0|Equal9~1 (
// Equation(s):
// \CPU0|Equal9~1_combout  = (\CPU0|counter [5] & (\CPU0|counter [4] & (\CPU0|counter [6] & \CPU0|counter [7])))

	.dataa(\CPU0|counter [5]),
	.datab(\CPU0|counter [4]),
	.datac(\CPU0|counter [6]),
	.datad(\CPU0|counter [7]),
	.cin(gnd),
	.combout(\CPU0|Equal9~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|Equal9~1 .lut_mask = 16'h8000;
defparam \CPU0|Equal9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N4
cycloneive_lcell_comb \CPU0|Equal9~2 (
// Equation(s):
// \CPU0|Equal9~2_combout  = (\CPU0|counter [9] & (\CPU0|counter [10] & (\CPU0|counter [8] & \CPU0|counter [11])))

	.dataa(\CPU0|counter [9]),
	.datab(\CPU0|counter [10]),
	.datac(\CPU0|counter [8]),
	.datad(\CPU0|counter [11]),
	.cin(gnd),
	.combout(\CPU0|Equal9~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|Equal9~2 .lut_mask = 16'h8000;
defparam \CPU0|Equal9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N30
cycloneive_lcell_comb \CPU0|Equal9~3 (
// Equation(s):
// \CPU0|Equal9~3_combout  = (\CPU0|counter [12] & (\CPU0|counter [14] & (\CPU0|counter [15] & \CPU0|counter [13])))

	.dataa(\CPU0|counter [12]),
	.datab(\CPU0|counter [14]),
	.datac(\CPU0|counter [15]),
	.datad(\CPU0|counter [13]),
	.cin(gnd),
	.combout(\CPU0|Equal9~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|Equal9~3 .lut_mask = 16'h8000;
defparam \CPU0|Equal9~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N8
cycloneive_lcell_comb \CPU0|Equal9~4 (
// Equation(s):
// \CPU0|Equal9~4_combout  = (\CPU0|Equal9~3_combout  & (\CPU0|Equal9~0_combout  & (\CPU0|Equal9~2_combout  & \CPU0|Equal9~1_combout )))

	.dataa(\CPU0|Equal9~3_combout ),
	.datab(\CPU0|Equal9~0_combout ),
	.datac(\CPU0|Equal9~2_combout ),
	.datad(\CPU0|Equal9~1_combout ),
	.cin(gnd),
	.combout(\CPU0|Equal9~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|Equal9~4 .lut_mask = 16'h8000;
defparam \CPU0|Equal9~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N26
cycloneive_lcell_comb \CPU0|Equal10~14 (
// Equation(s):
// \CPU0|Equal10~14_combout  = \CPU0|OCRL [5] $ (((!\CPU0|always1~4_combout  & \CPU0|Add0~10_combout )))

	.dataa(\CPU0|OCRL [5]),
	.datab(gnd),
	.datac(\CPU0|always1~4_combout ),
	.datad(\CPU0|Add0~10_combout ),
	.cin(gnd),
	.combout(\CPU0|Equal10~14_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|Equal10~14 .lut_mask = 16'hA5AA;
defparam \CPU0|Equal10~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N30
cycloneive_lcell_comb \CPU0|Equal10~15 (
// Equation(s):
// \CPU0|Equal10~15_combout  = (\CPU0|always1~4_combout  & (((\CPU0|Equal10~14_combout  & \CPU0|OCRL [7])))) # (!\CPU0|always1~4_combout  & ((\CPU0|Equal10~14_combout ) # (\CPU0|Add0~14_combout  $ (\CPU0|OCRL [7]))))

	.dataa(\CPU0|Add0~14_combout ),
	.datab(\CPU0|always1~4_combout ),
	.datac(\CPU0|Equal10~14_combout ),
	.datad(\CPU0|OCRL [7]),
	.cin(gnd),
	.combout(\CPU0|Equal10~15_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|Equal10~15 .lut_mask = 16'hF132;
defparam \CPU0|Equal10~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N4
cycloneive_lcell_comb \CPU0|Equal10~16 (
// Equation(s):
// \CPU0|Equal10~16_combout  = (\CPU0|Equal10~15_combout  & (((\CPU0|OCRL [4]) # (!\CPU0|always1~4_combout )))) # (!\CPU0|Equal10~15_combout  & (!\CPU0|always1~4_combout  & (\CPU0|Add0~8_combout  $ (\CPU0|OCRL [4]))))

	.dataa(\CPU0|Equal10~15_combout ),
	.datab(\CPU0|Add0~8_combout ),
	.datac(\CPU0|OCRL [4]),
	.datad(\CPU0|always1~4_combout ),
	.cin(gnd),
	.combout(\CPU0|Equal10~16_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|Equal10~16 .lut_mask = 16'hA0BE;
defparam \CPU0|Equal10~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N8
cycloneive_lcell_comb \CPU0|Equal10~17 (
// Equation(s):
// \CPU0|Equal10~17_combout  = (\CPU0|Equal10~16_combout  & (\CPU0|OCRL [6] & ((\CPU0|always1~4_combout )))) # (!\CPU0|Equal10~16_combout  & (!\CPU0|always1~4_combout  & (\CPU0|OCRL [6] $ (!\CPU0|Add0~12_combout ))))

	.dataa(\CPU0|OCRL [6]),
	.datab(\CPU0|Equal10~16_combout ),
	.datac(\CPU0|Add0~12_combout ),
	.datad(\CPU0|always1~4_combout ),
	.cin(gnd),
	.combout(\CPU0|Equal10~17_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|Equal10~17 .lut_mask = 16'h8821;
defparam \CPU0|Equal10~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N14
cycloneive_lcell_comb \CPU0|Equal10~20 (
// Equation(s):
// \CPU0|Equal10~20_combout  = \CPU0|OCRH [2] $ (((\CPU0|always1~4_combout ) # (\CPU0|Add0~20_combout )))

	.dataa(\CPU0|OCRH [2]),
	.datab(\CPU0|always1~4_combout ),
	.datac(\CPU0|Add0~20_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|Equal10~20_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|Equal10~20 .lut_mask = 16'h5656;
defparam \CPU0|Equal10~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N12
cycloneive_lcell_comb \CPU0|Equal10~21 (
// Equation(s):
// \CPU0|Equal10~21_combout  = (!\CPU0|Equal10~20_combout  & (\CPU0|OCRH [3] $ (((!\CPU0|Add0~22_combout  & !\CPU0|always1~4_combout )))))

	.dataa(\CPU0|Add0~22_combout ),
	.datab(\CPU0|always1~4_combout ),
	.datac(\CPU0|OCRH [3]),
	.datad(\CPU0|Equal10~20_combout ),
	.cin(gnd),
	.combout(\CPU0|Equal10~21_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|Equal10~21 .lut_mask = 16'h00E1;
defparam \CPU0|Equal10~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N10
cycloneive_lcell_comb \CPU0|Equal10~22 (
// Equation(s):
// \CPU0|Equal10~22_combout  = \CPU0|OCRH [4] $ (((\CPU0|Add0~24_combout ) # (\CPU0|always1~4_combout )))

	.dataa(\CPU0|OCRH [4]),
	.datab(\CPU0|Add0~24_combout ),
	.datac(gnd),
	.datad(\CPU0|always1~4_combout ),
	.cin(gnd),
	.combout(\CPU0|Equal10~22_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|Equal10~22 .lut_mask = 16'h5566;
defparam \CPU0|Equal10~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N6
cycloneive_lcell_comb \CPU0|cpu01_inst|state~82 (
// Equation(s):
// \CPU0|cpu01_inst|state~82_combout  = (button_s[3] & \CPU0|cpu01_inst|state.pulx_hi_state~q )

	.dataa(gnd),
	.datab(button_s[3]),
	.datac(gnd),
	.datad(\CPU0|cpu01_inst|state.pulx_hi_state~q ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state~82_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state~82 .lut_mask = 16'hCC00;
defparam \CPU0|cpu01_inst|state~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N12
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector130~0 (
// Equation(s):
// \CPU0|cpu01_inst|Selector130~0_combout  = (\CPU0|cpu01_inst|state.reset_state~q  & ((\CPU0|cpu01_inst|nmi_ack~q ) # ((!\CPU0|cpu01_inst|nmi_req~q ) # (!\CPU0|cpu01_inst|state.int_wai_state~q ))))

	.dataa(\CPU0|cpu01_inst|nmi_ack~q ),
	.datab(\CPU0|cpu01_inst|state.int_wai_state~q ),
	.datac(\CPU0|cpu01_inst|nmi_req~q ),
	.datad(\CPU0|cpu01_inst|state.reset_state~q ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector130~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector130~0 .lut_mask = 16'hBF00;
defparam \CPU0|cpu01_inst|Selector130~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N10
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector130~1 (
// Equation(s):
// \CPU0|cpu01_inst|Selector130~1_combout  = (\CPU0|cpu01_inst|Selector130~0_combout  & (((!\CPU0|cpu01_inst|nmi_req~q  & !\CPU0|cpu01_inst|Selector296~0_combout )) # (!\CPU0|cpu01_inst|state.int_cc_state~q )))

	.dataa(\CPU0|cpu01_inst|nmi_req~q ),
	.datab(\CPU0|cpu01_inst|Selector130~0_combout ),
	.datac(\CPU0|cpu01_inst|state.int_cc_state~q ),
	.datad(\CPU0|cpu01_inst|Selector296~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector130~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector130~1 .lut_mask = 16'h0C4C;
defparam \CPU0|cpu01_inst|Selector130~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N14
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector113~0 (
// Equation(s):
// \CPU0|cpu01_inst|Selector113~0_combout  = (\CPU0|cpu01_inst|state.read16_state~q  & (\CPU0|cpu01_inst|md [0])) # (!\CPU0|cpu01_inst|state.read16_state~q  & ((\CPU0|cpu01_inst|state.immediate16_state~q  & (\CPU0|cpu01_inst|md [0])) # 
// (!\CPU0|cpu01_inst|state.immediate16_state~q  & ((\CPU0|cpu01_inst|Selector172~9_combout )))))

	.dataa(\CPU0|cpu01_inst|md [0]),
	.datab(\CPU0|cpu01_inst|state.read16_state~q ),
	.datac(\CPU0|cpu01_inst|Selector172~9_combout ),
	.datad(\CPU0|cpu01_inst|state.immediate16_state~q ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector113~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector113~0 .lut_mask = 16'hAAB8;
defparam \CPU0|cpu01_inst|Selector113~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N16
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector241~1 (
// Equation(s):
// \CPU0|cpu01_inst|Selector241~1_combout  = (\CPU0|cpu01_inst|state.mul_state~q ) # ((!\CPU0|cpu01_inst|WideOr108~0_combout  & \CPU0|cpu01_inst|Selector241~0_combout ))

	.dataa(\CPU0|cpu01_inst|WideOr108~0_combout ),
	.datab(gnd),
	.datac(\CPU0|cpu01_inst|Selector241~0_combout ),
	.datad(\CPU0|cpu01_inst|state.mul_state~q ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector241~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector241~1 .lut_mask = 16'hFF50;
defparam \CPU0|cpu01_inst|Selector241~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N20
cycloneive_lcell_comb \CPU0|cpu01_inst|temppc~0 (
// Equation(s):
// \CPU0|cpu01_inst|temppc~0_combout  = ((\CPU0|cpu01_inst|WideOr123~0_combout  & (!\CPU0|cpu01_inst|state.jmp_state~q  & \CPU0|cpu01_inst|state.reset_state~q ))) # (!\CPU0|cpu01_inst|WideOr122~0_combout )

	.dataa(\CPU0|cpu01_inst|WideOr123~0_combout ),
	.datab(\CPU0|cpu01_inst|state.jmp_state~q ),
	.datac(\CPU0|cpu01_inst|state.reset_state~q ),
	.datad(\CPU0|cpu01_inst|WideOr122~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|temppc~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|temppc~0 .lut_mask = 16'h20FF;
defparam \CPU0|cpu01_inst|temppc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N12
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector32~0 (
// Equation(s):
// \CPU0|cpu01_inst|Selector32~0_combout  = (\CPU0|cpu01_inst|temppc~0_combout  & (((\CPU0|cpu01_inst|pc [8])))) # (!\CPU0|cpu01_inst|temppc~0_combout  & ((\CPU0|cpu01_inst|ea [8]) # ((!\CPU0|cpu01_inst|state.jmp_state~q ))))

	.dataa(\CPU0|cpu01_inst|ea [8]),
	.datab(\CPU0|cpu01_inst|pc [8]),
	.datac(\CPU0|cpu01_inst|state.jmp_state~q ),
	.datad(\CPU0|cpu01_inst|temppc~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector32~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector32~0 .lut_mask = 16'hCCAF;
defparam \CPU0|cpu01_inst|Selector32~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N12
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector32~1 (
// Equation(s):
// \CPU0|cpu01_inst|Selector32~1_combout  = (\CPU0|cpu01_inst|WideOr123~0_combout  & (\CPU0|cpu01_inst|Selector32~0_combout )) # (!\CPU0|cpu01_inst|WideOr123~0_combout  & ((\CPU0|data_in[0]~12_combout )))

	.dataa(\CPU0|cpu01_inst|Selector32~0_combout ),
	.datab(gnd),
	.datac(\CPU0|data_in[0]~12_combout ),
	.datad(\CPU0|cpu01_inst|WideOr123~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector32~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector32~1 .lut_mask = 16'hAAF0;
defparam \CPU0|cpu01_inst|Selector32~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y13_N11
dffeas \CPU0|DDR1[7] (
	.clk(!\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|cpu01_inst|Selector16~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|DDR1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|DDR1 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|DDR1[7] .is_wysiwyg = "true";
defparam \CPU0|DDR1[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y16_N11
dffeas \CPU0|PORT_A_OUT[7] (
	.clk(!\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|cpu01_inst|Selector16~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|PORT_A_OUT[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|PORT_A_OUT [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|PORT_A_OUT[7] .is_wysiwyg = "true";
defparam \CPU0|PORT_A_OUT[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N10
cycloneive_lcell_comb \CPU0|data_in~14 (
// Equation(s):
// \CPU0|data_in~14_combout  = (\CPU0|DDR1 [7] & ((\CPU0|Equal0~4_combout ) # ((\CPU0|Equal2~0_combout  & \CPU0|PORT_A_OUT [7]))))

	.dataa(\CPU0|Equal0~4_combout ),
	.datab(\CPU0|Equal2~0_combout ),
	.datac(\CPU0|DDR1 [7]),
	.datad(\CPU0|PORT_A_OUT [7]),
	.cin(gnd),
	.combout(\CPU0|data_in~14_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|data_in~14 .lut_mask = 16'hE0A0;
defparam \CPU0|data_in~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y13_N25
dffeas \CPU0|DATA_IN_s[7] (
	.clk(!\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DATA_IN[7]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\reset~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|DATA_IN_s [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|DATA_IN_s[7] .is_wysiwyg = "true";
defparam \CPU0|DATA_IN_s[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y13_N19
dffeas \CPU0|PORT_A_IN_s[7] (
	.clk(!\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|PORT_A_OUT [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\reset~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|PORT_A_IN_s [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|PORT_A_IN_s[7] .is_wysiwyg = "true";
defparam \CPU0|PORT_A_IN_s[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N18
cycloneive_lcell_comb \CPU0|data_in~15 (
// Equation(s):
// \CPU0|data_in~15_combout  = (\CPU0|Equal2~0_combout  & (!\CPU0|DDR1 [7] & (\CPU0|PORT_A_IN_s [7]))) # (!\CPU0|Equal2~0_combout  & (((\CPU0|DATA_IN_s [7]))))

	.dataa(\CPU0|Equal2~0_combout ),
	.datab(\CPU0|DDR1 [7]),
	.datac(\CPU0|PORT_A_IN_s [7]),
	.datad(\CPU0|DATA_IN_s [7]),
	.cin(gnd),
	.combout(\CPU0|data_in~15_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|data_in~15 .lut_mask = 16'h7520;
defparam \CPU0|data_in~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N12
cycloneive_lcell_comb \CPU0|data_in~16 (
// Equation(s):
// \CPU0|data_in~16_combout  = (\CPU0|data_in~13_combout  & ((\CPU0|data_in~14_combout ) # ((!\CPU0|Equal0~4_combout  & \CPU0|data_in~15_combout ))))

	.dataa(\CPU0|Equal0~4_combout ),
	.datab(\CPU0|data_in~14_combout ),
	.datac(\CPU0|data_in~13_combout ),
	.datad(\CPU0|data_in~15_combout ),
	.cin(gnd),
	.combout(\CPU0|data_in~16_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|data_in~16 .lut_mask = 16'hD0C0;
defparam \CPU0|data_in~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N22
cycloneive_lcell_comb \CPU0|data_in~17 (
// Equation(s):
// \CPU0|data_in~17_combout  = (!\CPU0|Equal6~0_combout  & ((\CPU0|data_in~16_combout ) # ((\CPU0|counter [15] & \CPU0|Equal5~0_combout ))))

	.dataa(\CPU0|counter [15]),
	.datab(\CPU0|Equal6~0_combout ),
	.datac(\CPU0|Equal5~0_combout ),
	.datad(\CPU0|data_in~16_combout ),
	.cin(gnd),
	.combout(\CPU0|data_in~17_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|data_in~17 .lut_mask = 16'h3320;
defparam \CPU0|data_in~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N8
cycloneive_lcell_comb \CPU0|data_in~18 (
// Equation(s):
// \CPU0|data_in~18_combout  = (!\CPU0|Equal7~0_combout  & ((\CPU0|data_in~17_combout ) # ((\CPU0|counter [7] & \CPU0|Equal6~0_combout ))))

	.dataa(\CPU0|counter [7]),
	.datab(\CPU0|Equal7~0_combout ),
	.datac(\CPU0|data_in~17_combout ),
	.datad(\CPU0|Equal6~0_combout ),
	.cin(gnd),
	.combout(\CPU0|data_in~18_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|data_in~18 .lut_mask = 16'h3230;
defparam \CPU0|data_in~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N10
cycloneive_lcell_comb \CPU0|data_in~19 (
// Equation(s):
// \CPU0|data_in~19_combout  = (!\CPU0|Equal8~1_combout  & ((\CPU0|data_in~18_combout ) # ((\CPU0|OCRH [7] & \CPU0|Equal7~0_combout ))))

	.dataa(\CPU0|OCRH [7]),
	.datab(\CPU0|Equal7~0_combout ),
	.datac(\CPU0|data_in~18_combout ),
	.datad(\CPU0|Equal8~1_combout ),
	.cin(gnd),
	.combout(\CPU0|data_in~19_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|data_in~19 .lut_mask = 16'h00F8;
defparam \CPU0|data_in~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y14_N13
dffeas \CPU0|iMEM|REGS[86][7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[86][5]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[86][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[86][7] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[86][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y14_N19
dffeas \CPU0|iMEM|REGS[90][7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[90][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[90][1]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[90][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[90][7] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[90][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y14_N7
dffeas \CPU0|iMEM|REGS[82][7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[82][2]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[82][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[82][7] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[82][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y14_N6
cycloneive_lcell_comb \CPU0|iMEM|Mux0~0 (
// Equation(s):
// \CPU0|iMEM|Mux0~0_combout  = (\CPU0|cpu01_inst|Selector12~combout  & ((\CPU0|cpu01_inst|Selector13~combout ) # ((\CPU0|iMEM|REGS[90][7]~q )))) # (!\CPU0|cpu01_inst|Selector12~combout  & (!\CPU0|cpu01_inst|Selector13~combout  & (\CPU0|iMEM|REGS[82][7]~q 
// )))

	.dataa(\CPU0|cpu01_inst|Selector12~combout ),
	.datab(\CPU0|cpu01_inst|Selector13~combout ),
	.datac(\CPU0|iMEM|REGS[82][7]~q ),
	.datad(\CPU0|iMEM|REGS[90][7]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux0~0 .lut_mask = 16'hBA98;
defparam \CPU0|iMEM|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y16_N19
dffeas \CPU0|iMEM|REGS[94][7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[94][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[94][1]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[94][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[94][7] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[94][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y14_N12
cycloneive_lcell_comb \CPU0|iMEM|Mux0~1 (
// Equation(s):
// \CPU0|iMEM|Mux0~1_combout  = (\CPU0|iMEM|Mux0~0_combout  & (((\CPU0|iMEM|REGS[94][7]~q )) # (!\CPU0|cpu01_inst|Selector13~combout ))) # (!\CPU0|iMEM|Mux0~0_combout  & (\CPU0|cpu01_inst|Selector13~combout  & (\CPU0|iMEM|REGS[86][7]~q )))

	.dataa(\CPU0|iMEM|Mux0~0_combout ),
	.datab(\CPU0|cpu01_inst|Selector13~combout ),
	.datac(\CPU0|iMEM|REGS[86][7]~q ),
	.datad(\CPU0|iMEM|REGS[94][7]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux0~1 .lut_mask = 16'hEA62;
defparam \CPU0|iMEM|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y12_N29
dffeas \CPU0|iMEM|REGS[89][7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[89][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[89][1]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[89][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[89][7] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[89][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y12_N21
dffeas \CPU0|iMEM|REGS[85][7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[85][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[85][5]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[85][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[85][7] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[85][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y12_N15
dffeas \CPU0|iMEM|REGS[81][7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[81][4]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[81][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[81][7] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[81][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N14
cycloneive_lcell_comb \CPU0|iMEM|Mux0~2 (
// Equation(s):
// \CPU0|iMEM|Mux0~2_combout  = (\CPU0|cpu01_inst|Selector12~combout  & (\CPU0|cpu01_inst|Selector13~combout )) # (!\CPU0|cpu01_inst|Selector12~combout  & ((\CPU0|cpu01_inst|Selector13~combout  & ((\CPU0|iMEM|REGS[85][7]~q ))) # 
// (!\CPU0|cpu01_inst|Selector13~combout  & (\CPU0|iMEM|REGS[81][7]~q ))))

	.dataa(\CPU0|cpu01_inst|Selector12~combout ),
	.datab(\CPU0|cpu01_inst|Selector13~combout ),
	.datac(\CPU0|iMEM|REGS[81][7]~q ),
	.datad(\CPU0|iMEM|REGS[85][7]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux0~2 .lut_mask = 16'hDC98;
defparam \CPU0|iMEM|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y12_N15
dffeas \CPU0|iMEM|REGS[93][7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[93][1]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[93][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[93][7] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[93][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y12_N14
cycloneive_lcell_comb \CPU0|iMEM|Mux0~3 (
// Equation(s):
// \CPU0|iMEM|Mux0~3_combout  = (\CPU0|cpu01_inst|Selector12~combout  & ((\CPU0|iMEM|Mux0~2_combout  & (\CPU0|iMEM|REGS[93][7]~q )) # (!\CPU0|iMEM|Mux0~2_combout  & ((\CPU0|iMEM|REGS[89][7]~q ))))) # (!\CPU0|cpu01_inst|Selector12~combout  & 
// (\CPU0|iMEM|Mux0~2_combout ))

	.dataa(\CPU0|cpu01_inst|Selector12~combout ),
	.datab(\CPU0|iMEM|Mux0~2_combout ),
	.datac(\CPU0|iMEM|REGS[93][7]~q ),
	.datad(\CPU0|iMEM|REGS[89][7]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux0~3 .lut_mask = 16'hE6C4;
defparam \CPU0|iMEM|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y10_N13
dffeas \CPU0|iMEM|REGS[84][7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[84][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[84][4]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[84][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[84][7] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[84][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y10_N29
dffeas \CPU0|iMEM|REGS[88][7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[88][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[88][5]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[88][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[88][7] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[88][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y10_N15
dffeas \CPU0|iMEM|REGS[80][7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[80][0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[80][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[80][7] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[80][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y10_N14
cycloneive_lcell_comb \CPU0|iMEM|Mux0~4 (
// Equation(s):
// \CPU0|iMEM|Mux0~4_combout  = (\CPU0|cpu01_inst|Selector12~combout  & ((\CPU0|iMEM|REGS[88][7]~q ) # ((\CPU0|cpu01_inst|Selector13~combout )))) # (!\CPU0|cpu01_inst|Selector12~combout  & (((\CPU0|iMEM|REGS[80][7]~q  & !\CPU0|cpu01_inst|Selector13~combout 
// ))))

	.dataa(\CPU0|cpu01_inst|Selector12~combout ),
	.datab(\CPU0|iMEM|REGS[88][7]~q ),
	.datac(\CPU0|iMEM|REGS[80][7]~q ),
	.datad(\CPU0|cpu01_inst|Selector13~combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux0~4 .lut_mask = 16'hAAD8;
defparam \CPU0|iMEM|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y10_N31
dffeas \CPU0|iMEM|REGS[92][7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[92][1]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[92][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[92][7] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[92][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N30
cycloneive_lcell_comb \CPU0|iMEM|Mux0~5 (
// Equation(s):
// \CPU0|iMEM|Mux0~5_combout  = (\CPU0|iMEM|Mux0~4_combout  & (((\CPU0|iMEM|REGS[92][7]~q )) # (!\CPU0|cpu01_inst|Selector13~combout ))) # (!\CPU0|iMEM|Mux0~4_combout  & (\CPU0|cpu01_inst|Selector13~combout  & ((\CPU0|iMEM|REGS[84][7]~q ))))

	.dataa(\CPU0|iMEM|Mux0~4_combout ),
	.datab(\CPU0|cpu01_inst|Selector13~combout ),
	.datac(\CPU0|iMEM|REGS[92][7]~q ),
	.datad(\CPU0|iMEM|REGS[84][7]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux0~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux0~5 .lut_mask = 16'hE6A2;
defparam \CPU0|iMEM|Mux0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y14_N0
cycloneive_lcell_comb \CPU0|iMEM|Mux0~6 (
// Equation(s):
// \CPU0|iMEM|Mux0~6_combout  = (\CPU0|cpu01_inst|Selector15~12_combout  & ((\CPU0|iMEM|Mux0~3_combout ) # ((\CPU0|cpu01_inst|Selector14~combout )))) # (!\CPU0|cpu01_inst|Selector15~12_combout  & (((!\CPU0|cpu01_inst|Selector14~combout  & 
// \CPU0|iMEM|Mux0~5_combout ))))

	.dataa(\CPU0|iMEM|Mux0~3_combout ),
	.datab(\CPU0|cpu01_inst|Selector15~12_combout ),
	.datac(\CPU0|cpu01_inst|Selector14~combout ),
	.datad(\CPU0|iMEM|Mux0~5_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux0~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux0~6 .lut_mask = 16'hCBC8;
defparam \CPU0|iMEM|Mux0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y15_N17
dffeas \CPU0|iMEM|REGS[91][7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[91][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[91][1]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[91][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[91][7] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[91][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y15_N5
dffeas \CPU0|iMEM|REGS[87][7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[87][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[87][0]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[87][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[87][7] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[87][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y15_N15
dffeas \CPU0|iMEM|REGS[83][7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[83][2]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[83][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[83][7] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[83][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y15_N14
cycloneive_lcell_comb \CPU0|iMEM|Mux0~7 (
// Equation(s):
// \CPU0|iMEM|Mux0~7_combout  = (\CPU0|cpu01_inst|Selector12~combout  & (((\CPU0|cpu01_inst|Selector13~combout )))) # (!\CPU0|cpu01_inst|Selector12~combout  & ((\CPU0|cpu01_inst|Selector13~combout  & (\CPU0|iMEM|REGS[87][7]~q )) # 
// (!\CPU0|cpu01_inst|Selector13~combout  & ((\CPU0|iMEM|REGS[83][7]~q )))))

	.dataa(\CPU0|cpu01_inst|Selector12~combout ),
	.datab(\CPU0|iMEM|REGS[87][7]~q ),
	.datac(\CPU0|iMEM|REGS[83][7]~q ),
	.datad(\CPU0|cpu01_inst|Selector13~combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux0~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux0~7 .lut_mask = 16'hEE50;
defparam \CPU0|iMEM|Mux0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y15_N11
dffeas \CPU0|iMEM|REGS[95][7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[95][1]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[95][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[95][7] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[95][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N10
cycloneive_lcell_comb \CPU0|iMEM|Mux0~8 (
// Equation(s):
// \CPU0|iMEM|Mux0~8_combout  = (\CPU0|cpu01_inst|Selector12~combout  & ((\CPU0|iMEM|Mux0~7_combout  & ((\CPU0|iMEM|REGS[95][7]~q ))) # (!\CPU0|iMEM|Mux0~7_combout  & (\CPU0|iMEM|REGS[91][7]~q )))) # (!\CPU0|cpu01_inst|Selector12~combout  & 
// (((\CPU0|iMEM|Mux0~7_combout ))))

	.dataa(\CPU0|cpu01_inst|Selector12~combout ),
	.datab(\CPU0|iMEM|REGS[91][7]~q ),
	.datac(\CPU0|iMEM|REGS[95][7]~q ),
	.datad(\CPU0|iMEM|Mux0~7_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux0~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux0~8 .lut_mask = 16'hF588;
defparam \CPU0|iMEM|Mux0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y14_N18
cycloneive_lcell_comb \CPU0|iMEM|Mux0~9 (
// Equation(s):
// \CPU0|iMEM|Mux0~9_combout  = (\CPU0|iMEM|Mux0~6_combout  & ((\CPU0|iMEM|Mux0~8_combout ) # ((!\CPU0|cpu01_inst|Selector14~combout )))) # (!\CPU0|iMEM|Mux0~6_combout  & (((\CPU0|cpu01_inst|Selector14~combout  & \CPU0|iMEM|Mux0~1_combout ))))

	.dataa(\CPU0|iMEM|Mux0~8_combout ),
	.datab(\CPU0|iMEM|Mux0~6_combout ),
	.datac(\CPU0|cpu01_inst|Selector14~combout ),
	.datad(\CPU0|iMEM|Mux0~1_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux0~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux0~9 .lut_mask = 16'hBC8C;
defparam \CPU0|iMEM|Mux0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y10_N21
dffeas \CPU0|iMEM|REGS[102][7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[102][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[102][4]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[102][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[102][7] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[102][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y10_N29
dffeas \CPU0|iMEM|REGS[101][7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[101][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[101][7]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[101][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[101][7] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[101][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y10_N15
dffeas \CPU0|iMEM|REGS[100][7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[100][7]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[100][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[100][7] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[100][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N14
cycloneive_lcell_comb \CPU0|iMEM|Mux0~10 (
// Equation(s):
// \CPU0|iMEM|Mux0~10_combout  = (\CPU0|cpu01_inst|Selector15~12_combout  & ((\CPU0|cpu01_inst|Selector14~combout ) # ((\CPU0|iMEM|REGS[101][7]~q )))) # (!\CPU0|cpu01_inst|Selector15~12_combout  & (!\CPU0|cpu01_inst|Selector14~combout  & 
// (\CPU0|iMEM|REGS[100][7]~q )))

	.dataa(\CPU0|cpu01_inst|Selector15~12_combout ),
	.datab(\CPU0|cpu01_inst|Selector14~combout ),
	.datac(\CPU0|iMEM|REGS[100][7]~q ),
	.datad(\CPU0|iMEM|REGS[101][7]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux0~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux0~10 .lut_mask = 16'hBA98;
defparam \CPU0|iMEM|Mux0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y10_N31
dffeas \CPU0|iMEM|REGS[103][7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[103][1]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[103][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[103][7] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[103][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N30
cycloneive_lcell_comb \CPU0|iMEM|Mux0~11 (
// Equation(s):
// \CPU0|iMEM|Mux0~11_combout  = (\CPU0|cpu01_inst|Selector14~combout  & ((\CPU0|iMEM|Mux0~10_combout  & (\CPU0|iMEM|REGS[103][7]~q )) # (!\CPU0|iMEM|Mux0~10_combout  & ((\CPU0|iMEM|REGS[102][7]~q ))))) # (!\CPU0|cpu01_inst|Selector14~combout  & 
// (\CPU0|iMEM|Mux0~10_combout ))

	.dataa(\CPU0|cpu01_inst|Selector14~combout ),
	.datab(\CPU0|iMEM|Mux0~10_combout ),
	.datac(\CPU0|iMEM|REGS[103][7]~q ),
	.datad(\CPU0|iMEM|REGS[102][7]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux0~11_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux0~11 .lut_mask = 16'hE6C4;
defparam \CPU0|iMEM|Mux0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y7_N21
dffeas \CPU0|iMEM|REGS[105][7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[105][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[105][2]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[105][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[105][7] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[105][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y7_N13
dffeas \CPU0|iMEM|REGS[106][7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[106][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[106][5]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[106][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[106][7] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[106][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y7_N7
dffeas \CPU0|iMEM|REGS[104][7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[104][3]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[104][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[104][7] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[104][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y7_N6
cycloneive_lcell_comb \CPU0|iMEM|Mux0~12 (
// Equation(s):
// \CPU0|iMEM|Mux0~12_combout  = (\CPU0|cpu01_inst|Selector15~12_combout  & (\CPU0|cpu01_inst|Selector14~combout )) # (!\CPU0|cpu01_inst|Selector15~12_combout  & ((\CPU0|cpu01_inst|Selector14~combout  & ((\CPU0|iMEM|REGS[106][7]~q ))) # 
// (!\CPU0|cpu01_inst|Selector14~combout  & (\CPU0|iMEM|REGS[104][7]~q ))))

	.dataa(\CPU0|cpu01_inst|Selector15~12_combout ),
	.datab(\CPU0|cpu01_inst|Selector14~combout ),
	.datac(\CPU0|iMEM|REGS[104][7]~q ),
	.datad(\CPU0|iMEM|REGS[106][7]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux0~12_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux0~12 .lut_mask = 16'hDC98;
defparam \CPU0|iMEM|Mux0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y7_N15
dffeas \CPU0|iMEM|REGS[107][7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[107][2]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[107][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[107][7] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[107][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N14
cycloneive_lcell_comb \CPU0|iMEM|Mux0~13 (
// Equation(s):
// \CPU0|iMEM|Mux0~13_combout  = (\CPU0|cpu01_inst|Selector15~12_combout  & ((\CPU0|iMEM|Mux0~12_combout  & (\CPU0|iMEM|REGS[107][7]~q )) # (!\CPU0|iMEM|Mux0~12_combout  & ((\CPU0|iMEM|REGS[105][7]~q ))))) # (!\CPU0|cpu01_inst|Selector15~12_combout  & 
// (\CPU0|iMEM|Mux0~12_combout ))

	.dataa(\CPU0|cpu01_inst|Selector15~12_combout ),
	.datab(\CPU0|iMEM|Mux0~12_combout ),
	.datac(\CPU0|iMEM|REGS[107][7]~q ),
	.datad(\CPU0|iMEM|REGS[105][7]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux0~13_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux0~13 .lut_mask = 16'hE6C4;
defparam \CPU0|iMEM|Mux0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y8_N13
dffeas \CPU0|iMEM|REGS[97][7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[97][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[97][0]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[97][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[97][7] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[97][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y8_N5
dffeas \CPU0|iMEM|REGS[98][7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[98][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[98][7]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[98][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[98][7] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[98][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y8_N23
dffeas \CPU0|iMEM|REGS[96][7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[96][3]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[96][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[96][7] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[96][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N22
cycloneive_lcell_comb \CPU0|iMEM|Mux0~14 (
// Equation(s):
// \CPU0|iMEM|Mux0~14_combout  = (\CPU0|cpu01_inst|Selector15~12_combout  & (((\CPU0|cpu01_inst|Selector14~combout )))) # (!\CPU0|cpu01_inst|Selector15~12_combout  & ((\CPU0|cpu01_inst|Selector14~combout  & (\CPU0|iMEM|REGS[98][7]~q )) # 
// (!\CPU0|cpu01_inst|Selector14~combout  & ((\CPU0|iMEM|REGS[96][7]~q )))))

	.dataa(\CPU0|cpu01_inst|Selector15~12_combout ),
	.datab(\CPU0|iMEM|REGS[98][7]~q ),
	.datac(\CPU0|iMEM|REGS[96][7]~q ),
	.datad(\CPU0|cpu01_inst|Selector14~combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux0~14_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux0~14 .lut_mask = 16'hEE50;
defparam \CPU0|iMEM|Mux0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y8_N31
dffeas \CPU0|iMEM|REGS[99][7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[99][1]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[99][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[99][7] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[99][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N30
cycloneive_lcell_comb \CPU0|iMEM|Mux0~15 (
// Equation(s):
// \CPU0|iMEM|Mux0~15_combout  = (\CPU0|cpu01_inst|Selector15~12_combout  & ((\CPU0|iMEM|Mux0~14_combout  & ((\CPU0|iMEM|REGS[99][7]~q ))) # (!\CPU0|iMEM|Mux0~14_combout  & (\CPU0|iMEM|REGS[97][7]~q )))) # (!\CPU0|cpu01_inst|Selector15~12_combout  & 
// (((\CPU0|iMEM|Mux0~14_combout ))))

	.dataa(\CPU0|iMEM|REGS[97][7]~q ),
	.datab(\CPU0|cpu01_inst|Selector15~12_combout ),
	.datac(\CPU0|iMEM|REGS[99][7]~q ),
	.datad(\CPU0|iMEM|Mux0~14_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux0~15_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux0~15 .lut_mask = 16'hF388;
defparam \CPU0|iMEM|Mux0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N24
cycloneive_lcell_comb \CPU0|iMEM|Mux0~16 (
// Equation(s):
// \CPU0|iMEM|Mux0~16_combout  = (\CPU0|cpu01_inst|Selector12~combout  & ((\CPU0|cpu01_inst|Selector13~combout ) # ((\CPU0|iMEM|Mux0~13_combout )))) # (!\CPU0|cpu01_inst|Selector12~combout  & (!\CPU0|cpu01_inst|Selector13~combout  & 
// ((\CPU0|iMEM|Mux0~15_combout ))))

	.dataa(\CPU0|cpu01_inst|Selector12~combout ),
	.datab(\CPU0|cpu01_inst|Selector13~combout ),
	.datac(\CPU0|iMEM|Mux0~13_combout ),
	.datad(\CPU0|iMEM|Mux0~15_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux0~16_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux0~16 .lut_mask = 16'hB9A8;
defparam \CPU0|iMEM|Mux0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y9_N13
dffeas \CPU0|iMEM|REGS[110][7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[110][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[110][7]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[110][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[110][7] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[110][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y9_N21
dffeas \CPU0|iMEM|REGS[109][7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[109][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[109][0]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[109][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[109][7] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[109][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y9_N23
dffeas \CPU0|iMEM|REGS[108][7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[108][6]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[108][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[108][7] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[108][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N22
cycloneive_lcell_comb \CPU0|iMEM|Mux0~17 (
// Equation(s):
// \CPU0|iMEM|Mux0~17_combout  = (\CPU0|cpu01_inst|Selector15~12_combout  & ((\CPU0|cpu01_inst|Selector14~combout ) # ((\CPU0|iMEM|REGS[109][7]~q )))) # (!\CPU0|cpu01_inst|Selector15~12_combout  & (!\CPU0|cpu01_inst|Selector14~combout  & 
// (\CPU0|iMEM|REGS[108][7]~q )))

	.dataa(\CPU0|cpu01_inst|Selector15~12_combout ),
	.datab(\CPU0|cpu01_inst|Selector14~combout ),
	.datac(\CPU0|iMEM|REGS[108][7]~q ),
	.datad(\CPU0|iMEM|REGS[109][7]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux0~17_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux0~17 .lut_mask = 16'hBA98;
defparam \CPU0|iMEM|Mux0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y9_N15
dffeas \CPU0|iMEM|REGS[111][7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[111][4]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[111][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[111][7] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[111][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N14
cycloneive_lcell_comb \CPU0|iMEM|Mux0~18 (
// Equation(s):
// \CPU0|iMEM|Mux0~18_combout  = (\CPU0|cpu01_inst|Selector14~combout  & ((\CPU0|iMEM|Mux0~17_combout  & ((\CPU0|iMEM|REGS[111][7]~q ))) # (!\CPU0|iMEM|Mux0~17_combout  & (\CPU0|iMEM|REGS[110][7]~q )))) # (!\CPU0|cpu01_inst|Selector14~combout  & 
// (((\CPU0|iMEM|Mux0~17_combout ))))

	.dataa(\CPU0|iMEM|REGS[110][7]~q ),
	.datab(\CPU0|cpu01_inst|Selector14~combout ),
	.datac(\CPU0|iMEM|REGS[111][7]~q ),
	.datad(\CPU0|iMEM|Mux0~17_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux0~18_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux0~18 .lut_mask = 16'hF388;
defparam \CPU0|iMEM|Mux0~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N18
cycloneive_lcell_comb \CPU0|iMEM|Mux0~19 (
// Equation(s):
// \CPU0|iMEM|Mux0~19_combout  = (\CPU0|cpu01_inst|Selector13~combout  & ((\CPU0|iMEM|Mux0~16_combout  & (\CPU0|iMEM|Mux0~18_combout )) # (!\CPU0|iMEM|Mux0~16_combout  & ((\CPU0|iMEM|Mux0~11_combout ))))) # (!\CPU0|cpu01_inst|Selector13~combout  & 
// (((\CPU0|iMEM|Mux0~16_combout ))))

	.dataa(\CPU0|iMEM|Mux0~18_combout ),
	.datab(\CPU0|cpu01_inst|Selector13~combout ),
	.datac(\CPU0|iMEM|Mux0~11_combout ),
	.datad(\CPU0|iMEM|Mux0~16_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux0~19_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux0~19 .lut_mask = 16'hBBC0;
defparam \CPU0|iMEM|Mux0~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y19_N13
dffeas \CPU0|iMEM|REGS[74][7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[74][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[74][2]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[74][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[74][7] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[74][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y19_N21
dffeas \CPU0|iMEM|REGS[73][7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[73][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[73][0]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[73][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[73][7] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[73][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y19_N31
dffeas \CPU0|iMEM|REGS[72][7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[72][0]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[72][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[72][7] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[72][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N30
cycloneive_lcell_comb \CPU0|iMEM|Mux0~20 (
// Equation(s):
// \CPU0|iMEM|Mux0~20_combout  = (\CPU0|cpu01_inst|Selector15~12_combout  & ((\CPU0|cpu01_inst|Selector14~combout ) # ((\CPU0|iMEM|REGS[73][7]~q )))) # (!\CPU0|cpu01_inst|Selector15~12_combout  & (!\CPU0|cpu01_inst|Selector14~combout  & 
// (\CPU0|iMEM|REGS[72][7]~q )))

	.dataa(\CPU0|cpu01_inst|Selector15~12_combout ),
	.datab(\CPU0|cpu01_inst|Selector14~combout ),
	.datac(\CPU0|iMEM|REGS[72][7]~q ),
	.datad(\CPU0|iMEM|REGS[73][7]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux0~20_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux0~20 .lut_mask = 16'hBA98;
defparam \CPU0|iMEM|Mux0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y19_N7
dffeas \CPU0|iMEM|REGS[75][7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[75][5]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[75][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[75][7] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[75][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N6
cycloneive_lcell_comb \CPU0|iMEM|Mux0~21 (
// Equation(s):
// \CPU0|iMEM|Mux0~21_combout  = (\CPU0|cpu01_inst|Selector14~combout  & ((\CPU0|iMEM|Mux0~20_combout  & (\CPU0|iMEM|REGS[75][7]~q )) # (!\CPU0|iMEM|Mux0~20_combout  & ((\CPU0|iMEM|REGS[74][7]~q ))))) # (!\CPU0|cpu01_inst|Selector14~combout  & 
// (\CPU0|iMEM|Mux0~20_combout ))

	.dataa(\CPU0|cpu01_inst|Selector14~combout ),
	.datab(\CPU0|iMEM|Mux0~20_combout ),
	.datac(\CPU0|iMEM|REGS[75][7]~q ),
	.datad(\CPU0|iMEM|REGS[74][7]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux0~21_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux0~21 .lut_mask = 16'hE6C4;
defparam \CPU0|iMEM|Mux0~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y19_N21
dffeas \CPU0|iMEM|REGS[69][7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[69][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[69][6]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[69][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[69][7] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[69][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y19_N5
dffeas \CPU0|iMEM|REGS[70][7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[70][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[70][3]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[70][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[70][7] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[70][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y19_N15
dffeas \CPU0|iMEM|REGS[68][7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[68][6]~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[68][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[68][7] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[68][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y19_N14
cycloneive_lcell_comb \CPU0|iMEM|Mux0~22 (
// Equation(s):
// \CPU0|iMEM|Mux0~22_combout  = (\CPU0|cpu01_inst|Selector14~combout  & ((\CPU0|iMEM|REGS[70][7]~q ) # ((\CPU0|cpu01_inst|Selector15~12_combout )))) # (!\CPU0|cpu01_inst|Selector14~combout  & (((\CPU0|iMEM|REGS[68][7]~q  & 
// !\CPU0|cpu01_inst|Selector15~12_combout ))))

	.dataa(\CPU0|cpu01_inst|Selector14~combout ),
	.datab(\CPU0|iMEM|REGS[70][7]~q ),
	.datac(\CPU0|iMEM|REGS[68][7]~q ),
	.datad(\CPU0|cpu01_inst|Selector15~12_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux0~22_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux0~22 .lut_mask = 16'hAAD8;
defparam \CPU0|iMEM|Mux0~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y19_N15
dffeas \CPU0|iMEM|REGS[71][7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[71][0]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[71][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[71][7] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[71][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y19_N14
cycloneive_lcell_comb \CPU0|iMEM|Mux0~23 (
// Equation(s):
// \CPU0|iMEM|Mux0~23_combout  = (\CPU0|iMEM|Mux0~22_combout  & (((\CPU0|iMEM|REGS[71][7]~q ) # (!\CPU0|cpu01_inst|Selector15~12_combout )))) # (!\CPU0|iMEM|Mux0~22_combout  & (\CPU0|iMEM|REGS[69][7]~q  & ((\CPU0|cpu01_inst|Selector15~12_combout ))))

	.dataa(\CPU0|iMEM|Mux0~22_combout ),
	.datab(\CPU0|iMEM|REGS[69][7]~q ),
	.datac(\CPU0|iMEM|REGS[71][7]~q ),
	.datad(\CPU0|cpu01_inst|Selector15~12_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux0~23_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux0~23 .lut_mask = 16'hE4AA;
defparam \CPU0|iMEM|Mux0~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y11_N29
dffeas \CPU0|iMEM|REGS[66][7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[66][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[66][4]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[66][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[66][7] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[66][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y11_N5
dffeas \CPU0|iMEM|REGS[65][7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[65][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[65][4]~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[65][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[65][7] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[65][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y11_N31
dffeas \CPU0|iMEM|REGS[64][7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[64][2]~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[64][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[64][7] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[64][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y11_N30
cycloneive_lcell_comb \CPU0|iMEM|Mux0~24 (
// Equation(s):
// \CPU0|iMEM|Mux0~24_combout  = (\CPU0|cpu01_inst|Selector14~combout  & (((\CPU0|cpu01_inst|Selector15~12_combout )))) # (!\CPU0|cpu01_inst|Selector14~combout  & ((\CPU0|cpu01_inst|Selector15~12_combout  & (\CPU0|iMEM|REGS[65][7]~q )) # 
// (!\CPU0|cpu01_inst|Selector15~12_combout  & ((\CPU0|iMEM|REGS[64][7]~q )))))

	.dataa(\CPU0|cpu01_inst|Selector14~combout ),
	.datab(\CPU0|iMEM|REGS[65][7]~q ),
	.datac(\CPU0|iMEM|REGS[64][7]~q ),
	.datad(\CPU0|cpu01_inst|Selector15~12_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux0~24_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux0~24 .lut_mask = 16'hEE50;
defparam \CPU0|iMEM|Mux0~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y11_N15
dffeas \CPU0|iMEM|REGS[67][7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[67][4]~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[67][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[67][7] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[67][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y11_N14
cycloneive_lcell_comb \CPU0|iMEM|Mux0~25 (
// Equation(s):
// \CPU0|iMEM|Mux0~25_combout  = (\CPU0|iMEM|Mux0~24_combout  & (((\CPU0|iMEM|REGS[67][7]~q ) # (!\CPU0|cpu01_inst|Selector14~combout )))) # (!\CPU0|iMEM|Mux0~24_combout  & (\CPU0|iMEM|REGS[66][7]~q  & ((\CPU0|cpu01_inst|Selector14~combout ))))

	.dataa(\CPU0|iMEM|REGS[66][7]~q ),
	.datab(\CPU0|iMEM|Mux0~24_combout ),
	.datac(\CPU0|iMEM|REGS[67][7]~q ),
	.datad(\CPU0|cpu01_inst|Selector14~combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux0~25_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux0~25 .lut_mask = 16'hE2CC;
defparam \CPU0|iMEM|Mux0~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N8
cycloneive_lcell_comb \CPU0|iMEM|Mux0~26 (
// Equation(s):
// \CPU0|iMEM|Mux0~26_combout  = (\CPU0|cpu01_inst|Selector13~combout  & ((\CPU0|cpu01_inst|Selector12~combout ) # ((\CPU0|iMEM|Mux0~23_combout )))) # (!\CPU0|cpu01_inst|Selector13~combout  & (!\CPU0|cpu01_inst|Selector12~combout  & 
// (\CPU0|iMEM|Mux0~25_combout )))

	.dataa(\CPU0|cpu01_inst|Selector13~combout ),
	.datab(\CPU0|cpu01_inst|Selector12~combout ),
	.datac(\CPU0|iMEM|Mux0~25_combout ),
	.datad(\CPU0|iMEM|Mux0~23_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux0~26_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux0~26 .lut_mask = 16'hBA98;
defparam \CPU0|iMEM|Mux0~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y7_N29
dffeas \CPU0|iMEM|REGS[77][7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[77][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[77][0]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[77][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[77][7] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[77][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y7_N21
dffeas \CPU0|iMEM|REGS[78][7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[78][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[78][0]~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[78][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[78][7] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[78][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y7_N31
dffeas \CPU0|iMEM|REGS[76][7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[76][0]~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[76][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[76][7] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[76][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N30
cycloneive_lcell_comb \CPU0|iMEM|Mux0~27 (
// Equation(s):
// \CPU0|iMEM|Mux0~27_combout  = (\CPU0|cpu01_inst|Selector15~12_combout  & (\CPU0|cpu01_inst|Selector14~combout )) # (!\CPU0|cpu01_inst|Selector15~12_combout  & ((\CPU0|cpu01_inst|Selector14~combout  & ((\CPU0|iMEM|REGS[78][7]~q ))) # 
// (!\CPU0|cpu01_inst|Selector14~combout  & (\CPU0|iMEM|REGS[76][7]~q ))))

	.dataa(\CPU0|cpu01_inst|Selector15~12_combout ),
	.datab(\CPU0|cpu01_inst|Selector14~combout ),
	.datac(\CPU0|iMEM|REGS[76][7]~q ),
	.datad(\CPU0|iMEM|REGS[78][7]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux0~27_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux0~27 .lut_mask = 16'hDC98;
defparam \CPU0|iMEM|Mux0~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y7_N31
dffeas \CPU0|iMEM|REGS[79][7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[79][0]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[79][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[79][7] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[79][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N30
cycloneive_lcell_comb \CPU0|iMEM|Mux0~28 (
// Equation(s):
// \CPU0|iMEM|Mux0~28_combout  = (\CPU0|iMEM|Mux0~27_combout  & (((\CPU0|iMEM|REGS[79][7]~q )) # (!\CPU0|cpu01_inst|Selector15~12_combout ))) # (!\CPU0|iMEM|Mux0~27_combout  & (\CPU0|cpu01_inst|Selector15~12_combout  & ((\CPU0|iMEM|REGS[77][7]~q ))))

	.dataa(\CPU0|iMEM|Mux0~27_combout ),
	.datab(\CPU0|cpu01_inst|Selector15~12_combout ),
	.datac(\CPU0|iMEM|REGS[79][7]~q ),
	.datad(\CPU0|iMEM|REGS[77][7]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux0~28_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux0~28 .lut_mask = 16'hE6A2;
defparam \CPU0|iMEM|Mux0~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N18
cycloneive_lcell_comb \CPU0|iMEM|Mux0~29 (
// Equation(s):
// \CPU0|iMEM|Mux0~29_combout  = (\CPU0|cpu01_inst|Selector12~combout  & ((\CPU0|iMEM|Mux0~26_combout  & ((\CPU0|iMEM|Mux0~28_combout ))) # (!\CPU0|iMEM|Mux0~26_combout  & (\CPU0|iMEM|Mux0~21_combout )))) # (!\CPU0|cpu01_inst|Selector12~combout  & 
// (((\CPU0|iMEM|Mux0~26_combout ))))

	.dataa(\CPU0|iMEM|Mux0~21_combout ),
	.datab(\CPU0|cpu01_inst|Selector12~combout ),
	.datac(\CPU0|iMEM|Mux0~26_combout ),
	.datad(\CPU0|iMEM|Mux0~28_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux0~29_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux0~29 .lut_mask = 16'hF838;
defparam \CPU0|iMEM|Mux0~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N4
cycloneive_lcell_comb \CPU0|iMEM|Mux0~30 (
// Equation(s):
// \CPU0|iMEM|Mux0~30_combout  = (\arbiter_inst|system_address[4]~3_combout  & (((\arbiter_inst|system_address[5]~2_combout )))) # (!\arbiter_inst|system_address[4]~3_combout  & ((\arbiter_inst|system_address[5]~2_combout  & ((\CPU0|iMEM|Mux0~19_combout ))) 
// # (!\arbiter_inst|system_address[5]~2_combout  & (\CPU0|iMEM|Mux0~29_combout ))))

	.dataa(\CPU0|iMEM|Mux0~29_combout ),
	.datab(\arbiter_inst|system_address[4]~3_combout ),
	.datac(\arbiter_inst|system_address[5]~2_combout ),
	.datad(\CPU0|iMEM|Mux0~19_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux0~30_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux0~30 .lut_mask = 16'hF2C2;
defparam \CPU0|iMEM|Mux0~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y8_N5
dffeas \CPU0|iMEM|REGS[117][7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[117][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[117][2]~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[117][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[117][7] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[117][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y8_N13
dffeas \CPU0|iMEM|REGS[121][7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[121][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[121][1]~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[121][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[121][7] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[121][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y8_N31
dffeas \CPU0|iMEM|REGS[113][7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[113][6]~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[113][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[113][7] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[113][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y8_N30
cycloneive_lcell_comb \CPU0|iMEM|Mux0~31 (
// Equation(s):
// \CPU0|iMEM|Mux0~31_combout  = (\CPU0|cpu01_inst|Selector13~combout  & (\CPU0|cpu01_inst|Selector12~combout )) # (!\CPU0|cpu01_inst|Selector13~combout  & ((\CPU0|cpu01_inst|Selector12~combout  & ((\CPU0|iMEM|REGS[121][7]~q ))) # 
// (!\CPU0|cpu01_inst|Selector12~combout  & (\CPU0|iMEM|REGS[113][7]~q ))))

	.dataa(\CPU0|cpu01_inst|Selector13~combout ),
	.datab(\CPU0|cpu01_inst|Selector12~combout ),
	.datac(\CPU0|iMEM|REGS[113][7]~q ),
	.datad(\CPU0|iMEM|REGS[121][7]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux0~31_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux0~31 .lut_mask = 16'hDC98;
defparam \CPU0|iMEM|Mux0~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y8_N31
dffeas \CPU0|iMEM|REGS[125][7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[125][7]~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[125][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[125][7] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[125][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y8_N30
cycloneive_lcell_comb \CPU0|iMEM|Mux0~32 (
// Equation(s):
// \CPU0|iMEM|Mux0~32_combout  = (\CPU0|cpu01_inst|Selector13~combout  & ((\CPU0|iMEM|Mux0~31_combout  & ((\CPU0|iMEM|REGS[125][7]~q ))) # (!\CPU0|iMEM|Mux0~31_combout  & (\CPU0|iMEM|REGS[117][7]~q )))) # (!\CPU0|cpu01_inst|Selector13~combout  & 
// (((\CPU0|iMEM|Mux0~31_combout ))))

	.dataa(\CPU0|cpu01_inst|Selector13~combout ),
	.datab(\CPU0|iMEM|REGS[117][7]~q ),
	.datac(\CPU0|iMEM|REGS[125][7]~q ),
	.datad(\CPU0|iMEM|Mux0~31_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux0~32_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux0~32 .lut_mask = 16'hF588;
defparam \CPU0|iMEM|Mux0~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y13_N21
dffeas \CPU0|iMEM|REGS[122][7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[122][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[122][1]~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[122][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[122][7] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[122][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y13_N29
dffeas \CPU0|iMEM|REGS[118][7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[118][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[118][3]~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[118][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[118][7] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[118][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y13_N15
dffeas \CPU0|iMEM|REGS[114][7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[114][4]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[114][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[114][7] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[114][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N14
cycloneive_lcell_comb \CPU0|iMEM|Mux0~33 (
// Equation(s):
// \CPU0|iMEM|Mux0~33_combout  = (\CPU0|cpu01_inst|Selector12~combout  & (\CPU0|cpu01_inst|Selector13~combout )) # (!\CPU0|cpu01_inst|Selector12~combout  & ((\CPU0|cpu01_inst|Selector13~combout  & ((\CPU0|iMEM|REGS[118][7]~q ))) # 
// (!\CPU0|cpu01_inst|Selector13~combout  & (\CPU0|iMEM|REGS[114][7]~q ))))

	.dataa(\CPU0|cpu01_inst|Selector12~combout ),
	.datab(\CPU0|cpu01_inst|Selector13~combout ),
	.datac(\CPU0|iMEM|REGS[114][7]~q ),
	.datad(\CPU0|iMEM|REGS[118][7]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux0~33_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux0~33 .lut_mask = 16'hDC98;
defparam \CPU0|iMEM|Mux0~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y13_N23
dffeas \CPU0|iMEM|REGS[126][7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[126][2]~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[126][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[126][7] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[126][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N22
cycloneive_lcell_comb \CPU0|iMEM|Mux0~34 (
// Equation(s):
// \CPU0|iMEM|Mux0~34_combout  = (\CPU0|iMEM|Mux0~33_combout  & (((\CPU0|iMEM|REGS[126][7]~q )) # (!\CPU0|cpu01_inst|Selector12~combout ))) # (!\CPU0|iMEM|Mux0~33_combout  & (\CPU0|cpu01_inst|Selector12~combout  & ((\CPU0|iMEM|REGS[122][7]~q ))))

	.dataa(\CPU0|iMEM|Mux0~33_combout ),
	.datab(\CPU0|cpu01_inst|Selector12~combout ),
	.datac(\CPU0|iMEM|REGS[126][7]~q ),
	.datad(\CPU0|iMEM|REGS[122][7]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux0~34_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux0~34 .lut_mask = 16'hE6A2;
defparam \CPU0|iMEM|Mux0~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y15_N13
dffeas \CPU0|iMEM|REGS[120][7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[120][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[120][1]~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[120][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[120][7] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[120][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y15_N29
dffeas \CPU0|iMEM|REGS[116][7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[116][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[116][2]~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[116][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[116][7] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[116][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y15_N7
dffeas \CPU0|iMEM|REGS[112][7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[112][0]~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[112][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[112][7] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[112][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N6
cycloneive_lcell_comb \CPU0|iMEM|Mux0~35 (
// Equation(s):
// \CPU0|iMEM|Mux0~35_combout  = (\CPU0|cpu01_inst|Selector13~combout  & ((\CPU0|cpu01_inst|Selector12~combout ) # ((\CPU0|iMEM|REGS[116][7]~q )))) # (!\CPU0|cpu01_inst|Selector13~combout  & (!\CPU0|cpu01_inst|Selector12~combout  & (\CPU0|iMEM|REGS[112][7]~q 
// )))

	.dataa(\CPU0|cpu01_inst|Selector13~combout ),
	.datab(\CPU0|cpu01_inst|Selector12~combout ),
	.datac(\CPU0|iMEM|REGS[112][7]~q ),
	.datad(\CPU0|iMEM|REGS[116][7]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux0~35_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux0~35 .lut_mask = 16'hBA98;
defparam \CPU0|iMEM|Mux0~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y15_N31
dffeas \CPU0|iMEM|REGS[124][7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[124][1]~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[124][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[124][7] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[124][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N30
cycloneive_lcell_comb \CPU0|iMEM|Mux0~36 (
// Equation(s):
// \CPU0|iMEM|Mux0~36_combout  = (\CPU0|cpu01_inst|Selector12~combout  & ((\CPU0|iMEM|Mux0~35_combout  & ((\CPU0|iMEM|REGS[124][7]~q ))) # (!\CPU0|iMEM|Mux0~35_combout  & (\CPU0|iMEM|REGS[120][7]~q )))) # (!\CPU0|cpu01_inst|Selector12~combout  & 
// (((\CPU0|iMEM|Mux0~35_combout ))))

	.dataa(\CPU0|cpu01_inst|Selector12~combout ),
	.datab(\CPU0|iMEM|REGS[120][7]~q ),
	.datac(\CPU0|iMEM|REGS[124][7]~q ),
	.datad(\CPU0|iMEM|Mux0~35_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux0~36_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux0~36 .lut_mask = 16'hF588;
defparam \CPU0|iMEM|Mux0~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y14_N20
cycloneive_lcell_comb \CPU0|iMEM|Mux0~37 (
// Equation(s):
// \CPU0|iMEM|Mux0~37_combout  = (\CPU0|cpu01_inst|Selector15~12_combout  & (((\CPU0|cpu01_inst|Selector14~combout )))) # (!\CPU0|cpu01_inst|Selector15~12_combout  & ((\CPU0|cpu01_inst|Selector14~combout  & ((\CPU0|iMEM|Mux0~34_combout ))) # 
// (!\CPU0|cpu01_inst|Selector14~combout  & (\CPU0|iMEM|Mux0~36_combout ))))

	.dataa(\CPU0|iMEM|Mux0~36_combout ),
	.datab(\CPU0|cpu01_inst|Selector15~12_combout ),
	.datac(\CPU0|cpu01_inst|Selector14~combout ),
	.datad(\CPU0|iMEM|Mux0~34_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux0~37_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux0~37 .lut_mask = 16'hF2C2;
defparam \CPU0|iMEM|Mux0~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y12_N5
dffeas \CPU0|iMEM|REGS[119][7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[119][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[119][6]~65_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[119][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[119][7] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[119][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y11_N13
dffeas \CPU0|iMEM|REGS[123][7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[123][1]~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[123][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[123][7] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[123][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y11_N31
dffeas \CPU0|iMEM|REGS[115][7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[115][6]~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[115][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[115][7] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[115][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N30
cycloneive_lcell_comb \CPU0|iMEM|Mux0~38 (
// Equation(s):
// \CPU0|iMEM|Mux0~38_combout  = (\CPU0|cpu01_inst|Selector13~combout  & (((\CPU0|cpu01_inst|Selector12~combout )))) # (!\CPU0|cpu01_inst|Selector13~combout  & ((\CPU0|cpu01_inst|Selector12~combout  & (\CPU0|iMEM|REGS[123][7]~q )) # 
// (!\CPU0|cpu01_inst|Selector12~combout  & ((\CPU0|iMEM|REGS[115][7]~q )))))

	.dataa(\CPU0|iMEM|REGS[123][7]~q ),
	.datab(\CPU0|cpu01_inst|Selector13~combout ),
	.datac(\CPU0|iMEM|REGS[115][7]~q ),
	.datad(\CPU0|cpu01_inst|Selector12~combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux0~38_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux0~38 .lut_mask = 16'hEE30;
defparam \CPU0|iMEM|Mux0~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y12_N31
dffeas \CPU0|iMEM|REGS[127][7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[127][6]~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[127][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[127][7] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[127][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N30
cycloneive_lcell_comb \CPU0|iMEM|Mux0~39 (
// Equation(s):
// \CPU0|iMEM|Mux0~39_combout  = (\CPU0|cpu01_inst|Selector13~combout  & ((\CPU0|iMEM|Mux0~38_combout  & ((\CPU0|iMEM|REGS[127][7]~q ))) # (!\CPU0|iMEM|Mux0~38_combout  & (\CPU0|iMEM|REGS[119][7]~q )))) # (!\CPU0|cpu01_inst|Selector13~combout  & 
// (((\CPU0|iMEM|Mux0~38_combout ))))

	.dataa(\CPU0|cpu01_inst|Selector13~combout ),
	.datab(\CPU0|iMEM|REGS[119][7]~q ),
	.datac(\CPU0|iMEM|REGS[127][7]~q ),
	.datad(\CPU0|iMEM|Mux0~38_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux0~39_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux0~39 .lut_mask = 16'hF588;
defparam \CPU0|iMEM|Mux0~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y14_N14
cycloneive_lcell_comb \CPU0|iMEM|Mux0~40 (
// Equation(s):
// \CPU0|iMEM|Mux0~40_combout  = (\CPU0|cpu01_inst|Selector15~12_combout  & ((\CPU0|iMEM|Mux0~37_combout  & ((\CPU0|iMEM|Mux0~39_combout ))) # (!\CPU0|iMEM|Mux0~37_combout  & (\CPU0|iMEM|Mux0~32_combout )))) # (!\CPU0|cpu01_inst|Selector15~12_combout  & 
// (((\CPU0|iMEM|Mux0~37_combout ))))

	.dataa(\CPU0|iMEM|Mux0~32_combout ),
	.datab(\CPU0|iMEM|Mux0~39_combout ),
	.datac(\CPU0|cpu01_inst|Selector15~12_combout ),
	.datad(\CPU0|iMEM|Mux0~37_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux0~40_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux0~40 .lut_mask = 16'hCFA0;
defparam \CPU0|iMEM|Mux0~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N6
cycloneive_lcell_comb \CPU0|iMEM|Mux0~41 (
// Equation(s):
// \CPU0|iMEM|Mux0~41_combout  = (\CPU0|iMEM|Mux0~30_combout  & ((\CPU0|iMEM|Mux0~40_combout ) # ((!\arbiter_inst|system_address[4]~3_combout )))) # (!\CPU0|iMEM|Mux0~30_combout  & (((\CPU0|iMEM|Mux0~9_combout  & \arbiter_inst|system_address[4]~3_combout 
// ))))

	.dataa(\CPU0|iMEM|Mux0~40_combout ),
	.datab(\CPU0|iMEM|Mux0~9_combout ),
	.datac(\CPU0|iMEM|Mux0~30_combout ),
	.datad(\arbiter_inst|system_address[4]~3_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux0~41_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux0~41 .lut_mask = 16'hACF0;
defparam \CPU0|iMEM|Mux0~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y9_N1
dffeas \CPU0|iMEM|REGS[38][7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[38][6]~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[38][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[38][7] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[38][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y9_N29
dffeas \CPU0|iMEM|REGS[37][7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[37][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[37][4]~71_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[37][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[37][7] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[37][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y9_N15
dffeas \CPU0|iMEM|REGS[36][7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[36][3]~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[36][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[36][7] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[36][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y9_N14
cycloneive_lcell_comb \CPU0|iMEM|Mux0~42 (
// Equation(s):
// \CPU0|iMEM|Mux0~42_combout  = (\CPU0|cpu01_inst|Selector15~12_combout  & ((\CPU0|cpu01_inst|Selector14~combout ) # ((\CPU0|iMEM|REGS[37][7]~q )))) # (!\CPU0|cpu01_inst|Selector15~12_combout  & (!\CPU0|cpu01_inst|Selector14~combout  & 
// (\CPU0|iMEM|REGS[36][7]~q )))

	.dataa(\CPU0|cpu01_inst|Selector15~12_combout ),
	.datab(\CPU0|cpu01_inst|Selector14~combout ),
	.datac(\CPU0|iMEM|REGS[36][7]~q ),
	.datad(\CPU0|iMEM|REGS[37][7]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux0~42_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux0~42 .lut_mask = 16'hBA98;
defparam \CPU0|iMEM|Mux0~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y9_N11
dffeas \CPU0|iMEM|REGS[39][7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[39][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[39][6]~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[39][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[39][7] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[39][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N0
cycloneive_lcell_comb \CPU0|iMEM|Mux0~43 (
// Equation(s):
// \CPU0|iMEM|Mux0~43_combout  = (\CPU0|iMEM|Mux0~42_combout  & (((\CPU0|iMEM|REGS[39][7]~q )) # (!\CPU0|cpu01_inst|Selector14~combout ))) # (!\CPU0|iMEM|Mux0~42_combout  & (\CPU0|cpu01_inst|Selector14~combout  & (\CPU0|iMEM|REGS[38][7]~q )))

	.dataa(\CPU0|iMEM|Mux0~42_combout ),
	.datab(\CPU0|cpu01_inst|Selector14~combout ),
	.datac(\CPU0|iMEM|REGS[38][7]~q ),
	.datad(\CPU0|iMEM|REGS[39][7]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux0~43_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux0~43 .lut_mask = 16'hEA62;
defparam \CPU0|iMEM|Mux0~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y9_N29
dffeas \CPU0|iMEM|REGS[41][7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[41][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[41][6]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[41][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[41][7] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[41][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y13_N13
dffeas \CPU0|iMEM|REGS[42][7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[42][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[42][7]~75_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[42][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[42][7] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[42][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y13_N31
dffeas \CPU0|iMEM|REGS[40][7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[40][6]~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[40][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[40][7] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[40][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N30
cycloneive_lcell_comb \CPU0|iMEM|Mux0~44 (
// Equation(s):
// \CPU0|iMEM|Mux0~44_combout  = (\CPU0|cpu01_inst|Selector14~combout  & ((\CPU0|cpu01_inst|Selector15~12_combout ) # ((\CPU0|iMEM|REGS[42][7]~q )))) # (!\CPU0|cpu01_inst|Selector14~combout  & (!\CPU0|cpu01_inst|Selector15~12_combout  & 
// (\CPU0|iMEM|REGS[40][7]~q )))

	.dataa(\CPU0|cpu01_inst|Selector14~combout ),
	.datab(\CPU0|cpu01_inst|Selector15~12_combout ),
	.datac(\CPU0|iMEM|REGS[40][7]~q ),
	.datad(\CPU0|iMEM|REGS[42][7]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux0~44_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux0~44 .lut_mask = 16'hBA98;
defparam \CPU0|iMEM|Mux0~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y9_N23
dffeas \CPU0|iMEM|REGS[43][7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[43][4]~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[43][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[43][7] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[43][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N22
cycloneive_lcell_comb \CPU0|iMEM|Mux0~45 (
// Equation(s):
// \CPU0|iMEM|Mux0~45_combout  = (\CPU0|cpu01_inst|Selector15~12_combout  & ((\CPU0|iMEM|Mux0~44_combout  & (\CPU0|iMEM|REGS[43][7]~q )) # (!\CPU0|iMEM|Mux0~44_combout  & ((\CPU0|iMEM|REGS[41][7]~q ))))) # (!\CPU0|cpu01_inst|Selector15~12_combout  & 
// (\CPU0|iMEM|Mux0~44_combout ))

	.dataa(\CPU0|cpu01_inst|Selector15~12_combout ),
	.datab(\CPU0|iMEM|Mux0~44_combout ),
	.datac(\CPU0|iMEM|REGS[43][7]~q ),
	.datad(\CPU0|iMEM|REGS[41][7]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux0~45_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux0~45 .lut_mask = 16'hE6C4;
defparam \CPU0|iMEM|Mux0~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y9_N21
dffeas \CPU0|iMEM|REGS[33][7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[33][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[33][1]~78_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[33][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[33][7] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[33][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y9_N13
dffeas \CPU0|iMEM|REGS[34][7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[34][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[34][4]~79_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[34][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[34][7] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[34][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y9_N15
dffeas \CPU0|iMEM|REGS[32][7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[32][4]~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[32][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[32][7] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[32][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y9_N14
cycloneive_lcell_comb \CPU0|iMEM|Mux0~46 (
// Equation(s):
// \CPU0|iMEM|Mux0~46_combout  = (\CPU0|cpu01_inst|Selector14~combout  & ((\CPU0|cpu01_inst|Selector15~12_combout ) # ((\CPU0|iMEM|REGS[34][7]~q )))) # (!\CPU0|cpu01_inst|Selector14~combout  & (!\CPU0|cpu01_inst|Selector15~12_combout  & 
// (\CPU0|iMEM|REGS[32][7]~q )))

	.dataa(\CPU0|cpu01_inst|Selector14~combout ),
	.datab(\CPU0|cpu01_inst|Selector15~12_combout ),
	.datac(\CPU0|iMEM|REGS[32][7]~q ),
	.datad(\CPU0|iMEM|REGS[34][7]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux0~46_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux0~46 .lut_mask = 16'hBA98;
defparam \CPU0|iMEM|Mux0~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y9_N7
dffeas \CPU0|iMEM|REGS[35][7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[35][3]~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[35][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[35][7] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[35][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y9_N6
cycloneive_lcell_comb \CPU0|iMEM|Mux0~47 (
// Equation(s):
// \CPU0|iMEM|Mux0~47_combout  = (\CPU0|iMEM|Mux0~46_combout  & (((\CPU0|iMEM|REGS[35][7]~q )) # (!\CPU0|cpu01_inst|Selector15~12_combout ))) # (!\CPU0|iMEM|Mux0~46_combout  & (\CPU0|cpu01_inst|Selector15~12_combout  & ((\CPU0|iMEM|REGS[33][7]~q ))))

	.dataa(\CPU0|iMEM|Mux0~46_combout ),
	.datab(\CPU0|cpu01_inst|Selector15~12_combout ),
	.datac(\CPU0|iMEM|REGS[35][7]~q ),
	.datad(\CPU0|iMEM|REGS[33][7]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux0~47_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux0~47 .lut_mask = 16'hE6A2;
defparam \CPU0|iMEM|Mux0~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N4
cycloneive_lcell_comb \CPU0|iMEM|Mux0~48 (
// Equation(s):
// \CPU0|iMEM|Mux0~48_combout  = (\CPU0|cpu01_inst|Selector12~combout  & (((\CPU0|iMEM|Mux0~45_combout ) # (\CPU0|cpu01_inst|Selector13~combout )))) # (!\CPU0|cpu01_inst|Selector12~combout  & (\CPU0|iMEM|Mux0~47_combout  & 
// ((!\CPU0|cpu01_inst|Selector13~combout ))))

	.dataa(\CPU0|iMEM|Mux0~47_combout ),
	.datab(\CPU0|iMEM|Mux0~45_combout ),
	.datac(\CPU0|cpu01_inst|Selector12~combout ),
	.datad(\CPU0|cpu01_inst|Selector13~combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux0~48_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux0~48 .lut_mask = 16'hF0CA;
defparam \CPU0|iMEM|Mux0~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y11_N29
dffeas \CPU0|iMEM|REGS[46][7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[46][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[46][4]~82_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[46][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[46][7] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[46][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y11_N13
dffeas \CPU0|iMEM|REGS[45][7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[45][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[45][4]~83_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[45][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[45][7] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[45][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y11_N31
dffeas \CPU0|iMEM|REGS[44][7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[44][6]~84_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[44][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[44][7] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[44][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y11_N30
cycloneive_lcell_comb \CPU0|iMEM|Mux0~49 (
// Equation(s):
// \CPU0|iMEM|Mux0~49_combout  = (\CPU0|cpu01_inst|Selector15~12_combout  & ((\CPU0|cpu01_inst|Selector14~combout ) # ((\CPU0|iMEM|REGS[45][7]~q )))) # (!\CPU0|cpu01_inst|Selector15~12_combout  & (!\CPU0|cpu01_inst|Selector14~combout  & 
// (\CPU0|iMEM|REGS[44][7]~q )))

	.dataa(\CPU0|cpu01_inst|Selector15~12_combout ),
	.datab(\CPU0|cpu01_inst|Selector14~combout ),
	.datac(\CPU0|iMEM|REGS[44][7]~q ),
	.datad(\CPU0|iMEM|REGS[45][7]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux0~49_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux0~49 .lut_mask = 16'hBA98;
defparam \CPU0|iMEM|Mux0~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y11_N15
dffeas \CPU0|iMEM|REGS[47][7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[47][0]~85_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[47][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[47][7] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[47][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N14
cycloneive_lcell_comb \CPU0|iMEM|Mux0~50 (
// Equation(s):
// \CPU0|iMEM|Mux0~50_combout  = (\CPU0|cpu01_inst|Selector14~combout  & ((\CPU0|iMEM|Mux0~49_combout  & (\CPU0|iMEM|REGS[47][7]~q )) # (!\CPU0|iMEM|Mux0~49_combout  & ((\CPU0|iMEM|REGS[46][7]~q ))))) # (!\CPU0|cpu01_inst|Selector14~combout  & 
// (\CPU0|iMEM|Mux0~49_combout ))

	.dataa(\CPU0|cpu01_inst|Selector14~combout ),
	.datab(\CPU0|iMEM|Mux0~49_combout ),
	.datac(\CPU0|iMEM|REGS[47][7]~q ),
	.datad(\CPU0|iMEM|REGS[46][7]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux0~50_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux0~50 .lut_mask = 16'hE6C4;
defparam \CPU0|iMEM|Mux0~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N30
cycloneive_lcell_comb \CPU0|iMEM|Mux0~51 (
// Equation(s):
// \CPU0|iMEM|Mux0~51_combout  = (\CPU0|cpu01_inst|Selector13~combout  & ((\CPU0|iMEM|Mux0~48_combout  & ((\CPU0|iMEM|Mux0~50_combout ))) # (!\CPU0|iMEM|Mux0~48_combout  & (\CPU0|iMEM|Mux0~43_combout )))) # (!\CPU0|cpu01_inst|Selector13~combout  & 
// (((\CPU0|iMEM|Mux0~48_combout ))))

	.dataa(\CPU0|cpu01_inst|Selector13~combout ),
	.datab(\CPU0|iMEM|Mux0~43_combout ),
	.datac(\CPU0|iMEM|Mux0~48_combout ),
	.datad(\CPU0|iMEM|Mux0~50_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux0~51_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux0~51 .lut_mask = 16'hF858;
defparam \CPU0|iMEM|Mux0~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y8_N13
dffeas \CPU0|iMEM|REGS[24][7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[24][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[24][0]~96_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[24][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[24][7] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[24][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y8_N15
dffeas \CPU0|iMEM|REGS[16][7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[16][2]~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[16][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[16][7] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[16][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N14
cycloneive_lcell_comb \CPU0|iMEM|Mux0~56 (
// Equation(s):
// \CPU0|iMEM|Mux0~56_combout  = (\CPU0|cpu01_inst|Selector12~combout  & ((\CPU0|cpu01_inst|Selector13~combout ) # ((\CPU0|iMEM|REGS[24][7]~q )))) # (!\CPU0|cpu01_inst|Selector12~combout  & (!\CPU0|cpu01_inst|Selector13~combout  & (\CPU0|iMEM|REGS[16][7]~q 
// )))

	.dataa(\CPU0|cpu01_inst|Selector12~combout ),
	.datab(\CPU0|cpu01_inst|Selector13~combout ),
	.datac(\CPU0|iMEM|REGS[16][7]~q ),
	.datad(\CPU0|iMEM|REGS[24][7]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux0~56_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux0~56 .lut_mask = 16'hBA98;
defparam \CPU0|iMEM|Mux0~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y18_N1
dffeas \CPU0|iMEM|REGS[10][7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[10][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[10][7]~104_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[10][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[10][7] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[10][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y18_N13
dffeas \CPU0|iMEM|REGS[9][7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[9][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[9][1]~105_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[9][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[9][7] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[9][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y18_N23
dffeas \CPU0|iMEM|REGS[8][7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[8][4]~106_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[8][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[8][7] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[8][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y18_N22
cycloneive_lcell_comb \CPU0|iMEM|Mux0~62 (
// Equation(s):
// \CPU0|iMEM|Mux0~62_combout  = (\CPU0|cpu01_inst|Selector15~12_combout  & ((\CPU0|cpu01_inst|Selector14~combout ) # ((\CPU0|iMEM|REGS[9][7]~q )))) # (!\CPU0|cpu01_inst|Selector15~12_combout  & (!\CPU0|cpu01_inst|Selector14~combout  & 
// (\CPU0|iMEM|REGS[8][7]~q )))

	.dataa(\CPU0|cpu01_inst|Selector15~12_combout ),
	.datab(\CPU0|cpu01_inst|Selector14~combout ),
	.datac(\CPU0|iMEM|REGS[8][7]~q ),
	.datad(\CPU0|iMEM|REGS[9][7]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux0~62_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux0~62 .lut_mask = 16'hBA98;
defparam \CPU0|iMEM|Mux0~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y18_N27
dffeas \CPU0|iMEM|REGS[11][7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[11][7]~107_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[11][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[11][7] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[11][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y18_N26
cycloneive_lcell_comb \CPU0|iMEM|Mux0~63 (
// Equation(s):
// \CPU0|iMEM|Mux0~63_combout  = (\CPU0|cpu01_inst|Selector14~combout  & ((\CPU0|iMEM|Mux0~62_combout  & ((\CPU0|iMEM|REGS[11][7]~q ))) # (!\CPU0|iMEM|Mux0~62_combout  & (\CPU0|iMEM|REGS[10][7]~q )))) # (!\CPU0|cpu01_inst|Selector14~combout  & 
// (((\CPU0|iMEM|Mux0~62_combout ))))

	.dataa(\CPU0|cpu01_inst|Selector14~combout ),
	.datab(\CPU0|iMEM|REGS[10][7]~q ),
	.datac(\CPU0|iMEM|REGS[11][7]~q ),
	.datad(\CPU0|iMEM|Mux0~62_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux0~63_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux0~63 .lut_mask = 16'hF588;
defparam \CPU0|iMEM|Mux0~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y10_N21
dffeas \CPU0|iMEM|REGS[5][7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[5][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[5][0]~108_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[5][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[5][7] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[5][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y10_N21
dffeas \CPU0|iMEM|REGS[6][7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[6][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[6][4]~109_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[6][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[6][7] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[6][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y10_N7
dffeas \CPU0|iMEM|REGS[4][7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[4][5]~110_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[4][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[4][7] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[4][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N6
cycloneive_lcell_comb \CPU0|iMEM|Mux0~64 (
// Equation(s):
// \CPU0|iMEM|Mux0~64_combout  = (\CPU0|cpu01_inst|Selector14~combout  & ((\CPU0|cpu01_inst|Selector15~12_combout ) # ((\CPU0|iMEM|REGS[6][7]~q )))) # (!\CPU0|cpu01_inst|Selector14~combout  & (!\CPU0|cpu01_inst|Selector15~12_combout  & 
// (\CPU0|iMEM|REGS[4][7]~q )))

	.dataa(\CPU0|cpu01_inst|Selector14~combout ),
	.datab(\CPU0|cpu01_inst|Selector15~12_combout ),
	.datac(\CPU0|iMEM|REGS[4][7]~q ),
	.datad(\CPU0|iMEM|REGS[6][7]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux0~64_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux0~64 .lut_mask = 16'hBA98;
defparam \CPU0|iMEM|Mux0~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y10_N15
dffeas \CPU0|iMEM|REGS[7][7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[7][5]~111_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[7][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[7][7] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[7][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N14
cycloneive_lcell_comb \CPU0|iMEM|Mux0~65 (
// Equation(s):
// \CPU0|iMEM|Mux0~65_combout  = (\CPU0|cpu01_inst|Selector15~12_combout  & ((\CPU0|iMEM|Mux0~64_combout  & (\CPU0|iMEM|REGS[7][7]~q )) # (!\CPU0|iMEM|Mux0~64_combout  & ((\CPU0|iMEM|REGS[5][7]~q ))))) # (!\CPU0|cpu01_inst|Selector15~12_combout  & 
// (\CPU0|iMEM|Mux0~64_combout ))

	.dataa(\CPU0|cpu01_inst|Selector15~12_combout ),
	.datab(\CPU0|iMEM|Mux0~64_combout ),
	.datac(\CPU0|iMEM|REGS[7][7]~q ),
	.datad(\CPU0|iMEM|REGS[5][7]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux0~65_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux0~65 .lut_mask = 16'hE6C4;
defparam \CPU0|iMEM|Mux0~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y19_N29
dffeas \CPU0|iMEM|REGS[2][7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[2][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[2][5]~112_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[2][7] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[2][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y19_N29
dffeas \CPU0|iMEM|REGS[1][7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[1][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[1][6]~113_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[1][7] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[1][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y19_N7
dffeas \CPU0|iMEM|REGS[0][7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[0][3]~114_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[0][7] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[0][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y19_N6
cycloneive_lcell_comb \CPU0|iMEM|Mux0~66 (
// Equation(s):
// \CPU0|iMEM|Mux0~66_combout  = (\CPU0|cpu01_inst|Selector14~combout  & (\CPU0|cpu01_inst|Selector15~12_combout )) # (!\CPU0|cpu01_inst|Selector14~combout  & ((\CPU0|cpu01_inst|Selector15~12_combout  & ((\CPU0|iMEM|REGS[1][7]~q ))) # 
// (!\CPU0|cpu01_inst|Selector15~12_combout  & (\CPU0|iMEM|REGS[0][7]~q ))))

	.dataa(\CPU0|cpu01_inst|Selector14~combout ),
	.datab(\CPU0|cpu01_inst|Selector15~12_combout ),
	.datac(\CPU0|iMEM|REGS[0][7]~q ),
	.datad(\CPU0|iMEM|REGS[1][7]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux0~66_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux0~66 .lut_mask = 16'hDC98;
defparam \CPU0|iMEM|Mux0~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y19_N31
dffeas \CPU0|iMEM|REGS[3][7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[3][2]~115_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[3][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[3][7] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[3][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y19_N30
cycloneive_lcell_comb \CPU0|iMEM|Mux0~67 (
// Equation(s):
// \CPU0|iMEM|Mux0~67_combout  = (\CPU0|cpu01_inst|Selector14~combout  & ((\CPU0|iMEM|Mux0~66_combout  & ((\CPU0|iMEM|REGS[3][7]~q ))) # (!\CPU0|iMEM|Mux0~66_combout  & (\CPU0|iMEM|REGS[2][7]~q )))) # (!\CPU0|cpu01_inst|Selector14~combout  & 
// (((\CPU0|iMEM|Mux0~66_combout ))))

	.dataa(\CPU0|cpu01_inst|Selector14~combout ),
	.datab(\CPU0|iMEM|REGS[2][7]~q ),
	.datac(\CPU0|iMEM|REGS[3][7]~q ),
	.datad(\CPU0|iMEM|Mux0~66_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux0~67_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux0~67 .lut_mask = 16'hF588;
defparam \CPU0|iMEM|Mux0~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N8
cycloneive_lcell_comb \CPU0|iMEM|Mux0~68 (
// Equation(s):
// \CPU0|iMEM|Mux0~68_combout  = (\CPU0|cpu01_inst|Selector12~combout  & (\CPU0|cpu01_inst|Selector13~combout )) # (!\CPU0|cpu01_inst|Selector12~combout  & ((\CPU0|cpu01_inst|Selector13~combout  & ((\CPU0|iMEM|Mux0~65_combout ))) # 
// (!\CPU0|cpu01_inst|Selector13~combout  & (\CPU0|iMEM|Mux0~67_combout ))))

	.dataa(\CPU0|cpu01_inst|Selector12~combout ),
	.datab(\CPU0|cpu01_inst|Selector13~combout ),
	.datac(\CPU0|iMEM|Mux0~67_combout ),
	.datad(\CPU0|iMEM|Mux0~65_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux0~68_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux0~68 .lut_mask = 16'hDC98;
defparam \CPU0|iMEM|Mux0~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y18_N13
dffeas \CPU0|iMEM|REGS[13][7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[13][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[13][2]~116_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[13][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[13][7] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[13][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y18_N29
dffeas \CPU0|iMEM|REGS[14][7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[14][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[14][2]~117_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[14][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[14][7] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[14][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y18_N7
dffeas \CPU0|iMEM|REGS[12][7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[12][4]~118_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[12][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[12][7] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[12][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N6
cycloneive_lcell_comb \CPU0|iMEM|Mux0~69 (
// Equation(s):
// \CPU0|iMEM|Mux0~69_combout  = (\CPU0|cpu01_inst|Selector15~12_combout  & (((\CPU0|cpu01_inst|Selector14~combout )))) # (!\CPU0|cpu01_inst|Selector15~12_combout  & ((\CPU0|cpu01_inst|Selector14~combout  & (\CPU0|iMEM|REGS[14][7]~q )) # 
// (!\CPU0|cpu01_inst|Selector14~combout  & ((\CPU0|iMEM|REGS[12][7]~q )))))

	.dataa(\CPU0|cpu01_inst|Selector15~12_combout ),
	.datab(\CPU0|iMEM|REGS[14][7]~q ),
	.datac(\CPU0|iMEM|REGS[12][7]~q ),
	.datad(\CPU0|cpu01_inst|Selector14~combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux0~69_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux0~69 .lut_mask = 16'hEE50;
defparam \CPU0|iMEM|Mux0~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y18_N15
dffeas \CPU0|iMEM|REGS[15][7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[15][3]~119_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[15][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[15][7] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[15][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N14
cycloneive_lcell_comb \CPU0|iMEM|Mux0~70 (
// Equation(s):
// \CPU0|iMEM|Mux0~70_combout  = (\CPU0|iMEM|Mux0~69_combout  & (((\CPU0|iMEM|REGS[15][7]~q )) # (!\CPU0|cpu01_inst|Selector15~12_combout ))) # (!\CPU0|iMEM|Mux0~69_combout  & (\CPU0|cpu01_inst|Selector15~12_combout  & ((\CPU0|iMEM|REGS[13][7]~q ))))

	.dataa(\CPU0|iMEM|Mux0~69_combout ),
	.datab(\CPU0|cpu01_inst|Selector15~12_combout ),
	.datac(\CPU0|iMEM|REGS[15][7]~q ),
	.datad(\CPU0|iMEM|REGS[13][7]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux0~70_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux0~70 .lut_mask = 16'hE6A2;
defparam \CPU0|iMEM|Mux0~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N10
cycloneive_lcell_comb \CPU0|iMEM|Mux0~71 (
// Equation(s):
// \CPU0|iMEM|Mux0~71_combout  = (\CPU0|cpu01_inst|Selector12~combout  & ((\CPU0|iMEM|Mux0~68_combout  & ((\CPU0|iMEM|Mux0~70_combout ))) # (!\CPU0|iMEM|Mux0~68_combout  & (\CPU0|iMEM|Mux0~63_combout )))) # (!\CPU0|cpu01_inst|Selector12~combout  & 
// (((\CPU0|iMEM|Mux0~68_combout ))))

	.dataa(\CPU0|cpu01_inst|Selector12~combout ),
	.datab(\CPU0|iMEM|Mux0~63_combout ),
	.datac(\CPU0|iMEM|Mux0~68_combout ),
	.datad(\CPU0|iMEM|Mux0~70_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux0~71_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux0~71 .lut_mask = 16'hF858;
defparam \CPU0|iMEM|Mux0~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y17_N9
dffeas \CPU0|iMEM|REGS[53][7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[53][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[53][0]~121_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[53][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[53][7] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[53][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y18_N29
dffeas \CPU0|iMEM|REGS[57][7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[57][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[57][1]~122_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[57][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[57][7] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[57][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y18_N31
dffeas \CPU0|iMEM|REGS[49][7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[49][3]~123_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[49][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[49][7] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[49][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N30
cycloneive_lcell_comb \CPU0|iMEM|Mux0~73 (
// Equation(s):
// \CPU0|iMEM|Mux0~73_combout  = (\CPU0|cpu01_inst|Selector13~combout  & (((\CPU0|cpu01_inst|Selector12~combout )))) # (!\CPU0|cpu01_inst|Selector13~combout  & ((\CPU0|cpu01_inst|Selector12~combout  & (\CPU0|iMEM|REGS[57][7]~q )) # 
// (!\CPU0|cpu01_inst|Selector12~combout  & ((\CPU0|iMEM|REGS[49][7]~q )))))

	.dataa(\CPU0|cpu01_inst|Selector13~combout ),
	.datab(\CPU0|iMEM|REGS[57][7]~q ),
	.datac(\CPU0|iMEM|REGS[49][7]~q ),
	.datad(\CPU0|cpu01_inst|Selector12~combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux0~73_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux0~73 .lut_mask = 16'hEE50;
defparam \CPU0|iMEM|Mux0~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y17_N27
dffeas \CPU0|iMEM|REGS[61][7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[61][3]~124_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[61][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[61][7] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[61][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N26
cycloneive_lcell_comb \CPU0|iMEM|Mux0~74 (
// Equation(s):
// \CPU0|iMEM|Mux0~74_combout  = (\CPU0|iMEM|Mux0~73_combout  & (((\CPU0|iMEM|REGS[61][7]~q )) # (!\CPU0|cpu01_inst|Selector13~combout ))) # (!\CPU0|iMEM|Mux0~73_combout  & (\CPU0|cpu01_inst|Selector13~combout  & ((\CPU0|iMEM|REGS[53][7]~q ))))

	.dataa(\CPU0|iMEM|Mux0~73_combout ),
	.datab(\CPU0|cpu01_inst|Selector13~combout ),
	.datac(\CPU0|iMEM|REGS[61][7]~q ),
	.datad(\CPU0|iMEM|REGS[53][7]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux0~74_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux0~74 .lut_mask = 16'hE6A2;
defparam \CPU0|iMEM|Mux0~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y17_N29
dffeas \CPU0|iMEM|REGS[54][7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[54][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[54][0]~126_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[54][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[54][7] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[54][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y17_N7
dffeas \CPU0|iMEM|REGS[50][7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[50][1]~127_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[50][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[50][7] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[50][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y17_N6
cycloneive_lcell_comb \CPU0|iMEM|Mux0~75 (
// Equation(s):
// \CPU0|iMEM|Mux0~75_combout  = (\CPU0|cpu01_inst|Selector12~combout  & (\CPU0|cpu01_inst|Selector13~combout )) # (!\CPU0|cpu01_inst|Selector12~combout  & ((\CPU0|cpu01_inst|Selector13~combout  & ((\CPU0|iMEM|REGS[54][7]~q ))) # 
// (!\CPU0|cpu01_inst|Selector13~combout  & (\CPU0|iMEM|REGS[50][7]~q ))))

	.dataa(\CPU0|cpu01_inst|Selector12~combout ),
	.datab(\CPU0|cpu01_inst|Selector13~combout ),
	.datac(\CPU0|iMEM|REGS[50][7]~q ),
	.datad(\CPU0|iMEM|REGS[54][7]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux0~75_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux0~75 .lut_mask = 16'hDC98;
defparam \CPU0|iMEM|Mux0~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y17_N13
dffeas \CPU0|iMEM|REGS[52][7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[52][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[52][0]~130_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[52][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[52][7] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[52][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N8
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector33~0 (
// Equation(s):
// \CPU0|cpu01_inst|Selector33~0_combout  = (\CPU0|cpu01_inst|WideOr122~0_combout  & (((\CPU0|cpu01_inst|ea [7])) # (!\CPU0|cpu01_inst|state.jmp_state~q ))) # (!\CPU0|cpu01_inst|WideOr122~0_combout  & (((\CPU0|cpu01_inst|op_code[7]~6_combout ))))

	.dataa(\CPU0|cpu01_inst|WideOr122~0_combout ),
	.datab(\CPU0|cpu01_inst|state.jmp_state~q ),
	.datac(\CPU0|cpu01_inst|op_code[7]~6_combout ),
	.datad(\CPU0|cpu01_inst|ea [7]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector33~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector33~0 .lut_mask = 16'hFA72;
defparam \CPU0|cpu01_inst|Selector33~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N10
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector33~1 (
// Equation(s):
// \CPU0|cpu01_inst|Selector33~1_combout  = (\CPU0|cpu01_inst|temppc~1_combout  & ((\CPU0|cpu01_inst|pc [7]))) # (!\CPU0|cpu01_inst|temppc~1_combout  & (\CPU0|cpu01_inst|Selector33~0_combout ))

	.dataa(\CPU0|cpu01_inst|temppc~1_combout ),
	.datab(gnd),
	.datac(\CPU0|cpu01_inst|Selector33~0_combout ),
	.datad(\CPU0|cpu01_inst|pc [7]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector33~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector33~1 .lut_mask = 16'hFA50;
defparam \CPU0|cpu01_inst|Selector33~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y14_N5
dffeas \CPU0|iMEM|REGS[90][6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[90][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[90][1]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[90][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[90][6] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[90][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y14_N11
dffeas \CPU0|iMEM|REGS[82][6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[82][2]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[82][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[82][6] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[82][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y14_N10
cycloneive_lcell_comb \CPU0|iMEM|Mux1~0 (
// Equation(s):
// \CPU0|iMEM|Mux1~0_combout  = (\CPU0|cpu01_inst|Selector12~combout  & ((\CPU0|cpu01_inst|Selector13~combout ) # ((\CPU0|iMEM|REGS[90][6]~q )))) # (!\CPU0|cpu01_inst|Selector12~combout  & (!\CPU0|cpu01_inst|Selector13~combout  & (\CPU0|iMEM|REGS[82][6]~q 
// )))

	.dataa(\CPU0|cpu01_inst|Selector12~combout ),
	.datab(\CPU0|cpu01_inst|Selector13~combout ),
	.datac(\CPU0|iMEM|REGS[82][6]~q ),
	.datad(\CPU0|iMEM|REGS[90][6]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux1~0 .lut_mask = 16'hBA98;
defparam \CPU0|iMEM|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y12_N9
dffeas \CPU0|iMEM|REGS[89][6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[89][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[89][1]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[89][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[89][6] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[89][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y12_N9
dffeas \CPU0|iMEM|REGS[85][6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[85][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[85][5]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[85][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[85][6] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[85][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y12_N19
dffeas \CPU0|iMEM|REGS[81][6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[81][4]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[81][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[81][6] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[81][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N18
cycloneive_lcell_comb \CPU0|iMEM|Mux1~2 (
// Equation(s):
// \CPU0|iMEM|Mux1~2_combout  = (\CPU0|cpu01_inst|Selector12~combout  & (((\CPU0|cpu01_inst|Selector13~combout )))) # (!\CPU0|cpu01_inst|Selector12~combout  & ((\CPU0|cpu01_inst|Selector13~combout  & (\CPU0|iMEM|REGS[85][6]~q )) # 
// (!\CPU0|cpu01_inst|Selector13~combout  & ((\CPU0|iMEM|REGS[81][6]~q )))))

	.dataa(\CPU0|cpu01_inst|Selector12~combout ),
	.datab(\CPU0|iMEM|REGS[85][6]~q ),
	.datac(\CPU0|iMEM|REGS[81][6]~q ),
	.datad(\CPU0|cpu01_inst|Selector13~combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux1~2 .lut_mask = 16'hEE50;
defparam \CPU0|iMEM|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y12_N11
dffeas \CPU0|iMEM|REGS[93][6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[93][1]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[93][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[93][6] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[93][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y12_N10
cycloneive_lcell_comb \CPU0|iMEM|Mux1~3 (
// Equation(s):
// \CPU0|iMEM|Mux1~3_combout  = (\CPU0|cpu01_inst|Selector12~combout  & ((\CPU0|iMEM|Mux1~2_combout  & ((\CPU0|iMEM|REGS[93][6]~q ))) # (!\CPU0|iMEM|Mux1~2_combout  & (\CPU0|iMEM|REGS[89][6]~q )))) # (!\CPU0|cpu01_inst|Selector12~combout  & 
// (((\CPU0|iMEM|Mux1~2_combout ))))

	.dataa(\CPU0|cpu01_inst|Selector12~combout ),
	.datab(\CPU0|iMEM|REGS[89][6]~q ),
	.datac(\CPU0|iMEM|REGS[93][6]~q ),
	.datad(\CPU0|iMEM|Mux1~2_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux1~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux1~3 .lut_mask = 16'hF588;
defparam \CPU0|iMEM|Mux1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y10_N25
dffeas \CPU0|iMEM|REGS[84][6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[84][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[84][4]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[84][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[84][6] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[84][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y10_N1
dffeas \CPU0|iMEM|REGS[88][6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[88][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[88][5]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[88][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[88][6] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[88][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y10_N3
dffeas \CPU0|iMEM|REGS[80][6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[80][0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[80][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[80][6] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[80][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y10_N2
cycloneive_lcell_comb \CPU0|iMEM|Mux1~4 (
// Equation(s):
// \CPU0|iMEM|Mux1~4_combout  = (\CPU0|cpu01_inst|Selector12~combout  & ((\CPU0|iMEM|REGS[88][6]~q ) # ((\CPU0|cpu01_inst|Selector13~combout )))) # (!\CPU0|cpu01_inst|Selector12~combout  & (((\CPU0|iMEM|REGS[80][6]~q  & !\CPU0|cpu01_inst|Selector13~combout 
// ))))

	.dataa(\CPU0|cpu01_inst|Selector12~combout ),
	.datab(\CPU0|iMEM|REGS[88][6]~q ),
	.datac(\CPU0|iMEM|REGS[80][6]~q ),
	.datad(\CPU0|cpu01_inst|Selector13~combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux1~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux1~4 .lut_mask = 16'hAAD8;
defparam \CPU0|iMEM|Mux1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y10_N27
dffeas \CPU0|iMEM|REGS[92][6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[92][1]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[92][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[92][6] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[92][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N26
cycloneive_lcell_comb \CPU0|iMEM|Mux1~5 (
// Equation(s):
// \CPU0|iMEM|Mux1~5_combout  = (\CPU0|iMEM|Mux1~4_combout  & (((\CPU0|iMEM|REGS[92][6]~q )) # (!\CPU0|cpu01_inst|Selector13~combout ))) # (!\CPU0|iMEM|Mux1~4_combout  & (\CPU0|cpu01_inst|Selector13~combout  & ((\CPU0|iMEM|REGS[84][6]~q ))))

	.dataa(\CPU0|iMEM|Mux1~4_combout ),
	.datab(\CPU0|cpu01_inst|Selector13~combout ),
	.datac(\CPU0|iMEM|REGS[92][6]~q ),
	.datad(\CPU0|iMEM|REGS[84][6]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux1~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux1~5 .lut_mask = 16'hE6A2;
defparam \CPU0|iMEM|Mux1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N6
cycloneive_lcell_comb \CPU0|iMEM|Mux1~6 (
// Equation(s):
// \CPU0|iMEM|Mux1~6_combout  = (\CPU0|cpu01_inst|Selector15~12_combout  & (((\CPU0|iMEM|Mux1~3_combout ) # (\CPU0|cpu01_inst|Selector14~combout )))) # (!\CPU0|cpu01_inst|Selector15~12_combout  & (\CPU0|iMEM|Mux1~5_combout  & 
// ((!\CPU0|cpu01_inst|Selector14~combout ))))

	.dataa(\CPU0|iMEM|Mux1~5_combout ),
	.datab(\CPU0|cpu01_inst|Selector15~12_combout ),
	.datac(\CPU0|iMEM|Mux1~3_combout ),
	.datad(\CPU0|cpu01_inst|Selector14~combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux1~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux1~6 .lut_mask = 16'hCCE2;
defparam \CPU0|iMEM|Mux1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y7_N9
dffeas \CPU0|iMEM|REGS[105][6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[105][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[105][2]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[105][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[105][6] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[105][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y7_N1
dffeas \CPU0|iMEM|REGS[106][6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[106][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[106][5]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[106][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[106][6] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[106][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y7_N3
dffeas \CPU0|iMEM|REGS[104][6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[104][3]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[104][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[104][6] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[104][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y7_N2
cycloneive_lcell_comb \CPU0|iMEM|Mux1~12 (
// Equation(s):
// \CPU0|iMEM|Mux1~12_combout  = (\CPU0|cpu01_inst|Selector15~12_combout  & (\CPU0|cpu01_inst|Selector14~combout )) # (!\CPU0|cpu01_inst|Selector15~12_combout  & ((\CPU0|cpu01_inst|Selector14~combout  & ((\CPU0|iMEM|REGS[106][6]~q ))) # 
// (!\CPU0|cpu01_inst|Selector14~combout  & (\CPU0|iMEM|REGS[104][6]~q ))))

	.dataa(\CPU0|cpu01_inst|Selector15~12_combout ),
	.datab(\CPU0|cpu01_inst|Selector14~combout ),
	.datac(\CPU0|iMEM|REGS[104][6]~q ),
	.datad(\CPU0|iMEM|REGS[106][6]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux1~12_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux1~12 .lut_mask = 16'hDC98;
defparam \CPU0|iMEM|Mux1~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y7_N11
dffeas \CPU0|iMEM|REGS[107][6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[107][2]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[107][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[107][6] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[107][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N10
cycloneive_lcell_comb \CPU0|iMEM|Mux1~13 (
// Equation(s):
// \CPU0|iMEM|Mux1~13_combout  = (\CPU0|cpu01_inst|Selector15~12_combout  & ((\CPU0|iMEM|Mux1~12_combout  & ((\CPU0|iMEM|REGS[107][6]~q ))) # (!\CPU0|iMEM|Mux1~12_combout  & (\CPU0|iMEM|REGS[105][6]~q )))) # (!\CPU0|cpu01_inst|Selector15~12_combout  & 
// (((\CPU0|iMEM|Mux1~12_combout ))))

	.dataa(\CPU0|cpu01_inst|Selector15~12_combout ),
	.datab(\CPU0|iMEM|REGS[105][6]~q ),
	.datac(\CPU0|iMEM|REGS[107][6]~q ),
	.datad(\CPU0|iMEM|Mux1~12_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux1~13_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux1~13 .lut_mask = 16'hF588;
defparam \CPU0|iMEM|Mux1~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y8_N9
dffeas \CPU0|iMEM|REGS[98][6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[98][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[98][7]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[98][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[98][6] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[98][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y8_N27
dffeas \CPU0|iMEM|REGS[96][6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[96][3]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[96][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[96][6] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[96][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N26
cycloneive_lcell_comb \CPU0|iMEM|Mux1~14 (
// Equation(s):
// \CPU0|iMEM|Mux1~14_combout  = (\CPU0|cpu01_inst|Selector15~12_combout  & (((\CPU0|cpu01_inst|Selector14~combout )))) # (!\CPU0|cpu01_inst|Selector15~12_combout  & ((\CPU0|cpu01_inst|Selector14~combout  & (\CPU0|iMEM|REGS[98][6]~q )) # 
// (!\CPU0|cpu01_inst|Selector14~combout  & ((\CPU0|iMEM|REGS[96][6]~q )))))

	.dataa(\CPU0|cpu01_inst|Selector15~12_combout ),
	.datab(\CPU0|iMEM|REGS[98][6]~q ),
	.datac(\CPU0|iMEM|REGS[96][6]~q ),
	.datad(\CPU0|cpu01_inst|Selector14~combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux1~14_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux1~14 .lut_mask = 16'hEE50;
defparam \CPU0|iMEM|Mux1~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y9_N9
dffeas \CPU0|iMEM|REGS[109][6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[109][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[109][0]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[109][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[109][6] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[109][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y9_N19
dffeas \CPU0|iMEM|REGS[108][6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[108][6]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[108][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[108][6] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[108][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N18
cycloneive_lcell_comb \CPU0|iMEM|Mux1~17 (
// Equation(s):
// \CPU0|iMEM|Mux1~17_combout  = (\CPU0|cpu01_inst|Selector15~12_combout  & ((\CPU0|iMEM|REGS[109][6]~q ) # ((\CPU0|cpu01_inst|Selector14~combout )))) # (!\CPU0|cpu01_inst|Selector15~12_combout  & (((\CPU0|iMEM|REGS[108][6]~q  & 
// !\CPU0|cpu01_inst|Selector14~combout ))))

	.dataa(\CPU0|cpu01_inst|Selector15~12_combout ),
	.datab(\CPU0|iMEM|REGS[109][6]~q ),
	.datac(\CPU0|iMEM|REGS[108][6]~q ),
	.datad(\CPU0|cpu01_inst|Selector14~combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux1~17_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux1~17 .lut_mask = 16'hAAD8;
defparam \CPU0|iMEM|Mux1~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y19_N9
dffeas \CPU0|iMEM|REGS[73][6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[73][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[73][0]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[73][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[73][6] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[73][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y19_N11
dffeas \CPU0|iMEM|REGS[72][6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[72][0]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[72][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[72][6] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[72][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N10
cycloneive_lcell_comb \CPU0|iMEM|Mux1~20 (
// Equation(s):
// \CPU0|iMEM|Mux1~20_combout  = (\CPU0|cpu01_inst|Selector15~12_combout  & ((\CPU0|cpu01_inst|Selector14~combout ) # ((\CPU0|iMEM|REGS[73][6]~q )))) # (!\CPU0|cpu01_inst|Selector15~12_combout  & (!\CPU0|cpu01_inst|Selector14~combout  & 
// (\CPU0|iMEM|REGS[72][6]~q )))

	.dataa(\CPU0|cpu01_inst|Selector15~12_combout ),
	.datab(\CPU0|cpu01_inst|Selector14~combout ),
	.datac(\CPU0|iMEM|REGS[72][6]~q ),
	.datad(\CPU0|iMEM|REGS[73][6]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux1~20_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux1~20 .lut_mask = 16'hBA98;
defparam \CPU0|iMEM|Mux1~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y19_N25
dffeas \CPU0|iMEM|REGS[69][6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[69][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[69][6]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[69][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[69][6] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[69][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y19_N9
dffeas \CPU0|iMEM|REGS[70][6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[70][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[70][3]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[70][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[70][6] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[70][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y19_N19
dffeas \CPU0|iMEM|REGS[68][6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[68][6]~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[68][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[68][6] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[68][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y19_N18
cycloneive_lcell_comb \CPU0|iMEM|Mux1~22 (
// Equation(s):
// \CPU0|iMEM|Mux1~22_combout  = (\CPU0|cpu01_inst|Selector14~combout  & ((\CPU0|iMEM|REGS[70][6]~q ) # ((\CPU0|cpu01_inst|Selector15~12_combout )))) # (!\CPU0|cpu01_inst|Selector14~combout  & (((\CPU0|iMEM|REGS[68][6]~q  & 
// !\CPU0|cpu01_inst|Selector15~12_combout ))))

	.dataa(\CPU0|cpu01_inst|Selector14~combout ),
	.datab(\CPU0|iMEM|REGS[70][6]~q ),
	.datac(\CPU0|iMEM|REGS[68][6]~q ),
	.datad(\CPU0|cpu01_inst|Selector15~12_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux1~22_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux1~22 .lut_mask = 16'hAAD8;
defparam \CPU0|iMEM|Mux1~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y19_N11
dffeas \CPU0|iMEM|REGS[71][6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[71][0]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[71][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[71][6] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[71][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y19_N10
cycloneive_lcell_comb \CPU0|iMEM|Mux1~23 (
// Equation(s):
// \CPU0|iMEM|Mux1~23_combout  = (\CPU0|cpu01_inst|Selector15~12_combout  & ((\CPU0|iMEM|Mux1~22_combout  & ((\CPU0|iMEM|REGS[71][6]~q ))) # (!\CPU0|iMEM|Mux1~22_combout  & (\CPU0|iMEM|REGS[69][6]~q )))) # (!\CPU0|cpu01_inst|Selector15~12_combout  & 
// (((\CPU0|iMEM|Mux1~22_combout ))))

	.dataa(\CPU0|cpu01_inst|Selector15~12_combout ),
	.datab(\CPU0|iMEM|REGS[69][6]~q ),
	.datac(\CPU0|iMEM|REGS[71][6]~q ),
	.datad(\CPU0|iMEM|Mux1~22_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux1~23_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux1~23 .lut_mask = 16'hF588;
defparam \CPU0|iMEM|Mux1~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y11_N1
dffeas \CPU0|iMEM|REGS[65][6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[65][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[65][4]~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[65][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[65][6] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[65][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y11_N3
dffeas \CPU0|iMEM|REGS[64][6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[64][2]~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[64][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[64][6] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[64][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y11_N2
cycloneive_lcell_comb \CPU0|iMEM|Mux1~24 (
// Equation(s):
// \CPU0|iMEM|Mux1~24_combout  = (\CPU0|cpu01_inst|Selector14~combout  & (\CPU0|cpu01_inst|Selector15~12_combout )) # (!\CPU0|cpu01_inst|Selector14~combout  & ((\CPU0|cpu01_inst|Selector15~12_combout  & ((\CPU0|iMEM|REGS[65][6]~q ))) # 
// (!\CPU0|cpu01_inst|Selector15~12_combout  & (\CPU0|iMEM|REGS[64][6]~q ))))

	.dataa(\CPU0|cpu01_inst|Selector14~combout ),
	.datab(\CPU0|cpu01_inst|Selector15~12_combout ),
	.datac(\CPU0|iMEM|REGS[64][6]~q ),
	.datad(\CPU0|iMEM|REGS[65][6]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux1~24_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux1~24 .lut_mask = 16'hDC98;
defparam \CPU0|iMEM|Mux1~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y7_N1
dffeas \CPU0|iMEM|REGS[77][6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[77][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[77][0]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[77][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[77][6] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[77][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y7_N9
dffeas \CPU0|iMEM|REGS[78][6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[78][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[78][0]~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[78][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[78][6] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[78][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y7_N11
dffeas \CPU0|iMEM|REGS[76][6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[76][0]~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[76][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[76][6] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[76][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N10
cycloneive_lcell_comb \CPU0|iMEM|Mux1~27 (
// Equation(s):
// \CPU0|iMEM|Mux1~27_combout  = (\CPU0|cpu01_inst|Selector15~12_combout  & (((\CPU0|cpu01_inst|Selector14~combout )))) # (!\CPU0|cpu01_inst|Selector15~12_combout  & ((\CPU0|cpu01_inst|Selector14~combout  & (\CPU0|iMEM|REGS[78][6]~q )) # 
// (!\CPU0|cpu01_inst|Selector14~combout  & ((\CPU0|iMEM|REGS[76][6]~q )))))

	.dataa(\CPU0|cpu01_inst|Selector15~12_combout ),
	.datab(\CPU0|iMEM|REGS[78][6]~q ),
	.datac(\CPU0|iMEM|REGS[76][6]~q ),
	.datad(\CPU0|cpu01_inst|Selector14~combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux1~27_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux1~27 .lut_mask = 16'hEE50;
defparam \CPU0|iMEM|Mux1~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y7_N11
dffeas \CPU0|iMEM|REGS[79][6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[79][0]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[79][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[79][6] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[79][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N10
cycloneive_lcell_comb \CPU0|iMEM|Mux1~28 (
// Equation(s):
// \CPU0|iMEM|Mux1~28_combout  = (\CPU0|cpu01_inst|Selector15~12_combout  & ((\CPU0|iMEM|Mux1~27_combout  & (\CPU0|iMEM|REGS[79][6]~q )) # (!\CPU0|iMEM|Mux1~27_combout  & ((\CPU0|iMEM|REGS[77][6]~q ))))) # (!\CPU0|cpu01_inst|Selector15~12_combout  & 
// (\CPU0|iMEM|Mux1~27_combout ))

	.dataa(\CPU0|cpu01_inst|Selector15~12_combout ),
	.datab(\CPU0|iMEM|Mux1~27_combout ),
	.datac(\CPU0|iMEM|REGS[79][6]~q ),
	.datad(\CPU0|iMEM|REGS[77][6]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux1~28_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux1~28 .lut_mask = 16'hE6C4;
defparam \CPU0|iMEM|Mux1~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y8_N25
dffeas \CPU0|iMEM|REGS[117][6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[117][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[117][2]~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[117][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[117][6] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[117][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y8_N17
dffeas \CPU0|iMEM|REGS[121][6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[121][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[121][1]~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[121][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[121][6] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[121][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y8_N19
dffeas \CPU0|iMEM|REGS[113][6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[113][6]~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[113][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[113][6] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[113][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y8_N18
cycloneive_lcell_comb \CPU0|iMEM|Mux1~31 (
// Equation(s):
// \CPU0|iMEM|Mux1~31_combout  = (\CPU0|cpu01_inst|Selector13~combout  & (\CPU0|cpu01_inst|Selector12~combout )) # (!\CPU0|cpu01_inst|Selector13~combout  & ((\CPU0|cpu01_inst|Selector12~combout  & ((\CPU0|iMEM|REGS[121][6]~q ))) # 
// (!\CPU0|cpu01_inst|Selector12~combout  & (\CPU0|iMEM|REGS[113][6]~q ))))

	.dataa(\CPU0|cpu01_inst|Selector13~combout ),
	.datab(\CPU0|cpu01_inst|Selector12~combout ),
	.datac(\CPU0|iMEM|REGS[113][6]~q ),
	.datad(\CPU0|iMEM|REGS[121][6]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux1~31_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux1~31 .lut_mask = 16'hDC98;
defparam \CPU0|iMEM|Mux1~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y8_N27
dffeas \CPU0|iMEM|REGS[125][6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[125][7]~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[125][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[125][6] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[125][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y8_N26
cycloneive_lcell_comb \CPU0|iMEM|Mux1~32 (
// Equation(s):
// \CPU0|iMEM|Mux1~32_combout  = (\CPU0|cpu01_inst|Selector13~combout  & ((\CPU0|iMEM|Mux1~31_combout  & (\CPU0|iMEM|REGS[125][6]~q )) # (!\CPU0|iMEM|Mux1~31_combout  & ((\CPU0|iMEM|REGS[117][6]~q ))))) # (!\CPU0|cpu01_inst|Selector13~combout  & 
// (\CPU0|iMEM|Mux1~31_combout ))

	.dataa(\CPU0|cpu01_inst|Selector13~combout ),
	.datab(\CPU0|iMEM|Mux1~31_combout ),
	.datac(\CPU0|iMEM|REGS[125][6]~q ),
	.datad(\CPU0|iMEM|REGS[117][6]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux1~32_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux1~32 .lut_mask = 16'hE6C4;
defparam \CPU0|iMEM|Mux1~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y13_N17
dffeas \CPU0|iMEM|REGS[118][6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[118][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[118][3]~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[118][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[118][6] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[118][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y13_N3
dffeas \CPU0|iMEM|REGS[114][6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[114][4]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[114][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[114][6] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[114][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N2
cycloneive_lcell_comb \CPU0|iMEM|Mux1~33 (
// Equation(s):
// \CPU0|iMEM|Mux1~33_combout  = (\CPU0|cpu01_inst|Selector12~combout  & (\CPU0|cpu01_inst|Selector13~combout )) # (!\CPU0|cpu01_inst|Selector12~combout  & ((\CPU0|cpu01_inst|Selector13~combout  & ((\CPU0|iMEM|REGS[118][6]~q ))) # 
// (!\CPU0|cpu01_inst|Selector13~combout  & (\CPU0|iMEM|REGS[114][6]~q ))))

	.dataa(\CPU0|cpu01_inst|Selector12~combout ),
	.datab(\CPU0|cpu01_inst|Selector13~combout ),
	.datac(\CPU0|iMEM|REGS[114][6]~q ),
	.datad(\CPU0|iMEM|REGS[118][6]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux1~33_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux1~33 .lut_mask = 16'hDC98;
defparam \CPU0|iMEM|Mux1~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y15_N9
dffeas \CPU0|iMEM|REGS[120][6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[120][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[120][1]~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[120][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[120][6] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[120][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y15_N17
dffeas \CPU0|iMEM|REGS[116][6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[116][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[116][2]~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[116][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[116][6] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[116][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y15_N11
dffeas \CPU0|iMEM|REGS[112][6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[112][0]~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[112][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[112][6] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[112][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N10
cycloneive_lcell_comb \CPU0|iMEM|Mux1~35 (
// Equation(s):
// \CPU0|iMEM|Mux1~35_combout  = (\CPU0|cpu01_inst|Selector13~combout  & ((\CPU0|cpu01_inst|Selector12~combout ) # ((\CPU0|iMEM|REGS[116][6]~q )))) # (!\CPU0|cpu01_inst|Selector13~combout  & (!\CPU0|cpu01_inst|Selector12~combout  & (\CPU0|iMEM|REGS[112][6]~q 
// )))

	.dataa(\CPU0|cpu01_inst|Selector13~combout ),
	.datab(\CPU0|cpu01_inst|Selector12~combout ),
	.datac(\CPU0|iMEM|REGS[112][6]~q ),
	.datad(\CPU0|iMEM|REGS[116][6]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux1~35_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux1~35 .lut_mask = 16'hBA98;
defparam \CPU0|iMEM|Mux1~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y15_N27
dffeas \CPU0|iMEM|REGS[124][6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[124][1]~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[124][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[124][6] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[124][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N26
cycloneive_lcell_comb \CPU0|iMEM|Mux1~36 (
// Equation(s):
// \CPU0|iMEM|Mux1~36_combout  = (\CPU0|iMEM|Mux1~35_combout  & (((\CPU0|iMEM|REGS[124][6]~q ) # (!\CPU0|cpu01_inst|Selector12~combout )))) # (!\CPU0|iMEM|Mux1~35_combout  & (\CPU0|iMEM|REGS[120][6]~q  & ((\CPU0|cpu01_inst|Selector12~combout ))))

	.dataa(\CPU0|iMEM|Mux1~35_combout ),
	.datab(\CPU0|iMEM|REGS[120][6]~q ),
	.datac(\CPU0|iMEM|REGS[124][6]~q ),
	.datad(\CPU0|cpu01_inst|Selector12~combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux1~36_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux1~36 .lut_mask = 16'hE4AA;
defparam \CPU0|iMEM|Mux1~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y9_N17
dffeas \CPU0|iMEM|REGS[38][6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[38][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[38][6]~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[38][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[38][6] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[38][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y9_N17
dffeas \CPU0|iMEM|REGS[37][6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[37][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[37][4]~71_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[37][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[37][6] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[37][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y9_N19
dffeas \CPU0|iMEM|REGS[36][6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[36][3]~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[36][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[36][6] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[36][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y9_N18
cycloneive_lcell_comb \CPU0|iMEM|Mux1~42 (
// Equation(s):
// \CPU0|iMEM|Mux1~42_combout  = (\CPU0|cpu01_inst|Selector15~12_combout  & ((\CPU0|cpu01_inst|Selector14~combout ) # ((\CPU0|iMEM|REGS[37][6]~q )))) # (!\CPU0|cpu01_inst|Selector15~12_combout  & (!\CPU0|cpu01_inst|Selector14~combout  & 
// (\CPU0|iMEM|REGS[36][6]~q )))

	.dataa(\CPU0|cpu01_inst|Selector15~12_combout ),
	.datab(\CPU0|cpu01_inst|Selector14~combout ),
	.datac(\CPU0|iMEM|REGS[36][6]~q ),
	.datad(\CPU0|iMEM|REGS[37][6]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux1~42_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux1~42 .lut_mask = 16'hBA98;
defparam \CPU0|iMEM|Mux1~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y9_N3
dffeas \CPU0|iMEM|REGS[39][6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[39][6]~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[39][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[39][6] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[39][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N2
cycloneive_lcell_comb \CPU0|iMEM|Mux1~43 (
// Equation(s):
// \CPU0|iMEM|Mux1~43_combout  = (\CPU0|cpu01_inst|Selector14~combout  & ((\CPU0|iMEM|Mux1~42_combout  & (\CPU0|iMEM|REGS[39][6]~q )) # (!\CPU0|iMEM|Mux1~42_combout  & ((\CPU0|iMEM|REGS[38][6]~q ))))) # (!\CPU0|cpu01_inst|Selector14~combout  & 
// (\CPU0|iMEM|Mux1~42_combout ))

	.dataa(\CPU0|cpu01_inst|Selector14~combout ),
	.datab(\CPU0|iMEM|Mux1~42_combout ),
	.datac(\CPU0|iMEM|REGS[39][6]~q ),
	.datad(\CPU0|iMEM|REGS[38][6]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux1~43_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux1~43 .lut_mask = 16'hE6C4;
defparam \CPU0|iMEM|Mux1~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y9_N17
dffeas \CPU0|iMEM|REGS[41][6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[41][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[41][6]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[41][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[41][6] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[41][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y13_N25
dffeas \CPU0|iMEM|REGS[42][6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[42][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[42][7]~75_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[42][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[42][6] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[42][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y13_N27
dffeas \CPU0|iMEM|REGS[40][6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[40][6]~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[40][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[40][6] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[40][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N26
cycloneive_lcell_comb \CPU0|iMEM|Mux1~44 (
// Equation(s):
// \CPU0|iMEM|Mux1~44_combout  = (\CPU0|cpu01_inst|Selector14~combout  & ((\CPU0|cpu01_inst|Selector15~12_combout ) # ((\CPU0|iMEM|REGS[42][6]~q )))) # (!\CPU0|cpu01_inst|Selector14~combout  & (!\CPU0|cpu01_inst|Selector15~12_combout  & 
// (\CPU0|iMEM|REGS[40][6]~q )))

	.dataa(\CPU0|cpu01_inst|Selector14~combout ),
	.datab(\CPU0|cpu01_inst|Selector15~12_combout ),
	.datac(\CPU0|iMEM|REGS[40][6]~q ),
	.datad(\CPU0|iMEM|REGS[42][6]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux1~44_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux1~44 .lut_mask = 16'hBA98;
defparam \CPU0|iMEM|Mux1~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y9_N3
dffeas \CPU0|iMEM|REGS[43][6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[43][4]~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[43][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[43][6] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[43][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N2
cycloneive_lcell_comb \CPU0|iMEM|Mux1~45 (
// Equation(s):
// \CPU0|iMEM|Mux1~45_combout  = (\CPU0|iMEM|Mux1~44_combout  & (((\CPU0|iMEM|REGS[43][6]~q )) # (!\CPU0|cpu01_inst|Selector15~12_combout ))) # (!\CPU0|iMEM|Mux1~44_combout  & (\CPU0|cpu01_inst|Selector15~12_combout  & ((\CPU0|iMEM|REGS[41][6]~q ))))

	.dataa(\CPU0|iMEM|Mux1~44_combout ),
	.datab(\CPU0|cpu01_inst|Selector15~12_combout ),
	.datac(\CPU0|iMEM|REGS[43][6]~q ),
	.datad(\CPU0|iMEM|REGS[41][6]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux1~45_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux1~45 .lut_mask = 16'hE6A2;
defparam \CPU0|iMEM|Mux1~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y9_N17
dffeas \CPU0|iMEM|REGS[33][6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[33][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[33][1]~78_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[33][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[33][6] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[33][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y9_N17
dffeas \CPU0|iMEM|REGS[34][6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[34][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[34][4]~79_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[34][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[34][6] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[34][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y9_N27
dffeas \CPU0|iMEM|REGS[32][6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[32][4]~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[32][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[32][6] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[32][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y9_N26
cycloneive_lcell_comb \CPU0|iMEM|Mux1~46 (
// Equation(s):
// \CPU0|iMEM|Mux1~46_combout  = (\CPU0|cpu01_inst|Selector14~combout  & ((\CPU0|cpu01_inst|Selector15~12_combout ) # ((\CPU0|iMEM|REGS[34][6]~q )))) # (!\CPU0|cpu01_inst|Selector14~combout  & (!\CPU0|cpu01_inst|Selector15~12_combout  & 
// (\CPU0|iMEM|REGS[32][6]~q )))

	.dataa(\CPU0|cpu01_inst|Selector14~combout ),
	.datab(\CPU0|cpu01_inst|Selector15~12_combout ),
	.datac(\CPU0|iMEM|REGS[32][6]~q ),
	.datad(\CPU0|iMEM|REGS[34][6]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux1~46_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux1~46 .lut_mask = 16'hBA98;
defparam \CPU0|iMEM|Mux1~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y9_N27
dffeas \CPU0|iMEM|REGS[35][6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[35][3]~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[35][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[35][6] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[35][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y9_N26
cycloneive_lcell_comb \CPU0|iMEM|Mux1~47 (
// Equation(s):
// \CPU0|iMEM|Mux1~47_combout  = (\CPU0|iMEM|Mux1~46_combout  & (((\CPU0|iMEM|REGS[35][6]~q )) # (!\CPU0|cpu01_inst|Selector15~12_combout ))) # (!\CPU0|iMEM|Mux1~46_combout  & (\CPU0|cpu01_inst|Selector15~12_combout  & ((\CPU0|iMEM|REGS[33][6]~q ))))

	.dataa(\CPU0|iMEM|Mux1~46_combout ),
	.datab(\CPU0|cpu01_inst|Selector15~12_combout ),
	.datac(\CPU0|iMEM|REGS[35][6]~q ),
	.datad(\CPU0|iMEM|REGS[33][6]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux1~47_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux1~47 .lut_mask = 16'hE6A2;
defparam \CPU0|iMEM|Mux1~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N24
cycloneive_lcell_comb \CPU0|iMEM|Mux1~48 (
// Equation(s):
// \CPU0|iMEM|Mux1~48_combout  = (\CPU0|cpu01_inst|Selector13~combout  & (\CPU0|cpu01_inst|Selector12~combout )) # (!\CPU0|cpu01_inst|Selector13~combout  & ((\CPU0|cpu01_inst|Selector12~combout  & ((\CPU0|iMEM|Mux1~45_combout ))) # 
// (!\CPU0|cpu01_inst|Selector12~combout  & (\CPU0|iMEM|Mux1~47_combout ))))

	.dataa(\CPU0|cpu01_inst|Selector13~combout ),
	.datab(\CPU0|cpu01_inst|Selector12~combout ),
	.datac(\CPU0|iMEM|Mux1~47_combout ),
	.datad(\CPU0|iMEM|Mux1~45_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux1~48_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux1~48 .lut_mask = 16'hDC98;
defparam \CPU0|iMEM|Mux1~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y11_N1
dffeas \CPU0|iMEM|REGS[46][6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[46][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[46][4]~82_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[46][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[46][6] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[46][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y11_N1
dffeas \CPU0|iMEM|REGS[45][6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[45][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[45][4]~83_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[45][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[45][6] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[45][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y11_N19
dffeas \CPU0|iMEM|REGS[44][6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[44][6]~84_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[44][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[44][6] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[44][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y11_N18
cycloneive_lcell_comb \CPU0|iMEM|Mux1~49 (
// Equation(s):
// \CPU0|iMEM|Mux1~49_combout  = (\CPU0|cpu01_inst|Selector15~12_combout  & ((\CPU0|cpu01_inst|Selector14~combout ) # ((\CPU0|iMEM|REGS[45][6]~q )))) # (!\CPU0|cpu01_inst|Selector15~12_combout  & (!\CPU0|cpu01_inst|Selector14~combout  & 
// (\CPU0|iMEM|REGS[44][6]~q )))

	.dataa(\CPU0|cpu01_inst|Selector15~12_combout ),
	.datab(\CPU0|cpu01_inst|Selector14~combout ),
	.datac(\CPU0|iMEM|REGS[44][6]~q ),
	.datad(\CPU0|iMEM|REGS[45][6]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux1~49_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux1~49 .lut_mask = 16'hBA98;
defparam \CPU0|iMEM|Mux1~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y11_N3
dffeas \CPU0|iMEM|REGS[47][6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[47][0]~85_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[47][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[47][6] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[47][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N2
cycloneive_lcell_comb \CPU0|iMEM|Mux1~50 (
// Equation(s):
// \CPU0|iMEM|Mux1~50_combout  = (\CPU0|cpu01_inst|Selector14~combout  & ((\CPU0|iMEM|Mux1~49_combout  & (\CPU0|iMEM|REGS[47][6]~q )) # (!\CPU0|iMEM|Mux1~49_combout  & ((\CPU0|iMEM|REGS[46][6]~q ))))) # (!\CPU0|cpu01_inst|Selector14~combout  & 
// (\CPU0|iMEM|Mux1~49_combout ))

	.dataa(\CPU0|cpu01_inst|Selector14~combout ),
	.datab(\CPU0|iMEM|Mux1~49_combout ),
	.datac(\CPU0|iMEM|REGS[47][6]~q ),
	.datad(\CPU0|iMEM|REGS[46][6]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux1~50_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux1~50 .lut_mask = 16'hE6C4;
defparam \CPU0|iMEM|Mux1~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N2
cycloneive_lcell_comb \CPU0|iMEM|Mux1~51 (
// Equation(s):
// \CPU0|iMEM|Mux1~51_combout  = (\CPU0|cpu01_inst|Selector13~combout  & ((\CPU0|iMEM|Mux1~48_combout  & ((\CPU0|iMEM|Mux1~50_combout ))) # (!\CPU0|iMEM|Mux1~48_combout  & (\CPU0|iMEM|Mux1~43_combout )))) # (!\CPU0|cpu01_inst|Selector13~combout  & 
// (\CPU0|iMEM|Mux1~48_combout ))

	.dataa(\CPU0|cpu01_inst|Selector13~combout ),
	.datab(\CPU0|iMEM|Mux1~48_combout ),
	.datac(\CPU0|iMEM|Mux1~43_combout ),
	.datad(\CPU0|iMEM|Mux1~50_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux1~51_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux1~51 .lut_mask = 16'hEC64;
defparam \CPU0|iMEM|Mux1~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y14_N7
dffeas \CPU0|iMEM|REGS[22][6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[22][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[22][4]~87_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[22][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[22][6] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[22][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y14_N9
dffeas \CPU0|iMEM|REGS[26][6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[26][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[26][0]~88_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[26][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[26][6] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[26][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y14_N11
dffeas \CPU0|iMEM|REGS[18][6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[18][7]~89_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[18][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[18][6] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[18][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N10
cycloneive_lcell_comb \CPU0|iMEM|Mux1~52 (
// Equation(s):
// \CPU0|iMEM|Mux1~52_combout  = (\CPU0|cpu01_inst|Selector12~combout  & ((\CPU0|iMEM|REGS[26][6]~q ) # ((\CPU0|cpu01_inst|Selector13~combout )))) # (!\CPU0|cpu01_inst|Selector12~combout  & (((\CPU0|iMEM|REGS[18][6]~q  & !\CPU0|cpu01_inst|Selector13~combout 
// ))))

	.dataa(\CPU0|cpu01_inst|Selector12~combout ),
	.datab(\CPU0|iMEM|REGS[26][6]~q ),
	.datac(\CPU0|iMEM|REGS[18][6]~q ),
	.datad(\CPU0|cpu01_inst|Selector13~combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux1~52_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux1~52 .lut_mask = 16'hAAD8;
defparam \CPU0|iMEM|Mux1~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y14_N25
dffeas \CPU0|iMEM|REGS[30][6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[30][4]~90_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[30][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[30][6] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[30][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N24
cycloneive_lcell_comb \CPU0|iMEM|Mux1~53 (
// Equation(s):
// \CPU0|iMEM|Mux1~53_combout  = (\CPU0|cpu01_inst|Selector13~combout  & ((\CPU0|iMEM|Mux1~52_combout  & ((\CPU0|iMEM|REGS[30][6]~q ))) # (!\CPU0|iMEM|Mux1~52_combout  & (\CPU0|iMEM|REGS[22][6]~q )))) # (!\CPU0|cpu01_inst|Selector13~combout  & 
// (((\CPU0|iMEM|Mux1~52_combout ))))

	.dataa(\CPU0|iMEM|REGS[22][6]~q ),
	.datab(\CPU0|cpu01_inst|Selector13~combout ),
	.datac(\CPU0|iMEM|REGS[30][6]~q ),
	.datad(\CPU0|iMEM|Mux1~52_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux1~53_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux1~53 .lut_mask = 16'hF388;
defparam \CPU0|iMEM|Mux1~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y17_N9
dffeas \CPU0|iMEM|REGS[25][6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[25][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[25][2]~91_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[25][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[25][6] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[25][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y17_N1
dffeas \CPU0|iMEM|REGS[21][6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[21][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[21][1]~92_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[21][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[21][6] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[21][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y17_N27
dffeas \CPU0|iMEM|REGS[17][6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[17][2]~93_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[17][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[17][6] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[17][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N26
cycloneive_lcell_comb \CPU0|iMEM|Mux1~54 (
// Equation(s):
// \CPU0|iMEM|Mux1~54_combout  = (\CPU0|cpu01_inst|Selector13~combout  & ((\CPU0|cpu01_inst|Selector12~combout ) # ((\CPU0|iMEM|REGS[21][6]~q )))) # (!\CPU0|cpu01_inst|Selector13~combout  & (!\CPU0|cpu01_inst|Selector12~combout  & (\CPU0|iMEM|REGS[17][6]~q 
// )))

	.dataa(\CPU0|cpu01_inst|Selector13~combout ),
	.datab(\CPU0|cpu01_inst|Selector12~combout ),
	.datac(\CPU0|iMEM|REGS[17][6]~q ),
	.datad(\CPU0|iMEM|REGS[21][6]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux1~54_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux1~54 .lut_mask = 16'hBA98;
defparam \CPU0|iMEM|Mux1~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y17_N3
dffeas \CPU0|iMEM|REGS[29][6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[29][4]~94_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[29][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[29][6] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[29][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N2
cycloneive_lcell_comb \CPU0|iMEM|Mux1~55 (
// Equation(s):
// \CPU0|iMEM|Mux1~55_combout  = (\CPU0|iMEM|Mux1~54_combout  & (((\CPU0|iMEM|REGS[29][6]~q ) # (!\CPU0|cpu01_inst|Selector12~combout )))) # (!\CPU0|iMEM|Mux1~54_combout  & (\CPU0|iMEM|REGS[25][6]~q  & ((\CPU0|cpu01_inst|Selector12~combout ))))

	.dataa(\CPU0|iMEM|Mux1~54_combout ),
	.datab(\CPU0|iMEM|REGS[25][6]~q ),
	.datac(\CPU0|iMEM|REGS[29][6]~q ),
	.datad(\CPU0|cpu01_inst|Selector12~combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux1~55_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux1~55 .lut_mask = 16'hE4AA;
defparam \CPU0|iMEM|Mux1~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y8_N25
dffeas \CPU0|iMEM|REGS[20][6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[20][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[20][4]~95_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[20][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[20][6] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[20][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y8_N17
dffeas \CPU0|iMEM|REGS[24][6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[24][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[24][0]~96_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[24][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[24][6] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[24][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y8_N27
dffeas \CPU0|iMEM|REGS[16][6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[16][2]~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[16][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[16][6] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[16][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N26
cycloneive_lcell_comb \CPU0|iMEM|Mux1~56 (
// Equation(s):
// \CPU0|iMEM|Mux1~56_combout  = (\CPU0|cpu01_inst|Selector12~combout  & ((\CPU0|cpu01_inst|Selector13~combout ) # ((\CPU0|iMEM|REGS[24][6]~q )))) # (!\CPU0|cpu01_inst|Selector12~combout  & (!\CPU0|cpu01_inst|Selector13~combout  & (\CPU0|iMEM|REGS[16][6]~q 
// )))

	.dataa(\CPU0|cpu01_inst|Selector12~combout ),
	.datab(\CPU0|cpu01_inst|Selector13~combout ),
	.datac(\CPU0|iMEM|REGS[16][6]~q ),
	.datad(\CPU0|iMEM|REGS[24][6]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux1~56_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux1~56 .lut_mask = 16'hBA98;
defparam \CPU0|iMEM|Mux1~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y8_N3
dffeas \CPU0|iMEM|REGS[28][6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[28][0]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[28][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[28][6] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[28][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N2
cycloneive_lcell_comb \CPU0|iMEM|Mux1~57 (
// Equation(s):
// \CPU0|iMEM|Mux1~57_combout  = (\CPU0|iMEM|Mux1~56_combout  & (((\CPU0|iMEM|REGS[28][6]~q )) # (!\CPU0|cpu01_inst|Selector13~combout ))) # (!\CPU0|iMEM|Mux1~56_combout  & (\CPU0|cpu01_inst|Selector13~combout  & ((\CPU0|iMEM|REGS[20][6]~q ))))

	.dataa(\CPU0|iMEM|Mux1~56_combout ),
	.datab(\CPU0|cpu01_inst|Selector13~combout ),
	.datac(\CPU0|iMEM|REGS[28][6]~q ),
	.datad(\CPU0|iMEM|REGS[20][6]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux1~57_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux1~57 .lut_mask = 16'hE6A2;
defparam \CPU0|iMEM|Mux1~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N16
cycloneive_lcell_comb \CPU0|iMEM|Mux1~58 (
// Equation(s):
// \CPU0|iMEM|Mux1~58_combout  = (\CPU0|cpu01_inst|Selector15~12_combout  & (((\CPU0|iMEM|Mux1~55_combout ) # (\CPU0|cpu01_inst|Selector14~combout )))) # (!\CPU0|cpu01_inst|Selector15~12_combout  & (\CPU0|iMEM|Mux1~57_combout  & 
// ((!\CPU0|cpu01_inst|Selector14~combout ))))

	.dataa(\CPU0|iMEM|Mux1~57_combout ),
	.datab(\CPU0|cpu01_inst|Selector15~12_combout ),
	.datac(\CPU0|iMEM|Mux1~55_combout ),
	.datad(\CPU0|cpu01_inst|Selector14~combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux1~58_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux1~58 .lut_mask = 16'hCCE2;
defparam \CPU0|iMEM|Mux1~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y18_N9
dffeas \CPU0|iMEM|REGS[27][6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[27][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[27][7]~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[27][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[27][6] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[27][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y18_N17
dffeas \CPU0|iMEM|REGS[23][6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[23][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[23][4]~100_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[23][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[23][6] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[23][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y18_N19
dffeas \CPU0|iMEM|REGS[19][6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[19][2]~101_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[19][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[19][6] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[19][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N18
cycloneive_lcell_comb \CPU0|iMEM|Mux1~59 (
// Equation(s):
// \CPU0|iMEM|Mux1~59_combout  = (\CPU0|cpu01_inst|Selector13~combout  & ((\CPU0|cpu01_inst|Selector12~combout ) # ((\CPU0|iMEM|REGS[23][6]~q )))) # (!\CPU0|cpu01_inst|Selector13~combout  & (!\CPU0|cpu01_inst|Selector12~combout  & (\CPU0|iMEM|REGS[19][6]~q 
// )))

	.dataa(\CPU0|cpu01_inst|Selector13~combout ),
	.datab(\CPU0|cpu01_inst|Selector12~combout ),
	.datac(\CPU0|iMEM|REGS[19][6]~q ),
	.datad(\CPU0|iMEM|REGS[23][6]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux1~59_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux1~59 .lut_mask = 16'hBA98;
defparam \CPU0|iMEM|Mux1~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y18_N19
dffeas \CPU0|iMEM|REGS[31][6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[31][2]~102_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[31][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[31][6] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[31][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N18
cycloneive_lcell_comb \CPU0|iMEM|Mux1~60 (
// Equation(s):
// \CPU0|iMEM|Mux1~60_combout  = (\CPU0|cpu01_inst|Selector12~combout  & ((\CPU0|iMEM|Mux1~59_combout  & ((\CPU0|iMEM|REGS[31][6]~q ))) # (!\CPU0|iMEM|Mux1~59_combout  & (\CPU0|iMEM|REGS[27][6]~q )))) # (!\CPU0|cpu01_inst|Selector12~combout  & 
// (((\CPU0|iMEM|Mux1~59_combout ))))

	.dataa(\CPU0|cpu01_inst|Selector12~combout ),
	.datab(\CPU0|iMEM|REGS[27][6]~q ),
	.datac(\CPU0|iMEM|REGS[31][6]~q ),
	.datad(\CPU0|iMEM|Mux1~59_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux1~60_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux1~60 .lut_mask = 16'hF588;
defparam \CPU0|iMEM|Mux1~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N26
cycloneive_lcell_comb \CPU0|iMEM|Mux1~61 (
// Equation(s):
// \CPU0|iMEM|Mux1~61_combout  = (\CPU0|cpu01_inst|Selector14~combout  & ((\CPU0|iMEM|Mux1~58_combout  & ((\CPU0|iMEM|Mux1~60_combout ))) # (!\CPU0|iMEM|Mux1~58_combout  & (\CPU0|iMEM|Mux1~53_combout )))) # (!\CPU0|cpu01_inst|Selector14~combout  & 
// (((\CPU0|iMEM|Mux1~58_combout ))))

	.dataa(\CPU0|iMEM|Mux1~53_combout ),
	.datab(\CPU0|iMEM|Mux1~60_combout ),
	.datac(\CPU0|cpu01_inst|Selector14~combout ),
	.datad(\CPU0|iMEM|Mux1~58_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux1~61_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux1~61 .lut_mask = 16'hCFA0;
defparam \CPU0|iMEM|Mux1~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y18_N13
dffeas \CPU0|iMEM|REGS[10][6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[10][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[10][7]~104_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[10][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[10][6] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[10][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y18_N17
dffeas \CPU0|iMEM|REGS[9][6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[9][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[9][1]~105_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[9][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[9][6] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[9][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y18_N3
dffeas \CPU0|iMEM|REGS[8][6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[8][4]~106_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[8][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[8][6] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[8][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y18_N2
cycloneive_lcell_comb \CPU0|iMEM|Mux1~62 (
// Equation(s):
// \CPU0|iMEM|Mux1~62_combout  = (\CPU0|cpu01_inst|Selector15~12_combout  & ((\CPU0|cpu01_inst|Selector14~combout ) # ((\CPU0|iMEM|REGS[9][6]~q )))) # (!\CPU0|cpu01_inst|Selector15~12_combout  & (!\CPU0|cpu01_inst|Selector14~combout  & 
// (\CPU0|iMEM|REGS[8][6]~q )))

	.dataa(\CPU0|cpu01_inst|Selector15~12_combout ),
	.datab(\CPU0|cpu01_inst|Selector14~combout ),
	.datac(\CPU0|iMEM|REGS[8][6]~q ),
	.datad(\CPU0|iMEM|REGS[9][6]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux1~62_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux1~62 .lut_mask = 16'hBA98;
defparam \CPU0|iMEM|Mux1~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y18_N31
dffeas \CPU0|iMEM|REGS[11][6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[11][7]~107_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[11][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[11][6] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[11][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y18_N30
cycloneive_lcell_comb \CPU0|iMEM|Mux1~63 (
// Equation(s):
// \CPU0|iMEM|Mux1~63_combout  = (\CPU0|cpu01_inst|Selector14~combout  & ((\CPU0|iMEM|Mux1~62_combout  & ((\CPU0|iMEM|REGS[11][6]~q ))) # (!\CPU0|iMEM|Mux1~62_combout  & (\CPU0|iMEM|REGS[10][6]~q )))) # (!\CPU0|cpu01_inst|Selector14~combout  & 
// (((\CPU0|iMEM|Mux1~62_combout ))))

	.dataa(\CPU0|iMEM|REGS[10][6]~q ),
	.datab(\CPU0|cpu01_inst|Selector14~combout ),
	.datac(\CPU0|iMEM|REGS[11][6]~q ),
	.datad(\CPU0|iMEM|Mux1~62_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux1~63_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux1~63 .lut_mask = 16'hF388;
defparam \CPU0|iMEM|Mux1~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y10_N1
dffeas \CPU0|iMEM|REGS[5][6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[5][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[5][0]~108_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[5][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[5][6] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[5][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y10_N17
dffeas \CPU0|iMEM|REGS[6][6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[6][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[6][4]~109_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[6][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[6][6] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[6][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y10_N3
dffeas \CPU0|iMEM|REGS[4][6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[4][5]~110_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[4][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[4][6] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[4][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N2
cycloneive_lcell_comb \CPU0|iMEM|Mux1~64 (
// Equation(s):
// \CPU0|iMEM|Mux1~64_combout  = (\CPU0|cpu01_inst|Selector14~combout  & ((\CPU0|cpu01_inst|Selector15~12_combout ) # ((\CPU0|iMEM|REGS[6][6]~q )))) # (!\CPU0|cpu01_inst|Selector14~combout  & (!\CPU0|cpu01_inst|Selector15~12_combout  & 
// (\CPU0|iMEM|REGS[4][6]~q )))

	.dataa(\CPU0|cpu01_inst|Selector14~combout ),
	.datab(\CPU0|cpu01_inst|Selector15~12_combout ),
	.datac(\CPU0|iMEM|REGS[4][6]~q ),
	.datad(\CPU0|iMEM|REGS[6][6]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux1~64_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux1~64 .lut_mask = 16'hBA98;
defparam \CPU0|iMEM|Mux1~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y10_N27
dffeas \CPU0|iMEM|REGS[7][6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[7][5]~111_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[7][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[7][6] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[7][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N26
cycloneive_lcell_comb \CPU0|iMEM|Mux1~65 (
// Equation(s):
// \CPU0|iMEM|Mux1~65_combout  = (\CPU0|iMEM|Mux1~64_combout  & (((\CPU0|iMEM|REGS[7][6]~q )) # (!\CPU0|cpu01_inst|Selector15~12_combout ))) # (!\CPU0|iMEM|Mux1~64_combout  & (\CPU0|cpu01_inst|Selector15~12_combout  & ((\CPU0|iMEM|REGS[5][6]~q ))))

	.dataa(\CPU0|iMEM|Mux1~64_combout ),
	.datab(\CPU0|cpu01_inst|Selector15~12_combout ),
	.datac(\CPU0|iMEM|REGS[7][6]~q ),
	.datad(\CPU0|iMEM|REGS[5][6]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux1~65_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux1~65 .lut_mask = 16'hE6A2;
defparam \CPU0|iMEM|Mux1~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y19_N1
dffeas \CPU0|iMEM|REGS[2][6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[2][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[2][5]~112_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[2][6] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[2][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y19_N25
dffeas \CPU0|iMEM|REGS[1][6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[1][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[1][6]~113_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[1][6] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[1][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y19_N3
dffeas \CPU0|iMEM|REGS[0][6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[0][3]~114_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[0][6] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[0][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y19_N2
cycloneive_lcell_comb \CPU0|iMEM|Mux1~66 (
// Equation(s):
// \CPU0|iMEM|Mux1~66_combout  = (\CPU0|cpu01_inst|Selector14~combout  & (\CPU0|cpu01_inst|Selector15~12_combout )) # (!\CPU0|cpu01_inst|Selector14~combout  & ((\CPU0|cpu01_inst|Selector15~12_combout  & ((\CPU0|iMEM|REGS[1][6]~q ))) # 
// (!\CPU0|cpu01_inst|Selector15~12_combout  & (\CPU0|iMEM|REGS[0][6]~q ))))

	.dataa(\CPU0|cpu01_inst|Selector14~combout ),
	.datab(\CPU0|cpu01_inst|Selector15~12_combout ),
	.datac(\CPU0|iMEM|REGS[0][6]~q ),
	.datad(\CPU0|iMEM|REGS[1][6]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux1~66_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux1~66 .lut_mask = 16'hDC98;
defparam \CPU0|iMEM|Mux1~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y19_N11
dffeas \CPU0|iMEM|REGS[3][6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[3][2]~115_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[3][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[3][6] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[3][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y19_N10
cycloneive_lcell_comb \CPU0|iMEM|Mux1~67 (
// Equation(s):
// \CPU0|iMEM|Mux1~67_combout  = (\CPU0|cpu01_inst|Selector14~combout  & ((\CPU0|iMEM|Mux1~66_combout  & ((\CPU0|iMEM|REGS[3][6]~q ))) # (!\CPU0|iMEM|Mux1~66_combout  & (\CPU0|iMEM|REGS[2][6]~q )))) # (!\CPU0|cpu01_inst|Selector14~combout  & 
// (((\CPU0|iMEM|Mux1~66_combout ))))

	.dataa(\CPU0|cpu01_inst|Selector14~combout ),
	.datab(\CPU0|iMEM|REGS[2][6]~q ),
	.datac(\CPU0|iMEM|REGS[3][6]~q ),
	.datad(\CPU0|iMEM|Mux1~66_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux1~67_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux1~67 .lut_mask = 16'hF588;
defparam \CPU0|iMEM|Mux1~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N18
cycloneive_lcell_comb \CPU0|iMEM|Mux1~68 (
// Equation(s):
// \CPU0|iMEM|Mux1~68_combout  = (\CPU0|cpu01_inst|Selector13~combout  & ((\CPU0|cpu01_inst|Selector12~combout ) # ((\CPU0|iMEM|Mux1~65_combout )))) # (!\CPU0|cpu01_inst|Selector13~combout  & (!\CPU0|cpu01_inst|Selector12~combout  & 
// ((\CPU0|iMEM|Mux1~67_combout ))))

	.dataa(\CPU0|cpu01_inst|Selector13~combout ),
	.datab(\CPU0|cpu01_inst|Selector12~combout ),
	.datac(\CPU0|iMEM|Mux1~65_combout ),
	.datad(\CPU0|iMEM|Mux1~67_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux1~68_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux1~68 .lut_mask = 16'hB9A8;
defparam \CPU0|iMEM|Mux1~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y18_N9
dffeas \CPU0|iMEM|REGS[13][6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[13][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[13][2]~116_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[13][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[13][6] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[13][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y18_N9
dffeas \CPU0|iMEM|REGS[14][6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[14][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[14][2]~117_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[14][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[14][6] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[14][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y18_N3
dffeas \CPU0|iMEM|REGS[12][6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[12][4]~118_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[12][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[12][6] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[12][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N2
cycloneive_lcell_comb \CPU0|iMEM|Mux1~69 (
// Equation(s):
// \CPU0|iMEM|Mux1~69_combout  = (\CPU0|cpu01_inst|Selector15~12_combout  & (((\CPU0|cpu01_inst|Selector14~combout )))) # (!\CPU0|cpu01_inst|Selector15~12_combout  & ((\CPU0|cpu01_inst|Selector14~combout  & (\CPU0|iMEM|REGS[14][6]~q )) # 
// (!\CPU0|cpu01_inst|Selector14~combout  & ((\CPU0|iMEM|REGS[12][6]~q )))))

	.dataa(\CPU0|cpu01_inst|Selector15~12_combout ),
	.datab(\CPU0|iMEM|REGS[14][6]~q ),
	.datac(\CPU0|iMEM|REGS[12][6]~q ),
	.datad(\CPU0|cpu01_inst|Selector14~combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux1~69_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux1~69 .lut_mask = 16'hEE50;
defparam \CPU0|iMEM|Mux1~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y18_N27
dffeas \CPU0|iMEM|REGS[15][6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[15][3]~119_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[15][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[15][6] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[15][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N26
cycloneive_lcell_comb \CPU0|iMEM|Mux1~70 (
// Equation(s):
// \CPU0|iMEM|Mux1~70_combout  = (\CPU0|cpu01_inst|Selector15~12_combout  & ((\CPU0|iMEM|Mux1~69_combout  & ((\CPU0|iMEM|REGS[15][6]~q ))) # (!\CPU0|iMEM|Mux1~69_combout  & (\CPU0|iMEM|REGS[13][6]~q )))) # (!\CPU0|cpu01_inst|Selector15~12_combout  & 
// (((\CPU0|iMEM|Mux1~69_combout ))))

	.dataa(\CPU0|cpu01_inst|Selector15~12_combout ),
	.datab(\CPU0|iMEM|REGS[13][6]~q ),
	.datac(\CPU0|iMEM|REGS[15][6]~q ),
	.datad(\CPU0|iMEM|Mux1~69_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux1~70_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux1~70 .lut_mask = 16'hF588;
defparam \CPU0|iMEM|Mux1~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N4
cycloneive_lcell_comb \CPU0|iMEM|Mux1~71 (
// Equation(s):
// \CPU0|iMEM|Mux1~71_combout  = (\CPU0|iMEM|Mux1~68_combout  & ((\CPU0|iMEM|Mux1~70_combout ) # ((!\CPU0|cpu01_inst|Selector12~combout )))) # (!\CPU0|iMEM|Mux1~68_combout  & (((\CPU0|cpu01_inst|Selector12~combout  & \CPU0|iMEM|Mux1~63_combout ))))

	.dataa(\CPU0|iMEM|Mux1~70_combout ),
	.datab(\CPU0|iMEM|Mux1~68_combout ),
	.datac(\CPU0|cpu01_inst|Selector12~combout ),
	.datad(\CPU0|iMEM|Mux1~63_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux1~71_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux1~71 .lut_mask = 16'hBC8C;
defparam \CPU0|iMEM|Mux1~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N12
cycloneive_lcell_comb \CPU0|iMEM|Mux1~72 (
// Equation(s):
// \CPU0|iMEM|Mux1~72_combout  = (\arbiter_inst|system_address[4]~3_combout  & (((\arbiter_inst|system_address[5]~2_combout ) # (\CPU0|iMEM|Mux1~61_combout )))) # (!\arbiter_inst|system_address[4]~3_combout  & (\CPU0|iMEM|Mux1~71_combout  & 
// (!\arbiter_inst|system_address[5]~2_combout )))

	.dataa(\arbiter_inst|system_address[4]~3_combout ),
	.datab(\CPU0|iMEM|Mux1~71_combout ),
	.datac(\arbiter_inst|system_address[5]~2_combout ),
	.datad(\CPU0|iMEM|Mux1~61_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux1~72_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux1~72 .lut_mask = 16'hAEA4;
defparam \CPU0|iMEM|Mux1~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y17_N1
dffeas \CPU0|iMEM|REGS[53][6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[53][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[53][0]~121_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[53][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[53][6] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[53][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y18_N17
dffeas \CPU0|iMEM|REGS[57][6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[57][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[57][1]~122_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[57][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[57][6] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[57][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y18_N27
dffeas \CPU0|iMEM|REGS[49][6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[49][3]~123_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[49][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[49][6] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[49][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N26
cycloneive_lcell_comb \CPU0|iMEM|Mux1~73 (
// Equation(s):
// \CPU0|iMEM|Mux1~73_combout  = (\CPU0|cpu01_inst|Selector13~combout  & (((\CPU0|cpu01_inst|Selector12~combout )))) # (!\CPU0|cpu01_inst|Selector13~combout  & ((\CPU0|cpu01_inst|Selector12~combout  & (\CPU0|iMEM|REGS[57][6]~q )) # 
// (!\CPU0|cpu01_inst|Selector12~combout  & ((\CPU0|iMEM|REGS[49][6]~q )))))

	.dataa(\CPU0|cpu01_inst|Selector13~combout ),
	.datab(\CPU0|iMEM|REGS[57][6]~q ),
	.datac(\CPU0|iMEM|REGS[49][6]~q ),
	.datad(\CPU0|cpu01_inst|Selector12~combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux1~73_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux1~73 .lut_mask = 16'hEE50;
defparam \CPU0|iMEM|Mux1~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y17_N19
dffeas \CPU0|iMEM|REGS[61][6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[61][3]~124_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[61][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[61][6] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[61][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N18
cycloneive_lcell_comb \CPU0|iMEM|Mux1~74 (
// Equation(s):
// \CPU0|iMEM|Mux1~74_combout  = (\CPU0|iMEM|Mux1~73_combout  & (((\CPU0|iMEM|REGS[61][6]~q )) # (!\CPU0|cpu01_inst|Selector13~combout ))) # (!\CPU0|iMEM|Mux1~73_combout  & (\CPU0|cpu01_inst|Selector13~combout  & ((\CPU0|iMEM|REGS[53][6]~q ))))

	.dataa(\CPU0|iMEM|Mux1~73_combout ),
	.datab(\CPU0|cpu01_inst|Selector13~combout ),
	.datac(\CPU0|iMEM|REGS[61][6]~q ),
	.datad(\CPU0|iMEM|REGS[53][6]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux1~74_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux1~74 .lut_mask = 16'hE6A2;
defparam \CPU0|iMEM|Mux1~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y17_N17
dffeas \CPU0|iMEM|REGS[58][6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[58][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[58][0]~125_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[58][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[58][6] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[58][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y17_N1
dffeas \CPU0|iMEM|REGS[54][6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[54][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[54][0]~126_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[54][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[54][6] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[54][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y17_N19
dffeas \CPU0|iMEM|REGS[50][6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[50][1]~127_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[50][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[50][6] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[50][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y17_N18
cycloneive_lcell_comb \CPU0|iMEM|Mux1~75 (
// Equation(s):
// \CPU0|iMEM|Mux1~75_combout  = (\CPU0|cpu01_inst|Selector12~combout  & (\CPU0|cpu01_inst|Selector13~combout )) # (!\CPU0|cpu01_inst|Selector12~combout  & ((\CPU0|cpu01_inst|Selector13~combout  & ((\CPU0|iMEM|REGS[54][6]~q ))) # 
// (!\CPU0|cpu01_inst|Selector13~combout  & (\CPU0|iMEM|REGS[50][6]~q ))))

	.dataa(\CPU0|cpu01_inst|Selector12~combout ),
	.datab(\CPU0|cpu01_inst|Selector13~combout ),
	.datac(\CPU0|iMEM|REGS[50][6]~q ),
	.datad(\CPU0|iMEM|REGS[54][6]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux1~75_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux1~75 .lut_mask = 16'hDC98;
defparam \CPU0|iMEM|Mux1~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y17_N19
dffeas \CPU0|iMEM|REGS[62][6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[62][7]~128_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[62][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[62][6] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[62][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y17_N18
cycloneive_lcell_comb \CPU0|iMEM|Mux1~76 (
// Equation(s):
// \CPU0|iMEM|Mux1~76_combout  = (\CPU0|cpu01_inst|Selector12~combout  & ((\CPU0|iMEM|Mux1~75_combout  & ((\CPU0|iMEM|REGS[62][6]~q ))) # (!\CPU0|iMEM|Mux1~75_combout  & (\CPU0|iMEM|REGS[58][6]~q )))) # (!\CPU0|cpu01_inst|Selector12~combout  & 
// (((\CPU0|iMEM|Mux1~75_combout ))))

	.dataa(\CPU0|cpu01_inst|Selector12~combout ),
	.datab(\CPU0|iMEM|REGS[58][6]~q ),
	.datac(\CPU0|iMEM|REGS[62][6]~q ),
	.datad(\CPU0|iMEM|Mux1~75_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux1~76_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux1~76 .lut_mask = 16'hF588;
defparam \CPU0|iMEM|Mux1~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y17_N9
dffeas \CPU0|iMEM|REGS[56][6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[56][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[56][7]~129_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[56][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[56][6] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[56][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y17_N9
dffeas \CPU0|iMEM|REGS[52][6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[52][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[52][0]~130_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[52][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[52][6] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[52][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y17_N11
dffeas \CPU0|iMEM|REGS[48][6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[48][0]~131_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[48][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[48][6] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[48][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N10
cycloneive_lcell_comb \CPU0|iMEM|Mux1~77 (
// Equation(s):
// \CPU0|iMEM|Mux1~77_combout  = (\CPU0|cpu01_inst|Selector13~combout  & ((\CPU0|iMEM|REGS[52][6]~q ) # ((\CPU0|cpu01_inst|Selector12~combout )))) # (!\CPU0|cpu01_inst|Selector13~combout  & (((\CPU0|iMEM|REGS[48][6]~q  & !\CPU0|cpu01_inst|Selector12~combout 
// ))))

	.dataa(\CPU0|cpu01_inst|Selector13~combout ),
	.datab(\CPU0|iMEM|REGS[52][6]~q ),
	.datac(\CPU0|iMEM|REGS[48][6]~q ),
	.datad(\CPU0|cpu01_inst|Selector12~combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux1~77_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux1~77 .lut_mask = 16'hAAD8;
defparam \CPU0|iMEM|Mux1~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y17_N3
dffeas \CPU0|iMEM|REGS[60][6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[60][7]~132_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[60][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[60][6] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[60][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N2
cycloneive_lcell_comb \CPU0|iMEM|Mux1~78 (
// Equation(s):
// \CPU0|iMEM|Mux1~78_combout  = (\CPU0|cpu01_inst|Selector12~combout  & ((\CPU0|iMEM|Mux1~77_combout  & ((\CPU0|iMEM|REGS[60][6]~q ))) # (!\CPU0|iMEM|Mux1~77_combout  & (\CPU0|iMEM|REGS[56][6]~q )))) # (!\CPU0|cpu01_inst|Selector12~combout  & 
// (((\CPU0|iMEM|Mux1~77_combout ))))

	.dataa(\CPU0|cpu01_inst|Selector12~combout ),
	.datab(\CPU0|iMEM|REGS[56][6]~q ),
	.datac(\CPU0|iMEM|REGS[60][6]~q ),
	.datad(\CPU0|iMEM|Mux1~77_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux1~78_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux1~78 .lut_mask = 16'hF588;
defparam \CPU0|iMEM|Mux1~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N22
cycloneive_lcell_comb \CPU0|iMEM|Mux1~79 (
// Equation(s):
// \CPU0|iMEM|Mux1~79_combout  = (\CPU0|cpu01_inst|Selector15~12_combout  & (((\CPU0|cpu01_inst|Selector14~combout )))) # (!\CPU0|cpu01_inst|Selector15~12_combout  & ((\CPU0|cpu01_inst|Selector14~combout  & ((\CPU0|iMEM|Mux1~76_combout ))) # 
// (!\CPU0|cpu01_inst|Selector14~combout  & (\CPU0|iMEM|Mux1~78_combout ))))

	.dataa(\CPU0|iMEM|Mux1~78_combout ),
	.datab(\CPU0|cpu01_inst|Selector15~12_combout ),
	.datac(\CPU0|iMEM|Mux1~76_combout ),
	.datad(\CPU0|cpu01_inst|Selector14~combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux1~79_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux1~79 .lut_mask = 16'hFC22;
defparam \CPU0|iMEM|Mux1~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y17_N17
dffeas \CPU0|iMEM|REGS[55][6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[55][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[55][5]~133_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[55][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[55][6] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[55][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y17_N17
dffeas \CPU0|iMEM|REGS[59][6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[59][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[59][0]~134_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[59][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[59][6] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[59][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y17_N27
dffeas \CPU0|iMEM|REGS[51][6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[51][0]~135_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[51][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[51][6] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[51][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y17_N26
cycloneive_lcell_comb \CPU0|iMEM|Mux1~80 (
// Equation(s):
// \CPU0|iMEM|Mux1~80_combout  = (\CPU0|cpu01_inst|Selector12~combout  & ((\CPU0|iMEM|REGS[59][6]~q ) # ((\CPU0|cpu01_inst|Selector13~combout )))) # (!\CPU0|cpu01_inst|Selector12~combout  & (((\CPU0|iMEM|REGS[51][6]~q  & !\CPU0|cpu01_inst|Selector13~combout 
// ))))

	.dataa(\CPU0|cpu01_inst|Selector12~combout ),
	.datab(\CPU0|iMEM|REGS[59][6]~q ),
	.datac(\CPU0|iMEM|REGS[51][6]~q ),
	.datad(\CPU0|cpu01_inst|Selector13~combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux1~80_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux1~80 .lut_mask = 16'hAAD8;
defparam \CPU0|iMEM|Mux1~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y17_N27
dffeas \CPU0|iMEM|REGS[63][6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[63][1]~136_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[63][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[63][6] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[63][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y17_N26
cycloneive_lcell_comb \CPU0|iMEM|Mux1~81 (
// Equation(s):
// \CPU0|iMEM|Mux1~81_combout  = (\CPU0|cpu01_inst|Selector13~combout  & ((\CPU0|iMEM|Mux1~80_combout  & (\CPU0|iMEM|REGS[63][6]~q )) # (!\CPU0|iMEM|Mux1~80_combout  & ((\CPU0|iMEM|REGS[55][6]~q ))))) # (!\CPU0|cpu01_inst|Selector13~combout  & 
// (\CPU0|iMEM|Mux1~80_combout ))

	.dataa(\CPU0|cpu01_inst|Selector13~combout ),
	.datab(\CPU0|iMEM|Mux1~80_combout ),
	.datac(\CPU0|iMEM|REGS[63][6]~q ),
	.datad(\CPU0|iMEM|REGS[55][6]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux1~81_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux1~81 .lut_mask = 16'hE6C4;
defparam \CPU0|iMEM|Mux1~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N16
cycloneive_lcell_comb \CPU0|iMEM|Mux1~82 (
// Equation(s):
// \CPU0|iMEM|Mux1~82_combout  = (\CPU0|cpu01_inst|Selector15~12_combout  & ((\CPU0|iMEM|Mux1~79_combout  & (\CPU0|iMEM|Mux1~81_combout )) # (!\CPU0|iMEM|Mux1~79_combout  & ((\CPU0|iMEM|Mux1~74_combout ))))) # (!\CPU0|cpu01_inst|Selector15~12_combout  & 
// (((\CPU0|iMEM|Mux1~79_combout ))))

	.dataa(\CPU0|iMEM|Mux1~81_combout ),
	.datab(\CPU0|cpu01_inst|Selector15~12_combout ),
	.datac(\CPU0|iMEM|Mux1~79_combout ),
	.datad(\CPU0|iMEM|Mux1~74_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux1~82_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux1~82 .lut_mask = 16'hBCB0;
defparam \CPU0|iMEM|Mux1~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N10
cycloneive_lcell_comb \CPU0|iMEM|Mux1~83 (
// Equation(s):
// \CPU0|iMEM|Mux1~83_combout  = (\CPU0|iMEM|Mux1~72_combout  & ((\CPU0|iMEM|Mux1~82_combout ) # ((!\arbiter_inst|system_address[5]~2_combout )))) # (!\CPU0|iMEM|Mux1~72_combout  & (((\arbiter_inst|system_address[5]~2_combout  & \CPU0|iMEM|Mux1~51_combout 
// ))))

	.dataa(\CPU0|iMEM|Mux1~72_combout ),
	.datab(\CPU0|iMEM|Mux1~82_combout ),
	.datac(\arbiter_inst|system_address[5]~2_combout ),
	.datad(\CPU0|iMEM|Mux1~51_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux1~83_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux1~83 .lut_mask = 16'hDA8A;
defparam \CPU0|iMEM|Mux1~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N30
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector34~0 (
// Equation(s):
// \CPU0|cpu01_inst|Selector34~0_combout  = (\CPU0|cpu01_inst|WideOr122~0_combout  & (((\CPU0|cpu01_inst|ea [6])) # (!\CPU0|cpu01_inst|state.jmp_state~q ))) # (!\CPU0|cpu01_inst|WideOr122~0_combout  & (((\CPU0|cpu01_inst|op_code[6]~5_combout ))))

	.dataa(\CPU0|cpu01_inst|WideOr122~0_combout ),
	.datab(\CPU0|cpu01_inst|state.jmp_state~q ),
	.datac(\CPU0|cpu01_inst|ea [6]),
	.datad(\CPU0|cpu01_inst|op_code[6]~5_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector34~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector34~0 .lut_mask = 16'hF7A2;
defparam \CPU0|cpu01_inst|Selector34~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N0
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector34~1 (
// Equation(s):
// \CPU0|cpu01_inst|Selector34~1_combout  = (\CPU0|cpu01_inst|temppc~1_combout  & ((\CPU0|cpu01_inst|pc [6]))) # (!\CPU0|cpu01_inst|temppc~1_combout  & (\CPU0|cpu01_inst|Selector34~0_combout ))

	.dataa(\CPU0|cpu01_inst|temppc~1_combout ),
	.datab(gnd),
	.datac(\CPU0|cpu01_inst|Selector34~0_combout ),
	.datad(\CPU0|cpu01_inst|pc [6]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector34~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector34~1 .lut_mask = 16'hFA50;
defparam \CPU0|cpu01_inst|Selector34~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N24
cycloneive_lcell_comb \CPU0|cpu01_inst|tempof[5]~2 (
// Equation(s):
// \CPU0|cpu01_inst|tempof[5]~2_combout  = (\CPU0|cpu01_inst|state.branch_state~q  & \CPU0|cpu01_inst|ea [5])

	.dataa(gnd),
	.datab(\CPU0|cpu01_inst|state.branch_state~q ),
	.datac(gnd),
	.datad(\CPU0|cpu01_inst|ea [5]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|tempof[5]~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|tempof[5]~2 .lut_mask = 16'hCC00;
defparam \CPU0|cpu01_inst|tempof[5]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y13_N23
dffeas \CPU0|DDR1[5] (
	.clk(!\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|cpu01_inst|Selector18~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|DDR1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|DDR1 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|DDR1[5] .is_wysiwyg = "true";
defparam \CPU0|DDR1[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y16_N29
dffeas \CPU0|PORT_A_OUT[5] (
	.clk(!\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|cpu01_inst|Selector18~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|PORT_A_OUT[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|PORT_A_OUT [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|PORT_A_OUT[5] .is_wysiwyg = "true";
defparam \CPU0|PORT_A_OUT[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N22
cycloneive_lcell_comb \CPU0|data_in~30 (
// Equation(s):
// \CPU0|data_in~30_combout  = (\CPU0|DDR1 [5] & ((\CPU0|Equal0~4_combout ) # ((\CPU0|Equal2~0_combout  & \CPU0|PORT_A_OUT [5]))))

	.dataa(\CPU0|Equal0~4_combout ),
	.datab(\CPU0|Equal2~0_combout ),
	.datac(\CPU0|DDR1 [5]),
	.datad(\CPU0|PORT_A_OUT [5]),
	.cin(gnd),
	.combout(\CPU0|data_in~30_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|data_in~30 .lut_mask = 16'hE0A0;
defparam \CPU0|data_in~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y16_N31
dffeas \CPU0|DATA_IN_s[5] (
	.clk(!\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DATA_IN[5]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\reset~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|DATA_IN_s [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|DATA_IN_s[5] .is_wysiwyg = "true";
defparam \CPU0|DATA_IN_s[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y15_N11
dffeas \CPU0|PORT_A_IN_s[5] (
	.clk(!\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|PORT_A_OUT [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\reset~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|PORT_A_IN_s [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|PORT_A_IN_s[5] .is_wysiwyg = "true";
defparam \CPU0|PORT_A_IN_s[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N10
cycloneive_lcell_comb \CPU0|data_in~31 (
// Equation(s):
// \CPU0|data_in~31_combout  = (\CPU0|Equal2~0_combout  & (((\CPU0|PORT_A_IN_s [5] & !\CPU0|DDR1 [5])))) # (!\CPU0|Equal2~0_combout  & (\CPU0|DATA_IN_s [5]))

	.dataa(\CPU0|DATA_IN_s [5]),
	.datab(\CPU0|Equal2~0_combout ),
	.datac(\CPU0|PORT_A_IN_s [5]),
	.datad(\CPU0|DDR1 [5]),
	.cin(gnd),
	.combout(\CPU0|data_in~31_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|data_in~31 .lut_mask = 16'h22E2;
defparam \CPU0|data_in~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N30
cycloneive_lcell_comb \CPU0|data_in~32 (
// Equation(s):
// \CPU0|data_in~32_combout  = (\CPU0|data_in~13_combout  & ((\CPU0|data_in~30_combout ) # ((!\CPU0|Equal0~4_combout  & \CPU0|data_in~31_combout ))))

	.dataa(\CPU0|Equal0~4_combout ),
	.datab(\CPU0|data_in~31_combout ),
	.datac(\CPU0|data_in~30_combout ),
	.datad(\CPU0|data_in~13_combout ),
	.cin(gnd),
	.combout(\CPU0|data_in~32_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|data_in~32 .lut_mask = 16'hF400;
defparam \CPU0|data_in~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N20
cycloneive_lcell_comb \CPU0|data_in~33 (
// Equation(s):
// \CPU0|data_in~33_combout  = (!\CPU0|Equal6~0_combout  & ((\CPU0|data_in~32_combout ) # ((\CPU0|counter [13] & \CPU0|Equal5~0_combout ))))

	.dataa(\CPU0|counter [13]),
	.datab(\CPU0|data_in~32_combout ),
	.datac(\CPU0|Equal6~0_combout ),
	.datad(\CPU0|Equal5~0_combout ),
	.cin(gnd),
	.combout(\CPU0|data_in~33_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|data_in~33 .lut_mask = 16'h0E0C;
defparam \CPU0|data_in~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N14
cycloneive_lcell_comb \CPU0|data_in~34 (
// Equation(s):
// \CPU0|data_in~34_combout  = (!\CPU0|Equal7~0_combout  & ((\CPU0|data_in~33_combout ) # ((\CPU0|counter [5] & \CPU0|Equal6~0_combout ))))

	.dataa(\CPU0|counter [5]),
	.datab(\CPU0|Equal7~0_combout ),
	.datac(\CPU0|Equal6~0_combout ),
	.datad(\CPU0|data_in~33_combout ),
	.cin(gnd),
	.combout(\CPU0|data_in~34_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|data_in~34 .lut_mask = 16'h3320;
defparam \CPU0|data_in~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y14_N15
dffeas \CPU0|iMEM|REGS[90][5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[90][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[90][1]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[90][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[90][5] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[90][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y14_N23
dffeas \CPU0|iMEM|REGS[82][5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[82][2]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[82][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[82][5] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[82][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y14_N22
cycloneive_lcell_comb \CPU0|iMEM|Mux2~0 (
// Equation(s):
// \CPU0|iMEM|Mux2~0_combout  = (\CPU0|cpu01_inst|Selector12~combout  & ((\CPU0|cpu01_inst|Selector13~combout ) # ((\CPU0|iMEM|REGS[90][5]~q )))) # (!\CPU0|cpu01_inst|Selector12~combout  & (!\CPU0|cpu01_inst|Selector13~combout  & (\CPU0|iMEM|REGS[82][5]~q 
// )))

	.dataa(\CPU0|cpu01_inst|Selector12~combout ),
	.datab(\CPU0|cpu01_inst|Selector13~combout ),
	.datac(\CPU0|iMEM|REGS[82][5]~q ),
	.datad(\CPU0|iMEM|REGS[90][5]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux2~0 .lut_mask = 16'hBA98;
defparam \CPU0|iMEM|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y12_N21
dffeas \CPU0|iMEM|REGS[89][5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[89][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[89][1]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[89][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[89][5] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[89][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y12_N5
dffeas \CPU0|iMEM|REGS[85][5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[85][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[85][5]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[85][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[85][5] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[85][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y12_N23
dffeas \CPU0|iMEM|REGS[81][5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[81][4]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[81][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[81][5] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[81][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N22
cycloneive_lcell_comb \CPU0|iMEM|Mux2~2 (
// Equation(s):
// \CPU0|iMEM|Mux2~2_combout  = (\CPU0|cpu01_inst|Selector12~combout  & (((\CPU0|cpu01_inst|Selector13~combout )))) # (!\CPU0|cpu01_inst|Selector12~combout  & ((\CPU0|cpu01_inst|Selector13~combout  & (\CPU0|iMEM|REGS[85][5]~q )) # 
// (!\CPU0|cpu01_inst|Selector13~combout  & ((\CPU0|iMEM|REGS[81][5]~q )))))

	.dataa(\CPU0|cpu01_inst|Selector12~combout ),
	.datab(\CPU0|iMEM|REGS[85][5]~q ),
	.datac(\CPU0|iMEM|REGS[81][5]~q ),
	.datad(\CPU0|cpu01_inst|Selector13~combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux2~2 .lut_mask = 16'hEE50;
defparam \CPU0|iMEM|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y12_N7
dffeas \CPU0|iMEM|REGS[93][5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[93][1]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[93][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[93][5] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[93][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y12_N6
cycloneive_lcell_comb \CPU0|iMEM|Mux2~3 (
// Equation(s):
// \CPU0|iMEM|Mux2~3_combout  = (\CPU0|cpu01_inst|Selector12~combout  & ((\CPU0|iMEM|Mux2~2_combout  & ((\CPU0|iMEM|REGS[93][5]~q ))) # (!\CPU0|iMEM|Mux2~2_combout  & (\CPU0|iMEM|REGS[89][5]~q )))) # (!\CPU0|cpu01_inst|Selector12~combout  & 
// (((\CPU0|iMEM|Mux2~2_combout ))))

	.dataa(\CPU0|cpu01_inst|Selector12~combout ),
	.datab(\CPU0|iMEM|REGS[89][5]~q ),
	.datac(\CPU0|iMEM|REGS[93][5]~q ),
	.datad(\CPU0|iMEM|Mux2~2_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux2~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux2~3 .lut_mask = 16'hF588;
defparam \CPU0|iMEM|Mux2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y12_N21
dffeas \CPU0|iMEM|REGS[91][5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[91][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[91][1]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[91][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[91][5] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[91][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y15_N21
dffeas \CPU0|iMEM|REGS[87][5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[87][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[87][0]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[87][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[87][5] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[87][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y15_N7
dffeas \CPU0|iMEM|REGS[83][5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[83][2]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[83][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[83][5] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[83][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y15_N6
cycloneive_lcell_comb \CPU0|iMEM|Mux2~7 (
// Equation(s):
// \CPU0|iMEM|Mux2~7_combout  = (\CPU0|cpu01_inst|Selector12~combout  & (\CPU0|cpu01_inst|Selector13~combout )) # (!\CPU0|cpu01_inst|Selector12~combout  & ((\CPU0|cpu01_inst|Selector13~combout  & ((\CPU0|iMEM|REGS[87][5]~q ))) # 
// (!\CPU0|cpu01_inst|Selector13~combout  & (\CPU0|iMEM|REGS[83][5]~q ))))

	.dataa(\CPU0|cpu01_inst|Selector12~combout ),
	.datab(\CPU0|cpu01_inst|Selector13~combout ),
	.datac(\CPU0|iMEM|REGS[83][5]~q ),
	.datad(\CPU0|iMEM|REGS[87][5]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux2~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux2~7 .lut_mask = 16'hDC98;
defparam \CPU0|iMEM|Mux2~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y12_N15
dffeas \CPU0|iMEM|REGS[95][5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[95][1]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[95][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[95][5] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[95][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N14
cycloneive_lcell_comb \CPU0|iMEM|Mux2~8 (
// Equation(s):
// \CPU0|iMEM|Mux2~8_combout  = (\CPU0|cpu01_inst|Selector12~combout  & ((\CPU0|iMEM|Mux2~7_combout  & ((\CPU0|iMEM|REGS[95][5]~q ))) # (!\CPU0|iMEM|Mux2~7_combout  & (\CPU0|iMEM|REGS[91][5]~q )))) # (!\CPU0|cpu01_inst|Selector12~combout  & 
// (((\CPU0|iMEM|Mux2~7_combout ))))

	.dataa(\CPU0|cpu01_inst|Selector12~combout ),
	.datab(\CPU0|iMEM|REGS[91][5]~q ),
	.datac(\CPU0|iMEM|REGS[95][5]~q ),
	.datad(\CPU0|iMEM|Mux2~7_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux2~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux2~8 .lut_mask = 16'hF588;
defparam \CPU0|iMEM|Mux2~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y10_N29
dffeas \CPU0|iMEM|REGS[102][5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[102][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[102][4]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[102][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[102][5] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[102][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y10_N21
dffeas \CPU0|iMEM|REGS[101][5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[101][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[101][7]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[101][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[101][5] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[101][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y10_N23
dffeas \CPU0|iMEM|REGS[100][5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[100][7]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[100][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[100][5] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[100][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N22
cycloneive_lcell_comb \CPU0|iMEM|Mux2~10 (
// Equation(s):
// \CPU0|iMEM|Mux2~10_combout  = (\CPU0|cpu01_inst|Selector15~12_combout  & ((\CPU0|cpu01_inst|Selector14~combout ) # ((\CPU0|iMEM|REGS[101][5]~q )))) # (!\CPU0|cpu01_inst|Selector15~12_combout  & (!\CPU0|cpu01_inst|Selector14~combout  & 
// (\CPU0|iMEM|REGS[100][5]~q )))

	.dataa(\CPU0|cpu01_inst|Selector15~12_combout ),
	.datab(\CPU0|cpu01_inst|Selector14~combout ),
	.datac(\CPU0|iMEM|REGS[100][5]~q ),
	.datad(\CPU0|iMEM|REGS[101][5]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux2~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux2~10 .lut_mask = 16'hBA98;
defparam \CPU0|iMEM|Mux2~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y10_N15
dffeas \CPU0|iMEM|REGS[103][5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[103][1]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[103][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[103][5] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[103][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N14
cycloneive_lcell_comb \CPU0|iMEM|Mux2~11 (
// Equation(s):
// \CPU0|iMEM|Mux2~11_combout  = (\CPU0|cpu01_inst|Selector14~combout  & ((\CPU0|iMEM|Mux2~10_combout  & (\CPU0|iMEM|REGS[103][5]~q )) # (!\CPU0|iMEM|Mux2~10_combout  & ((\CPU0|iMEM|REGS[102][5]~q ))))) # (!\CPU0|cpu01_inst|Selector14~combout  & 
// (\CPU0|iMEM|Mux2~10_combout ))

	.dataa(\CPU0|cpu01_inst|Selector14~combout ),
	.datab(\CPU0|iMEM|Mux2~10_combout ),
	.datac(\CPU0|iMEM|REGS[103][5]~q ),
	.datad(\CPU0|iMEM|REGS[102][5]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux2~11_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux2~11 .lut_mask = 16'hE6C4;
defparam \CPU0|iMEM|Mux2~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y7_N13
dffeas \CPU0|iMEM|REGS[105][5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[105][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[105][2]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[105][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[105][5] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[105][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y7_N29
dffeas \CPU0|iMEM|REGS[106][5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[106][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[106][5]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[106][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[106][5] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[106][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y7_N23
dffeas \CPU0|iMEM|REGS[104][5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[104][3]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[104][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[104][5] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[104][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y7_N22
cycloneive_lcell_comb \CPU0|iMEM|Mux2~12 (
// Equation(s):
// \CPU0|iMEM|Mux2~12_combout  = (\CPU0|cpu01_inst|Selector15~12_combout  & (\CPU0|cpu01_inst|Selector14~combout )) # (!\CPU0|cpu01_inst|Selector15~12_combout  & ((\CPU0|cpu01_inst|Selector14~combout  & ((\CPU0|iMEM|REGS[106][5]~q ))) # 
// (!\CPU0|cpu01_inst|Selector14~combout  & (\CPU0|iMEM|REGS[104][5]~q ))))

	.dataa(\CPU0|cpu01_inst|Selector15~12_combout ),
	.datab(\CPU0|cpu01_inst|Selector14~combout ),
	.datac(\CPU0|iMEM|REGS[104][5]~q ),
	.datad(\CPU0|iMEM|REGS[106][5]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux2~12_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux2~12 .lut_mask = 16'hDC98;
defparam \CPU0|iMEM|Mux2~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y7_N23
dffeas \CPU0|iMEM|REGS[107][5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[107][2]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[107][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[107][5] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[107][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N22
cycloneive_lcell_comb \CPU0|iMEM|Mux2~13 (
// Equation(s):
// \CPU0|iMEM|Mux2~13_combout  = (\CPU0|cpu01_inst|Selector15~12_combout  & ((\CPU0|iMEM|Mux2~12_combout  & (\CPU0|iMEM|REGS[107][5]~q )) # (!\CPU0|iMEM|Mux2~12_combout  & ((\CPU0|iMEM|REGS[105][5]~q ))))) # (!\CPU0|cpu01_inst|Selector15~12_combout  & 
// (\CPU0|iMEM|Mux2~12_combout ))

	.dataa(\CPU0|cpu01_inst|Selector15~12_combout ),
	.datab(\CPU0|iMEM|Mux2~12_combout ),
	.datac(\CPU0|iMEM|REGS[107][5]~q ),
	.datad(\CPU0|iMEM|REGS[105][5]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux2~13_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux2~13 .lut_mask = 16'hE6C4;
defparam \CPU0|iMEM|Mux2~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y8_N5
dffeas \CPU0|iMEM|REGS[97][5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[97][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[97][0]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[97][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[97][5] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[97][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y8_N21
dffeas \CPU0|iMEM|REGS[98][5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[98][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[98][7]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[98][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[98][5] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[98][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y8_N15
dffeas \CPU0|iMEM|REGS[96][5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[96][3]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[96][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[96][5] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[96][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N14
cycloneive_lcell_comb \CPU0|iMEM|Mux2~14 (
// Equation(s):
// \CPU0|iMEM|Mux2~14_combout  = (\CPU0|cpu01_inst|Selector15~12_combout  & (\CPU0|cpu01_inst|Selector14~combout )) # (!\CPU0|cpu01_inst|Selector15~12_combout  & ((\CPU0|cpu01_inst|Selector14~combout  & ((\CPU0|iMEM|REGS[98][5]~q ))) # 
// (!\CPU0|cpu01_inst|Selector14~combout  & (\CPU0|iMEM|REGS[96][5]~q ))))

	.dataa(\CPU0|cpu01_inst|Selector15~12_combout ),
	.datab(\CPU0|cpu01_inst|Selector14~combout ),
	.datac(\CPU0|iMEM|REGS[96][5]~q ),
	.datad(\CPU0|iMEM|REGS[98][5]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux2~14_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux2~14 .lut_mask = 16'hDC98;
defparam \CPU0|iMEM|Mux2~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y8_N7
dffeas \CPU0|iMEM|REGS[99][5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[99][1]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[99][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[99][5] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[99][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N6
cycloneive_lcell_comb \CPU0|iMEM|Mux2~15 (
// Equation(s):
// \CPU0|iMEM|Mux2~15_combout  = (\CPU0|iMEM|Mux2~14_combout  & (((\CPU0|iMEM|REGS[99][5]~q )) # (!\CPU0|cpu01_inst|Selector15~12_combout ))) # (!\CPU0|iMEM|Mux2~14_combout  & (\CPU0|cpu01_inst|Selector15~12_combout  & ((\CPU0|iMEM|REGS[97][5]~q ))))

	.dataa(\CPU0|iMEM|Mux2~14_combout ),
	.datab(\CPU0|cpu01_inst|Selector15~12_combout ),
	.datac(\CPU0|iMEM|REGS[99][5]~q ),
	.datad(\CPU0|iMEM|REGS[97][5]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux2~15_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux2~15 .lut_mask = 16'hE6A2;
defparam \CPU0|iMEM|Mux2~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N16
cycloneive_lcell_comb \CPU0|iMEM|Mux2~16 (
// Equation(s):
// \CPU0|iMEM|Mux2~16_combout  = (\CPU0|cpu01_inst|Selector12~combout  & ((\CPU0|iMEM|Mux2~13_combout ) # ((\CPU0|cpu01_inst|Selector13~combout )))) # (!\CPU0|cpu01_inst|Selector12~combout  & (((\CPU0|iMEM|Mux2~15_combout  & 
// !\CPU0|cpu01_inst|Selector13~combout ))))

	.dataa(\CPU0|cpu01_inst|Selector12~combout ),
	.datab(\CPU0|iMEM|Mux2~13_combout ),
	.datac(\CPU0|iMEM|Mux2~15_combout ),
	.datad(\CPU0|cpu01_inst|Selector13~combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux2~16_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux2~16 .lut_mask = 16'hAAD8;
defparam \CPU0|iMEM|Mux2~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y9_N5
dffeas \CPU0|iMEM|REGS[110][5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[110][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[110][7]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[110][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[110][5] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[110][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y9_N29
dffeas \CPU0|iMEM|REGS[109][5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[109][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[109][0]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[109][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[109][5] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[109][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y9_N31
dffeas \CPU0|iMEM|REGS[108][5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[108][6]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[108][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[108][5] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[108][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N30
cycloneive_lcell_comb \CPU0|iMEM|Mux2~17 (
// Equation(s):
// \CPU0|iMEM|Mux2~17_combout  = (\CPU0|cpu01_inst|Selector15~12_combout  & ((\CPU0|iMEM|REGS[109][5]~q ) # ((\CPU0|cpu01_inst|Selector14~combout )))) # (!\CPU0|cpu01_inst|Selector15~12_combout  & (((\CPU0|iMEM|REGS[108][5]~q  & 
// !\CPU0|cpu01_inst|Selector14~combout ))))

	.dataa(\CPU0|iMEM|REGS[109][5]~q ),
	.datab(\CPU0|cpu01_inst|Selector15~12_combout ),
	.datac(\CPU0|iMEM|REGS[108][5]~q ),
	.datad(\CPU0|cpu01_inst|Selector14~combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux2~17_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux2~17 .lut_mask = 16'hCCB8;
defparam \CPU0|iMEM|Mux2~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y9_N31
dffeas \CPU0|iMEM|REGS[111][5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[111][4]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[111][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[111][5] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[111][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N30
cycloneive_lcell_comb \CPU0|iMEM|Mux2~18 (
// Equation(s):
// \CPU0|iMEM|Mux2~18_combout  = (\CPU0|iMEM|Mux2~17_combout  & (((\CPU0|iMEM|REGS[111][5]~q ) # (!\CPU0|cpu01_inst|Selector14~combout )))) # (!\CPU0|iMEM|Mux2~17_combout  & (\CPU0|iMEM|REGS[110][5]~q  & ((\CPU0|cpu01_inst|Selector14~combout ))))

	.dataa(\CPU0|iMEM|Mux2~17_combout ),
	.datab(\CPU0|iMEM|REGS[110][5]~q ),
	.datac(\CPU0|iMEM|REGS[111][5]~q ),
	.datad(\CPU0|cpu01_inst|Selector14~combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux2~18_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux2~18 .lut_mask = 16'hE4AA;
defparam \CPU0|iMEM|Mux2~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N26
cycloneive_lcell_comb \CPU0|iMEM|Mux2~19 (
// Equation(s):
// \CPU0|iMEM|Mux2~19_combout  = (\CPU0|cpu01_inst|Selector13~combout  & ((\CPU0|iMEM|Mux2~16_combout  & (\CPU0|iMEM|Mux2~18_combout )) # (!\CPU0|iMEM|Mux2~16_combout  & ((\CPU0|iMEM|Mux2~11_combout ))))) # (!\CPU0|cpu01_inst|Selector13~combout  & 
// (((\CPU0|iMEM|Mux2~16_combout ))))

	.dataa(\CPU0|iMEM|Mux2~18_combout ),
	.datab(\CPU0|cpu01_inst|Selector13~combout ),
	.datac(\CPU0|iMEM|Mux2~11_combout ),
	.datad(\CPU0|iMEM|Mux2~16_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux2~19_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux2~19 .lut_mask = 16'hBBC0;
defparam \CPU0|iMEM|Mux2~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y11_N29
dffeas \CPU0|iMEM|REGS[65][5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[65][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[65][4]~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[65][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[65][5] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[65][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y11_N7
dffeas \CPU0|iMEM|REGS[64][5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[64][2]~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[64][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[64][5] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[64][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y11_N6
cycloneive_lcell_comb \CPU0|iMEM|Mux2~24 (
// Equation(s):
// \CPU0|iMEM|Mux2~24_combout  = (\CPU0|cpu01_inst|Selector14~combout  & (\CPU0|cpu01_inst|Selector15~12_combout )) # (!\CPU0|cpu01_inst|Selector14~combout  & ((\CPU0|cpu01_inst|Selector15~12_combout  & ((\CPU0|iMEM|REGS[65][5]~q ))) # 
// (!\CPU0|cpu01_inst|Selector15~12_combout  & (\CPU0|iMEM|REGS[64][5]~q ))))

	.dataa(\CPU0|cpu01_inst|Selector14~combout ),
	.datab(\CPU0|cpu01_inst|Selector15~12_combout ),
	.datac(\CPU0|iMEM|REGS[64][5]~q ),
	.datad(\CPU0|iMEM|REGS[65][5]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux2~24_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux2~24 .lut_mask = 16'hDC98;
defparam \CPU0|iMEM|Mux2~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y7_N29
dffeas \CPU0|iMEM|REGS[78][5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[78][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[78][0]~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[78][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[78][5] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[78][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y7_N15
dffeas \CPU0|iMEM|REGS[76][5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[76][0]~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[76][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[76][5] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[76][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N14
cycloneive_lcell_comb \CPU0|iMEM|Mux2~27 (
// Equation(s):
// \CPU0|iMEM|Mux2~27_combout  = (\CPU0|cpu01_inst|Selector15~12_combout  & (\CPU0|cpu01_inst|Selector14~combout )) # (!\CPU0|cpu01_inst|Selector15~12_combout  & ((\CPU0|cpu01_inst|Selector14~combout  & ((\CPU0|iMEM|REGS[78][5]~q ))) # 
// (!\CPU0|cpu01_inst|Selector14~combout  & (\CPU0|iMEM|REGS[76][5]~q ))))

	.dataa(\CPU0|cpu01_inst|Selector15~12_combout ),
	.datab(\CPU0|cpu01_inst|Selector14~combout ),
	.datac(\CPU0|iMEM|REGS[76][5]~q ),
	.datad(\CPU0|iMEM|REGS[78][5]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux2~27_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux2~27 .lut_mask = 16'hDC98;
defparam \CPU0|iMEM|Mux2~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y8_N29
dffeas \CPU0|iMEM|REGS[121][5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[121][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[121][1]~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[121][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[121][5] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[121][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y8_N7
dffeas \CPU0|iMEM|REGS[113][5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[113][6]~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[113][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[113][5] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[113][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y8_N6
cycloneive_lcell_comb \CPU0|iMEM|Mux2~31 (
// Equation(s):
// \CPU0|iMEM|Mux2~31_combout  = (\CPU0|cpu01_inst|Selector13~combout  & (\CPU0|cpu01_inst|Selector12~combout )) # (!\CPU0|cpu01_inst|Selector13~combout  & ((\CPU0|cpu01_inst|Selector12~combout  & ((\CPU0|iMEM|REGS[121][5]~q ))) # 
// (!\CPU0|cpu01_inst|Selector12~combout  & (\CPU0|iMEM|REGS[113][5]~q ))))

	.dataa(\CPU0|cpu01_inst|Selector13~combout ),
	.datab(\CPU0|cpu01_inst|Selector12~combout ),
	.datac(\CPU0|iMEM|REGS[113][5]~q ),
	.datad(\CPU0|iMEM|REGS[121][5]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux2~31_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux2~31 .lut_mask = 16'hDC98;
defparam \CPU0|iMEM|Mux2~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y13_N7
dffeas \CPU0|iMEM|REGS[122][5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[122][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[122][1]~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[122][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[122][5] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[122][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y15_N5
dffeas \CPU0|iMEM|REGS[120][5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[120][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[120][1]~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[120][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[120][5] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[120][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y15_N13
dffeas \CPU0|iMEM|REGS[116][5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[116][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[116][2]~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[116][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[116][5] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[116][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y15_N23
dffeas \CPU0|iMEM|REGS[112][5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[112][0]~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[112][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[112][5] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[112][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N22
cycloneive_lcell_comb \CPU0|iMEM|Mux2~35 (
// Equation(s):
// \CPU0|iMEM|Mux2~35_combout  = (\CPU0|cpu01_inst|Selector12~combout  & (((\CPU0|cpu01_inst|Selector13~combout )))) # (!\CPU0|cpu01_inst|Selector12~combout  & ((\CPU0|cpu01_inst|Selector13~combout  & (\CPU0|iMEM|REGS[116][5]~q )) # 
// (!\CPU0|cpu01_inst|Selector13~combout  & ((\CPU0|iMEM|REGS[112][5]~q )))))

	.dataa(\CPU0|iMEM|REGS[116][5]~q ),
	.datab(\CPU0|cpu01_inst|Selector12~combout ),
	.datac(\CPU0|iMEM|REGS[112][5]~q ),
	.datad(\CPU0|cpu01_inst|Selector13~combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux2~35_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux2~35 .lut_mask = 16'hEE30;
defparam \CPU0|iMEM|Mux2~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y15_N23
dffeas \CPU0|iMEM|REGS[124][5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[124][1]~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[124][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[124][5] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[124][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N22
cycloneive_lcell_comb \CPU0|iMEM|Mux2~36 (
// Equation(s):
// \CPU0|iMEM|Mux2~36_combout  = (\CPU0|cpu01_inst|Selector12~combout  & ((\CPU0|iMEM|Mux2~35_combout  & ((\CPU0|iMEM|REGS[124][5]~q ))) # (!\CPU0|iMEM|Mux2~35_combout  & (\CPU0|iMEM|REGS[120][5]~q )))) # (!\CPU0|cpu01_inst|Selector12~combout  & 
// (((\CPU0|iMEM|Mux2~35_combout ))))

	.dataa(\CPU0|cpu01_inst|Selector12~combout ),
	.datab(\CPU0|iMEM|REGS[120][5]~q ),
	.datac(\CPU0|iMEM|REGS[124][5]~q ),
	.datad(\CPU0|iMEM|Mux2~35_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux2~36_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux2~36 .lut_mask = 16'hF588;
defparam \CPU0|iMEM|Mux2~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y12_N29
dffeas \CPU0|iMEM|REGS[119][5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[119][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[119][6]~65_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[119][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[119][5] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[119][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y11_N29
dffeas \CPU0|iMEM|REGS[123][5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[123][1]~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[123][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[123][5] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[123][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y11_N15
dffeas \CPU0|iMEM|REGS[115][5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[115][6]~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[115][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[115][5] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[115][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N14
cycloneive_lcell_comb \CPU0|iMEM|Mux2~38 (
// Equation(s):
// \CPU0|iMEM|Mux2~38_combout  = (\CPU0|cpu01_inst|Selector12~combout  & ((\CPU0|cpu01_inst|Selector13~combout ) # ((\CPU0|iMEM|REGS[123][5]~q )))) # (!\CPU0|cpu01_inst|Selector12~combout  & (!\CPU0|cpu01_inst|Selector13~combout  & (\CPU0|iMEM|REGS[115][5]~q 
// )))

	.dataa(\CPU0|cpu01_inst|Selector12~combout ),
	.datab(\CPU0|cpu01_inst|Selector13~combout ),
	.datac(\CPU0|iMEM|REGS[115][5]~q ),
	.datad(\CPU0|iMEM|REGS[123][5]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux2~38_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux2~38 .lut_mask = 16'hBA98;
defparam \CPU0|iMEM|Mux2~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y12_N15
dffeas \CPU0|iMEM|REGS[127][5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[127][6]~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[127][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[127][5] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[127][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N14
cycloneive_lcell_comb \CPU0|iMEM|Mux2~39 (
// Equation(s):
// \CPU0|iMEM|Mux2~39_combout  = (\CPU0|cpu01_inst|Selector13~combout  & ((\CPU0|iMEM|Mux2~38_combout  & ((\CPU0|iMEM|REGS[127][5]~q ))) # (!\CPU0|iMEM|Mux2~38_combout  & (\CPU0|iMEM|REGS[119][5]~q )))) # (!\CPU0|cpu01_inst|Selector13~combout  & 
// (((\CPU0|iMEM|Mux2~38_combout ))))

	.dataa(\CPU0|cpu01_inst|Selector13~combout ),
	.datab(\CPU0|iMEM|REGS[119][5]~q ),
	.datac(\CPU0|iMEM|REGS[127][5]~q ),
	.datad(\CPU0|iMEM|Mux2~38_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux2~39_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux2~39 .lut_mask = 16'hF588;
defparam \CPU0|iMEM|Mux2~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y9_N13
dffeas \CPU0|iMEM|REGS[38][5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[38][6]~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[38][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[38][5] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[38][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y9_N21
dffeas \CPU0|iMEM|REGS[37][5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[37][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[37][4]~71_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[37][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[37][5] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[37][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y9_N23
dffeas \CPU0|iMEM|REGS[36][5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[36][3]~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[36][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[36][5] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[36][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y9_N22
cycloneive_lcell_comb \CPU0|iMEM|Mux2~42 (
// Equation(s):
// \CPU0|iMEM|Mux2~42_combout  = (\CPU0|cpu01_inst|Selector15~12_combout  & ((\CPU0|cpu01_inst|Selector14~combout ) # ((\CPU0|iMEM|REGS[37][5]~q )))) # (!\CPU0|cpu01_inst|Selector15~12_combout  & (!\CPU0|cpu01_inst|Selector14~combout  & 
// (\CPU0|iMEM|REGS[36][5]~q )))

	.dataa(\CPU0|cpu01_inst|Selector15~12_combout ),
	.datab(\CPU0|cpu01_inst|Selector14~combout ),
	.datac(\CPU0|iMEM|REGS[36][5]~q ),
	.datad(\CPU0|iMEM|REGS[37][5]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux2~42_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux2~42 .lut_mask = 16'hBA98;
defparam \CPU0|iMEM|Mux2~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y9_N7
dffeas \CPU0|iMEM|REGS[39][5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[39][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[39][6]~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[39][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[39][5] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[39][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N12
cycloneive_lcell_comb \CPU0|iMEM|Mux2~43 (
// Equation(s):
// \CPU0|iMEM|Mux2~43_combout  = (\CPU0|cpu01_inst|Selector14~combout  & ((\CPU0|iMEM|Mux2~42_combout  & (\CPU0|iMEM|REGS[39][5]~q )) # (!\CPU0|iMEM|Mux2~42_combout  & ((\CPU0|iMEM|REGS[38][5]~q ))))) # (!\CPU0|cpu01_inst|Selector14~combout  & 
// (((\CPU0|iMEM|Mux2~42_combout ))))

	.dataa(\CPU0|iMEM|REGS[39][5]~q ),
	.datab(\CPU0|cpu01_inst|Selector14~combout ),
	.datac(\CPU0|iMEM|REGS[38][5]~q ),
	.datad(\CPU0|iMEM|Mux2~42_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux2~43_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux2~43 .lut_mask = 16'hBBC0;
defparam \CPU0|iMEM|Mux2~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y9_N21
dffeas \CPU0|iMEM|REGS[41][5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[41][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[41][6]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[41][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[41][5] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[41][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y13_N5
dffeas \CPU0|iMEM|REGS[42][5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[42][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[42][7]~75_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[42][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[42][5] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[42][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y13_N23
dffeas \CPU0|iMEM|REGS[40][5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[40][6]~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[40][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[40][5] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[40][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N22
cycloneive_lcell_comb \CPU0|iMEM|Mux2~44 (
// Equation(s):
// \CPU0|iMEM|Mux2~44_combout  = (\CPU0|cpu01_inst|Selector14~combout  & ((\CPU0|iMEM|REGS[42][5]~q ) # ((\CPU0|cpu01_inst|Selector15~12_combout )))) # (!\CPU0|cpu01_inst|Selector14~combout  & (((\CPU0|iMEM|REGS[40][5]~q  & 
// !\CPU0|cpu01_inst|Selector15~12_combout ))))

	.dataa(\CPU0|cpu01_inst|Selector14~combout ),
	.datab(\CPU0|iMEM|REGS[42][5]~q ),
	.datac(\CPU0|iMEM|REGS[40][5]~q ),
	.datad(\CPU0|cpu01_inst|Selector15~12_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux2~44_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux2~44 .lut_mask = 16'hAAD8;
defparam \CPU0|iMEM|Mux2~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y9_N15
dffeas \CPU0|iMEM|REGS[43][5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[43][4]~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[43][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[43][5] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[43][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N14
cycloneive_lcell_comb \CPU0|iMEM|Mux2~45 (
// Equation(s):
// \CPU0|iMEM|Mux2~45_combout  = (\CPU0|iMEM|Mux2~44_combout  & (((\CPU0|iMEM|REGS[43][5]~q )) # (!\CPU0|cpu01_inst|Selector15~12_combout ))) # (!\CPU0|iMEM|Mux2~44_combout  & (\CPU0|cpu01_inst|Selector15~12_combout  & ((\CPU0|iMEM|REGS[41][5]~q ))))

	.dataa(\CPU0|iMEM|Mux2~44_combout ),
	.datab(\CPU0|cpu01_inst|Selector15~12_combout ),
	.datac(\CPU0|iMEM|REGS[43][5]~q ),
	.datad(\CPU0|iMEM|REGS[41][5]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux2~45_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux2~45 .lut_mask = 16'hE6A2;
defparam \CPU0|iMEM|Mux2~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y9_N13
dffeas \CPU0|iMEM|REGS[33][5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[33][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[33][1]~78_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[33][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[33][5] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[33][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y9_N5
dffeas \CPU0|iMEM|REGS[34][5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[34][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[34][4]~79_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[34][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[34][5] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[34][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y9_N23
dffeas \CPU0|iMEM|REGS[32][5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[32][4]~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[32][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[32][5] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[32][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y9_N22
cycloneive_lcell_comb \CPU0|iMEM|Mux2~46 (
// Equation(s):
// \CPU0|iMEM|Mux2~46_combout  = (\CPU0|cpu01_inst|Selector14~combout  & ((\CPU0|iMEM|REGS[34][5]~q ) # ((\CPU0|cpu01_inst|Selector15~12_combout )))) # (!\CPU0|cpu01_inst|Selector14~combout  & (((\CPU0|iMEM|REGS[32][5]~q  & 
// !\CPU0|cpu01_inst|Selector15~12_combout ))))

	.dataa(\CPU0|cpu01_inst|Selector14~combout ),
	.datab(\CPU0|iMEM|REGS[34][5]~q ),
	.datac(\CPU0|iMEM|REGS[32][5]~q ),
	.datad(\CPU0|cpu01_inst|Selector15~12_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux2~46_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux2~46 .lut_mask = 16'hAAD8;
defparam \CPU0|iMEM|Mux2~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y9_N15
dffeas \CPU0|iMEM|REGS[35][5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[35][3]~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[35][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[35][5] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[35][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y9_N14
cycloneive_lcell_comb \CPU0|iMEM|Mux2~47 (
// Equation(s):
// \CPU0|iMEM|Mux2~47_combout  = (\CPU0|cpu01_inst|Selector15~12_combout  & ((\CPU0|iMEM|Mux2~46_combout  & ((\CPU0|iMEM|REGS[35][5]~q ))) # (!\CPU0|iMEM|Mux2~46_combout  & (\CPU0|iMEM|REGS[33][5]~q )))) # (!\CPU0|cpu01_inst|Selector15~12_combout  & 
// (((\CPU0|iMEM|Mux2~46_combout ))))

	.dataa(\CPU0|iMEM|REGS[33][5]~q ),
	.datab(\CPU0|cpu01_inst|Selector15~12_combout ),
	.datac(\CPU0|iMEM|REGS[35][5]~q ),
	.datad(\CPU0|iMEM|Mux2~46_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux2~47_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux2~47 .lut_mask = 16'hF388;
defparam \CPU0|iMEM|Mux2~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N24
cycloneive_lcell_comb \CPU0|iMEM|Mux2~48 (
// Equation(s):
// \CPU0|iMEM|Mux2~48_combout  = (\CPU0|cpu01_inst|Selector12~combout  & ((\CPU0|iMEM|Mux2~45_combout ) # ((\CPU0|cpu01_inst|Selector13~combout )))) # (!\CPU0|cpu01_inst|Selector12~combout  & (((\CPU0|iMEM|Mux2~47_combout  & 
// !\CPU0|cpu01_inst|Selector13~combout ))))

	.dataa(\CPU0|cpu01_inst|Selector12~combout ),
	.datab(\CPU0|iMEM|Mux2~45_combout ),
	.datac(\CPU0|iMEM|Mux2~47_combout ),
	.datad(\CPU0|cpu01_inst|Selector13~combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux2~48_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux2~48 .lut_mask = 16'hAAD8;
defparam \CPU0|iMEM|Mux2~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y11_N13
dffeas \CPU0|iMEM|REGS[46][5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[46][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[46][4]~82_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[46][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[46][5] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[46][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y11_N29
dffeas \CPU0|iMEM|REGS[45][5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[45][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[45][4]~83_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[45][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[45][5] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[45][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y11_N23
dffeas \CPU0|iMEM|REGS[44][5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[44][6]~84_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[44][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[44][5] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[44][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y11_N22
cycloneive_lcell_comb \CPU0|iMEM|Mux2~49 (
// Equation(s):
// \CPU0|iMEM|Mux2~49_combout  = (\CPU0|cpu01_inst|Selector15~12_combout  & ((\CPU0|cpu01_inst|Selector14~combout ) # ((\CPU0|iMEM|REGS[45][5]~q )))) # (!\CPU0|cpu01_inst|Selector15~12_combout  & (!\CPU0|cpu01_inst|Selector14~combout  & 
// (\CPU0|iMEM|REGS[44][5]~q )))

	.dataa(\CPU0|cpu01_inst|Selector15~12_combout ),
	.datab(\CPU0|cpu01_inst|Selector14~combout ),
	.datac(\CPU0|iMEM|REGS[44][5]~q ),
	.datad(\CPU0|iMEM|REGS[45][5]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux2~49_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux2~49 .lut_mask = 16'hBA98;
defparam \CPU0|iMEM|Mux2~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y11_N7
dffeas \CPU0|iMEM|REGS[47][5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[47][0]~85_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[47][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[47][5] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[47][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N6
cycloneive_lcell_comb \CPU0|iMEM|Mux2~50 (
// Equation(s):
// \CPU0|iMEM|Mux2~50_combout  = (\CPU0|cpu01_inst|Selector14~combout  & ((\CPU0|iMEM|Mux2~49_combout  & ((\CPU0|iMEM|REGS[47][5]~q ))) # (!\CPU0|iMEM|Mux2~49_combout  & (\CPU0|iMEM|REGS[46][5]~q )))) # (!\CPU0|cpu01_inst|Selector14~combout  & 
// (((\CPU0|iMEM|Mux2~49_combout ))))

	.dataa(\CPU0|iMEM|REGS[46][5]~q ),
	.datab(\CPU0|cpu01_inst|Selector14~combout ),
	.datac(\CPU0|iMEM|REGS[47][5]~q ),
	.datad(\CPU0|iMEM|Mux2~49_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux2~50_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux2~50 .lut_mask = 16'hF388;
defparam \CPU0|iMEM|Mux2~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N22
cycloneive_lcell_comb \CPU0|iMEM|Mux2~51 (
// Equation(s):
// \CPU0|iMEM|Mux2~51_combout  = (\CPU0|cpu01_inst|Selector13~combout  & ((\CPU0|iMEM|Mux2~48_combout  & ((\CPU0|iMEM|Mux2~50_combout ))) # (!\CPU0|iMEM|Mux2~48_combout  & (\CPU0|iMEM|Mux2~43_combout )))) # (!\CPU0|cpu01_inst|Selector13~combout  & 
// (((\CPU0|iMEM|Mux2~48_combout ))))

	.dataa(\CPU0|cpu01_inst|Selector13~combout ),
	.datab(\CPU0|iMEM|Mux2~43_combout ),
	.datac(\CPU0|iMEM|Mux2~50_combout ),
	.datad(\CPU0|iMEM|Mux2~48_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux2~51_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux2~51 .lut_mask = 16'hF588;
defparam \CPU0|iMEM|Mux2~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y14_N19
dffeas \CPU0|iMEM|REGS[22][5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[22][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[22][4]~87_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[22][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[22][5] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[22][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y14_N29
dffeas \CPU0|iMEM|REGS[26][5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[26][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[26][0]~88_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[26][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[26][5] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[26][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y14_N31
dffeas \CPU0|iMEM|REGS[18][5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[18][7]~89_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[18][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[18][5] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[18][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N30
cycloneive_lcell_comb \CPU0|iMEM|Mux2~52 (
// Equation(s):
// \CPU0|iMEM|Mux2~52_combout  = (\CPU0|cpu01_inst|Selector12~combout  & ((\CPU0|cpu01_inst|Selector13~combout ) # ((\CPU0|iMEM|REGS[26][5]~q )))) # (!\CPU0|cpu01_inst|Selector12~combout  & (!\CPU0|cpu01_inst|Selector13~combout  & (\CPU0|iMEM|REGS[18][5]~q 
// )))

	.dataa(\CPU0|cpu01_inst|Selector12~combout ),
	.datab(\CPU0|cpu01_inst|Selector13~combout ),
	.datac(\CPU0|iMEM|REGS[18][5]~q ),
	.datad(\CPU0|iMEM|REGS[26][5]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux2~52_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux2~52 .lut_mask = 16'hBA98;
defparam \CPU0|iMEM|Mux2~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y14_N21
dffeas \CPU0|iMEM|REGS[30][5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[30][4]~90_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[30][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[30][5] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[30][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N20
cycloneive_lcell_comb \CPU0|iMEM|Mux2~53 (
// Equation(s):
// \CPU0|iMEM|Mux2~53_combout  = (\CPU0|cpu01_inst|Selector13~combout  & ((\CPU0|iMEM|Mux2~52_combout  & ((\CPU0|iMEM|REGS[30][5]~q ))) # (!\CPU0|iMEM|Mux2~52_combout  & (\CPU0|iMEM|REGS[22][5]~q )))) # (!\CPU0|cpu01_inst|Selector13~combout  & 
// (((\CPU0|iMEM|Mux2~52_combout ))))

	.dataa(\CPU0|cpu01_inst|Selector13~combout ),
	.datab(\CPU0|iMEM|REGS[22][5]~q ),
	.datac(\CPU0|iMEM|REGS[30][5]~q ),
	.datad(\CPU0|iMEM|Mux2~52_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux2~53_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux2~53 .lut_mask = 16'hF588;
defparam \CPU0|iMEM|Mux2~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y18_N13
dffeas \CPU0|iMEM|REGS[27][5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[27][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[27][7]~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[27][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[27][5] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[27][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y18_N17
dffeas \CPU0|iMEM|REGS[10][5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[10][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[10][7]~104_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[10][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[10][5] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[10][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y18_N21
dffeas \CPU0|iMEM|REGS[9][5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[9][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[9][1]~105_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[9][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[9][5] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[9][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y18_N15
dffeas \CPU0|iMEM|REGS[8][5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[8][4]~106_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[8][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[8][5] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[8][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y18_N14
cycloneive_lcell_comb \CPU0|iMEM|Mux2~62 (
// Equation(s):
// \CPU0|iMEM|Mux2~62_combout  = (\CPU0|cpu01_inst|Selector15~12_combout  & ((\CPU0|cpu01_inst|Selector14~combout ) # ((\CPU0|iMEM|REGS[9][5]~q )))) # (!\CPU0|cpu01_inst|Selector15~12_combout  & (!\CPU0|cpu01_inst|Selector14~combout  & 
// (\CPU0|iMEM|REGS[8][5]~q )))

	.dataa(\CPU0|cpu01_inst|Selector15~12_combout ),
	.datab(\CPU0|cpu01_inst|Selector14~combout ),
	.datac(\CPU0|iMEM|REGS[8][5]~q ),
	.datad(\CPU0|iMEM|REGS[9][5]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux2~62_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux2~62 .lut_mask = 16'hBA98;
defparam \CPU0|iMEM|Mux2~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y18_N19
dffeas \CPU0|iMEM|REGS[11][5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[11][7]~107_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[11][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[11][5] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[11][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y18_N18
cycloneive_lcell_comb \CPU0|iMEM|Mux2~63 (
// Equation(s):
// \CPU0|iMEM|Mux2~63_combout  = (\CPU0|cpu01_inst|Selector14~combout  & ((\CPU0|iMEM|Mux2~62_combout  & ((\CPU0|iMEM|REGS[11][5]~q ))) # (!\CPU0|iMEM|Mux2~62_combout  & (\CPU0|iMEM|REGS[10][5]~q )))) # (!\CPU0|cpu01_inst|Selector14~combout  & 
// (((\CPU0|iMEM|Mux2~62_combout ))))

	.dataa(\CPU0|cpu01_inst|Selector14~combout ),
	.datab(\CPU0|iMEM|REGS[10][5]~q ),
	.datac(\CPU0|iMEM|REGS[11][5]~q ),
	.datad(\CPU0|iMEM|Mux2~62_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux2~63_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux2~63 .lut_mask = 16'hF588;
defparam \CPU0|iMEM|Mux2~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y10_N5
dffeas \CPU0|iMEM|REGS[5][5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[5][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[5][0]~108_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[5][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[5][5] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[5][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y10_N13
dffeas \CPU0|iMEM|REGS[6][5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[6][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[6][4]~109_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[6][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[6][5] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[6][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y10_N31
dffeas \CPU0|iMEM|REGS[4][5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[4][5]~110_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[4][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[4][5] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[4][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N30
cycloneive_lcell_comb \CPU0|iMEM|Mux2~64 (
// Equation(s):
// \CPU0|iMEM|Mux2~64_combout  = (\CPU0|cpu01_inst|Selector14~combout  & ((\CPU0|cpu01_inst|Selector15~12_combout ) # ((\CPU0|iMEM|REGS[6][5]~q )))) # (!\CPU0|cpu01_inst|Selector14~combout  & (!\CPU0|cpu01_inst|Selector15~12_combout  & 
// (\CPU0|iMEM|REGS[4][5]~q )))

	.dataa(\CPU0|cpu01_inst|Selector14~combout ),
	.datab(\CPU0|cpu01_inst|Selector15~12_combout ),
	.datac(\CPU0|iMEM|REGS[4][5]~q ),
	.datad(\CPU0|iMEM|REGS[6][5]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux2~64_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux2~64 .lut_mask = 16'hBA98;
defparam \CPU0|iMEM|Mux2~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y10_N23
dffeas \CPU0|iMEM|REGS[7][5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[7][5]~111_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[7][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[7][5] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[7][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N22
cycloneive_lcell_comb \CPU0|iMEM|Mux2~65 (
// Equation(s):
// \CPU0|iMEM|Mux2~65_combout  = (\CPU0|cpu01_inst|Selector15~12_combout  & ((\CPU0|iMEM|Mux2~64_combout  & ((\CPU0|iMEM|REGS[7][5]~q ))) # (!\CPU0|iMEM|Mux2~64_combout  & (\CPU0|iMEM|REGS[5][5]~q )))) # (!\CPU0|cpu01_inst|Selector15~12_combout  & 
// (((\CPU0|iMEM|Mux2~64_combout ))))

	.dataa(\CPU0|iMEM|REGS[5][5]~q ),
	.datab(\CPU0|cpu01_inst|Selector15~12_combout ),
	.datac(\CPU0|iMEM|REGS[7][5]~q ),
	.datad(\CPU0|iMEM|Mux2~64_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux2~65_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux2~65 .lut_mask = 16'hF388;
defparam \CPU0|iMEM|Mux2~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y19_N21
dffeas \CPU0|iMEM|REGS[2][5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[2][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[2][5]~112_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[2][5] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[2][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y19_N21
dffeas \CPU0|iMEM|REGS[1][5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[1][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[1][6]~113_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[1][5] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[1][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y19_N23
dffeas \CPU0|iMEM|REGS[0][5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[0][3]~114_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[0][5] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[0][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y19_N22
cycloneive_lcell_comb \CPU0|iMEM|Mux2~66 (
// Equation(s):
// \CPU0|iMEM|Mux2~66_combout  = (\CPU0|cpu01_inst|Selector14~combout  & (\CPU0|cpu01_inst|Selector15~12_combout )) # (!\CPU0|cpu01_inst|Selector14~combout  & ((\CPU0|cpu01_inst|Selector15~12_combout  & ((\CPU0|iMEM|REGS[1][5]~q ))) # 
// (!\CPU0|cpu01_inst|Selector15~12_combout  & (\CPU0|iMEM|REGS[0][5]~q ))))

	.dataa(\CPU0|cpu01_inst|Selector14~combout ),
	.datab(\CPU0|cpu01_inst|Selector15~12_combout ),
	.datac(\CPU0|iMEM|REGS[0][5]~q ),
	.datad(\CPU0|iMEM|REGS[1][5]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux2~66_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux2~66 .lut_mask = 16'hDC98;
defparam \CPU0|iMEM|Mux2~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y19_N23
dffeas \CPU0|iMEM|REGS[3][5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[3][2]~115_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[3][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[3][5] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[3][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y19_N22
cycloneive_lcell_comb \CPU0|iMEM|Mux2~67 (
// Equation(s):
// \CPU0|iMEM|Mux2~67_combout  = (\CPU0|cpu01_inst|Selector14~combout  & ((\CPU0|iMEM|Mux2~66_combout  & ((\CPU0|iMEM|REGS[3][5]~q ))) # (!\CPU0|iMEM|Mux2~66_combout  & (\CPU0|iMEM|REGS[2][5]~q )))) # (!\CPU0|cpu01_inst|Selector14~combout  & 
// (((\CPU0|iMEM|Mux2~66_combout ))))

	.dataa(\CPU0|cpu01_inst|Selector14~combout ),
	.datab(\CPU0|iMEM|REGS[2][5]~q ),
	.datac(\CPU0|iMEM|REGS[3][5]~q ),
	.datad(\CPU0|iMEM|Mux2~66_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux2~67_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux2~67 .lut_mask = 16'hF588;
defparam \CPU0|iMEM|Mux2~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y18_N4
cycloneive_lcell_comb \CPU0|iMEM|Mux2~68 (
// Equation(s):
// \CPU0|iMEM|Mux2~68_combout  = (\CPU0|cpu01_inst|Selector13~combout  & ((\CPU0|cpu01_inst|Selector12~combout ) # ((\CPU0|iMEM|Mux2~65_combout )))) # (!\CPU0|cpu01_inst|Selector13~combout  & (!\CPU0|cpu01_inst|Selector12~combout  & 
// (\CPU0|iMEM|Mux2~67_combout )))

	.dataa(\CPU0|cpu01_inst|Selector13~combout ),
	.datab(\CPU0|cpu01_inst|Selector12~combout ),
	.datac(\CPU0|iMEM|Mux2~67_combout ),
	.datad(\CPU0|iMEM|Mux2~65_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux2~68_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux2~68 .lut_mask = 16'hBA98;
defparam \CPU0|iMEM|Mux2~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y18_N29
dffeas \CPU0|iMEM|REGS[13][5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[13][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[13][2]~116_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[13][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[13][5] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[13][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y18_N5
dffeas \CPU0|iMEM|REGS[14][5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[14][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[14][2]~117_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[14][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[14][5] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[14][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y18_N31
dffeas \CPU0|iMEM|REGS[12][5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[12][4]~118_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[12][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[12][5] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[12][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N30
cycloneive_lcell_comb \CPU0|iMEM|Mux2~69 (
// Equation(s):
// \CPU0|iMEM|Mux2~69_combout  = (\CPU0|cpu01_inst|Selector15~12_combout  & (((\CPU0|cpu01_inst|Selector14~combout )))) # (!\CPU0|cpu01_inst|Selector15~12_combout  & ((\CPU0|cpu01_inst|Selector14~combout  & (\CPU0|iMEM|REGS[14][5]~q )) # 
// (!\CPU0|cpu01_inst|Selector14~combout  & ((\CPU0|iMEM|REGS[12][5]~q )))))

	.dataa(\CPU0|cpu01_inst|Selector15~12_combout ),
	.datab(\CPU0|iMEM|REGS[14][5]~q ),
	.datac(\CPU0|iMEM|REGS[12][5]~q ),
	.datad(\CPU0|cpu01_inst|Selector14~combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux2~69_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux2~69 .lut_mask = 16'hEE50;
defparam \CPU0|iMEM|Mux2~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y18_N7
dffeas \CPU0|iMEM|REGS[15][5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[15][3]~119_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[15][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[15][5] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[15][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N6
cycloneive_lcell_comb \CPU0|iMEM|Mux2~70 (
// Equation(s):
// \CPU0|iMEM|Mux2~70_combout  = (\CPU0|cpu01_inst|Selector15~12_combout  & ((\CPU0|iMEM|Mux2~69_combout  & (\CPU0|iMEM|REGS[15][5]~q )) # (!\CPU0|iMEM|Mux2~69_combout  & ((\CPU0|iMEM|REGS[13][5]~q ))))) # (!\CPU0|cpu01_inst|Selector15~12_combout  & 
// (\CPU0|iMEM|Mux2~69_combout ))

	.dataa(\CPU0|cpu01_inst|Selector15~12_combout ),
	.datab(\CPU0|iMEM|Mux2~69_combout ),
	.datac(\CPU0|iMEM|REGS[15][5]~q ),
	.datad(\CPU0|iMEM|REGS[13][5]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux2~70_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux2~70 .lut_mask = 16'hE6C4;
defparam \CPU0|iMEM|Mux2~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N2
cycloneive_lcell_comb \CPU0|iMEM|Mux2~71 (
// Equation(s):
// \CPU0|iMEM|Mux2~71_combout  = (\CPU0|cpu01_inst|Selector12~combout  & ((\CPU0|iMEM|Mux2~68_combout  & ((\CPU0|iMEM|Mux2~70_combout ))) # (!\CPU0|iMEM|Mux2~68_combout  & (\CPU0|iMEM|Mux2~63_combout )))) # (!\CPU0|cpu01_inst|Selector12~combout  & 
// (((\CPU0|iMEM|Mux2~68_combout ))))

	.dataa(\CPU0|iMEM|Mux2~63_combout ),
	.datab(\CPU0|cpu01_inst|Selector12~combout ),
	.datac(\CPU0|iMEM|Mux2~68_combout ),
	.datad(\CPU0|iMEM|Mux2~70_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux2~71_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux2~71 .lut_mask = 16'hF838;
defparam \CPU0|iMEM|Mux2~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y18_N13
dffeas \CPU0|iMEM|REGS[57][5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[57][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[57][1]~122_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[57][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[57][5] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[57][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y18_N23
dffeas \CPU0|iMEM|REGS[49][5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[49][3]~123_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[49][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[49][5] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[49][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N22
cycloneive_lcell_comb \CPU0|iMEM|Mux2~73 (
// Equation(s):
// \CPU0|iMEM|Mux2~73_combout  = (\CPU0|cpu01_inst|Selector13~combout  & (\CPU0|cpu01_inst|Selector12~combout )) # (!\CPU0|cpu01_inst|Selector13~combout  & ((\CPU0|cpu01_inst|Selector12~combout  & ((\CPU0|iMEM|REGS[57][5]~q ))) # 
// (!\CPU0|cpu01_inst|Selector12~combout  & (\CPU0|iMEM|REGS[49][5]~q ))))

	.dataa(\CPU0|cpu01_inst|Selector13~combout ),
	.datab(\CPU0|cpu01_inst|Selector12~combout ),
	.datac(\CPU0|iMEM|REGS[49][5]~q ),
	.datad(\CPU0|iMEM|REGS[57][5]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux2~73_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux2~73 .lut_mask = 16'hDC98;
defparam \CPU0|iMEM|Mux2~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y17_N13
dffeas \CPU0|iMEM|REGS[58][5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[58][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[58][0]~125_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[58][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[58][5] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[58][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y17_N5
dffeas \CPU0|iMEM|REGS[55][5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[55][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[55][5]~133_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[55][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[55][5] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[55][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y17_N5
dffeas \CPU0|iMEM|REGS[59][5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[59][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[59][0]~134_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[59][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[59][5] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[59][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y17_N15
dffeas \CPU0|iMEM|REGS[51][5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[51][0]~135_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[51][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[51][5] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[51][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y17_N14
cycloneive_lcell_comb \CPU0|iMEM|Mux2~80 (
// Equation(s):
// \CPU0|iMEM|Mux2~80_combout  = (\CPU0|cpu01_inst|Selector12~combout  & ((\CPU0|iMEM|REGS[59][5]~q ) # ((\CPU0|cpu01_inst|Selector13~combout )))) # (!\CPU0|cpu01_inst|Selector12~combout  & (((\CPU0|iMEM|REGS[51][5]~q  & !\CPU0|cpu01_inst|Selector13~combout 
// ))))

	.dataa(\CPU0|cpu01_inst|Selector12~combout ),
	.datab(\CPU0|iMEM|REGS[59][5]~q ),
	.datac(\CPU0|iMEM|REGS[51][5]~q ),
	.datad(\CPU0|cpu01_inst|Selector13~combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux2~80_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux2~80 .lut_mask = 16'hAAD8;
defparam \CPU0|iMEM|Mux2~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y17_N15
dffeas \CPU0|iMEM|REGS[63][5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[63][1]~136_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[63][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[63][5] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[63][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y17_N14
cycloneive_lcell_comb \CPU0|iMEM|Mux2~81 (
// Equation(s):
// \CPU0|iMEM|Mux2~81_combout  = (\CPU0|iMEM|Mux2~80_combout  & (((\CPU0|iMEM|REGS[63][5]~q ) # (!\CPU0|cpu01_inst|Selector13~combout )))) # (!\CPU0|iMEM|Mux2~80_combout  & (\CPU0|iMEM|REGS[55][5]~q  & ((\CPU0|cpu01_inst|Selector13~combout ))))

	.dataa(\CPU0|iMEM|Mux2~80_combout ),
	.datab(\CPU0|iMEM|REGS[55][5]~q ),
	.datac(\CPU0|iMEM|REGS[63][5]~q ),
	.datad(\CPU0|cpu01_inst|Selector13~combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux2~81_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux2~81 .lut_mask = 16'hE4AA;
defparam \CPU0|iMEM|Mux2~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N26
cycloneive_lcell_comb \CPU0|data_in~38 (
// Equation(s):
// \CPU0|data_in~38_combout  = (\CPU0|cpu01_inst|Selector15~12_combout  $ (!\CPU0|cpu01_inst|Selector14~combout )) # (!\CPU0|Equal4~0_combout )

	.dataa(\CPU0|cpu01_inst|Selector15~12_combout ),
	.datab(gnd),
	.datac(\CPU0|cpu01_inst|Selector14~combout ),
	.datad(\CPU0|Equal4~0_combout ),
	.cin(gnd),
	.combout(\CPU0|data_in~38_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|data_in~38 .lut_mask = 16'hA5FF;
defparam \CPU0|data_in~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y12_N11
dffeas \CPU0|DDR2[4] (
	.clk(!\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|DDR2[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|DDR2[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|DDR2 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|DDR2[4] .is_wysiwyg = "true";
defparam \CPU0|DDR2[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y13_N5
dffeas \CPU0|PORT_B_OUT[4] (
	.clk(!\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|cpu01_inst|Selector19~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|PORT_B_OUT[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|PORT_B_OUT [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|PORT_B_OUT[4] .is_wysiwyg = "true";
defparam \CPU0|PORT_B_OUT[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N4
cycloneive_lcell_comb \CPU0|data_in~39 (
// Equation(s):
// \CPU0|data_in~39_combout  = (\CPU0|DDR2 [4] & ((\CPU0|Equal1~0_combout ) # ((\CPU0|Equal3~0_combout  & \CPU0|PORT_B_OUT [4]))))

	.dataa(\CPU0|Equal1~0_combout ),
	.datab(\CPU0|Equal3~0_combout ),
	.datac(\CPU0|PORT_B_OUT [4]),
	.datad(\CPU0|DDR2 [4]),
	.cin(gnd),
	.combout(\CPU0|data_in~39_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|data_in~39 .lut_mask = 16'hEA00;
defparam \CPU0|data_in~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y13_N9
dffeas \CPU0|DDR1[4] (
	.clk(!\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|DDR1[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|DDR1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|DDR1 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|DDR1[4] .is_wysiwyg = "true";
defparam \CPU0|DDR1[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y14_N21
dffeas \CPU0|PORT_A_OUT[4] (
	.clk(!\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|cpu01_inst|Selector19~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|PORT_A_OUT[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|PORT_A_OUT [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|PORT_A_OUT[4] .is_wysiwyg = "true";
defparam \CPU0|PORT_A_OUT[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N20
cycloneive_lcell_comb \CPU0|data_in~40 (
// Equation(s):
// \CPU0|data_in~40_combout  = (\CPU0|DDR1 [4] & ((\CPU0|Equal0~4_combout ) # ((\CPU0|Equal2~0_combout  & \CPU0|PORT_A_OUT [4]))))

	.dataa(\CPU0|Equal0~4_combout ),
	.datab(\CPU0|Equal2~0_combout ),
	.datac(\CPU0|PORT_A_OUT [4]),
	.datad(\CPU0|DDR1 [4]),
	.cin(gnd),
	.combout(\CPU0|data_in~40_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|data_in~40 .lut_mask = 16'hEA00;
defparam \CPU0|data_in~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y16_N9
dffeas \CPU0|DATA_IN_s[4] (
	.clk(!\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(DATA_IN[4]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\reset~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|DATA_IN_s [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|DATA_IN_s[4] .is_wysiwyg = "true";
defparam \CPU0|DATA_IN_s[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y15_N21
dffeas \CPU0|PORT_A_IN_s[4] (
	.clk(!\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|PORT_A_OUT [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\reset~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|PORT_A_IN_s [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|PORT_A_IN_s[4] .is_wysiwyg = "true";
defparam \CPU0|PORT_A_IN_s[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N20
cycloneive_lcell_comb \CPU0|data_in~41 (
// Equation(s):
// \CPU0|data_in~41_combout  = (\CPU0|Equal2~0_combout  & (!\CPU0|DDR1 [4] & (\CPU0|PORT_A_IN_s [4]))) # (!\CPU0|Equal2~0_combout  & (((\CPU0|DATA_IN_s [4]))))

	.dataa(\CPU0|DDR1 [4]),
	.datab(\CPU0|Equal2~0_combout ),
	.datac(\CPU0|PORT_A_IN_s [4]),
	.datad(\CPU0|DATA_IN_s [4]),
	.cin(gnd),
	.combout(\CPU0|data_in~41_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|data_in~41 .lut_mask = 16'h7340;
defparam \CPU0|data_in~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N8
cycloneive_lcell_comb \CPU0|data_in~42 (
// Equation(s):
// \CPU0|data_in~42_combout  = (!\CPU0|Equal3~0_combout  & ((\CPU0|data_in~40_combout ) # ((!\CPU0|Equal0~4_combout  & \CPU0|data_in~41_combout ))))

	.dataa(\CPU0|Equal0~4_combout ),
	.datab(\CPU0|data_in~40_combout ),
	.datac(\CPU0|Equal3~0_combout ),
	.datad(\CPU0|data_in~41_combout ),
	.cin(gnd),
	.combout(\CPU0|data_in~42_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|data_in~42 .lut_mask = 16'h0D0C;
defparam \CPU0|data_in~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y14_N17
dffeas \CPU0|PORT_B_IN_s[4] (
	.clk(!\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\TAPE_S~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\reset~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|PORT_B_IN_s [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|PORT_B_IN_s[4] .is_wysiwyg = "true";
defparam \CPU0|PORT_B_IN_s[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N16
cycloneive_lcell_comb \CPU0|data_in~43 (
// Equation(s):
// \CPU0|data_in~43_combout  = (\CPU0|data_in~42_combout ) # ((\CPU0|Equal3~0_combout  & (!\CPU0|DDR2 [4] & \CPU0|PORT_B_IN_s [4])))

	.dataa(\CPU0|Equal3~0_combout ),
	.datab(\CPU0|DDR2 [4]),
	.datac(\CPU0|PORT_B_IN_s [4]),
	.datad(\CPU0|data_in~42_combout ),
	.cin(gnd),
	.combout(\CPU0|data_in~43_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|data_in~43 .lut_mask = 16'hFF20;
defparam \CPU0|data_in~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N6
cycloneive_lcell_comb \CPU0|data_in~44 (
// Equation(s):
// \CPU0|data_in~44_combout  = (\CPU0|data_in~38_combout  & ((\CPU0|data_in~39_combout ) # ((\CPU0|data_in~43_combout  & !\CPU0|Equal1~0_combout ))))

	.dataa(\CPU0|data_in~39_combout ),
	.datab(\CPU0|data_in~43_combout ),
	.datac(\CPU0|data_in~38_combout ),
	.datad(\CPU0|Equal1~0_combout ),
	.cin(gnd),
	.combout(\CPU0|data_in~44_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|data_in~44 .lut_mask = 16'hA0E0;
defparam \CPU0|data_in~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y14_N9
dffeas \CPU0|iMEM|REGS[86][4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[86][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[86][5]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[86][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[86][4] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[86][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y14_N25
dffeas \CPU0|iMEM|REGS[90][4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[90][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[90][1]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[90][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[90][4] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[90][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y14_N27
dffeas \CPU0|iMEM|REGS[82][4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[82][2]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[82][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[82][4] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[82][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y14_N26
cycloneive_lcell_comb \CPU0|iMEM|Mux3~0 (
// Equation(s):
// \CPU0|iMEM|Mux3~0_combout  = (\CPU0|cpu01_inst|Selector12~combout  & ((\CPU0|cpu01_inst|Selector13~combout ) # ((\CPU0|iMEM|REGS[90][4]~q )))) # (!\CPU0|cpu01_inst|Selector12~combout  & (!\CPU0|cpu01_inst|Selector13~combout  & (\CPU0|iMEM|REGS[82][4]~q 
// )))

	.dataa(\CPU0|cpu01_inst|Selector12~combout ),
	.datab(\CPU0|cpu01_inst|Selector13~combout ),
	.datac(\CPU0|iMEM|REGS[82][4]~q ),
	.datad(\CPU0|iMEM|REGS[90][4]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux3~0 .lut_mask = 16'hBA98;
defparam \CPU0|iMEM|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y13_N17
dffeas \CPU0|iMEM|REGS[94][4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[94][1]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[94][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[94][4] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[94][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y13_N16
cycloneive_lcell_comb \CPU0|iMEM|Mux3~1 (
// Equation(s):
// \CPU0|iMEM|Mux3~1_combout  = (\CPU0|cpu01_inst|Selector13~combout  & ((\CPU0|iMEM|Mux3~0_combout  & ((\CPU0|iMEM|REGS[94][4]~q ))) # (!\CPU0|iMEM|Mux3~0_combout  & (\CPU0|iMEM|REGS[86][4]~q )))) # (!\CPU0|cpu01_inst|Selector13~combout  & 
// (((\CPU0|iMEM|Mux3~0_combout ))))

	.dataa(\CPU0|cpu01_inst|Selector13~combout ),
	.datab(\CPU0|iMEM|REGS[86][4]~q ),
	.datac(\CPU0|iMEM|REGS[94][4]~q ),
	.datad(\CPU0|iMEM|Mux3~0_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux3~1 .lut_mask = 16'hF588;
defparam \CPU0|iMEM|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y12_N1
dffeas \CPU0|iMEM|REGS[89][4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[89][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[89][1]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[89][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[89][4] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[89][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y12_N1
dffeas \CPU0|iMEM|REGS[85][4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[85][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[85][5]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[85][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[85][4] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[85][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y12_N11
dffeas \CPU0|iMEM|REGS[81][4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[81][4]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[81][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[81][4] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[81][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N10
cycloneive_lcell_comb \CPU0|iMEM|Mux3~2 (
// Equation(s):
// \CPU0|iMEM|Mux3~2_combout  = (\CPU0|cpu01_inst|Selector12~combout  & (\CPU0|cpu01_inst|Selector13~combout )) # (!\CPU0|cpu01_inst|Selector12~combout  & ((\CPU0|cpu01_inst|Selector13~combout  & ((\CPU0|iMEM|REGS[85][4]~q ))) # 
// (!\CPU0|cpu01_inst|Selector13~combout  & (\CPU0|iMEM|REGS[81][4]~q ))))

	.dataa(\CPU0|cpu01_inst|Selector12~combout ),
	.datab(\CPU0|cpu01_inst|Selector13~combout ),
	.datac(\CPU0|iMEM|REGS[81][4]~q ),
	.datad(\CPU0|iMEM|REGS[85][4]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux3~2 .lut_mask = 16'hDC98;
defparam \CPU0|iMEM|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y12_N3
dffeas \CPU0|iMEM|REGS[93][4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[93][1]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[93][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[93][4] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[93][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y12_N2
cycloneive_lcell_comb \CPU0|iMEM|Mux3~3 (
// Equation(s):
// \CPU0|iMEM|Mux3~3_combout  = (\CPU0|cpu01_inst|Selector12~combout  & ((\CPU0|iMEM|Mux3~2_combout  & (\CPU0|iMEM|REGS[93][4]~q )) # (!\CPU0|iMEM|Mux3~2_combout  & ((\CPU0|iMEM|REGS[89][4]~q ))))) # (!\CPU0|cpu01_inst|Selector12~combout  & 
// (\CPU0|iMEM|Mux3~2_combout ))

	.dataa(\CPU0|cpu01_inst|Selector12~combout ),
	.datab(\CPU0|iMEM|Mux3~2_combout ),
	.datac(\CPU0|iMEM|REGS[93][4]~q ),
	.datad(\CPU0|iMEM|REGS[89][4]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux3~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux3~3 .lut_mask = 16'hE6C4;
defparam \CPU0|iMEM|Mux3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y10_N31
dffeas \CPU0|iMEM|REGS[88][4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[88][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[88][5]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[88][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[88][4] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[88][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y10_N9
dffeas \CPU0|iMEM|REGS[80][4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[80][0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[80][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[80][4] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[80][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y10_N8
cycloneive_lcell_comb \CPU0|iMEM|Mux3~4 (
// Equation(s):
// \CPU0|iMEM|Mux3~4_combout  = (\CPU0|cpu01_inst|Selector12~combout  & ((\CPU0|iMEM|REGS[88][4]~q ) # ((\CPU0|cpu01_inst|Selector13~combout )))) # (!\CPU0|cpu01_inst|Selector12~combout  & (((\CPU0|iMEM|REGS[80][4]~q  & !\CPU0|cpu01_inst|Selector13~combout 
// ))))

	.dataa(\CPU0|iMEM|REGS[88][4]~q ),
	.datab(\CPU0|cpu01_inst|Selector12~combout ),
	.datac(\CPU0|iMEM|REGS[80][4]~q ),
	.datad(\CPU0|cpu01_inst|Selector13~combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux3~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux3~4 .lut_mask = 16'hCCB8;
defparam \CPU0|iMEM|Mux3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y15_N15
dffeas \CPU0|iMEM|REGS[91][4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[91][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[91][1]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[91][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[91][4] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[91][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y9_N29
dffeas \CPU0|iMEM|REGS[102][4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[102][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[102][4]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[102][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[102][4] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[102][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y10_N9
dffeas \CPU0|iMEM|REGS[101][4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[101][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[101][7]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[101][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[101][4] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[101][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y10_N27
dffeas \CPU0|iMEM|REGS[100][4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[100][7]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[100][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[100][4] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[100][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N26
cycloneive_lcell_comb \CPU0|iMEM|Mux3~10 (
// Equation(s):
// \CPU0|iMEM|Mux3~10_combout  = (\CPU0|cpu01_inst|Selector15~12_combout  & ((\CPU0|iMEM|REGS[101][4]~q ) # ((\CPU0|cpu01_inst|Selector14~combout )))) # (!\CPU0|cpu01_inst|Selector15~12_combout  & (((\CPU0|iMEM|REGS[100][4]~q  & 
// !\CPU0|cpu01_inst|Selector14~combout ))))

	.dataa(\CPU0|cpu01_inst|Selector15~12_combout ),
	.datab(\CPU0|iMEM|REGS[101][4]~q ),
	.datac(\CPU0|iMEM|REGS[100][4]~q ),
	.datad(\CPU0|cpu01_inst|Selector14~combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux3~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux3~10 .lut_mask = 16'hAAD8;
defparam \CPU0|iMEM|Mux3~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y9_N7
dffeas \CPU0|iMEM|REGS[103][4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[103][1]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[103][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[103][4] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[103][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N6
cycloneive_lcell_comb \CPU0|iMEM|Mux3~11 (
// Equation(s):
// \CPU0|iMEM|Mux3~11_combout  = (\CPU0|cpu01_inst|Selector14~combout  & ((\CPU0|iMEM|Mux3~10_combout  & (\CPU0|iMEM|REGS[103][4]~q )) # (!\CPU0|iMEM|Mux3~10_combout  & ((\CPU0|iMEM|REGS[102][4]~q ))))) # (!\CPU0|cpu01_inst|Selector14~combout  & 
// (\CPU0|iMEM|Mux3~10_combout ))

	.dataa(\CPU0|cpu01_inst|Selector14~combout ),
	.datab(\CPU0|iMEM|Mux3~10_combout ),
	.datac(\CPU0|iMEM|REGS[103][4]~q ),
	.datad(\CPU0|iMEM|REGS[102][4]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux3~11_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux3~11 .lut_mask = 16'hE6C4;
defparam \CPU0|iMEM|Mux3~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y7_N25
dffeas \CPU0|iMEM|REGS[105][4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[105][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[105][2]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[105][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[105][4] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[105][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y7_N9
dffeas \CPU0|iMEM|REGS[106][4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[106][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[106][5]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[106][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[106][4] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[106][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y7_N27
dffeas \CPU0|iMEM|REGS[104][4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[104][3]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[104][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[104][4] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[104][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y7_N26
cycloneive_lcell_comb \CPU0|iMEM|Mux3~12 (
// Equation(s):
// \CPU0|iMEM|Mux3~12_combout  = (\CPU0|cpu01_inst|Selector15~12_combout  & (((\CPU0|cpu01_inst|Selector14~combout )))) # (!\CPU0|cpu01_inst|Selector15~12_combout  & ((\CPU0|cpu01_inst|Selector14~combout  & (\CPU0|iMEM|REGS[106][4]~q )) # 
// (!\CPU0|cpu01_inst|Selector14~combout  & ((\CPU0|iMEM|REGS[104][4]~q )))))

	.dataa(\CPU0|cpu01_inst|Selector15~12_combout ),
	.datab(\CPU0|iMEM|REGS[106][4]~q ),
	.datac(\CPU0|iMEM|REGS[104][4]~q ),
	.datad(\CPU0|cpu01_inst|Selector14~combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux3~12_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux3~12 .lut_mask = 16'hEE50;
defparam \CPU0|iMEM|Mux3~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y7_N3
dffeas \CPU0|iMEM|REGS[107][4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[107][2]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[107][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[107][4] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[107][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N2
cycloneive_lcell_comb \CPU0|iMEM|Mux3~13 (
// Equation(s):
// \CPU0|iMEM|Mux3~13_combout  = (\CPU0|cpu01_inst|Selector15~12_combout  & ((\CPU0|iMEM|Mux3~12_combout  & (\CPU0|iMEM|REGS[107][4]~q )) # (!\CPU0|iMEM|Mux3~12_combout  & ((\CPU0|iMEM|REGS[105][4]~q ))))) # (!\CPU0|cpu01_inst|Selector15~12_combout  & 
// (\CPU0|iMEM|Mux3~12_combout ))

	.dataa(\CPU0|cpu01_inst|Selector15~12_combout ),
	.datab(\CPU0|iMEM|Mux3~12_combout ),
	.datac(\CPU0|iMEM|REGS[107][4]~q ),
	.datad(\CPU0|iMEM|REGS[105][4]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux3~13_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux3~13 .lut_mask = 16'hE6C4;
defparam \CPU0|iMEM|Mux3~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y8_N9
dffeas \CPU0|iMEM|REGS[97][4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[97][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[97][0]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[97][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[97][4] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[97][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y8_N25
dffeas \CPU0|iMEM|REGS[98][4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[98][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[98][7]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[98][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[98][4] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[98][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y8_N3
dffeas \CPU0|iMEM|REGS[96][4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[96][3]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[96][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[96][4] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[96][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N2
cycloneive_lcell_comb \CPU0|iMEM|Mux3~14 (
// Equation(s):
// \CPU0|iMEM|Mux3~14_combout  = (\CPU0|cpu01_inst|Selector15~12_combout  & (\CPU0|cpu01_inst|Selector14~combout )) # (!\CPU0|cpu01_inst|Selector15~12_combout  & ((\CPU0|cpu01_inst|Selector14~combout  & ((\CPU0|iMEM|REGS[98][4]~q ))) # 
// (!\CPU0|cpu01_inst|Selector14~combout  & (\CPU0|iMEM|REGS[96][4]~q ))))

	.dataa(\CPU0|cpu01_inst|Selector15~12_combout ),
	.datab(\CPU0|cpu01_inst|Selector14~combout ),
	.datac(\CPU0|iMEM|REGS[96][4]~q ),
	.datad(\CPU0|iMEM|REGS[98][4]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux3~14_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux3~14 .lut_mask = 16'hDC98;
defparam \CPU0|iMEM|Mux3~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y8_N11
dffeas \CPU0|iMEM|REGS[99][4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[99][1]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[99][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[99][4] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[99][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N10
cycloneive_lcell_comb \CPU0|iMEM|Mux3~15 (
// Equation(s):
// \CPU0|iMEM|Mux3~15_combout  = (\CPU0|iMEM|Mux3~14_combout  & (((\CPU0|iMEM|REGS[99][4]~q )) # (!\CPU0|cpu01_inst|Selector15~12_combout ))) # (!\CPU0|iMEM|Mux3~14_combout  & (\CPU0|cpu01_inst|Selector15~12_combout  & ((\CPU0|iMEM|REGS[97][4]~q ))))

	.dataa(\CPU0|iMEM|Mux3~14_combout ),
	.datab(\CPU0|cpu01_inst|Selector15~12_combout ),
	.datac(\CPU0|iMEM|REGS[99][4]~q ),
	.datad(\CPU0|iMEM|REGS[97][4]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux3~15_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux3~15 .lut_mask = 16'hE6A2;
defparam \CPU0|iMEM|Mux3~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N8
cycloneive_lcell_comb \CPU0|iMEM|Mux3~16 (
// Equation(s):
// \CPU0|iMEM|Mux3~16_combout  = (\CPU0|cpu01_inst|Selector13~combout  & (((\CPU0|cpu01_inst|Selector12~combout )))) # (!\CPU0|cpu01_inst|Selector13~combout  & ((\CPU0|cpu01_inst|Selector12~combout  & (\CPU0|iMEM|Mux3~13_combout )) # 
// (!\CPU0|cpu01_inst|Selector12~combout  & ((\CPU0|iMEM|Mux3~15_combout )))))

	.dataa(\CPU0|iMEM|Mux3~13_combout ),
	.datab(\CPU0|cpu01_inst|Selector13~combout ),
	.datac(\CPU0|iMEM|Mux3~15_combout ),
	.datad(\CPU0|cpu01_inst|Selector12~combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux3~16_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux3~16 .lut_mask = 16'hEE30;
defparam \CPU0|iMEM|Mux3~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y9_N9
dffeas \CPU0|iMEM|REGS[110][4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[110][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[110][7]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[110][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[110][4] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[110][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y9_N1
dffeas \CPU0|iMEM|REGS[109][4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[109][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[109][0]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[109][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[109][4] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[109][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y9_N3
dffeas \CPU0|iMEM|REGS[108][4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[108][6]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[108][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[108][4] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[108][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N2
cycloneive_lcell_comb \CPU0|iMEM|Mux3~17 (
// Equation(s):
// \CPU0|iMEM|Mux3~17_combout  = (\CPU0|cpu01_inst|Selector15~12_combout  & ((\CPU0|iMEM|REGS[109][4]~q ) # ((\CPU0|cpu01_inst|Selector14~combout )))) # (!\CPU0|cpu01_inst|Selector15~12_combout  & (((\CPU0|iMEM|REGS[108][4]~q  & 
// !\CPU0|cpu01_inst|Selector14~combout ))))

	.dataa(\CPU0|iMEM|REGS[109][4]~q ),
	.datab(\CPU0|cpu01_inst|Selector15~12_combout ),
	.datac(\CPU0|iMEM|REGS[108][4]~q ),
	.datad(\CPU0|cpu01_inst|Selector14~combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux3~17_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux3~17 .lut_mask = 16'hCCB8;
defparam \CPU0|iMEM|Mux3~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y9_N3
dffeas \CPU0|iMEM|REGS[111][4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[111][4]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[111][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[111][4] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[111][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N2
cycloneive_lcell_comb \CPU0|iMEM|Mux3~18 (
// Equation(s):
// \CPU0|iMEM|Mux3~18_combout  = (\CPU0|iMEM|Mux3~17_combout  & (((\CPU0|iMEM|REGS[111][4]~q ) # (!\CPU0|cpu01_inst|Selector14~combout )))) # (!\CPU0|iMEM|Mux3~17_combout  & (\CPU0|iMEM|REGS[110][4]~q  & ((\CPU0|cpu01_inst|Selector14~combout ))))

	.dataa(\CPU0|iMEM|Mux3~17_combout ),
	.datab(\CPU0|iMEM|REGS[110][4]~q ),
	.datac(\CPU0|iMEM|REGS[111][4]~q ),
	.datad(\CPU0|cpu01_inst|Selector14~combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux3~18_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux3~18 .lut_mask = 16'hE4AA;
defparam \CPU0|iMEM|Mux3~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N18
cycloneive_lcell_comb \CPU0|iMEM|Mux3~19 (
// Equation(s):
// \CPU0|iMEM|Mux3~19_combout  = (\CPU0|cpu01_inst|Selector13~combout  & ((\CPU0|iMEM|Mux3~16_combout  & ((\CPU0|iMEM|Mux3~18_combout ))) # (!\CPU0|iMEM|Mux3~16_combout  & (\CPU0|iMEM|Mux3~11_combout )))) # (!\CPU0|cpu01_inst|Selector13~combout  & 
// (((\CPU0|iMEM|Mux3~16_combout ))))

	.dataa(\CPU0|iMEM|Mux3~11_combout ),
	.datab(\CPU0|cpu01_inst|Selector13~combout ),
	.datac(\CPU0|iMEM|Mux3~16_combout ),
	.datad(\CPU0|iMEM|Mux3~18_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux3~19_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux3~19 .lut_mask = 16'hF838;
defparam \CPU0|iMEM|Mux3~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y19_N29
dffeas \CPU0|iMEM|REGS[74][4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[74][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[74][2]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[74][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[74][4] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[74][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y19_N1
dffeas \CPU0|iMEM|REGS[73][4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[73][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[73][0]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[73][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[73][4] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[73][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y19_N19
dffeas \CPU0|iMEM|REGS[72][4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[72][0]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[72][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[72][4] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[72][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N18
cycloneive_lcell_comb \CPU0|iMEM|Mux3~20 (
// Equation(s):
// \CPU0|iMEM|Mux3~20_combout  = (\CPU0|cpu01_inst|Selector15~12_combout  & ((\CPU0|cpu01_inst|Selector14~combout ) # ((\CPU0|iMEM|REGS[73][4]~q )))) # (!\CPU0|cpu01_inst|Selector15~12_combout  & (!\CPU0|cpu01_inst|Selector14~combout  & 
// (\CPU0|iMEM|REGS[72][4]~q )))

	.dataa(\CPU0|cpu01_inst|Selector15~12_combout ),
	.datab(\CPU0|cpu01_inst|Selector14~combout ),
	.datac(\CPU0|iMEM|REGS[72][4]~q ),
	.datad(\CPU0|iMEM|REGS[73][4]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux3~20_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux3~20 .lut_mask = 16'hBA98;
defparam \CPU0|iMEM|Mux3~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y19_N23
dffeas \CPU0|iMEM|REGS[75][4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[75][5]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[75][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[75][4] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[75][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N22
cycloneive_lcell_comb \CPU0|iMEM|Mux3~21 (
// Equation(s):
// \CPU0|iMEM|Mux3~21_combout  = (\CPU0|cpu01_inst|Selector14~combout  & ((\CPU0|iMEM|Mux3~20_combout  & (\CPU0|iMEM|REGS[75][4]~q )) # (!\CPU0|iMEM|Mux3~20_combout  & ((\CPU0|iMEM|REGS[74][4]~q ))))) # (!\CPU0|cpu01_inst|Selector14~combout  & 
// (\CPU0|iMEM|Mux3~20_combout ))

	.dataa(\CPU0|cpu01_inst|Selector14~combout ),
	.datab(\CPU0|iMEM|Mux3~20_combout ),
	.datac(\CPU0|iMEM|REGS[75][4]~q ),
	.datad(\CPU0|iMEM|REGS[74][4]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux3~21_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux3~21 .lut_mask = 16'hE6C4;
defparam \CPU0|iMEM|Mux3~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y19_N17
dffeas \CPU0|iMEM|REGS[69][4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[69][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[69][6]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[69][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[69][4] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[69][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y19_N25
dffeas \CPU0|iMEM|REGS[70][4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[70][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[70][3]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[70][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[70][4] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[70][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y19_N27
dffeas \CPU0|iMEM|REGS[68][4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[68][6]~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[68][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[68][4] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[68][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y19_N26
cycloneive_lcell_comb \CPU0|iMEM|Mux3~22 (
// Equation(s):
// \CPU0|iMEM|Mux3~22_combout  = (\CPU0|cpu01_inst|Selector14~combout  & ((\CPU0|cpu01_inst|Selector15~12_combout ) # ((\CPU0|iMEM|REGS[70][4]~q )))) # (!\CPU0|cpu01_inst|Selector14~combout  & (!\CPU0|cpu01_inst|Selector15~12_combout  & 
// (\CPU0|iMEM|REGS[68][4]~q )))

	.dataa(\CPU0|cpu01_inst|Selector14~combout ),
	.datab(\CPU0|cpu01_inst|Selector15~12_combout ),
	.datac(\CPU0|iMEM|REGS[68][4]~q ),
	.datad(\CPU0|iMEM|REGS[70][4]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux3~22_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux3~22 .lut_mask = 16'hBA98;
defparam \CPU0|iMEM|Mux3~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y19_N19
dffeas \CPU0|iMEM|REGS[71][4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[71][0]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[71][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[71][4] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[71][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y19_N18
cycloneive_lcell_comb \CPU0|iMEM|Mux3~23 (
// Equation(s):
// \CPU0|iMEM|Mux3~23_combout  = (\CPU0|iMEM|Mux3~22_combout  & (((\CPU0|iMEM|REGS[71][4]~q ) # (!\CPU0|cpu01_inst|Selector15~12_combout )))) # (!\CPU0|iMEM|Mux3~22_combout  & (\CPU0|iMEM|REGS[69][4]~q  & ((\CPU0|cpu01_inst|Selector15~12_combout ))))

	.dataa(\CPU0|iMEM|Mux3~22_combout ),
	.datab(\CPU0|iMEM|REGS[69][4]~q ),
	.datac(\CPU0|iMEM|REGS[71][4]~q ),
	.datad(\CPU0|cpu01_inst|Selector15~12_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux3~23_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux3~23 .lut_mask = 16'hE4AA;
defparam \CPU0|iMEM|Mux3~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y11_N1
dffeas \CPU0|iMEM|REGS[66][4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[66][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[66][4]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[66][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[66][4] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[66][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y11_N25
dffeas \CPU0|iMEM|REGS[65][4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[65][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[65][4]~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[65][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[65][4] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[65][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y11_N19
dffeas \CPU0|iMEM|REGS[64][4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[64][2]~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[64][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[64][4] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[64][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y11_N18
cycloneive_lcell_comb \CPU0|iMEM|Mux3~24 (
// Equation(s):
// \CPU0|iMEM|Mux3~24_combout  = (\CPU0|cpu01_inst|Selector14~combout  & (\CPU0|cpu01_inst|Selector15~12_combout )) # (!\CPU0|cpu01_inst|Selector14~combout  & ((\CPU0|cpu01_inst|Selector15~12_combout  & ((\CPU0|iMEM|REGS[65][4]~q ))) # 
// (!\CPU0|cpu01_inst|Selector15~12_combout  & (\CPU0|iMEM|REGS[64][4]~q ))))

	.dataa(\CPU0|cpu01_inst|Selector14~combout ),
	.datab(\CPU0|cpu01_inst|Selector15~12_combout ),
	.datac(\CPU0|iMEM|REGS[64][4]~q ),
	.datad(\CPU0|iMEM|REGS[65][4]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux3~24_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux3~24 .lut_mask = 16'hDC98;
defparam \CPU0|iMEM|Mux3~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y11_N19
dffeas \CPU0|iMEM|REGS[67][4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[67][4]~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[67][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[67][4] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[67][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y11_N18
cycloneive_lcell_comb \CPU0|iMEM|Mux3~25 (
// Equation(s):
// \CPU0|iMEM|Mux3~25_combout  = (\CPU0|cpu01_inst|Selector14~combout  & ((\CPU0|iMEM|Mux3~24_combout  & (\CPU0|iMEM|REGS[67][4]~q )) # (!\CPU0|iMEM|Mux3~24_combout  & ((\CPU0|iMEM|REGS[66][4]~q ))))) # (!\CPU0|cpu01_inst|Selector14~combout  & 
// (\CPU0|iMEM|Mux3~24_combout ))

	.dataa(\CPU0|cpu01_inst|Selector14~combout ),
	.datab(\CPU0|iMEM|Mux3~24_combout ),
	.datac(\CPU0|iMEM|REGS[67][4]~q ),
	.datad(\CPU0|iMEM|REGS[66][4]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux3~25_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux3~25 .lut_mask = 16'hE6C4;
defparam \CPU0|iMEM|Mux3~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N20
cycloneive_lcell_comb \CPU0|iMEM|Mux3~26 (
// Equation(s):
// \CPU0|iMEM|Mux3~26_combout  = (\CPU0|cpu01_inst|Selector13~combout  & (((\CPU0|iMEM|Mux3~23_combout ) # (\CPU0|cpu01_inst|Selector12~combout )))) # (!\CPU0|cpu01_inst|Selector13~combout  & (\CPU0|iMEM|Mux3~25_combout  & 
// ((!\CPU0|cpu01_inst|Selector12~combout ))))

	.dataa(\CPU0|iMEM|Mux3~25_combout ),
	.datab(\CPU0|cpu01_inst|Selector13~combout ),
	.datac(\CPU0|iMEM|Mux3~23_combout ),
	.datad(\CPU0|cpu01_inst|Selector12~combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux3~26_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux3~26 .lut_mask = 16'hCCE2;
defparam \CPU0|iMEM|Mux3~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y7_N17
dffeas \CPU0|iMEM|REGS[77][4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[77][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[77][0]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[77][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[77][4] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[77][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y7_N25
dffeas \CPU0|iMEM|REGS[78][4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[78][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[78][0]~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[78][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[78][4] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[78][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y7_N3
dffeas \CPU0|iMEM|REGS[76][4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[76][0]~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[76][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[76][4] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[76][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N2
cycloneive_lcell_comb \CPU0|iMEM|Mux3~27 (
// Equation(s):
// \CPU0|iMEM|Mux3~27_combout  = (\CPU0|cpu01_inst|Selector15~12_combout  & (\CPU0|cpu01_inst|Selector14~combout )) # (!\CPU0|cpu01_inst|Selector15~12_combout  & ((\CPU0|cpu01_inst|Selector14~combout  & ((\CPU0|iMEM|REGS[78][4]~q ))) # 
// (!\CPU0|cpu01_inst|Selector14~combout  & (\CPU0|iMEM|REGS[76][4]~q ))))

	.dataa(\CPU0|cpu01_inst|Selector15~12_combout ),
	.datab(\CPU0|cpu01_inst|Selector14~combout ),
	.datac(\CPU0|iMEM|REGS[76][4]~q ),
	.datad(\CPU0|iMEM|REGS[78][4]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux3~27_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux3~27 .lut_mask = 16'hDC98;
defparam \CPU0|iMEM|Mux3~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y7_N27
dffeas \CPU0|iMEM|REGS[79][4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[79][0]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[79][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[79][4] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[79][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N26
cycloneive_lcell_comb \CPU0|iMEM|Mux3~28 (
// Equation(s):
// \CPU0|iMEM|Mux3~28_combout  = (\CPU0|iMEM|Mux3~27_combout  & (((\CPU0|iMEM|REGS[79][4]~q )) # (!\CPU0|cpu01_inst|Selector15~12_combout ))) # (!\CPU0|iMEM|Mux3~27_combout  & (\CPU0|cpu01_inst|Selector15~12_combout  & ((\CPU0|iMEM|REGS[77][4]~q ))))

	.dataa(\CPU0|iMEM|Mux3~27_combout ),
	.datab(\CPU0|cpu01_inst|Selector15~12_combout ),
	.datac(\CPU0|iMEM|REGS[79][4]~q ),
	.datad(\CPU0|iMEM|REGS[77][4]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux3~28_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux3~28 .lut_mask = 16'hE6A2;
defparam \CPU0|iMEM|Mux3~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N30
cycloneive_lcell_comb \CPU0|iMEM|Mux3~29 (
// Equation(s):
// \CPU0|iMEM|Mux3~29_combout  = (\CPU0|cpu01_inst|Selector12~combout  & ((\CPU0|iMEM|Mux3~26_combout  & (\CPU0|iMEM|Mux3~28_combout )) # (!\CPU0|iMEM|Mux3~26_combout  & ((\CPU0|iMEM|Mux3~21_combout ))))) # (!\CPU0|cpu01_inst|Selector12~combout  & 
// (((\CPU0|iMEM|Mux3~26_combout ))))

	.dataa(\CPU0|iMEM|Mux3~28_combout ),
	.datab(\CPU0|cpu01_inst|Selector12~combout ),
	.datac(\CPU0|iMEM|Mux3~21_combout ),
	.datad(\CPU0|iMEM|Mux3~26_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux3~29_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux3~29 .lut_mask = 16'hBBC0;
defparam \CPU0|iMEM|Mux3~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N24
cycloneive_lcell_comb \CPU0|iMEM|Mux3~30 (
// Equation(s):
// \CPU0|iMEM|Mux3~30_combout  = (\arbiter_inst|system_address[4]~3_combout  & (\arbiter_inst|system_address[5]~2_combout )) # (!\arbiter_inst|system_address[4]~3_combout  & ((\arbiter_inst|system_address[5]~2_combout  & ((\CPU0|iMEM|Mux3~19_combout ))) # 
// (!\arbiter_inst|system_address[5]~2_combout  & (\CPU0|iMEM|Mux3~29_combout ))))

	.dataa(\arbiter_inst|system_address[4]~3_combout ),
	.datab(\arbiter_inst|system_address[5]~2_combout ),
	.datac(\CPU0|iMEM|Mux3~29_combout ),
	.datad(\CPU0|iMEM|Mux3~19_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux3~30_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux3~30 .lut_mask = 16'hDC98;
defparam \CPU0|iMEM|Mux3~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y8_N1
dffeas \CPU0|iMEM|REGS[121][4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[121][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[121][1]~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[121][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[121][4] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[121][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y8_N3
dffeas \CPU0|iMEM|REGS[113][4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[113][6]~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[113][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[113][4] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[113][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y8_N2
cycloneive_lcell_comb \CPU0|iMEM|Mux3~31 (
// Equation(s):
// \CPU0|iMEM|Mux3~31_combout  = (\CPU0|cpu01_inst|Selector13~combout  & (\CPU0|cpu01_inst|Selector12~combout )) # (!\CPU0|cpu01_inst|Selector13~combout  & ((\CPU0|cpu01_inst|Selector12~combout  & ((\CPU0|iMEM|REGS[121][4]~q ))) # 
// (!\CPU0|cpu01_inst|Selector12~combout  & (\CPU0|iMEM|REGS[113][4]~q ))))

	.dataa(\CPU0|cpu01_inst|Selector13~combout ),
	.datab(\CPU0|cpu01_inst|Selector12~combout ),
	.datac(\CPU0|iMEM|REGS[113][4]~q ),
	.datad(\CPU0|iMEM|REGS[121][4]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux3~31_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux3~31 .lut_mask = 16'hDC98;
defparam \CPU0|iMEM|Mux3~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y13_N9
dffeas \CPU0|iMEM|REGS[118][4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[118][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[118][3]~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[118][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[118][4] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[118][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y13_N11
dffeas \CPU0|iMEM|REGS[114][4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[114][4]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[114][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[114][4] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[114][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N10
cycloneive_lcell_comb \CPU0|iMEM|Mux3~33 (
// Equation(s):
// \CPU0|iMEM|Mux3~33_combout  = (\CPU0|cpu01_inst|Selector12~combout  & (((\CPU0|cpu01_inst|Selector13~combout )))) # (!\CPU0|cpu01_inst|Selector12~combout  & ((\CPU0|cpu01_inst|Selector13~combout  & (\CPU0|iMEM|REGS[118][4]~q )) # 
// (!\CPU0|cpu01_inst|Selector13~combout  & ((\CPU0|iMEM|REGS[114][4]~q )))))

	.dataa(\CPU0|cpu01_inst|Selector12~combout ),
	.datab(\CPU0|iMEM|REGS[118][4]~q ),
	.datac(\CPU0|iMEM|REGS[114][4]~q ),
	.datad(\CPU0|cpu01_inst|Selector13~combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux3~33_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux3~33 .lut_mask = 16'hEE50;
defparam \CPU0|iMEM|Mux3~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y15_N17
dffeas \CPU0|iMEM|REGS[120][4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[120][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[120][1]~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[120][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[120][4] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[120][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y15_N25
dffeas \CPU0|iMEM|REGS[116][4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[116][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[116][2]~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[116][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[116][4] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[116][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y15_N19
dffeas \CPU0|iMEM|REGS[112][4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[112][0]~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[112][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[112][4] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[112][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N18
cycloneive_lcell_comb \CPU0|iMEM|Mux3~35 (
// Equation(s):
// \CPU0|iMEM|Mux3~35_combout  = (\CPU0|cpu01_inst|Selector13~combout  & ((\CPU0|cpu01_inst|Selector12~combout ) # ((\CPU0|iMEM|REGS[116][4]~q )))) # (!\CPU0|cpu01_inst|Selector13~combout  & (!\CPU0|cpu01_inst|Selector12~combout  & (\CPU0|iMEM|REGS[112][4]~q 
// )))

	.dataa(\CPU0|cpu01_inst|Selector13~combout ),
	.datab(\CPU0|cpu01_inst|Selector12~combout ),
	.datac(\CPU0|iMEM|REGS[112][4]~q ),
	.datad(\CPU0|iMEM|REGS[116][4]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux3~35_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux3~35 .lut_mask = 16'hBA98;
defparam \CPU0|iMEM|Mux3~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y15_N19
dffeas \CPU0|iMEM|REGS[124][4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[124][1]~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[124][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[124][4] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[124][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N18
cycloneive_lcell_comb \CPU0|iMEM|Mux3~36 (
// Equation(s):
// \CPU0|iMEM|Mux3~36_combout  = (\CPU0|cpu01_inst|Selector12~combout  & ((\CPU0|iMEM|Mux3~35_combout  & (\CPU0|iMEM|REGS[124][4]~q )) # (!\CPU0|iMEM|Mux3~35_combout  & ((\CPU0|iMEM|REGS[120][4]~q ))))) # (!\CPU0|cpu01_inst|Selector12~combout  & 
// (\CPU0|iMEM|Mux3~35_combout ))

	.dataa(\CPU0|cpu01_inst|Selector12~combout ),
	.datab(\CPU0|iMEM|Mux3~35_combout ),
	.datac(\CPU0|iMEM|REGS[124][4]~q ),
	.datad(\CPU0|iMEM|REGS[120][4]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux3~36_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux3~36 .lut_mask = 16'hE6C4;
defparam \CPU0|iMEM|Mux3~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y11_N9
dffeas \CPU0|iMEM|REGS[123][4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[123][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[123][1]~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[123][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[123][4] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[123][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y9_N19
dffeas \CPU0|iMEM|REGS[38][4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[38][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[38][6]~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[38][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[38][4] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[38][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y9_N9
dffeas \CPU0|iMEM|REGS[37][4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[37][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[37][4]~71_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[37][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[37][4] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[37][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y9_N3
dffeas \CPU0|iMEM|REGS[36][4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[36][3]~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[36][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[36][4] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[36][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y9_N2
cycloneive_lcell_comb \CPU0|iMEM|Mux3~42 (
// Equation(s):
// \CPU0|iMEM|Mux3~42_combout  = (\CPU0|cpu01_inst|Selector15~12_combout  & ((\CPU0|iMEM|REGS[37][4]~q ) # ((\CPU0|cpu01_inst|Selector14~combout )))) # (!\CPU0|cpu01_inst|Selector15~12_combout  & (((\CPU0|iMEM|REGS[36][4]~q  & 
// !\CPU0|cpu01_inst|Selector14~combout ))))

	.dataa(\CPU0|cpu01_inst|Selector15~12_combout ),
	.datab(\CPU0|iMEM|REGS[37][4]~q ),
	.datac(\CPU0|iMEM|REGS[36][4]~q ),
	.datad(\CPU0|cpu01_inst|Selector14~combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux3~42_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux3~42 .lut_mask = 16'hAAD8;
defparam \CPU0|iMEM|Mux3~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y9_N29
dffeas \CPU0|iMEM|REGS[39][4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[39][6]~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[39][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[39][4] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[39][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N28
cycloneive_lcell_comb \CPU0|iMEM|Mux3~43 (
// Equation(s):
// \CPU0|iMEM|Mux3~43_combout  = (\CPU0|iMEM|Mux3~42_combout  & (((\CPU0|iMEM|REGS[39][4]~q )) # (!\CPU0|cpu01_inst|Selector14~combout ))) # (!\CPU0|iMEM|Mux3~42_combout  & (\CPU0|cpu01_inst|Selector14~combout  & ((\CPU0|iMEM|REGS[38][4]~q ))))

	.dataa(\CPU0|iMEM|Mux3~42_combout ),
	.datab(\CPU0|cpu01_inst|Selector14~combout ),
	.datac(\CPU0|iMEM|REGS[39][4]~q ),
	.datad(\CPU0|iMEM|REGS[38][4]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux3~43_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux3~43 .lut_mask = 16'hE6A2;
defparam \CPU0|iMEM|Mux3~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y9_N9
dffeas \CPU0|iMEM|REGS[41][4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[41][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[41][6]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[41][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[41][4] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[41][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y13_N9
dffeas \CPU0|iMEM|REGS[42][4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[42][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[42][7]~75_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[42][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[42][4] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[42][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y13_N19
dffeas \CPU0|iMEM|REGS[40][4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[40][6]~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[40][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[40][4] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[40][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N18
cycloneive_lcell_comb \CPU0|iMEM|Mux3~44 (
// Equation(s):
// \CPU0|iMEM|Mux3~44_combout  = (\CPU0|cpu01_inst|Selector14~combout  & ((\CPU0|iMEM|REGS[42][4]~q ) # ((\CPU0|cpu01_inst|Selector15~12_combout )))) # (!\CPU0|cpu01_inst|Selector14~combout  & (((\CPU0|iMEM|REGS[40][4]~q  & 
// !\CPU0|cpu01_inst|Selector15~12_combout ))))

	.dataa(\CPU0|cpu01_inst|Selector14~combout ),
	.datab(\CPU0|iMEM|REGS[42][4]~q ),
	.datac(\CPU0|iMEM|REGS[40][4]~q ),
	.datad(\CPU0|cpu01_inst|Selector15~12_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux3~44_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux3~44 .lut_mask = 16'hAAD8;
defparam \CPU0|iMEM|Mux3~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y9_N11
dffeas \CPU0|iMEM|REGS[43][4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[43][4]~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[43][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[43][4] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[43][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N10
cycloneive_lcell_comb \CPU0|iMEM|Mux3~45 (
// Equation(s):
// \CPU0|iMEM|Mux3~45_combout  = (\CPU0|iMEM|Mux3~44_combout  & (((\CPU0|iMEM|REGS[43][4]~q ) # (!\CPU0|cpu01_inst|Selector15~12_combout )))) # (!\CPU0|iMEM|Mux3~44_combout  & (\CPU0|iMEM|REGS[41][4]~q  & ((\CPU0|cpu01_inst|Selector15~12_combout ))))

	.dataa(\CPU0|iMEM|Mux3~44_combout ),
	.datab(\CPU0|iMEM|REGS[41][4]~q ),
	.datac(\CPU0|iMEM|REGS[43][4]~q ),
	.datad(\CPU0|cpu01_inst|Selector15~12_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux3~45_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux3~45 .lut_mask = 16'hE4AA;
defparam \CPU0|iMEM|Mux3~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y9_N25
dffeas \CPU0|iMEM|REGS[33][4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[33][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[33][1]~78_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[33][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[33][4] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[33][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y9_N1
dffeas \CPU0|iMEM|REGS[34][4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[34][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[34][4]~79_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[34][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[34][4] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[34][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y9_N11
dffeas \CPU0|iMEM|REGS[32][4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[32][4]~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[32][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[32][4] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[32][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y9_N10
cycloneive_lcell_comb \CPU0|iMEM|Mux3~46 (
// Equation(s):
// \CPU0|iMEM|Mux3~46_combout  = (\CPU0|cpu01_inst|Selector14~combout  & ((\CPU0|cpu01_inst|Selector15~12_combout ) # ((\CPU0|iMEM|REGS[34][4]~q )))) # (!\CPU0|cpu01_inst|Selector14~combout  & (!\CPU0|cpu01_inst|Selector15~12_combout  & 
// (\CPU0|iMEM|REGS[32][4]~q )))

	.dataa(\CPU0|cpu01_inst|Selector14~combout ),
	.datab(\CPU0|cpu01_inst|Selector15~12_combout ),
	.datac(\CPU0|iMEM|REGS[32][4]~q ),
	.datad(\CPU0|iMEM|REGS[34][4]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux3~46_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux3~46 .lut_mask = 16'hBA98;
defparam \CPU0|iMEM|Mux3~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y9_N3
dffeas \CPU0|iMEM|REGS[35][4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[35][3]~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[35][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[35][4] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[35][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y9_N2
cycloneive_lcell_comb \CPU0|iMEM|Mux3~47 (
// Equation(s):
// \CPU0|iMEM|Mux3~47_combout  = (\CPU0|iMEM|Mux3~46_combout  & (((\CPU0|iMEM|REGS[35][4]~q )) # (!\CPU0|cpu01_inst|Selector15~12_combout ))) # (!\CPU0|iMEM|Mux3~46_combout  & (\CPU0|cpu01_inst|Selector15~12_combout  & ((\CPU0|iMEM|REGS[33][4]~q ))))

	.dataa(\CPU0|iMEM|Mux3~46_combout ),
	.datab(\CPU0|cpu01_inst|Selector15~12_combout ),
	.datac(\CPU0|iMEM|REGS[35][4]~q ),
	.datad(\CPU0|iMEM|REGS[33][4]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux3~47_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux3~47 .lut_mask = 16'hE6A2;
defparam \CPU0|iMEM|Mux3~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N24
cycloneive_lcell_comb \CPU0|iMEM|Mux3~48 (
// Equation(s):
// \CPU0|iMEM|Mux3~48_combout  = (\CPU0|cpu01_inst|Selector13~combout  & (\CPU0|cpu01_inst|Selector12~combout )) # (!\CPU0|cpu01_inst|Selector13~combout  & ((\CPU0|cpu01_inst|Selector12~combout  & ((\CPU0|iMEM|Mux3~45_combout ))) # 
// (!\CPU0|cpu01_inst|Selector12~combout  & (\CPU0|iMEM|Mux3~47_combout ))))

	.dataa(\CPU0|cpu01_inst|Selector13~combout ),
	.datab(\CPU0|cpu01_inst|Selector12~combout ),
	.datac(\CPU0|iMEM|Mux3~47_combout ),
	.datad(\CPU0|iMEM|Mux3~45_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux3~48_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux3~48 .lut_mask = 16'hDC98;
defparam \CPU0|iMEM|Mux3~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y11_N17
dffeas \CPU0|iMEM|REGS[46][4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[46][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[46][4]~82_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[46][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[46][4] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[46][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y11_N25
dffeas \CPU0|iMEM|REGS[45][4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[45][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[45][4]~83_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[45][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[45][4] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[45][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y11_N27
dffeas \CPU0|iMEM|REGS[44][4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[44][6]~84_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[44][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[44][4] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[44][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y11_N26
cycloneive_lcell_comb \CPU0|iMEM|Mux3~49 (
// Equation(s):
// \CPU0|iMEM|Mux3~49_combout  = (\CPU0|cpu01_inst|Selector15~12_combout  & ((\CPU0|cpu01_inst|Selector14~combout ) # ((\CPU0|iMEM|REGS[45][4]~q )))) # (!\CPU0|cpu01_inst|Selector15~12_combout  & (!\CPU0|cpu01_inst|Selector14~combout  & 
// (\CPU0|iMEM|REGS[44][4]~q )))

	.dataa(\CPU0|cpu01_inst|Selector15~12_combout ),
	.datab(\CPU0|cpu01_inst|Selector14~combout ),
	.datac(\CPU0|iMEM|REGS[44][4]~q ),
	.datad(\CPU0|iMEM|REGS[45][4]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux3~49_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux3~49 .lut_mask = 16'hBA98;
defparam \CPU0|iMEM|Mux3~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y11_N27
dffeas \CPU0|iMEM|REGS[47][4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[47][0]~85_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[47][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[47][4] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[47][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N26
cycloneive_lcell_comb \CPU0|iMEM|Mux3~50 (
// Equation(s):
// \CPU0|iMEM|Mux3~50_combout  = (\CPU0|iMEM|Mux3~49_combout  & (((\CPU0|iMEM|REGS[47][4]~q )) # (!\CPU0|cpu01_inst|Selector14~combout ))) # (!\CPU0|iMEM|Mux3~49_combout  & (\CPU0|cpu01_inst|Selector14~combout  & ((\CPU0|iMEM|REGS[46][4]~q ))))

	.dataa(\CPU0|iMEM|Mux3~49_combout ),
	.datab(\CPU0|cpu01_inst|Selector14~combout ),
	.datac(\CPU0|iMEM|REGS[47][4]~q ),
	.datad(\CPU0|iMEM|REGS[46][4]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux3~50_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux3~50 .lut_mask = 16'hE6A2;
defparam \CPU0|iMEM|Mux3~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N10
cycloneive_lcell_comb \CPU0|iMEM|Mux3~51 (
// Equation(s):
// \CPU0|iMEM|Mux3~51_combout  = (\CPU0|cpu01_inst|Selector13~combout  & ((\CPU0|iMEM|Mux3~48_combout  & ((\CPU0|iMEM|Mux3~50_combout ))) # (!\CPU0|iMEM|Mux3~48_combout  & (\CPU0|iMEM|Mux3~43_combout )))) # (!\CPU0|cpu01_inst|Selector13~combout  & 
// (((\CPU0|iMEM|Mux3~48_combout ))))

	.dataa(\CPU0|cpu01_inst|Selector13~combout ),
	.datab(\CPU0|iMEM|Mux3~43_combout ),
	.datac(\CPU0|iMEM|Mux3~50_combout ),
	.datad(\CPU0|iMEM|Mux3~48_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux3~51_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux3~51 .lut_mask = 16'hF588;
defparam \CPU0|iMEM|Mux3~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y16_N29
dffeas \CPU0|iMEM|REGS[22][4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[22][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[22][4]~87_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[22][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[22][4] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[22][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y14_N17
dffeas \CPU0|iMEM|REGS[26][4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[26][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[26][0]~88_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[26][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[26][4] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[26][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y14_N19
dffeas \CPU0|iMEM|REGS[18][4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[18][7]~89_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[18][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[18][4] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[18][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N18
cycloneive_lcell_comb \CPU0|iMEM|Mux3~52 (
// Equation(s):
// \CPU0|iMEM|Mux3~52_combout  = (\CPU0|cpu01_inst|Selector12~combout  & ((\CPU0|cpu01_inst|Selector13~combout ) # ((\CPU0|iMEM|REGS[26][4]~q )))) # (!\CPU0|cpu01_inst|Selector12~combout  & (!\CPU0|cpu01_inst|Selector13~combout  & (\CPU0|iMEM|REGS[18][4]~q 
// )))

	.dataa(\CPU0|cpu01_inst|Selector12~combout ),
	.datab(\CPU0|cpu01_inst|Selector13~combout ),
	.datac(\CPU0|iMEM|REGS[18][4]~q ),
	.datad(\CPU0|iMEM|REGS[26][4]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux3~52_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux3~52 .lut_mask = 16'hBA98;
defparam \CPU0|iMEM|Mux3~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y16_N23
dffeas \CPU0|iMEM|REGS[30][4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[30][4]~90_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[30][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[30][4] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[30][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N22
cycloneive_lcell_comb \CPU0|iMEM|Mux3~53 (
// Equation(s):
// \CPU0|iMEM|Mux3~53_combout  = (\CPU0|cpu01_inst|Selector13~combout  & ((\CPU0|iMEM|Mux3~52_combout  & (\CPU0|iMEM|REGS[30][4]~q )) # (!\CPU0|iMEM|Mux3~52_combout  & ((\CPU0|iMEM|REGS[22][4]~q ))))) # (!\CPU0|cpu01_inst|Selector13~combout  & 
// (\CPU0|iMEM|Mux3~52_combout ))

	.dataa(\CPU0|cpu01_inst|Selector13~combout ),
	.datab(\CPU0|iMEM|Mux3~52_combout ),
	.datac(\CPU0|iMEM|REGS[30][4]~q ),
	.datad(\CPU0|iMEM|REGS[22][4]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux3~53_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux3~53 .lut_mask = 16'hE6C4;
defparam \CPU0|iMEM|Mux3~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y17_N25
dffeas \CPU0|iMEM|REGS[25][4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[25][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[25][2]~91_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[25][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[25][4] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[25][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y17_N25
dffeas \CPU0|iMEM|REGS[21][4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[21][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[21][1]~92_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[21][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[21][4] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[21][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y17_N3
dffeas \CPU0|iMEM|REGS[17][4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[17][2]~93_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[17][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[17][4] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[17][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N2
cycloneive_lcell_comb \CPU0|iMEM|Mux3~54 (
// Equation(s):
// \CPU0|iMEM|Mux3~54_combout  = (\CPU0|cpu01_inst|Selector13~combout  & ((\CPU0|cpu01_inst|Selector12~combout ) # ((\CPU0|iMEM|REGS[21][4]~q )))) # (!\CPU0|cpu01_inst|Selector13~combout  & (!\CPU0|cpu01_inst|Selector12~combout  & (\CPU0|iMEM|REGS[17][4]~q 
// )))

	.dataa(\CPU0|cpu01_inst|Selector13~combout ),
	.datab(\CPU0|cpu01_inst|Selector12~combout ),
	.datac(\CPU0|iMEM|REGS[17][4]~q ),
	.datad(\CPU0|iMEM|REGS[21][4]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux3~54_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux3~54 .lut_mask = 16'hBA98;
defparam \CPU0|iMEM|Mux3~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y17_N27
dffeas \CPU0|iMEM|REGS[29][4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[29][4]~94_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[29][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[29][4] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[29][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N26
cycloneive_lcell_comb \CPU0|iMEM|Mux3~55 (
// Equation(s):
// \CPU0|iMEM|Mux3~55_combout  = (\CPU0|cpu01_inst|Selector12~combout  & ((\CPU0|iMEM|Mux3~54_combout  & ((\CPU0|iMEM|REGS[29][4]~q ))) # (!\CPU0|iMEM|Mux3~54_combout  & (\CPU0|iMEM|REGS[25][4]~q )))) # (!\CPU0|cpu01_inst|Selector12~combout  & 
// (((\CPU0|iMEM|Mux3~54_combout ))))

	.dataa(\CPU0|cpu01_inst|Selector12~combout ),
	.datab(\CPU0|iMEM|REGS[25][4]~q ),
	.datac(\CPU0|iMEM|REGS[29][4]~q ),
	.datad(\CPU0|iMEM|Mux3~54_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux3~55_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux3~55 .lut_mask = 16'hF588;
defparam \CPU0|iMEM|Mux3~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y8_N17
dffeas \CPU0|iMEM|REGS[20][4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[20][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[20][4]~95_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[20][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[20][4] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[20][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y8_N9
dffeas \CPU0|iMEM|REGS[24][4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[24][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[24][0]~96_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[24][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[24][4] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[24][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y8_N19
dffeas \CPU0|iMEM|REGS[16][4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[16][2]~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[16][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[16][4] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[16][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N18
cycloneive_lcell_comb \CPU0|iMEM|Mux3~56 (
// Equation(s):
// \CPU0|iMEM|Mux3~56_combout  = (\CPU0|cpu01_inst|Selector12~combout  & ((\CPU0|iMEM|REGS[24][4]~q ) # ((\CPU0|cpu01_inst|Selector13~combout )))) # (!\CPU0|cpu01_inst|Selector12~combout  & (((\CPU0|iMEM|REGS[16][4]~q  & !\CPU0|cpu01_inst|Selector13~combout 
// ))))

	.dataa(\CPU0|cpu01_inst|Selector12~combout ),
	.datab(\CPU0|iMEM|REGS[24][4]~q ),
	.datac(\CPU0|iMEM|REGS[16][4]~q ),
	.datad(\CPU0|cpu01_inst|Selector13~combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux3~56_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux3~56 .lut_mask = 16'hAAD8;
defparam \CPU0|iMEM|Mux3~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y8_N27
dffeas \CPU0|iMEM|REGS[28][4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[28][0]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[28][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[28][4] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[28][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N26
cycloneive_lcell_comb \CPU0|iMEM|Mux3~57 (
// Equation(s):
// \CPU0|iMEM|Mux3~57_combout  = (\CPU0|iMEM|Mux3~56_combout  & (((\CPU0|iMEM|REGS[28][4]~q )) # (!\CPU0|cpu01_inst|Selector13~combout ))) # (!\CPU0|iMEM|Mux3~56_combout  & (\CPU0|cpu01_inst|Selector13~combout  & ((\CPU0|iMEM|REGS[20][4]~q ))))

	.dataa(\CPU0|iMEM|Mux3~56_combout ),
	.datab(\CPU0|cpu01_inst|Selector13~combout ),
	.datac(\CPU0|iMEM|REGS[28][4]~q ),
	.datad(\CPU0|iMEM|REGS[20][4]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux3~57_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux3~57 .lut_mask = 16'hE6A2;
defparam \CPU0|iMEM|Mux3~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N16
cycloneive_lcell_comb \CPU0|iMEM|Mux3~58 (
// Equation(s):
// \CPU0|iMEM|Mux3~58_combout  = (\CPU0|cpu01_inst|Selector15~12_combout  & ((\CPU0|cpu01_inst|Selector14~combout ) # ((\CPU0|iMEM|Mux3~55_combout )))) # (!\CPU0|cpu01_inst|Selector15~12_combout  & (!\CPU0|cpu01_inst|Selector14~combout  & 
// ((\CPU0|iMEM|Mux3~57_combout ))))

	.dataa(\CPU0|cpu01_inst|Selector15~12_combout ),
	.datab(\CPU0|cpu01_inst|Selector14~combout ),
	.datac(\CPU0|iMEM|Mux3~55_combout ),
	.datad(\CPU0|iMEM|Mux3~57_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux3~58_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux3~58 .lut_mask = 16'hB9A8;
defparam \CPU0|iMEM|Mux3~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y18_N1
dffeas \CPU0|iMEM|REGS[27][4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[27][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[27][7]~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[27][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[27][4] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[27][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y18_N1
dffeas \CPU0|iMEM|REGS[23][4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[23][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[23][4]~100_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[23][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[23][4] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[23][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y18_N11
dffeas \CPU0|iMEM|REGS[19][4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[19][2]~101_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[19][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[19][4] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[19][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N10
cycloneive_lcell_comb \CPU0|iMEM|Mux3~59 (
// Equation(s):
// \CPU0|iMEM|Mux3~59_combout  = (\CPU0|cpu01_inst|Selector13~combout  & ((\CPU0|cpu01_inst|Selector12~combout ) # ((\CPU0|iMEM|REGS[23][4]~q )))) # (!\CPU0|cpu01_inst|Selector13~combout  & (!\CPU0|cpu01_inst|Selector12~combout  & (\CPU0|iMEM|REGS[19][4]~q 
// )))

	.dataa(\CPU0|cpu01_inst|Selector13~combout ),
	.datab(\CPU0|cpu01_inst|Selector12~combout ),
	.datac(\CPU0|iMEM|REGS[19][4]~q ),
	.datad(\CPU0|iMEM|REGS[23][4]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux3~59_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux3~59 .lut_mask = 16'hBA98;
defparam \CPU0|iMEM|Mux3~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y18_N3
dffeas \CPU0|iMEM|REGS[31][4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[31][2]~102_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[31][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[31][4] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[31][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N2
cycloneive_lcell_comb \CPU0|iMEM|Mux3~60 (
// Equation(s):
// \CPU0|iMEM|Mux3~60_combout  = (\CPU0|iMEM|Mux3~59_combout  & (((\CPU0|iMEM|REGS[31][4]~q )) # (!\CPU0|cpu01_inst|Selector12~combout ))) # (!\CPU0|iMEM|Mux3~59_combout  & (\CPU0|cpu01_inst|Selector12~combout  & ((\CPU0|iMEM|REGS[27][4]~q ))))

	.dataa(\CPU0|iMEM|Mux3~59_combout ),
	.datab(\CPU0|cpu01_inst|Selector12~combout ),
	.datac(\CPU0|iMEM|REGS[31][4]~q ),
	.datad(\CPU0|iMEM|REGS[27][4]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux3~60_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux3~60 .lut_mask = 16'hE6A2;
defparam \CPU0|iMEM|Mux3~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N26
cycloneive_lcell_comb \CPU0|iMEM|Mux3~61 (
// Equation(s):
// \CPU0|iMEM|Mux3~61_combout  = (\CPU0|cpu01_inst|Selector14~combout  & ((\CPU0|iMEM|Mux3~58_combout  & (\CPU0|iMEM|Mux3~60_combout )) # (!\CPU0|iMEM|Mux3~58_combout  & ((\CPU0|iMEM|Mux3~53_combout ))))) # (!\CPU0|cpu01_inst|Selector14~combout  & 
// (((\CPU0|iMEM|Mux3~58_combout ))))

	.dataa(\CPU0|iMEM|Mux3~60_combout ),
	.datab(\CPU0|cpu01_inst|Selector14~combout ),
	.datac(\CPU0|iMEM|Mux3~53_combout ),
	.datad(\CPU0|iMEM|Mux3~58_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux3~61_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux3~61 .lut_mask = 16'hBBC0;
defparam \CPU0|iMEM|Mux3~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y18_N7
dffeas \CPU0|iMEM|REGS[10][4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[10][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[10][7]~104_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[10][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[10][4] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[10][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y18_N9
dffeas \CPU0|iMEM|REGS[9][4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[9][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[9][1]~105_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[9][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[9][4] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[9][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y18_N11
dffeas \CPU0|iMEM|REGS[8][4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[8][4]~106_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[8][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[8][4] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[8][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y18_N10
cycloneive_lcell_comb \CPU0|iMEM|Mux3~62 (
// Equation(s):
// \CPU0|iMEM|Mux3~62_combout  = (\CPU0|cpu01_inst|Selector15~12_combout  & ((\CPU0|iMEM|REGS[9][4]~q ) # ((\CPU0|cpu01_inst|Selector14~combout )))) # (!\CPU0|cpu01_inst|Selector15~12_combout  & (((\CPU0|iMEM|REGS[8][4]~q  & 
// !\CPU0|cpu01_inst|Selector14~combout ))))

	.dataa(\CPU0|cpu01_inst|Selector15~12_combout ),
	.datab(\CPU0|iMEM|REGS[9][4]~q ),
	.datac(\CPU0|iMEM|REGS[8][4]~q ),
	.datad(\CPU0|cpu01_inst|Selector14~combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux3~62_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux3~62 .lut_mask = 16'hAAD8;
defparam \CPU0|iMEM|Mux3~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y18_N25
dffeas \CPU0|iMEM|REGS[11][4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[11][7]~107_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[11][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[11][4] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[11][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y18_N24
cycloneive_lcell_comb \CPU0|iMEM|Mux3~63 (
// Equation(s):
// \CPU0|iMEM|Mux3~63_combout  = (\CPU0|cpu01_inst|Selector14~combout  & ((\CPU0|iMEM|Mux3~62_combout  & ((\CPU0|iMEM|REGS[11][4]~q ))) # (!\CPU0|iMEM|Mux3~62_combout  & (\CPU0|iMEM|REGS[10][4]~q )))) # (!\CPU0|cpu01_inst|Selector14~combout  & 
// (((\CPU0|iMEM|Mux3~62_combout ))))

	.dataa(\CPU0|iMEM|REGS[10][4]~q ),
	.datab(\CPU0|cpu01_inst|Selector14~combout ),
	.datac(\CPU0|iMEM|REGS[11][4]~q ),
	.datad(\CPU0|iMEM|Mux3~62_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux3~63_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux3~63 .lut_mask = 16'hF388;
defparam \CPU0|iMEM|Mux3~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y10_N17
dffeas \CPU0|iMEM|REGS[5][4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[5][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[5][0]~108_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[5][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[5][4] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[5][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y10_N25
dffeas \CPU0|iMEM|REGS[6][4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[6][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[6][4]~109_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[6][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[6][4] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[6][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y10_N27
dffeas \CPU0|iMEM|REGS[4][4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[4][5]~110_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[4][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[4][4] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[4][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N26
cycloneive_lcell_comb \CPU0|iMEM|Mux3~64 (
// Equation(s):
// \CPU0|iMEM|Mux3~64_combout  = (\CPU0|cpu01_inst|Selector14~combout  & ((\CPU0|cpu01_inst|Selector15~12_combout ) # ((\CPU0|iMEM|REGS[6][4]~q )))) # (!\CPU0|cpu01_inst|Selector14~combout  & (!\CPU0|cpu01_inst|Selector15~12_combout  & 
// (\CPU0|iMEM|REGS[4][4]~q )))

	.dataa(\CPU0|cpu01_inst|Selector14~combout ),
	.datab(\CPU0|cpu01_inst|Selector15~12_combout ),
	.datac(\CPU0|iMEM|REGS[4][4]~q ),
	.datad(\CPU0|iMEM|REGS[6][4]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux3~64_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux3~64 .lut_mask = 16'hBA98;
defparam \CPU0|iMEM|Mux3~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y10_N19
dffeas \CPU0|iMEM|REGS[7][4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[7][5]~111_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[7][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[7][4] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[7][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N18
cycloneive_lcell_comb \CPU0|iMEM|Mux3~65 (
// Equation(s):
// \CPU0|iMEM|Mux3~65_combout  = (\CPU0|iMEM|Mux3~64_combout  & (((\CPU0|iMEM|REGS[7][4]~q )) # (!\CPU0|cpu01_inst|Selector15~12_combout ))) # (!\CPU0|iMEM|Mux3~64_combout  & (\CPU0|cpu01_inst|Selector15~12_combout  & ((\CPU0|iMEM|REGS[5][4]~q ))))

	.dataa(\CPU0|iMEM|Mux3~64_combout ),
	.datab(\CPU0|cpu01_inst|Selector15~12_combout ),
	.datac(\CPU0|iMEM|REGS[7][4]~q ),
	.datad(\CPU0|iMEM|REGS[5][4]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux3~65_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux3~65 .lut_mask = 16'hE6A2;
defparam \CPU0|iMEM|Mux3~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y19_N9
dffeas \CPU0|iMEM|REGS[2][4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[2][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[2][5]~112_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[2][4] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[2][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y19_N9
dffeas \CPU0|iMEM|REGS[1][4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[1][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[1][6]~113_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[1][4] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[1][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y19_N11
dffeas \CPU0|iMEM|REGS[0][4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[0][3]~114_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[0][4] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[0][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y19_N10
cycloneive_lcell_comb \CPU0|iMEM|Mux3~66 (
// Equation(s):
// \CPU0|iMEM|Mux3~66_combout  = (\CPU0|cpu01_inst|Selector14~combout  & (((\CPU0|cpu01_inst|Selector15~12_combout )))) # (!\CPU0|cpu01_inst|Selector14~combout  & ((\CPU0|cpu01_inst|Selector15~12_combout  & (\CPU0|iMEM|REGS[1][4]~q )) # 
// (!\CPU0|cpu01_inst|Selector15~12_combout  & ((\CPU0|iMEM|REGS[0][4]~q )))))

	.dataa(\CPU0|cpu01_inst|Selector14~combout ),
	.datab(\CPU0|iMEM|REGS[1][4]~q ),
	.datac(\CPU0|iMEM|REGS[0][4]~q ),
	.datad(\CPU0|cpu01_inst|Selector15~12_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux3~66_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux3~66 .lut_mask = 16'hEE50;
defparam \CPU0|iMEM|Mux3~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y19_N19
dffeas \CPU0|iMEM|REGS[3][4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[3][2]~115_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[3][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[3][4] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[3][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y19_N18
cycloneive_lcell_comb \CPU0|iMEM|Mux3~67 (
// Equation(s):
// \CPU0|iMEM|Mux3~67_combout  = (\CPU0|cpu01_inst|Selector14~combout  & ((\CPU0|iMEM|Mux3~66_combout  & (\CPU0|iMEM|REGS[3][4]~q )) # (!\CPU0|iMEM|Mux3~66_combout  & ((\CPU0|iMEM|REGS[2][4]~q ))))) # (!\CPU0|cpu01_inst|Selector14~combout  & 
// (\CPU0|iMEM|Mux3~66_combout ))

	.dataa(\CPU0|cpu01_inst|Selector14~combout ),
	.datab(\CPU0|iMEM|Mux3~66_combout ),
	.datac(\CPU0|iMEM|REGS[3][4]~q ),
	.datad(\CPU0|iMEM|REGS[2][4]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux3~67_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux3~67 .lut_mask = 16'hE6C4;
defparam \CPU0|iMEM|Mux3~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N12
cycloneive_lcell_comb \CPU0|iMEM|Mux3~68 (
// Equation(s):
// \CPU0|iMEM|Mux3~68_combout  = (\CPU0|cpu01_inst|Selector13~combout  & ((\CPU0|cpu01_inst|Selector12~combout ) # ((\CPU0|iMEM|Mux3~65_combout )))) # (!\CPU0|cpu01_inst|Selector13~combout  & (!\CPU0|cpu01_inst|Selector12~combout  & 
// ((\CPU0|iMEM|Mux3~67_combout ))))

	.dataa(\CPU0|cpu01_inst|Selector13~combout ),
	.datab(\CPU0|cpu01_inst|Selector12~combout ),
	.datac(\CPU0|iMEM|Mux3~65_combout ),
	.datad(\CPU0|iMEM|Mux3~67_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux3~68_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux3~68 .lut_mask = 16'hB9A8;
defparam \CPU0|iMEM|Mux3~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y18_N25
dffeas \CPU0|iMEM|REGS[13][4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[13][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[13][2]~116_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[13][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[13][4] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[13][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y18_N17
dffeas \CPU0|iMEM|REGS[14][4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[14][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[14][2]~117_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[14][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[14][4] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[14][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y18_N19
dffeas \CPU0|iMEM|REGS[12][4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[12][4]~118_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[12][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[12][4] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[12][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N18
cycloneive_lcell_comb \CPU0|iMEM|Mux3~69 (
// Equation(s):
// \CPU0|iMEM|Mux3~69_combout  = (\CPU0|cpu01_inst|Selector15~12_combout  & (((\CPU0|cpu01_inst|Selector14~combout )))) # (!\CPU0|cpu01_inst|Selector15~12_combout  & ((\CPU0|cpu01_inst|Selector14~combout  & (\CPU0|iMEM|REGS[14][4]~q )) # 
// (!\CPU0|cpu01_inst|Selector14~combout  & ((\CPU0|iMEM|REGS[12][4]~q )))))

	.dataa(\CPU0|cpu01_inst|Selector15~12_combout ),
	.datab(\CPU0|iMEM|REGS[14][4]~q ),
	.datac(\CPU0|iMEM|REGS[12][4]~q ),
	.datad(\CPU0|cpu01_inst|Selector14~combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux3~69_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux3~69 .lut_mask = 16'hEE50;
defparam \CPU0|iMEM|Mux3~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y18_N11
dffeas \CPU0|iMEM|REGS[15][4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[15][3]~119_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[15][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[15][4] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[15][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N10
cycloneive_lcell_comb \CPU0|iMEM|Mux3~70 (
// Equation(s):
// \CPU0|iMEM|Mux3~70_combout  = (\CPU0|cpu01_inst|Selector15~12_combout  & ((\CPU0|iMEM|Mux3~69_combout  & (\CPU0|iMEM|REGS[15][4]~q )) # (!\CPU0|iMEM|Mux3~69_combout  & ((\CPU0|iMEM|REGS[13][4]~q ))))) # (!\CPU0|cpu01_inst|Selector15~12_combout  & 
// (\CPU0|iMEM|Mux3~69_combout ))

	.dataa(\CPU0|cpu01_inst|Selector15~12_combout ),
	.datab(\CPU0|iMEM|Mux3~69_combout ),
	.datac(\CPU0|iMEM|REGS[15][4]~q ),
	.datad(\CPU0|iMEM|REGS[13][4]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux3~70_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux3~70 .lut_mask = 16'hE6C4;
defparam \CPU0|iMEM|Mux3~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N6
cycloneive_lcell_comb \CPU0|iMEM|Mux3~71 (
// Equation(s):
// \CPU0|iMEM|Mux3~71_combout  = (\CPU0|iMEM|Mux3~68_combout  & (((\CPU0|iMEM|Mux3~70_combout )) # (!\CPU0|cpu01_inst|Selector12~combout ))) # (!\CPU0|iMEM|Mux3~68_combout  & (\CPU0|cpu01_inst|Selector12~combout  & (\CPU0|iMEM|Mux3~63_combout )))

	.dataa(\CPU0|iMEM|Mux3~68_combout ),
	.datab(\CPU0|cpu01_inst|Selector12~combout ),
	.datac(\CPU0|iMEM|Mux3~63_combout ),
	.datad(\CPU0|iMEM|Mux3~70_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux3~71_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux3~71 .lut_mask = 16'hEA62;
defparam \CPU0|iMEM|Mux3~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N0
cycloneive_lcell_comb \CPU0|iMEM|Mux3~72 (
// Equation(s):
// \CPU0|iMEM|Mux3~72_combout  = (\arbiter_inst|system_address[5]~2_combout  & (((\arbiter_inst|system_address[4]~3_combout )))) # (!\arbiter_inst|system_address[5]~2_combout  & ((\arbiter_inst|system_address[4]~3_combout  & (\CPU0|iMEM|Mux3~61_combout )) # 
// (!\arbiter_inst|system_address[4]~3_combout  & ((\CPU0|iMEM|Mux3~71_combout )))))

	.dataa(\CPU0|iMEM|Mux3~61_combout ),
	.datab(\arbiter_inst|system_address[5]~2_combout ),
	.datac(\arbiter_inst|system_address[4]~3_combout ),
	.datad(\CPU0|iMEM|Mux3~71_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux3~72_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux3~72 .lut_mask = 16'hE3E0;
defparam \CPU0|iMEM|Mux3~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y17_N3
dffeas \CPU0|iMEM|REGS[53][4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[53][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[53][0]~121_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[53][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[53][4] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[53][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y18_N9
dffeas \CPU0|iMEM|REGS[57][4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[57][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[57][1]~122_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[57][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[57][4] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[57][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y18_N3
dffeas \CPU0|iMEM|REGS[49][4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[49][3]~123_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[49][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[49][4] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[49][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N2
cycloneive_lcell_comb \CPU0|iMEM|Mux3~73 (
// Equation(s):
// \CPU0|iMEM|Mux3~73_combout  = (\CPU0|cpu01_inst|Selector13~combout  & (((\CPU0|cpu01_inst|Selector12~combout )))) # (!\CPU0|cpu01_inst|Selector13~combout  & ((\CPU0|cpu01_inst|Selector12~combout  & (\CPU0|iMEM|REGS[57][4]~q )) # 
// (!\CPU0|cpu01_inst|Selector12~combout  & ((\CPU0|iMEM|REGS[49][4]~q )))))

	.dataa(\CPU0|cpu01_inst|Selector13~combout ),
	.datab(\CPU0|iMEM|REGS[57][4]~q ),
	.datac(\CPU0|iMEM|REGS[49][4]~q ),
	.datad(\CPU0|cpu01_inst|Selector12~combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux3~73_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux3~73 .lut_mask = 16'hEE50;
defparam \CPU0|iMEM|Mux3~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y17_N21
dffeas \CPU0|iMEM|REGS[61][4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[61][3]~124_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[61][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[61][4] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[61][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N20
cycloneive_lcell_comb \CPU0|iMEM|Mux3~74 (
// Equation(s):
// \CPU0|iMEM|Mux3~74_combout  = (\CPU0|iMEM|Mux3~73_combout  & (((\CPU0|iMEM|REGS[61][4]~q )) # (!\CPU0|cpu01_inst|Selector13~combout ))) # (!\CPU0|iMEM|Mux3~73_combout  & (\CPU0|cpu01_inst|Selector13~combout  & ((\CPU0|iMEM|REGS[53][4]~q ))))

	.dataa(\CPU0|iMEM|Mux3~73_combout ),
	.datab(\CPU0|cpu01_inst|Selector13~combout ),
	.datac(\CPU0|iMEM|REGS[61][4]~q ),
	.datad(\CPU0|iMEM|REGS[53][4]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux3~74_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux3~74 .lut_mask = 16'hE6A2;
defparam \CPU0|iMEM|Mux3~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y17_N1
dffeas \CPU0|iMEM|REGS[58][4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[58][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[58][0]~125_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[58][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[58][4] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[58][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y17_N9
dffeas \CPU0|iMEM|REGS[54][4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[54][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[54][0]~126_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[54][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[54][4] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[54][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y17_N11
dffeas \CPU0|iMEM|REGS[50][4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[50][1]~127_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[50][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[50][4] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[50][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y17_N10
cycloneive_lcell_comb \CPU0|iMEM|Mux3~75 (
// Equation(s):
// \CPU0|iMEM|Mux3~75_combout  = (\CPU0|cpu01_inst|Selector12~combout  & (\CPU0|cpu01_inst|Selector13~combout )) # (!\CPU0|cpu01_inst|Selector12~combout  & ((\CPU0|cpu01_inst|Selector13~combout  & ((\CPU0|iMEM|REGS[54][4]~q ))) # 
// (!\CPU0|cpu01_inst|Selector13~combout  & (\CPU0|iMEM|REGS[50][4]~q ))))

	.dataa(\CPU0|cpu01_inst|Selector12~combout ),
	.datab(\CPU0|cpu01_inst|Selector13~combout ),
	.datac(\CPU0|iMEM|REGS[50][4]~q ),
	.datad(\CPU0|iMEM|REGS[54][4]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux3~75_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux3~75 .lut_mask = 16'hDC98;
defparam \CPU0|iMEM|Mux3~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y17_N3
dffeas \CPU0|iMEM|REGS[62][4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[62][7]~128_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[62][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[62][4] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[62][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y17_N2
cycloneive_lcell_comb \CPU0|iMEM|Mux3~76 (
// Equation(s):
// \CPU0|iMEM|Mux3~76_combout  = (\CPU0|iMEM|Mux3~75_combout  & (((\CPU0|iMEM|REGS[62][4]~q )) # (!\CPU0|cpu01_inst|Selector12~combout ))) # (!\CPU0|iMEM|Mux3~75_combout  & (\CPU0|cpu01_inst|Selector12~combout  & ((\CPU0|iMEM|REGS[58][4]~q ))))

	.dataa(\CPU0|iMEM|Mux3~75_combout ),
	.datab(\CPU0|cpu01_inst|Selector12~combout ),
	.datac(\CPU0|iMEM|REGS[62][4]~q ),
	.datad(\CPU0|iMEM|REGS[58][4]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux3~76_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux3~76 .lut_mask = 16'hE6A2;
defparam \CPU0|iMEM|Mux3~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y17_N17
dffeas \CPU0|iMEM|REGS[56][4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[56][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[56][7]~129_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[56][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[56][4] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[56][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y17_N1
dffeas \CPU0|iMEM|REGS[52][4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[52][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[52][0]~130_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[52][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[52][4] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[52][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y17_N3
dffeas \CPU0|iMEM|REGS[48][4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[48][0]~131_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[48][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[48][4] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[48][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N2
cycloneive_lcell_comb \CPU0|iMEM|Mux3~77 (
// Equation(s):
// \CPU0|iMEM|Mux3~77_combout  = (\CPU0|cpu01_inst|Selector13~combout  & ((\CPU0|iMEM|REGS[52][4]~q ) # ((\CPU0|cpu01_inst|Selector12~combout )))) # (!\CPU0|cpu01_inst|Selector13~combout  & (((\CPU0|iMEM|REGS[48][4]~q  & !\CPU0|cpu01_inst|Selector12~combout 
// ))))

	.dataa(\CPU0|cpu01_inst|Selector13~combout ),
	.datab(\CPU0|iMEM|REGS[52][4]~q ),
	.datac(\CPU0|iMEM|REGS[48][4]~q ),
	.datad(\CPU0|cpu01_inst|Selector12~combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux3~77_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux3~77 .lut_mask = 16'hAAD8;
defparam \CPU0|iMEM|Mux3~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y17_N27
dffeas \CPU0|iMEM|REGS[60][4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[60][7]~132_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[60][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[60][4] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[60][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N26
cycloneive_lcell_comb \CPU0|iMEM|Mux3~78 (
// Equation(s):
// \CPU0|iMEM|Mux3~78_combout  = (\CPU0|cpu01_inst|Selector12~combout  & ((\CPU0|iMEM|Mux3~77_combout  & ((\CPU0|iMEM|REGS[60][4]~q ))) # (!\CPU0|iMEM|Mux3~77_combout  & (\CPU0|iMEM|REGS[56][4]~q )))) # (!\CPU0|cpu01_inst|Selector12~combout  & 
// (((\CPU0|iMEM|Mux3~77_combout ))))

	.dataa(\CPU0|cpu01_inst|Selector12~combout ),
	.datab(\CPU0|iMEM|REGS[56][4]~q ),
	.datac(\CPU0|iMEM|REGS[60][4]~q ),
	.datad(\CPU0|iMEM|Mux3~77_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux3~78_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux3~78 .lut_mask = 16'hF588;
defparam \CPU0|iMEM|Mux3~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N18
cycloneive_lcell_comb \CPU0|iMEM|Mux3~79 (
// Equation(s):
// \CPU0|iMEM|Mux3~79_combout  = (\CPU0|cpu01_inst|Selector14~combout  & ((\CPU0|iMEM|Mux3~76_combout ) # ((\CPU0|cpu01_inst|Selector15~12_combout )))) # (!\CPU0|cpu01_inst|Selector14~combout  & (((!\CPU0|cpu01_inst|Selector15~12_combout  & 
// \CPU0|iMEM|Mux3~78_combout ))))

	.dataa(\CPU0|iMEM|Mux3~76_combout ),
	.datab(\CPU0|cpu01_inst|Selector14~combout ),
	.datac(\CPU0|cpu01_inst|Selector15~12_combout ),
	.datad(\CPU0|iMEM|Mux3~78_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux3~79_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux3~79 .lut_mask = 16'hCBC8;
defparam \CPU0|iMEM|Mux3~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y17_N25
dffeas \CPU0|iMEM|REGS[55][4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[55][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[55][5]~133_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[55][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[55][4] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[55][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y17_N1
dffeas \CPU0|iMEM|REGS[59][4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[59][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[59][0]~134_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[59][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[59][4] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[59][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y17_N19
dffeas \CPU0|iMEM|REGS[51][4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[51][0]~135_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[51][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[51][4] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[51][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y17_N18
cycloneive_lcell_comb \CPU0|iMEM|Mux3~80 (
// Equation(s):
// \CPU0|iMEM|Mux3~80_combout  = (\CPU0|cpu01_inst|Selector12~combout  & ((\CPU0|iMEM|REGS[59][4]~q ) # ((\CPU0|cpu01_inst|Selector13~combout )))) # (!\CPU0|cpu01_inst|Selector12~combout  & (((\CPU0|iMEM|REGS[51][4]~q  & !\CPU0|cpu01_inst|Selector13~combout 
// ))))

	.dataa(\CPU0|cpu01_inst|Selector12~combout ),
	.datab(\CPU0|iMEM|REGS[59][4]~q ),
	.datac(\CPU0|iMEM|REGS[51][4]~q ),
	.datad(\CPU0|cpu01_inst|Selector13~combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux3~80_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux3~80 .lut_mask = 16'hAAD8;
defparam \CPU0|iMEM|Mux3~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y17_N19
dffeas \CPU0|iMEM|REGS[63][4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[63][1]~136_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[63][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[63][4] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[63][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y17_N18
cycloneive_lcell_comb \CPU0|iMEM|Mux3~81 (
// Equation(s):
// \CPU0|iMEM|Mux3~81_combout  = (\CPU0|cpu01_inst|Selector13~combout  & ((\CPU0|iMEM|Mux3~80_combout  & (\CPU0|iMEM|REGS[63][4]~q )) # (!\CPU0|iMEM|Mux3~80_combout  & ((\CPU0|iMEM|REGS[55][4]~q ))))) # (!\CPU0|cpu01_inst|Selector13~combout  & 
// (\CPU0|iMEM|Mux3~80_combout ))

	.dataa(\CPU0|cpu01_inst|Selector13~combout ),
	.datab(\CPU0|iMEM|Mux3~80_combout ),
	.datac(\CPU0|iMEM|REGS[63][4]~q ),
	.datad(\CPU0|iMEM|REGS[55][4]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux3~81_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux3~81 .lut_mask = 16'hE6C4;
defparam \CPU0|iMEM|Mux3~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N4
cycloneive_lcell_comb \CPU0|iMEM|Mux3~82 (
// Equation(s):
// \CPU0|iMEM|Mux3~82_combout  = (\CPU0|cpu01_inst|Selector15~12_combout  & ((\CPU0|iMEM|Mux3~79_combout  & ((\CPU0|iMEM|Mux3~81_combout ))) # (!\CPU0|iMEM|Mux3~79_combout  & (\CPU0|iMEM|Mux3~74_combout )))) # (!\CPU0|cpu01_inst|Selector15~12_combout  & 
// (((\CPU0|iMEM|Mux3~79_combout ))))

	.dataa(\CPU0|iMEM|Mux3~74_combout ),
	.datab(\CPU0|iMEM|Mux3~81_combout ),
	.datac(\CPU0|cpu01_inst|Selector15~12_combout ),
	.datad(\CPU0|iMEM|Mux3~79_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux3~82_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux3~82 .lut_mask = 16'hCFA0;
defparam \CPU0|iMEM|Mux3~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N14
cycloneive_lcell_comb \CPU0|iMEM|Mux3~83 (
// Equation(s):
// \CPU0|iMEM|Mux3~83_combout  = (\CPU0|iMEM|Mux3~72_combout  & (((\CPU0|iMEM|Mux3~82_combout ) # (!\arbiter_inst|system_address[5]~2_combout )))) # (!\CPU0|iMEM|Mux3~72_combout  & (\CPU0|iMEM|Mux3~51_combout  & ((\arbiter_inst|system_address[5]~2_combout 
// ))))

	.dataa(\CPU0|iMEM|Mux3~51_combout ),
	.datab(\CPU0|iMEM|Mux3~72_combout ),
	.datac(\CPU0|iMEM|Mux3~82_combout ),
	.datad(\arbiter_inst|system_address[5]~2_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux3~83_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux3~83 .lut_mask = 16'hE2CC;
defparam \CPU0|iMEM|Mux3~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N22
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector36~0 (
// Equation(s):
// \CPU0|cpu01_inst|Selector36~0_combout  = (\CPU0|cpu01_inst|WideOr122~0_combout  & (((\CPU0|cpu01_inst|ea [4])) # (!\CPU0|cpu01_inst|state.jmp_state~q ))) # (!\CPU0|cpu01_inst|WideOr122~0_combout  & (((\CPU0|cpu01_inst|op_code[4]~3_combout ))))

	.dataa(\CPU0|cpu01_inst|state.jmp_state~q ),
	.datab(\CPU0|cpu01_inst|op_code[4]~3_combout ),
	.datac(\CPU0|cpu01_inst|ea [4]),
	.datad(\CPU0|cpu01_inst|WideOr122~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector36~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector36~0 .lut_mask = 16'hF5CC;
defparam \CPU0|cpu01_inst|Selector36~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N26
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector36~1 (
// Equation(s):
// \CPU0|cpu01_inst|Selector36~1_combout  = (\CPU0|cpu01_inst|temppc~1_combout  & ((\CPU0|cpu01_inst|pc [4]))) # (!\CPU0|cpu01_inst|temppc~1_combout  & (\CPU0|cpu01_inst|Selector36~0_combout ))

	.dataa(gnd),
	.datab(\CPU0|cpu01_inst|Selector36~0_combout ),
	.datac(\CPU0|cpu01_inst|temppc~1_combout ),
	.datad(\CPU0|cpu01_inst|pc [4]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector36~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector36~1 .lut_mask = 16'hFC0C;
defparam \CPU0|cpu01_inst|Selector36~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y12_N5
dffeas \CPU0|DDR2[3] (
	.clk(!\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|cpu01_inst|Selector20~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|DDR2[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|DDR2 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|DDR2[3] .is_wysiwyg = "true";
defparam \CPU0|DDR2[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y12_N5
dffeas \CPU0|PORT_B_OUT[3] (
	.clk(!\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|cpu01_inst|Selector20~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|PORT_B_OUT[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|PORT_B_OUT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|PORT_B_OUT[3] .is_wysiwyg = "true";
defparam \CPU0|PORT_B_OUT[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y13_N3
dffeas \CPU0|DDR1[3] (
	.clk(!\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|cpu01_inst|Selector20~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|DDR1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|DDR1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|DDR1[3] .is_wysiwyg = "true";
defparam \CPU0|DDR1[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y12_N23
dffeas \CPU0|PORT_A_OUT[3] (
	.clk(!\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|cpu01_inst|Selector20~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|PORT_A_OUT[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|PORT_A_OUT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|PORT_A_OUT[3] .is_wysiwyg = "true";
defparam \CPU0|PORT_A_OUT[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N22
cycloneive_lcell_comb \CPU0|data_in~49 (
// Equation(s):
// \CPU0|data_in~49_combout  = (\CPU0|Equal0~3_combout  & (!\CPU0|cpu01_inst|Selector15~12_combout  & ((\CPU0|PORT_A_OUT [3]) # (!\CPU0|cpu01_inst|Selector14~combout ))))

	.dataa(\CPU0|Equal0~3_combout ),
	.datab(\CPU0|cpu01_inst|Selector15~12_combout ),
	.datac(\CPU0|PORT_A_OUT [3]),
	.datad(\CPU0|cpu01_inst|Selector14~combout ),
	.cin(gnd),
	.combout(\CPU0|data_in~49_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|data_in~49 .lut_mask = 16'h2022;
defparam \CPU0|data_in~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y16_N19
dffeas \CPU0|DATA_IN_s[3] (
	.clk(!\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(DATA_IN[3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\reset~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|DATA_IN_s [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|DATA_IN_s[3] .is_wysiwyg = "true";
defparam \CPU0|DATA_IN_s[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y15_N15
dffeas \CPU0|PORT_A_IN_s[3] (
	.clk(!\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|PORT_A_OUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\reset~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|PORT_A_IN_s [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|PORT_A_IN_s[3] .is_wysiwyg = "true";
defparam \CPU0|PORT_A_IN_s[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N14
cycloneive_lcell_comb \CPU0|data_in~50 (
// Equation(s):
// \CPU0|data_in~50_combout  = (\CPU0|Equal2~0_combout  & (!\CPU0|DDR1 [3] & (\CPU0|PORT_A_IN_s [3]))) # (!\CPU0|Equal2~0_combout  & (((\CPU0|DATA_IN_s [3]))))

	.dataa(\CPU0|DDR1 [3]),
	.datab(\CPU0|Equal2~0_combout ),
	.datac(\CPU0|PORT_A_IN_s [3]),
	.datad(\CPU0|DATA_IN_s [3]),
	.cin(gnd),
	.combout(\CPU0|data_in~50_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|data_in~50 .lut_mask = 16'h7340;
defparam \CPU0|data_in~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N2
cycloneive_lcell_comb \CPU0|data_in~51 (
// Equation(s):
// \CPU0|data_in~51_combout  = (\CPU0|data_in~49_combout  & ((\CPU0|DDR1 [3]) # ((\CPU0|data_in~50_combout  & !\CPU0|Equal0~4_combout )))) # (!\CPU0|data_in~49_combout  & (\CPU0|data_in~50_combout  & ((!\CPU0|Equal0~4_combout ))))

	.dataa(\CPU0|data_in~49_combout ),
	.datab(\CPU0|data_in~50_combout ),
	.datac(\CPU0|DDR1 [3]),
	.datad(\CPU0|Equal0~4_combout ),
	.cin(gnd),
	.combout(\CPU0|data_in~51_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|data_in~51 .lut_mask = 16'hA0EC;
defparam \CPU0|data_in~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N4
cycloneive_lcell_comb \CPU0|data_in~52 (
// Equation(s):
// \CPU0|data_in~52_combout  = (\CPU0|Equal3~0_combout  & (((\CPU0|PORT_B_OUT [3]) # (!\CPU0|DDR2 [3])))) # (!\CPU0|Equal3~0_combout  & (\CPU0|data_in~51_combout ))

	.dataa(\CPU0|data_in~51_combout ),
	.datab(\CPU0|DDR2 [3]),
	.datac(\CPU0|PORT_B_OUT [3]),
	.datad(\CPU0|Equal3~0_combout ),
	.cin(gnd),
	.combout(\CPU0|data_in~52_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|data_in~52 .lut_mask = 16'hF3AA;
defparam \CPU0|data_in~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N4
cycloneive_lcell_comb \CPU0|data_in~53 (
// Equation(s):
// \CPU0|data_in~53_combout  = (!\CPU0|Equal5~0_combout  & ((\CPU0|Equal1~0_combout  & (\CPU0|DDR2 [3])) # (!\CPU0|Equal1~0_combout  & ((\CPU0|data_in~52_combout )))))

	.dataa(\CPU0|Equal1~0_combout ),
	.datab(\CPU0|Equal5~0_combout ),
	.datac(\CPU0|DDR2 [3]),
	.datad(\CPU0|data_in~52_combout ),
	.cin(gnd),
	.combout(\CPU0|data_in~53_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|data_in~53 .lut_mask = 16'h3120;
defparam \CPU0|data_in~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N12
cycloneive_lcell_comb \CPU0|data_in~55 (
// Equation(s):
// \CPU0|data_in~55_combout  = (\CPU0|Equal7~0_combout  & (((\CPU0|OCRH [3])))) # (!\CPU0|Equal7~0_combout  & (\CPU0|counter [3] & ((\CPU0|Equal6~0_combout ))))

	.dataa(\CPU0|Equal7~0_combout ),
	.datab(\CPU0|counter [3]),
	.datac(\CPU0|OCRH [3]),
	.datad(\CPU0|Equal6~0_combout ),
	.cin(gnd),
	.combout(\CPU0|data_in~55_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|data_in~55 .lut_mask = 16'hE4A0;
defparam \CPU0|data_in~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y14_N5
dffeas \CPU0|iMEM|REGS[86][3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|EOCI~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[86][5]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[86][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[86][3] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[86][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y14_N3
dffeas \CPU0|iMEM|REGS[90][3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[90][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[90][1]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[90][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[90][3] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[90][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y14_N31
dffeas \CPU0|iMEM|REGS[82][3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|EOCI~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[82][2]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[82][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[82][3] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[82][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y14_N30
cycloneive_lcell_comb \CPU0|iMEM|Mux4~0 (
// Equation(s):
// \CPU0|iMEM|Mux4~0_combout  = (\CPU0|cpu01_inst|Selector12~combout  & ((\CPU0|cpu01_inst|Selector13~combout ) # ((\CPU0|iMEM|REGS[90][3]~q )))) # (!\CPU0|cpu01_inst|Selector12~combout  & (!\CPU0|cpu01_inst|Selector13~combout  & (\CPU0|iMEM|REGS[82][3]~q 
// )))

	.dataa(\CPU0|cpu01_inst|Selector12~combout ),
	.datab(\CPU0|cpu01_inst|Selector13~combout ),
	.datac(\CPU0|iMEM|REGS[82][3]~q ),
	.datad(\CPU0|iMEM|REGS[90][3]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux4~0 .lut_mask = 16'hBA98;
defparam \CPU0|iMEM|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y16_N19
dffeas \CPU0|iMEM|REGS[94][3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[94][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[94][1]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[94][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[94][3] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[94][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y14_N4
cycloneive_lcell_comb \CPU0|iMEM|Mux4~1 (
// Equation(s):
// \CPU0|iMEM|Mux4~1_combout  = (\CPU0|iMEM|Mux4~0_combout  & (((\CPU0|iMEM|REGS[94][3]~q )) # (!\CPU0|cpu01_inst|Selector13~combout ))) # (!\CPU0|iMEM|Mux4~0_combout  & (\CPU0|cpu01_inst|Selector13~combout  & (\CPU0|iMEM|REGS[86][3]~q )))

	.dataa(\CPU0|iMEM|Mux4~0_combout ),
	.datab(\CPU0|cpu01_inst|Selector13~combout ),
	.datac(\CPU0|iMEM|REGS[86][3]~q ),
	.datad(\CPU0|iMEM|REGS[94][3]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux4~1 .lut_mask = 16'hEA62;
defparam \CPU0|iMEM|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y12_N5
dffeas \CPU0|iMEM|REGS[89][3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[89][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[89][1]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[89][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[89][3] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[89][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y12_N29
dffeas \CPU0|iMEM|REGS[85][3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[85][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[85][5]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[85][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[85][3] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[85][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y12_N31
dffeas \CPU0|iMEM|REGS[81][3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|EOCI~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[81][4]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[81][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[81][3] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[81][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N30
cycloneive_lcell_comb \CPU0|iMEM|Mux4~2 (
// Equation(s):
// \CPU0|iMEM|Mux4~2_combout  = (\CPU0|cpu01_inst|Selector12~combout  & (\CPU0|cpu01_inst|Selector13~combout )) # (!\CPU0|cpu01_inst|Selector12~combout  & ((\CPU0|cpu01_inst|Selector13~combout  & ((\CPU0|iMEM|REGS[85][3]~q ))) # 
// (!\CPU0|cpu01_inst|Selector13~combout  & (\CPU0|iMEM|REGS[81][3]~q ))))

	.dataa(\CPU0|cpu01_inst|Selector12~combout ),
	.datab(\CPU0|cpu01_inst|Selector13~combout ),
	.datac(\CPU0|iMEM|REGS[81][3]~q ),
	.datad(\CPU0|iMEM|REGS[85][3]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux4~2 .lut_mask = 16'hDC98;
defparam \CPU0|iMEM|Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y12_N23
dffeas \CPU0|iMEM|REGS[93][3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|EOCI~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[93][1]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[93][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[93][3] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[93][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y12_N22
cycloneive_lcell_comb \CPU0|iMEM|Mux4~3 (
// Equation(s):
// \CPU0|iMEM|Mux4~3_combout  = (\CPU0|cpu01_inst|Selector12~combout  & ((\CPU0|iMEM|Mux4~2_combout  & ((\CPU0|iMEM|REGS[93][3]~q ))) # (!\CPU0|iMEM|Mux4~2_combout  & (\CPU0|iMEM|REGS[89][3]~q )))) # (!\CPU0|cpu01_inst|Selector12~combout  & 
// (((\CPU0|iMEM|Mux4~2_combout ))))

	.dataa(\CPU0|cpu01_inst|Selector12~combout ),
	.datab(\CPU0|iMEM|REGS[89][3]~q ),
	.datac(\CPU0|iMEM|REGS[93][3]~q ),
	.datad(\CPU0|iMEM|Mux4~2_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux4~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux4~3 .lut_mask = 16'hF588;
defparam \CPU0|iMEM|Mux4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y10_N3
dffeas \CPU0|iMEM|REGS[84][3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[84][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[84][4]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[84][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[84][3] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[84][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y10_N11
dffeas \CPU0|iMEM|REGS[88][3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[88][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[88][5]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[88][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[88][3] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[88][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y10_N13
dffeas \CPU0|iMEM|REGS[80][3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|EOCI~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[80][0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[80][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[80][3] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[80][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y10_N12
cycloneive_lcell_comb \CPU0|iMEM|Mux4~4 (
// Equation(s):
// \CPU0|iMEM|Mux4~4_combout  = (\CPU0|cpu01_inst|Selector13~combout  & (\CPU0|cpu01_inst|Selector12~combout )) # (!\CPU0|cpu01_inst|Selector13~combout  & ((\CPU0|cpu01_inst|Selector12~combout  & ((\CPU0|iMEM|REGS[88][3]~q ))) # 
// (!\CPU0|cpu01_inst|Selector12~combout  & (\CPU0|iMEM|REGS[80][3]~q ))))

	.dataa(\CPU0|cpu01_inst|Selector13~combout ),
	.datab(\CPU0|cpu01_inst|Selector12~combout ),
	.datac(\CPU0|iMEM|REGS[80][3]~q ),
	.datad(\CPU0|iMEM|REGS[88][3]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux4~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux4~4 .lut_mask = 16'hDC98;
defparam \CPU0|iMEM|Mux4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y10_N21
dffeas \CPU0|iMEM|REGS[92][3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|EOCI~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[92][1]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[92][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[92][3] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[92][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N20
cycloneive_lcell_comb \CPU0|iMEM|Mux4~5 (
// Equation(s):
// \CPU0|iMEM|Mux4~5_combout  = (\CPU0|iMEM|Mux4~4_combout  & (((\CPU0|iMEM|REGS[92][3]~q )) # (!\CPU0|cpu01_inst|Selector13~combout ))) # (!\CPU0|iMEM|Mux4~4_combout  & (\CPU0|cpu01_inst|Selector13~combout  & ((\CPU0|iMEM|REGS[84][3]~q ))))

	.dataa(\CPU0|iMEM|Mux4~4_combout ),
	.datab(\CPU0|cpu01_inst|Selector13~combout ),
	.datac(\CPU0|iMEM|REGS[92][3]~q ),
	.datad(\CPU0|iMEM|REGS[84][3]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux4~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux4~5 .lut_mask = 16'hE6A2;
defparam \CPU0|iMEM|Mux4~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N8
cycloneive_lcell_comb \CPU0|iMEM|Mux4~6 (
// Equation(s):
// \CPU0|iMEM|Mux4~6_combout  = (\CPU0|cpu01_inst|Selector15~12_combout  & ((\CPU0|cpu01_inst|Selector14~combout ) # ((\CPU0|iMEM|Mux4~3_combout )))) # (!\CPU0|cpu01_inst|Selector15~12_combout  & (!\CPU0|cpu01_inst|Selector14~combout  & 
// ((\CPU0|iMEM|Mux4~5_combout ))))

	.dataa(\CPU0|cpu01_inst|Selector15~12_combout ),
	.datab(\CPU0|cpu01_inst|Selector14~combout ),
	.datac(\CPU0|iMEM|Mux4~3_combout ),
	.datad(\CPU0|iMEM|Mux4~5_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux4~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux4~6 .lut_mask = 16'hB9A8;
defparam \CPU0|iMEM|Mux4~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y15_N25
dffeas \CPU0|iMEM|REGS[91][3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[91][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[91][1]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[91][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[91][3] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[91][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y15_N13
dffeas \CPU0|iMEM|REGS[87][3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[87][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[87][0]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[87][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[87][3] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[87][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y15_N23
dffeas \CPU0|iMEM|REGS[83][3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|EOCI~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[83][2]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[83][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[83][3] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[83][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y15_N22
cycloneive_lcell_comb \CPU0|iMEM|Mux4~7 (
// Equation(s):
// \CPU0|iMEM|Mux4~7_combout  = (\CPU0|cpu01_inst|Selector12~combout  & (\CPU0|cpu01_inst|Selector13~combout )) # (!\CPU0|cpu01_inst|Selector12~combout  & ((\CPU0|cpu01_inst|Selector13~combout  & ((\CPU0|iMEM|REGS[87][3]~q ))) # 
// (!\CPU0|cpu01_inst|Selector13~combout  & (\CPU0|iMEM|REGS[83][3]~q ))))

	.dataa(\CPU0|cpu01_inst|Selector12~combout ),
	.datab(\CPU0|cpu01_inst|Selector13~combout ),
	.datac(\CPU0|iMEM|REGS[83][3]~q ),
	.datad(\CPU0|iMEM|REGS[87][3]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux4~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux4~7 .lut_mask = 16'hDC98;
defparam \CPU0|iMEM|Mux4~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y15_N19
dffeas \CPU0|iMEM|REGS[95][3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|EOCI~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[95][1]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[95][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[95][3] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[95][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N18
cycloneive_lcell_comb \CPU0|iMEM|Mux4~8 (
// Equation(s):
// \CPU0|iMEM|Mux4~8_combout  = (\CPU0|cpu01_inst|Selector12~combout  & ((\CPU0|iMEM|Mux4~7_combout  & ((\CPU0|iMEM|REGS[95][3]~q ))) # (!\CPU0|iMEM|Mux4~7_combout  & (\CPU0|iMEM|REGS[91][3]~q )))) # (!\CPU0|cpu01_inst|Selector12~combout  & 
// (((\CPU0|iMEM|Mux4~7_combout ))))

	.dataa(\CPU0|cpu01_inst|Selector12~combout ),
	.datab(\CPU0|iMEM|REGS[91][3]~q ),
	.datac(\CPU0|iMEM|REGS[95][3]~q ),
	.datad(\CPU0|iMEM|Mux4~7_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux4~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux4~8 .lut_mask = 16'hF588;
defparam \CPU0|iMEM|Mux4~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N10
cycloneive_lcell_comb \CPU0|iMEM|Mux4~9 (
// Equation(s):
// \CPU0|iMEM|Mux4~9_combout  = (\CPU0|iMEM|Mux4~6_combout  & (((\CPU0|iMEM|Mux4~8_combout ) # (!\CPU0|cpu01_inst|Selector14~combout )))) # (!\CPU0|iMEM|Mux4~6_combout  & (\CPU0|iMEM|Mux4~1_combout  & ((\CPU0|cpu01_inst|Selector14~combout ))))

	.dataa(\CPU0|iMEM|Mux4~1_combout ),
	.datab(\CPU0|iMEM|Mux4~8_combout ),
	.datac(\CPU0|iMEM|Mux4~6_combout ),
	.datad(\CPU0|cpu01_inst|Selector14~combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux4~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux4~9 .lut_mask = 16'hCAF0;
defparam \CPU0|iMEM|Mux4~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y9_N11
dffeas \CPU0|iMEM|REGS[102][3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[102][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[102][4]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[102][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[102][3] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[102][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y10_N13
dffeas \CPU0|iMEM|REGS[101][3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[101][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[101][7]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[101][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[101][3] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[101][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y10_N31
dffeas \CPU0|iMEM|REGS[100][3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|EOCI~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[100][7]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[100][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[100][3] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[100][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N30
cycloneive_lcell_comb \CPU0|iMEM|Mux4~10 (
// Equation(s):
// \CPU0|iMEM|Mux4~10_combout  = (\CPU0|cpu01_inst|Selector15~12_combout  & ((\CPU0|cpu01_inst|Selector14~combout ) # ((\CPU0|iMEM|REGS[101][3]~q )))) # (!\CPU0|cpu01_inst|Selector15~12_combout  & (!\CPU0|cpu01_inst|Selector14~combout  & 
// (\CPU0|iMEM|REGS[100][3]~q )))

	.dataa(\CPU0|cpu01_inst|Selector15~12_combout ),
	.datab(\CPU0|cpu01_inst|Selector14~combout ),
	.datac(\CPU0|iMEM|REGS[100][3]~q ),
	.datad(\CPU0|iMEM|REGS[101][3]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux4~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux4~10 .lut_mask = 16'hBA98;
defparam \CPU0|iMEM|Mux4~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y9_N13
dffeas \CPU0|iMEM|REGS[103][3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|EOCI~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[103][1]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[103][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[103][3] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[103][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N12
cycloneive_lcell_comb \CPU0|iMEM|Mux4~11 (
// Equation(s):
// \CPU0|iMEM|Mux4~11_combout  = (\CPU0|cpu01_inst|Selector14~combout  & ((\CPU0|iMEM|Mux4~10_combout  & (\CPU0|iMEM|REGS[103][3]~q )) # (!\CPU0|iMEM|Mux4~10_combout  & ((\CPU0|iMEM|REGS[102][3]~q ))))) # (!\CPU0|cpu01_inst|Selector14~combout  & 
// (\CPU0|iMEM|Mux4~10_combout ))

	.dataa(\CPU0|cpu01_inst|Selector14~combout ),
	.datab(\CPU0|iMEM|Mux4~10_combout ),
	.datac(\CPU0|iMEM|REGS[103][3]~q ),
	.datad(\CPU0|iMEM|REGS[102][3]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux4~11_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux4~11 .lut_mask = 16'hE6C4;
defparam \CPU0|iMEM|Mux4~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y7_N29
dffeas \CPU0|iMEM|REGS[105][3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[105][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[105][2]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[105][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[105][3] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[105][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y7_N5
dffeas \CPU0|iMEM|REGS[106][3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[106][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[106][5]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[106][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[106][3] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[106][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y7_N15
dffeas \CPU0|iMEM|REGS[104][3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|EOCI~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[104][3]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[104][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[104][3] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[104][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y7_N14
cycloneive_lcell_comb \CPU0|iMEM|Mux4~12 (
// Equation(s):
// \CPU0|iMEM|Mux4~12_combout  = (\CPU0|cpu01_inst|Selector15~12_combout  & (((\CPU0|cpu01_inst|Selector14~combout )))) # (!\CPU0|cpu01_inst|Selector15~12_combout  & ((\CPU0|cpu01_inst|Selector14~combout  & (\CPU0|iMEM|REGS[106][3]~q )) # 
// (!\CPU0|cpu01_inst|Selector14~combout  & ((\CPU0|iMEM|REGS[104][3]~q )))))

	.dataa(\CPU0|cpu01_inst|Selector15~12_combout ),
	.datab(\CPU0|iMEM|REGS[106][3]~q ),
	.datac(\CPU0|iMEM|REGS[104][3]~q ),
	.datad(\CPU0|cpu01_inst|Selector14~combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux4~12_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux4~12 .lut_mask = 16'hEE50;
defparam \CPU0|iMEM|Mux4~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y7_N7
dffeas \CPU0|iMEM|REGS[107][3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|EOCI~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[107][2]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[107][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[107][3] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[107][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N6
cycloneive_lcell_comb \CPU0|iMEM|Mux4~13 (
// Equation(s):
// \CPU0|iMEM|Mux4~13_combout  = (\CPU0|cpu01_inst|Selector15~12_combout  & ((\CPU0|iMEM|Mux4~12_combout  & ((\CPU0|iMEM|REGS[107][3]~q ))) # (!\CPU0|iMEM|Mux4~12_combout  & (\CPU0|iMEM|REGS[105][3]~q )))) # (!\CPU0|cpu01_inst|Selector15~12_combout  & 
// (((\CPU0|iMEM|Mux4~12_combout ))))

	.dataa(\CPU0|cpu01_inst|Selector15~12_combout ),
	.datab(\CPU0|iMEM|REGS[105][3]~q ),
	.datac(\CPU0|iMEM|REGS[107][3]~q ),
	.datad(\CPU0|iMEM|Mux4~12_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux4~13_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux4~13 .lut_mask = 16'hF588;
defparam \CPU0|iMEM|Mux4~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y8_N29
dffeas \CPU0|iMEM|REGS[97][3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[97][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[97][0]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[97][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[97][3] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[97][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y8_N13
dffeas \CPU0|iMEM|REGS[98][3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[98][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[98][7]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[98][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[98][3] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[98][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y8_N7
dffeas \CPU0|iMEM|REGS[96][3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|EOCI~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[96][3]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[96][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[96][3] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[96][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N6
cycloneive_lcell_comb \CPU0|iMEM|Mux4~14 (
// Equation(s):
// \CPU0|iMEM|Mux4~14_combout  = (\CPU0|cpu01_inst|Selector15~12_combout  & (\CPU0|cpu01_inst|Selector14~combout )) # (!\CPU0|cpu01_inst|Selector15~12_combout  & ((\CPU0|cpu01_inst|Selector14~combout  & ((\CPU0|iMEM|REGS[98][3]~q ))) # 
// (!\CPU0|cpu01_inst|Selector14~combout  & (\CPU0|iMEM|REGS[96][3]~q ))))

	.dataa(\CPU0|cpu01_inst|Selector15~12_combout ),
	.datab(\CPU0|cpu01_inst|Selector14~combout ),
	.datac(\CPU0|iMEM|REGS[96][3]~q ),
	.datad(\CPU0|iMEM|REGS[98][3]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux4~14_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux4~14 .lut_mask = 16'hDC98;
defparam \CPU0|iMEM|Mux4~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y8_N23
dffeas \CPU0|iMEM|REGS[99][3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|EOCI~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[99][1]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[99][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[99][3] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[99][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N22
cycloneive_lcell_comb \CPU0|iMEM|Mux4~15 (
// Equation(s):
// \CPU0|iMEM|Mux4~15_combout  = (\CPU0|cpu01_inst|Selector15~12_combout  & ((\CPU0|iMEM|Mux4~14_combout  & (\CPU0|iMEM|REGS[99][3]~q )) # (!\CPU0|iMEM|Mux4~14_combout  & ((\CPU0|iMEM|REGS[97][3]~q ))))) # (!\CPU0|cpu01_inst|Selector15~12_combout  & 
// (\CPU0|iMEM|Mux4~14_combout ))

	.dataa(\CPU0|cpu01_inst|Selector15~12_combout ),
	.datab(\CPU0|iMEM|Mux4~14_combout ),
	.datac(\CPU0|iMEM|REGS[99][3]~q ),
	.datad(\CPU0|iMEM|REGS[97][3]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux4~15_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux4~15 .lut_mask = 16'hE6C4;
defparam \CPU0|iMEM|Mux4~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N30
cycloneive_lcell_comb \CPU0|iMEM|Mux4~16 (
// Equation(s):
// \CPU0|iMEM|Mux4~16_combout  = (\CPU0|cpu01_inst|Selector13~combout  & (\CPU0|cpu01_inst|Selector12~combout )) # (!\CPU0|cpu01_inst|Selector13~combout  & ((\CPU0|cpu01_inst|Selector12~combout  & ((\CPU0|iMEM|Mux4~13_combout ))) # 
// (!\CPU0|cpu01_inst|Selector12~combout  & (\CPU0|iMEM|Mux4~15_combout ))))

	.dataa(\CPU0|cpu01_inst|Selector13~combout ),
	.datab(\CPU0|cpu01_inst|Selector12~combout ),
	.datac(\CPU0|iMEM|Mux4~15_combout ),
	.datad(\CPU0|iMEM|Mux4~13_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux4~16_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux4~16 .lut_mask = 16'hDC98;
defparam \CPU0|iMEM|Mux4~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y9_N21
dffeas \CPU0|iMEM|REGS[110][3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[110][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[110][7]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[110][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[110][3] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[110][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y9_N5
dffeas \CPU0|iMEM|REGS[109][3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[109][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[109][0]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[109][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[109][3] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[109][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y9_N15
dffeas \CPU0|iMEM|REGS[108][3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|EOCI~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[108][6]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[108][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[108][3] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[108][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N14
cycloneive_lcell_comb \CPU0|iMEM|Mux4~17 (
// Equation(s):
// \CPU0|iMEM|Mux4~17_combout  = (\CPU0|cpu01_inst|Selector15~12_combout  & ((\CPU0|iMEM|REGS[109][3]~q ) # ((\CPU0|cpu01_inst|Selector14~combout )))) # (!\CPU0|cpu01_inst|Selector15~12_combout  & (((\CPU0|iMEM|REGS[108][3]~q  & 
// !\CPU0|cpu01_inst|Selector14~combout ))))

	.dataa(\CPU0|cpu01_inst|Selector15~12_combout ),
	.datab(\CPU0|iMEM|REGS[109][3]~q ),
	.datac(\CPU0|iMEM|REGS[108][3]~q ),
	.datad(\CPU0|cpu01_inst|Selector14~combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux4~17_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux4~17 .lut_mask = 16'hAAD8;
defparam \CPU0|iMEM|Mux4~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y9_N7
dffeas \CPU0|iMEM|REGS[111][3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|EOCI~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[111][4]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[111][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[111][3] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[111][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N6
cycloneive_lcell_comb \CPU0|iMEM|Mux4~18 (
// Equation(s):
// \CPU0|iMEM|Mux4~18_combout  = (\CPU0|cpu01_inst|Selector14~combout  & ((\CPU0|iMEM|Mux4~17_combout  & (\CPU0|iMEM|REGS[111][3]~q )) # (!\CPU0|iMEM|Mux4~17_combout  & ((\CPU0|iMEM|REGS[110][3]~q ))))) # (!\CPU0|cpu01_inst|Selector14~combout  & 
// (\CPU0|iMEM|Mux4~17_combout ))

	.dataa(\CPU0|cpu01_inst|Selector14~combout ),
	.datab(\CPU0|iMEM|Mux4~17_combout ),
	.datac(\CPU0|iMEM|REGS[111][3]~q ),
	.datad(\CPU0|iMEM|REGS[110][3]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux4~18_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux4~18 .lut_mask = 16'hE6C4;
defparam \CPU0|iMEM|Mux4~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N22
cycloneive_lcell_comb \CPU0|iMEM|Mux4~19 (
// Equation(s):
// \CPU0|iMEM|Mux4~19_combout  = (\CPU0|iMEM|Mux4~16_combout  & ((\CPU0|iMEM|Mux4~18_combout ) # ((!\CPU0|cpu01_inst|Selector13~combout )))) # (!\CPU0|iMEM|Mux4~16_combout  & (((\CPU0|iMEM|Mux4~11_combout  & \CPU0|cpu01_inst|Selector13~combout ))))

	.dataa(\CPU0|iMEM|Mux4~18_combout ),
	.datab(\CPU0|iMEM|Mux4~16_combout ),
	.datac(\CPU0|iMEM|Mux4~11_combout ),
	.datad(\CPU0|cpu01_inst|Selector13~combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux4~19_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux4~19 .lut_mask = 16'hB8CC;
defparam \CPU0|iMEM|Mux4~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y19_N13
dffeas \CPU0|iMEM|REGS[73][3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[73][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[73][0]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[73][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[73][3] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[73][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y19_N7
dffeas \CPU0|iMEM|REGS[72][3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|EOCI~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[72][0]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[72][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[72][3] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[72][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N6
cycloneive_lcell_comb \CPU0|iMEM|Mux4~20 (
// Equation(s):
// \CPU0|iMEM|Mux4~20_combout  = (\CPU0|cpu01_inst|Selector15~12_combout  & ((\CPU0|cpu01_inst|Selector14~combout ) # ((\CPU0|iMEM|REGS[73][3]~q )))) # (!\CPU0|cpu01_inst|Selector15~12_combout  & (!\CPU0|cpu01_inst|Selector14~combout  & 
// (\CPU0|iMEM|REGS[72][3]~q )))

	.dataa(\CPU0|cpu01_inst|Selector15~12_combout ),
	.datab(\CPU0|cpu01_inst|Selector14~combout ),
	.datac(\CPU0|iMEM|REGS[72][3]~q ),
	.datad(\CPU0|iMEM|REGS[73][3]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux4~20_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux4~20 .lut_mask = 16'hBA98;
defparam \CPU0|iMEM|Mux4~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y19_N5
dffeas \CPU0|iMEM|REGS[69][3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[69][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[69][6]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[69][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[69][3] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[69][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y19_N21
dffeas \CPU0|iMEM|REGS[70][3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[70][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[70][3]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[70][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[70][3] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[70][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y19_N31
dffeas \CPU0|iMEM|REGS[68][3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|EOCI~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[68][6]~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[68][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[68][3] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[68][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y19_N30
cycloneive_lcell_comb \CPU0|iMEM|Mux4~22 (
// Equation(s):
// \CPU0|iMEM|Mux4~22_combout  = (\CPU0|cpu01_inst|Selector14~combout  & ((\CPU0|cpu01_inst|Selector15~12_combout ) # ((\CPU0|iMEM|REGS[70][3]~q )))) # (!\CPU0|cpu01_inst|Selector14~combout  & (!\CPU0|cpu01_inst|Selector15~12_combout  & 
// (\CPU0|iMEM|REGS[68][3]~q )))

	.dataa(\CPU0|cpu01_inst|Selector14~combout ),
	.datab(\CPU0|cpu01_inst|Selector15~12_combout ),
	.datac(\CPU0|iMEM|REGS[68][3]~q ),
	.datad(\CPU0|iMEM|REGS[70][3]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux4~22_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux4~22 .lut_mask = 16'hBA98;
defparam \CPU0|iMEM|Mux4~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y19_N7
dffeas \CPU0|iMEM|REGS[71][3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|EOCI~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[71][0]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[71][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[71][3] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[71][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y19_N6
cycloneive_lcell_comb \CPU0|iMEM|Mux4~23 (
// Equation(s):
// \CPU0|iMEM|Mux4~23_combout  = (\CPU0|cpu01_inst|Selector15~12_combout  & ((\CPU0|iMEM|Mux4~22_combout  & ((\CPU0|iMEM|REGS[71][3]~q ))) # (!\CPU0|iMEM|Mux4~22_combout  & (\CPU0|iMEM|REGS[69][3]~q )))) # (!\CPU0|cpu01_inst|Selector15~12_combout  & 
// (((\CPU0|iMEM|Mux4~22_combout ))))

	.dataa(\CPU0|iMEM|REGS[69][3]~q ),
	.datab(\CPU0|cpu01_inst|Selector15~12_combout ),
	.datac(\CPU0|iMEM|REGS[71][3]~q ),
	.datad(\CPU0|iMEM|Mux4~22_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux4~23_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux4~23 .lut_mask = 16'hF388;
defparam \CPU0|iMEM|Mux4~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y11_N5
dffeas \CPU0|iMEM|REGS[66][3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[66][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[66][4]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[66][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[66][3] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[66][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y11_N21
dffeas \CPU0|iMEM|REGS[65][3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[65][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[65][4]~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[65][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[65][3] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[65][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y11_N15
dffeas \CPU0|iMEM|REGS[64][3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|EOCI~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[64][2]~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[64][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[64][3] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[64][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y11_N14
cycloneive_lcell_comb \CPU0|iMEM|Mux4~24 (
// Equation(s):
// \CPU0|iMEM|Mux4~24_combout  = (\CPU0|cpu01_inst|Selector14~combout  & (\CPU0|cpu01_inst|Selector15~12_combout )) # (!\CPU0|cpu01_inst|Selector14~combout  & ((\CPU0|cpu01_inst|Selector15~12_combout  & ((\CPU0|iMEM|REGS[65][3]~q ))) # 
// (!\CPU0|cpu01_inst|Selector15~12_combout  & (\CPU0|iMEM|REGS[64][3]~q ))))

	.dataa(\CPU0|cpu01_inst|Selector14~combout ),
	.datab(\CPU0|cpu01_inst|Selector15~12_combout ),
	.datac(\CPU0|iMEM|REGS[64][3]~q ),
	.datad(\CPU0|iMEM|REGS[65][3]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux4~24_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux4~24 .lut_mask = 16'hDC98;
defparam \CPU0|iMEM|Mux4~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y11_N7
dffeas \CPU0|iMEM|REGS[67][3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|EOCI~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[67][4]~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[67][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[67][3] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[67][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y11_N6
cycloneive_lcell_comb \CPU0|iMEM|Mux4~25 (
// Equation(s):
// \CPU0|iMEM|Mux4~25_combout  = (\CPU0|iMEM|Mux4~24_combout  & (((\CPU0|iMEM|REGS[67][3]~q ) # (!\CPU0|cpu01_inst|Selector14~combout )))) # (!\CPU0|iMEM|Mux4~24_combout  & (\CPU0|iMEM|REGS[66][3]~q  & ((\CPU0|cpu01_inst|Selector14~combout ))))

	.dataa(\CPU0|iMEM|Mux4~24_combout ),
	.datab(\CPU0|iMEM|REGS[66][3]~q ),
	.datac(\CPU0|iMEM|REGS[67][3]~q ),
	.datad(\CPU0|cpu01_inst|Selector14~combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux4~25_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux4~25 .lut_mask = 16'hE4AA;
defparam \CPU0|iMEM|Mux4~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N12
cycloneive_lcell_comb \CPU0|iMEM|Mux4~26 (
// Equation(s):
// \CPU0|iMEM|Mux4~26_combout  = (\CPU0|cpu01_inst|Selector13~combout  & ((\CPU0|cpu01_inst|Selector12~combout ) # ((\CPU0|iMEM|Mux4~23_combout )))) # (!\CPU0|cpu01_inst|Selector13~combout  & (!\CPU0|cpu01_inst|Selector12~combout  & 
// (\CPU0|iMEM|Mux4~25_combout )))

	.dataa(\CPU0|cpu01_inst|Selector13~combout ),
	.datab(\CPU0|cpu01_inst|Selector12~combout ),
	.datac(\CPU0|iMEM|Mux4~25_combout ),
	.datad(\CPU0|iMEM|Mux4~23_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux4~26_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux4~26 .lut_mask = 16'hBA98;
defparam \CPU0|iMEM|Mux4~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y7_N5
dffeas \CPU0|iMEM|REGS[78][3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[78][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[78][0]~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[78][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[78][3] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[78][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y7_N7
dffeas \CPU0|iMEM|REGS[76][3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|EOCI~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[76][0]~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[76][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[76][3] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[76][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N6
cycloneive_lcell_comb \CPU0|iMEM|Mux4~27 (
// Equation(s):
// \CPU0|iMEM|Mux4~27_combout  = (\CPU0|cpu01_inst|Selector15~12_combout  & (((\CPU0|cpu01_inst|Selector14~combout )))) # (!\CPU0|cpu01_inst|Selector15~12_combout  & ((\CPU0|cpu01_inst|Selector14~combout  & (\CPU0|iMEM|REGS[78][3]~q )) # 
// (!\CPU0|cpu01_inst|Selector14~combout  & ((\CPU0|iMEM|REGS[76][3]~q )))))

	.dataa(\CPU0|cpu01_inst|Selector15~12_combout ),
	.datab(\CPU0|iMEM|REGS[78][3]~q ),
	.datac(\CPU0|iMEM|REGS[76][3]~q ),
	.datad(\CPU0|cpu01_inst|Selector14~combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux4~27_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux4~27 .lut_mask = 16'hEE50;
defparam \CPU0|iMEM|Mux4~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y8_N21
dffeas \CPU0|iMEM|REGS[121][3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[121][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[121][1]~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[121][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[121][3] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[121][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y8_N15
dffeas \CPU0|iMEM|REGS[113][3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|EOCI~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[113][6]~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[113][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[113][3] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[113][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y8_N14
cycloneive_lcell_comb \CPU0|iMEM|Mux4~31 (
// Equation(s):
// \CPU0|iMEM|Mux4~31_combout  = (\CPU0|cpu01_inst|Selector13~combout  & (\CPU0|cpu01_inst|Selector12~combout )) # (!\CPU0|cpu01_inst|Selector13~combout  & ((\CPU0|cpu01_inst|Selector12~combout  & ((\CPU0|iMEM|REGS[121][3]~q ))) # 
// (!\CPU0|cpu01_inst|Selector12~combout  & (\CPU0|iMEM|REGS[113][3]~q ))))

	.dataa(\CPU0|cpu01_inst|Selector13~combout ),
	.datab(\CPU0|cpu01_inst|Selector12~combout ),
	.datac(\CPU0|iMEM|REGS[113][3]~q ),
	.datad(\CPU0|iMEM|REGS[121][3]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux4~31_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux4~31 .lut_mask = 16'hDC98;
defparam \CPU0|iMEM|Mux4~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y15_N27
dffeas \CPU0|iMEM|REGS[122][3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[122][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[122][1]~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[122][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[122][3] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[122][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y15_N5
dffeas \CPU0|iMEM|REGS[116][3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[116][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[116][2]~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[116][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[116][3] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[116][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y9_N13
dffeas \CPU0|iMEM|REGS[37][3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[37][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[37][4]~71_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[37][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[37][3] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[37][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y9_N7
dffeas \CPU0|iMEM|REGS[36][3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|EOCI~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[36][3]~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[36][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[36][3] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[36][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y9_N6
cycloneive_lcell_comb \CPU0|iMEM|Mux4~42 (
// Equation(s):
// \CPU0|iMEM|Mux4~42_combout  = (\CPU0|cpu01_inst|Selector15~12_combout  & ((\CPU0|cpu01_inst|Selector14~combout ) # ((\CPU0|iMEM|REGS[37][3]~q )))) # (!\CPU0|cpu01_inst|Selector15~12_combout  & (!\CPU0|cpu01_inst|Selector14~combout  & 
// (\CPU0|iMEM|REGS[36][3]~q )))

	.dataa(\CPU0|cpu01_inst|Selector15~12_combout ),
	.datab(\CPU0|cpu01_inst|Selector14~combout ),
	.datac(\CPU0|iMEM|REGS[36][3]~q ),
	.datad(\CPU0|iMEM|REGS[37][3]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux4~42_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux4~42 .lut_mask = 16'hBA98;
defparam \CPU0|iMEM|Mux4~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y13_N29
dffeas \CPU0|iMEM|REGS[42][3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[42][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[42][7]~75_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[42][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[42][3] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[42][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y13_N7
dffeas \CPU0|iMEM|REGS[40][3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|EOCI~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[40][6]~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[40][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[40][3] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[40][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N6
cycloneive_lcell_comb \CPU0|iMEM|Mux4~44 (
// Equation(s):
// \CPU0|iMEM|Mux4~44_combout  = (\CPU0|cpu01_inst|Selector14~combout  & ((\CPU0|cpu01_inst|Selector15~12_combout ) # ((\CPU0|iMEM|REGS[42][3]~q )))) # (!\CPU0|cpu01_inst|Selector14~combout  & (!\CPU0|cpu01_inst|Selector15~12_combout  & 
// (\CPU0|iMEM|REGS[40][3]~q )))

	.dataa(\CPU0|cpu01_inst|Selector14~combout ),
	.datab(\CPU0|cpu01_inst|Selector15~12_combout ),
	.datac(\CPU0|iMEM|REGS[40][3]~q ),
	.datad(\CPU0|iMEM|REGS[42][3]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux4~44_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux4~44 .lut_mask = 16'hBA98;
defparam \CPU0|iMEM|Mux4~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y9_N5
dffeas \CPU0|iMEM|REGS[33][3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[33][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[33][1]~78_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[33][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[33][3] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[33][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y16_N9
dffeas \CPU0|iMEM|REGS[22][3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[22][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[22][4]~87_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[22][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[22][3] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[22][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y14_N21
dffeas \CPU0|iMEM|REGS[26][3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[26][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[26][0]~88_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[26][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[26][3] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[26][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y14_N15
dffeas \CPU0|iMEM|REGS[18][3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|EOCI~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[18][7]~89_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[18][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[18][3] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[18][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N14
cycloneive_lcell_comb \CPU0|iMEM|Mux4~52 (
// Equation(s):
// \CPU0|iMEM|Mux4~52_combout  = (\CPU0|cpu01_inst|Selector12~combout  & ((\CPU0|cpu01_inst|Selector13~combout ) # ((\CPU0|iMEM|REGS[26][3]~q )))) # (!\CPU0|cpu01_inst|Selector12~combout  & (!\CPU0|cpu01_inst|Selector13~combout  & (\CPU0|iMEM|REGS[18][3]~q 
// )))

	.dataa(\CPU0|cpu01_inst|Selector12~combout ),
	.datab(\CPU0|cpu01_inst|Selector13~combout ),
	.datac(\CPU0|iMEM|REGS[18][3]~q ),
	.datad(\CPU0|iMEM|REGS[26][3]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux4~52_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux4~52 .lut_mask = 16'hBA98;
defparam \CPU0|iMEM|Mux4~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y16_N3
dffeas \CPU0|iMEM|REGS[30][3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|EOCI~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[30][4]~90_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[30][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[30][3] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[30][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N2
cycloneive_lcell_comb \CPU0|iMEM|Mux4~53 (
// Equation(s):
// \CPU0|iMEM|Mux4~53_combout  = (\CPU0|cpu01_inst|Selector13~combout  & ((\CPU0|iMEM|Mux4~52_combout  & ((\CPU0|iMEM|REGS[30][3]~q ))) # (!\CPU0|iMEM|Mux4~52_combout  & (\CPU0|iMEM|REGS[22][3]~q )))) # (!\CPU0|cpu01_inst|Selector13~combout  & 
// (((\CPU0|iMEM|Mux4~52_combout ))))

	.dataa(\CPU0|cpu01_inst|Selector13~combout ),
	.datab(\CPU0|iMEM|REGS[22][3]~q ),
	.datac(\CPU0|iMEM|REGS[30][3]~q ),
	.datad(\CPU0|iMEM|Mux4~52_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux4~53_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux4~53 .lut_mask = 16'hF588;
defparam \CPU0|iMEM|Mux4~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y17_N5
dffeas \CPU0|iMEM|REGS[25][3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[25][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[25][2]~91_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[25][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[25][3] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[25][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y17_N21
dffeas \CPU0|iMEM|REGS[21][3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[21][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[21][1]~92_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[21][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[21][3] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[21][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y17_N15
dffeas \CPU0|iMEM|REGS[17][3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|EOCI~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[17][2]~93_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[17][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[17][3] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[17][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N14
cycloneive_lcell_comb \CPU0|iMEM|Mux4~54 (
// Equation(s):
// \CPU0|iMEM|Mux4~54_combout  = (\CPU0|cpu01_inst|Selector13~combout  & ((\CPU0|cpu01_inst|Selector12~combout ) # ((\CPU0|iMEM|REGS[21][3]~q )))) # (!\CPU0|cpu01_inst|Selector13~combout  & (!\CPU0|cpu01_inst|Selector12~combout  & (\CPU0|iMEM|REGS[17][3]~q 
// )))

	.dataa(\CPU0|cpu01_inst|Selector13~combout ),
	.datab(\CPU0|cpu01_inst|Selector12~combout ),
	.datac(\CPU0|iMEM|REGS[17][3]~q ),
	.datad(\CPU0|iMEM|REGS[21][3]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux4~54_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux4~54 .lut_mask = 16'hBA98;
defparam \CPU0|iMEM|Mux4~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y17_N31
dffeas \CPU0|iMEM|REGS[29][3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|EOCI~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[29][4]~94_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[29][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[29][3] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[29][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N30
cycloneive_lcell_comb \CPU0|iMEM|Mux4~55 (
// Equation(s):
// \CPU0|iMEM|Mux4~55_combout  = (\CPU0|cpu01_inst|Selector12~combout  & ((\CPU0|iMEM|Mux4~54_combout  & ((\CPU0|iMEM|REGS[29][3]~q ))) # (!\CPU0|iMEM|Mux4~54_combout  & (\CPU0|iMEM|REGS[25][3]~q )))) # (!\CPU0|cpu01_inst|Selector12~combout  & 
// (((\CPU0|iMEM|Mux4~54_combout ))))

	.dataa(\CPU0|cpu01_inst|Selector12~combout ),
	.datab(\CPU0|iMEM|REGS[25][3]~q ),
	.datac(\CPU0|iMEM|REGS[29][3]~q ),
	.datad(\CPU0|iMEM|Mux4~54_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux4~55_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux4~55 .lut_mask = 16'hF588;
defparam \CPU0|iMEM|Mux4~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y8_N5
dffeas \CPU0|iMEM|REGS[20][3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[20][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[20][4]~95_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[20][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[20][3] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[20][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y8_N21
dffeas \CPU0|iMEM|REGS[24][3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[24][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[24][0]~96_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[24][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[24][3] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[24][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y8_N31
dffeas \CPU0|iMEM|REGS[16][3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|EOCI~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[16][2]~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[16][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[16][3] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[16][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N30
cycloneive_lcell_comb \CPU0|iMEM|Mux4~56 (
// Equation(s):
// \CPU0|iMEM|Mux4~56_combout  = (\CPU0|cpu01_inst|Selector12~combout  & ((\CPU0|cpu01_inst|Selector13~combout ) # ((\CPU0|iMEM|REGS[24][3]~q )))) # (!\CPU0|cpu01_inst|Selector12~combout  & (!\CPU0|cpu01_inst|Selector13~combout  & (\CPU0|iMEM|REGS[16][3]~q 
// )))

	.dataa(\CPU0|cpu01_inst|Selector12~combout ),
	.datab(\CPU0|cpu01_inst|Selector13~combout ),
	.datac(\CPU0|iMEM|REGS[16][3]~q ),
	.datad(\CPU0|iMEM|REGS[24][3]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux4~56_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux4~56 .lut_mask = 16'hBA98;
defparam \CPU0|iMEM|Mux4~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y8_N31
dffeas \CPU0|iMEM|REGS[28][3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|EOCI~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[28][0]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[28][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[28][3] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[28][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N30
cycloneive_lcell_comb \CPU0|iMEM|Mux4~57 (
// Equation(s):
// \CPU0|iMEM|Mux4~57_combout  = (\CPU0|cpu01_inst|Selector13~combout  & ((\CPU0|iMEM|Mux4~56_combout  & ((\CPU0|iMEM|REGS[28][3]~q ))) # (!\CPU0|iMEM|Mux4~56_combout  & (\CPU0|iMEM|REGS[20][3]~q )))) # (!\CPU0|cpu01_inst|Selector13~combout  & 
// (((\CPU0|iMEM|Mux4~56_combout ))))

	.dataa(\CPU0|cpu01_inst|Selector13~combout ),
	.datab(\CPU0|iMEM|REGS[20][3]~q ),
	.datac(\CPU0|iMEM|REGS[28][3]~q ),
	.datad(\CPU0|iMEM|Mux4~56_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux4~57_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux4~57 .lut_mask = 16'hF588;
defparam \CPU0|iMEM|Mux4~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N28
cycloneive_lcell_comb \CPU0|iMEM|Mux4~58 (
// Equation(s):
// \CPU0|iMEM|Mux4~58_combout  = (\CPU0|cpu01_inst|Selector14~combout  & (((\CPU0|cpu01_inst|Selector15~12_combout )))) # (!\CPU0|cpu01_inst|Selector14~combout  & ((\CPU0|cpu01_inst|Selector15~12_combout  & ((\CPU0|iMEM|Mux4~55_combout ))) # 
// (!\CPU0|cpu01_inst|Selector15~12_combout  & (\CPU0|iMEM|Mux4~57_combout ))))

	.dataa(\CPU0|iMEM|Mux4~57_combout ),
	.datab(\CPU0|cpu01_inst|Selector14~combout ),
	.datac(\CPU0|iMEM|Mux4~55_combout ),
	.datad(\CPU0|cpu01_inst|Selector15~12_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux4~58_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux4~58 .lut_mask = 16'hFC22;
defparam \CPU0|iMEM|Mux4~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y18_N21
dffeas \CPU0|iMEM|REGS[27][3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[27][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[27][7]~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[27][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[27][3] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[27][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y18_N29
dffeas \CPU0|iMEM|REGS[23][3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[23][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[23][4]~100_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[23][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[23][3] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[23][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y18_N31
dffeas \CPU0|iMEM|REGS[19][3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|EOCI~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[19][2]~101_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[19][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[19][3] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[19][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N30
cycloneive_lcell_comb \CPU0|iMEM|Mux4~59 (
// Equation(s):
// \CPU0|iMEM|Mux4~59_combout  = (\CPU0|cpu01_inst|Selector13~combout  & ((\CPU0|cpu01_inst|Selector12~combout ) # ((\CPU0|iMEM|REGS[23][3]~q )))) # (!\CPU0|cpu01_inst|Selector13~combout  & (!\CPU0|cpu01_inst|Selector12~combout  & (\CPU0|iMEM|REGS[19][3]~q 
// )))

	.dataa(\CPU0|cpu01_inst|Selector13~combout ),
	.datab(\CPU0|cpu01_inst|Selector12~combout ),
	.datac(\CPU0|iMEM|REGS[19][3]~q ),
	.datad(\CPU0|iMEM|REGS[23][3]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux4~59_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux4~59 .lut_mask = 16'hBA98;
defparam \CPU0|iMEM|Mux4~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y18_N31
dffeas \CPU0|iMEM|REGS[31][3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|EOCI~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[31][2]~102_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[31][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[31][3] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[31][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N30
cycloneive_lcell_comb \CPU0|iMEM|Mux4~60 (
// Equation(s):
// \CPU0|iMEM|Mux4~60_combout  = (\CPU0|iMEM|Mux4~59_combout  & (((\CPU0|iMEM|REGS[31][3]~q )) # (!\CPU0|cpu01_inst|Selector12~combout ))) # (!\CPU0|iMEM|Mux4~59_combout  & (\CPU0|cpu01_inst|Selector12~combout  & ((\CPU0|iMEM|REGS[27][3]~q ))))

	.dataa(\CPU0|iMEM|Mux4~59_combout ),
	.datab(\CPU0|cpu01_inst|Selector12~combout ),
	.datac(\CPU0|iMEM|REGS[31][3]~q ),
	.datad(\CPU0|iMEM|REGS[27][3]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux4~60_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux4~60 .lut_mask = 16'hE6A2;
defparam \CPU0|iMEM|Mux4~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N20
cycloneive_lcell_comb \CPU0|iMEM|Mux4~61 (
// Equation(s):
// \CPU0|iMEM|Mux4~61_combout  = (\CPU0|iMEM|Mux4~58_combout  & ((\CPU0|iMEM|Mux4~60_combout ) # ((!\CPU0|cpu01_inst|Selector14~combout )))) # (!\CPU0|iMEM|Mux4~58_combout  & (((\CPU0|cpu01_inst|Selector14~combout  & \CPU0|iMEM|Mux4~53_combout ))))

	.dataa(\CPU0|iMEM|Mux4~60_combout ),
	.datab(\CPU0|iMEM|Mux4~58_combout ),
	.datac(\CPU0|cpu01_inst|Selector14~combout ),
	.datad(\CPU0|iMEM|Mux4~53_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux4~61_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux4~61 .lut_mask = 16'hBC8C;
defparam \CPU0|iMEM|Mux4~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y18_N11
dffeas \CPU0|iMEM|REGS[10][3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[10][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[10][7]~104_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[10][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[10][3] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[10][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y18_N29
dffeas \CPU0|iMEM|REGS[9][3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[9][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[9][1]~105_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[9][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[9][3] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[9][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y18_N31
dffeas \CPU0|iMEM|REGS[8][3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|EOCI~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[8][4]~106_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[8][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[8][3] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[8][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y18_N30
cycloneive_lcell_comb \CPU0|iMEM|Mux4~62 (
// Equation(s):
// \CPU0|iMEM|Mux4~62_combout  = (\CPU0|cpu01_inst|Selector15~12_combout  & ((\CPU0|cpu01_inst|Selector14~combout ) # ((\CPU0|iMEM|REGS[9][3]~q )))) # (!\CPU0|cpu01_inst|Selector15~12_combout  & (!\CPU0|cpu01_inst|Selector14~combout  & 
// (\CPU0|iMEM|REGS[8][3]~q )))

	.dataa(\CPU0|cpu01_inst|Selector15~12_combout ),
	.datab(\CPU0|cpu01_inst|Selector14~combout ),
	.datac(\CPU0|iMEM|REGS[8][3]~q ),
	.datad(\CPU0|iMEM|REGS[9][3]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux4~62_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux4~62 .lut_mask = 16'hBA98;
defparam \CPU0|iMEM|Mux4~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y18_N21
dffeas \CPU0|iMEM|REGS[11][3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|EOCI~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[11][7]~107_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[11][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[11][3] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[11][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y18_N20
cycloneive_lcell_comb \CPU0|iMEM|Mux4~63 (
// Equation(s):
// \CPU0|iMEM|Mux4~63_combout  = (\CPU0|cpu01_inst|Selector14~combout  & ((\CPU0|iMEM|Mux4~62_combout  & (\CPU0|iMEM|REGS[11][3]~q )) # (!\CPU0|iMEM|Mux4~62_combout  & ((\CPU0|iMEM|REGS[10][3]~q ))))) # (!\CPU0|cpu01_inst|Selector14~combout  & 
// (\CPU0|iMEM|Mux4~62_combout ))

	.dataa(\CPU0|cpu01_inst|Selector14~combout ),
	.datab(\CPU0|iMEM|Mux4~62_combout ),
	.datac(\CPU0|iMEM|REGS[11][3]~q ),
	.datad(\CPU0|iMEM|REGS[10][3]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux4~63_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux4~63 .lut_mask = 16'hE6C4;
defparam \CPU0|iMEM|Mux4~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y10_N29
dffeas \CPU0|iMEM|REGS[5][3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[5][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[5][0]~108_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[5][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[5][3] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[5][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y10_N5
dffeas \CPU0|iMEM|REGS[6][3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[6][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[6][4]~109_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[6][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[6][3] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[6][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y10_N23
dffeas \CPU0|iMEM|REGS[4][3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|EOCI~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[4][5]~110_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[4][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[4][3] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[4][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N22
cycloneive_lcell_comb \CPU0|iMEM|Mux4~64 (
// Equation(s):
// \CPU0|iMEM|Mux4~64_combout  = (\CPU0|cpu01_inst|Selector14~combout  & ((\CPU0|iMEM|REGS[6][3]~q ) # ((\CPU0|cpu01_inst|Selector15~12_combout )))) # (!\CPU0|cpu01_inst|Selector14~combout  & (((\CPU0|iMEM|REGS[4][3]~q  & 
// !\CPU0|cpu01_inst|Selector15~12_combout ))))

	.dataa(\CPU0|cpu01_inst|Selector14~combout ),
	.datab(\CPU0|iMEM|REGS[6][3]~q ),
	.datac(\CPU0|iMEM|REGS[4][3]~q ),
	.datad(\CPU0|cpu01_inst|Selector15~12_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux4~64_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux4~64 .lut_mask = 16'hAAD8;
defparam \CPU0|iMEM|Mux4~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y10_N31
dffeas \CPU0|iMEM|REGS[7][3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|EOCI~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[7][5]~111_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[7][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[7][3] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[7][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N30
cycloneive_lcell_comb \CPU0|iMEM|Mux4~65 (
// Equation(s):
// \CPU0|iMEM|Mux4~65_combout  = (\CPU0|cpu01_inst|Selector15~12_combout  & ((\CPU0|iMEM|Mux4~64_combout  & ((\CPU0|iMEM|REGS[7][3]~q ))) # (!\CPU0|iMEM|Mux4~64_combout  & (\CPU0|iMEM|REGS[5][3]~q )))) # (!\CPU0|cpu01_inst|Selector15~12_combout  & 
// (((\CPU0|iMEM|Mux4~64_combout ))))

	.dataa(\CPU0|iMEM|REGS[5][3]~q ),
	.datab(\CPU0|cpu01_inst|Selector15~12_combout ),
	.datac(\CPU0|iMEM|REGS[7][3]~q ),
	.datad(\CPU0|iMEM|Mux4~64_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux4~65_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux4~65 .lut_mask = 16'hF388;
defparam \CPU0|iMEM|Mux4~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y19_N13
dffeas \CPU0|iMEM|REGS[2][3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[2][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[2][5]~112_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[2][3] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[2][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y19_N5
dffeas \CPU0|iMEM|REGS[1][3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[1][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[1][6]~113_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[1][3] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[1][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y19_N15
dffeas \CPU0|iMEM|REGS[0][3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|EOCI~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[0][3]~114_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[0][3] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[0][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y19_N14
cycloneive_lcell_comb \CPU0|iMEM|Mux4~66 (
// Equation(s):
// \CPU0|iMEM|Mux4~66_combout  = (\CPU0|cpu01_inst|Selector14~combout  & (((\CPU0|cpu01_inst|Selector15~12_combout )))) # (!\CPU0|cpu01_inst|Selector14~combout  & ((\CPU0|cpu01_inst|Selector15~12_combout  & (\CPU0|iMEM|REGS[1][3]~q )) # 
// (!\CPU0|cpu01_inst|Selector15~12_combout  & ((\CPU0|iMEM|REGS[0][3]~q )))))

	.dataa(\CPU0|cpu01_inst|Selector14~combout ),
	.datab(\CPU0|iMEM|REGS[1][3]~q ),
	.datac(\CPU0|iMEM|REGS[0][3]~q ),
	.datad(\CPU0|cpu01_inst|Selector15~12_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux4~66_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux4~66 .lut_mask = 16'hEE50;
defparam \CPU0|iMEM|Mux4~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y19_N7
dffeas \CPU0|iMEM|REGS[3][3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|EOCI~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[3][2]~115_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[3][3] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[3][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y19_N6
cycloneive_lcell_comb \CPU0|iMEM|Mux4~67 (
// Equation(s):
// \CPU0|iMEM|Mux4~67_combout  = (\CPU0|cpu01_inst|Selector14~combout  & ((\CPU0|iMEM|Mux4~66_combout  & (\CPU0|iMEM|REGS[3][3]~q )) # (!\CPU0|iMEM|Mux4~66_combout  & ((\CPU0|iMEM|REGS[2][3]~q ))))) # (!\CPU0|cpu01_inst|Selector14~combout  & 
// (\CPU0|iMEM|Mux4~66_combout ))

	.dataa(\CPU0|cpu01_inst|Selector14~combout ),
	.datab(\CPU0|iMEM|Mux4~66_combout ),
	.datac(\CPU0|iMEM|REGS[3][3]~q ),
	.datad(\CPU0|iMEM|REGS[2][3]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux4~67_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux4~67 .lut_mask = 16'hE6C4;
defparam \CPU0|iMEM|Mux4~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N0
cycloneive_lcell_comb \CPU0|iMEM|Mux4~68 (
// Equation(s):
// \CPU0|iMEM|Mux4~68_combout  = (\CPU0|cpu01_inst|Selector13~combout  & ((\CPU0|cpu01_inst|Selector12~combout ) # ((\CPU0|iMEM|Mux4~65_combout )))) # (!\CPU0|cpu01_inst|Selector13~combout  & (!\CPU0|cpu01_inst|Selector12~combout  & 
// ((\CPU0|iMEM|Mux4~67_combout ))))

	.dataa(\CPU0|cpu01_inst|Selector13~combout ),
	.datab(\CPU0|cpu01_inst|Selector12~combout ),
	.datac(\CPU0|iMEM|Mux4~65_combout ),
	.datad(\CPU0|iMEM|Mux4~67_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux4~68_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux4~68 .lut_mask = 16'hB9A8;
defparam \CPU0|iMEM|Mux4~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y18_N21
dffeas \CPU0|iMEM|REGS[13][3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[13][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[13][2]~116_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[13][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[13][3] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[13][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y18_N21
dffeas \CPU0|iMEM|REGS[14][3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[14][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[14][2]~117_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[14][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[14][3] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[14][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y18_N15
dffeas \CPU0|iMEM|REGS[12][3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|EOCI~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[12][4]~118_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[12][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[12][3] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[12][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N14
cycloneive_lcell_comb \CPU0|iMEM|Mux4~69 (
// Equation(s):
// \CPU0|iMEM|Mux4~69_combout  = (\CPU0|cpu01_inst|Selector15~12_combout  & (((\CPU0|cpu01_inst|Selector14~combout )))) # (!\CPU0|cpu01_inst|Selector15~12_combout  & ((\CPU0|cpu01_inst|Selector14~combout  & (\CPU0|iMEM|REGS[14][3]~q )) # 
// (!\CPU0|cpu01_inst|Selector14~combout  & ((\CPU0|iMEM|REGS[12][3]~q )))))

	.dataa(\CPU0|cpu01_inst|Selector15~12_combout ),
	.datab(\CPU0|iMEM|REGS[14][3]~q ),
	.datac(\CPU0|iMEM|REGS[12][3]~q ),
	.datad(\CPU0|cpu01_inst|Selector14~combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux4~69_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux4~69 .lut_mask = 16'hEE50;
defparam \CPU0|iMEM|Mux4~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y18_N31
dffeas \CPU0|iMEM|REGS[15][3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|EOCI~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[15][3]~119_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[15][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[15][3] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[15][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N30
cycloneive_lcell_comb \CPU0|iMEM|Mux4~70 (
// Equation(s):
// \CPU0|iMEM|Mux4~70_combout  = (\CPU0|cpu01_inst|Selector15~12_combout  & ((\CPU0|iMEM|Mux4~69_combout  & (\CPU0|iMEM|REGS[15][3]~q )) # (!\CPU0|iMEM|Mux4~69_combout  & ((\CPU0|iMEM|REGS[13][3]~q ))))) # (!\CPU0|cpu01_inst|Selector15~12_combout  & 
// (\CPU0|iMEM|Mux4~69_combout ))

	.dataa(\CPU0|cpu01_inst|Selector15~12_combout ),
	.datab(\CPU0|iMEM|Mux4~69_combout ),
	.datac(\CPU0|iMEM|REGS[15][3]~q ),
	.datad(\CPU0|iMEM|REGS[13][3]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux4~70_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux4~70 .lut_mask = 16'hE6C4;
defparam \CPU0|iMEM|Mux4~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N10
cycloneive_lcell_comb \CPU0|iMEM|Mux4~71 (
// Equation(s):
// \CPU0|iMEM|Mux4~71_combout  = (\CPU0|cpu01_inst|Selector12~combout  & ((\CPU0|iMEM|Mux4~68_combout  & (\CPU0|iMEM|Mux4~70_combout )) # (!\CPU0|iMEM|Mux4~68_combout  & ((\CPU0|iMEM|Mux4~63_combout ))))) # (!\CPU0|cpu01_inst|Selector12~combout  & 
// (\CPU0|iMEM|Mux4~68_combout ))

	.dataa(\CPU0|cpu01_inst|Selector12~combout ),
	.datab(\CPU0|iMEM|Mux4~68_combout ),
	.datac(\CPU0|iMEM|Mux4~70_combout ),
	.datad(\CPU0|iMEM|Mux4~63_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux4~71_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux4~71 .lut_mask = 16'hE6C4;
defparam \CPU0|iMEM|Mux4~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N30
cycloneive_lcell_comb \CPU0|iMEM|Mux4~72 (
// Equation(s):
// \CPU0|iMEM|Mux4~72_combout  = (\arbiter_inst|system_address[5]~2_combout  & (((\arbiter_inst|system_address[4]~3_combout )))) # (!\arbiter_inst|system_address[5]~2_combout  & ((\arbiter_inst|system_address[4]~3_combout  & ((\CPU0|iMEM|Mux4~61_combout ))) 
// # (!\arbiter_inst|system_address[4]~3_combout  & (\CPU0|iMEM|Mux4~71_combout ))))

	.dataa(\CPU0|iMEM|Mux4~71_combout ),
	.datab(\arbiter_inst|system_address[5]~2_combout ),
	.datac(\arbiter_inst|system_address[4]~3_combout ),
	.datad(\CPU0|iMEM|Mux4~61_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux4~72_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux4~72 .lut_mask = 16'hF2C2;
defparam \CPU0|iMEM|Mux4~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y17_N31
dffeas \CPU0|iMEM|REGS[53][3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[53][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[53][0]~121_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[53][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[53][3] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[53][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y18_N5
dffeas \CPU0|iMEM|REGS[57][3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[57][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[57][1]~122_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[57][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[57][3] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[57][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y18_N15
dffeas \CPU0|iMEM|REGS[49][3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|EOCI~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[49][3]~123_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[49][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[49][3] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[49][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N14
cycloneive_lcell_comb \CPU0|iMEM|Mux4~73 (
// Equation(s):
// \CPU0|iMEM|Mux4~73_combout  = (\CPU0|cpu01_inst|Selector13~combout  & (((\CPU0|cpu01_inst|Selector12~combout )))) # (!\CPU0|cpu01_inst|Selector13~combout  & ((\CPU0|cpu01_inst|Selector12~combout  & (\CPU0|iMEM|REGS[57][3]~q )) # 
// (!\CPU0|cpu01_inst|Selector12~combout  & ((\CPU0|iMEM|REGS[49][3]~q )))))

	.dataa(\CPU0|cpu01_inst|Selector13~combout ),
	.datab(\CPU0|iMEM|REGS[57][3]~q ),
	.datac(\CPU0|iMEM|REGS[49][3]~q ),
	.datad(\CPU0|cpu01_inst|Selector12~combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux4~73_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux4~73 .lut_mask = 16'hEE50;
defparam \CPU0|iMEM|Mux4~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y16_N29
dffeas \CPU0|iMEM|REGS[61][3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|EOCI~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[61][3]~124_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[61][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[61][3] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[61][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N28
cycloneive_lcell_comb \CPU0|iMEM|Mux4~74 (
// Equation(s):
// \CPU0|iMEM|Mux4~74_combout  = (\CPU0|iMEM|Mux4~73_combout  & (((\CPU0|iMEM|REGS[61][3]~q ) # (!\CPU0|cpu01_inst|Selector13~combout )))) # (!\CPU0|iMEM|Mux4~73_combout  & (\CPU0|iMEM|REGS[53][3]~q  & ((\CPU0|cpu01_inst|Selector13~combout ))))

	.dataa(\CPU0|iMEM|REGS[53][3]~q ),
	.datab(\CPU0|iMEM|Mux4~73_combout ),
	.datac(\CPU0|iMEM|REGS[61][3]~q ),
	.datad(\CPU0|cpu01_inst|Selector13~combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux4~74_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux4~74 .lut_mask = 16'hE2CC;
defparam \CPU0|iMEM|Mux4~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y17_N5
dffeas \CPU0|iMEM|REGS[58][3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[58][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[58][0]~125_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[58][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[58][3] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[58][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y17_N21
dffeas \CPU0|iMEM|REGS[54][3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[54][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[54][0]~126_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[54][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[54][3] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[54][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y17_N23
dffeas \CPU0|iMEM|REGS[50][3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|EOCI~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[50][1]~127_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[50][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[50][3] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[50][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y17_N22
cycloneive_lcell_comb \CPU0|iMEM|Mux4~75 (
// Equation(s):
// \CPU0|iMEM|Mux4~75_combout  = (\CPU0|cpu01_inst|Selector12~combout  & (\CPU0|cpu01_inst|Selector13~combout )) # (!\CPU0|cpu01_inst|Selector12~combout  & ((\CPU0|cpu01_inst|Selector13~combout  & ((\CPU0|iMEM|REGS[54][3]~q ))) # 
// (!\CPU0|cpu01_inst|Selector13~combout  & (\CPU0|iMEM|REGS[50][3]~q ))))

	.dataa(\CPU0|cpu01_inst|Selector12~combout ),
	.datab(\CPU0|cpu01_inst|Selector13~combout ),
	.datac(\CPU0|iMEM|REGS[50][3]~q ),
	.datad(\CPU0|iMEM|REGS[54][3]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux4~75_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux4~75 .lut_mask = 16'hDC98;
defparam \CPU0|iMEM|Mux4~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y17_N7
dffeas \CPU0|iMEM|REGS[62][3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|EOCI~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[62][7]~128_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[62][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[62][3] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[62][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y17_N6
cycloneive_lcell_comb \CPU0|iMEM|Mux4~76 (
// Equation(s):
// \CPU0|iMEM|Mux4~76_combout  = (\CPU0|cpu01_inst|Selector12~combout  & ((\CPU0|iMEM|Mux4~75_combout  & ((\CPU0|iMEM|REGS[62][3]~q ))) # (!\CPU0|iMEM|Mux4~75_combout  & (\CPU0|iMEM|REGS[58][3]~q )))) # (!\CPU0|cpu01_inst|Selector12~combout  & 
// (((\CPU0|iMEM|Mux4~75_combout ))))

	.dataa(\CPU0|cpu01_inst|Selector12~combout ),
	.datab(\CPU0|iMEM|REGS[58][3]~q ),
	.datac(\CPU0|iMEM|REGS[62][3]~q ),
	.datad(\CPU0|iMEM|Mux4~75_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux4~76_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux4~76 .lut_mask = 16'hF588;
defparam \CPU0|iMEM|Mux4~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y17_N29
dffeas \CPU0|iMEM|REGS[59][3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[59][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[59][0]~134_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[59][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[59][3] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[59][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y17_N31
dffeas \CPU0|iMEM|REGS[51][3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|EOCI~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[51][0]~135_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[51][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[51][3] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[51][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y17_N30
cycloneive_lcell_comb \CPU0|iMEM|Mux4~80 (
// Equation(s):
// \CPU0|iMEM|Mux4~80_combout  = (\CPU0|cpu01_inst|Selector12~combout  & ((\CPU0|iMEM|REGS[59][3]~q ) # ((\CPU0|cpu01_inst|Selector13~combout )))) # (!\CPU0|cpu01_inst|Selector12~combout  & (((\CPU0|iMEM|REGS[51][3]~q  & !\CPU0|cpu01_inst|Selector13~combout 
// ))))

	.dataa(\CPU0|cpu01_inst|Selector12~combout ),
	.datab(\CPU0|iMEM|REGS[59][3]~q ),
	.datac(\CPU0|iMEM|REGS[51][3]~q ),
	.datad(\CPU0|cpu01_inst|Selector13~combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux4~80_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux4~80 .lut_mask = 16'hAAD8;
defparam \CPU0|iMEM|Mux4~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N6
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector37~0 (
// Equation(s):
// \CPU0|cpu01_inst|Selector37~0_combout  = (\CPU0|cpu01_inst|WideOr122~0_combout  & ((\CPU0|cpu01_inst|ea [3]) # ((!\CPU0|cpu01_inst|state.jmp_state~q )))) # (!\CPU0|cpu01_inst|WideOr122~0_combout  & (((\CPU0|cpu01_inst|op_code[3]~2_combout ))))

	.dataa(\CPU0|cpu01_inst|WideOr122~0_combout ),
	.datab(\CPU0|cpu01_inst|ea [3]),
	.datac(\CPU0|cpu01_inst|op_code[3]~2_combout ),
	.datad(\CPU0|cpu01_inst|state.jmp_state~q ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector37~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector37~0 .lut_mask = 16'hD8FA;
defparam \CPU0|cpu01_inst|Selector37~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N24
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector37~1 (
// Equation(s):
// \CPU0|cpu01_inst|Selector37~1_combout  = (\CPU0|cpu01_inst|temppc~1_combout  & (\CPU0|cpu01_inst|pc [3])) # (!\CPU0|cpu01_inst|temppc~1_combout  & ((\CPU0|cpu01_inst|Selector37~0_combout )))

	.dataa(gnd),
	.datab(\CPU0|cpu01_inst|pc [3]),
	.datac(\CPU0|cpu01_inst|temppc~1_combout ),
	.datad(\CPU0|cpu01_inst|Selector37~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector37~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector37~1 .lut_mask = 16'hCFC0;
defparam \CPU0|cpu01_inst|Selector37~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N24
cycloneive_lcell_comb \CPU0|cpu01_inst|tempof[2]~5 (
// Equation(s):
// \CPU0|cpu01_inst|tempof[2]~5_combout  = (\CPU0|cpu01_inst|ea [2] & \CPU0|cpu01_inst|state.branch_state~q )

	.dataa(gnd),
	.datab(\CPU0|cpu01_inst|ea [2]),
	.datac(gnd),
	.datad(\CPU0|cpu01_inst|state.branch_state~q ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|tempof[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|tempof[2]~5 .lut_mask = 16'hCC00;
defparam \CPU0|cpu01_inst|tempof[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y16_N5
dffeas \CPU0|DATA_IN_s[2] (
	.clk(!\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(DATA_IN[2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\reset~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|DATA_IN_s [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|DATA_IN_s[2] .is_wysiwyg = "true";
defparam \CPU0|DATA_IN_s[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y13_N5
dffeas \CPU0|DDR1[2] (
	.clk(!\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|DDR1[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|DDR1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|DDR1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|DDR1[2] .is_wysiwyg = "true";
defparam \CPU0|DDR1[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y16_N7
dffeas \CPU0|PORT_A_OUT[2] (
	.clk(!\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|cpu01_inst|Selector21~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|PORT_A_OUT[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|PORT_A_OUT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|PORT_A_OUT[2] .is_wysiwyg = "true";
defparam \CPU0|PORT_A_OUT[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y13_N17
dffeas \CPU0|PORT_A_IN_s[2] (
	.clk(!\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|PORT_A_OUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\reset~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|PORT_A_IN_s [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|PORT_A_IN_s[2] .is_wysiwyg = "true";
defparam \CPU0|PORT_A_IN_s[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N16
cycloneive_lcell_comb \CPU0|data_in~58 (
// Equation(s):
// \CPU0|data_in~58_combout  = (\CPU0|Equal0~4_combout  & (((\CPU0|DDR1 [2])))) # (!\CPU0|Equal0~4_combout  & ((\CPU0|DDR1 [2] & (\CPU0|PORT_A_OUT [2])) # (!\CPU0|DDR1 [2] & ((\CPU0|PORT_A_IN_s [2])))))

	.dataa(\CPU0|Equal0~4_combout ),
	.datab(\CPU0|PORT_A_OUT [2]),
	.datac(\CPU0|PORT_A_IN_s [2]),
	.datad(\CPU0|DDR1 [2]),
	.cin(gnd),
	.combout(\CPU0|data_in~58_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|data_in~58 .lut_mask = 16'hEE50;
defparam \CPU0|data_in~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N2
cycloneive_lcell_comb \CPU0|data_in~59 (
// Equation(s):
// \CPU0|data_in~59_combout  = (\CPU0|Equal2~0_combout  & (\CPU0|data_in~58_combout )) # (!\CPU0|Equal2~0_combout  & ((\CPU0|Equal0~4_combout  & (\CPU0|data_in~58_combout )) # (!\CPU0|Equal0~4_combout  & ((\CPU0|DATA_IN_s [2])))))

	.dataa(\CPU0|Equal2~0_combout ),
	.datab(\CPU0|data_in~58_combout ),
	.datac(\CPU0|DATA_IN_s [2]),
	.datad(\CPU0|Equal0~4_combout ),
	.cin(gnd),
	.combout(\CPU0|data_in~59_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|data_in~59 .lut_mask = 16'hCCD8;
defparam \CPU0|data_in~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N10
cycloneive_lcell_comb \CPU0|data_in~63 (
// Equation(s):
// \CPU0|data_in~63_combout  = (\CPU0|Equal7~0_combout  & (((\CPU0|OCRH [2])))) # (!\CPU0|Equal7~0_combout  & (\CPU0|counter [2] & ((\CPU0|Equal6~0_combout ))))

	.dataa(\CPU0|counter [2]),
	.datab(\CPU0|OCRH [2]),
	.datac(\CPU0|Equal7~0_combout ),
	.datad(\CPU0|Equal6~0_combout ),
	.cin(gnd),
	.combout(\CPU0|data_in~63_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|data_in~63 .lut_mask = 16'hCAC0;
defparam \CPU0|data_in~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y16_N5
dffeas \CPU0|iMEM|REGS[86][2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[86][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[86][5]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[86][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[86][2] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[86][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y14_N13
dffeas \CPU0|iMEM|REGS[90][2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[90][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[90][1]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[90][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[90][2] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[90][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y14_N7
dffeas \CPU0|iMEM|REGS[82][2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|ETOI~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[82][2]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[82][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[82][2] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[82][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N6
cycloneive_lcell_comb \CPU0|iMEM|Mux5~0 (
// Equation(s):
// \CPU0|iMEM|Mux5~0_combout  = (\CPU0|cpu01_inst|Selector12~combout  & ((\CPU0|cpu01_inst|Selector13~combout ) # ((\CPU0|iMEM|REGS[90][2]~q )))) # (!\CPU0|cpu01_inst|Selector12~combout  & (!\CPU0|cpu01_inst|Selector13~combout  & (\CPU0|iMEM|REGS[82][2]~q 
// )))

	.dataa(\CPU0|cpu01_inst|Selector12~combout ),
	.datab(\CPU0|cpu01_inst|Selector13~combout ),
	.datac(\CPU0|iMEM|REGS[82][2]~q ),
	.datad(\CPU0|iMEM|REGS[90][2]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux5~0 .lut_mask = 16'hBA98;
defparam \CPU0|iMEM|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y16_N23
dffeas \CPU0|iMEM|REGS[94][2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|ETOI~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[94][1]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[94][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[94][2] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[94][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N22
cycloneive_lcell_comb \CPU0|iMEM|Mux5~1 (
// Equation(s):
// \CPU0|iMEM|Mux5~1_combout  = (\CPU0|iMEM|Mux5~0_combout  & (((\CPU0|iMEM|REGS[94][2]~q ) # (!\CPU0|cpu01_inst|Selector13~combout )))) # (!\CPU0|iMEM|Mux5~0_combout  & (\CPU0|iMEM|REGS[86][2]~q  & ((\CPU0|cpu01_inst|Selector13~combout ))))

	.dataa(\CPU0|iMEM|Mux5~0_combout ),
	.datab(\CPU0|iMEM|REGS[86][2]~q ),
	.datac(\CPU0|iMEM|REGS[94][2]~q ),
	.datad(\CPU0|cpu01_inst|Selector13~combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux5~1 .lut_mask = 16'hE4AA;
defparam \CPU0|iMEM|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y10_N23
dffeas \CPU0|iMEM|REGS[84][2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[84][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[84][4]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[84][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[84][2] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[84][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y10_N7
dffeas \CPU0|iMEM|REGS[88][2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[88][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[88][5]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[88][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[88][2] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[88][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y10_N25
dffeas \CPU0|iMEM|REGS[80][2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|ETOI~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[80][0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[80][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[80][2] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[80][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y10_N24
cycloneive_lcell_comb \CPU0|iMEM|Mux5~4 (
// Equation(s):
// \CPU0|iMEM|Mux5~4_combout  = (\CPU0|cpu01_inst|Selector13~combout  & (\CPU0|cpu01_inst|Selector12~combout )) # (!\CPU0|cpu01_inst|Selector13~combout  & ((\CPU0|cpu01_inst|Selector12~combout  & ((\CPU0|iMEM|REGS[88][2]~q ))) # 
// (!\CPU0|cpu01_inst|Selector12~combout  & (\CPU0|iMEM|REGS[80][2]~q ))))

	.dataa(\CPU0|cpu01_inst|Selector13~combout ),
	.datab(\CPU0|cpu01_inst|Selector12~combout ),
	.datac(\CPU0|iMEM|REGS[80][2]~q ),
	.datad(\CPU0|iMEM|REGS[88][2]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux5~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux5~4 .lut_mask = 16'hDC98;
defparam \CPU0|iMEM|Mux5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y10_N17
dffeas \CPU0|iMEM|REGS[92][2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|ETOI~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[92][1]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[92][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[92][2] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[92][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N16
cycloneive_lcell_comb \CPU0|iMEM|Mux5~5 (
// Equation(s):
// \CPU0|iMEM|Mux5~5_combout  = (\CPU0|cpu01_inst|Selector13~combout  & ((\CPU0|iMEM|Mux5~4_combout  & ((\CPU0|iMEM|REGS[92][2]~q ))) # (!\CPU0|iMEM|Mux5~4_combout  & (\CPU0|iMEM|REGS[84][2]~q )))) # (!\CPU0|cpu01_inst|Selector13~combout  & 
// (((\CPU0|iMEM|Mux5~4_combout ))))

	.dataa(\CPU0|iMEM|REGS[84][2]~q ),
	.datab(\CPU0|cpu01_inst|Selector13~combout ),
	.datac(\CPU0|iMEM|REGS[92][2]~q ),
	.datad(\CPU0|iMEM|Mux5~4_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux5~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux5~5 .lut_mask = 16'hF388;
defparam \CPU0|iMEM|Mux5~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y9_N25
dffeas \CPU0|iMEM|REGS[109][2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[109][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[109][0]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[109][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[109][2] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[109][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y19_N21
dffeas \CPU0|iMEM|REGS[74][2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[74][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[74][2]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[74][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[74][2] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[74][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y19_N17
dffeas \CPU0|iMEM|REGS[73][2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[73][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[73][0]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[73][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[73][2] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[73][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y19_N3
dffeas \CPU0|iMEM|REGS[72][2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|ETOI~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[72][0]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[72][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[72][2] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[72][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N2
cycloneive_lcell_comb \CPU0|iMEM|Mux5~20 (
// Equation(s):
// \CPU0|iMEM|Mux5~20_combout  = (\CPU0|cpu01_inst|Selector15~12_combout  & ((\CPU0|cpu01_inst|Selector14~combout ) # ((\CPU0|iMEM|REGS[73][2]~q )))) # (!\CPU0|cpu01_inst|Selector15~12_combout  & (!\CPU0|cpu01_inst|Selector14~combout  & 
// (\CPU0|iMEM|REGS[72][2]~q )))

	.dataa(\CPU0|cpu01_inst|Selector15~12_combout ),
	.datab(\CPU0|cpu01_inst|Selector14~combout ),
	.datac(\CPU0|iMEM|REGS[72][2]~q ),
	.datad(\CPU0|iMEM|REGS[73][2]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux5~20_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux5~20 .lut_mask = 16'hBA98;
defparam \CPU0|iMEM|Mux5~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y19_N15
dffeas \CPU0|iMEM|REGS[75][2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|ETOI~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[75][5]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[75][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[75][2] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[75][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N14
cycloneive_lcell_comb \CPU0|iMEM|Mux5~21 (
// Equation(s):
// \CPU0|iMEM|Mux5~21_combout  = (\CPU0|cpu01_inst|Selector14~combout  & ((\CPU0|iMEM|Mux5~20_combout  & (\CPU0|iMEM|REGS[75][2]~q )) # (!\CPU0|iMEM|Mux5~20_combout  & ((\CPU0|iMEM|REGS[74][2]~q ))))) # (!\CPU0|cpu01_inst|Selector14~combout  & 
// (\CPU0|iMEM|Mux5~20_combout ))

	.dataa(\CPU0|cpu01_inst|Selector14~combout ),
	.datab(\CPU0|iMEM|Mux5~20_combout ),
	.datac(\CPU0|iMEM|REGS[75][2]~q ),
	.datad(\CPU0|iMEM|REGS[74][2]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux5~21_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux5~21 .lut_mask = 16'hE6C4;
defparam \CPU0|iMEM|Mux5~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y19_N1
dffeas \CPU0|iMEM|REGS[69][2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[69][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[69][6]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[69][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[69][2] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[69][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y19_N1
dffeas \CPU0|iMEM|REGS[70][2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[70][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[70][3]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[70][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[70][2] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[70][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y19_N3
dffeas \CPU0|iMEM|REGS[68][2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|ETOI~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[68][6]~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[68][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[68][2] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[68][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y19_N2
cycloneive_lcell_comb \CPU0|iMEM|Mux5~22 (
// Equation(s):
// \CPU0|iMEM|Mux5~22_combout  = (\CPU0|cpu01_inst|Selector14~combout  & ((\CPU0|cpu01_inst|Selector15~12_combout ) # ((\CPU0|iMEM|REGS[70][2]~q )))) # (!\CPU0|cpu01_inst|Selector14~combout  & (!\CPU0|cpu01_inst|Selector15~12_combout  & 
// (\CPU0|iMEM|REGS[68][2]~q )))

	.dataa(\CPU0|cpu01_inst|Selector14~combout ),
	.datab(\CPU0|cpu01_inst|Selector15~12_combout ),
	.datac(\CPU0|iMEM|REGS[68][2]~q ),
	.datad(\CPU0|iMEM|REGS[70][2]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux5~22_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux5~22 .lut_mask = 16'hBA98;
defparam \CPU0|iMEM|Mux5~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y19_N3
dffeas \CPU0|iMEM|REGS[71][2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|ETOI~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[71][0]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[71][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[71][2] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[71][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y19_N2
cycloneive_lcell_comb \CPU0|iMEM|Mux5~23 (
// Equation(s):
// \CPU0|iMEM|Mux5~23_combout  = (\CPU0|iMEM|Mux5~22_combout  & (((\CPU0|iMEM|REGS[71][2]~q ) # (!\CPU0|cpu01_inst|Selector15~12_combout )))) # (!\CPU0|iMEM|Mux5~22_combout  & (\CPU0|iMEM|REGS[69][2]~q  & ((\CPU0|cpu01_inst|Selector15~12_combout ))))

	.dataa(\CPU0|iMEM|Mux5~22_combout ),
	.datab(\CPU0|iMEM|REGS[69][2]~q ),
	.datac(\CPU0|iMEM|REGS[71][2]~q ),
	.datad(\CPU0|cpu01_inst|Selector15~12_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux5~23_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux5~23 .lut_mask = 16'hE4AA;
defparam \CPU0|iMEM|Mux5~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y11_N9
dffeas \CPU0|iMEM|REGS[66][2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[66][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[66][4]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[66][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[66][2] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[66][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y11_N9
dffeas \CPU0|iMEM|REGS[65][2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[65][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[65][4]~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[65][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[65][2] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[65][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y11_N11
dffeas \CPU0|iMEM|REGS[64][2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|ETOI~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[64][2]~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[64][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[64][2] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[64][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y11_N10
cycloneive_lcell_comb \CPU0|iMEM|Mux5~24 (
// Equation(s):
// \CPU0|iMEM|Mux5~24_combout  = (\CPU0|cpu01_inst|Selector14~combout  & (((\CPU0|cpu01_inst|Selector15~12_combout )))) # (!\CPU0|cpu01_inst|Selector14~combout  & ((\CPU0|cpu01_inst|Selector15~12_combout  & (\CPU0|iMEM|REGS[65][2]~q )) # 
// (!\CPU0|cpu01_inst|Selector15~12_combout  & ((\CPU0|iMEM|REGS[64][2]~q )))))

	.dataa(\CPU0|cpu01_inst|Selector14~combout ),
	.datab(\CPU0|iMEM|REGS[65][2]~q ),
	.datac(\CPU0|iMEM|REGS[64][2]~q ),
	.datad(\CPU0|cpu01_inst|Selector15~12_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux5~24_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux5~24 .lut_mask = 16'hEE50;
defparam \CPU0|iMEM|Mux5~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y11_N11
dffeas \CPU0|iMEM|REGS[67][2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|ETOI~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[67][4]~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[67][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[67][2] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[67][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y11_N10
cycloneive_lcell_comb \CPU0|iMEM|Mux5~25 (
// Equation(s):
// \CPU0|iMEM|Mux5~25_combout  = (\CPU0|iMEM|Mux5~24_combout  & (((\CPU0|iMEM|REGS[67][2]~q ) # (!\CPU0|cpu01_inst|Selector14~combout )))) # (!\CPU0|iMEM|Mux5~24_combout  & (\CPU0|iMEM|REGS[66][2]~q  & ((\CPU0|cpu01_inst|Selector14~combout ))))

	.dataa(\CPU0|iMEM|Mux5~24_combout ),
	.datab(\CPU0|iMEM|REGS[66][2]~q ),
	.datac(\CPU0|iMEM|REGS[67][2]~q ),
	.datad(\CPU0|cpu01_inst|Selector14~combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux5~25_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux5~25 .lut_mask = 16'hE4AA;
defparam \CPU0|iMEM|Mux5~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N2
cycloneive_lcell_comb \CPU0|iMEM|Mux5~26 (
// Equation(s):
// \CPU0|iMEM|Mux5~26_combout  = (\CPU0|cpu01_inst|Selector13~combout  & ((\CPU0|cpu01_inst|Selector12~combout ) # ((\CPU0|iMEM|Mux5~23_combout )))) # (!\CPU0|cpu01_inst|Selector13~combout  & (!\CPU0|cpu01_inst|Selector12~combout  & 
// (\CPU0|iMEM|Mux5~25_combout )))

	.dataa(\CPU0|cpu01_inst|Selector13~combout ),
	.datab(\CPU0|cpu01_inst|Selector12~combout ),
	.datac(\CPU0|iMEM|Mux5~25_combout ),
	.datad(\CPU0|iMEM|Mux5~23_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux5~26_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux5~26 .lut_mask = 16'hBA98;
defparam \CPU0|iMEM|Mux5~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y7_N25
dffeas \CPU0|iMEM|REGS[77][2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[77][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[77][0]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[77][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[77][2] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[77][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y7_N1
dffeas \CPU0|iMEM|REGS[78][2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[78][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[78][0]~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[78][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[78][2] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[78][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y7_N27
dffeas \CPU0|iMEM|REGS[76][2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|ETOI~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[76][0]~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[76][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[76][2] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[76][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N26
cycloneive_lcell_comb \CPU0|iMEM|Mux5~27 (
// Equation(s):
// \CPU0|iMEM|Mux5~27_combout  = (\CPU0|cpu01_inst|Selector15~12_combout  & (\CPU0|cpu01_inst|Selector14~combout )) # (!\CPU0|cpu01_inst|Selector15~12_combout  & ((\CPU0|cpu01_inst|Selector14~combout  & ((\CPU0|iMEM|REGS[78][2]~q ))) # 
// (!\CPU0|cpu01_inst|Selector14~combout  & (\CPU0|iMEM|REGS[76][2]~q ))))

	.dataa(\CPU0|cpu01_inst|Selector15~12_combout ),
	.datab(\CPU0|cpu01_inst|Selector14~combout ),
	.datac(\CPU0|iMEM|REGS[76][2]~q ),
	.datad(\CPU0|iMEM|REGS[78][2]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux5~27_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux5~27 .lut_mask = 16'hDC98;
defparam \CPU0|iMEM|Mux5~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y7_N3
dffeas \CPU0|iMEM|REGS[79][2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|ETOI~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[79][0]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[79][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[79][2] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[79][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N2
cycloneive_lcell_comb \CPU0|iMEM|Mux5~28 (
// Equation(s):
// \CPU0|iMEM|Mux5~28_combout  = (\CPU0|cpu01_inst|Selector15~12_combout  & ((\CPU0|iMEM|Mux5~27_combout  & (\CPU0|iMEM|REGS[79][2]~q )) # (!\CPU0|iMEM|Mux5~27_combout  & ((\CPU0|iMEM|REGS[77][2]~q ))))) # (!\CPU0|cpu01_inst|Selector15~12_combout  & 
// (\CPU0|iMEM|Mux5~27_combout ))

	.dataa(\CPU0|cpu01_inst|Selector15~12_combout ),
	.datab(\CPU0|iMEM|Mux5~27_combout ),
	.datac(\CPU0|iMEM|REGS[79][2]~q ),
	.datad(\CPU0|iMEM|REGS[77][2]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux5~28_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux5~28 .lut_mask = 16'hE6C4;
defparam \CPU0|iMEM|Mux5~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N20
cycloneive_lcell_comb \CPU0|iMEM|Mux5~29 (
// Equation(s):
// \CPU0|iMEM|Mux5~29_combout  = (\CPU0|iMEM|Mux5~26_combout  & (((\CPU0|iMEM|Mux5~28_combout ) # (!\CPU0|cpu01_inst|Selector12~combout )))) # (!\CPU0|iMEM|Mux5~26_combout  & (\CPU0|iMEM|Mux5~21_combout  & ((\CPU0|cpu01_inst|Selector12~combout ))))

	.dataa(\CPU0|iMEM|Mux5~21_combout ),
	.datab(\CPU0|iMEM|Mux5~28_combout ),
	.datac(\CPU0|iMEM|Mux5~26_combout ),
	.datad(\CPU0|cpu01_inst|Selector12~combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux5~29_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux5~29 .lut_mask = 16'hCAF0;
defparam \CPU0|iMEM|Mux5~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y8_N1
dffeas \CPU0|iMEM|REGS[117][2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[117][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[117][2]~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[117][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[117][2] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[117][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y8_N9
dffeas \CPU0|iMEM|REGS[121][2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[121][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[121][1]~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[121][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[121][2] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[121][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y8_N27
dffeas \CPU0|iMEM|REGS[113][2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|ETOI~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[113][6]~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[113][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[113][2] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[113][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y8_N26
cycloneive_lcell_comb \CPU0|iMEM|Mux5~31 (
// Equation(s):
// \CPU0|iMEM|Mux5~31_combout  = (\CPU0|cpu01_inst|Selector12~combout  & ((\CPU0|iMEM|REGS[121][2]~q ) # ((\CPU0|cpu01_inst|Selector13~combout )))) # (!\CPU0|cpu01_inst|Selector12~combout  & (((\CPU0|iMEM|REGS[113][2]~q  & 
// !\CPU0|cpu01_inst|Selector13~combout ))))

	.dataa(\CPU0|iMEM|REGS[121][2]~q ),
	.datab(\CPU0|cpu01_inst|Selector12~combout ),
	.datac(\CPU0|iMEM|REGS[113][2]~q ),
	.datad(\CPU0|cpu01_inst|Selector13~combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux5~31_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux5~31 .lut_mask = 16'hCCB8;
defparam \CPU0|iMEM|Mux5~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y8_N11
dffeas \CPU0|iMEM|REGS[125][2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|ETOI~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[125][7]~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[125][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[125][2] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[125][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y8_N10
cycloneive_lcell_comb \CPU0|iMEM|Mux5~32 (
// Equation(s):
// \CPU0|iMEM|Mux5~32_combout  = (\CPU0|iMEM|Mux5~31_combout  & (((\CPU0|iMEM|REGS[125][2]~q )) # (!\CPU0|cpu01_inst|Selector13~combout ))) # (!\CPU0|iMEM|Mux5~31_combout  & (\CPU0|cpu01_inst|Selector13~combout  & ((\CPU0|iMEM|REGS[117][2]~q ))))

	.dataa(\CPU0|iMEM|Mux5~31_combout ),
	.datab(\CPU0|cpu01_inst|Selector13~combout ),
	.datac(\CPU0|iMEM|REGS[125][2]~q ),
	.datad(\CPU0|iMEM|REGS[117][2]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux5~32_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux5~32 .lut_mask = 16'hE6A2;
defparam \CPU0|iMEM|Mux5~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y15_N25
dffeas \CPU0|iMEM|REGS[122][2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[122][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[122][1]~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[122][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[122][2] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[122][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y13_N1
dffeas \CPU0|iMEM|REGS[118][2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[118][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[118][3]~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[118][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[118][2] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[118][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y13_N19
dffeas \CPU0|iMEM|REGS[114][2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|ETOI~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[114][4]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[114][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[114][2] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[114][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N18
cycloneive_lcell_comb \CPU0|iMEM|Mux5~33 (
// Equation(s):
// \CPU0|iMEM|Mux5~33_combout  = (\CPU0|cpu01_inst|Selector12~combout  & (\CPU0|cpu01_inst|Selector13~combout )) # (!\CPU0|cpu01_inst|Selector12~combout  & ((\CPU0|cpu01_inst|Selector13~combout  & ((\CPU0|iMEM|REGS[118][2]~q ))) # 
// (!\CPU0|cpu01_inst|Selector13~combout  & (\CPU0|iMEM|REGS[114][2]~q ))))

	.dataa(\CPU0|cpu01_inst|Selector12~combout ),
	.datab(\CPU0|cpu01_inst|Selector13~combout ),
	.datac(\CPU0|iMEM|REGS[114][2]~q ),
	.datad(\CPU0|iMEM|REGS[118][2]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux5~33_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux5~33 .lut_mask = 16'hDC98;
defparam \CPU0|iMEM|Mux5~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y15_N11
dffeas \CPU0|iMEM|REGS[126][2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|ETOI~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[126][2]~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[126][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[126][2] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[126][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N10
cycloneive_lcell_comb \CPU0|iMEM|Mux5~34 (
// Equation(s):
// \CPU0|iMEM|Mux5~34_combout  = (\CPU0|cpu01_inst|Selector12~combout  & ((\CPU0|iMEM|Mux5~33_combout  & (\CPU0|iMEM|REGS[126][2]~q )) # (!\CPU0|iMEM|Mux5~33_combout  & ((\CPU0|iMEM|REGS[122][2]~q ))))) # (!\CPU0|cpu01_inst|Selector12~combout  & 
// (\CPU0|iMEM|Mux5~33_combout ))

	.dataa(\CPU0|cpu01_inst|Selector12~combout ),
	.datab(\CPU0|iMEM|Mux5~33_combout ),
	.datac(\CPU0|iMEM|REGS[126][2]~q ),
	.datad(\CPU0|iMEM|REGS[122][2]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux5~34_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux5~34 .lut_mask = 16'hE6C4;
defparam \CPU0|iMEM|Mux5~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y15_N25
dffeas \CPU0|iMEM|REGS[120][2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[120][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[120][1]~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[120][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[120][2] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[120][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y15_N1
dffeas \CPU0|iMEM|REGS[116][2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[116][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[116][2]~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[116][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[116][2] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[116][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y15_N3
dffeas \CPU0|iMEM|REGS[112][2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|ETOI~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[112][0]~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[112][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[112][2] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[112][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N2
cycloneive_lcell_comb \CPU0|iMEM|Mux5~35 (
// Equation(s):
// \CPU0|iMEM|Mux5~35_combout  = (\CPU0|cpu01_inst|Selector13~combout  & ((\CPU0|cpu01_inst|Selector12~combout ) # ((\CPU0|iMEM|REGS[116][2]~q )))) # (!\CPU0|cpu01_inst|Selector13~combout  & (!\CPU0|cpu01_inst|Selector12~combout  & (\CPU0|iMEM|REGS[112][2]~q 
// )))

	.dataa(\CPU0|cpu01_inst|Selector13~combout ),
	.datab(\CPU0|cpu01_inst|Selector12~combout ),
	.datac(\CPU0|iMEM|REGS[112][2]~q ),
	.datad(\CPU0|iMEM|REGS[116][2]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux5~35_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux5~35 .lut_mask = 16'hBA98;
defparam \CPU0|iMEM|Mux5~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y15_N3
dffeas \CPU0|iMEM|REGS[124][2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|ETOI~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[124][1]~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[124][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[124][2] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[124][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N2
cycloneive_lcell_comb \CPU0|iMEM|Mux5~36 (
// Equation(s):
// \CPU0|iMEM|Mux5~36_combout  = (\CPU0|iMEM|Mux5~35_combout  & (((\CPU0|iMEM|REGS[124][2]~q ) # (!\CPU0|cpu01_inst|Selector12~combout )))) # (!\CPU0|iMEM|Mux5~35_combout  & (\CPU0|iMEM|REGS[120][2]~q  & ((\CPU0|cpu01_inst|Selector12~combout ))))

	.dataa(\CPU0|iMEM|Mux5~35_combout ),
	.datab(\CPU0|iMEM|REGS[120][2]~q ),
	.datac(\CPU0|iMEM|REGS[124][2]~q ),
	.datad(\CPU0|cpu01_inst|Selector12~combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux5~36_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux5~36 .lut_mask = 16'hE4AA;
defparam \CPU0|iMEM|Mux5~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N4
cycloneive_lcell_comb \CPU0|iMEM|Mux5~37 (
// Equation(s):
// \CPU0|iMEM|Mux5~37_combout  = (\CPU0|cpu01_inst|Selector15~12_combout  & (((\CPU0|cpu01_inst|Selector14~combout )))) # (!\CPU0|cpu01_inst|Selector15~12_combout  & ((\CPU0|cpu01_inst|Selector14~combout  & (\CPU0|iMEM|Mux5~34_combout )) # 
// (!\CPU0|cpu01_inst|Selector14~combout  & ((\CPU0|iMEM|Mux5~36_combout )))))

	.dataa(\CPU0|iMEM|Mux5~34_combout ),
	.datab(\CPU0|cpu01_inst|Selector15~12_combout ),
	.datac(\CPU0|cpu01_inst|Selector14~combout ),
	.datad(\CPU0|iMEM|Mux5~36_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux5~37_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux5~37 .lut_mask = 16'hE3E0;
defparam \CPU0|iMEM|Mux5~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y12_N9
dffeas \CPU0|iMEM|REGS[119][2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[119][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[119][6]~65_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[119][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[119][2] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[119][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y11_N1
dffeas \CPU0|iMEM|REGS[123][2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[123][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[123][1]~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[123][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[123][2] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[123][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y11_N19
dffeas \CPU0|iMEM|REGS[115][2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|ETOI~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[115][6]~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[115][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[115][2] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[115][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N18
cycloneive_lcell_comb \CPU0|iMEM|Mux5~38 (
// Equation(s):
// \CPU0|iMEM|Mux5~38_combout  = (\CPU0|cpu01_inst|Selector13~combout  & (((\CPU0|cpu01_inst|Selector12~combout )))) # (!\CPU0|cpu01_inst|Selector13~combout  & ((\CPU0|cpu01_inst|Selector12~combout  & (\CPU0|iMEM|REGS[123][2]~q )) # 
// (!\CPU0|cpu01_inst|Selector12~combout  & ((\CPU0|iMEM|REGS[115][2]~q )))))

	.dataa(\CPU0|iMEM|REGS[123][2]~q ),
	.datab(\CPU0|cpu01_inst|Selector13~combout ),
	.datac(\CPU0|iMEM|REGS[115][2]~q ),
	.datad(\CPU0|cpu01_inst|Selector12~combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux5~38_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux5~38 .lut_mask = 16'hEE30;
defparam \CPU0|iMEM|Mux5~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y12_N27
dffeas \CPU0|iMEM|REGS[127][2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|ETOI~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[127][6]~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[127][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[127][2] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[127][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N26
cycloneive_lcell_comb \CPU0|iMEM|Mux5~39 (
// Equation(s):
// \CPU0|iMEM|Mux5~39_combout  = (\CPU0|cpu01_inst|Selector13~combout  & ((\CPU0|iMEM|Mux5~38_combout  & ((\CPU0|iMEM|REGS[127][2]~q ))) # (!\CPU0|iMEM|Mux5~38_combout  & (\CPU0|iMEM|REGS[119][2]~q )))) # (!\CPU0|cpu01_inst|Selector13~combout  & 
// (((\CPU0|iMEM|Mux5~38_combout ))))

	.dataa(\CPU0|cpu01_inst|Selector13~combout ),
	.datab(\CPU0|iMEM|REGS[119][2]~q ),
	.datac(\CPU0|iMEM|REGS[127][2]~q ),
	.datad(\CPU0|iMEM|Mux5~38_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux5~39_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux5~39 .lut_mask = 16'hF588;
defparam \CPU0|iMEM|Mux5~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N12
cycloneive_lcell_comb \CPU0|iMEM|Mux5~40 (
// Equation(s):
// \CPU0|iMEM|Mux5~40_combout  = (\CPU0|cpu01_inst|Selector15~12_combout  & ((\CPU0|iMEM|Mux5~37_combout  & ((\CPU0|iMEM|Mux5~39_combout ))) # (!\CPU0|iMEM|Mux5~37_combout  & (\CPU0|iMEM|Mux5~32_combout )))) # (!\CPU0|cpu01_inst|Selector15~12_combout  & 
// (((\CPU0|iMEM|Mux5~37_combout ))))

	.dataa(\CPU0|iMEM|Mux5~32_combout ),
	.datab(\CPU0|cpu01_inst|Selector15~12_combout ),
	.datac(\CPU0|iMEM|Mux5~39_combout ),
	.datad(\CPU0|iMEM|Mux5~37_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux5~40_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux5~40 .lut_mask = 16'hF388;
defparam \CPU0|iMEM|Mux5~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y13_N27
dffeas \CPU0|iMEM|REGS[38][2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[38][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[38][6]~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[38][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[38][2] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[38][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y9_N1
dffeas \CPU0|iMEM|REGS[41][2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[41][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[41][6]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[41][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[41][2] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[41][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y13_N17
dffeas \CPU0|iMEM|REGS[42][2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[42][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[42][7]~75_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[42][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[42][2] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[42][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y13_N3
dffeas \CPU0|iMEM|REGS[40][2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|ETOI~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[40][6]~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[40][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[40][2] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[40][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N2
cycloneive_lcell_comb \CPU0|iMEM|Mux5~44 (
// Equation(s):
// \CPU0|iMEM|Mux5~44_combout  = (\CPU0|cpu01_inst|Selector14~combout  & ((\CPU0|cpu01_inst|Selector15~12_combout ) # ((\CPU0|iMEM|REGS[42][2]~q )))) # (!\CPU0|cpu01_inst|Selector14~combout  & (!\CPU0|cpu01_inst|Selector15~12_combout  & 
// (\CPU0|iMEM|REGS[40][2]~q )))

	.dataa(\CPU0|cpu01_inst|Selector14~combout ),
	.datab(\CPU0|cpu01_inst|Selector15~12_combout ),
	.datac(\CPU0|iMEM|REGS[40][2]~q ),
	.datad(\CPU0|iMEM|REGS[42][2]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux5~44_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux5~44 .lut_mask = 16'hBA98;
defparam \CPU0|iMEM|Mux5~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y9_N19
dffeas \CPU0|iMEM|REGS[43][2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|ETOI~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[43][4]~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[43][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[43][2] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[43][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N18
cycloneive_lcell_comb \CPU0|iMEM|Mux5~45 (
// Equation(s):
// \CPU0|iMEM|Mux5~45_combout  = (\CPU0|iMEM|Mux5~44_combout  & (((\CPU0|iMEM|REGS[43][2]~q ) # (!\CPU0|cpu01_inst|Selector15~12_combout )))) # (!\CPU0|iMEM|Mux5~44_combout  & (\CPU0|iMEM|REGS[41][2]~q  & ((\CPU0|cpu01_inst|Selector15~12_combout ))))

	.dataa(\CPU0|iMEM|REGS[41][2]~q ),
	.datab(\CPU0|iMEM|Mux5~44_combout ),
	.datac(\CPU0|iMEM|REGS[43][2]~q ),
	.datad(\CPU0|cpu01_inst|Selector15~12_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux5~45_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux5~45 .lut_mask = 16'hE2CC;
defparam \CPU0|iMEM|Mux5~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y9_N9
dffeas \CPU0|iMEM|REGS[33][2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[33][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[33][1]~78_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[33][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[33][2] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[33][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y9_N9
dffeas \CPU0|iMEM|REGS[34][2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[34][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[34][4]~79_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[34][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[34][2] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[34][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y9_N3
dffeas \CPU0|iMEM|REGS[32][2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|ETOI~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[32][4]~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[32][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[32][2] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[32][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y9_N2
cycloneive_lcell_comb \CPU0|iMEM|Mux5~46 (
// Equation(s):
// \CPU0|iMEM|Mux5~46_combout  = (\CPU0|cpu01_inst|Selector14~combout  & ((\CPU0|iMEM|REGS[34][2]~q ) # ((\CPU0|cpu01_inst|Selector15~12_combout )))) # (!\CPU0|cpu01_inst|Selector14~combout  & (((\CPU0|iMEM|REGS[32][2]~q  & 
// !\CPU0|cpu01_inst|Selector15~12_combout ))))

	.dataa(\CPU0|cpu01_inst|Selector14~combout ),
	.datab(\CPU0|iMEM|REGS[34][2]~q ),
	.datac(\CPU0|iMEM|REGS[32][2]~q ),
	.datad(\CPU0|cpu01_inst|Selector15~12_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux5~46_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux5~46 .lut_mask = 16'hAAD8;
defparam \CPU0|iMEM|Mux5~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y9_N19
dffeas \CPU0|iMEM|REGS[35][2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|ETOI~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[35][3]~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[35][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[35][2] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[35][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y9_N18
cycloneive_lcell_comb \CPU0|iMEM|Mux5~47 (
// Equation(s):
// \CPU0|iMEM|Mux5~47_combout  = (\CPU0|iMEM|Mux5~46_combout  & (((\CPU0|iMEM|REGS[35][2]~q ) # (!\CPU0|cpu01_inst|Selector15~12_combout )))) # (!\CPU0|iMEM|Mux5~46_combout  & (\CPU0|iMEM|REGS[33][2]~q  & ((\CPU0|cpu01_inst|Selector15~12_combout ))))

	.dataa(\CPU0|iMEM|Mux5~46_combout ),
	.datab(\CPU0|iMEM|REGS[33][2]~q ),
	.datac(\CPU0|iMEM|REGS[35][2]~q ),
	.datad(\CPU0|cpu01_inst|Selector15~12_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux5~47_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux5~47 .lut_mask = 16'hE4AA;
defparam \CPU0|iMEM|Mux5~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N30
cycloneive_lcell_comb \CPU0|iMEM|Mux5~48 (
// Equation(s):
// \CPU0|iMEM|Mux5~48_combout  = (\CPU0|cpu01_inst|Selector12~combout  & ((\CPU0|cpu01_inst|Selector13~combout ) # ((\CPU0|iMEM|Mux5~45_combout )))) # (!\CPU0|cpu01_inst|Selector12~combout  & (!\CPU0|cpu01_inst|Selector13~combout  & 
// (\CPU0|iMEM|Mux5~47_combout )))

	.dataa(\CPU0|cpu01_inst|Selector12~combout ),
	.datab(\CPU0|cpu01_inst|Selector13~combout ),
	.datac(\CPU0|iMEM|Mux5~47_combout ),
	.datad(\CPU0|iMEM|Mux5~45_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux5~48_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux5~48 .lut_mask = 16'hBA98;
defparam \CPU0|iMEM|Mux5~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y11_N17
dffeas \CPU0|iMEM|REGS[45][2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[45][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[45][4]~83_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[45][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[45][2] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[45][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y11_N11
dffeas \CPU0|iMEM|REGS[44][2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|ETOI~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[44][6]~84_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[44][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[44][2] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[44][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y11_N10
cycloneive_lcell_comb \CPU0|iMEM|Mux5~49 (
// Equation(s):
// \CPU0|iMEM|Mux5~49_combout  = (\CPU0|cpu01_inst|Selector15~12_combout  & ((\CPU0|cpu01_inst|Selector14~combout ) # ((\CPU0|iMEM|REGS[45][2]~q )))) # (!\CPU0|cpu01_inst|Selector15~12_combout  & (!\CPU0|cpu01_inst|Selector14~combout  & 
// (\CPU0|iMEM|REGS[44][2]~q )))

	.dataa(\CPU0|cpu01_inst|Selector15~12_combout ),
	.datab(\CPU0|cpu01_inst|Selector14~combout ),
	.datac(\CPU0|iMEM|REGS[44][2]~q ),
	.datad(\CPU0|iMEM|REGS[45][2]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux5~49_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux5~49 .lut_mask = 16'hBA98;
defparam \CPU0|iMEM|Mux5~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y15_N1
dffeas \CPU0|iMEM|REGS[22][2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[22][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[22][4]~87_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[22][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[22][2] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[22][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y14_N25
dffeas \CPU0|iMEM|REGS[26][2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[26][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[26][0]~88_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[26][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[26][2] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[26][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y14_N27
dffeas \CPU0|iMEM|REGS[18][2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|ETOI~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[18][7]~89_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[18][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[18][2] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[18][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N26
cycloneive_lcell_comb \CPU0|iMEM|Mux5~52 (
// Equation(s):
// \CPU0|iMEM|Mux5~52_combout  = (\CPU0|cpu01_inst|Selector12~combout  & ((\CPU0|cpu01_inst|Selector13~combout ) # ((\CPU0|iMEM|REGS[26][2]~q )))) # (!\CPU0|cpu01_inst|Selector12~combout  & (!\CPU0|cpu01_inst|Selector13~combout  & (\CPU0|iMEM|REGS[18][2]~q 
// )))

	.dataa(\CPU0|cpu01_inst|Selector12~combout ),
	.datab(\CPU0|cpu01_inst|Selector13~combout ),
	.datac(\CPU0|iMEM|REGS[18][2]~q ),
	.datad(\CPU0|iMEM|REGS[26][2]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux5~52_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux5~52 .lut_mask = 16'hBA98;
defparam \CPU0|iMEM|Mux5~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y15_N19
dffeas \CPU0|iMEM|REGS[30][2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|ETOI~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[30][4]~90_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[30][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[30][2] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[30][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N18
cycloneive_lcell_comb \CPU0|iMEM|Mux5~53 (
// Equation(s):
// \CPU0|iMEM|Mux5~53_combout  = (\CPU0|cpu01_inst|Selector13~combout  & ((\CPU0|iMEM|Mux5~52_combout  & ((\CPU0|iMEM|REGS[30][2]~q ))) # (!\CPU0|iMEM|Mux5~52_combout  & (\CPU0|iMEM|REGS[22][2]~q )))) # (!\CPU0|cpu01_inst|Selector13~combout  & 
// (((\CPU0|iMEM|Mux5~52_combout ))))

	.dataa(\CPU0|cpu01_inst|Selector13~combout ),
	.datab(\CPU0|iMEM|REGS[22][2]~q ),
	.datac(\CPU0|iMEM|REGS[30][2]~q ),
	.datad(\CPU0|iMEM|Mux5~52_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux5~53_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux5~53 .lut_mask = 16'hF588;
defparam \CPU0|iMEM|Mux5~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y17_N17
dffeas \CPU0|iMEM|REGS[25][2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[25][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[25][2]~91_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[25][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[25][2] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[25][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y17_N17
dffeas \CPU0|iMEM|REGS[21][2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[21][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[21][1]~92_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[21][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[21][2] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[21][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y17_N11
dffeas \CPU0|iMEM|REGS[17][2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|ETOI~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[17][2]~93_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[17][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[17][2] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[17][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N10
cycloneive_lcell_comb \CPU0|iMEM|Mux5~54 (
// Equation(s):
// \CPU0|iMEM|Mux5~54_combout  = (\CPU0|cpu01_inst|Selector13~combout  & ((\CPU0|cpu01_inst|Selector12~combout ) # ((\CPU0|iMEM|REGS[21][2]~q )))) # (!\CPU0|cpu01_inst|Selector13~combout  & (!\CPU0|cpu01_inst|Selector12~combout  & (\CPU0|iMEM|REGS[17][2]~q 
// )))

	.dataa(\CPU0|cpu01_inst|Selector13~combout ),
	.datab(\CPU0|cpu01_inst|Selector12~combout ),
	.datac(\CPU0|iMEM|REGS[17][2]~q ),
	.datad(\CPU0|iMEM|REGS[21][2]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux5~54_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux5~54 .lut_mask = 16'hBA98;
defparam \CPU0|iMEM|Mux5~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y17_N19
dffeas \CPU0|iMEM|REGS[29][2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|ETOI~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[29][4]~94_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[29][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[29][2] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[29][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N18
cycloneive_lcell_comb \CPU0|iMEM|Mux5~55 (
// Equation(s):
// \CPU0|iMEM|Mux5~55_combout  = (\CPU0|cpu01_inst|Selector12~combout  & ((\CPU0|iMEM|Mux5~54_combout  & ((\CPU0|iMEM|REGS[29][2]~q ))) # (!\CPU0|iMEM|Mux5~54_combout  & (\CPU0|iMEM|REGS[25][2]~q )))) # (!\CPU0|cpu01_inst|Selector12~combout  & 
// (((\CPU0|iMEM|Mux5~54_combout ))))

	.dataa(\CPU0|cpu01_inst|Selector12~combout ),
	.datab(\CPU0|iMEM|REGS[25][2]~q ),
	.datac(\CPU0|iMEM|REGS[29][2]~q ),
	.datad(\CPU0|iMEM|Mux5~54_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux5~55_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux5~55 .lut_mask = 16'hF588;
defparam \CPU0|iMEM|Mux5~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y8_N9
dffeas \CPU0|iMEM|REGS[20][2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[20][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[20][4]~95_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[20][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[20][2] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[20][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y8_N1
dffeas \CPU0|iMEM|REGS[24][2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[24][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[24][0]~96_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[24][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[24][2] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[24][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y8_N3
dffeas \CPU0|iMEM|REGS[16][2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|ETOI~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[16][2]~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[16][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[16][2] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[16][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N2
cycloneive_lcell_comb \CPU0|iMEM|Mux5~56 (
// Equation(s):
// \CPU0|iMEM|Mux5~56_combout  = (\CPU0|cpu01_inst|Selector12~combout  & ((\CPU0|cpu01_inst|Selector13~combout ) # ((\CPU0|iMEM|REGS[24][2]~q )))) # (!\CPU0|cpu01_inst|Selector12~combout  & (!\CPU0|cpu01_inst|Selector13~combout  & (\CPU0|iMEM|REGS[16][2]~q 
// )))

	.dataa(\CPU0|cpu01_inst|Selector12~combout ),
	.datab(\CPU0|cpu01_inst|Selector13~combout ),
	.datac(\CPU0|iMEM|REGS[16][2]~q ),
	.datad(\CPU0|iMEM|REGS[24][2]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux5~56_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux5~56 .lut_mask = 16'hBA98;
defparam \CPU0|iMEM|Mux5~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y8_N19
dffeas \CPU0|iMEM|REGS[28][2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|ETOI~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[28][0]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[28][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[28][2] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[28][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N18
cycloneive_lcell_comb \CPU0|iMEM|Mux5~57 (
// Equation(s):
// \CPU0|iMEM|Mux5~57_combout  = (\CPU0|iMEM|Mux5~56_combout  & (((\CPU0|iMEM|REGS[28][2]~q ) # (!\CPU0|cpu01_inst|Selector13~combout )))) # (!\CPU0|iMEM|Mux5~56_combout  & (\CPU0|iMEM|REGS[20][2]~q  & ((\CPU0|cpu01_inst|Selector13~combout ))))

	.dataa(\CPU0|iMEM|Mux5~56_combout ),
	.datab(\CPU0|iMEM|REGS[20][2]~q ),
	.datac(\CPU0|iMEM|REGS[28][2]~q ),
	.datad(\CPU0|cpu01_inst|Selector13~combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux5~57_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux5~57 .lut_mask = 16'hE4AA;
defparam \CPU0|iMEM|Mux5~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N6
cycloneive_lcell_comb \CPU0|iMEM|Mux5~58 (
// Equation(s):
// \CPU0|iMEM|Mux5~58_combout  = (\CPU0|cpu01_inst|Selector15~12_combout  & ((\CPU0|iMEM|Mux5~55_combout ) # ((\CPU0|cpu01_inst|Selector14~combout )))) # (!\CPU0|cpu01_inst|Selector15~12_combout  & (((!\CPU0|cpu01_inst|Selector14~combout  & 
// \CPU0|iMEM|Mux5~57_combout ))))

	.dataa(\CPU0|iMEM|Mux5~55_combout ),
	.datab(\CPU0|cpu01_inst|Selector15~12_combout ),
	.datac(\CPU0|cpu01_inst|Selector14~combout ),
	.datad(\CPU0|iMEM|Mux5~57_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux5~58_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux5~58 .lut_mask = 16'hCBC8;
defparam \CPU0|iMEM|Mux5~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y18_N25
dffeas \CPU0|iMEM|REGS[27][2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[27][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[27][7]~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[27][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[27][2] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[27][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y18_N9
dffeas \CPU0|iMEM|REGS[23][2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[23][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[23][4]~100_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[23][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[23][2] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[23][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y18_N27
dffeas \CPU0|iMEM|REGS[19][2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|ETOI~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[19][2]~101_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[19][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[19][2] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[19][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N26
cycloneive_lcell_comb \CPU0|iMEM|Mux5~59 (
// Equation(s):
// \CPU0|iMEM|Mux5~59_combout  = (\CPU0|cpu01_inst|Selector13~combout  & ((\CPU0|iMEM|REGS[23][2]~q ) # ((\CPU0|cpu01_inst|Selector12~combout )))) # (!\CPU0|cpu01_inst|Selector13~combout  & (((\CPU0|iMEM|REGS[19][2]~q  & !\CPU0|cpu01_inst|Selector12~combout 
// ))))

	.dataa(\CPU0|cpu01_inst|Selector13~combout ),
	.datab(\CPU0|iMEM|REGS[23][2]~q ),
	.datac(\CPU0|iMEM|REGS[19][2]~q ),
	.datad(\CPU0|cpu01_inst|Selector12~combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux5~59_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux5~59 .lut_mask = 16'hAAD8;
defparam \CPU0|iMEM|Mux5~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y18_N11
dffeas \CPU0|iMEM|REGS[31][2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|ETOI~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[31][2]~102_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[31][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[31][2] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[31][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N10
cycloneive_lcell_comb \CPU0|iMEM|Mux5~60 (
// Equation(s):
// \CPU0|iMEM|Mux5~60_combout  = (\CPU0|cpu01_inst|Selector12~combout  & ((\CPU0|iMEM|Mux5~59_combout  & ((\CPU0|iMEM|REGS[31][2]~q ))) # (!\CPU0|iMEM|Mux5~59_combout  & (\CPU0|iMEM|REGS[27][2]~q )))) # (!\CPU0|cpu01_inst|Selector12~combout  & 
// (((\CPU0|iMEM|Mux5~59_combout ))))

	.dataa(\CPU0|cpu01_inst|Selector12~combout ),
	.datab(\CPU0|iMEM|REGS[27][2]~q ),
	.datac(\CPU0|iMEM|REGS[31][2]~q ),
	.datad(\CPU0|iMEM|Mux5~59_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux5~60_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux5~60 .lut_mask = 16'hF588;
defparam \CPU0|iMEM|Mux5~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N26
cycloneive_lcell_comb \CPU0|iMEM|Mux5~61 (
// Equation(s):
// \CPU0|iMEM|Mux5~61_combout  = (\CPU0|iMEM|Mux5~58_combout  & ((\CPU0|iMEM|Mux5~60_combout ) # ((!\CPU0|cpu01_inst|Selector14~combout )))) # (!\CPU0|iMEM|Mux5~58_combout  & (((\CPU0|cpu01_inst|Selector14~combout  & \CPU0|iMEM|Mux5~53_combout ))))

	.dataa(\CPU0|iMEM|Mux5~58_combout ),
	.datab(\CPU0|iMEM|Mux5~60_combout ),
	.datac(\CPU0|cpu01_inst|Selector14~combout ),
	.datad(\CPU0|iMEM|Mux5~53_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux5~61_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux5~61 .lut_mask = 16'hDA8A;
defparam \CPU0|iMEM|Mux5~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y18_N23
dffeas \CPU0|iMEM|REGS[10][2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[10][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[10][7]~104_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[10][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[10][2] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[10][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y18_N1
dffeas \CPU0|iMEM|REGS[9][2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[9][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[9][1]~105_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[9][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[9][2] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[9][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y18_N19
dffeas \CPU0|iMEM|REGS[8][2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|ETOI~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[8][4]~106_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[8][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[8][2] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[8][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y18_N18
cycloneive_lcell_comb \CPU0|iMEM|Mux5~62 (
// Equation(s):
// \CPU0|iMEM|Mux5~62_combout  = (\CPU0|cpu01_inst|Selector15~12_combout  & ((\CPU0|cpu01_inst|Selector14~combout ) # ((\CPU0|iMEM|REGS[9][2]~q )))) # (!\CPU0|cpu01_inst|Selector15~12_combout  & (!\CPU0|cpu01_inst|Selector14~combout  & 
// (\CPU0|iMEM|REGS[8][2]~q )))

	.dataa(\CPU0|cpu01_inst|Selector15~12_combout ),
	.datab(\CPU0|cpu01_inst|Selector14~combout ),
	.datac(\CPU0|iMEM|REGS[8][2]~q ),
	.datad(\CPU0|iMEM|REGS[9][2]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux5~62_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux5~62 .lut_mask = 16'hBA98;
defparam \CPU0|iMEM|Mux5~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y18_N25
dffeas \CPU0|iMEM|REGS[11][2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|ETOI~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[11][7]~107_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[11][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[11][2] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[11][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y18_N24
cycloneive_lcell_comb \CPU0|iMEM|Mux5~63 (
// Equation(s):
// \CPU0|iMEM|Mux5~63_combout  = (\CPU0|cpu01_inst|Selector14~combout  & ((\CPU0|iMEM|Mux5~62_combout  & ((\CPU0|iMEM|REGS[11][2]~q ))) # (!\CPU0|iMEM|Mux5~62_combout  & (\CPU0|iMEM|REGS[10][2]~q )))) # (!\CPU0|cpu01_inst|Selector14~combout  & 
// (((\CPU0|iMEM|Mux5~62_combout ))))

	.dataa(\CPU0|iMEM|REGS[10][2]~q ),
	.datab(\CPU0|cpu01_inst|Selector14~combout ),
	.datac(\CPU0|iMEM|REGS[11][2]~q ),
	.datad(\CPU0|iMEM|Mux5~62_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux5~63_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux5~63 .lut_mask = 16'hF388;
defparam \CPU0|iMEM|Mux5~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y10_N25
dffeas \CPU0|iMEM|REGS[5][2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[5][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[5][0]~108_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[5][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[5][2] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[5][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y10_N1
dffeas \CPU0|iMEM|REGS[6][2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[6][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[6][4]~109_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[6][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[6][2] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[6][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y10_N19
dffeas \CPU0|iMEM|REGS[4][2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|ETOI~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[4][5]~110_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[4][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[4][2] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[4][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N18
cycloneive_lcell_comb \CPU0|iMEM|Mux5~64 (
// Equation(s):
// \CPU0|iMEM|Mux5~64_combout  = (\CPU0|cpu01_inst|Selector14~combout  & ((\CPU0|cpu01_inst|Selector15~12_combout ) # ((\CPU0|iMEM|REGS[6][2]~q )))) # (!\CPU0|cpu01_inst|Selector14~combout  & (!\CPU0|cpu01_inst|Selector15~12_combout  & 
// (\CPU0|iMEM|REGS[4][2]~q )))

	.dataa(\CPU0|cpu01_inst|Selector14~combout ),
	.datab(\CPU0|cpu01_inst|Selector15~12_combout ),
	.datac(\CPU0|iMEM|REGS[4][2]~q ),
	.datad(\CPU0|iMEM|REGS[6][2]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux5~64_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux5~64 .lut_mask = 16'hBA98;
defparam \CPU0|iMEM|Mux5~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y10_N11
dffeas \CPU0|iMEM|REGS[7][2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|ETOI~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[7][5]~111_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[7][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[7][2] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[7][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N10
cycloneive_lcell_comb \CPU0|iMEM|Mux5~65 (
// Equation(s):
// \CPU0|iMEM|Mux5~65_combout  = (\CPU0|iMEM|Mux5~64_combout  & (((\CPU0|iMEM|REGS[7][2]~q )) # (!\CPU0|cpu01_inst|Selector15~12_combout ))) # (!\CPU0|iMEM|Mux5~64_combout  & (\CPU0|cpu01_inst|Selector15~12_combout  & ((\CPU0|iMEM|REGS[5][2]~q ))))

	.dataa(\CPU0|iMEM|Mux5~64_combout ),
	.datab(\CPU0|cpu01_inst|Selector15~12_combout ),
	.datac(\CPU0|iMEM|REGS[7][2]~q ),
	.datad(\CPU0|iMEM|REGS[5][2]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux5~65_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux5~65 .lut_mask = 16'hE6A2;
defparam \CPU0|iMEM|Mux5~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y19_N25
dffeas \CPU0|iMEM|REGS[2][2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[2][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[2][5]~112_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[2][2] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[2][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y19_N1
dffeas \CPU0|iMEM|REGS[1][2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[1][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[1][6]~113_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[1][2] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[1][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y19_N19
dffeas \CPU0|iMEM|REGS[0][2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|ETOI~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[0][3]~114_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[0][2] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[0][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y19_N18
cycloneive_lcell_comb \CPU0|iMEM|Mux5~66 (
// Equation(s):
// \CPU0|iMEM|Mux5~66_combout  = (\CPU0|cpu01_inst|Selector14~combout  & (\CPU0|cpu01_inst|Selector15~12_combout )) # (!\CPU0|cpu01_inst|Selector14~combout  & ((\CPU0|cpu01_inst|Selector15~12_combout  & ((\CPU0|iMEM|REGS[1][2]~q ))) # 
// (!\CPU0|cpu01_inst|Selector15~12_combout  & (\CPU0|iMEM|REGS[0][2]~q ))))

	.dataa(\CPU0|cpu01_inst|Selector14~combout ),
	.datab(\CPU0|cpu01_inst|Selector15~12_combout ),
	.datac(\CPU0|iMEM|REGS[0][2]~q ),
	.datad(\CPU0|iMEM|REGS[1][2]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux5~66_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux5~66 .lut_mask = 16'hDC98;
defparam \CPU0|iMEM|Mux5~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y19_N3
dffeas \CPU0|iMEM|REGS[3][2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|ETOI~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[3][2]~115_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[3][2] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[3][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y19_N2
cycloneive_lcell_comb \CPU0|iMEM|Mux5~67 (
// Equation(s):
// \CPU0|iMEM|Mux5~67_combout  = (\CPU0|cpu01_inst|Selector14~combout  & ((\CPU0|iMEM|Mux5~66_combout  & ((\CPU0|iMEM|REGS[3][2]~q ))) # (!\CPU0|iMEM|Mux5~66_combout  & (\CPU0|iMEM|REGS[2][2]~q )))) # (!\CPU0|cpu01_inst|Selector14~combout  & 
// (((\CPU0|iMEM|Mux5~66_combout ))))

	.dataa(\CPU0|cpu01_inst|Selector14~combout ),
	.datab(\CPU0|iMEM|REGS[2][2]~q ),
	.datac(\CPU0|iMEM|REGS[3][2]~q ),
	.datad(\CPU0|iMEM|Mux5~66_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux5~67_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux5~67 .lut_mask = 16'hF588;
defparam \CPU0|iMEM|Mux5~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N12
cycloneive_lcell_comb \CPU0|iMEM|Mux5~68 (
// Equation(s):
// \CPU0|iMEM|Mux5~68_combout  = (\CPU0|cpu01_inst|Selector12~combout  & (\CPU0|cpu01_inst|Selector13~combout )) # (!\CPU0|cpu01_inst|Selector12~combout  & ((\CPU0|cpu01_inst|Selector13~combout  & (\CPU0|iMEM|Mux5~65_combout )) # 
// (!\CPU0|cpu01_inst|Selector13~combout  & ((\CPU0|iMEM|Mux5~67_combout )))))

	.dataa(\CPU0|cpu01_inst|Selector12~combout ),
	.datab(\CPU0|cpu01_inst|Selector13~combout ),
	.datac(\CPU0|iMEM|Mux5~65_combout ),
	.datad(\CPU0|iMEM|Mux5~67_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux5~68_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux5~68 .lut_mask = 16'hD9C8;
defparam \CPU0|iMEM|Mux5~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y18_N17
dffeas \CPU0|iMEM|REGS[13][2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[13][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[13][2]~116_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[13][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[13][2] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[13][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y18_N1
dffeas \CPU0|iMEM|REGS[14][2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[14][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[14][2]~117_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[14][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[14][2] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[14][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y18_N27
dffeas \CPU0|iMEM|REGS[12][2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|ETOI~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[12][4]~118_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[12][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[12][2] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[12][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N26
cycloneive_lcell_comb \CPU0|iMEM|Mux5~69 (
// Equation(s):
// \CPU0|iMEM|Mux5~69_combout  = (\CPU0|cpu01_inst|Selector15~12_combout  & (((\CPU0|cpu01_inst|Selector14~combout )))) # (!\CPU0|cpu01_inst|Selector15~12_combout  & ((\CPU0|cpu01_inst|Selector14~combout  & (\CPU0|iMEM|REGS[14][2]~q )) # 
// (!\CPU0|cpu01_inst|Selector14~combout  & ((\CPU0|iMEM|REGS[12][2]~q )))))

	.dataa(\CPU0|cpu01_inst|Selector15~12_combout ),
	.datab(\CPU0|iMEM|REGS[14][2]~q ),
	.datac(\CPU0|iMEM|REGS[12][2]~q ),
	.datad(\CPU0|cpu01_inst|Selector14~combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux5~69_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux5~69 .lut_mask = 16'hEE50;
defparam \CPU0|iMEM|Mux5~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y18_N19
dffeas \CPU0|iMEM|REGS[15][2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|ETOI~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[15][3]~119_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[15][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[15][2] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[15][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N18
cycloneive_lcell_comb \CPU0|iMEM|Mux5~70 (
// Equation(s):
// \CPU0|iMEM|Mux5~70_combout  = (\CPU0|cpu01_inst|Selector15~12_combout  & ((\CPU0|iMEM|Mux5~69_combout  & (\CPU0|iMEM|REGS[15][2]~q )) # (!\CPU0|iMEM|Mux5~69_combout  & ((\CPU0|iMEM|REGS[13][2]~q ))))) # (!\CPU0|cpu01_inst|Selector15~12_combout  & 
// (\CPU0|iMEM|Mux5~69_combout ))

	.dataa(\CPU0|cpu01_inst|Selector15~12_combout ),
	.datab(\CPU0|iMEM|Mux5~69_combout ),
	.datac(\CPU0|iMEM|REGS[15][2]~q ),
	.datad(\CPU0|iMEM|REGS[13][2]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux5~70_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux5~70 .lut_mask = 16'hE6C4;
defparam \CPU0|iMEM|Mux5~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N28
cycloneive_lcell_comb \CPU0|iMEM|Mux5~71 (
// Equation(s):
// \CPU0|iMEM|Mux5~71_combout  = (\CPU0|cpu01_inst|Selector12~combout  & ((\CPU0|iMEM|Mux5~68_combout  & (\CPU0|iMEM|Mux5~70_combout )) # (!\CPU0|iMEM|Mux5~68_combout  & ((\CPU0|iMEM|Mux5~63_combout ))))) # (!\CPU0|cpu01_inst|Selector12~combout  & 
// (((\CPU0|iMEM|Mux5~68_combout ))))

	.dataa(\CPU0|cpu01_inst|Selector12~combout ),
	.datab(\CPU0|iMEM|Mux5~70_combout ),
	.datac(\CPU0|iMEM|Mux5~63_combout ),
	.datad(\CPU0|iMEM|Mux5~68_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux5~71_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux5~71 .lut_mask = 16'hDDA0;
defparam \CPU0|iMEM|Mux5~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N6
cycloneive_lcell_comb \CPU0|iMEM|Mux5~72 (
// Equation(s):
// \CPU0|iMEM|Mux5~72_combout  = (\arbiter_inst|system_address[4]~3_combout  & ((\CPU0|iMEM|Mux5~61_combout ) # ((\arbiter_inst|system_address[5]~2_combout )))) # (!\arbiter_inst|system_address[4]~3_combout  & (((!\arbiter_inst|system_address[5]~2_combout  & 
// \CPU0|iMEM|Mux5~71_combout ))))

	.dataa(\CPU0|iMEM|Mux5~61_combout ),
	.datab(\arbiter_inst|system_address[4]~3_combout ),
	.datac(\arbiter_inst|system_address[5]~2_combout ),
	.datad(\CPU0|iMEM|Mux5~71_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux5~72_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux5~72 .lut_mask = 16'hCBC8;
defparam \CPU0|iMEM|Mux5~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y16_N7
dffeas \CPU0|iMEM|REGS[53][2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[53][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[53][0]~121_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[53][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[53][2] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[53][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y18_N1
dffeas \CPU0|iMEM|REGS[57][2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[57][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[57][1]~122_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[57][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[57][2] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[57][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y18_N11
dffeas \CPU0|iMEM|REGS[49][2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|ETOI~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[49][3]~123_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[49][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[49][2] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[49][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N10
cycloneive_lcell_comb \CPU0|iMEM|Mux5~73 (
// Equation(s):
// \CPU0|iMEM|Mux5~73_combout  = (\CPU0|cpu01_inst|Selector13~combout  & (((\CPU0|cpu01_inst|Selector12~combout )))) # (!\CPU0|cpu01_inst|Selector13~combout  & ((\CPU0|cpu01_inst|Selector12~combout  & (\CPU0|iMEM|REGS[57][2]~q )) # 
// (!\CPU0|cpu01_inst|Selector12~combout  & ((\CPU0|iMEM|REGS[49][2]~q )))))

	.dataa(\CPU0|cpu01_inst|Selector13~combout ),
	.datab(\CPU0|iMEM|REGS[57][2]~q ),
	.datac(\CPU0|iMEM|REGS[49][2]~q ),
	.datad(\CPU0|cpu01_inst|Selector12~combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux5~73_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux5~73 .lut_mask = 16'hEE50;
defparam \CPU0|iMEM|Mux5~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y16_N17
dffeas \CPU0|iMEM|REGS[61][2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|ETOI~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[61][3]~124_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[61][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[61][2] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[61][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N16
cycloneive_lcell_comb \CPU0|iMEM|Mux5~74 (
// Equation(s):
// \CPU0|iMEM|Mux5~74_combout  = (\CPU0|cpu01_inst|Selector13~combout  & ((\CPU0|iMEM|Mux5~73_combout  & (\CPU0|iMEM|REGS[61][2]~q )) # (!\CPU0|iMEM|Mux5~73_combout  & ((\CPU0|iMEM|REGS[53][2]~q ))))) # (!\CPU0|cpu01_inst|Selector13~combout  & 
// (\CPU0|iMEM|Mux5~73_combout ))

	.dataa(\CPU0|cpu01_inst|Selector13~combout ),
	.datab(\CPU0|iMEM|Mux5~73_combout ),
	.datac(\CPU0|iMEM|REGS[61][2]~q ),
	.datad(\CPU0|iMEM|REGS[53][2]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux5~74_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux5~74 .lut_mask = 16'hE6C4;
defparam \CPU0|iMEM|Mux5~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y17_N25
dffeas \CPU0|iMEM|REGS[54][2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[54][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[54][0]~126_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[54][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[54][2] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[54][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y17_N27
dffeas \CPU0|iMEM|REGS[50][2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|ETOI~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[50][1]~127_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[50][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[50][2] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[50][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y17_N26
cycloneive_lcell_comb \CPU0|iMEM|Mux5~75 (
// Equation(s):
// \CPU0|iMEM|Mux5~75_combout  = (\CPU0|cpu01_inst|Selector12~combout  & (\CPU0|cpu01_inst|Selector13~combout )) # (!\CPU0|cpu01_inst|Selector12~combout  & ((\CPU0|cpu01_inst|Selector13~combout  & ((\CPU0|iMEM|REGS[54][2]~q ))) # 
// (!\CPU0|cpu01_inst|Selector13~combout  & (\CPU0|iMEM|REGS[50][2]~q ))))

	.dataa(\CPU0|cpu01_inst|Selector12~combout ),
	.datab(\CPU0|cpu01_inst|Selector13~combout ),
	.datac(\CPU0|iMEM|REGS[50][2]~q ),
	.datad(\CPU0|iMEM|REGS[54][2]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux5~75_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux5~75 .lut_mask = 16'hDC98;
defparam \CPU0|iMEM|Mux5~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N10
cycloneive_lcell_comb \CPU0|cpu01_inst|tempof[1]~6 (
// Equation(s):
// \CPU0|cpu01_inst|tempof[1]~6_combout  = (\CPU0|cpu01_inst|state.branch_state~q  & \CPU0|cpu01_inst|ea [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|cpu01_inst|state.branch_state~q ),
	.datad(\CPU0|cpu01_inst|ea [1]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|tempof[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|tempof[1]~6 .lut_mask = 16'hF000;
defparam \CPU0|cpu01_inst|tempof[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y12_N25
dffeas \CPU0|DDR2[1] (
	.clk(!\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|cpu01_inst|Selector22~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|DDR2[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|DDR2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|DDR2[1] .is_wysiwyg = "true";
defparam \CPU0|DDR2[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y13_N23
dffeas \CPU0|PORT_B_OUT[1] (
	.clk(!\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|cpu01_inst|Selector22~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|PORT_B_OUT[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|PORT_B_OUT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|PORT_B_OUT[1] .is_wysiwyg = "true";
defparam \CPU0|PORT_B_OUT[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N22
cycloneive_lcell_comb \CPU0|data_in~66 (
// Equation(s):
// \CPU0|data_in~66_combout  = (\CPU0|DDR2 [1] & ((\CPU0|Equal1~0_combout ) # ((\CPU0|Equal3~0_combout  & \CPU0|PORT_B_OUT [1]))))

	.dataa(\CPU0|Equal1~0_combout ),
	.datab(\CPU0|Equal3~0_combout ),
	.datac(\CPU0|PORT_B_OUT [1]),
	.datad(\CPU0|DDR2 [1]),
	.cin(gnd),
	.combout(\CPU0|data_in~66_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|data_in~66 .lut_mask = 16'hEA00;
defparam \CPU0|data_in~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y13_N21
dffeas \CPU0|PORT_B_IN_s[1] (
	.clk(!\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\spec_key~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\reset~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|PORT_B_IN_s [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|PORT_B_IN_s[1] .is_wysiwyg = "true";
defparam \CPU0|PORT_B_IN_s[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y16_N25
dffeas \CPU0|DATA_IN_s[1] (
	.clk(!\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DATA_IN[1]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\reset~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|DATA_IN_s [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|DATA_IN_s[1] .is_wysiwyg = "true";
defparam \CPU0|DATA_IN_s[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y13_N31
dffeas \CPU0|DDR1[1] (
	.clk(!\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|cpu01_inst|Selector22~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|DDR1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|DDR1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|DDR1[1] .is_wysiwyg = "true";
defparam \CPU0|DDR1[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y14_N9
dffeas \CPU0|PORT_A_OUT[1] (
	.clk(!\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|cpu01_inst|Selector22~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|PORT_A_OUT[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|PORT_A_OUT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|PORT_A_OUT[1] .is_wysiwyg = "true";
defparam \CPU0|PORT_A_OUT[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y14_N13
dffeas \CPU0|PORT_A_IN_s[1] (
	.clk(!\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|PORT_A_OUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\reset~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|PORT_A_IN_s [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|PORT_A_IN_s[1] .is_wysiwyg = "true";
defparam \CPU0|PORT_A_IN_s[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N12
cycloneive_lcell_comb \CPU0|data_in~67 (
// Equation(s):
// \CPU0|data_in~67_combout  = (\CPU0|DDR1 [1] & ((\CPU0|PORT_A_OUT [1]) # ((\CPU0|Equal0~4_combout )))) # (!\CPU0|DDR1 [1] & (((\CPU0|PORT_A_IN_s [1] & !\CPU0|Equal0~4_combout ))))

	.dataa(\CPU0|DDR1 [1]),
	.datab(\CPU0|PORT_A_OUT [1]),
	.datac(\CPU0|PORT_A_IN_s [1]),
	.datad(\CPU0|Equal0~4_combout ),
	.cin(gnd),
	.combout(\CPU0|data_in~67_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|data_in~67 .lut_mask = 16'hAAD8;
defparam \CPU0|data_in~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N14
cycloneive_lcell_comb \CPU0|data_in~68 (
// Equation(s):
// \CPU0|data_in~68_combout  = (\CPU0|Equal0~4_combout  & (\CPU0|data_in~67_combout )) # (!\CPU0|Equal0~4_combout  & ((\CPU0|Equal2~0_combout  & (\CPU0|data_in~67_combout )) # (!\CPU0|Equal2~0_combout  & ((\CPU0|DATA_IN_s [1])))))

	.dataa(\CPU0|data_in~67_combout ),
	.datab(\CPU0|Equal0~4_combout ),
	.datac(\CPU0|DATA_IN_s [1]),
	.datad(\CPU0|Equal2~0_combout ),
	.cin(gnd),
	.combout(\CPU0|data_in~68_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|data_in~68 .lut_mask = 16'hAAB8;
defparam \CPU0|data_in~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N24
cycloneive_lcell_comb \CPU0|data_in~69 (
// Equation(s):
// \CPU0|data_in~69_combout  = (\CPU0|Equal3~0_combout  & (((!\CPU0|DDR2 [1] & \CPU0|PORT_B_IN_s [1])))) # (!\CPU0|Equal3~0_combout  & (\CPU0|data_in~68_combout ))

	.dataa(\CPU0|Equal3~0_combout ),
	.datab(\CPU0|data_in~68_combout ),
	.datac(\CPU0|DDR2 [1]),
	.datad(\CPU0|PORT_B_IN_s [1]),
	.cin(gnd),
	.combout(\CPU0|data_in~69_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|data_in~69 .lut_mask = 16'h4E44;
defparam \CPU0|data_in~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N8
cycloneive_lcell_comb \CPU0|data_in~70 (
// Equation(s):
// \CPU0|data_in~70_combout  = (\CPU0|data_in~38_combout  & ((\CPU0|data_in~66_combout ) # ((\CPU0|data_in~69_combout  & !\CPU0|Equal1~0_combout ))))

	.dataa(\CPU0|data_in~66_combout ),
	.datab(\CPU0|data_in~69_combout ),
	.datac(\CPU0|data_in~38_combout ),
	.datad(\CPU0|Equal1~0_combout ),
	.cin(gnd),
	.combout(\CPU0|data_in~70_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|data_in~70 .lut_mask = 16'hA0E0;
defparam \CPU0|data_in~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N18
cycloneive_lcell_comb \CPU0|data_in~71 (
// Equation(s):
// \CPU0|data_in~71_combout  = (\CPU0|Equal6~0_combout  & (((\CPU0|counter [1])))) # (!\CPU0|Equal6~0_combout  & (\CPU0|counter [9] & ((\CPU0|Equal5~0_combout ))))

	.dataa(\CPU0|counter [9]),
	.datab(\CPU0|counter [1]),
	.datac(\CPU0|Equal5~0_combout ),
	.datad(\CPU0|Equal6~0_combout ),
	.cin(gnd),
	.combout(\CPU0|data_in~71_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|data_in~71 .lut_mask = 16'hCCA0;
defparam \CPU0|data_in~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N12
cycloneive_lcell_comb \CPU0|data_in~72 (
// Equation(s):
// \CPU0|data_in~72_combout  = (\CPU0|Equal7~0_combout  & (((\CPU0|OCRH [1])))) # (!\CPU0|Equal7~0_combout  & ((\CPU0|data_in~70_combout ) # ((\CPU0|data_in~71_combout ))))

	.dataa(\CPU0|data_in~70_combout ),
	.datab(\CPU0|data_in~71_combout ),
	.datac(\CPU0|OCRH [1]),
	.datad(\CPU0|Equal7~0_combout ),
	.cin(gnd),
	.combout(\CPU0|data_in~72_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|data_in~72 .lut_mask = 16'hF0EE;
defparam \CPU0|data_in~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y16_N9
dffeas \CPU0|iMEM|REGS[86][1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[86][5]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[86][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[86][1] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[86][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y14_N1
dffeas \CPU0|iMEM|REGS[90][1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[90][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[90][1]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[90][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[90][1] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[90][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y14_N11
dffeas \CPU0|iMEM|REGS[82][1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[82][2]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[82][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[82][1] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[82][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N10
cycloneive_lcell_comb \CPU0|iMEM|Mux6~0 (
// Equation(s):
// \CPU0|iMEM|Mux6~0_combout  = (\CPU0|cpu01_inst|Selector12~combout  & ((\CPU0|cpu01_inst|Selector13~combout ) # ((\CPU0|iMEM|REGS[90][1]~q )))) # (!\CPU0|cpu01_inst|Selector12~combout  & (!\CPU0|cpu01_inst|Selector13~combout  & (\CPU0|iMEM|REGS[82][1]~q 
// )))

	.dataa(\CPU0|cpu01_inst|Selector12~combout ),
	.datab(\CPU0|cpu01_inst|Selector13~combout ),
	.datac(\CPU0|iMEM|REGS[82][1]~q ),
	.datad(\CPU0|iMEM|REGS[90][1]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux6~0 .lut_mask = 16'hBA98;
defparam \CPU0|iMEM|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y16_N3
dffeas \CPU0|iMEM|REGS[94][1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[94][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[94][1]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[94][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[94][1] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[94][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y16_N8
cycloneive_lcell_comb \CPU0|iMEM|Mux6~1 (
// Equation(s):
// \CPU0|iMEM|Mux6~1_combout  = (\CPU0|cpu01_inst|Selector13~combout  & ((\CPU0|iMEM|Mux6~0_combout  & ((\CPU0|iMEM|REGS[94][1]~q ))) # (!\CPU0|iMEM|Mux6~0_combout  & (\CPU0|iMEM|REGS[86][1]~q )))) # (!\CPU0|cpu01_inst|Selector13~combout  & 
// (\CPU0|iMEM|Mux6~0_combout ))

	.dataa(\CPU0|cpu01_inst|Selector13~combout ),
	.datab(\CPU0|iMEM|Mux6~0_combout ),
	.datac(\CPU0|iMEM|REGS[86][1]~q ),
	.datad(\CPU0|iMEM|REGS[94][1]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux6~1 .lut_mask = 16'hEC64;
defparam \CPU0|iMEM|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y16_N11
dffeas \CPU0|iMEM|REGS[102][1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[102][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[102][4]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[102][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[102][1] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[102][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y10_N5
dffeas \CPU0|iMEM|REGS[101][1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[101][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[101][7]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[101][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[101][1] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[101][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y10_N7
dffeas \CPU0|iMEM|REGS[100][1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[100][7]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[100][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[100][1] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[100][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N6
cycloneive_lcell_comb \CPU0|iMEM|Mux6~10 (
// Equation(s):
// \CPU0|iMEM|Mux6~10_combout  = (\CPU0|cpu01_inst|Selector15~12_combout  & ((\CPU0|iMEM|REGS[101][1]~q ) # ((\CPU0|cpu01_inst|Selector14~combout )))) # (!\CPU0|cpu01_inst|Selector15~12_combout  & (((\CPU0|iMEM|REGS[100][1]~q  & 
// !\CPU0|cpu01_inst|Selector14~combout ))))

	.dataa(\CPU0|cpu01_inst|Selector15~12_combout ),
	.datab(\CPU0|iMEM|REGS[101][1]~q ),
	.datac(\CPU0|iMEM|REGS[100][1]~q ),
	.datad(\CPU0|cpu01_inst|Selector14~combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux6~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux6~10 .lut_mask = 16'hAAD8;
defparam \CPU0|iMEM|Mux6~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y16_N13
dffeas \CPU0|iMEM|REGS[103][1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[103][1]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[103][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[103][1] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[103][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N12
cycloneive_lcell_comb \CPU0|iMEM|Mux6~11 (
// Equation(s):
// \CPU0|iMEM|Mux6~11_combout  = (\CPU0|iMEM|Mux6~10_combout  & (((\CPU0|iMEM|REGS[103][1]~q )) # (!\CPU0|cpu01_inst|Selector14~combout ))) # (!\CPU0|iMEM|Mux6~10_combout  & (\CPU0|cpu01_inst|Selector14~combout  & ((\CPU0|iMEM|REGS[102][1]~q ))))

	.dataa(\CPU0|iMEM|Mux6~10_combout ),
	.datab(\CPU0|cpu01_inst|Selector14~combout ),
	.datac(\CPU0|iMEM|REGS[103][1]~q ),
	.datad(\CPU0|iMEM|REGS[102][1]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux6~11_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux6~11 .lut_mask = 16'hE6A2;
defparam \CPU0|iMEM|Mux6~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y7_N5
dffeas \CPU0|iMEM|REGS[105][1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[105][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[105][2]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[105][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[105][1] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[105][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y7_N21
dffeas \CPU0|iMEM|REGS[106][1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[106][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[106][5]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[106][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[106][1] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[106][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y7_N31
dffeas \CPU0|iMEM|REGS[104][1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[104][3]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[104][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[104][1] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[104][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y7_N30
cycloneive_lcell_comb \CPU0|iMEM|Mux6~12 (
// Equation(s):
// \CPU0|iMEM|Mux6~12_combout  = (\CPU0|cpu01_inst|Selector15~12_combout  & (\CPU0|cpu01_inst|Selector14~combout )) # (!\CPU0|cpu01_inst|Selector15~12_combout  & ((\CPU0|cpu01_inst|Selector14~combout  & ((\CPU0|iMEM|REGS[106][1]~q ))) # 
// (!\CPU0|cpu01_inst|Selector14~combout  & (\CPU0|iMEM|REGS[104][1]~q ))))

	.dataa(\CPU0|cpu01_inst|Selector15~12_combout ),
	.datab(\CPU0|cpu01_inst|Selector14~combout ),
	.datac(\CPU0|iMEM|REGS[104][1]~q ),
	.datad(\CPU0|iMEM|REGS[106][1]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux6~12_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux6~12 .lut_mask = 16'hDC98;
defparam \CPU0|iMEM|Mux6~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y7_N31
dffeas \CPU0|iMEM|REGS[107][1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[107][2]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[107][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[107][1] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[107][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N30
cycloneive_lcell_comb \CPU0|iMEM|Mux6~13 (
// Equation(s):
// \CPU0|iMEM|Mux6~13_combout  = (\CPU0|cpu01_inst|Selector15~12_combout  & ((\CPU0|iMEM|Mux6~12_combout  & ((\CPU0|iMEM|REGS[107][1]~q ))) # (!\CPU0|iMEM|Mux6~12_combout  & (\CPU0|iMEM|REGS[105][1]~q )))) # (!\CPU0|cpu01_inst|Selector15~12_combout  & 
// (((\CPU0|iMEM|Mux6~12_combout ))))

	.dataa(\CPU0|cpu01_inst|Selector15~12_combout ),
	.datab(\CPU0|iMEM|REGS[105][1]~q ),
	.datac(\CPU0|iMEM|REGS[107][1]~q ),
	.datad(\CPU0|iMEM|Mux6~12_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux6~13_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux6~13 .lut_mask = 16'hF588;
defparam \CPU0|iMEM|Mux6~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y8_N21
dffeas \CPU0|iMEM|REGS[97][1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[97][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[97][0]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[97][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[97][1] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[97][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y8_N29
dffeas \CPU0|iMEM|REGS[98][1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[98][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[98][7]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[98][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[98][1] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[98][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y8_N31
dffeas \CPU0|iMEM|REGS[96][1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[96][3]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[96][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[96][1] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[96][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N30
cycloneive_lcell_comb \CPU0|iMEM|Mux6~14 (
// Equation(s):
// \CPU0|iMEM|Mux6~14_combout  = (\CPU0|cpu01_inst|Selector15~12_combout  & (\CPU0|cpu01_inst|Selector14~combout )) # (!\CPU0|cpu01_inst|Selector15~12_combout  & ((\CPU0|cpu01_inst|Selector14~combout  & ((\CPU0|iMEM|REGS[98][1]~q ))) # 
// (!\CPU0|cpu01_inst|Selector14~combout  & (\CPU0|iMEM|REGS[96][1]~q ))))

	.dataa(\CPU0|cpu01_inst|Selector15~12_combout ),
	.datab(\CPU0|cpu01_inst|Selector14~combout ),
	.datac(\CPU0|iMEM|REGS[96][1]~q ),
	.datad(\CPU0|iMEM|REGS[98][1]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux6~14_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux6~14 .lut_mask = 16'hDC98;
defparam \CPU0|iMEM|Mux6~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y8_N15
dffeas \CPU0|iMEM|REGS[99][1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[99][1]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[99][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[99][1] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[99][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N14
cycloneive_lcell_comb \CPU0|iMEM|Mux6~15 (
// Equation(s):
// \CPU0|iMEM|Mux6~15_combout  = (\CPU0|cpu01_inst|Selector15~12_combout  & ((\CPU0|iMEM|Mux6~14_combout  & (\CPU0|iMEM|REGS[99][1]~q )) # (!\CPU0|iMEM|Mux6~14_combout  & ((\CPU0|iMEM|REGS[97][1]~q ))))) # (!\CPU0|cpu01_inst|Selector15~12_combout  & 
// (\CPU0|iMEM|Mux6~14_combout ))

	.dataa(\CPU0|cpu01_inst|Selector15~12_combout ),
	.datab(\CPU0|iMEM|Mux6~14_combout ),
	.datac(\CPU0|iMEM|REGS[99][1]~q ),
	.datad(\CPU0|iMEM|REGS[97][1]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux6~15_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux6~15 .lut_mask = 16'hE6C4;
defparam \CPU0|iMEM|Mux6~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N22
cycloneive_lcell_comb \CPU0|iMEM|Mux6~16 (
// Equation(s):
// \CPU0|iMEM|Mux6~16_combout  = (\CPU0|cpu01_inst|Selector13~combout  & (((\CPU0|cpu01_inst|Selector12~combout )))) # (!\CPU0|cpu01_inst|Selector13~combout  & ((\CPU0|cpu01_inst|Selector12~combout  & (\CPU0|iMEM|Mux6~13_combout )) # 
// (!\CPU0|cpu01_inst|Selector12~combout  & ((\CPU0|iMEM|Mux6~15_combout )))))

	.dataa(\CPU0|cpu01_inst|Selector13~combout ),
	.datab(\CPU0|iMEM|Mux6~13_combout ),
	.datac(\CPU0|cpu01_inst|Selector12~combout ),
	.datad(\CPU0|iMEM|Mux6~15_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux6~16_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux6~16 .lut_mask = 16'hE5E0;
defparam \CPU0|iMEM|Mux6~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y9_N29
dffeas \CPU0|iMEM|REGS[110][1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[110][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[110][7]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[110][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[110][1] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[110][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y9_N13
dffeas \CPU0|iMEM|REGS[109][1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[109][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[109][0]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[109][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[109][1] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[109][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y9_N7
dffeas \CPU0|iMEM|REGS[108][1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[108][6]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[108][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[108][1] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[108][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N6
cycloneive_lcell_comb \CPU0|iMEM|Mux6~17 (
// Equation(s):
// \CPU0|iMEM|Mux6~17_combout  = (\CPU0|cpu01_inst|Selector15~12_combout  & ((\CPU0|iMEM|REGS[109][1]~q ) # ((\CPU0|cpu01_inst|Selector14~combout )))) # (!\CPU0|cpu01_inst|Selector15~12_combout  & (((\CPU0|iMEM|REGS[108][1]~q  & 
// !\CPU0|cpu01_inst|Selector14~combout ))))

	.dataa(\CPU0|iMEM|REGS[109][1]~q ),
	.datab(\CPU0|cpu01_inst|Selector15~12_combout ),
	.datac(\CPU0|iMEM|REGS[108][1]~q ),
	.datad(\CPU0|cpu01_inst|Selector14~combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux6~17_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux6~17 .lut_mask = 16'hCCB8;
defparam \CPU0|iMEM|Mux6~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y9_N23
dffeas \CPU0|iMEM|REGS[111][1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[111][4]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[111][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[111][1] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[111][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N22
cycloneive_lcell_comb \CPU0|iMEM|Mux6~18 (
// Equation(s):
// \CPU0|iMEM|Mux6~18_combout  = (\CPU0|iMEM|Mux6~17_combout  & (((\CPU0|iMEM|REGS[111][1]~q )) # (!\CPU0|cpu01_inst|Selector14~combout ))) # (!\CPU0|iMEM|Mux6~17_combout  & (\CPU0|cpu01_inst|Selector14~combout  & ((\CPU0|iMEM|REGS[110][1]~q ))))

	.dataa(\CPU0|iMEM|Mux6~17_combout ),
	.datab(\CPU0|cpu01_inst|Selector14~combout ),
	.datac(\CPU0|iMEM|REGS[111][1]~q ),
	.datad(\CPU0|iMEM|REGS[110][1]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux6~18_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux6~18 .lut_mask = 16'hE6A2;
defparam \CPU0|iMEM|Mux6~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N8
cycloneive_lcell_comb \CPU0|iMEM|Mux6~19 (
// Equation(s):
// \CPU0|iMEM|Mux6~19_combout  = (\CPU0|cpu01_inst|Selector13~combout  & ((\CPU0|iMEM|Mux6~16_combout  & (\CPU0|iMEM|Mux6~18_combout )) # (!\CPU0|iMEM|Mux6~16_combout  & ((\CPU0|iMEM|Mux6~11_combout ))))) # (!\CPU0|cpu01_inst|Selector13~combout  & 
// (((\CPU0|iMEM|Mux6~16_combout ))))

	.dataa(\CPU0|cpu01_inst|Selector13~combout ),
	.datab(\CPU0|iMEM|Mux6~18_combout ),
	.datac(\CPU0|iMEM|Mux6~16_combout ),
	.datad(\CPU0|iMEM|Mux6~11_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux6~19_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux6~19 .lut_mask = 16'hDAD0;
defparam \CPU0|iMEM|Mux6~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y19_N1
dffeas \CPU0|iMEM|REGS[74][1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[74][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[74][2]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[74][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[74][1] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[74][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y19_N29
dffeas \CPU0|iMEM|REGS[73][1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[73][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[73][0]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[73][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[73][1] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[73][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y19_N15
dffeas \CPU0|iMEM|REGS[72][1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[72][0]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[72][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[72][1] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[72][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N14
cycloneive_lcell_comb \CPU0|iMEM|Mux6~20 (
// Equation(s):
// \CPU0|iMEM|Mux6~20_combout  = (\CPU0|cpu01_inst|Selector15~12_combout  & ((\CPU0|cpu01_inst|Selector14~combout ) # ((\CPU0|iMEM|REGS[73][1]~q )))) # (!\CPU0|cpu01_inst|Selector15~12_combout  & (!\CPU0|cpu01_inst|Selector14~combout  & 
// (\CPU0|iMEM|REGS[72][1]~q )))

	.dataa(\CPU0|cpu01_inst|Selector15~12_combout ),
	.datab(\CPU0|cpu01_inst|Selector14~combout ),
	.datac(\CPU0|iMEM|REGS[72][1]~q ),
	.datad(\CPU0|iMEM|REGS[73][1]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux6~20_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux6~20 .lut_mask = 16'hBA98;
defparam \CPU0|iMEM|Mux6~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y19_N19
dffeas \CPU0|iMEM|REGS[75][1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[75][5]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[75][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[75][1] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[75][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N18
cycloneive_lcell_comb \CPU0|iMEM|Mux6~21 (
// Equation(s):
// \CPU0|iMEM|Mux6~21_combout  = (\CPU0|iMEM|Mux6~20_combout  & (((\CPU0|iMEM|REGS[75][1]~q )) # (!\CPU0|cpu01_inst|Selector14~combout ))) # (!\CPU0|iMEM|Mux6~20_combout  & (\CPU0|cpu01_inst|Selector14~combout  & ((\CPU0|iMEM|REGS[74][1]~q ))))

	.dataa(\CPU0|iMEM|Mux6~20_combout ),
	.datab(\CPU0|cpu01_inst|Selector14~combout ),
	.datac(\CPU0|iMEM|REGS[75][1]~q ),
	.datad(\CPU0|iMEM|REGS[74][1]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux6~21_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux6~21 .lut_mask = 16'hE6A2;
defparam \CPU0|iMEM|Mux6~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y19_N13
dffeas \CPU0|iMEM|REGS[69][1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[69][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[69][6]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[69][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[69][1] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[69][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y19_N13
dffeas \CPU0|iMEM|REGS[70][1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[70][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[70][3]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[70][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[70][1] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[70][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y19_N7
dffeas \CPU0|iMEM|REGS[68][1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[68][6]~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[68][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[68][1] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[68][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y19_N6
cycloneive_lcell_comb \CPU0|iMEM|Mux6~22 (
// Equation(s):
// \CPU0|iMEM|Mux6~22_combout  = (\CPU0|cpu01_inst|Selector14~combout  & ((\CPU0|cpu01_inst|Selector15~12_combout ) # ((\CPU0|iMEM|REGS[70][1]~q )))) # (!\CPU0|cpu01_inst|Selector14~combout  & (!\CPU0|cpu01_inst|Selector15~12_combout  & 
// (\CPU0|iMEM|REGS[68][1]~q )))

	.dataa(\CPU0|cpu01_inst|Selector14~combout ),
	.datab(\CPU0|cpu01_inst|Selector15~12_combout ),
	.datac(\CPU0|iMEM|REGS[68][1]~q ),
	.datad(\CPU0|iMEM|REGS[70][1]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux6~22_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux6~22 .lut_mask = 16'hBA98;
defparam \CPU0|iMEM|Mux6~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y19_N31
dffeas \CPU0|iMEM|REGS[71][1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[71][0]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[71][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[71][1] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[71][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y19_N30
cycloneive_lcell_comb \CPU0|iMEM|Mux6~23 (
// Equation(s):
// \CPU0|iMEM|Mux6~23_combout  = (\CPU0|iMEM|Mux6~22_combout  & (((\CPU0|iMEM|REGS[71][1]~q ) # (!\CPU0|cpu01_inst|Selector15~12_combout )))) # (!\CPU0|iMEM|Mux6~22_combout  & (\CPU0|iMEM|REGS[69][1]~q  & ((\CPU0|cpu01_inst|Selector15~12_combout ))))

	.dataa(\CPU0|iMEM|REGS[69][1]~q ),
	.datab(\CPU0|iMEM|Mux6~22_combout ),
	.datac(\CPU0|iMEM|REGS[71][1]~q ),
	.datad(\CPU0|cpu01_inst|Selector15~12_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux6~23_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux6~23 .lut_mask = 16'hE2CC;
defparam \CPU0|iMEM|Mux6~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y11_N13
dffeas \CPU0|iMEM|REGS[66][1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[66][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[66][4]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[66][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[66][1] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[66][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y11_N13
dffeas \CPU0|iMEM|REGS[65][1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[65][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[65][4]~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[65][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[65][1] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[65][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y11_N23
dffeas \CPU0|iMEM|REGS[64][1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[64][2]~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[64][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[64][1] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[64][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y11_N22
cycloneive_lcell_comb \CPU0|iMEM|Mux6~24 (
// Equation(s):
// \CPU0|iMEM|Mux6~24_combout  = (\CPU0|cpu01_inst|Selector14~combout  & (\CPU0|cpu01_inst|Selector15~12_combout )) # (!\CPU0|cpu01_inst|Selector14~combout  & ((\CPU0|cpu01_inst|Selector15~12_combout  & ((\CPU0|iMEM|REGS[65][1]~q ))) # 
// (!\CPU0|cpu01_inst|Selector15~12_combout  & (\CPU0|iMEM|REGS[64][1]~q ))))

	.dataa(\CPU0|cpu01_inst|Selector14~combout ),
	.datab(\CPU0|cpu01_inst|Selector15~12_combout ),
	.datac(\CPU0|iMEM|REGS[64][1]~q ),
	.datad(\CPU0|iMEM|REGS[65][1]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux6~24_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux6~24 .lut_mask = 16'hDC98;
defparam \CPU0|iMEM|Mux6~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y11_N23
dffeas \CPU0|iMEM|REGS[67][1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[67][4]~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[67][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[67][1] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[67][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y11_N22
cycloneive_lcell_comb \CPU0|iMEM|Mux6~25 (
// Equation(s):
// \CPU0|iMEM|Mux6~25_combout  = (\CPU0|cpu01_inst|Selector14~combout  & ((\CPU0|iMEM|Mux6~24_combout  & ((\CPU0|iMEM|REGS[67][1]~q ))) # (!\CPU0|iMEM|Mux6~24_combout  & (\CPU0|iMEM|REGS[66][1]~q )))) # (!\CPU0|cpu01_inst|Selector14~combout  & 
// (((\CPU0|iMEM|Mux6~24_combout ))))

	.dataa(\CPU0|iMEM|REGS[66][1]~q ),
	.datab(\CPU0|cpu01_inst|Selector14~combout ),
	.datac(\CPU0|iMEM|REGS[67][1]~q ),
	.datad(\CPU0|iMEM|Mux6~24_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux6~25_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux6~25 .lut_mask = 16'hF388;
defparam \CPU0|iMEM|Mux6~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N2
cycloneive_lcell_comb \CPU0|iMEM|Mux6~26 (
// Equation(s):
// \CPU0|iMEM|Mux6~26_combout  = (\CPU0|cpu01_inst|Selector13~combout  & (((\CPU0|cpu01_inst|Selector12~combout ) # (\CPU0|iMEM|Mux6~23_combout )))) # (!\CPU0|cpu01_inst|Selector13~combout  & (\CPU0|iMEM|Mux6~25_combout  & 
// (!\CPU0|cpu01_inst|Selector12~combout )))

	.dataa(\CPU0|cpu01_inst|Selector13~combout ),
	.datab(\CPU0|iMEM|Mux6~25_combout ),
	.datac(\CPU0|cpu01_inst|Selector12~combout ),
	.datad(\CPU0|iMEM|Mux6~23_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux6~26_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux6~26 .lut_mask = 16'hAEA4;
defparam \CPU0|iMEM|Mux6~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y7_N13
dffeas \CPU0|iMEM|REGS[77][1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[77][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[77][0]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[77][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[77][1] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[77][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y7_N13
dffeas \CPU0|iMEM|REGS[78][1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[78][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[78][0]~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[78][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[78][1] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[78][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y7_N23
dffeas \CPU0|iMEM|REGS[76][1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[76][0]~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[76][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[76][1] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[76][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N22
cycloneive_lcell_comb \CPU0|iMEM|Mux6~27 (
// Equation(s):
// \CPU0|iMEM|Mux6~27_combout  = (\CPU0|cpu01_inst|Selector15~12_combout  & (\CPU0|cpu01_inst|Selector14~combout )) # (!\CPU0|cpu01_inst|Selector15~12_combout  & ((\CPU0|cpu01_inst|Selector14~combout  & ((\CPU0|iMEM|REGS[78][1]~q ))) # 
// (!\CPU0|cpu01_inst|Selector14~combout  & (\CPU0|iMEM|REGS[76][1]~q ))))

	.dataa(\CPU0|cpu01_inst|Selector15~12_combout ),
	.datab(\CPU0|cpu01_inst|Selector14~combout ),
	.datac(\CPU0|iMEM|REGS[76][1]~q ),
	.datad(\CPU0|iMEM|REGS[78][1]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux6~27_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux6~27 .lut_mask = 16'hDC98;
defparam \CPU0|iMEM|Mux6~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y7_N15
dffeas \CPU0|iMEM|REGS[79][1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[79][0]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[79][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[79][1] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[79][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N14
cycloneive_lcell_comb \CPU0|iMEM|Mux6~28 (
// Equation(s):
// \CPU0|iMEM|Mux6~28_combout  = (\CPU0|iMEM|Mux6~27_combout  & (((\CPU0|iMEM|REGS[79][1]~q )) # (!\CPU0|cpu01_inst|Selector15~12_combout ))) # (!\CPU0|iMEM|Mux6~27_combout  & (\CPU0|cpu01_inst|Selector15~12_combout  & ((\CPU0|iMEM|REGS[77][1]~q ))))

	.dataa(\CPU0|iMEM|Mux6~27_combout ),
	.datab(\CPU0|cpu01_inst|Selector15~12_combout ),
	.datac(\CPU0|iMEM|REGS[79][1]~q ),
	.datad(\CPU0|iMEM|REGS[77][1]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux6~28_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux6~28 .lut_mask = 16'hE6A2;
defparam \CPU0|iMEM|Mux6~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N20
cycloneive_lcell_comb \CPU0|iMEM|Mux6~29 (
// Equation(s):
// \CPU0|iMEM|Mux6~29_combout  = (\CPU0|iMEM|Mux6~26_combout  & ((\CPU0|iMEM|Mux6~28_combout ) # ((!\CPU0|cpu01_inst|Selector12~combout )))) # (!\CPU0|iMEM|Mux6~26_combout  & (((\CPU0|cpu01_inst|Selector12~combout  & \CPU0|iMEM|Mux6~21_combout ))))

	.dataa(\CPU0|iMEM|Mux6~28_combout ),
	.datab(\CPU0|iMEM|Mux6~26_combout ),
	.datac(\CPU0|cpu01_inst|Selector12~combout ),
	.datad(\CPU0|iMEM|Mux6~21_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux6~29_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux6~29 .lut_mask = 16'hBC8C;
defparam \CPU0|iMEM|Mux6~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N6
cycloneive_lcell_comb \CPU0|iMEM|Mux6~30 (
// Equation(s):
// \CPU0|iMEM|Mux6~30_combout  = (\arbiter_inst|system_address[5]~2_combout  & ((\arbiter_inst|system_address[4]~3_combout ) # ((\CPU0|iMEM|Mux6~19_combout )))) # (!\arbiter_inst|system_address[5]~2_combout  & (!\arbiter_inst|system_address[4]~3_combout  & 
// ((\CPU0|iMEM|Mux6~29_combout ))))

	.dataa(\arbiter_inst|system_address[5]~2_combout ),
	.datab(\arbiter_inst|system_address[4]~3_combout ),
	.datac(\CPU0|iMEM|Mux6~19_combout ),
	.datad(\CPU0|iMEM|Mux6~29_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux6~30_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux6~30 .lut_mask = 16'hB9A8;
defparam \CPU0|iMEM|Mux6~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y15_N21
dffeas \CPU0|iMEM|REGS[116][1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[116][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[116][2]~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[116][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[116][1] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[116][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y15_N31
dffeas \CPU0|iMEM|REGS[112][1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[112][0]~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[112][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[112][1] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[112][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N30
cycloneive_lcell_comb \CPU0|iMEM|Mux6~35 (
// Equation(s):
// \CPU0|iMEM|Mux6~35_combout  = (\CPU0|cpu01_inst|Selector13~combout  & ((\CPU0|cpu01_inst|Selector12~combout ) # ((\CPU0|iMEM|REGS[116][1]~q )))) # (!\CPU0|cpu01_inst|Selector13~combout  & (!\CPU0|cpu01_inst|Selector12~combout  & (\CPU0|iMEM|REGS[112][1]~q 
// )))

	.dataa(\CPU0|cpu01_inst|Selector13~combout ),
	.datab(\CPU0|cpu01_inst|Selector12~combout ),
	.datac(\CPU0|iMEM|REGS[112][1]~q ),
	.datad(\CPU0|iMEM|REGS[116][1]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux6~35_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux6~35 .lut_mask = 16'hBA98;
defparam \CPU0|iMEM|Mux6~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y12_N13
dffeas \CPU0|iMEM|REGS[119][1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[119][6]~65_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[119][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[119][1] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[119][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y11_N5
dffeas \CPU0|iMEM|REGS[123][1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[123][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[123][1]~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[123][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[123][1] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[123][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y11_N7
dffeas \CPU0|iMEM|REGS[115][1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[115][6]~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[115][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[115][1] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[115][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N6
cycloneive_lcell_comb \CPU0|iMEM|Mux6~38 (
// Equation(s):
// \CPU0|iMEM|Mux6~38_combout  = (\CPU0|cpu01_inst|Selector13~combout  & (((\CPU0|cpu01_inst|Selector12~combout )))) # (!\CPU0|cpu01_inst|Selector13~combout  & ((\CPU0|cpu01_inst|Selector12~combout  & (\CPU0|iMEM|REGS[123][1]~q )) # 
// (!\CPU0|cpu01_inst|Selector12~combout  & ((\CPU0|iMEM|REGS[115][1]~q )))))

	.dataa(\CPU0|iMEM|REGS[123][1]~q ),
	.datab(\CPU0|cpu01_inst|Selector13~combout ),
	.datac(\CPU0|iMEM|REGS[115][1]~q ),
	.datad(\CPU0|cpu01_inst|Selector12~combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux6~38_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux6~38 .lut_mask = 16'hEE30;
defparam \CPU0|iMEM|Mux6~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y12_N23
dffeas \CPU0|iMEM|REGS[127][1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[127][6]~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[127][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[127][1] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[127][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N22
cycloneive_lcell_comb \CPU0|iMEM|Mux6~39 (
// Equation(s):
// \CPU0|iMEM|Mux6~39_combout  = (\CPU0|iMEM|Mux6~38_combout  & (((\CPU0|iMEM|REGS[127][1]~q )) # (!\CPU0|cpu01_inst|Selector13~combout ))) # (!\CPU0|iMEM|Mux6~38_combout  & (\CPU0|cpu01_inst|Selector13~combout  & ((\CPU0|iMEM|REGS[119][1]~q ))))

	.dataa(\CPU0|iMEM|Mux6~38_combout ),
	.datab(\CPU0|cpu01_inst|Selector13~combout ),
	.datac(\CPU0|iMEM|REGS[127][1]~q ),
	.datad(\CPU0|iMEM|REGS[119][1]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux6~39_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux6~39 .lut_mask = 16'hE6A2;
defparam \CPU0|iMEM|Mux6~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y13_N11
dffeas \CPU0|iMEM|REGS[39][1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[39][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[39][6]~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[39][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[39][1] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[39][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y9_N13
dffeas \CPU0|iMEM|REGS[41][1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[41][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[41][6]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[41][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[41][1] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[41][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y13_N21
dffeas \CPU0|iMEM|REGS[42][1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[42][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[42][7]~75_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[42][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[42][1] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[42][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y13_N15
dffeas \CPU0|iMEM|REGS[40][1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[40][6]~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[40][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[40][1] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[40][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N14
cycloneive_lcell_comb \CPU0|iMEM|Mux6~44 (
// Equation(s):
// \CPU0|iMEM|Mux6~44_combout  = (\CPU0|cpu01_inst|Selector14~combout  & ((\CPU0|cpu01_inst|Selector15~12_combout ) # ((\CPU0|iMEM|REGS[42][1]~q )))) # (!\CPU0|cpu01_inst|Selector14~combout  & (!\CPU0|cpu01_inst|Selector15~12_combout  & 
// (\CPU0|iMEM|REGS[40][1]~q )))

	.dataa(\CPU0|cpu01_inst|Selector14~combout ),
	.datab(\CPU0|cpu01_inst|Selector15~12_combout ),
	.datac(\CPU0|iMEM|REGS[40][1]~q ),
	.datad(\CPU0|iMEM|REGS[42][1]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux6~44_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux6~44 .lut_mask = 16'hBA98;
defparam \CPU0|iMEM|Mux6~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y9_N31
dffeas \CPU0|iMEM|REGS[43][1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[43][4]~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[43][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[43][1] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[43][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N30
cycloneive_lcell_comb \CPU0|iMEM|Mux6~45 (
// Equation(s):
// \CPU0|iMEM|Mux6~45_combout  = (\CPU0|iMEM|Mux6~44_combout  & (((\CPU0|iMEM|REGS[43][1]~q )) # (!\CPU0|cpu01_inst|Selector15~12_combout ))) # (!\CPU0|iMEM|Mux6~44_combout  & (\CPU0|cpu01_inst|Selector15~12_combout  & ((\CPU0|iMEM|REGS[41][1]~q ))))

	.dataa(\CPU0|iMEM|Mux6~44_combout ),
	.datab(\CPU0|cpu01_inst|Selector15~12_combout ),
	.datac(\CPU0|iMEM|REGS[43][1]~q ),
	.datad(\CPU0|iMEM|REGS[41][1]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux6~45_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux6~45 .lut_mask = 16'hE6A2;
defparam \CPU0|iMEM|Mux6~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y9_N29
dffeas \CPU0|iMEM|REGS[33][1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[33][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[33][1]~78_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[33][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[33][1] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[33][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y9_N29
dffeas \CPU0|iMEM|REGS[34][1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[34][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[34][4]~79_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[34][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[34][1] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[34][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y9_N31
dffeas \CPU0|iMEM|REGS[32][1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[32][4]~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[32][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[32][1] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[32][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y9_N30
cycloneive_lcell_comb \CPU0|iMEM|Mux6~46 (
// Equation(s):
// \CPU0|iMEM|Mux6~46_combout  = (\CPU0|cpu01_inst|Selector14~combout  & ((\CPU0|cpu01_inst|Selector15~12_combout ) # ((\CPU0|iMEM|REGS[34][1]~q )))) # (!\CPU0|cpu01_inst|Selector14~combout  & (!\CPU0|cpu01_inst|Selector15~12_combout  & 
// (\CPU0|iMEM|REGS[32][1]~q )))

	.dataa(\CPU0|cpu01_inst|Selector14~combout ),
	.datab(\CPU0|cpu01_inst|Selector15~12_combout ),
	.datac(\CPU0|iMEM|REGS[32][1]~q ),
	.datad(\CPU0|iMEM|REGS[34][1]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux6~46_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux6~46 .lut_mask = 16'hBA98;
defparam \CPU0|iMEM|Mux6~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y9_N23
dffeas \CPU0|iMEM|REGS[35][1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[35][3]~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[35][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[35][1] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[35][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y9_N22
cycloneive_lcell_comb \CPU0|iMEM|Mux6~47 (
// Equation(s):
// \CPU0|iMEM|Mux6~47_combout  = (\CPU0|cpu01_inst|Selector15~12_combout  & ((\CPU0|iMEM|Mux6~46_combout  & (\CPU0|iMEM|REGS[35][1]~q )) # (!\CPU0|iMEM|Mux6~46_combout  & ((\CPU0|iMEM|REGS[33][1]~q ))))) # (!\CPU0|cpu01_inst|Selector15~12_combout  & 
// (\CPU0|iMEM|Mux6~46_combout ))

	.dataa(\CPU0|cpu01_inst|Selector15~12_combout ),
	.datab(\CPU0|iMEM|Mux6~46_combout ),
	.datac(\CPU0|iMEM|REGS[35][1]~q ),
	.datad(\CPU0|iMEM|REGS[33][1]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux6~47_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux6~47 .lut_mask = 16'hE6C4;
defparam \CPU0|iMEM|Mux6~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N12
cycloneive_lcell_comb \CPU0|iMEM|Mux6~48 (
// Equation(s):
// \CPU0|iMEM|Mux6~48_combout  = (\CPU0|cpu01_inst|Selector12~combout  & ((\CPU0|cpu01_inst|Selector13~combout ) # ((\CPU0|iMEM|Mux6~45_combout )))) # (!\CPU0|cpu01_inst|Selector12~combout  & (!\CPU0|cpu01_inst|Selector13~combout  & 
// ((\CPU0|iMEM|Mux6~47_combout ))))

	.dataa(\CPU0|cpu01_inst|Selector12~combout ),
	.datab(\CPU0|cpu01_inst|Selector13~combout ),
	.datac(\CPU0|iMEM|Mux6~45_combout ),
	.datad(\CPU0|iMEM|Mux6~47_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux6~48_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux6~48 .lut_mask = 16'hB9A8;
defparam \CPU0|iMEM|Mux6~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y11_N21
dffeas \CPU0|iMEM|REGS[45][1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[45][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[45][4]~83_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[45][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[45][1] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[45][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y11_N15
dffeas \CPU0|iMEM|REGS[44][1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[44][6]~84_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[44][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[44][1] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[44][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y11_N14
cycloneive_lcell_comb \CPU0|iMEM|Mux6~49 (
// Equation(s):
// \CPU0|iMEM|Mux6~49_combout  = (\CPU0|cpu01_inst|Selector15~12_combout  & ((\CPU0|cpu01_inst|Selector14~combout ) # ((\CPU0|iMEM|REGS[45][1]~q )))) # (!\CPU0|cpu01_inst|Selector15~12_combout  & (!\CPU0|cpu01_inst|Selector14~combout  & 
// (\CPU0|iMEM|REGS[44][1]~q )))

	.dataa(\CPU0|cpu01_inst|Selector15~12_combout ),
	.datab(\CPU0|cpu01_inst|Selector14~combout ),
	.datac(\CPU0|iMEM|REGS[44][1]~q ),
	.datad(\CPU0|iMEM|REGS[45][1]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux6~49_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux6~49 .lut_mask = 16'hBA98;
defparam \CPU0|iMEM|Mux6~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y8_N29
dffeas \CPU0|iMEM|REGS[24][1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[24][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[24][0]~96_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[24][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[24][1] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[24][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y8_N7
dffeas \CPU0|iMEM|REGS[16][1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[16][2]~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[16][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[16][1] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[16][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N6
cycloneive_lcell_comb \CPU0|iMEM|Mux6~56 (
// Equation(s):
// \CPU0|iMEM|Mux6~56_combout  = (\CPU0|cpu01_inst|Selector12~combout  & ((\CPU0|cpu01_inst|Selector13~combout ) # ((\CPU0|iMEM|REGS[24][1]~q )))) # (!\CPU0|cpu01_inst|Selector12~combout  & (!\CPU0|cpu01_inst|Selector13~combout  & (\CPU0|iMEM|REGS[16][1]~q 
// )))

	.dataa(\CPU0|cpu01_inst|Selector12~combout ),
	.datab(\CPU0|cpu01_inst|Selector13~combout ),
	.datac(\CPU0|iMEM|REGS[16][1]~q ),
	.datad(\CPU0|iMEM|REGS[24][1]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux6~56_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux6~56 .lut_mask = 16'hBA98;
defparam \CPU0|iMEM|Mux6~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y18_N29
dffeas \CPU0|iMEM|REGS[27][1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[27][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[27][7]~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[27][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[27][1] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[27][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y18_N5
dffeas \CPU0|iMEM|REGS[23][1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[23][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[23][4]~100_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[23][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[23][1] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[23][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y18_N15
dffeas \CPU0|iMEM|REGS[19][1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[19][2]~101_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[19][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[19][1] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[19][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N14
cycloneive_lcell_comb \CPU0|iMEM|Mux6~59 (
// Equation(s):
// \CPU0|iMEM|Mux6~59_combout  = (\CPU0|cpu01_inst|Selector13~combout  & ((\CPU0|iMEM|REGS[23][1]~q ) # ((\CPU0|cpu01_inst|Selector12~combout )))) # (!\CPU0|cpu01_inst|Selector13~combout  & (((\CPU0|iMEM|REGS[19][1]~q  & !\CPU0|cpu01_inst|Selector12~combout 
// ))))

	.dataa(\CPU0|cpu01_inst|Selector13~combout ),
	.datab(\CPU0|iMEM|REGS[23][1]~q ),
	.datac(\CPU0|iMEM|REGS[19][1]~q ),
	.datad(\CPU0|cpu01_inst|Selector12~combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux6~59_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux6~59 .lut_mask = 16'hAAD8;
defparam \CPU0|iMEM|Mux6~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y18_N7
dffeas \CPU0|iMEM|REGS[31][1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[31][2]~102_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[31][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[31][1] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[31][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N6
cycloneive_lcell_comb \CPU0|iMEM|Mux6~60 (
// Equation(s):
// \CPU0|iMEM|Mux6~60_combout  = (\CPU0|iMEM|Mux6~59_combout  & (((\CPU0|iMEM|REGS[31][1]~q )) # (!\CPU0|cpu01_inst|Selector12~combout ))) # (!\CPU0|iMEM|Mux6~59_combout  & (\CPU0|cpu01_inst|Selector12~combout  & ((\CPU0|iMEM|REGS[27][1]~q ))))

	.dataa(\CPU0|iMEM|Mux6~59_combout ),
	.datab(\CPU0|cpu01_inst|Selector12~combout ),
	.datac(\CPU0|iMEM|REGS[31][1]~q ),
	.datad(\CPU0|iMEM|REGS[27][1]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux6~60_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux6~60 .lut_mask = 16'hE6A2;
defparam \CPU0|iMEM|Mux6~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y18_N3
dffeas \CPU0|iMEM|REGS[10][1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[10][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[10][7]~104_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[10][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[10][1] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[10][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y18_N5
dffeas \CPU0|iMEM|REGS[9][1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[9][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[9][1]~105_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[9][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[9][1] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[9][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y18_N7
dffeas \CPU0|iMEM|REGS[8][1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[8][4]~106_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[8][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[8][1] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[8][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y18_N6
cycloneive_lcell_comb \CPU0|iMEM|Mux6~62 (
// Equation(s):
// \CPU0|iMEM|Mux6~62_combout  = (\CPU0|cpu01_inst|Selector15~12_combout  & ((\CPU0|iMEM|REGS[9][1]~q ) # ((\CPU0|cpu01_inst|Selector14~combout )))) # (!\CPU0|cpu01_inst|Selector15~12_combout  & (((\CPU0|iMEM|REGS[8][1]~q  & 
// !\CPU0|cpu01_inst|Selector14~combout ))))

	.dataa(\CPU0|cpu01_inst|Selector15~12_combout ),
	.datab(\CPU0|iMEM|REGS[9][1]~q ),
	.datac(\CPU0|iMEM|REGS[8][1]~q ),
	.datad(\CPU0|cpu01_inst|Selector14~combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux6~62_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux6~62 .lut_mask = 16'hAAD8;
defparam \CPU0|iMEM|Mux6~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y18_N5
dffeas \CPU0|iMEM|REGS[11][1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[11][7]~107_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[11][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[11][1] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[11][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y18_N4
cycloneive_lcell_comb \CPU0|iMEM|Mux6~63 (
// Equation(s):
// \CPU0|iMEM|Mux6~63_combout  = (\CPU0|iMEM|Mux6~62_combout  & (((\CPU0|iMEM|REGS[11][1]~q )) # (!\CPU0|cpu01_inst|Selector14~combout ))) # (!\CPU0|iMEM|Mux6~62_combout  & (\CPU0|cpu01_inst|Selector14~combout  & ((\CPU0|iMEM|REGS[10][1]~q ))))

	.dataa(\CPU0|iMEM|Mux6~62_combout ),
	.datab(\CPU0|cpu01_inst|Selector14~combout ),
	.datac(\CPU0|iMEM|REGS[11][1]~q ),
	.datad(\CPU0|iMEM|REGS[10][1]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux6~63_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux6~63 .lut_mask = 16'hE6A2;
defparam \CPU0|iMEM|Mux6~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y10_N13
dffeas \CPU0|iMEM|REGS[5][1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[5][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[5][0]~108_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[5][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[5][1] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[5][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y10_N29
dffeas \CPU0|iMEM|REGS[6][1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[6][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[6][4]~109_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[6][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[6][1] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[6][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y10_N15
dffeas \CPU0|iMEM|REGS[4][1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[4][5]~110_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[4][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[4][1] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[4][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N14
cycloneive_lcell_comb \CPU0|iMEM|Mux6~64 (
// Equation(s):
// \CPU0|iMEM|Mux6~64_combout  = (\CPU0|cpu01_inst|Selector14~combout  & ((\CPU0|cpu01_inst|Selector15~12_combout ) # ((\CPU0|iMEM|REGS[6][1]~q )))) # (!\CPU0|cpu01_inst|Selector14~combout  & (!\CPU0|cpu01_inst|Selector15~12_combout  & 
// (\CPU0|iMEM|REGS[4][1]~q )))

	.dataa(\CPU0|cpu01_inst|Selector14~combout ),
	.datab(\CPU0|cpu01_inst|Selector15~12_combout ),
	.datac(\CPU0|iMEM|REGS[4][1]~q ),
	.datad(\CPU0|iMEM|REGS[6][1]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux6~64_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux6~64 .lut_mask = 16'hBA98;
defparam \CPU0|iMEM|Mux6~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y10_N7
dffeas \CPU0|iMEM|REGS[7][1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[7][5]~111_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[7][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[7][1] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[7][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N6
cycloneive_lcell_comb \CPU0|iMEM|Mux6~65 (
// Equation(s):
// \CPU0|iMEM|Mux6~65_combout  = (\CPU0|iMEM|Mux6~64_combout  & (((\CPU0|iMEM|REGS[7][1]~q )) # (!\CPU0|cpu01_inst|Selector15~12_combout ))) # (!\CPU0|iMEM|Mux6~64_combout  & (\CPU0|cpu01_inst|Selector15~12_combout  & ((\CPU0|iMEM|REGS[5][1]~q ))))

	.dataa(\CPU0|iMEM|Mux6~64_combout ),
	.datab(\CPU0|cpu01_inst|Selector15~12_combout ),
	.datac(\CPU0|iMEM|REGS[7][1]~q ),
	.datad(\CPU0|iMEM|REGS[5][1]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux6~65_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux6~65 .lut_mask = 16'hE6A2;
defparam \CPU0|iMEM|Mux6~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y19_N13
dffeas \CPU0|iMEM|REGS[1][1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[1][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[1][6]~113_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[1][1] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[1][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y19_N31
dffeas \CPU0|iMEM|REGS[0][1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[0][3]~114_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[0][1] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[0][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y19_N30
cycloneive_lcell_comb \CPU0|iMEM|Mux6~66 (
// Equation(s):
// \CPU0|iMEM|Mux6~66_combout  = (\CPU0|cpu01_inst|Selector14~combout  & (\CPU0|cpu01_inst|Selector15~12_combout )) # (!\CPU0|cpu01_inst|Selector14~combout  & ((\CPU0|cpu01_inst|Selector15~12_combout  & ((\CPU0|iMEM|REGS[1][1]~q ))) # 
// (!\CPU0|cpu01_inst|Selector15~12_combout  & (\CPU0|iMEM|REGS[0][1]~q ))))

	.dataa(\CPU0|cpu01_inst|Selector14~combout ),
	.datab(\CPU0|cpu01_inst|Selector15~12_combout ),
	.datac(\CPU0|iMEM|REGS[0][1]~q ),
	.datad(\CPU0|iMEM|REGS[1][1]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux6~66_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux6~66 .lut_mask = 16'hDC98;
defparam \CPU0|iMEM|Mux6~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y16_N27
dffeas \CPU0|iMEM|REGS[53][1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[53][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[53][0]~121_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[53][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[53][1] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[53][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y17_N29
dffeas \CPU0|iMEM|REGS[58][1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[58][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[58][0]~125_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[58][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[58][1] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[58][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y17_N13
dffeas \CPU0|iMEM|REGS[54][1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[54][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[54][0]~126_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[54][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[54][1] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[54][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y17_N15
dffeas \CPU0|iMEM|REGS[50][1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[50][1]~127_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[50][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[50][1] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[50][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y17_N14
cycloneive_lcell_comb \CPU0|iMEM|Mux6~75 (
// Equation(s):
// \CPU0|iMEM|Mux6~75_combout  = (\CPU0|cpu01_inst|Selector12~combout  & (\CPU0|cpu01_inst|Selector13~combout )) # (!\CPU0|cpu01_inst|Selector12~combout  & ((\CPU0|cpu01_inst|Selector13~combout  & ((\CPU0|iMEM|REGS[54][1]~q ))) # 
// (!\CPU0|cpu01_inst|Selector13~combout  & (\CPU0|iMEM|REGS[50][1]~q ))))

	.dataa(\CPU0|cpu01_inst|Selector12~combout ),
	.datab(\CPU0|cpu01_inst|Selector13~combout ),
	.datac(\CPU0|iMEM|REGS[50][1]~q ),
	.datad(\CPU0|iMEM|REGS[54][1]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux6~75_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux6~75 .lut_mask = 16'hDC98;
defparam \CPU0|iMEM|Mux6~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y17_N23
dffeas \CPU0|iMEM|REGS[62][1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[62][7]~128_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[62][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[62][1] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[62][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y17_N22
cycloneive_lcell_comb \CPU0|iMEM|Mux6~76 (
// Equation(s):
// \CPU0|iMEM|Mux6~76_combout  = (\CPU0|iMEM|Mux6~75_combout  & (((\CPU0|iMEM|REGS[62][1]~q )) # (!\CPU0|cpu01_inst|Selector12~combout ))) # (!\CPU0|iMEM|Mux6~75_combout  & (\CPU0|cpu01_inst|Selector12~combout  & ((\CPU0|iMEM|REGS[58][1]~q ))))

	.dataa(\CPU0|iMEM|Mux6~75_combout ),
	.datab(\CPU0|cpu01_inst|Selector12~combout ),
	.datac(\CPU0|iMEM|REGS[62][1]~q ),
	.datad(\CPU0|iMEM|REGS[58][1]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux6~76_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux6~76 .lut_mask = 16'hE6A2;
defparam \CPU0|iMEM|Mux6~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y17_N13
dffeas \CPU0|iMEM|REGS[55][1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[55][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[55][5]~133_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[55][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[55][1] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[55][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y17_N13
dffeas \CPU0|iMEM|REGS[59][1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[59][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[59][0]~134_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[59][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[59][1] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[59][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y17_N23
dffeas \CPU0|iMEM|REGS[51][1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[51][0]~135_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[51][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[51][1] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[51][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y17_N22
cycloneive_lcell_comb \CPU0|iMEM|Mux6~80 (
// Equation(s):
// \CPU0|iMEM|Mux6~80_combout  = (\CPU0|cpu01_inst|Selector13~combout  & (\CPU0|cpu01_inst|Selector12~combout )) # (!\CPU0|cpu01_inst|Selector13~combout  & ((\CPU0|cpu01_inst|Selector12~combout  & ((\CPU0|iMEM|REGS[59][1]~q ))) # 
// (!\CPU0|cpu01_inst|Selector12~combout  & (\CPU0|iMEM|REGS[51][1]~q ))))

	.dataa(\CPU0|cpu01_inst|Selector13~combout ),
	.datab(\CPU0|cpu01_inst|Selector12~combout ),
	.datac(\CPU0|iMEM|REGS[51][1]~q ),
	.datad(\CPU0|iMEM|REGS[59][1]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux6~80_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux6~80 .lut_mask = 16'hDC98;
defparam \CPU0|iMEM|Mux6~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y17_N31
dffeas \CPU0|iMEM|REGS[63][1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[63][1]~136_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[63][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[63][1] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[63][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y17_N30
cycloneive_lcell_comb \CPU0|iMEM|Mux6~81 (
// Equation(s):
// \CPU0|iMEM|Mux6~81_combout  = (\CPU0|cpu01_inst|Selector13~combout  & ((\CPU0|iMEM|Mux6~80_combout  & (\CPU0|iMEM|REGS[63][1]~q )) # (!\CPU0|iMEM|Mux6~80_combout  & ((\CPU0|iMEM|REGS[55][1]~q ))))) # (!\CPU0|cpu01_inst|Selector13~combout  & 
// (\CPU0|iMEM|Mux6~80_combout ))

	.dataa(\CPU0|cpu01_inst|Selector13~combout ),
	.datab(\CPU0|iMEM|Mux6~80_combout ),
	.datac(\CPU0|iMEM|REGS[63][1]~q ),
	.datad(\CPU0|iMEM|REGS[55][1]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux6~81_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux6~81 .lut_mask = 16'hE6C4;
defparam \CPU0|iMEM|Mux6~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N22
cycloneive_lcell_comb \CPU0|cpu01_inst|WideOr81~0 (
// Equation(s):
// \CPU0|cpu01_inst|WideOr81~0_combout  = (\CPU0|cpu01_inst|op_code [7]) # ((\CPU0|cpu01_inst|op_code [5] & ((\CPU0|cpu01_inst|op_code [6]) # (!\CPU0|cpu01_inst|op_code [4]))))

	.dataa(\CPU0|cpu01_inst|op_code [6]),
	.datab(\CPU0|cpu01_inst|op_code [7]),
	.datac(\CPU0|cpu01_inst|op_code [5]),
	.datad(\CPU0|cpu01_inst|op_code [4]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|WideOr81~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|WideOr81~0 .lut_mask = 16'hECFC;
defparam \CPU0|cpu01_inst|WideOr81~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N28
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector24~0 (
// Equation(s):
// \CPU0|cpu01_inst|Selector24~0_combout  = (\CPU0|cpu01_inst|WideOr81~0_combout  & ((\CPU0|cpu01_inst|state.decode_state~q ) # ((\CPU0|cpu01_inst|ea [0] & \CPU0|cpu01_inst|state.branch_state~q )))) # (!\CPU0|cpu01_inst|WideOr81~0_combout  & 
// (((\CPU0|cpu01_inst|ea [0] & \CPU0|cpu01_inst|state.branch_state~q ))))

	.dataa(\CPU0|cpu01_inst|WideOr81~0_combout ),
	.datab(\CPU0|cpu01_inst|state.decode_state~q ),
	.datac(\CPU0|cpu01_inst|ea [0]),
	.datad(\CPU0|cpu01_inst|state.branch_state~q ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector24~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector24~0 .lut_mask = 16'hF888;
defparam \CPU0|cpu01_inst|Selector24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N4
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector24~1 (
// Equation(s):
// \CPU0|cpu01_inst|Selector24~1_combout  = (\CPU0|cpu01_inst|state.immediate16_state~q ) # ((\CPU0|cpu01_inst|Selector24~0_combout ) # ((\CPU0|cpu01_inst|state.extended_state~q ) # (\CPU0|cpu01_inst|Selector237~0_combout )))

	.dataa(\CPU0|cpu01_inst|state.immediate16_state~q ),
	.datab(\CPU0|cpu01_inst|Selector24~0_combout ),
	.datac(\CPU0|cpu01_inst|state.extended_state~q ),
	.datad(\CPU0|cpu01_inst|Selector237~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector24~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector24~1 .lut_mask = 16'hFFFE;
defparam \CPU0|cpu01_inst|Selector24~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N22
cycloneive_lcell_comb \CPU0|cpu01_inst|WideOr176~0 (
// Equation(s):
// \CPU0|cpu01_inst|WideOr176~0_combout  = (\CPU0|cpu01_inst|state.extended_state~q ) # ((\CPU0|cpu01_inst|state.indexed_state~q ) # ((\CPU0|cpu01_inst|state.decode_state~q ) # (\CPU0|cpu01_inst|state.execute_state~q )))

	.dataa(\CPU0|cpu01_inst|state.extended_state~q ),
	.datab(\CPU0|cpu01_inst|state.indexed_state~q ),
	.datac(\CPU0|cpu01_inst|state.decode_state~q ),
	.datad(\CPU0|cpu01_inst|state.execute_state~q ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|WideOr176~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|WideOr176~0 .lut_mask = 16'hFFFE;
defparam \CPU0|cpu01_inst|WideOr176~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N12
cycloneive_lcell_comb \CPU0|cpu01_inst|WideOr176~1 (
// Equation(s):
// \CPU0|cpu01_inst|WideOr176~1_combout  = (!\CPU0|cpu01_inst|state.pshb_state~q  & (!\CPU0|cpu01_inst|state.psha_state~q  & !\CPU0|cpu01_inst|state.pshx_hi_state~q ))

	.dataa(\CPU0|cpu01_inst|state.pshb_state~q ),
	.datab(gnd),
	.datac(\CPU0|cpu01_inst|state.psha_state~q ),
	.datad(\CPU0|cpu01_inst|state.pshx_hi_state~q ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|WideOr176~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|WideOr176~1 .lut_mask = 16'h0005;
defparam \CPU0|cpu01_inst|WideOr176~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N6
cycloneive_lcell_comb \CPU0|cpu01_inst|WideOr176~2 (
// Equation(s):
// \CPU0|cpu01_inst|WideOr176~2_combout  = ((\CPU0|cpu01_inst|state.mul7_state~q ) # ((\CPU0|cpu01_inst|state.branch_state~q ) # (\CPU0|cpu01_inst|state.jmp_state~q ))) # (!\CPU0|cpu01_inst|WideOr176~1_combout )

	.dataa(\CPU0|cpu01_inst|WideOr176~1_combout ),
	.datab(\CPU0|cpu01_inst|state.mul7_state~q ),
	.datac(\CPU0|cpu01_inst|state.branch_state~q ),
	.datad(\CPU0|cpu01_inst|state.jmp_state~q ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|WideOr176~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|WideOr176~2 .lut_mask = 16'hFFFD;
defparam \CPU0|cpu01_inst|WideOr176~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N16
cycloneive_lcell_comb \CPU0|cpu01_inst|WideOr176~3 (
// Equation(s):
// \CPU0|cpu01_inst|WideOr176~3_combout  = (((\CPU0|cpu01_inst|WideOr176~0_combout ) # (\CPU0|cpu01_inst|WideOr176~2_combout )) # (!\CPU0|cpu01_inst|address~2_combout )) # (!\CPU0|cpu01_inst|WideOr142~3_combout )

	.dataa(\CPU0|cpu01_inst|WideOr142~3_combout ),
	.datab(\CPU0|cpu01_inst|address~2_combout ),
	.datac(\CPU0|cpu01_inst|WideOr176~0_combout ),
	.datad(\CPU0|cpu01_inst|WideOr176~2_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|WideOr176~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|WideOr176~3 .lut_mask = 16'hFFF7;
defparam \CPU0|cpu01_inst|WideOr176~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N28
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector284~0 (
// Equation(s):
// \CPU0|cpu01_inst|Selector284~0_combout  = (!\CPU0|cpu01_inst|op_code [6] & (((\CPU0|cpu01_inst|op_code [5] & !\CPU0|cpu01_inst|op_code [7])) # (!\CPU0|cpu01_inst|WideOr98~0_combout )))

	.dataa(\CPU0|cpu01_inst|op_code [6]),
	.datab(\CPU0|cpu01_inst|op_code [5]),
	.datac(\CPU0|cpu01_inst|op_code [7]),
	.datad(\CPU0|cpu01_inst|WideOr98~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector284~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector284~0 .lut_mask = 16'h0455;
defparam \CPU0|cpu01_inst|Selector284~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N26
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector284~3 (
// Equation(s):
// \CPU0|cpu01_inst|Selector284~3_combout  = (!\CPU0|cpu01_inst|op_code [2] & (\CPU0|cpu01_inst|op_code [3] & (\CPU0|cpu01_inst|op_code [0] & \CPU0|cpu01_inst|op_code [1])))

	.dataa(\CPU0|cpu01_inst|op_code [2]),
	.datab(\CPU0|cpu01_inst|op_code [3]),
	.datac(\CPU0|cpu01_inst|op_code [0]),
	.datad(\CPU0|cpu01_inst|op_code [1]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector284~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector284~3 .lut_mask = 16'h4000;
defparam \CPU0|cpu01_inst|Selector284~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N6
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector284~4 (
// Equation(s):
// \CPU0|cpu01_inst|Selector284~4_combout  = (!\CPU0|cpu01_inst|op_code [7] & ((\CPU0|cpu01_inst|Selector284~3_combout ) # (!\CPU0|cpu01_inst|op_code [6])))

	.dataa(\CPU0|cpu01_inst|op_code [6]),
	.datab(\CPU0|cpu01_inst|op_code [7]),
	.datac(gnd),
	.datad(\CPU0|cpu01_inst|Selector284~3_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector284~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector284~4 .lut_mask = 16'h3311;
defparam \CPU0|cpu01_inst|Selector284~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N20
cycloneive_lcell_comb \CPU0|cpu01_inst|WideOr74~0 (
// Equation(s):
// \CPU0|cpu01_inst|WideOr74~0_combout  = (\CPU0|cpu01_inst|op_code [3] & (\CPU0|cpu01_inst|op_code [2] & ((!\CPU0|cpu01_inst|op_code [0]) # (!\CPU0|cpu01_inst|op_code [1])))) # (!\CPU0|cpu01_inst|op_code [3] & (\CPU0|cpu01_inst|op_code [1] & 
// (\CPU0|cpu01_inst|op_code [0] & !\CPU0|cpu01_inst|op_code [2])))

	.dataa(\CPU0|cpu01_inst|op_code [1]),
	.datab(\CPU0|cpu01_inst|op_code [3]),
	.datac(\CPU0|cpu01_inst|op_code [0]),
	.datad(\CPU0|cpu01_inst|op_code [2]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|WideOr74~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|WideOr74~0 .lut_mask = 16'h4C20;
defparam \CPU0|cpu01_inst|WideOr74~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N14
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector167~2 (
// Equation(s):
// \CPU0|cpu01_inst|Selector167~2_combout  = (\CPU0|cpu01_inst|Selector270~0_combout  & (((\CPU0|cpu01_inst|WideOr12~combout  & \CPU0|cpu01_inst|Selector144~combout )) # (!\CPU0|cpu01_inst|Selector143~combout ))) # (!\CPU0|cpu01_inst|Selector270~0_combout  & 
// (((\CPU0|cpu01_inst|WideOr12~combout  & \CPU0|cpu01_inst|Selector144~combout ))))

	.dataa(\CPU0|cpu01_inst|Selector270~0_combout ),
	.datab(\CPU0|cpu01_inst|Selector143~combout ),
	.datac(\CPU0|cpu01_inst|WideOr12~combout ),
	.datad(\CPU0|cpu01_inst|Selector144~combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector167~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector167~2 .lut_mask = 16'hF222;
defparam \CPU0|cpu01_inst|Selector167~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N24
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector167~3 (
// Equation(s):
// \CPU0|cpu01_inst|Selector167~3_combout  = (\CPU0|cpu01_inst|Selector269~0_combout  & ((\CPU0|cpu01_inst|Add6~26_combout ) # ((\CPU0|cpu01_inst|alu_ctrl.alu_daa~0_combout  & \CPU0|cpu01_inst|Add7~24_combout )))) # (!\CPU0|cpu01_inst|Selector269~0_combout  
// & (\CPU0|cpu01_inst|alu_ctrl.alu_daa~0_combout  & ((\CPU0|cpu01_inst|Add7~24_combout ))))

	.dataa(\CPU0|cpu01_inst|Selector269~0_combout ),
	.datab(\CPU0|cpu01_inst|alu_ctrl.alu_daa~0_combout ),
	.datac(\CPU0|cpu01_inst|Add6~26_combout ),
	.datad(\CPU0|cpu01_inst|Add7~24_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector167~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector167~3 .lut_mask = 16'hECA0;
defparam \CPU0|cpu01_inst|Selector167~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N18
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector167~4 (
// Equation(s):
// \CPU0|cpu01_inst|Selector167~4_combout  = (\CPU0|cpu01_inst|Selector167~2_combout ) # ((\CPU0|cpu01_inst|Selector167~3_combout ) # ((\CPU0|cpu01_inst|Selector142~combout  & \CPU0|cpu01_inst|out_alu~2_combout )))

	.dataa(\CPU0|cpu01_inst|Selector142~combout ),
	.datab(\CPU0|cpu01_inst|Selector167~2_combout ),
	.datac(\CPU0|cpu01_inst|out_alu~2_combout ),
	.datad(\CPU0|cpu01_inst|Selector167~3_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector167~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector167~4 .lut_mask = 16'hFFEC;
defparam \CPU0|cpu01_inst|Selector167~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N12
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector167~5 (
// Equation(s):
// \CPU0|cpu01_inst|Selector167~5_combout  = (\CPU0|cpu01_inst|Add4~28_combout  & ((\CPU0|cpu01_inst|WideOr11~2_combout ) # ((\CPU0|cpu01_inst|WideOr10~2_combout  & \CPU0|cpu01_inst|Add2~28_combout )))) # (!\CPU0|cpu01_inst|Add4~28_combout  & 
// (\CPU0|cpu01_inst|WideOr10~2_combout  & (\CPU0|cpu01_inst|Add2~28_combout )))

	.dataa(\CPU0|cpu01_inst|Add4~28_combout ),
	.datab(\CPU0|cpu01_inst|WideOr10~2_combout ),
	.datac(\CPU0|cpu01_inst|Add2~28_combout ),
	.datad(\CPU0|cpu01_inst|WideOr11~2_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector167~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector167~5 .lut_mask = 16'hEAC0;
defparam \CPU0|cpu01_inst|Selector167~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N22
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector167~6 (
// Equation(s):
// \CPU0|cpu01_inst|Selector167~6_combout  = (\CPU0|cpu01_inst|Selector167~4_combout ) # ((\CPU0|cpu01_inst|Selector167~5_combout ) # ((\CPU0|cpu01_inst|right[13]~3_combout  & \CPU0|cpu01_inst|Selector173~4_combout )))

	.dataa(\CPU0|cpu01_inst|right[13]~3_combout ),
	.datab(\CPU0|cpu01_inst|Selector167~4_combout ),
	.datac(\CPU0|cpu01_inst|Selector173~4_combout ),
	.datad(\CPU0|cpu01_inst|Selector167~5_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector167~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector167~6 .lut_mask = 16'hFFEC;
defparam \CPU0|cpu01_inst|Selector167~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N14
cycloneive_lcell_comb \CPU0|cpu01_inst|WideOr65~0 (
// Equation(s):
// \CPU0|cpu01_inst|WideOr65~0_combout  = (\CPU0|cpu01_inst|op_code [2] & (!\CPU0|cpu01_inst|op_code [1] & (!\CPU0|cpu01_inst|op_code [3]))) # (!\CPU0|cpu01_inst|op_code [2] & ((\CPU0|cpu01_inst|op_code [0]) # (\CPU0|cpu01_inst|op_code [1] $ 
// (\CPU0|cpu01_inst|op_code [3]))))

	.dataa(\CPU0|cpu01_inst|op_code [2]),
	.datab(\CPU0|cpu01_inst|op_code [1]),
	.datac(\CPU0|cpu01_inst|op_code [3]),
	.datad(\CPU0|cpu01_inst|op_code [0]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|WideOr65~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|WideOr65~0 .lut_mask = 16'h5716;
defparam \CPU0|cpu01_inst|WideOr65~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N24
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector235~2 (
// Equation(s):
// \CPU0|cpu01_inst|Selector235~2_combout  = (\CPU0|cpu01_inst|state.rti_state~q ) # ((\CPU0|cpu01_inst|Decoder8~2_combout  & (\CPU0|cpu01_inst|WideOr65~0_combout  & \CPU0|cpu01_inst|state.decode_state~q )))

	.dataa(\CPU0|cpu01_inst|Decoder8~2_combout ),
	.datab(\CPU0|cpu01_inst|state.rti_state~q ),
	.datac(\CPU0|cpu01_inst|WideOr65~0_combout ),
	.datad(\CPU0|cpu01_inst|state.decode_state~q ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector235~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector235~2 .lut_mask = 16'hECCC;
defparam \CPU0|cpu01_inst|Selector235~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N10
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector46~0 (
// Equation(s):
// \CPU0|cpu01_inst|Selector46~0_combout  = (\CPU0|cpu01_inst|state.extended_state~q  & (\CPU0|cpu01_inst|ea [3])) # (!\CPU0|cpu01_inst|state.extended_state~q  & (((\CPU0|cpu01_inst|xreg [11] & \CPU0|cpu01_inst|state.indexed_state~q ))))

	.dataa(\CPU0|cpu01_inst|ea [3]),
	.datab(\CPU0|cpu01_inst|state.extended_state~q ),
	.datac(\CPU0|cpu01_inst|xreg [11]),
	.datad(\CPU0|cpu01_inst|state.indexed_state~q ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector46~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector46~0 .lut_mask = 16'hB888;
defparam \CPU0|cpu01_inst|Selector46~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N26
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector46~1 (
// Equation(s):
// \CPU0|cpu01_inst|Selector46~1_combout  = (\CPU0|cpu01_inst|Selector46~0_combout ) # ((\CPU0|cpu01_inst|ea [11] & \CPU0|cpu01_inst|WideNor3~0_combout ))

	.dataa(gnd),
	.datab(\CPU0|cpu01_inst|ea [11]),
	.datac(\CPU0|cpu01_inst|WideNor3~0_combout ),
	.datad(\CPU0|cpu01_inst|Selector46~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector46~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector46~1 .lut_mask = 16'hFFC0;
defparam \CPU0|cpu01_inst|Selector46~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N12
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector47~0 (
// Equation(s):
// \CPU0|cpu01_inst|Selector47~0_combout  = (\CPU0|cpu01_inst|state.extended_state~q  & (((\CPU0|cpu01_inst|ea [2])))) # (!\CPU0|cpu01_inst|state.extended_state~q  & (\CPU0|cpu01_inst|state.indexed_state~q  & ((\CPU0|cpu01_inst|xreg [10]))))

	.dataa(\CPU0|cpu01_inst|state.indexed_state~q ),
	.datab(\CPU0|cpu01_inst|ea [2]),
	.datac(\CPU0|cpu01_inst|state.extended_state~q ),
	.datad(\CPU0|cpu01_inst|xreg [10]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector47~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector47~0 .lut_mask = 16'hCAC0;
defparam \CPU0|cpu01_inst|Selector47~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N14
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector49~0 (
// Equation(s):
// \CPU0|cpu01_inst|Selector49~0_combout  = (\CPU0|cpu01_inst|state.extended_state~q  & (((\CPU0|cpu01_inst|ea [0])))) # (!\CPU0|cpu01_inst|state.extended_state~q  & (\CPU0|cpu01_inst|xreg [8] & (\CPU0|cpu01_inst|state.indexed_state~q )))

	.dataa(\CPU0|cpu01_inst|state.extended_state~q ),
	.datab(\CPU0|cpu01_inst|xreg [8]),
	.datac(\CPU0|cpu01_inst|state.indexed_state~q ),
	.datad(\CPU0|cpu01_inst|ea [0]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector49~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector49~0 .lut_mask = 16'hEA40;
defparam \CPU0|cpu01_inst|Selector49~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N16
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector49~1 (
// Equation(s):
// \CPU0|cpu01_inst|Selector49~1_combout  = (\CPU0|cpu01_inst|Selector49~0_combout ) # ((\CPU0|cpu01_inst|ea [8] & \CPU0|cpu01_inst|WideNor3~0_combout ))

	.dataa(\CPU0|cpu01_inst|ea [8]),
	.datab(gnd),
	.datac(\CPU0|cpu01_inst|Selector49~0_combout ),
	.datad(\CPU0|cpu01_inst|WideNor3~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector49~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector49~1 .lut_mask = 16'hFAF0;
defparam \CPU0|cpu01_inst|Selector49~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N16
cycloneive_lcell_comb \CPU0|cpu01_inst|tempind[7]~0 (
// Equation(s):
// \CPU0|cpu01_inst|tempind[7]~0_combout  = (\CPU0|cpu01_inst|state.indexed_state~q  & \CPU0|cpu01_inst|ea [7])

	.dataa(gnd),
	.datab(\CPU0|cpu01_inst|state.indexed_state~q ),
	.datac(gnd),
	.datad(\CPU0|cpu01_inst|ea [7]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|tempind[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|tempind[7]~0 .lut_mask = 16'hCC00;
defparam \CPU0|cpu01_inst|tempind[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N10
cycloneive_lcell_comb \CPU0|cpu01_inst|tempind[6]~1 (
// Equation(s):
// \CPU0|cpu01_inst|tempind[6]~1_combout  = (\CPU0|cpu01_inst|state.indexed_state~q  & \CPU0|cpu01_inst|ea [6])

	.dataa(gnd),
	.datab(\CPU0|cpu01_inst|state.indexed_state~q ),
	.datac(\CPU0|cpu01_inst|ea [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|tempind[6]~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|tempind[6]~1 .lut_mask = 16'hC0C0;
defparam \CPU0|cpu01_inst|tempind[6]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N22
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector52~0 (
// Equation(s):
// \CPU0|cpu01_inst|Selector52~0_combout  = (\CPU0|cpu01_inst|Selector50~0_combout  & (((\CPU0|cpu01_inst|ea [5])) # (!\CPU0|cpu01_inst|Selector50~1_combout ))) # (!\CPU0|cpu01_inst|Selector50~0_combout  & (\CPU0|cpu01_inst|Selector50~1_combout  & 
// ((\CPU0|cpu01_inst|op_code[5]~4_combout ))))

	.dataa(\CPU0|cpu01_inst|Selector50~0_combout ),
	.datab(\CPU0|cpu01_inst|Selector50~1_combout ),
	.datac(\CPU0|cpu01_inst|ea [5]),
	.datad(\CPU0|cpu01_inst|op_code[5]~4_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector52~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector52~0 .lut_mask = 16'hE6A2;
defparam \CPU0|cpu01_inst|Selector52~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N0
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector52 (
// Equation(s):
// \CPU0|cpu01_inst|Selector52~combout  = (\CPU0|cpu01_inst|Selector50~2_combout  & ((\CPU0|cpu01_inst|Selector52~0_combout  & (\CPU0|cpu01_inst|xreg [5])) # (!\CPU0|cpu01_inst|Selector52~0_combout  & ((\CPU0|cpu01_inst|accb [5]))))) # 
// (!\CPU0|cpu01_inst|Selector50~2_combout  & (((\CPU0|cpu01_inst|Selector52~0_combout ))))

	.dataa(\CPU0|cpu01_inst|xreg [5]),
	.datab(\CPU0|cpu01_inst|Selector50~2_combout ),
	.datac(\CPU0|cpu01_inst|Selector52~0_combout ),
	.datad(\CPU0|cpu01_inst|accb [5]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector52~combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector52 .lut_mask = 16'hBCB0;
defparam \CPU0|cpu01_inst|Selector52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N4
cycloneive_lcell_comb \CPU0|cpu01_inst|tempind[4]~3 (
// Equation(s):
// \CPU0|cpu01_inst|tempind[4]~3_combout  = (\CPU0|cpu01_inst|state.indexed_state~q  & \CPU0|cpu01_inst|ea [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|cpu01_inst|state.indexed_state~q ),
	.datad(\CPU0|cpu01_inst|ea [4]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|tempind[4]~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|tempind[4]~3 .lut_mask = 16'hF000;
defparam \CPU0|cpu01_inst|tempind[4]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N14
cycloneive_lcell_comb \CPU0|cpu01_inst|tempind[3]~4 (
// Equation(s):
// \CPU0|cpu01_inst|tempind[3]~4_combout  = (\CPU0|cpu01_inst|state.indexed_state~q  & \CPU0|cpu01_inst|ea [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|cpu01_inst|state.indexed_state~q ),
	.datad(\CPU0|cpu01_inst|ea [3]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|tempind[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|tempind[3]~4 .lut_mask = 16'hF000;
defparam \CPU0|cpu01_inst|tempind[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N0
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector55~0 (
// Equation(s):
// \CPU0|cpu01_inst|Selector55~0_combout  = (\CPU0|cpu01_inst|Selector50~1_combout  & ((\CPU0|cpu01_inst|Selector50~0_combout  & (\CPU0|cpu01_inst|ea [2])) # (!\CPU0|cpu01_inst|Selector50~0_combout  & ((\CPU0|cpu01_inst|op_code[2]~1_combout ))))) # 
// (!\CPU0|cpu01_inst|Selector50~1_combout  & (((\CPU0|cpu01_inst|Selector50~0_combout ))))

	.dataa(\CPU0|cpu01_inst|Selector50~1_combout ),
	.datab(\CPU0|cpu01_inst|ea [2]),
	.datac(\CPU0|cpu01_inst|Selector50~0_combout ),
	.datad(\CPU0|cpu01_inst|op_code[2]~1_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector55~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector55~0 .lut_mask = 16'hDAD0;
defparam \CPU0|cpu01_inst|Selector55~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N10
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector55 (
// Equation(s):
// \CPU0|cpu01_inst|Selector55~combout  = (\CPU0|cpu01_inst|Selector50~2_combout  & ((\CPU0|cpu01_inst|Selector55~0_combout  & (\CPU0|cpu01_inst|xreg [2])) # (!\CPU0|cpu01_inst|Selector55~0_combout  & ((\CPU0|cpu01_inst|accb [2]))))) # 
// (!\CPU0|cpu01_inst|Selector50~2_combout  & (((\CPU0|cpu01_inst|Selector55~0_combout ))))

	.dataa(\CPU0|cpu01_inst|Selector50~2_combout ),
	.datab(\CPU0|cpu01_inst|xreg [2]),
	.datac(\CPU0|cpu01_inst|accb [2]),
	.datad(\CPU0|cpu01_inst|Selector55~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector55~combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector55 .lut_mask = 16'hDDA0;
defparam \CPU0|cpu01_inst|Selector55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N28
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector56~0 (
// Equation(s):
// \CPU0|cpu01_inst|Selector56~0_combout  = (\CPU0|cpu01_inst|Selector50~0_combout  & ((\CPU0|cpu01_inst|ea [1]) # ((!\CPU0|cpu01_inst|Selector50~1_combout )))) # (!\CPU0|cpu01_inst|Selector50~0_combout  & (((\CPU0|cpu01_inst|op_code[1]~0_combout  & 
// \CPU0|cpu01_inst|Selector50~1_combout ))))

	.dataa(\CPU0|cpu01_inst|Selector50~0_combout ),
	.datab(\CPU0|cpu01_inst|ea [1]),
	.datac(\CPU0|cpu01_inst|op_code[1]~0_combout ),
	.datad(\CPU0|cpu01_inst|Selector50~1_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector56~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector56~0 .lut_mask = 16'hD8AA;
defparam \CPU0|cpu01_inst|Selector56~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N22
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector56 (
// Equation(s):
// \CPU0|cpu01_inst|Selector56~combout  = (\CPU0|cpu01_inst|Selector50~2_combout  & ((\CPU0|cpu01_inst|Selector56~0_combout  & (\CPU0|cpu01_inst|xreg [1])) # (!\CPU0|cpu01_inst|Selector56~0_combout  & ((\CPU0|cpu01_inst|accb [1]))))) # 
// (!\CPU0|cpu01_inst|Selector50~2_combout  & (((\CPU0|cpu01_inst|Selector56~0_combout ))))

	.dataa(\CPU0|cpu01_inst|xreg [1]),
	.datab(\CPU0|cpu01_inst|Selector50~2_combout ),
	.datac(\CPU0|cpu01_inst|accb [1]),
	.datad(\CPU0|cpu01_inst|Selector56~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector56~combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector56 .lut_mask = 16'hBBC0;
defparam \CPU0|cpu01_inst|Selector56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N0
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector41~0 (
// Equation(s):
// \CPU0|cpu01_inst|Selector41~0_combout  = (\CPU0|cpu01_inst|state.write16_state~q ) # ((\CPU0|cpu01_inst|next_state.read16_state~1_combout ) # ((\CPU0|cpu01_inst|state.indexed_state~q  & \CPU0|cpu01_inst|ea [0])))

	.dataa(\CPU0|cpu01_inst|state.write16_state~q ),
	.datab(\CPU0|cpu01_inst|state.indexed_state~q ),
	.datac(\CPU0|cpu01_inst|ea [0]),
	.datad(\CPU0|cpu01_inst|next_state.read16_state~1_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector41~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector41~0 .lut_mask = 16'hFFEA;
defparam \CPU0|cpu01_inst|Selector41~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N20
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector27~0 (
// Equation(s):
// \CPU0|cpu01_inst|Selector27~0_combout  = (\CPU0|cpu01_inst|temppc~0_combout  & (\CPU0|cpu01_inst|pc [13])) # (!\CPU0|cpu01_inst|temppc~0_combout  & (((\CPU0|cpu01_inst|ea [13]) # (!\CPU0|cpu01_inst|state.jmp_state~q ))))

	.dataa(\CPU0|cpu01_inst|pc [13]),
	.datab(\CPU0|cpu01_inst|temppc~0_combout ),
	.datac(\CPU0|cpu01_inst|state.jmp_state~q ),
	.datad(\CPU0|cpu01_inst|ea [13]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector27~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector27~0 .lut_mask = 16'hBB8B;
defparam \CPU0|cpu01_inst|Selector27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N2
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector27~1 (
// Equation(s):
// \CPU0|cpu01_inst|Selector27~1_combout  = (\CPU0|cpu01_inst|WideOr123~0_combout  & (\CPU0|cpu01_inst|Selector27~0_combout )) # (!\CPU0|cpu01_inst|WideOr123~0_combout  & ((\CPU0|cpu01_inst|op_code[5]~4_combout )))

	.dataa(\CPU0|cpu01_inst|Selector27~0_combout ),
	.datab(gnd),
	.datac(\CPU0|cpu01_inst|op_code[5]~4_combout ),
	.datad(\CPU0|cpu01_inst|WideOr123~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector27~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector27~1 .lut_mask = 16'hAAF0;
defparam \CPU0|cpu01_inst|Selector27~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N30
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector28~0 (
// Equation(s):
// \CPU0|cpu01_inst|Selector28~0_combout  = (\CPU0|cpu01_inst|temppc~0_combout  & (\CPU0|cpu01_inst|pc [12])) # (!\CPU0|cpu01_inst|temppc~0_combout  & (((\CPU0|cpu01_inst|ea [12]) # (!\CPU0|cpu01_inst|state.jmp_state~q ))))

	.dataa(\CPU0|cpu01_inst|pc [12]),
	.datab(\CPU0|cpu01_inst|state.jmp_state~q ),
	.datac(\CPU0|cpu01_inst|temppc~0_combout ),
	.datad(\CPU0|cpu01_inst|ea [12]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector28~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector28~0 .lut_mask = 16'hAFA3;
defparam \CPU0|cpu01_inst|Selector28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N20
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector28~1 (
// Equation(s):
// \CPU0|cpu01_inst|Selector28~1_combout  = (\CPU0|cpu01_inst|WideOr123~0_combout  & ((\CPU0|cpu01_inst|Selector28~0_combout ))) # (!\CPU0|cpu01_inst|WideOr123~0_combout  & (\CPU0|cpu01_inst|op_code[4]~3_combout ))

	.dataa(\CPU0|cpu01_inst|op_code[4]~3_combout ),
	.datab(\CPU0|cpu01_inst|Selector28~0_combout ),
	.datac(\CPU0|cpu01_inst|WideOr123~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector28~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector28~1 .lut_mask = 16'hCACA;
defparam \CPU0|cpu01_inst|Selector28~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N6
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector29~0 (
// Equation(s):
// \CPU0|cpu01_inst|Selector29~0_combout  = (\CPU0|cpu01_inst|temppc~0_combout  & (\CPU0|cpu01_inst|pc [11])) # (!\CPU0|cpu01_inst|temppc~0_combout  & (((\CPU0|cpu01_inst|ea [11]) # (!\CPU0|cpu01_inst|state.jmp_state~q ))))

	.dataa(\CPU0|cpu01_inst|temppc~0_combout ),
	.datab(\CPU0|cpu01_inst|pc [11]),
	.datac(\CPU0|cpu01_inst|state.jmp_state~q ),
	.datad(\CPU0|cpu01_inst|ea [11]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector29~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector29~0 .lut_mask = 16'hDD8D;
defparam \CPU0|cpu01_inst|Selector29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N0
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector29~1 (
// Equation(s):
// \CPU0|cpu01_inst|Selector29~1_combout  = (\CPU0|cpu01_inst|WideOr123~0_combout  & (\CPU0|cpu01_inst|Selector29~0_combout )) # (!\CPU0|cpu01_inst|WideOr123~0_combout  & ((\CPU0|cpu01_inst|op_code[3]~2_combout )))

	.dataa(gnd),
	.datab(\CPU0|cpu01_inst|Selector29~0_combout ),
	.datac(\CPU0|cpu01_inst|op_code[3]~2_combout ),
	.datad(\CPU0|cpu01_inst|WideOr123~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector29~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector29~1 .lut_mask = 16'hCCF0;
defparam \CPU0|cpu01_inst|Selector29~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N4
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector30~0 (
// Equation(s):
// \CPU0|cpu01_inst|Selector30~0_combout  = (\CPU0|cpu01_inst|temppc~0_combout  & (\CPU0|cpu01_inst|pc [10])) # (!\CPU0|cpu01_inst|temppc~0_combout  & (((\CPU0|cpu01_inst|ea [10]) # (!\CPU0|cpu01_inst|state.jmp_state~q ))))

	.dataa(\CPU0|cpu01_inst|temppc~0_combout ),
	.datab(\CPU0|cpu01_inst|pc [10]),
	.datac(\CPU0|cpu01_inst|state.jmp_state~q ),
	.datad(\CPU0|cpu01_inst|ea [10]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector30~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector30~0 .lut_mask = 16'hDD8D;
defparam \CPU0|cpu01_inst|Selector30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N30
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector30~1 (
// Equation(s):
// \CPU0|cpu01_inst|Selector30~1_combout  = (\CPU0|cpu01_inst|WideOr123~0_combout  & ((\CPU0|cpu01_inst|Selector30~0_combout ))) # (!\CPU0|cpu01_inst|WideOr123~0_combout  & (\CPU0|cpu01_inst|op_code[2]~1_combout ))

	.dataa(gnd),
	.datab(\CPU0|cpu01_inst|op_code[2]~1_combout ),
	.datac(\CPU0|cpu01_inst|Selector30~0_combout ),
	.datad(\CPU0|cpu01_inst|WideOr123~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector30~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector30~1 .lut_mask = 16'hF0CC;
defparam \CPU0|cpu01_inst|Selector30~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N30
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector31~0 (
// Equation(s):
// \CPU0|cpu01_inst|Selector31~0_combout  = (\CPU0|cpu01_inst|temppc~0_combout  & (((\CPU0|cpu01_inst|pc [9])))) # (!\CPU0|cpu01_inst|temppc~0_combout  & ((\CPU0|cpu01_inst|ea [9]) # ((!\CPU0|cpu01_inst|state.jmp_state~q ))))

	.dataa(\CPU0|cpu01_inst|ea [9]),
	.datab(\CPU0|cpu01_inst|state.jmp_state~q ),
	.datac(\CPU0|cpu01_inst|pc [9]),
	.datad(\CPU0|cpu01_inst|temppc~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector31~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector31~0 .lut_mask = 16'hF0BB;
defparam \CPU0|cpu01_inst|Selector31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N2
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector31~1 (
// Equation(s):
// \CPU0|cpu01_inst|Selector31~1_combout  = (\CPU0|cpu01_inst|WideOr123~0_combout  & ((\CPU0|cpu01_inst|Selector31~0_combout ))) # (!\CPU0|cpu01_inst|WideOr123~0_combout  & (\CPU0|cpu01_inst|op_code[1]~0_combout ))

	.dataa(gnd),
	.datab(\CPU0|cpu01_inst|op_code[1]~0_combout ),
	.datac(\CPU0|cpu01_inst|Selector31~0_combout ),
	.datad(\CPU0|cpu01_inst|WideOr123~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector31~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector31~1 .lut_mask = 16'hF0CC;
defparam \CPU0|cpu01_inst|Selector31~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N28
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector43~0 (
// Equation(s):
// \CPU0|cpu01_inst|Selector43~0_combout  = (\CPU0|cpu01_inst|state.extended_state~q  & (\CPU0|cpu01_inst|ea [6])) # (!\CPU0|cpu01_inst|state.extended_state~q  & (((\CPU0|cpu01_inst|state.indexed_state~q  & \CPU0|cpu01_inst|xreg [14]))))

	.dataa(\CPU0|cpu01_inst|ea [6]),
	.datab(\CPU0|cpu01_inst|state.indexed_state~q ),
	.datac(\CPU0|cpu01_inst|state.extended_state~q ),
	.datad(\CPU0|cpu01_inst|xreg [14]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector43~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector43~0 .lut_mask = 16'hACA0;
defparam \CPU0|cpu01_inst|Selector43~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N10
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector43~1 (
// Equation(s):
// \CPU0|cpu01_inst|Selector43~1_combout  = (\CPU0|cpu01_inst|Selector43~0_combout ) # ((\CPU0|cpu01_inst|WideNor3~0_combout  & \CPU0|cpu01_inst|ea [14]))

	.dataa(\CPU0|cpu01_inst|WideNor3~0_combout ),
	.datab(gnd),
	.datac(\CPU0|cpu01_inst|Selector43~0_combout ),
	.datad(\CPU0|cpu01_inst|ea [14]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector43~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector43~1 .lut_mask = 16'hFAF0;
defparam \CPU0|cpu01_inst|Selector43~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N8
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector26~0 (
// Equation(s):
// \CPU0|cpu01_inst|Selector26~0_combout  = (\CPU0|cpu01_inst|temppc~0_combout  & (\CPU0|cpu01_inst|pc [14])) # (!\CPU0|cpu01_inst|temppc~0_combout  & (((\CPU0|cpu01_inst|ea [14]) # (!\CPU0|cpu01_inst|state.jmp_state~q ))))

	.dataa(\CPU0|cpu01_inst|pc [14]),
	.datab(\CPU0|cpu01_inst|state.jmp_state~q ),
	.datac(\CPU0|cpu01_inst|temppc~0_combout ),
	.datad(\CPU0|cpu01_inst|ea [14]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector26~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector26~0 .lut_mask = 16'hAFA3;
defparam \CPU0|cpu01_inst|Selector26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N22
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector26~1 (
// Equation(s):
// \CPU0|cpu01_inst|Selector26~1_combout  = (\CPU0|cpu01_inst|WideOr123~0_combout  & (\CPU0|cpu01_inst|Selector26~0_combout )) # (!\CPU0|cpu01_inst|WideOr123~0_combout  & ((\CPU0|cpu01_inst|op_code[6]~5_combout )))

	.dataa(\CPU0|cpu01_inst|Selector26~0_combout ),
	.datab(gnd),
	.datac(\CPU0|cpu01_inst|op_code[6]~5_combout ),
	.datad(\CPU0|cpu01_inst|WideOr123~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector26~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector26~1 .lut_mask = 16'hAAF0;
defparam \CPU0|cpu01_inst|Selector26~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N4
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector166~5 (
// Equation(s):
// \CPU0|cpu01_inst|Selector166~5_combout  = (\CPU0|cpu01_inst|Add4~30_combout  & ((\CPU0|cpu01_inst|WideOr11~2_combout ) # ((\CPU0|cpu01_inst|WideOr10~2_combout  & \CPU0|cpu01_inst|Add2~30_combout )))) # (!\CPU0|cpu01_inst|Add4~30_combout  & 
// (\CPU0|cpu01_inst|WideOr10~2_combout  & ((\CPU0|cpu01_inst|Add2~30_combout ))))

	.dataa(\CPU0|cpu01_inst|Add4~30_combout ),
	.datab(\CPU0|cpu01_inst|WideOr10~2_combout ),
	.datac(\CPU0|cpu01_inst|WideOr11~2_combout ),
	.datad(\CPU0|cpu01_inst|Add2~30_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector166~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector166~5 .lut_mask = 16'hECA0;
defparam \CPU0|cpu01_inst|Selector166~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N6
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector171~2 (
// Equation(s):
// \CPU0|cpu01_inst|Selector171~2_combout  = (\CPU0|cpu01_inst|Selector270~0_combout  & (((\CPU0|cpu01_inst|WideOr12~combout  & \CPU0|cpu01_inst|Selector148~combout )) # (!\CPU0|cpu01_inst|Selector147~combout ))) # (!\CPU0|cpu01_inst|Selector270~0_combout  & 
// (\CPU0|cpu01_inst|WideOr12~combout  & ((\CPU0|cpu01_inst|Selector148~combout ))))

	.dataa(\CPU0|cpu01_inst|Selector270~0_combout ),
	.datab(\CPU0|cpu01_inst|WideOr12~combout ),
	.datac(\CPU0|cpu01_inst|Selector147~combout ),
	.datad(\CPU0|cpu01_inst|Selector148~combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector171~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector171~2 .lut_mask = 16'hCE0A;
defparam \CPU0|cpu01_inst|Selector171~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N0
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector170~2 (
// Equation(s):
// \CPU0|cpu01_inst|Selector170~2_combout  = (\CPU0|cpu01_inst|Selector146~combout  & (\CPU0|cpu01_inst|Selector147~combout  & (\CPU0|cpu01_inst|WideOr12~combout ))) # (!\CPU0|cpu01_inst|Selector146~combout  & ((\CPU0|cpu01_inst|Selector270~0_combout ) # 
// ((\CPU0|cpu01_inst|Selector147~combout  & \CPU0|cpu01_inst|WideOr12~combout ))))

	.dataa(\CPU0|cpu01_inst|Selector146~combout ),
	.datab(\CPU0|cpu01_inst|Selector147~combout ),
	.datac(\CPU0|cpu01_inst|WideOr12~combout ),
	.datad(\CPU0|cpu01_inst|Selector270~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector170~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector170~2 .lut_mask = 16'hD5C0;
defparam \CPU0|cpu01_inst|Selector170~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N30
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector170~3 (
// Equation(s):
// \CPU0|cpu01_inst|Selector170~3_combout  = (\CPU0|cpu01_inst|alu_ctrl.alu_daa~0_combout  & ((\CPU0|cpu01_inst|Add7~18_combout ) # ((\CPU0|cpu01_inst|Add6~20_combout  & \CPU0|cpu01_inst|Selector269~0_combout )))) # 
// (!\CPU0|cpu01_inst|alu_ctrl.alu_daa~0_combout  & (\CPU0|cpu01_inst|Add6~20_combout  & (\CPU0|cpu01_inst|Selector269~0_combout )))

	.dataa(\CPU0|cpu01_inst|alu_ctrl.alu_daa~0_combout ),
	.datab(\CPU0|cpu01_inst|Add6~20_combout ),
	.datac(\CPU0|cpu01_inst|Selector269~0_combout ),
	.datad(\CPU0|cpu01_inst|Add7~18_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector170~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector170~3 .lut_mask = 16'hEAC0;
defparam \CPU0|cpu01_inst|Selector170~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N8
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector170~4 (
// Equation(s):
// \CPU0|cpu01_inst|Selector170~4_combout  = (\CPU0|cpu01_inst|Selector170~2_combout ) # ((\CPU0|cpu01_inst|Selector170~3_combout ) # ((\CPU0|cpu01_inst|out_alu~2_combout  & \CPU0|cpu01_inst|Selector145~combout )))

	.dataa(\CPU0|cpu01_inst|Selector170~2_combout ),
	.datab(\CPU0|cpu01_inst|out_alu~2_combout ),
	.datac(\CPU0|cpu01_inst|Selector170~3_combout ),
	.datad(\CPU0|cpu01_inst|Selector145~combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector170~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector170~4 .lut_mask = 16'hFEFA;
defparam \CPU0|cpu01_inst|Selector170~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N22
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector169~3 (
// Equation(s):
// \CPU0|cpu01_inst|Selector169~3_combout  = (\CPU0|cpu01_inst|Selector269~0_combout  & ((\CPU0|cpu01_inst|Add6~22_combout ) # ((\CPU0|cpu01_inst|alu_ctrl.alu_daa~0_combout  & \CPU0|cpu01_inst|Add7~20_combout )))) # (!\CPU0|cpu01_inst|Selector269~0_combout  
// & (((\CPU0|cpu01_inst|alu_ctrl.alu_daa~0_combout  & \CPU0|cpu01_inst|Add7~20_combout ))))

	.dataa(\CPU0|cpu01_inst|Selector269~0_combout ),
	.datab(\CPU0|cpu01_inst|Add6~22_combout ),
	.datac(\CPU0|cpu01_inst|alu_ctrl.alu_daa~0_combout ),
	.datad(\CPU0|cpu01_inst|Add7~20_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector169~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector169~3 .lut_mask = 16'hF888;
defparam \CPU0|cpu01_inst|Selector169~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N4
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector168~2 (
// Equation(s):
// \CPU0|cpu01_inst|Selector168~2_combout  = (\CPU0|cpu01_inst|Selector270~0_combout  & (((\CPU0|cpu01_inst|Selector145~combout  & \CPU0|cpu01_inst|WideOr12~combout )) # (!\CPU0|cpu01_inst|Selector144~combout ))) # (!\CPU0|cpu01_inst|Selector270~0_combout  & 
// (\CPU0|cpu01_inst|Selector145~combout  & (\CPU0|cpu01_inst|WideOr12~combout )))

	.dataa(\CPU0|cpu01_inst|Selector270~0_combout ),
	.datab(\CPU0|cpu01_inst|Selector145~combout ),
	.datac(\CPU0|cpu01_inst|WideOr12~combout ),
	.datad(\CPU0|cpu01_inst|Selector144~combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector168~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector168~2 .lut_mask = 16'hC0EA;
defparam \CPU0|cpu01_inst|Selector168~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N0
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector168~3 (
// Equation(s):
// \CPU0|cpu01_inst|Selector168~3_combout  = (\CPU0|cpu01_inst|Add6~24_combout  & ((\CPU0|cpu01_inst|Selector269~0_combout ) # ((\CPU0|cpu01_inst|Add7~22_combout  & \CPU0|cpu01_inst|alu_ctrl.alu_daa~0_combout )))) # (!\CPU0|cpu01_inst|Add6~24_combout  & 
// (\CPU0|cpu01_inst|Add7~22_combout  & ((\CPU0|cpu01_inst|alu_ctrl.alu_daa~0_combout ))))

	.dataa(\CPU0|cpu01_inst|Add6~24_combout ),
	.datab(\CPU0|cpu01_inst|Add7~22_combout ),
	.datac(\CPU0|cpu01_inst|Selector269~0_combout ),
	.datad(\CPU0|cpu01_inst|alu_ctrl.alu_daa~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector168~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector168~3 .lut_mask = 16'hECA0;
defparam \CPU0|cpu01_inst|Selector168~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N30
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector168~4 (
// Equation(s):
// \CPU0|cpu01_inst|Selector168~4_combout  = (\CPU0|cpu01_inst|Selector168~2_combout ) # ((\CPU0|cpu01_inst|Selector168~3_combout ) # ((\CPU0|cpu01_inst|out_alu~2_combout  & \CPU0|cpu01_inst|Selector143~combout )))

	.dataa(\CPU0|cpu01_inst|out_alu~2_combout ),
	.datab(\CPU0|cpu01_inst|Selector143~combout ),
	.datac(\CPU0|cpu01_inst|Selector168~2_combout ),
	.datad(\CPU0|cpu01_inst|Selector168~3_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector168~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector168~4 .lut_mask = 16'hFFF8;
defparam \CPU0|cpu01_inst|Selector168~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N26
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector168~5 (
// Equation(s):
// \CPU0|cpu01_inst|Selector168~5_combout  = (\CPU0|cpu01_inst|WideOr11~2_combout  & ((\CPU0|cpu01_inst|Add4~26_combout ) # ((\CPU0|cpu01_inst|WideOr10~2_combout  & \CPU0|cpu01_inst|Add2~26_combout )))) # (!\CPU0|cpu01_inst|WideOr11~2_combout  & 
// (\CPU0|cpu01_inst|WideOr10~2_combout  & (\CPU0|cpu01_inst|Add2~26_combout )))

	.dataa(\CPU0|cpu01_inst|WideOr11~2_combout ),
	.datab(\CPU0|cpu01_inst|WideOr10~2_combout ),
	.datac(\CPU0|cpu01_inst|Add2~26_combout ),
	.datad(\CPU0|cpu01_inst|Add4~26_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector168~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector168~5 .lut_mask = 16'hEAC0;
defparam \CPU0|cpu01_inst|Selector168~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N12
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector168~6 (
// Equation(s):
// \CPU0|cpu01_inst|Selector168~6_combout  = (\CPU0|cpu01_inst|Selector168~5_combout ) # ((\CPU0|cpu01_inst|Selector168~4_combout ) # ((\CPU0|cpu01_inst|Selector173~4_combout  & \CPU0|cpu01_inst|right[12]~4_combout )))

	.dataa(\CPU0|cpu01_inst|Selector168~5_combout ),
	.datab(\CPU0|cpu01_inst|Selector173~4_combout ),
	.datac(\CPU0|cpu01_inst|Selector168~4_combout ),
	.datad(\CPU0|cpu01_inst|right[12]~4_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector168~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector168~6 .lut_mask = 16'hFEFA;
defparam \CPU0|cpu01_inst|Selector168~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N22
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector42~0 (
// Equation(s):
// \CPU0|cpu01_inst|Selector42~0_combout  = (\CPU0|cpu01_inst|state.extended_state~q  & (((\CPU0|cpu01_inst|ea [7])))) # (!\CPU0|cpu01_inst|state.extended_state~q  & (\CPU0|cpu01_inst|xreg [15] & (\CPU0|cpu01_inst|state.indexed_state~q )))

	.dataa(\CPU0|cpu01_inst|xreg [15]),
	.datab(\CPU0|cpu01_inst|state.indexed_state~q ),
	.datac(\CPU0|cpu01_inst|ea [7]),
	.datad(\CPU0|cpu01_inst|state.extended_state~q ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector42~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector42~0 .lut_mask = 16'hF088;
defparam \CPU0|cpu01_inst|Selector42~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N30
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector42~1 (
// Equation(s):
// \CPU0|cpu01_inst|Selector42~1_combout  = (\CPU0|cpu01_inst|Selector42~0_combout ) # ((\CPU0|cpu01_inst|WideNor3~0_combout  & \CPU0|cpu01_inst|ea [15]))

	.dataa(\CPU0|cpu01_inst|WideNor3~0_combout ),
	.datab(gnd),
	.datac(\CPU0|cpu01_inst|ea [15]),
	.datad(\CPU0|cpu01_inst|Selector42~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector42~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector42~1 .lut_mask = 16'hFFA0;
defparam \CPU0|cpu01_inst|Selector42~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N24
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector25~0 (
// Equation(s):
// \CPU0|cpu01_inst|Selector25~0_combout  = (\CPU0|cpu01_inst|temppc~0_combout  & (((\CPU0|cpu01_inst|pc [15])))) # (!\CPU0|cpu01_inst|temppc~0_combout  & ((\CPU0|cpu01_inst|ea [15]) # ((!\CPU0|cpu01_inst|state.jmp_state~q ))))

	.dataa(\CPU0|cpu01_inst|ea [15]),
	.datab(\CPU0|cpu01_inst|temppc~0_combout ),
	.datac(\CPU0|cpu01_inst|state.jmp_state~q ),
	.datad(\CPU0|cpu01_inst|pc [15]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector25~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector25~0 .lut_mask = 16'hEF23;
defparam \CPU0|cpu01_inst|Selector25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N20
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector131~0 (
// Equation(s):
// \CPU0|cpu01_inst|Selector131~0_combout  = (\CPU0|cpu01_inst|state.int_wai_state~q  & ((\CPU0|cpu01_inst|always19~0_combout ) # ((!\CPU0|cpu01_inst|nmi_ack~q  & \CPU0|cpu01_inst|nmi_req~q ))))

	.dataa(\CPU0|cpu01_inst|nmi_ack~q ),
	.datab(\CPU0|cpu01_inst|nmi_req~q ),
	.datac(\CPU0|cpu01_inst|state.int_wai_state~q ),
	.datad(\CPU0|cpu01_inst|always19~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector131~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector131~0 .lut_mask = 16'hF040;
defparam \CPU0|cpu01_inst|Selector131~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N4
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector130~2 (
// Equation(s):
// \CPU0|cpu01_inst|Selector130~2_combout  = ((\CPU0|cpu01_inst|Selector132~0_combout  & (\CPU0|cpu01_inst|iv [2] & !\CPU0|cpu01_inst|WideNor10~0_combout ))) # (!\CPU0|cpu01_inst|Selector130~1_combout )

	.dataa(\CPU0|cpu01_inst|Selector130~1_combout ),
	.datab(\CPU0|cpu01_inst|Selector132~0_combout ),
	.datac(\CPU0|cpu01_inst|iv [2]),
	.datad(\CPU0|cpu01_inst|WideNor10~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector130~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector130~2 .lut_mask = 16'h55D5;
defparam \CPU0|cpu01_inst|Selector130~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N6
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector131~1 (
// Equation(s):
// \CPU0|cpu01_inst|Selector131~1_combout  = ((\CPU0|cpu01_inst|Selector131~0_combout ) # ((\CPU0|cpu01_inst|state.int_cc_state~q  & !\CPU0|cpu01_inst|Selector248~0_combout ))) # (!\CPU0|cpu01_inst|state.reset_state~q )

	.dataa(\CPU0|cpu01_inst|state.reset_state~q ),
	.datab(\CPU0|cpu01_inst|state.int_cc_state~q ),
	.datac(\CPU0|cpu01_inst|Selector131~0_combout ),
	.datad(\CPU0|cpu01_inst|Selector248~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector131~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector131~1 .lut_mask = 16'hF5FD;
defparam \CPU0|cpu01_inst|Selector131~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N22
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector131~2 (
// Equation(s):
// \CPU0|cpu01_inst|Selector131~2_combout  = (\CPU0|cpu01_inst|Selector131~1_combout ) # ((\CPU0|cpu01_inst|Selector132~0_combout  & (\CPU0|cpu01_inst|iv [1] & !\CPU0|cpu01_inst|WideNor10~0_combout )))

	.dataa(\CPU0|cpu01_inst|Selector131~1_combout ),
	.datab(\CPU0|cpu01_inst|Selector132~0_combout ),
	.datac(\CPU0|cpu01_inst|iv [1]),
	.datad(\CPU0|cpu01_inst|WideNor10~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector131~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector131~2 .lut_mask = 16'hAAEA;
defparam \CPU0|cpu01_inst|Selector131~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N30
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector132~1 (
// Equation(s):
// \CPU0|cpu01_inst|Selector132~1_combout  = ((\CPU0|cpu01_inst|Equal5~2_combout  & (\CPU0|cpu01_inst|Selector293~3_combout  & \CPU0|cpu01_inst|op_code [0]))) # (!\CPU0|cpu01_inst|Selector132~0_combout )

	.dataa(\CPU0|cpu01_inst|Equal5~2_combout ),
	.datab(\CPU0|cpu01_inst|Selector293~3_combout ),
	.datac(\CPU0|cpu01_inst|op_code [0]),
	.datad(\CPU0|cpu01_inst|Selector132~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector132~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector132~1 .lut_mask = 16'h80FF;
defparam \CPU0|cpu01_inst|Selector132~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N6
cycloneive_lcell_comb \keyboard|ps2_host_inst|ps2_host_rx|rx_data~6 (
// Equation(s):
// \keyboard|ps2_host_inst|ps2_host_rx|rx_data~6_combout  = (\keyboard|ps2_host_inst|ps2_host_rx|frame [3] & !\reset~q )

	.dataa(\keyboard|ps2_host_inst|ps2_host_rx|frame [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(\reset~q ),
	.cin(gnd),
	.combout(\keyboard|ps2_host_inst|ps2_host_rx|rx_data~6_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|ps2_host_inst|ps2_host_rx|rx_data~6 .lut_mask = 16'h00AA;
defparam \keyboard|ps2_host_inst|ps2_host_rx|rx_data~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N30
cycloneive_lcell_comb \VDG|Equal12~0 (
// Equation(s):
// \VDG|Equal12~0_combout  = (((!\VDG|col_count [4]) # (!\VDG|col_count [6])) # (!\VDG|col_count [7])) # (!\VDG|col_count [5])

	.dataa(\VDG|col_count [5]),
	.datab(\VDG|col_count [7]),
	.datac(\VDG|col_count [6]),
	.datad(\VDG|col_count [4]),
	.cin(gnd),
	.combout(\VDG|Equal12~0_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|Equal12~0 .lut_mask = 16'h7FFF;
defparam \VDG|Equal12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N22
cycloneive_lcell_comb \VDG|Equal16~0 (
// Equation(s):
// \VDG|Equal16~0_combout  = (\VDG|cell_line [2]) # (((!\VDG|cell_line [3]) # (!\VDG|cell_line [0])) # (!\VDG|cell_line [1]))

	.dataa(\VDG|cell_line [2]),
	.datab(\VDG|cell_line [1]),
	.datac(\VDG|cell_line [0]),
	.datad(\VDG|cell_line [3]),
	.cin(gnd),
	.combout(\VDG|Equal16~0_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|Equal16~0 .lut_mask = 16'hBFFF;
defparam \VDG|Equal16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N0
cycloneive_lcell_comb \VDG|Equal7~0 (
// Equation(s):
// \VDG|Equal7~0_combout  = (!\VDG|line_count [1] & (!\VDG|line_count [5] & (!\VDG|line_count [4] & !\VDG|line_count [0])))

	.dataa(\VDG|line_count [1]),
	.datab(\VDG|line_count [5]),
	.datac(\VDG|line_count [4]),
	.datad(\VDG|line_count [0]),
	.cin(gnd),
	.combout(\VDG|Equal7~0_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|Equal7~0 .lut_mask = 16'h0001;
defparam \VDG|Equal7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N26
cycloneive_lcell_comb \VDG|Equal7~1 (
// Equation(s):
// \VDG|Equal7~1_combout  = (!\VDG|line_count [8] & (!\VDG|line_count [6] & (\VDG|Equal7~0_combout  & !\VDG|line_count [7])))

	.dataa(\VDG|line_count [8]),
	.datab(\VDG|line_count [6]),
	.datac(\VDG|Equal7~0_combout ),
	.datad(\VDG|line_count [7]),
	.cin(gnd),
	.combout(\VDG|Equal7~1_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|Equal7~1 .lut_mask = 16'h0010;
defparam \VDG|Equal7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N2
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector122~0 (
// Equation(s):
// \CPU0|cpu01_inst|Selector122~0_combout  = ((\CPU0|cpu01_inst|alu_ctrl.alu_tap~0_combout  & (\CPU0|cpu01_inst|Selector149~2_combout )) # (!\CPU0|cpu01_inst|alu_ctrl.alu_tap~0_combout  & ((\CPU0|cpu01_inst|cc [7])))) # 
// (!\CPU0|cpu01_inst|Selector282~10_combout )

	.dataa(\CPU0|cpu01_inst|Selector149~2_combout ),
	.datab(\CPU0|cpu01_inst|alu_ctrl.alu_tap~0_combout ),
	.datac(\CPU0|cpu01_inst|cc [7]),
	.datad(\CPU0|cpu01_inst|Selector282~10_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector122~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector122~0 .lut_mask = 16'hB8FF;
defparam \CPU0|cpu01_inst|Selector122~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N28
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector122~1 (
// Equation(s):
// \CPU0|cpu01_inst|Selector122~1_combout  = (\CPU0|cpu01_inst|Selector282~10_combout ) # (((\CPU0|cpu01_inst|state.rti_cc_state~q ) # (\CPU0|cpu01_inst|cc [7])) # (!\CPU0|cpu01_inst|state.reset_state~q ))

	.dataa(\CPU0|cpu01_inst|Selector282~10_combout ),
	.datab(\CPU0|cpu01_inst|state.reset_state~q ),
	.datac(\CPU0|cpu01_inst|state.rti_cc_state~q ),
	.datad(\CPU0|cpu01_inst|cc [7]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector122~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector122~1 .lut_mask = 16'hFFFB;
defparam \CPU0|cpu01_inst|Selector122~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N2
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector122~2 (
// Equation(s):
// \CPU0|cpu01_inst|Selector122~2_combout  = (\CPU0|cpu01_inst|Selector122~0_combout  & (\CPU0|cpu01_inst|Selector122~1_combout  & ((\CPU0|cpu01_inst|op_code[7]~6_combout ) # (!\CPU0|cpu01_inst|state.rti_cc_state~q ))))

	.dataa(\CPU0|cpu01_inst|Selector122~0_combout ),
	.datab(\CPU0|cpu01_inst|op_code[7]~6_combout ),
	.datac(\CPU0|cpu01_inst|state.rti_cc_state~q ),
	.datad(\CPU0|cpu01_inst|Selector122~1_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector122~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector122~2 .lut_mask = 16'h8A00;
defparam \CPU0|cpu01_inst|Selector122~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N2
cycloneive_lcell_comb \ROM_E~0 (
// Equation(s):
// \ROM_E~0_combout  = (\E_CLK_S~q  & CPU_address_s[15])

	.dataa(gnd),
	.datab(\E_CLK_S~q ),
	.datac(gnd),
	.datad(CPU_address_s[15]),
	.cin(gnd),
	.combout(\ROM_E~0_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_E~0 .lut_mask = 16'hCC00;
defparam \ROM_E~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N6
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector112~0 (
// Equation(s):
// \CPU0|cpu01_inst|Selector112~0_combout  = (\CPU0|cpu01_inst|state.immediate16_state~q  & (\CPU0|cpu01_inst|md [1])) # (!\CPU0|cpu01_inst|state.immediate16_state~q  & ((\CPU0|cpu01_inst|state.read16_state~q  & (\CPU0|cpu01_inst|md [1])) # 
// (!\CPU0|cpu01_inst|state.read16_state~q  & ((\CPU0|cpu01_inst|Selector171~8_combout )))))

	.dataa(\CPU0|cpu01_inst|md [1]),
	.datab(\CPU0|cpu01_inst|state.immediate16_state~q ),
	.datac(\CPU0|cpu01_inst|Selector171~8_combout ),
	.datad(\CPU0|cpu01_inst|state.read16_state~q ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector112~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector112~0 .lut_mask = 16'hAAB8;
defparam \CPU0|cpu01_inst|Selector112~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N24
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector59~2 (
// Equation(s):
// \CPU0|cpu01_inst|Selector59~2_combout  = (!\CPU0|cpu01_inst|Selector65~5_combout  & ((\CPU0|cpu01_inst|Selector228~2_combout  & (\CPU0|cpu01_inst|Selector166~8_combout )) # (!\CPU0|cpu01_inst|Selector228~2_combout  & 
// ((\CPU0|cpu01_inst|Selector174~7_combout )))))

	.dataa(\CPU0|cpu01_inst|Selector65~5_combout ),
	.datab(\CPU0|cpu01_inst|Selector166~8_combout ),
	.datac(\CPU0|cpu01_inst|Selector228~2_combout ),
	.datad(\CPU0|cpu01_inst|Selector174~7_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector59~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector59~2 .lut_mask = 16'h4540;
defparam \CPU0|cpu01_inst|Selector59~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N8
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector115~2 (
// Equation(s):
// \CPU0|cpu01_inst|Selector115~2_combout  = (!\CPU0|cpu01_inst|Selector114~5_combout  & ((\CPU0|cpu01_inst|WideNor8~0_combout  & (\CPU0|cpu01_inst|Selector174~7_combout )) # (!\CPU0|cpu01_inst|WideNor8~0_combout  & ((\CPU0|cpu01_inst|op_code[6]~5_combout 
// )))))

	.dataa(\CPU0|cpu01_inst|Selector114~5_combout ),
	.datab(\CPU0|cpu01_inst|WideNor8~0_combout ),
	.datac(\CPU0|cpu01_inst|Selector174~7_combout ),
	.datad(\CPU0|cpu01_inst|op_code[6]~5_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector115~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector115~2 .lut_mask = 16'h5140;
defparam \CPU0|cpu01_inst|Selector115~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N6
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector84~0 (
// Equation(s):
// \CPU0|cpu01_inst|Selector84~0_combout  = (\CPU0|cpu01_inst|ix_ctrl~0_combout  & (\CPU0|cpu01_inst|Selector232~3_combout  & ((\CPU0|cpu01_inst|Selector175~7_combout )))) # (!\CPU0|cpu01_inst|ix_ctrl~0_combout  & (((\CPU0|cpu01_inst|op_code[5]~4_combout 
// ))))

	.dataa(\CPU0|cpu01_inst|Selector232~3_combout ),
	.datab(\CPU0|cpu01_inst|op_code[5]~4_combout ),
	.datac(\CPU0|cpu01_inst|ix_ctrl~0_combout ),
	.datad(\CPU0|cpu01_inst|Selector175~7_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector84~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector84~0 .lut_mask = 16'hAC0C;
defparam \CPU0|cpu01_inst|Selector84~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N22
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector116~2 (
// Equation(s):
// \CPU0|cpu01_inst|Selector116~2_combout  = (!\CPU0|cpu01_inst|Selector114~5_combout  & ((\CPU0|cpu01_inst|WideNor8~0_combout  & (\CPU0|cpu01_inst|Selector175~7_combout )) # (!\CPU0|cpu01_inst|WideNor8~0_combout  & ((\CPU0|cpu01_inst|op_code[5]~4_combout 
// )))))

	.dataa(\CPU0|cpu01_inst|WideNor8~0_combout ),
	.datab(\CPU0|cpu01_inst|Selector175~7_combout ),
	.datac(\CPU0|cpu01_inst|op_code[5]~4_combout ),
	.datad(\CPU0|cpu01_inst|Selector114~5_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector116~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector116~2 .lut_mask = 16'h00D8;
defparam \CPU0|cpu01_inst|Selector116~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N4
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector61~2 (
// Equation(s):
// \CPU0|cpu01_inst|Selector61~2_combout  = (!\CPU0|cpu01_inst|Selector65~5_combout  & ((\CPU0|cpu01_inst|Selector228~2_combout  & (\CPU0|cpu01_inst|Selector168~8_combout )) # (!\CPU0|cpu01_inst|Selector228~2_combout  & 
// ((\CPU0|cpu01_inst|Selector176~7_combout )))))

	.dataa(\CPU0|cpu01_inst|Selector168~8_combout ),
	.datab(\CPU0|cpu01_inst|Selector228~2_combout ),
	.datac(\CPU0|cpu01_inst|Selector65~5_combout ),
	.datad(\CPU0|cpu01_inst|Selector176~7_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector61~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector61~2 .lut_mask = 16'h0B08;
defparam \CPU0|cpu01_inst|Selector61~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N26
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector62~2 (
// Equation(s):
// \CPU0|cpu01_inst|Selector62~2_combout  = (!\CPU0|cpu01_inst|Selector65~5_combout  & ((\CPU0|cpu01_inst|Selector228~2_combout  & ((\CPU0|cpu01_inst|Selector169~8_combout ))) # (!\CPU0|cpu01_inst|Selector228~2_combout  & 
// (\CPU0|cpu01_inst|Selector177~7_combout ))))

	.dataa(\CPU0|cpu01_inst|Selector65~5_combout ),
	.datab(\CPU0|cpu01_inst|Selector177~7_combout ),
	.datac(\CPU0|cpu01_inst|Selector228~2_combout ),
	.datad(\CPU0|cpu01_inst|Selector169~8_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector62~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector62~2 .lut_mask = 16'h5404;
defparam \CPU0|cpu01_inst|Selector62~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N24
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector118~2 (
// Equation(s):
// \CPU0|cpu01_inst|Selector118~2_combout  = (!\CPU0|cpu01_inst|Selector114~5_combout  & ((\CPU0|cpu01_inst|WideNor8~0_combout  & (\CPU0|cpu01_inst|Selector177~7_combout )) # (!\CPU0|cpu01_inst|WideNor8~0_combout  & ((\CPU0|cpu01_inst|op_code[3]~2_combout 
// )))))

	.dataa(\CPU0|cpu01_inst|WideNor8~0_combout ),
	.datab(\CPU0|cpu01_inst|Selector177~7_combout ),
	.datac(\CPU0|cpu01_inst|op_code[3]~2_combout ),
	.datad(\CPU0|cpu01_inst|Selector114~5_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector118~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector118~2 .lut_mask = 16'h00D8;
defparam \CPU0|cpu01_inst|Selector118~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N26
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector119~2 (
// Equation(s):
// \CPU0|cpu01_inst|Selector119~2_combout  = (!\CPU0|cpu01_inst|Selector114~5_combout  & ((\CPU0|cpu01_inst|WideNor8~0_combout  & (\CPU0|cpu01_inst|Selector178~7_combout )) # (!\CPU0|cpu01_inst|WideNor8~0_combout  & ((\CPU0|cpu01_inst|op_code[2]~1_combout 
// )))))

	.dataa(\CPU0|cpu01_inst|Selector114~5_combout ),
	.datab(\CPU0|cpu01_inst|Selector178~7_combout ),
	.datac(\CPU0|cpu01_inst|WideNor8~0_combout ),
	.datad(\CPU0|cpu01_inst|op_code[2]~1_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector119~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector119~2 .lut_mask = 16'h4540;
defparam \CPU0|cpu01_inst|Selector119~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N16
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector72~0 (
// Equation(s):
// \CPU0|cpu01_inst|Selector72~0_combout  = (\CPU0|cpu01_inst|Selector179~7_combout  & (((\CPU0|cpu01_inst|op_code[1]~0_combout  & !\CPU0|cpu01_inst|accb_ctrl~0_combout )) # (!\CPU0|cpu01_inst|Selector73~0_combout ))) # 
// (!\CPU0|cpu01_inst|Selector179~7_combout  & (\CPU0|cpu01_inst|op_code[1]~0_combout  & (!\CPU0|cpu01_inst|accb_ctrl~0_combout )))

	.dataa(\CPU0|cpu01_inst|Selector179~7_combout ),
	.datab(\CPU0|cpu01_inst|op_code[1]~0_combout ),
	.datac(\CPU0|cpu01_inst|accb_ctrl~0_combout ),
	.datad(\CPU0|cpu01_inst|Selector73~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector72~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector72~0 .lut_mask = 16'h0CAE;
defparam \CPU0|cpu01_inst|Selector72~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N26
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector124~0 (
// Equation(s):
// \CPU0|cpu01_inst|Selector124~0_combout  = (\CPU0|cpu01_inst|WideNor9~combout  & (\CPU0|cpu01_inst|state.rti_cc_state~q  & (\CPU0|cpu01_inst|op_code[5]~4_combout ))) # (!\CPU0|cpu01_inst|WideNor9~combout  & ((\CPU0|cpu01_inst|cc [5]) # 
// ((\CPU0|cpu01_inst|state.rti_cc_state~q  & \CPU0|cpu01_inst|op_code[5]~4_combout ))))

	.dataa(\CPU0|cpu01_inst|WideNor9~combout ),
	.datab(\CPU0|cpu01_inst|state.rti_cc_state~q ),
	.datac(\CPU0|cpu01_inst|op_code[5]~4_combout ),
	.datad(\CPU0|cpu01_inst|cc [5]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector124~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector124~0 .lut_mask = 16'hD5C0;
defparam \CPU0|cpu01_inst|Selector124~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N8
cycloneive_lcell_comb \CPU0|iMEM|REGS[90][1]~3 (
// Equation(s):
// \CPU0|iMEM|REGS[90][1]~3_combout  = (\reset~q ) # ((\CPU0|iMEM|REGS[86][5]~1_combout  & (\CPU0|iMEM|REGS[86][5]~0_combout  & \CPU0|iMEM|Decoder0~1_combout )))

	.dataa(\CPU0|iMEM|REGS[86][5]~1_combout ),
	.datab(\CPU0|iMEM|REGS[86][5]~0_combout ),
	.datac(\reset~q ),
	.datad(\CPU0|iMEM|Decoder0~1_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[90][1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[90][1]~3 .lut_mask = 16'hF8F0;
defparam \CPU0|iMEM|REGS[90][1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N28
cycloneive_lcell_comb \CPU0|iMEM|REGS[82][2]~4 (
// Equation(s):
// \CPU0|iMEM|REGS[82][2]~4_combout  = (\reset~q ) # ((\CPU0|iMEM|REGS[86][5]~1_combout  & (\CPU0|iMEM|REGS[86][5]~0_combout  & \CPU0|iMEM|Decoder0~2_combout )))

	.dataa(\CPU0|iMEM|REGS[86][5]~1_combout ),
	.datab(\CPU0|iMEM|REGS[86][5]~0_combout ),
	.datac(\CPU0|iMEM|Decoder0~2_combout ),
	.datad(\reset~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[82][2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[82][2]~4 .lut_mask = 16'hFF80;
defparam \CPU0|iMEM|REGS[82][2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N2
cycloneive_lcell_comb \CPU0|iMEM|REGS[109][0]~32 (
// Equation(s):
// \CPU0|iMEM|REGS[109][0]~32_combout  = (\reset~q ) # ((\CPU0|iMEM|Decoder0~7_combout  & (\CPU0|iMEM|REGS[102][4]~18_combout  & \CPU0|iMEM|REGS[86][5]~1_combout )))

	.dataa(\CPU0|iMEM|Decoder0~7_combout ),
	.datab(\CPU0|iMEM|REGS[102][4]~18_combout ),
	.datac(\reset~q ),
	.datad(\CPU0|iMEM|REGS[86][5]~1_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[109][0]~32_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[109][0]~32 .lut_mask = 16'hF8F0;
defparam \CPU0|iMEM|REGS[109][0]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N28
cycloneive_lcell_comb \CPU0|iMEM|REGS[65][4]~45 (
// Equation(s):
// \CPU0|iMEM|REGS[65][4]~45_combout  = (\reset~q ) # ((\CPU0|iMEM|REGS[74][2]~35_combout  & (\CPU0|iMEM|Decoder0~6_combout  & \CPU0|iMEM|REGS[86][5]~1_combout )))

	.dataa(\CPU0|iMEM|REGS[74][2]~35_combout ),
	.datab(\CPU0|iMEM|Decoder0~6_combout ),
	.datac(\reset~q ),
	.datad(\CPU0|iMEM|REGS[86][5]~1_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[65][4]~45_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[65][4]~45 .lut_mask = 16'hF8F0;
defparam \CPU0|iMEM|REGS[65][4]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N16
cycloneive_lcell_comb \CPU0|iMEM|REGS[64][2]~46 (
// Equation(s):
// \CPU0|iMEM|REGS[64][2]~46_combout  = (\reset~q ) # ((\CPU0|iMEM|Decoder0~10_combout  & (\CPU0|iMEM|REGS[74][2]~35_combout  & \CPU0|iMEM|REGS[86][5]~1_combout )))

	.dataa(\CPU0|iMEM|Decoder0~10_combout ),
	.datab(\reset~q ),
	.datac(\CPU0|iMEM|REGS[74][2]~35_combout ),
	.datad(\CPU0|iMEM|REGS[86][5]~1_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[64][2]~46_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[64][2]~46 .lut_mask = 16'hECCC;
defparam \CPU0|iMEM|REGS[64][2]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N10
cycloneive_lcell_comb \CPU0|iMEM|REGS[78][0]~49 (
// Equation(s):
// \CPU0|iMEM|REGS[78][0]~49_combout  = (\reset~q ) # ((\CPU0|iMEM|Decoder0~3_combout  & (\CPU0|iMEM|REGS[74][2]~35_combout  & \CPU0|iMEM|REGS[86][5]~1_combout )))

	.dataa(\CPU0|iMEM|Decoder0~3_combout ),
	.datab(\CPU0|iMEM|REGS[74][2]~35_combout ),
	.datac(\CPU0|iMEM|REGS[86][5]~1_combout ),
	.datad(\reset~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[78][0]~49_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[78][0]~49 .lut_mask = 16'hFF80;
defparam \CPU0|iMEM|REGS[78][0]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N10
cycloneive_lcell_comb \CPU0|iMEM|REGS[76][0]~50 (
// Equation(s):
// \CPU0|iMEM|REGS[76][0]~50_combout  = (\reset~q ) # ((\CPU0|iMEM|REGS[86][5]~1_combout  & (\CPU0|iMEM|REGS[74][2]~35_combout  & \CPU0|iMEM|Decoder0~11_combout )))

	.dataa(\reset~q ),
	.datab(\CPU0|iMEM|REGS[86][5]~1_combout ),
	.datac(\CPU0|iMEM|REGS[74][2]~35_combout ),
	.datad(\CPU0|iMEM|Decoder0~11_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[76][0]~50_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[76][0]~50 .lut_mask = 16'hEAAA;
defparam \CPU0|iMEM|REGS[76][0]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N20
cycloneive_lcell_comb \CPU0|iMEM|REGS[116][2]~62 (
// Equation(s):
// \CPU0|iMEM|REGS[116][2]~62_combout  = (\reset~q ) # ((\CPU0|iMEM|REGS[117][2]~52_combout  & (\CPU0|iMEM|REGS[86][5]~1_combout  & \CPU0|iMEM|Decoder0~8_combout )))

	.dataa(\CPU0|iMEM|REGS[117][2]~52_combout ),
	.datab(\CPU0|iMEM|REGS[86][5]~1_combout ),
	.datac(\reset~q ),
	.datad(\CPU0|iMEM|Decoder0~8_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[116][2]~62_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[116][2]~62 .lut_mask = 16'hF8F0;
defparam \CPU0|iMEM|REGS[116][2]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N16
cycloneive_lcell_comb \CPU0|iMEM|REGS[42][7]~75 (
// Equation(s):
// \CPU0|iMEM|REGS[42][7]~75_combout  = (\reset~q ) # ((\CPU0|iMEM|Decoder0~1_combout  & \CPU0|iMEM|REGS[38][6]~69_combout ))

	.dataa(gnd),
	.datab(\CPU0|iMEM|Decoder0~1_combout ),
	.datac(\reset~q ),
	.datad(\CPU0|iMEM|REGS[38][6]~69_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[42][7]~75_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[42][7]~75 .lut_mask = 16'hFCF0;
defparam \CPU0|iMEM|REGS[42][7]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N18
cycloneive_lcell_comb \CPU0|iMEM|REGS[40][6]~76 (
// Equation(s):
// \CPU0|iMEM|REGS[40][6]~76_combout  = (\reset~q ) # ((\CPU0|iMEM|REGS[38][6]~69_combout  & \CPU0|iMEM|Decoder0~9_combout ))

	.dataa(\CPU0|iMEM|REGS[38][6]~69_combout ),
	.datab(gnd),
	.datac(\reset~q ),
	.datad(\CPU0|iMEM|Decoder0~9_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[40][6]~76_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[40][6]~76 .lut_mask = 16'hFAF0;
defparam \CPU0|iMEM|REGS[40][6]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N20
cycloneive_lcell_comb \CPU0|iMEM|REGS[33][1]~78 (
// Equation(s):
// \CPU0|iMEM|REGS[33][1]~78_combout  = (\reset~q ) # ((\CPU0|iMEM|Decoder0~6_combout  & \CPU0|iMEM|REGS[38][6]~69_combout ))

	.dataa(\reset~q ),
	.datab(\CPU0|iMEM|Decoder0~6_combout ),
	.datac(\CPU0|iMEM|REGS[38][6]~69_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[33][1]~78_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[33][1]~78 .lut_mask = 16'hEAEA;
defparam \CPU0|iMEM|REGS[33][1]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N24
cycloneive_lcell_comb \CPU0|iMEM|REGS[10][7]~104 (
// Equation(s):
// \CPU0|iMEM|REGS[10][7]~104_combout  = (\reset~q ) # ((\CPU0|iMEM|Decoder0~1_combout  & (!\CPU0|REG_RW~0_combout  & \CPU0|iMEM|REGS[10][7]~103_combout )))

	.dataa(\reset~q ),
	.datab(\CPU0|iMEM|Decoder0~1_combout ),
	.datac(\CPU0|REG_RW~0_combout ),
	.datad(\CPU0|iMEM|REGS[10][7]~103_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[10][7]~104_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[10][7]~104 .lut_mask = 16'hAEAA;
defparam \CPU0|iMEM|REGS[10][7]~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N30
cycloneive_lcell_comb \CPU0|iMEM|REGS[9][1]~105 (
// Equation(s):
// \CPU0|iMEM|REGS[9][1]~105_combout  = (\reset~q ) # ((!\CPU0|REG_RW~0_combout  & (\CPU0|iMEM|REGS[10][7]~103_combout  & \CPU0|iMEM|Decoder0~4_combout )))

	.dataa(\CPU0|REG_RW~0_combout ),
	.datab(\reset~q ),
	.datac(\CPU0|iMEM|REGS[10][7]~103_combout ),
	.datad(\CPU0|iMEM|Decoder0~4_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[9][1]~105_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[9][1]~105 .lut_mask = 16'hDCCC;
defparam \CPU0|iMEM|REGS[9][1]~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N0
cycloneive_lcell_comb \CPU0|iMEM|REGS[8][4]~106 (
// Equation(s):
// \CPU0|iMEM|REGS[8][4]~106_combout  = (\reset~q ) # ((\CPU0|iMEM|Decoder0~9_combout  & (!\CPU0|REG_RW~0_combout  & \CPU0|iMEM|REGS[10][7]~103_combout )))

	.dataa(\CPU0|iMEM|Decoder0~9_combout ),
	.datab(\reset~q ),
	.datac(\CPU0|REG_RW~0_combout ),
	.datad(\CPU0|iMEM|REGS[10][7]~103_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[8][4]~106_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[8][4]~106 .lut_mask = 16'hCECC;
defparam \CPU0|iMEM|REGS[8][4]~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N24
cycloneive_lcell_comb \CPU0|iMEM|REGS[11][7]~107 (
// Equation(s):
// \CPU0|iMEM|REGS[11][7]~107_combout  = (\reset~q ) # ((\CPU0|iMEM|Decoder0~12_combout  & (\CPU0|iMEM|REGS[10][7]~103_combout  & !\CPU0|REG_RW~0_combout )))

	.dataa(\reset~q ),
	.datab(\CPU0|iMEM|Decoder0~12_combout ),
	.datac(\CPU0|iMEM|REGS[10][7]~103_combout ),
	.datad(\CPU0|REG_RW~0_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[11][7]~107_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[11][7]~107 .lut_mask = 16'hAAEA;
defparam \CPU0|iMEM|REGS[11][7]~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N26
cycloneive_lcell_comb \CPU0|iMEM|REGS[5][0]~108 (
// Equation(s):
// \CPU0|iMEM|REGS[5][0]~108_combout  = (\reset~q ) # ((!\CPU0|REG_RW~0_combout  & (\CPU0|iMEM|Decoder0~5_combout  & \CPU0|iMEM|REGS[10][7]~103_combout )))

	.dataa(\reset~q ),
	.datab(\CPU0|REG_RW~0_combout ),
	.datac(\CPU0|iMEM|Decoder0~5_combout ),
	.datad(\CPU0|iMEM|REGS[10][7]~103_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[5][0]~108_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[5][0]~108 .lut_mask = 16'hBAAA;
defparam \CPU0|iMEM|REGS[5][0]~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N18
cycloneive_lcell_comb \CPU0|iMEM|REGS[6][4]~109 (
// Equation(s):
// \CPU0|iMEM|REGS[6][4]~109_combout  = (\reset~q ) # ((\CPU0|iMEM|REGS[10][7]~103_combout  & (\CPU0|iMEM|Decoder0~0_combout  & !\CPU0|REG_RW~0_combout )))

	.dataa(\CPU0|iMEM|REGS[10][7]~103_combout ),
	.datab(\reset~q ),
	.datac(\CPU0|iMEM|Decoder0~0_combout ),
	.datad(\CPU0|REG_RW~0_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[6][4]~109_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[6][4]~109 .lut_mask = 16'hCCEC;
defparam \CPU0|iMEM|REGS[6][4]~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N28
cycloneive_lcell_comb \CPU0|iMEM|REGS[4][5]~110 (
// Equation(s):
// \CPU0|iMEM|REGS[4][5]~110_combout  = (\reset~q ) # ((\CPU0|iMEM|Decoder0~8_combout  & (\CPU0|iMEM|REGS[10][7]~103_combout  & !\CPU0|REG_RW~0_combout )))

	.dataa(\CPU0|iMEM|Decoder0~8_combout ),
	.datab(\reset~q ),
	.datac(\CPU0|iMEM|REGS[10][7]~103_combout ),
	.datad(\CPU0|REG_RW~0_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[4][5]~110_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[4][5]~110 .lut_mask = 16'hCCEC;
defparam \CPU0|iMEM|REGS[4][5]~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N22
cycloneive_lcell_comb \CPU0|iMEM|REGS[7][5]~111 (
// Equation(s):
// \CPU0|iMEM|REGS[7][5]~111_combout  = (\reset~q ) # ((\CPU0|iMEM|Decoder0~13_combout  & (\CPU0|iMEM|REGS[10][7]~103_combout  & !\CPU0|REG_RW~0_combout )))

	.dataa(\reset~q ),
	.datab(\CPU0|iMEM|Decoder0~13_combout ),
	.datac(\CPU0|iMEM|REGS[10][7]~103_combout ),
	.datad(\CPU0|REG_RW~0_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[7][5]~111_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[7][5]~111 .lut_mask = 16'hAAEA;
defparam \CPU0|iMEM|REGS[7][5]~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N26
cycloneive_lcell_comb \CPU0|iMEM|REGS[1][6]~113 (
// Equation(s):
// \CPU0|iMEM|REGS[1][6]~113_combout  = (\reset~q ) # ((\CPU0|iMEM|Decoder0~6_combout  & (\CPU0|iMEM|REGS[10][7]~103_combout  & !\CPU0|REG_RW~0_combout )))

	.dataa(\reset~q ),
	.datab(\CPU0|iMEM|Decoder0~6_combout ),
	.datac(\CPU0|iMEM|REGS[10][7]~103_combout ),
	.datad(\CPU0|REG_RW~0_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[1][6]~113_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[1][6]~113 .lut_mask = 16'hAAEA;
defparam \CPU0|iMEM|REGS[1][6]~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N20
cycloneive_lcell_comb \CPU0|iMEM|REGS[0][3]~114 (
// Equation(s):
// \CPU0|iMEM|REGS[0][3]~114_combout  = (\reset~q ) # ((\CPU0|iMEM|Decoder0~10_combout  & (\CPU0|iMEM|REGS[10][7]~103_combout  & !\CPU0|REG_RW~0_combout )))

	.dataa(\CPU0|iMEM|Decoder0~10_combout ),
	.datab(\reset~q ),
	.datac(\CPU0|iMEM|REGS[10][7]~103_combout ),
	.datad(\CPU0|REG_RW~0_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[0][3]~114_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[0][3]~114 .lut_mask = 16'hCCEC;
defparam \CPU0|iMEM|REGS[0][3]~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N8
cycloneive_lcell_comb \MATRIX|Decoder0~0 (
// Equation(s):
// \MATRIX|Decoder0~0_combout  = (!\keyboard|keymapper_inst|Selector5~5_combout  & (!\keyboard|keymapper_inst|Selector3~13_combout  & !\keyboard|keymapper_inst|Selector4~3_combout ))

	.dataa(gnd),
	.datab(\keyboard|keymapper_inst|Selector5~5_combout ),
	.datac(\keyboard|keymapper_inst|Selector3~13_combout ),
	.datad(\keyboard|keymapper_inst|Selector4~3_combout ),
	.cin(gnd),
	.combout(\MATRIX|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \MATRIX|Decoder0~0 .lut_mask = 16'h0003;
defparam \MATRIX|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N10
cycloneive_lcell_comb \CPU0|DATA_IN_s[1]~0 (
// Equation(s):
// \CPU0|DATA_IN_s[1]~0_combout  = (\RAM_E_S~q ) # ((!\KBD_E_S~q  & !\ROM_E_S~q ))

	.dataa(\RAM_E_S~q ),
	.datab(\KBD_E_S~q ),
	.datac(\ROM_E_S~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|DATA_IN_s[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|DATA_IN_s[1]~0 .lut_mask = 16'hABAB;
defparam \CPU0|DATA_IN_s[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N22
cycloneive_lcell_comb \MATRIX|Equal0~0 (
// Equation(s):
// \MATRIX|Equal0~0_combout  = \CPU0|PORT_A_OUT [0] $ (((!\keyboard|keymapper_inst|Selector0~95_combout  & (!\keyboard|keymapper_inst|Selector2~10_combout  & !\keyboard|keymapper_inst|Selector1~12_combout ))))

	.dataa(\keyboard|keymapper_inst|Selector0~95_combout ),
	.datab(\keyboard|keymapper_inst|Selector2~10_combout ),
	.datac(\CPU0|PORT_A_OUT [0]),
	.datad(\keyboard|keymapper_inst|Selector1~12_combout ),
	.cin(gnd),
	.combout(\MATRIX|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \MATRIX|Equal0~0 .lut_mask = 16'hF0E1;
defparam \MATRIX|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N8
cycloneive_lcell_comb \MATRIX|Equal0~1 (
// Equation(s):
// \MATRIX|Equal0~1_combout  = \CPU0|PORT_A_OUT [1] $ (((!\keyboard|keymapper_inst|Selector0~95_combout  & (\keyboard|keymapper_inst|Selector2~10_combout  & !\keyboard|keymapper_inst|Selector1~12_combout ))))

	.dataa(\keyboard|keymapper_inst|Selector0~95_combout ),
	.datab(\keyboard|keymapper_inst|Selector2~10_combout ),
	.datac(\CPU0|PORT_A_OUT [1]),
	.datad(\keyboard|keymapper_inst|Selector1~12_combout ),
	.cin(gnd),
	.combout(\MATRIX|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \MATRIX|Equal0~1 .lut_mask = 16'hF0B4;
defparam \MATRIX|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N6
cycloneive_lcell_comb \MATRIX|Equal0~2 (
// Equation(s):
// \MATRIX|Equal0~2_combout  = \CPU0|PORT_A_OUT [2] $ (((!\keyboard|keymapper_inst|Selector2~10_combout  & (\keyboard|keymapper_inst|Selector1~12_combout  & !\keyboard|keymapper_inst|Selector0~95_combout ))))

	.dataa(\keyboard|keymapper_inst|Selector2~10_combout ),
	.datab(\keyboard|keymapper_inst|Selector1~12_combout ),
	.datac(\CPU0|PORT_A_OUT [2]),
	.datad(\keyboard|keymapper_inst|Selector0~95_combout ),
	.cin(gnd),
	.combout(\MATRIX|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \MATRIX|Equal0~2 .lut_mask = 16'hF0B4;
defparam \MATRIX|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N0
cycloneive_lcell_comb \MATRIX|Equal0~3 (
// Equation(s):
// \MATRIX|Equal0~3_combout  = \CPU0|PORT_A_OUT [3] $ (((\keyboard|keymapper_inst|Selector2~10_combout  & (!\keyboard|keymapper_inst|Selector0~95_combout  & \keyboard|keymapper_inst|Selector1~12_combout ))))

	.dataa(\keyboard|keymapper_inst|Selector2~10_combout ),
	.datab(\keyboard|keymapper_inst|Selector0~95_combout ),
	.datac(\CPU0|PORT_A_OUT [3]),
	.datad(\keyboard|keymapper_inst|Selector1~12_combout ),
	.cin(gnd),
	.combout(\MATRIX|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \MATRIX|Equal0~3 .lut_mask = 16'hD2F0;
defparam \MATRIX|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N2
cycloneive_lcell_comb \CPU0|DATA_IN_s[1]~1 (
// Equation(s):
// \CPU0|DATA_IN_s[1]~1_combout  = (\MATRIX|Equal0~2_combout  & (\MATRIX|Equal0~3_combout  & (\MATRIX|Equal0~0_combout  & \MATRIX|Equal0~1_combout )))

	.dataa(\MATRIX|Equal0~2_combout ),
	.datab(\MATRIX|Equal0~3_combout ),
	.datac(\MATRIX|Equal0~0_combout ),
	.datad(\MATRIX|Equal0~1_combout ),
	.cin(gnd),
	.combout(\CPU0|DATA_IN_s[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|DATA_IN_s[1]~1 .lut_mask = 16'h8000;
defparam \CPU0|DATA_IN_s[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N20
cycloneive_lcell_comb \MATRIX|Equal0~4 (
// Equation(s):
// \MATRIX|Equal0~4_combout  = \CPU0|PORT_A_OUT [4] $ (((!\keyboard|keymapper_inst|Selector2~10_combout  & (\keyboard|keymapper_inst|Selector0~95_combout  & !\keyboard|keymapper_inst|Selector1~12_combout ))))

	.dataa(\keyboard|keymapper_inst|Selector2~10_combout ),
	.datab(\keyboard|keymapper_inst|Selector0~95_combout ),
	.datac(\CPU0|PORT_A_OUT [4]),
	.datad(\keyboard|keymapper_inst|Selector1~12_combout ),
	.cin(gnd),
	.combout(\MATRIX|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \MATRIX|Equal0~4 .lut_mask = 16'hF0B4;
defparam \MATRIX|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N28
cycloneive_lcell_comb \MATRIX|Equal0~5 (
// Equation(s):
// \MATRIX|Equal0~5_combout  = \CPU0|PORT_A_OUT [5] $ (((\keyboard|keymapper_inst|Selector2~10_combout  & (!\keyboard|keymapper_inst|Selector1~12_combout  & \keyboard|keymapper_inst|Selector0~95_combout ))))

	.dataa(\keyboard|keymapper_inst|Selector2~10_combout ),
	.datab(\keyboard|keymapper_inst|Selector1~12_combout ),
	.datac(\CPU0|PORT_A_OUT [5]),
	.datad(\keyboard|keymapper_inst|Selector0~95_combout ),
	.cin(gnd),
	.combout(\MATRIX|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \MATRIX|Equal0~5 .lut_mask = 16'hD2F0;
defparam \MATRIX|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N14
cycloneive_lcell_comb \MATRIX|Equal0~6 (
// Equation(s):
// \MATRIX|Equal0~6_combout  = \CPU0|PORT_A_OUT [6] $ (((!\keyboard|keymapper_inst|Selector2~10_combout  & (\keyboard|keymapper_inst|Selector0~95_combout  & \keyboard|keymapper_inst|Selector1~12_combout ))))

	.dataa(\keyboard|keymapper_inst|Selector2~10_combout ),
	.datab(\keyboard|keymapper_inst|Selector0~95_combout ),
	.datac(\CPU0|PORT_A_OUT [6]),
	.datad(\keyboard|keymapper_inst|Selector1~12_combout ),
	.cin(gnd),
	.combout(\MATRIX|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \MATRIX|Equal0~6 .lut_mask = 16'hB4F0;
defparam \MATRIX|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N10
cycloneive_lcell_comb \MATRIX|Equal0~7 (
// Equation(s):
// \MATRIX|Equal0~7_combout  = \CPU0|PORT_A_OUT [7] $ (((\keyboard|keymapper_inst|Selector2~10_combout  & (\keyboard|keymapper_inst|Selector1~12_combout  & \keyboard|keymapper_inst|Selector0~95_combout ))))

	.dataa(\keyboard|keymapper_inst|Selector2~10_combout ),
	.datab(\keyboard|keymapper_inst|Selector1~12_combout ),
	.datac(\CPU0|PORT_A_OUT [7]),
	.datad(\keyboard|keymapper_inst|Selector0~95_combout ),
	.cin(gnd),
	.combout(\MATRIX|Equal0~7_combout ),
	.cout());
// synopsys translate_off
defparam \MATRIX|Equal0~7 .lut_mask = 16'h78F0;
defparam \MATRIX|Equal0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N24
cycloneive_lcell_comb \CPU0|DATA_IN_s[1]~2 (
// Equation(s):
// \CPU0|DATA_IN_s[1]~2_combout  = (\MATRIX|Equal0~7_combout  & (\MATRIX|Equal0~4_combout  & (\MATRIX|Equal0~6_combout  & \MATRIX|Equal0~5_combout )))

	.dataa(\MATRIX|Equal0~7_combout ),
	.datab(\MATRIX|Equal0~4_combout ),
	.datac(\MATRIX|Equal0~6_combout ),
	.datad(\MATRIX|Equal0~5_combout ),
	.cin(gnd),
	.combout(\CPU0|DATA_IN_s[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|DATA_IN_s[1]~2 .lut_mask = 16'h8000;
defparam \CPU0|DATA_IN_s[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N28
cycloneive_lcell_comb \CPU0|DATA_IN_s[1]~3 (
// Equation(s):
// \CPU0|DATA_IN_s[1]~3_combout  = (\ROM_E_S~q ) # (\RAM_E_S~q )

	.dataa(gnd),
	.datab(\ROM_E_S~q ),
	.datac(\RAM_E_S~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|DATA_IN_s[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|DATA_IN_s[1]~3 .lut_mask = 16'hFCFC;
defparam \CPU0|DATA_IN_s[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N26
cycloneive_lcell_comb \CPU0|DATA_IN_s[1]~4 (
// Equation(s):
// \CPU0|DATA_IN_s[1]~4_combout  = (!\CPU0|DATA_IN_s[1]~3_combout  & ((\CPU0|DATA_IN_s[1]~0_combout ) # ((\CPU0|DATA_IN_s[1]~2_combout  & \CPU0|DATA_IN_s[1]~1_combout ))))

	.dataa(\CPU0|DATA_IN_s[1]~2_combout ),
	.datab(\CPU0|DATA_IN_s[1]~1_combout ),
	.datac(\CPU0|DATA_IN_s[1]~0_combout ),
	.datad(\CPU0|DATA_IN_s[1]~3_combout ),
	.cin(gnd),
	.combout(\CPU0|DATA_IN_s[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|DATA_IN_s[1]~4 .lut_mask = 16'h00F8;
defparam \CPU0|DATA_IN_s[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y15_N17
dffeas \arbiter_inst|RAM_data_out[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\RAM_inst|altsyncram_component|auto_generated|mux2|result_node[0]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\multiHEX|frame_clk_inst|count [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arbiter_inst|RAM_data_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \arbiter_inst|RAM_data_out[0] .is_wysiwyg = "true";
defparam \arbiter_inst|RAM_data_out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N14
cycloneive_lcell_comb \DATA_IN[0]~0 (
// Equation(s):
// \DATA_IN[0]~0_combout  = (\CPU0|DATA_IN_s[1]~0_combout  & (\CPU0|DATA_IN_s[1]~3_combout  & (\arbiter_inst|RAM_data_out [0]))) # (!\CPU0|DATA_IN_s[1]~0_combout  & (((\arbiter_inst|ROM_data_out [0])) # (!\CPU0|DATA_IN_s[1]~3_combout )))

	.dataa(\CPU0|DATA_IN_s[1]~0_combout ),
	.datab(\CPU0|DATA_IN_s[1]~3_combout ),
	.datac(\arbiter_inst|RAM_data_out [0]),
	.datad(\arbiter_inst|ROM_data_out [0]),
	.cin(gnd),
	.combout(\DATA_IN[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_IN[0]~0 .lut_mask = 16'hD591;
defparam \DATA_IN[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N16
cycloneive_lcell_comb \DATA_IN[0] (
// Equation(s):
// DATA_IN[0] = (\CPU0|DATA_IN_s[1]~4_combout  & ((\DATA_IN[0]~0_combout  & ((!\MATRIX|Decoder0~0_combout ))) # (!\DATA_IN[0]~0_combout  & (\arbiter_inst|system_address [0])))) # (!\CPU0|DATA_IN_s[1]~4_combout  & (\DATA_IN[0]~0_combout ))

	.dataa(\CPU0|DATA_IN_s[1]~4_combout ),
	.datab(\DATA_IN[0]~0_combout ),
	.datac(\arbiter_inst|system_address [0]),
	.datad(\MATRIX|Decoder0~0_combout ),
	.cin(gnd),
	.combout(DATA_IN[0]),
	.cout());
// synopsys translate_off
defparam \DATA_IN[0] .lut_mask = 16'h64EC;
defparam \DATA_IN[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N26
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector75~0 (
// Equation(s):
// \CPU0|cpu01_inst|Selector75~0_combout  = (\CPU0|cpu01_inst|ix_ctrl~1_combout  & (\CPU0|cpu01_inst|Selector232~3_combout  & ((\CPU0|cpu01_inst|Selector166~8_combout )))) # (!\CPU0|cpu01_inst|ix_ctrl~1_combout  & (((\CPU0|cpu01_inst|op_code[6]~5_combout 
// ))))

	.dataa(\CPU0|cpu01_inst|Selector232~3_combout ),
	.datab(\CPU0|cpu01_inst|ix_ctrl~1_combout ),
	.datac(\CPU0|cpu01_inst|op_code[6]~5_combout ),
	.datad(\CPU0|cpu01_inst|Selector166~8_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector75~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector75~0 .lut_mask = 16'hB830;
defparam \CPU0|cpu01_inst|Selector75~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N26
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector109~0 (
// Equation(s):
// \CPU0|cpu01_inst|Selector109~0_combout  = (\CPU0|cpu01_inst|state.immediate16_state~q  & (((\CPU0|cpu01_inst|md [4])))) # (!\CPU0|cpu01_inst|state.immediate16_state~q  & ((\CPU0|cpu01_inst|state.read16_state~q  & ((\CPU0|cpu01_inst|md [4]))) # 
// (!\CPU0|cpu01_inst|state.read16_state~q  & (\CPU0|cpu01_inst|Selector168~8_combout ))))

	.dataa(\CPU0|cpu01_inst|Selector168~8_combout ),
	.datab(\CPU0|cpu01_inst|state.immediate16_state~q ),
	.datac(\CPU0|cpu01_inst|md [4]),
	.datad(\CPU0|cpu01_inst|state.read16_state~q ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector109~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector109~0 .lut_mask = 16'hF0E2;
defparam \CPU0|cpu01_inst|Selector109~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N12
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector110~0 (
// Equation(s):
// \CPU0|cpu01_inst|Selector110~0_combout  = (\CPU0|cpu01_inst|state.immediate16_state~q  & (\CPU0|cpu01_inst|md [3])) # (!\CPU0|cpu01_inst|state.immediate16_state~q  & ((\CPU0|cpu01_inst|state.read16_state~q  & (\CPU0|cpu01_inst|md [3])) # 
// (!\CPU0|cpu01_inst|state.read16_state~q  & ((\CPU0|cpu01_inst|Selector169~8_combout )))))

	.dataa(\CPU0|cpu01_inst|md [3]),
	.datab(\CPU0|cpu01_inst|state.immediate16_state~q ),
	.datac(\CPU0|cpu01_inst|Selector169~8_combout ),
	.datad(\CPU0|cpu01_inst|state.read16_state~q ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector110~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector110~0 .lut_mask = 16'hAAB8;
defparam \CPU0|cpu01_inst|Selector110~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N30
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector111~0 (
// Equation(s):
// \CPU0|cpu01_inst|Selector111~0_combout  = (\CPU0|cpu01_inst|state.immediate16_state~q  & (\CPU0|cpu01_inst|md [2])) # (!\CPU0|cpu01_inst|state.immediate16_state~q  & ((\CPU0|cpu01_inst|state.read16_state~q  & (\CPU0|cpu01_inst|md [2])) # 
// (!\CPU0|cpu01_inst|state.read16_state~q  & ((\CPU0|cpu01_inst|Selector170~8_combout )))))

	.dataa(\CPU0|cpu01_inst|md [2]),
	.datab(\CPU0|cpu01_inst|state.immediate16_state~q ),
	.datac(\CPU0|cpu01_inst|Selector170~8_combout ),
	.datad(\CPU0|cpu01_inst|state.read16_state~q ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector111~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector111~0 .lut_mask = 16'hAAB8;
defparam \CPU0|cpu01_inst|Selector111~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N12
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector123~0 (
// Equation(s):
// \CPU0|cpu01_inst|Selector123~0_combout  = (\CPU0|cpu01_inst|op_code[6]~5_combout  & ((\CPU0|cpu01_inst|cc [6]) # ((\CPU0|cpu01_inst|WideNor9~combout )))) # (!\CPU0|cpu01_inst|op_code[6]~5_combout  & (!\CPU0|cpu01_inst|state.rti_cc_state~q  & 
// ((\CPU0|cpu01_inst|cc [6]) # (\CPU0|cpu01_inst|WideNor9~combout ))))

	.dataa(\CPU0|cpu01_inst|op_code[6]~5_combout ),
	.datab(\CPU0|cpu01_inst|cc [6]),
	.datac(\CPU0|cpu01_inst|state.rti_cc_state~q ),
	.datad(\CPU0|cpu01_inst|WideNor9~combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector123~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector123~0 .lut_mask = 16'hAF8C;
defparam \CPU0|cpu01_inst|Selector123~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N16
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector123~1 (
// Equation(s):
// \CPU0|cpu01_inst|Selector123~1_combout  = (\CPU0|cpu01_inst|Selector123~0_combout  & (((\CPU0|cpu01_inst|Selector150~2_combout  & \CPU0|cpu01_inst|cc [6])) # (!\CPU0|cpu01_inst|Selector282~10_combout )))

	.dataa(\CPU0|cpu01_inst|Selector150~2_combout ),
	.datab(\CPU0|cpu01_inst|Selector282~10_combout ),
	.datac(\CPU0|cpu01_inst|cc [6]),
	.datad(\CPU0|cpu01_inst|Selector123~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector123~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector123~1 .lut_mask = 16'hB300;
defparam \CPU0|cpu01_inst|Selector123~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N30
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector186~2 (
// Equation(s):
// \CPU0|cpu01_inst|Selector186~2_combout  = (!\CPU0|cpu01_inst|Selector151~2_combout  & (!\CPU0|cpu01_inst|Selector155~2_combout  & (!\CPU0|cpu01_inst|Selector150~2_combout  & !\CPU0|cpu01_inst|Selector154~2_combout )))

	.dataa(\CPU0|cpu01_inst|Selector151~2_combout ),
	.datab(\CPU0|cpu01_inst|Selector155~2_combout ),
	.datac(\CPU0|cpu01_inst|Selector150~2_combout ),
	.datad(\CPU0|cpu01_inst|Selector154~2_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector186~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector186~2 .lut_mask = 16'h0001;
defparam \CPU0|cpu01_inst|Selector186~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N16
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector186~3 (
// Equation(s):
// \CPU0|cpu01_inst|Selector186~3_combout  = (!\CPU0|cpu01_inst|Selector156~2_combout  & ((\CPU0|cpu01_inst|Selector269~0_combout ) # ((\CPU0|cpu01_inst|Decoder7~9_combout  & \CPU0|cpu01_inst|Selector268~0_combout ))))

	.dataa(\CPU0|cpu01_inst|Decoder7~9_combout ),
	.datab(\CPU0|cpu01_inst|Selector269~0_combout ),
	.datac(\CPU0|cpu01_inst|Selector156~2_combout ),
	.datad(\CPU0|cpu01_inst|Selector268~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector186~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector186~3 .lut_mask = 16'h0E0C;
defparam \CPU0|cpu01_inst|Selector186~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N2
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector186~4 (
// Equation(s):
// \CPU0|cpu01_inst|Selector186~4_combout  = (!\CPU0|cpu01_inst|Selector152~2_combout  & (!\CPU0|cpu01_inst|Selector153~2_combout  & (\CPU0|cpu01_inst|Selector186~2_combout  & \CPU0|cpu01_inst|Selector186~3_combout )))

	.dataa(\CPU0|cpu01_inst|Selector152~2_combout ),
	.datab(\CPU0|cpu01_inst|Selector153~2_combout ),
	.datac(\CPU0|cpu01_inst|Selector186~2_combout ),
	.datad(\CPU0|cpu01_inst|Selector186~3_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector186~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector186~4 .lut_mask = 16'h1000;
defparam \CPU0|cpu01_inst|Selector186~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N26
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector186~7 (
// Equation(s):
// \CPU0|cpu01_inst|Selector186~7_combout  = (\CPU0|cpu01_inst|Selector157~0_combout  & (\CPU0|cpu01_inst|Selector173~18_combout  & (!\CPU0|cpu01_inst|Selector149~2_combout  & !\CPU0|cpu01_inst|WideOr11~1_combout )))

	.dataa(\CPU0|cpu01_inst|Selector157~0_combout ),
	.datab(\CPU0|cpu01_inst|Selector173~18_combout ),
	.datac(\CPU0|cpu01_inst|Selector149~2_combout ),
	.datad(\CPU0|cpu01_inst|WideOr11~1_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector186~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector186~7 .lut_mask = 16'h0008;
defparam \CPU0|cpu01_inst|Selector186~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N18
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector186~8 (
// Equation(s):
// \CPU0|cpu01_inst|Selector186~8_combout  = (\CPU0|cpu01_inst|Selector141~combout  & ((\CPU0|cpu01_inst|right[15]~1_combout  & ((\CPU0|cpu01_inst|Selector263~3_combout ))) # (!\CPU0|cpu01_inst|right[15]~1_combout  & (\CPU0|cpu01_inst|Selector264~2_combout 
// )))) # (!\CPU0|cpu01_inst|Selector141~combout  & ((\CPU0|cpu01_inst|right[15]~1_combout  & (\CPU0|cpu01_inst|Selector264~2_combout )) # (!\CPU0|cpu01_inst|right[15]~1_combout  & ((\CPU0|cpu01_inst|Selector263~3_combout )))))

	.dataa(\CPU0|cpu01_inst|Selector141~combout ),
	.datab(\CPU0|cpu01_inst|right[15]~1_combout ),
	.datac(\CPU0|cpu01_inst|Selector264~2_combout ),
	.datad(\CPU0|cpu01_inst|Selector263~3_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector186~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector186~8 .lut_mask = 16'hF960;
defparam \CPU0|cpu01_inst|Selector186~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N12
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector186~9 (
// Equation(s):
// \CPU0|cpu01_inst|Selector186~9_combout  = (\CPU0|cpu01_inst|Selector186~7_combout ) # ((\CPU0|cpu01_inst|Selector186~8_combout  & (\CPU0|cpu01_inst|Selector165~10_combout  $ (\CPU0|cpu01_inst|Selector141~combout ))))

	.dataa(\CPU0|cpu01_inst|Selector165~10_combout ),
	.datab(\CPU0|cpu01_inst|Selector141~combout ),
	.datac(\CPU0|cpu01_inst|Selector186~7_combout ),
	.datad(\CPU0|cpu01_inst|Selector186~8_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector186~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector186~9 .lut_mask = 16'hF6F0;
defparam \CPU0|cpu01_inst|Selector186~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N26
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector186~11 (
// Equation(s):
// \CPU0|cpu01_inst|Selector186~11_combout  = (((!\CPU0|cpu01_inst|Decoder7~12_combout  & !\CPU0|cpu01_inst|Decoder7~9_combout )) # (!\CPU0|cpu01_inst|state.decode_state~q )) # (!\CPU0|cpu01_inst|Decoder8~0_combout )

	.dataa(\CPU0|cpu01_inst|Decoder8~0_combout ),
	.datab(\CPU0|cpu01_inst|Decoder7~12_combout ),
	.datac(\CPU0|cpu01_inst|Decoder7~9_combout ),
	.datad(\CPU0|cpu01_inst|state.decode_state~q ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector186~11_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector186~11 .lut_mask = 16'h57FF;
defparam \CPU0|cpu01_inst|Selector186~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N24
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector186~12 (
// Equation(s):
// \CPU0|cpu01_inst|Selector186~12_combout  = (\CPU0|cpu01_inst|Selector183~0_combout  & (\CPU0|cpu01_inst|cc [1] & \CPU0|cpu01_inst|Selector186~11_combout ))

	.dataa(\CPU0|cpu01_inst|Selector183~0_combout ),
	.datab(\CPU0|cpu01_inst|cc [1]),
	.datac(\CPU0|cpu01_inst|Selector186~11_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector186~12_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector186~12 .lut_mask = 16'h8080;
defparam \CPU0|cpu01_inst|Selector186~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N22
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector127~4 (
// Equation(s):
// \CPU0|cpu01_inst|Selector127~4_combout  = (\CPU0|cpu01_inst|WideNor9~combout  & (\CPU0|cpu01_inst|state.rti_cc_state~q  & ((\CPU0|cpu01_inst|op_code[2]~1_combout )))) # (!\CPU0|cpu01_inst|WideNor9~combout  & ((\CPU0|cpu01_inst|cc [2]) # 
// ((\CPU0|cpu01_inst|state.rti_cc_state~q  & \CPU0|cpu01_inst|op_code[2]~1_combout ))))

	.dataa(\CPU0|cpu01_inst|WideNor9~combout ),
	.datab(\CPU0|cpu01_inst|state.rti_cc_state~q ),
	.datac(\CPU0|cpu01_inst|cc [2]),
	.datad(\CPU0|cpu01_inst|op_code[2]~1_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector127~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector127~4 .lut_mask = 16'hDC50;
defparam \CPU0|cpu01_inst|Selector127~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N6
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector187~0 (
// Equation(s):
// \CPU0|cpu01_inst|Selector187~0_combout  = (!\CPU0|cpu01_inst|state.int_wai_state~q  & !\CPU0|cpu01_inst|state.fetch_state~q )

	.dataa(gnd),
	.datab(\CPU0|cpu01_inst|state.int_wai_state~q ),
	.datac(\CPU0|cpu01_inst|state.fetch_state~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector187~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector187~0 .lut_mask = 16'h0303;
defparam \CPU0|cpu01_inst|Selector187~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N22
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector187~1 (
// Equation(s):
// \CPU0|cpu01_inst|Selector187~1_combout  = (\CPU0|cpu01_inst|Selector187~0_combout  & (((\CPU0|cpu01_inst|nmi_ack~q  & \CPU0|cpu01_inst|state.reset_state~q )))) # (!\CPU0|cpu01_inst|Selector187~0_combout  & (\CPU0|cpu01_inst|nmi_req~q  & 
// ((\CPU0|cpu01_inst|state.reset_state~q ) # (!\CPU0|cpu01_inst|nmi_ack~q ))))

	.dataa(\CPU0|cpu01_inst|Selector187~0_combout ),
	.datab(\CPU0|cpu01_inst|nmi_req~q ),
	.datac(\CPU0|cpu01_inst|nmi_ack~q ),
	.datad(\CPU0|cpu01_inst|state.reset_state~q ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector187~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector187~1 .lut_mask = 16'hE404;
defparam \CPU0|cpu01_inst|Selector187~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N12
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector22~1 (
// Equation(s):
// \CPU0|cpu01_inst|Selector22~1_combout  = (\CPU0|cpu01_inst|WideOr169~0_combout  & ((\CPU0|cpu01_inst|cc [1]) # ((\CPU0|cpu01_inst|xreg [9] & \CPU0|cpu01_inst|WideOr168~0_combout )))) # (!\CPU0|cpu01_inst|WideOr169~0_combout  & (\CPU0|cpu01_inst|xreg [9] & 
// (\CPU0|cpu01_inst|WideOr168~0_combout )))

	.dataa(\CPU0|cpu01_inst|WideOr169~0_combout ),
	.datab(\CPU0|cpu01_inst|xreg [9]),
	.datac(\CPU0|cpu01_inst|WideOr168~0_combout ),
	.datad(\CPU0|cpu01_inst|cc [1]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector22~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector22~1 .lut_mask = 16'hEAC0;
defparam \CPU0|cpu01_inst|Selector22~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N4
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector22~2 (
// Equation(s):
// \CPU0|cpu01_inst|Selector22~2_combout  = (\CPU0|cpu01_inst|xreg [1] & (((\CPU0|cpu01_inst|state.pshx_lo_state~q ) # (\CPU0|cpu01_inst|state.int_ixl_state~q )) # (!\CPU0|cpu01_inst|ix_ctrl~0_combout )))

	.dataa(\CPU0|cpu01_inst|xreg [1]),
	.datab(\CPU0|cpu01_inst|ix_ctrl~0_combout ),
	.datac(\CPU0|cpu01_inst|state.pshx_lo_state~q ),
	.datad(\CPU0|cpu01_inst|state.int_ixl_state~q ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector22~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector22~2 .lut_mask = 16'hAAA2;
defparam \CPU0|cpu01_inst|Selector22~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N6
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector22~3 (
// Equation(s):
// \CPU0|cpu01_inst|Selector22~3_combout  = (\CPU0|cpu01_inst|Selector22~1_combout ) # ((\CPU0|cpu01_inst|Selector22~2_combout ) # ((\CPU0|cpu01_inst|WideOr166~0_combout  & \CPU0|cpu01_inst|accb [1])))

	.dataa(\CPU0|cpu01_inst|Selector22~1_combout ),
	.datab(\CPU0|cpu01_inst|WideOr166~0_combout ),
	.datac(\CPU0|cpu01_inst|accb [1]),
	.datad(\CPU0|cpu01_inst|Selector22~2_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector22~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector22~3 .lut_mask = 16'hFFEA;
defparam \CPU0|cpu01_inst|Selector22~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N12
cycloneive_lcell_comb \CPU0|counter~2 (
// Equation(s):
// \CPU0|counter~2_combout  = (\CPU0|Add0~2_combout  & (!\reset~q  & !\CPU0|always1~4_combout ))

	.dataa(\CPU0|Add0~2_combout ),
	.datab(gnd),
	.datac(\reset~q ),
	.datad(\CPU0|always1~4_combout ),
	.cin(gnd),
	.combout(\CPU0|counter~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|counter~2 .lut_mask = 16'h000A;
defparam \CPU0|counter~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N22
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector20~0 (
// Equation(s):
// \CPU0|cpu01_inst|Selector20~0_combout  = (\CPU0|cpu01_inst|acca [3] & ((\CPU0|cpu01_inst|state.psha_state~q ) # ((\CPU0|cpu01_inst|state.int_acca_state~q ) # (!\CPU0|cpu01_inst|acca_ctrl~0_combout ))))

	.dataa(\CPU0|cpu01_inst|state.psha_state~q ),
	.datab(\CPU0|cpu01_inst|acca [3]),
	.datac(\CPU0|cpu01_inst|acca_ctrl~0_combout ),
	.datad(\CPU0|cpu01_inst|state.int_acca_state~q ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector20~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector20~0 .lut_mask = 16'hCC8C;
defparam \CPU0|cpu01_inst|Selector20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N30
cycloneive_lcell_comb \CPU0|counter~3 (
// Equation(s):
// \CPU0|counter~3_combout  = (!\reset~q  & ((\CPU0|Add0~6_combout ) # (\CPU0|always1~4_combout )))

	.dataa(\CPU0|Add0~6_combout ),
	.datab(gnd),
	.datac(\reset~q ),
	.datad(\CPU0|always1~4_combout ),
	.cin(gnd),
	.combout(\CPU0|counter~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|counter~3 .lut_mask = 16'h0F0A;
defparam \CPU0|counter~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N2
cycloneive_lcell_comb \CPU0|counter~4 (
// Equation(s):
// \CPU0|counter~4_combout  = (\CPU0|Add0~4_combout  & (!\CPU0|always1~4_combout  & !\reset~q ))

	.dataa(\CPU0|Add0~4_combout ),
	.datab(gnd),
	.datac(\CPU0|always1~4_combout ),
	.datad(\reset~q ),
	.cin(gnd),
	.combout(\CPU0|counter~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|counter~4 .lut_mask = 16'h000A;
defparam \CPU0|counter~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N0
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector19~1 (
// Equation(s):
// \CPU0|cpu01_inst|Selector19~1_combout  = (\CPU0|cpu01_inst|cc [4] & ((\CPU0|cpu01_inst|WideOr169~0_combout ) # ((\CPU0|cpu01_inst|xreg [12] & \CPU0|cpu01_inst|WideOr168~0_combout )))) # (!\CPU0|cpu01_inst|cc [4] & (\CPU0|cpu01_inst|xreg [12] & 
// (\CPU0|cpu01_inst|WideOr168~0_combout )))

	.dataa(\CPU0|cpu01_inst|cc [4]),
	.datab(\CPU0|cpu01_inst|xreg [12]),
	.datac(\CPU0|cpu01_inst|WideOr168~0_combout ),
	.datad(\CPU0|cpu01_inst|WideOr169~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector19~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector19~1 .lut_mask = 16'hEAC0;
defparam \CPU0|cpu01_inst|Selector19~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N10
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector19~2 (
// Equation(s):
// \CPU0|cpu01_inst|Selector19~2_combout  = (\CPU0|cpu01_inst|xreg [4] & ((\CPU0|cpu01_inst|state.int_ixl_state~q ) # ((\CPU0|cpu01_inst|state.pshx_lo_state~q ) # (!\CPU0|cpu01_inst|ix_ctrl~0_combout ))))

	.dataa(\CPU0|cpu01_inst|state.int_ixl_state~q ),
	.datab(\CPU0|cpu01_inst|state.pshx_lo_state~q ),
	.datac(\CPU0|cpu01_inst|xreg [4]),
	.datad(\CPU0|cpu01_inst|ix_ctrl~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector19~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector19~2 .lut_mask = 16'hE0F0;
defparam \CPU0|cpu01_inst|Selector19~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N10
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector19~3 (
// Equation(s):
// \CPU0|cpu01_inst|Selector19~3_combout  = (\CPU0|cpu01_inst|Selector19~1_combout ) # ((\CPU0|cpu01_inst|Selector19~2_combout ) # ((\CPU0|cpu01_inst|WideOr166~0_combout  & \CPU0|cpu01_inst|accb [4])))

	.dataa(\CPU0|cpu01_inst|WideOr166~0_combout ),
	.datab(\CPU0|cpu01_inst|Selector19~1_combout ),
	.datac(\CPU0|cpu01_inst|accb [4]),
	.datad(\CPU0|cpu01_inst|Selector19~2_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector19~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector19~3 .lut_mask = 16'hFFEC;
defparam \CPU0|cpu01_inst|Selector19~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N12
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector19~4 (
// Equation(s):
// \CPU0|cpu01_inst|Selector19~4_combout  = (\CPU0|cpu01_inst|md [12] & ((\CPU0|cpu01_inst|state.write16_state~q ) # ((\CPU0|cpu01_inst|pc [12] & \CPU0|cpu01_inst|WideOr171~combout )))) # (!\CPU0|cpu01_inst|md [12] & (\CPU0|cpu01_inst|pc [12] & 
// (\CPU0|cpu01_inst|WideOr171~combout )))

	.dataa(\CPU0|cpu01_inst|md [12]),
	.datab(\CPU0|cpu01_inst|pc [12]),
	.datac(\CPU0|cpu01_inst|WideOr171~combout ),
	.datad(\CPU0|cpu01_inst|state.write16_state~q ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector19~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector19~4 .lut_mask = 16'hEAC0;
defparam \CPU0|cpu01_inst|Selector19~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N30
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector19~5 (
// Equation(s):
// \CPU0|cpu01_inst|Selector19~5_combout  = (\CPU0|cpu01_inst|Selector19~3_combout ) # ((\CPU0|cpu01_inst|Selector19~4_combout ) # ((\CPU0|cpu01_inst|pc [4] & \CPU0|cpu01_inst|WideOr170~combout )))

	.dataa(\CPU0|cpu01_inst|Selector19~3_combout ),
	.datab(\CPU0|cpu01_inst|pc [4]),
	.datac(\CPU0|cpu01_inst|WideOr170~combout ),
	.datad(\CPU0|cpu01_inst|Selector19~4_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector19~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector19~5 .lut_mask = 16'hFFEA;
defparam \CPU0|cpu01_inst|Selector19~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N14
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector18~1 (
// Equation(s):
// \CPU0|cpu01_inst|Selector18~1_combout  = (\CPU0|cpu01_inst|WideOr168~0_combout  & ((\CPU0|cpu01_inst|xreg [13]) # ((\CPU0|cpu01_inst|cc [5] & \CPU0|cpu01_inst|WideOr169~0_combout )))) # (!\CPU0|cpu01_inst|WideOr168~0_combout  & (\CPU0|cpu01_inst|cc [5] & 
// ((\CPU0|cpu01_inst|WideOr169~0_combout ))))

	.dataa(\CPU0|cpu01_inst|WideOr168~0_combout ),
	.datab(\CPU0|cpu01_inst|cc [5]),
	.datac(\CPU0|cpu01_inst|xreg [13]),
	.datad(\CPU0|cpu01_inst|WideOr169~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector18~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector18~1 .lut_mask = 16'hECA0;
defparam \CPU0|cpu01_inst|Selector18~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N20
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector18~2 (
// Equation(s):
// \CPU0|cpu01_inst|Selector18~2_combout  = (\CPU0|cpu01_inst|xreg [5] & ((\CPU0|cpu01_inst|state.int_ixl_state~q ) # ((\CPU0|cpu01_inst|state.pshx_lo_state~q ) # (!\CPU0|cpu01_inst|ix_ctrl~0_combout ))))

	.dataa(\CPU0|cpu01_inst|state.int_ixl_state~q ),
	.datab(\CPU0|cpu01_inst|xreg [5]),
	.datac(\CPU0|cpu01_inst|state.pshx_lo_state~q ),
	.datad(\CPU0|cpu01_inst|ix_ctrl~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector18~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector18~2 .lut_mask = 16'hC8CC;
defparam \CPU0|cpu01_inst|Selector18~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N6
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector18~3 (
// Equation(s):
// \CPU0|cpu01_inst|Selector18~3_combout  = (\CPU0|cpu01_inst|Selector18~1_combout ) # ((\CPU0|cpu01_inst|Selector18~2_combout ) # ((\CPU0|cpu01_inst|accb [5] & \CPU0|cpu01_inst|WideOr166~0_combout )))

	.dataa(\CPU0|cpu01_inst|Selector18~1_combout ),
	.datab(\CPU0|cpu01_inst|accb [5]),
	.datac(\CPU0|cpu01_inst|WideOr166~0_combout ),
	.datad(\CPU0|cpu01_inst|Selector18~2_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector18~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector18~3 .lut_mask = 16'hFFEA;
defparam \CPU0|cpu01_inst|Selector18~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N30
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector17~0 (
// Equation(s):
// \CPU0|cpu01_inst|Selector17~0_combout  = (\CPU0|cpu01_inst|acca [6] & (((\CPU0|cpu01_inst|state.int_acca_state~q ) # (\CPU0|cpu01_inst|state.psha_state~q )) # (!\CPU0|cpu01_inst|acca_ctrl~0_combout )))

	.dataa(\CPU0|cpu01_inst|acca_ctrl~0_combout ),
	.datab(\CPU0|cpu01_inst|acca [6]),
	.datac(\CPU0|cpu01_inst|state.int_acca_state~q ),
	.datad(\CPU0|cpu01_inst|state.psha_state~q ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector17~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector17~0 .lut_mask = 16'hCCC4;
defparam \CPU0|cpu01_inst|Selector17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N24
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector17~1 (
// Equation(s):
// \CPU0|cpu01_inst|Selector17~1_combout  = (\CPU0|cpu01_inst|xreg [14] & ((\CPU0|cpu01_inst|WideOr168~0_combout ) # ((\CPU0|cpu01_inst|cc [6] & \CPU0|cpu01_inst|WideOr169~0_combout )))) # (!\CPU0|cpu01_inst|xreg [14] & (\CPU0|cpu01_inst|cc [6] & 
// (\CPU0|cpu01_inst|WideOr169~0_combout )))

	.dataa(\CPU0|cpu01_inst|xreg [14]),
	.datab(\CPU0|cpu01_inst|cc [6]),
	.datac(\CPU0|cpu01_inst|WideOr169~0_combout ),
	.datad(\CPU0|cpu01_inst|WideOr168~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector17~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector17~1 .lut_mask = 16'hEAC0;
defparam \CPU0|cpu01_inst|Selector17~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N22
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector17~2 (
// Equation(s):
// \CPU0|cpu01_inst|Selector17~2_combout  = (\CPU0|cpu01_inst|xreg [6] & ((\CPU0|cpu01_inst|state.int_ixl_state~q ) # ((\CPU0|cpu01_inst|state.pshx_lo_state~q ) # (!\CPU0|cpu01_inst|ix_ctrl~0_combout ))))

	.dataa(\CPU0|cpu01_inst|state.int_ixl_state~q ),
	.datab(\CPU0|cpu01_inst|xreg [6]),
	.datac(\CPU0|cpu01_inst|state.pshx_lo_state~q ),
	.datad(\CPU0|cpu01_inst|ix_ctrl~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector17~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector17~2 .lut_mask = 16'hC8CC;
defparam \CPU0|cpu01_inst|Selector17~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N26
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector17~3 (
// Equation(s):
// \CPU0|cpu01_inst|Selector17~3_combout  = (\CPU0|cpu01_inst|Selector17~1_combout ) # ((\CPU0|cpu01_inst|Selector17~2_combout ) # ((\CPU0|cpu01_inst|WideOr166~0_combout  & \CPU0|cpu01_inst|accb [6])))

	.dataa(\CPU0|cpu01_inst|WideOr166~0_combout ),
	.datab(\CPU0|cpu01_inst|Selector17~1_combout ),
	.datac(\CPU0|cpu01_inst|accb [6]),
	.datad(\CPU0|cpu01_inst|Selector17~2_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector17~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector17~3 .lut_mask = 16'hFFEC;
defparam \CPU0|cpu01_inst|Selector17~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N4
cycloneive_lcell_comb \CPU0|counter~9 (
// Equation(s):
// \CPU0|counter~9_combout  = (!\reset~q  & ((\CPU0|Add0~18_combout ) # (\CPU0|always1~4_combout )))

	.dataa(\CPU0|Add0~18_combout ),
	.datab(gnd),
	.datac(\reset~q ),
	.datad(\CPU0|always1~4_combout ),
	.cin(gnd),
	.combout(\CPU0|counter~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|counter~9 .lut_mask = 16'h0F0A;
defparam \CPU0|counter~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N6
cycloneive_lcell_comb \CPU0|counter~14 (
// Equation(s):
// \CPU0|counter~14_combout  = (!\reset~q  & ((\CPU0|Add0~30_combout ) # (\CPU0|always1~4_combout )))

	.dataa(\CPU0|Add0~30_combout ),
	.datab(gnd),
	.datac(\reset~q ),
	.datad(\CPU0|always1~4_combout ),
	.cin(gnd),
	.combout(\CPU0|counter~14_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|counter~14 .lut_mask = 16'h0F0A;
defparam \CPU0|counter~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y15_N27
dffeas \arbiter_inst|RAM_data_out[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\RAM_inst|altsyncram_component|auto_generated|mux2|result_node[7]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\multiHEX|frame_clk_inst|count [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arbiter_inst|RAM_data_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \arbiter_inst|RAM_data_out[7] .is_wysiwyg = "true";
defparam \arbiter_inst|RAM_data_out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N18
cycloneive_lcell_comb \DATA_IN[7]~1 (
// Equation(s):
// \DATA_IN[7]~1_combout  = (\ROM_E_S~q  & (((\arbiter_inst|ROM_data_out [7])))) # (!\ROM_E_S~q  & ((\KBD_E_S~q ) # ((\arbiter_inst|system_address [7]))))

	.dataa(\KBD_E_S~q ),
	.datab(\arbiter_inst|system_address [7]),
	.datac(\arbiter_inst|ROM_data_out [7]),
	.datad(\ROM_E_S~q ),
	.cin(gnd),
	.combout(\DATA_IN[7]~1_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_IN[7]~1 .lut_mask = 16'hF0EE;
defparam \DATA_IN[7]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N24
cycloneive_lcell_comb \DATA_IN[7]~2 (
// Equation(s):
// \DATA_IN[7]~2_combout  = (\RAM_E_S~q  & ((\arbiter_inst|RAM_data_out [7]))) # (!\RAM_E_S~q  & (\DATA_IN[7]~1_combout ))

	.dataa(gnd),
	.datab(\DATA_IN[7]~1_combout ),
	.datac(\RAM_E_S~q ),
	.datad(\arbiter_inst|RAM_data_out [7]),
	.cin(gnd),
	.combout(\DATA_IN[7]~2_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_IN[7]~2 .lut_mask = 16'hFC0C;
defparam \DATA_IN[7]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N26
cycloneive_lcell_comb \DATA_IN[5]~5 (
// Equation(s):
// \DATA_IN[5]~5_combout  = (\keyboard|keymapper_inst|Selector5~5_combout  & (\keyboard|keymapper_inst|Selector3~13_combout  & !\keyboard|keymapper_inst|Selector4~3_combout ))

	.dataa(gnd),
	.datab(\keyboard|keymapper_inst|Selector5~5_combout ),
	.datac(\keyboard|keymapper_inst|Selector3~13_combout ),
	.datad(\keyboard|keymapper_inst|Selector4~3_combout ),
	.cin(gnd),
	.combout(\DATA_IN[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_IN[5]~5 .lut_mask = 16'h00C0;
defparam \DATA_IN[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N12
cycloneive_lcell_comb \DATA_IN[5]~6 (
// Equation(s):
// \DATA_IN[5]~6_combout  = (\CPU0|DATA_IN_s[1]~2_combout  & (\DATA_IN[5]~5_combout  & \CPU0|DATA_IN_s[1]~1_combout ))

	.dataa(gnd),
	.datab(\CPU0|DATA_IN_s[1]~2_combout ),
	.datac(\DATA_IN[5]~5_combout ),
	.datad(\CPU0|DATA_IN_s[1]~1_combout ),
	.cin(gnd),
	.combout(\DATA_IN[5]~6_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_IN[5]~6 .lut_mask = 16'hC000;
defparam \DATA_IN[5]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y16_N17
dffeas \arbiter_inst|RAM_data_out[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\RAM_inst|altsyncram_component|auto_generated|mux2|result_node[5]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\multiHEX|frame_clk_inst|count [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arbiter_inst|RAM_data_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \arbiter_inst|RAM_data_out[5] .is_wysiwyg = "true";
defparam \arbiter_inst|RAM_data_out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N26
cycloneive_lcell_comb \DATA_IN[5]~7 (
// Equation(s):
// \DATA_IN[5]~7_combout  = (\CPU0|DATA_IN_s[1]~0_combout  & ((\CPU0|DATA_IN_s[1]~3_combout  & ((\arbiter_inst|RAM_data_out [5]))) # (!\CPU0|DATA_IN_s[1]~3_combout  & (\arbiter_inst|system_address [5])))) # (!\CPU0|DATA_IN_s[1]~0_combout  & 
// (\CPU0|DATA_IN_s[1]~3_combout ))

	.dataa(\CPU0|DATA_IN_s[1]~0_combout ),
	.datab(\CPU0|DATA_IN_s[1]~3_combout ),
	.datac(\arbiter_inst|system_address [5]),
	.datad(\arbiter_inst|RAM_data_out [5]),
	.cin(gnd),
	.combout(\DATA_IN[5]~7_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_IN[5]~7 .lut_mask = 16'hEC64;
defparam \DATA_IN[5]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N30
cycloneive_lcell_comb \DATA_IN[5]~8 (
// Equation(s):
// \DATA_IN[5]~8_combout  = (\CPU0|DATA_IN_s[1]~0_combout  & (((\DATA_IN[5]~7_combout )))) # (!\CPU0|DATA_IN_s[1]~0_combout  & ((\DATA_IN[5]~7_combout  & ((\arbiter_inst|ROM_data_out [5]))) # (!\DATA_IN[5]~7_combout  & (!\DATA_IN[5]~6_combout ))))

	.dataa(\DATA_IN[5]~6_combout ),
	.datab(\CPU0|DATA_IN_s[1]~0_combout ),
	.datac(\arbiter_inst|ROM_data_out [5]),
	.datad(\DATA_IN[5]~7_combout ),
	.cin(gnd),
	.combout(\DATA_IN[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_IN[5]~8 .lut_mask = 16'hFC11;
defparam \DATA_IN[5]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N12
cycloneive_lcell_comb \MATRIX|Decoder0~1 (
// Equation(s):
// \MATRIX|Decoder0~1_combout  = (!\keyboard|keymapper_inst|Selector5~5_combout  & (\keyboard|keymapper_inst|Selector3~13_combout  & !\keyboard|keymapper_inst|Selector4~3_combout ))

	.dataa(gnd),
	.datab(\keyboard|keymapper_inst|Selector5~5_combout ),
	.datac(\keyboard|keymapper_inst|Selector3~13_combout ),
	.datad(\keyboard|keymapper_inst|Selector4~3_combout ),
	.cin(gnd),
	.combout(\MATRIX|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \MATRIX|Decoder0~1 .lut_mask = 16'h0030;
defparam \MATRIX|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y16_N13
dffeas \arbiter_inst|RAM_data_out[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\RAM_inst|altsyncram_component|auto_generated|mux2|result_node[4]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\multiHEX|frame_clk_inst|count [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arbiter_inst|RAM_data_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \arbiter_inst|RAM_data_out[4] .is_wysiwyg = "true";
defparam \arbiter_inst|RAM_data_out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N6
cycloneive_lcell_comb \DATA_IN[4]~9 (
// Equation(s):
// \DATA_IN[4]~9_combout  = (\CPU0|DATA_IN_s[1]~0_combout  & (\CPU0|DATA_IN_s[1]~3_combout  & ((\arbiter_inst|RAM_data_out [4])))) # (!\CPU0|DATA_IN_s[1]~0_combout  & (((\arbiter_inst|ROM_data_out [4])) # (!\CPU0|DATA_IN_s[1]~3_combout )))

	.dataa(\CPU0|DATA_IN_s[1]~0_combout ),
	.datab(\CPU0|DATA_IN_s[1]~3_combout ),
	.datac(\arbiter_inst|ROM_data_out [4]),
	.datad(\arbiter_inst|RAM_data_out [4]),
	.cin(gnd),
	.combout(\DATA_IN[4]~9_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_IN[4]~9 .lut_mask = 16'hD951;
defparam \DATA_IN[4]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N8
cycloneive_lcell_comb \DATA_IN[4] (
// Equation(s):
// DATA_IN[4] = (\DATA_IN[4]~9_combout  & (((!\MATRIX|Decoder0~1_combout ) # (!\CPU0|DATA_IN_s[1]~4_combout )))) # (!\DATA_IN[4]~9_combout  & (\arbiter_inst|system_address [4] & (\CPU0|DATA_IN_s[1]~4_combout )))

	.dataa(\DATA_IN[4]~9_combout ),
	.datab(\arbiter_inst|system_address [4]),
	.datac(\CPU0|DATA_IN_s[1]~4_combout ),
	.datad(\MATRIX|Decoder0~1_combout ),
	.cin(gnd),
	.combout(DATA_IN[4]),
	.cout());
// synopsys translate_off
defparam \DATA_IN[4] .lut_mask = 16'h4AEA;
defparam \DATA_IN[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N6
cycloneive_lcell_comb \MATRIX|Decoder0~2 (
// Equation(s):
// \MATRIX|Decoder0~2_combout  = (\keyboard|keymapper_inst|Selector5~5_combout  & (!\keyboard|keymapper_inst|Selector3~13_combout  & \keyboard|keymapper_inst|Selector4~3_combout ))

	.dataa(gnd),
	.datab(\keyboard|keymapper_inst|Selector5~5_combout ),
	.datac(\keyboard|keymapper_inst|Selector3~13_combout ),
	.datad(\keyboard|keymapper_inst|Selector4~3_combout ),
	.cin(gnd),
	.combout(\MATRIX|Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \MATRIX|Decoder0~2 .lut_mask = 16'h0C00;
defparam \MATRIX|Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y16_N1
dffeas \arbiter_inst|RAM_data_out[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\RAM_inst|altsyncram_component|auto_generated|mux2|result_node[3]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\multiHEX|frame_clk_inst|count [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arbiter_inst|RAM_data_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \arbiter_inst|RAM_data_out[3] .is_wysiwyg = "true";
defparam \arbiter_inst|RAM_data_out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N18
cycloneive_lcell_comb \DATA_IN[3]~10 (
// Equation(s):
// \DATA_IN[3]~10_combout  = (\CPU0|DATA_IN_s[1]~0_combout  & (\CPU0|DATA_IN_s[1]~3_combout  & ((\arbiter_inst|RAM_data_out [3])))) # (!\CPU0|DATA_IN_s[1]~0_combout  & (((\arbiter_inst|ROM_data_out [3])) # (!\CPU0|DATA_IN_s[1]~3_combout )))

	.dataa(\CPU0|DATA_IN_s[1]~0_combout ),
	.datab(\CPU0|DATA_IN_s[1]~3_combout ),
	.datac(\arbiter_inst|ROM_data_out [3]),
	.datad(\arbiter_inst|RAM_data_out [3]),
	.cin(gnd),
	.combout(\DATA_IN[3]~10_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_IN[3]~10 .lut_mask = 16'hD951;
defparam \DATA_IN[3]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N18
cycloneive_lcell_comb \DATA_IN[3] (
// Equation(s):
// DATA_IN[3] = (\DATA_IN[3]~10_combout  & (((!\MATRIX|Decoder0~2_combout ) # (!\CPU0|DATA_IN_s[1]~4_combout )))) # (!\DATA_IN[3]~10_combout  & (\arbiter_inst|system_address [3] & (\CPU0|DATA_IN_s[1]~4_combout )))

	.dataa(\DATA_IN[3]~10_combout ),
	.datab(\arbiter_inst|system_address [3]),
	.datac(\CPU0|DATA_IN_s[1]~4_combout ),
	.datad(\MATRIX|Decoder0~2_combout ),
	.cin(gnd),
	.combout(DATA_IN[3]),
	.cout());
// synopsys translate_off
defparam \DATA_IN[3] .lut_mask = 16'h4AEA;
defparam \DATA_IN[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N16
cycloneive_lcell_comb \MATRIX|Decoder0~3 (
// Equation(s):
// \MATRIX|Decoder0~3_combout  = (!\keyboard|keymapper_inst|Selector5~5_combout  & (!\keyboard|keymapper_inst|Selector3~13_combout  & \keyboard|keymapper_inst|Selector4~3_combout ))

	.dataa(gnd),
	.datab(\keyboard|keymapper_inst|Selector5~5_combout ),
	.datac(\keyboard|keymapper_inst|Selector3~13_combout ),
	.datad(\keyboard|keymapper_inst|Selector4~3_combout ),
	.cin(gnd),
	.combout(\MATRIX|Decoder0~3_combout ),
	.cout());
// synopsys translate_off
defparam \MATRIX|Decoder0~3 .lut_mask = 16'h0300;
defparam \MATRIX|Decoder0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y16_N21
dffeas \arbiter_inst|RAM_data_out[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\RAM_inst|altsyncram_component|auto_generated|mux2|result_node[2]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\multiHEX|frame_clk_inst|count [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arbiter_inst|RAM_data_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \arbiter_inst|RAM_data_out[2] .is_wysiwyg = "true";
defparam \arbiter_inst|RAM_data_out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N30
cycloneive_lcell_comb \DATA_IN[2]~11 (
// Equation(s):
// \DATA_IN[2]~11_combout  = (\CPU0|DATA_IN_s[1]~0_combout  & (\CPU0|DATA_IN_s[1]~3_combout  & ((\arbiter_inst|RAM_data_out [2])))) # (!\CPU0|DATA_IN_s[1]~0_combout  & (((\arbiter_inst|ROM_data_out [2])) # (!\CPU0|DATA_IN_s[1]~3_combout )))

	.dataa(\CPU0|DATA_IN_s[1]~0_combout ),
	.datab(\CPU0|DATA_IN_s[1]~3_combout ),
	.datac(\arbiter_inst|ROM_data_out [2]),
	.datad(\arbiter_inst|RAM_data_out [2]),
	.cin(gnd),
	.combout(\DATA_IN[2]~11_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_IN[2]~11 .lut_mask = 16'hD951;
defparam \DATA_IN[2]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N4
cycloneive_lcell_comb \DATA_IN[2] (
// Equation(s):
// DATA_IN[2] = (\DATA_IN[2]~11_combout  & (((!\MATRIX|Decoder0~3_combout ) # (!\CPU0|DATA_IN_s[1]~4_combout )))) # (!\DATA_IN[2]~11_combout  & (\arbiter_inst|system_address [2] & (\CPU0|DATA_IN_s[1]~4_combout )))

	.dataa(\DATA_IN[2]~11_combout ),
	.datab(\arbiter_inst|system_address [2]),
	.datac(\CPU0|DATA_IN_s[1]~4_combout ),
	.datad(\MATRIX|Decoder0~3_combout ),
	.cin(gnd),
	.combout(DATA_IN[2]),
	.cout());
// synopsys translate_off
defparam \DATA_IN[2] .lut_mask = 16'h4AEA;
defparam \DATA_IN[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y13_N7
dffeas \button_s[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\button[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(button_s[0]),
	.prn(vcc));
// synopsys translate_off
defparam \button_s[0] .is_wysiwyg = "true";
defparam \button_s[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N6
cycloneive_lcell_comb \spec_key~0 (
// Equation(s):
// \spec_key~0_combout  = (\CPU0|PORT_A_OUT [2] & ((\CPU0|PORT_A_OUT [7]) # ((!\keyboard|keymapper_inst|Selector7~24_combout )))) # (!\CPU0|PORT_A_OUT [2] & (button_s[0] & ((\CPU0|PORT_A_OUT [7]) # (!\keyboard|keymapper_inst|Selector7~24_combout ))))

	.dataa(\CPU0|PORT_A_OUT [2]),
	.datab(\CPU0|PORT_A_OUT [7]),
	.datac(button_s[0]),
	.datad(\keyboard|keymapper_inst|Selector7~24_combout ),
	.cin(gnd),
	.combout(\spec_key~0_combout ),
	.cout());
// synopsys translate_off
defparam \spec_key~0 .lut_mask = 16'hC8FA;
defparam \spec_key~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N20
cycloneive_lcell_comb \spec_key~1 (
// Equation(s):
// \spec_key~1_combout  = (\spec_key~0_combout  & ((\CPU0|PORT_A_OUT [0]) # (!\keyboard|keymapper_inst|Selector6~21_combout )))

	.dataa(gnd),
	.datab(\keyboard|keymapper_inst|Selector6~21_combout ),
	.datac(\CPU0|PORT_A_OUT [0]),
	.datad(\spec_key~0_combout ),
	.cin(gnd),
	.combout(\spec_key~1_combout ),
	.cout());
// synopsys translate_off
defparam \spec_key~1 .lut_mask = 16'hF300;
defparam \spec_key~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N2
cycloneive_lcell_comb \DATA_IN[1]~12 (
// Equation(s):
// \DATA_IN[1]~12_combout  = (\keyboard|keymapper_inst|Selector5~5_combout  & (!\keyboard|keymapper_inst|Selector3~13_combout  & !\keyboard|keymapper_inst|Selector4~3_combout ))

	.dataa(gnd),
	.datab(\keyboard|keymapper_inst|Selector5~5_combout ),
	.datac(\keyboard|keymapper_inst|Selector3~13_combout ),
	.datad(\keyboard|keymapper_inst|Selector4~3_combout ),
	.cin(gnd),
	.combout(\DATA_IN[1]~12_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_IN[1]~12 .lut_mask = 16'h000C;
defparam \DATA_IN[1]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N22
cycloneive_lcell_comb \DATA_IN[1]~13 (
// Equation(s):
// \DATA_IN[1]~13_combout  = (\CPU0|DATA_IN_s[1]~2_combout  & (\DATA_IN[1]~12_combout  & \CPU0|DATA_IN_s[1]~1_combout ))

	.dataa(gnd),
	.datab(\CPU0|DATA_IN_s[1]~2_combout ),
	.datac(\DATA_IN[1]~12_combout ),
	.datad(\CPU0|DATA_IN_s[1]~1_combout ),
	.cin(gnd),
	.combout(\DATA_IN[1]~13_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_IN[1]~13 .lut_mask = 16'hC000;
defparam \DATA_IN[1]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y15_N7
dffeas \arbiter_inst|RAM_data_out[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\RAM_inst|altsyncram_component|auto_generated|mux2|result_node[1]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\multiHEX|frame_clk_inst|count [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arbiter_inst|RAM_data_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \arbiter_inst|RAM_data_out[1] .is_wysiwyg = "true";
defparam \arbiter_inst|RAM_data_out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N8
cycloneive_lcell_comb \DATA_IN[1]~14 (
// Equation(s):
// \DATA_IN[1]~14_combout  = (\CPU0|DATA_IN_s[1]~0_combout  & ((\CPU0|DATA_IN_s[1]~3_combout  & ((\arbiter_inst|RAM_data_out [1]))) # (!\CPU0|DATA_IN_s[1]~3_combout  & (\arbiter_inst|system_address [1])))) # (!\CPU0|DATA_IN_s[1]~0_combout  & 
// (\CPU0|DATA_IN_s[1]~3_combout ))

	.dataa(\CPU0|DATA_IN_s[1]~0_combout ),
	.datab(\CPU0|DATA_IN_s[1]~3_combout ),
	.datac(\arbiter_inst|system_address [1]),
	.datad(\arbiter_inst|RAM_data_out [1]),
	.cin(gnd),
	.combout(\DATA_IN[1]~14_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_IN[1]~14 .lut_mask = 16'hEC64;
defparam \DATA_IN[1]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N24
cycloneive_lcell_comb \DATA_IN[1]~15 (
// Equation(s):
// \DATA_IN[1]~15_combout  = (\CPU0|DATA_IN_s[1]~0_combout  & (\DATA_IN[1]~14_combout )) # (!\CPU0|DATA_IN_s[1]~0_combout  & ((\DATA_IN[1]~14_combout  & (\arbiter_inst|ROM_data_out [1])) # (!\DATA_IN[1]~14_combout  & ((!\DATA_IN[1]~13_combout )))))

	.dataa(\CPU0|DATA_IN_s[1]~0_combout ),
	.datab(\DATA_IN[1]~14_combout ),
	.datac(\arbiter_inst|ROM_data_out [1]),
	.datad(\DATA_IN[1]~13_combout ),
	.cin(gnd),
	.combout(\DATA_IN[1]~15_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_IN[1]~15 .lut_mask = 16'hC8D9;
defparam \DATA_IN[1]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y20_N31
dffeas \keyboard|ps2_host_inst|ps2_host_clk_ctrl|ps2_clk_samples[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\keyboard|ps2_host_inst|ps2_host_clk_ctrl|ps2_clk_samples~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard|ps2_host_inst|ps2_host_clk_ctrl|ps2_clk_samples [0]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard|ps2_host_inst|ps2_host_clk_ctrl|ps2_clk_samples[0] .is_wysiwyg = "true";
defparam \keyboard|ps2_host_inst|ps2_host_clk_ctrl|ps2_clk_samples[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N22
cycloneive_lcell_comb \VDG|Equal7~2 (
// Equation(s):
// \VDG|Equal7~2_combout  = (!\VDG|line_count [3] & (\VDG|Equal7~1_combout  & (!\VDG|line_count [9] & !\VDG|line_count [2])))

	.dataa(\VDG|line_count [3]),
	.datab(\VDG|Equal7~1_combout ),
	.datac(\VDG|line_count [9]),
	.datad(\VDG|line_count [2]),
	.cin(gnd),
	.combout(\VDG|Equal7~2_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|Equal7~2 .lut_mask = 16'h0004;
defparam \VDG|Equal7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y15_N13
dffeas \button_s[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\button[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(button_s[1]),
	.prn(vcc));
// synopsys translate_off
defparam \button_s[1] .is_wysiwyg = "true";
defparam \button_s[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N24
cycloneive_lcell_comb \CPU0|OCF_reset~0 (
// Equation(s):
// \CPU0|OCF_reset~0_combout  = (!\CPU0|cpu01_inst|Selector14~combout  & (\CPU0|Equal4~0_combout  & (!\CPU0|cpu01_inst|Selector15~12_combout  & \CPU0|cpu01_inst|rw~0_combout )))

	.dataa(\CPU0|cpu01_inst|Selector14~combout ),
	.datab(\CPU0|Equal4~0_combout ),
	.datac(\CPU0|cpu01_inst|Selector15~12_combout ),
	.datad(\CPU0|cpu01_inst|rw~0_combout ),
	.cin(gnd),
	.combout(\CPU0|OCF_reset~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|OCF_reset~0 .lut_mask = 16'h0400;
defparam \CPU0|OCF_reset~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y15_N27
dffeas \VDG|DA[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\VDG|DA[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VDG|horiz_advance~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|DA [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|DA[1] .is_wysiwyg = "true";
defparam \VDG|DA[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y20_N29
dffeas ps2_clk_s(
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\ps2_clk_s~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ps2_clk_s~q ),
	.prn(vcc));
// synopsys translate_off
defparam ps2_clk_s.is_wysiwyg = "true";
defparam ps2_clk_s.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N30
cycloneive_lcell_comb \keyboard|ps2_host_inst|ps2_host_clk_ctrl|ps2_clk_samples~0 (
// Equation(s):
// \keyboard|ps2_host_inst|ps2_host_clk_ctrl|ps2_clk_samples~0_combout  = (\ps2_clk_s~q ) # (\reset~q )

	.dataa(gnd),
	.datab(\ps2_clk_s~q ),
	.datac(\reset~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\keyboard|ps2_host_inst|ps2_host_clk_ctrl|ps2_clk_samples~0_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|ps2_host_inst|ps2_host_clk_ctrl|ps2_clk_samples~0 .lut_mask = 16'hFCFC;
defparam \keyboard|ps2_host_inst|ps2_host_clk_ctrl|ps2_clk_samples~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y17_N21
dffeas \arbiter_inst|system_address[15] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\arbiter_inst|system_address~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arbiter_inst|system_address [15]),
	.prn(vcc));
// synopsys translate_off
defparam \arbiter_inst|system_address[15] .is_wysiwyg = "true";
defparam \arbiter_inst|system_address[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N12
cycloneive_lcell_comb \RAM_W~0 (
// Equation(s):
// \RAM_W~0_combout  = (\arbiter_inst|system_address [15] & (!\arbiter_inst|system_address [12] & (!\arbiter_inst|system_address [14] & !\arbiter_inst|system_address [13]))) # (!\arbiter_inst|system_address [15] & (((\arbiter_inst|system_address [14]))))

	.dataa(\arbiter_inst|system_address [12]),
	.datab(\arbiter_inst|system_address [15]),
	.datac(\arbiter_inst|system_address [14]),
	.datad(\arbiter_inst|system_address [13]),
	.cin(gnd),
	.combout(\RAM_W~0_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_W~0 .lut_mask = 16'h3034;
defparam \RAM_W~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N10
cycloneive_lcell_comb \RAM_inst|altsyncram_component|auto_generated|decode3|w_anode186w[2] (
// Equation(s):
// \RAM_inst|altsyncram_component|auto_generated|decode3|w_anode186w [2] = (\RAM_W~0_combout  & (\arbiter_inst|system_address [13] & \arbiter_inst|RW_out~q ))

	.dataa(\RAM_W~0_combout ),
	.datab(gnd),
	.datac(\arbiter_inst|system_address [13]),
	.datad(\arbiter_inst|RW_out~q ),
	.cin(gnd),
	.combout(\RAM_inst|altsyncram_component|auto_generated|decode3|w_anode186w [2]),
	.cout());
// synopsys translate_off
defparam \RAM_inst|altsyncram_component|auto_generated|decode3|w_anode186w[2] .lut_mask = 16'hA000;
defparam \RAM_inst|altsyncram_component|auto_generated|decode3|w_anode186w[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N0
cycloneive_lcell_comb \RAM_inst|altsyncram_component|auto_generated|decode3|w_anode173w[2]~0 (
// Equation(s):
// \RAM_inst|altsyncram_component|auto_generated|decode3|w_anode173w[2]~0_combout  = (\RAM_W~0_combout  & (\arbiter_inst|RW_out~q  & (\arbiter_inst|system_address [14] & !\arbiter_inst|system_address [13])))

	.dataa(\RAM_W~0_combout ),
	.datab(\arbiter_inst|RW_out~q ),
	.datac(\arbiter_inst|system_address [14]),
	.datad(\arbiter_inst|system_address [13]),
	.cin(gnd),
	.combout(\RAM_inst|altsyncram_component|auto_generated|decode3|w_anode173w[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_inst|altsyncram_component|auto_generated|decode3|w_anode173w[2]~0 .lut_mask = 16'h0080;
defparam \RAM_inst|altsyncram_component|auto_generated|decode3|w_anode173w[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N6
cycloneive_lcell_comb \RAM_inst|altsyncram_component|auto_generated|decode3|w_anode194w[2]~0 (
// Equation(s):
// \RAM_inst|altsyncram_component|auto_generated|decode3|w_anode194w[2]~0_combout  = (\RAM_W~0_combout  & (\arbiter_inst|RW_out~q  & (!\arbiter_inst|system_address [14] & !\arbiter_inst|system_address [13])))

	.dataa(\RAM_W~0_combout ),
	.datab(\arbiter_inst|RW_out~q ),
	.datac(\arbiter_inst|system_address [14]),
	.datad(\arbiter_inst|system_address [13]),
	.cin(gnd),
	.combout(\RAM_inst|altsyncram_component|auto_generated|decode3|w_anode194w[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_inst|altsyncram_component|auto_generated|decode3|w_anode194w[2]~0 .lut_mask = 16'h0008;
defparam \RAM_inst|altsyncram_component|auto_generated|decode3|w_anode194w[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N20
cycloneive_lcell_comb \arbiter_inst|system_address~15 (
// Equation(s):
// \arbiter_inst|system_address~15_combout  = (!\multiHEX|frame_clk_inst|count [0] & ((\CPU0|cpu01_inst|address~3_combout  & (\CPU0|cpu01_inst|Selector0~0_combout )) # (!\CPU0|cpu01_inst|address~3_combout  & ((\CPU0|cpu01_inst|sp [15])))))

	.dataa(\multiHEX|frame_clk_inst|count [0]),
	.datab(\CPU0|cpu01_inst|Selector0~0_combout ),
	.datac(\CPU0|cpu01_inst|address~3_combout ),
	.datad(\CPU0|cpu01_inst|sp [15]),
	.cin(gnd),
	.combout(\arbiter_inst|system_address~15_combout ),
	.cout());
// synopsys translate_off
defparam \arbiter_inst|system_address~15 .lut_mask = 16'h4540;
defparam \arbiter_inst|system_address~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N16
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector3~14 (
// Equation(s):
// \keyboard|keymapper_inst|Selector3~14_combout  = (\keyboard|scan_code [7]) # ((\keyboard|scan_code [6] & ((\keyboard|scan_code [3]) # (\keyboard|keymapper_inst|Selector3~3_combout ))) # (!\keyboard|scan_code [6] & 
// ((!\keyboard|keymapper_inst|Selector3~3_combout ))))

	.dataa(\keyboard|scan_code [7]),
	.datab(\keyboard|scan_code [6]),
	.datac(\keyboard|scan_code [3]),
	.datad(\keyboard|keymapper_inst|Selector3~3_combout ),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector3~14_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector3~14 .lut_mask = 16'hEEFB;
defparam \keyboard|keymapper_inst|Selector3~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N6
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector0~97 (
// Equation(s):
// \keyboard|keymapper_inst|Selector0~97_combout  = (\keyboard|scan_code [7]) # ((\keyboard|keymapper_inst|Selector0~73_combout  & (\keyboard|scan_code [6])) # (!\keyboard|keymapper_inst|Selector0~73_combout  & ((!\keyboard|scan_code [3]) # 
// (!\keyboard|scan_code [6]))))

	.dataa(\keyboard|keymapper_inst|Selector0~73_combout ),
	.datab(\keyboard|scan_code [6]),
	.datac(\keyboard|scan_code [3]),
	.datad(\keyboard|scan_code [7]),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector0~97_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector0~97 .lut_mask = 16'hFF9D;
defparam \keyboard|keymapper_inst|Selector0~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N22
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector0~98 (
// Equation(s):
// \keyboard|keymapper_inst|Selector0~98_combout  = (\keyboard|scan_code [7]) # ((\keyboard|keymapper_inst|Selector0~87_combout ) # (!\keyboard|scan_code [5]))

	.dataa(\keyboard|scan_code [7]),
	.datab(\keyboard|keymapper_inst|Selector0~87_combout ),
	.datac(\keyboard|scan_code [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector0~98_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector0~98 .lut_mask = 16'hEFEF;
defparam \keyboard|keymapper_inst|Selector0~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N6
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector6~22 (
// Equation(s):
// \keyboard|keymapper_inst|Selector6~22_combout  = (\keyboard|scan_code [1] & (!\keyboard|scan_code [0] & ((\keyboard|keymapper_inst|control_out~0_combout ) # (\keyboard|shift_key~q )))) # (!\keyboard|scan_code [1] & 
// (\keyboard|keymapper_inst|control_out~0_combout ))

	.dataa(\keyboard|scan_code [1]),
	.datab(\keyboard|keymapper_inst|control_out~0_combout ),
	.datac(\keyboard|scan_code [0]),
	.datad(\keyboard|shift_key~q ),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector6~22_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector6~22 .lut_mask = 16'h4E4C;
defparam \keyboard|keymapper_inst|Selector6~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N14
cycloneive_lcell_comb \CPU0|cpu01_inst|WideNor13~9 (
// Equation(s):
// \CPU0|cpu01_inst|WideNor13~9_combout  = (\CPU0|cpu01_inst|op_code [5] & ((\CPU0|cpu01_inst|op_code [6]) # ((\CPU0|cpu01_inst|WideOr60~0_combout ) # (!\CPU0|cpu01_inst|op_code [4]))))

	.dataa(\CPU0|cpu01_inst|op_code [6]),
	.datab(\CPU0|cpu01_inst|WideOr60~0_combout ),
	.datac(\CPU0|cpu01_inst|op_code [5]),
	.datad(\CPU0|cpu01_inst|op_code [4]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|WideNor13~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|WideNor13~9 .lut_mask = 16'hE0F0;
defparam \CPU0|cpu01_inst|WideNor13~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N24
cycloneive_lcell_comb \CPU0|cpu01_inst|WideNor14~2 (
// Equation(s):
// \CPU0|cpu01_inst|WideNor14~2_combout  = (\CPU0|cpu01_inst|op_code [7] & (\CPU0|cpu01_inst|state.fetch_state~q  & ((\CPU0|cpu01_inst|Decoder7~8_combout ) # (\CPU0|cpu01_inst|Decoder7~10_combout ))))

	.dataa(\CPU0|cpu01_inst|op_code [7]),
	.datab(\CPU0|cpu01_inst|state.fetch_state~q ),
	.datac(\CPU0|cpu01_inst|Decoder7~8_combout ),
	.datad(\CPU0|cpu01_inst|Decoder7~10_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|WideNor14~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|WideNor14~2 .lut_mask = 16'h8880;
defparam \CPU0|cpu01_inst|WideNor14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N4
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector279~5 (
// Equation(s):
// \CPU0|cpu01_inst|Selector279~5_combout  = (\CPU0|cpu01_inst|op_code [7] & (((\CPU0|cpu01_inst|Decoder7~5_combout )))) # (!\CPU0|cpu01_inst|op_code [7] & (!\CPU0|cpu01_inst|op_code [6] & ((\CPU0|cpu01_inst|Decoder7~12_combout ))))

	.dataa(\CPU0|cpu01_inst|op_code [7]),
	.datab(\CPU0|cpu01_inst|op_code [6]),
	.datac(\CPU0|cpu01_inst|Decoder7~5_combout ),
	.datad(\CPU0|cpu01_inst|Decoder7~12_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector279~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector279~5 .lut_mask = 16'hB1A0;
defparam \CPU0|cpu01_inst|Selector279~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N22
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector282~11 (
// Equation(s):
// \CPU0|cpu01_inst|Selector282~11_combout  = (\CPU0|cpu01_inst|state.fetch_state~q  & (\CPU0|cpu01_inst|op_code [7] & ((\CPU0|cpu01_inst|op_code [6]) # (!\CPU0|cpu01_inst|Decoder7~2_combout ))))

	.dataa(\CPU0|cpu01_inst|state.fetch_state~q ),
	.datab(\CPU0|cpu01_inst|op_code [6]),
	.datac(\CPU0|cpu01_inst|op_code [7]),
	.datad(\CPU0|cpu01_inst|Decoder7~2_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector282~11_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector282~11 .lut_mask = 16'h80A0;
defparam \CPU0|cpu01_inst|Selector282~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N14
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector293~5 (
// Equation(s):
// \CPU0|cpu01_inst|Selector293~5_combout  = (\CPU0|cpu01_inst|Selector293~2_combout  & (((\CPU0|cpu01_inst|cc [4]) # (!\CPU0|ETOI~q )) # (!\CPU0|Equal9~4_combout )))

	.dataa(\CPU0|Equal9~4_combout ),
	.datab(\CPU0|ETOI~q ),
	.datac(\CPU0|cpu01_inst|cc [4]),
	.datad(\CPU0|cpu01_inst|Selector293~2_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector293~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector293~5 .lut_mask = 16'hF700;
defparam \CPU0|cpu01_inst|Selector293~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N22
cycloneive_lcell_comb \CPU0|cpu01_inst|next_state.execute_state~3 (
// Equation(s):
// \CPU0|cpu01_inst|next_state.execute_state~3_combout  = (\CPU0|cpu01_inst|op_code [7] & (!\CPU0|cpu01_inst|WideOr98~0_combout  & ((\CPU0|cpu01_inst|op_code [4]) # (\CPU0|cpu01_inst|op_code [5])))) # (!\CPU0|cpu01_inst|op_code [7] & 
// (((\CPU0|cpu01_inst|op_code [5]))))

	.dataa(\CPU0|cpu01_inst|op_code [4]),
	.datab(\CPU0|cpu01_inst|op_code [5]),
	.datac(\CPU0|cpu01_inst|op_code [7]),
	.datad(\CPU0|cpu01_inst|WideOr98~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|next_state.execute_state~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|next_state.execute_state~3 .lut_mask = 16'h0CEC;
defparam \CPU0|cpu01_inst|next_state.execute_state~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N28
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector166~9 (
// Equation(s):
// \CPU0|cpu01_inst|Selector166~9_combout  = (\CPU0|cpu01_inst|alu_ctrl.alu_eor~2_combout  & (\CPU0|cpu01_inst|Selector142~combout  $ (((\CPU0|cpu01_inst|md [14] & !\CPU0|cpu01_inst|WideNor13~8_combout )))))

	.dataa(\CPU0|cpu01_inst|md [14]),
	.datab(\CPU0|cpu01_inst|WideNor13~8_combout ),
	.datac(\CPU0|cpu01_inst|Selector142~combout ),
	.datad(\CPU0|cpu01_inst|alu_ctrl.alu_eor~2_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector166~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector166~9 .lut_mask = 16'hD200;
defparam \CPU0|cpu01_inst|Selector166~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N16
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector169~9 (
// Equation(s):
// \CPU0|cpu01_inst|Selector169~9_combout  = (\CPU0|cpu01_inst|alu_ctrl.alu_eor~2_combout  & (\CPU0|cpu01_inst|Selector145~combout  $ (((!\CPU0|cpu01_inst|WideNor13~8_combout  & \CPU0|cpu01_inst|md [11])))))

	.dataa(\CPU0|cpu01_inst|WideNor13~8_combout ),
	.datab(\CPU0|cpu01_inst|md [11]),
	.datac(\CPU0|cpu01_inst|alu_ctrl.alu_eor~2_combout ),
	.datad(\CPU0|cpu01_inst|Selector145~combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector169~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector169~9 .lut_mask = 16'hB040;
defparam \CPU0|cpu01_inst|Selector169~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N12
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector61~3 (
// Equation(s):
// \CPU0|cpu01_inst|Selector61~3_combout  = (\CPU0|cpu01_inst|Selector61~2_combout ) # ((\CPU0|cpu01_inst|op_code[4]~3_combout  & ((\CPU0|cpu01_inst|state.rti_acca_state~q ) # (\CPU0|cpu01_inst|state.pula_state~q ))))

	.dataa(\CPU0|cpu01_inst|op_code[4]~3_combout ),
	.datab(\CPU0|cpu01_inst|Selector61~2_combout ),
	.datac(\CPU0|cpu01_inst|state.rti_acca_state~q ),
	.datad(\CPU0|cpu01_inst|state.pula_state~q ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector61~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector61~3 .lut_mask = 16'hEEEC;
defparam \CPU0|cpu01_inst|Selector61~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y22_N18
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector0~100 (
// Equation(s):
// \keyboard|keymapper_inst|Selector0~100_combout  = (!\keyboard|scan_code [3] & \keyboard|scan_code [6])

	.dataa(gnd),
	.datab(gnd),
	.datac(\keyboard|scan_code [3]),
	.datad(\keyboard|scan_code [6]),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector0~100_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector0~100 .lut_mask = 16'h0F00;
defparam \keyboard|keymapper_inst|Selector0~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N18
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector0~28 (
// Equation(s):
// \keyboard|keymapper_inst|Selector0~28_combout  = ((\keyboard|scan_code [6] & ((!\keyboard|special_make~q ) # (!\keyboard|scan_code [5])))) # (!\keyboard|scan_code [4])

	.dataa(\keyboard|scan_code [5]),
	.datab(\keyboard|scan_code [6]),
	.datac(\keyboard|special_make~q ),
	.datad(\keyboard|scan_code [4]),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector0~28_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector0~28 .lut_mask = 16'h4CFF;
defparam \keyboard|keymapper_inst|Selector0~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N4
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector0~29 (
// Equation(s):
// \keyboard|keymapper_inst|Selector0~29_combout  = (\keyboard|scan_code [5] & ((\keyboard|scan_code [6]) # (\keyboard|scan_code [4]))) # (!\keyboard|scan_code [5] & (\keyboard|scan_code [6] $ (!\keyboard|scan_code [4])))

	.dataa(\keyboard|scan_code [5]),
	.datab(gnd),
	.datac(\keyboard|scan_code [6]),
	.datad(\keyboard|scan_code [4]),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector0~29_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector0~29 .lut_mask = 16'hFAA5;
defparam \keyboard|keymapper_inst|Selector0~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N6
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector0~103 (
// Equation(s):
// \keyboard|keymapper_inst|Selector0~103_combout  = (\keyboard|scan_code [7]) # ((\keyboard|scan_code [3] & ((\keyboard|keymapper_inst|Selector0~29_combout ))) # (!\keyboard|scan_code [3] & (\keyboard|keymapper_inst|Selector0~28_combout )))

	.dataa(\keyboard|scan_code [7]),
	.datab(\keyboard|keymapper_inst|Selector0~28_combout ),
	.datac(\keyboard|keymapper_inst|Selector0~29_combout ),
	.datad(\keyboard|scan_code [3]),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector0~103_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector0~103 .lut_mask = 16'hFAEE;
defparam \keyboard|keymapper_inst|Selector0~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N2
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector0~35 (
// Equation(s):
// \keyboard|keymapper_inst|Selector0~35_combout  = (\keyboard|scan_code [4] & ((\keyboard|scan_code [5] $ (!\keyboard|scan_code [3])))) # (!\keyboard|scan_code [4] & ((\keyboard|scan_code [6]) # ((!\keyboard|scan_code [5]))))

	.dataa(\keyboard|scan_code [4]),
	.datab(\keyboard|scan_code [6]),
	.datac(\keyboard|scan_code [5]),
	.datad(\keyboard|scan_code [3]),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector0~35_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector0~35 .lut_mask = 16'hE54F;
defparam \keyboard|keymapper_inst|Selector0~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N12
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector0~36 (
// Equation(s):
// \keyboard|keymapper_inst|Selector0~36_combout  = (\keyboard|scan_code [4] & ((\keyboard|scan_code [5] & ((\keyboard|scan_code [3]))) # (!\keyboard|scan_code [5] & (!\keyboard|scan_code [6] & !\keyboard|scan_code [3])))) # (!\keyboard|scan_code [4] & 
// ((\keyboard|scan_code [6]) # ((!\keyboard|scan_code [5]))))

	.dataa(\keyboard|scan_code [4]),
	.datab(\keyboard|scan_code [6]),
	.datac(\keyboard|scan_code [5]),
	.datad(\keyboard|scan_code [3]),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector0~36_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector0~36 .lut_mask = 16'hE547;
defparam \keyboard|keymapper_inst|Selector0~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N14
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector0~104 (
// Equation(s):
// \keyboard|keymapper_inst|Selector0~104_combout  = (\keyboard|scan_code [7]) # ((\keyboard|shift_key~q  & (\keyboard|keymapper_inst|Selector0~36_combout )) # (!\keyboard|shift_key~q  & ((\keyboard|keymapper_inst|Selector0~35_combout ))))

	.dataa(\keyboard|keymapper_inst|Selector0~36_combout ),
	.datab(\keyboard|shift_key~q ),
	.datac(\keyboard|scan_code [7]),
	.datad(\keyboard|keymapper_inst|Selector0~35_combout ),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector0~104_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector0~104 .lut_mask = 16'hFBF8;
defparam \keyboard|keymapper_inst|Selector0~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y22_N10
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector7~25 (
// Equation(s):
// \keyboard|keymapper_inst|Selector7~25_combout  = (\keyboard|scan_code [2] & (\keyboard|scan_code [4])) # (!\keyboard|scan_code [2] & ((\keyboard|scan_code [0] & (!\keyboard|scan_code [4])) # (!\keyboard|scan_code [0] & ((\keyboard|scan_code [1])))))

	.dataa(\keyboard|scan_code [4]),
	.datab(\keyboard|scan_code [1]),
	.datac(\keyboard|scan_code [2]),
	.datad(\keyboard|scan_code [0]),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector7~25_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector7~25 .lut_mask = 16'hA5AC;
defparam \keyboard|keymapper_inst|Selector7~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y22_N14
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector7~26 (
// Equation(s):
// \keyboard|keymapper_inst|Selector7~26_combout  = (\keyboard|keymapper_inst|Selector7~25_combout  & ((\keyboard|scan_code [4]) # (\keyboard|caps_lock~q  $ (\keyboard|shift_key~q ))))

	.dataa(\keyboard|caps_lock~q ),
	.datab(\keyboard|shift_key~q ),
	.datac(\keyboard|scan_code [4]),
	.datad(\keyboard|keymapper_inst|Selector7~25_combout ),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector7~26_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector7~26 .lut_mask = 16'hF600;
defparam \keyboard|keymapper_inst|Selector7~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y22_N12
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector4~4 (
// Equation(s):
// \keyboard|keymapper_inst|Selector4~4_combout  = (\keyboard|scan_code [7]) # ((\keyboard|keymapper_inst|Selector4~2_combout  & (\keyboard|keymapper_inst|Selector0~68_combout )) # (!\keyboard|keymapper_inst|Selector4~2_combout  & 
// ((\keyboard|keymapper_inst|Selector0~64_combout ))))

	.dataa(\keyboard|scan_code [7]),
	.datab(\keyboard|keymapper_inst|Selector4~2_combout ),
	.datac(\keyboard|keymapper_inst|Selector0~68_combout ),
	.datad(\keyboard|keymapper_inst|Selector0~64_combout ),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector4~4_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector4~4 .lut_mask = 16'hFBEA;
defparam \keyboard|keymapper_inst|Selector4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y22_N22
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector4~5 (
// Equation(s):
// \keyboard|keymapper_inst|Selector4~5_combout  = (\keyboard|scan_code [0] & (((\keyboard|keymapper_inst|Selector4~4_combout )))) # (!\keyboard|scan_code [0] & (\keyboard|keymapper_inst|Selector4~2_combout  & ((\keyboard|keymapper_inst|Selector4~4_combout ) 
// # (!\keyboard|keymapper_inst|Selector0~68_combout ))))

	.dataa(\keyboard|scan_code [0]),
	.datab(\keyboard|keymapper_inst|Selector0~68_combout ),
	.datac(\keyboard|keymapper_inst|Selector4~2_combout ),
	.datad(\keyboard|keymapper_inst|Selector4~4_combout ),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector4~5_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector4~5 .lut_mask = 16'hFA10;
defparam \keyboard|keymapper_inst|Selector4~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y22_N4
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector5~7 (
// Equation(s):
// \keyboard|keymapper_inst|Selector5~7_combout  = (\keyboard|scan_code [7]) # ((!\keyboard|keymapper_inst|Selector5~4_combout  & ((\keyboard|keymapper_inst|Selector0~47_combout ) # (!\keyboard|scan_code [5]))))

	.dataa(\keyboard|scan_code [7]),
	.datab(\keyboard|scan_code [5]),
	.datac(\keyboard|keymapper_inst|Selector0~47_combout ),
	.datad(\keyboard|keymapper_inst|Selector5~4_combout ),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector5~7_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector5~7 .lut_mask = 16'hAAFB;
defparam \keyboard|keymapper_inst|Selector5~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y22_N22
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector5~8 (
// Equation(s):
// \keyboard|keymapper_inst|Selector5~8_combout  = (\keyboard|scan_code [0] & ((\keyboard|keymapper_inst|Selector5~7_combout ) # ((!\keyboard|keymapper_inst|Selector0~53_combout  & \keyboard|keymapper_inst|Selector5~4_combout )))) # (!\keyboard|scan_code [0] 
// & (((\keyboard|keymapper_inst|Selector5~4_combout ))))

	.dataa(\keyboard|keymapper_inst|Selector0~53_combout ),
	.datab(\keyboard|scan_code [0]),
	.datac(\keyboard|keymapper_inst|Selector5~7_combout ),
	.datad(\keyboard|keymapper_inst|Selector5~4_combout ),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector5~8_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector5~8 .lut_mask = 16'hF7C0;
defparam \keyboard|keymapper_inst|Selector5~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X34_Y12_N1
cycloneive_io_ibuf \button[0]~input (
	.i(button[0]),
	.ibar(gnd),
	.o(\button[0]~input_o ));
// synopsys translate_off
defparam \button[0]~input .bus_hold = "false";
defparam \button[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y12_N8
cycloneive_io_ibuf \button[1]~input (
	.i(button[1]),
	.ibar(gnd),
	.o(\button[1]~input_o ));
// synopsys translate_off
defparam \button[1]~input .bus_hold = "false";
defparam \button[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X23_Y24_N1
cycloneive_io_ibuf \ps2_clk~input (
	.i(ps2_clk),
	.ibar(gnd),
	.o(\ps2_clk~input_o ));
// synopsys translate_off
defparam \ps2_clk~input .bus_hold = "false";
defparam \ps2_clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N26
cycloneive_lcell_comb \VDG|DA[1]~feeder (
// Equation(s):
// \VDG|DA[1]~feeder_combout  = \VDG|col_count [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\VDG|col_count [4]),
	.cin(gnd),
	.combout(\VDG|DA[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|DA[1]~feeder .lut_mask = 16'hFF00;
defparam \VDG|DA[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N16
cycloneive_lcell_comb \CPU0|DDR1[0]~feeder (
// Equation(s):
// \CPU0|DDR1[0]~feeder_combout  = \CPU0|cpu01_inst|Selector23~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU0|cpu01_inst|Selector23~6_combout ),
	.cin(gnd),
	.combout(\CPU0|DDR1[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|DDR1[0]~feeder .lut_mask = 16'hFF00;
defparam \CPU0|DDR1[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N22
cycloneive_lcell_comb \VDG|DD_s[2]~feeder (
// Equation(s):
// \VDG|DD_s[2]~feeder_combout  = \arbiter_inst|VDG_data_out [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\arbiter_inst|VDG_data_out [2]),
	.cin(gnd),
	.combout(\VDG|DD_s[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|DD_s[2]~feeder .lut_mask = 16'hFF00;
defparam \VDG|DD_s[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N24
cycloneive_lcell_comb \CPU0|iMEM|REGS[123][0]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[123][0]~feeder_combout  = \CPU0|OCRH~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU0|OCRH~0_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[123][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[123][0]~feeder .lut_mask = 16'hFF00;
defparam \CPU0|iMEM|REGS[123][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N24
cycloneive_lcell_comb \CPU0|iMEM|REGS[41][0]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[41][0]~feeder_combout  = \CPU0|OCRH~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[41][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[41][0]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[41][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N24
cycloneive_lcell_comb \CPU0|iMEM|REGS[24][0]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[24][0]~feeder_combout  = \CPU0|OCRH~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[24][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[24][0]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[24][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N16
cycloneive_lcell_comb \CPU0|iMEM|REGS[109][0]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[109][0]~feeder_combout  = \CPU0|OCRH~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[109][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[109][0]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[109][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N0
cycloneive_lcell_comb \CPU0|iMEM|REGS[20][0]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[20][0]~feeder_combout  = \CPU0|OCRH~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[20][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[20][0]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[20][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N8
cycloneive_lcell_comb \CPU0|iMEM|REGS[46][0]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[46][0]~feeder_combout  = \CPU0|OCRH~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[46][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[46][0]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[46][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N0
cycloneive_lcell_comb \CPU0|iMEM|REGS[84][0]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[84][0]~feeder_combout  = \CPU0|OCRH~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[84][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[84][0]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[84][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N8
cycloneive_lcell_comb \CPU0|iMEM|REGS[77][0]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[77][0]~feeder_combout  = \CPU0|OCRH~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[77][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[77][0]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[77][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y8_N24
cycloneive_lcell_comb \CPU0|iMEM|REGS[121][0]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[121][0]~feeder_combout  = \CPU0|OCRH~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[121][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[121][0]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[121][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y11_N24
cycloneive_lcell_comb \CPU0|iMEM|REGS[66][0]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[66][0]~feeder_combout  = \CPU0|OCRH~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[66][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[66][0]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[66][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y10_N16
cycloneive_lcell_comb \CPU0|iMEM|REGS[88][0]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[88][0]~feeder_combout  = \CPU0|OCRH~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[88][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[88][0]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[88][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y9_N24
cycloneive_lcell_comb \CPU0|iMEM|REGS[34][0]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[34][0]~feeder_combout  = \CPU0|OCRH~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[34][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[34][0]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[34][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y9_N0
cycloneive_lcell_comb \CPU0|iMEM|REGS[33][0]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[33][0]~feeder_combout  = \CPU0|OCRH~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[33][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[33][0]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[33][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y9_N24
cycloneive_lcell_comb \CPU0|iMEM|REGS[37][0]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[37][0]~feeder_combout  = \CPU0|OCRH~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[37][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[37][0]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[37][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N0
cycloneive_lcell_comb \CPU0|iMEM|REGS[42][0]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[42][0]~feeder_combout  = \CPU0|OCRH~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[42][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[42][0]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[42][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N0
cycloneive_lcell_comb \CPU0|iMEM|REGS[26][0]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[26][0]~feeder_combout  = \CPU0|OCRH~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[26][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[26][0]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[26][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N16
cycloneive_lcell_comb \CPU0|iMEM|REGS[22][0]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[22][0]~feeder_combout  = \CPU0|OCRH~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[22][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[22][0]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[22][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N8
cycloneive_lcell_comb \CPU0|iMEM|REGS[38][0]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[38][0]~feeder_combout  = \CPU0|OCRH~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[38][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[38][0]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[38][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N16
cycloneive_lcell_comb \CPU0|iMEM|REGS[98][0]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[98][0]~feeder_combout  = \CPU0|OCRH~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[98][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[98][0]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[98][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y11_N8
cycloneive_lcell_comb \CPU0|iMEM|REGS[45][0]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[45][0]~feeder_combout  = \CPU0|OCRH~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[45][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[45][0]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[45][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N16
cycloneive_lcell_comb \CPU0|iMEM|REGS[78][0]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[78][0]~feeder_combout  = \CPU0|OCRH~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[78][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[78][0]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[78][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N18
cycloneive_lcell_comb \CPU0|iMEM|REGS[91][0]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[91][0]~feeder_combout  = \CPU0|OCRH~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[91][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[91][0]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[91][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y12_N24
cycloneive_lcell_comb \CPU0|iMEM|REGS[89][0]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[89][0]~feeder_combout  = \CPU0|OCRH~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[89][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[89][0]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[89][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N8
cycloneive_lcell_comb \CPU0|iMEM|REGS[6][0]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[6][0]~feeder_combout  = \CPU0|OCRH~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[6][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[6][0]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[6][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y8_N16
cycloneive_lcell_comb \CPU0|iMEM|REGS[117][0]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[117][0]~feeder_combout  = \CPU0|OCRH~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[117][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[117][0]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[117][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N24
cycloneive_lcell_comb \CPU0|iMEM|REGS[101][0]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[101][0]~feeder_combout  = \CPU0|OCRH~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[101][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[101][0]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[101][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N8
cycloneive_lcell_comb \CPU0|iMEM|REGS[102][0]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[102][0]~feeder_combout  = \CPU0|OCRH~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[102][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[102][0]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[102][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N8
cycloneive_lcell_comb \CPU0|iMEM|REGS[5][0]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[5][0]~feeder_combout  = \CPU0|OCRH~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[5][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[5][0]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[5][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y11_N16
cycloneive_lcell_comb \CPU0|iMEM|REGS[65][0]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[65][0]~feeder_combout  = \CPU0|OCRH~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[65][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[65][0]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[65][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N8
cycloneive_lcell_comb \CPU0|iMEM|REGS[116][0]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[116][0]~feeder_combout  = \CPU0|OCRH~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[116][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[116][0]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[116][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N24
cycloneive_lcell_comb \CPU0|iMEM|REGS[85][0]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[85][0]~feeder_combout  = \CPU0|OCRH~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[85][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[85][0]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[85][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y15_N0
cycloneive_lcell_comb \CPU0|iMEM|REGS[87][0]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[87][0]~feeder_combout  = \CPU0|OCRH~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[87][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[87][0]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[87][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y17_N16
cycloneive_lcell_comb \CPU0|iMEM|REGS[54][0]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[54][0]~feeder_combout  = \CPU0|OCRH~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[54][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[54][0]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[54][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N8
cycloneive_lcell_comb \CPU0|iMEM|REGS[21][0]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[21][0]~feeder_combout  = \CPU0|OCRH~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[21][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[21][0]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[21][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N24
cycloneive_lcell_comb \CPU0|iMEM|REGS[23][0]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[23][0]~feeder_combout  = \CPU0|OCRH~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[23][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[23][0]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[23][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N24
cycloneive_lcell_comb \CPU0|iMEM|REGS[57][0]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[57][0]~feeder_combout  = \CPU0|OCRH~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[57][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[57][0]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[57][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N8
cycloneive_lcell_comb \CPU0|iMEM|REGS[94][0]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[94][0]~feeder_combout  = \CPU0|OCRH~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU0|OCRH~0_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[94][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[94][0]~feeder .lut_mask = 16'hFF00;
defparam \CPU0|iMEM|REGS[94][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y19_N8
cycloneive_lcell_comb \CPU0|iMEM|REGS[69][0]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[69][0]~feeder_combout  = \CPU0|OCRH~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[69][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[69][0]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[69][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y19_N16
cycloneive_lcell_comb \CPU0|iMEM|REGS[70][0]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[70][0]~feeder_combout  = \CPU0|OCRH~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[70][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[70][0]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[70][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y17_N8
cycloneive_lcell_comb \CPU0|iMEM|REGS[55][0]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[55][0]~feeder_combout  = \CPU0|OCRH~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[55][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[55][0]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[55][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y17_N24
cycloneive_lcell_comb \CPU0|iMEM|REGS[58][0]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[58][0]~feeder_combout  = \CPU0|OCRH~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[58][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[58][0]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[58][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N24
cycloneive_lcell_comb \CPU0|iMEM|REGS[14][0]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[14][0]~feeder_combout  = \CPU0|OCRH~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[14][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[14][0]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[14][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N0
cycloneive_lcell_comb \CPU0|iMEM|REGS[13][0]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[13][0]~feeder_combout  = \CPU0|OCRH~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[13][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[13][0]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[13][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N0
cycloneive_lcell_comb \CPU0|iMEM|REGS[74][0]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[74][0]~feeder_combout  = \CPU0|OCRH~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[74][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[74][0]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[74][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N8
cycloneive_lcell_comb \CPU0|iMEM|REGS[90][0]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[90][0]~feeder_combout  = \CPU0|OCRH~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU0|OCRH~0_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[90][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[90][0]~feeder .lut_mask = 16'hFF00;
defparam \CPU0|iMEM|REGS[90][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N16
cycloneive_lcell_comb \CPU0|iMEM|REGS[27][0]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[27][0]~feeder_combout  = \CPU0|OCRH~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[27][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[27][0]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[27][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y19_N16
cycloneive_lcell_comb \CPU0|iMEM|REGS[1][0]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[1][0]~feeder_combout  = \CPU0|OCRH~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[1][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[1][0]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[1][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N24
cycloneive_lcell_comb \CPU0|iMEM|REGS[52][0]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[52][0]~feeder_combout  = \CPU0|OCRH~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[52][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[52][0]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[52][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N24
cycloneive_lcell_comb \CPU0|iMEM|REGS[73][0]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[73][0]~feeder_combout  = \CPU0|OCRH~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[73][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[73][0]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[73][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y19_N16
cycloneive_lcell_comb \CPU0|iMEM|REGS[2][0]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[2][0]~feeder_combout  = \CPU0|OCRH~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[2][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[2][0]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[2][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y18_N24
cycloneive_lcell_comb \CPU0|iMEM|REGS[9][0]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[9][0]~feeder_combout  = \CPU0|OCRH~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[9][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[9][0]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[9][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N0
cycloneive_lcell_comb \CPU0|iMEM|REGS[56][0]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[56][0]~feeder_combout  = \CPU0|OCRH~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[56][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[56][0]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[56][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N0
cycloneive_lcell_comb \CPU0|iMEM|REGS[25][0]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[25][0]~feeder_combout  = \CPU0|OCRH~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[25][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[25][0]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[25][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N24
cycloneive_lcell_comb \CPU0|iMEM|REGS[53][0]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[53][0]~feeder_combout  = \CPU0|OCRH~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[53][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[53][0]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[53][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y17_N8
cycloneive_lcell_comb \CPU0|iMEM|REGS[59][0]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[59][0]~feeder_combout  = \CPU0|OCRH~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[59][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[59][0]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[59][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y18_N8
cycloneive_lcell_comb \CPU0|iMEM|REGS[10][0]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[10][0]~feeder_combout  = \CPU0|OCRH~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[10][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[10][0]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[10][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N12
cycloneive_lcell_comb \CPU0|iMEM|REGS[109][1]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[109][1]~feeder_combout  = \CPU0|OCRH~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[109][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[109][1]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[109][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N28
cycloneive_lcell_comb \CPU0|iMEM|REGS[98][1]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[98][1]~feeder_combout  = \CPU0|OCRH~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[98][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[98][1]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[98][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N28
cycloneive_lcell_comb \CPU0|iMEM|REGS[24][1]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[24][1]~feeder_combout  = \CPU0|OCRH~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[24][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[24][1]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[24][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N20
cycloneive_lcell_comb \CPU0|iMEM|REGS[97][1]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[97][1]~feeder_combout  = \CPU0|OCRH~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[97][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[97][1]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[97][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N4
cycloneive_lcell_comb \CPU0|iMEM|REGS[101][1]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[101][1]~feeder_combout  = \CPU0|OCRH~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU0|OCRH~2_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[101][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[101][1]~feeder .lut_mask = 16'hFF00;
defparam \CPU0|iMEM|REGS[101][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N12
cycloneive_lcell_comb \CPU0|iMEM|REGS[41][1]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[41][1]~feeder_combout  = \CPU0|OCRH~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[41][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[41][1]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[41][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N20
cycloneive_lcell_comb \CPU0|iMEM|REGS[116][1]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[116][1]~feeder_combout  = \CPU0|OCRH~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[116][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[116][1]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[116][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N20
cycloneive_lcell_comb \CPU0|iMEM|REGS[42][1]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[42][1]~feeder_combout  = \CPU0|OCRH~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[42][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[42][1]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[42][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N0
cycloneive_lcell_comb \CPU0|iMEM|REGS[90][1]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[90][1]~feeder_combout  = \CPU0|OCRH~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[90][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[90][1]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[90][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N28
cycloneive_lcell_comb \CPU0|iMEM|REGS[73][1]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[73][1]~feeder_combout  = \CPU0|OCRH~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[73][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[73][1]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[73][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N26
cycloneive_lcell_comb \CPU0|iMEM|REGS[53][1]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[53][1]~feeder_combout  = \CPU0|OCRH~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[53][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[53][1]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[53][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N4
cycloneive_lcell_comb \CPU0|iMEM|REGS[23][1]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[23][1]~feeder_combout  = \CPU0|OCRH~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[23][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[23][1]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[23][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N0
cycloneive_lcell_comb \CPU0|iMEM|REGS[74][1]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[74][1]~feeder_combout  = \CPU0|OCRH~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[74][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[74][1]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[74][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y19_N12
cycloneive_lcell_comb \CPU0|iMEM|REGS[1][1]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[1][1]~feeder_combout  = \CPU0|OCRH~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[1][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[1][1]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[1][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y19_N12
cycloneive_lcell_comb \CPU0|iMEM|REGS[69][1]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[69][1]~feeder_combout  = \CPU0|OCRH~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[69][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[69][1]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[69][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y11_N20
cycloneive_lcell_comb \CPU0|iMEM|REGS[45][1]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[45][1]~feeder_combout  = \CPU0|OCRH~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[45][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[45][1]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[45][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y11_N12
cycloneive_lcell_comb \CPU0|iMEM|REGS[66][1]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[66][1]~feeder_combout  = \CPU0|OCRH~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[66][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[66][1]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[66][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N4
cycloneive_lcell_comb \CPU0|iMEM|REGS[123][1]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[123][1]~feeder_combout  = \CPU0|OCRH~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[123][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[123][1]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[123][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y9_N28
cycloneive_lcell_comb \CPU0|iMEM|REGS[33][1]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[33][1]~feeder_combout  = \CPU0|OCRH~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[33][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[33][1]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[33][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y11_N12
cycloneive_lcell_comb \CPU0|iMEM|REGS[65][1]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[65][1]~feeder_combout  = \CPU0|OCRH~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[65][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[65][1]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[65][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y9_N28
cycloneive_lcell_comb \CPU0|iMEM|REGS[34][1]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[34][1]~feeder_combout  = \CPU0|OCRH~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[34][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[34][1]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[34][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N4
cycloneive_lcell_comb \CPU0|iMEM|REGS[105][1]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[105][1]~feeder_combout  = \CPU0|OCRH~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[105][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[105][1]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[105][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N12
cycloneive_lcell_comb \CPU0|iMEM|REGS[5][1]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[5][1]~feeder_combout  = \CPU0|OCRH~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[5][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[5][1]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[5][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N28
cycloneive_lcell_comb \CPU0|iMEM|REGS[6][1]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[6][1]~feeder_combout  = \CPU0|OCRH~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[6][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[6][1]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[6][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N28
cycloneive_lcell_comb \CPU0|iMEM|REGS[110][1]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[110][1]~feeder_combout  = \CPU0|OCRH~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[110][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[110][1]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[110][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N12
cycloneive_lcell_comb \CPU0|iMEM|REGS[78][1]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[78][1]~feeder_combout  = \CPU0|OCRH~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[78][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[78][1]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[78][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N12
cycloneive_lcell_comb \CPU0|iMEM|REGS[77][1]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[77][1]~feeder_combout  = \CPU0|OCRH~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[77][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[77][1]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[77][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y7_N20
cycloneive_lcell_comb \CPU0|iMEM|REGS[106][1]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[106][1]~feeder_combout  = \CPU0|OCRH~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[106][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[106][1]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[106][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N10
cycloneive_lcell_comb \CPU0|iMEM|REGS[39][1]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[39][1]~feeder_combout  = \CPU0|OCRH~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[39][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[39][1]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[39][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y16_N2
cycloneive_lcell_comb \CPU0|iMEM|REGS[94][1]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[94][1]~feeder_combout  = \CPU0|OCRH~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[94][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[94][1]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[94][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y17_N12
cycloneive_lcell_comb \CPU0|iMEM|REGS[54][1]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[54][1]~feeder_combout  = \CPU0|OCRH~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[54][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[54][1]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[54][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y18_N4
cycloneive_lcell_comb \CPU0|iMEM|REGS[9][1]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[9][1]~feeder_combout  = \CPU0|OCRH~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[9][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[9][1]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[9][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y17_N12
cycloneive_lcell_comb \CPU0|iMEM|REGS[59][1]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[59][1]~feeder_combout  = \CPU0|OCRH~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[59][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[59][1]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[59][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y18_N2
cycloneive_lcell_comb \CPU0|iMEM|REGS[10][1]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[10][1]~feeder_combout  = \CPU0|OCRH~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[10][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[10][1]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[10][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y17_N12
cycloneive_lcell_comb \CPU0|iMEM|REGS[55][1]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[55][1]~feeder_combout  = \CPU0|OCRH~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[55][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[55][1]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[55][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N10
cycloneive_lcell_comb \CPU0|iMEM|REGS[102][1]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[102][1]~feeder_combout  = \CPU0|OCRH~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[102][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[102][1]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[102][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N28
cycloneive_lcell_comb \CPU0|iMEM|REGS[27][1]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[27][1]~feeder_combout  = \CPU0|OCRH~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[27][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[27][1]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[27][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y17_N28
cycloneive_lcell_comb \CPU0|iMEM|REGS[58][1]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[58][1]~feeder_combout  = \CPU0|OCRH~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[58][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[58][1]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[58][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y19_N12
cycloneive_lcell_comb \CPU0|iMEM|REGS[70][1]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[70][1]~feeder_combout  = \CPU0|OCRH~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[70][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[70][1]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[70][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N4
cycloneive_lcell_comb \CPU0|DDR1[2]~feeder (
// Equation(s):
// \CPU0|DDR1[2]~feeder_combout  = \CPU0|cpu01_inst|Selector21~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU0|cpu01_inst|Selector21~6_combout ),
	.cin(gnd),
	.combout(\CPU0|DDR1[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|DDR1[2]~feeder .lut_mask = 16'hFF00;
defparam \CPU0|DDR1[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N0
cycloneive_lcell_comb \CPU0|iMEM|REGS[123][2]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[123][2]~feeder_combout  = \CPU0|ETOI~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|ETOI~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[123][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[123][2]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[123][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N8
cycloneive_lcell_comb \CPU0|iMEM|REGS[119][2]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[119][2]~feeder_combout  = \CPU0|ETOI~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|ETOI~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[119][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[119][2]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[119][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N0
cycloneive_lcell_comb \CPU0|iMEM|REGS[24][2]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[24][2]~feeder_combout  = \CPU0|ETOI~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|ETOI~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[24][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[24][2]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[24][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N0
cycloneive_lcell_comb \CPU0|iMEM|REGS[41][2]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[41][2]~feeder_combout  = \CPU0|ETOI~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|ETOI~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[41][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[41][2]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[41][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N8
cycloneive_lcell_comb \CPU0|iMEM|REGS[20][2]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[20][2]~feeder_combout  = \CPU0|ETOI~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|ETOI~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[20][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[20][2]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[20][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y11_N16
cycloneive_lcell_comb \CPU0|iMEM|REGS[45][2]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[45][2]~feeder_combout  = \CPU0|ETOI~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|ETOI~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[45][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[45][2]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[45][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y8_N8
cycloneive_lcell_comb \CPU0|iMEM|REGS[121][2]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[121][2]~feeder_combout  = \CPU0|ETOI~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|ETOI~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[121][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[121][2]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[121][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y8_N0
cycloneive_lcell_comb \CPU0|iMEM|REGS[117][2]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[117][2]~feeder_combout  = \CPU0|ETOI~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|ETOI~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[117][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[117][2]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[117][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N0
cycloneive_lcell_comb \CPU0|iMEM|REGS[78][2]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[78][2]~feeder_combout  = \CPU0|ETOI~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|ETOI~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[78][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[78][2]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[78][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N24
cycloneive_lcell_comb \CPU0|iMEM|REGS[5][2]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[5][2]~feeder_combout  = \CPU0|ETOI~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|ETOI~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[5][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[5][2]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[5][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N22
cycloneive_lcell_comb \CPU0|iMEM|REGS[84][2]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[84][2]~feeder_combout  = \CPU0|ETOI~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|ETOI~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[84][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[84][2]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[84][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N0
cycloneive_lcell_comb \CPU0|iMEM|REGS[6][2]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[6][2]~feeder_combout  = \CPU0|ETOI~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|ETOI~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[6][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[6][2]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[6][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y11_N8
cycloneive_lcell_comb \CPU0|iMEM|REGS[65][2]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[65][2]~feeder_combout  = \CPU0|ETOI~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|ETOI~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[65][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[65][2]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[65][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y9_N8
cycloneive_lcell_comb \CPU0|iMEM|REGS[34][2]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[34][2]~feeder_combout  = \CPU0|ETOI~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|ETOI~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[34][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[34][2]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[34][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y9_N8
cycloneive_lcell_comb \CPU0|iMEM|REGS[33][2]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[33][2]~feeder_combout  = \CPU0|ETOI~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|ETOI~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[33][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[33][2]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[33][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y11_N8
cycloneive_lcell_comb \CPU0|iMEM|REGS[66][2]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[66][2]~feeder_combout  = \CPU0|ETOI~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|ETOI~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[66][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[66][2]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[66][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y10_N6
cycloneive_lcell_comb \CPU0|iMEM|REGS[88][2]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[88][2]~feeder_combout  = \CPU0|ETOI~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|ETOI~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[88][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[88][2]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[88][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N24
cycloneive_lcell_comb \CPU0|iMEM|REGS[77][2]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[77][2]~feeder_combout  = \CPU0|ETOI~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|ETOI~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[77][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[77][2]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[77][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N16
cycloneive_lcell_comb \CPU0|iMEM|REGS[42][2]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[42][2]~feeder_combout  = \CPU0|ETOI~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|ETOI~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[42][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[42][2]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[42][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N24
cycloneive_lcell_comb \CPU0|iMEM|REGS[109][2]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[109][2]~feeder_combout  = \CPU0|ETOI~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|ETOI~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[109][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[109][2]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[109][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N26
cycloneive_lcell_comb \CPU0|iMEM|REGS[38][2]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[38][2]~feeder_combout  = \CPU0|ETOI~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|ETOI~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[38][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[38][2]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[38][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N0
cycloneive_lcell_comb \CPU0|iMEM|REGS[116][2]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[116][2]~feeder_combout  = \CPU0|ETOI~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|ETOI~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[116][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[116][2]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[116][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N24
cycloneive_lcell_comb \CPU0|iMEM|REGS[26][2]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[26][2]~feeder_combout  = \CPU0|ETOI~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|ETOI~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[26][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[26][2]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[26][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N4
cycloneive_lcell_comb \CPU0|iMEM|REGS[86][2]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[86][2]~feeder_combout  = \CPU0|ETOI~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|ETOI~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[86][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[86][2]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[86][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N16
cycloneive_lcell_comb \CPU0|iMEM|REGS[13][2]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[13][2]~feeder_combout  = \CPU0|ETOI~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|ETOI~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[13][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[13][2]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[13][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N0
cycloneive_lcell_comb \CPU0|iMEM|REGS[14][2]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[14][2]~feeder_combout  = \CPU0|ETOI~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|ETOI~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[14][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[14][2]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[14][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N16
cycloneive_lcell_comb \CPU0|iMEM|REGS[73][2]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[73][2]~feeder_combout  = \CPU0|ETOI~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|ETOI~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[73][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[73][2]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[73][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N20
cycloneive_lcell_comb \CPU0|iMEM|REGS[74][2]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[74][2]~feeder_combout  = \CPU0|ETOI~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|ETOI~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[74][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[74][2]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[74][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N24
cycloneive_lcell_comb \CPU0|iMEM|REGS[27][2]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[27][2]~feeder_combout  = \CPU0|ETOI~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|ETOI~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[27][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[27][2]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[27][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N0
cycloneive_lcell_comb \CPU0|iMEM|REGS[57][2]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[57][2]~feeder_combout  = \CPU0|ETOI~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|ETOI~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[57][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[57][2]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[57][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N8
cycloneive_lcell_comb \CPU0|iMEM|REGS[23][2]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[23][2]~feeder_combout  = \CPU0|ETOI~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|ETOI~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[23][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[23][2]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[23][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y18_N22
cycloneive_lcell_comb \CPU0|iMEM|REGS[10][2]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[10][2]~feeder_combout  = \CPU0|ETOI~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|ETOI~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[10][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[10][2]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[10][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N12
cycloneive_lcell_comb \CPU0|iMEM|REGS[90][2]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[90][2]~feeder_combout  = \CPU0|ETOI~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|ETOI~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[90][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[90][2]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[90][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N24
cycloneive_lcell_comb \CPU0|iMEM|REGS[120][2]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[120][2]~feeder_combout  = \CPU0|ETOI~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|ETOI~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[120][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[120][2]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[120][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N0
cycloneive_lcell_comb \CPU0|iMEM|REGS[118][2]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[118][2]~feeder_combout  = \CPU0|ETOI~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|ETOI~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[118][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[118][2]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[118][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N16
cycloneive_lcell_comb \CPU0|iMEM|REGS[25][2]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[25][2]~feeder_combout  = \CPU0|ETOI~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|ETOI~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[25][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[25][2]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[25][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N16
cycloneive_lcell_comb \CPU0|iMEM|REGS[21][2]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[21][2]~feeder_combout  = \CPU0|ETOI~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|ETOI~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[21][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[21][2]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[21][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y19_N0
cycloneive_lcell_comb \CPU0|iMEM|REGS[1][2]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[1][2]~feeder_combout  = \CPU0|ETOI~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|ETOI~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[1][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[1][2]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[1][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y18_N0
cycloneive_lcell_comb \CPU0|iMEM|REGS[9][2]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[9][2]~feeder_combout  = \CPU0|ETOI~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|ETOI~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[9][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[9][2]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[9][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y17_N24
cycloneive_lcell_comb \CPU0|iMEM|REGS[54][2]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[54][2]~feeder_combout  = \CPU0|ETOI~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|ETOI~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[54][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[54][2]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[54][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N0
cycloneive_lcell_comb \CPU0|iMEM|REGS[22][2]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[22][2]~feeder_combout  = \CPU0|ETOI~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|ETOI~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[22][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[22][2]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[22][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N6
cycloneive_lcell_comb \CPU0|iMEM|REGS[53][2]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[53][2]~feeder_combout  = \CPU0|ETOI~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|ETOI~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[53][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[53][2]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[53][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N24
cycloneive_lcell_comb \CPU0|iMEM|REGS[122][2]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[122][2]~feeder_combout  = \CPU0|ETOI~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|ETOI~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[122][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[122][2]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[122][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y19_N24
cycloneive_lcell_comb \CPU0|iMEM|REGS[2][2]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[2][2]~feeder_combout  = \CPU0|ETOI~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|ETOI~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[2][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[2][2]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[2][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y19_N0
cycloneive_lcell_comb \CPU0|iMEM|REGS[69][2]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[69][2]~feeder_combout  = \CPU0|ETOI~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|ETOI~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[69][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[69][2]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[69][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y19_N0
cycloneive_lcell_comb \CPU0|iMEM|REGS[70][2]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[70][2]~feeder_combout  = \CPU0|ETOI~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|ETOI~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[70][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[70][2]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[70][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N20
cycloneive_lcell_comb \CPU0|iMEM|REGS[24][3]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[24][3]~feeder_combout  = \CPU0|EOCI~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|EOCI~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[24][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[24][3]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[24][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N4
cycloneive_lcell_comb \CPU0|iMEM|REGS[116][3]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[116][3]~feeder_combout  = \CPU0|EOCI~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|EOCI~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[116][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[116][3]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[116][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N28
cycloneive_lcell_comb \CPU0|iMEM|REGS[42][3]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[42][3]~feeder_combout  = \CPU0|EOCI~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|EOCI~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[42][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[42][3]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[42][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N12
cycloneive_lcell_comb \CPU0|iMEM|REGS[101][3]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[101][3]~feeder_combout  = \CPU0|EOCI~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|EOCI~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[101][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[101][3]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[101][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y11_N4
cycloneive_lcell_comb \CPU0|iMEM|REGS[66][3]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[66][3]~feeder_combout  = \CPU0|EOCI~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|EOCI~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[66][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[66][3]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[66][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y11_N20
cycloneive_lcell_comb \CPU0|iMEM|REGS[65][3]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[65][3]~feeder_combout  = \CPU0|EOCI~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|EOCI~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[65][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[65][3]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[65][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N4
cycloneive_lcell_comb \CPU0|iMEM|REGS[109][3]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[109][3]~feeder_combout  = \CPU0|EOCI~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|EOCI~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[109][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[109][3]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[109][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N4
cycloneive_lcell_comb \CPU0|iMEM|REGS[20][3]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[20][3]~feeder_combout  = \CPU0|EOCI~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|EOCI~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[20][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[20][3]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[20][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N28
cycloneive_lcell_comb \CPU0|iMEM|REGS[5][3]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[5][3]~feeder_combout  = \CPU0|EOCI~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|EOCI~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[5][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[5][3]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[5][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N4
cycloneive_lcell_comb \CPU0|iMEM|REGS[6][3]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[6][3]~feeder_combout  = \CPU0|EOCI~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|EOCI~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[6][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[6][3]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[6][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N20
cycloneive_lcell_comb \CPU0|iMEM|REGS[110][3]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[110][3]~feeder_combout  = \CPU0|EOCI~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|EOCI~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[110][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[110][3]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[110][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N12
cycloneive_lcell_comb \CPU0|iMEM|REGS[98][3]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[98][3]~feeder_combout  = \CPU0|EOCI~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|EOCI~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[98][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[98][3]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[98][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N4
cycloneive_lcell_comb \CPU0|iMEM|REGS[78][3]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[78][3]~feeder_combout  = \CPU0|EOCI~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|EOCI~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[78][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[78][3]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[78][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y9_N12
cycloneive_lcell_comb \CPU0|iMEM|REGS[37][3]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[37][3]~feeder_combout  = \CPU0|EOCI~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|EOCI~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[37][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[37][3]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[37][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y9_N4
cycloneive_lcell_comb \CPU0|iMEM|REGS[33][3]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[33][3]~feeder_combout  = \CPU0|EOCI~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|EOCI~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[33][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[33][3]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[33][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y8_N20
cycloneive_lcell_comb \CPU0|iMEM|REGS[121][3]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[121][3]~feeder_combout  = \CPU0|EOCI~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|EOCI~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[121][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[121][3]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[121][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y10_N10
cycloneive_lcell_comb \CPU0|iMEM|REGS[88][3]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[88][3]~feeder_combout  = \CPU0|EOCI~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|EOCI~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[88][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[88][3]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[88][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N28
cycloneive_lcell_comb \CPU0|iMEM|REGS[97][3]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[97][3]~feeder_combout  = \CPU0|EOCI~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|EOCI~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[97][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[97][3]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[97][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N28
cycloneive_lcell_comb \CPU0|iMEM|REGS[105][3]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[105][3]~feeder_combout  = \CPU0|EOCI~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|EOCI~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[105][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[105][3]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[105][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N10
cycloneive_lcell_comb \CPU0|iMEM|REGS[102][3]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[102][3]~feeder_combout  = \CPU0|EOCI~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|EOCI~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[102][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[102][3]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[102][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y7_N4
cycloneive_lcell_comb \CPU0|iMEM|REGS[106][3]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[106][3]~feeder_combout  = \CPU0|EOCI~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|EOCI~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[106][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[106][3]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[106][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N20
cycloneive_lcell_comb \CPU0|iMEM|REGS[26][3]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[26][3]~feeder_combout  = \CPU0|EOCI~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU0|EOCI~1_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[26][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[26][3]~feeder .lut_mask = 16'hFF00;
defparam \CPU0|iMEM|REGS[26][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N8
cycloneive_lcell_comb \CPU0|iMEM|REGS[22][3]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[22][3]~feeder_combout  = \CPU0|EOCI~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|EOCI~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[22][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[22][3]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[22][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N18
cycloneive_lcell_comb \CPU0|iMEM|REGS[94][3]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[94][3]~feeder_combout  = \CPU0|EOCI~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|EOCI~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[94][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[94][3]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[94][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N28
cycloneive_lcell_comb \CPU0|iMEM|REGS[85][3]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[85][3]~feeder_combout  = \CPU0|EOCI~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|EOCI~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[85][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[85][3]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[85][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y12_N4
cycloneive_lcell_comb \CPU0|iMEM|REGS[89][3]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[89][3]~feeder_combout  = \CPU0|EOCI~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|EOCI~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[89][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[89][3]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[89][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N4
cycloneive_lcell_comb \CPU0|iMEM|REGS[25][3]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[25][3]~feeder_combout  = \CPU0|EOCI~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|EOCI~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[25][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[25][3]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[25][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y18_N10
cycloneive_lcell_comb \CPU0|iMEM|REGS[10][3]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[10][3]~feeder_combout  = \CPU0|EOCI~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|EOCI~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[10][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[10][3]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[10][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N30
cycloneive_lcell_comb \CPU0|iMEM|REGS[53][3]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[53][3]~feeder_combout  = \CPU0|EOCI~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU0|EOCI~1_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[53][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[53][3]~feeder .lut_mask = 16'hFF00;
defparam \CPU0|iMEM|REGS[53][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N20
cycloneive_lcell_comb \CPU0|iMEM|REGS[21][3]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[21][3]~feeder_combout  = \CPU0|EOCI~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|EOCI~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[21][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[21][3]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[21][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N4
cycloneive_lcell_comb \CPU0|iMEM|REGS[57][3]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[57][3]~feeder_combout  = \CPU0|EOCI~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|EOCI~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[57][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[57][3]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[57][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N12
cycloneive_lcell_comb \CPU0|iMEM|REGS[73][3]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[73][3]~feeder_combout  = \CPU0|EOCI~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|EOCI~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[73][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[73][3]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[73][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N28
cycloneive_lcell_comb \CPU0|iMEM|REGS[23][3]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[23][3]~feeder_combout  = \CPU0|EOCI~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|EOCI~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[23][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[23][3]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[23][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N2
cycloneive_lcell_comb \CPU0|iMEM|REGS[90][3]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[90][3]~feeder_combout  = \CPU0|EOCI~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|EOCI~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[90][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[90][3]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[90][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N24
cycloneive_lcell_comb \CPU0|iMEM|REGS[91][3]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[91][3]~feeder_combout  = \CPU0|EOCI~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|EOCI~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[91][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[91][3]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[91][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N2
cycloneive_lcell_comb \CPU0|iMEM|REGS[84][3]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[84][3]~feeder_combout  = \CPU0|EOCI~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|EOCI~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[84][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[84][3]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[84][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y15_N12
cycloneive_lcell_comb \CPU0|iMEM|REGS[87][3]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[87][3]~feeder_combout  = \CPU0|EOCI~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|EOCI~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[87][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[87][3]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[87][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N20
cycloneive_lcell_comb \CPU0|iMEM|REGS[14][3]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[14][3]~feeder_combout  = \CPU0|EOCI~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|EOCI~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[14][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[14][3]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[14][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N20
cycloneive_lcell_comb \CPU0|iMEM|REGS[13][3]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[13][3]~feeder_combout  = \CPU0|EOCI~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|EOCI~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[13][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[13][3]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[13][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N20
cycloneive_lcell_comb \CPU0|iMEM|REGS[27][3]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[27][3]~feeder_combout  = \CPU0|EOCI~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|EOCI~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[27][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[27][3]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[27][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y18_N28
cycloneive_lcell_comb \CPU0|iMEM|REGS[9][3]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[9][3]~feeder_combout  = \CPU0|EOCI~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|EOCI~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[9][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[9][3]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[9][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N26
cycloneive_lcell_comb \CPU0|iMEM|REGS[122][3]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[122][3]~feeder_combout  = \CPU0|EOCI~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|EOCI~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[122][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[122][3]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[122][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y19_N4
cycloneive_lcell_comb \CPU0|iMEM|REGS[1][3]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[1][3]~feeder_combout  = \CPU0|EOCI~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|EOCI~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[1][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[1][3]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[1][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y19_N20
cycloneive_lcell_comb \CPU0|iMEM|REGS[70][3]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[70][3]~feeder_combout  = \CPU0|EOCI~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|EOCI~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[70][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[70][3]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[70][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y19_N12
cycloneive_lcell_comb \CPU0|iMEM|REGS[2][3]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[2][3]~feeder_combout  = \CPU0|EOCI~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|EOCI~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[2][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[2][3]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[2][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y19_N4
cycloneive_lcell_comb \CPU0|iMEM|REGS[69][3]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[69][3]~feeder_combout  = \CPU0|EOCI~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|EOCI~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[69][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[69][3]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[69][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y17_N28
cycloneive_lcell_comb \CPU0|iMEM|REGS[59][3]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[59][3]~feeder_combout  = \CPU0|EOCI~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|EOCI~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[59][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[59][3]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[59][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y17_N4
cycloneive_lcell_comb \CPU0|iMEM|REGS[58][3]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[58][3]~feeder_combout  = \CPU0|EOCI~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|EOCI~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[58][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[58][3]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[58][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y17_N20
cycloneive_lcell_comb \CPU0|iMEM|REGS[54][3]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[54][3]~feeder_combout  = \CPU0|EOCI~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|EOCI~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[54][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[54][3]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[54][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N8
cycloneive_lcell_comb \CPU0|DDR1[4]~feeder (
// Equation(s):
// \CPU0|DDR1[4]~feeder_combout  = \CPU0|cpu01_inst|Selector19~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU0|cpu01_inst|Selector19~6_combout ),
	.cin(gnd),
	.combout(\CPU0|DDR1[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|DDR1[4]~feeder .lut_mask = 16'hFF00;
defparam \CPU0|DDR1[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N10
cycloneive_lcell_comb \CPU0|DDR2[4]~feeder (
// Equation(s):
// \CPU0|DDR2[4]~feeder_combout  = \CPU0|cpu01_inst|Selector19~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU0|cpu01_inst|Selector19~6_combout ),
	.cin(gnd),
	.combout(\CPU0|DDR2[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|DDR2[4]~feeder .lut_mask = 16'hFF00;
defparam \CPU0|DDR2[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N28
cycloneive_lcell_comb \CPU0|iMEM|REGS[22][4]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[22][4]~feeder_combout  = \CPU0|OCRH~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU0|OCRH~3_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[22][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[22][4]~feeder .lut_mask = 16'hFF00;
defparam \CPU0|iMEM|REGS[22][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N16
cycloneive_lcell_comb \CPU0|iMEM|REGS[120][4]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[120][4]~feeder_combout  = \CPU0|OCRH~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[120][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[120][4]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[120][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N8
cycloneive_lcell_comb \CPU0|iMEM|REGS[42][4]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[42][4]~feeder_combout  = \CPU0|OCRH~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[42][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[42][4]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[42][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N24
cycloneive_lcell_comb \CPU0|iMEM|REGS[116][4]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[116][4]~feeder_combout  = \CPU0|OCRH~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[116][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[116][4]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[116][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N16
cycloneive_lcell_comb \CPU0|iMEM|REGS[26][4]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[26][4]~feeder_combout  = \CPU0|OCRH~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[26][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[26][4]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[26][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N8
cycloneive_lcell_comb \CPU0|iMEM|REGS[41][4]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[41][4]~feeder_combout  = \CPU0|OCRH~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[41][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[41][4]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[41][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N0
cycloneive_lcell_comb \CPU0|iMEM|REGS[109][4]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[109][4]~feeder_combout  = \CPU0|OCRH~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[109][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[109][4]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[109][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N28
cycloneive_lcell_comb \CPU0|iMEM|REGS[102][4]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[102][4]~feeder_combout  = \CPU0|OCRH~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[102][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[102][4]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[102][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N16
cycloneive_lcell_comb \CPU0|iMEM|REGS[20][4]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[20][4]~feeder_combout  = \CPU0|OCRH~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[20][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[20][4]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[20][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N8
cycloneive_lcell_comb \CPU0|iMEM|REGS[110][4]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[110][4]~feeder_combout  = \CPU0|OCRH~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[110][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[110][4]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[110][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N0
cycloneive_lcell_comb \CPU0|iMEM|REGS[85][4]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[85][4]~feeder_combout  = \CPU0|OCRH~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[85][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[85][4]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[85][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N16
cycloneive_lcell_comb \CPU0|iMEM|REGS[46][4]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[46][4]~feeder_combout  = \CPU0|OCRH~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[46][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[46][4]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[46][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N24
cycloneive_lcell_comb \CPU0|iMEM|REGS[6][4]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[6][4]~feeder_combout  = \CPU0|OCRH~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[6][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[6][4]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[6][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N18
cycloneive_lcell_comb \CPU0|iMEM|REGS[38][4]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[38][4]~feeder_combout  = \CPU0|OCRH~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[38][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[38][4]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[38][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y11_N24
cycloneive_lcell_comb \CPU0|iMEM|REGS[45][4]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[45][4]~feeder_combout  = \CPU0|OCRH~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[45][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[45][4]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[45][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y9_N8
cycloneive_lcell_comb \CPU0|iMEM|REGS[37][4]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[37][4]~feeder_combout  = \CPU0|OCRH~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[37][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[37][4]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[37][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y8_N0
cycloneive_lcell_comb \CPU0|iMEM|REGS[121][4]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[121][4]~feeder_combout  = \CPU0|OCRH~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[121][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[121][4]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[121][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N8
cycloneive_lcell_comb \CPU0|iMEM|REGS[101][4]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[101][4]~feeder_combout  = \CPU0|OCRH~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[101][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[101][4]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[101][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N16
cycloneive_lcell_comb \CPU0|iMEM|REGS[5][4]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[5][4]~feeder_combout  = \CPU0|OCRH~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[5][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[5][4]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[5][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y9_N24
cycloneive_lcell_comb \CPU0|iMEM|REGS[33][4]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[33][4]~feeder_combout  = \CPU0|OCRH~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[33][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[33][4]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[33][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y9_N0
cycloneive_lcell_comb \CPU0|iMEM|REGS[34][4]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[34][4]~feeder_combout  = \CPU0|OCRH~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[34][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[34][4]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[34][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N8
cycloneive_lcell_comb \CPU0|iMEM|REGS[97][4]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[97][4]~feeder_combout  = \CPU0|OCRH~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[97][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[97][4]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[97][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N24
cycloneive_lcell_comb \CPU0|iMEM|REGS[98][4]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[98][4]~feeder_combout  = \CPU0|OCRH~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[98][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[98][4]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[98][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N8
cycloneive_lcell_comb \CPU0|iMEM|REGS[123][4]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[123][4]~feeder_combout  = \CPU0|OCRH~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[123][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[123][4]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[123][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N8
cycloneive_lcell_comb \CPU0|iMEM|REGS[24][4]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[24][4]~feeder_combout  = \CPU0|OCRH~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[24][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[24][4]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[24][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N24
cycloneive_lcell_comb \CPU0|iMEM|REGS[78][4]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[78][4]~feeder_combout  = \CPU0|OCRH~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[78][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[78][4]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[78][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N16
cycloneive_lcell_comb \CPU0|iMEM|REGS[77][4]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[77][4]~feeder_combout  = \CPU0|OCRH~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[77][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[77][4]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[77][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y11_N0
cycloneive_lcell_comb \CPU0|iMEM|REGS[66][4]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[66][4]~feeder_combout  = \CPU0|OCRH~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[66][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[66][4]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[66][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y10_N30
cycloneive_lcell_comb \CPU0|iMEM|REGS[88][4]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[88][4]~feeder_combout  = \CPU0|OCRH~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[88][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[88][4]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[88][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y11_N24
cycloneive_lcell_comb \CPU0|iMEM|REGS[65][4]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[65][4]~feeder_combout  = \CPU0|OCRH~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[65][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[65][4]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[65][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y7_N8
cycloneive_lcell_comb \CPU0|iMEM|REGS[106][4]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[106][4]~feeder_combout  = \CPU0|OCRH~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[106][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[106][4]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[106][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N24
cycloneive_lcell_comb \CPU0|iMEM|REGS[105][4]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[105][4]~feeder_combout  = \CPU0|OCRH~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[105][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[105][4]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[105][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N8
cycloneive_lcell_comb \CPU0|iMEM|REGS[118][4]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[118][4]~feeder_combout  = \CPU0|OCRH~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[118][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[118][4]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[118][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y12_N0
cycloneive_lcell_comb \CPU0|iMEM|REGS[89][4]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[89][4]~feeder_combout  = \CPU0|OCRH~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[89][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[89][4]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[89][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N14
cycloneive_lcell_comb \CPU0|iMEM|REGS[91][4]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[91][4]~feeder_combout  = \CPU0|OCRH~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[91][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[91][4]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[91][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N24
cycloneive_lcell_comb \CPU0|iMEM|REGS[90][4]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[90][4]~feeder_combout  = \CPU0|OCRH~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU0|OCRH~3_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[90][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[90][4]~feeder .lut_mask = 16'hFF00;
defparam \CPU0|iMEM|REGS[90][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y14_N8
cycloneive_lcell_comb \CPU0|iMEM|REGS[86][4]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[86][4]~feeder_combout  = \CPU0|OCRH~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[86][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[86][4]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[86][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N8
cycloneive_lcell_comb \CPU0|iMEM|REGS[57][4]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[57][4]~feeder_combout  = \CPU0|OCRH~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[57][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[57][4]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[57][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y18_N6
cycloneive_lcell_comb \CPU0|iMEM|REGS[10][4]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[10][4]~feeder_combout  = \CPU0|OCRH~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[10][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[10][4]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[10][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y18_N8
cycloneive_lcell_comb \CPU0|iMEM|REGS[9][4]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[9][4]~feeder_combout  = \CPU0|OCRH~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[9][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[9][4]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[9][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y19_N8
cycloneive_lcell_comb \CPU0|iMEM|REGS[2][4]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[2][4]~feeder_combout  = \CPU0|OCRH~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[2][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[2][4]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[2][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N16
cycloneive_lcell_comb \CPU0|iMEM|REGS[14][4]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[14][4]~feeder_combout  = \CPU0|OCRH~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[14][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[14][4]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[14][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N0
cycloneive_lcell_comb \CPU0|iMEM|REGS[73][4]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[73][4]~feeder_combout  = \CPU0|OCRH~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[73][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[73][4]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[73][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N28
cycloneive_lcell_comb \CPU0|iMEM|REGS[74][4]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[74][4]~feeder_combout  = \CPU0|OCRH~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[74][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[74][4]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[74][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N24
cycloneive_lcell_comb \CPU0|iMEM|REGS[13][4]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[13][4]~feeder_combout  = \CPU0|OCRH~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[13][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[13][4]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[13][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N0
cycloneive_lcell_comb \CPU0|iMEM|REGS[23][4]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[23][4]~feeder_combout  = \CPU0|OCRH~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[23][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[23][4]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[23][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N0
cycloneive_lcell_comb \CPU0|iMEM|REGS[27][4]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[27][4]~feeder_combout  = \CPU0|OCRH~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[27][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[27][4]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[27][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N0
cycloneive_lcell_comb \CPU0|iMEM|REGS[52][4]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[52][4]~feeder_combout  = \CPU0|OCRH~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[52][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[52][4]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[52][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N16
cycloneive_lcell_comb \CPU0|iMEM|REGS[56][4]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[56][4]~feeder_combout  = \CPU0|OCRH~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[56][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[56][4]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[56][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N24
cycloneive_lcell_comb \CPU0|iMEM|REGS[25][4]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[25][4]~feeder_combout  = \CPU0|OCRH~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[25][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[25][4]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[25][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N24
cycloneive_lcell_comb \CPU0|iMEM|REGS[21][4]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[21][4]~feeder_combout  = \CPU0|OCRH~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[21][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[21][4]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[21][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N2
cycloneive_lcell_comb \CPU0|iMEM|REGS[53][4]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[53][4]~feeder_combout  = \CPU0|OCRH~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[53][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[53][4]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[53][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y17_N0
cycloneive_lcell_comb \CPU0|iMEM|REGS[58][4]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[58][4]~feeder_combout  = \CPU0|OCRH~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[58][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[58][4]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[58][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y17_N24
cycloneive_lcell_comb \CPU0|iMEM|REGS[55][4]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[55][4]~feeder_combout  = \CPU0|OCRH~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[55][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[55][4]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[55][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y17_N8
cycloneive_lcell_comb \CPU0|iMEM|REGS[54][4]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[54][4]~feeder_combout  = \CPU0|OCRH~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[54][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[54][4]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[54][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y19_N8
cycloneive_lcell_comb \CPU0|iMEM|REGS[1][4]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[1][4]~feeder_combout  = \CPU0|OCRH~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[1][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[1][4]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[1][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y19_N16
cycloneive_lcell_comb \CPU0|iMEM|REGS[69][4]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[69][4]~feeder_combout  = \CPU0|OCRH~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[69][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[69][4]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[69][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y19_N24
cycloneive_lcell_comb \CPU0|iMEM|REGS[70][4]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[70][4]~feeder_combout  = \CPU0|OCRH~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[70][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[70][4]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[70][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y17_N0
cycloneive_lcell_comb \CPU0|iMEM|REGS[59][4]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[59][4]~feeder_combout  = \CPU0|OCRH~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[59][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[59][4]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[59][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N12
cycloneive_lcell_comb \CPU0|iMEM|REGS[116][5]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[116][5]~feeder_combout  = \CPU0|OCRH~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[116][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[116][5]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[116][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N28
cycloneive_lcell_comb \CPU0|iMEM|REGS[102][5]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[102][5]~feeder_combout  = \CPU0|OCRH~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[102][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[102][5]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[102][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N20
cycloneive_lcell_comb \CPU0|iMEM|REGS[41][5]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[41][5]~feeder_combout  = \CPU0|OCRH~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[41][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[41][5]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[41][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N20
cycloneive_lcell_comb \CPU0|iMEM|REGS[101][5]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[101][5]~feeder_combout  = \CPU0|OCRH~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[101][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[101][5]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[101][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N28
cycloneive_lcell_comb \CPU0|iMEM|REGS[119][5]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[119][5]~feeder_combout  = \CPU0|OCRH~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[119][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[119][5]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[119][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N28
cycloneive_lcell_comb \CPU0|iMEM|REGS[26][5]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[26][5]~feeder_combout  = \CPU0|OCRH~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[26][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[26][5]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[26][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N4
cycloneive_lcell_comb \CPU0|iMEM|REGS[120][5]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[120][5]~feeder_combout  = \CPU0|OCRH~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[120][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[120][5]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[120][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N28
cycloneive_lcell_comb \CPU0|iMEM|REGS[109][5]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[109][5]~feeder_combout  = \CPU0|OCRH~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[109][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[109][5]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[109][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N4
cycloneive_lcell_comb \CPU0|iMEM|REGS[42][5]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[42][5]~feeder_combout  = \CPU0|OCRH~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[42][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[42][5]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[42][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N6
cycloneive_lcell_comb \CPU0|iMEM|REGS[122][5]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[122][5]~feeder_combout  = \CPU0|OCRH~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[122][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[122][5]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[122][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N4
cycloneive_lcell_comb \CPU0|iMEM|REGS[110][5]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[110][5]~feeder_combout  = \CPU0|OCRH~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[110][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[110][5]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[110][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N4
cycloneive_lcell_comb \CPU0|iMEM|REGS[5][5]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[5][5]~feeder_combout  = \CPU0|OCRH~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[5][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[5][5]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[5][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y9_N20
cycloneive_lcell_comb \CPU0|iMEM|REGS[37][5]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[37][5]~feeder_combout  = \CPU0|OCRH~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[37][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[37][5]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[37][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y9_N4
cycloneive_lcell_comb \CPU0|iMEM|REGS[34][5]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[34][5]~feeder_combout  = \CPU0|OCRH~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[34][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[34][5]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[34][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N4
cycloneive_lcell_comb \CPU0|iMEM|REGS[97][5]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[97][5]~feeder_combout  = \CPU0|OCRH~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[97][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[97][5]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[97][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y9_N12
cycloneive_lcell_comb \CPU0|iMEM|REGS[33][5]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[33][5]~feeder_combout  = \CPU0|OCRH~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[33][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[33][5]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[33][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N20
cycloneive_lcell_comb \CPU0|iMEM|REGS[98][5]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[98][5]~feeder_combout  = \CPU0|OCRH~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[98][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[98][5]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[98][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N28
cycloneive_lcell_comb \CPU0|iMEM|REGS[78][5]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[78][5]~feeder_combout  = \CPU0|OCRH~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[78][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[78][5]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[78][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N12
cycloneive_lcell_comb \CPU0|iMEM|REGS[105][5]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[105][5]~feeder_combout  = \CPU0|OCRH~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[105][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[105][5]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[105][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y11_N28
cycloneive_lcell_comb \CPU0|iMEM|REGS[65][5]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[65][5]~feeder_combout  = \CPU0|OCRH~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[65][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[65][5]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[65][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N4
cycloneive_lcell_comb \CPU0|iMEM|REGS[85][5]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[85][5]~feeder_combout  = \CPU0|OCRH~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[85][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[85][5]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[85][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N12
cycloneive_lcell_comb \CPU0|iMEM|REGS[6][5]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[6][5]~feeder_combout  = \CPU0|OCRH~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[6][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[6][5]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[6][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N6
cycloneive_lcell_comb \CPU0|iMEM|REGS[39][5]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[39][5]~feeder_combout  = \CPU0|OCRH~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[39][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[39][5]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[39][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y8_N28
cycloneive_lcell_comb \CPU0|iMEM|REGS[121][5]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[121][5]~feeder_combout  = \CPU0|OCRH~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[121][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[121][5]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[121][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y7_N28
cycloneive_lcell_comb \CPU0|iMEM|REGS[106][5]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[106][5]~feeder_combout  = \CPU0|OCRH~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[106][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[106][5]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[106][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N12
cycloneive_lcell_comb \CPU0|iMEM|REGS[46][5]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[46][5]~feeder_combout  = \CPU0|OCRH~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[46][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[46][5]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[46][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y11_N28
cycloneive_lcell_comb \CPU0|iMEM|REGS[45][5]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[45][5]~feeder_combout  = \CPU0|OCRH~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[45][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[45][5]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[45][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N18
cycloneive_lcell_comb \CPU0|iMEM|REGS[22][5]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[22][5]~feeder_combout  = \CPU0|OCRH~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[22][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[22][5]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[22][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N20
cycloneive_lcell_comb \CPU0|iMEM|REGS[91][5]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[91][5]~feeder_combout  = \CPU0|OCRH~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[91][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[91][5]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[91][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N14
cycloneive_lcell_comb \CPU0|iMEM|REGS[90][5]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[90][5]~feeder_combout  = \CPU0|OCRH~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[90][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[90][5]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[90][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N4
cycloneive_lcell_comb \CPU0|iMEM|REGS[14][5]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[14][5]~feeder_combout  = \CPU0|OCRH~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[14][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[14][5]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[14][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y17_N12
cycloneive_lcell_comb \CPU0|iMEM|REGS[58][5]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[58][5]~feeder_combout  = \CPU0|OCRH~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[58][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[58][5]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[58][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N12
cycloneive_lcell_comb \CPU0|iMEM|REGS[57][5]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[57][5]~feeder_combout  = \CPU0|OCRH~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[57][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[57][5]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[57][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y19_N20
cycloneive_lcell_comb \CPU0|iMEM|REGS[2][5]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[2][5]~feeder_combout  = \CPU0|OCRH~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[2][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[2][5]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[2][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N12
cycloneive_lcell_comb \CPU0|iMEM|REGS[27][5]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[27][5]~feeder_combout  = \CPU0|OCRH~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[27][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[27][5]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[27][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y17_N4
cycloneive_lcell_comb \CPU0|iMEM|REGS[59][5]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[59][5]~feeder_combout  = \CPU0|OCRH~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[59][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[59][5]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[59][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y17_N4
cycloneive_lcell_comb \CPU0|iMEM|REGS[55][5]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[55][5]~feeder_combout  = \CPU0|OCRH~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[55][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[55][5]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[55][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y18_N16
cycloneive_lcell_comb \CPU0|iMEM|REGS[10][5]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[10][5]~feeder_combout  = \CPU0|OCRH~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[10][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[10][5]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[10][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y12_N20
cycloneive_lcell_comb \CPU0|iMEM|REGS[89][5]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[89][5]~feeder_combout  = \CPU0|OCRH~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[89][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[89][5]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[89][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y15_N20
cycloneive_lcell_comb \CPU0|iMEM|REGS[87][5]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[87][5]~feeder_combout  = \CPU0|OCRH~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[87][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[87][5]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[87][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y19_N20
cycloneive_lcell_comb \CPU0|iMEM|REGS[1][5]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[1][5]~feeder_combout  = \CPU0|OCRH~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[1][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[1][5]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[1][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N28
cycloneive_lcell_comb \CPU0|iMEM|REGS[13][5]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[13][5]~feeder_combout  = \CPU0|OCRH~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[13][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[13][5]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[13][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y18_N20
cycloneive_lcell_comb \CPU0|iMEM|REGS[9][5]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[9][5]~feeder_combout  = \CPU0|OCRH~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[9][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[9][5]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[9][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N16
cycloneive_lcell_comb \CPU0|iMEM|REGS[24][6]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[24][6]~feeder_combout  = \CPU0|OCRH~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[24][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[24][6]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[24][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y11_N0
cycloneive_lcell_comb \CPU0|iMEM|REGS[45][6]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[45][6]~feeder_combout  = \CPU0|OCRH~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[45][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[45][6]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[45][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N24
cycloneive_lcell_comb \CPU0|iMEM|REGS[20][6]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[20][6]~feeder_combout  = \CPU0|OCRH~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[20][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[20][6]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[20][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N8
cycloneive_lcell_comb \CPU0|iMEM|REGS[105][6]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[105][6]~feeder_combout  = \CPU0|OCRH~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[105][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[105][6]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[105][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N8
cycloneive_lcell_comb \CPU0|iMEM|REGS[78][6]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[78][6]~feeder_combout  = \CPU0|OCRH~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[78][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[78][6]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[78][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N8
cycloneive_lcell_comb \CPU0|iMEM|REGS[98][6]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[98][6]~feeder_combout  = \CPU0|OCRH~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[98][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[98][6]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[98][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N8
cycloneive_lcell_comb \CPU0|iMEM|REGS[109][6]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[109][6]~feeder_combout  = \CPU0|OCRH~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[109][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[109][6]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[109][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N0
cycloneive_lcell_comb \CPU0|iMEM|REGS[77][6]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[77][6]~feeder_combout  = \CPU0|OCRH~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[77][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[77][6]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[77][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N0
cycloneive_lcell_comb \CPU0|iMEM|REGS[46][6]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[46][6]~feeder_combout  = \CPU0|OCRH~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[46][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[46][6]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[46][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N16
cycloneive_lcell_comb \CPU0|iMEM|REGS[38][6]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[38][6]~feeder_combout  = \CPU0|OCRH~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[38][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[38][6]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[38][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y8_N24
cycloneive_lcell_comb \CPU0|iMEM|REGS[117][6]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[117][6]~feeder_combout  = \CPU0|OCRH~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[117][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[117][6]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[117][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y8_N16
cycloneive_lcell_comb \CPU0|iMEM|REGS[121][6]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[121][6]~feeder_combout  = \CPU0|OCRH~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[121][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[121][6]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[121][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y7_N0
cycloneive_lcell_comb \CPU0|iMEM|REGS[106][6]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[106][6]~feeder_combout  = \CPU0|OCRH~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[106][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[106][6]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[106][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N16
cycloneive_lcell_comb \CPU0|iMEM|REGS[41][6]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[41][6]~feeder_combout  = \CPU0|OCRH~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[41][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[41][6]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[41][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y9_N16
cycloneive_lcell_comb \CPU0|iMEM|REGS[37][6]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[37][6]~feeder_combout  = \CPU0|OCRH~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[37][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[37][6]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[37][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y9_N16
cycloneive_lcell_comb \CPU0|iMEM|REGS[33][6]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[33][6]~feeder_combout  = \CPU0|OCRH~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[33][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[33][6]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[33][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y11_N0
cycloneive_lcell_comb \CPU0|iMEM|REGS[65][6]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[65][6]~feeder_combout  = \CPU0|OCRH~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[65][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[65][6]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[65][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N0
cycloneive_lcell_comb \CPU0|iMEM|REGS[5][6]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[5][6]~feeder_combout  = \CPU0|OCRH~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[5][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[5][6]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[5][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N16
cycloneive_lcell_comb \CPU0|iMEM|REGS[6][6]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[6][6]~feeder_combout  = \CPU0|OCRH~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[6][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[6][6]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[6][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N24
cycloneive_lcell_comb \CPU0|iMEM|REGS[84][6]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[84][6]~feeder_combout  = \CPU0|OCRH~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[84][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[84][6]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[84][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y10_N0
cycloneive_lcell_comb \CPU0|iMEM|REGS[88][6]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[88][6]~feeder_combout  = \CPU0|OCRH~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[88][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[88][6]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[88][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y9_N16
cycloneive_lcell_comb \CPU0|iMEM|REGS[34][6]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[34][6]~feeder_combout  = \CPU0|OCRH~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[34][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[34][6]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[34][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N16
cycloneive_lcell_comb \CPU0|iMEM|REGS[118][6]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[118][6]~feeder_combout  = \CPU0|OCRH~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[118][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[118][6]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[118][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N8
cycloneive_lcell_comb \CPU0|iMEM|REGS[120][6]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[120][6]~feeder_combout  = \CPU0|OCRH~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[120][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[120][6]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[120][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N24
cycloneive_lcell_comb \CPU0|iMEM|REGS[42][6]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[42][6]~feeder_combout  = \CPU0|OCRH~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[42][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[42][6]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[42][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N6
cycloneive_lcell_comb \CPU0|iMEM|REGS[22][6]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[22][6]~feeder_combout  = \CPU0|OCRH~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[22][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[22][6]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[22][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N16
cycloneive_lcell_comb \CPU0|iMEM|REGS[116][6]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[116][6]~feeder_combout  = \CPU0|OCRH~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[116][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[116][6]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[116][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N8
cycloneive_lcell_comb \CPU0|iMEM|REGS[26][6]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[26][6]~feeder_combout  = \CPU0|OCRH~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[26][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[26][6]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[26][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N8
cycloneive_lcell_comb \CPU0|iMEM|REGS[56][6]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[56][6]~feeder_combout  = \CPU0|OCRH~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[56][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[56][6]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[56][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N0
cycloneive_lcell_comb \CPU0|iMEM|REGS[53][6]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[53][6]~feeder_combout  = \CPU0|OCRH~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[53][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[53][6]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[53][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N8
cycloneive_lcell_comb \CPU0|iMEM|REGS[85][6]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[85][6]~feeder_combout  = \CPU0|OCRH~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[85][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[85][6]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[85][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N4
cycloneive_lcell_comb \CPU0|iMEM|REGS[90][6]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[90][6]~feeder_combout  = \CPU0|OCRH~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[90][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[90][6]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[90][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y12_N8
cycloneive_lcell_comb \CPU0|iMEM|REGS[89][6]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[89][6]~feeder_combout  = \CPU0|OCRH~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[89][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[89][6]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[89][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N8
cycloneive_lcell_comb \CPU0|iMEM|REGS[13][6]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[13][6]~feeder_combout  = \CPU0|OCRH~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU0|OCRH~5_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[13][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[13][6]~feeder .lut_mask = 16'hFF00;
defparam \CPU0|iMEM|REGS[13][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N8
cycloneive_lcell_comb \CPU0|iMEM|REGS[73][6]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[73][6]~feeder_combout  = \CPU0|OCRH~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[73][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[73][6]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[73][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N8
cycloneive_lcell_comb \CPU0|iMEM|REGS[52][6]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[52][6]~feeder_combout  = \CPU0|OCRH~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[52][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[52][6]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[52][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N8
cycloneive_lcell_comb \CPU0|iMEM|REGS[14][6]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[14][6]~feeder_combout  = \CPU0|OCRH~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[14][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[14][6]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[14][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N16
cycloneive_lcell_comb \CPU0|iMEM|REGS[23][6]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[23][6]~feeder_combout  = \CPU0|OCRH~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[23][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[23][6]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[23][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y19_N24
cycloneive_lcell_comb \CPU0|iMEM|REGS[1][6]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[1][6]~feeder_combout  = \CPU0|OCRH~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[1][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[1][6]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[1][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N8
cycloneive_lcell_comb \CPU0|iMEM|REGS[27][6]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[27][6]~feeder_combout  = \CPU0|OCRH~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[27][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[27][6]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[27][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y19_N0
cycloneive_lcell_comb \CPU0|iMEM|REGS[2][6]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[2][6]~feeder_combout  = \CPU0|OCRH~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[2][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[2][6]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[2][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y19_N24
cycloneive_lcell_comb \CPU0|iMEM|REGS[69][6]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[69][6]~feeder_combout  = \CPU0|OCRH~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[69][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[69][6]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[69][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N16
cycloneive_lcell_comb \CPU0|iMEM|REGS[57][6]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[57][6]~feeder_combout  = \CPU0|OCRH~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[57][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[57][6]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[57][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y19_N8
cycloneive_lcell_comb \CPU0|iMEM|REGS[70][6]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[70][6]~feeder_combout  = \CPU0|OCRH~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[70][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[70][6]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[70][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N0
cycloneive_lcell_comb \CPU0|iMEM|REGS[21][6]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[21][6]~feeder_combout  = \CPU0|OCRH~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[21][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[21][6]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[21][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y17_N16
cycloneive_lcell_comb \CPU0|iMEM|REGS[59][6]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[59][6]~feeder_combout  = \CPU0|OCRH~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[59][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[59][6]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[59][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y17_N0
cycloneive_lcell_comb \CPU0|iMEM|REGS[54][6]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[54][6]~feeder_combout  = \CPU0|OCRH~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[54][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[54][6]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[54][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y18_N12
cycloneive_lcell_comb \CPU0|iMEM|REGS[10][6]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[10][6]~feeder_combout  = \CPU0|OCRH~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[10][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[10][6]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[10][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N8
cycloneive_lcell_comb \CPU0|iMEM|REGS[25][6]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[25][6]~feeder_combout  = \CPU0|OCRH~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[25][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[25][6]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[25][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y17_N16
cycloneive_lcell_comb \CPU0|iMEM|REGS[58][6]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[58][6]~feeder_combout  = \CPU0|OCRH~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[58][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[58][6]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[58][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y17_N16
cycloneive_lcell_comb \CPU0|iMEM|REGS[55][6]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[55][6]~feeder_combout  = \CPU0|OCRH~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[55][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[55][6]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[55][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y18_N16
cycloneive_lcell_comb \CPU0|iMEM|REGS[9][6]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[9][6]~feeder_combout  = \CPU0|OCRH~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[9][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[9][6]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[9][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N28
cycloneive_lcell_comb \CPU0|iMEM|REGS[101][7]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[101][7]~feeder_combout  = \CPU0|OCRH~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[101][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[101][7]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[101][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N12
cycloneive_lcell_comb \CPU0|iMEM|REGS[97][7]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[97][7]~feeder_combout  = \CPU0|OCRH~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[97][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[97][7]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[97][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N20
cycloneive_lcell_comb \CPU0|iMEM|REGS[78][7]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[78][7]~feeder_combout  = \CPU0|OCRH~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[78][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[78][7]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[78][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N28
cycloneive_lcell_comb \CPU0|iMEM|REGS[46][7]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[46][7]~feeder_combout  = \CPU0|OCRH~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[46][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[46][7]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[46][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y11_N28
cycloneive_lcell_comb \CPU0|iMEM|REGS[66][7]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[66][7]~feeder_combout  = \CPU0|OCRH~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[66][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[66][7]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[66][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y11_N12
cycloneive_lcell_comb \CPU0|iMEM|REGS[45][7]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[45][7]~feeder_combout  = \CPU0|OCRH~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[45][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[45][7]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[45][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N12
cycloneive_lcell_comb \CPU0|iMEM|REGS[24][7]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[24][7]~feeder_combout  = \CPU0|OCRH~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[24][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[24][7]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[24][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N4
cycloneive_lcell_comb \CPU0|iMEM|REGS[98][7]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[98][7]~feeder_combout  = \CPU0|OCRH~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[98][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[98][7]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[98][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N20
cycloneive_lcell_comb \CPU0|iMEM|REGS[6][7]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[6][7]~feeder_combout  = \CPU0|OCRH~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[6][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[6][7]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[6][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y8_N4
cycloneive_lcell_comb \CPU0|iMEM|REGS[117][7]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[117][7]~feeder_combout  = \CPU0|OCRH~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[117][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[117][7]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[117][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y7_N12
cycloneive_lcell_comb \CPU0|iMEM|REGS[106][7]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[106][7]~feeder_combout  = \CPU0|OCRH~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[106][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[106][7]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[106][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N12
cycloneive_lcell_comb \CPU0|iMEM|REGS[110][7]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[110][7]~feeder_combout  = \CPU0|OCRH~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[110][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[110][7]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[110][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N12
cycloneive_lcell_comb \CPU0|iMEM|REGS[84][7]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[84][7]~feeder_combout  = \CPU0|OCRH~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[84][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[84][7]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[84][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y8_N12
cycloneive_lcell_comb \CPU0|iMEM|REGS[121][7]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[121][7]~feeder_combout  = \CPU0|OCRH~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[121][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[121][7]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[121][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N28
cycloneive_lcell_comb \CPU0|iMEM|REGS[116][7]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[116][7]~feeder_combout  = \CPU0|OCRH~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[116][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[116][7]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[116][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N12
cycloneive_lcell_comb \CPU0|iMEM|REGS[120][7]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[120][7]~feeder_combout  = \CPU0|OCRH~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[120][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[120][7]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[120][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N28
cycloneive_lcell_comb \CPU0|iMEM|REGS[118][7]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[118][7]~feeder_combout  = \CPU0|OCRH~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[118][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[118][7]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[118][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N12
cycloneive_lcell_comb \CPU0|iMEM|REGS[42][7]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[42][7]~feeder_combout  = \CPU0|OCRH~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[42][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[42][7]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[42][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N20
cycloneive_lcell_comb \CPU0|iMEM|REGS[122][7]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[122][7]~feeder_combout  = \CPU0|OCRH~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[122][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[122][7]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[122][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y15_N4
cycloneive_lcell_comb \CPU0|iMEM|REGS[87][7]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[87][7]~feeder_combout  = \CPU0|OCRH~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[87][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[87][7]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[87][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y11_N4
cycloneive_lcell_comb \CPU0|iMEM|REGS[65][7]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[65][7]~feeder_combout  = \CPU0|OCRH~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[65][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[65][7]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[65][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y12_N28
cycloneive_lcell_comb \CPU0|iMEM|REGS[89][7]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[89][7]~feeder_combout  = \CPU0|OCRH~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[89][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[89][7]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[89][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N10
cycloneive_lcell_comb \CPU0|iMEM|REGS[39][7]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[39][7]~feeder_combout  = \CPU0|OCRH~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[39][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[39][7]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[39][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y9_N12
cycloneive_lcell_comb \CPU0|iMEM|REGS[34][7]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[34][7]~feeder_combout  = \CPU0|OCRH~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[34][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[34][7]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[34][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y10_N28
cycloneive_lcell_comb \CPU0|iMEM|REGS[88][7]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[88][7]~feeder_combout  = \CPU0|OCRH~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[88][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[88][7]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[88][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N18
cycloneive_lcell_comb \CPU0|iMEM|REGS[90][7]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[90][7]~feeder_combout  = \CPU0|OCRH~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU0|OCRH~6_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[90][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[90][7]~feeder .lut_mask = 16'hFF00;
defparam \CPU0|iMEM|REGS[90][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N16
cycloneive_lcell_comb \CPU0|iMEM|REGS[91][7]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[91][7]~feeder_combout  = \CPU0|OCRH~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[91][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[91][7]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[91][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N28
cycloneive_lcell_comb \CPU0|iMEM|REGS[41][7]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[41][7]~feeder_combout  = \CPU0|OCRH~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[41][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[41][7]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[41][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N4
cycloneive_lcell_comb \CPU0|iMEM|REGS[119][7]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[119][7]~feeder_combout  = \CPU0|OCRH~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[119][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[119][7]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[119][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N20
cycloneive_lcell_comb \CPU0|iMEM|REGS[109][7]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[109][7]~feeder_combout  = \CPU0|OCRH~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[109][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[109][7]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[109][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N20
cycloneive_lcell_comb \CPU0|iMEM|REGS[85][7]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[85][7]~feeder_combout  = \CPU0|OCRH~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[85][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[85][7]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[85][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N20
cycloneive_lcell_comb \CPU0|iMEM|REGS[102][7]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[102][7]~feeder_combout  = \CPU0|OCRH~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[102][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[102][7]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[102][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N28
cycloneive_lcell_comb \CPU0|iMEM|REGS[77][7]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[77][7]~feeder_combout  = \CPU0|OCRH~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[77][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[77][7]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[77][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N20
cycloneive_lcell_comb \CPU0|iMEM|REGS[105][7]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[105][7]~feeder_combout  = \CPU0|OCRH~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[105][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[105][7]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[105][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N20
cycloneive_lcell_comb \CPU0|iMEM|REGS[5][7]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[5][7]~feeder_combout  = \CPU0|OCRH~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[5][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[5][7]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[5][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y9_N28
cycloneive_lcell_comb \CPU0|iMEM|REGS[37][7]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[37][7]~feeder_combout  = \CPU0|OCRH~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[37][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[37][7]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[37][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y9_N20
cycloneive_lcell_comb \CPU0|iMEM|REGS[33][7]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[33][7]~feeder_combout  = \CPU0|OCRH~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[33][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[33][7]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[33][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N18
cycloneive_lcell_comb \CPU0|iMEM|REGS[94][7]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[94][7]~feeder_combout  = \CPU0|OCRH~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU0|OCRH~6_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[94][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[94][7]~feeder .lut_mask = 16'hFF00;
defparam \CPU0|iMEM|REGS[94][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N28
cycloneive_lcell_comb \CPU0|iMEM|REGS[14][7]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[14][7]~feeder_combout  = \CPU0|OCRH~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[14][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[14][7]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[14][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N12
cycloneive_lcell_comb \CPU0|iMEM|REGS[13][7]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[13][7]~feeder_combout  = \CPU0|OCRH~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[13][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[13][7]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[13][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N28
cycloneive_lcell_comb \CPU0|iMEM|REGS[57][7]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[57][7]~feeder_combout  = \CPU0|OCRH~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[57][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[57][7]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[57][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y18_N0
cycloneive_lcell_comb \CPU0|iMEM|REGS[10][7]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[10][7]~feeder_combout  = \CPU0|OCRH~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[10][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[10][7]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[10][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y18_N12
cycloneive_lcell_comb \CPU0|iMEM|REGS[9][7]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[9][7]~feeder_combout  = \CPU0|OCRH~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[9][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[9][7]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[9][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N12
cycloneive_lcell_comb \CPU0|iMEM|REGS[52][7]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[52][7]~feeder_combout  = \CPU0|OCRH~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[52][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[52][7]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[52][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N12
cycloneive_lcell_comb \CPU0|iMEM|REGS[74][7]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[74][7]~feeder_combout  = \CPU0|OCRH~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[74][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[74][7]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[74][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N8
cycloneive_lcell_comb \CPU0|iMEM|REGS[53][7]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[53][7]~feeder_combout  = \CPU0|OCRH~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[53][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[53][7]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[53][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y17_N28
cycloneive_lcell_comb \CPU0|iMEM|REGS[54][7]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[54][7]~feeder_combout  = \CPU0|OCRH~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[54][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[54][7]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[54][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N20
cycloneive_lcell_comb \CPU0|iMEM|REGS[73][7]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[73][7]~feeder_combout  = \CPU0|OCRH~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[73][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[73][7]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[73][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y19_N28
cycloneive_lcell_comb \CPU0|iMEM|REGS[2][7]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[2][7]~feeder_combout  = \CPU0|OCRH~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[2][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[2][7]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[2][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y19_N28
cycloneive_lcell_comb \CPU0|iMEM|REGS[1][7]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[1][7]~feeder_combout  = \CPU0|OCRH~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[1][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[1][7]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[1][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y19_N20
cycloneive_lcell_comb \CPU0|iMEM|REGS[69][7]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[69][7]~feeder_combout  = \CPU0|OCRH~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[69][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[69][7]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[69][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y19_N4
cycloneive_lcell_comb \CPU0|iMEM|REGS[70][7]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[70][7]~feeder_combout  = \CPU0|OCRH~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[70][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[70][7]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[70][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N28
cycloneive_lcell_comb \ps2_clk_s~feeder (
// Equation(s):
// \ps2_clk_s~feeder_combout  = \ps2_clk~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ps2_clk~input_o ),
	.cin(gnd),
	.combout(\ps2_clk_s~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ps2_clk_s~feeder .lut_mask = 16'hFF00;
defparam \ps2_clk_s~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N16
cycloneive_io_obuf \TAPE_OUT~output (
	.i(\CPU0|PORT_B_OUT [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(TAPE_OUT),
	.obar());
// synopsys translate_off
defparam \TAPE_OUT~output .bus_hold = "false";
defparam \TAPE_OUT~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y24_N2
cycloneive_io_obuf \SEG_SEL[0]~output (
	.i(\multiHEX|Decoder0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SEG_SEL[0]),
	.obar());
// synopsys translate_off
defparam \SEG_SEL[0]~output .bus_hold = "false";
defparam \SEG_SEL[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y24_N9
cycloneive_io_obuf \SEG_SEL[1]~output (
	.i(!\multiHEX|Decoder0~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SEG_SEL[1]),
	.obar());
// synopsys translate_off
defparam \SEG_SEL[1]~output .bus_hold = "false";
defparam \SEG_SEL[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y24_N16
cycloneive_io_obuf \SEG_SEL[2]~output (
	.i(!\multiHEX|Decoder0~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SEG_SEL[2]),
	.obar());
// synopsys translate_off
defparam \SEG_SEL[2]~output .bus_hold = "false";
defparam \SEG_SEL[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y24_N23
cycloneive_io_obuf \SEG_SEL[3]~output (
	.i(!\multiHEX|Decoder0~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SEG_SEL[3]),
	.obar());
// synopsys translate_off
defparam \SEG_SEL[3]~output .bus_hold = "false";
defparam \SEG_SEL[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y10_N9
cycloneive_io_obuf \LED[0]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED[0]),
	.obar());
// synopsys translate_off
defparam \LED[0]~output .bus_hold = "false";
defparam \LED[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y9_N2
cycloneive_io_obuf \LED[1]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED[1]),
	.obar());
// synopsys translate_off
defparam \LED[1]~output .bus_hold = "false";
defparam \LED[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y9_N9
cycloneive_io_obuf \LED[2]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED[2]),
	.obar());
// synopsys translate_off
defparam \LED[2]~output .bus_hold = "false";
defparam \LED[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y9_N16
cycloneive_io_obuf \LED[3]~output (
	.i(\TAPE_S~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED[3]),
	.obar());
// synopsys translate_off
defparam \LED[3]~output .bus_hold = "false";
defparam \LED[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y24_N16
cycloneive_io_obuf \HEX_OUT[0]~output (
	.i(\multiHEX|Mux6~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX_OUT[0]),
	.obar());
// synopsys translate_off
defparam \HEX_OUT[0]~output .bus_hold = "false";
defparam \HEX_OUT[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y24_N16
cycloneive_io_obuf \HEX_OUT[1]~output (
	.i(\multiHEX|Mux5~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX_OUT[1]),
	.obar());
// synopsys translate_off
defparam \HEX_OUT[1]~output .bus_hold = "false";
defparam \HEX_OUT[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y24_N23
cycloneive_io_obuf \HEX_OUT[2]~output (
	.i(\multiHEX|Mux4~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX_OUT[2]),
	.obar());
// synopsys translate_off
defparam \HEX_OUT[2]~output .bus_hold = "false";
defparam \HEX_OUT[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y24_N23
cycloneive_io_obuf \HEX_OUT[3]~output (
	.i(\multiHEX|Mux3~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX_OUT[3]),
	.obar());
// synopsys translate_off
defparam \HEX_OUT[3]~output .bus_hold = "false";
defparam \HEX_OUT[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y24_N16
cycloneive_io_obuf \HEX_OUT[4]~output (
	.i(\multiHEX|Mux2~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX_OUT[4]),
	.obar());
// synopsys translate_off
defparam \HEX_OUT[4]~output .bus_hold = "false";
defparam \HEX_OUT[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y24_N2
cycloneive_io_obuf \HEX_OUT[5]~output (
	.i(\multiHEX|Mux1~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX_OUT[5]),
	.obar());
// synopsys translate_off
defparam \HEX_OUT[5]~output .bus_hold = "false";
defparam \HEX_OUT[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y24_N16
cycloneive_io_obuf \HEX_OUT[6]~output (
	.i(\multiHEX|Mux0~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX_OUT[6]),
	.obar());
// synopsys translate_off
defparam \HEX_OUT[6]~output .bus_hold = "false";
defparam \HEX_OUT[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y24_N2
cycloneive_io_obuf \beep~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(beep),
	.obar());
// synopsys translate_off
defparam \beep~output .bus_hold = "false";
defparam \beep~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y20_N9
cycloneive_io_obuf \R~output (
	.i(\VDG|R~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R),
	.obar());
// synopsys translate_off
defparam \R~output .bus_hold = "false";
defparam \R~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y19_N16
cycloneive_io_obuf \G~output (
	.i(\VDG|G~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(G),
	.obar());
// synopsys translate_off
defparam \G~output .bus_hold = "false";
defparam \G~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y18_N2
cycloneive_io_obuf \B~output (
	.i(\VDG|B~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(B),
	.obar());
// synopsys translate_off
defparam \B~output .bus_hold = "false";
defparam \B~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y18_N23
cycloneive_io_obuf \HSYNC~output (
	.i(\VDG|HSYNC~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HSYNC),
	.obar());
// synopsys translate_off
defparam \HSYNC~output .bus_hold = "false";
defparam \HSYNC~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y18_N16
cycloneive_io_obuf \VSYNC~output (
	.i(\VDG|VSYNC~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VSYNC),
	.obar());
// synopsys translate_off
defparam \VSYNC~output .bus_hold = "false";
defparam \VSYNC~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N9
cycloneive_io_obuf \audio~output (
	.i(VDG_control[5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(audio),
	.obar());
// synopsys translate_off
defparam \audio~output .bus_hold = "false";
defparam \audio~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N8
cycloneive_io_ibuf \Clk~input (
	.i(Clk),
	.ibar(gnd),
	.o(\Clk~input_o ));
// synopsys translate_off
defparam \Clk~input .bus_hold = "false";
defparam \Clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLL_1
cycloneive_pll \PLL_inst|altpll_component|auto_generated|pll1 (
	.areset(gnd),
	.pfdena(vcc),
	.fbin(\PLL_inst|altpll_component|auto_generated|wire_pll1_fbout ),
	.phaseupdown(gnd),
	.phasestep(gnd),
	.scandata(gnd),
	.scanclk(gnd),
	.scanclkena(vcc),
	.configupdate(gnd),
	.clkswitch(gnd),
	.inclk({gnd,\Clk~input_o }),
	.phasecounterselect(3'b000),
	.phasedone(),
	.scandataout(),
	.scandone(),
	.activeclock(),
	.locked(),
	.vcooverrange(),
	.vcounderrange(),
	.fbout(\PLL_inst|altpll_component|auto_generated|wire_pll1_fbout ),
	.clk(\PLL_inst|altpll_component|auto_generated|pll1_CLK_bus ),
	.clkbad());
// synopsys translate_off
defparam \PLL_inst|altpll_component|auto_generated|pll1 .auto_settings = "false";
defparam \PLL_inst|altpll_component|auto_generated|pll1 .bandwidth_type = "medium";
defparam \PLL_inst|altpll_component|auto_generated|pll1 .c0_high = 252;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .c0_initial = 1;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .c0_low = 252;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .c0_mode = "even";
defparam \PLL_inst|altpll_component|auto_generated|pll1 .c0_ph = 0;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .c1_high = 5;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .c1_initial = 1;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .c1_low = 4;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .c1_mode = "odd";
defparam \PLL_inst|altpll_component|auto_generated|pll1 .c1_ph = 0;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .c1_use_casc_in = "off";
defparam \PLL_inst|altpll_component|auto_generated|pll1 .c2_high = 9;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .c2_initial = 1;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .c2_low = 9;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .c2_mode = "even";
defparam \PLL_inst|altpll_component|auto_generated|pll1 .c2_ph = 0;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .c2_use_casc_in = "off";
defparam \PLL_inst|altpll_component|auto_generated|pll1 .c3_high = 0;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .c3_initial = 0;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .c3_low = 0;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .c3_mode = "bypass";
defparam \PLL_inst|altpll_component|auto_generated|pll1 .c3_ph = 0;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .c3_use_casc_in = "off";
defparam \PLL_inst|altpll_component|auto_generated|pll1 .c4_high = 0;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .c4_initial = 0;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .c4_low = 0;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .c4_mode = "bypass";
defparam \PLL_inst|altpll_component|auto_generated|pll1 .c4_ph = 0;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .c4_use_casc_in = "off";
defparam \PLL_inst|altpll_component|auto_generated|pll1 .charge_pump_current_bits = 1;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .clk0_counter = "c0";
defparam \PLL_inst|altpll_component|auto_generated|pll1 .clk0_divide_by = 56;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .clk0_duty_cycle = 50;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .clk0_multiply_by = 1;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .clk0_phase_shift = "0";
defparam \PLL_inst|altpll_component|auto_generated|pll1 .clk1_counter = "c2";
defparam \PLL_inst|altpll_component|auto_generated|pll1 .clk1_divide_by = 2;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .clk1_duty_cycle = 50;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .clk1_multiply_by = 1;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .clk1_phase_shift = "0";
defparam \PLL_inst|altpll_component|auto_generated|pll1 .clk2_counter = "c1";
defparam \PLL_inst|altpll_component|auto_generated|pll1 .clk2_divide_by = 1;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .clk2_duty_cycle = 50;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .clk2_multiply_by = 1;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .clk2_phase_shift = "0";
defparam \PLL_inst|altpll_component|auto_generated|pll1 .clk3_counter = "unused";
defparam \PLL_inst|altpll_component|auto_generated|pll1 .clk3_divide_by = 0;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .clk3_duty_cycle = 50;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .clk3_multiply_by = 0;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .clk3_phase_shift = "0";
defparam \PLL_inst|altpll_component|auto_generated|pll1 .clk4_counter = "unused";
defparam \PLL_inst|altpll_component|auto_generated|pll1 .clk4_divide_by = 0;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .clk4_duty_cycle = 50;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .clk4_multiply_by = 0;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .clk4_phase_shift = "0";
defparam \PLL_inst|altpll_component|auto_generated|pll1 .compensate_clock = "clock0";
defparam \PLL_inst|altpll_component|auto_generated|pll1 .inclk0_input_frequency = 20000;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .inclk1_input_frequency = 0;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .loop_filter_c_bits = 0;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .loop_filter_r_bits = 27;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .m = 9;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .m_initial = 1;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .m_ph = 0;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .n = 1;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .operation_mode = "normal";
defparam \PLL_inst|altpll_component|auto_generated|pll1 .pfd_max = 200000;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .pfd_min = 3076;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .pll_compensation_delay = 5914;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .self_reset_on_loss_lock = "off";
defparam \PLL_inst|altpll_component|auto_generated|pll1 .simulation_type = "timing";
defparam \PLL_inst|altpll_component|auto_generated|pll1 .switch_over_type = "auto";
defparam \PLL_inst|altpll_component|auto_generated|pll1 .vco_center = 1538;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .vco_divide_by = 0;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .vco_frequency_control = "auto";
defparam \PLL_inst|altpll_component|auto_generated|pll1 .vco_max = 3333;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .vco_min = 1538;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .vco_multiply_by = 0;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .vco_phase_shift_step = 277;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .vco_post_scale = 2;
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneive_clkctrl \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\PLL_inst|altpll_component|auto_generated|wire_pll1_clk [0]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ));
// synopsys translate_off
defparam \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .clock_type = "global clock";
defparam \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X34_Y12_N22
cycloneive_io_ibuf \button[3]~input (
	.i(button[3]),
	.ibar(gnd),
	.o(\button[3]~input_o ));
// synopsys translate_off
defparam \button[3]~input .bus_hold = "false";
defparam \button[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X22_Y13_N7
dffeas \button_s[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\button[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(button_s[3]),
	.prn(vcc));
// synopsys translate_off
defparam \button_s[3] .is_wysiwyg = "true";
defparam \button_s[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N10
cycloneive_lcell_comb \CPU0|cpu01_inst|state~76 (
// Equation(s):
// \CPU0|cpu01_inst|state~76_combout  = (\CPU0|cpu01_inst|state.int_ixl_state~q  & button_s[3])

	.dataa(\CPU0|cpu01_inst|state.int_ixl_state~q ),
	.datab(gnd),
	.datac(button_s[3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state~76_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state~76 .lut_mask = 16'hA0A0;
defparam \CPU0|cpu01_inst|state~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N6
cycloneive_lcell_comb \CPU0|cpu01_inst|state~70 (
// Equation(s):
// \CPU0|cpu01_inst|state~70_combout  = (!button_s[3]) # (!\CPU0|hold_s~q )

	.dataa(\CPU0|hold_s~q ),
	.datab(gnd),
	.datac(button_s[3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state~70_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state~70 .lut_mask = 16'h5F5F;
defparam \CPU0|cpu01_inst|state~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y14_N11
dffeas \CPU0|cpu01_inst|state.int_ixh_state (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|state~76_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|cpu01_inst|state~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|state.int_ixh_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|state.int_ixh_state .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|state.int_ixh_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N24
cycloneive_lcell_comb \CPU0|cpu01_inst|state~69 (
// Equation(s):
// \CPU0|cpu01_inst|state~69_combout  = (button_s[3] & \CPU0|cpu01_inst|state.int_ixh_state~q )

	.dataa(button_s[3]),
	.datab(gnd),
	.datac(\CPU0|cpu01_inst|state.int_ixh_state~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state~69_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state~69 .lut_mask = 16'hA0A0;
defparam \CPU0|cpu01_inst|state~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y13_N25
dffeas \CPU0|cpu01_inst|state.int_acca_state (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|state~69_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|cpu01_inst|state~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|state.int_acca_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|state.int_acca_state .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|state.int_acca_state .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N22
cycloneive_io_ibuf \RST~input (
	.i(RST),
	.ibar(gnd),
	.o(\RST~input_o ));
// synopsys translate_off
defparam \RST~input .bus_hold = "false";
defparam \RST~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N10
cycloneive_lcell_comb \reset~0 (
// Equation(s):
// \reset~0_combout  = !\RST~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RST~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reset~0_combout ),
	.cout());
// synopsys translate_off
defparam \reset~0 .lut_mask = 16'h0F0F;
defparam \reset~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y17_N11
dffeas reset(
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\reset~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reset~q ),
	.prn(vcc));
// synopsys translate_off
defparam reset.is_wysiwyg = "true";
defparam reset.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N8
cycloneive_lcell_comb \CPU0|cpu01_inst|state~71 (
// Equation(s):
// \CPU0|cpu01_inst|state~71_combout  = (\CPU0|cpu01_inst|Decoder7~12_combout  & (\CPU0|cpu01_inst|Decoder8~2_combout  & \CPU0|cpu01_inst|state.decode_state~q ))

	.dataa(\CPU0|cpu01_inst|Decoder7~12_combout ),
	.datab(gnd),
	.datac(\CPU0|cpu01_inst|Decoder8~2_combout ),
	.datad(\CPU0|cpu01_inst|state.decode_state~q ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state~71_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state~71 .lut_mask = 16'hA000;
defparam \CPU0|cpu01_inst|state~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y14_N9
dffeas \CPU0|cpu01_inst|state.psha_state (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|state~71_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!button_s[3]),
	.sload(gnd),
	.ena(\CPU0|cpu01_inst|state~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|state.psha_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|state.psha_state .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|state.psha_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N16
cycloneive_lcell_comb \CPU0|cpu01_inst|state~80 (
// Equation(s):
// \CPU0|cpu01_inst|state~80_combout  = (\CPU0|cpu01_inst|Decoder7~4_combout  & (\CPU0|cpu01_inst|state.decode_state~q  & \CPU0|cpu01_inst|Decoder8~2_combout ))

	.dataa(\CPU0|cpu01_inst|Decoder7~4_combout ),
	.datab(\CPU0|cpu01_inst|state.decode_state~q ),
	.datac(\CPU0|cpu01_inst|Decoder8~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state~80_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state~80 .lut_mask = 16'h8080;
defparam \CPU0|cpu01_inst|state~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y8_N17
dffeas \CPU0|cpu01_inst|state.pshx_lo_state (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|state~80_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!button_s[3]),
	.sload(gnd),
	.ena(\CPU0|cpu01_inst|state~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|state.pshx_lo_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|state.pshx_lo_state .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|state.pshx_lo_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N4
cycloneive_lcell_comb \CPU0|cpu01_inst|state~77 (
// Equation(s):
// \CPU0|cpu01_inst|state~77_combout  = (button_s[3] & \CPU0|cpu01_inst|state.pshx_lo_state~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(button_s[3]),
	.datad(\CPU0|cpu01_inst|state.pshx_lo_state~q ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state~77_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state~77 .lut_mask = 16'hF000;
defparam \CPU0|cpu01_inst|state~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y14_N5
dffeas \CPU0|cpu01_inst|state.pshx_hi_state (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|state~77_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|cpu01_inst|state~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|state.pshx_hi_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|state.pshx_hi_state .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|state.pshx_hi_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N28
cycloneive_lcell_comb \CPU0|cpu01_inst|state~86 (
// Equation(s):
// \CPU0|cpu01_inst|state~86_combout  = (\CPU0|cpu01_inst|Decoder7~5_combout  & (\CPU0|cpu01_inst|Decoder8~2_combout  & \CPU0|cpu01_inst|state.decode_state~q ))

	.dataa(\CPU0|cpu01_inst|Decoder7~5_combout ),
	.datab(gnd),
	.datac(\CPU0|cpu01_inst|Decoder8~2_combout ),
	.datad(\CPU0|cpu01_inst|state.decode_state~q ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state~86_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state~86 .lut_mask = 16'hA000;
defparam \CPU0|cpu01_inst|state~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y14_N29
dffeas \CPU0|cpu01_inst|state.pshb_state (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|state~86_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!button_s[3]),
	.sload(gnd),
	.ena(\CPU0|cpu01_inst|state~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|state.pshb_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|state.pshb_state .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|state.pshb_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N22
cycloneive_lcell_comb \CPU0|cpu01_inst|WideOr174~1 (
// Equation(s):
// \CPU0|cpu01_inst|WideOr174~1_combout  = (!\CPU0|cpu01_inst|state.int_cc_state~q  & (!\CPU0|cpu01_inst|state.psha_state~q  & (!\CPU0|cpu01_inst|state.pshx_hi_state~q  & !\CPU0|cpu01_inst|state.pshb_state~q )))

	.dataa(\CPU0|cpu01_inst|state.int_cc_state~q ),
	.datab(\CPU0|cpu01_inst|state.psha_state~q ),
	.datac(\CPU0|cpu01_inst|state.pshx_hi_state~q ),
	.datad(\CPU0|cpu01_inst|state.pshb_state~q ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|WideOr174~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|WideOr174~1 .lut_mask = 16'h0001;
defparam \CPU0|cpu01_inst|WideOr174~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N4
cycloneive_lcell_comb \CPU0|cpu01_inst|state~85 (
// Equation(s):
// \CPU0|cpu01_inst|state~85_combout  = (\CPU0|cpu01_inst|state.int_acca_state~q  & button_s[3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|cpu01_inst|state.int_acca_state~q ),
	.datad(button_s[3]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state~85_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state~85 .lut_mask = 16'hF000;
defparam \CPU0|cpu01_inst|state~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y14_N5
dffeas \CPU0|cpu01_inst|state.int_accb_state (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|state~85_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|cpu01_inst|state~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|state.int_accb_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|state.int_accb_state .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|state.int_accb_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N26
cycloneive_lcell_comb \CPU0|cpu01_inst|WideOr174~3 (
// Equation(s):
// \CPU0|cpu01_inst|WideOr174~3_combout  = (!\CPU0|cpu01_inst|state.int_ixl_state~q  & (!\CPU0|cpu01_inst|state.int_accb_state~q  & !\CPU0|cpu01_inst|state.pshx_lo_state~q ))

	.dataa(\CPU0|cpu01_inst|state.int_ixl_state~q ),
	.datab(gnd),
	.datac(\CPU0|cpu01_inst|state.int_accb_state~q ),
	.datad(\CPU0|cpu01_inst|state.pshx_lo_state~q ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|WideOr174~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|WideOr174~3 .lut_mask = 16'h0005;
defparam \CPU0|cpu01_inst|WideOr174~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N0
cycloneive_lcell_comb \CPU0|cpu01_inst|Decoder8~3 (
// Equation(s):
// \CPU0|cpu01_inst|Decoder8~3_combout  = (!\CPU0|cpu01_inst|op_code [6] & (\CPU0|cpu01_inst|op_code [7] & (!\CPU0|cpu01_inst|op_code [5] & \CPU0|cpu01_inst|op_code [4])))

	.dataa(\CPU0|cpu01_inst|op_code [6]),
	.datab(\CPU0|cpu01_inst|op_code [7]),
	.datac(\CPU0|cpu01_inst|op_code [5]),
	.datad(\CPU0|cpu01_inst|op_code [4]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Decoder8~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Decoder8~3 .lut_mask = 16'h0400;
defparam \CPU0|cpu01_inst|Decoder8~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N24
cycloneive_lcell_comb \CPU0|cpu01_inst|state~74 (
// Equation(s):
// \CPU0|cpu01_inst|state~74_combout  = (\CPU0|cpu01_inst|state.rti_acca_state~q  & button_s[3])

	.dataa(gnd),
	.datab(\CPU0|cpu01_inst|state.rti_acca_state~q ),
	.datac(button_s[3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state~74_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state~74 .lut_mask = 16'hC0C0;
defparam \CPU0|cpu01_inst|state~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y14_N25
dffeas \CPU0|cpu01_inst|state.rti_ixh_state (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|state~74_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|cpu01_inst|state~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|state.rti_ixh_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|state.rti_ixh_state .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|state.rti_ixh_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N2
cycloneive_lcell_comb \CPU0|cpu01_inst|state~75 (
// Equation(s):
// \CPU0|cpu01_inst|state~75_combout  = (\CPU0|cpu01_inst|Decoder7~0_combout  & (\CPU0|cpu01_inst|Decoder8~2_combout  & \CPU0|cpu01_inst|state.decode_state~q ))

	.dataa(\CPU0|cpu01_inst|Decoder7~0_combout ),
	.datab(gnd),
	.datac(\CPU0|cpu01_inst|Decoder8~2_combout ),
	.datad(\CPU0|cpu01_inst|state.decode_state~q ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state~75_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state~75 .lut_mask = 16'hA000;
defparam \CPU0|cpu01_inst|state~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y14_N3
dffeas \CPU0|cpu01_inst|state.pulx_hi_state (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|state~75_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!button_s[3]),
	.sload(gnd),
	.ena(\CPU0|cpu01_inst|state~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|state.pulx_hi_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|state.pulx_hi_state .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|state.pulx_hi_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N8
cycloneive_lcell_comb \CPU0|cpu01_inst|ix_ctrl~1 (
// Equation(s):
// \CPU0|cpu01_inst|ix_ctrl~1_combout  = (!\CPU0|cpu01_inst|state.rti_ixh_state~q  & !\CPU0|cpu01_inst|state.pulx_hi_state~q )

	.dataa(gnd),
	.datab(\CPU0|cpu01_inst|state.rti_ixh_state~q ),
	.datac(gnd),
	.datad(\CPU0|cpu01_inst|state.pulx_hi_state~q ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|ix_ctrl~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|ix_ctrl~1 .lut_mask = 16'h0033;
defparam \CPU0|cpu01_inst|ix_ctrl~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N28
cycloneive_lcell_comb \CPU0|cpu01_inst|state~81 (
// Equation(s):
// \CPU0|cpu01_inst|state~81_combout  = (\CPU0|cpu01_inst|state.rti_ixh_state~q  & button_s[3])

	.dataa(gnd),
	.datab(\CPU0|cpu01_inst|state.rti_ixh_state~q ),
	.datac(gnd),
	.datad(button_s[3]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state~81_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state~81 .lut_mask = 16'hCC00;
defparam \CPU0|cpu01_inst|state~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y14_N29
dffeas \CPU0|cpu01_inst|state.rti_ixl_state (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|state~81_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|cpu01_inst|state~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|state.rti_ixl_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|state.rti_ixl_state .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|state.rti_ixl_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N2
cycloneive_lcell_comb \CPU0|cpu01_inst|address~0 (
// Equation(s):
// \CPU0|cpu01_inst|address~0_combout  = (!\CPU0|cpu01_inst|state.rti_acca_state~q  & (!\CPU0|cpu01_inst|state.rti_accb_state~q  & (!\CPU0|cpu01_inst|state.rti_ixl_state~q  & !\CPU0|cpu01_inst|state.rti_cc_state~q )))

	.dataa(\CPU0|cpu01_inst|state.rti_acca_state~q ),
	.datab(\CPU0|cpu01_inst|state.rti_accb_state~q ),
	.datac(\CPU0|cpu01_inst|state.rti_ixl_state~q ),
	.datad(\CPU0|cpu01_inst|state.rti_cc_state~q ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|address~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|address~0 .lut_mask = 16'h0001;
defparam \CPU0|cpu01_inst|address~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N12
cycloneive_lcell_comb \CPU0|cpu01_inst|address~1 (
// Equation(s):
// \CPU0|cpu01_inst|address~1_combout  = (!\CPU0|cpu01_inst|state.rti_pch_state~q  & (!\CPU0|cpu01_inst|state.rts_hi_state~q  & (\CPU0|cpu01_inst|ix_ctrl~1_combout  & \CPU0|cpu01_inst|address~0_combout )))

	.dataa(\CPU0|cpu01_inst|state.rti_pch_state~q ),
	.datab(\CPU0|cpu01_inst|state.rts_hi_state~q ),
	.datac(\CPU0|cpu01_inst|ix_ctrl~1_combout ),
	.datad(\CPU0|cpu01_inst|address~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|address~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|address~1 .lut_mask = 16'h1000;
defparam \CPU0|cpu01_inst|address~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N22
cycloneive_lcell_comb \CPU0|cpu01_inst|WideOr62~0 (
// Equation(s):
// \CPU0|cpu01_inst|WideOr62~0_combout  = (\CPU0|cpu01_inst|op_code [2] & ((\CPU0|cpu01_inst|op_code [1]) # ((!\CPU0|cpu01_inst|op_code [0]) # (!\CPU0|cpu01_inst|op_code [3]))))

	.dataa(\CPU0|cpu01_inst|op_code [2]),
	.datab(\CPU0|cpu01_inst|op_code [1]),
	.datac(\CPU0|cpu01_inst|op_code [3]),
	.datad(\CPU0|cpu01_inst|op_code [0]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|WideOr62~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|WideOr62~0 .lut_mask = 16'h8AAA;
defparam \CPU0|cpu01_inst|WideOr62~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N8
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector263~2 (
// Equation(s):
// \CPU0|cpu01_inst|Selector263~2_combout  = (\CPU0|cpu01_inst|state.rti_state~q ) # ((\CPU0|cpu01_inst|Decoder8~2_combout  & (!\CPU0|cpu01_inst|WideOr62~0_combout  & \CPU0|cpu01_inst|state.decode_state~q )))

	.dataa(\CPU0|cpu01_inst|Decoder8~2_combout ),
	.datab(\CPU0|cpu01_inst|state.rti_state~q ),
	.datac(\CPU0|cpu01_inst|WideOr62~0_combout ),
	.datad(\CPU0|cpu01_inst|state.decode_state~q ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector263~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector263~2 .lut_mask = 16'hCECC;
defparam \CPU0|cpu01_inst|Selector263~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N20
cycloneive_lcell_comb \CPU0|cpu01_inst|Decoder7~1 (
// Equation(s):
// \CPU0|cpu01_inst|Decoder7~1_combout  = (!\CPU0|cpu01_inst|op_code [2] & (!\CPU0|cpu01_inst|op_code [3] & (\CPU0|cpu01_inst|op_code [0] & \CPU0|cpu01_inst|op_code [1])))

	.dataa(\CPU0|cpu01_inst|op_code [2]),
	.datab(\CPU0|cpu01_inst|op_code [3]),
	.datac(\CPU0|cpu01_inst|op_code [0]),
	.datad(\CPU0|cpu01_inst|op_code [1]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Decoder7~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Decoder7~1 .lut_mask = 16'h1000;
defparam \CPU0|cpu01_inst|Decoder7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N16
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector263~4 (
// Equation(s):
// \CPU0|cpu01_inst|Selector263~4_combout  = (\CPU0|cpu01_inst|op_code [6] & (\CPU0|cpu01_inst|state.fetch_state~q  & (\CPU0|cpu01_inst|Decoder7~1_combout  & \CPU0|cpu01_inst|op_code [7])))

	.dataa(\CPU0|cpu01_inst|op_code [6]),
	.datab(\CPU0|cpu01_inst|state.fetch_state~q ),
	.datac(\CPU0|cpu01_inst|Decoder7~1_combout ),
	.datad(\CPU0|cpu01_inst|op_code [7]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector263~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector263~4 .lut_mask = 16'h8000;
defparam \CPU0|cpu01_inst|Selector263~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N20
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector263~3 (
// Equation(s):
// \CPU0|cpu01_inst|Selector263~3_combout  = (((\CPU0|cpu01_inst|Selector263~2_combout ) # (\CPU0|cpu01_inst|Selector263~4_combout )) # (!\CPU0|cpu01_inst|address~1_combout )) # (!\CPU0|cpu01_inst|WideOr132~2_combout )

	.dataa(\CPU0|cpu01_inst|WideOr132~2_combout ),
	.datab(\CPU0|cpu01_inst|address~1_combout ),
	.datac(\CPU0|cpu01_inst|Selector263~2_combout ),
	.datad(\CPU0|cpu01_inst|Selector263~4_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector263~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector263~3 .lut_mask = 16'hFFF7;
defparam \CPU0|cpu01_inst|Selector263~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N20
cycloneive_lcell_comb \CPU0|cpu01_inst|WideOr82~0 (
// Equation(s):
// \CPU0|cpu01_inst|WideOr82~0_combout  = (\CPU0|cpu01_inst|op_code [5] & (\CPU0|cpu01_inst|op_code [4] & ((\CPU0|cpu01_inst|op_code [6]) # (\CPU0|cpu01_inst|op_code [7]))))

	.dataa(\CPU0|cpu01_inst|op_code [6]),
	.datab(\CPU0|cpu01_inst|op_code [7]),
	.datac(\CPU0|cpu01_inst|op_code [5]),
	.datad(\CPU0|cpu01_inst|op_code [4]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|WideOr82~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|WideOr82~0 .lut_mask = 16'hE000;
defparam \CPU0|cpu01_inst|WideOr82~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N10
cycloneive_lcell_comb \CPU0|cpu01_inst|state~107 (
// Equation(s):
// \CPU0|cpu01_inst|state~107_combout  = (\CPU0|cpu01_inst|state.decode_state~q  & \CPU0|cpu01_inst|WideOr82~0_combout )

	.dataa(gnd),
	.datab(\CPU0|cpu01_inst|state.decode_state~q ),
	.datac(gnd),
	.datad(\CPU0|cpu01_inst|WideOr82~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state~107_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state~107 .lut_mask = 16'hCC00;
defparam \CPU0|cpu01_inst|state~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y8_N11
dffeas \CPU0|cpu01_inst|state.extended_state (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|state~107_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!button_s[3]),
	.sload(gnd),
	.ena(\CPU0|cpu01_inst|state~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|state.extended_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|state.extended_state .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|state.extended_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N28
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector255~1 (
// Equation(s):
// \CPU0|cpu01_inst|Selector255~1_combout  = (\CPU0|cpu01_inst|op_code [7] & (\CPU0|cpu01_inst|op_code [5] & \CPU0|cpu01_inst|op_code [6]))

	.dataa(gnd),
	.datab(\CPU0|cpu01_inst|op_code [7]),
	.datac(\CPU0|cpu01_inst|op_code [5]),
	.datad(\CPU0|cpu01_inst|op_code [6]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector255~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector255~1 .lut_mask = 16'hC000;
defparam \CPU0|cpu01_inst|Selector255~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N22
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector255~2 (
// Equation(s):
// \CPU0|cpu01_inst|Selector255~2_combout  = ((\CPU0|cpu01_inst|op_code [4] & ((!\CPU0|cpu01_inst|state.extended_state~q ))) # (!\CPU0|cpu01_inst|op_code [4] & (!\CPU0|cpu01_inst|state.indexed_state~q ))) # (!\CPU0|cpu01_inst|Selector255~1_combout )

	.dataa(\CPU0|cpu01_inst|state.indexed_state~q ),
	.datab(\CPU0|cpu01_inst|state.extended_state~q ),
	.datac(\CPU0|cpu01_inst|op_code [4]),
	.datad(\CPU0|cpu01_inst|Selector255~1_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector255~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector255~2 .lut_mask = 16'h35FF;
defparam \CPU0|cpu01_inst|Selector255~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N18
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector278~0 (
// Equation(s):
// \CPU0|cpu01_inst|Selector278~0_combout  = (\CPU0|cpu01_inst|state.fetch_state~q  & \CPU0|cpu01_inst|op_code [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|cpu01_inst|state.fetch_state~q ),
	.datad(\CPU0|cpu01_inst|op_code [7]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector278~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector278~0 .lut_mask = 16'hF000;
defparam \CPU0|cpu01_inst|Selector278~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N22
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector255~0 (
// Equation(s):
// \CPU0|cpu01_inst|Selector255~0_combout  = (\CPU0|cpu01_inst|Selector278~0_combout  & ((\CPU0|cpu01_inst|op_code [6] & (\CPU0|cpu01_inst|WideOr27~0_combout )) # (!\CPU0|cpu01_inst|op_code [6] & ((\CPU0|cpu01_inst|Decoder7~1_combout )))))

	.dataa(\CPU0|cpu01_inst|WideOr27~0_combout ),
	.datab(\CPU0|cpu01_inst|op_code [6]),
	.datac(\CPU0|cpu01_inst|Selector278~0_combout ),
	.datad(\CPU0|cpu01_inst|Decoder7~1_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector255~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector255~0 .lut_mask = 16'hB080;
defparam \CPU0|cpu01_inst|Selector255~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N28
cycloneive_lcell_comb \CPU0|cpu01_inst|state~98 (
// Equation(s):
// \CPU0|cpu01_inst|state~98_combout  = (button_s[3] & \CPU0|cpu01_inst|state.mul2_state~q )

	.dataa(button_s[3]),
	.datab(\CPU0|cpu01_inst|state.mul2_state~q ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state~98_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state~98 .lut_mask = 16'h8888;
defparam \CPU0|cpu01_inst|state~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y13_N29
dffeas \CPU0|cpu01_inst|state.mul3_state (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|state~98_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|cpu01_inst|state~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|state.mul3_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|state.mul3_state .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|state.mul3_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N30
cycloneive_lcell_comb \CPU0|cpu01_inst|state~99 (
// Equation(s):
// \CPU0|cpu01_inst|state~99_combout  = (button_s[3] & \CPU0|cpu01_inst|state.mul3_state~q )

	.dataa(button_s[3]),
	.datab(\CPU0|cpu01_inst|state.mul3_state~q ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state~99_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state~99 .lut_mask = 16'h8888;
defparam \CPU0|cpu01_inst|state~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y13_N31
dffeas \CPU0|cpu01_inst|state.mul4_state (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|state~99_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|cpu01_inst|state~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|state.mul4_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|state.mul4_state .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|state.mul4_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N4
cycloneive_lcell_comb \CPU0|cpu01_inst|state~100 (
// Equation(s):
// \CPU0|cpu01_inst|state~100_combout  = (button_s[3] & \CPU0|cpu01_inst|state.mul4_state~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(button_s[3]),
	.datad(\CPU0|cpu01_inst|state.mul4_state~q ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state~100_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state~100 .lut_mask = 16'hF000;
defparam \CPU0|cpu01_inst|state~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y15_N5
dffeas \CPU0|cpu01_inst|state.mul5_state (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|state~100_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|cpu01_inst|state~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|state.mul5_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|state.mul5_state .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|state.mul5_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N14
cycloneive_lcell_comb \CPU0|cpu01_inst|state~101 (
// Equation(s):
// \CPU0|cpu01_inst|state~101_combout  = (button_s[3] & \CPU0|cpu01_inst|state.mul5_state~q )

	.dataa(button_s[3]),
	.datab(gnd),
	.datac(\CPU0|cpu01_inst|state.mul5_state~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state~101_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state~101 .lut_mask = 16'hA0A0;
defparam \CPU0|cpu01_inst|state~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y15_N15
dffeas \CPU0|cpu01_inst|state.mul6_state (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|state~101_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|cpu01_inst|state~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|state.mul6_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|state.mul6_state .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|state.mul6_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N16
cycloneive_lcell_comb \CPU0|cpu01_inst|state~102 (
// Equation(s):
// \CPU0|cpu01_inst|state~102_combout  = (button_s[3] & \CPU0|cpu01_inst|state.mul6_state~q )

	.dataa(button_s[3]),
	.datab(gnd),
	.datac(\CPU0|cpu01_inst|state.mul6_state~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state~102_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state~102 .lut_mask = 16'hA0A0;
defparam \CPU0|cpu01_inst|state~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y15_N17
dffeas \CPU0|cpu01_inst|state.mul7_state (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|state~102_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|cpu01_inst|state~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|state.mul7_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|state.mul7_state .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|state.mul7_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N26
cycloneive_lcell_comb \CPU0|cpu01_inst|WideOr132~1 (
// Equation(s):
// \CPU0|cpu01_inst|WideOr132~1_combout  = (!\CPU0|cpu01_inst|state.mul4_state~q  & (!\CPU0|cpu01_inst|state.mul6_state~q  & (!\CPU0|cpu01_inst|state.mul5_state~q  & !\CPU0|cpu01_inst|state.mul7_state~q )))

	.dataa(\CPU0|cpu01_inst|state.mul4_state~q ),
	.datab(\CPU0|cpu01_inst|state.mul6_state~q ),
	.datac(\CPU0|cpu01_inst|state.mul5_state~q ),
	.datad(\CPU0|cpu01_inst|state.mul7_state~q ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|WideOr132~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|WideOr132~1 .lut_mask = 16'h0001;
defparam \CPU0|cpu01_inst|WideOr132~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N12
cycloneive_lcell_comb \CPU0|cpu01_inst|WideOr132~2 (
// Equation(s):
// \CPU0|cpu01_inst|WideOr132~2_combout  = (\CPU0|cpu01_inst|WideOr132~1_combout  & \CPU0|cpu01_inst|WideOr132~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|cpu01_inst|WideOr132~1_combout ),
	.datad(\CPU0|cpu01_inst|WideOr132~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|WideOr132~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|WideOr132~2 .lut_mask = 16'hF000;
defparam \CPU0|cpu01_inst|WideOr132~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N20
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector255~3 (
// Equation(s):
// \CPU0|cpu01_inst|Selector255~3_combout  = (\CPU0|cpu01_inst|Decoder7~2_combout  & !\CPU0|cpu01_inst|Selector255~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|cpu01_inst|Decoder7~2_combout ),
	.datad(\CPU0|cpu01_inst|Selector255~2_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector255~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector255~3 .lut_mask = 16'h00F0;
defparam \CPU0|cpu01_inst|Selector255~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N30
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector255~7 (
// Equation(s):
// \CPU0|cpu01_inst|Selector255~7_combout  = (\CPU0|cpu01_inst|Selector255~6_combout ) # ((\CPU0|cpu01_inst|Selector255~0_combout ) # ((\CPU0|cpu01_inst|Selector255~3_combout ) # (!\CPU0|cpu01_inst|WideOr132~2_combout )))

	.dataa(\CPU0|cpu01_inst|Selector255~6_combout ),
	.datab(\CPU0|cpu01_inst|Selector255~0_combout ),
	.datac(\CPU0|cpu01_inst|WideOr132~2_combout ),
	.datad(\CPU0|cpu01_inst|Selector255~3_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector255~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector255~7 .lut_mask = 16'hFFEF;
defparam \CPU0|cpu01_inst|Selector255~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N14
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector289~0 (
// Equation(s):
// \CPU0|cpu01_inst|Selector289~0_combout  = (!\CPU0|cpu01_inst|op_code [0] & (\CPU0|cpu01_inst|op_code [6] & \CPU0|cpu01_inst|op_code [5]))

	.dataa(\CPU0|cpu01_inst|op_code [0]),
	.datab(\CPU0|cpu01_inst|op_code [6]),
	.datac(\CPU0|cpu01_inst|op_code [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector289~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector289~0 .lut_mask = 16'h4040;
defparam \CPU0|cpu01_inst|Selector289~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N10
cycloneive_lcell_comb \CPU0|cpu01_inst|Equal5~1 (
// Equation(s):
// \CPU0|cpu01_inst|Equal5~1_combout  = (\CPU0|cpu01_inst|op_code [1] & (\CPU0|cpu01_inst|op_code [2] & \CPU0|cpu01_inst|op_code [3]))

	.dataa(\CPU0|cpu01_inst|op_code [1]),
	.datab(\CPU0|cpu01_inst|op_code [2]),
	.datac(gnd),
	.datad(\CPU0|cpu01_inst|op_code [3]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Equal5~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Equal5~1 .lut_mask = 16'h8800;
defparam \CPU0|cpu01_inst|Equal5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N30
cycloneive_lcell_comb \CPU0|cpu01_inst|WideOr83~0 (
// Equation(s):
// \CPU0|cpu01_inst|WideOr83~0_combout  = (\CPU0|cpu01_inst|op_code [5] & (!\CPU0|cpu01_inst|op_code [4] & ((\CPU0|cpu01_inst|op_code [6]) # (\CPU0|cpu01_inst|op_code [7]))))

	.dataa(\CPU0|cpu01_inst|op_code [6]),
	.datab(\CPU0|cpu01_inst|op_code [7]),
	.datac(\CPU0|cpu01_inst|op_code [5]),
	.datad(\CPU0|cpu01_inst|op_code [4]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|WideOr83~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|WideOr83~0 .lut_mask = 16'h00E0;
defparam \CPU0|cpu01_inst|WideOr83~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N8
cycloneive_lcell_comb \CPU0|cpu01_inst|state~106 (
// Equation(s):
// \CPU0|cpu01_inst|state~106_combout  = (\CPU0|cpu01_inst|WideOr83~0_combout  & \CPU0|cpu01_inst|state.decode_state~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|cpu01_inst|WideOr83~0_combout ),
	.datad(\CPU0|cpu01_inst|state.decode_state~q ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state~106_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state~106 .lut_mask = 16'hF000;
defparam \CPU0|cpu01_inst|state~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y8_N9
dffeas \CPU0|cpu01_inst|state.indexed_state (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|state~106_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!button_s[3]),
	.sload(gnd),
	.ena(\CPU0|cpu01_inst|state~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|state.indexed_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|state.indexed_state .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|state.indexed_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N24
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector289~1 (
// Equation(s):
// \CPU0|cpu01_inst|Selector289~1_combout  = (!\CPU0|cpu01_inst|op_code [7] & ((\CPU0|cpu01_inst|op_code [4] & (\CPU0|cpu01_inst|state.extended_state~q )) # (!\CPU0|cpu01_inst|op_code [4] & ((\CPU0|cpu01_inst|state.indexed_state~q )))))

	.dataa(\CPU0|cpu01_inst|state.extended_state~q ),
	.datab(\CPU0|cpu01_inst|op_code [4]),
	.datac(\CPU0|cpu01_inst|state.indexed_state~q ),
	.datad(\CPU0|cpu01_inst|op_code [7]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector289~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector289~1 .lut_mask = 16'h00B8;
defparam \CPU0|cpu01_inst|Selector289~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N24
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector289~2 (
// Equation(s):
// \CPU0|cpu01_inst|Selector289~2_combout  = (\CPU0|cpu01_inst|state.jsr1_state~q ) # ((\CPU0|cpu01_inst|Selector289~0_combout  & (\CPU0|cpu01_inst|Equal5~1_combout  & \CPU0|cpu01_inst|Selector289~1_combout )))

	.dataa(\CPU0|cpu01_inst|state.jsr1_state~q ),
	.datab(\CPU0|cpu01_inst|Selector289~0_combout ),
	.datac(\CPU0|cpu01_inst|Equal5~1_combout ),
	.datad(\CPU0|cpu01_inst|Selector289~1_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector289~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector289~2 .lut_mask = 16'hEAAA;
defparam \CPU0|cpu01_inst|Selector289~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y15_N25
dffeas \CPU0|cpu01_inst|state.jmp_state (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|Selector289~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!button_s[3]),
	.sload(gnd),
	.ena(\CPU0|cpu01_inst|state~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|state.jmp_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|state.jmp_state .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|state.jmp_state .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X34_Y12_N15
cycloneive_io_ibuf \button[2]~input (
	.i(button[2]),
	.ibar(gnd),
	.o(\button[2]~input_o ));
// synopsys translate_off
defparam \button[2]~input .bus_hold = "false";
defparam \button[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N0
cycloneive_lcell_comb \button_s[2]~feeder (
// Equation(s):
// \button_s[2]~feeder_combout  = \button[2]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\button[2]~input_o ),
	.cin(gnd),
	.combout(\button_s[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \button_s[2]~feeder .lut_mask = 16'hFF00;
defparam \button_s[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y15_N1
dffeas \button_s[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\button_s[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(button_s[2]),
	.prn(vcc));
// synopsys translate_off
defparam \button_s[2] .is_wysiwyg = "true";
defparam \button_s[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N8
cycloneive_lcell_comb \CPU0|hold_s~0 (
// Equation(s):
// \CPU0|hold_s~0_combout  = !button_s[2]

	.dataa(gnd),
	.datab(button_s[2]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|hold_s~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|hold_s~0 .lut_mask = 16'h3333;
defparam \CPU0|hold_s~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y15_N9
dffeas \CPU0|hold_s (
	.clk(!\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|hold_s~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\reset~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|hold_s~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|hold_s .is_wysiwyg = "true";
defparam \CPU0|hold_s .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N26
cycloneive_lcell_comb \CPU0|cpu01_inst|state.reset_state~0 (
// Equation(s):
// \CPU0|cpu01_inst|state.reset_state~0_combout  = (button_s[3] & ((\CPU0|cpu01_inst|state.reset_state~q ) # (!\CPU0|hold_s~q )))

	.dataa(button_s[3]),
	.datab(\CPU0|hold_s~q ),
	.datac(\CPU0|cpu01_inst|state.reset_state~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state.reset_state~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state.reset_state~0 .lut_mask = 16'hA2A2;
defparam \CPU0|cpu01_inst|state.reset_state~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y11_N27
dffeas \CPU0|cpu01_inst|state.reset_state (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|state.reset_state~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|state.reset_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|state.reset_state .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|state.reset_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N12
cycloneive_lcell_comb \CPU0|cpu01_inst|state~90 (
// Equation(s):
// \CPU0|cpu01_inst|state~90_combout  = (button_s[3] & \CPU0|cpu01_inst|state.rti_ixl_state~q )

	.dataa(button_s[3]),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU0|cpu01_inst|state.rti_ixl_state~q ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state~90_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state~90 .lut_mask = 16'hAA00;
defparam \CPU0|cpu01_inst|state~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y13_N13
dffeas \CPU0|cpu01_inst|state.rti_pch_state (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|state~90_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|cpu01_inst|state~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|state.rti_pch_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|state.rti_pch_state .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|state.rti_pch_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N0
cycloneive_lcell_comb \CPU0|cpu01_inst|state~92 (
// Equation(s):
// \CPU0|cpu01_inst|state~92_combout  = (button_s[3] & \CPU0|cpu01_inst|state.rti_pch_state~q )

	.dataa(gnd),
	.datab(button_s[3]),
	.datac(gnd),
	.datad(\CPU0|cpu01_inst|state.rti_pch_state~q ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state~92_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state~92 .lut_mask = 16'hCC00;
defparam \CPU0|cpu01_inst|state~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y14_N1
dffeas \CPU0|cpu01_inst|state.rti_pcl_state (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|state~92_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|cpu01_inst|state~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|state.rti_pcl_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|state.rti_pcl_state .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|state.rti_pcl_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N14
cycloneive_lcell_comb \CPU0|cpu01_inst|WideOr122~0 (
// Equation(s):
// \CPU0|cpu01_inst|WideOr122~0_combout  = (!\CPU0|cpu01_inst|state.rts_lo_state~q  & (!\CPU0|cpu01_inst|state.rti_pcl_state~q  & !\CPU0|cpu01_inst|state.vect_lo_state~q ))

	.dataa(\CPU0|cpu01_inst|state.rts_lo_state~q ),
	.datab(\CPU0|cpu01_inst|state.rti_pcl_state~q ),
	.datac(gnd),
	.datad(\CPU0|cpu01_inst|state.vect_lo_state~q ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|WideOr122~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|WideOr122~0 .lut_mask = 16'h0011;
defparam \CPU0|cpu01_inst|WideOr122~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N22
cycloneive_lcell_comb \CPU0|cpu01_inst|temppc~1 (
// Equation(s):
// \CPU0|cpu01_inst|temppc~1_combout  = ((!\CPU0|cpu01_inst|state.jmp_state~q  & (\CPU0|cpu01_inst|state.reset_state~q  & \CPU0|cpu01_inst|WideOr122~0_combout ))) # (!\CPU0|cpu01_inst|WideOr123~0_combout )

	.dataa(\CPU0|cpu01_inst|WideOr123~0_combout ),
	.datab(\CPU0|cpu01_inst|state.jmp_state~q ),
	.datac(\CPU0|cpu01_inst|state.reset_state~q ),
	.datad(\CPU0|cpu01_inst|WideOr122~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|temppc~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|temppc~1 .lut_mask = 16'h7555;
defparam \CPU0|cpu01_inst|temppc~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N0
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector285~0 (
// Equation(s):
// \CPU0|cpu01_inst|Selector285~0_combout  = (\CPU0|cpu01_inst|op_code [4] & (\CPU0|cpu01_inst|op_code [7] & (!\CPU0|cpu01_inst|op_code [5] & \CPU0|cpu01_inst|state.decode_state~q )))

	.dataa(\CPU0|cpu01_inst|op_code [4]),
	.datab(\CPU0|cpu01_inst|op_code [7]),
	.datac(\CPU0|cpu01_inst|op_code [5]),
	.datad(\CPU0|cpu01_inst|state.decode_state~q ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector285~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector285~0 .lut_mask = 16'h0800;
defparam \CPU0|cpu01_inst|Selector285~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N14
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector285~1 (
// Equation(s):
// \CPU0|cpu01_inst|Selector285~1_combout  = ((\CPU0|cpu01_inst|op_code [2] $ (!\CPU0|cpu01_inst|op_code [0])) # (!\CPU0|cpu01_inst|op_code [1])) # (!\CPU0|cpu01_inst|op_code [3])

	.dataa(\CPU0|cpu01_inst|op_code [2]),
	.datab(\CPU0|cpu01_inst|op_code [3]),
	.datac(\CPU0|cpu01_inst|op_code [0]),
	.datad(\CPU0|cpu01_inst|op_code [1]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector285~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector285~1 .lut_mask = 16'hB7FF;
defparam \CPU0|cpu01_inst|Selector285~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N18
cycloneive_lcell_comb \CPU0|cpu01_inst|WideOr76~0 (
// Equation(s):
// \CPU0|cpu01_inst|WideOr76~0_combout  = (\CPU0|cpu01_inst|op_code [2] & (\CPU0|cpu01_inst|op_code [0] & ((\CPU0|cpu01_inst|op_code [3]) # (\CPU0|cpu01_inst|op_code [1]))))

	.dataa(\CPU0|cpu01_inst|op_code [2]),
	.datab(\CPU0|cpu01_inst|op_code [3]),
	.datac(\CPU0|cpu01_inst|op_code [1]),
	.datad(\CPU0|cpu01_inst|op_code [0]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|WideOr76~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|WideOr76~0 .lut_mask = 16'hA800;
defparam \CPU0|cpu01_inst|WideOr76~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N2
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector285~2 (
// Equation(s):
// \CPU0|cpu01_inst|Selector285~2_combout  = (\CPU0|cpu01_inst|op_code [7] & (((!\CPU0|cpu01_inst|WideOr76~0_combout )))) # (!\CPU0|cpu01_inst|op_code [7] & (\CPU0|cpu01_inst|Selector285~1_combout  & (\CPU0|cpu01_inst|op_code [6])))

	.dataa(\CPU0|cpu01_inst|op_code [7]),
	.datab(\CPU0|cpu01_inst|Selector285~1_combout ),
	.datac(\CPU0|cpu01_inst|op_code [6]),
	.datad(\CPU0|cpu01_inst|WideOr76~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector285~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector285~2 .lut_mask = 16'h40EA;
defparam \CPU0|cpu01_inst|Selector285~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N26
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector285~3 (
// Equation(s):
// \CPU0|cpu01_inst|Selector285~3_combout  = (\CPU0|cpu01_inst|Selector279~2_combout  & ((\CPU0|cpu01_inst|Selector285~2_combout ) # ((\CPU0|cpu01_inst|Selector285~0_combout  & !\CPU0|cpu01_inst|WideOr76~0_combout )))) # 
// (!\CPU0|cpu01_inst|Selector279~2_combout  & (\CPU0|cpu01_inst|Selector285~0_combout  & ((!\CPU0|cpu01_inst|WideOr76~0_combout ))))

	.dataa(\CPU0|cpu01_inst|Selector279~2_combout ),
	.datab(\CPU0|cpu01_inst|Selector285~0_combout ),
	.datac(\CPU0|cpu01_inst|Selector285~2_combout ),
	.datad(\CPU0|cpu01_inst|WideOr76~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector285~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector285~3 .lut_mask = 16'hA0EC;
defparam \CPU0|cpu01_inst|Selector285~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y9_N27
dffeas \CPU0|cpu01_inst|state.read8_state (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|Selector285~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!button_s[3]),
	.sload(gnd),
	.ena(\CPU0|cpu01_inst|state~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|state.read8_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|state.read8_state .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|state.read8_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N16
cycloneive_lcell_comb \CPU0|cpu01_inst|next_state.execute_state~2 (
// Equation(s):
// \CPU0|cpu01_inst|next_state.execute_state~2_combout  = (\CPU0|cpu01_inst|next_state.execute_state~3_combout  & (\CPU0|cpu01_inst|state.read8_state~q  & \CPU0|cpu01_inst|op_code [6]))

	.dataa(\CPU0|cpu01_inst|next_state.execute_state~3_combout ),
	.datab(\CPU0|cpu01_inst|state.read8_state~q ),
	.datac(\CPU0|cpu01_inst|op_code [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|next_state.execute_state~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|next_state.execute_state~2 .lut_mask = 16'h8080;
defparam \CPU0|cpu01_inst|next_state.execute_state~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y10_N17
dffeas \CPU0|cpu01_inst|state.execute_state (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|next_state.execute_state~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!button_s[3]),
	.sload(gnd),
	.ena(\CPU0|cpu01_inst|state~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|state.execute_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|state.execute_state .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|state.execute_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N20
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector241~0 (
// Equation(s):
// \CPU0|cpu01_inst|Selector241~0_combout  = (\CPU0|cpu01_inst|op_code [5] & (!\CPU0|cpu01_inst|op_code [7] & (\CPU0|cpu01_inst|state.execute_state~q  & \CPU0|cpu01_inst|op_code [6])))

	.dataa(\CPU0|cpu01_inst|op_code [5]),
	.datab(\CPU0|cpu01_inst|op_code [7]),
	.datac(\CPU0|cpu01_inst|state.execute_state~q ),
	.datad(\CPU0|cpu01_inst|op_code [6]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector241~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector241~0 .lut_mask = 16'h2000;
defparam \CPU0|cpu01_inst|Selector241~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N8
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector227~2 (
// Equation(s):
// \CPU0|cpu01_inst|Selector227~2_combout  = (\CPU0|cpu01_inst|state.decode_state~q  & !\CPU0|cpu01_inst|op_code [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|cpu01_inst|state.decode_state~q ),
	.datad(\CPU0|cpu01_inst|op_code [5]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector227~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector227~2 .lut_mask = 16'h00F0;
defparam \CPU0|cpu01_inst|Selector227~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N26
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector268~0 (
// Equation(s):
// \CPU0|cpu01_inst|Selector268~0_combout  = (\CPU0|cpu01_inst|Selector241~0_combout ) # ((\CPU0|cpu01_inst|op_code [6] & (!\CPU0|cpu01_inst|op_code [7] & \CPU0|cpu01_inst|Selector227~2_combout )))

	.dataa(\CPU0|cpu01_inst|op_code [6]),
	.datab(\CPU0|cpu01_inst|Selector241~0_combout ),
	.datac(\CPU0|cpu01_inst|op_code [7]),
	.datad(\CPU0|cpu01_inst|Selector227~2_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector268~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector268~0 .lut_mask = 16'hCECC;
defparam \CPU0|cpu01_inst|Selector268~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N22
cycloneive_lcell_comb \CPU0|cpu01_inst|Decoder7~3 (
// Equation(s):
// \CPU0|cpu01_inst|Decoder7~3_combout  = (\CPU0|cpu01_inst|op_code [2] & (\CPU0|cpu01_inst|op_code [3] & (\CPU0|cpu01_inst|op_code [1] & \CPU0|cpu01_inst|op_code [0])))

	.dataa(\CPU0|cpu01_inst|op_code [2]),
	.datab(\CPU0|cpu01_inst|op_code [3]),
	.datac(\CPU0|cpu01_inst|op_code [1]),
	.datad(\CPU0|cpu01_inst|op_code [0]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Decoder7~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Decoder7~3 .lut_mask = 16'h8000;
defparam \CPU0|cpu01_inst|Decoder7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N16
cycloneive_lcell_comb \CPU0|cpu01_inst|Decoder7~13 (
// Equation(s):
// \CPU0|cpu01_inst|Decoder7~13_combout  = (\CPU0|cpu01_inst|op_code [1] & (\CPU0|cpu01_inst|op_code [2] & (!\CPU0|cpu01_inst|op_code [0] & \CPU0|cpu01_inst|op_code [3])))

	.dataa(\CPU0|cpu01_inst|op_code [1]),
	.datab(\CPU0|cpu01_inst|op_code [2]),
	.datac(\CPU0|cpu01_inst|op_code [0]),
	.datad(\CPU0|cpu01_inst|op_code [3]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Decoder7~13_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Decoder7~13 .lut_mask = 16'h0800;
defparam \CPU0|cpu01_inst|Decoder7~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N6
cycloneive_lcell_comb \CPU0|cpu01_inst|alu_ctrl.alu_ld16~0 (
// Equation(s):
// \CPU0|cpu01_inst|alu_ctrl.alu_ld16~0_combout  = (\CPU0|cpu01_inst|op_code [6] & (\CPU0|cpu01_inst|op_code [2] & (!\CPU0|cpu01_inst|op_code [0] & \CPU0|cpu01_inst|op_code [3])))

	.dataa(\CPU0|cpu01_inst|op_code [6]),
	.datab(\CPU0|cpu01_inst|op_code [2]),
	.datac(\CPU0|cpu01_inst|op_code [0]),
	.datad(\CPU0|cpu01_inst|op_code [3]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|alu_ctrl.alu_ld16~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|alu_ctrl.alu_ld16~0 .lut_mask = 16'h0800;
defparam \CPU0|cpu01_inst|alu_ctrl.alu_ld16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N18
cycloneive_lcell_comb \CPU0|cpu01_inst|alu_ctrl.alu_ld16~1 (
// Equation(s):
// \CPU0|cpu01_inst|alu_ctrl.alu_ld16~1_combout  = (\CPU0|cpu01_inst|Selector278~0_combout  & ((\CPU0|cpu01_inst|alu_ctrl.alu_ld16~0_combout ) # ((!\CPU0|cpu01_inst|op_code [6] & \CPU0|cpu01_inst|Decoder7~13_combout ))))

	.dataa(\CPU0|cpu01_inst|op_code [6]),
	.datab(\CPU0|cpu01_inst|Decoder7~13_combout ),
	.datac(\CPU0|cpu01_inst|Selector278~0_combout ),
	.datad(\CPU0|cpu01_inst|alu_ctrl.alu_ld16~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|alu_ctrl.alu_ld16~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|alu_ctrl.alu_ld16~1 .lut_mask = 16'hF040;
defparam \CPU0|cpu01_inst|alu_ctrl.alu_ld16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N0
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector173~4 (
// Equation(s):
// \CPU0|cpu01_inst|Selector173~4_combout  = ((\CPU0|cpu01_inst|alu_ctrl.alu_ld16~1_combout ) # ((\CPU0|cpu01_inst|Selector268~0_combout  & \CPU0|cpu01_inst|Decoder7~3_combout ))) # (!\CPU0|cpu01_inst|Selector173~3_combout )

	.dataa(\CPU0|cpu01_inst|Selector173~3_combout ),
	.datab(\CPU0|cpu01_inst|Selector268~0_combout ),
	.datac(\CPU0|cpu01_inst|Decoder7~3_combout ),
	.datad(\CPU0|cpu01_inst|alu_ctrl.alu_ld16~1_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector173~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector173~4 .lut_mask = 16'hFFD5;
defparam \CPU0|cpu01_inst|Selector173~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N30
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector265~0 (
// Equation(s):
// \CPU0|cpu01_inst|Selector265~0_combout  = (!\CPU0|cpu01_inst|op_code [7] & (!\CPU0|cpu01_inst|op_code [5] & (\CPU0|cpu01_inst|state.decode_state~q  & \CPU0|cpu01_inst|op_code [6])))

	.dataa(\CPU0|cpu01_inst|op_code [7]),
	.datab(\CPU0|cpu01_inst|op_code [5]),
	.datac(\CPU0|cpu01_inst|state.decode_state~q ),
	.datad(\CPU0|cpu01_inst|op_code [6]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector265~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector265~0 .lut_mask = 16'h1000;
defparam \CPU0|cpu01_inst|Selector265~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N18
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector270~0 (
// Equation(s):
// \CPU0|cpu01_inst|Selector270~0_combout  = (\CPU0|cpu01_inst|Decoder7~1_combout  & ((\CPU0|cpu01_inst|Selector265~0_combout ) # (\CPU0|cpu01_inst|Selector241~0_combout )))

	.dataa(gnd),
	.datab(\CPU0|cpu01_inst|Selector265~0_combout ),
	.datac(\CPU0|cpu01_inst|Decoder7~1_combout ),
	.datad(\CPU0|cpu01_inst|Selector241~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector270~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector270~0 .lut_mask = 16'hF0C0;
defparam \CPU0|cpu01_inst|Selector270~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N20
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector260~3 (
// Equation(s):
// \CPU0|cpu01_inst|Selector260~3_combout  = (!\CPU0|cpu01_inst|op_code [7] & \CPU0|cpu01_inst|state.decode_state~q )

	.dataa(\CPU0|cpu01_inst|op_code [7]),
	.datab(gnd),
	.datac(\CPU0|cpu01_inst|state.decode_state~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector260~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector260~3 .lut_mask = 16'h5050;
defparam \CPU0|cpu01_inst|Selector260~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N24
cycloneive_lcell_comb \CPU0|cpu01_inst|Mux6~0 (
// Equation(s):
// \CPU0|cpu01_inst|Mux6~0_combout  = (\CPU0|cpu01_inst|op_code [4] & !\CPU0|cpu01_inst|op_code [6])

	.dataa(\CPU0|cpu01_inst|op_code [4]),
	.datab(gnd),
	.datac(\CPU0|cpu01_inst|op_code [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Mux6~0 .lut_mask = 16'h0A0A;
defparam \CPU0|cpu01_inst|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N4
cycloneive_lcell_comb \CPU0|cpu01_inst|right_ctrl.accb_right~0 (
// Equation(s):
// \CPU0|cpu01_inst|right_ctrl.accb_right~0_combout  = (\CPU0|cpu01_inst|Selector260~3_combout  & (\CPU0|cpu01_inst|Mux6~0_combout  & ((\CPU0|cpu01_inst|right_ctrl~1_combout ) # (!\CPU0|cpu01_inst|op_code [5]))))

	.dataa(\CPU0|cpu01_inst|right_ctrl~1_combout ),
	.datab(\CPU0|cpu01_inst|Selector260~3_combout ),
	.datac(\CPU0|cpu01_inst|op_code [5]),
	.datad(\CPU0|cpu01_inst|Mux6~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|right_ctrl.accb_right~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|right_ctrl.accb_right~0 .lut_mask = 16'h8C00;
defparam \CPU0|cpu01_inst|right_ctrl.accb_right~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N26
cycloneive_lcell_comb \CPU0|cpu01_inst|state~84 (
// Equation(s):
// \CPU0|cpu01_inst|state~84_combout  = (\CPU0|cpu01_inst|Decoder7~1_combout  & (\CPU0|cpu01_inst|state.decode_state~q  & \CPU0|cpu01_inst|Decoder8~2_combout ))

	.dataa(\CPU0|cpu01_inst|Decoder7~1_combout ),
	.datab(\CPU0|cpu01_inst|state.decode_state~q ),
	.datac(\CPU0|cpu01_inst|Decoder8~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state~84_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state~84 .lut_mask = 16'h8080;
defparam \CPU0|cpu01_inst|state~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y14_N27
dffeas \CPU0|cpu01_inst|state.pulb_state (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|state~84_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!button_s[3]),
	.sload(gnd),
	.ena(\CPU0|cpu01_inst|state~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|state.pulb_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|state.pulb_state .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|state.pulb_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N4
cycloneive_lcell_comb \CPU0|cpu01_inst|accb_ctrl~0 (
// Equation(s):
// \CPU0|cpu01_inst|accb_ctrl~0_combout  = (!\CPU0|cpu01_inst|state.pulb_state~q  & !\CPU0|cpu01_inst|state.rti_accb_state~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|cpu01_inst|state.pulb_state~q ),
	.datad(\CPU0|cpu01_inst|state.rti_accb_state~q ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|accb_ctrl~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|accb_ctrl~0 .lut_mask = 16'h000F;
defparam \CPU0|cpu01_inst|accb_ctrl~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N6
cycloneive_lcell_comb \CPU0|cpu01_inst|tempind[2]~5 (
// Equation(s):
// \CPU0|cpu01_inst|tempind[2]~5_combout  = (\CPU0|cpu01_inst|state.indexed_state~q  & \CPU0|cpu01_inst|ea [2])

	.dataa(\CPU0|cpu01_inst|state.indexed_state~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU0|cpu01_inst|ea [2]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|tempind[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|tempind[2]~5 .lut_mask = 16'hAA00;
defparam \CPU0|cpu01_inst|tempind[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N0
cycloneive_lcell_comb \CPU0|cpu01_inst|ea[0]~16 (
// Equation(s):
// \CPU0|cpu01_inst|ea[0]~16_combout  = (\CPU0|cpu01_inst|Selector41~0_combout  & (\CPU0|cpu01_inst|Selector57~combout  $ (VCC))) # (!\CPU0|cpu01_inst|Selector41~0_combout  & (\CPU0|cpu01_inst|Selector57~combout  & VCC))
// \CPU0|cpu01_inst|ea[0]~17  = CARRY((\CPU0|cpu01_inst|Selector41~0_combout  & \CPU0|cpu01_inst|Selector57~combout ))

	.dataa(\CPU0|cpu01_inst|Selector41~0_combout ),
	.datab(\CPU0|cpu01_inst|Selector57~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|ea[0]~16_combout ),
	.cout(\CPU0|cpu01_inst|ea[0]~17 ));
// synopsys translate_off
defparam \CPU0|cpu01_inst|ea[0]~16 .lut_mask = 16'h6688;
defparam \CPU0|cpu01_inst|ea[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N2
cycloneive_lcell_comb \CPU0|cpu01_inst|ea[1]~18 (
// Equation(s):
// \CPU0|cpu01_inst|ea[1]~18_combout  = (\CPU0|cpu01_inst|Selector56~combout  & ((\CPU0|cpu01_inst|tempind[1]~6_combout  & (\CPU0|cpu01_inst|ea[0]~17  & VCC)) # (!\CPU0|cpu01_inst|tempind[1]~6_combout  & (!\CPU0|cpu01_inst|ea[0]~17 )))) # 
// (!\CPU0|cpu01_inst|Selector56~combout  & ((\CPU0|cpu01_inst|tempind[1]~6_combout  & (!\CPU0|cpu01_inst|ea[0]~17 )) # (!\CPU0|cpu01_inst|tempind[1]~6_combout  & ((\CPU0|cpu01_inst|ea[0]~17 ) # (GND)))))
// \CPU0|cpu01_inst|ea[1]~19  = CARRY((\CPU0|cpu01_inst|Selector56~combout  & (!\CPU0|cpu01_inst|tempind[1]~6_combout  & !\CPU0|cpu01_inst|ea[0]~17 )) # (!\CPU0|cpu01_inst|Selector56~combout  & ((!\CPU0|cpu01_inst|ea[0]~17 ) # 
// (!\CPU0|cpu01_inst|tempind[1]~6_combout ))))

	.dataa(\CPU0|cpu01_inst|Selector56~combout ),
	.datab(\CPU0|cpu01_inst|tempind[1]~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU0|cpu01_inst|ea[0]~17 ),
	.combout(\CPU0|cpu01_inst|ea[1]~18_combout ),
	.cout(\CPU0|cpu01_inst|ea[1]~19 ));
// synopsys translate_off
defparam \CPU0|cpu01_inst|ea[1]~18 .lut_mask = 16'h9617;
defparam \CPU0|cpu01_inst|ea[1]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y17_N3
dffeas \CPU0|cpu01_inst|ea[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|ea[1]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\CPU0|hold_s~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|ea [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|ea[1] .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|ea[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N18
cycloneive_lcell_comb \CPU0|cpu01_inst|tempind[1]~6 (
// Equation(s):
// \CPU0|cpu01_inst|tempind[1]~6_combout  = (\CPU0|cpu01_inst|state.indexed_state~q  & \CPU0|cpu01_inst|ea [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|cpu01_inst|state.indexed_state~q ),
	.datad(\CPU0|cpu01_inst|ea [1]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|tempind[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|tempind[1]~6 .lut_mask = 16'hF000;
defparam \CPU0|cpu01_inst|tempind[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N4
cycloneive_lcell_comb \CPU0|cpu01_inst|ea[2]~20 (
// Equation(s):
// \CPU0|cpu01_inst|ea[2]~20_combout  = ((\CPU0|cpu01_inst|Selector55~combout  $ (\CPU0|cpu01_inst|tempind[2]~5_combout  $ (!\CPU0|cpu01_inst|ea[1]~19 )))) # (GND)
// \CPU0|cpu01_inst|ea[2]~21  = CARRY((\CPU0|cpu01_inst|Selector55~combout  & ((\CPU0|cpu01_inst|tempind[2]~5_combout ) # (!\CPU0|cpu01_inst|ea[1]~19 ))) # (!\CPU0|cpu01_inst|Selector55~combout  & (\CPU0|cpu01_inst|tempind[2]~5_combout  & 
// !\CPU0|cpu01_inst|ea[1]~19 )))

	.dataa(\CPU0|cpu01_inst|Selector55~combout ),
	.datab(\CPU0|cpu01_inst|tempind[2]~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU0|cpu01_inst|ea[1]~19 ),
	.combout(\CPU0|cpu01_inst|ea[2]~20_combout ),
	.cout(\CPU0|cpu01_inst|ea[2]~21 ));
// synopsys translate_off
defparam \CPU0|cpu01_inst|ea[2]~20 .lut_mask = 16'h698E;
defparam \CPU0|cpu01_inst|ea[2]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y17_N5
dffeas \CPU0|cpu01_inst|ea[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|ea[2]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\CPU0|hold_s~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|ea [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|ea[2] .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|ea[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N26
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector282~4 (
// Equation(s):
// \CPU0|cpu01_inst|Selector282~4_combout  = (\CPU0|cpu01_inst|ea [3] & (!\CPU0|cpu01_inst|state.mul3_state~q  & ((!\CPU0|cpu01_inst|state.mul2_state~q ) # (!\CPU0|cpu01_inst|ea [2])))) # (!\CPU0|cpu01_inst|ea [3] & (((!\CPU0|cpu01_inst|state.mul2_state~q ) 
// # (!\CPU0|cpu01_inst|ea [2]))))

	.dataa(\CPU0|cpu01_inst|ea [3]),
	.datab(\CPU0|cpu01_inst|state.mul3_state~q ),
	.datac(\CPU0|cpu01_inst|ea [2]),
	.datad(\CPU0|cpu01_inst|state.mul2_state~q ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector282~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector282~4 .lut_mask = 16'h0777;
defparam \CPU0|cpu01_inst|Selector282~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N4
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector282~5 (
// Equation(s):
// \CPU0|cpu01_inst|Selector282~5_combout  = (\CPU0|cpu01_inst|state.mul0_state~q  & (!\CPU0|cpu01_inst|ea [0] & ((!\CPU0|cpu01_inst|ea [1]) # (!\CPU0|cpu01_inst|state.mul1_state~q )))) # (!\CPU0|cpu01_inst|state.mul0_state~q  & (((!\CPU0|cpu01_inst|ea [1])) 
// # (!\CPU0|cpu01_inst|state.mul1_state~q )))

	.dataa(\CPU0|cpu01_inst|state.mul0_state~q ),
	.datab(\CPU0|cpu01_inst|state.mul1_state~q ),
	.datac(\CPU0|cpu01_inst|ea [1]),
	.datad(\CPU0|cpu01_inst|ea [0]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector282~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector282~5 .lut_mask = 16'h153F;
defparam \CPU0|cpu01_inst|Selector282~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N4
cycloneive_lcell_comb \CPU0|cpu01_inst|tempind[5]~2 (
// Equation(s):
// \CPU0|cpu01_inst|tempind[5]~2_combout  = (\CPU0|cpu01_inst|state.indexed_state~q  & \CPU0|cpu01_inst|ea [5])

	.dataa(gnd),
	.datab(\CPU0|cpu01_inst|state.indexed_state~q ),
	.datac(gnd),
	.datad(\CPU0|cpu01_inst|ea [5]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|tempind[5]~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|tempind[5]~2 .lut_mask = 16'hCC00;
defparam \CPU0|cpu01_inst|tempind[5]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N18
cycloneive_lcell_comb \CPU0|cpu01_inst|ix_ctrl~2 (
// Equation(s):
// \CPU0|cpu01_inst|ix_ctrl~2_combout  = (\CPU0|cpu01_inst|op_code [2]) # ((\CPU0|cpu01_inst|op_code [0]) # (\CPU0|cpu01_inst|op_code [3] $ (\CPU0|cpu01_inst|op_code [1])))

	.dataa(\CPU0|cpu01_inst|op_code [3]),
	.datab(\CPU0|cpu01_inst|op_code [1]),
	.datac(\CPU0|cpu01_inst|op_code [2]),
	.datad(\CPU0|cpu01_inst|op_code [0]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|ix_ctrl~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|ix_ctrl~2 .lut_mask = 16'hFFF6;
defparam \CPU0|cpu01_inst|ix_ctrl~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N16
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector232~0 (
// Equation(s):
// \CPU0|cpu01_inst|Selector232~0_combout  = (\CPU0|cpu01_inst|state.decode_state~q  & (\CPU0|cpu01_inst|Equal5~0_combout  & (\CPU0|cpu01_inst|op_code [5] $ (!\CPU0|cpu01_inst|op_code [4]))))

	.dataa(\CPU0|cpu01_inst|op_code [5]),
	.datab(\CPU0|cpu01_inst|op_code [4]),
	.datac(\CPU0|cpu01_inst|state.decode_state~q ),
	.datad(\CPU0|cpu01_inst|Equal5~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector232~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector232~0 .lut_mask = 16'h9000;
defparam \CPU0|cpu01_inst|Selector232~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N4
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector232~2 (
// Equation(s):
// \CPU0|cpu01_inst|Selector232~2_combout  = (\CPU0|cpu01_inst|Selector232~0_combout  & ((\CPU0|cpu01_inst|op_code [5] & ((!\CPU0|cpu01_inst|ix_ctrl~2_combout ))) # (!\CPU0|cpu01_inst|op_code [5] & (\CPU0|cpu01_inst|Selector232~1_combout ))))

	.dataa(\CPU0|cpu01_inst|Selector232~1_combout ),
	.datab(\CPU0|cpu01_inst|ix_ctrl~2_combout ),
	.datac(\CPU0|cpu01_inst|op_code [5]),
	.datad(\CPU0|cpu01_inst|Selector232~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector232~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector232~2 .lut_mask = 16'h3A00;
defparam \CPU0|cpu01_inst|Selector232~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N30
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector232~3 (
// Equation(s):
// \CPU0|cpu01_inst|Selector232~3_combout  = (\CPU0|cpu01_inst|Selector232~2_combout ) # ((\CPU0|cpu01_inst|Selector278~0_combout  & (\CPU0|cpu01_inst|Decoder7~13_combout  & \CPU0|cpu01_inst|op_code [6])))

	.dataa(\CPU0|cpu01_inst|Selector278~0_combout ),
	.datab(\CPU0|cpu01_inst|Decoder7~13_combout ),
	.datac(\CPU0|cpu01_inst|Selector232~2_combout ),
	.datad(\CPU0|cpu01_inst|op_code [6]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector232~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector232~3 .lut_mask = 16'hF8F0;
defparam \CPU0|cpu01_inst|Selector232~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N24
cycloneive_lcell_comb \CPU0|cpu01_inst|ix_ctrl~0 (
// Equation(s):
// \CPU0|cpu01_inst|ix_ctrl~0_combout  = (!\CPU0|cpu01_inst|state.pulx_lo_state~q  & !\CPU0|cpu01_inst|state.rti_ixl_state~q )

	.dataa(\CPU0|cpu01_inst|state.pulx_lo_state~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU0|cpu01_inst|state.rti_ixl_state~q ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|ix_ctrl~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|ix_ctrl~0 .lut_mask = 16'h0055;
defparam \CPU0|cpu01_inst|ix_ctrl~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N16
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector85~0 (
// Equation(s):
// \CPU0|cpu01_inst|Selector85~0_combout  = (\CPU0|cpu01_inst|ix_ctrl~0_combout  & (((\CPU0|cpu01_inst|Selector176~7_combout  & \CPU0|cpu01_inst|Selector232~3_combout )))) # (!\CPU0|cpu01_inst|ix_ctrl~0_combout  & (\CPU0|cpu01_inst|op_code[4]~3_combout ))

	.dataa(\CPU0|cpu01_inst|op_code[4]~3_combout ),
	.datab(\CPU0|cpu01_inst|Selector176~7_combout ),
	.datac(\CPU0|cpu01_inst|Selector232~3_combout ),
	.datad(\CPU0|cpu01_inst|ix_ctrl~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector85~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector85~0 .lut_mask = 16'hC0AA;
defparam \CPU0|cpu01_inst|Selector85~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N12
cycloneive_lcell_comb \CPU0|cpu01_inst|WideNor6~0 (
// Equation(s):
// \CPU0|cpu01_inst|WideNor6~0_combout  = (\CPU0|cpu01_inst|state.reset_state~q  & !\CPU0|cpu01_inst|Selector232~3_combout )

	.dataa(gnd),
	.datab(\CPU0|cpu01_inst|state.reset_state~q ),
	.datac(\CPU0|cpu01_inst|Selector232~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|WideNor6~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|WideNor6~0 .lut_mask = 16'h0C0C;
defparam \CPU0|cpu01_inst|WideNor6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N8
cycloneive_lcell_comb \CPU0|cpu01_inst|xreg[0]~1 (
// Equation(s):
// \CPU0|cpu01_inst|xreg[0]~1_combout  = (!\CPU0|hold_s~q  & (\CPU0|cpu01_inst|ix_ctrl~1_combout  & ((!\CPU0|cpu01_inst|WideNor6~0_combout ) # (!\CPU0|cpu01_inst|ix_ctrl~0_combout ))))

	.dataa(\CPU0|hold_s~q ),
	.datab(\CPU0|cpu01_inst|ix_ctrl~1_combout ),
	.datac(\CPU0|cpu01_inst|ix_ctrl~0_combout ),
	.datad(\CPU0|cpu01_inst|WideNor6~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|xreg[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|xreg[0]~1 .lut_mask = 16'h0444;
defparam \CPU0|cpu01_inst|xreg[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y12_N17
dffeas \CPU0|cpu01_inst|xreg[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|Selector85~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|cpu01_inst|xreg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|xreg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|xreg[4] .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|xreg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N10
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector69~0 (
// Equation(s):
// \CPU0|cpu01_inst|Selector69~0_combout  = (\CPU0|cpu01_inst|Selector176~7_combout  & (((!\CPU0|cpu01_inst|accb_ctrl~0_combout  & \CPU0|cpu01_inst|op_code[4]~3_combout )) # (!\CPU0|cpu01_inst|Selector73~0_combout ))) # 
// (!\CPU0|cpu01_inst|Selector176~7_combout  & (!\CPU0|cpu01_inst|accb_ctrl~0_combout  & (\CPU0|cpu01_inst|op_code[4]~3_combout )))

	.dataa(\CPU0|cpu01_inst|Selector176~7_combout ),
	.datab(\CPU0|cpu01_inst|accb_ctrl~0_combout ),
	.datac(\CPU0|cpu01_inst|op_code[4]~3_combout ),
	.datad(\CPU0|cpu01_inst|Selector73~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector69~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector69~0 .lut_mask = 16'h30BA;
defparam \CPU0|cpu01_inst|Selector69~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N14
cycloneive_lcell_comb \CPU0|cpu01_inst|WideOr28~0 (
// Equation(s):
// \CPU0|cpu01_inst|WideOr28~0_combout  = (\CPU0|cpu01_inst|op_code [2] & ((\CPU0|cpu01_inst|op_code [0]) # ((\CPU0|cpu01_inst|op_code [1] & \CPU0|cpu01_inst|op_code [3])))) # (!\CPU0|cpu01_inst|op_code [2] & (!\CPU0|cpu01_inst|op_code [1] & 
// (!\CPU0|cpu01_inst|op_code [3] & \CPU0|cpu01_inst|op_code [0])))

	.dataa(\CPU0|cpu01_inst|op_code [2]),
	.datab(\CPU0|cpu01_inst|op_code [1]),
	.datac(\CPU0|cpu01_inst|op_code [3]),
	.datad(\CPU0|cpu01_inst|op_code [0]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|WideOr28~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|WideOr28~0 .lut_mask = 16'hAB80;
defparam \CPU0|cpu01_inst|WideOr28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N0
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector230~6 (
// Equation(s):
// \CPU0|cpu01_inst|Selector230~6_combout  = (\CPU0|cpu01_inst|Selector278~0_combout  & ((\CPU0|cpu01_inst|op_code [6] & ((!\CPU0|cpu01_inst|WideOr28~0_combout ))) # (!\CPU0|cpu01_inst|op_code [6] & (\CPU0|cpu01_inst|Decoder7~1_combout ))))

	.dataa(\CPU0|cpu01_inst|op_code [6]),
	.datab(\CPU0|cpu01_inst|Decoder7~1_combout ),
	.datac(\CPU0|cpu01_inst|WideOr28~0_combout ),
	.datad(\CPU0|cpu01_inst|Selector278~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector230~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector230~6 .lut_mask = 16'h4E00;
defparam \CPU0|cpu01_inst|Selector230~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N2
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector230~2 (
// Equation(s):
// \CPU0|cpu01_inst|Selector230~2_combout  = (!\CPU0|cpu01_inst|op_code [6] & !\CPU0|cpu01_inst|op_code [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|cpu01_inst|op_code [6]),
	.datad(\CPU0|cpu01_inst|op_code [4]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector230~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector230~2 .lut_mask = 16'h000F;
defparam \CPU0|cpu01_inst|Selector230~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N14
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector227~3 (
// Equation(s):
// \CPU0|cpu01_inst|Selector227~3_combout  = (!\CPU0|cpu01_inst|op_code [5] & (!\CPU0|cpu01_inst|op_code [7] & \CPU0|cpu01_inst|state.decode_state~q ))

	.dataa(gnd),
	.datab(\CPU0|cpu01_inst|op_code [5]),
	.datac(\CPU0|cpu01_inst|op_code [7]),
	.datad(\CPU0|cpu01_inst|state.decode_state~q ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector227~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector227~3 .lut_mask = 16'h0300;
defparam \CPU0|cpu01_inst|Selector227~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N28
cycloneive_lcell_comb \CPU0|cpu01_inst|Decoder7~12 (
// Equation(s):
// \CPU0|cpu01_inst|Decoder7~12_combout  = (\CPU0|cpu01_inst|op_code [1] & (\CPU0|cpu01_inst|op_code [2] & (!\CPU0|cpu01_inst|op_code [3] & !\CPU0|cpu01_inst|op_code [0])))

	.dataa(\CPU0|cpu01_inst|op_code [1]),
	.datab(\CPU0|cpu01_inst|op_code [2]),
	.datac(\CPU0|cpu01_inst|op_code [3]),
	.datad(\CPU0|cpu01_inst|op_code [0]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Decoder7~12_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Decoder7~12 .lut_mask = 16'h0008;
defparam \CPU0|cpu01_inst|Decoder7~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N24
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector230~4 (
// Equation(s):
// \CPU0|cpu01_inst|Selector230~4_combout  = (\CPU0|cpu01_inst|op_code [4] & ((\CPU0|cpu01_inst|op_code [6] & (!\CPU0|cpu01_inst|WideOr108~0_combout )) # (!\CPU0|cpu01_inst|op_code [6] & ((\CPU0|cpu01_inst|Decoder7~12_combout )))))

	.dataa(\CPU0|cpu01_inst|WideOr108~0_combout ),
	.datab(\CPU0|cpu01_inst|op_code [4]),
	.datac(\CPU0|cpu01_inst|op_code [6]),
	.datad(\CPU0|cpu01_inst|Decoder7~12_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector230~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector230~4 .lut_mask = 16'h4C40;
defparam \CPU0|cpu01_inst|Selector230~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N6
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector230~5 (
// Equation(s):
// \CPU0|cpu01_inst|Selector230~5_combout  = (\CPU0|cpu01_inst|Selector227~3_combout  & ((\CPU0|cpu01_inst|Selector230~4_combout ) # ((\CPU0|cpu01_inst|Selector228~0_combout  & \CPU0|cpu01_inst|Selector230~2_combout ))))

	.dataa(\CPU0|cpu01_inst|Selector228~0_combout ),
	.datab(\CPU0|cpu01_inst|Selector230~2_combout ),
	.datac(\CPU0|cpu01_inst|Selector227~3_combout ),
	.datad(\CPU0|cpu01_inst|Selector230~4_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector230~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector230~5 .lut_mask = 16'hF080;
defparam \CPU0|cpu01_inst|Selector230~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N14
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector230~7 (
// Equation(s):
// \CPU0|cpu01_inst|Selector230~7_combout  = ((\CPU0|cpu01_inst|Selector230~6_combout ) # ((\CPU0|cpu01_inst|state.muld_state~q ) # (\CPU0|cpu01_inst|Selector230~5_combout ))) # (!\CPU0|cpu01_inst|Selector282~6_combout )

	.dataa(\CPU0|cpu01_inst|Selector282~6_combout ),
	.datab(\CPU0|cpu01_inst|Selector230~6_combout ),
	.datac(\CPU0|cpu01_inst|state.muld_state~q ),
	.datad(\CPU0|cpu01_inst|Selector230~5_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector230~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector230~7 .lut_mask = 16'hFFFD;
defparam \CPU0|cpu01_inst|Selector230~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N28
cycloneive_lcell_comb \CPU0|cpu01_inst|accb[0]~0 (
// Equation(s):
// \CPU0|cpu01_inst|accb[0]~0_combout  = (!\CPU0|hold_s~q  & (((\CPU0|cpu01_inst|Selector230~7_combout ) # (!\CPU0|cpu01_inst|accb_ctrl~0_combout )) # (!\CPU0|cpu01_inst|state.reset_state~q )))

	.dataa(\CPU0|cpu01_inst|state.reset_state~q ),
	.datab(\CPU0|cpu01_inst|accb_ctrl~0_combout ),
	.datac(\CPU0|cpu01_inst|Selector230~7_combout ),
	.datad(\CPU0|hold_s~q ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|accb[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|accb[0]~0 .lut_mask = 16'h00F7;
defparam \CPU0|cpu01_inst|accb[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y11_N11
dffeas \CPU0|cpu01_inst|accb[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|Selector69~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|cpu01_inst|accb[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|accb [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|accb[4] .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|accb[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N6
cycloneive_lcell_comb \CPU0|cpu01_inst|WideOr142~4 (
// Equation(s):
// \CPU0|cpu01_inst|WideOr142~4_combout  = (!\CPU0|cpu01_inst|state.fetch_state~q  & (!\CPU0|cpu01_inst|state.extended_state~q  & !\CPU0|cpu01_inst|state.decode_state~q ))

	.dataa(\CPU0|cpu01_inst|state.fetch_state~q ),
	.datab(gnd),
	.datac(\CPU0|cpu01_inst|state.extended_state~q ),
	.datad(\CPU0|cpu01_inst|state.decode_state~q ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|WideOr142~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|WideOr142~4 .lut_mask = 16'h0005;
defparam \CPU0|cpu01_inst|WideOr142~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N20
cycloneive_lcell_comb \CPU0|cpu01_inst|WideNor3~0 (
// Equation(s):
// \CPU0|cpu01_inst|WideNor3~0_combout  = (!\CPU0|cpu01_inst|state.mulea_state~q  & (!\CPU0|cpu01_inst|state.indexed_state~q  & (\CPU0|cpu01_inst|state.reset_state~q  & \CPU0|cpu01_inst|WideOr142~4_combout )))

	.dataa(\CPU0|cpu01_inst|state.mulea_state~q ),
	.datab(\CPU0|cpu01_inst|state.indexed_state~q ),
	.datac(\CPU0|cpu01_inst|state.reset_state~q ),
	.datad(\CPU0|cpu01_inst|WideOr142~4_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|WideNor3~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|WideNor3~0 .lut_mask = 16'h1000;
defparam \CPU0|cpu01_inst|WideNor3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N10
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector50~1 (
// Equation(s):
// \CPU0|cpu01_inst|Selector50~1_combout  = (\CPU0|cpu01_inst|state.decode_state~q ) # ((\CPU0|cpu01_inst|WideNor3~0_combout ) # (\CPU0|cpu01_inst|state.extended_state~q ))

	.dataa(\CPU0|cpu01_inst|state.decode_state~q ),
	.datab(\CPU0|cpu01_inst|WideNor3~0_combout ),
	.datac(gnd),
	.datad(\CPU0|cpu01_inst|state.extended_state~q ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector50~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector50~1 .lut_mask = 16'hFFEE;
defparam \CPU0|cpu01_inst|Selector50~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N6
cycloneive_lcell_comb \CPU0|cpu01_inst|ea[3]~22 (
// Equation(s):
// \CPU0|cpu01_inst|ea[3]~22_combout  = (\CPU0|cpu01_inst|tempind[3]~4_combout  & ((\CPU0|cpu01_inst|Selector54~combout  & (\CPU0|cpu01_inst|ea[2]~21  & VCC)) # (!\CPU0|cpu01_inst|Selector54~combout  & (!\CPU0|cpu01_inst|ea[2]~21 )))) # 
// (!\CPU0|cpu01_inst|tempind[3]~4_combout  & ((\CPU0|cpu01_inst|Selector54~combout  & (!\CPU0|cpu01_inst|ea[2]~21 )) # (!\CPU0|cpu01_inst|Selector54~combout  & ((\CPU0|cpu01_inst|ea[2]~21 ) # (GND)))))
// \CPU0|cpu01_inst|ea[3]~23  = CARRY((\CPU0|cpu01_inst|tempind[3]~4_combout  & (!\CPU0|cpu01_inst|Selector54~combout  & !\CPU0|cpu01_inst|ea[2]~21 )) # (!\CPU0|cpu01_inst|tempind[3]~4_combout  & ((!\CPU0|cpu01_inst|ea[2]~21 ) # 
// (!\CPU0|cpu01_inst|Selector54~combout ))))

	.dataa(\CPU0|cpu01_inst|tempind[3]~4_combout ),
	.datab(\CPU0|cpu01_inst|Selector54~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU0|cpu01_inst|ea[2]~21 ),
	.combout(\CPU0|cpu01_inst|ea[3]~22_combout ),
	.cout(\CPU0|cpu01_inst|ea[3]~23 ));
// synopsys translate_off
defparam \CPU0|cpu01_inst|ea[3]~22 .lut_mask = 16'h9617;
defparam \CPU0|cpu01_inst|ea[3]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y17_N7
dffeas \CPU0|cpu01_inst|ea[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|ea[3]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\CPU0|hold_s~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|ea [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|ea[3] .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|ea[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N8
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector54~0 (
// Equation(s):
// \CPU0|cpu01_inst|Selector54~0_combout  = (\CPU0|cpu01_inst|Selector50~0_combout  & (((\CPU0|cpu01_inst|ea [3])) # (!\CPU0|cpu01_inst|Selector50~1_combout ))) # (!\CPU0|cpu01_inst|Selector50~0_combout  & (\CPU0|cpu01_inst|Selector50~1_combout  & 
// (\CPU0|cpu01_inst|op_code[3]~2_combout )))

	.dataa(\CPU0|cpu01_inst|Selector50~0_combout ),
	.datab(\CPU0|cpu01_inst|Selector50~1_combout ),
	.datac(\CPU0|cpu01_inst|op_code[3]~2_combout ),
	.datad(\CPU0|cpu01_inst|ea [3]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector54~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector54~0 .lut_mask = 16'hEA62;
defparam \CPU0|cpu01_inst|Selector54~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N22
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector62~3 (
// Equation(s):
// \CPU0|cpu01_inst|Selector62~3_combout  = (\CPU0|cpu01_inst|Selector62~2_combout ) # ((\CPU0|cpu01_inst|op_code[3]~2_combout  & ((\CPU0|cpu01_inst|state.rti_acca_state~q ) # (\CPU0|cpu01_inst|state.pula_state~q ))))

	.dataa(\CPU0|cpu01_inst|Selector62~2_combout ),
	.datab(\CPU0|cpu01_inst|op_code[3]~2_combout ),
	.datac(\CPU0|cpu01_inst|state.rti_acca_state~q ),
	.datad(\CPU0|cpu01_inst|state.pula_state~q ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector62~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector62~3 .lut_mask = 16'hEEEA;
defparam \CPU0|cpu01_inst|Selector62~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N14
cycloneive_lcell_comb \CPU0|cpu01_inst|WideOr57~0 (
// Equation(s):
// \CPU0|cpu01_inst|WideOr57~0_combout  = (\CPU0|cpu01_inst|op_code [1] & ((\CPU0|cpu01_inst|op_code [2] $ (!\CPU0|cpu01_inst|op_code [3])) # (!\CPU0|cpu01_inst|op_code [0]))) # (!\CPU0|cpu01_inst|op_code [1] & ((\CPU0|cpu01_inst|op_code [2]) # 
// (\CPU0|cpu01_inst|op_code [3] $ (\CPU0|cpu01_inst|op_code [0]))))

	.dataa(\CPU0|cpu01_inst|op_code [1]),
	.datab(\CPU0|cpu01_inst|op_code [2]),
	.datac(\CPU0|cpu01_inst|op_code [3]),
	.datad(\CPU0|cpu01_inst|op_code [0]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|WideOr57~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|WideOr57~0 .lut_mask = 16'hC7FE;
defparam \CPU0|cpu01_inst|WideOr57~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N24
cycloneive_lcell_comb \CPU0|cpu01_inst|Mux2~0 (
// Equation(s):
// \CPU0|cpu01_inst|Mux2~0_combout  = (!\CPU0|cpu01_inst|op_code [6] & ((\CPU0|cpu01_inst|op_code [4] & ((!\CPU0|cpu01_inst|WideOr57~0_combout ))) # (!\CPU0|cpu01_inst|op_code [4] & (\CPU0|cpu01_inst|Decoder7~5_combout ))))

	.dataa(\CPU0|cpu01_inst|Decoder7~5_combout ),
	.datab(\CPU0|cpu01_inst|WideOr57~0_combout ),
	.datac(\CPU0|cpu01_inst|op_code [6]),
	.datad(\CPU0|cpu01_inst|op_code [4]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Mux2~0 .lut_mask = 16'h030A;
defparam \CPU0|cpu01_inst|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N20
cycloneive_lcell_comb \CPU0|cpu01_inst|Mux2~1 (
// Equation(s):
// \CPU0|cpu01_inst|Mux2~1_combout  = (\CPU0|cpu01_inst|Mux2~0_combout ) # ((!\CPU0|cpu01_inst|WideOr108~0_combout  & (!\CPU0|cpu01_inst|op_code [4] & \CPU0|cpu01_inst|op_code [6])))

	.dataa(\CPU0|cpu01_inst|WideOr108~0_combout ),
	.datab(\CPU0|cpu01_inst|op_code [4]),
	.datac(\CPU0|cpu01_inst|op_code [6]),
	.datad(\CPU0|cpu01_inst|Mux2~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Mux2~1 .lut_mask = 16'hFF10;
defparam \CPU0|cpu01_inst|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N6
cycloneive_lcell_comb \CPU0|cpu01_inst|WideOr24~0 (
// Equation(s):
// \CPU0|cpu01_inst|WideOr24~0_combout  = (\CPU0|cpu01_inst|op_code [3] & (!\CPU0|cpu01_inst|op_code [2])) # (!\CPU0|cpu01_inst|op_code [3] & ((!\CPU0|cpu01_inst|op_code [0])))

	.dataa(gnd),
	.datab(\CPU0|cpu01_inst|op_code [3]),
	.datac(\CPU0|cpu01_inst|op_code [2]),
	.datad(\CPU0|cpu01_inst|op_code [0]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|WideOr24~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|WideOr24~0 .lut_mask = 16'h0C3F;
defparam \CPU0|cpu01_inst|WideOr24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N4
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector227~4 (
// Equation(s):
// \CPU0|cpu01_inst|Selector227~4_combout  = (\CPU0|cpu01_inst|state.fetch_state~q  & (!\CPU0|cpu01_inst|op_code [6] & (\CPU0|cpu01_inst|op_code [7] & \CPU0|cpu01_inst|WideOr24~0_combout )))

	.dataa(\CPU0|cpu01_inst|state.fetch_state~q ),
	.datab(\CPU0|cpu01_inst|op_code [6]),
	.datac(\CPU0|cpu01_inst|op_code [7]),
	.datad(\CPU0|cpu01_inst|WideOr24~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector227~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector227~4 .lut_mask = 16'h2000;
defparam \CPU0|cpu01_inst|Selector227~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N20
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector228~0 (
// Equation(s):
// \CPU0|cpu01_inst|Selector228~0_combout  = (!\CPU0|cpu01_inst|op_code [1] & (\CPU0|cpu01_inst|op_code [2] & !\CPU0|cpu01_inst|op_code [3]))

	.dataa(\CPU0|cpu01_inst|op_code [1]),
	.datab(gnd),
	.datac(\CPU0|cpu01_inst|op_code [2]),
	.datad(\CPU0|cpu01_inst|op_code [3]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector228~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector228~0 .lut_mask = 16'h0050;
defparam \CPU0|cpu01_inst|Selector228~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N28
cycloneive_lcell_comb \CPU0|cpu01_inst|Decoder8~0 (
// Equation(s):
// \CPU0|cpu01_inst|Decoder8~0_combout  = (!\CPU0|cpu01_inst|op_code [7] & (!\CPU0|cpu01_inst|op_code [5] & (!\CPU0|cpu01_inst|op_code [4] & !\CPU0|cpu01_inst|op_code [6])))

	.dataa(\CPU0|cpu01_inst|op_code [7]),
	.datab(\CPU0|cpu01_inst|op_code [5]),
	.datac(\CPU0|cpu01_inst|op_code [4]),
	.datad(\CPU0|cpu01_inst|op_code [6]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Decoder8~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Decoder8~0 .lut_mask = 16'h0001;
defparam \CPU0|cpu01_inst|Decoder8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N26
cycloneive_lcell_comb \CPU0|cpu01_inst|alu_ctrl.alu_lsl16~0 (
// Equation(s):
// \CPU0|cpu01_inst|alu_ctrl.alu_lsl16~0_combout  = (\CPU0|cpu01_inst|state.decode_state~q  & \CPU0|cpu01_inst|Decoder8~0_combout )

	.dataa(gnd),
	.datab(\CPU0|cpu01_inst|state.decode_state~q ),
	.datac(gnd),
	.datad(\CPU0|cpu01_inst|Decoder8~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|alu_ctrl.alu_lsl16~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|alu_ctrl.alu_lsl16~0 .lut_mask = 16'hCC00;
defparam \CPU0|cpu01_inst|alu_ctrl.alu_lsl16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N6
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector228~2 (
// Equation(s):
// \CPU0|cpu01_inst|Selector228~2_combout  = (\CPU0|cpu01_inst|Selector228~1_combout ) # (((\CPU0|cpu01_inst|Selector228~0_combout  & \CPU0|cpu01_inst|alu_ctrl.alu_lsl16~0_combout )) # (!\CPU0|cpu01_inst|Selector230~3_combout ))

	.dataa(\CPU0|cpu01_inst|Selector228~1_combout ),
	.datab(\CPU0|cpu01_inst|Selector230~3_combout ),
	.datac(\CPU0|cpu01_inst|Selector228~0_combout ),
	.datad(\CPU0|cpu01_inst|alu_ctrl.alu_lsl16~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector228~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector228~2 .lut_mask = 16'hFBBB;
defparam \CPU0|cpu01_inst|Selector228~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N8
cycloneive_lcell_comb \CPU0|cpu01_inst|acca[4]~0 (
// Equation(s):
// \CPU0|cpu01_inst|acca[4]~0_combout  = (!\CPU0|cpu01_inst|Selector227~4_combout  & (!\CPU0|cpu01_inst|Selector228~2_combout  & ((!\CPU0|cpu01_inst|Mux2~1_combout ) # (!\CPU0|cpu01_inst|Selector227~3_combout ))))

	.dataa(\CPU0|cpu01_inst|Selector227~3_combout ),
	.datab(\CPU0|cpu01_inst|Mux2~1_combout ),
	.datac(\CPU0|cpu01_inst|Selector227~4_combout ),
	.datad(\CPU0|cpu01_inst|Selector228~2_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|acca[4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|acca[4]~0 .lut_mask = 16'h0007;
defparam \CPU0|cpu01_inst|acca[4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N10
cycloneive_lcell_comb \CPU0|cpu01_inst|acca[0]~1 (
// Equation(s):
// \CPU0|cpu01_inst|acca[0]~1_combout  = (!\CPU0|hold_s~q  & (((!\CPU0|cpu01_inst|acca_ctrl~0_combout ) # (!\CPU0|cpu01_inst|acca[4]~0_combout )) # (!\CPU0|cpu01_inst|state.reset_state~q )))

	.dataa(\CPU0|cpu01_inst|state.reset_state~q ),
	.datab(\CPU0|hold_s~q ),
	.datac(\CPU0|cpu01_inst|acca[4]~0_combout ),
	.datad(\CPU0|cpu01_inst|acca_ctrl~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|acca[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|acca[0]~1 .lut_mask = 16'h1333;
defparam \CPU0|cpu01_inst|acca[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y13_N23
dffeas \CPU0|cpu01_inst|acca[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|Selector62~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|cpu01_inst|acca[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|acca [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|acca[3] .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|acca[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N26
cycloneive_lcell_comb \CPU0|cpu01_inst|WideOr23~0 (
// Equation(s):
// \CPU0|cpu01_inst|WideOr23~0_combout  = (\CPU0|cpu01_inst|op_code [0] & (\CPU0|cpu01_inst|op_code [1] & (\CPU0|cpu01_inst|op_code [2] $ (!\CPU0|cpu01_inst|op_code [3])))) # (!\CPU0|cpu01_inst|op_code [0] & (((\CPU0|cpu01_inst|op_code [2] & 
// \CPU0|cpu01_inst|op_code [3]))))

	.dataa(\CPU0|cpu01_inst|op_code [1]),
	.datab(\CPU0|cpu01_inst|op_code [2]),
	.datac(\CPU0|cpu01_inst|op_code [0]),
	.datad(\CPU0|cpu01_inst|op_code [3]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|WideOr23~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|WideOr23~0 .lut_mask = 16'h8C20;
defparam \CPU0|cpu01_inst|WideOr23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N4
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector253~6 (
// Equation(s):
// \CPU0|cpu01_inst|Selector253~6_combout  = (\CPU0|cpu01_inst|state.fetch_state~q  & (((!\CPU0|cpu01_inst|WideOr23~0_combout  & !\CPU0|cpu01_inst|op_code [6])) # (!\CPU0|cpu01_inst|op_code [7])))

	.dataa(\CPU0|cpu01_inst|state.fetch_state~q ),
	.datab(\CPU0|cpu01_inst|op_code [7]),
	.datac(\CPU0|cpu01_inst|WideOr23~0_combout ),
	.datad(\CPU0|cpu01_inst|op_code [6]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector253~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector253~6 .lut_mask = 16'h222A;
defparam \CPU0|cpu01_inst|Selector253~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N24
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector253~4 (
// Equation(s):
// \CPU0|cpu01_inst|Selector253~4_combout  = ((\CPU0|cpu01_inst|op_code [6] & ((!\CPU0|cpu01_inst|WideOr76~0_combout ))) # (!\CPU0|cpu01_inst|op_code [6] & (!\CPU0|cpu01_inst|Decoder7~3_combout ))) # (!\CPU0|cpu01_inst|op_code [5])

	.dataa(\CPU0|cpu01_inst|Decoder7~3_combout ),
	.datab(\CPU0|cpu01_inst|WideOr76~0_combout ),
	.datac(\CPU0|cpu01_inst|op_code [5]),
	.datad(\CPU0|cpu01_inst|op_code [6]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector253~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector253~4 .lut_mask = 16'h3F5F;
defparam \CPU0|cpu01_inst|Selector253~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N8
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector253~5 (
// Equation(s):
// \CPU0|cpu01_inst|Selector253~5_combout  = (\CPU0|cpu01_inst|state.extended_state~q  & (((\CPU0|cpu01_inst|Selector253~4_combout )) # (!\CPU0|cpu01_inst|op_code [7]))) # (!\CPU0|cpu01_inst|state.extended_state~q  & (\CPU0|cpu01_inst|state.indexed_state~q  
// & ((\CPU0|cpu01_inst|Selector253~4_combout ) # (!\CPU0|cpu01_inst|op_code [7]))))

	.dataa(\CPU0|cpu01_inst|state.extended_state~q ),
	.datab(\CPU0|cpu01_inst|op_code [7]),
	.datac(\CPU0|cpu01_inst|state.indexed_state~q ),
	.datad(\CPU0|cpu01_inst|Selector253~4_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector253~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector253~5 .lut_mask = 16'hFA32;
defparam \CPU0|cpu01_inst|Selector253~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N30
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector253~1 (
// Equation(s):
// \CPU0|cpu01_inst|Selector253~1_combout  = (\CPU0|cpu01_inst|op_code [7]) # ((\CPU0|cpu01_inst|Decoder7~2_combout  & \CPU0|cpu01_inst|op_code [4]))

	.dataa(gnd),
	.datab(\CPU0|cpu01_inst|Decoder7~2_combout ),
	.datac(\CPU0|cpu01_inst|op_code [7]),
	.datad(\CPU0|cpu01_inst|op_code [4]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector253~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector253~1 .lut_mask = 16'hFCF0;
defparam \CPU0|cpu01_inst|Selector253~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N12
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector253~0 (
// Equation(s):
// \CPU0|cpu01_inst|Selector253~0_combout  = (\CPU0|cpu01_inst|op_code [6] & (((\CPU0|cpu01_inst|WideOr76~0_combout )) # (!\CPU0|cpu01_inst|op_code [7]))) # (!\CPU0|cpu01_inst|op_code [6] & (\CPU0|cpu01_inst|op_code [7] & (\CPU0|cpu01_inst|Decoder7~3_combout 
// )))

	.dataa(\CPU0|cpu01_inst|op_code [6]),
	.datab(\CPU0|cpu01_inst|op_code [7]),
	.datac(\CPU0|cpu01_inst|Decoder7~3_combout ),
	.datad(\CPU0|cpu01_inst|WideOr76~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector253~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector253~0 .lut_mask = 16'hEA62;
defparam \CPU0|cpu01_inst|Selector253~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N24
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector253~2 (
// Equation(s):
// \CPU0|cpu01_inst|Selector253~2_combout  = (\CPU0|cpu01_inst|Selector253~0_combout  & (((!\CPU0|cpu01_inst|op_code [5])) # (!\CPU0|cpu01_inst|op_code [4]))) # (!\CPU0|cpu01_inst|Selector253~0_combout  & ((\CPU0|cpu01_inst|Selector253~1_combout  & 
// (!\CPU0|cpu01_inst|op_code [4])) # (!\CPU0|cpu01_inst|Selector253~1_combout  & ((\CPU0|cpu01_inst|op_code [5])))))

	.dataa(\CPU0|cpu01_inst|op_code [4]),
	.datab(\CPU0|cpu01_inst|op_code [5]),
	.datac(\CPU0|cpu01_inst|Selector253~1_combout ),
	.datad(\CPU0|cpu01_inst|Selector253~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector253~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector253~2 .lut_mask = 16'h775C;
defparam \CPU0|cpu01_inst|Selector253~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N0
cycloneive_lcell_comb \CPU0|cpu01_inst|WideOr49~0 (
// Equation(s):
// \CPU0|cpu01_inst|WideOr49~0_combout  = (!\CPU0|cpu01_inst|op_code [1] & ((\CPU0|cpu01_inst|op_code [2] & (!\CPU0|cpu01_inst|op_code [3])) # (!\CPU0|cpu01_inst|op_code [2] & ((\CPU0|cpu01_inst|op_code [3]) # (\CPU0|cpu01_inst|op_code [0])))))

	.dataa(\CPU0|cpu01_inst|op_code [2]),
	.datab(\CPU0|cpu01_inst|op_code [3]),
	.datac(\CPU0|cpu01_inst|op_code [1]),
	.datad(\CPU0|cpu01_inst|op_code [0]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|WideOr49~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|WideOr49~0 .lut_mask = 16'h0706;
defparam \CPU0|cpu01_inst|WideOr49~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N2
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector253~3 (
// Equation(s):
// \CPU0|cpu01_inst|Selector253~3_combout  = (\CPU0|cpu01_inst|state.decode_state~q  & ((\CPU0|cpu01_inst|op_code [4] & (!\CPU0|cpu01_inst|Selector253~2_combout )) # (!\CPU0|cpu01_inst|op_code [4] & ((\CPU0|cpu01_inst|Selector253~2_combout ) # 
// (!\CPU0|cpu01_inst|WideOr49~0_combout )))))

	.dataa(\CPU0|cpu01_inst|op_code [4]),
	.datab(\CPU0|cpu01_inst|Selector253~2_combout ),
	.datac(\CPU0|cpu01_inst|state.decode_state~q ),
	.datad(\CPU0|cpu01_inst|WideOr49~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector253~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector253~3 .lut_mask = 16'h6070;
defparam \CPU0|cpu01_inst|Selector253~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N10
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector253~9 (
// Equation(s):
// \CPU0|cpu01_inst|Selector253~9_combout  = (\CPU0|cpu01_inst|Selector253~8_combout ) # ((\CPU0|cpu01_inst|Selector253~6_combout ) # ((\CPU0|cpu01_inst|Selector253~5_combout ) # (\CPU0|cpu01_inst|Selector253~3_combout )))

	.dataa(\CPU0|cpu01_inst|Selector253~8_combout ),
	.datab(\CPU0|cpu01_inst|Selector253~6_combout ),
	.datac(\CPU0|cpu01_inst|Selector253~5_combout ),
	.datad(\CPU0|cpu01_inst|Selector253~3_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector253~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector253~9 .lut_mask = 16'hFFFE;
defparam \CPU0|cpu01_inst|Selector253~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N28
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector153~1 (
// Equation(s):
// \CPU0|cpu01_inst|Selector153~1_combout  = (\CPU0|cpu01_inst|accb [3] & (((\CPU0|cpu01_inst|acca [3] & \CPU0|cpu01_inst|Selector253~9_combout )) # (!\CPU0|cpu01_inst|WideNor12~0_combout ))) # (!\CPU0|cpu01_inst|accb [3] & (\CPU0|cpu01_inst|acca [3] & 
// ((\CPU0|cpu01_inst|Selector253~9_combout ))))

	.dataa(\CPU0|cpu01_inst|accb [3]),
	.datab(\CPU0|cpu01_inst|acca [3]),
	.datac(\CPU0|cpu01_inst|WideNor12~0_combout ),
	.datad(\CPU0|cpu01_inst|Selector253~9_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector153~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector153~1 .lut_mask = 16'hCE0A;
defparam \CPU0|cpu01_inst|Selector153~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N30
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector153~2 (
// Equation(s):
// \CPU0|cpu01_inst|Selector153~2_combout  = (\CPU0|cpu01_inst|Selector153~0_combout ) # ((\CPU0|cpu01_inst|Selector153~1_combout ) # ((\CPU0|cpu01_inst|md [3] & \CPU0|cpu01_inst|WideNor12~combout )))

	.dataa(\CPU0|cpu01_inst|Selector153~0_combout ),
	.datab(\CPU0|cpu01_inst|md [3]),
	.datac(\CPU0|cpu01_inst|WideNor12~combout ),
	.datad(\CPU0|cpu01_inst|Selector153~1_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector153~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector153~2 .lut_mask = 16'hFFEA;
defparam \CPU0|cpu01_inst|Selector153~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N12
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector70~0 (
// Equation(s):
// \CPU0|cpu01_inst|Selector70~0_combout  = (\CPU0|cpu01_inst|Selector177~7_combout  & (((\CPU0|cpu01_inst|op_code[3]~2_combout  & !\CPU0|cpu01_inst|accb_ctrl~0_combout )) # (!\CPU0|cpu01_inst|Selector73~0_combout ))) # 
// (!\CPU0|cpu01_inst|Selector177~7_combout  & (\CPU0|cpu01_inst|op_code[3]~2_combout  & (!\CPU0|cpu01_inst|accb_ctrl~0_combout )))

	.dataa(\CPU0|cpu01_inst|Selector177~7_combout ),
	.datab(\CPU0|cpu01_inst|op_code[3]~2_combout ),
	.datac(\CPU0|cpu01_inst|accb_ctrl~0_combout ),
	.datad(\CPU0|cpu01_inst|Selector73~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector70~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector70~0 .lut_mask = 16'h0CAE;
defparam \CPU0|cpu01_inst|Selector70~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y11_N13
dffeas \CPU0|cpu01_inst|accb[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|Selector70~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|cpu01_inst|accb[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|accb [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|accb[3] .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|accb[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N16
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector161~0 (
// Equation(s):
// \CPU0|cpu01_inst|Selector161~0_combout  = (\CPU0|cpu01_inst|WideNor13~8_combout  & (((\CPU0|cpu01_inst|accb [3] & \CPU0|cpu01_inst|right_ctrl.accb_right~0_combout )))) # (!\CPU0|cpu01_inst|WideNor13~8_combout  & ((\CPU0|cpu01_inst|md [3]) # 
// ((\CPU0|cpu01_inst|accb [3] & \CPU0|cpu01_inst|right_ctrl.accb_right~0_combout ))))

	.dataa(\CPU0|cpu01_inst|WideNor13~8_combout ),
	.datab(\CPU0|cpu01_inst|md [3]),
	.datac(\CPU0|cpu01_inst|accb [3]),
	.datad(\CPU0|cpu01_inst|right_ctrl.accb_right~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector161~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector161~0 .lut_mask = 16'hF444;
defparam \CPU0|cpu01_inst|Selector161~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N20
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector177~0 (
// Equation(s):
// \CPU0|cpu01_inst|Selector177~0_combout  = (\CPU0|cpu01_inst|Selector173~4_combout ) # ((\CPU0|cpu01_inst|Selector278~0_combout  & (\CPU0|cpu01_inst|Selector153~2_combout  & \CPU0|cpu01_inst|Selector228~0_combout )))

	.dataa(\CPU0|cpu01_inst|Selector278~0_combout ),
	.datab(\CPU0|cpu01_inst|Selector153~2_combout ),
	.datac(\CPU0|cpu01_inst|Selector228~0_combout ),
	.datad(\CPU0|cpu01_inst|Selector173~4_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector177~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector177~0 .lut_mask = 16'hFF80;
defparam \CPU0|cpu01_inst|Selector177~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N6
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector177~1 (
// Equation(s):
// \CPU0|cpu01_inst|Selector177~1_combout  = (\CPU0|cpu01_inst|Selector161~0_combout  & ((\CPU0|cpu01_inst|Selector177~0_combout ) # ((\CPU0|cpu01_inst|alu_ctrl.alu_eor~2_combout  & !\CPU0|cpu01_inst|Selector153~2_combout )))) # 
// (!\CPU0|cpu01_inst|Selector161~0_combout  & (\CPU0|cpu01_inst|alu_ctrl.alu_eor~2_combout  & (\CPU0|cpu01_inst|Selector153~2_combout )))

	.dataa(\CPU0|cpu01_inst|alu_ctrl.alu_eor~2_combout ),
	.datab(\CPU0|cpu01_inst|Selector153~2_combout ),
	.datac(\CPU0|cpu01_inst|Selector161~0_combout ),
	.datad(\CPU0|cpu01_inst|Selector177~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector177~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector177~1 .lut_mask = 16'hF828;
defparam \CPU0|cpu01_inst|Selector177~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N18
cycloneive_lcell_comb \CPU0|cpu01_inst|Mux41~0 (
// Equation(s):
// \CPU0|cpu01_inst|Mux41~0_combout  = (\CPU0|cpu01_inst|op_code [2] & (\CPU0|cpu01_inst|op_code [3] & (\CPU0|cpu01_inst|op_code [0] & \CPU0|cpu01_inst|op_code [6])))

	.dataa(\CPU0|cpu01_inst|op_code [2]),
	.datab(\CPU0|cpu01_inst|op_code [3]),
	.datac(\CPU0|cpu01_inst|op_code [0]),
	.datad(\CPU0|cpu01_inst|op_code [6]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Mux41~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Mux41~0 .lut_mask = 16'h8000;
defparam \CPU0|cpu01_inst|Mux41~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N30
cycloneive_lcell_comb \CPU0|cpu01_inst|Mux41~1 (
// Equation(s):
// \CPU0|cpu01_inst|Mux41~1_combout  = (\CPU0|cpu01_inst|Mux41~0_combout ) # ((!\CPU0|cpu01_inst|op_code [6] & \CPU0|cpu01_inst|Decoder7~3_combout ))

	.dataa(\CPU0|cpu01_inst|op_code [6]),
	.datab(gnd),
	.datac(\CPU0|cpu01_inst|Mux41~0_combout ),
	.datad(\CPU0|cpu01_inst|Decoder7~3_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Mux41~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Mux41~1 .lut_mask = 16'hF5F0;
defparam \CPU0|cpu01_inst|Mux41~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N8
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector280~0 (
// Equation(s):
// \CPU0|cpu01_inst|Selector280~0_combout  = (\CPU0|cpu01_inst|op_code [4] & ((\CPU0|cpu01_inst|op_code [5] & (\CPU0|cpu01_inst|state.extended_state~q )) # (!\CPU0|cpu01_inst|op_code [5] & ((\CPU0|cpu01_inst|state.decode_state~q )))))

	.dataa(\CPU0|cpu01_inst|op_code [4]),
	.datab(\CPU0|cpu01_inst|op_code [5]),
	.datac(\CPU0|cpu01_inst|state.extended_state~q ),
	.datad(\CPU0|cpu01_inst|state.decode_state~q ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector280~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector280~0 .lut_mask = 16'hA280;
defparam \CPU0|cpu01_inst|Selector280~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N2
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector286~0 (
// Equation(s):
// \CPU0|cpu01_inst|Selector286~0_combout  = (!\CPU0|cpu01_inst|op_code [4] & (\CPU0|cpu01_inst|state.indexed_state~q  & \CPU0|cpu01_inst|op_code [5]))

	.dataa(\CPU0|cpu01_inst|op_code [4]),
	.datab(\CPU0|cpu01_inst|state.indexed_state~q ),
	.datac(\CPU0|cpu01_inst|op_code [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector286~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector286~0 .lut_mask = 16'h4040;
defparam \CPU0|cpu01_inst|Selector286~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N12
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector280~1 (
// Equation(s):
// \CPU0|cpu01_inst|Selector280~1_combout  = (\CPU0|cpu01_inst|op_code [7] & ((\CPU0|cpu01_inst|state.fetch_state~q ) # ((\CPU0|cpu01_inst|Selector280~0_combout ) # (\CPU0|cpu01_inst|Selector286~0_combout ))))

	.dataa(\CPU0|cpu01_inst|state.fetch_state~q ),
	.datab(\CPU0|cpu01_inst|op_code [7]),
	.datac(\CPU0|cpu01_inst|Selector280~0_combout ),
	.datad(\CPU0|cpu01_inst|Selector286~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector280~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector280~1 .lut_mask = 16'hCCC8;
defparam \CPU0|cpu01_inst|Selector280~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N14
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector280~2 (
// Equation(s):
// \CPU0|cpu01_inst|Selector280~2_combout  = (\CPU0|cpu01_inst|state.mul_state~q ) # ((\CPU0|cpu01_inst|Mux41~1_combout  & \CPU0|cpu01_inst|Selector280~1_combout ))

	.dataa(\CPU0|cpu01_inst|state.mul_state~q ),
	.datab(gnd),
	.datac(\CPU0|cpu01_inst|Mux41~1_combout ),
	.datad(\CPU0|cpu01_inst|Selector280~1_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector280~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector280~2 .lut_mask = 16'hFAAA;
defparam \CPU0|cpu01_inst|Selector280~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N4
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector173~5 (
// Equation(s):
// \CPU0|cpu01_inst|Selector173~5_combout  = (\CPU0|cpu01_inst|Decoder7~9_combout  & (!\CPU0|cpu01_inst|Selector278~0_combout  & ((!\CPU0|cpu01_inst|Selector268~0_combout ) # (!\CPU0|cpu01_inst|Decoder7~2_combout )))) # (!\CPU0|cpu01_inst|Decoder7~9_combout  
// & (((!\CPU0|cpu01_inst|Selector268~0_combout ) # (!\CPU0|cpu01_inst|Decoder7~2_combout ))))

	.dataa(\CPU0|cpu01_inst|Decoder7~9_combout ),
	.datab(\CPU0|cpu01_inst|Selector278~0_combout ),
	.datac(\CPU0|cpu01_inst|Decoder7~2_combout ),
	.datad(\CPU0|cpu01_inst|Selector268~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector173~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector173~5 .lut_mask = 16'h0777;
defparam \CPU0|cpu01_inst|Selector173~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N24
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector173~6 (
// Equation(s):
// \CPU0|cpu01_inst|Selector173~6_combout  = (!\CPU0|cpu01_inst|Selector279~4_combout  & (!\CPU0|cpu01_inst|Selector280~2_combout  & \CPU0|cpu01_inst|Selector173~5_combout ))

	.dataa(\CPU0|cpu01_inst|Selector279~4_combout ),
	.datab(gnd),
	.datac(\CPU0|cpu01_inst|Selector280~2_combout ),
	.datad(\CPU0|cpu01_inst|Selector173~5_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector173~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector173~6 .lut_mask = 16'h0500;
defparam \CPU0|cpu01_inst|Selector173~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N18
cycloneive_lcell_comb \CPU0|cpu01_inst|Decoder7~8 (
// Equation(s):
// \CPU0|cpu01_inst|Decoder7~8_combout  = (!\CPU0|cpu01_inst|op_code [2] & (\CPU0|cpu01_inst|op_code [3] & (\CPU0|cpu01_inst|op_code [0] & !\CPU0|cpu01_inst|op_code [1])))

	.dataa(\CPU0|cpu01_inst|op_code [2]),
	.datab(\CPU0|cpu01_inst|op_code [3]),
	.datac(\CPU0|cpu01_inst|op_code [0]),
	.datad(\CPU0|cpu01_inst|op_code [1]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Decoder7~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Decoder7~8 .lut_mask = 16'h0040;
defparam \CPU0|cpu01_inst|Decoder7~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N24
cycloneive_lcell_comb \CPU0|cpu01_inst|Decoder8~1 (
// Equation(s):
// \CPU0|cpu01_inst|Decoder8~1_combout  = (!\CPU0|cpu01_inst|op_code [6] & (!\CPU0|cpu01_inst|op_code [7] & (!\CPU0|cpu01_inst|op_code [5] & \CPU0|cpu01_inst|op_code [4])))

	.dataa(\CPU0|cpu01_inst|op_code [6]),
	.datab(\CPU0|cpu01_inst|op_code [7]),
	.datac(\CPU0|cpu01_inst|op_code [5]),
	.datad(\CPU0|cpu01_inst|op_code [4]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Decoder8~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Decoder8~1 .lut_mask = 16'h0100;
defparam \CPU0|cpu01_inst|Decoder8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N12
cycloneive_lcell_comb \CPU0|cpu01_inst|alu_ctrl.alu_daa~0 (
// Equation(s):
// \CPU0|cpu01_inst|alu_ctrl.alu_daa~0_combout  = (\CPU0|cpu01_inst|state.decode_state~q  & (\CPU0|cpu01_inst|Decoder7~8_combout  & \CPU0|cpu01_inst|Decoder8~1_combout ))

	.dataa(gnd),
	.datab(\CPU0|cpu01_inst|state.decode_state~q ),
	.datac(\CPU0|cpu01_inst|Decoder7~8_combout ),
	.datad(\CPU0|cpu01_inst|Decoder8~1_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|alu_ctrl.alu_daa~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|alu_ctrl.alu_daa~0 .lut_mask = 16'hC000;
defparam \CPU0|cpu01_inst|alu_ctrl.alu_daa~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N16
cycloneive_lcell_comb \CPU0|cpu01_inst|Decoder7~4 (
// Equation(s):
// \CPU0|cpu01_inst|Decoder7~4_combout  = (\CPU0|cpu01_inst|op_code [2] & (\CPU0|cpu01_inst|op_code [3] & (!\CPU0|cpu01_inst|op_code [0] & !\CPU0|cpu01_inst|op_code [1])))

	.dataa(\CPU0|cpu01_inst|op_code [2]),
	.datab(\CPU0|cpu01_inst|op_code [3]),
	.datac(\CPU0|cpu01_inst|op_code [0]),
	.datad(\CPU0|cpu01_inst|op_code [1]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Decoder7~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Decoder7~4 .lut_mask = 16'h0008;
defparam \CPU0|cpu01_inst|Decoder7~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N0
cycloneive_lcell_comb \CPU0|cpu01_inst|WideOr18~0 (
// Equation(s):
// \CPU0|cpu01_inst|WideOr18~0_combout  = (\CPU0|cpu01_inst|Decoder7~0_combout  & (!\CPU0|cpu01_inst|Selector278~0_combout  & ((!\CPU0|cpu01_inst|Selector268~0_combout ) # (!\CPU0|cpu01_inst|Decoder7~4_combout )))) # (!\CPU0|cpu01_inst|Decoder7~0_combout  & 
// (((!\CPU0|cpu01_inst|Selector268~0_combout ) # (!\CPU0|cpu01_inst|Decoder7~4_combout ))))

	.dataa(\CPU0|cpu01_inst|Decoder7~0_combout ),
	.datab(\CPU0|cpu01_inst|Selector278~0_combout ),
	.datac(\CPU0|cpu01_inst|Decoder7~4_combout ),
	.datad(\CPU0|cpu01_inst|Selector268~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|WideOr18~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|WideOr18~0 .lut_mask = 16'h0777;
defparam \CPU0|cpu01_inst|WideOr18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N8
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector173~2 (
// Equation(s):
// \CPU0|cpu01_inst|Selector173~2_combout  = (!\CPU0|cpu01_inst|state.muld_state~q  & (((!\CPU0|cpu01_inst|Decoder8~1_combout ) # (!\CPU0|cpu01_inst|Decoder7~5_combout )) # (!\CPU0|cpu01_inst|state.decode_state~q )))

	.dataa(\CPU0|cpu01_inst|state.muld_state~q ),
	.datab(\CPU0|cpu01_inst|state.decode_state~q ),
	.datac(\CPU0|cpu01_inst|Decoder7~5_combout ),
	.datad(\CPU0|cpu01_inst|Decoder8~1_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector173~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector173~2 .lut_mask = 16'h1555;
defparam \CPU0|cpu01_inst|Selector173~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N6
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector173~3 (
// Equation(s):
// \CPU0|cpu01_inst|Selector173~3_combout  = (\CPU0|cpu01_inst|Selector173~2_combout  & (((!\CPU0|cpu01_inst|Decoder7~9_combout  & !\CPU0|cpu01_inst|Decoder7~12_combout )) # (!\CPU0|cpu01_inst|Selector278~0_combout )))

	.dataa(\CPU0|cpu01_inst|Decoder7~9_combout ),
	.datab(\CPU0|cpu01_inst|Decoder7~12_combout ),
	.datac(\CPU0|cpu01_inst|Selector278~0_combout ),
	.datad(\CPU0|cpu01_inst|Selector173~2_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector173~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector173~3 .lut_mask = 16'h1F00;
defparam \CPU0|cpu01_inst|Selector173~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N28
cycloneive_lcell_comb \CPU0|cpu01_inst|WideOr18~2 (
// Equation(s):
// \CPU0|cpu01_inst|WideOr18~2_combout  = (\CPU0|cpu01_inst|WideOr18~1_combout  & (\CPU0|cpu01_inst|Selector173~3_combout  & ((!\CPU0|cpu01_inst|Selector228~0_combout ) # (!\CPU0|cpu01_inst|Selector278~0_combout ))))

	.dataa(\CPU0|cpu01_inst|WideOr18~1_combout ),
	.datab(\CPU0|cpu01_inst|Selector278~0_combout ),
	.datac(\CPU0|cpu01_inst|Selector228~0_combout ),
	.datad(\CPU0|cpu01_inst|Selector173~3_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|WideOr18~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|WideOr18~2 .lut_mask = 16'h2A00;
defparam \CPU0|cpu01_inst|WideOr18~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N24
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector278~1 (
// Equation(s):
// \CPU0|cpu01_inst|Selector278~1_combout  = (\CPU0|cpu01_inst|state.decode_state~q  & \CPU0|cpu01_inst|Decoder8~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|cpu01_inst|state.decode_state~q ),
	.datad(\CPU0|cpu01_inst|Decoder8~1_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector278~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector278~1 .lut_mask = 16'hF000;
defparam \CPU0|cpu01_inst|Selector278~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N18
cycloneive_lcell_comb \CPU0|cpu01_inst|WideOr11~1 (
// Equation(s):
// \CPU0|cpu01_inst|WideOr11~1_combout  = (\CPU0|cpu01_inst|Selector262~0_combout  & (!\CPU0|cpu01_inst|Selector278~0_combout  & ((!\CPU0|cpu01_inst|Selector278~1_combout )))) # (!\CPU0|cpu01_inst|Selector262~0_combout  & 
// (((!\CPU0|cpu01_inst|Decoder7~10_combout )) # (!\CPU0|cpu01_inst|Selector278~0_combout )))

	.dataa(\CPU0|cpu01_inst|Selector262~0_combout ),
	.datab(\CPU0|cpu01_inst|Selector278~0_combout ),
	.datac(\CPU0|cpu01_inst|Decoder7~10_combout ),
	.datad(\CPU0|cpu01_inst|Selector278~1_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|WideOr11~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|WideOr11~1 .lut_mask = 16'h1537;
defparam \CPU0|cpu01_inst|WideOr11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N30
cycloneive_lcell_comb \CPU0|cpu01_inst|WideOr10~1 (
// Equation(s):
// \CPU0|cpu01_inst|WideOr10~1_combout  = (\CPU0|cpu01_inst|Decoder7~11_combout  & (!\CPU0|cpu01_inst|Selector278~1_combout  & ((!\CPU0|cpu01_inst|Selector278~0_combout )))) # (!\CPU0|cpu01_inst|Decoder7~11_combout  & 
// (((!\CPU0|cpu01_inst|Selector278~0_combout ) # (!\CPU0|cpu01_inst|Decoder7~8_combout ))))

	.dataa(\CPU0|cpu01_inst|Decoder7~11_combout ),
	.datab(\CPU0|cpu01_inst|Selector278~1_combout ),
	.datac(\CPU0|cpu01_inst|Decoder7~8_combout ),
	.datad(\CPU0|cpu01_inst|Selector278~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|WideOr10~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|WideOr10~1 .lut_mask = 16'h0577;
defparam \CPU0|cpu01_inst|WideOr10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N16
cycloneive_lcell_comb \CPU0|cpu01_inst|Decoder7~6 (
// Equation(s):
// \CPU0|cpu01_inst|Decoder7~6_combout  = (\CPU0|cpu01_inst|op_code [2] & (!\CPU0|cpu01_inst|op_code [3] & (!\CPU0|cpu01_inst|op_code [1] & !\CPU0|cpu01_inst|op_code [0])))

	.dataa(\CPU0|cpu01_inst|op_code [2]),
	.datab(\CPU0|cpu01_inst|op_code [3]),
	.datac(\CPU0|cpu01_inst|op_code [1]),
	.datad(\CPU0|cpu01_inst|op_code [0]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Decoder7~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Decoder7~6 .lut_mask = 16'h0002;
defparam \CPU0|cpu01_inst|Decoder7~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N16
cycloneive_lcell_comb \CPU0|cpu01_inst|WideOr13~2 (
// Equation(s):
// \CPU0|cpu01_inst|WideOr13~2_combout  = ((!\CPU0|cpu01_inst|Decoder7~12_combout  & (!\CPU0|cpu01_inst|Decoder7~5_combout  & !\CPU0|cpu01_inst|Decoder7~6_combout ))) # (!\CPU0|cpu01_inst|Selector268~0_combout )

	.dataa(\CPU0|cpu01_inst|Selector268~0_combout ),
	.datab(\CPU0|cpu01_inst|Decoder7~12_combout ),
	.datac(\CPU0|cpu01_inst|Decoder7~5_combout ),
	.datad(\CPU0|cpu01_inst|Decoder7~6_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|WideOr13~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|WideOr13~2 .lut_mask = 16'h5557;
defparam \CPU0|cpu01_inst|WideOr13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y8_N22
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector181~2 (
// Equation(s):
// \CPU0|cpu01_inst|Selector181~2_combout  = (\CPU0|cpu01_inst|Selector181~1_combout  & (\CPU0|cpu01_inst|WideOr11~1_combout  & (\CPU0|cpu01_inst|WideOr10~1_combout  & \CPU0|cpu01_inst|WideOr13~2_combout )))

	.dataa(\CPU0|cpu01_inst|Selector181~1_combout ),
	.datab(\CPU0|cpu01_inst|WideOr11~1_combout ),
	.datac(\CPU0|cpu01_inst|WideOr10~1_combout ),
	.datad(\CPU0|cpu01_inst|WideOr13~2_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector181~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector181~2 .lut_mask = 16'h8000;
defparam \CPU0|cpu01_inst|Selector181~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N18
cycloneive_lcell_comb \CPU0|cpu01_inst|WideOr18~3 (
// Equation(s):
// \CPU0|cpu01_inst|WideOr18~3_combout  = (!\CPU0|cpu01_inst|Selector279~4_combout  & (\CPU0|cpu01_inst|WideOr18~0_combout  & (\CPU0|cpu01_inst|WideOr18~2_combout  & \CPU0|cpu01_inst|Selector181~2_combout )))

	.dataa(\CPU0|cpu01_inst|Selector279~4_combout ),
	.datab(\CPU0|cpu01_inst|WideOr18~0_combout ),
	.datac(\CPU0|cpu01_inst|WideOr18~2_combout ),
	.datad(\CPU0|cpu01_inst|Selector181~2_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|WideOr18~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|WideOr18~3 .lut_mask = 16'h4000;
defparam \CPU0|cpu01_inst|WideOr18~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N28
cycloneive_lcell_comb \CPU0|cpu01_inst|state~68 (
// Equation(s):
// \CPU0|cpu01_inst|state~68_combout  = (\CPU0|cpu01_inst|state.decode_state~q  & \CPU0|cpu01_inst|Decoder8~2_combout )

	.dataa(\CPU0|cpu01_inst|state.decode_state~q ),
	.datab(gnd),
	.datac(\CPU0|cpu01_inst|Decoder8~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state~68_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state~68 .lut_mask = 16'hA0A0;
defparam \CPU0|cpu01_inst|state~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N12
cycloneive_lcell_comb \CPU0|cpu01_inst|alu_ctrl~0 (
// Equation(s):
// \CPU0|cpu01_inst|alu_ctrl~0_combout  = (\CPU0|cpu01_inst|op_code [2] & (!\CPU0|cpu01_inst|op_code [1] & (\CPU0|cpu01_inst|op_code [3] & !\CPU0|cpu01_inst|op_code [0]))) # (!\CPU0|cpu01_inst|op_code [2] & (\CPU0|cpu01_inst|op_code [1] & 
// (!\CPU0|cpu01_inst|op_code [3] & \CPU0|cpu01_inst|op_code [0])))

	.dataa(\CPU0|cpu01_inst|op_code [2]),
	.datab(\CPU0|cpu01_inst|op_code [1]),
	.datac(\CPU0|cpu01_inst|op_code [3]),
	.datad(\CPU0|cpu01_inst|op_code [0]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|alu_ctrl~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|alu_ctrl~0 .lut_mask = 16'h0420;
defparam \CPU0|cpu01_inst|alu_ctrl~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N30
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector264~3 (
// Equation(s):
// \CPU0|cpu01_inst|Selector264~3_combout  = (!\CPU0|cpu01_inst|op_code [6] & (\CPU0|cpu01_inst|state.fetch_state~q  & (\CPU0|cpu01_inst|op_code [7] & \CPU0|cpu01_inst|alu_ctrl~0_combout )))

	.dataa(\CPU0|cpu01_inst|op_code [6]),
	.datab(\CPU0|cpu01_inst|state.fetch_state~q ),
	.datac(\CPU0|cpu01_inst|op_code [7]),
	.datad(\CPU0|cpu01_inst|alu_ctrl~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector264~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector264~3 .lut_mask = 16'h4000;
defparam \CPU0|cpu01_inst|Selector264~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N8
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector264~2 (
// Equation(s):
// \CPU0|cpu01_inst|Selector264~2_combout  = (\CPU0|cpu01_inst|Selector264~3_combout ) # (((\CPU0|cpu01_inst|Selector228~0_combout  & \CPU0|cpu01_inst|state~68_combout )) # (!\CPU0|cpu01_inst|WideOr174~4_combout ))

	.dataa(\CPU0|cpu01_inst|Selector228~0_combout ),
	.datab(\CPU0|cpu01_inst|state~68_combout ),
	.datac(\CPU0|cpu01_inst|Selector264~3_combout ),
	.datad(\CPU0|cpu01_inst|WideOr174~4_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector264~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector264~2 .lut_mask = 16'hF8FF;
defparam \CPU0|cpu01_inst|Selector264~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N18
cycloneive_lcell_comb \CPU0|cpu01_inst|alu_ctrl.alu_lsr16~0 (
// Equation(s):
// \CPU0|cpu01_inst|alu_ctrl.alu_lsr16~0_combout  = (\CPU0|cpu01_inst|state.decode_state~q  & (\CPU0|cpu01_inst|Decoder8~0_combout  & \CPU0|cpu01_inst|Decoder7~6_combout ))

	.dataa(\CPU0|cpu01_inst|state.decode_state~q ),
	.datab(gnd),
	.datac(\CPU0|cpu01_inst|Decoder8~0_combout ),
	.datad(\CPU0|cpu01_inst|Decoder7~6_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|alu_ctrl.alu_lsr16~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|alu_ctrl.alu_lsr16~0 .lut_mask = 16'hA000;
defparam \CPU0|cpu01_inst|alu_ctrl.alu_lsr16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N0
cycloneive_lcell_comb \CPU0|cpu01_inst|Decoder7~14 (
// Equation(s):
// \CPU0|cpu01_inst|Decoder7~14_combout  = (!\CPU0|cpu01_inst|op_code [3] & (!\CPU0|cpu01_inst|op_code [1] & (\CPU0|cpu01_inst|op_code [0] & \CPU0|cpu01_inst|op_code [2])))

	.dataa(\CPU0|cpu01_inst|op_code [3]),
	.datab(\CPU0|cpu01_inst|op_code [1]),
	.datac(\CPU0|cpu01_inst|op_code [0]),
	.datad(\CPU0|cpu01_inst|op_code [2]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Decoder7~14_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Decoder7~14 .lut_mask = 16'h1000;
defparam \CPU0|cpu01_inst|Decoder7~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N20
cycloneive_lcell_comb \CPU0|cpu01_inst|alu_ctrl.alu_lsl16~1 (
// Equation(s):
// \CPU0|cpu01_inst|alu_ctrl.alu_lsl16~1_combout  = (\CPU0|cpu01_inst|Decoder8~0_combout  & (\CPU0|cpu01_inst|Decoder7~14_combout  & \CPU0|cpu01_inst|state.decode_state~q ))

	.dataa(\CPU0|cpu01_inst|Decoder8~0_combout ),
	.datab(gnd),
	.datac(\CPU0|cpu01_inst|Decoder7~14_combout ),
	.datad(\CPU0|cpu01_inst|state.decode_state~q ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|alu_ctrl.alu_lsl16~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|alu_ctrl.alu_lsl16~1 .lut_mask = 16'hA000;
defparam \CPU0|cpu01_inst|alu_ctrl.alu_lsl16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y8_N4
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector181~0 (
// Equation(s):
// \CPU0|cpu01_inst|Selector181~0_combout  = (!\CPU0|cpu01_inst|Selector263~3_combout  & (!\CPU0|cpu01_inst|Selector264~2_combout  & (!\CPU0|cpu01_inst|alu_ctrl.alu_lsr16~0_combout  & !\CPU0|cpu01_inst|alu_ctrl.alu_lsl16~1_combout )))

	.dataa(\CPU0|cpu01_inst|Selector263~3_combout ),
	.datab(\CPU0|cpu01_inst|Selector264~2_combout ),
	.datac(\CPU0|cpu01_inst|alu_ctrl.alu_lsr16~0_combout ),
	.datad(\CPU0|cpu01_inst|alu_ctrl.alu_lsl16~1_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector181~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector181~0 .lut_mask = 16'h0001;
defparam \CPU0|cpu01_inst|Selector181~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N4
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector183~0 (
// Equation(s):
// \CPU0|cpu01_inst|Selector183~0_combout  = (!\CPU0|cpu01_inst|alu_ctrl.alu_ld16~1_combout  & (\CPU0|cpu01_inst|WideOr18~3_combout  & (!\CPU0|cpu01_inst|Selector280~2_combout  & \CPU0|cpu01_inst|Selector181~0_combout )))

	.dataa(\CPU0|cpu01_inst|alu_ctrl.alu_ld16~1_combout ),
	.datab(\CPU0|cpu01_inst|WideOr18~3_combout ),
	.datac(\CPU0|cpu01_inst|Selector280~2_combout ),
	.datad(\CPU0|cpu01_inst|Selector181~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector183~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector183~0 .lut_mask = 16'h0400;
defparam \CPU0|cpu01_inst|Selector183~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N22
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector127~0 (
// Equation(s):
// \CPU0|cpu01_inst|Selector127~0_combout  = (\CPU0|cpu01_inst|WideOr19~0_combout  & (\CPU0|cpu01_inst|Selector183~0_combout  & ((!\CPU0|cpu01_inst|Selector268~0_combout ) # (!\CPU0|cpu01_inst|Decoder7~3_combout ))))

	.dataa(\CPU0|cpu01_inst|WideOr19~0_combout ),
	.datab(\CPU0|cpu01_inst|Decoder7~3_combout ),
	.datac(\CPU0|cpu01_inst|Selector183~0_combout ),
	.datad(\CPU0|cpu01_inst|Selector268~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector127~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector127~0 .lut_mask = 16'h20A0;
defparam \CPU0|cpu01_inst|Selector127~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N28
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector173~7 (
// Equation(s):
// \CPU0|cpu01_inst|Selector173~7_combout  = (\CPU0|cpu01_inst|Selector173~6_combout  & ((\CPU0|cpu01_inst|alu_ctrl.alu_tpa~0_combout ) # ((\CPU0|cpu01_inst|alu_ctrl.alu_daa~0_combout ) # (!\CPU0|cpu01_inst|Selector127~0_combout ))))

	.dataa(\CPU0|cpu01_inst|alu_ctrl.alu_tpa~0_combout ),
	.datab(\CPU0|cpu01_inst|Selector173~6_combout ),
	.datac(\CPU0|cpu01_inst|alu_ctrl.alu_daa~0_combout ),
	.datad(\CPU0|cpu01_inst|Selector127~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector173~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector173~7 .lut_mask = 16'hC8CC;
defparam \CPU0|cpu01_inst|Selector173~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N16
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector177~2 (
// Equation(s):
// \CPU0|cpu01_inst|Selector177~2_combout  = (\CPU0|cpu01_inst|Selector177~1_combout ) # ((\CPU0|cpu01_inst|Selector153~2_combout  & ((!\CPU0|cpu01_inst|Selector173~7_combout ))) # (!\CPU0|cpu01_inst|Selector153~2_combout  & 
// (\CPU0|cpu01_inst|Selector270~0_combout )))

	.dataa(\CPU0|cpu01_inst|Selector270~0_combout ),
	.datab(\CPU0|cpu01_inst|Selector153~2_combout ),
	.datac(\CPU0|cpu01_inst|Selector177~1_combout ),
	.datad(\CPU0|cpu01_inst|Selector173~7_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector177~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector177~2 .lut_mask = 16'hF2FE;
defparam \CPU0|cpu01_inst|Selector177~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N2
cycloneive_lcell_comb \CPU0|cpu01_inst|left_ctrl~0 (
// Equation(s):
// \CPU0|cpu01_inst|left_ctrl~0_combout  = (\CPU0|cpu01_inst|op_code [3] & (\CPU0|cpu01_inst|op_code [1] & (!\CPU0|cpu01_inst|op_code [2] & !\CPU0|cpu01_inst|op_code [0]))) # (!\CPU0|cpu01_inst|op_code [3] & (!\CPU0|cpu01_inst|op_code [1] & 
// (\CPU0|cpu01_inst|op_code [2] & \CPU0|cpu01_inst|op_code [0])))

	.dataa(\CPU0|cpu01_inst|op_code [3]),
	.datab(\CPU0|cpu01_inst|op_code [1]),
	.datac(\CPU0|cpu01_inst|op_code [2]),
	.datad(\CPU0|cpu01_inst|op_code [0]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|left_ctrl~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|left_ctrl~0 .lut_mask = 16'h1008;
defparam \CPU0|cpu01_inst|left_ctrl~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N14
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector256~0 (
// Equation(s):
// \CPU0|cpu01_inst|Selector256~0_combout  = (\CPU0|cpu01_inst|Selector232~0_combout  & ((\CPU0|cpu01_inst|op_code [5] & ((\CPU0|cpu01_inst|left_ctrl~0_combout ))) # (!\CPU0|cpu01_inst|op_code [5] & (\CPU0|cpu01_inst|Selector232~1_combout ))))

	.dataa(\CPU0|cpu01_inst|Selector232~1_combout ),
	.datab(\CPU0|cpu01_inst|left_ctrl~0_combout ),
	.datac(\CPU0|cpu01_inst|op_code [5]),
	.datad(\CPU0|cpu01_inst|Selector232~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector256~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector256~0 .lut_mask = 16'hCA00;
defparam \CPU0|cpu01_inst|Selector256~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N26
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector256~1 (
// Equation(s):
// \CPU0|cpu01_inst|Selector256~1_combout  = (\CPU0|cpu01_inst|Decoder7~3_combout  & (((\CPU0|cpu01_inst|Selector285~0_combout  & \CPU0|cpu01_inst|op_code [6])) # (!\CPU0|cpu01_inst|Selector255~2_combout )))

	.dataa(\CPU0|cpu01_inst|Decoder7~3_combout ),
	.datab(\CPU0|cpu01_inst|Selector285~0_combout ),
	.datac(\CPU0|cpu01_inst|Selector255~2_combout ),
	.datad(\CPU0|cpu01_inst|op_code [6]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector256~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector256~1 .lut_mask = 16'h8A0A;
defparam \CPU0|cpu01_inst|Selector256~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N6
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector256~3 (
// Equation(s):
// \CPU0|cpu01_inst|Selector256~3_combout  = (\CPU0|cpu01_inst|Selector256~2_combout ) # ((\CPU0|cpu01_inst|Selector256~0_combout ) # (\CPU0|cpu01_inst|Selector256~1_combout ))

	.dataa(\CPU0|cpu01_inst|Selector256~2_combout ),
	.datab(\CPU0|cpu01_inst|Selector256~0_combout ),
	.datac(\CPU0|cpu01_inst|Selector256~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector256~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector256~3 .lut_mask = 16'hFEFE;
defparam \CPU0|cpu01_inst|Selector256~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N20
cycloneive_lcell_comb \CPU0|cpu01_inst|address~5 (
// Equation(s):
// \CPU0|cpu01_inst|address~5_combout  = (\CPU0|cpu01_inst|WideOr174~4_combout  & \CPU0|cpu01_inst|address~1_combout )

	.dataa(gnd),
	.datab(\CPU0|cpu01_inst|WideOr174~4_combout ),
	.datac(gnd),
	.datad(\CPU0|cpu01_inst|address~1_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|address~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|address~5 .lut_mask = 16'hCC00;
defparam \CPU0|cpu01_inst|address~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N20
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector232~1 (
// Equation(s):
// \CPU0|cpu01_inst|Selector232~1_combout  = (\CPU0|cpu01_inst|op_code [3] & (!\CPU0|cpu01_inst|op_code [2] & !\CPU0|cpu01_inst|op_code [1]))

	.dataa(\CPU0|cpu01_inst|op_code [3]),
	.datab(\CPU0|cpu01_inst|op_code [2]),
	.datac(\CPU0|cpu01_inst|op_code [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector232~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector232~1 .lut_mask = 16'h0202;
defparam \CPU0|cpu01_inst|Selector232~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N26
cycloneive_lcell_comb \CPU0|cpu01_inst|right_ctrl~0 (
// Equation(s):
// \CPU0|cpu01_inst|right_ctrl~0_combout  = (\CPU0|cpu01_inst|op_code [3] & (!\CPU0|cpu01_inst|op_code [0] & (\CPU0|cpu01_inst|op_code [2] $ (\CPU0|cpu01_inst|op_code [1]))))

	.dataa(\CPU0|cpu01_inst|op_code [2]),
	.datab(\CPU0|cpu01_inst|op_code [1]),
	.datac(\CPU0|cpu01_inst|op_code [3]),
	.datad(\CPU0|cpu01_inst|op_code [0]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|right_ctrl~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|right_ctrl~0 .lut_mask = 16'h0060;
defparam \CPU0|cpu01_inst|right_ctrl~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N22
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector260~1 (
// Equation(s):
// \CPU0|cpu01_inst|Selector260~1_combout  = (\CPU0|cpu01_inst|op_code [6] & (((\CPU0|cpu01_inst|right_ctrl~0_combout )))) # (!\CPU0|cpu01_inst|op_code [6] & (!\CPU0|cpu01_inst|op_code [4] & (\CPU0|cpu01_inst|Selector232~1_combout )))

	.dataa(\CPU0|cpu01_inst|op_code [4]),
	.datab(\CPU0|cpu01_inst|Selector232~1_combout ),
	.datac(\CPU0|cpu01_inst|op_code [6]),
	.datad(\CPU0|cpu01_inst|right_ctrl~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector260~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector260~1 .lut_mask = 16'hF404;
defparam \CPU0|cpu01_inst|Selector260~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N10
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector260~2 (
// Equation(s):
// \CPU0|cpu01_inst|Selector260~2_combout  = (\CPU0|cpu01_inst|op_code [5] & (!\CPU0|cpu01_inst|WideOr61~0_combout  & ((\CPU0|cpu01_inst|Mux6~0_combout )))) # (!\CPU0|cpu01_inst|op_code [5] & (((\CPU0|cpu01_inst|Selector260~1_combout ))))

	.dataa(\CPU0|cpu01_inst|WideOr61~0_combout ),
	.datab(\CPU0|cpu01_inst|op_code [5]),
	.datac(\CPU0|cpu01_inst|Selector260~1_combout ),
	.datad(\CPU0|cpu01_inst|Mux6~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector260~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector260~2 .lut_mask = 16'h7430;
defparam \CPU0|cpu01_inst|Selector260~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N14
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector260~4 (
// Equation(s):
// \CPU0|cpu01_inst|Selector260~4_combout  = (\CPU0|cpu01_inst|Selector260~0_combout ) # (((\CPU0|cpu01_inst|Selector260~3_combout  & \CPU0|cpu01_inst|Selector260~2_combout )) # (!\CPU0|cpu01_inst|address~5_combout ))

	.dataa(\CPU0|cpu01_inst|Selector260~0_combout ),
	.datab(\CPU0|cpu01_inst|address~5_combout ),
	.datac(\CPU0|cpu01_inst|Selector260~3_combout ),
	.datad(\CPU0|cpu01_inst|Selector260~2_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector260~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector260~4 .lut_mask = 16'hFBBB;
defparam \CPU0|cpu01_inst|Selector260~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N26
cycloneive_lcell_comb \CPU0|cpu01_inst|WideNor13~3 (
// Equation(s):
// \CPU0|cpu01_inst|WideNor13~3_combout  = (\CPU0|cpu01_inst|state.decode_state~q  & ((\CPU0|cpu01_inst|WideNor13~2_combout ) # ((!\CPU0|cpu01_inst|Selector232~1_combout  & \CPU0|cpu01_inst|Selector230~2_combout ))))

	.dataa(\CPU0|cpu01_inst|WideNor13~2_combout ),
	.datab(\CPU0|cpu01_inst|Selector232~1_combout ),
	.datac(\CPU0|cpu01_inst|state.decode_state~q ),
	.datad(\CPU0|cpu01_inst|Selector230~2_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|WideNor13~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|WideNor13~3 .lut_mask = 16'hB0A0;
defparam \CPU0|cpu01_inst|WideNor13~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N20
cycloneive_lcell_comb \CPU0|cpu01_inst|address~2 (
// Equation(s):
// \CPU0|cpu01_inst|address~2_combout  = (!\CPU0|cpu01_inst|state.pulx_lo_state~q  & (!\CPU0|cpu01_inst|state.pula_state~q  & (!\CPU0|cpu01_inst|state.pulb_state~q  & !\CPU0|cpu01_inst|state.rti_pcl_state~q )))

	.dataa(\CPU0|cpu01_inst|state.pulx_lo_state~q ),
	.datab(\CPU0|cpu01_inst|state.pula_state~q ),
	.datac(\CPU0|cpu01_inst|state.pulb_state~q ),
	.datad(\CPU0|cpu01_inst|state.rti_pcl_state~q ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|address~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|address~2 .lut_mask = 16'h0001;
defparam \CPU0|cpu01_inst|address~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N8
cycloneive_lcell_comb \CPU0|cpu01_inst|WideNor13~5 (
// Equation(s):
// \CPU0|cpu01_inst|WideNor13~5_combout  = (\CPU0|cpu01_inst|state.extended_state~q ) # ((\CPU0|cpu01_inst|state.indexed_state~q ) # ((\CPU0|cpu01_inst|state.fetch_state~q  & !\CPU0|cpu01_inst|op_code [7])))

	.dataa(\CPU0|cpu01_inst|state.extended_state~q ),
	.datab(\CPU0|cpu01_inst|state.fetch_state~q ),
	.datac(\CPU0|cpu01_inst|op_code [7]),
	.datad(\CPU0|cpu01_inst|state.indexed_state~q ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|WideNor13~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|WideNor13~5 .lut_mask = 16'hFFAE;
defparam \CPU0|cpu01_inst|WideNor13~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N2
cycloneive_lcell_comb \CPU0|cpu01_inst|WideNor13~6 (
// Equation(s):
// \CPU0|cpu01_inst|WideNor13~6_combout  = (\CPU0|cpu01_inst|WideNor13~4_combout ) # (((\CPU0|cpu01_inst|WideNor13~5_combout ) # (\CPU0|cpu01_inst|state.int_mask_state~q )) # (!\CPU0|cpu01_inst|address~2_combout ))

	.dataa(\CPU0|cpu01_inst|WideNor13~4_combout ),
	.datab(\CPU0|cpu01_inst|address~2_combout ),
	.datac(\CPU0|cpu01_inst|WideNor13~5_combout ),
	.datad(\CPU0|cpu01_inst|state.int_mask_state~q ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|WideNor13~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|WideNor13~6 .lut_mask = 16'hFFFB;
defparam \CPU0|cpu01_inst|WideNor13~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N30
cycloneive_lcell_comb \CPU0|cpu01_inst|WideNor13~8 (
// Equation(s):
// \CPU0|cpu01_inst|WideNor13~8_combout  = ((\CPU0|cpu01_inst|Selector260~4_combout ) # ((\CPU0|cpu01_inst|WideNor13~3_combout ) # (\CPU0|cpu01_inst|WideNor13~6_combout ))) # (!\CPU0|cpu01_inst|WideNor13~7_combout )

	.dataa(\CPU0|cpu01_inst|WideNor13~7_combout ),
	.datab(\CPU0|cpu01_inst|Selector260~4_combout ),
	.datac(\CPU0|cpu01_inst|WideNor13~3_combout ),
	.datad(\CPU0|cpu01_inst|WideNor13~6_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|WideNor13~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|WideNor13~8 .lut_mask = 16'hFFFD;
defparam \CPU0|cpu01_inst|WideNor13~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N12
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector241~2 (
// Equation(s):
// \CPU0|cpu01_inst|Selector241~2_combout  = (\CPU0|cpu01_inst|op_code [7] & ((\CPU0|cpu01_inst|op_code [4] & (\CPU0|cpu01_inst|state.extended_state~q )) # (!\CPU0|cpu01_inst|op_code [4] & ((\CPU0|cpu01_inst|state.indexed_state~q )))))

	.dataa(\CPU0|cpu01_inst|op_code [4]),
	.datab(\CPU0|cpu01_inst|state.extended_state~q ),
	.datac(\CPU0|cpu01_inst|state.indexed_state~q ),
	.datad(\CPU0|cpu01_inst|op_code [7]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector241~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector241~2 .lut_mask = 16'hD800;
defparam \CPU0|cpu01_inst|Selector241~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N26
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector241~3 (
// Equation(s):
// \CPU0|cpu01_inst|Selector241~3_combout  = (\CPU0|cpu01_inst|op_code [5] & (((\CPU0|cpu01_inst|Selector241~2_combout )))) # (!\CPU0|cpu01_inst|op_code [5] & (\CPU0|cpu01_inst|Mux30~0_combout  & (\CPU0|cpu01_inst|state.decode_state~q )))

	.dataa(\CPU0|cpu01_inst|Mux30~0_combout ),
	.datab(\CPU0|cpu01_inst|state.decode_state~q ),
	.datac(\CPU0|cpu01_inst|op_code [5]),
	.datad(\CPU0|cpu01_inst|Selector241~2_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector241~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector241~3 .lut_mask = 16'hF808;
defparam \CPU0|cpu01_inst|Selector241~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N4
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector209~0 (
// Equation(s):
// \CPU0|cpu01_inst|Selector209~0_combout  = (\CPU0|cpu01_inst|op_code [2] & (\CPU0|cpu01_inst|op_code [1] & (\CPU0|cpu01_inst|op_code [0] & !\CPU0|cpu01_inst|op_code [6])))

	.dataa(\CPU0|cpu01_inst|op_code [2]),
	.datab(\CPU0|cpu01_inst|op_code [1]),
	.datac(\CPU0|cpu01_inst|op_code [0]),
	.datad(\CPU0|cpu01_inst|op_code [6]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector209~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector209~0 .lut_mask = 16'h0080;
defparam \CPU0|cpu01_inst|Selector209~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N12
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector209~1 (
// Equation(s):
// \CPU0|cpu01_inst|Selector209~1_combout  = (\CPU0|cpu01_inst|Selector209~0_combout ) # ((\CPU0|cpu01_inst|op_code [6] & \CPU0|cpu01_inst|WideOr76~0_combout ))

	.dataa(\CPU0|cpu01_inst|op_code [6]),
	.datab(\CPU0|cpu01_inst|WideOr76~0_combout ),
	.datac(\CPU0|cpu01_inst|Selector209~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector209~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector209~1 .lut_mask = 16'hF8F8;
defparam \CPU0|cpu01_inst|Selector209~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N30
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector241~4 (
// Equation(s):
// \CPU0|cpu01_inst|Selector241~4_combout  = (\CPU0|cpu01_inst|Selector241~1_combout ) # ((\CPU0|cpu01_inst|Selector241~3_combout  & \CPU0|cpu01_inst|Selector209~1_combout ))

	.dataa(\CPU0|cpu01_inst|Selector241~1_combout ),
	.datab(gnd),
	.datac(\CPU0|cpu01_inst|Selector241~3_combout ),
	.datad(\CPU0|cpu01_inst|Selector209~1_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector241~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector241~4 .lut_mask = 16'hFAAA;
defparam \CPU0|cpu01_inst|Selector241~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N4
cycloneive_lcell_comb \CPU0|cpu01_inst|next_state.read16_state~0 (
// Equation(s):
// \CPU0|cpu01_inst|next_state.read16_state~0_combout  = (\CPU0|cpu01_inst|op_code [4]) # (\CPU0|cpu01_inst|op_code [5])

	.dataa(gnd),
	.datab(\CPU0|cpu01_inst|op_code [4]),
	.datac(gnd),
	.datad(\CPU0|cpu01_inst|op_code [5]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|next_state.read16_state~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|next_state.read16_state~0 .lut_mask = 16'hFFCC;
defparam \CPU0|cpu01_inst|next_state.read16_state~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N20
cycloneive_lcell_comb \CPU0|cpu01_inst|next_state.read16_state~1 (
// Equation(s):
// \CPU0|cpu01_inst|next_state.read16_state~1_combout  = (\CPU0|cpu01_inst|op_code [7] & (\CPU0|cpu01_inst|next_state.read16_state~0_combout  & (\CPU0|cpu01_inst|state.read8_state~q  & \CPU0|cpu01_inst|WideOr98~0_combout )))

	.dataa(\CPU0|cpu01_inst|op_code [7]),
	.datab(\CPU0|cpu01_inst|next_state.read16_state~0_combout ),
	.datac(\CPU0|cpu01_inst|state.read8_state~q ),
	.datad(\CPU0|cpu01_inst|WideOr98~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|next_state.read16_state~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|next_state.read16_state~1 .lut_mask = 16'h8000;
defparam \CPU0|cpu01_inst|next_state.read16_state~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y9_N21
dffeas \CPU0|cpu01_inst|state.read16_state (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|next_state.read16_state~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!button_s[3]),
	.sload(gnd),
	.ena(\CPU0|cpu01_inst|state~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|state.read16_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|state.read16_state .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|state.read16_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N24
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector113~1 (
// Equation(s):
// \CPU0|cpu01_inst|Selector113~1_combout  = ((!\CPU0|cpu01_inst|Selector241~4_combout  & (!\CPU0|cpu01_inst|state.immediate16_state~q  & !\CPU0|cpu01_inst|state.read16_state~q ))) # (!\CPU0|cpu01_inst|WideOr132~2_combout )

	.dataa(\CPU0|cpu01_inst|WideOr132~2_combout ),
	.datab(\CPU0|cpu01_inst|Selector241~4_combout ),
	.datac(\CPU0|cpu01_inst|state.immediate16_state~q ),
	.datad(\CPU0|cpu01_inst|state.read16_state~q ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector113~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector113~1 .lut_mask = 16'h5557;
defparam \CPU0|cpu01_inst|Selector113~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N20
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector66~0 (
// Equation(s):
// \CPU0|cpu01_inst|Selector66~0_combout  = (\CPU0|cpu01_inst|Selector173~18_combout  & (((\CPU0|cpu01_inst|op_code[7]~6_combout  & !\CPU0|cpu01_inst|accb_ctrl~0_combout )) # (!\CPU0|cpu01_inst|Selector73~0_combout ))) # 
// (!\CPU0|cpu01_inst|Selector173~18_combout  & (\CPU0|cpu01_inst|op_code[7]~6_combout  & (!\CPU0|cpu01_inst|accb_ctrl~0_combout )))

	.dataa(\CPU0|cpu01_inst|Selector173~18_combout ),
	.datab(\CPU0|cpu01_inst|op_code[7]~6_combout ),
	.datac(\CPU0|cpu01_inst|accb_ctrl~0_combout ),
	.datad(\CPU0|cpu01_inst|Selector73~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector66~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector66~0 .lut_mask = 16'h0CAE;
defparam \CPU0|cpu01_inst|Selector66~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y11_N21
dffeas \CPU0|cpu01_inst|accb[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|Selector66~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|cpu01_inst|accb[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|accb [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|accb[7] .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|accb[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N26
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector157~0 (
// Equation(s):
// \CPU0|cpu01_inst|Selector157~0_combout  = (\CPU0|cpu01_inst|WideNor13~8_combout  & (\CPU0|cpu01_inst|accb [7] & ((\CPU0|cpu01_inst|right_ctrl.accb_right~0_combout )))) # (!\CPU0|cpu01_inst|WideNor13~8_combout  & ((\CPU0|cpu01_inst|md [7]) # 
// ((\CPU0|cpu01_inst|accb [7] & \CPU0|cpu01_inst|right_ctrl.accb_right~0_combout ))))

	.dataa(\CPU0|cpu01_inst|WideNor13~8_combout ),
	.datab(\CPU0|cpu01_inst|accb [7]),
	.datac(\CPU0|cpu01_inst|md [7]),
	.datad(\CPU0|cpu01_inst|right_ctrl.accb_right~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector157~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector157~0 .lut_mask = 16'hDC50;
defparam \CPU0|cpu01_inst|Selector157~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N30
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector173~19 (
// Equation(s):
// \CPU0|cpu01_inst|Selector173~19_combout  = (\CPU0|cpu01_inst|Selector228~0_combout  & (\CPU0|cpu01_inst|Selector157~0_combout  & (\CPU0|cpu01_inst|op_code [7] & \CPU0|cpu01_inst|state.fetch_state~q )))

	.dataa(\CPU0|cpu01_inst|Selector228~0_combout ),
	.datab(\CPU0|cpu01_inst|Selector157~0_combout ),
	.datac(\CPU0|cpu01_inst|op_code [7]),
	.datad(\CPU0|cpu01_inst|state.fetch_state~q ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector173~19_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector173~19 .lut_mask = 16'h8000;
defparam \CPU0|cpu01_inst|Selector173~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N18
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector173~17 (
// Equation(s):
// \CPU0|cpu01_inst|Selector173~17_combout  = ((\CPU0|cpu01_inst|Selector173~19_combout ) # ((\CPU0|cpu01_inst|Selector268~0_combout  & \CPU0|cpu01_inst|Decoder7~5_combout ))) # (!\CPU0|cpu01_inst|Selector173~7_combout )

	.dataa(\CPU0|cpu01_inst|Selector268~0_combout ),
	.datab(\CPU0|cpu01_inst|Decoder7~5_combout ),
	.datac(\CPU0|cpu01_inst|Selector173~7_combout ),
	.datad(\CPU0|cpu01_inst|Selector173~19_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector173~17_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector173~17 .lut_mask = 16'hFF8F;
defparam \CPU0|cpu01_inst|Selector173~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N26
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector235~3 (
// Equation(s):
// \CPU0|cpu01_inst|Selector235~3_combout  = (!\CPU0|cpu01_inst|op_code [6] & (\CPU0|cpu01_inst|state.fetch_state~q  & (\CPU0|cpu01_inst|op_code [7] & \CPU0|cpu01_inst|Decoder7~13_combout )))

	.dataa(\CPU0|cpu01_inst|op_code [6]),
	.datab(\CPU0|cpu01_inst|state.fetch_state~q ),
	.datac(\CPU0|cpu01_inst|op_code [7]),
	.datad(\CPU0|cpu01_inst|Decoder7~13_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector235~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector235~3 .lut_mask = 16'h4000;
defparam \CPU0|cpu01_inst|Selector235~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N22
cycloneive_lcell_comb \CPU0|cpu01_inst|sp[0]~0 (
// Equation(s):
// \CPU0|cpu01_inst|sp[0]~0_combout  = (!\CPU0|hold_s~q  & ((\CPU0|cpu01_inst|Selector235~2_combout ) # ((\CPU0|cpu01_inst|Selector235~3_combout ) # (!\CPU0|cpu01_inst|address~5_combout ))))

	.dataa(\CPU0|cpu01_inst|Selector235~2_combout ),
	.datab(\CPU0|cpu01_inst|address~5_combout ),
	.datac(\CPU0|cpu01_inst|Selector235~3_combout ),
	.datad(\CPU0|hold_s~q ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|sp[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|sp[0]~0 .lut_mask = 16'h00FB;
defparam \CPU0|cpu01_inst|sp[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y10_N25
dffeas \CPU0|cpu01_inst|sp[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|Selector173~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|cpu01_inst|sp[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|sp [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|sp[7] .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|sp[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N4
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector149~0 (
// Equation(s):
// \CPU0|cpu01_inst|Selector149~0_combout  = (\CPU0|cpu01_inst|xreg [7] & ((\CPU0|cpu01_inst|Selector256~3_combout ) # ((\CPU0|cpu01_inst|Selector257~4_combout  & \CPU0|cpu01_inst|sp [7])))) # (!\CPU0|cpu01_inst|xreg [7] & 
// (\CPU0|cpu01_inst|Selector257~4_combout  & ((\CPU0|cpu01_inst|sp [7]))))

	.dataa(\CPU0|cpu01_inst|xreg [7]),
	.datab(\CPU0|cpu01_inst|Selector257~4_combout ),
	.datac(\CPU0|cpu01_inst|Selector256~3_combout ),
	.datad(\CPU0|cpu01_inst|sp [7]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector149~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector149~0 .lut_mask = 16'hECA0;
defparam \CPU0|cpu01_inst|Selector149~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N14
cycloneive_lcell_comb \CPU0|cpu01_inst|right[15]~1 (
// Equation(s):
// \CPU0|cpu01_inst|right[15]~1_combout  = (\CPU0|cpu01_inst|md [15] & !\CPU0|cpu01_inst|WideNor13~8_combout )

	.dataa(\CPU0|cpu01_inst|md [15]),
	.datab(gnd),
	.datac(\CPU0|cpu01_inst|WideNor13~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|right[15]~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|right[15]~1 .lut_mask = 16'h0A0A;
defparam \CPU0|cpu01_inst|right[15]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N16
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector165~9 (
// Equation(s):
// \CPU0|cpu01_inst|Selector165~9_combout  = ((\CPU0|cpu01_inst|right[15]~1_combout  & (\CPU0|cpu01_inst|Selector228~0_combout  & \CPU0|cpu01_inst|Selector278~0_combout ))) # (!\CPU0|cpu01_inst|Selector173~7_combout )

	.dataa(\CPU0|cpu01_inst|Selector173~7_combout ),
	.datab(\CPU0|cpu01_inst|right[15]~1_combout ),
	.datac(\CPU0|cpu01_inst|Selector228~0_combout ),
	.datad(\CPU0|cpu01_inst|Selector278~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector165~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector165~9 .lut_mask = 16'hD555;
defparam \CPU0|cpu01_inst|Selector165~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N16
cycloneive_lcell_comb \CPU0|cpu01_inst|Mux30~0 (
// Equation(s):
// \CPU0|cpu01_inst|Mux30~0_combout  = (\CPU0|cpu01_inst|op_code [4] & \CPU0|cpu01_inst|op_code [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|cpu01_inst|op_code [4]),
	.datad(\CPU0|cpu01_inst|op_code [7]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Mux30~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Mux30~0 .lut_mask = 16'hF000;
defparam \CPU0|cpu01_inst|Mux30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N24
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector242~0 (
// Equation(s):
// \CPU0|cpu01_inst|Selector242~0_combout  = (\CPU0|cpu01_inst|state.decode_state~q  & (((\CPU0|cpu01_inst|op_code [5]) # (!\CPU0|cpu01_inst|Mux30~0_combout )) # (!\CPU0|cpu01_inst|Selector209~1_combout )))

	.dataa(\CPU0|cpu01_inst|Selector209~1_combout ),
	.datab(\CPU0|cpu01_inst|state.decode_state~q ),
	.datac(\CPU0|cpu01_inst|Mux30~0_combout ),
	.datad(\CPU0|cpu01_inst|op_code [5]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector242~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector242~0 .lut_mask = 16'hCC4C;
defparam \CPU0|cpu01_inst|Selector242~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N18
cycloneive_lcell_comb \CPU0|cpu01_inst|WideNor8~0 (
// Equation(s):
// \CPU0|cpu01_inst|WideNor8~0_combout  = (!\CPU0|cpu01_inst|state.read8_state~q  & (!\CPU0|cpu01_inst|state.read16_state~q  & (!\CPU0|cpu01_inst|state.immediate16_state~q  & !\CPU0|cpu01_inst|Selector242~0_combout )))

	.dataa(\CPU0|cpu01_inst|state.read8_state~q ),
	.datab(\CPU0|cpu01_inst|state.read16_state~q ),
	.datac(\CPU0|cpu01_inst|state.immediate16_state~q ),
	.datad(\CPU0|cpu01_inst|Selector242~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|WideNor8~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|WideNor8~0 .lut_mask = 16'h0001;
defparam \CPU0|cpu01_inst|WideNor8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N2
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector117~2 (
// Equation(s):
// \CPU0|cpu01_inst|Selector117~2_combout  = (!\CPU0|cpu01_inst|Selector114~5_combout  & ((\CPU0|cpu01_inst|WideNor8~0_combout  & (\CPU0|cpu01_inst|Selector176~7_combout )) # (!\CPU0|cpu01_inst|WideNor8~0_combout  & ((\CPU0|cpu01_inst|op_code[4]~3_combout 
// )))))

	.dataa(\CPU0|cpu01_inst|Selector114~5_combout ),
	.datab(\CPU0|cpu01_inst|Selector176~7_combout ),
	.datac(\CPU0|cpu01_inst|op_code[4]~3_combout ),
	.datad(\CPU0|cpu01_inst|WideNor8~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector117~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector117~2 .lut_mask = 16'h4450;
defparam \CPU0|cpu01_inst|Selector117~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N26
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector117~3 (
// Equation(s):
// \CPU0|cpu01_inst|Selector117~3_combout  = (\CPU0|cpu01_inst|Selector117~2_combout ) # ((\CPU0|cpu01_inst|md [3] & ((!\CPU0|cpu01_inst|WideOr132~0_combout ) # (!\CPU0|cpu01_inst|WideOr132~1_combout ))))

	.dataa(\CPU0|cpu01_inst|md [3]),
	.datab(\CPU0|cpu01_inst|WideOr132~1_combout ),
	.datac(\CPU0|cpu01_inst|Selector117~2_combout ),
	.datad(\CPU0|cpu01_inst|WideOr132~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector117~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector117~3 .lut_mask = 16'hF2FA;
defparam \CPU0|cpu01_inst|Selector117~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N18
cycloneive_lcell_comb \CPU0|cpu01_inst|WideNor8 (
// Equation(s):
// \CPU0|cpu01_inst|WideNor8~combout  = (((\CPU0|cpu01_inst|Selector241~4_combout ) # (!\CPU0|cpu01_inst|state.reset_state~q )) # (!\CPU0|cpu01_inst|WideNor8~0_combout )) # (!\CPU0|cpu01_inst|WideOr132~2_combout )

	.dataa(\CPU0|cpu01_inst|WideOr132~2_combout ),
	.datab(\CPU0|cpu01_inst|WideNor8~0_combout ),
	.datac(\CPU0|cpu01_inst|Selector241~4_combout ),
	.datad(\CPU0|cpu01_inst|state.reset_state~q ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|WideNor8~combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|WideNor8 .lut_mask = 16'hF7FF;
defparam \CPU0|cpu01_inst|WideNor8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N18
cycloneive_lcell_comb \CPU0|cpu01_inst|md[1]~0 (
// Equation(s):
// \CPU0|cpu01_inst|md[1]~0_combout  = (!\CPU0|hold_s~q  & \CPU0|cpu01_inst|WideNor8~combout )

	.dataa(\CPU0|hold_s~q ),
	.datab(gnd),
	.datac(\CPU0|cpu01_inst|WideNor8~combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|md[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|md[1]~0 .lut_mask = 16'h5050;
defparam \CPU0|cpu01_inst|md[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y12_N27
dffeas \CPU0|cpu01_inst|md[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|Selector117~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|cpu01_inst|md[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|md [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|md[4] .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|md[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N14
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector116~3 (
// Equation(s):
// \CPU0|cpu01_inst|Selector116~3_combout  = (\CPU0|cpu01_inst|Selector116~2_combout ) # ((\CPU0|cpu01_inst|md [4] & ((!\CPU0|cpu01_inst|WideOr132~0_combout ) # (!\CPU0|cpu01_inst|WideOr132~1_combout ))))

	.dataa(\CPU0|cpu01_inst|Selector116~2_combout ),
	.datab(\CPU0|cpu01_inst|md [4]),
	.datac(\CPU0|cpu01_inst|WideOr132~1_combout ),
	.datad(\CPU0|cpu01_inst|WideOr132~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector116~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector116~3 .lut_mask = 16'hAEEE;
defparam \CPU0|cpu01_inst|Selector116~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y12_N15
dffeas \CPU0|cpu01_inst|md[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|Selector116~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|cpu01_inst|md[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|md [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|md[5] .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|md[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N28
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector115~3 (
// Equation(s):
// \CPU0|cpu01_inst|Selector115~3_combout  = (\CPU0|cpu01_inst|Selector115~2_combout ) # ((\CPU0|cpu01_inst|md [5] & ((!\CPU0|cpu01_inst|WideOr132~0_combout ) # (!\CPU0|cpu01_inst|WideOr132~1_combout ))))

	.dataa(\CPU0|cpu01_inst|Selector115~2_combout ),
	.datab(\CPU0|cpu01_inst|md [5]),
	.datac(\CPU0|cpu01_inst|WideOr132~1_combout ),
	.datad(\CPU0|cpu01_inst|WideOr132~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector115~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector115~3 .lut_mask = 16'hAEEE;
defparam \CPU0|cpu01_inst|Selector115~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y12_N29
dffeas \CPU0|cpu01_inst|md[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|Selector115~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|cpu01_inst|md[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|md [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|md[6] .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|md[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N28
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector111~1 (
// Equation(s):
// \CPU0|cpu01_inst|Selector111~1_combout  = (\CPU0|cpu01_inst|Selector111~0_combout  & (((!\CPU0|cpu01_inst|WideOr132~2_combout  & \CPU0|cpu01_inst|md [9])) # (!\CPU0|cpu01_inst|Selector113~1_combout ))) # (!\CPU0|cpu01_inst|Selector111~0_combout  & 
// (((!\CPU0|cpu01_inst|WideOr132~2_combout  & \CPU0|cpu01_inst|md [9]))))

	.dataa(\CPU0|cpu01_inst|Selector111~0_combout ),
	.datab(\CPU0|cpu01_inst|Selector113~1_combout ),
	.datac(\CPU0|cpu01_inst|WideOr132~2_combout ),
	.datad(\CPU0|cpu01_inst|md [9]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector111~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector111~1 .lut_mask = 16'h2F22;
defparam \CPU0|cpu01_inst|Selector111~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y12_N29
dffeas \CPU0|cpu01_inst|md[10] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|Selector111~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|cpu01_inst|md[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|md [10]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|md[10] .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|md[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N2
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector110~1 (
// Equation(s):
// \CPU0|cpu01_inst|Selector110~1_combout  = (\CPU0|cpu01_inst|Selector110~0_combout  & (((!\CPU0|cpu01_inst|WideOr132~2_combout  & \CPU0|cpu01_inst|md [10])) # (!\CPU0|cpu01_inst|Selector113~1_combout ))) # (!\CPU0|cpu01_inst|Selector110~0_combout  & 
// (((!\CPU0|cpu01_inst|WideOr132~2_combout  & \CPU0|cpu01_inst|md [10]))))

	.dataa(\CPU0|cpu01_inst|Selector110~0_combout ),
	.datab(\CPU0|cpu01_inst|Selector113~1_combout ),
	.datac(\CPU0|cpu01_inst|WideOr132~2_combout ),
	.datad(\CPU0|cpu01_inst|md [10]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector110~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector110~1 .lut_mask = 16'h2F22;
defparam \CPU0|cpu01_inst|Selector110~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y12_N3
dffeas \CPU0|cpu01_inst|md[11] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|Selector110~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|cpu01_inst|md[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|md [11]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|md[11] .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|md[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N8
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector109~1 (
// Equation(s):
// \CPU0|cpu01_inst|Selector109~1_combout  = (\CPU0|cpu01_inst|Selector109~0_combout  & (((\CPU0|cpu01_inst|md [11] & !\CPU0|cpu01_inst|WideOr132~2_combout )) # (!\CPU0|cpu01_inst|Selector113~1_combout ))) # (!\CPU0|cpu01_inst|Selector109~0_combout  & 
// (\CPU0|cpu01_inst|md [11] & (!\CPU0|cpu01_inst|WideOr132~2_combout )))

	.dataa(\CPU0|cpu01_inst|Selector109~0_combout ),
	.datab(\CPU0|cpu01_inst|md [11]),
	.datac(\CPU0|cpu01_inst|WideOr132~2_combout ),
	.datad(\CPU0|cpu01_inst|Selector113~1_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector109~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector109~1 .lut_mask = 16'h0CAE;
defparam \CPU0|cpu01_inst|Selector109~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y12_N9
dffeas \CPU0|cpu01_inst|md[12] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|Selector109~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|cpu01_inst|md[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|md [12]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|md[12] .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|md[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N0
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector108~0 (
// Equation(s):
// \CPU0|cpu01_inst|Selector108~0_combout  = (\CPU0|cpu01_inst|state.read16_state~q  & (\CPU0|cpu01_inst|md [5])) # (!\CPU0|cpu01_inst|state.read16_state~q  & ((\CPU0|cpu01_inst|state.immediate16_state~q  & (\CPU0|cpu01_inst|md [5])) # 
// (!\CPU0|cpu01_inst|state.immediate16_state~q  & ((\CPU0|cpu01_inst|Selector167~8_combout )))))

	.dataa(\CPU0|cpu01_inst|md [5]),
	.datab(\CPU0|cpu01_inst|state.read16_state~q ),
	.datac(\CPU0|cpu01_inst|Selector167~8_combout ),
	.datad(\CPU0|cpu01_inst|state.immediate16_state~q ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector108~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector108~0 .lut_mask = 16'hAAB8;
defparam \CPU0|cpu01_inst|Selector108~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N22
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector108~1 (
// Equation(s):
// \CPU0|cpu01_inst|Selector108~1_combout  = (\CPU0|cpu01_inst|WideOr132~2_combout  & (((\CPU0|cpu01_inst|Selector108~0_combout  & !\CPU0|cpu01_inst|Selector113~1_combout )))) # (!\CPU0|cpu01_inst|WideOr132~2_combout  & ((\CPU0|cpu01_inst|md [12]) # 
// ((\CPU0|cpu01_inst|Selector108~0_combout  & !\CPU0|cpu01_inst|Selector113~1_combout ))))

	.dataa(\CPU0|cpu01_inst|WideOr132~2_combout ),
	.datab(\CPU0|cpu01_inst|md [12]),
	.datac(\CPU0|cpu01_inst|Selector108~0_combout ),
	.datad(\CPU0|cpu01_inst|Selector113~1_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector108~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector108~1 .lut_mask = 16'h44F4;
defparam \CPU0|cpu01_inst|Selector108~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y12_N23
dffeas \CPU0|cpu01_inst|md[13] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|Selector108~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|cpu01_inst|md[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|md [13]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|md[13] .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|md[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N8
cycloneive_lcell_comb \CPU0|cpu01_inst|Decoder7~0 (
// Equation(s):
// \CPU0|cpu01_inst|Decoder7~0_combout  = (!\CPU0|cpu01_inst|op_code [2] & (\CPU0|cpu01_inst|op_code [3] & (!\CPU0|cpu01_inst|op_code [0] & !\CPU0|cpu01_inst|op_code [1])))

	.dataa(\CPU0|cpu01_inst|op_code [2]),
	.datab(\CPU0|cpu01_inst|op_code [3]),
	.datac(\CPU0|cpu01_inst|op_code [0]),
	.datad(\CPU0|cpu01_inst|op_code [1]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Decoder7~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Decoder7~0 .lut_mask = 16'h0004;
defparam \CPU0|cpu01_inst|Decoder7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N28
cycloneive_lcell_comb \CPU0|cpu01_inst|alu_ctrl.alu_eor~2 (
// Equation(s):
// \CPU0|cpu01_inst|alu_ctrl.alu_eor~2_combout  = (\CPU0|cpu01_inst|state.fetch_state~q  & (\CPU0|cpu01_inst|op_code [7] & \CPU0|cpu01_inst|Decoder7~0_combout ))

	.dataa(gnd),
	.datab(\CPU0|cpu01_inst|state.fetch_state~q ),
	.datac(\CPU0|cpu01_inst|op_code [7]),
	.datad(\CPU0|cpu01_inst|Decoder7~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|alu_ctrl.alu_eor~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|alu_ctrl.alu_eor~2 .lut_mask = 16'hC000;
defparam \CPU0|cpu01_inst|alu_ctrl.alu_eor~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N2
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector167~9 (
// Equation(s):
// \CPU0|cpu01_inst|Selector167~9_combout  = (\CPU0|cpu01_inst|alu_ctrl.alu_eor~2_combout  & (\CPU0|cpu01_inst|Selector143~combout  $ (((!\CPU0|cpu01_inst|WideNor13~8_combout  & \CPU0|cpu01_inst|md [13])))))

	.dataa(\CPU0|cpu01_inst|WideNor13~8_combout ),
	.datab(\CPU0|cpu01_inst|Selector143~combout ),
	.datac(\CPU0|cpu01_inst|md [13]),
	.datad(\CPU0|cpu01_inst|alu_ctrl.alu_eor~2_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector167~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector167~9 .lut_mask = 16'h9C00;
defparam \CPU0|cpu01_inst|Selector167~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N0
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector167~7 (
// Equation(s):
// \CPU0|cpu01_inst|Selector167~7_combout  = ((\CPU0|cpu01_inst|right[13]~3_combout  & (\CPU0|cpu01_inst|Selector228~0_combout  & \CPU0|cpu01_inst|Selector278~0_combout ))) # (!\CPU0|cpu01_inst|Selector173~7_combout )

	.dataa(\CPU0|cpu01_inst|right[13]~3_combout ),
	.datab(\CPU0|cpu01_inst|Selector228~0_combout ),
	.datac(\CPU0|cpu01_inst|Selector173~7_combout ),
	.datad(\CPU0|cpu01_inst|Selector278~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector167~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector167~7 .lut_mask = 16'h8F0F;
defparam \CPU0|cpu01_inst|Selector167~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N16
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector167~8 (
// Equation(s):
// \CPU0|cpu01_inst|Selector167~8_combout  = (\CPU0|cpu01_inst|Selector167~6_combout ) # ((\CPU0|cpu01_inst|Selector167~9_combout ) # ((\CPU0|cpu01_inst|Selector167~7_combout  & \CPU0|cpu01_inst|Selector143~combout )))

	.dataa(\CPU0|cpu01_inst|Selector167~6_combout ),
	.datab(\CPU0|cpu01_inst|Selector167~9_combout ),
	.datac(\CPU0|cpu01_inst|Selector167~7_combout ),
	.datad(\CPU0|cpu01_inst|Selector143~combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector167~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector167~8 .lut_mask = 16'hFEEE;
defparam \CPU0|cpu01_inst|Selector167~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N4
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector76~0 (
// Equation(s):
// \CPU0|cpu01_inst|Selector76~0_combout  = (\CPU0|cpu01_inst|ix_ctrl~1_combout  & (\CPU0|cpu01_inst|Selector232~3_combout  & (\CPU0|cpu01_inst|Selector167~8_combout ))) # (!\CPU0|cpu01_inst|ix_ctrl~1_combout  & (((\CPU0|cpu01_inst|op_code[5]~4_combout ))))

	.dataa(\CPU0|cpu01_inst|Selector232~3_combout ),
	.datab(\CPU0|cpu01_inst|Selector167~8_combout ),
	.datac(\CPU0|cpu01_inst|ix_ctrl~1_combout ),
	.datad(\CPU0|cpu01_inst|op_code[5]~4_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector76~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector76~0 .lut_mask = 16'h8F80;
defparam \CPU0|cpu01_inst|Selector76~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N14
cycloneive_lcell_comb \CPU0|cpu01_inst|xreg[8]~0 (
// Equation(s):
// \CPU0|cpu01_inst|xreg[8]~0_combout  = (!\CPU0|hold_s~q  & (\CPU0|cpu01_inst|ix_ctrl~0_combout  & ((!\CPU0|cpu01_inst|WideNor6~0_combout ) # (!\CPU0|cpu01_inst|ix_ctrl~1_combout ))))

	.dataa(\CPU0|hold_s~q ),
	.datab(\CPU0|cpu01_inst|ix_ctrl~1_combout ),
	.datac(\CPU0|cpu01_inst|ix_ctrl~0_combout ),
	.datad(\CPU0|cpu01_inst|WideNor6~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|xreg[8]~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|xreg[8]~0 .lut_mask = 16'h1050;
defparam \CPU0|cpu01_inst|xreg[8]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y13_N5
dffeas \CPU0|cpu01_inst|xreg[13] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|Selector76~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|cpu01_inst|xreg[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|xreg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|xreg[13] .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|xreg[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y14_N17
dffeas \CPU0|cpu01_inst|sp[13] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|Selector167~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|cpu01_inst|sp[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|sp [13]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|sp[13] .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|sp[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N10
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector143~0 (
// Equation(s):
// \CPU0|cpu01_inst|Selector143~0_combout  = (\CPU0|cpu01_inst|Selector147~1_combout  & ((\CPU0|cpu01_inst|Selector147~0_combout  & ((\CPU0|cpu01_inst|md [13]))) # (!\CPU0|cpu01_inst|Selector147~0_combout  & (\CPU0|cpu01_inst|sp [13])))) # 
// (!\CPU0|cpu01_inst|Selector147~1_combout  & (((\CPU0|cpu01_inst|Selector147~0_combout ))))

	.dataa(\CPU0|cpu01_inst|Selector147~1_combout ),
	.datab(\CPU0|cpu01_inst|sp [13]),
	.datac(\CPU0|cpu01_inst|md [13]),
	.datad(\CPU0|cpu01_inst|Selector147~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector143~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector143~0 .lut_mask = 16'hF588;
defparam \CPU0|cpu01_inst|Selector143~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N28
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector143 (
// Equation(s):
// \CPU0|cpu01_inst|Selector143~combout  = (\CPU0|cpu01_inst|Selector147~2_combout  & ((\CPU0|cpu01_inst|Selector143~0_combout  & ((\CPU0|cpu01_inst|xreg [13]))) # (!\CPU0|cpu01_inst|Selector143~0_combout  & (\CPU0|cpu01_inst|acca [5])))) # 
// (!\CPU0|cpu01_inst|Selector147~2_combout  & (((\CPU0|cpu01_inst|Selector143~0_combout ))))

	.dataa(\CPU0|cpu01_inst|acca [5]),
	.datab(\CPU0|cpu01_inst|Selector147~2_combout ),
	.datac(\CPU0|cpu01_inst|xreg [13]),
	.datad(\CPU0|cpu01_inst|Selector143~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector143~combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector143 .lut_mask = 16'hF388;
defparam \CPU0|cpu01_inst|Selector143 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N2
cycloneive_lcell_comb \CPU0|cpu01_inst|WideOr12~2 (
// Equation(s):
// \CPU0|cpu01_inst|WideOr12~2_combout  = (\CPU0|cpu01_inst|Decoder7~0_combout  & (!\CPU0|cpu01_inst|Selector265~0_combout  & ((!\CPU0|cpu01_inst|Selector241~0_combout )))) # (!\CPU0|cpu01_inst|Decoder7~0_combout  & (((!\CPU0|cpu01_inst|Selector265~0_combout 
//  & !\CPU0|cpu01_inst|Selector241~0_combout )) # (!\CPU0|cpu01_inst|Decoder7~8_combout )))

	.dataa(\CPU0|cpu01_inst|Decoder7~0_combout ),
	.datab(\CPU0|cpu01_inst|Selector265~0_combout ),
	.datac(\CPU0|cpu01_inst|Decoder7~8_combout ),
	.datad(\CPU0|cpu01_inst|Selector241~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|WideOr12~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|WideOr12~2 .lut_mask = 16'h0537;
defparam \CPU0|cpu01_inst|WideOr12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N2
cycloneive_lcell_comb \CPU0|cpu01_inst|WideOr12 (
// Equation(s):
// \CPU0|cpu01_inst|WideOr12~combout  = ((\CPU0|cpu01_inst|Decoder8~0_combout  & (\CPU0|cpu01_inst|Decoder7~14_combout  & \CPU0|cpu01_inst|state.decode_state~q ))) # (!\CPU0|cpu01_inst|WideOr12~2_combout )

	.dataa(\CPU0|cpu01_inst|Decoder8~0_combout ),
	.datab(\CPU0|cpu01_inst|WideOr12~2_combout ),
	.datac(\CPU0|cpu01_inst|Decoder7~14_combout ),
	.datad(\CPU0|cpu01_inst|state.decode_state~q ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|WideOr12~combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|WideOr12 .lut_mask = 16'hB333;
defparam \CPU0|cpu01_inst|WideOr12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N26
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector166~2 (
// Equation(s):
// \CPU0|cpu01_inst|Selector166~2_combout  = (\CPU0|cpu01_inst|Selector142~combout  & (\CPU0|cpu01_inst|Selector143~combout  & (\CPU0|cpu01_inst|WideOr12~combout ))) # (!\CPU0|cpu01_inst|Selector142~combout  & ((\CPU0|cpu01_inst|Selector270~0_combout ) # 
// ((\CPU0|cpu01_inst|Selector143~combout  & \CPU0|cpu01_inst|WideOr12~combout ))))

	.dataa(\CPU0|cpu01_inst|Selector142~combout ),
	.datab(\CPU0|cpu01_inst|Selector143~combout ),
	.datac(\CPU0|cpu01_inst|WideOr12~combout ),
	.datad(\CPU0|cpu01_inst|Selector270~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector166~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector166~2 .lut_mask = 16'hD5C0;
defparam \CPU0|cpu01_inst|Selector166~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N22
cycloneive_lcell_comb \CPU0|cpu01_inst|out_alu~2 (
// Equation(s):
// \CPU0|cpu01_inst|out_alu~2_combout  = (\CPU0|cpu01_inst|Decoder7~6_combout  & ((\CPU0|cpu01_inst|Selector268~0_combout ) # ((\CPU0|cpu01_inst|state.decode_state~q  & \CPU0|cpu01_inst|Decoder8~0_combout ))))

	.dataa(\CPU0|cpu01_inst|Selector268~0_combout ),
	.datab(\CPU0|cpu01_inst|state.decode_state~q ),
	.datac(\CPU0|cpu01_inst|Decoder8~0_combout ),
	.datad(\CPU0|cpu01_inst|Decoder7~6_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|out_alu~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|out_alu~2 .lut_mask = 16'hEA00;
defparam \CPU0|cpu01_inst|out_alu~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N0
cycloneive_lcell_comb \CPU0|cpu01_inst|Decoder7~7 (
// Equation(s):
// \CPU0|cpu01_inst|Decoder7~7_combout  = (!\CPU0|cpu01_inst|op_code [2] & (!\CPU0|cpu01_inst|op_code [0] & (!\CPU0|cpu01_inst|op_code [3] & !\CPU0|cpu01_inst|op_code [1])))

	.dataa(\CPU0|cpu01_inst|op_code [2]),
	.datab(\CPU0|cpu01_inst|op_code [0]),
	.datac(\CPU0|cpu01_inst|op_code [3]),
	.datad(\CPU0|cpu01_inst|op_code [1]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Decoder7~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Decoder7~7 .lut_mask = 16'h0001;
defparam \CPU0|cpu01_inst|Decoder7~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N14
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector269~0 (
// Equation(s):
// \CPU0|cpu01_inst|Selector269~0_combout  = (\CPU0|cpu01_inst|Decoder7~7_combout  & ((\CPU0|cpu01_inst|Selector265~0_combout ) # (\CPU0|cpu01_inst|Selector241~0_combout )))

	.dataa(\CPU0|cpu01_inst|Selector265~0_combout ),
	.datab(gnd),
	.datac(\CPU0|cpu01_inst|Decoder7~7_combout ),
	.datad(\CPU0|cpu01_inst|Selector241~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector269~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector269~0 .lut_mask = 16'hF0A0;
defparam \CPU0|cpu01_inst|Selector269~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N18
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector147~1 (
// Equation(s):
// \CPU0|cpu01_inst|Selector147~1_combout  = (\CPU0|cpu01_inst|Selector257~4_combout ) # ((!\CPU0|cpu01_inst|Selector253~9_combout  & (\CPU0|cpu01_inst|WideNor12~0_combout  & !\CPU0|cpu01_inst|Selector256~3_combout )))

	.dataa(\CPU0|cpu01_inst|Selector253~9_combout ),
	.datab(\CPU0|cpu01_inst|Selector257~4_combout ),
	.datac(\CPU0|cpu01_inst|WideNor12~0_combout ),
	.datad(\CPU0|cpu01_inst|Selector256~3_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector147~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector147~1 .lut_mask = 16'hCCDC;
defparam \CPU0|cpu01_inst|Selector147~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N12
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector142~0 (
// Equation(s):
// \CPU0|cpu01_inst|Selector142~0_combout  = (\CPU0|cpu01_inst|Selector147~0_combout  & (((\CPU0|cpu01_inst|md [14]) # (!\CPU0|cpu01_inst|Selector147~1_combout )))) # (!\CPU0|cpu01_inst|Selector147~0_combout  & (\CPU0|cpu01_inst|sp [14] & 
// (\CPU0|cpu01_inst|Selector147~1_combout )))

	.dataa(\CPU0|cpu01_inst|sp [14]),
	.datab(\CPU0|cpu01_inst|Selector147~0_combout ),
	.datac(\CPU0|cpu01_inst|Selector147~1_combout ),
	.datad(\CPU0|cpu01_inst|md [14]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector142~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector142~0 .lut_mask = 16'hEC2C;
defparam \CPU0|cpu01_inst|Selector142~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N16
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector59~3 (
// Equation(s):
// \CPU0|cpu01_inst|Selector59~3_combout  = (\CPU0|cpu01_inst|Selector59~2_combout ) # ((\CPU0|cpu01_inst|op_code[6]~5_combout  & ((\CPU0|cpu01_inst|state.pula_state~q ) # (\CPU0|cpu01_inst|state.rti_acca_state~q ))))

	.dataa(\CPU0|cpu01_inst|Selector59~2_combout ),
	.datab(\CPU0|cpu01_inst|state.pula_state~q ),
	.datac(\CPU0|cpu01_inst|state.rti_acca_state~q ),
	.datad(\CPU0|cpu01_inst|op_code[6]~5_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector59~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector59~3 .lut_mask = 16'hFEAA;
defparam \CPU0|cpu01_inst|Selector59~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y13_N17
dffeas \CPU0|cpu01_inst|acca[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|Selector59~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|cpu01_inst|acca[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|acca [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|acca[6] .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|acca[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N12
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector142 (
// Equation(s):
// \CPU0|cpu01_inst|Selector142~combout  = (\CPU0|cpu01_inst|Selector147~2_combout  & ((\CPU0|cpu01_inst|Selector142~0_combout  & (\CPU0|cpu01_inst|xreg [14])) # (!\CPU0|cpu01_inst|Selector142~0_combout  & ((\CPU0|cpu01_inst|acca [6]))))) # 
// (!\CPU0|cpu01_inst|Selector147~2_combout  & (((\CPU0|cpu01_inst|Selector142~0_combout ))))

	.dataa(\CPU0|cpu01_inst|xreg [14]),
	.datab(\CPU0|cpu01_inst|Selector147~2_combout ),
	.datac(\CPU0|cpu01_inst|Selector142~0_combout ),
	.datad(\CPU0|cpu01_inst|acca [6]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector142~combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector142 .lut_mask = 16'hBCB0;
defparam \CPU0|cpu01_inst|Selector142 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y15_N17
dffeas \CPU0|cpu01_inst|sp[9] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|Selector171~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|cpu01_inst|sp[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|sp [9]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|sp[9] .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|sp[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N14
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector147~3 (
// Equation(s):
// \CPU0|cpu01_inst|Selector147~3_combout  = (\CPU0|cpu01_inst|Selector147~1_combout  & ((\CPU0|cpu01_inst|Selector147~0_combout  & (\CPU0|cpu01_inst|md [9])) # (!\CPU0|cpu01_inst|Selector147~0_combout  & ((\CPU0|cpu01_inst|sp [9]))))) # 
// (!\CPU0|cpu01_inst|Selector147~1_combout  & (((\CPU0|cpu01_inst|Selector147~0_combout ))))

	.dataa(\CPU0|cpu01_inst|md [9]),
	.datab(\CPU0|cpu01_inst|Selector147~1_combout ),
	.datac(\CPU0|cpu01_inst|Selector147~0_combout ),
	.datad(\CPU0|cpu01_inst|sp [9]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector147~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector147~3 .lut_mask = 16'hBCB0;
defparam \CPU0|cpu01_inst|Selector147~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N28
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector80~0 (
// Equation(s):
// \CPU0|cpu01_inst|Selector80~0_combout  = (\CPU0|cpu01_inst|ix_ctrl~1_combout  & (\CPU0|cpu01_inst|Selector232~3_combout  & ((\CPU0|cpu01_inst|Selector171~8_combout )))) # (!\CPU0|cpu01_inst|ix_ctrl~1_combout  & (((\CPU0|cpu01_inst|op_code[1]~0_combout 
// ))))

	.dataa(\CPU0|cpu01_inst|Selector232~3_combout ),
	.datab(\CPU0|cpu01_inst|op_code[1]~0_combout ),
	.datac(\CPU0|cpu01_inst|ix_ctrl~1_combout ),
	.datad(\CPU0|cpu01_inst|Selector171~8_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector80~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector80~0 .lut_mask = 16'hAC0C;
defparam \CPU0|cpu01_inst|Selector80~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y15_N29
dffeas \CPU0|cpu01_inst|xreg[9] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|Selector80~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|cpu01_inst|xreg[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|xreg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|xreg[9] .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|xreg[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N0
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector147 (
// Equation(s):
// \CPU0|cpu01_inst|Selector147~combout  = (\CPU0|cpu01_inst|Selector147~3_combout  & (((\CPU0|cpu01_inst|xreg [9]) # (!\CPU0|cpu01_inst|Selector147~2_combout )))) # (!\CPU0|cpu01_inst|Selector147~3_combout  & (\CPU0|cpu01_inst|acca [1] & 
// (\CPU0|cpu01_inst|Selector147~2_combout )))

	.dataa(\CPU0|cpu01_inst|acca [1]),
	.datab(\CPU0|cpu01_inst|Selector147~3_combout ),
	.datac(\CPU0|cpu01_inst|Selector147~2_combout ),
	.datad(\CPU0|cpu01_inst|xreg [9]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector147~combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector147 .lut_mask = 16'hEC2C;
defparam \CPU0|cpu01_inst|Selector147 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N10
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector83~0 (
// Equation(s):
// \CPU0|cpu01_inst|Selector83~0_combout  = (\CPU0|cpu01_inst|ix_ctrl~0_combout  & (\CPU0|cpu01_inst|Selector174~7_combout  & ((\CPU0|cpu01_inst|Selector232~3_combout )))) # (!\CPU0|cpu01_inst|ix_ctrl~0_combout  & (((\CPU0|cpu01_inst|op_code[6]~5_combout 
// ))))

	.dataa(\CPU0|cpu01_inst|Selector174~7_combout ),
	.datab(\CPU0|cpu01_inst|op_code[6]~5_combout ),
	.datac(\CPU0|cpu01_inst|Selector232~3_combout ),
	.datad(\CPU0|cpu01_inst|ix_ctrl~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector83~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector83~0 .lut_mask = 16'hA0CC;
defparam \CPU0|cpu01_inst|Selector83~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y12_N11
dffeas \CPU0|cpu01_inst|xreg[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|Selector83~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|cpu01_inst|xreg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|xreg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|xreg[6] .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|xreg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N28
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector174~0 (
// Equation(s):
// \CPU0|cpu01_inst|Selector174~0_combout  = (\CPU0|cpu01_inst|Selector173~4_combout ) # ((\CPU0|cpu01_inst|Selector278~0_combout  & (\CPU0|cpu01_inst|Selector150~2_combout  & \CPU0|cpu01_inst|Selector228~0_combout )))

	.dataa(\CPU0|cpu01_inst|Selector278~0_combout ),
	.datab(\CPU0|cpu01_inst|Selector173~4_combout ),
	.datac(\CPU0|cpu01_inst|Selector150~2_combout ),
	.datad(\CPU0|cpu01_inst|Selector228~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector174~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector174~0 .lut_mask = 16'hECCC;
defparam \CPU0|cpu01_inst|Selector174~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N22
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector67~0 (
// Equation(s):
// \CPU0|cpu01_inst|Selector67~0_combout  = (\CPU0|cpu01_inst|op_code[6]~5_combout  & (((\CPU0|cpu01_inst|Selector174~7_combout  & !\CPU0|cpu01_inst|Selector73~0_combout )) # (!\CPU0|cpu01_inst|accb_ctrl~0_combout ))) # 
// (!\CPU0|cpu01_inst|op_code[6]~5_combout  & (((\CPU0|cpu01_inst|Selector174~7_combout  & !\CPU0|cpu01_inst|Selector73~0_combout ))))

	.dataa(\CPU0|cpu01_inst|op_code[6]~5_combout ),
	.datab(\CPU0|cpu01_inst|accb_ctrl~0_combout ),
	.datac(\CPU0|cpu01_inst|Selector174~7_combout ),
	.datad(\CPU0|cpu01_inst|Selector73~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector67~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector67~0 .lut_mask = 16'h22F2;
defparam \CPU0|cpu01_inst|Selector67~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y11_N23
dffeas \CPU0|cpu01_inst|accb[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|Selector67~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|cpu01_inst|accb[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|accb [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|accb[6] .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|accb[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N14
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector158~0 (
// Equation(s):
// \CPU0|cpu01_inst|Selector158~0_combout  = (\CPU0|cpu01_inst|right_ctrl.accb_right~0_combout  & ((\CPU0|cpu01_inst|accb [6]) # ((\CPU0|cpu01_inst|md [6] & !\CPU0|cpu01_inst|WideNor13~8_combout )))) # (!\CPU0|cpu01_inst|right_ctrl.accb_right~0_combout  & 
// (\CPU0|cpu01_inst|md [6] & ((!\CPU0|cpu01_inst|WideNor13~8_combout ))))

	.dataa(\CPU0|cpu01_inst|right_ctrl.accb_right~0_combout ),
	.datab(\CPU0|cpu01_inst|md [6]),
	.datac(\CPU0|cpu01_inst|accb [6]),
	.datad(\CPU0|cpu01_inst|WideNor13~8_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector158~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector158~0 .lut_mask = 16'hA0EC;
defparam \CPU0|cpu01_inst|Selector158~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N8
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector174~1 (
// Equation(s):
// \CPU0|cpu01_inst|Selector174~1_combout  = (\CPU0|cpu01_inst|Selector158~0_combout  & ((\CPU0|cpu01_inst|Selector174~0_combout ) # ((\CPU0|cpu01_inst|alu_ctrl.alu_eor~2_combout  & !\CPU0|cpu01_inst|Selector150~2_combout )))) # 
// (!\CPU0|cpu01_inst|Selector158~0_combout  & (\CPU0|cpu01_inst|alu_ctrl.alu_eor~2_combout  & ((\CPU0|cpu01_inst|Selector150~2_combout ))))

	.dataa(\CPU0|cpu01_inst|alu_ctrl.alu_eor~2_combout ),
	.datab(\CPU0|cpu01_inst|Selector174~0_combout ),
	.datac(\CPU0|cpu01_inst|Selector158~0_combout ),
	.datad(\CPU0|cpu01_inst|Selector150~2_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector174~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector174~1 .lut_mask = 16'hCAE0;
defparam \CPU0|cpu01_inst|Selector174~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N12
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector174~2 (
// Equation(s):
// \CPU0|cpu01_inst|Selector174~2_combout  = (\CPU0|cpu01_inst|Selector174~1_combout ) # ((\CPU0|cpu01_inst|Selector150~2_combout  & (!\CPU0|cpu01_inst|Selector173~7_combout )) # (!\CPU0|cpu01_inst|Selector150~2_combout  & 
// ((\CPU0|cpu01_inst|Selector270~0_combout ))))

	.dataa(\CPU0|cpu01_inst|Selector150~2_combout ),
	.datab(\CPU0|cpu01_inst|Selector174~1_combout ),
	.datac(\CPU0|cpu01_inst|Selector173~7_combout ),
	.datad(\CPU0|cpu01_inst|Selector270~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector174~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector174~2 .lut_mask = 16'hDFCE;
defparam \CPU0|cpu01_inst|Selector174~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N20
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector160~0 (
// Equation(s):
// \CPU0|cpu01_inst|Selector160~0_combout  = (\CPU0|cpu01_inst|md [4] & (((\CPU0|cpu01_inst|accb [4] & \CPU0|cpu01_inst|right_ctrl.accb_right~0_combout )) # (!\CPU0|cpu01_inst|WideNor13~8_combout ))) # (!\CPU0|cpu01_inst|md [4] & (((\CPU0|cpu01_inst|accb [4] 
// & \CPU0|cpu01_inst|right_ctrl.accb_right~0_combout ))))

	.dataa(\CPU0|cpu01_inst|md [4]),
	.datab(\CPU0|cpu01_inst|WideNor13~8_combout ),
	.datac(\CPU0|cpu01_inst|accb [4]),
	.datad(\CPU0|cpu01_inst|right_ctrl.accb_right~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector160~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector160~0 .lut_mask = 16'hF222;
defparam \CPU0|cpu01_inst|Selector160~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N0
cycloneive_lcell_comb \CPU0|cpu01_inst|Add6~0 (
// Equation(s):
// \CPU0|cpu01_inst|Add6~0_combout  = (\CPU0|cpu01_inst|Selector156~2_combout  & (\CPU0|cpu01_inst|Selector164~1_combout  $ (VCC))) # (!\CPU0|cpu01_inst|Selector156~2_combout  & ((\CPU0|cpu01_inst|Selector164~1_combout ) # (GND)))
// \CPU0|cpu01_inst|Add6~1  = CARRY((\CPU0|cpu01_inst|Selector164~1_combout ) # (!\CPU0|cpu01_inst|Selector156~2_combout ))

	.dataa(\CPU0|cpu01_inst|Selector156~2_combout ),
	.datab(\CPU0|cpu01_inst|Selector164~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Add6~0_combout ),
	.cout(\CPU0|cpu01_inst|Add6~1 ));
// synopsys translate_off
defparam \CPU0|cpu01_inst|Add6~0 .lut_mask = 16'h66DD;
defparam \CPU0|cpu01_inst|Add6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N2
cycloneive_lcell_comb \CPU0|cpu01_inst|Add6~2 (
// Equation(s):
// \CPU0|cpu01_inst|Add6~2_combout  = (\CPU0|cpu01_inst|Selector163~0_combout  & ((\CPU0|cpu01_inst|Selector155~2_combout  & (!\CPU0|cpu01_inst|Add6~1 )) # (!\CPU0|cpu01_inst|Selector155~2_combout  & (\CPU0|cpu01_inst|Add6~1  & VCC)))) # 
// (!\CPU0|cpu01_inst|Selector163~0_combout  & ((\CPU0|cpu01_inst|Selector155~2_combout  & ((\CPU0|cpu01_inst|Add6~1 ) # (GND))) # (!\CPU0|cpu01_inst|Selector155~2_combout  & (!\CPU0|cpu01_inst|Add6~1 ))))
// \CPU0|cpu01_inst|Add6~3  = CARRY((\CPU0|cpu01_inst|Selector163~0_combout  & (\CPU0|cpu01_inst|Selector155~2_combout  & !\CPU0|cpu01_inst|Add6~1 )) # (!\CPU0|cpu01_inst|Selector163~0_combout  & ((\CPU0|cpu01_inst|Selector155~2_combout ) # 
// (!\CPU0|cpu01_inst|Add6~1 ))))

	.dataa(\CPU0|cpu01_inst|Selector163~0_combout ),
	.datab(\CPU0|cpu01_inst|Selector155~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU0|cpu01_inst|Add6~1 ),
	.combout(\CPU0|cpu01_inst|Add6~2_combout ),
	.cout(\CPU0|cpu01_inst|Add6~3 ));
// synopsys translate_off
defparam \CPU0|cpu01_inst|Add6~2 .lut_mask = 16'h694D;
defparam \CPU0|cpu01_inst|Add6~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N4
cycloneive_lcell_comb \CPU0|cpu01_inst|Add6~4 (
// Equation(s):
// \CPU0|cpu01_inst|Add6~4_combout  = ((\CPU0|cpu01_inst|Selector162~0_combout  $ (\CPU0|cpu01_inst|Selector154~2_combout  $ (\CPU0|cpu01_inst|Add6~3 )))) # (GND)
// \CPU0|cpu01_inst|Add6~5  = CARRY((\CPU0|cpu01_inst|Selector162~0_combout  & ((!\CPU0|cpu01_inst|Add6~3 ) # (!\CPU0|cpu01_inst|Selector154~2_combout ))) # (!\CPU0|cpu01_inst|Selector162~0_combout  & (!\CPU0|cpu01_inst|Selector154~2_combout  & 
// !\CPU0|cpu01_inst|Add6~3 )))

	.dataa(\CPU0|cpu01_inst|Selector162~0_combout ),
	.datab(\CPU0|cpu01_inst|Selector154~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU0|cpu01_inst|Add6~3 ),
	.combout(\CPU0|cpu01_inst|Add6~4_combout ),
	.cout(\CPU0|cpu01_inst|Add6~5 ));
// synopsys translate_off
defparam \CPU0|cpu01_inst|Add6~4 .lut_mask = 16'h962B;
defparam \CPU0|cpu01_inst|Add6~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N6
cycloneive_lcell_comb \CPU0|cpu01_inst|Add6~6 (
// Equation(s):
// \CPU0|cpu01_inst|Add6~6_combout  = (\CPU0|cpu01_inst|Selector153~2_combout  & ((\CPU0|cpu01_inst|Selector161~0_combout  & (!\CPU0|cpu01_inst|Add6~5 )) # (!\CPU0|cpu01_inst|Selector161~0_combout  & ((\CPU0|cpu01_inst|Add6~5 ) # (GND))))) # 
// (!\CPU0|cpu01_inst|Selector153~2_combout  & ((\CPU0|cpu01_inst|Selector161~0_combout  & (\CPU0|cpu01_inst|Add6~5  & VCC)) # (!\CPU0|cpu01_inst|Selector161~0_combout  & (!\CPU0|cpu01_inst|Add6~5 ))))
// \CPU0|cpu01_inst|Add6~7  = CARRY((\CPU0|cpu01_inst|Selector153~2_combout  & ((!\CPU0|cpu01_inst|Add6~5 ) # (!\CPU0|cpu01_inst|Selector161~0_combout ))) # (!\CPU0|cpu01_inst|Selector153~2_combout  & (!\CPU0|cpu01_inst|Selector161~0_combout  & 
// !\CPU0|cpu01_inst|Add6~5 )))

	.dataa(\CPU0|cpu01_inst|Selector153~2_combout ),
	.datab(\CPU0|cpu01_inst|Selector161~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU0|cpu01_inst|Add6~5 ),
	.combout(\CPU0|cpu01_inst|Add6~6_combout ),
	.cout(\CPU0|cpu01_inst|Add6~7 ));
// synopsys translate_off
defparam \CPU0|cpu01_inst|Add6~6 .lut_mask = 16'h692B;
defparam \CPU0|cpu01_inst|Add6~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N12
cycloneive_lcell_comb \CPU0|cpu01_inst|Add6~12 (
// Equation(s):
// \CPU0|cpu01_inst|Add6~12_combout  = ((\CPU0|cpu01_inst|Selector158~0_combout  $ (\CPU0|cpu01_inst|Selector150~2_combout  $ (\CPU0|cpu01_inst|Add6~11 )))) # (GND)
// \CPU0|cpu01_inst|Add6~13  = CARRY((\CPU0|cpu01_inst|Selector158~0_combout  & ((!\CPU0|cpu01_inst|Add6~11 ) # (!\CPU0|cpu01_inst|Selector150~2_combout ))) # (!\CPU0|cpu01_inst|Selector158~0_combout  & (!\CPU0|cpu01_inst|Selector150~2_combout  & 
// !\CPU0|cpu01_inst|Add6~11 )))

	.dataa(\CPU0|cpu01_inst|Selector158~0_combout ),
	.datab(\CPU0|cpu01_inst|Selector150~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU0|cpu01_inst|Add6~11 ),
	.combout(\CPU0|cpu01_inst|Add6~12_combout ),
	.cout(\CPU0|cpu01_inst|Add6~13 ));
// synopsys translate_off
defparam \CPU0|cpu01_inst|Add6~12 .lut_mask = 16'h962B;
defparam \CPU0|cpu01_inst|Add6~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N0
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector174~4 (
// Equation(s):
// \CPU0|cpu01_inst|Selector174~4_combout  = (\CPU0|cpu01_inst|Selector174~3_combout ) # ((\CPU0|cpu01_inst|Add6~12_combout  & \CPU0|cpu01_inst|Selector269~0_combout ))

	.dataa(\CPU0|cpu01_inst|Selector174~3_combout ),
	.datab(\CPU0|cpu01_inst|Add6~12_combout ),
	.datac(\CPU0|cpu01_inst|Selector269~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector174~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector174~4 .lut_mask = 16'hEAEA;
defparam \CPU0|cpu01_inst|Selector174~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N2
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector162~0 (
// Equation(s):
// \CPU0|cpu01_inst|Selector162~0_combout  = (\CPU0|cpu01_inst|accb [2] & ((\CPU0|cpu01_inst|right_ctrl.accb_right~0_combout ) # ((!\CPU0|cpu01_inst|WideNor13~8_combout  & \CPU0|cpu01_inst|md [2])))) # (!\CPU0|cpu01_inst|accb [2] & 
// (((!\CPU0|cpu01_inst|WideNor13~8_combout  & \CPU0|cpu01_inst|md [2]))))

	.dataa(\CPU0|cpu01_inst|accb [2]),
	.datab(\CPU0|cpu01_inst|right_ctrl.accb_right~0_combout ),
	.datac(\CPU0|cpu01_inst|WideNor13~8_combout ),
	.datad(\CPU0|cpu01_inst|md [2]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector162~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector162~0 .lut_mask = 16'h8F88;
defparam \CPU0|cpu01_inst|Selector162~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N8
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector179~2 (
// Equation(s):
// \CPU0|cpu01_inst|Selector179~2_combout  = (\CPU0|cpu01_inst|Selector179~1_combout ) # ((\CPU0|cpu01_inst|Selector155~2_combout  & (!\CPU0|cpu01_inst|Selector173~7_combout )) # (!\CPU0|cpu01_inst|Selector155~2_combout  & 
// ((\CPU0|cpu01_inst|Selector270~0_combout ))))

	.dataa(\CPU0|cpu01_inst|Selector179~1_combout ),
	.datab(\CPU0|cpu01_inst|Selector173~7_combout ),
	.datac(\CPU0|cpu01_inst|Selector270~0_combout ),
	.datad(\CPU0|cpu01_inst|Selector155~2_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector179~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector179~2 .lut_mask = 16'hBBFA;
defparam \CPU0|cpu01_inst|Selector179~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N30
cycloneive_lcell_comb \CPU0|cpu01_inst|Decoder7~9 (
// Equation(s):
// \CPU0|cpu01_inst|Decoder7~9_combout  = (!\CPU0|cpu01_inst|op_code [2] & (\CPU0|cpu01_inst|op_code [1] & (\CPU0|cpu01_inst|op_code [3] & !\CPU0|cpu01_inst|op_code [0])))

	.dataa(\CPU0|cpu01_inst|op_code [2]),
	.datab(\CPU0|cpu01_inst|op_code [1]),
	.datac(\CPU0|cpu01_inst|op_code [3]),
	.datad(\CPU0|cpu01_inst|op_code [0]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Decoder7~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Decoder7~9 .lut_mask = 16'h0040;
defparam \CPU0|cpu01_inst|Decoder7~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N22
cycloneive_lcell_comb \CPU0|cpu01_inst|WideOr11~0 (
// Equation(s):
// \CPU0|cpu01_inst|WideOr11~0_combout  = (\CPU0|cpu01_inst|Selector268~0_combout  & ((\CPU0|cpu01_inst|Decoder7~9_combout ) # ((\CPU0|cpu01_inst|Decoder7~8_combout  & \CPU0|cpu01_inst|alu_ctrl.alu_lsl16~0_combout )))) # 
// (!\CPU0|cpu01_inst|Selector268~0_combout  & (\CPU0|cpu01_inst|Decoder7~8_combout  & ((\CPU0|cpu01_inst|alu_ctrl.alu_lsl16~0_combout ))))

	.dataa(\CPU0|cpu01_inst|Selector268~0_combout ),
	.datab(\CPU0|cpu01_inst|Decoder7~8_combout ),
	.datac(\CPU0|cpu01_inst|Decoder7~9_combout ),
	.datad(\CPU0|cpu01_inst|alu_ctrl.alu_lsl16~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|WideOr11~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|WideOr11~0 .lut_mask = 16'hECA0;
defparam \CPU0|cpu01_inst|WideOr11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y8_N0
cycloneive_lcell_comb \CPU0|cpu01_inst|WideOr11~2 (
// Equation(s):
// \CPU0|cpu01_inst|WideOr11~2_combout  = (\CPU0|cpu01_inst|Selector264~2_combout ) # ((\CPU0|cpu01_inst|WideOr11~0_combout ) # (!\CPU0|cpu01_inst|WideOr11~1_combout ))

	.dataa(gnd),
	.datab(\CPU0|cpu01_inst|Selector264~2_combout ),
	.datac(\CPU0|cpu01_inst|WideOr11~0_combout ),
	.datad(\CPU0|cpu01_inst|WideOr11~1_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|WideOr11~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|WideOr11~2 .lut_mask = 16'hFCFF;
defparam \CPU0|cpu01_inst|WideOr11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N20
cycloneive_lcell_comb \CPU0|cpu01_inst|WideOr10~0 (
// Equation(s):
// \CPU0|cpu01_inst|WideOr10~0_combout  = (\CPU0|cpu01_inst|Decoder7~0_combout  & ((\CPU0|cpu01_inst|alu_ctrl.alu_lsl16~0_combout ) # ((\CPU0|cpu01_inst|Decoder7~4_combout  & \CPU0|cpu01_inst|Selector268~0_combout )))) # (!\CPU0|cpu01_inst|Decoder7~0_combout 
//  & (((\CPU0|cpu01_inst|Decoder7~4_combout  & \CPU0|cpu01_inst|Selector268~0_combout ))))

	.dataa(\CPU0|cpu01_inst|Decoder7~0_combout ),
	.datab(\CPU0|cpu01_inst|alu_ctrl.alu_lsl16~0_combout ),
	.datac(\CPU0|cpu01_inst|Decoder7~4_combout ),
	.datad(\CPU0|cpu01_inst|Selector268~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|WideOr10~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|WideOr10~0 .lut_mask = 16'hF888;
defparam \CPU0|cpu01_inst|WideOr10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y8_N10
cycloneive_lcell_comb \CPU0|cpu01_inst|WideOr10~2 (
// Equation(s):
// \CPU0|cpu01_inst|WideOr10~2_combout  = (\CPU0|cpu01_inst|Selector263~3_combout ) # ((\CPU0|cpu01_inst|WideOr10~0_combout ) # (!\CPU0|cpu01_inst|WideOr10~1_combout ))

	.dataa(\CPU0|cpu01_inst|Selector263~3_combout ),
	.datab(gnd),
	.datac(\CPU0|cpu01_inst|WideOr10~1_combout ),
	.datad(\CPU0|cpu01_inst|WideOr10~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|WideOr10~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|WideOr10~2 .lut_mask = 16'hFFAF;
defparam \CPU0|cpu01_inst|WideOr10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N16
cycloneive_lcell_comb \CPU0|cpu01_inst|Add2~1 (
// Equation(s):
// \CPU0|cpu01_inst|Add2~1_cout  = CARRY((\CPU0|cpu01_inst|WideNor14~combout  & \CPU0|cpu01_inst|cc [0]))

	.dataa(\CPU0|cpu01_inst|WideNor14~combout ),
	.datab(\CPU0|cpu01_inst|cc [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\CPU0|cpu01_inst|Add2~1_cout ));
// synopsys translate_off
defparam \CPU0|cpu01_inst|Add2~1 .lut_mask = 16'h0088;
defparam \CPU0|cpu01_inst|Add2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N20
cycloneive_lcell_comb \CPU0|cpu01_inst|Add2~4 (
// Equation(s):
// \CPU0|cpu01_inst|Add2~4_combout  = ((\CPU0|cpu01_inst|Selector155~2_combout  $ (\CPU0|cpu01_inst|Selector163~0_combout  $ (!\CPU0|cpu01_inst|Add2~3 )))) # (GND)
// \CPU0|cpu01_inst|Add2~5  = CARRY((\CPU0|cpu01_inst|Selector155~2_combout  & ((\CPU0|cpu01_inst|Selector163~0_combout ) # (!\CPU0|cpu01_inst|Add2~3 ))) # (!\CPU0|cpu01_inst|Selector155~2_combout  & (\CPU0|cpu01_inst|Selector163~0_combout  & 
// !\CPU0|cpu01_inst|Add2~3 )))

	.dataa(\CPU0|cpu01_inst|Selector155~2_combout ),
	.datab(\CPU0|cpu01_inst|Selector163~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU0|cpu01_inst|Add2~3 ),
	.combout(\CPU0|cpu01_inst|Add2~4_combout ),
	.cout(\CPU0|cpu01_inst|Add2~5 ));
// synopsys translate_off
defparam \CPU0|cpu01_inst|Add2~4 .lut_mask = 16'h698E;
defparam \CPU0|cpu01_inst|Add2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N2
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector179~5 (
// Equation(s):
// \CPU0|cpu01_inst|Selector179~5_combout  = (\CPU0|cpu01_inst|Add4~4_combout  & ((\CPU0|cpu01_inst|WideOr11~2_combout ) # ((\CPU0|cpu01_inst|WideOr10~2_combout  & \CPU0|cpu01_inst|Add2~4_combout )))) # (!\CPU0|cpu01_inst|Add4~4_combout  & 
// (((\CPU0|cpu01_inst|WideOr10~2_combout  & \CPU0|cpu01_inst|Add2~4_combout ))))

	.dataa(\CPU0|cpu01_inst|Add4~4_combout ),
	.datab(\CPU0|cpu01_inst|WideOr11~2_combout ),
	.datac(\CPU0|cpu01_inst|WideOr10~2_combout ),
	.datad(\CPU0|cpu01_inst|Add2~4_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector179~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector179~5 .lut_mask = 16'hF888;
defparam \CPU0|cpu01_inst|Selector179~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N12
cycloneive_lcell_comb \CPU0|cpu01_inst|WideNor9 (
// Equation(s):
// \CPU0|cpu01_inst|WideNor9~combout  = (\CPU0|cpu01_inst|Selector282~10_combout ) # ((\CPU0|cpu01_inst|state.rti_cc_state~q ) # (!\CPU0|cpu01_inst|state.reset_state~q ))

	.dataa(\CPU0|cpu01_inst|Selector282~10_combout ),
	.datab(gnd),
	.datac(\CPU0|cpu01_inst|state.rti_cc_state~q ),
	.datad(\CPU0|cpu01_inst|state.reset_state~q ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|WideNor9~combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|WideNor9 .lut_mask = 16'hFAFF;
defparam \CPU0|cpu01_inst|WideNor9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N28
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector128~0 (
// Equation(s):
// \CPU0|cpu01_inst|Selector128~0_combout  = (\CPU0|cpu01_inst|op_code[1]~0_combout  & ((\CPU0|cpu01_inst|state.rti_cc_state~q ) # ((\CPU0|cpu01_inst|cc [1] & !\CPU0|cpu01_inst|WideNor9~combout )))) # (!\CPU0|cpu01_inst|op_code[1]~0_combout  & 
// (\CPU0|cpu01_inst|cc [1] & ((!\CPU0|cpu01_inst|WideNor9~combout ))))

	.dataa(\CPU0|cpu01_inst|op_code[1]~0_combout ),
	.datab(\CPU0|cpu01_inst|cc [1]),
	.datac(\CPU0|cpu01_inst|state.rti_cc_state~q ),
	.datad(\CPU0|cpu01_inst|WideNor9~combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector128~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector128~0 .lut_mask = 16'hA0EC;
defparam \CPU0|cpu01_inst|Selector128~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N26
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector186~10 (
// Equation(s):
// \CPU0|cpu01_inst|Selector186~10_combout  = (\CPU0|cpu01_inst|Decoder7~12_combout  & (\CPU0|cpu01_inst|Selector268~0_combout  & (\CPU0|cpu01_inst|Selector156~2_combout  $ (\CPU0|cpu01_inst|cc [0]))))

	.dataa(\CPU0|cpu01_inst|Selector156~2_combout ),
	.datab(\CPU0|cpu01_inst|Decoder7~12_combout ),
	.datac(\CPU0|cpu01_inst|Selector268~0_combout ),
	.datad(\CPU0|cpu01_inst|cc [0]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector186~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector186~10 .lut_mask = 16'h4080;
defparam \CPU0|cpu01_inst|Selector186~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N28
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector186~13 (
// Equation(s):
// \CPU0|cpu01_inst|Selector186~13_combout  = (\CPU0|cpu01_inst|alu_ctrl.alu_lsl16~0_combout  & (\CPU0|cpu01_inst|Decoder7~14_combout  & (\CPU0|cpu01_inst|Selector142~combout  $ (\CPU0|cpu01_inst|Selector141~combout ))))

	.dataa(\CPU0|cpu01_inst|Selector142~combout ),
	.datab(\CPU0|cpu01_inst|alu_ctrl.alu_lsl16~0_combout ),
	.datac(\CPU0|cpu01_inst|Selector141~combout ),
	.datad(\CPU0|cpu01_inst|Decoder7~14_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector186~13_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector186~13 .lut_mask = 16'h4800;
defparam \CPU0|cpu01_inst|Selector186~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N26
cycloneive_lcell_comb \CPU0|cpu01_inst|Decoder7~11 (
// Equation(s):
// \CPU0|cpu01_inst|Decoder7~11_combout  = (\CPU0|cpu01_inst|op_code [1] & (\CPU0|cpu01_inst|op_code [3] & (\CPU0|cpu01_inst|op_code [0] & !\CPU0|cpu01_inst|op_code [2])))

	.dataa(\CPU0|cpu01_inst|op_code [1]),
	.datab(\CPU0|cpu01_inst|op_code [3]),
	.datac(\CPU0|cpu01_inst|op_code [0]),
	.datad(\CPU0|cpu01_inst|op_code [2]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Decoder7~11_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Decoder7~11 .lut_mask = 16'h0080;
defparam \CPU0|cpu01_inst|Decoder7~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N22
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector186~14 (
// Equation(s):
// \CPU0|cpu01_inst|Selector186~14_combout  = (\CPU0|cpu01_inst|Selector186~12_combout ) # ((\CPU0|cpu01_inst|Selector186~13_combout ) # ((\CPU0|cpu01_inst|Decoder7~11_combout  & \CPU0|cpu01_inst|alu_ctrl.alu_lsl16~0_combout )))

	.dataa(\CPU0|cpu01_inst|Selector186~12_combout ),
	.datab(\CPU0|cpu01_inst|Selector186~13_combout ),
	.datac(\CPU0|cpu01_inst|Decoder7~11_combout ),
	.datad(\CPU0|cpu01_inst|alu_ctrl.alu_lsl16~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector186~14_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector186~14 .lut_mask = 16'hFEEE;
defparam \CPU0|cpu01_inst|Selector186~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N20
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector121~0 (
// Equation(s):
// \CPU0|cpu01_inst|Selector121~0_combout  = (\CPU0|cpu01_inst|md [0] & (((\CPU0|cpu01_inst|Selector180~7_combout  & \CPU0|cpu01_inst|Selector241~4_combout )) # (!\CPU0|cpu01_inst|WideNor8~combout ))) # (!\CPU0|cpu01_inst|md [0] & 
// (\CPU0|cpu01_inst|Selector180~7_combout  & ((\CPU0|cpu01_inst|Selector241~4_combout ))))

	.dataa(\CPU0|cpu01_inst|md [0]),
	.datab(\CPU0|cpu01_inst|Selector180~7_combout ),
	.datac(\CPU0|cpu01_inst|WideNor8~combout ),
	.datad(\CPU0|cpu01_inst|Selector241~4_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector121~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector121~0 .lut_mask = 16'hCE0A;
defparam \CPU0|cpu01_inst|Selector121~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N10
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector121~1 (
// Equation(s):
// \CPU0|cpu01_inst|Selector121~1_combout  = (\CPU0|cpu01_inst|Selector121~0_combout ) # ((!\CPU0|cpu01_inst|WideNor8~0_combout  & \CPU0|data_in[0]~12_combout ))

	.dataa(gnd),
	.datab(\CPU0|cpu01_inst|WideNor8~0_combout ),
	.datac(\CPU0|data_in[0]~12_combout ),
	.datad(\CPU0|cpu01_inst|Selector121~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector121~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector121~1 .lut_mask = 16'hFF30;
defparam \CPU0|cpu01_inst|Selector121~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y12_N11
dffeas \CPU0|cpu01_inst|md[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|Selector121~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\CPU0|hold_s~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|md [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|md[0] .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|md[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N30
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector65~5 (
// Equation(s):
// \CPU0|cpu01_inst|Selector65~5_combout  = (\CPU0|cpu01_inst|state.rti_acca_state~q ) # ((\CPU0|cpu01_inst|acca[4]~0_combout ) # (\CPU0|cpu01_inst|state.pula_state~q ))

	.dataa(gnd),
	.datab(\CPU0|cpu01_inst|state.rti_acca_state~q ),
	.datac(\CPU0|cpu01_inst|acca[4]~0_combout ),
	.datad(\CPU0|cpu01_inst|state.pula_state~q ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector65~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector65~5 .lut_mask = 16'hFFFC;
defparam \CPU0|cpu01_inst|Selector65~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N8
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector65~4 (
// Equation(s):
// \CPU0|cpu01_inst|Selector65~4_combout  = (!\CPU0|cpu01_inst|Selector65~5_combout  & ((\CPU0|cpu01_inst|Selector228~2_combout  & ((\CPU0|cpu01_inst|Selector172~9_combout ))) # (!\CPU0|cpu01_inst|Selector228~2_combout  & 
// (\CPU0|cpu01_inst|Selector180~7_combout ))))

	.dataa(\CPU0|cpu01_inst|Selector180~7_combout ),
	.datab(\CPU0|cpu01_inst|Selector228~2_combout ),
	.datac(\CPU0|cpu01_inst|Selector65~5_combout ),
	.datad(\CPU0|cpu01_inst|Selector172~9_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector65~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector65~4 .lut_mask = 16'h0E02;
defparam \CPU0|cpu01_inst|Selector65~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N0
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector65~6 (
// Equation(s):
// \CPU0|cpu01_inst|Selector65~6_combout  = (\CPU0|cpu01_inst|Selector65~4_combout ) # ((\CPU0|data_in[0]~12_combout  & ((\CPU0|cpu01_inst|state.rti_acca_state~q ) # (\CPU0|cpu01_inst|state.pula_state~q ))))

	.dataa(\CPU0|data_in[0]~12_combout ),
	.datab(\CPU0|cpu01_inst|Selector65~4_combout ),
	.datac(\CPU0|cpu01_inst|state.rti_acca_state~q ),
	.datad(\CPU0|cpu01_inst|state.pula_state~q ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector65~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector65~6 .lut_mask = 16'hEEEC;
defparam \CPU0|cpu01_inst|Selector65~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y13_N1
dffeas \CPU0|cpu01_inst|acca[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|Selector65~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|cpu01_inst|acca[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|acca [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|acca[0] .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|acca[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N22
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector156~1 (
// Equation(s):
// \CPU0|cpu01_inst|Selector156~1_combout  = (\CPU0|cpu01_inst|WideNor12~0_combout  & (\CPU0|cpu01_inst|Selector253~9_combout  & (\CPU0|cpu01_inst|acca [0]))) # (!\CPU0|cpu01_inst|WideNor12~0_combout  & ((\CPU0|cpu01_inst|accb [0]) # 
// ((\CPU0|cpu01_inst|Selector253~9_combout  & \CPU0|cpu01_inst|acca [0]))))

	.dataa(\CPU0|cpu01_inst|WideNor12~0_combout ),
	.datab(\CPU0|cpu01_inst|Selector253~9_combout ),
	.datac(\CPU0|cpu01_inst|acca [0]),
	.datad(\CPU0|cpu01_inst|accb [0]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector156~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector156~1 .lut_mask = 16'hD5C0;
defparam \CPU0|cpu01_inst|Selector156~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N14
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector156~0 (
// Equation(s):
// \CPU0|cpu01_inst|Selector156~0_combout  = (\CPU0|cpu01_inst|sp [0] & ((\CPU0|cpu01_inst|Selector257~4_combout ) # ((\CPU0|cpu01_inst|Selector256~3_combout  & \CPU0|cpu01_inst|xreg [0])))) # (!\CPU0|cpu01_inst|sp [0] & 
// (\CPU0|cpu01_inst|Selector256~3_combout  & ((\CPU0|cpu01_inst|xreg [0]))))

	.dataa(\CPU0|cpu01_inst|sp [0]),
	.datab(\CPU0|cpu01_inst|Selector256~3_combout ),
	.datac(\CPU0|cpu01_inst|Selector257~4_combout ),
	.datad(\CPU0|cpu01_inst|xreg [0]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector156~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector156~0 .lut_mask = 16'hECA0;
defparam \CPU0|cpu01_inst|Selector156~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N0
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector156~2 (
// Equation(s):
// \CPU0|cpu01_inst|Selector156~2_combout  = (\CPU0|cpu01_inst|Selector156~1_combout ) # ((\CPU0|cpu01_inst|Selector156~0_combout ) # ((\CPU0|cpu01_inst|WideNor12~combout  & \CPU0|cpu01_inst|md [0])))

	.dataa(\CPU0|cpu01_inst|WideNor12~combout ),
	.datab(\CPU0|cpu01_inst|md [0]),
	.datac(\CPU0|cpu01_inst|Selector156~1_combout ),
	.datad(\CPU0|cpu01_inst|Selector156~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector156~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector156~2 .lut_mask = 16'hFFF8;
defparam \CPU0|cpu01_inst|Selector156~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N6
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector186~15 (
// Equation(s):
// \CPU0|cpu01_inst|Selector186~15_combout  = (\CPU0|cpu01_inst|Selector186~10_combout ) # ((\CPU0|cpu01_inst|Selector186~14_combout ) # ((\CPU0|cpu01_inst|out_alu~2_combout  & \CPU0|cpu01_inst|Selector156~2_combout )))

	.dataa(\CPU0|cpu01_inst|out_alu~2_combout ),
	.datab(\CPU0|cpu01_inst|Selector186~10_combout ),
	.datac(\CPU0|cpu01_inst|Selector186~14_combout ),
	.datad(\CPU0|cpu01_inst|Selector156~2_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector186~15_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector186~15 .lut_mask = 16'hFEFC;
defparam \CPU0|cpu01_inst|Selector186~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N0
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector266~0 (
// Equation(s):
// \CPU0|cpu01_inst|Selector266~0_combout  = (\CPU0|cpu01_inst|Decoder7~4_combout  & ((\CPU0|cpu01_inst|Selector241~0_combout ) # (\CPU0|cpu01_inst|Selector265~0_combout )))

	.dataa(gnd),
	.datab(\CPU0|cpu01_inst|Selector241~0_combout ),
	.datac(\CPU0|cpu01_inst|Selector265~0_combout ),
	.datad(\CPU0|cpu01_inst|Decoder7~4_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector266~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector266~0 .lut_mask = 16'hFC00;
defparam \CPU0|cpu01_inst|Selector266~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N28
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector186~18 (
// Equation(s):
// \CPU0|cpu01_inst|Selector186~18_combout  = (\CPU0|cpu01_inst|Selector151~2_combout  & (\CPU0|cpu01_inst|Selector156~2_combout  & (!\CPU0|cpu01_inst|Selector149~2_combout  & \CPU0|cpu01_inst|Selector266~0_combout )))

	.dataa(\CPU0|cpu01_inst|Selector151~2_combout ),
	.datab(\CPU0|cpu01_inst|Selector156~2_combout ),
	.datac(\CPU0|cpu01_inst|Selector149~2_combout ),
	.datad(\CPU0|cpu01_inst|Selector266~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector186~18_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector186~18 .lut_mask = 16'h0800;
defparam \CPU0|cpu01_inst|Selector186~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N22
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector186~19 (
// Equation(s):
// \CPU0|cpu01_inst|Selector186~19_combout  = (\CPU0|cpu01_inst|Selector186~0_combout  & (\CPU0|cpu01_inst|Selector154~2_combout  & (\CPU0|cpu01_inst|Selector150~2_combout  & \CPU0|cpu01_inst|Selector186~18_combout )))

	.dataa(\CPU0|cpu01_inst|Selector186~0_combout ),
	.datab(\CPU0|cpu01_inst|Selector154~2_combout ),
	.datac(\CPU0|cpu01_inst|Selector150~2_combout ),
	.datad(\CPU0|cpu01_inst|Selector186~18_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector186~19_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector186~19 .lut_mask = 16'h8000;
defparam \CPU0|cpu01_inst|Selector186~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N24
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector186~16 (
// Equation(s):
// \CPU0|cpu01_inst|Selector186~16_combout  = (\CPU0|cpu01_inst|Decoder7~5_combout  & (\CPU0|cpu01_inst|Selector268~0_combout  & (\CPU0|cpu01_inst|Selector156~2_combout  $ (\CPU0|cpu01_inst|Selector149~2_combout ))))

	.dataa(\CPU0|cpu01_inst|Decoder7~5_combout ),
	.datab(\CPU0|cpu01_inst|Selector156~2_combout ),
	.datac(\CPU0|cpu01_inst|Selector149~2_combout ),
	.datad(\CPU0|cpu01_inst|Selector268~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector186~16_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector186~16 .lut_mask = 16'h2800;
defparam \CPU0|cpu01_inst|Selector186~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N26
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector186~17 (
// Equation(s):
// \CPU0|cpu01_inst|Selector186~17_combout  = (\CPU0|cpu01_inst|Selector186~16_combout ) # ((!\CPU0|cpu01_inst|WideOr12~2_combout  & (\CPU0|cpu01_inst|Selector149~2_combout  $ (\CPU0|cpu01_inst|Selector150~2_combout ))))

	.dataa(\CPU0|cpu01_inst|WideOr12~2_combout ),
	.datab(\CPU0|cpu01_inst|Selector149~2_combout ),
	.datac(\CPU0|cpu01_inst|Selector150~2_combout ),
	.datad(\CPU0|cpu01_inst|Selector186~16_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector186~17_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector186~17 .lut_mask = 16'hFF14;
defparam \CPU0|cpu01_inst|Selector186~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N8
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector186~20 (
// Equation(s):
// \CPU0|cpu01_inst|Selector186~20_combout  = (\CPU0|cpu01_inst|Selector186~17_combout ) # ((\CPU0|cpu01_inst|Selector155~2_combout  & ((\CPU0|cpu01_inst|alu_ctrl.alu_tap~0_combout ) # (\CPU0|cpu01_inst|Selector186~19_combout ))))

	.dataa(\CPU0|cpu01_inst|alu_ctrl.alu_tap~0_combout ),
	.datab(\CPU0|cpu01_inst|Selector186~19_combout ),
	.datac(\CPU0|cpu01_inst|Selector155~2_combout ),
	.datad(\CPU0|cpu01_inst|Selector186~17_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector186~20_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector186~20 .lut_mask = 16'hFFE0;
defparam \CPU0|cpu01_inst|Selector186~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N30
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector186~5 (
// Equation(s):
// \CPU0|cpu01_inst|Selector186~5_combout  = (\CPU0|cpu01_inst|Selector157~0_combout  & ((\CPU0|cpu01_inst|WideOr10~1_combout ) # ((!\CPU0|cpu01_inst|Selector149~2_combout )))) # (!\CPU0|cpu01_inst|Selector157~0_combout  & 
// ((\CPU0|cpu01_inst|Selector149~2_combout  & ((\CPU0|cpu01_inst|WideOr11~1_combout ))) # (!\CPU0|cpu01_inst|Selector149~2_combout  & (\CPU0|cpu01_inst|WideOr10~1_combout ))))

	.dataa(\CPU0|cpu01_inst|Selector157~0_combout ),
	.datab(\CPU0|cpu01_inst|WideOr10~1_combout ),
	.datac(\CPU0|cpu01_inst|Selector149~2_combout ),
	.datad(\CPU0|cpu01_inst|WideOr11~1_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector186~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector186~5 .lut_mask = 16'hDE8E;
defparam \CPU0|cpu01_inst|Selector186~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N0
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector186~6 (
// Equation(s):
// \CPU0|cpu01_inst|Selector186~6_combout  = (\CPU0|cpu01_inst|Selector149~2_combout  & ((\CPU0|cpu01_inst|Selector186~4_combout ) # ((!\CPU0|cpu01_inst|Selector186~5_combout  & !\CPU0|cpu01_inst|Selector173~18_combout )))) # 
// (!\CPU0|cpu01_inst|Selector149~2_combout  & (((!\CPU0|cpu01_inst|Selector186~5_combout  & \CPU0|cpu01_inst|Selector173~18_combout ))))

	.dataa(\CPU0|cpu01_inst|Selector186~4_combout ),
	.datab(\CPU0|cpu01_inst|Selector149~2_combout ),
	.datac(\CPU0|cpu01_inst|Selector186~5_combout ),
	.datad(\CPU0|cpu01_inst|Selector173~18_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector186~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector186~6 .lut_mask = 16'h8B8C;
defparam \CPU0|cpu01_inst|Selector186~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N2
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector186~21 (
// Equation(s):
// \CPU0|cpu01_inst|Selector186~21_combout  = (\CPU0|cpu01_inst|Selector186~9_combout ) # ((\CPU0|cpu01_inst|Selector186~15_combout ) # ((\CPU0|cpu01_inst|Selector186~20_combout ) # (\CPU0|cpu01_inst|Selector186~6_combout )))

	.dataa(\CPU0|cpu01_inst|Selector186~9_combout ),
	.datab(\CPU0|cpu01_inst|Selector186~15_combout ),
	.datac(\CPU0|cpu01_inst|Selector186~20_combout ),
	.datad(\CPU0|cpu01_inst|Selector186~6_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector186~21_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector186~21 .lut_mask = 16'hFFFE;
defparam \CPU0|cpu01_inst|Selector186~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N18
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector128~1 (
// Equation(s):
// \CPU0|cpu01_inst|Selector128~1_combout  = (\CPU0|cpu01_inst|Selector128~0_combout ) # ((\CPU0|cpu01_inst|Selector282~10_combout  & \CPU0|cpu01_inst|Selector186~21_combout ))

	.dataa(\CPU0|cpu01_inst|Selector282~10_combout ),
	.datab(\CPU0|cpu01_inst|Selector128~0_combout ),
	.datac(gnd),
	.datad(\CPU0|cpu01_inst|Selector186~21_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector128~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector128~1 .lut_mask = 16'hEECC;
defparam \CPU0|cpu01_inst|Selector128~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y10_N19
dffeas \CPU0|cpu01_inst|cc[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|Selector128~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\CPU0|hold_s~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|cc [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|cc[1] .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|cc[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N2
cycloneive_lcell_comb \CPU0|cpu01_inst|Add7~0 (
// Equation(s):
// \CPU0|cpu01_inst|Add7~0_combout  = (\CPU0|cpu01_inst|daa_reg~2_combout  & (\CPU0|cpu01_inst|Selector155~2_combout  $ (VCC))) # (!\CPU0|cpu01_inst|daa_reg~2_combout  & (\CPU0|cpu01_inst|Selector155~2_combout  & VCC))
// \CPU0|cpu01_inst|Add7~1  = CARRY((\CPU0|cpu01_inst|daa_reg~2_combout  & \CPU0|cpu01_inst|Selector155~2_combout ))

	.dataa(\CPU0|cpu01_inst|daa_reg~2_combout ),
	.datab(\CPU0|cpu01_inst|Selector155~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Add7~0_combout ),
	.cout(\CPU0|cpu01_inst|Add7~1 ));
// synopsys translate_off
defparam \CPU0|cpu01_inst|Add7~0 .lut_mask = 16'h6688;
defparam \CPU0|cpu01_inst|Add7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N4
cycloneive_lcell_comb \CPU0|cpu01_inst|alu_ctrl.alu_tpa~0 (
// Equation(s):
// \CPU0|cpu01_inst|alu_ctrl.alu_tpa~0_combout  = (\CPU0|cpu01_inst|Decoder7~5_combout  & (\CPU0|cpu01_inst|Decoder8~0_combout  & \CPU0|cpu01_inst|state.decode_state~q ))

	.dataa(gnd),
	.datab(\CPU0|cpu01_inst|Decoder7~5_combout ),
	.datac(\CPU0|cpu01_inst|Decoder8~0_combout ),
	.datad(\CPU0|cpu01_inst|state.decode_state~q ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|alu_ctrl.alu_tpa~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|alu_ctrl.alu_tpa~0 .lut_mask = 16'hC000;
defparam \CPU0|cpu01_inst|alu_ctrl.alu_tpa~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N10
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector179~3 (
// Equation(s):
// \CPU0|cpu01_inst|Selector179~3_combout  = (\CPU0|cpu01_inst|alu_ctrl.alu_daa~0_combout  & ((\CPU0|cpu01_inst|Add7~0_combout ) # ((\CPU0|cpu01_inst|cc [1] & \CPU0|cpu01_inst|alu_ctrl.alu_tpa~0_combout )))) # (!\CPU0|cpu01_inst|alu_ctrl.alu_daa~0_combout  & 
// (\CPU0|cpu01_inst|cc [1] & ((\CPU0|cpu01_inst|alu_ctrl.alu_tpa~0_combout ))))

	.dataa(\CPU0|cpu01_inst|alu_ctrl.alu_daa~0_combout ),
	.datab(\CPU0|cpu01_inst|cc [1]),
	.datac(\CPU0|cpu01_inst|Add7~0_combout ),
	.datad(\CPU0|cpu01_inst|alu_ctrl.alu_tpa~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector179~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector179~3 .lut_mask = 16'hECA0;
defparam \CPU0|cpu01_inst|Selector179~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N24
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector179~4 (
// Equation(s):
// \CPU0|cpu01_inst|Selector179~4_combout  = (\CPU0|cpu01_inst|Selector179~3_combout ) # ((\CPU0|cpu01_inst|Decoder7~7_combout  & (\CPU0|cpu01_inst|Selector268~0_combout  & \CPU0|cpu01_inst|Add6~2_combout )))

	.dataa(\CPU0|cpu01_inst|Decoder7~7_combout ),
	.datab(\CPU0|cpu01_inst|Selector179~3_combout ),
	.datac(\CPU0|cpu01_inst|Selector268~0_combout ),
	.datad(\CPU0|cpu01_inst|Add6~2_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector179~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector179~4 .lut_mask = 16'hECCC;
defparam \CPU0|cpu01_inst|Selector179~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N28
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector179~6 (
// Equation(s):
// \CPU0|cpu01_inst|Selector179~6_combout  = (\CPU0|cpu01_inst|Selector179~5_combout ) # ((\CPU0|cpu01_inst|Selector179~4_combout ) # ((!\CPU0|cpu01_inst|WideOr13~3_combout  & \CPU0|cpu01_inst|Selector154~2_combout )))

	.dataa(\CPU0|cpu01_inst|WideOr13~3_combout ),
	.datab(\CPU0|cpu01_inst|Selector154~2_combout ),
	.datac(\CPU0|cpu01_inst|Selector179~5_combout ),
	.datad(\CPU0|cpu01_inst|Selector179~4_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector179~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector179~6 .lut_mask = 16'hFFF4;
defparam \CPU0|cpu01_inst|Selector179~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N0
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector179~7 (
// Equation(s):
// \CPU0|cpu01_inst|Selector179~7_combout  = (\CPU0|cpu01_inst|Selector179~2_combout ) # ((\CPU0|cpu01_inst|Selector179~6_combout ) # ((\CPU0|cpu01_inst|Selector156~2_combout  & \CPU0|cpu01_inst|WideOr12~combout )))

	.dataa(\CPU0|cpu01_inst|Selector156~2_combout ),
	.datab(\CPU0|cpu01_inst|Selector179~2_combout ),
	.datac(\CPU0|cpu01_inst|Selector179~6_combout ),
	.datad(\CPU0|cpu01_inst|WideOr12~combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector179~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector179~7 .lut_mask = 16'hFEFC;
defparam \CPU0|cpu01_inst|Selector179~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N6
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector114~5 (
// Equation(s):
// \CPU0|cpu01_inst|Selector114~5_combout  = (((!\CPU0|cpu01_inst|Selector241~4_combout  & \CPU0|cpu01_inst|WideNor8~0_combout )) # (!\CPU0|cpu01_inst|WideOr132~0_combout )) # (!\CPU0|cpu01_inst|WideOr132~1_combout )

	.dataa(\CPU0|cpu01_inst|WideOr132~1_combout ),
	.datab(\CPU0|cpu01_inst|WideOr132~0_combout ),
	.datac(\CPU0|cpu01_inst|Selector241~4_combout ),
	.datad(\CPU0|cpu01_inst|WideNor8~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector114~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector114~5 .lut_mask = 16'h7F77;
defparam \CPU0|cpu01_inst|Selector114~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N12
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector120~2 (
// Equation(s):
// \CPU0|cpu01_inst|Selector120~2_combout  = (!\CPU0|cpu01_inst|Selector114~5_combout  & ((\CPU0|cpu01_inst|WideNor8~0_combout  & ((\CPU0|cpu01_inst|Selector179~7_combout ))) # (!\CPU0|cpu01_inst|WideNor8~0_combout  & (\CPU0|cpu01_inst|op_code[1]~0_combout 
// ))))

	.dataa(\CPU0|cpu01_inst|op_code[1]~0_combout ),
	.datab(\CPU0|cpu01_inst|WideNor8~0_combout ),
	.datac(\CPU0|cpu01_inst|Selector179~7_combout ),
	.datad(\CPU0|cpu01_inst|Selector114~5_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector120~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector120~2 .lut_mask = 16'h00E2;
defparam \CPU0|cpu01_inst|Selector120~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N0
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector120~3 (
// Equation(s):
// \CPU0|cpu01_inst|Selector120~3_combout  = (\CPU0|cpu01_inst|Selector120~2_combout ) # ((\CPU0|cpu01_inst|md [0] & ((!\CPU0|cpu01_inst|WideOr132~1_combout ) # (!\CPU0|cpu01_inst|WideOr132~0_combout ))))

	.dataa(\CPU0|cpu01_inst|md [0]),
	.datab(\CPU0|cpu01_inst|WideOr132~0_combout ),
	.datac(\CPU0|cpu01_inst|WideOr132~1_combout ),
	.datad(\CPU0|cpu01_inst|Selector120~2_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector120~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector120~3 .lut_mask = 16'hFF2A;
defparam \CPU0|cpu01_inst|Selector120~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y12_N1
dffeas \CPU0|cpu01_inst|md[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|Selector120~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|cpu01_inst|md[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|md [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|md[1] .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|md[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N8
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector163~0 (
// Equation(s):
// \CPU0|cpu01_inst|Selector163~0_combout  = (\CPU0|cpu01_inst|accb [1] & ((\CPU0|cpu01_inst|right_ctrl.accb_right~0_combout ) # ((\CPU0|cpu01_inst|md [1] & !\CPU0|cpu01_inst|WideNor13~8_combout )))) # (!\CPU0|cpu01_inst|accb [1] & (((\CPU0|cpu01_inst|md [1] 
// & !\CPU0|cpu01_inst|WideNor13~8_combout ))))

	.dataa(\CPU0|cpu01_inst|accb [1]),
	.datab(\CPU0|cpu01_inst|right_ctrl.accb_right~0_combout ),
	.datac(\CPU0|cpu01_inst|md [1]),
	.datad(\CPU0|cpu01_inst|WideNor13~8_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector163~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector163~0 .lut_mask = 16'h88F8;
defparam \CPU0|cpu01_inst|Selector163~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N24
cycloneive_lcell_comb \CPU0|cpu01_inst|Add2~8 (
// Equation(s):
// \CPU0|cpu01_inst|Add2~8_combout  = ((\CPU0|cpu01_inst|Selector153~2_combout  $ (\CPU0|cpu01_inst|Selector161~0_combout  $ (!\CPU0|cpu01_inst|Add2~7 )))) # (GND)
// \CPU0|cpu01_inst|Add2~9  = CARRY((\CPU0|cpu01_inst|Selector153~2_combout  & ((\CPU0|cpu01_inst|Selector161~0_combout ) # (!\CPU0|cpu01_inst|Add2~7 ))) # (!\CPU0|cpu01_inst|Selector153~2_combout  & (\CPU0|cpu01_inst|Selector161~0_combout  & 
// !\CPU0|cpu01_inst|Add2~7 )))

	.dataa(\CPU0|cpu01_inst|Selector153~2_combout ),
	.datab(\CPU0|cpu01_inst|Selector161~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU0|cpu01_inst|Add2~7 ),
	.combout(\CPU0|cpu01_inst|Add2~8_combout ),
	.cout(\CPU0|cpu01_inst|Add2~9 ));
// synopsys translate_off
defparam \CPU0|cpu01_inst|Add2~8 .lut_mask = 16'h698E;
defparam \CPU0|cpu01_inst|Add2~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N26
cycloneive_lcell_comb \CPU0|cpu01_inst|Add2~10 (
// Equation(s):
// \CPU0|cpu01_inst|Add2~10_combout  = (\CPU0|cpu01_inst|Selector152~2_combout  & ((\CPU0|cpu01_inst|Selector160~0_combout  & (\CPU0|cpu01_inst|Add2~9  & VCC)) # (!\CPU0|cpu01_inst|Selector160~0_combout  & (!\CPU0|cpu01_inst|Add2~9 )))) # 
// (!\CPU0|cpu01_inst|Selector152~2_combout  & ((\CPU0|cpu01_inst|Selector160~0_combout  & (!\CPU0|cpu01_inst|Add2~9 )) # (!\CPU0|cpu01_inst|Selector160~0_combout  & ((\CPU0|cpu01_inst|Add2~9 ) # (GND)))))
// \CPU0|cpu01_inst|Add2~11  = CARRY((\CPU0|cpu01_inst|Selector152~2_combout  & (!\CPU0|cpu01_inst|Selector160~0_combout  & !\CPU0|cpu01_inst|Add2~9 )) # (!\CPU0|cpu01_inst|Selector152~2_combout  & ((!\CPU0|cpu01_inst|Add2~9 ) # 
// (!\CPU0|cpu01_inst|Selector160~0_combout ))))

	.dataa(\CPU0|cpu01_inst|Selector152~2_combout ),
	.datab(\CPU0|cpu01_inst|Selector160~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU0|cpu01_inst|Add2~9 ),
	.combout(\CPU0|cpu01_inst|Add2~10_combout ),
	.cout(\CPU0|cpu01_inst|Add2~11 ));
// synopsys translate_off
defparam \CPU0|cpu01_inst|Add2~10 .lut_mask = 16'h9617;
defparam \CPU0|cpu01_inst|Add2~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N30
cycloneive_lcell_comb \CPU0|cpu01_inst|Add2~14 (
// Equation(s):
// \CPU0|cpu01_inst|Add2~14_combout  = (\CPU0|cpu01_inst|Selector150~2_combout  & ((\CPU0|cpu01_inst|Selector158~0_combout  & (\CPU0|cpu01_inst|Add2~13  & VCC)) # (!\CPU0|cpu01_inst|Selector158~0_combout  & (!\CPU0|cpu01_inst|Add2~13 )))) # 
// (!\CPU0|cpu01_inst|Selector150~2_combout  & ((\CPU0|cpu01_inst|Selector158~0_combout  & (!\CPU0|cpu01_inst|Add2~13 )) # (!\CPU0|cpu01_inst|Selector158~0_combout  & ((\CPU0|cpu01_inst|Add2~13 ) # (GND)))))
// \CPU0|cpu01_inst|Add2~15  = CARRY((\CPU0|cpu01_inst|Selector150~2_combout  & (!\CPU0|cpu01_inst|Selector158~0_combout  & !\CPU0|cpu01_inst|Add2~13 )) # (!\CPU0|cpu01_inst|Selector150~2_combout  & ((!\CPU0|cpu01_inst|Add2~13 ) # 
// (!\CPU0|cpu01_inst|Selector158~0_combout ))))

	.dataa(\CPU0|cpu01_inst|Selector150~2_combout ),
	.datab(\CPU0|cpu01_inst|Selector158~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU0|cpu01_inst|Add2~13 ),
	.combout(\CPU0|cpu01_inst|Add2~14_combout ),
	.cout(\CPU0|cpu01_inst|Add2~15 ));
// synopsys translate_off
defparam \CPU0|cpu01_inst|Add2~14 .lut_mask = 16'h9617;
defparam \CPU0|cpu01_inst|Add2~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N0
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector152~0 (
// Equation(s):
// \CPU0|cpu01_inst|Selector152~0_combout  = (\CPU0|cpu01_inst|xreg [4] & ((\CPU0|cpu01_inst|Selector256~3_combout ) # ((\CPU0|cpu01_inst|sp [4] & \CPU0|cpu01_inst|Selector257~4_combout )))) # (!\CPU0|cpu01_inst|xreg [4] & (\CPU0|cpu01_inst|sp [4] & 
// ((\CPU0|cpu01_inst|Selector257~4_combout ))))

	.dataa(\CPU0|cpu01_inst|xreg [4]),
	.datab(\CPU0|cpu01_inst|sp [4]),
	.datac(\CPU0|cpu01_inst|Selector256~3_combout ),
	.datad(\CPU0|cpu01_inst|Selector257~4_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector152~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector152~0 .lut_mask = 16'hECA0;
defparam \CPU0|cpu01_inst|Selector152~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N16
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector152~1 (
// Equation(s):
// \CPU0|cpu01_inst|Selector152~1_combout  = (\CPU0|cpu01_inst|acca [4] & ((\CPU0|cpu01_inst|Selector253~9_combout ) # ((!\CPU0|cpu01_inst|WideNor12~0_combout  & \CPU0|cpu01_inst|accb [4])))) # (!\CPU0|cpu01_inst|acca [4] & 
// (!\CPU0|cpu01_inst|WideNor12~0_combout  & (\CPU0|cpu01_inst|accb [4])))

	.dataa(\CPU0|cpu01_inst|acca [4]),
	.datab(\CPU0|cpu01_inst|WideNor12~0_combout ),
	.datac(\CPU0|cpu01_inst|accb [4]),
	.datad(\CPU0|cpu01_inst|Selector253~9_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector152~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector152~1 .lut_mask = 16'hBA30;
defparam \CPU0|cpu01_inst|Selector152~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N18
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector152~2 (
// Equation(s):
// \CPU0|cpu01_inst|Selector152~2_combout  = (\CPU0|cpu01_inst|Selector152~0_combout ) # ((\CPU0|cpu01_inst|Selector152~1_combout ) # ((\CPU0|cpu01_inst|WideNor12~combout  & \CPU0|cpu01_inst|md [4])))

	.dataa(\CPU0|cpu01_inst|WideNor12~combout ),
	.datab(\CPU0|cpu01_inst|md [4]),
	.datac(\CPU0|cpu01_inst|Selector152~0_combout ),
	.datad(\CPU0|cpu01_inst|Selector152~1_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector152~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector152~2 .lut_mask = 16'hFFF8;
defparam \CPU0|cpu01_inst|Selector152~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N12
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector175~0 (
// Equation(s):
// \CPU0|cpu01_inst|Selector175~0_combout  = (\CPU0|cpu01_inst|Selector173~4_combout ) # ((\CPU0|cpu01_inst|Selector278~0_combout  & (\CPU0|cpu01_inst|Selector151~2_combout  & \CPU0|cpu01_inst|Selector228~0_combout )))

	.dataa(\CPU0|cpu01_inst|Selector278~0_combout ),
	.datab(\CPU0|cpu01_inst|Selector151~2_combout ),
	.datac(\CPU0|cpu01_inst|Selector173~4_combout ),
	.datad(\CPU0|cpu01_inst|Selector228~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector175~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector175~0 .lut_mask = 16'hF8F0;
defparam \CPU0|cpu01_inst|Selector175~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N30
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector175~1 (
// Equation(s):
// \CPU0|cpu01_inst|Selector175~1_combout  = (\CPU0|cpu01_inst|Selector159~0_combout  & ((\CPU0|cpu01_inst|Selector175~0_combout ) # ((!\CPU0|cpu01_inst|Selector151~2_combout  & \CPU0|cpu01_inst|alu_ctrl.alu_eor~2_combout )))) # 
// (!\CPU0|cpu01_inst|Selector159~0_combout  & (\CPU0|cpu01_inst|Selector151~2_combout  & (\CPU0|cpu01_inst|alu_ctrl.alu_eor~2_combout )))

	.dataa(\CPU0|cpu01_inst|Selector159~0_combout ),
	.datab(\CPU0|cpu01_inst|Selector151~2_combout ),
	.datac(\CPU0|cpu01_inst|alu_ctrl.alu_eor~2_combout ),
	.datad(\CPU0|cpu01_inst|Selector175~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector175~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector175~1 .lut_mask = 16'hEA60;
defparam \CPU0|cpu01_inst|Selector175~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N4
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector175~2 (
// Equation(s):
// \CPU0|cpu01_inst|Selector175~2_combout  = (\CPU0|cpu01_inst|Selector175~1_combout ) # ((\CPU0|cpu01_inst|Selector151~2_combout  & ((!\CPU0|cpu01_inst|Selector173~7_combout ))) # (!\CPU0|cpu01_inst|Selector151~2_combout  & 
// (\CPU0|cpu01_inst|Selector270~0_combout )))

	.dataa(\CPU0|cpu01_inst|Selector151~2_combout ),
	.datab(\CPU0|cpu01_inst|Selector270~0_combout ),
	.datac(\CPU0|cpu01_inst|Selector173~7_combout ),
	.datad(\CPU0|cpu01_inst|Selector175~1_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector175~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector175~2 .lut_mask = 16'hFF4E;
defparam \CPU0|cpu01_inst|Selector175~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N16
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector175~7 (
// Equation(s):
// \CPU0|cpu01_inst|Selector175~7_combout  = (\CPU0|cpu01_inst|Selector175~6_combout ) # ((\CPU0|cpu01_inst|Selector175~2_combout ) # ((\CPU0|cpu01_inst|WideOr12~combout  & \CPU0|cpu01_inst|Selector152~2_combout )))

	.dataa(\CPU0|cpu01_inst|Selector175~6_combout ),
	.datab(\CPU0|cpu01_inst|WideOr12~combout ),
	.datac(\CPU0|cpu01_inst|Selector152~2_combout ),
	.datad(\CPU0|cpu01_inst|Selector175~2_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector175~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector175~7 .lut_mask = 16'hFFEA;
defparam \CPU0|cpu01_inst|Selector175~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N24
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector68~0 (
// Equation(s):
// \CPU0|cpu01_inst|Selector68~0_combout  = (\CPU0|cpu01_inst|op_code[5]~4_combout  & (((\CPU0|cpu01_inst|Selector175~7_combout  & !\CPU0|cpu01_inst|Selector73~0_combout )) # (!\CPU0|cpu01_inst|accb_ctrl~0_combout ))) # 
// (!\CPU0|cpu01_inst|op_code[5]~4_combout  & (\CPU0|cpu01_inst|Selector175~7_combout  & ((!\CPU0|cpu01_inst|Selector73~0_combout ))))

	.dataa(\CPU0|cpu01_inst|op_code[5]~4_combout ),
	.datab(\CPU0|cpu01_inst|Selector175~7_combout ),
	.datac(\CPU0|cpu01_inst|accb_ctrl~0_combout ),
	.datad(\CPU0|cpu01_inst|Selector73~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector68~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector68~0 .lut_mask = 16'h0ACE;
defparam \CPU0|cpu01_inst|Selector68~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y11_N25
dffeas \CPU0|cpu01_inst|accb[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|Selector68~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|cpu01_inst|accb[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|accb [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|accb[5] .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|accb[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N10
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector159~0 (
// Equation(s):
// \CPU0|cpu01_inst|Selector159~0_combout  = (\CPU0|cpu01_inst|WideNor13~8_combout  & (\CPU0|cpu01_inst|accb [5] & ((\CPU0|cpu01_inst|right_ctrl.accb_right~0_combout )))) # (!\CPU0|cpu01_inst|WideNor13~8_combout  & ((\CPU0|cpu01_inst|md [5]) # 
// ((\CPU0|cpu01_inst|accb [5] & \CPU0|cpu01_inst|right_ctrl.accb_right~0_combout ))))

	.dataa(\CPU0|cpu01_inst|WideNor13~8_combout ),
	.datab(\CPU0|cpu01_inst|accb [5]),
	.datac(\CPU0|cpu01_inst|md [5]),
	.datad(\CPU0|cpu01_inst|right_ctrl.accb_right~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector159~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector159~0 .lut_mask = 16'hDC50;
defparam \CPU0|cpu01_inst|Selector159~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N16
cycloneive_lcell_comb \CPU0|cpu01_inst|Add4~1 (
// Equation(s):
// \CPU0|cpu01_inst|Add4~1_cout  = CARRY((!\CPU0|cpu01_inst|cc [0]) # (!\CPU0|cpu01_inst|WideNor14~combout ))

	.dataa(\CPU0|cpu01_inst|WideNor14~combout ),
	.datab(\CPU0|cpu01_inst|cc [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\CPU0|cpu01_inst|Add4~1_cout ));
// synopsys translate_off
defparam \CPU0|cpu01_inst|Add4~1 .lut_mask = 16'h0077;
defparam \CPU0|cpu01_inst|Add4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N18
cycloneive_lcell_comb \CPU0|cpu01_inst|Add4~2 (
// Equation(s):
// \CPU0|cpu01_inst|Add4~2_combout  = (\CPU0|cpu01_inst|Selector156~2_combout  & ((\CPU0|cpu01_inst|Selector164~1_combout  & (!\CPU0|cpu01_inst|Add4~1_cout )) # (!\CPU0|cpu01_inst|Selector164~1_combout  & (\CPU0|cpu01_inst|Add4~1_cout  & VCC)))) # 
// (!\CPU0|cpu01_inst|Selector156~2_combout  & ((\CPU0|cpu01_inst|Selector164~1_combout  & ((\CPU0|cpu01_inst|Add4~1_cout ) # (GND))) # (!\CPU0|cpu01_inst|Selector164~1_combout  & (!\CPU0|cpu01_inst|Add4~1_cout ))))
// \CPU0|cpu01_inst|Add4~3  = CARRY((\CPU0|cpu01_inst|Selector156~2_combout  & (\CPU0|cpu01_inst|Selector164~1_combout  & !\CPU0|cpu01_inst|Add4~1_cout )) # (!\CPU0|cpu01_inst|Selector156~2_combout  & ((\CPU0|cpu01_inst|Selector164~1_combout ) # 
// (!\CPU0|cpu01_inst|Add4~1_cout ))))

	.dataa(\CPU0|cpu01_inst|Selector156~2_combout ),
	.datab(\CPU0|cpu01_inst|Selector164~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU0|cpu01_inst|Add4~1_cout ),
	.combout(\CPU0|cpu01_inst|Add4~2_combout ),
	.cout(\CPU0|cpu01_inst|Add4~3 ));
// synopsys translate_off
defparam \CPU0|cpu01_inst|Add4~2 .lut_mask = 16'h694D;
defparam \CPU0|cpu01_inst|Add4~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N26
cycloneive_lcell_comb \CPU0|cpu01_inst|Add4~10 (
// Equation(s):
// \CPU0|cpu01_inst|Add4~10_combout  = (\CPU0|cpu01_inst|Selector160~0_combout  & ((\CPU0|cpu01_inst|Selector152~2_combout  & (!\CPU0|cpu01_inst|Add4~9 )) # (!\CPU0|cpu01_inst|Selector152~2_combout  & ((\CPU0|cpu01_inst|Add4~9 ) # (GND))))) # 
// (!\CPU0|cpu01_inst|Selector160~0_combout  & ((\CPU0|cpu01_inst|Selector152~2_combout  & (\CPU0|cpu01_inst|Add4~9  & VCC)) # (!\CPU0|cpu01_inst|Selector152~2_combout  & (!\CPU0|cpu01_inst|Add4~9 ))))
// \CPU0|cpu01_inst|Add4~11  = CARRY((\CPU0|cpu01_inst|Selector160~0_combout  & ((!\CPU0|cpu01_inst|Add4~9 ) # (!\CPU0|cpu01_inst|Selector152~2_combout ))) # (!\CPU0|cpu01_inst|Selector160~0_combout  & (!\CPU0|cpu01_inst|Selector152~2_combout  & 
// !\CPU0|cpu01_inst|Add4~9 )))

	.dataa(\CPU0|cpu01_inst|Selector160~0_combout ),
	.datab(\CPU0|cpu01_inst|Selector152~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU0|cpu01_inst|Add4~9 ),
	.combout(\CPU0|cpu01_inst|Add4~10_combout ),
	.cout(\CPU0|cpu01_inst|Add4~11 ));
// synopsys translate_off
defparam \CPU0|cpu01_inst|Add4~10 .lut_mask = 16'h692B;
defparam \CPU0|cpu01_inst|Add4~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N30
cycloneive_lcell_comb \CPU0|cpu01_inst|Add4~14 (
// Equation(s):
// \CPU0|cpu01_inst|Add4~14_combout  = (\CPU0|cpu01_inst|Selector150~2_combout  & ((\CPU0|cpu01_inst|Selector158~0_combout  & (!\CPU0|cpu01_inst|Add4~13 )) # (!\CPU0|cpu01_inst|Selector158~0_combout  & (\CPU0|cpu01_inst|Add4~13  & VCC)))) # 
// (!\CPU0|cpu01_inst|Selector150~2_combout  & ((\CPU0|cpu01_inst|Selector158~0_combout  & ((\CPU0|cpu01_inst|Add4~13 ) # (GND))) # (!\CPU0|cpu01_inst|Selector158~0_combout  & (!\CPU0|cpu01_inst|Add4~13 ))))
// \CPU0|cpu01_inst|Add4~15  = CARRY((\CPU0|cpu01_inst|Selector150~2_combout  & (\CPU0|cpu01_inst|Selector158~0_combout  & !\CPU0|cpu01_inst|Add4~13 )) # (!\CPU0|cpu01_inst|Selector150~2_combout  & ((\CPU0|cpu01_inst|Selector158~0_combout ) # 
// (!\CPU0|cpu01_inst|Add4~13 ))))

	.dataa(\CPU0|cpu01_inst|Selector150~2_combout ),
	.datab(\CPU0|cpu01_inst|Selector158~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU0|cpu01_inst|Add4~13 ),
	.combout(\CPU0|cpu01_inst|Add4~14_combout ),
	.cout(\CPU0|cpu01_inst|Add4~15 ));
// synopsys translate_off
defparam \CPU0|cpu01_inst|Add4~14 .lut_mask = 16'h694D;
defparam \CPU0|cpu01_inst|Add4~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N2
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector174~5 (
// Equation(s):
// \CPU0|cpu01_inst|Selector174~5_combout  = (\CPU0|cpu01_inst|WideOr10~2_combout  & ((\CPU0|cpu01_inst|Add2~14_combout ) # ((\CPU0|cpu01_inst|WideOr11~2_combout  & \CPU0|cpu01_inst|Add4~14_combout )))) # (!\CPU0|cpu01_inst|WideOr10~2_combout  & 
// (((\CPU0|cpu01_inst|WideOr11~2_combout  & \CPU0|cpu01_inst|Add4~14_combout ))))

	.dataa(\CPU0|cpu01_inst|WideOr10~2_combout ),
	.datab(\CPU0|cpu01_inst|Add2~14_combout ),
	.datac(\CPU0|cpu01_inst|WideOr11~2_combout ),
	.datad(\CPU0|cpu01_inst|Add4~14_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector174~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector174~5 .lut_mask = 16'hF888;
defparam \CPU0|cpu01_inst|Selector174~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N4
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector174~6 (
// Equation(s):
// \CPU0|cpu01_inst|Selector174~6_combout  = (\CPU0|cpu01_inst|Selector174~4_combout ) # ((\CPU0|cpu01_inst|Selector174~5_combout ) # ((!\CPU0|cpu01_inst|WideOr13~3_combout  & \CPU0|cpu01_inst|Selector149~2_combout )))

	.dataa(\CPU0|cpu01_inst|WideOr13~3_combout ),
	.datab(\CPU0|cpu01_inst|Selector149~2_combout ),
	.datac(\CPU0|cpu01_inst|Selector174~4_combout ),
	.datad(\CPU0|cpu01_inst|Selector174~5_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector174~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector174~6 .lut_mask = 16'hFFF4;
defparam \CPU0|cpu01_inst|Selector174~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N8
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector174~7 (
// Equation(s):
// \CPU0|cpu01_inst|Selector174~7_combout  = (\CPU0|cpu01_inst|Selector174~2_combout ) # ((\CPU0|cpu01_inst|Selector174~6_combout ) # ((\CPU0|cpu01_inst|WideOr12~combout  & \CPU0|cpu01_inst|Selector151~2_combout )))

	.dataa(\CPU0|cpu01_inst|WideOr12~combout ),
	.datab(\CPU0|cpu01_inst|Selector151~2_combout ),
	.datac(\CPU0|cpu01_inst|Selector174~2_combout ),
	.datad(\CPU0|cpu01_inst|Selector174~6_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector174~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector174~7 .lut_mask = 16'hFFF8;
defparam \CPU0|cpu01_inst|Selector174~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y11_N9
dffeas \CPU0|cpu01_inst|sp[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|Selector174~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|cpu01_inst|sp[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|sp [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|sp[6] .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|sp[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N8
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector150~0 (
// Equation(s):
// \CPU0|cpu01_inst|Selector150~0_combout  = (\CPU0|cpu01_inst|Selector257~4_combout  & ((\CPU0|cpu01_inst|sp [6]) # ((\CPU0|cpu01_inst|Selector256~3_combout  & \CPU0|cpu01_inst|xreg [6])))) # (!\CPU0|cpu01_inst|Selector257~4_combout  & 
// (\CPU0|cpu01_inst|Selector256~3_combout  & (\CPU0|cpu01_inst|xreg [6])))

	.dataa(\CPU0|cpu01_inst|Selector257~4_combout ),
	.datab(\CPU0|cpu01_inst|Selector256~3_combout ),
	.datac(\CPU0|cpu01_inst|xreg [6]),
	.datad(\CPU0|cpu01_inst|sp [6]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector150~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector150~0 .lut_mask = 16'hEAC0;
defparam \CPU0|cpu01_inst|Selector150~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N10
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector150~1 (
// Equation(s):
// \CPU0|cpu01_inst|Selector150~1_combout  = (\CPU0|cpu01_inst|WideNor12~0_combout  & (\CPU0|cpu01_inst|acca [6] & ((\CPU0|cpu01_inst|Selector253~9_combout )))) # (!\CPU0|cpu01_inst|WideNor12~0_combout  & ((\CPU0|cpu01_inst|accb [6]) # 
// ((\CPU0|cpu01_inst|acca [6] & \CPU0|cpu01_inst|Selector253~9_combout ))))

	.dataa(\CPU0|cpu01_inst|WideNor12~0_combout ),
	.datab(\CPU0|cpu01_inst|acca [6]),
	.datac(\CPU0|cpu01_inst|accb [6]),
	.datad(\CPU0|cpu01_inst|Selector253~9_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector150~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector150~1 .lut_mask = 16'hDC50;
defparam \CPU0|cpu01_inst|Selector150~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N20
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector150~2 (
// Equation(s):
// \CPU0|cpu01_inst|Selector150~2_combout  = (\CPU0|cpu01_inst|Selector150~0_combout ) # ((\CPU0|cpu01_inst|Selector150~1_combout ) # ((\CPU0|cpu01_inst|WideNor12~combout  & \CPU0|cpu01_inst|md [6])))

	.dataa(\CPU0|cpu01_inst|WideNor12~combout ),
	.datab(\CPU0|cpu01_inst|Selector150~0_combout ),
	.datac(\CPU0|cpu01_inst|Selector150~1_combout ),
	.datad(\CPU0|cpu01_inst|md [6]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector150~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector150~2 .lut_mask = 16'hFEFC;
defparam \CPU0|cpu01_inst|Selector150~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N14
cycloneive_lcell_comb \CPU0|cpu01_inst|Add6~14 (
// Equation(s):
// \CPU0|cpu01_inst|Add6~14_combout  = (\CPU0|cpu01_inst|Selector157~0_combout  & ((\CPU0|cpu01_inst|Selector149~2_combout  & (!\CPU0|cpu01_inst|Add6~13 )) # (!\CPU0|cpu01_inst|Selector149~2_combout  & (\CPU0|cpu01_inst|Add6~13  & VCC)))) # 
// (!\CPU0|cpu01_inst|Selector157~0_combout  & ((\CPU0|cpu01_inst|Selector149~2_combout  & ((\CPU0|cpu01_inst|Add6~13 ) # (GND))) # (!\CPU0|cpu01_inst|Selector149~2_combout  & (!\CPU0|cpu01_inst|Add6~13 ))))
// \CPU0|cpu01_inst|Add6~15  = CARRY((\CPU0|cpu01_inst|Selector157~0_combout  & (\CPU0|cpu01_inst|Selector149~2_combout  & !\CPU0|cpu01_inst|Add6~13 )) # (!\CPU0|cpu01_inst|Selector157~0_combout  & ((\CPU0|cpu01_inst|Selector149~2_combout ) # 
// (!\CPU0|cpu01_inst|Add6~13 ))))

	.dataa(\CPU0|cpu01_inst|Selector157~0_combout ),
	.datab(\CPU0|cpu01_inst|Selector149~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU0|cpu01_inst|Add6~13 ),
	.combout(\CPU0|cpu01_inst|Add6~14_combout ),
	.cout(\CPU0|cpu01_inst|Add6~15 ));
// synopsys translate_off
defparam \CPU0|cpu01_inst|Add6~14 .lut_mask = 16'h694D;
defparam \CPU0|cpu01_inst|Add6~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N22
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector172~3 (
// Equation(s):
// \CPU0|cpu01_inst|Selector172~3_combout  = (\CPU0|cpu01_inst|Selector270~0_combout  & (((\CPU0|cpu01_inst|Selector269~0_combout  & \CPU0|cpu01_inst|Add6~16_combout )) # (!\CPU0|cpu01_inst|Selector148~combout ))) # (!\CPU0|cpu01_inst|Selector270~0_combout  
// & (\CPU0|cpu01_inst|Selector269~0_combout  & ((\CPU0|cpu01_inst|Add6~16_combout ))))

	.dataa(\CPU0|cpu01_inst|Selector270~0_combout ),
	.datab(\CPU0|cpu01_inst|Selector269~0_combout ),
	.datac(\CPU0|cpu01_inst|Selector148~combout ),
	.datad(\CPU0|cpu01_inst|Add6~16_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector172~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector172~3 .lut_mask = 16'hCE0A;
defparam \CPU0|cpu01_inst|Selector172~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N14
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector186~0 (
// Equation(s):
// \CPU0|cpu01_inst|Selector186~0_combout  = (\CPU0|cpu01_inst|Selector152~2_combout  & \CPU0|cpu01_inst|Selector153~2_combout )

	.dataa(gnd),
	.datab(\CPU0|cpu01_inst|Selector152~2_combout ),
	.datac(\CPU0|cpu01_inst|Selector153~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector186~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector186~0 .lut_mask = 16'hC0C0;
defparam \CPU0|cpu01_inst|Selector186~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N0
cycloneive_lcell_comb \CPU0|cpu01_inst|state~78 (
// Equation(s):
// \CPU0|cpu01_inst|state~78_combout  = (button_s[3] & \CPU0|cpu01_inst|state.int_accb_state~q )

	.dataa(gnd),
	.datab(button_s[3]),
	.datac(\CPU0|cpu01_inst|state.int_accb_state~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state~78_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state~78 .lut_mask = 16'hC0C0;
defparam \CPU0|cpu01_inst|state~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y14_N1
dffeas \CPU0|cpu01_inst|state.int_cc_state (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|state~78_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|cpu01_inst|state~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|state.int_cc_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|state.int_cc_state .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|state.int_cc_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N8
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector50~0 (
// Equation(s):
// \CPU0|cpu01_inst|Selector50~0_combout  = (\CPU0|cpu01_inst|WideNor3~0_combout ) # ((!\CPU0|cpu01_inst|state.extended_state~q  & (\CPU0|cpu01_inst|state.indexed_state~q  & !\CPU0|cpu01_inst|state.decode_state~q )))

	.dataa(\CPU0|cpu01_inst|state.extended_state~q ),
	.datab(\CPU0|cpu01_inst|state.indexed_state~q ),
	.datac(\CPU0|cpu01_inst|state.decode_state~q ),
	.datad(\CPU0|cpu01_inst|WideNor3~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector50~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector50~0 .lut_mask = 16'hFF04;
defparam \CPU0|cpu01_inst|Selector50~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N2
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector50~3 (
// Equation(s):
// \CPU0|cpu01_inst|Selector50~3_combout  = (\CPU0|cpu01_inst|Selector50~0_combout  & ((\CPU0|cpu01_inst|ea [7]) # ((!\CPU0|cpu01_inst|Selector50~1_combout )))) # (!\CPU0|cpu01_inst|Selector50~0_combout  & (((\CPU0|cpu01_inst|op_code[7]~6_combout  & 
// \CPU0|cpu01_inst|Selector50~1_combout ))))

	.dataa(\CPU0|cpu01_inst|ea [7]),
	.datab(\CPU0|cpu01_inst|Selector50~0_combout ),
	.datac(\CPU0|cpu01_inst|op_code[7]~6_combout ),
	.datad(\CPU0|cpu01_inst|Selector50~1_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector50~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector50~3 .lut_mask = 16'hB8CC;
defparam \CPU0|cpu01_inst|Selector50~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N28
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector82~0 (
// Equation(s):
// \CPU0|cpu01_inst|Selector82~0_combout  = (\CPU0|cpu01_inst|ix_ctrl~0_combout  & (((\CPU0|cpu01_inst|Selector232~3_combout  & \CPU0|cpu01_inst|Selector173~18_combout )))) # (!\CPU0|cpu01_inst|ix_ctrl~0_combout  & (\CPU0|cpu01_inst|op_code[7]~6_combout ))

	.dataa(\CPU0|cpu01_inst|ix_ctrl~0_combout ),
	.datab(\CPU0|cpu01_inst|op_code[7]~6_combout ),
	.datac(\CPU0|cpu01_inst|Selector232~3_combout ),
	.datad(\CPU0|cpu01_inst|Selector173~18_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector82~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector82~0 .lut_mask = 16'hE444;
defparam \CPU0|cpu01_inst|Selector82~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y11_N29
dffeas \CPU0|cpu01_inst|xreg[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|Selector82~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|cpu01_inst|xreg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|xreg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|xreg[7] .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|xreg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N4
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector50 (
// Equation(s):
// \CPU0|cpu01_inst|Selector50~combout  = (\CPU0|cpu01_inst|Selector50~2_combout  & ((\CPU0|cpu01_inst|Selector50~3_combout  & ((\CPU0|cpu01_inst|xreg [7]))) # (!\CPU0|cpu01_inst|Selector50~3_combout  & (\CPU0|cpu01_inst|accb [7])))) # 
// (!\CPU0|cpu01_inst|Selector50~2_combout  & (\CPU0|cpu01_inst|Selector50~3_combout ))

	.dataa(\CPU0|cpu01_inst|Selector50~2_combout ),
	.datab(\CPU0|cpu01_inst|Selector50~3_combout ),
	.datac(\CPU0|cpu01_inst|accb [7]),
	.datad(\CPU0|cpu01_inst|xreg [7]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector50~combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector50 .lut_mask = 16'hEC64;
defparam \CPU0|cpu01_inst|Selector50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N6
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector51~0 (
// Equation(s):
// \CPU0|cpu01_inst|Selector51~0_combout  = (\CPU0|cpu01_inst|Selector50~1_combout  & ((\CPU0|cpu01_inst|Selector50~0_combout  & (\CPU0|cpu01_inst|ea [6])) # (!\CPU0|cpu01_inst|Selector50~0_combout  & ((\CPU0|cpu01_inst|op_code[6]~5_combout ))))) # 
// (!\CPU0|cpu01_inst|Selector50~1_combout  & (((\CPU0|cpu01_inst|Selector50~0_combout ))))

	.dataa(\CPU0|cpu01_inst|ea [6]),
	.datab(\CPU0|cpu01_inst|op_code[6]~5_combout ),
	.datac(\CPU0|cpu01_inst|Selector50~1_combout ),
	.datad(\CPU0|cpu01_inst|Selector50~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector51~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector51~0 .lut_mask = 16'hAFC0;
defparam \CPU0|cpu01_inst|Selector51~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N28
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector51 (
// Equation(s):
// \CPU0|cpu01_inst|Selector51~combout  = (\CPU0|cpu01_inst|Selector50~2_combout  & ((\CPU0|cpu01_inst|Selector51~0_combout  & (\CPU0|cpu01_inst|xreg [6])) # (!\CPU0|cpu01_inst|Selector51~0_combout  & ((\CPU0|cpu01_inst|accb [6]))))) # 
// (!\CPU0|cpu01_inst|Selector50~2_combout  & (((\CPU0|cpu01_inst|Selector51~0_combout ))))

	.dataa(\CPU0|cpu01_inst|Selector50~2_combout ),
	.datab(\CPU0|cpu01_inst|xreg [6]),
	.datac(\CPU0|cpu01_inst|accb [6]),
	.datad(\CPU0|cpu01_inst|Selector51~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector51~combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector51 .lut_mask = 16'hDDA0;
defparam \CPU0|cpu01_inst|Selector51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N10
cycloneive_lcell_comb \CPU0|cpu01_inst|ea[5]~26 (
// Equation(s):
// \CPU0|cpu01_inst|ea[5]~26_combout  = (\CPU0|cpu01_inst|Selector52~combout  & ((\CPU0|cpu01_inst|tempind[5]~2_combout  & (\CPU0|cpu01_inst|ea[4]~25  & VCC)) # (!\CPU0|cpu01_inst|tempind[5]~2_combout  & (!\CPU0|cpu01_inst|ea[4]~25 )))) # 
// (!\CPU0|cpu01_inst|Selector52~combout  & ((\CPU0|cpu01_inst|tempind[5]~2_combout  & (!\CPU0|cpu01_inst|ea[4]~25 )) # (!\CPU0|cpu01_inst|tempind[5]~2_combout  & ((\CPU0|cpu01_inst|ea[4]~25 ) # (GND)))))
// \CPU0|cpu01_inst|ea[5]~27  = CARRY((\CPU0|cpu01_inst|Selector52~combout  & (!\CPU0|cpu01_inst|tempind[5]~2_combout  & !\CPU0|cpu01_inst|ea[4]~25 )) # (!\CPU0|cpu01_inst|Selector52~combout  & ((!\CPU0|cpu01_inst|ea[4]~25 ) # 
// (!\CPU0|cpu01_inst|tempind[5]~2_combout ))))

	.dataa(\CPU0|cpu01_inst|Selector52~combout ),
	.datab(\CPU0|cpu01_inst|tempind[5]~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU0|cpu01_inst|ea[4]~25 ),
	.combout(\CPU0|cpu01_inst|ea[5]~26_combout ),
	.cout(\CPU0|cpu01_inst|ea[5]~27 ));
// synopsys translate_off
defparam \CPU0|cpu01_inst|ea[5]~26 .lut_mask = 16'h9617;
defparam \CPU0|cpu01_inst|ea[5]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N12
cycloneive_lcell_comb \CPU0|cpu01_inst|ea[6]~28 (
// Equation(s):
// \CPU0|cpu01_inst|ea[6]~28_combout  = ((\CPU0|cpu01_inst|tempind[6]~1_combout  $ (\CPU0|cpu01_inst|Selector51~combout  $ (!\CPU0|cpu01_inst|ea[5]~27 )))) # (GND)
// \CPU0|cpu01_inst|ea[6]~29  = CARRY((\CPU0|cpu01_inst|tempind[6]~1_combout  & ((\CPU0|cpu01_inst|Selector51~combout ) # (!\CPU0|cpu01_inst|ea[5]~27 ))) # (!\CPU0|cpu01_inst|tempind[6]~1_combout  & (\CPU0|cpu01_inst|Selector51~combout  & 
// !\CPU0|cpu01_inst|ea[5]~27 )))

	.dataa(\CPU0|cpu01_inst|tempind[6]~1_combout ),
	.datab(\CPU0|cpu01_inst|Selector51~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU0|cpu01_inst|ea[5]~27 ),
	.combout(\CPU0|cpu01_inst|ea[6]~28_combout ),
	.cout(\CPU0|cpu01_inst|ea[6]~29 ));
// synopsys translate_off
defparam \CPU0|cpu01_inst|ea[6]~28 .lut_mask = 16'h698E;
defparam \CPU0|cpu01_inst|ea[6]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N14
cycloneive_lcell_comb \CPU0|cpu01_inst|ea[7]~30 (
// Equation(s):
// \CPU0|cpu01_inst|ea[7]~30_combout  = (\CPU0|cpu01_inst|tempind[7]~0_combout  & ((\CPU0|cpu01_inst|Selector50~combout  & (\CPU0|cpu01_inst|ea[6]~29  & VCC)) # (!\CPU0|cpu01_inst|Selector50~combout  & (!\CPU0|cpu01_inst|ea[6]~29 )))) # 
// (!\CPU0|cpu01_inst|tempind[7]~0_combout  & ((\CPU0|cpu01_inst|Selector50~combout  & (!\CPU0|cpu01_inst|ea[6]~29 )) # (!\CPU0|cpu01_inst|Selector50~combout  & ((\CPU0|cpu01_inst|ea[6]~29 ) # (GND)))))
// \CPU0|cpu01_inst|ea[7]~31  = CARRY((\CPU0|cpu01_inst|tempind[7]~0_combout  & (!\CPU0|cpu01_inst|Selector50~combout  & !\CPU0|cpu01_inst|ea[6]~29 )) # (!\CPU0|cpu01_inst|tempind[7]~0_combout  & ((!\CPU0|cpu01_inst|ea[6]~29 ) # 
// (!\CPU0|cpu01_inst|Selector50~combout ))))

	.dataa(\CPU0|cpu01_inst|tempind[7]~0_combout ),
	.datab(\CPU0|cpu01_inst|Selector50~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU0|cpu01_inst|ea[6]~29 ),
	.combout(\CPU0|cpu01_inst|ea[7]~30_combout ),
	.cout(\CPU0|cpu01_inst|ea[7]~31 ));
// synopsys translate_off
defparam \CPU0|cpu01_inst|ea[7]~30 .lut_mask = 16'h9617;
defparam \CPU0|cpu01_inst|ea[7]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y17_N15
dffeas \CPU0|cpu01_inst|ea[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|ea[7]~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\CPU0|hold_s~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|ea [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|ea[7] .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|ea[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N10
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector8~0 (
// Equation(s):
// \CPU0|cpu01_inst|Selector8~0_combout  = (\CPU0|cpu01_inst|address~4_combout  & (((\CPU0|cpu01_inst|ea [7])))) # (!\CPU0|cpu01_inst|address~4_combout  & ((\CPU0|cpu01_inst|pc [7]) # ((\CPU0|cpu01_inst|WideOr164~0_combout ))))

	.dataa(\CPU0|cpu01_inst|pc [7]),
	.datab(\CPU0|cpu01_inst|ea [7]),
	.datac(\CPU0|cpu01_inst|address~4_combout ),
	.datad(\CPU0|cpu01_inst|WideOr164~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector8~0 .lut_mask = 16'hCFCA;
defparam \CPU0|cpu01_inst|Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N24
cycloneive_lcell_comb \arbiter_inst|system_address[7]~1 (
// Equation(s):
// \arbiter_inst|system_address[7]~1_combout  = (\CPU0|cpu01_inst|address~3_combout  & ((\CPU0|cpu01_inst|Selector8~0_combout ))) # (!\CPU0|cpu01_inst|address~3_combout  & (\CPU0|cpu01_inst|sp [7]))

	.dataa(\CPU0|cpu01_inst|address~3_combout ),
	.datab(\CPU0|cpu01_inst|sp [7]),
	.datac(gnd),
	.datad(\CPU0|cpu01_inst|Selector8~0_combout ),
	.cin(gnd),
	.combout(\arbiter_inst|system_address[7]~1_combout ),
	.cout());
// synopsys translate_off
defparam \arbiter_inst|system_address[7]~1 .lut_mask = 16'hEE44;
defparam \arbiter_inst|system_address[7]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y9_N17
dffeas \CPU0|cpu01_inst|sp[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|Selector175~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|cpu01_inst|sp[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|sp [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|sp[5] .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|sp[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N2
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector35~0 (
// Equation(s):
// \CPU0|cpu01_inst|Selector35~0_combout  = (\CPU0|cpu01_inst|WideOr122~0_combout  & (((\CPU0|cpu01_inst|ea [5]) # (!\CPU0|cpu01_inst|state.jmp_state~q )))) # (!\CPU0|cpu01_inst|WideOr122~0_combout  & (\CPU0|cpu01_inst|op_code[5]~4_combout ))

	.dataa(\CPU0|cpu01_inst|op_code[5]~4_combout ),
	.datab(\CPU0|cpu01_inst|state.jmp_state~q ),
	.datac(\CPU0|cpu01_inst|ea [5]),
	.datad(\CPU0|cpu01_inst|WideOr122~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector35~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector35~0 .lut_mask = 16'hF3AA;
defparam \CPU0|cpu01_inst|Selector35~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N0
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector35~1 (
// Equation(s):
// \CPU0|cpu01_inst|Selector35~1_combout  = (\CPU0|cpu01_inst|temppc~1_combout  & ((\CPU0|cpu01_inst|pc [5]))) # (!\CPU0|cpu01_inst|temppc~1_combout  & (\CPU0|cpu01_inst|Selector35~0_combout ))

	.dataa(\CPU0|cpu01_inst|temppc~1_combout ),
	.datab(gnd),
	.datac(\CPU0|cpu01_inst|Selector35~0_combout ),
	.datad(\CPU0|cpu01_inst|pc [5]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector35~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector35~1 .lut_mask = 16'hFA50;
defparam \CPU0|cpu01_inst|Selector35~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N26
cycloneive_lcell_comb \CPU0|cpu01_inst|tempof[4]~3 (
// Equation(s):
// \CPU0|cpu01_inst|tempof[4]~3_combout  = (\CPU0|cpu01_inst|ea [4] & \CPU0|cpu01_inst|state.branch_state~q )

	.dataa(gnd),
	.datab(\CPU0|cpu01_inst|ea [4]),
	.datac(\CPU0|cpu01_inst|state.branch_state~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|tempof[4]~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|tempof[4]~3 .lut_mask = 16'hC0C0;
defparam \CPU0|cpu01_inst|tempof[4]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N20
cycloneive_lcell_comb \CPU0|cpu01_inst|tempof[3]~4 (
// Equation(s):
// \CPU0|cpu01_inst|tempof[3]~4_combout  = (\CPU0|cpu01_inst|state.branch_state~q  & \CPU0|cpu01_inst|ea [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|cpu01_inst|state.branch_state~q ),
	.datad(\CPU0|cpu01_inst|ea [3]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|tempof[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|tempof[3]~4 .lut_mask = 16'hF000;
defparam \CPU0|cpu01_inst|tempof[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N0
cycloneive_lcell_comb \CPU0|cpu01_inst|pc[0]~16 (
// Equation(s):
// \CPU0|cpu01_inst|pc[0]~16_combout  = (\CPU0|cpu01_inst|Selector24~1_combout  & (\CPU0|cpu01_inst|Selector40~1_combout  $ (VCC))) # (!\CPU0|cpu01_inst|Selector24~1_combout  & (\CPU0|cpu01_inst|Selector40~1_combout  & VCC))
// \CPU0|cpu01_inst|pc[0]~17  = CARRY((\CPU0|cpu01_inst|Selector24~1_combout  & \CPU0|cpu01_inst|Selector40~1_combout ))

	.dataa(\CPU0|cpu01_inst|Selector24~1_combout ),
	.datab(\CPU0|cpu01_inst|Selector40~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|pc[0]~16_combout ),
	.cout(\CPU0|cpu01_inst|pc[0]~17 ));
// synopsys translate_off
defparam \CPU0|cpu01_inst|pc[0]~16 .lut_mask = 16'h6688;
defparam \CPU0|cpu01_inst|pc[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N2
cycloneive_lcell_comb \CPU0|cpu01_inst|pc[1]~18 (
// Equation(s):
// \CPU0|cpu01_inst|pc[1]~18_combout  = (\CPU0|cpu01_inst|tempof[1]~6_combout  & ((\CPU0|cpu01_inst|Selector39~1_combout  & (\CPU0|cpu01_inst|pc[0]~17  & VCC)) # (!\CPU0|cpu01_inst|Selector39~1_combout  & (!\CPU0|cpu01_inst|pc[0]~17 )))) # 
// (!\CPU0|cpu01_inst|tempof[1]~6_combout  & ((\CPU0|cpu01_inst|Selector39~1_combout  & (!\CPU0|cpu01_inst|pc[0]~17 )) # (!\CPU0|cpu01_inst|Selector39~1_combout  & ((\CPU0|cpu01_inst|pc[0]~17 ) # (GND)))))
// \CPU0|cpu01_inst|pc[1]~19  = CARRY((\CPU0|cpu01_inst|tempof[1]~6_combout  & (!\CPU0|cpu01_inst|Selector39~1_combout  & !\CPU0|cpu01_inst|pc[0]~17 )) # (!\CPU0|cpu01_inst|tempof[1]~6_combout  & ((!\CPU0|cpu01_inst|pc[0]~17 ) # 
// (!\CPU0|cpu01_inst|Selector39~1_combout ))))

	.dataa(\CPU0|cpu01_inst|tempof[1]~6_combout ),
	.datab(\CPU0|cpu01_inst|Selector39~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU0|cpu01_inst|pc[0]~17 ),
	.combout(\CPU0|cpu01_inst|pc[1]~18_combout ),
	.cout(\CPU0|cpu01_inst|pc[1]~19 ));
// synopsys translate_off
defparam \CPU0|cpu01_inst|pc[1]~18 .lut_mask = 16'h9617;
defparam \CPU0|cpu01_inst|pc[1]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y16_N3
dffeas \CPU0|cpu01_inst|pc[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|pc[1]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\CPU0|hold_s~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|pc [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|pc[1] .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|pc[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N12
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector39~0 (
// Equation(s):
// \CPU0|cpu01_inst|Selector39~0_combout  = (\CPU0|cpu01_inst|WideOr122~0_combout  & ((\CPU0|cpu01_inst|ea [1]) # ((!\CPU0|cpu01_inst|state.jmp_state~q )))) # (!\CPU0|cpu01_inst|WideOr122~0_combout  & (((\CPU0|cpu01_inst|op_code[1]~0_combout ))))

	.dataa(\CPU0|cpu01_inst|WideOr122~0_combout ),
	.datab(\CPU0|cpu01_inst|ea [1]),
	.datac(\CPU0|cpu01_inst|op_code[1]~0_combout ),
	.datad(\CPU0|cpu01_inst|state.jmp_state~q ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector39~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector39~0 .lut_mask = 16'hD8FA;
defparam \CPU0|cpu01_inst|Selector39~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N14
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector39~1 (
// Equation(s):
// \CPU0|cpu01_inst|Selector39~1_combout  = (\CPU0|cpu01_inst|temppc~1_combout  & (\CPU0|cpu01_inst|pc [1])) # (!\CPU0|cpu01_inst|temppc~1_combout  & ((\CPU0|cpu01_inst|Selector39~0_combout )))

	.dataa(\CPU0|cpu01_inst|temppc~1_combout ),
	.datab(gnd),
	.datac(\CPU0|cpu01_inst|pc [1]),
	.datad(\CPU0|cpu01_inst|Selector39~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector39~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector39~1 .lut_mask = 16'hF5A0;
defparam \CPU0|cpu01_inst|Selector39~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N4
cycloneive_lcell_comb \CPU0|cpu01_inst|pc[2]~20 (
// Equation(s):
// \CPU0|cpu01_inst|pc[2]~20_combout  = ((\CPU0|cpu01_inst|tempof[2]~5_combout  $ (\CPU0|cpu01_inst|Selector38~1_combout  $ (!\CPU0|cpu01_inst|pc[1]~19 )))) # (GND)
// \CPU0|cpu01_inst|pc[2]~21  = CARRY((\CPU0|cpu01_inst|tempof[2]~5_combout  & ((\CPU0|cpu01_inst|Selector38~1_combout ) # (!\CPU0|cpu01_inst|pc[1]~19 ))) # (!\CPU0|cpu01_inst|tempof[2]~5_combout  & (\CPU0|cpu01_inst|Selector38~1_combout  & 
// !\CPU0|cpu01_inst|pc[1]~19 )))

	.dataa(\CPU0|cpu01_inst|tempof[2]~5_combout ),
	.datab(\CPU0|cpu01_inst|Selector38~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU0|cpu01_inst|pc[1]~19 ),
	.combout(\CPU0|cpu01_inst|pc[2]~20_combout ),
	.cout(\CPU0|cpu01_inst|pc[2]~21 ));
// synopsys translate_off
defparam \CPU0|cpu01_inst|pc[2]~20 .lut_mask = 16'h698E;
defparam \CPU0|cpu01_inst|pc[2]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y16_N5
dffeas \CPU0|cpu01_inst|pc[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|pc[2]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\CPU0|hold_s~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|pc [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|pc[2] .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|pc[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N18
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector38~0 (
// Equation(s):
// \CPU0|cpu01_inst|Selector38~0_combout  = (\CPU0|cpu01_inst|WideOr122~0_combout  & (((\CPU0|cpu01_inst|ea [2]) # (!\CPU0|cpu01_inst|state.jmp_state~q )))) # (!\CPU0|cpu01_inst|WideOr122~0_combout  & (\CPU0|cpu01_inst|op_code[2]~1_combout ))

	.dataa(\CPU0|cpu01_inst|op_code[2]~1_combout ),
	.datab(\CPU0|cpu01_inst|state.jmp_state~q ),
	.datac(\CPU0|cpu01_inst|WideOr122~0_combout ),
	.datad(\CPU0|cpu01_inst|ea [2]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector38~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector38~0 .lut_mask = 16'hFA3A;
defparam \CPU0|cpu01_inst|Selector38~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N4
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector38~1 (
// Equation(s):
// \CPU0|cpu01_inst|Selector38~1_combout  = (\CPU0|cpu01_inst|temppc~1_combout  & (\CPU0|cpu01_inst|pc [2])) # (!\CPU0|cpu01_inst|temppc~1_combout  & ((\CPU0|cpu01_inst|Selector38~0_combout )))

	.dataa(gnd),
	.datab(\CPU0|cpu01_inst|pc [2]),
	.datac(\CPU0|cpu01_inst|temppc~1_combout ),
	.datad(\CPU0|cpu01_inst|Selector38~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector38~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector38~1 .lut_mask = 16'hCFC0;
defparam \CPU0|cpu01_inst|Selector38~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N6
cycloneive_lcell_comb \CPU0|cpu01_inst|pc[3]~22 (
// Equation(s):
// \CPU0|cpu01_inst|pc[3]~22_combout  = (\CPU0|cpu01_inst|Selector37~1_combout  & ((\CPU0|cpu01_inst|tempof[3]~4_combout  & (\CPU0|cpu01_inst|pc[2]~21  & VCC)) # (!\CPU0|cpu01_inst|tempof[3]~4_combout  & (!\CPU0|cpu01_inst|pc[2]~21 )))) # 
// (!\CPU0|cpu01_inst|Selector37~1_combout  & ((\CPU0|cpu01_inst|tempof[3]~4_combout  & (!\CPU0|cpu01_inst|pc[2]~21 )) # (!\CPU0|cpu01_inst|tempof[3]~4_combout  & ((\CPU0|cpu01_inst|pc[2]~21 ) # (GND)))))
// \CPU0|cpu01_inst|pc[3]~23  = CARRY((\CPU0|cpu01_inst|Selector37~1_combout  & (!\CPU0|cpu01_inst|tempof[3]~4_combout  & !\CPU0|cpu01_inst|pc[2]~21 )) # (!\CPU0|cpu01_inst|Selector37~1_combout  & ((!\CPU0|cpu01_inst|pc[2]~21 ) # 
// (!\CPU0|cpu01_inst|tempof[3]~4_combout ))))

	.dataa(\CPU0|cpu01_inst|Selector37~1_combout ),
	.datab(\CPU0|cpu01_inst|tempof[3]~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU0|cpu01_inst|pc[2]~21 ),
	.combout(\CPU0|cpu01_inst|pc[3]~22_combout ),
	.cout(\CPU0|cpu01_inst|pc[3]~23 ));
// synopsys translate_off
defparam \CPU0|cpu01_inst|pc[3]~22 .lut_mask = 16'h9617;
defparam \CPU0|cpu01_inst|pc[3]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N10
cycloneive_lcell_comb \CPU0|cpu01_inst|pc[5]~26 (
// Equation(s):
// \CPU0|cpu01_inst|pc[5]~26_combout  = (\CPU0|cpu01_inst|tempof[5]~2_combout  & ((\CPU0|cpu01_inst|Selector35~1_combout  & (\CPU0|cpu01_inst|pc[4]~25  & VCC)) # (!\CPU0|cpu01_inst|Selector35~1_combout  & (!\CPU0|cpu01_inst|pc[4]~25 )))) # 
// (!\CPU0|cpu01_inst|tempof[5]~2_combout  & ((\CPU0|cpu01_inst|Selector35~1_combout  & (!\CPU0|cpu01_inst|pc[4]~25 )) # (!\CPU0|cpu01_inst|Selector35~1_combout  & ((\CPU0|cpu01_inst|pc[4]~25 ) # (GND)))))
// \CPU0|cpu01_inst|pc[5]~27  = CARRY((\CPU0|cpu01_inst|tempof[5]~2_combout  & (!\CPU0|cpu01_inst|Selector35~1_combout  & !\CPU0|cpu01_inst|pc[4]~25 )) # (!\CPU0|cpu01_inst|tempof[5]~2_combout  & ((!\CPU0|cpu01_inst|pc[4]~25 ) # 
// (!\CPU0|cpu01_inst|Selector35~1_combout ))))

	.dataa(\CPU0|cpu01_inst|tempof[5]~2_combout ),
	.datab(\CPU0|cpu01_inst|Selector35~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU0|cpu01_inst|pc[4]~25 ),
	.combout(\CPU0|cpu01_inst|pc[5]~26_combout ),
	.cout(\CPU0|cpu01_inst|pc[5]~27 ));
// synopsys translate_off
defparam \CPU0|cpu01_inst|pc[5]~26 .lut_mask = 16'h9617;
defparam \CPU0|cpu01_inst|pc[5]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y16_N11
dffeas \CPU0|cpu01_inst|pc[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|pc[5]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\CPU0|hold_s~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|pc [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|pc[5] .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|pc[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N18
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector10~0 (
// Equation(s):
// \CPU0|cpu01_inst|Selector10~0_combout  = (\CPU0|cpu01_inst|address~4_combout  & (\CPU0|cpu01_inst|ea [5])) # (!\CPU0|cpu01_inst|address~4_combout  & (((\CPU0|cpu01_inst|pc [5]) # (\CPU0|cpu01_inst|WideOr164~0_combout ))))

	.dataa(\CPU0|cpu01_inst|ea [5]),
	.datab(\CPU0|cpu01_inst|address~4_combout ),
	.datac(\CPU0|cpu01_inst|pc [5]),
	.datad(\CPU0|cpu01_inst|WideOr164~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector10~0 .lut_mask = 16'hBBB8;
defparam \CPU0|cpu01_inst|Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N16
cycloneive_lcell_comb \arbiter_inst|system_address[5]~2 (
// Equation(s):
// \arbiter_inst|system_address[5]~2_combout  = (\CPU0|cpu01_inst|address~3_combout  & ((\CPU0|cpu01_inst|Selector10~0_combout ))) # (!\CPU0|cpu01_inst|address~3_combout  & (\CPU0|cpu01_inst|sp [5]))

	.dataa(\CPU0|cpu01_inst|address~3_combout ),
	.datab(\CPU0|cpu01_inst|sp [5]),
	.datac(gnd),
	.datad(\CPU0|cpu01_inst|Selector10~0_combout ),
	.cin(gnd),
	.combout(\arbiter_inst|system_address[5]~2_combout ),
	.cout());
// synopsys translate_off
defparam \arbiter_inst|system_address[5]~2 .lut_mask = 16'hEE44;
defparam \arbiter_inst|system_address[5]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N6
cycloneive_lcell_comb \CPU0|Equal0~2 (
// Equation(s):
// \CPU0|Equal0~2_combout  = (!\arbiter_inst|system_address[6]~0_combout  & (!\arbiter_inst|system_address[7]~1_combout  & (!\arbiter_inst|system_address[4]~3_combout  & !\arbiter_inst|system_address[5]~2_combout )))

	.dataa(\arbiter_inst|system_address[6]~0_combout ),
	.datab(\arbiter_inst|system_address[7]~1_combout ),
	.datac(\arbiter_inst|system_address[4]~3_combout ),
	.datad(\arbiter_inst|system_address[5]~2_combout ),
	.cin(gnd),
	.combout(\CPU0|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|Equal0~2 .lut_mask = 16'h0001;
defparam \CPU0|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N24
cycloneive_lcell_comb \CPU0|Equal4~0 (
// Equation(s):
// \CPU0|Equal4~0_combout  = (\CPU0|always1~2_combout  & (\CPU0|cpu01_inst|Selector12~combout  & (!\CPU0|cpu01_inst|Selector13~combout  & \CPU0|Equal0~2_combout )))

	.dataa(\CPU0|always1~2_combout ),
	.datab(\CPU0|cpu01_inst|Selector12~combout ),
	.datac(\CPU0|cpu01_inst|Selector13~combout ),
	.datad(\CPU0|Equal0~2_combout ),
	.cin(gnd),
	.combout(\CPU0|Equal4~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|Equal4~0 .lut_mask = 16'h0800;
defparam \CPU0|Equal4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y9_N1
dffeas \CPU0|cpu01_inst|sp[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|Selector179~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|cpu01_inst|sp[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|sp [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|sp[1] .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|sp[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N20
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector14~0 (
// Equation(s):
// \CPU0|cpu01_inst|Selector14~0_combout  = (\CPU0|cpu01_inst|Selector12~12_combout  & ((\CPU0|cpu01_inst|WideOr164~0_combout ) # ((\CPU0|cpu01_inst|pc [1])))) # (!\CPU0|cpu01_inst|Selector12~12_combout  & (((\CPU0|cpu01_inst|sp [1]))))

	.dataa(\CPU0|cpu01_inst|WideOr164~0_combout ),
	.datab(\CPU0|cpu01_inst|pc [1]),
	.datac(\CPU0|cpu01_inst|Selector12~12_combout ),
	.datad(\CPU0|cpu01_inst|sp [1]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector14~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector14~0 .lut_mask = 16'hEFE0;
defparam \CPU0|cpu01_inst|Selector14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N6
cycloneive_lcell_comb \CPU0|Equal0~5 (
// Equation(s):
// \CPU0|Equal0~5_combout  = (!\CPU0|cpu01_inst|Selector15~12_combout  & ((\CPU0|cpu01_inst|Selector12~10_combout  & (!\CPU0|cpu01_inst|Selector14~1_combout )) # (!\CPU0|cpu01_inst|Selector12~10_combout  & ((!\CPU0|cpu01_inst|Selector14~0_combout )))))

	.dataa(\CPU0|cpu01_inst|Selector14~1_combout ),
	.datab(\CPU0|cpu01_inst|Selector12~10_combout ),
	.datac(\CPU0|cpu01_inst|Selector15~12_combout ),
	.datad(\CPU0|cpu01_inst|Selector14~0_combout ),
	.cin(gnd),
	.combout(\CPU0|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|Equal0~5 .lut_mask = 16'h0407;
defparam \CPU0|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N26
cycloneive_lcell_comb \CPU0|EOCI~0 (
// Equation(s):
// \CPU0|EOCI~0_combout  = (\reset~q ) # ((\comb~0_combout  & (\CPU0|Equal4~0_combout  & \CPU0|Equal0~5_combout )))

	.dataa(\comb~0_combout ),
	.datab(\CPU0|Equal4~0_combout ),
	.datac(\reset~q ),
	.datad(\CPU0|Equal0~5_combout ),
	.cin(gnd),
	.combout(\CPU0|EOCI~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|EOCI~0 .lut_mask = 16'hF8F0;
defparam \CPU0|EOCI~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y12_N27
dffeas \CPU0|EOCI (
	.clk(!\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|EOCI~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|EOCI~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|EOCI~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|EOCI .is_wysiwyg = "true";
defparam \CPU0|EOCI .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N0
cycloneive_lcell_comb \CPU0|Add0~0 (
// Equation(s):
// \CPU0|Add0~0_combout  = \CPU0|counter [0] $ (VCC)
// \CPU0|Add0~1  = CARRY(\CPU0|counter [0])

	.dataa(gnd),
	.datab(\CPU0|counter [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\CPU0|Add0~0_combout ),
	.cout(\CPU0|Add0~1 ));
// synopsys translate_off
defparam \CPU0|Add0~0 .lut_mask = 16'h33CC;
defparam \CPU0|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N20
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector286~1 (
// Equation(s):
// \CPU0|cpu01_inst|Selector286~1_combout  = (\CPU0|cpu01_inst|Decoder7~5_combout  & (\CPU0|cpu01_inst|op_code [7] & ((\CPU0|cpu01_inst|Selector280~0_combout ) # (\CPU0|cpu01_inst|Selector286~0_combout ))))

	.dataa(\CPU0|cpu01_inst|Decoder7~5_combout ),
	.datab(\CPU0|cpu01_inst|op_code [7]),
	.datac(\CPU0|cpu01_inst|Selector280~0_combout ),
	.datad(\CPU0|cpu01_inst|Selector286~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector286~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector286~1 .lut_mask = 16'h8880;
defparam \CPU0|cpu01_inst|Selector286~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N28
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector286~2 (
// Equation(s):
// \CPU0|cpu01_inst|Selector286~2_combout  = (\CPU0|cpu01_inst|state.write16_state~q ) # ((\CPU0|cpu01_inst|Selector286~1_combout ) # ((!\CPU0|cpu01_inst|WideOr108~0_combout  & \CPU0|cpu01_inst|Selector241~0_combout )))

	.dataa(\CPU0|cpu01_inst|WideOr108~0_combout ),
	.datab(\CPU0|cpu01_inst|state.write16_state~q ),
	.datac(\CPU0|cpu01_inst|Selector241~0_combout ),
	.datad(\CPU0|cpu01_inst|Selector286~1_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector286~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector286~2 .lut_mask = 16'hFFDC;
defparam \CPU0|cpu01_inst|Selector286~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y9_N29
dffeas \CPU0|cpu01_inst|state.write8_state (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|Selector286~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!button_s[3]),
	.sload(gnd),
	.ena(\CPU0|cpu01_inst|state~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|state.write8_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|state.write8_state .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|state.write8_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N16
cycloneive_lcell_comb \CPU0|cpu01_inst|WideOr142~1 (
// Equation(s):
// \CPU0|cpu01_inst|WideOr142~1_combout  = (\CPU0|cpu01_inst|WideOr142~0_combout  & (!\CPU0|cpu01_inst|state.branch_state~q  & !\CPU0|cpu01_inst|state.mul_state~q ))

	.dataa(\CPU0|cpu01_inst|WideOr142~0_combout ),
	.datab(gnd),
	.datac(\CPU0|cpu01_inst|state.branch_state~q ),
	.datad(\CPU0|cpu01_inst|state.mul_state~q ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|WideOr142~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|WideOr142~1 .lut_mask = 16'h000A;
defparam \CPU0|cpu01_inst|WideOr142~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N2
cycloneive_lcell_comb \CPU0|cpu01_inst|WideOr142~2 (
// Equation(s):
// \CPU0|cpu01_inst|WideOr142~2_combout  = (!\CPU0|cpu01_inst|state.execute_state~q  & (\CPU0|cpu01_inst|WideOr142~1_combout  & (!\CPU0|cpu01_inst|state.indexed_state~q  & \CPU0|cpu01_inst|WideOr132~2_combout )))

	.dataa(\CPU0|cpu01_inst|state.execute_state~q ),
	.datab(\CPU0|cpu01_inst|WideOr142~1_combout ),
	.datac(\CPU0|cpu01_inst|state.indexed_state~q ),
	.datad(\CPU0|cpu01_inst|WideOr132~2_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|WideOr142~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|WideOr142~2 .lut_mask = 16'h0400;
defparam \CPU0|cpu01_inst|WideOr142~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N8
cycloneive_lcell_comb \CPU0|cpu01_inst|WideOr172 (
// Equation(s):
// \CPU0|cpu01_inst|WideOr172~combout  = (!\CPU0|cpu01_inst|state.rti_state~q  & (!\CPU0|cpu01_inst|state.int_mask_state~q  & (!\CPU0|cpu01_inst|state.int_wai_state~q  & \CPU0|cpu01_inst|WideOr142~2_combout )))

	.dataa(\CPU0|cpu01_inst|state.rti_state~q ),
	.datab(\CPU0|cpu01_inst|state.int_mask_state~q ),
	.datac(\CPU0|cpu01_inst|state.int_wai_state~q ),
	.datad(\CPU0|cpu01_inst|WideOr142~2_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|WideOr172~combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|WideOr172 .lut_mask = 16'h0100;
defparam \CPU0|cpu01_inst|WideOr172 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N2
cycloneive_lcell_comb \comb~0 (
// Equation(s):
// \comb~0_combout  = (\CPU0|cpu01_inst|WideOr172~combout  & (((\CPU0|cpu01_inst|state.write16_state~q ) # (\CPU0|cpu01_inst|state.write8_state~q )) # (!\CPU0|cpu01_inst|WideOr174~4_combout )))

	.dataa(\CPU0|cpu01_inst|WideOr174~4_combout ),
	.datab(\CPU0|cpu01_inst|state.write16_state~q ),
	.datac(\CPU0|cpu01_inst|state.write8_state~q ),
	.datad(\CPU0|cpu01_inst|WideOr172~combout ),
	.cin(gnd),
	.combout(\comb~0_combout ),
	.cout());
// synopsys translate_off
defparam \comb~0 .lut_mask = 16'hFD00;
defparam \comb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N16
cycloneive_lcell_comb \CPU0|always1~4 (
// Equation(s):
// \CPU0|always1~4_combout  = (!\CPU0|cpu01_inst|Selector14~combout  & (\CPU0|cpu01_inst|Selector15~12_combout  & (\CPU0|Equal4~0_combout  & \comb~0_combout )))

	.dataa(\CPU0|cpu01_inst|Selector14~combout ),
	.datab(\CPU0|cpu01_inst|Selector15~12_combout ),
	.datac(\CPU0|Equal4~0_combout ),
	.datad(\comb~0_combout ),
	.cin(gnd),
	.combout(\CPU0|always1~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|always1~4 .lut_mask = 16'h4000;
defparam \CPU0|always1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N10
cycloneive_lcell_comb \CPU0|counter~1 (
// Equation(s):
// \CPU0|counter~1_combout  = (!\reset~q  & (\CPU0|Add0~0_combout  & !\CPU0|always1~4_combout ))

	.dataa(\reset~q ),
	.datab(\CPU0|Add0~0_combout ),
	.datac(gnd),
	.datad(\CPU0|always1~4_combout ),
	.cin(gnd),
	.combout(\CPU0|counter~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|counter~1 .lut_mask = 16'h0044;
defparam \CPU0|counter~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y10_N11
dffeas \CPU0|counter[0] (
	.clk(!\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|counter~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|counter[0] .is_wysiwyg = "true";
defparam \CPU0|counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N2
cycloneive_lcell_comb \CPU0|Add0~2 (
// Equation(s):
// \CPU0|Add0~2_combout  = (\CPU0|counter [1] & (!\CPU0|Add0~1 )) # (!\CPU0|counter [1] & ((\CPU0|Add0~1 ) # (GND)))
// \CPU0|Add0~3  = CARRY((!\CPU0|Add0~1 ) # (!\CPU0|counter [1]))

	.dataa(\CPU0|counter [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU0|Add0~1 ),
	.combout(\CPU0|Add0~2_combout ),
	.cout(\CPU0|Add0~3 ));
// synopsys translate_off
defparam \CPU0|Add0~2 .lut_mask = 16'h5A5F;
defparam \CPU0|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N18
cycloneive_lcell_comb \CPU0|OCRH~0 (
// Equation(s):
// \CPU0|OCRH~0_combout  = (\CPU0|cpu01_inst|Selector23~6_combout  & !\reset~q )

	.dataa(\CPU0|cpu01_inst|Selector23~6_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\reset~q ),
	.cin(gnd),
	.combout(\CPU0|OCRH~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|OCRH~0 .lut_mask = 16'h00AA;
defparam \CPU0|OCRH~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N24
cycloneive_lcell_comb \CPU0|cpu01_inst|rw~0 (
// Equation(s):
// \CPU0|cpu01_inst|rw~0_combout  = (\CPU0|cpu01_inst|WideOr174~4_combout  & (!\CPU0|cpu01_inst|state.write16_state~q  & !\CPU0|cpu01_inst|state.write8_state~q ))

	.dataa(\CPU0|cpu01_inst|WideOr174~4_combout ),
	.datab(gnd),
	.datac(\CPU0|cpu01_inst|state.write16_state~q ),
	.datad(\CPU0|cpu01_inst|state.write8_state~q ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|rw~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|rw~0 .lut_mask = 16'h000A;
defparam \CPU0|cpu01_inst|rw~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N0
cycloneive_lcell_comb \CPU0|Equal8~0 (
// Equation(s):
// \CPU0|Equal8~0_combout  = (\CPU0|cpu01_inst|Selector13~combout  & (!\CPU0|cpu01_inst|Selector15~12_combout  & (!\CPU0|cpu01_inst|Selector14~combout  & \CPU0|cpu01_inst|Selector12~combout )))

	.dataa(\CPU0|cpu01_inst|Selector13~combout ),
	.datab(\CPU0|cpu01_inst|Selector15~12_combout ),
	.datac(\CPU0|cpu01_inst|Selector14~combout ),
	.datad(\CPU0|cpu01_inst|Selector12~combout ),
	.cin(gnd),
	.combout(\CPU0|Equal8~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|Equal8~0 .lut_mask = 16'h0200;
defparam \CPU0|Equal8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N16
cycloneive_lcell_comb \CPU0|Equal8~1 (
// Equation(s):
// \CPU0|Equal8~1_combout  = (\CPU0|Equal0~2_combout  & (\CPU0|always1~2_combout  & \CPU0|Equal8~0_combout ))

	.dataa(\CPU0|Equal0~2_combout ),
	.datab(gnd),
	.datac(\CPU0|always1~2_combout ),
	.datad(\CPU0|Equal8~0_combout ),
	.cin(gnd),
	.combout(\CPU0|Equal8~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|Equal8~1 .lut_mask = 16'hA000;
defparam \CPU0|Equal8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N10
cycloneive_lcell_comb \CPU0|OCRL[3]~0 (
// Equation(s):
// \CPU0|OCRL[3]~0_combout  = (\reset~q ) # ((!\CPU0|cpu01_inst|rw~0_combout  & (\CPU0|cpu01_inst|WideOr172~combout  & \CPU0|Equal8~1_combout )))

	.dataa(\reset~q ),
	.datab(\CPU0|cpu01_inst|rw~0_combout ),
	.datac(\CPU0|cpu01_inst|WideOr172~combout ),
	.datad(\CPU0|Equal8~1_combout ),
	.cin(gnd),
	.combout(\CPU0|OCRL[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|OCRL[3]~0 .lut_mask = 16'hBAAA;
defparam \CPU0|OCRL[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y12_N19
dffeas \CPU0|OCRL[0] (
	.clk(!\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|OCRH~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|OCRL[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|OCRL [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|OCRL[0] .is_wysiwyg = "true";
defparam \CPU0|OCRL[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N22
cycloneive_lcell_comb \CPU0|Equal10~10 (
// Equation(s):
// \CPU0|Equal10~10_combout  = \CPU0|OCRL [0] $ (((!\CPU0|always1~4_combout  & \CPU0|Add0~0_combout )))

	.dataa(gnd),
	.datab(\CPU0|OCRL [0]),
	.datac(\CPU0|always1~4_combout ),
	.datad(\CPU0|Add0~0_combout ),
	.cin(gnd),
	.combout(\CPU0|Equal10~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|Equal10~10 .lut_mask = 16'hC3CC;
defparam \CPU0|Equal10~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N28
cycloneive_lcell_comb \CPU0|Equal10~11 (
// Equation(s):
// \CPU0|Equal10~11_combout  = (!\CPU0|Equal10~10_combout  & (\CPU0|OCRL [1] $ (((\CPU0|always1~4_combout ) # (!\CPU0|Add0~2_combout )))))

	.dataa(\CPU0|OCRL [1]),
	.datab(\CPU0|Add0~2_combout ),
	.datac(\CPU0|Equal10~10_combout ),
	.datad(\CPU0|always1~4_combout ),
	.cin(gnd),
	.combout(\CPU0|Equal10~11_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|Equal10~11 .lut_mask = 16'h0509;
defparam \CPU0|Equal10~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N8
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector18~0 (
// Equation(s):
// \CPU0|cpu01_inst|Selector18~0_combout  = (\CPU0|cpu01_inst|acca [5] & ((\CPU0|cpu01_inst|state.int_acca_state~q ) # ((\CPU0|cpu01_inst|state.psha_state~q ) # (!\CPU0|cpu01_inst|acca_ctrl~0_combout ))))

	.dataa(\CPU0|cpu01_inst|acca [5]),
	.datab(\CPU0|cpu01_inst|state.int_acca_state~q ),
	.datac(\CPU0|cpu01_inst|acca_ctrl~0_combout ),
	.datad(\CPU0|cpu01_inst|state.psha_state~q ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector18~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector18~0 .lut_mask = 16'hAA8A;
defparam \CPU0|cpu01_inst|Selector18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N0
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector125~4 (
// Equation(s):
// \CPU0|cpu01_inst|Selector125~4_combout  = (\CPU0|cpu01_inst|state.rti_cc_state~q  & ((\CPU0|cpu01_inst|op_code[4]~3_combout ) # ((\CPU0|cpu01_inst|cc [4] & !\CPU0|cpu01_inst|WideNor9~combout )))) # (!\CPU0|cpu01_inst|state.rti_cc_state~q  & 
// (\CPU0|cpu01_inst|cc [4] & ((!\CPU0|cpu01_inst|WideNor9~combout ))))

	.dataa(\CPU0|cpu01_inst|state.rti_cc_state~q ),
	.datab(\CPU0|cpu01_inst|cc [4]),
	.datac(\CPU0|cpu01_inst|op_code[4]~3_combout ),
	.datad(\CPU0|cpu01_inst|WideNor9~combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector125~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector125~4 .lut_mask = 16'hA0EC;
defparam \CPU0|cpu01_inst|Selector125~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N6
cycloneive_lcell_comb \CPU0|cpu01_inst|alu_ctrl.alu_tap~0 (
// Equation(s):
// \CPU0|cpu01_inst|alu_ctrl.alu_tap~0_combout  = (\CPU0|cpu01_inst|Decoder8~0_combout  & (\CPU0|cpu01_inst|state.decode_state~q  & \CPU0|cpu01_inst|Decoder7~12_combout ))

	.dataa(\CPU0|cpu01_inst|Decoder8~0_combout ),
	.datab(gnd),
	.datac(\CPU0|cpu01_inst|state.decode_state~q ),
	.datad(\CPU0|cpu01_inst|Decoder7~12_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|alu_ctrl.alu_tap~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|alu_ctrl.alu_tap~0 .lut_mask = 16'hA000;
defparam \CPU0|cpu01_inst|alu_ctrl.alu_tap~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N8
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector125~0 (
// Equation(s):
// \CPU0|cpu01_inst|Selector125~0_combout  = (\CPU0|cpu01_inst|state.int_mask_state~q ) # ((\CPU0|cpu01_inst|Decoder7~3_combout  & (\CPU0|cpu01_inst|Decoder8~0_combout  & \CPU0|cpu01_inst|state.decode_state~q )))

	.dataa(\CPU0|cpu01_inst|state.int_mask_state~q ),
	.datab(\CPU0|cpu01_inst|Decoder7~3_combout ),
	.datac(\CPU0|cpu01_inst|Decoder8~0_combout ),
	.datad(\CPU0|cpu01_inst|state.decode_state~q ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector125~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector125~0 .lut_mask = 16'hEAAA;
defparam \CPU0|cpu01_inst|Selector125~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N18
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector125~1 (
// Equation(s):
// \CPU0|cpu01_inst|Selector125~1_combout  = (((!\CPU0|cpu01_inst|Decoder7~12_combout  & !\CPU0|cpu01_inst|Decoder7~13_combout )) # (!\CPU0|cpu01_inst|state.decode_state~q )) # (!\CPU0|cpu01_inst|Decoder8~0_combout )

	.dataa(\CPU0|cpu01_inst|Decoder8~0_combout ),
	.datab(\CPU0|cpu01_inst|Decoder7~12_combout ),
	.datac(\CPU0|cpu01_inst|state.decode_state~q ),
	.datad(\CPU0|cpu01_inst|Decoder7~13_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector125~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector125~1 .lut_mask = 16'h5F7F;
defparam \CPU0|cpu01_inst|Selector125~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N28
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector125~2 (
// Equation(s):
// \CPU0|cpu01_inst|Selector125~2_combout  = (\CPU0|cpu01_inst|Selector125~0_combout ) # ((\CPU0|cpu01_inst|cc [4] & (!\CPU0|cpu01_inst|state.int_wai_state~q  & \CPU0|cpu01_inst|Selector125~1_combout )))

	.dataa(\CPU0|cpu01_inst|cc [4]),
	.datab(\CPU0|cpu01_inst|state.int_wai_state~q ),
	.datac(\CPU0|cpu01_inst|Selector125~0_combout ),
	.datad(\CPU0|cpu01_inst|Selector125~1_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector125~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector125~2 .lut_mask = 16'hF2F0;
defparam \CPU0|cpu01_inst|Selector125~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N6
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector125~3 (
// Equation(s):
// \CPU0|cpu01_inst|Selector125~3_combout  = (\CPU0|cpu01_inst|Selector282~10_combout  & ((\CPU0|cpu01_inst|Selector125~2_combout ) # ((\CPU0|cpu01_inst|Selector152~2_combout  & \CPU0|cpu01_inst|alu_ctrl.alu_tap~0_combout ))))

	.dataa(\CPU0|cpu01_inst|Selector152~2_combout ),
	.datab(\CPU0|cpu01_inst|alu_ctrl.alu_tap~0_combout ),
	.datac(\CPU0|cpu01_inst|Selector282~10_combout ),
	.datad(\CPU0|cpu01_inst|Selector125~2_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector125~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector125~3 .lut_mask = 16'hF080;
defparam \CPU0|cpu01_inst|Selector125~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N26
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector125~5 (
// Equation(s):
// \CPU0|cpu01_inst|Selector125~5_combout  = (\CPU0|cpu01_inst|Selector125~4_combout ) # (\CPU0|cpu01_inst|Selector125~3_combout )

	.dataa(gnd),
	.datab(\CPU0|cpu01_inst|Selector125~4_combout ),
	.datac(gnd),
	.datad(\CPU0|cpu01_inst|Selector125~3_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector125~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector125~5 .lut_mask = 16'hFFCC;
defparam \CPU0|cpu01_inst|Selector125~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y11_N27
dffeas \CPU0|cpu01_inst|cc[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|Selector125~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\CPU0|hold_s~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|cc [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|cc[4] .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|cc[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N8
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector16~0 (
// Equation(s):
// \CPU0|cpu01_inst|Selector16~0_combout  = (\CPU0|cpu01_inst|acca [7] & ((\CPU0|cpu01_inst|state.int_acca_state~q ) # ((\CPU0|cpu01_inst|state.psha_state~q ) # (!\CPU0|cpu01_inst|acca_ctrl~0_combout ))))

	.dataa(\CPU0|cpu01_inst|acca [7]),
	.datab(\CPU0|cpu01_inst|state.int_acca_state~q ),
	.datac(\CPU0|cpu01_inst|acca_ctrl~0_combout ),
	.datad(\CPU0|cpu01_inst|state.psha_state~q ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector16~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector16~0 .lut_mask = 16'hAA8A;
defparam \CPU0|cpu01_inst|Selector16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N24
cycloneive_lcell_comb \CPU0|cpu01_inst|WideOr123~0 (
// Equation(s):
// \CPU0|cpu01_inst|WideOr123~0_combout  = (!\CPU0|cpu01_inst|state.rts_hi_state~q  & (!\CPU0|cpu01_inst|state.rti_pch_state~q  & !\CPU0|cpu01_inst|state.vect_hi_state~q ))

	.dataa(\CPU0|cpu01_inst|state.rts_hi_state~q ),
	.datab(\CPU0|cpu01_inst|state.rti_pch_state~q ),
	.datac(\CPU0|cpu01_inst|state.vect_hi_state~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|WideOr123~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|WideOr123~0 .lut_mask = 16'h0101;
defparam \CPU0|cpu01_inst|WideOr123~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N14
cycloneive_lcell_comb \CPU0|cpu01_inst|state~87 (
// Equation(s):
// \CPU0|cpu01_inst|state~87_combout  = (button_s[3] & \CPU0|cpu01_inst|state.jsr_state~q )

	.dataa(button_s[3]),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU0|cpu01_inst|state.jsr_state~q ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state~87_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state~87 .lut_mask = 16'hAA00;
defparam \CPU0|cpu01_inst|state~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y13_N15
dffeas \CPU0|cpu01_inst|state.jsr1_state (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|state~87_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|cpu01_inst|state~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|state.jsr1_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|state.jsr1_state .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|state.jsr1_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N2
cycloneive_lcell_comb \CPU0|cpu01_inst|Decoder8~4 (
// Equation(s):
// \CPU0|cpu01_inst|Decoder8~4_combout  = (!\CPU0|cpu01_inst|op_code [6] & (\CPU0|cpu01_inst|op_code [7] & (!\CPU0|cpu01_inst|op_code [5] & !\CPU0|cpu01_inst|op_code [4])))

	.dataa(\CPU0|cpu01_inst|op_code [6]),
	.datab(\CPU0|cpu01_inst|op_code [7]),
	.datac(\CPU0|cpu01_inst|op_code [5]),
	.datad(\CPU0|cpu01_inst|op_code [4]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Decoder8~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Decoder8~4 .lut_mask = 16'h0004;
defparam \CPU0|cpu01_inst|Decoder8~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N10
cycloneive_lcell_comb \CPU0|cpu01_inst|next_state.bsr_state~0 (
// Equation(s):
// \CPU0|cpu01_inst|next_state.bsr_state~0_combout  = (\CPU0|cpu01_inst|state.decode_state~q  & (\CPU0|cpu01_inst|Decoder7~2_combout  & \CPU0|cpu01_inst|Decoder8~4_combout ))

	.dataa(\CPU0|cpu01_inst|state.decode_state~q ),
	.datab(gnd),
	.datac(\CPU0|cpu01_inst|Decoder7~2_combout ),
	.datad(\CPU0|cpu01_inst|Decoder8~4_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|next_state.bsr_state~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|next_state.bsr_state~0 .lut_mask = 16'hA000;
defparam \CPU0|cpu01_inst|next_state.bsr_state~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y10_N11
dffeas \CPU0|cpu01_inst|state.bsr_state (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|next_state.bsr_state~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!button_s[3]),
	.sload(gnd),
	.ena(\CPU0|cpu01_inst|state~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|state.bsr_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|state.bsr_state .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|state.bsr_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N0
cycloneive_lcell_comb \CPU0|cpu01_inst|state~88 (
// Equation(s):
// \CPU0|cpu01_inst|state~88_combout  = (button_s[3] & \CPU0|cpu01_inst|state.bsr_state~q )

	.dataa(button_s[3]),
	.datab(\CPU0|cpu01_inst|state.bsr_state~q ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state~88_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state~88 .lut_mask = 16'h8888;
defparam \CPU0|cpu01_inst|state~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y13_N1
dffeas \CPU0|cpu01_inst|state.bsr1_state (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|state~88_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|cpu01_inst|state~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|state.bsr1_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|state.bsr1_state .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|state.bsr1_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N26
cycloneive_lcell_comb \CPU0|cpu01_inst|WideOr171 (
// Equation(s):
// \CPU0|cpu01_inst|WideOr171~combout  = (\CPU0|cpu01_inst|state.int_pch_state~q ) # (((\CPU0|cpu01_inst|state.jsr1_state~q ) # (\CPU0|cpu01_inst|state.bsr1_state~q )) # (!\CPU0|cpu01_inst|WideOr123~0_combout ))

	.dataa(\CPU0|cpu01_inst|state.int_pch_state~q ),
	.datab(\CPU0|cpu01_inst|WideOr123~0_combout ),
	.datac(\CPU0|cpu01_inst|state.jsr1_state~q ),
	.datad(\CPU0|cpu01_inst|state.bsr1_state~q ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|WideOr171~combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|WideOr171 .lut_mask = 16'hFFFB;
defparam \CPU0|cpu01_inst|WideOr171 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N14
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector16~4 (
// Equation(s):
// \CPU0|cpu01_inst|Selector16~4_combout  = (\CPU0|cpu01_inst|state.write16_state~q  & ((\CPU0|cpu01_inst|md [15]) # ((\CPU0|cpu01_inst|WideOr171~combout  & \CPU0|cpu01_inst|pc [15])))) # (!\CPU0|cpu01_inst|state.write16_state~q  & 
// (((\CPU0|cpu01_inst|WideOr171~combout  & \CPU0|cpu01_inst|pc [15]))))

	.dataa(\CPU0|cpu01_inst|state.write16_state~q ),
	.datab(\CPU0|cpu01_inst|md [15]),
	.datac(\CPU0|cpu01_inst|WideOr171~combout ),
	.datad(\CPU0|cpu01_inst|pc [15]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector16~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector16~4 .lut_mask = 16'hF888;
defparam \CPU0|cpu01_inst|Selector16~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N22
cycloneive_lcell_comb \CPU0|cpu01_inst|WideOr166~0 (
// Equation(s):
// \CPU0|cpu01_inst|WideOr166~0_combout  = (\CPU0|cpu01_inst|state.pulb_state~q ) # ((\CPU0|cpu01_inst|state.pshb_state~q ) # ((\CPU0|cpu01_inst|state.int_accb_state~q ) # (\CPU0|cpu01_inst|state.rti_accb_state~q )))

	.dataa(\CPU0|cpu01_inst|state.pulb_state~q ),
	.datab(\CPU0|cpu01_inst|state.pshb_state~q ),
	.datac(\CPU0|cpu01_inst|state.int_accb_state~q ),
	.datad(\CPU0|cpu01_inst|state.rti_accb_state~q ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|WideOr166~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|WideOr166~0 .lut_mask = 16'hFFFE;
defparam \CPU0|cpu01_inst|WideOr166~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N12
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector16~2 (
// Equation(s):
// \CPU0|cpu01_inst|Selector16~2_combout  = (\CPU0|cpu01_inst|xreg [7] & ((\CPU0|cpu01_inst|state.int_ixl_state~q ) # ((\CPU0|cpu01_inst|state.pshx_lo_state~q ) # (!\CPU0|cpu01_inst|ix_ctrl~0_combout ))))

	.dataa(\CPU0|cpu01_inst|state.int_ixl_state~q ),
	.datab(\CPU0|cpu01_inst|ix_ctrl~0_combout ),
	.datac(\CPU0|cpu01_inst|state.pshx_lo_state~q ),
	.datad(\CPU0|cpu01_inst|xreg [7]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector16~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector16~2 .lut_mask = 16'hFB00;
defparam \CPU0|cpu01_inst|Selector16~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N10
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector74~0 (
// Equation(s):
// \CPU0|cpu01_inst|Selector74~0_combout  = (\CPU0|cpu01_inst|ix_ctrl~1_combout  & (\CPU0|cpu01_inst|Selector232~3_combout  & (\CPU0|cpu01_inst|Selector165~10_combout ))) # (!\CPU0|cpu01_inst|ix_ctrl~1_combout  & (((\CPU0|cpu01_inst|op_code[7]~6_combout ))))

	.dataa(\CPU0|cpu01_inst|Selector232~3_combout ),
	.datab(\CPU0|cpu01_inst|Selector165~10_combout ),
	.datac(\CPU0|cpu01_inst|ix_ctrl~1_combout ),
	.datad(\CPU0|cpu01_inst|op_code[7]~6_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector74~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector74~0 .lut_mask = 16'h8F80;
defparam \CPU0|cpu01_inst|Selector74~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y15_N11
dffeas \CPU0|cpu01_inst|xreg[15] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|Selector74~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|cpu01_inst|xreg[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|xreg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|xreg[15] .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|xreg[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N30
cycloneive_lcell_comb \CPU0|cpu01_inst|WideOr168~0 (
// Equation(s):
// \CPU0|cpu01_inst|WideOr168~0_combout  = (\CPU0|cpu01_inst|state.int_ixh_state~q ) # ((\CPU0|cpu01_inst|state.rti_ixh_state~q ) # ((\CPU0|cpu01_inst|state.pshx_hi_state~q ) # (\CPU0|cpu01_inst|state.pulx_hi_state~q )))

	.dataa(\CPU0|cpu01_inst|state.int_ixh_state~q ),
	.datab(\CPU0|cpu01_inst|state.rti_ixh_state~q ),
	.datac(\CPU0|cpu01_inst|state.pshx_hi_state~q ),
	.datad(\CPU0|cpu01_inst|state.pulx_hi_state~q ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|WideOr168~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|WideOr168~0 .lut_mask = 16'hFFFE;
defparam \CPU0|cpu01_inst|WideOr168~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N18
cycloneive_lcell_comb \CPU0|cpu01_inst|WideOr169~0 (
// Equation(s):
// \CPU0|cpu01_inst|WideOr169~0_combout  = (\CPU0|cpu01_inst|state.int_wai_state~q ) # ((\CPU0|cpu01_inst|state.int_cc_state~q ) # ((\CPU0|cpu01_inst|state.rti_cc_state~q ) # (\CPU0|cpu01_inst|state.rti_state~q )))

	.dataa(\CPU0|cpu01_inst|state.int_wai_state~q ),
	.datab(\CPU0|cpu01_inst|state.int_cc_state~q ),
	.datac(\CPU0|cpu01_inst|state.rti_cc_state~q ),
	.datad(\CPU0|cpu01_inst|state.rti_state~q ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|WideOr169~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|WideOr169~0 .lut_mask = 16'hFFFE;
defparam \CPU0|cpu01_inst|WideOr169~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N16
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector16~1 (
// Equation(s):
// \CPU0|cpu01_inst|Selector16~1_combout  = (\CPU0|cpu01_inst|cc [7] & ((\CPU0|cpu01_inst|WideOr169~0_combout ) # ((\CPU0|cpu01_inst|xreg [15] & \CPU0|cpu01_inst|WideOr168~0_combout )))) # (!\CPU0|cpu01_inst|cc [7] & (\CPU0|cpu01_inst|xreg [15] & 
// (\CPU0|cpu01_inst|WideOr168~0_combout )))

	.dataa(\CPU0|cpu01_inst|cc [7]),
	.datab(\CPU0|cpu01_inst|xreg [15]),
	.datac(\CPU0|cpu01_inst|WideOr168~0_combout ),
	.datad(\CPU0|cpu01_inst|WideOr169~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector16~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector16~1 .lut_mask = 16'hEAC0;
defparam \CPU0|cpu01_inst|Selector16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N26
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector16~3 (
// Equation(s):
// \CPU0|cpu01_inst|Selector16~3_combout  = (\CPU0|cpu01_inst|Selector16~2_combout ) # ((\CPU0|cpu01_inst|Selector16~1_combout ) # ((\CPU0|cpu01_inst|accb [7] & \CPU0|cpu01_inst|WideOr166~0_combout )))

	.dataa(\CPU0|cpu01_inst|accb [7]),
	.datab(\CPU0|cpu01_inst|WideOr166~0_combout ),
	.datac(\CPU0|cpu01_inst|Selector16~2_combout ),
	.datad(\CPU0|cpu01_inst|Selector16~1_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector16~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector16~3 .lut_mask = 16'hFFF8;
defparam \CPU0|cpu01_inst|Selector16~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y17_N13
dffeas \CPU0|cpu01_inst|ea[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|ea[6]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\CPU0|hold_s~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|ea [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|ea[6] .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|ea[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N28
cycloneive_lcell_comb \CPU0|cpu01_inst|tempof[6]~1 (
// Equation(s):
// \CPU0|cpu01_inst|tempof[6]~1_combout  = (\CPU0|cpu01_inst|ea [6] & \CPU0|cpu01_inst|state.branch_state~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|cpu01_inst|ea [6]),
	.datad(\CPU0|cpu01_inst|state.branch_state~q ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|tempof[6]~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|tempof[6]~1 .lut_mask = 16'hF000;
defparam \CPU0|cpu01_inst|tempof[6]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N12
cycloneive_lcell_comb \CPU0|cpu01_inst|pc[6]~28 (
// Equation(s):
// \CPU0|cpu01_inst|pc[6]~28_combout  = ((\CPU0|cpu01_inst|Selector34~1_combout  $ (\CPU0|cpu01_inst|tempof[6]~1_combout  $ (!\CPU0|cpu01_inst|pc[5]~27 )))) # (GND)
// \CPU0|cpu01_inst|pc[6]~29  = CARRY((\CPU0|cpu01_inst|Selector34~1_combout  & ((\CPU0|cpu01_inst|tempof[6]~1_combout ) # (!\CPU0|cpu01_inst|pc[5]~27 ))) # (!\CPU0|cpu01_inst|Selector34~1_combout  & (\CPU0|cpu01_inst|tempof[6]~1_combout  & 
// !\CPU0|cpu01_inst|pc[5]~27 )))

	.dataa(\CPU0|cpu01_inst|Selector34~1_combout ),
	.datab(\CPU0|cpu01_inst|tempof[6]~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU0|cpu01_inst|pc[5]~27 ),
	.combout(\CPU0|cpu01_inst|pc[6]~28_combout ),
	.cout(\CPU0|cpu01_inst|pc[6]~29 ));
// synopsys translate_off
defparam \CPU0|cpu01_inst|pc[6]~28 .lut_mask = 16'h698E;
defparam \CPU0|cpu01_inst|pc[6]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N14
cycloneive_lcell_comb \CPU0|cpu01_inst|pc[7]~30 (
// Equation(s):
// \CPU0|cpu01_inst|pc[7]~30_combout  = (\CPU0|cpu01_inst|Selector33~1_combout  & ((\CPU0|cpu01_inst|tempof[15]~0_combout  & (\CPU0|cpu01_inst|pc[6]~29  & VCC)) # (!\CPU0|cpu01_inst|tempof[15]~0_combout  & (!\CPU0|cpu01_inst|pc[6]~29 )))) # 
// (!\CPU0|cpu01_inst|Selector33~1_combout  & ((\CPU0|cpu01_inst|tempof[15]~0_combout  & (!\CPU0|cpu01_inst|pc[6]~29 )) # (!\CPU0|cpu01_inst|tempof[15]~0_combout  & ((\CPU0|cpu01_inst|pc[6]~29 ) # (GND)))))
// \CPU0|cpu01_inst|pc[7]~31  = CARRY((\CPU0|cpu01_inst|Selector33~1_combout  & (!\CPU0|cpu01_inst|tempof[15]~0_combout  & !\CPU0|cpu01_inst|pc[6]~29 )) # (!\CPU0|cpu01_inst|Selector33~1_combout  & ((!\CPU0|cpu01_inst|pc[6]~29 ) # 
// (!\CPU0|cpu01_inst|tempof[15]~0_combout ))))

	.dataa(\CPU0|cpu01_inst|Selector33~1_combout ),
	.datab(\CPU0|cpu01_inst|tempof[15]~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU0|cpu01_inst|pc[6]~29 ),
	.combout(\CPU0|cpu01_inst|pc[7]~30_combout ),
	.cout(\CPU0|cpu01_inst|pc[7]~31 ));
// synopsys translate_off
defparam \CPU0|cpu01_inst|pc[7]~30 .lut_mask = 16'h9617;
defparam \CPU0|cpu01_inst|pc[7]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y16_N15
dffeas \CPU0|cpu01_inst|pc[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|pc[7]~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\CPU0|hold_s~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|pc [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|pc[7] .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|pc[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N20
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector16~5 (
// Equation(s):
// \CPU0|cpu01_inst|Selector16~5_combout  = (\CPU0|cpu01_inst|Selector16~4_combout ) # ((\CPU0|cpu01_inst|Selector16~3_combout ) # ((\CPU0|cpu01_inst|WideOr170~combout  & \CPU0|cpu01_inst|pc [7])))

	.dataa(\CPU0|cpu01_inst|WideOr170~combout ),
	.datab(\CPU0|cpu01_inst|Selector16~4_combout ),
	.datac(\CPU0|cpu01_inst|Selector16~3_combout ),
	.datad(\CPU0|cpu01_inst|pc [7]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector16~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector16~5 .lut_mask = 16'hFEFC;
defparam \CPU0|cpu01_inst|Selector16~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N6
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector16~6 (
// Equation(s):
// \CPU0|cpu01_inst|Selector16~6_combout  = (\CPU0|cpu01_inst|Selector16~0_combout ) # ((\CPU0|cpu01_inst|Selector16~5_combout ) # ((\CPU0|cpu01_inst|WideOr164~combout  & \CPU0|cpu01_inst|md [7])))

	.dataa(\CPU0|cpu01_inst|WideOr164~combout ),
	.datab(\CPU0|cpu01_inst|md [7]),
	.datac(\CPU0|cpu01_inst|Selector16~0_combout ),
	.datad(\CPU0|cpu01_inst|Selector16~5_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector16~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector16~6 .lut_mask = 16'hFFF8;
defparam \CPU0|cpu01_inst|Selector16~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N22
cycloneive_lcell_comb \CPU0|OCRH~6 (
// Equation(s):
// \CPU0|OCRH~6_combout  = (\CPU0|cpu01_inst|Selector16~6_combout  & !\reset~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|cpu01_inst|Selector16~6_combout ),
	.datad(\reset~q ),
	.cin(gnd),
	.combout(\CPU0|OCRH~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|OCRH~6 .lut_mask = 16'h00F0;
defparam \CPU0|OCRH~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y11_N23
dffeas \CPU0|OCRL[7] (
	.clk(!\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|OCRH~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|OCRL[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|OCRL [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|OCRL[7] .is_wysiwyg = "true";
defparam \CPU0|OCRL[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N18
cycloneive_lcell_comb \CPU0|counter~8 (
// Equation(s):
// \CPU0|counter~8_combout  = (!\reset~q  & ((\CPU0|Add0~12_combout ) # (\CPU0|always1~4_combout )))

	.dataa(\reset~q ),
	.datab(\CPU0|Add0~12_combout ),
	.datac(gnd),
	.datad(\CPU0|always1~4_combout ),
	.cin(gnd),
	.combout(\CPU0|counter~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|counter~8 .lut_mask = 16'h5544;
defparam \CPU0|counter~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y10_N19
dffeas \CPU0|counter[6] (
	.clk(!\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|counter~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|counter[6] .is_wysiwyg = "true";
defparam \CPU0|counter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N4
cycloneive_lcell_comb \CPU0|Add0~4 (
// Equation(s):
// \CPU0|Add0~4_combout  = (\CPU0|counter [2] & (\CPU0|Add0~3  $ (GND))) # (!\CPU0|counter [2] & (!\CPU0|Add0~3  & VCC))
// \CPU0|Add0~5  = CARRY((\CPU0|counter [2] & !\CPU0|Add0~3 ))

	.dataa(\CPU0|counter [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU0|Add0~3 ),
	.combout(\CPU0|Add0~4_combout ),
	.cout(\CPU0|Add0~5 ));
// synopsys translate_off
defparam \CPU0|Add0~4 .lut_mask = 16'hA50A;
defparam \CPU0|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N6
cycloneive_lcell_comb \CPU0|Add0~6 (
// Equation(s):
// \CPU0|Add0~6_combout  = (\CPU0|counter [3] & (!\CPU0|Add0~5 )) # (!\CPU0|counter [3] & ((\CPU0|Add0~5 ) # (GND)))
// \CPU0|Add0~7  = CARRY((!\CPU0|Add0~5 ) # (!\CPU0|counter [3]))

	.dataa(\CPU0|counter [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU0|Add0~5 ),
	.combout(\CPU0|Add0~6_combout ),
	.cout(\CPU0|Add0~7 ));
// synopsys translate_off
defparam \CPU0|Add0~6 .lut_mask = 16'h5A5F;
defparam \CPU0|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N8
cycloneive_lcell_comb \CPU0|Add0~8 (
// Equation(s):
// \CPU0|Add0~8_combout  = (\CPU0|counter [4] & (\CPU0|Add0~7  $ (GND))) # (!\CPU0|counter [4] & (!\CPU0|Add0~7  & VCC))
// \CPU0|Add0~9  = CARRY((\CPU0|counter [4] & !\CPU0|Add0~7 ))

	.dataa(gnd),
	.datab(\CPU0|counter [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU0|Add0~7 ),
	.combout(\CPU0|Add0~8_combout ),
	.cout(\CPU0|Add0~9 ));
// synopsys translate_off
defparam \CPU0|Add0~8 .lut_mask = 16'hC30C;
defparam \CPU0|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N24
cycloneive_lcell_comb \CPU0|counter~6 (
// Equation(s):
// \CPU0|counter~6_combout  = (!\reset~q  & ((\CPU0|always1~4_combout ) # (\CPU0|Add0~8_combout )))

	.dataa(gnd),
	.datab(\CPU0|always1~4_combout ),
	.datac(\CPU0|Add0~8_combout ),
	.datad(\reset~q ),
	.cin(gnd),
	.combout(\CPU0|counter~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|counter~6 .lut_mask = 16'h00FC;
defparam \CPU0|counter~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y11_N25
dffeas \CPU0|counter[4] (
	.clk(!\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|counter~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|counter[4] .is_wysiwyg = "true";
defparam \CPU0|counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N10
cycloneive_lcell_comb \CPU0|Add0~10 (
// Equation(s):
// \CPU0|Add0~10_combout  = (\CPU0|counter [5] & (!\CPU0|Add0~9 )) # (!\CPU0|counter [5] & ((\CPU0|Add0~9 ) # (GND)))
// \CPU0|Add0~11  = CARRY((!\CPU0|Add0~9 ) # (!\CPU0|counter [5]))

	.dataa(gnd),
	.datab(\CPU0|counter [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU0|Add0~9 ),
	.combout(\CPU0|Add0~10_combout ),
	.cout(\CPU0|Add0~11 ));
// synopsys translate_off
defparam \CPU0|Add0~10 .lut_mask = 16'h3C3F;
defparam \CPU0|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N6
cycloneive_lcell_comb \CPU0|counter~5 (
// Equation(s):
// \CPU0|counter~5_combout  = (!\reset~q  & ((\CPU0|always1~4_combout ) # (\CPU0|Add0~10_combout )))

	.dataa(gnd),
	.datab(\reset~q ),
	.datac(\CPU0|always1~4_combout ),
	.datad(\CPU0|Add0~10_combout ),
	.cin(gnd),
	.combout(\CPU0|counter~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|counter~5 .lut_mask = 16'h3330;
defparam \CPU0|counter~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y11_N7
dffeas \CPU0|counter[5] (
	.clk(!\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|counter~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|counter[5] .is_wysiwyg = "true";
defparam \CPU0|counter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N12
cycloneive_lcell_comb \CPU0|Add0~12 (
// Equation(s):
// \CPU0|Add0~12_combout  = (\CPU0|counter [6] & (\CPU0|Add0~11  $ (GND))) # (!\CPU0|counter [6] & (!\CPU0|Add0~11  & VCC))
// \CPU0|Add0~13  = CARRY((\CPU0|counter [6] & !\CPU0|Add0~11 ))

	.dataa(gnd),
	.datab(\CPU0|counter [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU0|Add0~11 ),
	.combout(\CPU0|Add0~12_combout ),
	.cout(\CPU0|Add0~13 ));
// synopsys translate_off
defparam \CPU0|Add0~12 .lut_mask = 16'hC30C;
defparam \CPU0|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N0
cycloneive_lcell_comb \CPU0|counter~7 (
// Equation(s):
// \CPU0|counter~7_combout  = (!\reset~q  & ((\CPU0|Add0~14_combout ) # (\CPU0|always1~4_combout )))

	.dataa(\reset~q ),
	.datab(\CPU0|Add0~14_combout ),
	.datac(gnd),
	.datad(\CPU0|always1~4_combout ),
	.cin(gnd),
	.combout(\CPU0|counter~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|counter~7 .lut_mask = 16'h5544;
defparam \CPU0|counter~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y10_N1
dffeas \CPU0|counter[7] (
	.clk(!\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|counter~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|counter[7] .is_wysiwyg = "true";
defparam \CPU0|counter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N14
cycloneive_lcell_comb \CPU0|Add0~14 (
// Equation(s):
// \CPU0|Add0~14_combout  = (\CPU0|counter [7] & (!\CPU0|Add0~13 )) # (!\CPU0|counter [7] & ((\CPU0|Add0~13 ) # (GND)))
// \CPU0|Add0~15  = CARRY((!\CPU0|Add0~13 ) # (!\CPU0|counter [7]))

	.dataa(gnd),
	.datab(\CPU0|counter [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU0|Add0~13 ),
	.combout(\CPU0|Add0~14_combout ),
	.cout(\CPU0|Add0~15 ));
// synopsys translate_off
defparam \CPU0|Add0~14 .lut_mask = 16'h3C3F;
defparam \CPU0|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N14
cycloneive_lcell_comb \CPU0|irq_ocf~3 (
// Equation(s):
// \CPU0|irq_ocf~3_combout  = (\CPU0|OCRL [6] & (\CPU0|Add0~12_combout  & (\CPU0|OCRL [7] $ (!\CPU0|Add0~14_combout )))) # (!\CPU0|OCRL [6] & (!\CPU0|Add0~12_combout  & (\CPU0|OCRL [7] $ (!\CPU0|Add0~14_combout ))))

	.dataa(\CPU0|OCRL [6]),
	.datab(\CPU0|OCRL [7]),
	.datac(\CPU0|Add0~12_combout ),
	.datad(\CPU0|Add0~14_combout ),
	.cin(gnd),
	.combout(\CPU0|irq_ocf~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|irq_ocf~3 .lut_mask = 16'h8421;
defparam \CPU0|irq_ocf~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N26
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector22~0 (
// Equation(s):
// \CPU0|cpu01_inst|Selector22~0_combout  = (\CPU0|cpu01_inst|acca [1] & ((\CPU0|cpu01_inst|state.int_acca_state~q ) # ((\CPU0|cpu01_inst|state.psha_state~q ) # (!\CPU0|cpu01_inst|acca_ctrl~0_combout ))))

	.dataa(\CPU0|cpu01_inst|acca [1]),
	.datab(\CPU0|cpu01_inst|state.int_acca_state~q ),
	.datac(\CPU0|cpu01_inst|state.psha_state~q ),
	.datad(\CPU0|cpu01_inst|acca_ctrl~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector22~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector22~0 .lut_mask = 16'hA8AA;
defparam \CPU0|cpu01_inst|Selector22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N16
cycloneive_lcell_comb \CPU0|cpu01_inst|pc[8]~32 (
// Equation(s):
// \CPU0|cpu01_inst|pc[8]~32_combout  = ((\CPU0|cpu01_inst|Selector32~1_combout  $ (\CPU0|cpu01_inst|tempof[15]~0_combout  $ (!\CPU0|cpu01_inst|pc[7]~31 )))) # (GND)
// \CPU0|cpu01_inst|pc[8]~33  = CARRY((\CPU0|cpu01_inst|Selector32~1_combout  & ((\CPU0|cpu01_inst|tempof[15]~0_combout ) # (!\CPU0|cpu01_inst|pc[7]~31 ))) # (!\CPU0|cpu01_inst|Selector32~1_combout  & (\CPU0|cpu01_inst|tempof[15]~0_combout  & 
// !\CPU0|cpu01_inst|pc[7]~31 )))

	.dataa(\CPU0|cpu01_inst|Selector32~1_combout ),
	.datab(\CPU0|cpu01_inst|tempof[15]~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU0|cpu01_inst|pc[7]~31 ),
	.combout(\CPU0|cpu01_inst|pc[8]~32_combout ),
	.cout(\CPU0|cpu01_inst|pc[8]~33 ));
// synopsys translate_off
defparam \CPU0|cpu01_inst|pc[8]~32 .lut_mask = 16'h698E;
defparam \CPU0|cpu01_inst|pc[8]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N18
cycloneive_lcell_comb \CPU0|cpu01_inst|pc[9]~34 (
// Equation(s):
// \CPU0|cpu01_inst|pc[9]~34_combout  = (\CPU0|cpu01_inst|Selector31~1_combout  & ((\CPU0|cpu01_inst|tempof[15]~0_combout  & (\CPU0|cpu01_inst|pc[8]~33  & VCC)) # (!\CPU0|cpu01_inst|tempof[15]~0_combout  & (!\CPU0|cpu01_inst|pc[8]~33 )))) # 
// (!\CPU0|cpu01_inst|Selector31~1_combout  & ((\CPU0|cpu01_inst|tempof[15]~0_combout  & (!\CPU0|cpu01_inst|pc[8]~33 )) # (!\CPU0|cpu01_inst|tempof[15]~0_combout  & ((\CPU0|cpu01_inst|pc[8]~33 ) # (GND)))))
// \CPU0|cpu01_inst|pc[9]~35  = CARRY((\CPU0|cpu01_inst|Selector31~1_combout  & (!\CPU0|cpu01_inst|tempof[15]~0_combout  & !\CPU0|cpu01_inst|pc[8]~33 )) # (!\CPU0|cpu01_inst|Selector31~1_combout  & ((!\CPU0|cpu01_inst|pc[8]~33 ) # 
// (!\CPU0|cpu01_inst|tempof[15]~0_combout ))))

	.dataa(\CPU0|cpu01_inst|Selector31~1_combout ),
	.datab(\CPU0|cpu01_inst|tempof[15]~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU0|cpu01_inst|pc[8]~33 ),
	.combout(\CPU0|cpu01_inst|pc[9]~34_combout ),
	.cout(\CPU0|cpu01_inst|pc[9]~35 ));
// synopsys translate_off
defparam \CPU0|cpu01_inst|pc[9]~34 .lut_mask = 16'h9617;
defparam \CPU0|cpu01_inst|pc[9]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y16_N19
dffeas \CPU0|cpu01_inst|pc[9] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|pc[9]~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\CPU0|hold_s~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|pc [9]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|pc[9] .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|pc[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N0
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector22~4 (
// Equation(s):
// \CPU0|cpu01_inst|Selector22~4_combout  = (\CPU0|cpu01_inst|md [9] & ((\CPU0|cpu01_inst|state.write16_state~q ) # ((\CPU0|cpu01_inst|WideOr171~combout  & \CPU0|cpu01_inst|pc [9])))) # (!\CPU0|cpu01_inst|md [9] & (\CPU0|cpu01_inst|WideOr171~combout  & 
// (\CPU0|cpu01_inst|pc [9])))

	.dataa(\CPU0|cpu01_inst|md [9]),
	.datab(\CPU0|cpu01_inst|WideOr171~combout ),
	.datac(\CPU0|cpu01_inst|pc [9]),
	.datad(\CPU0|cpu01_inst|state.write16_state~q ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector22~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector22~4 .lut_mask = 16'hEAC0;
defparam \CPU0|cpu01_inst|Selector22~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N10
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector22~5 (
// Equation(s):
// \CPU0|cpu01_inst|Selector22~5_combout  = (\CPU0|cpu01_inst|Selector22~3_combout ) # ((\CPU0|cpu01_inst|Selector22~4_combout ) # ((\CPU0|cpu01_inst|pc [1] & \CPU0|cpu01_inst|WideOr170~combout )))

	.dataa(\CPU0|cpu01_inst|Selector22~3_combout ),
	.datab(\CPU0|cpu01_inst|pc [1]),
	.datac(\CPU0|cpu01_inst|WideOr170~combout ),
	.datad(\CPU0|cpu01_inst|Selector22~4_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector22~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector22~5 .lut_mask = 16'hFFEA;
defparam \CPU0|cpu01_inst|Selector22~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N28
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector22~6 (
// Equation(s):
// \CPU0|cpu01_inst|Selector22~6_combout  = (\CPU0|cpu01_inst|Selector22~0_combout ) # ((\CPU0|cpu01_inst|Selector22~5_combout ) # ((\CPU0|cpu01_inst|WideOr164~combout  & \CPU0|cpu01_inst|md [1])))

	.dataa(\CPU0|cpu01_inst|WideOr164~combout ),
	.datab(\CPU0|cpu01_inst|md [1]),
	.datac(\CPU0|cpu01_inst|Selector22~0_combout ),
	.datad(\CPU0|cpu01_inst|Selector22~5_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector22~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector22~6 .lut_mask = 16'hFFF8;
defparam \CPU0|cpu01_inst|Selector22~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N14
cycloneive_lcell_comb \CPU0|OCRH~2 (
// Equation(s):
// \CPU0|OCRH~2_combout  = (!\reset~q  & \CPU0|cpu01_inst|Selector22~6_combout )

	.dataa(gnd),
	.datab(\reset~q ),
	.datac(\CPU0|cpu01_inst|Selector22~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|OCRH~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|OCRH~2 .lut_mask = 16'h3030;
defparam \CPU0|OCRH~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y12_N5
dffeas \CPU0|OCRL[1] (
	.clk(!\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|OCRL[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|OCRL [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|OCRL[1] .is_wysiwyg = "true";
defparam \CPU0|OCRL[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N6
cycloneive_lcell_comb \CPU0|irq_ocf~0 (
// Equation(s):
// \CPU0|irq_ocf~0_combout  = (\CPU0|Add0~2_combout  & (\CPU0|OCRL [1] & (\CPU0|OCRL [0] $ (!\CPU0|Add0~0_combout )))) # (!\CPU0|Add0~2_combout  & (!\CPU0|OCRL [1] & (\CPU0|OCRL [0] $ (!\CPU0|Add0~0_combout ))))

	.dataa(\CPU0|Add0~2_combout ),
	.datab(\CPU0|OCRL [0]),
	.datac(\CPU0|OCRL [1]),
	.datad(\CPU0|Add0~0_combout ),
	.cin(gnd),
	.combout(\CPU0|irq_ocf~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|irq_ocf~0 .lut_mask = 16'h8421;
defparam \CPU0|irq_ocf~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y10_N19
dffeas \CPU0|OCRL[3] (
	.clk(!\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|EOCI~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|OCRL[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|OCRL [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|OCRL[3] .is_wysiwyg = "true";
defparam \CPU0|OCRL[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N24
cycloneive_lcell_comb \CPU0|irq_ocf~1 (
// Equation(s):
// \CPU0|irq_ocf~1_combout  = (\CPU0|OCRL [2] & (\CPU0|Add0~4_combout  & (\CPU0|Add0~6_combout  $ (!\CPU0|OCRL [3])))) # (!\CPU0|OCRL [2] & (!\CPU0|Add0~4_combout  & (\CPU0|Add0~6_combout  $ (!\CPU0|OCRL [3]))))

	.dataa(\CPU0|OCRL [2]),
	.datab(\CPU0|Add0~4_combout ),
	.datac(\CPU0|Add0~6_combout ),
	.datad(\CPU0|OCRL [3]),
	.cin(gnd),
	.combout(\CPU0|irq_ocf~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|irq_ocf~1 .lut_mask = 16'h9009;
defparam \CPU0|irq_ocf~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N0
cycloneive_lcell_comb \CPU0|irq_ocf~4 (
// Equation(s):
// \CPU0|irq_ocf~4_combout  = (\CPU0|irq_ocf~2_combout  & (\CPU0|irq_ocf~3_combout  & (\CPU0|irq_ocf~0_combout  & \CPU0|irq_ocf~1_combout )))

	.dataa(\CPU0|irq_ocf~2_combout ),
	.datab(\CPU0|irq_ocf~3_combout ),
	.datac(\CPU0|irq_ocf~0_combout ),
	.datad(\CPU0|irq_ocf~1_combout ),
	.cin(gnd),
	.combout(\CPU0|irq_ocf~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|irq_ocf~4 .lut_mask = 16'h8000;
defparam \CPU0|irq_ocf~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N24
cycloneive_lcell_comb \CPU0|counter~15 (
// Equation(s):
// \CPU0|counter~15_combout  = (!\reset~q  & ((\CPU0|Add0~28_combout ) # (\CPU0|always1~4_combout )))

	.dataa(\CPU0|Add0~28_combout ),
	.datab(gnd),
	.datac(\reset~q ),
	.datad(\CPU0|always1~4_combout ),
	.cin(gnd),
	.combout(\CPU0|counter~15_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|counter~15 .lut_mask = 16'h0F0A;
defparam \CPU0|counter~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y10_N25
dffeas \CPU0|counter[14] (
	.clk(!\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|counter~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|counter [14]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|counter[14] .is_wysiwyg = "true";
defparam \CPU0|counter[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N16
cycloneive_lcell_comb \CPU0|Add0~16 (
// Equation(s):
// \CPU0|Add0~16_combout  = (\CPU0|counter [8] & (\CPU0|Add0~15  $ (GND))) # (!\CPU0|counter [8] & (!\CPU0|Add0~15  & VCC))
// \CPU0|Add0~17  = CARRY((\CPU0|counter [8] & !\CPU0|Add0~15 ))

	.dataa(gnd),
	.datab(\CPU0|counter [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU0|Add0~15 ),
	.combout(\CPU0|Add0~16_combout ),
	.cout(\CPU0|Add0~17 ));
// synopsys translate_off
defparam \CPU0|Add0~16 .lut_mask = 16'hC30C;
defparam \CPU0|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N16
cycloneive_lcell_comb \CPU0|counter~0 (
// Equation(s):
// \CPU0|counter~0_combout  = (!\reset~q  & ((\CPU0|Add0~16_combout ) # (\CPU0|always1~4_combout )))

	.dataa(\reset~q ),
	.datab(\CPU0|Add0~16_combout ),
	.datac(gnd),
	.datad(\CPU0|always1~4_combout ),
	.cin(gnd),
	.combout(\CPU0|counter~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|counter~0 .lut_mask = 16'h5544;
defparam \CPU0|counter~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y10_N17
dffeas \CPU0|counter[8] (
	.clk(!\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|counter~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|counter[8] .is_wysiwyg = "true";
defparam \CPU0|counter[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N18
cycloneive_lcell_comb \CPU0|Add0~18 (
// Equation(s):
// \CPU0|Add0~18_combout  = (\CPU0|counter [9] & (!\CPU0|Add0~17 )) # (!\CPU0|counter [9] & ((\CPU0|Add0~17 ) # (GND)))
// \CPU0|Add0~19  = CARRY((!\CPU0|Add0~17 ) # (!\CPU0|counter [9]))

	.dataa(\CPU0|counter [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU0|Add0~17 ),
	.combout(\CPU0|Add0~18_combout ),
	.cout(\CPU0|Add0~19 ));
// synopsys translate_off
defparam \CPU0|Add0~18 .lut_mask = 16'h5A5F;
defparam \CPU0|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N20
cycloneive_lcell_comb \CPU0|Add0~20 (
// Equation(s):
// \CPU0|Add0~20_combout  = (\CPU0|counter [10] & (\CPU0|Add0~19  $ (GND))) # (!\CPU0|counter [10] & (!\CPU0|Add0~19  & VCC))
// \CPU0|Add0~21  = CARRY((\CPU0|counter [10] & !\CPU0|Add0~19 ))

	.dataa(gnd),
	.datab(\CPU0|counter [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU0|Add0~19 ),
	.combout(\CPU0|Add0~20_combout ),
	.cout(\CPU0|Add0~21 ));
// synopsys translate_off
defparam \CPU0|Add0~20 .lut_mask = 16'hC30C;
defparam \CPU0|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N8
cycloneive_lcell_comb \CPU0|counter~11 (
// Equation(s):
// \CPU0|counter~11_combout  = (!\reset~q  & ((\CPU0|Add0~20_combout ) # (\CPU0|always1~4_combout )))

	.dataa(\reset~q ),
	.datab(gnd),
	.datac(\CPU0|Add0~20_combout ),
	.datad(\CPU0|always1~4_combout ),
	.cin(gnd),
	.combout(\CPU0|counter~11_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|counter~11 .lut_mask = 16'h5550;
defparam \CPU0|counter~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y10_N9
dffeas \CPU0|counter[10] (
	.clk(!\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|counter~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|counter [10]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|counter[10] .is_wysiwyg = "true";
defparam \CPU0|counter[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N22
cycloneive_lcell_comb \CPU0|Add0~22 (
// Equation(s):
// \CPU0|Add0~22_combout  = (\CPU0|counter [11] & (!\CPU0|Add0~21 )) # (!\CPU0|counter [11] & ((\CPU0|Add0~21 ) # (GND)))
// \CPU0|Add0~23  = CARRY((!\CPU0|Add0~21 ) # (!\CPU0|counter [11]))

	.dataa(\CPU0|counter [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU0|Add0~21 ),
	.combout(\CPU0|Add0~22_combout ),
	.cout(\CPU0|Add0~23 ));
// synopsys translate_off
defparam \CPU0|Add0~22 .lut_mask = 16'h5A5F;
defparam \CPU0|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N24
cycloneive_lcell_comb \CPU0|Add0~24 (
// Equation(s):
// \CPU0|Add0~24_combout  = (\CPU0|counter [12] & (\CPU0|Add0~23  $ (GND))) # (!\CPU0|counter [12] & (!\CPU0|Add0~23  & VCC))
// \CPU0|Add0~25  = CARRY((\CPU0|counter [12] & !\CPU0|Add0~23 ))

	.dataa(gnd),
	.datab(\CPU0|counter [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU0|Add0~23 ),
	.combout(\CPU0|Add0~24_combout ),
	.cout(\CPU0|Add0~25 ));
// synopsys translate_off
defparam \CPU0|Add0~24 .lut_mask = 16'hC30C;
defparam \CPU0|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N20
cycloneive_lcell_comb \CPU0|counter~13 (
// Equation(s):
// \CPU0|counter~13_combout  = (!\reset~q  & ((\CPU0|Add0~24_combout ) # (\CPU0|always1~4_combout )))

	.dataa(\reset~q ),
	.datab(\CPU0|Add0~24_combout ),
	.datac(gnd),
	.datad(\CPU0|always1~4_combout ),
	.cin(gnd),
	.combout(\CPU0|counter~13_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|counter~13 .lut_mask = 16'h5544;
defparam \CPU0|counter~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y10_N21
dffeas \CPU0|counter[12] (
	.clk(!\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|counter~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|counter [12]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|counter[12] .is_wysiwyg = "true";
defparam \CPU0|counter[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N26
cycloneive_lcell_comb \CPU0|Add0~26 (
// Equation(s):
// \CPU0|Add0~26_combout  = (\CPU0|counter [13] & (!\CPU0|Add0~25 )) # (!\CPU0|counter [13] & ((\CPU0|Add0~25 ) # (GND)))
// \CPU0|Add0~27  = CARRY((!\CPU0|Add0~25 ) # (!\CPU0|counter [13]))

	.dataa(gnd),
	.datab(\CPU0|counter [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU0|Add0~25 ),
	.combout(\CPU0|Add0~26_combout ),
	.cout(\CPU0|Add0~27 ));
// synopsys translate_off
defparam \CPU0|Add0~26 .lut_mask = 16'h3C3F;
defparam \CPU0|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N2
cycloneive_lcell_comb \CPU0|counter~12 (
// Equation(s):
// \CPU0|counter~12_combout  = (!\reset~q  & ((\CPU0|Add0~26_combout ) # (\CPU0|always1~4_combout )))

	.dataa(\reset~q ),
	.datab(\CPU0|Add0~26_combout ),
	.datac(gnd),
	.datad(\CPU0|always1~4_combout ),
	.cin(gnd),
	.combout(\CPU0|counter~12_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|counter~12 .lut_mask = 16'h5544;
defparam \CPU0|counter~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y10_N3
dffeas \CPU0|counter[13] (
	.clk(!\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|counter~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|counter [13]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|counter[13] .is_wysiwyg = "true";
defparam \CPU0|counter[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N12
cycloneive_lcell_comb \CPU0|OCRH[3]~1 (
// Equation(s):
// \CPU0|OCRH[3]~1_combout  = (\reset~q ) # ((!\CPU0|cpu01_inst|rw~0_combout  & (\CPU0|Equal7~0_combout  & \CPU0|cpu01_inst|WideOr172~combout )))

	.dataa(\reset~q ),
	.datab(\CPU0|cpu01_inst|rw~0_combout ),
	.datac(\CPU0|Equal7~0_combout ),
	.datad(\CPU0|cpu01_inst|WideOr172~combout ),
	.cin(gnd),
	.combout(\CPU0|OCRH[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|OCRH[3]~1 .lut_mask = 16'hBAAA;
defparam \CPU0|OCRH[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y10_N27
dffeas \CPU0|OCRH[7] (
	.clk(!\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|OCRH[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|OCRH [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|OCRH[7] .is_wysiwyg = "true";
defparam \CPU0|OCRH[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N28
cycloneive_lcell_comb \CPU0|OCRH~5 (
// Equation(s):
// \CPU0|OCRH~5_combout  = (\CPU0|cpu01_inst|Selector17~6_combout  & !\reset~q )

	.dataa(\CPU0|cpu01_inst|Selector17~6_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\reset~q ),
	.cin(gnd),
	.combout(\CPU0|OCRH~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|OCRH~5 .lut_mask = 16'h00AA;
defparam \CPU0|OCRH~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y10_N17
dffeas \CPU0|OCRH[6] (
	.clk(!\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|OCRH[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|OCRH [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|OCRH[6] .is_wysiwyg = "true";
defparam \CPU0|OCRH[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N18
cycloneive_lcell_comb \CPU0|irq_ocf~8 (
// Equation(s):
// \CPU0|irq_ocf~8_combout  = (\CPU0|Add0~30_combout  & (\CPU0|OCRH [7] & (\CPU0|Add0~28_combout  $ (!\CPU0|OCRH [6])))) # (!\CPU0|Add0~30_combout  & (!\CPU0|OCRH [7] & (\CPU0|Add0~28_combout  $ (!\CPU0|OCRH [6]))))

	.dataa(\CPU0|Add0~30_combout ),
	.datab(\CPU0|Add0~28_combout ),
	.datac(\CPU0|OCRH [7]),
	.datad(\CPU0|OCRH [6]),
	.cin(gnd),
	.combout(\CPU0|irq_ocf~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|irq_ocf~8 .lut_mask = 16'h8421;
defparam \CPU0|irq_ocf~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y10_N25
dffeas \CPU0|OCRH[0] (
	.clk(!\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|OCRH[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|OCRH [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|OCRH[0] .is_wysiwyg = "true";
defparam \CPU0|OCRH[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y10_N1
dffeas \CPU0|OCRH[1] (
	.clk(!\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|OCRH[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|OCRH [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|OCRH[1] .is_wysiwyg = "true";
defparam \CPU0|OCRH[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N2
cycloneive_lcell_comb \CPU0|irq_ocf~5 (
// Equation(s):
// \CPU0|irq_ocf~5_combout  = (\CPU0|Add0~16_combout  & (\CPU0|OCRH [0] & (\CPU0|Add0~18_combout  $ (!\CPU0|OCRH [1])))) # (!\CPU0|Add0~16_combout  & (!\CPU0|OCRH [0] & (\CPU0|Add0~18_combout  $ (!\CPU0|OCRH [1]))))

	.dataa(\CPU0|Add0~16_combout ),
	.datab(\CPU0|OCRH [0]),
	.datac(\CPU0|Add0~18_combout ),
	.datad(\CPU0|OCRH [1]),
	.cin(gnd),
	.combout(\CPU0|irq_ocf~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|irq_ocf~5 .lut_mask = 16'h9009;
defparam \CPU0|irq_ocf~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N0
cycloneive_lcell_comb \CPU0|irq_ocf~7 (
// Equation(s):
// \CPU0|irq_ocf~7_combout  = (\CPU0|OCRH [4] & (\CPU0|Add0~24_combout  & (\CPU0|Add0~26_combout  $ (!\CPU0|OCRH [5])))) # (!\CPU0|OCRH [4] & (!\CPU0|Add0~24_combout  & (\CPU0|Add0~26_combout  $ (!\CPU0|OCRH [5]))))

	.dataa(\CPU0|OCRH [4]),
	.datab(\CPU0|Add0~26_combout ),
	.datac(\CPU0|OCRH [5]),
	.datad(\CPU0|Add0~24_combout ),
	.cin(gnd),
	.combout(\CPU0|irq_ocf~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|irq_ocf~7 .lut_mask = 16'h8241;
defparam \CPU0|irq_ocf~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N28
cycloneive_lcell_comb \CPU0|irq_ocf~9 (
// Equation(s):
// \CPU0|irq_ocf~9_combout  = (\CPU0|irq_ocf~6_combout  & (\CPU0|irq_ocf~8_combout  & (\CPU0|irq_ocf~5_combout  & \CPU0|irq_ocf~7_combout )))

	.dataa(\CPU0|irq_ocf~6_combout ),
	.datab(\CPU0|irq_ocf~8_combout ),
	.datac(\CPU0|irq_ocf~5_combout ),
	.datad(\CPU0|irq_ocf~7_combout ),
	.cin(gnd),
	.combout(\CPU0|irq_ocf~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|irq_ocf~9 .lut_mask = 16'h8000;
defparam \CPU0|irq_ocf~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N14
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector292~0 (
// Equation(s):
// \CPU0|cpu01_inst|Selector292~0_combout  = (\CPU0|cpu01_inst|always19~1_combout ) # ((\CPU0|irq_ocf~4_combout  & (\CPU0|EOCI~q  & \CPU0|irq_ocf~9_combout )))

	.dataa(\CPU0|cpu01_inst|always19~1_combout ),
	.datab(\CPU0|irq_ocf~4_combout ),
	.datac(\CPU0|EOCI~q ),
	.datad(\CPU0|irq_ocf~9_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector292~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector292~0 .lut_mask = 16'hEAAA;
defparam \CPU0|cpu01_inst|Selector292~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N2
cycloneive_lcell_comb \CPU0|nmi_s~0 (
// Equation(s):
// \CPU0|nmi_s~0_combout  = !button_s[1]

	.dataa(button_s[1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|nmi_s~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|nmi_s~0 .lut_mask = 16'h5555;
defparam \CPU0|nmi_s~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y15_N3
dffeas \CPU0|nmi_s (
	.clk(!\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|nmi_s~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\reset~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|nmi_s~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|nmi_s .is_wysiwyg = "true";
defparam \CPU0|nmi_s .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N8
cycloneive_lcell_comb \CPU0|cpu01_inst|nmi_req~0 (
// Equation(s):
// \CPU0|cpu01_inst|nmi_req~0_combout  = (\CPU0|cpu01_inst|nmi_ack~q  & (\CPU0|cpu01_inst|nmi_req~q  & \CPU0|nmi_s~q )) # (!\CPU0|cpu01_inst|nmi_ack~q  & ((\CPU0|cpu01_inst|nmi_req~q ) # (\CPU0|nmi_s~q )))

	.dataa(\CPU0|cpu01_inst|nmi_ack~q ),
	.datab(gnd),
	.datac(\CPU0|cpu01_inst|nmi_req~q ),
	.datad(\CPU0|nmi_s~q ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|nmi_req~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|nmi_req~0 .lut_mask = 16'hF550;
defparam \CPU0|cpu01_inst|nmi_req~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y10_N9
dffeas \CPU0|cpu01_inst|nmi_req (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|nmi_req~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!button_s[3]),
	.sload(gnd),
	.ena(!\CPU0|hold_s~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|nmi_req~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|nmi_req .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|nmi_req .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N0
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector292~1 (
// Equation(s):
// \CPU0|cpu01_inst|Selector292~1_combout  = (\CPU0|cpu01_inst|nmi_ack~q  & (!\CPU0|cpu01_inst|cc [4] & (\CPU0|cpu01_inst|Selector292~0_combout ))) # (!\CPU0|cpu01_inst|nmi_ack~q  & ((\CPU0|cpu01_inst|nmi_req~q ) # ((!\CPU0|cpu01_inst|cc [4] & 
// \CPU0|cpu01_inst|Selector292~0_combout ))))

	.dataa(\CPU0|cpu01_inst|nmi_ack~q ),
	.datab(\CPU0|cpu01_inst|cc [4]),
	.datac(\CPU0|cpu01_inst|Selector292~0_combout ),
	.datad(\CPU0|cpu01_inst|nmi_req~q ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector292~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector292~1 .lut_mask = 16'h7530;
defparam \CPU0|cpu01_inst|Selector292~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N4
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector292~2 (
// Equation(s):
// \CPU0|cpu01_inst|Selector292~2_combout  = (\CPU0|cpu01_inst|state.fetch_state~q  & ((\CPU0|cpu01_inst|Selector292~1_combout ) # ((\CPU0|cpu01_inst|state~68_combout  & \CPU0|cpu01_inst|Equal5~1_combout )))) # (!\CPU0|cpu01_inst|state.fetch_state~q  & 
// (\CPU0|cpu01_inst|state~68_combout  & (\CPU0|cpu01_inst|Equal5~1_combout )))

	.dataa(\CPU0|cpu01_inst|state.fetch_state~q ),
	.datab(\CPU0|cpu01_inst|state~68_combout ),
	.datac(\CPU0|cpu01_inst|Equal5~1_combout ),
	.datad(\CPU0|cpu01_inst|Selector292~1_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector292~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector292~2 .lut_mask = 16'hEAC0;
defparam \CPU0|cpu01_inst|Selector292~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y10_N5
dffeas \CPU0|cpu01_inst|state.int_pcl_state (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|Selector292~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!button_s[3]),
	.sload(gnd),
	.ena(\CPU0|cpu01_inst|state~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|state.int_pcl_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|state.int_pcl_state .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|state.int_pcl_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N16
cycloneive_lcell_comb \CPU0|cpu01_inst|WideOr170 (
// Equation(s):
// \CPU0|cpu01_inst|WideOr170~combout  = (\CPU0|cpu01_inst|state.bsr_state~q ) # ((\CPU0|cpu01_inst|state.int_pcl_state~q ) # ((\CPU0|cpu01_inst|state.jsr_state~q ) # (!\CPU0|cpu01_inst|WideOr122~0_combout )))

	.dataa(\CPU0|cpu01_inst|state.bsr_state~q ),
	.datab(\CPU0|cpu01_inst|state.int_pcl_state~q ),
	.datac(\CPU0|cpu01_inst|WideOr122~0_combout ),
	.datad(\CPU0|cpu01_inst|state.jsr_state~q ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|WideOr170~combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|WideOr170 .lut_mask = 16'hFFEF;
defparam \CPU0|cpu01_inst|WideOr170 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N20
cycloneive_lcell_comb \CPU0|cpu01_inst|pc[10]~36 (
// Equation(s):
// \CPU0|cpu01_inst|pc[10]~36_combout  = ((\CPU0|cpu01_inst|Selector30~1_combout  $ (\CPU0|cpu01_inst|tempof[15]~0_combout  $ (!\CPU0|cpu01_inst|pc[9]~35 )))) # (GND)
// \CPU0|cpu01_inst|pc[10]~37  = CARRY((\CPU0|cpu01_inst|Selector30~1_combout  & ((\CPU0|cpu01_inst|tempof[15]~0_combout ) # (!\CPU0|cpu01_inst|pc[9]~35 ))) # (!\CPU0|cpu01_inst|Selector30~1_combout  & (\CPU0|cpu01_inst|tempof[15]~0_combout  & 
// !\CPU0|cpu01_inst|pc[9]~35 )))

	.dataa(\CPU0|cpu01_inst|Selector30~1_combout ),
	.datab(\CPU0|cpu01_inst|tempof[15]~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU0|cpu01_inst|pc[9]~35 ),
	.combout(\CPU0|cpu01_inst|pc[10]~36_combout ),
	.cout(\CPU0|cpu01_inst|pc[10]~37 ));
// synopsys translate_off
defparam \CPU0|cpu01_inst|pc[10]~36 .lut_mask = 16'h698E;
defparam \CPU0|cpu01_inst|pc[10]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N22
cycloneive_lcell_comb \CPU0|cpu01_inst|pc[11]~38 (
// Equation(s):
// \CPU0|cpu01_inst|pc[11]~38_combout  = (\CPU0|cpu01_inst|Selector29~1_combout  & ((\CPU0|cpu01_inst|tempof[15]~0_combout  & (\CPU0|cpu01_inst|pc[10]~37  & VCC)) # (!\CPU0|cpu01_inst|tempof[15]~0_combout  & (!\CPU0|cpu01_inst|pc[10]~37 )))) # 
// (!\CPU0|cpu01_inst|Selector29~1_combout  & ((\CPU0|cpu01_inst|tempof[15]~0_combout  & (!\CPU0|cpu01_inst|pc[10]~37 )) # (!\CPU0|cpu01_inst|tempof[15]~0_combout  & ((\CPU0|cpu01_inst|pc[10]~37 ) # (GND)))))
// \CPU0|cpu01_inst|pc[11]~39  = CARRY((\CPU0|cpu01_inst|Selector29~1_combout  & (!\CPU0|cpu01_inst|tempof[15]~0_combout  & !\CPU0|cpu01_inst|pc[10]~37 )) # (!\CPU0|cpu01_inst|Selector29~1_combout  & ((!\CPU0|cpu01_inst|pc[10]~37 ) # 
// (!\CPU0|cpu01_inst|tempof[15]~0_combout ))))

	.dataa(\CPU0|cpu01_inst|Selector29~1_combout ),
	.datab(\CPU0|cpu01_inst|tempof[15]~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU0|cpu01_inst|pc[10]~37 ),
	.combout(\CPU0|cpu01_inst|pc[11]~38_combout ),
	.cout(\CPU0|cpu01_inst|pc[11]~39 ));
// synopsys translate_off
defparam \CPU0|cpu01_inst|pc[11]~38 .lut_mask = 16'h9617;
defparam \CPU0|cpu01_inst|pc[11]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N26
cycloneive_lcell_comb \CPU0|cpu01_inst|pc[13]~42 (
// Equation(s):
// \CPU0|cpu01_inst|pc[13]~42_combout  = (\CPU0|cpu01_inst|Selector27~1_combout  & ((\CPU0|cpu01_inst|tempof[15]~0_combout  & (\CPU0|cpu01_inst|pc[12]~41  & VCC)) # (!\CPU0|cpu01_inst|tempof[15]~0_combout  & (!\CPU0|cpu01_inst|pc[12]~41 )))) # 
// (!\CPU0|cpu01_inst|Selector27~1_combout  & ((\CPU0|cpu01_inst|tempof[15]~0_combout  & (!\CPU0|cpu01_inst|pc[12]~41 )) # (!\CPU0|cpu01_inst|tempof[15]~0_combout  & ((\CPU0|cpu01_inst|pc[12]~41 ) # (GND)))))
// \CPU0|cpu01_inst|pc[13]~43  = CARRY((\CPU0|cpu01_inst|Selector27~1_combout  & (!\CPU0|cpu01_inst|tempof[15]~0_combout  & !\CPU0|cpu01_inst|pc[12]~41 )) # (!\CPU0|cpu01_inst|Selector27~1_combout  & ((!\CPU0|cpu01_inst|pc[12]~41 ) # 
// (!\CPU0|cpu01_inst|tempof[15]~0_combout ))))

	.dataa(\CPU0|cpu01_inst|Selector27~1_combout ),
	.datab(\CPU0|cpu01_inst|tempof[15]~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU0|cpu01_inst|pc[12]~41 ),
	.combout(\CPU0|cpu01_inst|pc[13]~42_combout ),
	.cout(\CPU0|cpu01_inst|pc[13]~43 ));
// synopsys translate_off
defparam \CPU0|cpu01_inst|pc[13]~42 .lut_mask = 16'h9617;
defparam \CPU0|cpu01_inst|pc[13]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y16_N27
dffeas \CPU0|cpu01_inst|pc[13] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|pc[13]~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\CPU0|hold_s~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|pc [13]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|pc[13] .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|pc[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N8
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector18~4 (
// Equation(s):
// \CPU0|cpu01_inst|Selector18~4_combout  = (\CPU0|cpu01_inst|WideOr171~combout  & ((\CPU0|cpu01_inst|pc [13]) # ((\CPU0|cpu01_inst|md [13] & \CPU0|cpu01_inst|state.write16_state~q )))) # (!\CPU0|cpu01_inst|WideOr171~combout  & (\CPU0|cpu01_inst|md [13] & 
// (\CPU0|cpu01_inst|state.write16_state~q )))

	.dataa(\CPU0|cpu01_inst|WideOr171~combout ),
	.datab(\CPU0|cpu01_inst|md [13]),
	.datac(\CPU0|cpu01_inst|state.write16_state~q ),
	.datad(\CPU0|cpu01_inst|pc [13]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector18~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector18~4 .lut_mask = 16'hEAC0;
defparam \CPU0|cpu01_inst|Selector18~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N2
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector18~5 (
// Equation(s):
// \CPU0|cpu01_inst|Selector18~5_combout  = (\CPU0|cpu01_inst|Selector18~3_combout ) # ((\CPU0|cpu01_inst|Selector18~4_combout ) # ((\CPU0|cpu01_inst|WideOr170~combout  & \CPU0|cpu01_inst|pc [5])))

	.dataa(\CPU0|cpu01_inst|Selector18~3_combout ),
	.datab(\CPU0|cpu01_inst|WideOr170~combout ),
	.datac(\CPU0|cpu01_inst|Selector18~4_combout ),
	.datad(\CPU0|cpu01_inst|pc [5]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector18~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector18~5 .lut_mask = 16'hFEFA;
defparam \CPU0|cpu01_inst|Selector18~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N28
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector18~6 (
// Equation(s):
// \CPU0|cpu01_inst|Selector18~6_combout  = (\CPU0|cpu01_inst|Selector18~0_combout ) # ((\CPU0|cpu01_inst|Selector18~5_combout ) # ((\CPU0|cpu01_inst|WideOr164~combout  & \CPU0|cpu01_inst|md [5])))

	.dataa(\CPU0|cpu01_inst|WideOr164~combout ),
	.datab(\CPU0|cpu01_inst|Selector18~0_combout ),
	.datac(\CPU0|cpu01_inst|md [5]),
	.datad(\CPU0|cpu01_inst|Selector18~5_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector18~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector18~6 .lut_mask = 16'hFFEC;
defparam \CPU0|cpu01_inst|Selector18~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N12
cycloneive_lcell_comb \CPU0|OCRH~4 (
// Equation(s):
// \CPU0|OCRH~4_combout  = (\CPU0|cpu01_inst|Selector18~6_combout  & !\reset~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|cpu01_inst|Selector18~6_combout ),
	.datad(\reset~q ),
	.cin(gnd),
	.combout(\CPU0|OCRH~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|OCRH~4 .lut_mask = 16'h00F0;
defparam \CPU0|OCRH~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y10_N23
dffeas \CPU0|OCRH[5] (
	.clk(!\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|OCRH[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|OCRH [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|OCRH[5] .is_wysiwyg = "true";
defparam \CPU0|OCRH[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N22
cycloneive_lcell_comb \CPU0|Equal10~23 (
// Equation(s):
// \CPU0|Equal10~23_combout  = (!\CPU0|Equal10~22_combout  & (\CPU0|OCRH [5] $ (((!\CPU0|always1~4_combout  & !\CPU0|Add0~26_combout )))))

	.dataa(\CPU0|Equal10~22_combout ),
	.datab(\CPU0|always1~4_combout ),
	.datac(\CPU0|OCRH [5]),
	.datad(\CPU0|Add0~26_combout ),
	.cin(gnd),
	.combout(\CPU0|Equal10~23_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|Equal10~23 .lut_mask = 16'h5041;
defparam \CPU0|Equal10~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N16
cycloneive_lcell_comb \CPU0|Equal10~24 (
// Equation(s):
// \CPU0|Equal10~24_combout  = \CPU0|OCRH [6] $ (((\CPU0|always1~4_combout ) # (\CPU0|Add0~28_combout )))

	.dataa(gnd),
	.datab(\CPU0|always1~4_combout ),
	.datac(\CPU0|OCRH [6]),
	.datad(\CPU0|Add0~28_combout ),
	.cin(gnd),
	.combout(\CPU0|Equal10~24_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|Equal10~24 .lut_mask = 16'h0F3C;
defparam \CPU0|Equal10~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N26
cycloneive_lcell_comb \CPU0|Equal10~25 (
// Equation(s):
// \CPU0|Equal10~25_combout  = (!\CPU0|Equal10~24_combout  & (\CPU0|OCRH [7] $ (((!\CPU0|Add0~30_combout  & !\CPU0|always1~4_combout )))))

	.dataa(\CPU0|Add0~30_combout ),
	.datab(\CPU0|always1~4_combout ),
	.datac(\CPU0|OCRH [7]),
	.datad(\CPU0|Equal10~24_combout ),
	.cin(gnd),
	.combout(\CPU0|Equal10~25_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|Equal10~25 .lut_mask = 16'h00E1;
defparam \CPU0|Equal10~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N24
cycloneive_lcell_comb \CPU0|Equal10~18 (
// Equation(s):
// \CPU0|Equal10~18_combout  = \CPU0|OCRH [0] $ (((\CPU0|always1~4_combout ) # (\CPU0|Add0~16_combout )))

	.dataa(gnd),
	.datab(\CPU0|always1~4_combout ),
	.datac(\CPU0|OCRH [0]),
	.datad(\CPU0|Add0~16_combout ),
	.cin(gnd),
	.combout(\CPU0|Equal10~18_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|Equal10~18 .lut_mask = 16'h0F3C;
defparam \CPU0|Equal10~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N0
cycloneive_lcell_comb \CPU0|Equal10~19 (
// Equation(s):
// \CPU0|Equal10~19_combout  = (!\CPU0|Equal10~18_combout  & (\CPU0|OCRH [1] $ (((!\CPU0|Add0~18_combout  & !\CPU0|always1~4_combout )))))

	.dataa(\CPU0|Add0~18_combout ),
	.datab(\CPU0|always1~4_combout ),
	.datac(\CPU0|OCRH [1]),
	.datad(\CPU0|Equal10~18_combout ),
	.cin(gnd),
	.combout(\CPU0|Equal10~19_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|Equal10~19 .lut_mask = 16'h00E1;
defparam \CPU0|Equal10~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N20
cycloneive_lcell_comb \CPU0|Equal10~26 (
// Equation(s):
// \CPU0|Equal10~26_combout  = (\CPU0|Equal10~21_combout  & (\CPU0|Equal10~23_combout  & (\CPU0|Equal10~25_combout  & \CPU0|Equal10~19_combout )))

	.dataa(\CPU0|Equal10~21_combout ),
	.datab(\CPU0|Equal10~23_combout ),
	.datac(\CPU0|Equal10~25_combout ),
	.datad(\CPU0|Equal10~19_combout ),
	.cin(gnd),
	.combout(\CPU0|Equal10~26_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|Equal10~26 .lut_mask = 16'h8000;
defparam \CPU0|Equal10~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y11_N1
dffeas \CPU0|OCRL[2] (
	.clk(!\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|ETOI~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|OCRL[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|OCRL [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|OCRL[2] .is_wysiwyg = "true";
defparam \CPU0|OCRL[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N0
cycloneive_lcell_comb \CPU0|Equal10~12 (
// Equation(s):
// \CPU0|Equal10~12_combout  = \CPU0|OCRL [2] $ (((!\CPU0|always1~4_combout  & \CPU0|Add0~4_combout )))

	.dataa(gnd),
	.datab(\CPU0|always1~4_combout ),
	.datac(\CPU0|OCRL [2]),
	.datad(\CPU0|Add0~4_combout ),
	.cin(gnd),
	.combout(\CPU0|Equal10~12_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|Equal10~12 .lut_mask = 16'hC3F0;
defparam \CPU0|Equal10~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N18
cycloneive_lcell_comb \CPU0|Equal10~13 (
// Equation(s):
// \CPU0|Equal10~13_combout  = (!\CPU0|Equal10~12_combout  & (\CPU0|OCRL [3] $ (((!\CPU0|Add0~6_combout  & !\CPU0|always1~4_combout )))))

	.dataa(\CPU0|Add0~6_combout ),
	.datab(\CPU0|always1~4_combout ),
	.datac(\CPU0|OCRL [3]),
	.datad(\CPU0|Equal10~12_combout ),
	.cin(gnd),
	.combout(\CPU0|Equal10~13_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|Equal10~13 .lut_mask = 16'h00E1;
defparam \CPU0|Equal10~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N6
cycloneive_lcell_comb \CPU0|Equal10~27 (
// Equation(s):
// \CPU0|Equal10~27_combout  = (\CPU0|Equal10~17_combout  & (\CPU0|Equal10~11_combout  & (\CPU0|Equal10~26_combout  & \CPU0|Equal10~13_combout )))

	.dataa(\CPU0|Equal10~17_combout ),
	.datab(\CPU0|Equal10~11_combout ),
	.datac(\CPU0|Equal10~26_combout ),
	.datad(\CPU0|Equal10~13_combout ),
	.cin(gnd),
	.combout(\CPU0|Equal10~27_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|Equal10~27 .lut_mask = 16'h8000;
defparam \CPU0|Equal10~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N12
cycloneive_lcell_comb \CPU0|cpu01_inst|always19~1 (
// Equation(s):
// \CPU0|cpu01_inst|always19~1_combout  = (\CPU0|Equal9~4_combout  & \CPU0|ETOI~q )

	.dataa(\CPU0|Equal9~4_combout ),
	.datab(gnd),
	.datac(\CPU0|ETOI~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|always19~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|always19~1 .lut_mask = 16'hA0A0;
defparam \CPU0|cpu01_inst|always19~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N12
cycloneive_lcell_comb \CPU0|cpu01_inst|always19~2 (
// Equation(s):
// \CPU0|cpu01_inst|always19~2_combout  = (\CPU0|cpu01_inst|cc [4]) # ((!\CPU0|cpu01_inst|always19~1_combout  & ((!\CPU0|Equal10~27_combout ) # (!\CPU0|EOCI~q ))))

	.dataa(\CPU0|cpu01_inst|cc [4]),
	.datab(\CPU0|EOCI~q ),
	.datac(\CPU0|Equal10~27_combout ),
	.datad(\CPU0|cpu01_inst|always19~1_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|always19~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|always19~2 .lut_mask = 16'hAABF;
defparam \CPU0|cpu01_inst|always19~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N30
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector293~3 (
// Equation(s):
// \CPU0|cpu01_inst|Selector293~3_combout  = (!\CPU0|cpu01_inst|nmi_req~q  & (\CPU0|cpu01_inst|state.int_cc_state~q  & \CPU0|cpu01_inst|always19~2_combout ))

	.dataa(\CPU0|cpu01_inst|nmi_req~q ),
	.datab(gnd),
	.datac(\CPU0|cpu01_inst|state.int_cc_state~q ),
	.datad(\CPU0|cpu01_inst|always19~2_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector293~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector293~3 .lut_mask = 16'h5000;
defparam \CPU0|cpu01_inst|Selector293~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N16
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector293~4 (
// Equation(s):
// \CPU0|cpu01_inst|Selector293~4_combout  = (\CPU0|cpu01_inst|Selector293~5_combout ) # ((\CPU0|cpu01_inst|Selector293~3_combout  & (!\CPU0|cpu01_inst|op_code [0] & \CPU0|cpu01_inst|Equal5~2_combout )))

	.dataa(\CPU0|cpu01_inst|Selector293~5_combout ),
	.datab(\CPU0|cpu01_inst|Selector293~3_combout ),
	.datac(\CPU0|cpu01_inst|op_code [0]),
	.datad(\CPU0|cpu01_inst|Equal5~2_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector293~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector293~4 .lut_mask = 16'hAEAA;
defparam \CPU0|cpu01_inst|Selector293~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y11_N17
dffeas \CPU0|cpu01_inst|state.int_wai_state (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|Selector293~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!button_s[3]),
	.sload(gnd),
	.ena(\CPU0|cpu01_inst|state~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|state.int_wai_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|state.int_wai_state .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|state.int_wai_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N30
cycloneive_lcell_comb \CPU0|cpu01_inst|WideOr72~0 (
// Equation(s):
// \CPU0|cpu01_inst|WideOr72~0_combout  = (\CPU0|cpu01_inst|op_code [1] & ((\CPU0|cpu01_inst|op_code [2] & (!\CPU0|cpu01_inst|op_code [0] & \CPU0|cpu01_inst|op_code [3])) # (!\CPU0|cpu01_inst|op_code [2] & (\CPU0|cpu01_inst|op_code [0] $ 
// (!\CPU0|cpu01_inst|op_code [3]))))) # (!\CPU0|cpu01_inst|op_code [1] & (((\CPU0|cpu01_inst|op_code [0] & !\CPU0|cpu01_inst|op_code [3]))))

	.dataa(\CPU0|cpu01_inst|op_code [2]),
	.datab(\CPU0|cpu01_inst|op_code [1]),
	.datac(\CPU0|cpu01_inst|op_code [0]),
	.datad(\CPU0|cpu01_inst|op_code [3]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|WideOr72~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|WideOr72~0 .lut_mask = 16'h4834;
defparam \CPU0|cpu01_inst|WideOr72~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N18
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector282~9 (
// Equation(s):
// \CPU0|cpu01_inst|Selector282~9_combout  = (\CPU0|cpu01_inst|state.int_mask_state~q ) # ((\CPU0|cpu01_inst|state.int_wai_state~q ) # ((!\CPU0|cpu01_inst|WideOr72~0_combout  & \CPU0|cpu01_inst|Selector241~0_combout )))

	.dataa(\CPU0|cpu01_inst|state.int_mask_state~q ),
	.datab(\CPU0|cpu01_inst|state.int_wai_state~q ),
	.datac(\CPU0|cpu01_inst|WideOr72~0_combout ),
	.datad(\CPU0|cpu01_inst|Selector241~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector282~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector282~9 .lut_mask = 16'hEFEE;
defparam \CPU0|cpu01_inst|Selector282~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N0
cycloneive_lcell_comb \CPU0|cpu01_inst|WideOr51~0 (
// Equation(s):
// \CPU0|cpu01_inst|WideOr51~0_combout  = (\CPU0|cpu01_inst|op_code [3]) # ((\CPU0|cpu01_inst|op_code [2] & ((!\CPU0|cpu01_inst|op_code [0]) # (!\CPU0|cpu01_inst|op_code [1]))))

	.dataa(\CPU0|cpu01_inst|op_code [2]),
	.datab(\CPU0|cpu01_inst|op_code [1]),
	.datac(\CPU0|cpu01_inst|op_code [0]),
	.datad(\CPU0|cpu01_inst|op_code [3]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|WideOr51~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|WideOr51~0 .lut_mask = 16'hFF2A;
defparam \CPU0|cpu01_inst|WideOr51~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N20
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector282~7 (
// Equation(s):
// \CPU0|cpu01_inst|Selector282~7_combout  = (!\CPU0|cpu01_inst|op_code [6] & ((\CPU0|cpu01_inst|op_code [4] & (!\CPU0|cpu01_inst|WideOr55~0_combout )) # (!\CPU0|cpu01_inst|op_code [4] & ((\CPU0|cpu01_inst|WideOr51~0_combout )))))

	.dataa(\CPU0|cpu01_inst|WideOr55~0_combout ),
	.datab(\CPU0|cpu01_inst|op_code [4]),
	.datac(\CPU0|cpu01_inst|op_code [6]),
	.datad(\CPU0|cpu01_inst|WideOr51~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector282~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector282~7 .lut_mask = 16'h0704;
defparam \CPU0|cpu01_inst|Selector282~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N16
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector282~8 (
// Equation(s):
// \CPU0|cpu01_inst|Selector282~8_combout  = (\CPU0|cpu01_inst|Selector227~3_combout  & ((\CPU0|cpu01_inst|Selector282~7_combout ) # ((!\CPU0|cpu01_inst|WideOr72~0_combout  & \CPU0|cpu01_inst|op_code [6]))))

	.dataa(\CPU0|cpu01_inst|WideOr72~0_combout ),
	.datab(\CPU0|cpu01_inst|op_code [6]),
	.datac(\CPU0|cpu01_inst|Selector227~3_combout ),
	.datad(\CPU0|cpu01_inst|Selector282~7_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector282~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector282~8 .lut_mask = 16'hF040;
defparam \CPU0|cpu01_inst|Selector282~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N28
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector282~10 (
// Equation(s):
// \CPU0|cpu01_inst|Selector282~10_combout  = (\CPU0|cpu01_inst|Selector282~11_combout ) # ((\CPU0|cpu01_inst|Selector282~9_combout ) # ((\CPU0|cpu01_inst|Selector282~8_combout ) # (!\CPU0|cpu01_inst|Selector282~6_combout )))

	.dataa(\CPU0|cpu01_inst|Selector282~11_combout ),
	.datab(\CPU0|cpu01_inst|Selector282~9_combout ),
	.datac(\CPU0|cpu01_inst|Selector282~6_combout ),
	.datad(\CPU0|cpu01_inst|Selector282~8_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector282~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector282~10 .lut_mask = 16'hFFEF;
defparam \CPU0|cpu01_inst|Selector282~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N30
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector124~2 (
// Equation(s):
// \CPU0|cpu01_inst|Selector124~2_combout  = (\CPU0|cpu01_inst|WideOr10~1_combout  & ((\CPU0|cpu01_inst|alu_ctrl.alu_tap~0_combout  & ((\CPU0|cpu01_inst|Selector151~2_combout ))) # (!\CPU0|cpu01_inst|alu_ctrl.alu_tap~0_combout  & (\CPU0|cpu01_inst|cc [5]))))

	.dataa(\CPU0|cpu01_inst|cc [5]),
	.datab(\CPU0|cpu01_inst|Selector151~2_combout ),
	.datac(\CPU0|cpu01_inst|alu_ctrl.alu_tap~0_combout ),
	.datad(\CPU0|cpu01_inst|WideOr10~1_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector124~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector124~2 .lut_mask = 16'hCA00;
defparam \CPU0|cpu01_inst|Selector124~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N20
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector124~1 (
// Equation(s):
// \CPU0|cpu01_inst|Selector124~1_combout  = (!\CPU0|cpu01_inst|WideOr10~1_combout  & ((\CPU0|cpu01_inst|Selector161~0_combout  & ((\CPU0|cpu01_inst|Selector153~2_combout ) # (!\CPU0|cpu01_inst|Selector177~7_combout ))) # 
// (!\CPU0|cpu01_inst|Selector161~0_combout  & (\CPU0|cpu01_inst|Selector153~2_combout  & !\CPU0|cpu01_inst|Selector177~7_combout ))))

	.dataa(\CPU0|cpu01_inst|WideOr10~1_combout ),
	.datab(\CPU0|cpu01_inst|Selector161~0_combout ),
	.datac(\CPU0|cpu01_inst|Selector153~2_combout ),
	.datad(\CPU0|cpu01_inst|Selector177~7_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector124~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector124~1 .lut_mask = 16'h4054;
defparam \CPU0|cpu01_inst|Selector124~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N10
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector124~3 (
// Equation(s):
// \CPU0|cpu01_inst|Selector124~3_combout  = (\CPU0|cpu01_inst|Selector124~0_combout ) # ((\CPU0|cpu01_inst|Selector282~10_combout  & ((\CPU0|cpu01_inst|Selector124~2_combout ) # (\CPU0|cpu01_inst|Selector124~1_combout ))))

	.dataa(\CPU0|cpu01_inst|Selector124~0_combout ),
	.datab(\CPU0|cpu01_inst|Selector282~10_combout ),
	.datac(\CPU0|cpu01_inst|Selector124~2_combout ),
	.datad(\CPU0|cpu01_inst|Selector124~1_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector124~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector124~3 .lut_mask = 16'hEEEA;
defparam \CPU0|cpu01_inst|Selector124~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y11_N11
dffeas \CPU0|cpu01_inst|cc[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|Selector124~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\CPU0|hold_s~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|cc [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|cc[5] .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|cc[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N28
cycloneive_lcell_comb \CPU0|cpu01_inst|daa_reg[6]~0 (
// Equation(s):
// \CPU0|cpu01_inst|daa_reg[6]~0_combout  = (\CPU0|cpu01_inst|Selector186~0_combout  & (!\CPU0|cpu01_inst|cc [5] & ((\CPU0|cpu01_inst|Selector154~2_combout ) # (\CPU0|cpu01_inst|Selector155~2_combout ))))

	.dataa(\CPU0|cpu01_inst|Selector154~2_combout ),
	.datab(\CPU0|cpu01_inst|Selector186~0_combout ),
	.datac(\CPU0|cpu01_inst|cc [5]),
	.datad(\CPU0|cpu01_inst|Selector155~2_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|daa_reg[6]~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|daa_reg[6]~0 .lut_mask = 16'h0C08;
defparam \CPU0|cpu01_inst|daa_reg[6]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N16
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector186~1 (
// Equation(s):
// \CPU0|cpu01_inst|Selector186~1_combout  = (!\CPU0|cpu01_inst|Selector151~2_combout  & !\CPU0|cpu01_inst|Selector150~2_combout )

	.dataa(gnd),
	.datab(\CPU0|cpu01_inst|Selector151~2_combout ),
	.datac(gnd),
	.datad(\CPU0|cpu01_inst|Selector150~2_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector186~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector186~1 .lut_mask = 16'h0033;
defparam \CPU0|cpu01_inst|Selector186~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N14
cycloneive_lcell_comb \CPU0|cpu01_inst|daa_reg[6]~1 (
// Equation(s):
// \CPU0|cpu01_inst|daa_reg[6]~1_combout  = (\CPU0|cpu01_inst|cc [0]) # ((\CPU0|cpu01_inst|Selector149~2_combout  & ((\CPU0|cpu01_inst|daa_reg[6]~0_combout ) # (!\CPU0|cpu01_inst|Selector186~1_combout ))))

	.dataa(\CPU0|cpu01_inst|Selector149~2_combout ),
	.datab(\CPU0|cpu01_inst|daa_reg[6]~0_combout ),
	.datac(\CPU0|cpu01_inst|cc [0]),
	.datad(\CPU0|cpu01_inst|Selector186~1_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|daa_reg[6]~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|daa_reg[6]~1 .lut_mask = 16'hF8FA;
defparam \CPU0|cpu01_inst|daa_reg[6]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N4
cycloneive_lcell_comb \CPU0|cpu01_inst|Add7~2 (
// Equation(s):
// \CPU0|cpu01_inst|Add7~2_combout  = (\CPU0|cpu01_inst|daa_reg~2_combout  & ((\CPU0|cpu01_inst|Selector154~2_combout  & (\CPU0|cpu01_inst|Add7~1  & VCC)) # (!\CPU0|cpu01_inst|Selector154~2_combout  & (!\CPU0|cpu01_inst|Add7~1 )))) # 
// (!\CPU0|cpu01_inst|daa_reg~2_combout  & ((\CPU0|cpu01_inst|Selector154~2_combout  & (!\CPU0|cpu01_inst|Add7~1 )) # (!\CPU0|cpu01_inst|Selector154~2_combout  & ((\CPU0|cpu01_inst|Add7~1 ) # (GND)))))
// \CPU0|cpu01_inst|Add7~3  = CARRY((\CPU0|cpu01_inst|daa_reg~2_combout  & (!\CPU0|cpu01_inst|Selector154~2_combout  & !\CPU0|cpu01_inst|Add7~1 )) # (!\CPU0|cpu01_inst|daa_reg~2_combout  & ((!\CPU0|cpu01_inst|Add7~1 ) # 
// (!\CPU0|cpu01_inst|Selector154~2_combout ))))

	.dataa(\CPU0|cpu01_inst|daa_reg~2_combout ),
	.datab(\CPU0|cpu01_inst|Selector154~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU0|cpu01_inst|Add7~1 ),
	.combout(\CPU0|cpu01_inst|Add7~2_combout ),
	.cout(\CPU0|cpu01_inst|Add7~3 ));
// synopsys translate_off
defparam \CPU0|cpu01_inst|Add7~2 .lut_mask = 16'h9617;
defparam \CPU0|cpu01_inst|Add7~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N8
cycloneive_lcell_comb \CPU0|cpu01_inst|Add7~6 (
// Equation(s):
// \CPU0|cpu01_inst|Add7~6_combout  = (\CPU0|cpu01_inst|Selector152~2_combout  & (!\CPU0|cpu01_inst|Add7~5 )) # (!\CPU0|cpu01_inst|Selector152~2_combout  & ((\CPU0|cpu01_inst|Add7~5 ) # (GND)))
// \CPU0|cpu01_inst|Add7~7  = CARRY((!\CPU0|cpu01_inst|Add7~5 ) # (!\CPU0|cpu01_inst|Selector152~2_combout ))

	.dataa(\CPU0|cpu01_inst|Selector152~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU0|cpu01_inst|Add7~5 ),
	.combout(\CPU0|cpu01_inst|Add7~6_combout ),
	.cout(\CPU0|cpu01_inst|Add7~7 ));
// synopsys translate_off
defparam \CPU0|cpu01_inst|Add7~6 .lut_mask = 16'h5A5F;
defparam \CPU0|cpu01_inst|Add7~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N16
cycloneive_lcell_comb \CPU0|cpu01_inst|Add7~14 (
// Equation(s):
// \CPU0|cpu01_inst|Add7~14_combout  = (\CPU0|cpu01_inst|Selector148~combout  & (!\CPU0|cpu01_inst|Add7~13 )) # (!\CPU0|cpu01_inst|Selector148~combout  & ((\CPU0|cpu01_inst|Add7~13 ) # (GND)))
// \CPU0|cpu01_inst|Add7~15  = CARRY((!\CPU0|cpu01_inst|Add7~13 ) # (!\CPU0|cpu01_inst|Selector148~combout ))

	.dataa(gnd),
	.datab(\CPU0|cpu01_inst|Selector148~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU0|cpu01_inst|Add7~13 ),
	.combout(\CPU0|cpu01_inst|Add7~14_combout ),
	.cout(\CPU0|cpu01_inst|Add7~15 ));
// synopsys translate_off
defparam \CPU0|cpu01_inst|Add7~14 .lut_mask = 16'h3C3F;
defparam \CPU0|cpu01_inst|Add7~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N12
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector275~0 (
// Equation(s):
// \CPU0|cpu01_inst|Selector275~0_combout  = (\CPU0|cpu01_inst|Decoder7~6_combout  & ((\CPU0|cpu01_inst|Selector241~0_combout ) # (\CPU0|cpu01_inst|Selector265~0_combout )))

	.dataa(\CPU0|cpu01_inst|Selector241~0_combout ),
	.datab(gnd),
	.datac(\CPU0|cpu01_inst|Selector265~0_combout ),
	.datad(\CPU0|cpu01_inst|Decoder7~6_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector275~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector275~0 .lut_mask = 16'hFA00;
defparam \CPU0|cpu01_inst|Selector275~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N28
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector172~2 (
// Equation(s):
// \CPU0|cpu01_inst|Selector172~2_combout  = (\CPU0|cpu01_inst|Selector147~combout  & ((\CPU0|cpu01_inst|Selector275~0_combout ) # (\CPU0|cpu01_inst|alu_ctrl.alu_lsr16~0_combout )))

	.dataa(gnd),
	.datab(\CPU0|cpu01_inst|Selector147~combout ),
	.datac(\CPU0|cpu01_inst|Selector275~0_combout ),
	.datad(\CPU0|cpu01_inst|alu_ctrl.alu_lsr16~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector172~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector172~2 .lut_mask = 16'hCCC0;
defparam \CPU0|cpu01_inst|Selector172~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N16
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector172~4 (
// Equation(s):
// \CPU0|cpu01_inst|Selector172~4_combout  = (\CPU0|cpu01_inst|Selector172~3_combout ) # ((\CPU0|cpu01_inst|Selector172~2_combout ) # ((\CPU0|cpu01_inst|alu_ctrl.alu_daa~0_combout  & \CPU0|cpu01_inst|Add7~14_combout )))

	.dataa(\CPU0|cpu01_inst|alu_ctrl.alu_daa~0_combout ),
	.datab(\CPU0|cpu01_inst|Selector172~3_combout ),
	.datac(\CPU0|cpu01_inst|Add7~14_combout ),
	.datad(\CPU0|cpu01_inst|Selector172~2_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector172~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector172~4 .lut_mask = 16'hFFEC;
defparam \CPU0|cpu01_inst|Selector172~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N10
cycloneive_lcell_comb \CPU0|cpu01_inst|right[8]~0 (
// Equation(s):
// \CPU0|cpu01_inst|right[8]~0_combout  = (!\CPU0|cpu01_inst|WideNor13~8_combout  & \CPU0|cpu01_inst|md [8])

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|cpu01_inst|WideNor13~8_combout ),
	.datad(\CPU0|cpu01_inst|md [8]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|right[8]~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|right[8]~0 .lut_mask = 16'h0F00;
defparam \CPU0|cpu01_inst|right[8]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N0
cycloneive_lcell_comb \CPU0|cpu01_inst|Add2~16 (
// Equation(s):
// \CPU0|cpu01_inst|Add2~16_combout  = ((\CPU0|cpu01_inst|Selector157~0_combout  $ (\CPU0|cpu01_inst|Selector149~2_combout  $ (!\CPU0|cpu01_inst|Add2~15 )))) # (GND)
// \CPU0|cpu01_inst|Add2~17  = CARRY((\CPU0|cpu01_inst|Selector157~0_combout  & ((\CPU0|cpu01_inst|Selector149~2_combout ) # (!\CPU0|cpu01_inst|Add2~15 ))) # (!\CPU0|cpu01_inst|Selector157~0_combout  & (\CPU0|cpu01_inst|Selector149~2_combout  & 
// !\CPU0|cpu01_inst|Add2~15 )))

	.dataa(\CPU0|cpu01_inst|Selector157~0_combout ),
	.datab(\CPU0|cpu01_inst|Selector149~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU0|cpu01_inst|Add2~15 ),
	.combout(\CPU0|cpu01_inst|Add2~16_combout ),
	.cout(\CPU0|cpu01_inst|Add2~17 ));
// synopsys translate_off
defparam \CPU0|cpu01_inst|Add2~16 .lut_mask = 16'h698E;
defparam \CPU0|cpu01_inst|Add2~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N2
cycloneive_lcell_comb \CPU0|cpu01_inst|Add2~18 (
// Equation(s):
// \CPU0|cpu01_inst|Add2~18_combout  = (\CPU0|cpu01_inst|Selector148~combout  & ((\CPU0|cpu01_inst|right[8]~0_combout  & (\CPU0|cpu01_inst|Add2~17  & VCC)) # (!\CPU0|cpu01_inst|right[8]~0_combout  & (!\CPU0|cpu01_inst|Add2~17 )))) # 
// (!\CPU0|cpu01_inst|Selector148~combout  & ((\CPU0|cpu01_inst|right[8]~0_combout  & (!\CPU0|cpu01_inst|Add2~17 )) # (!\CPU0|cpu01_inst|right[8]~0_combout  & ((\CPU0|cpu01_inst|Add2~17 ) # (GND)))))
// \CPU0|cpu01_inst|Add2~19  = CARRY((\CPU0|cpu01_inst|Selector148~combout  & (!\CPU0|cpu01_inst|right[8]~0_combout  & !\CPU0|cpu01_inst|Add2~17 )) # (!\CPU0|cpu01_inst|Selector148~combout  & ((!\CPU0|cpu01_inst|Add2~17 ) # 
// (!\CPU0|cpu01_inst|right[8]~0_combout ))))

	.dataa(\CPU0|cpu01_inst|Selector148~combout ),
	.datab(\CPU0|cpu01_inst|right[8]~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU0|cpu01_inst|Add2~17 ),
	.combout(\CPU0|cpu01_inst|Add2~18_combout ),
	.cout(\CPU0|cpu01_inst|Add2~19 ));
// synopsys translate_off
defparam \CPU0|cpu01_inst|Add2~18 .lut_mask = 16'h9617;
defparam \CPU0|cpu01_inst|Add2~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N0
cycloneive_lcell_comb \CPU0|cpu01_inst|Add4~16 (
// Equation(s):
// \CPU0|cpu01_inst|Add4~16_combout  = ((\CPU0|cpu01_inst|Selector149~2_combout  $ (\CPU0|cpu01_inst|Selector157~0_combout  $ (\CPU0|cpu01_inst|Add4~15 )))) # (GND)
// \CPU0|cpu01_inst|Add4~17  = CARRY((\CPU0|cpu01_inst|Selector149~2_combout  & ((!\CPU0|cpu01_inst|Add4~15 ) # (!\CPU0|cpu01_inst|Selector157~0_combout ))) # (!\CPU0|cpu01_inst|Selector149~2_combout  & (!\CPU0|cpu01_inst|Selector157~0_combout  & 
// !\CPU0|cpu01_inst|Add4~15 )))

	.dataa(\CPU0|cpu01_inst|Selector149~2_combout ),
	.datab(\CPU0|cpu01_inst|Selector157~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU0|cpu01_inst|Add4~15 ),
	.combout(\CPU0|cpu01_inst|Add4~16_combout ),
	.cout(\CPU0|cpu01_inst|Add4~17 ));
// synopsys translate_off
defparam \CPU0|cpu01_inst|Add4~16 .lut_mask = 16'h962B;
defparam \CPU0|cpu01_inst|Add4~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N2
cycloneive_lcell_comb \CPU0|cpu01_inst|Add4~18 (
// Equation(s):
// \CPU0|cpu01_inst|Add4~18_combout  = (\CPU0|cpu01_inst|Selector148~combout  & ((\CPU0|cpu01_inst|right[8]~0_combout  & (!\CPU0|cpu01_inst|Add4~17 )) # (!\CPU0|cpu01_inst|right[8]~0_combout  & (\CPU0|cpu01_inst|Add4~17  & VCC)))) # 
// (!\CPU0|cpu01_inst|Selector148~combout  & ((\CPU0|cpu01_inst|right[8]~0_combout  & ((\CPU0|cpu01_inst|Add4~17 ) # (GND))) # (!\CPU0|cpu01_inst|right[8]~0_combout  & (!\CPU0|cpu01_inst|Add4~17 ))))
// \CPU0|cpu01_inst|Add4~19  = CARRY((\CPU0|cpu01_inst|Selector148~combout  & (\CPU0|cpu01_inst|right[8]~0_combout  & !\CPU0|cpu01_inst|Add4~17 )) # (!\CPU0|cpu01_inst|Selector148~combout  & ((\CPU0|cpu01_inst|right[8]~0_combout ) # 
// (!\CPU0|cpu01_inst|Add4~17 ))))

	.dataa(\CPU0|cpu01_inst|Selector148~combout ),
	.datab(\CPU0|cpu01_inst|right[8]~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU0|cpu01_inst|Add4~17 ),
	.combout(\CPU0|cpu01_inst|Add4~18_combout ),
	.cout(\CPU0|cpu01_inst|Add4~19 ));
// synopsys translate_off
defparam \CPU0|cpu01_inst|Add4~18 .lut_mask = 16'h694D;
defparam \CPU0|cpu01_inst|Add4~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N26
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector172~5 (
// Equation(s):
// \CPU0|cpu01_inst|Selector172~5_combout  = (\CPU0|cpu01_inst|WideOr11~2_combout  & ((\CPU0|cpu01_inst|Add4~18_combout ) # ((\CPU0|cpu01_inst|Add2~18_combout  & \CPU0|cpu01_inst|WideOr10~2_combout )))) # (!\CPU0|cpu01_inst|WideOr11~2_combout  & 
// (\CPU0|cpu01_inst|Add2~18_combout  & (\CPU0|cpu01_inst|WideOr10~2_combout )))

	.dataa(\CPU0|cpu01_inst|WideOr11~2_combout ),
	.datab(\CPU0|cpu01_inst|Add2~18_combout ),
	.datac(\CPU0|cpu01_inst|WideOr10~2_combout ),
	.datad(\CPU0|cpu01_inst|Add4~18_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector172~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector172~5 .lut_mask = 16'hEAC0;
defparam \CPU0|cpu01_inst|Selector172~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N4
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector172~6 (
// Equation(s):
// \CPU0|cpu01_inst|Selector172~6_combout  = (\CPU0|cpu01_inst|Selector172~4_combout ) # ((\CPU0|cpu01_inst|Selector172~5_combout ) # ((\CPU0|cpu01_inst|right[8]~0_combout  & \CPU0|cpu01_inst|Selector173~4_combout )))

	.dataa(\CPU0|cpu01_inst|right[8]~0_combout ),
	.datab(\CPU0|cpu01_inst|Selector172~4_combout ),
	.datac(\CPU0|cpu01_inst|Selector173~4_combout ),
	.datad(\CPU0|cpu01_inst|Selector172~5_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector172~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector172~6 .lut_mask = 16'hFFEC;
defparam \CPU0|cpu01_inst|Selector172~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N2
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector172~10 (
// Equation(s):
// \CPU0|cpu01_inst|Selector172~10_combout  = (\CPU0|cpu01_inst|alu_ctrl.alu_eor~2_combout  & (\CPU0|cpu01_inst|Selector148~combout  $ (((!\CPU0|cpu01_inst|WideNor13~8_combout  & \CPU0|cpu01_inst|md [8])))))

	.dataa(\CPU0|cpu01_inst|WideNor13~8_combout ),
	.datab(\CPU0|cpu01_inst|Selector148~combout ),
	.datac(\CPU0|cpu01_inst|alu_ctrl.alu_eor~2_combout ),
	.datad(\CPU0|cpu01_inst|md [8]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector172~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector172~10 .lut_mask = 16'h90C0;
defparam \CPU0|cpu01_inst|Selector172~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N14
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector172~7 (
// Equation(s):
// \CPU0|cpu01_inst|Selector172~7_combout  = (\CPU0|cpu01_inst|Selector172~6_combout ) # ((\CPU0|cpu01_inst|Selector172~10_combout ) # ((\CPU0|cpu01_inst|Selector149~2_combout  & \CPU0|cpu01_inst|WideOr12~combout )))

	.dataa(\CPU0|cpu01_inst|Selector149~2_combout ),
	.datab(\CPU0|cpu01_inst|WideOr12~combout ),
	.datac(\CPU0|cpu01_inst|Selector172~6_combout ),
	.datad(\CPU0|cpu01_inst|Selector172~10_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector172~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector172~7 .lut_mask = 16'hFFF8;
defparam \CPU0|cpu01_inst|Selector172~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N10
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector172~9 (
// Equation(s):
// \CPU0|cpu01_inst|Selector172~9_combout  = (\CPU0|cpu01_inst|Selector172~7_combout ) # ((\CPU0|cpu01_inst|Selector148~combout  & ((\CPU0|cpu01_inst|Selector172~8_combout ) # (!\CPU0|cpu01_inst|Selector173~7_combout ))))

	.dataa(\CPU0|cpu01_inst|Selector172~8_combout ),
	.datab(\CPU0|cpu01_inst|Selector173~7_combout ),
	.datac(\CPU0|cpu01_inst|Selector172~7_combout ),
	.datad(\CPU0|cpu01_inst|Selector148~combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector172~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector172~9 .lut_mask = 16'hFBF0;
defparam \CPU0|cpu01_inst|Selector172~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N8
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector81~0 (
// Equation(s):
// \CPU0|cpu01_inst|Selector81~0_combout  = (\CPU0|cpu01_inst|ix_ctrl~1_combout  & (((\CPU0|cpu01_inst|Selector232~3_combout  & \CPU0|cpu01_inst|Selector172~9_combout )))) # (!\CPU0|cpu01_inst|ix_ctrl~1_combout  & (\CPU0|data_in[0]~12_combout ))

	.dataa(\CPU0|data_in[0]~12_combout ),
	.datab(\CPU0|cpu01_inst|Selector232~3_combout ),
	.datac(\CPU0|cpu01_inst|ix_ctrl~1_combout ),
	.datad(\CPU0|cpu01_inst|Selector172~9_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector81~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector81~0 .lut_mask = 16'hCA0A;
defparam \CPU0|cpu01_inst|Selector81~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y13_N9
dffeas \CPU0|cpu01_inst|xreg[8] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|Selector81~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|cpu01_inst|xreg[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|xreg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|xreg[8] .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|xreg[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N16
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector148 (
// Equation(s):
// \CPU0|cpu01_inst|Selector148~combout  = (\CPU0|cpu01_inst|Selector148~0_combout  & ((\CPU0|cpu01_inst|xreg [8]) # ((!\CPU0|cpu01_inst|Selector147~2_combout )))) # (!\CPU0|cpu01_inst|Selector148~0_combout  & (((\CPU0|cpu01_inst|Selector147~2_combout  & 
// \CPU0|cpu01_inst|acca [0]))))

	.dataa(\CPU0|cpu01_inst|Selector148~0_combout ),
	.datab(\CPU0|cpu01_inst|xreg [8]),
	.datac(\CPU0|cpu01_inst|Selector147~2_combout ),
	.datad(\CPU0|cpu01_inst|acca [0]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector148~combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector148 .lut_mask = 16'hDA8A;
defparam \CPU0|cpu01_inst|Selector148 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N18
cycloneive_lcell_comb \CPU0|cpu01_inst|Add7~16 (
// Equation(s):
// \CPU0|cpu01_inst|Add7~16_combout  = (\CPU0|cpu01_inst|Selector147~combout  & (\CPU0|cpu01_inst|Add7~15  $ (GND))) # (!\CPU0|cpu01_inst|Selector147~combout  & (!\CPU0|cpu01_inst|Add7~15  & VCC))
// \CPU0|cpu01_inst|Add7~17  = CARRY((\CPU0|cpu01_inst|Selector147~combout  & !\CPU0|cpu01_inst|Add7~15 ))

	.dataa(gnd),
	.datab(\CPU0|cpu01_inst|Selector147~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU0|cpu01_inst|Add7~15 ),
	.combout(\CPU0|cpu01_inst|Add7~16_combout ),
	.cout(\CPU0|cpu01_inst|Add7~17 ));
// synopsys translate_off
defparam \CPU0|cpu01_inst|Add7~16 .lut_mask = 16'hC30C;
defparam \CPU0|cpu01_inst|Add7~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N28
cycloneive_lcell_comb \CPU0|cpu01_inst|Add7~26 (
// Equation(s):
// \CPU0|cpu01_inst|Add7~26_combout  = (\CPU0|cpu01_inst|Selector142~combout  & (!\CPU0|cpu01_inst|Add7~25 )) # (!\CPU0|cpu01_inst|Selector142~combout  & ((\CPU0|cpu01_inst|Add7~25 ) # (GND)))
// \CPU0|cpu01_inst|Add7~27  = CARRY((!\CPU0|cpu01_inst|Add7~25 ) # (!\CPU0|cpu01_inst|Selector142~combout ))

	.dataa(gnd),
	.datab(\CPU0|cpu01_inst|Selector142~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU0|cpu01_inst|Add7~25 ),
	.combout(\CPU0|cpu01_inst|Add7~26_combout ),
	.cout(\CPU0|cpu01_inst|Add7~27 ));
// synopsys translate_off
defparam \CPU0|cpu01_inst|Add7~26 .lut_mask = 16'h3C3F;
defparam \CPU0|cpu01_inst|Add7~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N24
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector166~3 (
// Equation(s):
// \CPU0|cpu01_inst|Selector166~3_combout  = (\CPU0|cpu01_inst|Add6~28_combout  & ((\CPU0|cpu01_inst|Selector269~0_combout ) # ((\CPU0|cpu01_inst|Add7~26_combout  & \CPU0|cpu01_inst|alu_ctrl.alu_daa~0_combout )))) # (!\CPU0|cpu01_inst|Add6~28_combout  & 
// (((\CPU0|cpu01_inst|Add7~26_combout  & \CPU0|cpu01_inst|alu_ctrl.alu_daa~0_combout ))))

	.dataa(\CPU0|cpu01_inst|Add6~28_combout ),
	.datab(\CPU0|cpu01_inst|Selector269~0_combout ),
	.datac(\CPU0|cpu01_inst|Add7~26_combout ),
	.datad(\CPU0|cpu01_inst|alu_ctrl.alu_daa~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector166~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector166~3 .lut_mask = 16'hF888;
defparam \CPU0|cpu01_inst|Selector166~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N2
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector166~4 (
// Equation(s):
// \CPU0|cpu01_inst|Selector166~4_combout  = (\CPU0|cpu01_inst|Selector166~2_combout ) # ((\CPU0|cpu01_inst|Selector166~3_combout ) # ((\CPU0|cpu01_inst|Selector141~combout  & \CPU0|cpu01_inst|out_alu~2_combout )))

	.dataa(\CPU0|cpu01_inst|Selector141~combout ),
	.datab(\CPU0|cpu01_inst|Selector166~2_combout ),
	.datac(\CPU0|cpu01_inst|out_alu~2_combout ),
	.datad(\CPU0|cpu01_inst|Selector166~3_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector166~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector166~4 .lut_mask = 16'hFFEC;
defparam \CPU0|cpu01_inst|Selector166~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N18
cycloneive_lcell_comb \CPU0|cpu01_inst|right[14]~2 (
// Equation(s):
// \CPU0|cpu01_inst|right[14]~2_combout  = (\CPU0|cpu01_inst|md [14] & !\CPU0|cpu01_inst|WideNor13~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|cpu01_inst|md [14]),
	.datad(\CPU0|cpu01_inst|WideNor13~8_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|right[14]~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|right[14]~2 .lut_mask = 16'h00F0;
defparam \CPU0|cpu01_inst|right[14]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N6
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector166~6 (
// Equation(s):
// \CPU0|cpu01_inst|Selector166~6_combout  = (\CPU0|cpu01_inst|Selector166~5_combout ) # ((\CPU0|cpu01_inst|Selector166~4_combout ) # ((\CPU0|cpu01_inst|Selector173~4_combout  & \CPU0|cpu01_inst|right[14]~2_combout )))

	.dataa(\CPU0|cpu01_inst|Selector166~5_combout ),
	.datab(\CPU0|cpu01_inst|Selector173~4_combout ),
	.datac(\CPU0|cpu01_inst|Selector166~4_combout ),
	.datad(\CPU0|cpu01_inst|right[14]~2_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector166~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector166~6 .lut_mask = 16'hFEFA;
defparam \CPU0|cpu01_inst|Selector166~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N0
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector166~7 (
// Equation(s):
// \CPU0|cpu01_inst|Selector166~7_combout  = ((\CPU0|cpu01_inst|Selector278~0_combout  & (\CPU0|cpu01_inst|Selector228~0_combout  & \CPU0|cpu01_inst|right[14]~2_combout ))) # (!\CPU0|cpu01_inst|Selector173~7_combout )

	.dataa(\CPU0|cpu01_inst|Selector278~0_combout ),
	.datab(\CPU0|cpu01_inst|Selector228~0_combout ),
	.datac(\CPU0|cpu01_inst|Selector173~7_combout ),
	.datad(\CPU0|cpu01_inst|right[14]~2_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector166~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector166~7 .lut_mask = 16'h8F0F;
defparam \CPU0|cpu01_inst|Selector166~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N8
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector166~8 (
// Equation(s):
// \CPU0|cpu01_inst|Selector166~8_combout  = (\CPU0|cpu01_inst|Selector166~9_combout ) # ((\CPU0|cpu01_inst|Selector166~6_combout ) # ((\CPU0|cpu01_inst|Selector142~combout  & \CPU0|cpu01_inst|Selector166~7_combout )))

	.dataa(\CPU0|cpu01_inst|Selector166~9_combout ),
	.datab(\CPU0|cpu01_inst|Selector166~6_combout ),
	.datac(\CPU0|cpu01_inst|Selector142~combout ),
	.datad(\CPU0|cpu01_inst|Selector166~7_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector166~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector166~8 .lut_mask = 16'hFEEE;
defparam \CPU0|cpu01_inst|Selector166~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N18
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector107~0 (
// Equation(s):
// \CPU0|cpu01_inst|Selector107~0_combout  = (\CPU0|cpu01_inst|state.immediate16_state~q  & (\CPU0|cpu01_inst|md [6])) # (!\CPU0|cpu01_inst|state.immediate16_state~q  & ((\CPU0|cpu01_inst|state.read16_state~q  & (\CPU0|cpu01_inst|md [6])) # 
// (!\CPU0|cpu01_inst|state.read16_state~q  & ((\CPU0|cpu01_inst|Selector166~8_combout )))))

	.dataa(\CPU0|cpu01_inst|state.immediate16_state~q ),
	.datab(\CPU0|cpu01_inst|md [6]),
	.datac(\CPU0|cpu01_inst|Selector166~8_combout ),
	.datad(\CPU0|cpu01_inst|state.read16_state~q ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector107~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector107~0 .lut_mask = 16'hCCD8;
defparam \CPU0|cpu01_inst|Selector107~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N10
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector107~1 (
// Equation(s):
// \CPU0|cpu01_inst|Selector107~1_combout  = (\CPU0|cpu01_inst|WideOr132~2_combout  & (\CPU0|cpu01_inst|Selector107~0_combout  & (!\CPU0|cpu01_inst|Selector113~1_combout ))) # (!\CPU0|cpu01_inst|WideOr132~2_combout  & ((\CPU0|cpu01_inst|md [13]) # 
// ((\CPU0|cpu01_inst|Selector107~0_combout  & !\CPU0|cpu01_inst|Selector113~1_combout ))))

	.dataa(\CPU0|cpu01_inst|WideOr132~2_combout ),
	.datab(\CPU0|cpu01_inst|Selector107~0_combout ),
	.datac(\CPU0|cpu01_inst|Selector113~1_combout ),
	.datad(\CPU0|cpu01_inst|md [13]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector107~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector107~1 .lut_mask = 16'h5D0C;
defparam \CPU0|cpu01_inst|Selector107~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y12_N11
dffeas \CPU0|cpu01_inst|md[14] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|Selector107~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|cpu01_inst|md[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|md [14]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|md[14] .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|md[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N14
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector106~0 (
// Equation(s):
// \CPU0|cpu01_inst|Selector106~0_combout  = (\CPU0|cpu01_inst|state.read16_state~q  & (((\CPU0|cpu01_inst|md [7])))) # (!\CPU0|cpu01_inst|state.read16_state~q  & ((\CPU0|cpu01_inst|state.immediate16_state~q  & ((\CPU0|cpu01_inst|md [7]))) # 
// (!\CPU0|cpu01_inst|state.immediate16_state~q  & (\CPU0|cpu01_inst|Selector165~10_combout ))))

	.dataa(\CPU0|cpu01_inst|state.read16_state~q ),
	.datab(\CPU0|cpu01_inst|Selector165~10_combout ),
	.datac(\CPU0|cpu01_inst|md [7]),
	.datad(\CPU0|cpu01_inst|state.immediate16_state~q ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector106~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector106~0 .lut_mask = 16'hF0E4;
defparam \CPU0|cpu01_inst|Selector106~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N8
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector106~1 (
// Equation(s):
// \CPU0|cpu01_inst|Selector106~1_combout  = (\CPU0|cpu01_inst|WideOr132~2_combout  & (!\CPU0|cpu01_inst|Selector113~1_combout  & ((\CPU0|cpu01_inst|Selector106~0_combout )))) # (!\CPU0|cpu01_inst|WideOr132~2_combout  & ((\CPU0|cpu01_inst|md [14]) # 
// ((!\CPU0|cpu01_inst|Selector113~1_combout  & \CPU0|cpu01_inst|Selector106~0_combout ))))

	.dataa(\CPU0|cpu01_inst|WideOr132~2_combout ),
	.datab(\CPU0|cpu01_inst|Selector113~1_combout ),
	.datac(\CPU0|cpu01_inst|md [14]),
	.datad(\CPU0|cpu01_inst|Selector106~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector106~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector106~1 .lut_mask = 16'h7350;
defparam \CPU0|cpu01_inst|Selector106~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y12_N9
dffeas \CPU0|cpu01_inst|md[15] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|Selector106~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|cpu01_inst|md[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|md [15]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|md[15] .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|md[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N16
cycloneive_lcell_comb \CPU0|cpu01_inst|right[13]~3 (
// Equation(s):
// \CPU0|cpu01_inst|right[13]~3_combout  = (\CPU0|cpu01_inst|md [13] & !\CPU0|cpu01_inst|WideNor13~8_combout )

	.dataa(gnd),
	.datab(\CPU0|cpu01_inst|md [13]),
	.datac(gnd),
	.datad(\CPU0|cpu01_inst|WideNor13~8_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|right[13]~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|right[13]~3 .lut_mask = 16'h00CC;
defparam \CPU0|cpu01_inst|right[13]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N28
cycloneive_lcell_comb \CPU0|cpu01_inst|right[12]~4 (
// Equation(s):
// \CPU0|cpu01_inst|right[12]~4_combout  = (\CPU0|cpu01_inst|md [12] & !\CPU0|cpu01_inst|WideNor13~8_combout )

	.dataa(gnd),
	.datab(\CPU0|cpu01_inst|md [12]),
	.datac(\CPU0|cpu01_inst|WideNor13~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|right[12]~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|right[12]~4 .lut_mask = 16'h0C0C;
defparam \CPU0|cpu01_inst|right[12]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N26
cycloneive_lcell_comb \CPU0|cpu01_inst|right[11]~5 (
// Equation(s):
// \CPU0|cpu01_inst|right[11]~5_combout  = (!\CPU0|cpu01_inst|WideNor13~8_combout  & \CPU0|cpu01_inst|md [11])

	.dataa(\CPU0|cpu01_inst|WideNor13~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU0|cpu01_inst|md [11]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|right[11]~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|right[11]~5 .lut_mask = 16'h5500;
defparam \CPU0|cpu01_inst|right[11]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N6
cycloneive_lcell_comb \CPU0|cpu01_inst|Add4~22 (
// Equation(s):
// \CPU0|cpu01_inst|Add4~22_combout  = (\CPU0|cpu01_inst|right[10]~6_combout  & ((\CPU0|cpu01_inst|Selector146~combout  & (!\CPU0|cpu01_inst|Add4~21 )) # (!\CPU0|cpu01_inst|Selector146~combout  & ((\CPU0|cpu01_inst|Add4~21 ) # (GND))))) # 
// (!\CPU0|cpu01_inst|right[10]~6_combout  & ((\CPU0|cpu01_inst|Selector146~combout  & (\CPU0|cpu01_inst|Add4~21  & VCC)) # (!\CPU0|cpu01_inst|Selector146~combout  & (!\CPU0|cpu01_inst|Add4~21 ))))
// \CPU0|cpu01_inst|Add4~23  = CARRY((\CPU0|cpu01_inst|right[10]~6_combout  & ((!\CPU0|cpu01_inst|Add4~21 ) # (!\CPU0|cpu01_inst|Selector146~combout ))) # (!\CPU0|cpu01_inst|right[10]~6_combout  & (!\CPU0|cpu01_inst|Selector146~combout  & 
// !\CPU0|cpu01_inst|Add4~21 )))

	.dataa(\CPU0|cpu01_inst|right[10]~6_combout ),
	.datab(\CPU0|cpu01_inst|Selector146~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU0|cpu01_inst|Add4~21 ),
	.combout(\CPU0|cpu01_inst|Add4~22_combout ),
	.cout(\CPU0|cpu01_inst|Add4~23 ));
// synopsys translate_off
defparam \CPU0|cpu01_inst|Add4~22 .lut_mask = 16'h692B;
defparam \CPU0|cpu01_inst|Add4~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N4
cycloneive_lcell_comb \CPU0|cpu01_inst|Add2~20 (
// Equation(s):
// \CPU0|cpu01_inst|Add2~20_combout  = ((\CPU0|cpu01_inst|Selector147~combout  $ (\CPU0|cpu01_inst|right[9]~7_combout  $ (!\CPU0|cpu01_inst|Add2~19 )))) # (GND)
// \CPU0|cpu01_inst|Add2~21  = CARRY((\CPU0|cpu01_inst|Selector147~combout  & ((\CPU0|cpu01_inst|right[9]~7_combout ) # (!\CPU0|cpu01_inst|Add2~19 ))) # (!\CPU0|cpu01_inst|Selector147~combout  & (\CPU0|cpu01_inst|right[9]~7_combout  & 
// !\CPU0|cpu01_inst|Add2~19 )))

	.dataa(\CPU0|cpu01_inst|Selector147~combout ),
	.datab(\CPU0|cpu01_inst|right[9]~7_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU0|cpu01_inst|Add2~19 ),
	.combout(\CPU0|cpu01_inst|Add2~20_combout ),
	.cout(\CPU0|cpu01_inst|Add2~21 ));
// synopsys translate_off
defparam \CPU0|cpu01_inst|Add2~20 .lut_mask = 16'h698E;
defparam \CPU0|cpu01_inst|Add2~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N6
cycloneive_lcell_comb \CPU0|cpu01_inst|Add2~22 (
// Equation(s):
// \CPU0|cpu01_inst|Add2~22_combout  = (\CPU0|cpu01_inst|right[10]~6_combout  & ((\CPU0|cpu01_inst|Selector146~combout  & (\CPU0|cpu01_inst|Add2~21  & VCC)) # (!\CPU0|cpu01_inst|Selector146~combout  & (!\CPU0|cpu01_inst|Add2~21 )))) # 
// (!\CPU0|cpu01_inst|right[10]~6_combout  & ((\CPU0|cpu01_inst|Selector146~combout  & (!\CPU0|cpu01_inst|Add2~21 )) # (!\CPU0|cpu01_inst|Selector146~combout  & ((\CPU0|cpu01_inst|Add2~21 ) # (GND)))))
// \CPU0|cpu01_inst|Add2~23  = CARRY((\CPU0|cpu01_inst|right[10]~6_combout  & (!\CPU0|cpu01_inst|Selector146~combout  & !\CPU0|cpu01_inst|Add2~21 )) # (!\CPU0|cpu01_inst|right[10]~6_combout  & ((!\CPU0|cpu01_inst|Add2~21 ) # 
// (!\CPU0|cpu01_inst|Selector146~combout ))))

	.dataa(\CPU0|cpu01_inst|right[10]~6_combout ),
	.datab(\CPU0|cpu01_inst|Selector146~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU0|cpu01_inst|Add2~21 ),
	.combout(\CPU0|cpu01_inst|Add2~22_combout ),
	.cout(\CPU0|cpu01_inst|Add2~23 ));
// synopsys translate_off
defparam \CPU0|cpu01_inst|Add2~22 .lut_mask = 16'h9617;
defparam \CPU0|cpu01_inst|Add2~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N14
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector170~5 (
// Equation(s):
// \CPU0|cpu01_inst|Selector170~5_combout  = (\CPU0|cpu01_inst|WideOr10~2_combout  & ((\CPU0|cpu01_inst|Add2~22_combout ) # ((\CPU0|cpu01_inst|Add4~22_combout  & \CPU0|cpu01_inst|WideOr11~2_combout )))) # (!\CPU0|cpu01_inst|WideOr10~2_combout  & 
// (\CPU0|cpu01_inst|Add4~22_combout  & (\CPU0|cpu01_inst|WideOr11~2_combout )))

	.dataa(\CPU0|cpu01_inst|WideOr10~2_combout ),
	.datab(\CPU0|cpu01_inst|Add4~22_combout ),
	.datac(\CPU0|cpu01_inst|WideOr11~2_combout ),
	.datad(\CPU0|cpu01_inst|Add2~22_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector170~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector170~5 .lut_mask = 16'hEAC0;
defparam \CPU0|cpu01_inst|Selector170~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N0
cycloneive_lcell_comb \CPU0|cpu01_inst|right[10]~6 (
// Equation(s):
// \CPU0|cpu01_inst|right[10]~6_combout  = (\CPU0|cpu01_inst|md [10] & !\CPU0|cpu01_inst|WideNor13~8_combout )

	.dataa(gnd),
	.datab(\CPU0|cpu01_inst|md [10]),
	.datac(\CPU0|cpu01_inst|WideNor13~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|right[10]~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|right[10]~6 .lut_mask = 16'h0C0C;
defparam \CPU0|cpu01_inst|right[10]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N10
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector170~6 (
// Equation(s):
// \CPU0|cpu01_inst|Selector170~6_combout  = (\CPU0|cpu01_inst|Selector170~4_combout ) # ((\CPU0|cpu01_inst|Selector170~5_combout ) # ((\CPU0|cpu01_inst|Selector173~4_combout  & \CPU0|cpu01_inst|right[10]~6_combout )))

	.dataa(\CPU0|cpu01_inst|Selector170~4_combout ),
	.datab(\CPU0|cpu01_inst|Selector170~5_combout ),
	.datac(\CPU0|cpu01_inst|Selector173~4_combout ),
	.datad(\CPU0|cpu01_inst|right[10]~6_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector170~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector170~6 .lut_mask = 16'hFEEE;
defparam \CPU0|cpu01_inst|Selector170~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N8
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector170~7 (
// Equation(s):
// \CPU0|cpu01_inst|Selector170~7_combout  = ((\CPU0|cpu01_inst|right[10]~6_combout  & (\CPU0|cpu01_inst|Selector278~0_combout  & \CPU0|cpu01_inst|Selector228~0_combout ))) # (!\CPU0|cpu01_inst|Selector173~7_combout )

	.dataa(\CPU0|cpu01_inst|Selector173~7_combout ),
	.datab(\CPU0|cpu01_inst|right[10]~6_combout ),
	.datac(\CPU0|cpu01_inst|Selector278~0_combout ),
	.datad(\CPU0|cpu01_inst|Selector228~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector170~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector170~7 .lut_mask = 16'hD555;
defparam \CPU0|cpu01_inst|Selector170~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N8
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector170~9 (
// Equation(s):
// \CPU0|cpu01_inst|Selector170~9_combout  = (\CPU0|cpu01_inst|alu_ctrl.alu_eor~2_combout  & (\CPU0|cpu01_inst|Selector146~combout  $ (((!\CPU0|cpu01_inst|WideNor13~8_combout  & \CPU0|cpu01_inst|md [10])))))

	.dataa(\CPU0|cpu01_inst|WideNor13~8_combout ),
	.datab(\CPU0|cpu01_inst|Selector146~combout ),
	.datac(\CPU0|cpu01_inst|md [10]),
	.datad(\CPU0|cpu01_inst|alu_ctrl.alu_eor~2_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector170~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector170~9 .lut_mask = 16'h9C00;
defparam \CPU0|cpu01_inst|Selector170~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N24
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector170~8 (
// Equation(s):
// \CPU0|cpu01_inst|Selector170~8_combout  = (\CPU0|cpu01_inst|Selector170~6_combout ) # ((\CPU0|cpu01_inst|Selector170~9_combout ) # ((\CPU0|cpu01_inst|Selector146~combout  & \CPU0|cpu01_inst|Selector170~7_combout )))

	.dataa(\CPU0|cpu01_inst|Selector146~combout ),
	.datab(\CPU0|cpu01_inst|Selector170~6_combout ),
	.datac(\CPU0|cpu01_inst|Selector170~7_combout ),
	.datad(\CPU0|cpu01_inst|Selector170~9_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector170~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector170~8 .lut_mask = 16'hFFEC;
defparam \CPU0|cpu01_inst|Selector170~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N2
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector79~0 (
// Equation(s):
// \CPU0|cpu01_inst|Selector79~0_combout  = (\CPU0|cpu01_inst|ix_ctrl~1_combout  & (\CPU0|cpu01_inst|Selector232~3_combout  & (\CPU0|cpu01_inst|Selector170~8_combout ))) # (!\CPU0|cpu01_inst|ix_ctrl~1_combout  & (((\CPU0|cpu01_inst|op_code[2]~1_combout ))))

	.dataa(\CPU0|cpu01_inst|Selector232~3_combout ),
	.datab(\CPU0|cpu01_inst|Selector170~8_combout ),
	.datac(\CPU0|cpu01_inst|ix_ctrl~1_combout ),
	.datad(\CPU0|cpu01_inst|op_code[2]~1_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector79~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector79~0 .lut_mask = 16'h8F80;
defparam \CPU0|cpu01_inst|Selector79~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y13_N3
dffeas \CPU0|cpu01_inst|xreg[10] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|Selector79~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|cpu01_inst|xreg[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|xreg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|xreg[10] .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|xreg[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y13_N25
dffeas \CPU0|cpu01_inst|sp[10] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|Selector170~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|cpu01_inst|sp[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|sp [10]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|sp[10] .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|sp[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N12
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector146~0 (
// Equation(s):
// \CPU0|cpu01_inst|Selector146~0_combout  = (\CPU0|cpu01_inst|Selector147~1_combout  & ((\CPU0|cpu01_inst|Selector147~0_combout  & ((\CPU0|cpu01_inst|md [10]))) # (!\CPU0|cpu01_inst|Selector147~0_combout  & (\CPU0|cpu01_inst|sp [10])))) # 
// (!\CPU0|cpu01_inst|Selector147~1_combout  & (((\CPU0|cpu01_inst|Selector147~0_combout ))))

	.dataa(\CPU0|cpu01_inst|Selector147~1_combout ),
	.datab(\CPU0|cpu01_inst|sp [10]),
	.datac(\CPU0|cpu01_inst|md [10]),
	.datad(\CPU0|cpu01_inst|Selector147~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector146~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector146~0 .lut_mask = 16'hF588;
defparam \CPU0|cpu01_inst|Selector146~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N14
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector146 (
// Equation(s):
// \CPU0|cpu01_inst|Selector146~combout  = (\CPU0|cpu01_inst|Selector147~2_combout  & ((\CPU0|cpu01_inst|Selector146~0_combout  & ((\CPU0|cpu01_inst|xreg [10]))) # (!\CPU0|cpu01_inst|Selector146~0_combout  & (\CPU0|cpu01_inst|acca [2])))) # 
// (!\CPU0|cpu01_inst|Selector147~2_combout  & (((\CPU0|cpu01_inst|Selector146~0_combout ))))

	.dataa(\CPU0|cpu01_inst|Selector147~2_combout ),
	.datab(\CPU0|cpu01_inst|acca [2]),
	.datac(\CPU0|cpu01_inst|xreg [10]),
	.datad(\CPU0|cpu01_inst|Selector146~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector146~combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector146 .lut_mask = 16'hF588;
defparam \CPU0|cpu01_inst|Selector146 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N8
cycloneive_lcell_comb \CPU0|cpu01_inst|Add4~24 (
// Equation(s):
// \CPU0|cpu01_inst|Add4~24_combout  = ((\CPU0|cpu01_inst|Selector145~combout  $ (\CPU0|cpu01_inst|right[11]~5_combout  $ (\CPU0|cpu01_inst|Add4~23 )))) # (GND)
// \CPU0|cpu01_inst|Add4~25  = CARRY((\CPU0|cpu01_inst|Selector145~combout  & ((!\CPU0|cpu01_inst|Add4~23 ) # (!\CPU0|cpu01_inst|right[11]~5_combout ))) # (!\CPU0|cpu01_inst|Selector145~combout  & (!\CPU0|cpu01_inst|right[11]~5_combout  & 
// !\CPU0|cpu01_inst|Add4~23 )))

	.dataa(\CPU0|cpu01_inst|Selector145~combout ),
	.datab(\CPU0|cpu01_inst|right[11]~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU0|cpu01_inst|Add4~23 ),
	.combout(\CPU0|cpu01_inst|Add4~24_combout ),
	.cout(\CPU0|cpu01_inst|Add4~25 ));
// synopsys translate_off
defparam \CPU0|cpu01_inst|Add4~24 .lut_mask = 16'h962B;
defparam \CPU0|cpu01_inst|Add4~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N16
cycloneive_lcell_comb \CPU0|cpu01_inst|Add4~32 (
// Equation(s):
// \CPU0|cpu01_inst|Add4~32_combout  = \CPU0|cpu01_inst|Selector141~combout  $ (\CPU0|cpu01_inst|Add4~31  $ (\CPU0|cpu01_inst|right[15]~1_combout ))

	.dataa(gnd),
	.datab(\CPU0|cpu01_inst|Selector141~combout ),
	.datac(gnd),
	.datad(\CPU0|cpu01_inst|right[15]~1_combout ),
	.cin(\CPU0|cpu01_inst|Add4~31 ),
	.combout(\CPU0|cpu01_inst|Add4~32_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Add4~32 .lut_mask = 16'hC33C;
defparam \CPU0|cpu01_inst|Add4~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N24
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector169~7 (
// Equation(s):
// \CPU0|cpu01_inst|Selector169~7_combout  = ((\CPU0|cpu01_inst|Selector228~0_combout  & (\CPU0|cpu01_inst|Selector278~0_combout  & \CPU0|cpu01_inst|right[11]~5_combout ))) # (!\CPU0|cpu01_inst|Selector173~7_combout )

	.dataa(\CPU0|cpu01_inst|Selector228~0_combout ),
	.datab(\CPU0|cpu01_inst|Selector278~0_combout ),
	.datac(\CPU0|cpu01_inst|right[11]~5_combout ),
	.datad(\CPU0|cpu01_inst|Selector173~7_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector169~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector169~7 .lut_mask = 16'h80FF;
defparam \CPU0|cpu01_inst|Selector169~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N20
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector169~2 (
// Equation(s):
// \CPU0|cpu01_inst|Selector169~2_combout  = (\CPU0|cpu01_inst|Selector270~0_combout  & (((\CPU0|cpu01_inst|Selector146~combout  & \CPU0|cpu01_inst|WideOr12~combout )) # (!\CPU0|cpu01_inst|Selector145~combout ))) # (!\CPU0|cpu01_inst|Selector270~0_combout  & 
// (\CPU0|cpu01_inst|Selector146~combout  & ((\CPU0|cpu01_inst|WideOr12~combout ))))

	.dataa(\CPU0|cpu01_inst|Selector270~0_combout ),
	.datab(\CPU0|cpu01_inst|Selector146~combout ),
	.datac(\CPU0|cpu01_inst|Selector145~combout ),
	.datad(\CPU0|cpu01_inst|WideOr12~combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector169~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector169~2 .lut_mask = 16'hCE0A;
defparam \CPU0|cpu01_inst|Selector169~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N26
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector168~9 (
// Equation(s):
// \CPU0|cpu01_inst|Selector168~9_combout  = (\CPU0|cpu01_inst|alu_ctrl.alu_eor~2_combout  & (\CPU0|cpu01_inst|Selector144~combout  $ (((!\CPU0|cpu01_inst|WideNor13~8_combout  & \CPU0|cpu01_inst|md [12])))))

	.dataa(\CPU0|cpu01_inst|Selector144~combout ),
	.datab(\CPU0|cpu01_inst|WideNor13~8_combout ),
	.datac(\CPU0|cpu01_inst|md [12]),
	.datad(\CPU0|cpu01_inst|alu_ctrl.alu_eor~2_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector168~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector168~9 .lut_mask = 16'h9A00;
defparam \CPU0|cpu01_inst|Selector168~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N14
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector168~7 (
// Equation(s):
// \CPU0|cpu01_inst|Selector168~7_combout  = ((\CPU0|cpu01_inst|right[12]~4_combout  & (\CPU0|cpu01_inst|Selector278~0_combout  & \CPU0|cpu01_inst|Selector228~0_combout ))) # (!\CPU0|cpu01_inst|Selector173~7_combout )

	.dataa(\CPU0|cpu01_inst|Selector173~7_combout ),
	.datab(\CPU0|cpu01_inst|right[12]~4_combout ),
	.datac(\CPU0|cpu01_inst|Selector278~0_combout ),
	.datad(\CPU0|cpu01_inst|Selector228~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector168~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector168~7 .lut_mask = 16'hD555;
defparam \CPU0|cpu01_inst|Selector168~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N10
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector168~8 (
// Equation(s):
// \CPU0|cpu01_inst|Selector168~8_combout  = (\CPU0|cpu01_inst|Selector168~6_combout ) # ((\CPU0|cpu01_inst|Selector168~9_combout ) # ((\CPU0|cpu01_inst|Selector168~7_combout  & \CPU0|cpu01_inst|Selector144~combout )))

	.dataa(\CPU0|cpu01_inst|Selector168~6_combout ),
	.datab(\CPU0|cpu01_inst|Selector168~9_combout ),
	.datac(\CPU0|cpu01_inst|Selector168~7_combout ),
	.datad(\CPU0|cpu01_inst|Selector144~combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector168~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector168~8 .lut_mask = 16'hFEEE;
defparam \CPU0|cpu01_inst|Selector168~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N22
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector77~0 (
// Equation(s):
// \CPU0|cpu01_inst|Selector77~0_combout  = (\CPU0|cpu01_inst|ix_ctrl~1_combout  & (((\CPU0|cpu01_inst|Selector232~3_combout  & \CPU0|cpu01_inst|Selector168~8_combout )))) # (!\CPU0|cpu01_inst|ix_ctrl~1_combout  & (\CPU0|cpu01_inst|op_code[4]~3_combout ))

	.dataa(\CPU0|cpu01_inst|ix_ctrl~1_combout ),
	.datab(\CPU0|cpu01_inst|op_code[4]~3_combout ),
	.datac(\CPU0|cpu01_inst|Selector232~3_combout ),
	.datad(\CPU0|cpu01_inst|Selector168~8_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector77~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector77~0 .lut_mask = 16'hE444;
defparam \CPU0|cpu01_inst|Selector77~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y13_N23
dffeas \CPU0|cpu01_inst|xreg[12] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|Selector77~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|cpu01_inst|xreg[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|xreg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|xreg[12] .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|xreg[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y13_N11
dffeas \CPU0|cpu01_inst|sp[12] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|Selector168~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|cpu01_inst|sp[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|sp [12]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|sp[12] .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|sp[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N24
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector144~0 (
// Equation(s):
// \CPU0|cpu01_inst|Selector144~0_combout  = (\CPU0|cpu01_inst|Selector147~1_combout  & ((\CPU0|cpu01_inst|Selector147~0_combout  & ((\CPU0|cpu01_inst|md [12]))) # (!\CPU0|cpu01_inst|Selector147~0_combout  & (\CPU0|cpu01_inst|sp [12])))) # 
// (!\CPU0|cpu01_inst|Selector147~1_combout  & (((\CPU0|cpu01_inst|Selector147~0_combout ))))

	.dataa(\CPU0|cpu01_inst|Selector147~1_combout ),
	.datab(\CPU0|cpu01_inst|sp [12]),
	.datac(\CPU0|cpu01_inst|md [12]),
	.datad(\CPU0|cpu01_inst|Selector147~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector144~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector144~0 .lut_mask = 16'hF588;
defparam \CPU0|cpu01_inst|Selector144~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N2
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector144 (
// Equation(s):
// \CPU0|cpu01_inst|Selector144~combout  = (\CPU0|cpu01_inst|Selector147~2_combout  & ((\CPU0|cpu01_inst|Selector144~0_combout  & ((\CPU0|cpu01_inst|xreg [12]))) # (!\CPU0|cpu01_inst|Selector144~0_combout  & (\CPU0|cpu01_inst|acca [4])))) # 
// (!\CPU0|cpu01_inst|Selector147~2_combout  & (((\CPU0|cpu01_inst|Selector144~0_combout ))))

	.dataa(\CPU0|cpu01_inst|acca [4]),
	.datab(\CPU0|cpu01_inst|xreg [12]),
	.datac(\CPU0|cpu01_inst|Selector147~2_combout ),
	.datad(\CPU0|cpu01_inst|Selector144~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector144~combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector144 .lut_mask = 16'hCFA0;
defparam \CPU0|cpu01_inst|Selector144 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N24
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector169~4 (
// Equation(s):
// \CPU0|cpu01_inst|Selector169~4_combout  = (\CPU0|cpu01_inst|Selector169~3_combout ) # ((\CPU0|cpu01_inst|Selector169~2_combout ) # ((\CPU0|cpu01_inst|Selector144~combout  & \CPU0|cpu01_inst|out_alu~2_combout )))

	.dataa(\CPU0|cpu01_inst|Selector169~3_combout ),
	.datab(\CPU0|cpu01_inst|Selector169~2_combout ),
	.datac(\CPU0|cpu01_inst|Selector144~combout ),
	.datad(\CPU0|cpu01_inst|out_alu~2_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector169~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector169~4 .lut_mask = 16'hFEEE;
defparam \CPU0|cpu01_inst|Selector169~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N18
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector169~5 (
// Equation(s):
// \CPU0|cpu01_inst|Selector169~5_combout  = (\CPU0|cpu01_inst|Add2~24_combout  & ((\CPU0|cpu01_inst|WideOr10~2_combout ) # ((\CPU0|cpu01_inst|Add4~24_combout  & \CPU0|cpu01_inst|WideOr11~2_combout )))) # (!\CPU0|cpu01_inst|Add2~24_combout  & 
// (((\CPU0|cpu01_inst|Add4~24_combout  & \CPU0|cpu01_inst|WideOr11~2_combout ))))

	.dataa(\CPU0|cpu01_inst|Add2~24_combout ),
	.datab(\CPU0|cpu01_inst|WideOr10~2_combout ),
	.datac(\CPU0|cpu01_inst|Add4~24_combout ),
	.datad(\CPU0|cpu01_inst|WideOr11~2_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector169~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector169~5 .lut_mask = 16'hF888;
defparam \CPU0|cpu01_inst|Selector169~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N28
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector169~6 (
// Equation(s):
// \CPU0|cpu01_inst|Selector169~6_combout  = (\CPU0|cpu01_inst|Selector169~4_combout ) # ((\CPU0|cpu01_inst|Selector169~5_combout ) # ((\CPU0|cpu01_inst|right[11]~5_combout  & \CPU0|cpu01_inst|Selector173~4_combout )))

	.dataa(\CPU0|cpu01_inst|right[11]~5_combout ),
	.datab(\CPU0|cpu01_inst|Selector169~4_combout ),
	.datac(\CPU0|cpu01_inst|Selector173~4_combout ),
	.datad(\CPU0|cpu01_inst|Selector169~5_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector169~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector169~6 .lut_mask = 16'hFFEC;
defparam \CPU0|cpu01_inst|Selector169~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N26
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector169~8 (
// Equation(s):
// \CPU0|cpu01_inst|Selector169~8_combout  = (\CPU0|cpu01_inst|Selector169~9_combout ) # ((\CPU0|cpu01_inst|Selector169~6_combout ) # ((\CPU0|cpu01_inst|Selector169~7_combout  & \CPU0|cpu01_inst|Selector145~combout )))

	.dataa(\CPU0|cpu01_inst|Selector169~9_combout ),
	.datab(\CPU0|cpu01_inst|Selector169~7_combout ),
	.datac(\CPU0|cpu01_inst|Selector145~combout ),
	.datad(\CPU0|cpu01_inst|Selector169~6_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector169~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector169~8 .lut_mask = 16'hFFEA;
defparam \CPU0|cpu01_inst|Selector169~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N0
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector78~0 (
// Equation(s):
// \CPU0|cpu01_inst|Selector78~0_combout  = (\CPU0|cpu01_inst|ix_ctrl~1_combout  & (\CPU0|cpu01_inst|Selector232~3_combout  & (\CPU0|cpu01_inst|Selector169~8_combout ))) # (!\CPU0|cpu01_inst|ix_ctrl~1_combout  & (((\CPU0|cpu01_inst|op_code[3]~2_combout ))))

	.dataa(\CPU0|cpu01_inst|Selector232~3_combout ),
	.datab(\CPU0|cpu01_inst|Selector169~8_combout ),
	.datac(\CPU0|cpu01_inst|ix_ctrl~1_combout ),
	.datad(\CPU0|cpu01_inst|op_code[3]~2_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector78~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector78~0 .lut_mask = 16'h8F80;
defparam \CPU0|cpu01_inst|Selector78~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y13_N1
dffeas \CPU0|cpu01_inst|xreg[11] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|Selector78~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|cpu01_inst|xreg[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|xreg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|xreg[11] .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|xreg[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y12_N27
dffeas \CPU0|cpu01_inst|sp[11] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|Selector169~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|cpu01_inst|sp[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|sp [11]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|sp[11] .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|sp[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N2
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector145~0 (
// Equation(s):
// \CPU0|cpu01_inst|Selector145~0_combout  = (\CPU0|cpu01_inst|Selector147~1_combout  & ((\CPU0|cpu01_inst|Selector147~0_combout  & (\CPU0|cpu01_inst|md [11])) # (!\CPU0|cpu01_inst|Selector147~0_combout  & ((\CPU0|cpu01_inst|sp [11]))))) # 
// (!\CPU0|cpu01_inst|Selector147~1_combout  & (((\CPU0|cpu01_inst|Selector147~0_combout ))))

	.dataa(\CPU0|cpu01_inst|Selector147~1_combout ),
	.datab(\CPU0|cpu01_inst|md [11]),
	.datac(\CPU0|cpu01_inst|sp [11]),
	.datad(\CPU0|cpu01_inst|Selector147~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector145~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector145~0 .lut_mask = 16'hDDA0;
defparam \CPU0|cpu01_inst|Selector145~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N18
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector145 (
// Equation(s):
// \CPU0|cpu01_inst|Selector145~combout  = (\CPU0|cpu01_inst|Selector147~2_combout  & ((\CPU0|cpu01_inst|Selector145~0_combout  & ((\CPU0|cpu01_inst|xreg [11]))) # (!\CPU0|cpu01_inst|Selector145~0_combout  & (\CPU0|cpu01_inst|acca [3])))) # 
// (!\CPU0|cpu01_inst|Selector147~2_combout  & (((\CPU0|cpu01_inst|Selector145~0_combout ))))

	.dataa(\CPU0|cpu01_inst|acca [3]),
	.datab(\CPU0|cpu01_inst|Selector147~2_combout ),
	.datac(\CPU0|cpu01_inst|xreg [11]),
	.datad(\CPU0|cpu01_inst|Selector145~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector145~combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector145 .lut_mask = 16'hF388;
defparam \CPU0|cpu01_inst|Selector145 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N16
cycloneive_lcell_comb \CPU0|cpu01_inst|Add2~32 (
// Equation(s):
// \CPU0|cpu01_inst|Add2~32_combout  = \CPU0|cpu01_inst|right[15]~1_combout  $ (\CPU0|cpu01_inst|Add2~31  $ (!\CPU0|cpu01_inst|Selector141~combout ))

	.dataa(gnd),
	.datab(\CPU0|cpu01_inst|right[15]~1_combout ),
	.datac(gnd),
	.datad(\CPU0|cpu01_inst|Selector141~combout ),
	.cin(\CPU0|cpu01_inst|Add2~31 ),
	.combout(\CPU0|cpu01_inst|Add2~32_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Add2~32 .lut_mask = 16'h3CC3;
defparam \CPU0|cpu01_inst|Add2~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N20
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector165~7 (
// Equation(s):
// \CPU0|cpu01_inst|Selector165~7_combout  = (\CPU0|cpu01_inst|WideOr10~2_combout  & ((\CPU0|cpu01_inst|Add2~32_combout ) # ((\CPU0|cpu01_inst|Add4~32_combout  & \CPU0|cpu01_inst|WideOr11~2_combout )))) # (!\CPU0|cpu01_inst|WideOr10~2_combout  & 
// (\CPU0|cpu01_inst|Add4~32_combout  & ((\CPU0|cpu01_inst|WideOr11~2_combout ))))

	.dataa(\CPU0|cpu01_inst|WideOr10~2_combout ),
	.datab(\CPU0|cpu01_inst|Add4~32_combout ),
	.datac(\CPU0|cpu01_inst|Add2~32_combout ),
	.datad(\CPU0|cpu01_inst|WideOr11~2_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector165~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector165~7 .lut_mask = 16'hECA0;
defparam \CPU0|cpu01_inst|Selector165~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N6
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector165~12 (
// Equation(s):
// \CPU0|cpu01_inst|Selector165~12_combout  = (\CPU0|cpu01_inst|Selector165~7_combout ) # ((\CPU0|cpu01_inst|Selector173~4_combout  & (!\CPU0|cpu01_inst|WideNor13~8_combout  & \CPU0|cpu01_inst|md [15])))

	.dataa(\CPU0|cpu01_inst|Selector173~4_combout ),
	.datab(\CPU0|cpu01_inst|WideNor13~8_combout ),
	.datac(\CPU0|cpu01_inst|md [15]),
	.datad(\CPU0|cpu01_inst|Selector165~7_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector165~12_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector165~12 .lut_mask = 16'hFF20;
defparam \CPU0|cpu01_inst|Selector165~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N0
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector165~5 (
// Equation(s):
// \CPU0|cpu01_inst|Selector165~5_combout  = (\CPU0|cpu01_inst|Selector270~0_combout  & (((\CPU0|cpu01_inst|Selector142~combout  & \CPU0|cpu01_inst|WideOr12~combout )) # (!\CPU0|cpu01_inst|Selector141~combout ))) # (!\CPU0|cpu01_inst|Selector270~0_combout  & 
// (\CPU0|cpu01_inst|Selector142~combout  & ((\CPU0|cpu01_inst|WideOr12~combout ))))

	.dataa(\CPU0|cpu01_inst|Selector270~0_combout ),
	.datab(\CPU0|cpu01_inst|Selector142~combout ),
	.datac(\CPU0|cpu01_inst|Selector141~combout ),
	.datad(\CPU0|cpu01_inst|WideOr12~combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector165~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector165~5 .lut_mask = 16'hCE0A;
defparam \CPU0|cpu01_inst|Selector165~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N30
cycloneive_lcell_comb \CPU0|cpu01_inst|Add7~28 (
// Equation(s):
// \CPU0|cpu01_inst|Add7~28_combout  = \CPU0|cpu01_inst|Add7~27  $ (!\CPU0|cpu01_inst|Selector141~combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU0|cpu01_inst|Selector141~combout ),
	.cin(\CPU0|cpu01_inst|Add7~27 ),
	.combout(\CPU0|cpu01_inst|Add7~28_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Add7~28 .lut_mask = 16'hF00F;
defparam \CPU0|cpu01_inst|Add7~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N2
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector165~6 (
// Equation(s):
// \CPU0|cpu01_inst|Selector165~6_combout  = (\CPU0|cpu01_inst|Add6~30_combout  & ((\CPU0|cpu01_inst|Selector269~0_combout ) # ((\CPU0|cpu01_inst|alu_ctrl.alu_daa~0_combout  & \CPU0|cpu01_inst|Add7~28_combout )))) # (!\CPU0|cpu01_inst|Add6~30_combout  & 
// (\CPU0|cpu01_inst|alu_ctrl.alu_daa~0_combout  & (\CPU0|cpu01_inst|Add7~28_combout )))

	.dataa(\CPU0|cpu01_inst|Add6~30_combout ),
	.datab(\CPU0|cpu01_inst|alu_ctrl.alu_daa~0_combout ),
	.datac(\CPU0|cpu01_inst|Add7~28_combout ),
	.datad(\CPU0|cpu01_inst|Selector269~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector165~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector165~6 .lut_mask = 16'hEAC0;
defparam \CPU0|cpu01_inst|Selector165~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N22
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector165~8 (
// Equation(s):
// \CPU0|cpu01_inst|Selector165~8_combout  = (\CPU0|cpu01_inst|Selector165~4_combout ) # ((\CPU0|cpu01_inst|Selector165~12_combout ) # ((\CPU0|cpu01_inst|Selector165~5_combout ) # (\CPU0|cpu01_inst|Selector165~6_combout )))

	.dataa(\CPU0|cpu01_inst|Selector165~4_combout ),
	.datab(\CPU0|cpu01_inst|Selector165~12_combout ),
	.datac(\CPU0|cpu01_inst|Selector165~5_combout ),
	.datad(\CPU0|cpu01_inst|Selector165~6_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector165~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector165~8 .lut_mask = 16'hFFFE;
defparam \CPU0|cpu01_inst|Selector165~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N12
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector165~11 (
// Equation(s):
// \CPU0|cpu01_inst|Selector165~11_combout  = (\CPU0|cpu01_inst|alu_ctrl.alu_eor~2_combout  & (\CPU0|cpu01_inst|Selector141~combout  $ (((\CPU0|cpu01_inst|md [15] & !\CPU0|cpu01_inst|WideNor13~8_combout )))))

	.dataa(\CPU0|cpu01_inst|md [15]),
	.datab(\CPU0|cpu01_inst|Selector141~combout ),
	.datac(\CPU0|cpu01_inst|WideNor13~8_combout ),
	.datad(\CPU0|cpu01_inst|alu_ctrl.alu_eor~2_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector165~11_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector165~11 .lut_mask = 16'hC600;
defparam \CPU0|cpu01_inst|Selector165~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N10
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector165~10 (
// Equation(s):
// \CPU0|cpu01_inst|Selector165~10_combout  = (\CPU0|cpu01_inst|Selector165~8_combout ) # ((\CPU0|cpu01_inst|Selector165~11_combout ) # ((\CPU0|cpu01_inst|Selector141~combout  & \CPU0|cpu01_inst|Selector165~9_combout )))

	.dataa(\CPU0|cpu01_inst|Selector141~combout ),
	.datab(\CPU0|cpu01_inst|Selector165~9_combout ),
	.datac(\CPU0|cpu01_inst|Selector165~8_combout ),
	.datad(\CPU0|cpu01_inst|Selector165~11_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector165~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector165~10 .lut_mask = 16'hFFF8;
defparam \CPU0|cpu01_inst|Selector165~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N20
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector58~2 (
// Equation(s):
// \CPU0|cpu01_inst|Selector58~2_combout  = (!\CPU0|cpu01_inst|Selector65~5_combout  & ((\CPU0|cpu01_inst|Selector228~2_combout  & (\CPU0|cpu01_inst|Selector165~10_combout )) # (!\CPU0|cpu01_inst|Selector228~2_combout  & 
// ((\CPU0|cpu01_inst|Selector173~18_combout )))))

	.dataa(\CPU0|cpu01_inst|Selector65~5_combout ),
	.datab(\CPU0|cpu01_inst|Selector165~10_combout ),
	.datac(\CPU0|cpu01_inst|Selector228~2_combout ),
	.datad(\CPU0|cpu01_inst|Selector173~18_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector58~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector58~2 .lut_mask = 16'h4540;
defparam \CPU0|cpu01_inst|Selector58~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N28
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector58~3 (
// Equation(s):
// \CPU0|cpu01_inst|Selector58~3_combout  = (\CPU0|cpu01_inst|Selector58~2_combout ) # ((\CPU0|cpu01_inst|op_code[7]~6_combout  & ((\CPU0|cpu01_inst|state.rti_acca_state~q ) # (\CPU0|cpu01_inst|state.pula_state~q ))))

	.dataa(\CPU0|cpu01_inst|op_code[7]~6_combout ),
	.datab(\CPU0|cpu01_inst|Selector58~2_combout ),
	.datac(\CPU0|cpu01_inst|state.rti_acca_state~q ),
	.datad(\CPU0|cpu01_inst|state.pula_state~q ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector58~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector58~3 .lut_mask = 16'hEEEC;
defparam \CPU0|cpu01_inst|Selector58~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y13_N29
dffeas \CPU0|cpu01_inst|acca[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|Selector58~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|cpu01_inst|acca[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|acca [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|acca[7] .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|acca[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N30
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector149~1 (
// Equation(s):
// \CPU0|cpu01_inst|Selector149~1_combout  = (\CPU0|cpu01_inst|WideNor12~0_combout  & (\CPU0|cpu01_inst|acca [7] & (\CPU0|cpu01_inst|Selector253~9_combout ))) # (!\CPU0|cpu01_inst|WideNor12~0_combout  & ((\CPU0|cpu01_inst|accb [7]) # ((\CPU0|cpu01_inst|acca 
// [7] & \CPU0|cpu01_inst|Selector253~9_combout ))))

	.dataa(\CPU0|cpu01_inst|WideNor12~0_combout ),
	.datab(\CPU0|cpu01_inst|acca [7]),
	.datac(\CPU0|cpu01_inst|Selector253~9_combout ),
	.datad(\CPU0|cpu01_inst|accb [7]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector149~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector149~1 .lut_mask = 16'hD5C0;
defparam \CPU0|cpu01_inst|Selector149~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N16
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector149~2 (
// Equation(s):
// \CPU0|cpu01_inst|Selector149~2_combout  = (\CPU0|cpu01_inst|Selector149~0_combout ) # ((\CPU0|cpu01_inst|Selector149~1_combout ) # ((\CPU0|cpu01_inst|WideNor12~combout  & \CPU0|cpu01_inst|md [7])))

	.dataa(\CPU0|cpu01_inst|WideNor12~combout ),
	.datab(\CPU0|cpu01_inst|md [7]),
	.datac(\CPU0|cpu01_inst|Selector149~0_combout ),
	.datad(\CPU0|cpu01_inst|Selector149~1_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector149~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector149~2 .lut_mask = 16'hFFF8;
defparam \CPU0|cpu01_inst|Selector149~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N22
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector173~8 (
// Equation(s):
// \CPU0|cpu01_inst|Selector173~8_combout  = (\CPU0|cpu01_inst|WideOr11~2_combout  & ((\CPU0|cpu01_inst|Add4~16_combout ) # ((\CPU0|cpu01_inst|Add2~16_combout  & \CPU0|cpu01_inst|WideOr10~2_combout )))) # (!\CPU0|cpu01_inst|WideOr11~2_combout  & 
// (((\CPU0|cpu01_inst|Add2~16_combout  & \CPU0|cpu01_inst|WideOr10~2_combout ))))

	.dataa(\CPU0|cpu01_inst|WideOr11~2_combout ),
	.datab(\CPU0|cpu01_inst|Add4~16_combout ),
	.datac(\CPU0|cpu01_inst|Add2~16_combout ),
	.datad(\CPU0|cpu01_inst|WideOr10~2_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector173~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector173~8 .lut_mask = 16'hF888;
defparam \CPU0|cpu01_inst|Selector173~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N28
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector173~9 (
// Equation(s):
// \CPU0|cpu01_inst|Selector173~9_combout  = (\CPU0|cpu01_inst|cc [7] & (\CPU0|cpu01_inst|Decoder7~5_combout  & (\CPU0|cpu01_inst|Decoder8~0_combout  & \CPU0|cpu01_inst|state.decode_state~q )))

	.dataa(\CPU0|cpu01_inst|cc [7]),
	.datab(\CPU0|cpu01_inst|Decoder7~5_combout ),
	.datac(\CPU0|cpu01_inst|Decoder8~0_combout ),
	.datad(\CPU0|cpu01_inst|state.decode_state~q ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector173~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector173~9 .lut_mask = 16'h8000;
defparam \CPU0|cpu01_inst|Selector173~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N10
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector173~10 (
// Equation(s):
// \CPU0|cpu01_inst|Selector173~10_combout  = (\CPU0|cpu01_inst|Decoder7~12_combout  & (\CPU0|cpu01_inst|cc [0] & ((\CPU0|cpu01_inst|Selector241~0_combout ) # (\CPU0|cpu01_inst|Selector265~0_combout ))))

	.dataa(\CPU0|cpu01_inst|Selector241~0_combout ),
	.datab(\CPU0|cpu01_inst|Decoder7~12_combout ),
	.datac(\CPU0|cpu01_inst|Selector265~0_combout ),
	.datad(\CPU0|cpu01_inst|cc [0]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector173~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector173~10 .lut_mask = 16'hC800;
defparam \CPU0|cpu01_inst|Selector173~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N4
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector173~11 (
// Equation(s):
// \CPU0|cpu01_inst|Selector173~11_combout  = (\CPU0|cpu01_inst|Selector173~10_combout ) # ((\CPU0|cpu01_inst|Decoder7~7_combout  & (\CPU0|cpu01_inst|Add6~14_combout  & \CPU0|cpu01_inst|Selector268~0_combout )))

	.dataa(\CPU0|cpu01_inst|Decoder7~7_combout ),
	.datab(\CPU0|cpu01_inst|Add6~14_combout ),
	.datac(\CPU0|cpu01_inst|Selector268~0_combout ),
	.datad(\CPU0|cpu01_inst|Selector173~10_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector173~11_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector173~11 .lut_mask = 16'hFF80;
defparam \CPU0|cpu01_inst|Selector173~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N18
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector173~12 (
// Equation(s):
// \CPU0|cpu01_inst|Selector173~12_combout  = (\CPU0|cpu01_inst|Selector173~11_combout ) # ((\CPU0|cpu01_inst|Selector148~combout  & ((\CPU0|cpu01_inst|Selector275~0_combout ) # (\CPU0|cpu01_inst|alu_ctrl.alu_lsr16~0_combout ))))

	.dataa(\CPU0|cpu01_inst|Selector275~0_combout ),
	.datab(\CPU0|cpu01_inst|alu_ctrl.alu_lsr16~0_combout ),
	.datac(\CPU0|cpu01_inst|Selector148~combout ),
	.datad(\CPU0|cpu01_inst|Selector173~11_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector173~12_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector173~12 .lut_mask = 16'hFFE0;
defparam \CPU0|cpu01_inst|Selector173~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N10
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector173~13 (
// Equation(s):
// \CPU0|cpu01_inst|Selector173~13_combout  = (\CPU0|cpu01_inst|Selector173~9_combout ) # ((\CPU0|cpu01_inst|Selector173~12_combout ) # ((\CPU0|cpu01_inst|Add7~12_combout  & \CPU0|cpu01_inst|alu_ctrl.alu_daa~0_combout )))

	.dataa(\CPU0|cpu01_inst|Add7~12_combout ),
	.datab(\CPU0|cpu01_inst|Selector173~9_combout ),
	.datac(\CPU0|cpu01_inst|Selector173~12_combout ),
	.datad(\CPU0|cpu01_inst|alu_ctrl.alu_daa~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector173~13_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector173~13 .lut_mask = 16'hFEFC;
defparam \CPU0|cpu01_inst|Selector173~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N20
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector173~14 (
// Equation(s):
// \CPU0|cpu01_inst|Selector173~14_combout  = (\CPU0|cpu01_inst|Selector173~8_combout ) # ((\CPU0|cpu01_inst|Selector173~13_combout ) # ((\CPU0|cpu01_inst|Selector150~2_combout  & \CPU0|cpu01_inst|WideOr12~combout )))

	.dataa(\CPU0|cpu01_inst|Selector150~2_combout ),
	.datab(\CPU0|cpu01_inst|Selector173~8_combout ),
	.datac(\CPU0|cpu01_inst|Selector173~13_combout ),
	.datad(\CPU0|cpu01_inst|WideOr12~combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector173~14_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector173~14 .lut_mask = 16'hFEFC;
defparam \CPU0|cpu01_inst|Selector173~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N24
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector173~18 (
// Equation(s):
// \CPU0|cpu01_inst|Selector173~18_combout  = (\CPU0|cpu01_inst|Selector173~16_combout ) # ((\CPU0|cpu01_inst|Selector173~14_combout ) # ((\CPU0|cpu01_inst|Selector173~17_combout  & \CPU0|cpu01_inst|Selector149~2_combout )))

	.dataa(\CPU0|cpu01_inst|Selector173~16_combout ),
	.datab(\CPU0|cpu01_inst|Selector173~17_combout ),
	.datac(\CPU0|cpu01_inst|Selector149~2_combout ),
	.datad(\CPU0|cpu01_inst|Selector173~14_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector173~18_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector173~18 .lut_mask = 16'hFFEA;
defparam \CPU0|cpu01_inst|Selector173~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N22
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector114~4 (
// Equation(s):
// \CPU0|cpu01_inst|Selector114~4_combout  = (!\CPU0|cpu01_inst|Selector114~5_combout  & ((\CPU0|cpu01_inst|WideNor8~0_combout  & (\CPU0|cpu01_inst|Selector173~18_combout )) # (!\CPU0|cpu01_inst|WideNor8~0_combout  & ((\CPU0|cpu01_inst|op_code[7]~6_combout 
// )))))

	.dataa(\CPU0|cpu01_inst|Selector114~5_combout ),
	.datab(\CPU0|cpu01_inst|Selector173~18_combout ),
	.datac(\CPU0|cpu01_inst|op_code[7]~6_combout ),
	.datad(\CPU0|cpu01_inst|WideNor8~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector114~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector114~4 .lut_mask = 16'h4450;
defparam \CPU0|cpu01_inst|Selector114~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N24
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector114~6 (
// Equation(s):
// \CPU0|cpu01_inst|Selector114~6_combout  = (\CPU0|cpu01_inst|Selector114~4_combout ) # ((\CPU0|cpu01_inst|md [6] & ((!\CPU0|cpu01_inst|WideOr132~0_combout ) # (!\CPU0|cpu01_inst|WideOr132~1_combout ))))

	.dataa(\CPU0|cpu01_inst|md [6]),
	.datab(\CPU0|cpu01_inst|Selector114~4_combout ),
	.datac(\CPU0|cpu01_inst|WideOr132~1_combout ),
	.datad(\CPU0|cpu01_inst|WideOr132~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector114~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector114~6 .lut_mask = 16'hCEEE;
defparam \CPU0|cpu01_inst|Selector114~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y12_N25
dffeas \CPU0|cpu01_inst|md[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|Selector114~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|cpu01_inst|md[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|md [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|md[7] .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|md[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N16
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector113~2 (
// Equation(s):
// \CPU0|cpu01_inst|Selector113~2_combout  = (\CPU0|cpu01_inst|Selector113~0_combout  & (((!\CPU0|cpu01_inst|WideOr132~2_combout  & \CPU0|cpu01_inst|md [7])) # (!\CPU0|cpu01_inst|Selector113~1_combout ))) # (!\CPU0|cpu01_inst|Selector113~0_combout  & 
// (((!\CPU0|cpu01_inst|WideOr132~2_combout  & \CPU0|cpu01_inst|md [7]))))

	.dataa(\CPU0|cpu01_inst|Selector113~0_combout ),
	.datab(\CPU0|cpu01_inst|Selector113~1_combout ),
	.datac(\CPU0|cpu01_inst|WideOr132~2_combout ),
	.datad(\CPU0|cpu01_inst|md [7]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector113~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector113~2 .lut_mask = 16'h2F22;
defparam \CPU0|cpu01_inst|Selector113~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y12_N17
dffeas \CPU0|cpu01_inst|md[8] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|Selector113~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|cpu01_inst|md[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|md [8]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|md[8] .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|md[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N4
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector112~1 (
// Equation(s):
// \CPU0|cpu01_inst|Selector112~1_combout  = (\CPU0|cpu01_inst|Selector112~0_combout  & (((\CPU0|cpu01_inst|md [8] & !\CPU0|cpu01_inst|WideOr132~2_combout )) # (!\CPU0|cpu01_inst|Selector113~1_combout ))) # (!\CPU0|cpu01_inst|Selector112~0_combout  & 
// (\CPU0|cpu01_inst|md [8] & (!\CPU0|cpu01_inst|WideOr132~2_combout )))

	.dataa(\CPU0|cpu01_inst|Selector112~0_combout ),
	.datab(\CPU0|cpu01_inst|md [8]),
	.datac(\CPU0|cpu01_inst|WideOr132~2_combout ),
	.datad(\CPU0|cpu01_inst|Selector113~1_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector112~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector112~1 .lut_mask = 16'h0CAE;
defparam \CPU0|cpu01_inst|Selector112~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y12_N5
dffeas \CPU0|cpu01_inst|md[9] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|Selector112~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|cpu01_inst|md[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|md [9]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|md[9] .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|md[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N18
cycloneive_lcell_comb \CPU0|cpu01_inst|right[9]~7 (
// Equation(s):
// \CPU0|cpu01_inst|right[9]~7_combout  = (!\CPU0|cpu01_inst|WideNor13~8_combout  & \CPU0|cpu01_inst|md [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|cpu01_inst|WideNor13~8_combout ),
	.datad(\CPU0|cpu01_inst|md [9]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|right[9]~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|right[9]~7 .lut_mask = 16'h0F00;
defparam \CPU0|cpu01_inst|right[9]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N4
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector171~7 (
// Equation(s):
// \CPU0|cpu01_inst|Selector171~7_combout  = ((\CPU0|cpu01_inst|Selector228~0_combout  & (\CPU0|cpu01_inst|right[9]~7_combout  & \CPU0|cpu01_inst|Selector278~0_combout ))) # (!\CPU0|cpu01_inst|Selector173~7_combout )

	.dataa(\CPU0|cpu01_inst|Selector228~0_combout ),
	.datab(\CPU0|cpu01_inst|right[9]~7_combout ),
	.datac(\CPU0|cpu01_inst|Selector278~0_combout ),
	.datad(\CPU0|cpu01_inst|Selector173~7_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector171~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector171~7 .lut_mask = 16'h80FF;
defparam \CPU0|cpu01_inst|Selector171~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N24
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector171~9 (
// Equation(s):
// \CPU0|cpu01_inst|Selector171~9_combout  = (\CPU0|cpu01_inst|alu_ctrl.alu_eor~2_combout  & (\CPU0|cpu01_inst|Selector147~combout  $ (((!\CPU0|cpu01_inst|WideNor13~8_combout  & \CPU0|cpu01_inst|md [9])))))

	.dataa(\CPU0|cpu01_inst|Selector147~combout ),
	.datab(\CPU0|cpu01_inst|WideNor13~8_combout ),
	.datac(\CPU0|cpu01_inst|alu_ctrl.alu_eor~2_combout ),
	.datad(\CPU0|cpu01_inst|md [9]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector171~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector171~9 .lut_mask = 16'h90A0;
defparam \CPU0|cpu01_inst|Selector171~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N20
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector171~3 (
// Equation(s):
// \CPU0|cpu01_inst|Selector171~3_combout  = (\CPU0|cpu01_inst|Add6~18_combout  & ((\CPU0|cpu01_inst|Selector269~0_combout ) # ((\CPU0|cpu01_inst|Add7~16_combout  & \CPU0|cpu01_inst|alu_ctrl.alu_daa~0_combout )))) # (!\CPU0|cpu01_inst|Add6~18_combout  & 
// (\CPU0|cpu01_inst|Add7~16_combout  & (\CPU0|cpu01_inst|alu_ctrl.alu_daa~0_combout )))

	.dataa(\CPU0|cpu01_inst|Add6~18_combout ),
	.datab(\CPU0|cpu01_inst|Add7~16_combout ),
	.datac(\CPU0|cpu01_inst|alu_ctrl.alu_daa~0_combout ),
	.datad(\CPU0|cpu01_inst|Selector269~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector171~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector171~3 .lut_mask = 16'hEAC0;
defparam \CPU0|cpu01_inst|Selector171~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N30
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector171~4 (
// Equation(s):
// \CPU0|cpu01_inst|Selector171~4_combout  = (\CPU0|cpu01_inst|Selector171~2_combout ) # ((\CPU0|cpu01_inst|Selector171~3_combout ) # ((\CPU0|cpu01_inst|Selector146~combout  & \CPU0|cpu01_inst|out_alu~2_combout )))

	.dataa(\CPU0|cpu01_inst|Selector171~2_combout ),
	.datab(\CPU0|cpu01_inst|Selector146~combout ),
	.datac(\CPU0|cpu01_inst|out_alu~2_combout ),
	.datad(\CPU0|cpu01_inst|Selector171~3_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector171~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector171~4 .lut_mask = 16'hFFEA;
defparam \CPU0|cpu01_inst|Selector171~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N8
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector171~5 (
// Equation(s):
// \CPU0|cpu01_inst|Selector171~5_combout  = (\CPU0|cpu01_inst|Add4~20_combout  & ((\CPU0|cpu01_inst|WideOr11~2_combout ) # ((\CPU0|cpu01_inst|WideOr10~2_combout  & \CPU0|cpu01_inst|Add2~20_combout )))) # (!\CPU0|cpu01_inst|Add4~20_combout  & 
// (((\CPU0|cpu01_inst|WideOr10~2_combout  & \CPU0|cpu01_inst|Add2~20_combout ))))

	.dataa(\CPU0|cpu01_inst|Add4~20_combout ),
	.datab(\CPU0|cpu01_inst|WideOr11~2_combout ),
	.datac(\CPU0|cpu01_inst|WideOr10~2_combout ),
	.datad(\CPU0|cpu01_inst|Add2~20_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector171~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector171~5 .lut_mask = 16'hF888;
defparam \CPU0|cpu01_inst|Selector171~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N26
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector171~6 (
// Equation(s):
// \CPU0|cpu01_inst|Selector171~6_combout  = (\CPU0|cpu01_inst|Selector171~4_combout ) # ((\CPU0|cpu01_inst|Selector171~5_combout ) # ((\CPU0|cpu01_inst|right[9]~7_combout  & \CPU0|cpu01_inst|Selector173~4_combout )))

	.dataa(\CPU0|cpu01_inst|right[9]~7_combout ),
	.datab(\CPU0|cpu01_inst|Selector173~4_combout ),
	.datac(\CPU0|cpu01_inst|Selector171~4_combout ),
	.datad(\CPU0|cpu01_inst|Selector171~5_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector171~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector171~6 .lut_mask = 16'hFFF8;
defparam \CPU0|cpu01_inst|Selector171~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N16
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector171~8 (
// Equation(s):
// \CPU0|cpu01_inst|Selector171~8_combout  = (\CPU0|cpu01_inst|Selector171~9_combout ) # ((\CPU0|cpu01_inst|Selector171~6_combout ) # ((\CPU0|cpu01_inst|Selector147~combout  & \CPU0|cpu01_inst|Selector171~7_combout )))

	.dataa(\CPU0|cpu01_inst|Selector147~combout ),
	.datab(\CPU0|cpu01_inst|Selector171~7_combout ),
	.datac(\CPU0|cpu01_inst|Selector171~9_combout ),
	.datad(\CPU0|cpu01_inst|Selector171~6_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector171~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector171~8 .lut_mask = 16'hFFF8;
defparam \CPU0|cpu01_inst|Selector171~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N14
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector64~2 (
// Equation(s):
// \CPU0|cpu01_inst|Selector64~2_combout  = (!\CPU0|cpu01_inst|Selector65~5_combout  & ((\CPU0|cpu01_inst|Selector228~2_combout  & (\CPU0|cpu01_inst|Selector171~8_combout )) # (!\CPU0|cpu01_inst|Selector228~2_combout  & 
// ((\CPU0|cpu01_inst|Selector179~7_combout )))))

	.dataa(\CPU0|cpu01_inst|Selector65~5_combout ),
	.datab(\CPU0|cpu01_inst|Selector171~8_combout ),
	.datac(\CPU0|cpu01_inst|Selector228~2_combout ),
	.datad(\CPU0|cpu01_inst|Selector179~7_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector64~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector64~2 .lut_mask = 16'h4540;
defparam \CPU0|cpu01_inst|Selector64~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N6
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector64~3 (
// Equation(s):
// \CPU0|cpu01_inst|Selector64~3_combout  = (\CPU0|cpu01_inst|Selector64~2_combout ) # ((\CPU0|cpu01_inst|op_code[1]~0_combout  & ((\CPU0|cpu01_inst|state.pula_state~q ) # (\CPU0|cpu01_inst|state.rti_acca_state~q ))))

	.dataa(\CPU0|cpu01_inst|op_code[1]~0_combout ),
	.datab(\CPU0|cpu01_inst|state.pula_state~q ),
	.datac(\CPU0|cpu01_inst|state.rti_acca_state~q ),
	.datad(\CPU0|cpu01_inst|Selector64~2_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector64~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector64~3 .lut_mask = 16'hFFA8;
defparam \CPU0|cpu01_inst|Selector64~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y13_N7
dffeas \CPU0|cpu01_inst|acca[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|Selector64~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|cpu01_inst|acca[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|acca [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|acca[1] .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|acca[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N4
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector155~1 (
// Equation(s):
// \CPU0|cpu01_inst|Selector155~1_combout  = (\CPU0|cpu01_inst|accb [1] & (((\CPU0|cpu01_inst|Selector253~9_combout  & \CPU0|cpu01_inst|acca [1])) # (!\CPU0|cpu01_inst|WideNor12~0_combout ))) # (!\CPU0|cpu01_inst|accb [1] & 
// (\CPU0|cpu01_inst|Selector253~9_combout  & ((\CPU0|cpu01_inst|acca [1]))))

	.dataa(\CPU0|cpu01_inst|accb [1]),
	.datab(\CPU0|cpu01_inst|Selector253~9_combout ),
	.datac(\CPU0|cpu01_inst|WideNor12~0_combout ),
	.datad(\CPU0|cpu01_inst|acca [1]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector155~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector155~1 .lut_mask = 16'hCE0A;
defparam \CPU0|cpu01_inst|Selector155~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N8
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector88~0 (
// Equation(s):
// \CPU0|cpu01_inst|Selector88~0_combout  = (\CPU0|cpu01_inst|ix_ctrl~0_combout  & (\CPU0|cpu01_inst|Selector232~3_combout  & (\CPU0|cpu01_inst|Selector179~7_combout ))) # (!\CPU0|cpu01_inst|ix_ctrl~0_combout  & (((\CPU0|cpu01_inst|op_code[1]~0_combout ))))

	.dataa(\CPU0|cpu01_inst|Selector232~3_combout ),
	.datab(\CPU0|cpu01_inst|ix_ctrl~0_combout ),
	.datac(\CPU0|cpu01_inst|Selector179~7_combout ),
	.datad(\CPU0|cpu01_inst|op_code[1]~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector88~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector88~0 .lut_mask = 16'hB380;
defparam \CPU0|cpu01_inst|Selector88~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y10_N9
dffeas \CPU0|cpu01_inst|xreg[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|Selector88~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|cpu01_inst|xreg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|xreg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|xreg[1] .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|xreg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N2
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector155~0 (
// Equation(s):
// \CPU0|cpu01_inst|Selector155~0_combout  = (\CPU0|cpu01_inst|Selector257~4_combout  & ((\CPU0|cpu01_inst|sp [1]) # ((\CPU0|cpu01_inst|Selector256~3_combout  & \CPU0|cpu01_inst|xreg [1])))) # (!\CPU0|cpu01_inst|Selector257~4_combout  & 
// (\CPU0|cpu01_inst|Selector256~3_combout  & ((\CPU0|cpu01_inst|xreg [1]))))

	.dataa(\CPU0|cpu01_inst|Selector257~4_combout ),
	.datab(\CPU0|cpu01_inst|Selector256~3_combout ),
	.datac(\CPU0|cpu01_inst|sp [1]),
	.datad(\CPU0|cpu01_inst|xreg [1]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector155~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector155~0 .lut_mask = 16'hECA0;
defparam \CPU0|cpu01_inst|Selector155~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N30
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector155~2 (
// Equation(s):
// \CPU0|cpu01_inst|Selector155~2_combout  = (\CPU0|cpu01_inst|Selector155~1_combout ) # ((\CPU0|cpu01_inst|Selector155~0_combout ) # ((\CPU0|cpu01_inst|md [1] & \CPU0|cpu01_inst|WideNor12~combout )))

	.dataa(\CPU0|cpu01_inst|md [1]),
	.datab(\CPU0|cpu01_inst|WideNor12~combout ),
	.datac(\CPU0|cpu01_inst|Selector155~1_combout ),
	.datad(\CPU0|cpu01_inst|Selector155~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector155~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector155~2 .lut_mask = 16'hFFF8;
defparam \CPU0|cpu01_inst|Selector155~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N10
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector178~2 (
// Equation(s):
// \CPU0|cpu01_inst|Selector178~2_combout  = (\CPU0|cpu01_inst|Selector178~1_combout ) # ((\CPU0|cpu01_inst|Selector154~2_combout  & ((!\CPU0|cpu01_inst|Selector173~7_combout ))) # (!\CPU0|cpu01_inst|Selector154~2_combout  & 
// (\CPU0|cpu01_inst|Selector270~0_combout )))

	.dataa(\CPU0|cpu01_inst|Selector178~1_combout ),
	.datab(\CPU0|cpu01_inst|Selector270~0_combout ),
	.datac(\CPU0|cpu01_inst|Selector173~7_combout ),
	.datad(\CPU0|cpu01_inst|Selector154~2_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector178~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector178~2 .lut_mask = 16'hAFEE;
defparam \CPU0|cpu01_inst|Selector178~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N14
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector127~6 (
// Equation(s):
// \CPU0|cpu01_inst|Selector127~6_combout  = (!\CPU0|cpu01_inst|Selector165~10_combout  & (!\CPU0|cpu01_inst|Selector170~8_combout  & (!\CPU0|cpu01_inst|Selector169~8_combout  & !\CPU0|cpu01_inst|Selector171~8_combout )))

	.dataa(\CPU0|cpu01_inst|Selector165~10_combout ),
	.datab(\CPU0|cpu01_inst|Selector170~8_combout ),
	.datac(\CPU0|cpu01_inst|Selector169~8_combout ),
	.datad(\CPU0|cpu01_inst|Selector171~8_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector127~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector127~6 .lut_mask = 16'h0001;
defparam \CPU0|cpu01_inst|Selector127~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N10
cycloneive_lcell_comb \CPU0|cpu01_inst|WideOr19~0 (
// Equation(s):
// \CPU0|cpu01_inst|WideOr19~0_combout  = (((!\CPU0|cpu01_inst|Decoder7~8_combout  & !\CPU0|cpu01_inst|Decoder7~0_combout )) # (!\CPU0|cpu01_inst|state.decode_state~q )) # (!\CPU0|cpu01_inst|Decoder8~0_combout )

	.dataa(\CPU0|cpu01_inst|Decoder8~0_combout ),
	.datab(\CPU0|cpu01_inst|state.decode_state~q ),
	.datac(\CPU0|cpu01_inst|Decoder7~8_combout ),
	.datad(\CPU0|cpu01_inst|Decoder7~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|WideOr19~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|WideOr19~0 .lut_mask = 16'h777F;
defparam \CPU0|cpu01_inst|WideOr19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N20
cycloneive_lcell_comb \CPU0|cpu01_inst|WideOr19 (
// Equation(s):
// \CPU0|cpu01_inst|WideOr19~combout  = (\CPU0|cpu01_inst|Selector280~2_combout ) # (((\CPU0|cpu01_inst|alu_ctrl.alu_ld16~1_combout ) # (!\CPU0|cpu01_inst|Selector181~0_combout )) # (!\CPU0|cpu01_inst|WideOr19~0_combout ))

	.dataa(\CPU0|cpu01_inst|Selector280~2_combout ),
	.datab(\CPU0|cpu01_inst|WideOr19~0_combout ),
	.datac(\CPU0|cpu01_inst|alu_ctrl.alu_ld16~1_combout ),
	.datad(\CPU0|cpu01_inst|Selector181~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|WideOr19~combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|WideOr19 .lut_mask = 16'hFBFF;
defparam \CPU0|cpu01_inst|WideOr19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N0
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector127~7 (
// Equation(s):
// \CPU0|cpu01_inst|Selector127~7_combout  = (!\CPU0|cpu01_inst|Selector172~9_combout  & (!\CPU0|cpu01_inst|Selector166~8_combout  & (!\CPU0|cpu01_inst|Selector167~8_combout  & \CPU0|cpu01_inst|WideOr19~combout )))

	.dataa(\CPU0|cpu01_inst|Selector172~9_combout ),
	.datab(\CPU0|cpu01_inst|Selector166~8_combout ),
	.datac(\CPU0|cpu01_inst|Selector167~8_combout ),
	.datad(\CPU0|cpu01_inst|WideOr19~combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector127~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector127~7 .lut_mask = 16'h0100;
defparam \CPU0|cpu01_inst|Selector127~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N2
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector127~8 (
// Equation(s):
// \CPU0|cpu01_inst|Selector127~8_combout  = (!\CPU0|cpu01_inst|Selector168~8_combout  & (\CPU0|cpu01_inst|Selector127~6_combout  & \CPU0|cpu01_inst|Selector127~7_combout ))

	.dataa(\CPU0|cpu01_inst|Selector168~8_combout ),
	.datab(gnd),
	.datac(\CPU0|cpu01_inst|Selector127~6_combout ),
	.datad(\CPU0|cpu01_inst|Selector127~7_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector127~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector127~8 .lut_mask = 16'h5000;
defparam \CPU0|cpu01_inst|Selector127~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N26
cycloneive_lcell_comb \CPU0|cpu01_inst|WideOr18 (
// Equation(s):
// \CPU0|cpu01_inst|WideOr18~combout  = ((\CPU0|cpu01_inst|Selector268~0_combout  & \CPU0|cpu01_inst|Decoder7~3_combout )) # (!\CPU0|cpu01_inst|WideOr18~3_combout )

	.dataa(\CPU0|cpu01_inst|Selector268~0_combout ),
	.datab(\CPU0|cpu01_inst|WideOr18~3_combout ),
	.datac(\CPU0|cpu01_inst|Decoder7~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|WideOr18~combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|WideOr18 .lut_mask = 16'hB3B3;
defparam \CPU0|cpu01_inst|WideOr18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N12
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector127~5 (
// Equation(s):
// \CPU0|cpu01_inst|Selector127~5_combout  = (\CPU0|cpu01_inst|alu_ctrl.alu_tap~0_combout  & (((\CPU0|cpu01_inst|Selector154~2_combout )))) # (!\CPU0|cpu01_inst|alu_ctrl.alu_tap~0_combout  & (\CPU0|cpu01_inst|cc [2] & ((\CPU0|cpu01_inst|Selector127~0_combout 
// ))))

	.dataa(\CPU0|cpu01_inst|alu_ctrl.alu_tap~0_combout ),
	.datab(\CPU0|cpu01_inst|cc [2]),
	.datac(\CPU0|cpu01_inst|Selector154~2_combout ),
	.datad(\CPU0|cpu01_inst|Selector127~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector127~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector127~5 .lut_mask = 16'hE4A0;
defparam \CPU0|cpu01_inst|Selector127~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N4
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector127~9 (
// Equation(s):
// \CPU0|cpu01_inst|Selector127~9_combout  = (\CPU0|cpu01_inst|Selector127~5_combout ) # ((\CPU0|cpu01_inst|Selector127~3_combout  & ((\CPU0|cpu01_inst|Selector127~8_combout ) # (\CPU0|cpu01_inst|WideOr18~combout ))))

	.dataa(\CPU0|cpu01_inst|Selector127~3_combout ),
	.datab(\CPU0|cpu01_inst|Selector127~8_combout ),
	.datac(\CPU0|cpu01_inst|WideOr18~combout ),
	.datad(\CPU0|cpu01_inst|Selector127~5_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector127~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector127~9 .lut_mask = 16'hFFA8;
defparam \CPU0|cpu01_inst|Selector127~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N14
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector127~10 (
// Equation(s):
// \CPU0|cpu01_inst|Selector127~10_combout  = (\CPU0|cpu01_inst|Selector127~4_combout ) # ((\CPU0|cpu01_inst|Selector127~9_combout  & \CPU0|cpu01_inst|Selector282~10_combout ))

	.dataa(\CPU0|cpu01_inst|Selector127~4_combout ),
	.datab(\CPU0|cpu01_inst|Selector127~9_combout ),
	.datac(\CPU0|cpu01_inst|Selector282~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector127~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector127~10 .lut_mask = 16'hEAEA;
defparam \CPU0|cpu01_inst|Selector127~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y12_N15
dffeas \CPU0|cpu01_inst|cc[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|Selector127~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\CPU0|hold_s~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|cc [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|cc[2] .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|cc[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N4
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector178~3 (
// Equation(s):
// \CPU0|cpu01_inst|Selector178~3_combout  = (\CPU0|cpu01_inst|alu_ctrl.alu_tpa~0_combout  & ((\CPU0|cpu01_inst|cc [2]) # ((\CPU0|cpu01_inst|alu_ctrl.alu_daa~0_combout  & \CPU0|cpu01_inst|Add7~2_combout )))) # (!\CPU0|cpu01_inst|alu_ctrl.alu_tpa~0_combout  & 
// (((\CPU0|cpu01_inst|alu_ctrl.alu_daa~0_combout  & \CPU0|cpu01_inst|Add7~2_combout ))))

	.dataa(\CPU0|cpu01_inst|alu_ctrl.alu_tpa~0_combout ),
	.datab(\CPU0|cpu01_inst|cc [2]),
	.datac(\CPU0|cpu01_inst|alu_ctrl.alu_daa~0_combout ),
	.datad(\CPU0|cpu01_inst|Add7~2_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector178~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector178~3 .lut_mask = 16'hF888;
defparam \CPU0|cpu01_inst|Selector178~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N8
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector178~5 (
// Equation(s):
// \CPU0|cpu01_inst|Selector178~5_combout  = (\CPU0|cpu01_inst|Selector178~4_combout ) # ((\CPU0|cpu01_inst|Selector178~3_combout ) # ((\CPU0|cpu01_inst|Add6~4_combout  & \CPU0|cpu01_inst|Selector269~0_combout )))

	.dataa(\CPU0|cpu01_inst|Selector178~4_combout ),
	.datab(\CPU0|cpu01_inst|Add6~4_combout ),
	.datac(\CPU0|cpu01_inst|Selector178~3_combout ),
	.datad(\CPU0|cpu01_inst|Selector269~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector178~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector178~5 .lut_mask = 16'hFEFA;
defparam \CPU0|cpu01_inst|Selector178~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N2
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector178~6 (
// Equation(s):
// \CPU0|cpu01_inst|Selector178~6_combout  = (\CPU0|cpu01_inst|Selector178~5_combout ) # ((!\CPU0|cpu01_inst|WideOr13~3_combout  & \CPU0|cpu01_inst|Selector153~2_combout ))

	.dataa(\CPU0|cpu01_inst|WideOr13~3_combout ),
	.datab(\CPU0|cpu01_inst|Selector153~2_combout ),
	.datac(gnd),
	.datad(\CPU0|cpu01_inst|Selector178~5_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector178~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector178~6 .lut_mask = 16'hFF44;
defparam \CPU0|cpu01_inst|Selector178~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N24
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector178~7 (
// Equation(s):
// \CPU0|cpu01_inst|Selector178~7_combout  = (\CPU0|cpu01_inst|Selector178~2_combout ) # ((\CPU0|cpu01_inst|Selector178~6_combout ) # ((\CPU0|cpu01_inst|WideOr12~combout  & \CPU0|cpu01_inst|Selector155~2_combout )))

	.dataa(\CPU0|cpu01_inst|WideOr12~combout ),
	.datab(\CPU0|cpu01_inst|Selector155~2_combout ),
	.datac(\CPU0|cpu01_inst|Selector178~2_combout ),
	.datad(\CPU0|cpu01_inst|Selector178~6_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector178~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector178~7 .lut_mask = 16'hFFF8;
defparam \CPU0|cpu01_inst|Selector178~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y11_N25
dffeas \CPU0|cpu01_inst|sp[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|Selector178~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|cpu01_inst|sp[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|sp [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|sp[2] .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|sp[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N20
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector87~0 (
// Equation(s):
// \CPU0|cpu01_inst|Selector87~0_combout  = (\CPU0|cpu01_inst|ix_ctrl~0_combout  & (\CPU0|cpu01_inst|Selector178~7_combout  & (\CPU0|cpu01_inst|Selector232~3_combout ))) # (!\CPU0|cpu01_inst|ix_ctrl~0_combout  & (((\CPU0|cpu01_inst|op_code[2]~1_combout ))))

	.dataa(\CPU0|cpu01_inst|ix_ctrl~0_combout ),
	.datab(\CPU0|cpu01_inst|Selector178~7_combout ),
	.datac(\CPU0|cpu01_inst|Selector232~3_combout ),
	.datad(\CPU0|cpu01_inst|op_code[2]~1_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector87~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector87~0 .lut_mask = 16'hD580;
defparam \CPU0|cpu01_inst|Selector87~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y12_N21
dffeas \CPU0|cpu01_inst|xreg[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|Selector87~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|cpu01_inst|xreg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|xreg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|xreg[2] .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|xreg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N28
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector154~0 (
// Equation(s):
// \CPU0|cpu01_inst|Selector154~0_combout  = (\CPU0|cpu01_inst|Selector257~4_combout  & ((\CPU0|cpu01_inst|sp [2]) # ((\CPU0|cpu01_inst|Selector256~3_combout  & \CPU0|cpu01_inst|xreg [2])))) # (!\CPU0|cpu01_inst|Selector257~4_combout  & 
// (\CPU0|cpu01_inst|Selector256~3_combout  & ((\CPU0|cpu01_inst|xreg [2]))))

	.dataa(\CPU0|cpu01_inst|Selector257~4_combout ),
	.datab(\CPU0|cpu01_inst|Selector256~3_combout ),
	.datac(\CPU0|cpu01_inst|sp [2]),
	.datad(\CPU0|cpu01_inst|xreg [2]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector154~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector154~0 .lut_mask = 16'hECA0;
defparam \CPU0|cpu01_inst|Selector154~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N30
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector71~0 (
// Equation(s):
// \CPU0|cpu01_inst|Selector71~0_combout  = (\CPU0|cpu01_inst|Selector178~7_combout  & (((\CPU0|cpu01_inst|op_code[2]~1_combout  & !\CPU0|cpu01_inst|accb_ctrl~0_combout )) # (!\CPU0|cpu01_inst|Selector73~0_combout ))) # 
// (!\CPU0|cpu01_inst|Selector178~7_combout  & (\CPU0|cpu01_inst|op_code[2]~1_combout  & (!\CPU0|cpu01_inst|accb_ctrl~0_combout )))

	.dataa(\CPU0|cpu01_inst|Selector178~7_combout ),
	.datab(\CPU0|cpu01_inst|op_code[2]~1_combout ),
	.datac(\CPU0|cpu01_inst|accb_ctrl~0_combout ),
	.datad(\CPU0|cpu01_inst|Selector73~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector71~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector71~0 .lut_mask = 16'h0CAE;
defparam \CPU0|cpu01_inst|Selector71~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y11_N31
dffeas \CPU0|cpu01_inst|accb[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|Selector71~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|cpu01_inst|accb[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|accb [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|accb[2] .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|accb[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N24
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector154~1 (
// Equation(s):
// \CPU0|cpu01_inst|Selector154~1_combout  = (\CPU0|cpu01_inst|WideNor12~0_combout  & (\CPU0|cpu01_inst|Selector253~9_combout  & ((\CPU0|cpu01_inst|acca [2])))) # (!\CPU0|cpu01_inst|WideNor12~0_combout  & ((\CPU0|cpu01_inst|accb [2]) # 
// ((\CPU0|cpu01_inst|Selector253~9_combout  & \CPU0|cpu01_inst|acca [2]))))

	.dataa(\CPU0|cpu01_inst|WideNor12~0_combout ),
	.datab(\CPU0|cpu01_inst|Selector253~9_combout ),
	.datac(\CPU0|cpu01_inst|accb [2]),
	.datad(\CPU0|cpu01_inst|acca [2]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector154~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector154~1 .lut_mask = 16'hDC50;
defparam \CPU0|cpu01_inst|Selector154~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N8
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector154~2 (
// Equation(s):
// \CPU0|cpu01_inst|Selector154~2_combout  = (\CPU0|cpu01_inst|Selector154~0_combout ) # ((\CPU0|cpu01_inst|Selector154~1_combout ) # ((\CPU0|cpu01_inst|md [2] & \CPU0|cpu01_inst|WideNor12~combout )))

	.dataa(\CPU0|cpu01_inst|md [2]),
	.datab(\CPU0|cpu01_inst|WideNor12~combout ),
	.datac(\CPU0|cpu01_inst|Selector154~0_combout ),
	.datad(\CPU0|cpu01_inst|Selector154~1_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector154~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector154~2 .lut_mask = 16'hFFF8;
defparam \CPU0|cpu01_inst|Selector154~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N20
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector177~4 (
// Equation(s):
// \CPU0|cpu01_inst|Selector177~4_combout  = (\CPU0|cpu01_inst|Add4~8_combout  & ((\CPU0|cpu01_inst|WideOr11~2_combout ) # ((\CPU0|cpu01_inst|Add2~8_combout  & \CPU0|cpu01_inst|WideOr10~2_combout )))) # (!\CPU0|cpu01_inst|Add4~8_combout  & 
// (\CPU0|cpu01_inst|Add2~8_combout  & ((\CPU0|cpu01_inst|WideOr10~2_combout ))))

	.dataa(\CPU0|cpu01_inst|Add4~8_combout ),
	.datab(\CPU0|cpu01_inst|Add2~8_combout ),
	.datac(\CPU0|cpu01_inst|WideOr11~2_combout ),
	.datad(\CPU0|cpu01_inst|WideOr10~2_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector177~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector177~4 .lut_mask = 16'hECA0;
defparam \CPU0|cpu01_inst|Selector177~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N14
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector177~5 (
// Equation(s):
// \CPU0|cpu01_inst|Selector177~5_combout  = (\CPU0|cpu01_inst|Selector177~3_combout ) # ((\CPU0|cpu01_inst|Selector177~4_combout ) # ((\CPU0|cpu01_inst|Selector269~0_combout  & \CPU0|cpu01_inst|Add6~6_combout )))

	.dataa(\CPU0|cpu01_inst|Selector177~3_combout ),
	.datab(\CPU0|cpu01_inst|Selector177~4_combout ),
	.datac(\CPU0|cpu01_inst|Selector269~0_combout ),
	.datad(\CPU0|cpu01_inst|Add6~6_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector177~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector177~5 .lut_mask = 16'hFEEE;
defparam \CPU0|cpu01_inst|Selector177~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N24
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector177~6 (
// Equation(s):
// \CPU0|cpu01_inst|Selector177~6_combout  = (\CPU0|cpu01_inst|Selector177~5_combout ) # ((!\CPU0|cpu01_inst|WideOr13~3_combout  & \CPU0|cpu01_inst|Selector152~2_combout ))

	.dataa(\CPU0|cpu01_inst|WideOr13~3_combout ),
	.datab(gnd),
	.datac(\CPU0|cpu01_inst|Selector152~2_combout ),
	.datad(\CPU0|cpu01_inst|Selector177~5_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector177~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector177~6 .lut_mask = 16'hFF50;
defparam \CPU0|cpu01_inst|Selector177~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N18
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector177~7 (
// Equation(s):
// \CPU0|cpu01_inst|Selector177~7_combout  = (\CPU0|cpu01_inst|Selector177~2_combout ) # ((\CPU0|cpu01_inst|Selector177~6_combout ) # ((\CPU0|cpu01_inst|WideOr12~combout  & \CPU0|cpu01_inst|Selector154~2_combout )))

	.dataa(\CPU0|cpu01_inst|WideOr12~combout ),
	.datab(\CPU0|cpu01_inst|Selector177~2_combout ),
	.datac(\CPU0|cpu01_inst|Selector154~2_combout ),
	.datad(\CPU0|cpu01_inst|Selector177~6_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector177~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector177~7 .lut_mask = 16'hFFEC;
defparam \CPU0|cpu01_inst|Selector177~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N16
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector86~0 (
// Equation(s):
// \CPU0|cpu01_inst|Selector86~0_combout  = (\CPU0|cpu01_inst|ix_ctrl~0_combout  & (((\CPU0|cpu01_inst|Selector232~3_combout  & \CPU0|cpu01_inst|Selector177~7_combout )))) # (!\CPU0|cpu01_inst|ix_ctrl~0_combout  & (\CPU0|cpu01_inst|op_code[3]~2_combout ))

	.dataa(\CPU0|cpu01_inst|ix_ctrl~0_combout ),
	.datab(\CPU0|cpu01_inst|op_code[3]~2_combout ),
	.datac(\CPU0|cpu01_inst|Selector232~3_combout ),
	.datad(\CPU0|cpu01_inst|Selector177~7_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector86~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector86~0 .lut_mask = 16'hE444;
defparam \CPU0|cpu01_inst|Selector86~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y11_N17
dffeas \CPU0|cpu01_inst|xreg[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|Selector86~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|cpu01_inst|xreg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|xreg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|xreg[3] .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|xreg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N2
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector50~2 (
// Equation(s):
// \CPU0|cpu01_inst|Selector50~2_combout  = (!\CPU0|cpu01_inst|Selector50~1_combout  & ((\CPU0|cpu01_inst|Selector50~0_combout ) # (\CPU0|cpu01_inst|state.mulea_state~q )))

	.dataa(\CPU0|cpu01_inst|Selector50~0_combout ),
	.datab(gnd),
	.datac(\CPU0|cpu01_inst|state.mulea_state~q ),
	.datad(\CPU0|cpu01_inst|Selector50~1_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector50~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector50~2 .lut_mask = 16'h00FA;
defparam \CPU0|cpu01_inst|Selector50~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N12
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector54 (
// Equation(s):
// \CPU0|cpu01_inst|Selector54~combout  = (\CPU0|cpu01_inst|Selector54~0_combout  & (((\CPU0|cpu01_inst|xreg [3]) # (!\CPU0|cpu01_inst|Selector50~2_combout )))) # (!\CPU0|cpu01_inst|Selector54~0_combout  & (\CPU0|cpu01_inst|accb [3] & 
// ((\CPU0|cpu01_inst|Selector50~2_combout ))))

	.dataa(\CPU0|cpu01_inst|accb [3]),
	.datab(\CPU0|cpu01_inst|Selector54~0_combout ),
	.datac(\CPU0|cpu01_inst|xreg [3]),
	.datad(\CPU0|cpu01_inst|Selector50~2_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector54~combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector54 .lut_mask = 16'hE2CC;
defparam \CPU0|cpu01_inst|Selector54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N8
cycloneive_lcell_comb \CPU0|cpu01_inst|ea[4]~24 (
// Equation(s):
// \CPU0|cpu01_inst|ea[4]~24_combout  = ((\CPU0|cpu01_inst|tempind[4]~3_combout  $ (\CPU0|cpu01_inst|Selector53~combout  $ (!\CPU0|cpu01_inst|ea[3]~23 )))) # (GND)
// \CPU0|cpu01_inst|ea[4]~25  = CARRY((\CPU0|cpu01_inst|tempind[4]~3_combout  & ((\CPU0|cpu01_inst|Selector53~combout ) # (!\CPU0|cpu01_inst|ea[3]~23 ))) # (!\CPU0|cpu01_inst|tempind[4]~3_combout  & (\CPU0|cpu01_inst|Selector53~combout  & 
// !\CPU0|cpu01_inst|ea[3]~23 )))

	.dataa(\CPU0|cpu01_inst|tempind[4]~3_combout ),
	.datab(\CPU0|cpu01_inst|Selector53~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU0|cpu01_inst|ea[3]~23 ),
	.combout(\CPU0|cpu01_inst|ea[4]~24_combout ),
	.cout(\CPU0|cpu01_inst|ea[4]~25 ));
// synopsys translate_off
defparam \CPU0|cpu01_inst|ea[4]~24 .lut_mask = 16'h698E;
defparam \CPU0|cpu01_inst|ea[4]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y17_N9
dffeas \CPU0|cpu01_inst|ea[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|ea[4]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\CPU0|hold_s~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|ea [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|ea[4] .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|ea[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N24
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector53~0 (
// Equation(s):
// \CPU0|cpu01_inst|Selector53~0_combout  = (\CPU0|cpu01_inst|Selector50~1_combout  & ((\CPU0|cpu01_inst|Selector50~0_combout  & ((\CPU0|cpu01_inst|ea [4]))) # (!\CPU0|cpu01_inst|Selector50~0_combout  & (\CPU0|cpu01_inst|op_code[4]~3_combout )))) # 
// (!\CPU0|cpu01_inst|Selector50~1_combout  & (((\CPU0|cpu01_inst|Selector50~0_combout ))))

	.dataa(\CPU0|cpu01_inst|Selector50~1_combout ),
	.datab(\CPU0|cpu01_inst|op_code[4]~3_combout ),
	.datac(\CPU0|cpu01_inst|ea [4]),
	.datad(\CPU0|cpu01_inst|Selector50~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector53~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector53~0 .lut_mask = 16'hF588;
defparam \CPU0|cpu01_inst|Selector53~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N10
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector53 (
// Equation(s):
// \CPU0|cpu01_inst|Selector53~combout  = (\CPU0|cpu01_inst|Selector50~2_combout  & ((\CPU0|cpu01_inst|Selector53~0_combout  & (\CPU0|cpu01_inst|xreg [4])) # (!\CPU0|cpu01_inst|Selector53~0_combout  & ((\CPU0|cpu01_inst|accb [4]))))) # 
// (!\CPU0|cpu01_inst|Selector50~2_combout  & (((\CPU0|cpu01_inst|Selector53~0_combout ))))

	.dataa(\CPU0|cpu01_inst|Selector50~2_combout ),
	.datab(\CPU0|cpu01_inst|xreg [4]),
	.datac(\CPU0|cpu01_inst|accb [4]),
	.datad(\CPU0|cpu01_inst|Selector53~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector53~combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector53 .lut_mask = 16'hDDA0;
defparam \CPU0|cpu01_inst|Selector53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y17_N11
dffeas \CPU0|cpu01_inst|ea[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|ea[5]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\CPU0|hold_s~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|ea [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|ea[5] .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|ea[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N16
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector282~3 (
// Equation(s):
// \CPU0|cpu01_inst|Selector282~3_combout  = (\CPU0|cpu01_inst|ea [4] & (!\CPU0|cpu01_inst|state.mul4_state~q  & ((!\CPU0|cpu01_inst|ea [5]) # (!\CPU0|cpu01_inst|state.mul5_state~q )))) # (!\CPU0|cpu01_inst|ea [4] & (((!\CPU0|cpu01_inst|ea [5]) # 
// (!\CPU0|cpu01_inst|state.mul5_state~q ))))

	.dataa(\CPU0|cpu01_inst|ea [4]),
	.datab(\CPU0|cpu01_inst|state.mul4_state~q ),
	.datac(\CPU0|cpu01_inst|state.mul5_state~q ),
	.datad(\CPU0|cpu01_inst|ea [5]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector282~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector282~3 .lut_mask = 16'h0777;
defparam \CPU0|cpu01_inst|Selector282~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N12
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector282~6 (
// Equation(s):
// \CPU0|cpu01_inst|Selector282~6_combout  = (\CPU0|cpu01_inst|Selector282~2_combout  & (\CPU0|cpu01_inst|Selector282~4_combout  & (\CPU0|cpu01_inst|Selector282~5_combout  & \CPU0|cpu01_inst|Selector282~3_combout )))

	.dataa(\CPU0|cpu01_inst|Selector282~2_combout ),
	.datab(\CPU0|cpu01_inst|Selector282~4_combout ),
	.datac(\CPU0|cpu01_inst|Selector282~5_combout ),
	.datad(\CPU0|cpu01_inst|Selector282~3_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector282~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector282~6 .lut_mask = 16'h8000;
defparam \CPU0|cpu01_inst|Selector282~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N18
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector230~3 (
// Equation(s):
// \CPU0|cpu01_inst|Selector230~3_combout  = (!\CPU0|cpu01_inst|state.muld_state~q  & \CPU0|cpu01_inst|Selector282~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|cpu01_inst|state.muld_state~q ),
	.datad(\CPU0|cpu01_inst|Selector282~6_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector230~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector230~3 .lut_mask = 16'h0F00;
defparam \CPU0|cpu01_inst|Selector230~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N2
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector73~0 (
// Equation(s):
// \CPU0|cpu01_inst|Selector73~0_combout  = ((!\CPU0|cpu01_inst|Selector230~5_combout  & (\CPU0|cpu01_inst|Selector230~3_combout  & !\CPU0|cpu01_inst|Selector230~6_combout ))) # (!\CPU0|cpu01_inst|accb_ctrl~0_combout )

	.dataa(\CPU0|cpu01_inst|Selector230~5_combout ),
	.datab(\CPU0|cpu01_inst|Selector230~3_combout ),
	.datac(\CPU0|cpu01_inst|accb_ctrl~0_combout ),
	.datad(\CPU0|cpu01_inst|Selector230~6_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector73~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector73~0 .lut_mask = 16'h0F4F;
defparam \CPU0|cpu01_inst|Selector73~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N8
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector73~1 (
// Equation(s):
// \CPU0|cpu01_inst|Selector73~1_combout  = (\CPU0|data_in[0]~12_combout  & (((\CPU0|cpu01_inst|Selector180~7_combout  & !\CPU0|cpu01_inst|Selector73~0_combout )) # (!\CPU0|cpu01_inst|accb_ctrl~0_combout ))) # (!\CPU0|data_in[0]~12_combout  & 
// (((\CPU0|cpu01_inst|Selector180~7_combout  & !\CPU0|cpu01_inst|Selector73~0_combout ))))

	.dataa(\CPU0|data_in[0]~12_combout ),
	.datab(\CPU0|cpu01_inst|accb_ctrl~0_combout ),
	.datac(\CPU0|cpu01_inst|Selector180~7_combout ),
	.datad(\CPU0|cpu01_inst|Selector73~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector73~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector73~1 .lut_mask = 16'h22F2;
defparam \CPU0|cpu01_inst|Selector73~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y11_N9
dffeas \CPU0|cpu01_inst|accb[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|Selector73~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|cpu01_inst|accb[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|accb [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|accb[0] .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|accb[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N26
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector164~1 (
// Equation(s):
// \CPU0|cpu01_inst|Selector164~1_combout  = (\CPU0|cpu01_inst|Selector164~0_combout ) # ((\CPU0|cpu01_inst|Selector260~4_combout ) # ((\CPU0|cpu01_inst|right_ctrl.accb_right~0_combout  & \CPU0|cpu01_inst|accb [0])))

	.dataa(\CPU0|cpu01_inst|Selector164~0_combout ),
	.datab(\CPU0|cpu01_inst|right_ctrl.accb_right~0_combout ),
	.datac(\CPU0|cpu01_inst|accb [0]),
	.datad(\CPU0|cpu01_inst|Selector260~4_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector164~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector164~1 .lut_mask = 16'hFFEA;
defparam \CPU0|cpu01_inst|Selector164~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N0
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector180~3 (
// Equation(s):
// \CPU0|cpu01_inst|Selector180~3_combout  = (\CPU0|cpu01_inst|Selector156~2_combout  & (\CPU0|cpu01_inst|Selector173~4_combout  & ((\CPU0|cpu01_inst|Selector164~1_combout )))) # (!\CPU0|cpu01_inst|Selector156~2_combout  & 
// ((\CPU0|cpu01_inst|Selector270~0_combout ) # ((\CPU0|cpu01_inst|Selector173~4_combout  & \CPU0|cpu01_inst|Selector164~1_combout ))))

	.dataa(\CPU0|cpu01_inst|Selector156~2_combout ),
	.datab(\CPU0|cpu01_inst|Selector173~4_combout ),
	.datac(\CPU0|cpu01_inst|Selector270~0_combout ),
	.datad(\CPU0|cpu01_inst|Selector164~1_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector180~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector180~3 .lut_mask = 16'hDC50;
defparam \CPU0|cpu01_inst|Selector180~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N10
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector180~4 (
// Equation(s):
// \CPU0|cpu01_inst|Selector180~4_combout  = (\CPU0|cpu01_inst|Selector180~3_combout ) # ((\CPU0|cpu01_inst|alu_ctrl.alu_eor~2_combout  & (\CPU0|cpu01_inst|Selector156~2_combout  $ (\CPU0|cpu01_inst|Selector164~1_combout ))))

	.dataa(\CPU0|cpu01_inst|alu_ctrl.alu_eor~2_combout ),
	.datab(\CPU0|cpu01_inst|Selector180~3_combout ),
	.datac(\CPU0|cpu01_inst|Selector156~2_combout ),
	.datad(\CPU0|cpu01_inst|Selector164~1_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector180~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector180~4 .lut_mask = 16'hCEEC;
defparam \CPU0|cpu01_inst|Selector180~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N4
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector180~5 (
// Equation(s):
// \CPU0|cpu01_inst|Selector180~5_combout  = (\CPU0|cpu01_inst|alu_ctrl.alu_daa~0_combout ) # ((\CPU0|cpu01_inst|Selector228~0_combout  & (\CPU0|cpu01_inst|Selector278~0_combout  & \CPU0|cpu01_inst|Selector164~1_combout )))

	.dataa(\CPU0|cpu01_inst|alu_ctrl.alu_daa~0_combout ),
	.datab(\CPU0|cpu01_inst|Selector228~0_combout ),
	.datac(\CPU0|cpu01_inst|Selector278~0_combout ),
	.datad(\CPU0|cpu01_inst|Selector164~1_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector180~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector180~5 .lut_mask = 16'hEAAA;
defparam \CPU0|cpu01_inst|Selector180~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N12
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector180~6 (
// Equation(s):
// \CPU0|cpu01_inst|Selector180~6_combout  = (\CPU0|cpu01_inst|Selector180~4_combout ) # ((\CPU0|cpu01_inst|Selector156~2_combout  & ((\CPU0|cpu01_inst|Selector180~5_combout ) # (!\CPU0|cpu01_inst|Selector173~7_combout ))))

	.dataa(\CPU0|cpu01_inst|Selector173~7_combout ),
	.datab(\CPU0|cpu01_inst|Selector180~4_combout ),
	.datac(\CPU0|cpu01_inst|Selector156~2_combout ),
	.datad(\CPU0|cpu01_inst|Selector180~5_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector180~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector180~6 .lut_mask = 16'hFCDC;
defparam \CPU0|cpu01_inst|Selector180~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N0
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector180~1 (
// Equation(s):
// \CPU0|cpu01_inst|Selector180~1_combout  = (\CPU0|cpu01_inst|Add2~2_combout  & ((\CPU0|cpu01_inst|WideOr10~2_combout ) # ((\CPU0|cpu01_inst|Add4~2_combout  & \CPU0|cpu01_inst|WideOr11~2_combout )))) # (!\CPU0|cpu01_inst|Add2~2_combout  & 
// (((\CPU0|cpu01_inst|Add4~2_combout  & \CPU0|cpu01_inst|WideOr11~2_combout ))))

	.dataa(\CPU0|cpu01_inst|Add2~2_combout ),
	.datab(\CPU0|cpu01_inst|WideOr10~2_combout ),
	.datac(\CPU0|cpu01_inst|Add4~2_combout ),
	.datad(\CPU0|cpu01_inst|WideOr11~2_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector180~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector180~1 .lut_mask = 16'hF888;
defparam \CPU0|cpu01_inst|Selector180~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N18
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector180~2 (
// Equation(s):
// \CPU0|cpu01_inst|Selector180~2_combout  = (\CPU0|cpu01_inst|Selector180~0_combout ) # ((\CPU0|cpu01_inst|Selector180~1_combout ) # ((\CPU0|cpu01_inst|Add6~0_combout  & \CPU0|cpu01_inst|Selector269~0_combout )))

	.dataa(\CPU0|cpu01_inst|Selector180~0_combout ),
	.datab(\CPU0|cpu01_inst|Selector180~1_combout ),
	.datac(\CPU0|cpu01_inst|Add6~0_combout ),
	.datad(\CPU0|cpu01_inst|Selector269~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector180~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector180~2 .lut_mask = 16'hFEEE;
defparam \CPU0|cpu01_inst|Selector180~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N26
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector180~7 (
// Equation(s):
// \CPU0|cpu01_inst|Selector180~7_combout  = (\CPU0|cpu01_inst|Selector180~6_combout ) # ((\CPU0|cpu01_inst|Selector180~2_combout ) # ((!\CPU0|cpu01_inst|WideOr13~3_combout  & \CPU0|cpu01_inst|Selector155~2_combout )))

	.dataa(\CPU0|cpu01_inst|WideOr13~3_combout ),
	.datab(\CPU0|cpu01_inst|Selector180~6_combout ),
	.datac(\CPU0|cpu01_inst|Selector180~2_combout ),
	.datad(\CPU0|cpu01_inst|Selector155~2_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector180~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector180~7 .lut_mask = 16'hFDFC;
defparam \CPU0|cpu01_inst|Selector180~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N18
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector89~0 (
// Equation(s):
// \CPU0|cpu01_inst|Selector89~0_combout  = (\CPU0|cpu01_inst|ix_ctrl~0_combout  & (\CPU0|cpu01_inst|Selector180~7_combout  & (\CPU0|cpu01_inst|Selector232~3_combout ))) # (!\CPU0|cpu01_inst|ix_ctrl~0_combout  & (((\CPU0|data_in[0]~12_combout ))))

	.dataa(\CPU0|cpu01_inst|ix_ctrl~0_combout ),
	.datab(\CPU0|cpu01_inst|Selector180~7_combout ),
	.datac(\CPU0|cpu01_inst|Selector232~3_combout ),
	.datad(\CPU0|data_in[0]~12_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector89~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector89~0 .lut_mask = 16'hD580;
defparam \CPU0|cpu01_inst|Selector89~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y11_N19
dffeas \CPU0|cpu01_inst|xreg[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|Selector89~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|cpu01_inst|xreg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|xreg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|xreg[0] .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|xreg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N28
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector57~0 (
// Equation(s):
// \CPU0|cpu01_inst|Selector57~0_combout  = (\CPU0|cpu01_inst|Selector50~0_combout  & (((\CPU0|cpu01_inst|ea [0]) # (!\CPU0|cpu01_inst|Selector50~1_combout )))) # (!\CPU0|cpu01_inst|Selector50~0_combout  & (\CPU0|data_in[0]~12_combout  & 
// ((\CPU0|cpu01_inst|Selector50~1_combout ))))

	.dataa(\CPU0|data_in[0]~12_combout ),
	.datab(\CPU0|cpu01_inst|Selector50~0_combout ),
	.datac(\CPU0|cpu01_inst|ea [0]),
	.datad(\CPU0|cpu01_inst|Selector50~1_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector57~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector57~0 .lut_mask = 16'hE2CC;
defparam \CPU0|cpu01_inst|Selector57~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N14
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector57 (
// Equation(s):
// \CPU0|cpu01_inst|Selector57~combout  = (\CPU0|cpu01_inst|Selector50~2_combout  & ((\CPU0|cpu01_inst|Selector57~0_combout  & (\CPU0|cpu01_inst|xreg [0])) # (!\CPU0|cpu01_inst|Selector57~0_combout  & ((\CPU0|cpu01_inst|accb [0]))))) # 
// (!\CPU0|cpu01_inst|Selector50~2_combout  & (((\CPU0|cpu01_inst|Selector57~0_combout ))))

	.dataa(\CPU0|cpu01_inst|Selector50~2_combout ),
	.datab(\CPU0|cpu01_inst|xreg [0]),
	.datac(\CPU0|cpu01_inst|accb [0]),
	.datad(\CPU0|cpu01_inst|Selector57~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector57~combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector57 .lut_mask = 16'hDDA0;
defparam \CPU0|cpu01_inst|Selector57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y17_N1
dffeas \CPU0|cpu01_inst|ea[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|ea[0]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\CPU0|hold_s~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|ea [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|ea[0] .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|ea[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N6
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector40~0 (
// Equation(s):
// \CPU0|cpu01_inst|Selector40~0_combout  = (\CPU0|cpu01_inst|WideOr122~0_combout  & (((!\CPU0|cpu01_inst|ea [0])) # (!\CPU0|cpu01_inst|state.jmp_state~q ))) # (!\CPU0|cpu01_inst|WideOr122~0_combout  & (((!\CPU0|data_in[0]~12_combout ))))

	.dataa(\CPU0|cpu01_inst|state.jmp_state~q ),
	.datab(\CPU0|data_in[0]~12_combout ),
	.datac(\CPU0|cpu01_inst|ea [0]),
	.datad(\CPU0|cpu01_inst|WideOr122~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector40~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector40~0 .lut_mask = 16'h5F33;
defparam \CPU0|cpu01_inst|Selector40~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N8
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector40~1 (
// Equation(s):
// \CPU0|cpu01_inst|Selector40~1_combout  = (\CPU0|cpu01_inst|temppc~1_combout  & (\CPU0|cpu01_inst|pc [0])) # (!\CPU0|cpu01_inst|temppc~1_combout  & ((!\CPU0|cpu01_inst|Selector40~0_combout )))

	.dataa(\CPU0|cpu01_inst|pc [0]),
	.datab(gnd),
	.datac(\CPU0|cpu01_inst|temppc~1_combout ),
	.datad(\CPU0|cpu01_inst|Selector40~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector40~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector40~1 .lut_mask = 16'hA0AF;
defparam \CPU0|cpu01_inst|Selector40~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y16_N1
dffeas \CPU0|cpu01_inst|pc[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|pc[0]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\CPU0|hold_s~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|pc [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|pc[0] .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|pc[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N10
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector15~10 (
// Equation(s):
// \CPU0|cpu01_inst|Selector15~10_combout  = (\CPU0|cpu01_inst|WideOr164~0_combout  & (\CPU0|cpu01_inst|address~4_combout  & ((\CPU0|cpu01_inst|ea [0])))) # (!\CPU0|cpu01_inst|WideOr164~0_combout  & ((\CPU0|cpu01_inst|pc [0]) # 
// ((\CPU0|cpu01_inst|address~4_combout  & \CPU0|cpu01_inst|ea [0]))))

	.dataa(\CPU0|cpu01_inst|WideOr164~0_combout ),
	.datab(\CPU0|cpu01_inst|address~4_combout ),
	.datac(\CPU0|cpu01_inst|pc [0]),
	.datad(\CPU0|cpu01_inst|ea [0]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector15~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector15~10 .lut_mask = 16'hDC50;
defparam \CPU0|cpu01_inst|Selector15~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N4
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector15~11 (
// Equation(s):
// \CPU0|cpu01_inst|Selector15~11_combout  = (\CPU0|cpu01_inst|state.vect_lo_state~q ) # (\CPU0|cpu01_inst|Selector15~10_combout )

	.dataa(\CPU0|cpu01_inst|state.vect_lo_state~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU0|cpu01_inst|Selector15~10_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector15~11_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector15~11 .lut_mask = 16'hFFAA;
defparam \CPU0|cpu01_inst|Selector15~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N30
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector15~12 (
// Equation(s):
// \CPU0|cpu01_inst|Selector15~12_combout  = (\CPU0|cpu01_inst|Selector15~11_combout ) # (((\CPU0|cpu01_inst|sp [0] & !\CPU0|cpu01_inst|address~3_combout )) # (!\CPU0|cpu01_inst|WideOr172~combout ))

	.dataa(\CPU0|cpu01_inst|sp [0]),
	.datab(\CPU0|cpu01_inst|Selector15~11_combout ),
	.datac(\CPU0|cpu01_inst|address~3_combout ),
	.datad(\CPU0|cpu01_inst|WideOr172~combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector15~12_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector15~12 .lut_mask = 16'hCEFF;
defparam \CPU0|cpu01_inst|Selector15~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N28
cycloneive_lcell_comb \CPU0|Equal5~0 (
// Equation(s):
// \CPU0|Equal5~0_combout  = (!\CPU0|cpu01_inst|Selector14~combout  & (\CPU0|cpu01_inst|Selector15~12_combout  & \CPU0|Equal4~0_combout ))

	.dataa(\CPU0|cpu01_inst|Selector14~combout ),
	.datab(\CPU0|cpu01_inst|Selector15~12_combout ),
	.datac(gnd),
	.datad(\CPU0|Equal4~0_combout ),
	.cin(gnd),
	.combout(\CPU0|Equal5~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|Equal5~0 .lut_mask = 16'h4400;
defparam \CPU0|Equal5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N18
cycloneive_lcell_comb \CPU0|DDR2[0]~0 (
// Equation(s):
// \CPU0|DDR2[0]~0_combout  = (\CPU0|Equal1~0_combout  & (!\CPU0|cpu01_inst|rw~0_combout  & (\CPU0|cpu01_inst|WideOr172~combout  & !\reset~q )))

	.dataa(\CPU0|Equal1~0_combout ),
	.datab(\CPU0|cpu01_inst|rw~0_combout ),
	.datac(\CPU0|cpu01_inst|WideOr172~combout ),
	.datad(\reset~q ),
	.cin(gnd),
	.combout(\CPU0|DDR2[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|DDR2[0]~0 .lut_mask = 16'h0020;
defparam \CPU0|DDR2[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y12_N23
dffeas \CPU0|DDR2[2] (
	.clk(!\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|cpu01_inst|Selector21~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|DDR2[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|DDR2 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|DDR2[2] .is_wysiwyg = "true";
defparam \CPU0|DDR2[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N24
cycloneive_lcell_comb \CPU0|Equal3~0 (
// Equation(s):
// \CPU0|Equal3~0_combout  = (\CPU0|Equal0~3_combout  & (\CPU0|cpu01_inst|Selector14~combout  & \CPU0|cpu01_inst|Selector15~12_combout ))

	.dataa(\CPU0|Equal0~3_combout ),
	.datab(gnd),
	.datac(\CPU0|cpu01_inst|Selector14~combout ),
	.datad(\CPU0|cpu01_inst|Selector15~12_combout ),
	.cin(gnd),
	.combout(\CPU0|Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|Equal3~0 .lut_mask = 16'hA000;
defparam \CPU0|Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N22
cycloneive_lcell_comb \CPU0|PORT_B_OUT[0]~0 (
// Equation(s):
// \CPU0|PORT_B_OUT[0]~0_combout  = (!\reset~q  & (\CPU0|cpu01_inst|WideOr172~combout  & (\CPU0|Equal3~0_combout  & !\CPU0|cpu01_inst|rw~0_combout )))

	.dataa(\reset~q ),
	.datab(\CPU0|cpu01_inst|WideOr172~combout ),
	.datac(\CPU0|Equal3~0_combout ),
	.datad(\CPU0|cpu01_inst|rw~0_combout ),
	.cin(gnd),
	.combout(\CPU0|PORT_B_OUT[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|PORT_B_OUT[0]~0 .lut_mask = 16'h0040;
defparam \CPU0|PORT_B_OUT[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y12_N25
dffeas \CPU0|PORT_B_OUT[2] (
	.clk(!\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|cpu01_inst|Selector21~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|PORT_B_OUT[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|PORT_B_OUT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|PORT_B_OUT[2] .is_wysiwyg = "true";
defparam \CPU0|PORT_B_OUT[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N24
cycloneive_lcell_comb \CPU0|data_in~60 (
// Equation(s):
// \CPU0|data_in~60_combout  = (\CPU0|Equal3~0_combout  & (((\CPU0|PORT_B_OUT [2]) # (!\CPU0|DDR2 [2])))) # (!\CPU0|Equal3~0_combout  & (\CPU0|data_in~59_combout ))

	.dataa(\CPU0|data_in~59_combout ),
	.datab(\CPU0|DDR2 [2]),
	.datac(\CPU0|PORT_B_OUT [2]),
	.datad(\CPU0|Equal3~0_combout ),
	.cin(gnd),
	.combout(\CPU0|data_in~60_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|data_in~60 .lut_mask = 16'hF3AA;
defparam \CPU0|data_in~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N22
cycloneive_lcell_comb \CPU0|data_in~61 (
// Equation(s):
// \CPU0|data_in~61_combout  = (!\CPU0|Equal5~0_combout  & ((\CPU0|Equal1~0_combout  & (\CPU0|DDR2 [2])) # (!\CPU0|Equal1~0_combout  & ((\CPU0|data_in~60_combout )))))

	.dataa(\CPU0|Equal1~0_combout ),
	.datab(\CPU0|Equal5~0_combout ),
	.datac(\CPU0|DDR2 [2]),
	.datad(\CPU0|data_in~60_combout ),
	.cin(gnd),
	.combout(\CPU0|data_in~61_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|data_in~61 .lut_mask = 16'h3120;
defparam \CPU0|data_in~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N12
cycloneive_lcell_comb \CPU0|data_in~74 (
// Equation(s):
// \CPU0|data_in~74_combout  = ((\CPU0|cpu01_inst|Selector12~10_combout  & (!\CPU0|cpu01_inst|Selector14~1_combout )) # (!\CPU0|cpu01_inst|Selector12~10_combout  & ((!\CPU0|cpu01_inst|Selector14~0_combout )))) # (!\CPU0|Equal4~0_combout )

	.dataa(\CPU0|Equal4~0_combout ),
	.datab(\CPU0|cpu01_inst|Selector12~10_combout ),
	.datac(\CPU0|cpu01_inst|Selector14~1_combout ),
	.datad(\CPU0|cpu01_inst|Selector14~0_combout ),
	.cin(gnd),
	.combout(\CPU0|data_in~74_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|data_in~74 .lut_mask = 16'h5D7F;
defparam \CPU0|data_in~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N8
cycloneive_lcell_comb \CPU0|data_in~62 (
// Equation(s):
// \CPU0|data_in~62_combout  = (\CPU0|data_in~74_combout  & ((\CPU0|data_in~61_combout ) # ((\CPU0|Equal5~0_combout  & \CPU0|counter [10]))))

	.dataa(\CPU0|Equal5~0_combout ),
	.datab(\CPU0|data_in~61_combout ),
	.datac(\CPU0|data_in~74_combout ),
	.datad(\CPU0|counter [10]),
	.cin(gnd),
	.combout(\CPU0|data_in~62_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|data_in~62 .lut_mask = 16'hE0C0;
defparam \CPU0|data_in~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N20
cycloneive_lcell_comb \CPU0|data_in~57 (
// Equation(s):
// \CPU0|data_in~57_combout  = (\CPU0|Equal4~1_combout  & (((\CPU0|ETOI~q )))) # (!\CPU0|Equal4~1_combout  & (\CPU0|Equal8~1_combout  & ((\CPU0|OCRL [2]))))

	.dataa(\CPU0|Equal4~1_combout ),
	.datab(\CPU0|Equal8~1_combout ),
	.datac(\CPU0|ETOI~q ),
	.datad(\CPU0|OCRL [2]),
	.cin(gnd),
	.combout(\CPU0|data_in~57_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|data_in~57 .lut_mask = 16'hE4A0;
defparam \CPU0|data_in~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N20
cycloneive_lcell_comb \CPU0|Equal4~1 (
// Equation(s):
// \CPU0|Equal4~1_combout  = (!\CPU0|cpu01_inst|Selector15~12_combout  & (!\CPU0|cpu01_inst|Selector14~combout  & \CPU0|Equal4~0_combout ))

	.dataa(\CPU0|cpu01_inst|Selector15~12_combout ),
	.datab(\CPU0|cpu01_inst|Selector14~combout ),
	.datac(\CPU0|Equal4~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|Equal4~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|Equal4~1 .lut_mask = 16'h1010;
defparam \CPU0|Equal4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N10
cycloneive_lcell_comb \CPU0|data_in~3 (
// Equation(s):
// \CPU0|data_in~3_combout  = (!\CPU0|Equal4~1_combout  & (((!\CPU0|Equal8~0_combout ) # (!\CPU0|always1~2_combout )) # (!\CPU0|Equal0~2_combout )))

	.dataa(\CPU0|Equal0~2_combout ),
	.datab(\CPU0|always1~2_combout ),
	.datac(\CPU0|Equal8~0_combout ),
	.datad(\CPU0|Equal4~1_combout ),
	.cin(gnd),
	.combout(\CPU0|data_in~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|data_in~3 .lut_mask = 16'h007F;
defparam \CPU0|data_in~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N28
cycloneive_lcell_comb \CPU0|data_in~64 (
// Equation(s):
// \CPU0|data_in~64_combout  = (\CPU0|data_in~57_combout ) # ((\CPU0|data_in~3_combout  & ((\CPU0|data_in~63_combout ) # (\CPU0|data_in~62_combout ))))

	.dataa(\CPU0|data_in~63_combout ),
	.datab(\CPU0|data_in~62_combout ),
	.datac(\CPU0|data_in~57_combout ),
	.datad(\CPU0|data_in~3_combout ),
	.cin(gnd),
	.combout(\CPU0|data_in~64_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|data_in~64 .lut_mask = 16'hFEF0;
defparam \CPU0|data_in~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N4
cycloneive_lcell_comb \CPU0|iMEM|REGS[91][2]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[91][2]~feeder_combout  = \CPU0|ETOI~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|ETOI~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[91][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[91][2]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[91][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N16
cycloneive_lcell_comb \CPU0|iMEM|REGS[86][5]~0 (
// Equation(s):
// \CPU0|iMEM|REGS[86][5]~0_combout  = (!\arbiter_inst|system_address[5]~2_combout  & \arbiter_inst|system_address[4]~3_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\arbiter_inst|system_address[5]~2_combout ),
	.datad(\arbiter_inst|system_address[4]~3_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[86][5]~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[86][5]~0 .lut_mask = 16'h0F00;
defparam \CPU0|iMEM|REGS[86][5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N10
cycloneive_lcell_comb \CPU0|iMEM|REGS[86][5]~1 (
// Equation(s):
// \CPU0|iMEM|REGS[86][5]~1_combout  = (\arbiter_inst|system_address[6]~0_combout  & (\CPU0|always1~3_combout  & !\CPU0|cpu01_inst|rw~0_combout ))

	.dataa(\arbiter_inst|system_address[6]~0_combout ),
	.datab(\CPU0|always1~3_combout ),
	.datac(gnd),
	.datad(\CPU0|cpu01_inst|rw~0_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[86][5]~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[86][5]~1 .lut_mask = 16'h0088;
defparam \CPU0|iMEM|REGS[86][5]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N12
cycloneive_lcell_comb \CPU0|iMEM|REGS[91][1]~14 (
// Equation(s):
// \CPU0|iMEM|REGS[91][1]~14_combout  = (\reset~q ) # ((\CPU0|iMEM|Decoder0~12_combout  & (\CPU0|iMEM|REGS[86][5]~0_combout  & \CPU0|iMEM|REGS[86][5]~1_combout )))

	.dataa(\CPU0|iMEM|Decoder0~12_combout ),
	.datab(\CPU0|iMEM|REGS[86][5]~0_combout ),
	.datac(\CPU0|iMEM|REGS[86][5]~1_combout ),
	.datad(\reset~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[91][1]~14_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[91][1]~14 .lut_mask = 16'hFF80;
defparam \CPU0|iMEM|REGS[91][1]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y15_N5
dffeas \CPU0|iMEM|REGS[91][2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[91][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[91][1]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[91][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[91][2] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[91][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N12
cycloneive_lcell_comb \CPU0|iMEM|Decoder0~15 (
// Equation(s):
// \CPU0|iMEM|Decoder0~15_combout  = (\CPU0|cpu01_inst|Selector13~combout  & (\CPU0|cpu01_inst|Selector15~12_combout  & (\CPU0|cpu01_inst|Selector14~combout  & \CPU0|cpu01_inst|Selector12~combout )))

	.dataa(\CPU0|cpu01_inst|Selector13~combout ),
	.datab(\CPU0|cpu01_inst|Selector15~12_combout ),
	.datac(\CPU0|cpu01_inst|Selector14~combout ),
	.datad(\CPU0|cpu01_inst|Selector12~combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Decoder0~15_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Decoder0~15 .lut_mask = 16'h8000;
defparam \CPU0|iMEM|Decoder0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N6
cycloneive_lcell_comb \CPU0|iMEM|REGS[95][1]~17 (
// Equation(s):
// \CPU0|iMEM|REGS[95][1]~17_combout  = (\reset~q ) # ((\CPU0|iMEM|REGS[86][5]~1_combout  & (\CPU0|iMEM|REGS[86][5]~0_combout  & \CPU0|iMEM|Decoder0~15_combout )))

	.dataa(\CPU0|iMEM|REGS[86][5]~1_combout ),
	.datab(\CPU0|iMEM|REGS[86][5]~0_combout ),
	.datac(\reset~q ),
	.datad(\CPU0|iMEM|Decoder0~15_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[95][1]~17_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[95][1]~17 .lut_mask = 16'hF8F0;
defparam \CPU0|iMEM|REGS[95][1]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y15_N31
dffeas \CPU0|iMEM|REGS[95][2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|ETOI~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[95][1]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[95][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[95][2] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[95][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N28
cycloneive_lcell_comb \CPU0|iMEM|Decoder0~14 (
// Equation(s):
// \CPU0|iMEM|Decoder0~14_combout  = (!\CPU0|cpu01_inst|Selector12~combout  & (\CPU0|cpu01_inst|Selector15~12_combout  & (\CPU0|cpu01_inst|Selector14~combout  & !\CPU0|cpu01_inst|Selector13~combout )))

	.dataa(\CPU0|cpu01_inst|Selector12~combout ),
	.datab(\CPU0|cpu01_inst|Selector15~12_combout ),
	.datac(\CPU0|cpu01_inst|Selector14~combout ),
	.datad(\CPU0|cpu01_inst|Selector13~combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Decoder0~14_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Decoder0~14 .lut_mask = 16'h0040;
defparam \CPU0|iMEM|Decoder0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N24
cycloneive_lcell_comb \CPU0|iMEM|REGS[83][2]~16 (
// Equation(s):
// \CPU0|iMEM|REGS[83][2]~16_combout  = (\reset~q ) # ((\CPU0|iMEM|REGS[86][5]~0_combout  & (\CPU0|iMEM|Decoder0~14_combout  & \CPU0|iMEM|REGS[86][5]~1_combout )))

	.dataa(\reset~q ),
	.datab(\CPU0|iMEM|REGS[86][5]~0_combout ),
	.datac(\CPU0|iMEM|Decoder0~14_combout ),
	.datad(\CPU0|iMEM|REGS[86][5]~1_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[83][2]~16_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[83][2]~16 .lut_mask = 16'hEAAA;
defparam \CPU0|iMEM|REGS[83][2]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y15_N19
dffeas \CPU0|iMEM|REGS[83][2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|ETOI~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[83][2]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[83][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[83][2] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[83][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y15_N16
cycloneive_lcell_comb \CPU0|iMEM|REGS[87][2]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[87][2]~feeder_combout  = \CPU0|ETOI~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|ETOI~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[87][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[87][2]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[87][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y13_N30
cycloneive_lcell_comb \CPU0|iMEM|Decoder0~13 (
// Equation(s):
// \CPU0|iMEM|Decoder0~13_combout  = (\CPU0|cpu01_inst|Selector13~combout  & (\CPU0|cpu01_inst|Selector15~12_combout  & (\CPU0|cpu01_inst|Selector14~combout  & !\CPU0|cpu01_inst|Selector12~combout )))

	.dataa(\CPU0|cpu01_inst|Selector13~combout ),
	.datab(\CPU0|cpu01_inst|Selector15~12_combout ),
	.datac(\CPU0|cpu01_inst|Selector14~combout ),
	.datad(\CPU0|cpu01_inst|Selector12~combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Decoder0~13_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Decoder0~13 .lut_mask = 16'h0080;
defparam \CPU0|iMEM|Decoder0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N2
cycloneive_lcell_comb \CPU0|iMEM|REGS[87][0]~15 (
// Equation(s):
// \CPU0|iMEM|REGS[87][0]~15_combout  = (\reset~q ) # ((\CPU0|iMEM|REGS[86][5]~0_combout  & (\CPU0|iMEM|REGS[86][5]~1_combout  & \CPU0|iMEM|Decoder0~13_combout )))

	.dataa(\CPU0|iMEM|REGS[86][5]~0_combout ),
	.datab(\reset~q ),
	.datac(\CPU0|iMEM|REGS[86][5]~1_combout ),
	.datad(\CPU0|iMEM|Decoder0~13_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[87][0]~15_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[87][0]~15 .lut_mask = 16'hECCC;
defparam \CPU0|iMEM|REGS[87][0]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y15_N17
dffeas \CPU0|iMEM|REGS[87][2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[87][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[87][0]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[87][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[87][2] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[87][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y15_N18
cycloneive_lcell_comb \CPU0|iMEM|Mux5~7 (
// Equation(s):
// \CPU0|iMEM|Mux5~7_combout  = (\CPU0|cpu01_inst|Selector12~combout  & (\CPU0|cpu01_inst|Selector13~combout )) # (!\CPU0|cpu01_inst|Selector12~combout  & ((\CPU0|cpu01_inst|Selector13~combout  & ((\CPU0|iMEM|REGS[87][2]~q ))) # 
// (!\CPU0|cpu01_inst|Selector13~combout  & (\CPU0|iMEM|REGS[83][2]~q ))))

	.dataa(\CPU0|cpu01_inst|Selector12~combout ),
	.datab(\CPU0|cpu01_inst|Selector13~combout ),
	.datac(\CPU0|iMEM|REGS[83][2]~q ),
	.datad(\CPU0|iMEM|REGS[87][2]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux5~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux5~7 .lut_mask = 16'hDC98;
defparam \CPU0|iMEM|Mux5~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N30
cycloneive_lcell_comb \CPU0|iMEM|Mux5~8 (
// Equation(s):
// \CPU0|iMEM|Mux5~8_combout  = (\CPU0|cpu01_inst|Selector12~combout  & ((\CPU0|iMEM|Mux5~7_combout  & ((\CPU0|iMEM|REGS[95][2]~q ))) # (!\CPU0|iMEM|Mux5~7_combout  & (\CPU0|iMEM|REGS[91][2]~q )))) # (!\CPU0|cpu01_inst|Selector12~combout  & 
// (((\CPU0|iMEM|Mux5~7_combout ))))

	.dataa(\CPU0|cpu01_inst|Selector12~combout ),
	.datab(\CPU0|iMEM|REGS[91][2]~q ),
	.datac(\CPU0|iMEM|REGS[95][2]~q ),
	.datad(\CPU0|iMEM|Mux5~7_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux5~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux5~8 .lut_mask = 16'hF588;
defparam \CPU0|iMEM|Mux5~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y13_N8
cycloneive_lcell_comb \CPU0|iMEM|Decoder0~6 (
// Equation(s):
// \CPU0|iMEM|Decoder0~6_combout  = (!\CPU0|cpu01_inst|Selector13~combout  & (\CPU0|cpu01_inst|Selector15~12_combout  & (!\CPU0|cpu01_inst|Selector14~combout  & !\CPU0|cpu01_inst|Selector12~combout )))

	.dataa(\CPU0|cpu01_inst|Selector13~combout ),
	.datab(\CPU0|cpu01_inst|Selector15~12_combout ),
	.datac(\CPU0|cpu01_inst|Selector14~combout ),
	.datad(\CPU0|cpu01_inst|Selector12~combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Decoder0~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Decoder0~6 .lut_mask = 16'h0004;
defparam \CPU0|iMEM|Decoder0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N0
cycloneive_lcell_comb \CPU0|iMEM|REGS[81][4]~8 (
// Equation(s):
// \CPU0|iMEM|REGS[81][4]~8_combout  = (\reset~q ) # ((\CPU0|iMEM|Decoder0~6_combout  & (\CPU0|iMEM|REGS[86][5]~0_combout  & \CPU0|iMEM|REGS[86][5]~1_combout )))

	.dataa(\reset~q ),
	.datab(\CPU0|iMEM|Decoder0~6_combout ),
	.datac(\CPU0|iMEM|REGS[86][5]~0_combout ),
	.datad(\CPU0|iMEM|REGS[86][5]~1_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[81][4]~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[81][4]~8 .lut_mask = 16'hEAAA;
defparam \CPU0|iMEM|REGS[81][4]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y12_N3
dffeas \CPU0|iMEM|REGS[81][2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|ETOI~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[81][4]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[81][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[81][2] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[81][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N16
cycloneive_lcell_comb \CPU0|iMEM|REGS[85][2]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[85][2]~feeder_combout  = \CPU0|ETOI~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|ETOI~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[85][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[85][2]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[85][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y13_N6
cycloneive_lcell_comb \CPU0|iMEM|Decoder0~5 (
// Equation(s):
// \CPU0|iMEM|Decoder0~5_combout  = (\CPU0|cpu01_inst|Selector13~combout  & (\CPU0|cpu01_inst|Selector15~12_combout  & (!\CPU0|cpu01_inst|Selector14~combout  & !\CPU0|cpu01_inst|Selector12~combout )))

	.dataa(\CPU0|cpu01_inst|Selector13~combout ),
	.datab(\CPU0|cpu01_inst|Selector15~12_combout ),
	.datac(\CPU0|cpu01_inst|Selector14~combout ),
	.datad(\CPU0|cpu01_inst|Selector12~combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Decoder0~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Decoder0~5 .lut_mask = 16'h0008;
defparam \CPU0|iMEM|Decoder0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N8
cycloneive_lcell_comb \CPU0|iMEM|REGS[85][5]~7 (
// Equation(s):
// \CPU0|iMEM|REGS[85][5]~7_combout  = (\reset~q ) # ((\CPU0|iMEM|REGS[86][5]~0_combout  & (\CPU0|iMEM|Decoder0~5_combout  & \CPU0|iMEM|REGS[86][5]~1_combout )))

	.dataa(\CPU0|iMEM|REGS[86][5]~0_combout ),
	.datab(\reset~q ),
	.datac(\CPU0|iMEM|Decoder0~5_combout ),
	.datad(\CPU0|iMEM|REGS[86][5]~1_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[85][5]~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[85][5]~7 .lut_mask = 16'hECCC;
defparam \CPU0|iMEM|REGS[85][5]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y12_N17
dffeas \CPU0|iMEM|REGS[85][2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[85][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[85][5]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[85][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[85][2] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[85][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N2
cycloneive_lcell_comb \CPU0|iMEM|Mux5~2 (
// Equation(s):
// \CPU0|iMEM|Mux5~2_combout  = (\CPU0|cpu01_inst|Selector12~combout  & (\CPU0|cpu01_inst|Selector13~combout )) # (!\CPU0|cpu01_inst|Selector12~combout  & ((\CPU0|cpu01_inst|Selector13~combout  & ((\CPU0|iMEM|REGS[85][2]~q ))) # 
// (!\CPU0|cpu01_inst|Selector13~combout  & (\CPU0|iMEM|REGS[81][2]~q ))))

	.dataa(\CPU0|cpu01_inst|Selector12~combout ),
	.datab(\CPU0|cpu01_inst|Selector13~combout ),
	.datac(\CPU0|iMEM|REGS[81][2]~q ),
	.datad(\CPU0|iMEM|REGS[85][2]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux5~2 .lut_mask = 16'hDC98;
defparam \CPU0|iMEM|Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y13_N10
cycloneive_lcell_comb \CPU0|iMEM|Decoder0~7 (
// Equation(s):
// \CPU0|iMEM|Decoder0~7_combout  = (\CPU0|cpu01_inst|Selector13~combout  & (\CPU0|cpu01_inst|Selector15~12_combout  & (!\CPU0|cpu01_inst|Selector14~combout  & \CPU0|cpu01_inst|Selector12~combout )))

	.dataa(\CPU0|cpu01_inst|Selector13~combout ),
	.datab(\CPU0|cpu01_inst|Selector15~12_combout ),
	.datac(\CPU0|cpu01_inst|Selector14~combout ),
	.datad(\CPU0|cpu01_inst|Selector12~combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Decoder0~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Decoder0~7 .lut_mask = 16'h0800;
defparam \CPU0|iMEM|Decoder0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N4
cycloneive_lcell_comb \CPU0|iMEM|REGS[93][1]~9 (
// Equation(s):
// \CPU0|iMEM|REGS[93][1]~9_combout  = (\reset~q ) # ((\CPU0|iMEM|REGS[86][5]~1_combout  & (\CPU0|iMEM|REGS[86][5]~0_combout  & \CPU0|iMEM|Decoder0~7_combout )))

	.dataa(\reset~q ),
	.datab(\CPU0|iMEM|REGS[86][5]~1_combout ),
	.datac(\CPU0|iMEM|REGS[86][5]~0_combout ),
	.datad(\CPU0|iMEM|Decoder0~7_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[93][1]~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[93][1]~9 .lut_mask = 16'hEAAA;
defparam \CPU0|iMEM|REGS[93][1]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y12_N19
dffeas \CPU0|iMEM|REGS[93][2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|ETOI~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[93][1]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[93][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[93][2] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[93][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y12_N16
cycloneive_lcell_comb \CPU0|iMEM|REGS[89][2]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[89][2]~feeder_combout  = \CPU0|ETOI~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|ETOI~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[89][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[89][2]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[89][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N26
cycloneive_lcell_comb \CPU0|iMEM|REGS[89][1]~6 (
// Equation(s):
// \CPU0|iMEM|REGS[89][1]~6_combout  = (\reset~q ) # ((\CPU0|iMEM|Decoder0~4_combout  & (\CPU0|iMEM|REGS[86][5]~0_combout  & \CPU0|iMEM|REGS[86][5]~1_combout )))

	.dataa(\CPU0|iMEM|Decoder0~4_combout ),
	.datab(\reset~q ),
	.datac(\CPU0|iMEM|REGS[86][5]~0_combout ),
	.datad(\CPU0|iMEM|REGS[86][5]~1_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[89][1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[89][1]~6 .lut_mask = 16'hECCC;
defparam \CPU0|iMEM|REGS[89][1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y12_N17
dffeas \CPU0|iMEM|REGS[89][2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[89][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[89][1]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[89][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[89][2] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[89][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y12_N18
cycloneive_lcell_comb \CPU0|iMEM|Mux5~3 (
// Equation(s):
// \CPU0|iMEM|Mux5~3_combout  = (\CPU0|cpu01_inst|Selector12~combout  & ((\CPU0|iMEM|Mux5~2_combout  & (\CPU0|iMEM|REGS[93][2]~q )) # (!\CPU0|iMEM|Mux5~2_combout  & ((\CPU0|iMEM|REGS[89][2]~q ))))) # (!\CPU0|cpu01_inst|Selector12~combout  & 
// (\CPU0|iMEM|Mux5~2_combout ))

	.dataa(\CPU0|cpu01_inst|Selector12~combout ),
	.datab(\CPU0|iMEM|Mux5~2_combout ),
	.datac(\CPU0|iMEM|REGS[93][2]~q ),
	.datad(\CPU0|iMEM|REGS[89][2]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux5~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux5~3 .lut_mask = 16'hE6C4;
defparam \CPU0|iMEM|Mux5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N14
cycloneive_lcell_comb \CPU0|iMEM|Mux5~6 (
// Equation(s):
// \CPU0|iMEM|Mux5~6_combout  = (\CPU0|cpu01_inst|Selector14~combout  & (((\CPU0|cpu01_inst|Selector15~12_combout )))) # (!\CPU0|cpu01_inst|Selector14~combout  & ((\CPU0|cpu01_inst|Selector15~12_combout  & ((\CPU0|iMEM|Mux5~3_combout ))) # 
// (!\CPU0|cpu01_inst|Selector15~12_combout  & (\CPU0|iMEM|Mux5~5_combout ))))

	.dataa(\CPU0|iMEM|Mux5~5_combout ),
	.datab(\CPU0|iMEM|Mux5~3_combout ),
	.datac(\CPU0|cpu01_inst|Selector14~combout ),
	.datad(\CPU0|cpu01_inst|Selector15~12_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux5~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux5~6 .lut_mask = 16'hFC0A;
defparam \CPU0|iMEM|Mux5~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N16
cycloneive_lcell_comb \CPU0|iMEM|Mux5~9 (
// Equation(s):
// \CPU0|iMEM|Mux5~9_combout  = (\CPU0|iMEM|Mux5~6_combout  & (((\CPU0|iMEM|Mux5~8_combout ) # (!\CPU0|cpu01_inst|Selector14~combout )))) # (!\CPU0|iMEM|Mux5~6_combout  & (\CPU0|iMEM|Mux5~1_combout  & ((\CPU0|cpu01_inst|Selector14~combout ))))

	.dataa(\CPU0|iMEM|Mux5~1_combout ),
	.datab(\CPU0|iMEM|Mux5~8_combout ),
	.datac(\CPU0|iMEM|Mux5~6_combout ),
	.datad(\CPU0|cpu01_inst|Selector14~combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux5~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux5~9 .lut_mask = 16'hCAF0;
defparam \CPU0|iMEM|Mux5~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N16
cycloneive_lcell_comb \CPU0|iMEM|REGS[105][2]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[105][2]~feeder_combout  = \CPU0|ETOI~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|ETOI~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[105][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[105][2]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[105][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N22
cycloneive_lcell_comb \CPU0|iMEM|REGS[102][4]~18 (
// Equation(s):
// \CPU0|iMEM|REGS[102][4]~18_combout  = (\arbiter_inst|system_address[5]~2_combout  & !\arbiter_inst|system_address[4]~3_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\arbiter_inst|system_address[5]~2_combout ),
	.datad(\arbiter_inst|system_address[4]~3_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[102][4]~18_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[102][4]~18 .lut_mask = 16'h00F0;
defparam \CPU0|iMEM|REGS[102][4]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y13_N4
cycloneive_lcell_comb \CPU0|iMEM|Decoder0~4 (
// Equation(s):
// \CPU0|iMEM|Decoder0~4_combout  = (!\CPU0|cpu01_inst|Selector13~combout  & (\CPU0|cpu01_inst|Selector15~12_combout  & (!\CPU0|cpu01_inst|Selector14~combout  & \CPU0|cpu01_inst|Selector12~combout )))

	.dataa(\CPU0|cpu01_inst|Selector13~combout ),
	.datab(\CPU0|cpu01_inst|Selector15~12_combout ),
	.datac(\CPU0|cpu01_inst|Selector14~combout ),
	.datad(\CPU0|cpu01_inst|Selector12~combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Decoder0~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Decoder0~4 .lut_mask = 16'h0400;
defparam \CPU0|iMEM|Decoder0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N8
cycloneive_lcell_comb \CPU0|iMEM|REGS[105][2]~23 (
// Equation(s):
// \CPU0|iMEM|REGS[105][2]~23_combout  = (\reset~q ) # ((\CPU0|iMEM|REGS[102][4]~18_combout  & (\CPU0|iMEM|Decoder0~4_combout  & \CPU0|iMEM|REGS[86][5]~1_combout )))

	.dataa(\reset~q ),
	.datab(\CPU0|iMEM|REGS[102][4]~18_combout ),
	.datac(\CPU0|iMEM|Decoder0~4_combout ),
	.datad(\CPU0|iMEM|REGS[86][5]~1_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[105][2]~23_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[105][2]~23 .lut_mask = 16'hEAAA;
defparam \CPU0|iMEM|REGS[105][2]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y7_N17
dffeas \CPU0|iMEM|REGS[105][2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[105][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[105][2]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[105][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[105][2] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[105][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N2
cycloneive_lcell_comb \CPU0|iMEM|REGS[107][2]~26 (
// Equation(s):
// \CPU0|iMEM|REGS[107][2]~26_combout  = (\reset~q ) # ((\CPU0|iMEM|Decoder0~12_combout  & (\CPU0|iMEM|REGS[86][5]~1_combout  & \CPU0|iMEM|REGS[102][4]~18_combout )))

	.dataa(\CPU0|iMEM|Decoder0~12_combout ),
	.datab(\CPU0|iMEM|REGS[86][5]~1_combout ),
	.datac(\CPU0|iMEM|REGS[102][4]~18_combout ),
	.datad(\reset~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[107][2]~26_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[107][2]~26 .lut_mask = 16'hFF80;
defparam \CPU0|iMEM|REGS[107][2]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y7_N19
dffeas \CPU0|iMEM|REGS[107][2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|ETOI~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[107][2]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[107][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[107][2] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[107][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N6
cycloneive_lcell_comb \CPU0|iMEM|REGS[104][3]~25 (
// Equation(s):
// \CPU0|iMEM|REGS[104][3]~25_combout  = (\reset~q ) # ((\CPU0|iMEM|Decoder0~9_combout  & (\CPU0|iMEM|REGS[102][4]~18_combout  & \CPU0|iMEM|REGS[86][5]~1_combout )))

	.dataa(\CPU0|iMEM|Decoder0~9_combout ),
	.datab(\CPU0|iMEM|REGS[102][4]~18_combout ),
	.datac(\reset~q ),
	.datad(\CPU0|iMEM|REGS[86][5]~1_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[104][3]~25_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[104][3]~25 .lut_mask = 16'hF8F0;
defparam \CPU0|iMEM|REGS[104][3]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y7_N11
dffeas \CPU0|iMEM|REGS[104][2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|ETOI~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[104][3]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[104][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[104][2] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[104][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y7_N24
cycloneive_lcell_comb \CPU0|iMEM|REGS[106][2]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[106][2]~feeder_combout  = \CPU0|ETOI~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|ETOI~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[106][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[106][2]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[106][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N30
cycloneive_lcell_comb \CPU0|iMEM|Decoder0~1 (
// Equation(s):
// \CPU0|iMEM|Decoder0~1_combout  = (!\CPU0|cpu01_inst|Selector13~combout  & (\CPU0|cpu01_inst|Selector12~combout  & (\CPU0|cpu01_inst|Selector14~combout  & !\CPU0|cpu01_inst|Selector15~12_combout )))

	.dataa(\CPU0|cpu01_inst|Selector13~combout ),
	.datab(\CPU0|cpu01_inst|Selector12~combout ),
	.datac(\CPU0|cpu01_inst|Selector14~combout ),
	.datad(\CPU0|cpu01_inst|Selector15~12_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Decoder0~1 .lut_mask = 16'h0040;
defparam \CPU0|iMEM|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N28
cycloneive_lcell_comb \CPU0|iMEM|REGS[106][5]~24 (
// Equation(s):
// \CPU0|iMEM|REGS[106][5]~24_combout  = (\reset~q ) # ((\CPU0|iMEM|REGS[86][5]~1_combout  & (\CPU0|iMEM|REGS[102][4]~18_combout  & \CPU0|iMEM|Decoder0~1_combout )))

	.dataa(\reset~q ),
	.datab(\CPU0|iMEM|REGS[86][5]~1_combout ),
	.datac(\CPU0|iMEM|REGS[102][4]~18_combout ),
	.datad(\CPU0|iMEM|Decoder0~1_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[106][5]~24_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[106][5]~24 .lut_mask = 16'hEAAA;
defparam \CPU0|iMEM|REGS[106][5]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y7_N25
dffeas \CPU0|iMEM|REGS[106][2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[106][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[106][5]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[106][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[106][2] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[106][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y7_N10
cycloneive_lcell_comb \CPU0|iMEM|Mux5~12 (
// Equation(s):
// \CPU0|iMEM|Mux5~12_combout  = (\CPU0|cpu01_inst|Selector15~12_combout  & (\CPU0|cpu01_inst|Selector14~combout )) # (!\CPU0|cpu01_inst|Selector15~12_combout  & ((\CPU0|cpu01_inst|Selector14~combout  & ((\CPU0|iMEM|REGS[106][2]~q ))) # 
// (!\CPU0|cpu01_inst|Selector14~combout  & (\CPU0|iMEM|REGS[104][2]~q ))))

	.dataa(\CPU0|cpu01_inst|Selector15~12_combout ),
	.datab(\CPU0|cpu01_inst|Selector14~combout ),
	.datac(\CPU0|iMEM|REGS[104][2]~q ),
	.datad(\CPU0|iMEM|REGS[106][2]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux5~12_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux5~12 .lut_mask = 16'hDC98;
defparam \CPU0|iMEM|Mux5~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N18
cycloneive_lcell_comb \CPU0|iMEM|Mux5~13 (
// Equation(s):
// \CPU0|iMEM|Mux5~13_combout  = (\CPU0|cpu01_inst|Selector15~12_combout  & ((\CPU0|iMEM|Mux5~12_combout  & ((\CPU0|iMEM|REGS[107][2]~q ))) # (!\CPU0|iMEM|Mux5~12_combout  & (\CPU0|iMEM|REGS[105][2]~q )))) # (!\CPU0|cpu01_inst|Selector15~12_combout  & 
// (((\CPU0|iMEM|Mux5~12_combout ))))

	.dataa(\CPU0|cpu01_inst|Selector15~12_combout ),
	.datab(\CPU0|iMEM|REGS[105][2]~q ),
	.datac(\CPU0|iMEM|REGS[107][2]~q ),
	.datad(\CPU0|iMEM|Mux5~12_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux5~13_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux5~13 .lut_mask = 16'hF588;
defparam \CPU0|iMEM|Mux5~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y13_N0
cycloneive_lcell_comb \CPU0|iMEM|Decoder0~10 (
// Equation(s):
// \CPU0|iMEM|Decoder0~10_combout  = (!\CPU0|cpu01_inst|Selector13~combout  & (!\CPU0|cpu01_inst|Selector15~12_combout  & (!\CPU0|cpu01_inst|Selector14~combout  & !\CPU0|cpu01_inst|Selector12~combout )))

	.dataa(\CPU0|cpu01_inst|Selector13~combout ),
	.datab(\CPU0|cpu01_inst|Selector15~12_combout ),
	.datac(\CPU0|cpu01_inst|Selector14~combout ),
	.datad(\CPU0|cpu01_inst|Selector12~combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Decoder0~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Decoder0~10 .lut_mask = 16'h0001;
defparam \CPU0|iMEM|Decoder0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N18
cycloneive_lcell_comb \CPU0|iMEM|REGS[96][3]~29 (
// Equation(s):
// \CPU0|iMEM|REGS[96][3]~29_combout  = (\reset~q ) # ((\CPU0|iMEM|REGS[102][4]~18_combout  & (\CPU0|iMEM|REGS[86][5]~1_combout  & \CPU0|iMEM|Decoder0~10_combout )))

	.dataa(\CPU0|iMEM|REGS[102][4]~18_combout ),
	.datab(\CPU0|iMEM|REGS[86][5]~1_combout ),
	.datac(\reset~q ),
	.datad(\CPU0|iMEM|Decoder0~10_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[96][3]~29_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[96][3]~29 .lut_mask = 16'hF8F0;
defparam \CPU0|iMEM|REGS[96][3]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y8_N19
dffeas \CPU0|iMEM|REGS[96][2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|ETOI~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[96][3]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[96][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[96][2] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[96][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N0
cycloneive_lcell_comb \CPU0|iMEM|REGS[98][2]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[98][2]~feeder_combout  = \CPU0|ETOI~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|ETOI~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[98][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[98][2]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[98][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y13_N24
cycloneive_lcell_comb \CPU0|iMEM|Decoder0~2 (
// Equation(s):
// \CPU0|iMEM|Decoder0~2_combout  = (!\CPU0|cpu01_inst|Selector13~combout  & (!\CPU0|cpu01_inst|Selector15~12_combout  & (\CPU0|cpu01_inst|Selector14~combout  & !\CPU0|cpu01_inst|Selector12~combout )))

	.dataa(\CPU0|cpu01_inst|Selector13~combout ),
	.datab(\CPU0|cpu01_inst|Selector15~12_combout ),
	.datac(\CPU0|cpu01_inst|Selector14~combout ),
	.datad(\CPU0|cpu01_inst|Selector12~combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Decoder0~2 .lut_mask = 16'h0010;
defparam \CPU0|iMEM|Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N30
cycloneive_lcell_comb \CPU0|iMEM|REGS[98][7]~28 (
// Equation(s):
// \CPU0|iMEM|REGS[98][7]~28_combout  = (\reset~q ) # ((\CPU0|iMEM|REGS[86][5]~1_combout  & (\CPU0|iMEM|REGS[102][4]~18_combout  & \CPU0|iMEM|Decoder0~2_combout )))

	.dataa(\CPU0|iMEM|REGS[86][5]~1_combout ),
	.datab(\reset~q ),
	.datac(\CPU0|iMEM|REGS[102][4]~18_combout ),
	.datad(\CPU0|iMEM|Decoder0~2_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[98][7]~28_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[98][7]~28 .lut_mask = 16'hECCC;
defparam \CPU0|iMEM|REGS[98][7]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y8_N1
dffeas \CPU0|iMEM|REGS[98][2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[98][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[98][7]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[98][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[98][2] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[98][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N18
cycloneive_lcell_comb \CPU0|iMEM|Mux5~14 (
// Equation(s):
// \CPU0|iMEM|Mux5~14_combout  = (\CPU0|cpu01_inst|Selector15~12_combout  & (\CPU0|cpu01_inst|Selector14~combout )) # (!\CPU0|cpu01_inst|Selector15~12_combout  & ((\CPU0|cpu01_inst|Selector14~combout  & ((\CPU0|iMEM|REGS[98][2]~q ))) # 
// (!\CPU0|cpu01_inst|Selector14~combout  & (\CPU0|iMEM|REGS[96][2]~q ))))

	.dataa(\CPU0|cpu01_inst|Selector15~12_combout ),
	.datab(\CPU0|cpu01_inst|Selector14~combout ),
	.datac(\CPU0|iMEM|REGS[96][2]~q ),
	.datad(\CPU0|iMEM|REGS[98][2]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux5~14_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux5~14 .lut_mask = 16'hDC98;
defparam \CPU0|iMEM|Mux5~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N12
cycloneive_lcell_comb \CPU0|iMEM|REGS[99][1]~30 (
// Equation(s):
// \CPU0|iMEM|REGS[99][1]~30_combout  = (\reset~q ) # ((\CPU0|iMEM|REGS[102][4]~18_combout  & (\CPU0|iMEM|REGS[86][5]~1_combout  & \CPU0|iMEM|Decoder0~14_combout )))

	.dataa(\CPU0|iMEM|REGS[102][4]~18_combout ),
	.datab(\CPU0|iMEM|REGS[86][5]~1_combout ),
	.datac(\CPU0|iMEM|Decoder0~14_combout ),
	.datad(\reset~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[99][1]~30_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[99][1]~30 .lut_mask = 16'hFF80;
defparam \CPU0|iMEM|REGS[99][1]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y8_N27
dffeas \CPU0|iMEM|REGS[99][2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|ETOI~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[99][1]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[99][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[99][2] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[99][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N0
cycloneive_lcell_comb \CPU0|iMEM|REGS[97][2]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[97][2]~feeder_combout  = \CPU0|ETOI~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|ETOI~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[97][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[97][2]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[97][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N24
cycloneive_lcell_comb \CPU0|iMEM|REGS[97][0]~27 (
// Equation(s):
// \CPU0|iMEM|REGS[97][0]~27_combout  = (\reset~q ) # ((\CPU0|iMEM|REGS[102][4]~18_combout  & (\CPU0|iMEM|Decoder0~6_combout  & \CPU0|iMEM|REGS[86][5]~1_combout )))

	.dataa(\CPU0|iMEM|REGS[102][4]~18_combout ),
	.datab(\CPU0|iMEM|Decoder0~6_combout ),
	.datac(\reset~q ),
	.datad(\CPU0|iMEM|REGS[86][5]~1_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[97][0]~27_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[97][0]~27 .lut_mask = 16'hF8F0;
defparam \CPU0|iMEM|REGS[97][0]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y8_N1
dffeas \CPU0|iMEM|REGS[97][2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[97][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[97][0]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[97][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[97][2] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[97][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N26
cycloneive_lcell_comb \CPU0|iMEM|Mux5~15 (
// Equation(s):
// \CPU0|iMEM|Mux5~15_combout  = (\CPU0|cpu01_inst|Selector15~12_combout  & ((\CPU0|iMEM|Mux5~14_combout  & (\CPU0|iMEM|REGS[99][2]~q )) # (!\CPU0|iMEM|Mux5~14_combout  & ((\CPU0|iMEM|REGS[97][2]~q ))))) # (!\CPU0|cpu01_inst|Selector15~12_combout  & 
// (\CPU0|iMEM|Mux5~14_combout ))

	.dataa(\CPU0|cpu01_inst|Selector15~12_combout ),
	.datab(\CPU0|iMEM|Mux5~14_combout ),
	.datac(\CPU0|iMEM|REGS[99][2]~q ),
	.datad(\CPU0|iMEM|REGS[97][2]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux5~15_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux5~15 .lut_mask = 16'hE6C4;
defparam \CPU0|iMEM|Mux5~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N14
cycloneive_lcell_comb \CPU0|iMEM|Mux5~16 (
// Equation(s):
// \CPU0|iMEM|Mux5~16_combout  = (\CPU0|cpu01_inst|Selector13~combout  & (\CPU0|cpu01_inst|Selector12~combout )) # (!\CPU0|cpu01_inst|Selector13~combout  & ((\CPU0|cpu01_inst|Selector12~combout  & (\CPU0|iMEM|Mux5~13_combout )) # 
// (!\CPU0|cpu01_inst|Selector12~combout  & ((\CPU0|iMEM|Mux5~15_combout )))))

	.dataa(\CPU0|cpu01_inst|Selector13~combout ),
	.datab(\CPU0|cpu01_inst|Selector12~combout ),
	.datac(\CPU0|iMEM|Mux5~13_combout ),
	.datad(\CPU0|iMEM|Mux5~15_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux5~16_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux5~16 .lut_mask = 16'hD9C8;
defparam \CPU0|iMEM|Mux5~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y13_N26
cycloneive_lcell_comb \CPU0|iMEM|Decoder0~11 (
// Equation(s):
// \CPU0|iMEM|Decoder0~11_combout  = (\CPU0|cpu01_inst|Selector13~combout  & (!\CPU0|cpu01_inst|Selector15~12_combout  & (!\CPU0|cpu01_inst|Selector14~combout  & \CPU0|cpu01_inst|Selector12~combout )))

	.dataa(\CPU0|cpu01_inst|Selector13~combout ),
	.datab(\CPU0|cpu01_inst|Selector15~12_combout ),
	.datac(\CPU0|cpu01_inst|Selector14~combout ),
	.datad(\CPU0|cpu01_inst|Selector12~combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Decoder0~11_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Decoder0~11 .lut_mask = 16'h0200;
defparam \CPU0|iMEM|Decoder0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N12
cycloneive_lcell_comb \CPU0|iMEM|REGS[108][6]~33 (
// Equation(s):
// \CPU0|iMEM|REGS[108][6]~33_combout  = (\reset~q ) # ((\CPU0|iMEM|REGS[86][5]~1_combout  & (\CPU0|iMEM|REGS[102][4]~18_combout  & \CPU0|iMEM|Decoder0~11_combout )))

	.dataa(\reset~q ),
	.datab(\CPU0|iMEM|REGS[86][5]~1_combout ),
	.datac(\CPU0|iMEM|REGS[102][4]~18_combout ),
	.datad(\CPU0|iMEM|Decoder0~11_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[108][6]~33_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[108][6]~33 .lut_mask = 16'hEAAA;
defparam \CPU0|iMEM|REGS[108][6]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y9_N27
dffeas \CPU0|iMEM|REGS[108][2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|ETOI~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[108][6]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[108][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[108][2] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[108][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N26
cycloneive_lcell_comb \CPU0|iMEM|Mux5~17 (
// Equation(s):
// \CPU0|iMEM|Mux5~17_combout  = (\CPU0|cpu01_inst|Selector15~12_combout  & ((\CPU0|iMEM|REGS[109][2]~q ) # ((\CPU0|cpu01_inst|Selector14~combout )))) # (!\CPU0|cpu01_inst|Selector15~12_combout  & (((\CPU0|iMEM|REGS[108][2]~q  & 
// !\CPU0|cpu01_inst|Selector14~combout ))))

	.dataa(\CPU0|iMEM|REGS[109][2]~q ),
	.datab(\CPU0|cpu01_inst|Selector15~12_combout ),
	.datac(\CPU0|iMEM|REGS[108][2]~q ),
	.datad(\CPU0|cpu01_inst|Selector14~combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux5~17_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux5~17 .lut_mask = 16'hCCB8;
defparam \CPU0|iMEM|Mux5~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N2
cycloneive_lcell_comb \CPU0|iMEM|REGS[111][4]~34 (
// Equation(s):
// \CPU0|iMEM|REGS[111][4]~34_combout  = (\reset~q ) # ((\CPU0|iMEM|REGS[86][5]~1_combout  & (\CPU0|iMEM|REGS[102][4]~18_combout  & \CPU0|iMEM|Decoder0~15_combout )))

	.dataa(\reset~q ),
	.datab(\CPU0|iMEM|REGS[86][5]~1_combout ),
	.datac(\CPU0|iMEM|REGS[102][4]~18_combout ),
	.datad(\CPU0|iMEM|Decoder0~15_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[111][4]~34_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[111][4]~34 .lut_mask = 16'hEAAA;
defparam \CPU0|iMEM|REGS[111][4]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y9_N11
dffeas \CPU0|iMEM|REGS[111][2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|ETOI~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[111][4]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[111][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[111][2] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[111][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N0
cycloneive_lcell_comb \CPU0|iMEM|REGS[110][2]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[110][2]~feeder_combout  = \CPU0|ETOI~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|ETOI~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[110][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[110][2]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[110][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y13_N2
cycloneive_lcell_comb \CPU0|iMEM|Decoder0~3 (
// Equation(s):
// \CPU0|iMEM|Decoder0~3_combout  = (\CPU0|cpu01_inst|Selector13~combout  & (!\CPU0|cpu01_inst|Selector15~12_combout  & (\CPU0|cpu01_inst|Selector14~combout  & \CPU0|cpu01_inst|Selector12~combout )))

	.dataa(\CPU0|cpu01_inst|Selector13~combout ),
	.datab(\CPU0|cpu01_inst|Selector15~12_combout ),
	.datac(\CPU0|cpu01_inst|Selector14~combout ),
	.datad(\CPU0|cpu01_inst|Selector12~combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Decoder0~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Decoder0~3 .lut_mask = 16'h2000;
defparam \CPU0|iMEM|Decoder0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N14
cycloneive_lcell_comb \CPU0|iMEM|REGS[110][7]~31 (
// Equation(s):
// \CPU0|iMEM|REGS[110][7]~31_combout  = (\reset~q ) # ((\CPU0|iMEM|REGS[102][4]~18_combout  & (\CPU0|iMEM|REGS[86][5]~1_combout  & \CPU0|iMEM|Decoder0~3_combout )))

	.dataa(\CPU0|iMEM|REGS[102][4]~18_combout ),
	.datab(\CPU0|iMEM|REGS[86][5]~1_combout ),
	.datac(\CPU0|iMEM|Decoder0~3_combout ),
	.datad(\reset~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[110][7]~31_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[110][7]~31 .lut_mask = 16'hFF80;
defparam \CPU0|iMEM|REGS[110][7]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y9_N1
dffeas \CPU0|iMEM|REGS[110][2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[110][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[110][7]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[110][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[110][2] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[110][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N10
cycloneive_lcell_comb \CPU0|iMEM|Mux5~18 (
// Equation(s):
// \CPU0|iMEM|Mux5~18_combout  = (\CPU0|cpu01_inst|Selector14~combout  & ((\CPU0|iMEM|Mux5~17_combout  & (\CPU0|iMEM|REGS[111][2]~q )) # (!\CPU0|iMEM|Mux5~17_combout  & ((\CPU0|iMEM|REGS[110][2]~q ))))) # (!\CPU0|cpu01_inst|Selector14~combout  & 
// (\CPU0|iMEM|Mux5~17_combout ))

	.dataa(\CPU0|cpu01_inst|Selector14~combout ),
	.datab(\CPU0|iMEM|Mux5~17_combout ),
	.datac(\CPU0|iMEM|REGS[111][2]~q ),
	.datad(\CPU0|iMEM|REGS[110][2]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux5~18_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux5~18 .lut_mask = 16'hE6C4;
defparam \CPU0|iMEM|Mux5~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y13_N28
cycloneive_lcell_comb \CPU0|iMEM|Decoder0~8 (
// Equation(s):
// \CPU0|iMEM|Decoder0~8_combout  = (\CPU0|cpu01_inst|Selector13~combout  & (!\CPU0|cpu01_inst|Selector15~12_combout  & (!\CPU0|cpu01_inst|Selector14~combout  & !\CPU0|cpu01_inst|Selector12~combout )))

	.dataa(\CPU0|cpu01_inst|Selector13~combout ),
	.datab(\CPU0|cpu01_inst|Selector15~12_combout ),
	.datac(\CPU0|cpu01_inst|Selector14~combout ),
	.datad(\CPU0|cpu01_inst|Selector12~combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Decoder0~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Decoder0~8 .lut_mask = 16'h0002;
defparam \CPU0|iMEM|Decoder0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N8
cycloneive_lcell_comb \CPU0|iMEM|REGS[100][7]~21 (
// Equation(s):
// \CPU0|iMEM|REGS[100][7]~21_combout  = (\reset~q ) # ((\CPU0|iMEM|REGS[86][5]~1_combout  & (\CPU0|iMEM|REGS[102][4]~18_combout  & \CPU0|iMEM|Decoder0~8_combout )))

	.dataa(\reset~q ),
	.datab(\CPU0|iMEM|REGS[86][5]~1_combout ),
	.datac(\CPU0|iMEM|REGS[102][4]~18_combout ),
	.datad(\CPU0|iMEM|Decoder0~8_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[100][7]~21_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[100][7]~21 .lut_mask = 16'hEAAA;
defparam \CPU0|iMEM|REGS[100][7]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y10_N11
dffeas \CPU0|iMEM|REGS[100][2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|ETOI~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[100][7]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[100][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[100][2] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[100][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N0
cycloneive_lcell_comb \CPU0|iMEM|REGS[101][2]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[101][2]~feeder_combout  = \CPU0|ETOI~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|ETOI~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[101][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[101][2]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[101][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N4
cycloneive_lcell_comb \CPU0|iMEM|REGS[101][7]~20 (
// Equation(s):
// \CPU0|iMEM|REGS[101][7]~20_combout  = (\reset~q ) # ((\CPU0|iMEM|REGS[86][5]~1_combout  & (\CPU0|iMEM|Decoder0~5_combout  & \CPU0|iMEM|REGS[102][4]~18_combout )))

	.dataa(\reset~q ),
	.datab(\CPU0|iMEM|REGS[86][5]~1_combout ),
	.datac(\CPU0|iMEM|Decoder0~5_combout ),
	.datad(\CPU0|iMEM|REGS[102][4]~18_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[101][7]~20_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[101][7]~20 .lut_mask = 16'hEAAA;
defparam \CPU0|iMEM|REGS[101][7]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y10_N1
dffeas \CPU0|iMEM|REGS[101][2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[101][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[101][7]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[101][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[101][2] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[101][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N10
cycloneive_lcell_comb \CPU0|iMEM|Mux5~10 (
// Equation(s):
// \CPU0|iMEM|Mux5~10_combout  = (\CPU0|cpu01_inst|Selector15~12_combout  & ((\CPU0|cpu01_inst|Selector14~combout ) # ((\CPU0|iMEM|REGS[101][2]~q )))) # (!\CPU0|cpu01_inst|Selector15~12_combout  & (!\CPU0|cpu01_inst|Selector14~combout  & 
// (\CPU0|iMEM|REGS[100][2]~q )))

	.dataa(\CPU0|cpu01_inst|Selector15~12_combout ),
	.datab(\CPU0|cpu01_inst|Selector14~combout ),
	.datac(\CPU0|iMEM|REGS[100][2]~q ),
	.datad(\CPU0|iMEM|REGS[101][2]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux5~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux5~10 .lut_mask = 16'hBA98;
defparam \CPU0|iMEM|Mux5~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N6
cycloneive_lcell_comb \CPU0|iMEM|REGS[103][1]~22 (
// Equation(s):
// \CPU0|iMEM|REGS[103][1]~22_combout  = (\reset~q ) # ((\CPU0|iMEM|REGS[102][4]~18_combout  & (\CPU0|iMEM|REGS[86][5]~1_combout  & \CPU0|iMEM|Decoder0~13_combout )))

	.dataa(\CPU0|iMEM|REGS[102][4]~18_combout ),
	.datab(\reset~q ),
	.datac(\CPU0|iMEM|REGS[86][5]~1_combout ),
	.datad(\CPU0|iMEM|Decoder0~13_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[103][1]~22_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[103][1]~22 .lut_mask = 16'hECCC;
defparam \CPU0|iMEM|REGS[103][1]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y16_N19
dffeas \CPU0|iMEM|REGS[103][2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|ETOI~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[103][1]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[103][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[103][2] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[103][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N0
cycloneive_lcell_comb \CPU0|iMEM|REGS[102][2]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[102][2]~feeder_combout  = \CPU0|ETOI~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|ETOI~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[102][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[102][2]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[102][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N20
cycloneive_lcell_comb \CPU0|iMEM|Decoder0~0 (
// Equation(s):
// \CPU0|iMEM|Decoder0~0_combout  = (\CPU0|cpu01_inst|Selector13~combout  & (!\CPU0|cpu01_inst|Selector12~combout  & (\CPU0|cpu01_inst|Selector14~combout  & !\CPU0|cpu01_inst|Selector15~12_combout )))

	.dataa(\CPU0|cpu01_inst|Selector13~combout ),
	.datab(\CPU0|cpu01_inst|Selector12~combout ),
	.datac(\CPU0|cpu01_inst|Selector14~combout ),
	.datad(\CPU0|cpu01_inst|Selector15~12_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Decoder0~0 .lut_mask = 16'h0020;
defparam \CPU0|iMEM|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N30
cycloneive_lcell_comb \CPU0|iMEM|REGS[102][4]~19 (
// Equation(s):
// \CPU0|iMEM|REGS[102][4]~19_combout  = (\reset~q ) # ((\CPU0|iMEM|REGS[86][5]~1_combout  & (\CPU0|iMEM|REGS[102][4]~18_combout  & \CPU0|iMEM|Decoder0~0_combout )))

	.dataa(\reset~q ),
	.datab(\CPU0|iMEM|REGS[86][5]~1_combout ),
	.datac(\CPU0|iMEM|REGS[102][4]~18_combout ),
	.datad(\CPU0|iMEM|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[102][4]~19_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[102][4]~19 .lut_mask = 16'hEAAA;
defparam \CPU0|iMEM|REGS[102][4]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y16_N1
dffeas \CPU0|iMEM|REGS[102][2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[102][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[102][4]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[102][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[102][2] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[102][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N18
cycloneive_lcell_comb \CPU0|iMEM|Mux5~11 (
// Equation(s):
// \CPU0|iMEM|Mux5~11_combout  = (\CPU0|cpu01_inst|Selector14~combout  & ((\CPU0|iMEM|Mux5~10_combout  & (\CPU0|iMEM|REGS[103][2]~q )) # (!\CPU0|iMEM|Mux5~10_combout  & ((\CPU0|iMEM|REGS[102][2]~q ))))) # (!\CPU0|cpu01_inst|Selector14~combout  & 
// (\CPU0|iMEM|Mux5~10_combout ))

	.dataa(\CPU0|cpu01_inst|Selector14~combout ),
	.datab(\CPU0|iMEM|Mux5~10_combout ),
	.datac(\CPU0|iMEM|REGS[103][2]~q ),
	.datad(\CPU0|iMEM|REGS[102][2]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux5~11_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux5~11 .lut_mask = 16'hE6C4;
defparam \CPU0|iMEM|Mux5~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N8
cycloneive_lcell_comb \CPU0|iMEM|Mux5~19 (
// Equation(s):
// \CPU0|iMEM|Mux5~19_combout  = (\CPU0|cpu01_inst|Selector13~combout  & ((\CPU0|iMEM|Mux5~16_combout  & (\CPU0|iMEM|Mux5~18_combout )) # (!\CPU0|iMEM|Mux5~16_combout  & ((\CPU0|iMEM|Mux5~11_combout ))))) # (!\CPU0|cpu01_inst|Selector13~combout  & 
// (\CPU0|iMEM|Mux5~16_combout ))

	.dataa(\CPU0|cpu01_inst|Selector13~combout ),
	.datab(\CPU0|iMEM|Mux5~16_combout ),
	.datac(\CPU0|iMEM|Mux5~18_combout ),
	.datad(\CPU0|iMEM|Mux5~11_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux5~19_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux5~19 .lut_mask = 16'hE6C4;
defparam \CPU0|iMEM|Mux5~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N2
cycloneive_lcell_comb \CPU0|iMEM|Mux5~30 (
// Equation(s):
// \CPU0|iMEM|Mux5~30_combout  = (\arbiter_inst|system_address[4]~3_combout  & (((\arbiter_inst|system_address[5]~2_combout )))) # (!\arbiter_inst|system_address[4]~3_combout  & ((\arbiter_inst|system_address[5]~2_combout  & ((\CPU0|iMEM|Mux5~19_combout ))) 
// # (!\arbiter_inst|system_address[5]~2_combout  & (\CPU0|iMEM|Mux5~29_combout ))))

	.dataa(\CPU0|iMEM|Mux5~29_combout ),
	.datab(\arbiter_inst|system_address[4]~3_combout ),
	.datac(\arbiter_inst|system_address[5]~2_combout ),
	.datad(\CPU0|iMEM|Mux5~19_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux5~30_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux5~30 .lut_mask = 16'hF2C2;
defparam \CPU0|iMEM|Mux5~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N30
cycloneive_lcell_comb \CPU0|iMEM|Mux5~41 (
// Equation(s):
// \CPU0|iMEM|Mux5~41_combout  = (\arbiter_inst|system_address[4]~3_combout  & ((\CPU0|iMEM|Mux5~30_combout  & (\CPU0|iMEM|Mux5~40_combout )) # (!\CPU0|iMEM|Mux5~30_combout  & ((\CPU0|iMEM|Mux5~9_combout ))))) # (!\arbiter_inst|system_address[4]~3_combout  & 
// (((\CPU0|iMEM|Mux5~30_combout ))))

	.dataa(\CPU0|iMEM|Mux5~40_combout ),
	.datab(\CPU0|iMEM|Mux5~9_combout ),
	.datac(\arbiter_inst|system_address[4]~3_combout ),
	.datad(\CPU0|iMEM|Mux5~30_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux5~41_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux5~41 .lut_mask = 16'hAFC0;
defparam \CPU0|iMEM|Mux5~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N4
cycloneive_lcell_comb \CPU0|REG_RW~0 (
// Equation(s):
// \CPU0|REG_RW~0_combout  = (((\CPU0|cpu01_inst|rw~0_combout ) # (!\CPU0|cpu01_inst|WideOr172~combout )) # (!\arbiter_inst|system_address[7]~1_combout )) # (!\CPU0|always1~2_combout )

	.dataa(\CPU0|always1~2_combout ),
	.datab(\arbiter_inst|system_address[7]~1_combout ),
	.datac(\CPU0|cpu01_inst|WideOr172~combout ),
	.datad(\CPU0|cpu01_inst|rw~0_combout ),
	.cin(gnd),
	.combout(\CPU0|REG_RW~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|REG_RW~0 .lut_mask = 16'hFF7F;
defparam \CPU0|REG_RW~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N20
cycloneive_lcell_comb \CPU0|iMEM|REGS[38][6]~69 (
// Equation(s):
// \CPU0|iMEM|REGS[38][6]~69_combout  = (!\arbiter_inst|system_address[6]~0_combout  & (\arbiter_inst|system_address[5]~2_combout  & (!\arbiter_inst|system_address[4]~3_combout  & !\CPU0|REG_RW~0_combout )))

	.dataa(\arbiter_inst|system_address[6]~0_combout ),
	.datab(\arbiter_inst|system_address[5]~2_combout ),
	.datac(\arbiter_inst|system_address[4]~3_combout ),
	.datad(\CPU0|REG_RW~0_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[38][6]~69_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[38][6]~69 .lut_mask = 16'h0004;
defparam \CPU0|iMEM|REGS[38][6]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N22
cycloneive_lcell_comb \CPU0|iMEM|REGS[47][0]~85 (
// Equation(s):
// \CPU0|iMEM|REGS[47][0]~85_combout  = (\reset~q ) # ((\CPU0|iMEM|REGS[38][6]~69_combout  & \CPU0|iMEM|Decoder0~15_combout ))

	.dataa(\reset~q ),
	.datab(gnd),
	.datac(\CPU0|iMEM|REGS[38][6]~69_combout ),
	.datad(\CPU0|iMEM|Decoder0~15_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[47][0]~85_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[47][0]~85 .lut_mask = 16'hFAAA;
defparam \CPU0|iMEM|REGS[47][0]~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y11_N19
dffeas \CPU0|iMEM|REGS[47][2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|ETOI~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[47][0]~85_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[47][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[47][2] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[47][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N24
cycloneive_lcell_comb \CPU0|iMEM|REGS[46][2]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[46][2]~feeder_combout  = \CPU0|ETOI~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|ETOI~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[46][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[46][2]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[46][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N26
cycloneive_lcell_comb \CPU0|iMEM|REGS[46][4]~82 (
// Equation(s):
// \CPU0|iMEM|REGS[46][4]~82_combout  = (\reset~q ) # ((\CPU0|iMEM|Decoder0~3_combout  & \CPU0|iMEM|REGS[38][6]~69_combout ))

	.dataa(\CPU0|iMEM|Decoder0~3_combout ),
	.datab(gnd),
	.datac(\reset~q ),
	.datad(\CPU0|iMEM|REGS[38][6]~69_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[46][4]~82_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[46][4]~82 .lut_mask = 16'hFAF0;
defparam \CPU0|iMEM|REGS[46][4]~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y11_N25
dffeas \CPU0|iMEM|REGS[46][2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[46][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[46][4]~82_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[46][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[46][2] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[46][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N18
cycloneive_lcell_comb \CPU0|iMEM|Mux5~50 (
// Equation(s):
// \CPU0|iMEM|Mux5~50_combout  = (\CPU0|iMEM|Mux5~49_combout  & (((\CPU0|iMEM|REGS[47][2]~q )) # (!\CPU0|cpu01_inst|Selector14~combout ))) # (!\CPU0|iMEM|Mux5~49_combout  & (\CPU0|cpu01_inst|Selector14~combout  & ((\CPU0|iMEM|REGS[46][2]~q ))))

	.dataa(\CPU0|iMEM|Mux5~49_combout ),
	.datab(\CPU0|cpu01_inst|Selector14~combout ),
	.datac(\CPU0|iMEM|REGS[47][2]~q ),
	.datad(\CPU0|iMEM|REGS[46][2]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux5~50_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux5~50 .lut_mask = 16'hE6A2;
defparam \CPU0|iMEM|Mux5~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N20
cycloneive_lcell_comb \CPU0|iMEM|REGS[39][6]~73 (
// Equation(s):
// \CPU0|iMEM|REGS[39][6]~73_combout  = (\reset~q ) # ((\CPU0|iMEM|REGS[38][6]~69_combout  & \CPU0|iMEM|Decoder0~13_combout ))

	.dataa(\CPU0|iMEM|REGS[38][6]~69_combout ),
	.datab(\reset~q ),
	.datac(gnd),
	.datad(\CPU0|iMEM|Decoder0~13_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[39][6]~73_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[39][6]~73 .lut_mask = 16'hEECC;
defparam \CPU0|iMEM|REGS[39][6]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y13_N5
dffeas \CPU0|iMEM|REGS[39][2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|ETOI~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[39][6]~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[39][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[39][2] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[39][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N18
cycloneive_lcell_comb \CPU0|iMEM|REGS[36][3]~72 (
// Equation(s):
// \CPU0|iMEM|REGS[36][3]~72_combout  = (\reset~q ) # ((\CPU0|iMEM|Decoder0~8_combout  & \CPU0|iMEM|REGS[38][6]~69_combout ))

	.dataa(gnd),
	.datab(\CPU0|iMEM|Decoder0~8_combout ),
	.datac(\reset~q ),
	.datad(\CPU0|iMEM|REGS[38][6]~69_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[36][3]~72_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[36][3]~72 .lut_mask = 16'hFCF0;
defparam \CPU0|iMEM|REGS[36][3]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y9_N27
dffeas \CPU0|iMEM|REGS[36][2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|ETOI~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[36][3]~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[36][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[36][2] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[36][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y9_N0
cycloneive_lcell_comb \CPU0|iMEM|REGS[37][2]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[37][2]~feeder_combout  = \CPU0|ETOI~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|ETOI~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[37][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[37][2]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[37][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N16
cycloneive_lcell_comb \CPU0|iMEM|REGS[37][4]~71 (
// Equation(s):
// \CPU0|iMEM|REGS[37][4]~71_combout  = (\reset~q ) # ((\CPU0|iMEM|Decoder0~5_combout  & \CPU0|iMEM|REGS[38][6]~69_combout ))

	.dataa(gnd),
	.datab(\CPU0|iMEM|Decoder0~5_combout ),
	.datac(\reset~q ),
	.datad(\CPU0|iMEM|REGS[38][6]~69_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[37][4]~71_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[37][4]~71 .lut_mask = 16'hFCF0;
defparam \CPU0|iMEM|REGS[37][4]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y9_N1
dffeas \CPU0|iMEM|REGS[37][2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[37][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[37][4]~71_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[37][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[37][2] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[37][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y9_N26
cycloneive_lcell_comb \CPU0|iMEM|Mux5~42 (
// Equation(s):
// \CPU0|iMEM|Mux5~42_combout  = (\CPU0|cpu01_inst|Selector15~12_combout  & ((\CPU0|cpu01_inst|Selector14~combout ) # ((\CPU0|iMEM|REGS[37][2]~q )))) # (!\CPU0|cpu01_inst|Selector15~12_combout  & (!\CPU0|cpu01_inst|Selector14~combout  & 
// (\CPU0|iMEM|REGS[36][2]~q )))

	.dataa(\CPU0|cpu01_inst|Selector15~12_combout ),
	.datab(\CPU0|cpu01_inst|Selector14~combout ),
	.datac(\CPU0|iMEM|REGS[36][2]~q ),
	.datad(\CPU0|iMEM|REGS[37][2]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux5~42_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux5~42 .lut_mask = 16'hBA98;
defparam \CPU0|iMEM|Mux5~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N4
cycloneive_lcell_comb \CPU0|iMEM|Mux5~43 (
// Equation(s):
// \CPU0|iMEM|Mux5~43_combout  = (\CPU0|cpu01_inst|Selector14~combout  & ((\CPU0|iMEM|Mux5~42_combout  & ((\CPU0|iMEM|REGS[39][2]~q ))) # (!\CPU0|iMEM|Mux5~42_combout  & (\CPU0|iMEM|REGS[38][2]~q )))) # (!\CPU0|cpu01_inst|Selector14~combout  & 
// (((\CPU0|iMEM|Mux5~42_combout ))))

	.dataa(\CPU0|iMEM|REGS[38][2]~q ),
	.datab(\CPU0|cpu01_inst|Selector14~combout ),
	.datac(\CPU0|iMEM|REGS[39][2]~q ),
	.datad(\CPU0|iMEM|Mux5~42_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux5~43_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux5~43 .lut_mask = 16'hF388;
defparam \CPU0|iMEM|Mux5~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N8
cycloneive_lcell_comb \CPU0|iMEM|Mux5~51 (
// Equation(s):
// \CPU0|iMEM|Mux5~51_combout  = (\CPU0|iMEM|Mux5~48_combout  & ((\CPU0|iMEM|Mux5~50_combout ) # ((!\CPU0|cpu01_inst|Selector13~combout )))) # (!\CPU0|iMEM|Mux5~48_combout  & (((\CPU0|iMEM|Mux5~43_combout  & \CPU0|cpu01_inst|Selector13~combout ))))

	.dataa(\CPU0|iMEM|Mux5~48_combout ),
	.datab(\CPU0|iMEM|Mux5~50_combout ),
	.datac(\CPU0|iMEM|Mux5~43_combout ),
	.datad(\CPU0|cpu01_inst|Selector13~combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux5~51_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux5~51 .lut_mask = 16'hD8AA;
defparam \CPU0|iMEM|Mux5~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y17_N24
cycloneive_lcell_comb \CPU0|iMEM|REGS[59][2]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[59][2]~feeder_combout  = \CPU0|ETOI~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|ETOI~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[59][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[59][2]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[59][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N24
cycloneive_lcell_comb \CPU0|iMEM|REGS[53][0]~120 (
// Equation(s):
// \CPU0|iMEM|REGS[53][0]~120_combout  = (!\arbiter_inst|system_address[6]~0_combout  & (\arbiter_inst|system_address[5]~2_combout  & (\arbiter_inst|system_address[4]~3_combout  & !\CPU0|REG_RW~0_combout )))

	.dataa(\arbiter_inst|system_address[6]~0_combout ),
	.datab(\arbiter_inst|system_address[5]~2_combout ),
	.datac(\arbiter_inst|system_address[4]~3_combout ),
	.datad(\CPU0|REG_RW~0_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[53][0]~120_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[53][0]~120 .lut_mask = 16'h0040;
defparam \CPU0|iMEM|REGS[53][0]~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N30
cycloneive_lcell_comb \CPU0|iMEM|REGS[59][0]~134 (
// Equation(s):
// \CPU0|iMEM|REGS[59][0]~134_combout  = (\reset~q ) # ((\CPU0|iMEM|Decoder0~12_combout  & \CPU0|iMEM|REGS[53][0]~120_combout ))

	.dataa(\CPU0|iMEM|Decoder0~12_combout ),
	.datab(gnd),
	.datac(\CPU0|iMEM|REGS[53][0]~120_combout ),
	.datad(\reset~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[59][0]~134_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[59][0]~134 .lut_mask = 16'hFFA0;
defparam \CPU0|iMEM|REGS[59][0]~134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y17_N25
dffeas \CPU0|iMEM|REGS[59][2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[59][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[59][0]~134_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[59][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[59][2] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[59][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N30
cycloneive_lcell_comb \CPU0|iMEM|REGS[51][0]~135 (
// Equation(s):
// \CPU0|iMEM|REGS[51][0]~135_combout  = (\reset~q ) # ((\CPU0|iMEM|Decoder0~14_combout  & \CPU0|iMEM|REGS[53][0]~120_combout ))

	.dataa(\CPU0|iMEM|Decoder0~14_combout ),
	.datab(gnd),
	.datac(\reset~q ),
	.datad(\CPU0|iMEM|REGS[53][0]~120_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[51][0]~135_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[51][0]~135 .lut_mask = 16'hFAF0;
defparam \CPU0|iMEM|REGS[51][0]~135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y17_N11
dffeas \CPU0|iMEM|REGS[51][2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|ETOI~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[51][0]~135_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[51][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[51][2] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[51][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y17_N10
cycloneive_lcell_comb \CPU0|iMEM|Mux5~80 (
// Equation(s):
// \CPU0|iMEM|Mux5~80_combout  = (\CPU0|cpu01_inst|Selector12~combout  & ((\CPU0|iMEM|REGS[59][2]~q ) # ((\CPU0|cpu01_inst|Selector13~combout )))) # (!\CPU0|cpu01_inst|Selector12~combout  & (((\CPU0|iMEM|REGS[51][2]~q  & !\CPU0|cpu01_inst|Selector13~combout 
// ))))

	.dataa(\CPU0|cpu01_inst|Selector12~combout ),
	.datab(\CPU0|iMEM|REGS[59][2]~q ),
	.datac(\CPU0|iMEM|REGS[51][2]~q ),
	.datad(\CPU0|cpu01_inst|Selector13~combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux5~80_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux5~80 .lut_mask = 16'hAAD8;
defparam \CPU0|iMEM|Mux5~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N14
cycloneive_lcell_comb \CPU0|iMEM|REGS[63][1]~136 (
// Equation(s):
// \CPU0|iMEM|REGS[63][1]~136_combout  = (\reset~q ) # ((\CPU0|iMEM|REGS[53][0]~120_combout  & \CPU0|iMEM|Decoder0~15_combout ))

	.dataa(\CPU0|iMEM|REGS[53][0]~120_combout ),
	.datab(\reset~q ),
	.datac(gnd),
	.datad(\CPU0|iMEM|Decoder0~15_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[63][1]~136_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[63][1]~136 .lut_mask = 16'hEECC;
defparam \CPU0|iMEM|REGS[63][1]~136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y17_N11
dffeas \CPU0|iMEM|REGS[63][2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|ETOI~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[63][1]~136_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[63][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[63][2] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[63][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y17_N0
cycloneive_lcell_comb \CPU0|iMEM|REGS[55][2]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[55][2]~feeder_combout  = \CPU0|ETOI~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|ETOI~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[55][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[55][2]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[55][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N22
cycloneive_lcell_comb \CPU0|iMEM|REGS[55][5]~133 (
// Equation(s):
// \CPU0|iMEM|REGS[55][5]~133_combout  = (\reset~q ) # ((\CPU0|iMEM|REGS[53][0]~120_combout  & \CPU0|iMEM|Decoder0~13_combout ))

	.dataa(gnd),
	.datab(\CPU0|iMEM|REGS[53][0]~120_combout ),
	.datac(\reset~q ),
	.datad(\CPU0|iMEM|Decoder0~13_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[55][5]~133_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[55][5]~133 .lut_mask = 16'hFCF0;
defparam \CPU0|iMEM|REGS[55][5]~133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y17_N1
dffeas \CPU0|iMEM|REGS[55][2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[55][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[55][5]~133_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[55][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[55][2] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[55][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y17_N10
cycloneive_lcell_comb \CPU0|iMEM|Mux5~81 (
// Equation(s):
// \CPU0|iMEM|Mux5~81_combout  = (\CPU0|cpu01_inst|Selector13~combout  & ((\CPU0|iMEM|Mux5~80_combout  & (\CPU0|iMEM|REGS[63][2]~q )) # (!\CPU0|iMEM|Mux5~80_combout  & ((\CPU0|iMEM|REGS[55][2]~q ))))) # (!\CPU0|cpu01_inst|Selector13~combout  & 
// (\CPU0|iMEM|Mux5~80_combout ))

	.dataa(\CPU0|cpu01_inst|Selector13~combout ),
	.datab(\CPU0|iMEM|Mux5~80_combout ),
	.datac(\CPU0|iMEM|REGS[63][2]~q ),
	.datad(\CPU0|iMEM|REGS[55][2]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux5~81_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux5~81 .lut_mask = 16'hE6C4;
defparam \CPU0|iMEM|Mux5~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y17_N8
cycloneive_lcell_comb \CPU0|iMEM|REGS[58][2]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[58][2]~feeder_combout  = \CPU0|ETOI~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|ETOI~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[58][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[58][2]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[58][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N12
cycloneive_lcell_comb \CPU0|iMEM|REGS[58][0]~125 (
// Equation(s):
// \CPU0|iMEM|REGS[58][0]~125_combout  = (\reset~q ) # ((\CPU0|iMEM|REGS[53][0]~120_combout  & \CPU0|iMEM|Decoder0~1_combout ))

	.dataa(gnd),
	.datab(\CPU0|iMEM|REGS[53][0]~120_combout ),
	.datac(\reset~q ),
	.datad(\CPU0|iMEM|Decoder0~1_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[58][0]~125_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[58][0]~125 .lut_mask = 16'hFCF0;
defparam \CPU0|iMEM|REGS[58][0]~125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y17_N9
dffeas \CPU0|iMEM|REGS[58][2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[58][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[58][0]~125_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[58][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[58][2] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[58][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N6
cycloneive_lcell_comb \CPU0|iMEM|REGS[62][7]~128 (
// Equation(s):
// \CPU0|iMEM|REGS[62][7]~128_combout  = (\reset~q ) # ((\CPU0|iMEM|Decoder0~3_combout  & \CPU0|iMEM|REGS[53][0]~120_combout ))

	.dataa(\CPU0|iMEM|Decoder0~3_combout ),
	.datab(\reset~q ),
	.datac(\CPU0|iMEM|REGS[53][0]~120_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[62][7]~128_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[62][7]~128 .lut_mask = 16'hECEC;
defparam \CPU0|iMEM|REGS[62][7]~128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y17_N27
dffeas \CPU0|iMEM|REGS[62][2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|ETOI~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[62][7]~128_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[62][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[62][2] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[62][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y17_N26
cycloneive_lcell_comb \CPU0|iMEM|Mux5~76 (
// Equation(s):
// \CPU0|iMEM|Mux5~76_combout  = (\CPU0|iMEM|Mux5~75_combout  & (((\CPU0|iMEM|REGS[62][2]~q ) # (!\CPU0|cpu01_inst|Selector12~combout )))) # (!\CPU0|iMEM|Mux5~75_combout  & (\CPU0|iMEM|REGS[58][2]~q  & ((\CPU0|cpu01_inst|Selector12~combout ))))

	.dataa(\CPU0|iMEM|Mux5~75_combout ),
	.datab(\CPU0|iMEM|REGS[58][2]~q ),
	.datac(\CPU0|iMEM|REGS[62][2]~q ),
	.datad(\CPU0|cpu01_inst|Selector12~combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux5~76_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux5~76 .lut_mask = 16'hE4AA;
defparam \CPU0|iMEM|Mux5~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N16
cycloneive_lcell_comb \CPU0|iMEM|REGS[52][2]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[52][2]~feeder_combout  = \CPU0|ETOI~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|ETOI~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[52][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[52][2]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[52][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N26
cycloneive_lcell_comb \CPU0|iMEM|REGS[52][0]~130 (
// Equation(s):
// \CPU0|iMEM|REGS[52][0]~130_combout  = (\reset~q ) # ((\CPU0|iMEM|REGS[53][0]~120_combout  & \CPU0|iMEM|Decoder0~8_combout ))

	.dataa(\CPU0|iMEM|REGS[53][0]~120_combout ),
	.datab(gnd),
	.datac(\reset~q ),
	.datad(\CPU0|iMEM|Decoder0~8_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[52][0]~130_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[52][0]~130 .lut_mask = 16'hFAF0;
defparam \CPU0|iMEM|REGS[52][0]~130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y17_N17
dffeas \CPU0|iMEM|REGS[52][2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[52][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[52][0]~130_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[52][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[52][2] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[52][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N20
cycloneive_lcell_comb \CPU0|iMEM|REGS[48][0]~131 (
// Equation(s):
// \CPU0|iMEM|REGS[48][0]~131_combout  = (\reset~q ) # ((\CPU0|iMEM|Decoder0~10_combout  & \CPU0|iMEM|REGS[53][0]~120_combout ))

	.dataa(\reset~q ),
	.datab(gnd),
	.datac(\CPU0|iMEM|Decoder0~10_combout ),
	.datad(\CPU0|iMEM|REGS[53][0]~120_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[48][0]~131_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[48][0]~131 .lut_mask = 16'hFAAA;
defparam \CPU0|iMEM|REGS[48][0]~131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y17_N19
dffeas \CPU0|iMEM|REGS[48][2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|ETOI~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[48][0]~131_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[48][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[48][2] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[48][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N18
cycloneive_lcell_comb \CPU0|iMEM|Mux5~77 (
// Equation(s):
// \CPU0|iMEM|Mux5~77_combout  = (\CPU0|cpu01_inst|Selector13~combout  & ((\CPU0|iMEM|REGS[52][2]~q ) # ((\CPU0|cpu01_inst|Selector12~combout )))) # (!\CPU0|cpu01_inst|Selector13~combout  & (((\CPU0|iMEM|REGS[48][2]~q  & !\CPU0|cpu01_inst|Selector12~combout 
// ))))

	.dataa(\CPU0|cpu01_inst|Selector13~combout ),
	.datab(\CPU0|iMEM|REGS[52][2]~q ),
	.datac(\CPU0|iMEM|REGS[48][2]~q ),
	.datad(\CPU0|cpu01_inst|Selector12~combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux5~77_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux5~77 .lut_mask = 16'hAAD8;
defparam \CPU0|iMEM|Mux5~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N28
cycloneive_lcell_comb \CPU0|iMEM|REGS[60][7]~132 (
// Equation(s):
// \CPU0|iMEM|REGS[60][7]~132_combout  = (\reset~q ) # ((\CPU0|iMEM|Decoder0~11_combout  & \CPU0|iMEM|REGS[53][0]~120_combout ))

	.dataa(\reset~q ),
	.datab(\CPU0|iMEM|Decoder0~11_combout ),
	.datac(gnd),
	.datad(\CPU0|iMEM|REGS[53][0]~120_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[60][7]~132_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[60][7]~132 .lut_mask = 16'hEEAA;
defparam \CPU0|iMEM|REGS[60][7]~132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y17_N11
dffeas \CPU0|iMEM|REGS[60][2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|ETOI~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[60][7]~132_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[60][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[60][2] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[60][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N24
cycloneive_lcell_comb \CPU0|iMEM|REGS[56][2]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[56][2]~feeder_combout  = \CPU0|ETOI~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|ETOI~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[56][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[56][2]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[56][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y13_N14
cycloneive_lcell_comb \CPU0|iMEM|Decoder0~9 (
// Equation(s):
// \CPU0|iMEM|Decoder0~9_combout  = (!\CPU0|cpu01_inst|Selector13~combout  & (!\CPU0|cpu01_inst|Selector15~12_combout  & (!\CPU0|cpu01_inst|Selector14~combout  & \CPU0|cpu01_inst|Selector12~combout )))

	.dataa(\CPU0|cpu01_inst|Selector13~combout ),
	.datab(\CPU0|cpu01_inst|Selector15~12_combout ),
	.datac(\CPU0|cpu01_inst|Selector14~combout ),
	.datad(\CPU0|cpu01_inst|Selector12~combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Decoder0~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Decoder0~9 .lut_mask = 16'h0100;
defparam \CPU0|iMEM|Decoder0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N22
cycloneive_lcell_comb \CPU0|iMEM|REGS[56][7]~129 (
// Equation(s):
// \CPU0|iMEM|REGS[56][7]~129_combout  = (\reset~q ) # ((\CPU0|iMEM|REGS[53][0]~120_combout  & \CPU0|iMEM|Decoder0~9_combout ))

	.dataa(\CPU0|iMEM|REGS[53][0]~120_combout ),
	.datab(gnd),
	.datac(\reset~q ),
	.datad(\CPU0|iMEM|Decoder0~9_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[56][7]~129_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[56][7]~129 .lut_mask = 16'hFAF0;
defparam \CPU0|iMEM|REGS[56][7]~129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y17_N25
dffeas \CPU0|iMEM|REGS[56][2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[56][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[56][7]~129_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[56][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[56][2] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[56][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N10
cycloneive_lcell_comb \CPU0|iMEM|Mux5~78 (
// Equation(s):
// \CPU0|iMEM|Mux5~78_combout  = (\CPU0|cpu01_inst|Selector12~combout  & ((\CPU0|iMEM|Mux5~77_combout  & (\CPU0|iMEM|REGS[60][2]~q )) # (!\CPU0|iMEM|Mux5~77_combout  & ((\CPU0|iMEM|REGS[56][2]~q ))))) # (!\CPU0|cpu01_inst|Selector12~combout  & 
// (\CPU0|iMEM|Mux5~77_combout ))

	.dataa(\CPU0|cpu01_inst|Selector12~combout ),
	.datab(\CPU0|iMEM|Mux5~77_combout ),
	.datac(\CPU0|iMEM|REGS[60][2]~q ),
	.datad(\CPU0|iMEM|REGS[56][2]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux5~78_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux5~78 .lut_mask = 16'hE6C4;
defparam \CPU0|iMEM|Mux5~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N24
cycloneive_lcell_comb \CPU0|iMEM|Mux5~79 (
// Equation(s):
// \CPU0|iMEM|Mux5~79_combout  = (\CPU0|cpu01_inst|Selector14~combout  & ((\CPU0|cpu01_inst|Selector15~12_combout ) # ((\CPU0|iMEM|Mux5~76_combout )))) # (!\CPU0|cpu01_inst|Selector14~combout  & (!\CPU0|cpu01_inst|Selector15~12_combout  & 
// ((\CPU0|iMEM|Mux5~78_combout ))))

	.dataa(\CPU0|cpu01_inst|Selector14~combout ),
	.datab(\CPU0|cpu01_inst|Selector15~12_combout ),
	.datac(\CPU0|iMEM|Mux5~76_combout ),
	.datad(\CPU0|iMEM|Mux5~78_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux5~79_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux5~79 .lut_mask = 16'hB9A8;
defparam \CPU0|iMEM|Mux5~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N0
cycloneive_lcell_comb \CPU0|iMEM|Mux5~82 (
// Equation(s):
// \CPU0|iMEM|Mux5~82_combout  = (\CPU0|cpu01_inst|Selector15~12_combout  & ((\CPU0|iMEM|Mux5~79_combout  & ((\CPU0|iMEM|Mux5~81_combout ))) # (!\CPU0|iMEM|Mux5~79_combout  & (\CPU0|iMEM|Mux5~74_combout )))) # (!\CPU0|cpu01_inst|Selector15~12_combout  & 
// (((\CPU0|iMEM|Mux5~79_combout ))))

	.dataa(\CPU0|iMEM|Mux5~74_combout ),
	.datab(\CPU0|cpu01_inst|Selector15~12_combout ),
	.datac(\CPU0|iMEM|Mux5~81_combout ),
	.datad(\CPU0|iMEM|Mux5~79_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux5~82_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux5~82 .lut_mask = 16'hF388;
defparam \CPU0|iMEM|Mux5~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N10
cycloneive_lcell_comb \CPU0|iMEM|Mux5~83 (
// Equation(s):
// \CPU0|iMEM|Mux5~83_combout  = (\CPU0|iMEM|Mux5~72_combout  & (((\CPU0|iMEM|Mux5~82_combout ) # (!\arbiter_inst|system_address[5]~2_combout )))) # (!\CPU0|iMEM|Mux5~72_combout  & (\CPU0|iMEM|Mux5~51_combout  & (\arbiter_inst|system_address[5]~2_combout )))

	.dataa(\CPU0|iMEM|Mux5~72_combout ),
	.datab(\CPU0|iMEM|Mux5~51_combout ),
	.datac(\arbiter_inst|system_address[5]~2_combout ),
	.datad(\CPU0|iMEM|Mux5~82_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux5~83_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux5~83 .lut_mask = 16'hEA4A;
defparam \CPU0|iMEM|Mux5~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N20
cycloneive_lcell_comb \CPU0|iMEM|Mux5~84 (
// Equation(s):
// \CPU0|iMEM|Mux5~84_combout  = (\arbiter_inst|system_address[6]~0_combout  & (\CPU0|iMEM|Mux5~41_combout )) # (!\arbiter_inst|system_address[6]~0_combout  & ((\CPU0|iMEM|Mux5~83_combout )))

	.dataa(gnd),
	.datab(\arbiter_inst|system_address[6]~0_combout ),
	.datac(\CPU0|iMEM|Mux5~41_combout ),
	.datad(\CPU0|iMEM|Mux5~83_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux5~84_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux5~84 .lut_mask = 16'hF3C0;
defparam \CPU0|iMEM|Mux5~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N16
cycloneive_lcell_comb \CPU0|cpu01_inst|op_code[2]~1 (
// Equation(s):
// \CPU0|cpu01_inst|op_code[2]~1_combout  = (\CPU0|always1~3_combout  & ((\CPU0|iMEM|Mux5~84_combout ))) # (!\CPU0|always1~3_combout  & (\CPU0|data_in~64_combout ))

	.dataa(\CPU0|always1~3_combout ),
	.datab(\CPU0|data_in~64_combout ),
	.datac(gnd),
	.datad(\CPU0|iMEM|Mux5~84_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|op_code[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|op_code[2]~1 .lut_mask = 16'hEE44;
defparam \CPU0|cpu01_inst|op_code[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N30
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector138~0 (
// Equation(s):
// \CPU0|cpu01_inst|Selector138~0_combout  = (\CPU0|cpu01_inst|op_code [2] & \CPU0|cpu01_inst|state.reset_state~q )

	.dataa(gnd),
	.datab(\CPU0|cpu01_inst|op_code [2]),
	.datac(gnd),
	.datad(\CPU0|cpu01_inst|state.reset_state~q ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector138~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector138~0 .lut_mask = 16'hCC00;
defparam \CPU0|cpu01_inst|Selector138~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y12_N17
dffeas \CPU0|cpu01_inst|op_code[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|op_code[2]~1_combout ),
	.asdata(\CPU0|cpu01_inst|Selector138~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\CPU0|cpu01_inst|state.fetch_state~q ),
	.ena(!\CPU0|hold_s~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|op_code [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|op_code[2] .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|op_code[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N0
cycloneive_lcell_comb \CPU0|cpu01_inst|Decoder7~5 (
// Equation(s):
// \CPU0|cpu01_inst|Decoder7~5_combout  = (!\CPU0|cpu01_inst|op_code [3] & (\CPU0|cpu01_inst|op_code [1] & (\CPU0|cpu01_inst|op_code [2] & \CPU0|cpu01_inst|op_code [0])))

	.dataa(\CPU0|cpu01_inst|op_code [3]),
	.datab(\CPU0|cpu01_inst|op_code [1]),
	.datac(\CPU0|cpu01_inst|op_code [2]),
	.datad(\CPU0|cpu01_inst|op_code [0]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Decoder7~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Decoder7~5 .lut_mask = 16'h4000;
defparam \CPU0|cpu01_inst|Decoder7~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N2
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector254~0 (
// Equation(s):
// \CPU0|cpu01_inst|Selector254~0_combout  = (\CPU0|cpu01_inst|op_code [4] & (\CPU0|cpu01_inst|Selector227~2_combout  & ((\CPU0|cpu01_inst|Decoder7~5_combout ) # (!\CPU0|cpu01_inst|op_code [7]))))

	.dataa(\CPU0|cpu01_inst|op_code [7]),
	.datab(\CPU0|cpu01_inst|op_code [4]),
	.datac(\CPU0|cpu01_inst|Decoder7~5_combout ),
	.datad(\CPU0|cpu01_inst|Selector227~2_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector254~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector254~0 .lut_mask = 16'hC400;
defparam \CPU0|cpu01_inst|Selector254~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N22
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector254~1 (
// Equation(s):
// \CPU0|cpu01_inst|Selector254~1_combout  = (\CPU0|cpu01_inst|op_code [6] & ((\CPU0|cpu01_inst|Selector254~0_combout ) # ((!\CPU0|cpu01_inst|WideOr26~0_combout  & \CPU0|cpu01_inst|Selector278~0_combout ))))

	.dataa(\CPU0|cpu01_inst|WideOr26~0_combout ),
	.datab(\CPU0|cpu01_inst|Selector278~0_combout ),
	.datac(\CPU0|cpu01_inst|op_code [6]),
	.datad(\CPU0|cpu01_inst|Selector254~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector254~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector254~1 .lut_mask = 16'hF040;
defparam \CPU0|cpu01_inst|Selector254~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N8
cycloneive_lcell_comb \CPU0|cpu01_inst|WideNor12~0 (
// Equation(s):
// \CPU0|cpu01_inst|WideNor12~0_combout  = (!\CPU0|cpu01_inst|Selector255~7_combout  & (!\CPU0|cpu01_inst|Selector254~1_combout  & ((\CPU0|cpu01_inst|Selector255~2_combout ) # (!\CPU0|cpu01_inst|Decoder7~5_combout ))))

	.dataa(\CPU0|cpu01_inst|Decoder7~5_combout ),
	.datab(\CPU0|cpu01_inst|Selector255~2_combout ),
	.datac(\CPU0|cpu01_inst|Selector255~7_combout ),
	.datad(\CPU0|cpu01_inst|Selector254~1_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|WideNor12~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|WideNor12~0 .lut_mask = 16'h000D;
defparam \CPU0|cpu01_inst|WideNor12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N0
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector147~0 (
// Equation(s):
// \CPU0|cpu01_inst|Selector147~0_combout  = (!\CPU0|cpu01_inst|Selector257~4_combout  & ((\CPU0|cpu01_inst|Selector256~3_combout ) # ((!\CPU0|cpu01_inst|Selector253~9_combout  & \CPU0|cpu01_inst|WideNor12~0_combout ))))

	.dataa(\CPU0|cpu01_inst|Selector253~9_combout ),
	.datab(\CPU0|cpu01_inst|Selector257~4_combout ),
	.datac(\CPU0|cpu01_inst|WideNor12~0_combout ),
	.datad(\CPU0|cpu01_inst|Selector256~3_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector147~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector147~0 .lut_mask = 16'h3310;
defparam \CPU0|cpu01_inst|Selector147~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N4
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector147~2 (
// Equation(s):
// \CPU0|cpu01_inst|Selector147~2_combout  = (!\CPU0|cpu01_inst|Selector147~1_combout  & ((\CPU0|cpu01_inst|Selector147~0_combout ) # (\CPU0|cpu01_inst|Selector255~7_combout )))

	.dataa(gnd),
	.datab(\CPU0|cpu01_inst|Selector147~0_combout ),
	.datac(\CPU0|cpu01_inst|Selector255~7_combout ),
	.datad(\CPU0|cpu01_inst|Selector147~1_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector147~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector147~2 .lut_mask = 16'h00FC;
defparam \CPU0|cpu01_inst|Selector147~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y14_N11
dffeas \CPU0|cpu01_inst|sp[15] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|Selector165~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|cpu01_inst|sp[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|sp [15]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|sp[15] .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|sp[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N30
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector141~0 (
// Equation(s):
// \CPU0|cpu01_inst|Selector141~0_combout  = (\CPU0|cpu01_inst|Selector147~1_combout  & ((\CPU0|cpu01_inst|Selector147~0_combout  & (\CPU0|cpu01_inst|md [15])) # (!\CPU0|cpu01_inst|Selector147~0_combout  & ((\CPU0|cpu01_inst|sp [15]))))) # 
// (!\CPU0|cpu01_inst|Selector147~1_combout  & (\CPU0|cpu01_inst|Selector147~0_combout ))

	.dataa(\CPU0|cpu01_inst|Selector147~1_combout ),
	.datab(\CPU0|cpu01_inst|Selector147~0_combout ),
	.datac(\CPU0|cpu01_inst|md [15]),
	.datad(\CPU0|cpu01_inst|sp [15]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector141~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector141~0 .lut_mask = 16'hE6C4;
defparam \CPU0|cpu01_inst|Selector141~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N24
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector141 (
// Equation(s):
// \CPU0|cpu01_inst|Selector141~combout  = (\CPU0|cpu01_inst|Selector147~2_combout  & ((\CPU0|cpu01_inst|Selector141~0_combout  & ((\CPU0|cpu01_inst|xreg [15]))) # (!\CPU0|cpu01_inst|Selector141~0_combout  & (\CPU0|cpu01_inst|acca [7])))) # 
// (!\CPU0|cpu01_inst|Selector147~2_combout  & (((\CPU0|cpu01_inst|Selector141~0_combout ))))

	.dataa(\CPU0|cpu01_inst|acca [7]),
	.datab(\CPU0|cpu01_inst|Selector147~2_combout ),
	.datac(\CPU0|cpu01_inst|Selector141~0_combout ),
	.datad(\CPU0|cpu01_inst|xreg [15]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector141~combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector141 .lut_mask = 16'hF838;
defparam \CPU0|cpu01_inst|Selector141 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N18
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector181~3 (
// Equation(s):
// \CPU0|cpu01_inst|Selector181~3_combout  = (\CPU0|cpu01_inst|Selector141~combout  & ((\CPU0|cpu01_inst|alu_ctrl.alu_lsl16~1_combout ) # ((!\CPU0|cpu01_inst|Selector165~10_combout  & \CPU0|cpu01_inst|Selector263~3_combout ))))

	.dataa(\CPU0|cpu01_inst|Selector165~10_combout ),
	.datab(\CPU0|cpu01_inst|Selector263~3_combout ),
	.datac(\CPU0|cpu01_inst|Selector141~combout ),
	.datad(\CPU0|cpu01_inst|alu_ctrl.alu_lsl16~1_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector181~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector181~3 .lut_mask = 16'hF040;
defparam \CPU0|cpu01_inst|Selector181~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N6
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector181~17 (
// Equation(s):
// \CPU0|cpu01_inst|Selector181~17_combout  = (\CPU0|cpu01_inst|Selector265~0_combout  & ((\CPU0|cpu01_inst|Decoder7~3_combout ) # ((\CPU0|cpu01_inst|Decoder7~7_combout )))) # (!\CPU0|cpu01_inst|Selector265~0_combout  & 
// (\CPU0|cpu01_inst|Selector241~0_combout  & ((\CPU0|cpu01_inst|Decoder7~3_combout ) # (\CPU0|cpu01_inst|Decoder7~7_combout ))))

	.dataa(\CPU0|cpu01_inst|Selector265~0_combout ),
	.datab(\CPU0|cpu01_inst|Decoder7~3_combout ),
	.datac(\CPU0|cpu01_inst|Decoder7~7_combout ),
	.datad(\CPU0|cpu01_inst|Selector241~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector181~17_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector181~17 .lut_mask = 16'hFCA8;
defparam \CPU0|cpu01_inst|Selector181~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N22
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector181~6 (
// Equation(s):
// \CPU0|cpu01_inst|Selector181~6_combout  = (!\CPU0|cpu01_inst|WideOr11~1_combout  & ((\CPU0|cpu01_inst|Selector157~0_combout  & ((\CPU0|cpu01_inst|Selector173~18_combout ) # (!\CPU0|cpu01_inst|Selector149~2_combout ))) # 
// (!\CPU0|cpu01_inst|Selector157~0_combout  & (\CPU0|cpu01_inst|Selector173~18_combout  & !\CPU0|cpu01_inst|Selector149~2_combout ))))

	.dataa(\CPU0|cpu01_inst|Selector157~0_combout ),
	.datab(\CPU0|cpu01_inst|Selector173~18_combout ),
	.datac(\CPU0|cpu01_inst|Selector149~2_combout ),
	.datad(\CPU0|cpu01_inst|WideOr11~1_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector181~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector181~6 .lut_mask = 16'h008E;
defparam \CPU0|cpu01_inst|Selector181~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N0
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector181~12 (
// Equation(s):
// \CPU0|cpu01_inst|Selector181~12_combout  = (\CPU0|cpu01_inst|Selector181~11_combout  & (!\CPU0|cpu01_inst|alu_ctrl.alu_tap~0_combout  & ((!\CPU0|cpu01_inst|Selector268~0_combout ) # (!\CPU0|cpu01_inst|Decoder7~3_combout ))))

	.dataa(\CPU0|cpu01_inst|Selector181~11_combout ),
	.datab(\CPU0|cpu01_inst|Decoder7~3_combout ),
	.datac(\CPU0|cpu01_inst|alu_ctrl.alu_tap~0_combout ),
	.datad(\CPU0|cpu01_inst|Selector268~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector181~12_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector181~12 .lut_mask = 16'h020A;
defparam \CPU0|cpu01_inst|Selector181~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N10
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector181~13 (
// Equation(s):
// \CPU0|cpu01_inst|Selector181~13_combout  = (\CPU0|cpu01_inst|Selector181~10_combout ) # ((\CPU0|cpu01_inst|Selector181~2_combout  & (\CPU0|cpu01_inst|Selector181~0_combout  & \CPU0|cpu01_inst|Selector181~12_combout )))

	.dataa(\CPU0|cpu01_inst|Selector181~10_combout ),
	.datab(\CPU0|cpu01_inst|Selector181~2_combout ),
	.datac(\CPU0|cpu01_inst|Selector181~0_combout ),
	.datad(\CPU0|cpu01_inst|Selector181~12_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector181~13_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector181~13 .lut_mask = 16'hEAAA;
defparam \CPU0|cpu01_inst|Selector181~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N20
cycloneive_lcell_comb \CPU0|cpu01_inst|WideOr13~3 (
// Equation(s):
// \CPU0|cpu01_inst|WideOr13~3_combout  = (\CPU0|cpu01_inst|WideOr13~2_combout  & (((!\CPU0|cpu01_inst|Decoder8~0_combout ) # (!\CPU0|cpu01_inst|state.decode_state~q )) # (!\CPU0|cpu01_inst|Decoder7~6_combout )))

	.dataa(\CPU0|cpu01_inst|Decoder7~6_combout ),
	.datab(\CPU0|cpu01_inst|state.decode_state~q ),
	.datac(\CPU0|cpu01_inst|Decoder8~0_combout ),
	.datad(\CPU0|cpu01_inst|WideOr13~2_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|WideOr13~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|WideOr13~3 .lut_mask = 16'h7F00;
defparam \CPU0|cpu01_inst|WideOr13~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N10
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector181~14 (
// Equation(s):
// \CPU0|cpu01_inst|Selector181~14_combout  = (\CPU0|cpu01_inst|Selector181~13_combout ) # ((\CPU0|cpu01_inst|Selector156~2_combout  & ((\CPU0|cpu01_inst|alu_ctrl.alu_tap~0_combout ) # (!\CPU0|cpu01_inst|WideOr13~3_combout ))))

	.dataa(\CPU0|cpu01_inst|Selector156~2_combout ),
	.datab(\CPU0|cpu01_inst|Selector181~13_combout ),
	.datac(\CPU0|cpu01_inst|alu_ctrl.alu_tap~0_combout ),
	.datad(\CPU0|cpu01_inst|WideOr13~3_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector181~14_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector181~14 .lut_mask = 16'hECEE;
defparam \CPU0|cpu01_inst|Selector181~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N16
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector181~15 (
// Equation(s):
// \CPU0|cpu01_inst|Selector181~15_combout  = (\CPU0|cpu01_inst|Selector181~14_combout ) # ((\CPU0|cpu01_inst|Selector157~0_combout  & (!\CPU0|cpu01_inst|Selector173~18_combout  & !\CPU0|cpu01_inst|WideOr10~1_combout )))

	.dataa(\CPU0|cpu01_inst|Selector157~0_combout ),
	.datab(\CPU0|cpu01_inst|Selector173~18_combout ),
	.datac(\CPU0|cpu01_inst|WideOr10~1_combout ),
	.datad(\CPU0|cpu01_inst|Selector181~14_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector181~15_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector181~15 .lut_mask = 16'hFF02;
defparam \CPU0|cpu01_inst|Selector181~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N8
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector181~7 (
// Equation(s):
// \CPU0|cpu01_inst|Selector181~7_combout  = (\CPU0|cpu01_inst|Selector165~10_combout  & ((\CPU0|cpu01_inst|Selector264~2_combout ) # ((\CPU0|cpu01_inst|Selector141~combout  & \CPU0|cpu01_inst|Selector263~3_combout )))) # 
// (!\CPU0|cpu01_inst|Selector165~10_combout  & ((\CPU0|cpu01_inst|Selector263~3_combout ) # ((!\CPU0|cpu01_inst|Selector141~combout  & \CPU0|cpu01_inst|Selector264~2_combout ))))

	.dataa(\CPU0|cpu01_inst|Selector165~10_combout ),
	.datab(\CPU0|cpu01_inst|Selector141~combout ),
	.datac(\CPU0|cpu01_inst|Selector264~2_combout ),
	.datad(\CPU0|cpu01_inst|Selector263~3_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector181~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector181~7 .lut_mask = 16'hFDB0;
defparam \CPU0|cpu01_inst|Selector181~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N28
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector181~9 (
// Equation(s):
// \CPU0|cpu01_inst|Selector181~9_combout  = (\CPU0|cpu01_inst|Selector181~8_combout  & ((\CPU0|cpu01_inst|Selector264~2_combout ) # ((\CPU0|cpu01_inst|right[15]~1_combout  & \CPU0|cpu01_inst|Selector181~7_combout )))) # 
// (!\CPU0|cpu01_inst|Selector181~8_combout  & (((\CPU0|cpu01_inst|right[15]~1_combout  & \CPU0|cpu01_inst|Selector181~7_combout ))))

	.dataa(\CPU0|cpu01_inst|Selector181~8_combout ),
	.datab(\CPU0|cpu01_inst|Selector264~2_combout ),
	.datac(\CPU0|cpu01_inst|right[15]~1_combout ),
	.datad(\CPU0|cpu01_inst|Selector181~7_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector181~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector181~9 .lut_mask = 16'hF888;
defparam \CPU0|cpu01_inst|Selector181~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N20
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector181~16 (
// Equation(s):
// \CPU0|cpu01_inst|Selector181~16_combout  = (\CPU0|cpu01_inst|Selector181~5_combout ) # ((\CPU0|cpu01_inst|Selector181~6_combout ) # ((\CPU0|cpu01_inst|Selector181~15_combout ) # (\CPU0|cpu01_inst|Selector181~9_combout )))

	.dataa(\CPU0|cpu01_inst|Selector181~5_combout ),
	.datab(\CPU0|cpu01_inst|Selector181~6_combout ),
	.datac(\CPU0|cpu01_inst|Selector181~15_combout ),
	.datad(\CPU0|cpu01_inst|Selector181~9_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector181~16_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector181~16 .lut_mask = 16'hFFFE;
defparam \CPU0|cpu01_inst|Selector181~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N28
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector181~18 (
// Equation(s):
// \CPU0|cpu01_inst|Selector181~18_combout  = (\CPU0|cpu01_inst|Selector181~3_combout ) # ((\CPU0|cpu01_inst|Selector181~16_combout ) # ((!\CPU0|cpu01_inst|Selector127~3_combout  & \CPU0|cpu01_inst|Selector181~17_combout )))

	.dataa(\CPU0|cpu01_inst|Selector127~3_combout ),
	.datab(\CPU0|cpu01_inst|Selector181~3_combout ),
	.datac(\CPU0|cpu01_inst|Selector181~17_combout ),
	.datad(\CPU0|cpu01_inst|Selector181~16_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector181~18_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector181~18 .lut_mask = 16'hFFDC;
defparam \CPU0|cpu01_inst|Selector181~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N6
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector129~0 (
// Equation(s):
// \CPU0|cpu01_inst|Selector129~0_combout  = (\CPU0|cpu01_inst|state.rti_cc_state~q  & (((\CPU0|data_in[0]~12_combout )))) # (!\CPU0|cpu01_inst|state.rti_cc_state~q  & (\CPU0|cpu01_inst|state.reset_state~q  & ((\CPU0|cpu01_inst|cc [0]))))

	.dataa(\CPU0|cpu01_inst|state.reset_state~q ),
	.datab(\CPU0|data_in[0]~12_combout ),
	.datac(\CPU0|cpu01_inst|state.rti_cc_state~q ),
	.datad(\CPU0|cpu01_inst|cc [0]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector129~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector129~0 .lut_mask = 16'hCAC0;
defparam \CPU0|cpu01_inst|Selector129~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N24
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector129~1 (
// Equation(s):
// \CPU0|cpu01_inst|Selector129~1_combout  = (\CPU0|cpu01_inst|Selector282~10_combout  & ((\CPU0|cpu01_inst|Selector181~18_combout ) # ((\CPU0|cpu01_inst|state.rti_cc_state~q  & \CPU0|cpu01_inst|Selector129~0_combout )))) # 
// (!\CPU0|cpu01_inst|Selector282~10_combout  & (((\CPU0|cpu01_inst|Selector129~0_combout ))))

	.dataa(\CPU0|cpu01_inst|Selector282~10_combout ),
	.datab(\CPU0|cpu01_inst|Selector181~18_combout ),
	.datac(\CPU0|cpu01_inst|state.rti_cc_state~q ),
	.datad(\CPU0|cpu01_inst|Selector129~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector129~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector129~1 .lut_mask = 16'hFD88;
defparam \CPU0|cpu01_inst|Selector129~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y10_N25
dffeas \CPU0|cpu01_inst|cc[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|Selector129~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\CPU0|hold_s~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|cc [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|cc[0] .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|cc[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N30
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector126~1 (
// Equation(s):
// \CPU0|cpu01_inst|Selector126~1_combout  = (\CPU0|cpu01_inst|op_code[3]~2_combout  & ((\CPU0|cpu01_inst|state.rti_cc_state~q ) # ((!\CPU0|cpu01_inst|WideNor9~combout  & \CPU0|cpu01_inst|cc [3])))) # (!\CPU0|cpu01_inst|op_code[3]~2_combout  & 
// (!\CPU0|cpu01_inst|WideNor9~combout  & ((\CPU0|cpu01_inst|cc [3]))))

	.dataa(\CPU0|cpu01_inst|op_code[3]~2_combout ),
	.datab(\CPU0|cpu01_inst|WideNor9~combout ),
	.datac(\CPU0|cpu01_inst|state.rti_cc_state~q ),
	.datad(\CPU0|cpu01_inst|cc [3]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector126~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector126~1 .lut_mask = 16'hB3A0;
defparam \CPU0|cpu01_inst|Selector126~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N14
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector183~1 (
// Equation(s):
// \CPU0|cpu01_inst|Selector183~1_combout  = (\CPU0|cpu01_inst|cc [3] & (\CPU0|cpu01_inst|Selector183~0_combout  & ((!\CPU0|cpu01_inst|Selector268~0_combout ) # (!\CPU0|cpu01_inst|Decoder7~3_combout ))))

	.dataa(\CPU0|cpu01_inst|cc [3]),
	.datab(\CPU0|cpu01_inst|Decoder7~3_combout ),
	.datac(\CPU0|cpu01_inst|Selector183~0_combout ),
	.datad(\CPU0|cpu01_inst|Selector268~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector183~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector183~1 .lut_mask = 16'h20A0;
defparam \CPU0|cpu01_inst|Selector183~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N8
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector183~2 (
// Equation(s):
// \CPU0|cpu01_inst|Selector183~2_combout  = (\CPU0|cpu01_inst|Selector165~10_combout  & ((\CPU0|cpu01_inst|Selector280~2_combout ) # ((\CPU0|cpu01_inst|alu_ctrl.alu_ld16~1_combout ) # (!\CPU0|cpu01_inst|Selector181~0_combout ))))

	.dataa(\CPU0|cpu01_inst|Selector280~2_combout ),
	.datab(\CPU0|cpu01_inst|Selector165~10_combout ),
	.datac(\CPU0|cpu01_inst|alu_ctrl.alu_ld16~1_combout ),
	.datad(\CPU0|cpu01_inst|Selector181~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector183~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector183~2 .lut_mask = 16'hC8CC;
defparam \CPU0|cpu01_inst|Selector183~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N2
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector183~3 (
// Equation(s):
// \CPU0|cpu01_inst|Selector183~3_combout  = (\CPU0|cpu01_inst|Selector183~2_combout ) # ((\CPU0|cpu01_inst|alu_ctrl.alu_tap~0_combout  & ((\CPU0|cpu01_inst|Selector153~2_combout ))) # (!\CPU0|cpu01_inst|alu_ctrl.alu_tap~0_combout  & 
// (\CPU0|cpu01_inst|Selector183~1_combout )))

	.dataa(\CPU0|cpu01_inst|alu_ctrl.alu_tap~0_combout ),
	.datab(\CPU0|cpu01_inst|Selector183~1_combout ),
	.datac(\CPU0|cpu01_inst|Selector183~2_combout ),
	.datad(\CPU0|cpu01_inst|Selector153~2_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector183~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector183~3 .lut_mask = 16'hFEF4;
defparam \CPU0|cpu01_inst|Selector183~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N28
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector126~0 (
// Equation(s):
// \CPU0|cpu01_inst|Selector126~0_combout  = (\CPU0|cpu01_inst|Selector282~10_combout  & ((\CPU0|cpu01_inst|Selector183~3_combout ) # ((\CPU0|cpu01_inst|WideOr18~combout  & \CPU0|cpu01_inst|Selector173~18_combout ))))

	.dataa(\CPU0|cpu01_inst|WideOr18~combout ),
	.datab(\CPU0|cpu01_inst|Selector183~3_combout ),
	.datac(\CPU0|cpu01_inst|Selector282~10_combout ),
	.datad(\CPU0|cpu01_inst|Selector173~18_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector126~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector126~0 .lut_mask = 16'hE0C0;
defparam \CPU0|cpu01_inst|Selector126~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N10
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector126~2 (
// Equation(s):
// \CPU0|cpu01_inst|Selector126~2_combout  = (\CPU0|cpu01_inst|Selector126~1_combout ) # (\CPU0|cpu01_inst|Selector126~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|cpu01_inst|Selector126~1_combout ),
	.datad(\CPU0|cpu01_inst|Selector126~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector126~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector126~2 .lut_mask = 16'hFFF0;
defparam \CPU0|cpu01_inst|Selector126~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y10_N11
dffeas \CPU0|cpu01_inst|cc[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|Selector126~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\CPU0|hold_s~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|cc [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|cc[3] .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|cc[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N8
cycloneive_lcell_comb \CPU0|cpu01_inst|Mux0~1 (
// Equation(s):
// \CPU0|cpu01_inst|Mux0~1_combout  = (\CPU0|cpu01_inst|op_code [3] & ((\CPU0|cpu01_inst|cc [3]))) # (!\CPU0|cpu01_inst|op_code [3] & (\CPU0|cpu01_inst|cc [0]))

	.dataa(gnd),
	.datab(\CPU0|cpu01_inst|cc [0]),
	.datac(\CPU0|cpu01_inst|op_code [3]),
	.datad(\CPU0|cpu01_inst|cc [3]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Mux0~1 .lut_mask = 16'hFC0C;
defparam \CPU0|cpu01_inst|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N30
cycloneive_lcell_comb \CPU0|cpu01_inst|Mux0~2 (
// Equation(s):
// \CPU0|cpu01_inst|Mux0~2_combout  = (\CPU0|cpu01_inst|op_code [1] & ((\CPU0|cpu01_inst|op_code [3] & (\CPU0|cpu01_inst|op_code [2])) # (!\CPU0|cpu01_inst|op_code [3] & ((\CPU0|cpu01_inst|cc [2]))))) # (!\CPU0|cpu01_inst|op_code [1] & 
// (\CPU0|cpu01_inst|op_code [2]))

	.dataa(\CPU0|cpu01_inst|op_code [2]),
	.datab(\CPU0|cpu01_inst|op_code [1]),
	.datac(\CPU0|cpu01_inst|op_code [3]),
	.datad(\CPU0|cpu01_inst|cc [2]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Mux0~2 .lut_mask = 16'hAEA2;
defparam \CPU0|cpu01_inst|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N8
cycloneive_lcell_comb \CPU0|cpu01_inst|Mux0~4 (
// Equation(s):
// \CPU0|cpu01_inst|Mux0~4_combout  = (\CPU0|cpu01_inst|op_code [1] & ((\CPU0|cpu01_inst|Mux0~1_combout ) # (\CPU0|cpu01_inst|Mux0~2_combout ))) # (!\CPU0|cpu01_inst|op_code [1] & (\CPU0|cpu01_inst|Mux0~1_combout  & \CPU0|cpu01_inst|Mux0~2_combout ))

	.dataa(\CPU0|cpu01_inst|op_code [1]),
	.datab(gnd),
	.datac(\CPU0|cpu01_inst|Mux0~1_combout ),
	.datad(\CPU0|cpu01_inst|Mux0~2_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Mux0~4 .lut_mask = 16'hFAA0;
defparam \CPU0|cpu01_inst|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N30
cycloneive_lcell_comb \CPU0|cpu01_inst|Mux0~3 (
// Equation(s):
// \CPU0|cpu01_inst|Mux0~3_combout  = (\CPU0|cpu01_inst|Mux0~2_combout  & ((\CPU0|cpu01_inst|Mux0~1_combout  $ (\CPU0|cpu01_inst|cc [1])))) # (!\CPU0|cpu01_inst|Mux0~2_combout  & (!\CPU0|cpu01_inst|op_code [1] & ((\CPU0|cpu01_inst|cc [1]))))

	.dataa(\CPU0|cpu01_inst|op_code [1]),
	.datab(\CPU0|cpu01_inst|Mux0~2_combout ),
	.datac(\CPU0|cpu01_inst|Mux0~1_combout ),
	.datad(\CPU0|cpu01_inst|cc [1]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Mux0~3 .lut_mask = 16'h1DC0;
defparam \CPU0|cpu01_inst|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N12
cycloneive_lcell_comb \CPU0|cpu01_inst|Mux0~0 (
// Equation(s):
// \CPU0|cpu01_inst|Mux0~0_combout  = (\CPU0|cpu01_inst|op_code [1] & (\CPU0|cpu01_inst|op_code [2] & (!\CPU0|cpu01_inst|cc [2]))) # (!\CPU0|cpu01_inst|op_code [1] & (((\CPU0|cpu01_inst|op_code [3]))))

	.dataa(\CPU0|cpu01_inst|op_code [1]),
	.datab(\CPU0|cpu01_inst|op_code [2]),
	.datac(\CPU0|cpu01_inst|cc [2]),
	.datad(\CPU0|cpu01_inst|op_code [3]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Mux0~0 .lut_mask = 16'h5D08;
defparam \CPU0|cpu01_inst|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N18
cycloneive_lcell_comb \CPU0|cpu01_inst|Mux0~5 (
// Equation(s):
// \CPU0|cpu01_inst|Mux0~5_combout  = \CPU0|cpu01_inst|op_code [0] $ (((\CPU0|cpu01_inst|Mux0~0_combout  & ((!\CPU0|cpu01_inst|Mux0~3_combout ))) # (!\CPU0|cpu01_inst|Mux0~0_combout  & (!\CPU0|cpu01_inst|Mux0~4_combout ))))

	.dataa(\CPU0|cpu01_inst|op_code [0]),
	.datab(\CPU0|cpu01_inst|Mux0~4_combout ),
	.datac(\CPU0|cpu01_inst|Mux0~3_combout ),
	.datad(\CPU0|cpu01_inst|Mux0~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Mux0~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Mux0~5 .lut_mask = 16'hA599;
defparam \CPU0|cpu01_inst|Mux0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N2
cycloneive_lcell_comb \CPU0|cpu01_inst|Decoder8~5 (
// Equation(s):
// \CPU0|cpu01_inst|Decoder8~5_combout  = (\CPU0|cpu01_inst|op_code [5] & (!\CPU0|cpu01_inst|op_code [6] & (!\CPU0|cpu01_inst|op_code [4] & !\CPU0|cpu01_inst|op_code [7])))

	.dataa(\CPU0|cpu01_inst|op_code [5]),
	.datab(\CPU0|cpu01_inst|op_code [6]),
	.datac(\CPU0|cpu01_inst|op_code [4]),
	.datad(\CPU0|cpu01_inst|op_code [7]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Decoder8~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Decoder8~5 .lut_mask = 16'h0002;
defparam \CPU0|cpu01_inst|Decoder8~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N18
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector291~0 (
// Equation(s):
// \CPU0|cpu01_inst|Selector291~0_combout  = (\CPU0|cpu01_inst|state.bsr1_state~q ) # ((\CPU0|cpu01_inst|Mux0~5_combout  & (\CPU0|cpu01_inst|state.decode_state~q  & \CPU0|cpu01_inst|Decoder8~5_combout )))

	.dataa(\CPU0|cpu01_inst|state.bsr1_state~q ),
	.datab(\CPU0|cpu01_inst|Mux0~5_combout ),
	.datac(\CPU0|cpu01_inst|state.decode_state~q ),
	.datad(\CPU0|cpu01_inst|Decoder8~5_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector291~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector291~0 .lut_mask = 16'hEAAA;
defparam \CPU0|cpu01_inst|Selector291~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y15_N19
dffeas \CPU0|cpu01_inst|state.branch_state (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|Selector291~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!button_s[3]),
	.sload(gnd),
	.ena(\CPU0|cpu01_inst|state~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|state.branch_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|state.branch_state .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|state.branch_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N24
cycloneive_lcell_comb \CPU0|cpu01_inst|tempof[15]~0 (
// Equation(s):
// \CPU0|cpu01_inst|tempof[15]~0_combout  = (\CPU0|cpu01_inst|ea [7] & \CPU0|cpu01_inst|state.branch_state~q )

	.dataa(\CPU0|cpu01_inst|ea [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU0|cpu01_inst|state.branch_state~q ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|tempof[15]~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|tempof[15]~0 .lut_mask = 16'hAA00;
defparam \CPU0|cpu01_inst|tempof[15]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N22
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector25~1 (
// Equation(s):
// \CPU0|cpu01_inst|Selector25~1_combout  = (\CPU0|cpu01_inst|WideOr123~0_combout  & (\CPU0|cpu01_inst|Selector25~0_combout )) # (!\CPU0|cpu01_inst|WideOr123~0_combout  & ((\CPU0|cpu01_inst|op_code[7]~6_combout )))

	.dataa(\CPU0|cpu01_inst|Selector25~0_combout ),
	.datab(gnd),
	.datac(\CPU0|cpu01_inst|WideOr123~0_combout ),
	.datad(\CPU0|cpu01_inst|op_code[7]~6_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector25~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector25~1 .lut_mask = 16'hAFA0;
defparam \CPU0|cpu01_inst|Selector25~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N30
cycloneive_lcell_comb \CPU0|cpu01_inst|pc[15]~46 (
// Equation(s):
// \CPU0|cpu01_inst|pc[15]~46_combout  = \CPU0|cpu01_inst|tempof[15]~0_combout  $ (\CPU0|cpu01_inst|pc[14]~45  $ (\CPU0|cpu01_inst|Selector25~1_combout ))

	.dataa(gnd),
	.datab(\CPU0|cpu01_inst|tempof[15]~0_combout ),
	.datac(gnd),
	.datad(\CPU0|cpu01_inst|Selector25~1_combout ),
	.cin(\CPU0|cpu01_inst|pc[14]~45 ),
	.combout(\CPU0|cpu01_inst|pc[15]~46_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|pc[15]~46 .lut_mask = 16'hC33C;
defparam \CPU0|cpu01_inst|pc[15]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y16_N31
dffeas \CPU0|cpu01_inst|pc[15] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|pc[15]~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\CPU0|hold_s~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|pc [15]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|pc[15] .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|pc[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N2
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector44~0 (
// Equation(s):
// \CPU0|cpu01_inst|Selector44~0_combout  = (\CPU0|cpu01_inst|state.extended_state~q  & (((\CPU0|cpu01_inst|ea [5])))) # (!\CPU0|cpu01_inst|state.extended_state~q  & (\CPU0|cpu01_inst|state.indexed_state~q  & ((\CPU0|cpu01_inst|xreg [13]))))

	.dataa(\CPU0|cpu01_inst|state.extended_state~q ),
	.datab(\CPU0|cpu01_inst|state.indexed_state~q ),
	.datac(\CPU0|cpu01_inst|ea [5]),
	.datad(\CPU0|cpu01_inst|xreg [13]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector44~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector44~0 .lut_mask = 16'hE4A0;
defparam \CPU0|cpu01_inst|Selector44~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N18
cycloneive_lcell_comb \CPU0|cpu01_inst|ea[9]~34 (
// Equation(s):
// \CPU0|cpu01_inst|ea[9]~34_combout  = (\CPU0|cpu01_inst|Selector48~1_combout  & (!\CPU0|cpu01_inst|ea[8]~33 )) # (!\CPU0|cpu01_inst|Selector48~1_combout  & ((\CPU0|cpu01_inst|ea[8]~33 ) # (GND)))
// \CPU0|cpu01_inst|ea[9]~35  = CARRY((!\CPU0|cpu01_inst|ea[8]~33 ) # (!\CPU0|cpu01_inst|Selector48~1_combout ))

	.dataa(gnd),
	.datab(\CPU0|cpu01_inst|Selector48~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU0|cpu01_inst|ea[8]~33 ),
	.combout(\CPU0|cpu01_inst|ea[9]~34_combout ),
	.cout(\CPU0|cpu01_inst|ea[9]~35 ));
// synopsys translate_off
defparam \CPU0|cpu01_inst|ea[9]~34 .lut_mask = 16'h3C3F;
defparam \CPU0|cpu01_inst|ea[9]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y17_N19
dffeas \CPU0|cpu01_inst|ea[9] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|ea[9]~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\CPU0|hold_s~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|ea [9]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|ea[9] .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|ea[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N18
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector48~0 (
// Equation(s):
// \CPU0|cpu01_inst|Selector48~0_combout  = (\CPU0|cpu01_inst|state.extended_state~q  & (((\CPU0|cpu01_inst|ea [1])))) # (!\CPU0|cpu01_inst|state.extended_state~q  & (\CPU0|cpu01_inst|xreg [9] & (\CPU0|cpu01_inst|state.indexed_state~q )))

	.dataa(\CPU0|cpu01_inst|xreg [9]),
	.datab(\CPU0|cpu01_inst|state.indexed_state~q ),
	.datac(\CPU0|cpu01_inst|state.extended_state~q ),
	.datad(\CPU0|cpu01_inst|ea [1]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector48~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector48~0 .lut_mask = 16'hF808;
defparam \CPU0|cpu01_inst|Selector48~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N4
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector48~1 (
// Equation(s):
// \CPU0|cpu01_inst|Selector48~1_combout  = (\CPU0|cpu01_inst|Selector48~0_combout ) # ((\CPU0|cpu01_inst|WideNor3~0_combout  & \CPU0|cpu01_inst|ea [9]))

	.dataa(gnd),
	.datab(\CPU0|cpu01_inst|WideNor3~0_combout ),
	.datac(\CPU0|cpu01_inst|ea [9]),
	.datad(\CPU0|cpu01_inst|Selector48~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector48~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector48~1 .lut_mask = 16'hFFC0;
defparam \CPU0|cpu01_inst|Selector48~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N20
cycloneive_lcell_comb \CPU0|cpu01_inst|ea[10]~36 (
// Equation(s):
// \CPU0|cpu01_inst|ea[10]~36_combout  = (\CPU0|cpu01_inst|Selector47~1_combout  & (\CPU0|cpu01_inst|ea[9]~35  $ (GND))) # (!\CPU0|cpu01_inst|Selector47~1_combout  & (!\CPU0|cpu01_inst|ea[9]~35  & VCC))
// \CPU0|cpu01_inst|ea[10]~37  = CARRY((\CPU0|cpu01_inst|Selector47~1_combout  & !\CPU0|cpu01_inst|ea[9]~35 ))

	.dataa(gnd),
	.datab(\CPU0|cpu01_inst|Selector47~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU0|cpu01_inst|ea[9]~35 ),
	.combout(\CPU0|cpu01_inst|ea[10]~36_combout ),
	.cout(\CPU0|cpu01_inst|ea[10]~37 ));
// synopsys translate_off
defparam \CPU0|cpu01_inst|ea[10]~36 .lut_mask = 16'hC30C;
defparam \CPU0|cpu01_inst|ea[10]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y17_N21
dffeas \CPU0|cpu01_inst|ea[10] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|ea[10]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\CPU0|hold_s~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|ea [10]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|ea[10] .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|ea[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N28
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector47~1 (
// Equation(s):
// \CPU0|cpu01_inst|Selector47~1_combout  = (\CPU0|cpu01_inst|Selector47~0_combout ) # ((\CPU0|cpu01_inst|WideNor3~0_combout  & \CPU0|cpu01_inst|ea [10]))

	.dataa(\CPU0|cpu01_inst|Selector47~0_combout ),
	.datab(gnd),
	.datac(\CPU0|cpu01_inst|WideNor3~0_combout ),
	.datad(\CPU0|cpu01_inst|ea [10]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector47~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector47~1 .lut_mask = 16'hFAAA;
defparam \CPU0|cpu01_inst|Selector47~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N22
cycloneive_lcell_comb \CPU0|cpu01_inst|ea[11]~38 (
// Equation(s):
// \CPU0|cpu01_inst|ea[11]~38_combout  = (\CPU0|cpu01_inst|Selector46~1_combout  & (!\CPU0|cpu01_inst|ea[10]~37 )) # (!\CPU0|cpu01_inst|Selector46~1_combout  & ((\CPU0|cpu01_inst|ea[10]~37 ) # (GND)))
// \CPU0|cpu01_inst|ea[11]~39  = CARRY((!\CPU0|cpu01_inst|ea[10]~37 ) # (!\CPU0|cpu01_inst|Selector46~1_combout ))

	.dataa(\CPU0|cpu01_inst|Selector46~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU0|cpu01_inst|ea[10]~37 ),
	.combout(\CPU0|cpu01_inst|ea[11]~38_combout ),
	.cout(\CPU0|cpu01_inst|ea[11]~39 ));
// synopsys translate_off
defparam \CPU0|cpu01_inst|ea[11]~38 .lut_mask = 16'h5A5F;
defparam \CPU0|cpu01_inst|ea[11]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N24
cycloneive_lcell_comb \CPU0|cpu01_inst|ea[12]~40 (
// Equation(s):
// \CPU0|cpu01_inst|ea[12]~40_combout  = (\CPU0|cpu01_inst|Selector45~1_combout  & (\CPU0|cpu01_inst|ea[11]~39  $ (GND))) # (!\CPU0|cpu01_inst|Selector45~1_combout  & (!\CPU0|cpu01_inst|ea[11]~39  & VCC))
// \CPU0|cpu01_inst|ea[12]~41  = CARRY((\CPU0|cpu01_inst|Selector45~1_combout  & !\CPU0|cpu01_inst|ea[11]~39 ))

	.dataa(gnd),
	.datab(\CPU0|cpu01_inst|Selector45~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU0|cpu01_inst|ea[11]~39 ),
	.combout(\CPU0|cpu01_inst|ea[12]~40_combout ),
	.cout(\CPU0|cpu01_inst|ea[12]~41 ));
// synopsys translate_off
defparam \CPU0|cpu01_inst|ea[12]~40 .lut_mask = 16'hC30C;
defparam \CPU0|cpu01_inst|ea[12]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y17_N25
dffeas \CPU0|cpu01_inst|ea[12] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|ea[12]~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\CPU0|hold_s~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|ea [12]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|ea[12] .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|ea[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N30
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector45~0 (
// Equation(s):
// \CPU0|cpu01_inst|Selector45~0_combout  = (\CPU0|cpu01_inst|state.extended_state~q  & (\CPU0|cpu01_inst|ea [4])) # (!\CPU0|cpu01_inst|state.extended_state~q  & (((\CPU0|cpu01_inst|state.indexed_state~q  & \CPU0|cpu01_inst|xreg [12]))))

	.dataa(\CPU0|cpu01_inst|state.extended_state~q ),
	.datab(\CPU0|cpu01_inst|ea [4]),
	.datac(\CPU0|cpu01_inst|state.indexed_state~q ),
	.datad(\CPU0|cpu01_inst|xreg [12]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector45~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector45~0 .lut_mask = 16'hD888;
defparam \CPU0|cpu01_inst|Selector45~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N24
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector45~1 (
// Equation(s):
// \CPU0|cpu01_inst|Selector45~1_combout  = (\CPU0|cpu01_inst|Selector45~0_combout ) # ((\CPU0|cpu01_inst|ea [12] & \CPU0|cpu01_inst|WideNor3~0_combout ))

	.dataa(gnd),
	.datab(\CPU0|cpu01_inst|ea [12]),
	.datac(\CPU0|cpu01_inst|Selector45~0_combout ),
	.datad(\CPU0|cpu01_inst|WideNor3~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector45~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector45~1 .lut_mask = 16'hFCF0;
defparam \CPU0|cpu01_inst|Selector45~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N26
cycloneive_lcell_comb \CPU0|cpu01_inst|ea[13]~42 (
// Equation(s):
// \CPU0|cpu01_inst|ea[13]~42_combout  = (\CPU0|cpu01_inst|Selector44~1_combout  & (!\CPU0|cpu01_inst|ea[12]~41 )) # (!\CPU0|cpu01_inst|Selector44~1_combout  & ((\CPU0|cpu01_inst|ea[12]~41 ) # (GND)))
// \CPU0|cpu01_inst|ea[13]~43  = CARRY((!\CPU0|cpu01_inst|ea[12]~41 ) # (!\CPU0|cpu01_inst|Selector44~1_combout ))

	.dataa(gnd),
	.datab(\CPU0|cpu01_inst|Selector44~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU0|cpu01_inst|ea[12]~41 ),
	.combout(\CPU0|cpu01_inst|ea[13]~42_combout ),
	.cout(\CPU0|cpu01_inst|ea[13]~43 ));
// synopsys translate_off
defparam \CPU0|cpu01_inst|ea[13]~42 .lut_mask = 16'h3C3F;
defparam \CPU0|cpu01_inst|ea[13]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y17_N27
dffeas \CPU0|cpu01_inst|ea[13] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|ea[13]~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\CPU0|hold_s~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|ea [13]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|ea[13] .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|ea[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N18
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector44~1 (
// Equation(s):
// \CPU0|cpu01_inst|Selector44~1_combout  = (\CPU0|cpu01_inst|Selector44~0_combout ) # ((\CPU0|cpu01_inst|WideNor3~0_combout  & \CPU0|cpu01_inst|ea [13]))

	.dataa(\CPU0|cpu01_inst|WideNor3~0_combout ),
	.datab(gnd),
	.datac(\CPU0|cpu01_inst|Selector44~0_combout ),
	.datad(\CPU0|cpu01_inst|ea [13]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector44~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector44~1 .lut_mask = 16'hFAF0;
defparam \CPU0|cpu01_inst|Selector44~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N28
cycloneive_lcell_comb \CPU0|cpu01_inst|ea[14]~44 (
// Equation(s):
// \CPU0|cpu01_inst|ea[14]~44_combout  = (\CPU0|cpu01_inst|Selector43~1_combout  & (\CPU0|cpu01_inst|ea[13]~43  $ (GND))) # (!\CPU0|cpu01_inst|Selector43~1_combout  & (!\CPU0|cpu01_inst|ea[13]~43  & VCC))
// \CPU0|cpu01_inst|ea[14]~45  = CARRY((\CPU0|cpu01_inst|Selector43~1_combout  & !\CPU0|cpu01_inst|ea[13]~43 ))

	.dataa(\CPU0|cpu01_inst|Selector43~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU0|cpu01_inst|ea[13]~43 ),
	.combout(\CPU0|cpu01_inst|ea[14]~44_combout ),
	.cout(\CPU0|cpu01_inst|ea[14]~45 ));
// synopsys translate_off
defparam \CPU0|cpu01_inst|ea[14]~44 .lut_mask = 16'hA50A;
defparam \CPU0|cpu01_inst|ea[14]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N30
cycloneive_lcell_comb \CPU0|cpu01_inst|ea[15]~46 (
// Equation(s):
// \CPU0|cpu01_inst|ea[15]~46_combout  = \CPU0|cpu01_inst|Selector42~1_combout  $ (\CPU0|cpu01_inst|ea[14]~45 )

	.dataa(\CPU0|cpu01_inst|Selector42~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\CPU0|cpu01_inst|ea[14]~45 ),
	.combout(\CPU0|cpu01_inst|ea[15]~46_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|ea[15]~46 .lut_mask = 16'h5A5A;
defparam \CPU0|cpu01_inst|ea[15]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y17_N31
dffeas \CPU0|cpu01_inst|ea[15] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|ea[15]~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\CPU0|hold_s~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|ea [15]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|ea[15] .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|ea[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N16
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector0~0 (
// Equation(s):
// \CPU0|cpu01_inst|Selector0~0_combout  = (\CPU0|cpu01_inst|address~4_combout  & (((\CPU0|cpu01_inst|ea [15])))) # (!\CPU0|cpu01_inst|address~4_combout  & ((\CPU0|cpu01_inst|WideOr164~0_combout ) # ((\CPU0|cpu01_inst|pc [15]))))

	.dataa(\CPU0|cpu01_inst|WideOr164~0_combout ),
	.datab(\CPU0|cpu01_inst|pc [15]),
	.datac(\CPU0|cpu01_inst|ea [15]),
	.datad(\CPU0|cpu01_inst|address~4_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector0~0 .lut_mask = 16'hF0EE;
defparam \CPU0|cpu01_inst|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N4
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector0~1 (
// Equation(s):
// \CPU0|cpu01_inst|Selector0~1_combout  = (\CPU0|cpu01_inst|address~3_combout  & (\CPU0|cpu01_inst|Selector0~0_combout )) # (!\CPU0|cpu01_inst|address~3_combout  & ((\CPU0|cpu01_inst|sp [15])))

	.dataa(gnd),
	.datab(\CPU0|cpu01_inst|Selector0~0_combout ),
	.datac(\CPU0|cpu01_inst|sp [15]),
	.datad(\CPU0|cpu01_inst|address~3_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector0~1 .lut_mask = 16'hCCF0;
defparam \CPU0|cpu01_inst|Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y17_N29
dffeas \CPU0|cpu01_inst|ea[14] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|ea[14]~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\CPU0|hold_s~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|ea [14]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|ea[14] .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|ea[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N22
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector1~0 (
// Equation(s):
// \CPU0|cpu01_inst|Selector1~0_combout  = (\CPU0|cpu01_inst|address~4_combout  & (((\CPU0|cpu01_inst|ea [14])))) # (!\CPU0|cpu01_inst|address~4_combout  & ((\CPU0|cpu01_inst|pc [14]) # ((\CPU0|cpu01_inst|WideOr164~0_combout ))))

	.dataa(\CPU0|cpu01_inst|pc [14]),
	.datab(\CPU0|cpu01_inst|ea [14]),
	.datac(\CPU0|cpu01_inst|WideOr164~0_combout ),
	.datad(\CPU0|cpu01_inst|address~4_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector1~0 .lut_mask = 16'hCCFA;
defparam \CPU0|cpu01_inst|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y16_N9
dffeas \CPU0|cpu01_inst|sp[14] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|Selector166~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|cpu01_inst|sp[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|sp [14]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|sp[14] .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|sp[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N24
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector1~1 (
// Equation(s):
// \CPU0|cpu01_inst|Selector1~1_combout  = (\CPU0|cpu01_inst|address~3_combout  & (\CPU0|cpu01_inst|Selector1~0_combout )) # (!\CPU0|cpu01_inst|address~3_combout  & ((\CPU0|cpu01_inst|sp [14])))

	.dataa(gnd),
	.datab(\CPU0|cpu01_inst|Selector1~0_combout ),
	.datac(\CPU0|cpu01_inst|address~3_combout ),
	.datad(\CPU0|cpu01_inst|sp [14]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector1~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector1~1 .lut_mask = 16'hCFC0;
defparam \CPU0|cpu01_inst|Selector1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N4
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector2~0 (
// Equation(s):
// \CPU0|cpu01_inst|Selector2~0_combout  = (\CPU0|cpu01_inst|address~4_combout  & (((\CPU0|cpu01_inst|ea [13])))) # (!\CPU0|cpu01_inst|address~4_combout  & ((\CPU0|cpu01_inst|pc [13]) # ((\CPU0|cpu01_inst|WideOr164~0_combout ))))

	.dataa(\CPU0|cpu01_inst|pc [13]),
	.datab(\CPU0|cpu01_inst|ea [13]),
	.datac(\CPU0|cpu01_inst|WideOr164~0_combout ),
	.datad(\CPU0|cpu01_inst|address~4_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector2~0 .lut_mask = 16'hCCFA;
defparam \CPU0|cpu01_inst|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N30
cycloneive_lcell_comb \CPU0|always1~0 (
// Equation(s):
// \CPU0|always1~0_combout  = (!\CPU0|cpu01_inst|Selector1~1_combout  & ((\CPU0|cpu01_inst|address~3_combout  & ((!\CPU0|cpu01_inst|Selector2~0_combout ))) # (!\CPU0|cpu01_inst|address~3_combout  & (!\CPU0|cpu01_inst|sp [13]))))

	.dataa(\CPU0|cpu01_inst|sp [13]),
	.datab(\CPU0|cpu01_inst|address~3_combout ),
	.datac(\CPU0|cpu01_inst|Selector1~1_combout ),
	.datad(\CPU0|cpu01_inst|Selector2~0_combout ),
	.cin(gnd),
	.combout(\CPU0|always1~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|always1~0 .lut_mask = 16'h010D;
defparam \CPU0|always1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y16_N21
dffeas \CPU0|cpu01_inst|pc[10] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|pc[10]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\CPU0|hold_s~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|pc [10]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|pc[10] .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|pc[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N20
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector5~0 (
// Equation(s):
// \CPU0|cpu01_inst|Selector5~0_combout  = (\CPU0|cpu01_inst|address~4_combout  & (((\CPU0|cpu01_inst|ea [10])))) # (!\CPU0|cpu01_inst|address~4_combout  & ((\CPU0|cpu01_inst|WideOr164~0_combout ) # ((\CPU0|cpu01_inst|pc [10]))))

	.dataa(\CPU0|cpu01_inst|WideOr164~0_combout ),
	.datab(\CPU0|cpu01_inst|ea [10]),
	.datac(\CPU0|cpu01_inst|pc [10]),
	.datad(\CPU0|cpu01_inst|address~4_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector5~0 .lut_mask = 16'hCCFA;
defparam \CPU0|cpu01_inst|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N22
cycloneive_lcell_comb \arbiter_inst|system_address[10]~6 (
// Equation(s):
// \arbiter_inst|system_address[10]~6_combout  = (\CPU0|cpu01_inst|address~3_combout  & ((\CPU0|cpu01_inst|Selector5~0_combout ))) # (!\CPU0|cpu01_inst|address~3_combout  & (\CPU0|cpu01_inst|sp [10]))

	.dataa(\CPU0|cpu01_inst|sp [10]),
	.datab(\CPU0|cpu01_inst|address~3_combout ),
	.datac(gnd),
	.datad(\CPU0|cpu01_inst|Selector5~0_combout ),
	.cin(gnd),
	.combout(\arbiter_inst|system_address[10]~6_combout ),
	.cout());
// synopsys translate_off
defparam \arbiter_inst|system_address[10]~6 .lut_mask = 16'hEE22;
defparam \arbiter_inst|system_address[10]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y17_N23
dffeas \CPU0|cpu01_inst|ea[11] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|ea[11]~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\CPU0|hold_s~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|ea [11]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|ea[11] .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|ea[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y16_N23
dffeas \CPU0|cpu01_inst|pc[11] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|pc[11]~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\CPU0|hold_s~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|pc [11]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|pc[11] .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|pc[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N0
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector4~0 (
// Equation(s):
// \CPU0|cpu01_inst|Selector4~0_combout  = (\CPU0|cpu01_inst|address~4_combout  & (((\CPU0|cpu01_inst|ea [11])))) # (!\CPU0|cpu01_inst|address~4_combout  & ((\CPU0|cpu01_inst|WideOr164~0_combout ) # ((\CPU0|cpu01_inst|pc [11]))))

	.dataa(\CPU0|cpu01_inst|WideOr164~0_combout ),
	.datab(\CPU0|cpu01_inst|ea [11]),
	.datac(\CPU0|cpu01_inst|pc [11]),
	.datad(\CPU0|cpu01_inst|address~4_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector4~0 .lut_mask = 16'hCCFA;
defparam \CPU0|cpu01_inst|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N24
cycloneive_lcell_comb \arbiter_inst|system_address[11]~7 (
// Equation(s):
// \arbiter_inst|system_address[11]~7_combout  = (\CPU0|cpu01_inst|address~3_combout  & ((\CPU0|cpu01_inst|Selector4~0_combout ))) # (!\CPU0|cpu01_inst|address~3_combout  & (\CPU0|cpu01_inst|sp [11]))

	.dataa(\CPU0|cpu01_inst|sp [11]),
	.datab(\CPU0|cpu01_inst|address~3_combout ),
	.datac(gnd),
	.datad(\CPU0|cpu01_inst|Selector4~0_combout ),
	.cin(gnd),
	.combout(\arbiter_inst|system_address[11]~7_combout ),
	.cout());
// synopsys translate_off
defparam \arbiter_inst|system_address[11]~7 .lut_mask = 16'hEE22;
defparam \arbiter_inst|system_address[11]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N18
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector6~0 (
// Equation(s):
// \CPU0|cpu01_inst|Selector6~0_combout  = (\CPU0|cpu01_inst|address~4_combout  & (\CPU0|cpu01_inst|ea [9])) # (!\CPU0|cpu01_inst|address~4_combout  & (((\CPU0|cpu01_inst|pc [9]) # (\CPU0|cpu01_inst|WideOr164~0_combout ))))

	.dataa(\CPU0|cpu01_inst|ea [9]),
	.datab(\CPU0|cpu01_inst|address~4_combout ),
	.datac(\CPU0|cpu01_inst|pc [9]),
	.datad(\CPU0|cpu01_inst|WideOr164~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector6~0 .lut_mask = 16'hBBB8;
defparam \CPU0|cpu01_inst|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N20
cycloneive_lcell_comb \arbiter_inst|system_address[9]~5 (
// Equation(s):
// \arbiter_inst|system_address[9]~5_combout  = (\CPU0|cpu01_inst|address~3_combout  & ((\CPU0|cpu01_inst|Selector6~0_combout ))) # (!\CPU0|cpu01_inst|address~3_combout  & (\CPU0|cpu01_inst|sp [9]))

	.dataa(\CPU0|cpu01_inst|sp [9]),
	.datab(\CPU0|cpu01_inst|address~3_combout ),
	.datac(gnd),
	.datad(\CPU0|cpu01_inst|Selector6~0_combout ),
	.cin(gnd),
	.combout(\arbiter_inst|system_address[9]~5_combout ),
	.cout());
// synopsys translate_off
defparam \arbiter_inst|system_address[9]~5 .lut_mask = 16'hEE22;
defparam \arbiter_inst|system_address[9]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N18
cycloneive_lcell_comb \CPU0|always1~1 (
// Equation(s):
// \CPU0|always1~1_combout  = (!\arbiter_inst|system_address[8]~4_combout  & (!\arbiter_inst|system_address[10]~6_combout  & (!\arbiter_inst|system_address[11]~7_combout  & !\arbiter_inst|system_address[9]~5_combout )))

	.dataa(\arbiter_inst|system_address[8]~4_combout ),
	.datab(\arbiter_inst|system_address[10]~6_combout ),
	.datac(\arbiter_inst|system_address[11]~7_combout ),
	.datad(\arbiter_inst|system_address[9]~5_combout ),
	.cin(gnd),
	.combout(\CPU0|always1~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|always1~1 .lut_mask = 16'h0001;
defparam \CPU0|always1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N10
cycloneive_lcell_comb \CPU0|always1~2 (
// Equation(s):
// \CPU0|always1~2_combout  = (!\CPU0|cpu01_inst|Selector3~1_combout  & (!\CPU0|cpu01_inst|Selector0~1_combout  & (\CPU0|always1~0_combout  & \CPU0|always1~1_combout )))

	.dataa(\CPU0|cpu01_inst|Selector3~1_combout ),
	.datab(\CPU0|cpu01_inst|Selector0~1_combout ),
	.datac(\CPU0|always1~0_combout ),
	.datad(\CPU0|always1~1_combout ),
	.cin(gnd),
	.combout(\CPU0|always1~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|always1~2 .lut_mask = 16'h1000;
defparam \CPU0|always1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N30
cycloneive_lcell_comb \CPU0|always1~3 (
// Equation(s):
// \CPU0|always1~3_combout  = (\CPU0|always1~2_combout  & (\arbiter_inst|system_address[7]~1_combout  & \CPU0|cpu01_inst|WideOr172~combout ))

	.dataa(gnd),
	.datab(\CPU0|always1~2_combout ),
	.datac(\arbiter_inst|system_address[7]~1_combout ),
	.datad(\CPU0|cpu01_inst|WideOr172~combout ),
	.cin(gnd),
	.combout(\CPU0|always1~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|always1~3 .lut_mask = 16'hC000;
defparam \CPU0|always1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y9_N11
dffeas \CPU0|iMEM|REGS[108][0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[108][6]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[108][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[108][0] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[108][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N10
cycloneive_lcell_comb \CPU0|iMEM|Mux7~17 (
// Equation(s):
// \CPU0|iMEM|Mux7~17_combout  = (\CPU0|cpu01_inst|Selector15~12_combout  & ((\CPU0|iMEM|REGS[109][0]~q ) # ((\CPU0|cpu01_inst|Selector14~combout )))) # (!\CPU0|cpu01_inst|Selector15~12_combout  & (((\CPU0|iMEM|REGS[108][0]~q  & 
// !\CPU0|cpu01_inst|Selector14~combout ))))

	.dataa(\CPU0|iMEM|REGS[109][0]~q ),
	.datab(\CPU0|cpu01_inst|Selector15~12_combout ),
	.datac(\CPU0|iMEM|REGS[108][0]~q ),
	.datad(\CPU0|cpu01_inst|Selector14~combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux7~17_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux7~17 .lut_mask = 16'hCCB8;
defparam \CPU0|iMEM|Mux7~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y9_N19
dffeas \CPU0|iMEM|REGS[111][0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[111][4]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[111][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[111][0] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[111][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N24
cycloneive_lcell_comb \CPU0|iMEM|REGS[110][0]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[110][0]~feeder_combout  = \CPU0|OCRH~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[110][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[110][0]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[110][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y9_N25
dffeas \CPU0|iMEM|REGS[110][0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[110][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[110][7]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[110][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[110][0] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[110][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N18
cycloneive_lcell_comb \CPU0|iMEM|Mux7~18 (
// Equation(s):
// \CPU0|iMEM|Mux7~18_combout  = (\CPU0|cpu01_inst|Selector14~combout  & ((\CPU0|iMEM|Mux7~17_combout  & (\CPU0|iMEM|REGS[111][0]~q )) # (!\CPU0|iMEM|Mux7~17_combout  & ((\CPU0|iMEM|REGS[110][0]~q ))))) # (!\CPU0|cpu01_inst|Selector14~combout  & 
// (\CPU0|iMEM|Mux7~17_combout ))

	.dataa(\CPU0|cpu01_inst|Selector14~combout ),
	.datab(\CPU0|iMEM|Mux7~17_combout ),
	.datac(\CPU0|iMEM|REGS[111][0]~q ),
	.datad(\CPU0|iMEM|REGS[110][0]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux7~18_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux7~18 .lut_mask = 16'hE6C4;
defparam \CPU0|iMEM|Mux7~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y7_N19
dffeas \CPU0|iMEM|REGS[104][0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[104][3]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[104][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[104][0] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[104][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y7_N16
cycloneive_lcell_comb \CPU0|iMEM|REGS[106][0]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[106][0]~feeder_combout  = \CPU0|OCRH~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[106][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[106][0]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[106][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y7_N17
dffeas \CPU0|iMEM|REGS[106][0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[106][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[106][5]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[106][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[106][0] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[106][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y7_N18
cycloneive_lcell_comb \CPU0|iMEM|Mux7~12 (
// Equation(s):
// \CPU0|iMEM|Mux7~12_combout  = (\CPU0|cpu01_inst|Selector15~12_combout  & (\CPU0|cpu01_inst|Selector14~combout )) # (!\CPU0|cpu01_inst|Selector15~12_combout  & ((\CPU0|cpu01_inst|Selector14~combout  & ((\CPU0|iMEM|REGS[106][0]~q ))) # 
// (!\CPU0|cpu01_inst|Selector14~combout  & (\CPU0|iMEM|REGS[104][0]~q ))))

	.dataa(\CPU0|cpu01_inst|Selector15~12_combout ),
	.datab(\CPU0|cpu01_inst|Selector14~combout ),
	.datac(\CPU0|iMEM|REGS[104][0]~q ),
	.datad(\CPU0|iMEM|REGS[106][0]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux7~12_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux7~12 .lut_mask = 16'hDC98;
defparam \CPU0|iMEM|Mux7~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y7_N27
dffeas \CPU0|iMEM|REGS[107][0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[107][2]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[107][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[107][0] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[107][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N0
cycloneive_lcell_comb \CPU0|iMEM|REGS[105][0]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[105][0]~feeder_combout  = \CPU0|OCRH~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[105][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[105][0]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[105][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y7_N1
dffeas \CPU0|iMEM|REGS[105][0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[105][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[105][2]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[105][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[105][0] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[105][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N26
cycloneive_lcell_comb \CPU0|iMEM|Mux7~13 (
// Equation(s):
// \CPU0|iMEM|Mux7~13_combout  = (\CPU0|cpu01_inst|Selector15~12_combout  & ((\CPU0|iMEM|Mux7~12_combout  & (\CPU0|iMEM|REGS[107][0]~q )) # (!\CPU0|iMEM|Mux7~12_combout  & ((\CPU0|iMEM|REGS[105][0]~q ))))) # (!\CPU0|cpu01_inst|Selector15~12_combout  & 
// (\CPU0|iMEM|Mux7~12_combout ))

	.dataa(\CPU0|cpu01_inst|Selector15~12_combout ),
	.datab(\CPU0|iMEM|Mux7~12_combout ),
	.datac(\CPU0|iMEM|REGS[107][0]~q ),
	.datad(\CPU0|iMEM|REGS[105][0]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux7~13_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux7~13 .lut_mask = 16'hE6C4;
defparam \CPU0|iMEM|Mux7~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y8_N3
dffeas \CPU0|iMEM|REGS[99][0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[99][1]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[99][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[99][0] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[99][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N16
cycloneive_lcell_comb \CPU0|iMEM|REGS[97][0]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[97][0]~feeder_combout  = \CPU0|OCRH~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[97][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[97][0]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[97][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y8_N17
dffeas \CPU0|iMEM|REGS[97][0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[97][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[97][0]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[97][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[97][0] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[97][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N2
cycloneive_lcell_comb \CPU0|iMEM|Mux7~15 (
// Equation(s):
// \CPU0|iMEM|Mux7~15_combout  = (\CPU0|iMEM|Mux7~14_combout  & (((\CPU0|iMEM|REGS[99][0]~q )) # (!\CPU0|cpu01_inst|Selector15~12_combout ))) # (!\CPU0|iMEM|Mux7~14_combout  & (\CPU0|cpu01_inst|Selector15~12_combout  & ((\CPU0|iMEM|REGS[97][0]~q ))))

	.dataa(\CPU0|iMEM|Mux7~14_combout ),
	.datab(\CPU0|cpu01_inst|Selector15~12_combout ),
	.datac(\CPU0|iMEM|REGS[99][0]~q ),
	.datad(\CPU0|iMEM|REGS[97][0]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux7~15_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux7~15 .lut_mask = 16'hE6A2;
defparam \CPU0|iMEM|Mux7~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N16
cycloneive_lcell_comb \CPU0|iMEM|Mux7~16 (
// Equation(s):
// \CPU0|iMEM|Mux7~16_combout  = (\CPU0|cpu01_inst|Selector12~combout  & ((\CPU0|iMEM|Mux7~13_combout ) # ((\CPU0|cpu01_inst|Selector13~combout )))) # (!\CPU0|cpu01_inst|Selector12~combout  & (((!\CPU0|cpu01_inst|Selector13~combout  & 
// \CPU0|iMEM|Mux7~15_combout ))))

	.dataa(\CPU0|cpu01_inst|Selector12~combout ),
	.datab(\CPU0|iMEM|Mux7~13_combout ),
	.datac(\CPU0|cpu01_inst|Selector13~combout ),
	.datad(\CPU0|iMEM|Mux7~15_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux7~16_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux7~16 .lut_mask = 16'hADA8;
defparam \CPU0|iMEM|Mux7~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N2
cycloneive_lcell_comb \CPU0|iMEM|Mux7~19 (
// Equation(s):
// \CPU0|iMEM|Mux7~19_combout  = (\CPU0|cpu01_inst|Selector13~combout  & ((\CPU0|iMEM|Mux7~16_combout  & ((\CPU0|iMEM|Mux7~18_combout ))) # (!\CPU0|iMEM|Mux7~16_combout  & (\CPU0|iMEM|Mux7~11_combout )))) # (!\CPU0|cpu01_inst|Selector13~combout  & 
// (((\CPU0|iMEM|Mux7~16_combout ))))

	.dataa(\CPU0|iMEM|Mux7~11_combout ),
	.datab(\CPU0|iMEM|Mux7~18_combout ),
	.datac(\CPU0|cpu01_inst|Selector13~combout ),
	.datad(\CPU0|iMEM|Mux7~16_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux7~19_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux7~19 .lut_mask = 16'hCFA0;
defparam \CPU0|iMEM|Mux7~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N24
cycloneive_lcell_comb \CPU0|iMEM|Mux7~30 (
// Equation(s):
// \CPU0|iMEM|Mux7~30_combout  = (\arbiter_inst|system_address[4]~3_combout  & (((\arbiter_inst|system_address[5]~2_combout )))) # (!\arbiter_inst|system_address[4]~3_combout  & ((\arbiter_inst|system_address[5]~2_combout  & ((\CPU0|iMEM|Mux7~19_combout ))) 
// # (!\arbiter_inst|system_address[5]~2_combout  & (\CPU0|iMEM|Mux7~29_combout ))))

	.dataa(\CPU0|iMEM|Mux7~29_combout ),
	.datab(\CPU0|iMEM|Mux7~19_combout ),
	.datac(\arbiter_inst|system_address[4]~3_combout ),
	.datad(\arbiter_inst|system_address[5]~2_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux7~30_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux7~30 .lut_mask = 16'hFC0A;
defparam \CPU0|iMEM|Mux7~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N2
cycloneive_lcell_comb \CPU0|iMEM|REGS[117][2]~52 (
// Equation(s):
// \CPU0|iMEM|REGS[117][2]~52_combout  = (\arbiter_inst|system_address[5]~2_combout  & \arbiter_inst|system_address[4]~3_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\arbiter_inst|system_address[5]~2_combout ),
	.datad(\arbiter_inst|system_address[4]~3_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[117][2]~52_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[117][2]~52 .lut_mask = 16'hF000;
defparam \CPU0|iMEM|REGS[117][2]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N8
cycloneive_lcell_comb \CPU0|iMEM|REGS[115][6]~67 (
// Equation(s):
// \CPU0|iMEM|REGS[115][6]~67_combout  = (\reset~q ) # ((\CPU0|iMEM|REGS[86][5]~1_combout  & (\CPU0|iMEM|Decoder0~14_combout  & \CPU0|iMEM|REGS[117][2]~52_combout )))

	.dataa(\reset~q ),
	.datab(\CPU0|iMEM|REGS[86][5]~1_combout ),
	.datac(\CPU0|iMEM|Decoder0~14_combout ),
	.datad(\CPU0|iMEM|REGS[117][2]~52_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[115][6]~67_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[115][6]~67 .lut_mask = 16'hEAAA;
defparam \CPU0|iMEM|REGS[115][6]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y11_N27
dffeas \CPU0|iMEM|REGS[115][0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[115][6]~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[115][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[115][0] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[115][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N26
cycloneive_lcell_comb \CPU0|iMEM|Mux7~38 (
// Equation(s):
// \CPU0|iMEM|Mux7~38_combout  = (\CPU0|cpu01_inst|Selector13~combout  & (((\CPU0|cpu01_inst|Selector12~combout )))) # (!\CPU0|cpu01_inst|Selector13~combout  & ((\CPU0|cpu01_inst|Selector12~combout  & (\CPU0|iMEM|REGS[123][0]~q )) # 
// (!\CPU0|cpu01_inst|Selector12~combout  & ((\CPU0|iMEM|REGS[115][0]~q )))))

	.dataa(\CPU0|iMEM|REGS[123][0]~q ),
	.datab(\CPU0|cpu01_inst|Selector13~combout ),
	.datac(\CPU0|iMEM|REGS[115][0]~q ),
	.datad(\CPU0|cpu01_inst|Selector12~combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux7~38_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux7~38 .lut_mask = 16'hEE30;
defparam \CPU0|iMEM|Mux7~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N18
cycloneive_lcell_comb \CPU0|iMEM|REGS[127][6]~68 (
// Equation(s):
// \CPU0|iMEM|REGS[127][6]~68_combout  = (\reset~q ) # ((\CPU0|iMEM|REGS[86][5]~1_combout  & (\CPU0|iMEM|REGS[117][2]~52_combout  & \CPU0|iMEM|Decoder0~15_combout )))

	.dataa(\reset~q ),
	.datab(\CPU0|iMEM|REGS[86][5]~1_combout ),
	.datac(\CPU0|iMEM|REGS[117][2]~52_combout ),
	.datad(\CPU0|iMEM|Decoder0~15_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[127][6]~68_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[127][6]~68 .lut_mask = 16'hEAAA;
defparam \CPU0|iMEM|REGS[127][6]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y12_N11
dffeas \CPU0|iMEM|REGS[127][0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[127][6]~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[127][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[127][0] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[127][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N18
cycloneive_lcell_comb \CPU0|iMEM|REGS[119][6]~65 (
// Equation(s):
// \CPU0|iMEM|REGS[119][6]~65_combout  = (\reset~q ) # ((\CPU0|iMEM|REGS[117][2]~52_combout  & (\CPU0|iMEM|REGS[86][5]~1_combout  & \CPU0|iMEM|Decoder0~13_combout )))

	.dataa(\CPU0|iMEM|REGS[117][2]~52_combout ),
	.datab(\reset~q ),
	.datac(\CPU0|iMEM|REGS[86][5]~1_combout ),
	.datad(\CPU0|iMEM|Decoder0~13_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[119][6]~65_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[119][6]~65 .lut_mask = 16'hECCC;
defparam \CPU0|iMEM|REGS[119][6]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y12_N25
dffeas \CPU0|iMEM|REGS[119][0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[119][6]~65_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[119][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[119][0] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[119][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N10
cycloneive_lcell_comb \CPU0|iMEM|Mux7~39 (
// Equation(s):
// \CPU0|iMEM|Mux7~39_combout  = (\CPU0|cpu01_inst|Selector13~combout  & ((\CPU0|iMEM|Mux7~38_combout  & (\CPU0|iMEM|REGS[127][0]~q )) # (!\CPU0|iMEM|Mux7~38_combout  & ((\CPU0|iMEM|REGS[119][0]~q ))))) # (!\CPU0|cpu01_inst|Selector13~combout  & 
// (\CPU0|iMEM|Mux7~38_combout ))

	.dataa(\CPU0|cpu01_inst|Selector13~combout ),
	.datab(\CPU0|iMEM|Mux7~38_combout ),
	.datac(\CPU0|iMEM|REGS[127][0]~q ),
	.datad(\CPU0|iMEM|REGS[119][0]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux7~39_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux7~39 .lut_mask = 16'hE6C4;
defparam \CPU0|iMEM|Mux7~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N14
cycloneive_lcell_comb \CPU0|iMEM|REGS[112][0]~63 (
// Equation(s):
// \CPU0|iMEM|REGS[112][0]~63_combout  = (\reset~q ) # ((\CPU0|iMEM|Decoder0~10_combout  & (\CPU0|iMEM|REGS[117][2]~52_combout  & \CPU0|iMEM|REGS[86][5]~1_combout )))

	.dataa(\CPU0|iMEM|Decoder0~10_combout ),
	.datab(\CPU0|iMEM|REGS[117][2]~52_combout ),
	.datac(\CPU0|iMEM|REGS[86][5]~1_combout ),
	.datad(\reset~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[112][0]~63_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[112][0]~63 .lut_mask = 16'hFF80;
defparam \CPU0|iMEM|REGS[112][0]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y15_N27
dffeas \CPU0|iMEM|REGS[112][0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[112][0]~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[112][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[112][0] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[112][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N26
cycloneive_lcell_comb \CPU0|iMEM|Mux7~35 (
// Equation(s):
// \CPU0|iMEM|Mux7~35_combout  = (\CPU0|cpu01_inst|Selector12~combout  & (((\CPU0|cpu01_inst|Selector13~combout )))) # (!\CPU0|cpu01_inst|Selector12~combout  & ((\CPU0|cpu01_inst|Selector13~combout  & (\CPU0|iMEM|REGS[116][0]~q )) # 
// (!\CPU0|cpu01_inst|Selector13~combout  & ((\CPU0|iMEM|REGS[112][0]~q )))))

	.dataa(\CPU0|iMEM|REGS[116][0]~q ),
	.datab(\CPU0|cpu01_inst|Selector12~combout ),
	.datac(\CPU0|iMEM|REGS[112][0]~q ),
	.datad(\CPU0|cpu01_inst|Selector13~combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux7~35_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux7~35 .lut_mask = 16'hEE30;
defparam \CPU0|iMEM|Mux7~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N6
cycloneive_lcell_comb \CPU0|iMEM|REGS[124][1]~64 (
// Equation(s):
// \CPU0|iMEM|REGS[124][1]~64_combout  = (\reset~q ) # ((\CPU0|iMEM|REGS[117][2]~52_combout  & (\CPU0|iMEM|REGS[86][5]~1_combout  & \CPU0|iMEM|Decoder0~11_combout )))

	.dataa(\CPU0|iMEM|REGS[117][2]~52_combout ),
	.datab(\CPU0|iMEM|REGS[86][5]~1_combout ),
	.datac(\reset~q ),
	.datad(\CPU0|iMEM|Decoder0~11_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[124][1]~64_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[124][1]~64 .lut_mask = 16'hF8F0;
defparam \CPU0|iMEM|REGS[124][1]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y15_N11
dffeas \CPU0|iMEM|REGS[124][0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[124][1]~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[124][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[124][0] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[124][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N0
cycloneive_lcell_comb \CPU0|iMEM|REGS[120][0]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[120][0]~feeder_combout  = \CPU0|OCRH~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[120][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[120][0]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[120][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N14
cycloneive_lcell_comb \CPU0|iMEM|REGS[120][1]~61 (
// Equation(s):
// \CPU0|iMEM|REGS[120][1]~61_combout  = (\reset~q ) # ((\CPU0|iMEM|Decoder0~9_combout  & (\CPU0|iMEM|REGS[117][2]~52_combout  & \CPU0|iMEM|REGS[86][5]~1_combout )))

	.dataa(\CPU0|iMEM|Decoder0~9_combout ),
	.datab(\CPU0|iMEM|REGS[117][2]~52_combout ),
	.datac(\reset~q ),
	.datad(\CPU0|iMEM|REGS[86][5]~1_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[120][1]~61_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[120][1]~61 .lut_mask = 16'hF8F0;
defparam \CPU0|iMEM|REGS[120][1]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y15_N1
dffeas \CPU0|iMEM|REGS[120][0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[120][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[120][1]~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[120][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[120][0] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[120][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N10
cycloneive_lcell_comb \CPU0|iMEM|Mux7~36 (
// Equation(s):
// \CPU0|iMEM|Mux7~36_combout  = (\CPU0|cpu01_inst|Selector12~combout  & ((\CPU0|iMEM|Mux7~35_combout  & (\CPU0|iMEM|REGS[124][0]~q )) # (!\CPU0|iMEM|Mux7~35_combout  & ((\CPU0|iMEM|REGS[120][0]~q ))))) # (!\CPU0|cpu01_inst|Selector12~combout  & 
// (\CPU0|iMEM|Mux7~35_combout ))

	.dataa(\CPU0|cpu01_inst|Selector12~combout ),
	.datab(\CPU0|iMEM|Mux7~35_combout ),
	.datac(\CPU0|iMEM|REGS[124][0]~q ),
	.datad(\CPU0|iMEM|REGS[120][0]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux7~36_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux7~36 .lut_mask = 16'hE6C4;
defparam \CPU0|iMEM|Mux7~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N8
cycloneive_lcell_comb \CPU0|iMEM|REGS[122][0]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[122][0]~feeder_combout  = \CPU0|OCRH~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[122][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[122][0]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[122][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N20
cycloneive_lcell_comb \CPU0|iMEM|REGS[122][1]~57 (
// Equation(s):
// \CPU0|iMEM|REGS[122][1]~57_combout  = (\reset~q ) # ((\CPU0|iMEM|REGS[86][5]~1_combout  & (\CPU0|iMEM|REGS[117][2]~52_combout  & \CPU0|iMEM|Decoder0~1_combout )))

	.dataa(\reset~q ),
	.datab(\CPU0|iMEM|REGS[86][5]~1_combout ),
	.datac(\CPU0|iMEM|REGS[117][2]~52_combout ),
	.datad(\CPU0|iMEM|Decoder0~1_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[122][1]~57_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[122][1]~57 .lut_mask = 16'hEAAA;
defparam \CPU0|iMEM|REGS[122][1]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y13_N9
dffeas \CPU0|iMEM|REGS[122][0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[122][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[122][1]~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[122][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[122][0] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[122][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N30
cycloneive_lcell_comb \CPU0|iMEM|REGS[126][2]~60 (
// Equation(s):
// \CPU0|iMEM|REGS[126][2]~60_combout  = (\reset~q ) # ((\CPU0|iMEM|Decoder0~3_combout  & (\CPU0|iMEM|REGS[117][2]~52_combout  & \CPU0|iMEM|REGS[86][5]~1_combout )))

	.dataa(\CPU0|iMEM|Decoder0~3_combout ),
	.datab(\CPU0|iMEM|REGS[117][2]~52_combout ),
	.datac(\reset~q ),
	.datad(\CPU0|iMEM|REGS[86][5]~1_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[126][2]~60_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[126][2]~60 .lut_mask = 16'hF8F0;
defparam \CPU0|iMEM|REGS[126][2]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y13_N27
dffeas \CPU0|iMEM|REGS[126][0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[126][2]~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[126][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[126][0] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[126][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N26
cycloneive_lcell_comb \CPU0|iMEM|REGS[114][4]~59 (
// Equation(s):
// \CPU0|iMEM|REGS[114][4]~59_combout  = (\reset~q ) # ((\CPU0|iMEM|REGS[86][5]~1_combout  & (\CPU0|iMEM|REGS[117][2]~52_combout  & \CPU0|iMEM|Decoder0~2_combout )))

	.dataa(\CPU0|iMEM|REGS[86][5]~1_combout ),
	.datab(\reset~q ),
	.datac(\CPU0|iMEM|REGS[117][2]~52_combout ),
	.datad(\CPU0|iMEM|Decoder0~2_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[114][4]~59_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[114][4]~59 .lut_mask = 16'hECCC;
defparam \CPU0|iMEM|REGS[114][4]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y13_N27
dffeas \CPU0|iMEM|REGS[114][0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[114][4]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[114][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[114][0] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[114][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N24
cycloneive_lcell_comb \CPU0|iMEM|REGS[118][0]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[118][0]~feeder_combout  = \CPU0|OCRH~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[118][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[118][0]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[118][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N10
cycloneive_lcell_comb \CPU0|iMEM|REGS[118][3]~58 (
// Equation(s):
// \CPU0|iMEM|REGS[118][3]~58_combout  = (\reset~q ) # ((\CPU0|iMEM|REGS[86][5]~1_combout  & (\CPU0|iMEM|REGS[117][2]~52_combout  & \CPU0|iMEM|Decoder0~0_combout )))

	.dataa(\reset~q ),
	.datab(\CPU0|iMEM|REGS[86][5]~1_combout ),
	.datac(\CPU0|iMEM|REGS[117][2]~52_combout ),
	.datad(\CPU0|iMEM|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[118][3]~58_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[118][3]~58 .lut_mask = 16'hEAAA;
defparam \CPU0|iMEM|REGS[118][3]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y13_N25
dffeas \CPU0|iMEM|REGS[118][0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[118][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[118][3]~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[118][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[118][0] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[118][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N26
cycloneive_lcell_comb \CPU0|iMEM|Mux7~33 (
// Equation(s):
// \CPU0|iMEM|Mux7~33_combout  = (\CPU0|cpu01_inst|Selector12~combout  & (\CPU0|cpu01_inst|Selector13~combout )) # (!\CPU0|cpu01_inst|Selector12~combout  & ((\CPU0|cpu01_inst|Selector13~combout  & ((\CPU0|iMEM|REGS[118][0]~q ))) # 
// (!\CPU0|cpu01_inst|Selector13~combout  & (\CPU0|iMEM|REGS[114][0]~q ))))

	.dataa(\CPU0|cpu01_inst|Selector12~combout ),
	.datab(\CPU0|cpu01_inst|Selector13~combout ),
	.datac(\CPU0|iMEM|REGS[114][0]~q ),
	.datad(\CPU0|iMEM|REGS[118][0]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux7~33_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux7~33 .lut_mask = 16'hDC98;
defparam \CPU0|iMEM|Mux7~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N26
cycloneive_lcell_comb \CPU0|iMEM|Mux7~34 (
// Equation(s):
// \CPU0|iMEM|Mux7~34_combout  = (\CPU0|cpu01_inst|Selector12~combout  & ((\CPU0|iMEM|Mux7~33_combout  & ((\CPU0|iMEM|REGS[126][0]~q ))) # (!\CPU0|iMEM|Mux7~33_combout  & (\CPU0|iMEM|REGS[122][0]~q )))) # (!\CPU0|cpu01_inst|Selector12~combout  & 
// (((\CPU0|iMEM|Mux7~33_combout ))))

	.dataa(\CPU0|cpu01_inst|Selector12~combout ),
	.datab(\CPU0|iMEM|REGS[122][0]~q ),
	.datac(\CPU0|iMEM|REGS[126][0]~q ),
	.datad(\CPU0|iMEM|Mux7~33_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux7~34_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux7~34 .lut_mask = 16'hF588;
defparam \CPU0|iMEM|Mux7~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N10
cycloneive_lcell_comb \CPU0|iMEM|Mux7~37 (
// Equation(s):
// \CPU0|iMEM|Mux7~37_combout  = (\CPU0|cpu01_inst|Selector15~12_combout  & (((\CPU0|cpu01_inst|Selector14~combout )))) # (!\CPU0|cpu01_inst|Selector15~12_combout  & ((\CPU0|cpu01_inst|Selector14~combout  & ((\CPU0|iMEM|Mux7~34_combout ))) # 
// (!\CPU0|cpu01_inst|Selector14~combout  & (\CPU0|iMEM|Mux7~36_combout ))))

	.dataa(\CPU0|cpu01_inst|Selector15~12_combout ),
	.datab(\CPU0|iMEM|Mux7~36_combout ),
	.datac(\CPU0|cpu01_inst|Selector14~combout ),
	.datad(\CPU0|iMEM|Mux7~34_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux7~37_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux7~37 .lut_mask = 16'hF4A4;
defparam \CPU0|iMEM|Mux7~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N12
cycloneive_lcell_comb \CPU0|iMEM|Mux7~40 (
// Equation(s):
// \CPU0|iMEM|Mux7~40_combout  = (\CPU0|cpu01_inst|Selector15~12_combout  & ((\CPU0|iMEM|Mux7~37_combout  & ((\CPU0|iMEM|Mux7~39_combout ))) # (!\CPU0|iMEM|Mux7~37_combout  & (\CPU0|iMEM|Mux7~32_combout )))) # (!\CPU0|cpu01_inst|Selector15~12_combout  & 
// (((\CPU0|iMEM|Mux7~37_combout ))))

	.dataa(\CPU0|iMEM|Mux7~32_combout ),
	.datab(\CPU0|iMEM|Mux7~39_combout ),
	.datac(\CPU0|cpu01_inst|Selector15~12_combout ),
	.datad(\CPU0|iMEM|Mux7~37_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux7~40_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux7~40 .lut_mask = 16'hCFA0;
defparam \CPU0|iMEM|Mux7~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N22
cycloneive_lcell_comb \CPU0|iMEM|Mux7~41 (
// Equation(s):
// \CPU0|iMEM|Mux7~41_combout  = (\CPU0|iMEM|Mux7~30_combout  & (((\CPU0|iMEM|Mux7~40_combout ) # (!\arbiter_inst|system_address[4]~3_combout )))) # (!\CPU0|iMEM|Mux7~30_combout  & (\CPU0|iMEM|Mux7~9_combout  & (\arbiter_inst|system_address[4]~3_combout )))

	.dataa(\CPU0|iMEM|Mux7~9_combout ),
	.datab(\CPU0|iMEM|Mux7~30_combout ),
	.datac(\arbiter_inst|system_address[4]~3_combout ),
	.datad(\CPU0|iMEM|Mux7~40_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux7~41_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux7~41 .lut_mask = 16'hEC2C;
defparam \CPU0|iMEM|Mux7~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N22
cycloneive_lcell_comb \CPU0|data_in[0]~2 (
// Equation(s):
// \CPU0|data_in[0]~2_combout  = (\CPU0|always1~3_combout  & ((\arbiter_inst|system_address[6]~0_combout  & ((\CPU0|iMEM|Mux7~41_combout ))) # (!\arbiter_inst|system_address[6]~0_combout  & (\CPU0|iMEM|Mux7~83_combout ))))

	.dataa(\CPU0|iMEM|Mux7~83_combout ),
	.datab(\CPU0|always1~3_combout ),
	.datac(\CPU0|iMEM|Mux7~41_combout ),
	.datad(\arbiter_inst|system_address[6]~0_combout ),
	.cin(gnd),
	.combout(\CPU0|data_in[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|data_in[0]~2 .lut_mask = 16'hC088;
defparam \CPU0|data_in[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y12_N1
dffeas \CPU0|OLVL (
	.clk(!\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|EOCI~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|OLVL~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|OLVL .is_wysiwyg = "true";
defparam \CPU0|OLVL .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N0
cycloneive_lcell_comb \CPU0|data_in[0]~11 (
// Equation(s):
// \CPU0|data_in[0]~11_combout  = (\CPU0|Equal4~1_combout  & (((\CPU0|OLVL~q )))) # (!\CPU0|Equal4~1_combout  & (\CPU0|OCRL [0] & ((\CPU0|Equal8~1_combout ))))

	.dataa(\CPU0|Equal4~1_combout ),
	.datab(\CPU0|OCRL [0]),
	.datac(\CPU0|OLVL~q ),
	.datad(\CPU0|Equal8~1_combout ),
	.cin(gnd),
	.combout(\CPU0|data_in[0]~11_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|data_in[0]~11 .lut_mask = 16'hE4A0;
defparam \CPU0|data_in[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N2
cycloneive_lcell_comb \CPU0|data_in[0]~12 (
// Equation(s):
// \CPU0|data_in[0]~12_combout  = (\CPU0|data_in[0]~2_combout ) # ((!\CPU0|always1~3_combout  & ((\CPU0|data_in[0]~10_combout ) # (\CPU0|data_in[0]~11_combout ))))

	.dataa(\CPU0|data_in[0]~10_combout ),
	.datab(\CPU0|always1~3_combout ),
	.datac(\CPU0|data_in[0]~2_combout ),
	.datad(\CPU0|data_in[0]~11_combout ),
	.cin(gnd),
	.combout(\CPU0|data_in[0]~12_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|data_in[0]~12 .lut_mask = 16'hF3F2;
defparam \CPU0|data_in[0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N10
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector140~0 (
// Equation(s):
// \CPU0|cpu01_inst|Selector140~0_combout  = (\CPU0|cpu01_inst|state.fetch_state~q  & (((\CPU0|data_in[0]~12_combout )))) # (!\CPU0|cpu01_inst|state.fetch_state~q  & (((\CPU0|cpu01_inst|op_code [0])) # (!\CPU0|cpu01_inst|state.reset_state~q )))

	.dataa(\CPU0|cpu01_inst|state.reset_state~q ),
	.datab(\CPU0|cpu01_inst|state.fetch_state~q ),
	.datac(\CPU0|cpu01_inst|op_code [0]),
	.datad(\CPU0|data_in[0]~12_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector140~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector140~0 .lut_mask = 16'hFD31;
defparam \CPU0|cpu01_inst|Selector140~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y10_N11
dffeas \CPU0|cpu01_inst|op_code[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|Selector140~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\CPU0|hold_s~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|op_code [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|op_code[0] .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|op_code[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N24
cycloneive_lcell_comb \CPU0|cpu01_inst|Decoder7~10 (
// Equation(s):
// \CPU0|cpu01_inst|Decoder7~10_combout  = (!\CPU0|cpu01_inst|op_code [2] & (\CPU0|cpu01_inst|op_code [1] & (!\CPU0|cpu01_inst|op_code [3] & !\CPU0|cpu01_inst|op_code [0])))

	.dataa(\CPU0|cpu01_inst|op_code [2]),
	.datab(\CPU0|cpu01_inst|op_code [1]),
	.datac(\CPU0|cpu01_inst|op_code [3]),
	.datad(\CPU0|cpu01_inst|op_code [0]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Decoder7~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Decoder7~10 .lut_mask = 16'h0004;
defparam \CPU0|cpu01_inst|Decoder7~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N8
cycloneive_lcell_comb \CPU0|cpu01_inst|state~73 (
// Equation(s):
// \CPU0|cpu01_inst|state~73_combout  = (\CPU0|cpu01_inst|state.decode_state~q  & (\CPU0|cpu01_inst|Decoder7~10_combout  & \CPU0|cpu01_inst|Decoder8~2_combout ))

	.dataa(\CPU0|cpu01_inst|state.decode_state~q ),
	.datab(\CPU0|cpu01_inst|Decoder7~10_combout ),
	.datac(\CPU0|cpu01_inst|Decoder8~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state~73_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state~73 .lut_mask = 16'h8080;
defparam \CPU0|cpu01_inst|state~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y14_N9
dffeas \CPU0|cpu01_inst|state.pula_state (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|state~73_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!button_s[3]),
	.sload(gnd),
	.ena(\CPU0|cpu01_inst|state~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|state.pula_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|state.pula_state .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|state.pula_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N8
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector63~2 (
// Equation(s):
// \CPU0|cpu01_inst|Selector63~2_combout  = (!\CPU0|cpu01_inst|Selector65~5_combout  & ((\CPU0|cpu01_inst|Selector228~2_combout  & ((\CPU0|cpu01_inst|Selector170~8_combout ))) # (!\CPU0|cpu01_inst|Selector228~2_combout  & 
// (\CPU0|cpu01_inst|Selector178~7_combout ))))

	.dataa(\CPU0|cpu01_inst|Selector228~2_combout ),
	.datab(\CPU0|cpu01_inst|Selector178~7_combout ),
	.datac(\CPU0|cpu01_inst|Selector65~5_combout ),
	.datad(\CPU0|cpu01_inst|Selector170~8_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector63~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector63~2 .lut_mask = 16'h0E04;
defparam \CPU0|cpu01_inst|Selector63~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N24
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector63~3 (
// Equation(s):
// \CPU0|cpu01_inst|Selector63~3_combout  = (\CPU0|cpu01_inst|Selector63~2_combout ) # ((\CPU0|cpu01_inst|op_code[2]~1_combout  & ((\CPU0|cpu01_inst|state.rti_acca_state~q ) # (\CPU0|cpu01_inst|state.pula_state~q ))))

	.dataa(\CPU0|cpu01_inst|op_code[2]~1_combout ),
	.datab(\CPU0|cpu01_inst|state.rti_acca_state~q ),
	.datac(\CPU0|cpu01_inst|state.pula_state~q ),
	.datad(\CPU0|cpu01_inst|Selector63~2_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector63~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector63~3 .lut_mask = 16'hFFA8;
defparam \CPU0|cpu01_inst|Selector63~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y13_N25
dffeas \CPU0|cpu01_inst|acca[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|Selector63~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|cpu01_inst|acca[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|acca [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|acca[2] .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|acca[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N28
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector21~0 (
// Equation(s):
// \CPU0|cpu01_inst|Selector21~0_combout  = (\CPU0|cpu01_inst|acca [2] & ((\CPU0|cpu01_inst|state.psha_state~q ) # ((\CPU0|cpu01_inst|state.int_acca_state~q ) # (!\CPU0|cpu01_inst|acca_ctrl~0_combout ))))

	.dataa(\CPU0|cpu01_inst|state.psha_state~q ),
	.datab(\CPU0|cpu01_inst|state.int_acca_state~q ),
	.datac(\CPU0|cpu01_inst|acca_ctrl~0_combout ),
	.datad(\CPU0|cpu01_inst|acca [2]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector21~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector21~0 .lut_mask = 16'hEF00;
defparam \CPU0|cpu01_inst|Selector21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N10
cycloneive_lcell_comb \CPU0|cpu01_inst|WideOr164~1 (
// Equation(s):
// \CPU0|cpu01_inst|WideOr164~1_combout  = (!\CPU0|cpu01_inst|state.write8_state~q  & (!\CPU0|cpu01_inst|state.read16_state~q  & !\CPU0|cpu01_inst|state.read8_state~q ))

	.dataa(\CPU0|cpu01_inst|state.write8_state~q ),
	.datab(\CPU0|cpu01_inst|state.read16_state~q ),
	.datac(\CPU0|cpu01_inst|state.read8_state~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|WideOr164~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|WideOr164~1 .lut_mask = 16'h0101;
defparam \CPU0|cpu01_inst|WideOr164~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N12
cycloneive_lcell_comb \CPU0|cpu01_inst|WideOr164 (
// Equation(s):
// \CPU0|cpu01_inst|WideOr164~combout  = (((\CPU0|cpu01_inst|state.int_mask_state~q ) # (!\CPU0|cpu01_inst|WideOr142~2_combout )) # (!\CPU0|cpu01_inst|WideOr164~1_combout )) # (!\CPU0|cpu01_inst|WideOr164~0_combout )

	.dataa(\CPU0|cpu01_inst|WideOr164~0_combout ),
	.datab(\CPU0|cpu01_inst|WideOr164~1_combout ),
	.datac(\CPU0|cpu01_inst|WideOr142~2_combout ),
	.datad(\CPU0|cpu01_inst|state.int_mask_state~q ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|WideOr164~combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|WideOr164 .lut_mask = 16'hFF7F;
defparam \CPU0|cpu01_inst|WideOr164 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N10
cycloneive_lcell_comb \CPU0|cpu01_inst|state~89 (
// Equation(s):
// \CPU0|cpu01_inst|state~89_combout  = (button_s[3] & \CPU0|cpu01_inst|state.int_pcl_state~q )

	.dataa(button_s[3]),
	.datab(gnd),
	.datac(\CPU0|cpu01_inst|state.int_pcl_state~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state~89_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state~89 .lut_mask = 16'hA0A0;
defparam \CPU0|cpu01_inst|state~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y13_N11
dffeas \CPU0|cpu01_inst|state.int_pch_state (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|state~89_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|cpu01_inst|state~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|state.int_pch_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|state.int_pch_state .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|state.int_pch_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N20
cycloneive_lcell_comb \CPU0|cpu01_inst|state~79 (
// Equation(s):
// \CPU0|cpu01_inst|state~79_combout  = (button_s[3] & \CPU0|cpu01_inst|state.int_pch_state~q )

	.dataa(button_s[3]),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU0|cpu01_inst|state.int_pch_state~q ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state~79_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state~79 .lut_mask = 16'hAA00;
defparam \CPU0|cpu01_inst|state~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y13_N21
dffeas \CPU0|cpu01_inst|state.int_ixl_state (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|state~79_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|cpu01_inst|state~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|state.int_ixl_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|state.int_ixl_state .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|state.int_ixl_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N30
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector21~2 (
// Equation(s):
// \CPU0|cpu01_inst|Selector21~2_combout  = (\CPU0|cpu01_inst|xreg [2] & (((\CPU0|cpu01_inst|state.pshx_lo_state~q ) # (\CPU0|cpu01_inst|state.int_ixl_state~q )) # (!\CPU0|cpu01_inst|ix_ctrl~0_combout )))

	.dataa(\CPU0|cpu01_inst|xreg [2]),
	.datab(\CPU0|cpu01_inst|ix_ctrl~0_combout ),
	.datac(\CPU0|cpu01_inst|state.pshx_lo_state~q ),
	.datad(\CPU0|cpu01_inst|state.int_ixl_state~q ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector21~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector21~2 .lut_mask = 16'hAAA2;
defparam \CPU0|cpu01_inst|Selector21~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N6
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector21~1 (
// Equation(s):
// \CPU0|cpu01_inst|Selector21~1_combout  = (\CPU0|cpu01_inst|WideOr168~0_combout  & ((\CPU0|cpu01_inst|xreg [10]) # ((\CPU0|cpu01_inst|WideOr169~0_combout  & \CPU0|cpu01_inst|cc [2])))) # (!\CPU0|cpu01_inst|WideOr168~0_combout  & 
// (((\CPU0|cpu01_inst|WideOr169~0_combout  & \CPU0|cpu01_inst|cc [2]))))

	.dataa(\CPU0|cpu01_inst|WideOr168~0_combout ),
	.datab(\CPU0|cpu01_inst|xreg [10]),
	.datac(\CPU0|cpu01_inst|WideOr169~0_combout ),
	.datad(\CPU0|cpu01_inst|cc [2]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector21~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector21~1 .lut_mask = 16'hF888;
defparam \CPU0|cpu01_inst|Selector21~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N16
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector21~3 (
// Equation(s):
// \CPU0|cpu01_inst|Selector21~3_combout  = (\CPU0|cpu01_inst|Selector21~2_combout ) # ((\CPU0|cpu01_inst|Selector21~1_combout ) # ((\CPU0|cpu01_inst|accb [2] & \CPU0|cpu01_inst|WideOr166~0_combout )))

	.dataa(\CPU0|cpu01_inst|accb [2]),
	.datab(\CPU0|cpu01_inst|WideOr166~0_combout ),
	.datac(\CPU0|cpu01_inst|Selector21~2_combout ),
	.datad(\CPU0|cpu01_inst|Selector21~1_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector21~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector21~3 .lut_mask = 16'hFFF8;
defparam \CPU0|cpu01_inst|Selector21~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N26
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector21~4 (
// Equation(s):
// \CPU0|cpu01_inst|Selector21~4_combout  = (\CPU0|cpu01_inst|WideOr171~combout  & ((\CPU0|cpu01_inst|pc [10]) # ((\CPU0|cpu01_inst|state.write16_state~q  & \CPU0|cpu01_inst|md [10])))) # (!\CPU0|cpu01_inst|WideOr171~combout  & 
// (\CPU0|cpu01_inst|state.write16_state~q  & (\CPU0|cpu01_inst|md [10])))

	.dataa(\CPU0|cpu01_inst|WideOr171~combout ),
	.datab(\CPU0|cpu01_inst|state.write16_state~q ),
	.datac(\CPU0|cpu01_inst|md [10]),
	.datad(\CPU0|cpu01_inst|pc [10]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector21~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector21~4 .lut_mask = 16'hEAC0;
defparam \CPU0|cpu01_inst|Selector21~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N20
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector21~5 (
// Equation(s):
// \CPU0|cpu01_inst|Selector21~5_combout  = (\CPU0|cpu01_inst|Selector21~3_combout ) # ((\CPU0|cpu01_inst|Selector21~4_combout ) # ((\CPU0|cpu01_inst|WideOr170~combout  & \CPU0|cpu01_inst|pc [2])))

	.dataa(\CPU0|cpu01_inst|WideOr170~combout ),
	.datab(\CPU0|cpu01_inst|Selector21~3_combout ),
	.datac(\CPU0|cpu01_inst|Selector21~4_combout ),
	.datad(\CPU0|cpu01_inst|pc [2]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector21~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector21~5 .lut_mask = 16'hFEFC;
defparam \CPU0|cpu01_inst|Selector21~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N22
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector21~6 (
// Equation(s):
// \CPU0|cpu01_inst|Selector21~6_combout  = (\CPU0|cpu01_inst|Selector21~0_combout ) # ((\CPU0|cpu01_inst|Selector21~5_combout ) # ((\CPU0|cpu01_inst|md [2] & \CPU0|cpu01_inst|WideOr164~combout )))

	.dataa(\CPU0|cpu01_inst|md [2]),
	.datab(\CPU0|cpu01_inst|Selector21~0_combout ),
	.datac(\CPU0|cpu01_inst|WideOr164~combout ),
	.datad(\CPU0|cpu01_inst|Selector21~5_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector21~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector21~6 .lut_mask = 16'hFFEC;
defparam \CPU0|cpu01_inst|Selector21~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N26
cycloneive_lcell_comb \CPU0|ETOI~0 (
// Equation(s):
// \CPU0|ETOI~0_combout  = (\CPU0|cpu01_inst|Selector21~6_combout  & !\reset~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|cpu01_inst|Selector21~6_combout ),
	.datad(\reset~q ),
	.cin(gnd),
	.combout(\CPU0|ETOI~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|ETOI~0 .lut_mask = 16'h00F0;
defparam \CPU0|ETOI~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y12_N21
dffeas \CPU0|ETOI (
	.clk(!\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|ETOI~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|EOCI~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|ETOI~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|ETOI .is_wysiwyg = "true";
defparam \CPU0|ETOI .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N0
cycloneive_lcell_comb \CPU0|cpu01_inst|always19~3 (
// Equation(s):
// \CPU0|cpu01_inst|always19~3_combout  = (\CPU0|Equal9~4_combout  & (!\CPU0|ETOI~q  & ((!\CPU0|Equal10~27_combout ) # (!\CPU0|EOCI~q )))) # (!\CPU0|Equal9~4_combout  & (((!\CPU0|Equal10~27_combout ) # (!\CPU0|EOCI~q ))))

	.dataa(\CPU0|Equal9~4_combout ),
	.datab(\CPU0|ETOI~q ),
	.datac(\CPU0|EOCI~q ),
	.datad(\CPU0|Equal10~27_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|always19~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|always19~3 .lut_mask = 16'h0777;
defparam \CPU0|cpu01_inst|always19~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N26
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector294~1 (
// Equation(s):
// \CPU0|cpu01_inst|Selector294~1_combout  = (\CPU0|cpu01_inst|state.int_wai_state~q  & (\CPU0|cpu01_inst|Selector292~0_combout  & ((\CPU0|cpu01_inst|nmi_ack~q ) # (!\CPU0|cpu01_inst|nmi_req~q ))))

	.dataa(\CPU0|cpu01_inst|nmi_ack~q ),
	.datab(\CPU0|cpu01_inst|nmi_req~q ),
	.datac(\CPU0|cpu01_inst|state.int_wai_state~q ),
	.datad(\CPU0|cpu01_inst|Selector292~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector294~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector294~1 .lut_mask = 16'hB000;
defparam \CPU0|cpu01_inst|Selector294~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N6
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector294~0 (
// Equation(s):
// \CPU0|cpu01_inst|Selector294~0_combout  = (\CPU0|cpu01_inst|state.int_cc_state~q  & !\CPU0|cpu01_inst|nmi_req~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|cpu01_inst|state.int_cc_state~q ),
	.datad(\CPU0|cpu01_inst|nmi_req~q ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector294~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector294~0 .lut_mask = 16'h00F0;
defparam \CPU0|cpu01_inst|Selector294~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N10
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector294~2 (
// Equation(s):
// \CPU0|cpu01_inst|Selector294~2_combout  = (!\CPU0|cpu01_inst|cc [4] & ((\CPU0|cpu01_inst|Selector294~1_combout ) # ((!\CPU0|cpu01_inst|always19~3_combout  & \CPU0|cpu01_inst|Selector294~0_combout ))))

	.dataa(\CPU0|cpu01_inst|cc [4]),
	.datab(\CPU0|cpu01_inst|always19~3_combout ),
	.datac(\CPU0|cpu01_inst|Selector294~1_combout ),
	.datad(\CPU0|cpu01_inst|Selector294~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector294~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector294~2 .lut_mask = 16'h5150;
defparam \CPU0|cpu01_inst|Selector294~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y11_N11
dffeas \CPU0|cpu01_inst|state.int_mask_state (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|Selector294~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!button_s[3]),
	.sload(gnd),
	.ena(\CPU0|cpu01_inst|state~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|state.int_mask_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|state.int_mask_state .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|state.int_mask_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N0
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector296~1 (
// Equation(s):
// \CPU0|cpu01_inst|Selector296~1_combout  = (\CPU0|cpu01_inst|state.int_mask_state~q ) # (!\CPU0|cpu01_inst|Selector130~1_combout )

	.dataa(\CPU0|cpu01_inst|Selector130~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU0|cpu01_inst|state.int_mask_state~q ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector296~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector296~1 .lut_mask = 16'hFF55;
defparam \CPU0|cpu01_inst|Selector296~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y15_N1
dffeas \CPU0|cpu01_inst|state.vect_hi_state (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|Selector296~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!button_s[3]),
	.sload(gnd),
	.ena(\CPU0|cpu01_inst|state~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|state.vect_hi_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|state.vect_hi_state .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|state.vect_hi_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N12
cycloneive_lcell_comb \CPU0|cpu01_inst|state~94 (
// Equation(s):
// \CPU0|cpu01_inst|state~94_combout  = (\CPU0|cpu01_inst|state.vect_hi_state~q  & button_s[3])

	.dataa(gnd),
	.datab(\CPU0|cpu01_inst|state.vect_hi_state~q ),
	.datac(gnd),
	.datad(button_s[3]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state~94_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state~94 .lut_mask = 16'hCC00;
defparam \CPU0|cpu01_inst|state~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y14_N13
dffeas \CPU0|cpu01_inst|state.vect_lo_state (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|state~94_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|cpu01_inst|state~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|state.vect_lo_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|state.vect_lo_state .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|state.vect_lo_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N30
cycloneive_lcell_comb \CPU0|cpu01_inst|WideOr142~3 (
// Equation(s):
// \CPU0|cpu01_inst|WideOr142~3_combout  = (\CPU0|cpu01_inst|WideOr164~1_combout  & (!\CPU0|cpu01_inst|state.rts_lo_state~q  & (!\CPU0|cpu01_inst|state.immediate16_state~q  & !\CPU0|cpu01_inst|state.vect_lo_state~q )))

	.dataa(\CPU0|cpu01_inst|WideOr164~1_combout ),
	.datab(\CPU0|cpu01_inst|state.rts_lo_state~q ),
	.datac(\CPU0|cpu01_inst|state.immediate16_state~q ),
	.datad(\CPU0|cpu01_inst|state.vect_lo_state~q ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|WideOr142~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|WideOr142~3 .lut_mask = 16'h0002;
defparam \CPU0|cpu01_inst|WideOr142~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N16
cycloneive_lcell_comb \CPU0|cpu01_inst|WideOr142~5 (
// Equation(s):
// \CPU0|cpu01_inst|WideOr142~5_combout  = (!\CPU0|cpu01_inst|state.vect_hi_state~q  & (\CPU0|cpu01_inst|WideOr142~3_combout  & (!\CPU0|cpu01_inst|state.write16_state~q  & \CPU0|cpu01_inst|WideOr142~4_combout )))

	.dataa(\CPU0|cpu01_inst|state.vect_hi_state~q ),
	.datab(\CPU0|cpu01_inst|WideOr142~3_combout ),
	.datac(\CPU0|cpu01_inst|state.write16_state~q ),
	.datad(\CPU0|cpu01_inst|WideOr142~4_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|WideOr142~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|WideOr142~5 .lut_mask = 16'h0400;
defparam \CPU0|cpu01_inst|WideOr142~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N16
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector257~1 (
// Equation(s):
// \CPU0|cpu01_inst|Selector257~1_combout  = (\CPU0|cpu01_inst|state.decode_state~q  & \CPU0|cpu01_inst|op_code [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|cpu01_inst|state.decode_state~q ),
	.datad(\CPU0|cpu01_inst|op_code [4]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector257~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector257~1 .lut_mask = 16'hF000;
defparam \CPU0|cpu01_inst|Selector257~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N26
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector257~2 (
// Equation(s):
// \CPU0|cpu01_inst|Selector257~2_combout  = (\CPU0|cpu01_inst|Selector257~0_combout  & ((\CPU0|cpu01_inst|Selector257~1_combout ) # ((\CPU0|cpu01_inst|Selector278~0_combout  & \CPU0|cpu01_inst|Equal5~1_combout )))) # (!\CPU0|cpu01_inst|Selector257~0_combout 
//  & (((\CPU0|cpu01_inst|Selector278~0_combout  & \CPU0|cpu01_inst|Equal5~1_combout ))))

	.dataa(\CPU0|cpu01_inst|Selector257~0_combout ),
	.datab(\CPU0|cpu01_inst|Selector257~1_combout ),
	.datac(\CPU0|cpu01_inst|Selector278~0_combout ),
	.datad(\CPU0|cpu01_inst|Equal5~1_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector257~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector257~2 .lut_mask = 16'hF888;
defparam \CPU0|cpu01_inst|Selector257~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N16
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector290~1 (
// Equation(s):
// \CPU0|cpu01_inst|Selector290~1_combout  = ((\CPU0|cpu01_inst|op_code [4] & ((!\CPU0|cpu01_inst|state.extended_state~q ))) # (!\CPU0|cpu01_inst|op_code [4] & (!\CPU0|cpu01_inst|state.indexed_state~q ))) # (!\CPU0|cpu01_inst|Selector290~0_combout )

	.dataa(\CPU0|cpu01_inst|Selector290~0_combout ),
	.datab(\CPU0|cpu01_inst|op_code [4]),
	.datac(\CPU0|cpu01_inst|state.indexed_state~q ),
	.datad(\CPU0|cpu01_inst|state.extended_state~q ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector290~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector290~1 .lut_mask = 16'h57DF;
defparam \CPU0|cpu01_inst|Selector290~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N28
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector257~3 (
// Equation(s):
// \CPU0|cpu01_inst|Selector257~3_combout  = (\CPU0|cpu01_inst|op_code [6] & (((\CPU0|cpu01_inst|Decoder7~3_combout  & !\CPU0|cpu01_inst|Selector290~1_combout )))) # (!\CPU0|cpu01_inst|op_code [6] & ((\CPU0|cpu01_inst|Selector257~2_combout ) # 
// ((\CPU0|cpu01_inst|Decoder7~3_combout  & !\CPU0|cpu01_inst|Selector290~1_combout ))))

	.dataa(\CPU0|cpu01_inst|op_code [6]),
	.datab(\CPU0|cpu01_inst|Selector257~2_combout ),
	.datac(\CPU0|cpu01_inst|Decoder7~3_combout ),
	.datad(\CPU0|cpu01_inst|Selector290~1_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector257~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector257~3 .lut_mask = 16'h44F4;
defparam \CPU0|cpu01_inst|Selector257~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N14
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector257~4 (
// Equation(s):
// \CPU0|cpu01_inst|Selector257~4_combout  = (\CPU0|cpu01_inst|Selector257~3_combout ) # ((\CPU0|cpu01_inst|WideOr142~5_combout  & \CPU0|cpu01_inst|WideOr142~2_combout ))

	.dataa(gnd),
	.datab(\CPU0|cpu01_inst|WideOr142~5_combout ),
	.datac(\CPU0|cpu01_inst|WideOr142~2_combout ),
	.datad(\CPU0|cpu01_inst|Selector257~3_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector257~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector257~4 .lut_mask = 16'hFFC0;
defparam \CPU0|cpu01_inst|Selector257~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N22
cycloneive_lcell_comb \CPU0|cpu01_inst|WideNor12 (
// Equation(s):
// \CPU0|cpu01_inst|WideNor12~combout  = (!\CPU0|cpu01_inst|Selector253~9_combout  & (!\CPU0|cpu01_inst|Selector257~4_combout  & (\CPU0|cpu01_inst|WideNor12~0_combout  & !\CPU0|cpu01_inst|Selector256~3_combout )))

	.dataa(\CPU0|cpu01_inst|Selector253~9_combout ),
	.datab(\CPU0|cpu01_inst|Selector257~4_combout ),
	.datac(\CPU0|cpu01_inst|WideNor12~0_combout ),
	.datad(\CPU0|cpu01_inst|Selector256~3_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|WideNor12~combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|WideNor12 .lut_mask = 16'h0010;
defparam \CPU0|cpu01_inst|WideNor12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N26
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector60~2 (
// Equation(s):
// \CPU0|cpu01_inst|Selector60~2_combout  = (!\CPU0|cpu01_inst|Selector65~5_combout  & ((\CPU0|cpu01_inst|Selector228~2_combout  & (\CPU0|cpu01_inst|Selector167~8_combout )) # (!\CPU0|cpu01_inst|Selector228~2_combout  & 
// ((\CPU0|cpu01_inst|Selector175~7_combout )))))

	.dataa(\CPU0|cpu01_inst|Selector65~5_combout ),
	.datab(\CPU0|cpu01_inst|Selector167~8_combout ),
	.datac(\CPU0|cpu01_inst|Selector228~2_combout ),
	.datad(\CPU0|cpu01_inst|Selector175~7_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector60~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector60~2 .lut_mask = 16'h4540;
defparam \CPU0|cpu01_inst|Selector60~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N18
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector60~3 (
// Equation(s):
// \CPU0|cpu01_inst|Selector60~3_combout  = (\CPU0|cpu01_inst|Selector60~2_combout ) # ((\CPU0|cpu01_inst|op_code[5]~4_combout  & ((\CPU0|cpu01_inst|state.rti_acca_state~q ) # (\CPU0|cpu01_inst|state.pula_state~q ))))

	.dataa(\CPU0|cpu01_inst|op_code[5]~4_combout ),
	.datab(\CPU0|cpu01_inst|Selector60~2_combout ),
	.datac(\CPU0|cpu01_inst|state.rti_acca_state~q ),
	.datad(\CPU0|cpu01_inst|state.pula_state~q ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector60~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector60~3 .lut_mask = 16'hEEEC;
defparam \CPU0|cpu01_inst|Selector60~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y13_N19
dffeas \CPU0|cpu01_inst|acca[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|Selector60~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|cpu01_inst|acca[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|acca [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|acca[5] .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|acca[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N6
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector151~1 (
// Equation(s):
// \CPU0|cpu01_inst|Selector151~1_combout  = (\CPU0|cpu01_inst|accb [5] & (((\CPU0|cpu01_inst|Selector253~9_combout  & \CPU0|cpu01_inst|acca [5])) # (!\CPU0|cpu01_inst|WideNor12~0_combout ))) # (!\CPU0|cpu01_inst|accb [5] & 
// (\CPU0|cpu01_inst|Selector253~9_combout  & (\CPU0|cpu01_inst|acca [5])))

	.dataa(\CPU0|cpu01_inst|accb [5]),
	.datab(\CPU0|cpu01_inst|Selector253~9_combout ),
	.datac(\CPU0|cpu01_inst|acca [5]),
	.datad(\CPU0|cpu01_inst|WideNor12~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector151~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector151~1 .lut_mask = 16'hC0EA;
defparam \CPU0|cpu01_inst|Selector151~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N28
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector151~0 (
// Equation(s):
// \CPU0|cpu01_inst|Selector151~0_combout  = (\CPU0|cpu01_inst|xreg [5] & ((\CPU0|cpu01_inst|Selector256~3_combout ) # ((\CPU0|cpu01_inst|sp [5] & \CPU0|cpu01_inst|Selector257~4_combout )))) # (!\CPU0|cpu01_inst|xreg [5] & (\CPU0|cpu01_inst|sp [5] & 
// ((\CPU0|cpu01_inst|Selector257~4_combout ))))

	.dataa(\CPU0|cpu01_inst|xreg [5]),
	.datab(\CPU0|cpu01_inst|sp [5]),
	.datac(\CPU0|cpu01_inst|Selector256~3_combout ),
	.datad(\CPU0|cpu01_inst|Selector257~4_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector151~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector151~0 .lut_mask = 16'hECA0;
defparam \CPU0|cpu01_inst|Selector151~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N8
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector151~2 (
// Equation(s):
// \CPU0|cpu01_inst|Selector151~2_combout  = (\CPU0|cpu01_inst|Selector151~1_combout ) # ((\CPU0|cpu01_inst|Selector151~0_combout ) # ((\CPU0|cpu01_inst|md [5] & \CPU0|cpu01_inst|WideNor12~combout )))

	.dataa(\CPU0|cpu01_inst|md [5]),
	.datab(\CPU0|cpu01_inst|WideNor12~combout ),
	.datac(\CPU0|cpu01_inst|Selector151~1_combout ),
	.datad(\CPU0|cpu01_inst|Selector151~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector151~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector151~2 .lut_mask = 16'hFFF8;
defparam \CPU0|cpu01_inst|Selector151~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N8
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector176~3 (
// Equation(s):
// \CPU0|cpu01_inst|Selector176~3_combout  = (\CPU0|cpu01_inst|alu_ctrl.alu_tpa~0_combout  & ((\CPU0|cpu01_inst|cc [4]) # ((\CPU0|cpu01_inst|alu_ctrl.alu_daa~0_combout  & \CPU0|cpu01_inst|Add7~6_combout )))) # (!\CPU0|cpu01_inst|alu_ctrl.alu_tpa~0_combout  & 
// (((\CPU0|cpu01_inst|alu_ctrl.alu_daa~0_combout  & \CPU0|cpu01_inst|Add7~6_combout ))))

	.dataa(\CPU0|cpu01_inst|alu_ctrl.alu_tpa~0_combout ),
	.datab(\CPU0|cpu01_inst|cc [4]),
	.datac(\CPU0|cpu01_inst|alu_ctrl.alu_daa~0_combout ),
	.datad(\CPU0|cpu01_inst|Add7~6_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector176~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector176~3 .lut_mask = 16'hF888;
defparam \CPU0|cpu01_inst|Selector176~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N2
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector176~4 (
// Equation(s):
// \CPU0|cpu01_inst|Selector176~4_combout  = (\CPU0|cpu01_inst|WideOr10~2_combout  & ((\CPU0|cpu01_inst|Add2~10_combout ) # ((\CPU0|cpu01_inst|Add4~10_combout  & \CPU0|cpu01_inst|WideOr11~2_combout )))) # (!\CPU0|cpu01_inst|WideOr10~2_combout  & 
// (\CPU0|cpu01_inst|Add4~10_combout  & (\CPU0|cpu01_inst|WideOr11~2_combout )))

	.dataa(\CPU0|cpu01_inst|WideOr10~2_combout ),
	.datab(\CPU0|cpu01_inst|Add4~10_combout ),
	.datac(\CPU0|cpu01_inst|WideOr11~2_combout ),
	.datad(\CPU0|cpu01_inst|Add2~10_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector176~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector176~4 .lut_mask = 16'hEAC0;
defparam \CPU0|cpu01_inst|Selector176~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N4
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector176~5 (
// Equation(s):
// \CPU0|cpu01_inst|Selector176~5_combout  = (\CPU0|cpu01_inst|Selector176~3_combout ) # ((\CPU0|cpu01_inst|Selector176~4_combout ) # ((\CPU0|cpu01_inst|Add6~8_combout  & \CPU0|cpu01_inst|Selector269~0_combout )))

	.dataa(\CPU0|cpu01_inst|Add6~8_combout ),
	.datab(\CPU0|cpu01_inst|Selector269~0_combout ),
	.datac(\CPU0|cpu01_inst|Selector176~3_combout ),
	.datad(\CPU0|cpu01_inst|Selector176~4_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector176~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector176~5 .lut_mask = 16'hFFF8;
defparam \CPU0|cpu01_inst|Selector176~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N22
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector176~6 (
// Equation(s):
// \CPU0|cpu01_inst|Selector176~6_combout  = (\CPU0|cpu01_inst|Selector176~5_combout ) # ((!\CPU0|cpu01_inst|WideOr13~3_combout  & \CPU0|cpu01_inst|Selector151~2_combout ))

	.dataa(\CPU0|cpu01_inst|WideOr13~3_combout ),
	.datab(\CPU0|cpu01_inst|Selector151~2_combout ),
	.datac(\CPU0|cpu01_inst|Selector176~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector176~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector176~6 .lut_mask = 16'hF4F4;
defparam \CPU0|cpu01_inst|Selector176~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N20
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector176~0 (
// Equation(s):
// \CPU0|cpu01_inst|Selector176~0_combout  = (\CPU0|cpu01_inst|Selector173~4_combout ) # ((\CPU0|cpu01_inst|Selector152~2_combout  & (\CPU0|cpu01_inst|Selector228~0_combout  & \CPU0|cpu01_inst|Selector278~0_combout )))

	.dataa(\CPU0|cpu01_inst|Selector152~2_combout ),
	.datab(\CPU0|cpu01_inst|Selector173~4_combout ),
	.datac(\CPU0|cpu01_inst|Selector228~0_combout ),
	.datad(\CPU0|cpu01_inst|Selector278~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector176~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector176~0 .lut_mask = 16'hECCC;
defparam \CPU0|cpu01_inst|Selector176~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N2
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector176~1 (
// Equation(s):
// \CPU0|cpu01_inst|Selector176~1_combout  = (\CPU0|cpu01_inst|Selector160~0_combout  & ((\CPU0|cpu01_inst|Selector176~0_combout ) # ((\CPU0|cpu01_inst|alu_ctrl.alu_eor~2_combout  & !\CPU0|cpu01_inst|Selector152~2_combout )))) # 
// (!\CPU0|cpu01_inst|Selector160~0_combout  & (\CPU0|cpu01_inst|alu_ctrl.alu_eor~2_combout  & ((\CPU0|cpu01_inst|Selector152~2_combout ))))

	.dataa(\CPU0|cpu01_inst|alu_ctrl.alu_eor~2_combout ),
	.datab(\CPU0|cpu01_inst|Selector160~0_combout ),
	.datac(\CPU0|cpu01_inst|Selector176~0_combout ),
	.datad(\CPU0|cpu01_inst|Selector152~2_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector176~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector176~1 .lut_mask = 16'hE2C8;
defparam \CPU0|cpu01_inst|Selector176~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N30
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector176~2 (
// Equation(s):
// \CPU0|cpu01_inst|Selector176~2_combout  = (\CPU0|cpu01_inst|Selector176~1_combout ) # ((\CPU0|cpu01_inst|Selector152~2_combout  & ((!\CPU0|cpu01_inst|Selector173~7_combout ))) # (!\CPU0|cpu01_inst|Selector152~2_combout  & 
// (\CPU0|cpu01_inst|Selector270~0_combout )))

	.dataa(\CPU0|cpu01_inst|Selector152~2_combout ),
	.datab(\CPU0|cpu01_inst|Selector176~1_combout ),
	.datac(\CPU0|cpu01_inst|Selector270~0_combout ),
	.datad(\CPU0|cpu01_inst|Selector173~7_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector176~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector176~2 .lut_mask = 16'hDCFE;
defparam \CPU0|cpu01_inst|Selector176~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N0
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector176~7 (
// Equation(s):
// \CPU0|cpu01_inst|Selector176~7_combout  = (\CPU0|cpu01_inst|Selector176~6_combout ) # ((\CPU0|cpu01_inst|Selector176~2_combout ) # ((\CPU0|cpu01_inst|WideOr12~combout  & \CPU0|cpu01_inst|Selector153~2_combout )))

	.dataa(\CPU0|cpu01_inst|WideOr12~combout ),
	.datab(\CPU0|cpu01_inst|Selector176~6_combout ),
	.datac(\CPU0|cpu01_inst|Selector176~2_combout ),
	.datad(\CPU0|cpu01_inst|Selector153~2_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector176~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector176~7 .lut_mask = 16'hFEFC;
defparam \CPU0|cpu01_inst|Selector176~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y11_N1
dffeas \CPU0|cpu01_inst|sp[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|Selector176~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|cpu01_inst|sp[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|sp [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|sp[4] .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|sp[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N26
cycloneive_lcell_comb \arbiter_inst|system_address[4]~3 (
// Equation(s):
// \arbiter_inst|system_address[4]~3_combout  = (\CPU0|cpu01_inst|address~3_combout  & (\CPU0|cpu01_inst|Selector11~0_combout )) # (!\CPU0|cpu01_inst|address~3_combout  & ((\CPU0|cpu01_inst|sp [4])))

	.dataa(\CPU0|cpu01_inst|Selector11~0_combout ),
	.datab(\CPU0|cpu01_inst|address~3_combout ),
	.datac(gnd),
	.datad(\CPU0|cpu01_inst|sp [4]),
	.cin(gnd),
	.combout(\arbiter_inst|system_address[4]~3_combout ),
	.cout());
// synopsys translate_off
defparam \arbiter_inst|system_address[4]~3 .lut_mask = 16'hBB88;
defparam \arbiter_inst|system_address[4]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y8_N4
cycloneive_lcell_comb \CPU0|iMEM|REGS[121][1]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[121][1]~feeder_combout  = \CPU0|OCRH~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[121][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[121][1]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[121][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N4
cycloneive_lcell_comb \CPU0|iMEM|REGS[121][1]~54 (
// Equation(s):
// \CPU0|iMEM|REGS[121][1]~54_combout  = (\reset~q ) # ((\CPU0|iMEM|REGS[117][2]~52_combout  & (\CPU0|iMEM|REGS[86][5]~1_combout  & \CPU0|iMEM|Decoder0~4_combout )))

	.dataa(\reset~q ),
	.datab(\CPU0|iMEM|REGS[117][2]~52_combout ),
	.datac(\CPU0|iMEM|REGS[86][5]~1_combout ),
	.datad(\CPU0|iMEM|Decoder0~4_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[121][1]~54_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[121][1]~54 .lut_mask = 16'hEAAA;
defparam \CPU0|iMEM|REGS[121][1]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y8_N5
dffeas \CPU0|iMEM|REGS[121][1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[121][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[121][1]~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[121][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[121][1] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[121][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N8
cycloneive_lcell_comb \CPU0|iMEM|REGS[113][6]~55 (
// Equation(s):
// \CPU0|iMEM|REGS[113][6]~55_combout  = (\reset~q ) # ((\CPU0|iMEM|Decoder0~6_combout  & (\CPU0|iMEM|REGS[117][2]~52_combout  & \CPU0|iMEM|REGS[86][5]~1_combout )))

	.dataa(\reset~q ),
	.datab(\CPU0|iMEM|Decoder0~6_combout ),
	.datac(\CPU0|iMEM|REGS[117][2]~52_combout ),
	.datad(\CPU0|iMEM|REGS[86][5]~1_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[113][6]~55_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[113][6]~55 .lut_mask = 16'hEAAA;
defparam \CPU0|iMEM|REGS[113][6]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y8_N23
dffeas \CPU0|iMEM|REGS[113][1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[113][6]~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[113][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[113][1] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[113][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y8_N22
cycloneive_lcell_comb \CPU0|iMEM|Mux6~31 (
// Equation(s):
// \CPU0|iMEM|Mux6~31_combout  = (\CPU0|cpu01_inst|Selector13~combout  & (((\CPU0|cpu01_inst|Selector12~combout )))) # (!\CPU0|cpu01_inst|Selector13~combout  & ((\CPU0|cpu01_inst|Selector12~combout  & (\CPU0|iMEM|REGS[121][1]~q )) # 
// (!\CPU0|cpu01_inst|Selector12~combout  & ((\CPU0|iMEM|REGS[113][1]~q )))))

	.dataa(\CPU0|cpu01_inst|Selector13~combout ),
	.datab(\CPU0|iMEM|REGS[121][1]~q ),
	.datac(\CPU0|iMEM|REGS[113][1]~q ),
	.datad(\CPU0|cpu01_inst|Selector12~combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux6~31_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux6~31 .lut_mask = 16'hEE50;
defparam \CPU0|iMEM|Mux6~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N24
cycloneive_lcell_comb \CPU0|iMEM|REGS[125][7]~56 (
// Equation(s):
// \CPU0|iMEM|REGS[125][7]~56_combout  = (\reset~q ) # ((\CPU0|iMEM|Decoder0~7_combout  & (\CPU0|iMEM|REGS[117][2]~52_combout  & \CPU0|iMEM|REGS[86][5]~1_combout )))

	.dataa(\CPU0|iMEM|Decoder0~7_combout ),
	.datab(\CPU0|iMEM|REGS[117][2]~52_combout ),
	.datac(\reset~q ),
	.datad(\CPU0|iMEM|REGS[86][5]~1_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[125][7]~56_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[125][7]~56 .lut_mask = 16'hF8F0;
defparam \CPU0|iMEM|REGS[125][7]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y8_N7
dffeas \CPU0|iMEM|REGS[125][1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[125][7]~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[125][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[125][1] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[125][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y8_N28
cycloneive_lcell_comb \CPU0|iMEM|REGS[117][1]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[117][1]~feeder_combout  = \CPU0|OCRH~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[117][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[117][1]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[117][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N28
cycloneive_lcell_comb \CPU0|iMEM|REGS[117][2]~53 (
// Equation(s):
// \CPU0|iMEM|REGS[117][2]~53_combout  = (\reset~q ) # ((\CPU0|iMEM|REGS[117][2]~52_combout  & (\CPU0|iMEM|Decoder0~5_combout  & \CPU0|iMEM|REGS[86][5]~1_combout )))

	.dataa(\CPU0|iMEM|REGS[117][2]~52_combout ),
	.datab(\reset~q ),
	.datac(\CPU0|iMEM|Decoder0~5_combout ),
	.datad(\CPU0|iMEM|REGS[86][5]~1_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[117][2]~53_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[117][2]~53 .lut_mask = 16'hECCC;
defparam \CPU0|iMEM|REGS[117][2]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y8_N29
dffeas \CPU0|iMEM|REGS[117][1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[117][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[117][2]~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[117][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[117][1] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[117][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y8_N6
cycloneive_lcell_comb \CPU0|iMEM|Mux6~32 (
// Equation(s):
// \CPU0|iMEM|Mux6~32_combout  = (\CPU0|cpu01_inst|Selector13~combout  & ((\CPU0|iMEM|Mux6~31_combout  & (\CPU0|iMEM|REGS[125][1]~q )) # (!\CPU0|iMEM|Mux6~31_combout  & ((\CPU0|iMEM|REGS[117][1]~q ))))) # (!\CPU0|cpu01_inst|Selector13~combout  & 
// (\CPU0|iMEM|Mux6~31_combout ))

	.dataa(\CPU0|cpu01_inst|Selector13~combout ),
	.datab(\CPU0|iMEM|Mux6~31_combout ),
	.datac(\CPU0|iMEM|REGS[125][1]~q ),
	.datad(\CPU0|iMEM|REGS[117][1]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux6~32_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux6~32 .lut_mask = 16'hE6C4;
defparam \CPU0|iMEM|Mux6~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N28
cycloneive_lcell_comb \CPU0|iMEM|REGS[120][1]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[120][1]~feeder_combout  = \CPU0|OCRH~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[120][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[120][1]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[120][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y15_N29
dffeas \CPU0|iMEM|REGS[120][1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[120][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[120][1]~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[120][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[120][1] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[120][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y15_N7
dffeas \CPU0|iMEM|REGS[124][1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[124][1]~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[124][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[124][1] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[124][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N6
cycloneive_lcell_comb \CPU0|iMEM|Mux6~36 (
// Equation(s):
// \CPU0|iMEM|Mux6~36_combout  = (\CPU0|iMEM|Mux6~35_combout  & (((\CPU0|iMEM|REGS[124][1]~q ) # (!\CPU0|cpu01_inst|Selector12~combout )))) # (!\CPU0|iMEM|Mux6~35_combout  & (\CPU0|iMEM|REGS[120][1]~q  & ((\CPU0|cpu01_inst|Selector12~combout ))))

	.dataa(\CPU0|iMEM|Mux6~35_combout ),
	.datab(\CPU0|iMEM|REGS[120][1]~q ),
	.datac(\CPU0|iMEM|REGS[124][1]~q ),
	.datad(\CPU0|cpu01_inst|Selector12~combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux6~36_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux6~36 .lut_mask = 16'hE4AA;
defparam \CPU0|iMEM|Mux6~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y13_N7
dffeas \CPU0|iMEM|REGS[114][1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[114][4]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[114][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[114][1] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[114][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N12
cycloneive_lcell_comb \CPU0|iMEM|REGS[118][1]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[118][1]~feeder_combout  = \CPU0|OCRH~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[118][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[118][1]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[118][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y13_N13
dffeas \CPU0|iMEM|REGS[118][1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[118][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[118][3]~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[118][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[118][1] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[118][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N6
cycloneive_lcell_comb \CPU0|iMEM|Mux6~33 (
// Equation(s):
// \CPU0|iMEM|Mux6~33_combout  = (\CPU0|cpu01_inst|Selector12~combout  & (\CPU0|cpu01_inst|Selector13~combout )) # (!\CPU0|cpu01_inst|Selector12~combout  & ((\CPU0|cpu01_inst|Selector13~combout  & ((\CPU0|iMEM|REGS[118][1]~q ))) # 
// (!\CPU0|cpu01_inst|Selector13~combout  & (\CPU0|iMEM|REGS[114][1]~q ))))

	.dataa(\CPU0|cpu01_inst|Selector12~combout ),
	.datab(\CPU0|cpu01_inst|Selector13~combout ),
	.datac(\CPU0|iMEM|REGS[114][1]~q ),
	.datad(\CPU0|iMEM|REGS[118][1]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux6~33_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux6~33 .lut_mask = 16'hDC98;
defparam \CPU0|iMEM|Mux6~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y15_N3
dffeas \CPU0|iMEM|REGS[126][1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[126][2]~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[126][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[126][1] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[126][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N16
cycloneive_lcell_comb \CPU0|iMEM|REGS[122][1]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[122][1]~feeder_combout  = \CPU0|OCRH~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[122][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[122][1]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[122][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y15_N17
dffeas \CPU0|iMEM|REGS[122][1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[122][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[122][1]~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[122][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[122][1] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[122][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N2
cycloneive_lcell_comb \CPU0|iMEM|Mux6~34 (
// Equation(s):
// \CPU0|iMEM|Mux6~34_combout  = (\CPU0|cpu01_inst|Selector12~combout  & ((\CPU0|iMEM|Mux6~33_combout  & (\CPU0|iMEM|REGS[126][1]~q )) # (!\CPU0|iMEM|Mux6~33_combout  & ((\CPU0|iMEM|REGS[122][1]~q ))))) # (!\CPU0|cpu01_inst|Selector12~combout  & 
// (\CPU0|iMEM|Mux6~33_combout ))

	.dataa(\CPU0|cpu01_inst|Selector12~combout ),
	.datab(\CPU0|iMEM|Mux6~33_combout ),
	.datac(\CPU0|iMEM|REGS[126][1]~q ),
	.datad(\CPU0|iMEM|REGS[122][1]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux6~34_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux6~34 .lut_mask = 16'hE6C4;
defparam \CPU0|iMEM|Mux6~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N28
cycloneive_lcell_comb \CPU0|iMEM|Mux6~37 (
// Equation(s):
// \CPU0|iMEM|Mux6~37_combout  = (\CPU0|cpu01_inst|Selector14~combout  & ((\CPU0|cpu01_inst|Selector15~12_combout ) # ((\CPU0|iMEM|Mux6~34_combout )))) # (!\CPU0|cpu01_inst|Selector14~combout  & (!\CPU0|cpu01_inst|Selector15~12_combout  & 
// (\CPU0|iMEM|Mux6~36_combout )))

	.dataa(\CPU0|cpu01_inst|Selector14~combout ),
	.datab(\CPU0|cpu01_inst|Selector15~12_combout ),
	.datac(\CPU0|iMEM|Mux6~36_combout ),
	.datad(\CPU0|iMEM|Mux6~34_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux6~37_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux6~37 .lut_mask = 16'hBA98;
defparam \CPU0|iMEM|Mux6~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N30
cycloneive_lcell_comb \CPU0|iMEM|Mux6~40 (
// Equation(s):
// \CPU0|iMEM|Mux6~40_combout  = (\CPU0|cpu01_inst|Selector15~12_combout  & ((\CPU0|iMEM|Mux6~37_combout  & (\CPU0|iMEM|Mux6~39_combout )) # (!\CPU0|iMEM|Mux6~37_combout  & ((\CPU0|iMEM|Mux6~32_combout ))))) # (!\CPU0|cpu01_inst|Selector15~12_combout  & 
// (((\CPU0|iMEM|Mux6~37_combout ))))

	.dataa(\CPU0|iMEM|Mux6~39_combout ),
	.datab(\CPU0|cpu01_inst|Selector15~12_combout ),
	.datac(\CPU0|iMEM|Mux6~32_combout ),
	.datad(\CPU0|iMEM|Mux6~37_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux6~40_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux6~40 .lut_mask = 16'hBBC0;
defparam \CPU0|iMEM|Mux6~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y10_N18
cycloneive_lcell_comb \CPU0|iMEM|REGS[88][1]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[88][1]~feeder_combout  = \CPU0|OCRH~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[88][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[88][1]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[88][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N2
cycloneive_lcell_comb \CPU0|iMEM|REGS[88][5]~11 (
// Equation(s):
// \CPU0|iMEM|REGS[88][5]~11_combout  = (\reset~q ) # ((\CPU0|iMEM|Decoder0~9_combout  & (\CPU0|iMEM|REGS[86][5]~0_combout  & \CPU0|iMEM|REGS[86][5]~1_combout )))

	.dataa(\CPU0|iMEM|Decoder0~9_combout ),
	.datab(\CPU0|iMEM|REGS[86][5]~0_combout ),
	.datac(\reset~q ),
	.datad(\CPU0|iMEM|REGS[86][5]~1_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[88][5]~11_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[88][5]~11 .lut_mask = 16'hF8F0;
defparam \CPU0|iMEM|REGS[88][5]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y10_N19
dffeas \CPU0|iMEM|REGS[88][1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[88][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[88][5]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[88][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[88][1] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[88][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y10_N22
cycloneive_lcell_comb \CPU0|iMEM|REGS[80][0]~12 (
// Equation(s):
// \CPU0|iMEM|REGS[80][0]~12_combout  = (\reset~q ) # ((\CPU0|iMEM|REGS[86][5]~0_combout  & (\CPU0|iMEM|Decoder0~10_combout  & \CPU0|iMEM|REGS[86][5]~1_combout )))

	.dataa(\reset~q ),
	.datab(\CPU0|iMEM|REGS[86][5]~0_combout ),
	.datac(\CPU0|iMEM|Decoder0~10_combout ),
	.datad(\CPU0|iMEM|REGS[86][5]~1_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[80][0]~12_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[80][0]~12 .lut_mask = 16'hEAAA;
defparam \CPU0|iMEM|REGS[80][0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y10_N21
dffeas \CPU0|iMEM|REGS[80][1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[80][0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[80][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[80][1] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[80][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y10_N20
cycloneive_lcell_comb \CPU0|iMEM|Mux6~4 (
// Equation(s):
// \CPU0|iMEM|Mux6~4_combout  = (\CPU0|cpu01_inst|Selector12~combout  & ((\CPU0|iMEM|REGS[88][1]~q ) # ((\CPU0|cpu01_inst|Selector13~combout )))) # (!\CPU0|cpu01_inst|Selector12~combout  & (((\CPU0|iMEM|REGS[80][1]~q  & !\CPU0|cpu01_inst|Selector13~combout 
// ))))

	.dataa(\CPU0|cpu01_inst|Selector12~combout ),
	.datab(\CPU0|iMEM|REGS[88][1]~q ),
	.datac(\CPU0|iMEM|REGS[80][1]~q ),
	.datad(\CPU0|cpu01_inst|Selector13~combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux6~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux6~4 .lut_mask = 16'hAAD8;
defparam \CPU0|iMEM|Mux6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N26
cycloneive_lcell_comb \CPU0|iMEM|REGS[92][1]~13 (
// Equation(s):
// \CPU0|iMEM|REGS[92][1]~13_combout  = (\reset~q ) # ((\CPU0|iMEM|REGS[86][5]~0_combout  & (\CPU0|iMEM|Decoder0~11_combout  & \CPU0|iMEM|REGS[86][5]~1_combout )))

	.dataa(\reset~q ),
	.datab(\CPU0|iMEM|REGS[86][5]~0_combout ),
	.datac(\CPU0|iMEM|Decoder0~11_combout ),
	.datad(\CPU0|iMEM|REGS[86][5]~1_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[92][1]~13_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[92][1]~13 .lut_mask = 16'hEAAA;
defparam \CPU0|iMEM|REGS[92][1]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y10_N5
dffeas \CPU0|iMEM|REGS[92][1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[92][1]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[92][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[92][1] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[92][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N18
cycloneive_lcell_comb \CPU0|iMEM|REGS[84][1]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[84][1]~feeder_combout  = \CPU0|OCRH~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[84][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[84][1]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[84][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N14
cycloneive_lcell_comb \CPU0|iMEM|REGS[84][4]~10 (
// Equation(s):
// \CPU0|iMEM|REGS[84][4]~10_combout  = (\reset~q ) # ((\CPU0|iMEM|REGS[86][5]~0_combout  & (\CPU0|iMEM|REGS[86][5]~1_combout  & \CPU0|iMEM|Decoder0~8_combout )))

	.dataa(\reset~q ),
	.datab(\CPU0|iMEM|REGS[86][5]~0_combout ),
	.datac(\CPU0|iMEM|REGS[86][5]~1_combout ),
	.datad(\CPU0|iMEM|Decoder0~8_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[84][4]~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[84][4]~10 .lut_mask = 16'hEAAA;
defparam \CPU0|iMEM|REGS[84][4]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y10_N19
dffeas \CPU0|iMEM|REGS[84][1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[84][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[84][4]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[84][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[84][1] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[84][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N4
cycloneive_lcell_comb \CPU0|iMEM|Mux6~5 (
// Equation(s):
// \CPU0|iMEM|Mux6~5_combout  = (\CPU0|cpu01_inst|Selector13~combout  & ((\CPU0|iMEM|Mux6~4_combout  & (\CPU0|iMEM|REGS[92][1]~q )) # (!\CPU0|iMEM|Mux6~4_combout  & ((\CPU0|iMEM|REGS[84][1]~q ))))) # (!\CPU0|cpu01_inst|Selector13~combout  & 
// (\CPU0|iMEM|Mux6~4_combout ))

	.dataa(\CPU0|cpu01_inst|Selector13~combout ),
	.datab(\CPU0|iMEM|Mux6~4_combout ),
	.datac(\CPU0|iMEM|REGS[92][1]~q ),
	.datad(\CPU0|iMEM|REGS[84][1]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux6~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux6~5 .lut_mask = 16'hE6C4;
defparam \CPU0|iMEM|Mux6~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y12_N12
cycloneive_lcell_comb \CPU0|iMEM|REGS[89][1]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[89][1]~feeder_combout  = \CPU0|OCRH~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[89][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[89][1]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[89][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y12_N13
dffeas \CPU0|iMEM|REGS[89][1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[89][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[89][1]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[89][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[89][1] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[89][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y12_N31
dffeas \CPU0|iMEM|REGS[93][1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[93][1]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[93][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[93][1] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[93][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y12_N7
dffeas \CPU0|iMEM|REGS[81][1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[81][4]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[81][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[81][1] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[81][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N12
cycloneive_lcell_comb \CPU0|iMEM|REGS[85][1]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[85][1]~feeder_combout  = \CPU0|OCRH~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[85][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[85][1]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[85][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y12_N13
dffeas \CPU0|iMEM|REGS[85][1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[85][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[85][5]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[85][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[85][1] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[85][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N6
cycloneive_lcell_comb \CPU0|iMEM|Mux6~2 (
// Equation(s):
// \CPU0|iMEM|Mux6~2_combout  = (\CPU0|cpu01_inst|Selector12~combout  & (\CPU0|cpu01_inst|Selector13~combout )) # (!\CPU0|cpu01_inst|Selector12~combout  & ((\CPU0|cpu01_inst|Selector13~combout  & ((\CPU0|iMEM|REGS[85][1]~q ))) # 
// (!\CPU0|cpu01_inst|Selector13~combout  & (\CPU0|iMEM|REGS[81][1]~q ))))

	.dataa(\CPU0|cpu01_inst|Selector12~combout ),
	.datab(\CPU0|cpu01_inst|Selector13~combout ),
	.datac(\CPU0|iMEM|REGS[81][1]~q ),
	.datad(\CPU0|iMEM|REGS[85][1]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux6~2 .lut_mask = 16'hDC98;
defparam \CPU0|iMEM|Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y12_N30
cycloneive_lcell_comb \CPU0|iMEM|Mux6~3 (
// Equation(s):
// \CPU0|iMEM|Mux6~3_combout  = (\CPU0|cpu01_inst|Selector12~combout  & ((\CPU0|iMEM|Mux6~2_combout  & ((\CPU0|iMEM|REGS[93][1]~q ))) # (!\CPU0|iMEM|Mux6~2_combout  & (\CPU0|iMEM|REGS[89][1]~q )))) # (!\CPU0|cpu01_inst|Selector12~combout  & 
// (((\CPU0|iMEM|Mux6~2_combout ))))

	.dataa(\CPU0|cpu01_inst|Selector12~combout ),
	.datab(\CPU0|iMEM|REGS[89][1]~q ),
	.datac(\CPU0|iMEM|REGS[93][1]~q ),
	.datad(\CPU0|iMEM|Mux6~2_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux6~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux6~3 .lut_mask = 16'hF588;
defparam \CPU0|iMEM|Mux6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N22
cycloneive_lcell_comb \CPU0|iMEM|Mux6~6 (
// Equation(s):
// \CPU0|iMEM|Mux6~6_combout  = (\CPU0|cpu01_inst|Selector14~combout  & (\CPU0|cpu01_inst|Selector15~12_combout )) # (!\CPU0|cpu01_inst|Selector14~combout  & ((\CPU0|cpu01_inst|Selector15~12_combout  & ((\CPU0|iMEM|Mux6~3_combout ))) # 
// (!\CPU0|cpu01_inst|Selector15~12_combout  & (\CPU0|iMEM|Mux6~5_combout ))))

	.dataa(\CPU0|cpu01_inst|Selector14~combout ),
	.datab(\CPU0|cpu01_inst|Selector15~12_combout ),
	.datac(\CPU0|iMEM|Mux6~5_combout ),
	.datad(\CPU0|iMEM|Mux6~3_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux6~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux6~6 .lut_mask = 16'hDC98;
defparam \CPU0|iMEM|Mux6~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N0
cycloneive_lcell_comb \CPU0|iMEM|REGS[91][1]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[91][1]~feeder_combout  = \CPU0|OCRH~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[91][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[91][1]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[91][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y15_N1
dffeas \CPU0|iMEM|REGS[91][1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[91][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[91][1]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[91][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[91][1] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[91][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y15_N27
dffeas \CPU0|iMEM|REGS[95][1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[95][1]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[95][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[95][1] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[95][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y15_N31
dffeas \CPU0|iMEM|REGS[83][1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[83][2]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[83][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[83][1] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[83][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y15_N28
cycloneive_lcell_comb \CPU0|iMEM|REGS[87][1]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[87][1]~feeder_combout  = \CPU0|OCRH~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[87][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[87][1]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[87][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y15_N29
dffeas \CPU0|iMEM|REGS[87][1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[87][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[87][0]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[87][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[87][1] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[87][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y15_N30
cycloneive_lcell_comb \CPU0|iMEM|Mux6~7 (
// Equation(s):
// \CPU0|iMEM|Mux6~7_combout  = (\CPU0|cpu01_inst|Selector12~combout  & (\CPU0|cpu01_inst|Selector13~combout )) # (!\CPU0|cpu01_inst|Selector12~combout  & ((\CPU0|cpu01_inst|Selector13~combout  & ((\CPU0|iMEM|REGS[87][1]~q ))) # 
// (!\CPU0|cpu01_inst|Selector13~combout  & (\CPU0|iMEM|REGS[83][1]~q ))))

	.dataa(\CPU0|cpu01_inst|Selector12~combout ),
	.datab(\CPU0|cpu01_inst|Selector13~combout ),
	.datac(\CPU0|iMEM|REGS[83][1]~q ),
	.datad(\CPU0|iMEM|REGS[87][1]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux6~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux6~7 .lut_mask = 16'hDC98;
defparam \CPU0|iMEM|Mux6~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N26
cycloneive_lcell_comb \CPU0|iMEM|Mux6~8 (
// Equation(s):
// \CPU0|iMEM|Mux6~8_combout  = (\CPU0|cpu01_inst|Selector12~combout  & ((\CPU0|iMEM|Mux6~7_combout  & ((\CPU0|iMEM|REGS[95][1]~q ))) # (!\CPU0|iMEM|Mux6~7_combout  & (\CPU0|iMEM|REGS[91][1]~q )))) # (!\CPU0|cpu01_inst|Selector12~combout  & 
// (((\CPU0|iMEM|Mux6~7_combout ))))

	.dataa(\CPU0|cpu01_inst|Selector12~combout ),
	.datab(\CPU0|iMEM|REGS[91][1]~q ),
	.datac(\CPU0|iMEM|REGS[95][1]~q ),
	.datad(\CPU0|iMEM|Mux6~7_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux6~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux6~8 .lut_mask = 16'hF588;
defparam \CPU0|iMEM|Mux6~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N28
cycloneive_lcell_comb \CPU0|iMEM|Mux6~9 (
// Equation(s):
// \CPU0|iMEM|Mux6~9_combout  = (\CPU0|iMEM|Mux6~6_combout  & (((\CPU0|iMEM|Mux6~8_combout ) # (!\CPU0|cpu01_inst|Selector14~combout )))) # (!\CPU0|iMEM|Mux6~6_combout  & (\CPU0|iMEM|Mux6~1_combout  & ((\CPU0|cpu01_inst|Selector14~combout ))))

	.dataa(\CPU0|iMEM|Mux6~1_combout ),
	.datab(\CPU0|iMEM|Mux6~6_combout ),
	.datac(\CPU0|iMEM|Mux6~8_combout ),
	.datad(\CPU0|cpu01_inst|Selector14~combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux6~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux6~9 .lut_mask = 16'hE2CC;
defparam \CPU0|iMEM|Mux6~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N8
cycloneive_lcell_comb \CPU0|iMEM|Mux6~41 (
// Equation(s):
// \CPU0|iMEM|Mux6~41_combout  = (\CPU0|iMEM|Mux6~30_combout  & (((\CPU0|iMEM|Mux6~40_combout )) # (!\arbiter_inst|system_address[4]~3_combout ))) # (!\CPU0|iMEM|Mux6~30_combout  & (\arbiter_inst|system_address[4]~3_combout  & ((\CPU0|iMEM|Mux6~9_combout 
// ))))

	.dataa(\CPU0|iMEM|Mux6~30_combout ),
	.datab(\arbiter_inst|system_address[4]~3_combout ),
	.datac(\CPU0|iMEM|Mux6~40_combout ),
	.datad(\CPU0|iMEM|Mux6~9_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux6~41_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux6~41 .lut_mask = 16'hE6A2;
defparam \CPU0|iMEM|Mux6~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y19_N4
cycloneive_lcell_comb \CPU0|iMEM|REGS[2][1]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[2][1]~feeder_combout  = \CPU0|OCRH~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[2][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[2][1]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[2][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N14
cycloneive_lcell_comb \CPU0|iMEM|REGS[10][7]~103 (
// Equation(s):
// \CPU0|iMEM|REGS[10][7]~103_combout  = (!\arbiter_inst|system_address[5]~2_combout  & (!\arbiter_inst|system_address[4]~3_combout  & !\arbiter_inst|system_address[6]~0_combout ))

	.dataa(\arbiter_inst|system_address[5]~2_combout ),
	.datab(\arbiter_inst|system_address[4]~3_combout ),
	.datac(gnd),
	.datad(\arbiter_inst|system_address[6]~0_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[10][7]~103_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[10][7]~103 .lut_mask = 16'h0011;
defparam \CPU0|iMEM|REGS[10][7]~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N0
cycloneive_lcell_comb \CPU0|iMEM|REGS[2][5]~112 (
// Equation(s):
// \CPU0|iMEM|REGS[2][5]~112_combout  = (\reset~q ) # ((\CPU0|iMEM|Decoder0~2_combout  & (\CPU0|iMEM|REGS[10][7]~103_combout  & !\CPU0|REG_RW~0_combout )))

	.dataa(\CPU0|iMEM|Decoder0~2_combout ),
	.datab(\reset~q ),
	.datac(\CPU0|iMEM|REGS[10][7]~103_combout ),
	.datad(\CPU0|REG_RW~0_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[2][5]~112_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[2][5]~112 .lut_mask = 16'hCCEC;
defparam \CPU0|iMEM|REGS[2][5]~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y19_N5
dffeas \CPU0|iMEM|REGS[2][1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[2][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[2][5]~112_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[2][1] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[2][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N14
cycloneive_lcell_comb \CPU0|iMEM|REGS[3][2]~115 (
// Equation(s):
// \CPU0|iMEM|REGS[3][2]~115_combout  = (\reset~q ) # ((!\CPU0|REG_RW~0_combout  & (\CPU0|iMEM|REGS[10][7]~103_combout  & \CPU0|iMEM|Decoder0~14_combout )))

	.dataa(\CPU0|REG_RW~0_combout ),
	.datab(\reset~q ),
	.datac(\CPU0|iMEM|REGS[10][7]~103_combout ),
	.datad(\CPU0|iMEM|Decoder0~14_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[3][2]~115_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[3][2]~115 .lut_mask = 16'hDCCC;
defparam \CPU0|iMEM|REGS[3][2]~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y19_N15
dffeas \CPU0|iMEM|REGS[3][1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[3][2]~115_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[3][1] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[3][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y19_N14
cycloneive_lcell_comb \CPU0|iMEM|Mux6~67 (
// Equation(s):
// \CPU0|iMEM|Mux6~67_combout  = (\CPU0|iMEM|Mux6~66_combout  & (((\CPU0|iMEM|REGS[3][1]~q ) # (!\CPU0|cpu01_inst|Selector14~combout )))) # (!\CPU0|iMEM|Mux6~66_combout  & (\CPU0|iMEM|REGS[2][1]~q  & ((\CPU0|cpu01_inst|Selector14~combout ))))

	.dataa(\CPU0|iMEM|Mux6~66_combout ),
	.datab(\CPU0|iMEM|REGS[2][1]~q ),
	.datac(\CPU0|iMEM|REGS[3][1]~q ),
	.datad(\CPU0|cpu01_inst|Selector14~combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux6~67_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux6~67 .lut_mask = 16'hE4AA;
defparam \CPU0|iMEM|Mux6~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N20
cycloneive_lcell_comb \CPU0|iMEM|Mux6~68 (
// Equation(s):
// \CPU0|iMEM|Mux6~68_combout  = (\CPU0|cpu01_inst|Selector13~combout  & ((\CPU0|iMEM|Mux6~65_combout ) # ((\CPU0|cpu01_inst|Selector12~combout )))) # (!\CPU0|cpu01_inst|Selector13~combout  & (((!\CPU0|cpu01_inst|Selector12~combout  & 
// \CPU0|iMEM|Mux6~67_combout ))))

	.dataa(\CPU0|iMEM|Mux6~65_combout ),
	.datab(\CPU0|cpu01_inst|Selector13~combout ),
	.datac(\CPU0|cpu01_inst|Selector12~combout ),
	.datad(\CPU0|iMEM|Mux6~67_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux6~68_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux6~68 .lut_mask = 16'hCBC8;
defparam \CPU0|iMEM|Mux6~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N4
cycloneive_lcell_comb \CPU0|iMEM|REGS[13][1]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[13][1]~feeder_combout  = \CPU0|OCRH~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[13][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[13][1]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[13][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N18
cycloneive_lcell_comb \CPU0|iMEM|REGS[13][2]~116 (
// Equation(s):
// \CPU0|iMEM|REGS[13][2]~116_combout  = (\reset~q ) # ((\CPU0|iMEM|Decoder0~7_combout  & (!\CPU0|REG_RW~0_combout  & \CPU0|iMEM|REGS[10][7]~103_combout )))

	.dataa(\CPU0|iMEM|Decoder0~7_combout ),
	.datab(\CPU0|REG_RW~0_combout ),
	.datac(\CPU0|iMEM|REGS[10][7]~103_combout ),
	.datad(\reset~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[13][2]~116_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[13][2]~116 .lut_mask = 16'hFF20;
defparam \CPU0|iMEM|REGS[13][2]~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y18_N5
dffeas \CPU0|iMEM|REGS[13][1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[13][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[13][2]~116_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[13][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[13][1] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[13][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N10
cycloneive_lcell_comb \CPU0|iMEM|REGS[15][3]~119 (
// Equation(s):
// \CPU0|iMEM|REGS[15][3]~119_combout  = (\reset~q ) # ((!\CPU0|REG_RW~0_combout  & (\CPU0|iMEM|REGS[10][7]~103_combout  & \CPU0|iMEM|Decoder0~15_combout )))

	.dataa(\CPU0|REG_RW~0_combout ),
	.datab(\CPU0|iMEM|REGS[10][7]~103_combout ),
	.datac(\reset~q ),
	.datad(\CPU0|iMEM|Decoder0~15_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[15][3]~119_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[15][3]~119 .lut_mask = 16'hF4F0;
defparam \CPU0|iMEM|REGS[15][3]~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y18_N23
dffeas \CPU0|iMEM|REGS[15][1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[15][3]~119_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[15][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[15][1] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[15][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N16
cycloneive_lcell_comb \CPU0|iMEM|REGS[12][4]~118 (
// Equation(s):
// \CPU0|iMEM|REGS[12][4]~118_combout  = (\reset~q ) # ((!\CPU0|REG_RW~0_combout  & (\CPU0|iMEM|Decoder0~11_combout  & \CPU0|iMEM|REGS[10][7]~103_combout )))

	.dataa(\CPU0|REG_RW~0_combout ),
	.datab(\CPU0|iMEM|Decoder0~11_combout ),
	.datac(\reset~q ),
	.datad(\CPU0|iMEM|REGS[10][7]~103_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[12][4]~118_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[12][4]~118 .lut_mask = 16'hF4F0;
defparam \CPU0|iMEM|REGS[12][4]~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y18_N23
dffeas \CPU0|iMEM|REGS[12][1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[12][4]~118_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[12][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[12][1] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[12][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N12
cycloneive_lcell_comb \CPU0|iMEM|REGS[14][1]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[14][1]~feeder_combout  = \CPU0|OCRH~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[14][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[14][1]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[14][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N18
cycloneive_lcell_comb \CPU0|iMEM|REGS[14][2]~117 (
// Equation(s):
// \CPU0|iMEM|REGS[14][2]~117_combout  = (\reset~q ) # ((!\CPU0|REG_RW~0_combout  & (\CPU0|iMEM|Decoder0~3_combout  & \CPU0|iMEM|REGS[10][7]~103_combout )))

	.dataa(\reset~q ),
	.datab(\CPU0|REG_RW~0_combout ),
	.datac(\CPU0|iMEM|Decoder0~3_combout ),
	.datad(\CPU0|iMEM|REGS[10][7]~103_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[14][2]~117_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[14][2]~117 .lut_mask = 16'hBAAA;
defparam \CPU0|iMEM|REGS[14][2]~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y18_N13
dffeas \CPU0|iMEM|REGS[14][1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[14][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[14][2]~117_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[14][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[14][1] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[14][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N22
cycloneive_lcell_comb \CPU0|iMEM|Mux6~69 (
// Equation(s):
// \CPU0|iMEM|Mux6~69_combout  = (\CPU0|cpu01_inst|Selector15~12_combout  & (\CPU0|cpu01_inst|Selector14~combout )) # (!\CPU0|cpu01_inst|Selector15~12_combout  & ((\CPU0|cpu01_inst|Selector14~combout  & ((\CPU0|iMEM|REGS[14][1]~q ))) # 
// (!\CPU0|cpu01_inst|Selector14~combout  & (\CPU0|iMEM|REGS[12][1]~q ))))

	.dataa(\CPU0|cpu01_inst|Selector15~12_combout ),
	.datab(\CPU0|cpu01_inst|Selector14~combout ),
	.datac(\CPU0|iMEM|REGS[12][1]~q ),
	.datad(\CPU0|iMEM|REGS[14][1]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux6~69_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux6~69 .lut_mask = 16'hDC98;
defparam \CPU0|iMEM|Mux6~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N22
cycloneive_lcell_comb \CPU0|iMEM|Mux6~70 (
// Equation(s):
// \CPU0|iMEM|Mux6~70_combout  = (\CPU0|cpu01_inst|Selector15~12_combout  & ((\CPU0|iMEM|Mux6~69_combout  & ((\CPU0|iMEM|REGS[15][1]~q ))) # (!\CPU0|iMEM|Mux6~69_combout  & (\CPU0|iMEM|REGS[13][1]~q )))) # (!\CPU0|cpu01_inst|Selector15~12_combout  & 
// (((\CPU0|iMEM|Mux6~69_combout ))))

	.dataa(\CPU0|cpu01_inst|Selector15~12_combout ),
	.datab(\CPU0|iMEM|REGS[13][1]~q ),
	.datac(\CPU0|iMEM|REGS[15][1]~q ),
	.datad(\CPU0|iMEM|Mux6~69_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux6~70_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux6~70 .lut_mask = 16'hF588;
defparam \CPU0|iMEM|Mux6~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N14
cycloneive_lcell_comb \CPU0|iMEM|Mux6~71 (
// Equation(s):
// \CPU0|iMEM|Mux6~71_combout  = (\CPU0|iMEM|Mux6~68_combout  & (((\CPU0|iMEM|Mux6~70_combout ) # (!\CPU0|cpu01_inst|Selector12~combout )))) # (!\CPU0|iMEM|Mux6~68_combout  & (\CPU0|iMEM|Mux6~63_combout  & (\CPU0|cpu01_inst|Selector12~combout )))

	.dataa(\CPU0|iMEM|Mux6~63_combout ),
	.datab(\CPU0|iMEM|Mux6~68_combout ),
	.datac(\CPU0|cpu01_inst|Selector12~combout ),
	.datad(\CPU0|iMEM|Mux6~70_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux6~71_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux6~71 .lut_mask = 16'hEC2C;
defparam \CPU0|iMEM|Mux6~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N30
cycloneive_lcell_comb \CPU0|iMEM|REGS[31][2]~86 (
// Equation(s):
// \CPU0|iMEM|REGS[31][2]~86_combout  = (!\arbiter_inst|system_address[6]~0_combout  & (!\arbiter_inst|system_address[5]~2_combout  & \arbiter_inst|system_address[4]~3_combout ))

	.dataa(gnd),
	.datab(\arbiter_inst|system_address[6]~0_combout ),
	.datac(\arbiter_inst|system_address[5]~2_combout ),
	.datad(\arbiter_inst|system_address[4]~3_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[31][2]~86_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[31][2]~86 .lut_mask = 16'h0300;
defparam \CPU0|iMEM|REGS[31][2]~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N12
cycloneive_lcell_comb \CPU0|iMEM|REGS[17][2]~93 (
// Equation(s):
// \CPU0|iMEM|REGS[17][2]~93_combout  = (\reset~q ) # ((!\CPU0|REG_RW~0_combout  & (\CPU0|iMEM|Decoder0~6_combout  & \CPU0|iMEM|REGS[31][2]~86_combout )))

	.dataa(\CPU0|REG_RW~0_combout ),
	.datab(\reset~q ),
	.datac(\CPU0|iMEM|Decoder0~6_combout ),
	.datad(\CPU0|iMEM|REGS[31][2]~86_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[17][2]~93_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[17][2]~93 .lut_mask = 16'hDCCC;
defparam \CPU0|iMEM|REGS[17][2]~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y17_N23
dffeas \CPU0|iMEM|REGS[17][1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[17][2]~93_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[17][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[17][1] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[17][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N12
cycloneive_lcell_comb \CPU0|iMEM|REGS[21][1]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[21][1]~feeder_combout  = \CPU0|OCRH~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[21][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[21][1]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[21][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N20
cycloneive_lcell_comb \CPU0|iMEM|REGS[21][1]~92 (
// Equation(s):
// \CPU0|iMEM|REGS[21][1]~92_combout  = (\reset~q ) # ((!\CPU0|REG_RW~0_combout  & (\CPU0|iMEM|Decoder0~5_combout  & \CPU0|iMEM|REGS[31][2]~86_combout )))

	.dataa(\CPU0|REG_RW~0_combout ),
	.datab(\CPU0|iMEM|Decoder0~5_combout ),
	.datac(\reset~q ),
	.datad(\CPU0|iMEM|REGS[31][2]~86_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[21][1]~92_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[21][1]~92 .lut_mask = 16'hF4F0;
defparam \CPU0|iMEM|REGS[21][1]~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y17_N13
dffeas \CPU0|iMEM|REGS[21][1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[21][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[21][1]~92_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[21][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[21][1] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[21][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N22
cycloneive_lcell_comb \CPU0|iMEM|Mux6~54 (
// Equation(s):
// \CPU0|iMEM|Mux6~54_combout  = (\CPU0|cpu01_inst|Selector13~combout  & ((\CPU0|cpu01_inst|Selector12~combout ) # ((\CPU0|iMEM|REGS[21][1]~q )))) # (!\CPU0|cpu01_inst|Selector13~combout  & (!\CPU0|cpu01_inst|Selector12~combout  & (\CPU0|iMEM|REGS[17][1]~q 
// )))

	.dataa(\CPU0|cpu01_inst|Selector13~combout ),
	.datab(\CPU0|cpu01_inst|Selector12~combout ),
	.datac(\CPU0|iMEM|REGS[17][1]~q ),
	.datad(\CPU0|iMEM|REGS[21][1]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux6~54_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux6~54 .lut_mask = 16'hBA98;
defparam \CPU0|iMEM|Mux6~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N0
cycloneive_lcell_comb \CPU0|iMEM|REGS[29][4]~94 (
// Equation(s):
// \CPU0|iMEM|REGS[29][4]~94_combout  = (\reset~q ) # ((\CPU0|iMEM|Decoder0~7_combout  & (!\CPU0|REG_RW~0_combout  & \CPU0|iMEM|REGS[31][2]~86_combout )))

	.dataa(\CPU0|iMEM|Decoder0~7_combout ),
	.datab(\CPU0|REG_RW~0_combout ),
	.datac(\CPU0|iMEM|REGS[31][2]~86_combout ),
	.datad(\reset~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[29][4]~94_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[29][4]~94 .lut_mask = 16'hFF20;
defparam \CPU0|iMEM|REGS[29][4]~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y17_N23
dffeas \CPU0|iMEM|REGS[29][1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[29][4]~94_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[29][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[29][1] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[29][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N12
cycloneive_lcell_comb \CPU0|iMEM|REGS[25][1]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[25][1]~feeder_combout  = \CPU0|OCRH~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[25][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[25][1]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[25][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N2
cycloneive_lcell_comb \CPU0|iMEM|REGS[25][2]~91 (
// Equation(s):
// \CPU0|iMEM|REGS[25][2]~91_combout  = (\reset~q ) # ((!\CPU0|REG_RW~0_combout  & (\CPU0|iMEM|Decoder0~4_combout  & \CPU0|iMEM|REGS[31][2]~86_combout )))

	.dataa(\CPU0|REG_RW~0_combout ),
	.datab(\reset~q ),
	.datac(\CPU0|iMEM|Decoder0~4_combout ),
	.datad(\CPU0|iMEM|REGS[31][2]~86_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[25][2]~91_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[25][2]~91 .lut_mask = 16'hDCCC;
defparam \CPU0|iMEM|REGS[25][2]~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y17_N13
dffeas \CPU0|iMEM|REGS[25][1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[25][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[25][2]~91_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[25][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[25][1] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[25][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N22
cycloneive_lcell_comb \CPU0|iMEM|Mux6~55 (
// Equation(s):
// \CPU0|iMEM|Mux6~55_combout  = (\CPU0|cpu01_inst|Selector12~combout  & ((\CPU0|iMEM|Mux6~54_combout  & (\CPU0|iMEM|REGS[29][1]~q )) # (!\CPU0|iMEM|Mux6~54_combout  & ((\CPU0|iMEM|REGS[25][1]~q ))))) # (!\CPU0|cpu01_inst|Selector12~combout  & 
// (\CPU0|iMEM|Mux6~54_combout ))

	.dataa(\CPU0|cpu01_inst|Selector12~combout ),
	.datab(\CPU0|iMEM|Mux6~54_combout ),
	.datac(\CPU0|iMEM|REGS[29][1]~q ),
	.datad(\CPU0|iMEM|REGS[25][1]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux6~55_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux6~55 .lut_mask = 16'hE6C4;
defparam \CPU0|iMEM|Mux6~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N14
cycloneive_lcell_comb \CPU0|iMEM|REGS[28][0]~98 (
// Equation(s):
// \CPU0|iMEM|REGS[28][0]~98_combout  = (\reset~q ) # ((!\CPU0|REG_RW~0_combout  & (\CPU0|iMEM|REGS[31][2]~86_combout  & \CPU0|iMEM|Decoder0~11_combout )))

	.dataa(\CPU0|REG_RW~0_combout ),
	.datab(\CPU0|iMEM|REGS[31][2]~86_combout ),
	.datac(\reset~q ),
	.datad(\CPU0|iMEM|Decoder0~11_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[28][0]~98_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[28][0]~98 .lut_mask = 16'hF4F0;
defparam \CPU0|iMEM|REGS[28][0]~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y8_N23
dffeas \CPU0|iMEM|REGS[28][1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[28][0]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[28][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[28][1] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[28][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N12
cycloneive_lcell_comb \CPU0|iMEM|REGS[20][1]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[20][1]~feeder_combout  = \CPU0|OCRH~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[20][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[20][1]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[20][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N6
cycloneive_lcell_comb \CPU0|iMEM|REGS[20][4]~95 (
// Equation(s):
// \CPU0|iMEM|REGS[20][4]~95_combout  = (\reset~q ) # ((!\CPU0|REG_RW~0_combout  & (\CPU0|iMEM|Decoder0~8_combout  & \CPU0|iMEM|REGS[31][2]~86_combout )))

	.dataa(\CPU0|REG_RW~0_combout ),
	.datab(\reset~q ),
	.datac(\CPU0|iMEM|Decoder0~8_combout ),
	.datad(\CPU0|iMEM|REGS[31][2]~86_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[20][4]~95_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[20][4]~95 .lut_mask = 16'hDCCC;
defparam \CPU0|iMEM|REGS[20][4]~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y8_N13
dffeas \CPU0|iMEM|REGS[20][1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[20][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[20][4]~95_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[20][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[20][1] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[20][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N22
cycloneive_lcell_comb \CPU0|iMEM|Mux6~57 (
// Equation(s):
// \CPU0|iMEM|Mux6~57_combout  = (\CPU0|iMEM|Mux6~56_combout  & (((\CPU0|iMEM|REGS[28][1]~q )) # (!\CPU0|cpu01_inst|Selector13~combout ))) # (!\CPU0|iMEM|Mux6~56_combout  & (\CPU0|cpu01_inst|Selector13~combout  & ((\CPU0|iMEM|REGS[20][1]~q ))))

	.dataa(\CPU0|iMEM|Mux6~56_combout ),
	.datab(\CPU0|cpu01_inst|Selector13~combout ),
	.datac(\CPU0|iMEM|REGS[28][1]~q ),
	.datad(\CPU0|iMEM|REGS[20][1]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux6~57_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux6~57 .lut_mask = 16'hE6A2;
defparam \CPU0|iMEM|Mux6~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N0
cycloneive_lcell_comb \CPU0|iMEM|Mux6~58 (
// Equation(s):
// \CPU0|iMEM|Mux6~58_combout  = (\CPU0|cpu01_inst|Selector14~combout  & (\CPU0|cpu01_inst|Selector15~12_combout )) # (!\CPU0|cpu01_inst|Selector14~combout  & ((\CPU0|cpu01_inst|Selector15~12_combout  & (\CPU0|iMEM|Mux6~55_combout )) # 
// (!\CPU0|cpu01_inst|Selector15~12_combout  & ((\CPU0|iMEM|Mux6~57_combout )))))

	.dataa(\CPU0|cpu01_inst|Selector14~combout ),
	.datab(\CPU0|cpu01_inst|Selector15~12_combout ),
	.datac(\CPU0|iMEM|Mux6~55_combout ),
	.datad(\CPU0|iMEM|Mux6~57_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux6~58_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux6~58 .lut_mask = 16'hD9C8;
defparam \CPU0|iMEM|Mux6~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N22
cycloneive_lcell_comb \CPU0|iMEM|REGS[18][7]~89 (
// Equation(s):
// \CPU0|iMEM|REGS[18][7]~89_combout  = (\reset~q ) # ((!\CPU0|REG_RW~0_combout  & (\CPU0|iMEM|REGS[31][2]~86_combout  & \CPU0|iMEM|Decoder0~2_combout )))

	.dataa(\reset~q ),
	.datab(\CPU0|REG_RW~0_combout ),
	.datac(\CPU0|iMEM|REGS[31][2]~86_combout ),
	.datad(\CPU0|iMEM|Decoder0~2_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[18][7]~89_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[18][7]~89 .lut_mask = 16'hBAAA;
defparam \CPU0|iMEM|REGS[18][7]~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y14_N23
dffeas \CPU0|iMEM|REGS[18][1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[18][7]~89_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[18][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[18][1] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[18][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N12
cycloneive_lcell_comb \CPU0|iMEM|REGS[26][1]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[26][1]~feeder_combout  = \CPU0|OCRH~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[26][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[26][1]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[26][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N4
cycloneive_lcell_comb \CPU0|iMEM|REGS[26][0]~88 (
// Equation(s):
// \CPU0|iMEM|REGS[26][0]~88_combout  = (\reset~q ) # ((\CPU0|iMEM|REGS[31][2]~86_combout  & (\CPU0|iMEM|Decoder0~1_combout  & !\CPU0|REG_RW~0_combout )))

	.dataa(\CPU0|iMEM|REGS[31][2]~86_combout ),
	.datab(\CPU0|iMEM|Decoder0~1_combout ),
	.datac(\CPU0|REG_RW~0_combout ),
	.datad(\reset~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[26][0]~88_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[26][0]~88 .lut_mask = 16'hFF08;
defparam \CPU0|iMEM|REGS[26][0]~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y14_N13
dffeas \CPU0|iMEM|REGS[26][1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[26][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[26][0]~88_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[26][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[26][1] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[26][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N22
cycloneive_lcell_comb \CPU0|iMEM|Mux6~52 (
// Equation(s):
// \CPU0|iMEM|Mux6~52_combout  = (\CPU0|cpu01_inst|Selector12~combout  & ((\CPU0|cpu01_inst|Selector13~combout ) # ((\CPU0|iMEM|REGS[26][1]~q )))) # (!\CPU0|cpu01_inst|Selector12~combout  & (!\CPU0|cpu01_inst|Selector13~combout  & (\CPU0|iMEM|REGS[18][1]~q 
// )))

	.dataa(\CPU0|cpu01_inst|Selector12~combout ),
	.datab(\CPU0|cpu01_inst|Selector13~combout ),
	.datac(\CPU0|iMEM|REGS[18][1]~q ),
	.datad(\CPU0|iMEM|REGS[26][1]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux6~52_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux6~52 .lut_mask = 16'hBA98;
defparam \CPU0|iMEM|Mux6~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N22
cycloneive_lcell_comb \CPU0|iMEM|REGS[30][4]~90 (
// Equation(s):
// \CPU0|iMEM|REGS[30][4]~90_combout  = (\reset~q ) # ((!\CPU0|REG_RW~0_combout  & (\CPU0|iMEM|Decoder0~3_combout  & \CPU0|iMEM|REGS[31][2]~86_combout )))

	.dataa(\CPU0|REG_RW~0_combout ),
	.datab(\reset~q ),
	.datac(\CPU0|iMEM|Decoder0~3_combout ),
	.datad(\CPU0|iMEM|REGS[31][2]~86_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[30][4]~90_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[30][4]~90 .lut_mask = 16'hDCCC;
defparam \CPU0|iMEM|REGS[30][4]~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y15_N15
dffeas \CPU0|iMEM|REGS[30][1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[30][4]~90_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[30][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[30][1] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[30][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N12
cycloneive_lcell_comb \CPU0|iMEM|REGS[22][1]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[22][1]~feeder_combout  = \CPU0|OCRH~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[22][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[22][1]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[22][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N8
cycloneive_lcell_comb \CPU0|iMEM|REGS[22][4]~87 (
// Equation(s):
// \CPU0|iMEM|REGS[22][4]~87_combout  = (\reset~q ) # ((\CPU0|iMEM|REGS[31][2]~86_combout  & (\CPU0|iMEM|Decoder0~0_combout  & !\CPU0|REG_RW~0_combout )))

	.dataa(\CPU0|iMEM|REGS[31][2]~86_combout ),
	.datab(\reset~q ),
	.datac(\CPU0|iMEM|Decoder0~0_combout ),
	.datad(\CPU0|REG_RW~0_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[22][4]~87_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[22][4]~87 .lut_mask = 16'hCCEC;
defparam \CPU0|iMEM|REGS[22][4]~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y15_N13
dffeas \CPU0|iMEM|REGS[22][1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[22][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[22][4]~87_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[22][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[22][1] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[22][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N14
cycloneive_lcell_comb \CPU0|iMEM|Mux6~53 (
// Equation(s):
// \CPU0|iMEM|Mux6~53_combout  = (\CPU0|cpu01_inst|Selector13~combout  & ((\CPU0|iMEM|Mux6~52_combout  & (\CPU0|iMEM|REGS[30][1]~q )) # (!\CPU0|iMEM|Mux6~52_combout  & ((\CPU0|iMEM|REGS[22][1]~q ))))) # (!\CPU0|cpu01_inst|Selector13~combout  & 
// (\CPU0|iMEM|Mux6~52_combout ))

	.dataa(\CPU0|cpu01_inst|Selector13~combout ),
	.datab(\CPU0|iMEM|Mux6~52_combout ),
	.datac(\CPU0|iMEM|REGS[30][1]~q ),
	.datad(\CPU0|iMEM|REGS[22][1]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux6~53_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux6~53 .lut_mask = 16'hE6C4;
defparam \CPU0|iMEM|Mux6~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N26
cycloneive_lcell_comb \CPU0|iMEM|Mux6~61 (
// Equation(s):
// \CPU0|iMEM|Mux6~61_combout  = (\CPU0|iMEM|Mux6~58_combout  & ((\CPU0|iMEM|Mux6~60_combout ) # ((!\CPU0|cpu01_inst|Selector14~combout )))) # (!\CPU0|iMEM|Mux6~58_combout  & (((\CPU0|iMEM|Mux6~53_combout  & \CPU0|cpu01_inst|Selector14~combout ))))

	.dataa(\CPU0|iMEM|Mux6~60_combout ),
	.datab(\CPU0|iMEM|Mux6~58_combout ),
	.datac(\CPU0|iMEM|Mux6~53_combout ),
	.datad(\CPU0|cpu01_inst|Selector14~combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux6~61_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux6~61 .lut_mask = 16'hB8CC;
defparam \CPU0|iMEM|Mux6~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N2
cycloneive_lcell_comb \CPU0|iMEM|Mux6~72 (
// Equation(s):
// \CPU0|iMEM|Mux6~72_combout  = (\arbiter_inst|system_address[5]~2_combout  & (\arbiter_inst|system_address[4]~3_combout )) # (!\arbiter_inst|system_address[5]~2_combout  & ((\arbiter_inst|system_address[4]~3_combout  & ((\CPU0|iMEM|Mux6~61_combout ))) # 
// (!\arbiter_inst|system_address[4]~3_combout  & (\CPU0|iMEM|Mux6~71_combout ))))

	.dataa(\arbiter_inst|system_address[5]~2_combout ),
	.datab(\arbiter_inst|system_address[4]~3_combout ),
	.datac(\CPU0|iMEM|Mux6~71_combout ),
	.datad(\CPU0|iMEM|Mux6~61_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux6~72_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux6~72 .lut_mask = 16'hDC98;
defparam \CPU0|iMEM|Mux6~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N28
cycloneive_lcell_comb \CPU0|iMEM|REGS[38][6]~70 (
// Equation(s):
// \CPU0|iMEM|REGS[38][6]~70_combout  = (\reset~q ) # ((\CPU0|iMEM|REGS[38][6]~69_combout  & \CPU0|iMEM|Decoder0~0_combout ))

	.dataa(gnd),
	.datab(\reset~q ),
	.datac(\CPU0|iMEM|REGS[38][6]~69_combout ),
	.datad(\CPU0|iMEM|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[38][6]~70_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[38][6]~70 .lut_mask = 16'hFCCC;
defparam \CPU0|iMEM|REGS[38][6]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y13_N17
dffeas \CPU0|iMEM|REGS[38][1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[38][6]~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[38][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[38][1] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[38][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y9_N4
cycloneive_lcell_comb \CPU0|iMEM|REGS[37][1]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[37][1]~feeder_combout  = \CPU0|OCRH~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[37][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[37][1]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[37][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y9_N5
dffeas \CPU0|iMEM|REGS[37][1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[37][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[37][4]~71_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[37][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[37][1] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[37][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y9_N31
dffeas \CPU0|iMEM|REGS[36][1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[36][3]~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[36][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[36][1] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[36][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y9_N30
cycloneive_lcell_comb \CPU0|iMEM|Mux6~42 (
// Equation(s):
// \CPU0|iMEM|Mux6~42_combout  = (\CPU0|cpu01_inst|Selector15~12_combout  & ((\CPU0|iMEM|REGS[37][1]~q ) # ((\CPU0|cpu01_inst|Selector14~combout )))) # (!\CPU0|cpu01_inst|Selector15~12_combout  & (((\CPU0|iMEM|REGS[36][1]~q  & 
// !\CPU0|cpu01_inst|Selector14~combout ))))

	.dataa(\CPU0|cpu01_inst|Selector15~12_combout ),
	.datab(\CPU0|iMEM|REGS[37][1]~q ),
	.datac(\CPU0|iMEM|REGS[36][1]~q ),
	.datad(\CPU0|cpu01_inst|Selector14~combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux6~42_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux6~42 .lut_mask = 16'hAAD8;
defparam \CPU0|iMEM|Mux6~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N16
cycloneive_lcell_comb \CPU0|iMEM|Mux6~43 (
// Equation(s):
// \CPU0|iMEM|Mux6~43_combout  = (\CPU0|cpu01_inst|Selector14~combout  & ((\CPU0|iMEM|Mux6~42_combout  & (\CPU0|iMEM|REGS[39][1]~q )) # (!\CPU0|iMEM|Mux6~42_combout  & ((\CPU0|iMEM|REGS[38][1]~q ))))) # (!\CPU0|cpu01_inst|Selector14~combout  & 
// (((\CPU0|iMEM|Mux6~42_combout ))))

	.dataa(\CPU0|iMEM|REGS[39][1]~q ),
	.datab(\CPU0|cpu01_inst|Selector14~combout ),
	.datac(\CPU0|iMEM|REGS[38][1]~q ),
	.datad(\CPU0|iMEM|Mux6~42_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux6~43_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux6~43 .lut_mask = 16'hBBC0;
defparam \CPU0|iMEM|Mux6~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N4
cycloneive_lcell_comb \CPU0|iMEM|REGS[46][1]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[46][1]~feeder_combout  = \CPU0|OCRH~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[46][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[46][1]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[46][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y11_N5
dffeas \CPU0|iMEM|REGS[46][1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[46][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[46][4]~82_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[46][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[46][1] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[46][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y11_N31
dffeas \CPU0|iMEM|REGS[47][1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[47][0]~85_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[47][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[47][1] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[47][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N30
cycloneive_lcell_comb \CPU0|iMEM|Mux6~50 (
// Equation(s):
// \CPU0|iMEM|Mux6~50_combout  = (\CPU0|iMEM|Mux6~49_combout  & (((\CPU0|iMEM|REGS[47][1]~q ) # (!\CPU0|cpu01_inst|Selector14~combout )))) # (!\CPU0|iMEM|Mux6~49_combout  & (\CPU0|iMEM|REGS[46][1]~q  & ((\CPU0|cpu01_inst|Selector14~combout ))))

	.dataa(\CPU0|iMEM|Mux6~49_combout ),
	.datab(\CPU0|iMEM|REGS[46][1]~q ),
	.datac(\CPU0|iMEM|REGS[47][1]~q ),
	.datad(\CPU0|cpu01_inst|Selector14~combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux6~50_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux6~50 .lut_mask = 16'hE4AA;
defparam \CPU0|iMEM|Mux6~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N14
cycloneive_lcell_comb \CPU0|iMEM|Mux6~51 (
// Equation(s):
// \CPU0|iMEM|Mux6~51_combout  = (\CPU0|iMEM|Mux6~48_combout  & (((\CPU0|iMEM|Mux6~50_combout ) # (!\CPU0|cpu01_inst|Selector13~combout )))) # (!\CPU0|iMEM|Mux6~48_combout  & (\CPU0|iMEM|Mux6~43_combout  & ((\CPU0|cpu01_inst|Selector13~combout ))))

	.dataa(\CPU0|iMEM|Mux6~48_combout ),
	.datab(\CPU0|iMEM|Mux6~43_combout ),
	.datac(\CPU0|iMEM|Mux6~50_combout ),
	.datad(\CPU0|cpu01_inst|Selector13~combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux6~51_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux6~51 .lut_mask = 16'hE4AA;
defparam \CPU0|iMEM|Mux6~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N20
cycloneive_lcell_comb \CPU0|iMEM|REGS[57][1]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[57][1]~feeder_combout  = \CPU0|OCRH~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[57][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[57][1]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[57][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N10
cycloneive_lcell_comb \CPU0|iMEM|REGS[57][1]~122 (
// Equation(s):
// \CPU0|iMEM|REGS[57][1]~122_combout  = (\reset~q ) # ((\CPU0|iMEM|REGS[53][0]~120_combout  & \CPU0|iMEM|Decoder0~4_combout ))

	.dataa(\CPU0|iMEM|REGS[53][0]~120_combout ),
	.datab(gnd),
	.datac(\reset~q ),
	.datad(\CPU0|iMEM|Decoder0~4_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[57][1]~122_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[57][1]~122 .lut_mask = 16'hFAF0;
defparam \CPU0|iMEM|REGS[57][1]~122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y18_N21
dffeas \CPU0|iMEM|REGS[57][1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[57][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[57][1]~122_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[57][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[57][1] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[57][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N4
cycloneive_lcell_comb \CPU0|iMEM|REGS[49][3]~123 (
// Equation(s):
// \CPU0|iMEM|REGS[49][3]~123_combout  = (\reset~q ) # ((\CPU0|iMEM|REGS[53][0]~120_combout  & \CPU0|iMEM|Decoder0~6_combout ))

	.dataa(\CPU0|iMEM|REGS[53][0]~120_combout ),
	.datab(gnd),
	.datac(\reset~q ),
	.datad(\CPU0|iMEM|Decoder0~6_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[49][3]~123_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[49][3]~123 .lut_mask = 16'hFAF0;
defparam \CPU0|iMEM|REGS[49][3]~123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y18_N7
dffeas \CPU0|iMEM|REGS[49][1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[49][3]~123_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[49][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[49][1] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[49][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N6
cycloneive_lcell_comb \CPU0|iMEM|Mux6~73 (
// Equation(s):
// \CPU0|iMEM|Mux6~73_combout  = (\CPU0|cpu01_inst|Selector13~combout  & (((\CPU0|cpu01_inst|Selector12~combout )))) # (!\CPU0|cpu01_inst|Selector13~combout  & ((\CPU0|cpu01_inst|Selector12~combout  & (\CPU0|iMEM|REGS[57][1]~q )) # 
// (!\CPU0|cpu01_inst|Selector12~combout  & ((\CPU0|iMEM|REGS[49][1]~q )))))

	.dataa(\CPU0|cpu01_inst|Selector13~combout ),
	.datab(\CPU0|iMEM|REGS[57][1]~q ),
	.datac(\CPU0|iMEM|REGS[49][1]~q ),
	.datad(\CPU0|cpu01_inst|Selector12~combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux6~73_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux6~73 .lut_mask = 16'hEE50;
defparam \CPU0|iMEM|Mux6~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N20
cycloneive_lcell_comb \CPU0|iMEM|REGS[61][3]~124 (
// Equation(s):
// \CPU0|iMEM|REGS[61][3]~124_combout  = (\reset~q ) # ((\CPU0|iMEM|REGS[53][0]~120_combout  & \CPU0|iMEM|Decoder0~7_combout ))

	.dataa(\CPU0|iMEM|REGS[53][0]~120_combout ),
	.datab(\reset~q ),
	.datac(gnd),
	.datad(\CPU0|iMEM|Decoder0~7_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[61][3]~124_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[61][3]~124 .lut_mask = 16'hEECC;
defparam \CPU0|iMEM|REGS[61][3]~124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y16_N13
dffeas \CPU0|iMEM|REGS[61][1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[61][3]~124_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[61][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[61][1] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[61][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N12
cycloneive_lcell_comb \CPU0|iMEM|Mux6~74 (
// Equation(s):
// \CPU0|iMEM|Mux6~74_combout  = (\CPU0|iMEM|Mux6~73_combout  & (((\CPU0|iMEM|REGS[61][1]~q ) # (!\CPU0|cpu01_inst|Selector13~combout )))) # (!\CPU0|iMEM|Mux6~73_combout  & (\CPU0|iMEM|REGS[53][1]~q  & ((\CPU0|cpu01_inst|Selector13~combout ))))

	.dataa(\CPU0|iMEM|REGS[53][1]~q ),
	.datab(\CPU0|iMEM|Mux6~73_combout ),
	.datac(\CPU0|iMEM|REGS[61][1]~q ),
	.datad(\CPU0|cpu01_inst|Selector13~combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux6~74_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux6~74 .lut_mask = 16'hE2CC;
defparam \CPU0|iMEM|Mux6~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N28
cycloneive_lcell_comb \CPU0|iMEM|REGS[52][1]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[52][1]~feeder_combout  = \CPU0|OCRH~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[52][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[52][1]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[52][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y17_N29
dffeas \CPU0|iMEM|REGS[52][1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[52][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[52][0]~130_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[52][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[52][1] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[52][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y17_N31
dffeas \CPU0|iMEM|REGS[48][1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[48][0]~131_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[48][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[48][1] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[48][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N30
cycloneive_lcell_comb \CPU0|iMEM|Mux6~77 (
// Equation(s):
// \CPU0|iMEM|Mux6~77_combout  = (\CPU0|cpu01_inst|Selector13~combout  & ((\CPU0|iMEM|REGS[52][1]~q ) # ((\CPU0|cpu01_inst|Selector12~combout )))) # (!\CPU0|cpu01_inst|Selector13~combout  & (((\CPU0|iMEM|REGS[48][1]~q  & !\CPU0|cpu01_inst|Selector12~combout 
// ))))

	.dataa(\CPU0|cpu01_inst|Selector13~combout ),
	.datab(\CPU0|iMEM|REGS[52][1]~q ),
	.datac(\CPU0|iMEM|REGS[48][1]~q ),
	.datad(\CPU0|cpu01_inst|Selector12~combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux6~77_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux6~77 .lut_mask = 16'hAAD8;
defparam \CPU0|iMEM|Mux6~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y17_N7
dffeas \CPU0|iMEM|REGS[60][1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[60][7]~132_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[60][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[60][1] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[60][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N12
cycloneive_lcell_comb \CPU0|iMEM|REGS[56][1]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[56][1]~feeder_combout  = \CPU0|OCRH~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[56][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[56][1]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[56][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y17_N13
dffeas \CPU0|iMEM|REGS[56][1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[56][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[56][7]~129_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[56][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[56][1] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[56][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N6
cycloneive_lcell_comb \CPU0|iMEM|Mux6~78 (
// Equation(s):
// \CPU0|iMEM|Mux6~78_combout  = (\CPU0|cpu01_inst|Selector12~combout  & ((\CPU0|iMEM|Mux6~77_combout  & (\CPU0|iMEM|REGS[60][1]~q )) # (!\CPU0|iMEM|Mux6~77_combout  & ((\CPU0|iMEM|REGS[56][1]~q ))))) # (!\CPU0|cpu01_inst|Selector12~combout  & 
// (\CPU0|iMEM|Mux6~77_combout ))

	.dataa(\CPU0|cpu01_inst|Selector12~combout ),
	.datab(\CPU0|iMEM|Mux6~77_combout ),
	.datac(\CPU0|iMEM|REGS[60][1]~q ),
	.datad(\CPU0|iMEM|REGS[56][1]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux6~78_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux6~78 .lut_mask = 16'hE6C4;
defparam \CPU0|iMEM|Mux6~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N8
cycloneive_lcell_comb \CPU0|iMEM|Mux6~79 (
// Equation(s):
// \CPU0|iMEM|Mux6~79_combout  = (\CPU0|cpu01_inst|Selector15~12_combout  & (((\CPU0|cpu01_inst|Selector14~combout )))) # (!\CPU0|cpu01_inst|Selector15~12_combout  & ((\CPU0|cpu01_inst|Selector14~combout  & (\CPU0|iMEM|Mux6~76_combout )) # 
// (!\CPU0|cpu01_inst|Selector14~combout  & ((\CPU0|iMEM|Mux6~78_combout )))))

	.dataa(\CPU0|iMEM|Mux6~76_combout ),
	.datab(\CPU0|cpu01_inst|Selector15~12_combout ),
	.datac(\CPU0|iMEM|Mux6~78_combout ),
	.datad(\CPU0|cpu01_inst|Selector14~combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux6~79_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux6~79 .lut_mask = 16'hEE30;
defparam \CPU0|iMEM|Mux6~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N0
cycloneive_lcell_comb \CPU0|iMEM|Mux6~82 (
// Equation(s):
// \CPU0|iMEM|Mux6~82_combout  = (\CPU0|cpu01_inst|Selector15~12_combout  & ((\CPU0|iMEM|Mux6~79_combout  & (\CPU0|iMEM|Mux6~81_combout )) # (!\CPU0|iMEM|Mux6~79_combout  & ((\CPU0|iMEM|Mux6~74_combout ))))) # (!\CPU0|cpu01_inst|Selector15~12_combout  & 
// (((\CPU0|iMEM|Mux6~79_combout ))))

	.dataa(\CPU0|iMEM|Mux6~81_combout ),
	.datab(\CPU0|cpu01_inst|Selector15~12_combout ),
	.datac(\CPU0|iMEM|Mux6~74_combout ),
	.datad(\CPU0|iMEM|Mux6~79_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux6~82_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux6~82 .lut_mask = 16'hBBC0;
defparam \CPU0|iMEM|Mux6~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N12
cycloneive_lcell_comb \CPU0|iMEM|Mux6~83 (
// Equation(s):
// \CPU0|iMEM|Mux6~83_combout  = (\arbiter_inst|system_address[5]~2_combout  & ((\CPU0|iMEM|Mux6~72_combout  & ((\CPU0|iMEM|Mux6~82_combout ))) # (!\CPU0|iMEM|Mux6~72_combout  & (\CPU0|iMEM|Mux6~51_combout )))) # (!\arbiter_inst|system_address[5]~2_combout  
// & (\CPU0|iMEM|Mux6~72_combout ))

	.dataa(\arbiter_inst|system_address[5]~2_combout ),
	.datab(\CPU0|iMEM|Mux6~72_combout ),
	.datac(\CPU0|iMEM|Mux6~51_combout ),
	.datad(\CPU0|iMEM|Mux6~82_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux6~83_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux6~83 .lut_mask = 16'hEC64;
defparam \CPU0|iMEM|Mux6~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N22
cycloneive_lcell_comb \CPU0|iMEM|Mux6~84 (
// Equation(s):
// \CPU0|iMEM|Mux6~84_combout  = (\arbiter_inst|system_address[6]~0_combout  & (\CPU0|iMEM|Mux6~41_combout )) # (!\arbiter_inst|system_address[6]~0_combout  & ((\CPU0|iMEM|Mux6~83_combout )))

	.dataa(gnd),
	.datab(\arbiter_inst|system_address[6]~0_combout ),
	.datac(\CPU0|iMEM|Mux6~41_combout ),
	.datad(\CPU0|iMEM|Mux6~83_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux6~84_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux6~84 .lut_mask = 16'hF3C0;
defparam \CPU0|iMEM|Mux6~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y12_N15
dffeas \CPU0|IEDG (
	.clk(!\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|OCRH~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|EOCI~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|IEDG~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|IEDG .is_wysiwyg = "true";
defparam \CPU0|IEDG .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N4
cycloneive_lcell_comb \CPU0|data_in~65 (
// Equation(s):
// \CPU0|data_in~65_combout  = (\CPU0|Equal4~1_combout  & (\CPU0|IEDG~q )) # (!\CPU0|Equal4~1_combout  & (((\CPU0|OCRL [1] & \CPU0|Equal8~1_combout ))))

	.dataa(\CPU0|Equal4~1_combout ),
	.datab(\CPU0|IEDG~q ),
	.datac(\CPU0|OCRL [1]),
	.datad(\CPU0|Equal8~1_combout ),
	.cin(gnd),
	.combout(\CPU0|data_in~65_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|data_in~65 .lut_mask = 16'hD888;
defparam \CPU0|data_in~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N14
cycloneive_lcell_comb \CPU0|data_in~73 (
// Equation(s):
// \CPU0|data_in~73_combout  = (\CPU0|data_in~65_combout ) # ((\CPU0|data_in~72_combout  & \CPU0|data_in~3_combout ))

	.dataa(\CPU0|data_in~72_combout ),
	.datab(\CPU0|data_in~65_combout ),
	.datac(\CPU0|data_in~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|data_in~73_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|data_in~73 .lut_mask = 16'hECEC;
defparam \CPU0|data_in~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N16
cycloneive_lcell_comb \CPU0|cpu01_inst|op_code[1]~0 (
// Equation(s):
// \CPU0|cpu01_inst|op_code[1]~0_combout  = (\CPU0|always1~3_combout  & (\CPU0|iMEM|Mux6~84_combout )) # (!\CPU0|always1~3_combout  & ((\CPU0|data_in~73_combout )))

	.dataa(\CPU0|always1~3_combout ),
	.datab(\CPU0|iMEM|Mux6~84_combout ),
	.datac(gnd),
	.datad(\CPU0|data_in~73_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|op_code[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|op_code[1]~0 .lut_mask = 16'hDD88;
defparam \CPU0|cpu01_inst|op_code[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N4
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector139~0 (
// Equation(s):
// \CPU0|cpu01_inst|Selector139~0_combout  = (\CPU0|cpu01_inst|state.reset_state~q  & \CPU0|cpu01_inst|op_code [1])

	.dataa(gnd),
	.datab(\CPU0|cpu01_inst|state.reset_state~q ),
	.datac(gnd),
	.datad(\CPU0|cpu01_inst|op_code [1]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector139~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector139~0 .lut_mask = 16'hCC00;
defparam \CPU0|cpu01_inst|Selector139~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y16_N17
dffeas \CPU0|cpu01_inst|op_code[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|op_code[1]~0_combout ),
	.asdata(\CPU0|cpu01_inst|Selector139~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\CPU0|cpu01_inst|state.fetch_state~q ),
	.ena(!\CPU0|hold_s~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|op_code [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|op_code[1] .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|op_code[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N4
cycloneive_lcell_comb \CPU0|cpu01_inst|Decoder7~2 (
// Equation(s):
// \CPU0|cpu01_inst|Decoder7~2_combout  = (\CPU0|cpu01_inst|op_code [2] & (\CPU0|cpu01_inst|op_code [3] & (!\CPU0|cpu01_inst|op_code [1] & \CPU0|cpu01_inst|op_code [0])))

	.dataa(\CPU0|cpu01_inst|op_code [2]),
	.datab(\CPU0|cpu01_inst|op_code [3]),
	.datac(\CPU0|cpu01_inst|op_code [1]),
	.datad(\CPU0|cpu01_inst|op_code [0]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Decoder7~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Decoder7~2 .lut_mask = 16'h0800;
defparam \CPU0|cpu01_inst|Decoder7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N16
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector290~2 (
// Equation(s):
// \CPU0|cpu01_inst|Selector290~2_combout  = (\CPU0|cpu01_inst|Decoder7~2_combout  & (((\CPU0|cpu01_inst|state.decode_state~q  & \CPU0|cpu01_inst|Decoder8~3_combout )) # (!\CPU0|cpu01_inst|Selector290~1_combout )))

	.dataa(\CPU0|cpu01_inst|state.decode_state~q ),
	.datab(\CPU0|cpu01_inst|Decoder8~3_combout ),
	.datac(\CPU0|cpu01_inst|Decoder7~2_combout ),
	.datad(\CPU0|cpu01_inst|Selector290~1_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector290~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector290~2 .lut_mask = 16'h80F0;
defparam \CPU0|cpu01_inst|Selector290~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y10_N17
dffeas \CPU0|cpu01_inst|state.jsr_state (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|Selector290~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!button_s[3]),
	.sload(gnd),
	.ena(\CPU0|cpu01_inst|state~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|state.jsr_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|state.jsr_state .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|state.jsr_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N16
cycloneive_lcell_comb \CPU0|cpu01_inst|WideOr174~2 (
// Equation(s):
// \CPU0|cpu01_inst|WideOr174~2_combout  = (!\CPU0|cpu01_inst|state.bsr_state~q  & (!\CPU0|cpu01_inst|state.jsr_state~q  & (!\CPU0|cpu01_inst|state.int_pcl_state~q  & !\CPU0|cpu01_inst|state.int_acca_state~q )))

	.dataa(\CPU0|cpu01_inst|state.bsr_state~q ),
	.datab(\CPU0|cpu01_inst|state.jsr_state~q ),
	.datac(\CPU0|cpu01_inst|state.int_pcl_state~q ),
	.datad(\CPU0|cpu01_inst|state.int_acca_state~q ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|WideOr174~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|WideOr174~2 .lut_mask = 16'h0001;
defparam \CPU0|cpu01_inst|WideOr174~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N28
cycloneive_lcell_comb \CPU0|cpu01_inst|WideOr174~4 (
// Equation(s):
// \CPU0|cpu01_inst|WideOr174~4_combout  = (\CPU0|cpu01_inst|WideOr174~0_combout  & (\CPU0|cpu01_inst|WideOr174~1_combout  & (\CPU0|cpu01_inst|WideOr174~3_combout  & \CPU0|cpu01_inst|WideOr174~2_combout )))

	.dataa(\CPU0|cpu01_inst|WideOr174~0_combout ),
	.datab(\CPU0|cpu01_inst|WideOr174~1_combout ),
	.datac(\CPU0|cpu01_inst|WideOr174~3_combout ),
	.datad(\CPU0|cpu01_inst|WideOr174~2_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|WideOr174~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|WideOr174~4 .lut_mask = 16'h8000;
defparam \CPU0|cpu01_inst|WideOr174~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N18
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector12~11 (
// Equation(s):
// \CPU0|cpu01_inst|Selector12~11_combout  = (!\CPU0|cpu01_inst|state.vect_lo_state~q  & (!\CPU0|cpu01_inst|state.rts_lo_state~q  & !\CPU0|cpu01_inst|state.vect_hi_state~q ))

	.dataa(\CPU0|cpu01_inst|state.vect_lo_state~q ),
	.datab(gnd),
	.datac(\CPU0|cpu01_inst|state.rts_lo_state~q ),
	.datad(\CPU0|cpu01_inst|state.vect_hi_state~q ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector12~11_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector12~11 .lut_mask = 16'h0005;
defparam \CPU0|cpu01_inst|Selector12~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N4
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector12~12 (
// Equation(s):
// \CPU0|cpu01_inst|Selector12~12_combout  = (\CPU0|cpu01_inst|address~1_combout  & (\CPU0|cpu01_inst|WideOr174~4_combout  & (\CPU0|cpu01_inst|address~2_combout  & \CPU0|cpu01_inst|Selector12~11_combout )))

	.dataa(\CPU0|cpu01_inst|address~1_combout ),
	.datab(\CPU0|cpu01_inst|WideOr174~4_combout ),
	.datac(\CPU0|cpu01_inst|address~2_combout ),
	.datad(\CPU0|cpu01_inst|Selector12~11_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector12~12_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector12~12 .lut_mask = 16'h8000;
defparam \CPU0|cpu01_inst|Selector12~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N18
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector248~0 (
// Equation(s):
// \CPU0|cpu01_inst|Selector248~0_combout  = (!\CPU0|cpu01_inst|nmi_req~q  & (((\CPU0|cpu01_inst|cc [4]) # (!\CPU0|EOCI~q )) # (!\CPU0|Equal10~27_combout )))

	.dataa(\CPU0|cpu01_inst|nmi_req~q ),
	.datab(\CPU0|Equal10~27_combout ),
	.datac(\CPU0|cpu01_inst|cc [4]),
	.datad(\CPU0|EOCI~q ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector248~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector248~0 .lut_mask = 16'h5155;
defparam \CPU0|cpu01_inst|Selector248~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N24
cycloneive_lcell_comb \CPU0|cpu01_inst|always19~0 (
// Equation(s):
// \CPU0|cpu01_inst|always19~0_combout  = (\CPU0|EOCI~q  & (!\CPU0|cpu01_inst|cc [4] & (\CPU0|irq_ocf~4_combout  & \CPU0|irq_ocf~9_combout )))

	.dataa(\CPU0|EOCI~q ),
	.datab(\CPU0|cpu01_inst|cc [4]),
	.datac(\CPU0|irq_ocf~4_combout ),
	.datad(\CPU0|irq_ocf~9_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|always19~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|always19~0 .lut_mask = 16'h2000;
defparam \CPU0|cpu01_inst|always19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N2
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector293~2 (
// Equation(s):
// \CPU0|cpu01_inst|Selector293~2_combout  = (\CPU0|cpu01_inst|state.int_wai_state~q  & (!\CPU0|cpu01_inst|always19~0_combout  & ((\CPU0|cpu01_inst|nmi_ack~q ) # (!\CPU0|cpu01_inst|nmi_req~q ))))

	.dataa(\CPU0|cpu01_inst|nmi_ack~q ),
	.datab(\CPU0|cpu01_inst|nmi_req~q ),
	.datac(\CPU0|cpu01_inst|state.int_wai_state~q ),
	.datad(\CPU0|cpu01_inst|always19~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector293~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector293~2 .lut_mask = 16'h00B0;
defparam \CPU0|cpu01_inst|Selector293~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N2
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector248~1 (
// Equation(s):
// \CPU0|cpu01_inst|Selector248~1_combout  = (\CPU0|cpu01_inst|Selector293~2_combout ) # ((\CPU0|cpu01_inst|Selector248~0_combout  & \CPU0|cpu01_inst|state.int_cc_state~q ))

	.dataa(gnd),
	.datab(\CPU0|cpu01_inst|Selector248~0_combout ),
	.datac(\CPU0|cpu01_inst|state.int_cc_state~q ),
	.datad(\CPU0|cpu01_inst|Selector293~2_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector248~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector248~1 .lut_mask = 16'hFFC0;
defparam \CPU0|cpu01_inst|Selector248~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N20
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector132~0 (
// Equation(s):
// \CPU0|cpu01_inst|Selector132~0_combout  = (\CPU0|cpu01_inst|state.reset_state~q  & (((\CPU0|cpu01_inst|cc [4]) # (!\CPU0|cpu01_inst|Selector248~1_combout )) # (!\CPU0|cpu01_inst|always19~1_combout )))

	.dataa(\CPU0|cpu01_inst|always19~1_combout ),
	.datab(\CPU0|cpu01_inst|state.reset_state~q ),
	.datac(\CPU0|cpu01_inst|cc [4]),
	.datad(\CPU0|cpu01_inst|Selector248~1_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector132~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector132~0 .lut_mask = 16'hC4CC;
defparam \CPU0|cpu01_inst|Selector132~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N0
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector296~0 (
// Equation(s):
// \CPU0|cpu01_inst|Selector296~0_combout  = (\CPU0|cpu01_inst|op_code [0] & (\CPU0|cpu01_inst|Equal5~2_combout  & \CPU0|cpu01_inst|always19~2_combout ))

	.dataa(\CPU0|cpu01_inst|op_code [0]),
	.datab(gnd),
	.datac(\CPU0|cpu01_inst|Equal5~2_combout ),
	.datad(\CPU0|cpu01_inst|always19~2_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector296~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector296~0 .lut_mask = 16'hA000;
defparam \CPU0|cpu01_inst|Selector296~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N20
cycloneive_lcell_comb \CPU0|cpu01_inst|WideNor10~0 (
// Equation(s):
// \CPU0|cpu01_inst|WideNor10~0_combout  = (\CPU0|cpu01_inst|Selector131~0_combout ) # ((\CPU0|cpu01_inst|state.int_cc_state~q  & ((\CPU0|cpu01_inst|Selector296~0_combout ) # (!\CPU0|cpu01_inst|Selector248~0_combout ))))

	.dataa(\CPU0|cpu01_inst|Selector131~0_combout ),
	.datab(\CPU0|cpu01_inst|Selector296~0_combout ),
	.datac(\CPU0|cpu01_inst|state.int_cc_state~q ),
	.datad(\CPU0|cpu01_inst|Selector248~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|WideNor10~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|WideNor10~0 .lut_mask = 16'hEAFA;
defparam \CPU0|cpu01_inst|WideNor10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N24
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector132~2 (
// Equation(s):
// \CPU0|cpu01_inst|Selector132~2_combout  = (\CPU0|cpu01_inst|Selector132~1_combout ) # ((\CPU0|cpu01_inst|Selector132~0_combout  & (\CPU0|cpu01_inst|iv [0] & !\CPU0|cpu01_inst|WideNor10~0_combout )))

	.dataa(\CPU0|cpu01_inst|Selector132~1_combout ),
	.datab(\CPU0|cpu01_inst|Selector132~0_combout ),
	.datac(\CPU0|cpu01_inst|iv [0]),
	.datad(\CPU0|cpu01_inst|WideNor10~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector132~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector132~2 .lut_mask = 16'hAAEA;
defparam \CPU0|cpu01_inst|Selector132~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y11_N25
dffeas \CPU0|cpu01_inst|iv[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|Selector132~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\CPU0|hold_s~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|iv [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|iv[0] .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|iv[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N22
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector14~1 (
// Equation(s):
// \CPU0|cpu01_inst|Selector14~1_combout  = (\CPU0|cpu01_inst|Selector12~12_combout  & (\CPU0|cpu01_inst|ea [1])) # (!\CPU0|cpu01_inst|Selector12~12_combout  & ((\CPU0|cpu01_inst|iv [0])))

	.dataa(\CPU0|cpu01_inst|ea [1]),
	.datab(gnd),
	.datac(\CPU0|cpu01_inst|Selector12~12_combout ),
	.datad(\CPU0|cpu01_inst|iv [0]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector14~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector14~1 .lut_mask = 16'hAFA0;
defparam \CPU0|cpu01_inst|Selector14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N16
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector14 (
// Equation(s):
// \CPU0|cpu01_inst|Selector14~combout  = (\CPU0|cpu01_inst|Selector12~10_combout  & (\CPU0|cpu01_inst|Selector14~1_combout )) # (!\CPU0|cpu01_inst|Selector12~10_combout  & ((\CPU0|cpu01_inst|Selector14~0_combout )))

	.dataa(gnd),
	.datab(\CPU0|cpu01_inst|Selector12~10_combout ),
	.datac(\CPU0|cpu01_inst|Selector14~1_combout ),
	.datad(\CPU0|cpu01_inst|Selector14~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector14~combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector14 .lut_mask = 16'hF3C0;
defparam \CPU0|cpu01_inst|Selector14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N26
cycloneive_lcell_comb \CPU0|Equal7~0 (
// Equation(s):
// \CPU0|Equal7~0_combout  = (\CPU0|cpu01_inst|Selector14~combout  & (\CPU0|Equal4~0_combout  & \CPU0|cpu01_inst|Selector15~12_combout ))

	.dataa(gnd),
	.datab(\CPU0|cpu01_inst|Selector14~combout ),
	.datac(\CPU0|Equal4~0_combout ),
	.datad(\CPU0|cpu01_inst|Selector15~12_combout ),
	.cin(gnd),
	.combout(\CPU0|Equal7~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|Equal7~0 .lut_mask = 16'hC000;
defparam \CPU0|Equal7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N22
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector19~0 (
// Equation(s):
// \CPU0|cpu01_inst|Selector19~0_combout  = (\CPU0|cpu01_inst|acca [4] & ((\CPU0|cpu01_inst|state.int_acca_state~q ) # ((\CPU0|cpu01_inst|state.psha_state~q ) # (!\CPU0|cpu01_inst|acca_ctrl~0_combout ))))

	.dataa(\CPU0|cpu01_inst|acca [4]),
	.datab(\CPU0|cpu01_inst|state.int_acca_state~q ),
	.datac(\CPU0|cpu01_inst|state.psha_state~q ),
	.datad(\CPU0|cpu01_inst|acca_ctrl~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector19~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector19~0 .lut_mask = 16'hA8AA;
defparam \CPU0|cpu01_inst|Selector19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N8
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector19~6 (
// Equation(s):
// \CPU0|cpu01_inst|Selector19~6_combout  = (\CPU0|cpu01_inst|Selector19~5_combout ) # ((\CPU0|cpu01_inst|Selector19~0_combout ) # ((\CPU0|cpu01_inst|md [4] & \CPU0|cpu01_inst|WideOr164~combout )))

	.dataa(\CPU0|cpu01_inst|Selector19~5_combout ),
	.datab(\CPU0|cpu01_inst|md [4]),
	.datac(\CPU0|cpu01_inst|Selector19~0_combout ),
	.datad(\CPU0|cpu01_inst|WideOr164~combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector19~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector19~6 .lut_mask = 16'hFEFA;
defparam \CPU0|cpu01_inst|Selector19~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N30
cycloneive_lcell_comb \CPU0|OCRH~3 (
// Equation(s):
// \CPU0|OCRH~3_combout  = (!\reset~q  & \CPU0|cpu01_inst|Selector19~6_combout )

	.dataa(gnd),
	.datab(\reset~q ),
	.datac(gnd),
	.datad(\CPU0|cpu01_inst|Selector19~6_combout ),
	.cin(gnd),
	.combout(\CPU0|OCRH~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|OCRH~3 .lut_mask = 16'h3300;
defparam \CPU0|OCRH~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y12_N31
dffeas \CPU0|OCRH[4] (
	.clk(!\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|OCRH~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|OCRH[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|OCRH [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|OCRH[4] .is_wysiwyg = "true";
defparam \CPU0|OCRH[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N28
cycloneive_lcell_comb \CPU0|Equal6~0 (
// Equation(s):
// \CPU0|Equal6~0_combout  = (!\CPU0|cpu01_inst|Selector15~12_combout  & (\CPU0|cpu01_inst|Selector14~combout  & \CPU0|Equal4~0_combout ))

	.dataa(gnd),
	.datab(\CPU0|cpu01_inst|Selector15~12_combout ),
	.datac(\CPU0|cpu01_inst|Selector14~combout ),
	.datad(\CPU0|Equal4~0_combout ),
	.cin(gnd),
	.combout(\CPU0|Equal6~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|Equal6~0 .lut_mask = 16'h3000;
defparam \CPU0|Equal6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N16
cycloneive_lcell_comb \CPU0|data_in~45 (
// Equation(s):
// \CPU0|data_in~45_combout  = (\CPU0|Equal6~0_combout  & (((\CPU0|counter [4])))) # (!\CPU0|Equal6~0_combout  & (\CPU0|counter [12] & ((\CPU0|Equal5~0_combout ))))

	.dataa(\CPU0|counter [12]),
	.datab(\CPU0|counter [4]),
	.datac(\CPU0|Equal5~0_combout ),
	.datad(\CPU0|Equal6~0_combout ),
	.cin(gnd),
	.combout(\CPU0|data_in~45_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|data_in~45 .lut_mask = 16'hCCA0;
defparam \CPU0|data_in~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N2
cycloneive_lcell_comb \CPU0|data_in~46 (
// Equation(s):
// \CPU0|data_in~46_combout  = (\CPU0|Equal7~0_combout  & (((\CPU0|OCRH [4])))) # (!\CPU0|Equal7~0_combout  & ((\CPU0|data_in~44_combout ) # ((\CPU0|data_in~45_combout ))))

	.dataa(\CPU0|data_in~44_combout ),
	.datab(\CPU0|Equal7~0_combout ),
	.datac(\CPU0|OCRH [4]),
	.datad(\CPU0|data_in~45_combout ),
	.cin(gnd),
	.combout(\CPU0|data_in~46_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|data_in~46 .lut_mask = 16'hF3E2;
defparam \CPU0|data_in~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y13_N1
dffeas \CPU0|EICI (
	.clk(!\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|EOCI~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|EICI~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|EICI .is_wysiwyg = "true";
defparam \CPU0|EICI .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N0
cycloneive_lcell_comb \CPU0|data_in~37 (
// Equation(s):
// \CPU0|data_in~37_combout  = (\CPU0|Equal4~1_combout  & (((\CPU0|EICI~q )))) # (!\CPU0|Equal4~1_combout  & (\CPU0|OCRL [4] & ((\CPU0|Equal8~1_combout ))))

	.dataa(\CPU0|OCRL [4]),
	.datab(\CPU0|Equal4~1_combout ),
	.datac(\CPU0|EICI~q ),
	.datad(\CPU0|Equal8~1_combout ),
	.cin(gnd),
	.combout(\CPU0|data_in~37_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|data_in~37 .lut_mask = 16'hE2C0;
defparam \CPU0|data_in~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N20
cycloneive_lcell_comb \CPU0|data_in~47 (
// Equation(s):
// \CPU0|data_in~47_combout  = (\CPU0|data_in~37_combout ) # ((\CPU0|data_in~46_combout  & \CPU0|data_in~3_combout ))

	.dataa(gnd),
	.datab(\CPU0|data_in~46_combout ),
	.datac(\CPU0|data_in~3_combout ),
	.datad(\CPU0|data_in~37_combout ),
	.cin(gnd),
	.combout(\CPU0|data_in~47_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|data_in~47 .lut_mask = 16'hFFC0;
defparam \CPU0|data_in~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y13_N21
dffeas \CPU0|iMEM|REGS[95][4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[95][1]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[95][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[95][4] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[95][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y15_N8
cycloneive_lcell_comb \CPU0|iMEM|REGS[87][4]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[87][4]~feeder_combout  = \CPU0|OCRH~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[87][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[87][4]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[87][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y15_N9
dffeas \CPU0|iMEM|REGS[87][4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[87][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[87][0]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[87][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[87][4] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[87][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y15_N11
dffeas \CPU0|iMEM|REGS[83][4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[83][2]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[83][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[83][4] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[83][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y15_N10
cycloneive_lcell_comb \CPU0|iMEM|Mux3~7 (
// Equation(s):
// \CPU0|iMEM|Mux3~7_combout  = (\CPU0|cpu01_inst|Selector12~combout  & (((\CPU0|cpu01_inst|Selector13~combout )))) # (!\CPU0|cpu01_inst|Selector12~combout  & ((\CPU0|cpu01_inst|Selector13~combout  & (\CPU0|iMEM|REGS[87][4]~q )) # 
// (!\CPU0|cpu01_inst|Selector13~combout  & ((\CPU0|iMEM|REGS[83][4]~q )))))

	.dataa(\CPU0|cpu01_inst|Selector12~combout ),
	.datab(\CPU0|iMEM|REGS[87][4]~q ),
	.datac(\CPU0|iMEM|REGS[83][4]~q ),
	.datad(\CPU0|cpu01_inst|Selector13~combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux3~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux3~7 .lut_mask = 16'hEE50;
defparam \CPU0|iMEM|Mux3~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y13_N20
cycloneive_lcell_comb \CPU0|iMEM|Mux3~8 (
// Equation(s):
// \CPU0|iMEM|Mux3~8_combout  = (\CPU0|cpu01_inst|Selector12~combout  & ((\CPU0|iMEM|Mux3~7_combout  & ((\CPU0|iMEM|REGS[95][4]~q ))) # (!\CPU0|iMEM|Mux3~7_combout  & (\CPU0|iMEM|REGS[91][4]~q )))) # (!\CPU0|cpu01_inst|Selector12~combout  & 
// (((\CPU0|iMEM|Mux3~7_combout ))))

	.dataa(\CPU0|iMEM|REGS[91][4]~q ),
	.datab(\CPU0|cpu01_inst|Selector12~combout ),
	.datac(\CPU0|iMEM|REGS[95][4]~q ),
	.datad(\CPU0|iMEM|Mux3~7_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux3~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux3~8 .lut_mask = 16'hF388;
defparam \CPU0|iMEM|Mux3~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y10_N9
dffeas \CPU0|iMEM|REGS[92][4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[92][1]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[92][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[92][4] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[92][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N6
cycloneive_lcell_comb \CPU0|iMEM|REGS[84][4]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[84][4]~feeder_combout  = \CPU0|OCRH~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[84][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[84][4]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[84][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y10_N7
dffeas \CPU0|iMEM|REGS[84][4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[84][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[84][4]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[84][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[84][4] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[84][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N8
cycloneive_lcell_comb \CPU0|iMEM|Mux3~5 (
// Equation(s):
// \CPU0|iMEM|Mux3~5_combout  = (\CPU0|iMEM|Mux3~4_combout  & (((\CPU0|iMEM|REGS[92][4]~q )) # (!\CPU0|cpu01_inst|Selector13~combout ))) # (!\CPU0|iMEM|Mux3~4_combout  & (\CPU0|cpu01_inst|Selector13~combout  & ((\CPU0|iMEM|REGS[84][4]~q ))))

	.dataa(\CPU0|iMEM|Mux3~4_combout ),
	.datab(\CPU0|cpu01_inst|Selector13~combout ),
	.datac(\CPU0|iMEM|REGS[92][4]~q ),
	.datad(\CPU0|iMEM|REGS[84][4]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux3~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux3~5 .lut_mask = 16'hE6A2;
defparam \CPU0|iMEM|Mux3~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y13_N18
cycloneive_lcell_comb \CPU0|iMEM|Mux3~6 (
// Equation(s):
// \CPU0|iMEM|Mux3~6_combout  = (\CPU0|cpu01_inst|Selector15~12_combout  & ((\CPU0|iMEM|Mux3~3_combout ) # ((\CPU0|cpu01_inst|Selector14~combout )))) # (!\CPU0|cpu01_inst|Selector15~12_combout  & (((!\CPU0|cpu01_inst|Selector14~combout  & 
// \CPU0|iMEM|Mux3~5_combout ))))

	.dataa(\CPU0|iMEM|Mux3~3_combout ),
	.datab(\CPU0|cpu01_inst|Selector15~12_combout ),
	.datac(\CPU0|cpu01_inst|Selector14~combout ),
	.datad(\CPU0|iMEM|Mux3~5_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux3~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux3~6 .lut_mask = 16'hCBC8;
defparam \CPU0|iMEM|Mux3~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y13_N22
cycloneive_lcell_comb \CPU0|iMEM|Mux3~9 (
// Equation(s):
// \CPU0|iMEM|Mux3~9_combout  = (\CPU0|cpu01_inst|Selector14~combout  & ((\CPU0|iMEM|Mux3~6_combout  & ((\CPU0|iMEM|Mux3~8_combout ))) # (!\CPU0|iMEM|Mux3~6_combout  & (\CPU0|iMEM|Mux3~1_combout )))) # (!\CPU0|cpu01_inst|Selector14~combout  & 
// (((\CPU0|iMEM|Mux3~6_combout ))))

	.dataa(\CPU0|iMEM|Mux3~1_combout ),
	.datab(\CPU0|iMEM|Mux3~8_combout ),
	.datac(\CPU0|cpu01_inst|Selector14~combout ),
	.datad(\CPU0|iMEM|Mux3~6_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux3~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux3~9 .lut_mask = 16'hCFA0;
defparam \CPU0|iMEM|Mux3~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y11_N11
dffeas \CPU0|iMEM|REGS[115][4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[115][6]~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[115][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[115][4] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[115][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N10
cycloneive_lcell_comb \CPU0|iMEM|Mux3~38 (
// Equation(s):
// \CPU0|iMEM|Mux3~38_combout  = (\CPU0|cpu01_inst|Selector13~combout  & (((\CPU0|cpu01_inst|Selector12~combout )))) # (!\CPU0|cpu01_inst|Selector13~combout  & ((\CPU0|cpu01_inst|Selector12~combout  & (\CPU0|iMEM|REGS[123][4]~q )) # 
// (!\CPU0|cpu01_inst|Selector12~combout  & ((\CPU0|iMEM|REGS[115][4]~q )))))

	.dataa(\CPU0|iMEM|REGS[123][4]~q ),
	.datab(\CPU0|cpu01_inst|Selector13~combout ),
	.datac(\CPU0|iMEM|REGS[115][4]~q ),
	.datad(\CPU0|cpu01_inst|Selector12~combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux3~38_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux3~38 .lut_mask = 16'hEE30;
defparam \CPU0|iMEM|Mux3~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y12_N3
dffeas \CPU0|iMEM|REGS[127][4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[127][6]~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[127][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[127][4] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[127][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N16
cycloneive_lcell_comb \CPU0|iMEM|REGS[119][4]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[119][4]~feeder_combout  = \CPU0|OCRH~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[119][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[119][4]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[119][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y12_N17
dffeas \CPU0|iMEM|REGS[119][4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[119][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[119][6]~65_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[119][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[119][4] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[119][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N2
cycloneive_lcell_comb \CPU0|iMEM|Mux3~39 (
// Equation(s):
// \CPU0|iMEM|Mux3~39_combout  = (\CPU0|cpu01_inst|Selector13~combout  & ((\CPU0|iMEM|Mux3~38_combout  & (\CPU0|iMEM|REGS[127][4]~q )) # (!\CPU0|iMEM|Mux3~38_combout  & ((\CPU0|iMEM|REGS[119][4]~q ))))) # (!\CPU0|cpu01_inst|Selector13~combout  & 
// (\CPU0|iMEM|Mux3~38_combout ))

	.dataa(\CPU0|cpu01_inst|Selector13~combout ),
	.datab(\CPU0|iMEM|Mux3~38_combout ),
	.datac(\CPU0|iMEM|REGS[127][4]~q ),
	.datad(\CPU0|iMEM|REGS[119][4]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux3~39_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux3~39 .lut_mask = 16'hE6C4;
defparam \CPU0|iMEM|Mux3~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y8_N8
cycloneive_lcell_comb \CPU0|iMEM|REGS[117][4]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[117][4]~feeder_combout  = \CPU0|OCRH~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[117][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[117][4]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[117][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y8_N9
dffeas \CPU0|iMEM|REGS[117][4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[117][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[117][2]~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[117][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[117][4] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[117][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y8_N19
dffeas \CPU0|iMEM|REGS[125][4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[125][7]~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[125][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[125][4] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[125][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y8_N18
cycloneive_lcell_comb \CPU0|iMEM|Mux3~32 (
// Equation(s):
// \CPU0|iMEM|Mux3~32_combout  = (\CPU0|iMEM|Mux3~31_combout  & (((\CPU0|iMEM|REGS[125][4]~q ) # (!\CPU0|cpu01_inst|Selector13~combout )))) # (!\CPU0|iMEM|Mux3~31_combout  & (\CPU0|iMEM|REGS[117][4]~q  & ((\CPU0|cpu01_inst|Selector13~combout ))))

	.dataa(\CPU0|iMEM|Mux3~31_combout ),
	.datab(\CPU0|iMEM|REGS[117][4]~q ),
	.datac(\CPU0|iMEM|REGS[125][4]~q ),
	.datad(\CPU0|cpu01_inst|Selector13~combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux3~32_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux3~32 .lut_mask = 16'hE4AA;
defparam \CPU0|iMEM|Mux3~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y13_N31
dffeas \CPU0|iMEM|REGS[126][4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[126][2]~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[126][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[126][4] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[126][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N28
cycloneive_lcell_comb \CPU0|iMEM|REGS[122][4]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[122][4]~feeder_combout  = \CPU0|OCRH~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[122][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[122][4]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[122][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y13_N29
dffeas \CPU0|iMEM|REGS[122][4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[122][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[122][1]~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[122][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[122][4] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[122][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N30
cycloneive_lcell_comb \CPU0|iMEM|Mux3~34 (
// Equation(s):
// \CPU0|iMEM|Mux3~34_combout  = (\CPU0|iMEM|Mux3~33_combout  & (((\CPU0|iMEM|REGS[126][4]~q )) # (!\CPU0|cpu01_inst|Selector12~combout ))) # (!\CPU0|iMEM|Mux3~33_combout  & (\CPU0|cpu01_inst|Selector12~combout  & ((\CPU0|iMEM|REGS[122][4]~q ))))

	.dataa(\CPU0|iMEM|Mux3~33_combout ),
	.datab(\CPU0|cpu01_inst|Selector12~combout ),
	.datac(\CPU0|iMEM|REGS[126][4]~q ),
	.datad(\CPU0|iMEM|REGS[122][4]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux3~34_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux3~34 .lut_mask = 16'hE6A2;
defparam \CPU0|iMEM|Mux3~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N0
cycloneive_lcell_comb \CPU0|iMEM|Mux3~37 (
// Equation(s):
// \CPU0|iMEM|Mux3~37_combout  = (\CPU0|cpu01_inst|Selector14~combout  & (((\CPU0|iMEM|Mux3~34_combout ) # (\CPU0|cpu01_inst|Selector15~12_combout )))) # (!\CPU0|cpu01_inst|Selector14~combout  & (\CPU0|iMEM|Mux3~36_combout  & 
// ((!\CPU0|cpu01_inst|Selector15~12_combout ))))

	.dataa(\CPU0|iMEM|Mux3~36_combout ),
	.datab(\CPU0|cpu01_inst|Selector14~combout ),
	.datac(\CPU0|iMEM|Mux3~34_combout ),
	.datad(\CPU0|cpu01_inst|Selector15~12_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux3~37_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux3~37 .lut_mask = 16'hCCE2;
defparam \CPU0|iMEM|Mux3~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N2
cycloneive_lcell_comb \CPU0|iMEM|Mux3~40 (
// Equation(s):
// \CPU0|iMEM|Mux3~40_combout  = (\CPU0|cpu01_inst|Selector15~12_combout  & ((\CPU0|iMEM|Mux3~37_combout  & (\CPU0|iMEM|Mux3~39_combout )) # (!\CPU0|iMEM|Mux3~37_combout  & ((\CPU0|iMEM|Mux3~32_combout ))))) # (!\CPU0|cpu01_inst|Selector15~12_combout  & 
// (((\CPU0|iMEM|Mux3~37_combout ))))

	.dataa(\CPU0|cpu01_inst|Selector15~12_combout ),
	.datab(\CPU0|iMEM|Mux3~39_combout ),
	.datac(\CPU0|iMEM|Mux3~32_combout ),
	.datad(\CPU0|iMEM|Mux3~37_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux3~40_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux3~40 .lut_mask = 16'hDDA0;
defparam \CPU0|iMEM|Mux3~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N12
cycloneive_lcell_comb \CPU0|iMEM|Mux3~41 (
// Equation(s):
// \CPU0|iMEM|Mux3~41_combout  = (\CPU0|iMEM|Mux3~30_combout  & (((\CPU0|iMEM|Mux3~40_combout ) # (!\arbiter_inst|system_address[4]~3_combout )))) # (!\CPU0|iMEM|Mux3~30_combout  & (\CPU0|iMEM|Mux3~9_combout  & (\arbiter_inst|system_address[4]~3_combout )))

	.dataa(\CPU0|iMEM|Mux3~30_combout ),
	.datab(\CPU0|iMEM|Mux3~9_combout ),
	.datac(\arbiter_inst|system_address[4]~3_combout ),
	.datad(\CPU0|iMEM|Mux3~40_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux3~41_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux3~41 .lut_mask = 16'hEA4A;
defparam \CPU0|iMEM|Mux3~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N14
cycloneive_lcell_comb \CPU0|iMEM|Mux3~84 (
// Equation(s):
// \CPU0|iMEM|Mux3~84_combout  = (\arbiter_inst|system_address[6]~0_combout  & ((\CPU0|iMEM|Mux3~41_combout ))) # (!\arbiter_inst|system_address[6]~0_combout  & (\CPU0|iMEM|Mux3~83_combout ))

	.dataa(\CPU0|iMEM|Mux3~83_combout ),
	.datab(gnd),
	.datac(\arbiter_inst|system_address[6]~0_combout ),
	.datad(\CPU0|iMEM|Mux3~41_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux3~84_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux3~84 .lut_mask = 16'hFA0A;
defparam \CPU0|iMEM|Mux3~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N20
cycloneive_lcell_comb \CPU0|cpu01_inst|op_code[4]~3 (
// Equation(s):
// \CPU0|cpu01_inst|op_code[4]~3_combout  = (\CPU0|always1~3_combout  & ((\CPU0|iMEM|Mux3~84_combout ))) # (!\CPU0|always1~3_combout  & (\CPU0|data_in~47_combout ))

	.dataa(\CPU0|always1~3_combout ),
	.datab(\CPU0|data_in~47_combout ),
	.datac(gnd),
	.datad(\CPU0|iMEM|Mux3~84_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|op_code[4]~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|op_code[4]~3 .lut_mask = 16'hEE44;
defparam \CPU0|cpu01_inst|op_code[4]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N30
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector136~0 (
// Equation(s):
// \CPU0|cpu01_inst|Selector136~0_combout  = (\CPU0|cpu01_inst|op_code [4] & \CPU0|cpu01_inst|state.reset_state~q )

	.dataa(gnd),
	.datab(\CPU0|cpu01_inst|op_code [4]),
	.datac(gnd),
	.datad(\CPU0|cpu01_inst|state.reset_state~q ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector136~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector136~0 .lut_mask = 16'hCC00;
defparam \CPU0|cpu01_inst|Selector136~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y13_N21
dffeas \CPU0|cpu01_inst|op_code[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|op_code[4]~3_combout ),
	.asdata(\CPU0|cpu01_inst|Selector136~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\CPU0|cpu01_inst|state.fetch_state~q ),
	.ena(!\CPU0|hold_s~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|op_code [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|op_code[4] .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|op_code[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N14
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector284~8 (
// Equation(s):
// \CPU0|cpu01_inst|Selector284~8_combout  = (!\CPU0|cpu01_inst|op_code [4] & ((\CPU0|cpu01_inst|op_code [6] & ((!\CPU0|cpu01_inst|WideOr98~0_combout ))) # (!\CPU0|cpu01_inst|op_code [6] & (!\CPU0|cpu01_inst|WideOr74~0_combout ))))

	.dataa(\CPU0|cpu01_inst|WideOr74~0_combout ),
	.datab(\CPU0|cpu01_inst|WideOr98~0_combout ),
	.datac(\CPU0|cpu01_inst|op_code [6]),
	.datad(\CPU0|cpu01_inst|op_code [4]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector284~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector284~8 .lut_mask = 16'h0035;
defparam \CPU0|cpu01_inst|Selector284~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N0
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector284~9 (
// Equation(s):
// \CPU0|cpu01_inst|Selector284~9_combout  = ((!\CPU0|cpu01_inst|op_code [5] & ((\CPU0|cpu01_inst|Selector284~8_combout ) # (!\CPU0|cpu01_inst|op_code [7])))) # (!\CPU0|cpu01_inst|state.decode_state~q )

	.dataa(\CPU0|cpu01_inst|op_code [7]),
	.datab(\CPU0|cpu01_inst|state.decode_state~q ),
	.datac(\CPU0|cpu01_inst|Selector284~8_combout ),
	.datad(\CPU0|cpu01_inst|op_code [5]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector284~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector284~9 .lut_mask = 16'h33F7;
defparam \CPU0|cpu01_inst|Selector284~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N4
cycloneive_lcell_comb \CPU0|cpu01_inst|WideOr66~0 (
// Equation(s):
// \CPU0|cpu01_inst|WideOr66~0_combout  = (\CPU0|cpu01_inst|op_code [1] & ((\CPU0|cpu01_inst|op_code [0]) # ((\CPU0|cpu01_inst|op_code [2]) # (!\CPU0|cpu01_inst|op_code [3])))) # (!\CPU0|cpu01_inst|op_code [1] & (((\CPU0|cpu01_inst|op_code [3]))))

	.dataa(\CPU0|cpu01_inst|op_code [0]),
	.datab(\CPU0|cpu01_inst|op_code [2]),
	.datac(\CPU0|cpu01_inst|op_code [1]),
	.datad(\CPU0|cpu01_inst|op_code [3]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|WideOr66~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|WideOr66~0 .lut_mask = 16'hEFF0;
defparam \CPU0|cpu01_inst|WideOr66~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N22
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector284~7 (
// Equation(s):
// \CPU0|cpu01_inst|Selector284~7_combout  = (\CPU0|cpu01_inst|Equal5~0_combout  & ((\CPU0|cpu01_inst|op_code [4] & ((!\CPU0|cpu01_inst|WideOr66~0_combout ))) # (!\CPU0|cpu01_inst|op_code [4] & (!\CPU0|cpu01_inst|Mux0~5_combout ))))

	.dataa(\CPU0|cpu01_inst|op_code [4]),
	.datab(\CPU0|cpu01_inst|Mux0~5_combout ),
	.datac(\CPU0|cpu01_inst|WideOr66~0_combout ),
	.datad(\CPU0|cpu01_inst|Equal5~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector284~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector284~7 .lut_mask = 16'h1B00;
defparam \CPU0|cpu01_inst|Selector284~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N0
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector284~5 (
// Equation(s):
// \CPU0|cpu01_inst|Selector284~5_combout  = ((!\CPU0|cpu01_inst|state.extended_state~q ) # (!\CPU0|cpu01_inst|op_code [4])) # (!\CPU0|cpu01_inst|op_code [5])

	.dataa(gnd),
	.datab(\CPU0|cpu01_inst|op_code [5]),
	.datac(\CPU0|cpu01_inst|op_code [4]),
	.datad(\CPU0|cpu01_inst|state.extended_state~q ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector284~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector284~5 .lut_mask = 16'h3FFF;
defparam \CPU0|cpu01_inst|Selector284~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N10
cycloneive_lcell_comb \CPU0|cpu01_inst|WideOr108~0 (
// Equation(s):
// \CPU0|cpu01_inst|WideOr108~0_combout  = (\CPU0|cpu01_inst|op_code [0] & (\CPU0|cpu01_inst|op_code [1] $ (((\CPU0|cpu01_inst|op_code [2]) # (!\CPU0|cpu01_inst|op_code [3]))))) # (!\CPU0|cpu01_inst|op_code [0] & (\CPU0|cpu01_inst|op_code [1] & 
// (\CPU0|cpu01_inst|op_code [2] $ (!\CPU0|cpu01_inst|op_code [3]))))

	.dataa(\CPU0|cpu01_inst|op_code [1]),
	.datab(\CPU0|cpu01_inst|op_code [2]),
	.datac(\CPU0|cpu01_inst|op_code [3]),
	.datad(\CPU0|cpu01_inst|op_code [0]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|WideOr108~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|WideOr108~0 .lut_mask = 16'h6582;
defparam \CPU0|cpu01_inst|WideOr108~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N14
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector284~1 (
// Equation(s):
// \CPU0|cpu01_inst|Selector284~1_combout  = ((!\CPU0|cpu01_inst|op_code [5] & ((!\CPU0|cpu01_inst|op_code [7]) # (!\CPU0|cpu01_inst|op_code [4])))) # (!\CPU0|cpu01_inst|state.read8_state~q )

	.dataa(\CPU0|cpu01_inst|op_code [4]),
	.datab(\CPU0|cpu01_inst|op_code [7]),
	.datac(\CPU0|cpu01_inst|state.read8_state~q ),
	.datad(\CPU0|cpu01_inst|op_code [5]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector284~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector284~1 .lut_mask = 16'h0F7F;
defparam \CPU0|cpu01_inst|Selector284~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N4
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector284~2 (
// Equation(s):
// \CPU0|cpu01_inst|Selector284~2_combout  = (\CPU0|cpu01_inst|Selector284~0_combout  & ((\CPU0|cpu01_inst|WideOr108~0_combout ) # ((!\CPU0|cpu01_inst|Selector241~0_combout )))) # (!\CPU0|cpu01_inst|Selector284~0_combout  & 
// (\CPU0|cpu01_inst|Selector284~1_combout  & ((\CPU0|cpu01_inst|WideOr108~0_combout ) # (!\CPU0|cpu01_inst|Selector241~0_combout ))))

	.dataa(\CPU0|cpu01_inst|Selector284~0_combout ),
	.datab(\CPU0|cpu01_inst|WideOr108~0_combout ),
	.datac(\CPU0|cpu01_inst|Selector241~0_combout ),
	.datad(\CPU0|cpu01_inst|Selector284~1_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector284~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector284~2 .lut_mask = 16'hCF8A;
defparam \CPU0|cpu01_inst|Selector284~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N18
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector284~6 (
// Equation(s):
// \CPU0|cpu01_inst|Selector284~6_combout  = (\CPU0|cpu01_inst|Selector284~2_combout  & ((\CPU0|cpu01_inst|Selector284~4_combout ) # ((\CPU0|cpu01_inst|Selector284~5_combout  & !\CPU0|cpu01_inst|Selector286~0_combout ))))

	.dataa(\CPU0|cpu01_inst|Selector284~4_combout ),
	.datab(\CPU0|cpu01_inst|Selector284~5_combout ),
	.datac(\CPU0|cpu01_inst|Selector284~2_combout ),
	.datad(\CPU0|cpu01_inst|Selector286~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector284~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector284~6 .lut_mask = 16'hA0E0;
defparam \CPU0|cpu01_inst|Selector284~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N30
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector284~10 (
// Equation(s):
// \CPU0|cpu01_inst|Selector284~10_combout  = (\CPU0|cpu01_inst|WideOr176~3_combout  & (\CPU0|cpu01_inst|Selector284~6_combout  & ((\CPU0|cpu01_inst|Selector284~9_combout ) # (\CPU0|cpu01_inst|Selector284~7_combout ))))

	.dataa(\CPU0|cpu01_inst|WideOr176~3_combout ),
	.datab(\CPU0|cpu01_inst|Selector284~9_combout ),
	.datac(\CPU0|cpu01_inst|Selector284~7_combout ),
	.datad(\CPU0|cpu01_inst|Selector284~6_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector284~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector284~10 .lut_mask = 16'hA800;
defparam \CPU0|cpu01_inst|Selector284~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y10_N31
dffeas \CPU0|cpu01_inst|state.fetch_state (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|Selector284~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!button_s[3]),
	.sload(gnd),
	.ena(\CPU0|cpu01_inst|state~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|state.fetch_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|state.fetch_state .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|state.fetch_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N28
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector237~0 (
// Equation(s):
// \CPU0|cpu01_inst|Selector237~0_combout  = (\CPU0|cpu01_inst|state.fetch_state~q  & (\CPU0|cpu01_inst|always19~2_combout  & ((\CPU0|cpu01_inst|nmi_ack~q ) # (!\CPU0|cpu01_inst|nmi_req~q ))))

	.dataa(\CPU0|cpu01_inst|nmi_ack~q ),
	.datab(\CPU0|cpu01_inst|state.fetch_state~q ),
	.datac(\CPU0|cpu01_inst|nmi_req~q ),
	.datad(\CPU0|cpu01_inst|always19~2_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector237~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector237~0 .lut_mask = 16'h8C00;
defparam \CPU0|cpu01_inst|Selector237~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y11_N29
dffeas \CPU0|cpu01_inst|state.decode_state (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|Selector237~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!button_s[3]),
	.sload(gnd),
	.ena(\CPU0|cpu01_inst|state~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|state.decode_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|state.decode_state .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|state.decode_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N10
cycloneive_lcell_comb \CPU0|cpu01_inst|state~105 (
// Equation(s):
// \CPU0|cpu01_inst|state~105_combout  = (\CPU0|cpu01_inst|Decoder7~2_combout  & (\CPU0|cpu01_inst|Decoder8~2_combout  & \CPU0|cpu01_inst|state.decode_state~q ))

	.dataa(\CPU0|cpu01_inst|Decoder7~2_combout ),
	.datab(gnd),
	.datac(\CPU0|cpu01_inst|Decoder8~2_combout ),
	.datad(\CPU0|cpu01_inst|state.decode_state~q ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state~105_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state~105 .lut_mask = 16'hA000;
defparam \CPU0|cpu01_inst|state~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y9_N11
dffeas \CPU0|cpu01_inst|state.mul_state (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|state~105_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!button_s[3]),
	.sload(gnd),
	.ena(\CPU0|cpu01_inst|state~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|state.mul_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|state.mul_state .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|state.mul_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N26
cycloneive_lcell_comb \CPU0|cpu01_inst|state~103 (
// Equation(s):
// \CPU0|cpu01_inst|state~103_combout  = (button_s[3] & \CPU0|cpu01_inst|state.mul_state~q )

	.dataa(gnd),
	.datab(button_s[3]),
	.datac(\CPU0|cpu01_inst|state.mul_state~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state~103_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state~103 .lut_mask = 16'hC0C0;
defparam \CPU0|cpu01_inst|state~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y15_N27
dffeas \CPU0|cpu01_inst|state.mulea_state (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|state~103_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|cpu01_inst|state~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|state.mulea_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|state.mulea_state .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|state.mulea_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N12
cycloneive_lcell_comb \CPU0|cpu01_inst|state~104 (
// Equation(s):
// \CPU0|cpu01_inst|state~104_combout  = (\CPU0|cpu01_inst|state.mulea_state~q  & button_s[3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|cpu01_inst|state.mulea_state~q ),
	.datad(button_s[3]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state~104_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state~104 .lut_mask = 16'hF000;
defparam \CPU0|cpu01_inst|state~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y15_N13
dffeas \CPU0|cpu01_inst|state.muld_state (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|state~104_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|cpu01_inst|state~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|state.muld_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|state.muld_state .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|state.muld_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N22
cycloneive_lcell_comb \CPU0|cpu01_inst|state~95 (
// Equation(s):
// \CPU0|cpu01_inst|state~95_combout  = (button_s[3] & \CPU0|cpu01_inst|state.muld_state~q )

	.dataa(button_s[3]),
	.datab(\CPU0|cpu01_inst|state.muld_state~q ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state~95_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state~95 .lut_mask = 16'h8888;
defparam \CPU0|cpu01_inst|state~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y13_N23
dffeas \CPU0|cpu01_inst|state.mul0_state (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|state~95_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|cpu01_inst|state~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|state.mul0_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|state.mul0_state .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|state.mul0_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N8
cycloneive_lcell_comb \CPU0|cpu01_inst|state~96 (
// Equation(s):
// \CPU0|cpu01_inst|state~96_combout  = (button_s[3] & \CPU0|cpu01_inst|state.mul0_state~q )

	.dataa(button_s[3]),
	.datab(gnd),
	.datac(\CPU0|cpu01_inst|state.mul0_state~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state~96_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state~96 .lut_mask = 16'hA0A0;
defparam \CPU0|cpu01_inst|state~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y13_N9
dffeas \CPU0|cpu01_inst|state.mul1_state (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|state~96_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|cpu01_inst|state~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|state.mul1_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|state.mul1_state .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|state.mul1_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N2
cycloneive_lcell_comb \CPU0|cpu01_inst|state~97 (
// Equation(s):
// \CPU0|cpu01_inst|state~97_combout  = (button_s[3] & \CPU0|cpu01_inst|state.mul1_state~q )

	.dataa(button_s[3]),
	.datab(gnd),
	.datac(\CPU0|cpu01_inst|state.mul1_state~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state~97_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state~97 .lut_mask = 16'hA0A0;
defparam \CPU0|cpu01_inst|state~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y13_N3
dffeas \CPU0|cpu01_inst|state.mul2_state (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|state~97_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|cpu01_inst|state~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|state.mul2_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|state.mul2_state .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|state.mul2_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N24
cycloneive_lcell_comb \CPU0|cpu01_inst|WideOr132~0 (
// Equation(s):
// \CPU0|cpu01_inst|WideOr132~0_combout  = (!\CPU0|cpu01_inst|state.mul3_state~q  & (!\CPU0|cpu01_inst|state.mul2_state~q  & (!\CPU0|cpu01_inst|state.mul1_state~q  & !\CPU0|cpu01_inst|state.mul0_state~q )))

	.dataa(\CPU0|cpu01_inst|state.mul3_state~q ),
	.datab(\CPU0|cpu01_inst|state.mul2_state~q ),
	.datac(\CPU0|cpu01_inst|state.mul1_state~q ),
	.datad(\CPU0|cpu01_inst|state.mul0_state~q ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|WideOr132~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|WideOr132~0 .lut_mask = 16'h0001;
defparam \CPU0|cpu01_inst|WideOr132~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N30
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector119~3 (
// Equation(s):
// \CPU0|cpu01_inst|Selector119~3_combout  = (\CPU0|cpu01_inst|Selector119~2_combout ) # ((\CPU0|cpu01_inst|md [1] & ((!\CPU0|cpu01_inst|WideOr132~1_combout ) # (!\CPU0|cpu01_inst|WideOr132~0_combout ))))

	.dataa(\CPU0|cpu01_inst|Selector119~2_combout ),
	.datab(\CPU0|cpu01_inst|WideOr132~0_combout ),
	.datac(\CPU0|cpu01_inst|WideOr132~1_combout ),
	.datad(\CPU0|cpu01_inst|md [1]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector119~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector119~3 .lut_mask = 16'hBFAA;
defparam \CPU0|cpu01_inst|Selector119~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y12_N31
dffeas \CPU0|cpu01_inst|md[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|Selector119~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|cpu01_inst|md[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|md [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|md[2] .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|md[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N4
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector118~3 (
// Equation(s):
// \CPU0|cpu01_inst|Selector118~3_combout  = (\CPU0|cpu01_inst|Selector118~2_combout ) # ((\CPU0|cpu01_inst|md [2] & ((!\CPU0|cpu01_inst|WideOr132~0_combout ) # (!\CPU0|cpu01_inst|WideOr132~1_combout ))))

	.dataa(\CPU0|cpu01_inst|Selector118~2_combout ),
	.datab(\CPU0|cpu01_inst|md [2]),
	.datac(\CPU0|cpu01_inst|WideOr132~1_combout ),
	.datad(\CPU0|cpu01_inst|WideOr132~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector118~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector118~3 .lut_mask = 16'hAEEE;
defparam \CPU0|cpu01_inst|Selector118~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y12_N5
dffeas \CPU0|cpu01_inst|md[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|Selector118~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|cpu01_inst|md[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|md [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|md[3] .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|md[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N0
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector20~1 (
// Equation(s):
// \CPU0|cpu01_inst|Selector20~1_combout  = (\CPU0|cpu01_inst|WideOr168~0_combout  & ((\CPU0|cpu01_inst|xreg [11]) # ((\CPU0|cpu01_inst|cc [3] & \CPU0|cpu01_inst|WideOr169~0_combout )))) # (!\CPU0|cpu01_inst|WideOr168~0_combout  & (((\CPU0|cpu01_inst|cc [3] 
// & \CPU0|cpu01_inst|WideOr169~0_combout ))))

	.dataa(\CPU0|cpu01_inst|WideOr168~0_combout ),
	.datab(\CPU0|cpu01_inst|xreg [11]),
	.datac(\CPU0|cpu01_inst|cc [3]),
	.datad(\CPU0|cpu01_inst|WideOr169~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector20~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector20~1 .lut_mask = 16'hF888;
defparam \CPU0|cpu01_inst|Selector20~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N0
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector20~2 (
// Equation(s):
// \CPU0|cpu01_inst|Selector20~2_combout  = (\CPU0|cpu01_inst|xreg [3] & (((\CPU0|cpu01_inst|state.pshx_lo_state~q ) # (\CPU0|cpu01_inst|state.int_ixl_state~q )) # (!\CPU0|cpu01_inst|ix_ctrl~0_combout )))

	.dataa(\CPU0|cpu01_inst|xreg [3]),
	.datab(\CPU0|cpu01_inst|ix_ctrl~0_combout ),
	.datac(\CPU0|cpu01_inst|state.pshx_lo_state~q ),
	.datad(\CPU0|cpu01_inst|state.int_ixl_state~q ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector20~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector20~2 .lut_mask = 16'hAAA2;
defparam \CPU0|cpu01_inst|Selector20~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N2
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector20~3 (
// Equation(s):
// \CPU0|cpu01_inst|Selector20~3_combout  = (\CPU0|cpu01_inst|Selector20~1_combout ) # ((\CPU0|cpu01_inst|Selector20~2_combout ) # ((\CPU0|cpu01_inst|WideOr166~0_combout  & \CPU0|cpu01_inst|accb [3])))

	.dataa(\CPU0|cpu01_inst|WideOr166~0_combout ),
	.datab(\CPU0|cpu01_inst|Selector20~1_combout ),
	.datac(\CPU0|cpu01_inst|accb [3]),
	.datad(\CPU0|cpu01_inst|Selector20~2_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector20~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector20~3 .lut_mask = 16'hFFEC;
defparam \CPU0|cpu01_inst|Selector20~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N4
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector20~4 (
// Equation(s):
// \CPU0|cpu01_inst|Selector20~4_combout  = (\CPU0|cpu01_inst|md [11] & ((\CPU0|cpu01_inst|state.write16_state~q ) # ((\CPU0|cpu01_inst|pc [11] & \CPU0|cpu01_inst|WideOr171~combout )))) # (!\CPU0|cpu01_inst|md [11] & (\CPU0|cpu01_inst|pc [11] & 
// (\CPU0|cpu01_inst|WideOr171~combout )))

	.dataa(\CPU0|cpu01_inst|md [11]),
	.datab(\CPU0|cpu01_inst|pc [11]),
	.datac(\CPU0|cpu01_inst|WideOr171~combout ),
	.datad(\CPU0|cpu01_inst|state.write16_state~q ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector20~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector20~4 .lut_mask = 16'hEAC0;
defparam \CPU0|cpu01_inst|Selector20~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N6
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector20~5 (
// Equation(s):
// \CPU0|cpu01_inst|Selector20~5_combout  = (\CPU0|cpu01_inst|Selector20~3_combout ) # ((\CPU0|cpu01_inst|Selector20~4_combout ) # ((\CPU0|cpu01_inst|pc [3] & \CPU0|cpu01_inst|WideOr170~combout )))

	.dataa(\CPU0|cpu01_inst|pc [3]),
	.datab(\CPU0|cpu01_inst|Selector20~3_combout ),
	.datac(\CPU0|cpu01_inst|Selector20~4_combout ),
	.datad(\CPU0|cpu01_inst|WideOr170~combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector20~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector20~5 .lut_mask = 16'hFEFC;
defparam \CPU0|cpu01_inst|Selector20~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N24
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector20~6 (
// Equation(s):
// \CPU0|cpu01_inst|Selector20~6_combout  = (\CPU0|cpu01_inst|Selector20~0_combout ) # ((\CPU0|cpu01_inst|Selector20~5_combout ) # ((\CPU0|cpu01_inst|md [3] & \CPU0|cpu01_inst|WideOr164~combout )))

	.dataa(\CPU0|cpu01_inst|Selector20~0_combout ),
	.datab(\CPU0|cpu01_inst|md [3]),
	.datac(\CPU0|cpu01_inst|WideOr164~combout ),
	.datad(\CPU0|cpu01_inst|Selector20~5_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector20~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector20~6 .lut_mask = 16'hFFEA;
defparam \CPU0|cpu01_inst|Selector20~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N26
cycloneive_lcell_comb \CPU0|EOCI~1 (
// Equation(s):
// \CPU0|EOCI~1_combout  = (!\reset~q  & \CPU0|cpu01_inst|Selector20~6_combout )

	.dataa(gnd),
	.datab(\reset~q ),
	.datac(gnd),
	.datad(\CPU0|cpu01_inst|Selector20~6_combout ),
	.cin(gnd),
	.combout(\CPU0|EOCI~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|EOCI~1 .lut_mask = 16'h3300;
defparam \CPU0|EOCI~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y17_N28
cycloneive_lcell_comb \CPU0|iMEM|REGS[55][3]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[55][3]~feeder_combout  = \CPU0|EOCI~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|EOCI~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[55][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[55][3]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[55][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y17_N29
dffeas \CPU0|iMEM|REGS[55][3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[55][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[55][5]~133_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[55][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[55][3] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[55][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y17_N23
dffeas \CPU0|iMEM|REGS[63][3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|EOCI~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[63][1]~136_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[63][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[63][3] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[63][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y17_N22
cycloneive_lcell_comb \CPU0|iMEM|Mux4~81 (
// Equation(s):
// \CPU0|iMEM|Mux4~81_combout  = (\CPU0|iMEM|Mux4~80_combout  & (((\CPU0|iMEM|REGS[63][3]~q ) # (!\CPU0|cpu01_inst|Selector13~combout )))) # (!\CPU0|iMEM|Mux4~80_combout  & (\CPU0|iMEM|REGS[55][3]~q  & ((\CPU0|cpu01_inst|Selector13~combout ))))

	.dataa(\CPU0|iMEM|Mux4~80_combout ),
	.datab(\CPU0|iMEM|REGS[55][3]~q ),
	.datac(\CPU0|iMEM|REGS[63][3]~q ),
	.datad(\CPU0|cpu01_inst|Selector13~combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux4~81_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux4~81 .lut_mask = 16'hE4AA;
defparam \CPU0|iMEM|Mux4~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N20
cycloneive_lcell_comb \CPU0|iMEM|REGS[52][3]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[52][3]~feeder_combout  = \CPU0|EOCI~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|EOCI~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[52][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[52][3]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[52][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y17_N21
dffeas \CPU0|iMEM|REGS[52][3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[52][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[52][0]~130_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[52][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[52][3] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[52][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y17_N23
dffeas \CPU0|iMEM|REGS[48][3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|EOCI~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[48][0]~131_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[48][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[48][3] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[48][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N22
cycloneive_lcell_comb \CPU0|iMEM|Mux4~77 (
// Equation(s):
// \CPU0|iMEM|Mux4~77_combout  = (\CPU0|cpu01_inst|Selector13~combout  & ((\CPU0|iMEM|REGS[52][3]~q ) # ((\CPU0|cpu01_inst|Selector12~combout )))) # (!\CPU0|cpu01_inst|Selector13~combout  & (((\CPU0|iMEM|REGS[48][3]~q  & !\CPU0|cpu01_inst|Selector12~combout 
// ))))

	.dataa(\CPU0|cpu01_inst|Selector13~combout ),
	.datab(\CPU0|iMEM|REGS[52][3]~q ),
	.datac(\CPU0|iMEM|REGS[48][3]~q ),
	.datad(\CPU0|cpu01_inst|Selector12~combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux4~77_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux4~77 .lut_mask = 16'hAAD8;
defparam \CPU0|iMEM|Mux4~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y17_N31
dffeas \CPU0|iMEM|REGS[60][3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|EOCI~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[60][7]~132_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[60][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[60][3] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[60][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N28
cycloneive_lcell_comb \CPU0|iMEM|REGS[56][3]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[56][3]~feeder_combout  = \CPU0|EOCI~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|EOCI~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[56][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[56][3]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[56][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y17_N29
dffeas \CPU0|iMEM|REGS[56][3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[56][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[56][7]~129_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[56][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[56][3] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[56][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N30
cycloneive_lcell_comb \CPU0|iMEM|Mux4~78 (
// Equation(s):
// \CPU0|iMEM|Mux4~78_combout  = (\CPU0|cpu01_inst|Selector12~combout  & ((\CPU0|iMEM|Mux4~77_combout  & (\CPU0|iMEM|REGS[60][3]~q )) # (!\CPU0|iMEM|Mux4~77_combout  & ((\CPU0|iMEM|REGS[56][3]~q ))))) # (!\CPU0|cpu01_inst|Selector12~combout  & 
// (\CPU0|iMEM|Mux4~77_combout ))

	.dataa(\CPU0|cpu01_inst|Selector12~combout ),
	.datab(\CPU0|iMEM|Mux4~77_combout ),
	.datac(\CPU0|iMEM|REGS[60][3]~q ),
	.datad(\CPU0|iMEM|REGS[56][3]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux4~78_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux4~78 .lut_mask = 16'hE6C4;
defparam \CPU0|iMEM|Mux4~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N24
cycloneive_lcell_comb \CPU0|iMEM|Mux4~79 (
// Equation(s):
// \CPU0|iMEM|Mux4~79_combout  = (\CPU0|cpu01_inst|Selector15~12_combout  & (((\CPU0|cpu01_inst|Selector14~combout )))) # (!\CPU0|cpu01_inst|Selector15~12_combout  & ((\CPU0|cpu01_inst|Selector14~combout  & (\CPU0|iMEM|Mux4~76_combout )) # 
// (!\CPU0|cpu01_inst|Selector14~combout  & ((\CPU0|iMEM|Mux4~78_combout )))))

	.dataa(\CPU0|iMEM|Mux4~76_combout ),
	.datab(\CPU0|cpu01_inst|Selector15~12_combout ),
	.datac(\CPU0|iMEM|Mux4~78_combout ),
	.datad(\CPU0|cpu01_inst|Selector14~combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux4~79_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux4~79 .lut_mask = 16'hEE30;
defparam \CPU0|iMEM|Mux4~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N18
cycloneive_lcell_comb \CPU0|iMEM|Mux4~82 (
// Equation(s):
// \CPU0|iMEM|Mux4~82_combout  = (\CPU0|cpu01_inst|Selector15~12_combout  & ((\CPU0|iMEM|Mux4~79_combout  & ((\CPU0|iMEM|Mux4~81_combout ))) # (!\CPU0|iMEM|Mux4~79_combout  & (\CPU0|iMEM|Mux4~74_combout )))) # (!\CPU0|cpu01_inst|Selector15~12_combout  & 
// (((\CPU0|iMEM|Mux4~79_combout ))))

	.dataa(\CPU0|iMEM|Mux4~74_combout ),
	.datab(\CPU0|iMEM|Mux4~81_combout ),
	.datac(\CPU0|cpu01_inst|Selector15~12_combout ),
	.datad(\CPU0|iMEM|Mux4~79_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux4~82_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux4~82 .lut_mask = 16'hCFA0;
defparam \CPU0|iMEM|Mux4~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y11_N4
cycloneive_lcell_comb \CPU0|iMEM|REGS[45][3]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[45][3]~feeder_combout  = \CPU0|EOCI~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|EOCI~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[45][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[45][3]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[45][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N6
cycloneive_lcell_comb \CPU0|iMEM|REGS[45][4]~83 (
// Equation(s):
// \CPU0|iMEM|REGS[45][4]~83_combout  = (\reset~q ) # ((\CPU0|iMEM|REGS[38][6]~69_combout  & \CPU0|iMEM|Decoder0~7_combout ))

	.dataa(gnd),
	.datab(\reset~q ),
	.datac(\CPU0|iMEM|REGS[38][6]~69_combout ),
	.datad(\CPU0|iMEM|Decoder0~7_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[45][4]~83_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[45][4]~83 .lut_mask = 16'hFCCC;
defparam \CPU0|iMEM|REGS[45][4]~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y11_N5
dffeas \CPU0|iMEM|REGS[45][3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[45][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[45][4]~83_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[45][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[45][3] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[45][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N4
cycloneive_lcell_comb \CPU0|iMEM|REGS[44][6]~84 (
// Equation(s):
// \CPU0|iMEM|REGS[44][6]~84_combout  = (\reset~q ) # ((\CPU0|iMEM|REGS[38][6]~69_combout  & \CPU0|iMEM|Decoder0~11_combout ))

	.dataa(\CPU0|iMEM|REGS[38][6]~69_combout ),
	.datab(gnd),
	.datac(\reset~q ),
	.datad(\CPU0|iMEM|Decoder0~11_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[44][6]~84_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[44][6]~84 .lut_mask = 16'hFAF0;
defparam \CPU0|iMEM|REGS[44][6]~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y11_N7
dffeas \CPU0|iMEM|REGS[44][3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|EOCI~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[44][6]~84_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[44][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[44][3] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[44][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y11_N6
cycloneive_lcell_comb \CPU0|iMEM|Mux4~49 (
// Equation(s):
// \CPU0|iMEM|Mux4~49_combout  = (\CPU0|cpu01_inst|Selector15~12_combout  & ((\CPU0|iMEM|REGS[45][3]~q ) # ((\CPU0|cpu01_inst|Selector14~combout )))) # (!\CPU0|cpu01_inst|Selector15~12_combout  & (((\CPU0|iMEM|REGS[44][3]~q  & 
// !\CPU0|cpu01_inst|Selector14~combout ))))

	.dataa(\CPU0|cpu01_inst|Selector15~12_combout ),
	.datab(\CPU0|iMEM|REGS[45][3]~q ),
	.datac(\CPU0|iMEM|REGS[44][3]~q ),
	.datad(\CPU0|cpu01_inst|Selector14~combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux4~49_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux4~49 .lut_mask = 16'hAAD8;
defparam \CPU0|iMEM|Mux4~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y11_N23
dffeas \CPU0|iMEM|REGS[47][3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|EOCI~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[47][0]~85_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[47][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[47][3] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[47][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N20
cycloneive_lcell_comb \CPU0|iMEM|REGS[46][3]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[46][3]~feeder_combout  = \CPU0|EOCI~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|EOCI~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[46][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[46][3]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[46][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y11_N21
dffeas \CPU0|iMEM|REGS[46][3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[46][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[46][4]~82_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[46][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[46][3] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[46][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N22
cycloneive_lcell_comb \CPU0|iMEM|Mux4~50 (
// Equation(s):
// \CPU0|iMEM|Mux4~50_combout  = (\CPU0|cpu01_inst|Selector14~combout  & ((\CPU0|iMEM|Mux4~49_combout  & (\CPU0|iMEM|REGS[47][3]~q )) # (!\CPU0|iMEM|Mux4~49_combout  & ((\CPU0|iMEM|REGS[46][3]~q ))))) # (!\CPU0|cpu01_inst|Selector14~combout  & 
// (\CPU0|iMEM|Mux4~49_combout ))

	.dataa(\CPU0|cpu01_inst|Selector14~combout ),
	.datab(\CPU0|iMEM|Mux4~49_combout ),
	.datac(\CPU0|iMEM|REGS[47][3]~q ),
	.datad(\CPU0|iMEM|REGS[46][3]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux4~50_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux4~50 .lut_mask = 16'hE6C4;
defparam \CPU0|iMEM|Mux4~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N24
cycloneive_lcell_comb \CPU0|iMEM|REGS[39][3]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[39][3]~feeder_combout  = \CPU0|EOCI~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU0|EOCI~1_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[39][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[39][3]~feeder .lut_mask = 16'hFF00;
defparam \CPU0|iMEM|REGS[39][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y13_N25
dffeas \CPU0|iMEM|REGS[39][3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[39][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[39][6]~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[39][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[39][3] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[39][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y9_N23
dffeas \CPU0|iMEM|REGS[38][3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|EOCI~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[38][6]~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[38][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[38][3] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[38][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N22
cycloneive_lcell_comb \CPU0|iMEM|Mux4~43 (
// Equation(s):
// \CPU0|iMEM|Mux4~43_combout  = (\CPU0|iMEM|Mux4~42_combout  & ((\CPU0|iMEM|REGS[39][3]~q ) # ((!\CPU0|cpu01_inst|Selector14~combout )))) # (!\CPU0|iMEM|Mux4~42_combout  & (((\CPU0|iMEM|REGS[38][3]~q  & \CPU0|cpu01_inst|Selector14~combout ))))

	.dataa(\CPU0|iMEM|Mux4~42_combout ),
	.datab(\CPU0|iMEM|REGS[39][3]~q ),
	.datac(\CPU0|iMEM|REGS[38][3]~q ),
	.datad(\CPU0|cpu01_inst|Selector14~combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux4~43_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux4~43 .lut_mask = 16'hD8AA;
defparam \CPU0|iMEM|Mux4~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N28
cycloneive_lcell_comb \CPU0|iMEM|REGS[32][4]~80 (
// Equation(s):
// \CPU0|iMEM|REGS[32][4]~80_combout  = (\reset~q ) # ((\CPU0|iMEM|REGS[38][6]~69_combout  & \CPU0|iMEM|Decoder0~10_combout ))

	.dataa(gnd),
	.datab(\reset~q ),
	.datac(\CPU0|iMEM|REGS[38][6]~69_combout ),
	.datad(\CPU0|iMEM|Decoder0~10_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[32][4]~80_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[32][4]~80 .lut_mask = 16'hFCCC;
defparam \CPU0|iMEM|REGS[32][4]~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y9_N7
dffeas \CPU0|iMEM|REGS[32][3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|EOCI~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[32][4]~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[32][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[32][3] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[32][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y9_N20
cycloneive_lcell_comb \CPU0|iMEM|REGS[34][3]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[34][3]~feeder_combout  = \CPU0|EOCI~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|EOCI~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[34][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[34][3]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[34][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N20
cycloneive_lcell_comb \CPU0|iMEM|REGS[34][4]~79 (
// Equation(s):
// \CPU0|iMEM|REGS[34][4]~79_combout  = (\reset~q ) # ((\CPU0|iMEM|Decoder0~2_combout  & \CPU0|iMEM|REGS[38][6]~69_combout ))

	.dataa(gnd),
	.datab(\CPU0|iMEM|Decoder0~2_combout ),
	.datac(\CPU0|iMEM|REGS[38][6]~69_combout ),
	.datad(\reset~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[34][4]~79_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[34][4]~79 .lut_mask = 16'hFFC0;
defparam \CPU0|iMEM|REGS[34][4]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y9_N21
dffeas \CPU0|iMEM|REGS[34][3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[34][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[34][4]~79_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[34][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[34][3] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[34][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y9_N6
cycloneive_lcell_comb \CPU0|iMEM|Mux4~46 (
// Equation(s):
// \CPU0|iMEM|Mux4~46_combout  = (\CPU0|cpu01_inst|Selector14~combout  & ((\CPU0|cpu01_inst|Selector15~12_combout ) # ((\CPU0|iMEM|REGS[34][3]~q )))) # (!\CPU0|cpu01_inst|Selector14~combout  & (!\CPU0|cpu01_inst|Selector15~12_combout  & 
// (\CPU0|iMEM|REGS[32][3]~q )))

	.dataa(\CPU0|cpu01_inst|Selector14~combout ),
	.datab(\CPU0|cpu01_inst|Selector15~12_combout ),
	.datac(\CPU0|iMEM|REGS[32][3]~q ),
	.datad(\CPU0|iMEM|REGS[34][3]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux4~46_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux4~46 .lut_mask = 16'hBA98;
defparam \CPU0|iMEM|Mux4~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N22
cycloneive_lcell_comb \CPU0|iMEM|REGS[35][3]~81 (
// Equation(s):
// \CPU0|iMEM|REGS[35][3]~81_combout  = (\reset~q ) # ((\CPU0|iMEM|REGS[38][6]~69_combout  & \CPU0|iMEM|Decoder0~14_combout ))

	.dataa(gnd),
	.datab(\CPU0|iMEM|REGS[38][6]~69_combout ),
	.datac(\CPU0|iMEM|Decoder0~14_combout ),
	.datad(\reset~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[35][3]~81_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[35][3]~81 .lut_mask = 16'hFFC0;
defparam \CPU0|iMEM|REGS[35][3]~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y9_N31
dffeas \CPU0|iMEM|REGS[35][3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|EOCI~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[35][3]~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[35][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[35][3] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[35][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y9_N30
cycloneive_lcell_comb \CPU0|iMEM|Mux4~47 (
// Equation(s):
// \CPU0|iMEM|Mux4~47_combout  = (\CPU0|iMEM|Mux4~46_combout  & (((\CPU0|iMEM|REGS[35][3]~q ) # (!\CPU0|cpu01_inst|Selector15~12_combout )))) # (!\CPU0|iMEM|Mux4~46_combout  & (\CPU0|iMEM|REGS[33][3]~q  & ((\CPU0|cpu01_inst|Selector15~12_combout ))))

	.dataa(\CPU0|iMEM|REGS[33][3]~q ),
	.datab(\CPU0|iMEM|Mux4~46_combout ),
	.datac(\CPU0|iMEM|REGS[35][3]~q ),
	.datad(\CPU0|cpu01_inst|Selector15~12_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux4~47_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux4~47 .lut_mask = 16'hE2CC;
defparam \CPU0|iMEM|Mux4~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N4
cycloneive_lcell_comb \CPU0|iMEM|REGS[41][3]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[41][3]~feeder_combout  = \CPU0|EOCI~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|EOCI~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[41][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[41][3]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[41][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N2
cycloneive_lcell_comb \CPU0|iMEM|REGS[41][6]~74 (
// Equation(s):
// \CPU0|iMEM|REGS[41][6]~74_combout  = (\reset~q ) # ((\CPU0|iMEM|REGS[38][6]~69_combout  & \CPU0|iMEM|Decoder0~4_combout ))

	.dataa(gnd),
	.datab(\reset~q ),
	.datac(\CPU0|iMEM|REGS[38][6]~69_combout ),
	.datad(\CPU0|iMEM|Decoder0~4_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[41][6]~74_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[41][6]~74 .lut_mask = 16'hFCCC;
defparam \CPU0|iMEM|REGS[41][6]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y9_N5
dffeas \CPU0|iMEM|REGS[41][3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[41][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[41][6]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[41][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[41][3] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[41][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y13_N12
cycloneive_lcell_comb \CPU0|iMEM|Decoder0~12 (
// Equation(s):
// \CPU0|iMEM|Decoder0~12_combout  = (!\CPU0|cpu01_inst|Selector13~combout  & (\CPU0|cpu01_inst|Selector15~12_combout  & (\CPU0|cpu01_inst|Selector14~combout  & \CPU0|cpu01_inst|Selector12~combout )))

	.dataa(\CPU0|cpu01_inst|Selector13~combout ),
	.datab(\CPU0|cpu01_inst|Selector15~12_combout ),
	.datac(\CPU0|cpu01_inst|Selector14~combout ),
	.datad(\CPU0|cpu01_inst|Selector12~combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Decoder0~12_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Decoder0~12 .lut_mask = 16'h4000;
defparam \CPU0|iMEM|Decoder0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N30
cycloneive_lcell_comb \CPU0|iMEM|REGS[43][4]~77 (
// Equation(s):
// \CPU0|iMEM|REGS[43][4]~77_combout  = (\reset~q ) # ((\CPU0|iMEM|REGS[38][6]~69_combout  & \CPU0|iMEM|Decoder0~12_combout ))

	.dataa(gnd),
	.datab(\reset~q ),
	.datac(\CPU0|iMEM|REGS[38][6]~69_combout ),
	.datad(\CPU0|iMEM|Decoder0~12_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[43][4]~77_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[43][4]~77 .lut_mask = 16'hFCCC;
defparam \CPU0|iMEM|REGS[43][4]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y9_N7
dffeas \CPU0|iMEM|REGS[43][3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|EOCI~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[43][4]~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[43][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[43][3] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[43][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N6
cycloneive_lcell_comb \CPU0|iMEM|Mux4~45 (
// Equation(s):
// \CPU0|iMEM|Mux4~45_combout  = (\CPU0|iMEM|Mux4~44_combout  & (((\CPU0|iMEM|REGS[43][3]~q ) # (!\CPU0|cpu01_inst|Selector15~12_combout )))) # (!\CPU0|iMEM|Mux4~44_combout  & (\CPU0|iMEM|REGS[41][3]~q  & ((\CPU0|cpu01_inst|Selector15~12_combout ))))

	.dataa(\CPU0|iMEM|Mux4~44_combout ),
	.datab(\CPU0|iMEM|REGS[41][3]~q ),
	.datac(\CPU0|iMEM|REGS[43][3]~q ),
	.datad(\CPU0|cpu01_inst|Selector15~12_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux4~45_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux4~45 .lut_mask = 16'hE4AA;
defparam \CPU0|iMEM|Mux4~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N20
cycloneive_lcell_comb \CPU0|iMEM|Mux4~48 (
// Equation(s):
// \CPU0|iMEM|Mux4~48_combout  = (\CPU0|cpu01_inst|Selector13~combout  & (\CPU0|cpu01_inst|Selector12~combout )) # (!\CPU0|cpu01_inst|Selector13~combout  & ((\CPU0|cpu01_inst|Selector12~combout  & ((\CPU0|iMEM|Mux4~45_combout ))) # 
// (!\CPU0|cpu01_inst|Selector12~combout  & (\CPU0|iMEM|Mux4~47_combout ))))

	.dataa(\CPU0|cpu01_inst|Selector13~combout ),
	.datab(\CPU0|cpu01_inst|Selector12~combout ),
	.datac(\CPU0|iMEM|Mux4~47_combout ),
	.datad(\CPU0|iMEM|Mux4~45_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux4~48_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux4~48 .lut_mask = 16'hDC98;
defparam \CPU0|iMEM|Mux4~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N6
cycloneive_lcell_comb \CPU0|iMEM|Mux4~51 (
// Equation(s):
// \CPU0|iMEM|Mux4~51_combout  = (\CPU0|cpu01_inst|Selector13~combout  & ((\CPU0|iMEM|Mux4~48_combout  & (\CPU0|iMEM|Mux4~50_combout )) # (!\CPU0|iMEM|Mux4~48_combout  & ((\CPU0|iMEM|Mux4~43_combout ))))) # (!\CPU0|cpu01_inst|Selector13~combout  & 
// (((\CPU0|iMEM|Mux4~48_combout ))))

	.dataa(\CPU0|cpu01_inst|Selector13~combout ),
	.datab(\CPU0|iMEM|Mux4~50_combout ),
	.datac(\CPU0|iMEM|Mux4~43_combout ),
	.datad(\CPU0|iMEM|Mux4~48_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux4~51_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux4~51 .lut_mask = 16'hDDA0;
defparam \CPU0|iMEM|Mux4~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N4
cycloneive_lcell_comb \CPU0|iMEM|Mux4~83 (
// Equation(s):
// \CPU0|iMEM|Mux4~83_combout  = (\CPU0|iMEM|Mux4~72_combout  & ((\CPU0|iMEM|Mux4~82_combout ) # ((!\arbiter_inst|system_address[5]~2_combout )))) # (!\CPU0|iMEM|Mux4~72_combout  & (((\arbiter_inst|system_address[5]~2_combout  & \CPU0|iMEM|Mux4~51_combout 
// ))))

	.dataa(\CPU0|iMEM|Mux4~72_combout ),
	.datab(\CPU0|iMEM|Mux4~82_combout ),
	.datac(\arbiter_inst|system_address[5]~2_combout ),
	.datad(\CPU0|iMEM|Mux4~51_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux4~83_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux4~83 .lut_mask = 16'hDA8A;
defparam \CPU0|iMEM|Mux4~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y8_N23
dffeas \CPU0|iMEM|REGS[125][3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|EOCI~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[125][7]~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[125][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[125][3] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[125][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y8_N12
cycloneive_lcell_comb \CPU0|iMEM|REGS[117][3]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[117][3]~feeder_combout  = \CPU0|EOCI~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|EOCI~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[117][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[117][3]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[117][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y8_N13
dffeas \CPU0|iMEM|REGS[117][3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[117][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[117][2]~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[117][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[117][3] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[117][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y8_N22
cycloneive_lcell_comb \CPU0|iMEM|Mux4~32 (
// Equation(s):
// \CPU0|iMEM|Mux4~32_combout  = (\CPU0|iMEM|Mux4~31_combout  & (((\CPU0|iMEM|REGS[125][3]~q )) # (!\CPU0|cpu01_inst|Selector13~combout ))) # (!\CPU0|iMEM|Mux4~31_combout  & (\CPU0|cpu01_inst|Selector13~combout  & ((\CPU0|iMEM|REGS[117][3]~q ))))

	.dataa(\CPU0|iMEM|Mux4~31_combout ),
	.datab(\CPU0|cpu01_inst|Selector13~combout ),
	.datac(\CPU0|iMEM|REGS[125][3]~q ),
	.datad(\CPU0|iMEM|REGS[117][3]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux4~32_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux4~32 .lut_mask = 16'hE6A2;
defparam \CPU0|iMEM|Mux4~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y15_N29
dffeas \CPU0|iMEM|REGS[126][3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|EOCI~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[126][2]~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[126][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[126][3] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[126][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N4
cycloneive_lcell_comb \CPU0|iMEM|REGS[118][3]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[118][3]~feeder_combout  = \CPU0|EOCI~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|EOCI~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[118][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[118][3]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[118][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y13_N5
dffeas \CPU0|iMEM|REGS[118][3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[118][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[118][3]~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[118][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[118][3] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[118][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y13_N31
dffeas \CPU0|iMEM|REGS[114][3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|EOCI~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[114][4]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[114][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[114][3] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[114][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N30
cycloneive_lcell_comb \CPU0|iMEM|Mux4~33 (
// Equation(s):
// \CPU0|iMEM|Mux4~33_combout  = (\CPU0|cpu01_inst|Selector12~combout  & (((\CPU0|cpu01_inst|Selector13~combout )))) # (!\CPU0|cpu01_inst|Selector12~combout  & ((\CPU0|cpu01_inst|Selector13~combout  & (\CPU0|iMEM|REGS[118][3]~q )) # 
// (!\CPU0|cpu01_inst|Selector13~combout  & ((\CPU0|iMEM|REGS[114][3]~q )))))

	.dataa(\CPU0|cpu01_inst|Selector12~combout ),
	.datab(\CPU0|iMEM|REGS[118][3]~q ),
	.datac(\CPU0|iMEM|REGS[114][3]~q ),
	.datad(\CPU0|cpu01_inst|Selector13~combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux4~33_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux4~33 .lut_mask = 16'hEE50;
defparam \CPU0|iMEM|Mux4~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N28
cycloneive_lcell_comb \CPU0|iMEM|Mux4~34 (
// Equation(s):
// \CPU0|iMEM|Mux4~34_combout  = (\CPU0|cpu01_inst|Selector12~combout  & ((\CPU0|iMEM|Mux4~33_combout  & ((\CPU0|iMEM|REGS[126][3]~q ))) # (!\CPU0|iMEM|Mux4~33_combout  & (\CPU0|iMEM|REGS[122][3]~q )))) # (!\CPU0|cpu01_inst|Selector12~combout  & 
// (((\CPU0|iMEM|Mux4~33_combout ))))

	.dataa(\CPU0|iMEM|REGS[122][3]~q ),
	.datab(\CPU0|cpu01_inst|Selector12~combout ),
	.datac(\CPU0|iMEM|REGS[126][3]~q ),
	.datad(\CPU0|iMEM|Mux4~33_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux4~34_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux4~34 .lut_mask = 16'hF388;
defparam \CPU0|iMEM|Mux4~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y15_N15
dffeas \CPU0|iMEM|REGS[112][3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|EOCI~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[112][0]~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[112][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[112][3] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[112][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N14
cycloneive_lcell_comb \CPU0|iMEM|Mux4~35 (
// Equation(s):
// \CPU0|iMEM|Mux4~35_combout  = (\CPU0|cpu01_inst|Selector12~combout  & (((\CPU0|cpu01_inst|Selector13~combout )))) # (!\CPU0|cpu01_inst|Selector12~combout  & ((\CPU0|cpu01_inst|Selector13~combout  & (\CPU0|iMEM|REGS[116][3]~q )) # 
// (!\CPU0|cpu01_inst|Selector13~combout  & ((\CPU0|iMEM|REGS[112][3]~q )))))

	.dataa(\CPU0|iMEM|REGS[116][3]~q ),
	.datab(\CPU0|cpu01_inst|Selector12~combout ),
	.datac(\CPU0|iMEM|REGS[112][3]~q ),
	.datad(\CPU0|cpu01_inst|Selector13~combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux4~35_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux4~35 .lut_mask = 16'hEE30;
defparam \CPU0|iMEM|Mux4~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y15_N15
dffeas \CPU0|iMEM|REGS[124][3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|EOCI~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[124][1]~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[124][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[124][3] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[124][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N20
cycloneive_lcell_comb \CPU0|iMEM|REGS[120][3]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[120][3]~feeder_combout  = \CPU0|EOCI~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|EOCI~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[120][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[120][3]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[120][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y15_N21
dffeas \CPU0|iMEM|REGS[120][3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[120][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[120][1]~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[120][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[120][3] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[120][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N14
cycloneive_lcell_comb \CPU0|iMEM|Mux4~36 (
// Equation(s):
// \CPU0|iMEM|Mux4~36_combout  = (\CPU0|cpu01_inst|Selector12~combout  & ((\CPU0|iMEM|Mux4~35_combout  & (\CPU0|iMEM|REGS[124][3]~q )) # (!\CPU0|iMEM|Mux4~35_combout  & ((\CPU0|iMEM|REGS[120][3]~q ))))) # (!\CPU0|cpu01_inst|Selector12~combout  & 
// (\CPU0|iMEM|Mux4~35_combout ))

	.dataa(\CPU0|cpu01_inst|Selector12~combout ),
	.datab(\CPU0|iMEM|Mux4~35_combout ),
	.datac(\CPU0|iMEM|REGS[124][3]~q ),
	.datad(\CPU0|iMEM|REGS[120][3]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux4~36_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux4~36 .lut_mask = 16'hE6C4;
defparam \CPU0|iMEM|Mux4~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N14
cycloneive_lcell_comb \CPU0|iMEM|Mux4~37 (
// Equation(s):
// \CPU0|iMEM|Mux4~37_combout  = (\CPU0|cpu01_inst|Selector15~12_combout  & (((\CPU0|cpu01_inst|Selector14~combout )))) # (!\CPU0|cpu01_inst|Selector15~12_combout  & ((\CPU0|cpu01_inst|Selector14~combout  & (\CPU0|iMEM|Mux4~34_combout )) # 
// (!\CPU0|cpu01_inst|Selector14~combout  & ((\CPU0|iMEM|Mux4~36_combout )))))

	.dataa(\CPU0|cpu01_inst|Selector15~12_combout ),
	.datab(\CPU0|iMEM|Mux4~34_combout ),
	.datac(\CPU0|cpu01_inst|Selector14~combout ),
	.datad(\CPU0|iMEM|Mux4~36_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux4~37_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux4~37 .lut_mask = 16'hE5E0;
defparam \CPU0|iMEM|Mux4~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y11_N23
dffeas \CPU0|iMEM|REGS[115][3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|EOCI~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[115][6]~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[115][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[115][3] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[115][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N20
cycloneive_lcell_comb \CPU0|iMEM|REGS[123][3]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[123][3]~feeder_combout  = \CPU0|EOCI~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|EOCI~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[123][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[123][3]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[123][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N0
cycloneive_lcell_comb \CPU0|iMEM|REGS[123][1]~66 (
// Equation(s):
// \CPU0|iMEM|REGS[123][1]~66_combout  = (\reset~q ) # ((\CPU0|iMEM|REGS[117][2]~52_combout  & (\CPU0|iMEM|REGS[86][5]~1_combout  & \CPU0|iMEM|Decoder0~12_combout )))

	.dataa(\CPU0|iMEM|REGS[117][2]~52_combout ),
	.datab(\CPU0|iMEM|REGS[86][5]~1_combout ),
	.datac(\CPU0|iMEM|Decoder0~12_combout ),
	.datad(\reset~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[123][1]~66_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[123][1]~66 .lut_mask = 16'hFF80;
defparam \CPU0|iMEM|REGS[123][1]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y11_N21
dffeas \CPU0|iMEM|REGS[123][3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[123][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[123][1]~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[123][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[123][3] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[123][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N22
cycloneive_lcell_comb \CPU0|iMEM|Mux4~38 (
// Equation(s):
// \CPU0|iMEM|Mux4~38_combout  = (\CPU0|cpu01_inst|Selector12~combout  & ((\CPU0|cpu01_inst|Selector13~combout ) # ((\CPU0|iMEM|REGS[123][3]~q )))) # (!\CPU0|cpu01_inst|Selector12~combout  & (!\CPU0|cpu01_inst|Selector13~combout  & (\CPU0|iMEM|REGS[115][3]~q 
// )))

	.dataa(\CPU0|cpu01_inst|Selector12~combout ),
	.datab(\CPU0|cpu01_inst|Selector13~combout ),
	.datac(\CPU0|iMEM|REGS[115][3]~q ),
	.datad(\CPU0|iMEM|REGS[123][3]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux4~38_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux4~38 .lut_mask = 16'hBA98;
defparam \CPU0|iMEM|Mux4~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y12_N7
dffeas \CPU0|iMEM|REGS[127][3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|EOCI~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[127][6]~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[127][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[127][3] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[127][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y12_N21
dffeas \CPU0|iMEM|REGS[119][3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|EOCI~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[119][6]~65_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[119][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[119][3] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[119][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N6
cycloneive_lcell_comb \CPU0|iMEM|Mux4~39 (
// Equation(s):
// \CPU0|iMEM|Mux4~39_combout  = (\CPU0|cpu01_inst|Selector13~combout  & ((\CPU0|iMEM|Mux4~38_combout  & (\CPU0|iMEM|REGS[127][3]~q )) # (!\CPU0|iMEM|Mux4~38_combout  & ((\CPU0|iMEM|REGS[119][3]~q ))))) # (!\CPU0|cpu01_inst|Selector13~combout  & 
// (\CPU0|iMEM|Mux4~38_combout ))

	.dataa(\CPU0|cpu01_inst|Selector13~combout ),
	.datab(\CPU0|iMEM|Mux4~38_combout ),
	.datac(\CPU0|iMEM|REGS[127][3]~q ),
	.datad(\CPU0|iMEM|REGS[119][3]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux4~39_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux4~39 .lut_mask = 16'hE6C4;
defparam \CPU0|iMEM|Mux4~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N16
cycloneive_lcell_comb \CPU0|iMEM|Mux4~40 (
// Equation(s):
// \CPU0|iMEM|Mux4~40_combout  = (\CPU0|cpu01_inst|Selector15~12_combout  & ((\CPU0|iMEM|Mux4~37_combout  & ((\CPU0|iMEM|Mux4~39_combout ))) # (!\CPU0|iMEM|Mux4~37_combout  & (\CPU0|iMEM|Mux4~32_combout )))) # (!\CPU0|cpu01_inst|Selector15~12_combout  & 
// (((\CPU0|iMEM|Mux4~37_combout ))))

	.dataa(\CPU0|cpu01_inst|Selector15~12_combout ),
	.datab(\CPU0|iMEM|Mux4~32_combout ),
	.datac(\CPU0|iMEM|Mux4~37_combout ),
	.datad(\CPU0|iMEM|Mux4~39_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux4~40_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux4~40 .lut_mask = 16'hF858;
defparam \CPU0|iMEM|Mux4~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N8
cycloneive_lcell_comb \CPU0|iMEM|REGS[74][2]~35 (
// Equation(s):
// \CPU0|iMEM|REGS[74][2]~35_combout  = (!\arbiter_inst|system_address[5]~2_combout  & !\arbiter_inst|system_address[4]~3_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\arbiter_inst|system_address[5]~2_combout ),
	.datad(\arbiter_inst|system_address[4]~3_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[74][2]~35_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[74][2]~35 .lut_mask = 16'h000F;
defparam \CPU0|iMEM|REGS[74][2]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N30
cycloneive_lcell_comb \CPU0|iMEM|REGS[79][0]~51 (
// Equation(s):
// \CPU0|iMEM|REGS[79][0]~51_combout  = (\reset~q ) # ((\CPU0|iMEM|REGS[86][5]~1_combout  & (\CPU0|iMEM|REGS[74][2]~35_combout  & \CPU0|iMEM|Decoder0~15_combout )))

	.dataa(\CPU0|iMEM|REGS[86][5]~1_combout ),
	.datab(\CPU0|iMEM|REGS[74][2]~35_combout ),
	.datac(\reset~q ),
	.datad(\CPU0|iMEM|Decoder0~15_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[79][0]~51_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[79][0]~51 .lut_mask = 16'hF8F0;
defparam \CPU0|iMEM|REGS[79][0]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y7_N23
dffeas \CPU0|iMEM|REGS[79][3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|EOCI~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[79][0]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[79][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[79][3] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[79][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N20
cycloneive_lcell_comb \CPU0|iMEM|REGS[77][3]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[77][3]~feeder_combout  = \CPU0|EOCI~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|EOCI~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[77][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[77][3]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[77][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N14
cycloneive_lcell_comb \CPU0|iMEM|REGS[77][0]~48 (
// Equation(s):
// \CPU0|iMEM|REGS[77][0]~48_combout  = (\reset~q ) # ((\CPU0|iMEM|Decoder0~7_combout  & (\CPU0|iMEM|REGS[86][5]~1_combout  & \CPU0|iMEM|REGS[74][2]~35_combout )))

	.dataa(\CPU0|iMEM|Decoder0~7_combout ),
	.datab(\CPU0|iMEM|REGS[86][5]~1_combout ),
	.datac(\CPU0|iMEM|REGS[74][2]~35_combout ),
	.datad(\reset~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[77][0]~48_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[77][0]~48 .lut_mask = 16'hFF80;
defparam \CPU0|iMEM|REGS[77][0]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y7_N21
dffeas \CPU0|iMEM|REGS[77][3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[77][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[77][0]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[77][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[77][3] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[77][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N22
cycloneive_lcell_comb \CPU0|iMEM|Mux4~28 (
// Equation(s):
// \CPU0|iMEM|Mux4~28_combout  = (\CPU0|iMEM|Mux4~27_combout  & (((\CPU0|iMEM|REGS[79][3]~q )) # (!\CPU0|cpu01_inst|Selector15~12_combout ))) # (!\CPU0|iMEM|Mux4~27_combout  & (\CPU0|cpu01_inst|Selector15~12_combout  & ((\CPU0|iMEM|REGS[77][3]~q ))))

	.dataa(\CPU0|iMEM|Mux4~27_combout ),
	.datab(\CPU0|cpu01_inst|Selector15~12_combout ),
	.datac(\CPU0|iMEM|REGS[79][3]~q ),
	.datad(\CPU0|iMEM|REGS[77][3]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux4~28_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux4~28 .lut_mask = 16'hE6A2;
defparam \CPU0|iMEM|Mux4~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N24
cycloneive_lcell_comb \CPU0|iMEM|REGS[74][3]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[74][3]~feeder_combout  = \CPU0|EOCI~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|EOCI~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[74][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[74][3]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[74][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N0
cycloneive_lcell_comb \CPU0|iMEM|REGS[74][2]~36 (
// Equation(s):
// \CPU0|iMEM|REGS[74][2]~36_combout  = (\reset~q ) # ((\CPU0|iMEM|REGS[74][2]~35_combout  & (\CPU0|iMEM|REGS[86][5]~1_combout  & \CPU0|iMEM|Decoder0~1_combout )))

	.dataa(\reset~q ),
	.datab(\CPU0|iMEM|REGS[74][2]~35_combout ),
	.datac(\CPU0|iMEM|REGS[86][5]~1_combout ),
	.datad(\CPU0|iMEM|Decoder0~1_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[74][2]~36_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[74][2]~36 .lut_mask = 16'hEAAA;
defparam \CPU0|iMEM|REGS[74][2]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y19_N25
dffeas \CPU0|iMEM|REGS[74][3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[74][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[74][2]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[74][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[74][3] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[74][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N22
cycloneive_lcell_comb \CPU0|iMEM|REGS[75][5]~39 (
// Equation(s):
// \CPU0|iMEM|REGS[75][5]~39_combout  = (\reset~q ) # ((\CPU0|iMEM|Decoder0~12_combout  & (\CPU0|iMEM|REGS[86][5]~1_combout  & \CPU0|iMEM|REGS[74][2]~35_combout )))

	.dataa(\CPU0|iMEM|Decoder0~12_combout ),
	.datab(\CPU0|iMEM|REGS[86][5]~1_combout ),
	.datac(\CPU0|iMEM|REGS[74][2]~35_combout ),
	.datad(\reset~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[75][5]~39_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[75][5]~39 .lut_mask = 16'hFF80;
defparam \CPU0|iMEM|REGS[75][5]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y19_N27
dffeas \CPU0|iMEM|REGS[75][3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|EOCI~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[75][5]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[75][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[75][3] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[75][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N26
cycloneive_lcell_comb \CPU0|iMEM|Mux4~21 (
// Equation(s):
// \CPU0|iMEM|Mux4~21_combout  = (\CPU0|iMEM|Mux4~20_combout  & (((\CPU0|iMEM|REGS[75][3]~q ) # (!\CPU0|cpu01_inst|Selector14~combout )))) # (!\CPU0|iMEM|Mux4~20_combout  & (\CPU0|iMEM|REGS[74][3]~q  & ((\CPU0|cpu01_inst|Selector14~combout ))))

	.dataa(\CPU0|iMEM|Mux4~20_combout ),
	.datab(\CPU0|iMEM|REGS[74][3]~q ),
	.datac(\CPU0|iMEM|REGS[75][3]~q ),
	.datad(\CPU0|cpu01_inst|Selector14~combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux4~21_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux4~21 .lut_mask = 16'hE4AA;
defparam \CPU0|iMEM|Mux4~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N30
cycloneive_lcell_comb \CPU0|iMEM|Mux4~29 (
// Equation(s):
// \CPU0|iMEM|Mux4~29_combout  = (\CPU0|iMEM|Mux4~26_combout  & (((\CPU0|iMEM|Mux4~28_combout )) # (!\CPU0|cpu01_inst|Selector12~combout ))) # (!\CPU0|iMEM|Mux4~26_combout  & (\CPU0|cpu01_inst|Selector12~combout  & ((\CPU0|iMEM|Mux4~21_combout ))))

	.dataa(\CPU0|iMEM|Mux4~26_combout ),
	.datab(\CPU0|cpu01_inst|Selector12~combout ),
	.datac(\CPU0|iMEM|Mux4~28_combout ),
	.datad(\CPU0|iMEM|Mux4~21_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux4~29_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux4~29 .lut_mask = 16'hE6A2;
defparam \CPU0|iMEM|Mux4~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N0
cycloneive_lcell_comb \CPU0|iMEM|Mux4~30 (
// Equation(s):
// \CPU0|iMEM|Mux4~30_combout  = (\arbiter_inst|system_address[5]~2_combout  & ((\CPU0|iMEM|Mux4~19_combout ) # ((\arbiter_inst|system_address[4]~3_combout )))) # (!\arbiter_inst|system_address[5]~2_combout  & (((\CPU0|iMEM|Mux4~29_combout  & 
// !\arbiter_inst|system_address[4]~3_combout ))))

	.dataa(\CPU0|iMEM|Mux4~19_combout ),
	.datab(\arbiter_inst|system_address[5]~2_combout ),
	.datac(\CPU0|iMEM|Mux4~29_combout ),
	.datad(\arbiter_inst|system_address[4]~3_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux4~30_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux4~30 .lut_mask = 16'hCCB8;
defparam \CPU0|iMEM|Mux4~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N2
cycloneive_lcell_comb \CPU0|iMEM|Mux4~41 (
// Equation(s):
// \CPU0|iMEM|Mux4~41_combout  = (\arbiter_inst|system_address[4]~3_combout  & ((\CPU0|iMEM|Mux4~30_combout  & ((\CPU0|iMEM|Mux4~40_combout ))) # (!\CPU0|iMEM|Mux4~30_combout  & (\CPU0|iMEM|Mux4~9_combout )))) # (!\arbiter_inst|system_address[4]~3_combout  & 
// (((\CPU0|iMEM|Mux4~30_combout ))))

	.dataa(\CPU0|iMEM|Mux4~9_combout ),
	.datab(\CPU0|iMEM|Mux4~40_combout ),
	.datac(\arbiter_inst|system_address[4]~3_combout ),
	.datad(\CPU0|iMEM|Mux4~30_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux4~41_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux4~41 .lut_mask = 16'hCFA0;
defparam \CPU0|iMEM|Mux4~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N22
cycloneive_lcell_comb \CPU0|iMEM|Mux4~84 (
// Equation(s):
// \CPU0|iMEM|Mux4~84_combout  = (\arbiter_inst|system_address[6]~0_combout  & ((\CPU0|iMEM|Mux4~41_combout ))) # (!\arbiter_inst|system_address[6]~0_combout  & (\CPU0|iMEM|Mux4~83_combout ))

	.dataa(\arbiter_inst|system_address[6]~0_combout ),
	.datab(gnd),
	.datac(\CPU0|iMEM|Mux4~83_combout ),
	.datad(\CPU0|iMEM|Mux4~41_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux4~84_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux4~84 .lut_mask = 16'hFA50;
defparam \CPU0|iMEM|Mux4~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N14
cycloneive_lcell_comb \CPU0|counter~10 (
// Equation(s):
// \CPU0|counter~10_combout  = (!\reset~q  & ((\CPU0|Add0~22_combout ) # (\CPU0|always1~4_combout )))

	.dataa(\reset~q ),
	.datab(\CPU0|Add0~22_combout ),
	.datac(gnd),
	.datad(\CPU0|always1~4_combout ),
	.cin(gnd),
	.combout(\CPU0|counter~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|counter~10 .lut_mask = 16'h5544;
defparam \CPU0|counter~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y10_N15
dffeas \CPU0|counter[11] (
	.clk(!\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|counter~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|counter [11]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|counter[11] .is_wysiwyg = "true";
defparam \CPU0|counter[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N2
cycloneive_lcell_comb \CPU0|data_in~54 (
// Equation(s):
// \CPU0|data_in~54_combout  = (\CPU0|data_in~74_combout  & ((\CPU0|data_in~53_combout ) # ((\CPU0|Equal5~0_combout  & \CPU0|counter [11]))))

	.dataa(\CPU0|data_in~53_combout ),
	.datab(\CPU0|Equal5~0_combout ),
	.datac(\CPU0|data_in~74_combout ),
	.datad(\CPU0|counter [11]),
	.cin(gnd),
	.combout(\CPU0|data_in~54_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|data_in~54 .lut_mask = 16'hE0A0;
defparam \CPU0|data_in~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N16
cycloneive_lcell_comb \CPU0|data_in~48 (
// Equation(s):
// \CPU0|data_in~48_combout  = (\CPU0|Equal4~1_combout  & (((\CPU0|EOCI~q )))) # (!\CPU0|Equal4~1_combout  & (\CPU0|OCRL [3] & ((\CPU0|Equal8~1_combout ))))

	.dataa(\CPU0|OCRL [3]),
	.datab(\CPU0|EOCI~q ),
	.datac(\CPU0|Equal4~1_combout ),
	.datad(\CPU0|Equal8~1_combout ),
	.cin(gnd),
	.combout(\CPU0|data_in~48_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|data_in~48 .lut_mask = 16'hCAC0;
defparam \CPU0|data_in~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N30
cycloneive_lcell_comb \CPU0|data_in~56 (
// Equation(s):
// \CPU0|data_in~56_combout  = (\CPU0|data_in~48_combout ) # ((\CPU0|data_in~3_combout  & ((\CPU0|data_in~55_combout ) # (\CPU0|data_in~54_combout ))))

	.dataa(\CPU0|data_in~55_combout ),
	.datab(\CPU0|data_in~54_combout ),
	.datac(\CPU0|data_in~48_combout ),
	.datad(\CPU0|data_in~3_combout ),
	.cin(gnd),
	.combout(\CPU0|data_in~56_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|data_in~56 .lut_mask = 16'hFEF0;
defparam \CPU0|data_in~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N26
cycloneive_lcell_comb \CPU0|cpu01_inst|op_code[3]~2 (
// Equation(s):
// \CPU0|cpu01_inst|op_code[3]~2_combout  = (\CPU0|always1~3_combout  & (\CPU0|iMEM|Mux4~84_combout )) # (!\CPU0|always1~3_combout  & ((\CPU0|data_in~56_combout )))

	.dataa(\CPU0|always1~3_combout ),
	.datab(\CPU0|iMEM|Mux4~84_combout ),
	.datac(gnd),
	.datad(\CPU0|data_in~56_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|op_code[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|op_code[3]~2 .lut_mask = 16'hDD88;
defparam \CPU0|cpu01_inst|op_code[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N30
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector137~0 (
// Equation(s):
// \CPU0|cpu01_inst|Selector137~0_combout  = (\CPU0|cpu01_inst|state.reset_state~q  & \CPU0|cpu01_inst|op_code [3])

	.dataa(gnd),
	.datab(\CPU0|cpu01_inst|state.reset_state~q ),
	.datac(gnd),
	.datad(\CPU0|cpu01_inst|op_code [3]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector137~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector137~0 .lut_mask = 16'hCC00;
defparam \CPU0|cpu01_inst|Selector137~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y16_N27
dffeas \CPU0|cpu01_inst|op_code[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|op_code[3]~2_combout ),
	.asdata(\CPU0|cpu01_inst|Selector137~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\CPU0|cpu01_inst|state.fetch_state~q ),
	.ena(!\CPU0|hold_s~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|op_code [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|op_code[3] .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|op_code[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N8
cycloneive_lcell_comb \CPU0|cpu01_inst|WideOr98~0 (
// Equation(s):
// \CPU0|cpu01_inst|WideOr98~0_combout  = (\CPU0|cpu01_inst|op_code [3] & (((!\CPU0|cpu01_inst|op_code [0] & \CPU0|cpu01_inst|op_code [2])))) # (!\CPU0|cpu01_inst|op_code [3] & (\CPU0|cpu01_inst|op_code [1] & (\CPU0|cpu01_inst|op_code [0] & 
// !\CPU0|cpu01_inst|op_code [2])))

	.dataa(\CPU0|cpu01_inst|op_code [1]),
	.datab(\CPU0|cpu01_inst|op_code [3]),
	.datac(\CPU0|cpu01_inst|op_code [0]),
	.datad(\CPU0|cpu01_inst|op_code [2]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|WideOr98~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|WideOr98~0 .lut_mask = 16'h0C20;
defparam \CPU0|cpu01_inst|WideOr98~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N8
cycloneive_lcell_comb \CPU0|cpu01_inst|next_state.immediate16_state~0 (
// Equation(s):
// \CPU0|cpu01_inst|next_state.immediate16_state~0_combout  = (\CPU0|cpu01_inst|op_code [7] & (\CPU0|cpu01_inst|WideOr98~0_combout  & (\CPU0|cpu01_inst|Selector227~2_combout  & !\CPU0|cpu01_inst|op_code [4])))

	.dataa(\CPU0|cpu01_inst|op_code [7]),
	.datab(\CPU0|cpu01_inst|WideOr98~0_combout ),
	.datac(\CPU0|cpu01_inst|Selector227~2_combout ),
	.datad(\CPU0|cpu01_inst|op_code [4]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|next_state.immediate16_state~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|next_state.immediate16_state~0 .lut_mask = 16'h0080;
defparam \CPU0|cpu01_inst|next_state.immediate16_state~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y9_N9
dffeas \CPU0|cpu01_inst|state.immediate16_state (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|next_state.immediate16_state~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!button_s[3]),
	.sload(gnd),
	.ena(\CPU0|cpu01_inst|state~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|state.immediate16_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|state.immediate16_state .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|state.immediate16_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N8
cycloneive_lcell_comb \CPU0|cpu01_inst|WideOr164~0 (
// Equation(s):
// \CPU0|cpu01_inst|WideOr164~0_combout  = (!\CPU0|cpu01_inst|state.extended_state~q  & (!\CPU0|cpu01_inst|state.immediate16_state~q  & (!\CPU0|cpu01_inst|state.decode_state~q  & !\CPU0|cpu01_inst|state.fetch_state~q )))

	.dataa(\CPU0|cpu01_inst|state.extended_state~q ),
	.datab(\CPU0|cpu01_inst|state.immediate16_state~q ),
	.datac(\CPU0|cpu01_inst|state.decode_state~q ),
	.datad(\CPU0|cpu01_inst|state.fetch_state~q ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|WideOr164~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|WideOr164~0 .lut_mask = 16'h0001;
defparam \CPU0|cpu01_inst|WideOr164~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y16_N7
dffeas \CPU0|cpu01_inst|pc[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|pc[3]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\CPU0|hold_s~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|pc [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|pc[3] .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|pc[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N24
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector12~13 (
// Equation(s):
// \CPU0|cpu01_inst|Selector12~13_combout  = (\CPU0|cpu01_inst|Selector12~12_combout  & (((\CPU0|cpu01_inst|WideOr164~0_combout ) # (\CPU0|cpu01_inst|pc [3])))) # (!\CPU0|cpu01_inst|Selector12~12_combout  & (\CPU0|cpu01_inst|sp [3]))

	.dataa(\CPU0|cpu01_inst|sp [3]),
	.datab(\CPU0|cpu01_inst|WideOr164~0_combout ),
	.datac(\CPU0|cpu01_inst|pc [3]),
	.datad(\CPU0|cpu01_inst|Selector12~12_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector12~13_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector12~13 .lut_mask = 16'hFCAA;
defparam \CPU0|cpu01_inst|Selector12~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N28
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector12 (
// Equation(s):
// \CPU0|cpu01_inst|Selector12~combout  = (\CPU0|cpu01_inst|Selector12~10_combout  & (\CPU0|cpu01_inst|Selector12~14_combout )) # (!\CPU0|cpu01_inst|Selector12~10_combout  & ((\CPU0|cpu01_inst|Selector12~13_combout )))

	.dataa(\CPU0|cpu01_inst|Selector12~14_combout ),
	.datab(\CPU0|cpu01_inst|Selector12~10_combout ),
	.datac(gnd),
	.datad(\CPU0|cpu01_inst|Selector12~13_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector12~combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector12 .lut_mask = 16'hBB88;
defparam \CPU0|cpu01_inst|Selector12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y17_N31
dffeas \CPU0|iMEM|REGS[62][7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[62][7]~128_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[62][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[62][7] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[62][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y17_N20
cycloneive_lcell_comb \CPU0|iMEM|REGS[58][7]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[58][7]~feeder_combout  = \CPU0|OCRH~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[58][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[58][7]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[58][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y17_N21
dffeas \CPU0|iMEM|REGS[58][7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[58][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[58][0]~125_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[58][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[58][7] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[58][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y17_N30
cycloneive_lcell_comb \CPU0|iMEM|Mux0~76 (
// Equation(s):
// \CPU0|iMEM|Mux0~76_combout  = (\CPU0|iMEM|Mux0~75_combout  & (((\CPU0|iMEM|REGS[62][7]~q )) # (!\CPU0|cpu01_inst|Selector12~combout ))) # (!\CPU0|iMEM|Mux0~75_combout  & (\CPU0|cpu01_inst|Selector12~combout  & ((\CPU0|iMEM|REGS[58][7]~q ))))

	.dataa(\CPU0|iMEM|Mux0~75_combout ),
	.datab(\CPU0|cpu01_inst|Selector12~combout ),
	.datac(\CPU0|iMEM|REGS[62][7]~q ),
	.datad(\CPU0|iMEM|REGS[58][7]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux0~76_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux0~76 .lut_mask = 16'hE6A2;
defparam \CPU0|iMEM|Mux0~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N20
cycloneive_lcell_comb \CPU0|iMEM|REGS[56][7]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[56][7]~feeder_combout  = \CPU0|OCRH~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[56][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[56][7]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[56][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y17_N21
dffeas \CPU0|iMEM|REGS[56][7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[56][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[56][7]~129_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[56][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[56][7] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[56][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y17_N23
dffeas \CPU0|iMEM|REGS[60][7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[60][7]~132_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[60][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[60][7] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[60][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y17_N7
dffeas \CPU0|iMEM|REGS[48][7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[48][0]~131_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[48][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[48][7] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[48][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N6
cycloneive_lcell_comb \CPU0|iMEM|Mux0~77 (
// Equation(s):
// \CPU0|iMEM|Mux0~77_combout  = (\CPU0|cpu01_inst|Selector12~combout  & (((\CPU0|cpu01_inst|Selector13~combout )))) # (!\CPU0|cpu01_inst|Selector12~combout  & ((\CPU0|cpu01_inst|Selector13~combout  & (\CPU0|iMEM|REGS[52][7]~q )) # 
// (!\CPU0|cpu01_inst|Selector13~combout  & ((\CPU0|iMEM|REGS[48][7]~q )))))

	.dataa(\CPU0|iMEM|REGS[52][7]~q ),
	.datab(\CPU0|cpu01_inst|Selector12~combout ),
	.datac(\CPU0|iMEM|REGS[48][7]~q ),
	.datad(\CPU0|cpu01_inst|Selector13~combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux0~77_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux0~77 .lut_mask = 16'hEE30;
defparam \CPU0|iMEM|Mux0~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N22
cycloneive_lcell_comb \CPU0|iMEM|Mux0~78 (
// Equation(s):
// \CPU0|iMEM|Mux0~78_combout  = (\CPU0|cpu01_inst|Selector12~combout  & ((\CPU0|iMEM|Mux0~77_combout  & ((\CPU0|iMEM|REGS[60][7]~q ))) # (!\CPU0|iMEM|Mux0~77_combout  & (\CPU0|iMEM|REGS[56][7]~q )))) # (!\CPU0|cpu01_inst|Selector12~combout  & 
// (((\CPU0|iMEM|Mux0~77_combout ))))

	.dataa(\CPU0|cpu01_inst|Selector12~combout ),
	.datab(\CPU0|iMEM|REGS[56][7]~q ),
	.datac(\CPU0|iMEM|REGS[60][7]~q ),
	.datad(\CPU0|iMEM|Mux0~77_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux0~78_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux0~78 .lut_mask = 16'hF588;
defparam \CPU0|iMEM|Mux0~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N4
cycloneive_lcell_comb \CPU0|iMEM|Mux0~79 (
// Equation(s):
// \CPU0|iMEM|Mux0~79_combout  = (\CPU0|cpu01_inst|Selector14~combout  & ((\CPU0|iMEM|Mux0~76_combout ) # ((\CPU0|cpu01_inst|Selector15~12_combout )))) # (!\CPU0|cpu01_inst|Selector14~combout  & (((!\CPU0|cpu01_inst|Selector15~12_combout  & 
// \CPU0|iMEM|Mux0~78_combout ))))

	.dataa(\CPU0|cpu01_inst|Selector14~combout ),
	.datab(\CPU0|iMEM|Mux0~76_combout ),
	.datac(\CPU0|cpu01_inst|Selector15~12_combout ),
	.datad(\CPU0|iMEM|Mux0~78_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux0~79_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux0~79 .lut_mask = 16'hADA8;
defparam \CPU0|iMEM|Mux0~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y17_N20
cycloneive_lcell_comb \CPU0|iMEM|REGS[55][7]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[55][7]~feeder_combout  = \CPU0|OCRH~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[55][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[55][7]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[55][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y17_N21
dffeas \CPU0|iMEM|REGS[55][7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[55][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[55][5]~133_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[55][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[55][7] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[55][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y17_N7
dffeas \CPU0|iMEM|REGS[63][7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[63][1]~136_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[63][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[63][7] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[63][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y17_N20
cycloneive_lcell_comb \CPU0|iMEM|REGS[59][7]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[59][7]~feeder_combout  = \CPU0|OCRH~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[59][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[59][7]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[59][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y17_N21
dffeas \CPU0|iMEM|REGS[59][7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[59][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[59][0]~134_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[59][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[59][7] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[59][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y17_N7
dffeas \CPU0|iMEM|REGS[51][7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[51][0]~135_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[51][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[51][7] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[51][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y17_N6
cycloneive_lcell_comb \CPU0|iMEM|Mux0~80 (
// Equation(s):
// \CPU0|iMEM|Mux0~80_combout  = (\CPU0|cpu01_inst|Selector12~combout  & ((\CPU0|iMEM|REGS[59][7]~q ) # ((\CPU0|cpu01_inst|Selector13~combout )))) # (!\CPU0|cpu01_inst|Selector12~combout  & (((\CPU0|iMEM|REGS[51][7]~q  & !\CPU0|cpu01_inst|Selector13~combout 
// ))))

	.dataa(\CPU0|cpu01_inst|Selector12~combout ),
	.datab(\CPU0|iMEM|REGS[59][7]~q ),
	.datac(\CPU0|iMEM|REGS[51][7]~q ),
	.datad(\CPU0|cpu01_inst|Selector13~combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux0~80_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux0~80 .lut_mask = 16'hAAD8;
defparam \CPU0|iMEM|Mux0~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y17_N6
cycloneive_lcell_comb \CPU0|iMEM|Mux0~81 (
// Equation(s):
// \CPU0|iMEM|Mux0~81_combout  = (\CPU0|cpu01_inst|Selector13~combout  & ((\CPU0|iMEM|Mux0~80_combout  & ((\CPU0|iMEM|REGS[63][7]~q ))) # (!\CPU0|iMEM|Mux0~80_combout  & (\CPU0|iMEM|REGS[55][7]~q )))) # (!\CPU0|cpu01_inst|Selector13~combout  & 
// (((\CPU0|iMEM|Mux0~80_combout ))))

	.dataa(\CPU0|cpu01_inst|Selector13~combout ),
	.datab(\CPU0|iMEM|REGS[55][7]~q ),
	.datac(\CPU0|iMEM|REGS[63][7]~q ),
	.datad(\CPU0|iMEM|Mux0~80_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux0~81_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux0~81 .lut_mask = 16'hF588;
defparam \CPU0|iMEM|Mux0~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N14
cycloneive_lcell_comb \CPU0|iMEM|Mux0~82 (
// Equation(s):
// \CPU0|iMEM|Mux0~82_combout  = (\CPU0|iMEM|Mux0~79_combout  & (((\CPU0|iMEM|Mux0~81_combout ) # (!\CPU0|cpu01_inst|Selector15~12_combout )))) # (!\CPU0|iMEM|Mux0~79_combout  & (\CPU0|iMEM|Mux0~74_combout  & (\CPU0|cpu01_inst|Selector15~12_combout )))

	.dataa(\CPU0|iMEM|Mux0~74_combout ),
	.datab(\CPU0|iMEM|Mux0~79_combout ),
	.datac(\CPU0|cpu01_inst|Selector15~12_combout ),
	.datad(\CPU0|iMEM|Mux0~81_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux0~82_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux0~82 .lut_mask = 16'hEC2C;
defparam \CPU0|iMEM|Mux0~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y8_N15
dffeas \CPU0|iMEM|REGS[28][7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[28][0]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[28][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[28][7] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[28][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N20
cycloneive_lcell_comb \CPU0|iMEM|REGS[20][7]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[20][7]~feeder_combout  = \CPU0|OCRH~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[20][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[20][7]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[20][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y8_N21
dffeas \CPU0|iMEM|REGS[20][7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[20][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[20][4]~95_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[20][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[20][7] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[20][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N14
cycloneive_lcell_comb \CPU0|iMEM|Mux0~57 (
// Equation(s):
// \CPU0|iMEM|Mux0~57_combout  = (\CPU0|iMEM|Mux0~56_combout  & (((\CPU0|iMEM|REGS[28][7]~q )) # (!\CPU0|cpu01_inst|Selector13~combout ))) # (!\CPU0|iMEM|Mux0~56_combout  & (\CPU0|cpu01_inst|Selector13~combout  & ((\CPU0|iMEM|REGS[20][7]~q ))))

	.dataa(\CPU0|iMEM|Mux0~56_combout ),
	.datab(\CPU0|cpu01_inst|Selector13~combout ),
	.datac(\CPU0|iMEM|REGS[28][7]~q ),
	.datad(\CPU0|iMEM|REGS[20][7]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux0~57_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux0~57 .lut_mask = 16'hE6A2;
defparam \CPU0|iMEM|Mux0~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y17_N31
dffeas \CPU0|iMEM|REGS[17][7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[17][2]~93_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[17][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[17][7] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[17][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N28
cycloneive_lcell_comb \CPU0|iMEM|REGS[21][7]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[21][7]~feeder_combout  = \CPU0|OCRH~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[21][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[21][7]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[21][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y17_N29
dffeas \CPU0|iMEM|REGS[21][7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[21][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[21][1]~92_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[21][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[21][7] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[21][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N30
cycloneive_lcell_comb \CPU0|iMEM|Mux0~54 (
// Equation(s):
// \CPU0|iMEM|Mux0~54_combout  = (\CPU0|cpu01_inst|Selector13~combout  & ((\CPU0|cpu01_inst|Selector12~combout ) # ((\CPU0|iMEM|REGS[21][7]~q )))) # (!\CPU0|cpu01_inst|Selector13~combout  & (!\CPU0|cpu01_inst|Selector12~combout  & (\CPU0|iMEM|REGS[17][7]~q 
// )))

	.dataa(\CPU0|cpu01_inst|Selector13~combout ),
	.datab(\CPU0|cpu01_inst|Selector12~combout ),
	.datac(\CPU0|iMEM|REGS[17][7]~q ),
	.datad(\CPU0|iMEM|REGS[21][7]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux0~54_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux0~54 .lut_mask = 16'hBA98;
defparam \CPU0|iMEM|Mux0~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y17_N15
dffeas \CPU0|iMEM|REGS[29][7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[29][4]~94_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[29][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[29][7] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[29][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N20
cycloneive_lcell_comb \CPU0|iMEM|REGS[25][7]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[25][7]~feeder_combout  = \CPU0|OCRH~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[25][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[25][7]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[25][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y17_N21
dffeas \CPU0|iMEM|REGS[25][7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[25][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[25][2]~91_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[25][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[25][7] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[25][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N14
cycloneive_lcell_comb \CPU0|iMEM|Mux0~55 (
// Equation(s):
// \CPU0|iMEM|Mux0~55_combout  = (\CPU0|cpu01_inst|Selector12~combout  & ((\CPU0|iMEM|Mux0~54_combout  & (\CPU0|iMEM|REGS[29][7]~q )) # (!\CPU0|iMEM|Mux0~54_combout  & ((\CPU0|iMEM|REGS[25][7]~q ))))) # (!\CPU0|cpu01_inst|Selector12~combout  & 
// (\CPU0|iMEM|Mux0~54_combout ))

	.dataa(\CPU0|cpu01_inst|Selector12~combout ),
	.datab(\CPU0|iMEM|Mux0~54_combout ),
	.datac(\CPU0|iMEM|REGS[29][7]~q ),
	.datad(\CPU0|iMEM|REGS[25][7]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux0~55_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux0~55 .lut_mask = 16'hE6C4;
defparam \CPU0|iMEM|Mux0~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N4
cycloneive_lcell_comb \CPU0|iMEM|Mux0~58 (
// Equation(s):
// \CPU0|iMEM|Mux0~58_combout  = (\CPU0|cpu01_inst|Selector15~12_combout  & (((\CPU0|iMEM|Mux0~55_combout ) # (\CPU0|cpu01_inst|Selector14~combout )))) # (!\CPU0|cpu01_inst|Selector15~12_combout  & (\CPU0|iMEM|Mux0~57_combout  & 
// ((!\CPU0|cpu01_inst|Selector14~combout ))))

	.dataa(\CPU0|cpu01_inst|Selector15~12_combout ),
	.datab(\CPU0|iMEM|Mux0~57_combout ),
	.datac(\CPU0|iMEM|Mux0~55_combout ),
	.datad(\CPU0|cpu01_inst|Selector14~combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux0~58_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux0~58 .lut_mask = 16'hAAE4;
defparam \CPU0|iMEM|Mux0~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N4
cycloneive_lcell_comb \CPU0|iMEM|REGS[26][7]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[26][7]~feeder_combout  = \CPU0|OCRH~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[26][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[26][7]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[26][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y14_N5
dffeas \CPU0|iMEM|REGS[26][7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[26][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[26][0]~88_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[26][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[26][7] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[26][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y14_N7
dffeas \CPU0|iMEM|REGS[18][7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[18][7]~89_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[18][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[18][7] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[18][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N6
cycloneive_lcell_comb \CPU0|iMEM|Mux0~52 (
// Equation(s):
// \CPU0|iMEM|Mux0~52_combout  = (\CPU0|cpu01_inst|Selector12~combout  & ((\CPU0|iMEM|REGS[26][7]~q ) # ((\CPU0|cpu01_inst|Selector13~combout )))) # (!\CPU0|cpu01_inst|Selector12~combout  & (((\CPU0|iMEM|REGS[18][7]~q  & !\CPU0|cpu01_inst|Selector13~combout 
// ))))

	.dataa(\CPU0|cpu01_inst|Selector12~combout ),
	.datab(\CPU0|iMEM|REGS[26][7]~q ),
	.datac(\CPU0|iMEM|REGS[18][7]~q ),
	.datad(\CPU0|cpu01_inst|Selector13~combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux0~52_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux0~52 .lut_mask = 16'hAAD8;
defparam \CPU0|iMEM|Mux0~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y14_N27
dffeas \CPU0|iMEM|REGS[30][7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[30][4]~90_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[30][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[30][7] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[30][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N0
cycloneive_lcell_comb \CPU0|iMEM|REGS[22][7]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[22][7]~feeder_combout  = \CPU0|OCRH~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[22][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[22][7]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[22][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y14_N1
dffeas \CPU0|iMEM|REGS[22][7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[22][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[22][4]~87_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[22][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[22][7] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[22][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N26
cycloneive_lcell_comb \CPU0|iMEM|Mux0~53 (
// Equation(s):
// \CPU0|iMEM|Mux0~53_combout  = (\CPU0|cpu01_inst|Selector13~combout  & ((\CPU0|iMEM|Mux0~52_combout  & (\CPU0|iMEM|REGS[30][7]~q )) # (!\CPU0|iMEM|Mux0~52_combout  & ((\CPU0|iMEM|REGS[22][7]~q ))))) # (!\CPU0|cpu01_inst|Selector13~combout  & 
// (\CPU0|iMEM|Mux0~52_combout ))

	.dataa(\CPU0|cpu01_inst|Selector13~combout ),
	.datab(\CPU0|iMEM|Mux0~52_combout ),
	.datac(\CPU0|iMEM|REGS[30][7]~q ),
	.datad(\CPU0|iMEM|REGS[22][7]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux0~53_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux0~53 .lut_mask = 16'hE6C4;
defparam \CPU0|iMEM|Mux0~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N4
cycloneive_lcell_comb \CPU0|iMEM|REGS[27][7]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[27][7]~feeder_combout  = \CPU0|OCRH~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[27][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[27][7]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[27][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N10
cycloneive_lcell_comb \CPU0|iMEM|REGS[27][7]~99 (
// Equation(s):
// \CPU0|iMEM|REGS[27][7]~99_combout  = (\reset~q ) # ((!\CPU0|REG_RW~0_combout  & (\CPU0|iMEM|Decoder0~12_combout  & \CPU0|iMEM|REGS[31][2]~86_combout )))

	.dataa(\CPU0|REG_RW~0_combout ),
	.datab(\reset~q ),
	.datac(\CPU0|iMEM|Decoder0~12_combout ),
	.datad(\CPU0|iMEM|REGS[31][2]~86_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[27][7]~99_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[27][7]~99 .lut_mask = 16'hDCCC;
defparam \CPU0|iMEM|REGS[27][7]~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y18_N5
dffeas \CPU0|iMEM|REGS[27][7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[27][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[27][7]~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[27][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[27][7] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[27][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N16
cycloneive_lcell_comb \CPU0|iMEM|REGS[31][2]~102 (
// Equation(s):
// \CPU0|iMEM|REGS[31][2]~102_combout  = (\reset~q ) # ((!\CPU0|REG_RW~0_combout  & (\CPU0|iMEM|REGS[31][2]~86_combout  & \CPU0|iMEM|Decoder0~15_combout )))

	.dataa(\CPU0|REG_RW~0_combout ),
	.datab(\CPU0|iMEM|REGS[31][2]~86_combout ),
	.datac(\reset~q ),
	.datad(\CPU0|iMEM|Decoder0~15_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[31][2]~102_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[31][2]~102 .lut_mask = 16'hF4F0;
defparam \CPU0|iMEM|REGS[31][2]~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y18_N15
dffeas \CPU0|iMEM|REGS[31][7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[31][2]~102_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[31][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[31][7] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[31][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N0
cycloneive_lcell_comb \CPU0|iMEM|REGS[19][2]~101 (
// Equation(s):
// \CPU0|iMEM|REGS[19][2]~101_combout  = (\reset~q ) # ((\CPU0|iMEM|Decoder0~14_combout  & (\CPU0|iMEM|REGS[31][2]~86_combout  & !\CPU0|REG_RW~0_combout )))

	.dataa(\CPU0|iMEM|Decoder0~14_combout ),
	.datab(\CPU0|iMEM|REGS[31][2]~86_combout ),
	.datac(\CPU0|REG_RW~0_combout ),
	.datad(\reset~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[19][2]~101_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[19][2]~101 .lut_mask = 16'hFF08;
defparam \CPU0|iMEM|REGS[19][2]~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y18_N23
dffeas \CPU0|iMEM|REGS[19][7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[19][2]~101_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[19][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[19][7] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[19][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N12
cycloneive_lcell_comb \CPU0|iMEM|REGS[23][7]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[23][7]~feeder_combout  = \CPU0|OCRH~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[23][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[23][7]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[23][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N4
cycloneive_lcell_comb \CPU0|iMEM|REGS[23][4]~100 (
// Equation(s):
// \CPU0|iMEM|REGS[23][4]~100_combout  = (\reset~q ) # ((!\CPU0|REG_RW~0_combout  & (\CPU0|iMEM|Decoder0~13_combout  & \CPU0|iMEM|REGS[31][2]~86_combout )))

	.dataa(\CPU0|REG_RW~0_combout ),
	.datab(\reset~q ),
	.datac(\CPU0|iMEM|Decoder0~13_combout ),
	.datad(\CPU0|iMEM|REGS[31][2]~86_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[23][4]~100_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[23][4]~100 .lut_mask = 16'hDCCC;
defparam \CPU0|iMEM|REGS[23][4]~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y18_N13
dffeas \CPU0|iMEM|REGS[23][7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[23][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[23][4]~100_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[23][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[23][7] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[23][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N22
cycloneive_lcell_comb \CPU0|iMEM|Mux0~59 (
// Equation(s):
// \CPU0|iMEM|Mux0~59_combout  = (\CPU0|cpu01_inst|Selector13~combout  & ((\CPU0|cpu01_inst|Selector12~combout ) # ((\CPU0|iMEM|REGS[23][7]~q )))) # (!\CPU0|cpu01_inst|Selector13~combout  & (!\CPU0|cpu01_inst|Selector12~combout  & (\CPU0|iMEM|REGS[19][7]~q 
// )))

	.dataa(\CPU0|cpu01_inst|Selector13~combout ),
	.datab(\CPU0|cpu01_inst|Selector12~combout ),
	.datac(\CPU0|iMEM|REGS[19][7]~q ),
	.datad(\CPU0|iMEM|REGS[23][7]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux0~59_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux0~59 .lut_mask = 16'hBA98;
defparam \CPU0|iMEM|Mux0~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N14
cycloneive_lcell_comb \CPU0|iMEM|Mux0~60 (
// Equation(s):
// \CPU0|iMEM|Mux0~60_combout  = (\CPU0|cpu01_inst|Selector12~combout  & ((\CPU0|iMEM|Mux0~59_combout  & ((\CPU0|iMEM|REGS[31][7]~q ))) # (!\CPU0|iMEM|Mux0~59_combout  & (\CPU0|iMEM|REGS[27][7]~q )))) # (!\CPU0|cpu01_inst|Selector12~combout  & 
// (((\CPU0|iMEM|Mux0~59_combout ))))

	.dataa(\CPU0|cpu01_inst|Selector12~combout ),
	.datab(\CPU0|iMEM|REGS[27][7]~q ),
	.datac(\CPU0|iMEM|REGS[31][7]~q ),
	.datad(\CPU0|iMEM|Mux0~59_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux0~60_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux0~60 .lut_mask = 16'hF588;
defparam \CPU0|iMEM|Mux0~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N22
cycloneive_lcell_comb \CPU0|iMEM|Mux0~61 (
// Equation(s):
// \CPU0|iMEM|Mux0~61_combout  = (\CPU0|cpu01_inst|Selector14~combout  & ((\CPU0|iMEM|Mux0~58_combout  & ((\CPU0|iMEM|Mux0~60_combout ))) # (!\CPU0|iMEM|Mux0~58_combout  & (\CPU0|iMEM|Mux0~53_combout )))) # (!\CPU0|cpu01_inst|Selector14~combout  & 
// (\CPU0|iMEM|Mux0~58_combout ))

	.dataa(\CPU0|cpu01_inst|Selector14~combout ),
	.datab(\CPU0|iMEM|Mux0~58_combout ),
	.datac(\CPU0|iMEM|Mux0~53_combout ),
	.datad(\CPU0|iMEM|Mux0~60_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux0~61_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux0~61 .lut_mask = 16'hEC64;
defparam \CPU0|iMEM|Mux0~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N28
cycloneive_lcell_comb \CPU0|iMEM|Mux0~72 (
// Equation(s):
// \CPU0|iMEM|Mux0~72_combout  = (\arbiter_inst|system_address[4]~3_combout  & (((\CPU0|iMEM|Mux0~61_combout ) # (\arbiter_inst|system_address[5]~2_combout )))) # (!\arbiter_inst|system_address[4]~3_combout  & (\CPU0|iMEM|Mux0~71_combout  & 
// ((!\arbiter_inst|system_address[5]~2_combout ))))

	.dataa(\CPU0|iMEM|Mux0~71_combout ),
	.datab(\arbiter_inst|system_address[4]~3_combout ),
	.datac(\CPU0|iMEM|Mux0~61_combout ),
	.datad(\arbiter_inst|system_address[5]~2_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux0~72_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux0~72 .lut_mask = 16'hCCE2;
defparam \CPU0|iMEM|Mux0~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N0
cycloneive_lcell_comb \CPU0|iMEM|Mux0~83 (
// Equation(s):
// \CPU0|iMEM|Mux0~83_combout  = (\arbiter_inst|system_address[5]~2_combout  & ((\CPU0|iMEM|Mux0~72_combout  & ((\CPU0|iMEM|Mux0~82_combout ))) # (!\CPU0|iMEM|Mux0~72_combout  & (\CPU0|iMEM|Mux0~51_combout )))) # (!\arbiter_inst|system_address[5]~2_combout  
// & (((\CPU0|iMEM|Mux0~72_combout ))))

	.dataa(\CPU0|iMEM|Mux0~51_combout ),
	.datab(\CPU0|iMEM|Mux0~82_combout ),
	.datac(\arbiter_inst|system_address[5]~2_combout ),
	.datad(\CPU0|iMEM|Mux0~72_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux0~83_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux0~83 .lut_mask = 16'hCFA0;
defparam \CPU0|iMEM|Mux0~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N2
cycloneive_lcell_comb \CPU0|iMEM|Mux0~84 (
// Equation(s):
// \CPU0|iMEM|Mux0~84_combout  = (\arbiter_inst|system_address[6]~0_combout  & (\CPU0|iMEM|Mux0~41_combout )) # (!\arbiter_inst|system_address[6]~0_combout  & ((\CPU0|iMEM|Mux0~83_combout )))

	.dataa(\CPU0|iMEM|Mux0~41_combout ),
	.datab(gnd),
	.datac(\arbiter_inst|system_address[6]~0_combout ),
	.datad(\CPU0|iMEM|Mux0~83_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux0~84_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux0~84 .lut_mask = 16'hAFA0;
defparam \CPU0|iMEM|Mux0~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N4
cycloneive_lcell_comb \CPU0|data_in~20 (
// Equation(s):
// \CPU0|data_in~20_combout  = (!\CPU0|Equal4~1_combout  & ((\CPU0|data_in~19_combout ) # ((\CPU0|Equal8~1_combout  & \CPU0|OCRL [7]))))

	.dataa(\CPU0|data_in~19_combout ),
	.datab(\CPU0|Equal8~1_combout ),
	.datac(\CPU0|Equal4~1_combout ),
	.datad(\CPU0|OCRL [7]),
	.cin(gnd),
	.combout(\CPU0|data_in~20_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|data_in~20 .lut_mask = 16'h0E0A;
defparam \CPU0|data_in~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N8
cycloneive_lcell_comb \CPU0|cpu01_inst|op_code[7]~6 (
// Equation(s):
// \CPU0|cpu01_inst|op_code[7]~6_combout  = (\CPU0|always1~3_combout  & (\CPU0|iMEM|Mux0~84_combout )) # (!\CPU0|always1~3_combout  & ((\CPU0|data_in~20_combout )))

	.dataa(\CPU0|always1~3_combout ),
	.datab(\CPU0|iMEM|Mux0~84_combout ),
	.datac(gnd),
	.datad(\CPU0|data_in~20_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|op_code[7]~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|op_code[7]~6 .lut_mask = 16'hDD88;
defparam \CPU0|cpu01_inst|op_code[7]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N26
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector133~0 (
// Equation(s):
// \CPU0|cpu01_inst|Selector133~0_combout  = (\CPU0|cpu01_inst|op_code [7] & \CPU0|cpu01_inst|state.reset_state~q )

	.dataa(gnd),
	.datab(\CPU0|cpu01_inst|op_code [7]),
	.datac(gnd),
	.datad(\CPU0|cpu01_inst|state.reset_state~q ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector133~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector133~0 .lut_mask = 16'hCC00;
defparam \CPU0|cpu01_inst|Selector133~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y13_N9
dffeas \CPU0|cpu01_inst|op_code[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|op_code[7]~6_combout ),
	.asdata(\CPU0|cpu01_inst|Selector133~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\CPU0|cpu01_inst|state.fetch_state~q ),
	.ena(!\CPU0|hold_s~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|op_code [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|op_code[7] .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|op_code[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N22
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector287~3 (
// Equation(s):
// \CPU0|cpu01_inst|Selector287~3_combout  = (\CPU0|cpu01_inst|Mux30~0_combout  & ((\CPU0|cpu01_inst|op_code [5] & (\CPU0|cpu01_inst|state.extended_state~q )) # (!\CPU0|cpu01_inst|op_code [5] & ((\CPU0|cpu01_inst|state.decode_state~q )))))

	.dataa(\CPU0|cpu01_inst|state.extended_state~q ),
	.datab(\CPU0|cpu01_inst|state.decode_state~q ),
	.datac(\CPU0|cpu01_inst|op_code [5]),
	.datad(\CPU0|cpu01_inst|Mux30~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector287~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector287~3 .lut_mask = 16'hAC00;
defparam \CPU0|cpu01_inst|Selector287~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N24
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector287~2 (
// Equation(s):
// \CPU0|cpu01_inst|Selector287~2_combout  = (\CPU0|cpu01_inst|Mux41~1_combout  & ((\CPU0|cpu01_inst|Selector287~3_combout ) # ((\CPU0|cpu01_inst|op_code [7] & \CPU0|cpu01_inst|Selector286~0_combout ))))

	.dataa(\CPU0|cpu01_inst|Mux41~1_combout ),
	.datab(\CPU0|cpu01_inst|op_code [7]),
	.datac(\CPU0|cpu01_inst|Selector287~3_combout ),
	.datad(\CPU0|cpu01_inst|Selector286~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector287~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector287~2 .lut_mask = 16'hA8A0;
defparam \CPU0|cpu01_inst|Selector287~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y9_N25
dffeas \CPU0|cpu01_inst|state.write16_state (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|Selector287~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!button_s[3]),
	.sload(gnd),
	.ena(\CPU0|cpu01_inst|state~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|state.write16_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|state.write16_state .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|state.write16_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N18
cycloneive_lcell_comb \CPU0|cpu01_inst|address~4 (
// Equation(s):
// \CPU0|cpu01_inst|address~4_combout  = (\CPU0|cpu01_inst|state.read8_state~q ) # ((\CPU0|cpu01_inst|state.write16_state~q ) # ((\CPU0|cpu01_inst|state.read16_state~q ) # (\CPU0|cpu01_inst|state.write8_state~q )))

	.dataa(\CPU0|cpu01_inst|state.read8_state~q ),
	.datab(\CPU0|cpu01_inst|state.write16_state~q ),
	.datac(\CPU0|cpu01_inst|state.read16_state~q ),
	.datad(\CPU0|cpu01_inst|state.write8_state~q ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|address~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|address~4 .lut_mask = 16'hFFFE;
defparam \CPU0|cpu01_inst|address~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N0
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector12~10 (
// Equation(s):
// \CPU0|cpu01_inst|Selector12~10_combout  = (\CPU0|cpu01_inst|state.vect_lo_state~q ) # ((\CPU0|cpu01_inst|state.vect_hi_state~q ) # ((\CPU0|cpu01_inst|address~4_combout  & \CPU0|cpu01_inst|address~3_combout )))

	.dataa(\CPU0|cpu01_inst|state.vect_lo_state~q ),
	.datab(\CPU0|cpu01_inst|address~4_combout ),
	.datac(\CPU0|cpu01_inst|address~3_combout ),
	.datad(\CPU0|cpu01_inst|state.vect_hi_state~q ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector12~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector12~10 .lut_mask = 16'hFFEA;
defparam \CPU0|cpu01_inst|Selector12~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N24
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector13~0 (
// Equation(s):
// \CPU0|cpu01_inst|Selector13~0_combout  = (\CPU0|cpu01_inst|Selector12~10_combout  & (\CPU0|cpu01_inst|iv [1] & (!\CPU0|cpu01_inst|Selector12~12_combout ))) # (!\CPU0|cpu01_inst|Selector12~10_combout  & (((\CPU0|cpu01_inst|Selector12~12_combout ) # 
// (\CPU0|cpu01_inst|sp [2]))))

	.dataa(\CPU0|cpu01_inst|iv [1]),
	.datab(\CPU0|cpu01_inst|Selector12~10_combout ),
	.datac(\CPU0|cpu01_inst|Selector12~12_combout ),
	.datad(\CPU0|cpu01_inst|sp [2]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector13~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector13~0 .lut_mask = 16'h3B38;
defparam \CPU0|cpu01_inst|Selector13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N14
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector12~15 (
// Equation(s):
// \CPU0|cpu01_inst|Selector12~15_combout  = (\CPU0|cpu01_inst|Selector12~12_combout  & ((\CPU0|cpu01_inst|Selector12~10_combout ) # (!\CPU0|cpu01_inst|WideOr164~0_combout )))

	.dataa(gnd),
	.datab(\CPU0|cpu01_inst|Selector12~12_combout ),
	.datac(\CPU0|cpu01_inst|WideOr164~0_combout ),
	.datad(\CPU0|cpu01_inst|Selector12~10_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector12~15_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector12~15 .lut_mask = 16'hCC0C;
defparam \CPU0|cpu01_inst|Selector12~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N10
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector13 (
// Equation(s):
// \CPU0|cpu01_inst|Selector13~combout  = (\CPU0|cpu01_inst|Selector13~0_combout  & ((\CPU0|cpu01_inst|pc [2]) # ((!\CPU0|cpu01_inst|Selector12~15_combout )))) # (!\CPU0|cpu01_inst|Selector13~0_combout  & (((\CPU0|cpu01_inst|Selector12~15_combout  & 
// \CPU0|cpu01_inst|ea [2]))))

	.dataa(\CPU0|cpu01_inst|pc [2]),
	.datab(\CPU0|cpu01_inst|Selector13~0_combout ),
	.datac(\CPU0|cpu01_inst|Selector12~15_combout ),
	.datad(\CPU0|cpu01_inst|ea [2]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector13~combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector13 .lut_mask = 16'hBC8C;
defparam \CPU0|cpu01_inst|Selector13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N16
cycloneive_lcell_comb \CPU0|iMEM|REGS[86][5]~2 (
// Equation(s):
// \CPU0|iMEM|REGS[86][5]~2_combout  = (\reset~q ) # ((\CPU0|iMEM|Decoder0~0_combout  & (\CPU0|iMEM|REGS[86][5]~0_combout  & \CPU0|iMEM|REGS[86][5]~1_combout )))

	.dataa(\reset~q ),
	.datab(\CPU0|iMEM|Decoder0~0_combout ),
	.datac(\CPU0|iMEM|REGS[86][5]~0_combout ),
	.datad(\CPU0|iMEM|REGS[86][5]~1_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[86][5]~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[86][5]~2 .lut_mask = 16'hEAAA;
defparam \CPU0|iMEM|REGS[86][5]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y14_N29
dffeas \CPU0|iMEM|REGS[86][5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[86][5]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[86][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[86][5] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[86][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N24
cycloneive_lcell_comb \CPU0|iMEM|REGS[94][5]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[94][5]~feeder_combout  = \CPU0|OCRH~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[94][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[94][5]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[94][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N2
cycloneive_lcell_comb \CPU0|iMEM|REGS[94][1]~5 (
// Equation(s):
// \CPU0|iMEM|REGS[94][1]~5_combout  = (\reset~q ) # ((\CPU0|iMEM|Decoder0~3_combout  & (\CPU0|iMEM|REGS[86][5]~1_combout  & \CPU0|iMEM|REGS[86][5]~0_combout )))

	.dataa(\CPU0|iMEM|Decoder0~3_combout ),
	.datab(\reset~q ),
	.datac(\CPU0|iMEM|REGS[86][5]~1_combout ),
	.datad(\CPU0|iMEM|REGS[86][5]~0_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[94][1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[94][1]~5 .lut_mask = 16'hECCC;
defparam \CPU0|iMEM|REGS[94][1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y16_N25
dffeas \CPU0|iMEM|REGS[94][5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[94][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[94][1]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[94][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[94][5] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[94][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y14_N28
cycloneive_lcell_comb \CPU0|iMEM|Mux2~1 (
// Equation(s):
// \CPU0|iMEM|Mux2~1_combout  = (\CPU0|iMEM|Mux2~0_combout  & (((\CPU0|iMEM|REGS[94][5]~q )) # (!\CPU0|cpu01_inst|Selector13~combout ))) # (!\CPU0|iMEM|Mux2~0_combout  & (\CPU0|cpu01_inst|Selector13~combout  & (\CPU0|iMEM|REGS[86][5]~q )))

	.dataa(\CPU0|iMEM|Mux2~0_combout ),
	.datab(\CPU0|cpu01_inst|Selector13~combout ),
	.datac(\CPU0|iMEM|REGS[86][5]~q ),
	.datad(\CPU0|iMEM|REGS[94][5]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux2~1 .lut_mask = 16'hEA62;
defparam \CPU0|iMEM|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N28
cycloneive_lcell_comb \CPU0|iMEM|REGS[84][5]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[84][5]~feeder_combout  = \CPU0|OCRH~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU0|OCRH~4_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[84][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[84][5]~feeder .lut_mask = 16'hFF00;
defparam \CPU0|iMEM|REGS[84][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y10_N29
dffeas \CPU0|iMEM|REGS[84][5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[84][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[84][4]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[84][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[84][5] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[84][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y12_N11
dffeas \CPU0|iMEM|REGS[92][5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[92][1]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[92][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[92][5] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[92][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y12_N17
dffeas \CPU0|iMEM|REGS[80][5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[80][0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[80][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[80][5] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[80][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y10_N4
cycloneive_lcell_comb \CPU0|iMEM|REGS[88][5]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[88][5]~feeder_combout  = \CPU0|OCRH~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU0|OCRH~4_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[88][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[88][5]~feeder .lut_mask = 16'hFF00;
defparam \CPU0|iMEM|REGS[88][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y10_N5
dffeas \CPU0|iMEM|REGS[88][5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[88][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[88][5]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[88][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[88][5] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[88][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N16
cycloneive_lcell_comb \CPU0|iMEM|Mux2~4 (
// Equation(s):
// \CPU0|iMEM|Mux2~4_combout  = (\CPU0|cpu01_inst|Selector13~combout  & (\CPU0|cpu01_inst|Selector12~combout )) # (!\CPU0|cpu01_inst|Selector13~combout  & ((\CPU0|cpu01_inst|Selector12~combout  & ((\CPU0|iMEM|REGS[88][5]~q ))) # 
// (!\CPU0|cpu01_inst|Selector12~combout  & (\CPU0|iMEM|REGS[80][5]~q ))))

	.dataa(\CPU0|cpu01_inst|Selector13~combout ),
	.datab(\CPU0|cpu01_inst|Selector12~combout ),
	.datac(\CPU0|iMEM|REGS[80][5]~q ),
	.datad(\CPU0|iMEM|REGS[88][5]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux2~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux2~4 .lut_mask = 16'hDC98;
defparam \CPU0|iMEM|Mux2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N10
cycloneive_lcell_comb \CPU0|iMEM|Mux2~5 (
// Equation(s):
// \CPU0|iMEM|Mux2~5_combout  = (\CPU0|cpu01_inst|Selector13~combout  & ((\CPU0|iMEM|Mux2~4_combout  & ((\CPU0|iMEM|REGS[92][5]~q ))) # (!\CPU0|iMEM|Mux2~4_combout  & (\CPU0|iMEM|REGS[84][5]~q )))) # (!\CPU0|cpu01_inst|Selector13~combout  & 
// (((\CPU0|iMEM|Mux2~4_combout ))))

	.dataa(\CPU0|cpu01_inst|Selector13~combout ),
	.datab(\CPU0|iMEM|REGS[84][5]~q ),
	.datac(\CPU0|iMEM|REGS[92][5]~q ),
	.datad(\CPU0|iMEM|Mux2~4_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux2~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux2~5 .lut_mask = 16'hF588;
defparam \CPU0|iMEM|Mux2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N12
cycloneive_lcell_comb \CPU0|iMEM|Mux2~6 (
// Equation(s):
// \CPU0|iMEM|Mux2~6_combout  = (\CPU0|cpu01_inst|Selector15~12_combout  & ((\CPU0|iMEM|Mux2~3_combout ) # ((\CPU0|cpu01_inst|Selector14~combout )))) # (!\CPU0|cpu01_inst|Selector15~12_combout  & (((!\CPU0|cpu01_inst|Selector14~combout  & 
// \CPU0|iMEM|Mux2~5_combout ))))

	.dataa(\CPU0|iMEM|Mux2~3_combout ),
	.datab(\CPU0|cpu01_inst|Selector15~12_combout ),
	.datac(\CPU0|cpu01_inst|Selector14~combout ),
	.datad(\CPU0|iMEM|Mux2~5_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux2~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux2~6 .lut_mask = 16'hCBC8;
defparam \CPU0|iMEM|Mux2~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N14
cycloneive_lcell_comb \CPU0|iMEM|Mux2~9 (
// Equation(s):
// \CPU0|iMEM|Mux2~9_combout  = (\CPU0|cpu01_inst|Selector14~combout  & ((\CPU0|iMEM|Mux2~6_combout  & (\CPU0|iMEM|Mux2~8_combout )) # (!\CPU0|iMEM|Mux2~6_combout  & ((\CPU0|iMEM|Mux2~1_combout ))))) # (!\CPU0|cpu01_inst|Selector14~combout  & 
// (((\CPU0|iMEM|Mux2~6_combout ))))

	.dataa(\CPU0|iMEM|Mux2~8_combout ),
	.datab(\CPU0|iMEM|Mux2~1_combout ),
	.datac(\CPU0|cpu01_inst|Selector14~combout ),
	.datad(\CPU0|iMEM|Mux2~6_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux2~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux2~9 .lut_mask = 16'hAFC0;
defparam \CPU0|iMEM|Mux2~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N4
cycloneive_lcell_comb \CPU0|iMEM|REGS[77][5]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[77][5]~feeder_combout  = \CPU0|OCRH~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[77][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[77][5]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[77][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y7_N5
dffeas \CPU0|iMEM|REGS[77][5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[77][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[77][0]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[77][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[77][5] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[77][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y7_N7
dffeas \CPU0|iMEM|REGS[79][5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[79][0]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[79][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[79][5] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[79][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N6
cycloneive_lcell_comb \CPU0|iMEM|Mux2~28 (
// Equation(s):
// \CPU0|iMEM|Mux2~28_combout  = (\CPU0|iMEM|Mux2~27_combout  & (((\CPU0|iMEM|REGS[79][5]~q ) # (!\CPU0|cpu01_inst|Selector15~12_combout )))) # (!\CPU0|iMEM|Mux2~27_combout  & (\CPU0|iMEM|REGS[77][5]~q  & ((\CPU0|cpu01_inst|Selector15~12_combout ))))

	.dataa(\CPU0|iMEM|Mux2~27_combout ),
	.datab(\CPU0|iMEM|REGS[77][5]~q ),
	.datac(\CPU0|iMEM|REGS[79][5]~q ),
	.datad(\CPU0|cpu01_inst|Selector15~12_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux2~28_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux2~28 .lut_mask = 16'hE4AA;
defparam \CPU0|iMEM|Mux2~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N24
cycloneive_lcell_comb \CPU0|iMEM|REGS[72][0]~38 (
// Equation(s):
// \CPU0|iMEM|REGS[72][0]~38_combout  = (\reset~q ) # ((\CPU0|iMEM|REGS[74][2]~35_combout  & (\CPU0|iMEM|REGS[86][5]~1_combout  & \CPU0|iMEM|Decoder0~9_combout )))

	.dataa(\CPU0|iMEM|REGS[74][2]~35_combout ),
	.datab(\CPU0|iMEM|REGS[86][5]~1_combout ),
	.datac(\reset~q ),
	.datad(\CPU0|iMEM|Decoder0~9_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[72][0]~38_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[72][0]~38 .lut_mask = 16'hF8F0;
defparam \CPU0|iMEM|REGS[72][0]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y19_N23
dffeas \CPU0|iMEM|REGS[72][5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[72][0]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[72][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[72][5] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[72][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N4
cycloneive_lcell_comb \CPU0|iMEM|REGS[73][5]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[73][5]~feeder_combout  = \CPU0|OCRH~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[73][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[73][5]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[73][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N6
cycloneive_lcell_comb \CPU0|iMEM|REGS[73][0]~37 (
// Equation(s):
// \CPU0|iMEM|REGS[73][0]~37_combout  = (\reset~q ) # ((\CPU0|iMEM|REGS[86][5]~1_combout  & (\CPU0|iMEM|REGS[74][2]~35_combout  & \CPU0|iMEM|Decoder0~4_combout )))

	.dataa(\reset~q ),
	.datab(\CPU0|iMEM|REGS[86][5]~1_combout ),
	.datac(\CPU0|iMEM|REGS[74][2]~35_combout ),
	.datad(\CPU0|iMEM|Decoder0~4_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[73][0]~37_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[73][0]~37 .lut_mask = 16'hEAAA;
defparam \CPU0|iMEM|REGS[73][0]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y19_N5
dffeas \CPU0|iMEM|REGS[73][5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[73][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[73][0]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[73][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[73][5] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[73][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N22
cycloneive_lcell_comb \CPU0|iMEM|Mux2~20 (
// Equation(s):
// \CPU0|iMEM|Mux2~20_combout  = (\CPU0|cpu01_inst|Selector15~12_combout  & ((\CPU0|cpu01_inst|Selector14~combout ) # ((\CPU0|iMEM|REGS[73][5]~q )))) # (!\CPU0|cpu01_inst|Selector15~12_combout  & (!\CPU0|cpu01_inst|Selector14~combout  & 
// (\CPU0|iMEM|REGS[72][5]~q )))

	.dataa(\CPU0|cpu01_inst|Selector15~12_combout ),
	.datab(\CPU0|cpu01_inst|Selector14~combout ),
	.datac(\CPU0|iMEM|REGS[72][5]~q ),
	.datad(\CPU0|iMEM|REGS[73][5]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux2~20_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux2~20 .lut_mask = 16'hBA98;
defparam \CPU0|iMEM|Mux2~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y19_N11
dffeas \CPU0|iMEM|REGS[75][5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[75][5]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[75][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[75][5] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[75][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N16
cycloneive_lcell_comb \CPU0|iMEM|REGS[74][5]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[74][5]~feeder_combout  = \CPU0|OCRH~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[74][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[74][5]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[74][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y19_N17
dffeas \CPU0|iMEM|REGS[74][5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[74][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[74][2]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[74][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[74][5] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[74][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N10
cycloneive_lcell_comb \CPU0|iMEM|Mux2~21 (
// Equation(s):
// \CPU0|iMEM|Mux2~21_combout  = (\CPU0|cpu01_inst|Selector14~combout  & ((\CPU0|iMEM|Mux2~20_combout  & (\CPU0|iMEM|REGS[75][5]~q )) # (!\CPU0|iMEM|Mux2~20_combout  & ((\CPU0|iMEM|REGS[74][5]~q ))))) # (!\CPU0|cpu01_inst|Selector14~combout  & 
// (\CPU0|iMEM|Mux2~20_combout ))

	.dataa(\CPU0|cpu01_inst|Selector14~combout ),
	.datab(\CPU0|iMEM|Mux2~20_combout ),
	.datac(\CPU0|iMEM|REGS[75][5]~q ),
	.datad(\CPU0|iMEM|REGS[74][5]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux2~21_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux2~21 .lut_mask = 16'hE6C4;
defparam \CPU0|iMEM|Mux2~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y19_N28
cycloneive_lcell_comb \CPU0|iMEM|REGS[69][5]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[69][5]~feeder_combout  = \CPU0|OCRH~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[69][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[69][5]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[69][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N10
cycloneive_lcell_comb \CPU0|iMEM|REGS[69][6]~40 (
// Equation(s):
// \CPU0|iMEM|REGS[69][6]~40_combout  = (\reset~q ) # ((\CPU0|iMEM|REGS[74][2]~35_combout  & (\CPU0|iMEM|Decoder0~5_combout  & \CPU0|iMEM|REGS[86][5]~1_combout )))

	.dataa(\CPU0|iMEM|REGS[74][2]~35_combout ),
	.datab(\CPU0|iMEM|Decoder0~5_combout ),
	.datac(\reset~q ),
	.datad(\CPU0|iMEM|REGS[86][5]~1_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[69][6]~40_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[69][6]~40 .lut_mask = 16'hF8F0;
defparam \CPU0|iMEM|REGS[69][6]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y19_N29
dffeas \CPU0|iMEM|REGS[69][5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[69][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[69][6]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[69][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[69][5] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[69][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N8
cycloneive_lcell_comb \CPU0|iMEM|REGS[71][0]~43 (
// Equation(s):
// \CPU0|iMEM|REGS[71][0]~43_combout  = (\reset~q ) # ((\CPU0|iMEM|REGS[74][2]~35_combout  & (\CPU0|iMEM|REGS[86][5]~1_combout  & \CPU0|iMEM|Decoder0~13_combout )))

	.dataa(\CPU0|iMEM|REGS[74][2]~35_combout ),
	.datab(\reset~q ),
	.datac(\CPU0|iMEM|REGS[86][5]~1_combout ),
	.datad(\CPU0|iMEM|Decoder0~13_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[71][0]~43_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[71][0]~43 .lut_mask = 16'hECCC;
defparam \CPU0|iMEM|REGS[71][0]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y19_N23
dffeas \CPU0|iMEM|REGS[71][5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[71][0]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[71][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[71][5] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[71][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N24
cycloneive_lcell_comb \CPU0|iMEM|REGS[68][6]~42 (
// Equation(s):
// \CPU0|iMEM|REGS[68][6]~42_combout  = (\reset~q ) # ((\CPU0|iMEM|REGS[86][5]~1_combout  & (\CPU0|iMEM|REGS[74][2]~35_combout  & \CPU0|iMEM|Decoder0~8_combout )))

	.dataa(\reset~q ),
	.datab(\CPU0|iMEM|REGS[86][5]~1_combout ),
	.datac(\CPU0|iMEM|REGS[74][2]~35_combout ),
	.datad(\CPU0|iMEM|Decoder0~8_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[68][6]~42_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[68][6]~42 .lut_mask = 16'hEAAA;
defparam \CPU0|iMEM|REGS[68][6]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y19_N23
dffeas \CPU0|iMEM|REGS[68][5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[68][6]~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[68][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[68][5] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[68][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y19_N28
cycloneive_lcell_comb \CPU0|iMEM|REGS[70][5]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[70][5]~feeder_combout  = \CPU0|OCRH~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[70][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[70][5]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[70][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N12
cycloneive_lcell_comb \CPU0|iMEM|REGS[70][3]~41 (
// Equation(s):
// \CPU0|iMEM|REGS[70][3]~41_combout  = (\reset~q ) # ((\CPU0|iMEM|Decoder0~0_combout  & (\CPU0|iMEM|REGS[74][2]~35_combout  & \CPU0|iMEM|REGS[86][5]~1_combout )))

	.dataa(\reset~q ),
	.datab(\CPU0|iMEM|Decoder0~0_combout ),
	.datac(\CPU0|iMEM|REGS[74][2]~35_combout ),
	.datad(\CPU0|iMEM|REGS[86][5]~1_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[70][3]~41_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[70][3]~41 .lut_mask = 16'hEAAA;
defparam \CPU0|iMEM|REGS[70][3]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y19_N29
dffeas \CPU0|iMEM|REGS[70][5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[70][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[70][3]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[70][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[70][5] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[70][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y19_N22
cycloneive_lcell_comb \CPU0|iMEM|Mux2~22 (
// Equation(s):
// \CPU0|iMEM|Mux2~22_combout  = (\CPU0|cpu01_inst|Selector14~combout  & ((\CPU0|cpu01_inst|Selector15~12_combout ) # ((\CPU0|iMEM|REGS[70][5]~q )))) # (!\CPU0|cpu01_inst|Selector14~combout  & (!\CPU0|cpu01_inst|Selector15~12_combout  & 
// (\CPU0|iMEM|REGS[68][5]~q )))

	.dataa(\CPU0|cpu01_inst|Selector14~combout ),
	.datab(\CPU0|cpu01_inst|Selector15~12_combout ),
	.datac(\CPU0|iMEM|REGS[68][5]~q ),
	.datad(\CPU0|iMEM|REGS[70][5]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux2~22_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux2~22 .lut_mask = 16'hBA98;
defparam \CPU0|iMEM|Mux2~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y19_N22
cycloneive_lcell_comb \CPU0|iMEM|Mux2~23 (
// Equation(s):
// \CPU0|iMEM|Mux2~23_combout  = (\CPU0|cpu01_inst|Selector15~12_combout  & ((\CPU0|iMEM|Mux2~22_combout  & ((\CPU0|iMEM|REGS[71][5]~q ))) # (!\CPU0|iMEM|Mux2~22_combout  & (\CPU0|iMEM|REGS[69][5]~q )))) # (!\CPU0|cpu01_inst|Selector15~12_combout  & 
// (((\CPU0|iMEM|Mux2~22_combout ))))

	.dataa(\CPU0|cpu01_inst|Selector15~12_combout ),
	.datab(\CPU0|iMEM|REGS[69][5]~q ),
	.datac(\CPU0|iMEM|REGS[71][5]~q ),
	.datad(\CPU0|iMEM|Mux2~22_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux2~23_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux2~23 .lut_mask = 16'hF588;
defparam \CPU0|iMEM|Mux2~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N26
cycloneive_lcell_comb \CPU0|iMEM|REGS[67][4]~47 (
// Equation(s):
// \CPU0|iMEM|REGS[67][4]~47_combout  = (\reset~q ) # ((\CPU0|iMEM|Decoder0~14_combout  & (\CPU0|iMEM|REGS[86][5]~1_combout  & \CPU0|iMEM|REGS[74][2]~35_combout )))

	.dataa(\CPU0|iMEM|Decoder0~14_combout ),
	.datab(\CPU0|iMEM|REGS[86][5]~1_combout ),
	.datac(\CPU0|iMEM|REGS[74][2]~35_combout ),
	.datad(\reset~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[67][4]~47_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[67][4]~47 .lut_mask = 16'hFF80;
defparam \CPU0|iMEM|REGS[67][4]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y11_N31
dffeas \CPU0|iMEM|REGS[67][5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[67][4]~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[67][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[67][5] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[67][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y11_N20
cycloneive_lcell_comb \CPU0|iMEM|REGS[66][5]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[66][5]~feeder_combout  = \CPU0|OCRH~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[66][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[66][5]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[66][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N16
cycloneive_lcell_comb \CPU0|iMEM|REGS[66][4]~44 (
// Equation(s):
// \CPU0|iMEM|REGS[66][4]~44_combout  = (\reset~q ) # ((\CPU0|iMEM|REGS[86][5]~1_combout  & (\CPU0|iMEM|REGS[74][2]~35_combout  & \CPU0|iMEM|Decoder0~2_combout )))

	.dataa(\CPU0|iMEM|REGS[86][5]~1_combout ),
	.datab(\reset~q ),
	.datac(\CPU0|iMEM|REGS[74][2]~35_combout ),
	.datad(\CPU0|iMEM|Decoder0~2_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[66][4]~44_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[66][4]~44 .lut_mask = 16'hECCC;
defparam \CPU0|iMEM|REGS[66][4]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y11_N21
dffeas \CPU0|iMEM|REGS[66][5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[66][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[66][4]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[66][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[66][5] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[66][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y11_N30
cycloneive_lcell_comb \CPU0|iMEM|Mux2~25 (
// Equation(s):
// \CPU0|iMEM|Mux2~25_combout  = (\CPU0|iMEM|Mux2~24_combout  & (((\CPU0|iMEM|REGS[67][5]~q )) # (!\CPU0|cpu01_inst|Selector14~combout ))) # (!\CPU0|iMEM|Mux2~24_combout  & (\CPU0|cpu01_inst|Selector14~combout  & ((\CPU0|iMEM|REGS[66][5]~q ))))

	.dataa(\CPU0|iMEM|Mux2~24_combout ),
	.datab(\CPU0|cpu01_inst|Selector14~combout ),
	.datac(\CPU0|iMEM|REGS[67][5]~q ),
	.datad(\CPU0|iMEM|REGS[66][5]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux2~25_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux2~25 .lut_mask = 16'hE6A2;
defparam \CPU0|iMEM|Mux2~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N12
cycloneive_lcell_comb \CPU0|iMEM|Mux2~26 (
// Equation(s):
// \CPU0|iMEM|Mux2~26_combout  = (\CPU0|cpu01_inst|Selector12~combout  & (\CPU0|cpu01_inst|Selector13~combout )) # (!\CPU0|cpu01_inst|Selector12~combout  & ((\CPU0|cpu01_inst|Selector13~combout  & (\CPU0|iMEM|Mux2~23_combout )) # 
// (!\CPU0|cpu01_inst|Selector13~combout  & ((\CPU0|iMEM|Mux2~25_combout )))))

	.dataa(\CPU0|cpu01_inst|Selector12~combout ),
	.datab(\CPU0|cpu01_inst|Selector13~combout ),
	.datac(\CPU0|iMEM|Mux2~23_combout ),
	.datad(\CPU0|iMEM|Mux2~25_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux2~26_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux2~26 .lut_mask = 16'hD9C8;
defparam \CPU0|iMEM|Mux2~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N22
cycloneive_lcell_comb \CPU0|iMEM|Mux2~29 (
// Equation(s):
// \CPU0|iMEM|Mux2~29_combout  = (\CPU0|cpu01_inst|Selector12~combout  & ((\CPU0|iMEM|Mux2~26_combout  & (\CPU0|iMEM|Mux2~28_combout )) # (!\CPU0|iMEM|Mux2~26_combout  & ((\CPU0|iMEM|Mux2~21_combout ))))) # (!\CPU0|cpu01_inst|Selector12~combout  & 
// (((\CPU0|iMEM|Mux2~26_combout ))))

	.dataa(\CPU0|cpu01_inst|Selector12~combout ),
	.datab(\CPU0|iMEM|Mux2~28_combout ),
	.datac(\CPU0|iMEM|Mux2~21_combout ),
	.datad(\CPU0|iMEM|Mux2~26_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux2~29_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux2~29 .lut_mask = 16'hDDA0;
defparam \CPU0|iMEM|Mux2~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N8
cycloneive_lcell_comb \CPU0|iMEM|Mux2~30 (
// Equation(s):
// \CPU0|iMEM|Mux2~30_combout  = (\arbiter_inst|system_address[4]~3_combout  & (((\arbiter_inst|system_address[5]~2_combout )))) # (!\arbiter_inst|system_address[4]~3_combout  & ((\arbiter_inst|system_address[5]~2_combout  & (\CPU0|iMEM|Mux2~19_combout )) # 
// (!\arbiter_inst|system_address[5]~2_combout  & ((\CPU0|iMEM|Mux2~29_combout )))))

	.dataa(\CPU0|iMEM|Mux2~19_combout ),
	.datab(\arbiter_inst|system_address[4]~3_combout ),
	.datac(\arbiter_inst|system_address[5]~2_combout ),
	.datad(\CPU0|iMEM|Mux2~29_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux2~30_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux2~30 .lut_mask = 16'hE3E0;
defparam \CPU0|iMEM|Mux2~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y13_N25
dffeas \CPU0|iMEM|REGS[126][5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[126][2]~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[126][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[126][5] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[126][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y13_N23
dffeas \CPU0|iMEM|REGS[114][5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[114][4]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[114][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[114][5] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[114][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N20
cycloneive_lcell_comb \CPU0|iMEM|REGS[118][5]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[118][5]~feeder_combout  = \CPU0|OCRH~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[118][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[118][5]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[118][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y13_N21
dffeas \CPU0|iMEM|REGS[118][5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[118][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[118][3]~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[118][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[118][5] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[118][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N22
cycloneive_lcell_comb \CPU0|iMEM|Mux2~33 (
// Equation(s):
// \CPU0|iMEM|Mux2~33_combout  = (\CPU0|cpu01_inst|Selector12~combout  & (\CPU0|cpu01_inst|Selector13~combout )) # (!\CPU0|cpu01_inst|Selector12~combout  & ((\CPU0|cpu01_inst|Selector13~combout  & ((\CPU0|iMEM|REGS[118][5]~q ))) # 
// (!\CPU0|cpu01_inst|Selector13~combout  & (\CPU0|iMEM|REGS[114][5]~q ))))

	.dataa(\CPU0|cpu01_inst|Selector12~combout ),
	.datab(\CPU0|cpu01_inst|Selector13~combout ),
	.datac(\CPU0|iMEM|REGS[114][5]~q ),
	.datad(\CPU0|iMEM|REGS[118][5]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux2~33_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux2~33 .lut_mask = 16'hDC98;
defparam \CPU0|iMEM|Mux2~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N24
cycloneive_lcell_comb \CPU0|iMEM|Mux2~34 (
// Equation(s):
// \CPU0|iMEM|Mux2~34_combout  = (\CPU0|cpu01_inst|Selector12~combout  & ((\CPU0|iMEM|Mux2~33_combout  & ((\CPU0|iMEM|REGS[126][5]~q ))) # (!\CPU0|iMEM|Mux2~33_combout  & (\CPU0|iMEM|REGS[122][5]~q )))) # (!\CPU0|cpu01_inst|Selector12~combout  & 
// (((\CPU0|iMEM|Mux2~33_combout ))))

	.dataa(\CPU0|iMEM|REGS[122][5]~q ),
	.datab(\CPU0|cpu01_inst|Selector12~combout ),
	.datac(\CPU0|iMEM|REGS[126][5]~q ),
	.datad(\CPU0|iMEM|Mux2~33_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux2~34_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux2~34 .lut_mask = 16'hF388;
defparam \CPU0|iMEM|Mux2~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N18
cycloneive_lcell_comb \CPU0|iMEM|Mux2~37 (
// Equation(s):
// \CPU0|iMEM|Mux2~37_combout  = (\CPU0|cpu01_inst|Selector14~combout  & (((\CPU0|cpu01_inst|Selector15~12_combout ) # (\CPU0|iMEM|Mux2~34_combout )))) # (!\CPU0|cpu01_inst|Selector14~combout  & (\CPU0|iMEM|Mux2~36_combout  & 
// (!\CPU0|cpu01_inst|Selector15~12_combout )))

	.dataa(\CPU0|iMEM|Mux2~36_combout ),
	.datab(\CPU0|cpu01_inst|Selector14~combout ),
	.datac(\CPU0|cpu01_inst|Selector15~12_combout ),
	.datad(\CPU0|iMEM|Mux2~34_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux2~37_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux2~37 .lut_mask = 16'hCEC2;
defparam \CPU0|iMEM|Mux2~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y8_N15
dffeas \CPU0|iMEM|REGS[125][5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[125][7]~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[125][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[125][5] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[125][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y8_N20
cycloneive_lcell_comb \CPU0|iMEM|REGS[117][5]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[117][5]~feeder_combout  = \CPU0|OCRH~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[117][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[117][5]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[117][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y8_N21
dffeas \CPU0|iMEM|REGS[117][5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[117][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[117][2]~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[117][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[117][5] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[117][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y8_N14
cycloneive_lcell_comb \CPU0|iMEM|Mux2~32 (
// Equation(s):
// \CPU0|iMEM|Mux2~32_combout  = (\CPU0|iMEM|Mux2~31_combout  & (((\CPU0|iMEM|REGS[125][5]~q )) # (!\CPU0|cpu01_inst|Selector13~combout ))) # (!\CPU0|iMEM|Mux2~31_combout  & (\CPU0|cpu01_inst|Selector13~combout  & ((\CPU0|iMEM|REGS[117][5]~q ))))

	.dataa(\CPU0|iMEM|Mux2~31_combout ),
	.datab(\CPU0|cpu01_inst|Selector13~combout ),
	.datac(\CPU0|iMEM|REGS[125][5]~q ),
	.datad(\CPU0|iMEM|REGS[117][5]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux2~32_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux2~32 .lut_mask = 16'hE6A2;
defparam \CPU0|iMEM|Mux2~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N18
cycloneive_lcell_comb \CPU0|iMEM|Mux2~40 (
// Equation(s):
// \CPU0|iMEM|Mux2~40_combout  = (\CPU0|iMEM|Mux2~37_combout  & ((\CPU0|iMEM|Mux2~39_combout ) # ((!\CPU0|cpu01_inst|Selector15~12_combout )))) # (!\CPU0|iMEM|Mux2~37_combout  & (((\CPU0|iMEM|Mux2~32_combout  & \CPU0|cpu01_inst|Selector15~12_combout ))))

	.dataa(\CPU0|iMEM|Mux2~39_combout ),
	.datab(\CPU0|iMEM|Mux2~37_combout ),
	.datac(\CPU0|iMEM|Mux2~32_combout ),
	.datad(\CPU0|cpu01_inst|Selector15~12_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux2~40_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux2~40 .lut_mask = 16'hB8CC;
defparam \CPU0|iMEM|Mux2~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N28
cycloneive_lcell_comb \CPU0|iMEM|Mux2~41 (
// Equation(s):
// \CPU0|iMEM|Mux2~41_combout  = (\arbiter_inst|system_address[4]~3_combout  & ((\CPU0|iMEM|Mux2~30_combout  & ((\CPU0|iMEM|Mux2~40_combout ))) # (!\CPU0|iMEM|Mux2~30_combout  & (\CPU0|iMEM|Mux2~9_combout )))) # (!\arbiter_inst|system_address[4]~3_combout  & 
// (((\CPU0|iMEM|Mux2~30_combout ))))

	.dataa(\arbiter_inst|system_address[4]~3_combout ),
	.datab(\CPU0|iMEM|Mux2~9_combout ),
	.datac(\CPU0|iMEM|Mux2~30_combout ),
	.datad(\CPU0|iMEM|Mux2~40_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux2~41_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux2~41 .lut_mask = 16'hF858;
defparam \CPU0|iMEM|Mux2~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y18_N23
dffeas \CPU0|iMEM|REGS[31][5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[31][2]~102_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[31][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[31][5] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[31][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y18_N7
dffeas \CPU0|iMEM|REGS[19][5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[19][2]~101_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[19][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[19][5] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[19][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N20
cycloneive_lcell_comb \CPU0|iMEM|REGS[23][5]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[23][5]~feeder_combout  = \CPU0|OCRH~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[23][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[23][5]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[23][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y18_N21
dffeas \CPU0|iMEM|REGS[23][5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[23][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[23][4]~100_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[23][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[23][5] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[23][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N6
cycloneive_lcell_comb \CPU0|iMEM|Mux2~59 (
// Equation(s):
// \CPU0|iMEM|Mux2~59_combout  = (\CPU0|cpu01_inst|Selector13~combout  & ((\CPU0|cpu01_inst|Selector12~combout ) # ((\CPU0|iMEM|REGS[23][5]~q )))) # (!\CPU0|cpu01_inst|Selector13~combout  & (!\CPU0|cpu01_inst|Selector12~combout  & (\CPU0|iMEM|REGS[19][5]~q 
// )))

	.dataa(\CPU0|cpu01_inst|Selector13~combout ),
	.datab(\CPU0|cpu01_inst|Selector12~combout ),
	.datac(\CPU0|iMEM|REGS[19][5]~q ),
	.datad(\CPU0|iMEM|REGS[23][5]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux2~59_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux2~59 .lut_mask = 16'hBA98;
defparam \CPU0|iMEM|Mux2~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N22
cycloneive_lcell_comb \CPU0|iMEM|Mux2~60 (
// Equation(s):
// \CPU0|iMEM|Mux2~60_combout  = (\CPU0|cpu01_inst|Selector12~combout  & ((\CPU0|iMEM|Mux2~59_combout  & ((\CPU0|iMEM|REGS[31][5]~q ))) # (!\CPU0|iMEM|Mux2~59_combout  & (\CPU0|iMEM|REGS[27][5]~q )))) # (!\CPU0|cpu01_inst|Selector12~combout  & 
// (((\CPU0|iMEM|Mux2~59_combout ))))

	.dataa(\CPU0|iMEM|REGS[27][5]~q ),
	.datab(\CPU0|cpu01_inst|Selector12~combout ),
	.datac(\CPU0|iMEM|REGS[31][5]~q ),
	.datad(\CPU0|iMEM|Mux2~59_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux2~60_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux2~60 .lut_mask = 16'hF388;
defparam \CPU0|iMEM|Mux2~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N4
cycloneive_lcell_comb \CPU0|iMEM|REGS[24][5]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[24][5]~feeder_combout  = \CPU0|OCRH~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[24][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[24][5]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[24][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N30
cycloneive_lcell_comb \CPU0|iMEM|REGS[24][0]~96 (
// Equation(s):
// \CPU0|iMEM|REGS[24][0]~96_combout  = (\reset~q ) # ((\CPU0|iMEM|REGS[31][2]~86_combout  & (!\CPU0|REG_RW~0_combout  & \CPU0|iMEM|Decoder0~9_combout )))

	.dataa(\CPU0|iMEM|REGS[31][2]~86_combout ),
	.datab(\CPU0|REG_RW~0_combout ),
	.datac(\reset~q ),
	.datad(\CPU0|iMEM|Decoder0~9_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[24][0]~96_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[24][0]~96 .lut_mask = 16'hF2F0;
defparam \CPU0|iMEM|REGS[24][0]~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y8_N5
dffeas \CPU0|iMEM|REGS[24][5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[24][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[24][0]~96_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[24][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[24][5] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[24][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N16
cycloneive_lcell_comb \CPU0|iMEM|REGS[16][2]~97 (
// Equation(s):
// \CPU0|iMEM|REGS[16][2]~97_combout  = (\reset~q ) # ((!\CPU0|REG_RW~0_combout  & (\CPU0|iMEM|Decoder0~10_combout  & \CPU0|iMEM|REGS[31][2]~86_combout )))

	.dataa(\CPU0|REG_RW~0_combout ),
	.datab(\reset~q ),
	.datac(\CPU0|iMEM|Decoder0~10_combout ),
	.datad(\CPU0|iMEM|REGS[31][2]~86_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[16][2]~97_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[16][2]~97 .lut_mask = 16'hDCCC;
defparam \CPU0|iMEM|REGS[16][2]~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y8_N23
dffeas \CPU0|iMEM|REGS[16][5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[16][2]~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[16][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[16][5] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[16][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N22
cycloneive_lcell_comb \CPU0|iMEM|Mux2~56 (
// Equation(s):
// \CPU0|iMEM|Mux2~56_combout  = (\CPU0|cpu01_inst|Selector12~combout  & ((\CPU0|iMEM|REGS[24][5]~q ) # ((\CPU0|cpu01_inst|Selector13~combout )))) # (!\CPU0|cpu01_inst|Selector12~combout  & (((\CPU0|iMEM|REGS[16][5]~q  & !\CPU0|cpu01_inst|Selector13~combout 
// ))))

	.dataa(\CPU0|cpu01_inst|Selector12~combout ),
	.datab(\CPU0|iMEM|REGS[24][5]~q ),
	.datac(\CPU0|iMEM|REGS[16][5]~q ),
	.datad(\CPU0|cpu01_inst|Selector13~combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux2~56_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux2~56 .lut_mask = 16'hAAD8;
defparam \CPU0|iMEM|Mux2~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y8_N7
dffeas \CPU0|iMEM|REGS[28][5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[28][0]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[28][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[28][5] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[28][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N28
cycloneive_lcell_comb \CPU0|iMEM|REGS[20][5]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[20][5]~feeder_combout  = \CPU0|OCRH~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[20][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[20][5]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[20][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y8_N29
dffeas \CPU0|iMEM|REGS[20][5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[20][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[20][4]~95_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[20][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[20][5] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[20][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N6
cycloneive_lcell_comb \CPU0|iMEM|Mux2~57 (
// Equation(s):
// \CPU0|iMEM|Mux2~57_combout  = (\CPU0|cpu01_inst|Selector13~combout  & ((\CPU0|iMEM|Mux2~56_combout  & (\CPU0|iMEM|REGS[28][5]~q )) # (!\CPU0|iMEM|Mux2~56_combout  & ((\CPU0|iMEM|REGS[20][5]~q ))))) # (!\CPU0|cpu01_inst|Selector13~combout  & 
// (\CPU0|iMEM|Mux2~56_combout ))

	.dataa(\CPU0|cpu01_inst|Selector13~combout ),
	.datab(\CPU0|iMEM|Mux2~56_combout ),
	.datac(\CPU0|iMEM|REGS[28][5]~q ),
	.datad(\CPU0|iMEM|REGS[20][5]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux2~57_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux2~57 .lut_mask = 16'hE6C4;
defparam \CPU0|iMEM|Mux2~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N4
cycloneive_lcell_comb \CPU0|iMEM|REGS[21][5]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[21][5]~feeder_combout  = \CPU0|OCRH~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[21][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[21][5]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[21][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y17_N5
dffeas \CPU0|iMEM|REGS[21][5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[21][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[21][1]~92_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[21][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[21][5] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[21][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y17_N7
dffeas \CPU0|iMEM|REGS[17][5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[17][2]~93_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[17][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[17][5] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[17][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N6
cycloneive_lcell_comb \CPU0|iMEM|Mux2~54 (
// Equation(s):
// \CPU0|iMEM|Mux2~54_combout  = (\CPU0|cpu01_inst|Selector13~combout  & ((\CPU0|iMEM|REGS[21][5]~q ) # ((\CPU0|cpu01_inst|Selector12~combout )))) # (!\CPU0|cpu01_inst|Selector13~combout  & (((\CPU0|iMEM|REGS[17][5]~q  & !\CPU0|cpu01_inst|Selector12~combout 
// ))))

	.dataa(\CPU0|cpu01_inst|Selector13~combout ),
	.datab(\CPU0|iMEM|REGS[21][5]~q ),
	.datac(\CPU0|iMEM|REGS[17][5]~q ),
	.datad(\CPU0|cpu01_inst|Selector12~combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux2~54_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux2~54 .lut_mask = 16'hAAD8;
defparam \CPU0|iMEM|Mux2~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y17_N7
dffeas \CPU0|iMEM|REGS[29][5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[29][4]~94_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[29][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[29][5] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[29][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N28
cycloneive_lcell_comb \CPU0|iMEM|REGS[25][5]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[25][5]~feeder_combout  = \CPU0|OCRH~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[25][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[25][5]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[25][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y17_N29
dffeas \CPU0|iMEM|REGS[25][5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[25][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[25][2]~91_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[25][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[25][5] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[25][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N6
cycloneive_lcell_comb \CPU0|iMEM|Mux2~55 (
// Equation(s):
// \CPU0|iMEM|Mux2~55_combout  = (\CPU0|cpu01_inst|Selector12~combout  & ((\CPU0|iMEM|Mux2~54_combout  & (\CPU0|iMEM|REGS[29][5]~q )) # (!\CPU0|iMEM|Mux2~54_combout  & ((\CPU0|iMEM|REGS[25][5]~q ))))) # (!\CPU0|cpu01_inst|Selector12~combout  & 
// (\CPU0|iMEM|Mux2~54_combout ))

	.dataa(\CPU0|cpu01_inst|Selector12~combout ),
	.datab(\CPU0|iMEM|Mux2~54_combout ),
	.datac(\CPU0|iMEM|REGS[29][5]~q ),
	.datad(\CPU0|iMEM|REGS[25][5]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux2~55_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux2~55 .lut_mask = 16'hE6C4;
defparam \CPU0|iMEM|Mux2~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N14
cycloneive_lcell_comb \CPU0|iMEM|Mux2~58 (
// Equation(s):
// \CPU0|iMEM|Mux2~58_combout  = (\CPU0|cpu01_inst|Selector14~combout  & (((\CPU0|cpu01_inst|Selector15~12_combout )))) # (!\CPU0|cpu01_inst|Selector14~combout  & ((\CPU0|cpu01_inst|Selector15~12_combout  & ((\CPU0|iMEM|Mux2~55_combout ))) # 
// (!\CPU0|cpu01_inst|Selector15~12_combout  & (\CPU0|iMEM|Mux2~57_combout ))))

	.dataa(\CPU0|cpu01_inst|Selector14~combout ),
	.datab(\CPU0|iMEM|Mux2~57_combout ),
	.datac(\CPU0|cpu01_inst|Selector15~12_combout ),
	.datad(\CPU0|iMEM|Mux2~55_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux2~58_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux2~58 .lut_mask = 16'hF4A4;
defparam \CPU0|iMEM|Mux2~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N24
cycloneive_lcell_comb \CPU0|iMEM|Mux2~61 (
// Equation(s):
// \CPU0|iMEM|Mux2~61_combout  = (\CPU0|cpu01_inst|Selector14~combout  & ((\CPU0|iMEM|Mux2~58_combout  & ((\CPU0|iMEM|Mux2~60_combout ))) # (!\CPU0|iMEM|Mux2~58_combout  & (\CPU0|iMEM|Mux2~53_combout )))) # (!\CPU0|cpu01_inst|Selector14~combout  & 
// (((\CPU0|iMEM|Mux2~58_combout ))))

	.dataa(\CPU0|iMEM|Mux2~53_combout ),
	.datab(\CPU0|iMEM|Mux2~60_combout ),
	.datac(\CPU0|cpu01_inst|Selector14~combout ),
	.datad(\CPU0|iMEM|Mux2~58_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux2~61_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux2~61 .lut_mask = 16'hCFA0;
defparam \CPU0|iMEM|Mux2~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N4
cycloneive_lcell_comb \CPU0|iMEM|Mux2~72 (
// Equation(s):
// \CPU0|iMEM|Mux2~72_combout  = (\arbiter_inst|system_address[5]~2_combout  & (((\arbiter_inst|system_address[4]~3_combout )))) # (!\arbiter_inst|system_address[5]~2_combout  & ((\arbiter_inst|system_address[4]~3_combout  & ((\CPU0|iMEM|Mux2~61_combout ))) 
// # (!\arbiter_inst|system_address[4]~3_combout  & (\CPU0|iMEM|Mux2~71_combout ))))

	.dataa(\CPU0|iMEM|Mux2~71_combout ),
	.datab(\CPU0|iMEM|Mux2~61_combout ),
	.datac(\arbiter_inst|system_address[5]~2_combout ),
	.datad(\arbiter_inst|system_address[4]~3_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux2~72_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux2~72 .lut_mask = 16'hFC0A;
defparam \CPU0|iMEM|Mux2~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N4
cycloneive_lcell_comb \CPU0|iMEM|REGS[56][5]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[56][5]~feeder_combout  = \CPU0|OCRH~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[56][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[56][5]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[56][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y17_N5
dffeas \CPU0|iMEM|REGS[56][5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[56][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[56][7]~129_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[56][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[56][5] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[56][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y17_N15
dffeas \CPU0|iMEM|REGS[60][5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[60][7]~132_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[60][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[60][5] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[60][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N4
cycloneive_lcell_comb \CPU0|iMEM|REGS[52][5]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[52][5]~feeder_combout  = \CPU0|OCRH~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[52][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[52][5]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[52][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y17_N5
dffeas \CPU0|iMEM|REGS[52][5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[52][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[52][0]~130_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[52][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[52][5] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[52][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y17_N15
dffeas \CPU0|iMEM|REGS[48][5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[48][0]~131_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[48][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[48][5] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[48][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N14
cycloneive_lcell_comb \CPU0|iMEM|Mux2~77 (
// Equation(s):
// \CPU0|iMEM|Mux2~77_combout  = (\CPU0|cpu01_inst|Selector13~combout  & ((\CPU0|iMEM|REGS[52][5]~q ) # ((\CPU0|cpu01_inst|Selector12~combout )))) # (!\CPU0|cpu01_inst|Selector13~combout  & (((\CPU0|iMEM|REGS[48][5]~q  & !\CPU0|cpu01_inst|Selector12~combout 
// ))))

	.dataa(\CPU0|cpu01_inst|Selector13~combout ),
	.datab(\CPU0|iMEM|REGS[52][5]~q ),
	.datac(\CPU0|iMEM|REGS[48][5]~q ),
	.datad(\CPU0|cpu01_inst|Selector12~combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux2~77_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux2~77 .lut_mask = 16'hAAD8;
defparam \CPU0|iMEM|Mux2~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N14
cycloneive_lcell_comb \CPU0|iMEM|Mux2~78 (
// Equation(s):
// \CPU0|iMEM|Mux2~78_combout  = (\CPU0|cpu01_inst|Selector12~combout  & ((\CPU0|iMEM|Mux2~77_combout  & ((\CPU0|iMEM|REGS[60][5]~q ))) # (!\CPU0|iMEM|Mux2~77_combout  & (\CPU0|iMEM|REGS[56][5]~q )))) # (!\CPU0|cpu01_inst|Selector12~combout  & 
// (((\CPU0|iMEM|Mux2~77_combout ))))

	.dataa(\CPU0|cpu01_inst|Selector12~combout ),
	.datab(\CPU0|iMEM|REGS[56][5]~q ),
	.datac(\CPU0|iMEM|REGS[60][5]~q ),
	.datad(\CPU0|iMEM|Mux2~77_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux2~78_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux2~78 .lut_mask = 16'hF588;
defparam \CPU0|iMEM|Mux2~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y17_N15
dffeas \CPU0|iMEM|REGS[62][5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[62][7]~128_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[62][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[62][5] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[62][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N26
cycloneive_lcell_comb \CPU0|iMEM|REGS[50][1]~127 (
// Equation(s):
// \CPU0|iMEM|REGS[50][1]~127_combout  = (\reset~q ) # ((\CPU0|iMEM|REGS[53][0]~120_combout  & \CPU0|iMEM|Decoder0~2_combout ))

	.dataa(gnd),
	.datab(\CPU0|iMEM|REGS[53][0]~120_combout ),
	.datac(\CPU0|iMEM|Decoder0~2_combout ),
	.datad(\reset~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[50][1]~127_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[50][1]~127 .lut_mask = 16'hFFC0;
defparam \CPU0|iMEM|REGS[50][1]~127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y17_N31
dffeas \CPU0|iMEM|REGS[50][5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[50][1]~127_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[50][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[50][5] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[50][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y17_N4
cycloneive_lcell_comb \CPU0|iMEM|REGS[54][5]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[54][5]~feeder_combout  = \CPU0|OCRH~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[54][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[54][5]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[54][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N22
cycloneive_lcell_comb \CPU0|iMEM|REGS[54][0]~126 (
// Equation(s):
// \CPU0|iMEM|REGS[54][0]~126_combout  = (\reset~q ) # ((\CPU0|iMEM|REGS[53][0]~120_combout  & \CPU0|iMEM|Decoder0~0_combout ))

	.dataa(\CPU0|iMEM|REGS[53][0]~120_combout ),
	.datab(\reset~q ),
	.datac(gnd),
	.datad(\CPU0|iMEM|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[54][0]~126_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[54][0]~126 .lut_mask = 16'hEECC;
defparam \CPU0|iMEM|REGS[54][0]~126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y17_N5
dffeas \CPU0|iMEM|REGS[54][5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[54][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[54][0]~126_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[54][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[54][5] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[54][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y17_N30
cycloneive_lcell_comb \CPU0|iMEM|Mux2~75 (
// Equation(s):
// \CPU0|iMEM|Mux2~75_combout  = (\CPU0|cpu01_inst|Selector12~combout  & (\CPU0|cpu01_inst|Selector13~combout )) # (!\CPU0|cpu01_inst|Selector12~combout  & ((\CPU0|cpu01_inst|Selector13~combout  & ((\CPU0|iMEM|REGS[54][5]~q ))) # 
// (!\CPU0|cpu01_inst|Selector13~combout  & (\CPU0|iMEM|REGS[50][5]~q ))))

	.dataa(\CPU0|cpu01_inst|Selector12~combout ),
	.datab(\CPU0|cpu01_inst|Selector13~combout ),
	.datac(\CPU0|iMEM|REGS[50][5]~q ),
	.datad(\CPU0|iMEM|REGS[54][5]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux2~75_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux2~75 .lut_mask = 16'hDC98;
defparam \CPU0|iMEM|Mux2~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y17_N14
cycloneive_lcell_comb \CPU0|iMEM|Mux2~76 (
// Equation(s):
// \CPU0|iMEM|Mux2~76_combout  = (\CPU0|cpu01_inst|Selector12~combout  & ((\CPU0|iMEM|Mux2~75_combout  & ((\CPU0|iMEM|REGS[62][5]~q ))) # (!\CPU0|iMEM|Mux2~75_combout  & (\CPU0|iMEM|REGS[58][5]~q )))) # (!\CPU0|cpu01_inst|Selector12~combout  & 
// (((\CPU0|iMEM|Mux2~75_combout ))))

	.dataa(\CPU0|iMEM|REGS[58][5]~q ),
	.datab(\CPU0|cpu01_inst|Selector12~combout ),
	.datac(\CPU0|iMEM|REGS[62][5]~q ),
	.datad(\CPU0|iMEM|Mux2~75_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux2~76_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux2~76 .lut_mask = 16'hF388;
defparam \CPU0|iMEM|Mux2~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N16
cycloneive_lcell_comb \CPU0|iMEM|Mux2~79 (
// Equation(s):
// \CPU0|iMEM|Mux2~79_combout  = (\CPU0|cpu01_inst|Selector14~combout  & (((\CPU0|cpu01_inst|Selector15~12_combout ) # (\CPU0|iMEM|Mux2~76_combout )))) # (!\CPU0|cpu01_inst|Selector14~combout  & (\CPU0|iMEM|Mux2~78_combout  & 
// (!\CPU0|cpu01_inst|Selector15~12_combout )))

	.dataa(\CPU0|cpu01_inst|Selector14~combout ),
	.datab(\CPU0|iMEM|Mux2~78_combout ),
	.datac(\CPU0|cpu01_inst|Selector15~12_combout ),
	.datad(\CPU0|iMEM|Mux2~76_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux2~79_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux2~79 .lut_mask = 16'hAEA4;
defparam \CPU0|iMEM|Mux2~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y17_N7
dffeas \CPU0|iMEM|REGS[61][5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[61][3]~124_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[61][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[61][5] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[61][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N12
cycloneive_lcell_comb \CPU0|iMEM|REGS[53][5]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[53][5]~feeder_combout  = \CPU0|OCRH~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[53][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[53][5]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[53][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N12
cycloneive_lcell_comb \CPU0|iMEM|REGS[53][0]~121 (
// Equation(s):
// \CPU0|iMEM|REGS[53][0]~121_combout  = (\reset~q ) # ((\CPU0|iMEM|REGS[53][0]~120_combout  & \CPU0|iMEM|Decoder0~5_combout ))

	.dataa(\CPU0|iMEM|REGS[53][0]~120_combout ),
	.datab(\reset~q ),
	.datac(\CPU0|iMEM|Decoder0~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[53][0]~121_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[53][0]~121 .lut_mask = 16'hECEC;
defparam \CPU0|iMEM|REGS[53][0]~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y17_N13
dffeas \CPU0|iMEM|REGS[53][5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[53][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[53][0]~121_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[53][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[53][5] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[53][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N6
cycloneive_lcell_comb \CPU0|iMEM|Mux2~74 (
// Equation(s):
// \CPU0|iMEM|Mux2~74_combout  = (\CPU0|iMEM|Mux2~73_combout  & (((\CPU0|iMEM|REGS[61][5]~q )) # (!\CPU0|cpu01_inst|Selector13~combout ))) # (!\CPU0|iMEM|Mux2~73_combout  & (\CPU0|cpu01_inst|Selector13~combout  & ((\CPU0|iMEM|REGS[53][5]~q ))))

	.dataa(\CPU0|iMEM|Mux2~73_combout ),
	.datab(\CPU0|cpu01_inst|Selector13~combout ),
	.datac(\CPU0|iMEM|REGS[61][5]~q ),
	.datad(\CPU0|iMEM|REGS[53][5]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux2~74_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux2~74 .lut_mask = 16'hE6A2;
defparam \CPU0|iMEM|Mux2~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N6
cycloneive_lcell_comb \CPU0|iMEM|Mux2~82 (
// Equation(s):
// \CPU0|iMEM|Mux2~82_combout  = (\CPU0|cpu01_inst|Selector15~12_combout  & ((\CPU0|iMEM|Mux2~79_combout  & (\CPU0|iMEM|Mux2~81_combout )) # (!\CPU0|iMEM|Mux2~79_combout  & ((\CPU0|iMEM|Mux2~74_combout ))))) # (!\CPU0|cpu01_inst|Selector15~12_combout  & 
// (((\CPU0|iMEM|Mux2~79_combout ))))

	.dataa(\CPU0|iMEM|Mux2~81_combout ),
	.datab(\CPU0|cpu01_inst|Selector15~12_combout ),
	.datac(\CPU0|iMEM|Mux2~79_combout ),
	.datad(\CPU0|iMEM|Mux2~74_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux2~82_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux2~82 .lut_mask = 16'hBCB0;
defparam \CPU0|iMEM|Mux2~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N0
cycloneive_lcell_comb \CPU0|iMEM|Mux2~83 (
// Equation(s):
// \CPU0|iMEM|Mux2~83_combout  = (\CPU0|iMEM|Mux2~72_combout  & (((\CPU0|iMEM|Mux2~82_combout ) # (!\arbiter_inst|system_address[5]~2_combout )))) # (!\CPU0|iMEM|Mux2~72_combout  & (\CPU0|iMEM|Mux2~51_combout  & (\arbiter_inst|system_address[5]~2_combout )))

	.dataa(\CPU0|iMEM|Mux2~51_combout ),
	.datab(\CPU0|iMEM|Mux2~72_combout ),
	.datac(\arbiter_inst|system_address[5]~2_combout ),
	.datad(\CPU0|iMEM|Mux2~82_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux2~83_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux2~83 .lut_mask = 16'hEC2C;
defparam \CPU0|iMEM|Mux2~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N26
cycloneive_lcell_comb \CPU0|iMEM|Mux2~84 (
// Equation(s):
// \CPU0|iMEM|Mux2~84_combout  = (\arbiter_inst|system_address[6]~0_combout  & (\CPU0|iMEM|Mux2~41_combout )) # (!\arbiter_inst|system_address[6]~0_combout  & ((\CPU0|iMEM|Mux2~83_combout )))

	.dataa(\arbiter_inst|system_address[6]~0_combout ),
	.datab(\CPU0|iMEM|Mux2~41_combout ),
	.datac(gnd),
	.datad(\CPU0|iMEM|Mux2~83_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux2~84_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux2~84 .lut_mask = 16'hDD88;
defparam \CPU0|iMEM|Mux2~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y11_N13
dffeas \CPU0|OCRL[5] (
	.clk(!\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|OCRH~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|OCRL[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|OCRL [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|OCRL[5] .is_wysiwyg = "true";
defparam \CPU0|OCRL[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N12
cycloneive_lcell_comb \CPU0|data_in~29 (
// Equation(s):
// \CPU0|data_in~29_combout  = (\CPU0|Equal0~2_combout  & (\CPU0|Equal8~0_combout  & (\CPU0|OCRL [5] & \CPU0|always1~2_combout )))

	.dataa(\CPU0|Equal0~2_combout ),
	.datab(\CPU0|Equal8~0_combout ),
	.datac(\CPU0|OCRL [5]),
	.datad(\CPU0|always1~2_combout ),
	.cin(gnd),
	.combout(\CPU0|data_in~29_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|data_in~29 .lut_mask = 16'h8000;
defparam \CPU0|data_in~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N8
cycloneive_lcell_comb \CPU0|data_in~35 (
// Equation(s):
// \CPU0|data_in~35_combout  = (!\CPU0|Equal8~1_combout  & ((\CPU0|data_in~34_combout ) # ((\CPU0|OCRH [5] & \CPU0|Equal7~0_combout ))))

	.dataa(\CPU0|data_in~34_combout ),
	.datab(\CPU0|Equal8~1_combout ),
	.datac(\CPU0|OCRH [5]),
	.datad(\CPU0|Equal7~0_combout ),
	.cin(gnd),
	.combout(\CPU0|data_in~35_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|data_in~35 .lut_mask = 16'h3222;
defparam \CPU0|data_in~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N0
cycloneive_lcell_comb \CPU0|TOF_reset~0 (
// Equation(s):
// \CPU0|TOF_reset~0_combout  = (!\CPU0|always0~1_combout  & ((\CPU0|TOF_reset~q ) # ((\CPU0|OCF_reset~0_combout  & \CPU0|TOF~q ))))

	.dataa(\CPU0|OCF_reset~0_combout ),
	.datab(\CPU0|always0~1_combout ),
	.datac(\CPU0|TOF_reset~q ),
	.datad(\CPU0|TOF~q ),
	.cin(gnd),
	.combout(\CPU0|TOF_reset~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|TOF_reset~0 .lut_mask = 16'h3230;
defparam \CPU0|TOF_reset~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y11_N1
dffeas \CPU0|TOF_reset (
	.clk(!\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|TOF_reset~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|TOF_reset~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|TOF_reset .is_wysiwyg = "true";
defparam \CPU0|TOF_reset .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N2
cycloneive_lcell_comb \CPU0|always0~1 (
// Equation(s):
// \CPU0|always0~1_combout  = (\CPU0|Equal5~0_combout  & (\CPU0|cpu01_inst|rw~0_combout  & \CPU0|TOF_reset~q ))

	.dataa(\CPU0|Equal5~0_combout ),
	.datab(\CPU0|cpu01_inst|rw~0_combout ),
	.datac(\CPU0|TOF_reset~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|always0~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|always0~1 .lut_mask = 16'h8080;
defparam \CPU0|always0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N26
cycloneive_lcell_comb \CPU0|TOF~0 (
// Equation(s):
// \CPU0|TOF~0_combout  = (!\CPU0|always0~1_combout  & ((\CPU0|Equal9~4_combout ) # (\CPU0|TOF~q )))

	.dataa(\CPU0|Equal9~4_combout ),
	.datab(\CPU0|always0~1_combout ),
	.datac(\CPU0|TOF~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|TOF~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|TOF~0 .lut_mask = 16'h3232;
defparam \CPU0|TOF~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y11_N27
dffeas \CPU0|TOF (
	.clk(!\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|TOF~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|TOF~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|TOF .is_wysiwyg = "true";
defparam \CPU0|TOF .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N28
cycloneive_lcell_comb \CPU0|data_in~36 (
// Equation(s):
// \CPU0|data_in~36_combout  = (\CPU0|Equal4~1_combout  & (((\CPU0|TOF~q )))) # (!\CPU0|Equal4~1_combout  & ((\CPU0|data_in~29_combout ) # ((\CPU0|data_in~35_combout ))))

	.dataa(\CPU0|Equal4~1_combout ),
	.datab(\CPU0|data_in~29_combout ),
	.datac(\CPU0|data_in~35_combout ),
	.datad(\CPU0|TOF~q ),
	.cin(gnd),
	.combout(\CPU0|data_in~36_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|data_in~36 .lut_mask = 16'hFE54;
defparam \CPU0|data_in~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N0
cycloneive_lcell_comb \CPU0|cpu01_inst|op_code[5]~4 (
// Equation(s):
// \CPU0|cpu01_inst|op_code[5]~4_combout  = (\CPU0|always1~3_combout  & (\CPU0|iMEM|Mux2~84_combout )) # (!\CPU0|always1~3_combout  & ((\CPU0|data_in~36_combout )))

	.dataa(\CPU0|always1~3_combout ),
	.datab(\CPU0|iMEM|Mux2~84_combout ),
	.datac(gnd),
	.datad(\CPU0|data_in~36_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|op_code[5]~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|op_code[5]~4 .lut_mask = 16'hDD88;
defparam \CPU0|cpu01_inst|op_code[5]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N4
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector135~0 (
// Equation(s):
// \CPU0|cpu01_inst|Selector135~0_combout  = (\CPU0|cpu01_inst|op_code [5] & \CPU0|cpu01_inst|state.reset_state~q )

	.dataa(gnd),
	.datab(\CPU0|cpu01_inst|op_code [5]),
	.datac(gnd),
	.datad(\CPU0|cpu01_inst|state.reset_state~q ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector135~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector135~0 .lut_mask = 16'hCC00;
defparam \CPU0|cpu01_inst|Selector135~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y11_N1
dffeas \CPU0|cpu01_inst|op_code[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|op_code[5]~4_combout ),
	.asdata(\CPU0|cpu01_inst|Selector135~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\CPU0|cpu01_inst|state.fetch_state~q ),
	.ena(!\CPU0|hold_s~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|op_code [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|op_code[5] .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|op_code[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N10
cycloneive_lcell_comb \CPU0|cpu01_inst|Decoder8~2 (
// Equation(s):
// \CPU0|cpu01_inst|Decoder8~2_combout  = (!\CPU0|cpu01_inst|op_code [6] & (\CPU0|cpu01_inst|op_code [5] & (\CPU0|cpu01_inst|op_code [4] & !\CPU0|cpu01_inst|op_code [7])))

	.dataa(\CPU0|cpu01_inst|op_code [6]),
	.datab(\CPU0|cpu01_inst|op_code [5]),
	.datac(\CPU0|cpu01_inst|op_code [4]),
	.datad(\CPU0|cpu01_inst|op_code [7]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Decoder8~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Decoder8~2 .lut_mask = 16'h0040;
defparam \CPU0|cpu01_inst|Decoder8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N26
cycloneive_lcell_comb \CPU0|cpu01_inst|state~91 (
// Equation(s):
// \CPU0|cpu01_inst|state~91_combout  = (\CPU0|cpu01_inst|Decoder8~2_combout  & (\CPU0|cpu01_inst|Decoder7~8_combout  & \CPU0|cpu01_inst|state.decode_state~q ))

	.dataa(gnd),
	.datab(\CPU0|cpu01_inst|Decoder8~2_combout ),
	.datac(\CPU0|cpu01_inst|Decoder7~8_combout ),
	.datad(\CPU0|cpu01_inst|state.decode_state~q ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state~91_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state~91 .lut_mask = 16'hC000;
defparam \CPU0|cpu01_inst|state~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y8_N27
dffeas \CPU0|cpu01_inst|state.rts_hi_state (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|state~91_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!button_s[3]),
	.sload(gnd),
	.ena(\CPU0|cpu01_inst|state~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|state.rts_hi_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|state.rts_hi_state .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|state.rts_hi_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N2
cycloneive_lcell_comb \CPU0|cpu01_inst|state~93 (
// Equation(s):
// \CPU0|cpu01_inst|state~93_combout  = (button_s[3] & \CPU0|cpu01_inst|state.rts_hi_state~q )

	.dataa(gnd),
	.datab(button_s[3]),
	.datac(gnd),
	.datad(\CPU0|cpu01_inst|state.rts_hi_state~q ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state~93_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state~93 .lut_mask = 16'hCC00;
defparam \CPU0|cpu01_inst|state~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y14_N3
dffeas \CPU0|cpu01_inst|state.rts_lo_state (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|state~93_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|cpu01_inst|state~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|state.rts_lo_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|state.rts_lo_state .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|state.rts_lo_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N30
cycloneive_lcell_comb \CPU0|cpu01_inst|address~3 (
// Equation(s):
// \CPU0|cpu01_inst|address~3_combout  = (\CPU0|cpu01_inst|address~1_combout  & (!\CPU0|cpu01_inst|state.rts_lo_state~q  & (\CPU0|cpu01_inst|address~2_combout  & \CPU0|cpu01_inst|WideOr174~4_combout )))

	.dataa(\CPU0|cpu01_inst|address~1_combout ),
	.datab(\CPU0|cpu01_inst|state.rts_lo_state~q ),
	.datac(\CPU0|cpu01_inst|address~2_combout ),
	.datad(\CPU0|cpu01_inst|WideOr174~4_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|address~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|address~3 .lut_mask = 16'h2000;
defparam \CPU0|cpu01_inst|address~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y16_N13
dffeas \CPU0|cpu01_inst|pc[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|pc[6]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\CPU0|hold_s~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|pc [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|pc[6] .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|pc[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N28
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector9~0 (
// Equation(s):
// \CPU0|cpu01_inst|Selector9~0_combout  = (\CPU0|cpu01_inst|address~4_combout  & (\CPU0|cpu01_inst|ea [6])) # (!\CPU0|cpu01_inst|address~4_combout  & (((\CPU0|cpu01_inst|pc [6]) # (\CPU0|cpu01_inst|WideOr164~0_combout ))))

	.dataa(\CPU0|cpu01_inst|ea [6]),
	.datab(\CPU0|cpu01_inst|pc [6]),
	.datac(\CPU0|cpu01_inst|address~4_combout ),
	.datad(\CPU0|cpu01_inst|WideOr164~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector9~0 .lut_mask = 16'hAFAC;
defparam \CPU0|cpu01_inst|Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N0
cycloneive_lcell_comb \arbiter_inst|system_address[6]~0 (
// Equation(s):
// \arbiter_inst|system_address[6]~0_combout  = (\CPU0|cpu01_inst|address~3_combout  & ((\CPU0|cpu01_inst|Selector9~0_combout ))) # (!\CPU0|cpu01_inst|address~3_combout  & (\CPU0|cpu01_inst|sp [6]))

	.dataa(\CPU0|cpu01_inst|sp [6]),
	.datab(\CPU0|cpu01_inst|address~3_combout ),
	.datac(gnd),
	.datad(\CPU0|cpu01_inst|Selector9~0_combout ),
	.cin(gnd),
	.combout(\arbiter_inst|system_address[6]~0_combout ),
	.cout());
// synopsys translate_off
defparam \arbiter_inst|system_address[6]~0 .lut_mask = 16'hEE22;
defparam \arbiter_inst|system_address[6]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y13_N11
dffeas \CPU0|iMEM|REGS[126][6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[126][2]~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[126][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[126][6] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[126][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N16
cycloneive_lcell_comb \CPU0|iMEM|REGS[122][6]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[122][6]~feeder_combout  = \CPU0|OCRH~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[122][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[122][6]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[122][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y13_N17
dffeas \CPU0|iMEM|REGS[122][6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[122][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[122][1]~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[122][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[122][6] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[122][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N10
cycloneive_lcell_comb \CPU0|iMEM|Mux1~34 (
// Equation(s):
// \CPU0|iMEM|Mux1~34_combout  = (\CPU0|iMEM|Mux1~33_combout  & (((\CPU0|iMEM|REGS[126][6]~q )) # (!\CPU0|cpu01_inst|Selector12~combout ))) # (!\CPU0|iMEM|Mux1~33_combout  & (\CPU0|cpu01_inst|Selector12~combout  & ((\CPU0|iMEM|REGS[122][6]~q ))))

	.dataa(\CPU0|iMEM|Mux1~33_combout ),
	.datab(\CPU0|cpu01_inst|Selector12~combout ),
	.datac(\CPU0|iMEM|REGS[126][6]~q ),
	.datad(\CPU0|iMEM|REGS[122][6]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux1~34_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux1~34 .lut_mask = 16'hE6A2;
defparam \CPU0|iMEM|Mux1~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N4
cycloneive_lcell_comb \CPU0|iMEM|Mux1~37 (
// Equation(s):
// \CPU0|iMEM|Mux1~37_combout  = (\CPU0|cpu01_inst|Selector14~combout  & (((\CPU0|cpu01_inst|Selector15~12_combout ) # (\CPU0|iMEM|Mux1~34_combout )))) # (!\CPU0|cpu01_inst|Selector14~combout  & (\CPU0|iMEM|Mux1~36_combout  & 
// (!\CPU0|cpu01_inst|Selector15~12_combout )))

	.dataa(\CPU0|iMEM|Mux1~36_combout ),
	.datab(\CPU0|cpu01_inst|Selector14~combout ),
	.datac(\CPU0|cpu01_inst|Selector15~12_combout ),
	.datad(\CPU0|iMEM|Mux1~34_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux1~37_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux1~37 .lut_mask = 16'hCEC2;
defparam \CPU0|iMEM|Mux1~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y11_N3
dffeas \CPU0|iMEM|REGS[115][6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[115][6]~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[115][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[115][6] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[115][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y11_N17
dffeas \CPU0|iMEM|REGS[123][6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[123][1]~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[123][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[123][6] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[123][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N2
cycloneive_lcell_comb \CPU0|iMEM|Mux1~38 (
// Equation(s):
// \CPU0|iMEM|Mux1~38_combout  = (\CPU0|cpu01_inst|Selector12~combout  & ((\CPU0|cpu01_inst|Selector13~combout ) # ((\CPU0|iMEM|REGS[123][6]~q )))) # (!\CPU0|cpu01_inst|Selector12~combout  & (!\CPU0|cpu01_inst|Selector13~combout  & (\CPU0|iMEM|REGS[115][6]~q 
// )))

	.dataa(\CPU0|cpu01_inst|Selector12~combout ),
	.datab(\CPU0|cpu01_inst|Selector13~combout ),
	.datac(\CPU0|iMEM|REGS[115][6]~q ),
	.datad(\CPU0|iMEM|REGS[123][6]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux1~38_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux1~38 .lut_mask = 16'hBA98;
defparam \CPU0|iMEM|Mux1~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y12_N19
dffeas \CPU0|iMEM|REGS[127][6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[127][6]~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[127][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[127][6] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[127][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N0
cycloneive_lcell_comb \CPU0|iMEM|REGS[119][6]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[119][6]~feeder_combout  = \CPU0|OCRH~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[119][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[119][6]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[119][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y12_N1
dffeas \CPU0|iMEM|REGS[119][6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[119][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[119][6]~65_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[119][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[119][6] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[119][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N18
cycloneive_lcell_comb \CPU0|iMEM|Mux1~39 (
// Equation(s):
// \CPU0|iMEM|Mux1~39_combout  = (\CPU0|cpu01_inst|Selector13~combout  & ((\CPU0|iMEM|Mux1~38_combout  & (\CPU0|iMEM|REGS[127][6]~q )) # (!\CPU0|iMEM|Mux1~38_combout  & ((\CPU0|iMEM|REGS[119][6]~q ))))) # (!\CPU0|cpu01_inst|Selector13~combout  & 
// (\CPU0|iMEM|Mux1~38_combout ))

	.dataa(\CPU0|cpu01_inst|Selector13~combout ),
	.datab(\CPU0|iMEM|Mux1~38_combout ),
	.datac(\CPU0|iMEM|REGS[127][6]~q ),
	.datad(\CPU0|iMEM|REGS[119][6]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux1~39_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux1~39 .lut_mask = 16'hE6C4;
defparam \CPU0|iMEM|Mux1~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N14
cycloneive_lcell_comb \CPU0|iMEM|Mux1~40 (
// Equation(s):
// \CPU0|iMEM|Mux1~40_combout  = (\CPU0|cpu01_inst|Selector15~12_combout  & ((\CPU0|iMEM|Mux1~37_combout  & ((\CPU0|iMEM|Mux1~39_combout ))) # (!\CPU0|iMEM|Mux1~37_combout  & (\CPU0|iMEM|Mux1~32_combout )))) # (!\CPU0|cpu01_inst|Selector15~12_combout  & 
// (((\CPU0|iMEM|Mux1~37_combout ))))

	.dataa(\CPU0|iMEM|Mux1~32_combout ),
	.datab(\CPU0|cpu01_inst|Selector15~12_combout ),
	.datac(\CPU0|iMEM|Mux1~37_combout ),
	.datad(\CPU0|iMEM|Mux1~39_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux1~40_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux1~40 .lut_mask = 16'hF838;
defparam \CPU0|iMEM|Mux1~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N20
cycloneive_lcell_comb \CPU0|iMEM|REGS[91][6]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[91][6]~feeder_combout  = \CPU0|OCRH~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU0|OCRH~5_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[91][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[91][6]~feeder .lut_mask = 16'hFF00;
defparam \CPU0|iMEM|REGS[91][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y15_N21
dffeas \CPU0|iMEM|REGS[91][6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[91][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[91][1]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[91][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[91][6] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[91][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y16_N25
dffeas \CPU0|iMEM|REGS[95][6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[95][1]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[95][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[95][6] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[95][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y15_N3
dffeas \CPU0|iMEM|REGS[83][6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[83][2]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[83][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[83][6] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[83][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y15_N24
cycloneive_lcell_comb \CPU0|iMEM|REGS[87][6]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[87][6]~feeder_combout  = \CPU0|OCRH~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[87][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[87][6]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[87][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y15_N25
dffeas \CPU0|iMEM|REGS[87][6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[87][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[87][0]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[87][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[87][6] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[87][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y15_N2
cycloneive_lcell_comb \CPU0|iMEM|Mux1~7 (
// Equation(s):
// \CPU0|iMEM|Mux1~7_combout  = (\CPU0|cpu01_inst|Selector12~combout  & (\CPU0|cpu01_inst|Selector13~combout )) # (!\CPU0|cpu01_inst|Selector12~combout  & ((\CPU0|cpu01_inst|Selector13~combout  & ((\CPU0|iMEM|REGS[87][6]~q ))) # 
// (!\CPU0|cpu01_inst|Selector13~combout  & (\CPU0|iMEM|REGS[83][6]~q ))))

	.dataa(\CPU0|cpu01_inst|Selector12~combout ),
	.datab(\CPU0|cpu01_inst|Selector13~combout ),
	.datac(\CPU0|iMEM|REGS[83][6]~q ),
	.datad(\CPU0|iMEM|REGS[87][6]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux1~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux1~7 .lut_mask = 16'hDC98;
defparam \CPU0|iMEM|Mux1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N24
cycloneive_lcell_comb \CPU0|iMEM|Mux1~8 (
// Equation(s):
// \CPU0|iMEM|Mux1~8_combout  = (\CPU0|cpu01_inst|Selector12~combout  & ((\CPU0|iMEM|Mux1~7_combout  & ((\CPU0|iMEM|REGS[95][6]~q ))) # (!\CPU0|iMEM|Mux1~7_combout  & (\CPU0|iMEM|REGS[91][6]~q )))) # (!\CPU0|cpu01_inst|Selector12~combout  & 
// (((\CPU0|iMEM|Mux1~7_combout ))))

	.dataa(\CPU0|cpu01_inst|Selector12~combout ),
	.datab(\CPU0|iMEM|REGS[91][6]~q ),
	.datac(\CPU0|iMEM|REGS[95][6]~q ),
	.datad(\CPU0|iMEM|Mux1~7_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux1~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux1~8 .lut_mask = 16'hF588;
defparam \CPU0|iMEM|Mux1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y14_N24
cycloneive_lcell_comb \CPU0|iMEM|REGS[86][6]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[86][6]~feeder_combout  = \CPU0|OCRH~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[86][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[86][6]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[86][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y14_N25
dffeas \CPU0|iMEM|REGS[86][6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[86][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[86][5]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[86][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[86][6] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[86][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y16_N5
dffeas \CPU0|iMEM|REGS[94][6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[94][1]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[94][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[94][6] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[94][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N4
cycloneive_lcell_comb \CPU0|iMEM|Mux1~1 (
// Equation(s):
// \CPU0|iMEM|Mux1~1_combout  = (\CPU0|iMEM|Mux1~0_combout  & (((\CPU0|iMEM|REGS[94][6]~q ) # (!\CPU0|cpu01_inst|Selector13~combout )))) # (!\CPU0|iMEM|Mux1~0_combout  & (\CPU0|iMEM|REGS[86][6]~q  & ((\CPU0|cpu01_inst|Selector13~combout ))))

	.dataa(\CPU0|iMEM|Mux1~0_combout ),
	.datab(\CPU0|iMEM|REGS[86][6]~q ),
	.datac(\CPU0|iMEM|REGS[94][6]~q ),
	.datad(\CPU0|cpu01_inst|Selector13~combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux1~1 .lut_mask = 16'hE4AA;
defparam \CPU0|iMEM|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N26
cycloneive_lcell_comb \CPU0|iMEM|Mux1~9 (
// Equation(s):
// \CPU0|iMEM|Mux1~9_combout  = (\CPU0|iMEM|Mux1~6_combout  & ((\CPU0|iMEM|Mux1~8_combout ) # ((!\CPU0|cpu01_inst|Selector14~combout )))) # (!\CPU0|iMEM|Mux1~6_combout  & (((\CPU0|iMEM|Mux1~1_combout  & \CPU0|cpu01_inst|Selector14~combout ))))

	.dataa(\CPU0|iMEM|Mux1~6_combout ),
	.datab(\CPU0|iMEM|Mux1~8_combout ),
	.datac(\CPU0|iMEM|Mux1~1_combout ),
	.datad(\CPU0|cpu01_inst|Selector14~combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux1~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux1~9 .lut_mask = 16'hD8AA;
defparam \CPU0|iMEM|Mux1~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N4
cycloneive_lcell_comb \CPU0|iMEM|REGS[74][6]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[74][6]~feeder_combout  = \CPU0|OCRH~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[74][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[74][6]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[74][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y19_N5
dffeas \CPU0|iMEM|REGS[74][6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[74][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[74][2]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[74][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[74][6] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[74][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y19_N31
dffeas \CPU0|iMEM|REGS[75][6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[75][5]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[75][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[75][6] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[75][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N30
cycloneive_lcell_comb \CPU0|iMEM|Mux1~21 (
// Equation(s):
// \CPU0|iMEM|Mux1~21_combout  = (\CPU0|iMEM|Mux1~20_combout  & (((\CPU0|iMEM|REGS[75][6]~q ) # (!\CPU0|cpu01_inst|Selector14~combout )))) # (!\CPU0|iMEM|Mux1~20_combout  & (\CPU0|iMEM|REGS[74][6]~q  & ((\CPU0|cpu01_inst|Selector14~combout ))))

	.dataa(\CPU0|iMEM|Mux1~20_combout ),
	.datab(\CPU0|iMEM|REGS[74][6]~q ),
	.datac(\CPU0|iMEM|REGS[75][6]~q ),
	.datad(\CPU0|cpu01_inst|Selector14~combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux1~21_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux1~21 .lut_mask = 16'hE4AA;
defparam \CPU0|iMEM|Mux1~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y11_N3
dffeas \CPU0|iMEM|REGS[67][6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[67][4]~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[67][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[67][6] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[67][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y11_N16
cycloneive_lcell_comb \CPU0|iMEM|REGS[66][6]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[66][6]~feeder_combout  = \CPU0|OCRH~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[66][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[66][6]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[66][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y11_N17
dffeas \CPU0|iMEM|REGS[66][6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[66][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[66][4]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[66][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[66][6] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[66][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y11_N2
cycloneive_lcell_comb \CPU0|iMEM|Mux1~25 (
// Equation(s):
// \CPU0|iMEM|Mux1~25_combout  = (\CPU0|iMEM|Mux1~24_combout  & (((\CPU0|iMEM|REGS[67][6]~q )) # (!\CPU0|cpu01_inst|Selector14~combout ))) # (!\CPU0|iMEM|Mux1~24_combout  & (\CPU0|cpu01_inst|Selector14~combout  & ((\CPU0|iMEM|REGS[66][6]~q ))))

	.dataa(\CPU0|iMEM|Mux1~24_combout ),
	.datab(\CPU0|cpu01_inst|Selector14~combout ),
	.datac(\CPU0|iMEM|REGS[67][6]~q ),
	.datad(\CPU0|iMEM|REGS[66][6]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux1~25_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux1~25 .lut_mask = 16'hE6A2;
defparam \CPU0|iMEM|Mux1~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N16
cycloneive_lcell_comb \CPU0|iMEM|Mux1~26 (
// Equation(s):
// \CPU0|iMEM|Mux1~26_combout  = (\CPU0|cpu01_inst|Selector12~combout  & (((\CPU0|cpu01_inst|Selector13~combout )))) # (!\CPU0|cpu01_inst|Selector12~combout  & ((\CPU0|cpu01_inst|Selector13~combout  & (\CPU0|iMEM|Mux1~23_combout )) # 
// (!\CPU0|cpu01_inst|Selector13~combout  & ((\CPU0|iMEM|Mux1~25_combout )))))

	.dataa(\CPU0|iMEM|Mux1~23_combout ),
	.datab(\CPU0|cpu01_inst|Selector12~combout ),
	.datac(\CPU0|iMEM|Mux1~25_combout ),
	.datad(\CPU0|cpu01_inst|Selector13~combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux1~26_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux1~26 .lut_mask = 16'hEE30;
defparam \CPU0|iMEM|Mux1~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N26
cycloneive_lcell_comb \CPU0|iMEM|Mux1~29 (
// Equation(s):
// \CPU0|iMEM|Mux1~29_combout  = (\CPU0|cpu01_inst|Selector12~combout  & ((\CPU0|iMEM|Mux1~26_combout  & (\CPU0|iMEM|Mux1~28_combout )) # (!\CPU0|iMEM|Mux1~26_combout  & ((\CPU0|iMEM|Mux1~21_combout ))))) # (!\CPU0|cpu01_inst|Selector12~combout  & 
// (((\CPU0|iMEM|Mux1~26_combout ))))

	.dataa(\CPU0|iMEM|Mux1~28_combout ),
	.datab(\CPU0|iMEM|Mux1~21_combout ),
	.datac(\CPU0|cpu01_inst|Selector12~combout ),
	.datad(\CPU0|iMEM|Mux1~26_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux1~29_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux1~29 .lut_mask = 16'hAFC0;
defparam \CPU0|iMEM|Mux1~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y10_N3
dffeas \CPU0|iMEM|REGS[100][6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[100][7]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[100][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[100][6] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[100][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N16
cycloneive_lcell_comb \CPU0|iMEM|REGS[101][6]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[101][6]~feeder_combout  = \CPU0|OCRH~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[101][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[101][6]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[101][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y10_N17
dffeas \CPU0|iMEM|REGS[101][6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[101][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[101][7]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[101][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[101][6] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[101][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N2
cycloneive_lcell_comb \CPU0|iMEM|Mux1~10 (
// Equation(s):
// \CPU0|iMEM|Mux1~10_combout  = (\CPU0|cpu01_inst|Selector15~12_combout  & ((\CPU0|cpu01_inst|Selector14~combout ) # ((\CPU0|iMEM|REGS[101][6]~q )))) # (!\CPU0|cpu01_inst|Selector15~12_combout  & (!\CPU0|cpu01_inst|Selector14~combout  & 
// (\CPU0|iMEM|REGS[100][6]~q )))

	.dataa(\CPU0|cpu01_inst|Selector15~12_combout ),
	.datab(\CPU0|cpu01_inst|Selector14~combout ),
	.datac(\CPU0|iMEM|REGS[100][6]~q ),
	.datad(\CPU0|iMEM|REGS[101][6]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux1~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux1~10 .lut_mask = 16'hBA98;
defparam \CPU0|iMEM|Mux1~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y9_N3
dffeas \CPU0|iMEM|REGS[103][6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[103][1]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[103][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[103][6] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[103][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N0
cycloneive_lcell_comb \CPU0|iMEM|REGS[102][6]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[102][6]~feeder_combout  = \CPU0|OCRH~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[102][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[102][6]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[102][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y9_N1
dffeas \CPU0|iMEM|REGS[102][6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[102][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[102][4]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[102][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[102][6] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[102][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N2
cycloneive_lcell_comb \CPU0|iMEM|Mux1~11 (
// Equation(s):
// \CPU0|iMEM|Mux1~11_combout  = (\CPU0|cpu01_inst|Selector14~combout  & ((\CPU0|iMEM|Mux1~10_combout  & (\CPU0|iMEM|REGS[103][6]~q )) # (!\CPU0|iMEM|Mux1~10_combout  & ((\CPU0|iMEM|REGS[102][6]~q ))))) # (!\CPU0|cpu01_inst|Selector14~combout  & 
// (\CPU0|iMEM|Mux1~10_combout ))

	.dataa(\CPU0|cpu01_inst|Selector14~combout ),
	.datab(\CPU0|iMEM|Mux1~10_combout ),
	.datac(\CPU0|iMEM|REGS[103][6]~q ),
	.datad(\CPU0|iMEM|REGS[102][6]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux1~11_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux1~11 .lut_mask = 16'hE6C4;
defparam \CPU0|iMEM|Mux1~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y8_N19
dffeas \CPU0|iMEM|REGS[99][6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[99][1]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[99][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[99][6] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[99][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N24
cycloneive_lcell_comb \CPU0|iMEM|REGS[97][6]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[97][6]~feeder_combout  = \CPU0|OCRH~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[97][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[97][6]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[97][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y8_N25
dffeas \CPU0|iMEM|REGS[97][6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[97][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[97][0]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[97][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[97][6] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[97][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N18
cycloneive_lcell_comb \CPU0|iMEM|Mux1~15 (
// Equation(s):
// \CPU0|iMEM|Mux1~15_combout  = (\CPU0|iMEM|Mux1~14_combout  & (((\CPU0|iMEM|REGS[99][6]~q )) # (!\CPU0|cpu01_inst|Selector15~12_combout ))) # (!\CPU0|iMEM|Mux1~14_combout  & (\CPU0|cpu01_inst|Selector15~12_combout  & ((\CPU0|iMEM|REGS[97][6]~q ))))

	.dataa(\CPU0|iMEM|Mux1~14_combout ),
	.datab(\CPU0|cpu01_inst|Selector15~12_combout ),
	.datac(\CPU0|iMEM|REGS[99][6]~q ),
	.datad(\CPU0|iMEM|REGS[97][6]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux1~15_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux1~15 .lut_mask = 16'hE6A2;
defparam \CPU0|iMEM|Mux1~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N4
cycloneive_lcell_comb \CPU0|iMEM|Mux1~16 (
// Equation(s):
// \CPU0|iMEM|Mux1~16_combout  = (\CPU0|cpu01_inst|Selector13~combout  & (((\CPU0|cpu01_inst|Selector12~combout )))) # (!\CPU0|cpu01_inst|Selector13~combout  & ((\CPU0|cpu01_inst|Selector12~combout  & (\CPU0|iMEM|Mux1~13_combout )) # 
// (!\CPU0|cpu01_inst|Selector12~combout  & ((\CPU0|iMEM|Mux1~15_combout )))))

	.dataa(\CPU0|iMEM|Mux1~13_combout ),
	.datab(\CPU0|cpu01_inst|Selector13~combout ),
	.datac(\CPU0|iMEM|Mux1~15_combout ),
	.datad(\CPU0|cpu01_inst|Selector12~combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux1~16_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux1~16 .lut_mask = 16'hEE30;
defparam \CPU0|iMEM|Mux1~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y9_N27
dffeas \CPU0|iMEM|REGS[111][6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|iMEM|REGS[111][4]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[111][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[111][6] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[111][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N16
cycloneive_lcell_comb \CPU0|iMEM|REGS[110][6]~feeder (
// Equation(s):
// \CPU0|iMEM|REGS[110][6]~feeder_combout  = \CPU0|OCRH~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|OCRH~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|iMEM|REGS[110][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|REGS[110][6]~feeder .lut_mask = 16'hF0F0;
defparam \CPU0|iMEM|REGS[110][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y9_N17
dffeas \CPU0|iMEM|REGS[110][6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|iMEM|REGS[110][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|iMEM|REGS[110][7]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|iMEM|REGS[110][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|iMEM|REGS[110][6] .is_wysiwyg = "true";
defparam \CPU0|iMEM|REGS[110][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N26
cycloneive_lcell_comb \CPU0|iMEM|Mux1~18 (
// Equation(s):
// \CPU0|iMEM|Mux1~18_combout  = (\CPU0|iMEM|Mux1~17_combout  & (((\CPU0|iMEM|REGS[111][6]~q )) # (!\CPU0|cpu01_inst|Selector14~combout ))) # (!\CPU0|iMEM|Mux1~17_combout  & (\CPU0|cpu01_inst|Selector14~combout  & ((\CPU0|iMEM|REGS[110][6]~q ))))

	.dataa(\CPU0|iMEM|Mux1~17_combout ),
	.datab(\CPU0|cpu01_inst|Selector14~combout ),
	.datac(\CPU0|iMEM|REGS[111][6]~q ),
	.datad(\CPU0|iMEM|REGS[110][6]~q ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux1~18_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux1~18 .lut_mask = 16'hE6A2;
defparam \CPU0|iMEM|Mux1~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N14
cycloneive_lcell_comb \CPU0|iMEM|Mux1~19 (
// Equation(s):
// \CPU0|iMEM|Mux1~19_combout  = (\CPU0|cpu01_inst|Selector13~combout  & ((\CPU0|iMEM|Mux1~16_combout  & ((\CPU0|iMEM|Mux1~18_combout ))) # (!\CPU0|iMEM|Mux1~16_combout  & (\CPU0|iMEM|Mux1~11_combout )))) # (!\CPU0|cpu01_inst|Selector13~combout  & 
// (((\CPU0|iMEM|Mux1~16_combout ))))

	.dataa(\CPU0|cpu01_inst|Selector13~combout ),
	.datab(\CPU0|iMEM|Mux1~11_combout ),
	.datac(\CPU0|iMEM|Mux1~16_combout ),
	.datad(\CPU0|iMEM|Mux1~18_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux1~19_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux1~19 .lut_mask = 16'hF858;
defparam \CPU0|iMEM|Mux1~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N20
cycloneive_lcell_comb \CPU0|iMEM|Mux1~30 (
// Equation(s):
// \CPU0|iMEM|Mux1~30_combout  = (\arbiter_inst|system_address[4]~3_combout  & (\arbiter_inst|system_address[5]~2_combout )) # (!\arbiter_inst|system_address[4]~3_combout  & ((\arbiter_inst|system_address[5]~2_combout  & ((\CPU0|iMEM|Mux1~19_combout ))) # 
// (!\arbiter_inst|system_address[5]~2_combout  & (\CPU0|iMEM|Mux1~29_combout ))))

	.dataa(\arbiter_inst|system_address[4]~3_combout ),
	.datab(\arbiter_inst|system_address[5]~2_combout ),
	.datac(\CPU0|iMEM|Mux1~29_combout ),
	.datad(\CPU0|iMEM|Mux1~19_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux1~30_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux1~30 .lut_mask = 16'hDC98;
defparam \CPU0|iMEM|Mux1~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N0
cycloneive_lcell_comb \CPU0|iMEM|Mux1~41 (
// Equation(s):
// \CPU0|iMEM|Mux1~41_combout  = (\arbiter_inst|system_address[4]~3_combout  & ((\CPU0|iMEM|Mux1~30_combout  & (\CPU0|iMEM|Mux1~40_combout )) # (!\CPU0|iMEM|Mux1~30_combout  & ((\CPU0|iMEM|Mux1~9_combout ))))) # (!\arbiter_inst|system_address[4]~3_combout  & 
// (((\CPU0|iMEM|Mux1~30_combout ))))

	.dataa(\arbiter_inst|system_address[4]~3_combout ),
	.datab(\CPU0|iMEM|Mux1~40_combout ),
	.datac(\CPU0|iMEM|Mux1~9_combout ),
	.datad(\CPU0|iMEM|Mux1~30_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux1~41_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux1~41 .lut_mask = 16'hDDA0;
defparam \CPU0|iMEM|Mux1~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N28
cycloneive_lcell_comb \CPU0|iMEM|Mux1~84 (
// Equation(s):
// \CPU0|iMEM|Mux1~84_combout  = (\arbiter_inst|system_address[6]~0_combout  & ((\CPU0|iMEM|Mux1~41_combout ))) # (!\arbiter_inst|system_address[6]~0_combout  & (\CPU0|iMEM|Mux1~83_combout ))

	.dataa(\CPU0|iMEM|Mux1~83_combout ),
	.datab(gnd),
	.datac(\arbiter_inst|system_address[6]~0_combout ),
	.datad(\CPU0|iMEM|Mux1~41_combout ),
	.cin(gnd),
	.combout(\CPU0|iMEM|Mux1~84_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|iMEM|Mux1~84 .lut_mask = 16'hFA0A;
defparam \CPU0|iMEM|Mux1~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N8
cycloneive_lcell_comb \CPU0|data_in~21 (
// Equation(s):
// \CPU0|data_in~21_combout  = (\CPU0|OCRL [6] & (\CPU0|Equal8~0_combout  & (\CPU0|always1~2_combout  & \CPU0|Equal0~2_combout )))

	.dataa(\CPU0|OCRL [6]),
	.datab(\CPU0|Equal8~0_combout ),
	.datac(\CPU0|always1~2_combout ),
	.datad(\CPU0|Equal0~2_combout ),
	.cin(gnd),
	.combout(\CPU0|data_in~21_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|data_in~21 .lut_mask = 16'h8000;
defparam \CPU0|data_in~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N6
cycloneive_lcell_comb \CPU0|OCF_reset~1 (
// Equation(s):
// \CPU0|OCF_reset~1_combout  = (!\CPU0|always0~0_combout  & ((\CPU0|OCF_reset~q ) # ((\CPU0|OCF_reset~0_combout  & \CPU0|OCF~q ))))

	.dataa(\CPU0|OCF_reset~0_combout ),
	.datab(\CPU0|always0~0_combout ),
	.datac(\CPU0|OCF_reset~q ),
	.datad(\CPU0|OCF~q ),
	.cin(gnd),
	.combout(\CPU0|OCF_reset~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|OCF_reset~1 .lut_mask = 16'h3230;
defparam \CPU0|OCF_reset~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y11_N7
dffeas \CPU0|OCF_reset (
	.clk(!\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|OCF_reset~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|OCF_reset~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|OCF_reset .is_wysiwyg = "true";
defparam \CPU0|OCF_reset .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N0
cycloneive_lcell_comb \CPU0|always0~0 (
// Equation(s):
// \CPU0|always0~0_combout  = (!\CPU0|cpu01_inst|rw~0_combout  & (\CPU0|OCF_reset~q  & ((\CPU0|Equal8~1_combout ) # (\CPU0|Equal7~0_combout ))))

	.dataa(\CPU0|Equal8~1_combout ),
	.datab(\CPU0|cpu01_inst|rw~0_combout ),
	.datac(\CPU0|Equal7~0_combout ),
	.datad(\CPU0|OCF_reset~q ),
	.cin(gnd),
	.combout(\CPU0|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|always0~0 .lut_mask = 16'h3200;
defparam \CPU0|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N8
cycloneive_lcell_comb \CPU0|OCF~0 (
// Equation(s):
// \CPU0|OCF~0_combout  = (!\CPU0|always0~0_combout  & ((\CPU0|Equal10~27_combout ) # (\CPU0|OCF~q )))

	.dataa(\CPU0|Equal10~27_combout ),
	.datab(gnd),
	.datac(\CPU0|OCF~q ),
	.datad(\CPU0|always0~0_combout ),
	.cin(gnd),
	.combout(\CPU0|OCF~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|OCF~0 .lut_mask = 16'h00FA;
defparam \CPU0|OCF~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y11_N9
dffeas \CPU0|OCF (
	.clk(!\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|OCF~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|OCF~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|OCF .is_wysiwyg = "true";
defparam \CPU0|OCF .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N10
cycloneive_lcell_comb \CPU0|data_in~22 (
// Equation(s):
// \CPU0|data_in~22_combout  = (\CPU0|Equal4~0_combout  & (\CPU0|cpu01_inst|Selector15~12_combout  & (\CPU0|counter [14] & !\CPU0|cpu01_inst|Selector14~combout )))

	.dataa(\CPU0|Equal4~0_combout ),
	.datab(\CPU0|cpu01_inst|Selector15~12_combout ),
	.datac(\CPU0|counter [14]),
	.datad(\CPU0|cpu01_inst|Selector14~combout ),
	.cin(gnd),
	.combout(\CPU0|data_in~22_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|data_in~22 .lut_mask = 16'h0080;
defparam \CPU0|data_in~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N0
cycloneive_lcell_comb \CPU0|Equal2~0 (
// Equation(s):
// \CPU0|Equal2~0_combout  = (\CPU0|Equal0~3_combout  & (!\CPU0|cpu01_inst|Selector15~12_combout  & \CPU0|cpu01_inst|Selector14~combout ))

	.dataa(\CPU0|Equal0~3_combout ),
	.datab(gnd),
	.datac(\CPU0|cpu01_inst|Selector15~12_combout ),
	.datad(\CPU0|cpu01_inst|Selector14~combout ),
	.cin(gnd),
	.combout(\CPU0|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|Equal2~0 .lut_mask = 16'h0A00;
defparam \CPU0|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N12
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector17~4 (
// Equation(s):
// \CPU0|cpu01_inst|Selector17~4_combout  = (\CPU0|cpu01_inst|pc [14] & ((\CPU0|cpu01_inst|WideOr171~combout ) # ((\CPU0|cpu01_inst|md [14] & \CPU0|cpu01_inst|state.write16_state~q )))) # (!\CPU0|cpu01_inst|pc [14] & (\CPU0|cpu01_inst|md [14] & 
// (\CPU0|cpu01_inst|state.write16_state~q )))

	.dataa(\CPU0|cpu01_inst|pc [14]),
	.datab(\CPU0|cpu01_inst|md [14]),
	.datac(\CPU0|cpu01_inst|state.write16_state~q ),
	.datad(\CPU0|cpu01_inst|WideOr171~combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector17~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector17~4 .lut_mask = 16'hEAC0;
defparam \CPU0|cpu01_inst|Selector17~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N6
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector17~5 (
// Equation(s):
// \CPU0|cpu01_inst|Selector17~5_combout  = (\CPU0|cpu01_inst|Selector17~3_combout ) # ((\CPU0|cpu01_inst|Selector17~4_combout ) # ((\CPU0|cpu01_inst|WideOr170~combout  & \CPU0|cpu01_inst|pc [6])))

	.dataa(\CPU0|cpu01_inst|Selector17~3_combout ),
	.datab(\CPU0|cpu01_inst|WideOr170~combout ),
	.datac(\CPU0|cpu01_inst|pc [6]),
	.datad(\CPU0|cpu01_inst|Selector17~4_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector17~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector17~5 .lut_mask = 16'hFFEA;
defparam \CPU0|cpu01_inst|Selector17~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N0
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector17~6 (
// Equation(s):
// \CPU0|cpu01_inst|Selector17~6_combout  = (\CPU0|cpu01_inst|Selector17~0_combout ) # ((\CPU0|cpu01_inst|Selector17~5_combout ) # ((\CPU0|cpu01_inst|md [6] & \CPU0|cpu01_inst|WideOr164~combout )))

	.dataa(\CPU0|cpu01_inst|Selector17~0_combout ),
	.datab(\CPU0|cpu01_inst|md [6]),
	.datac(\CPU0|cpu01_inst|WideOr164~combout ),
	.datad(\CPU0|cpu01_inst|Selector17~5_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector17~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector17~6 .lut_mask = 16'hFFEA;
defparam \CPU0|cpu01_inst|Selector17~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N6
cycloneive_lcell_comb \CPU0|PORT_A_OUT[0]~0 (
// Equation(s):
// \CPU0|PORT_A_OUT[0]~0_combout  = (!\reset~q  & (\CPU0|cpu01_inst|WideOr172~combout  & (\CPU0|Equal2~0_combout  & !\CPU0|cpu01_inst|rw~0_combout )))

	.dataa(\reset~q ),
	.datab(\CPU0|cpu01_inst|WideOr172~combout ),
	.datac(\CPU0|Equal2~0_combout ),
	.datad(\CPU0|cpu01_inst|rw~0_combout ),
	.cin(gnd),
	.combout(\CPU0|PORT_A_OUT[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|PORT_A_OUT[0]~0 .lut_mask = 16'h0040;
defparam \CPU0|PORT_A_OUT[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y14_N15
dffeas \CPU0|PORT_A_OUT[6] (
	.clk(!\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|cpu01_inst|Selector17~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|PORT_A_OUT[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|PORT_A_OUT [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|PORT_A_OUT[6] .is_wysiwyg = "true";
defparam \CPU0|PORT_A_OUT[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y14_N27
dffeas \CPU0|PORT_A_IN_s[6] (
	.clk(!\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|PORT_A_OUT [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\reset~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|PORT_A_IN_s [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|PORT_A_IN_s[6] .is_wysiwyg = "true";
defparam \CPU0|PORT_A_IN_s[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N8
cycloneive_lcell_comb \VDG|row_count[0]~10 (
// Equation(s):
// \VDG|row_count[0]~10_combout  = \VDG|row_count [0] $ (VCC)
// \VDG|row_count[0]~11  = CARRY(\VDG|row_count [0])

	.dataa(gnd),
	.datab(\VDG|row_count [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\VDG|row_count[0]~10_combout ),
	.cout(\VDG|row_count[0]~11 ));
// synopsys translate_off
defparam \VDG|row_count[0]~10 .lut_mask = 16'h33CC;
defparam \VDG|row_count[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N12
cycloneive_lcell_comb \VDG|row_count[2]~14 (
// Equation(s):
// \VDG|row_count[2]~14_combout  = (\VDG|row_count [2] & (\VDG|row_count[1]~13  $ (GND))) # (!\VDG|row_count [2] & (!\VDG|row_count[1]~13  & VCC))
// \VDG|row_count[2]~15  = CARRY((\VDG|row_count [2] & !\VDG|row_count[1]~13 ))

	.dataa(\VDG|row_count [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VDG|row_count[1]~13 ),
	.combout(\VDG|row_count[2]~14_combout ),
	.cout(\VDG|row_count[2]~15 ));
// synopsys translate_off
defparam \VDG|row_count[2]~14 .lut_mask = 16'hA50A;
defparam \VDG|row_count[2]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N14
cycloneive_lcell_comb \VDG|row_count[3]~16 (
// Equation(s):
// \VDG|row_count[3]~16_combout  = (\VDG|row_count [3] & (!\VDG|row_count[2]~15 )) # (!\VDG|row_count [3] & ((\VDG|row_count[2]~15 ) # (GND)))
// \VDG|row_count[3]~17  = CARRY((!\VDG|row_count[2]~15 ) # (!\VDG|row_count [3]))

	.dataa(gnd),
	.datab(\VDG|row_count [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VDG|row_count[2]~15 ),
	.combout(\VDG|row_count[3]~16_combout ),
	.cout(\VDG|row_count[3]~17 ));
// synopsys translate_off
defparam \VDG|row_count[3]~16 .lut_mask = 16'h3C3F;
defparam \VDG|row_count[3]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N0
cycloneive_lcell_comb \VDG|horiz_scaler~2 (
// Equation(s):
// \VDG|horiz_scaler~2_combout  = \VDG|horiz_scaler [0] $ (\VDG|horiz_scaler [1])

	.dataa(\VDG|horiz_scaler [0]),
	.datab(gnd),
	.datac(\VDG|horiz_scaler [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\VDG|horiz_scaler~2_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|horiz_scaler~2 .lut_mask = 16'h5A5A;
defparam \VDG|horiz_scaler~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y18_N1
dffeas \VDG|horiz_scaler[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\VDG|horiz_scaler~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|horiz_scaler [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|horiz_scaler[1] .is_wysiwyg = "true";
defparam \VDG|horiz_scaler[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N28
cycloneive_lcell_comb \VDG|horiz_scaler~1 (
// Equation(s):
// \VDG|horiz_scaler~1_combout  = (!\reset~q  & ((\VDG|horiz_scaler [0] & (\VDG|horiz_scaler [1] $ (\VDG|horiz_scaler [2]))) # (!\VDG|horiz_scaler [0] & (\VDG|horiz_scaler [1] & \VDG|horiz_scaler [2]))))

	.dataa(\VDG|horiz_scaler [0]),
	.datab(\VDG|horiz_scaler [1]),
	.datac(\VDG|horiz_scaler [2]),
	.datad(\reset~q ),
	.cin(gnd),
	.combout(\VDG|horiz_scaler~1_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|horiz_scaler~1 .lut_mask = 16'h0068;
defparam \VDG|horiz_scaler~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y18_N29
dffeas \VDG|horiz_scaler[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\VDG|horiz_scaler~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|horiz_scaler [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|horiz_scaler[2] .is_wysiwyg = "true";
defparam \VDG|horiz_scaler[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N14
cycloneive_lcell_comb \VDG|line_count[1]~12 (
// Equation(s):
// \VDG|line_count[1]~12_combout  = (\VDG|line_count [1] & (!\VDG|line_count[0]~11 )) # (!\VDG|line_count [1] & ((\VDG|line_count[0]~11 ) # (GND)))
// \VDG|line_count[1]~13  = CARRY((!\VDG|line_count[0]~11 ) # (!\VDG|line_count [1]))

	.dataa(gnd),
	.datab(\VDG|line_count [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VDG|line_count[0]~11 ),
	.combout(\VDG|line_count[1]~12_combout ),
	.cout(\VDG|line_count[1]~13 ));
// synopsys translate_off
defparam \VDG|line_count[1]~12 .lut_mask = 16'h3C3F;
defparam \VDG|line_count[1]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N18
cycloneive_lcell_comb \VDG|line_count[3]~16 (
// Equation(s):
// \VDG|line_count[3]~16_combout  = (\VDG|line_count [3] & (!\VDG|line_count[2]~15 )) # (!\VDG|line_count [3] & ((\VDG|line_count[2]~15 ) # (GND)))
// \VDG|line_count[3]~17  = CARRY((!\VDG|line_count[2]~15 ) # (!\VDG|line_count [3]))

	.dataa(gnd),
	.datab(\VDG|line_count [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VDG|line_count[2]~15 ),
	.combout(\VDG|line_count[3]~16_combout ),
	.cout(\VDG|line_count[3]~17 ));
// synopsys translate_off
defparam \VDG|line_count[3]~16 .lut_mask = 16'h3C3F;
defparam \VDG|line_count[3]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N20
cycloneive_lcell_comb \VDG|line_count[4]~19 (
// Equation(s):
// \VDG|line_count[4]~19_combout  = (\VDG|line_count [4] & (\VDG|line_count[3]~17  $ (GND))) # (!\VDG|line_count [4] & (!\VDG|line_count[3]~17  & VCC))
// \VDG|line_count[4]~20  = CARRY((\VDG|line_count [4] & !\VDG|line_count[3]~17 ))

	.dataa(gnd),
	.datab(\VDG|line_count [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VDG|line_count[3]~17 ),
	.combout(\VDG|line_count[4]~19_combout ),
	.cout(\VDG|line_count[4]~20 ));
// synopsys translate_off
defparam \VDG|line_count[4]~19 .lut_mask = 16'hC30C;
defparam \VDG|line_count[4]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N12
cycloneive_lcell_comb \VDG|pixel_count[0]~10 (
// Equation(s):
// \VDG|pixel_count[0]~10_combout  = \VDG|pixel_count [0] $ (VCC)
// \VDG|pixel_count[0]~11  = CARRY(\VDG|pixel_count [0])

	.dataa(\VDG|pixel_count [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\VDG|pixel_count[0]~10_combout ),
	.cout(\VDG|pixel_count[0]~11 ));
// synopsys translate_off
defparam \VDG|pixel_count[0]~10 .lut_mask = 16'h55AA;
defparam \VDG|pixel_count[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y17_N13
dffeas \VDG|pixel_count[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\VDG|pixel_count[0]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VDG|pixel_count[3]~20_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|pixel_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|pixel_count[0] .is_wysiwyg = "true";
defparam \VDG|pixel_count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N14
cycloneive_lcell_comb \VDG|pixel_count[1]~12 (
// Equation(s):
// \VDG|pixel_count[1]~12_combout  = (\VDG|pixel_count [1] & (!\VDG|pixel_count[0]~11 )) # (!\VDG|pixel_count [1] & ((\VDG|pixel_count[0]~11 ) # (GND)))
// \VDG|pixel_count[1]~13  = CARRY((!\VDG|pixel_count[0]~11 ) # (!\VDG|pixel_count [1]))

	.dataa(gnd),
	.datab(\VDG|pixel_count [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VDG|pixel_count[0]~11 ),
	.combout(\VDG|pixel_count[1]~12_combout ),
	.cout(\VDG|pixel_count[1]~13 ));
// synopsys translate_off
defparam \VDG|pixel_count[1]~12 .lut_mask = 16'h3C3F;
defparam \VDG|pixel_count[1]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y17_N15
dffeas \VDG|pixel_count[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\VDG|pixel_count[1]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VDG|pixel_count[3]~20_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|pixel_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|pixel_count[1] .is_wysiwyg = "true";
defparam \VDG|pixel_count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N16
cycloneive_lcell_comb \VDG|pixel_count[2]~14 (
// Equation(s):
// \VDG|pixel_count[2]~14_combout  = (\VDG|pixel_count [2] & (\VDG|pixel_count[1]~13  $ (GND))) # (!\VDG|pixel_count [2] & (!\VDG|pixel_count[1]~13  & VCC))
// \VDG|pixel_count[2]~15  = CARRY((\VDG|pixel_count [2] & !\VDG|pixel_count[1]~13 ))

	.dataa(gnd),
	.datab(\VDG|pixel_count [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VDG|pixel_count[1]~13 ),
	.combout(\VDG|pixel_count[2]~14_combout ),
	.cout(\VDG|pixel_count[2]~15 ));
// synopsys translate_off
defparam \VDG|pixel_count[2]~14 .lut_mask = 16'hC30C;
defparam \VDG|pixel_count[2]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y17_N17
dffeas \VDG|pixel_count[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\VDG|pixel_count[2]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VDG|pixel_count[3]~20_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|pixel_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|pixel_count[2] .is_wysiwyg = "true";
defparam \VDG|pixel_count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N18
cycloneive_lcell_comb \VDG|pixel_count[3]~16 (
// Equation(s):
// \VDG|pixel_count[3]~16_combout  = (\VDG|pixel_count [3] & (!\VDG|pixel_count[2]~15 )) # (!\VDG|pixel_count [3] & ((\VDG|pixel_count[2]~15 ) # (GND)))
// \VDG|pixel_count[3]~17  = CARRY((!\VDG|pixel_count[2]~15 ) # (!\VDG|pixel_count [3]))

	.dataa(gnd),
	.datab(\VDG|pixel_count [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VDG|pixel_count[2]~15 ),
	.combout(\VDG|pixel_count[3]~16_combout ),
	.cout(\VDG|pixel_count[3]~17 ));
// synopsys translate_off
defparam \VDG|pixel_count[3]~16 .lut_mask = 16'h3C3F;
defparam \VDG|pixel_count[3]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y17_N19
dffeas \VDG|pixel_count[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\VDG|pixel_count[3]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VDG|pixel_count[3]~20_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|pixel_count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|pixel_count[3] .is_wysiwyg = "true";
defparam \VDG|pixel_count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N20
cycloneive_lcell_comb \VDG|pixel_count[4]~18 (
// Equation(s):
// \VDG|pixel_count[4]~18_combout  = (\VDG|pixel_count [4] & (\VDG|pixel_count[3]~17  $ (GND))) # (!\VDG|pixel_count [4] & (!\VDG|pixel_count[3]~17  & VCC))
// \VDG|pixel_count[4]~19  = CARRY((\VDG|pixel_count [4] & !\VDG|pixel_count[3]~17 ))

	.dataa(gnd),
	.datab(\VDG|pixel_count [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VDG|pixel_count[3]~17 ),
	.combout(\VDG|pixel_count[4]~18_combout ),
	.cout(\VDG|pixel_count[4]~19 ));
// synopsys translate_off
defparam \VDG|pixel_count[4]~18 .lut_mask = 16'hC30C;
defparam \VDG|pixel_count[4]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y17_N21
dffeas \VDG|pixel_count[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\VDG|pixel_count[4]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VDG|pixel_count[3]~20_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|pixel_count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|pixel_count[4] .is_wysiwyg = "true";
defparam \VDG|pixel_count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N22
cycloneive_lcell_comb \VDG|pixel_count[5]~21 (
// Equation(s):
// \VDG|pixel_count[5]~21_combout  = (\VDG|pixel_count [5] & (!\VDG|pixel_count[4]~19 )) # (!\VDG|pixel_count [5] & ((\VDG|pixel_count[4]~19 ) # (GND)))
// \VDG|pixel_count[5]~22  = CARRY((!\VDG|pixel_count[4]~19 ) # (!\VDG|pixel_count [5]))

	.dataa(\VDG|pixel_count [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VDG|pixel_count[4]~19 ),
	.combout(\VDG|pixel_count[5]~21_combout ),
	.cout(\VDG|pixel_count[5]~22 ));
// synopsys translate_off
defparam \VDG|pixel_count[5]~21 .lut_mask = 16'h5A5F;
defparam \VDG|pixel_count[5]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N24
cycloneive_lcell_comb \VDG|pixel_count[6]~23 (
// Equation(s):
// \VDG|pixel_count[6]~23_combout  = (\VDG|pixel_count [6] & (\VDG|pixel_count[5]~22  $ (GND))) # (!\VDG|pixel_count [6] & (!\VDG|pixel_count[5]~22  & VCC))
// \VDG|pixel_count[6]~24  = CARRY((\VDG|pixel_count [6] & !\VDG|pixel_count[5]~22 ))

	.dataa(gnd),
	.datab(\VDG|pixel_count [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VDG|pixel_count[5]~22 ),
	.combout(\VDG|pixel_count[6]~23_combout ),
	.cout(\VDG|pixel_count[6]~24 ));
// synopsys translate_off
defparam \VDG|pixel_count[6]~23 .lut_mask = 16'hC30C;
defparam \VDG|pixel_count[6]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y17_N25
dffeas \VDG|pixel_count[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\VDG|pixel_count[6]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VDG|pixel_count[3]~20_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|pixel_count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|pixel_count[6] .is_wysiwyg = "true";
defparam \VDG|pixel_count[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N26
cycloneive_lcell_comb \VDG|pixel_count[7]~25 (
// Equation(s):
// \VDG|pixel_count[7]~25_combout  = (\VDG|pixel_count [7] & (!\VDG|pixel_count[6]~24 )) # (!\VDG|pixel_count [7] & ((\VDG|pixel_count[6]~24 ) # (GND)))
// \VDG|pixel_count[7]~26  = CARRY((!\VDG|pixel_count[6]~24 ) # (!\VDG|pixel_count [7]))

	.dataa(\VDG|pixel_count [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VDG|pixel_count[6]~24 ),
	.combout(\VDG|pixel_count[7]~25_combout ),
	.cout(\VDG|pixel_count[7]~26 ));
// synopsys translate_off
defparam \VDG|pixel_count[7]~25 .lut_mask = 16'h5A5F;
defparam \VDG|pixel_count[7]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N28
cycloneive_lcell_comb \VDG|pixel_count[8]~27 (
// Equation(s):
// \VDG|pixel_count[8]~27_combout  = (\VDG|pixel_count [8] & (\VDG|pixel_count[7]~26  $ (GND))) # (!\VDG|pixel_count [8] & (!\VDG|pixel_count[7]~26  & VCC))
// \VDG|pixel_count[8]~28  = CARRY((\VDG|pixel_count [8] & !\VDG|pixel_count[7]~26 ))

	.dataa(gnd),
	.datab(\VDG|pixel_count [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VDG|pixel_count[7]~26 ),
	.combout(\VDG|pixel_count[8]~27_combout ),
	.cout(\VDG|pixel_count[8]~28 ));
// synopsys translate_off
defparam \VDG|pixel_count[8]~27 .lut_mask = 16'hC30C;
defparam \VDG|pixel_count[8]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y17_N29
dffeas \VDG|pixel_count[8] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\VDG|pixel_count[8]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VDG|pixel_count[3]~20_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|pixel_count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|pixel_count[8] .is_wysiwyg = "true";
defparam \VDG|pixel_count[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y17_N27
dffeas \VDG|pixel_count[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\VDG|pixel_count[7]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VDG|pixel_count[3]~20_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|pixel_count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|pixel_count[7] .is_wysiwyg = "true";
defparam \VDG|pixel_count[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N0
cycloneive_lcell_comb \VDG|Equal10~0 (
// Equation(s):
// \VDG|Equal10~0_combout  = (\VDG|pixel_count [9] & (\VDG|pixel_count [1] & (\VDG|pixel_count [4] & !\VDG|pixel_count [7])))

	.dataa(\VDG|pixel_count [9]),
	.datab(\VDG|pixel_count [1]),
	.datac(\VDG|pixel_count [4]),
	.datad(\VDG|pixel_count [7]),
	.cin(gnd),
	.combout(\VDG|Equal10~0_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|Equal10~0 .lut_mask = 16'h0080;
defparam \VDG|Equal10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N18
cycloneive_lcell_comb \VDG|Equal10~1 (
// Equation(s):
// \VDG|Equal10~1_combout  = (\VDG|pixel_count [3] & (\VDG|Equal10~0_combout  & \VDG|pixel_count [2]))

	.dataa(gnd),
	.datab(\VDG|pixel_count [3]),
	.datac(\VDG|Equal10~0_combout ),
	.datad(\VDG|pixel_count [2]),
	.cin(gnd),
	.combout(\VDG|Equal10~1_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|Equal10~1 .lut_mask = 16'hC000;
defparam \VDG|Equal10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N12
cycloneive_lcell_comb \VDG|always1~4 (
// Equation(s):
// \VDG|always1~4_combout  = (!\VDG|pixel_count [5] & (\VDG|pixel_count [8] & (!\VDG|pixel_count [6] & \VDG|Equal10~1_combout )))

	.dataa(\VDG|pixel_count [5]),
	.datab(\VDG|pixel_count [8]),
	.datac(\VDG|pixel_count [6]),
	.datad(\VDG|Equal10~1_combout ),
	.cin(gnd),
	.combout(\VDG|always1~4_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|always1~4 .lut_mask = 16'h0400;
defparam \VDG|always1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N6
cycloneive_lcell_comb \VDG|pixel_count[3]~20 (
// Equation(s):
// \VDG|pixel_count[3]~20_combout  = (\reset~q ) # ((\VDG|pixel_count [0] & \VDG|always1~4_combout ))

	.dataa(\reset~q ),
	.datab(gnd),
	.datac(\VDG|pixel_count [0]),
	.datad(\VDG|always1~4_combout ),
	.cin(gnd),
	.combout(\VDG|pixel_count[3]~20_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|pixel_count[3]~20 .lut_mask = 16'hFAAA;
defparam \VDG|pixel_count[3]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y17_N21
dffeas \VDG|line_count[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\VDG|line_count[4]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VDG|line_count[1]~18_combout ),
	.sload(gnd),
	.ena(\VDG|pixel_count[3]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|line_count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|line_count[4] .is_wysiwyg = "true";
defparam \VDG|line_count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N24
cycloneive_lcell_comb \VDG|line_count[6]~23 (
// Equation(s):
// \VDG|line_count[6]~23_combout  = (\VDG|line_count [6] & (\VDG|line_count[5]~22  $ (GND))) # (!\VDG|line_count [6] & (!\VDG|line_count[5]~22  & VCC))
// \VDG|line_count[6]~24  = CARRY((\VDG|line_count [6] & !\VDG|line_count[5]~22 ))

	.dataa(gnd),
	.datab(\VDG|line_count [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VDG|line_count[5]~22 ),
	.combout(\VDG|line_count[6]~23_combout ),
	.cout(\VDG|line_count[6]~24 ));
// synopsys translate_off
defparam \VDG|line_count[6]~23 .lut_mask = 16'hC30C;
defparam \VDG|line_count[6]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y17_N25
dffeas \VDG|line_count[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\VDG|line_count[6]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VDG|line_count[1]~18_combout ),
	.sload(gnd),
	.ena(\VDG|pixel_count[3]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|line_count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|line_count[6] .is_wysiwyg = "true";
defparam \VDG|line_count[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N26
cycloneive_lcell_comb \VDG|line_count[7]~25 (
// Equation(s):
// \VDG|line_count[7]~25_combout  = (\VDG|line_count [7] & (!\VDG|line_count[6]~24 )) # (!\VDG|line_count [7] & ((\VDG|line_count[6]~24 ) # (GND)))
// \VDG|line_count[7]~26  = CARRY((!\VDG|line_count[6]~24 ) # (!\VDG|line_count [7]))

	.dataa(\VDG|line_count [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VDG|line_count[6]~24 ),
	.combout(\VDG|line_count[7]~25_combout ),
	.cout(\VDG|line_count[7]~26 ));
// synopsys translate_off
defparam \VDG|line_count[7]~25 .lut_mask = 16'h5A5F;
defparam \VDG|line_count[7]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N28
cycloneive_lcell_comb \VDG|line_count[8]~27 (
// Equation(s):
// \VDG|line_count[8]~27_combout  = (\VDG|line_count [8] & (\VDG|line_count[7]~26  $ (GND))) # (!\VDG|line_count [8] & (!\VDG|line_count[7]~26  & VCC))
// \VDG|line_count[8]~28  = CARRY((\VDG|line_count [8] & !\VDG|line_count[7]~26 ))

	.dataa(gnd),
	.datab(\VDG|line_count [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VDG|line_count[7]~26 ),
	.combout(\VDG|line_count[8]~27_combout ),
	.cout(\VDG|line_count[8]~28 ));
// synopsys translate_off
defparam \VDG|line_count[8]~27 .lut_mask = 16'hC30C;
defparam \VDG|line_count[8]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y17_N29
dffeas \VDG|line_count[8] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\VDG|line_count[8]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VDG|line_count[1]~18_combout ),
	.sload(gnd),
	.ena(\VDG|pixel_count[3]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|line_count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|line_count[8] .is_wysiwyg = "true";
defparam \VDG|line_count[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N30
cycloneive_lcell_comb \VDG|line_count[9]~29 (
// Equation(s):
// \VDG|line_count[9]~29_combout  = \VDG|line_count [9] $ (\VDG|line_count[8]~28 )

	.dataa(\VDG|line_count [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\VDG|line_count[8]~28 ),
	.combout(\VDG|line_count[9]~29_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|line_count[9]~29 .lut_mask = 16'h5A5A;
defparam \VDG|line_count[9]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y17_N31
dffeas \VDG|line_count[9] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\VDG|line_count[9]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VDG|line_count[1]~18_combout ),
	.sload(gnd),
	.ena(\VDG|pixel_count[3]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|line_count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|line_count[9] .is_wysiwyg = "true";
defparam \VDG|line_count[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N8
cycloneive_lcell_comb \VDG|Equal4~0 (
// Equation(s):
// \VDG|Equal4~0_combout  = ((!\VDG|line_count [2]) # (!\VDG|line_count [9])) # (!\VDG|line_count [3])

	.dataa(gnd),
	.datab(\VDG|line_count [3]),
	.datac(\VDG|line_count [9]),
	.datad(\VDG|line_count [2]),
	.cin(gnd),
	.combout(\VDG|Equal4~0_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|Equal4~0 .lut_mask = 16'h3FFF;
defparam \VDG|Equal4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N28
cycloneive_lcell_comb \VDG|line_count[1]~18 (
// Equation(s):
// \VDG|line_count[1]~18_combout  = (\reset~q ) # ((\VDG|Equal7~1_combout  & !\VDG|Equal4~0_combout ))

	.dataa(\VDG|Equal7~1_combout ),
	.datab(\VDG|Equal4~0_combout ),
	.datac(\reset~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VDG|line_count[1]~18_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|line_count[1]~18 .lut_mask = 16'hF2F2;
defparam \VDG|line_count[1]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y17_N15
dffeas \VDG|line_count[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\VDG|line_count[1]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VDG|line_count[1]~18_combout ),
	.sload(gnd),
	.ena(\VDG|pixel_count[3]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|line_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|line_count[1] .is_wysiwyg = "true";
defparam \VDG|line_count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N16
cycloneive_lcell_comb \VDG|line_count[2]~14 (
// Equation(s):
// \VDG|line_count[2]~14_combout  = (\VDG|line_count [2] & (\VDG|line_count[1]~13  $ (GND))) # (!\VDG|line_count [2] & (!\VDG|line_count[1]~13  & VCC))
// \VDG|line_count[2]~15  = CARRY((\VDG|line_count [2] & !\VDG|line_count[1]~13 ))

	.dataa(gnd),
	.datab(\VDG|line_count [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VDG|line_count[1]~13 ),
	.combout(\VDG|line_count[2]~14_combout ),
	.cout(\VDG|line_count[2]~15 ));
// synopsys translate_off
defparam \VDG|line_count[2]~14 .lut_mask = 16'hC30C;
defparam \VDG|line_count[2]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y17_N17
dffeas \VDG|line_count[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\VDG|line_count[2]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VDG|line_count[1]~18_combout ),
	.sload(gnd),
	.ena(\VDG|pixel_count[3]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|line_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|line_count[2] .is_wysiwyg = "true";
defparam \VDG|line_count[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y17_N19
dffeas \VDG|line_count[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\VDG|line_count[3]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VDG|line_count[1]~18_combout ),
	.sload(gnd),
	.ena(\VDG|pixel_count[3]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|line_count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|line_count[3] .is_wysiwyg = "true";
defparam \VDG|line_count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N2
cycloneive_lcell_comb \VDG|Equal8~2 (
// Equation(s):
// \VDG|Equal8~2_combout  = (!\VDG|line_count [0] & (!\VDG|line_count [3] & (!\VDG|line_count [1] & !\VDG|line_count [2])))

	.dataa(\VDG|line_count [0]),
	.datab(\VDG|line_count [3]),
	.datac(\VDG|line_count [1]),
	.datad(\VDG|line_count [2]),
	.cin(gnd),
	.combout(\VDG|Equal8~2_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|Equal8~2 .lut_mask = 16'h0001;
defparam \VDG|Equal8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y17_N27
dffeas \VDG|line_count[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\VDG|line_count[7]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VDG|line_count[1]~18_combout ),
	.sload(gnd),
	.ena(\VDG|pixel_count[3]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|line_count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|line_count[7] .is_wysiwyg = "true";
defparam \VDG|line_count[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N4
cycloneive_lcell_comb \VDG|Equal8~0 (
// Equation(s):
// \VDG|Equal8~0_combout  = (\VDG|line_count [5] & (\VDG|line_count [6] & (\VDG|line_count [7] & !\VDG|line_count [4])))

	.dataa(\VDG|line_count [5]),
	.datab(\VDG|line_count [6]),
	.datac(\VDG|line_count [7]),
	.datad(\VDG|line_count [4]),
	.cin(gnd),
	.combout(\VDG|Equal8~0_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|Equal8~0 .lut_mask = 16'h0080;
defparam \VDG|Equal8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N6
cycloneive_lcell_comb \VDG|Equal8~1 (
// Equation(s):
// \VDG|Equal8~1_combout  = (\VDG|Equal8~0_combout  & (!\VDG|line_count [9] & \VDG|line_count [8]))

	.dataa(gnd),
	.datab(\VDG|Equal8~0_combout ),
	.datac(\VDG|line_count [9]),
	.datad(\VDG|line_count [8]),
	.cin(gnd),
	.combout(\VDG|Equal8~1_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|Equal8~1 .lut_mask = 16'h0C00;
defparam \VDG|Equal8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N10
cycloneive_lcell_comb \VDG|next_active_rows~0 (
// Equation(s):
// \VDG|next_active_rows~0_combout  = (\VDG|Equal7~2_combout ) # ((\VDG|active_rows~q  & ((!\VDG|Equal8~1_combout ) # (!\VDG|Equal8~2_combout ))))

	.dataa(\VDG|Equal7~2_combout ),
	.datab(\VDG|Equal8~2_combout ),
	.datac(\VDG|active_rows~q ),
	.datad(\VDG|Equal8~1_combout ),
	.cin(gnd),
	.combout(\VDG|next_active_rows~0_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|next_active_rows~0 .lut_mask = 16'hBAFA;
defparam \VDG|next_active_rows~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y17_N11
dffeas \VDG|active_rows (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\VDG|next_active_rows~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|active_rows~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|active_rows .is_wysiwyg = "true";
defparam \VDG|active_rows .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N10
cycloneive_lcell_comb \VDG|horiz_scaler~0 (
// Equation(s):
// \VDG|horiz_scaler~0_combout  = (!\reset~q  & (!\VDG|horiz_scaler [0] & ((\VDG|horiz_scaler [1]) # (!\VDG|horiz_scaler [2]))))

	.dataa(\reset~q ),
	.datab(\VDG|horiz_scaler [2]),
	.datac(\VDG|horiz_scaler [0]),
	.datad(\VDG|horiz_scaler [1]),
	.cin(gnd),
	.combout(\VDG|horiz_scaler~0_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|horiz_scaler~0 .lut_mask = 16'h0501;
defparam \VDG|horiz_scaler~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y18_N11
dffeas \VDG|horiz_scaler[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\VDG|horiz_scaler~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|horiz_scaler [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|horiz_scaler[0] .is_wysiwyg = "true";
defparam \VDG|horiz_scaler[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N28
cycloneive_lcell_comb \VDG|cell_line[2]~2 (
// Equation(s):
// \VDG|cell_line[2]~2_combout  = (!\VDG|horiz_scaler [2] & (!\VDG|horiz_scaler [0] & ((\VDG|active_area~q ) # (!\VDG|active_rows~q ))))

	.dataa(\VDG|active_area~q ),
	.datab(\VDG|horiz_scaler [2]),
	.datac(\VDG|active_rows~q ),
	.datad(\VDG|horiz_scaler [0]),
	.cin(gnd),
	.combout(\VDG|cell_line[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|cell_line[2]~2 .lut_mask = 16'h0023;
defparam \VDG|cell_line[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N2
cycloneive_lcell_comb \VDG|col_count[0]~9 (
// Equation(s):
// \VDG|col_count[0]~9_combout  = \VDG|col_count [0] $ (VCC)
// \VDG|col_count[0]~10  = CARRY(\VDG|col_count [0])

	.dataa(gnd),
	.datab(\VDG|col_count [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\VDG|col_count[0]~9_combout ),
	.cout(\VDG|col_count[0]~10 ));
// synopsys translate_off
defparam \VDG|col_count[0]~9 .lut_mask = 16'h33CC;
defparam \VDG|col_count[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N14
cycloneive_lcell_comb \reset~_wirecell (
// Equation(s):
// \reset~_wirecell_combout  = !\reset~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\reset~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reset~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \reset~_wirecell .lut_mask = 16'h0F0F;
defparam \reset~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y17_N23
dffeas \VDG|pixel_count[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\VDG|pixel_count[5]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VDG|pixel_count[3]~20_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|pixel_count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|pixel_count[5] .is_wysiwyg = "true";
defparam \VDG|pixel_count[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N24
cycloneive_lcell_comb \VDG|Equal10~2 (
// Equation(s):
// \VDG|Equal10~2_combout  = (\VDG|pixel_count [6] & (!\VDG|pixel_count [8] & (!\VDG|pixel_count [0] & \VDG|pixel_count [5])))

	.dataa(\VDG|pixel_count [6]),
	.datab(\VDG|pixel_count [8]),
	.datac(\VDG|pixel_count [0]),
	.datad(\VDG|pixel_count [5]),
	.cin(gnd),
	.combout(\VDG|Equal10~2_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|Equal10~2 .lut_mask = 16'h0200;
defparam \VDG|Equal10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N2
cycloneive_lcell_comb \VDG|next_active_area~0 (
// Equation(s):
// \VDG|next_active_area~0_combout  = (\VDG|active_area~q  & ((!\VDG|Equal10~1_combout ) # (!\VDG|Equal10~2_combout )))

	.dataa(\VDG|active_area~q ),
	.datab(\VDG|Equal10~2_combout ),
	.datac(gnd),
	.datad(\VDG|Equal10~1_combout ),
	.cin(gnd),
	.combout(\VDG|next_active_area~0_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|next_active_area~0 .lut_mask = 16'h22AA;
defparam \VDG|next_active_area~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N8
cycloneive_lcell_comb \VDG|next_active_area~1 (
// Equation(s):
// \VDG|next_active_area~1_combout  = (\VDG|next_active_area~0_combout ) # ((\VDG|active_rows~q  & (!\VDG|pixel_count [0] & \VDG|always1~4_combout )))

	.dataa(\VDG|active_rows~q ),
	.datab(\VDG|next_active_area~0_combout ),
	.datac(\VDG|pixel_count [0]),
	.datad(\VDG|always1~4_combout ),
	.cin(gnd),
	.combout(\VDG|next_active_area~1_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|next_active_area~1 .lut_mask = 16'hCECC;
defparam \VDG|next_active_area~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y17_N9
dffeas \VDG|active_area (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\VDG|next_active_area~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|active_area~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|active_area .is_wysiwyg = "true";
defparam \VDG|active_area .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N16
cycloneive_lcell_comb \VDG|col_count[3]~8 (
// Equation(s):
// \VDG|col_count[3]~8_combout  = (\reset~q ) # (!\VDG|active_area~q )

	.dataa(\reset~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\VDG|active_area~q ),
	.cin(gnd),
	.combout(\VDG|col_count[3]~8_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|col_count[3]~8 .lut_mask = 16'hAAFF;
defparam \VDG|col_count[3]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N6
cycloneive_lcell_comb \VDG|col_count[3]~15 (
// Equation(s):
// \VDG|col_count[3]~15_combout  = (\reset~q ) # ((!\VDG|horiz_scaler [2] & !\VDG|horiz_scaler [0]))

	.dataa(gnd),
	.datab(\VDG|horiz_scaler [2]),
	.datac(\reset~q ),
	.datad(\VDG|horiz_scaler [0]),
	.cin(gnd),
	.combout(\VDG|col_count[3]~15_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|col_count[3]~15 .lut_mask = 16'hF0F3;
defparam \VDG|col_count[3]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y17_N3
dffeas \VDG|col_count[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\VDG|col_count[0]~9_combout ),
	.asdata(\reset~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\VDG|col_count[3]~8_combout ),
	.ena(\VDG|col_count[3]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|col_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|col_count[0] .is_wysiwyg = "true";
defparam \VDG|col_count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N4
cycloneive_lcell_comb \VDG|col_count[1]~11 (
// Equation(s):
// \VDG|col_count[1]~11_combout  = (\VDG|col_count [1] & (!\VDG|col_count[0]~10 )) # (!\VDG|col_count [1] & ((\VDG|col_count[0]~10 ) # (GND)))
// \VDG|col_count[1]~12  = CARRY((!\VDG|col_count[0]~10 ) # (!\VDG|col_count [1]))

	.dataa(gnd),
	.datab(\VDG|col_count [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VDG|col_count[0]~10 ),
	.combout(\VDG|col_count[1]~11_combout ),
	.cout(\VDG|col_count[1]~12 ));
// synopsys translate_off
defparam \VDG|col_count[1]~11 .lut_mask = 16'h3C3F;
defparam \VDG|col_count[1]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y17_N5
dffeas \VDG|col_count[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\VDG|col_count[1]~11_combout ),
	.asdata(\reset~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\VDG|col_count[3]~8_combout ),
	.ena(\VDG|col_count[3]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|col_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|col_count[1] .is_wysiwyg = "true";
defparam \VDG|col_count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N6
cycloneive_lcell_comb \VDG|col_count[2]~13 (
// Equation(s):
// \VDG|col_count[2]~13_combout  = (\VDG|col_count [2] & (\VDG|col_count[1]~12  $ (GND))) # (!\VDG|col_count [2] & (!\VDG|col_count[1]~12  & VCC))
// \VDG|col_count[2]~14  = CARRY((\VDG|col_count [2] & !\VDG|col_count[1]~12 ))

	.dataa(gnd),
	.datab(\VDG|col_count [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VDG|col_count[1]~12 ),
	.combout(\VDG|col_count[2]~13_combout ),
	.cout(\VDG|col_count[2]~14 ));
// synopsys translate_off
defparam \VDG|col_count[2]~13 .lut_mask = 16'hC30C;
defparam \VDG|col_count[2]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y17_N7
dffeas \VDG|col_count[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\VDG|col_count[2]~13_combout ),
	.asdata(\reset~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\VDG|col_count[3]~8_combout ),
	.ena(\VDG|col_count[3]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|col_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|col_count[2] .is_wysiwyg = "true";
defparam \VDG|col_count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N8
cycloneive_lcell_comb \VDG|col_count[3]~16 (
// Equation(s):
// \VDG|col_count[3]~16_combout  = (\VDG|col_count [3] & (!\VDG|col_count[2]~14 )) # (!\VDG|col_count [3] & ((\VDG|col_count[2]~14 ) # (GND)))
// \VDG|col_count[3]~17  = CARRY((!\VDG|col_count[2]~14 ) # (!\VDG|col_count [3]))

	.dataa(gnd),
	.datab(\VDG|col_count [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VDG|col_count[2]~14 ),
	.combout(\VDG|col_count[3]~16_combout ),
	.cout(\VDG|col_count[3]~17 ));
// synopsys translate_off
defparam \VDG|col_count[3]~16 .lut_mask = 16'h3C3F;
defparam \VDG|col_count[3]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N16
cycloneive_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y17_N9
dffeas \VDG|col_count[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\VDG|col_count[3]~16_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\VDG|col_count[3]~8_combout ),
	.ena(\VDG|col_count[3]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|col_count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|col_count[3] .is_wysiwyg = "true";
defparam \VDG|col_count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N26
cycloneive_lcell_comb \VDG|DD_s[6]~0 (
// Equation(s):
// \VDG|DD_s[6]~0_combout  = (\VDG|col_count [2] & (\VDG|col_count [1] & \VDG|col_count [0]))

	.dataa(gnd),
	.datab(\VDG|col_count [2]),
	.datac(\VDG|col_count [1]),
	.datad(\VDG|col_count [0]),
	.cin(gnd),
	.combout(\VDG|DD_s[6]~0_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|DD_s[6]~0 .lut_mask = 16'hC000;
defparam \VDG|DD_s[6]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N0
cycloneive_lcell_comb \VDG|Equal12~1 (
// Equation(s):
// \VDG|Equal12~1_combout  = (\VDG|Equal12~0_combout ) # ((!\VDG|DD_s[6]~0_combout ) # (!\VDG|col_count [3]))

	.dataa(\VDG|Equal12~0_combout ),
	.datab(\VDG|col_count [3]),
	.datac(\VDG|DD_s[6]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VDG|Equal12~1_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|Equal12~1 .lut_mask = 16'hBFBF;
defparam \VDG|Equal12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N28
cycloneive_lcell_comb \VDG|vert_scaler~5 (
// Equation(s):
// \VDG|vert_scaler~5_combout  = (!\reset~q  & (\VDG|active_area~q  & (\VDG|vert_scaler [0] $ (\VDG|vert_scaler [1]))))

	.dataa(\VDG|vert_scaler [0]),
	.datab(\reset~q ),
	.datac(\VDG|vert_scaler [1]),
	.datad(\VDG|active_area~q ),
	.cin(gnd),
	.combout(\VDG|vert_scaler~5_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|vert_scaler~5 .lut_mask = 16'h1200;
defparam \VDG|vert_scaler~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N20
cycloneive_lcell_comb \VDG|vert_scaler[0]~3 (
// Equation(s):
// \VDG|vert_scaler[0]~3_combout  = (\reset~q ) # ((\VDG|cell_line[2]~2_combout  & ((!\VDG|active_area~q ) # (!\VDG|Equal12~1_combout ))))

	.dataa(\reset~q ),
	.datab(\VDG|Equal12~1_combout ),
	.datac(\VDG|active_area~q ),
	.datad(\VDG|cell_line[2]~2_combout ),
	.cin(gnd),
	.combout(\VDG|vert_scaler[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|vert_scaler[0]~3 .lut_mask = 16'hBFAA;
defparam \VDG|vert_scaler[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y17_N29
dffeas \VDG|vert_scaler[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\VDG|vert_scaler~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VDG|vert_scaler[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|vert_scaler [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|vert_scaler[1] .is_wysiwyg = "true";
defparam \VDG|vert_scaler[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N30
cycloneive_lcell_comb \VDG|vert_scaler~4 (
// Equation(s):
// \VDG|vert_scaler~4_combout  = (!\VDG|col_count[3]~8_combout  & ((\VDG|vert_scaler [0] & (\VDG|vert_scaler [1] $ (\VDG|vert_scaler [2]))) # (!\VDG|vert_scaler [0] & (\VDG|vert_scaler [1] & \VDG|vert_scaler [2]))))

	.dataa(\VDG|vert_scaler [0]),
	.datab(\VDG|vert_scaler [1]),
	.datac(\VDG|vert_scaler [2]),
	.datad(\VDG|col_count[3]~8_combout ),
	.cin(gnd),
	.combout(\VDG|vert_scaler~4_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|vert_scaler~4 .lut_mask = 16'h0068;
defparam \VDG|vert_scaler~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y17_N31
dffeas \VDG|vert_scaler[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\VDG|vert_scaler~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VDG|vert_scaler[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|vert_scaler [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|vert_scaler[2] .is_wysiwyg = "true";
defparam \VDG|vert_scaler[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N26
cycloneive_lcell_comb \VDG|vert_scaler~2 (
// Equation(s):
// \VDG|vert_scaler~2_combout  = (!\VDG|col_count[3]~8_combout  & (!\VDG|vert_scaler [0] & ((\VDG|vert_scaler [1]) # (!\VDG|vert_scaler [2]))))

	.dataa(\VDG|col_count[3]~8_combout ),
	.datab(\VDG|vert_scaler [1]),
	.datac(\VDG|vert_scaler [0]),
	.datad(\VDG|vert_scaler [2]),
	.cin(gnd),
	.combout(\VDG|vert_scaler~2_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|vert_scaler~2 .lut_mask = 16'h0405;
defparam \VDG|vert_scaler~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y17_N27
dffeas \VDG|vert_scaler[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\VDG|vert_scaler~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VDG|vert_scaler[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|vert_scaler [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|vert_scaler[0] .is_wysiwyg = "true";
defparam \VDG|vert_scaler[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N18
cycloneive_lcell_comb \VDG|cell_line[2]~1 (
// Equation(s):
// \VDG|cell_line[2]~1_combout  = (\VDG|Equal12~1_combout ) # ((\VDG|vert_scaler [0]) # (\VDG|vert_scaler [2] $ (!\VDG|vert_scaler [1])))

	.dataa(\VDG|vert_scaler [2]),
	.datab(\VDG|Equal12~1_combout ),
	.datac(\VDG|vert_scaler [1]),
	.datad(\VDG|vert_scaler [0]),
	.cin(gnd),
	.combout(\VDG|cell_line[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|cell_line[2]~1 .lut_mask = 16'hFFED;
defparam \VDG|cell_line[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N22
cycloneive_lcell_comb \VDG|cell_line[2]~3 (
// Equation(s):
// \VDG|cell_line[2]~3_combout  = (\reset~q ) # ((\VDG|cell_line[2]~2_combout  & ((!\VDG|cell_line[2]~1_combout ) # (!\VDG|active_area~q ))))

	.dataa(\VDG|active_area~q ),
	.datab(\VDG|cell_line[2]~2_combout ),
	.datac(\reset~q ),
	.datad(\VDG|cell_line[2]~1_combout ),
	.cin(gnd),
	.combout(\VDG|cell_line[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|cell_line[2]~3 .lut_mask = 16'hF4FC;
defparam \VDG|cell_line[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y17_N15
dffeas \VDG|row_count[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\VDG|row_count[3]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VDG|row_count[2]~26_combout ),
	.sload(gnd),
	.ena(\VDG|cell_line[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|row_count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|row_count[3] .is_wysiwyg = "true";
defparam \VDG|row_count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N2
cycloneive_lcell_comb \VDG|Equal15~0 (
// Equation(s):
// \VDG|Equal15~0_combout  = (((!\VDG|row_count [3]) # (!\VDG|row_count [0])) # (!\VDG|row_count [2])) # (!\VDG|row_count [1])

	.dataa(\VDG|row_count [1]),
	.datab(\VDG|row_count [2]),
	.datac(\VDG|row_count [0]),
	.datad(\VDG|row_count [3]),
	.cin(gnd),
	.combout(\VDG|Equal15~0_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|Equal15~0 .lut_mask = 16'h7FFF;
defparam \VDG|Equal15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N16
cycloneive_lcell_comb \VDG|row_count[4]~18 (
// Equation(s):
// \VDG|row_count[4]~18_combout  = (\VDG|row_count [4] & (\VDG|row_count[3]~17  $ (GND))) # (!\VDG|row_count [4] & (!\VDG|row_count[3]~17  & VCC))
// \VDG|row_count[4]~19  = CARRY((\VDG|row_count [4] & !\VDG|row_count[3]~17 ))

	.dataa(gnd),
	.datab(\VDG|row_count [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VDG|row_count[3]~17 ),
	.combout(\VDG|row_count[4]~18_combout ),
	.cout(\VDG|row_count[4]~19 ));
// synopsys translate_off
defparam \VDG|row_count[4]~18 .lut_mask = 16'hC30C;
defparam \VDG|row_count[4]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y17_N17
dffeas \VDG|row_count[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\VDG|row_count[4]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VDG|row_count[2]~26_combout ),
	.sload(gnd),
	.ena(\VDG|cell_line[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|row_count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|row_count[4] .is_wysiwyg = "true";
defparam \VDG|row_count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N18
cycloneive_lcell_comb \VDG|row_count[5]~20 (
// Equation(s):
// \VDG|row_count[5]~20_combout  = (\VDG|row_count [5] & (!\VDG|row_count[4]~19 )) # (!\VDG|row_count [5] & ((\VDG|row_count[4]~19 ) # (GND)))
// \VDG|row_count[5]~21  = CARRY((!\VDG|row_count[4]~19 ) # (!\VDG|row_count [5]))

	.dataa(gnd),
	.datab(\VDG|row_count [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VDG|row_count[4]~19 ),
	.combout(\VDG|row_count[5]~20_combout ),
	.cout(\VDG|row_count[5]~21 ));
// synopsys translate_off
defparam \VDG|row_count[5]~20 .lut_mask = 16'h3C3F;
defparam \VDG|row_count[5]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y17_N19
dffeas \VDG|row_count[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\VDG|row_count[5]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VDG|row_count[2]~26_combout ),
	.sload(gnd),
	.ena(\VDG|cell_line[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|row_count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|row_count[5] .is_wysiwyg = "true";
defparam \VDG|row_count[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N20
cycloneive_lcell_comb \VDG|row_count[6]~22 (
// Equation(s):
// \VDG|row_count[6]~22_combout  = (\VDG|row_count [6] & (\VDG|row_count[5]~21  $ (GND))) # (!\VDG|row_count [6] & (!\VDG|row_count[5]~21  & VCC))
// \VDG|row_count[6]~23  = CARRY((\VDG|row_count [6] & !\VDG|row_count[5]~21 ))

	.dataa(gnd),
	.datab(\VDG|row_count [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VDG|row_count[5]~21 ),
	.combout(\VDG|row_count[6]~22_combout ),
	.cout(\VDG|row_count[6]~23 ));
// synopsys translate_off
defparam \VDG|row_count[6]~22 .lut_mask = 16'hC30C;
defparam \VDG|row_count[6]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y17_N21
dffeas \VDG|row_count[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\VDG|row_count[6]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VDG|row_count[2]~26_combout ),
	.sload(gnd),
	.ena(\VDG|cell_line[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|row_count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|row_count[6] .is_wysiwyg = "true";
defparam \VDG|row_count[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N22
cycloneive_lcell_comb \VDG|row_count[7]~24 (
// Equation(s):
// \VDG|row_count[7]~24_combout  = \VDG|row_count [7] $ (\VDG|row_count[6]~23 )

	.dataa(\VDG|row_count [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\VDG|row_count[6]~23 ),
	.combout(\VDG|row_count[7]~24_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|row_count[7]~24 .lut_mask = 16'h5A5A;
defparam \VDG|row_count[7]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y17_N23
dffeas \VDG|row_count[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\VDG|row_count[7]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VDG|row_count[2]~26_combout ),
	.sload(gnd),
	.ena(\VDG|cell_line[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|row_count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|row_count[7] .is_wysiwyg = "true";
defparam \VDG|row_count[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N4
cycloneive_lcell_comb \VDG|Equal15~1 (
// Equation(s):
// \VDG|Equal15~1_combout  = (\VDG|row_count [6]) # (((!\VDG|row_count [5]) # (!\VDG|row_count [7])) # (!\VDG|row_count [4]))

	.dataa(\VDG|row_count [6]),
	.datab(\VDG|row_count [4]),
	.datac(\VDG|row_count [7]),
	.datad(\VDG|row_count [5]),
	.cin(gnd),
	.combout(\VDG|Equal15~1_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|Equal15~1 .lut_mask = 16'hBFFF;
defparam \VDG|Equal15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N24
cycloneive_lcell_comb \VDG|row_count[2]~26 (
// Equation(s):
// \VDG|row_count[2]~26_combout  = ((\reset~q ) # ((!\VDG|Equal15~0_combout  & !\VDG|Equal15~1_combout ))) # (!\VDG|active_area~q )

	.dataa(\VDG|active_area~q ),
	.datab(\VDG|Equal15~0_combout ),
	.datac(\VDG|Equal15~1_combout ),
	.datad(\reset~q ),
	.cin(gnd),
	.combout(\VDG|row_count[2]~26_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|row_count[2]~26 .lut_mask = 16'hFF57;
defparam \VDG|row_count[2]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y17_N9
dffeas \VDG|row_count[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\VDG|row_count[0]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VDG|row_count[2]~26_combout ),
	.sload(gnd),
	.ena(\VDG|cell_line[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|row_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|row_count[0] .is_wysiwyg = "true";
defparam \VDG|row_count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N10
cycloneive_lcell_comb \VDG|row_count[1]~12 (
// Equation(s):
// \VDG|row_count[1]~12_combout  = (\VDG|row_count [1] & (!\VDG|row_count[0]~11 )) # (!\VDG|row_count [1] & ((\VDG|row_count[0]~11 ) # (GND)))
// \VDG|row_count[1]~13  = CARRY((!\VDG|row_count[0]~11 ) # (!\VDG|row_count [1]))

	.dataa(\VDG|row_count [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VDG|row_count[0]~11 ),
	.combout(\VDG|row_count[1]~12_combout ),
	.cout(\VDG|row_count[1]~13 ));
// synopsys translate_off
defparam \VDG|row_count[1]~12 .lut_mask = 16'h5A5F;
defparam \VDG|row_count[1]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y17_N13
dffeas \VDG|row_count[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\VDG|row_count[2]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VDG|row_count[2]~26_combout ),
	.sload(gnd),
	.ena(\VDG|cell_line[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|row_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|row_count[2] .is_wysiwyg = "true";
defparam \VDG|row_count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N0
cycloneive_lcell_comb \VDG|cell_count[0]~4 (
// Equation(s):
// \VDG|cell_count[0]~4_combout  = (\VDG|Equal16~0_combout  & (\VDG|cell_count [0] & VCC)) # (!\VDG|Equal16~0_combout  & (\VDG|cell_count [0] $ (VCC)))
// \VDG|cell_count[0]~5  = CARRY((!\VDG|Equal16~0_combout  & \VDG|cell_count [0]))

	.dataa(\VDG|Equal16~0_combout ),
	.datab(\VDG|cell_count [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\VDG|cell_count[0]~4_combout ),
	.cout(\VDG|cell_count[0]~5 ));
// synopsys translate_off
defparam \VDG|cell_count[0]~4 .lut_mask = 16'h9944;
defparam \VDG|cell_count[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y17_N1
dffeas \VDG|cell_count[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\VDG|cell_count[0]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VDG|col_count[3]~8_combout ),
	.sload(gnd),
	.ena(\VDG|cell_line[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|cell_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|cell_count[0] .is_wysiwyg = "true";
defparam \VDG|cell_count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N2
cycloneive_lcell_comb \VDG|cell_count[1]~6 (
// Equation(s):
// \VDG|cell_count[1]~6_combout  = (\VDG|cell_count [1] & (!\VDG|cell_count[0]~5 )) # (!\VDG|cell_count [1] & ((\VDG|cell_count[0]~5 ) # (GND)))
// \VDG|cell_count[1]~7  = CARRY((!\VDG|cell_count[0]~5 ) # (!\VDG|cell_count [1]))

	.dataa(gnd),
	.datab(\VDG|cell_count [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VDG|cell_count[0]~5 ),
	.combout(\VDG|cell_count[1]~6_combout ),
	.cout(\VDG|cell_count[1]~7 ));
// synopsys translate_off
defparam \VDG|cell_count[1]~6 .lut_mask = 16'h3C3F;
defparam \VDG|cell_count[1]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y17_N3
dffeas \VDG|cell_count[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\VDG|cell_count[1]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VDG|col_count[3]~8_combout ),
	.sload(gnd),
	.ena(\VDG|cell_line[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|cell_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|cell_count[1] .is_wysiwyg = "true";
defparam \VDG|cell_count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N8
cycloneive_lcell_comb \VDG|next_DA[6]~1 (
// Equation(s):
// \VDG|next_DA[6]~1_combout  = (\VDG|AG_s~q  & (\VDG|row_count [2])) # (!\VDG|AG_s~q  & ((\VDG|cell_count [1])))

	.dataa(\VDG|AG_s~q ),
	.datab(gnd),
	.datac(\VDG|row_count [2]),
	.datad(\VDG|cell_count [1]),
	.cin(gnd),
	.combout(\VDG|next_DA[6]~1_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|next_DA[6]~1 .lut_mask = 16'hF5A0;
defparam \VDG|next_DA[6]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N20
cycloneive_lcell_comb \VDG|horiz_advance~0 (
// Equation(s):
// \VDG|horiz_advance~0_combout  = (!\VDG|horiz_scaler [0] & !\VDG|horiz_scaler [2])

	.dataa(gnd),
	.datab(\VDG|horiz_scaler [0]),
	.datac(\VDG|horiz_scaler [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\VDG|horiz_advance~0_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|horiz_advance~0 .lut_mask = 16'h0303;
defparam \VDG|horiz_advance~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y17_N9
dffeas \VDG|DA[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\VDG|next_DA[6]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VDG|horiz_advance~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|DA [6]),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|DA[6] .is_wysiwyg = "true";
defparam \VDG|DA[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y22_N8
cycloneive_lcell_comb \multiHEX|frame_clk_inst|count[0]~51 (
// Equation(s):
// \multiHEX|frame_clk_inst|count[0]~51_combout  = !\multiHEX|frame_clk_inst|count [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\multiHEX|frame_clk_inst|count [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\multiHEX|frame_clk_inst|count[0]~51_combout ),
	.cout());
// synopsys translate_off
defparam \multiHEX|frame_clk_inst|count[0]~51 .lut_mask = 16'h0F0F;
defparam \multiHEX|frame_clk_inst|count[0]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y22_N9
dffeas \multiHEX|frame_clk_inst|count[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\multiHEX|frame_clk_inst|count[0]~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multiHEX|frame_clk_inst|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \multiHEX|frame_clk_inst|count[0] .is_wysiwyg = "true";
defparam \multiHEX|frame_clk_inst|count[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y17_N1
dffeas \arbiter_inst|system_address[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\arbiter_inst|system_address[6]~0_combout ),
	.asdata(\VDG|DA [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\multiHEX|frame_clk_inst|count [0]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arbiter_inst|system_address [6]),
	.prn(vcc));
// synopsys translate_off
defparam \arbiter_inst|system_address[6] .is_wysiwyg = "true";
defparam \arbiter_inst|system_address[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y15_N25
dffeas rw_s(
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|rw~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rw_s~q ),
	.prn(vcc));
// synopsys translate_off
defparam rw_s.is_wysiwyg = "true";
defparam rw_s.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N28
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector3~1 (
// Equation(s):
// \CPU0|cpu01_inst|Selector3~1_combout  = (\CPU0|cpu01_inst|address~3_combout  & (\CPU0|cpu01_inst|Selector3~0_combout )) # (!\CPU0|cpu01_inst|address~3_combout  & ((\CPU0|cpu01_inst|sp [12])))

	.dataa(\CPU0|cpu01_inst|Selector3~0_combout ),
	.datab(\CPU0|cpu01_inst|address~3_combout ),
	.datac(gnd),
	.datad(\CPU0|cpu01_inst|sp [12]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector3~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector3~1 .lut_mask = 16'hBB88;
defparam \CPU0|cpu01_inst|Selector3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y17_N29
dffeas \CPU_address_s[12] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|Selector3~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(CPU_address_s[12]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_address_s[12] .is_wysiwyg = "true";
defparam \CPU_address_s[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N2
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector2~1 (
// Equation(s):
// \CPU0|cpu01_inst|Selector2~1_combout  = (\CPU0|cpu01_inst|address~3_combout  & (\CPU0|cpu01_inst|Selector2~0_combout )) # (!\CPU0|cpu01_inst|address~3_combout  & ((\CPU0|cpu01_inst|sp [13])))

	.dataa(gnd),
	.datab(\CPU0|cpu01_inst|Selector2~0_combout ),
	.datac(\CPU0|cpu01_inst|address~3_combout ),
	.datad(\CPU0|cpu01_inst|sp [13]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector2~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector2~1 .lut_mask = 16'hCFC0;
defparam \CPU0|cpu01_inst|Selector2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y17_N3
dffeas \CPU_address_s[13] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|Selector2~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(CPU_address_s[13]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_address_s[13] .is_wysiwyg = "true";
defparam \CPU_address_s[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N16
cycloneive_lcell_comb \RAM_E~0 (
// Equation(s):
// \RAM_E~0_combout  = (!CPU_address_s[12] & !CPU_address_s[13])

	.dataa(gnd),
	.datab(CPU_address_s[12]),
	.datac(gnd),
	.datad(CPU_address_s[13]),
	.cin(gnd),
	.combout(\RAM_E~0_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_E~0 .lut_mask = 16'h0033;
defparam \RAM_E~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y17_N25
dffeas \CPU_address_s[14] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|Selector1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(CPU_address_s[14]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_address_s[14] .is_wysiwyg = "true";
defparam \CPU_address_s[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N8
cycloneive_lcell_comb KBD_E(
// Equation(s):
// \KBD_E~combout  = (\ROM_E~0_combout  & (\rw_s~q  & (!\RAM_E~0_combout  & !CPU_address_s[14])))

	.dataa(\ROM_E~0_combout ),
	.datab(\rw_s~q ),
	.datac(\RAM_E~0_combout ),
	.datad(CPU_address_s[14]),
	.cin(gnd),
	.combout(\KBD_E~combout ),
	.cout());
// synopsys translate_off
defparam KBD_E.lut_mask = 16'h0008;
defparam KBD_E.sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y18_N9
dffeas KBD_E_S(
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\KBD_E~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\KBD_E_S~q ),
	.prn(vcc));
// synopsys translate_off
defparam KBD_E_S.is_wysiwyg = "true";
defparam KBD_E_S.power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y17_N9
dffeas E_CLK_S(
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|WideOr172~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\E_CLK_S~q ),
	.prn(vcc));
// synopsys translate_off
defparam E_CLK_S.is_wysiwyg = "true";
defparam E_CLK_S.power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y14_N5
dffeas \CPU_address_s[15] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|Selector0~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(CPU_address_s[15]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_address_s[15] .is_wysiwyg = "true";
defparam \CPU_address_s[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N6
cycloneive_lcell_comb ROM_E(
// Equation(s):
// \ROM_E~combout  = (CPU_address_s[14] & (\E_CLK_S~q  & CPU_address_s[15]))

	.dataa(gnd),
	.datab(CPU_address_s[14]),
	.datac(\E_CLK_S~q ),
	.datad(CPU_address_s[15]),
	.cin(gnd),
	.combout(\ROM_E~combout ),
	.cout());
// synopsys translate_off
defparam ROM_E.lut_mask = 16'hC000;
defparam ROM_E.sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y18_N7
dffeas ROM_E_S(
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\ROM_E~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ROM_E_S~q ),
	.prn(vcc));
// synopsys translate_off
defparam ROM_E_S.is_wysiwyg = "true";
defparam ROM_E_S.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N20
cycloneive_lcell_comb \DATA_IN[6]~3 (
// Equation(s):
// \DATA_IN[6]~3_combout  = (\ROM_E_S~q  & (\arbiter_inst|ROM_data_out [6])) # (!\ROM_E_S~q  & (((\arbiter_inst|system_address [6]) # (\KBD_E_S~q ))))

	.dataa(\arbiter_inst|ROM_data_out [6]),
	.datab(\arbiter_inst|system_address [6]),
	.datac(\KBD_E_S~q ),
	.datad(\ROM_E_S~q ),
	.cin(gnd),
	.combout(\DATA_IN[6]~3_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_IN[6]~3 .lut_mask = 16'hAAFC;
defparam \DATA_IN[6]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N12
cycloneive_lcell_comb \RAM_E~1 (
// Equation(s):
// \RAM_E~1_combout  = (\E_CLK_S~q  & ((CPU_address_s[15] & (\RAM_E~0_combout  & !CPU_address_s[14])) # (!CPU_address_s[15] & ((CPU_address_s[14])))))

	.dataa(CPU_address_s[15]),
	.datab(\E_CLK_S~q ),
	.datac(\RAM_E~0_combout ),
	.datad(CPU_address_s[14]),
	.cin(gnd),
	.combout(\RAM_E~1_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_E~1 .lut_mask = 16'h4480;
defparam \RAM_E~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y18_N13
dffeas RAM_E_S(
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\RAM_E~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_E_S~q ),
	.prn(vcc));
// synopsys translate_off
defparam RAM_E_S.is_wysiwyg = "true";
defparam RAM_E_S.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N2
cycloneive_lcell_comb \arbiter_inst|RW_out~0 (
// Equation(s):
// \arbiter_inst|RW_out~0_combout  = (!\CPU0|cpu01_inst|rw~0_combout  & (\CPU0|cpu01_inst|WideOr172~combout  & !\multiHEX|frame_clk_inst|count [0]))

	.dataa(\CPU0|cpu01_inst|rw~0_combout ),
	.datab(\CPU0|cpu01_inst|WideOr172~combout ),
	.datac(\multiHEX|frame_clk_inst|count [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\arbiter_inst|RW_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \arbiter_inst|RW_out~0 .lut_mask = 16'h0404;
defparam \arbiter_inst|RW_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y17_N3
dffeas \arbiter_inst|RW_out (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\arbiter_inst|RW_out~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arbiter_inst|RW_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \arbiter_inst|RW_out .is_wysiwyg = "true";
defparam \arbiter_inst|RW_out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N18
cycloneive_lcell_comb \RAM_W~1 (
// Equation(s):
// \RAM_W~1_combout  = (!\arbiter_inst|RW_out~q ) # (!\RAM_W~0_combout )

	.dataa(\RAM_W~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\arbiter_inst|RW_out~q ),
	.cin(gnd),
	.combout(\RAM_W~1_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_W~1 .lut_mask = 16'h55FF;
defparam \RAM_W~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\PLL_inst|altpll_component|auto_generated|wire_pll1_clk [2]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ));
// synopsys translate_off
defparam \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl .clock_type = "global clock";
defparam \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N4
cycloneive_lcell_comb \arbiter_inst|system_address~12 (
// Equation(s):
// \arbiter_inst|system_address~12_combout  = (!\multiHEX|frame_clk_inst|count [0] & ((\CPU0|cpu01_inst|address~3_combout  & (\CPU0|cpu01_inst|Selector2~0_combout )) # (!\CPU0|cpu01_inst|address~3_combout  & ((\CPU0|cpu01_inst|sp [13])))))

	.dataa(\CPU0|cpu01_inst|address~3_combout ),
	.datab(\CPU0|cpu01_inst|Selector2~0_combout ),
	.datac(\multiHEX|frame_clk_inst|count [0]),
	.datad(\CPU0|cpu01_inst|sp [13]),
	.cin(gnd),
	.combout(\arbiter_inst|system_address~12_combout ),
	.cout());
// synopsys translate_off
defparam \arbiter_inst|system_address~12 .lut_mask = 16'h0D08;
defparam \arbiter_inst|system_address~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y17_N5
dffeas \arbiter_inst|system_address[13] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\arbiter_inst|system_address~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arbiter_inst|system_address [13]),
	.prn(vcc));
// synopsys translate_off
defparam \arbiter_inst|system_address[13] .is_wysiwyg = "true";
defparam \arbiter_inst|system_address[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N22
cycloneive_lcell_comb \arbiter_inst|system_address~13 (
// Equation(s):
// \arbiter_inst|system_address~13_combout  = (\multiHEX|frame_clk_inst|count [0]) # ((\CPU0|cpu01_inst|address~3_combout  & ((\CPU0|cpu01_inst|Selector1~0_combout ))) # (!\CPU0|cpu01_inst|address~3_combout  & (\CPU0|cpu01_inst|sp [14])))

	.dataa(\CPU0|cpu01_inst|address~3_combout ),
	.datab(\CPU0|cpu01_inst|sp [14]),
	.datac(\multiHEX|frame_clk_inst|count [0]),
	.datad(\CPU0|cpu01_inst|Selector1~0_combout ),
	.cin(gnd),
	.combout(\arbiter_inst|system_address~13_combout ),
	.cout());
// synopsys translate_off
defparam \arbiter_inst|system_address~13 .lut_mask = 16'hFEF4;
defparam \arbiter_inst|system_address~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y17_N23
dffeas \arbiter_inst|system_address[14] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\arbiter_inst|system_address~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arbiter_inst|system_address [14]),
	.prn(vcc));
// synopsys translate_off
defparam \arbiter_inst|system_address[14] .is_wysiwyg = "true";
defparam \arbiter_inst|system_address[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N16
cycloneive_lcell_comb \RAM_inst|altsyncram_component|auto_generated|decode3|w_anode194w[2]~1 (
// Equation(s):
// \RAM_inst|altsyncram_component|auto_generated|decode3|w_anode194w[2]~1_combout  = (!\arbiter_inst|system_address [13] & !\arbiter_inst|system_address [14])

	.dataa(gnd),
	.datab(gnd),
	.datac(\arbiter_inst|system_address [13]),
	.datad(\arbiter_inst|system_address [14]),
	.cin(gnd),
	.combout(\RAM_inst|altsyncram_component|auto_generated|decode3|w_anode194w[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_inst|altsyncram_component|auto_generated|decode3|w_anode194w[2]~1 .lut_mask = 16'h000F;
defparam \RAM_inst|altsyncram_component|auto_generated|decode3|w_anode194w[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y14_N9
dffeas \arbiter_inst|memory_data_out[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|Selector19~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\multiHEX|frame_clk_inst|count [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arbiter_inst|memory_data_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \arbiter_inst|memory_data_out[4] .is_wysiwyg = "true";
defparam \arbiter_inst|memory_data_out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N0
cycloneive_lcell_comb \VDG|DA[0]~feeder (
// Equation(s):
// \VDG|DA[0]~feeder_combout  = \VDG|col_count [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\VDG|col_count [3]),
	.cin(gnd),
	.combout(\VDG|DA[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|DA[0]~feeder .lut_mask = 16'hFF00;
defparam \VDG|DA[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y15_N1
dffeas \VDG|DA[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\VDG|DA[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VDG|horiz_advance~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|DA [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|DA[0] .is_wysiwyg = "true";
defparam \VDG|DA[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N28
cycloneive_lcell_comb \arbiter_inst|system_address~8 (
// Equation(s):
// \arbiter_inst|system_address~8_combout  = (\multiHEX|frame_clk_inst|count [0] & ((\VDG|DA [0]))) # (!\multiHEX|frame_clk_inst|count [0] & (\CPU0|cpu01_inst|Selector15~12_combout ))

	.dataa(\CPU0|cpu01_inst|Selector15~12_combout ),
	.datab(\VDG|DA [0]),
	.datac(\multiHEX|frame_clk_inst|count [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\arbiter_inst|system_address~8_combout ),
	.cout());
// synopsys translate_off
defparam \arbiter_inst|system_address~8 .lut_mask = 16'hCACA;
defparam \arbiter_inst|system_address~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y15_N29
dffeas \arbiter_inst|system_address[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\arbiter_inst|system_address~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arbiter_inst|system_address [0]),
	.prn(vcc));
// synopsys translate_off
defparam \arbiter_inst|system_address[0] .is_wysiwyg = "true";
defparam \arbiter_inst|system_address[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N14
cycloneive_lcell_comb \arbiter_inst|system_address~11 (
// Equation(s):
// \arbiter_inst|system_address~11_combout  = (\multiHEX|frame_clk_inst|count [0] & (\VDG|DA [1])) # (!\multiHEX|frame_clk_inst|count [0] & ((\CPU0|cpu01_inst|Selector14~combout )))

	.dataa(\VDG|DA [1]),
	.datab(gnd),
	.datac(\multiHEX|frame_clk_inst|count [0]),
	.datad(\CPU0|cpu01_inst|Selector14~combout ),
	.cin(gnd),
	.combout(\arbiter_inst|system_address~11_combout ),
	.cout());
// synopsys translate_off
defparam \arbiter_inst|system_address~11 .lut_mask = 16'hAFA0;
defparam \arbiter_inst|system_address~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y15_N15
dffeas \arbiter_inst|system_address[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\arbiter_inst|system_address~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arbiter_inst|system_address [1]),
	.prn(vcc));
// synopsys translate_off
defparam \arbiter_inst|system_address[1] .is_wysiwyg = "true";
defparam \arbiter_inst|system_address[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N12
cycloneive_lcell_comb \VDG|col_count[5]~20 (
// Equation(s):
// \VDG|col_count[5]~20_combout  = (\VDG|col_count [5] & (!\VDG|col_count[4]~19 )) # (!\VDG|col_count [5] & ((\VDG|col_count[4]~19 ) # (GND)))
// \VDG|col_count[5]~21  = CARRY((!\VDG|col_count[4]~19 ) # (!\VDG|col_count [5]))

	.dataa(\VDG|col_count [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VDG|col_count[4]~19 ),
	.combout(\VDG|col_count[5]~20_combout ),
	.cout(\VDG|col_count[5]~21 ));
// synopsys translate_off
defparam \VDG|col_count[5]~20 .lut_mask = 16'h5A5F;
defparam \VDG|col_count[5]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y17_N13
dffeas \VDG|col_count[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\VDG|col_count[5]~20_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\VDG|col_count[3]~8_combout ),
	.ena(\VDG|col_count[3]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|col_count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|col_count[5] .is_wysiwyg = "true";
defparam \VDG|col_count[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N30
cycloneive_lcell_comb \VDG|DA[2]~feeder (
// Equation(s):
// \VDG|DA[2]~feeder_combout  = \VDG|col_count [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\VDG|col_count [5]),
	.cin(gnd),
	.combout(\VDG|DA[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|DA[2]~feeder .lut_mask = 16'hFF00;
defparam \VDG|DA[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y17_N31
dffeas \VDG|DA[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\VDG|DA[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VDG|horiz_advance~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|DA [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|DA[2] .is_wysiwyg = "true";
defparam \VDG|DA[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N22
cycloneive_lcell_comb \arbiter_inst|system_address~10 (
// Equation(s):
// \arbiter_inst|system_address~10_combout  = (\multiHEX|frame_clk_inst|count [0] & (\VDG|DA [2])) # (!\multiHEX|frame_clk_inst|count [0] & ((\CPU0|cpu01_inst|Selector13~combout )))

	.dataa(gnd),
	.datab(\VDG|DA [2]),
	.datac(\multiHEX|frame_clk_inst|count [0]),
	.datad(\CPU0|cpu01_inst|Selector13~combout ),
	.cin(gnd),
	.combout(\arbiter_inst|system_address~10_combout ),
	.cout());
// synopsys translate_off
defparam \arbiter_inst|system_address~10 .lut_mask = 16'hCFC0;
defparam \arbiter_inst|system_address~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y14_N23
dffeas \arbiter_inst|system_address[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\arbiter_inst|system_address~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arbiter_inst|system_address [2]),
	.prn(vcc));
// synopsys translate_off
defparam \arbiter_inst|system_address[2] .is_wysiwyg = "true";
defparam \arbiter_inst|system_address[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N14
cycloneive_lcell_comb \VDG|col_count[6]~22 (
// Equation(s):
// \VDG|col_count[6]~22_combout  = (\VDG|col_count [6] & (\VDG|col_count[5]~21  $ (GND))) # (!\VDG|col_count [6] & (!\VDG|col_count[5]~21  & VCC))
// \VDG|col_count[6]~23  = CARRY((\VDG|col_count [6] & !\VDG|col_count[5]~21 ))

	.dataa(gnd),
	.datab(\VDG|col_count [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VDG|col_count[5]~21 ),
	.combout(\VDG|col_count[6]~22_combout ),
	.cout(\VDG|col_count[6]~23 ));
// synopsys translate_off
defparam \VDG|col_count[6]~22 .lut_mask = 16'hC30C;
defparam \VDG|col_count[6]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y17_N15
dffeas \VDG|col_count[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\VDG|col_count[6]~22_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\VDG|col_count[3]~8_combout ),
	.ena(\VDG|col_count[3]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|col_count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|col_count[6] .is_wysiwyg = "true";
defparam \VDG|col_count[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N4
cycloneive_lcell_comb \VDG|DA[3]~feeder (
// Equation(s):
// \VDG|DA[3]~feeder_combout  = \VDG|col_count [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\VDG|col_count [6]),
	.cin(gnd),
	.combout(\VDG|DA[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|DA[3]~feeder .lut_mask = 16'hFF00;
defparam \VDG|DA[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y12_N5
dffeas \VDG|DA[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\VDG|DA[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VDG|horiz_advance~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|DA [3]),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|DA[3] .is_wysiwyg = "true";
defparam \VDG|DA[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N18
cycloneive_lcell_comb \arbiter_inst|system_address~9 (
// Equation(s):
// \arbiter_inst|system_address~9_combout  = (\multiHEX|frame_clk_inst|count [0] & ((\VDG|DA [3]))) # (!\multiHEX|frame_clk_inst|count [0] & (\CPU0|cpu01_inst|Selector12~combout ))

	.dataa(gnd),
	.datab(\CPU0|cpu01_inst|Selector12~combout ),
	.datac(\multiHEX|frame_clk_inst|count [0]),
	.datad(\VDG|DA [3]),
	.cin(gnd),
	.combout(\arbiter_inst|system_address~9_combout ),
	.cout());
// synopsys translate_off
defparam \arbiter_inst|system_address~9 .lut_mask = 16'hFC0C;
defparam \arbiter_inst|system_address~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y12_N19
dffeas \arbiter_inst|system_address[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\arbiter_inst|system_address~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arbiter_inst|system_address [3]),
	.prn(vcc));
// synopsys translate_off
defparam \arbiter_inst|system_address[3] .is_wysiwyg = "true";
defparam \arbiter_inst|system_address[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N16
cycloneive_lcell_comb \VDG|col_count[7]~24 (
// Equation(s):
// \VDG|col_count[7]~24_combout  = \VDG|col_count [7] $ (\VDG|col_count[6]~23 )

	.dataa(gnd),
	.datab(\VDG|col_count [7]),
	.datac(gnd),
	.datad(gnd),
	.cin(\VDG|col_count[6]~23 ),
	.combout(\VDG|col_count[7]~24_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|col_count[7]~24 .lut_mask = 16'h3C3C;
defparam \VDG|col_count[7]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y17_N17
dffeas \VDG|col_count[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\VDG|col_count[7]~24_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\VDG|col_count[3]~8_combout ),
	.ena(\VDG|col_count[3]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|col_count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|col_count[7] .is_wysiwyg = "true";
defparam \VDG|col_count[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N14
cycloneive_lcell_comb \VDG|DA[4]~feeder (
// Equation(s):
// \VDG|DA[4]~feeder_combout  = \VDG|col_count [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\VDG|col_count [7]),
	.cin(gnd),
	.combout(\VDG|DA[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|DA[4]~feeder .lut_mask = 16'hFF00;
defparam \VDG|DA[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y17_N15
dffeas \VDG|DA[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\VDG|DA[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VDG|horiz_advance~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|DA [4]),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|DA[4] .is_wysiwyg = "true";
defparam \VDG|DA[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y17_N27
dffeas \arbiter_inst|system_address[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\arbiter_inst|system_address[4]~3_combout ),
	.asdata(\VDG|DA [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\multiHEX|frame_clk_inst|count [0]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arbiter_inst|system_address [4]),
	.prn(vcc));
// synopsys translate_off
defparam \arbiter_inst|system_address[4] .is_wysiwyg = "true";
defparam \arbiter_inst|system_address[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N18
cycloneive_lcell_comb \VDG_control[3]~feeder (
// Equation(s):
// \VDG_control[3]~feeder_combout  = \CPU0|cpu01_inst|Selector18~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU0|cpu01_inst|Selector18~6_combout ),
	.cin(gnd),
	.combout(\VDG_control[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VDG_control[3]~feeder .lut_mask = 16'hFF00;
defparam \VDG_control[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N24
cycloneive_lcell_comb VDG_E(
// Equation(s):
// \VDG_E~combout  = (\ROM_E~0_combout  & (!\rw_s~q  & (!\RAM_E~0_combout  & !CPU_address_s[14])))

	.dataa(\ROM_E~0_combout ),
	.datab(\rw_s~q ),
	.datac(\RAM_E~0_combout ),
	.datad(CPU_address_s[14]),
	.cin(gnd),
	.combout(\VDG_E~combout ),
	.cout());
// synopsys translate_off
defparam VDG_E.lut_mask = 16'h0002;
defparam VDG_E.sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y18_N25
dffeas VDG_E_S(
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\VDG_E~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG_E_S~q ),
	.prn(vcc));
// synopsys translate_off
defparam VDG_E_S.is_wysiwyg = "true";
defparam VDG_E_S.power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y14_N19
dffeas \VDG_control[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\VDG_control[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VDG_E_S~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(VDG_control[3]),
	.prn(vcc));
// synopsys translate_off
defparam \VDG_control[3] .is_wysiwyg = "true";
defparam \VDG_control[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N20
cycloneive_lcell_comb \VDG|DD_s[6]~1 (
// Equation(s):
// \VDG|DD_s[6]~1_combout  = (\VDG|DD_s[6]~0_combout  & (!\VDG|horiz_scaler [0] & !\VDG|horiz_scaler [2]))

	.dataa(\VDG|DD_s[6]~0_combout ),
	.datab(\VDG|horiz_scaler [0]),
	.datac(\VDG|horiz_scaler [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\VDG|DD_s[6]~1_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|DD_s[6]~1 .lut_mask = 16'h0202;
defparam \VDG|DD_s[6]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y17_N13
dffeas \VDG|AG_s (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(VDG_control[3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VDG|DD_s[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|AG_s~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|AG_s .is_wysiwyg = "true";
defparam \VDG|AG_s .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y17_N11
dffeas \VDG|row_count[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\VDG|row_count[1]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VDG|row_count[2]~26_combout ),
	.sload(gnd),
	.ena(\VDG|cell_line[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|row_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|row_count[1] .is_wysiwyg = "true";
defparam \VDG|row_count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N26
cycloneive_lcell_comb \VDG|next_DA[5]~2 (
// Equation(s):
// \VDG|next_DA[5]~2_combout  = (\VDG|AG_s~q  & (\VDG|row_count [1])) # (!\VDG|AG_s~q  & ((\VDG|cell_count [0])))

	.dataa(gnd),
	.datab(\VDG|AG_s~q ),
	.datac(\VDG|row_count [1]),
	.datad(\VDG|cell_count [0]),
	.cin(gnd),
	.combout(\VDG|next_DA[5]~2_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|next_DA[5]~2 .lut_mask = 16'hF3C0;
defparam \VDG|next_DA[5]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y16_N27
dffeas \VDG|DA[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\VDG|next_DA[5]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VDG|horiz_advance~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|DA [5]),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|DA[5] .is_wysiwyg = "true";
defparam \VDG|DA[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y16_N17
dffeas \arbiter_inst|system_address[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\arbiter_inst|system_address[5]~2_combout ),
	.asdata(\VDG|DA [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\multiHEX|frame_clk_inst|count [0]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arbiter_inst|system_address [5]),
	.prn(vcc));
// synopsys translate_off
defparam \arbiter_inst|system_address[5] .is_wysiwyg = "true";
defparam \arbiter_inst|system_address[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N4
cycloneive_lcell_comb \VDG|cell_count[2]~8 (
// Equation(s):
// \VDG|cell_count[2]~8_combout  = (\VDG|cell_count [2] & (\VDG|cell_count[1]~7  $ (GND))) # (!\VDG|cell_count [2] & (!\VDG|cell_count[1]~7  & VCC))
// \VDG|cell_count[2]~9  = CARRY((\VDG|cell_count [2] & !\VDG|cell_count[1]~7 ))

	.dataa(gnd),
	.datab(\VDG|cell_count [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VDG|cell_count[1]~7 ),
	.combout(\VDG|cell_count[2]~8_combout ),
	.cout(\VDG|cell_count[2]~9 ));
// synopsys translate_off
defparam \VDG|cell_count[2]~8 .lut_mask = 16'hC30C;
defparam \VDG|cell_count[2]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y17_N5
dffeas \VDG|cell_count[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\VDG|cell_count[2]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VDG|col_count[3]~8_combout ),
	.sload(gnd),
	.ena(\VDG|cell_line[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|cell_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|cell_count[2] .is_wysiwyg = "true";
defparam \VDG|cell_count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N22
cycloneive_lcell_comb \VDG|next_DA[7]~0 (
// Equation(s):
// \VDG|next_DA[7]~0_combout  = (\VDG|AG_s~q  & (\VDG|row_count [3])) # (!\VDG|AG_s~q  & ((\VDG|cell_count [2])))

	.dataa(gnd),
	.datab(\VDG|row_count [3]),
	.datac(\VDG|cell_count [2]),
	.datad(\VDG|AG_s~q ),
	.cin(gnd),
	.combout(\VDG|next_DA[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|next_DA[7]~0 .lut_mask = 16'hCCF0;
defparam \VDG|next_DA[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y14_N23
dffeas \VDG|DA[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\VDG|next_DA[7]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VDG|horiz_advance~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|DA [7]),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|DA[7] .is_wysiwyg = "true";
defparam \VDG|DA[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y14_N25
dffeas \arbiter_inst|system_address[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\arbiter_inst|system_address[7]~1_combout ),
	.asdata(\VDG|DA [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\multiHEX|frame_clk_inst|count [0]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arbiter_inst|system_address [7]),
	.prn(vcc));
// synopsys translate_off
defparam \arbiter_inst|system_address[7] .is_wysiwyg = "true";
defparam \arbiter_inst|system_address[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y13_N11
dffeas \CPU0|cpu01_inst|sp[8] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|Selector172~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|cpu01_inst|sp[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|sp [8]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|sp[8] .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|sp[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y16_N17
dffeas \CPU0|cpu01_inst|pc[8] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|pc[8]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\CPU0|hold_s~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|pc [8]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|pc[8] .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|pc[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N6
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector7~0 (
// Equation(s):
// \CPU0|cpu01_inst|Selector7~0_combout  = (\CPU0|cpu01_inst|address~4_combout  & (\CPU0|cpu01_inst|ea [8])) # (!\CPU0|cpu01_inst|address~4_combout  & (((\CPU0|cpu01_inst|pc [8]) # (\CPU0|cpu01_inst|WideOr164~0_combout ))))

	.dataa(\CPU0|cpu01_inst|ea [8]),
	.datab(\CPU0|cpu01_inst|pc [8]),
	.datac(\CPU0|cpu01_inst|address~4_combout ),
	.datad(\CPU0|cpu01_inst|WideOr164~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector7~0 .lut_mask = 16'hAFAC;
defparam \CPU0|cpu01_inst|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N22
cycloneive_lcell_comb \arbiter_inst|system_address[8]~4 (
// Equation(s):
// \arbiter_inst|system_address[8]~4_combout  = (\CPU0|cpu01_inst|address~3_combout  & ((\CPU0|cpu01_inst|Selector7~0_combout ))) # (!\CPU0|cpu01_inst|address~3_combout  & (\CPU0|cpu01_inst|sp [8]))

	.dataa(\CPU0|cpu01_inst|address~3_combout ),
	.datab(\CPU0|cpu01_inst|sp [8]),
	.datac(gnd),
	.datad(\CPU0|cpu01_inst|Selector7~0_combout ),
	.cin(gnd),
	.combout(\arbiter_inst|system_address[8]~4_combout ),
	.cout());
// synopsys translate_off
defparam \arbiter_inst|system_address[8]~4 .lut_mask = 16'hEE44;
defparam \arbiter_inst|system_address[8]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N6
cycloneive_lcell_comb \VDG|cell_count[3]~10 (
// Equation(s):
// \VDG|cell_count[3]~10_combout  = \VDG|cell_count [3] $ (\VDG|cell_count[2]~9 )

	.dataa(\VDG|cell_count [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\VDG|cell_count[2]~9 ),
	.combout(\VDG|cell_count[3]~10_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|cell_count[3]~10 .lut_mask = 16'h5A5A;
defparam \VDG|cell_count[3]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y17_N7
dffeas \VDG|cell_count[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\VDG|cell_count[3]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VDG|col_count[3]~8_combout ),
	.sload(gnd),
	.ena(\VDG|cell_line[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|cell_count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|cell_count[3] .is_wysiwyg = "true";
defparam \VDG|cell_count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N26
cycloneive_lcell_comb \VDG|next_DA[8]~3 (
// Equation(s):
// \VDG|next_DA[8]~3_combout  = (\VDG|AG_s~q  & (\VDG|row_count [4])) # (!\VDG|AG_s~q  & ((\VDG|cell_count [3])))

	.dataa(gnd),
	.datab(\VDG|row_count [4]),
	.datac(\VDG|cell_count [3]),
	.datad(\VDG|AG_s~q ),
	.cin(gnd),
	.combout(\VDG|next_DA[8]~3_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|next_DA[8]~3 .lut_mask = 16'hCCF0;
defparam \VDG|next_DA[8]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y17_N27
dffeas \VDG|DA[8] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\VDG|next_DA[8]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VDG|horiz_advance~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|DA [8]),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|DA[8] .is_wysiwyg = "true";
defparam \VDG|DA[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y17_N23
dffeas \arbiter_inst|system_address[8] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\arbiter_inst|system_address[8]~4_combout ),
	.asdata(\VDG|DA [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\multiHEX|frame_clk_inst|count [0]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arbiter_inst|system_address [8]),
	.prn(vcc));
// synopsys translate_off
defparam \arbiter_inst|system_address[8] .is_wysiwyg = "true";
defparam \arbiter_inst|system_address[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N14
cycloneive_lcell_comb \VDG|next_DA[9]~4 (
// Equation(s):
// \VDG|next_DA[9]~4_combout  = (\VDG|AG_s~q  & \VDG|row_count [5])

	.dataa(\VDG|AG_s~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\VDG|row_count [5]),
	.cin(gnd),
	.combout(\VDG|next_DA[9]~4_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|next_DA[9]~4 .lut_mask = 16'hAA00;
defparam \VDG|next_DA[9]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y17_N15
dffeas \VDG|DA[9] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\VDG|next_DA[9]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VDG|horiz_advance~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|DA [9]),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|DA[9] .is_wysiwyg = "true";
defparam \VDG|DA[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y17_N21
dffeas \arbiter_inst|system_address[9] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\arbiter_inst|system_address[9]~5_combout ),
	.asdata(\VDG|DA [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\multiHEX|frame_clk_inst|count [0]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arbiter_inst|system_address [9]),
	.prn(vcc));
// synopsys translate_off
defparam \arbiter_inst|system_address[9] .is_wysiwyg = "true";
defparam \arbiter_inst|system_address[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N8
cycloneive_lcell_comb \VDG|next_DA[10]~5 (
// Equation(s):
// \VDG|next_DA[10]~5_combout  = (\VDG|row_count [6] & \VDG|AG_s~q )

	.dataa(\VDG|row_count [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(\VDG|AG_s~q ),
	.cin(gnd),
	.combout(\VDG|next_DA[10]~5_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|next_DA[10]~5 .lut_mask = 16'hAA00;
defparam \VDG|next_DA[10]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y16_N9
dffeas \VDG|DA[10] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\VDG|next_DA[10]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VDG|horiz_advance~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|DA [10]),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|DA[10] .is_wysiwyg = "true";
defparam \VDG|DA[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y16_N23
dffeas \arbiter_inst|system_address[10] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\arbiter_inst|system_address[10]~6_combout ),
	.asdata(\VDG|DA [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\multiHEX|frame_clk_inst|count [0]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arbiter_inst|system_address [10]),
	.prn(vcc));
// synopsys translate_off
defparam \arbiter_inst|system_address[10] .is_wysiwyg = "true";
defparam \arbiter_inst|system_address[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N14
cycloneive_lcell_comb \VDG|next_DA[11]~6 (
// Equation(s):
// \VDG|next_DA[11]~6_combout  = (\VDG|AG_s~q  & \VDG|row_count [7])

	.dataa(\VDG|AG_s~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\VDG|row_count [7]),
	.cin(gnd),
	.combout(\VDG|next_DA[11]~6_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|next_DA[11]~6 .lut_mask = 16'hAA00;
defparam \VDG|next_DA[11]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y16_N15
dffeas \VDG|DA[11] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\VDG|next_DA[11]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VDG|horiz_advance~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|DA [11]),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|DA[11] .is_wysiwyg = "true";
defparam \VDG|DA[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y16_N25
dffeas \arbiter_inst|system_address[11] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\arbiter_inst|system_address[11]~7_combout ),
	.asdata(\VDG|DA [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\multiHEX|frame_clk_inst|count [0]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arbiter_inst|system_address [11]),
	.prn(vcc));
// synopsys translate_off
defparam \arbiter_inst|system_address[11] .is_wysiwyg = "true";
defparam \arbiter_inst|system_address[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y16_N1
dffeas \arbiter_inst|memory_data_out[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|Selector17~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\multiHEX|frame_clk_inst|count [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arbiter_inst|memory_data_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \arbiter_inst|memory_data_out[6] .is_wysiwyg = "true";
defparam \arbiter_inst|memory_data_out[6] .power_up = "low";
// synopsys translate_on

// Location: M9K_X27_Y14_N0
cycloneive_ram_block \RAM_inst|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(\RAM_inst|altsyncram_component|auto_generated|decode3|w_anode194w[2]~0_combout ),
	.portare(\RAM_W~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\RAM_inst|altsyncram_component|auto_generated|decode3|w_anode194w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\arbiter_inst|memory_data_out [6],\arbiter_inst|memory_data_out [4]}),
	.portaaddr({\arbiter_inst|system_address [11],\arbiter_inst|system_address [10],\arbiter_inst|system_address [9],\arbiter_inst|system_address [8],\arbiter_inst|system_address [7],\arbiter_inst|system_address [6],\arbiter_inst|system_address [5],\arbiter_inst|system_address [4],
\arbiter_inst|system_address [3],\arbiter_inst|system_address [2],\arbiter_inst|system_address [1],\arbiter_inst|system_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_inst|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_n6f1:auto_generated|ALTSYNCRAM";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "single_port";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 12;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 2;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 4;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 4095;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 20480;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 8;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 12;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 2;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N14
cycloneive_lcell_comb \RAM_inst|altsyncram_component|auto_generated|rden_decode|w_anode211w[2]~0 (
// Equation(s):
// \RAM_inst|altsyncram_component|auto_generated|rden_decode|w_anode211w[2]~0_combout  = (!\arbiter_inst|system_address [13] & \arbiter_inst|system_address [14])

	.dataa(gnd),
	.datab(gnd),
	.datac(\arbiter_inst|system_address [13]),
	.datad(\arbiter_inst|system_address [14]),
	.cin(gnd),
	.combout(\RAM_inst|altsyncram_component|auto_generated|rden_decode|w_anode211w[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_inst|altsyncram_component|auto_generated|rden_decode|w_anode211w[2]~0 .lut_mask = 16'h0F00;
defparam \RAM_inst|altsyncram_component|auto_generated|rden_decode|w_anode211w[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N12
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector3~0 (
// Equation(s):
// \CPU0|cpu01_inst|Selector3~0_combout  = (\CPU0|cpu01_inst|address~4_combout  & (((\CPU0|cpu01_inst|ea [12])))) # (!\CPU0|cpu01_inst|address~4_combout  & ((\CPU0|cpu01_inst|pc [12]) # ((\CPU0|cpu01_inst|WideOr164~0_combout ))))

	.dataa(\CPU0|cpu01_inst|pc [12]),
	.datab(\CPU0|cpu01_inst|ea [12]),
	.datac(\CPU0|cpu01_inst|WideOr164~0_combout ),
	.datad(\CPU0|cpu01_inst|address~4_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector3~0 .lut_mask = 16'hCCFA;
defparam \CPU0|cpu01_inst|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N30
cycloneive_lcell_comb \arbiter_inst|system_address~14 (
// Equation(s):
// \arbiter_inst|system_address~14_combout  = (!\multiHEX|frame_clk_inst|count [0] & ((\CPU0|cpu01_inst|address~3_combout  & ((\CPU0|cpu01_inst|Selector3~0_combout ))) # (!\CPU0|cpu01_inst|address~3_combout  & (\CPU0|cpu01_inst|sp [12]))))

	.dataa(\CPU0|cpu01_inst|address~3_combout ),
	.datab(\CPU0|cpu01_inst|sp [12]),
	.datac(\multiHEX|frame_clk_inst|count [0]),
	.datad(\CPU0|cpu01_inst|Selector3~0_combout ),
	.cin(gnd),
	.combout(\arbiter_inst|system_address~14_combout ),
	.cout());
// synopsys translate_off
defparam \arbiter_inst|system_address~14 .lut_mask = 16'h0E04;
defparam \arbiter_inst|system_address~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y17_N31
dffeas \arbiter_inst|system_address[12] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\arbiter_inst|system_address~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arbiter_inst|system_address [12]),
	.prn(vcc));
// synopsys translate_off
defparam \arbiter_inst|system_address[12] .is_wysiwyg = "true";
defparam \arbiter_inst|system_address[12] .power_up = "low";
// synopsys translate_on

// Location: M9K_X15_Y11_N0
cycloneive_ram_block \RAM_inst|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(\RAM_inst|altsyncram_component|auto_generated|decode3|w_anode173w[2]~0_combout ),
	.portare(\RAM_W~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\RAM_inst|altsyncram_component|auto_generated|rden_decode|w_anode211w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\arbiter_inst|memory_data_out [6]}),
	.portaaddr({\arbiter_inst|system_address [12],\arbiter_inst|system_address [11],\arbiter_inst|system_address [10],\arbiter_inst|system_address [9],\arbiter_inst|system_address [8],\arbiter_inst|system_address [7],\arbiter_inst|system_address [6],\arbiter_inst|system_address [5],
\arbiter_inst|system_address [4],\arbiter_inst|system_address [3],\arbiter_inst|system_address [2],\arbiter_inst|system_address [1],\arbiter_inst|system_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_n6f1:auto_generated|ALTSYNCRAM";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "single_port";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 20480;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 8;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M9K";
// synopsys translate_on

// Location: FF_X26_Y17_N29
dffeas \RAM_inst|altsyncram_component|auto_generated|address_reg_a[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\arbiter_inst|system_address [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_inst|altsyncram_component|auto_generated|address_reg_a[0] .is_wysiwyg = "true";
defparam \RAM_inst|altsyncram_component|auto_generated|address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N26
cycloneive_lcell_comb \RAM_inst|altsyncram_component|auto_generated|rden_decode|w_anode225w[2] (
// Equation(s):
// \RAM_inst|altsyncram_component|auto_generated|rden_decode|w_anode225w [2] = (\arbiter_inst|system_address [13] & \arbiter_inst|system_address [14])

	.dataa(gnd),
	.datab(gnd),
	.datac(\arbiter_inst|system_address [13]),
	.datad(\arbiter_inst|system_address [14]),
	.cin(gnd),
	.combout(\RAM_inst|altsyncram_component|auto_generated|rden_decode|w_anode225w [2]),
	.cout());
// synopsys translate_off
defparam \RAM_inst|altsyncram_component|auto_generated|rden_decode|w_anode225w[2] .lut_mask = 16'hF000;
defparam \RAM_inst|altsyncram_component|auto_generated|rden_decode|w_anode225w[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y19_N0
cycloneive_ram_block \RAM_inst|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(\RAM_inst|altsyncram_component|auto_generated|decode3|w_anode186w [2]),
	.portare(\RAM_W~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\RAM_inst|altsyncram_component|auto_generated|rden_decode|w_anode225w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\arbiter_inst|memory_data_out [6]}),
	.portaaddr({\arbiter_inst|system_address [12],\arbiter_inst|system_address [11],\arbiter_inst|system_address [10],\arbiter_inst|system_address [9],\arbiter_inst|system_address [8],\arbiter_inst|system_address [7],\arbiter_inst|system_address [6],\arbiter_inst|system_address [5],
\arbiter_inst|system_address [4],\arbiter_inst|system_address [3],\arbiter_inst|system_address [2],\arbiter_inst|system_address [1],\arbiter_inst|system_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_n6f1:auto_generated|ALTSYNCRAM";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "single_port";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 6;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 20480;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 8;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N30
cycloneive_lcell_comb \RAM_inst|altsyncram_component|auto_generated|mux2|result_node[6]~14 (
// Equation(s):
// \RAM_inst|altsyncram_component|auto_generated|mux2|result_node[6]~14_combout  = (!\RAM_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\RAM_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\RAM_inst|altsyncram_component|auto_generated|ram_block1a14~portadataout ))) # (!\RAM_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\RAM_inst|altsyncram_component|auto_generated|ram_block1a6~portadataout ))))

	.dataa(\RAM_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\RAM_inst|altsyncram_component|auto_generated|ram_block1a6~portadataout ),
	.datac(\RAM_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\RAM_inst|altsyncram_component|auto_generated|ram_block1a14~portadataout ),
	.cin(gnd),
	.combout(\RAM_inst|altsyncram_component|auto_generated|mux2|result_node[6]~14_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_inst|altsyncram_component|auto_generated|mux2|result_node[6]~14 .lut_mask = 16'h5404;
defparam \RAM_inst|altsyncram_component|auto_generated|mux2|result_node[6]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N20
cycloneive_lcell_comb \RAM_inst|altsyncram_component|auto_generated|mux2|result_node[6]~15 (
// Equation(s):
// \RAM_inst|altsyncram_component|auto_generated|mux2|result_node[6]~15_combout  = (\RAM_inst|altsyncram_component|auto_generated|mux2|result_node[6]~14_combout ) # ((\RAM_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// \RAM_inst|altsyncram_component|auto_generated|ram_block1a22 ))

	.dataa(\RAM_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\RAM_inst|altsyncram_component|auto_generated|ram_block1a22 ),
	.datac(\RAM_inst|altsyncram_component|auto_generated|mux2|result_node[6]~14_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_inst|altsyncram_component|auto_generated|mux2|result_node[6]~15_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_inst|altsyncram_component|auto_generated|mux2|result_node[6]~15 .lut_mask = 16'hF8F8;
defparam \RAM_inst|altsyncram_component|auto_generated|mux2|result_node[6]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y15_N21
dffeas \arbiter_inst|RAM_data_out[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\RAM_inst|altsyncram_component|auto_generated|mux2|result_node[6]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\multiHEX|frame_clk_inst|count [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arbiter_inst|RAM_data_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \arbiter_inst|RAM_data_out[6] .is_wysiwyg = "true";
defparam \arbiter_inst|RAM_data_out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N28
cycloneive_lcell_comb \DATA_IN[6]~4 (
// Equation(s):
// \DATA_IN[6]~4_combout  = (\RAM_E_S~q  & ((\arbiter_inst|RAM_data_out [6]))) # (!\RAM_E_S~q  & (\DATA_IN[6]~3_combout ))

	.dataa(gnd),
	.datab(\DATA_IN[6]~3_combout ),
	.datac(\RAM_E_S~q ),
	.datad(\arbiter_inst|RAM_data_out [6]),
	.cin(gnd),
	.combout(\DATA_IN[6]~4_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_IN[6]~4 .lut_mask = 16'hFC0C;
defparam \DATA_IN[6]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y14_N29
dffeas \CPU0|DATA_IN_s[6] (
	.clk(!\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DATA_IN[6]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\reset~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|DATA_IN_s [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|DATA_IN_s[6] .is_wysiwyg = "true";
defparam \CPU0|DATA_IN_s[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N26
cycloneive_lcell_comb \CPU0|data_in~24 (
// Equation(s):
// \CPU0|data_in~24_combout  = (\CPU0|Equal2~0_combout  & (!\CPU0|DDR1 [6] & (\CPU0|PORT_A_IN_s [6]))) # (!\CPU0|Equal2~0_combout  & (((\CPU0|DATA_IN_s [6]))))

	.dataa(\CPU0|DDR1 [6]),
	.datab(\CPU0|Equal2~0_combout ),
	.datac(\CPU0|PORT_A_IN_s [6]),
	.datad(\CPU0|DATA_IN_s [6]),
	.cin(gnd),
	.combout(\CPU0|data_in~24_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|data_in~24 .lut_mask = 16'h7340;
defparam \CPU0|data_in~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N4
cycloneive_lcell_comb \CPU0|Equal0~3 (
// Equation(s):
// \CPU0|Equal0~3_combout  = (\CPU0|always1~2_combout  & (!\CPU0|cpu01_inst|Selector12~combout  & (!\CPU0|cpu01_inst|Selector13~combout  & \CPU0|Equal0~2_combout )))

	.dataa(\CPU0|always1~2_combout ),
	.datab(\CPU0|cpu01_inst|Selector12~combout ),
	.datac(\CPU0|cpu01_inst|Selector13~combout ),
	.datad(\CPU0|Equal0~2_combout ),
	.cin(gnd),
	.combout(\CPU0|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|Equal0~3 .lut_mask = 16'h0200;
defparam \CPU0|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N24
cycloneive_lcell_comb \CPU0|DDR1[0]~0 (
// Equation(s):
// \CPU0|DDR1[0]~0_combout  = (\comb~0_combout  & (\CPU0|Equal0~3_combout  & (!\reset~q  & \CPU0|Equal0~5_combout )))

	.dataa(\comb~0_combout ),
	.datab(\CPU0|Equal0~3_combout ),
	.datac(\reset~q ),
	.datad(\CPU0|Equal0~5_combout ),
	.cin(gnd),
	.combout(\CPU0|DDR1[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|DDR1[0]~0 .lut_mask = 16'h0800;
defparam \CPU0|DDR1[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y13_N21
dffeas \CPU0|DDR1[6] (
	.clk(!\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|cpu01_inst|Selector17~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|DDR1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|DDR1 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|DDR1[6] .is_wysiwyg = "true";
defparam \CPU0|DDR1[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N14
cycloneive_lcell_comb \CPU0|data_in~23 (
// Equation(s):
// \CPU0|data_in~23_combout  = (\CPU0|DDR1 [6] & ((\CPU0|Equal0~4_combout ) # ((\CPU0|Equal2~0_combout  & \CPU0|PORT_A_OUT [6]))))

	.dataa(\CPU0|Equal0~4_combout ),
	.datab(\CPU0|Equal2~0_combout ),
	.datac(\CPU0|PORT_A_OUT [6]),
	.datad(\CPU0|DDR1 [6]),
	.cin(gnd),
	.combout(\CPU0|data_in~23_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|data_in~23 .lut_mask = 16'hEA00;
defparam \CPU0|data_in~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N14
cycloneive_lcell_comb \CPU0|data_in~13 (
// Equation(s):
// \CPU0|data_in~13_combout  = ((!\CPU0|Equal0~3_combout  & ((\CPU0|cpu01_inst|Selector14~combout ) # (!\CPU0|Equal4~0_combout )))) # (!\CPU0|cpu01_inst|Selector15~12_combout )

	.dataa(\CPU0|Equal4~0_combout ),
	.datab(\CPU0|cpu01_inst|Selector15~12_combout ),
	.datac(\CPU0|Equal0~3_combout ),
	.datad(\CPU0|cpu01_inst|Selector14~combout ),
	.cin(gnd),
	.combout(\CPU0|data_in~13_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|data_in~13 .lut_mask = 16'h3F37;
defparam \CPU0|data_in~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N6
cycloneive_lcell_comb \CPU0|data_in~25 (
// Equation(s):
// \CPU0|data_in~25_combout  = (\CPU0|data_in~13_combout  & ((\CPU0|data_in~23_combout ) # ((!\CPU0|Equal0~4_combout  & \CPU0|data_in~24_combout ))))

	.dataa(\CPU0|Equal0~4_combout ),
	.datab(\CPU0|data_in~24_combout ),
	.datac(\CPU0|data_in~23_combout ),
	.datad(\CPU0|data_in~13_combout ),
	.cin(gnd),
	.combout(\CPU0|data_in~25_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|data_in~25 .lut_mask = 16'hF400;
defparam \CPU0|data_in~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N0
cycloneive_lcell_comb \CPU0|data_in~26 (
// Equation(s):
// \CPU0|data_in~26_combout  = (\CPU0|Equal6~0_combout  & (((\CPU0|counter [6])))) # (!\CPU0|Equal6~0_combout  & ((\CPU0|data_in~22_combout ) # ((\CPU0|data_in~25_combout ))))

	.dataa(\CPU0|Equal6~0_combout ),
	.datab(\CPU0|data_in~22_combout ),
	.datac(\CPU0|counter [6]),
	.datad(\CPU0|data_in~25_combout ),
	.cin(gnd),
	.combout(\CPU0|data_in~26_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|data_in~26 .lut_mask = 16'hF5E4;
defparam \CPU0|data_in~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N18
cycloneive_lcell_comb \CPU0|data_in~27 (
// Equation(s):
// \CPU0|data_in~27_combout  = (!\CPU0|Equal8~1_combout  & ((\CPU0|Equal7~0_combout  & (\CPU0|OCRH [6])) # (!\CPU0|Equal7~0_combout  & ((\CPU0|data_in~26_combout )))))

	.dataa(\CPU0|OCRH [6]),
	.datab(\CPU0|data_in~26_combout ),
	.datac(\CPU0|Equal8~1_combout ),
	.datad(\CPU0|Equal7~0_combout ),
	.cin(gnd),
	.combout(\CPU0|data_in~27_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|data_in~27 .lut_mask = 16'h0A0C;
defparam \CPU0|data_in~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N12
cycloneive_lcell_comb \CPU0|data_in~28 (
// Equation(s):
// \CPU0|data_in~28_combout  = (\CPU0|Equal4~1_combout  & (((\CPU0|OCF~q )))) # (!\CPU0|Equal4~1_combout  & ((\CPU0|data_in~21_combout ) # ((\CPU0|data_in~27_combout ))))

	.dataa(\CPU0|Equal4~1_combout ),
	.datab(\CPU0|data_in~21_combout ),
	.datac(\CPU0|OCF~q ),
	.datad(\CPU0|data_in~27_combout ),
	.cin(gnd),
	.combout(\CPU0|data_in~28_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|data_in~28 .lut_mask = 16'hF5E4;
defparam \CPU0|data_in~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N18
cycloneive_lcell_comb \CPU0|cpu01_inst|op_code[6]~5 (
// Equation(s):
// \CPU0|cpu01_inst|op_code[6]~5_combout  = (\CPU0|always1~3_combout  & (\CPU0|iMEM|Mux1~84_combout )) # (!\CPU0|always1~3_combout  & ((\CPU0|data_in~28_combout )))

	.dataa(\CPU0|always1~3_combout ),
	.datab(\CPU0|iMEM|Mux1~84_combout ),
	.datac(gnd),
	.datad(\CPU0|data_in~28_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|op_code[6]~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|op_code[6]~5 .lut_mask = 16'hDD88;
defparam \CPU0|cpu01_inst|op_code[6]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N12
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector134~0 (
// Equation(s):
// \CPU0|cpu01_inst|Selector134~0_combout  = (\CPU0|cpu01_inst|op_code [6] & \CPU0|cpu01_inst|state.reset_state~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|cpu01_inst|op_code [6]),
	.datad(\CPU0|cpu01_inst|state.reset_state~q ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector134~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector134~0 .lut_mask = 16'hF000;
defparam \CPU0|cpu01_inst|Selector134~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y13_N19
dffeas \CPU0|cpu01_inst|op_code[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|op_code[6]~5_combout ),
	.asdata(\CPU0|cpu01_inst|Selector134~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\CPU0|cpu01_inst|state.fetch_state~q ),
	.ena(!\CPU0|hold_s~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|op_code [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|op_code[6] .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|op_code[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N0
cycloneive_lcell_comb \CPU0|cpu01_inst|Equal5~0 (
// Equation(s):
// \CPU0|cpu01_inst|Equal5~0_combout  = (!\CPU0|cpu01_inst|op_code [7] & !\CPU0|cpu01_inst|op_code [6])

	.dataa(\CPU0|cpu01_inst|op_code [7]),
	.datab(\CPU0|cpu01_inst|op_code [6]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Equal5~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Equal5~0 .lut_mask = 16'h1111;
defparam \CPU0|cpu01_inst|Equal5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N20
cycloneive_lcell_comb \CPU0|cpu01_inst|Equal5~2 (
// Equation(s):
// \CPU0|cpu01_inst|Equal5~2_combout  = (\CPU0|cpu01_inst|Equal5~1_combout  & (\CPU0|cpu01_inst|Equal5~0_combout  & (\CPU0|cpu01_inst|op_code [5] & \CPU0|cpu01_inst|op_code [4])))

	.dataa(\CPU0|cpu01_inst|Equal5~1_combout ),
	.datab(\CPU0|cpu01_inst|Equal5~0_combout ),
	.datac(\CPU0|cpu01_inst|op_code [5]),
	.datad(\CPU0|cpu01_inst|op_code [4]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Equal5~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Equal5~2 .lut_mask = 16'h8000;
defparam \CPU0|cpu01_inst|Equal5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N16
cycloneive_lcell_comb \CPU0|cpu01_inst|next_state.rti_state~2 (
// Equation(s):
// \CPU0|cpu01_inst|next_state.rti_state~2_combout  = (!\CPU0|cpu01_inst|nmi_req~q  & (!\CPU0|cpu01_inst|Equal5~2_combout  & (\CPU0|cpu01_inst|state.int_cc_state~q  & \CPU0|cpu01_inst|always19~2_combout )))

	.dataa(\CPU0|cpu01_inst|nmi_req~q ),
	.datab(\CPU0|cpu01_inst|Equal5~2_combout ),
	.datac(\CPU0|cpu01_inst|state.int_cc_state~q ),
	.datad(\CPU0|cpu01_inst|always19~2_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|next_state.rti_state~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|next_state.rti_state~2 .lut_mask = 16'h1000;
defparam \CPU0|cpu01_inst|next_state.rti_state~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y11_N17
dffeas \CPU0|cpu01_inst|state.rti_state (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|next_state.rti_state~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!button_s[3]),
	.sload(gnd),
	.ena(\CPU0|cpu01_inst|state~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|state.rti_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|state.rti_state .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|state.rti_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N2
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector295~0 (
// Equation(s):
// \CPU0|cpu01_inst|Selector295~0_combout  = (\CPU0|cpu01_inst|state.rti_state~q ) # ((\CPU0|cpu01_inst|Decoder7~11_combout  & (\CPU0|cpu01_inst|Decoder8~2_combout  & \CPU0|cpu01_inst|state.decode_state~q )))

	.dataa(\CPU0|cpu01_inst|Decoder7~11_combout ),
	.datab(\CPU0|cpu01_inst|state.rti_state~q ),
	.datac(\CPU0|cpu01_inst|Decoder8~2_combout ),
	.datad(\CPU0|cpu01_inst|state.decode_state~q ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector295~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector295~0 .lut_mask = 16'hECCC;
defparam \CPU0|cpu01_inst|Selector295~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y11_N3
dffeas \CPU0|cpu01_inst|state.rti_cc_state (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|Selector295~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!button_s[3]),
	.sload(gnd),
	.ena(\CPU0|cpu01_inst|state~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|state.rti_cc_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|state.rti_cc_state .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|state.rti_cc_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N18
cycloneive_lcell_comb \CPU0|cpu01_inst|state~83 (
// Equation(s):
// \CPU0|cpu01_inst|state~83_combout  = (button_s[3] & \CPU0|cpu01_inst|state.rti_cc_state~q )

	.dataa(gnd),
	.datab(button_s[3]),
	.datac(gnd),
	.datad(\CPU0|cpu01_inst|state.rti_cc_state~q ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state~83_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state~83 .lut_mask = 16'hCC00;
defparam \CPU0|cpu01_inst|state~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y14_N19
dffeas \CPU0|cpu01_inst|state.rti_accb_state (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|state~83_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|cpu01_inst|state~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|state.rti_accb_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|state.rti_accb_state .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|state.rti_accb_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N18
cycloneive_lcell_comb \CPU0|cpu01_inst|state~72 (
// Equation(s):
// \CPU0|cpu01_inst|state~72_combout  = (button_s[3] & \CPU0|cpu01_inst|state.rti_accb_state~q )

	.dataa(button_s[3]),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU0|cpu01_inst|state.rti_accb_state~q ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state~72_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state~72 .lut_mask = 16'hAA00;
defparam \CPU0|cpu01_inst|state~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y13_N19
dffeas \CPU0|cpu01_inst|state.rti_acca_state (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|state~72_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|cpu01_inst|state~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|state.rti_acca_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|state.rti_acca_state .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|state.rti_acca_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N2
cycloneive_lcell_comb \CPU0|cpu01_inst|acca_ctrl~0 (
// Equation(s):
// \CPU0|cpu01_inst|acca_ctrl~0_combout  = (!\CPU0|cpu01_inst|state.rti_acca_state~q  & !\CPU0|cpu01_inst|state.pula_state~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|cpu01_inst|state.rti_acca_state~q ),
	.datad(\CPU0|cpu01_inst|state.pula_state~q ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|acca_ctrl~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|acca_ctrl~0 .lut_mask = 16'h000F;
defparam \CPU0|cpu01_inst|acca_ctrl~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N24
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector23~0 (
// Equation(s):
// \CPU0|cpu01_inst|Selector23~0_combout  = (\CPU0|cpu01_inst|acca [0] & ((\CPU0|cpu01_inst|state.psha_state~q ) # ((\CPU0|cpu01_inst|state.int_acca_state~q ) # (!\CPU0|cpu01_inst|acca_ctrl~0_combout ))))

	.dataa(\CPU0|cpu01_inst|state.psha_state~q ),
	.datab(\CPU0|cpu01_inst|state.int_acca_state~q ),
	.datac(\CPU0|cpu01_inst|acca_ctrl~0_combout ),
	.datad(\CPU0|cpu01_inst|acca [0]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector23~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector23~0 .lut_mask = 16'hEF00;
defparam \CPU0|cpu01_inst|Selector23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N8
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector23~4 (
// Equation(s):
// \CPU0|cpu01_inst|Selector23~4_combout  = (\CPU0|cpu01_inst|pc [8] & ((\CPU0|cpu01_inst|WideOr171~combout ) # ((\CPU0|cpu01_inst|state.write16_state~q  & \CPU0|cpu01_inst|md [8])))) # (!\CPU0|cpu01_inst|pc [8] & (((\CPU0|cpu01_inst|state.write16_state~q  & 
// \CPU0|cpu01_inst|md [8]))))

	.dataa(\CPU0|cpu01_inst|pc [8]),
	.datab(\CPU0|cpu01_inst|WideOr171~combout ),
	.datac(\CPU0|cpu01_inst|state.write16_state~q ),
	.datad(\CPU0|cpu01_inst|md [8]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector23~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector23~4 .lut_mask = 16'hF888;
defparam \CPU0|cpu01_inst|Selector23~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N26
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector23~5 (
// Equation(s):
// \CPU0|cpu01_inst|Selector23~5_combout  = (\CPU0|cpu01_inst|Selector23~3_combout ) # ((\CPU0|cpu01_inst|Selector23~4_combout ) # ((\CPU0|cpu01_inst|pc [0] & \CPU0|cpu01_inst|WideOr170~combout )))

	.dataa(\CPU0|cpu01_inst|Selector23~3_combout ),
	.datab(\CPU0|cpu01_inst|pc [0]),
	.datac(\CPU0|cpu01_inst|Selector23~4_combout ),
	.datad(\CPU0|cpu01_inst|WideOr170~combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector23~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector23~5 .lut_mask = 16'hFEFA;
defparam \CPU0|cpu01_inst|Selector23~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N28
cycloneive_lcell_comb \CPU0|cpu01_inst|Selector23~6 (
// Equation(s):
// \CPU0|cpu01_inst|Selector23~6_combout  = (\CPU0|cpu01_inst|Selector23~0_combout ) # ((\CPU0|cpu01_inst|Selector23~5_combout ) # ((\CPU0|cpu01_inst|WideOr164~combout  & \CPU0|cpu01_inst|md [0])))

	.dataa(\CPU0|cpu01_inst|WideOr164~combout ),
	.datab(\CPU0|cpu01_inst|Selector23~0_combout ),
	.datac(\CPU0|cpu01_inst|Selector23~5_combout ),
	.datad(\CPU0|cpu01_inst|md [0]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|Selector23~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|Selector23~6 .lut_mask = 16'hFEFC;
defparam \CPU0|cpu01_inst|Selector23~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N8
cycloneive_lcell_comb \CPU0|PORT_B_OUT[0]~feeder (
// Equation(s):
// \CPU0|PORT_B_OUT[0]~feeder_combout  = \CPU0|cpu01_inst|Selector23~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU0|cpu01_inst|Selector23~6_combout ),
	.cin(gnd),
	.combout(\CPU0|PORT_B_OUT[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|PORT_B_OUT[0]~feeder .lut_mask = 16'hFF00;
defparam \CPU0|PORT_B_OUT[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y12_N9
dffeas \CPU0|PORT_B_OUT[0] (
	.clk(!\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|PORT_B_OUT[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|PORT_B_OUT[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|PORT_B_OUT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|PORT_B_OUT[0] .is_wysiwyg = "true";
defparam \CPU0|PORT_B_OUT[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y22_N16
cycloneive_lcell_comb \multiHEX|frame_clk_inst|count[1]~17 (
// Equation(s):
// \multiHEX|frame_clk_inst|count[1]~17_combout  = (\multiHEX|frame_clk_inst|count [0] & (\multiHEX|frame_clk_inst|count [1] $ (VCC))) # (!\multiHEX|frame_clk_inst|count [0] & (\multiHEX|frame_clk_inst|count [1] & VCC))
// \multiHEX|frame_clk_inst|count[1]~18  = CARRY((\multiHEX|frame_clk_inst|count [0] & \multiHEX|frame_clk_inst|count [1]))

	.dataa(\multiHEX|frame_clk_inst|count [0]),
	.datab(\multiHEX|frame_clk_inst|count [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\multiHEX|frame_clk_inst|count[1]~17_combout ),
	.cout(\multiHEX|frame_clk_inst|count[1]~18 ));
// synopsys translate_off
defparam \multiHEX|frame_clk_inst|count[1]~17 .lut_mask = 16'h6688;
defparam \multiHEX|frame_clk_inst|count[1]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y22_N17
dffeas \multiHEX|frame_clk_inst|count[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\multiHEX|frame_clk_inst|count[1]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multiHEX|frame_clk_inst|count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \multiHEX|frame_clk_inst|count[1] .is_wysiwyg = "true";
defparam \multiHEX|frame_clk_inst|count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y22_N18
cycloneive_lcell_comb \multiHEX|frame_clk_inst|count[2]~19 (
// Equation(s):
// \multiHEX|frame_clk_inst|count[2]~19_combout  = (\multiHEX|frame_clk_inst|count [2] & (!\multiHEX|frame_clk_inst|count[1]~18 )) # (!\multiHEX|frame_clk_inst|count [2] & ((\multiHEX|frame_clk_inst|count[1]~18 ) # (GND)))
// \multiHEX|frame_clk_inst|count[2]~20  = CARRY((!\multiHEX|frame_clk_inst|count[1]~18 ) # (!\multiHEX|frame_clk_inst|count [2]))

	.dataa(gnd),
	.datab(\multiHEX|frame_clk_inst|count [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\multiHEX|frame_clk_inst|count[1]~18 ),
	.combout(\multiHEX|frame_clk_inst|count[2]~19_combout ),
	.cout(\multiHEX|frame_clk_inst|count[2]~20 ));
// synopsys translate_off
defparam \multiHEX|frame_clk_inst|count[2]~19 .lut_mask = 16'h3C3F;
defparam \multiHEX|frame_clk_inst|count[2]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y22_N19
dffeas \multiHEX|frame_clk_inst|count[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\multiHEX|frame_clk_inst|count[2]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multiHEX|frame_clk_inst|count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \multiHEX|frame_clk_inst|count[2] .is_wysiwyg = "true";
defparam \multiHEX|frame_clk_inst|count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y22_N20
cycloneive_lcell_comb \multiHEX|frame_clk_inst|count[3]~21 (
// Equation(s):
// \multiHEX|frame_clk_inst|count[3]~21_combout  = (\multiHEX|frame_clk_inst|count [3] & (\multiHEX|frame_clk_inst|count[2]~20  $ (GND))) # (!\multiHEX|frame_clk_inst|count [3] & (!\multiHEX|frame_clk_inst|count[2]~20  & VCC))
// \multiHEX|frame_clk_inst|count[3]~22  = CARRY((\multiHEX|frame_clk_inst|count [3] & !\multiHEX|frame_clk_inst|count[2]~20 ))

	.dataa(gnd),
	.datab(\multiHEX|frame_clk_inst|count [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\multiHEX|frame_clk_inst|count[2]~20 ),
	.combout(\multiHEX|frame_clk_inst|count[3]~21_combout ),
	.cout(\multiHEX|frame_clk_inst|count[3]~22 ));
// synopsys translate_off
defparam \multiHEX|frame_clk_inst|count[3]~21 .lut_mask = 16'hC30C;
defparam \multiHEX|frame_clk_inst|count[3]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y22_N21
dffeas \multiHEX|frame_clk_inst|count[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\multiHEX|frame_clk_inst|count[3]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multiHEX|frame_clk_inst|count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \multiHEX|frame_clk_inst|count[3] .is_wysiwyg = "true";
defparam \multiHEX|frame_clk_inst|count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y22_N24
cycloneive_lcell_comb \multiHEX|frame_clk_inst|count[5]~25 (
// Equation(s):
// \multiHEX|frame_clk_inst|count[5]~25_combout  = (\multiHEX|frame_clk_inst|count [5] & (\multiHEX|frame_clk_inst|count[4]~24  $ (GND))) # (!\multiHEX|frame_clk_inst|count [5] & (!\multiHEX|frame_clk_inst|count[4]~24  & VCC))
// \multiHEX|frame_clk_inst|count[5]~26  = CARRY((\multiHEX|frame_clk_inst|count [5] & !\multiHEX|frame_clk_inst|count[4]~24 ))

	.dataa(gnd),
	.datab(\multiHEX|frame_clk_inst|count [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\multiHEX|frame_clk_inst|count[4]~24 ),
	.combout(\multiHEX|frame_clk_inst|count[5]~25_combout ),
	.cout(\multiHEX|frame_clk_inst|count[5]~26 ));
// synopsys translate_off
defparam \multiHEX|frame_clk_inst|count[5]~25 .lut_mask = 16'hC30C;
defparam \multiHEX|frame_clk_inst|count[5]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y22_N25
dffeas \multiHEX|frame_clk_inst|count[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\multiHEX|frame_clk_inst|count[5]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multiHEX|frame_clk_inst|count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \multiHEX|frame_clk_inst|count[5] .is_wysiwyg = "true";
defparam \multiHEX|frame_clk_inst|count[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y22_N28
cycloneive_lcell_comb \multiHEX|frame_clk_inst|count[7]~29 (
// Equation(s):
// \multiHEX|frame_clk_inst|count[7]~29_combout  = (\multiHEX|frame_clk_inst|count [7] & (\multiHEX|frame_clk_inst|count[6]~28  $ (GND))) # (!\multiHEX|frame_clk_inst|count [7] & (!\multiHEX|frame_clk_inst|count[6]~28  & VCC))
// \multiHEX|frame_clk_inst|count[7]~30  = CARRY((\multiHEX|frame_clk_inst|count [7] & !\multiHEX|frame_clk_inst|count[6]~28 ))

	.dataa(gnd),
	.datab(\multiHEX|frame_clk_inst|count [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\multiHEX|frame_clk_inst|count[6]~28 ),
	.combout(\multiHEX|frame_clk_inst|count[7]~29_combout ),
	.cout(\multiHEX|frame_clk_inst|count[7]~30 ));
// synopsys translate_off
defparam \multiHEX|frame_clk_inst|count[7]~29 .lut_mask = 16'hC30C;
defparam \multiHEX|frame_clk_inst|count[7]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y22_N29
dffeas \multiHEX|frame_clk_inst|count[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\multiHEX|frame_clk_inst|count[7]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multiHEX|frame_clk_inst|count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \multiHEX|frame_clk_inst|count[7] .is_wysiwyg = "true";
defparam \multiHEX|frame_clk_inst|count[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y21_N0
cycloneive_lcell_comb \multiHEX|frame_clk_inst|count[9]~33 (
// Equation(s):
// \multiHEX|frame_clk_inst|count[9]~33_combout  = (\multiHEX|frame_clk_inst|count [9] & (\multiHEX|frame_clk_inst|count[8]~32  $ (GND))) # (!\multiHEX|frame_clk_inst|count [9] & (!\multiHEX|frame_clk_inst|count[8]~32  & VCC))
// \multiHEX|frame_clk_inst|count[9]~34  = CARRY((\multiHEX|frame_clk_inst|count [9] & !\multiHEX|frame_clk_inst|count[8]~32 ))

	.dataa(gnd),
	.datab(\multiHEX|frame_clk_inst|count [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\multiHEX|frame_clk_inst|count[8]~32 ),
	.combout(\multiHEX|frame_clk_inst|count[9]~33_combout ),
	.cout(\multiHEX|frame_clk_inst|count[9]~34 ));
// synopsys translate_off
defparam \multiHEX|frame_clk_inst|count[9]~33 .lut_mask = 16'hC30C;
defparam \multiHEX|frame_clk_inst|count[9]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y21_N1
dffeas \multiHEX|frame_clk_inst|count[9] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\multiHEX|frame_clk_inst|count[9]~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multiHEX|frame_clk_inst|count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \multiHEX|frame_clk_inst|count[9] .is_wysiwyg = "true";
defparam \multiHEX|frame_clk_inst|count[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y21_N2
cycloneive_lcell_comb \multiHEX|frame_clk_inst|count[10]~35 (
// Equation(s):
// \multiHEX|frame_clk_inst|count[10]~35_combout  = (\multiHEX|frame_clk_inst|count [10] & (!\multiHEX|frame_clk_inst|count[9]~34 )) # (!\multiHEX|frame_clk_inst|count [10] & ((\multiHEX|frame_clk_inst|count[9]~34 ) # (GND)))
// \multiHEX|frame_clk_inst|count[10]~36  = CARRY((!\multiHEX|frame_clk_inst|count[9]~34 ) # (!\multiHEX|frame_clk_inst|count [10]))

	.dataa(gnd),
	.datab(\multiHEX|frame_clk_inst|count [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\multiHEX|frame_clk_inst|count[9]~34 ),
	.combout(\multiHEX|frame_clk_inst|count[10]~35_combout ),
	.cout(\multiHEX|frame_clk_inst|count[10]~36 ));
// synopsys translate_off
defparam \multiHEX|frame_clk_inst|count[10]~35 .lut_mask = 16'h3C3F;
defparam \multiHEX|frame_clk_inst|count[10]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y21_N3
dffeas \multiHEX|frame_clk_inst|count[10] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\multiHEX|frame_clk_inst|count[10]~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multiHEX|frame_clk_inst|count [10]),
	.prn(vcc));
// synopsys translate_off
defparam \multiHEX|frame_clk_inst|count[10] .is_wysiwyg = "true";
defparam \multiHEX|frame_clk_inst|count[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y21_N4
cycloneive_lcell_comb \multiHEX|frame_clk_inst|count[11]~37 (
// Equation(s):
// \multiHEX|frame_clk_inst|count[11]~37_combout  = (\multiHEX|frame_clk_inst|count [11] & (\multiHEX|frame_clk_inst|count[10]~36  $ (GND))) # (!\multiHEX|frame_clk_inst|count [11] & (!\multiHEX|frame_clk_inst|count[10]~36  & VCC))
// \multiHEX|frame_clk_inst|count[11]~38  = CARRY((\multiHEX|frame_clk_inst|count [11] & !\multiHEX|frame_clk_inst|count[10]~36 ))

	.dataa(gnd),
	.datab(\multiHEX|frame_clk_inst|count [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\multiHEX|frame_clk_inst|count[10]~36 ),
	.combout(\multiHEX|frame_clk_inst|count[11]~37_combout ),
	.cout(\multiHEX|frame_clk_inst|count[11]~38 ));
// synopsys translate_off
defparam \multiHEX|frame_clk_inst|count[11]~37 .lut_mask = 16'hC30C;
defparam \multiHEX|frame_clk_inst|count[11]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y21_N5
dffeas \multiHEX|frame_clk_inst|count[11] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\multiHEX|frame_clk_inst|count[11]~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multiHEX|frame_clk_inst|count [11]),
	.prn(vcc));
// synopsys translate_off
defparam \multiHEX|frame_clk_inst|count[11] .is_wysiwyg = "true";
defparam \multiHEX|frame_clk_inst|count[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y21_N8
cycloneive_lcell_comb \multiHEX|frame_clk_inst|count[13]~41 (
// Equation(s):
// \multiHEX|frame_clk_inst|count[13]~41_combout  = (\multiHEX|frame_clk_inst|count [13] & (\multiHEX|frame_clk_inst|count[12]~40  $ (GND))) # (!\multiHEX|frame_clk_inst|count [13] & (!\multiHEX|frame_clk_inst|count[12]~40  & VCC))
// \multiHEX|frame_clk_inst|count[13]~42  = CARRY((\multiHEX|frame_clk_inst|count [13] & !\multiHEX|frame_clk_inst|count[12]~40 ))

	.dataa(gnd),
	.datab(\multiHEX|frame_clk_inst|count [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\multiHEX|frame_clk_inst|count[12]~40 ),
	.combout(\multiHEX|frame_clk_inst|count[13]~41_combout ),
	.cout(\multiHEX|frame_clk_inst|count[13]~42 ));
// synopsys translate_off
defparam \multiHEX|frame_clk_inst|count[13]~41 .lut_mask = 16'hC30C;
defparam \multiHEX|frame_clk_inst|count[13]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y21_N9
dffeas \multiHEX|frame_clk_inst|count[13] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\multiHEX|frame_clk_inst|count[13]~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multiHEX|frame_clk_inst|count [13]),
	.prn(vcc));
// synopsys translate_off
defparam \multiHEX|frame_clk_inst|count[13] .is_wysiwyg = "true";
defparam \multiHEX|frame_clk_inst|count[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y21_N14
cycloneive_lcell_comb \multiHEX|frame_clk_inst|count[16]~47 (
// Equation(s):
// \multiHEX|frame_clk_inst|count[16]~47_combout  = (\multiHEX|frame_clk_inst|count [16] & (!\multiHEX|frame_clk_inst|count[15]~46 )) # (!\multiHEX|frame_clk_inst|count [16] & ((\multiHEX|frame_clk_inst|count[15]~46 ) # (GND)))
// \multiHEX|frame_clk_inst|count[16]~48  = CARRY((!\multiHEX|frame_clk_inst|count[15]~46 ) # (!\multiHEX|frame_clk_inst|count [16]))

	.dataa(gnd),
	.datab(\multiHEX|frame_clk_inst|count [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\multiHEX|frame_clk_inst|count[15]~46 ),
	.combout(\multiHEX|frame_clk_inst|count[16]~47_combout ),
	.cout(\multiHEX|frame_clk_inst|count[16]~48 ));
// synopsys translate_off
defparam \multiHEX|frame_clk_inst|count[16]~47 .lut_mask = 16'h3C3F;
defparam \multiHEX|frame_clk_inst|count[16]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y21_N15
dffeas \multiHEX|frame_clk_inst|count[16] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\multiHEX|frame_clk_inst|count[16]~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multiHEX|frame_clk_inst|count [16]),
	.prn(vcc));
// synopsys translate_off
defparam \multiHEX|frame_clk_inst|count[16] .is_wysiwyg = "true";
defparam \multiHEX|frame_clk_inst|count[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y21_N16
cycloneive_lcell_comb \multiHEX|frame_clk_inst|count[17]~49 (
// Equation(s):
// \multiHEX|frame_clk_inst|count[17]~49_combout  = \multiHEX|frame_clk_inst|count [17] $ (!\multiHEX|frame_clk_inst|count[16]~48 )

	.dataa(gnd),
	.datab(\multiHEX|frame_clk_inst|count [17]),
	.datac(gnd),
	.datad(gnd),
	.cin(\multiHEX|frame_clk_inst|count[16]~48 ),
	.combout(\multiHEX|frame_clk_inst|count[17]~49_combout ),
	.cout());
// synopsys translate_off
defparam \multiHEX|frame_clk_inst|count[17]~49 .lut_mask = 16'hC3C3;
defparam \multiHEX|frame_clk_inst|count[17]~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y21_N17
dffeas \multiHEX|frame_clk_inst|count[17] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\multiHEX|frame_clk_inst|count[17]~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multiHEX|frame_clk_inst|count [17]),
	.prn(vcc));
// synopsys translate_off
defparam \multiHEX|frame_clk_inst|count[17] .is_wysiwyg = "true";
defparam \multiHEX|frame_clk_inst|count[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y23_N24
cycloneive_lcell_comb \multiHEX|Decoder0~0 (
// Equation(s):
// \multiHEX|Decoder0~0_combout  = (\multiHEX|frame_clk_inst|count [17]) # (\multiHEX|frame_clk_inst|count [16])

	.dataa(gnd),
	.datab(gnd),
	.datac(\multiHEX|frame_clk_inst|count [17]),
	.datad(\multiHEX|frame_clk_inst|count [16]),
	.cin(gnd),
	.combout(\multiHEX|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \multiHEX|Decoder0~0 .lut_mask = 16'hFFF0;
defparam \multiHEX|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y23_N2
cycloneive_lcell_comb \multiHEX|Decoder0~1 (
// Equation(s):
// \multiHEX|Decoder0~1_combout  = (!\multiHEX|frame_clk_inst|count [17] & \multiHEX|frame_clk_inst|count [16])

	.dataa(gnd),
	.datab(gnd),
	.datac(\multiHEX|frame_clk_inst|count [17]),
	.datad(\multiHEX|frame_clk_inst|count [16]),
	.cin(gnd),
	.combout(\multiHEX|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \multiHEX|Decoder0~1 .lut_mask = 16'h0F00;
defparam \multiHEX|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y23_N8
cycloneive_lcell_comb \multiHEX|Decoder0~2 (
// Equation(s):
// \multiHEX|Decoder0~2_combout  = (\multiHEX|frame_clk_inst|count [17] & !\multiHEX|frame_clk_inst|count [16])

	.dataa(gnd),
	.datab(\multiHEX|frame_clk_inst|count [17]),
	.datac(\multiHEX|frame_clk_inst|count [16]),
	.datad(gnd),
	.cin(gnd),
	.combout(\multiHEX|Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \multiHEX|Decoder0~2 .lut_mask = 16'h0C0C;
defparam \multiHEX|Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y23_N2
cycloneive_lcell_comb \multiHEX|Decoder0~3 (
// Equation(s):
// \multiHEX|Decoder0~3_combout  = (\multiHEX|frame_clk_inst|count [17] & \multiHEX|frame_clk_inst|count [16])

	.dataa(gnd),
	.datab(\multiHEX|frame_clk_inst|count [17]),
	.datac(\multiHEX|frame_clk_inst|count [16]),
	.datad(gnd),
	.cin(gnd),
	.combout(\multiHEX|Decoder0~3_combout ),
	.cout());
// synopsys translate_off
defparam \multiHEX|Decoder0~3 .lut_mask = 16'hC0C0;
defparam \multiHEX|Decoder0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y23_N1
cycloneive_io_ibuf \TAPE_IN~input (
	.i(TAPE_IN),
	.ibar(gnd),
	.o(\TAPE_IN~input_o ));
// synopsys translate_off
defparam \TAPE_IN~input .bus_hold = "false";
defparam \TAPE_IN~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X1_Y19_N8
cycloneive_lcell_comb \TAPE_S~feeder (
// Equation(s):
// \TAPE_S~feeder_combout  = \TAPE_IN~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\TAPE_IN~input_o ),
	.cin(gnd),
	.combout(\TAPE_S~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \TAPE_S~feeder .lut_mask = 16'hFF00;
defparam \TAPE_S~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y19_N9
dffeas TAPE_S(
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\TAPE_S~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\TAPE_S~q ),
	.prn(vcc));
// synopsys translate_off
defparam TAPE_S.is_wysiwyg = "true";
defparam TAPE_S.power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X23_Y24_N8
cycloneive_io_ibuf \ps2_data~input (
	.i(ps2_data),
	.ibar(gnd),
	.o(\ps2_data~input_o ));
// synopsys translate_off
defparam \ps2_data~input .bus_hold = "false";
defparam \ps2_data~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X18_Y20_N25
dffeas ps2_data_s(
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ps2_data~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ps2_data_s~q ),
	.prn(vcc));
// synopsys translate_off
defparam ps2_data_s.is_wysiwyg = "true";
defparam ps2_data_s.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N0
cycloneive_lcell_comb \keyboard|ps2_host_inst|ps2_host_clk_ctrl|ps2_clk_samples~1 (
// Equation(s):
// \keyboard|ps2_host_inst|ps2_host_clk_ctrl|ps2_clk_samples~1_combout  = (\keyboard|ps2_host_inst|ps2_host_clk_ctrl|ps2_clk_samples [0]) # (\reset~q )

	.dataa(\keyboard|ps2_host_inst|ps2_host_clk_ctrl|ps2_clk_samples [0]),
	.datab(gnd),
	.datac(\reset~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\keyboard|ps2_host_inst|ps2_host_clk_ctrl|ps2_clk_samples~1_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|ps2_host_inst|ps2_host_clk_ctrl|ps2_clk_samples~1 .lut_mask = 16'hFAFA;
defparam \keyboard|ps2_host_inst|ps2_host_clk_ctrl|ps2_clk_samples~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y20_N1
dffeas \keyboard|ps2_host_inst|ps2_host_clk_ctrl|ps2_clk_samples[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\keyboard|ps2_host_inst|ps2_host_clk_ctrl|ps2_clk_samples~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard|ps2_host_inst|ps2_host_clk_ctrl|ps2_clk_samples [1]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard|ps2_host_inst|ps2_host_clk_ctrl|ps2_clk_samples[1] .is_wysiwyg = "true";
defparam \keyboard|ps2_host_inst|ps2_host_clk_ctrl|ps2_clk_samples[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N24
cycloneive_lcell_comb \keyboard|ps2_host_inst|ps2_host_rx|frame~12 (
// Equation(s):
// \keyboard|ps2_host_inst|ps2_host_rx|frame~12_combout  = (\keyboard|ps2_host_inst|ps2_host_clk_ctrl|ps2_clk_samples [0] & (!\keyboard|ps2_host_inst|ps2_host_rx|frame [0])) # (!\keyboard|ps2_host_inst|ps2_host_clk_ctrl|ps2_clk_samples [0] & 
// ((\keyboard|ps2_host_inst|ps2_host_clk_ctrl|ps2_clk_samples [1] & ((\ps2_data_s~q ))) # (!\keyboard|ps2_host_inst|ps2_host_clk_ctrl|ps2_clk_samples [1] & (!\keyboard|ps2_host_inst|ps2_host_rx|frame [0]))))

	.dataa(\keyboard|ps2_host_inst|ps2_host_clk_ctrl|ps2_clk_samples [0]),
	.datab(\keyboard|ps2_host_inst|ps2_host_rx|frame [0]),
	.datac(\ps2_data_s~q ),
	.datad(\keyboard|ps2_host_inst|ps2_host_clk_ctrl|ps2_clk_samples [1]),
	.cin(gnd),
	.combout(\keyboard|ps2_host_inst|ps2_host_rx|frame~12_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|ps2_host_inst|ps2_host_rx|frame~12 .lut_mask = 16'h7233;
defparam \keyboard|ps2_host_inst|ps2_host_rx|frame~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N22
cycloneive_lcell_comb \keyboard|ps2_host_inst|ps2_host_rx|frame~13 (
// Equation(s):
// \keyboard|ps2_host_inst|ps2_host_rx|frame~13_combout  = (!\keyboard|ps2_host_inst|ps2_host_rx|ready~q  & (!\reset~q  & !\keyboard|ps2_host_inst|ps2_host_rx|frame~12_combout ))

	.dataa(\keyboard|ps2_host_inst|ps2_host_rx|ready~q ),
	.datab(gnd),
	.datac(\reset~q ),
	.datad(\keyboard|ps2_host_inst|ps2_host_rx|frame~12_combout ),
	.cin(gnd),
	.combout(\keyboard|ps2_host_inst|ps2_host_rx|frame~13_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|ps2_host_inst|ps2_host_rx|frame~13 .lut_mask = 16'h0005;
defparam \keyboard|ps2_host_inst|ps2_host_rx|frame~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y20_N23
dffeas \keyboard|ps2_host_inst|ps2_host_rx|frame[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\keyboard|ps2_host_inst|ps2_host_rx|frame~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard|ps2_host_inst|ps2_host_rx|frame [0]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard|ps2_host_inst|ps2_host_rx|frame[0] .is_wysiwyg = "true";
defparam \keyboard|ps2_host_inst|ps2_host_rx|frame[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N18
cycloneive_lcell_comb \keyboard|ps2_host_inst|ps2_host_rx|frame~11 (
// Equation(s):
// \keyboard|ps2_host_inst|ps2_host_rx|frame~11_combout  = (!\keyboard|ps2_host_inst|ps2_host_rx|ready~q  & (!\reset~q  & !\keyboard|ps2_host_inst|ps2_host_rx|frame [0]))

	.dataa(\keyboard|ps2_host_inst|ps2_host_rx|ready~q ),
	.datab(\reset~q ),
	.datac(\keyboard|ps2_host_inst|ps2_host_rx|frame [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\keyboard|ps2_host_inst|ps2_host_rx|frame~11_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|ps2_host_inst|ps2_host_rx|frame~11 .lut_mask = 16'h0101;
defparam \keyboard|ps2_host_inst|ps2_host_rx|frame~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N12
cycloneive_lcell_comb \keyboard|ps2_host_inst|ps2_host_rx|frame~5 (
// Equation(s):
// \keyboard|ps2_host_inst|ps2_host_rx|frame~5_combout  = (!\keyboard|ps2_host_inst|ps2_host_rx|ready~q  & (!\reset~q  & \keyboard|ps2_host_inst|ps2_host_rx|frame [5]))

	.dataa(\keyboard|ps2_host_inst|ps2_host_rx|ready~q ),
	.datab(\reset~q ),
	.datac(\keyboard|ps2_host_inst|ps2_host_rx|frame [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\keyboard|ps2_host_inst|ps2_host_rx|frame~5_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|ps2_host_inst|ps2_host_rx|frame~5 .lut_mask = 16'h1010;
defparam \keyboard|ps2_host_inst|ps2_host_rx|frame~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y20_N13
dffeas \keyboard|ps2_host_inst|ps2_host_rx|frame[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\keyboard|ps2_host_inst|ps2_host_rx|frame~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\keyboard|ps2_host_inst|ps2_host_rx|frame[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard|ps2_host_inst|ps2_host_rx|frame [6]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard|ps2_host_inst|ps2_host_rx|frame[6] .is_wysiwyg = "true";
defparam \keyboard|ps2_host_inst|ps2_host_rx|frame[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N0
cycloneive_lcell_comb \keyboard|ps2_host_inst|ps2_host_rx|frame~4 (
// Equation(s):
// \keyboard|ps2_host_inst|ps2_host_rx|frame~4_combout  = (!\reset~q  & (!\keyboard|ps2_host_inst|ps2_host_rx|ready~q  & \keyboard|ps2_host_inst|ps2_host_rx|frame [6]))

	.dataa(gnd),
	.datab(\reset~q ),
	.datac(\keyboard|ps2_host_inst|ps2_host_rx|ready~q ),
	.datad(\keyboard|ps2_host_inst|ps2_host_rx|frame [6]),
	.cin(gnd),
	.combout(\keyboard|ps2_host_inst|ps2_host_rx|frame~4_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|ps2_host_inst|ps2_host_rx|frame~4 .lut_mask = 16'h0300;
defparam \keyboard|ps2_host_inst|ps2_host_rx|frame~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y20_N1
dffeas \keyboard|ps2_host_inst|ps2_host_rx|frame[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\keyboard|ps2_host_inst|ps2_host_rx|frame~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\keyboard|ps2_host_inst|ps2_host_rx|frame[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard|ps2_host_inst|ps2_host_rx|frame [7]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard|ps2_host_inst|ps2_host_rx|frame[7] .is_wysiwyg = "true";
defparam \keyboard|ps2_host_inst|ps2_host_rx|frame[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N22
cycloneive_lcell_comb \keyboard|ps2_host_inst|ps2_host_rx|frame~3 (
// Equation(s):
// \keyboard|ps2_host_inst|ps2_host_rx|frame~3_combout  = (\keyboard|ps2_host_inst|ps2_host_rx|frame [7] & (!\reset~q  & !\keyboard|ps2_host_inst|ps2_host_rx|ready~q ))

	.dataa(gnd),
	.datab(\keyboard|ps2_host_inst|ps2_host_rx|frame [7]),
	.datac(\reset~q ),
	.datad(\keyboard|ps2_host_inst|ps2_host_rx|ready~q ),
	.cin(gnd),
	.combout(\keyboard|ps2_host_inst|ps2_host_rx|frame~3_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|ps2_host_inst|ps2_host_rx|frame~3 .lut_mask = 16'h000C;
defparam \keyboard|ps2_host_inst|ps2_host_rx|frame~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y20_N23
dffeas \keyboard|ps2_host_inst|ps2_host_rx|frame[8] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\keyboard|ps2_host_inst|ps2_host_rx|frame~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\keyboard|ps2_host_inst|ps2_host_rx|frame[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard|ps2_host_inst|ps2_host_rx|frame [8]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard|ps2_host_inst|ps2_host_rx|frame[8] .is_wysiwyg = "true";
defparam \keyboard|ps2_host_inst|ps2_host_rx|frame[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N8
cycloneive_lcell_comb \keyboard|ps2_host_inst|ps2_host_rx|frame~0 (
// Equation(s):
// \keyboard|ps2_host_inst|ps2_host_rx|frame~0_combout  = (!\reset~q  & (\keyboard|ps2_host_inst|ps2_host_rx|frame [8] & !\keyboard|ps2_host_inst|ps2_host_rx|ready~q ))

	.dataa(gnd),
	.datab(\reset~q ),
	.datac(\keyboard|ps2_host_inst|ps2_host_rx|frame [8]),
	.datad(\keyboard|ps2_host_inst|ps2_host_rx|ready~q ),
	.cin(gnd),
	.combout(\keyboard|ps2_host_inst|ps2_host_rx|frame~0_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|ps2_host_inst|ps2_host_rx|frame~0 .lut_mask = 16'h0030;
defparam \keyboard|ps2_host_inst|ps2_host_rx|frame~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y20_N9
dffeas \keyboard|ps2_host_inst|ps2_host_rx|frame[9] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\keyboard|ps2_host_inst|ps2_host_rx|frame~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\keyboard|ps2_host_inst|ps2_host_rx|frame[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard|ps2_host_inst|ps2_host_rx|frame [9]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard|ps2_host_inst|ps2_host_rx|frame[9] .is_wysiwyg = "true";
defparam \keyboard|ps2_host_inst|ps2_host_rx|frame[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N4
cycloneive_lcell_comb \keyboard|ps2_host_inst|ps2_host_rx|frame~10 (
// Equation(s):
// \keyboard|ps2_host_inst|ps2_host_rx|frame~10_combout  = (!\reset~q  & (\keyboard|ps2_host_inst|ps2_host_rx|frame [9] & !\keyboard|ps2_host_inst|ps2_host_rx|ready~q ))

	.dataa(gnd),
	.datab(\reset~q ),
	.datac(\keyboard|ps2_host_inst|ps2_host_rx|frame [9]),
	.datad(\keyboard|ps2_host_inst|ps2_host_rx|ready~q ),
	.cin(gnd),
	.combout(\keyboard|ps2_host_inst|ps2_host_rx|frame~10_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|ps2_host_inst|ps2_host_rx|frame~10 .lut_mask = 16'h0030;
defparam \keyboard|ps2_host_inst|ps2_host_rx|frame~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y20_N5
dffeas \keyboard|ps2_host_inst|ps2_host_rx|frame[10] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\keyboard|ps2_host_inst|ps2_host_rx|frame~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\keyboard|ps2_host_inst|ps2_host_rx|frame[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard|ps2_host_inst|ps2_host_rx|frame [10]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard|ps2_host_inst|ps2_host_rx|frame[10] .is_wysiwyg = "true";
defparam \keyboard|ps2_host_inst|ps2_host_rx|frame[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N10
cycloneive_lcell_comb \keyboard|ps2_host_inst|ps2_host_rx|frame~2 (
// Equation(s):
// \keyboard|ps2_host_inst|ps2_host_rx|frame~2_combout  = (!\reset~q  & (\keyboard|ps2_host_inst|ps2_host_rx|frame [10] & !\keyboard|ps2_host_inst|ps2_host_rx|ready~q ))

	.dataa(gnd),
	.datab(\reset~q ),
	.datac(\keyboard|ps2_host_inst|ps2_host_rx|frame [10]),
	.datad(\keyboard|ps2_host_inst|ps2_host_rx|ready~q ),
	.cin(gnd),
	.combout(\keyboard|ps2_host_inst|ps2_host_rx|frame~2_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|ps2_host_inst|ps2_host_rx|frame~2 .lut_mask = 16'h0030;
defparam \keyboard|ps2_host_inst|ps2_host_rx|frame~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y20_N11
dffeas \keyboard|ps2_host_inst|ps2_host_rx|frame[11] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\keyboard|ps2_host_inst|ps2_host_rx|frame~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\keyboard|ps2_host_inst|ps2_host_rx|frame[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard|ps2_host_inst|ps2_host_rx|frame [11]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard|ps2_host_inst|ps2_host_rx|frame[11] .is_wysiwyg = "true";
defparam \keyboard|ps2_host_inst|ps2_host_rx|frame[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N10
cycloneive_lcell_comb \keyboard|ps2_host_inst|ps2_host_rx|ready~0 (
// Equation(s):
// \keyboard|ps2_host_inst|ps2_host_rx|ready~0_combout  = (\keyboard|ps2_host_inst|ps2_host_rx|frame [11] & !\reset~q )

	.dataa(gnd),
	.datab(\keyboard|ps2_host_inst|ps2_host_rx|frame [11]),
	.datac(\reset~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\keyboard|ps2_host_inst|ps2_host_rx|ready~0_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|ps2_host_inst|ps2_host_rx|ready~0 .lut_mask = 16'h0C0C;
defparam \keyboard|ps2_host_inst|ps2_host_rx|ready~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y20_N11
dffeas \keyboard|ps2_host_inst|ps2_host_rx|ready (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\keyboard|ps2_host_inst|ps2_host_rx|ready~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard|ps2_host_inst|ps2_host_rx|ready~q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard|ps2_host_inst|ps2_host_rx|ready .is_wysiwyg = "true";
defparam \keyboard|ps2_host_inst|ps2_host_rx|ready .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N2
cycloneive_lcell_comb \keyboard|ps2_host_inst|ps2_host_rx|frame[9]~1 (
// Equation(s):
// \keyboard|ps2_host_inst|ps2_host_rx|frame[9]~1_combout  = (\reset~q ) # ((\keyboard|ps2_host_inst|ps2_host_rx|ready~q ) # ((!\keyboard|ps2_host_inst|ps2_host_clk_ctrl|ps2_clk_samples [0] & \keyboard|ps2_host_inst|ps2_host_clk_ctrl|ps2_clk_samples [1])))

	.dataa(\keyboard|ps2_host_inst|ps2_host_clk_ctrl|ps2_clk_samples [0]),
	.datab(\keyboard|ps2_host_inst|ps2_host_clk_ctrl|ps2_clk_samples [1]),
	.datac(\reset~q ),
	.datad(\keyboard|ps2_host_inst|ps2_host_rx|ready~q ),
	.cin(gnd),
	.combout(\keyboard|ps2_host_inst|ps2_host_rx|frame[9]~1_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|ps2_host_inst|ps2_host_rx|frame[9]~1 .lut_mask = 16'hFFF4;
defparam \keyboard|ps2_host_inst|ps2_host_rx|frame[9]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y20_N19
dffeas \keyboard|ps2_host_inst|ps2_host_rx|frame[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\keyboard|ps2_host_inst|ps2_host_rx|frame~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\keyboard|ps2_host_inst|ps2_host_rx|frame[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard|ps2_host_inst|ps2_host_rx|frame [1]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard|ps2_host_inst|ps2_host_rx|frame[1] .is_wysiwyg = "true";
defparam \keyboard|ps2_host_inst|ps2_host_rx|frame[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N14
cycloneive_lcell_comb \keyboard|ps2_host_inst|ps2_host_rx|frame~6 (
// Equation(s):
// \keyboard|ps2_host_inst|ps2_host_rx|frame~6_combout  = (!\keyboard|ps2_host_inst|ps2_host_rx|ready~q  & (\keyboard|ps2_host_inst|ps2_host_rx|frame [1] & !\reset~q ))

	.dataa(\keyboard|ps2_host_inst|ps2_host_rx|ready~q ),
	.datab(\keyboard|ps2_host_inst|ps2_host_rx|frame [1]),
	.datac(\reset~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\keyboard|ps2_host_inst|ps2_host_rx|frame~6_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|ps2_host_inst|ps2_host_rx|frame~6 .lut_mask = 16'h0404;
defparam \keyboard|ps2_host_inst|ps2_host_rx|frame~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y20_N15
dffeas \keyboard|ps2_host_inst|ps2_host_rx|frame[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\keyboard|ps2_host_inst|ps2_host_rx|frame~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\keyboard|ps2_host_inst|ps2_host_rx|frame[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard|ps2_host_inst|ps2_host_rx|frame [2]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard|ps2_host_inst|ps2_host_rx|frame[2] .is_wysiwyg = "true";
defparam \keyboard|ps2_host_inst|ps2_host_rx|frame[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N8
cycloneive_lcell_comb \keyboard|ps2_host_inst|ps2_host_rx|frame~7 (
// Equation(s):
// \keyboard|ps2_host_inst|ps2_host_rx|frame~7_combout  = (!\keyboard|ps2_host_inst|ps2_host_rx|ready~q  & (!\reset~q  & \keyboard|ps2_host_inst|ps2_host_rx|frame [2]))

	.dataa(\keyboard|ps2_host_inst|ps2_host_rx|ready~q ),
	.datab(\reset~q ),
	.datac(\keyboard|ps2_host_inst|ps2_host_rx|frame [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\keyboard|ps2_host_inst|ps2_host_rx|frame~7_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|ps2_host_inst|ps2_host_rx|frame~7 .lut_mask = 16'h1010;
defparam \keyboard|ps2_host_inst|ps2_host_rx|frame~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y20_N9
dffeas \keyboard|ps2_host_inst|ps2_host_rx|frame[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\keyboard|ps2_host_inst|ps2_host_rx|frame~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\keyboard|ps2_host_inst|ps2_host_rx|frame[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard|ps2_host_inst|ps2_host_rx|frame [3]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard|ps2_host_inst|ps2_host_rx|frame[3] .is_wysiwyg = "true";
defparam \keyboard|ps2_host_inst|ps2_host_rx|frame[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N26
cycloneive_lcell_comb \keyboard|ps2_host_inst|ps2_host_rx|frame~8 (
// Equation(s):
// \keyboard|ps2_host_inst|ps2_host_rx|frame~8_combout  = (!\keyboard|ps2_host_inst|ps2_host_rx|ready~q  & (!\reset~q  & \keyboard|ps2_host_inst|ps2_host_rx|frame [3]))

	.dataa(\keyboard|ps2_host_inst|ps2_host_rx|ready~q ),
	.datab(\reset~q ),
	.datac(\keyboard|ps2_host_inst|ps2_host_rx|frame [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\keyboard|ps2_host_inst|ps2_host_rx|frame~8_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|ps2_host_inst|ps2_host_rx|frame~8 .lut_mask = 16'h1010;
defparam \keyboard|ps2_host_inst|ps2_host_rx|frame~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y20_N27
dffeas \keyboard|ps2_host_inst|ps2_host_rx|frame[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\keyboard|ps2_host_inst|ps2_host_rx|frame~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\keyboard|ps2_host_inst|ps2_host_rx|frame[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard|ps2_host_inst|ps2_host_rx|frame [4]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard|ps2_host_inst|ps2_host_rx|frame[4] .is_wysiwyg = "true";
defparam \keyboard|ps2_host_inst|ps2_host_rx|frame[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N4
cycloneive_lcell_comb \keyboard|ps2_host_inst|ps2_host_rx|frame~9 (
// Equation(s):
// \keyboard|ps2_host_inst|ps2_host_rx|frame~9_combout  = (!\keyboard|ps2_host_inst|ps2_host_rx|ready~q  & (!\reset~q  & \keyboard|ps2_host_inst|ps2_host_rx|frame [4]))

	.dataa(\keyboard|ps2_host_inst|ps2_host_rx|ready~q ),
	.datab(\reset~q ),
	.datac(\keyboard|ps2_host_inst|ps2_host_rx|frame [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\keyboard|ps2_host_inst|ps2_host_rx|frame~9_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|ps2_host_inst|ps2_host_rx|frame~9 .lut_mask = 16'h1010;
defparam \keyboard|ps2_host_inst|ps2_host_rx|frame~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y20_N5
dffeas \keyboard|ps2_host_inst|ps2_host_rx|frame[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\keyboard|ps2_host_inst|ps2_host_rx|frame~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\keyboard|ps2_host_inst|ps2_host_rx|frame[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard|ps2_host_inst|ps2_host_rx|frame [5]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard|ps2_host_inst|ps2_host_rx|frame[5] .is_wysiwyg = "true";
defparam \keyboard|ps2_host_inst|ps2_host_rx|frame[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N26
cycloneive_lcell_comb \keyboard|ps2_host_inst|ps2_host_rx|rx_data~8 (
// Equation(s):
// \keyboard|ps2_host_inst|ps2_host_rx|rx_data~8_combout  = (\keyboard|ps2_host_inst|ps2_host_rx|frame [5] & !\reset~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\keyboard|ps2_host_inst|ps2_host_rx|frame [5]),
	.datad(\reset~q ),
	.cin(gnd),
	.combout(\keyboard|ps2_host_inst|ps2_host_rx|rx_data~8_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|ps2_host_inst|ps2_host_rx|rx_data~8 .lut_mask = 16'h00F0;
defparam \keyboard|ps2_host_inst|ps2_host_rx|rx_data~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N16
cycloneive_lcell_comb \keyboard|ps2_host_inst|ps2_host_rx|rx_data[6]~1 (
// Equation(s):
// \keyboard|ps2_host_inst|ps2_host_rx|rx_data[6]~1_combout  = (\keyboard|ps2_host_inst|ps2_host_rx|frame [11]) # (\reset~q )

	.dataa(gnd),
	.datab(\keyboard|ps2_host_inst|ps2_host_rx|frame [11]),
	.datac(\reset~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\keyboard|ps2_host_inst|ps2_host_rx|rx_data[6]~1_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|ps2_host_inst|ps2_host_rx|rx_data[6]~1 .lut_mask = 16'hFCFC;
defparam \keyboard|ps2_host_inst|ps2_host_rx|rx_data[6]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y20_N27
dffeas \keyboard|ps2_host_inst|ps2_host_rx|rx_data[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\keyboard|ps2_host_inst|ps2_host_rx|rx_data~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\keyboard|ps2_host_inst|ps2_host_rx|rx_data[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard|ps2_host_inst|ps2_host_rx|rx_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard|ps2_host_inst|ps2_host_rx|rx_data[4] .is_wysiwyg = "true";
defparam \keyboard|ps2_host_inst|ps2_host_rx|rx_data[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N14
cycloneive_lcell_comb \keyboard|state~16 (
// Equation(s):
// \keyboard|state~16_combout  = (\keyboard|state.process_third~q ) # ((\reset~q ) # ((!\keyboard|ps2_host_inst|ps2_host_rx|ready~q  & !\keyboard|state.read_first~q )))

	.dataa(\keyboard|state.process_third~q ),
	.datab(\reset~q ),
	.datac(\keyboard|ps2_host_inst|ps2_host_rx|ready~q ),
	.datad(\keyboard|state.read_first~q ),
	.cin(gnd),
	.combout(\keyboard|state~16_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|state~16 .lut_mask = 16'hEEEF;
defparam \keyboard|state~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N2
cycloneive_lcell_comb \keyboard|ps2_host_inst|ps2_host_rx|rx_data~4 (
// Equation(s):
// \keyboard|ps2_host_inst|ps2_host_rx|rx_data~4_combout  = (!\reset~q  & \keyboard|ps2_host_inst|ps2_host_rx|frame [6])

	.dataa(\reset~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\keyboard|ps2_host_inst|ps2_host_rx|frame [6]),
	.cin(gnd),
	.combout(\keyboard|ps2_host_inst|ps2_host_rx|rx_data~4_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|ps2_host_inst|ps2_host_rx|rx_data~4 .lut_mask = 16'h5500;
defparam \keyboard|ps2_host_inst|ps2_host_rx|rx_data~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y20_N3
dffeas \keyboard|ps2_host_inst|ps2_host_rx|rx_data[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\keyboard|ps2_host_inst|ps2_host_rx|rx_data~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\keyboard|ps2_host_inst|ps2_host_rx|rx_data[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard|ps2_host_inst|ps2_host_rx|rx_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard|ps2_host_inst|ps2_host_rx|rx_data[3] .is_wysiwyg = "true";
defparam \keyboard|ps2_host_inst|ps2_host_rx|rx_data[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N0
cycloneive_lcell_comb \keyboard|ps2_host_inst|ps2_host_rx|rx_data~7 (
// Equation(s):
// \keyboard|ps2_host_inst|ps2_host_rx|rx_data~7_combout  = (\keyboard|ps2_host_inst|ps2_host_rx|frame [4] & !\reset~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\keyboard|ps2_host_inst|ps2_host_rx|frame [4]),
	.datad(\reset~q ),
	.cin(gnd),
	.combout(\keyboard|ps2_host_inst|ps2_host_rx|rx_data~7_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|ps2_host_inst|ps2_host_rx|rx_data~7 .lut_mask = 16'h00F0;
defparam \keyboard|ps2_host_inst|ps2_host_rx|rx_data~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y20_N1
dffeas \keyboard|ps2_host_inst|ps2_host_rx|rx_data[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\keyboard|ps2_host_inst|ps2_host_rx|rx_data~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\keyboard|ps2_host_inst|ps2_host_rx|rx_data[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard|ps2_host_inst|ps2_host_rx|rx_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard|ps2_host_inst|ps2_host_rx|rx_data[5] .is_wysiwyg = "true";
defparam \keyboard|ps2_host_inst|ps2_host_rx|rx_data[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N14
cycloneive_lcell_comb \keyboard|ps2_host_inst|ps2_host_rx|rx_data~3 (
// Equation(s):
// \keyboard|ps2_host_inst|ps2_host_rx|rx_data~3_combout  = (!\reset~q  & \keyboard|ps2_host_inst|ps2_host_rx|frame [7])

	.dataa(\reset~q ),
	.datab(gnd),
	.datac(\keyboard|ps2_host_inst|ps2_host_rx|frame [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\keyboard|ps2_host_inst|ps2_host_rx|rx_data~3_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|ps2_host_inst|ps2_host_rx|rx_data~3 .lut_mask = 16'h5050;
defparam \keyboard|ps2_host_inst|ps2_host_rx|rx_data~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y20_N15
dffeas \keyboard|ps2_host_inst|ps2_host_rx|rx_data[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\keyboard|ps2_host_inst|ps2_host_rx|rx_data~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\keyboard|ps2_host_inst|ps2_host_rx|rx_data[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard|ps2_host_inst|ps2_host_rx|rx_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard|ps2_host_inst|ps2_host_rx|rx_data[2] .is_wysiwyg = "true";
defparam \keyboard|ps2_host_inst|ps2_host_rx|rx_data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N24
cycloneive_lcell_comb \keyboard|ps2_host_inst|ps2_host_rx|rx_data~2 (
// Equation(s):
// \keyboard|ps2_host_inst|ps2_host_rx|rx_data~2_combout  = (!\reset~q  & \keyboard|ps2_host_inst|ps2_host_rx|frame [8])

	.dataa(\reset~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\keyboard|ps2_host_inst|ps2_host_rx|frame [8]),
	.cin(gnd),
	.combout(\keyboard|ps2_host_inst|ps2_host_rx|rx_data~2_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|ps2_host_inst|ps2_host_rx|rx_data~2 .lut_mask = 16'h5500;
defparam \keyboard|ps2_host_inst|ps2_host_rx|rx_data~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y20_N25
dffeas \keyboard|ps2_host_inst|ps2_host_rx|rx_data[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\keyboard|ps2_host_inst|ps2_host_rx|rx_data~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\keyboard|ps2_host_inst|ps2_host_rx|rx_data[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard|ps2_host_inst|ps2_host_rx|rx_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard|ps2_host_inst|ps2_host_rx|rx_data[1] .is_wysiwyg = "true";
defparam \keyboard|ps2_host_inst|ps2_host_rx|rx_data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N12
cycloneive_lcell_comb \keyboard|ps2_host_inst|ps2_host_rx|rx_data~0 (
// Equation(s):
// \keyboard|ps2_host_inst|ps2_host_rx|rx_data~0_combout  = (!\reset~q  & \keyboard|ps2_host_inst|ps2_host_rx|frame [9])

	.dataa(\reset~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\keyboard|ps2_host_inst|ps2_host_rx|frame [9]),
	.cin(gnd),
	.combout(\keyboard|ps2_host_inst|ps2_host_rx|rx_data~0_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|ps2_host_inst|ps2_host_rx|rx_data~0 .lut_mask = 16'h5500;
defparam \keyboard|ps2_host_inst|ps2_host_rx|rx_data~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y20_N13
dffeas \keyboard|ps2_host_inst|ps2_host_rx|rx_data[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\keyboard|ps2_host_inst|ps2_host_rx|rx_data~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\keyboard|ps2_host_inst|ps2_host_rx|rx_data[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard|ps2_host_inst|ps2_host_rx|rx_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard|ps2_host_inst|ps2_host_rx|rx_data[0] .is_wysiwyg = "true";
defparam \keyboard|ps2_host_inst|ps2_host_rx|rx_data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N16
cycloneive_lcell_comb \keyboard|Equal0~0 (
// Equation(s):
// \keyboard|Equal0~0_combout  = (\keyboard|ps2_host_inst|ps2_host_rx|rx_data [6] & (!\keyboard|ps2_host_inst|ps2_host_rx|rx_data [2] & (!\keyboard|ps2_host_inst|ps2_host_rx|rx_data [1] & !\keyboard|ps2_host_inst|ps2_host_rx|rx_data [0])))

	.dataa(\keyboard|ps2_host_inst|ps2_host_rx|rx_data [6]),
	.datab(\keyboard|ps2_host_inst|ps2_host_rx|rx_data [2]),
	.datac(\keyboard|ps2_host_inst|ps2_host_rx|rx_data [1]),
	.datad(\keyboard|ps2_host_inst|ps2_host_rx|rx_data [0]),
	.cin(gnd),
	.combout(\keyboard|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|Equal0~0 .lut_mask = 16'h0002;
defparam \keyboard|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N18
cycloneive_lcell_comb \keyboard|Equal0~1 (
// Equation(s):
// \keyboard|Equal0~1_combout  = (\keyboard|ps2_host_inst|ps2_host_rx|rx_data [7] & (!\keyboard|ps2_host_inst|ps2_host_rx|rx_data [3] & (\keyboard|ps2_host_inst|ps2_host_rx|rx_data [5] & \keyboard|Equal0~0_combout )))

	.dataa(\keyboard|ps2_host_inst|ps2_host_rx|rx_data [7]),
	.datab(\keyboard|ps2_host_inst|ps2_host_rx|rx_data [3]),
	.datac(\keyboard|ps2_host_inst|ps2_host_rx|rx_data [5]),
	.datad(\keyboard|Equal0~0_combout ),
	.cin(gnd),
	.combout(\keyboard|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|Equal0~1 .lut_mask = 16'h2000;
defparam \keyboard|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N24
cycloneive_lcell_comb \keyboard|Selector1~0 (
// Equation(s):
// \keyboard|Selector1~0_combout  = (\keyboard|state.process_first~q  & ((\keyboard|Equal0~1_combout ) # ((!\keyboard|ps2_host_inst|ps2_host_rx|ready~q  & \keyboard|state.read_second~q )))) # (!\keyboard|state.process_first~q  & 
// (!\keyboard|ps2_host_inst|ps2_host_rx|ready~q  & (\keyboard|state.read_second~q )))

	.dataa(\keyboard|state.process_first~q ),
	.datab(\keyboard|ps2_host_inst|ps2_host_rx|ready~q ),
	.datac(\keyboard|state.read_second~q ),
	.datad(\keyboard|Equal0~1_combout ),
	.cin(gnd),
	.combout(\keyboard|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|Selector1~0 .lut_mask = 16'hBA30;
defparam \keyboard|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y20_N25
dffeas \keyboard|state.read_second (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\keyboard|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard|state.read_second~q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard|state.read_second .is_wysiwyg = "true";
defparam \keyboard|state.read_second .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N16
cycloneive_lcell_comb \keyboard|state~13 (
// Equation(s):
// \keyboard|state~13_combout  = (\keyboard|state.read_second~q  & (!\reset~q  & \keyboard|ps2_host_inst|ps2_host_rx|ready~q ))

	.dataa(gnd),
	.datab(\keyboard|state.read_second~q ),
	.datac(\reset~q ),
	.datad(\keyboard|ps2_host_inst|ps2_host_rx|ready~q ),
	.cin(gnd),
	.combout(\keyboard|state~13_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|state~13 .lut_mask = 16'h0C00;
defparam \keyboard|state~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y20_N17
dffeas \keyboard|state.process_second (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\keyboard|state~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard|state.process_second~q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard|state.process_second .is_wysiwyg = "true";
defparam \keyboard|state.process_second .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N6
cycloneive_lcell_comb \keyboard|state~15 (
// Equation(s):
// \keyboard|state~15_combout  = (\keyboard|Equal0~1_combout  & (!\keyboard|ps2_host_inst|ps2_host_rx|rx_data [4] & (\keyboard|state.process_second~q ))) # (!\keyboard|Equal0~1_combout  & (((\keyboard|state.process_second~q ) # 
// (\keyboard|state.process_first~q ))))

	.dataa(\keyboard|ps2_host_inst|ps2_host_rx|rx_data [4]),
	.datab(\keyboard|Equal0~1_combout ),
	.datac(\keyboard|state.process_second~q ),
	.datad(\keyboard|state.process_first~q ),
	.cin(gnd),
	.combout(\keyboard|state~15_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|state~15 .lut_mask = 16'h7370;
defparam \keyboard|state~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N28
cycloneive_lcell_comb \keyboard|state~17 (
// Equation(s):
// \keyboard|state~17_combout  = (!\keyboard|state~16_combout  & !\keyboard|state~15_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\keyboard|state~16_combout ),
	.datad(\keyboard|state~15_combout ),
	.cin(gnd),
	.combout(\keyboard|state~17_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|state~17 .lut_mask = 16'h000F;
defparam \keyboard|state~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y20_N29
dffeas \keyboard|state.read_first (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\keyboard|state~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard|state.read_first~q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard|state.read_first .is_wysiwyg = "true";
defparam \keyboard|state.read_first .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N26
cycloneive_lcell_comb \keyboard|state~14 (
// Equation(s):
// \keyboard|state~14_combout  = (!\reset~q  & (\keyboard|ps2_host_inst|ps2_host_rx|ready~q  & !\keyboard|state.read_first~q ))

	.dataa(gnd),
	.datab(\reset~q ),
	.datac(\keyboard|ps2_host_inst|ps2_host_rx|ready~q ),
	.datad(\keyboard|state.read_first~q ),
	.cin(gnd),
	.combout(\keyboard|state~14_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|state~14 .lut_mask = 16'h0030;
defparam \keyboard|state~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y20_N27
dffeas \keyboard|state.process_first (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\keyboard|state~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard|state.process_first~q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard|state.process_first .is_wysiwyg = "true";
defparam \keyboard|state.process_first .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N20
cycloneive_lcell_comb \keyboard|Selector6~0 (
// Equation(s):
// \keyboard|Selector6~0_combout  = (\keyboard|ps2_host_inst|ps2_host_rx|rx_data [4] & ((!\keyboard|state.process_first~q ) # (!\keyboard|Equal0~1_combout )))

	.dataa(\keyboard|Equal0~1_combout ),
	.datab(gnd),
	.datac(\keyboard|ps2_host_inst|ps2_host_rx|rx_data [4]),
	.datad(\keyboard|state.process_first~q ),
	.cin(gnd),
	.combout(\keyboard|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|Selector6~0 .lut_mask = 16'h50F0;
defparam \keyboard|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N10
cycloneive_lcell_comb \keyboard|special_make~0 (
// Equation(s):
// \keyboard|special_make~0_combout  = (\keyboard|state.process_first~q  & (\keyboard|Equal0~1_combout  & ((!\keyboard|ps2_host_inst|ps2_host_rx|rx_data [4])))) # (!\keyboard|state.process_first~q  & (((\keyboard|special_make~q ))))

	.dataa(\keyboard|Equal0~1_combout ),
	.datab(\keyboard|state.process_first~q ),
	.datac(\keyboard|special_make~q ),
	.datad(\keyboard|ps2_host_inst|ps2_host_rx|rx_data [4]),
	.cin(gnd),
	.combout(\keyboard|special_make~0_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|special_make~0 .lut_mask = 16'h30B8;
defparam \keyboard|special_make~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y21_N11
dffeas \keyboard|special_make (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\keyboard|special_make~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard|special_make~q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard|special_make .is_wysiwyg = "true";
defparam \keyboard|special_make .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N28
cycloneive_lcell_comb \keyboard|Selector2~0 (
// Equation(s):
// \keyboard|Selector2~0_combout  = (!\keyboard|ps2_host_inst|ps2_host_rx|ready~q  & \keyboard|state.read_third~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\keyboard|ps2_host_inst|ps2_host_rx|ready~q ),
	.datad(\keyboard|state.read_third~q ),
	.cin(gnd),
	.combout(\keyboard|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|Selector2~0 .lut_mask = 16'h0F00;
defparam \keyboard|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N24
cycloneive_lcell_comb \keyboard|Selector2~1 (
// Equation(s):
// \keyboard|Selector2~1_combout  = (\keyboard|Selector2~0_combout ) # ((\keyboard|state.process_second~q  & (\keyboard|ps2_host_inst|ps2_host_rx|rx_data [4] & \keyboard|Equal0~1_combout )))

	.dataa(\keyboard|state.process_second~q ),
	.datab(\keyboard|Selector2~0_combout ),
	.datac(\keyboard|ps2_host_inst|ps2_host_rx|rx_data [4]),
	.datad(\keyboard|Equal0~1_combout ),
	.cin(gnd),
	.combout(\keyboard|Selector2~1_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|Selector2~1 .lut_mask = 16'hECCC;
defparam \keyboard|Selector2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y20_N25
dffeas \keyboard|state.read_third (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\keyboard|Selector2~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard|state.read_third~q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard|state.read_third .is_wysiwyg = "true";
defparam \keyboard|state.read_third .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N6
cycloneive_lcell_comb \keyboard|state~12 (
// Equation(s):
// \keyboard|state~12_combout  = (!\reset~q  & (\keyboard|ps2_host_inst|ps2_host_rx|ready~q  & \keyboard|state.read_third~q ))

	.dataa(gnd),
	.datab(\reset~q ),
	.datac(\keyboard|ps2_host_inst|ps2_host_rx|ready~q ),
	.datad(\keyboard|state.read_third~q ),
	.cin(gnd),
	.combout(\keyboard|state~12_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|state~12 .lut_mask = 16'h3000;
defparam \keyboard|state~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y20_N7
dffeas \keyboard|state.process_third (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\keyboard|state~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard|state.process_third~q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard|state.process_third .is_wysiwyg = "true";
defparam \keyboard|state.process_third .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N12
cycloneive_lcell_comb \keyboard|scan_code[1]~0 (
// Equation(s):
// \keyboard|scan_code[1]~0_combout  = (!\keyboard|state.process_third~q  & ((\keyboard|state.process_second~q  & ((\keyboard|special_make~q ))) # (!\keyboard|state.process_second~q  & (\keyboard|state.process_first~q ))))

	.dataa(\keyboard|state.process_first~q ),
	.datab(\keyboard|state.process_second~q ),
	.datac(\keyboard|special_make~q ),
	.datad(\keyboard|state.process_third~q ),
	.cin(gnd),
	.combout(\keyboard|scan_code[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|scan_code[1]~0 .lut_mask = 16'h00E2;
defparam \keyboard|scan_code[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y21_N21
dffeas \keyboard|scan_code[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\keyboard|Selector6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\keyboard|scan_code[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard|scan_code [4]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard|scan_code[4] .is_wysiwyg = "true";
defparam \keyboard|scan_code[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N30
cycloneive_lcell_comb \keyboard|Selector5~0 (
// Equation(s):
// \keyboard|Selector5~0_combout  = (\keyboard|ps2_host_inst|ps2_host_rx|rx_data [5] & ((!\keyboard|Equal0~1_combout ) # (!\keyboard|state.process_first~q )))

	.dataa(\keyboard|state.process_first~q ),
	.datab(\keyboard|ps2_host_inst|ps2_host_rx|rx_data [5]),
	.datac(\keyboard|Equal0~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\keyboard|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|Selector5~0 .lut_mask = 16'h4C4C;
defparam \keyboard|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y21_N31
dffeas \keyboard|scan_code[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\keyboard|Selector5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\keyboard|scan_code[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard|scan_code [5]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard|scan_code[5] .is_wysiwyg = "true";
defparam \keyboard|scan_code[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N4
cycloneive_lcell_comb \keyboard|ps2_host_inst|ps2_host_rx|rx_data~5 (
// Equation(s):
// \keyboard|ps2_host_inst|ps2_host_rx|rx_data~5_combout  = (\keyboard|ps2_host_inst|ps2_host_rx|frame [2] & !\reset~q )

	.dataa(\keyboard|ps2_host_inst|ps2_host_rx|frame [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(\reset~q ),
	.cin(gnd),
	.combout(\keyboard|ps2_host_inst|ps2_host_rx|rx_data~5_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|ps2_host_inst|ps2_host_rx|rx_data~5 .lut_mask = 16'h00AA;
defparam \keyboard|ps2_host_inst|ps2_host_rx|rx_data~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y20_N5
dffeas \keyboard|ps2_host_inst|ps2_host_rx|rx_data[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\keyboard|ps2_host_inst|ps2_host_rx|rx_data~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\keyboard|ps2_host_inst|ps2_host_rx|rx_data[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard|ps2_host_inst|ps2_host_rx|rx_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard|ps2_host_inst|ps2_host_rx|rx_data[7] .is_wysiwyg = "true";
defparam \keyboard|ps2_host_inst|ps2_host_rx|rx_data[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N26
cycloneive_lcell_comb \keyboard|Selector3~0 (
// Equation(s):
// \keyboard|Selector3~0_combout  = (\keyboard|ps2_host_inst|ps2_host_rx|rx_data [7] & ((!\keyboard|state.process_first~q ) # (!\keyboard|Equal0~1_combout )))

	.dataa(\keyboard|Equal0~1_combout ),
	.datab(\keyboard|ps2_host_inst|ps2_host_rx|rx_data [7]),
	.datac(gnd),
	.datad(\keyboard|state.process_first~q ),
	.cin(gnd),
	.combout(\keyboard|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|Selector3~0 .lut_mask = 16'h44CC;
defparam \keyboard|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y21_N27
dffeas \keyboard|scan_code[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\keyboard|Selector3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\keyboard|scan_code[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard|scan_code [7]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard|scan_code[7] .is_wysiwyg = "true";
defparam \keyboard|scan_code[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N2
cycloneive_lcell_comb \multiHEX|hex_inst_3|WideOr6~0 (
// Equation(s):
// \multiHEX|hex_inst_3|WideOr6~0_combout  = (\keyboard|scan_code [6] & (!\keyboard|scan_code [5] & (\keyboard|scan_code [4] $ (!\keyboard|scan_code [7])))) # (!\keyboard|scan_code [6] & (\keyboard|scan_code [4] & (\keyboard|scan_code [5] $ 
// (!\keyboard|scan_code [7]))))

	.dataa(\keyboard|scan_code [6]),
	.datab(\keyboard|scan_code [4]),
	.datac(\keyboard|scan_code [5]),
	.datad(\keyboard|scan_code [7]),
	.cin(gnd),
	.combout(\multiHEX|hex_inst_3|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \multiHEX|hex_inst_3|WideOr6~0 .lut_mask = 16'h4806;
defparam \multiHEX|hex_inst_3|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y21_N17
dffeas \keyboard|scan_code[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\keyboard|ps2_host_inst|ps2_host_rx|rx_data [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard|scan_code[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard|scan_code [3]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard|scan_code[3] .is_wysiwyg = "true";
defparam \keyboard|scan_code[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N18
cycloneive_lcell_comb \keyboard|Selector4~0 (
// Equation(s):
// \keyboard|Selector4~0_combout  = (\keyboard|ps2_host_inst|ps2_host_rx|rx_data [6] & ((!\keyboard|Equal0~1_combout ) # (!\keyboard|state.process_first~q )))

	.dataa(\keyboard|ps2_host_inst|ps2_host_rx|rx_data [6]),
	.datab(gnd),
	.datac(\keyboard|state.process_first~q ),
	.datad(\keyboard|Equal0~1_combout ),
	.cin(gnd),
	.combout(\keyboard|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|Selector4~0 .lut_mask = 16'h0AAA;
defparam \keyboard|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y21_N19
dffeas \keyboard|scan_code[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\keyboard|Selector4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\keyboard|scan_code[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard|scan_code [6]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard|scan_code[6] .is_wysiwyg = "true";
defparam \keyboard|scan_code[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N4
cycloneive_lcell_comb \keyboard|always1~0 (
// Equation(s):
// \keyboard|always1~0_combout  = (\keyboard|ps2_host_inst|ps2_host_rx|rx_data [6] & (\keyboard|ps2_host_inst|ps2_host_rx|rx_data [3] & (!\keyboard|ps2_host_inst|ps2_host_rx|rx_data [1] & \keyboard|ps2_host_inst|ps2_host_rx|rx_data [0]))) # 
// (!\keyboard|ps2_host_inst|ps2_host_rx|rx_data [6] & (!\keyboard|ps2_host_inst|ps2_host_rx|rx_data [3] & (\keyboard|ps2_host_inst|ps2_host_rx|rx_data [1] & !\keyboard|ps2_host_inst|ps2_host_rx|rx_data [0])))

	.dataa(\keyboard|ps2_host_inst|ps2_host_rx|rx_data [6]),
	.datab(\keyboard|ps2_host_inst|ps2_host_rx|rx_data [3]),
	.datac(\keyboard|ps2_host_inst|ps2_host_rx|rx_data [1]),
	.datad(\keyboard|ps2_host_inst|ps2_host_rx|rx_data [0]),
	.cin(gnd),
	.combout(\keyboard|always1~0_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|always1~0 .lut_mask = 16'h0810;
defparam \keyboard|always1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N22
cycloneive_lcell_comb \keyboard|Selector11~0 (
// Equation(s):
// \keyboard|Selector11~0_combout  = (\keyboard|ps2_host_inst|ps2_host_rx|rx_data [4] & (!\keyboard|ps2_host_inst|ps2_host_rx|rx_data [5] & (!\keyboard|ps2_host_inst|ps2_host_rx|rx_data [2] & !\keyboard|ps2_host_inst|ps2_host_rx|rx_data [7])))

	.dataa(\keyboard|ps2_host_inst|ps2_host_rx|rx_data [4]),
	.datab(\keyboard|ps2_host_inst|ps2_host_rx|rx_data [5]),
	.datac(\keyboard|ps2_host_inst|ps2_host_rx|rx_data [2]),
	.datad(\keyboard|ps2_host_inst|ps2_host_rx|rx_data [7]),
	.cin(gnd),
	.combout(\keyboard|Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|Selector11~0 .lut_mask = 16'h0002;
defparam \keyboard|Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N0
cycloneive_lcell_comb \keyboard|Selector11~1 (
// Equation(s):
// \keyboard|Selector11~1_combout  = (\keyboard|always1~0_combout  & (\keyboard|Selector11~0_combout  & ((\keyboard|state.process_second~q ) # (\keyboard|state.process_first~q ))))

	.dataa(\keyboard|state.process_second~q ),
	.datab(\keyboard|always1~0_combout ),
	.datac(\keyboard|Selector11~0_combout ),
	.datad(\keyboard|state.process_first~q ),
	.cin(gnd),
	.combout(\keyboard|Selector11~1_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|Selector11~1 .lut_mask = 16'hC080;
defparam \keyboard|Selector11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N16
cycloneive_lcell_comb \keyboard|shift_key~0 (
// Equation(s):
// \keyboard|shift_key~0_combout  = (\keyboard|Selector11~1_combout  & (\keyboard|state.process_first~q )) # (!\keyboard|Selector11~1_combout  & ((\keyboard|shift_key~q )))

	.dataa(gnd),
	.datab(\keyboard|state.process_first~q ),
	.datac(\keyboard|shift_key~q ),
	.datad(\keyboard|Selector11~1_combout ),
	.cin(gnd),
	.combout(\keyboard|shift_key~0_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|shift_key~0 .lut_mask = 16'hCCF0;
defparam \keyboard|shift_key~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y21_N17
dffeas \keyboard|shift_key (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\keyboard|shift_key~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard|shift_key~q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard|shift_key .is_wysiwyg = "true";
defparam \keyboard|shift_key .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y22_N11
dffeas \keyboard|scan_code[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\keyboard|ps2_host_inst|ps2_host_rx|rx_data [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard|scan_code[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard|scan_code [2]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard|scan_code[2] .is_wysiwyg = "true";
defparam \keyboard|scan_code[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y22_N25
dffeas \keyboard|scan_code[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\keyboard|ps2_host_inst|ps2_host_rx|rx_data [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard|scan_code[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard|scan_code [1]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard|scan_code[1] .is_wysiwyg = "true";
defparam \keyboard|scan_code[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y21_N25
dffeas \keyboard|scan_code[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\keyboard|ps2_host_inst|ps2_host_rx|rx_data [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard|scan_code[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard|scan_code [0]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard|scan_code[0] .is_wysiwyg = "true";
defparam \keyboard|scan_code[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y22_N0
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector7~17 (
// Equation(s):
// \keyboard|keymapper_inst|Selector7~17_combout  = (\keyboard|scan_code [4] & (\keyboard|scan_code [2] & (\keyboard|scan_code [1] $ (\keyboard|scan_code [0]))))

	.dataa(\keyboard|scan_code [4]),
	.datab(\keyboard|scan_code [2]),
	.datac(\keyboard|scan_code [1]),
	.datad(\keyboard|scan_code [0]),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector7~17_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector7~17 .lut_mask = 16'h0880;
defparam \keyboard|keymapper_inst|Selector7~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y22_N18
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector7~18 (
// Equation(s):
// \keyboard|keymapper_inst|Selector7~18_combout  = (\keyboard|keymapper_inst|Selector7~17_combout  & (\keyboard|caps_lock~q  $ (\keyboard|shift_key~q )))

	.dataa(\keyboard|caps_lock~q ),
	.datab(gnd),
	.datac(\keyboard|shift_key~q ),
	.datad(\keyboard|keymapper_inst|Selector7~17_combout ),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector7~18_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector7~18 .lut_mask = 16'h5A00;
defparam \keyboard|keymapper_inst|Selector7~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y22_N4
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector7~19 (
// Equation(s):
// \keyboard|keymapper_inst|Selector7~19_combout  = (\keyboard|scan_code [3] & (((\keyboard|scan_code [6])))) # (!\keyboard|scan_code [3] & ((\keyboard|scan_code [6] & (\keyboard|keymapper_inst|Selector7~16_combout )) # (!\keyboard|scan_code [6] & 
// ((\keyboard|keymapper_inst|Selector7~18_combout )))))

	.dataa(\keyboard|keymapper_inst|Selector7~16_combout ),
	.datab(\keyboard|scan_code [3]),
	.datac(\keyboard|scan_code [6]),
	.datad(\keyboard|keymapper_inst|Selector7~18_combout ),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector7~19_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector7~19 .lut_mask = 16'hE3E0;
defparam \keyboard|keymapper_inst|Selector7~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N16
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector7~21 (
// Equation(s):
// \keyboard|keymapper_inst|Selector7~21_combout  = (\keyboard|scan_code [1] & (((!\keyboard|scan_code [4] & !\keyboard|scan_code [0])) # (!\keyboard|scan_code [2]))) # (!\keyboard|scan_code [1] & (((!\keyboard|scan_code [4] & \keyboard|scan_code [0]))))

	.dataa(\keyboard|scan_code [2]),
	.datab(\keyboard|scan_code [4]),
	.datac(\keyboard|scan_code [0]),
	.datad(\keyboard|scan_code [1]),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector7~21_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector7~21 .lut_mask = 16'h5730;
defparam \keyboard|keymapper_inst|Selector7~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N20
cycloneive_lcell_comb \keyboard|caps_lock~0 (
// Equation(s):
// \keyboard|caps_lock~0_combout  = (\keyboard|ps2_host_inst|ps2_host_rx|rx_data [6] & (\keyboard|ps2_host_inst|ps2_host_rx|rx_data [3] & (!\keyboard|ps2_host_inst|ps2_host_rx|rx_data [2] & !\keyboard|ps2_host_inst|ps2_host_rx|rx_data [0])))

	.dataa(\keyboard|ps2_host_inst|ps2_host_rx|rx_data [6]),
	.datab(\keyboard|ps2_host_inst|ps2_host_rx|rx_data [3]),
	.datac(\keyboard|ps2_host_inst|ps2_host_rx|rx_data [2]),
	.datad(\keyboard|ps2_host_inst|ps2_host_rx|rx_data [0]),
	.cin(gnd),
	.combout(\keyboard|caps_lock~0_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|caps_lock~0 .lut_mask = 16'h0008;
defparam \keyboard|caps_lock~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N2
cycloneive_lcell_comb \keyboard|caps_lock~1 (
// Equation(s):
// \keyboard|caps_lock~1_combout  = \keyboard|caps_lock~q  $ (((\keyboard|Equal5~0_combout  & (\keyboard|caps_lock~0_combout  & \keyboard|state.process_first~q ))))

	.dataa(\keyboard|Equal5~0_combout ),
	.datab(\keyboard|caps_lock~0_combout ),
	.datac(\keyboard|caps_lock~q ),
	.datad(\keyboard|state.process_first~q ),
	.cin(gnd),
	.combout(\keyboard|caps_lock~1_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|caps_lock~1 .lut_mask = 16'h78F0;
defparam \keyboard|caps_lock~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y20_N3
dffeas \keyboard|caps_lock (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\keyboard|caps_lock~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard|caps_lock~q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard|caps_lock .is_wysiwyg = "true";
defparam \keyboard|caps_lock .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y23_N26
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector7~20 (
// Equation(s):
// \keyboard|keymapper_inst|Selector7~20_combout  = (\keyboard|scan_code [1] & (!\keyboard|scan_code [2] & (\keyboard|scan_code [4] & \keyboard|scan_code [0]))) # (!\keyboard|scan_code [1] & (\keyboard|scan_code [2] & (!\keyboard|scan_code [4] & 
// !\keyboard|scan_code [0])))

	.dataa(\keyboard|scan_code [1]),
	.datab(\keyboard|scan_code [2]),
	.datac(\keyboard|scan_code [4]),
	.datad(\keyboard|scan_code [0]),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector7~20_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector7~20 .lut_mask = 16'h2004;
defparam \keyboard|keymapper_inst|Selector7~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N26
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector7~22 (
// Equation(s):
// \keyboard|keymapper_inst|Selector7~22_combout  = (\keyboard|keymapper_inst|Selector7~21_combout  & ((\keyboard|keymapper_inst|Selector7~20_combout ) # (\keyboard|shift_key~q  $ (\keyboard|caps_lock~q )))) # (!\keyboard|keymapper_inst|Selector7~21_combout  
// & (!\keyboard|shift_key~q  & (\keyboard|caps_lock~q  & \keyboard|keymapper_inst|Selector7~20_combout )))

	.dataa(\keyboard|shift_key~q ),
	.datab(\keyboard|keymapper_inst|Selector7~21_combout ),
	.datac(\keyboard|caps_lock~q ),
	.datad(\keyboard|keymapper_inst|Selector7~20_combout ),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector7~22_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector7~22 .lut_mask = 16'hDC48;
defparam \keyboard|keymapper_inst|Selector7~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N4
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector7~23 (
// Equation(s):
// \keyboard|keymapper_inst|Selector7~23_combout  = (\keyboard|scan_code [3] & ((\keyboard|keymapper_inst|Selector7~19_combout  & ((\keyboard|keymapper_inst|Selector7~22_combout ))) # (!\keyboard|keymapper_inst|Selector7~19_combout  & 
// (\keyboard|keymapper_inst|Selector7~15_combout )))) # (!\keyboard|scan_code [3] & (((\keyboard|keymapper_inst|Selector7~19_combout ))))

	.dataa(\keyboard|keymapper_inst|Selector7~15_combout ),
	.datab(\keyboard|scan_code [3]),
	.datac(\keyboard|keymapper_inst|Selector7~19_combout ),
	.datad(\keyboard|keymapper_inst|Selector7~22_combout ),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector7~23_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector7~23 .lut_mask = 16'hF838;
defparam \keyboard|keymapper_inst|Selector7~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N8
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector7~5 (
// Equation(s):
// \keyboard|keymapper_inst|Selector7~5_combout  = (\keyboard|scan_code [2] & (!\keyboard|scan_code [0] & (\keyboard|scan_code [3] $ (\keyboard|scan_code [1])))) # (!\keyboard|scan_code [2] & (\keyboard|scan_code [3] & (\keyboard|scan_code [0])))

	.dataa(\keyboard|scan_code [2]),
	.datab(\keyboard|scan_code [3]),
	.datac(\keyboard|scan_code [0]),
	.datad(\keyboard|scan_code [1]),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector7~5_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector7~5 .lut_mask = 16'h4248;
defparam \keyboard|keymapper_inst|Selector7~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N2
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector7~6 (
// Equation(s):
// \keyboard|keymapper_inst|Selector7~6_combout  = (\keyboard|keymapper_inst|Selector7~5_combout  & (\keyboard|caps_lock~q  $ (\keyboard|shift_key~q )))

	.dataa(\keyboard|caps_lock~q ),
	.datab(\keyboard|keymapper_inst|Selector7~5_combout ),
	.datac(gnd),
	.datad(\keyboard|shift_key~q ),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector7~6_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector7~6 .lut_mask = 16'h4488;
defparam \keyboard|keymapper_inst|Selector7~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N24
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector7~8 (
// Equation(s):
// \keyboard|keymapper_inst|Selector7~8_combout  = (\keyboard|scan_code [4] & (((\keyboard|scan_code [6])))) # (!\keyboard|scan_code [4] & ((\keyboard|scan_code [6] & ((\keyboard|keymapper_inst|Selector7~6_combout ))) # (!\keyboard|scan_code [6] & 
// (\keyboard|keymapper_inst|Selector7~7_combout ))))

	.dataa(\keyboard|keymapper_inst|Selector7~7_combout ),
	.datab(\keyboard|scan_code [4]),
	.datac(\keyboard|scan_code [6]),
	.datad(\keyboard|keymapper_inst|Selector7~6_combout ),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector7~8_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector7~8 .lut_mask = 16'hF2C2;
defparam \keyboard|keymapper_inst|Selector7~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N20
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector7~10 (
// Equation(s):
// \keyboard|keymapper_inst|Selector7~10_combout  = (\keyboard|scan_code [3] & (!\keyboard|scan_code [1] & (\keyboard|scan_code [2] $ (\keyboard|scan_code [0]))))

	.dataa(\keyboard|scan_code [2]),
	.datab(\keyboard|scan_code [3]),
	.datac(\keyboard|scan_code [0]),
	.datad(\keyboard|scan_code [1]),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector7~10_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector7~10 .lut_mask = 16'h0048;
defparam \keyboard|keymapper_inst|Selector7~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N18
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector7~9 (
// Equation(s):
// \keyboard|keymapper_inst|Selector7~9_combout  = (\keyboard|scan_code [0] & (\keyboard|scan_code [2] & ((\keyboard|scan_code [1])))) # (!\keyboard|scan_code [0] & (\keyboard|scan_code [3] & (\keyboard|scan_code [2] $ (!\keyboard|scan_code [1]))))

	.dataa(\keyboard|scan_code [2]),
	.datab(\keyboard|scan_code [3]),
	.datac(\keyboard|scan_code [0]),
	.datad(\keyboard|scan_code [1]),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector7~9_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector7~9 .lut_mask = 16'hA804;
defparam \keyboard|keymapper_inst|Selector7~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N30
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector7~11 (
// Equation(s):
// \keyboard|keymapper_inst|Selector7~11_combout  = (\keyboard|keymapper_inst|Selector7~10_combout  & ((\keyboard|shift_key~q  $ (\keyboard|caps_lock~q )) # (!\keyboard|keymapper_inst|Selector7~9_combout ))) # (!\keyboard|keymapper_inst|Selector7~10_combout  
// & (!\keyboard|keymapper_inst|Selector7~9_combout  & (\keyboard|shift_key~q  $ (\keyboard|caps_lock~q ))))

	.dataa(\keyboard|shift_key~q ),
	.datab(\keyboard|keymapper_inst|Selector7~10_combout ),
	.datac(\keyboard|caps_lock~q ),
	.datad(\keyboard|keymapper_inst|Selector7~9_combout ),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector7~11_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector7~11 .lut_mask = 16'h48DE;
defparam \keyboard|keymapper_inst|Selector7~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y22_N2
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector7~3 (
// Equation(s):
// \keyboard|keymapper_inst|Selector7~3_combout  = (\keyboard|scan_code [1] & (!\keyboard|scan_code [0] & ((\keyboard|shift_key~q ) # (\keyboard|caps_lock~q )))) # (!\keyboard|scan_code [1] & ((\keyboard|shift_key~q  & ((\keyboard|scan_code [0]) # 
// (!\keyboard|caps_lock~q ))) # (!\keyboard|shift_key~q  & ((\keyboard|caps_lock~q )))))

	.dataa(\keyboard|scan_code [1]),
	.datab(\keyboard|scan_code [0]),
	.datac(\keyboard|shift_key~q ),
	.datad(\keyboard|caps_lock~q ),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector7~3_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector7~3 .lut_mask = 16'h6770;
defparam \keyboard|keymapper_inst|Selector7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y22_N12
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector7~0 (
// Equation(s):
// \keyboard|keymapper_inst|Selector7~0_combout  = (\keyboard|scan_code [1] & (!\keyboard|scan_code [0] & (!\keyboard|shift_key~q  & \keyboard|caps_lock~q ))) # (!\keyboard|scan_code [1] & ((\keyboard|shift_key~q  $ (\keyboard|caps_lock~q ))))

	.dataa(\keyboard|scan_code [1]),
	.datab(\keyboard|scan_code [0]),
	.datac(\keyboard|shift_key~q ),
	.datad(\keyboard|caps_lock~q ),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector7~0 .lut_mask = 16'h0750;
defparam \keyboard|keymapper_inst|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y22_N20
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector7~4 (
// Equation(s):
// \keyboard|keymapper_inst|Selector7~4_combout  = (\keyboard|keymapper_inst|Selector7~2_combout  & ((\keyboard|keymapper_inst|Selector7~3_combout ) # ((!\keyboard|scan_code [2])))) # (!\keyboard|keymapper_inst|Selector7~2_combout  & (((\keyboard|scan_code 
// [2] & \keyboard|keymapper_inst|Selector7~0_combout ))))

	.dataa(\keyboard|keymapper_inst|Selector7~2_combout ),
	.datab(\keyboard|keymapper_inst|Selector7~3_combout ),
	.datac(\keyboard|scan_code [2]),
	.datad(\keyboard|keymapper_inst|Selector7~0_combout ),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector7~4_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector7~4 .lut_mask = 16'hDA8A;
defparam \keyboard|keymapper_inst|Selector7~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N0
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector7~12 (
// Equation(s):
// \keyboard|keymapper_inst|Selector7~12_combout  = (\keyboard|scan_code [4] & ((\keyboard|keymapper_inst|Selector7~8_combout  & (\keyboard|keymapper_inst|Selector7~11_combout )) # (!\keyboard|keymapper_inst|Selector7~8_combout  & 
// ((\keyboard|keymapper_inst|Selector7~4_combout ))))) # (!\keyboard|scan_code [4] & (\keyboard|keymapper_inst|Selector7~8_combout ))

	.dataa(\keyboard|scan_code [4]),
	.datab(\keyboard|keymapper_inst|Selector7~8_combout ),
	.datac(\keyboard|keymapper_inst|Selector7~11_combout ),
	.datad(\keyboard|keymapper_inst|Selector7~4_combout ),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector7~12_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector7~12 .lut_mask = 16'hE6C4;
defparam \keyboard|keymapper_inst|Selector7~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N14
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector7~24 (
// Equation(s):
// \keyboard|keymapper_inst|Selector7~24_combout  = (!\keyboard|scan_code [7] & ((\keyboard|scan_code [5] & ((\keyboard|keymapper_inst|Selector7~12_combout ))) # (!\keyboard|scan_code [5] & (\keyboard|keymapper_inst|Selector7~23_combout ))))

	.dataa(\keyboard|scan_code [7]),
	.datab(\keyboard|keymapper_inst|Selector7~23_combout ),
	.datac(\keyboard|scan_code [5]),
	.datad(\keyboard|keymapper_inst|Selector7~12_combout ),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector7~24_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector7~24 .lut_mask = 16'h5404;
defparam \keyboard|keymapper_inst|Selector7~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y22_N24
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector0~41 (
// Equation(s):
// \keyboard|keymapper_inst|Selector0~41_combout  = (\keyboard|scan_code [7]) # (\keyboard|scan_code [4] $ (\keyboard|scan_code [5]))

	.dataa(\keyboard|scan_code [4]),
	.datab(gnd),
	.datac(\keyboard|scan_code [7]),
	.datad(\keyboard|scan_code [5]),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector0~41_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector0~41 .lut_mask = 16'hF5FA;
defparam \keyboard|keymapper_inst|Selector0~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y22_N18
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector0~42 (
// Equation(s):
// \keyboard|keymapper_inst|Selector0~42_combout  = (\keyboard|keymapper_inst|Selector0~41_combout ) # ((\keyboard|scan_code [5] & ((!\keyboard|special_make~q ))) # (!\keyboard|scan_code [5] & (\keyboard|shift_key~q )))

	.dataa(\keyboard|shift_key~q ),
	.datab(\keyboard|scan_code [5]),
	.datac(\keyboard|special_make~q ),
	.datad(\keyboard|keymapper_inst|Selector0~41_combout ),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector0~42_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector0~42 .lut_mask = 16'hFF2E;
defparam \keyboard|keymapper_inst|Selector0~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N16
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector0~45 (
// Equation(s):
// \keyboard|keymapper_inst|Selector0~45_combout  = (\keyboard|scan_code [4]) # ((\keyboard|scan_code [5]) # (\keyboard|scan_code [7]))

	.dataa(gnd),
	.datab(\keyboard|scan_code [4]),
	.datac(\keyboard|scan_code [5]),
	.datad(\keyboard|scan_code [7]),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector0~45_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector0~45 .lut_mask = 16'hFFFC;
defparam \keyboard|keymapper_inst|Selector0~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N6
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector0~43 (
// Equation(s):
// \keyboard|keymapper_inst|Selector0~43_combout  = \keyboard|scan_code [4] $ (\keyboard|scan_code [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(\keyboard|scan_code [4]),
	.datad(\keyboard|scan_code [5]),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector0~43_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector0~43 .lut_mask = 16'h0FF0;
defparam \keyboard|keymapper_inst|Selector0~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N24
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector0~44 (
// Equation(s):
// \keyboard|keymapper_inst|Selector0~44_combout  = (\keyboard|scan_code [6] & (((\keyboard|scan_code [3])))) # (!\keyboard|scan_code [6] & ((\keyboard|scan_code [7]) # ((!\keyboard|scan_code [3] & !\keyboard|keymapper_inst|Selector0~43_combout ))))

	.dataa(\keyboard|scan_code [6]),
	.datab(\keyboard|scan_code [7]),
	.datac(\keyboard|scan_code [3]),
	.datad(\keyboard|keymapper_inst|Selector0~43_combout ),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector0~44_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector0~44 .lut_mask = 16'hE4E5;
defparam \keyboard|keymapper_inst|Selector0~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N2
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector0~46 (
// Equation(s):
// \keyboard|keymapper_inst|Selector0~46_combout  = (\keyboard|scan_code [6] & ((\keyboard|keymapper_inst|Selector0~44_combout  & ((\keyboard|keymapper_inst|Selector0~45_combout ))) # (!\keyboard|keymapper_inst|Selector0~44_combout  & 
// (\keyboard|keymapper_inst|Selector0~42_combout )))) # (!\keyboard|scan_code [6] & (((\keyboard|keymapper_inst|Selector0~44_combout ))))

	.dataa(\keyboard|scan_code [6]),
	.datab(\keyboard|keymapper_inst|Selector0~42_combout ),
	.datac(\keyboard|keymapper_inst|Selector0~45_combout ),
	.datad(\keyboard|keymapper_inst|Selector0~44_combout ),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector0~46_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector0~46 .lut_mask = 16'hF588;
defparam \keyboard|keymapper_inst|Selector0~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y22_N16
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector5~3 (
// Equation(s):
// \keyboard|keymapper_inst|Selector5~3_combout  = (\keyboard|scan_code [0] & (((\keyboard|keymapper_inst|Selector0~46_combout ) # (\keyboard|scan_code [1])))) # (!\keyboard|scan_code [0] & (\keyboard|keymapper_inst|Selector5~2_combout ))

	.dataa(\keyboard|keymapper_inst|Selector5~2_combout ),
	.datab(\keyboard|keymapper_inst|Selector0~46_combout ),
	.datac(\keyboard|scan_code [1]),
	.datad(\keyboard|scan_code [0]),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector5~3_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector5~3 .lut_mask = 16'hFCAA;
defparam \keyboard|keymapper_inst|Selector5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y22_N28
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector5~5 (
// Equation(s):
// \keyboard|keymapper_inst|Selector5~5_combout  = (\keyboard|scan_code [2] & ((\keyboard|keymapper_inst|Selector5~3_combout ))) # (!\keyboard|scan_code [2] & (\keyboard|keymapper_inst|Selector5~8_combout ))

	.dataa(\keyboard|keymapper_inst|Selector5~8_combout ),
	.datab(\keyboard|scan_code [2]),
	.datac(gnd),
	.datad(\keyboard|keymapper_inst|Selector5~3_combout ),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector5~5_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector5~5 .lut_mask = 16'hEE22;
defparam \keyboard|keymapper_inst|Selector5~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y22_N12
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector0~58 (
// Equation(s):
// \keyboard|keymapper_inst|Selector0~58_combout  = (!\keyboard|scan_code [3] & (\keyboard|shift_key~q  & (\keyboard|scan_code [5] & \keyboard|scan_code [4])))

	.dataa(\keyboard|scan_code [3]),
	.datab(\keyboard|shift_key~q ),
	.datac(\keyboard|scan_code [5]),
	.datad(\keyboard|scan_code [4]),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector0~58_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector0~58 .lut_mask = 16'h4000;
defparam \keyboard|keymapper_inst|Selector0~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y22_N6
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector0~59 (
// Equation(s):
// \keyboard|keymapper_inst|Selector0~59_combout  = (\keyboard|scan_code [7]) # (\keyboard|keymapper_inst|Selector0~58_combout )

	.dataa(\keyboard|scan_code [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(\keyboard|keymapper_inst|Selector0~58_combout ),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector0~59_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector0~59 .lut_mask = 16'hFFAA;
defparam \keyboard|keymapper_inst|Selector0~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y22_N10
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector0~57 (
// Equation(s):
// \keyboard|keymapper_inst|Selector0~57_combout  = (\keyboard|scan_code [5] & (\keyboard|scan_code [6] & ((\keyboard|scan_code [3]) # (\keyboard|scan_code [4])))) # (!\keyboard|scan_code [5] & ((\keyboard|scan_code [6] $ (!\keyboard|scan_code [4]))))

	.dataa(\keyboard|scan_code [3]),
	.datab(\keyboard|scan_code [5]),
	.datac(\keyboard|scan_code [6]),
	.datad(\keyboard|scan_code [4]),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector0~57_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector0~57 .lut_mask = 16'hF083;
defparam \keyboard|keymapper_inst|Selector0~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y22_N28
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector4~0 (
// Equation(s):
// \keyboard|keymapper_inst|Selector4~0_combout  = (\keyboard|scan_code [1] & (((\keyboard|keymapper_inst|Selector0~59_combout ) # (\keyboard|keymapper_inst|Selector0~57_combout )))) # (!\keyboard|scan_code [1] & 
// (\keyboard|keymapper_inst|Selector0~56_combout ))

	.dataa(\keyboard|keymapper_inst|Selector0~56_combout ),
	.datab(\keyboard|scan_code [1]),
	.datac(\keyboard|keymapper_inst|Selector0~59_combout ),
	.datad(\keyboard|keymapper_inst|Selector0~57_combout ),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector4~0 .lut_mask = 16'hEEE2;
defparam \keyboard|keymapper_inst|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y22_N20
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector4~1 (
// Equation(s):
// \keyboard|keymapper_inst|Selector4~1_combout  = (\keyboard|scan_code [0] & ((\keyboard|keymapper_inst|Selector0~63_combout ) # ((\keyboard|scan_code [1])))) # (!\keyboard|scan_code [0] & (((\keyboard|keymapper_inst|Selector4~0_combout ))))

	.dataa(\keyboard|keymapper_inst|Selector0~63_combout ),
	.datab(\keyboard|scan_code [1]),
	.datac(\keyboard|scan_code [0]),
	.datad(\keyboard|keymapper_inst|Selector4~0_combout ),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector4~1_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector4~1 .lut_mask = 16'hEFE0;
defparam \keyboard|keymapper_inst|Selector4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y22_N26
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector4~3 (
// Equation(s):
// \keyboard|keymapper_inst|Selector4~3_combout  = (\keyboard|scan_code [2] & ((\keyboard|keymapper_inst|Selector4~1_combout ))) # (!\keyboard|scan_code [2] & (\keyboard|keymapper_inst|Selector4~5_combout ))

	.dataa(\keyboard|keymapper_inst|Selector4~5_combout ),
	.datab(\keyboard|keymapper_inst|Selector4~1_combout ),
	.datac(gnd),
	.datad(\keyboard|scan_code [2]),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector4~3_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector4~3 .lut_mask = 16'hCCAA;
defparam \keyboard|keymapper_inst|Selector4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y23_N28
cycloneive_lcell_comb \multiHEX|hex_inst_1|WideOr6~0 (
// Equation(s):
// \multiHEX|hex_inst_1|WideOr6~0_combout  = (\keyboard|keymapper_inst|Selector3~13_combout  & (!\keyboard|keymapper_inst|Selector4~3_combout  & (\keyboard|keymapper_inst|Selector7~24_combout  $ (\keyboard|keymapper_inst|Selector5~5_combout )))) # 
// (!\keyboard|keymapper_inst|Selector3~13_combout  & (\keyboard|keymapper_inst|Selector5~5_combout  & (\keyboard|keymapper_inst|Selector7~24_combout  $ (\keyboard|keymapper_inst|Selector4~3_combout ))))

	.dataa(\keyboard|keymapper_inst|Selector3~13_combout ),
	.datab(\keyboard|keymapper_inst|Selector7~24_combout ),
	.datac(\keyboard|keymapper_inst|Selector5~5_combout ),
	.datad(\keyboard|keymapper_inst|Selector4~3_combout ),
	.cin(gnd),
	.combout(\multiHEX|hex_inst_1|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \multiHEX|hex_inst_1|WideOr6~0 .lut_mask = 16'h1068;
defparam \multiHEX|hex_inst_1|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y23_N6
cycloneive_lcell_comb \multiHEX|Mux6~0 (
// Equation(s):
// \multiHEX|Mux6~0_combout  = (\multiHEX|frame_clk_inst|count [16] & (((\multiHEX|frame_clk_inst|count [17])))) # (!\multiHEX|frame_clk_inst|count [16] & ((\multiHEX|frame_clk_inst|count [17] & ((\multiHEX|hex_inst_1|WideOr6~0_combout ))) # 
// (!\multiHEX|frame_clk_inst|count [17] & (\multiHEX|hex_inst_3|WideOr6~0_combout ))))

	.dataa(\multiHEX|frame_clk_inst|count [16]),
	.datab(\multiHEX|hex_inst_3|WideOr6~0_combout ),
	.datac(\multiHEX|frame_clk_inst|count [17]),
	.datad(\multiHEX|hex_inst_1|WideOr6~0_combout ),
	.cin(gnd),
	.combout(\multiHEX|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \multiHEX|Mux6~0 .lut_mask = 16'hF4A4;
defparam \multiHEX|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N0
cycloneive_lcell_comb \multiHEX|hex_inst_2|WideOr6~0 (
// Equation(s):
// \multiHEX|hex_inst_2|WideOr6~0_combout  = (\keyboard|scan_code [2] & (!\keyboard|scan_code [1] & (\keyboard|scan_code [0] $ (!\keyboard|scan_code [3])))) # (!\keyboard|scan_code [2] & (\keyboard|scan_code [0] & (\keyboard|scan_code [1] $ 
// (!\keyboard|scan_code [3]))))

	.dataa(\keyboard|scan_code [1]),
	.datab(\keyboard|scan_code [2]),
	.datac(\keyboard|scan_code [0]),
	.datad(\keyboard|scan_code [3]),
	.cin(gnd),
	.combout(\multiHEX|hex_inst_2|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \multiHEX|hex_inst_2|WideOr6~0 .lut_mask = 16'h6014;
defparam \multiHEX|hex_inst_2|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y22_N28
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector6~16 (
// Equation(s):
// \keyboard|keymapper_inst|Selector6~16_combout  = (\keyboard|scan_code [6] & ((\keyboard|keymapper_inst|Selector6~15_combout ) # ((!\keyboard|scan_code [1])))) # (!\keyboard|scan_code [6] & (((\keyboard|keymapper_inst|Selector7~17_combout ))))

	.dataa(\keyboard|keymapper_inst|Selector6~15_combout ),
	.datab(\keyboard|scan_code [6]),
	.datac(\keyboard|scan_code [1]),
	.datad(\keyboard|keymapper_inst|Selector7~17_combout ),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector6~16_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector6~16 .lut_mask = 16'hBF8C;
defparam \keyboard|keymapper_inst|Selector6~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N26
cycloneive_lcell_comb \keyboard|Equal5~0 (
// Equation(s):
// \keyboard|Equal5~0_combout  = (\keyboard|ps2_host_inst|ps2_host_rx|rx_data [4] & (!\keyboard|ps2_host_inst|ps2_host_rx|rx_data [5] & (!\keyboard|ps2_host_inst|ps2_host_rx|rx_data [1] & !\keyboard|ps2_host_inst|ps2_host_rx|rx_data [7])))

	.dataa(\keyboard|ps2_host_inst|ps2_host_rx|rx_data [4]),
	.datab(\keyboard|ps2_host_inst|ps2_host_rx|rx_data [5]),
	.datac(\keyboard|ps2_host_inst|ps2_host_rx|rx_data [1]),
	.datad(\keyboard|ps2_host_inst|ps2_host_rx|rx_data [7]),
	.cin(gnd),
	.combout(\keyboard|Equal5~0_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|Equal5~0 .lut_mask = 16'h0002;
defparam \keyboard|Equal5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N10
cycloneive_lcell_comb \keyboard|Equal6~1 (
// Equation(s):
// \keyboard|Equal6~1_combout  = (\keyboard|Equal6~0_combout  & (!\keyboard|ps2_host_inst|ps2_host_rx|rx_data [2] & (\keyboard|Equal5~0_combout  & \keyboard|ps2_host_inst|ps2_host_rx|rx_data [0])))

	.dataa(\keyboard|Equal6~0_combout ),
	.datab(\keyboard|ps2_host_inst|ps2_host_rx|rx_data [2]),
	.datac(\keyboard|Equal5~0_combout ),
	.datad(\keyboard|ps2_host_inst|ps2_host_rx|rx_data [0]),
	.cin(gnd),
	.combout(\keyboard|Equal6~1_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|Equal6~1 .lut_mask = 16'h2000;
defparam \keyboard|Equal6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N20
cycloneive_lcell_comb \keyboard|Selector13~0 (
// Equation(s):
// \keyboard|Selector13~0_combout  = (\keyboard|Equal6~1_combout  & (((\keyboard|alt_key~q  & !\keyboard|state.process_third~q )) # (!\keyboard|scan_code[1]~1_combout ))) # (!\keyboard|Equal6~1_combout  & (((\keyboard|alt_key~q ))))

	.dataa(\keyboard|scan_code[1]~1_combout ),
	.datab(\keyboard|Equal6~1_combout ),
	.datac(\keyboard|alt_key~q ),
	.datad(\keyboard|state.process_third~q ),
	.cin(gnd),
	.combout(\keyboard|Selector13~0_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|Selector13~0 .lut_mask = 16'h74F4;
defparam \keyboard|Selector13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y20_N21
dffeas \keyboard|alt_key (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\keyboard|Selector13~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard|alt_key~q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard|alt_key .is_wysiwyg = "true";
defparam \keyboard|alt_key .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N24
cycloneive_lcell_comb \keyboard|keymapper_inst|control_out~0 (
// Equation(s):
// \keyboard|keymapper_inst|control_out~0_combout  = (\keyboard|control_key~q ) # (\keyboard|alt_key~q )

	.dataa(\keyboard|control_key~q ),
	.datab(gnd),
	.datac(\keyboard|alt_key~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|control_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|control_out~0 .lut_mask = 16'hFAFA;
defparam \keyboard|keymapper_inst|control_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N4
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector6~20 (
// Equation(s):
// \keyboard|keymapper_inst|Selector6~20_combout  = (\keyboard|keymapper_inst|Selector6~19_combout  & (\keyboard|keymapper_inst|control_out~0_combout  & ((\keyboard|scan_code [3]) # (\keyboard|keymapper_inst|Selector6~16_combout ))))

	.dataa(\keyboard|keymapper_inst|Selector6~19_combout ),
	.datab(\keyboard|scan_code [3]),
	.datac(\keyboard|keymapper_inst|Selector6~16_combout ),
	.datad(\keyboard|keymapper_inst|control_out~0_combout ),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector6~20_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector6~20 .lut_mask = 16'hA800;
defparam \keyboard|keymapper_inst|Selector6~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N22
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector6~21 (
// Equation(s):
// \keyboard|keymapper_inst|Selector6~21_combout  = (!\keyboard|scan_code [7] & ((\keyboard|scan_code [5] & (\keyboard|keymapper_inst|Selector6~14_combout )) # (!\keyboard|scan_code [5] & ((\keyboard|keymapper_inst|Selector6~20_combout )))))

	.dataa(\keyboard|keymapper_inst|Selector6~14_combout ),
	.datab(\keyboard|scan_code [7]),
	.datac(\keyboard|keymapper_inst|Selector6~20_combout ),
	.datad(\keyboard|scan_code [5]),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector6~21_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector6~21 .lut_mask = 16'h2230;
defparam \keyboard|keymapper_inst|Selector6~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N28
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector0~105 (
// Equation(s):
// \keyboard|keymapper_inst|Selector0~105_combout  = (\keyboard|scan_code [3] & (((\keyboard|scan_code [5])))) # (!\keyboard|scan_code [3] & (((!\keyboard|special_make~q  & \keyboard|scan_code [5])) # (!\keyboard|scan_code [4])))

	.dataa(\keyboard|special_make~q ),
	.datab(\keyboard|scan_code [3]),
	.datac(\keyboard|scan_code [5]),
	.datad(\keyboard|scan_code [4]),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector0~105_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector0~105 .lut_mask = 16'hD0F3;
defparam \keyboard|keymapper_inst|Selector0~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N14
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector0~106 (
// Equation(s):
// \keyboard|keymapper_inst|Selector0~106_combout  = (\keyboard|scan_code [6] & (\keyboard|keymapper_inst|Selector0~105_combout  $ (((\keyboard|scan_code [4] & \keyboard|scan_code [3]))))) # (!\keyboard|scan_code [6] & 
// ((\keyboard|keymapper_inst|Selector0~105_combout ) # (\keyboard|scan_code [4] $ (\keyboard|scan_code [3]))))

	.dataa(\keyboard|scan_code [6]),
	.datab(\keyboard|scan_code [4]),
	.datac(\keyboard|scan_code [3]),
	.datad(\keyboard|keymapper_inst|Selector0~105_combout ),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector0~106_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector0~106 .lut_mask = 16'h7F94;
defparam \keyboard|keymapper_inst|Selector0~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N22
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector0~20 (
// Equation(s):
// \keyboard|keymapper_inst|Selector0~20_combout  = (\keyboard|scan_code [4] & (\keyboard|scan_code [6] $ (((\keyboard|scan_code [5] & !\keyboard|scan_code [3]))))) # (!\keyboard|scan_code [4] & ((\keyboard|scan_code [3]) # ((!\keyboard|scan_code [6] & 
// !\keyboard|scan_code [5]))))

	.dataa(\keyboard|scan_code [4]),
	.datab(\keyboard|scan_code [6]),
	.datac(\keyboard|scan_code [5]),
	.datad(\keyboard|scan_code [3]),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector0~20_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector0~20 .lut_mask = 16'hDD29;
defparam \keyboard|keymapper_inst|Selector0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N10
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector0~102 (
// Equation(s):
// \keyboard|keymapper_inst|Selector0~102_combout  = (\keyboard|scan_code [7]) # ((\keyboard|scan_code [1] & ((\keyboard|keymapper_inst|Selector0~20_combout ))) # (!\keyboard|scan_code [1] & (\keyboard|keymapper_inst|Selector0~106_combout )))

	.dataa(\keyboard|scan_code [7]),
	.datab(\keyboard|keymapper_inst|Selector0~106_combout ),
	.datac(\keyboard|scan_code [1]),
	.datad(\keyboard|keymapper_inst|Selector0~20_combout ),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector0~102_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector0~102 .lut_mask = 16'hFEAE;
defparam \keyboard|keymapper_inst|Selector0~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N4
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector0~86 (
// Equation(s):
// \keyboard|keymapper_inst|Selector0~86_combout  = (\keyboard|scan_code [0] & ((\keyboard|keymapper_inst|Selector0~85_combout ) # ((\keyboard|scan_code [1])))) # (!\keyboard|scan_code [0] & (((\keyboard|keymapper_inst|Selector0~102_combout ))))

	.dataa(\keyboard|keymapper_inst|Selector0~85_combout ),
	.datab(\keyboard|scan_code [0]),
	.datac(\keyboard|scan_code [1]),
	.datad(\keyboard|keymapper_inst|Selector0~102_combout ),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector0~86_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector0~86 .lut_mask = 16'hFBC8;
defparam \keyboard|keymapper_inst|Selector0~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N8
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector0~99 (
// Equation(s):
// \keyboard|keymapper_inst|Selector0~99_combout  = (\keyboard|scan_code [7]) # ((\keyboard|scan_code [5] & ((!\keyboard|scan_code [4]))) # (!\keyboard|scan_code [5] & (!\keyboard|shift_key~q  & \keyboard|scan_code [4])))

	.dataa(\keyboard|scan_code [5]),
	.datab(\keyboard|shift_key~q ),
	.datac(\keyboard|scan_code [4]),
	.datad(\keyboard|scan_code [7]),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector0~99_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector0~99 .lut_mask = 16'hFF1A;
defparam \keyboard|keymapper_inst|Selector0~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N16
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector0~88 (
// Equation(s):
// \keyboard|keymapper_inst|Selector0~88_combout  = (\keyboard|scan_code [6] & (((\keyboard|scan_code [3] & !\keyboard|scan_code [5])))) # (!\keyboard|scan_code [6] & ((\keyboard|scan_code [3] & ((\keyboard|scan_code [5]) # (!\keyboard|scan_code [4]))) # 
// (!\keyboard|scan_code [3] & ((!\keyboard|scan_code [5])))))

	.dataa(\keyboard|scan_code [4]),
	.datab(\keyboard|scan_code [6]),
	.datac(\keyboard|scan_code [3]),
	.datad(\keyboard|scan_code [5]),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector0~88_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector0~88 .lut_mask = 16'h30D3;
defparam \keyboard|keymapper_inst|Selector0~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N4
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector0~89 (
// Equation(s):
// \keyboard|keymapper_inst|Selector0~89_combout  = (\keyboard|keymapper_inst|Selector0~88_combout ) # ((\keyboard|scan_code [6] & ((\keyboard|keymapper_inst|Selector0~99_combout ))) # (!\keyboard|scan_code [6] & (\keyboard|scan_code [7])))

	.dataa(\keyboard|scan_code [6]),
	.datab(\keyboard|scan_code [7]),
	.datac(\keyboard|keymapper_inst|Selector0~99_combout ),
	.datad(\keyboard|keymapper_inst|Selector0~88_combout ),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector0~89_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector0~89 .lut_mask = 16'hFFE4;
defparam \keyboard|keymapper_inst|Selector0~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N0
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector0~90 (
// Equation(s):
// \keyboard|keymapper_inst|Selector0~90_combout  = (\keyboard|scan_code [1] & (((\keyboard|keymapper_inst|Selector0~89_combout ) # (\keyboard|scan_code [0])))) # (!\keyboard|scan_code [1] & (\keyboard|keymapper_inst|Selector0~96_combout  & 
// ((!\keyboard|scan_code [0]))))

	.dataa(\keyboard|keymapper_inst|Selector0~96_combout ),
	.datab(\keyboard|scan_code [1]),
	.datac(\keyboard|keymapper_inst|Selector0~89_combout ),
	.datad(\keyboard|scan_code [0]),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector0~90_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector0~90 .lut_mask = 16'hCCE2;
defparam \keyboard|keymapper_inst|Selector0~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N30
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector0~91 (
// Equation(s):
// \keyboard|keymapper_inst|Selector0~91_combout  = (\keyboard|scan_code [3] & (((\keyboard|scan_code [6])))) # (!\keyboard|scan_code [3] & ((\keyboard|scan_code [6] & ((\keyboard|keymapper_inst|Selector0~45_combout ))) # (!\keyboard|scan_code [6] & 
// (!\keyboard|keymapper_inst|Selector0~52_combout ))))

	.dataa(\keyboard|keymapper_inst|Selector0~52_combout ),
	.datab(\keyboard|scan_code [3]),
	.datac(\keyboard|scan_code [6]),
	.datad(\keyboard|keymapper_inst|Selector0~45_combout ),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector0~91_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector0~91 .lut_mask = 16'hF1C1;
defparam \keyboard|keymapper_inst|Selector0~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N0
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector0~101 (
// Equation(s):
// \keyboard|keymapper_inst|Selector0~101_combout  = (\keyboard|scan_code [4] & !\keyboard|scan_code [7])

	.dataa(gnd),
	.datab(\keyboard|scan_code [4]),
	.datac(gnd),
	.datad(\keyboard|scan_code [7]),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector0~101_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector0~101 .lut_mask = 16'h00CC;
defparam \keyboard|keymapper_inst|Selector0~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N24
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector0~93 (
// Equation(s):
// \keyboard|keymapper_inst|Selector0~93_combout  = (\keyboard|scan_code [3] & ((\keyboard|keymapper_inst|Selector0~91_combout  & (\keyboard|keymapper_inst|Selector0~92_combout )) # (!\keyboard|keymapper_inst|Selector0~91_combout  & 
// ((!\keyboard|keymapper_inst|Selector0~101_combout ))))) # (!\keyboard|scan_code [3] & (((\keyboard|keymapper_inst|Selector0~91_combout ))))

	.dataa(\keyboard|keymapper_inst|Selector0~92_combout ),
	.datab(\keyboard|scan_code [3]),
	.datac(\keyboard|keymapper_inst|Selector0~91_combout ),
	.datad(\keyboard|keymapper_inst|Selector0~101_combout ),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector0~93_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector0~93 .lut_mask = 16'hB0BC;
defparam \keyboard|keymapper_inst|Selector0~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N18
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector0~94 (
// Equation(s):
// \keyboard|keymapper_inst|Selector0~94_combout  = (\keyboard|keymapper_inst|Selector0~90_combout  & (((\keyboard|keymapper_inst|Selector0~93_combout ) # (!\keyboard|scan_code [0])))) # (!\keyboard|keymapper_inst|Selector0~90_combout  & 
// (\keyboard|keymapper_inst|Selector0~98_combout  & (\keyboard|scan_code [0])))

	.dataa(\keyboard|keymapper_inst|Selector0~98_combout ),
	.datab(\keyboard|keymapper_inst|Selector0~90_combout ),
	.datac(\keyboard|scan_code [0]),
	.datad(\keyboard|keymapper_inst|Selector0~93_combout ),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector0~94_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector0~94 .lut_mask = 16'hEC2C;
defparam \keyboard|keymapper_inst|Selector0~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N20
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector0~95 (
// Equation(s):
// \keyboard|keymapper_inst|Selector0~95_combout  = (\keyboard|scan_code [2] & (\keyboard|keymapper_inst|Selector0~86_combout )) # (!\keyboard|scan_code [2] & ((\keyboard|keymapper_inst|Selector0~94_combout )))

	.dataa(gnd),
	.datab(\keyboard|keymapper_inst|Selector0~86_combout ),
	.datac(\keyboard|scan_code [2]),
	.datad(\keyboard|keymapper_inst|Selector0~94_combout ),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector0~95_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector0~95 .lut_mask = 16'hCFC0;
defparam \keyboard|keymapper_inst|Selector0~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N20
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector1~8 (
// Equation(s):
// \keyboard|keymapper_inst|Selector1~8_combout  = (\keyboard|scan_code [5] & (\keyboard|special_make~q )) # (!\keyboard|scan_code [5] & ((\keyboard|shift_key~q )))

	.dataa(\keyboard|special_make~q ),
	.datab(\keyboard|shift_key~q ),
	.datac(\keyboard|scan_code [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector1~8_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector1~8 .lut_mask = 16'hACAC;
defparam \keyboard|keymapper_inst|Selector1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N24
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector1~9 (
// Equation(s):
// \keyboard|keymapper_inst|Selector1~9_combout  = (\keyboard|scan_code [3] & (((!\keyboard|scan_code [0])) # (!\keyboard|scan_code [5]))) # (!\keyboard|scan_code [3] & (\keyboard|keymapper_inst|Selector1~8_combout  & ((\keyboard|scan_code [5]) # 
// (\keyboard|scan_code [0]))))

	.dataa(\keyboard|scan_code [5]),
	.datab(\keyboard|scan_code [3]),
	.datac(\keyboard|scan_code [0]),
	.datad(\keyboard|keymapper_inst|Selector1~8_combout ),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector1~9_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector1~9 .lut_mask = 16'h7E4C;
defparam \keyboard|keymapper_inst|Selector1~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N18
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector1~10 (
// Equation(s):
// \keyboard|keymapper_inst|Selector1~10_combout  = (\keyboard|scan_code [1] & (\keyboard|scan_code [4])) # (!\keyboard|scan_code [1] & ((\keyboard|scan_code [4] & (\keyboard|keymapper_inst|Selector1~9_combout )) # (!\keyboard|scan_code [4] & 
// ((!\keyboard|scan_code [0])))))

	.dataa(\keyboard|scan_code [1]),
	.datab(\keyboard|scan_code [4]),
	.datac(\keyboard|keymapper_inst|Selector1~9_combout ),
	.datad(\keyboard|scan_code [0]),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector1~10_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector1~10 .lut_mask = 16'hC8D9;
defparam \keyboard|keymapper_inst|Selector1~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N8
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector1~7 (
// Equation(s):
// \keyboard|keymapper_inst|Selector1~7_combout  = (!\keyboard|scan_code [4] & (\keyboard|scan_code [5] & ((\keyboard|scan_code [3]) # (\keyboard|scan_code [0]))))

	.dataa(\keyboard|scan_code [4]),
	.datab(\keyboard|scan_code [5]),
	.datac(\keyboard|scan_code [3]),
	.datad(\keyboard|scan_code [0]),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector1~7_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector1~7 .lut_mask = 16'h4440;
defparam \keyboard|keymapper_inst|Selector1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y22_N16
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector1~5 (
// Equation(s):
// \keyboard|keymapper_inst|Selector1~5_combout  = (\keyboard|scan_code [4] & ((\keyboard|scan_code [3] & ((!\keyboard|scan_code [0]))) # (!\keyboard|scan_code [3] & ((\keyboard|scan_code [1]) # (\keyboard|scan_code [0])))))

	.dataa(\keyboard|scan_code [4]),
	.datab(\keyboard|scan_code [3]),
	.datac(\keyboard|scan_code [1]),
	.datad(\keyboard|scan_code [0]),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector1~5_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector1~5 .lut_mask = 16'h22A8;
defparam \keyboard|keymapper_inst|Selector1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y22_N24
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector1~4 (
// Equation(s):
// \keyboard|keymapper_inst|Selector1~4_combout  = (\keyboard|scan_code [4] & (\keyboard|scan_code [3] $ (((!\keyboard|scan_code [1] & !\keyboard|scan_code [0]))))) # (!\keyboard|scan_code [4] & ((\keyboard|scan_code [3] & ((\keyboard|scan_code [0]))) # 
// (!\keyboard|scan_code [3] & (\keyboard|scan_code [1]))))

	.dataa(\keyboard|scan_code [4]),
	.datab(\keyboard|scan_code [3]),
	.datac(\keyboard|scan_code [1]),
	.datad(\keyboard|scan_code [0]),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector1~4_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector1~4 .lut_mask = 16'hDC92;
defparam \keyboard|keymapper_inst|Selector1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N16
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector1~6 (
// Equation(s):
// \keyboard|keymapper_inst|Selector1~6_combout  = (\keyboard|keymapper_inst|Selector1~5_combout  & (!\keyboard|shift_key~q  & (!\keyboard|scan_code [5] & \keyboard|keymapper_inst|Selector1~4_combout ))) # (!\keyboard|keymapper_inst|Selector1~5_combout  & 
// (((\keyboard|keymapper_inst|Selector1~4_combout ) # (!\keyboard|scan_code [5]))))

	.dataa(\keyboard|shift_key~q ),
	.datab(\keyboard|keymapper_inst|Selector1~5_combout ),
	.datac(\keyboard|scan_code [5]),
	.datad(\keyboard|keymapper_inst|Selector1~4_combout ),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector1~6_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector1~6 .lut_mask = 16'h3703;
defparam \keyboard|keymapper_inst|Selector1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N28
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector1~11 (
// Equation(s):
// \keyboard|keymapper_inst|Selector1~11_combout  = (\keyboard|scan_code [6] & ((\keyboard|keymapper_inst|Selector1~10_combout ) # ((\keyboard|keymapper_inst|Selector1~7_combout )))) # (!\keyboard|scan_code [6] & 
// (((\keyboard|keymapper_inst|Selector1~6_combout ))))

	.dataa(\keyboard|scan_code [6]),
	.datab(\keyboard|keymapper_inst|Selector1~10_combout ),
	.datac(\keyboard|keymapper_inst|Selector1~7_combout ),
	.datad(\keyboard|keymapper_inst|Selector1~6_combout ),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector1~11_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector1~11 .lut_mask = 16'hFDA8;
defparam \keyboard|keymapper_inst|Selector1~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N2
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector0~52 (
// Equation(s):
// \keyboard|keymapper_inst|Selector0~52_combout  = (!\keyboard|scan_code [7] & (\keyboard|scan_code [4] & \keyboard|scan_code [5]))

	.dataa(\keyboard|scan_code [7]),
	.datab(\keyboard|scan_code [4]),
	.datac(\keyboard|scan_code [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector0~52_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector0~52 .lut_mask = 16'h4040;
defparam \keyboard|keymapper_inst|Selector0~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N10
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector0~96 (
// Equation(s):
// \keyboard|keymapper_inst|Selector0~96_combout  = ((\keyboard|scan_code [3]) # (!\keyboard|keymapper_inst|Selector0~52_combout )) # (!\keyboard|scan_code [6])

	.dataa(\keyboard|scan_code [6]),
	.datab(\keyboard|scan_code [3]),
	.datac(gnd),
	.datad(\keyboard|keymapper_inst|Selector0~52_combout ),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector0~96_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector0~96 .lut_mask = 16'hDDFF;
defparam \keyboard|keymapper_inst|Selector0~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N8
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector0~48 (
// Equation(s):
// \keyboard|keymapper_inst|Selector0~48_combout  = (!\keyboard|scan_code [7] & \keyboard|scan_code [5])

	.dataa(\keyboard|scan_code [7]),
	.datab(gnd),
	.datac(\keyboard|scan_code [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector0~48_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector0~48 .lut_mask = 16'h5050;
defparam \keyboard|keymapper_inst|Selector0~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N12
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector0~80 (
// Equation(s):
// \keyboard|keymapper_inst|Selector0~80_combout  = (\keyboard|scan_code [6]) # ((\keyboard|scan_code [4] $ (\keyboard|scan_code [3])) # (!\keyboard|keymapper_inst|Selector0~48_combout ))

	.dataa(\keyboard|scan_code [6]),
	.datab(\keyboard|scan_code [4]),
	.datac(\keyboard|keymapper_inst|Selector0~48_combout ),
	.datad(\keyboard|scan_code [3]),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector0~80_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector0~80 .lut_mask = 16'hBFEF;
defparam \keyboard|keymapper_inst|Selector0~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N14
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector1~0 (
// Equation(s):
// \keyboard|keymapper_inst|Selector1~0_combout  = (\keyboard|scan_code [1] & ((\keyboard|scan_code [0]) # ((\keyboard|keymapper_inst|Selector0~80_combout )))) # (!\keyboard|scan_code [1] & (!\keyboard|scan_code [0] & 
// (\keyboard|keymapper_inst|Selector0~96_combout )))

	.dataa(\keyboard|scan_code [1]),
	.datab(\keyboard|scan_code [0]),
	.datac(\keyboard|keymapper_inst|Selector0~96_combout ),
	.datad(\keyboard|keymapper_inst|Selector0~80_combout ),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector1~0 .lut_mask = 16'hBA98;
defparam \keyboard|keymapper_inst|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N24
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector0~79 (
// Equation(s):
// \keyboard|keymapper_inst|Selector0~79_combout  = (\keyboard|scan_code [4] & (((\keyboard|scan_code [3]) # (!\keyboard|scan_code [5])) # (!\keyboard|special_make~q ))) # (!\keyboard|scan_code [4] & ((\keyboard|scan_code [3] $ (\keyboard|scan_code [5]))))

	.dataa(\keyboard|special_make~q ),
	.datab(\keyboard|scan_code [3]),
	.datac(\keyboard|scan_code [4]),
	.datad(\keyboard|scan_code [5]),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector0~79_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector0~79 .lut_mask = 16'hD3FC;
defparam \keyboard|keymapper_inst|Selector0~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N4
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector1~13 (
// Equation(s):
// \keyboard|keymapper_inst|Selector1~13_combout  = (\keyboard|scan_code [7]) # ((!\keyboard|keymapper_inst|Selector1~0_combout  & ((\keyboard|keymapper_inst|Selector0~79_combout ) # (!\keyboard|scan_code [6]))))

	.dataa(\keyboard|scan_code [6]),
	.datab(\keyboard|keymapper_inst|Selector1~0_combout ),
	.datac(\keyboard|scan_code [7]),
	.datad(\keyboard|keymapper_inst|Selector0~79_combout ),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector1~13_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector1~13 .lut_mask = 16'hF3F1;
defparam \keyboard|keymapper_inst|Selector1~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N6
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector1~14 (
// Equation(s):
// \keyboard|keymapper_inst|Selector1~14_combout  = (\keyboard|scan_code [0] & ((\keyboard|keymapper_inst|Selector1~13_combout ) # ((\keyboard|keymapper_inst|Selector0~81_combout  & \keyboard|keymapper_inst|Selector1~0_combout )))) # (!\keyboard|scan_code 
// [0] & (((\keyboard|keymapper_inst|Selector1~0_combout ))))

	.dataa(\keyboard|keymapper_inst|Selector0~81_combout ),
	.datab(\keyboard|keymapper_inst|Selector1~0_combout ),
	.datac(\keyboard|keymapper_inst|Selector1~13_combout ),
	.datad(\keyboard|scan_code [0]),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector1~14_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector1~14 .lut_mask = 16'hF8CC;
defparam \keyboard|keymapper_inst|Selector1~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N22
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector1~12 (
// Equation(s):
// \keyboard|keymapper_inst|Selector1~12_combout  = (\keyboard|scan_code [2] & ((\keyboard|keymapper_inst|Selector1~3_combout ) # ((\keyboard|keymapper_inst|Selector1~11_combout )))) # (!\keyboard|scan_code [2] & 
// (((\keyboard|keymapper_inst|Selector1~14_combout ))))

	.dataa(\keyboard|keymapper_inst|Selector1~3_combout ),
	.datab(\keyboard|keymapper_inst|Selector1~11_combout ),
	.datac(\keyboard|scan_code [2]),
	.datad(\keyboard|keymapper_inst|Selector1~14_combout ),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector1~12_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector1~12 .lut_mask = 16'hEFE0;
defparam \keyboard|keymapper_inst|Selector1~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y23_N28
cycloneive_lcell_comb \multiHEX|hex_inst_0|WideOr6~0 (
// Equation(s):
// \multiHEX|hex_inst_0|WideOr6~0_combout  = (\keyboard|keymapper_inst|Selector6~21_combout  & (!\keyboard|keymapper_inst|Selector1~12_combout  & (\keyboard|keymapper_inst|Selector2~10_combout  $ (\keyboard|keymapper_inst|Selector0~95_combout )))) # 
// (!\keyboard|keymapper_inst|Selector6~21_combout  & (\keyboard|keymapper_inst|Selector2~10_combout  & (\keyboard|keymapper_inst|Selector0~95_combout  $ (\keyboard|keymapper_inst|Selector1~12_combout ))))

	.dataa(\keyboard|keymapper_inst|Selector2~10_combout ),
	.datab(\keyboard|keymapper_inst|Selector6~21_combout ),
	.datac(\keyboard|keymapper_inst|Selector0~95_combout ),
	.datad(\keyboard|keymapper_inst|Selector1~12_combout ),
	.cin(gnd),
	.combout(\multiHEX|hex_inst_0|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \multiHEX|hex_inst_0|WideOr6~0 .lut_mask = 16'h0268;
defparam \multiHEX|hex_inst_0|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y23_N0
cycloneive_lcell_comb \multiHEX|Mux6~1 (
// Equation(s):
// \multiHEX|Mux6~1_combout  = (\multiHEX|Mux6~0_combout  & (((\multiHEX|hex_inst_0|WideOr6~0_combout )) # (!\multiHEX|frame_clk_inst|count [16]))) # (!\multiHEX|Mux6~0_combout  & (\multiHEX|frame_clk_inst|count [16] & (\multiHEX|hex_inst_2|WideOr6~0_combout 
// )))

	.dataa(\multiHEX|Mux6~0_combout ),
	.datab(\multiHEX|frame_clk_inst|count [16]),
	.datac(\multiHEX|hex_inst_2|WideOr6~0_combout ),
	.datad(\multiHEX|hex_inst_0|WideOr6~0_combout ),
	.cin(gnd),
	.combout(\multiHEX|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \multiHEX|Mux6~1 .lut_mask = 16'hEA62;
defparam \multiHEX|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y23_N22
cycloneive_lcell_comb \multiHEX|hex_inst_0|WideOr5~0 (
// Equation(s):
// \multiHEX|hex_inst_0|WideOr5~0_combout  = (\keyboard|keymapper_inst|Selector6~21_combout  & (\keyboard|keymapper_inst|Selector0~95_combout  & (\keyboard|keymapper_inst|Selector2~10_combout  $ (\keyboard|keymapper_inst|Selector1~12_combout )))) # 
// (!\keyboard|keymapper_inst|Selector6~21_combout  & ((\keyboard|keymapper_inst|Selector2~10_combout  & ((\keyboard|keymapper_inst|Selector1~12_combout ))) # (!\keyboard|keymapper_inst|Selector2~10_combout  & (\keyboard|keymapper_inst|Selector0~95_combout 
// ))))

	.dataa(\keyboard|keymapper_inst|Selector2~10_combout ),
	.datab(\keyboard|keymapper_inst|Selector6~21_combout ),
	.datac(\keyboard|keymapper_inst|Selector0~95_combout ),
	.datad(\keyboard|keymapper_inst|Selector1~12_combout ),
	.cin(gnd),
	.combout(\multiHEX|hex_inst_0|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \multiHEX|hex_inst_0|WideOr5~0 .lut_mask = 16'h7290;
defparam \multiHEX|hex_inst_0|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y23_N26
cycloneive_lcell_comb \multiHEX|hex_inst_1|WideOr5~0 (
// Equation(s):
// \multiHEX|hex_inst_1|WideOr5~0_combout  = (\keyboard|keymapper_inst|Selector7~24_combout  & (\keyboard|keymapper_inst|Selector3~13_combout  & (\keyboard|keymapper_inst|Selector5~5_combout  $ (\keyboard|keymapper_inst|Selector4~3_combout )))) # 
// (!\keyboard|keymapper_inst|Selector7~24_combout  & ((\keyboard|keymapper_inst|Selector5~5_combout  & ((\keyboard|keymapper_inst|Selector4~3_combout ))) # (!\keyboard|keymapper_inst|Selector5~5_combout  & (\keyboard|keymapper_inst|Selector3~13_combout ))))

	.dataa(\keyboard|keymapper_inst|Selector3~13_combout ),
	.datab(\keyboard|keymapper_inst|Selector7~24_combout ),
	.datac(\keyboard|keymapper_inst|Selector5~5_combout ),
	.datad(\keyboard|keymapper_inst|Selector4~3_combout ),
	.cin(gnd),
	.combout(\multiHEX|hex_inst_1|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \multiHEX|hex_inst_1|WideOr5~0 .lut_mask = 16'h3A82;
defparam \multiHEX|hex_inst_1|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N24
cycloneive_lcell_comb \multiHEX|hex_inst_2|WideOr5~0 (
// Equation(s):
// \multiHEX|hex_inst_2|WideOr5~0_combout  = (\keyboard|scan_code [1] & ((\keyboard|scan_code [0] & ((\keyboard|scan_code [3]))) # (!\keyboard|scan_code [0] & (\keyboard|scan_code [2])))) # (!\keyboard|scan_code [1] & (\keyboard|scan_code [2] & 
// (\keyboard|scan_code [0] $ (\keyboard|scan_code [3]))))

	.dataa(\keyboard|scan_code [1]),
	.datab(\keyboard|scan_code [2]),
	.datac(\keyboard|scan_code [0]),
	.datad(\keyboard|scan_code [3]),
	.cin(gnd),
	.combout(\multiHEX|hex_inst_2|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \multiHEX|hex_inst_2|WideOr5~0 .lut_mask = 16'hAC48;
defparam \multiHEX|hex_inst_2|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N4
cycloneive_lcell_comb \multiHEX|Mux5~0 (
// Equation(s):
// \multiHEX|Mux5~0_combout  = (\multiHEX|frame_clk_inst|count [17] & (((\multiHEX|frame_clk_inst|count [16])))) # (!\multiHEX|frame_clk_inst|count [17] & ((\multiHEX|frame_clk_inst|count [16] & ((\multiHEX|hex_inst_2|WideOr5~0_combout ))) # 
// (!\multiHEX|frame_clk_inst|count [16] & (\multiHEX|hex_inst_3|WideOr5~0_combout ))))

	.dataa(\multiHEX|hex_inst_3|WideOr5~0_combout ),
	.datab(\multiHEX|frame_clk_inst|count [17]),
	.datac(\multiHEX|frame_clk_inst|count [16]),
	.datad(\multiHEX|hex_inst_2|WideOr5~0_combout ),
	.cin(gnd),
	.combout(\multiHEX|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \multiHEX|Mux5~0 .lut_mask = 16'hF2C2;
defparam \multiHEX|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y23_N20
cycloneive_lcell_comb \multiHEX|Mux5~1 (
// Equation(s):
// \multiHEX|Mux5~1_combout  = (\multiHEX|frame_clk_inst|count [17] & ((\multiHEX|Mux5~0_combout  & (\multiHEX|hex_inst_0|WideOr5~0_combout )) # (!\multiHEX|Mux5~0_combout  & ((\multiHEX|hex_inst_1|WideOr5~0_combout ))))) # (!\multiHEX|frame_clk_inst|count 
// [17] & (((\multiHEX|Mux5~0_combout ))))

	.dataa(\multiHEX|frame_clk_inst|count [17]),
	.datab(\multiHEX|hex_inst_0|WideOr5~0_combout ),
	.datac(\multiHEX|hex_inst_1|WideOr5~0_combout ),
	.datad(\multiHEX|Mux5~0_combout ),
	.cin(gnd),
	.combout(\multiHEX|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \multiHEX|Mux5~1 .lut_mask = 16'hDDA0;
defparam \multiHEX|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y23_N30
cycloneive_lcell_comb \multiHEX|hex_inst_1|WideOr4~0 (
// Equation(s):
// \multiHEX|hex_inst_1|WideOr4~0_combout  = (\keyboard|keymapper_inst|Selector3~13_combout  & (!\keyboard|keymapper_inst|Selector7~24_combout  & ((\keyboard|keymapper_inst|Selector4~3_combout ) # (!\keyboard|keymapper_inst|Selector5~5_combout )))) # 
// (!\keyboard|keymapper_inst|Selector3~13_combout  & (\keyboard|keymapper_inst|Selector7~24_combout  & (!\keyboard|keymapper_inst|Selector5~5_combout  & \keyboard|keymapper_inst|Selector4~3_combout )))

	.dataa(\keyboard|keymapper_inst|Selector3~13_combout ),
	.datab(\keyboard|keymapper_inst|Selector7~24_combout ),
	.datac(\keyboard|keymapper_inst|Selector5~5_combout ),
	.datad(\keyboard|keymapper_inst|Selector4~3_combout ),
	.cin(gnd),
	.combout(\multiHEX|hex_inst_1|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \multiHEX|hex_inst_1|WideOr4~0 .lut_mask = 16'h2602;
defparam \multiHEX|hex_inst_1|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N14
cycloneive_lcell_comb \multiHEX|hex_inst_3|WideOr4~0 (
// Equation(s):
// \multiHEX|hex_inst_3|WideOr4~0_combout  = (\keyboard|scan_code [6] & (\keyboard|scan_code [7] & ((\keyboard|scan_code [5]) # (!\keyboard|scan_code [4])))) # (!\keyboard|scan_code [6] & (!\keyboard|scan_code [4] & (\keyboard|scan_code [5] & 
// !\keyboard|scan_code [7])))

	.dataa(\keyboard|scan_code [6]),
	.datab(\keyboard|scan_code [4]),
	.datac(\keyboard|scan_code [5]),
	.datad(\keyboard|scan_code [7]),
	.cin(gnd),
	.combout(\multiHEX|hex_inst_3|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \multiHEX|hex_inst_3|WideOr4~0 .lut_mask = 16'hA210;
defparam \multiHEX|hex_inst_3|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y23_N10
cycloneive_lcell_comb \multiHEX|Mux4~0 (
// Equation(s):
// \multiHEX|Mux4~0_combout  = (\multiHEX|frame_clk_inst|count [16] & (((\multiHEX|frame_clk_inst|count [17])))) # (!\multiHEX|frame_clk_inst|count [16] & ((\multiHEX|frame_clk_inst|count [17] & (\multiHEX|hex_inst_1|WideOr4~0_combout )) # 
// (!\multiHEX|frame_clk_inst|count [17] & ((\multiHEX|hex_inst_3|WideOr4~0_combout )))))

	.dataa(\multiHEX|frame_clk_inst|count [16]),
	.datab(\multiHEX|hex_inst_1|WideOr4~0_combout ),
	.datac(\multiHEX|frame_clk_inst|count [17]),
	.datad(\multiHEX|hex_inst_3|WideOr4~0_combout ),
	.cin(gnd),
	.combout(\multiHEX|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \multiHEX|Mux4~0 .lut_mask = 16'hE5E0;
defparam \multiHEX|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y23_N24
cycloneive_lcell_comb \multiHEX|hex_inst_2|WideOr4~0 (
// Equation(s):
// \multiHEX|hex_inst_2|WideOr4~0_combout  = (\keyboard|scan_code [2] & (\keyboard|scan_code [3] & ((\keyboard|scan_code [1]) # (!\keyboard|scan_code [0])))) # (!\keyboard|scan_code [2] & (\keyboard|scan_code [1] & (!\keyboard|scan_code [3] & 
// !\keyboard|scan_code [0])))

	.dataa(\keyboard|scan_code [1]),
	.datab(\keyboard|scan_code [2]),
	.datac(\keyboard|scan_code [3]),
	.datad(\keyboard|scan_code [0]),
	.cin(gnd),
	.combout(\multiHEX|hex_inst_2|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \multiHEX|hex_inst_2|WideOr4~0 .lut_mask = 16'h80C2;
defparam \multiHEX|hex_inst_2|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y23_N20
cycloneive_lcell_comb \multiHEX|hex_inst_0|WideOr4~0 (
// Equation(s):
// \multiHEX|hex_inst_0|WideOr4~0_combout  = (\keyboard|keymapper_inst|Selector6~21_combout  & (!\keyboard|keymapper_inst|Selector2~10_combout  & (!\keyboard|keymapper_inst|Selector0~95_combout  & \keyboard|keymapper_inst|Selector1~12_combout ))) # 
// (!\keyboard|keymapper_inst|Selector6~21_combout  & (\keyboard|keymapper_inst|Selector0~95_combout  & ((\keyboard|keymapper_inst|Selector1~12_combout ) # (!\keyboard|keymapper_inst|Selector2~10_combout ))))

	.dataa(\keyboard|keymapper_inst|Selector2~10_combout ),
	.datab(\keyboard|keymapper_inst|Selector6~21_combout ),
	.datac(\keyboard|keymapper_inst|Selector0~95_combout ),
	.datad(\keyboard|keymapper_inst|Selector1~12_combout ),
	.cin(gnd),
	.combout(\multiHEX|hex_inst_0|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \multiHEX|hex_inst_0|WideOr4~0 .lut_mask = 16'h3410;
defparam \multiHEX|hex_inst_0|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y23_N30
cycloneive_lcell_comb \multiHEX|Mux4~1 (
// Equation(s):
// \multiHEX|Mux4~1_combout  = (\multiHEX|Mux4~0_combout  & (((\multiHEX|hex_inst_0|WideOr4~0_combout ) # (!\multiHEX|frame_clk_inst|count [16])))) # (!\multiHEX|Mux4~0_combout  & (\multiHEX|hex_inst_2|WideOr4~0_combout  & (\multiHEX|frame_clk_inst|count 
// [16])))

	.dataa(\multiHEX|Mux4~0_combout ),
	.datab(\multiHEX|hex_inst_2|WideOr4~0_combout ),
	.datac(\multiHEX|frame_clk_inst|count [16]),
	.datad(\multiHEX|hex_inst_0|WideOr4~0_combout ),
	.cin(gnd),
	.combout(\multiHEX|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \multiHEX|Mux4~1 .lut_mask = 16'hEA4A;
defparam \multiHEX|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N18
cycloneive_lcell_comb \multiHEX|hex_inst_3|WideOr3~0 (
// Equation(s):
// \multiHEX|hex_inst_3|WideOr3~0_combout  = (\keyboard|scan_code [5] & ((\keyboard|scan_code [6] & (\keyboard|scan_code [4])) # (!\keyboard|scan_code [6] & (!\keyboard|scan_code [4] & \keyboard|scan_code [7])))) # (!\keyboard|scan_code [5] & 
// (!\keyboard|scan_code [7] & (\keyboard|scan_code [6] $ (\keyboard|scan_code [4]))))

	.dataa(\keyboard|scan_code [6]),
	.datab(\keyboard|scan_code [4]),
	.datac(\keyboard|scan_code [5]),
	.datad(\keyboard|scan_code [7]),
	.cin(gnd),
	.combout(\multiHEX|hex_inst_3|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \multiHEX|hex_inst_3|WideOr3~0 .lut_mask = 16'h9086;
defparam \multiHEX|hex_inst_3|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N0
cycloneive_lcell_comb \multiHEX|hex_inst_2|WideOr3~0 (
// Equation(s):
// \multiHEX|hex_inst_2|WideOr3~0_combout  = (\keyboard|scan_code [1] & ((\keyboard|scan_code [2] & (\keyboard|scan_code [0])) # (!\keyboard|scan_code [2] & (!\keyboard|scan_code [0] & \keyboard|scan_code [3])))) # (!\keyboard|scan_code [1] & 
// (!\keyboard|scan_code [3] & (\keyboard|scan_code [2] $ (\keyboard|scan_code [0]))))

	.dataa(\keyboard|scan_code [1]),
	.datab(\keyboard|scan_code [2]),
	.datac(\keyboard|scan_code [0]),
	.datad(\keyboard|scan_code [3]),
	.cin(gnd),
	.combout(\multiHEX|hex_inst_2|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \multiHEX|hex_inst_2|WideOr3~0 .lut_mask = 16'h8294;
defparam \multiHEX|hex_inst_2|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N28
cycloneive_lcell_comb \multiHEX|Mux3~0 (
// Equation(s):
// \multiHEX|Mux3~0_combout  = (\multiHEX|frame_clk_inst|count [16] & (((\multiHEX|frame_clk_inst|count [17]) # (\multiHEX|hex_inst_2|WideOr3~0_combout )))) # (!\multiHEX|frame_clk_inst|count [16] & (\multiHEX|hex_inst_3|WideOr3~0_combout  & 
// (!\multiHEX|frame_clk_inst|count [17])))

	.dataa(\multiHEX|frame_clk_inst|count [16]),
	.datab(\multiHEX|hex_inst_3|WideOr3~0_combout ),
	.datac(\multiHEX|frame_clk_inst|count [17]),
	.datad(\multiHEX|hex_inst_2|WideOr3~0_combout ),
	.cin(gnd),
	.combout(\multiHEX|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \multiHEX|Mux3~0 .lut_mask = 16'hAEA4;
defparam \multiHEX|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y23_N8
cycloneive_lcell_comb \multiHEX|hex_inst_1|WideOr3~0 (
// Equation(s):
// \multiHEX|hex_inst_1|WideOr3~0_combout  = (\keyboard|keymapper_inst|Selector4~3_combout  & ((\keyboard|keymapper_inst|Selector3~13_combout  & ((\keyboard|keymapper_inst|Selector5~5_combout ))) # (!\keyboard|keymapper_inst|Selector3~13_combout  & 
// (!\keyboard|keymapper_inst|Selector7~24_combout  & !\keyboard|keymapper_inst|Selector5~5_combout )))) # (!\keyboard|keymapper_inst|Selector4~3_combout  & (\keyboard|keymapper_inst|Selector7~24_combout  & (\keyboard|keymapper_inst|Selector3~13_combout  $ 
// (\keyboard|keymapper_inst|Selector5~5_combout ))))

	.dataa(\keyboard|keymapper_inst|Selector3~13_combout ),
	.datab(\keyboard|keymapper_inst|Selector7~24_combout ),
	.datac(\keyboard|keymapper_inst|Selector5~5_combout ),
	.datad(\keyboard|keymapper_inst|Selector4~3_combout ),
	.cin(gnd),
	.combout(\multiHEX|hex_inst_1|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \multiHEX|hex_inst_1|WideOr3~0 .lut_mask = 16'hA148;
defparam \multiHEX|hex_inst_1|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y23_N10
cycloneive_lcell_comb \multiHEX|hex_inst_0|WideOr3~0 (
// Equation(s):
// \multiHEX|hex_inst_0|WideOr3~0_combout  = (\keyboard|keymapper_inst|Selector1~12_combout  & ((\keyboard|keymapper_inst|Selector2~10_combout  & (\keyboard|keymapper_inst|Selector0~95_combout )) # (!\keyboard|keymapper_inst|Selector2~10_combout  & 
// (!\keyboard|keymapper_inst|Selector0~95_combout  & !\keyboard|keymapper_inst|Selector6~21_combout )))) # (!\keyboard|keymapper_inst|Selector1~12_combout  & (\keyboard|keymapper_inst|Selector6~21_combout  & (\keyboard|keymapper_inst|Selector2~10_combout  $ 
// (\keyboard|keymapper_inst|Selector0~95_combout ))))

	.dataa(\keyboard|keymapper_inst|Selector2~10_combout ),
	.datab(\keyboard|keymapper_inst|Selector0~95_combout ),
	.datac(\keyboard|keymapper_inst|Selector6~21_combout ),
	.datad(\keyboard|keymapper_inst|Selector1~12_combout ),
	.cin(gnd),
	.combout(\multiHEX|hex_inst_0|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \multiHEX|hex_inst_0|WideOr3~0 .lut_mask = 16'h8960;
defparam \multiHEX|hex_inst_0|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y23_N4
cycloneive_lcell_comb \multiHEX|Mux3~1 (
// Equation(s):
// \multiHEX|Mux3~1_combout  = (\multiHEX|Mux3~0_combout  & (((\multiHEX|hex_inst_0|WideOr3~0_combout ) # (!\multiHEX|frame_clk_inst|count [17])))) # (!\multiHEX|Mux3~0_combout  & (\multiHEX|hex_inst_1|WideOr3~0_combout  & (\multiHEX|frame_clk_inst|count 
// [17])))

	.dataa(\multiHEX|Mux3~0_combout ),
	.datab(\multiHEX|hex_inst_1|WideOr3~0_combout ),
	.datac(\multiHEX|frame_clk_inst|count [17]),
	.datad(\multiHEX|hex_inst_0|WideOr3~0_combout ),
	.cin(gnd),
	.combout(\multiHEX|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \multiHEX|Mux3~1 .lut_mask = 16'hEA4A;
defparam \multiHEX|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y23_N8
cycloneive_lcell_comb \multiHEX|hex_inst_2|WideOr2~0 (
// Equation(s):
// \multiHEX|hex_inst_2|WideOr2~0_combout  = (\keyboard|scan_code [1] & (((!\keyboard|scan_code [3] & \keyboard|scan_code [0])))) # (!\keyboard|scan_code [1] & ((\keyboard|scan_code [2] & (!\keyboard|scan_code [3])) # (!\keyboard|scan_code [2] & 
// ((\keyboard|scan_code [0])))))

	.dataa(\keyboard|scan_code [1]),
	.datab(\keyboard|scan_code [2]),
	.datac(\keyboard|scan_code [3]),
	.datad(\keyboard|scan_code [0]),
	.cin(gnd),
	.combout(\multiHEX|hex_inst_2|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \multiHEX|hex_inst_2|WideOr2~0 .lut_mask = 16'h1F04;
defparam \multiHEX|hex_inst_2|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y23_N4
cycloneive_lcell_comb \multiHEX|hex_inst_0|WideOr2~0 (
// Equation(s):
// \multiHEX|hex_inst_0|WideOr2~0_combout  = (\keyboard|keymapper_inst|Selector1~12_combout  & (\keyboard|keymapper_inst|Selector2~10_combout  & (\keyboard|keymapper_inst|Selector6~21_combout ))) # (!\keyboard|keymapper_inst|Selector1~12_combout  & 
// ((\keyboard|keymapper_inst|Selector0~95_combout  & ((\keyboard|keymapper_inst|Selector6~21_combout ))) # (!\keyboard|keymapper_inst|Selector0~95_combout  & (\keyboard|keymapper_inst|Selector2~10_combout ))))

	.dataa(\keyboard|keymapper_inst|Selector2~10_combout ),
	.datab(\keyboard|keymapper_inst|Selector6~21_combout ),
	.datac(\keyboard|keymapper_inst|Selector0~95_combout ),
	.datad(\keyboard|keymapper_inst|Selector1~12_combout ),
	.cin(gnd),
	.combout(\multiHEX|hex_inst_0|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \multiHEX|hex_inst_0|WideOr2~0 .lut_mask = 16'h88CA;
defparam \multiHEX|hex_inst_0|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N22
cycloneive_lcell_comb \multiHEX|hex_inst_3|WideOr2~0 (
// Equation(s):
// \multiHEX|hex_inst_3|WideOr2~0_combout  = (\keyboard|scan_code [5] & (((\keyboard|scan_code [4] & !\keyboard|scan_code [7])))) # (!\keyboard|scan_code [5] & ((\keyboard|scan_code [6] & ((!\keyboard|scan_code [7]))) # (!\keyboard|scan_code [6] & 
// (\keyboard|scan_code [4]))))

	.dataa(\keyboard|scan_code [6]),
	.datab(\keyboard|scan_code [4]),
	.datac(\keyboard|scan_code [5]),
	.datad(\keyboard|scan_code [7]),
	.cin(gnd),
	.combout(\multiHEX|hex_inst_3|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \multiHEX|hex_inst_3|WideOr2~0 .lut_mask = 16'h04CE;
defparam \multiHEX|hex_inst_3|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y23_N22
cycloneive_lcell_comb \multiHEX|hex_inst_1|WideOr2~0 (
// Equation(s):
// \multiHEX|hex_inst_1|WideOr2~0_combout  = (\keyboard|keymapper_inst|Selector4~3_combout  & (((\keyboard|keymapper_inst|Selector7~24_combout  & \keyboard|keymapper_inst|Selector5~5_combout )))) # (!\keyboard|keymapper_inst|Selector4~3_combout  & 
// ((\keyboard|keymapper_inst|Selector3~13_combout  & (\keyboard|keymapper_inst|Selector7~24_combout )) # (!\keyboard|keymapper_inst|Selector3~13_combout  & ((\keyboard|keymapper_inst|Selector5~5_combout )))))

	.dataa(\keyboard|keymapper_inst|Selector3~13_combout ),
	.datab(\keyboard|keymapper_inst|Selector7~24_combout ),
	.datac(\keyboard|keymapper_inst|Selector5~5_combout ),
	.datad(\keyboard|keymapper_inst|Selector4~3_combout ),
	.cin(gnd),
	.combout(\multiHEX|hex_inst_1|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \multiHEX|hex_inst_1|WideOr2~0 .lut_mask = 16'hC0D8;
defparam \multiHEX|hex_inst_1|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y23_N18
cycloneive_lcell_comb \multiHEX|Mux2~0 (
// Equation(s):
// \multiHEX|Mux2~0_combout  = (\multiHEX|frame_clk_inst|count [16] & (((\multiHEX|frame_clk_inst|count [17])))) # (!\multiHEX|frame_clk_inst|count [16] & ((\multiHEX|frame_clk_inst|count [17] & ((\multiHEX|hex_inst_1|WideOr2~0_combout ))) # 
// (!\multiHEX|frame_clk_inst|count [17] & (\multiHEX|hex_inst_3|WideOr2~0_combout ))))

	.dataa(\multiHEX|frame_clk_inst|count [16]),
	.datab(\multiHEX|hex_inst_3|WideOr2~0_combout ),
	.datac(\multiHEX|frame_clk_inst|count [17]),
	.datad(\multiHEX|hex_inst_1|WideOr2~0_combout ),
	.cin(gnd),
	.combout(\multiHEX|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \multiHEX|Mux2~0 .lut_mask = 16'hF4A4;
defparam \multiHEX|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y23_N14
cycloneive_lcell_comb \multiHEX|Mux2~1 (
// Equation(s):
// \multiHEX|Mux2~1_combout  = (\multiHEX|frame_clk_inst|count [16] & ((\multiHEX|Mux2~0_combout  & ((\multiHEX|hex_inst_0|WideOr2~0_combout ))) # (!\multiHEX|Mux2~0_combout  & (\multiHEX|hex_inst_2|WideOr2~0_combout )))) # (!\multiHEX|frame_clk_inst|count 
// [16] & (((\multiHEX|Mux2~0_combout ))))

	.dataa(\multiHEX|frame_clk_inst|count [16]),
	.datab(\multiHEX|hex_inst_2|WideOr2~0_combout ),
	.datac(\multiHEX|hex_inst_0|WideOr2~0_combout ),
	.datad(\multiHEX|Mux2~0_combout ),
	.cin(gnd),
	.combout(\multiHEX|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \multiHEX|Mux2~1 .lut_mask = 16'hF588;
defparam \multiHEX|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N26
cycloneive_lcell_comb \multiHEX|hex_inst_3|WideOr1~0 (
// Equation(s):
// \multiHEX|hex_inst_3|WideOr1~0_combout  = (\keyboard|scan_code [6] & (\keyboard|scan_code [4] & (\keyboard|scan_code [5] $ (\keyboard|scan_code [7])))) # (!\keyboard|scan_code [6] & (!\keyboard|scan_code [7] & ((\keyboard|scan_code [4]) # 
// (\keyboard|scan_code [5]))))

	.dataa(\keyboard|scan_code [6]),
	.datab(\keyboard|scan_code [4]),
	.datac(\keyboard|scan_code [5]),
	.datad(\keyboard|scan_code [7]),
	.cin(gnd),
	.combout(\multiHEX|hex_inst_3|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \multiHEX|hex_inst_3|WideOr1~0 .lut_mask = 16'h08D4;
defparam \multiHEX|hex_inst_3|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N16
cycloneive_lcell_comb \multiHEX|hex_inst_2|WideOr1~0 (
// Equation(s):
// \multiHEX|hex_inst_2|WideOr1~0_combout  = (\keyboard|scan_code [1] & (!\keyboard|scan_code [3] & ((\keyboard|scan_code [0]) # (!\keyboard|scan_code [2])))) # (!\keyboard|scan_code [1] & (\keyboard|scan_code [0] & (\keyboard|scan_code [2] $ 
// (!\keyboard|scan_code [3]))))

	.dataa(\keyboard|scan_code [1]),
	.datab(\keyboard|scan_code [2]),
	.datac(\keyboard|scan_code [0]),
	.datad(\keyboard|scan_code [3]),
	.cin(gnd),
	.combout(\multiHEX|hex_inst_2|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \multiHEX|hex_inst_2|WideOr1~0 .lut_mask = 16'h40B2;
defparam \multiHEX|hex_inst_2|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N12
cycloneive_lcell_comb \multiHEX|Mux1~0 (
// Equation(s):
// \multiHEX|Mux1~0_combout  = (\multiHEX|frame_clk_inst|count [16] & ((\multiHEX|frame_clk_inst|count [17]) # ((\multiHEX|hex_inst_2|WideOr1~0_combout )))) # (!\multiHEX|frame_clk_inst|count [16] & (!\multiHEX|frame_clk_inst|count [17] & 
// (\multiHEX|hex_inst_3|WideOr1~0_combout )))

	.dataa(\multiHEX|frame_clk_inst|count [16]),
	.datab(\multiHEX|frame_clk_inst|count [17]),
	.datac(\multiHEX|hex_inst_3|WideOr1~0_combout ),
	.datad(\multiHEX|hex_inst_2|WideOr1~0_combout ),
	.cin(gnd),
	.combout(\multiHEX|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \multiHEX|Mux1~0 .lut_mask = 16'hBA98;
defparam \multiHEX|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y23_N18
cycloneive_lcell_comb \multiHEX|hex_inst_0|WideOr1~0 (
// Equation(s):
// \multiHEX|hex_inst_0|WideOr1~0_combout  = (\keyboard|keymapper_inst|Selector2~10_combout  & (\keyboard|keymapper_inst|Selector6~21_combout  $ (((\keyboard|keymapper_inst|Selector0~95_combout  & !\keyboard|keymapper_inst|Selector1~12_combout ))))) # 
// (!\keyboard|keymapper_inst|Selector2~10_combout  & (!\keyboard|keymapper_inst|Selector0~95_combout  & (\keyboard|keymapper_inst|Selector6~21_combout  & \keyboard|keymapper_inst|Selector1~12_combout )))

	.dataa(\keyboard|keymapper_inst|Selector2~10_combout ),
	.datab(\keyboard|keymapper_inst|Selector0~95_combout ),
	.datac(\keyboard|keymapper_inst|Selector6~21_combout ),
	.datad(\keyboard|keymapper_inst|Selector1~12_combout ),
	.cin(gnd),
	.combout(\multiHEX|hex_inst_0|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \multiHEX|hex_inst_0|WideOr1~0 .lut_mask = 16'hB028;
defparam \multiHEX|hex_inst_0|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y23_N16
cycloneive_lcell_comb \multiHEX|hex_inst_1|WideOr1~0 (
// Equation(s):
// \multiHEX|hex_inst_1|WideOr1~0_combout  = (\keyboard|keymapper_inst|Selector3~13_combout  & (\keyboard|keymapper_inst|Selector5~5_combout  & (\keyboard|keymapper_inst|Selector7~24_combout  $ (!\keyboard|keymapper_inst|Selector4~3_combout )))) # 
// (!\keyboard|keymapper_inst|Selector3~13_combout  & (\keyboard|keymapper_inst|Selector7~24_combout  & ((\keyboard|keymapper_inst|Selector5~5_combout ) # (\keyboard|keymapper_inst|Selector4~3_combout ))))

	.dataa(\keyboard|keymapper_inst|Selector3~13_combout ),
	.datab(\keyboard|keymapper_inst|Selector7~24_combout ),
	.datac(\keyboard|keymapper_inst|Selector5~5_combout ),
	.datad(\keyboard|keymapper_inst|Selector4~3_combout ),
	.cin(gnd),
	.combout(\multiHEX|hex_inst_1|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \multiHEX|hex_inst_1|WideOr1~0 .lut_mask = 16'hC460;
defparam \multiHEX|hex_inst_1|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y23_N12
cycloneive_lcell_comb \multiHEX|Mux1~1 (
// Equation(s):
// \multiHEX|Mux1~1_combout  = (\multiHEX|Mux1~0_combout  & ((\multiHEX|hex_inst_0|WideOr1~0_combout ) # ((!\multiHEX|frame_clk_inst|count [17])))) # (!\multiHEX|Mux1~0_combout  & (((\multiHEX|frame_clk_inst|count [17] & 
// \multiHEX|hex_inst_1|WideOr1~0_combout ))))

	.dataa(\multiHEX|Mux1~0_combout ),
	.datab(\multiHEX|hex_inst_0|WideOr1~0_combout ),
	.datac(\multiHEX|frame_clk_inst|count [17]),
	.datad(\multiHEX|hex_inst_1|WideOr1~0_combout ),
	.cin(gnd),
	.combout(\multiHEX|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \multiHEX|Mux1~1 .lut_mask = 16'hDA8A;
defparam \multiHEX|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y23_N12
cycloneive_lcell_comb \multiHEX|hex_inst_0|WideOr0~0 (
// Equation(s):
// \multiHEX|hex_inst_0|WideOr0~0_combout  = (\keyboard|keymapper_inst|Selector2~10_combout  & (\keyboard|keymapper_inst|Selector6~21_combout  & (\keyboard|keymapper_inst|Selector0~95_combout  $ (!\keyboard|keymapper_inst|Selector1~12_combout )))) # 
// (!\keyboard|keymapper_inst|Selector2~10_combout  & (!\keyboard|keymapper_inst|Selector1~12_combout  & (\keyboard|keymapper_inst|Selector6~21_combout  $ (\keyboard|keymapper_inst|Selector0~95_combout ))))

	.dataa(\keyboard|keymapper_inst|Selector2~10_combout ),
	.datab(\keyboard|keymapper_inst|Selector6~21_combout ),
	.datac(\keyboard|keymapper_inst|Selector0~95_combout ),
	.datad(\keyboard|keymapper_inst|Selector1~12_combout ),
	.cin(gnd),
	.combout(\multiHEX|hex_inst_0|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \multiHEX|hex_inst_0|WideOr0~0 .lut_mask = 16'h801C;
defparam \multiHEX|hex_inst_0|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y23_N0
cycloneive_lcell_comb \multiHEX|hex_inst_2|WideOr0~0 (
// Equation(s):
// \multiHEX|hex_inst_2|WideOr0~0_combout  = (\keyboard|scan_code [0] & ((\keyboard|scan_code [3]) # (\keyboard|scan_code [1] $ (\keyboard|scan_code [2])))) # (!\keyboard|scan_code [0] & ((\keyboard|scan_code [1]) # (\keyboard|scan_code [2] $ 
// (\keyboard|scan_code [3]))))

	.dataa(\keyboard|scan_code [1]),
	.datab(\keyboard|scan_code [2]),
	.datac(\keyboard|scan_code [3]),
	.datad(\keyboard|scan_code [0]),
	.cin(gnd),
	.combout(\multiHEX|hex_inst_2|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \multiHEX|hex_inst_2|WideOr0~0 .lut_mask = 16'hF6BE;
defparam \multiHEX|hex_inst_2|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N30
cycloneive_lcell_comb \multiHEX|hex_inst_3|WideOr0~0 (
// Equation(s):
// \multiHEX|hex_inst_3|WideOr0~0_combout  = (\keyboard|scan_code [4] & ((\keyboard|scan_code [7]) # (\keyboard|scan_code [6] $ (\keyboard|scan_code [5])))) # (!\keyboard|scan_code [4] & ((\keyboard|scan_code [5]) # (\keyboard|scan_code [6] $ 
// (\keyboard|scan_code [7]))))

	.dataa(\keyboard|scan_code [6]),
	.datab(\keyboard|scan_code [4]),
	.datac(\keyboard|scan_code [5]),
	.datad(\keyboard|scan_code [7]),
	.cin(gnd),
	.combout(\multiHEX|hex_inst_3|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \multiHEX|hex_inst_3|WideOr0~0 .lut_mask = 16'hFD7A;
defparam \multiHEX|hex_inst_3|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y23_N14
cycloneive_lcell_comb \multiHEX|hex_inst_1|WideOr0~0 (
// Equation(s):
// \multiHEX|hex_inst_1|WideOr0~0_combout  = (\keyboard|keymapper_inst|Selector5~5_combout  & (\keyboard|keymapper_inst|Selector7~24_combout  & (\keyboard|keymapper_inst|Selector3~13_combout  $ (!\keyboard|keymapper_inst|Selector4~3_combout )))) # 
// (!\keyboard|keymapper_inst|Selector5~5_combout  & (!\keyboard|keymapper_inst|Selector4~3_combout  & (\keyboard|keymapper_inst|Selector3~13_combout  $ (\keyboard|keymapper_inst|Selector7~24_combout ))))

	.dataa(\keyboard|keymapper_inst|Selector3~13_combout ),
	.datab(\keyboard|keymapper_inst|Selector7~24_combout ),
	.datac(\keyboard|keymapper_inst|Selector5~5_combout ),
	.datad(\keyboard|keymapper_inst|Selector4~3_combout ),
	.cin(gnd),
	.combout(\multiHEX|hex_inst_1|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \multiHEX|hex_inst_1|WideOr0~0 .lut_mask = 16'h8046;
defparam \multiHEX|hex_inst_1|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y23_N2
cycloneive_lcell_comb \multiHEX|Mux0~0 (
// Equation(s):
// \multiHEX|Mux0~0_combout  = (\multiHEX|frame_clk_inst|count [16] & (((\multiHEX|frame_clk_inst|count [17])))) # (!\multiHEX|frame_clk_inst|count [16] & ((\multiHEX|frame_clk_inst|count [17] & ((\multiHEX|hex_inst_1|WideOr0~0_combout ))) # 
// (!\multiHEX|frame_clk_inst|count [17] & (!\multiHEX|hex_inst_3|WideOr0~0_combout ))))

	.dataa(\multiHEX|frame_clk_inst|count [16]),
	.datab(\multiHEX|hex_inst_3|WideOr0~0_combout ),
	.datac(\multiHEX|frame_clk_inst|count [17]),
	.datad(\multiHEX|hex_inst_1|WideOr0~0_combout ),
	.cin(gnd),
	.combout(\multiHEX|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \multiHEX|Mux0~0 .lut_mask = 16'hF1A1;
defparam \multiHEX|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y23_N6
cycloneive_lcell_comb \multiHEX|Mux0~1 (
// Equation(s):
// \multiHEX|Mux0~1_combout  = (\multiHEX|frame_clk_inst|count [16] & ((\multiHEX|Mux0~0_combout  & (\multiHEX|hex_inst_0|WideOr0~0_combout )) # (!\multiHEX|Mux0~0_combout  & ((!\multiHEX|hex_inst_2|WideOr0~0_combout ))))) # (!\multiHEX|frame_clk_inst|count 
// [16] & (((\multiHEX|Mux0~0_combout ))))

	.dataa(\multiHEX|hex_inst_0|WideOr0~0_combout ),
	.datab(\multiHEX|hex_inst_2|WideOr0~0_combout ),
	.datac(\multiHEX|frame_clk_inst|count [16]),
	.datad(\multiHEX|Mux0~0_combout ),
	.cin(gnd),
	.combout(\multiHEX|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \multiHEX|Mux0~1 .lut_mask = 16'hAF30;
defparam \multiHEX|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\PLL_inst|altpll_component|auto_generated|wire_pll1_clk [1]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ));
// synopsys translate_off
defparam \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl .clock_type = "global clock";
defparam \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N24
cycloneive_lcell_comb \VDG|active_area_s~feeder (
// Equation(s):
// \VDG|active_area_s~feeder_combout  = \VDG|active_area~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\VDG|active_area~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VDG|active_area_s~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|active_area_s~feeder .lut_mask = 16'hF0F0;
defparam \VDG|active_area_s~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y17_N25
dffeas \VDG|active_area_s (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\VDG|active_area_s~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VDG|horiz_advance~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|active_area_s~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|active_area_s .is_wysiwyg = "true";
defparam \VDG|active_area_s .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N24
cycloneive_lcell_comb \RAM_inst|altsyncram_component|auto_generated|address_reg_a[1]~0 (
// Equation(s):
// \RAM_inst|altsyncram_component|auto_generated|address_reg_a[1]~0_combout  = !\arbiter_inst|system_address [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\arbiter_inst|system_address [14]),
	.cin(gnd),
	.combout(\RAM_inst|altsyncram_component|auto_generated|address_reg_a[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_inst|altsyncram_component|auto_generated|address_reg_a[1]~0 .lut_mask = 16'h00FF;
defparam \RAM_inst|altsyncram_component|auto_generated|address_reg_a[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y17_N25
dffeas \RAM_inst|altsyncram_component|auto_generated|address_reg_a[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\RAM_inst|altsyncram_component|auto_generated|address_reg_a[1]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_inst|altsyncram_component|auto_generated|address_reg_a[1] .is_wysiwyg = "true";
defparam \RAM_inst|altsyncram_component|auto_generated|address_reg_a[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y15_N29
dffeas \arbiter_inst|memory_data_out[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|Selector23~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\multiHEX|frame_clk_inst|count [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arbiter_inst|memory_data_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \arbiter_inst|memory_data_out[0] .is_wysiwyg = "true";
defparam \arbiter_inst|memory_data_out[0] .power_up = "low";
// synopsys translate_on

// Location: M9K_X15_Y14_N0
cycloneive_ram_block \RAM_inst|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\RAM_inst|altsyncram_component|auto_generated|decode3|w_anode173w[2]~0_combout ),
	.portare(\RAM_W~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\RAM_inst|altsyncram_component|auto_generated|rden_decode|w_anode211w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\arbiter_inst|memory_data_out [0]}),
	.portaaddr({\arbiter_inst|system_address [12],\arbiter_inst|system_address [11],\arbiter_inst|system_address [10],\arbiter_inst|system_address [9],\arbiter_inst|system_address [8],\arbiter_inst|system_address [7],\arbiter_inst|system_address [6],\arbiter_inst|system_address [5],
\arbiter_inst|system_address [4],\arbiter_inst|system_address [3],\arbiter_inst|system_address [2],\arbiter_inst|system_address [1],\arbiter_inst|system_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_n6f1:auto_generated|ALTSYNCRAM";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 20480;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X15_Y13_N0
cycloneive_ram_block \RAM_inst|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(\RAM_inst|altsyncram_component|auto_generated|decode3|w_anode186w [2]),
	.portare(\RAM_W~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\RAM_inst|altsyncram_component|auto_generated|rden_decode|w_anode225w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\arbiter_inst|memory_data_out [0]}),
	.portaaddr({\arbiter_inst|system_address [12],\arbiter_inst|system_address [11],\arbiter_inst|system_address [10],\arbiter_inst|system_address [9],\arbiter_inst|system_address [8],\arbiter_inst|system_address [7],\arbiter_inst|system_address [6],\arbiter_inst|system_address [5],
\arbiter_inst|system_address [4],\arbiter_inst|system_address [3],\arbiter_inst|system_address [2],\arbiter_inst|system_address [1],\arbiter_inst|system_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_n6f1:auto_generated|ALTSYNCRAM";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "single_port";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 0;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 20480;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 8;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N28
cycloneive_lcell_comb \RAM_inst|altsyncram_component|auto_generated|mux2|result_node[0]~8 (
// Equation(s):
// \RAM_inst|altsyncram_component|auto_generated|mux2|result_node[0]~8_combout  = (!\RAM_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\RAM_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\RAM_inst|altsyncram_component|auto_generated|ram_block1a8~portadataout ))) # (!\RAM_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\RAM_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout ))))

	.dataa(\RAM_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\RAM_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout ),
	.datac(\RAM_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\RAM_inst|altsyncram_component|auto_generated|ram_block1a8~portadataout ),
	.cin(gnd),
	.combout(\RAM_inst|altsyncram_component|auto_generated|mux2|result_node[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_inst|altsyncram_component|auto_generated|mux2|result_node[0]~8 .lut_mask = 16'h5404;
defparam \RAM_inst|altsyncram_component|auto_generated|mux2|result_node[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N16
cycloneive_lcell_comb \RAM_inst|altsyncram_component|auto_generated|mux2|result_node[0]~9 (
// Equation(s):
// \RAM_inst|altsyncram_component|auto_generated|mux2|result_node[0]~9_combout  = (\RAM_inst|altsyncram_component|auto_generated|mux2|result_node[0]~8_combout ) # ((\RAM_inst|altsyncram_component|auto_generated|ram_block1a16~portadataout  & 
// \RAM_inst|altsyncram_component|auto_generated|address_reg_a [1]))

	.dataa(\RAM_inst|altsyncram_component|auto_generated|ram_block1a16~portadataout ),
	.datab(gnd),
	.datac(\RAM_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\RAM_inst|altsyncram_component|auto_generated|mux2|result_node[0]~8_combout ),
	.cin(gnd),
	.combout(\RAM_inst|altsyncram_component|auto_generated|mux2|result_node[0]~9_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_inst|altsyncram_component|auto_generated|mux2|result_node[0]~9 .lut_mask = 16'hFFA0;
defparam \RAM_inst|altsyncram_component|auto_generated|mux2|result_node[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N24
cycloneive_lcell_comb \arbiter_inst|VDG_data_out[0]~feeder (
// Equation(s):
// \arbiter_inst|VDG_data_out[0]~feeder_combout  = \RAM_inst|altsyncram_component|auto_generated|mux2|result_node[0]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RAM_inst|altsyncram_component|auto_generated|mux2|result_node[0]~9_combout ),
	.cin(gnd),
	.combout(\arbiter_inst|VDG_data_out[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \arbiter_inst|VDG_data_out[0]~feeder .lut_mask = 16'hFF00;
defparam \arbiter_inst|VDG_data_out[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y15_N25
dffeas \arbiter_inst|VDG_data_out[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\arbiter_inst|VDG_data_out[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\multiHEX|frame_clk_inst|count [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arbiter_inst|VDG_data_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \arbiter_inst|VDG_data_out[0] .is_wysiwyg = "true";
defparam \arbiter_inst|VDG_data_out[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y17_N25
dffeas \VDG|DD_s[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\arbiter_inst|VDG_data_out [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VDG|DD_s[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|DD_s [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|DD_s[0] .is_wysiwyg = "true";
defparam \VDG|DD_s[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N22
cycloneive_lcell_comb \arbiter_inst|VDG_data_out[6]~feeder (
// Equation(s):
// \arbiter_inst|VDG_data_out[6]~feeder_combout  = \RAM_inst|altsyncram_component|auto_generated|mux2|result_node[6]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RAM_inst|altsyncram_component|auto_generated|mux2|result_node[6]~15_combout ),
	.cin(gnd),
	.combout(\arbiter_inst|VDG_data_out[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \arbiter_inst|VDG_data_out[6]~feeder .lut_mask = 16'hFF00;
defparam \arbiter_inst|VDG_data_out[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y15_N23
dffeas \arbiter_inst|VDG_data_out[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\arbiter_inst|VDG_data_out[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\multiHEX|frame_clk_inst|count [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arbiter_inst|VDG_data_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \arbiter_inst|VDG_data_out[6] .is_wysiwyg = "true";
defparam \arbiter_inst|VDG_data_out[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y17_N21
dffeas \VDG|INV_s (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\arbiter_inst|VDG_data_out [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VDG|DD_s[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|INV_s~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|INV_s .is_wysiwyg = "true";
defparam \VDG|INV_s .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N20
cycloneive_lcell_comb \VDG|Mux2~0 (
// Equation(s):
// \VDG|Mux2~0_combout  = (\VDG|col_count [1] & (((\VDG|col_count [2])))) # (!\VDG|col_count [1] & ((\VDG|col_count [2] & (\VDG|DD_s [2])) # (!\VDG|col_count [2] & ((\VDG|INV_s~q )))))

	.dataa(\VDG|DD_s [2]),
	.datab(\VDG|col_count [1]),
	.datac(\VDG|INV_s~q ),
	.datad(\VDG|col_count [2]),
	.cin(gnd),
	.combout(\VDG|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|Mux2~0 .lut_mask = 16'hEE30;
defparam \VDG|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N24
cycloneive_lcell_comb \VDG|Mux2~1 (
// Equation(s):
// \VDG|Mux2~1_combout  = (\VDG|col_count [1] & ((\VDG|Mux2~0_combout  & ((\VDG|DD_s [0]))) # (!\VDG|Mux2~0_combout  & (\VDG|DD_s [4])))) # (!\VDG|col_count [1] & (((\VDG|Mux2~0_combout ))))

	.dataa(\VDG|DD_s [4]),
	.datab(\VDG|col_count [1]),
	.datac(\VDG|DD_s [0]),
	.datad(\VDG|Mux2~0_combout ),
	.cin(gnd),
	.combout(\VDG|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|Mux2~1 .lut_mask = 16'hF388;
defparam \VDG|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N16
cycloneive_lcell_comb \VDG|next_R~1 (
// Equation(s):
// \VDG|next_R~1_combout  = (\VDG|active_area_s~q  & ((\VDG|next_R~0_combout ) # ((\VDG|AG_s~q  & \VDG|Mux2~1_combout ))))

	.dataa(\VDG|next_R~0_combout ),
	.datab(\VDG|active_area_s~q ),
	.datac(\VDG|AG_s~q ),
	.datad(\VDG|Mux2~1_combout ),
	.cin(gnd),
	.combout(\VDG|next_R~1_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|next_R~1 .lut_mask = 16'hC888;
defparam \VDG|next_R~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y17_N17
dffeas \VDG|R (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\VDG|next_R~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|R~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|R .is_wysiwyg = "true";
defparam \VDG|R .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y14_N29
dffeas \arbiter_inst|memory_data_out[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|Selector18~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\multiHEX|frame_clk_inst|count [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arbiter_inst|memory_data_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \arbiter_inst|memory_data_out[5] .is_wysiwyg = "true";
defparam \arbiter_inst|memory_data_out[5] .power_up = "low";
// synopsys translate_on

// Location: M9K_X15_Y9_N0
cycloneive_ram_block \RAM_inst|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(\RAM_inst|altsyncram_component|auto_generated|decode3|w_anode173w[2]~0_combout ),
	.portare(\RAM_W~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\RAM_inst|altsyncram_component|auto_generated|rden_decode|w_anode211w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\arbiter_inst|memory_data_out [5]}),
	.portaaddr({\arbiter_inst|system_address [12],\arbiter_inst|system_address [11],\arbiter_inst|system_address [10],\arbiter_inst|system_address [9],\arbiter_inst|system_address [8],\arbiter_inst|system_address [7],\arbiter_inst|system_address [6],\arbiter_inst|system_address [5],
\arbiter_inst|system_address [4],\arbiter_inst|system_address [3],\arbiter_inst|system_address [2],\arbiter_inst|system_address [1],\arbiter_inst|system_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_n6f1:auto_generated|ALTSYNCRAM";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "single_port";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 20480;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 8;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X15_Y20_N0
cycloneive_ram_block \RAM_inst|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(\RAM_inst|altsyncram_component|auto_generated|decode3|w_anode186w [2]),
	.portare(\RAM_W~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\RAM_inst|altsyncram_component|auto_generated|rden_decode|w_anode225w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\arbiter_inst|memory_data_out [5]}),
	.portaaddr({\arbiter_inst|system_address [12],\arbiter_inst|system_address [11],\arbiter_inst|system_address [10],\arbiter_inst|system_address [9],\arbiter_inst|system_address [8],\arbiter_inst|system_address [7],\arbiter_inst|system_address [6],\arbiter_inst|system_address [5],
\arbiter_inst|system_address [4],\arbiter_inst|system_address [3],\arbiter_inst|system_address [2],\arbiter_inst|system_address [1],\arbiter_inst|system_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_inst|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_n6f1:auto_generated|ALTSYNCRAM";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "single_port";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 5;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 20480;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 8;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N4
cycloneive_lcell_comb \RAM_inst|altsyncram_component|auto_generated|mux2|result_node[5]~10 (
// Equation(s):
// \RAM_inst|altsyncram_component|auto_generated|mux2|result_node[5]~10_combout  = (!\RAM_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\RAM_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\RAM_inst|altsyncram_component|auto_generated|ram_block1a13~portadataout ))) # (!\RAM_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\RAM_inst|altsyncram_component|auto_generated|ram_block1a5~portadataout ))))

	.dataa(\RAM_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\RAM_inst|altsyncram_component|auto_generated|ram_block1a5~portadataout ),
	.datac(\RAM_inst|altsyncram_component|auto_generated|ram_block1a13~portadataout ),
	.datad(\RAM_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\RAM_inst|altsyncram_component|auto_generated|mux2|result_node[5]~10_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_inst|altsyncram_component|auto_generated|mux2|result_node[5]~10 .lut_mask = 16'h5044;
defparam \RAM_inst|altsyncram_component|auto_generated|mux2|result_node[5]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N16
cycloneive_lcell_comb \RAM_inst|altsyncram_component|auto_generated|mux2|result_node[5]~11 (
// Equation(s):
// \RAM_inst|altsyncram_component|auto_generated|mux2|result_node[5]~11_combout  = (\RAM_inst|altsyncram_component|auto_generated|mux2|result_node[5]~10_combout ) # ((\RAM_inst|altsyncram_component|auto_generated|ram_block1a21  & 
// \RAM_inst|altsyncram_component|auto_generated|address_reg_a [1]))

	.dataa(\RAM_inst|altsyncram_component|auto_generated|ram_block1a21 ),
	.datab(gnd),
	.datac(\RAM_inst|altsyncram_component|auto_generated|mux2|result_node[5]~10_combout ),
	.datad(\RAM_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\RAM_inst|altsyncram_component|auto_generated|mux2|result_node[5]~11_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_inst|altsyncram_component|auto_generated|mux2|result_node[5]~11 .lut_mask = 16'hFAF0;
defparam \RAM_inst|altsyncram_component|auto_generated|mux2|result_node[5]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y15_N19
dffeas \arbiter_inst|VDG_data_out[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\RAM_inst|altsyncram_component|auto_generated|mux2|result_node[5]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\multiHEX|frame_clk_inst|count [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arbiter_inst|VDG_data_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \arbiter_inst|VDG_data_out[5] .is_wysiwyg = "true";
defparam \arbiter_inst|VDG_data_out[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y17_N27
dffeas \VDG|DD_s[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\arbiter_inst|VDG_data_out [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VDG|DD_s[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|DD_s [5]),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|DD_s[5] .is_wysiwyg = "true";
defparam \VDG|DD_s[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y13_N23
dffeas \arbiter_inst|memory_data_out[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|Selector21~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\multiHEX|frame_clk_inst|count [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arbiter_inst|memory_data_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \arbiter_inst|memory_data_out[2] .is_wysiwyg = "true";
defparam \arbiter_inst|memory_data_out[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y15_N25
dffeas \arbiter_inst|memory_data_out[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|Selector20~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\multiHEX|frame_clk_inst|count [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arbiter_inst|memory_data_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \arbiter_inst|memory_data_out[3] .is_wysiwyg = "true";
defparam \arbiter_inst|memory_data_out[3] .power_up = "low";
// synopsys translate_on

// Location: M9K_X15_Y10_N0
cycloneive_ram_block \RAM_inst|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(\RAM_inst|altsyncram_component|auto_generated|decode3|w_anode173w[2]~0_combout ),
	.portare(\RAM_W~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\RAM_inst|altsyncram_component|auto_generated|rden_decode|w_anode211w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\arbiter_inst|memory_data_out [3]}),
	.portaaddr({\arbiter_inst|system_address [12],\arbiter_inst|system_address [11],\arbiter_inst|system_address [10],\arbiter_inst|system_address [9],\arbiter_inst|system_address [8],\arbiter_inst|system_address [7],\arbiter_inst|system_address [6],\arbiter_inst|system_address [5],
\arbiter_inst|system_address [4],\arbiter_inst|system_address [3],\arbiter_inst|system_address [2],\arbiter_inst|system_address [1],\arbiter_inst|system_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_n6f1:auto_generated|ALTSYNCRAM";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "single_port";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 20480;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 8;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X27_Y17_N0
cycloneive_ram_block \RAM_inst|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(\RAM_inst|altsyncram_component|auto_generated|decode3|w_anode186w [2]),
	.portare(\RAM_W~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\RAM_inst|altsyncram_component|auto_generated|rden_decode|w_anode225w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\arbiter_inst|memory_data_out [3]}),
	.portaaddr({\arbiter_inst|system_address [12],\arbiter_inst|system_address [11],\arbiter_inst|system_address [10],\arbiter_inst|system_address [9],\arbiter_inst|system_address [8],\arbiter_inst|system_address [7],\arbiter_inst|system_address [6],\arbiter_inst|system_address [5],
\arbiter_inst|system_address [4],\arbiter_inst|system_address [3],\arbiter_inst|system_address [2],\arbiter_inst|system_address [1],\arbiter_inst|system_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_n6f1:auto_generated|ALTSYNCRAM";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "single_port";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 3;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 20480;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 8;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N2
cycloneive_lcell_comb \RAM_inst|altsyncram_component|auto_generated|mux2|result_node[3]~6 (
// Equation(s):
// \RAM_inst|altsyncram_component|auto_generated|mux2|result_node[3]~6_combout  = (!\RAM_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\RAM_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\RAM_inst|altsyncram_component|auto_generated|ram_block1a11~portadataout ))) # (!\RAM_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\RAM_inst|altsyncram_component|auto_generated|ram_block1a3~portadataout ))))

	.dataa(\RAM_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\RAM_inst|altsyncram_component|auto_generated|ram_block1a3~portadataout ),
	.datac(\RAM_inst|altsyncram_component|auto_generated|ram_block1a11~portadataout ),
	.datad(\RAM_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\RAM_inst|altsyncram_component|auto_generated|mux2|result_node[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_inst|altsyncram_component|auto_generated|mux2|result_node[3]~6 .lut_mask = 16'h5044;
defparam \RAM_inst|altsyncram_component|auto_generated|mux2|result_node[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N0
cycloneive_lcell_comb \RAM_inst|altsyncram_component|auto_generated|mux2|result_node[3]~7 (
// Equation(s):
// \RAM_inst|altsyncram_component|auto_generated|mux2|result_node[3]~7_combout  = (\RAM_inst|altsyncram_component|auto_generated|mux2|result_node[3]~6_combout ) # ((\RAM_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// \RAM_inst|altsyncram_component|auto_generated|ram_block1a19 ))

	.dataa(\RAM_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(gnd),
	.datac(\RAM_inst|altsyncram_component|auto_generated|ram_block1a19 ),
	.datad(\RAM_inst|altsyncram_component|auto_generated|mux2|result_node[3]~6_combout ),
	.cin(gnd),
	.combout(\RAM_inst|altsyncram_component|auto_generated|mux2|result_node[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_inst|altsyncram_component|auto_generated|mux2|result_node[3]~7 .lut_mask = 16'hFFA0;
defparam \RAM_inst|altsyncram_component|auto_generated|mux2|result_node[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N14
cycloneive_lcell_comb \arbiter_inst|VDG_data_out[3]~feeder (
// Equation(s):
// \arbiter_inst|VDG_data_out[3]~feeder_combout  = \RAM_inst|altsyncram_component|auto_generated|mux2|result_node[3]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RAM_inst|altsyncram_component|auto_generated|mux2|result_node[3]~7_combout ),
	.cin(gnd),
	.combout(\arbiter_inst|VDG_data_out[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \arbiter_inst|VDG_data_out[3]~feeder .lut_mask = 16'hFF00;
defparam \arbiter_inst|VDG_data_out[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y15_N15
dffeas \arbiter_inst|VDG_data_out[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\arbiter_inst|VDG_data_out[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\multiHEX|frame_clk_inst|count [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arbiter_inst|VDG_data_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \arbiter_inst|VDG_data_out[3] .is_wysiwyg = "true";
defparam \arbiter_inst|VDG_data_out[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y17_N11
dffeas \VDG|DD_s[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\arbiter_inst|VDG_data_out [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VDG|DD_s[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|DD_s [3]),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|DD_s[3] .is_wysiwyg = "true";
defparam \VDG|DD_s[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y15_N29
dffeas \arbiter_inst|memory_data_out[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|Selector22~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\multiHEX|frame_clk_inst|count [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arbiter_inst|memory_data_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \arbiter_inst|memory_data_out[1] .is_wysiwyg = "true";
defparam \arbiter_inst|memory_data_out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N28
cycloneive_lcell_comb \arbiter_inst|memory_data_out[7]~feeder (
// Equation(s):
// \arbiter_inst|memory_data_out[7]~feeder_combout  = \CPU0|cpu01_inst|Selector16~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|cpu01_inst|Selector16~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\arbiter_inst|memory_data_out[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \arbiter_inst|memory_data_out[7]~feeder .lut_mask = 16'hF0F0;
defparam \arbiter_inst|memory_data_out[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y13_N29
dffeas \arbiter_inst|memory_data_out[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\arbiter_inst|memory_data_out[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\multiHEX|frame_clk_inst|count [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arbiter_inst|memory_data_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \arbiter_inst|memory_data_out[7] .is_wysiwyg = "true";
defparam \arbiter_inst|memory_data_out[7] .power_up = "low";
// synopsys translate_on

// Location: M9K_X27_Y15_N0
cycloneive_ram_block \RAM_inst|altsyncram_component|auto_generated|ram_block1a17 (
	.portawe(\RAM_inst|altsyncram_component|auto_generated|decode3|w_anode194w[2]~0_combout ),
	.portare(\RAM_W~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\RAM_inst|altsyncram_component|auto_generated|decode3|w_anode194w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\arbiter_inst|memory_data_out [7],\arbiter_inst|memory_data_out [1]}),
	.portaaddr({\arbiter_inst|system_address [11],\arbiter_inst|system_address [10],\arbiter_inst|system_address [9],\arbiter_inst|system_address [8],\arbiter_inst|system_address [7],\arbiter_inst|system_address [6],\arbiter_inst|system_address [5],\arbiter_inst|system_address [4],
\arbiter_inst|system_address [3],\arbiter_inst|system_address [2],\arbiter_inst|system_address [1],\arbiter_inst|system_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_inst|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a17 .logical_ram_name = "RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_n6f1:auto_generated|ALTSYNCRAM";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a17 .operation_mode = "single_port";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_width = 12;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_width = 2;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_bit_number = 1;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_last_address = 4095;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 20480;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_width = 8;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_width = 12;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_width = 2;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a17 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X27_Y11_N0
cycloneive_ram_block \RAM_inst|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(\RAM_inst|altsyncram_component|auto_generated|decode3|w_anode186w [2]),
	.portare(\RAM_W~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\RAM_inst|altsyncram_component|auto_generated|rden_decode|w_anode225w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\arbiter_inst|memory_data_out [7]}),
	.portaaddr({\arbiter_inst|system_address [12],\arbiter_inst|system_address [11],\arbiter_inst|system_address [10],\arbiter_inst|system_address [9],\arbiter_inst|system_address [8],\arbiter_inst|system_address [7],\arbiter_inst|system_address [6],\arbiter_inst|system_address [5],
\arbiter_inst|system_address [4],\arbiter_inst|system_address [3],\arbiter_inst|system_address [2],\arbiter_inst|system_address [1],\arbiter_inst|system_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_inst|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_n6f1:auto_generated|ALTSYNCRAM";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "single_port";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 7;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 20480;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 8;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N0
cycloneive_lcell_comb \RAM_inst|altsyncram_component|auto_generated|mux2|result_node[7]~0 (
// Equation(s):
// \RAM_inst|altsyncram_component|auto_generated|mux2|result_node[7]~0_combout  = (!\RAM_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\RAM_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\RAM_inst|altsyncram_component|auto_generated|ram_block1a15~portadataout ))) # (!\RAM_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\RAM_inst|altsyncram_component|auto_generated|ram_block1a7~portadataout ))))

	.dataa(\RAM_inst|altsyncram_component|auto_generated|ram_block1a7~portadataout ),
	.datab(\RAM_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\RAM_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\RAM_inst|altsyncram_component|auto_generated|ram_block1a15~portadataout ),
	.cin(gnd),
	.combout(\RAM_inst|altsyncram_component|auto_generated|mux2|result_node[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_inst|altsyncram_component|auto_generated|mux2|result_node[7]~0 .lut_mask = 16'h0E02;
defparam \RAM_inst|altsyncram_component|auto_generated|mux2|result_node[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N26
cycloneive_lcell_comb \RAM_inst|altsyncram_component|auto_generated|mux2|result_node[7]~1 (
// Equation(s):
// \RAM_inst|altsyncram_component|auto_generated|mux2|result_node[7]~1_combout  = (\RAM_inst|altsyncram_component|auto_generated|mux2|result_node[7]~0_combout ) # ((\RAM_inst|altsyncram_component|auto_generated|ram_block1a23  & 
// \RAM_inst|altsyncram_component|auto_generated|address_reg_a [1]))

	.dataa(gnd),
	.datab(\RAM_inst|altsyncram_component|auto_generated|ram_block1a23 ),
	.datac(\RAM_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\RAM_inst|altsyncram_component|auto_generated|mux2|result_node[7]~0_combout ),
	.cin(gnd),
	.combout(\RAM_inst|altsyncram_component|auto_generated|mux2|result_node[7]~1_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_inst|altsyncram_component|auto_generated|mux2|result_node[7]~1 .lut_mask = 16'hFFC0;
defparam \RAM_inst|altsyncram_component|auto_generated|mux2|result_node[7]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N8
cycloneive_lcell_comb \arbiter_inst|VDG_data_out[7]~feeder (
// Equation(s):
// \arbiter_inst|VDG_data_out[7]~feeder_combout  = \RAM_inst|altsyncram_component|auto_generated|mux2|result_node[7]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RAM_inst|altsyncram_component|auto_generated|mux2|result_node[7]~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\arbiter_inst|VDG_data_out[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \arbiter_inst|VDG_data_out[7]~feeder .lut_mask = 16'hF0F0;
defparam \arbiter_inst|VDG_data_out[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y15_N9
dffeas \arbiter_inst|VDG_data_out[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\arbiter_inst|VDG_data_out[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\multiHEX|frame_clk_inst|count [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arbiter_inst|VDG_data_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \arbiter_inst|VDG_data_out[7] .is_wysiwyg = "true";
defparam \arbiter_inst|VDG_data_out[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y17_N25
dffeas \VDG|SA_s (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\arbiter_inst|VDG_data_out [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VDG|DD_s[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|SA_s~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|SA_s .is_wysiwyg = "true";
defparam \VDG|SA_s .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N24
cycloneive_lcell_comb \VDG|Mux1~0 (
// Equation(s):
// \VDG|Mux1~0_combout  = (\VDG|col_count [1] & (((\VDG|col_count [2])))) # (!\VDG|col_count [1] & ((\VDG|col_count [2] & (!\VDG|DD_s [3])) # (!\VDG|col_count [2] & ((!\VDG|SA_s~q )))))

	.dataa(\VDG|col_count [1]),
	.datab(\VDG|DD_s [3]),
	.datac(\VDG|SA_s~q ),
	.datad(\VDG|col_count [2]),
	.cin(gnd),
	.combout(\VDG|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|Mux1~0 .lut_mask = 16'hBB05;
defparam \VDG|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N26
cycloneive_lcell_comb \VDG|Mux1~1 (
// Equation(s):
// \VDG|Mux1~1_combout  = (\VDG|col_count [1] & ((\VDG|Mux1~0_combout  & (!\VDG|DD_s [1])) # (!\VDG|Mux1~0_combout  & ((!\VDG|DD_s [5]))))) # (!\VDG|col_count [1] & (((\VDG|Mux1~0_combout ))))

	.dataa(\VDG|DD_s [1]),
	.datab(\VDG|col_count [1]),
	.datac(\VDG|DD_s [5]),
	.datad(\VDG|Mux1~0_combout ),
	.cin(gnd),
	.combout(\VDG|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|Mux1~1 .lut_mask = 16'h770C;
defparam \VDG|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X27_Y18_N0
cycloneive_ram_block \RAM_inst|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(\RAM_inst|altsyncram_component|auto_generated|decode3|w_anode186w [2]),
	.portare(\RAM_W~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\RAM_inst|altsyncram_component|auto_generated|rden_decode|w_anode225w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\arbiter_inst|memory_data_out [1]}),
	.portaaddr({\arbiter_inst|system_address [12],\arbiter_inst|system_address [11],\arbiter_inst|system_address [10],\arbiter_inst|system_address [9],\arbiter_inst|system_address [8],\arbiter_inst|system_address [7],\arbiter_inst|system_address [6],\arbiter_inst|system_address [5],
\arbiter_inst|system_address [4],\arbiter_inst|system_address [3],\arbiter_inst|system_address [2],\arbiter_inst|system_address [1],\arbiter_inst|system_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_n6f1:auto_generated|ALTSYNCRAM";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "single_port";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 1;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 20480;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 8;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X15_Y15_N0
cycloneive_ram_block \RAM_inst|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(\RAM_inst|altsyncram_component|auto_generated|decode3|w_anode173w[2]~0_combout ),
	.portare(\RAM_W~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\RAM_inst|altsyncram_component|auto_generated|rden_decode|w_anode211w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\arbiter_inst|memory_data_out [1]}),
	.portaaddr({\arbiter_inst|system_address [12],\arbiter_inst|system_address [11],\arbiter_inst|system_address [10],\arbiter_inst|system_address [9],\arbiter_inst|system_address [8],\arbiter_inst|system_address [7],\arbiter_inst|system_address [6],\arbiter_inst|system_address [5],
\arbiter_inst|system_address [4],\arbiter_inst|system_address [3],\arbiter_inst|system_address [2],\arbiter_inst|system_address [1],\arbiter_inst|system_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_n6f1:auto_generated|ALTSYNCRAM";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "single_port";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 20480;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 8;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N2
cycloneive_lcell_comb \RAM_inst|altsyncram_component|auto_generated|mux2|result_node[1]~2 (
// Equation(s):
// \RAM_inst|altsyncram_component|auto_generated|mux2|result_node[1]~2_combout  = (!\RAM_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\RAM_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\RAM_inst|altsyncram_component|auto_generated|ram_block1a9~portadataout )) # (!\RAM_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\RAM_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout )))))

	.dataa(\RAM_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\RAM_inst|altsyncram_component|auto_generated|ram_block1a9~portadataout ),
	.datac(\RAM_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\RAM_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout ),
	.cin(gnd),
	.combout(\RAM_inst|altsyncram_component|auto_generated|mux2|result_node[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_inst|altsyncram_component|auto_generated|mux2|result_node[1]~2 .lut_mask = 16'h4540;
defparam \RAM_inst|altsyncram_component|auto_generated|mux2|result_node[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N6
cycloneive_lcell_comb \RAM_inst|altsyncram_component|auto_generated|mux2|result_node[1]~3 (
// Equation(s):
// \RAM_inst|altsyncram_component|auto_generated|mux2|result_node[1]~3_combout  = (\RAM_inst|altsyncram_component|auto_generated|mux2|result_node[1]~2_combout ) # ((\RAM_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// \RAM_inst|altsyncram_component|auto_generated|ram_block1a17~portadataout ))

	.dataa(\RAM_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(gnd),
	.datac(\RAM_inst|altsyncram_component|auto_generated|ram_block1a17~portadataout ),
	.datad(\RAM_inst|altsyncram_component|auto_generated|mux2|result_node[1]~2_combout ),
	.cin(gnd),
	.combout(\RAM_inst|altsyncram_component|auto_generated|mux2|result_node[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_inst|altsyncram_component|auto_generated|mux2|result_node[1]~3 .lut_mask = 16'hFFA0;
defparam \RAM_inst|altsyncram_component|auto_generated|mux2|result_node[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N10
cycloneive_lcell_comb \arbiter_inst|VDG_data_out[1]~feeder (
// Equation(s):
// \arbiter_inst|VDG_data_out[1]~feeder_combout  = \RAM_inst|altsyncram_component|auto_generated|mux2|result_node[1]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RAM_inst|altsyncram_component|auto_generated|mux2|result_node[1]~3_combout ),
	.cin(gnd),
	.combout(\arbiter_inst|VDG_data_out[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \arbiter_inst|VDG_data_out[1]~feeder .lut_mask = 16'hFF00;
defparam \arbiter_inst|VDG_data_out[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y15_N11
dffeas \arbiter_inst|VDG_data_out[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\arbiter_inst|VDG_data_out[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\multiHEX|frame_clk_inst|count [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arbiter_inst|VDG_data_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \arbiter_inst|VDG_data_out[1] .is_wysiwyg = "true";
defparam \arbiter_inst|VDG_data_out[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y17_N3
dffeas \VDG|DD_s[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\arbiter_inst|VDG_data_out [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VDG|DD_s[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|DD_s [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|DD_s[1] .is_wysiwyg = "true";
defparam \VDG|DD_s[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N2
cycloneive_lcell_comb \VDG|cell_line~6 (
// Equation(s):
// \VDG|cell_line~6_combout  = (!\reset~q  & (\VDG|active_area~q  & !\VDG|cell_line [0]))

	.dataa(\reset~q ),
	.datab(\VDG|active_area~q ),
	.datac(\VDG|cell_line [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\VDG|cell_line~6_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|cell_line~6 .lut_mask = 16'h0404;
defparam \VDG|cell_line~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y17_N3
dffeas \VDG|cell_line[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\VDG|cell_line~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VDG|cell_line[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|cell_line [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|cell_line[0] .is_wysiwyg = "true";
defparam \VDG|cell_line[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N28
cycloneive_lcell_comb \VDG|cell_line~4 (
// Equation(s):
// \VDG|cell_line~4_combout  = (\VDG|Equal16~0_combout  & (!\VDG|col_count[3]~8_combout  & (\VDG|cell_line [0] $ (\VDG|cell_line [1]))))

	.dataa(\VDG|Equal16~0_combout ),
	.datab(\VDG|cell_line [0]),
	.datac(\VDG|cell_line [1]),
	.datad(\VDG|col_count[3]~8_combout ),
	.cin(gnd),
	.combout(\VDG|cell_line~4_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|cell_line~4 .lut_mask = 16'h0028;
defparam \VDG|cell_line~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y17_N29
dffeas \VDG|cell_line[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\VDG|cell_line~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VDG|cell_line[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|cell_line [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|cell_line[1] .is_wysiwyg = "true";
defparam \VDG|cell_line[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N4
cycloneive_lcell_comb \VDG|Add7~0 (
// Equation(s):
// \VDG|Add7~0_combout  = (\VDG|cell_line [1] & \VDG|cell_line [0])

	.dataa(gnd),
	.datab(\VDG|cell_line [1]),
	.datac(gnd),
	.datad(\VDG|cell_line [0]),
	.cin(gnd),
	.combout(\VDG|Add7~0_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|Add7~0 .lut_mask = 16'hCC00;
defparam \VDG|Add7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N30
cycloneive_lcell_comb \VDG|cell_line~5 (
// Equation(s):
// \VDG|cell_line~5_combout  = (\VDG|Equal16~0_combout  & (!\VDG|col_count[3]~8_combout  & (\VDG|Add7~0_combout  $ (\VDG|cell_line [2]))))

	.dataa(\VDG|Equal16~0_combout ),
	.datab(\VDG|Add7~0_combout ),
	.datac(\VDG|cell_line [2]),
	.datad(\VDG|col_count[3]~8_combout ),
	.cin(gnd),
	.combout(\VDG|cell_line~5_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|cell_line~5 .lut_mask = 16'h0028;
defparam \VDG|cell_line~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y17_N31
dffeas \VDG|cell_line[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\VDG|cell_line~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VDG|cell_line[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|cell_line [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|cell_line[2] .is_wysiwyg = "true";
defparam \VDG|cell_line[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N24
cycloneive_lcell_comb \VDG|cell_line~0 (
// Equation(s):
// \VDG|cell_line~0_combout  = (!\VDG|col_count[3]~8_combout  & ((\VDG|cell_line [3] & ((!\VDG|Add7~0_combout ))) # (!\VDG|cell_line [3] & (\VDG|cell_line [2] & \VDG|Add7~0_combout ))))

	.dataa(\VDG|col_count[3]~8_combout ),
	.datab(\VDG|cell_line [2]),
	.datac(\VDG|cell_line [3]),
	.datad(\VDG|Add7~0_combout ),
	.cin(gnd),
	.combout(\VDG|cell_line~0_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|cell_line~0 .lut_mask = 16'h0450;
defparam \VDG|cell_line~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y17_N25
dffeas \VDG|cell_line[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\VDG|cell_line~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VDG|cell_line[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|cell_line [3]),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|cell_line[3] .is_wysiwyg = "true";
defparam \VDG|cell_line[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N0
cycloneive_lcell_comb \VDG|H4 (
// Equation(s):
// \VDG|H4~combout  = (\VDG|cell_line [3]) # ((\VDG|cell_line [1] & \VDG|cell_line [2]))

	.dataa(gnd),
	.datab(\VDG|cell_line [1]),
	.datac(\VDG|cell_line [2]),
	.datad(\VDG|cell_line [3]),
	.cin(gnd),
	.combout(\VDG|H4~combout ),
	.cout());
// synopsys translate_off
defparam \VDG|H4 .lut_mask = 16'hFFC0;
defparam \VDG|H4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N2
cycloneive_lcell_comb \VDG|E4~1 (
// Equation(s):
// \VDG|E4~1_combout  = (\VDG|E4~0_combout  & ((\VDG|DD_s [0]) # ((!\VDG|H4~combout )))) # (!\VDG|E4~0_combout  & (((\VDG|DD_s [1] & \VDG|H4~combout ))))

	.dataa(\VDG|E4~0_combout ),
	.datab(\VDG|DD_s [0]),
	.datac(\VDG|DD_s [1]),
	.datad(\VDG|H4~combout ),
	.cin(gnd),
	.combout(\VDG|E4~1_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|E4~1 .lut_mask = 16'hD8AA;
defparam \VDG|E4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X27_Y9_N0
cycloneive_ram_block \RAM_inst|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(\RAM_inst|altsyncram_component|auto_generated|decode3|w_anode173w[2]~0_combout ),
	.portare(\RAM_W~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\RAM_inst|altsyncram_component|auto_generated|rden_decode|w_anode211w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\arbiter_inst|memory_data_out [2]}),
	.portaaddr({\arbiter_inst|system_address [12],\arbiter_inst|system_address [11],\arbiter_inst|system_address [10],\arbiter_inst|system_address [9],\arbiter_inst|system_address [8],\arbiter_inst|system_address [7],\arbiter_inst|system_address [6],\arbiter_inst|system_address [5],
\arbiter_inst|system_address [4],\arbiter_inst|system_address [3],\arbiter_inst|system_address [2],\arbiter_inst|system_address [1],\arbiter_inst|system_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_n6f1:auto_generated|ALTSYNCRAM";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "single_port";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 20480;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 8;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N28
cycloneive_lcell_comb \RAM_inst|altsyncram_component|auto_generated|mux2|result_node[2]~4 (
// Equation(s):
// \RAM_inst|altsyncram_component|auto_generated|mux2|result_node[2]~4_combout  = (!\RAM_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\RAM_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\RAM_inst|altsyncram_component|auto_generated|ram_block1a10~portadataout )) # (!\RAM_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\RAM_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout )))))

	.dataa(\RAM_inst|altsyncram_component|auto_generated|ram_block1a10~portadataout ),
	.datab(\RAM_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout ),
	.datac(\RAM_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\RAM_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\RAM_inst|altsyncram_component|auto_generated|mux2|result_node[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_inst|altsyncram_component|auto_generated|mux2|result_node[2]~4 .lut_mask = 16'h00AC;
defparam \RAM_inst|altsyncram_component|auto_generated|mux2|result_node[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N20
cycloneive_lcell_comb \RAM_inst|altsyncram_component|auto_generated|mux2|result_node[2]~5 (
// Equation(s):
// \RAM_inst|altsyncram_component|auto_generated|mux2|result_node[2]~5_combout  = (\RAM_inst|altsyncram_component|auto_generated|mux2|result_node[2]~4_combout ) # ((\RAM_inst|altsyncram_component|auto_generated|ram_block1a18~portadataout  & 
// \RAM_inst|altsyncram_component|auto_generated|address_reg_a [1]))

	.dataa(\RAM_inst|altsyncram_component|auto_generated|ram_block1a18~portadataout ),
	.datab(gnd),
	.datac(\RAM_inst|altsyncram_component|auto_generated|mux2|result_node[2]~4_combout ),
	.datad(\RAM_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\RAM_inst|altsyncram_component|auto_generated|mux2|result_node[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_inst|altsyncram_component|auto_generated|mux2|result_node[2]~5 .lut_mask = 16'hFAF0;
defparam \RAM_inst|altsyncram_component|auto_generated|mux2|result_node[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N12
cycloneive_lcell_comb \arbiter_inst|VDG_data_out[2]~feeder (
// Equation(s):
// \arbiter_inst|VDG_data_out[2]~feeder_combout  = \RAM_inst|altsyncram_component|auto_generated|mux2|result_node[2]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RAM_inst|altsyncram_component|auto_generated|mux2|result_node[2]~5_combout ),
	.cin(gnd),
	.combout(\arbiter_inst|VDG_data_out[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \arbiter_inst|VDG_data_out[2]~feeder .lut_mask = 16'hFF00;
defparam \arbiter_inst|VDG_data_out[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y15_N13
dffeas \arbiter_inst|VDG_data_out[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\arbiter_inst|VDG_data_out[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\multiHEX|frame_clk_inst|count [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arbiter_inst|VDG_data_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \arbiter_inst|VDG_data_out[2] .is_wysiwyg = "true";
defparam \arbiter_inst|VDG_data_out[2] .power_up = "low";
// synopsys translate_on

// Location: M9K_X27_Y10_N0
cycloneive_ram_block \RAM_inst|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(\RAM_inst|altsyncram_component|auto_generated|decode3|w_anode173w[2]~0_combout ),
	.portare(\RAM_W~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\RAM_inst|altsyncram_component|auto_generated|rden_decode|w_anode211w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\arbiter_inst|memory_data_out [4]}),
	.portaaddr({\arbiter_inst|system_address [12],\arbiter_inst|system_address [11],\arbiter_inst|system_address [10],\arbiter_inst|system_address [9],\arbiter_inst|system_address [8],\arbiter_inst|system_address [7],\arbiter_inst|system_address [6],\arbiter_inst|system_address [5],
\arbiter_inst|system_address [4],\arbiter_inst|system_address [3],\arbiter_inst|system_address [2],\arbiter_inst|system_address [1],\arbiter_inst|system_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_n6f1:auto_generated|ALTSYNCRAM";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "single_port";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 20480;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X15_Y12_N0
cycloneive_ram_block \RAM_inst|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(\RAM_inst|altsyncram_component|auto_generated|decode3|w_anode186w [2]),
	.portare(\RAM_W~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\RAM_inst|altsyncram_component|auto_generated|rden_decode|w_anode225w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\arbiter_inst|memory_data_out [4]}),
	.portaaddr({\arbiter_inst|system_address [12],\arbiter_inst|system_address [11],\arbiter_inst|system_address [10],\arbiter_inst|system_address [9],\arbiter_inst|system_address [8],\arbiter_inst|system_address [7],\arbiter_inst|system_address [6],\arbiter_inst|system_address [5],
\arbiter_inst|system_address [4],\arbiter_inst|system_address [3],\arbiter_inst|system_address [2],\arbiter_inst|system_address [1],\arbiter_inst|system_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_n6f1:auto_generated|ALTSYNCRAM";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "single_port";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 4;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 20480;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 8;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \RAM_inst|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N22
cycloneive_lcell_comb \RAM_inst|altsyncram_component|auto_generated|mux2|result_node[4]~12 (
// Equation(s):
// \RAM_inst|altsyncram_component|auto_generated|mux2|result_node[4]~12_combout  = (!\RAM_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\RAM_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\RAM_inst|altsyncram_component|auto_generated|ram_block1a12~portadataout ))) # (!\RAM_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\RAM_inst|altsyncram_component|auto_generated|ram_block1a4~portadataout ))))

	.dataa(\RAM_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\RAM_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\RAM_inst|altsyncram_component|auto_generated|ram_block1a4~portadataout ),
	.datad(\RAM_inst|altsyncram_component|auto_generated|ram_block1a12~portadataout ),
	.cin(gnd),
	.combout(\RAM_inst|altsyncram_component|auto_generated|mux2|result_node[4]~12_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_inst|altsyncram_component|auto_generated|mux2|result_node[4]~12 .lut_mask = 16'h5410;
defparam \RAM_inst|altsyncram_component|auto_generated|mux2|result_node[4]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N12
cycloneive_lcell_comb \RAM_inst|altsyncram_component|auto_generated|mux2|result_node[4]~13 (
// Equation(s):
// \RAM_inst|altsyncram_component|auto_generated|mux2|result_node[4]~13_combout  = (\RAM_inst|altsyncram_component|auto_generated|mux2|result_node[4]~12_combout ) # ((\RAM_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// \RAM_inst|altsyncram_component|auto_generated|ram_block1a20~portadataout ))

	.dataa(\RAM_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(gnd),
	.datac(\RAM_inst|altsyncram_component|auto_generated|mux2|result_node[4]~12_combout ),
	.datad(\RAM_inst|altsyncram_component|auto_generated|ram_block1a20~portadataout ),
	.cin(gnd),
	.combout(\RAM_inst|altsyncram_component|auto_generated|mux2|result_node[4]~13_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_inst|altsyncram_component|auto_generated|mux2|result_node[4]~13 .lut_mask = 16'hFAF0;
defparam \RAM_inst|altsyncram_component|auto_generated|mux2|result_node[4]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N4
cycloneive_lcell_comb \arbiter_inst|VDG_data_out[4]~feeder (
// Equation(s):
// \arbiter_inst|VDG_data_out[4]~feeder_combout  = \RAM_inst|altsyncram_component|auto_generated|mux2|result_node[4]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RAM_inst|altsyncram_component|auto_generated|mux2|result_node[4]~13_combout ),
	.cin(gnd),
	.combout(\arbiter_inst|VDG_data_out[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \arbiter_inst|VDG_data_out[4]~feeder .lut_mask = 16'hFF00;
defparam \arbiter_inst|VDG_data_out[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y15_N5
dffeas \arbiter_inst|VDG_data_out[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\arbiter_inst|VDG_data_out[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\multiHEX|frame_clk_inst|count [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arbiter_inst|VDG_data_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \arbiter_inst|VDG_data_out[4] .is_wysiwyg = "true";
defparam \arbiter_inst|VDG_data_out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N18
cycloneive_lcell_comb \arbiter_inst|VDG_data_out[5]~_wirecell (
// Equation(s):
// \arbiter_inst|VDG_data_out[5]~_wirecell_combout  = !\arbiter_inst|VDG_data_out [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(\arbiter_inst|VDG_data_out [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\arbiter_inst|VDG_data_out[5]~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \arbiter_inst|VDG_data_out[5]~_wirecell .lut_mask = 16'h0F0F;
defparam \arbiter_inst|VDG_data_out[5]~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N26
cycloneive_lcell_comb \VDG|Mux0~0 (
// Equation(s):
// \VDG|Mux0~0_combout  = (\VDG|col_count [0] & (((\VDG|col_count [1])))) # (!\VDG|col_count [0] & ((\VDG|col_count [1] & ((\VDG|MCM_data_s [5]))) # (!\VDG|col_count [1] & (\VDG|MCM_data_s [7]))))

	.dataa(\VDG|MCM_data_s [7]),
	.datab(\VDG|MCM_data_s [5]),
	.datac(\VDG|col_count [0]),
	.datad(\VDG|col_count [1]),
	.cin(gnd),
	.combout(\VDG|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|Mux0~0 .lut_mask = 16'hFC0A;
defparam \VDG|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N4
cycloneive_lcell_comb \VDG|Mux0~1 (
// Equation(s):
// \VDG|Mux0~1_combout  = (\VDG|col_count [0] & ((\VDG|Mux0~0_combout  & (\VDG|MCM_data_s [4])) # (!\VDG|Mux0~0_combout  & ((\VDG|MCM_data_s [6]))))) # (!\VDG|col_count [0] & (((\VDG|Mux0~0_combout ))))

	.dataa(\VDG|MCM_data_s [4]),
	.datab(\VDG|col_count [0]),
	.datac(\VDG|Mux0~0_combout ),
	.datad(\VDG|MCM_data_s [6]),
	.cin(gnd),
	.combout(\VDG|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|Mux0~1 .lut_mask = 16'hBCB0;
defparam \VDG|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N14
cycloneive_lcell_comb \VDG|Mux0~2 (
// Equation(s):
// \VDG|Mux0~2_combout  = (\VDG|col_count [0] & (((\VDG|col_count [1])))) # (!\VDG|col_count [0] & ((\VDG|col_count [1] & (\VDG|MCM_data_s [1])) # (!\VDG|col_count [1] & ((\VDG|MCM_data_s [3])))))

	.dataa(\VDG|MCM_data_s [1]),
	.datab(\VDG|MCM_data_s [3]),
	.datac(\VDG|col_count [0]),
	.datad(\VDG|col_count [1]),
	.cin(gnd),
	.combout(\VDG|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|Mux0~2 .lut_mask = 16'hFA0C;
defparam \VDG|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N16
cycloneive_lcell_comb \VDG|Mux0~3 (
// Equation(s):
// \VDG|Mux0~3_combout  = (\VDG|col_count [0] & ((\VDG|Mux0~2_combout  & (\VDG|MCM_data_s [0])) # (!\VDG|Mux0~2_combout  & ((\VDG|MCM_data_s [2]))))) # (!\VDG|col_count [0] & (((\VDG|Mux0~2_combout ))))

	.dataa(\VDG|MCM_data_s [0]),
	.datab(\VDG|col_count [0]),
	.datac(\VDG|Mux0~2_combout ),
	.datad(\VDG|MCM_data_s [2]),
	.cin(gnd),
	.combout(\VDG|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|Mux0~3 .lut_mask = 16'hBCB0;
defparam \VDG|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N18
cycloneive_lcell_comb \VDG|next_G~1 (
// Equation(s):
// \VDG|next_G~1_combout  = \VDG|INV_s~q  $ (((\VDG|col_count [2] & ((\VDG|Mux0~3_combout ))) # (!\VDG|col_count [2] & (\VDG|Mux0~1_combout ))))

	.dataa(\VDG|col_count [2]),
	.datab(\VDG|Mux0~1_combout ),
	.datac(\VDG|INV_s~q ),
	.datad(\VDG|Mux0~3_combout ),
	.cin(gnd),
	.combout(\VDG|next_G~1_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|next_G~1 .lut_mask = 16'h1EB4;
defparam \VDG|next_G~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N20
cycloneive_lcell_comb \VDG|next_G~2 (
// Equation(s):
// \VDG|next_G~2_combout  = (\VDG|SA_s~q  & (\VDG|next_G~0_combout  & (\VDG|E4~1_combout ))) # (!\VDG|SA_s~q  & (((\VDG|next_G~1_combout ))))

	.dataa(\VDG|next_G~0_combout ),
	.datab(\VDG|E4~1_combout ),
	.datac(\VDG|next_G~1_combout ),
	.datad(\VDG|SA_s~q ),
	.cin(gnd),
	.combout(\VDG|next_G~2_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|next_G~2 .lut_mask = 16'h88F0;
defparam \VDG|next_G~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N10
cycloneive_lcell_comb \VDG|next_G~3 (
// Equation(s):
// \VDG|next_G~3_combout  = (\VDG|active_area_s~q  & ((\VDG|AG_s~q  & (\VDG|Mux1~1_combout )) # (!\VDG|AG_s~q  & ((\VDG|next_G~2_combout )))))

	.dataa(\VDG|active_area_s~q ),
	.datab(\VDG|Mux1~1_combout ),
	.datac(\VDG|AG_s~q ),
	.datad(\VDG|next_G~2_combout ),
	.cin(gnd),
	.combout(\VDG|next_G~3_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|next_G~3 .lut_mask = 16'h8A80;
defparam \VDG|next_G~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y17_N11
dffeas \VDG|G (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\VDG|next_G~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|G~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|G .is_wysiwyg = "true";
defparam \VDG|G .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y17_N7
dffeas \VDG|DD_s[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\arbiter_inst|VDG_data_out [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VDG|DD_s[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|DD_s [4]),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|DD_s[4] .is_wysiwyg = "true";
defparam \VDG|DD_s[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N8
cycloneive_lcell_comb \VDG|next_B~2 (
// Equation(s):
// \VDG|next_B~2_combout  = (\VDG|DD_s [5] & (!\VDG|DD_s [4])) # (!\VDG|DD_s [5] & ((\VDG|INV_s~q )))

	.dataa(\VDG|DD_s [5]),
	.datab(gnd),
	.datac(\VDG|DD_s [4]),
	.datad(\VDG|INV_s~q ),
	.cin(gnd),
	.combout(\VDG|next_B~2_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|next_B~2 .lut_mask = 16'h5F0A;
defparam \VDG|next_B~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N12
cycloneive_lcell_comb \VDG|next_B~0 (
// Equation(s):
// \VDG|next_B~0_combout  = (\VDG|E4~1_combout  & (!\VDG|AG_s~q  & \VDG|SA_s~q ))

	.dataa(gnd),
	.datab(\VDG|E4~1_combout ),
	.datac(\VDG|AG_s~q ),
	.datad(\VDG|SA_s~q ),
	.cin(gnd),
	.combout(\VDG|next_B~0_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|next_B~0 .lut_mask = 16'h0C00;
defparam \VDG|next_B~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N4
cycloneive_lcell_comb \VDG|next_B~3 (
// Equation(s):
// \VDG|next_B~3_combout  = (\VDG|active_area_s~q  & ((\VDG|next_B~1_combout ) # ((\VDG|next_B~2_combout  & \VDG|next_B~0_combout ))))

	.dataa(\VDG|next_B~1_combout ),
	.datab(\VDG|active_area_s~q ),
	.datac(\VDG|next_B~2_combout ),
	.datad(\VDG|next_B~0_combout ),
	.cin(gnd),
	.combout(\VDG|next_B~3_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|next_B~3 .lut_mask = 16'hC888;
defparam \VDG|next_B~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y17_N5
dffeas \VDG|B (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\VDG|next_B~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|B~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|B .is_wysiwyg = "true";
defparam \VDG|B .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N14
cycloneive_lcell_comb \VDG|always1~0 (
// Equation(s):
// \VDG|always1~0_combout  = ((\VDG|pixel_count [6] & (\VDG|pixel_count [4] & \VDG|pixel_count [5])) # (!\VDG|pixel_count [6] & (!\VDG|pixel_count [4] & !\VDG|pixel_count [5]))) # (!\VDG|pixel_count [7])

	.dataa(\VDG|pixel_count [6]),
	.datab(\VDG|pixel_count [7]),
	.datac(\VDG|pixel_count [4]),
	.datad(\VDG|pixel_count [5]),
	.cin(gnd),
	.combout(\VDG|always1~0_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|always1~0 .lut_mask = 16'hB337;
defparam \VDG|always1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N30
cycloneive_lcell_comb \VDG|pixel_count[9]~29 (
// Equation(s):
// \VDG|pixel_count[9]~29_combout  = \VDG|pixel_count [9] $ (\VDG|pixel_count[8]~28 )

	.dataa(\VDG|pixel_count [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\VDG|pixel_count[8]~28 ),
	.combout(\VDG|pixel_count[9]~29_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|pixel_count[9]~29 .lut_mask = 16'h5A5A;
defparam \VDG|pixel_count[9]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y17_N31
dffeas \VDG|pixel_count[9] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\VDG|pixel_count[9]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VDG|pixel_count[3]~20_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|pixel_count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|pixel_count[9] .is_wysiwyg = "true";
defparam \VDG|pixel_count[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N4
cycloneive_lcell_comb \VDG|always1~1 (
// Equation(s):
// \VDG|always1~1_combout  = (\VDG|always1~0_combout ) # ((\VDG|pixel_count [8]) # (!\VDG|pixel_count [9]))

	.dataa(gnd),
	.datab(\VDG|always1~0_combout ),
	.datac(\VDG|pixel_count [9]),
	.datad(\VDG|pixel_count [8]),
	.cin(gnd),
	.combout(\VDG|always1~1_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|always1~1 .lut_mask = 16'hFFCF;
defparam \VDG|always1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y17_N5
dffeas \VDG|HSYNC (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\VDG|always1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|HSYNC~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|HSYNC .is_wysiwyg = "true";
defparam \VDG|HSYNC .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N0
cycloneive_lcell_comb \VDG|always1~3 (
// Equation(s):
// \VDG|always1~3_combout  = ((!\VDG|Equal8~1_combout ) # (!\VDG|line_count [3])) # (!\VDG|always1~2_combout )

	.dataa(\VDG|always1~2_combout ),
	.datab(\VDG|line_count [3]),
	.datac(gnd),
	.datad(\VDG|Equal8~1_combout ),
	.cin(gnd),
	.combout(\VDG|always1~3_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|always1~3 .lut_mask = 16'h77FF;
defparam \VDG|always1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y17_N1
dffeas \VDG|VSYNC (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\VDG|always1~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|VSYNC~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|VSYNC .is_wysiwyg = "true";
defparam \VDG|VSYNC .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y14_N7
dffeas \VDG_control[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|Selector16~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VDG_E_S~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(VDG_control[5]),
	.prn(vcc));
// synopsys translate_off
defparam \VDG_control[5] .is_wysiwyg = "true";
defparam \VDG_control[5] .power_up = "low";
// synopsys translate_on

endmodule
