* ******************************************************************************

* iCEcube Report

* Version:            2017.08.27940

* Build Date:         Sep 12 2017 08:02:28

* File Generated:     May 5 2020 15:16:52

* Purpose:            General info of design implementation

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Synthesis/Placement Summary:
----------------------------
    Status:  Successful
    Runtime: 6 seconds

Device Info:
------------
    Device Family: iCE40
    Device:        iCE40HX8K
    Package:       CM225

Design statistics:
------------------
    FFs:                  37
    LUTs:                 3896
    RAMs:                 0
    IOBs:                 18
    GBs:                  1
    PLLs:                 0
    Warm Boots:           0

Logic Resource Utilization:
---------------------------
    Total Logic Cells: 4115/7680
        Combinational Logic Cells: 4078     out of   7680      53.099%
        Sequential Logic Cells:    37       out of   7680      0.481771%
        Logic Tiles:               676      out of   960       70.4167%
    Registers: 
        Logic Registers:           37       out of   7680      0.481771%
        IO Registers:              0        out of   1280      0
    Block RAMs:                    0        out of   32        0%
    Warm Boots:                    0        out of   1         0%
    Pins:
        Input Pins:                17       out of   178       9.55056%
        Output Pins:               1        out of   178       0.561798%
        InOut Pins:                0        out of   178       0%
    Global Buffers:                1        out of   8         12.5%
    PLLs:                          0        out of   2         0%

IO Bank Utilization:
--------------------
    Bank 3: 7        out of   46        15.2174%
    Bank 1: 4        out of   42        9.52381%
    Bank 0: 7        out of   46        15.2174%
    Bank 2: 0        out of   44        0%

Detailed I/O Info:
------------------
    Input Pins: 
    Pin Number  Direction  IO Standard  Pull Up  IO Bank  IO Function    Signal Name    
    ----------  ---------  -----------  -------  -------  -----------    -----------    
    A1          Input      SB_LVCMOS    No       0        Simple Input   T_CHOOSE[1]    
    A5          Input      SB_LVCMOS    No       0        Simple Input   K_CHOOSE[2]    
    A8          Input      SB_LVCMOS    No       0        Simple Input   K_CHOOSE[0]    
    B11         Input      SB_LVCMOS    No       0        Simple Input   K_CHOOSE[5]    
    B14         Input      SB_LVCMOS    No       0        Simple Input   K_CHOOSE[4]    
    C3          Input      SB_LVCMOS    No       0        Simple Input   K_CHOOSE[3]    
    C14         Input      SB_LVCMOS    No       1        Simple Input   K_CHOOSE[1]    
    D11         Input      SB_LVCMOS    No       0        Simple Input   K_CHOOSE[6]    
    D14         Input      SB_LVCMOS    No       1        Simple Input   K_CHOOSE[7]    
    E5          Input      SB_LVCMOS    No       3        Simple Input   T_CHOOSE[0]    
    F5          Input      SB_LVCMOS    No       3        Simple Input   WIN_CHOOSE[3]  
    G4          Input      SB_LVCMOS    No       3        Simple Input   CLK            
    H2          Input      SB_LVCMOS    No       3        Simple Input   WIN_CHOOSE[2]  
    H4          Input      SB_LVCMOS    No       3        Simple Input   WIN_CHOOSE[1]  
    H11         Input      SB_LVCMOS    No       1        Simple Input   T_CHOOSE[2]    
    J13         Input      SB_LVCMOS    No       1        Simple Input   CLEAR          
    L1          Input      SB_LVCMOS    No       3        Simple Input   WIN_CHOOSE[0]  

    Output Pins: 
    Pin Number  Direction  IO Standard  Pull Up  IO Bank  IO Function    Signal Name    
    ----------  ---------  -----------  -------  -------  -----------    -----------    
    L4          Output     SB_LVCMOS    No       3        Simple Output  TRIGGER        

Detailed Global Buffer Info:
----------------------------
    Buffer Number  IO Bank  Driven By  Fanout  Signal Name
    -------------  -------  ---------  ------  -----------
    4              3        IO         37      CLK_c_g  


Router Summary:
---------------
    Status:  Successful
    Runtime: 59 seconds

Routing Resource Utilization:
-----------------------------
              Local line of tile    29255 out of 146184      20.0124%
                          Span 4     7342 out of  29696      24.7239%
                         Span 12     1141 out of   5632      20.2592%
                  Global network        1 out of      8      12.5%
      Vertical Inter-LUT Connect      359 out of   6720      5.34226%

