INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 03:03:41 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : atax
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.199ns  (required time - arrival time)
  Source:                 mulf1/operator/sigProdExt_c2_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.570ns period=7.140ns})
  Destination:            addf1/operator/RightShifterComponent/level4_c1_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.570ns period=7.140ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.140ns  (clk rise@7.140ns - clk rise@0.000ns)
  Data Path Delay:        6.585ns  (logic 2.447ns (37.160%)  route 4.138ns (62.840%))
  Logic Levels:           26  (CARRY4=14 LUT2=1 LUT4=2 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 7.623 - 7.140 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2090, unset)         0.508     0.508    mulf1/operator/clk
    SLICE_X35Y82         FDRE                                         r  mulf1/operator/sigProdExt_c2_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y82         FDRE (Prop_fdre_C_Q)         0.198     0.706 r  mulf1/operator/sigProdExt_c2_reg[23]/Q
                         net (fo=1, routed)           0.405     1.111    mulf1/operator/sigProdExt_c2[23]
    SLICE_X33Y82         LUT6 (Prop_lut6_I1_O)        0.121     1.232 r  mulf1/operator/level5_c1[6]_i_10__0/O
                         net (fo=1, routed)           0.090     1.321    mulf1/operator/level5_c1[6]_i_10__0_n_0
    SLICE_X33Y82         LUT6 (Prop_lut6_I3_O)        0.043     1.364 r  mulf1/operator/level5_c1[6]_i_6__0/O
                         net (fo=1, routed)           0.240     1.605    mulf1/operator/level5_c1[6]_i_6__0_n_0
    SLICE_X32Y83         LUT5 (Prop_lut5_I1_O)        0.043     1.648 r  mulf1/operator/level5_c1[6]_i_5__0/O
                         net (fo=1, routed)           0.000     1.648    mulf1/operator/RoundingAdder/S[0]
    SLICE_X32Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     1.899 r  mulf1/operator/RoundingAdder/level5_c1_reg[6]_i_4__0/CO[3]
                         net (fo=1, routed)           0.000     1.899    mulf1/operator/RoundingAdder/level5_c1_reg[6]_i_4__0_n_0
    SLICE_X32Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.948 r  mulf1/operator/RoundingAdder/level4_c1_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.948    mulf1/operator/RoundingAdder/level4_c1_reg[9]_i_5_n_0
    SLICE_X32Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.997 r  mulf1/operator/RoundingAdder/level4_c1_reg[9]_i_7__0/CO[3]
                         net (fo=1, routed)           0.000     1.997    mulf1/operator/RoundingAdder/level4_c1_reg[9]_i_7__0_n_0
    SLICE_X32Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.046 r  mulf1/operator/RoundingAdder/level4_c1_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.046    mulf1/operator/RoundingAdder/level4_c1_reg[2]_i_4_n_0
    SLICE_X32Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.095 r  mulf1/operator/RoundingAdder/level4_c1_reg[6]_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.095    mulf1/operator/RoundingAdder/level4_c1_reg[6]_i_4_n_0
    SLICE_X32Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.144 r  mulf1/operator/RoundingAdder/ltOp_carry__3_i_6__0/CO[3]
                         net (fo=1, routed)           0.000     2.144    mulf1/operator/RoundingAdder/ltOp_carry__3_i_6__0_n_0
    SLICE_X32Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.193 r  mulf1/operator/RoundingAdder/ltOp_carry__2_i_18__0/CO[3]
                         net (fo=1, routed)           0.000     2.193    mulf1/operator/RoundingAdder/ltOp_carry__2_i_18__0_n_0
    SLICE_X32Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.242 r  mulf1/operator/RoundingAdder/ltOp_carry__2_i_13__0/CO[3]
                         net (fo=1, routed)           0.000     2.242    mulf1/operator/RoundingAdder/ltOp_carry__2_i_13__0_n_0
    SLICE_X32Y91         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104     2.346 r  mulf1/operator/RoundingAdder/ltOp_carry__1_i_11__0/O[0]
                         net (fo=14, routed)          0.362     2.708    mulf1/operator/RoundingAdder/p_0_in[32]
    SLICE_X30Y87         LUT2 (Prop_lut2_I1_O)        0.120     2.828 f  mulf1/operator/RoundingAdder/ltOp_carry__2_i_16__0/O
                         net (fo=19, routed)          0.298     3.127    mulf1/operator/RoundingAdder/ltOp_carry__2_i_16__0_n_0
    SLICE_X31Y87         LUT6 (Prop_lut6_I3_O)        0.043     3.170 f  mulf1/operator/RoundingAdder/ltOp_carry__3_i_9__0/O
                         net (fo=1, routed)           0.224     3.394    mulf1/operator/RoundingAdder/ltOp_carry__3_i_9__0_n_0
    SLICE_X31Y87         LUT5 (Prop_lut5_I4_O)        0.043     3.437 r  mulf1/operator/RoundingAdder/ltOp_carry__3_i_3__0/O
                         net (fo=7, routed)           0.181     3.618    mulf1/operator/RoundingAdder/addf1/ieee2nfloat_1/eqOp1_in
    SLICE_X35Y87         LUT4 (Prop_lut4_I0_O)        0.043     3.661 r  mulf1/operator/RoundingAdder/level4_c1[9]_i_6/O
                         net (fo=21, routed)          0.280     3.942    mulf1/operator/RoundingAdder/addf1/ieee2nfloat_1/sfracX1__0
    SLICE_X36Y88         LUT6 (Prop_lut6_I1_O)        0.043     3.985 r  mulf1/operator/RoundingAdder/level4_c1[14]_i_3__0/O
                         net (fo=5, routed)           0.220     4.205    mem_controller3/read_arbiter/data/excExpFracY_c0[12]
    SLICE_X36Y87         LUT6 (Prop_lut6_I4_O)        0.043     4.248 r  mem_controller3/read_arbiter/data/ltOp_carry__0_i_2/O
                         net (fo=1, routed)           0.334     4.582    addf1/operator/ltOp_carry__1_0[2]
    SLICE_X33Y87         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.191     4.773 r  addf1/operator/ltOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.773    addf1/operator/ltOp_carry__0_n_0
    SLICE_X33Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     4.822 r  addf1/operator/ltOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.822    addf1/operator/ltOp_carry__1_n_0
    SLICE_X33Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     4.871 r  addf1/operator/ltOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.871    addf1/operator/ltOp_carry__2_n_0
    SLICE_X33Y90         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.127     4.998 r  addf1/operator/ltOp_carry__3/CO[0]
                         net (fo=93, routed)          0.240     5.238    load3/data_tehb/control/CO[0]
    SLICE_X31Y90         LUT6 (Prop_lut6_I0_O)        0.130     5.368 r  load3/data_tehb/control/i__carry_i_4__0/O
                         net (fo=1, routed)           0.265     5.633    addf1/operator/p_1_in[0]
    SLICE_X34Y89         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.300     5.933 r  addf1/operator/_inferred__1/i__carry/O[3]
                         net (fo=2, routed)           0.579     6.511    addf1/operator/RightShifterComponent/O[3]
    SLICE_X36Y90         LUT6 (Prop_lut6_I0_O)        0.120     6.631 r  addf1/operator/RightShifterComponent/level4_c1[25]_i_2__0/O
                         net (fo=7, routed)           0.113     6.744    addf1/operator/RightShifterComponent/_inferred__1/i__carry__0
    SLICE_X36Y90         LUT4 (Prop_lut4_I0_O)        0.043     6.787 r  addf1/operator/RightShifterComponent/level4_c1[24]_i_1__0/O
                         net (fo=15, routed)          0.306     7.093    addf1/operator/RightShifterComponent/level4_c1[24]_i_1__0_n_0
    SLICE_X35Y90         FDRE                                         r  addf1/operator/RightShifterComponent/level4_c1_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.140     7.140 r  
                                                      0.000     7.140 r  clk (IN)
                         net (fo=2090, unset)         0.483     7.623    addf1/operator/RightShifterComponent/clk
    SLICE_X35Y90         FDRE                                         r  addf1/operator/RightShifterComponent/level4_c1_reg[17]/C
                         clock pessimism              0.000     7.623    
                         clock uncertainty           -0.035     7.587    
    SLICE_X35Y90         FDRE (Setup_fdre_C_R)       -0.295     7.292    addf1/operator/RightShifterComponent/level4_c1_reg[17]
  -------------------------------------------------------------------
                         required time                          7.292    
                         arrival time                          -7.093    
  -------------------------------------------------------------------
                         slack                                  0.199    




