<!doctype html><html lang=en><head><meta charset=utf-8><meta name=viewport content="width=device-width,initial-scale=1,viewport-fit=cover"><base href=https://www.lowrisc.org><link rel=icon type=image/png sizes=32x32 href=/favicon.png><title>Overview of the Rocket chip &middot; lowRISC: Collaborative open silicon engineering</title><link href=/main.b716e.css rel=stylesheet></head><body><header><nav class="navbar navbar-expand-md navbar-light"><div class=container><a class=navbar-brand href=#><img src=/img/logo/logo-dualcolor.svg alt=lowRISC></a>
<button class=navbar-toggler type=button data-toggle=collapse data-target=#navbarCollapse aria-controls=navbarCollapse aria-expanded=false aria-label="Toggle navigation">
<span class=navbar-toggler-icon></span></button><div class="collapse navbar-collapse" id=navbarCollapse><ul class="navbar-nav ml-auto"><li class=nav-item><a href=/our-work class=nav-link>Our work</a></li><li class=nav-item><a href=/open-silicon class=nav-link>Open Silicon</a></li><li class=nav-item><a href=/community class=nav-link>Community</a></li><li class=nav-item><a href=/news class=nav-link>News</a></li><li class=nav-item><a href=/jobs class=nav-link>Jobs</a></li><li class=nav-item><a href=/about class=nav-link>About us</a></li><li class=nav-item><a class="btn lr-navbar-btn-gh" href=https://github.com/lowrisc>GitHub</a></li></ul></div></div></nav></header><main role=main><div class=container><h1>Overview of the Rocket chip</h1><p>An overview of Berkeley&rsquo;s RISC-V &ldquo;Rocket Chip&rdquo; SoC Generator can be found <a href=https://1nv67s1krw3279i5yp7fko14-wpengine.netdna-ssl.com/wp-content/uploads/2015/01/riscv-rocket-chip-generator-workshop-jan2015.pdf>here</a>.</p><p>A high-level view of the <code>untethered</code> Rocket chip is shown below. The design
contains multiple Rocket tiles each of which consists of a Rocket core and L1
instruction and data caches. All tiles share a unified and banked L2 cache and an I/O bus.
The Rocket (Chisel) side of the SoC is encapsulated in a Chisel island whose features are configurable using the top-level configuration file <code>$TOP/src/main/scala/Configs.scala</code> (see <a href=https://www.lowrisc.org/docs/untether-v0.2/parameter/>Configuration parameters</a> for more details).
Two NASTI/NASTI-Lite interfaces are exposed to the FPGA peripherals. They implement a limited subset of the AXI/AXI-Lite bus functions. The NASTI interface is used by the L2 cache for memory reads and writes, while the NASTI-Lite interface is used by the I/O bus for peripheral accesses.
The NASTI on-chip interconnects are implemented in parameterized SystemVerilog located in <code>$TOP/socip/nasti</code>.</p><p><a name=figure-overview></a><img src=../figures/lowrisc_soc.png alt=Drawing style=width:600px></p><ul><li><strong>On-FPGA Boot RAM</strong><br>(<code>0x00000000 - 0x0000FFFF</code>)<br>On-FPGA Block RAM, 64 KB <a href=http://www.xilinx.com/support/documentation/ip_documentation/axi_bram_ctrl/v4_0/pg078-axi-bram-ctrl.pdf>[AXI Block RAM (BRAM) Controller v4.0]</a>.</li><li><strong>DDR DRAM</strong><br>(<code>0x40000000 - 0x7FFFFFFF</code>)<br>Off-FPGA DRAM, KC705 DDR3 1 GB, NEXYS4-DDR DDR2 128 MB <a href=http://www.xilinx.com/support/documentation/ip_documentation/mig_7series/v2_4/ug586_7Series_MIS.pdf>[Zynq-7000 AP SoC and 7 Series Devices Memory Interface Solutions v2.4]</a>.</li><li><strong>UART</strong><br>(<code>0x80000000 - 0x8000FFFF</code>)<br>Xilinx AXI UART 16550 <a href=http://www.xilinx.com/support/documentation/ip_documentation/axi_uart16550/v2_0/pg143-axi-uart16550.pdf>[AXI UART 16550 v2.0]</a>.</li><li><strong>SD</strong><br>(<code>0x80010000 - 0x8001FFFF</code>)<br>Xilinx AXI Quad SPI <a href=http://www.xilinx.com/support/documentation/ip_documentation/axi_quad_spi/v3_2/pg153-axi-quad-spi.pdf>[AXI Quad SPI v3.2]</a>.<br>Fat 32 support <a href=http://elm-chan.org/fsw/ff/00index_e.html>[FatFs - Generic FAT File System Module]</a>.</li></ul><h2 id=further-reading:95ff83f58d96bd02f15a675a612d8fca>Further reading</h2><ul><li><a href=/docs/untether-v0.2/rocket-core/>Rocket core</a></li><li><a href=https://www.lowrisc.org/docs/untether-v0.2/mmio/>Memory mapped I/O (MMIO)</a></li><li><a href=https://www.lowrisc.org/docs/untether-v0.2/pcr/>Memory and I/O maps, soft reset, and interrupts</a></li><li><a href=https://www.lowrisc.org/docs/untether-v0.2/bootload/>Bootload procedure</a></li><li><a href=https://www.lowrisc.org/docs/untether-v0.2/parameter/>Configuration parameters</a></li></ul></div></main><footer class=lr-footer><div class=container><div class=row><div class="col-lg-2 d-none d-lg-block"><img src=/img/logo/logo-dualcolor.svg width=150px></div><div class=col><p><small>The text content on this website is licensed under a <a href=https://creativecommons.org/licenses/by/4.0/>Creative Commons Attribution 4.0 International License</a>, except where otherwise noted. No license is granted for logos or other trademarks. Other content &copy; lowRISC Contributors.</small></p><p><small><a href=/privacy-policy>Privacy and cookies policy</a>
&middot; <a href=/usage-licence>Usage licence</a></small></p></div><div class=col-lg-2><p><a href=#>Back to top</a></p></div></div></div></footer><script src=/main.b716e.js></script></body></html>