Reading OpenROAD database at '/home/jco1147/393_folder/CE493/sv/cordic/runs/RUN_2023-11-15_10-07-41/30-openroad-resizertimingpostgrt/cordic.odb'…
Reading library file at '/home/jco1147/393_folder/CE493/sv/cordic/runs/RUN_2023-11-15_10-07-41/tmp/4f8064af2a1748198669afdfb7095fdc.lib'…
Reading design constraints file at '/home/jco1147/.local/lib/python3.9/site-packages/openlane/scripts/base.sdc'…
[INFO] Using clock clk…
[INFO] Setting output delay to: 2
[INFO] Setting input delay to: 2
[INFO] Setting load to: 0.033442
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375
[INFO] Setting timing derate to: 5%
[WARNING STA-0376] cell 'sky130_fd_sc_hd__a2111oi_0' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__a21boi_0' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__and2_0' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__buf_16' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__clkdlybuf4s15_1' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__clkdlybuf4s18_1' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__fa_4' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__lpflow_bleeder_1' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__lpflow_clkbufkapwr_1' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__lpflow_clkbufkapwr_16' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__lpflow_clkbufkapwr_2' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__lpflow_clkbufkapwr_4' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__lpflow_clkbufkapwr_8' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__lpflow_clkinvkapwr_1' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__lpflow_clkinvkapwr_16' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__lpflow_clkinvkapwr_2' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__lpflow_clkinvkapwr_4' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__lpflow_clkinvkapwr_8' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__lpflow_decapkapwr_12' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__lpflow_decapkapwr_3' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__lpflow_decapkapwr_4' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__lpflow_decapkapwr_6' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__lpflow_decapkapwr_8' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__lpflow_inputiso0n_1' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__lpflow_inputiso0p_1' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__lpflow_inputiso1n_1' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__lpflow_inputiso1p_1' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__lpflow_inputisolatch_1' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__lpflow_isobufsrc_1' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__lpflow_isobufsrc_16' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__lpflow_isobufsrc_2' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__lpflow_isobufsrc_4' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__lpflow_isobufsrc_8' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__lpflow_isobufsrckapwr_16' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_1' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_2' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_4' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_4' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_1' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_2' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_4' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__mux4_4' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__o21ai_0' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__o311ai_0' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__or2_0' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__probe_p_8' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__probec_p_8' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__xor3_1' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__xor3_2' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__xor3_4' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__xnor3_1' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__xnor3_2' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__xnor3_4' not found.
[INFO ORD-0030] Using 8 thread(s).
[INFO DRT-0149] Reading tech and libs.

Units:                1000
Number of layers:     13
Number of macros:     442
Number of vias:       25
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   cordic
Die area:                 ( 0 0 ) ( 235135 245855 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     3582
Number of terminals:      55
Number of snets:          2
Number of nets:           2720

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 316.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 82020.
[INFO DRT-0033] mcon shape region query size = 41660.
[INFO DRT-0033] met1 shape region query size = 10200.
[INFO DRT-0033] via shape region query size = 830.
[INFO DRT-0033] met2 shape region query size = 514.
[INFO DRT-0033] via2 shape region query size = 664.
[INFO DRT-0033] met3 shape region query size = 535.
[INFO DRT-0033] via3 shape region query size = 664.
[INFO DRT-0033] met4 shape region query size = 182.
[INFO DRT-0033] via4 shape region query size = 8.
[INFO DRT-0033] met5 shape region query size = 16.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 100 pins.
[INFO DRT-0076]   Complete 200 pins.
[INFO DRT-0076]   Complete 300 pins.
[INFO DRT-0076]   Complete 400 pins.
[INFO DRT-0076]   Complete 500 pins.
[INFO DRT-0076]   Complete 600 pins.
[INFO DRT-0076]   Complete 700 pins.
[INFO DRT-0076]   Complete 800 pins.
[INFO DRT-0076]   Complete 900 pins.
[INFO DRT-0077]   Complete 1000 pins.
[INFO DRT-0078]   Complete 1198 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0079]   Complete 300 unique inst patterns.
[INFO DRT-0081]   Complete 310 unique inst patterns.
[INFO DRT-0082]   Complete 1000 groups.
[INFO DRT-0084]   Complete 1522 groups.
#scanned instances     = 3582
#unique  instances     = 316
#stdCellGenAp          = 9161
#stdCellValidPlanarAp  = 116
#stdCellValidViaAp     = 7070
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 8976
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:45, elapsed time = 00:00:06, memory = 137.49 (MB), peak = 137.49 (MB)

Number of guides:     17698

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 34 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 35 STEP 6900 ;
[INFO DRT-0026]   Complete 10000 origin guides.
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 6605.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 4839.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 2322.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 118.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 18.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 1.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 8945 vertical wires in 1 frboxes and 4958 horizontal wires in 1 frboxes.
[INFO DRT-0186] Done with 685 vertical wires in 1 frboxes and 1625 horizontal wires in 1 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 181.60 (MB), peak = 181.60 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 181.60 (MB), peak = 181.60 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 276.76 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 283.75 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:01, memory = 267.84 (MB).
    Completing 40% with 235 violations.
    elapsed time = 00:00:03, memory = 323.97 (MB).
    Completing 50% with 235 violations.
    elapsed time = 00:00:04, memory = 339.18 (MB).
    Completing 60% with 235 violations.
    elapsed time = 00:00:06, memory = 339.18 (MB).
    Completing 70% with 473 violations.
    elapsed time = 00:00:07, memory = 375.78 (MB).
    Completing 80% with 473 violations.
    elapsed time = 00:00:09, memory = 373.85 (MB).
    Completing 90% with 838 violations.
    elapsed time = 00:00:15, memory = 408.73 (MB).
    Completing 100% with 1105 violations.
    elapsed time = 00:00:16, memory = 408.73 (MB).
[INFO DRT-0199]   Number of violations = 1441.
Viol/Layer         li1   mcon   met1   met2   met3
Cut Spacing          0      3      0      0      0
Metal Spacing       16      0    299     39      6
Min Hole             0      0      3      0      0
Recheck              1      0    203    123      9
Short                0      0    698     41      0
[INFO DRT-0267] cpu time = 00:00:42, elapsed time = 00:00:16, memory = 734.91 (MB), peak = 734.91 (MB)
Total wire length = 60625 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 31797 um.
Total wire length on LAYER met2 = 25585 um.
Total wire length on LAYER met3 = 2623 um.
Total wire length on LAYER met4 = 501 um.
Total wire length on LAYER met5 = 118 um.
Total number of vias = 17507.
Up-via summary (total 17507):.

------------------------
 FR_MASTERSLICE        0
            li1     8806
           met1     8474
           met2      199
           met3       26
           met4        2
------------------------
                   17507


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 1441 violations.
    elapsed time = 00:00:00, memory = 762.23 (MB).
    Completing 20% with 1441 violations.
    elapsed time = 00:00:02, memory = 767.13 (MB).
    Completing 30% with 1338 violations.
    elapsed time = 00:00:05, memory = 758.42 (MB).
    Completing 40% with 1338 violations.
    elapsed time = 00:00:06, memory = 762.29 (MB).
    Completing 50% with 1338 violations.
    elapsed time = 00:00:09, memory = 763.32 (MB).
    Completing 60% with 1169 violations.
    elapsed time = 00:00:09, memory = 772.79 (MB).
    Completing 70% with 1169 violations.
    elapsed time = 00:00:12, memory = 784.39 (MB).
    Completing 80% with 1011 violations.
    elapsed time = 00:00:14, memory = 784.65 (MB).
    Completing 90% with 1011 violations.
    elapsed time = 00:00:16, memory = 800.63 (MB).
    Completing 100% with 927 violations.
    elapsed time = 00:00:18, memory = 790.79 (MB).
[INFO DRT-0199]   Number of violations = 1270.
Viol/Layer        mcon   met1    via   met2   met3
Cut Spacing          2      0      0      0      0
Metal Spacing        0    217      0     34      0
Min Hole             0      2      0      0      0
Recheck              0      4      0      1    343
Short                0    633      1     33      0
[INFO DRT-0267] cpu time = 00:00:44, elapsed time = 00:00:18, memory = 793.89 (MB), peak = 800.63 (MB)
Total wire length = 60095 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 31469 um.
Total wire length on LAYER met2 = 25306 um.
Total wire length on LAYER met3 = 2695 um.
Total wire length on LAYER met4 = 504 um.
Total wire length on LAYER met5 = 118 um.
Total number of vias = 17437.
Up-via summary (total 17437):.

------------------------
 FR_MASTERSLICE        0
            li1     8800
           met1     8384
           met2      225
           met3       26
           met4        2
------------------------
                   17437


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 1270 violations.
    elapsed time = 00:00:00, memory = 793.89 (MB).
    Completing 20% with 1270 violations.
    elapsed time = 00:00:02, memory = 793.89 (MB).
    Completing 30% with 1184 violations.
    elapsed time = 00:00:02, memory = 793.89 (MB).
    Completing 40% with 1184 violations.
    elapsed time = 00:00:03, memory = 793.89 (MB).
    Completing 50% with 1184 violations.
    elapsed time = 00:00:10, memory = 797.49 (MB).
    Completing 60% with 1162 violations.
    elapsed time = 00:00:10, memory = 797.49 (MB).
    Completing 70% with 1162 violations.
    elapsed time = 00:00:12, memory = 802.13 (MB).
    Completing 80% with 807 violations.
    elapsed time = 00:00:13, memory = 802.13 (MB).
    Completing 90% with 807 violations.
    elapsed time = 00:00:14, memory = 804.20 (MB).
    Completing 100% with 768 violations.
    elapsed time = 00:00:16, memory = 804.20 (MB).
[INFO DRT-0199]   Number of violations = 770.
Viol/Layer        mcon   met1   met2
Cut Spacing          2      0      0
Metal Spacing        0    168     40
Min Hole             0      2      0
Recheck              0      1      1
Short                0    513     43
[INFO DRT-0267] cpu time = 00:00:41, elapsed time = 00:00:16, memory = 804.20 (MB), peak = 804.20 (MB)
Total wire length = 59984 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 31527 um.
Total wire length on LAYER met2 = 25277 um.
Total wire length on LAYER met3 = 2564 um.
Total wire length on LAYER met4 = 496 um.
Total wire length on LAYER met5 = 118 um.
Total number of vias = 17295.
Up-via summary (total 17295):.

------------------------
 FR_MASTERSLICE        0
            li1     8800
           met1     8274
           met2      193
           met3       26
           met4        2
------------------------
                   17295


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 770 violations.
    elapsed time = 00:00:00, memory = 804.20 (MB).
    Completing 20% with 770 violations.
    elapsed time = 00:00:00, memory = 804.20 (MB).
    Completing 30% with 770 violations.
    elapsed time = 00:00:02, memory = 813.22 (MB).
    Completing 40% with 627 violations.
    elapsed time = 00:00:04, memory = 822.50 (MB).
    Completing 50% with 627 violations.
    elapsed time = 00:00:06, memory = 822.50 (MB).
    Completing 60% with 627 violations.
    elapsed time = 00:00:07, memory = 825.85 (MB).
    Completing 70% with 499 violations.
    elapsed time = 00:00:07, memory = 829.71 (MB).
    Completing 80% with 499 violations.
    elapsed time = 00:00:09, memory = 829.71 (MB).
    Completing 90% with 239 violations.
    elapsed time = 00:00:14, memory = 829.97 (MB).
    Completing 100% with 60 violations.
    elapsed time = 00:00:15, memory = 829.97 (MB).
[INFO DRT-0199]   Number of violations = 60.
Viol/Layer        met1
Metal Spacing       36
Short               24
[INFO DRT-0267] cpu time = 00:00:34, elapsed time = 00:00:15, memory = 829.97 (MB), peak = 829.97 (MB)
Total wire length = 59987 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 30482 um.
Total wire length on LAYER met2 = 25432 um.
Total wire length on LAYER met3 = 3475 um.
Total wire length on LAYER met4 = 478 um.
Total wire length on LAYER met5 = 118 um.
Total number of vias = 17675.
Up-via summary (total 17675):.

------------------------
 FR_MASTERSLICE        0
            li1     8800
           met1     8486
           met2      359
           met3       28
           met4        2
------------------------
                   17675


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 60 violations.
    elapsed time = 00:00:00, memory = 829.97 (MB).
    Completing 20% with 60 violations.
    elapsed time = 00:00:00, memory = 829.97 (MB).
    Completing 30% with 48 violations.
    elapsed time = 00:00:00, memory = 836.42 (MB).
    Completing 40% with 48 violations.
    elapsed time = 00:00:00, memory = 836.42 (MB).
    Completing 50% with 48 violations.
    elapsed time = 00:00:00, memory = 836.42 (MB).
    Completing 60% with 48 violations.
    elapsed time = 00:00:01, memory = 842.09 (MB).
    Completing 70% with 27 violations.
    elapsed time = 00:00:01, memory = 842.09 (MB).
    Completing 80% with 27 violations.
    elapsed time = 00:00:02, memory = 842.09 (MB).
    Completing 90% with 4 violations.
    elapsed time = 00:00:02, memory = 842.09 (MB).
    Completing 100% with 2 violations.
    elapsed time = 00:00:04, memory = 842.09 (MB).
[INFO DRT-0199]   Number of violations = 2.
Viol/Layer        met1
Metal Spacing        1
Short                1
[INFO DRT-0267] cpu time = 00:00:08, elapsed time = 00:00:04, memory = 842.09 (MB), peak = 842.09 (MB)
Total wire length = 59982 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 30458 um.
Total wire length on LAYER met2 = 25436 um.
Total wire length on LAYER met3 = 3482 um.
Total wire length on LAYER met4 = 485 um.
Total wire length on LAYER met5 = 118 um.
Total number of vias = 17685.
Up-via summary (total 17685):.

------------------------
 FR_MASTERSLICE        0
            li1     8800
           met1     8487
           met2      368
           met3       28
           met4        2
------------------------
                   17685


[INFO DRT-0195] Start 5th optimization iteration.
    Completing 10% with 2 violations.
    elapsed time = 00:00:00, memory = 842.09 (MB).
    Completing 20% with 2 violations.
    elapsed time = 00:00:00, memory = 842.09 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:01, memory = 842.09 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:01, memory = 842.09 (MB).
    Completing 50% with 1 violations.
    elapsed time = 00:00:01, memory = 842.09 (MB).
    Completing 60% with 1 violations.
    elapsed time = 00:00:01, memory = 842.09 (MB).
    Completing 70% with 1 violations.
    elapsed time = 00:00:01, memory = 842.09 (MB).
    Completing 80% with 1 violations.
    elapsed time = 00:00:01, memory = 842.09 (MB).
    Completing 90% with 1 violations.
    elapsed time = 00:00:01, memory = 842.09 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:01, memory = 842.09 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:01, memory = 842.09 (MB), peak = 842.09 (MB)
Total wire length = 59977 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 30459 um.
Total wire length on LAYER met2 = 25432 um.
Total wire length on LAYER met3 = 3480 um.
Total wire length on LAYER met4 = 485 um.
Total wire length on LAYER met5 = 118 um.
Total number of vias = 17681.
Up-via summary (total 17681):.

------------------------
 FR_MASTERSLICE        0
            li1     8800
           met1     8487
           met2      364
           met3       28
           met4        2
------------------------
                   17681


[INFO DRT-0198] Complete detail routing.
Total wire length = 59977 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 30459 um.
Total wire length on LAYER met2 = 25432 um.
Total wire length on LAYER met3 = 3480 um.
Total wire length on LAYER met4 = 485 um.
Total wire length on LAYER met5 = 118 um.
Total number of vias = 17681.
Up-via summary (total 17681):.

------------------------
 FR_MASTERSLICE        0
            li1     8800
           met1     8487
           met2      364
           met3       28
           met4        2
------------------------
                   17681


[INFO DRT-0267] cpu time = 00:02:53, elapsed time = 00:01:14, memory = 842.09 (MB), peak = 842.09 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
[INFO] Setting global connections...
Writing OpenROAD database to '/home/jco1147/393_folder/CE493/sv/cordic/runs/RUN_2023-11-15_10-07-41/32-openroad-detailedrouting/cordic.odb'…
Writing netlist to '/home/jco1147/393_folder/CE493/sv/cordic/runs/RUN_2023-11-15_10-07-41/32-openroad-detailedrouting/cordic.nl.v'…
Writing powered netlist to '/home/jco1147/393_folder/CE493/sv/cordic/runs/RUN_2023-11-15_10-07-41/32-openroad-detailedrouting/cordic.pnl.v'…
Writing layout to '/home/jco1147/393_folder/CE493/sv/cordic/runs/RUN_2023-11-15_10-07-41/32-openroad-detailedrouting/cordic.def'…
Writing timing constraints to '/home/jco1147/393_folder/CE493/sv/cordic/runs/RUN_2023-11-15_10-07-41/32-openroad-detailedrouting/cordic.sdc'…
