// SPDX-License-Identifier: GPL-2.0+
/*
 * Copyright 2022-2023 NXP
 */

/dts-v1/;

#include "imx8dxl.dtsi"

/ {
	model = "Freescale i.MX8DXL OrangeBox";
	compatible = "fsl,imx8dxl-orangebox", "fsl,imx8dxl";

	aliases {
		can0 = &flexcan1;
		can1 = &flexcan2;
	};

	chosen {
		stdout-path = &lpuart0;
	};

	memory@80000000 {
		device_type = "memory";
		reg = <0x00000000 0x80000000 0 0x80000000>;
	};

	reserved-memory {
		#address-cells = <2>;
		#size-cells = <2>;
		ranges;

/*
 *		Memory reserved for optee usage. Please do not use.
 *		This will be automaticky added to dtb if OP-TEE is installed.
 *		optee@96000000 {
 *			reg = <0 0x96000000 0 0x2000000>;
 *			no-map;
 *		};
 */
		/* global autoconfigured region for contiguous allocations */
		linux,cma {
			compatible = "shared-dma-pool";
			reusable;
			size = <0 0x14000000>;
			alloc-ranges = <0 0x98000000 0 0x14000000>;
			linux,cma-default;
		};

		vdev0vring0: vdev0vring0@90000000 {
			reg = <0 0x90000000 0 0x8000>;
			no-map;
		};

		vdev0vring1: vdev0vring1@90008000 {
			reg = <0 0x90008000 0 0x8000>;
			no-map;
		};

		vdev1vring0: vdev1vring0@90010000 {
			reg = <0 0x90010000 0 0x8000>;
			no-map;
		};

		vdev1vring1: vdev1vring1@90018000 {
			reg = <0 0x90018000 0 0x8000>;
			no-map;
		};

		rsc_table: rsc-table@900ff000 {
			reg = <0 0x900ff000 0 0x1000>;
			no-map;
		};

		vdevbuffer: vdevbuffer {
			compatible = "shared-dma-pool";
			reg = <0 0x90400000 0 0x100000>;
			no-map;
		};
	};

	modem_reset: modem-reset {
		compatible = "gpio-reset";
		reset-gpios = <&pcal6524_i2c0_x23 19 GPIO_ACTIVE_LOW>;
		reset-delay-us = <2000>;
		reset-post-delay-ms = <40>;
		#reset-cells = <0>;
	};

	pps {
		compatible = "pps-gpio";
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_pps>;
		gpios = <&lsio_gpio5 9 GPIO_ACTIVE_HIGH>;
		status = "okay";
	};

	reg_can1_en: regulator-can1-en{
		compatible = "regulator-fixed";
		regulator-name = "can1-en";
		regulator-min-microvolt = <3300000>;
		regulator-max-microvolt = <3300000>;
		gpio = <&pcal6524_i2c0_x23 11 GPIO_ACTIVE_HIGH>;
		enable-active-high;
	};

	reg_can1_stby: regulator-can1-stby {
		compatible = "regulator-fixed";
		regulator-name = "can1-stby";
		regulator-min-microvolt = <3300000>;
		regulator-max-microvolt = <3300000>;
		gpio = <&pcal6524_i2c0_x23 9 GPIO_ACTIVE_HIGH>;
		enable-active-high;
		vin-supply = <&reg_can1_en>;
	};

	reg_usdhc2_vqmmc: regulator-1 {
		compatible = "regulator-gpio";
		regulator-name = "usdhc2_1v8_3v3";
		regulator-min-microvolt = <1800000>;
		regulator-max-microvolt = <3300000>;
		enable-gpios = <&pcal6524_i2c0_x23 22 GPIO_ACTIVE_HIGH>;
		gpios = <&pcal6524_i2c0_x23 17 GPIO_ACTIVE_HIGH>;
		states = <1800000 1>, <3300000 0>;
		enable-active-high;
	};

	epdev_on: regulator-2 {
		compatible = "regulator-fixed";
		regulator-min-microvolt = <3300000>;
		regulator-max-microvolt = <3300000>;
		regulator-name = "epdev_on";
		gpio = <&pcal6524_i2c0_x22 11 GPIO_ACTIVE_HIGH>;
		startup-delay-us = <100000>;
		off-on-delay-us = <100000>;
		enable-active-high;
	};

	wl_reset: regulator-3 {
		compatible = "regulator-fixed";
		regulator-min-microvolt = <3300000>;
		regulator-max-microvolt = <3300000>;
		regulator-name = "wl_reg_on";
		gpio = <&pcal6524_i2c0_x23 18 GPIO_ACTIVE_HIGH>;
		enable-active-high;
		startup-delay-us = <100000>;
		off-on-delay-us = <100000>;
		regulator-always-on;
		regulator-boot-on;
		vin-supply = <&epdev_on>;
	};

	bt_sco_codec: bt_sco_codec {
		#sound-dai-cells = <1>;
		compatible = "linux,bt-sco";
	};

	sound-bt-sco {
		compatible = "simple-audio-card";
		simple-audio-card,name = "bt-sco-audio";
		simple-audio-card,format = "dsp_a";
		simple-audio-card,bitclock-inversion;
		simple-audio-card,frame-master = <&btcpu>;
		simple-audio-card,bitclock-master = <&btcpu>;

		btcpu: simple-audio-card,cpu {
			sound-dai = <&sai0>;
			dai-tdm-slot-num = <2>;
			dai-tdm-slot-width = <16>;
		};

		simple-audio-card,codec {
			sound-dai = <&bt_sco_codec 1>;
		};
	};

	codec_sys_mclk: clock-0 {
		compatible = "fixed-clock";
		clock-frequency = <12288000>;
		clock-output-names = "codec_sys_mclk";
		#clock-cells = <0>;
	};

	mercury_i2s_codec: mercury_i2s_codec {
		#sound-dai-cells = <0>;
		compatible = "nxp,mercury-i2s";
	};

	sound-mercury {
		compatible = "simple-audio-card";
		simple-audio-card,name = "mercury-audio";
		simple-audio-card,format = "i2s";
		simple-audio-card,frame-master = <&codec>;
		simple-audio-card,bitclock-master = <&codec>;

		simple-audio-card,cpu {
			sound-dai = <&sai3>;
			dai-tdm-slot-num = <2>;
			dai-tdm-slot-width = <16>;
		};

		codec: simple-audio-card,codec {
			sound-dai = <&mercury_i2s_codec>;
		};
	};
};

&edma2 {
	status = "okay";
};

&edma3 {
	status = "okay";
};

&flexspi0 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_flexspi0>;
	nxp,fspi-dll-slvdly = <4>;
	status = "okay";

	mt35xu512aba0: flash@0 {
		reg = <0>;
		#address-cells = <1>;
		#size-cells = <1>;
		compatible = "jedec,spi-nor";
		spi-max-frequency = <133000000>;
		spi-tx-bus-width = <8>;
		spi-rx-bus-width = <8>;
	};
};

&imx8dxl_cm4 {
	memory-region = <&vdevbuffer>, <&vdev0vring0>, <&vdev0vring1>,
			<&vdev1vring0>, <&vdev1vring1>, <&rsc_table>;
	status = "okay";
};

&cm40_intmux {
	status = "disabled";
};

&lpuart0 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_lpuart0>;
	status = "okay";
};

&lpuart1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_lpuart1>;
	resets = <&modem_reset>;
	status = "okay";
};

&lpuart2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_lpuart2>;
	status = "okay";
};

&lpuart3 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_lpuart3>;
	status = "okay";
};

&cm40_lpuart {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_cm40_lpuart>;
	status = "disabled";
};

&thermal_zones {
	pmic-thermal0 {
		polling-delay-passive = <250>;
		polling-delay = <2000>;
		thermal-sensors = <&tsens IMX_SC_R_PMIC_0>;
		trips {
			pmic_alert0: trip0 {
				temperature = <110000>;
				hysteresis = <2000>;
				type = "passive";
			};
			pmic_crit0: trip1 {
				temperature = <125000>;
				hysteresis = <2000>;
				type = "critical";
			};
		};
		cooling-maps {
			map0 {
				trip = <&pmic_alert0>;
				cooling-device =
					<&A35_0 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>,
					<&A35_1 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>;
			};
		};
	};
};

&usbphy1 {
	status = "okay";
	fsl,tx-d-cal = <114>;
};

&usbotg1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usbotg1>;
	srp-disable;
	hnp-disable;
	adp-disable;
	power-active-high;
	disable-over-current;
	status = "okay";
};

&usbphy2 {
	status = "okay";
	fsl,tx-d-cal = <111>;
};

&usbotg2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usbotg2>;
	srp-disable;
	hnp-disable;
	adp-disable;
	power-active-high;
	disable-over-current;
	status = "okay";
};

&i2c0 {
	#address-cells = <1>;
	#size-cells = <0>;
	clock-frequency = <100000>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_i2c0>;
	status = "okay";

	pca6416_i2c0_x20: gpio@20 {
		compatible = "ti,tca6416";
		reg = <0x20>;
		gpio-controller;
		#gpio-cells = <2>;
	};

	pca6408_i2c0_x21: gpio@21 {
		compatible = "ti,tca6408";
		reg = <0x21>;
		gpio-controller;
		#gpio-cells = <2>;
	};

	pcal6524_i2c0_x22: gpio@22 {
		compatible = "nxp,pcal6524";
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_pcal6524_i2c0_x22>;
		reg = <0x22>;
		gpio-controller;
		#gpio-cells = <2>;
		interrupt-controller;
		#interrupt-cells = <2>;
		interrupt-parent = <&lsio_gpio2>;
		interrupts = <9 IRQ_TYPE_EDGE_BOTH>;

		epon_hog: epon-select-hog {
			gpio-hog;
			gpios = <11 GPIO_ACTIVE_HIGH>;
			output-low;
			line-name = "epdev selelct";
		};
	};

	pcal6524_i2c0_x23: gpio@23 {
		compatible = "nxp,pcal6524";
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_pcal6524_i2c0_x23>;
		reg = <0x23>;
		gpio-controller;
		#gpio-cells = <2>;
		interrupt-controller;
		#interrupt-cells = <2>;
		interrupt-parent = <&lsio_gpio2>;
		interrupts = <8 IRQ_TYPE_EDGE_BOTH>;

		cfg_mux_mercury_i2s_sel {
			gpio-hog;
			gpios = <12 GPIO_ACTIVE_HIGH>;
			output-low;
			line-name = "cfg_mux_mercury_i2s_sel";
		};

		fec1_select_hog: fec1-select-hog {
			gpio-hog;
			gpios = <13 GPIO_ACTIVE_LOW>;
			output-high;
			line-name = "fec1_select";
		};

		wl_disable: m2-wifi-dis-hog {
			gpio-hog;
			gpios = <18 GPIO_ACTIVE_HIGH>;
			output-low;
			line-name = "m.2_wifi_dis_b";
		};
	};

	pca9548_1: pca9548@70 {
		compatible = "nxp,pca9548";
		#address-cells = <1>;
		#size-cells = <0>;
		reg = <0x70>;

		i2c@0 {
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <0x0>;

			fxls8967@19 {
				compatible = "nxp,fxls8967af";
				reg = <0x19>;
				status = "okay";
			};
		};

		i2c@1 {
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <0x1>;

			gnss@42 {
				reg = <0x42>;
				status = "disabled";
			};

			eeprom@50 {
				compatible = "atmel,24c08";
				pagesize = <16>;
				reg = <0x50>;
				status = "disabled";
			};
		};

		i2c@2 {
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <0x2>;
		};

		i2c@3 {
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <0x3>;

			clk_gen@6b {
				reg = <0x6b>;
				status = "disabled";
			};
		};

		i2c@4 {
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <0x4>;
		};

		i2c@5 {
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <0x5>;
		};

		i2c@6 {
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <0x6>;

			mercury_card@27 {
				reg = <0x27>;
				status = "disabled";
			};
		};

		i2c@7 {
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <0x7>;

			temp_sensor@49 {
				compatible = "nxp,pct2075";
				reg = <0x49>;
			};
		};
	};
};

&lsio_gpio2 {
	status = "okay";
};

&lsio_gpio4 {
	status = "okay";
};

&lsio_gpio5 {
	status = "okay";
};

&usdhc1 {
	pinctrl-names = "default", "state_100mhz", "state_200mhz";
	pinctrl-0 = <&pinctrl_usdhc1>;
	pinctrl-1 = <&pinctrl_usdhc1_100mhz>;
	pinctrl-2 = <&pinctrl_usdhc1_200mhz>;
	bus-width = <8>;
	no-sd;
	no-sdio;
	non-removable;
	status = "okay";
};

&eqos {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_eqos>;
	phy-mode = "rgmii-id";
	phy-handle = <&fixed0>;
	nvmem-cells = <&fec_mac1>;
	nvmem-cell-names = "mac-address";
	status = "okay";

	fixed0:fixed-link {
		speed = <1000>;
		full-duplex;
	};
};

&fec1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_fec1>;
	phy-mode = "rgmii-id";
	phy-handle = <&ethphy1>;
	fsl,magic-packet;
	nvmem-cells = <&fec_mac0>;
	nvmem-cell-names = "mac-address";
	phy-reset-gpios = <&pcal6524_i2c0_x22 20 GPIO_ACTIVE_LOW>;
	phy-reset-duration = <10>;
	phy-reset-post-delay = <150>;
	assigned-clocks = <&clk IMX_SC_R_ENET_0 IMX_SC_C_CLKDIV>;
	assigned-clock-rates = <12000000>;
	status = "okay";

	mdio {
		#address-cells = <1>;
		#size-cells = <0>;

		/* Realtek RTL8211F (0x001cc916) */
		ethphy1: ethernet-phy@1 {
			compatible = "ethernet-phy-ieee802.3-c22";
			interrupt-parent = <&pcal6524_i2c0_x23>;
			interrupts = <6 2>;
			reg = <1>;
			max-speed = <1000>;
			eee-broken-1000t;
		};
	};
};

&flexcan1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_flexcan1>;
	status = "okay";
};

&flexcan2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_flexcan2>;
	xceiver-supply = <&reg_can1_stby>;
	status = "okay";
};

&usdhc2 {
	pinctrl-names = "default", "state_100mhz", "state_200mhz";
	pinctrl-0 = <&pinctrl_usdhc2>;
	pinctrl-1 = <&pinctrl_usdhc2_100mhz>;
	pinctrl-2 = <&pinctrl_usdhc2_200mhz>;
	bus-width = <4>;
	cd-gpios = <&pcal6524_i2c0_x22 7 GPIO_ACTIVE_LOW>;
	vqmmc-supply = <&reg_usdhc2_vqmmc>;
	max-frequency = <100000000>;
	status = "disabled";
};

&usdhc3 {
	pinctrl-names = "default", "state_100mhz", "state_200mhz";
	pinctrl-0 = <&pinctrl_usdhc3>;
	pinctrl-1 = <&pinctrl_usdhc3_100mhz>;
	pinctrl-2 = <&pinctrl_usdhc3_200mhz>;
	bus-width = <4>;
	no-sd;
	non-removable;
	max-frequency = <100000000>;
	status = "disabled";
};

&pcieb{
	compatible = "fsl,imx8qxp-pcie","snps,dw-pcie";
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_pcieb>;
	clkreq-gpio = <&lsio_gpio4 1 GPIO_ACTIVE_LOW>;
	reset-gpio = <&lsio_gpio4 0 GPIO_ACTIVE_LOW>;
	ext_osc = <0>;
	epdev_on-supply = <&epdev_on>;
	status = "okay";
};

&lpspi1 {
	fsl,spi-num-chipselects = <1>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_lpspi1>;
	status = "okay";

	spidev@0 {
		compatible = "rohm,dh2228fv";
		spi-max-frequency = <3000000>;
		reg = <0>;
	};
};

&lpspi2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_lpspi2>;
	spi-slave;
	status = "okay";
};

&lpspi3 {
	num-cs = <2>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_lpspi3>;
	status = "okay";

	spidev@0 {
		compatible = "rohm,dh2228fv";
		spi-max-frequency = <3000000>;
		reg = <0>;
	};

	spidev@1 {
		compatible = "rohm,dh2228fv";
		spi-max-frequency = <3000000>;
		reg = <1>;
	};
};

&sai0 {
	#sound-dai-cells = <0>;
	assigned-clocks = <&clk IMX_SC_R_AUDIO_PLL_0 IMX_SC_PM_CLK_PLL>,
			<&clk IMX_SC_R_AUDIO_PLL_0 IMX_SC_PM_CLK_SLV_BUS>,
			<&clk IMX_SC_R_AUDIO_PLL_0 IMX_SC_PM_CLK_MST_BUS>,
			<&sai0_lpcg 0>;
	assigned-clock-rates = <786432000>, <49152000>, <12288000>, <49152000>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_sai0>;
	status = "okay";
};

&sai3 {
	#sound-dai-cells = <0>;
	assigned-clocks = <&clk IMX_SC_R_AUDIO_PLL_0 IMX_SC_PM_CLK_PLL>,
			<&clk IMX_SC_R_AUDIO_PLL_0 IMX_SC_PM_CLK_SLV_BUS>,
			<&clk IMX_SC_R_AUDIO_PLL_0 IMX_SC_PM_CLK_MST_BUS>,
			<&sai3_lpcg 0>;
	assigned-clock-rates = <786432000>, <49152000>, <12288000>, <49152000>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_sai3>;
	fsl,sai-asynchronous;
	status = "okay";
};

&iomuxc {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_hog>;

	pinctrl_hog: hoggrp {
		fsl,pins = <
			IMX8DXL_COMP_CTL_GPIO_1V8_3V3_GPIORHB_PAD	0x000514a0
			IMX8DXL_COMP_CTL_GPIO_1V8_3V3_GPIORHK_PAD	0x000014a0
		>;
	};

	pinctrl_usbotg1: otg1 {
		fsl,pins = <
			IMX8DXL_USB_SS3_TC0_CONN_USB_OTG1_PWR		0x00000021
		>;
	};

	pinctrl_usbotg2: otg2 {
		fsl,pins = <
			IMX8DXL_USB_SS3_TC1_CONN_USB_OTG2_PWR		0x00000021
		>;
	};

	pinctrl_pps: pps {
		fsl,pins = <
			IMX8DXL_ENET0_REFCLK_125M_25M_LSIO_GPIO5_IO09	0x04000021
		>;
	};

	pinctrl_flexcan1: flexcan1grp {
		fsl,pins = <
			IMX8DXL_FLEXCAN0_TX_ADMA_FLEXCAN0_TX	0x00000021
			IMX8DXL_FLEXCAN0_RX_ADMA_FLEXCAN0_RX	0x00000021
		>;
	};

	pinctrl_flexcan2: flexcan2grp {
		fsl,pins = <
			IMX8DXL_FLEXCAN1_TX_ADMA_FLEXCAN1_TX	0x00000021
			IMX8DXL_FLEXCAN1_RX_ADMA_FLEXCAN1_RX	0x00000021
		>;
	};

	pinctrl_flexspi0: flexspi0grp {
		fsl,pins = <
			IMX8DXL_QSPI0A_DATA0_LSIO_QSPI0A_DATA0		0x06000021
			IMX8DXL_QSPI0A_DATA1_LSIO_QSPI0A_DATA1		0x06000021
			IMX8DXL_QSPI0A_DATA2_LSIO_QSPI0A_DATA2		0x06000021
			IMX8DXL_QSPI0A_DATA3_LSIO_QSPI0A_DATA3		0x06000021
			IMX8DXL_QSPI0A_DQS_LSIO_QSPI0A_DQS		0x06000021
			IMX8DXL_QSPI0A_SS0_B_LSIO_QSPI0A_SS0_B		0x06000021
			IMX8DXL_QSPI0A_SCLK_LSIO_QSPI0A_SCLK		0x06000021
			IMX8DXL_QSPI0B_SCLK_LSIO_GPIO3_IO17		0x06000021 /* GNSS_WHEELTICK_1V8 */
			IMX8DXL_QSPI0B_DATA0_LSIO_QSPI0B_DATA0		0x06000021
			IMX8DXL_QSPI0B_DATA1_LSIO_QSPI0B_DATA1		0x06000021
			IMX8DXL_QSPI0B_DATA2_LSIO_QSPI0B_DATA2		0x06000021
			IMX8DXL_QSPI0B_DATA3_LSIO_QSPI0B_DATA3		0x06000021
			IMX8DXL_QSPI0B_DQS_LSIO_GPIO3_IO22		0x06000021 /* GNSS_DIR_1V8 */
			IMX8DXL_QSPI0B_SS0_B_LSIO_GPIO3_IO23		0x06000021 /* MERCURY_GPIO2_1V8 */
		>;
	};

	pinctrl_lpuart0: lpuart0grp {
		fsl,pins = <
			IMX8DXL_UART0_RX_ADMA_UART0_RX		0x06000020
			IMX8DXL_UART0_TX_ADMA_UART0_TX		0x06000020
		>;
	};

	pinctrl_pcieb: pcieagrp{
		fsl,pins = <
			IMX8DXL_PCIE_CTRL0_PERST_B_LSIO_GPIO4_IO00      0x06000021
			IMX8DXL_PCIE_CTRL0_CLKREQ_B_LSIO_GPIO4_IO01     0x06000021
			IMX8DXL_PCIE_CTRL0_WAKE_B_LSIO_GPIO4_IO02       0x04000021
		>;
	};

	pinctrl_lpuart1: lpuart1grp {
		fsl,pins = <
			IMX8DXL_UART1_TX_ADMA_UART1_TX          0x06000020
			IMX8DXL_UART1_RX_ADMA_UART1_RX          0x06000020
			IMX8DXL_UART1_RTS_B_ADMA_UART1_RTS_B    0x06000020
			IMX8DXL_UART1_CTS_B_ADMA_UART1_CTS_B    0x06000020
		>;
	};

	pinctrl_lpuart2: lpuart2grp {
		fsl,pins = <
			IMX8DXL_UART2_RX_ADMA_UART2_RX          0x06000020
			IMX8DXL_UART2_TX_ADMA_UART2_TX          0x06000020
		>;
	};

	pinctrl_lpuart3: lpuart3grp {
		fsl,pins = <
			IMX8DXL_FLEXCAN2_TX_ADMA_UART3_TX          0x06000020
			IMX8DXL_FLEXCAN2_RX_ADMA_UART3_RX          0x06000020
		>;
	};

	pinctrl_i2c0: i2c0grp {
		fsl,pins = <
			IMX8DXL_ADC_IN0_ADMA_I2C0_SCL		0x06000021
			IMX8DXL_ADC_IN1_ADMA_I2C0_SDA		0x06000021
		>;
	};

	pinctrl_cm40_lpuart: cm40_lpuartgrp {
		fsl,pins = <
			IMX8DXL_ADC_IN2_M40_UART0_RX		0x06000020
			IMX8DXL_ADC_IN3_M40_UART0_TX		0x06000020
		>;
	};

	pinctrl_usdhc1: usdhc1grp {
		fsl,pins = <
			IMX8DXL_EMMC0_CLK_CONN_EMMC0_CLK	0x06000041
			IMX8DXL_EMMC0_CMD_CONN_EMMC0_CMD	0x00000021
			IMX8DXL_EMMC0_DATA0_CONN_EMMC0_DATA0	0x00000021
			IMX8DXL_EMMC0_DATA1_CONN_EMMC0_DATA1	0x00000021
			IMX8DXL_EMMC0_DATA2_CONN_EMMC0_DATA2	0x00000021
			IMX8DXL_EMMC0_DATA3_CONN_EMMC0_DATA3	0x00000021
			IMX8DXL_EMMC0_DATA4_CONN_EMMC0_DATA4	0x00000021
			IMX8DXL_EMMC0_DATA5_CONN_EMMC0_DATA5	0x00000021
			IMX8DXL_EMMC0_DATA6_CONN_EMMC0_DATA6	0x00000021
			IMX8DXL_EMMC0_DATA7_CONN_EMMC0_DATA7	0x00000021
			IMX8DXL_EMMC0_STROBE_CONN_EMMC0_STROBE	0x00000041
		>;
	};

	pinctrl_usdhc1_100mhz: usdhc1grp100mhz {
		fsl,pins = <
			IMX8DXL_EMMC0_CLK_CONN_EMMC0_CLK	0x06000041
			IMX8DXL_EMMC0_CMD_CONN_EMMC0_CMD	0x00000021
			IMX8DXL_EMMC0_DATA0_CONN_EMMC0_DATA0	0x00000021
			IMX8DXL_EMMC0_DATA1_CONN_EMMC0_DATA1	0x00000021
			IMX8DXL_EMMC0_DATA2_CONN_EMMC0_DATA2	0x00000021
			IMX8DXL_EMMC0_DATA3_CONN_EMMC0_DATA3	0x00000021
			IMX8DXL_EMMC0_DATA4_CONN_EMMC0_DATA4	0x00000021
			IMX8DXL_EMMC0_DATA5_CONN_EMMC0_DATA5	0x00000021
			IMX8DXL_EMMC0_DATA6_CONN_EMMC0_DATA6	0x00000021
			IMX8DXL_EMMC0_DATA7_CONN_EMMC0_DATA7	0x00000021
			IMX8DXL_EMMC0_STROBE_CONN_EMMC0_STROBE	0x00000041
		>;
	};

	pinctrl_usdhc1_200mhz: usdhc1grp200mhz {
		fsl,pins = <
			IMX8DXL_EMMC0_CLK_CONN_EMMC0_CLK	0x06000041
			IMX8DXL_EMMC0_CMD_CONN_EMMC0_CMD	0x00000021
			IMX8DXL_EMMC0_DATA0_CONN_EMMC0_DATA0	0x00000021
			IMX8DXL_EMMC0_DATA1_CONN_EMMC0_DATA1	0x00000021
			IMX8DXL_EMMC0_DATA2_CONN_EMMC0_DATA2	0x00000021
			IMX8DXL_EMMC0_DATA3_CONN_EMMC0_DATA3	0x00000021
			IMX8DXL_EMMC0_DATA4_CONN_EMMC0_DATA4	0x00000021
			IMX8DXL_EMMC0_DATA5_CONN_EMMC0_DATA5	0x00000021
			IMX8DXL_EMMC0_DATA6_CONN_EMMC0_DATA6	0x00000021
			IMX8DXL_EMMC0_DATA7_CONN_EMMC0_DATA7	0x00000021
			IMX8DXL_EMMC0_STROBE_CONN_EMMC0_STROBE	0x00000041
		>;
	};

	pinctrl_eqos_mdio: eqosmdiogrp {
		fsl,pins = <
			IMX8DXL_ENET0_MDC_CONN_ENET0_MDC		0x06000020
			IMX8DXL_ENET0_MDIO_CONN_EQOS_MDIO		0x06000020
		>;
	};

	pinctrl_eqos: eqosgrp {
		fsl,pins = <
			IMX8DXL_ENET1_RGMII_TX_CTL_CONN_EQOS_RGMII_TX_CTL	0x06000020
			IMX8DXL_ENET1_RGMII_TXC_CONN_EQOS_RGMII_TXC		0x06000020
			IMX8DXL_ENET1_RGMII_TXD0_CONN_EQOS_RGMII_TXD0		0x06000020
			IMX8DXL_ENET1_RGMII_TXD1_CONN_EQOS_RGMII_TXD1		0x06000020
			IMX8DXL_ENET1_RGMII_TXD2_CONN_EQOS_RGMII_TXD2		0x06000020
			IMX8DXL_ENET1_RGMII_TXD3_CONN_EQOS_RGMII_TXD3		0x06000020
			IMX8DXL_ENET1_RGMII_RXC_CONN_EQOS_RGMII_RXC		0x06000020
			IMX8DXL_ENET1_RGMII_RX_CTL_CONN_EQOS_RGMII_RX_CTL	0x06000020
			IMX8DXL_ENET1_RGMII_RXD0_CONN_EQOS_RGMII_RXD0		0x06000020
			IMX8DXL_ENET1_RGMII_RXD1_CONN_EQOS_RGMII_RXD1		0x06000020
			IMX8DXL_ENET1_RGMII_RXD2_CONN_EQOS_RGMII_RXD2		0x06000020
			IMX8DXL_ENET1_RGMII_RXD3_CONN_EQOS_RGMII_RXD3		0x06000020
		>;
	};

	pinctrl_fec1: fec1grp {
		fsl,pins = <
			IMX8DXL_ENET0_MDC_CONN_ENET0_MDC			0x06000020
			IMX8DXL_ENET0_MDIO_CONN_ENET0_MDIO			0x06000020
			IMX8DXL_ENET0_RGMII_TX_CTL_CONN_ENET0_RGMII_TX_CTL	0x00000060
			IMX8DXL_ENET0_RGMII_TXC_CONN_ENET0_RGMII_TXC		0x00000060
			IMX8DXL_ENET0_RGMII_TXD0_CONN_ENET0_RGMII_TXD0		0x00000060
			IMX8DXL_ENET0_RGMII_TXD1_CONN_ENET0_RGMII_TXD1		0x00000060
			IMX8DXL_ENET0_RGMII_TXD2_CONN_ENET0_RGMII_TXD2		0x00000060
			IMX8DXL_ENET0_RGMII_TXD3_CONN_ENET0_RGMII_TXD3		0x00000060
			IMX8DXL_ENET0_RGMII_RXC_CONN_ENET0_RGMII_RXC		0x00000060
			IMX8DXL_ENET0_RGMII_RX_CTL_CONN_ENET0_RGMII_RX_CTL	0x00000060
			IMX8DXL_ENET0_RGMII_RXD0_CONN_ENET0_RGMII_RXD0		0x00000060
			IMX8DXL_ENET0_RGMII_RXD1_CONN_ENET0_RGMII_RXD1		0x00000060
			IMX8DXL_ENET0_RGMII_RXD2_CONN_ENET0_RGMII_RXD2		0x00000060
			IMX8DXL_ENET0_RGMII_RXD3_CONN_ENET0_RGMII_RXD3		0x00000060
		>;
	};

	pinctrl_usdhc2: usdhc2grp {
		fsl,pins = <
			IMX8DXL_ENET0_RGMII_RXC_CONN_USDHC1_CLK		0x06000041
			IMX8DXL_ENET0_RGMII_RX_CTL_CONN_USDHC1_CMD	0x00000021
			IMX8DXL_ENET0_RGMII_RXD0_CONN_USDHC1_DATA0	0x00000021
			IMX8DXL_ENET0_RGMII_RXD1_CONN_USDHC1_DATA1	0x00000021
			IMX8DXL_ENET0_RGMII_RXD2_CONN_USDHC1_DATA2	0x00000021
			IMX8DXL_ENET0_RGMII_RXD3_CONN_USDHC1_DATA3	0x00000021
		>;
	};

	pinctrl_usdhc2_100mhz: usdhc2grp100mhz {
		fsl,pins = <
			IMX8DXL_ENET0_RGMII_RXC_CONN_USDHC1_CLK		0x06000041
			IMX8DXL_ENET0_RGMII_RX_CTL_CONN_USDHC1_CMD	0x00000021
			IMX8DXL_ENET0_RGMII_RXD0_CONN_USDHC1_DATA0	0x00000021
			IMX8DXL_ENET0_RGMII_RXD1_CONN_USDHC1_DATA1	0x00000021
			IMX8DXL_ENET0_RGMII_RXD2_CONN_USDHC1_DATA2	0x00000021
			IMX8DXL_ENET0_RGMII_RXD3_CONN_USDHC1_DATA3	0x00000021
		>;
	};

	pinctrl_usdhc2_200mhz: usdhc2grp200mhz {
		fsl,pins = <
			IMX8DXL_ENET0_RGMII_RXC_CONN_USDHC1_CLK		0x06000041
			IMX8DXL_ENET0_RGMII_RX_CTL_CONN_USDHC1_CMD	0x00000021
			IMX8DXL_ENET0_RGMII_RXD0_CONN_USDHC1_DATA0	0x00000021
			IMX8DXL_ENET0_RGMII_RXD1_CONN_USDHC1_DATA1	0x00000021
			IMX8DXL_ENET0_RGMII_RXD2_CONN_USDHC1_DATA2	0x00000021
			IMX8DXL_ENET0_RGMII_RXD3_CONN_USDHC1_DATA3	0x00000021
		>;
	};

	pinctrl_usdhc3: usdhc3grp {
		fsl,pins = <
			IMX8DXL_ENET0_RGMII_TXC_CONN_USDHC2_CLK         0x06000041
			IMX8DXL_ENET0_RGMII_TX_CTL_CONN_USDHC2_CMD      0x00000021
			IMX8DXL_ENET0_RGMII_TXD0_CONN_USDHC2_DATA0      0x00000021
			IMX8DXL_ENET0_RGMII_TXD1_CONN_USDHC2_DATA1      0x00000021
			IMX8DXL_ENET0_RGMII_TXD2_CONN_USDHC2_DATA2      0x00000021
			IMX8DXL_ENET0_RGMII_TXD3_CONN_USDHC2_DATA3      0x00000021
		>;
	};

	pinctrl_usdhc3_100mhz: usdhc3grp100mhz {
		fsl,pins = <
			IMX8DXL_ENET0_RGMII_TXC_CONN_USDHC2_CLK         0x06000041
			IMX8DXL_ENET0_RGMII_TX_CTL_CONN_USDHC2_CMD      0x00000021
			IMX8DXL_ENET0_RGMII_TXD0_CONN_USDHC2_DATA0      0x00000021
			IMX8DXL_ENET0_RGMII_TXD1_CONN_USDHC2_DATA1      0x00000021
			IMX8DXL_ENET0_RGMII_TXD2_CONN_USDHC2_DATA2      0x00000021
			IMX8DXL_ENET0_RGMII_TXD3_CONN_USDHC2_DATA3      0x00000021
		>;
	};

	pinctrl_usdhc3_200mhz: usdhc3grp200mhz {
		fsl,pins = <
			IMX8DXL_ENET0_RGMII_TXC_CONN_USDHC2_CLK         0x06000041
			IMX8DXL_ENET0_RGMII_TX_CTL_CONN_USDHC2_CMD      0x00000021
			IMX8DXL_ENET0_RGMII_TXD0_CONN_USDHC2_DATA0      0x00000021
			IMX8DXL_ENET0_RGMII_TXD1_CONN_USDHC2_DATA1      0x00000021
			IMX8DXL_ENET0_RGMII_TXD2_CONN_USDHC2_DATA2      0x00000021
			IMX8DXL_ENET0_RGMII_TXD3_CONN_USDHC2_DATA3      0x00000021
		>;
	};

	pinctrl_pcal6524_i2c0_x22: pcal6524i2c0x22grp {
		fsl,pins = <
			IMX8DXL_SNVS_TAMPER_IN0_LSIO_GPIO2_IO09_IN	0x24000021
		>;
	};

	pinctrl_pcal6524_i2c0_x23: pcal6524i2c0x23grp {
		fsl,pins = <
			IMX8DXL_SNVS_TAMPER_OUT4_LSIO_GPIO2_IO08_IN	0x24000021
		>;
	};

	pinctrl_lpspi1: lpspi1grp {
		fsl,pins = <
			IMX8DXL_SPI1_SCK_ADMA_SPI1_SCK          0x6000040
			IMX8DXL_SPI1_SDO_ADMA_SPI1_SDO          0x6000040
			IMX8DXL_SPI1_SDI_ADMA_SPI1_SDI          0x6000040
			IMX8DXL_SPI1_CS0_ADMA_SPI1_CS0          0x6000040
		>;
	};

	pinctrl_lpspi2: lpspi2grp {
		fsl,pins = <
			IMX8DXL_USDHC1_VSELECT_ADMA_SPI2_SDO    0x6000040
			IMX8DXL_USDHC1_WP_ADMA_SPI2_SDI         0x6000040
			IMX8DXL_USDHC1_CD_B_ADMA_SPI2_CS0       0x6000040
			IMX8DXL_USDHC1_RESET_B_ADMA_SPI2_SCK    0x6000040
		>;
	};

	pinctrl_lpspi3: lpspi3grp {
		fsl,pins = <
			IMX8DXL_SPI3_SCK_ADMA_SPI3_SCK          0x6000040
			IMX8DXL_SPI3_SDO_ADMA_SPI3_SDO          0x6000040
			IMX8DXL_SPI3_SDI_ADMA_SPI3_SDI          0x6000040
			IMX8DXL_SPI3_CS0_ADMA_SPI3_CS0          0x6000040
			IMX8DXL_SPI3_CS1_ADMA_SPI3_CS1          0x6000040
		>;
	};

	pinctrl_sai0: sai0grp {
		fsl,pins = <
			IMX8DXL_SPI0_CS0_ADMA_SAI0_RXD		0x06000040
			IMX8DXL_SPI0_SCK_ADMA_SAI0_TXC		0x06000040
			IMX8DXL_SPI0_SDI_ADMA_SAI0_TXD		0x06000040
			IMX8DXL_SPI0_SDO_ADMA_SAI0_TXFS		0x06000040
		>;
	};

	pinctrl_sai3: sai3grp {
		fsl,pins = <
			IMX8DXL_SNVS_TAMPER_IN1_ADMA_SAI3_RXC    0x06000040
			IMX8DXL_SNVS_TAMPER_IN3_ADMA_SAI3_RXFS   0x06000040
			IMX8DXL_SNVS_TAMPER_IN2_ADMA_SAI3_RXD    0x06000060
		>;
	};
};
