[2025-07-14 11:33:55 UTC] iverilog '-Wall' '-g2012' design.sv testbench.sv  && unbuffer vvp a.out  
Time	A	B	Sel	Result
10	0011	0001	000	0100
20	0110	0011	001	0011
30	1010	1100	010	1000
40	1010	0101	011	1111
50	1111	0000	100	0000
testbench.sv:34: $finish called at 50 (1s)
Done