#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Fri Apr 24 10:40:03 2020
# Process ID: 19584
# Current directory: F:/1fr/HWnLABS/CA/labs/lab2/CSR
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1256 F:\1fr\HWnLABS\CA\labs\lab2\CSR\CSR.xpr
# Log file: F:/1fr/HWnLABS/CA/labs/lab2/CSR/vivado.log
# Journal file: F:/1fr/HWnLABS/CA/labs/lab2/CSR\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/1fr/HWnLABS/CA/labs/lab2/CSR/CSR.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 756.523 ; gain = 50.461
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/1fr/HWnLABS/CA/labs/lab2/CSR/CSR.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/1fr/HWnLABS/CA/labs/lab2/CSR/CSR.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testBench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/1fr/HWnLABS/CA/labs/lab2/CSR/CSR.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto feafc26b86bf4ababae2ddbe1e35ab93 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testBench_behav xil_defaultlib.testBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 3 for port src_reg_en_EX [F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/RV32ICore.v:305]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/1fr/HWnLABS/CA/labs/lab2/CSR/CSR.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testBench_behav -key {Behavioral:sim_1:Functional:testBench} -tclbatch {testBench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source testBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Initialing reg values...
Loading DataCache Content from file...
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 827.762 ; gain = 21.395
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/1fr/HWnLABS/CA/labs/lab2/CSR/CSR.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/1fr/HWnLABS/CA/labs/lab2/CSR/CSR.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testBench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/1fr/HWnLABS/CA/labs/lab2/CSR/CSR.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/1fr/HWnLABS/CA/labs/lab2/CSR/CSR.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto feafc26b86bf4ababae2ddbe1e35ab93 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testBench_behav xil_defaultlib.testBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 3 for port src_reg_en_EX [F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/RV32ICore.v:305]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
Initialing reg values...
Loading DataCache Content from file...
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 834.266 ; gain = 0.000
run 30 us
Loading InstCache Content from file...
Start Instruction Execution!
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/1fr/HWnLABS/CA/labs/lab2/CSR/CSR.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/1fr/HWnLABS/CA/labs/lab2/CSR/CSR.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/IdExSegReg/AddrEx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Addr_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/ExMemSegReg/AddrMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Addr_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/MemWbSegReg/AddrWb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Addr_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/IdExSegReg/BrTarget.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BR_Target_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/BranchDecision.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BranchDecision
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/CSR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CSR_RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/CSR_ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CSRALU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/ControllerDecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControllerDecoder
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/IdExSegReg/CtrlEx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ctrl_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/ExMemSegReg/CtrlMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ctrl_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/MemWbSegReg/CtrlWb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ctrl_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/Cache/DataCache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataCache
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/DataExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/GeneralRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/Hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HarzardUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/IfIdSegReg/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/ImmExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/Cache/InstructionCache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionCache
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/NPCGenerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NPC_Generator
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/IdExSegReg/Op1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Op1_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/IdExSegReg/Op2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Op2_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_IF
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/IdExSegReg/PcEx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/IfIdSegReg/PcId.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/RV32ICore.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RV32ICore
INFO: [VRFC 10-2458] undeclared symbol CSR_type, assumed default net type wire [F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/RV32ICore.v:212]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/IdExSegReg/Reg2Ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reg2_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/ExMemSegReg/Reg2Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reg2_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/ExMemSegReg/Result.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Result_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/MemWbSegReg/WbData.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WB_Data_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/Simulation/testBench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testBench
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/1fr/HWnLABS/CA/labs/lab2/CSR/CSR.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/1fr/HWnLABS/CA/labs/lab2/CSR/CSR.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto feafc26b86bf4ababae2ddbe1e35ab93 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testBench_behav xil_defaultlib.testBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 3 for port src_reg_en_EX [F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/RV32ICore.v:305]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.NPC_Generator
Compiling module xil_defaultlib.PC_IF
Compiling module xil_defaultlib.PC_ID
Compiling module xil_defaultlib.InstructionCache
Compiling module xil_defaultlib.IR_ID
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.CSR_RegisterFile
Compiling module xil_defaultlib.ControllerDecoder
Compiling module xil_defaultlib.ImmExtend
Compiling module xil_defaultlib.PC_EX
Compiling module xil_defaultlib.BR_Target_EX
Compiling module xil_defaultlib.Op1_EX
Compiling module xil_defaultlib.Op2_EX
Compiling module xil_defaultlib.Reg2_EX
Compiling module xil_defaultlib.Addr_EX
Compiling module xil_defaultlib.Ctrl_EX
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.CSRALU
Compiling module xil_defaultlib.BranchDecision
Compiling module xil_defaultlib.Result_MEM
Compiling module xil_defaultlib.Reg2_MEM
Compiling module xil_defaultlib.Addr_MEM
Compiling module xil_defaultlib.Ctrl_MEM
Compiling module xil_defaultlib.DataCache
Compiling module xil_defaultlib.DataExtend
Compiling module xil_defaultlib.WB_Data_WB
Compiling module xil_defaultlib.Addr_WB
Compiling module xil_defaultlib.Ctrl_WB
Compiling module xil_defaultlib.HarzardUnit
Compiling module xil_defaultlib.RV32ICore
Compiling module xil_defaultlib.testBench
WARNING: [XSIM 43-3373] "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/Simulation/testBench.v" Line 76. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/Simulation/testBench.v" Line 90. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/Simulation/testBench.v" Line 101. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/Simulation/testBench.v" Line 115. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot testBench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
Initialing reg values...
Loading DataCache Content from file...
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 837.832 ; gain = 0.000
run 30 us
Loading InstCache Content from file...
Start Instruction Execution!
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/1fr/HWnLABS/CA/labs/lab2/CSR/CSR.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/1fr/HWnLABS/CA/labs/lab2/CSR/CSR.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/IdExSegReg/AddrEx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Addr_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/ExMemSegReg/AddrMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Addr_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/MemWbSegReg/AddrWb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Addr_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/IdExSegReg/BrTarget.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BR_Target_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/BranchDecision.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BranchDecision
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/CSR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CSR_RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/CSR_ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CSRALU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/ControllerDecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControllerDecoder
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/IdExSegReg/CtrlEx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ctrl_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/ExMemSegReg/CtrlMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ctrl_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/MemWbSegReg/CtrlWb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ctrl_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/Cache/DataCache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataCache
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/DataExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/GeneralRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/Hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HarzardUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/IfIdSegReg/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/ImmExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/Cache/InstructionCache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionCache
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/NPCGenerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NPC_Generator
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/IdExSegReg/Op1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Op1_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/IdExSegReg/Op2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Op2_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_IF
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/IdExSegReg/PcEx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/IfIdSegReg/PcId.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/RV32ICore.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RV32ICore
INFO: [VRFC 10-2458] undeclared symbol CSR_type, assumed default net type wire [F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/RV32ICore.v:212]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/IdExSegReg/Reg2Ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reg2_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/ExMemSegReg/Reg2Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reg2_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/ExMemSegReg/Result.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Result_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/MemWbSegReg/WbData.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WB_Data_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/Simulation/testBench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testBench
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/1fr/HWnLABS/CA/labs/lab2/CSR/CSR.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/1fr/HWnLABS/CA/labs/lab2/CSR/CSR.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto feafc26b86bf4ababae2ddbe1e35ab93 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testBench_behav xil_defaultlib.testBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 3 for port src_reg_en_EX [F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/RV32ICore.v:305]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.NPC_Generator
Compiling module xil_defaultlib.PC_IF
Compiling module xil_defaultlib.PC_ID
Compiling module xil_defaultlib.InstructionCache
Compiling module xil_defaultlib.IR_ID
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.CSR_RegisterFile
Compiling module xil_defaultlib.ControllerDecoder
Compiling module xil_defaultlib.ImmExtend
Compiling module xil_defaultlib.PC_EX
Compiling module xil_defaultlib.BR_Target_EX
Compiling module xil_defaultlib.Op1_EX
Compiling module xil_defaultlib.Op2_EX
Compiling module xil_defaultlib.Reg2_EX
Compiling module xil_defaultlib.Addr_EX
Compiling module xil_defaultlib.Ctrl_EX
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.CSRALU
Compiling module xil_defaultlib.BranchDecision
Compiling module xil_defaultlib.Result_MEM
Compiling module xil_defaultlib.Reg2_MEM
Compiling module xil_defaultlib.Addr_MEM
Compiling module xil_defaultlib.Ctrl_MEM
Compiling module xil_defaultlib.DataCache
Compiling module xil_defaultlib.DataExtend
Compiling module xil_defaultlib.WB_Data_WB
Compiling module xil_defaultlib.Addr_WB
Compiling module xil_defaultlib.Ctrl_WB
Compiling module xil_defaultlib.HarzardUnit
Compiling module xil_defaultlib.RV32ICore
Compiling module xil_defaultlib.testBench
WARNING: [XSIM 43-3373] "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/Simulation/testBench.v" Line 76. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/Simulation/testBench.v" Line 90. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/Simulation/testBench.v" Line 101. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/Simulation/testBench.v" Line 115. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot testBench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
Initialing reg values...
Loading DataCache Content from file...
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 840.984 ; gain = 0.000
run 30 us
Loading InstCache Content from file...
Start Instruction Execution!
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/1fr/HWnLABS/CA/labs/lab2/CSR/CSR.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/1fr/HWnLABS/CA/labs/lab2/CSR/CSR.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/IdExSegReg/AddrEx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Addr_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/ExMemSegReg/AddrMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Addr_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/MemWbSegReg/AddrWb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Addr_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/IdExSegReg/BrTarget.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BR_Target_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/BranchDecision.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BranchDecision
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/CSR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CSR_RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/CSR_ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CSRALU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/ControllerDecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControllerDecoder
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/IdExSegReg/CtrlEx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ctrl_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/ExMemSegReg/CtrlMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ctrl_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/MemWbSegReg/CtrlWb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ctrl_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/Cache/DataCache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataCache
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/DataExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/GeneralRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/Hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HarzardUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/IfIdSegReg/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/ImmExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/Cache/InstructionCache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionCache
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/NPCGenerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NPC_Generator
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/IdExSegReg/Op1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Op1_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/IdExSegReg/Op2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Op2_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_IF
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/IdExSegReg/PcEx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/IfIdSegReg/PcId.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/RV32ICore.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RV32ICore
INFO: [VRFC 10-2458] undeclared symbol CSR_type, assumed default net type wire [F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/RV32ICore.v:212]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/IdExSegReg/Reg2Ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reg2_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/ExMemSegReg/Reg2Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reg2_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/ExMemSegReg/Result.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Result_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/MemWbSegReg/WbData.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WB_Data_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/Simulation/testBench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testBench
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/1fr/HWnLABS/CA/labs/lab2/CSR/CSR.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/1fr/HWnLABS/CA/labs/lab2/CSR/CSR.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto feafc26b86bf4ababae2ddbe1e35ab93 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testBench_behav xil_defaultlib.testBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 3 for port src_reg_en_EX [F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/RV32ICore.v:305]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.NPC_Generator
Compiling module xil_defaultlib.PC_IF
Compiling module xil_defaultlib.PC_ID
Compiling module xil_defaultlib.InstructionCache
Compiling module xil_defaultlib.IR_ID
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.CSR_RegisterFile
Compiling module xil_defaultlib.ControllerDecoder
Compiling module xil_defaultlib.ImmExtend
Compiling module xil_defaultlib.PC_EX
Compiling module xil_defaultlib.BR_Target_EX
Compiling module xil_defaultlib.Op1_EX
Compiling module xil_defaultlib.Op2_EX
Compiling module xil_defaultlib.Reg2_EX
Compiling module xil_defaultlib.Addr_EX
Compiling module xil_defaultlib.Ctrl_EX
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.CSRALU
Compiling module xil_defaultlib.BranchDecision
Compiling module xil_defaultlib.Result_MEM
Compiling module xil_defaultlib.Reg2_MEM
Compiling module xil_defaultlib.Addr_MEM
Compiling module xil_defaultlib.Ctrl_MEM
Compiling module xil_defaultlib.DataCache
Compiling module xil_defaultlib.DataExtend
Compiling module xil_defaultlib.WB_Data_WB
Compiling module xil_defaultlib.Addr_WB
Compiling module xil_defaultlib.Ctrl_WB
Compiling module xil_defaultlib.HarzardUnit
Compiling module xil_defaultlib.RV32ICore
Compiling module xil_defaultlib.testBench
WARNING: [XSIM 43-3373] "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/Simulation/testBench.v" Line 76. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/Simulation/testBench.v" Line 90. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/Simulation/testBench.v" Line 101. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/Simulation/testBench.v" Line 115. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot testBench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
Initialing reg values...
Loading DataCache Content from file...
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 853.992 ; gain = 0.000
run 30 us
Loading InstCache Content from file...
Start Instruction Execution!
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/1fr/HWnLABS/CA/labs/lab2/CSR/CSR.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/1fr/HWnLABS/CA/labs/lab2/CSR/CSR.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/IdExSegReg/AddrEx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Addr_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/ExMemSegReg/AddrMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Addr_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/MemWbSegReg/AddrWb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Addr_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/IdExSegReg/BrTarget.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BR_Target_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/BranchDecision.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BranchDecision
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/CSR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CSR_RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/CSR_ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CSRALU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/ControllerDecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControllerDecoder
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/IdExSegReg/CtrlEx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ctrl_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/ExMemSegReg/CtrlMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ctrl_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/MemWbSegReg/CtrlWb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ctrl_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/Cache/DataCache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataCache
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/DataExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/GeneralRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/Hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HarzardUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/IfIdSegReg/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/ImmExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/Cache/InstructionCache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionCache
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/NPCGenerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NPC_Generator
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/IdExSegReg/Op1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Op1_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/IdExSegReg/Op2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Op2_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_IF
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/IdExSegReg/PcEx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/IfIdSegReg/PcId.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/RV32ICore.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RV32ICore
INFO: [VRFC 10-2458] undeclared symbol CSR_type, assumed default net type wire [F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/RV32ICore.v:212]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/IdExSegReg/Reg2Ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reg2_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/ExMemSegReg/Reg2Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reg2_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/ExMemSegReg/Result.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Result_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/MemWbSegReg/WbData.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WB_Data_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/Simulation/testBench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testBench
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/1fr/HWnLABS/CA/labs/lab2/CSR/CSR.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/1fr/HWnLABS/CA/labs/lab2/CSR/CSR.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto feafc26b86bf4ababae2ddbe1e35ab93 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testBench_behav xil_defaultlib.testBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 3 for port src_reg_en_EX [F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/RV32ICore.v:305]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.NPC_Generator
Compiling module xil_defaultlib.PC_IF
Compiling module xil_defaultlib.PC_ID
Compiling module xil_defaultlib.InstructionCache
Compiling module xil_defaultlib.IR_ID
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.CSR_RegisterFile
Compiling module xil_defaultlib.ControllerDecoder
Compiling module xil_defaultlib.ImmExtend
Compiling module xil_defaultlib.PC_EX
Compiling module xil_defaultlib.BR_Target_EX
Compiling module xil_defaultlib.Op1_EX
Compiling module xil_defaultlib.Op2_EX
Compiling module xil_defaultlib.Reg2_EX
Compiling module xil_defaultlib.Addr_EX
Compiling module xil_defaultlib.Ctrl_EX
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.CSRALU
Compiling module xil_defaultlib.BranchDecision
Compiling module xil_defaultlib.Result_MEM
Compiling module xil_defaultlib.Reg2_MEM
Compiling module xil_defaultlib.Addr_MEM
Compiling module xil_defaultlib.Ctrl_MEM
Compiling module xil_defaultlib.DataCache
Compiling module xil_defaultlib.DataExtend
Compiling module xil_defaultlib.WB_Data_WB
Compiling module xil_defaultlib.Addr_WB
Compiling module xil_defaultlib.Ctrl_WB
Compiling module xil_defaultlib.HarzardUnit
Compiling module xil_defaultlib.RV32ICore
Compiling module xil_defaultlib.testBench
WARNING: [XSIM 43-3373] "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/Simulation/testBench.v" Line 76. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/Simulation/testBench.v" Line 90. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/Simulation/testBench.v" Line 101. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/Simulation/testBench.v" Line 115. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot testBench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
Initialing reg values...
Loading DataCache Content from file...
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 855.012 ; gain = 0.066
run 30 us
Loading InstCache Content from file...
Start Instruction Execution!
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/1fr/HWnLABS/CA/labs/lab2/CSR/CSR.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/1fr/HWnLABS/CA/labs/lab2/CSR/CSR.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/IdExSegReg/AddrEx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Addr_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/ExMemSegReg/AddrMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Addr_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/MemWbSegReg/AddrWb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Addr_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/IdExSegReg/BrTarget.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BR_Target_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/BranchDecision.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BranchDecision
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/CSR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CSR_RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/CSR_ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CSRALU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/ControllerDecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControllerDecoder
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/IdExSegReg/CtrlEx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ctrl_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/ExMemSegReg/CtrlMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ctrl_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/MemWbSegReg/CtrlWb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ctrl_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/Cache/DataCache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataCache
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/DataExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/GeneralRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/Hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HarzardUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/IfIdSegReg/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/ImmExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/Cache/InstructionCache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionCache
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/NPCGenerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NPC_Generator
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/IdExSegReg/Op1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Op1_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/IdExSegReg/Op2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Op2_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_IF
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/IdExSegReg/PcEx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/IfIdSegReg/PcId.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/RV32ICore.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RV32ICore
INFO: [VRFC 10-2458] undeclared symbol CSR_type, assumed default net type wire [F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/RV32ICore.v:212]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/IdExSegReg/Reg2Ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reg2_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/ExMemSegReg/Reg2Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reg2_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/ExMemSegReg/Result.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Result_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/MemWbSegReg/WbData.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WB_Data_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/Simulation/testBench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testBench
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/1fr/HWnLABS/CA/labs/lab2/CSR/CSR.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/1fr/HWnLABS/CA/labs/lab2/CSR/CSR.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto feafc26b86bf4ababae2ddbe1e35ab93 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testBench_behav xil_defaultlib.testBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 3 for port src_reg_en_EX [F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/RV32ICore.v:305]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.NPC_Generator
Compiling module xil_defaultlib.PC_IF
Compiling module xil_defaultlib.PC_ID
Compiling module xil_defaultlib.InstructionCache
Compiling module xil_defaultlib.IR_ID
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.CSR_RegisterFile
Compiling module xil_defaultlib.ControllerDecoder
Compiling module xil_defaultlib.ImmExtend
Compiling module xil_defaultlib.PC_EX
Compiling module xil_defaultlib.BR_Target_EX
Compiling module xil_defaultlib.Op1_EX
Compiling module xil_defaultlib.Op2_EX
Compiling module xil_defaultlib.Reg2_EX
Compiling module xil_defaultlib.Addr_EX
Compiling module xil_defaultlib.Ctrl_EX
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.CSRALU
Compiling module xil_defaultlib.BranchDecision
Compiling module xil_defaultlib.Result_MEM
Compiling module xil_defaultlib.Reg2_MEM
Compiling module xil_defaultlib.Addr_MEM
Compiling module xil_defaultlib.Ctrl_MEM
Compiling module xil_defaultlib.DataCache
Compiling module xil_defaultlib.DataExtend
Compiling module xil_defaultlib.WB_Data_WB
Compiling module xil_defaultlib.Addr_WB
Compiling module xil_defaultlib.Ctrl_WB
Compiling module xil_defaultlib.HarzardUnit
Compiling module xil_defaultlib.RV32ICore
Compiling module xil_defaultlib.testBench
WARNING: [XSIM 43-3373] "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/Simulation/testBench.v" Line 76. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/Simulation/testBench.v" Line 90. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/Simulation/testBench.v" Line 101. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/Simulation/testBench.v" Line 115. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot testBench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
Initialing reg values...
Loading DataCache Content from file...
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 855.012 ; gain = 0.000
run 30 us
Loading InstCache Content from file...
Start Instruction Execution!
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/1fr/HWnLABS/CA/labs/lab2/CSR/CSR.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/1fr/HWnLABS/CA/labs/lab2/CSR/CSR.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/IdExSegReg/AddrEx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Addr_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/ExMemSegReg/AddrMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Addr_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/MemWbSegReg/AddrWb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Addr_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/IdExSegReg/BrTarget.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BR_Target_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/BranchDecision.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BranchDecision
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/CSR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CSR_RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/CSR_ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CSRALU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/ControllerDecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControllerDecoder
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/IdExSegReg/CtrlEx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ctrl_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/ExMemSegReg/CtrlMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ctrl_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/MemWbSegReg/CtrlWb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ctrl_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/Cache/DataCache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataCache
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/DataExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/GeneralRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/Hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HarzardUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/IfIdSegReg/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/ImmExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/Cache/InstructionCache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionCache
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/NPCGenerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NPC_Generator
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/IdExSegReg/Op1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Op1_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/IdExSegReg/Op2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Op2_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_IF
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/IdExSegReg/PcEx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/IfIdSegReg/PcId.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/RV32ICore.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RV32ICore
INFO: [VRFC 10-2458] undeclared symbol CSR_type, assumed default net type wire [F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/RV32ICore.v:212]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/IdExSegReg/Reg2Ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reg2_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/ExMemSegReg/Reg2Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reg2_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/ExMemSegReg/Result.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Result_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/MemWbSegReg/WbData.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WB_Data_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/Simulation/testBench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testBench
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/1fr/HWnLABS/CA/labs/lab2/CSR/CSR.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/1fr/HWnLABS/CA/labs/lab2/CSR/CSR.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto feafc26b86bf4ababae2ddbe1e35ab93 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testBench_behav xil_defaultlib.testBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 3 for port src_reg_en_EX [F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/RV32ICore.v:305]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.NPC_Generator
Compiling module xil_defaultlib.PC_IF
Compiling module xil_defaultlib.PC_ID
Compiling module xil_defaultlib.InstructionCache
Compiling module xil_defaultlib.IR_ID
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.CSR_RegisterFile
Compiling module xil_defaultlib.ControllerDecoder
Compiling module xil_defaultlib.ImmExtend
Compiling module xil_defaultlib.PC_EX
Compiling module xil_defaultlib.BR_Target_EX
Compiling module xil_defaultlib.Op1_EX
Compiling module xil_defaultlib.Op2_EX
Compiling module xil_defaultlib.Reg2_EX
Compiling module xil_defaultlib.Addr_EX
Compiling module xil_defaultlib.Ctrl_EX
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.CSRALU
Compiling module xil_defaultlib.BranchDecision
Compiling module xil_defaultlib.Result_MEM
Compiling module xil_defaultlib.Reg2_MEM
Compiling module xil_defaultlib.Addr_MEM
Compiling module xil_defaultlib.Ctrl_MEM
Compiling module xil_defaultlib.DataCache
Compiling module xil_defaultlib.DataExtend
Compiling module xil_defaultlib.WB_Data_WB
Compiling module xil_defaultlib.Addr_WB
Compiling module xil_defaultlib.Ctrl_WB
Compiling module xil_defaultlib.HarzardUnit
Compiling module xil_defaultlib.RV32ICore
Compiling module xil_defaultlib.testBench
WARNING: [XSIM 43-3373] "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/Simulation/testBench.v" Line 76. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/Simulation/testBench.v" Line 90. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/Simulation/testBench.v" Line 101. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/Simulation/testBench.v" Line 115. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot testBench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
Initialing reg values...
Loading DataCache Content from file...
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 859.117 ; gain = 0.000
run 30 us
Loading InstCache Content from file...
Start Instruction Execution!
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/1fr/HWnLABS/CA/labs/lab2/CSR/CSR.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/1fr/HWnLABS/CA/labs/lab2/CSR/CSR.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/IdExSegReg/AddrEx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Addr_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/ExMemSegReg/AddrMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Addr_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/MemWbSegReg/AddrWb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Addr_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/IdExSegReg/BrTarget.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BR_Target_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/BranchDecision.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BranchDecision
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/CSR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CSR_RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/CSR_ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CSRALU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/ControllerDecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControllerDecoder
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/IdExSegReg/CtrlEx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ctrl_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/ExMemSegReg/CtrlMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ctrl_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/MemWbSegReg/CtrlWb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ctrl_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/Cache/DataCache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataCache
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/DataExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/GeneralRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/Hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HarzardUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/IfIdSegReg/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/ImmExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/Cache/InstructionCache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionCache
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/NPCGenerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NPC_Generator
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/IdExSegReg/Op1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Op1_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/IdExSegReg/Op2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Op2_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_IF
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/IdExSegReg/PcEx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/IfIdSegReg/PcId.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/RV32ICore.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RV32ICore
INFO: [VRFC 10-2458] undeclared symbol CSR_type, assumed default net type wire [F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/RV32ICore.v:212]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/IdExSegReg/Reg2Ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reg2_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/ExMemSegReg/Reg2Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reg2_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/ExMemSegReg/Result.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Result_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/MemWbSegReg/WbData.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WB_Data_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/Simulation/testBench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testBench
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/1fr/HWnLABS/CA/labs/lab2/CSR/CSR.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/1fr/HWnLABS/CA/labs/lab2/CSR/CSR.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto feafc26b86bf4ababae2ddbe1e35ab93 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testBench_behav xil_defaultlib.testBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 3 for port src_reg_en_EX [F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/RV32ICore.v:305]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.NPC_Generator
Compiling module xil_defaultlib.PC_IF
Compiling module xil_defaultlib.PC_ID
Compiling module xil_defaultlib.InstructionCache
Compiling module xil_defaultlib.IR_ID
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.CSR_RegisterFile
Compiling module xil_defaultlib.ControllerDecoder
Compiling module xil_defaultlib.ImmExtend
Compiling module xil_defaultlib.PC_EX
Compiling module xil_defaultlib.BR_Target_EX
Compiling module xil_defaultlib.Op1_EX
Compiling module xil_defaultlib.Op2_EX
Compiling module xil_defaultlib.Reg2_EX
Compiling module xil_defaultlib.Addr_EX
Compiling module xil_defaultlib.Ctrl_EX
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.CSRALU
Compiling module xil_defaultlib.BranchDecision
Compiling module xil_defaultlib.Result_MEM
Compiling module xil_defaultlib.Reg2_MEM
Compiling module xil_defaultlib.Addr_MEM
Compiling module xil_defaultlib.Ctrl_MEM
Compiling module xil_defaultlib.DataCache
Compiling module xil_defaultlib.DataExtend
Compiling module xil_defaultlib.WB_Data_WB
Compiling module xil_defaultlib.Addr_WB
Compiling module xil_defaultlib.Ctrl_WB
Compiling module xil_defaultlib.HarzardUnit
Compiling module xil_defaultlib.RV32ICore
Compiling module xil_defaultlib.testBench
WARNING: [XSIM 43-3373] "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/Simulation/testBench.v" Line 76. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/Simulation/testBench.v" Line 90. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/Simulation/testBench.v" Line 101. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/Simulation/testBench.v" Line 115. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot testBench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
Initialing reg values...
Loading DataCache Content from file...
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 859.117 ; gain = 0.000
run 30 us
Loading InstCache Content from file...
Start Instruction Execution!
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/1fr/HWnLABS/CA/labs/lab2/CSR/CSR.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/1fr/HWnLABS/CA/labs/lab2/CSR/CSR.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/IdExSegReg/AddrEx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Addr_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/ExMemSegReg/AddrMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Addr_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/MemWbSegReg/AddrWb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Addr_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/IdExSegReg/BrTarget.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BR_Target_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/BranchDecision.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BranchDecision
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/CSR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CSR_RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/CSR_ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CSRALU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/ControllerDecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControllerDecoder
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/IdExSegReg/CtrlEx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ctrl_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/ExMemSegReg/CtrlMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ctrl_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/MemWbSegReg/CtrlWb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ctrl_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/Cache/DataCache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataCache
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/DataExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/GeneralRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/Hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HarzardUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/IfIdSegReg/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/ImmExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/Cache/InstructionCache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionCache
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/NPCGenerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NPC_Generator
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/IdExSegReg/Op1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Op1_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/IdExSegReg/Op2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Op2_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_IF
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/IdExSegReg/PcEx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/IfIdSegReg/PcId.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/RV32ICore.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RV32ICore
INFO: [VRFC 10-2458] undeclared symbol CSR_type, assumed default net type wire [F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/RV32ICore.v:212]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/IdExSegReg/Reg2Ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reg2_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/ExMemSegReg/Reg2Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reg2_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/ExMemSegReg/Result.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Result_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/MemWbSegReg/WbData.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WB_Data_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/Simulation/testBench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testBench
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/1fr/HWnLABS/CA/labs/lab2/CSR/CSR.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/1fr/HWnLABS/CA/labs/lab2/CSR/CSR.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto feafc26b86bf4ababae2ddbe1e35ab93 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testBench_behav xil_defaultlib.testBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 3 for port src_reg_en_EX [F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/RV32ICore.v:305]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.NPC_Generator
Compiling module xil_defaultlib.PC_IF
Compiling module xil_defaultlib.PC_ID
Compiling module xil_defaultlib.InstructionCache
Compiling module xil_defaultlib.IR_ID
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.CSR_RegisterFile
Compiling module xil_defaultlib.ControllerDecoder
Compiling module xil_defaultlib.ImmExtend
Compiling module xil_defaultlib.PC_EX
Compiling module xil_defaultlib.BR_Target_EX
Compiling module xil_defaultlib.Op1_EX
Compiling module xil_defaultlib.Op2_EX
Compiling module xil_defaultlib.Reg2_EX
Compiling module xil_defaultlib.Addr_EX
Compiling module xil_defaultlib.Ctrl_EX
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.CSRALU
Compiling module xil_defaultlib.BranchDecision
Compiling module xil_defaultlib.Result_MEM
Compiling module xil_defaultlib.Reg2_MEM
Compiling module xil_defaultlib.Addr_MEM
Compiling module xil_defaultlib.Ctrl_MEM
Compiling module xil_defaultlib.DataCache
Compiling module xil_defaultlib.DataExtend
Compiling module xil_defaultlib.WB_Data_WB
Compiling module xil_defaultlib.Addr_WB
Compiling module xil_defaultlib.Ctrl_WB
Compiling module xil_defaultlib.HarzardUnit
Compiling module xil_defaultlib.RV32ICore
Compiling module xil_defaultlib.testBench
WARNING: [XSIM 43-3373] "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/Simulation/testBench.v" Line 76. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/Simulation/testBench.v" Line 90. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/Simulation/testBench.v" Line 101. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/Simulation/testBench.v" Line 115. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot testBench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
Initialing reg values...
Loading DataCache Content from file...
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 859.117 ; gain = 0.000
run 30 us
Loading InstCache Content from file...
Start Instruction Execution!
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/1fr/HWnLABS/CA/labs/lab2/CSR/CSR.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/1fr/HWnLABS/CA/labs/lab2/CSR/CSR.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/IdExSegReg/AddrEx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Addr_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/ExMemSegReg/AddrMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Addr_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/MemWbSegReg/AddrWb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Addr_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/IdExSegReg/BrTarget.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BR_Target_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/BranchDecision.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BranchDecision
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/CSR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CSR_RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/CSR_ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CSRALU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/ControllerDecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControllerDecoder
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/IdExSegReg/CtrlEx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ctrl_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/ExMemSegReg/CtrlMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ctrl_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/MemWbSegReg/CtrlWb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ctrl_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/Cache/DataCache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataCache
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/DataExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/GeneralRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/Hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HarzardUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/IfIdSegReg/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/ImmExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/Cache/InstructionCache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionCache
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/NPCGenerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NPC_Generator
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/IdExSegReg/Op1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Op1_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/IdExSegReg/Op2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Op2_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_IF
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/IdExSegReg/PcEx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/IfIdSegReg/PcId.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/RV32ICore.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RV32ICore
INFO: [VRFC 10-2458] undeclared symbol CSR_type, assumed default net type wire [F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/RV32ICore.v:212]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/IdExSegReg/Reg2Ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reg2_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/ExMemSegReg/Reg2Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reg2_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/ExMemSegReg/Result.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Result_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/MemWbSegReg/WbData.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WB_Data_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/Simulation/testBench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testBench
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/1fr/HWnLABS/CA/labs/lab2/CSR/CSR.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/1fr/HWnLABS/CA/labs/lab2/CSR/CSR.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto feafc26b86bf4ababae2ddbe1e35ab93 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testBench_behav xil_defaultlib.testBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 3 for port src_reg_en_EX [F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/RV32ICore.v:305]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.NPC_Generator
Compiling module xil_defaultlib.PC_IF
Compiling module xil_defaultlib.PC_ID
Compiling module xil_defaultlib.InstructionCache
Compiling module xil_defaultlib.IR_ID
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.CSR_RegisterFile
Compiling module xil_defaultlib.ControllerDecoder
Compiling module xil_defaultlib.ImmExtend
Compiling module xil_defaultlib.PC_EX
Compiling module xil_defaultlib.BR_Target_EX
Compiling module xil_defaultlib.Op1_EX
Compiling module xil_defaultlib.Op2_EX
Compiling module xil_defaultlib.Reg2_EX
Compiling module xil_defaultlib.Addr_EX
Compiling module xil_defaultlib.Ctrl_EX
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.CSRALU
Compiling module xil_defaultlib.BranchDecision
Compiling module xil_defaultlib.Result_MEM
Compiling module xil_defaultlib.Reg2_MEM
Compiling module xil_defaultlib.Addr_MEM
Compiling module xil_defaultlib.Ctrl_MEM
Compiling module xil_defaultlib.DataCache
Compiling module xil_defaultlib.DataExtend
Compiling module xil_defaultlib.WB_Data_WB
Compiling module xil_defaultlib.Addr_WB
Compiling module xil_defaultlib.Ctrl_WB
Compiling module xil_defaultlib.HarzardUnit
Compiling module xil_defaultlib.RV32ICore
Compiling module xil_defaultlib.testBench
WARNING: [XSIM 43-3373] "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/Simulation/testBench.v" Line 76. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/Simulation/testBench.v" Line 90. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/Simulation/testBench.v" Line 101. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/Simulation/testBench.v" Line 115. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot testBench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
Initialing reg values...
Loading DataCache Content from file...
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 859.117 ; gain = 0.000
run 30 us
Loading InstCache Content from file...
Start Instruction Execution!
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/1fr/HWnLABS/CA/labs/lab2/CSR/CSR.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/1fr/HWnLABS/CA/labs/lab2/CSR/CSR.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testBench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/1fr/HWnLABS/CA/labs/lab2/CSR/CSR.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/1fr/HWnLABS/CA/labs/lab2/CSR/CSR.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto feafc26b86bf4ababae2ddbe1e35ab93 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testBench_behav xil_defaultlib.testBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 3 for port src_reg_en_EX [F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/RV32ICore.v:305]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
Initialing reg values...
Loading DataCache Content from file...
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 859.281 ; gain = 0.074
run 30 us
Loading InstCache Content from file...
Start Instruction Execution!
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/1fr/HWnLABS/CA/labs/lab2/CSR/CSR.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/1fr/HWnLABS/CA/labs/lab2/CSR/CSR.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/IdExSegReg/AddrEx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Addr_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/ExMemSegReg/AddrMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Addr_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/MemWbSegReg/AddrWb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Addr_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/IdExSegReg/BrTarget.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BR_Target_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/BranchDecision.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BranchDecision
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/CSR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CSR_RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/CSR_ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CSRALU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/ControllerDecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControllerDecoder
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/IdExSegReg/CtrlEx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ctrl_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/ExMemSegReg/CtrlMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ctrl_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/MemWbSegReg/CtrlWb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ctrl_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/Cache/DataCache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataCache
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/DataExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/GeneralRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/Hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HarzardUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/IfIdSegReg/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/ImmExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/Cache/InstructionCache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionCache
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/NPCGenerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NPC_Generator
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/IdExSegReg/Op1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Op1_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/IdExSegReg/Op2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Op2_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_IF
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/IdExSegReg/PcEx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/IfIdSegReg/PcId.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/RV32ICore.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RV32ICore
INFO: [VRFC 10-2458] undeclared symbol CSR_type, assumed default net type wire [F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/RV32ICore.v:212]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/IdExSegReg/Reg2Ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reg2_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/ExMemSegReg/Reg2Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reg2_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/ExMemSegReg/Result.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Result_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/MemWbSegReg/WbData.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WB_Data_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/Simulation/testBench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testBench
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/1fr/HWnLABS/CA/labs/lab2/CSR/CSR.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/1fr/HWnLABS/CA/labs/lab2/CSR/CSR.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto feafc26b86bf4ababae2ddbe1e35ab93 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testBench_behav xil_defaultlib.testBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 3 for port src_reg_en_EX [F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/RV32ICore.v:305]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.NPC_Generator
Compiling module xil_defaultlib.PC_IF
Compiling module xil_defaultlib.PC_ID
Compiling module xil_defaultlib.InstructionCache
Compiling module xil_defaultlib.IR_ID
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.CSR_RegisterFile
Compiling module xil_defaultlib.ControllerDecoder
Compiling module xil_defaultlib.ImmExtend
Compiling module xil_defaultlib.PC_EX
Compiling module xil_defaultlib.BR_Target_EX
Compiling module xil_defaultlib.Op1_EX
Compiling module xil_defaultlib.Op2_EX
Compiling module xil_defaultlib.Reg2_EX
Compiling module xil_defaultlib.Addr_EX
Compiling module xil_defaultlib.Ctrl_EX
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.CSRALU
Compiling module xil_defaultlib.BranchDecision
Compiling module xil_defaultlib.Result_MEM
Compiling module xil_defaultlib.Reg2_MEM
Compiling module xil_defaultlib.Addr_MEM
Compiling module xil_defaultlib.Ctrl_MEM
Compiling module xil_defaultlib.DataCache
Compiling module xil_defaultlib.DataExtend
Compiling module xil_defaultlib.WB_Data_WB
Compiling module xil_defaultlib.Addr_WB
Compiling module xil_defaultlib.Ctrl_WB
Compiling module xil_defaultlib.HarzardUnit
Compiling module xil_defaultlib.RV32ICore
Compiling module xil_defaultlib.testBench
WARNING: [XSIM 43-3373] "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/Simulation/testBench.v" Line 76. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/Simulation/testBench.v" Line 90. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/Simulation/testBench.v" Line 101. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/Simulation/testBench.v" Line 115. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot testBench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
Initialing reg values...
Loading DataCache Content from file...
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 864.027 ; gain = 0.000
run 30 us
Loading InstCache Content from file...
Start Instruction Execution!
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/1fr/HWnLABS/CA/labs/lab2/CSR/CSR.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/1fr/HWnLABS/CA/labs/lab2/CSR/CSR.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testBench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/1fr/HWnLABS/CA/labs/lab2/CSR/CSR.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/1fr/HWnLABS/CA/labs/lab2/CSR/CSR.sim/sim_1/behav/xsim'
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto feafc26b86bf4ababae2ddbe1e35ab93 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testBench_behav xil_defaultlib.testBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 3 for port src_reg_en_EX [F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/RV32ICore.v:305]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'elaborate' step aborted
INFO: [Common 17-344] 'launch_simulation' was cancelled
INFO: [Common 17-344] 'relaunch_sim' was cancelled
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/1fr/HWnLABS/CA/labs/lab2/CSR/CSR.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/1fr/HWnLABS/CA/labs/lab2/CSR/CSR.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/IdExSegReg/AddrEx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Addr_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/ExMemSegReg/AddrMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Addr_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/MemWbSegReg/AddrWb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Addr_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/IdExSegReg/BrTarget.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BR_Target_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/BranchDecision.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BranchDecision
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/CSR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CSR_RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/CSR_ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CSRALU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/ControllerDecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControllerDecoder
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/IdExSegReg/CtrlEx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ctrl_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/ExMemSegReg/CtrlMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ctrl_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/MemWbSegReg/CtrlWb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ctrl_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/Cache/DataCache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataCache
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/DataExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/GeneralRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/Hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HarzardUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/IfIdSegReg/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/ImmExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/Cache/InstructionCache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionCache
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/NPCGenerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NPC_Generator
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/IdExSegReg/Op1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Op1_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/IdExSegReg/Op2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Op2_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_IF
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/IdExSegReg/PcEx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/IfIdSegReg/PcId.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/RV32ICore.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RV32ICore
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/IdExSegReg/Reg2Ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reg2_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/ExMemSegReg/Reg2Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reg2_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/ExMemSegReg/Result.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Result_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/MemWbSegReg/WbData.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WB_Data_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/Simulation/testBench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testBench
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 864.027 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 864.027 ; gain = 0.000
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/1fr/HWnLABS/CA/labs/lab2/CSR/CSR.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/1fr/HWnLABS/CA/labs/lab2/CSR/CSR.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto feafc26b86bf4ababae2ddbe1e35ab93 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testBench_behav xil_defaultlib.testBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 3 for port src_reg_en_EX [F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/RV32ICore.v:306]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.NPC_Generator
Compiling module xil_defaultlib.PC_IF
Compiling module xil_defaultlib.PC_ID
Compiling module xil_defaultlib.InstructionCache
Compiling module xil_defaultlib.IR_ID
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.CSR_RegisterFile
Compiling module xil_defaultlib.ControllerDecoder
Compiling module xil_defaultlib.ImmExtend
Compiling module xil_defaultlib.PC_EX
Compiling module xil_defaultlib.BR_Target_EX
Compiling module xil_defaultlib.Op1_EX
Compiling module xil_defaultlib.Op2_EX
Compiling module xil_defaultlib.Reg2_EX
Compiling module xil_defaultlib.Addr_EX
Compiling module xil_defaultlib.Ctrl_EX
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.CSRALU
Compiling module xil_defaultlib.BranchDecision
Compiling module xil_defaultlib.Result_MEM
Compiling module xil_defaultlib.Reg2_MEM
Compiling module xil_defaultlib.Addr_MEM
Compiling module xil_defaultlib.Ctrl_MEM
Compiling module xil_defaultlib.DataCache
Compiling module xil_defaultlib.DataExtend
Compiling module xil_defaultlib.WB_Data_WB
Compiling module xil_defaultlib.Addr_WB
Compiling module xil_defaultlib.Ctrl_WB
Compiling module xil_defaultlib.HarzardUnit
Compiling module xil_defaultlib.RV32ICore
Compiling module xil_defaultlib.testBench
WARNING: [XSIM 43-3373] "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/Simulation/testBench.v" Line 76. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/Simulation/testBench.v" Line 90. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/Simulation/testBench.v" Line 101. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/Simulation/testBench.v" Line 115. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot testBench_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 864.027 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 864.027 ; gain = 0.000
Vivado Simulator 2018.2
Time resolution is 1 ps
Initialing reg values...
Loading DataCache Content from file...
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 864.027 ; gain = 0.000
run 30 us
Loading InstCache Content from file...
Start Instruction Execution!
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/1fr/HWnLABS/CA/labs/lab2/CSR/CSR.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/1fr/HWnLABS/CA/labs/lab2/CSR/CSR.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/IdExSegReg/AddrEx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Addr_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/ExMemSegReg/AddrMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Addr_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/MemWbSegReg/AddrWb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Addr_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/IdExSegReg/BrTarget.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BR_Target_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/BranchDecision.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BranchDecision
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/CSR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CSR_RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/CSR_ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CSRALU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/ControllerDecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControllerDecoder
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/IdExSegReg/CtrlEx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ctrl_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/ExMemSegReg/CtrlMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ctrl_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/MemWbSegReg/CtrlWb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ctrl_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/Cache/DataCache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataCache
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/DataExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/GeneralRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/Hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HarzardUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/IfIdSegReg/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/ImmExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/Cache/InstructionCache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionCache
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/NPCGenerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NPC_Generator
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/IdExSegReg/Op1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Op1_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/IdExSegReg/Op2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Op2_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_IF
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/IdExSegReg/PcEx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/IfIdSegReg/PcId.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/RV32ICore.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RV32ICore
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/IdExSegReg/Reg2Ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reg2_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/ExMemSegReg/Reg2Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reg2_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/ExMemSegReg/Result.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Result_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/MemWbSegReg/WbData.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WB_Data_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/Simulation/testBench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testBench
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 867.949 ; gain = 0.000
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/1fr/HWnLABS/CA/labs/lab2/CSR/CSR.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/1fr/HWnLABS/CA/labs/lab2/CSR/CSR.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto feafc26b86bf4ababae2ddbe1e35ab93 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testBench_behav xil_defaultlib.testBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 3 for port src_reg_en_EX [F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/RV32ICore.v:306]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.NPC_Generator
Compiling module xil_defaultlib.PC_IF
Compiling module xil_defaultlib.PC_ID
Compiling module xil_defaultlib.InstructionCache
Compiling module xil_defaultlib.IR_ID
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.CSR_RegisterFile
Compiling module xil_defaultlib.ControllerDecoder
Compiling module xil_defaultlib.ImmExtend
Compiling module xil_defaultlib.PC_EX
Compiling module xil_defaultlib.BR_Target_EX
Compiling module xil_defaultlib.Op1_EX
Compiling module xil_defaultlib.Op2_EX
Compiling module xil_defaultlib.Reg2_EX
Compiling module xil_defaultlib.Addr_EX
Compiling module xil_defaultlib.Ctrl_EX
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.CSRALU
Compiling module xil_defaultlib.BranchDecision
Compiling module xil_defaultlib.Result_MEM
Compiling module xil_defaultlib.Reg2_MEM
Compiling module xil_defaultlib.Addr_MEM
Compiling module xil_defaultlib.Ctrl_MEM
Compiling module xil_defaultlib.DataCache
Compiling module xil_defaultlib.DataExtend
Compiling module xil_defaultlib.WB_Data_WB
Compiling module xil_defaultlib.Addr_WB
Compiling module xil_defaultlib.Ctrl_WB
Compiling module xil_defaultlib.HarzardUnit
Compiling module xil_defaultlib.RV32ICore
Compiling module xil_defaultlib.testBench
WARNING: [XSIM 43-3373] "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/Simulation/testBench.v" Line 76. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/Simulation/testBench.v" Line 90. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/Simulation/testBench.v" Line 101. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/Simulation/testBench.v" Line 115. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot testBench_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 867.949 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 867.949 ; gain = 0.000
Vivado Simulator 2018.2
Time resolution is 1 ps
Initialing reg values...
Loading DataCache Content from file...
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 867.949 ; gain = 0.000
run 30 us
Loading InstCache Content from file...
Start Instruction Execution!
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/1fr/HWnLABS/CA/labs/lab2/CSR/CSR.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/1fr/HWnLABS/CA/labs/lab2/CSR/CSR.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/IdExSegReg/AddrEx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Addr_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/ExMemSegReg/AddrMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Addr_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/MemWbSegReg/AddrWb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Addr_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/IdExSegReg/BrTarget.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BR_Target_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/BranchDecision.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BranchDecision
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/CSR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CSR_RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/CSR_ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CSRALU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/ControllerDecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControllerDecoder
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/IdExSegReg/CtrlEx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ctrl_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/ExMemSegReg/CtrlMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ctrl_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/MemWbSegReg/CtrlWb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ctrl_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/Cache/DataCache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataCache
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/DataExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/GeneralRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/Hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HarzardUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/IfIdSegReg/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/ImmExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/Cache/InstructionCache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionCache
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/NPCGenerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NPC_Generator
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/IdExSegReg/Op1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Op1_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/IdExSegReg/Op2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Op2_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_IF
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/IdExSegReg/PcEx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/IfIdSegReg/PcId.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/RV32ICore.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RV32ICore
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/IdExSegReg/Reg2Ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reg2_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/ExMemSegReg/Reg2Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reg2_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/ExMemSegReg/Result.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Result_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/MemWbSegReg/WbData.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WB_Data_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/Simulation/testBench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testBench
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/1fr/HWnLABS/CA/labs/lab2/CSR/CSR.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/1fr/HWnLABS/CA/labs/lab2/CSR/CSR.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto feafc26b86bf4ababae2ddbe1e35ab93 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testBench_behav xil_defaultlib.testBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 3 for port src_reg_en_EX [F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/RV32ICore.v:306]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.NPC_Generator
Compiling module xil_defaultlib.PC_IF
Compiling module xil_defaultlib.PC_ID
Compiling module xil_defaultlib.InstructionCache
Compiling module xil_defaultlib.IR_ID
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.CSR_RegisterFile
Compiling module xil_defaultlib.ControllerDecoder
Compiling module xil_defaultlib.ImmExtend
Compiling module xil_defaultlib.PC_EX
Compiling module xil_defaultlib.BR_Target_EX
Compiling module xil_defaultlib.Op1_EX
Compiling module xil_defaultlib.Op2_EX
Compiling module xil_defaultlib.Reg2_EX
Compiling module xil_defaultlib.Addr_EX
Compiling module xil_defaultlib.Ctrl_EX
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.CSRALU
Compiling module xil_defaultlib.BranchDecision
Compiling module xil_defaultlib.Result_MEM
Compiling module xil_defaultlib.Reg2_MEM
Compiling module xil_defaultlib.Addr_MEM
Compiling module xil_defaultlib.Ctrl_MEM
Compiling module xil_defaultlib.DataCache
Compiling module xil_defaultlib.DataExtend
Compiling module xil_defaultlib.WB_Data_WB
Compiling module xil_defaultlib.Addr_WB
Compiling module xil_defaultlib.Ctrl_WB
Compiling module xil_defaultlib.HarzardUnit
Compiling module xil_defaultlib.RV32ICore
Compiling module xil_defaultlib.testBench
WARNING: [XSIM 43-3373] "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/Simulation/testBench.v" Line 76. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/Simulation/testBench.v" Line 90. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/Simulation/testBench.v" Line 101. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/Simulation/testBench.v" Line 115. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot testBench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
Initialing reg values...
Loading DataCache Content from file...
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 867.949 ; gain = 0.000
run 30 us
Loading InstCache Content from file...
Start Instruction Execution!
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/1fr/HWnLABS/CA/labs/lab2/CSR/CSR.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/1fr/HWnLABS/CA/labs/lab2/CSR/CSR.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testBench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/1fr/HWnLABS/CA/labs/lab2/CSR/CSR.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/1fr/HWnLABS/CA/labs/lab2/CSR/CSR.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto feafc26b86bf4ababae2ddbe1e35ab93 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testBench_behav xil_defaultlib.testBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 3 for port src_reg_en_EX [F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/RV32ICore.v:306]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
Initialing reg values...
Loading DataCache Content from file...
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 871.922 ; gain = 0.000
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/testBench/RV32ICore1/op1_src}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/1fr/HWnLABS/CA/labs/lab2/CSR/CSR.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/1fr/HWnLABS/CA/labs/lab2/CSR/CSR.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testBench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/1fr/HWnLABS/CA/labs/lab2/CSR/CSR.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/1fr/HWnLABS/CA/labs/lab2/CSR/CSR.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto feafc26b86bf4ababae2ddbe1e35ab93 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testBench_behav xil_defaultlib.testBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 3 for port src_reg_en_EX [F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/RV32ICore.v:306]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
Initialing reg values...
Loading DataCache Content from file...
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 874.473 ; gain = 0.000
run 30 us
Loading InstCache Content from file...
Start Instruction Execution!
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/1fr/HWnLABS/CA/labs/lab2/CSR/CSR.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/1fr/HWnLABS/CA/labs/lab2/CSR/CSR.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/IdExSegReg/AddrEx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Addr_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/ExMemSegReg/AddrMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Addr_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/MemWbSegReg/AddrWb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Addr_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/IdExSegReg/BrTarget.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BR_Target_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/BranchDecision.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BranchDecision
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/CSR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CSR_RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/CSR_ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CSRALU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/ControllerDecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControllerDecoder
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/IdExSegReg/CtrlEx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ctrl_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/ExMemSegReg/CtrlMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ctrl_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/MemWbSegReg/CtrlWb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ctrl_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/Cache/DataCache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataCache
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/DataExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/GeneralRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/Hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HarzardUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/IfIdSegReg/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/ImmExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/Cache/InstructionCache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionCache
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/NPCGenerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NPC_Generator
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/IdExSegReg/Op1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Op1_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/IdExSegReg/Op2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Op2_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_IF
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/IdExSegReg/PcEx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/IfIdSegReg/PcId.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/RV32ICore.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RV32ICore
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/IdExSegReg/Reg2Ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reg2_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/ExMemSegReg/Reg2Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reg2_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/ExMemSegReg/Result.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Result_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/MemWbSegReg/WbData.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WB_Data_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/Simulation/testBench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testBench
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/1fr/HWnLABS/CA/labs/lab2/CSR/CSR.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/1fr/HWnLABS/CA/labs/lab2/CSR/CSR.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto feafc26b86bf4ababae2ddbe1e35ab93 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testBench_behav xil_defaultlib.testBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 3 for port src_reg_en_EX [F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/RV32ICore.v:306]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.NPC_Generator
Compiling module xil_defaultlib.PC_IF
Compiling module xil_defaultlib.PC_ID
Compiling module xil_defaultlib.InstructionCache
Compiling module xil_defaultlib.IR_ID
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.CSR_RegisterFile
Compiling module xil_defaultlib.ControllerDecoder
Compiling module xil_defaultlib.ImmExtend
Compiling module xil_defaultlib.PC_EX
Compiling module xil_defaultlib.BR_Target_EX
Compiling module xil_defaultlib.Op1_EX
Compiling module xil_defaultlib.Op2_EX
Compiling module xil_defaultlib.Reg2_EX
Compiling module xil_defaultlib.Addr_EX
Compiling module xil_defaultlib.Ctrl_EX
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.CSRALU
Compiling module xil_defaultlib.BranchDecision
Compiling module xil_defaultlib.Result_MEM
Compiling module xil_defaultlib.Reg2_MEM
Compiling module xil_defaultlib.Addr_MEM
Compiling module xil_defaultlib.Ctrl_MEM
Compiling module xil_defaultlib.DataCache
Compiling module xil_defaultlib.DataExtend
Compiling module xil_defaultlib.WB_Data_WB
Compiling module xil_defaultlib.Addr_WB
Compiling module xil_defaultlib.Ctrl_WB
Compiling module xil_defaultlib.HarzardUnit
Compiling module xil_defaultlib.RV32ICore
Compiling module xil_defaultlib.testBench
WARNING: [XSIM 43-3373] "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/Simulation/testBench.v" Line 76. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/Simulation/testBench.v" Line 90. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/Simulation/testBench.v" Line 101. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/Simulation/testBench.v" Line 115. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot testBench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
Initialing reg values...
Loading DataCache Content from file...
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 882.949 ; gain = 0.000
run 30 us
Loading InstCache Content from file...
Start Instruction Execution!
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri Apr 24 21:30:33 2020...
