
*** Running vivado
    with args -log top_astargnps.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_astargnps.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source top_astargnps.tcl -notrace
Command: synth_design -top top_astargnps -part xc7vx485tffg1761-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6484 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 468.695 ; gain = 99.020
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_astargnps' [G:/00Astar/top_astargnps/top_astargnps.srcs/sources_1/new/top_astargnps.v:22]
	Parameter CLK bound to: 28'b0101111101011110000100000000 
	Parameter BPS bound to: 17'b11100001000000000 
	Parameter MAP_ROW bound to: 8'b00010000 
	Parameter MAP_COLUMN bound to: 8'b00010000 
	Parameter MAP_EXP bound to: 8'b00000100 
	Parameter START_ROW bound to: 8'b00000001 
	Parameter START_COLUMN bound to: 8'b00000001 
	Parameter END_ROW bound to: 8'b00001101 
	Parameter END_COLUMN bound to: 8'b00001101 
	Parameter OPEN_ROW bound to: 12'b000010000000 
	Parameter CLOSE_ROW bound to: 12'b000010000000 
INFO: [Synth 8-6157] synthesizing module 'IBUFGDS' [D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:20866]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: FALSE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUFGDS' (1#1) [D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:20866]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [G:/00Astar/top_astargnps/top_astargnps.runs/synth_1/.Xil/Vivado-12140-DESKTOP-A9E5TQ0/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (2#1) [G:/00Astar/top_astargnps/top_astargnps.runs/synth_1/.Xil/Vivado-12140-DESKTOP-A9E5TQ0/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'uart_rx' [G:/00Astar/top_astargnps/top_astargnps.srcs/sources_1/new/uart_rx.v:1]
	Parameter CLK bound to: 28'b0101111101011110000100000000 
	Parameter BPS bound to: 17'b11100001000000000 
	Parameter BPS_CNT bound to: 28'b0000000000000000001101100100 
INFO: [Synth 8-6155] done synthesizing module 'uart_rx' (3#1) [G:/00Astar/top_astargnps/top_astargnps.srcs/sources_1/new/uart_rx.v:1]
INFO: [Synth 8-6157] synthesizing module 'astar_gnps' [G:/00Astar/top_astargnps/top_astargnps.srcs/sources_1/new/astar_gnps.v:1]
	Parameter MAP_ROW bound to: 8'b00010000 
	Parameter MAP_COLUMN bound to: 8'b00010000 
	Parameter MAP_EXP bound to: 8'b00000100 
	Parameter START_ROW bound to: 8'b00000001 
	Parameter START_COLUMN bound to: 8'b00000001 
	Parameter END_ROW bound to: 8'b00001101 
	Parameter END_COLUMN bound to: 8'b00001101 
	Parameter OPEN_ROW bound to: 12'b000010000000 
	Parameter CLOSE_ROW bound to: 12'b000010000000 
	Parameter S0 bound to: 5'b00000 
	Parameter S1 bound to: 5'b00001 
	Parameter S2 bound to: 5'b00010 
	Parameter S3 bound to: 5'b00011 
	Parameter S4 bound to: 5'b00100 
	Parameter S5 bound to: 5'b00101 
	Parameter S6 bound to: 5'b00110 
	Parameter S7 bound to: 5'b00111 
	Parameter S8 bound to: 5'b01000 
	Parameter S9 bound to: 5'b01001 
	Parameter S10 bound to: 5'b01010 
	Parameter S11 bound to: 5'b01011 
	Parameter S12 bound to: 5'b01100 
	Parameter S13 bound to: 5'b01101 
	Parameter S14 bound to: 5'b01110 
	Parameter S15 bound to: 5'b01111 
	Parameter S16 bound to: 5'b10000 
	Parameter S17 bound to: 5'b10001 
	Parameter S18 bound to: 5'b10010 
	Parameter S19 bound to: 5'b10011 
	Parameter S20 bound to: 5'b10100 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [G:/00Astar/top_astargnps/top_astargnps.srcs/sources_1/new/astar_gnps.v:59]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [G:/00Astar/top_astargnps/top_astargnps.srcs/sources_1/new/astar_gnps.v:67]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [G:/00Astar/top_astargnps/top_astargnps.srcs/sources_1/new/astar_gnps.v:68]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [G:/00Astar/top_astargnps/top_astargnps.srcs/sources_1/new/astar_gnps.v:69]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [G:/00Astar/top_astargnps/top_astargnps.srcs/sources_1/new/astar_gnps.v:70]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [G:/00Astar/top_astargnps/top_astargnps.srcs/sources_1/new/astar_gnps.v:86]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [G:/00Astar/top_astargnps/top_astargnps.srcs/sources_1/new/astar_gnps.v:87]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [G:/00Astar/top_astargnps/top_astargnps.srcs/sources_1/new/astar_gnps.v:88]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [G:/00Astar/top_astargnps/top_astargnps.srcs/sources_1/new/astar_gnps.v:89]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [G:/00Astar/top_astargnps/top_astargnps.srcs/sources_1/new/astar_gnps.v:90]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [G:/00Astar/top_astargnps/top_astargnps.srcs/sources_1/new/astar_gnps.v:91]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [G:/00Astar/top_astargnps/top_astargnps.srcs/sources_1/new/astar_gnps.v:92]
WARNING: [Synth 8-4767] Trying to implement RAM 'map_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "map_reg" dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'astar_gnps' (4#1) [G:/00Astar/top_astargnps/top_astargnps.srcs/sources_1/new/astar_gnps.v:1]
INFO: [Synth 8-6157] synthesizing module 'uart_tx' [G:/00Astar/top_astargnps/top_astargnps.srcs/sources_1/new/uart_tx.v:1]
	Parameter CLK bound to: 28'b0101111101011110000100000000 
	Parameter BPS bound to: 17'b11100001000000000 
	Parameter BPS_CNT bound to: 28'b0000000000000000001101100100 
INFO: [Synth 8-6155] done synthesizing module 'uart_tx' (5#1) [G:/00Astar/top_astargnps/top_astargnps.srcs/sources_1/new/uart_tx.v:1]
INFO: [Synth 8-6155] done synthesizing module 'top_astargnps' (6#1) [G:/00Astar/top_astargnps/top_astargnps.srcs/sources_1/new/top_astargnps.v:22]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:02:09 ; elapsed = 00:02:15 . Memory (MB): peak = 1783.832 ; gain = 1414.156
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:24 ; elapsed = 00:02:32 . Memory (MB): peak = 1783.832 ; gain = 1414.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:02:24 ; elapsed = 00:02:32 . Memory (MB): peak = 1783.832 ; gain = 1414.156
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7vx485tffg1761-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [g:/00Astar/top_astargnps/top_astargnps.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk_wiz_0_i'
Finished Parsing XDC File [g:/00Astar/top_astargnps/top_astargnps.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk_wiz_0_i'
Parsing XDC File [G:/00Astar/top_astargnps/top_astargnps.srcs/constrs_1/new/io_plan.xdc]
Finished Parsing XDC File [G:/00Astar/top_astargnps/top_astargnps.srcs/constrs_1/new/io_plan.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [G:/00Astar/top_astargnps/top_astargnps.srcs/constrs_1/new/io_plan.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_astargnps_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_astargnps_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 2047.422 ; gain = 0.102
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 2047.711 ; gain = 0.230
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IBUFGDS => IBUFDS: 1 instances

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 2047.711 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.120 . Memory (MB): peak = 2047.711 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:03:08 ; elapsed = 00:03:18 . Memory (MB): peak = 2047.711 ; gain = 1678.035
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx485tffg1761-2
INFO: [Synth 8-5546] ROM "rx_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rx_data" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "openlist_parenty_reg[127]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "openlist_parenty_reg[127]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "openlist_parenty_reg[127]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "openlist_parenty_reg[126]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "openlist_parenty_reg[126]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "openlist_parenty_reg[126]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "openlist_parenty_reg[125]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "openlist_parenty_reg[125]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "openlist_parenty_reg[125]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "openlist_parenty_reg[124]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "openlist_parenty_reg[124]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "openlist_parenty_reg[124]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "openlist_parenty_reg[123]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "openlist_parenty_reg[123]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "openlist_parenty_reg[123]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "openlist_parenty_reg[122]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "openlist_parenty_reg[122]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "openlist_parenty_reg[122]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "openlist_parenty_reg[121]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "openlist_parenty_reg[121]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "openlist_parenty_reg[121]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "openlist_parenty_reg[120]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "openlist_parenty_reg[120]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "openlist_parenty_reg[120]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "openlist_parenty_reg[119]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "openlist_parenty_reg[119]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "openlist_parenty_reg[119]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "openlist_parenty_reg[118]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "openlist_parenty_reg[118]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "openlist_parenty_reg[118]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "openlist_parenty_reg[117]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "openlist_parenty_reg[117]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "openlist_parenty_reg[117]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "openlist_parenty_reg[116]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "openlist_parenty_reg[116]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "openlist_parenty_reg[116]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "openlist_parenty_reg[115]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "openlist_parenty_reg[115]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "openlist_parenty_reg[115]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "openlist_parenty_reg[114]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "openlist_parenty_reg[114]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "openlist_parenty_reg[114]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "openlist_parenty_reg[113]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "openlist_parenty_reg[113]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "openlist_parenty_reg[113]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "openlist_parenty_reg[112]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "openlist_parenty_reg[112]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "openlist_parenty_reg[112]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "openlist_parenty_reg[111]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "openlist_parenty_reg[111]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "openlist_parenty_reg[111]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "openlist_parenty_reg[110]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "openlist_parenty_reg[110]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "openlist_parenty_reg[110]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "openlist_parenty_reg[109]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "openlist_parenty_reg[109]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "openlist_parenty_reg[109]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "openlist_parenty_reg[108]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "openlist_parenty_reg[108]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "openlist_parenty_reg[108]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "openlist_parenty_reg[107]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "openlist_parenty_reg[107]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "openlist_parenty_reg[107]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "openlist_parenty_reg[106]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "openlist_parenty_reg[106]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "openlist_parenty_reg[106]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "openlist_parenty_reg[105]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "openlist_parenty_reg[105]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "openlist_parenty_reg[105]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "openlist_parenty_reg[104]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "openlist_parenty_reg[104]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "openlist_parenty_reg[104]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "openlist_parenty_reg[103]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "openlist_parenty_reg[103]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "openlist_parenty_reg[103]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "openlist_parenty_reg[102]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "openlist_parenty_reg[102]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "openlist_parenty_reg[102]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "openlist_parenty_reg[101]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "openlist_parenty_reg[101]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "openlist_parenty_reg[101]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "openlist_parenty_reg[100]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "openlist_parenty_reg[100]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "openlist_parenty_reg[100]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "openlist_parenty_reg[99]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "openlist_parenty_reg[99]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "openlist_parenty_reg[99]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "openlist_parenty_reg[98]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "openlist_parenty_reg[98]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "openlist_parenty_reg[98]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "openlist_parenty_reg[97]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "openlist_parenty_reg[97]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "openlist_parenty_reg[97]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "openlist_parenty_reg[96]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "openlist_parenty_reg[96]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "openlist_parenty_reg[96]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "openlist_parenty_reg[95]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "openlist_parenty_reg[95]" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5544] ROM "current_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "current_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "current_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "current_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "current_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "current_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "current_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "current_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "current_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "current_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "current_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "current_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "current_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "current_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "current_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "current_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "current_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "current_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tx_flag" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tx_cnt" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "e33" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "e34" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "e34" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "parent_node" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "parent_node" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'tx_cnt_reg' in module 'astar_gnps'
WARNING: [Synth 8-6014] Unused sequential element close_row5_reg_rep was removed.  [G:/00Astar/top_astargnps/top_astargnps.srcs/sources_1/new/astar_gnps.v:664]
WARNING: [Synth 8-6014] Unused sequential element close_row4_reg_rep was removed.  [G:/00Astar/top_astargnps/top_astargnps.srcs/sources_1/new/astar_gnps.v:626]
WARNING: [Synth 8-6014] Unused sequential element close_row4_reg_rep was removed.  [G:/00Astar/top_astargnps/top_astargnps.srcs/sources_1/new/astar_gnps.v:626]
WARNING: [Synth 8-6014] Unused sequential element close_row3_reg_rep was removed.  [G:/00Astar/top_astargnps/top_astargnps.srcs/sources_1/new/astar_gnps.v:588]
WARNING: [Synth 8-6014] Unused sequential element close_row3_reg_rep was removed.  [G:/00Astar/top_astargnps/top_astargnps.srcs/sources_1/new/astar_gnps.v:588]
WARNING: [Synth 8-6014] Unused sequential element close_row1_reg_rep was removed.  [G:/00Astar/top_astargnps/top_astargnps.srcs/sources_1/new/astar_gnps.v:512]
WARNING: [Synth 8-6014] Unused sequential element close_row1_reg_rep was removed.  [G:/00Astar/top_astargnps/top_astargnps.srcs/sources_1/new/astar_gnps.v:512]
WARNING: [Synth 8-6014] Unused sequential element close_row5_reg_rep was removed.  [G:/00Astar/top_astargnps/top_astargnps.srcs/sources_1/new/astar_gnps.v:664]
WARNING: [Synth 8-6014] Unused sequential element close_row2_reg_rep was removed.  [G:/00Astar/top_astargnps/top_astargnps.srcs/sources_1/new/astar_gnps.v:550]
WARNING: [Synth 8-6014] Unused sequential element close_row2_reg_rep was removed.  [G:/00Astar/top_astargnps/top_astargnps.srcs/sources_1/new/astar_gnps.v:550]
WARNING: [Synth 8-6014] Unused sequential element close_row6_reg_rep was removed.  [G:/00Astar/top_astargnps/top_astargnps.srcs/sources_1/new/astar_gnps.v:702]
WARNING: [Synth 8-6014] Unused sequential element close_row6_reg_rep was removed.  [G:/00Astar/top_astargnps/top_astargnps.srcs/sources_1/new/astar_gnps.v:702]
WARNING: [Synth 8-6014] Unused sequential element close_row7_reg_rep was removed.  [G:/00Astar/top_astargnps/top_astargnps.srcs/sources_1/new/astar_gnps.v:740]
WARNING: [Synth 8-6014] Unused sequential element close_row7_reg_rep was removed.  [G:/00Astar/top_astargnps/top_astargnps.srcs/sources_1/new/astar_gnps.v:740]
WARNING: [Synth 8-6014] Unused sequential element close_row8_reg_rep was removed.  [G:/00Astar/top_astargnps/top_astargnps.srcs/sources_1/new/astar_gnps.v:778]
WARNING: [Synth 8-6014] Unused sequential element close_row8_reg_rep was removed.  [G:/00Astar/top_astargnps/top_astargnps.srcs/sources_1/new/astar_gnps.v:778]
WARNING: [Synth 8-6014] Unused sequential element close_row9_reg_rep was removed.  [G:/00Astar/top_astargnps/top_astargnps.srcs/sources_1/new/astar_gnps.v:1205]
WARNING: [Synth 8-6014] Unused sequential element close_row9_reg_rep was removed.  [G:/00Astar/top_astargnps/top_astargnps.srcs/sources_1/new/astar_gnps.v:1205]
WARNING: [Synth 8-6014] Unused sequential element close_row9_reg_rep was removed.  [G:/00Astar/top_astargnps/top_astargnps.srcs/sources_1/new/astar_gnps.v:1205]
WARNING: [Synth 8-6014] Unused sequential element close_row9_reg_rep was removed.  [G:/00Astar/top_astargnps/top_astargnps.srcs/sources_1/new/astar_gnps.v:1205]
WARNING: [Synth 8-6014] Unused sequential element close_row1_reg_rep was removed.  [G:/00Astar/top_astargnps/top_astargnps.srcs/sources_1/new/astar_gnps.v:512]
WARNING: [Synth 8-6014] Unused sequential element close_row2_reg_rep was removed.  [G:/00Astar/top_astargnps/top_astargnps.srcs/sources_1/new/astar_gnps.v:550]
WARNING: [Synth 8-6014] Unused sequential element close_row3_reg_rep was removed.  [G:/00Astar/top_astargnps/top_astargnps.srcs/sources_1/new/astar_gnps.v:588]
WARNING: [Synth 8-6014] Unused sequential element close_row4_reg_rep was removed.  [G:/00Astar/top_astargnps/top_astargnps.srcs/sources_1/new/astar_gnps.v:626]
WARNING: [Synth 8-6014] Unused sequential element close_row5_reg_rep was removed.  [G:/00Astar/top_astargnps/top_astargnps.srcs/sources_1/new/astar_gnps.v:664]
WARNING: [Synth 8-6014] Unused sequential element close_row6_reg_rep was removed.  [G:/00Astar/top_astargnps/top_astargnps.srcs/sources_1/new/astar_gnps.v:702]
WARNING: [Synth 8-6014] Unused sequential element close_row7_reg_rep was removed.  [G:/00Astar/top_astargnps/top_astargnps.srcs/sources_1/new/astar_gnps.v:740]
WARNING: [Synth 8-6014] Unused sequential element close_row8_reg_rep was removed.  [G:/00Astar/top_astargnps/top_astargnps.srcs/sources_1/new/astar_gnps.v:778]
WARNING: [Synth 8-6014] Unused sequential element close_row9_reg_rep was removed.  [G:/00Astar/top_astargnps/top_astargnps.srcs/sources_1/new/astar_gnps.v:1205]
WARNING: [Synth 8-6014] Unused sequential element close_row9_reg_rep was removed.  [G:/00Astar/top_astargnps/top_astargnps.srcs/sources_1/new/astar_gnps.v:1205]
WARNING: [Synth 8-6014] Unused sequential element close_row9_reg_rep was removed.  [G:/00Astar/top_astargnps/top_astargnps.srcs/sources_1/new/astar_gnps.v:1205]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               00
                 iSTATE0 |                             0010 |                               01
                 iSTATE1 |                             0100 |                               10
                 iSTATE2 |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'tx_cnt_reg' using encoding 'one-hot' in module 'astar_gnps'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:03:53 ; elapsed = 00:04:06 . Memory (MB): peak = 2047.711 ; gain = 1678.035
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------+------------+----------+
|      |RTL Partition      |Replication |Instances |
+------+-------------------+------------+----------+
|1     |astar_gnps__GB0    |           1|     20815|
|2     |astar_gnps__GB1    |           1|     21332|
|3     |astar_gnps__GB2    |           1|     14456|
|4     |astar_gnps__GB3    |           1|     15305|
|5     |top_astargnps__GC0 |           1|      1073|
+------+-------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     16 Bit       Adders := 2     
	   3 Input     14 Bit       Adders := 2     
	   2 Input     13 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 21    
	   3 Input     12 Bit       Adders := 8     
	   2 Input      8 Bit       Adders := 8     
	   3 Input      8 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 2     
	               12 Bit    Registers := 388   
	                8 Bit    Registers := 536   
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 328   
+---RAMs : 
	             1024 Bit         RAMs := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 7     
	   8 Input     12 Bit        Muxes := 3     
	   3 Input     12 Bit        Muxes := 1     
	  10 Input     12 Bit        Muxes := 1     
	 128 Input      8 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 10    
	   9 Input      8 Bit        Muxes := 5     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   4 Input      5 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   8 Input      3 Bit        Muxes := 56    
	   2 Input      3 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2209  
	   8 Input      1 Bit        Muxes := 216   
	   4 Input      1 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 226   
	  11 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module astar_gnps 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   3 Input     14 Bit       Adders := 2     
	   2 Input     13 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 21    
	   3 Input     12 Bit       Adders := 8     
	   2 Input      8 Bit       Adders := 8     
	   3 Input      8 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 388   
	                8 Bit    Registers := 533   
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 321   
+---RAMs : 
	             1024 Bit         RAMs := 4     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 7     
	   8 Input     12 Bit        Muxes := 3     
	   3 Input     12 Bit        Muxes := 1     
	  10 Input     12 Bit        Muxes := 1     
	 128 Input      8 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 9     
	   9 Input      8 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   4 Input      5 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   8 Input      3 Bit        Muxes := 56    
	   2 Input      3 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2196  
	   8 Input      1 Bit        Muxes := 216   
	   4 Input      1 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 224   
Module uart_rx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   9 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 8     
	   9 Input      1 Bit        Muxes := 2     
Module uart_tx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	  11 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2800 (col length:140)
BRAMs: 2060 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-6849] Infeasible attribute ram_style = "block" set for RAM closelist_childy_reg,trying to implement using LUTRAM
WARNING: [Synth 8-6849] Infeasible attribute ram_style = "block" set for RAM closelist_childy_reg,trying to implement using LUTRAM
WARNING: [Synth 8-6849] Infeasible attribute ram_style = "block" set for RAM closelist_childy_reg,trying to implement using LUTRAM
WARNING: [Synth 8-6849] Infeasible attribute ram_style = "block" set for RAM closelist_childy_reg,trying to implement using LUTRAM
WARNING: [Synth 8-6849] Infeasible attribute ram_style = "block" set for RAM closelist_childy_reg,trying to implement using LUTRAM
WARNING: [Synth 8-6849] Infeasible attribute ram_style = "block" set for RAM closelist_childy_reg,trying to implement using LUTRAM
WARNING: [Synth 8-6849] Infeasible attribute ram_style = "block" set for RAM closelist_childy_reg,trying to implement using LUTRAM
WARNING: [Synth 8-6849] Infeasible attribute ram_style = "block" set for RAM closelist_childy_reg,trying to implement using LUTRAM
WARNING: [Synth 8-6849] Infeasible attribute ram_style = "block" set for RAM closelist_childy_reg,trying to implement using LUTRAM
WARNING: [Synth 8-6849] Infeasible attribute ram_style = "block" set for RAM closelist_childy_reg,trying to implement using LUTRAM
WARNING: [Synth 8-6849] Infeasible attribute ram_style = "block" set for RAM closelist_childx_reg,trying to implement using LUTRAM
WARNING: [Synth 8-6849] Infeasible attribute ram_style = "block" set for RAM closelist_childx_reg,trying to implement using LUTRAM
WARNING: [Synth 8-6849] Infeasible attribute ram_style = "block" set for RAM closelist_childx_reg,trying to implement using LUTRAM
WARNING: [Synth 8-6849] Infeasible attribute ram_style = "block" set for RAM closelist_childx_reg,trying to implement using LUTRAM
WARNING: [Synth 8-6849] Infeasible attribute ram_style = "block" set for RAM closelist_childx_reg,trying to implement using LUTRAM
WARNING: [Synth 8-6849] Infeasible attribute ram_style = "block" set for RAM closelist_childx_reg,trying to implement using LUTRAM
WARNING: [Synth 8-6849] Infeasible attribute ram_style = "block" set for RAM closelist_childx_reg,trying to implement using LUTRAM
WARNING: [Synth 8-6849] Infeasible attribute ram_style = "block" set for RAM closelist_childx_reg,trying to implement using LUTRAM
WARNING: [Synth 8-6849] Infeasible attribute ram_style = "block" set for RAM closelist_childx_reg,trying to implement using LUTRAM
WARNING: [Synth 8-6849] Infeasible attribute ram_style = "block" set for RAM closelist_childx_reg,trying to implement using LUTRAM
WARNING: [Synth 8-6849] Infeasible attribute ram_style = "block" set for RAM closelist_parentx_reg,trying to implement using LUTRAM
WARNING: [Synth 8-6849] Infeasible attribute ram_style = "block" set for RAM closelist_parentx_reg,trying to implement using LUTRAM
WARNING: [Synth 8-6849] Infeasible attribute ram_style = "block" set for RAM closelist_parentx_reg,trying to implement using LUTRAM
WARNING: [Synth 8-6849] Infeasible attribute ram_style = "block" set for RAM closelist_parentx_reg,trying to implement using LUTRAM
WARNING: [Synth 8-6849] Infeasible attribute ram_style = "block" set for RAM closelist_parenty_reg,trying to implement using LUTRAM
WARNING: [Synth 8-6849] Infeasible attribute ram_style = "block" set for RAM closelist_parenty_reg,trying to implement using LUTRAM
WARNING: [Synth 8-6849] Infeasible attribute ram_style = "block" set for RAM closelist_parenty_reg,trying to implement using LUTRAM
WARNING: [Synth 8-6849] Infeasible attribute ram_style = "block" set for RAM closelist_parenty_reg,trying to implement using LUTRAM
INFO: [Synth 8-3886] merging instance 'astar_gnps_ii_3/parent_node_reg[0][8]' (FDRE) to 'astar_gnps_ii_3/parent_node_reg[1][8]'
INFO: [Synth 8-3886] merging instance 'astar_gnps_ii_3/parent_node_reg[0][9]' (FDRE) to 'astar_gnps_ii_3/parent_node_reg[1][8]'
INFO: [Synth 8-3886] merging instance 'astar_gnps_ii_3/parent_node_reg[0][10]' (FDRE) to 'astar_gnps_ii_3/parent_node_reg[1][8]'
INFO: [Synth 8-3886] merging instance 'astar_gnps_ii_3/parent_node_reg[0][11]' (FDRE) to 'astar_gnps_ii_3/parent_node_reg[1][8]'
INFO: [Synth 8-3886] merging instance 'astar_gnps_ii_3/parent_node_reg[1][8]' (FDRE) to 'astar_gnps_ii_3/parent_node_reg[1][9]'
INFO: [Synth 8-3886] merging instance 'astar_gnps_ii_3/parent_node_reg[1][9]' (FDRE) to 'astar_gnps_ii_3/parent_node_reg[1][10]'
INFO: [Synth 8-3886] merging instance 'astar_gnps_ii_3/parent_node_reg[1][10]' (FDRE) to 'astar_gnps_ii_3/parent_node_reg[1][11]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (astar_gnps_ii_3/\parent_node_reg[1][11] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:07:08 ; elapsed = 00:07:41 . Memory (MB): peak = 2047.711 ; gain = 1678.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+--------------+-----------------------+-----------+----------------------+------------------------------+
|Module Name   | RTL Object            | Inference | Size (Depth x Width) | Primitives                   | 
+--------------+-----------------------+-----------+----------------------+------------------------------+
|top_astargnps | closelist_childy_reg  | Implied   | 128 x 8              | RAM64X1D x 36  RAM64M x 36   | 
|top_astargnps | closelist_childx_reg  | Implied   | 128 x 8              | RAM64X1D x 36  RAM64M x 36   | 
|top_astargnps | closelist_parentx_reg | Implied   | 128 x 8              | RAM64X1D x 4  RAM64M x 4     | 
|top_astargnps | closelist_parenty_reg | Implied   | 128 x 8              | RAM64X1D x 4  RAM64M x 4     | 
+--------------+-----------------------+-----------+----------------------+------------------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------+------------+----------+
|      |RTL Partition      |Replication |Instances |
+------+-------------------+------------+----------+
|1     |astar_gnps__GB0    |           1|     20015|
|2     |astar_gnps__GB1    |           1|     20376|
|3     |astar_gnps__GB2    |           1|      3426|
|4     |astar_gnps__GB3    |           1|      3107|
|5     |top_astargnps__GC0 |           1|       325|
+------+-------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk_wiz_0_i/clk_in1' to pin 'IBUFGDS_i/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk_wiz_0_i/clk_out1' to pin 'clk_wiz_0_i/bbstub_clk_out1/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'clk_wiz_0_i/clk_in1' to 'IBUFGDS_i/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk_wiz_0_i/clk_out2' to pin 'clk_wiz_0_i/bbstub_clk_out2/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'clk_wiz_0_i/clk_in1' to 'IBUFGDS_i/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk_wiz_0_i/clk_out3' to pin 'clk_wiz_0_i/bbstub_clk_out3/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'clk_wiz_0_i/clk_in1' to 'IBUFGDS_i/O'
INFO: [Synth 8-5819] Moved 5 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:07:18 ; elapsed = 00:07:51 . Memory (MB): peak = 2047.711 ; gain = 1678.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:14:18 ; elapsed = 00:15:07 . Memory (MB): peak = 2047.711 ; gain = 1678.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping  Report
+--------------+-----------------------+-----------+----------------------+------------------------------+
|Module Name   | RTL Object            | Inference | Size (Depth x Width) | Primitives                   | 
+--------------+-----------------------+-----------+----------------------+------------------------------+
|top_astargnps | closelist_childy_reg  | Implied   | 128 x 8              | RAM64X1D x 36  RAM64M x 36   | 
|top_astargnps | closelist_childx_reg  | Implied   | 128 x 8              | RAM64X1D x 36  RAM64M x 36   | 
|top_astargnps | closelist_parentx_reg | Implied   | 128 x 8              | RAM64X1D x 4  RAM64M x 4     | 
|top_astargnps | closelist_parenty_reg | Implied   | 128 x 8              | RAM64X1D x 4  RAM64M x 4     | 
+--------------+-----------------------+-----------+----------------------+------------------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------------+------------+----------+
|      |RTL Partition        |Replication |Instances |
+------+---------------------+------------+----------+
|1     |top_astargnps__GC0   |           1|       325|
|2     |top_astargnps_GT0    |           1|      2262|
|3     |top_astargnps_GT0__2 |           1|     34705|
|4     |top_astargnps_GT1    |           1|      8998|
+------+---------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:14:34 ; elapsed = 00:15:24 . Memory (MB): peak = 2047.711 ; gain = 1678.035
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:14:39 ; elapsed = 00:15:29 . Memory (MB): peak = 2047.711 ; gain = 1678.035
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:14:39 ; elapsed = 00:15:29 . Memory (MB): peak = 2047.711 ; gain = 1678.035
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:14:42 ; elapsed = 00:15:32 . Memory (MB): peak = 2047.711 ; gain = 1678.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:14:42 ; elapsed = 00:15:32 . Memory (MB): peak = 2047.711 ; gain = 1678.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:14:42 ; elapsed = 00:15:33 . Memory (MB): peak = 2047.711 ; gain = 1678.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:14:42 ; elapsed = 00:15:33 . Memory (MB): peak = 2047.711 ; gain = 1678.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |clk_wiz_0 |     1|
|2     |CARRY4    |   210|
|3     |LUT1      |    86|
|4     |LUT2      |   383|
|5     |LUT3      |   311|
|6     |LUT4      |   383|
|7     |LUT5      |   420|
|8     |LUT6      |  8628|
|9     |MUXF7     |  3668|
|10    |MUXF8     |  1696|
|11    |RAM64M    |    80|
|12    |RAM64X1D  |    80|
|13    |FDRE      |  9616|
|14    |FDSE      |    32|
|15    |IBUF      |     2|
|16    |IBUFGDS   |     1|
|17    |OBUF      |     3|
+------+----------+------+

Report Instance Areas: 
+------+---------------+-----------+------+
|      |Instance       |Module     |Cells |
+------+---------------+-----------+------+
|1     |top            |           | 25603|
|2     |  astar_gnps_i |astar_gnps | 25334|
|3     |  u_uart_rx    |uart_rx    |   116|
|4     |  u_uart_tx    |uart_tx    |    71|
+------+---------------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:14:42 ; elapsed = 00:15:33 . Memory (MB): peak = 2047.711 ; gain = 1678.035
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 59 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:11:46 ; elapsed = 00:15:04 . Memory (MB): peak = 2047.711 ; gain = 1414.156
Synthesis Optimization Complete : Time (s): cpu = 00:14:43 ; elapsed = 00:15:36 . Memory (MB): peak = 2047.711 ; gain = 1678.035
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 5735 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
WARNING: [Netlist 29-101] Netlist 'top_astargnps' is not ideal for floorplanning, since the cellview 'astar_gnps' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 2047.711 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 161 instances were transformed.
  IBUFGDS => IBUFDS: 1 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 80 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 80 instances

INFO: [Common 17-83] Releasing license: Synthesis
183 Infos, 61 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:14:51 ; elapsed = 00:15:45 . Memory (MB): peak = 2047.711 ; gain = 1689.543
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 2047.711 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'G:/00Astar/top_astargnps/top_astargnps.runs/synth_1/top_astargnps.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_astargnps_utilization_synth.rpt -pb top_astargnps_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat May 14 15:05:04 2022...
