Timing Analyzer report for quartus_compile
Thu Apr 27 14:50:48 2023
Quartus Prime Version 21.4.0 Build 67 12/06/2021 SC Pro Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Delays: Final Snapshot
  4. Parallel Compilation
  5. SDC File List
  6. Clocks
  7. Timing Closure Summary (BETA)
  8. Fmax Summary
  9. Setup Summary
 10. Hold Summary
 11. Recovery Summary
 12. Removal Summary
 13. Minimum Pulse Width Summary
 14. Metastability Summary 1 Slow vid1 100C Model
 15. Metastability Summary 1 Slow vid1 -40C Model
 16. Metastability Summary Slow 900mV 100C Model
 17. Metastability Summary Slow 900mV -40C Model
 18. Metastability Summary Fast 900mV 100C Model
 19. Metastability Summary Fast 900mV -40C Model
 20. Board Trace Model Assignments
 21. Input Transition Times
 22. Signal Integrity Metrics (Slow 900mv 100c Model)
 23. Setup Transfers
 24. Hold Transfers
 25. Recovery Transfers
 26. Removal Transfers
---- Setup Reports ----
     ---- clock Reports ----
           27. Command Info
           28. Summary of Paths
           29. Path #1: Setup slack is -0.042 (VIOLATED)
           30. Path #2: Setup slack is -0.039 (VIOLATED)
           31. Path #3: Setup slack is -0.039 (VIOLATED)
           32. Path #4: Setup slack is -0.038 (VIOLATED)
           33. Path #5: Setup slack is -0.038 (VIOLATED)
           34. Path #6: Setup slack is -0.037 (VIOLATED)
           35. Path #7: Setup slack is -0.031 (VIOLATED)
           36. Path #8: Setup slack is -0.031 (VIOLATED)
           37. Path #9: Setup slack is -0.030 (VIOLATED)
           38. Path #10: Setup slack is -0.029 (VIOLATED)
---- Hold Reports ----
     ---- clock Reports ----
           39. Command Info
           40. Summary of Paths
           41. Path #1: Hold slack is 0.003 
           42. Path #2: Hold slack is 0.007 
           43. Path #3: Hold slack is 0.010 
           44. Path #4: Hold slack is 0.011 
           45. Path #5: Hold slack is 0.011 
           46. Path #6: Hold slack is 0.012 
           47. Path #7: Hold slack is 0.012 
           48. Path #8: Hold slack is 0.013 
           49. Path #9: Hold slack is 0.013 
           50. Path #10: Hold slack is 0.015 
---- Recovery Reports ----
     ---- clock Reports ----
           51. Command Info
           52. Summary of Paths
           53. Path #1: Recovery slack is 0.018 
           54. Path #2: Recovery slack is 0.018 
           55. Path #3: Recovery slack is 0.018 
           56. Path #4: Recovery slack is 0.019 
           57. Path #5: Recovery slack is 0.019 
           58. Path #6: Recovery slack is 0.019 
           59. Path #7: Recovery slack is 0.051 
           60. Path #8: Recovery slack is 0.051 
           61. Path #9: Recovery slack is 0.051 
           62. Path #10: Recovery slack is 0.081 
---- Removal Reports ----
     ---- clock Reports ----
           63. Command Info
           64. Summary of Paths
           65. Path #1: Removal slack is 0.252 
           66. Path #2: Removal slack is 0.252 
           67. Path #3: Removal slack is 0.252 
           68. Path #4: Removal slack is 0.252 
           69. Path #5: Removal slack is 0.252 
           70. Path #6: Removal slack is 0.252 
           71. Path #7: Removal slack is 0.254 
           72. Path #8: Removal slack is 0.254 
           73. Path #9: Removal slack is 0.254 
           74. Path #10: Removal slack is 0.256 
 75. Timing Analyzer Messages
---- Unconstrained Paths Reports ----
      76. Unconstrained Paths Summary
      77. Clock Status Summary
     ---- Setup Analysis Reports ----
           78. Unconstrained Input Ports
           79. Unconstrained Output Ports
     ---- Hold Analysis Reports ----
           80. Unconstrained Input Ports
           81. Unconstrained Output Ports
 82. Multicorner Timing Analysis Summary
 83. Design Assistant (Signoff) Results - 4 of 85 Rules Failed
 84. TMC-20213 - Paths Failing Setup Analysis with Locally Routed Clock
 85. TMC-20221 - Nodes Failing Minimum Pulse Width Due to Clock Pulse Collapse
 86. TMC-20202 - Paths Failing Setup Analysis with High Logic Delay
 87. TMC-20204 - Endpoints of Paths Failing Setup Analysis with Retiming Restrictions
 88. CDC-50001 - 1-Bit Asynchronous Transfer Not Synchronized
 89. CDC-50002 - 1-Bit Asynchronous Transfer with Insufficient Constraints
 90. CDC-50003 - CE-Type CDC Transfer with Insufficient Constraints
 91. CDC-50004 - MUX-type CDC Transfer with Insufficient Constraints
 92. CDC-50005 - CDC Bus Constructed with Multi-bit Synchronizer Chains of Different Lengths
 93. CDC-50006 - CDC Bus Constructed with Unsynchronized Registers
 94. CDC-50007 - CDC Bus Constructed with Multi-bit Synchronizer Chains with Insufficient Constraints
 95. CDC-50011 - Combinational Logic Before Synchronizer Chain
 96. CDC-50012 - Multiple Clock Domains Driving a Synchronizer Chain
 97. CLK-30026 - Missing Clock Assignment
 98. CLK-30027 - Multiple Clock Assignments Found
 99. CLK-30028 - Invalid Generated Clock
100. CLK-30029 - Invalid Clock Assignments
101. CLK-30030 - PLL Setting Violation
102. CLK-30033 - Invalid Clock Group Assignment
103. CLK-30034 - Clock Pairs Missing Logically Exclusive Clock Group Assignment
104. CLK-30035 - Clock Pairs Missing Physically Exclusive Clock Group Assignment
105. CLK-30042 - Incorrect Clock Group Type
106. RDC-50001 - Reconvergence of Multiple Asynchronous Reset Synchronizers in Different Reset Domains
107. RDC-50002 - Reconvergence of Multiple Asynchronous Reset Synchronizers in a Common Reset Domain
108. RES-50001 - Asynchronous Reset Is Not Synchronized
109. RES-50002 - Asynchronous Reset is Insufficiently Synchronized
110. RES-50003 - Asynchronous Reset with Insufficient Constraints
111. RES-50004 - Multiple Asynchronous Resets within Reset Synchronizer Chain
112. TMC-20011 - Missing Input Delay Constraint
113. TMC-20012 - Missing Output Delay Constraint
114. TMC-20013 - Partial Input Delay
115. TMC-20014 - Partial Output Delay
116. TMC-20015 - Inconsistent Min-Max Delay
117. TMC-20016 - Invalid Reference Pin
118. TMC-20017 - Loops Detected
119. TMC-20019 - Partial Multicycle Assignment
120. TMC-20022 - Incomplete I/O Delay Assignment
121. TMC-20023 - Invalid Set Net Delay Assignment
122. TMC-20027 - Collection Filter Matching Multiple Types
123. TMC-30041 - Constraint with Invalid Clock Reference
124. CDC-50103 - Unsynchronized Intra-Clock Forced Synchronizer
125. CLK-30031 - Input Delay Assigned to Clock
126. FLP-10000 - Physical RAM with Utilization Below Threshold
127. LNT-30023 - Reset Nets with Polarity Conflict
128. TMC-20018 - Latches Detected
129. TMC-20021 - Partial Min-Max Delay Assignment
130. TMC-20024 - Synchronous Data Delay Assignment
131. TMC-20026 - Empty Collection Due To Unmatched Filter
132. TMC-20200 - Paths Failing Setup Analysis with Impossible Requirements
133. TMC-20201 - Paths Failing Setup Analysis with High Clock Skew
134. TMC-20203 - Paths Failing Setup Analysis with High Fabric Interconnect Delay
135. TMC-20205 - Endpoints of Paths Failing Setup Analysis with Explicit Power-Up States that Restrict Retiming
136. TMC-20206 - DSP Blocks with Unregistered Outputs that are the Source of Paths Failing Setup Analysis
137. TMC-20207 - DSP Blocks with Unregistered Inputs that are the Destination of Paths Failing Setup Analysis
138. TMC-20208 - RAM Blocks with Unregistered Outputs that are the Source of Paths Failing Setup Analysis
139. TMC-20209 - Paths Failing Setup Analysis with High Routing Delay due to Congestion
140. TMC-20210 - Paths Failing Setup Analysis with High Routing Delay Added for Hold
141. TMC-20212 - Paths Failing Setup Analysis with Global Routing in Data Path
142. TMC-20214 - Buses with Incoming Paths Failing Setup Analysis with Multiple Sequential Adder Chains
143. TMC-20215 - Buses with Incoming Paths Failing Setup Analysis with Multipliers Implemented in Logic
144. TMC-20216 - Paths Failing Setup Analysis with Inferred-RAM Shift Register Endpoints
145. TMC-20217 - Paths Failing Setup Analysis with Clock-As-Data
146. TMC-20220 - RAM Blocks with Restricted Fmax below Required Fmax
147. TMC-20312 - Paths Failing Hold Analysis with Global Routing in Data Path
148. TMC-20313 - Paths Failing Hold Analysis with Locally Routed Clock
149. TMC-20712 - Paths Failing Recovery Analysis with Global Routing in Data Path
150. TMC-20713 - Paths Failing Recovery Analysis with Locally Routed Clock
151. TMC-20812 - Paths Failing Removal Analysis with Global Routing in Data Path
152. TMC-20813 - Paths Failing Removal Analysis with Locally Routed Clock
153. CDC-50008 - CDC Bus Constructed with Multi-bit Synchronizer Chains
154. CDC-50101 - Intra-Clock False Path Synchronizer
155. CDC-50102 - Synchronizer after CDC Topology with Control Signal
156. CLK-30032 - Improper Clock Targets
157. FLP-40006 - Pipelining Registers That Might Be Recoverable
158. LNT-30010 - Nets Driving both Reset and Clock Enable Signals
159. RES-50010 - Reset Synchronizer Chains with Constant Output
160. RES-50101 - Intra-Clock False Path Reset Synchronizer
161. TMC-20020 - Invalid Multicycle Assignment
162. TMC-20550 - Automatically Selected Duplication Candidate Rejected for Placement Constraint
163. TMC-20551 - Automatically Selected Duplication Candidate Likely Requires More Duplication
164. TMC-20552 - User Selected Duplication Candidate was Rejected
165. TMC-20601 - Registers with High Immediate Fan-Out Tension
166. TMC-20602 - Registers with High Timing Path Endpoint Tension
167. TMC-20603 - Registers with High Immediate Fan-Out Span
168. TMC-20604 - Registers with High Timing Path Endpoint Span



----------------
; Legal Notice ;
----------------
Copyright (C) 2021  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+---------------------------------------------------------------------------+
; Timing Analyzer Summary                                                   ;
+-----------------------+---------------------------------------------------+
; Quartus Prime Version ; Version 21.4.0 Build 67 12/06/2021 SC Pro Edition ;
; Timing Analyzer       ; Timing Analyzer                                   ;
; Revision Name         ; quartus_compile                                   ;
; Device Family         ; Stratix 10                                        ;
; Device                ; 1SX280HH3F55I1VG                                  ;
; Snapshot              ; final                                             ;
; Timing Models         ; Final                                             ;
; Power Models          ; Final                                             ;
; Device Status         ; Final                                             ;
; Rise/Fall Delays      ; Enabled                                           ;
+-----------------------+---------------------------------------------------+


+---------------------------------------------+
; Timing Delays: Final Snapshot               ;
+----------------------------------+----------+
; Snapshot                         ; final    ;
; Periphery block cell delays      ; Sign-off ;
; Core block cell delays           ; Sign-off ;
; Routing interconnect (IC) delays ; Sign-off ;
+----------------------------------+----------+


+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 40     ;
; Maximum allowed            ; 16     ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------+
; SDC File List                                                                        ;
+---------------------+----------+--------+--------------------------+-----------------+
; SDC File Path       ; Instance ; Status ; Read at                  ; Processing Time ;
+---------------------+----------+--------+--------------------------+-----------------+
; quartus_compile.sdc ;          ; OK     ; Thu Apr 27 14:50:40 2023 ; 00:00:00        ;
+---------------------+----------+--------+--------------------------+-----------------+
Note: All paths for non-entity SDC files are reported relative to the project directory (/home/dirren/IntelHLS/3mm/test-fpga.prj/quartus/).


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                            ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets   ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; clock      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+


+-----------------------------------------------------------------------+
; Timing Closure Summary (BETA)                                         ;
+------------------------------------------------------+----------------+
; Panel Name                                           ; Result Flag    ;
+------------------------------------------------------+----------------+
; Timing Closure                                       ; Fail           ;
;   Setup Summary                                      ; Fail           ;
;   Hold Summary                                       ; Pass           ;
;   Recovery Summary                                   ; Pass           ;
;   Removal Summary                                    ; Pass           ;
;   Setup Data Delay Summary                           ; Not Found      ;
;   Recovery Data Delay Summary                        ; Not Found      ;
;   Minimum Pulse Width Summary                        ; Fail           ;
;   Max Skew Summary                                   ; Not Found      ;
;   Max Clock Skew Summary                             ; Not Found      ;
;   Net Delay Summary                                  ; Not Found      ;
;   Metastability Summary                              ; Not Calculated ;
;   Double Data Rate (DDR) Summary                     ; Not Found      ;
;   Transmitter Channel-to-Channel Skew (TCCS) Summary ; Not Found      ;
;   Receiver Input Skew Margin (RSKM) Summary          ; Not Found      ;
+------------------------------------------------------+----------------+
This report is still in the BETA stage and should not be used as the final timing closure gatekeeper yet, please continue to review all STA reports.


+---------------------------------------------------------------------------------------------------------------------------------+
; Fmax Summary                                                                                                                    ;
+------------+-----------------+------------+---------------------------------------------------+---------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                              ; Worst-Case Operating Conditions ;
+------------+-----------------+------------+---------------------------------------------------+---------------------------------+
; 966.18 MHz ; 745.16 MHz      ; clock      ; limit due to high minimum pulse width restriction ; Slow 900mV -40C Model           ;
+------------+-----------------+------------+---------------------------------------------------+---------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Intel recommends that you always use clock constraints and other slack reports for sign-off analysis.
Delay Models:
1 Slow vid1 100C Model
1 Slow vid1 -40C Model
Slow 900mV 100C Model
Slow 900mV -40C Model
Fast 900mV 100C Model
Fast 900mV -40C Model


+---------------------------------------------------------------------------------------+
; Setup Summary                                                                         ;
+-------+--------+---------------+--------------------+---------------------------------+
; Clock ; Slack  ; End Point TNS ; Failing End Points ; Worst-Case Operating Conditions ;
+-------+--------+---------------+--------------------+---------------------------------+
; clock ; -0.042 ; -0.119        ; 9                  ; Slow 900mV 100C Model           ;
+-------+--------+---------------+--------------------+---------------------------------+
Delay Models:
1 Slow vid1 100C Model
1 Slow vid1 -40C Model
Slow 900mV 100C Model
Slow 900mV -40C Model
Fast 900mV 100C Model
Fast 900mV -40C Model


+--------------------------------------------------------------------------------------+
; Hold Summary                                                                         ;
+-------+-------+---------------+--------------------+---------------------------------+
; Clock ; Slack ; End Point TNS ; Failing End Points ; Worst-Case Operating Conditions ;
+-------+-------+---------------+--------------------+---------------------------------+
; clock ; 0.003 ; 0.000         ; 0                  ; Slow 900mV -40C Model           ;
+-------+-------+---------------+--------------------+---------------------------------+
Delay Models:
1 Slow vid1 100C Model
1 Slow vid1 -40C Model
Slow 900mV 100C Model
Slow 900mV -40C Model
Fast 900mV 100C Model
Fast 900mV -40C Model


+--------------------------------------------------------------------------------------+
; Recovery Summary                                                                     ;
+-------+-------+---------------+--------------------+---------------------------------+
; Clock ; Slack ; End Point TNS ; Failing End Points ; Worst-Case Operating Conditions ;
+-------+-------+---------------+--------------------+---------------------------------+
; clock ; 0.018 ; 0.000         ; 0                  ; 1 Slow vid1 -40C Model          ;
+-------+-------+---------------+--------------------+---------------------------------+
Delay Models:
1 Slow vid1 100C Model
1 Slow vid1 -40C Model
Slow 900mV 100C Model
Slow 900mV -40C Model
Fast 900mV 100C Model
Fast 900mV -40C Model


+--------------------------------------------------------------------------------------+
; Removal Summary                                                                      ;
+-------+-------+---------------+--------------------+---------------------------------+
; Clock ; Slack ; End Point TNS ; Failing End Points ; Worst-Case Operating Conditions ;
+-------+-------+---------------+--------------------+---------------------------------+
; clock ; 0.252 ; 0.000         ; 0                  ; Fast 900mV -40C Model           ;
+-------+-------+---------------+--------------------+---------------------------------+
Delay Models:
1 Slow vid1 100C Model
1 Slow vid1 -40C Model
Slow 900mV 100C Model
Slow 900mV -40C Model
Fast 900mV 100C Model
Fast 900mV -40C Model


+----------------------------------------------------------------------------------------------------+
; Minimum Pulse Width Summary                                                                        ;
+-------+--------+---------------+--------------------+------------+---------------------------------+
; Clock ; Slack  ; End Point TNS ; Failing End Points ; Type       ; Worst-Case Operating Conditions ;
+-------+--------+---------------+--------------------+------------+---------------------------------+
; clock ; -0.171 ; -1.540        ; 34                 ; High Pulse ; Slow 900mV -40C Model           ;
+-------+--------+---------------+--------------------+------------+---------------------------------+
Delay Models:
1 Slow vid1 100C Model
1 Slow vid1 -40C Model
Slow 900mV 100C Model
Slow 900mV -40C Model
Fast 900mV 100C Model
Fast 900mV -40C Model


------------------------------------------------
; Metastability Summary 1 Slow vid1 100C Model ;
------------------------------------------------
Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 207
Shortest Synchronizer Chain: 3 Registers
Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 0, or 0.0%.
Number of Chains Excluded from MTBF Analysis: 0, or 0.0%

Worst Case Available Settling Time: 1.288 ns

Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2382.8
Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 4590.3



------------------------------------------------
; Metastability Summary 1 Slow vid1 -40C Model ;
------------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.

Number of Synchronizer Chains Found: 207
Shortest Synchronizer Chain: 3 Registers
Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 7, or 3.4%.
Number of Chains Excluded from MTBF Analysis: 0, or 0.0%



-----------------------------------------------
; Metastability Summary Slow 900mV 100C Model ;
-----------------------------------------------
Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 207
Shortest Synchronizer Chain: 3 Registers
Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 0, or 0.0%.
Number of Chains Excluded from MTBF Analysis: 0, or 0.0%

Worst Case Available Settling Time: 1.227 ns

Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2382.8
Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 4590.3



-----------------------------------------------
; Metastability Summary Slow 900mV -40C Model ;
-----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.

Number of Synchronizer Chains Found: 207
Shortest Synchronizer Chain: 3 Registers
Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 6, or 2.9%.
Number of Chains Excluded from MTBF Analysis: 0, or 0.0%



-----------------------------------------------
; Metastability Summary Fast 900mV 100C Model ;
-----------------------------------------------
Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 207
Shortest Synchronizer Chain: 3 Registers
Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 0, or 0.0%.
Number of Chains Excluded from MTBF Analysis: 0, or 0.0%

Worst Case Available Settling Time: 1.412 ns

Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2382.8
Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 4590.3



-----------------------------------------------
; Metastability Summary Fast 900mV -40C Model ;
-----------------------------------------------
Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 207
Shortest Synchronizer Chain: 3 Registers
Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 0, or 0.0%.
Number of Chains Excluded from MTBF Analysis: 0, or 0.0%

Worst Case Available Settling Time: 1.569 ns

Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 123.6
Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 4590.3



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                          ;
+-----+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+-----+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+-----------------------------------------------------------------------------------+
; Input Transition Times                                                            ;
+--------------------------------+--------------+-----------------+-----------------+
; Pin                            ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+--------------------------------+--------------+-----------------+-----------------+
; ~ALTERA_AS_DATA1~              ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; ~ALTERA_AS_nCSO0,ALTERA_MSEL0~ ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; ~ALTERA_AS_DATA2~              ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; ~ALTERA_AS_DATA0~              ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; ~ALTERA_AS_CLK~                ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; ~ALTERA_AS_nCSO2,ALTERA_MSEL1~ ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; ~ALTERA_AS_nCSO1,ALTERA_MSEL2~ ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; ~ALTERA_AS_DATA3~              ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; ~ALTERA_AS_nCSO3~              ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
+--------------------------------+--------------+-----------------+-----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 900mv 100c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-----+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                    ;
+------------+----------+----------+----------+----------+----------+---------------------------+------------------+---------------------------------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ; Clock Pair Classification ; Worst-Case Slack ; Worst-Case Operating Conditions ;
+------------+----------+----------+----------+----------+----------+---------------------------+------------------+---------------------------------+
; clock      ; clock    ; 8939     ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; -0.042           ; Slow 900mV 100C Model           ;
+------------+----------+----------+----------+----------+----------+---------------------------+------------------+---------------------------------+
An "Asynchronous (Timed Unsafe)" transfer occurs when the From & To clocks are asynchronous and no timing constraints exist. Entries labeled "false path" only account for clock-to-clock false paths. Path-based false path counts are shown in rows with "Ignored (Not Timed)" classifications


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                     ;
+------------+----------+----------+----------+----------+----------+---------------------------+------------------+---------------------------------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ; Clock Pair Classification ; Worst-Case Slack ; Worst-Case Operating Conditions ;
+------------+----------+----------+----------+----------+----------+---------------------------+------------------+---------------------------------+
; clock      ; clock    ; 8765     ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; 0.003            ; Slow 900mV -40C Model           ;
+------------+----------+----------+----------+----------+----------+---------------------------+------------------+---------------------------------+
An "Asynchronous (Timed Unsafe)" transfer occurs when the From & To clocks are asynchronous and no timing constraints exist. Entries labeled "false path" only account for clock-to-clock false paths. Path-based false path counts are shown in rows with "Ignored (Not Timed)" classifications


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                 ;
+------------+----------+----------+----------+----------+----------+---------------------------+------------------+---------------------------------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ; Clock Pair Classification ; Worst-Case Slack ; Worst-Case Operating Conditions ;
+------------+----------+----------+----------+----------+----------+---------------------------+------------------+---------------------------------+
; clock      ; clock    ; 621      ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; 0.018            ; Slow vid1 -40C Model            ;
+------------+----------+----------+----------+----------+----------+---------------------------+------------------+---------------------------------+
An "Asynchronous (Timed Unsafe)" transfer occurs when the From & To clocks are asynchronous and no timing constraints exist. Entries labeled "false path" only account for clock-to-clock false paths. Path-based false path counts are shown in rows with "Ignored (Not Timed)" classifications


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                  ;
+------------+----------+----------+----------+----------+----------+---------------------------+------------------+---------------------------------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ; Clock Pair Classification ; Worst-Case Slack ; Worst-Case Operating Conditions ;
+------------+----------+----------+----------+----------+----------+---------------------------+------------------+---------------------------------+
; clock      ; clock    ; 621      ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; 0.252            ; Fast 900mV -40C Model           ;
+------------+----------+----------+----------+----------+----------+---------------------------+------------------+---------------------------------+
An "Asynchronous (Timed Unsafe)" transfer occurs when the From & To clocks are asynchronous and no timing constraints exist. Entries labeled "false path" only account for clock-to-clock false paths. Path-based false path counts are shown in rows with "Ignored (Not Timed)" classifications


----------------
; Command Info ;
----------------
Report Timing: Found 10 setup paths (10 violated).  Worst case slack is -0.042 

Tcl Command:
    report_timing -setup -panel_name {Worst-Case Timing Paths||Setup||clock} -to_clock [get_clocks {clock}] -npaths 10 -detail full_path

Options:
    -to_clock [get_clocks {clock}] 
    -setup 
    -npaths 10 
    -detail full_path 
    -panel_name {clock} 

Snapshot:
    final

Delay Models:
    1 Slow vid1 100C Model
    1 Slow vid1 -40C Model
    Slow 900mV 100C Model
    Slow 900mV -40C Model
    Fast 900mV 100C Model
    Fast 900mV -40C Model


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Summary of Paths                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; To Node                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ; Worst-Case Operating Conditions ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+
; -0.042 ; sync_resetn[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; kernel_3mm_inst|kernel_3mm_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[7]                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; clock        ; clock       ; 1.000        ; -0.050     ; 1.064      ; Slow 900mV 100C Model           ;
; -0.039 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B8|thekernel_3mm_B8_merge|thekernel_3mm_B8_merge_storage|thekernel_3mm_B8_merge_storage|ms.acl_mid_speed_fifo_inst|sclrn                                                                                                                                                                                                                                                                                                     ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B8|thekernel_3mm_B8_merge|thekernel_3mm_B8_merge_storage|thekernel_3mm_B8_merge_storage|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[3]                                                                                                                                                                                                                                                                                                     ; clock        ; clock       ; 1.000        ; -0.028     ; 0.796      ; 1 Slow vid1 -40C Model          ;
; -0.039 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B8|thekernel_3mm_B8_merge|thekernel_3mm_B8_merge_storage|thekernel_3mm_B8_merge_storage|ms.acl_mid_speed_fifo_inst|sclrn                                                                                                                                                                                                                                                                                                     ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B8|thekernel_3mm_B8_merge|thekernel_3mm_B8_merge_storage|thekernel_3mm_B8_merge_storage|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[2]                                                                                                                                                                                                                                                                                                     ; clock        ; clock       ; 1.000        ; -0.028     ; 0.796      ; 1 Slow vid1 -40C Model          ;
; -0.038 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B8|thekernel_3mm_B8_merge|thekernel_3mm_B8_merge_storage|thekernel_3mm_B8_merge_storage|ms.acl_mid_speed_fifo_inst|sclrn                                                                                                                                                                                                                                                                                                     ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B8|thekernel_3mm_B8_merge|thekernel_3mm_B8_merge_storage|thekernel_3mm_B8_merge_storage|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[1]                                                                                                                                                                                                                                                                                                     ; clock        ; clock       ; 1.000        ; -0.028     ; 0.796      ; 1 Slow vid1 -40C Model          ;
; -0.038 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B8|thekernel_3mm_B8_merge|thekernel_3mm_B8_merge_storage|thekernel_3mm_B8_merge_storage|ms.acl_mid_speed_fifo_inst|sclrn                                                                                                                                                                                                                                                                                                     ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B8|thekernel_3mm_B8_merge|thekernel_3mm_B8_merge_storage|thekernel_3mm_B8_merge_storage|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[0]                                                                                                                                                                                                                                                                                                     ; clock        ; clock       ; 1.000        ; -0.028     ; 0.796      ; 1 Slow vid1 -40C Model          ;
; -0.037 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B8|thekernel_3mm_B8_merge|thekernel_3mm_B8_merge_storage|thekernel_3mm_B8_merge_storage|ms.acl_mid_speed_fifo_inst|sclrn                                                                                                                                                                                                                                                                                                     ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B8|thekernel_3mm_B8_merge|thekernel_3mm_B8_merge_storage|thekernel_3mm_B8_merge_storage|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[4]                                                                                                                                                                                                                                                                                                     ; clock        ; clock       ; 1.000        ; -0.028     ; 0.796      ; 1 Slow vid1 -40C Model          ;
; -0.031 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B4|thebb_kernel_3mm_B4_stall_region|thei_sfc_s_c0_in_for_body15_kernel_3mms_c0_enter32651_kernel_3mm25_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm0|ms.acl_mid_speed_fifo_inst|sclrn ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B4|thebb_kernel_3mm_B4_stall_region|thei_sfc_s_c0_in_for_body15_kernel_3mms_c0_enter32651_kernel_3mm25_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[5] ; clock        ; clock       ; 1.000        ; -0.017     ; 0.796      ; 1 Slow vid1 -40C Model          ;
; -0.031 ; sync_resetn[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; kernel_3mm_inst|kernel_3mm_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[6]                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; clock        ; clock       ; 1.000        ; -0.050     ; 1.056      ; Slow 900mV 100C Model           ;
; -0.030 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B4|thebb_kernel_3mm_B4_stall_region|thei_sfc_s_c0_in_for_body15_kernel_3mms_c0_enter32651_kernel_3mm25_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm0|ms.acl_mid_speed_fifo_inst|sclrn ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B4|thebb_kernel_3mm_B4_stall_region|thei_sfc_s_c0_in_for_body15_kernel_3mms_c0_enter32651_kernel_3mm25_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[8] ; clock        ; clock       ; 1.000        ; -0.017     ; 0.796      ; 1 Slow vid1 -40C Model          ;
; -0.029 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B4|thebb_kernel_3mm_B4_stall_region|thei_sfc_s_c0_in_for_body15_kernel_3mms_c0_enter32651_kernel_3mm25_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm0|ms.acl_mid_speed_fifo_inst|sclrn ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B4|thebb_kernel_3mm_B4_stall_region|thei_sfc_s_c0_in_for_body15_kernel_3mms_c0_enter32651_kernel_3mm25_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[3] ; clock        ; clock       ; 1.000        ; -0.017     ; 0.796      ; 1 Slow vid1 -40C Model          ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+


Path #1: Setup slack is -0.042 (VIOLATED)
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                      ;
+---------------------------------+-------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                           ;
+---------------------------------+-------------------------------------------------------------------------------------------------+
; From Node                       ; sync_resetn[2]                                                                                  ;
; To Node                         ; kernel_3mm_inst|kernel_3mm_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[7] ;
; Launch Clock                    ; clock                                                                                           ;
; Latch Clock                     ; clock                                                                                           ;
; SDC Exception                   ; No SDC Exception on Path                                                                        ;
; Data Arrival Time               ; 2.514                                                                                           ;
; Data Required Time              ; 2.472                                                                                           ;
; Slack                           ; -0.042 (VIOLATED)                                                                               ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                           ;
+---------------------------------+-------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.050 ;       ;             ;            ;       ;       ;
; Data Delay             ; 1.064  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 2     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 1.398       ; 96         ; 0.167 ; 1.231 ;
;    Cell                ;        ; 2     ; 0.052       ; 4          ; 0.000 ; 0.052 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 0.558       ; 52         ; 0.000 ; 0.558 ;
;    Cell                ;        ; 10    ; 0.220       ; 21         ; 0.000 ; 0.125 ;
;    uTco                ;        ; 1     ; 0.286       ; 27         ; 0.286 ; 0.286 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 1.113       ; 96         ; 0.000 ; 0.972 ;
;    Cell                ;        ; 3     ; 0.042       ; 4          ; 0.000 ; 0.042 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                        ;
+---------+---------+----+------+--------+------------------------+--------------------+---------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location               ; Element Type       ; Element                                                                                           ;
+---------+---------+----+------+--------+------------------------+--------------------+---------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                        ;                    ; launch edge time                                                                                  ;
; 1.450   ; 1.450   ;    ;      ;        ;                        ;                    ; clock path                                                                                        ;
;   0.000 ;   0.000 ;    ;      ;        ;                        ;                    ; source latency                                                                                    ;
;   0.000 ;   0.000 ;    ;      ; 1      ; MLABCELL_X165_Y216_N3  ; Combinational cell ; clock                                                                                             ;
;   0.167 ;   0.167 ; RR ; IC   ; 1      ; MLABCELL_X165_Y216_N18 ; Combinational cell ; clock~FITTER_INSERTED_0|datae                                                                     ;
;   0.219 ;   0.052 ; RR ; CELL ; 456    ; MLABCELL_X165_Y216_N18 ; Combinational cell ; clock~FITTER_INSERTED_0|combout                                                                   ;
;   1.450 ;   1.231 ; RR ; IC   ; 1      ; FF_X163_Y208_N2        ; ALM Register       ; sync_resetn[2]|clk                                                                                ;
;   1.450 ;   0.000 ; RR ; CELL ; 1      ; FF_X163_Y208_N2        ; ALM Register       ; sync_resetn[2]                                                                                    ;
; 2.514   ; 1.064   ;    ;      ;        ;                        ;                    ; data path                                                                                         ;
;   1.736 ;   0.286 ; FF ; uTco ; 1      ; FF_X163_Y208_N2        ; ALM Register       ; sync_resetn[2]|q                                                                                  ;
;   1.736 ;   0.000 ; FF ; IC   ; 1      ; Boundary Port          ; N/A                ; kernel_3mm_inst|resetn|input                                                                      ;
;   1.736 ;   0.000 ; FF ; CELL ; 8      ; Boundary Port          ; N/A                ; kernel_3mm_inst|resetn                                                                            ;
;   2.294 ;   0.558 ; FF ; IC   ; 3      ; LABCELL_X161_Y204_N36  ; Combinational cell ; kernel_3mm_inst|kernel_3mm_internal_inst|global_reset_extender_inst|add_0~31|datad                ;
;   2.419 ;   0.125 ; FR ; CELL ; 1      ; LABCELL_X161_Y204_N39  ; Combinational cell ; kernel_3mm_inst|kernel_3mm_internal_inst|global_reset_extender_inst|add_0~26|cout                 ;
;   2.419 ;   0.000 ; RR ; CELL ; 3      ; LABCELL_X161_Y204_N42  ; Combinational cell ; kernel_3mm_inst|kernel_3mm_internal_inst|global_reset_extender_inst|add_0~21|cin                  ;
;   2.439 ;   0.020 ; RF ; CELL ; 1      ; LABCELL_X161_Y204_N45  ; Combinational cell ; kernel_3mm_inst|kernel_3mm_internal_inst|global_reset_extender_inst|add_0~16|cout                 ;
;   2.439 ;   0.000 ; FF ; CELL ; 3      ; LABCELL_X161_Y204_N48  ; Combinational cell ; kernel_3mm_inst|kernel_3mm_internal_inst|global_reset_extender_inst|add_0~11|cin                  ;
;   2.457 ;   0.018 ; FR ; CELL ; 1      ; LABCELL_X161_Y204_N51  ; Combinational cell ; kernel_3mm_inst|kernel_3mm_internal_inst|global_reset_extender_inst|add_0~6|cout                  ;
;   2.457 ;   0.000 ; RR ; CELL ; 1      ; LABCELL_X161_Y204_N54  ; Combinational cell ; kernel_3mm_inst|kernel_3mm_internal_inst|global_reset_extender_inst|add_0~1|cin                   ;
;   2.514 ;   0.057 ; RR ; CELL ; 1      ; LABCELL_X161_Y204_N54  ; Combinational cell ; kernel_3mm_inst|kernel_3mm_internal_inst|global_reset_extender_inst|add_0~1|sumout                ;
;   2.514 ;   0.000 ; RR ; CELL ; 1      ; FF_X161_Y204_N55       ; ALM Register       ; kernel_3mm_inst|kernel_3mm_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[7]|d ;
;   2.514 ;   0.000 ; RR ; CELL ; 1      ; FF_X161_Y204_N55       ; ALM Register       ; kernel_3mm_inst|kernel_3mm_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[7]   ;
+---------+---------+----+------+--------+------------------------+--------------------+---------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                         ;
+---------+---------+----+------+--------+------------------------+--------------------+-----------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location               ; Element Type       ; Element                                                                                             ;
+---------+---------+----+------+--------+------------------------+--------------------+-----------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;      ;        ;                        ;                    ; latch edge time                                                                                     ;
; 2.400   ; 1.400   ;    ;      ;        ;                        ;                    ; clock path                                                                                          ;
;   1.000 ;   0.000 ;    ;      ;        ;                        ;                    ; source latency                                                                                      ;
;   1.000 ;   0.000 ;    ;      ; 1      ; MLABCELL_X165_Y216_N3  ; Combinational cell ; clock                                                                                               ;
;   1.141 ;   0.141 ; RR ; IC   ; 1      ; MLABCELL_X165_Y216_N18 ; Combinational cell ; clock~FITTER_INSERTED_0|datae                                                                       ;
;   1.183 ;   0.042 ; RR ; CELL ; 456    ; MLABCELL_X165_Y216_N18 ; Combinational cell ; clock~FITTER_INSERTED_0|combout                                                                     ;
;   1.183 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port          ; N/A                ; kernel_3mm_inst|clock|input                                                                         ;
;   1.183 ;   0.000 ; RR ; CELL ; 6552   ; Boundary Port          ; N/A                ; kernel_3mm_inst|clock                                                                               ;
;   2.155 ;   0.972 ; RR ; IC   ; 1      ; FF_X161_Y204_N55       ; ALM Register       ; kernel_3mm_inst|kernel_3mm_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[7]|clk ;
;   2.155 ;   0.000 ; RR ; CELL ; 1      ; FF_X161_Y204_N55       ; ALM Register       ; kernel_3mm_inst|kernel_3mm_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[7]     ;
;   2.388 ;   0.233 ;    ;      ;        ;                        ;                    ; clock pessimism removed                                                                             ;
;   2.400 ;   0.012 ;    ;      ;        ;                        ;                    ; advanced clock effects                                                                              ;
; 2.472   ; 0.072   ;    ; uTsu ; 1      ; FF_X161_Y204_N55       ; ALM Register       ; kernel_3mm_inst|kernel_3mm_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[7]     ;
+---------+---------+----+------+--------+------------------------+--------------------+-----------------------------------------------------------------------------------------------------+



Path #2: Setup slack is -0.039 (VIOLATED)
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                  ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                       ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B8|thekernel_3mm_B8_merge|thekernel_3mm_B8_merge_storage|thekernel_3mm_B8_merge_storage|ms.acl_mid_speed_fifo_inst|sclrn                               ;
; To Node                         ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B8|thekernel_3mm_B8_merge|thekernel_3mm_B8_merge_storage|thekernel_3mm_B8_merge_storage|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[3] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                       ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                       ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                    ;
; Data Arrival Time               ; 2.213                                                                                                                                                                                                                                                       ;
; Data Required Time              ; 2.174                                                                                                                                                                                                                                                       ;
; Slack                           ; -0.039 (VIOLATED)                                                                                                                                                                                                                                           ;
; Worst-Case Operating Conditions ; 1 Slow vid1 -40C Model                                                                                                                                                                                                                                      ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.028 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.796  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 1.361       ; 96         ; 0.000 ; 1.190 ;
;    Cell                ;        ; 3     ; 0.056       ; 4          ; 0.000 ; 0.056 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 0.486       ; 61         ; 0.184 ; 0.302 ;
;    Cell                ;        ; 2     ; 0.032       ; 4          ; 0.000 ; 0.032 ;
;    uTco                ;        ; 1     ; 0.278       ; 35         ; 0.278 ; 0.278 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 1.054       ; 96         ; 0.000 ; 0.909 ;
;    Cell                ;        ; 3     ; 0.047       ; 4          ; 0.000 ; 0.047 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                       ;
+---------+---------+----+------+--------+------------------------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location               ; Element Type       ; Element                                                                                                                                                                                                                                                          ;
+---------+---------+----+------+--------+------------------------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                        ;                    ; launch edge time                                                                                                                                                                                                                                                 ;
; 1.417   ; 1.417   ;    ;      ;        ;                        ;                    ; clock path                                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000 ;    ;      ;        ;                        ;                    ; source latency                                                                                                                                                                                                                                                   ;
;   0.000 ;   0.000 ;    ;      ; 1      ; MLABCELL_X165_Y216_N3  ; Combinational cell ; clock                                                                                                                                                                                                                                                            ;
;   0.171 ;   0.171 ; RR ; IC   ; 1      ; MLABCELL_X165_Y216_N18 ; Combinational cell ; clock~FITTER_INSERTED_0|datae                                                                                                                                                                                                                                    ;
;   0.227 ;   0.056 ; RR ; CELL ; 456    ; MLABCELL_X165_Y216_N18 ; Combinational cell ; clock~FITTER_INSERTED_0|combout                                                                                                                                                                                                                                  ;
;   0.227 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port          ; N/A                ; kernel_3mm_inst|clock|input                                                                                                                                                                                                                                      ;
;   0.227 ;   0.000 ; RR ; CELL ; 6552   ; Boundary Port          ; N/A                ; kernel_3mm_inst|clock                                                                                                                                                                                                                                            ;
;   1.417 ;   1.190 ; RR ; IC   ; 1      ; FF_X161_Y211_N2        ; ALM Register       ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B8|thekernel_3mm_B8_merge|thekernel_3mm_B8_merge_storage|thekernel_3mm_B8_merge_storage|ms.acl_mid_speed_fifo_inst|sclrn|clk                                ;
;   1.417 ;   0.000 ; RR ; CELL ; 1      ; FF_X161_Y211_N2        ; ALM Register       ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B8|thekernel_3mm_B8_merge|thekernel_3mm_B8_merge_storage|thekernel_3mm_B8_merge_storage|ms.acl_mid_speed_fifo_inst|sclrn                                    ;
; 2.213   ; 0.796   ;    ;      ;        ;                        ;                    ; data path                                                                                                                                                                                                                                                        ;
;   1.695 ;   0.278 ; RR ; uTco ; 21     ; FF_X161_Y211_N2        ; ALM Register       ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B8|thekernel_3mm_B8_merge|thekernel_3mm_B8_merge_storage|thekernel_3mm_B8_merge_storage|ms.acl_mid_speed_fifo_inst|sclrn|q                                  ;
;   1.997 ;   0.302 ; RR ; IC   ; 1      ; LABCELL_X162_Y213_N27  ; Combinational cell ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B8|thekernel_3mm_B8_merge|thekernel_3mm_B8_merge_storage|thekernel_3mm_B8_merge_storage|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|i19~0|datae   ;
;   2.029 ;   0.032 ; RF ; CELL ; 5      ; LABCELL_X162_Y213_N27  ; Combinational cell ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B8|thekernel_3mm_B8_merge|thekernel_3mm_B8_merge_storage|thekernel_3mm_B8_merge_storage|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|i19~0|combout ;
;   2.213 ;   0.184 ; FF ; IC   ; 1      ; FF_X163_Y213_N17       ; ALM Register       ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B8|thekernel_3mm_B8_merge|thekernel_3mm_B8_merge_storage|thekernel_3mm_B8_merge_storage|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[3]|ena  ;
;   2.213 ;   0.000 ; FF ; CELL ; 1      ; FF_X163_Y213_N17       ; ALM Register       ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B8|thekernel_3mm_B8_merge|thekernel_3mm_B8_merge_storage|thekernel_3mm_B8_merge_storage|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[3]      ;
+---------+---------+----+------+--------+------------------------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                     ;
+---------+---------+----+------+--------+------------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location               ; Element Type       ; Element                                                                                                                                                                                                                                                         ;
+---------+---------+----+------+--------+------------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;      ;        ;                        ;                    ; latch edge time                                                                                                                                                                                                                                                 ;
; 2.389   ; 1.389   ;    ;      ;        ;                        ;                    ; clock path                                                                                                                                                                                                                                                      ;
;   1.000 ;   0.000 ;    ;      ;        ;                        ;                    ; source latency                                                                                                                                                                                                                                                  ;
;   1.000 ;   0.000 ;    ;      ; 1      ; MLABCELL_X165_Y216_N3  ; Combinational cell ; clock                                                                                                                                                                                                                                                           ;
;   1.145 ;   0.145 ; RR ; IC   ; 1      ; MLABCELL_X165_Y216_N18 ; Combinational cell ; clock~FITTER_INSERTED_0|datae                                                                                                                                                                                                                                   ;
;   1.192 ;   0.047 ; RR ; CELL ; 456    ; MLABCELL_X165_Y216_N18 ; Combinational cell ; clock~FITTER_INSERTED_0|combout                                                                                                                                                                                                                                 ;
;   1.192 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port          ; N/A                ; kernel_3mm_inst|clock|input                                                                                                                                                                                                                                     ;
;   1.192 ;   0.000 ; RR ; CELL ; 6552   ; Boundary Port          ; N/A                ; kernel_3mm_inst|clock                                                                                                                                                                                                                                           ;
;   2.101 ;   0.909 ; RR ; IC   ; 1      ; FF_X163_Y213_N17       ; ALM Register       ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B8|thekernel_3mm_B8_merge|thekernel_3mm_B8_merge_storage|thekernel_3mm_B8_merge_storage|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[3]|clk ;
;   2.101 ;   0.000 ; RR ; CELL ; 1      ; FF_X163_Y213_N17       ; ALM Register       ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B8|thekernel_3mm_B8_merge|thekernel_3mm_B8_merge_storage|thekernel_3mm_B8_merge_storage|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[3]     ;
;   2.378 ;   0.277 ;    ;      ;        ;                        ;                    ; clock pessimism removed                                                                                                                                                                                                                                         ;
;   2.389 ;   0.011 ;    ;      ;        ;                        ;                    ; advanced clock effects                                                                                                                                                                                                                                          ;
; 2.174   ; -0.215  ;    ; uTsu ; 1      ; FF_X163_Y213_N17       ; ALM Register       ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B8|thekernel_3mm_B8_merge|thekernel_3mm_B8_merge_storage|thekernel_3mm_B8_merge_storage|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[3]     ;
+---------+---------+----+------+--------+------------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #3: Setup slack is -0.039 (VIOLATED)
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                  ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                       ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B8|thekernel_3mm_B8_merge|thekernel_3mm_B8_merge_storage|thekernel_3mm_B8_merge_storage|ms.acl_mid_speed_fifo_inst|sclrn                               ;
; To Node                         ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B8|thekernel_3mm_B8_merge|thekernel_3mm_B8_merge_storage|thekernel_3mm_B8_merge_storage|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[2] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                       ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                       ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                    ;
; Data Arrival Time               ; 2.213                                                                                                                                                                                                                                                       ;
; Data Required Time              ; 2.174                                                                                                                                                                                                                                                       ;
; Slack                           ; -0.039 (VIOLATED)                                                                                                                                                                                                                                           ;
; Worst-Case Operating Conditions ; 1 Slow vid1 -40C Model                                                                                                                                                                                                                                      ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.028 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.796  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 1.361       ; 96         ; 0.000 ; 1.190 ;
;    Cell                ;        ; 3     ; 0.056       ; 4          ; 0.000 ; 0.056 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 0.486       ; 61         ; 0.184 ; 0.302 ;
;    Cell                ;        ; 2     ; 0.032       ; 4          ; 0.000 ; 0.032 ;
;    uTco                ;        ; 1     ; 0.278       ; 35         ; 0.278 ; 0.278 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 1.054       ; 96         ; 0.000 ; 0.909 ;
;    Cell                ;        ; 3     ; 0.047       ; 4          ; 0.000 ; 0.047 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                       ;
+---------+---------+----+------+--------+------------------------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location               ; Element Type       ; Element                                                                                                                                                                                                                                                          ;
+---------+---------+----+------+--------+------------------------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                        ;                    ; launch edge time                                                                                                                                                                                                                                                 ;
; 1.417   ; 1.417   ;    ;      ;        ;                        ;                    ; clock path                                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000 ;    ;      ;        ;                        ;                    ; source latency                                                                                                                                                                                                                                                   ;
;   0.000 ;   0.000 ;    ;      ; 1      ; MLABCELL_X165_Y216_N3  ; Combinational cell ; clock                                                                                                                                                                                                                                                            ;
;   0.171 ;   0.171 ; RR ; IC   ; 1      ; MLABCELL_X165_Y216_N18 ; Combinational cell ; clock~FITTER_INSERTED_0|datae                                                                                                                                                                                                                                    ;
;   0.227 ;   0.056 ; RR ; CELL ; 456    ; MLABCELL_X165_Y216_N18 ; Combinational cell ; clock~FITTER_INSERTED_0|combout                                                                                                                                                                                                                                  ;
;   0.227 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port          ; N/A                ; kernel_3mm_inst|clock|input                                                                                                                                                                                                                                      ;
;   0.227 ;   0.000 ; RR ; CELL ; 6552   ; Boundary Port          ; N/A                ; kernel_3mm_inst|clock                                                                                                                                                                                                                                            ;
;   1.417 ;   1.190 ; RR ; IC   ; 1      ; FF_X161_Y211_N2        ; ALM Register       ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B8|thekernel_3mm_B8_merge|thekernel_3mm_B8_merge_storage|thekernel_3mm_B8_merge_storage|ms.acl_mid_speed_fifo_inst|sclrn|clk                                ;
;   1.417 ;   0.000 ; RR ; CELL ; 1      ; FF_X161_Y211_N2        ; ALM Register       ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B8|thekernel_3mm_B8_merge|thekernel_3mm_B8_merge_storage|thekernel_3mm_B8_merge_storage|ms.acl_mid_speed_fifo_inst|sclrn                                    ;
; 2.213   ; 0.796   ;    ;      ;        ;                        ;                    ; data path                                                                                                                                                                                                                                                        ;
;   1.695 ;   0.278 ; RR ; uTco ; 21     ; FF_X161_Y211_N2        ; ALM Register       ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B8|thekernel_3mm_B8_merge|thekernel_3mm_B8_merge_storage|thekernel_3mm_B8_merge_storage|ms.acl_mid_speed_fifo_inst|sclrn|q                                  ;
;   1.997 ;   0.302 ; RR ; IC   ; 1      ; LABCELL_X162_Y213_N27  ; Combinational cell ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B8|thekernel_3mm_B8_merge|thekernel_3mm_B8_merge_storage|thekernel_3mm_B8_merge_storage|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|i19~0|datae   ;
;   2.029 ;   0.032 ; RF ; CELL ; 5      ; LABCELL_X162_Y213_N27  ; Combinational cell ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B8|thekernel_3mm_B8_merge|thekernel_3mm_B8_merge_storage|thekernel_3mm_B8_merge_storage|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|i19~0|combout ;
;   2.213 ;   0.184 ; FF ; IC   ; 1      ; FF_X163_Y213_N23       ; ALM Register       ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B8|thekernel_3mm_B8_merge|thekernel_3mm_B8_merge_storage|thekernel_3mm_B8_merge_storage|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[2]|ena  ;
;   2.213 ;   0.000 ; FF ; CELL ; 1      ; FF_X163_Y213_N23       ; ALM Register       ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B8|thekernel_3mm_B8_merge|thekernel_3mm_B8_merge_storage|thekernel_3mm_B8_merge_storage|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[2]      ;
+---------+---------+----+------+--------+------------------------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                     ;
+---------+---------+----+------+--------+------------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location               ; Element Type       ; Element                                                                                                                                                                                                                                                         ;
+---------+---------+----+------+--------+------------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;      ;        ;                        ;                    ; latch edge time                                                                                                                                                                                                                                                 ;
; 2.389   ; 1.389   ;    ;      ;        ;                        ;                    ; clock path                                                                                                                                                                                                                                                      ;
;   1.000 ;   0.000 ;    ;      ;        ;                        ;                    ; source latency                                                                                                                                                                                                                                                  ;
;   1.000 ;   0.000 ;    ;      ; 1      ; MLABCELL_X165_Y216_N3  ; Combinational cell ; clock                                                                                                                                                                                                                                                           ;
;   1.145 ;   0.145 ; RR ; IC   ; 1      ; MLABCELL_X165_Y216_N18 ; Combinational cell ; clock~FITTER_INSERTED_0|datae                                                                                                                                                                                                                                   ;
;   1.192 ;   0.047 ; RR ; CELL ; 456    ; MLABCELL_X165_Y216_N18 ; Combinational cell ; clock~FITTER_INSERTED_0|combout                                                                                                                                                                                                                                 ;
;   1.192 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port          ; N/A                ; kernel_3mm_inst|clock|input                                                                                                                                                                                                                                     ;
;   1.192 ;   0.000 ; RR ; CELL ; 6552   ; Boundary Port          ; N/A                ; kernel_3mm_inst|clock                                                                                                                                                                                                                                           ;
;   2.101 ;   0.909 ; RR ; IC   ; 1      ; FF_X163_Y213_N23       ; ALM Register       ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B8|thekernel_3mm_B8_merge|thekernel_3mm_B8_merge_storage|thekernel_3mm_B8_merge_storage|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[2]|clk ;
;   2.101 ;   0.000 ; RR ; CELL ; 1      ; FF_X163_Y213_N23       ; ALM Register       ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B8|thekernel_3mm_B8_merge|thekernel_3mm_B8_merge_storage|thekernel_3mm_B8_merge_storage|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[2]     ;
;   2.378 ;   0.277 ;    ;      ;        ;                        ;                    ; clock pessimism removed                                                                                                                                                                                                                                         ;
;   2.389 ;   0.011 ;    ;      ;        ;                        ;                    ; advanced clock effects                                                                                                                                                                                                                                          ;
; 2.174   ; -0.215  ;    ; uTsu ; 1      ; FF_X163_Y213_N23       ; ALM Register       ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B8|thekernel_3mm_B8_merge|thekernel_3mm_B8_merge_storage|thekernel_3mm_B8_merge_storage|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[2]     ;
+---------+---------+----+------+--------+------------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #4: Setup slack is -0.038 (VIOLATED)
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                  ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                       ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B8|thekernel_3mm_B8_merge|thekernel_3mm_B8_merge_storage|thekernel_3mm_B8_merge_storage|ms.acl_mid_speed_fifo_inst|sclrn                               ;
; To Node                         ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B8|thekernel_3mm_B8_merge|thekernel_3mm_B8_merge_storage|thekernel_3mm_B8_merge_storage|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[1] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                       ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                       ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                    ;
; Data Arrival Time               ; 2.213                                                                                                                                                                                                                                                       ;
; Data Required Time              ; 2.175                                                                                                                                                                                                                                                       ;
; Slack                           ; -0.038 (VIOLATED)                                                                                                                                                                                                                                           ;
; Worst-Case Operating Conditions ; 1 Slow vid1 -40C Model                                                                                                                                                                                                                                      ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.028 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.796  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 1.361       ; 96         ; 0.000 ; 1.190 ;
;    Cell                ;        ; 3     ; 0.056       ; 4          ; 0.000 ; 0.056 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 0.486       ; 61         ; 0.184 ; 0.302 ;
;    Cell                ;        ; 2     ; 0.032       ; 4          ; 0.000 ; 0.032 ;
;    uTco                ;        ; 1     ; 0.278       ; 35         ; 0.278 ; 0.278 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 1.054       ; 96         ; 0.000 ; 0.909 ;
;    Cell                ;        ; 3     ; 0.047       ; 4          ; 0.000 ; 0.047 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                       ;
+---------+---------+----+------+--------+------------------------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location               ; Element Type       ; Element                                                                                                                                                                                                                                                          ;
+---------+---------+----+------+--------+------------------------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                        ;                    ; launch edge time                                                                                                                                                                                                                                                 ;
; 1.417   ; 1.417   ;    ;      ;        ;                        ;                    ; clock path                                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000 ;    ;      ;        ;                        ;                    ; source latency                                                                                                                                                                                                                                                   ;
;   0.000 ;   0.000 ;    ;      ; 1      ; MLABCELL_X165_Y216_N3  ; Combinational cell ; clock                                                                                                                                                                                                                                                            ;
;   0.171 ;   0.171 ; RR ; IC   ; 1      ; MLABCELL_X165_Y216_N18 ; Combinational cell ; clock~FITTER_INSERTED_0|datae                                                                                                                                                                                                                                    ;
;   0.227 ;   0.056 ; RR ; CELL ; 456    ; MLABCELL_X165_Y216_N18 ; Combinational cell ; clock~FITTER_INSERTED_0|combout                                                                                                                                                                                                                                  ;
;   0.227 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port          ; N/A                ; kernel_3mm_inst|clock|input                                                                                                                                                                                                                                      ;
;   0.227 ;   0.000 ; RR ; CELL ; 6552   ; Boundary Port          ; N/A                ; kernel_3mm_inst|clock                                                                                                                                                                                                                                            ;
;   1.417 ;   1.190 ; RR ; IC   ; 1      ; FF_X161_Y211_N2        ; ALM Register       ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B8|thekernel_3mm_B8_merge|thekernel_3mm_B8_merge_storage|thekernel_3mm_B8_merge_storage|ms.acl_mid_speed_fifo_inst|sclrn|clk                                ;
;   1.417 ;   0.000 ; RR ; CELL ; 1      ; FF_X161_Y211_N2        ; ALM Register       ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B8|thekernel_3mm_B8_merge|thekernel_3mm_B8_merge_storage|thekernel_3mm_B8_merge_storage|ms.acl_mid_speed_fifo_inst|sclrn                                    ;
; 2.213   ; 0.796   ;    ;      ;        ;                        ;                    ; data path                                                                                                                                                                                                                                                        ;
;   1.695 ;   0.278 ; RR ; uTco ; 21     ; FF_X161_Y211_N2        ; ALM Register       ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B8|thekernel_3mm_B8_merge|thekernel_3mm_B8_merge_storage|thekernel_3mm_B8_merge_storage|ms.acl_mid_speed_fifo_inst|sclrn|q                                  ;
;   1.997 ;   0.302 ; RR ; IC   ; 1      ; LABCELL_X162_Y213_N27  ; Combinational cell ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B8|thekernel_3mm_B8_merge|thekernel_3mm_B8_merge_storage|thekernel_3mm_B8_merge_storage|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|i19~0|datae   ;
;   2.029 ;   0.032 ; RF ; CELL ; 5      ; LABCELL_X162_Y213_N27  ; Combinational cell ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B8|thekernel_3mm_B8_merge|thekernel_3mm_B8_merge_storage|thekernel_3mm_B8_merge_storage|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|i19~0|combout ;
;   2.213 ;   0.184 ; FF ; IC   ; 1      ; FF_X163_Y213_N29       ; ALM Register       ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B8|thekernel_3mm_B8_merge|thekernel_3mm_B8_merge_storage|thekernel_3mm_B8_merge_storage|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[1]|ena  ;
;   2.213 ;   0.000 ; FF ; CELL ; 1      ; FF_X163_Y213_N29       ; ALM Register       ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B8|thekernel_3mm_B8_merge|thekernel_3mm_B8_merge_storage|thekernel_3mm_B8_merge_storage|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[1]      ;
+---------+---------+----+------+--------+------------------------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                     ;
+---------+---------+----+------+--------+------------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location               ; Element Type       ; Element                                                                                                                                                                                                                                                         ;
+---------+---------+----+------+--------+------------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;      ;        ;                        ;                    ; latch edge time                                                                                                                                                                                                                                                 ;
; 2.389   ; 1.389   ;    ;      ;        ;                        ;                    ; clock path                                                                                                                                                                                                                                                      ;
;   1.000 ;   0.000 ;    ;      ;        ;                        ;                    ; source latency                                                                                                                                                                                                                                                  ;
;   1.000 ;   0.000 ;    ;      ; 1      ; MLABCELL_X165_Y216_N3  ; Combinational cell ; clock                                                                                                                                                                                                                                                           ;
;   1.145 ;   0.145 ; RR ; IC   ; 1      ; MLABCELL_X165_Y216_N18 ; Combinational cell ; clock~FITTER_INSERTED_0|datae                                                                                                                                                                                                                                   ;
;   1.192 ;   0.047 ; RR ; CELL ; 456    ; MLABCELL_X165_Y216_N18 ; Combinational cell ; clock~FITTER_INSERTED_0|combout                                                                                                                                                                                                                                 ;
;   1.192 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port          ; N/A                ; kernel_3mm_inst|clock|input                                                                                                                                                                                                                                     ;
;   1.192 ;   0.000 ; RR ; CELL ; 6552   ; Boundary Port          ; N/A                ; kernel_3mm_inst|clock                                                                                                                                                                                                                                           ;
;   2.101 ;   0.909 ; RR ; IC   ; 1      ; FF_X163_Y213_N29       ; ALM Register       ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B8|thekernel_3mm_B8_merge|thekernel_3mm_B8_merge_storage|thekernel_3mm_B8_merge_storage|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[1]|clk ;
;   2.101 ;   0.000 ; RR ; CELL ; 1      ; FF_X163_Y213_N29       ; ALM Register       ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B8|thekernel_3mm_B8_merge|thekernel_3mm_B8_merge_storage|thekernel_3mm_B8_merge_storage|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[1]     ;
;   2.378 ;   0.277 ;    ;      ;        ;                        ;                    ; clock pessimism removed                                                                                                                                                                                                                                         ;
;   2.389 ;   0.011 ;    ;      ;        ;                        ;                    ; advanced clock effects                                                                                                                                                                                                                                          ;
; 2.175   ; -0.214  ;    ; uTsu ; 1      ; FF_X163_Y213_N29       ; ALM Register       ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B8|thekernel_3mm_B8_merge|thekernel_3mm_B8_merge_storage|thekernel_3mm_B8_merge_storage|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[1]     ;
+---------+---------+----+------+--------+------------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #5: Setup slack is -0.038 (VIOLATED)
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                  ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                       ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B8|thekernel_3mm_B8_merge|thekernel_3mm_B8_merge_storage|thekernel_3mm_B8_merge_storage|ms.acl_mid_speed_fifo_inst|sclrn                               ;
; To Node                         ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B8|thekernel_3mm_B8_merge|thekernel_3mm_B8_merge_storage|thekernel_3mm_B8_merge_storage|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[0] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                       ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                       ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                    ;
; Data Arrival Time               ; 2.213                                                                                                                                                                                                                                                       ;
; Data Required Time              ; 2.175                                                                                                                                                                                                                                                       ;
; Slack                           ; -0.038 (VIOLATED)                                                                                                                                                                                                                                           ;
; Worst-Case Operating Conditions ; 1 Slow vid1 -40C Model                                                                                                                                                                                                                                      ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.028 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.796  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 1.361       ; 96         ; 0.000 ; 1.190 ;
;    Cell                ;        ; 3     ; 0.056       ; 4          ; 0.000 ; 0.056 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 0.486       ; 61         ; 0.184 ; 0.302 ;
;    Cell                ;        ; 2     ; 0.032       ; 4          ; 0.000 ; 0.032 ;
;    uTco                ;        ; 1     ; 0.278       ; 35         ; 0.278 ; 0.278 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 1.054       ; 96         ; 0.000 ; 0.909 ;
;    Cell                ;        ; 3     ; 0.047       ; 4          ; 0.000 ; 0.047 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                       ;
+---------+---------+----+------+--------+------------------------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location               ; Element Type       ; Element                                                                                                                                                                                                                                                          ;
+---------+---------+----+------+--------+------------------------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                        ;                    ; launch edge time                                                                                                                                                                                                                                                 ;
; 1.417   ; 1.417   ;    ;      ;        ;                        ;                    ; clock path                                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000 ;    ;      ;        ;                        ;                    ; source latency                                                                                                                                                                                                                                                   ;
;   0.000 ;   0.000 ;    ;      ; 1      ; MLABCELL_X165_Y216_N3  ; Combinational cell ; clock                                                                                                                                                                                                                                                            ;
;   0.171 ;   0.171 ; RR ; IC   ; 1      ; MLABCELL_X165_Y216_N18 ; Combinational cell ; clock~FITTER_INSERTED_0|datae                                                                                                                                                                                                                                    ;
;   0.227 ;   0.056 ; RR ; CELL ; 456    ; MLABCELL_X165_Y216_N18 ; Combinational cell ; clock~FITTER_INSERTED_0|combout                                                                                                                                                                                                                                  ;
;   0.227 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port          ; N/A                ; kernel_3mm_inst|clock|input                                                                                                                                                                                                                                      ;
;   0.227 ;   0.000 ; RR ; CELL ; 6552   ; Boundary Port          ; N/A                ; kernel_3mm_inst|clock                                                                                                                                                                                                                                            ;
;   1.417 ;   1.190 ; RR ; IC   ; 1      ; FF_X161_Y211_N2        ; ALM Register       ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B8|thekernel_3mm_B8_merge|thekernel_3mm_B8_merge_storage|thekernel_3mm_B8_merge_storage|ms.acl_mid_speed_fifo_inst|sclrn|clk                                ;
;   1.417 ;   0.000 ; RR ; CELL ; 1      ; FF_X161_Y211_N2        ; ALM Register       ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B8|thekernel_3mm_B8_merge|thekernel_3mm_B8_merge_storage|thekernel_3mm_B8_merge_storage|ms.acl_mid_speed_fifo_inst|sclrn                                    ;
; 2.213   ; 0.796   ;    ;      ;        ;                        ;                    ; data path                                                                                                                                                                                                                                                        ;
;   1.695 ;   0.278 ; RR ; uTco ; 21     ; FF_X161_Y211_N2        ; ALM Register       ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B8|thekernel_3mm_B8_merge|thekernel_3mm_B8_merge_storage|thekernel_3mm_B8_merge_storage|ms.acl_mid_speed_fifo_inst|sclrn|q                                  ;
;   1.997 ;   0.302 ; RR ; IC   ; 1      ; LABCELL_X162_Y213_N27  ; Combinational cell ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B8|thekernel_3mm_B8_merge|thekernel_3mm_B8_merge_storage|thekernel_3mm_B8_merge_storage|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|i19~0|datae   ;
;   2.029 ;   0.032 ; RF ; CELL ; 5      ; LABCELL_X162_Y213_N27  ; Combinational cell ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B8|thekernel_3mm_B8_merge|thekernel_3mm_B8_merge_storage|thekernel_3mm_B8_merge_storage|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|i19~0|combout ;
;   2.213 ;   0.184 ; FF ; IC   ; 1      ; FF_X163_Y213_N14       ; ALM Register       ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B8|thekernel_3mm_B8_merge|thekernel_3mm_B8_merge_storage|thekernel_3mm_B8_merge_storage|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[0]|ena  ;
;   2.213 ;   0.000 ; FF ; CELL ; 1      ; FF_X163_Y213_N14       ; ALM Register       ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B8|thekernel_3mm_B8_merge|thekernel_3mm_B8_merge_storage|thekernel_3mm_B8_merge_storage|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[0]      ;
+---------+---------+----+------+--------+------------------------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                     ;
+---------+---------+----+------+--------+------------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location               ; Element Type       ; Element                                                                                                                                                                                                                                                         ;
+---------+---------+----+------+--------+------------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;      ;        ;                        ;                    ; latch edge time                                                                                                                                                                                                                                                 ;
; 2.389   ; 1.389   ;    ;      ;        ;                        ;                    ; clock path                                                                                                                                                                                                                                                      ;
;   1.000 ;   0.000 ;    ;      ;        ;                        ;                    ; source latency                                                                                                                                                                                                                                                  ;
;   1.000 ;   0.000 ;    ;      ; 1      ; MLABCELL_X165_Y216_N3  ; Combinational cell ; clock                                                                                                                                                                                                                                                           ;
;   1.145 ;   0.145 ; RR ; IC   ; 1      ; MLABCELL_X165_Y216_N18 ; Combinational cell ; clock~FITTER_INSERTED_0|datae                                                                                                                                                                                                                                   ;
;   1.192 ;   0.047 ; RR ; CELL ; 456    ; MLABCELL_X165_Y216_N18 ; Combinational cell ; clock~FITTER_INSERTED_0|combout                                                                                                                                                                                                                                 ;
;   1.192 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port          ; N/A                ; kernel_3mm_inst|clock|input                                                                                                                                                                                                                                     ;
;   1.192 ;   0.000 ; RR ; CELL ; 6552   ; Boundary Port          ; N/A                ; kernel_3mm_inst|clock                                                                                                                                                                                                                                           ;
;   2.101 ;   0.909 ; RR ; IC   ; 1      ; FF_X163_Y213_N14       ; ALM Register       ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B8|thekernel_3mm_B8_merge|thekernel_3mm_B8_merge_storage|thekernel_3mm_B8_merge_storage|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[0]|clk ;
;   2.101 ;   0.000 ; RR ; CELL ; 1      ; FF_X163_Y213_N14       ; ALM Register       ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B8|thekernel_3mm_B8_merge|thekernel_3mm_B8_merge_storage|thekernel_3mm_B8_merge_storage|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[0]     ;
;   2.378 ;   0.277 ;    ;      ;        ;                        ;                    ; clock pessimism removed                                                                                                                                                                                                                                         ;
;   2.389 ;   0.011 ;    ;      ;        ;                        ;                    ; advanced clock effects                                                                                                                                                                                                                                          ;
; 2.175   ; -0.214  ;    ; uTsu ; 1      ; FF_X163_Y213_N14       ; ALM Register       ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B8|thekernel_3mm_B8_merge|thekernel_3mm_B8_merge_storage|thekernel_3mm_B8_merge_storage|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[0]     ;
+---------+---------+----+------+--------+------------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #6: Setup slack is -0.037 (VIOLATED)
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                  ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                       ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B8|thekernel_3mm_B8_merge|thekernel_3mm_B8_merge_storage|thekernel_3mm_B8_merge_storage|ms.acl_mid_speed_fifo_inst|sclrn                               ;
; To Node                         ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B8|thekernel_3mm_B8_merge|thekernel_3mm_B8_merge_storage|thekernel_3mm_B8_merge_storage|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[4] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                       ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                       ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                    ;
; Data Arrival Time               ; 2.213                                                                                                                                                                                                                                                       ;
; Data Required Time              ; 2.176                                                                                                                                                                                                                                                       ;
; Slack                           ; -0.037 (VIOLATED)                                                                                                                                                                                                                                           ;
; Worst-Case Operating Conditions ; 1 Slow vid1 -40C Model                                                                                                                                                                                                                                      ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.028 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.796  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 1.361       ; 96         ; 0.000 ; 1.190 ;
;    Cell                ;        ; 3     ; 0.056       ; 4          ; 0.000 ; 0.056 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 0.486       ; 61         ; 0.184 ; 0.302 ;
;    Cell                ;        ; 2     ; 0.032       ; 4          ; 0.000 ; 0.032 ;
;    uTco                ;        ; 1     ; 0.278       ; 35         ; 0.278 ; 0.278 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 1.054       ; 96         ; 0.000 ; 0.909 ;
;    Cell                ;        ; 3     ; 0.047       ; 4          ; 0.000 ; 0.047 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                       ;
+---------+---------+----+------+--------+------------------------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location               ; Element Type       ; Element                                                                                                                                                                                                                                                          ;
+---------+---------+----+------+--------+------------------------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                        ;                    ; launch edge time                                                                                                                                                                                                                                                 ;
; 1.417   ; 1.417   ;    ;      ;        ;                        ;                    ; clock path                                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000 ;    ;      ;        ;                        ;                    ; source latency                                                                                                                                                                                                                                                   ;
;   0.000 ;   0.000 ;    ;      ; 1      ; MLABCELL_X165_Y216_N3  ; Combinational cell ; clock                                                                                                                                                                                                                                                            ;
;   0.171 ;   0.171 ; RR ; IC   ; 1      ; MLABCELL_X165_Y216_N18 ; Combinational cell ; clock~FITTER_INSERTED_0|datae                                                                                                                                                                                                                                    ;
;   0.227 ;   0.056 ; RR ; CELL ; 456    ; MLABCELL_X165_Y216_N18 ; Combinational cell ; clock~FITTER_INSERTED_0|combout                                                                                                                                                                                                                                  ;
;   0.227 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port          ; N/A                ; kernel_3mm_inst|clock|input                                                                                                                                                                                                                                      ;
;   0.227 ;   0.000 ; RR ; CELL ; 6552   ; Boundary Port          ; N/A                ; kernel_3mm_inst|clock                                                                                                                                                                                                                                            ;
;   1.417 ;   1.190 ; RR ; IC   ; 1      ; FF_X161_Y211_N2        ; ALM Register       ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B8|thekernel_3mm_B8_merge|thekernel_3mm_B8_merge_storage|thekernel_3mm_B8_merge_storage|ms.acl_mid_speed_fifo_inst|sclrn|clk                                ;
;   1.417 ;   0.000 ; RR ; CELL ; 1      ; FF_X161_Y211_N2        ; ALM Register       ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B8|thekernel_3mm_B8_merge|thekernel_3mm_B8_merge_storage|thekernel_3mm_B8_merge_storage|ms.acl_mid_speed_fifo_inst|sclrn                                    ;
; 2.213   ; 0.796   ;    ;      ;        ;                        ;                    ; data path                                                                                                                                                                                                                                                        ;
;   1.695 ;   0.278 ; RR ; uTco ; 21     ; FF_X161_Y211_N2        ; ALM Register       ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B8|thekernel_3mm_B8_merge|thekernel_3mm_B8_merge_storage|thekernel_3mm_B8_merge_storage|ms.acl_mid_speed_fifo_inst|sclrn|q                                  ;
;   1.997 ;   0.302 ; RR ; IC   ; 1      ; LABCELL_X162_Y213_N27  ; Combinational cell ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B8|thekernel_3mm_B8_merge|thekernel_3mm_B8_merge_storage|thekernel_3mm_B8_merge_storage|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|i19~0|datae   ;
;   2.029 ;   0.032 ; RF ; CELL ; 5      ; LABCELL_X162_Y213_N27  ; Combinational cell ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B8|thekernel_3mm_B8_merge|thekernel_3mm_B8_merge_storage|thekernel_3mm_B8_merge_storage|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|i19~0|combout ;
;   2.213 ;   0.184 ; FF ; IC   ; 1      ; FF_X163_Y213_N56       ; ALM Register       ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B8|thekernel_3mm_B8_merge|thekernel_3mm_B8_merge_storage|thekernel_3mm_B8_merge_storage|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[4]|ena  ;
;   2.213 ;   0.000 ; FF ; CELL ; 1      ; FF_X163_Y213_N56       ; ALM Register       ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B8|thekernel_3mm_B8_merge|thekernel_3mm_B8_merge_storage|thekernel_3mm_B8_merge_storage|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[4]      ;
+---------+---------+----+------+--------+------------------------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                     ;
+---------+---------+----+------+--------+------------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location               ; Element Type       ; Element                                                                                                                                                                                                                                                         ;
+---------+---------+----+------+--------+------------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;      ;        ;                        ;                    ; latch edge time                                                                                                                                                                                                                                                 ;
; 2.389   ; 1.389   ;    ;      ;        ;                        ;                    ; clock path                                                                                                                                                                                                                                                      ;
;   1.000 ;   0.000 ;    ;      ;        ;                        ;                    ; source latency                                                                                                                                                                                                                                                  ;
;   1.000 ;   0.000 ;    ;      ; 1      ; MLABCELL_X165_Y216_N3  ; Combinational cell ; clock                                                                                                                                                                                                                                                           ;
;   1.145 ;   0.145 ; RR ; IC   ; 1      ; MLABCELL_X165_Y216_N18 ; Combinational cell ; clock~FITTER_INSERTED_0|datae                                                                                                                                                                                                                                   ;
;   1.192 ;   0.047 ; RR ; CELL ; 456    ; MLABCELL_X165_Y216_N18 ; Combinational cell ; clock~FITTER_INSERTED_0|combout                                                                                                                                                                                                                                 ;
;   1.192 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port          ; N/A                ; kernel_3mm_inst|clock|input                                                                                                                                                                                                                                     ;
;   1.192 ;   0.000 ; RR ; CELL ; 6552   ; Boundary Port          ; N/A                ; kernel_3mm_inst|clock                                                                                                                                                                                                                                           ;
;   2.101 ;   0.909 ; RR ; IC   ; 1      ; FF_X163_Y213_N56       ; ALM Register       ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B8|thekernel_3mm_B8_merge|thekernel_3mm_B8_merge_storage|thekernel_3mm_B8_merge_storage|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[4]|clk ;
;   2.101 ;   0.000 ; RR ; CELL ; 1      ; FF_X163_Y213_N56       ; ALM Register       ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B8|thekernel_3mm_B8_merge|thekernel_3mm_B8_merge_storage|thekernel_3mm_B8_merge_storage|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[4]     ;
;   2.378 ;   0.277 ;    ;      ;        ;                        ;                    ; clock pessimism removed                                                                                                                                                                                                                                         ;
;   2.389 ;   0.011 ;    ;      ;        ;                        ;                    ; advanced clock effects                                                                                                                                                                                                                                          ;
; 2.176   ; -0.213  ;    ; uTsu ; 1      ; FF_X163_Y213_N56       ; ALM Register       ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B8|thekernel_3mm_B8_merge|thekernel_3mm_B8_merge_storage|thekernel_3mm_B8_merge_storage|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[4]     ;
+---------+---------+----+------+--------+------------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #7: Setup slack is -0.031 (VIOLATED)
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B4|thebb_kernel_3mm_B4_stall_region|thei_sfc_s_c0_in_for_body15_kernel_3mms_c0_enter32651_kernel_3mm25_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm0|ms.acl_mid_speed_fifo_inst|sclrn                               ;
; To Node                         ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B4|thebb_kernel_3mm_B4_stall_region|thei_sfc_s_c0_in_for_body15_kernel_3mms_c0_enter32651_kernel_3mm25_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[5] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; Data Arrival Time               ; 2.193                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; Data Required Time              ; 2.162                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; Slack                           ; -0.031 (VIOLATED)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; Worst-Case Operating Conditions ; 1 Slow vid1 -40C Model                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.017 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.796  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 1.341       ; 96         ; 0.000 ; 1.170 ;
;    Cell                ;        ; 3     ; 0.056       ; 4          ; 0.000 ; 0.056 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 0.485       ; 61         ; 0.200 ; 0.285 ;
;    Cell                ;        ; 2     ; 0.033       ; 4          ; 0.000 ; 0.033 ;
;    uTco                ;        ; 1     ; 0.278       ; 35         ; 0.278 ; 0.278 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 1.031       ; 96         ; 0.000 ; 0.886 ;
;    Cell                ;        ; 3     ; 0.047       ; 4          ; 0.000 ; 0.047 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------+---------+----+------+--------+------------------------+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location               ; Element Type       ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------+---------+----+------+--------+------------------------+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                        ;                    ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; 1.397   ; 1.397   ;    ;      ;        ;                        ;                    ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000 ;    ;      ;        ;                        ;                    ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000 ;    ;      ; 1      ; MLABCELL_X165_Y216_N3  ; Combinational cell ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;   0.171 ;   0.171 ; RR ; IC   ; 1      ; MLABCELL_X165_Y216_N18 ; Combinational cell ; clock~FITTER_INSERTED_0|datae                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   0.227 ;   0.056 ; RR ; CELL ; 456    ; MLABCELL_X165_Y216_N18 ; Combinational cell ; clock~FITTER_INSERTED_0|combout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.227 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port          ; N/A                ; kernel_3mm_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.227 ;   0.000 ; RR ; CELL ; 6552   ; Boundary Port          ; N/A                ; kernel_3mm_inst|clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;   1.397 ;   1.170 ; RR ; IC   ; 1      ; FF_X161_Y197_N2        ; ALM Register       ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B4|thebb_kernel_3mm_B4_stall_region|thei_sfc_s_c0_in_for_body15_kernel_3mms_c0_enter32651_kernel_3mm25_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm0|ms.acl_mid_speed_fifo_inst|sclrn|clk                                ;
;   1.397 ;   0.000 ; RR ; CELL ; 1      ; FF_X161_Y197_N2        ; ALM Register       ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B4|thebb_kernel_3mm_B4_stall_region|thei_sfc_s_c0_in_for_body15_kernel_3mms_c0_enter32651_kernel_3mm25_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm0|ms.acl_mid_speed_fifo_inst|sclrn                                    ;
; 2.193   ; 0.796   ;    ;      ;        ;                        ;                    ; data path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;   1.675 ;   0.278 ; RR ; uTco ; 29     ; FF_X161_Y197_N2        ; ALM Register       ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B4|thebb_kernel_3mm_B4_stall_region|thei_sfc_s_c0_in_for_body15_kernel_3mms_c0_enter32651_kernel_3mm25_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm0|ms.acl_mid_speed_fifo_inst|sclrn|q                                  ;
;   1.960 ;   0.285 ; RR ; IC   ; 1      ; LABCELL_X162_Y197_N39  ; Combinational cell ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B4|thebb_kernel_3mm_B4_stall_region|thei_sfc_s_c0_in_for_body15_kernel_3mms_c0_enter32651_kernel_3mm25_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|i27~0|datae   ;
;   1.993 ;   0.033 ; RF ; CELL ; 9      ; LABCELL_X162_Y197_N39  ; Combinational cell ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B4|thebb_kernel_3mm_B4_stall_region|thei_sfc_s_c0_in_for_body15_kernel_3mms_c0_enter32651_kernel_3mm25_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|i27~0|combout ;
;   2.193 ;   0.200 ; FF ; IC   ; 1      ; FF_X163_Y197_N35       ; ALM Register       ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B4|thebb_kernel_3mm_B4_stall_region|thei_sfc_s_c0_in_for_body15_kernel_3mms_c0_enter32651_kernel_3mm25_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[5]|ena  ;
;   2.193 ;   0.000 ; FF ; CELL ; 1      ; FF_X163_Y197_N35       ; ALM Register       ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B4|thebb_kernel_3mm_B4_stall_region|thei_sfc_s_c0_in_for_body15_kernel_3mms_c0_enter32651_kernel_3mm25_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[5]      ;
+---------+---------+----+------+--------+------------------------+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+---------+---------+----+------+--------+------------------------+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location               ; Element Type       ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+------------------------+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;      ;        ;                        ;                    ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; 2.380   ; 1.380   ;    ;      ;        ;                        ;                    ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;   1.000 ;   0.000 ;    ;      ;        ;                        ;                    ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;   1.000 ;   0.000 ;    ;      ; 1      ; MLABCELL_X165_Y216_N3  ; Combinational cell ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;   1.145 ;   0.145 ; RR ; IC   ; 1      ; MLABCELL_X165_Y216_N18 ; Combinational cell ; clock~FITTER_INSERTED_0|datae                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;   1.192 ;   0.047 ; RR ; CELL ; 456    ; MLABCELL_X165_Y216_N18 ; Combinational cell ; clock~FITTER_INSERTED_0|combout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   1.192 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port          ; N/A                ; kernel_3mm_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;   1.192 ;   0.000 ; RR ; CELL ; 6552   ; Boundary Port          ; N/A                ; kernel_3mm_inst|clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;   2.078 ;   0.886 ; RR ; IC   ; 1      ; FF_X163_Y197_N35       ; ALM Register       ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B4|thebb_kernel_3mm_B4_stall_region|thei_sfc_s_c0_in_for_body15_kernel_3mms_c0_enter32651_kernel_3mm25_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[5]|clk ;
;   2.078 ;   0.000 ; RR ; CELL ; 1      ; FF_X163_Y197_N35       ; ALM Register       ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B4|thebb_kernel_3mm_B4_stall_region|thei_sfc_s_c0_in_for_body15_kernel_3mms_c0_enter32651_kernel_3mm25_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[5]     ;
;   2.380 ;   0.302 ;    ;      ;        ;                        ;                    ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
; 2.162   ; -0.218  ;    ; uTsu ; 1      ; FF_X163_Y197_N35       ; ALM Register       ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B4|thebb_kernel_3mm_B4_stall_region|thei_sfc_s_c0_in_for_body15_kernel_3mms_c0_enter32651_kernel_3mm25_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[5]     ;
+---------+---------+----+------+--------+------------------------+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #8: Setup slack is -0.031 (VIOLATED)
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                      ;
+---------------------------------+-------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                           ;
+---------------------------------+-------------------------------------------------------------------------------------------------+
; From Node                       ; sync_resetn[2]                                                                                  ;
; To Node                         ; kernel_3mm_inst|kernel_3mm_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[6] ;
; Launch Clock                    ; clock                                                                                           ;
; Latch Clock                     ; clock                                                                                           ;
; SDC Exception                   ; No SDC Exception on Path                                                                        ;
; Data Arrival Time               ; 2.506                                                                                           ;
; Data Required Time              ; 2.475                                                                                           ;
; Slack                           ; -0.031 (VIOLATED)                                                                               ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                           ;
+---------------------------------+-------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.050 ;       ;             ;            ;       ;       ;
; Data Delay             ; 1.056  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 2     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 1.398       ; 96         ; 0.167 ; 1.231 ;
;    Cell                ;        ; 2     ; 0.052       ; 4          ; 0.000 ; 0.052 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 0.558       ; 53         ; 0.000 ; 0.558 ;
;    Cell                ;        ; 8     ; 0.212       ; 20         ; 0.000 ; 0.125 ;
;    uTco                ;        ; 1     ; 0.286       ; 27         ; 0.286 ; 0.286 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 1.113       ; 96         ; 0.000 ; 0.972 ;
;    Cell                ;        ; 3     ; 0.042       ; 4          ; 0.000 ; 0.042 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                        ;
+---------+---------+----+------+--------+------------------------+--------------------+---------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location               ; Element Type       ; Element                                                                                           ;
+---------+---------+----+------+--------+------------------------+--------------------+---------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                        ;                    ; launch edge time                                                                                  ;
; 1.450   ; 1.450   ;    ;      ;        ;                        ;                    ; clock path                                                                                        ;
;   0.000 ;   0.000 ;    ;      ;        ;                        ;                    ; source latency                                                                                    ;
;   0.000 ;   0.000 ;    ;      ; 1      ; MLABCELL_X165_Y216_N3  ; Combinational cell ; clock                                                                                             ;
;   0.167 ;   0.167 ; RR ; IC   ; 1      ; MLABCELL_X165_Y216_N18 ; Combinational cell ; clock~FITTER_INSERTED_0|datae                                                                     ;
;   0.219 ;   0.052 ; RR ; CELL ; 456    ; MLABCELL_X165_Y216_N18 ; Combinational cell ; clock~FITTER_INSERTED_0|combout                                                                   ;
;   1.450 ;   1.231 ; RR ; IC   ; 1      ; FF_X163_Y208_N2        ; ALM Register       ; sync_resetn[2]|clk                                                                                ;
;   1.450 ;   0.000 ; RR ; CELL ; 1      ; FF_X163_Y208_N2        ; ALM Register       ; sync_resetn[2]                                                                                    ;
; 2.506   ; 1.056   ;    ;      ;        ;                        ;                    ; data path                                                                                         ;
;   1.736 ;   0.286 ; FF ; uTco ; 1      ; FF_X163_Y208_N2        ; ALM Register       ; sync_resetn[2]|q                                                                                  ;
;   1.736 ;   0.000 ; FF ; IC   ; 1      ; Boundary Port          ; N/A                ; kernel_3mm_inst|resetn|input                                                                      ;
;   1.736 ;   0.000 ; FF ; CELL ; 8      ; Boundary Port          ; N/A                ; kernel_3mm_inst|resetn                                                                            ;
;   2.294 ;   0.558 ; FF ; IC   ; 3      ; LABCELL_X161_Y204_N36  ; Combinational cell ; kernel_3mm_inst|kernel_3mm_internal_inst|global_reset_extender_inst|add_0~31|datad                ;
;   2.419 ;   0.125 ; FR ; CELL ; 1      ; LABCELL_X161_Y204_N39  ; Combinational cell ; kernel_3mm_inst|kernel_3mm_internal_inst|global_reset_extender_inst|add_0~26|cout                 ;
;   2.419 ;   0.000 ; RR ; CELL ; 3      ; LABCELL_X161_Y204_N42  ; Combinational cell ; kernel_3mm_inst|kernel_3mm_internal_inst|global_reset_extender_inst|add_0~21|cin                  ;
;   2.439 ;   0.020 ; RF ; CELL ; 1      ; LABCELL_X161_Y204_N45  ; Combinational cell ; kernel_3mm_inst|kernel_3mm_internal_inst|global_reset_extender_inst|add_0~16|cout                 ;
;   2.439 ;   0.000 ; FF ; CELL ; 3      ; LABCELL_X161_Y204_N48  ; Combinational cell ; kernel_3mm_inst|kernel_3mm_internal_inst|global_reset_extender_inst|add_0~11|cin                  ;
;   2.506 ;   0.067 ; FR ; CELL ; 1      ; LABCELL_X161_Y204_N51  ; Combinational cell ; kernel_3mm_inst|kernel_3mm_internal_inst|global_reset_extender_inst|add_0~6|sumout                ;
;   2.506 ;   0.000 ; RR ; CELL ; 1      ; FF_X161_Y204_N52       ; ALM Register       ; kernel_3mm_inst|kernel_3mm_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[6]|d ;
;   2.506 ;   0.000 ; RR ; CELL ; 1      ; FF_X161_Y204_N52       ; ALM Register       ; kernel_3mm_inst|kernel_3mm_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[6]   ;
+---------+---------+----+------+--------+------------------------+--------------------+---------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                         ;
+---------+---------+----+------+--------+------------------------+--------------------+-----------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location               ; Element Type       ; Element                                                                                             ;
+---------+---------+----+------+--------+------------------------+--------------------+-----------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;      ;        ;                        ;                    ; latch edge time                                                                                     ;
; 2.400   ; 1.400   ;    ;      ;        ;                        ;                    ; clock path                                                                                          ;
;   1.000 ;   0.000 ;    ;      ;        ;                        ;                    ; source latency                                                                                      ;
;   1.000 ;   0.000 ;    ;      ; 1      ; MLABCELL_X165_Y216_N3  ; Combinational cell ; clock                                                                                               ;
;   1.141 ;   0.141 ; RR ; IC   ; 1      ; MLABCELL_X165_Y216_N18 ; Combinational cell ; clock~FITTER_INSERTED_0|datae                                                                       ;
;   1.183 ;   0.042 ; RR ; CELL ; 456    ; MLABCELL_X165_Y216_N18 ; Combinational cell ; clock~FITTER_INSERTED_0|combout                                                                     ;
;   1.183 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port          ; N/A                ; kernel_3mm_inst|clock|input                                                                         ;
;   1.183 ;   0.000 ; RR ; CELL ; 6552   ; Boundary Port          ; N/A                ; kernel_3mm_inst|clock                                                                               ;
;   2.155 ;   0.972 ; RR ; IC   ; 1      ; FF_X161_Y204_N52       ; ALM Register       ; kernel_3mm_inst|kernel_3mm_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[6]|clk ;
;   2.155 ;   0.000 ; RR ; CELL ; 1      ; FF_X161_Y204_N52       ; ALM Register       ; kernel_3mm_inst|kernel_3mm_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[6]     ;
;   2.388 ;   0.233 ;    ;      ;        ;                        ;                    ; clock pessimism removed                                                                             ;
;   2.400 ;   0.012 ;    ;      ;        ;                        ;                    ; advanced clock effects                                                                              ;
; 2.475   ; 0.075   ;    ; uTsu ; 1      ; FF_X161_Y204_N52       ; ALM Register       ; kernel_3mm_inst|kernel_3mm_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[6]     ;
+---------+---------+----+------+--------+------------------------+--------------------+-----------------------------------------------------------------------------------------------------+



Path #9: Setup slack is -0.030 (VIOLATED)
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B4|thebb_kernel_3mm_B4_stall_region|thei_sfc_s_c0_in_for_body15_kernel_3mms_c0_enter32651_kernel_3mm25_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm0|ms.acl_mid_speed_fifo_inst|sclrn                               ;
; To Node                         ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B4|thebb_kernel_3mm_B4_stall_region|thei_sfc_s_c0_in_for_body15_kernel_3mms_c0_enter32651_kernel_3mm25_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[8] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; Data Arrival Time               ; 2.193                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; Data Required Time              ; 2.163                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; Slack                           ; -0.030 (VIOLATED)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; Worst-Case Operating Conditions ; 1 Slow vid1 -40C Model                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.017 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.796  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 1.341       ; 96         ; 0.000 ; 1.170 ;
;    Cell                ;        ; 3     ; 0.056       ; 4          ; 0.000 ; 0.056 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 0.485       ; 61         ; 0.200 ; 0.285 ;
;    Cell                ;        ; 2     ; 0.033       ; 4          ; 0.000 ; 0.033 ;
;    uTco                ;        ; 1     ; 0.278       ; 35         ; 0.278 ; 0.278 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 1.031       ; 96         ; 0.000 ; 0.886 ;
;    Cell                ;        ; 3     ; 0.047       ; 4          ; 0.000 ; 0.047 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------+---------+----+------+--------+------------------------+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location               ; Element Type       ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------+---------+----+------+--------+------------------------+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                        ;                    ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; 1.397   ; 1.397   ;    ;      ;        ;                        ;                    ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000 ;    ;      ;        ;                        ;                    ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000 ;    ;      ; 1      ; MLABCELL_X165_Y216_N3  ; Combinational cell ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;   0.171 ;   0.171 ; RR ; IC   ; 1      ; MLABCELL_X165_Y216_N18 ; Combinational cell ; clock~FITTER_INSERTED_0|datae                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   0.227 ;   0.056 ; RR ; CELL ; 456    ; MLABCELL_X165_Y216_N18 ; Combinational cell ; clock~FITTER_INSERTED_0|combout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.227 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port          ; N/A                ; kernel_3mm_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.227 ;   0.000 ; RR ; CELL ; 6552   ; Boundary Port          ; N/A                ; kernel_3mm_inst|clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;   1.397 ;   1.170 ; RR ; IC   ; 1      ; FF_X161_Y197_N2        ; ALM Register       ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B4|thebb_kernel_3mm_B4_stall_region|thei_sfc_s_c0_in_for_body15_kernel_3mms_c0_enter32651_kernel_3mm25_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm0|ms.acl_mid_speed_fifo_inst|sclrn|clk                                ;
;   1.397 ;   0.000 ; RR ; CELL ; 1      ; FF_X161_Y197_N2        ; ALM Register       ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B4|thebb_kernel_3mm_B4_stall_region|thei_sfc_s_c0_in_for_body15_kernel_3mms_c0_enter32651_kernel_3mm25_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm0|ms.acl_mid_speed_fifo_inst|sclrn                                    ;
; 2.193   ; 0.796   ;    ;      ;        ;                        ;                    ; data path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;   1.675 ;   0.278 ; RR ; uTco ; 29     ; FF_X161_Y197_N2        ; ALM Register       ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B4|thebb_kernel_3mm_B4_stall_region|thei_sfc_s_c0_in_for_body15_kernel_3mms_c0_enter32651_kernel_3mm25_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm0|ms.acl_mid_speed_fifo_inst|sclrn|q                                  ;
;   1.960 ;   0.285 ; RR ; IC   ; 1      ; LABCELL_X162_Y197_N39  ; Combinational cell ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B4|thebb_kernel_3mm_B4_stall_region|thei_sfc_s_c0_in_for_body15_kernel_3mms_c0_enter32651_kernel_3mm25_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|i27~0|datae   ;
;   1.993 ;   0.033 ; RF ; CELL ; 9      ; LABCELL_X162_Y197_N39  ; Combinational cell ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B4|thebb_kernel_3mm_B4_stall_region|thei_sfc_s_c0_in_for_body15_kernel_3mms_c0_enter32651_kernel_3mm25_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|i27~0|combout ;
;   2.193 ;   0.200 ; FF ; IC   ; 1      ; FF_X163_Y197_N47       ; ALM Register       ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B4|thebb_kernel_3mm_B4_stall_region|thei_sfc_s_c0_in_for_body15_kernel_3mms_c0_enter32651_kernel_3mm25_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[8]|ena  ;
;   2.193 ;   0.000 ; FF ; CELL ; 1      ; FF_X163_Y197_N47       ; ALM Register       ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B4|thebb_kernel_3mm_B4_stall_region|thei_sfc_s_c0_in_for_body15_kernel_3mms_c0_enter32651_kernel_3mm25_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[8]      ;
+---------+---------+----+------+--------+------------------------+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+---------+---------+----+------+--------+------------------------+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location               ; Element Type       ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+------------------------+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;      ;        ;                        ;                    ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; 2.380   ; 1.380   ;    ;      ;        ;                        ;                    ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;   1.000 ;   0.000 ;    ;      ;        ;                        ;                    ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;   1.000 ;   0.000 ;    ;      ; 1      ; MLABCELL_X165_Y216_N3  ; Combinational cell ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;   1.145 ;   0.145 ; RR ; IC   ; 1      ; MLABCELL_X165_Y216_N18 ; Combinational cell ; clock~FITTER_INSERTED_0|datae                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;   1.192 ;   0.047 ; RR ; CELL ; 456    ; MLABCELL_X165_Y216_N18 ; Combinational cell ; clock~FITTER_INSERTED_0|combout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   1.192 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port          ; N/A                ; kernel_3mm_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;   1.192 ;   0.000 ; RR ; CELL ; 6552   ; Boundary Port          ; N/A                ; kernel_3mm_inst|clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;   2.078 ;   0.886 ; RR ; IC   ; 1      ; FF_X163_Y197_N47       ; ALM Register       ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B4|thebb_kernel_3mm_B4_stall_region|thei_sfc_s_c0_in_for_body15_kernel_3mms_c0_enter32651_kernel_3mm25_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[8]|clk ;
;   2.078 ;   0.000 ; RR ; CELL ; 1      ; FF_X163_Y197_N47       ; ALM Register       ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B4|thebb_kernel_3mm_B4_stall_region|thei_sfc_s_c0_in_for_body15_kernel_3mms_c0_enter32651_kernel_3mm25_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[8]     ;
;   2.380 ;   0.302 ;    ;      ;        ;                        ;                    ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
; 2.163   ; -0.217  ;    ; uTsu ; 1      ; FF_X163_Y197_N47       ; ALM Register       ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B4|thebb_kernel_3mm_B4_stall_region|thei_sfc_s_c0_in_for_body15_kernel_3mms_c0_enter32651_kernel_3mm25_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[8]     ;
+---------+---------+----+------+--------+------------------------+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #10: Setup slack is -0.029 (VIOLATED)
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B4|thebb_kernel_3mm_B4_stall_region|thei_sfc_s_c0_in_for_body15_kernel_3mms_c0_enter32651_kernel_3mm25_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm0|ms.acl_mid_speed_fifo_inst|sclrn                               ;
; To Node                         ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B4|thebb_kernel_3mm_B4_stall_region|thei_sfc_s_c0_in_for_body15_kernel_3mms_c0_enter32651_kernel_3mm25_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[3] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; Data Arrival Time               ; 2.193                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; Data Required Time              ; 2.164                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; Slack                           ; -0.029 (VIOLATED)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; Worst-Case Operating Conditions ; 1 Slow vid1 -40C Model                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.017 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.796  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 1.341       ; 96         ; 0.000 ; 1.170 ;
;    Cell                ;        ; 3     ; 0.056       ; 4          ; 0.000 ; 0.056 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 0.485       ; 61         ; 0.200 ; 0.285 ;
;    Cell                ;        ; 2     ; 0.033       ; 4          ; 0.000 ; 0.033 ;
;    uTco                ;        ; 1     ; 0.278       ; 35         ; 0.278 ; 0.278 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 1.031       ; 96         ; 0.000 ; 0.886 ;
;    Cell                ;        ; 3     ; 0.047       ; 4          ; 0.000 ; 0.047 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------+---------+----+------+--------+------------------------+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location               ; Element Type       ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------+---------+----+------+--------+------------------------+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                        ;                    ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; 1.397   ; 1.397   ;    ;      ;        ;                        ;                    ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000 ;    ;      ;        ;                        ;                    ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000 ;    ;      ; 1      ; MLABCELL_X165_Y216_N3  ; Combinational cell ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;   0.171 ;   0.171 ; RR ; IC   ; 1      ; MLABCELL_X165_Y216_N18 ; Combinational cell ; clock~FITTER_INSERTED_0|datae                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   0.227 ;   0.056 ; RR ; CELL ; 456    ; MLABCELL_X165_Y216_N18 ; Combinational cell ; clock~FITTER_INSERTED_0|combout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.227 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port          ; N/A                ; kernel_3mm_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.227 ;   0.000 ; RR ; CELL ; 6552   ; Boundary Port          ; N/A                ; kernel_3mm_inst|clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;   1.397 ;   1.170 ; RR ; IC   ; 1      ; FF_X161_Y197_N2        ; ALM Register       ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B4|thebb_kernel_3mm_B4_stall_region|thei_sfc_s_c0_in_for_body15_kernel_3mms_c0_enter32651_kernel_3mm25_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm0|ms.acl_mid_speed_fifo_inst|sclrn|clk                                ;
;   1.397 ;   0.000 ; RR ; CELL ; 1      ; FF_X161_Y197_N2        ; ALM Register       ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B4|thebb_kernel_3mm_B4_stall_region|thei_sfc_s_c0_in_for_body15_kernel_3mms_c0_enter32651_kernel_3mm25_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm0|ms.acl_mid_speed_fifo_inst|sclrn                                    ;
; 2.193   ; 0.796   ;    ;      ;        ;                        ;                    ; data path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;   1.675 ;   0.278 ; RR ; uTco ; 29     ; FF_X161_Y197_N2        ; ALM Register       ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B4|thebb_kernel_3mm_B4_stall_region|thei_sfc_s_c0_in_for_body15_kernel_3mms_c0_enter32651_kernel_3mm25_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm0|ms.acl_mid_speed_fifo_inst|sclrn|q                                  ;
;   1.960 ;   0.285 ; RR ; IC   ; 1      ; LABCELL_X162_Y197_N39  ; Combinational cell ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B4|thebb_kernel_3mm_B4_stall_region|thei_sfc_s_c0_in_for_body15_kernel_3mms_c0_enter32651_kernel_3mm25_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|i27~0|datae   ;
;   1.993 ;   0.033 ; RF ; CELL ; 9      ; LABCELL_X162_Y197_N39  ; Combinational cell ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B4|thebb_kernel_3mm_B4_stall_region|thei_sfc_s_c0_in_for_body15_kernel_3mms_c0_enter32651_kernel_3mm25_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|i27~0|combout ;
;   2.193 ;   0.200 ; FF ; IC   ; 1      ; FF_X163_Y197_N38       ; ALM Register       ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B4|thebb_kernel_3mm_B4_stall_region|thei_sfc_s_c0_in_for_body15_kernel_3mms_c0_enter32651_kernel_3mm25_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[3]|ena  ;
;   2.193 ;   0.000 ; FF ; CELL ; 1      ; FF_X163_Y197_N38       ; ALM Register       ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B4|thebb_kernel_3mm_B4_stall_region|thei_sfc_s_c0_in_for_body15_kernel_3mms_c0_enter32651_kernel_3mm25_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[3]      ;
+---------+---------+----+------+--------+------------------------+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+---------+---------+----+------+--------+------------------------+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location               ; Element Type       ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+------------------------+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;      ;        ;                        ;                    ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; 2.380   ; 1.380   ;    ;      ;        ;                        ;                    ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;   1.000 ;   0.000 ;    ;      ;        ;                        ;                    ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;   1.000 ;   0.000 ;    ;      ; 1      ; MLABCELL_X165_Y216_N3  ; Combinational cell ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;   1.145 ;   0.145 ; RR ; IC   ; 1      ; MLABCELL_X165_Y216_N18 ; Combinational cell ; clock~FITTER_INSERTED_0|datae                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;   1.192 ;   0.047 ; RR ; CELL ; 456    ; MLABCELL_X165_Y216_N18 ; Combinational cell ; clock~FITTER_INSERTED_0|combout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   1.192 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port          ; N/A                ; kernel_3mm_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;   1.192 ;   0.000 ; RR ; CELL ; 6552   ; Boundary Port          ; N/A                ; kernel_3mm_inst|clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;   2.078 ;   0.886 ; RR ; IC   ; 1      ; FF_X163_Y197_N38       ; ALM Register       ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B4|thebb_kernel_3mm_B4_stall_region|thei_sfc_s_c0_in_for_body15_kernel_3mms_c0_enter32651_kernel_3mm25_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[3]|clk ;
;   2.078 ;   0.000 ; RR ; CELL ; 1      ; FF_X163_Y197_N38       ; ALM Register       ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B4|thebb_kernel_3mm_B4_stall_region|thei_sfc_s_c0_in_for_body15_kernel_3mms_c0_enter32651_kernel_3mm25_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[3]     ;
;   2.380 ;   0.302 ;    ;      ;        ;                        ;                    ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
; 2.164   ; -0.216  ;    ; uTsu ; 1      ; FF_X163_Y197_N38       ; ALM Register       ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B4|thebb_kernel_3mm_B4_stall_region|thei_sfc_s_c0_in_for_body15_kernel_3mms_c0_enter32651_kernel_3mm25_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[3]     ;
+---------+---------+----+------+--------+------------------------+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



----------------
; Command Info ;
----------------
Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.003 

Tcl Command:
    report_timing -hold -panel_name {Worst-Case Timing Paths||Hold||clock} -to_clock [get_clocks {clock}] -npaths 10 -detail full_path

Options:
    -to_clock [get_clocks {clock}] 
    -hold 
    -npaths 10 
    -detail full_path 
    -panel_name {clock} 

Snapshot:
    final

Delay Models:
    1 Slow vid1 100C Model
    1 Slow vid1 -40C Model
    Slow 900mV 100C Model
    Slow 900mV -40C Model
    Fast 900mV 100C Model
    Fast 900mV -40C Model


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Summary of Paths                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; To Node                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ; Worst-Case Operating Conditions ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+
; 0.003 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B6|thekernel_3mm_B6_merge|thekernel_3mm_B6_merge_storage|thekernel_3mm_B6_merge_storage|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.mid[2]~LAB_RE_X151_Y208_N0_I40_dff                                                                                                                                                                                                                                          ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B6|thekernel_3mm_B6_merge|thekernel_3mm_B6_merge_storage|thekernel_3mm_B6_merge_storage|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.mid[2]~LAB_RE_X151_Y208_N0_I40_dff                                                                                                                                                                                                                                                             ; clock        ; clock       ; 0.000        ; 0.000      ; 0.427      ; Slow 900mV -40C Model           ;
; 0.007 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B6|thekernel_3mm_B6_merge|thekernel_3mm_B6_merge_storage|thekernel_3mm_B6_merge_storage|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.mid[2]~ENA_dff                                                                                                                                                                                                                                                              ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B6|thekernel_3mm_B6_merge|thekernel_3mm_B6_merge_storage|thekernel_3mm_B6_merge_storage|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.mid[2]~LAB_RE_X151_Y208_N0_I40_dff                                                                                                                                                                                                                                                             ; clock        ; clock       ; 0.000        ; 0.000      ; 0.431      ; Slow 900mV -40C Model           ;
; 0.010 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B5|thebb_kernel_3mm_B5_stall_region|thei_sfc_s_c0_in_for_end_kernel_3mms_c0_enter394_kernel_3mm3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_kernel_3mms_c0_exit400_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_kernel_3mms_c0_exit400_kernel_3mm1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_kernel_3mms_c0_exit400_kernel_3mm1_full_detector|fast_incr_decr_counter|INCR_DECR.lo_3_0~ERTM0SCLR_dff ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B5|thebb_kernel_3mm_B5_stall_region|thei_sfc_s_c0_in_for_end_kernel_3mms_c0_enter394_kernel_3mm3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_kernel_3mms_c0_exit400_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_kernel_3mms_c0_exit400_kernel_3mm1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_kernel_3mms_c0_exit400_kernel_3mm1_full_detector|fast_incr_decr_counter|INCR_DECR.lo_3_0~ERTM0_LAB_RE_X150_Y202_N0_I2_dff ; clock        ; clock       ; 0.000        ; 0.011      ; 0.444      ; Slow 900mV -40C Model           ;
; 0.011 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B5|thekernel_3mm_B5_merge|thekernel_3mm_B5_merge_storage|thekernel_3mm_B5_merge_storage|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[1]                                                                                                                                                                                                                                                                                     ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B5|thekernel_3mm_B5_merge|thekernel_3mm_B5_merge_storage|thekernel_3mm_B5_merge_storage|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[1]~LAB_RE_X158_Y198_N0_I31_dff                                                                                                                                                                                                                                                                            ; clock        ; clock       ; 0.000        ; 0.047      ; 0.489      ; Slow 900mV -40C Model           ;
; 0.011 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B14|thekernel_3mm_B14_merge|thekernel_3mm_B14_merge_storage|thekernel_3mm_B14_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                      ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B14|thekernel_3mm_B14_merge|thekernel_3mm_B14_merge_storage|thekernel_3mm_B14_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|reset_exit_n~_Duplicate                                                                                                                                                                                                                                                                              ; clock        ; clock       ; 0.000        ; 0.040      ; 0.483      ; Slow 900mV -40C Model           ;
; 0.012 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B11|thekernel_3mm_B11_merge|thekernel_3mm_B11_merge_storage|thekernel_3mm_B11_merge_storage|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[3]~ENA_dff                                                                                                                                                                                                                                                                         ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B11|thekernel_3mm_B11_merge|thekernel_3mm_B11_merge_storage|thekernel_3mm_B11_merge_storage|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[3]~LAB_RE_X166_Y206_N0_I45_dff                                                                                                                                                                                                                                                                        ; clock        ; clock       ; 0.000        ; 0.000      ; 0.435      ; Slow 900mV -40C Model           ;
; 0.012 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B6|thekernel_3mm_B6_merge|thekernel_3mm_B6_merge_storage|thekernel_3mm_B6_merge_storage|ms.acl_mid_speed_fifo_inst|sclrn                                                                                                                                                                                                                                                                                                                   ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B6|thekernel_3mm_B6_merge|thekernel_3mm_B6_merge_storage|thekernel_3mm_B6_merge_storage|ms.acl_mid_speed_fifo_inst|sclrn~LAB_RE_X152_Y207_N0_I33_dff                                                                                                                                                                                                                                                                                                          ; clock        ; clock       ; 0.000        ; 0.037      ; 0.479      ; Slow 900mV -40C Model           ;
; 0.013 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B5|thekernel_3mm_B5_merge|thekernel_3mm_B5_merge_storage|thekernel_3mm_B5_merge_storage|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[0]                                                                                                                                                                                                                                                                                     ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B5|thekernel_3mm_B5_merge|thekernel_3mm_B5_merge_storage|thekernel_3mm_B5_merge_storage|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[0]~LAB_RE_X158_Y198_N0_I23_dff                                                                                                                                                                                                                                                                            ; clock        ; clock       ; 0.000        ; 0.039      ; 0.479      ; Slow 900mV -40C Model           ;
; 0.013 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B15|thebb_kernel_3mm_B15_stall_region|stall_entry_frontStall_reg0_q[0]~ERTM_Duplicate_4                                                                                                                                                                                                                                                                                                                                                    ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B15|thekernel_3mm_B15_merge|thekernel_3mm_B15_merge_storage|thekernel_3mm_B15_merge_storage|ms.acl_mid_speed_fifo_inst|valid_out_ES~ERTM_Duplicate_2                                                                                                                                                                                                                                                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.438      ; Slow 900mV -40C Model           ;
; 0.015 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B15|thebb_kernel_3mm_B15_stall_region|thei_iowr_bl_return_kernel_3mm_unnamed_kernel_3mm14_kernel_3mm0|theiowr|GEN_STALL_LATENCY.hld_iowr_stall_latency_inst|GEN_SIDE_FIFO.side_almost_full_inst|INCR_DECR.mid[0]                                                                                                                                                                                                                           ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B15|thebb_kernel_3mm_B15_stall_region|thei_iowr_bl_return_kernel_3mm_unnamed_kernel_3mm14_kernel_3mm0|theiowr|GEN_STALL_LATENCY.hld_iowr_stall_latency_inst|GEN_SIDE_FIFO.side_almost_full_inst|INCR_DECR.mid[0]~LAB_RE_X163_Y205_N0_I60_dff                                                                                                                                                                                                                  ; clock        ; clock       ; 0.000        ; 0.036      ; 0.480      ; Slow 900mV -40C Model           ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+


Path #1: Hold slack is 0.003 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                             ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                  ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B6|thekernel_3mm_B6_merge|thekernel_3mm_B6_merge_storage|thekernel_3mm_B6_merge_storage|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.mid[2]~LAB_RE_X151_Y208_N0_I40_dff ;
; To Node                         ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B6|thekernel_3mm_B6_merge|thekernel_3mm_B6_merge_storage|thekernel_3mm_B6_merge_storage|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.mid[2]~LAB_RE_X151_Y208_N0_I40_dff ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                  ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                  ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                               ;
; Data Arrival Time               ; 1.505                                                                                                                                                                                                                                                                                                  ;
; Data Required Time              ; 1.502                                                                                                                                                                                                                                                                                                  ;
; Slack                           ; 0.003                                                                                                                                                                                                                                                                                                  ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                                                                                                                                                                                                                  ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.427 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.035       ; 96         ; 0.000 ; 0.897 ;
;    Cell                ;       ; 3     ; 0.043       ; 4          ; 0.000 ; 0.043 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 0.070       ; 16         ; 0.002 ; 0.068 ;
;    Cell                ;       ; 4     ; 0.088       ; 21         ; 0.000 ; 0.061 ;
;    uTco                ;       ; 1     ; 0.269       ; 63         ; 0.269 ; 0.269 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.331       ; 96         ; 0.000 ; 1.168 ;
;    Cell                ;       ; 3     ; 0.051       ; 4          ; 0.000 ; 0.051 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------+---------+----+--------+--------+-------------------------+-----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location                ; Element Type          ; Element                                                                                                                                                                                                                                                                                                    ;
+---------+---------+----+--------+--------+-------------------------+-----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                         ;                       ; launch edge time                                                                                                                                                                                                                                                                                           ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                         ;                       ; time borrowed                                                                                                                                                                                                                                                                                              ;
; 1.078   ; 1.078   ;    ;        ;        ;                         ;                       ; clock path                                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000 ;    ;        ;        ;                         ;                       ; source latency                                                                                                                                                                                                                                                                                             ;
;   0.000 ;   0.000 ;    ;        ; 1      ; MLABCELL_X165_Y216_N3   ; Combinational cell    ; clock                                                                                                                                                                                                                                                                                                      ;
;   0.138 ;   0.138 ; RR ; IC     ; 1      ; MLABCELL_X165_Y216_N18  ; Combinational cell    ; clock~FITTER_INSERTED_0|datae                                                                                                                                                                                                                                                                              ;
;   0.181 ;   0.043 ; RR ; CELL   ; 456    ; MLABCELL_X165_Y216_N18  ; Combinational cell    ; clock~FITTER_INSERTED_0|combout                                                                                                                                                                                                                                                                            ;
;   0.181 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port           ; N/A                   ; kernel_3mm_inst|clock|input                                                                                                                                                                                                                                                                                ;
;   0.181 ;   0.000 ; RR ; CELL   ; 6552   ; Boundary Port           ; N/A                   ; kernel_3mm_inst|clock                                                                                                                                                                                                                                                                                      ;
;   1.078 ;   0.897 ; RR ; IC     ; 1      ; LAB_RE_X151_Y208_N0_I40 ; Hyper-Register        ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B6|thekernel_3mm_B6_merge|thekernel_3mm_B6_merge_storage|thekernel_3mm_B6_merge_storage|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.mid[2]~LAB_RE_X151_Y208_N0_I40_dff|clk ;
;   1.078 ;   0.000 ; RR ; CELL   ; 1      ; LAB_RE_X151_Y208_N0_I40 ; Hyper-Register        ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B6|thekernel_3mm_B6_merge|thekernel_3mm_B6_merge_storage|thekernel_3mm_B6_merge_storage|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.mid[2]~LAB_RE_X151_Y208_N0_I40_dff     ;
; 1.505   ; 0.427   ;    ;        ;        ;                         ;                       ; data path                                                                                                                                                                                                                                                                                                  ;
;   1.347 ;   0.269 ; FF ; uTco   ; 1      ; LAB_RE_X151_Y208_N0_I40 ; Hyper-Register        ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B6|thekernel_3mm_B6_merge|thekernel_3mm_B6_merge_storage|thekernel_3mm_B6_merge_storage|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.mid[2]~LAB_RE_X151_Y208_N0_I40_dff|q   ;
;   1.349 ;   0.002 ; FF ; IC     ; 1      ; LABCELL_X151_Y208_N30   ; Combinational cell    ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B6|thekernel_3mm_B6_merge|thekernel_3mm_B6_merge_storage|thekernel_3mm_B6_merge_storage|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|i57~0|datae                                      ;
;   1.376 ;   0.027 ; FR ; CELL   ; 1      ; LABCELL_X151_Y208_N30   ; Combinational cell    ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B6|thekernel_3mm_B6_merge|thekernel_3mm_B6_merge_storage|thekernel_3mm_B6_merge_storage|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|i57~0|combout                                    ;
;   1.376 ;   0.000 ; RR ; CELL   ; 2      ; FF_X151_Y208_N32        ; Bypassed ALM Register ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B6|thekernel_3mm_B6_merge|thekernel_3mm_B6_merge_storage|thekernel_3mm_B6_merge_storage|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.mid[2]~.comb|d                         ;
;   1.437 ;   0.061 ; RR ; CELL   ; 2      ; FF_X151_Y208_N32        ; Bypassed ALM Register ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B6|thekernel_3mm_B6_merge|thekernel_3mm_B6_merge_storage|thekernel_3mm_B6_merge_storage|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.mid[2]~.comb|q                         ;
;   1.505 ;   0.068 ; RR ; IC     ; 1      ; LAB_RE_X151_Y208_N0_I40 ; Hyper-Register        ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B6|thekernel_3mm_B6_merge|thekernel_3mm_B6_merge_storage|thekernel_3mm_B6_merge_storage|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.mid[2]~LAB_RE_X151_Y208_N0_I40_dff|d   ;
;   1.505 ;   0.000 ; RR ; CELL   ; 1      ; LAB_RE_X151_Y208_N0_I40 ; Hyper-Register        ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B6|thekernel_3mm_B6_merge|thekernel_3mm_B6_merge_storage|thekernel_3mm_B6_merge_storage|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.mid[2]~LAB_RE_X151_Y208_N0_I40_dff     ;
+---------+---------+----+--------+--------+-------------------------+-----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------+----------+----+--------+--------+-------------------------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location                ; Element Type       ; Element                                                                                                                                                                                                                                                                                                    ;
+---------+----------+----+--------+--------+-------------------------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                         ;                    ; latch edge time                                                                                                                                                                                                                                                                                            ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                         ;                    ; time borrowed                                                                                                                                                                                                                                                                                              ;
; 1.078   ; 1.078    ;    ;        ;        ;                         ;                    ; clock path                                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000  ;    ;        ;        ;                         ;                    ; source latency                                                                                                                                                                                                                                                                                             ;
;   0.000 ;   0.000  ;    ;        ; 1      ; MLABCELL_X165_Y216_N3   ; Combinational cell ; clock                                                                                                                                                                                                                                                                                                      ;
;   0.163 ;   0.163  ; RR ; IC     ; 1      ; MLABCELL_X165_Y216_N18  ; Combinational cell ; clock~FITTER_INSERTED_0|datae                                                                                                                                                                                                                                                                              ;
;   0.214 ;   0.051  ; RR ; CELL   ; 456    ; MLABCELL_X165_Y216_N18  ; Combinational cell ; clock~FITTER_INSERTED_0|combout                                                                                                                                                                                                                                                                            ;
;   0.214 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port           ; N/A                ; kernel_3mm_inst|clock|input                                                                                                                                                                                                                                                                                ;
;   0.214 ;   0.000  ; RR ; CELL   ; 6552   ; Boundary Port           ; N/A                ; kernel_3mm_inst|clock                                                                                                                                                                                                                                                                                      ;
;   1.382 ;   1.168  ; RR ; IC     ; 1      ; LAB_RE_X151_Y208_N0_I40 ; Hyper-Register     ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B6|thekernel_3mm_B6_merge|thekernel_3mm_B6_merge_storage|thekernel_3mm_B6_merge_storage|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.mid[2]~LAB_RE_X151_Y208_N0_I40_dff|clk ;
;   1.382 ;   0.000  ; RR ; CELL   ; 1      ; LAB_RE_X151_Y208_N0_I40 ; Hyper-Register     ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B6|thekernel_3mm_B6_merge|thekernel_3mm_B6_merge_storage|thekernel_3mm_B6_merge_storage|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.mid[2]~LAB_RE_X151_Y208_N0_I40_dff     ;
;   1.078 ;   -0.304 ;    ;        ;        ;                         ;                    ; clock pessimism removed                                                                                                                                                                                                                                                                                    ;
; 1.502   ; 0.424    ;    ; uTh    ; 1      ; LAB_RE_X151_Y208_N0_I40 ; Hyper-Register     ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B6|thekernel_3mm_B6_merge|thekernel_3mm_B6_merge_storage|thekernel_3mm_B6_merge_storage|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.mid[2]~LAB_RE_X151_Y208_N0_I40_dff     ;
+---------+----------+----+--------+--------+-------------------------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #2: Hold slack is 0.007 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                             ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                  ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B6|thekernel_3mm_B6_merge|thekernel_3mm_B6_merge_storage|thekernel_3mm_B6_merge_storage|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.mid[2]~ENA_dff                     ;
; To Node                         ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B6|thekernel_3mm_B6_merge|thekernel_3mm_B6_merge_storage|thekernel_3mm_B6_merge_storage|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.mid[2]~LAB_RE_X151_Y208_N0_I40_dff ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                  ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                  ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                               ;
; Data Arrival Time               ; 1.509                                                                                                                                                                                                                                                                                                  ;
; Data Required Time              ; 1.502                                                                                                                                                                                                                                                                                                  ;
; Slack                           ; 0.007                                                                                                                                                                                                                                                                                                  ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                                                                                                                                                                                                                  ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.431 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.035       ; 96         ; 0.000 ; 0.897 ;
;    Cell                ;       ; 3     ; 0.043       ; 4          ; 0.000 ; 0.043 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.068       ; 16         ; 0.068 ; 0.068 ;
;    Cell                ;       ; 3     ; 0.066       ; 15         ; 0.000 ; 0.066 ;
;    uTco                ;       ; 1     ; 0.297       ; 69         ; 0.297 ; 0.297 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.331       ; 96         ; 0.000 ; 1.168 ;
;    Cell                ;       ; 3     ; 0.051       ; 4          ; 0.000 ; 0.051 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                     ;
+---------+---------+----+--------+--------+-------------------------+-----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location                ; Element Type          ; Element                                                                                                                                                                                                                                                                                                  ;
+---------+---------+----+--------+--------+-------------------------+-----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                         ;                       ; launch edge time                                                                                                                                                                                                                                                                                         ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                         ;                       ; time borrowed                                                                                                                                                                                                                                                                                            ;
; 1.078   ; 1.078   ;    ;        ;        ;                         ;                       ; clock path                                                                                                                                                                                                                                                                                               ;
;   0.000 ;   0.000 ;    ;        ;        ;                         ;                       ; source latency                                                                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000 ;    ;        ; 1      ; MLABCELL_X165_Y216_N3   ; Combinational cell    ; clock                                                                                                                                                                                                                                                                                                    ;
;   0.138 ;   0.138 ; RR ; IC     ; 1      ; MLABCELL_X165_Y216_N18  ; Combinational cell    ; clock~FITTER_INSERTED_0|datae                                                                                                                                                                                                                                                                            ;
;   0.181 ;   0.043 ; RR ; CELL   ; 456    ; MLABCELL_X165_Y216_N18  ; Combinational cell    ; clock~FITTER_INSERTED_0|combout                                                                                                                                                                                                                                                                          ;
;   0.181 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port           ; N/A                   ; kernel_3mm_inst|clock|input                                                                                                                                                                                                                                                                              ;
;   0.181 ;   0.000 ; RR ; CELL   ; 6552   ; Boundary Port           ; N/A                   ; kernel_3mm_inst|clock                                                                                                                                                                                                                                                                                    ;
;   1.078 ;   0.897 ; RR ; IC     ; 1      ; FF_X151_Y208_N81        ; Hyper-Register        ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B6|thekernel_3mm_B6_merge|thekernel_3mm_B6_merge_storage|thekernel_3mm_B6_merge_storage|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.mid[2]~ENA_dff|clk                   ;
;   1.078 ;   0.000 ; RR ; CELL   ; 1      ; FF_X151_Y208_N81        ; Hyper-Register        ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B6|thekernel_3mm_B6_merge|thekernel_3mm_B6_merge_storage|thekernel_3mm_B6_merge_storage|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.mid[2]~ENA_dff                       ;
; 1.509   ; 0.431   ;    ;        ;        ;                         ;                       ; data path                                                                                                                                                                                                                                                                                                ;
;   1.375 ;   0.297 ; RR ; uTco   ; 1      ; FF_X151_Y208_N81        ; Hyper-Register        ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B6|thekernel_3mm_B6_merge|thekernel_3mm_B6_merge_storage|thekernel_3mm_B6_merge_storage|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.mid[2]~ENA_dff|q                     ;
;   1.375 ;   0.000 ; RR ; CELL   ; 2      ; FF_X151_Y208_N32        ; Bypassed ALM Register ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B6|thekernel_3mm_B6_merge|thekernel_3mm_B6_merge_storage|thekernel_3mm_B6_merge_storage|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.mid[2]~.comb|ena                     ;
;   1.441 ;   0.066 ; RR ; CELL   ; 2      ; FF_X151_Y208_N32        ; Bypassed ALM Register ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B6|thekernel_3mm_B6_merge|thekernel_3mm_B6_merge_storage|thekernel_3mm_B6_merge_storage|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.mid[2]~.comb|q                       ;
;   1.509 ;   0.068 ; RR ; IC     ; 1      ; LAB_RE_X151_Y208_N0_I40 ; Hyper-Register        ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B6|thekernel_3mm_B6_merge|thekernel_3mm_B6_merge_storage|thekernel_3mm_B6_merge_storage|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.mid[2]~LAB_RE_X151_Y208_N0_I40_dff|d ;
;   1.509 ;   0.000 ; RR ; CELL   ; 1      ; LAB_RE_X151_Y208_N0_I40 ; Hyper-Register        ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B6|thekernel_3mm_B6_merge|thekernel_3mm_B6_merge_storage|thekernel_3mm_B6_merge_storage|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.mid[2]~LAB_RE_X151_Y208_N0_I40_dff   ;
+---------+---------+----+--------+--------+-------------------------+-----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------+----------+----+--------+--------+-------------------------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location                ; Element Type       ; Element                                                                                                                                                                                                                                                                                                    ;
+---------+----------+----+--------+--------+-------------------------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                         ;                    ; latch edge time                                                                                                                                                                                                                                                                                            ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                         ;                    ; time borrowed                                                                                                                                                                                                                                                                                              ;
; 1.078   ; 1.078    ;    ;        ;        ;                         ;                    ; clock path                                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000  ;    ;        ;        ;                         ;                    ; source latency                                                                                                                                                                                                                                                                                             ;
;   0.000 ;   0.000  ;    ;        ; 1      ; MLABCELL_X165_Y216_N3   ; Combinational cell ; clock                                                                                                                                                                                                                                                                                                      ;
;   0.163 ;   0.163  ; RR ; IC     ; 1      ; MLABCELL_X165_Y216_N18  ; Combinational cell ; clock~FITTER_INSERTED_0|datae                                                                                                                                                                                                                                                                              ;
;   0.214 ;   0.051  ; RR ; CELL   ; 456    ; MLABCELL_X165_Y216_N18  ; Combinational cell ; clock~FITTER_INSERTED_0|combout                                                                                                                                                                                                                                                                            ;
;   0.214 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port           ; N/A                ; kernel_3mm_inst|clock|input                                                                                                                                                                                                                                                                                ;
;   0.214 ;   0.000  ; RR ; CELL   ; 6552   ; Boundary Port           ; N/A                ; kernel_3mm_inst|clock                                                                                                                                                                                                                                                                                      ;
;   1.382 ;   1.168  ; RR ; IC     ; 1      ; LAB_RE_X151_Y208_N0_I40 ; Hyper-Register     ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B6|thekernel_3mm_B6_merge|thekernel_3mm_B6_merge_storage|thekernel_3mm_B6_merge_storage|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.mid[2]~LAB_RE_X151_Y208_N0_I40_dff|clk ;
;   1.382 ;   0.000  ; RR ; CELL   ; 1      ; LAB_RE_X151_Y208_N0_I40 ; Hyper-Register     ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B6|thekernel_3mm_B6_merge|thekernel_3mm_B6_merge_storage|thekernel_3mm_B6_merge_storage|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.mid[2]~LAB_RE_X151_Y208_N0_I40_dff     ;
;   1.078 ;   -0.304 ;    ;        ;        ;                         ;                    ; clock pessimism removed                                                                                                                                                                                                                                                                                    ;
; 1.502   ; 0.424    ;    ; uTh    ; 1      ; LAB_RE_X151_Y208_N0_I40 ; Hyper-Register     ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B6|thekernel_3mm_B6_merge|thekernel_3mm_B6_merge_storage|thekernel_3mm_B6_merge_storage|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.mid[2]~LAB_RE_X151_Y208_N0_I40_dff     ;
+---------+----------+----+--------+--------+-------------------------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #3: Hold slack is 0.010 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B5|thebb_kernel_3mm_B5_stall_region|thei_sfc_s_c0_in_for_end_kernel_3mms_c0_enter394_kernel_3mm3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_kernel_3mms_c0_exit400_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_kernel_3mms_c0_exit400_kernel_3mm1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_kernel_3mms_c0_exit400_kernel_3mm1_full_detector|fast_incr_decr_counter|INCR_DECR.lo_3_0~ERTM0SCLR_dff                    ;
; To Node                         ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B5|thebb_kernel_3mm_B5_stall_region|thei_sfc_s_c0_in_for_end_kernel_3mms_c0_enter394_kernel_3mm3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_kernel_3mms_c0_exit400_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_kernel_3mms_c0_exit400_kernel_3mm1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_kernel_3mms_c0_exit400_kernel_3mm1_full_detector|fast_incr_decr_counter|INCR_DECR.lo_3_0~ERTM0_LAB_RE_X150_Y202_N0_I2_dff ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; Data Arrival Time               ; 1.509                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
; Data Required Time              ; 1.499                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
; Slack                           ; 0.010                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.011 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.444 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.022       ; 96         ; 0.000 ; 0.884 ;
;    Cell                ;       ; 3     ; 0.043       ; 4          ; 0.000 ; 0.043 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.077       ; 17         ; 0.077 ; 0.077 ;
;    Cell                ;       ; 4     ; 0.070       ; 16         ; 0.000 ; 0.070 ;
;    uTco                ;       ; 1     ; 0.297       ; 67         ; 0.297 ; 0.297 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.318       ; 96         ; 0.000 ; 1.155 ;
;    Cell                ;       ; 3     ; 0.051       ; 4          ; 0.000 ; 0.051 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------+---------+----+--------+--------+------------------------+-----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location               ; Element Type          ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------+---------+----+--------+--------+------------------------+-----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                        ;                       ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                        ;                       ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; 1.065   ; 1.065   ;    ;        ;        ;                        ;                       ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000 ;    ;        ;        ;                        ;                       ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000 ;    ;        ; 1      ; MLABCELL_X165_Y216_N3  ; Combinational cell    ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;   0.138 ;   0.138 ; RR ; IC     ; 1      ; MLABCELL_X165_Y216_N18 ; Combinational cell    ; clock~FITTER_INSERTED_0|datae                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   0.181 ;   0.043 ; RR ; CELL   ; 456    ; MLABCELL_X165_Y216_N18 ; Combinational cell    ; clock~FITTER_INSERTED_0|combout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.181 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port          ; N/A                   ; kernel_3mm_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.181 ;   0.000 ; RR ; CELL   ; 6552   ; Boundary Port          ; N/A                   ; kernel_3mm_inst|clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;   1.065 ;   0.884 ; RR ; IC     ; 1      ; FF_X151_Y202_N64       ; Hyper-Register        ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B5|thebb_kernel_3mm_B5_stall_region|thei_sfc_s_c0_in_for_end_kernel_3mms_c0_enter394_kernel_3mm3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_kernel_3mms_c0_exit400_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_kernel_3mms_c0_exit400_kernel_3mm1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_kernel_3mms_c0_exit400_kernel_3mm1_full_detector|fast_incr_decr_counter|INCR_DECR.lo_3_0~ERTM0SCLR_dff|clk                  ;
;   1.065 ;   0.000 ; RR ; CELL   ; 1      ; FF_X151_Y202_N64       ; Hyper-Register        ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B5|thebb_kernel_3mm_B5_stall_region|thei_sfc_s_c0_in_for_end_kernel_3mms_c0_enter394_kernel_3mm3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_kernel_3mms_c0_exit400_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_kernel_3mms_c0_exit400_kernel_3mm1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_kernel_3mms_c0_exit400_kernel_3mm1_full_detector|fast_incr_decr_counter|INCR_DECR.lo_3_0~ERTM0SCLR_dff                      ;
; 1.509   ; 0.444   ;    ;        ;        ;                        ;                       ; data path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;   1.362 ;   0.297 ; RR ; uTco   ; 1      ; FF_X151_Y202_N64       ; Hyper-Register        ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B5|thebb_kernel_3mm_B5_stall_region|thei_sfc_s_c0_in_for_end_kernel_3mms_c0_enter394_kernel_3mm3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_kernel_3mms_c0_exit400_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_kernel_3mms_c0_exit400_kernel_3mm1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_kernel_3mms_c0_exit400_kernel_3mm1_full_detector|fast_incr_decr_counter|INCR_DECR.lo_3_0~ERTM0SCLR_dff|q                    ;
;   1.362 ;   0.000 ; RR ; CELL   ; 1      ; FF_X151_Y202_N8        ; Bypassed ALM Register ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B5|thebb_kernel_3mm_B5_stall_region|thei_sfc_s_c0_in_for_end_kernel_3mms_c0_enter394_kernel_3mm3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_kernel_3mms_c0_exit400_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_kernel_3mms_c0_exit400_kernel_3mm1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_kernel_3mms_c0_exit400_kernel_3mm1_full_detector|fast_incr_decr_counter|INCR_DECR.lo_3_0~ERTM0.comb|sclr                    ;
;   1.432 ;   0.070 ; RR ; CELL   ; 2      ; FF_X151_Y202_N8        ; Bypassed ALM Register ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B5|thebb_kernel_3mm_B5_stall_region|thei_sfc_s_c0_in_for_end_kernel_3mms_c0_enter394_kernel_3mm3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_kernel_3mms_c0_exit400_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_kernel_3mms_c0_exit400_kernel_3mm1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_kernel_3mms_c0_exit400_kernel_3mm1_full_detector|fast_incr_decr_counter|INCR_DECR.lo_3_0~ERTM0.comb|q                       ;
;   1.432 ;   0.000 ; RR ; CELL   ; 3      ; FF_X151_Y202_N8        ; Bypassed ALM Register ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B5|thebb_kernel_3mm_B5_stall_region|thei_sfc_s_c0_in_for_end_kernel_3mms_c0_enter394_kernel_3mm3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_kernel_3mms_c0_exit400_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_kernel_3mms_c0_exit400_kernel_3mm1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_kernel_3mms_c0_exit400_kernel_3mm1_full_detector|fast_incr_decr_counter|INCR_DECR.lo_3_0~ERTM0.comb~la_lab/laboutt[5]       ;
;   1.509 ;   0.077 ; RR ; IC     ; 1      ; LAB_RE_X150_Y202_N0_I2 ; Hyper-Register        ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B5|thebb_kernel_3mm_B5_stall_region|thei_sfc_s_c0_in_for_end_kernel_3mms_c0_enter394_kernel_3mm3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_kernel_3mms_c0_exit400_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_kernel_3mms_c0_exit400_kernel_3mm1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_kernel_3mms_c0_exit400_kernel_3mm1_full_detector|fast_incr_decr_counter|INCR_DECR.lo_3_0~ERTM0_LAB_RE_X150_Y202_N0_I2_dff|d ;
;   1.509 ;   0.000 ; RR ; CELL   ; 1      ; LAB_RE_X150_Y202_N0_I2 ; Hyper-Register        ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B5|thebb_kernel_3mm_B5_stall_region|thei_sfc_s_c0_in_for_end_kernel_3mms_c0_enter394_kernel_3mm3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_kernel_3mms_c0_exit400_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_kernel_3mms_c0_exit400_kernel_3mm1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_kernel_3mms_c0_exit400_kernel_3mm1_full_detector|fast_incr_decr_counter|INCR_DECR.lo_3_0~ERTM0_LAB_RE_X150_Y202_N0_I2_dff   ;
+---------+---------+----+--------+--------+------------------------+-----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------+----------+----+--------+--------+------------------------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location               ; Element Type       ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------+----------+----+--------+--------+------------------------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                        ;                    ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                        ;                    ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; 1.076   ; 1.076    ;    ;        ;        ;                        ;                    ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;   0.000 ;   0.000  ;    ;        ;        ;                        ;                    ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;   0.000 ;   0.000  ;    ;        ; 1      ; MLABCELL_X165_Y216_N3  ; Combinational cell ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;   0.163 ;   0.163  ; RR ; IC     ; 1      ; MLABCELL_X165_Y216_N18 ; Combinational cell ; clock~FITTER_INSERTED_0|datae                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.214 ;   0.051  ; RR ; CELL   ; 456    ; MLABCELL_X165_Y216_N18 ; Combinational cell ; clock~FITTER_INSERTED_0|combout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   0.214 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port          ; N/A                ; kernel_3mm_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;   0.214 ;   0.000  ; RR ; CELL   ; 6552   ; Boundary Port          ; N/A                ; kernel_3mm_inst|clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;   1.369 ;   1.155  ; RR ; IC     ; 1      ; LAB_RE_X150_Y202_N0_I2 ; Hyper-Register     ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B5|thebb_kernel_3mm_B5_stall_region|thei_sfc_s_c0_in_for_end_kernel_3mms_c0_enter394_kernel_3mm3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_kernel_3mms_c0_exit400_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_kernel_3mms_c0_exit400_kernel_3mm1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_kernel_3mms_c0_exit400_kernel_3mm1_full_detector|fast_incr_decr_counter|INCR_DECR.lo_3_0~ERTM0_LAB_RE_X150_Y202_N0_I2_dff|clk ;
;   1.369 ;   0.000  ; RR ; CELL   ; 1      ; LAB_RE_X150_Y202_N0_I2 ; Hyper-Register     ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B5|thebb_kernel_3mm_B5_stall_region|thei_sfc_s_c0_in_for_end_kernel_3mms_c0_enter394_kernel_3mm3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_kernel_3mms_c0_exit400_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_kernel_3mms_c0_exit400_kernel_3mm1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_kernel_3mms_c0_exit400_kernel_3mm1_full_detector|fast_incr_decr_counter|INCR_DECR.lo_3_0~ERTM0_LAB_RE_X150_Y202_N0_I2_dff     ;
;   1.084 ;   -0.285 ;    ;        ;        ;                        ;                    ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;   1.076 ;   -0.008 ;    ;        ;        ;                        ;                    ; advanced clock effects                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; 1.499   ; 0.423    ;    ; uTh    ; 1      ; LAB_RE_X150_Y202_N0_I2 ; Hyper-Register     ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B5|thebb_kernel_3mm_B5_stall_region|thei_sfc_s_c0_in_for_end_kernel_3mms_c0_enter394_kernel_3mm3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_kernel_3mms_c0_exit400_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_kernel_3mms_c0_exit400_kernel_3mm1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_kernel_3mms_c0_exit400_kernel_3mm1_full_detector|fast_incr_decr_counter|INCR_DECR.lo_3_0~ERTM0_LAB_RE_X150_Y202_N0_I2_dff     ;
+---------+----------+----+--------+--------+------------------------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #4: Hold slack is 0.011 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                              ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                   ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B5|thekernel_3mm_B5_merge|thekernel_3mm_B5_merge_storage|thekernel_3mm_B5_merge_storage|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[1]                             ;
; To Node                         ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B5|thekernel_3mm_B5_merge|thekernel_3mm_B5_merge_storage|thekernel_3mm_B5_merge_storage|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[1]~LAB_RE_X158_Y198_N0_I31_dff ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                   ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                   ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                ;
; Data Arrival Time               ; 1.558                                                                                                                                                                                                                                                                                   ;
; Data Required Time              ; 1.547                                                                                                                                                                                                                                                                                   ;
; Slack                           ; 0.011                                                                                                                                                                                                                                                                                   ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                                                                                                                                                                                                   ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.047 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.489 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.026       ; 96         ; 0.000 ; 0.888 ;
;    Cell                ;       ; 3     ; 0.043       ; 4          ; 0.000 ; 0.043 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.276       ; 56         ; 0.276 ; 0.276 ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                ;       ; 1     ; 0.213       ; 44         ; 0.213 ; 0.213 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.357       ; 96         ; 0.000 ; 1.194 ;
;    Cell                ;       ; 3     ; 0.051       ; 4          ; 0.000 ; 0.051 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                ;
+---------+---------+----+------+--------+------------------------+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location               ; Element Type       ; Element                                                                                                                                                                                                                                                                                   ;
+---------+---------+----+------+--------+------------------------+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                        ;                    ; launch edge time                                                                                                                                                                                                                                                                          ;
; 1.069   ; 1.069   ;    ;      ;        ;                        ;                    ; clock path                                                                                                                                                                                                                                                                                ;
;   0.000 ;   0.000 ;    ;      ;        ;                        ;                    ; source latency                                                                                                                                                                                                                                                                            ;
;   0.000 ;   0.000 ;    ;      ; 1      ; MLABCELL_X165_Y216_N3  ; Combinational cell ; clock                                                                                                                                                                                                                                                                                     ;
;   0.138 ;   0.138 ; RR ; IC   ; 1      ; MLABCELL_X165_Y216_N18 ; Combinational cell ; clock~FITTER_INSERTED_0|datae                                                                                                                                                                                                                                                             ;
;   0.181 ;   0.043 ; RR ; CELL ; 456    ; MLABCELL_X165_Y216_N18 ; Combinational cell ; clock~FITTER_INSERTED_0|combout                                                                                                                                                                                                                                                           ;
;   0.181 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port          ; N/A                ; kernel_3mm_inst|clock|input                                                                                                                                                                                                                                                               ;
;   0.181 ;   0.000 ; RR ; CELL ; 6552   ; Boundary Port          ; N/A                ; kernel_3mm_inst|clock                                                                                                                                                                                                                                                                     ;
;   1.069 ;   0.888 ; RR ; IC   ; 1      ; FF_X157_Y198_N50       ; ALM Register       ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B5|thekernel_3mm_B5_merge|thekernel_3mm_B5_merge_storage|thekernel_3mm_B5_merge_storage|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[1]|clk                           ;
;   1.069 ;   0.000 ; RR ; CELL ; 1      ; FF_X157_Y198_N50       ; ALM Register       ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B5|thekernel_3mm_B5_merge|thekernel_3mm_B5_merge_storage|thekernel_3mm_B5_merge_storage|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[1]                               ;
; 1.558   ; 0.489   ;    ;      ;        ;                        ;                    ; data path                                                                                                                                                                                                                                                                                 ;
;   1.282 ;   0.213 ; RR ; uTco ; 3      ; FF_X157_Y198_N50       ; ALM Register       ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B5|thekernel_3mm_B5_merge|thekernel_3mm_B5_merge_storage|thekernel_3mm_B5_merge_storage|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[1]|q                             ;
;   1.558 ;   0.276 ; RR ; IC   ; 1      ; R2_X158_Y198_N0_I38    ; Hyper-Register     ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B5|thekernel_3mm_B5_merge|thekernel_3mm_B5_merge_storage|thekernel_3mm_B5_merge_storage|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[1]~LAB_RE_X158_Y198_N0_I31_dff|d ;
;   1.558 ;   0.000 ; RR ; CELL ; 1      ; R2_X158_Y198_N0_I38    ; Hyper-Register     ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B5|thekernel_3mm_B5_merge|thekernel_3mm_B5_merge_storage|thekernel_3mm_B5_merge_storage|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[1]~LAB_RE_X158_Y198_N0_I31_dff   ;
+---------+---------+----+------+--------+------------------------+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                    ;
+---------+----------+----+--------+--------+------------------------+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location               ; Element Type       ; Element                                                                                                                                                                                                                                                                                     ;
+---------+----------+----+--------+--------+------------------------+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                        ;                    ; latch edge time                                                                                                                                                                                                                                                                             ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                        ;                    ; time borrowed                                                                                                                                                                                                                                                                               ;
; 1.116   ; 1.116    ;    ;        ;        ;                        ;                    ; clock path                                                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000  ;    ;        ;        ;                        ;                    ; source latency                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000  ;    ;        ; 1      ; MLABCELL_X165_Y216_N3  ; Combinational cell ; clock                                                                                                                                                                                                                                                                                       ;
;   0.163 ;   0.163  ; RR ; IC     ; 1      ; MLABCELL_X165_Y216_N18 ; Combinational cell ; clock~FITTER_INSERTED_0|datae                                                                                                                                                                                                                                                               ;
;   0.214 ;   0.051  ; RR ; CELL   ; 456    ; MLABCELL_X165_Y216_N18 ; Combinational cell ; clock~FITTER_INSERTED_0|combout                                                                                                                                                                                                                                                             ;
;   0.214 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port          ; N/A                ; kernel_3mm_inst|clock|input                                                                                                                                                                                                                                                                 ;
;   0.214 ;   0.000  ; RR ; CELL   ; 6552   ; Boundary Port          ; N/A                ; kernel_3mm_inst|clock                                                                                                                                                                                                                                                                       ;
;   1.408 ;   1.194  ; RR ; IC     ; 1      ; R2_X158_Y198_N0_I38    ; Hyper-Register     ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B5|thekernel_3mm_B5_merge|thekernel_3mm_B5_merge_storage|thekernel_3mm_B5_merge_storage|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[1]~LAB_RE_X158_Y198_N0_I31_dff|clk ;
;   1.408 ;   0.000  ; RR ; CELL   ; 1      ; R2_X158_Y198_N0_I38    ; Hyper-Register     ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B5|thekernel_3mm_B5_merge|thekernel_3mm_B5_merge_storage|thekernel_3mm_B5_merge_storage|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[1]~LAB_RE_X158_Y198_N0_I31_dff     ;
;   1.124 ;   -0.284 ;    ;        ;        ;                        ;                    ; clock pessimism removed                                                                                                                                                                                                                                                                     ;
;   1.116 ;   -0.008 ;    ;        ;        ;                        ;                    ; advanced clock effects                                                                                                                                                                                                                                                                      ;
; 1.547   ; 0.431    ;    ; uTh    ; 1      ; R2_X158_Y198_N0_I38    ; Hyper-Register     ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B5|thekernel_3mm_B5_merge|thekernel_3mm_B5_merge_storage|thekernel_3mm_B5_merge_storage|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[1]~LAB_RE_X158_Y198_N0_I31_dff     ;
+---------+----------+----+--------+--------+------------------------+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #5: Hold slack is 0.011 
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                      ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B14|thekernel_3mm_B14_merge|thekernel_3mm_B14_merge_storage|thekernel_3mm_B14_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ;
; To Node                         ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B14|thekernel_3mm_B14_merge|thekernel_3mm_B14_merge_storage|thekernel_3mm_B14_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|reset_exit_n~_Duplicate                                      ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                      ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                      ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                   ;
; Data Arrival Time               ; 1.555                                                                                                                                                                                                                                                                                                                      ;
; Data Required Time              ; 1.544                                                                                                                                                                                                                                                                                                                      ;
; Slack                           ; 0.011                                                                                                                                                                                                                                                                                                                      ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                                                                                                                                                                                                                                      ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.040 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.483 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.029       ; 96         ; 0.000 ; 0.891 ;
;    Cell                ;       ; 3     ; 0.043       ; 4          ; 0.000 ; 0.043 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 0.184       ; 38         ; 0.040 ; 0.144 ;
;    Cell                ;       ; 2     ; 0.086       ; 18         ; 0.000 ; 0.086 ;
;    uTco                ;       ; 1     ; 0.213       ; 44         ; 0.213 ; 0.213 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.354       ; 96         ; 0.000 ; 1.191 ;
;    Cell                ;       ; 3     ; 0.051       ; 4          ; 0.000 ; 0.051 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+---------+----+------+--------+------------------------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location               ; Element Type          ; Element                                                                                                                                                                                                                                                                                                                        ;
+---------+---------+----+------+--------+------------------------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                        ;                       ; launch edge time                                                                                                                                                                                                                                                                                                               ;
; 1.072   ; 1.072   ;    ;      ;        ;                        ;                       ; clock path                                                                                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000 ;    ;      ;        ;                        ;                       ; source latency                                                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000 ;    ;      ; 1      ; MLABCELL_X165_Y216_N3  ; Combinational cell    ; clock                                                                                                                                                                                                                                                                                                                          ;
;   0.138 ;   0.138 ; RR ; IC   ; 1      ; MLABCELL_X165_Y216_N18 ; Combinational cell    ; clock~FITTER_INSERTED_0|datae                                                                                                                                                                                                                                                                                                  ;
;   0.181 ;   0.043 ; RR ; CELL ; 456    ; MLABCELL_X165_Y216_N18 ; Combinational cell    ; clock~FITTER_INSERTED_0|combout                                                                                                                                                                                                                                                                                                ;
;   0.181 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port          ; N/A                   ; kernel_3mm_inst|clock|input                                                                                                                                                                                                                                                                                                    ;
;   0.181 ;   0.000 ; RR ; CELL ; 6552   ; Boundary Port          ; N/A                   ; kernel_3mm_inst|clock                                                                                                                                                                                                                                                                                                          ;
;   1.072 ;   0.891 ; RR ; IC   ; 1      ; FF_X172_Y204_N20       ; ALM Register          ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B14|thekernel_3mm_B14_merge|thekernel_3mm_B14_merge_storage|thekernel_3mm_B14_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|clk ;
;   1.072 ;   0.000 ; RR ; CELL ; 1      ; FF_X172_Y204_N20       ; ALM Register          ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B14|thekernel_3mm_B14_merge|thekernel_3mm_B14_merge_storage|thekernel_3mm_B14_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]     ;
; 1.555   ; 0.483   ;    ;      ;        ;                        ;                       ; data path                                                                                                                                                                                                                                                                                                                      ;
;   1.285 ;   0.213 ; RR ; uTco ; 1      ; FF_X172_Y204_N20       ; ALM Register          ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B14|thekernel_3mm_B14_merge|thekernel_3mm_B14_merge_storage|thekernel_3mm_B14_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|q   ;
;   1.429 ;   0.144 ; RR ; IC   ; 1      ; FF_X171_Y204_N53       ; Bypassed ALM Register ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B14|thekernel_3mm_B14_merge|thekernel_3mm_B14_merge_storage|thekernel_3mm_B14_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|reset_exit_n~.comb|d                                             ;
;   1.515 ;   0.086 ; RR ; CELL ; 6      ; FF_X171_Y204_N53       ; Bypassed ALM Register ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B14|thekernel_3mm_B14_merge|thekernel_3mm_B14_merge_storage|thekernel_3mm_B14_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|reset_exit_n~.comb|q                                             ;
;   1.555 ;   0.040 ; RR ; IC   ; 1      ; R4_X167_Y204_N0_I17    ; Hyper-Register        ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B14|thekernel_3mm_B14_merge|thekernel_3mm_B14_merge_storage|thekernel_3mm_B14_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|reset_exit_n~_Duplicate|d                                        ;
;   1.555 ;   0.000 ; RR ; CELL ; 1      ; R4_X167_Y204_N0_I17    ; Hyper-Register        ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B14|thekernel_3mm_B14_merge|thekernel_3mm_B14_merge_storage|thekernel_3mm_B14_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|reset_exit_n~_Duplicate                                          ;
+---------+---------+----+------+--------+------------------------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                  ;
+---------+----------+----+--------+--------+------------------------+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location               ; Element Type       ; Element                                                                                                                                                                                                                                                                                   ;
+---------+----------+----+--------+--------+------------------------+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                        ;                    ; latch edge time                                                                                                                                                                                                                                                                           ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                        ;                    ; time borrowed                                                                                                                                                                                                                                                                             ;
; 1.112   ; 1.112    ;    ;        ;        ;                        ;                    ; clock path                                                                                                                                                                                                                                                                                ;
;   0.000 ;   0.000  ;    ;        ;        ;                        ;                    ; source latency                                                                                                                                                                                                                                                                            ;
;   0.000 ;   0.000  ;    ;        ; 1      ; MLABCELL_X165_Y216_N3  ; Combinational cell ; clock                                                                                                                                                                                                                                                                                     ;
;   0.163 ;   0.163  ; RR ; IC     ; 1      ; MLABCELL_X165_Y216_N18 ; Combinational cell ; clock~FITTER_INSERTED_0|datae                                                                                                                                                                                                                                                             ;
;   0.214 ;   0.051  ; RR ; CELL   ; 456    ; MLABCELL_X165_Y216_N18 ; Combinational cell ; clock~FITTER_INSERTED_0|combout                                                                                                                                                                                                                                                           ;
;   0.214 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port          ; N/A                ; kernel_3mm_inst|clock|input                                                                                                                                                                                                                                                               ;
;   0.214 ;   0.000  ; RR ; CELL   ; 6552   ; Boundary Port          ; N/A                ; kernel_3mm_inst|clock                                                                                                                                                                                                                                                                     ;
;   1.405 ;   1.191  ; RR ; IC     ; 1      ; R4_X167_Y204_N0_I17    ; Hyper-Register     ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B14|thekernel_3mm_B14_merge|thekernel_3mm_B14_merge_storage|thekernel_3mm_B14_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|reset_exit_n~_Duplicate|clk ;
;   1.405 ;   0.000  ; RR ; CELL   ; 1      ; R4_X167_Y204_N0_I17    ; Hyper-Register     ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B14|thekernel_3mm_B14_merge|thekernel_3mm_B14_merge_storage|thekernel_3mm_B14_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|reset_exit_n~_Duplicate     ;
;   1.120 ;   -0.285 ;    ;        ;        ;                        ;                    ; clock pessimism removed                                                                                                                                                                                                                                                                   ;
;   1.112 ;   -0.008 ;    ;        ;        ;                        ;                    ; advanced clock effects                                                                                                                                                                                                                                                                    ;
; 1.544   ; 0.432    ;    ; uTh    ; 1      ; R4_X167_Y204_N0_I17    ; Hyper-Register     ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B14|thekernel_3mm_B14_merge|thekernel_3mm_B14_merge_storage|thekernel_3mm_B14_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|reset_exit_n~_Duplicate     ;
+---------+----------+----+--------+--------+------------------------+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #6: Hold slack is 0.012 
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                  ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                       ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B11|thekernel_3mm_B11_merge|thekernel_3mm_B11_merge_storage|thekernel_3mm_B11_merge_storage|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[3]~ENA_dff                     ;
; To Node                         ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B11|thekernel_3mm_B11_merge|thekernel_3mm_B11_merge_storage|thekernel_3mm_B11_merge_storage|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[3]~LAB_RE_X166_Y206_N0_I45_dff ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                       ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                       ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                    ;
; Data Arrival Time               ; 1.514                                                                                                                                                                                                                                                                                       ;
; Data Required Time              ; 1.502                                                                                                                                                                                                                                                                                       ;
; Slack                           ; 0.012                                                                                                                                                                                                                                                                                       ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                                                                                                                                                                                                       ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.435 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.036       ; 96         ; 0.000 ; 0.898 ;
;    Cell                ;       ; 3     ; 0.043       ; 4          ; 0.000 ; 0.043 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.072       ; 17         ; 0.072 ; 0.072 ;
;    Cell                ;       ; 3     ; 0.066       ; 15         ; 0.000 ; 0.066 ;
;    uTco                ;       ; 1     ; 0.297       ; 68         ; 0.297 ; 0.297 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.332       ; 96         ; 0.000 ; 1.169 ;
;    Cell                ;       ; 3     ; 0.051       ; 4          ; 0.000 ; 0.051 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                          ;
+---------+---------+----+--------+--------+-------------------------+-----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location                ; Element Type          ; Element                                                                                                                                                                                                                                                                                       ;
+---------+---------+----+--------+--------+-------------------------+-----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                         ;                       ; launch edge time                                                                                                                                                                                                                                                                              ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                         ;                       ; time borrowed                                                                                                                                                                                                                                                                                 ;
; 1.079   ; 1.079   ;    ;        ;        ;                         ;                       ; clock path                                                                                                                                                                                                                                                                                    ;
;   0.000 ;   0.000 ;    ;        ;        ;                         ;                       ; source latency                                                                                                                                                                                                                                                                                ;
;   0.000 ;   0.000 ;    ;        ; 1      ; MLABCELL_X165_Y216_N3   ; Combinational cell    ; clock                                                                                                                                                                                                                                                                                         ;
;   0.138 ;   0.138 ; RR ; IC     ; 1      ; MLABCELL_X165_Y216_N18  ; Combinational cell    ; clock~FITTER_INSERTED_0|datae                                                                                                                                                                                                                                                                 ;
;   0.181 ;   0.043 ; RR ; CELL   ; 456    ; MLABCELL_X165_Y216_N18  ; Combinational cell    ; clock~FITTER_INSERTED_0|combout                                                                                                                                                                                                                                                               ;
;   0.181 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port           ; N/A                   ; kernel_3mm_inst|clock|input                                                                                                                                                                                                                                                                   ;
;   0.181 ;   0.000 ; RR ; CELL   ; 6552   ; Boundary Port           ; N/A                   ; kernel_3mm_inst|clock                                                                                                                                                                                                                                                                         ;
;   1.079 ;   0.898 ; RR ; IC     ; 1      ; FF_X166_Y206_N81        ; Hyper-Register        ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B11|thekernel_3mm_B11_merge|thekernel_3mm_B11_merge_storage|thekernel_3mm_B11_merge_storage|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[3]~ENA_dff|clk                   ;
;   1.079 ;   0.000 ; RR ; CELL   ; 1      ; FF_X166_Y206_N81        ; Hyper-Register        ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B11|thekernel_3mm_B11_merge|thekernel_3mm_B11_merge_storage|thekernel_3mm_B11_merge_storage|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[3]~ENA_dff                       ;
; 1.514   ; 0.435   ;    ;        ;        ;                         ;                       ; data path                                                                                                                                                                                                                                                                                     ;
;   1.376 ;   0.297 ; RR ; uTco   ; 1      ; FF_X166_Y206_N81        ; Hyper-Register        ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B11|thekernel_3mm_B11_merge|thekernel_3mm_B11_merge_storage|thekernel_3mm_B11_merge_storage|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[3]~ENA_dff|q                     ;
;   1.376 ;   0.000 ; RR ; CELL   ; 2      ; FF_X166_Y206_N32        ; Bypassed ALM Register ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B11|thekernel_3mm_B11_merge|thekernel_3mm_B11_merge_storage|thekernel_3mm_B11_merge_storage|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[3]~.comb|ena                     ;
;   1.442 ;   0.066 ; RR ; CELL   ; 2      ; FF_X166_Y206_N32        ; Bypassed ALM Register ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B11|thekernel_3mm_B11_merge|thekernel_3mm_B11_merge_storage|thekernel_3mm_B11_merge_storage|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[3]~.comb|q                       ;
;   1.514 ;   0.072 ; RR ; IC     ; 1      ; LAB_RE_X166_Y206_N0_I45 ; Hyper-Register        ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B11|thekernel_3mm_B11_merge|thekernel_3mm_B11_merge_storage|thekernel_3mm_B11_merge_storage|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[3]~LAB_RE_X166_Y206_N0_I45_dff|d ;
;   1.514 ;   0.000 ; RR ; CELL   ; 1      ; LAB_RE_X166_Y206_N0_I45 ; Hyper-Register        ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B11|thekernel_3mm_B11_merge|thekernel_3mm_B11_merge_storage|thekernel_3mm_B11_merge_storage|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[3]~LAB_RE_X166_Y206_N0_I45_dff   ;
+---------+---------+----+--------+--------+-------------------------+-----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                         ;
+---------+----------+----+--------+--------+-------------------------+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location                ; Element Type       ; Element                                                                                                                                                                                                                                                                                         ;
+---------+----------+----+--------+--------+-------------------------+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                         ;                    ; latch edge time                                                                                                                                                                                                                                                                                 ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                         ;                    ; time borrowed                                                                                                                                                                                                                                                                                   ;
; 1.079   ; 1.079    ;    ;        ;        ;                         ;                    ; clock path                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000  ;    ;        ;        ;                         ;                    ; source latency                                                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000  ;    ;        ; 1      ; MLABCELL_X165_Y216_N3   ; Combinational cell ; clock                                                                                                                                                                                                                                                                                           ;
;   0.163 ;   0.163  ; RR ; IC     ; 1      ; MLABCELL_X165_Y216_N18  ; Combinational cell ; clock~FITTER_INSERTED_0|datae                                                                                                                                                                                                                                                                   ;
;   0.214 ;   0.051  ; RR ; CELL   ; 456    ; MLABCELL_X165_Y216_N18  ; Combinational cell ; clock~FITTER_INSERTED_0|combout                                                                                                                                                                                                                                                                 ;
;   0.214 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port           ; N/A                ; kernel_3mm_inst|clock|input                                                                                                                                                                                                                                                                     ;
;   0.214 ;   0.000  ; RR ; CELL   ; 6552   ; Boundary Port           ; N/A                ; kernel_3mm_inst|clock                                                                                                                                                                                                                                                                           ;
;   1.383 ;   1.169  ; RR ; IC     ; 1      ; LAB_RE_X166_Y206_N0_I45 ; Hyper-Register     ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B11|thekernel_3mm_B11_merge|thekernel_3mm_B11_merge_storage|thekernel_3mm_B11_merge_storage|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[3]~LAB_RE_X166_Y206_N0_I45_dff|clk ;
;   1.383 ;   0.000  ; RR ; CELL   ; 1      ; LAB_RE_X166_Y206_N0_I45 ; Hyper-Register     ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B11|thekernel_3mm_B11_merge|thekernel_3mm_B11_merge_storage|thekernel_3mm_B11_merge_storage|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[3]~LAB_RE_X166_Y206_N0_I45_dff     ;
;   1.079 ;   -0.304 ;    ;        ;        ;                         ;                    ; clock pessimism removed                                                                                                                                                                                                                                                                         ;
; 1.502   ; 0.423    ;    ; uTh    ; 1      ; LAB_RE_X166_Y206_N0_I45 ; Hyper-Register     ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B11|thekernel_3mm_B11_merge|thekernel_3mm_B11_merge_storage|thekernel_3mm_B11_merge_storage|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[3]~LAB_RE_X166_Y206_N0_I45_dff     ;
+---------+----------+----+--------+--------+-------------------------+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #7: Hold slack is 0.012 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                     ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B6|thekernel_3mm_B6_merge|thekernel_3mm_B6_merge_storage|thekernel_3mm_B6_merge_storage|ms.acl_mid_speed_fifo_inst|sclrn                             ;
; To Node                         ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B6|thekernel_3mm_B6_merge|thekernel_3mm_B6_merge_storage|thekernel_3mm_B6_merge_storage|ms.acl_mid_speed_fifo_inst|sclrn~LAB_RE_X152_Y207_N0_I33_dff ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                     ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                     ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                  ;
; Data Arrival Time               ; 1.556                                                                                                                                                                                                                                                     ;
; Data Required Time              ; 1.544                                                                                                                                                                                                                                                     ;
; Slack                           ; 0.012                                                                                                                                                                                                                                                     ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                                                                                                                                                                     ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.037 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.479 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.034       ; 96         ; 0.000 ; 0.896 ;
;    Cell                ;       ; 3     ; 0.043       ; 4          ; 0.000 ; 0.043 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.266       ; 56         ; 0.266 ; 0.266 ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                ;       ; 1     ; 0.213       ; 44         ; 0.213 ; 0.213 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.356       ; 96         ; 0.000 ; 1.193 ;
;    Cell                ;       ; 3     ; 0.051       ; 4          ; 0.000 ; 0.051 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                  ;
+---------+---------+----+------+--------+------------------------+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location               ; Element Type       ; Element                                                                                                                                                                                                                                                     ;
+---------+---------+----+------+--------+------------------------+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                        ;                    ; launch edge time                                                                                                                                                                                                                                            ;
; 1.077   ; 1.077   ;    ;      ;        ;                        ;                    ; clock path                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000 ;    ;      ;        ;                        ;                    ; source latency                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000 ;    ;      ; 1      ; MLABCELL_X165_Y216_N3  ; Combinational cell ; clock                                                                                                                                                                                                                                                       ;
;   0.138 ;   0.138 ; RR ; IC   ; 1      ; MLABCELL_X165_Y216_N18 ; Combinational cell ; clock~FITTER_INSERTED_0|datae                                                                                                                                                                                                                               ;
;   0.181 ;   0.043 ; RR ; CELL ; 456    ; MLABCELL_X165_Y216_N18 ; Combinational cell ; clock~FITTER_INSERTED_0|combout                                                                                                                                                                                                                             ;
;   0.181 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port          ; N/A                ; kernel_3mm_inst|clock|input                                                                                                                                                                                                                                 ;
;   0.181 ;   0.000 ; RR ; CELL ; 6552   ; Boundary Port          ; N/A                ; kernel_3mm_inst|clock                                                                                                                                                                                                                                       ;
;   1.077 ;   0.896 ; RR ; IC   ; 1      ; FF_X152_Y207_N50       ; ALM Register       ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B6|thekernel_3mm_B6_merge|thekernel_3mm_B6_merge_storage|thekernel_3mm_B6_merge_storage|ms.acl_mid_speed_fifo_inst|sclrn|clk                           ;
;   1.077 ;   0.000 ; RR ; CELL ; 1      ; FF_X152_Y207_N50       ; ALM Register       ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B6|thekernel_3mm_B6_merge|thekernel_3mm_B6_merge_storage|thekernel_3mm_B6_merge_storage|ms.acl_mid_speed_fifo_inst|sclrn                               ;
; 1.556   ; 0.479   ;    ;      ;        ;                        ;                    ; data path                                                                                                                                                                                                                                                   ;
;   1.290 ;   0.213 ; RR ; uTco ; 18     ; FF_X152_Y207_N50       ; ALM Register       ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B6|thekernel_3mm_B6_merge|thekernel_3mm_B6_merge_storage|thekernel_3mm_B6_merge_storage|ms.acl_mid_speed_fifo_inst|sclrn|q                             ;
;   1.556 ;   0.266 ; RR ; IC   ; 1      ; R4_X152_Y207_N0_I10    ; Hyper-Register     ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B6|thekernel_3mm_B6_merge|thekernel_3mm_B6_merge_storage|thekernel_3mm_B6_merge_storage|ms.acl_mid_speed_fifo_inst|sclrn~LAB_RE_X152_Y207_N0_I33_dff|d ;
;   1.556 ;   0.000 ; RR ; CELL ; 1      ; R4_X152_Y207_N0_I10    ; Hyper-Register     ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B6|thekernel_3mm_B6_merge|thekernel_3mm_B6_merge_storage|thekernel_3mm_B6_merge_storage|ms.acl_mid_speed_fifo_inst|sclrn~LAB_RE_X152_Y207_N0_I33_dff   ;
+---------+---------+----+------+--------+------------------------+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                      ;
+---------+----------+----+--------+--------+------------------------+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location               ; Element Type       ; Element                                                                                                                                                                                                                                                       ;
+---------+----------+----+--------+--------+------------------------+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                        ;                    ; latch edge time                                                                                                                                                                                                                                               ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                        ;                    ; time borrowed                                                                                                                                                                                                                                                 ;
; 1.114   ; 1.114    ;    ;        ;        ;                        ;                    ; clock path                                                                                                                                                                                                                                                    ;
;   0.000 ;   0.000  ;    ;        ;        ;                        ;                    ; source latency                                                                                                                                                                                                                                                ;
;   0.000 ;   0.000  ;    ;        ; 1      ; MLABCELL_X165_Y216_N3  ; Combinational cell ; clock                                                                                                                                                                                                                                                         ;
;   0.163 ;   0.163  ; RR ; IC     ; 1      ; MLABCELL_X165_Y216_N18 ; Combinational cell ; clock~FITTER_INSERTED_0|datae                                                                                                                                                                                                                                 ;
;   0.214 ;   0.051  ; RR ; CELL   ; 456    ; MLABCELL_X165_Y216_N18 ; Combinational cell ; clock~FITTER_INSERTED_0|combout                                                                                                                                                                                                                               ;
;   0.214 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port          ; N/A                ; kernel_3mm_inst|clock|input                                                                                                                                                                                                                                   ;
;   0.214 ;   0.000  ; RR ; CELL   ; 6552   ; Boundary Port          ; N/A                ; kernel_3mm_inst|clock                                                                                                                                                                                                                                         ;
;   1.407 ;   1.193  ; RR ; IC     ; 1      ; R4_X152_Y207_N0_I10    ; Hyper-Register     ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B6|thekernel_3mm_B6_merge|thekernel_3mm_B6_merge_storage|thekernel_3mm_B6_merge_storage|ms.acl_mid_speed_fifo_inst|sclrn~LAB_RE_X152_Y207_N0_I33_dff|clk ;
;   1.407 ;   0.000  ; RR ; CELL   ; 1      ; R4_X152_Y207_N0_I10    ; Hyper-Register     ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B6|thekernel_3mm_B6_merge|thekernel_3mm_B6_merge_storage|thekernel_3mm_B6_merge_storage|ms.acl_mid_speed_fifo_inst|sclrn~LAB_RE_X152_Y207_N0_I33_dff     ;
;   1.122 ;   -0.285 ;    ;        ;        ;                        ;                    ; clock pessimism removed                                                                                                                                                                                                                                       ;
;   1.114 ;   -0.008 ;    ;        ;        ;                        ;                    ; advanced clock effects                                                                                                                                                                                                                                        ;
; 1.544   ; 0.430    ;    ; uTh    ; 1      ; R4_X152_Y207_N0_I10    ; Hyper-Register     ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B6|thekernel_3mm_B6_merge|thekernel_3mm_B6_merge_storage|thekernel_3mm_B6_merge_storage|ms.acl_mid_speed_fifo_inst|sclrn~LAB_RE_X152_Y207_N0_I33_dff     ;
+---------+----------+----+--------+--------+------------------------+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #8: Hold slack is 0.013 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                              ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                   ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B5|thekernel_3mm_B5_merge|thekernel_3mm_B5_merge_storage|thekernel_3mm_B5_merge_storage|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[0]                             ;
; To Node                         ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B5|thekernel_3mm_B5_merge|thekernel_3mm_B5_merge_storage|thekernel_3mm_B5_merge_storage|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[0]~LAB_RE_X158_Y198_N0_I23_dff ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                   ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                   ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                ;
; Data Arrival Time               ; 1.548                                                                                                                                                                                                                                                                                   ;
; Data Required Time              ; 1.535                                                                                                                                                                                                                                                                                   ;
; Slack                           ; 0.013                                                                                                                                                                                                                                                                                   ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                                                                                                                                                                                                   ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.039 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.479 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.026       ; 96         ; 0.000 ; 0.888 ;
;    Cell                ;       ; 3     ; 0.043       ; 4          ; 0.000 ; 0.043 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.260       ; 54         ; 0.260 ; 0.260 ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                ;       ; 1     ; 0.219       ; 46         ; 0.219 ; 0.219 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.349       ; 96         ; 0.000 ; 1.186 ;
;    Cell                ;       ; 3     ; 0.051       ; 4          ; 0.000 ; 0.051 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                ;
+---------+---------+----+------+--------+------------------------+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location               ; Element Type       ; Element                                                                                                                                                                                                                                                                                   ;
+---------+---------+----+------+--------+------------------------+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                        ;                    ; launch edge time                                                                                                                                                                                                                                                                          ;
; 1.069   ; 1.069   ;    ;      ;        ;                        ;                    ; clock path                                                                                                                                                                                                                                                                                ;
;   0.000 ;   0.000 ;    ;      ;        ;                        ;                    ; source latency                                                                                                                                                                                                                                                                            ;
;   0.000 ;   0.000 ;    ;      ; 1      ; MLABCELL_X165_Y216_N3  ; Combinational cell ; clock                                                                                                                                                                                                                                                                                     ;
;   0.138 ;   0.138 ; RR ; IC   ; 1      ; MLABCELL_X165_Y216_N18 ; Combinational cell ; clock~FITTER_INSERTED_0|datae                                                                                                                                                                                                                                                             ;
;   0.181 ;   0.043 ; RR ; CELL ; 456    ; MLABCELL_X165_Y216_N18 ; Combinational cell ; clock~FITTER_INSERTED_0|combout                                                                                                                                                                                                                                                           ;
;   0.181 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port          ; N/A                ; kernel_3mm_inst|clock|input                                                                                                                                                                                                                                                               ;
;   0.181 ;   0.000 ; RR ; CELL ; 6552   ; Boundary Port          ; N/A                ; kernel_3mm_inst|clock                                                                                                                                                                                                                                                                     ;
;   1.069 ;   0.888 ; RR ; IC   ; 1      ; FF_X157_Y198_N46       ; ALM Register       ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B5|thekernel_3mm_B5_merge|thekernel_3mm_B5_merge_storage|thekernel_3mm_B5_merge_storage|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[0]|clk                           ;
;   1.069 ;   0.000 ; RR ; CELL ; 1      ; FF_X157_Y198_N46       ; ALM Register       ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B5|thekernel_3mm_B5_merge|thekernel_3mm_B5_merge_storage|thekernel_3mm_B5_merge_storage|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[0]                               ;
; 1.548   ; 0.479   ;    ;      ;        ;                        ;                    ; data path                                                                                                                                                                                                                                                                                 ;
;   1.288 ;   0.219 ; RR ; uTco ; 3      ; FF_X157_Y198_N46       ; ALM Register       ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B5|thekernel_3mm_B5_merge|thekernel_3mm_B5_merge_storage|thekernel_3mm_B5_merge_storage|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[0]|q                             ;
;   1.548 ;   0.260 ; RR ; IC   ; 1      ; R4_X155_Y198_N0_I50    ; Hyper-Register     ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B5|thekernel_3mm_B5_merge|thekernel_3mm_B5_merge_storage|thekernel_3mm_B5_merge_storage|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[0]~LAB_RE_X158_Y198_N0_I23_dff|d ;
;   1.548 ;   0.000 ; RR ; CELL ; 1      ; R4_X155_Y198_N0_I50    ; Hyper-Register     ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B5|thekernel_3mm_B5_merge|thekernel_3mm_B5_merge_storage|thekernel_3mm_B5_merge_storage|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[0]~LAB_RE_X158_Y198_N0_I23_dff   ;
+---------+---------+----+------+--------+------------------------+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                    ;
+---------+----------+----+--------+--------+------------------------+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location               ; Element Type       ; Element                                                                                                                                                                                                                                                                                     ;
+---------+----------+----+--------+--------+------------------------+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                        ;                    ; latch edge time                                                                                                                                                                                                                                                                             ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                        ;                    ; time borrowed                                                                                                                                                                                                                                                                               ;
; 1.108   ; 1.108    ;    ;        ;        ;                        ;                    ; clock path                                                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000  ;    ;        ;        ;                        ;                    ; source latency                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000  ;    ;        ; 1      ; MLABCELL_X165_Y216_N3  ; Combinational cell ; clock                                                                                                                                                                                                                                                                                       ;
;   0.163 ;   0.163  ; RR ; IC     ; 1      ; MLABCELL_X165_Y216_N18 ; Combinational cell ; clock~FITTER_INSERTED_0|datae                                                                                                                                                                                                                                                               ;
;   0.214 ;   0.051  ; RR ; CELL   ; 456    ; MLABCELL_X165_Y216_N18 ; Combinational cell ; clock~FITTER_INSERTED_0|combout                                                                                                                                                                                                                                                             ;
;   0.214 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port          ; N/A                ; kernel_3mm_inst|clock|input                                                                                                                                                                                                                                                                 ;
;   0.214 ;   0.000  ; RR ; CELL   ; 6552   ; Boundary Port          ; N/A                ; kernel_3mm_inst|clock                                                                                                                                                                                                                                                                       ;
;   1.400 ;   1.186  ; RR ; IC     ; 1      ; R4_X155_Y198_N0_I50    ; Hyper-Register     ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B5|thekernel_3mm_B5_merge|thekernel_3mm_B5_merge_storage|thekernel_3mm_B5_merge_storage|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[0]~LAB_RE_X158_Y198_N0_I23_dff|clk ;
;   1.400 ;   0.000  ; RR ; CELL   ; 1      ; R4_X155_Y198_N0_I50    ; Hyper-Register     ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B5|thekernel_3mm_B5_merge|thekernel_3mm_B5_merge_storage|thekernel_3mm_B5_merge_storage|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[0]~LAB_RE_X158_Y198_N0_I23_dff     ;
;   1.116 ;   -0.284 ;    ;        ;        ;                        ;                    ; clock pessimism removed                                                                                                                                                                                                                                                                     ;
;   1.108 ;   -0.008 ;    ;        ;        ;                        ;                    ; advanced clock effects                                                                                                                                                                                                                                                                      ;
; 1.535   ; 0.427    ;    ; uTh    ; 1      ; R4_X155_Y198_N0_I50    ; Hyper-Register     ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B5|thekernel_3mm_B5_merge|thekernel_3mm_B5_merge_storage|thekernel_3mm_B5_merge_storage|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[0]~LAB_RE_X158_Y198_N0_I23_dff     ;
+---------+----------+----+--------+--------+------------------------+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #9: Hold slack is 0.013 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                     ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B15|thebb_kernel_3mm_B15_stall_region|stall_entry_frontStall_reg0_q[0]~ERTM_Duplicate_4                                                              ;
; To Node                         ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B15|thekernel_3mm_B15_merge|thekernel_3mm_B15_merge_storage|thekernel_3mm_B15_merge_storage|ms.acl_mid_speed_fifo_inst|valid_out_ES~ERTM_Duplicate_2 ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                     ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                     ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                  ;
; Data Arrival Time               ; 1.508                                                                                                                                                                                                                                                     ;
; Data Required Time              ; 1.495                                                                                                                                                                                                                                                     ;
; Slack                           ; 0.013                                                                                                                                                                                                                                                     ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                                                                                                                                                                     ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.438 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.027       ; 96         ; 0.000 ; 0.889 ;
;    Cell                ;       ; 3     ; 0.043       ; 4          ; 0.000 ; 0.043 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 0.072       ; 16         ; 0.001 ; 0.071 ;
;    Cell                ;       ; 4     ; 0.086       ; 20         ; 0.000 ; 0.061 ;
;    uTco                ;       ; 1     ; 0.280       ; 64         ; 0.280 ; 0.280 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.324       ; 96         ; 0.000 ; 1.161 ;
;    Cell                ;       ; 3     ; 0.051       ; 4          ; 0.000 ; 0.051 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                       ;
+---------+---------+----+--------+--------+------------------------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location               ; Element Type          ; Element                                                                                                                                                                                                                                                     ;
+---------+---------+----+--------+--------+------------------------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                        ;                       ; launch edge time                                                                                                                                                                                                                                            ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                        ;                       ; time borrowed                                                                                                                                                                                                                                               ;
; 1.070   ; 1.070   ;    ;        ;        ;                        ;                       ; clock path                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000 ;    ;        ;        ;                        ;                       ; source latency                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000 ;    ;        ; 1      ; MLABCELL_X165_Y216_N3  ; Combinational cell    ; clock                                                                                                                                                                                                                                                       ;
;   0.138 ;   0.138 ; RR ; IC     ; 1      ; MLABCELL_X165_Y216_N18 ; Combinational cell    ; clock~FITTER_INSERTED_0|datae                                                                                                                                                                                                                               ;
;   0.181 ;   0.043 ; RR ; CELL   ; 456    ; MLABCELL_X165_Y216_N18 ; Combinational cell    ; clock~FITTER_INSERTED_0|combout                                                                                                                                                                                                                             ;
;   0.181 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port          ; N/A                   ; kernel_3mm_inst|clock|input                                                                                                                                                                                                                                 ;
;   0.181 ;   0.000 ; RR ; CELL   ; 6552   ; Boundary Port          ; N/A                   ; kernel_3mm_inst|clock                                                                                                                                                                                                                                       ;
;   1.070 ;   0.889 ; RR ; IC     ; 1      ; LAB_RE_X171_Y203_N0_I7 ; Hyper-Register        ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B15|thebb_kernel_3mm_B15_stall_region|stall_entry_frontStall_reg0_q[0]~ERTM_Duplicate_4|clk                                                            ;
;   1.070 ;   0.000 ; RR ; CELL   ; 1      ; LAB_RE_X171_Y203_N0_I7 ; Hyper-Register        ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B15|thebb_kernel_3mm_B15_stall_region|stall_entry_frontStall_reg0_q[0]~ERTM_Duplicate_4                                                                ;
; 1.508   ; 0.438   ;    ;        ;        ;                        ;                       ; data path                                                                                                                                                                                                                                                   ;
;   1.350 ;   0.280 ; RR ; uTco   ; 1      ; LAB_RE_X171_Y203_N0_I7 ; Hyper-Register        ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B15|thebb_kernel_3mm_B15_stall_region|stall_entry_frontStall_reg0_q[0]~ERTM_Duplicate_4|q                                                              ;
;   1.351 ;   0.001 ; RR ; IC     ; 1      ; LABCELL_X171_Y203_N3   ; Combinational cell    ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B15|thekernel_3mm_B15_merge|thekernel_3mm_B15_merge_storage|thekernel_3mm_B15_merge_storage|ms.acl_mid_speed_fifo_inst|i75~0|datae                     ;
;   1.376 ;   0.025 ; RR ; CELL   ; 1      ; LABCELL_X171_Y203_N3   ; Combinational cell    ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B15|thekernel_3mm_B15_merge|thekernel_3mm_B15_merge_storage|thekernel_3mm_B15_merge_storage|ms.acl_mid_speed_fifo_inst|i75~0|combout                   ;
;   1.376 ;   0.000 ; RR ; CELL   ; 1      ; FF_X171_Y203_N5        ; Bypassed ALM Register ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B15|thekernel_3mm_B15_merge|thekernel_3mm_B15_merge_storage|thekernel_3mm_B15_merge_storage|ms.acl_mid_speed_fifo_inst|valid_out_ES~ERTM.comb|d        ;
;   1.437 ;   0.061 ; RR ; CELL   ; 3      ; FF_X171_Y203_N5        ; Bypassed ALM Register ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B15|thekernel_3mm_B15_merge|thekernel_3mm_B15_merge_storage|thekernel_3mm_B15_merge_storage|ms.acl_mid_speed_fifo_inst|valid_out_ES~ERTM.comb|q        ;
;   1.508 ;   0.071 ; RR ; IC     ; 1      ; LAB_RE_X171_Y203_N0_I4 ; Hyper-Register        ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B15|thekernel_3mm_B15_merge|thekernel_3mm_B15_merge_storage|thekernel_3mm_B15_merge_storage|ms.acl_mid_speed_fifo_inst|valid_out_ES~ERTM_Duplicate_2|d ;
;   1.508 ;   0.000 ; RR ; CELL   ; 1      ; LAB_RE_X171_Y203_N0_I4 ; Hyper-Register        ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B15|thekernel_3mm_B15_merge|thekernel_3mm_B15_merge_storage|thekernel_3mm_B15_merge_storage|ms.acl_mid_speed_fifo_inst|valid_out_ES~ERTM_Duplicate_2   ;
+---------+---------+----+--------+--------+------------------------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                      ;
+---------+----------+----+--------+--------+------------------------+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location               ; Element Type       ; Element                                                                                                                                                                                                                                                       ;
+---------+----------+----+--------+--------+------------------------+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                        ;                    ; latch edge time                                                                                                                                                                                                                                               ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                        ;                    ; time borrowed                                                                                                                                                                                                                                                 ;
; 1.070   ; 1.070    ;    ;        ;        ;                        ;                    ; clock path                                                                                                                                                                                                                                                    ;
;   0.000 ;   0.000  ;    ;        ;        ;                        ;                    ; source latency                                                                                                                                                                                                                                                ;
;   0.000 ;   0.000  ;    ;        ; 1      ; MLABCELL_X165_Y216_N3  ; Combinational cell ; clock                                                                                                                                                                                                                                                         ;
;   0.163 ;   0.163  ; RR ; IC     ; 1      ; MLABCELL_X165_Y216_N18 ; Combinational cell ; clock~FITTER_INSERTED_0|datae                                                                                                                                                                                                                                 ;
;   0.214 ;   0.051  ; RR ; CELL   ; 456    ; MLABCELL_X165_Y216_N18 ; Combinational cell ; clock~FITTER_INSERTED_0|combout                                                                                                                                                                                                                               ;
;   0.214 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port          ; N/A                ; kernel_3mm_inst|clock|input                                                                                                                                                                                                                                   ;
;   0.214 ;   0.000  ; RR ; CELL   ; 6552   ; Boundary Port          ; N/A                ; kernel_3mm_inst|clock                                                                                                                                                                                                                                         ;
;   1.375 ;   1.161  ; RR ; IC     ; 1      ; LAB_RE_X171_Y203_N0_I4 ; Hyper-Register     ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B15|thekernel_3mm_B15_merge|thekernel_3mm_B15_merge_storage|thekernel_3mm_B15_merge_storage|ms.acl_mid_speed_fifo_inst|valid_out_ES~ERTM_Duplicate_2|clk ;
;   1.375 ;   0.000  ; RR ; CELL   ; 1      ; LAB_RE_X171_Y203_N0_I4 ; Hyper-Register     ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B15|thekernel_3mm_B15_merge|thekernel_3mm_B15_merge_storage|thekernel_3mm_B15_merge_storage|ms.acl_mid_speed_fifo_inst|valid_out_ES~ERTM_Duplicate_2     ;
;   1.070 ;   -0.305 ;    ;        ;        ;                        ;                    ; clock pessimism removed                                                                                                                                                                                                                                       ;
; 1.495   ; 0.425    ;    ; uTh    ; 1      ; LAB_RE_X171_Y203_N0_I4 ; Hyper-Register     ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B15|thekernel_3mm_B15_merge|thekernel_3mm_B15_merge_storage|thekernel_3mm_B15_merge_storage|ms.acl_mid_speed_fifo_inst|valid_out_ES~ERTM_Duplicate_2     ;
+---------+----------+----+--------+--------+------------------------+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #10: Hold slack is 0.015 
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                        ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                             ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B15|thebb_kernel_3mm_B15_stall_region|thei_iowr_bl_return_kernel_3mm_unnamed_kernel_3mm14_kernel_3mm0|theiowr|GEN_STALL_LATENCY.hld_iowr_stall_latency_inst|GEN_SIDE_FIFO.side_almost_full_inst|INCR_DECR.mid[0]                             ;
; To Node                         ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B15|thebb_kernel_3mm_B15_stall_region|thei_iowr_bl_return_kernel_3mm_unnamed_kernel_3mm14_kernel_3mm0|theiowr|GEN_STALL_LATENCY.hld_iowr_stall_latency_inst|GEN_SIDE_FIFO.side_almost_full_inst|INCR_DECR.mid[0]~LAB_RE_X163_Y205_N0_I60_dff ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                             ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                             ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                          ;
; Data Arrival Time               ; 1.567                                                                                                                                                                                                                                                                                                                                             ;
; Data Required Time              ; 1.552                                                                                                                                                                                                                                                                                                                                             ;
; Slack                           ; 0.015                                                                                                                                                                                                                                                                                                                                             ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                                                                                                                                                                                                                                                             ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.036 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.480 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.044       ; 96         ; 0.000 ; 0.906 ;
;    Cell                ;       ; 3     ; 0.043       ; 4          ; 0.000 ; 0.043 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.266       ; 55         ; 0.266 ; 0.266 ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                ;       ; 1     ; 0.214       ; 45         ; 0.214 ; 0.214 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.365       ; 96         ; 0.000 ; 1.202 ;
;    Cell                ;       ; 3     ; 0.051       ; 4          ; 0.000 ; 0.051 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------+---------+----+------+--------+------------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location               ; Element Type       ; Element                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+------------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                        ;                    ; launch edge time                                                                                                                                                                                                                                                                                                                                    ;
; 1.087   ; 1.087   ;    ;      ;        ;                        ;                    ; clock path                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;      ;        ;                        ;                    ; source latency                                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;      ; 1      ; MLABCELL_X165_Y216_N3  ; Combinational cell ; clock                                                                                                                                                                                                                                                                                                                                               ;
;   0.138 ;   0.138 ; RR ; IC   ; 1      ; MLABCELL_X165_Y216_N18 ; Combinational cell ; clock~FITTER_INSERTED_0|datae                                                                                                                                                                                                                                                                                                                       ;
;   0.181 ;   0.043 ; RR ; CELL ; 456    ; MLABCELL_X165_Y216_N18 ; Combinational cell ; clock~FITTER_INSERTED_0|combout                                                                                                                                                                                                                                                                                                                     ;
;   0.181 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port          ; N/A                ; kernel_3mm_inst|clock|input                                                                                                                                                                                                                                                                                                                         ;
;   0.181 ;   0.000 ; RR ; CELL ; 6552   ; Boundary Port          ; N/A                ; kernel_3mm_inst|clock                                                                                                                                                                                                                                                                                                                               ;
;   1.087 ;   0.906 ; RR ; IC   ; 1      ; FF_X163_Y205_N53       ; ALM Register       ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B15|thebb_kernel_3mm_B15_stall_region|thei_iowr_bl_return_kernel_3mm_unnamed_kernel_3mm14_kernel_3mm0|theiowr|GEN_STALL_LATENCY.hld_iowr_stall_latency_inst|GEN_SIDE_FIFO.side_almost_full_inst|INCR_DECR.mid[0]|clk                           ;
;   1.087 ;   0.000 ; RR ; CELL ; 1      ; FF_X163_Y205_N53       ; ALM Register       ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B15|thebb_kernel_3mm_B15_stall_region|thei_iowr_bl_return_kernel_3mm_unnamed_kernel_3mm14_kernel_3mm0|theiowr|GEN_STALL_LATENCY.hld_iowr_stall_latency_inst|GEN_SIDE_FIFO.side_almost_full_inst|INCR_DECR.mid[0]                               ;
; 1.567   ; 0.480   ;    ;      ;        ;                        ;                    ; data path                                                                                                                                                                                                                                                                                                                                           ;
;   1.301 ;   0.214 ; RR ; uTco ; 4      ; FF_X163_Y205_N53       ; ALM Register       ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B15|thebb_kernel_3mm_B15_stall_region|thei_iowr_bl_return_kernel_3mm_unnamed_kernel_3mm14_kernel_3mm0|theiowr|GEN_STALL_LATENCY.hld_iowr_stall_latency_inst|GEN_SIDE_FIFO.side_almost_full_inst|INCR_DECR.mid[0]|q                             ;
;   1.567 ;   0.266 ; RR ; IC   ; 1      ; R4_X163_Y205_N0_I10    ; Hyper-Register     ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B15|thebb_kernel_3mm_B15_stall_region|thei_iowr_bl_return_kernel_3mm_unnamed_kernel_3mm14_kernel_3mm0|theiowr|GEN_STALL_LATENCY.hld_iowr_stall_latency_inst|GEN_SIDE_FIFO.side_almost_full_inst|INCR_DECR.mid[0]~LAB_RE_X163_Y205_N0_I60_dff|d ;
;   1.567 ;   0.000 ; RR ; CELL ; 1      ; R4_X163_Y205_N0_I10    ; Hyper-Register     ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B15|thebb_kernel_3mm_B15_stall_region|thei_iowr_bl_return_kernel_3mm_unnamed_kernel_3mm14_kernel_3mm0|theiowr|GEN_STALL_LATENCY.hld_iowr_stall_latency_inst|GEN_SIDE_FIFO.side_almost_full_inst|INCR_DECR.mid[0]~LAB_RE_X163_Y205_N0_I60_dff   ;
+---------+---------+----+------+--------+------------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------+----------+----+--------+--------+------------------------+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location               ; Element Type       ; Element                                                                                                                                                                                                                                                                                                                                               ;
+---------+----------+----+--------+--------+------------------------+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                        ;                    ; latch edge time                                                                                                                                                                                                                                                                                                                                       ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                        ;                    ; time borrowed                                                                                                                                                                                                                                                                                                                                         ;
; 1.123   ; 1.123    ;    ;        ;        ;                        ;                    ; clock path                                                                                                                                                                                                                                                                                                                                            ;
;   0.000 ;   0.000  ;    ;        ;        ;                        ;                    ; source latency                                                                                                                                                                                                                                                                                                                                        ;
;   0.000 ;   0.000  ;    ;        ; 1      ; MLABCELL_X165_Y216_N3  ; Combinational cell ; clock                                                                                                                                                                                                                                                                                                                                                 ;
;   0.163 ;   0.163  ; RR ; IC     ; 1      ; MLABCELL_X165_Y216_N18 ; Combinational cell ; clock~FITTER_INSERTED_0|datae                                                                                                                                                                                                                                                                                                                         ;
;   0.214 ;   0.051  ; RR ; CELL   ; 456    ; MLABCELL_X165_Y216_N18 ; Combinational cell ; clock~FITTER_INSERTED_0|combout                                                                                                                                                                                                                                                                                                                       ;
;   0.214 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port          ; N/A                ; kernel_3mm_inst|clock|input                                                                                                                                                                                                                                                                                                                           ;
;   0.214 ;   0.000  ; RR ; CELL   ; 6552   ; Boundary Port          ; N/A                ; kernel_3mm_inst|clock                                                                                                                                                                                                                                                                                                                                 ;
;   1.416 ;   1.202  ; RR ; IC     ; 1      ; R4_X163_Y205_N0_I10    ; Hyper-Register     ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B15|thebb_kernel_3mm_B15_stall_region|thei_iowr_bl_return_kernel_3mm_unnamed_kernel_3mm14_kernel_3mm0|theiowr|GEN_STALL_LATENCY.hld_iowr_stall_latency_inst|GEN_SIDE_FIFO.side_almost_full_inst|INCR_DECR.mid[0]~LAB_RE_X163_Y205_N0_I60_dff|clk ;
;   1.416 ;   0.000  ; RR ; CELL   ; 1      ; R4_X163_Y205_N0_I10    ; Hyper-Register     ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B15|thebb_kernel_3mm_B15_stall_region|thei_iowr_bl_return_kernel_3mm_unnamed_kernel_3mm14_kernel_3mm0|theiowr|GEN_STALL_LATENCY.hld_iowr_stall_latency_inst|GEN_SIDE_FIFO.side_almost_full_inst|INCR_DECR.mid[0]~LAB_RE_X163_Y205_N0_I60_dff     ;
;   1.131 ;   -0.285 ;    ;        ;        ;                        ;                    ; clock pessimism removed                                                                                                                                                                                                                                                                                                                               ;
;   1.123 ;   -0.008 ;    ;        ;        ;                        ;                    ; advanced clock effects                                                                                                                                                                                                                                                                                                                                ;
; 1.552   ; 0.429    ;    ; uTh    ; 1      ; R4_X163_Y205_N0_I10    ; Hyper-Register     ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B15|thebb_kernel_3mm_B15_stall_region|thei_iowr_bl_return_kernel_3mm_unnamed_kernel_3mm14_kernel_3mm0|theiowr|GEN_STALL_LATENCY.hld_iowr_stall_latency_inst|GEN_SIDE_FIFO.side_almost_full_inst|INCR_DECR.mid[0]~LAB_RE_X163_Y205_N0_I60_dff     ;
+---------+----------+----+--------+--------+------------------------+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



----------------
; Command Info ;
----------------
Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 0.018 

Tcl Command:
    report_timing -recovery -panel_name {Worst-Case Timing Paths||Recovery||clock} -to_clock [get_clocks {clock}] -npaths 10 -detail full_path

Options:
    -to_clock [get_clocks {clock}] 
    -recovery 
    -npaths 10 
    -detail full_path 
    -panel_name {clock} 

Snapshot:
    final

Delay Models:
    1 Slow vid1 100C Model
    1 Slow vid1 -40C Model
    Slow 900mV 100C Model
    Slow 900mV -40C Model
    Fast 900mV 100C Model
    Fast 900mV -40C Model


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Summary of Paths                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+-------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+
; Slack ; From Node                                                                                       ; To Node                                                                                                                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ; Worst-Case Operating Conditions ;
+-------+-------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+
; 0.018 ; kernel_3mm_inst|kernel_3mm_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[7] ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B4|thekernel_3mm_B4_merge|thekernel_3mm_B4_merge_storage|therst_sync|GEN_SYNCHRONIZER.synchronizer_head                                 ; clock        ; clock       ; 1.000        ; -0.065     ; 0.736      ; 1 Slow vid1 -40C Model          ;
; 0.018 ; kernel_3mm_inst|kernel_3mm_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[7] ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B4|thekernel_3mm_B4_merge|thekernel_3mm_B4_merge_storage|therst_sync|GEN_SYNCHRONIZER.synchronizer_body[0]                              ; clock        ; clock       ; 1.000        ; -0.065     ; 0.736      ; 1 Slow vid1 -40C Model          ;
; 0.018 ; kernel_3mm_inst|kernel_3mm_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[7] ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B4|thekernel_3mm_B4_merge|thekernel_3mm_B4_merge_storage|therst_sync|GEN_SYNCHRONIZER.synchronizer_body[1]                              ; clock        ; clock       ; 1.000        ; -0.065     ; 0.736      ; 1 Slow vid1 -40C Model          ;
; 0.019 ; kernel_3mm_inst|kernel_3mm_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[7] ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B8|thekernel_3mm_B8_merge|thekernel_3mm_B8_merge_storage|therst_sync|GEN_SYNCHRONIZER.synchronizer_head                                 ; clock        ; clock       ; 1.000        ; -0.023     ; 0.777      ; 1 Slow vid1 -40C Model          ;
; 0.019 ; kernel_3mm_inst|kernel_3mm_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[7] ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B8|thekernel_3mm_B8_merge|thekernel_3mm_B8_merge_storage|therst_sync|GEN_SYNCHRONIZER.synchronizer_body[0]                              ; clock        ; clock       ; 1.000        ; -0.023     ; 0.777      ; 1 Slow vid1 -40C Model          ;
; 0.019 ; kernel_3mm_inst|kernel_3mm_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[7] ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B8|thekernel_3mm_B8_merge|thekernel_3mm_B8_merge_storage|therst_sync|GEN_SYNCHRONIZER.synchronizer_body[1]                              ; clock        ; clock       ; 1.000        ; -0.023     ; 0.777      ; 1 Slow vid1 -40C Model          ;
; 0.051 ; kernel_3mm_inst|kernel_3mm_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[7] ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B7|thekernel_3mm_B7_merge|thekernel_3mm_B7_merge_storage|therst_sync|GEN_SYNCHRONIZER.synchronizer_head                                 ; clock        ; clock       ; 1.000        ; -0.026     ; 0.738      ; 1 Slow vid1 -40C Model          ;
; 0.051 ; kernel_3mm_inst|kernel_3mm_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[7] ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B7|thekernel_3mm_B7_merge|thekernel_3mm_B7_merge_storage|therst_sync|GEN_SYNCHRONIZER.synchronizer_body[0]                              ; clock        ; clock       ; 1.000        ; -0.026     ; 0.738      ; 1 Slow vid1 -40C Model          ;
; 0.051 ; kernel_3mm_inst|kernel_3mm_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[7] ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B7|thekernel_3mm_B7_merge|thekernel_3mm_B7_merge_storage|therst_sync|GEN_SYNCHRONIZER.synchronizer_body[1]                              ; clock        ; clock       ; 1.000        ; -0.026     ; 0.738      ; 1 Slow vid1 -40C Model          ;
; 0.081 ; kernel_3mm_inst|kernel_3mm_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[7] ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B5|thebb_kernel_3mm_B5_stall_region|themerged_in_SE_sel_for_coalesced_delay_0|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head ; clock        ; clock       ; 1.000        ; -0.020     ; 0.707      ; 1 Slow vid1 -40C Model          ;
+-------+-------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+


Path #1: Recovery slack is 0.018 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                   ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                        ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; kernel_3mm_inst|kernel_3mm_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[7]                                                                                                              ;
; To Node                         ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B4|thekernel_3mm_B4_merge|thekernel_3mm_B4_merge_storage|therst_sync|GEN_SYNCHRONIZER.synchronizer_head ;
; Launch Clock                    ; clock                                                                                                                                                                                                        ;
; Latch Clock                     ; clock                                                                                                                                                                                                        ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                     ;
; Data Arrival Time               ; 2.142                                                                                                                                                                                                        ;
; Data Required Time              ; 2.160                                                                                                                                                                                                        ;
; Slack                           ; 0.018                                                                                                                                                                                                        ;
; Worst-Case Operating Conditions ; 1 Slow vid1 -40C Model                                                                                                                                                                                       ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.065 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.736  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 1.350       ; 96         ; 0.000 ; 1.179 ;
;    Cell                ;        ; 3     ; 0.056       ; 4          ; 0.000 ; 0.056 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 0.451       ; 61         ; 0.451 ; 0.451 ;
;    Cell                ;        ; 2     ; 0.076       ; 10         ; 0.000 ; 0.076 ;
;    uTco                ;        ; 1     ; 0.209       ; 28         ; 0.209 ; 0.209 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 1.032       ; 96         ; 0.000 ; 0.887 ;
;    Cell                ;        ; 3     ; 0.047       ; 4          ; 0.000 ; 0.047 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                        ;
+---------+---------+----+------+--------+------------------------+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location               ; Element Type       ; Element                                                                                                                                                                                                           ;
+---------+---------+----+------+--------+------------------------+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                        ;                    ; launch edge time                                                                                                                                                                                                  ;
; 1.406   ; 1.406   ;    ;      ;        ;                        ;                    ; clock path                                                                                                                                                                                                        ;
;   0.000 ;   0.000 ;    ;      ;        ;                        ;                    ; source latency                                                                                                                                                                                                    ;
;   0.000 ;   0.000 ;    ;      ; 1      ; MLABCELL_X165_Y216_N3  ; Combinational cell ; clock                                                                                                                                                                                                             ;
;   0.171 ;   0.171 ; RR ; IC   ; 1      ; MLABCELL_X165_Y216_N18 ; Combinational cell ; clock~FITTER_INSERTED_0|datae                                                                                                                                                                                     ;
;   0.227 ;   0.056 ; RR ; CELL ; 456    ; MLABCELL_X165_Y216_N18 ; Combinational cell ; clock~FITTER_INSERTED_0|combout                                                                                                                                                                                   ;
;   0.227 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port          ; N/A                ; kernel_3mm_inst|clock|input                                                                                                                                                                                       ;
;   0.227 ;   0.000 ; RR ; CELL ; 6552   ; Boundary Port          ; N/A                ; kernel_3mm_inst|clock                                                                                                                                                                                             ;
;   1.406 ;   1.179 ; RR ; IC   ; 1      ; FF_X161_Y204_N55       ; ALM Register       ; kernel_3mm_inst|kernel_3mm_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[7]|clk                                                                                                               ;
;   1.406 ;   0.000 ; RR ; CELL ; 1      ; FF_X161_Y204_N55       ; ALM Register       ; kernel_3mm_inst|kernel_3mm_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[7]                                                                                                                   ;
; 2.142   ; 0.736   ;    ;      ;        ;                        ;                    ; data path                                                                                                                                                                                                         ;
;   1.615 ;   0.209 ; RR ; uTco ; 2      ; FF_X161_Y204_N55       ; ALM Register       ; kernel_3mm_inst|kernel_3mm_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[7]|q                                                                                                                 ;
;   1.691 ;   0.076 ; RR ; CELL ; 103    ; FF_X161_Y204_N55       ; ALM Register       ; kernel_3mm_inst|kernel_3mm_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[7]~la_lab/laboutb[16]                                                                                                ;
;   2.142 ;   0.451 ; RR ; IC   ; 1      ; FF_X162_Y196_N20       ; ALM Register       ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B4|thekernel_3mm_B4_merge|thekernel_3mm_B4_merge_storage|therst_sync|GEN_SYNCHRONIZER.synchronizer_head|clrn ;
;   2.142 ;   0.000 ; RR ; CELL ; 1      ; FF_X162_Y196_N20       ; ALM Register       ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B4|thekernel_3mm_B4_merge|thekernel_3mm_B4_merge_storage|therst_sync|GEN_SYNCHRONIZER.synchronizer_head      ;
+---------+---------+----+------+--------+------------------------+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                      ;
+---------+---------+----+------+--------+------------------------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location               ; Element Type       ; Element                                                                                                                                                                                                          ;
+---------+---------+----+------+--------+------------------------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;      ;        ;                        ;                    ; latch edge time                                                                                                                                                                                                  ;
; 2.341   ; 1.341   ;    ;      ;        ;                        ;                    ; clock path                                                                                                                                                                                                       ;
;   1.000 ;   0.000 ;    ;      ;        ;                        ;                    ; source latency                                                                                                                                                                                                   ;
;   1.000 ;   0.000 ;    ;      ; 1      ; MLABCELL_X165_Y216_N3  ; Combinational cell ; clock                                                                                                                                                                                                            ;
;   1.145 ;   0.145 ; RR ; IC   ; 1      ; MLABCELL_X165_Y216_N18 ; Combinational cell ; clock~FITTER_INSERTED_0|datae                                                                                                                                                                                    ;
;   1.192 ;   0.047 ; RR ; CELL ; 456    ; MLABCELL_X165_Y216_N18 ; Combinational cell ; clock~FITTER_INSERTED_0|combout                                                                                                                                                                                  ;
;   1.192 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port          ; N/A                ; kernel_3mm_inst|clock|input                                                                                                                                                                                      ;
;   1.192 ;   0.000 ; RR ; CELL ; 6552   ; Boundary Port          ; N/A                ; kernel_3mm_inst|clock                                                                                                                                                                                            ;
;   2.079 ;   0.887 ; RR ; IC   ; 1      ; FF_X162_Y196_N20       ; ALM Register       ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B4|thekernel_3mm_B4_merge|thekernel_3mm_B4_merge_storage|therst_sync|GEN_SYNCHRONIZER.synchronizer_head|clk ;
;   2.079 ;   0.000 ; RR ; CELL ; 1      ; FF_X162_Y196_N20       ; ALM Register       ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B4|thekernel_3mm_B4_merge|thekernel_3mm_B4_merge_storage|therst_sync|GEN_SYNCHRONIZER.synchronizer_head     ;
;   2.322 ;   0.243 ;    ;      ;        ;                        ;                    ; clock pessimism removed                                                                                                                                                                                          ;
;   2.341 ;   0.019 ;    ;      ;        ;                        ;                    ; advanced clock effects                                                                                                                                                                                           ;
; 2.160   ; -0.181  ;    ; uTsu ; 1      ; FF_X162_Y196_N20       ; ALM Register       ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B4|thekernel_3mm_B4_merge|thekernel_3mm_B4_merge_storage|therst_sync|GEN_SYNCHRONIZER.synchronizer_head     ;
+---------+---------+----+------+--------+------------------------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #2: Recovery slack is 0.018 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                      ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                           ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; kernel_3mm_inst|kernel_3mm_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[7]                                                                                                                 ;
; To Node                         ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B4|thekernel_3mm_B4_merge|thekernel_3mm_B4_merge_storage|therst_sync|GEN_SYNCHRONIZER.synchronizer_body[0] ;
; Launch Clock                    ; clock                                                                                                                                                                                                           ;
; Latch Clock                     ; clock                                                                                                                                                                                                           ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                        ;
; Data Arrival Time               ; 2.142                                                                                                                                                                                                           ;
; Data Required Time              ; 2.160                                                                                                                                                                                                           ;
; Slack                           ; 0.018                                                                                                                                                                                                           ;
; Worst-Case Operating Conditions ; 1 Slow vid1 -40C Model                                                                                                                                                                                          ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.065 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.736  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 1.350       ; 96         ; 0.000 ; 1.179 ;
;    Cell                ;        ; 3     ; 0.056       ; 4          ; 0.000 ; 0.056 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 0.451       ; 61         ; 0.451 ; 0.451 ;
;    Cell                ;        ; 2     ; 0.076       ; 10         ; 0.000 ; 0.076 ;
;    uTco                ;        ; 1     ; 0.209       ; 28         ; 0.209 ; 0.209 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 1.032       ; 96         ; 0.000 ; 0.887 ;
;    Cell                ;        ; 3     ; 0.047       ; 4          ; 0.000 ; 0.047 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                           ;
+---------+---------+----+------+--------+------------------------+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location               ; Element Type       ; Element                                                                                                                                                                                                              ;
+---------+---------+----+------+--------+------------------------+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                        ;                    ; launch edge time                                                                                                                                                                                                     ;
; 1.406   ; 1.406   ;    ;      ;        ;                        ;                    ; clock path                                                                                                                                                                                                           ;
;   0.000 ;   0.000 ;    ;      ;        ;                        ;                    ; source latency                                                                                                                                                                                                       ;
;   0.000 ;   0.000 ;    ;      ; 1      ; MLABCELL_X165_Y216_N3  ; Combinational cell ; clock                                                                                                                                                                                                                ;
;   0.171 ;   0.171 ; RR ; IC   ; 1      ; MLABCELL_X165_Y216_N18 ; Combinational cell ; clock~FITTER_INSERTED_0|datae                                                                                                                                                                                        ;
;   0.227 ;   0.056 ; RR ; CELL ; 456    ; MLABCELL_X165_Y216_N18 ; Combinational cell ; clock~FITTER_INSERTED_0|combout                                                                                                                                                                                      ;
;   0.227 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port          ; N/A                ; kernel_3mm_inst|clock|input                                                                                                                                                                                          ;
;   0.227 ;   0.000 ; RR ; CELL ; 6552   ; Boundary Port          ; N/A                ; kernel_3mm_inst|clock                                                                                                                                                                                                ;
;   1.406 ;   1.179 ; RR ; IC   ; 1      ; FF_X161_Y204_N55       ; ALM Register       ; kernel_3mm_inst|kernel_3mm_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[7]|clk                                                                                                                  ;
;   1.406 ;   0.000 ; RR ; CELL ; 1      ; FF_X161_Y204_N55       ; ALM Register       ; kernel_3mm_inst|kernel_3mm_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[7]                                                                                                                      ;
; 2.142   ; 0.736   ;    ;      ;        ;                        ;                    ; data path                                                                                                                                                                                                            ;
;   1.615 ;   0.209 ; RR ; uTco ; 2      ; FF_X161_Y204_N55       ; ALM Register       ; kernel_3mm_inst|kernel_3mm_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[7]|q                                                                                                                    ;
;   1.691 ;   0.076 ; RR ; CELL ; 103    ; FF_X161_Y204_N55       ; ALM Register       ; kernel_3mm_inst|kernel_3mm_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[7]~la_lab/laboutb[16]                                                                                                   ;
;   2.142 ;   0.451 ; RR ; IC   ; 1      ; FF_X162_Y196_N23       ; ALM Register       ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B4|thekernel_3mm_B4_merge|thekernel_3mm_B4_merge_storage|therst_sync|GEN_SYNCHRONIZER.synchronizer_body[0]|clrn ;
;   2.142 ;   0.000 ; RR ; CELL ; 1      ; FF_X162_Y196_N23       ; ALM Register       ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B4|thekernel_3mm_B4_merge|thekernel_3mm_B4_merge_storage|therst_sync|GEN_SYNCHRONIZER.synchronizer_body[0]      ;
+---------+---------+----+------+--------+------------------------+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                         ;
+---------+---------+----+------+--------+------------------------+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location               ; Element Type       ; Element                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+------------------------+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;      ;        ;                        ;                    ; latch edge time                                                                                                                                                                                                     ;
; 2.341   ; 1.341   ;    ;      ;        ;                        ;                    ; clock path                                                                                                                                                                                                          ;
;   1.000 ;   0.000 ;    ;      ;        ;                        ;                    ; source latency                                                                                                                                                                                                      ;
;   1.000 ;   0.000 ;    ;      ; 1      ; MLABCELL_X165_Y216_N3  ; Combinational cell ; clock                                                                                                                                                                                                               ;
;   1.145 ;   0.145 ; RR ; IC   ; 1      ; MLABCELL_X165_Y216_N18 ; Combinational cell ; clock~FITTER_INSERTED_0|datae                                                                                                                                                                                       ;
;   1.192 ;   0.047 ; RR ; CELL ; 456    ; MLABCELL_X165_Y216_N18 ; Combinational cell ; clock~FITTER_INSERTED_0|combout                                                                                                                                                                                     ;
;   1.192 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port          ; N/A                ; kernel_3mm_inst|clock|input                                                                                                                                                                                         ;
;   1.192 ;   0.000 ; RR ; CELL ; 6552   ; Boundary Port          ; N/A                ; kernel_3mm_inst|clock                                                                                                                                                                                               ;
;   2.079 ;   0.887 ; RR ; IC   ; 1      ; FF_X162_Y196_N23       ; ALM Register       ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B4|thekernel_3mm_B4_merge|thekernel_3mm_B4_merge_storage|therst_sync|GEN_SYNCHRONIZER.synchronizer_body[0]|clk ;
;   2.079 ;   0.000 ; RR ; CELL ; 1      ; FF_X162_Y196_N23       ; ALM Register       ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B4|thekernel_3mm_B4_merge|thekernel_3mm_B4_merge_storage|therst_sync|GEN_SYNCHRONIZER.synchronizer_body[0]     ;
;   2.322 ;   0.243 ;    ;      ;        ;                        ;                    ; clock pessimism removed                                                                                                                                                                                             ;
;   2.341 ;   0.019 ;    ;      ;        ;                        ;                    ; advanced clock effects                                                                                                                                                                                              ;
; 2.160   ; -0.181  ;    ; uTsu ; 1      ; FF_X162_Y196_N23       ; ALM Register       ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B4|thekernel_3mm_B4_merge|thekernel_3mm_B4_merge_storage|therst_sync|GEN_SYNCHRONIZER.synchronizer_body[0]     ;
+---------+---------+----+------+--------+------------------------+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #3: Recovery slack is 0.018 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                      ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                           ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; kernel_3mm_inst|kernel_3mm_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[7]                                                                                                                 ;
; To Node                         ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B4|thekernel_3mm_B4_merge|thekernel_3mm_B4_merge_storage|therst_sync|GEN_SYNCHRONIZER.synchronizer_body[1] ;
; Launch Clock                    ; clock                                                                                                                                                                                                           ;
; Latch Clock                     ; clock                                                                                                                                                                                                           ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                        ;
; Data Arrival Time               ; 2.142                                                                                                                                                                                                           ;
; Data Required Time              ; 2.160                                                                                                                                                                                                           ;
; Slack                           ; 0.018                                                                                                                                                                                                           ;
; Worst-Case Operating Conditions ; 1 Slow vid1 -40C Model                                                                                                                                                                                          ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.065 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.736  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 1.350       ; 96         ; 0.000 ; 1.179 ;
;    Cell                ;        ; 3     ; 0.056       ; 4          ; 0.000 ; 0.056 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 0.451       ; 61         ; 0.451 ; 0.451 ;
;    Cell                ;        ; 2     ; 0.076       ; 10         ; 0.000 ; 0.076 ;
;    uTco                ;        ; 1     ; 0.209       ; 28         ; 0.209 ; 0.209 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 1.032       ; 96         ; 0.000 ; 0.887 ;
;    Cell                ;        ; 3     ; 0.047       ; 4          ; 0.000 ; 0.047 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                           ;
+---------+---------+----+------+--------+------------------------+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location               ; Element Type       ; Element                                                                                                                                                                                                              ;
+---------+---------+----+------+--------+------------------------+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                        ;                    ; launch edge time                                                                                                                                                                                                     ;
; 1.406   ; 1.406   ;    ;      ;        ;                        ;                    ; clock path                                                                                                                                                                                                           ;
;   0.000 ;   0.000 ;    ;      ;        ;                        ;                    ; source latency                                                                                                                                                                                                       ;
;   0.000 ;   0.000 ;    ;      ; 1      ; MLABCELL_X165_Y216_N3  ; Combinational cell ; clock                                                                                                                                                                                                                ;
;   0.171 ;   0.171 ; RR ; IC   ; 1      ; MLABCELL_X165_Y216_N18 ; Combinational cell ; clock~FITTER_INSERTED_0|datae                                                                                                                                                                                        ;
;   0.227 ;   0.056 ; RR ; CELL ; 456    ; MLABCELL_X165_Y216_N18 ; Combinational cell ; clock~FITTER_INSERTED_0|combout                                                                                                                                                                                      ;
;   0.227 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port          ; N/A                ; kernel_3mm_inst|clock|input                                                                                                                                                                                          ;
;   0.227 ;   0.000 ; RR ; CELL ; 6552   ; Boundary Port          ; N/A                ; kernel_3mm_inst|clock                                                                                                                                                                                                ;
;   1.406 ;   1.179 ; RR ; IC   ; 1      ; FF_X161_Y204_N55       ; ALM Register       ; kernel_3mm_inst|kernel_3mm_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[7]|clk                                                                                                                  ;
;   1.406 ;   0.000 ; RR ; CELL ; 1      ; FF_X161_Y204_N55       ; ALM Register       ; kernel_3mm_inst|kernel_3mm_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[7]                                                                                                                      ;
; 2.142   ; 0.736   ;    ;      ;        ;                        ;                    ; data path                                                                                                                                                                                                            ;
;   1.615 ;   0.209 ; RR ; uTco ; 2      ; FF_X161_Y204_N55       ; ALM Register       ; kernel_3mm_inst|kernel_3mm_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[7]|q                                                                                                                    ;
;   1.691 ;   0.076 ; RR ; CELL ; 103    ; FF_X161_Y204_N55       ; ALM Register       ; kernel_3mm_inst|kernel_3mm_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[7]~la_lab/laboutb[16]                                                                                                   ;
;   2.142 ;   0.451 ; RR ; IC   ; 1      ; FF_X162_Y196_N14       ; ALM Register       ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B4|thekernel_3mm_B4_merge|thekernel_3mm_B4_merge_storage|therst_sync|GEN_SYNCHRONIZER.synchronizer_body[1]|clrn ;
;   2.142 ;   0.000 ; RR ; CELL ; 1      ; FF_X162_Y196_N14       ; ALM Register       ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B4|thekernel_3mm_B4_merge|thekernel_3mm_B4_merge_storage|therst_sync|GEN_SYNCHRONIZER.synchronizer_body[1]      ;
+---------+---------+----+------+--------+------------------------+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                         ;
+---------+---------+----+------+--------+------------------------+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location               ; Element Type       ; Element                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+------------------------+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;      ;        ;                        ;                    ; latch edge time                                                                                                                                                                                                     ;
; 2.341   ; 1.341   ;    ;      ;        ;                        ;                    ; clock path                                                                                                                                                                                                          ;
;   1.000 ;   0.000 ;    ;      ;        ;                        ;                    ; source latency                                                                                                                                                                                                      ;
;   1.000 ;   0.000 ;    ;      ; 1      ; MLABCELL_X165_Y216_N3  ; Combinational cell ; clock                                                                                                                                                                                                               ;
;   1.145 ;   0.145 ; RR ; IC   ; 1      ; MLABCELL_X165_Y216_N18 ; Combinational cell ; clock~FITTER_INSERTED_0|datae                                                                                                                                                                                       ;
;   1.192 ;   0.047 ; RR ; CELL ; 456    ; MLABCELL_X165_Y216_N18 ; Combinational cell ; clock~FITTER_INSERTED_0|combout                                                                                                                                                                                     ;
;   1.192 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port          ; N/A                ; kernel_3mm_inst|clock|input                                                                                                                                                                                         ;
;   1.192 ;   0.000 ; RR ; CELL ; 6552   ; Boundary Port          ; N/A                ; kernel_3mm_inst|clock                                                                                                                                                                                               ;
;   2.079 ;   0.887 ; RR ; IC   ; 1      ; FF_X162_Y196_N14       ; ALM Register       ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B4|thekernel_3mm_B4_merge|thekernel_3mm_B4_merge_storage|therst_sync|GEN_SYNCHRONIZER.synchronizer_body[1]|clk ;
;   2.079 ;   0.000 ; RR ; CELL ; 1      ; FF_X162_Y196_N14       ; ALM Register       ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B4|thekernel_3mm_B4_merge|thekernel_3mm_B4_merge_storage|therst_sync|GEN_SYNCHRONIZER.synchronizer_body[1]     ;
;   2.322 ;   0.243 ;    ;      ;        ;                        ;                    ; clock pessimism removed                                                                                                                                                                                             ;
;   2.341 ;   0.019 ;    ;      ;        ;                        ;                    ; advanced clock effects                                                                                                                                                                                              ;
; 2.160   ; -0.181  ;    ; uTsu ; 1      ; FF_X162_Y196_N14       ; ALM Register       ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B4|thekernel_3mm_B4_merge|thekernel_3mm_B4_merge_storage|therst_sync|GEN_SYNCHRONIZER.synchronizer_body[1]     ;
+---------+---------+----+------+--------+------------------------+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #4: Recovery slack is 0.019 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                   ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                        ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; kernel_3mm_inst|kernel_3mm_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[7]                                                                                                              ;
; To Node                         ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B8|thekernel_3mm_B8_merge|thekernel_3mm_B8_merge_storage|therst_sync|GEN_SYNCHRONIZER.synchronizer_head ;
; Launch Clock                    ; clock                                                                                                                                                                                                        ;
; Latch Clock                     ; clock                                                                                                                                                                                                        ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                     ;
; Data Arrival Time               ; 2.183                                                                                                                                                                                                        ;
; Data Required Time              ; 2.202                                                                                                                                                                                                        ;
; Slack                           ; 0.019                                                                                                                                                                                                        ;
; Worst-Case Operating Conditions ; 1 Slow vid1 -40C Model                                                                                                                                                                                       ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.023 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.777  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 1.350       ; 96         ; 0.000 ; 1.179 ;
;    Cell                ;        ; 3     ; 0.056       ; 4          ; 0.000 ; 0.056 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 0.492       ; 63         ; 0.492 ; 0.492 ;
;    Cell                ;        ; 2     ; 0.076       ; 10         ; 0.000 ; 0.076 ;
;    uTco                ;        ; 1     ; 0.209       ; 27         ; 0.209 ; 0.209 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 1.049       ; 96         ; 0.000 ; 0.904 ;
;    Cell                ;        ; 3     ; 0.047       ; 4          ; 0.000 ; 0.047 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                        ;
+---------+---------+----+------+--------+------------------------+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location               ; Element Type       ; Element                                                                                                                                                                                                           ;
+---------+---------+----+------+--------+------------------------+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                        ;                    ; launch edge time                                                                                                                                                                                                  ;
; 1.406   ; 1.406   ;    ;      ;        ;                        ;                    ; clock path                                                                                                                                                                                                        ;
;   0.000 ;   0.000 ;    ;      ;        ;                        ;                    ; source latency                                                                                                                                                                                                    ;
;   0.000 ;   0.000 ;    ;      ; 1      ; MLABCELL_X165_Y216_N3  ; Combinational cell ; clock                                                                                                                                                                                                             ;
;   0.171 ;   0.171 ; RR ; IC   ; 1      ; MLABCELL_X165_Y216_N18 ; Combinational cell ; clock~FITTER_INSERTED_0|datae                                                                                                                                                                                     ;
;   0.227 ;   0.056 ; RR ; CELL ; 456    ; MLABCELL_X165_Y216_N18 ; Combinational cell ; clock~FITTER_INSERTED_0|combout                                                                                                                                                                                   ;
;   0.227 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port          ; N/A                ; kernel_3mm_inst|clock|input                                                                                                                                                                                       ;
;   0.227 ;   0.000 ; RR ; CELL ; 6552   ; Boundary Port          ; N/A                ; kernel_3mm_inst|clock                                                                                                                                                                                             ;
;   1.406 ;   1.179 ; RR ; IC   ; 1      ; FF_X161_Y204_N55       ; ALM Register       ; kernel_3mm_inst|kernel_3mm_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[7]|clk                                                                                                               ;
;   1.406 ;   0.000 ; RR ; CELL ; 1      ; FF_X161_Y204_N55       ; ALM Register       ; kernel_3mm_inst|kernel_3mm_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[7]                                                                                                                   ;
; 2.183   ; 0.777   ;    ;      ;        ;                        ;                    ; data path                                                                                                                                                                                                         ;
;   1.615 ;   0.209 ; RR ; uTco ; 2      ; FF_X161_Y204_N55       ; ALM Register       ; kernel_3mm_inst|kernel_3mm_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[7]|q                                                                                                                 ;
;   1.691 ;   0.076 ; RR ; CELL ; 103    ; FF_X161_Y204_N55       ; ALM Register       ; kernel_3mm_inst|kernel_3mm_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[7]~la_lab/laboutb[16]                                                                                                ;
;   2.183 ;   0.492 ; RR ; IC   ; 1      ; FF_X161_Y211_N50       ; ALM Register       ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B8|thekernel_3mm_B8_merge|thekernel_3mm_B8_merge_storage|therst_sync|GEN_SYNCHRONIZER.synchronizer_head|clrn ;
;   2.183 ;   0.000 ; RR ; CELL ; 1      ; FF_X161_Y211_N50       ; ALM Register       ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B8|thekernel_3mm_B8_merge|thekernel_3mm_B8_merge_storage|therst_sync|GEN_SYNCHRONIZER.synchronizer_head      ;
+---------+---------+----+------+--------+------------------------+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                      ;
+---------+---------+----+------+--------+------------------------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location               ; Element Type       ; Element                                                                                                                                                                                                          ;
+---------+---------+----+------+--------+------------------------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;      ;        ;                        ;                    ; latch edge time                                                                                                                                                                                                  ;
; 2.383   ; 1.383   ;    ;      ;        ;                        ;                    ; clock path                                                                                                                                                                                                       ;
;   1.000 ;   0.000 ;    ;      ;        ;                        ;                    ; source latency                                                                                                                                                                                                   ;
;   1.000 ;   0.000 ;    ;      ; 1      ; MLABCELL_X165_Y216_N3  ; Combinational cell ; clock                                                                                                                                                                                                            ;
;   1.145 ;   0.145 ; RR ; IC   ; 1      ; MLABCELL_X165_Y216_N18 ; Combinational cell ; clock~FITTER_INSERTED_0|datae                                                                                                                                                                                    ;
;   1.192 ;   0.047 ; RR ; CELL ; 456    ; MLABCELL_X165_Y216_N18 ; Combinational cell ; clock~FITTER_INSERTED_0|combout                                                                                                                                                                                  ;
;   1.192 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port          ; N/A                ; kernel_3mm_inst|clock|input                                                                                                                                                                                      ;
;   1.192 ;   0.000 ; RR ; CELL ; 6552   ; Boundary Port          ; N/A                ; kernel_3mm_inst|clock                                                                                                                                                                                            ;
;   2.096 ;   0.904 ; RR ; IC   ; 1      ; FF_X161_Y211_N50       ; ALM Register       ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B8|thekernel_3mm_B8_merge|thekernel_3mm_B8_merge_storage|therst_sync|GEN_SYNCHRONIZER.synchronizer_head|clk ;
;   2.096 ;   0.000 ; RR ; CELL ; 1      ; FF_X161_Y211_N50       ; ALM Register       ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B8|thekernel_3mm_B8_merge|thekernel_3mm_B8_merge_storage|therst_sync|GEN_SYNCHRONIZER.synchronizer_head     ;
;   2.373 ;   0.277 ;    ;      ;        ;                        ;                    ; clock pessimism removed                                                                                                                                                                                          ;
;   2.383 ;   0.010 ;    ;      ;        ;                        ;                    ; advanced clock effects                                                                                                                                                                                           ;
; 2.202   ; -0.181  ;    ; uTsu ; 1      ; FF_X161_Y211_N50       ; ALM Register       ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B8|thekernel_3mm_B8_merge|thekernel_3mm_B8_merge_storage|therst_sync|GEN_SYNCHRONIZER.synchronizer_head     ;
+---------+---------+----+------+--------+------------------------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #5: Recovery slack is 0.019 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                      ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                           ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; kernel_3mm_inst|kernel_3mm_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[7]                                                                                                                 ;
; To Node                         ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B8|thekernel_3mm_B8_merge|thekernel_3mm_B8_merge_storage|therst_sync|GEN_SYNCHRONIZER.synchronizer_body[0] ;
; Launch Clock                    ; clock                                                                                                                                                                                                           ;
; Latch Clock                     ; clock                                                                                                                                                                                                           ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                        ;
; Data Arrival Time               ; 2.183                                                                                                                                                                                                           ;
; Data Required Time              ; 2.202                                                                                                                                                                                                           ;
; Slack                           ; 0.019                                                                                                                                                                                                           ;
; Worst-Case Operating Conditions ; 1 Slow vid1 -40C Model                                                                                                                                                                                          ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.023 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.777  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 1.350       ; 96         ; 0.000 ; 1.179 ;
;    Cell                ;        ; 3     ; 0.056       ; 4          ; 0.000 ; 0.056 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 0.492       ; 63         ; 0.492 ; 0.492 ;
;    Cell                ;        ; 2     ; 0.076       ; 10         ; 0.000 ; 0.076 ;
;    uTco                ;        ; 1     ; 0.209       ; 27         ; 0.209 ; 0.209 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 1.049       ; 96         ; 0.000 ; 0.904 ;
;    Cell                ;        ; 3     ; 0.047       ; 4          ; 0.000 ; 0.047 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                           ;
+---------+---------+----+------+--------+------------------------+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location               ; Element Type       ; Element                                                                                                                                                                                                              ;
+---------+---------+----+------+--------+------------------------+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                        ;                    ; launch edge time                                                                                                                                                                                                     ;
; 1.406   ; 1.406   ;    ;      ;        ;                        ;                    ; clock path                                                                                                                                                                                                           ;
;   0.000 ;   0.000 ;    ;      ;        ;                        ;                    ; source latency                                                                                                                                                                                                       ;
;   0.000 ;   0.000 ;    ;      ; 1      ; MLABCELL_X165_Y216_N3  ; Combinational cell ; clock                                                                                                                                                                                                                ;
;   0.171 ;   0.171 ; RR ; IC   ; 1      ; MLABCELL_X165_Y216_N18 ; Combinational cell ; clock~FITTER_INSERTED_0|datae                                                                                                                                                                                        ;
;   0.227 ;   0.056 ; RR ; CELL ; 456    ; MLABCELL_X165_Y216_N18 ; Combinational cell ; clock~FITTER_INSERTED_0|combout                                                                                                                                                                                      ;
;   0.227 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port          ; N/A                ; kernel_3mm_inst|clock|input                                                                                                                                                                                          ;
;   0.227 ;   0.000 ; RR ; CELL ; 6552   ; Boundary Port          ; N/A                ; kernel_3mm_inst|clock                                                                                                                                                                                                ;
;   1.406 ;   1.179 ; RR ; IC   ; 1      ; FF_X161_Y204_N55       ; ALM Register       ; kernel_3mm_inst|kernel_3mm_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[7]|clk                                                                                                                  ;
;   1.406 ;   0.000 ; RR ; CELL ; 1      ; FF_X161_Y204_N55       ; ALM Register       ; kernel_3mm_inst|kernel_3mm_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[7]                                                                                                                      ;
; 2.183   ; 0.777   ;    ;      ;        ;                        ;                    ; data path                                                                                                                                                                                                            ;
;   1.615 ;   0.209 ; RR ; uTco ; 2      ; FF_X161_Y204_N55       ; ALM Register       ; kernel_3mm_inst|kernel_3mm_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[7]|q                                                                                                                    ;
;   1.691 ;   0.076 ; RR ; CELL ; 103    ; FF_X161_Y204_N55       ; ALM Register       ; kernel_3mm_inst|kernel_3mm_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[7]~la_lab/laboutb[16]                                                                                                   ;
;   2.183 ;   0.492 ; RR ; IC   ; 1      ; FF_X161_Y211_N53       ; ALM Register       ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B8|thekernel_3mm_B8_merge|thekernel_3mm_B8_merge_storage|therst_sync|GEN_SYNCHRONIZER.synchronizer_body[0]|clrn ;
;   2.183 ;   0.000 ; RR ; CELL ; 1      ; FF_X161_Y211_N53       ; ALM Register       ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B8|thekernel_3mm_B8_merge|thekernel_3mm_B8_merge_storage|therst_sync|GEN_SYNCHRONIZER.synchronizer_body[0]      ;
+---------+---------+----+------+--------+------------------------+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                         ;
+---------+---------+----+------+--------+------------------------+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location               ; Element Type       ; Element                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+------------------------+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;      ;        ;                        ;                    ; latch edge time                                                                                                                                                                                                     ;
; 2.383   ; 1.383   ;    ;      ;        ;                        ;                    ; clock path                                                                                                                                                                                                          ;
;   1.000 ;   0.000 ;    ;      ;        ;                        ;                    ; source latency                                                                                                                                                                                                      ;
;   1.000 ;   0.000 ;    ;      ; 1      ; MLABCELL_X165_Y216_N3  ; Combinational cell ; clock                                                                                                                                                                                                               ;
;   1.145 ;   0.145 ; RR ; IC   ; 1      ; MLABCELL_X165_Y216_N18 ; Combinational cell ; clock~FITTER_INSERTED_0|datae                                                                                                                                                                                       ;
;   1.192 ;   0.047 ; RR ; CELL ; 456    ; MLABCELL_X165_Y216_N18 ; Combinational cell ; clock~FITTER_INSERTED_0|combout                                                                                                                                                                                     ;
;   1.192 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port          ; N/A                ; kernel_3mm_inst|clock|input                                                                                                                                                                                         ;
;   1.192 ;   0.000 ; RR ; CELL ; 6552   ; Boundary Port          ; N/A                ; kernel_3mm_inst|clock                                                                                                                                                                                               ;
;   2.096 ;   0.904 ; RR ; IC   ; 1      ; FF_X161_Y211_N53       ; ALM Register       ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B8|thekernel_3mm_B8_merge|thekernel_3mm_B8_merge_storage|therst_sync|GEN_SYNCHRONIZER.synchronizer_body[0]|clk ;
;   2.096 ;   0.000 ; RR ; CELL ; 1      ; FF_X161_Y211_N53       ; ALM Register       ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B8|thekernel_3mm_B8_merge|thekernel_3mm_B8_merge_storage|therst_sync|GEN_SYNCHRONIZER.synchronizer_body[0]     ;
;   2.373 ;   0.277 ;    ;      ;        ;                        ;                    ; clock pessimism removed                                                                                                                                                                                             ;
;   2.383 ;   0.010 ;    ;      ;        ;                        ;                    ; advanced clock effects                                                                                                                                                                                              ;
; 2.202   ; -0.181  ;    ; uTsu ; 1      ; FF_X161_Y211_N53       ; ALM Register       ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B8|thekernel_3mm_B8_merge|thekernel_3mm_B8_merge_storage|therst_sync|GEN_SYNCHRONIZER.synchronizer_body[0]     ;
+---------+---------+----+------+--------+------------------------+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #6: Recovery slack is 0.019 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                      ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                           ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; kernel_3mm_inst|kernel_3mm_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[7]                                                                                                                 ;
; To Node                         ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B8|thekernel_3mm_B8_merge|thekernel_3mm_B8_merge_storage|therst_sync|GEN_SYNCHRONIZER.synchronizer_body[1] ;
; Launch Clock                    ; clock                                                                                                                                                                                                           ;
; Latch Clock                     ; clock                                                                                                                                                                                                           ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                        ;
; Data Arrival Time               ; 2.183                                                                                                                                                                                                           ;
; Data Required Time              ; 2.202                                                                                                                                                                                                           ;
; Slack                           ; 0.019                                                                                                                                                                                                           ;
; Worst-Case Operating Conditions ; 1 Slow vid1 -40C Model                                                                                                                                                                                          ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.023 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.777  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 1.350       ; 96         ; 0.000 ; 1.179 ;
;    Cell                ;        ; 3     ; 0.056       ; 4          ; 0.000 ; 0.056 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 0.492       ; 63         ; 0.492 ; 0.492 ;
;    Cell                ;        ; 2     ; 0.076       ; 10         ; 0.000 ; 0.076 ;
;    uTco                ;        ; 1     ; 0.209       ; 27         ; 0.209 ; 0.209 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 1.049       ; 96         ; 0.000 ; 0.904 ;
;    Cell                ;        ; 3     ; 0.047       ; 4          ; 0.000 ; 0.047 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                           ;
+---------+---------+----+------+--------+------------------------+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location               ; Element Type       ; Element                                                                                                                                                                                                              ;
+---------+---------+----+------+--------+------------------------+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                        ;                    ; launch edge time                                                                                                                                                                                                     ;
; 1.406   ; 1.406   ;    ;      ;        ;                        ;                    ; clock path                                                                                                                                                                                                           ;
;   0.000 ;   0.000 ;    ;      ;        ;                        ;                    ; source latency                                                                                                                                                                                                       ;
;   0.000 ;   0.000 ;    ;      ; 1      ; MLABCELL_X165_Y216_N3  ; Combinational cell ; clock                                                                                                                                                                                                                ;
;   0.171 ;   0.171 ; RR ; IC   ; 1      ; MLABCELL_X165_Y216_N18 ; Combinational cell ; clock~FITTER_INSERTED_0|datae                                                                                                                                                                                        ;
;   0.227 ;   0.056 ; RR ; CELL ; 456    ; MLABCELL_X165_Y216_N18 ; Combinational cell ; clock~FITTER_INSERTED_0|combout                                                                                                                                                                                      ;
;   0.227 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port          ; N/A                ; kernel_3mm_inst|clock|input                                                                                                                                                                                          ;
;   0.227 ;   0.000 ; RR ; CELL ; 6552   ; Boundary Port          ; N/A                ; kernel_3mm_inst|clock                                                                                                                                                                                                ;
;   1.406 ;   1.179 ; RR ; IC   ; 1      ; FF_X161_Y204_N55       ; ALM Register       ; kernel_3mm_inst|kernel_3mm_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[7]|clk                                                                                                                  ;
;   1.406 ;   0.000 ; RR ; CELL ; 1      ; FF_X161_Y204_N55       ; ALM Register       ; kernel_3mm_inst|kernel_3mm_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[7]                                                                                                                      ;
; 2.183   ; 0.777   ;    ;      ;        ;                        ;                    ; data path                                                                                                                                                                                                            ;
;   1.615 ;   0.209 ; RR ; uTco ; 2      ; FF_X161_Y204_N55       ; ALM Register       ; kernel_3mm_inst|kernel_3mm_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[7]|q                                                                                                                    ;
;   1.691 ;   0.076 ; RR ; CELL ; 103    ; FF_X161_Y204_N55       ; ALM Register       ; kernel_3mm_inst|kernel_3mm_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[7]~la_lab/laboutb[16]                                                                                                   ;
;   2.183 ;   0.492 ; RR ; IC   ; 1      ; FF_X161_Y211_N32       ; ALM Register       ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B8|thekernel_3mm_B8_merge|thekernel_3mm_B8_merge_storage|therst_sync|GEN_SYNCHRONIZER.synchronizer_body[1]|clrn ;
;   2.183 ;   0.000 ; RR ; CELL ; 1      ; FF_X161_Y211_N32       ; ALM Register       ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B8|thekernel_3mm_B8_merge|thekernel_3mm_B8_merge_storage|therst_sync|GEN_SYNCHRONIZER.synchronizer_body[1]      ;
+---------+---------+----+------+--------+------------------------+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                         ;
+---------+---------+----+------+--------+------------------------+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location               ; Element Type       ; Element                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+------------------------+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;      ;        ;                        ;                    ; latch edge time                                                                                                                                                                                                     ;
; 2.383   ; 1.383   ;    ;      ;        ;                        ;                    ; clock path                                                                                                                                                                                                          ;
;   1.000 ;   0.000 ;    ;      ;        ;                        ;                    ; source latency                                                                                                                                                                                                      ;
;   1.000 ;   0.000 ;    ;      ; 1      ; MLABCELL_X165_Y216_N3  ; Combinational cell ; clock                                                                                                                                                                                                               ;
;   1.145 ;   0.145 ; RR ; IC   ; 1      ; MLABCELL_X165_Y216_N18 ; Combinational cell ; clock~FITTER_INSERTED_0|datae                                                                                                                                                                                       ;
;   1.192 ;   0.047 ; RR ; CELL ; 456    ; MLABCELL_X165_Y216_N18 ; Combinational cell ; clock~FITTER_INSERTED_0|combout                                                                                                                                                                                     ;
;   1.192 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port          ; N/A                ; kernel_3mm_inst|clock|input                                                                                                                                                                                         ;
;   1.192 ;   0.000 ; RR ; CELL ; 6552   ; Boundary Port          ; N/A                ; kernel_3mm_inst|clock                                                                                                                                                                                               ;
;   2.096 ;   0.904 ; RR ; IC   ; 1      ; FF_X161_Y211_N32       ; ALM Register       ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B8|thekernel_3mm_B8_merge|thekernel_3mm_B8_merge_storage|therst_sync|GEN_SYNCHRONIZER.synchronizer_body[1]|clk ;
;   2.096 ;   0.000 ; RR ; CELL ; 1      ; FF_X161_Y211_N32       ; ALM Register       ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B8|thekernel_3mm_B8_merge|thekernel_3mm_B8_merge_storage|therst_sync|GEN_SYNCHRONIZER.synchronizer_body[1]     ;
;   2.373 ;   0.277 ;    ;      ;        ;                        ;                    ; clock pessimism removed                                                                                                                                                                                             ;
;   2.383 ;   0.010 ;    ;      ;        ;                        ;                    ; advanced clock effects                                                                                                                                                                                              ;
; 2.202   ; -0.181  ;    ; uTsu ; 1      ; FF_X161_Y211_N32       ; ALM Register       ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B8|thekernel_3mm_B8_merge|thekernel_3mm_B8_merge_storage|therst_sync|GEN_SYNCHRONIZER.synchronizer_body[1]     ;
+---------+---------+----+------+--------+------------------------+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #7: Recovery slack is 0.051 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                   ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                        ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; kernel_3mm_inst|kernel_3mm_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[7]                                                                                                              ;
; To Node                         ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B7|thekernel_3mm_B7_merge|thekernel_3mm_B7_merge_storage|therst_sync|GEN_SYNCHRONIZER.synchronizer_head ;
; Launch Clock                    ; clock                                                                                                                                                                                                        ;
; Latch Clock                     ; clock                                                                                                                                                                                                        ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                     ;
; Data Arrival Time               ; 2.144                                                                                                                                                                                                        ;
; Data Required Time              ; 2.195                                                                                                                                                                                                        ;
; Slack                           ; 0.051                                                                                                                                                                                                        ;
; Worst-Case Operating Conditions ; 1 Slow vid1 -40C Model                                                                                                                                                                                       ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.026 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.738  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 1.350       ; 96         ; 0.000 ; 1.179 ;
;    Cell                ;        ; 3     ; 0.056       ; 4          ; 0.000 ; 0.056 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 0.453       ; 61         ; 0.453 ; 0.453 ;
;    Cell                ;        ; 2     ; 0.076       ; 10         ; 0.000 ; 0.076 ;
;    uTco                ;        ; 1     ; 0.209       ; 28         ; 0.209 ; 0.209 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 1.046       ; 96         ; 0.000 ; 0.901 ;
;    Cell                ;        ; 3     ; 0.047       ; 4          ; 0.000 ; 0.047 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                        ;
+---------+---------+----+------+--------+------------------------+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location               ; Element Type       ; Element                                                                                                                                                                                                           ;
+---------+---------+----+------+--------+------------------------+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                        ;                    ; launch edge time                                                                                                                                                                                                  ;
; 1.406   ; 1.406   ;    ;      ;        ;                        ;                    ; clock path                                                                                                                                                                                                        ;
;   0.000 ;   0.000 ;    ;      ;        ;                        ;                    ; source latency                                                                                                                                                                                                    ;
;   0.000 ;   0.000 ;    ;      ; 1      ; MLABCELL_X165_Y216_N3  ; Combinational cell ; clock                                                                                                                                                                                                             ;
;   0.171 ;   0.171 ; RR ; IC   ; 1      ; MLABCELL_X165_Y216_N18 ; Combinational cell ; clock~FITTER_INSERTED_0|datae                                                                                                                                                                                     ;
;   0.227 ;   0.056 ; RR ; CELL ; 456    ; MLABCELL_X165_Y216_N18 ; Combinational cell ; clock~FITTER_INSERTED_0|combout                                                                                                                                                                                   ;
;   0.227 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port          ; N/A                ; kernel_3mm_inst|clock|input                                                                                                                                                                                       ;
;   0.227 ;   0.000 ; RR ; CELL ; 6552   ; Boundary Port          ; N/A                ; kernel_3mm_inst|clock                                                                                                                                                                                             ;
;   1.406 ;   1.179 ; RR ; IC   ; 1      ; FF_X161_Y204_N55       ; ALM Register       ; kernel_3mm_inst|kernel_3mm_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[7]|clk                                                                                                               ;
;   1.406 ;   0.000 ; RR ; CELL ; 1      ; FF_X161_Y204_N55       ; ALM Register       ; kernel_3mm_inst|kernel_3mm_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[7]                                                                                                                   ;
; 2.144   ; 0.738   ;    ;      ;        ;                        ;                    ; data path                                                                                                                                                                                                         ;
;   1.615 ;   0.209 ; RR ; uTco ; 2      ; FF_X161_Y204_N55       ; ALM Register       ; kernel_3mm_inst|kernel_3mm_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[7]|q                                                                                                                 ;
;   1.691 ;   0.076 ; RR ; CELL ; 103    ; FF_X161_Y204_N55       ; ALM Register       ; kernel_3mm_inst|kernel_3mm_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[7]~la_lab/laboutb[16]                                                                                                ;
;   2.144 ;   0.453 ; RR ; IC   ; 1      ; FF_X161_Y208_N2        ; ALM Register       ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B7|thekernel_3mm_B7_merge|thekernel_3mm_B7_merge_storage|therst_sync|GEN_SYNCHRONIZER.synchronizer_head|clrn ;
;   2.144 ;   0.000 ; RR ; CELL ; 1      ; FF_X161_Y208_N2        ; ALM Register       ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B7|thekernel_3mm_B7_merge|thekernel_3mm_B7_merge_storage|therst_sync|GEN_SYNCHRONIZER.synchronizer_head      ;
+---------+---------+----+------+--------+------------------------+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                      ;
+---------+---------+----+------+--------+------------------------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location               ; Element Type       ; Element                                                                                                                                                                                                          ;
+---------+---------+----+------+--------+------------------------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;      ;        ;                        ;                    ; latch edge time                                                                                                                                                                                                  ;
; 2.380   ; 1.380   ;    ;      ;        ;                        ;                    ; clock path                                                                                                                                                                                                       ;
;   1.000 ;   0.000 ;    ;      ;        ;                        ;                    ; source latency                                                                                                                                                                                                   ;
;   1.000 ;   0.000 ;    ;      ; 1      ; MLABCELL_X165_Y216_N3  ; Combinational cell ; clock                                                                                                                                                                                                            ;
;   1.145 ;   0.145 ; RR ; IC   ; 1      ; MLABCELL_X165_Y216_N18 ; Combinational cell ; clock~FITTER_INSERTED_0|datae                                                                                                                                                                                    ;
;   1.192 ;   0.047 ; RR ; CELL ; 456    ; MLABCELL_X165_Y216_N18 ; Combinational cell ; clock~FITTER_INSERTED_0|combout                                                                                                                                                                                  ;
;   1.192 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port          ; N/A                ; kernel_3mm_inst|clock|input                                                                                                                                                                                      ;
;   1.192 ;   0.000 ; RR ; CELL ; 6552   ; Boundary Port          ; N/A                ; kernel_3mm_inst|clock                                                                                                                                                                                            ;
;   2.093 ;   0.901 ; RR ; IC   ; 1      ; FF_X161_Y208_N2        ; ALM Register       ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B7|thekernel_3mm_B7_merge|thekernel_3mm_B7_merge_storage|therst_sync|GEN_SYNCHRONIZER.synchronizer_head|clk ;
;   2.093 ;   0.000 ; RR ; CELL ; 1      ; FF_X161_Y208_N2        ; ALM Register       ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B7|thekernel_3mm_B7_merge|thekernel_3mm_B7_merge_storage|therst_sync|GEN_SYNCHRONIZER.synchronizer_head     ;
;   2.370 ;   0.277 ;    ;      ;        ;                        ;                    ; clock pessimism removed                                                                                                                                                                                          ;
;   2.380 ;   0.010 ;    ;      ;        ;                        ;                    ; advanced clock effects                                                                                                                                                                                           ;
; 2.195   ; -0.185  ;    ; uTsu ; 1      ; FF_X161_Y208_N2        ; ALM Register       ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B7|thekernel_3mm_B7_merge|thekernel_3mm_B7_merge_storage|therst_sync|GEN_SYNCHRONIZER.synchronizer_head     ;
+---------+---------+----+------+--------+------------------------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #8: Recovery slack is 0.051 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                      ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                           ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; kernel_3mm_inst|kernel_3mm_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[7]                                                                                                                 ;
; To Node                         ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B7|thekernel_3mm_B7_merge|thekernel_3mm_B7_merge_storage|therst_sync|GEN_SYNCHRONIZER.synchronizer_body[0] ;
; Launch Clock                    ; clock                                                                                                                                                                                                           ;
; Latch Clock                     ; clock                                                                                                                                                                                                           ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                        ;
; Data Arrival Time               ; 2.144                                                                                                                                                                                                           ;
; Data Required Time              ; 2.195                                                                                                                                                                                                           ;
; Slack                           ; 0.051                                                                                                                                                                                                           ;
; Worst-Case Operating Conditions ; 1 Slow vid1 -40C Model                                                                                                                                                                                          ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.026 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.738  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 1.350       ; 96         ; 0.000 ; 1.179 ;
;    Cell                ;        ; 3     ; 0.056       ; 4          ; 0.000 ; 0.056 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 0.453       ; 61         ; 0.453 ; 0.453 ;
;    Cell                ;        ; 2     ; 0.076       ; 10         ; 0.000 ; 0.076 ;
;    uTco                ;        ; 1     ; 0.209       ; 28         ; 0.209 ; 0.209 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 1.046       ; 96         ; 0.000 ; 0.901 ;
;    Cell                ;        ; 3     ; 0.047       ; 4          ; 0.000 ; 0.047 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                           ;
+---------+---------+----+------+--------+------------------------+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location               ; Element Type       ; Element                                                                                                                                                                                                              ;
+---------+---------+----+------+--------+------------------------+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                        ;                    ; launch edge time                                                                                                                                                                                                     ;
; 1.406   ; 1.406   ;    ;      ;        ;                        ;                    ; clock path                                                                                                                                                                                                           ;
;   0.000 ;   0.000 ;    ;      ;        ;                        ;                    ; source latency                                                                                                                                                                                                       ;
;   0.000 ;   0.000 ;    ;      ; 1      ; MLABCELL_X165_Y216_N3  ; Combinational cell ; clock                                                                                                                                                                                                                ;
;   0.171 ;   0.171 ; RR ; IC   ; 1      ; MLABCELL_X165_Y216_N18 ; Combinational cell ; clock~FITTER_INSERTED_0|datae                                                                                                                                                                                        ;
;   0.227 ;   0.056 ; RR ; CELL ; 456    ; MLABCELL_X165_Y216_N18 ; Combinational cell ; clock~FITTER_INSERTED_0|combout                                                                                                                                                                                      ;
;   0.227 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port          ; N/A                ; kernel_3mm_inst|clock|input                                                                                                                                                                                          ;
;   0.227 ;   0.000 ; RR ; CELL ; 6552   ; Boundary Port          ; N/A                ; kernel_3mm_inst|clock                                                                                                                                                                                                ;
;   1.406 ;   1.179 ; RR ; IC   ; 1      ; FF_X161_Y204_N55       ; ALM Register       ; kernel_3mm_inst|kernel_3mm_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[7]|clk                                                                                                                  ;
;   1.406 ;   0.000 ; RR ; CELL ; 1      ; FF_X161_Y204_N55       ; ALM Register       ; kernel_3mm_inst|kernel_3mm_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[7]                                                                                                                      ;
; 2.144   ; 0.738   ;    ;      ;        ;                        ;                    ; data path                                                                                                                                                                                                            ;
;   1.615 ;   0.209 ; RR ; uTco ; 2      ; FF_X161_Y204_N55       ; ALM Register       ; kernel_3mm_inst|kernel_3mm_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[7]|q                                                                                                                    ;
;   1.691 ;   0.076 ; RR ; CELL ; 103    ; FF_X161_Y204_N55       ; ALM Register       ; kernel_3mm_inst|kernel_3mm_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[7]~la_lab/laboutb[16]                                                                                                   ;
;   2.144 ;   0.453 ; RR ; IC   ; 1      ; FF_X161_Y208_N5        ; ALM Register       ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B7|thekernel_3mm_B7_merge|thekernel_3mm_B7_merge_storage|therst_sync|GEN_SYNCHRONIZER.synchronizer_body[0]|clrn ;
;   2.144 ;   0.000 ; RR ; CELL ; 1      ; FF_X161_Y208_N5        ; ALM Register       ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B7|thekernel_3mm_B7_merge|thekernel_3mm_B7_merge_storage|therst_sync|GEN_SYNCHRONIZER.synchronizer_body[0]      ;
+---------+---------+----+------+--------+------------------------+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                         ;
+---------+---------+----+------+--------+------------------------+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location               ; Element Type       ; Element                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+------------------------+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;      ;        ;                        ;                    ; latch edge time                                                                                                                                                                                                     ;
; 2.380   ; 1.380   ;    ;      ;        ;                        ;                    ; clock path                                                                                                                                                                                                          ;
;   1.000 ;   0.000 ;    ;      ;        ;                        ;                    ; source latency                                                                                                                                                                                                      ;
;   1.000 ;   0.000 ;    ;      ; 1      ; MLABCELL_X165_Y216_N3  ; Combinational cell ; clock                                                                                                                                                                                                               ;
;   1.145 ;   0.145 ; RR ; IC   ; 1      ; MLABCELL_X165_Y216_N18 ; Combinational cell ; clock~FITTER_INSERTED_0|datae                                                                                                                                                                                       ;
;   1.192 ;   0.047 ; RR ; CELL ; 456    ; MLABCELL_X165_Y216_N18 ; Combinational cell ; clock~FITTER_INSERTED_0|combout                                                                                                                                                                                     ;
;   1.192 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port          ; N/A                ; kernel_3mm_inst|clock|input                                                                                                                                                                                         ;
;   1.192 ;   0.000 ; RR ; CELL ; 6552   ; Boundary Port          ; N/A                ; kernel_3mm_inst|clock                                                                                                                                                                                               ;
;   2.093 ;   0.901 ; RR ; IC   ; 1      ; FF_X161_Y208_N5        ; ALM Register       ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B7|thekernel_3mm_B7_merge|thekernel_3mm_B7_merge_storage|therst_sync|GEN_SYNCHRONIZER.synchronizer_body[0]|clk ;
;   2.093 ;   0.000 ; RR ; CELL ; 1      ; FF_X161_Y208_N5        ; ALM Register       ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B7|thekernel_3mm_B7_merge|thekernel_3mm_B7_merge_storage|therst_sync|GEN_SYNCHRONIZER.synchronizer_body[0]     ;
;   2.370 ;   0.277 ;    ;      ;        ;                        ;                    ; clock pessimism removed                                                                                                                                                                                             ;
;   2.380 ;   0.010 ;    ;      ;        ;                        ;                    ; advanced clock effects                                                                                                                                                                                              ;
; 2.195   ; -0.185  ;    ; uTsu ; 1      ; FF_X161_Y208_N5        ; ALM Register       ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B7|thekernel_3mm_B7_merge|thekernel_3mm_B7_merge_storage|therst_sync|GEN_SYNCHRONIZER.synchronizer_body[0]     ;
+---------+---------+----+------+--------+------------------------+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #9: Recovery slack is 0.051 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                      ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                           ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; kernel_3mm_inst|kernel_3mm_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[7]                                                                                                                 ;
; To Node                         ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B7|thekernel_3mm_B7_merge|thekernel_3mm_B7_merge_storage|therst_sync|GEN_SYNCHRONIZER.synchronizer_body[1] ;
; Launch Clock                    ; clock                                                                                                                                                                                                           ;
; Latch Clock                     ; clock                                                                                                                                                                                                           ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                        ;
; Data Arrival Time               ; 2.144                                                                                                                                                                                                           ;
; Data Required Time              ; 2.195                                                                                                                                                                                                           ;
; Slack                           ; 0.051                                                                                                                                                                                                           ;
; Worst-Case Operating Conditions ; 1 Slow vid1 -40C Model                                                                                                                                                                                          ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.026 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.738  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 1.350       ; 96         ; 0.000 ; 1.179 ;
;    Cell                ;        ; 3     ; 0.056       ; 4          ; 0.000 ; 0.056 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 0.453       ; 61         ; 0.453 ; 0.453 ;
;    Cell                ;        ; 2     ; 0.076       ; 10         ; 0.000 ; 0.076 ;
;    uTco                ;        ; 1     ; 0.209       ; 28         ; 0.209 ; 0.209 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 1.046       ; 96         ; 0.000 ; 0.901 ;
;    Cell                ;        ; 3     ; 0.047       ; 4          ; 0.000 ; 0.047 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                           ;
+---------+---------+----+------+--------+------------------------+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location               ; Element Type       ; Element                                                                                                                                                                                                              ;
+---------+---------+----+------+--------+------------------------+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                        ;                    ; launch edge time                                                                                                                                                                                                     ;
; 1.406   ; 1.406   ;    ;      ;        ;                        ;                    ; clock path                                                                                                                                                                                                           ;
;   0.000 ;   0.000 ;    ;      ;        ;                        ;                    ; source latency                                                                                                                                                                                                       ;
;   0.000 ;   0.000 ;    ;      ; 1      ; MLABCELL_X165_Y216_N3  ; Combinational cell ; clock                                                                                                                                                                                                                ;
;   0.171 ;   0.171 ; RR ; IC   ; 1      ; MLABCELL_X165_Y216_N18 ; Combinational cell ; clock~FITTER_INSERTED_0|datae                                                                                                                                                                                        ;
;   0.227 ;   0.056 ; RR ; CELL ; 456    ; MLABCELL_X165_Y216_N18 ; Combinational cell ; clock~FITTER_INSERTED_0|combout                                                                                                                                                                                      ;
;   0.227 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port          ; N/A                ; kernel_3mm_inst|clock|input                                                                                                                                                                                          ;
;   0.227 ;   0.000 ; RR ; CELL ; 6552   ; Boundary Port          ; N/A                ; kernel_3mm_inst|clock                                                                                                                                                                                                ;
;   1.406 ;   1.179 ; RR ; IC   ; 1      ; FF_X161_Y204_N55       ; ALM Register       ; kernel_3mm_inst|kernel_3mm_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[7]|clk                                                                                                                  ;
;   1.406 ;   0.000 ; RR ; CELL ; 1      ; FF_X161_Y204_N55       ; ALM Register       ; kernel_3mm_inst|kernel_3mm_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[7]                                                                                                                      ;
; 2.144   ; 0.738   ;    ;      ;        ;                        ;                    ; data path                                                                                                                                                                                                            ;
;   1.615 ;   0.209 ; RR ; uTco ; 2      ; FF_X161_Y204_N55       ; ALM Register       ; kernel_3mm_inst|kernel_3mm_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[7]|q                                                                                                                    ;
;   1.691 ;   0.076 ; RR ; CELL ; 103    ; FF_X161_Y204_N55       ; ALM Register       ; kernel_3mm_inst|kernel_3mm_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[7]~la_lab/laboutb[16]                                                                                                   ;
;   2.144 ;   0.453 ; RR ; IC   ; 1      ; FF_X161_Y208_N44       ; ALM Register       ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B7|thekernel_3mm_B7_merge|thekernel_3mm_B7_merge_storage|therst_sync|GEN_SYNCHRONIZER.synchronizer_body[1]|clrn ;
;   2.144 ;   0.000 ; RR ; CELL ; 1      ; FF_X161_Y208_N44       ; ALM Register       ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B7|thekernel_3mm_B7_merge|thekernel_3mm_B7_merge_storage|therst_sync|GEN_SYNCHRONIZER.synchronizer_body[1]      ;
+---------+---------+----+------+--------+------------------------+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                         ;
+---------+---------+----+------+--------+------------------------+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location               ; Element Type       ; Element                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+------------------------+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;      ;        ;                        ;                    ; latch edge time                                                                                                                                                                                                     ;
; 2.380   ; 1.380   ;    ;      ;        ;                        ;                    ; clock path                                                                                                                                                                                                          ;
;   1.000 ;   0.000 ;    ;      ;        ;                        ;                    ; source latency                                                                                                                                                                                                      ;
;   1.000 ;   0.000 ;    ;      ; 1      ; MLABCELL_X165_Y216_N3  ; Combinational cell ; clock                                                                                                                                                                                                               ;
;   1.145 ;   0.145 ; RR ; IC   ; 1      ; MLABCELL_X165_Y216_N18 ; Combinational cell ; clock~FITTER_INSERTED_0|datae                                                                                                                                                                                       ;
;   1.192 ;   0.047 ; RR ; CELL ; 456    ; MLABCELL_X165_Y216_N18 ; Combinational cell ; clock~FITTER_INSERTED_0|combout                                                                                                                                                                                     ;
;   1.192 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port          ; N/A                ; kernel_3mm_inst|clock|input                                                                                                                                                                                         ;
;   1.192 ;   0.000 ; RR ; CELL ; 6552   ; Boundary Port          ; N/A                ; kernel_3mm_inst|clock                                                                                                                                                                                               ;
;   2.093 ;   0.901 ; RR ; IC   ; 1      ; FF_X161_Y208_N44       ; ALM Register       ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B7|thekernel_3mm_B7_merge|thekernel_3mm_B7_merge_storage|therst_sync|GEN_SYNCHRONIZER.synchronizer_body[1]|clk ;
;   2.093 ;   0.000 ; RR ; CELL ; 1      ; FF_X161_Y208_N44       ; ALM Register       ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B7|thekernel_3mm_B7_merge|thekernel_3mm_B7_merge_storage|therst_sync|GEN_SYNCHRONIZER.synchronizer_body[1]     ;
;   2.370 ;   0.277 ;    ;      ;        ;                        ;                    ; clock pessimism removed                                                                                                                                                                                             ;
;   2.380 ;   0.010 ;    ;      ;        ;                        ;                    ; advanced clock effects                                                                                                                                                                                              ;
; 2.195   ; -0.185  ;    ; uTsu ; 1      ; FF_X161_Y208_N44       ; ALM Register       ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B7|thekernel_3mm_B7_merge|thekernel_3mm_B7_merge_storage|therst_sync|GEN_SYNCHRONIZER.synchronizer_body[1]     ;
+---------+---------+----+------+--------+------------------------+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #10: Recovery slack is 0.081 
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                   ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                        ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; kernel_3mm_inst|kernel_3mm_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[7]                                                                                                                                              ;
; To Node                         ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B5|thebb_kernel_3mm_B5_stall_region|themerged_in_SE_sel_for_coalesced_delay_0|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                        ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                        ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                     ;
; Data Arrival Time               ; 2.113                                                                                                                                                                                                                                        ;
; Data Required Time              ; 2.194                                                                                                                                                                                                                                        ;
; Slack                           ; 0.081                                                                                                                                                                                                                                        ;
; Worst-Case Operating Conditions ; 1 Slow vid1 -40C Model                                                                                                                                                                                                                       ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.020 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.707  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 1.350       ; 96         ; 0.000 ; 1.179 ;
;    Cell                ;        ; 3     ; 0.056       ; 4          ; 0.000 ; 0.056 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 0.422       ; 60         ; 0.422 ; 0.422 ;
;    Cell                ;        ; 2     ; 0.076       ; 11         ; 0.000 ; 0.076 ;
;    uTco                ;        ; 1     ; 0.209       ; 30         ; 0.209 ; 0.209 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 1.037       ; 96         ; 0.000 ; 0.892 ;
;    Cell                ;        ; 3     ; 0.047       ; 4          ; 0.000 ; 0.047 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                        ;
+---------+---------+----+------+--------+------------------------+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location               ; Element Type       ; Element                                                                                                                                                                                                                                           ;
+---------+---------+----+------+--------+------------------------+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                        ;                    ; launch edge time                                                                                                                                                                                                                                  ;
; 1.406   ; 1.406   ;    ;      ;        ;                        ;                    ; clock path                                                                                                                                                                                                                                        ;
;   0.000 ;   0.000 ;    ;      ;        ;                        ;                    ; source latency                                                                                                                                                                                                                                    ;
;   0.000 ;   0.000 ;    ;      ; 1      ; MLABCELL_X165_Y216_N3  ; Combinational cell ; clock                                                                                                                                                                                                                                             ;
;   0.171 ;   0.171 ; RR ; IC   ; 1      ; MLABCELL_X165_Y216_N18 ; Combinational cell ; clock~FITTER_INSERTED_0|datae                                                                                                                                                                                                                     ;
;   0.227 ;   0.056 ; RR ; CELL ; 456    ; MLABCELL_X165_Y216_N18 ; Combinational cell ; clock~FITTER_INSERTED_0|combout                                                                                                                                                                                                                   ;
;   0.227 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port          ; N/A                ; kernel_3mm_inst|clock|input                                                                                                                                                                                                                       ;
;   0.227 ;   0.000 ; RR ; CELL ; 6552   ; Boundary Port          ; N/A                ; kernel_3mm_inst|clock                                                                                                                                                                                                                             ;
;   1.406 ;   1.179 ; RR ; IC   ; 1      ; FF_X161_Y204_N55       ; ALM Register       ; kernel_3mm_inst|kernel_3mm_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[7]|clk                                                                                                                                               ;
;   1.406 ;   0.000 ; RR ; CELL ; 1      ; FF_X161_Y204_N55       ; ALM Register       ; kernel_3mm_inst|kernel_3mm_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[7]                                                                                                                                                   ;
; 2.113   ; 0.707   ;    ;      ;        ;                        ;                    ; data path                                                                                                                                                                                                                                         ;
;   1.615 ;   0.209 ; RR ; uTco ; 2      ; FF_X161_Y204_N55       ; ALM Register       ; kernel_3mm_inst|kernel_3mm_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[7]|q                                                                                                                                                 ;
;   1.691 ;   0.076 ; RR ; CELL ; 103    ; FF_X161_Y204_N55       ; ALM Register       ; kernel_3mm_inst|kernel_3mm_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[7]~la_lab/laboutb[16]                                                                                                                                ;
;   2.113 ;   0.422 ; RR ; IC   ; 1      ; FF_X158_Y204_N47       ; ALM Register       ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B5|thebb_kernel_3mm_B5_stall_region|themerged_in_SE_sel_for_coalesced_delay_0|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head|clrn ;
;   2.113 ;   0.000 ; RR ; CELL ; 1      ; FF_X158_Y204_N47       ; ALM Register       ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B5|thebb_kernel_3mm_B5_stall_region|themerged_in_SE_sel_for_coalesced_delay_0|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head      ;
+---------+---------+----+------+--------+------------------------+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                      ;
+---------+---------+----+------+--------+------------------------+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location               ; Element Type       ; Element                                                                                                                                                                                                                                          ;
+---------+---------+----+------+--------+------------------------+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;      ;        ;                        ;                    ; latch edge time                                                                                                                                                                                                                                  ;
; 2.386   ; 1.386   ;    ;      ;        ;                        ;                    ; clock path                                                                                                                                                                                                                                       ;
;   1.000 ;   0.000 ;    ;      ;        ;                        ;                    ; source latency                                                                                                                                                                                                                                   ;
;   1.000 ;   0.000 ;    ;      ; 1      ; MLABCELL_X165_Y216_N3  ; Combinational cell ; clock                                                                                                                                                                                                                                            ;
;   1.145 ;   0.145 ; RR ; IC   ; 1      ; MLABCELL_X165_Y216_N18 ; Combinational cell ; clock~FITTER_INSERTED_0|datae                                                                                                                                                                                                                    ;
;   1.192 ;   0.047 ; RR ; CELL ; 456    ; MLABCELL_X165_Y216_N18 ; Combinational cell ; clock~FITTER_INSERTED_0|combout                                                                                                                                                                                                                  ;
;   1.192 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port          ; N/A                ; kernel_3mm_inst|clock|input                                                                                                                                                                                                                      ;
;   1.192 ;   0.000 ; RR ; CELL ; 6552   ; Boundary Port          ; N/A                ; kernel_3mm_inst|clock                                                                                                                                                                                                                            ;
;   2.084 ;   0.892 ; RR ; IC   ; 1      ; FF_X158_Y204_N47       ; ALM Register       ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B5|thebb_kernel_3mm_B5_stall_region|themerged_in_SE_sel_for_coalesced_delay_0|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head|clk ;
;   2.084 ;   0.000 ; RR ; CELL ; 1      ; FF_X158_Y204_N47       ; ALM Register       ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B5|thebb_kernel_3mm_B5_stall_region|themerged_in_SE_sel_for_coalesced_delay_0|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head     ;
;   2.386 ;   0.302 ;    ;      ;        ;                        ;                    ; clock pessimism removed                                                                                                                                                                                                                          ;
; 2.194   ; -0.192  ;    ; uTsu ; 1      ; FF_X158_Y204_N47       ; ALM Register       ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B5|thebb_kernel_3mm_B5_stall_region|themerged_in_SE_sel_for_coalesced_delay_0|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head     ;
+---------+---------+----+------+--------+------------------------+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



----------------
; Command Info ;
----------------
Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.252 

Tcl Command:
    report_timing -removal -panel_name {Worst-Case Timing Paths||Removal||clock} -to_clock [get_clocks {clock}] -npaths 10 -detail full_path

Options:
    -to_clock [get_clocks {clock}] 
    -removal 
    -npaths 10 
    -detail full_path 
    -panel_name {clock} 

Snapshot:
    final

Delay Models:
    1 Slow vid1 100C Model
    1 Slow vid1 -40C Model
    Slow 900mV 100C Model
    Slow 900mV -40C Model
    Fast 900mV 100C Model
    Fast 900mV -40C Model


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Summary of Paths                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+
; Slack ; From Node                                                                                                                                                                                                                                     ; To Node                                                                                                                                                                                                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ; Worst-Case Operating Conditions ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+
; 0.252 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B7|thekernel_3mm_B7_merge|thekernel_3mm_B7_merge_storage|thekernel_3mm_B7_merge_storage|ms.acl_mid_speed_fifo_inst|sclrn                 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B7|thekernel_3mm_B7_merge|thekernel_3mm_B7_merge_storage|thekernel_3mm_B7_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head    ; clock        ; clock       ; 0.000        ; 0.069      ; 0.284      ; Fast 900mV -40C Model           ;
; 0.252 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B7|thekernel_3mm_B7_merge|thekernel_3mm_B7_merge_storage|thekernel_3mm_B7_merge_storage|ms.acl_mid_speed_fifo_inst|sclrn                 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B7|thekernel_3mm_B7_merge|thekernel_3mm_B7_merge_storage|thekernel_3mm_B7_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[0] ; clock        ; clock       ; 0.000        ; 0.069      ; 0.284      ; Fast 900mV -40C Model           ;
; 0.252 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B7|thekernel_3mm_B7_merge|thekernel_3mm_B7_merge_storage|thekernel_3mm_B7_merge_storage|ms.acl_mid_speed_fifo_inst|sclrn                 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B7|thekernel_3mm_B7_merge|thekernel_3mm_B7_merge_storage|thekernel_3mm_B7_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ; clock        ; clock       ; 0.000        ; 0.069      ; 0.284      ; Fast 900mV -40C Model           ;
; 0.252 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B7|thekernel_3mm_B7_merge|thekernel_3mm_B7_merge_storage|thekernel_3mm_B7_merge_storage|ms.acl_mid_speed_fifo_inst|sclrn                 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B7|thekernel_3mm_B7_merge|thekernel_3mm_B7_merge_storage|thekernel_3mm_B7_merge_storage|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head    ; clock        ; clock       ; 0.000        ; 0.069      ; 0.284      ; Fast 900mV -40C Model           ;
; 0.252 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B7|thekernel_3mm_B7_merge|thekernel_3mm_B7_merge_storage|thekernel_3mm_B7_merge_storage|ms.acl_mid_speed_fifo_inst|sclrn                 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B7|thekernel_3mm_B7_merge|thekernel_3mm_B7_merge_storage|thekernel_3mm_B7_merge_storage|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[0] ; clock        ; clock       ; 0.000        ; 0.069      ; 0.284      ; Fast 900mV -40C Model           ;
; 0.252 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B7|thekernel_3mm_B7_merge|thekernel_3mm_B7_merge_storage|thekernel_3mm_B7_merge_storage|ms.acl_mid_speed_fifo_inst|sclrn                 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B7|thekernel_3mm_B7_merge|thekernel_3mm_B7_merge_storage|thekernel_3mm_B7_merge_storage|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ; clock        ; clock       ; 0.000        ; 0.069      ; 0.284      ; Fast 900mV -40C Model           ;
; 0.254 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B4|thekernel_3mm_B4_merge|thekernel_3mm_B4_merge_storage|thekernel_3mm_B4_merge_storage|ms.acl_mid_speed_fifo_inst|resetn_delayed[1]     ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B4|thekernel_3mm_B4_merge|thekernel_3mm_B4_merge_storage|thekernel_3mm_B4_merge_storage|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head                      ; clock        ; clock       ; 0.000        ; 0.008      ; 0.223      ; Fast 900mV -40C Model           ;
; 0.254 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B4|thekernel_3mm_B4_merge|thekernel_3mm_B4_merge_storage|thekernel_3mm_B4_merge_storage|ms.acl_mid_speed_fifo_inst|resetn_delayed[1]     ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B4|thekernel_3mm_B4_merge|thekernel_3mm_B4_merge_storage|thekernel_3mm_B4_merge_storage|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[0]                   ; clock        ; clock       ; 0.000        ; 0.008      ; 0.223      ; Fast 900mV -40C Model           ;
; 0.254 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B4|thekernel_3mm_B4_merge|thekernel_3mm_B4_merge_storage|thekernel_3mm_B4_merge_storage|ms.acl_mid_speed_fifo_inst|resetn_delayed[1]     ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B4|thekernel_3mm_B4_merge|thekernel_3mm_B4_merge_storage|thekernel_3mm_B4_merge_storage|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                   ; clock        ; clock       ; 0.000        ; 0.008      ; 0.223      ; Fast 900mV -40C Model           ;
; 0.256 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B13|thekernel_3mm_B13_merge|thekernel_3mm_B13_merge_storage|thekernel_3mm_B13_merge_storage|ms.acl_mid_speed_fifo_inst|resetn_delayed[1] ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B13|thekernel_3mm_B13_merge|thekernel_3mm_B13_merge_storage|thekernel_3mm_B13_merge_storage|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.220      ; Fast 900mV -40C Model           ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+


Path #1: Removal slack is 0.252 
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                          ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                               ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B7|thekernel_3mm_B7_merge|thekernel_3mm_B7_merge_storage|thekernel_3mm_B7_merge_storage|ms.acl_mid_speed_fifo_inst|sclrn                                                                                       ;
; To Node                         ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B7|thekernel_3mm_B7_merge|thekernel_3mm_B7_merge_storage|thekernel_3mm_B7_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                               ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                               ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                            ;
; Data Arrival Time               ; 1.114                                                                                                                                                                                                                                                                                                               ;
; Data Required Time              ; 0.862                                                                                                                                                                                                                                                                                                               ;
; Slack                           ; 0.252                                                                                                                                                                                                                                                                                                               ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                                               ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.069 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.284 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 0.795       ; 96         ; 0.000 ; 0.683 ;
;    Cell                ;       ; 3     ; 0.035       ; 4          ; 0.000 ; 0.035 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.144       ; 51         ; 0.144 ; 0.144 ;
;    Cell                ;       ; 2     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                ;       ; 1     ; 0.140       ; 49         ; 0.140 ; 0.140 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.036       ; 96         ; 0.000 ; 0.888 ;
;    Cell                ;       ; 3     ; 0.042       ; 4          ; 0.000 ; 0.042 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------+---------+----+------+--------+------------------------+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location               ; Element Type       ; Element                                                                                                                                                                                                                                                                                                                  ;
+---------+---------+----+------+--------+------------------------+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                        ;                    ; launch edge time                                                                                                                                                                                                                                                                                                         ;
; 0.830   ; 0.830   ;    ;      ;        ;                        ;                    ; clock path                                                                                                                                                                                                                                                                                                               ;
;   0.000 ;   0.000 ;    ;      ;        ;                        ;                    ; source latency                                                                                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000 ;    ;      ; 1      ; MLABCELL_X165_Y216_N3  ; Combinational cell ; clock                                                                                                                                                                                                                                                                                                                    ;
;   0.112 ;   0.112 ; RR ; IC   ; 1      ; MLABCELL_X165_Y216_N18 ; Combinational cell ; clock~FITTER_INSERTED_0|datae                                                                                                                                                                                                                                                                                            ;
;   0.147 ;   0.035 ; RR ; CELL ; 456    ; MLABCELL_X165_Y216_N18 ; Combinational cell ; clock~FITTER_INSERTED_0|combout                                                                                                                                                                                                                                                                                          ;
;   0.147 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port          ; N/A                ; kernel_3mm_inst|clock|input                                                                                                                                                                                                                                                                                              ;
;   0.147 ;   0.000 ; RR ; CELL ; 6552   ; Boundary Port          ; N/A                ; kernel_3mm_inst|clock                                                                                                                                                                                                                                                                                                    ;
;   0.830 ;   0.683 ; RR ; IC   ; 1      ; FF_X162_Y217_N50       ; ALM Register       ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B7|thekernel_3mm_B7_merge|thekernel_3mm_B7_merge_storage|thekernel_3mm_B7_merge_storage|ms.acl_mid_speed_fifo_inst|sclrn|clk                                                                                        ;
;   0.830 ;   0.000 ; RR ; CELL ; 1      ; FF_X162_Y217_N50       ; ALM Register       ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B7|thekernel_3mm_B7_merge|thekernel_3mm_B7_merge_storage|thekernel_3mm_B7_merge_storage|ms.acl_mid_speed_fifo_inst|sclrn                                                                                            ;
; 1.114   ; 0.284   ;    ;      ;        ;                        ;                    ; data path                                                                                                                                                                                                                                                                                                                ;
;   0.970 ;   0.140 ; RR ; uTco ; 2      ; FF_X162_Y217_N50       ; ALM Register       ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B7|thekernel_3mm_B7_merge|thekernel_3mm_B7_merge_storage|thekernel_3mm_B7_merge_storage|ms.acl_mid_speed_fifo_inst|sclrn|q                                                                                          ;
;   0.970 ;   0.000 ; RR ; CELL ; 7      ; FF_X162_Y217_N50       ; ALM Register       ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B7|thekernel_3mm_B7_merge|thekernel_3mm_B7_merge_storage|thekernel_3mm_B7_merge_storage|ms.acl_mid_speed_fifo_inst|sclrn~la_lab/laboutb[13]                                                                         ;
;   1.114 ;   0.144 ; RR ; IC   ; 1      ; FF_X162_Y216_N56       ; ALM Register       ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B7|thekernel_3mm_B7_merge|thekernel_3mm_B7_merge_storage|thekernel_3mm_B7_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head|clrn ;
;   1.114 ;   0.000 ; RR ; CELL ; 1      ; FF_X162_Y216_N56       ; ALM Register       ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B7|thekernel_3mm_B7_merge|thekernel_3mm_B7_merge_storage|thekernel_3mm_B7_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head      ;
+---------+---------+----+------+--------+------------------------+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------+----------+----+------+--------+------------------------+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location               ; Element Type       ; Element                                                                                                                                                                                                                                                                                                                 ;
+---------+----------+----+------+--------+------------------------+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                        ;                    ; latch edge time                                                                                                                                                                                                                                                                                                         ;
; 0.899   ; 0.899    ;    ;      ;        ;                        ;                    ; clock path                                                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000  ;    ;      ;        ;                        ;                    ; source latency                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000  ;    ;      ; 1      ; MLABCELL_X165_Y216_N3  ; Combinational cell ; clock                                                                                                                                                                                                                                                                                                                   ;
;   0.148 ;   0.148  ; RR ; IC   ; 1      ; MLABCELL_X165_Y216_N18 ; Combinational cell ; clock~FITTER_INSERTED_0|datae                                                                                                                                                                                                                                                                                           ;
;   0.190 ;   0.042  ; RR ; CELL ; 456    ; MLABCELL_X165_Y216_N18 ; Combinational cell ; clock~FITTER_INSERTED_0|combout                                                                                                                                                                                                                                                                                         ;
;   0.190 ;   0.000  ; RR ; IC   ; 1      ; Boundary Port          ; N/A                ; kernel_3mm_inst|clock|input                                                                                                                                                                                                                                                                                             ;
;   0.190 ;   0.000  ; RR ; CELL ; 6552   ; Boundary Port          ; N/A                ; kernel_3mm_inst|clock                                                                                                                                                                                                                                                                                                   ;
;   1.078 ;   0.888  ; RR ; IC   ; 1      ; FF_X162_Y216_N56       ; ALM Register       ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B7|thekernel_3mm_B7_merge|thekernel_3mm_B7_merge_storage|thekernel_3mm_B7_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head|clk ;
;   1.078 ;   0.000  ; RR ; CELL ; 1      ; FF_X162_Y216_N56       ; ALM Register       ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B7|thekernel_3mm_B7_merge|thekernel_3mm_B7_merge_storage|thekernel_3mm_B7_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head     ;
;   0.906 ;   -0.172 ;    ;      ;        ;                        ;                    ; clock pessimism removed                                                                                                                                                                                                                                                                                                 ;
;   0.899 ;   -0.007 ;    ;      ;        ;                        ;                    ; advanced clock effects                                                                                                                                                                                                                                                                                                  ;
; 0.862   ; -0.037   ;    ; uTh  ; 1      ; FF_X162_Y216_N56       ; ALM Register       ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B7|thekernel_3mm_B7_merge|thekernel_3mm_B7_merge_storage|thekernel_3mm_B7_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head     ;
+---------+----------+----+------+--------+------------------------+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #2: Removal slack is 0.252 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                             ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                  ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B7|thekernel_3mm_B7_merge|thekernel_3mm_B7_merge_storage|thekernel_3mm_B7_merge_storage|ms.acl_mid_speed_fifo_inst|sclrn                                                                                          ;
; To Node                         ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B7|thekernel_3mm_B7_merge|thekernel_3mm_B7_merge_storage|thekernel_3mm_B7_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[0] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                  ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                  ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                               ;
; Data Arrival Time               ; 1.114                                                                                                                                                                                                                                                                                                                  ;
; Data Required Time              ; 0.862                                                                                                                                                                                                                                                                                                                  ;
; Slack                           ; 0.252                                                                                                                                                                                                                                                                                                                  ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                                                  ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.069 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.284 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 0.795       ; 96         ; 0.000 ; 0.683 ;
;    Cell                ;       ; 3     ; 0.035       ; 4          ; 0.000 ; 0.035 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.144       ; 51         ; 0.144 ; 0.144 ;
;    Cell                ;       ; 2     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                ;       ; 1     ; 0.140       ; 49         ; 0.140 ; 0.140 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.036       ; 96         ; 0.000 ; 0.888 ;
;    Cell                ;       ; 3     ; 0.042       ; 4          ; 0.000 ; 0.042 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------+---------+----+------+--------+------------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location               ; Element Type       ; Element                                                                                                                                                                                                                                                                                                                     ;
+---------+---------+----+------+--------+------------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                        ;                    ; launch edge time                                                                                                                                                                                                                                                                                                            ;
; 0.830   ; 0.830   ;    ;      ;        ;                        ;                    ; clock path                                                                                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000 ;    ;      ;        ;                        ;                    ; source latency                                                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000 ;    ;      ; 1      ; MLABCELL_X165_Y216_N3  ; Combinational cell ; clock                                                                                                                                                                                                                                                                                                                       ;
;   0.112 ;   0.112 ; RR ; IC   ; 1      ; MLABCELL_X165_Y216_N18 ; Combinational cell ; clock~FITTER_INSERTED_0|datae                                                                                                                                                                                                                                                                                               ;
;   0.147 ;   0.035 ; RR ; CELL ; 456    ; MLABCELL_X165_Y216_N18 ; Combinational cell ; clock~FITTER_INSERTED_0|combout                                                                                                                                                                                                                                                                                             ;
;   0.147 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port          ; N/A                ; kernel_3mm_inst|clock|input                                                                                                                                                                                                                                                                                                 ;
;   0.147 ;   0.000 ; RR ; CELL ; 6552   ; Boundary Port          ; N/A                ; kernel_3mm_inst|clock                                                                                                                                                                                                                                                                                                       ;
;   0.830 ;   0.683 ; RR ; IC   ; 1      ; FF_X162_Y217_N50       ; ALM Register       ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B7|thekernel_3mm_B7_merge|thekernel_3mm_B7_merge_storage|thekernel_3mm_B7_merge_storage|ms.acl_mid_speed_fifo_inst|sclrn|clk                                                                                           ;
;   0.830 ;   0.000 ; RR ; CELL ; 1      ; FF_X162_Y217_N50       ; ALM Register       ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B7|thekernel_3mm_B7_merge|thekernel_3mm_B7_merge_storage|thekernel_3mm_B7_merge_storage|ms.acl_mid_speed_fifo_inst|sclrn                                                                                               ;
; 1.114   ; 0.284   ;    ;      ;        ;                        ;                    ; data path                                                                                                                                                                                                                                                                                                                   ;
;   0.970 ;   0.140 ; RR ; uTco ; 2      ; FF_X162_Y217_N50       ; ALM Register       ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B7|thekernel_3mm_B7_merge|thekernel_3mm_B7_merge_storage|thekernel_3mm_B7_merge_storage|ms.acl_mid_speed_fifo_inst|sclrn|q                                                                                             ;
;   0.970 ;   0.000 ; RR ; CELL ; 7      ; FF_X162_Y217_N50       ; ALM Register       ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B7|thekernel_3mm_B7_merge|thekernel_3mm_B7_merge_storage|thekernel_3mm_B7_merge_storage|ms.acl_mid_speed_fifo_inst|sclrn~la_lab/laboutb[13]                                                                            ;
;   1.114 ;   0.144 ; RR ; IC   ; 1      ; FF_X162_Y216_N59       ; ALM Register       ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B7|thekernel_3mm_B7_merge|thekernel_3mm_B7_merge_storage|thekernel_3mm_B7_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[0]|clrn ;
;   1.114 ;   0.000 ; RR ; CELL ; 1      ; FF_X162_Y216_N59       ; ALM Register       ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B7|thekernel_3mm_B7_merge|thekernel_3mm_B7_merge_storage|thekernel_3mm_B7_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[0]      ;
+---------+---------+----+------+--------+------------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+----------+----+------+--------+------------------------+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location               ; Element Type       ; Element                                                                                                                                                                                                                                                                                                                    ;
+---------+----------+----+------+--------+------------------------+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                        ;                    ; latch edge time                                                                                                                                                                                                                                                                                                            ;
; 0.899   ; 0.899    ;    ;      ;        ;                        ;                    ; clock path                                                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000  ;    ;      ;        ;                        ;                    ; source latency                                                                                                                                                                                                                                                                                                             ;
;   0.000 ;   0.000  ;    ;      ; 1      ; MLABCELL_X165_Y216_N3  ; Combinational cell ; clock                                                                                                                                                                                                                                                                                                                      ;
;   0.148 ;   0.148  ; RR ; IC   ; 1      ; MLABCELL_X165_Y216_N18 ; Combinational cell ; clock~FITTER_INSERTED_0|datae                                                                                                                                                                                                                                                                                              ;
;   0.190 ;   0.042  ; RR ; CELL ; 456    ; MLABCELL_X165_Y216_N18 ; Combinational cell ; clock~FITTER_INSERTED_0|combout                                                                                                                                                                                                                                                                                            ;
;   0.190 ;   0.000  ; RR ; IC   ; 1      ; Boundary Port          ; N/A                ; kernel_3mm_inst|clock|input                                                                                                                                                                                                                                                                                                ;
;   0.190 ;   0.000  ; RR ; CELL ; 6552   ; Boundary Port          ; N/A                ; kernel_3mm_inst|clock                                                                                                                                                                                                                                                                                                      ;
;   1.078 ;   0.888  ; RR ; IC   ; 1      ; FF_X162_Y216_N59       ; ALM Register       ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B7|thekernel_3mm_B7_merge|thekernel_3mm_B7_merge_storage|thekernel_3mm_B7_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[0]|clk ;
;   1.078 ;   0.000  ; RR ; CELL ; 1      ; FF_X162_Y216_N59       ; ALM Register       ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B7|thekernel_3mm_B7_merge|thekernel_3mm_B7_merge_storage|thekernel_3mm_B7_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[0]     ;
;   0.906 ;   -0.172 ;    ;      ;        ;                        ;                    ; clock pessimism removed                                                                                                                                                                                                                                                                                                    ;
;   0.899 ;   -0.007 ;    ;      ;        ;                        ;                    ; advanced clock effects                                                                                                                                                                                                                                                                                                     ;
; 0.862   ; -0.037   ;    ; uTh  ; 1      ; FF_X162_Y216_N59       ; ALM Register       ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B7|thekernel_3mm_B7_merge|thekernel_3mm_B7_merge_storage|thekernel_3mm_B7_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[0]     ;
+---------+----------+----+------+--------+------------------------+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #3: Removal slack is 0.252 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                             ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                  ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B7|thekernel_3mm_B7_merge|thekernel_3mm_B7_merge_storage|thekernel_3mm_B7_merge_storage|ms.acl_mid_speed_fifo_inst|sclrn                                                                                          ;
; To Node                         ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B7|thekernel_3mm_B7_merge|thekernel_3mm_B7_merge_storage|thekernel_3mm_B7_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                  ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                  ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                               ;
; Data Arrival Time               ; 1.114                                                                                                                                                                                                                                                                                                                  ;
; Data Required Time              ; 0.862                                                                                                                                                                                                                                                                                                                  ;
; Slack                           ; 0.252                                                                                                                                                                                                                                                                                                                  ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                                                  ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.069 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.284 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 0.795       ; 96         ; 0.000 ; 0.683 ;
;    Cell                ;       ; 3     ; 0.035       ; 4          ; 0.000 ; 0.035 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.144       ; 51         ; 0.144 ; 0.144 ;
;    Cell                ;       ; 2     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                ;       ; 1     ; 0.140       ; 49         ; 0.140 ; 0.140 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.036       ; 96         ; 0.000 ; 0.888 ;
;    Cell                ;       ; 3     ; 0.042       ; 4          ; 0.000 ; 0.042 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------+---------+----+------+--------+------------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location               ; Element Type       ; Element                                                                                                                                                                                                                                                                                                                     ;
+---------+---------+----+------+--------+------------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                        ;                    ; launch edge time                                                                                                                                                                                                                                                                                                            ;
; 0.830   ; 0.830   ;    ;      ;        ;                        ;                    ; clock path                                                                                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000 ;    ;      ;        ;                        ;                    ; source latency                                                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000 ;    ;      ; 1      ; MLABCELL_X165_Y216_N3  ; Combinational cell ; clock                                                                                                                                                                                                                                                                                                                       ;
;   0.112 ;   0.112 ; RR ; IC   ; 1      ; MLABCELL_X165_Y216_N18 ; Combinational cell ; clock~FITTER_INSERTED_0|datae                                                                                                                                                                                                                                                                                               ;
;   0.147 ;   0.035 ; RR ; CELL ; 456    ; MLABCELL_X165_Y216_N18 ; Combinational cell ; clock~FITTER_INSERTED_0|combout                                                                                                                                                                                                                                                                                             ;
;   0.147 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port          ; N/A                ; kernel_3mm_inst|clock|input                                                                                                                                                                                                                                                                                                 ;
;   0.147 ;   0.000 ; RR ; CELL ; 6552   ; Boundary Port          ; N/A                ; kernel_3mm_inst|clock                                                                                                                                                                                                                                                                                                       ;
;   0.830 ;   0.683 ; RR ; IC   ; 1      ; FF_X162_Y217_N50       ; ALM Register       ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B7|thekernel_3mm_B7_merge|thekernel_3mm_B7_merge_storage|thekernel_3mm_B7_merge_storage|ms.acl_mid_speed_fifo_inst|sclrn|clk                                                                                           ;
;   0.830 ;   0.000 ; RR ; CELL ; 1      ; FF_X162_Y217_N50       ; ALM Register       ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B7|thekernel_3mm_B7_merge|thekernel_3mm_B7_merge_storage|thekernel_3mm_B7_merge_storage|ms.acl_mid_speed_fifo_inst|sclrn                                                                                               ;
; 1.114   ; 0.284   ;    ;      ;        ;                        ;                    ; data path                                                                                                                                                                                                                                                                                                                   ;
;   0.970 ;   0.140 ; RR ; uTco ; 2      ; FF_X162_Y217_N50       ; ALM Register       ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B7|thekernel_3mm_B7_merge|thekernel_3mm_B7_merge_storage|thekernel_3mm_B7_merge_storage|ms.acl_mid_speed_fifo_inst|sclrn|q                                                                                             ;
;   0.970 ;   0.000 ; RR ; CELL ; 7      ; FF_X162_Y217_N50       ; ALM Register       ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B7|thekernel_3mm_B7_merge|thekernel_3mm_B7_merge_storage|thekernel_3mm_B7_merge_storage|ms.acl_mid_speed_fifo_inst|sclrn~la_lab/laboutb[13]                                                                            ;
;   1.114 ;   0.144 ; RR ; IC   ; 1      ; FF_X162_Y216_N38       ; ALM Register       ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B7|thekernel_3mm_B7_merge|thekernel_3mm_B7_merge_storage|thekernel_3mm_B7_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|clrn ;
;   1.114 ;   0.000 ; RR ; CELL ; 1      ; FF_X162_Y216_N38       ; ALM Register       ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B7|thekernel_3mm_B7_merge|thekernel_3mm_B7_merge_storage|thekernel_3mm_B7_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]      ;
+---------+---------+----+------+--------+------------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+----------+----+------+--------+------------------------+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location               ; Element Type       ; Element                                                                                                                                                                                                                                                                                                                    ;
+---------+----------+----+------+--------+------------------------+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                        ;                    ; latch edge time                                                                                                                                                                                                                                                                                                            ;
; 0.899   ; 0.899    ;    ;      ;        ;                        ;                    ; clock path                                                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000  ;    ;      ;        ;                        ;                    ; source latency                                                                                                                                                                                                                                                                                                             ;
;   0.000 ;   0.000  ;    ;      ; 1      ; MLABCELL_X165_Y216_N3  ; Combinational cell ; clock                                                                                                                                                                                                                                                                                                                      ;
;   0.148 ;   0.148  ; RR ; IC   ; 1      ; MLABCELL_X165_Y216_N18 ; Combinational cell ; clock~FITTER_INSERTED_0|datae                                                                                                                                                                                                                                                                                              ;
;   0.190 ;   0.042  ; RR ; CELL ; 456    ; MLABCELL_X165_Y216_N18 ; Combinational cell ; clock~FITTER_INSERTED_0|combout                                                                                                                                                                                                                                                                                            ;
;   0.190 ;   0.000  ; RR ; IC   ; 1      ; Boundary Port          ; N/A                ; kernel_3mm_inst|clock|input                                                                                                                                                                                                                                                                                                ;
;   0.190 ;   0.000  ; RR ; CELL ; 6552   ; Boundary Port          ; N/A                ; kernel_3mm_inst|clock                                                                                                                                                                                                                                                                                                      ;
;   1.078 ;   0.888  ; RR ; IC   ; 1      ; FF_X162_Y216_N38       ; ALM Register       ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B7|thekernel_3mm_B7_merge|thekernel_3mm_B7_merge_storage|thekernel_3mm_B7_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|clk ;
;   1.078 ;   0.000  ; RR ; CELL ; 1      ; FF_X162_Y216_N38       ; ALM Register       ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B7|thekernel_3mm_B7_merge|thekernel_3mm_B7_merge_storage|thekernel_3mm_B7_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]     ;
;   0.906 ;   -0.172 ;    ;      ;        ;                        ;                    ; clock pessimism removed                                                                                                                                                                                                                                                                                                    ;
;   0.899 ;   -0.007 ;    ;      ;        ;                        ;                    ; advanced clock effects                                                                                                                                                                                                                                                                                                     ;
; 0.862   ; -0.037   ;    ; uTh  ; 1      ; FF_X162_Y216_N38       ; ALM Register       ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B7|thekernel_3mm_B7_merge|thekernel_3mm_B7_merge_storage|thekernel_3mm_B7_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]     ;
+---------+----------+----+------+--------+------------------------+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #4: Removal slack is 0.252 
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                          ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                               ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B7|thekernel_3mm_B7_merge|thekernel_3mm_B7_merge_storage|thekernel_3mm_B7_merge_storage|ms.acl_mid_speed_fifo_inst|sclrn                                                                                       ;
; To Node                         ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B7|thekernel_3mm_B7_merge|thekernel_3mm_B7_merge_storage|thekernel_3mm_B7_merge_storage|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                               ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                               ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                            ;
; Data Arrival Time               ; 1.114                                                                                                                                                                                                                                                                                                               ;
; Data Required Time              ; 0.862                                                                                                                                                                                                                                                                                                               ;
; Slack                           ; 0.252                                                                                                                                                                                                                                                                                                               ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                                               ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.069 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.284 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 0.795       ; 96         ; 0.000 ; 0.683 ;
;    Cell                ;       ; 3     ; 0.035       ; 4          ; 0.000 ; 0.035 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.144       ; 51         ; 0.144 ; 0.144 ;
;    Cell                ;       ; 2     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                ;       ; 1     ; 0.140       ; 49         ; 0.140 ; 0.140 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.036       ; 96         ; 0.000 ; 0.888 ;
;    Cell                ;       ; 3     ; 0.042       ; 4          ; 0.000 ; 0.042 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------+---------+----+------+--------+------------------------+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location               ; Element Type       ; Element                                                                                                                                                                                                                                                                                                                  ;
+---------+---------+----+------+--------+------------------------+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                        ;                    ; launch edge time                                                                                                                                                                                                                                                                                                         ;
; 0.830   ; 0.830   ;    ;      ;        ;                        ;                    ; clock path                                                                                                                                                                                                                                                                                                               ;
;   0.000 ;   0.000 ;    ;      ;        ;                        ;                    ; source latency                                                                                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000 ;    ;      ; 1      ; MLABCELL_X165_Y216_N3  ; Combinational cell ; clock                                                                                                                                                                                                                                                                                                                    ;
;   0.112 ;   0.112 ; RR ; IC   ; 1      ; MLABCELL_X165_Y216_N18 ; Combinational cell ; clock~FITTER_INSERTED_0|datae                                                                                                                                                                                                                                                                                            ;
;   0.147 ;   0.035 ; RR ; CELL ; 456    ; MLABCELL_X165_Y216_N18 ; Combinational cell ; clock~FITTER_INSERTED_0|combout                                                                                                                                                                                                                                                                                          ;
;   0.147 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port          ; N/A                ; kernel_3mm_inst|clock|input                                                                                                                                                                                                                                                                                              ;
;   0.147 ;   0.000 ; RR ; CELL ; 6552   ; Boundary Port          ; N/A                ; kernel_3mm_inst|clock                                                                                                                                                                                                                                                                                                    ;
;   0.830 ;   0.683 ; RR ; IC   ; 1      ; FF_X162_Y217_N50       ; ALM Register       ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B7|thekernel_3mm_B7_merge|thekernel_3mm_B7_merge_storage|thekernel_3mm_B7_merge_storage|ms.acl_mid_speed_fifo_inst|sclrn|clk                                                                                        ;
;   0.830 ;   0.000 ; RR ; CELL ; 1      ; FF_X162_Y217_N50       ; ALM Register       ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B7|thekernel_3mm_B7_merge|thekernel_3mm_B7_merge_storage|thekernel_3mm_B7_merge_storage|ms.acl_mid_speed_fifo_inst|sclrn                                                                                            ;
; 1.114   ; 0.284   ;    ;      ;        ;                        ;                    ; data path                                                                                                                                                                                                                                                                                                                ;
;   0.970 ;   0.140 ; RR ; uTco ; 2      ; FF_X162_Y217_N50       ; ALM Register       ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B7|thekernel_3mm_B7_merge|thekernel_3mm_B7_merge_storage|thekernel_3mm_B7_merge_storage|ms.acl_mid_speed_fifo_inst|sclrn|q                                                                                          ;
;   0.970 ;   0.000 ; RR ; CELL ; 7      ; FF_X162_Y217_N50       ; ALM Register       ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B7|thekernel_3mm_B7_merge|thekernel_3mm_B7_merge_storage|thekernel_3mm_B7_merge_storage|ms.acl_mid_speed_fifo_inst|sclrn~la_lab/laboutb[13]                                                                         ;
;   1.114 ;   0.144 ; RR ; IC   ; 1      ; FF_X162_Y216_N20       ; ALM Register       ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B7|thekernel_3mm_B7_merge|thekernel_3mm_B7_merge_storage|thekernel_3mm_B7_merge_storage|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head|clrn ;
;   1.114 ;   0.000 ; RR ; CELL ; 1      ; FF_X162_Y216_N20       ; ALM Register       ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B7|thekernel_3mm_B7_merge|thekernel_3mm_B7_merge_storage|thekernel_3mm_B7_merge_storage|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head      ;
+---------+---------+----+------+--------+------------------------+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------+----------+----+------+--------+------------------------+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location               ; Element Type       ; Element                                                                                                                                                                                                                                                                                                                 ;
+---------+----------+----+------+--------+------------------------+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                        ;                    ; latch edge time                                                                                                                                                                                                                                                                                                         ;
; 0.899   ; 0.899    ;    ;      ;        ;                        ;                    ; clock path                                                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000  ;    ;      ;        ;                        ;                    ; source latency                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000  ;    ;      ; 1      ; MLABCELL_X165_Y216_N3  ; Combinational cell ; clock                                                                                                                                                                                                                                                                                                                   ;
;   0.148 ;   0.148  ; RR ; IC   ; 1      ; MLABCELL_X165_Y216_N18 ; Combinational cell ; clock~FITTER_INSERTED_0|datae                                                                                                                                                                                                                                                                                           ;
;   0.190 ;   0.042  ; RR ; CELL ; 456    ; MLABCELL_X165_Y216_N18 ; Combinational cell ; clock~FITTER_INSERTED_0|combout                                                                                                                                                                                                                                                                                         ;
;   0.190 ;   0.000  ; RR ; IC   ; 1      ; Boundary Port          ; N/A                ; kernel_3mm_inst|clock|input                                                                                                                                                                                                                                                                                             ;
;   0.190 ;   0.000  ; RR ; CELL ; 6552   ; Boundary Port          ; N/A                ; kernel_3mm_inst|clock                                                                                                                                                                                                                                                                                                   ;
;   1.078 ;   0.888  ; RR ; IC   ; 1      ; FF_X162_Y216_N20       ; ALM Register       ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B7|thekernel_3mm_B7_merge|thekernel_3mm_B7_merge_storage|thekernel_3mm_B7_merge_storage|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head|clk ;
;   1.078 ;   0.000  ; RR ; CELL ; 1      ; FF_X162_Y216_N20       ; ALM Register       ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B7|thekernel_3mm_B7_merge|thekernel_3mm_B7_merge_storage|thekernel_3mm_B7_merge_storage|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head     ;
;   0.906 ;   -0.172 ;    ;      ;        ;                        ;                    ; clock pessimism removed                                                                                                                                                                                                                                                                                                 ;
;   0.899 ;   -0.007 ;    ;      ;        ;                        ;                    ; advanced clock effects                                                                                                                                                                                                                                                                                                  ;
; 0.862   ; -0.037   ;    ; uTh  ; 1      ; FF_X162_Y216_N20       ; ALM Register       ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B7|thekernel_3mm_B7_merge|thekernel_3mm_B7_merge_storage|thekernel_3mm_B7_merge_storage|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head     ;
+---------+----------+----+------+--------+------------------------+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #5: Removal slack is 0.252 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                             ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                  ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B7|thekernel_3mm_B7_merge|thekernel_3mm_B7_merge_storage|thekernel_3mm_B7_merge_storage|ms.acl_mid_speed_fifo_inst|sclrn                                                                                          ;
; To Node                         ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B7|thekernel_3mm_B7_merge|thekernel_3mm_B7_merge_storage|thekernel_3mm_B7_merge_storage|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[0] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                  ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                  ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                               ;
; Data Arrival Time               ; 1.114                                                                                                                                                                                                                                                                                                                  ;
; Data Required Time              ; 0.862                                                                                                                                                                                                                                                                                                                  ;
; Slack                           ; 0.252                                                                                                                                                                                                                                                                                                                  ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                                                  ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.069 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.284 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 0.795       ; 96         ; 0.000 ; 0.683 ;
;    Cell                ;       ; 3     ; 0.035       ; 4          ; 0.000 ; 0.035 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.144       ; 51         ; 0.144 ; 0.144 ;
;    Cell                ;       ; 2     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                ;       ; 1     ; 0.140       ; 49         ; 0.140 ; 0.140 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.036       ; 96         ; 0.000 ; 0.888 ;
;    Cell                ;       ; 3     ; 0.042       ; 4          ; 0.000 ; 0.042 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------+---------+----+------+--------+------------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location               ; Element Type       ; Element                                                                                                                                                                                                                                                                                                                     ;
+---------+---------+----+------+--------+------------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                        ;                    ; launch edge time                                                                                                                                                                                                                                                                                                            ;
; 0.830   ; 0.830   ;    ;      ;        ;                        ;                    ; clock path                                                                                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000 ;    ;      ;        ;                        ;                    ; source latency                                                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000 ;    ;      ; 1      ; MLABCELL_X165_Y216_N3  ; Combinational cell ; clock                                                                                                                                                                                                                                                                                                                       ;
;   0.112 ;   0.112 ; RR ; IC   ; 1      ; MLABCELL_X165_Y216_N18 ; Combinational cell ; clock~FITTER_INSERTED_0|datae                                                                                                                                                                                                                                                                                               ;
;   0.147 ;   0.035 ; RR ; CELL ; 456    ; MLABCELL_X165_Y216_N18 ; Combinational cell ; clock~FITTER_INSERTED_0|combout                                                                                                                                                                                                                                                                                             ;
;   0.147 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port          ; N/A                ; kernel_3mm_inst|clock|input                                                                                                                                                                                                                                                                                                 ;
;   0.147 ;   0.000 ; RR ; CELL ; 6552   ; Boundary Port          ; N/A                ; kernel_3mm_inst|clock                                                                                                                                                                                                                                                                                                       ;
;   0.830 ;   0.683 ; RR ; IC   ; 1      ; FF_X162_Y217_N50       ; ALM Register       ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B7|thekernel_3mm_B7_merge|thekernel_3mm_B7_merge_storage|thekernel_3mm_B7_merge_storage|ms.acl_mid_speed_fifo_inst|sclrn|clk                                                                                           ;
;   0.830 ;   0.000 ; RR ; CELL ; 1      ; FF_X162_Y217_N50       ; ALM Register       ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B7|thekernel_3mm_B7_merge|thekernel_3mm_B7_merge_storage|thekernel_3mm_B7_merge_storage|ms.acl_mid_speed_fifo_inst|sclrn                                                                                               ;
; 1.114   ; 0.284   ;    ;      ;        ;                        ;                    ; data path                                                                                                                                                                                                                                                                                                                   ;
;   0.970 ;   0.140 ; RR ; uTco ; 2      ; FF_X162_Y217_N50       ; ALM Register       ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B7|thekernel_3mm_B7_merge|thekernel_3mm_B7_merge_storage|thekernel_3mm_B7_merge_storage|ms.acl_mid_speed_fifo_inst|sclrn|q                                                                                             ;
;   0.970 ;   0.000 ; RR ; CELL ; 7      ; FF_X162_Y217_N50       ; ALM Register       ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B7|thekernel_3mm_B7_merge|thekernel_3mm_B7_merge_storage|thekernel_3mm_B7_merge_storage|ms.acl_mid_speed_fifo_inst|sclrn~la_lab/laboutb[13]                                                                            ;
;   1.114 ;   0.144 ; RR ; IC   ; 1      ; FF_X162_Y216_N35       ; ALM Register       ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B7|thekernel_3mm_B7_merge|thekernel_3mm_B7_merge_storage|thekernel_3mm_B7_merge_storage|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[0]|clrn ;
;   1.114 ;   0.000 ; RR ; CELL ; 1      ; FF_X162_Y216_N35       ; ALM Register       ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B7|thekernel_3mm_B7_merge|thekernel_3mm_B7_merge_storage|thekernel_3mm_B7_merge_storage|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[0]      ;
+---------+---------+----+------+--------+------------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+----------+----+------+--------+------------------------+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location               ; Element Type       ; Element                                                                                                                                                                                                                                                                                                                    ;
+---------+----------+----+------+--------+------------------------+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                        ;                    ; latch edge time                                                                                                                                                                                                                                                                                                            ;
; 0.899   ; 0.899    ;    ;      ;        ;                        ;                    ; clock path                                                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000  ;    ;      ;        ;                        ;                    ; source latency                                                                                                                                                                                                                                                                                                             ;
;   0.000 ;   0.000  ;    ;      ; 1      ; MLABCELL_X165_Y216_N3  ; Combinational cell ; clock                                                                                                                                                                                                                                                                                                                      ;
;   0.148 ;   0.148  ; RR ; IC   ; 1      ; MLABCELL_X165_Y216_N18 ; Combinational cell ; clock~FITTER_INSERTED_0|datae                                                                                                                                                                                                                                                                                              ;
;   0.190 ;   0.042  ; RR ; CELL ; 456    ; MLABCELL_X165_Y216_N18 ; Combinational cell ; clock~FITTER_INSERTED_0|combout                                                                                                                                                                                                                                                                                            ;
;   0.190 ;   0.000  ; RR ; IC   ; 1      ; Boundary Port          ; N/A                ; kernel_3mm_inst|clock|input                                                                                                                                                                                                                                                                                                ;
;   0.190 ;   0.000  ; RR ; CELL ; 6552   ; Boundary Port          ; N/A                ; kernel_3mm_inst|clock                                                                                                                                                                                                                                                                                                      ;
;   1.078 ;   0.888  ; RR ; IC   ; 1      ; FF_X162_Y216_N35       ; ALM Register       ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B7|thekernel_3mm_B7_merge|thekernel_3mm_B7_merge_storage|thekernel_3mm_B7_merge_storage|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[0]|clk ;
;   1.078 ;   0.000  ; RR ; CELL ; 1      ; FF_X162_Y216_N35       ; ALM Register       ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B7|thekernel_3mm_B7_merge|thekernel_3mm_B7_merge_storage|thekernel_3mm_B7_merge_storage|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[0]     ;
;   0.906 ;   -0.172 ;    ;      ;        ;                        ;                    ; clock pessimism removed                                                                                                                                                                                                                                                                                                    ;
;   0.899 ;   -0.007 ;    ;      ;        ;                        ;                    ; advanced clock effects                                                                                                                                                                                                                                                                                                     ;
; 0.862   ; -0.037   ;    ; uTh  ; 1      ; FF_X162_Y216_N35       ; ALM Register       ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B7|thekernel_3mm_B7_merge|thekernel_3mm_B7_merge_storage|thekernel_3mm_B7_merge_storage|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[0]     ;
+---------+----------+----+------+--------+------------------------+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #6: Removal slack is 0.252 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                             ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                  ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B7|thekernel_3mm_B7_merge|thekernel_3mm_B7_merge_storage|thekernel_3mm_B7_merge_storage|ms.acl_mid_speed_fifo_inst|sclrn                                                                                          ;
; To Node                         ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B7|thekernel_3mm_B7_merge|thekernel_3mm_B7_merge_storage|thekernel_3mm_B7_merge_storage|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                  ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                  ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                               ;
; Data Arrival Time               ; 1.114                                                                                                                                                                                                                                                                                                                  ;
; Data Required Time              ; 0.862                                                                                                                                                                                                                                                                                                                  ;
; Slack                           ; 0.252                                                                                                                                                                                                                                                                                                                  ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                                                  ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.069 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.284 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 0.795       ; 96         ; 0.000 ; 0.683 ;
;    Cell                ;       ; 3     ; 0.035       ; 4          ; 0.000 ; 0.035 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.144       ; 51         ; 0.144 ; 0.144 ;
;    Cell                ;       ; 2     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                ;       ; 1     ; 0.140       ; 49         ; 0.140 ; 0.140 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.036       ; 96         ; 0.000 ; 0.888 ;
;    Cell                ;       ; 3     ; 0.042       ; 4          ; 0.000 ; 0.042 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------+---------+----+------+--------+------------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location               ; Element Type       ; Element                                                                                                                                                                                                                                                                                                                     ;
+---------+---------+----+------+--------+------------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                        ;                    ; launch edge time                                                                                                                                                                                                                                                                                                            ;
; 0.830   ; 0.830   ;    ;      ;        ;                        ;                    ; clock path                                                                                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000 ;    ;      ;        ;                        ;                    ; source latency                                                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000 ;    ;      ; 1      ; MLABCELL_X165_Y216_N3  ; Combinational cell ; clock                                                                                                                                                                                                                                                                                                                       ;
;   0.112 ;   0.112 ; RR ; IC   ; 1      ; MLABCELL_X165_Y216_N18 ; Combinational cell ; clock~FITTER_INSERTED_0|datae                                                                                                                                                                                                                                                                                               ;
;   0.147 ;   0.035 ; RR ; CELL ; 456    ; MLABCELL_X165_Y216_N18 ; Combinational cell ; clock~FITTER_INSERTED_0|combout                                                                                                                                                                                                                                                                                             ;
;   0.147 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port          ; N/A                ; kernel_3mm_inst|clock|input                                                                                                                                                                                                                                                                                                 ;
;   0.147 ;   0.000 ; RR ; CELL ; 6552   ; Boundary Port          ; N/A                ; kernel_3mm_inst|clock                                                                                                                                                                                                                                                                                                       ;
;   0.830 ;   0.683 ; RR ; IC   ; 1      ; FF_X162_Y217_N50       ; ALM Register       ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B7|thekernel_3mm_B7_merge|thekernel_3mm_B7_merge_storage|thekernel_3mm_B7_merge_storage|ms.acl_mid_speed_fifo_inst|sclrn|clk                                                                                           ;
;   0.830 ;   0.000 ; RR ; CELL ; 1      ; FF_X162_Y217_N50       ; ALM Register       ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B7|thekernel_3mm_B7_merge|thekernel_3mm_B7_merge_storage|thekernel_3mm_B7_merge_storage|ms.acl_mid_speed_fifo_inst|sclrn                                                                                               ;
; 1.114   ; 0.284   ;    ;      ;        ;                        ;                    ; data path                                                                                                                                                                                                                                                                                                                   ;
;   0.970 ;   0.140 ; RR ; uTco ; 2      ; FF_X162_Y217_N50       ; ALM Register       ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B7|thekernel_3mm_B7_merge|thekernel_3mm_B7_merge_storage|thekernel_3mm_B7_merge_storage|ms.acl_mid_speed_fifo_inst|sclrn|q                                                                                             ;
;   0.970 ;   0.000 ; RR ; CELL ; 7      ; FF_X162_Y217_N50       ; ALM Register       ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B7|thekernel_3mm_B7_merge|thekernel_3mm_B7_merge_storage|thekernel_3mm_B7_merge_storage|ms.acl_mid_speed_fifo_inst|sclrn~la_lab/laboutb[13]                                                                            ;
;   1.114 ;   0.144 ; RR ; IC   ; 1      ; FF_X162_Y216_N32       ; ALM Register       ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B7|thekernel_3mm_B7_merge|thekernel_3mm_B7_merge_storage|thekernel_3mm_B7_merge_storage|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|clrn ;
;   1.114 ;   0.000 ; RR ; CELL ; 1      ; FF_X162_Y216_N32       ; ALM Register       ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B7|thekernel_3mm_B7_merge|thekernel_3mm_B7_merge_storage|thekernel_3mm_B7_merge_storage|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]      ;
+---------+---------+----+------+--------+------------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+----------+----+------+--------+------------------------+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location               ; Element Type       ; Element                                                                                                                                                                                                                                                                                                                    ;
+---------+----------+----+------+--------+------------------------+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                        ;                    ; latch edge time                                                                                                                                                                                                                                                                                                            ;
; 0.899   ; 0.899    ;    ;      ;        ;                        ;                    ; clock path                                                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000  ;    ;      ;        ;                        ;                    ; source latency                                                                                                                                                                                                                                                                                                             ;
;   0.000 ;   0.000  ;    ;      ; 1      ; MLABCELL_X165_Y216_N3  ; Combinational cell ; clock                                                                                                                                                                                                                                                                                                                      ;
;   0.148 ;   0.148  ; RR ; IC   ; 1      ; MLABCELL_X165_Y216_N18 ; Combinational cell ; clock~FITTER_INSERTED_0|datae                                                                                                                                                                                                                                                                                              ;
;   0.190 ;   0.042  ; RR ; CELL ; 456    ; MLABCELL_X165_Y216_N18 ; Combinational cell ; clock~FITTER_INSERTED_0|combout                                                                                                                                                                                                                                                                                            ;
;   0.190 ;   0.000  ; RR ; IC   ; 1      ; Boundary Port          ; N/A                ; kernel_3mm_inst|clock|input                                                                                                                                                                                                                                                                                                ;
;   0.190 ;   0.000  ; RR ; CELL ; 6552   ; Boundary Port          ; N/A                ; kernel_3mm_inst|clock                                                                                                                                                                                                                                                                                                      ;
;   1.078 ;   0.888  ; RR ; IC   ; 1      ; FF_X162_Y216_N32       ; ALM Register       ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B7|thekernel_3mm_B7_merge|thekernel_3mm_B7_merge_storage|thekernel_3mm_B7_merge_storage|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|clk ;
;   1.078 ;   0.000  ; RR ; CELL ; 1      ; FF_X162_Y216_N32       ; ALM Register       ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B7|thekernel_3mm_B7_merge|thekernel_3mm_B7_merge_storage|thekernel_3mm_B7_merge_storage|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]     ;
;   0.906 ;   -0.172 ;    ;      ;        ;                        ;                    ; clock pessimism removed                                                                                                                                                                                                                                                                                                    ;
;   0.899 ;   -0.007 ;    ;      ;        ;                        ;                    ; advanced clock effects                                                                                                                                                                                                                                                                                                     ;
; 0.862   ; -0.037   ;    ; uTh  ; 1      ; FF_X162_Y216_N32       ; ALM Register       ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B7|thekernel_3mm_B7_merge|thekernel_3mm_B7_merge_storage|thekernel_3mm_B7_merge_storage|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]     ;
+---------+----------+----+------+--------+------------------------+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #7: Removal slack is 0.254 
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                        ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                             ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B4|thekernel_3mm_B4_merge|thekernel_3mm_B4_merge_storage|thekernel_3mm_B4_merge_storage|ms.acl_mid_speed_fifo_inst|resetn_delayed[1]                                                         ;
; To Node                         ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B4|thekernel_3mm_B4_merge|thekernel_3mm_B4_merge_storage|thekernel_3mm_B4_merge_storage|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                             ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                             ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                          ;
; Data Arrival Time               ; 1.040                                                                                                                                                                                                                                                                                             ;
; Data Required Time              ; 0.786                                                                                                                                                                                                                                                                                             ;
; Slack                           ; 0.254                                                                                                                                                                                                                                                                                             ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                             ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.008 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.223 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 0.782       ; 96         ; 0.000 ; 0.670 ;
;    Cell                ;       ; 3     ; 0.035       ; 4          ; 0.000 ; 0.035 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.083       ; 37         ; 0.083 ; 0.083 ;
;    Cell                ;       ; 2     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                ;       ; 1     ; 0.140       ; 63         ; 0.140 ; 0.140 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.022       ; 96         ; 0.000 ; 0.874 ;
;    Cell                ;       ; 3     ; 0.042       ; 4          ; 0.000 ; 0.042 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+------------------------+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location               ; Element Type       ; Element                                                                                                                                                                                                                                                                                                ;
+---------+---------+----+------+--------+------------------------+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                        ;                    ; launch edge time                                                                                                                                                                                                                                                                                       ;
; 0.817   ; 0.817   ;    ;      ;        ;                        ;                    ; clock path                                                                                                                                                                                                                                                                                             ;
;   0.000 ;   0.000 ;    ;      ;        ;                        ;                    ; source latency                                                                                                                                                                                                                                                                                         ;
;   0.000 ;   0.000 ;    ;      ; 1      ; MLABCELL_X165_Y216_N3  ; Combinational cell ; clock                                                                                                                                                                                                                                                                                                  ;
;   0.112 ;   0.112 ; RR ; IC   ; 1      ; MLABCELL_X165_Y216_N18 ; Combinational cell ; clock~FITTER_INSERTED_0|datae                                                                                                                                                                                                                                                                          ;
;   0.147 ;   0.035 ; RR ; CELL ; 456    ; MLABCELL_X165_Y216_N18 ; Combinational cell ; clock~FITTER_INSERTED_0|combout                                                                                                                                                                                                                                                                        ;
;   0.147 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port          ; N/A                ; kernel_3mm_inst|clock|input                                                                                                                                                                                                                                                                            ;
;   0.147 ;   0.000 ; RR ; CELL ; 6552   ; Boundary Port          ; N/A                ; kernel_3mm_inst|clock                                                                                                                                                                                                                                                                                  ;
;   0.817 ;   0.670 ; RR ; IC   ; 1      ; FF_X162_Y196_N41       ; ALM Register       ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B4|thekernel_3mm_B4_merge|thekernel_3mm_B4_merge_storage|thekernel_3mm_B4_merge_storage|ms.acl_mid_speed_fifo_inst|resetn_delayed[1]|clk                                                          ;
;   0.817 ;   0.000 ; RR ; CELL ; 1      ; FF_X162_Y196_N41       ; ALM Register       ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B4|thekernel_3mm_B4_merge|thekernel_3mm_B4_merge_storage|thekernel_3mm_B4_merge_storage|ms.acl_mid_speed_fifo_inst|resetn_delayed[1]                                                              ;
; 1.040   ; 0.223   ;    ;      ;        ;                        ;                    ; data path                                                                                                                                                                                                                                                                                              ;
;   0.957 ;   0.140 ; RR ; uTco ; 2      ; FF_X162_Y196_N41       ; ALM Register       ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B4|thekernel_3mm_B4_merge|thekernel_3mm_B4_merge_storage|thekernel_3mm_B4_merge_storage|ms.acl_mid_speed_fifo_inst|resetn_delayed[1]|q                                                            ;
;   0.957 ;   0.000 ; RR ; CELL ; 3      ; FF_X162_Y196_N41       ; ALM Register       ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B4|thekernel_3mm_B4_merge|thekernel_3mm_B4_merge_storage|thekernel_3mm_B4_merge_storage|ms.acl_mid_speed_fifo_inst|resetn_delayed[1]~la_lab/laboutb[7]                                            ;
;   1.040 ;   0.083 ; RR ; IC   ; 1      ; FF_X161_Y196_N50       ; ALM Register       ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B4|thekernel_3mm_B4_merge|thekernel_3mm_B4_merge_storage|thekernel_3mm_B4_merge_storage|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head|clrn ;
;   1.040 ;   0.000 ; RR ; CELL ; 1      ; FF_X161_Y196_N50       ; ALM Register       ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B4|thekernel_3mm_B4_merge|thekernel_3mm_B4_merge_storage|thekernel_3mm_B4_merge_storage|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head      ;
+---------+---------+----+------+--------+------------------------+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+----------+----+------+--------+------------------------+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location               ; Element Type       ; Element                                                                                                                                                                                                                                                                                               ;
+---------+----------+----+------+--------+------------------------+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                        ;                    ; latch edge time                                                                                                                                                                                                                                                                                       ;
; 0.825   ; 0.825    ;    ;      ;        ;                        ;                    ; clock path                                                                                                                                                                                                                                                                                            ;
;   0.000 ;   0.000  ;    ;      ;        ;                        ;                    ; source latency                                                                                                                                                                                                                                                                                        ;
;   0.000 ;   0.000  ;    ;      ; 1      ; MLABCELL_X165_Y216_N3  ; Combinational cell ; clock                                                                                                                                                                                                                                                                                                 ;
;   0.148 ;   0.148  ; RR ; IC   ; 1      ; MLABCELL_X165_Y216_N18 ; Combinational cell ; clock~FITTER_INSERTED_0|datae                                                                                                                                                                                                                                                                         ;
;   0.190 ;   0.042  ; RR ; CELL ; 456    ; MLABCELL_X165_Y216_N18 ; Combinational cell ; clock~FITTER_INSERTED_0|combout                                                                                                                                                                                                                                                                       ;
;   0.190 ;   0.000  ; RR ; IC   ; 1      ; Boundary Port          ; N/A                ; kernel_3mm_inst|clock|input                                                                                                                                                                                                                                                                           ;
;   0.190 ;   0.000  ; RR ; CELL ; 6552   ; Boundary Port          ; N/A                ; kernel_3mm_inst|clock                                                                                                                                                                                                                                                                                 ;
;   1.064 ;   0.874  ; RR ; IC   ; 1      ; FF_X161_Y196_N50       ; ALM Register       ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B4|thekernel_3mm_B4_merge|thekernel_3mm_B4_merge_storage|thekernel_3mm_B4_merge_storage|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head|clk ;
;   1.064 ;   0.000  ; RR ; CELL ; 1      ; FF_X161_Y196_N50       ; ALM Register       ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B4|thekernel_3mm_B4_merge|thekernel_3mm_B4_merge_storage|thekernel_3mm_B4_merge_storage|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head     ;
;   0.831 ;   -0.233 ;    ;      ;        ;                        ;                    ; clock pessimism removed                                                                                                                                                                                                                                                                               ;
;   0.825 ;   -0.006 ;    ;      ;        ;                        ;                    ; advanced clock effects                                                                                                                                                                                                                                                                                ;
; 0.786   ; -0.039   ;    ; uTh  ; 1      ; FF_X161_Y196_N50       ; ALM Register       ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B4|thekernel_3mm_B4_merge|thekernel_3mm_B4_merge_storage|thekernel_3mm_B4_merge_storage|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head     ;
+---------+----------+----+------+--------+------------------------+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #8: Removal slack is 0.254 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                           ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B4|thekernel_3mm_B4_merge|thekernel_3mm_B4_merge_storage|thekernel_3mm_B4_merge_storage|ms.acl_mid_speed_fifo_inst|resetn_delayed[1]                                                            ;
; To Node                         ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B4|thekernel_3mm_B4_merge|thekernel_3mm_B4_merge_storage|thekernel_3mm_B4_merge_storage|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[0] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                             ;
; Data Arrival Time               ; 1.040                                                                                                                                                                                                                                                                                                ;
; Data Required Time              ; 0.786                                                                                                                                                                                                                                                                                                ;
; Slack                           ; 0.254                                                                                                                                                                                                                                                                                                ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                                ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.008 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.223 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 0.782       ; 96         ; 0.000 ; 0.670 ;
;    Cell                ;       ; 3     ; 0.035       ; 4          ; 0.000 ; 0.035 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.083       ; 37         ; 0.083 ; 0.083 ;
;    Cell                ;       ; 2     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                ;       ; 1     ; 0.140       ; 63         ; 0.140 ; 0.140 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.022       ; 96         ; 0.000 ; 0.874 ;
;    Cell                ;       ; 3     ; 0.042       ; 4          ; 0.000 ; 0.042 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                ;
+---------+---------+----+------+--------+------------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location               ; Element Type       ; Element                                                                                                                                                                                                                                                                                                   ;
+---------+---------+----+------+--------+------------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                        ;                    ; launch edge time                                                                                                                                                                                                                                                                                          ;
; 0.817   ; 0.817   ;    ;      ;        ;                        ;                    ; clock path                                                                                                                                                                                                                                                                                                ;
;   0.000 ;   0.000 ;    ;      ;        ;                        ;                    ; source latency                                                                                                                                                                                                                                                                                            ;
;   0.000 ;   0.000 ;    ;      ; 1      ; MLABCELL_X165_Y216_N3  ; Combinational cell ; clock                                                                                                                                                                                                                                                                                                     ;
;   0.112 ;   0.112 ; RR ; IC   ; 1      ; MLABCELL_X165_Y216_N18 ; Combinational cell ; clock~FITTER_INSERTED_0|datae                                                                                                                                                                                                                                                                             ;
;   0.147 ;   0.035 ; RR ; CELL ; 456    ; MLABCELL_X165_Y216_N18 ; Combinational cell ; clock~FITTER_INSERTED_0|combout                                                                                                                                                                                                                                                                           ;
;   0.147 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port          ; N/A                ; kernel_3mm_inst|clock|input                                                                                                                                                                                                                                                                               ;
;   0.147 ;   0.000 ; RR ; CELL ; 6552   ; Boundary Port          ; N/A                ; kernel_3mm_inst|clock                                                                                                                                                                                                                                                                                     ;
;   0.817 ;   0.670 ; RR ; IC   ; 1      ; FF_X162_Y196_N41       ; ALM Register       ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B4|thekernel_3mm_B4_merge|thekernel_3mm_B4_merge_storage|thekernel_3mm_B4_merge_storage|ms.acl_mid_speed_fifo_inst|resetn_delayed[1]|clk                                                             ;
;   0.817 ;   0.000 ; RR ; CELL ; 1      ; FF_X162_Y196_N41       ; ALM Register       ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B4|thekernel_3mm_B4_merge|thekernel_3mm_B4_merge_storage|thekernel_3mm_B4_merge_storage|ms.acl_mid_speed_fifo_inst|resetn_delayed[1]                                                                 ;
; 1.040   ; 0.223   ;    ;      ;        ;                        ;                    ; data path                                                                                                                                                                                                                                                                                                 ;
;   0.957 ;   0.140 ; RR ; uTco ; 2      ; FF_X162_Y196_N41       ; ALM Register       ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B4|thekernel_3mm_B4_merge|thekernel_3mm_B4_merge_storage|thekernel_3mm_B4_merge_storage|ms.acl_mid_speed_fifo_inst|resetn_delayed[1]|q                                                               ;
;   0.957 ;   0.000 ; RR ; CELL ; 3      ; FF_X162_Y196_N41       ; ALM Register       ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B4|thekernel_3mm_B4_merge|thekernel_3mm_B4_merge_storage|thekernel_3mm_B4_merge_storage|ms.acl_mid_speed_fifo_inst|resetn_delayed[1]~la_lab/laboutb[7]                                               ;
;   1.040 ;   0.083 ; RR ; IC   ; 1      ; FF_X161_Y196_N53       ; ALM Register       ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B4|thekernel_3mm_B4_merge|thekernel_3mm_B4_merge_storage|thekernel_3mm_B4_merge_storage|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[0]|clrn ;
;   1.040 ;   0.000 ; RR ; CELL ; 1      ; FF_X161_Y196_N53       ; ALM Register       ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B4|thekernel_3mm_B4_merge|thekernel_3mm_B4_merge_storage|thekernel_3mm_B4_merge_storage|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[0]      ;
+---------+---------+----+------+--------+------------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                               ;
+---------+----------+----+------+--------+------------------------+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location               ; Element Type       ; Element                                                                                                                                                                                                                                                                                                  ;
+---------+----------+----+------+--------+------------------------+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                        ;                    ; latch edge time                                                                                                                                                                                                                                                                                          ;
; 0.825   ; 0.825    ;    ;      ;        ;                        ;                    ; clock path                                                                                                                                                                                                                                                                                               ;
;   0.000 ;   0.000  ;    ;      ;        ;                        ;                    ; source latency                                                                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000  ;    ;      ; 1      ; MLABCELL_X165_Y216_N3  ; Combinational cell ; clock                                                                                                                                                                                                                                                                                                    ;
;   0.148 ;   0.148  ; RR ; IC   ; 1      ; MLABCELL_X165_Y216_N18 ; Combinational cell ; clock~FITTER_INSERTED_0|datae                                                                                                                                                                                                                                                                            ;
;   0.190 ;   0.042  ; RR ; CELL ; 456    ; MLABCELL_X165_Y216_N18 ; Combinational cell ; clock~FITTER_INSERTED_0|combout                                                                                                                                                                                                                                                                          ;
;   0.190 ;   0.000  ; RR ; IC   ; 1      ; Boundary Port          ; N/A                ; kernel_3mm_inst|clock|input                                                                                                                                                                                                                                                                              ;
;   0.190 ;   0.000  ; RR ; CELL ; 6552   ; Boundary Port          ; N/A                ; kernel_3mm_inst|clock                                                                                                                                                                                                                                                                                    ;
;   1.064 ;   0.874  ; RR ; IC   ; 1      ; FF_X161_Y196_N53       ; ALM Register       ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B4|thekernel_3mm_B4_merge|thekernel_3mm_B4_merge_storage|thekernel_3mm_B4_merge_storage|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[0]|clk ;
;   1.064 ;   0.000  ; RR ; CELL ; 1      ; FF_X161_Y196_N53       ; ALM Register       ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B4|thekernel_3mm_B4_merge|thekernel_3mm_B4_merge_storage|thekernel_3mm_B4_merge_storage|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[0]     ;
;   0.831 ;   -0.233 ;    ;      ;        ;                        ;                    ; clock pessimism removed                                                                                                                                                                                                                                                                                  ;
;   0.825 ;   -0.006 ;    ;      ;        ;                        ;                    ; advanced clock effects                                                                                                                                                                                                                                                                                   ;
; 0.786   ; -0.039   ;    ; uTh  ; 1      ; FF_X161_Y196_N53       ; ALM Register       ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B4|thekernel_3mm_B4_merge|thekernel_3mm_B4_merge_storage|thekernel_3mm_B4_merge_storage|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[0]     ;
+---------+----------+----+------+--------+------------------------+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #9: Removal slack is 0.254 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                           ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B4|thekernel_3mm_B4_merge|thekernel_3mm_B4_merge_storage|thekernel_3mm_B4_merge_storage|ms.acl_mid_speed_fifo_inst|resetn_delayed[1]                                                            ;
; To Node                         ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B4|thekernel_3mm_B4_merge|thekernel_3mm_B4_merge_storage|thekernel_3mm_B4_merge_storage|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                             ;
; Data Arrival Time               ; 1.040                                                                                                                                                                                                                                                                                                ;
; Data Required Time              ; 0.786                                                                                                                                                                                                                                                                                                ;
; Slack                           ; 0.254                                                                                                                                                                                                                                                                                                ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                                ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.008 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.223 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 0.782       ; 96         ; 0.000 ; 0.670 ;
;    Cell                ;       ; 3     ; 0.035       ; 4          ; 0.000 ; 0.035 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.083       ; 37         ; 0.083 ; 0.083 ;
;    Cell                ;       ; 2     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                ;       ; 1     ; 0.140       ; 63         ; 0.140 ; 0.140 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.022       ; 96         ; 0.000 ; 0.874 ;
;    Cell                ;       ; 3     ; 0.042       ; 4          ; 0.000 ; 0.042 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                ;
+---------+---------+----+------+--------+------------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location               ; Element Type       ; Element                                                                                                                                                                                                                                                                                                   ;
+---------+---------+----+------+--------+------------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                        ;                    ; launch edge time                                                                                                                                                                                                                                                                                          ;
; 0.817   ; 0.817   ;    ;      ;        ;                        ;                    ; clock path                                                                                                                                                                                                                                                                                                ;
;   0.000 ;   0.000 ;    ;      ;        ;                        ;                    ; source latency                                                                                                                                                                                                                                                                                            ;
;   0.000 ;   0.000 ;    ;      ; 1      ; MLABCELL_X165_Y216_N3  ; Combinational cell ; clock                                                                                                                                                                                                                                                                                                     ;
;   0.112 ;   0.112 ; RR ; IC   ; 1      ; MLABCELL_X165_Y216_N18 ; Combinational cell ; clock~FITTER_INSERTED_0|datae                                                                                                                                                                                                                                                                             ;
;   0.147 ;   0.035 ; RR ; CELL ; 456    ; MLABCELL_X165_Y216_N18 ; Combinational cell ; clock~FITTER_INSERTED_0|combout                                                                                                                                                                                                                                                                           ;
;   0.147 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port          ; N/A                ; kernel_3mm_inst|clock|input                                                                                                                                                                                                                                                                               ;
;   0.147 ;   0.000 ; RR ; CELL ; 6552   ; Boundary Port          ; N/A                ; kernel_3mm_inst|clock                                                                                                                                                                                                                                                                                     ;
;   0.817 ;   0.670 ; RR ; IC   ; 1      ; FF_X162_Y196_N41       ; ALM Register       ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B4|thekernel_3mm_B4_merge|thekernel_3mm_B4_merge_storage|thekernel_3mm_B4_merge_storage|ms.acl_mid_speed_fifo_inst|resetn_delayed[1]|clk                                                             ;
;   0.817 ;   0.000 ; RR ; CELL ; 1      ; FF_X162_Y196_N41       ; ALM Register       ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B4|thekernel_3mm_B4_merge|thekernel_3mm_B4_merge_storage|thekernel_3mm_B4_merge_storage|ms.acl_mid_speed_fifo_inst|resetn_delayed[1]                                                                 ;
; 1.040   ; 0.223   ;    ;      ;        ;                        ;                    ; data path                                                                                                                                                                                                                                                                                                 ;
;   0.957 ;   0.140 ; RR ; uTco ; 2      ; FF_X162_Y196_N41       ; ALM Register       ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B4|thekernel_3mm_B4_merge|thekernel_3mm_B4_merge_storage|thekernel_3mm_B4_merge_storage|ms.acl_mid_speed_fifo_inst|resetn_delayed[1]|q                                                               ;
;   0.957 ;   0.000 ; RR ; CELL ; 3      ; FF_X162_Y196_N41       ; ALM Register       ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B4|thekernel_3mm_B4_merge|thekernel_3mm_B4_merge_storage|thekernel_3mm_B4_merge_storage|ms.acl_mid_speed_fifo_inst|resetn_delayed[1]~la_lab/laboutb[7]                                               ;
;   1.040 ;   0.083 ; RR ; IC   ; 1      ; FF_X161_Y196_N26       ; ALM Register       ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B4|thekernel_3mm_B4_merge|thekernel_3mm_B4_merge_storage|thekernel_3mm_B4_merge_storage|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|clrn ;
;   1.040 ;   0.000 ; RR ; CELL ; 1      ; FF_X161_Y196_N26       ; ALM Register       ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B4|thekernel_3mm_B4_merge|thekernel_3mm_B4_merge_storage|thekernel_3mm_B4_merge_storage|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]      ;
+---------+---------+----+------+--------+------------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                               ;
+---------+----------+----+------+--------+------------------------+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location               ; Element Type       ; Element                                                                                                                                                                                                                                                                                                  ;
+---------+----------+----+------+--------+------------------------+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                        ;                    ; latch edge time                                                                                                                                                                                                                                                                                          ;
; 0.825   ; 0.825    ;    ;      ;        ;                        ;                    ; clock path                                                                                                                                                                                                                                                                                               ;
;   0.000 ;   0.000  ;    ;      ;        ;                        ;                    ; source latency                                                                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000  ;    ;      ; 1      ; MLABCELL_X165_Y216_N3  ; Combinational cell ; clock                                                                                                                                                                                                                                                                                                    ;
;   0.148 ;   0.148  ; RR ; IC   ; 1      ; MLABCELL_X165_Y216_N18 ; Combinational cell ; clock~FITTER_INSERTED_0|datae                                                                                                                                                                                                                                                                            ;
;   0.190 ;   0.042  ; RR ; CELL ; 456    ; MLABCELL_X165_Y216_N18 ; Combinational cell ; clock~FITTER_INSERTED_0|combout                                                                                                                                                                                                                                                                          ;
;   0.190 ;   0.000  ; RR ; IC   ; 1      ; Boundary Port          ; N/A                ; kernel_3mm_inst|clock|input                                                                                                                                                                                                                                                                              ;
;   0.190 ;   0.000  ; RR ; CELL ; 6552   ; Boundary Port          ; N/A                ; kernel_3mm_inst|clock                                                                                                                                                                                                                                                                                    ;
;   1.064 ;   0.874  ; RR ; IC   ; 1      ; FF_X161_Y196_N26       ; ALM Register       ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B4|thekernel_3mm_B4_merge|thekernel_3mm_B4_merge_storage|thekernel_3mm_B4_merge_storage|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|clk ;
;   1.064 ;   0.000  ; RR ; CELL ; 1      ; FF_X161_Y196_N26       ; ALM Register       ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B4|thekernel_3mm_B4_merge|thekernel_3mm_B4_merge_storage|thekernel_3mm_B4_merge_storage|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]     ;
;   0.831 ;   -0.233 ;    ;      ;        ;                        ;                    ; clock pessimism removed                                                                                                                                                                                                                                                                                  ;
;   0.825 ;   -0.006 ;    ;      ;        ;                        ;                    ; advanced clock effects                                                                                                                                                                                                                                                                                   ;
; 0.786   ; -0.039   ;    ; uTh  ; 1      ; FF_X161_Y196_N26       ; ALM Register       ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B4|thekernel_3mm_B4_merge|thekernel_3mm_B4_merge_storage|thekernel_3mm_B4_merge_storage|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]     ;
+---------+----------+----+------+--------+------------------------+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #10: Removal slack is 0.256 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                            ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                 ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B13|thekernel_3mm_B13_merge|thekernel_3mm_B13_merge_storage|thekernel_3mm_B13_merge_storage|ms.acl_mid_speed_fifo_inst|resetn_delayed[1]                                                         ;
; To Node                         ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B13|thekernel_3mm_B13_merge|thekernel_3mm_B13_merge_storage|thekernel_3mm_B13_merge_storage|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                 ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                 ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                              ;
; Data Arrival Time               ; 1.025                                                                                                                                                                                                                                                                                                 ;
; Data Required Time              ; 0.769                                                                                                                                                                                                                                                                                                 ;
; Slack                           ; 0.256                                                                                                                                                                                                                                                                                                 ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                                 ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.220 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 0.770       ; 96         ; 0.000 ; 0.658 ;
;    Cell                ;       ; 3     ; 0.035       ; 4          ; 0.000 ; 0.035 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.081       ; 37         ; 0.081 ; 0.081 ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                ;       ; 1     ; 0.139       ; 63         ; 0.139 ; 0.139 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.010       ; 96         ; 0.000 ; 0.862 ;
;    Cell                ;       ; 3     ; 0.042       ; 4          ; 0.000 ; 0.042 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+---------+----+------+--------+------------------------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location               ; Element Type       ; Element                                                                                                                                                                                                                                                                                                    ;
+---------+---------+----+------+--------+------------------------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                        ;                    ; launch edge time                                                                                                                                                                                                                                                                                           ;
; 0.805   ; 0.805   ;    ;      ;        ;                        ;                    ; clock path                                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000 ;    ;      ;        ;                        ;                    ; source latency                                                                                                                                                                                                                                                                                             ;
;   0.000 ;   0.000 ;    ;      ; 1      ; MLABCELL_X165_Y216_N3  ; Combinational cell ; clock                                                                                                                                                                                                                                                                                                      ;
;   0.112 ;   0.112 ; RR ; IC   ; 1      ; MLABCELL_X165_Y216_N18 ; Combinational cell ; clock~FITTER_INSERTED_0|datae                                                                                                                                                                                                                                                                              ;
;   0.147 ;   0.035 ; RR ; CELL ; 456    ; MLABCELL_X165_Y216_N18 ; Combinational cell ; clock~FITTER_INSERTED_0|combout                                                                                                                                                                                                                                                                            ;
;   0.147 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port          ; N/A                ; kernel_3mm_inst|clock|input                                                                                                                                                                                                                                                                                ;
;   0.147 ;   0.000 ; RR ; CELL ; 6552   ; Boundary Port          ; N/A                ; kernel_3mm_inst|clock                                                                                                                                                                                                                                                                                      ;
;   0.805 ;   0.658 ; RR ; IC   ; 1      ; FF_X172_Y199_N32       ; ALM Register       ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B13|thekernel_3mm_B13_merge|thekernel_3mm_B13_merge_storage|thekernel_3mm_B13_merge_storage|ms.acl_mid_speed_fifo_inst|resetn_delayed[1]|clk                                                          ;
;   0.805 ;   0.000 ; RR ; CELL ; 1      ; FF_X172_Y199_N32       ; ALM Register       ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B13|thekernel_3mm_B13_merge|thekernel_3mm_B13_merge_storage|thekernel_3mm_B13_merge_storage|ms.acl_mid_speed_fifo_inst|resetn_delayed[1]                                                              ;
; 1.025   ; 0.220   ;    ;      ;        ;                        ;                    ; data path                                                                                                                                                                                                                                                                                                  ;
;   0.944 ;   0.139 ; RR ; uTco ; 3      ; FF_X172_Y199_N32       ; ALM Register       ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B13|thekernel_3mm_B13_merge|thekernel_3mm_B13_merge_storage|thekernel_3mm_B13_merge_storage|ms.acl_mid_speed_fifo_inst|resetn_delayed[1]|q                                                            ;
;   1.025 ;   0.081 ; RR ; IC   ; 1      ; FF_X172_Y199_N38       ; ALM Register       ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B13|thekernel_3mm_B13_merge|thekernel_3mm_B13_merge_storage|thekernel_3mm_B13_merge_storage|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head|clrn ;
;   1.025 ;   0.000 ; RR ; CELL ; 1      ; FF_X172_Y199_N38       ; ALM Register       ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B13|thekernel_3mm_B13_merge|thekernel_3mm_B13_merge_storage|thekernel_3mm_B13_merge_storage|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head      ;
+---------+---------+----+------+--------+------------------------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                ;
+---------+----------+----+------+--------+------------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location               ; Element Type       ; Element                                                                                                                                                                                                                                                                                                   ;
+---------+----------+----+------+--------+------------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                        ;                    ; latch edge time                                                                                                                                                                                                                                                                                           ;
; 0.805   ; 0.805    ;    ;      ;        ;                        ;                    ; clock path                                                                                                                                                                                                                                                                                                ;
;   0.000 ;   0.000  ;    ;      ;        ;                        ;                    ; source latency                                                                                                                                                                                                                                                                                            ;
;   0.000 ;   0.000  ;    ;      ; 1      ; MLABCELL_X165_Y216_N3  ; Combinational cell ; clock                                                                                                                                                                                                                                                                                                     ;
;   0.148 ;   0.148  ; RR ; IC   ; 1      ; MLABCELL_X165_Y216_N18 ; Combinational cell ; clock~FITTER_INSERTED_0|datae                                                                                                                                                                                                                                                                             ;
;   0.190 ;   0.042  ; RR ; CELL ; 456    ; MLABCELL_X165_Y216_N18 ; Combinational cell ; clock~FITTER_INSERTED_0|combout                                                                                                                                                                                                                                                                           ;
;   0.190 ;   0.000  ; RR ; IC   ; 1      ; Boundary Port          ; N/A                ; kernel_3mm_inst|clock|input                                                                                                                                                                                                                                                                               ;
;   0.190 ;   0.000  ; RR ; CELL ; 6552   ; Boundary Port          ; N/A                ; kernel_3mm_inst|clock                                                                                                                                                                                                                                                                                     ;
;   1.052 ;   0.862  ; RR ; IC   ; 1      ; FF_X172_Y199_N38       ; ALM Register       ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B13|thekernel_3mm_B13_merge|thekernel_3mm_B13_merge_storage|thekernel_3mm_B13_merge_storage|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head|clk ;
;   1.052 ;   0.000  ; RR ; CELL ; 1      ; FF_X172_Y199_N38       ; ALM Register       ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B13|thekernel_3mm_B13_merge|thekernel_3mm_B13_merge_storage|thekernel_3mm_B13_merge_storage|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head     ;
;   0.805 ;   -0.247 ;    ;      ;        ;                        ;                    ; clock pessimism removed                                                                                                                                                                                                                                                                                   ;
; 0.769   ; -0.036   ;    ; uTh  ; 1      ; FF_X172_Y199_N38       ; ALM Register       ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B13|thekernel_3mm_B13_merge|thekernel_3mm_B13_merge_storage|thekernel_3mm_B13_merge_storage|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head     ;
+---------+----------+----+------+--------+------------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info (20030): Parallel compilation is enabled and will use 16 of the 40 processors detected
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 21.4.0 Build 67 12/06/2021 SC Pro Edition
    Info: Processing started: Thu Apr 27 14:50:22 2023
    Info: System process ID: 140959
Info: Command: quartus_sta quartus_compile -c quartus_compile --mode=finalize
Info: Using INI file /home/dirren/IntelHLS/3mm/test-fpga.prj/quartus/quartus.ini
Info: qsta_default_script.tcl version: #1
Info (16677): Loading final database.
Info (16734): Loading "final" snapshot for partition "root_partition".
Info (16734): Loading "final" snapshot for partition "component_kernel_3mm".
Info (16678): Successfully loaded final database: elapsed time is 00:00:16.
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '100'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '-40'.
Info (19539): Reading the HDL-embedded SDC files elapsed 00:00:00.
Info (332104): Reading SDC File: 'quartus_compile.sdc'
Info (19449): Reading SDC files elapsed 00:00:00.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332154): The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Critical Warning (332148): Timing requirements not met
    Info (19062): For recommendations on closing timing for HyperFlex architectures, run Fast Forward Timing Closure Recommendations in the Compilation Dashboard.
Info (332146): Worst-case setup slack is -0.042
    Info (332119):     Slack       End Point TNS Failing End Points      Clock Worst-Case Operating Conditions 
    Info (332119): ========= =================== ========= ========== ===================== 
    Info (332119):    -0.042              -0.119         9      clock Slow 900mV 100C Model 
Info (332146): Worst-case hold slack is 0.003
    Info (332119):     Slack       End Point TNS Failing End Points      Clock Worst-Case Operating Conditions 
    Info (332119): ========= =================== ========= ========== ===================== 
    Info (332119):     0.003               0.000         0      clock Slow 900mV -40C Model 
Info (332146): Worst-case recovery slack is 0.018
    Info (332119):     Slack       End Point TNS Failing End Points      Clock Worst-Case Operating Conditions 
    Info (332119): ========= =================== ========= ========== ===================== 
    Info (332119):     0.018               0.000         0      clock 1 Slow vid1 -40C Model 
Info (332146): Worst-case removal slack is 0.252
    Info (332119):     Slack       End Point TNS Failing End Points      Clock Worst-Case Operating Conditions 
    Info (332119): ========= =================== ========= ========== ===================== 
    Info (332119):     0.252               0.000         0      clock Fast 900mV -40C Model 
Info (332140): No Setup paths to report
Info (332140): No Recovery paths to report
Info (332146): Worst-case minimum pulse width slack is -0.171
    Info (332119):     Slack       End Point TNS Failing End Points      Clock Worst-Case Operating Conditions 
    Info (332119): ========= =================== ========= ========== ===================== 
    Info (332119):    -0.171              -1.540        34      clock Slow 900mV -40C Model 
Info (332114): Report Metastability (1 Slow vid1 100C Model): Found 207 synchronizer chains.
    Info (332114): Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 207
    Info (332114): Shortest Synchronizer Chain: 3 Registers
    Info (332114): Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 0, or 0.0%.
    Info (332114): Number of Chains Excluded from MTBF Analysis: 0, or 0.0%
    Info (332114): 
Worst Case Available Settling Time: 1.288 ns

    Info (332114): Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
    Info (332114):   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2382.8
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 4590.3
Info (332114): Report Metastability (1 Slow vid1 -40C Model): Found 207 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.

    Info (332114): Number of Synchronizer Chains Found: 207
    Info (332114): Shortest Synchronizer Chain: 3 Registers
    Info (332114): Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 7, or 3.4%.
    Info (332114): Number of Chains Excluded from MTBF Analysis: 0, or 0.0%
Info (332114): Report Metastability (Slow 900mV 100C Model): Found 207 synchronizer chains.
    Info (332114): Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 207
    Info (332114): Shortest Synchronizer Chain: 3 Registers
    Info (332114): Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 0, or 0.0%.
    Info (332114): Number of Chains Excluded from MTBF Analysis: 0, or 0.0%
    Info (332114): 
Worst Case Available Settling Time: 1.227 ns

    Info (332114): Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
    Info (332114):   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2382.8
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 4590.3
Info (332114): Report Metastability (Slow 900mV -40C Model): Found 207 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.

    Info (332114): Number of Synchronizer Chains Found: 207
    Info (332114): Shortest Synchronizer Chain: 3 Registers
    Info (332114): Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 6, or 2.9%.
    Info (332114): Number of Chains Excluded from MTBF Analysis: 0, or 0.0%
Info (332114): Report Metastability (Fast 900mV 100C Model): Found 207 synchronizer chains.
    Info (332114): Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 207
    Info (332114): Shortest Synchronizer Chain: 3 Registers
    Info (332114): Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 0, or 0.0%.
    Info (332114): Number of Chains Excluded from MTBF Analysis: 0, or 0.0%
    Info (332114): 
Worst Case Available Settling Time: 1.412 ns

    Info (332114): Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
    Info (332114):   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2382.8
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 4590.3
Info (332114): Report Metastability (Fast 900mV -40C Model): Found 207 synchronizer chains.
    Info (332114): Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 207
    Info (332114): Shortest Synchronizer Chain: 3 Registers
    Info (332114): Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 0, or 0.0%.
    Info (332114): Number of Chains Excluded from MTBF Analysis: 0, or 0.0%
    Info (332114): 
Worst Case Available Settling Time: 1.569 ns

    Info (332114): Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
    Info (332114):   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 123.6
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 4590.3
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info (21615): Running Design Assistant Rules for snapshot 'final'
Info: No waiver waived any violations
Info (22360): Design Assistant Results: 81 of 85 rules passed in snapshot 'final'
Info (21661): Design Assistant Results: 0 of 36 High severity rules issued violations in snapshot 'final'
Info (21621): Design Assistant Results: 4 of 33 Medium severity rules issued violations in snapshot 'final'. Please refer to DRC report '/home/dirren/IntelHLS/3mm/test-fpga.prj/quartus/quartus_compile.tq.drc.signoff.rpt' for more information
Info (21622): Design Assistant Results: 0 of 16 Low severity rules issued violations in snapshot 'final'
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 6487 megabytes
    Info: Processing ended: Thu Apr 27 14:50:49 2023
    Info: Elapsed time: 00:00:27
    Info: System process ID: 140959


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 451   ; 451  ;
; Unconstrained Input Port Paths  ; 453   ; 453  ;
; Unconstrained Output Ports      ; 2     ; 2    ;
; Unconstrained Output Port Paths ; 2     ; 2    ;
+---------------------------------+-------+------+


+-------------------------------------+
; Clock Status Summary                ;
+--------+-------+------+-------------+
; Target ; Clock ; Type ; Status      ;
+--------+-------+------+-------------+
; clock  ; clock ; Base ; Constrained ;
+--------+-------+------+-------------+


+------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                  ;
+---------------------+--------------------------------------------------------------------------------------+
; Input Port          ; Comment                                                                              ;
+---------------------+--------------------------------------------------------------------------------------+
; resetn              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_start[0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_stall[0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_A[0]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_A[1]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_A[2]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_A[3]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_A[4]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_A[5]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_A[6]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_A[7]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_A[8]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_A[9]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_A[10]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_A[11]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_A[12]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_A[13]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_A[14]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_A[15]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_A[16]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_A[17]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_A[18]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_A[19]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_A[20]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_A[21]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_A[22]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_A[23]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_A[24]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_A[25]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_A[26]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_A[27]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_A[28]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_A[29]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_A[30]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_A[31]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_A[32]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_A[33]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_A[34]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_A[35]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_A[36]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_A[37]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_A[38]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_A[39]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_A[40]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_A[41]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_A[42]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_A[43]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_A[44]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_A[45]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_A[46]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_A[47]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_A[48]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_A[49]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_A[50]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_A[51]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_A[52]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_A[53]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_A[54]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_A[55]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_A[56]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_A[57]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_A[58]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_A[59]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_A[60]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_A[61]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_A[62]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_A[63]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_B[0]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_B[1]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_B[2]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_B[3]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_B[4]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_B[5]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_B[6]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_B[7]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_B[8]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_B[9]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_B[10]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_B[11]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_B[12]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_B[13]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_B[14]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_B[15]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_B[16]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_B[17]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_B[18]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_B[19]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_B[20]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_B[21]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_B[22]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_B[23]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_B[24]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_B[25]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_B[26]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_B[27]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_B[28]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_B[29]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_B[30]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_B[31]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_B[32]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_B[33]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_B[34]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_B[35]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_B[36]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_B[37]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_B[38]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_B[39]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_B[40]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_B[41]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_B[42]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_B[43]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_B[44]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_B[45]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_B[46]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_B[47]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_B[48]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_B[49]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_B[50]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_B[51]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_B[52]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_B[53]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_B[54]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_B[55]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_B[56]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_B[57]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_B[58]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_B[59]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_B[60]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_B[61]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_B[62]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_B[63]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_C[0]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_C[1]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_C[2]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_C[3]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_C[4]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_C[5]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_C[6]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_C[7]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_C[8]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_C[9]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_C[10]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_C[11]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_C[12]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_C[13]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_C[14]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_C[15]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_C[16]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_C[17]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_C[18]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_C[19]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_C[20]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_C[21]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_C[22]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_C[23]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_C[24]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_C[25]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_C[26]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_C[27]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_C[28]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_C[29]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_C[30]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_C[31]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_C[32]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_C[33]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_C[34]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_C[35]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_C[36]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_C[37]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_C[38]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_C[39]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_C[40]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_C[41]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_C[42]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_C[43]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_C[44]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_C[45]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_C[46]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_C[47]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_C[48]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_C[49]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_C[50]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_C[51]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_C[52]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_C[53]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_C[54]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_C[55]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_C[56]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_C[57]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_C[58]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_C[59]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_C[60]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_C[61]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_C[62]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_C[63]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_D[0]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_D[1]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_D[2]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_D[3]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_D[4]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_D[5]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_D[6]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_D[7]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_D[8]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_D[9]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_D[10]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_D[11]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_D[12]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_D[13]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_D[14]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_D[15]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_D[16]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_D[17]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_D[18]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_D[19]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_D[20]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_D[21]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_D[22]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_D[23]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_D[24]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_D[25]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_D[26]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_D[27]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_D[28]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_D[29]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_D[30]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_D[31]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_D[32]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_D[33]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_D[34]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_D[35]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_D[36]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_D[37]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_D[38]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_D[39]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_D[40]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_D[41]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_D[42]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_D[43]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_D[44]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_D[45]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_D[46]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_D[47]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_D[48]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_D[49]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_D[50]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_D[51]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_D[52]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_D[53]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_D[54]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_D[55]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_D[56]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_D[57]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_D[58]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_D[59]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_D[60]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_D[61]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_D[62]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_D[63]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_E[0]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_E[1]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_E[2]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_E[3]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_E[4]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_E[5]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_E[6]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_E[7]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_E[8]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_E[9]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_E[10]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_E[11]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_E[12]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_E[13]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_E[14]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_E[15]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_E[16]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_E[17]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_E[18]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_E[19]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_E[20]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_E[21]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_E[22]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_E[23]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_E[24]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_E[25]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_E[26]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_E[27]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_E[28]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_E[29]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_E[30]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_E[31]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_E[32]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_E[33]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_E[34]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_E[35]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_E[36]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_E[37]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_E[38]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_E[39]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_E[40]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_E[41]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_E[42]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_E[43]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_E[44]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_E[45]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_E[46]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_E[47]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_E[48]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_E[49]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_E[50]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_E[51]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_E[52]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_E[53]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_E[54]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_E[55]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_E[56]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_E[57]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_E[58]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_E[59]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_E[60]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_E[61]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_E[62]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_E[63]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_F[0]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_F[1]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_F[2]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_F[3]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_F[4]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_F[5]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_F[6]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_F[7]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_F[8]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_F[9]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_F[10]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_F[11]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_F[12]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_F[13]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_F[14]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_F[15]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_F[16]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_F[17]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_F[18]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_F[19]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_F[20]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_F[21]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_F[22]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_F[23]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_F[24]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_F[25]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_F[26]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_F[27]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_F[28]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_F[29]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_F[30]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_F[31]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_F[32]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_F[33]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_F[34]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_F[35]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_F[36]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_F[37]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_F[38]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_F[39]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_F[40]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_F[41]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_F[42]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_F[43]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_F[44]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_F[45]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_F[46]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_F[47]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_F[48]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_F[49]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_F[50]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_F[51]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_F[52]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_F[53]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_F[54]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_F[55]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_F[56]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_F[57]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_F[58]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_F[59]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_F[60]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_F[61]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_F[62]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_F[63]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_G[0]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_G[1]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_G[2]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_G[3]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_G[4]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_G[5]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_G[6]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_G[7]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_G[8]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_G[9]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_G[10]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_G[11]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_G[12]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_G[13]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_G[14]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_G[15]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_G[16]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_G[17]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_G[18]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_G[19]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_G[20]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_G[21]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_G[22]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_G[23]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_G[24]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_G[25]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_G[26]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_G[27]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_G[28]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_G[29]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_G[30]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_G[31]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_G[32]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_G[33]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_G[34]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_G[35]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_G[36]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_G[37]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_G[38]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_G[39]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_G[40]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_G[41]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_G[42]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_G[43]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_G[44]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_G[45]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_G[46]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_G[47]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_G[48]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_G[49]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_G[50]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_G[51]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_G[52]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_G[53]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_G[54]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_G[55]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_G[56]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_G[57]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_G[58]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_G[59]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_G[60]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_G[61]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_G[62]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_G[63]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+--------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                 ;
+--------------------+---------------------------------------------------------------------------------------+
; Output Port        ; Comment                                                                               ;
+--------------------+---------------------------------------------------------------------------------------+
; kernel_3mm_busy[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_done[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                  ;
+---------------------+--------------------------------------------------------------------------------------+
; Input Port          ; Comment                                                                              ;
+---------------------+--------------------------------------------------------------------------------------+
; resetn              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_start[0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_stall[0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_A[0]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_A[1]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_A[2]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_A[3]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_A[4]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_A[5]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_A[6]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_A[7]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_A[8]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_A[9]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_A[10]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_A[11]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_A[12]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_A[13]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_A[14]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_A[15]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_A[16]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_A[17]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_A[18]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_A[19]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_A[20]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_A[21]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_A[22]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_A[23]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_A[24]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_A[25]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_A[26]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_A[27]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_A[28]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_A[29]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_A[30]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_A[31]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_A[32]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_A[33]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_A[34]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_A[35]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_A[36]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_A[37]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_A[38]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_A[39]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_A[40]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_A[41]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_A[42]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_A[43]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_A[44]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_A[45]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_A[46]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_A[47]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_A[48]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_A[49]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_A[50]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_A[51]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_A[52]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_A[53]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_A[54]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_A[55]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_A[56]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_A[57]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_A[58]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_A[59]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_A[60]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_A[61]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_A[62]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_A[63]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_B[0]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_B[1]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_B[2]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_B[3]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_B[4]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_B[5]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_B[6]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_B[7]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_B[8]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_B[9]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_B[10]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_B[11]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_B[12]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_B[13]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_B[14]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_B[15]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_B[16]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_B[17]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_B[18]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_B[19]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_B[20]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_B[21]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_B[22]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_B[23]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_B[24]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_B[25]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_B[26]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_B[27]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_B[28]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_B[29]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_B[30]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_B[31]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_B[32]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_B[33]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_B[34]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_B[35]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_B[36]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_B[37]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_B[38]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_B[39]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_B[40]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_B[41]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_B[42]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_B[43]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_B[44]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_B[45]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_B[46]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_B[47]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_B[48]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_B[49]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_B[50]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_B[51]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_B[52]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_B[53]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_B[54]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_B[55]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_B[56]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_B[57]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_B[58]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_B[59]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_B[60]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_B[61]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_B[62]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_B[63]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_C[0]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_C[1]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_C[2]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_C[3]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_C[4]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_C[5]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_C[6]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_C[7]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_C[8]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_C[9]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_C[10]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_C[11]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_C[12]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_C[13]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_C[14]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_C[15]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_C[16]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_C[17]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_C[18]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_C[19]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_C[20]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_C[21]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_C[22]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_C[23]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_C[24]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_C[25]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_C[26]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_C[27]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_C[28]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_C[29]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_C[30]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_C[31]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_C[32]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_C[33]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_C[34]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_C[35]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_C[36]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_C[37]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_C[38]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_C[39]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_C[40]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_C[41]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_C[42]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_C[43]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_C[44]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_C[45]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_C[46]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_C[47]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_C[48]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_C[49]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_C[50]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_C[51]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_C[52]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_C[53]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_C[54]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_C[55]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_C[56]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_C[57]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_C[58]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_C[59]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_C[60]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_C[61]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_C[62]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_C[63]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_D[0]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_D[1]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_D[2]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_D[3]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_D[4]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_D[5]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_D[6]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_D[7]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_D[8]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_D[9]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_D[10]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_D[11]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_D[12]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_D[13]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_D[14]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_D[15]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_D[16]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_D[17]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_D[18]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_D[19]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_D[20]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_D[21]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_D[22]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_D[23]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_D[24]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_D[25]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_D[26]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_D[27]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_D[28]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_D[29]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_D[30]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_D[31]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_D[32]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_D[33]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_D[34]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_D[35]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_D[36]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_D[37]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_D[38]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_D[39]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_D[40]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_D[41]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_D[42]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_D[43]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_D[44]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_D[45]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_D[46]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_D[47]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_D[48]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_D[49]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_D[50]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_D[51]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_D[52]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_D[53]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_D[54]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_D[55]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_D[56]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_D[57]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_D[58]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_D[59]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_D[60]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_D[61]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_D[62]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_D[63]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_E[0]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_E[1]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_E[2]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_E[3]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_E[4]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_E[5]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_E[6]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_E[7]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_E[8]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_E[9]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_E[10]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_E[11]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_E[12]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_E[13]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_E[14]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_E[15]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_E[16]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_E[17]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_E[18]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_E[19]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_E[20]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_E[21]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_E[22]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_E[23]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_E[24]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_E[25]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_E[26]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_E[27]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_E[28]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_E[29]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_E[30]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_E[31]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_E[32]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_E[33]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_E[34]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_E[35]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_E[36]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_E[37]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_E[38]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_E[39]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_E[40]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_E[41]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_E[42]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_E[43]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_E[44]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_E[45]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_E[46]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_E[47]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_E[48]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_E[49]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_E[50]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_E[51]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_E[52]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_E[53]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_E[54]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_E[55]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_E[56]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_E[57]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_E[58]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_E[59]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_E[60]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_E[61]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_E[62]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_E[63]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_F[0]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_F[1]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_F[2]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_F[3]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_F[4]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_F[5]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_F[6]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_F[7]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_F[8]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_F[9]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_F[10]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_F[11]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_F[12]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_F[13]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_F[14]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_F[15]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_F[16]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_F[17]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_F[18]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_F[19]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_F[20]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_F[21]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_F[22]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_F[23]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_F[24]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_F[25]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_F[26]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_F[27]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_F[28]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_F[29]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_F[30]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_F[31]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_F[32]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_F[33]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_F[34]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_F[35]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_F[36]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_F[37]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_F[38]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_F[39]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_F[40]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_F[41]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_F[42]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_F[43]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_F[44]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_F[45]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_F[46]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_F[47]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_F[48]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_F[49]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_F[50]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_F[51]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_F[52]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_F[53]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_F[54]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_F[55]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_F[56]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_F[57]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_F[58]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_F[59]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_F[60]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_F[61]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_F[62]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_F[63]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_G[0]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_G[1]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_G[2]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_G[3]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_G[4]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_G[5]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_G[6]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_G[7]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_G[8]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_G[9]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_G[10]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_G[11]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_G[12]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_G[13]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_G[14]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_G[15]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_G[16]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_G[17]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_G[18]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_G[19]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_G[20]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_G[21]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_G[22]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_G[23]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_G[24]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_G[25]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_G[26]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_G[27]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_G[28]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_G[29]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_G[30]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_G[31]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_G[32]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_G[33]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_G[34]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_G[35]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_G[36]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_G[37]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_G[38]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_G[39]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_G[40]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_G[41]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_G[42]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_G[43]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_G[44]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_G[45]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_G[46]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_G[47]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_G[48]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_G[49]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_G[50]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_G[51]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_G[52]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_G[53]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_G[54]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_G[55]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_G[56]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_G[57]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_G[58]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_G[59]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_G[60]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_G[61]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_G[62]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_G[63]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+--------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                 ;
+--------------------+---------------------------------------------------------------------------------------+
; Output Port        ; Comment                                                                               ;
+--------------------+---------------------------------------------------------------------------------------+
; kernel_3mm_busy[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_3mm_done[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                          ;
+------------------+--------+-------+----------+---------+---------------------+
; Clock            ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack ; -0.042 ; 0.003 ; 0.018    ; 0.252   ; -0.171              ;
;  clock           ; -0.042 ; 0.003 ; 0.018    ; 0.252   ; -0.171              ;
; Design-wide TNS  ; -0.119 ; 0.0   ; 0.0      ; 0.0     ; -1.54               ;
;  clock           ; -0.119 ; 0.000 ; 0.000    ; 0.000   ; -1.540              ;
+------------------+--------+-------+----------+---------+---------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Design Assistant (Signoff) Results - 4 of 85 Rules Failed                                                                                                                                    ;
+------------------------------------------------------------------------------------------------------------+----------+------------+--------+------------------------------------------------+
; Rule                                                                                                       ; Severity ; Violations ; Waived ; Tags                                           ;
+------------------------------------------------------------------------------------------------------------+----------+------------+--------+------------------------------------------------+
; TMC-20213 - Paths Failing Setup Analysis with Locally Routed Clock                                         ; Medium   ; 90         ; 0      ; global-signal, clock-skew                      ;
; TMC-20221 - Nodes Failing Minimum Pulse Width Due to Clock Pulse Collapse                                  ; Medium   ; 34         ; 0      ; minimum-pulse-width                            ;
; TMC-20202 - Paths Failing Setup Analysis with High Logic Delay                                             ; Medium   ; 20         ; 0      ; intrinsic-margin, logic-levels                 ;
; TMC-20204 - Endpoints of Paths Failing Setup Analysis with Retiming Restrictions                           ; Medium   ; 16         ; 0      ; retime                                         ;
; CDC-50001 - 1-Bit Asynchronous Transfer Not Synchronized                                                   ; High     ; 0          ; 0      ; synchronizer                                   ;
; CDC-50002 - 1-Bit Asynchronous Transfer with Insufficient Constraints                                      ; High     ; 0          ; 0      ; synchronizer                                   ;
; CDC-50003 - CE-Type CDC Transfer with Insufficient Constraints                                             ; High     ; 0          ; 0      ; cdc-bus                                        ;
; CDC-50004 - MUX-type CDC Transfer with Insufficient Constraints                                            ; High     ; 0          ; 0      ; cdc-bus                                        ;
; CDC-50005 - CDC Bus Constructed with Multi-bit Synchronizer Chains of Different Lengths                    ; High     ; 0          ; 0      ; synchronizer, cdc-bus                          ;
; CDC-50006 - CDC Bus Constructed with Unsynchronized Registers                                              ; High     ; 0          ; 0      ; synchronizer, cdc-bus                          ;
; CDC-50007 - CDC Bus Constructed with Multi-bit Synchronizer Chains with Insufficient Constraints           ; High     ; 0          ; 0      ; synchronizer, cdc-bus                          ;
; CDC-50011 - Combinational Logic Before Synchronizer Chain                                                  ; High     ; 0          ; 0      ; synchronizer                                   ;
; CDC-50012 - Multiple Clock Domains Driving a Synchronizer Chain                                            ; High     ; 0          ; 0      ; synchronizer                                   ;
; CLK-30026 - Missing Clock Assignment                                                                       ; High     ; 0          ; 0      ; sdc                                            ;
; CLK-30027 - Multiple Clock Assignments Found                                                               ; High     ; 0          ; 0      ; sdc                                            ;
; CLK-30028 - Invalid Generated Clock                                                                        ; High     ; 0          ; 0      ; sdc                                            ;
; CLK-30029 - Invalid Clock Assignments                                                                      ; High     ; 0          ; 0      ; sdc                                            ;
; CLK-30030 - PLL Setting Violation                                                                          ; High     ; 0          ; 0      ; sdc                                            ;
; CLK-30033 - Invalid Clock Group Assignment                                                                 ; High     ; 0          ; 0      ; sdc                                            ;
; CLK-30034 - Clock Pairs Missing Logically Exclusive Clock Group Assignment                                 ; High     ; 0          ; 0      ; sdc                                            ;
; CLK-30035 - Clock Pairs Missing Physically Exclusive Clock Group Assignment                                ; High     ; 0          ; 0      ; sdc                                            ;
; CLK-30042 - Incorrect Clock Group Type                                                                     ; High     ; 0          ; 0      ; sdc                                            ;
; RDC-50001 - Reconvergence of Multiple Asynchronous Reset Synchronizers in Different Reset Domains          ; High     ; 0          ; 0      ; reset-usage, reset-reachability                ;
; RDC-50002 - Reconvergence of Multiple Asynchronous Reset Synchronizers in a Common Reset Domain            ; High     ; 0          ; 0      ; reset-usage, reset-reachability                ;
; RES-50001 - Asynchronous Reset Is Not Synchronized                                                         ; High     ; 0          ; 0      ; synchronizer                                   ;
; RES-50002 - Asynchronous Reset is Insufficiently Synchronized                                              ; High     ; 0          ; 0      ; synchronizer                                   ;
; RES-50003 - Asynchronous Reset with Insufficient Constraints                                               ; High     ; 0          ; 0      ; synchronizer                                   ;
; RES-50004 - Multiple Asynchronous Resets within Reset Synchronizer Chain                                   ; High     ; 0          ; 0      ; synchronizer                                   ;
; TMC-20011 - Missing Input Delay Constraint                                                                 ; High     ; 0          ; 0      ; sdc, system                                    ;
; TMC-20012 - Missing Output Delay Constraint                                                                ; High     ; 0          ; 0      ; sdc, system                                    ;
; TMC-20013 - Partial Input Delay                                                                            ; High     ; 0          ; 0      ; sdc, system                                    ;
; TMC-20014 - Partial Output Delay                                                                           ; High     ; 0          ; 0      ; sdc, system                                    ;
; TMC-20015 - Inconsistent Min-Max Delay                                                                     ; High     ; 0          ; 0      ; sdc                                            ;
; TMC-20016 - Invalid Reference Pin                                                                          ; High     ; 0          ; 0      ; sdc, system                                    ;
; TMC-20017 - Loops Detected                                                                                 ; High     ; 0          ; 0      ; sdc                                            ;
; TMC-20019 - Partial Multicycle Assignment                                                                  ; High     ; 0          ; 0      ; sdc                                            ;
; TMC-20022 - Incomplete I/O Delay Assignment                                                                ; High     ; 0          ; 0      ; sdc, system                                    ;
; TMC-20023 - Invalid Set Net Delay Assignment                                                               ; High     ; 0          ; 0      ; sdc                                            ;
; TMC-20027 - Collection Filter Matching Multiple Types                                                      ; High     ; 0          ; 0      ; sdc                                            ;
; TMC-30041 - Constraint with Invalid Clock Reference                                                        ; High     ; 0          ; 0      ; sdc                                            ;
; CDC-50103 - Unsynchronized Intra-Clock Forced Synchronizer                                                 ; Medium   ; 0          ; 0      ; synchronizer                                   ;
; CLK-30031 - Input Delay Assigned to Clock                                                                  ; Medium   ; 0          ; 0      ; sdc, system                                    ;
; FLP-10000 - Physical RAM with Utilization Below Threshold                                                  ; Medium   ; 0          ; 0      ; ram, resource-usage                            ;
; LNT-30023 - Reset Nets with Polarity Conflict                                                              ; Medium   ; 0          ; 0      ; reset-usage                                    ;
; TMC-20018 - Latches Detected                                                                               ; Medium   ; 0          ; 0      ; latch                                          ;
; TMC-20021 - Partial Min-Max Delay Assignment                                                               ; Medium   ; 0          ; 0      ; sdc                                            ;
; TMC-20024 - Synchronous Data Delay Assignment                                                              ; Medium   ; 0          ; 0      ; sdc                                            ;
; TMC-20026 - Empty Collection Due To Unmatched Filter                                                       ; Medium   ; 0          ; 0      ; sdc                                            ;
; TMC-20200 - Paths Failing Setup Analysis with Impossible Requirements                                      ; Medium   ; 0          ; 0      ; intrinsic-margin, impossible-requirements, sdc ;
; TMC-20201 - Paths Failing Setup Analysis with High Clock Skew                                              ; Medium   ; 0          ; 0      ; intrinsic-margin                               ;
; TMC-20203 - Paths Failing Setup Analysis with High Fabric Interconnect Delay                               ; Medium   ; 0          ; 0      ; intrinsic-margin                               ;
; TMC-20205 - Endpoints of Paths Failing Setup Analysis with Explicit Power-Up States that Restrict Retiming ; Medium   ; 0          ; 0      ; retime                                         ;
; TMC-20206 - DSP Blocks with Unregistered Outputs that are the Source of Paths Failing Setup Analysis       ; Medium   ; 0          ; 0      ; dsp                                            ;
; TMC-20207 - DSP Blocks with Unregistered Inputs that are the Destination of Paths Failing Setup Analysis   ; Medium   ; 0          ; 0      ; dsp                                            ;
; TMC-20208 - RAM Blocks with Unregistered Outputs that are the Source of Paths Failing Setup Analysis       ; Medium   ; 0          ; 0      ; ram                                            ;
; TMC-20209 - Paths Failing Setup Analysis with High Routing Delay due to Congestion                         ; Medium   ; 0          ; 0      ; route                                          ;
; TMC-20210 - Paths Failing Setup Analysis with High Routing Delay Added for Hold                            ; Medium   ; 0          ; 0      ; route                                          ;
; TMC-20212 - Paths Failing Setup Analysis with Global Routing in Data Path                                  ; Medium   ; 0          ; 0      ; global-signal, route                           ;
; TMC-20214 - Buses with Incoming Paths Failing Setup Analysis with Multiple Sequential Adder Chains         ; Medium   ; 0          ; 0      ; logic-levels                                   ;
; TMC-20215 - Buses with Incoming Paths Failing Setup Analysis with Multipliers Implemented in Logic         ; Medium   ; 0          ; 0      ; logic-levels, dsp                              ;
; TMC-20216 - Paths Failing Setup Analysis with Inferred-RAM Shift Register Endpoints                        ; Medium   ; 0          ; 0      ; ram                                            ;
; TMC-20217 - Paths Failing Setup Analysis with Clock-As-Data                                                ; Medium   ; 0          ; 0      ; nonstandard-timing                             ;
; TMC-20220 - RAM Blocks with Restricted Fmax below Required Fmax                                            ; Medium   ; 0          ; 0      ; ram, minimum-pulse-width                       ;
; TMC-20312 - Paths Failing Hold Analysis with Global Routing in Data Path                                   ; Medium   ; 0          ; 0      ; global-signal, route                           ;
; TMC-20313 - Paths Failing Hold Analysis with Locally Routed Clock                                          ; Medium   ; 0          ; 0      ; global-signal, clock-skew                      ;
; TMC-20712 - Paths Failing Recovery Analysis with Global Routing in Data Path                               ; Medium   ; 0          ; 0      ; global-signal, route                           ;
; TMC-20713 - Paths Failing Recovery Analysis with Locally Routed Clock                                      ; Medium   ; 0          ; 0      ; global-signal, clock-skew                      ;
; TMC-20812 - Paths Failing Removal Analysis with Global Routing in Data Path                                ; Medium   ; 0          ; 0      ; global-signal, route                           ;
; TMC-20813 - Paths Failing Removal Analysis with Locally Routed Clock                                       ; Medium   ; 0          ; 0      ; global-signal, clock-skew                      ;
; CDC-50008 - CDC Bus Constructed with Multi-bit Synchronizer Chains                                         ; Low      ; 0          ; 0      ; synchronizer, cdc-bus                          ;
; CDC-50101 - Intra-Clock False Path Synchronizer                                                            ; Low      ; 0          ; 0      ; synchronizer, false-positive-synchronizer      ;
; CDC-50102 - Synchronizer after CDC Topology with Control Signal                                            ; Low      ; 0          ; 0      ; synchronizer, false-positive-synchronizer      ;
; CLK-30032 - Improper Clock Targets                                                                         ; Low      ; 0          ; 0      ; sdc                                            ;
; FLP-40006 - Pipelining Registers That Might Be Recoverable                                                 ; Low      ; 0          ; 0      ; resource-usage                                 ;
; LNT-30010 - Nets Driving both Reset and Clock Enable Signals                                               ; Low      ; 0          ; 0      ; reset-usage                                    ;
; RES-50010 - Reset Synchronizer Chains with Constant Output                                                 ; Low      ; 0          ; 0      ; synchronizer                                   ;
; RES-50101 - Intra-Clock False Path Reset Synchronizer                                                      ; Low      ; 0          ; 0      ; synchronizer, false-positive-synchronizer      ;
; TMC-20020 - Invalid Multicycle Assignment                                                                  ; Low      ; 0          ; 0      ; sdc                                            ;
; TMC-20550 - Automatically Selected Duplication Candidate Rejected for Placement Constraint                 ; Low      ; 0          ; 0      ; register-duplication, place                    ;
; TMC-20551 - Automatically Selected Duplication Candidate Likely Requires More Duplication                  ; Low      ; 0          ; 0      ; register-duplication, place                    ;
; TMC-20552 - User Selected Duplication Candidate was Rejected                                               ; Low      ; 0          ; 0      ; register-duplication, place                    ;
; TMC-20601 - Registers with High Immediate Fan-Out Tension                                                  ; Low      ; 0          ; 0      ; register-duplication, register-spread, place   ;
; TMC-20602 - Registers with High Timing Path Endpoint Tension                                               ; Low      ; 0          ; 0      ; register-duplication, register-spread, place   ;
; TMC-20603 - Registers with High Immediate Fan-Out Span                                                     ; Low      ; 0          ; 0      ; register-duplication, register-spread, place   ;
; TMC-20604 - Registers with High Timing Path Endpoint Span                                                  ; Low      ; 0          ; 0      ; register-duplication, register-spread, place   ;
+------------------------------------------------------------------------------------------------------------+----------+------------+--------+------------------------------------------------+


Status:		FAIL
Severity:		Medium
Number of violations: 	90
Rule Parameters:      	max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; TMC-20213 - Paths Failing Setup Analysis with Locally Routed Clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+--------+
; Worst-Case Setup Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Node Name                     ; Waived ;
+------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+--------+
; -0.042                 ; sync_resetn[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; kernel_3mm_inst|kernel_3mm_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[7]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; clock~FITTER_INSERTED_0|datae ;        ;
; -0.039                 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B8|thekernel_3mm_B8_merge|thekernel_3mm_B8_merge_storage|thekernel_3mm_B8_merge_storage|ms.acl_mid_speed_fifo_inst|sclrn                                                                                                                                                                                                                                                                                                                                                                                                ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B8|thekernel_3mm_B8_merge|thekernel_3mm_B8_merge_storage|thekernel_3mm_B8_merge_storage|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[3]                                                                                                                                                                                                                                                                                                                                   ; clock~FITTER_INSERTED_0|datae ;        ;
; -0.039                 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B8|thekernel_3mm_B8_merge|thekernel_3mm_B8_merge_storage|thekernel_3mm_B8_merge_storage|ms.acl_mid_speed_fifo_inst|sclrn                                                                                                                                                                                                                                                                                                                                                                                                ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B8|thekernel_3mm_B8_merge|thekernel_3mm_B8_merge_storage|thekernel_3mm_B8_merge_storage|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[2]                                                                                                                                                                                                                                                                                                                                   ; clock~FITTER_INSERTED_0|datae ;        ;
; -0.038                 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B8|thekernel_3mm_B8_merge|thekernel_3mm_B8_merge_storage|thekernel_3mm_B8_merge_storage|ms.acl_mid_speed_fifo_inst|sclrn                                                                                                                                                                                                                                                                                                                                                                                                ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B8|thekernel_3mm_B8_merge|thekernel_3mm_B8_merge_storage|thekernel_3mm_B8_merge_storage|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[1]                                                                                                                                                                                                                                                                                                                                   ; clock~FITTER_INSERTED_0|datae ;        ;
; -0.038                 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B8|thekernel_3mm_B8_merge|thekernel_3mm_B8_merge_storage|thekernel_3mm_B8_merge_storage|ms.acl_mid_speed_fifo_inst|sclrn                                                                                                                                                                                                                                                                                                                                                                                                ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B8|thekernel_3mm_B8_merge|thekernel_3mm_B8_merge_storage|thekernel_3mm_B8_merge_storage|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[0]                                                                                                                                                                                                                                                                                                                                   ; clock~FITTER_INSERTED_0|datae ;        ;
; -0.037                 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B8|thekernel_3mm_B8_merge|thekernel_3mm_B8_merge_storage|thekernel_3mm_B8_merge_storage|ms.acl_mid_speed_fifo_inst|sclrn                                                                                                                                                                                                                                                                                                                                                                                                ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B8|thekernel_3mm_B8_merge|thekernel_3mm_B8_merge_storage|thekernel_3mm_B8_merge_storage|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[4]                                                                                                                                                                                                                                                                                                                                   ; clock~FITTER_INSERTED_0|datae ;        ;
; -0.031                 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B4|thebb_kernel_3mm_B4_stall_region|thei_sfc_s_c0_in_for_body15_kernel_3mms_c0_enter32651_kernel_3mm25_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm0|ms.acl_mid_speed_fifo_inst|sclrn                                                                                            ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B4|thebb_kernel_3mm_B4_stall_region|thei_sfc_s_c0_in_for_body15_kernel_3mms_c0_enter32651_kernel_3mm25_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[5]                               ; clock~FITTER_INSERTED_0|datae ;        ;
; -0.031                 ; sync_resetn[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; kernel_3mm_inst|kernel_3mm_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[6]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; clock~FITTER_INSERTED_0|datae ;        ;
; -0.030                 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B4|thebb_kernel_3mm_B4_stall_region|thei_sfc_s_c0_in_for_body15_kernel_3mms_c0_enter32651_kernel_3mm25_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm0|ms.acl_mid_speed_fifo_inst|sclrn                                                                                            ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B4|thebb_kernel_3mm_B4_stall_region|thei_sfc_s_c0_in_for_body15_kernel_3mms_c0_enter32651_kernel_3mm25_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[8]                               ; clock~FITTER_INSERTED_0|datae ;        ;
; -0.029                 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B4|thebb_kernel_3mm_B4_stall_region|thei_sfc_s_c0_in_for_body15_kernel_3mms_c0_enter32651_kernel_3mm25_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm0|ms.acl_mid_speed_fifo_inst|sclrn                                                                                            ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B4|thebb_kernel_3mm_B4_stall_region|thei_sfc_s_c0_in_for_body15_kernel_3mms_c0_enter32651_kernel_3mm25_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[3]                               ; clock~FITTER_INSERTED_0|datae ;        ;
; -0.029                 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B4|thebb_kernel_3mm_B4_stall_region|thei_sfc_s_c0_in_for_body15_kernel_3mms_c0_enter32651_kernel_3mm25_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm0|ms.acl_mid_speed_fifo_inst|sclrn                                                                                            ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B4|thebb_kernel_3mm_B4_stall_region|thei_sfc_s_c0_in_for_body15_kernel_3mms_c0_enter32651_kernel_3mm25_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[2]                               ; clock~FITTER_INSERTED_0|datae ;        ;
; -0.029                 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B4|thebb_kernel_3mm_B4_stall_region|thei_sfc_s_c0_in_for_body15_kernel_3mms_c0_enter32651_kernel_3mm25_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm0|ms.acl_mid_speed_fifo_inst|sclrn                                                                                            ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B4|thebb_kernel_3mm_B4_stall_region|thei_sfc_s_c0_in_for_body15_kernel_3mms_c0_enter32651_kernel_3mm25_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[0]                               ; clock~FITTER_INSERTED_0|datae ;        ;
; -0.027                 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B4|thebb_kernel_3mm_B4_stall_region|thei_sfc_s_c0_in_for_body15_kernel_3mms_c0_enter32651_kernel_3mm25_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm0|ms.acl_mid_speed_fifo_inst|sclrn                                                                                            ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B4|thebb_kernel_3mm_B4_stall_region|thei_sfc_s_c0_in_for_body15_kernel_3mms_c0_enter32651_kernel_3mm25_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[7]                               ; clock~FITTER_INSERTED_0|datae ;        ;
; -0.027                 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B4|thebb_kernel_3mm_B4_stall_region|thei_sfc_s_c0_in_for_body15_kernel_3mms_c0_enter32651_kernel_3mm25_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm0|ms.acl_mid_speed_fifo_inst|sclrn                                                                                            ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B4|thebb_kernel_3mm_B4_stall_region|thei_sfc_s_c0_in_for_body15_kernel_3mms_c0_enter32651_kernel_3mm25_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[6]                               ; clock~FITTER_INSERTED_0|datae ;        ;
; -0.026                 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B4|thebb_kernel_3mm_B4_stall_region|thei_sfc_s_c0_in_for_body15_kernel_3mms_c0_enter32651_kernel_3mm25_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm0|ms.acl_mid_speed_fifo_inst|sclrn                                                                                            ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B4|thebb_kernel_3mm_B4_stall_region|thei_sfc_s_c0_in_for_body15_kernel_3mms_c0_enter32651_kernel_3mm25_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[4]                               ; clock~FITTER_INSERTED_0|datae ;        ;
; -0.026                 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B4|thebb_kernel_3mm_B4_stall_region|thei_sfc_s_c0_in_for_body15_kernel_3mms_c0_enter32651_kernel_3mm25_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm0|ms.acl_mid_speed_fifo_inst|sclrn                                                                                            ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B4|thebb_kernel_3mm_B4_stall_region|thei_sfc_s_c0_in_for_body15_kernel_3mms_c0_enter32651_kernel_3mm25_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[1]                               ; clock~FITTER_INSERTED_0|datae ;        ;
; -0.025                 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B1_start|thebb_kernel_3mm_B1_start_stall_region|thei_iord_bl_call_kernel_3mm_unnamed_kernel_3mm0_kernel_3mm3_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|GEN_UP_OCC.up_fifo_has_one_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                               ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B1_start|thebb_kernel_3mm_B1_start_stall_region|thei_iord_bl_call_kernel_3mm_unnamed_kernel_3mm0_kernel_3mm3_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|GEN_UP_OCC.up_fifo_has_one_inst|INCR_DECR.mid[1]                                                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|datae ;        ;
; -0.024                 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B12|thebb_kernel_3mm_B12_stall_region|thei_sfc_s_c0_in_for_body84_kernel_3mms_c0_enter57453_kernel_3mm13_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm0|ms.acl_mid_speed_fifo_inst|sclrn                                                                                          ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B12|thebb_kernel_3mm_B12_stall_region|thei_sfc_s_c0_in_for_body84_kernel_3mms_c0_enter57453_kernel_3mm13_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[1]                             ; clock~FITTER_INSERTED_0|datae ;        ;
; -0.023                 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B11|thebb_kernel_3mm_B11_stall_region|thei_sfc_s_c0_in_for_body76_kernel_3mms_c0_enter52850_kernel_3mm5_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body76_kernel_3mms_c0_exit547_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body76_kernel_3mms_c0_exit547_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body76_kernel_3mms_c0_exit547_kernel_3mm0|ms.acl_mid_speed_fifo_inst|sclrn                                                                                           ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B11|thebb_kernel_3mm_B11_stall_region|thei_sfc_s_c0_in_for_body76_kernel_3mms_c0_enter52850_kernel_3mm5_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body76_kernel_3mms_c0_exit547_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body76_kernel_3mms_c0_exit547_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body76_kernel_3mms_c0_exit547_kernel_3mm0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[8]                              ; clock~FITTER_INSERTED_0|datae ;        ;
; -0.022                 ; sync_resetn[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; kernel_3mm_inst|kernel_3mm_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[7]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; clock~FITTER_INSERTED_0|datae ;        ;
; -0.022                 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B11|thebb_kernel_3mm_B11_stall_region|thei_sfc_s_c0_in_for_body76_kernel_3mms_c0_enter52850_kernel_3mm5_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body76_kernel_3mms_c0_exit547_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body76_kernel_3mms_c0_exit547_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body76_kernel_3mms_c0_exit547_kernel_3mm0|ms.acl_mid_speed_fifo_inst|sclrn                                                                                           ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B11|thebb_kernel_3mm_B11_stall_region|thei_sfc_s_c0_in_for_body76_kernel_3mms_c0_enter52850_kernel_3mm5_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body76_kernel_3mms_c0_exit547_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body76_kernel_3mms_c0_exit547_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body76_kernel_3mms_c0_exit547_kernel_3mm0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[6]                              ; clock~FITTER_INSERTED_0|datae ;        ;
; -0.022                 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B12|thebb_kernel_3mm_B12_stall_region|thei_sfc_s_c0_in_for_body84_kernel_3mms_c0_enter57453_kernel_3mm13_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm0|ms.acl_mid_speed_fifo_inst|sclrn                                                                                          ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B12|thebb_kernel_3mm_B12_stall_region|thei_sfc_s_c0_in_for_body84_kernel_3mms_c0_enter57453_kernel_3mm13_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[5]                             ; clock~FITTER_INSERTED_0|datae ;        ;
; -0.022                 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B12|thebb_kernel_3mm_B12_stall_region|thei_sfc_s_c0_in_for_body84_kernel_3mms_c0_enter57453_kernel_3mm13_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm0|ms.acl_mid_speed_fifo_inst|sclrn                                                                                          ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B12|thebb_kernel_3mm_B12_stall_region|thei_sfc_s_c0_in_for_body84_kernel_3mms_c0_enter57453_kernel_3mm13_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[3]                             ; clock~FITTER_INSERTED_0|datae ;        ;
; -0.022                 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B12|thebb_kernel_3mm_B12_stall_region|thei_sfc_s_c0_in_for_body84_kernel_3mms_c0_enter57453_kernel_3mm13_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm0|ms.acl_mid_speed_fifo_inst|sclrn                                                                                          ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B12|thebb_kernel_3mm_B12_stall_region|thei_sfc_s_c0_in_for_body84_kernel_3mms_c0_enter57453_kernel_3mm13_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[2]                             ; clock~FITTER_INSERTED_0|datae ;        ;
; -0.022                 ; sync_resetn[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; kernel_3mm_inst|kernel_3mm_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[5]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; clock~FITTER_INSERTED_0|datae ;        ;
; -0.021                 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B11|thebb_kernel_3mm_B11_stall_region|thei_sfc_s_c0_in_for_body76_kernel_3mms_c0_enter52850_kernel_3mm5_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body76_kernel_3mms_c0_exit547_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body76_kernel_3mms_c0_exit547_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body76_kernel_3mms_c0_exit547_kernel_3mm0|ms.acl_mid_speed_fifo_inst|sclrn                                                                                           ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B11|thebb_kernel_3mm_B11_stall_region|thei_sfc_s_c0_in_for_body76_kernel_3mms_c0_enter52850_kernel_3mm5_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body76_kernel_3mms_c0_exit547_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body76_kernel_3mms_c0_exit547_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body76_kernel_3mms_c0_exit547_kernel_3mm0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[7]                              ; clock~FITTER_INSERTED_0|datae ;        ;
; -0.021                 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B11|thebb_kernel_3mm_B11_stall_region|thei_sfc_s_c0_in_for_body76_kernel_3mms_c0_enter52850_kernel_3mm5_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body76_kernel_3mms_c0_exit547_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body76_kernel_3mms_c0_exit547_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body76_kernel_3mms_c0_exit547_kernel_3mm0|ms.acl_mid_speed_fifo_inst|sclrn                                                                                           ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B11|thebb_kernel_3mm_B11_stall_region|thei_sfc_s_c0_in_for_body76_kernel_3mms_c0_enter52850_kernel_3mm5_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body76_kernel_3mms_c0_exit547_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body76_kernel_3mms_c0_exit547_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body76_kernel_3mms_c0_exit547_kernel_3mm0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[5]                              ; clock~FITTER_INSERTED_0|datae ;        ;
; -0.021                 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B12|thebb_kernel_3mm_B12_stall_region|thei_sfc_s_c0_in_for_body84_kernel_3mms_c0_enter57453_kernel_3mm13_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm0|ms.acl_mid_speed_fifo_inst|sclrn                                                                                          ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B12|thebb_kernel_3mm_B12_stall_region|thei_sfc_s_c0_in_for_body84_kernel_3mms_c0_enter57453_kernel_3mm13_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[8]                             ; clock~FITTER_INSERTED_0|datae ;        ;
; -0.021                 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B12|thebb_kernel_3mm_B12_stall_region|thei_sfc_s_c0_in_for_body84_kernel_3mms_c0_enter57453_kernel_3mm13_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm0|ms.acl_mid_speed_fifo_inst|sclrn                                                                                          ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B12|thebb_kernel_3mm_B12_stall_region|thei_sfc_s_c0_in_for_body84_kernel_3mms_c0_enter57453_kernel_3mm13_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[6]                             ; clock~FITTER_INSERTED_0|datae ;        ;
; -0.021                 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B1_start|thebb_kernel_3mm_B1_start_stall_region|thei_iord_bl_call_kernel_3mm_unnamed_kernel_3mm0_kernel_3mm3_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|GEN_DOWN_OCC.down_almost_full_inst|threshold_reached                                                                                                                                                                                                                                                                                       ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B1_start|thebb_kernel_3mm_B1_start_stall_region|thei_iord_bl_call_kernel_3mm_unnamed_kernel_3mm0_kernel_3mm3_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|GEN_DOWN_OCC.down_almost_full_inst|INCR_DECR.lo[1]                                                                                                                                                                                                                                                          ; clock~FITTER_INSERTED_0|datae ;        ;
; -0.020                 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B11|thebb_kernel_3mm_B11_stall_region|thei_sfc_s_c0_in_for_body76_kernel_3mms_c0_enter52850_kernel_3mm5_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body76_kernel_3mms_c0_exit547_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body76_kernel_3mms_c0_exit547_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body76_kernel_3mms_c0_exit547_kernel_3mm0|ms.acl_mid_speed_fifo_inst|sclrn                                                                                           ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B11|thebb_kernel_3mm_B11_stall_region|thei_sfc_s_c0_in_for_body76_kernel_3mms_c0_enter52850_kernel_3mm5_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body76_kernel_3mms_c0_exit547_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body76_kernel_3mms_c0_exit547_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body76_kernel_3mms_c0_exit547_kernel_3mm0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[3]                              ; clock~FITTER_INSERTED_0|datae ;        ;
; -0.020                 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B11|thebb_kernel_3mm_B11_stall_region|thei_sfc_s_c0_in_for_body76_kernel_3mms_c0_enter52850_kernel_3mm5_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body76_kernel_3mms_c0_exit547_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body76_kernel_3mms_c0_exit547_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body76_kernel_3mms_c0_exit547_kernel_3mm0|ms.acl_mid_speed_fifo_inst|sclrn                                                                                           ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B11|thebb_kernel_3mm_B11_stall_region|thei_sfc_s_c0_in_for_body76_kernel_3mms_c0_enter52850_kernel_3mm5_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body76_kernel_3mms_c0_exit547_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body76_kernel_3mms_c0_exit547_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body76_kernel_3mms_c0_exit547_kernel_3mm0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[1]                              ; clock~FITTER_INSERTED_0|datae ;        ;
; -0.020                 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B6|thebb_kernel_3mm_B6_stall_region|thei_sfc_s_c0_in_for_body47_kernel_3mms_c0_enter42852_kernel_3mm26_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body47_kernel_3mms_c0_exit475_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body47_kernel_3mms_c0_exit475_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body47_kernel_3mms_c0_exit475_kernel_3mm0|ms.acl_mid_speed_fifo_inst|sclrn                                                                                            ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B6|thebb_kernel_3mm_B6_stall_region|thei_sfc_s_c0_in_for_body47_kernel_3mms_c0_enter42852_kernel_3mm26_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body47_kernel_3mms_c0_exit475_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body47_kernel_3mms_c0_exit475_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body47_kernel_3mms_c0_exit475_kernel_3mm0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[8]                               ; clock~FITTER_INSERTED_0|datae ;        ;
; -0.020                 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B6|thebb_kernel_3mm_B6_stall_region|thei_sfc_s_c0_in_for_body47_kernel_3mms_c0_enter42852_kernel_3mm26_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body47_kernel_3mms_c0_exit475_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body47_kernel_3mms_c0_exit475_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body47_kernel_3mms_c0_exit475_kernel_3mm0|ms.acl_mid_speed_fifo_inst|sclrn                                                                                            ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B6|thebb_kernel_3mm_B6_stall_region|thei_sfc_s_c0_in_for_body47_kernel_3mms_c0_enter42852_kernel_3mm26_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body47_kernel_3mms_c0_exit475_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body47_kernel_3mms_c0_exit475_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body47_kernel_3mms_c0_exit475_kernel_3mm0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[3]                               ; clock~FITTER_INSERTED_0|datae ;        ;
; -0.020                 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B6|thebb_kernel_3mm_B6_stall_region|thei_sfc_s_c0_in_for_body47_kernel_3mms_c0_enter42852_kernel_3mm26_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body47_kernel_3mms_c0_exit475_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body47_kernel_3mms_c0_exit475_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body47_kernel_3mms_c0_exit475_kernel_3mm0|ms.acl_mid_speed_fifo_inst|sclrn                                                                                            ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B6|thebb_kernel_3mm_B6_stall_region|thei_sfc_s_c0_in_for_body47_kernel_3mms_c0_enter42852_kernel_3mm26_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body47_kernel_3mms_c0_exit475_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body47_kernel_3mms_c0_exit475_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body47_kernel_3mms_c0_exit475_kernel_3mm0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[1]                               ; clock~FITTER_INSERTED_0|datae ;        ;
; -0.020                 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B12|thebb_kernel_3mm_B12_stall_region|thei_sfc_s_c0_in_for_body84_kernel_3mms_c0_enter57453_kernel_3mm13_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm0|ms.acl_mid_speed_fifo_inst|sclrn                                                                                          ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B12|thebb_kernel_3mm_B12_stall_region|thei_sfc_s_c0_in_for_body84_kernel_3mms_c0_enter57453_kernel_3mm13_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[7]                             ; clock~FITTER_INSERTED_0|datae ;        ;
; -0.020                 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B12|thebb_kernel_3mm_B12_stall_region|thei_sfc_s_c0_in_for_body84_kernel_3mms_c0_enter57453_kernel_3mm13_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm0|ms.acl_mid_speed_fifo_inst|sclrn                                                                                          ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B12|thebb_kernel_3mm_B12_stall_region|thei_sfc_s_c0_in_for_body84_kernel_3mms_c0_enter57453_kernel_3mm13_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[4]                             ; clock~FITTER_INSERTED_0|datae ;        ;
; -0.020                 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B11|thebb_kernel_3mm_B11_stall_region|thei_sfc_s_c0_in_for_body76_kernel_3mms_c0_enter52850_kernel_3mm5_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body76_kernel_3mms_c0_exit547_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body76_kernel_3mms_c0_exit547_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body76_kernel_3mms_c0_exit547_kernel_3mm0|ms.acl_mid_speed_fifo_inst|sclrn                                                                                           ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B11|thebb_kernel_3mm_B11_stall_region|thei_sfc_s_c0_in_for_body76_kernel_3mms_c0_enter52850_kernel_3mm5_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body76_kernel_3mms_c0_exit547_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body76_kernel_3mms_c0_exit547_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body76_kernel_3mms_c0_exit547_kernel_3mm0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[0]                              ; clock~FITTER_INSERTED_0|datae ;        ;
; -0.020                 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B6|thebb_kernel_3mm_B6_stall_region|thei_sfc_s_c0_in_for_body47_kernel_3mms_c0_enter42852_kernel_3mm26_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body47_kernel_3mms_c0_exit475_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body47_kernel_3mms_c0_exit475_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body47_kernel_3mms_c0_exit475_kernel_3mm0|ms.acl_mid_speed_fifo_inst|sclrn                                                                                            ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B6|thebb_kernel_3mm_B6_stall_region|thei_sfc_s_c0_in_for_body47_kernel_3mms_c0_enter42852_kernel_3mm26_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body47_kernel_3mms_c0_exit475_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body47_kernel_3mms_c0_exit475_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body47_kernel_3mms_c0_exit475_kernel_3mm0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[0]                               ; clock~FITTER_INSERTED_0|datae ;        ;
; -0.020                 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B12|thebb_kernel_3mm_B12_stall_region|thei_sfc_s_c0_in_for_body84_kernel_3mms_c0_enter57453_kernel_3mm13_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm0|ms.acl_mid_speed_fifo_inst|sclrn                                                                                          ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B12|thebb_kernel_3mm_B12_stall_region|thei_sfc_s_c0_in_for_body84_kernel_3mms_c0_enter57453_kernel_3mm13_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[0]                             ; clock~FITTER_INSERTED_0|datae ;        ;
; -0.019                 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B12|thebb_kernel_3mm_B12_stall_region|thei_sfc_s_c0_in_for_body84_kernel_3mms_c0_enter57453_kernel_3mm13_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B12|thebb_kernel_3mm_B12_stall_region|thei_sfc_s_c0_in_for_body84_kernel_3mms_c0_enter57453_kernel_3mm13_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.HIGH_CAPACITY.hi[3] ; clock~FITTER_INSERTED_0|datae ;        ;
; -0.019                 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B6|thebb_kernel_3mm_B6_stall_region|thei_sfc_s_c0_in_for_body47_kernel_3mms_c0_enter42852_kernel_3mm26_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body47_kernel_3mms_c0_exit475_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body47_kernel_3mms_c0_exit475_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body47_kernel_3mms_c0_exit475_kernel_3mm0|ms.acl_mid_speed_fifo_inst|sclrn                                                                                            ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B6|thebb_kernel_3mm_B6_stall_region|thei_sfc_s_c0_in_for_body47_kernel_3mms_c0_enter42852_kernel_3mm26_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body47_kernel_3mms_c0_exit475_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body47_kernel_3mms_c0_exit475_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body47_kernel_3mms_c0_exit475_kernel_3mm0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[7]                               ; clock~FITTER_INSERTED_0|datae ;        ;
; -0.019                 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B6|thebb_kernel_3mm_B6_stall_region|thei_sfc_s_c0_in_for_body47_kernel_3mms_c0_enter42852_kernel_3mm26_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body47_kernel_3mms_c0_exit475_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body47_kernel_3mms_c0_exit475_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body47_kernel_3mms_c0_exit475_kernel_3mm0|ms.acl_mid_speed_fifo_inst|sclrn                                                                                            ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B6|thebb_kernel_3mm_B6_stall_region|thei_sfc_s_c0_in_for_body47_kernel_3mms_c0_enter42852_kernel_3mm26_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body47_kernel_3mms_c0_exit475_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body47_kernel_3mms_c0_exit475_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body47_kernel_3mms_c0_exit475_kernel_3mm0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[6]                               ; clock~FITTER_INSERTED_0|datae ;        ;
; -0.019                 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B6|thebb_kernel_3mm_B6_stall_region|thei_sfc_s_c0_in_for_body47_kernel_3mms_c0_enter42852_kernel_3mm26_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body47_kernel_3mms_c0_exit475_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body47_kernel_3mms_c0_exit475_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body47_kernel_3mms_c0_exit475_kernel_3mm0|ms.acl_mid_speed_fifo_inst|sclrn                                                                                            ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B6|thebb_kernel_3mm_B6_stall_region|thei_sfc_s_c0_in_for_body47_kernel_3mms_c0_enter42852_kernel_3mm26_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body47_kernel_3mms_c0_exit475_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body47_kernel_3mms_c0_exit475_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body47_kernel_3mms_c0_exit475_kernel_3mm0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[2]                               ; clock~FITTER_INSERTED_0|datae ;        ;
; -0.018                 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B11|thebb_kernel_3mm_B11_stall_region|thei_sfc_s_c0_in_for_body76_kernel_3mms_c0_enter52850_kernel_3mm5_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body76_kernel_3mms_c0_exit547_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body76_kernel_3mms_c0_exit547_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body76_kernel_3mms_c0_exit547_kernel_3mm0|ms.acl_mid_speed_fifo_inst|sclrn                                                                                           ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B11|thebb_kernel_3mm_B11_stall_region|thei_sfc_s_c0_in_for_body76_kernel_3mms_c0_enter52850_kernel_3mm5_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body76_kernel_3mms_c0_exit547_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body76_kernel_3mms_c0_exit547_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body76_kernel_3mms_c0_exit547_kernel_3mm0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[4]                              ; clock~FITTER_INSERTED_0|datae ;        ;
; -0.018                 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B11|thebb_kernel_3mm_B11_stall_region|thei_sfc_s_c0_in_for_body76_kernel_3mms_c0_enter52850_kernel_3mm5_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body76_kernel_3mms_c0_exit547_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body76_kernel_3mms_c0_exit547_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body76_kernel_3mms_c0_exit547_kernel_3mm0|ms.acl_mid_speed_fifo_inst|sclrn                                                                                           ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B11|thebb_kernel_3mm_B11_stall_region|thei_sfc_s_c0_in_for_body76_kernel_3mms_c0_enter52850_kernel_3mm5_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body76_kernel_3mms_c0_exit547_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body76_kernel_3mms_c0_exit547_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body76_kernel_3mms_c0_exit547_kernel_3mm0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[2]                              ; clock~FITTER_INSERTED_0|datae ;        ;
; -0.018                 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B6|thebb_kernel_3mm_B6_stall_region|thei_sfc_s_c0_in_for_body47_kernel_3mms_c0_enter42852_kernel_3mm26_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body47_kernel_3mms_c0_exit475_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body47_kernel_3mms_c0_exit475_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body47_kernel_3mms_c0_exit475_kernel_3mm0|ms.acl_mid_speed_fifo_inst|sclrn                                                                                            ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B6|thebb_kernel_3mm_B6_stall_region|thei_sfc_s_c0_in_for_body47_kernel_3mms_c0_enter42852_kernel_3mm26_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body47_kernel_3mms_c0_exit475_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body47_kernel_3mms_c0_exit475_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body47_kernel_3mms_c0_exit475_kernel_3mm0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[5]                               ; clock~FITTER_INSERTED_0|datae ;        ;
; -0.018                 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B6|thebb_kernel_3mm_B6_stall_region|thei_sfc_s_c0_in_for_body47_kernel_3mms_c0_enter42852_kernel_3mm26_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body47_kernel_3mms_c0_exit475_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body47_kernel_3mms_c0_exit475_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body47_kernel_3mms_c0_exit475_kernel_3mm0|ms.acl_mid_speed_fifo_inst|sclrn                                                                                            ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B6|thebb_kernel_3mm_B6_stall_region|thei_sfc_s_c0_in_for_body47_kernel_3mms_c0_enter42852_kernel_3mm26_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body47_kernel_3mms_c0_exit475_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body47_kernel_3mms_c0_exit475_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body47_kernel_3mms_c0_exit475_kernel_3mm0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[4]                               ; clock~FITTER_INSERTED_0|datae ;        ;
; -0.017                 ; kernel_3mm_inst|kernel_3mm_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[7]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; kernel_3mm_inst|kernel_3mm_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[7]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; clock~FITTER_INSERTED_0|datae ;        ;
; -0.016                 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B12|thebb_kernel_3mm_B12_stall_region|thei_sfc_s_c0_in_for_body84_kernel_3mms_c0_enter57453_kernel_3mm13_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B12|thebb_kernel_3mm_B12_stall_region|thei_sfc_s_c0_in_for_body84_kernel_3mms_c0_enter57453_kernel_3mm13_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.HIGH_CAPACITY.hi[2] ; clock~FITTER_INSERTED_0|datae ;        ;
; -0.016                 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B15|thebb_kernel_3mm_B15_stall_region|thei_llvm_fpga_push_i1_memdep_phi3_push19_kernel_3mm2|thei_llvm_fpga_push_i1_memdep_phi3_push19_kernel_3mm1|acl_push_stall_latency_inst|backedge_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|reset_exit_n                                                                                                                                                                                                                                                                     ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B15|thebb_kernel_3mm_B15_stall_region|thei_llvm_fpga_push_i1_memdep_phi3_push19_kernel_3mm2|thei_llvm_fpga_push_i1_memdep_phi3_push19_kernel_3mm1|acl_push_stall_latency_inst|backedge_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[1]~ERTM                                                                                                                                                                                                                             ; clock~FITTER_INSERTED_0|datae ;        ;
; -0.015                 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B6|thebb_kernel_3mm_B6_stall_region|thei_sfc_s_c0_in_for_body47_kernel_3mms_c0_enter42852_kernel_3mm26_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body47_kernel_3mms_c0_exit475_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body47_kernel_3mms_c0_exit475_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body47_kernel_3mms_c0_exit475_kernel_3mm0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]   ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B6|thebb_kernel_3mm_B6_stall_region|thei_sfc_s_c0_in_for_body47_kernel_3mms_c0_enter42852_kernel_3mm26_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body47_kernel_3mms_c0_exit475_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body47_kernel_3mms_c0_exit475_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body47_kernel_3mms_c0_exit475_kernel_3mm0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.mid[1]                ; clock~FITTER_INSERTED_0|datae ;        ;
; -0.015                 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B12|thebb_kernel_3mm_B12_stall_region|thei_sfc_s_c0_in_for_body84_kernel_3mms_c0_enter57453_kernel_3mm13_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B12|thebb_kernel_3mm_B12_stall_region|thei_sfc_s_c0_in_for_body84_kernel_3mms_c0_enter57453_kernel_3mm13_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.HIGH_CAPACITY.hi[1] ; clock~FITTER_INSERTED_0|datae ;        ;
; -0.015                 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B4|thebb_kernel_3mm_B4_stall_region|thei_sfc_s_c0_in_for_body15_kernel_3mms_c0_enter32651_kernel_3mm25_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]   ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B4|thebb_kernel_3mm_B4_stall_region|thei_sfc_s_c0_in_for_body15_kernel_3mms_c0_enter32651_kernel_3mm25_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.mid[2]                ; clock~FITTER_INSERTED_0|datae ;        ;
; -0.015                 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B4|thebb_kernel_3mm_B4_stall_region|thei_sfc_s_c0_in_for_body15_kernel_3mms_c0_enter32651_kernel_3mm25_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]   ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B4|thebb_kernel_3mm_B4_stall_region|thei_sfc_s_c0_in_for_body15_kernel_3mms_c0_enter32651_kernel_3mm25_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.mid[1]                ; clock~FITTER_INSERTED_0|datae ;        ;
; -0.015                 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B15|thebb_kernel_3mm_B15_stall_region|thei_llvm_fpga_push_i1_memdep_phi3_push19_kernel_3mm2|thei_llvm_fpga_push_i1_memdep_phi3_push19_kernel_3mm1|acl_push_stall_latency_inst|backedge_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|reset_exit_n                                                                                                                                                                                                                                                                     ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B15|thebb_kernel_3mm_B15_stall_region|thei_llvm_fpga_push_i1_memdep_phi3_push19_kernel_3mm2|thei_llvm_fpga_push_i1_memdep_phi3_push19_kernel_3mm1|acl_push_stall_latency_inst|backedge_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[2]~ERTM                                                                                                                                                                                                                             ; clock~FITTER_INSERTED_0|datae ;        ;
; -0.014                 ; sync_resetn[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; kernel_3mm_inst|kernel_3mm_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[4]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; clock~FITTER_INSERTED_0|datae ;        ;
; -0.013                 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B4|thekernel_3mm_B4_merge|thekernel_3mm_B4_merge_storage|thekernel_3mm_B4_merge_storage|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                                                                                       ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B4|thekernel_3mm_B4_merge|thekernel_3mm_B4_merge_storage|thekernel_3mm_B4_merge_storage|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.mid[1]                                                                                                                                                                                                                                                                                                                    ; clock~FITTER_INSERTED_0|datae ;        ;
; -0.012                 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B6|thebb_kernel_3mm_B6_stall_region|thei_sfc_s_c0_in_for_body47_kernel_3mms_c0_enter42852_kernel_3mm26_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body47_kernel_3mms_c0_exit475_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body47_kernel_3mms_c0_exit475_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body47_kernel_3mms_c0_exit475_kernel_3mm0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]   ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B6|thebb_kernel_3mm_B6_stall_region|thei_sfc_s_c0_in_for_body47_kernel_3mms_c0_enter42852_kernel_3mm26_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body47_kernel_3mms_c0_exit475_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body47_kernel_3mms_c0_exit475_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body47_kernel_3mms_c0_exit475_kernel_3mm0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.mid[2]                ; clock~FITTER_INSERTED_0|datae ;        ;
; -0.011                 ; sync_resetn[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; kernel_3mm_inst|kernel_3mm_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[7]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; clock~FITTER_INSERTED_0|datae ;        ;
; -0.011                 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B6|thebb_kernel_3mm_B6_stall_region|thei_sfc_s_c0_in_for_body47_kernel_3mms_c0_enter42852_kernel_3mm26_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body47_kernel_3mms_c0_exit475_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body47_kernel_3mms_c0_exit475_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body47_kernel_3mms_c0_exit475_kernel_3mm0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.lo_3_0                                               ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B6|thebb_kernel_3mm_B6_stall_region|thei_sfc_s_c0_in_for_body47_kernel_3mms_c0_enter42852_kernel_3mm26_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body47_kernel_3mms_c0_exit475_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body47_kernel_3mms_c0_exit475_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body47_kernel_3mms_c0_exit475_kernel_3mm0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.mid[1]                ; clock~FITTER_INSERTED_0|datae ;        ;
; -0.011                 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B6|thebb_kernel_3mm_B6_stall_region|thei_sfc_s_c0_in_for_body47_kernel_3mms_c0_enter42852_kernel_3mm26_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body47_kernel_3mms_c0_exit475_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body47_kernel_3mms_c0_exit475_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body47_kernel_3mms_c0_exit475_kernel_3mm0|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                     ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B6|thebb_kernel_3mm_B6_stall_region|thei_sfc_s_c0_in_for_body47_kernel_3mms_c0_enter42852_kernel_3mm26_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body47_kernel_3mms_c0_exit475_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body47_kernel_3mms_c0_exit475_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body47_kernel_3mms_c0_exit475_kernel_3mm0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.HIGH_CAPACITY.hi[3]                     ; clock~FITTER_INSERTED_0|datae ;        ;
; -0.011                 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B6|thebb_kernel_3mm_B6_stall_region|thei_sfc_s_c0_in_for_body47_kernel_3mms_c0_enter42852_kernel_3mm26_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body47_kernel_3mms_c0_exit475_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body47_kernel_3mms_c0_exit475_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body47_kernel_3mms_c0_exit475_kernel_3mm0|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                     ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B6|thebb_kernel_3mm_B6_stall_region|thei_sfc_s_c0_in_for_body47_kernel_3mms_c0_enter42852_kernel_3mm26_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body47_kernel_3mms_c0_exit475_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body47_kernel_3mms_c0_exit475_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body47_kernel_3mms_c0_exit475_kernel_3mm0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.HIGH_CAPACITY.hi[2]                     ; clock~FITTER_INSERTED_0|datae ;        ;
; -0.011                 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B4|thekernel_3mm_B4_merge|thekernel_3mm_B4_merge_storage|thekernel_3mm_B4_merge_storage|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                                                                                       ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B4|thekernel_3mm_B4_merge|thekernel_3mm_B4_merge_storage|thekernel_3mm_B4_merge_storage|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.mid[2]                                                                                                                                                                                                                                                                                                                    ; clock~FITTER_INSERTED_0|datae ;        ;
; -0.010                 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B6|thebb_kernel_3mm_B6_stall_region|thei_sfc_s_c0_in_for_body47_kernel_3mms_c0_enter42852_kernel_3mm26_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body47_kernel_3mms_c0_exit475_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body47_kernel_3mms_c0_exit475_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body47_kernel_3mms_c0_exit475_kernel_3mm0|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                     ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B6|thebb_kernel_3mm_B6_stall_region|thei_sfc_s_c0_in_for_body47_kernel_3mms_c0_enter42852_kernel_3mm26_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body47_kernel_3mms_c0_exit475_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body47_kernel_3mms_c0_exit475_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body47_kernel_3mms_c0_exit475_kernel_3mm0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[2]                                  ; clock~FITTER_INSERTED_0|datae ;        ;
; -0.010                 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B6|thebb_kernel_3mm_B6_stall_region|thei_sfc_s_c0_in_for_body47_kernel_3mms_c0_enter42852_kernel_3mm26_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body47_kernel_3mms_c0_exit475_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body47_kernel_3mms_c0_exit475_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body47_kernel_3mms_c0_exit475_kernel_3mm0|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                     ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B6|thebb_kernel_3mm_B6_stall_region|thei_sfc_s_c0_in_for_body47_kernel_3mms_c0_enter42852_kernel_3mm26_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body47_kernel_3mms_c0_exit475_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body47_kernel_3mms_c0_exit475_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body47_kernel_3mms_c0_exit475_kernel_3mm0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[1]                                  ; clock~FITTER_INSERTED_0|datae ;        ;
; -0.009                 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B6|thebb_kernel_3mm_B6_stall_region|thei_sfc_s_c0_in_for_body47_kernel_3mms_c0_enter42852_kernel_3mm26_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body47_kernel_3mms_c0_exit475_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body47_kernel_3mms_c0_exit475_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body47_kernel_3mms_c0_exit475_kernel_3mm0|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                     ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B6|thebb_kernel_3mm_B6_stall_region|thei_sfc_s_c0_in_for_body47_kernel_3mms_c0_enter42852_kernel_3mm26_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body47_kernel_3mms_c0_exit475_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body47_kernel_3mms_c0_exit475_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body47_kernel_3mms_c0_exit475_kernel_3mm0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.HIGH_CAPACITY.hi[1]                     ; clock~FITTER_INSERTED_0|datae ;        ;
; -0.008                 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B6|thebb_kernel_3mm_B6_stall_region|thei_sfc_s_c0_in_for_body47_kernel_3mms_c0_enter42852_kernel_3mm26_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body47_kernel_3mms_c0_exit475_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body47_kernel_3mms_c0_exit475_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body47_kernel_3mms_c0_exit475_kernel_3mm0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.lo_3_0                                               ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B6|thebb_kernel_3mm_B6_stall_region|thei_sfc_s_c0_in_for_body47_kernel_3mms_c0_enter42852_kernel_3mm26_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body47_kernel_3mms_c0_exit475_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body47_kernel_3mms_c0_exit475_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body47_kernel_3mms_c0_exit475_kernel_3mm0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.mid[2]                ; clock~FITTER_INSERTED_0|datae ;        ;
; -0.008                 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_sfc_s_c0_in_for_body10_kernel_3mms_c0_enter27949_kernel_3mm13_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body10_kernel_3mms_c0_exit299_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body10_kernel_3mms_c0_exit299_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body10_kernel_3mms_c0_exit299_kernel_3mm0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo_3_0                                                                 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_sfc_s_c0_in_for_body10_kernel_3mms_c0_enter27949_kernel_3mm13_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body10_kernel_3mms_c0_exit299_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body10_kernel_3mms_c0_exit299_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body10_kernel_3mms_c0_exit299_kernel_3mm0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[2]                                  ; clock~FITTER_INSERTED_0|datae ;        ;
; -0.007                 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B12|thebb_kernel_3mm_B12_stall_region|thei_sfc_s_c0_in_for_body84_kernel_3mms_c0_enter57453_kernel_3mm13_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm0|ms.acl_mid_speed_fifo_inst|sclrn                                                                                          ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B12|thebb_kernel_3mm_B12_stall_region|thei_sfc_s_c0_in_for_body84_kernel_3mms_c0_enter57453_kernel_3mm13_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[8]                             ; clock~FITTER_INSERTED_0|datae ;        ;
; -0.007                 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B13|thekernel_3mm_B13_merge|thekernel_3mm_B13_merge_storage|thekernel_3mm_B13_merge_storage|ms.acl_mid_speed_fifo_inst|sclrn                                                                                                                                                                                                                                                                                                                                                                                            ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B13|thekernel_3mm_B13_merge|thekernel_3mm_B13_merge_storage|thekernel_3mm_B13_merge_storage|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[3]                                                                                                                                                                                                                                                                                                                               ; clock~FITTER_INSERTED_0|datae ;        ;
; -0.006                 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B2|thebb_kernel_3mm_B2_stall_region|thei_sfc_s_c0_in_for_cond8_preheader_kernel_3mms_c0_enter26647_kernel_3mm6_aunroll_x|stall_out_reg_0_q[0]~ERTM                                                                                                                                                                                                                                                                                                                                                                      ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B2|thekernel_3mm_B2_merge|thekernel_3mm_B2_merge_storage|thekernel_3mm_B2_merge_storage|ms.acl_mid_speed_fifo_inst|addr_match_inst|i79~0_LAB_RE_X150_Y198_N0_I34_dff                                                                                                                                                                                                                                                                                                                     ; clock~FITTER_INSERTED_0|datae ;        ;
; -0.006                 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B13|thekernel_3mm_B13_merge|thekernel_3mm_B13_merge_storage|thekernel_3mm_B13_merge_storage|ms.acl_mid_speed_fifo_inst|sclrn                                                                                                                                                                                                                                                                                                                                                                                            ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B13|thekernel_3mm_B13_merge|thekernel_3mm_B13_merge_storage|thekernel_3mm_B13_merge_storage|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[2]                                                                                                                                                                                                                                                                                                                               ; clock~FITTER_INSERTED_0|datae ;        ;
; -0.005                 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_sfc_s_c0_in_for_body10_kernel_3mms_c0_enter27949_kernel_3mm13_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body10_kernel_3mms_c0_exit299_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body10_kernel_3mms_c0_exit299_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body10_kernel_3mms_c0_exit299_kernel_3mm0|ms.acl_mid_speed_fifo_inst|sclrn                                                                                            ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_sfc_s_c0_in_for_body10_kernel_3mms_c0_enter27949_kernel_3mm13_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body10_kernel_3mms_c0_exit299_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body10_kernel_3mms_c0_exit299_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body10_kernel_3mms_c0_exit299_kernel_3mm0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[5]                               ; clock~FITTER_INSERTED_0|datae ;        ;
; -0.004                 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B1_start|thebb_kernel_3mm_B1_start_stall_region|thei_iord_bl_call_kernel_3mm_unnamed_kernel_3mm0_kernel_3mm3_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|GEN_UP_OCC.up_fifo_has_one_inst|INCR_DECR.lo[0]                                                                                                                                                                                                                                                                                            ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B1_start|thebb_kernel_3mm_B1_start_stall_region|thei_iord_bl_call_kernel_3mm_unnamed_kernel_3mm0_kernel_3mm3_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|GEN_UP_OCC.up_fifo_has_one_inst|threshold_reached~_Duplicate_2                                                                                                                                                                                                                                              ; clock~FITTER_INSERTED_0|datae ;        ;
; -0.004                 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_sfc_s_c0_in_for_body10_kernel_3mms_c0_enter27949_kernel_3mm13_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body10_kernel_3mms_c0_exit299_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body10_kernel_3mms_c0_exit299_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body10_kernel_3mms_c0_exit299_kernel_3mm0|ms.acl_mid_speed_fifo_inst|sclrn                                                                                            ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_sfc_s_c0_in_for_body10_kernel_3mms_c0_enter27949_kernel_3mm13_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body10_kernel_3mms_c0_exit299_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body10_kernel_3mms_c0_exit299_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body10_kernel_3mms_c0_exit299_kernel_3mm0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[4]                               ; clock~FITTER_INSERTED_0|datae ;        ;
; -0.004                 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B13|thebb_kernel_3mm_B13_stall_region|thei_sfc_s_c0_in_for_end97_kernel_3mms_c0_enter615_kernel_3mm2_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end97_kernel_3mms_c0_exit619_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end97_kernel_3mms_c0_exit619_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end97_kernel_3mms_c0_exit619_kernel_3mm0|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst|i83~3_ERTM                                                        ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B13|thebb_kernel_3mm_B13_stall_region|thei_sfc_s_c0_in_for_end97_kernel_3mms_c0_enter615_kernel_3mm2_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end97_kernel_3mms_c0_exit619_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end97_kernel_3mms_c0_exit619_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end97_kernel_3mms_c0_exit619_kernel_3mm0|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst|INCR_DECR.mid[2]~ERTM              ; clock~FITTER_INSERTED_0|datae ;        ;
; -0.003                 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_sfc_s_c0_in_for_body10_kernel_3mms_c0_enter27949_kernel_3mm13_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body10_kernel_3mms_c0_exit299_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body10_kernel_3mms_c0_exit299_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body10_kernel_3mms_c0_exit299_kernel_3mm0|ms.acl_mid_speed_fifo_inst|sclrn                                                                                            ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_sfc_s_c0_in_for_body10_kernel_3mms_c0_enter27949_kernel_3mm13_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body10_kernel_3mms_c0_exit299_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body10_kernel_3mms_c0_exit299_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body10_kernel_3mms_c0_exit299_kernel_3mm0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[8]                               ; clock~FITTER_INSERTED_0|datae ;        ;
; -0.003                 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_sfc_s_c0_in_for_body10_kernel_3mms_c0_enter27949_kernel_3mm13_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body10_kernel_3mms_c0_exit299_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body10_kernel_3mms_c0_exit299_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body10_kernel_3mms_c0_exit299_kernel_3mm0|ms.acl_mid_speed_fifo_inst|sclrn                                                                                            ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_sfc_s_c0_in_for_body10_kernel_3mms_c0_enter27949_kernel_3mm13_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body10_kernel_3mms_c0_exit299_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body10_kernel_3mms_c0_exit299_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body10_kernel_3mms_c0_exit299_kernel_3mm0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[2]                               ; clock~FITTER_INSERTED_0|datae ;        ;
; -0.003                 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B13|thebb_kernel_3mm_B13_stall_region|thei_sfc_s_c0_in_for_end97_kernel_3mms_c0_enter615_kernel_3mm2_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end97_kernel_3mms_c0_exit619_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end97_kernel_3mms_c0_exit619_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end97_kernel_3mms_c0_exit619_kernel_3mm0|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst|i83~3_ERTM                                                        ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B13|thebb_kernel_3mm_B13_stall_region|thei_sfc_s_c0_in_for_end97_kernel_3mms_c0_enter615_kernel_3mm2_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end97_kernel_3mms_c0_exit619_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end97_kernel_3mms_c0_exit619_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end97_kernel_3mms_c0_exit619_kernel_3mm0|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst|INCR_DECR.mid[1]~ERTM              ; clock~FITTER_INSERTED_0|datae ;        ;
; -0.003                 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B1_start|thebb_kernel_3mm_B1_start_stall_region|thei_iord_bl_call_kernel_3mm_unnamed_kernel_3mm0_kernel_3mm3_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|down_has_one_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                                             ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B1_start|thebb_kernel_3mm_B1_start_stall_region|thei_iord_bl_call_kernel_3mm_unnamed_kernel_3mm0_kernel_3mm3_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|down_has_one_inst|INCR_DECR.mid[2]                                                                                                                                                                                                                                                                          ; clock~FITTER_INSERTED_0|datae ;        ;
; -0.003                 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B1_start|thebb_kernel_3mm_B1_start_stall_region|thei_iord_bl_call_kernel_3mm_unnamed_kernel_3mm0_kernel_3mm3_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|GEN_UP_OCC.up_fifo_has_one_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                               ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B1_start|thebb_kernel_3mm_B1_start_stall_region|thei_iord_bl_call_kernel_3mm_unnamed_kernel_3mm0_kernel_3mm3_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|GEN_UP_OCC.up_fifo_has_one_inst|INCR_DECR.mid[2]                                                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|datae ;        ;
; -0.003                 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_sfc_s_c0_in_for_body10_kernel_3mms_c0_enter27949_kernel_3mm13_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body10_kernel_3mms_c0_exit299_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body10_kernel_3mms_c0_exit299_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body10_kernel_3mms_c0_exit299_kernel_3mm0|ms.acl_mid_speed_fifo_inst|sclrn                                                                                            ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_sfc_s_c0_in_for_body10_kernel_3mms_c0_enter27949_kernel_3mm13_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body10_kernel_3mms_c0_exit299_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body10_kernel_3mms_c0_exit299_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body10_kernel_3mms_c0_exit299_kernel_3mm0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[0]                               ; clock~FITTER_INSERTED_0|datae ;        ;
; -0.002                 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_sfc_s_c0_in_for_body10_kernel_3mms_c0_enter27949_kernel_3mm13_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body10_kernel_3mms_c0_exit299_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body10_kernel_3mms_c0_exit299_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body10_kernel_3mms_c0_exit299_kernel_3mm0|ms.acl_mid_speed_fifo_inst|sclrn                                                                                            ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_sfc_s_c0_in_for_body10_kernel_3mms_c0_enter27949_kernel_3mm13_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body10_kernel_3mms_c0_exit299_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body10_kernel_3mms_c0_exit299_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body10_kernel_3mms_c0_exit299_kernel_3mm0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[6]                               ; clock~FITTER_INSERTED_0|datae ;        ;
; -0.002                 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_sfc_s_c0_in_for_body10_kernel_3mms_c0_enter27949_kernel_3mm13_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body10_kernel_3mms_c0_exit299_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body10_kernel_3mms_c0_exit299_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body10_kernel_3mms_c0_exit299_kernel_3mm0|ms.acl_mid_speed_fifo_inst|sclrn                                                                                            ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_sfc_s_c0_in_for_body10_kernel_3mms_c0_enter27949_kernel_3mm13_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body10_kernel_3mms_c0_exit299_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body10_kernel_3mms_c0_exit299_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body10_kernel_3mms_c0_exit299_kernel_3mm0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[3]                               ; clock~FITTER_INSERTED_0|datae ;        ;
; -0.002                 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B13|thekernel_3mm_B13_merge|thekernel_3mm_B13_merge_storage|thekernel_3mm_B13_merge_storage|ms.acl_mid_speed_fifo_inst|sclrn                                                                                                                                                                                                                                                                                                                                                                                            ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B13|thekernel_3mm_B13_merge|thekernel_3mm_B13_merge_storage|thekernel_3mm_B13_merge_storage|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[4]                                                                                                                                                                                                                                                                                                                               ; clock~FITTER_INSERTED_0|datae ;        ;
; -0.002                 ; sync_resetn[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; kernel_3mm_inst|kernel_3mm_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; clock~FITTER_INSERTED_0|datae ;        ;
; -0.001                 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B1_start|thebb_kernel_3mm_B1_start_stall_region|thei_iord_bl_call_kernel_3mm_unnamed_kernel_3mm0_kernel_3mm3_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_lookahead_has_one_inst|threshold_reached                                                                                                                                                                                                                                                                                              ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B1_start|thebb_kernel_3mm_B1_start_stall_region|thei_iord_bl_call_kernel_3mm_unnamed_kernel_3mm0_kernel_3mm3_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|GEN_UP_OCC.up_fifo_has_one_inst|threshold_reached~_Duplicate_2                                                                                                                                                                                                                                              ; clock~FITTER_INSERTED_0|datae ;        ;
; -0.001                 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B13|thebb_kernel_3mm_B13_stall_region|stall_entry_frontStall_reg0_q[0]~ERTM                                                                                                                                                                                                                                                                                                                                                                                                                                             ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B13|thekernel_3mm_B13_merge|thekernel_3mm_B13_merge_storage|thekernel_3mm_B13_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama40~reg1                                                                                                                                                                                                                                                                                                 ; clock~FITTER_INSERTED_0|datae ;        ;
; -0.001                 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B13|thebb_kernel_3mm_B13_stall_region|stall_entry_frontStall_reg0_q[0]~ERTM                                                                                                                                                                                                                                                                                                                                                                                                                                             ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B13|thekernel_3mm_B13_merge|thekernel_3mm_B13_merge_storage|thekernel_3mm_B13_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama112~reg1                                                                                                                                                                                                                                                                                                ; clock~FITTER_INSERTED_0|datae ;        ;
+------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+--------+


Status:		FAIL
Severity:		Medium
Number of violations: 	34
Rule Parameters:      	max_violations = 5000
		maximum_pulse_width_slack = 0
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; TMC-20221 - Nodes Failing Minimum Pulse Width Due to Clock Pulse Collapse                                                                                                                                                                                                                                                                                                                             ;
+---------------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+---------------------------------+--------+
; Minimum Pulse Width Slack ; Type             ; Node Name                                                                                                                                                                                                                                                                                           ; Clock ; Worst-Case Operating Conditions ; Waived ;
+---------------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+---------------------------------+--------+
; -0.171                    ; High Pulse Width ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B5|thekernel_3mm_B5_merge|thekernel_3mm_B5_merge_storage|thekernel_3mm_B5_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama232~ENA1_dff~reg1 ; clock ; Slow 900mV -40C Model           ;        ;
; -0.171                    ; High Pulse Width ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B5|thekernel_3mm_B5_merge|thekernel_3mm_B5_merge_storage|thekernel_3mm_B5_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama304~ENA1_dff~reg1 ; clock ; Slow 900mV -40C Model           ;        ;
; -0.075                    ; High Pulse Width ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B14|thekernel_3mm_B14_merge|thekernel_3mm_B14_merge_storage|thekernel_3mm_B14_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama8~reg0        ; clock ; Slow 900mV 100C Model           ;        ;
; -0.075                    ; High Pulse Width ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B7|thekernel_3mm_B7_merge|thekernel_3mm_B7_merge_storage|thekernel_3mm_B7_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama56~reg0           ; clock ; Slow 900mV 100C Model           ;        ;
; -0.075                    ; High Pulse Width ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B7|thekernel_3mm_B7_merge|thekernel_3mm_B7_merge_storage|thekernel_3mm_B7_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama48~reg0           ; clock ; Slow 900mV 100C Model           ;        ;
; -0.074                    ; High Pulse Width ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B8|thekernel_3mm_B8_merge|thekernel_3mm_B8_merge_storage|thekernel_3mm_B8_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama8~reg0            ; clock ; Slow 900mV 100C Model           ;        ;
; -0.074                    ; High Pulse Width ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B11|thekernel_3mm_B11_merge|thekernel_3mm_B11_merge_storage|thekernel_3mm_B11_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama8~reg0        ; clock ; Slow 900mV 100C Model           ;        ;
; -0.073                    ; High Pulse Width ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B4|thekernel_3mm_B4_merge|thekernel_3mm_B4_merge_storage|thekernel_3mm_B4_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama384~reg0          ; clock ; Slow 900mV 100C Model           ;        ;
; -0.073                    ; High Pulse Width ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B4|thekernel_3mm_B4_merge|thekernel_3mm_B4_merge_storage|thekernel_3mm_B4_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama424~reg0          ; clock ; Slow 900mV 100C Model           ;        ;
; -0.073                    ; High Pulse Width ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B6|thekernel_3mm_B6_merge|thekernel_3mm_B6_merge_storage|thekernel_3mm_B6_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama328~reg0          ; clock ; Slow 900mV 100C Model           ;        ;
; -0.073                    ; High Pulse Width ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B6|thekernel_3mm_B6_merge|thekernel_3mm_B6_merge_storage|thekernel_3mm_B6_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama320~reg0          ; clock ; Slow 900mV 100C Model           ;        ;
; -0.072                    ; High Pulse Width ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B12|thekernel_3mm_B12_merge|thekernel_3mm_B12_merge_storage|thekernel_3mm_B12_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama320~reg0      ; clock ; Slow 900mV 100C Model           ;        ;
; -0.072                    ; High Pulse Width ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B12|thekernel_3mm_B12_merge|thekernel_3mm_B12_merge_storage|thekernel_3mm_B12_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama328~reg0      ; clock ; Slow 900mV 100C Model           ;        ;
; -0.072                    ; High Pulse Width ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B5|thekernel_3mm_B5_merge|thekernel_3mm_B5_merge_storage|thekernel_3mm_B5_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama304~reg0          ; clock ; Slow 900mV 100C Model           ;        ;
; -0.072                    ; High Pulse Width ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B5|thekernel_3mm_B5_merge|thekernel_3mm_B5_merge_storage|thekernel_3mm_B5_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama232~reg0          ; clock ; Slow 900mV 100C Model           ;        ;
; -0.072                    ; High Pulse Width ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thekernel_3mm_B3_merge|thekernel_3mm_B3_merge_storage|thekernel_3mm_B3_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama72~reg0           ; clock ; Slow 900mV 100C Model           ;        ;
; -0.071                    ; High Pulse Width ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B13|thekernel_3mm_B13_merge|thekernel_3mm_B13_merge_storage|thekernel_3mm_B13_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama112~reg0      ; clock ; Slow 900mV 100C Model           ;        ;
; -0.071                    ; High Pulse Width ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B13|thekernel_3mm_B13_merge|thekernel_3mm_B13_merge_storage|thekernel_3mm_B13_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama40~reg0       ; clock ; Slow 900mV 100C Model           ;        ;
; -0.021                    ; High Pulse Width ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B14|thekernel_3mm_B14_merge|thekernel_3mm_B14_merge_storage|thekernel_3mm_B14_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama8~reg1        ; clock ; Slow 900mV -40C Model           ;        ;
; -0.020                    ; High Pulse Width ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B7|thekernel_3mm_B7_merge|thekernel_3mm_B7_merge_storage|thekernel_3mm_B7_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama56~reg1           ; clock ; Slow 900mV -40C Model           ;        ;
; -0.020                    ; High Pulse Width ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B7|thekernel_3mm_B7_merge|thekernel_3mm_B7_merge_storage|thekernel_3mm_B7_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama48~reg1           ; clock ; Slow 900mV -40C Model           ;        ;
; -0.020                    ; High Pulse Width ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B6|thekernel_3mm_B6_merge|thekernel_3mm_B6_merge_storage|thekernel_3mm_B6_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama328~reg1          ; clock ; Slow 900mV -40C Model           ;        ;
; -0.020                    ; High Pulse Width ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B6|thekernel_3mm_B6_merge|thekernel_3mm_B6_merge_storage|thekernel_3mm_B6_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama320~reg1          ; clock ; Slow 900mV -40C Model           ;        ;
; -0.020                    ; High Pulse Width ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B4|thekernel_3mm_B4_merge|thekernel_3mm_B4_merge_storage|thekernel_3mm_B4_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama384~reg1          ; clock ; Slow 900mV -40C Model           ;        ;
; -0.020                    ; High Pulse Width ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B4|thekernel_3mm_B4_merge|thekernel_3mm_B4_merge_storage|thekernel_3mm_B4_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama424~reg1          ; clock ; Slow 900mV -40C Model           ;        ;
; -0.020                    ; High Pulse Width ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thekernel_3mm_B3_merge|thekernel_3mm_B3_merge_storage|thekernel_3mm_B3_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama72~reg1           ; clock ; Slow 900mV -40C Model           ;        ;
; -0.019                    ; High Pulse Width ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B13|thekernel_3mm_B13_merge|thekernel_3mm_B13_merge_storage|thekernel_3mm_B13_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama112~reg1      ; clock ; Slow 900mV -40C Model           ;        ;
; -0.019                    ; High Pulse Width ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B13|thekernel_3mm_B13_merge|thekernel_3mm_B13_merge_storage|thekernel_3mm_B13_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama40~reg1       ; clock ; Slow 900mV -40C Model           ;        ;
; -0.019                    ; High Pulse Width ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B8|thekernel_3mm_B8_merge|thekernel_3mm_B8_merge_storage|thekernel_3mm_B8_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama8~reg1            ; clock ; Slow 900mV -40C Model           ;        ;
; -0.019                    ; High Pulse Width ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B11|thekernel_3mm_B11_merge|thekernel_3mm_B11_merge_storage|thekernel_3mm_B11_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama8~reg1        ; clock ; Slow 900mV -40C Model           ;        ;
; -0.019                    ; High Pulse Width ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B5|thekernel_3mm_B5_merge|thekernel_3mm_B5_merge_storage|thekernel_3mm_B5_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama304~reg1          ; clock ; Slow 900mV -40C Model           ;        ;
; -0.019                    ; High Pulse Width ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B5|thekernel_3mm_B5_merge|thekernel_3mm_B5_merge_storage|thekernel_3mm_B5_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama232~reg1          ; clock ; Slow 900mV -40C Model           ;        ;
; -0.018                    ; High Pulse Width ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B12|thekernel_3mm_B12_merge|thekernel_3mm_B12_merge_storage|thekernel_3mm_B12_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama320~reg1      ; clock ; Slow 900mV -40C Model           ;        ;
; -0.018                    ; High Pulse Width ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B12|thekernel_3mm_B12_merge|thekernel_3mm_B12_merge_storage|thekernel_3mm_B12_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama328~reg1      ; clock ; Slow 900mV -40C Model           ;        ;
+---------------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+---------------------------------+--------+


Status:		FAIL
Severity:		Medium
Number of violations: 	20
Rule Parameters:      	max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; TMC-20202 - Paths Failing Setup Analysis with High Logic Delay                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+------------+----------------+------------------+------------------------+--------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Intrinsic Margin ; Cell Delay ; Local IC Delay ; Logic-Only Slack ; Worst-Case Corner      ; Waived ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+------------+----------------+------------------+------------------------+--------+
; -0.031 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B4|thebb_kernel_3mm_B4_stall_region|thei_sfc_s_c0_in_for_body15_kernel_3mms_c0_enter32651_kernel_3mm25_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm0|ms.acl_mid_speed_fifo_inst|sclrn                                                                                            ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B4|thebb_kernel_3mm_B4_stall_region|thei_sfc_s_c0_in_for_body15_kernel_3mms_c0_enter32651_kernel_3mm25_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[5]                               ; 0.504            ; 0.033      ; 0.485          ; -0.014           ; 1 Slow vid1 -40C Model ;        ;
; -0.030 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B4|thebb_kernel_3mm_B4_stall_region|thei_sfc_s_c0_in_for_body15_kernel_3mms_c0_enter32651_kernel_3mm25_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm0|ms.acl_mid_speed_fifo_inst|sclrn                                                                                            ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B4|thebb_kernel_3mm_B4_stall_region|thei_sfc_s_c0_in_for_body15_kernel_3mms_c0_enter32651_kernel_3mm25_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[8]                               ; 0.505            ; 0.033      ; 0.485          ; -0.013           ; 1 Slow vid1 -40C Model ;        ;
; -0.029 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B4|thebb_kernel_3mm_B4_stall_region|thei_sfc_s_c0_in_for_body15_kernel_3mms_c0_enter32651_kernel_3mm25_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm0|ms.acl_mid_speed_fifo_inst|sclrn                                                                                            ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B4|thebb_kernel_3mm_B4_stall_region|thei_sfc_s_c0_in_for_body15_kernel_3mms_c0_enter32651_kernel_3mm25_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[3]                               ; 0.506            ; 0.033      ; 0.485          ; -0.012           ; 1 Slow vid1 -40C Model ;        ;
; -0.029 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B4|thebb_kernel_3mm_B4_stall_region|thei_sfc_s_c0_in_for_body15_kernel_3mms_c0_enter32651_kernel_3mm25_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm0|ms.acl_mid_speed_fifo_inst|sclrn                                                                                            ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B4|thebb_kernel_3mm_B4_stall_region|thei_sfc_s_c0_in_for_body15_kernel_3mms_c0_enter32651_kernel_3mm25_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[2]                               ; 0.506            ; 0.033      ; 0.485          ; -0.012           ; 1 Slow vid1 -40C Model ;        ;
; -0.029 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B4|thebb_kernel_3mm_B4_stall_region|thei_sfc_s_c0_in_for_body15_kernel_3mms_c0_enter32651_kernel_3mm25_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm0|ms.acl_mid_speed_fifo_inst|sclrn                                                                                            ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B4|thebb_kernel_3mm_B4_stall_region|thei_sfc_s_c0_in_for_body15_kernel_3mms_c0_enter32651_kernel_3mm25_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[0]                               ; 0.506            ; 0.033      ; 0.485          ; -0.012           ; 1 Slow vid1 -40C Model ;        ;
; -0.027 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B4|thebb_kernel_3mm_B4_stall_region|thei_sfc_s_c0_in_for_body15_kernel_3mms_c0_enter32651_kernel_3mm25_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm0|ms.acl_mid_speed_fifo_inst|sclrn                                                                                            ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B4|thebb_kernel_3mm_B4_stall_region|thei_sfc_s_c0_in_for_body15_kernel_3mms_c0_enter32651_kernel_3mm25_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[7]                               ; 0.508            ; 0.033      ; 0.485          ; -0.010           ; 1 Slow vid1 -40C Model ;        ;
; -0.027 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B4|thebb_kernel_3mm_B4_stall_region|thei_sfc_s_c0_in_for_body15_kernel_3mms_c0_enter32651_kernel_3mm25_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm0|ms.acl_mid_speed_fifo_inst|sclrn                                                                                            ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B4|thebb_kernel_3mm_B4_stall_region|thei_sfc_s_c0_in_for_body15_kernel_3mms_c0_enter32651_kernel_3mm25_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[6]                               ; 0.508            ; 0.033      ; 0.485          ; -0.010           ; 1 Slow vid1 -40C Model ;        ;
; -0.026 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B4|thebb_kernel_3mm_B4_stall_region|thei_sfc_s_c0_in_for_body15_kernel_3mms_c0_enter32651_kernel_3mm25_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm0|ms.acl_mid_speed_fifo_inst|sclrn                                                                                            ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B4|thebb_kernel_3mm_B4_stall_region|thei_sfc_s_c0_in_for_body15_kernel_3mms_c0_enter32651_kernel_3mm25_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[4]                               ; 0.509            ; 0.033      ; 0.485          ; -0.009           ; 1 Slow vid1 -40C Model ;        ;
; -0.026 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B4|thebb_kernel_3mm_B4_stall_region|thei_sfc_s_c0_in_for_body15_kernel_3mms_c0_enter32651_kernel_3mm25_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm0|ms.acl_mid_speed_fifo_inst|sclrn                                                                                            ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B4|thebb_kernel_3mm_B4_stall_region|thei_sfc_s_c0_in_for_body15_kernel_3mms_c0_enter32651_kernel_3mm25_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[1]                               ; 0.509            ; 0.033      ; 0.485          ; -0.009           ; 1 Slow vid1 -40C Model ;        ;
; -0.024 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B12|thebb_kernel_3mm_B12_stall_region|thei_sfc_s_c0_in_for_body84_kernel_3mms_c0_enter57453_kernel_3mm13_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm0|ms.acl_mid_speed_fifo_inst|sclrn                                                                                          ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B12|thebb_kernel_3mm_B12_stall_region|thei_sfc_s_c0_in_for_body84_kernel_3mms_c0_enter57453_kernel_3mm13_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[1]                             ; 0.499            ; 0.057      ; 0.450          ; -0.008           ; 1 Slow vid1 -40C Model ;        ;
; -0.022 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B12|thebb_kernel_3mm_B12_stall_region|thei_sfc_s_c0_in_for_body84_kernel_3mms_c0_enter57453_kernel_3mm13_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm0|ms.acl_mid_speed_fifo_inst|sclrn                                                                                          ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B12|thebb_kernel_3mm_B12_stall_region|thei_sfc_s_c0_in_for_body84_kernel_3mms_c0_enter57453_kernel_3mm13_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[5]                             ; 0.501            ; 0.057      ; 0.450          ; -0.006           ; 1 Slow vid1 -40C Model ;        ;
; -0.022 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B12|thebb_kernel_3mm_B12_stall_region|thei_sfc_s_c0_in_for_body84_kernel_3mms_c0_enter57453_kernel_3mm13_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm0|ms.acl_mid_speed_fifo_inst|sclrn                                                                                          ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B12|thebb_kernel_3mm_B12_stall_region|thei_sfc_s_c0_in_for_body84_kernel_3mms_c0_enter57453_kernel_3mm13_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[3]                             ; 0.501            ; 0.057      ; 0.450          ; -0.006           ; 1 Slow vid1 -40C Model ;        ;
; -0.022 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B12|thebb_kernel_3mm_B12_stall_region|thei_sfc_s_c0_in_for_body84_kernel_3mms_c0_enter57453_kernel_3mm13_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm0|ms.acl_mid_speed_fifo_inst|sclrn                                                                                          ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B12|thebb_kernel_3mm_B12_stall_region|thei_sfc_s_c0_in_for_body84_kernel_3mms_c0_enter57453_kernel_3mm13_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[2]                             ; 0.501            ; 0.057      ; 0.450          ; -0.006           ; 1 Slow vid1 -40C Model ;        ;
; -0.021 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B12|thebb_kernel_3mm_B12_stall_region|thei_sfc_s_c0_in_for_body84_kernel_3mms_c0_enter57453_kernel_3mm13_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm0|ms.acl_mid_speed_fifo_inst|sclrn                                                                                          ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B12|thebb_kernel_3mm_B12_stall_region|thei_sfc_s_c0_in_for_body84_kernel_3mms_c0_enter57453_kernel_3mm13_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[8]                             ; 0.502            ; 0.057      ; 0.450          ; -0.005           ; 1 Slow vid1 -40C Model ;        ;
; -0.021 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B12|thebb_kernel_3mm_B12_stall_region|thei_sfc_s_c0_in_for_body84_kernel_3mms_c0_enter57453_kernel_3mm13_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm0|ms.acl_mid_speed_fifo_inst|sclrn                                                                                          ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B12|thebb_kernel_3mm_B12_stall_region|thei_sfc_s_c0_in_for_body84_kernel_3mms_c0_enter57453_kernel_3mm13_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[6]                             ; 0.502            ; 0.057      ; 0.450          ; -0.005           ; 1 Slow vid1 -40C Model ;        ;
; -0.020 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B12|thebb_kernel_3mm_B12_stall_region|thei_sfc_s_c0_in_for_body84_kernel_3mms_c0_enter57453_kernel_3mm13_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm0|ms.acl_mid_speed_fifo_inst|sclrn                                                                                          ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B12|thebb_kernel_3mm_B12_stall_region|thei_sfc_s_c0_in_for_body84_kernel_3mms_c0_enter57453_kernel_3mm13_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[7]                             ; 0.503            ; 0.057      ; 0.450          ; -0.004           ; 1 Slow vid1 -40C Model ;        ;
; -0.020 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B12|thebb_kernel_3mm_B12_stall_region|thei_sfc_s_c0_in_for_body84_kernel_3mms_c0_enter57453_kernel_3mm13_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm0|ms.acl_mid_speed_fifo_inst|sclrn                                                                                          ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B12|thebb_kernel_3mm_B12_stall_region|thei_sfc_s_c0_in_for_body84_kernel_3mms_c0_enter57453_kernel_3mm13_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[4]                             ; 0.503            ; 0.057      ; 0.450          ; -0.004           ; 1 Slow vid1 -40C Model ;        ;
; -0.020 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B12|thebb_kernel_3mm_B12_stall_region|thei_sfc_s_c0_in_for_body84_kernel_3mms_c0_enter57453_kernel_3mm13_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm0|ms.acl_mid_speed_fifo_inst|sclrn                                                                                          ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B12|thebb_kernel_3mm_B12_stall_region|thei_sfc_s_c0_in_for_body84_kernel_3mms_c0_enter57453_kernel_3mm13_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[0]                             ; 0.503            ; 0.057      ; 0.450          ; -0.004           ; 1 Slow vid1 -40C Model ;        ;
; -0.019 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B12|thebb_kernel_3mm_B12_stall_region|thei_sfc_s_c0_in_for_body84_kernel_3mms_c0_enter57453_kernel_3mm13_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B12|thebb_kernel_3mm_B12_stall_region|thei_sfc_s_c0_in_for_body84_kernel_3mms_c0_enter57453_kernel_3mm13_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.HIGH_CAPACITY.hi[3] ; 0.503            ; 0.109      ; 0.397          ; -0.003           ; 1 Slow vid1 -40C Model ;        ;
; -0.016 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B12|thebb_kernel_3mm_B12_stall_region|thei_sfc_s_c0_in_for_body84_kernel_3mms_c0_enter57453_kernel_3mm13_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B12|thebb_kernel_3mm_B12_stall_region|thei_sfc_s_c0_in_for_body84_kernel_3mms_c0_enter57453_kernel_3mm13_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.HIGH_CAPACITY.hi[2] ; 0.506            ; 0.109      ; 0.397          ; 0.000            ; 1 Slow vid1 -40C Model ;        ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+------------+----------------+------------------+------------------------+--------+


Status:		FAIL
Severity:		Medium
Number of violations: 	16
Rule Parameters:      	max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; TMC-20204 - Endpoints of Paths Failing Setup Analysis with Retiming Restrictions                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------+
; Worst-Case Setup Slack ; Node Name                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retiming Restriction                                                                                             ; Waived ;
+------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------+
; -0.042                 ; sync_resetn[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Node is a partition boundary. Node uses an asynchronous clear port.                                              ;        ;
; -0.042                 ; kernel_3mm_inst|kernel_3mm_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[7]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Node drives an asynchronous signal, such as an asynchronous clear.                                               ;        ;
; -0.039                 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B8|thekernel_3mm_B8_merge|thekernel_3mm_B8_merge_storage|thekernel_3mm_B8_merge_storage|ms.acl_mid_speed_fifo_inst|sclrn                                                                                                                                                                                                                                                                                                                                                                                                ; Node drives an asynchronous signal, such as an asynchronous clear.                                               ;        ;
; -0.031                 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B4|thebb_kernel_3mm_B4_stall_region|thei_sfc_s_c0_in_for_body15_kernel_3mms_c0_enter32651_kernel_3mm25_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm0|ms.acl_mid_speed_fifo_inst|sclrn                                                                                            ; Node drives an asynchronous signal, such as an asynchronous clear.                                               ;        ;
; -0.025                 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B1_start|thebb_kernel_3mm_B1_start_stall_region|thei_iord_bl_call_kernel_3mm_unnamed_kernel_3mm0_kernel_3mm3_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|GEN_UP_OCC.up_fifo_has_one_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                               ; Node has user don't-touch assignments. Node has user preserve assignments. Node uses an asynchronous clear port. ;        ;
; -0.024                 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B12|thebb_kernel_3mm_B12_stall_region|thei_sfc_s_c0_in_for_body84_kernel_3mms_c0_enter57453_kernel_3mm13_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm0|ms.acl_mid_speed_fifo_inst|sclrn                                                                                          ; Node drives an asynchronous signal, such as an asynchronous clear.                                               ;        ;
; -0.023                 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B11|thebb_kernel_3mm_B11_stall_region|thei_sfc_s_c0_in_for_body76_kernel_3mms_c0_enter52850_kernel_3mm5_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body76_kernel_3mms_c0_exit547_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body76_kernel_3mms_c0_exit547_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body76_kernel_3mms_c0_exit547_kernel_3mm0|ms.acl_mid_speed_fifo_inst|sclrn                                                                                           ; Node drives an asynchronous signal, such as an asynchronous clear.                                               ;        ;
; -0.020                 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B6|thebb_kernel_3mm_B6_stall_region|thei_sfc_s_c0_in_for_body47_kernel_3mms_c0_enter42852_kernel_3mm26_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body47_kernel_3mms_c0_exit475_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body47_kernel_3mms_c0_exit475_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body47_kernel_3mms_c0_exit475_kernel_3mm0|ms.acl_mid_speed_fifo_inst|sclrn                                                                                            ; Node drives an asynchronous signal, such as an asynchronous clear.                                               ;        ;
; -0.019                 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B12|thebb_kernel_3mm_B12_stall_region|thei_sfc_s_c0_in_for_body84_kernel_3mms_c0_enter57453_kernel_3mm13_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ; Node has user don't-touch assignments. Node has user preserve assignments. Node uses an asynchronous clear port. ;        ;
; -0.015                 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B6|thebb_kernel_3mm_B6_stall_region|thei_sfc_s_c0_in_for_body47_kernel_3mms_c0_enter42852_kernel_3mm26_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body47_kernel_3mms_c0_exit475_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body47_kernel_3mms_c0_exit475_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body47_kernel_3mms_c0_exit475_kernel_3mm0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]   ; Node has user don't-touch assignments. Node has user preserve assignments. Node uses an asynchronous clear port. ;        ;
; -0.015                 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B4|thebb_kernel_3mm_B4_stall_region|thei_sfc_s_c0_in_for_body15_kernel_3mms_c0_enter32651_kernel_3mm25_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]   ; Node has user don't-touch assignments. Node has user preserve assignments. Node uses an asynchronous clear port. ;        ;
; -0.013                 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B4|thekernel_3mm_B4_merge|thekernel_3mm_B4_merge_storage|thekernel_3mm_B4_merge_storage|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                                                                                       ; Node has user don't-touch assignments. Node has user preserve assignments. Node uses an asynchronous clear port. ;        ;
; -0.011                 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B6|thebb_kernel_3mm_B6_stall_region|thei_sfc_s_c0_in_for_body47_kernel_3mms_c0_enter42852_kernel_3mm26_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body47_kernel_3mms_c0_exit475_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body47_kernel_3mms_c0_exit475_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body47_kernel_3mms_c0_exit475_kernel_3mm0|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                     ; Node has user don't-touch assignments. Node has user preserve assignments. Node uses an asynchronous clear port. ;        ;
; -0.007                 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B13|thekernel_3mm_B13_merge|thekernel_3mm_B13_merge_storage|thekernel_3mm_B13_merge_storage|ms.acl_mid_speed_fifo_inst|sclrn                                                                                                                                                                                                                                                                                                                                                                                            ; Node drives an asynchronous signal, such as an asynchronous clear.                                               ;        ;
; -0.005                 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_sfc_s_c0_in_for_body10_kernel_3mms_c0_enter27949_kernel_3mm13_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body10_kernel_3mms_c0_exit299_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body10_kernel_3mms_c0_exit299_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body10_kernel_3mms_c0_exit299_kernel_3mm0|ms.acl_mid_speed_fifo_inst|sclrn                                                                                            ; Node drives an asynchronous signal, such as an asynchronous clear.                                               ;        ;
; -0.003                 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B1_start|thebb_kernel_3mm_B1_start_stall_region|thei_iord_bl_call_kernel_3mm_unnamed_kernel_3mm0_kernel_3mm3_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|down_has_one_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                                             ; Node has user don't-touch assignments. Node has user preserve assignments. Node uses an asynchronous clear port. ;        ;
+------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+----------------------------------------------------------+
; CDC-50001 - 1-Bit Asynchronous Transfer Not Synchronized ;
+----------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+-----------------------------------------------------------------------+
; CDC-50002 - 1-Bit Asynchronous Transfer with Insufficient Constraints ;
+-----------------------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+----------------------------------------------------------------+
; CDC-50003 - CE-Type CDC Transfer with Insufficient Constraints ;
+----------------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+-----------------------------------------------------------------+
; CDC-50004 - MUX-type CDC Transfer with Insufficient Constraints ;
+-----------------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+-----------------------------------------------------------------------------------------+
; CDC-50005 - CDC Bus Constructed with Multi-bit Synchronizer Chains of Different Lengths ;
+-----------------------------------------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+---------------------------------------------------------------+
; CDC-50006 - CDC Bus Constructed with Unsynchronized Registers ;
+---------------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+--------------------------------------------------------------------------------------------------+
; CDC-50007 - CDC Bus Constructed with Multi-bit Synchronizer Chains with Insufficient Constraints ;
+--------------------------------------------------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+-----------------------------------------------------------+
; CDC-50011 - Combinational Logic Before Synchronizer Chain ;
+-----------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+-----------------------------------------------------------------+
; CDC-50012 - Multiple Clock Domains Driving a Synchronizer Chain ;
+-----------------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+--------------------------------------+
; CLK-30026 - Missing Clock Assignment ;
+--------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+----------------------------------------------+
; CLK-30027 - Multiple Clock Assignments Found ;
+----------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+-------------------------------------+
; CLK-30028 - Invalid Generated Clock ;
+-------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+---------------------------------------+
; CLK-30029 - Invalid Clock Assignments ;
+---------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+-----------------------------------+
; CLK-30030 - PLL Setting Violation ;
+-----------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+--------------------------------------------+
; CLK-30033 - Invalid Clock Group Assignment ;
+--------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+----------------------------------------------------------------------------+
; CLK-30034 - Clock Pairs Missing Logically Exclusive Clock Group Assignment ;
+----------------------------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+-----------------------------------------------------------------------------+
; CLK-30035 - Clock Pairs Missing Physically Exclusive Clock Group Assignment ;
+-----------------------------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+----------------------------------------+
; CLK-30042 - Incorrect Clock Group Type ;
+----------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+---------------------------------------------------------------------------------------------------+
; RDC-50001 - Reconvergence of Multiple Asynchronous Reset Synchronizers in Different Reset Domains ;
+---------------------------------------------------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+-------------------------------------------------------------------------------------------------+
; RDC-50002 - Reconvergence of Multiple Asynchronous Reset Synchronizers in a Common Reset Domain ;
+-------------------------------------------------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+----------------------------------------------------+
; RES-50001 - Asynchronous Reset Is Not Synchronized ;
+----------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+---------------------------------------------------------------+
; RES-50002 - Asynchronous Reset is Insufficiently Synchronized ;
+---------------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+--------------------------------------------------------------+
; RES-50003 - Asynchronous Reset with Insufficient Constraints ;
+--------------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+--------------------------------------------------------------------------+
; RES-50004 - Multiple Asynchronous Resets within Reset Synchronizer Chain ;
+--------------------------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+--------------------------------------------+
; TMC-20011 - Missing Input Delay Constraint ;
+--------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+---------------------------------------------+
; TMC-20012 - Missing Output Delay Constraint ;
+---------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+---------------------------------+
; TMC-20013 - Partial Input Delay ;
+---------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+----------------------------------+
; TMC-20014 - Partial Output Delay ;
+----------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+----------------------------------------+
; TMC-20015 - Inconsistent Min-Max Delay ;
+----------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+-----------------------------------+
; TMC-20016 - Invalid Reference Pin ;
+-----------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+----------------------------+
; TMC-20017 - Loops Detected ;
+----------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+-------------------------------------------+
; TMC-20019 - Partial Multicycle Assignment ;
+-------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+---------------------------------------------+
; TMC-20022 - Incomplete I/O Delay Assignment ;
+---------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+----------------------------------------------+
; TMC-20023 - Invalid Set Net Delay Assignment ;
+----------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+-------------------------------------------------------+
; TMC-20027 - Collection Filter Matching Multiple Types ;
+-------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+-----------------------------------------------------+
; TMC-30041 - Constraint with Invalid Clock Reference ;
+-----------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+------------------------------------------------------------+
; CDC-50103 - Unsynchronized Intra-Clock Forced Synchronizer ;
+------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+-------------------------------------------+
; CLK-30031 - Input Delay Assigned to Clock ;
+-------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
		device_ram_occupation = 80
		low_utilization = 10
+-----------------------------------------------------------+
; FLP-10000 - Physical RAM with Utilization Below Threshold ;
+-----------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+-----------------------------------------------+
; LNT-30023 - Reset Nets with Polarity Conflict ;
+-----------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+------------------------------+
; TMC-20018 - Latches Detected ;
+------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+----------------------------------------------+
; TMC-20021 - Partial Min-Max Delay Assignment ;
+----------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+-----------------------------------------------+
; TMC-20024 - Synchronous Data Delay Assignment ;
+-----------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+------------------------------------------------------+
; TMC-20026 - Empty Collection Due To Unmatched Filter ;
+------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+-----------------------------------------------------------------------+
; TMC-20200 - Paths Failing Setup Analysis with Impossible Requirements ;
+-----------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+---------------------------------------------------------------+
; TMC-20201 - Paths Failing Setup Analysis with High Clock Skew ;
+---------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+------------------------------------------------------------------------------+
; TMC-20203 - Paths Failing Setup Analysis with High Fabric Interconnect Delay ;
+------------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+------------------------------------------------------------------------------------------------------------+
; TMC-20205 - Endpoints of Paths Failing Setup Analysis with Explicit Power-Up States that Restrict Retiming ;
+------------------------------------------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+------------------------------------------------------------------------------------------------------+
; TMC-20206 - DSP Blocks with Unregistered Outputs that are the Source of Paths Failing Setup Analysis ;
+------------------------------------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+----------------------------------------------------------------------------------------------------------+
; TMC-20207 - DSP Blocks with Unregistered Inputs that are the Destination of Paths Failing Setup Analysis ;
+----------------------------------------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+------------------------------------------------------------------------------------------------------+
; TMC-20208 - RAM Blocks with Unregistered Outputs that are the Source of Paths Failing Setup Analysis ;
+------------------------------------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+------------------------------------------------------------------------------------+
; TMC-20209 - Paths Failing Setup Analysis with High Routing Delay due to Congestion ;
+------------------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+---------------------------------------------------------------------------------+
; TMC-20210 - Paths Failing Setup Analysis with High Routing Delay Added for Hold ;
+---------------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+---------------------------------------------------------------------------+
; TMC-20212 - Paths Failing Setup Analysis with Global Routing in Data Path ;
+---------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
		minimum_number_of_adders = 3
+----------------------------------------------------------------------------------------------------+
; TMC-20214 - Buses with Incoming Paths Failing Setup Analysis with Multiple Sequential Adder Chains ;
+----------------------------------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
		minimum_number_of_soft_mult_chains = 2
+----------------------------------------------------------------------------------------------------+
; TMC-20215 - Buses with Incoming Paths Failing Setup Analysis with Multipliers Implemented in Logic ;
+----------------------------------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+-------------------------------------------------------------------------------------+
; TMC-20216 - Paths Failing Setup Analysis with Inferred-RAM Shift Register Endpoints ;
+-------------------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+-------------------------------------------------------------+
; TMC-20217 - Paths Failing Setup Analysis with Clock-As-Data ;
+-------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
		maximum_pulse_width_slack = 0
+-----------------------------------------------------------------+
; TMC-20220 - RAM Blocks with Restricted Fmax below Required Fmax ;
+-----------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
		maximum_hold_slack = 0
		to_clock_filter = "*"
+--------------------------------------------------------------------------+
; TMC-20312 - Paths Failing Hold Analysis with Global Routing in Data Path ;
+--------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
		maximum_hold_slack = 0
		to_clock_filter = "*"
+-------------------------------------------------------------------+
; TMC-20313 - Paths Failing Hold Analysis with Locally Routed Clock ;
+-------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
		maximum_recovery_slack = 0
		to_clock_filter = "*"
+------------------------------------------------------------------------------+
; TMC-20712 - Paths Failing Recovery Analysis with Global Routing in Data Path ;
+------------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
		maximum_recovery_slack = 0
		to_clock_filter = "*"
+-----------------------------------------------------------------------+
; TMC-20713 - Paths Failing Recovery Analysis with Locally Routed Clock ;
+-----------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
		maximum_removal_slack = 0
		to_clock_filter = "*"
+-----------------------------------------------------------------------------+
; TMC-20812 - Paths Failing Removal Analysis with Global Routing in Data Path ;
+-----------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
		maximum_removal_slack = 0
		to_clock_filter = "*"
+----------------------------------------------------------------------+
; TMC-20813 - Paths Failing Removal Analysis with Locally Routed Clock ;
+----------------------------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+--------------------------------------------------------------------+
; CDC-50008 - CDC Bus Constructed with Multi-bit Synchronizer Chains ;
+--------------------------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+-------------------------------------------------+
; CDC-50101 - Intra-Clock False Path Synchronizer ;
+-------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+-----------------------------------------------------------------+
; CDC-50102 - Synchronizer after CDC Topology with Control Signal ;
+-----------------------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+------------------------------------+
; CLK-30032 - Improper Clock Targets ;
+------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
		max_stage_adjustment = -1
		min_width = 16
		min_depth = 3
+------------------------------------------------------------+
; FLP-40006 - Pipelining Registers That Might Be Recoverable ;
+------------------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+--------------------------------------------------------------+
; LNT-30010 - Nets Driving both Reset and Clock Enable Signals ;
+--------------------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+------------------------------------------------------------+
; RES-50010 - Reset Synchronizer Chains with Constant Output ;
+------------------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+-------------------------------------------------------+
; RES-50101 - Intra-Clock False Path Reset Synchronizer ;
+-------------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+-------------------------------------------+
; TMC-20020 - Invalid Multicycle Assignment ;
+-------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+--------------------------------------------------------------------------------------------+
; TMC-20550 - Automatically Selected Duplication Candidate Rejected for Placement Constraint ;
+--------------------------------------------------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
		avg_dup_fanout = 1000
+-------------------------------------------------------------------------------------------+
; TMC-20551 - Automatically Selected Duplication Candidate Likely Requires More Duplication ;
+-------------------------------------------------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+--------------------------------------------------------------+
; TMC-20552 - User Selected Duplication Candidate was Rejected ;
+--------------------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
		tension = 100000
+-----------------------------------------------------------+
; TMC-20601 - Registers with High Immediate Fan-Out Tension ;
+-----------------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
		tension = 100000
		ignore_high_fanout_tension = False
+--------------------------------------------------------------+
; TMC-20602 - Registers with High Timing Path Endpoint Tension ;
+--------------------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
		span = 250
+--------------------------------------------------------+
; TMC-20603 - Registers with High Immediate Fan-Out Span ;
+--------------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
		span = 250
		ignore_high_fanout_span = False
+-----------------------------------------------------------+
; TMC-20604 - Registers with High Timing Path Endpoint Span ;
+-----------------------------------------------------------+


