### Simulation Circuit - AND Gate

![ Simulation Circuit - AND Gate ](/srmeeevlab_logic_gates/PSOC/1_Development_of_voltage_controllers_for_SMIB_system_1/assets/images/exp1_a.PNG)

### Truth Table

![ Truth Table ](/srmeeevlab_logic_gates/PSOC/1_Development_of_voltage_controllers_for_SMIB_system_1/assets/images/exp1_b.PNG)

### Simulation Circuit – OR Gate

![ Simulation Circuit – OR Gate ](/srmeeevlab_logic_gates/PSOC/1_Development_of_voltage_controllers_for_SMIB_system_1/assets/images/exp1_c.PNG)

### Truth Table

![ Truth Table ](/srmeeevlab_logic_gates/PSOC/1_Development_of_voltage_controllers_for_SMIB_system_1/assets/images/exp1_d.PNG)

### Simulation Circuit – NOT Gate

![ Simulation Circuit – NOT Gate ](/srmeeevlab_logic_gates/PSOC/1_Development_of_voltage_controllers_for_SMIB_system_1/assets/images/exp1_e.PNG)

### Truth Table

![ Truth Table ](/srmeeevlab_logic_gates/PSOC/1_Development_of_voltage_controllers_for_SMIB_system_1/assets/images/exp1_f.PNG)

### Simulation Circuit – NAND Gate

![ Simulation Circuit – NAND Gate ](/srmeeevlab_logic_gates/PSOC/1_Development_of_voltage_controllers_for_SMIB_system_1/assets/images/exp1_g.PNG)

### Truth Table

![ Truth Table ](/srmeeevlab_logic_gates/PSOC/1_Development_of_voltage_controllers_for_SMIB_system_1/assets/images/exp1_h.PNG)

### Simulation Circuit – NOR Gate

![ Simulation Circuit – NOR Gate ](/srmeeevlab_logic_gates/PSOC/1_Development_of_voltage_controllers_for_SMIB_system_1/assets/images/exp1_i.PNG)

### Truth Table

![ Truth Table ](/srmeeevlab_logic_gates/PSOC/1_Development_of_voltage_controllers_for_SMIB_system_1/assets/images/exp1_j.PNG)

### Simulation Circuit – EX-OR Gate

![ Simulation Circuit – EX-OR Gate ](/srmeeevlab_logic_gates/PSOC/1_Development_of_voltage_controllers_for_SMIB_system_1/assets/images/exp1_k.PNG)

### Truth Table

![ Truth Table ](/srmeeevlab_logic_gates/PSOC/1_Development_of_voltage_controllers_for_SMIB_system_1/assets/images/exp1_l.PNG)

### Simulation Circuit – EX-NOR Gate 

![ Simulation Circuit – EX-NOR Gate ](/srmeeevlab_logic_gates/PSOC/1_Development_of_voltage_controllers_for_SMIB_system_1/assets/images/exp1_m.PNG)

### Truth Table

![ Truth Table ](/srmeeevlab_logic_gates/PSOC/1_Development_of_voltage_controllers_for_SMIB_system_1/assets/images/exp1_n.PNG)
