Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Sat Nov 22 11:08:34 2025
| Host         : eceubuntu1 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_utilization -hierarchical -hierarchical_depth 10 -file util.txt
| Design       : overlay_wrapper
| Device       : xc7z020clg400-1
| Speed File   : -1
| Design State : Routed
----------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+-----------------------------------------------------------------------------+-----------------------------------------------------------------------+------------+------------+---------+------+------+--------+--------+------------+
|                                   Instance                                  |                                 Module                                | Total LUTs | Logic LUTs | LUTRAMs | SRLs |  FFs | RAMB36 | RAMB18 | DSP Blocks |
+-----------------------------------------------------------------------------+-----------------------------------------------------------------------+------------+------------+---------+------+------+--------+--------+------------+
| overlay_wrapper                                                             |                                                                 (top) |       4605 |       4399 |      20 |  186 | 5106 |     10 |      8 |          0 |
|   overlay_i                                                                 |                                                               overlay |       4605 |       4399 |      20 |  186 | 5106 |     10 |      8 |          0 |
|     axi_dma_0                                                               |                                                   overlay_axi_dma_0_0 |       2201 |       2070 |      10 |  121 | 2915 |      8 |      2 |          0 |
|       U0                                                                    |                                                               axi_dma |       2201 |       2070 |      10 |  121 | 2915 |      8 |      2 |          0 |
|         INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR                      |                                                     axi_dma_mm2s_mngr |         14 |         14 |       0 |    0 |   75 |      0 |      0 |          0 |
|           (INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR)                  |                                                     axi_dma_mm2s_mngr |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|           GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM           |                                                   axi_dma_smple_sm_61 |         10 |         10 |       0 |    0 |   64 |      0 |      0 |          0 |
|           GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS                                |                                                axi_dma_mm2s_cmdsts_if |          2 |          2 |       0 |    0 |    7 |      0 |      0 |          0 |
|           GEN_MM2S_DMA_CONTROL.I_MM2S_STS_MNGR                              |                                                 axi_dma_mm2s_sts_mngr |          2 |          2 |       0 |    0 |    3 |      0 |      0 |          0 |
|         INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR                      |                                                     axi_dma_s2mm_mngr |         28 |         28 |       0 |    0 |  102 |      0 |      0 |          0 |
|           (INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR)                  |                                                     axi_dma_s2mm_mngr |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|           GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM           |                                                      axi_dma_smple_sm |         10 |         10 |       0 |    0 |   64 |      0 |      0 |          0 |
|           GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS                                |                                                axi_dma_s2mm_cmdsts_if |         16 |         16 |       0 |    0 |   34 |      0 |      0 |          0 |
|           GEN_S2MM_DMA_CONTROL.I_S2MM_STS_MNGR                              |                                                 axi_dma_s2mm_sts_mngr |          2 |          2 |       0 |    0 |    3 |      0 |      0 |          0 |
|         I_AXI_DMA_REG_MODULE                                                |                                                    axi_dma_reg_module |        142 |        142 |       0 |    0 |  263 |      0 |      0 |          0 |
|           GEN_AXI_LITE_IF.AXI_LITE_IF_I                                     |                                                       axi_dma_lite_if |        109 |        109 |       0 |    0 |   85 |      0 |      0 |          0 |
|           GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER                            |                                                      axi_dma_register |         15 |         15 |       0 |    0 |   89 |      0 |      0 |          0 |
|           GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER                            |                                                 axi_dma_register_s2mm |         19 |         19 |       0 |    0 |   89 |      0 |      0 |          0 |
|         I_PRMRY_DATAMOVER                                                   |                                                         axi_datamover |       1999 |       1868 |      10 |  121 | 2437 |      8 |      2 |          0 |
|           (I_PRMRY_DATAMOVER)                                               |                                                         axi_datamover |         37 |         37 |       0 |    0 |    0 |      0 |      0 |          0 |
|           GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER                                 |                                          axi_datamover_mm2s_full_wrap |        732 |        688 |       0 |   44 |  826 |      4 |      1 |          0 |
|             ENABLE_AXIS_SKID.I_MM2S_SKID_BUF                                |                                             axi_datamover_skid_buf_44 |         68 |         68 |       0 |    0 |  134 |      0 |      0 |          0 |
|             GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64                             |                                                axi_datamover_mm2s_dre |        272 |        272 |       0 |    0 |  233 |      0 |      0 |          0 |
|             GEN_INCLUDE_MM2S_SF.I_RD_SF                                     |                                                   axi_datamover_rd_sf |         76 |         72 |       0 |    4 |   80 |      4 |      1 |          0 |
|               (GEN_INCLUDE_MM2S_SF.I_RD_SF)                                 |                                                   axi_datamover_rd_sf |          6 |          6 |       0 |    0 |   11 |      0 |      0 |          0 |
|               INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO                              |                                    axi_datamover_fifo__parameterized3 |         15 |         11 |       0 |    4 |    6 |      0 |      0 |          0 |
|                 (INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO)                          |                                    axi_datamover_fifo__parameterized3 |          1 |          1 |       0 |    0 |    2 |      0 |      0 |          0 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                    |                                            srl_fifo_f__parameterized1 |         14 |         10 |       0 |    4 |    4 |      0 |      0 |          0 |
|                   I_SRL_FIFO_RBU_F                                          |                                        srl_fifo_rbu_f__parameterized1 |         14 |         10 |       0 |    4 |    4 |      0 |      0 |          0 |
|                     (I_SRL_FIFO_RBU_F)                                      |                                        srl_fifo_rbu_f__parameterized1 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|                     CNTR_INCR_DECR_ADDN_F_I                                 |                                              cntr_incr_decr_addn_f_60 |          5 |          5 |       0 |    0 |    3 |      0 |      0 |          0 |
|                     DYNSHREG_F_I                                            |                                            dynshreg_f__parameterized1 |          9 |          5 |       0 |    4 |    0 |      0 |      0 |          0 |
|               I_DATA_FIFO                                                   |                                            axi_datamover_sfifo_autord |         55 |         55 |       0 |    0 |   63 |      4 |      1 |          0 |
|                 BLK_MEM.I_SYNC_FIFOGEN_FIFO                                 |                                                          sync_fifo_fg |         55 |         55 |       0 |    0 |   63 |      4 |      1 |          0 |
|                   (BLK_MEM.I_SYNC_FIFOGEN_FIFO)                             |                                                          sync_fifo_fg |         17 |         17 |       0 |    0 |    0 |      0 |      0 |          0 |
|                   xpm_fifo_instance.xpm_fifo_sync_inst                      |                                                         xpm_fifo_sync |         39 |         39 |       0 |    0 |   63 |      4 |      1 |          0 |
|                     xpm_fifo_base_inst                                      |                                                         xpm_fifo_base |         39 |         39 |       0 |    0 |   63 |      4 |      1 |          0 |
|             I_ADDR_CNTL                                                     |                                               axi_datamover_addr_cntl |         32 |          8 |       0 |   24 |   55 |      0 |      0 |          0 |
|               (I_ADDR_CNTL)                                                 |                                               axi_datamover_addr_cntl |          2 |          2 |       0 |    0 |   49 |      0 |      0 |          0 |
|               GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                                |                                 axi_datamover_fifo__parameterized1_48 |         30 |          6 |       0 |   24 |    6 |      0 |      0 |          0 |
|                 (GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO)                            |                                 axi_datamover_fifo__parameterized1_48 |          1 |          1 |       0 |    0 |    2 |      0 |      0 |          0 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                    |                                                         srl_fifo_f_49 |         29 |          5 |       0 |   24 |    4 |      0 |      0 |          0 |
|                   I_SRL_FIFO_RBU_F                                          |                                                     srl_fifo_rbu_f_50 |         29 |          5 |       0 |   24 |    4 |      0 |      0 |          0 |
|                     (I_SRL_FIFO_RBU_F)                                      |                                                     srl_fifo_rbu_f_50 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|                     CNTR_INCR_DECR_ADDN_F_I                                 |                                              cntr_incr_decr_addn_f_51 |          4 |          4 |       0 |    0 |    3 |      0 |      0 |          0 |
|                     DYNSHREG_F_I                                            |                                                         dynshreg_f_52 |         25 |          1 |       0 |   24 |    0 |      0 |      0 |          0 |
|             I_CMD_STATUS                                                    |                                              axi_datamover_cmd_status |         10 |         10 |       0 |    0 |   70 |      0 |      0 |          0 |
|               GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                            |                                    axi_datamover_fifo__parameterized0 |          6 |          6 |       0 |    0 |    6 |      0 |      0 |          0 |
|               I_CMD_FIFO                                                    |                                                 axi_datamover_fifo_47 |          4 |          4 |       0 |    0 |   64 |      0 |      0 |          0 |
|             I_MSTR_PCC                                                      |                                                     axi_datamover_pcc |        205 |        205 |       0 |    0 |  195 |      0 |      0 |          0 |
|             I_RD_DATA_CNTL                                                  |                                             axi_datamover_rddata_cntl |         69 |         53 |       0 |   16 |   51 |      0 |      0 |          0 |
|               (I_RD_DATA_CNTL)                                              |                                             axi_datamover_rddata_cntl |         31 |         31 |       0 |    0 |   45 |      0 |      0 |          0 |
|               GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                           |                                    axi_datamover_fifo__parameterized2 |         39 |         23 |       0 |   16 |    6 |      0 |      0 |          0 |
|                 (GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO)                       |                                    axi_datamover_fifo__parameterized2 |          1 |          1 |       0 |    0 |    2 |      0 |      0 |          0 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                    |                                            srl_fifo_f__parameterized0 |         38 |         22 |       0 |   16 |    4 |      0 |      0 |          0 |
|                   I_SRL_FIFO_RBU_F                                          |                                        srl_fifo_rbu_f__parameterized0 |         38 |         22 |       0 |   16 |    4 |      0 |      0 |          0 |
|                     (I_SRL_FIFO_RBU_F)                                      |                                        srl_fifo_rbu_f__parameterized0 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|                     CNTR_INCR_DECR_ADDN_F_I                                 |                                              cntr_incr_decr_addn_f_46 |         11 |         11 |       0 |    0 |    3 |      0 |      0 |          0 |
|                     DYNSHREG_F_I                                            |                                            dynshreg_f__parameterized0 |         27 |         11 |       0 |   16 |    0 |      0 |      0 |          0 |
|             I_RD_STATUS_CNTLR                                               |                                          axi_datamover_rd_status_cntl |          3 |          3 |       0 |    0 |    5 |      0 |      0 |          0 |
|             I_RESET                                                         |                                                axi_datamover_reset_45 |          3 |          3 |       0 |    0 |    3 |      0 |      0 |          0 |
|           GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER                                 |                                          axi_datamover_s2mm_full_wrap |       1230 |       1143 |      10 |   77 | 1611 |      4 |      1 |          0 |
|             ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF                           |                                                axi_datamover_skid_buf |         72 |         72 |       0 |    0 |  138 |      0 |      0 |          0 |
|             GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT                             |                                               axi_datamover_indet_btt |        215 |        205 |      10 |    0 |  302 |      4 |      1 |          0 |
|               (GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT)                         |                                               axi_datamover_indet_btt |         11 |         11 |       0 |    0 |   23 |      0 |      0 |          0 |
|               ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF                         |                                axi_datamover_skid_buf__parameterized0 |         87 |         87 |       0 |    0 |  160 |      0 |      0 |          0 |
|               I_DATA_FIFO                                                   |                            axi_datamover_sfifo_autord__parameterized1 |         38 |         38 |       0 |    0 |   55 |      4 |      1 |          0 |
|                 BLK_MEM.I_SYNC_FIFOGEN_FIFO                                 |                                          sync_fifo_fg__parameterized1 |         38 |         38 |       0 |    0 |   55 |      4 |      1 |          0 |
|                   (BLK_MEM.I_SYNC_FIFOGEN_FIFO)                             |                                          sync_fifo_fg__parameterized1 |         15 |         15 |       0 |    0 |    0 |      0 |      0 |          0 |
|                   xpm_fifo_instance.xpm_fifo_sync_inst                      |                                         xpm_fifo_sync__parameterized3 |         23 |         23 |       0 |    0 |   55 |      4 |      1 |          0 |
|                     xpm_fifo_base_inst                                      |                                         xpm_fifo_base__parameterized1 |         23 |         23 |       0 |    0 |   55 |      4 |      1 |          0 |
|               I_XD_FIFO                                                     |                            axi_datamover_sfifo_autord__parameterized0 |         81 |         71 |      10 |    0 |   64 |      0 |      0 |          0 |
|                 NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO                             |                                          sync_fifo_fg__parameterized0 |         81 |         71 |      10 |    0 |   64 |      0 |      0 |          0 |
|                   (NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO)                         |                                          sync_fifo_fg__parameterized0 |         33 |         33 |       0 |    0 |    0 |      0 |      0 |          0 |
|                   xpm_fifo_instance.xpm_fifo_sync_inst                      |                                         xpm_fifo_sync__parameterized1 |         48 |         38 |      10 |    0 |   64 |      0 |      0 |          0 |
|                     xpm_fifo_base_inst                                      |                                         xpm_fifo_base__parameterized0 |         48 |         38 |      10 |    0 |   64 |      0 |      0 |          0 |
|             GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC                           |                                                  axi_datamover_ibttcc |        162 |        162 |       0 |    0 |  255 |      0 |      0 |          0 |
|             GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER                          |                                            axi_datamover_s2mm_realign |        543 |        516 |       0 |   27 |  488 |      0 |      0 |          0 |
|               (GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER)                      |                                            axi_datamover_s2mm_realign |          1 |          1 |       0 |    0 |    8 |      0 |      0 |          0 |
|               GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK                              |                                                axi_datamover_s2mm_dre |        289 |        289 |       0 |    0 |  234 |      0 |      0 |          0 |
|               GEN_INCLUDE_SCATTER.I_S2MM_SCATTER                            |                                            axi_datamover_s2mm_scatter |        219 |        211 |       0 |    8 |  239 |      0 |      0 |          0 |
|                 (GEN_INCLUDE_SCATTER.I_S2MM_SCATTER)                        |                                            axi_datamover_s2mm_scatter |         85 |         85 |       0 |    0 |   73 |      0 |      0 |          0 |
|                 I_MSSAI_SKID_BUF                                            |                                          axi_datamover_mssai_skid_buf |         79 |         79 |       0 |    0 |  139 |      0 |      0 |          0 |
|                 I_TSTRB_FIFO                                                |                                    axi_datamover_fifo__parameterized8 |         31 |         23 |       0 |    8 |   10 |      0 |      0 |          0 |
|                   (I_TSTRB_FIFO)                                            |                                    axi_datamover_fifo__parameterized8 |          2 |          2 |       0 |    0 |    4 |      0 |      0 |          0 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                  |                                            srl_fifo_f__parameterized5 |         29 |         21 |       0 |    8 |    6 |      0 |      0 |          0 |
|                     I_SRL_FIFO_RBU_F                                        |                                        srl_fifo_rbu_f__parameterized5 |         29 |         21 |       0 |    8 |    6 |      0 |      0 |          0 |
|                 SLICE_INSERTION                                             |                                                   axi_datamover_slice |         25 |         25 |       0 |    0 |   17 |      0 |      0 |          0 |
|               I_DRE_CNTL_FIFO                                               |                                    axi_datamover_fifo__parameterized7 |         36 |         17 |       0 |   19 |    7 |      0 |      0 |          0 |
|                 (I_DRE_CNTL_FIFO)                                           |                                    axi_datamover_fifo__parameterized7 |          3 |          3 |       0 |    0 |    3 |      0 |      0 |          0 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                    |                                            srl_fifo_f__parameterized4 |         33 |         14 |       0 |   19 |    4 |      0 |      0 |          0 |
|                   I_SRL_FIFO_RBU_F                                          |                                        srl_fifo_rbu_f__parameterized4 |         33 |         14 |       0 |   19 |    4 |      0 |      0 |          0 |
|                     (I_SRL_FIFO_RBU_F)                                      |                                        srl_fifo_rbu_f__parameterized4 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|                     CNTR_INCR_DECR_ADDN_F_I                                 |                                              cntr_incr_decr_addn_f_36 |          5 |          5 |       0 |    0 |    3 |      0 |      0 |          0 |
|                     DYNSHREG_F_I                                            |                                            dynshreg_f__parameterized4 |         28 |          9 |       0 |   19 |    0 |      0 |      0 |          0 |
|             I_ADDR_CNTL                                                     |                               axi_datamover_addr_cntl__parameterized0 |         32 |          8 |       0 |   24 |   54 |      0 |      0 |          0 |
|               (I_ADDR_CNTL)                                                 |                               axi_datamover_addr_cntl__parameterized0 |          1 |          1 |       0 |    0 |   48 |      0 |      0 |          0 |
|               GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                                |                                    axi_datamover_fifo__parameterized1 |         31 |          7 |       0 |   24 |    6 |      0 |      0 |          0 |
|                 (GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO)                            |                                    axi_datamover_fifo__parameterized1 |          1 |          1 |       0 |    0 |    2 |      0 |      0 |          0 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                    |                                                            srl_fifo_f |         30 |          6 |       0 |   24 |    4 |      0 |      0 |          0 |
|                   I_SRL_FIFO_RBU_F                                          |                                                        srl_fifo_rbu_f |         30 |          6 |       0 |   24 |    4 |      0 |      0 |          0 |
|                     (I_SRL_FIFO_RBU_F)                                      |                                                        srl_fifo_rbu_f |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|                     CNTR_INCR_DECR_ADDN_F_I                                 |                                              cntr_incr_decr_addn_f_35 |          5 |          5 |       0 |    0 |    3 |      0 |      0 |          0 |
|                     DYNSHREG_F_I                                            |                                                            dynshreg_f |         25 |          1 |       0 |   24 |    0 |      0 |      0 |          0 |
|             I_CMD_STATUS                                                    |                              axi_datamover_cmd_status__parameterized0 |         19 |         19 |       0 |    0 |   95 |      0 |      0 |          0 |
|               GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                            |                                    axi_datamover_fifo__parameterized4 |         17 |         17 |       0 |    0 |   33 |      0 |      0 |          0 |
|               I_CMD_FIFO                                                    |                                                    axi_datamover_fifo |          2 |          2 |       0 |    0 |   62 |      0 |      0 |          0 |
|             I_RESET                                                         |                                                   axi_datamover_reset |          3 |          3 |       0 |    0 |    3 |      0 |      0 |          0 |
|             I_S2MM_MMAP_SKID_BUF                                            |                                             axi_datamover_skid2mm_buf |         68 |         68 |       0 |    0 |  150 |      0 |      0 |          0 |
|             I_WR_DATA_CNTL                                                  |                                             axi_datamover_wrdata_cntl |         85 |         77 |       0 |    8 |   69 |      0 |      0 |          0 |
|               (I_WR_DATA_CNTL)                                              |                                             axi_datamover_wrdata_cntl |         49 |         49 |       0 |    0 |   63 |      0 |      0 |          0 |
|               GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                           |                                    axi_datamover_fifo__parameterized9 |         33 |         25 |       0 |    8 |    6 |      0 |      0 |          0 |
|                 (GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO)                       |                                    axi_datamover_fifo__parameterized9 |          1 |          1 |       0 |    0 |    2 |      0 |      0 |          0 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                    |                                            srl_fifo_f__parameterized6 |         32 |         24 |       0 |    8 |    4 |      0 |      0 |          0 |
|                   I_SRL_FIFO_RBU_F                                          |                                        srl_fifo_rbu_f__parameterized6 |         32 |         24 |       0 |    8 |    4 |      0 |      0 |          0 |
|                     (I_SRL_FIFO_RBU_F)                                      |                                        srl_fifo_rbu_f__parameterized6 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |          0 |
|                     CNTR_INCR_DECR_ADDN_F_I                                 |                                                 cntr_incr_decr_addn_f |         12 |         12 |       0 |    0 |    3 |      0 |      0 |          0 |
|                     DYNSHREG_F_I                                            |                                            dynshreg_f__parameterized6 |         20 |         12 |       0 |    8 |    0 |      0 |      0 |          0 |
|               GEN_INDET_BTT.I_STRT_STRB_GEN                                 |                                               axi_datamover_strb_gen2 |          3 |          3 |       0 |    0 |    0 |      0 |      0 |          0 |
|             I_WR_STATUS_CNTLR                                               |                                          axi_datamover_wr_status_cntl |         53 |         35 |       0 |   18 |   57 |      0 |      0 |          0 |
|               (I_WR_STATUS_CNTLR)                                           |                                          axi_datamover_wr_status_cntl |          6 |          6 |       0 |    0 |   42 |      0 |      0 |          0 |
|               GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO               |                                    axi_datamover_fifo__parameterized6 |         29 |         13 |       0 |   16 |    7 |      0 |      0 |          0 |
|                 (GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO)           |                                    axi_datamover_fifo__parameterized6 |          1 |          1 |       0 |    0 |    2 |      0 |      0 |          0 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                    |                                            srl_fifo_f__parameterized3 |         28 |         12 |       0 |   16 |    5 |      0 |      0 |          0 |
|                   I_SRL_FIFO_RBU_F                                          |                                        srl_fifo_rbu_f__parameterized3 |         28 |         12 |       0 |   16 |    5 |      0 |      0 |          0 |
|                     (I_SRL_FIFO_RBU_F)                                      |                                        srl_fifo_rbu_f__parameterized3 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|                     CNTR_INCR_DECR_ADDN_F_I                                 |                              cntr_incr_decr_addn_f__parameterized0_34 |         10 |         10 |       0 |    0 |    4 |      0 |      0 |          0 |
|                     DYNSHREG_F_I                                            |                                            dynshreg_f__parameterized3 |         18 |          2 |       0 |   16 |    0 |      0 |      0 |          0 |
|               I_WRESP_STATUS_FIFO                                           |                                    axi_datamover_fifo__parameterized5 |         18 |         16 |       0 |    2 |    8 |      0 |      0 |          0 |
|                 (I_WRESP_STATUS_FIFO)                                       |                                    axi_datamover_fifo__parameterized5 |          3 |          3 |       0 |    0 |    3 |      0 |      0 |          0 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                    |                                            srl_fifo_f__parameterized2 |         15 |         13 |       0 |    2 |    5 |      0 |      0 |          0 |
|                   I_SRL_FIFO_RBU_F                                          |                                        srl_fifo_rbu_f__parameterized2 |         15 |         13 |       0 |    2 |    5 |      0 |      0 |          0 |
|                     (I_SRL_FIFO_RBU_F)                                      |                                        srl_fifo_rbu_f__parameterized2 |          5 |          5 |       0 |    0 |    1 |      0 |      0 |          0 |
|                     CNTR_INCR_DECR_ADDN_F_I                                 |                                 cntr_incr_decr_addn_f__parameterized0 |          7 |          7 |       0 |    0 |    4 |      0 |      0 |          0 |
|                     DYNSHREG_F_I                                            |                                            dynshreg_f__parameterized2 |          4 |          2 |       0 |    2 |    0 |      0 |      0 |          0 |
|         I_RST_MODULE                                                        |                                                    axi_dma_rst_module |         20 |         20 |       0 |    0 |   38 |      0 |      0 |          0 |
|           (I_RST_MODULE)                                                    |                                                    axi_dma_rst_module |          3 |          3 |       0 |    0 |    2 |      0 |      0 |          0 |
|           GEN_RESET_FOR_MM2S.RESET_I                                        |                                                         axi_dma_reset |         10 |         10 |       0 |    0 |   14 |      0 |      0 |          0 |
|           GEN_RESET_FOR_S2MM.RESET_I                                        |                                                      axi_dma_reset_32 |         10 |         10 |       0 |    0 |   14 |      0 |      0 |          0 |
|           REG_HRD_RST                                                       |                                                              cdc_sync |          0 |          0 |       0 |    0 |    4 |      0 |      0 |          0 |
|           REG_HRD_RST_OUT                                                   |                                                           cdc_sync_33 |          0 |          0 |       0 |    0 |    4 |      0 |      0 |          0 |
|     axi_gpio_0                                                              |                                                  overlay_axi_gpio_0_0 |         64 |         64 |       0 |    0 |  222 |      0 |      0 |          0 |
|       U0                                                                    |                                                              axi_gpio |         64 |         64 |       0 |    0 |  222 |      0 |      0 |          0 |
|         (U0)                                                                |                                                              axi_gpio |          0 |          0 |       0 |    0 |   34 |      0 |      0 |          0 |
|         AXI_LITE_IPIF_I                                                     |                                                         axi_lite_ipif |         62 |         62 |       0 |    0 |   58 |      0 |      0 |          0 |
|           I_SLAVE_ATTACHMENT                                                |                                                      slave_attachment |         62 |         62 |       0 |    0 |   58 |      0 |      0 |          0 |
|             (I_SLAVE_ATTACHMENT)                                            |                                                      slave_attachment |         18 |         18 |       0 |    0 |   52 |      0 |      0 |          0 |
|             I_DECODER                                                       |                                                       address_decoder |         44 |         44 |       0 |    0 |    6 |      0 |      0 |          0 |
|               (I_DECODER)                                                   |                                                       address_decoder |         42 |         42 |       0 |    0 |    6 |      0 |      0 |          0 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I |                                                             pselect_f |          1 |          1 |       0 |    0 |    0 |      0 |      0 |          0 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I |                                             pselect_f__parameterized1 |          1 |          1 |       0 |    0 |    0 |      0 |      0 |          0 |
|         gpio_core_1                                                         |                                                             GPIO_Core |          2 |          2 |       0 |    0 |  130 |      0 |      0 |          0 |
|     axi_mem_intercon                                                        |                                            overlay_axi_mem_intercon_0 |        642 |        629 |      10 |    3 |  697 |      0 |      0 |          0 |
|       m00_couplers                                                          |                                               m00_couplers_imp_7OZ9Z3 |        338 |        328 |      10 |    0 |  371 |      0 |      0 |          0 |
|         auto_pc                                                             |                                                     overlay_auto_pc_0 |        338 |        328 |      10 |    0 |  371 |      0 |      0 |          0 |
|           inst                                                              |                 axi_protocol_converter_v2_1_26_axi_protocol_converter |        338 |        328 |      10 |    0 |  371 |      0 |      0 |          0 |
|             gen_axi4_axi3.axi3_conv_inst                                    |                              axi_protocol_converter_v2_1_26_axi3_conv |        338 |        328 |      10 |    0 |  371 |      0 |      0 |          0 |
|               USE_READ.USE_SPLIT_R.read_addr_inst                           |            axi_protocol_converter_v2_1_26_a_axi3_conv__parameterized0 |        128 |        126 |       2 |    0 |  141 |      0 |      0 |          0 |
|                 (USE_READ.USE_SPLIT_R.read_addr_inst)                       |            axi_protocol_converter_v2_1_26_a_axi3_conv__parameterized0 |         89 |         89 |       0 |    0 |  103 |      0 |      0 |          0 |
|                 USE_R_CHANNEL.cmd_queue                                     |                       axi_data_fifo_v2_1_25_axic_fifo__parameterized0 |         40 |         38 |       2 |    0 |   38 |      0 |      0 |          0 |
|                   inst                                                      |                        axi_data_fifo_v2_1_25_fifo_gen__parameterized0 |         40 |         38 |       2 |    0 |   38 |      0 |      0 |          0 |
|                     (inst)                                                  |                        axi_data_fifo_v2_1_25_fifo_gen__parameterized0 |         12 |         12 |       0 |    0 |    0 |      0 |      0 |          0 |
|                     fifo_gen_inst                                           |                                fifo_generator_v13_2_7__parameterized0 |         28 |         26 |       2 |    0 |   38 |      0 |      0 |          0 |
|               USE_READ.USE_SPLIT_R.read_data_inst                           |                            axi_protocol_converter_v2_1_26_r_axi3_conv |          1 |          1 |       0 |    0 |    0 |      0 |      0 |          0 |
|               USE_WRITE.USE_SPLIT_W.write_resp_inst                         |                            axi_protocol_converter_v2_1_26_b_downsizer |          9 |          9 |       0 |    0 |    7 |      0 |      0 |          0 |
|               USE_WRITE.write_addr_inst                                     |                            axi_protocol_converter_v2_1_26_a_axi3_conv |        188 |        180 |       8 |    0 |  214 |      0 |      0 |          0 |
|                 (USE_WRITE.write_addr_inst)                                 |                            axi_protocol_converter_v2_1_26_a_axi3_conv |         92 |         92 |       0 |    0 |  122 |      0 |      0 |          0 |
|                 USE_BURSTS.cmd_queue                                        |                            axi_data_fifo_v2_1_25_axic_fifo__xdcDup__1 |         51 |         47 |       4 |    0 |   46 |      0 |      0 |          0 |
|                   inst                                                      |                             axi_data_fifo_v2_1_25_fifo_gen__xdcDup__1 |         51 |         47 |       4 |    0 |   46 |      0 |      0 |          0 |
|                     (inst)                                                  |                             axi_data_fifo_v2_1_25_fifo_gen__xdcDup__1 |         21 |         21 |       0 |    0 |    0 |      0 |      0 |          0 |
|                     fifo_gen_inst                                           |                                     fifo_generator_v13_2_7__xdcDup__1 |         30 |         26 |       4 |    0 |   46 |      0 |      0 |          0 |
|                 USE_B_CHANNEL.cmd_b_queue                                   |                                       axi_data_fifo_v2_1_25_axic_fifo |         46 |         42 |       4 |    0 |   46 |      0 |      0 |          0 |
|                   inst                                                      |                                        axi_data_fifo_v2_1_25_fifo_gen |         46 |         42 |       4 |    0 |   46 |      0 |      0 |          0 |
|                     (inst)                                                  |                                        axi_data_fifo_v2_1_25_fifo_gen |         16 |         16 |       0 |    0 |    0 |      0 |      0 |          0 |
|                     fifo_gen_inst                                           |                                                fifo_generator_v13_2_7 |         30 |         26 |       4 |    0 |   46 |      0 |      0 |          0 |
|               USE_WRITE.write_data_inst                                     |                            axi_protocol_converter_v2_1_26_w_axi3_conv |         15 |         15 |       0 |    0 |    9 |      0 |      0 |          0 |
|       xbar                                                                  |                                                        overlay_xbar_0 |        306 |        303 |       0 |    3 |  326 |      0 |      0 |          0 |
|         inst                                                                |                                     axi_crossbar_v2_1_27_axi_crossbar |        306 |        303 |       0 |    3 |  326 |      0 |      0 |          0 |
|           (inst)                                                            |                                     axi_crossbar_v2_1_27_axi_crossbar |         18 |         18 |       0 |    0 |    0 |      0 |      0 |          0 |
|           gen_samd.crossbar_samd                                            |                                         axi_crossbar_v2_1_27_crossbar |        288 |        285 |       0 |    3 |  326 |      0 |      0 |          0 |
|             (gen_samd.crossbar_samd)                                        |                                         axi_crossbar_v2_1_27_crossbar |          2 |          2 |       0 |    0 |   11 |      0 |      0 |          0 |
|             addr_arbiter_ar                                                 |                                     axi_crossbar_v2_1_27_addr_arbiter |         19 |         19 |       0 |    0 |   53 |      0 |      0 |          0 |
|             addr_arbiter_aw                                                 |                                  axi_crossbar_v2_1_27_addr_arbiter_25 |         67 |         67 |       0 |    0 |   53 |      0 |      0 |          0 |
|             gen_decerr_slave.decerr_slave_inst                              |                                     axi_crossbar_v2_1_27_decerr_slave |         19 |         19 |       0 |    0 |   18 |      0 |      0 |          0 |
|             gen_master_slots[0].gen_mi_write.wdata_mux_w                    |                                        axi_crossbar_v2_1_27_wdata_mux |         49 |         48 |       0 |    1 |    9 |      0 |      0 |          0 |
|               gen_wmux.wmux_aw_fifo                                         |               axi_data_fifo_v2_1_25_axic_reg_srl_fifo__parameterized0 |         49 |         48 |       0 |    1 |    9 |      0 |      0 |          0 |
|                 (gen_wmux.wmux_aw_fifo)                                     |               axi_data_fifo_v2_1_25_axic_reg_srl_fifo__parameterized0 |         47 |         47 |       0 |    0 |    9 |      0 |      0 |          0 |
|                 gen_srls[0].gen_rep[0].srl_nx1                              |                    axi_data_fifo_v2_1_25_ndeep_srl__parameterized0_31 |          2 |          1 |       0 |    1 |    0 |      0 |      0 |          0 |
|             gen_master_slots[0].reg_slice_mi                                |                         axi_register_slice_v2_1_26_axi_register_slice |         67 |         67 |       0 |    0 |  143 |      0 |      0 |          0 |
|               b.b_pipe                                                      |     axi_register_slice_v2_1_26_axic_register_slice__parameterized1_29 |          6 |          6 |       0 |    0 |    6 |      0 |      0 |          0 |
|               r.r_pipe                                                      |     axi_register_slice_v2_1_26_axic_register_slice__parameterized2_30 |         61 |         61 |       0 |    0 |  137 |      0 |      0 |          0 |
|             gen_master_slots[1].gen_mi_write.wdata_mux_w                    |                        axi_crossbar_v2_1_27_wdata_mux__parameterized0 |         12 |         11 |       0 |    1 |    7 |      0 |      0 |          0 |
|               gen_wmux.wmux_aw_fifo                                         |               axi_data_fifo_v2_1_25_axic_reg_srl_fifo__parameterized1 |         12 |         11 |       0 |    1 |    7 |      0 |      0 |          0 |
|                 (gen_wmux.wmux_aw_fifo)                                     |               axi_data_fifo_v2_1_25_axic_reg_srl_fifo__parameterized1 |         10 |         10 |       0 |    0 |    7 |      0 |      0 |          0 |
|                 gen_srls[0].gen_rep[0].srl_nx1                              |                       axi_data_fifo_v2_1_25_ndeep_srl__parameterized1 |          2 |          1 |       0 |    1 |    0 |      0 |      0 |          0 |
|             gen_master_slots[1].reg_slice_mi                                |                      axi_register_slice_v2_1_26_axi_register_slice_26 |          9 |          9 |       0 |    0 |    7 |      0 |      0 |          0 |
|               b.b_pipe                                                      |        axi_register_slice_v2_1_26_axic_register_slice__parameterized1 |          4 |          4 |       0 |    0 |    3 |      0 |      0 |          0 |
|               r.r_pipe                                                      |        axi_register_slice_v2_1_26_axic_register_slice__parameterized2 |          5 |          5 |       0 |    0 |    4 |      0 |      0 |          0 |
|             gen_slave_slots[0].gen_si_read.si_transactor_ar                 |                                    axi_crossbar_v2_1_27_si_transactor |         34 |         34 |       0 |    0 |    6 |      0 |      0 |          0 |
|             gen_slave_slots[1].gen_si_write.si_transactor_aw                |                    axi_crossbar_v2_1_27_si_transactor__parameterized0 |          7 |          7 |       0 |    0 |    6 |      0 |      0 |          0 |
|             gen_slave_slots[1].gen_si_write.splitter_aw_si                  |                                      axi_crossbar_v2_1_27_splitter_27 |          4 |          4 |       0 |    0 |    2 |      0 |      0 |          0 |
|             gen_slave_slots[1].gen_si_write.wdata_router_w                  |                                     axi_crossbar_v2_1_27_wdata_router |         16 |         15 |       0 |    1 |    9 |      0 |      0 |          0 |
|               wrouter_aw_fifo                                               |                               axi_data_fifo_v2_1_25_axic_reg_srl_fifo |         16 |         15 |       0 |    1 |    9 |      0 |      0 |          0 |
|                 (wrouter_aw_fifo)                                           |                               axi_data_fifo_v2_1_25_axic_reg_srl_fifo |         13 |         13 |       0 |    0 |    9 |      0 |      0 |          0 |
|                 gen_srls[0].gen_rep[0].srl_nx1                              |                       axi_data_fifo_v2_1_25_ndeep_srl__parameterized0 |          3 |          2 |       0 |    1 |    0 |      0 |      0 |          0 |
|             splitter_aw_mi                                                  |                                      axi_crossbar_v2_1_27_splitter_28 |          2 |          2 |       0 |    0 |    2 |      0 |      0 |          0 |
|     axis_data_fifo_0                                                        |                                            overlay_axis_data_fifo_0_0 |         47 |         47 |       0 |    0 |   53 |      1 |      0 |          0 |
|       inst                                                                  |                                             axis_data_fifo_v2_0_8_top |         47 |         47 |       0 |    0 |   53 |      1 |      0 |          0 |
|         gen_fifo.xpm_fifo_axis_inst                                         |                                                         xpm_fifo_axis |         47 |         47 |       0 |    0 |   53 |      1 |      0 |          0 |
|           (gen_fifo.xpm_fifo_axis_inst)                                     |                                                         xpm_fifo_axis |          2 |          2 |       0 |    0 |    0 |      0 |      0 |          0 |
|           gaxis_rst_sync.xpm_cdc_sync_rst_inst                              |                                                      xpm_cdc_sync_rst |          0 |          0 |       0 |    0 |    4 |      0 |      0 |          0 |
|           xpm_fifo_base_inst                                                |                                         xpm_fifo_base__parameterized2 |         45 |         45 |       0 |    0 |   49 |      1 |      0 |          0 |
|             (xpm_fifo_base_inst)                                            |                                         xpm_fifo_base__parameterized2 |          4 |          4 |       0 |    0 |    7 |      0 |      0 |          0 |
|             gen_sdpram.xpm_memory_base_inst                                 |                                       xpm_memory_base__parameterized2 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |          0 |
|             rdp_inst                                                        |                                      xpm_counter_updn__parameterized8 |          7 |          7 |       0 |    0 |    9 |      0 |      0 |          0 |
|             rdpp1_inst                                                      |                                      xpm_counter_updn__parameterized9 |         11 |         11 |       0 |    0 |    9 |      0 |      0 |          0 |
|             rst_d1_inst                                                     |                                                      xpm_fifo_reg_bit |          4 |          4 |       0 |    0 |    1 |      0 |      0 |          0 |
|             wrp_inst                                                        |                                    xpm_counter_updn__parameterized8_7 |          9 |          9 |       0 |    0 |    9 |      0 |      0 |          0 |
|             wrpp1_inst                                                      |                                    xpm_counter_updn__parameterized9_8 |         10 |         10 |       0 |    0 |    9 |      0 |      0 |          0 |
|             xpm_fifo_rst_inst                                               |                                          xpm_fifo_rst__parameterized0 |          2 |          2 |       0 |    0 |    5 |      0 |      0 |          0 |
|     axis_dwidth_converter_0                                                 |                                     overlay_axis_dwidth_converter_0_0 |         39 |         39 |       0 |    0 |   83 |      0 |      0 |          0 |
|       inst                                                                  |                   axis_dwidth_converter_v1_1_25_axis_dwidth_converter |         39 |         39 |       0 |    0 |   83 |      0 |      0 |          0 |
|         (inst)                                                              |                   axis_dwidth_converter_v1_1_25_axis_dwidth_converter |          1 |          1 |       0 |    0 |    1 |      0 |      0 |          0 |
|         gen_downsizer_conversion.axisc_downsizer_0                          |                         axis_dwidth_converter_v1_1_25_axisc_downsizer |         38 |         38 |       0 |    0 |   82 |      0 |      0 |          0 |
|     processing_system7_0                                                    |                                        overlay_processing_system7_0_0 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |          0 |
|       inst                                                                  |                            processing_system7_v5_5_processing_system7 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |          0 |
|     ps7_0_axi_periph                                                        |                                            overlay_ps7_0_axi_periph_0 |        540 |        479 |       0 |   61 |  635 |      0 |      0 |          0 |
|       s00_couplers                                                          |                                              s00_couplers_imp_150IH5T |        415 |        354 |       0 |   61 |  516 |      0 |      0 |          0 |
|         auto_pc                                                             |                                                     overlay_auto_pc_1 |        415 |        354 |       0 |   61 |  516 |      0 |      0 |          0 |
|           inst                                                              | axi_protocol_converter_v2_1_26_axi_protocol_converter__parameterized0 |        415 |        354 |       0 |   61 |  516 |      0 |      0 |          0 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                            |                                    axi_protocol_converter_v2_1_26_b2s |        415 |        354 |       0 |   61 |  516 |      0 |      0 |          0 |
|               (gen_axilite.gen_b2s_conv.axilite_b2s)                        |                                    axi_protocol_converter_v2_1_26_b2s |          1 |          1 |       0 |    0 |    1 |      0 |      0 |          0 |
|               RD.ar_channel_0                                               |                         axi_protocol_converter_v2_1_26_b2s_ar_channel |         61 |         61 |       0 |    0 |   77 |      0 |      0 |          0 |
|                 (RD.ar_channel_0)                                           |                         axi_protocol_converter_v2_1_26_b2s_ar_channel |          0 |          0 |       0 |    0 |   12 |      0 |      0 |          0 |
|                 ar_cmd_fsm_0                                                |                         axi_protocol_converter_v2_1_26_b2s_rd_cmd_fsm |         22 |         22 |       0 |    0 |    2 |      0 |      0 |          0 |
|                 cmd_translator_0                                            |                   axi_protocol_converter_v2_1_26_b2s_cmd_translator_4 |         41 |         41 |       0 |    0 |   63 |      0 |      0 |          0 |
|                   (cmd_translator_0)                                        |                   axi_protocol_converter_v2_1_26_b2s_cmd_translator_4 |          1 |          1 |       0 |    0 |    3 |      0 |      0 |          0 |
|                   incr_cmd_0                                                |                         axi_protocol_converter_v2_1_26_b2s_incr_cmd_5 |         25 |         25 |       0 |    0 |   21 |      0 |      0 |          0 |
|                   wrap_cmd_0                                                |                         axi_protocol_converter_v2_1_26_b2s_wrap_cmd_6 |         15 |         15 |       0 |    0 |   39 |      0 |      0 |          0 |
|               RD.r_channel_0                                                |                          axi_protocol_converter_v2_1_26_b2s_r_channel |         62 |         15 |       0 |   47 |   24 |      0 |      0 |          0 |
|                 (RD.r_channel_0)                                            |                          axi_protocol_converter_v2_1_26_b2s_r_channel |          0 |          0 |       0 |    0 |   14 |      0 |      0 |          0 |
|                 rd_data_fifo_0                                              |        axi_protocol_converter_v2_1_26_b2s_simple_fifo__parameterized1 |         44 |         10 |       0 |   34 |    5 |      0 |      0 |          0 |
|                 transaction_fifo_0                                          |        axi_protocol_converter_v2_1_26_b2s_simple_fifo__parameterized2 |         18 |          5 |       0 |   13 |    5 |      0 |      0 |          0 |
|               SI_REG                                                        |         axi_register_slice_v2_1_26_axi_register_slice__parameterized0 |        197 |        197 |       0 |    0 |  316 |      0 |      0 |          0 |
|                 ar.ar_pipe                                                  |        axi_register_slice_v2_1_26_axic_register_slice__parameterized3 |         68 |         68 |       0 |    0 |   95 |      0 |      0 |          0 |
|                 aw.aw_pipe                                                  |      axi_register_slice_v2_1_26_axic_register_slice__parameterized3_3 |         93 |         93 |       0 |    0 |   94 |      0 |      0 |          0 |
|                 b.b_pipe                                                    |        axi_register_slice_v2_1_26_axic_register_slice__parameterized5 |         10 |         10 |       0 |    0 |   31 |      0 |      0 |          0 |
|                 r.r_pipe                                                    |        axi_register_slice_v2_1_26_axic_register_slice__parameterized6 |         26 |         26 |       0 |    0 |   96 |      0 |      0 |          0 |
|               WR.aw_channel_0                                               |                         axi_protocol_converter_v2_1_26_b2s_aw_channel |         67 |         67 |       0 |    0 |   81 |      0 |      0 |          0 |
|                 (WR.aw_channel_0)                                           |                         axi_protocol_converter_v2_1_26_b2s_aw_channel |          0 |          0 |       0 |    0 |   16 |      0 |      0 |          0 |
|                 aw_cmd_fsm_0                                                |                         axi_protocol_converter_v2_1_26_b2s_wr_cmd_fsm |         11 |         11 |       0 |    0 |    2 |      0 |      0 |          0 |
|                 cmd_translator_0                                            |                     axi_protocol_converter_v2_1_26_b2s_cmd_translator |         56 |         56 |       0 |    0 |   63 |      0 |      0 |          0 |
|                   (cmd_translator_0)                                        |                     axi_protocol_converter_v2_1_26_b2s_cmd_translator |          0 |          0 |       0 |    0 |    3 |      0 |      0 |          0 |
|                   incr_cmd_0                                                |                           axi_protocol_converter_v2_1_26_b2s_incr_cmd |         31 |         31 |       0 |    0 |   21 |      0 |      0 |          0 |
|                   wrap_cmd_0                                                |                           axi_protocol_converter_v2_1_26_b2s_wrap_cmd |         25 |         25 |       0 |    0 |   39 |      0 |      0 |          0 |
|               WR.b_channel_0                                                |                          axi_protocol_converter_v2_1_26_b2s_b_channel |         33 |         19 |       0 |   14 |   17 |      0 |      0 |          0 |
|                 (WR.b_channel_0)                                            |                          axi_protocol_converter_v2_1_26_b2s_b_channel |          8 |          8 |       0 |    0 |   13 |      0 |      0 |          0 |
|                 bid_fifo_0                                                  |                        axi_protocol_converter_v2_1_26_b2s_simple_fifo |         19 |          7 |       0 |   12 |    2 |      0 |      0 |          0 |
|                 bresp_fifo_0                                                |        axi_protocol_converter_v2_1_26_b2s_simple_fifo__parameterized0 |          6 |          4 |       0 |    2 |    2 |      0 |      0 |          0 |
|       xbar                                                                  |                                                        overlay_xbar_1 |        125 |        125 |       0 |    0 |  119 |      0 |      0 |          0 |
|         inst                                                                |                     axi_crossbar_v2_1_27_axi_crossbar__parameterized0 |        125 |        125 |       0 |    0 |  119 |      0 |      0 |          0 |
|           gen_sasd.crossbar_sasd_0                                          |                                    axi_crossbar_v2_1_27_crossbar_sasd |        125 |        125 |       0 |    0 |  119 |      0 |      0 |          0 |
|             (gen_sasd.crossbar_sasd_0)                                      |                                    axi_crossbar_v2_1_27_crossbar_sasd |          0 |          0 |       0 |    0 |    6 |      0 |      0 |          0 |
|             addr_arbiter_inst                                               |                                axi_crossbar_v2_1_27_addr_arbiter_sasd |         60 |         60 |       0 |    0 |   32 |      0 |      0 |          0 |
|             gen_decerr.decerr_slave_inst                                    |                     axi_crossbar_v2_1_27_decerr_slave__parameterized0 |          9 |          9 |       0 |    0 |    4 |      0 |      0 |          0 |
|             reg_slice_r                                                     |       axi_register_slice_v2_1_26_axic_register_slice__parameterized11 |         52 |         52 |       0 |    0 |   72 |      0 |      0 |          0 |
|             splitter_ar                                                     |                                         axi_crossbar_v2_1_27_splitter |          2 |          2 |       0 |    0 |    2 |      0 |      0 |          0 |
|             splitter_aw                                                     |                         axi_crossbar_v2_1_27_splitter__parameterized0 |          4 |          4 |       0 |    0 |    3 |      0 |      0 |          0 |
|     rst_ps7_0_50M                                                           |                                               overlay_rst_ps7_0_50M_0 |         17 |         16 |       0 |    1 |   29 |      0 |      0 |          0 |
|       U0                                                                    |                                                        proc_sys_reset |         17 |         16 |       0 |    1 |   29 |      0 |      0 |          0 |
|         (U0)                                                                |                                                        proc_sys_reset |          0 |          0 |       0 |    0 |    2 |      0 |      0 |          0 |
|         EXT_LPF                                                             |                                                                   lpf |          4 |          3 |       0 |    1 |    9 |      0 |      0 |          0 |
|           (EXT_LPF)                                                         |                                                                   lpf |          2 |          1 |       0 |    1 |    5 |      0 |      0 |          0 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                                         |                                              cdc_sync__parameterized1 |          2 |          2 |       0 |    0 |    4 |      0 |      0 |          0 |
|         SEQ                                                                 |                                                          sequence_psr |         13 |         13 |       0 |    0 |   18 |      0 |      0 |          0 |
|           (SEQ)                                                             |                                                          sequence_psr |          8 |          8 |       0 |    0 |   12 |      0 |      0 |          0 |
|           SEQ_COUNTER                                                       |                                                               upcnt_n |          5 |          5 |       0 |    0 |    6 |      0 |      0 |          0 |
|     top_design                                                              |                                                  overlay_top_design_0 |       1059 |       1059 |       0 |    0 |  472 |      1 |      6 |          0 |
|       inst                                                                  |                                                                   top |       1059 |       1059 |       0 |    0 |  472 |      1 |      6 |          0 |
|         (inst)                                                              |                                                                   top |        145 |        145 |       0 |    0 |  107 |      0 |      0 |          0 |
|         dut                                                                 |                                                        design_wrapper |        914 |        914 |       0 |    0 |  365 |      1 |      6 |          0 |
|           core                                                              |                                                                    pd |        914 |        914 |       0 |    0 |  365 |      1 |      6 |          0 |
|             (core)                                                          |                                                                    pd |         33 |         33 |       0 |    0 |  344 |      0 |      0 |          0 |
|             al1                                                             |                                                                   alu |          7 |          7 |       0 |    0 |    0 |      0 |      0 |          0 |
|             bc1                                                             |                                                           branch_comp |         15 |         15 |       0 |    0 |    0 |      0 |      0 |          0 |
|             cs1                                                             |                                                       control_signals |        646 |        646 |       0 |    0 |   19 |      0 |      0 |          0 |
|             dmem1                                                           |                                                               dmemory |        181 |        181 |       0 |    0 |    2 |      0 |      4 |          0 |
|               (dmem1)                                                       |                                                               dmemory |          2 |          2 |       0 |    0 |    2 |      0 |      0 |          0 |
|               bm[0].memory                                                  |                                                              byte_mem |         53 |         53 |       0 |    0 |    0 |      0 |      1 |          0 |
|               bm[1].memory                                                  |                                                            byte_mem_0 |         47 |         47 |       0 |    0 |    0 |      0 |      1 |          0 |
|               bm[2].memory                                                  |                                                            byte_mem_1 |         50 |         50 |       0 |    0 |    0 |      0 |      1 |          0 |
|               bm[3].memory                                                  |                                                            byte_mem_2 |         34 |         34 |       0 |    0 |    0 |      0 |      1 |          0 |
|             imem1                                                           |                                                               imemory |         37 |         37 |       0 |    0 |    0 |      1 |      0 |          0 |
|             rf1                                                             |                                                         register_file |          0 |          0 |       0 |    0 |    0 |      0 |      2 |          0 |
+-----------------------------------------------------------------------------+-----------------------------------------------------------------------+------------+------------+---------+------+------+--------+--------+------------+
* Note: The sum of lower-level cells may be larger than their parent cells total, due to cross-hierarchy LUT combining


