PID 0 running
Ready Queue: 
Wait Queue: 
C 1 7
PID 1 7 placed on Ready Queue
PID 1 7 running with 10 left
Ready Queue: 
Wait Queue: 
I
PID 1 6 running with 9 left
Ready Queue: 
Wait Queue: 
C 2 3
PID 2 3 placed on Ready Queue
PID 1 5 running with 8 left
Ready Queue: PID 2 3 
Wait Queue: 
I
PID 1 4 running with 7 left
Ready Queue: PID 2 3 
Wait Queue: 
W 4
PID 1 3 placed on Wait Queue
PID 2 3 running with 10 left
Ready Queue: 
Wait Queue: PID 1 3 4
C 3 10
PID 3 10 placed on Ready Queue
PID 2 2 running with 9 left
Ready Queue: PID 3 10 
Wait Queue: PID 1 3 4
I
PID 2 1 running with 8 left
Ready Queue: PID 3 10 
Wait Queue: PID 1 3 4
E 4
PID 2 0 terminated
PID 3 10 terminated
PID 1 3 placed on Ready Queue
PID 0 running
Ready Queue: PID 1 3 
Wait Queue: 
I
PID 1 3 running with 10 left
Ready Queue: 
Wait Queue: 
I
PID 1 2 running with 9 left
Ready Queue: 
Wait Queue: 
I
PID 1 1 running with 8 left
Ready Queue: 
Wait Queue: 
I
PID 1 0 terminated
PID 0 running
Ready Queue: 
Wait Queue: 
C 5 5
PID 5 5 placed on Ready Queue
PID 5 5 running with 10 left
Ready Queue: 
Wait Queue: 
C 6 3
PID 6 3 placed on Ready Queue
PID 5 4 running with 9 left
Ready Queue: PID 6 3 
Wait Queue: 
W 7
PID 5 3 placed on Wait Queue
PID 6 3 running with 10 left
Ready Queue: 
Wait Queue: PID 5 3 7
X
Current state of simulation:
PID 6 3 running with 10 left
Ready Queue: 
Wait Queue: PID 5 3 7
