/*
 * Copyright (c) 2006-2015 Triductor Technology, Inc.
 *           All Rights Reserved Worldwide
 *
 * Filename: lightelf_gbc_reg.h
 * Author  : $Author: Kai $
 * Date    : Jun/01/2015
 * Version : $Revision: 3169 $
 * Purpose : Describe all the available registers for GBC of LIGHTELF.
             This file is automatically generated by Register Parser.
 */

#ifndef __LIGHTELF_GBC_REG_H__
#define __LIGHTELF_GBC_REG_H__

#ifndef REG32
    #define REG32(x)                    (*(volatile unsigned int *)(x))
#endif

#ifndef _REG_FLD_OP_
    #define _REG_FLD_OP_

    // Register Field Mask
    #define FLD_MASK(s,e)              ((0xffffffff >> (31-(e)+(s))) << (s))

    // Register Field Mask Write-Data
    // s -- Start of Bit  e -- End   of Bit
    // v -- Value
    #define FLD_MWD(s,e,v)              (((v) << (s)) & FLD_MASK((s),(e)))

    // Register Field Mask Read-Data
    // s -- Start of Bit  e -- End   of Bit
    // v -- Value
    #define FLD_MRD(s,e,v)              (((v) & FLD_MASK((s),(e))) >> (s))

    // Register Field Write operation
    // a -- Address   s -- Start of Bit
    // v -- Value     e -- End   of Bit
    #define OP_FLD_WR(a,s,e,v)          (REG32((a)) = (((v) << (s)) & FLD_MASK((s),(e))) | (REG32((a)) & ~FLD_MASK((s),(e))))
    #define OP_FLD_WR_EXC(a,s,e,v)      (REG32((a)) = (((v) << (s)) & FLD_MASK((s),(e))))

    // Register Field Read operation
    #define OP_FLD_RD(a,s,e)            ((REG32((a)) & FLD_MASK((s),(e))) >> (s))

#endif

//Address Offset for multi-instance mode only
#ifndef  REG_OFFSET_GBC
    #define  REG_OFFSET_GBC  (0x0)
#endif

// Base address
#ifndef REG_BASE_GBC
    #define  REG_BASE_GBC    (0xf0000000)
#endif



//------------------------------------
// Reset
//------------------------------------
#define  REG_GBC_SOFT_RST                                         (REG_BASE_GBC + 0x00)
    //Read/Write-Register Using Address
    #define  RD_GBC_SOFT_RST()                                    (REG32(REG_GBC_SOFT_RST))
    #define  WR_GBC_SOFT_RST(v)                                   (REG32(REG_GBC_SOFT_RST) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_GBC_SOFT_RST()                             (0x803FFFFF)  
    #define  REG_WMASK_GBC_SOFT_RST()                             (0x803FFFFF)

    //Field: GBC_RST_EN
    #define  FLD_LSB_GBC_RST_EN()                                 (0)
    #define  FLD_MSB_GBC_RST_EN()                                 (21)
    #define  FLD_MASK_GBC_RST_EN()                                (FLD_MASK(0, 21))
    #define  FLD_MWD_GBC_RST_EN(v)                                (FLD_MWD(0, 21, v))
    #define  FLD_MRD_GBC_RST_EN(v)                                (FLD_MRD(0, 21, v))
    #define  SET_GBC_RST_EN(v)                                    OP_FLD_WR(REG_GBC_SOFT_RST, 0, 21, v)
    #define  GET_GBC_RST_EN()                                     OP_FLD_RD(REG_GBC_SOFT_RST, 0, 21)
    #define  RST_GBC_RST_EN()                                     OP_FLD_WR(REG_GBC_SOFT_RST, 0, 21, 0x0)

    //Field: GBC_SYS_RST_EN
    #define  FLD_LSB_GBC_SYS_RST_EN()                             (31)
    #define  FLD_MSB_GBC_SYS_RST_EN()                             (31)
    #define  FLD_MASK_GBC_SYS_RST_EN()                            (FLD_MASK(31, 31))
    #define  FLD_MWD_GBC_SYS_RST_EN(v)                            (FLD_MWD(31, 31, v))
    #define  FLD_MRD_GBC_SYS_RST_EN(v)                            (FLD_MRD(31, 31, v))
    #define  SET_GBC_SYS_RST_EN(v)                                OP_FLD_WR(REG_GBC_SOFT_RST, 31, 31, v)
    #define  GET_GBC_SYS_RST_EN()                                 OP_FLD_RD(REG_GBC_SOFT_RST, 31, 31)
    #define  RST_GBC_SYS_RST_EN()                                 OP_FLD_WR(REG_GBC_SOFT_RST, 31, 31, 0x0)

    //Write-Register Using Field-Name
    #define  WRF_GBC_SOFT_RST(RST_EN,SYS_RST_EN) \
                (WR_GBC_SOFT_RST( \
                  (FLD_MWD_GBC_RST_EN(RST_EN))                                         | \
                  (FLD_MWD_GBC_SYS_RST_EN(SYS_RST_EN))                                   \
                ))


#define  REG_GBC_RST_STA                                          (REG_BASE_GBC + 0x04)
    //Read/Write-Register Using Address
    #define  RD_GBC_RST_STA()                                     (REG32(REG_GBC_RST_STA))
    #define  WR_GBC_RST_STA(v)                                    (REG32(REG_GBC_RST_STA) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_GBC_RST_STA()                              (0xFF01)  
    #define  REG_WMASK_GBC_RST_STA()                              (0x1)

    //Field: GBC_RST_GEN_STA_CLR
    #define  FLD_LSB_GBC_RST_GEN_STA_CLR()                        (0)
    #define  FLD_MSB_GBC_RST_GEN_STA_CLR()                        (0)
    #define  FLD_MASK_GBC_RST_GEN_STA_CLR()                       (FLD_MASK(0, 0))
    #define  FLD_MWD_GBC_RST_GEN_STA_CLR(v)                       (FLD_MWD(0, 0, v))
    #define  FLD_MRD_GBC_RST_GEN_STA_CLR(v)                       (FLD_MRD(0, 0, v))
    #define  SET_GBC_RST_GEN_STA_CLR(v)                           OP_FLD_WR_EXC(REG_GBC_RST_STA, 0, 0, v)
    #define  GET_GBC_RST_GEN_STA_CLR()                            OP_FLD_RD(REG_GBC_RST_STA, 0, 0)
    #define  RST_GBC_RST_GEN_STA_CLR()                            OP_FLD_WR_EXC(REG_GBC_RST_STA, 0, 0, 0x0)

    //Field: GBC_ANA_POR_RST_GEN
    #define  FLD_LSB_GBC_ANA_POR_RST_GEN()                        (8)
    #define  FLD_MSB_GBC_ANA_POR_RST_GEN()                        (8)
    #define  FLD_MASK_GBC_ANA_POR_RST_GEN()                       (FLD_MASK(8, 8))
    #define  FLD_MWD_GBC_ANA_POR_RST_GEN(v)                       (FLD_MWD(8, 8, v))
    #define  FLD_MRD_GBC_ANA_POR_RST_GEN(v)                       (FLD_MRD(8, 8, v))
    #define  GET_GBC_ANA_POR_RST_GEN()                            OP_FLD_RD(REG_GBC_RST_STA, 8, 8)

    //Field: GBC_ANA_LP_RST_GEN
    #define  FLD_LSB_GBC_ANA_LP_RST_GEN()                         (9)
    #define  FLD_MSB_GBC_ANA_LP_RST_GEN()                         (9)
    #define  FLD_MASK_GBC_ANA_LP_RST_GEN()                        (FLD_MASK(9, 9))
    #define  FLD_MWD_GBC_ANA_LP_RST_GEN(v)                        (FLD_MWD(9, 9, v))
    #define  FLD_MRD_GBC_ANA_LP_RST_GEN(v)                        (FLD_MRD(9, 9, v))
    #define  GET_GBC_ANA_LP_RST_GEN()                             OP_FLD_RD(REG_GBC_RST_STA, 9, 9)

    //Field: GBC_ANA_WDT_RST_GEN
    #define  FLD_LSB_GBC_ANA_WDT_RST_GEN()                        (10)
    #define  FLD_MSB_GBC_ANA_WDT_RST_GEN()                        (10)
    #define  FLD_MASK_GBC_ANA_WDT_RST_GEN()                       (FLD_MASK(10, 10))
    #define  FLD_MWD_GBC_ANA_WDT_RST_GEN(v)                       (FLD_MWD(10, 10, v))
    #define  FLD_MRD_GBC_ANA_WDT_RST_GEN(v)                       (FLD_MRD(10, 10, v))
    #define  GET_GBC_ANA_WDT_RST_GEN()                            OP_FLD_RD(REG_GBC_RST_STA, 10, 10)

    //Field: GBC_ANA_PAD_RST_GEN
    #define  FLD_LSB_GBC_ANA_PAD_RST_GEN()                        (11)
    #define  FLD_MSB_GBC_ANA_PAD_RST_GEN()                        (11)
    #define  FLD_MASK_GBC_ANA_PAD_RST_GEN()                       (FLD_MASK(11, 11))
    #define  FLD_MWD_GBC_ANA_PAD_RST_GEN(v)                       (FLD_MWD(11, 11, v))
    #define  FLD_MRD_GBC_ANA_PAD_RST_GEN(v)                       (FLD_MRD(11, 11, v))
    #define  GET_GBC_ANA_PAD_RST_GEN()                            OP_FLD_RD(REG_GBC_RST_STA, 11, 11)

    //Field: GBC_EXT_RST_GEN
    #define  FLD_LSB_GBC_EXT_RST_GEN()                            (12)
    #define  FLD_MSB_GBC_EXT_RST_GEN()                            (12)
    #define  FLD_MASK_GBC_EXT_RST_GEN()                           (FLD_MASK(12, 12))
    #define  FLD_MWD_GBC_EXT_RST_GEN(v)                           (FLD_MWD(12, 12, v))
    #define  FLD_MRD_GBC_EXT_RST_GEN(v)                           (FLD_MRD(12, 12, v))
    #define  GET_GBC_EXT_RST_GEN()                                OP_FLD_RD(REG_GBC_RST_STA, 12, 12)

    //Field: GBC_EXT_WDT_RST_GEN
    #define  FLD_LSB_GBC_EXT_WDT_RST_GEN()                        (13)
    #define  FLD_MSB_GBC_EXT_WDT_RST_GEN()                        (13)
    #define  FLD_MASK_GBC_EXT_WDT_RST_GEN()                       (FLD_MASK(13, 13))
    #define  FLD_MWD_GBC_EXT_WDT_RST_GEN(v)                       (FLD_MWD(13, 13, v))
    #define  FLD_MRD_GBC_EXT_WDT_RST_GEN(v)                       (FLD_MRD(13, 13, v))
    #define  GET_GBC_EXT_WDT_RST_GEN()                            OP_FLD_RD(REG_GBC_RST_STA, 13, 13)

    //Field: GBC_WDT_GLB_RST_GEN
    #define  FLD_LSB_GBC_WDT_GLB_RST_GEN()                        (14)
    #define  FLD_MSB_GBC_WDT_GLB_RST_GEN()                        (14)
    #define  FLD_MASK_GBC_WDT_GLB_RST_GEN()                       (FLD_MASK(14, 14))
    #define  FLD_MWD_GBC_WDT_GLB_RST_GEN(v)                       (FLD_MWD(14, 14, v))
    #define  FLD_MRD_GBC_WDT_GLB_RST_GEN(v)                       (FLD_MRD(14, 14, v))
    #define  GET_GBC_WDT_GLB_RST_GEN()                            OP_FLD_RD(REG_GBC_RST_STA, 14, 14)

    //Field: GBC_SFT_GLB_RST_GEN
    #define  FLD_LSB_GBC_SFT_GLB_RST_GEN()                        (15)
    #define  FLD_MSB_GBC_SFT_GLB_RST_GEN()                        (15)
    #define  FLD_MASK_GBC_SFT_GLB_RST_GEN()                       (FLD_MASK(15, 15))
    #define  FLD_MWD_GBC_SFT_GLB_RST_GEN(v)                       (FLD_MWD(15, 15, v))
    #define  FLD_MRD_GBC_SFT_GLB_RST_GEN(v)                       (FLD_MRD(15, 15, v))
    #define  GET_GBC_SFT_GLB_RST_GEN()                            OP_FLD_RD(REG_GBC_RST_STA, 15, 15)

    //Write-Register Using Field-Name
    #define  WRF_GBC_RST_STA(RST_GEN_STA_CLR,ANA_POR_RST_GEN,ANA_LP_RST_GEN,ANA_WDT_RST_GEN,ANA_PAD_RST_GEN,EXT_RST_GEN,EXT_WDT_RST_GEN,WDT_GLB_RST_GEN,SFT_GLB_RST_GEN) \
                (WR_GBC_RST_STA( \
                  (FLD_MWD_GBC_RST_GEN_STA_CLR(RST_GEN_STA_CLR))                         \
                ))


//------------------------------------
// Clock
//------------------------------------
#define  REG_GBC_SYS_CLK_CFG                                      (REG_BASE_GBC + 0x10)
    //Read/Write-Register Using Address
    #define  RD_GBC_SYS_CLK_CFG()                                 (REG32(REG_GBC_SYS_CLK_CFG))
    #define  WR_GBC_SYS_CLK_CFG(v)                                (REG32(REG_GBC_SYS_CLK_CFG) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_GBC_SYS_CLK_CFG()                          (0xF)  
    #define  REG_WMASK_GBC_SYS_CLK_CFG()                          (0xF)

    //Field: GBC_SYS_CLK_PLL
    #define  FLD_LSB_GBC_SYS_CLK_PLL()                            (0)
    #define  FLD_MSB_GBC_SYS_CLK_PLL()                            (0)
    #define  FLD_MASK_GBC_SYS_CLK_PLL()                           (FLD_MASK(0, 0))
    #define  FLD_MWD_GBC_SYS_CLK_PLL(v)                           (FLD_MWD(0, 0, v))
    #define  FLD_MRD_GBC_SYS_CLK_PLL(v)                           (FLD_MRD(0, 0, v))
    #define  SET_GBC_SYS_CLK_PLL(v)                               OP_FLD_WR(REG_GBC_SYS_CLK_CFG, 0, 0, v)
    #define  SET_GBC_SYS_CLK_PLL_OSC_()                           OP_FLD_WR(REG_GBC_SYS_CLK_CFG, 0, 0, 0x0)
    #define  KEY_GBC_SYS_CLK_PLL_OSC_()                           (0x0)
    #define  SET_GBC_SYS_CLK_PLL_PLL_()                           OP_FLD_WR(REG_GBC_SYS_CLK_CFG, 0, 0, 0x1)
    #define  KEY_GBC_SYS_CLK_PLL_PLL_()                           (0x1)
    #define  GET_GBC_SYS_CLK_PLL()                                OP_FLD_RD(REG_GBC_SYS_CLK_CFG, 0, 0)
    #define  RST_GBC_SYS_CLK_PLL()                                OP_FLD_WR(REG_GBC_SYS_CLK_CFG, 0, 0, 0x0)

    //Field: GBC_SYS_CLK_SW
    #define  FLD_LSB_GBC_SYS_CLK_SW()                             (1)
    #define  FLD_MSB_GBC_SYS_CLK_SW()                             (1)
    #define  FLD_MASK_GBC_SYS_CLK_SW()                            (FLD_MASK(1, 1))
    #define  FLD_MWD_GBC_SYS_CLK_SW(v)                            (FLD_MWD(1, 1, v))
    #define  FLD_MRD_GBC_SYS_CLK_SW(v)                            (FLD_MRD(1, 1, v))
    #define  SET_GBC_SYS_CLK_SW(v)                                OP_FLD_WR(REG_GBC_SYS_CLK_CFG, 1, 1, v)
    #define  GET_GBC_SYS_CLK_SW()                                 OP_FLD_RD(REG_GBC_SYS_CLK_CFG, 1, 1)
    #define  RST_GBC_SYS_CLK_SW()                                 OP_FLD_WR(REG_GBC_SYS_CLK_CFG, 1, 1, 0x0)

    //Field: GBC_SYS_PLL_DIV
    #define  FLD_LSB_GBC_SYS_PLL_DIV()                            (2)
    #define  FLD_MSB_GBC_SYS_PLL_DIV()                            (2)
    #define  FLD_MASK_GBC_SYS_PLL_DIV()                           (FLD_MASK(2, 2))
    #define  FLD_MWD_GBC_SYS_PLL_DIV(v)                           (FLD_MWD(2, 2, v))
    #define  FLD_MRD_GBC_SYS_PLL_DIV(v)                           (FLD_MRD(2, 2, v))
    #define  SET_GBC_SYS_PLL_DIV(v)                               OP_FLD_WR(REG_GBC_SYS_CLK_CFG, 2, 2, v)
    #define  GET_GBC_SYS_PLL_DIV()                                OP_FLD_RD(REG_GBC_SYS_CLK_CFG, 2, 2)
    #define  RST_GBC_SYS_PLL_DIV()                                OP_FLD_WR(REG_GBC_SYS_CLK_CFG, 2, 2, 0x0)

    //Field: GBC_SYS_PLL_SRC
    #define  FLD_LSB_GBC_SYS_PLL_SRC()                            (3)
    #define  FLD_MSB_GBC_SYS_PLL_SRC()                            (3)
    #define  FLD_MASK_GBC_SYS_PLL_SRC()                           (FLD_MASK(3, 3))
    #define  FLD_MWD_GBC_SYS_PLL_SRC(v)                           (FLD_MWD(3, 3, v))
    #define  FLD_MRD_GBC_SYS_PLL_SRC(v)                           (FLD_MRD(3, 3, v))
    #define  SET_GBC_SYS_PLL_SRC(v)                               OP_FLD_WR(REG_GBC_SYS_CLK_CFG, 3, 3, v)
    #define  SET_GBC_SYS_PLL_SRC_GE_PLL_()                        OP_FLD_WR(REG_GBC_SYS_CLK_CFG, 3, 3, 0x1)
    #define  KEY_GBC_SYS_PLL_SRC_GE_PLL_()                        (0x1)
    #define  SET_GBC_SYS_PLL_SRC_SYS_PLL_()                       OP_FLD_WR(REG_GBC_SYS_CLK_CFG, 3, 3, 0x0)
    #define  KEY_GBC_SYS_PLL_SRC_SYS_PLL_()                       (0x0)
    #define  GET_GBC_SYS_PLL_SRC()                                OP_FLD_RD(REG_GBC_SYS_CLK_CFG, 3, 3)
    #define  RST_GBC_SYS_PLL_SRC()                                OP_FLD_WR(REG_GBC_SYS_CLK_CFG, 3, 3, 0x0)

    //Write-Register Using Field-Name
    #define  WRF_GBC_SYS_CLK_CFG(SYS_CLK_PLL,SYS_CLK_SW,SYS_PLL_DIV,SYS_PLL_SRC) \
                (WR_GBC_SYS_CLK_CFG( \
                  (FLD_MWD_GBC_SYS_CLK_PLL(SYS_CLK_PLL))                               | \
                  (FLD_MWD_GBC_SYS_CLK_SW(SYS_CLK_SW))                                 | \
                  (FLD_MWD_GBC_SYS_PLL_DIV(SYS_PLL_DIV))                               | \
                  (FLD_MWD_GBC_SYS_PLL_SRC(SYS_PLL_SRC))                                 \
                ))


#define  REG_GBC_SYS_CLK_DIV                                      (REG_BASE_GBC + 0x14)
    //Read/Write-Register Using Address
    #define  RD_GBC_SYS_CLK_DIV()                                 (REG32(REG_GBC_SYS_CLK_DIV))
    #define  WR_GBC_SYS_CLK_DIV(v)                                (REG32(REG_GBC_SYS_CLK_DIV) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_GBC_SYS_CLK_DIV()                          (0xFFBF0FFF)  
    #define  REG_WMASK_GBC_SYS_CLK_DIV()                          (0xFFBF0FFF)

    //Field: GBC_AHB_CLK_DIV
    #define  FLD_LSB_GBC_AHB_CLK_DIV()                            (0)
    #define  FLD_MSB_GBC_AHB_CLK_DIV()                            (3)
    #define  FLD_MASK_GBC_AHB_CLK_DIV()                           (FLD_MASK(0, 3))
    #define  FLD_MWD_GBC_AHB_CLK_DIV(v)                           (FLD_MWD(0, 3, v))
    #define  FLD_MRD_GBC_AHB_CLK_DIV(v)                           (FLD_MRD(0, 3, v))
    #define  SET_GBC_AHB_CLK_DIV(v)                               OP_FLD_WR(REG_GBC_SYS_CLK_DIV, 0, 3, v)
    #define  GET_GBC_AHB_CLK_DIV()                                OP_FLD_RD(REG_GBC_SYS_CLK_DIV, 0, 3)
    #define  RST_GBC_AHB_CLK_DIV()                                OP_FLD_WR(REG_GBC_SYS_CLK_DIV, 0, 3, 0x1)

    //Field: GBC_MCLK_DIV
    #define  FLD_LSB_GBC_MCLK_DIV()                               (4)
    #define  FLD_MSB_GBC_MCLK_DIV()                               (7)
    #define  FLD_MASK_GBC_MCLK_DIV()                              (FLD_MASK(4, 7))
    #define  FLD_MWD_GBC_MCLK_DIV(v)                              (FLD_MWD(4, 7, v))
    #define  FLD_MRD_GBC_MCLK_DIV(v)                              (FLD_MRD(4, 7, v))
    #define  SET_GBC_MCLK_DIV(v)                                  OP_FLD_WR(REG_GBC_SYS_CLK_DIV, 4, 7, v)
    #define  GET_GBC_MCLK_DIV()                                   OP_FLD_RD(REG_GBC_SYS_CLK_DIV, 4, 7)
    #define  RST_GBC_MCLK_DIV()                                   OP_FLD_WR(REG_GBC_SYS_CLK_DIV, 4, 7, 0x0)

    //Field: GBC_CPU_CLK_DIV
    #define  FLD_LSB_GBC_CPU_CLK_DIV()                            (8)
    #define  FLD_MSB_GBC_CPU_CLK_DIV()                            (11)
    #define  FLD_MASK_GBC_CPU_CLK_DIV()                           (FLD_MASK(8, 11))
    #define  FLD_MWD_GBC_CPU_CLK_DIV(v)                           (FLD_MWD(8, 11, v))
    #define  FLD_MRD_GBC_CPU_CLK_DIV(v)                           (FLD_MRD(8, 11, v))
    #define  SET_GBC_CPU_CLK_DIV(v)                               OP_FLD_WR(REG_GBC_SYS_CLK_DIV, 8, 11, v)
    #define  GET_GBC_CPU_CLK_DIV()                                OP_FLD_RD(REG_GBC_SYS_CLK_DIV, 8, 11)
    #define  RST_GBC_CPU_CLK_DIV()                                OP_FLD_WR(REG_GBC_SYS_CLK_DIV, 8, 11, 0x0)

    //Field: GBC_GE_SYS_CLK_DIV
    #define  FLD_LSB_GBC_GE_SYS_CLK_DIV()                         (16)
    #define  FLD_MSB_GBC_GE_SYS_CLK_DIV()                         (19)
    #define  FLD_MASK_GBC_GE_SYS_CLK_DIV()                        (FLD_MASK(16, 19))
    #define  FLD_MWD_GBC_GE_SYS_CLK_DIV(v)                        (FLD_MWD(16, 19, v))
    #define  FLD_MRD_GBC_GE_SYS_CLK_DIV(v)                        (FLD_MRD(16, 19, v))
    #define  SET_GBC_GE_SYS_CLK_DIV(v)                            OP_FLD_WR(REG_GBC_SYS_CLK_DIV, 16, 19, v)
    #define  GET_GBC_GE_SYS_CLK_DIV()                             OP_FLD_RD(REG_GBC_SYS_CLK_DIV, 16, 19)
    #define  RST_GBC_GE_SYS_CLK_DIV()                             OP_FLD_WR(REG_GBC_SYS_CLK_DIV, 16, 19, 0x0)

    //Field: GBC_ATX_CLK_DIV
    #define  FLD_LSB_GBC_ATX_CLK_DIV()                            (20)
    #define  FLD_MSB_GBC_ATX_CLK_DIV()                            (20)
    #define  FLD_MASK_GBC_ATX_CLK_DIV()                           (FLD_MASK(20, 20))
    #define  FLD_MWD_GBC_ATX_CLK_DIV(v)                           (FLD_MWD(20, 20, v))
    #define  FLD_MRD_GBC_ATX_CLK_DIV(v)                           (FLD_MRD(20, 20, v))
    #define  SET_GBC_ATX_CLK_DIV(v)                               OP_FLD_WR(REG_GBC_SYS_CLK_DIV, 20, 20, v)
    #define  GET_GBC_ATX_CLK_DIV()                                OP_FLD_RD(REG_GBC_SYS_CLK_DIV, 20, 20)
    #define  RST_GBC_ATX_CLK_DIV()                                OP_FLD_WR(REG_GBC_SYS_CLK_DIV, 20, 20, 0x0)

    //Field: GBC_MCLK_OPEN
    #define  FLD_LSB_GBC_MCLK_OPEN()                              (21)
    #define  FLD_MSB_GBC_MCLK_OPEN()                              (21)
    #define  FLD_MASK_GBC_MCLK_OPEN()                             (FLD_MASK(21, 21))
    #define  FLD_MWD_GBC_MCLK_OPEN(v)                             (FLD_MWD(21, 21, v))
    #define  FLD_MRD_GBC_MCLK_OPEN(v)                             (FLD_MRD(21, 21, v))
    #define  SET_GBC_MCLK_OPEN(v)                                 OP_FLD_WR(REG_GBC_SYS_CLK_DIV, 21, 21, v)
    #define  GET_GBC_MCLK_OPEN()                                  OP_FLD_RD(REG_GBC_SYS_CLK_DIV, 21, 21)
    #define  RST_GBC_MCLK_OPEN()                                  OP_FLD_WR(REG_GBC_SYS_CLK_DIV, 21, 21, 0x1)

    //Field: GBC_GE_SYS_CLK_OPEN
    #define  FLD_LSB_GBC_GE_SYS_CLK_OPEN()                        (23)
    #define  FLD_MSB_GBC_GE_SYS_CLK_OPEN()                        (23)
    #define  FLD_MASK_GBC_GE_SYS_CLK_OPEN()                       (FLD_MASK(23, 23))
    #define  FLD_MWD_GBC_GE_SYS_CLK_OPEN(v)                       (FLD_MWD(23, 23, v))
    #define  FLD_MRD_GBC_GE_SYS_CLK_OPEN(v)                       (FLD_MRD(23, 23, v))
    #define  SET_GBC_GE_SYS_CLK_OPEN(v)                           OP_FLD_WR(REG_GBC_SYS_CLK_DIV, 23, 23, v)
    #define  GET_GBC_GE_SYS_CLK_OPEN()                            OP_FLD_RD(REG_GBC_SYS_CLK_DIV, 23, 23)
    #define  RST_GBC_GE_SYS_CLK_OPEN()                            OP_FLD_WR(REG_GBC_SYS_CLK_DIV, 23, 23, 0x1)

    //Field: GBC_DEBUG_BAUD_RATE
    #define  FLD_LSB_GBC_DEBUG_BAUD_RATE()                        (24)
    #define  FLD_MSB_GBC_DEBUG_BAUD_RATE()                        (31)
    #define  FLD_MASK_GBC_DEBUG_BAUD_RATE()                       (FLD_MASK(24, 31))
    #define  FLD_MWD_GBC_DEBUG_BAUD_RATE(v)                       (FLD_MWD(24, 31, v))
    #define  FLD_MRD_GBC_DEBUG_BAUD_RATE(v)                       (FLD_MRD(24, 31, v))
    #define  SET_GBC_DEBUG_BAUD_RATE(v)                           OP_FLD_WR(REG_GBC_SYS_CLK_DIV, 24, 31, v)
    #define  GET_GBC_DEBUG_BAUD_RATE()                            OP_FLD_RD(REG_GBC_SYS_CLK_DIV, 24, 31)
    #define  RST_GBC_DEBUG_BAUD_RATE()                            OP_FLD_WR(REG_GBC_SYS_CLK_DIV, 24, 31, 0x7)

    //Write-Register Using Field-Name
    #define  WRF_GBC_SYS_CLK_DIV(AHB_CLK_DIV,MCLK_DIV,CPU_CLK_DIV,GE_SYS_CLK_DIV,ATX_CLK_DIV,MCLK_OPEN,GE_SYS_CLK_OPEN,DEBUG_BAUD_RATE) \
                (WR_GBC_SYS_CLK_DIV( \
                  (FLD_MWD_GBC_AHB_CLK_DIV(AHB_CLK_DIV))                               | \
                  (FLD_MWD_GBC_MCLK_DIV(MCLK_DIV))                                     | \
                  (FLD_MWD_GBC_CPU_CLK_DIV(CPU_CLK_DIV))                               | \
                  (FLD_MWD_GBC_GE_SYS_CLK_DIV(GE_SYS_CLK_DIV))                         | \
                  (FLD_MWD_GBC_ATX_CLK_DIV(ATX_CLK_DIV))                               | \
                  (FLD_MWD_GBC_MCLK_OPEN(MCLK_OPEN))                                   | \
                  (FLD_MWD_GBC_GE_SYS_CLK_OPEN(GE_SYS_CLK_OPEN))                       | \
                  (FLD_MWD_GBC_DEBUG_BAUD_RATE(DEBUG_BAUD_RATE))                         \
                ))


#define  REG_GBC_APB_CLK_DIV                                      (REG_BASE_GBC + 0x18)
    //Read/Write-Register Using Address
    #define  RD_GBC_APB_CLK_DIV()                                 (REG32(REG_GBC_APB_CLK_DIV))
    #define  WR_GBC_APB_CLK_DIV(v)                                (REG32(REG_GBC_APB_CLK_DIV) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_GBC_APB_CLK_DIV()                          (0xFFF0FFF)  
    #define  REG_WMASK_GBC_APB_CLK_DIV()                          (0xFFF0FFF)

    //Field: GBC_APB0_CLK_DIV
    #define  FLD_LSB_GBC_APB0_CLK_DIV()                           (0)
    #define  FLD_MSB_GBC_APB0_CLK_DIV()                           (3)
    #define  FLD_MASK_GBC_APB0_CLK_DIV()                          (FLD_MASK(0, 3))
    #define  FLD_MWD_GBC_APB0_CLK_DIV(v)                          (FLD_MWD(0, 3, v))
    #define  FLD_MRD_GBC_APB0_CLK_DIV(v)                          (FLD_MRD(0, 3, v))
    #define  SET_GBC_APB0_CLK_DIV(v)                              OP_FLD_WR(REG_GBC_APB_CLK_DIV, 0, 3, v)
    #define  GET_GBC_APB0_CLK_DIV()                               OP_FLD_RD(REG_GBC_APB_CLK_DIV, 0, 3)
    #define  RST_GBC_APB0_CLK_DIV()                               OP_FLD_WR(REG_GBC_APB_CLK_DIV, 0, 3, 0x0)

    //Field: GBC_APB1_CLK_DIV
    #define  FLD_LSB_GBC_APB1_CLK_DIV()                           (4)
    #define  FLD_MSB_GBC_APB1_CLK_DIV()                           (7)
    #define  FLD_MASK_GBC_APB1_CLK_DIV()                          (FLD_MASK(4, 7))
    #define  FLD_MWD_GBC_APB1_CLK_DIV(v)                          (FLD_MWD(4, 7, v))
    #define  FLD_MRD_GBC_APB1_CLK_DIV(v)                          (FLD_MRD(4, 7, v))
    #define  SET_GBC_APB1_CLK_DIV(v)                              OP_FLD_WR(REG_GBC_APB_CLK_DIV, 4, 7, v)
    #define  GET_GBC_APB1_CLK_DIV()                               OP_FLD_RD(REG_GBC_APB_CLK_DIV, 4, 7)
    #define  RST_GBC_APB1_CLK_DIV()                               OP_FLD_WR(REG_GBC_APB_CLK_DIV, 4, 7, 0x0)

    //Field: GBC_APB2_CLK_DIV
    #define  FLD_LSB_GBC_APB2_CLK_DIV()                           (8)
    #define  FLD_MSB_GBC_APB2_CLK_DIV()                           (11)
    #define  FLD_MASK_GBC_APB2_CLK_DIV()                          (FLD_MASK(8, 11))
    #define  FLD_MWD_GBC_APB2_CLK_DIV(v)                          (FLD_MWD(8, 11, v))
    #define  FLD_MRD_GBC_APB2_CLK_DIV(v)                          (FLD_MRD(8, 11, v))
    #define  SET_GBC_APB2_CLK_DIV(v)                              OP_FLD_WR(REG_GBC_APB_CLK_DIV, 8, 11, v)
    #define  GET_GBC_APB2_CLK_DIV()                               OP_FLD_RD(REG_GBC_APB_CLK_DIV, 8, 11)
    #define  RST_GBC_APB2_CLK_DIV()                               OP_FLD_WR(REG_GBC_APB_CLK_DIV, 8, 11, 0x0)

    //Field: GBC_RATE_PHY0_DIV
    #define  FLD_LSB_GBC_RATE_PHY0_DIV()                          (16)
    #define  FLD_MSB_GBC_RATE_PHY0_DIV()                          (19)
    #define  FLD_MASK_GBC_RATE_PHY0_DIV()                         (FLD_MASK(16, 19))
    #define  FLD_MWD_GBC_RATE_PHY0_DIV(v)                         (FLD_MWD(16, 19, v))
    #define  FLD_MRD_GBC_RATE_PHY0_DIV(v)                         (FLD_MRD(16, 19, v))
    #define  SET_GBC_RATE_PHY0_DIV(v)                             OP_FLD_WR(REG_GBC_APB_CLK_DIV, 16, 19, v)
    #define  GET_GBC_RATE_PHY0_DIV()                              OP_FLD_RD(REG_GBC_APB_CLK_DIV, 16, 19)
    #define  RST_GBC_RATE_PHY0_DIV()                              OP_FLD_WR(REG_GBC_APB_CLK_DIV, 16, 19, 0xf)

    //Field: GBC_RATE_PHY1_DIV
    #define  FLD_LSB_GBC_RATE_PHY1_DIV()                          (20)
    #define  FLD_MSB_GBC_RATE_PHY1_DIV()                          (23)
    #define  FLD_MASK_GBC_RATE_PHY1_DIV()                         (FLD_MASK(20, 23))
    #define  FLD_MWD_GBC_RATE_PHY1_DIV(v)                         (FLD_MWD(20, 23, v))
    #define  FLD_MRD_GBC_RATE_PHY1_DIV(v)                         (FLD_MRD(20, 23, v))
    #define  SET_GBC_RATE_PHY1_DIV(v)                             OP_FLD_WR(REG_GBC_APB_CLK_DIV, 20, 23, v)
    #define  GET_GBC_RATE_PHY1_DIV()                              OP_FLD_RD(REG_GBC_APB_CLK_DIV, 20, 23)
    #define  RST_GBC_RATE_PHY1_DIV()                              OP_FLD_WR(REG_GBC_APB_CLK_DIV, 20, 23, 0xf)

    //Field: GBC_RATE_PHY2_DIV
    #define  FLD_LSB_GBC_RATE_PHY2_DIV()                          (24)
    #define  FLD_MSB_GBC_RATE_PHY2_DIV()                          (27)
    #define  FLD_MASK_GBC_RATE_PHY2_DIV()                         (FLD_MASK(24, 27))
    #define  FLD_MWD_GBC_RATE_PHY2_DIV(v)                         (FLD_MWD(24, 27, v))
    #define  FLD_MRD_GBC_RATE_PHY2_DIV(v)                         (FLD_MRD(24, 27, v))
    #define  SET_GBC_RATE_PHY2_DIV(v)                             OP_FLD_WR(REG_GBC_APB_CLK_DIV, 24, 27, v)
    #define  GET_GBC_RATE_PHY2_DIV()                              OP_FLD_RD(REG_GBC_APB_CLK_DIV, 24, 27)
    #define  RST_GBC_RATE_PHY2_DIV()                              OP_FLD_WR(REG_GBC_APB_CLK_DIV, 24, 27, 0xf)

    //Write-Register Using Field-Name
    #define  WRF_GBC_APB_CLK_DIV(APB0_CLK_DIV,APB1_CLK_DIV,APB2_CLK_DIV,RATE_PHY0_DIV,RATE_PHY1_DIV,RATE_PHY2_DIV) \
                (WR_GBC_APB_CLK_DIV( \
                  (FLD_MWD_GBC_APB0_CLK_DIV(APB0_CLK_DIV))                             | \
                  (FLD_MWD_GBC_APB1_CLK_DIV(APB1_CLK_DIV))                             | \
                  (FLD_MWD_GBC_APB2_CLK_DIV(APB2_CLK_DIV))                             | \
                  (FLD_MWD_GBC_RATE_PHY0_DIV(RATE_PHY0_DIV))                           | \
                  (FLD_MWD_GBC_RATE_PHY1_DIV(RATE_PHY1_DIV))                           | \
                  (FLD_MWD_GBC_RATE_PHY2_DIV(RATE_PHY2_DIV))                             \
                ))


#define  REG_GBC_CLK_GATE                                         (REG_BASE_GBC + 0x1c)
    //Read/Write-Register Using Address
    #define  RD_GBC_CLK_GATE()                                    (REG32(REG_GBC_CLK_GATE))
    #define  WR_GBC_CLK_GATE(v)                                   (REG32(REG_GBC_CLK_GATE) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_GBC_CLK_GATE()                             (0x1FFF)  
    #define  REG_WMASK_GBC_CLK_GATE()                             (0x1FFF)

    //Field: GBC_CLK_EN
    #define  FLD_LSB_GBC_CLK_EN()                                 (0)
    #define  FLD_MSB_GBC_CLK_EN()                                 (12)
    #define  FLD_MASK_GBC_CLK_EN()                                (FLD_MASK(0, 12))
    #define  FLD_MWD_GBC_CLK_EN(v)                                (FLD_MWD(0, 12, v))
    #define  FLD_MRD_GBC_CLK_EN(v)                                (FLD_MRD(0, 12, v))
    #define  SET_GBC_CLK_EN(v)                                    OP_FLD_WR_EXC(REG_GBC_CLK_GATE, 0, 12, v)
    #define  GET_GBC_CLK_EN()                                     OP_FLD_RD(REG_GBC_CLK_GATE, 0, 12)
    #define  RST_GBC_CLK_EN()                                     OP_FLD_WR_EXC(REG_GBC_CLK_GATE, 0, 12, 0x1fff)

    //Write-Register Using Field-Name
    #define  WRF_GBC_CLK_GATE(CLK_EN) \
                (WR_GBC_CLK_GATE( \
                  (FLD_MWD_GBC_CLK_EN(CLK_EN))                                           \
                ))


//------------------------------------
// Interrupt
//------------------------------------
#define  REG_GBC_CINTR_EN                                         (REG_BASE_GBC + 0x20)
    //Read/Write-Register Using Address
    #define  RD_GBC_CINTR_EN()                                    (REG32(REG_GBC_CINTR_EN))
    #define  WR_GBC_CINTR_EN(v)                                   (REG32(REG_GBC_CINTR_EN) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_GBC_CINTR_EN()                             (0x3FF)  
    #define  REG_WMASK_GBC_CINTR_EN()                             (0x3FF)

    //Field: GBC_CIE
    #define  FLD_LSB_GBC_CIE()                                    (0)
    #define  FLD_MSB_GBC_CIE()                                    (9)
    #define  FLD_MASK_GBC_CIE()                                   (FLD_MASK(0, 9))
    #define  FLD_MWD_GBC_CIE(v)                                   (FLD_MWD(0, 9, v))
    #define  FLD_MRD_GBC_CIE(v)                                   (FLD_MRD(0, 9, v))
    #define  SET_GBC_CIE(v)                                       OP_FLD_WR_EXC(REG_GBC_CINTR_EN, 0, 9, v)
    #define  GET_GBC_CIE()                                        OP_FLD_RD(REG_GBC_CINTR_EN, 0, 9)
    #define  RST_GBC_CIE()                                        OP_FLD_WR_EXC(REG_GBC_CINTR_EN, 0, 9, 0x0)

    //Write-Register Using Field-Name
    #define  WRF_GBC_CINTR_EN(CIE) \
                (WR_GBC_CINTR_EN( \
                  (FLD_MWD_GBC_CIE(CIE))                                                 \
                ))


#define  REG_GBC_CINTR_STA                                        (REG_BASE_GBC + 0x24)
    //Read/Write-Register Using Address
    #define  RD_GBC_CINTR_STA()                                   (REG32(REG_GBC_CINTR_STA))
    #define  WR_GBC_CINTR_STA(v)                                  (REG32(REG_GBC_CINTR_STA) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_GBC_CINTR_STA()                            (0x3FF)  
    #define  REG_WMASK_GBC_CINTR_STA()                            (0x0)

    //Field: GBC_CIS
    #define  FLD_LSB_GBC_CIS()                                    (0)
    #define  FLD_MSB_GBC_CIS()                                    (9)
    #define  FLD_MASK_GBC_CIS()                                   (FLD_MASK(0, 9))
    #define  FLD_MWD_GBC_CIS(v)                                   (FLD_MWD(0, 9, v))
    #define  FLD_MRD_GBC_CIS(v)                                   (FLD_MRD(0, 9, v))
    #define  GET_GBC_CIS()                                        OP_FLD_RD(REG_GBC_CINTR_STA, 0, 9)

    //Write-Register Using Field-Name
    #define  WRF_GBC_CINTR_STA(CIS) \
                (WR_GBC_CINTR_STA( \
   \
                ))


#define  REG_GBC_MINTR_EN                                         (REG_BASE_GBC + 0x30)
    //Read/Write-Register Using Address
    #define  RD_GBC_MINTR_EN()                                    (REG32(REG_GBC_MINTR_EN))
    #define  WR_GBC_MINTR_EN(v)                                   (REG32(REG_GBC_MINTR_EN) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_GBC_MINTR_EN()                             (0x3FFFFFF)  
    #define  REG_WMASK_GBC_MINTR_EN()                             (0x3FFFFFF)

    //Field: GBC_MIE_PMD_PHY
    #define  FLD_LSB_GBC_MIE_PMD_PHY()                            (0)
    #define  FLD_MSB_GBC_MIE_PMD_PHY()                            (0)
    #define  FLD_MASK_GBC_MIE_PMD_PHY()                           (FLD_MASK(0, 0))
    #define  FLD_MWD_GBC_MIE_PMD_PHY(v)                           (FLD_MWD(0, 0, v))
    #define  FLD_MRD_GBC_MIE_PMD_PHY(v)                           (FLD_MRD(0, 0, v))
    #define  SET_GBC_MIE_PMD_PHY(v)                               OP_FLD_WR(REG_GBC_MINTR_EN, 0, 0, v)
    #define  GET_GBC_MIE_PMD_PHY()                                OP_FLD_RD(REG_GBC_MINTR_EN, 0, 0)
    #define  RST_GBC_MIE_PMD_PHY()                                OP_FLD_WR(REG_GBC_MINTR_EN, 0, 0, 0x0)

    //Field: GBC_MIE_TICK
    #define  FLD_LSB_GBC_MIE_TICK()                               (1)
    #define  FLD_MSB_GBC_MIE_TICK()                               (1)
    #define  FLD_MASK_GBC_MIE_TICK()                              (FLD_MASK(1, 1))
    #define  FLD_MWD_GBC_MIE_TICK(v)                              (FLD_MWD(1, 1, v))
    #define  FLD_MRD_GBC_MIE_TICK(v)                              (FLD_MRD(1, 1, v))
    #define  SET_GBC_MIE_TICK(v)                                  OP_FLD_WR(REG_GBC_MINTR_EN, 1, 1, v)
    #define  GET_GBC_MIE_TICK()                                   OP_FLD_RD(REG_GBC_MINTR_EN, 1, 1)
    #define  RST_GBC_MIE_TICK()                                   OP_FLD_WR(REG_GBC_MINTR_EN, 1, 1, 0x0)

    //Field: GBC_MIE_PMD_ERR
    #define  FLD_LSB_GBC_MIE_PMD_ERR()                            (2)
    #define  FLD_MSB_GBC_MIE_PMD_ERR()                            (2)
    #define  FLD_MASK_GBC_MIE_PMD_ERR()                           (FLD_MASK(2, 2))
    #define  FLD_MWD_GBC_MIE_PMD_ERR(v)                           (FLD_MWD(2, 2, v))
    #define  FLD_MRD_GBC_MIE_PMD_ERR(v)                           (FLD_MRD(2, 2, v))
    #define  SET_GBC_MIE_PMD_ERR(v)                               OP_FLD_WR(REG_GBC_MINTR_EN, 2, 2, v)
    #define  GET_GBC_MIE_PMD_ERR()                                OP_FLD_RD(REG_GBC_MINTR_EN, 2, 2)
    #define  RST_GBC_MIE_PMD_ERR()                                OP_FLD_WR(REG_GBC_MINTR_EN, 2, 2, 0x0)

    //Field: GBC_MIE_PMA_HDR
    #define  FLD_LSB_GBC_MIE_PMA_HDR()                            (3)
    #define  FLD_MSB_GBC_MIE_PMA_HDR()                            (3)
    #define  FLD_MASK_GBC_MIE_PMA_HDR()                           (FLD_MASK(3, 3))
    #define  FLD_MWD_GBC_MIE_PMA_HDR(v)                           (FLD_MWD(3, 3, v))
    #define  FLD_MRD_GBC_MIE_PMA_HDR(v)                           (FLD_MRD(3, 3, v))
    #define  SET_GBC_MIE_PMA_HDR(v)                               OP_FLD_WR(REG_GBC_MINTR_EN, 3, 3, v)
    #define  GET_GBC_MIE_PMA_HDR()                                OP_FLD_RD(REG_GBC_MINTR_EN, 3, 3)
    #define  RST_GBC_MIE_PMA_HDR()                                OP_FLD_WR(REG_GBC_MINTR_EN, 3, 3, 0x0)

    //Field: GBC_MIE_PMA_ERR
    #define  FLD_LSB_GBC_MIE_PMA_ERR()                            (4)
    #define  FLD_MSB_GBC_MIE_PMA_ERR()                            (4)
    #define  FLD_MASK_GBC_MIE_PMA_ERR()                           (FLD_MASK(4, 4))
    #define  FLD_MWD_GBC_MIE_PMA_ERR(v)                           (FLD_MWD(4, 4, v))
    #define  FLD_MRD_GBC_MIE_PMA_ERR(v)                           (FLD_MRD(4, 4, v))
    #define  SET_GBC_MIE_PMA_ERR(v)                               OP_FLD_WR(REG_GBC_MINTR_EN, 4, 4, v)
    #define  GET_GBC_MIE_PMA_ERR()                                OP_FLD_RD(REG_GBC_MINTR_EN, 4, 4)
    #define  RST_GBC_MIE_PMA_ERR()                                OP_FLD_WR(REG_GBC_MINTR_EN, 4, 4, 0x0)

    //Field: GBC_MIE_MC
    #define  FLD_LSB_GBC_MIE_MC()                                 (5)
    #define  FLD_MSB_GBC_MIE_MC()                                 (5)
    #define  FLD_MASK_GBC_MIE_MC()                                (FLD_MASK(5, 5))
    #define  FLD_MWD_GBC_MIE_MC(v)                                (FLD_MWD(5, 5, v))
    #define  FLD_MRD_GBC_MIE_MC(v)                                (FLD_MRD(5, 5, v))
    #define  SET_GBC_MIE_MC(v)                                    OP_FLD_WR(REG_GBC_MINTR_EN, 5, 5, v)
    #define  GET_GBC_MIE_MC()                                     OP_FLD_RD(REG_GBC_MINTR_EN, 5, 5)
    #define  RST_GBC_MIE_MC()                                     OP_FLD_WR(REG_GBC_MINTR_EN, 5, 5, 0x0)

    //Field: GBC_MIE_SPI
    #define  FLD_LSB_GBC_MIE_SPI()                                (6)
    #define  FLD_MSB_GBC_MIE_SPI()                                (6)
    #define  FLD_MASK_GBC_MIE_SPI()                               (FLD_MASK(6, 6))
    #define  FLD_MWD_GBC_MIE_SPI(v)                               (FLD_MWD(6, 6, v))
    #define  FLD_MRD_GBC_MIE_SPI(v)                               (FLD_MRD(6, 6, v))
    #define  SET_GBC_MIE_SPI(v)                                   OP_FLD_WR(REG_GBC_MINTR_EN, 6, 6, v)
    #define  GET_GBC_MIE_SPI()                                    OP_FLD_RD(REG_GBC_MINTR_EN, 6, 6)
    #define  RST_GBC_MIE_SPI()                                    OP_FLD_WR(REG_GBC_MINTR_EN, 6, 6, 0x0)

    //Field: GBC_MIE_GPIO_EXT
    #define  FLD_LSB_GBC_MIE_GPIO_EXT()                           (7)
    #define  FLD_MSB_GBC_MIE_GPIO_EXT()                           (7)
    #define  FLD_MASK_GBC_MIE_GPIO_EXT()                          (FLD_MASK(7, 7))
    #define  FLD_MWD_GBC_MIE_GPIO_EXT(v)                          (FLD_MWD(7, 7, v))
    #define  FLD_MRD_GBC_MIE_GPIO_EXT(v)                          (FLD_MRD(7, 7, v))
    #define  SET_GBC_MIE_GPIO_EXT(v)                              OP_FLD_WR(REG_GBC_MINTR_EN, 7, 7, v)
    #define  GET_GBC_MIE_GPIO_EXT()                               OP_FLD_RD(REG_GBC_MINTR_EN, 7, 7)
    #define  RST_GBC_MIE_GPIO_EXT()                               OP_FLD_WR(REG_GBC_MINTR_EN, 7, 7, 0x0)

    //Field: GBC_MIE_UART0
    #define  FLD_LSB_GBC_MIE_UART0()                              (8)
    #define  FLD_MSB_GBC_MIE_UART0()                              (8)
    #define  FLD_MASK_GBC_MIE_UART0()                             (FLD_MASK(8, 8))
    #define  FLD_MWD_GBC_MIE_UART0(v)                             (FLD_MWD(8, 8, v))
    #define  FLD_MRD_GBC_MIE_UART0(v)                             (FLD_MRD(8, 8, v))
    #define  SET_GBC_MIE_UART0(v)                                 OP_FLD_WR(REG_GBC_MINTR_EN, 8, 8, v)
    #define  GET_GBC_MIE_UART0()                                  OP_FLD_RD(REG_GBC_MINTR_EN, 8, 8)
    #define  RST_GBC_MIE_UART0()                                  OP_FLD_WR(REG_GBC_MINTR_EN, 8, 8, 0x0)

    //Field: GBC_MIE_SDMA_CH0
    #define  FLD_LSB_GBC_MIE_SDMA_CH0()                           (9)
    #define  FLD_MSB_GBC_MIE_SDMA_CH0()                           (9)
    #define  FLD_MASK_GBC_MIE_SDMA_CH0()                          (FLD_MASK(9, 9))
    #define  FLD_MWD_GBC_MIE_SDMA_CH0(v)                          (FLD_MWD(9, 9, v))
    #define  FLD_MRD_GBC_MIE_SDMA_CH0(v)                          (FLD_MRD(9, 9, v))
    #define  SET_GBC_MIE_SDMA_CH0(v)                              OP_FLD_WR(REG_GBC_MINTR_EN, 9, 9, v)
    #define  GET_GBC_MIE_SDMA_CH0()                               OP_FLD_RD(REG_GBC_MINTR_EN, 9, 9)
    #define  RST_GBC_MIE_SDMA_CH0()                               OP_FLD_WR(REG_GBC_MINTR_EN, 9, 9, 0x0)

    //Field: GBC_MIE_SDMA_CH1
    #define  FLD_LSB_GBC_MIE_SDMA_CH1()                           (10)
    #define  FLD_MSB_GBC_MIE_SDMA_CH1()                           (10)
    #define  FLD_MASK_GBC_MIE_SDMA_CH1()                          (FLD_MASK(10, 10))
    #define  FLD_MWD_GBC_MIE_SDMA_CH1(v)                          (FLD_MWD(10, 10, v))
    #define  FLD_MRD_GBC_MIE_SDMA_CH1(v)                          (FLD_MRD(10, 10, v))
    #define  SET_GBC_MIE_SDMA_CH1(v)                              OP_FLD_WR(REG_GBC_MINTR_EN, 10, 10, v)
    #define  GET_GBC_MIE_SDMA_CH1()                               OP_FLD_RD(REG_GBC_MINTR_EN, 10, 10)
    #define  RST_GBC_MIE_SDMA_CH1()                               OP_FLD_WR(REG_GBC_MINTR_EN, 10, 10, 0x0)

    //Field: GBC_MIE_SDMA_CH2
    #define  FLD_LSB_GBC_MIE_SDMA_CH2()                           (11)
    #define  FLD_MSB_GBC_MIE_SDMA_CH2()                           (11)
    #define  FLD_MASK_GBC_MIE_SDMA_CH2()                          (FLD_MASK(11, 11))
    #define  FLD_MWD_GBC_MIE_SDMA_CH2(v)                          (FLD_MWD(11, 11, v))
    #define  FLD_MRD_GBC_MIE_SDMA_CH2(v)                          (FLD_MRD(11, 11, v))
    #define  SET_GBC_MIE_SDMA_CH2(v)                              OP_FLD_WR(REG_GBC_MINTR_EN, 11, 11, v)
    #define  GET_GBC_MIE_SDMA_CH2()                               OP_FLD_RD(REG_GBC_MINTR_EN, 11, 11)
    #define  RST_GBC_MIE_SDMA_CH2()                               OP_FLD_WR(REG_GBC_MINTR_EN, 11, 11, 0x0)

    //Field: GBC_MIE_SDMA_CH3
    #define  FLD_LSB_GBC_MIE_SDMA_CH3()                           (12)
    #define  FLD_MSB_GBC_MIE_SDMA_CH3()                           (12)
    #define  FLD_MASK_GBC_MIE_SDMA_CH3()                          (FLD_MASK(12, 12))
    #define  FLD_MWD_GBC_MIE_SDMA_CH3(v)                          (FLD_MWD(12, 12, v))
    #define  FLD_MRD_GBC_MIE_SDMA_CH3(v)                          (FLD_MRD(12, 12, v))
    #define  SET_GBC_MIE_SDMA_CH3(v)                              OP_FLD_WR(REG_GBC_MINTR_EN, 12, 12, v)
    #define  GET_GBC_MIE_SDMA_CH3()                               OP_FLD_RD(REG_GBC_MINTR_EN, 12, 12)
    #define  RST_GBC_MIE_SDMA_CH3()                               OP_FLD_WR(REG_GBC_MINTR_EN, 12, 12, 0x0)

    //Field: GBC_MIE_SDMA_CH4
    #define  FLD_LSB_GBC_MIE_SDMA_CH4()                           (13)
    #define  FLD_MSB_GBC_MIE_SDMA_CH4()                           (13)
    #define  FLD_MASK_GBC_MIE_SDMA_CH4()                          (FLD_MASK(13, 13))
    #define  FLD_MWD_GBC_MIE_SDMA_CH4(v)                          (FLD_MWD(13, 13, v))
    #define  FLD_MRD_GBC_MIE_SDMA_CH4(v)                          (FLD_MRD(13, 13, v))
    #define  SET_GBC_MIE_SDMA_CH4(v)                              OP_FLD_WR(REG_GBC_MINTR_EN, 13, 13, v)
    #define  GET_GBC_MIE_SDMA_CH4()                               OP_FLD_RD(REG_GBC_MINTR_EN, 13, 13)
    #define  RST_GBC_MIE_SDMA_CH4()                               OP_FLD_WR(REG_GBC_MINTR_EN, 13, 13, 0x0)

    //Field: GBC_MIE_SDMA_CH5
    #define  FLD_LSB_GBC_MIE_SDMA_CH5()                           (14)
    #define  FLD_MSB_GBC_MIE_SDMA_CH5()                           (14)
    #define  FLD_MASK_GBC_MIE_SDMA_CH5()                          (FLD_MASK(14, 14))
    #define  FLD_MWD_GBC_MIE_SDMA_CH5(v)                          (FLD_MWD(14, 14, v))
    #define  FLD_MRD_GBC_MIE_SDMA_CH5(v)                          (FLD_MRD(14, 14, v))
    #define  SET_GBC_MIE_SDMA_CH5(v)                              OP_FLD_WR(REG_GBC_MINTR_EN, 14, 14, v)
    #define  GET_GBC_MIE_SDMA_CH5()                               OP_FLD_RD(REG_GBC_MINTR_EN, 14, 14)
    #define  RST_GBC_MIE_SDMA_CH5()                               OP_FLD_WR(REG_GBC_MINTR_EN, 14, 14, 0x0)

    //Field: GBC_MIE_SDMA_CH6
    #define  FLD_LSB_GBC_MIE_SDMA_CH6()                           (15)
    #define  FLD_MSB_GBC_MIE_SDMA_CH6()                           (15)
    #define  FLD_MASK_GBC_MIE_SDMA_CH6()                          (FLD_MASK(15, 15))
    #define  FLD_MWD_GBC_MIE_SDMA_CH6(v)                          (FLD_MWD(15, 15, v))
    #define  FLD_MRD_GBC_MIE_SDMA_CH6(v)                          (FLD_MRD(15, 15, v))
    #define  SET_GBC_MIE_SDMA_CH6(v)                              OP_FLD_WR(REG_GBC_MINTR_EN, 15, 15, v)
    #define  GET_GBC_MIE_SDMA_CH6()                               OP_FLD_RD(REG_GBC_MINTR_EN, 15, 15)
    #define  RST_GBC_MIE_SDMA_CH6()                               OP_FLD_WR(REG_GBC_MINTR_EN, 15, 15, 0x0)

    //Field: GBC_MIE_SDMA_CH7
    #define  FLD_LSB_GBC_MIE_SDMA_CH7()                           (16)
    #define  FLD_MSB_GBC_MIE_SDMA_CH7()                           (16)
    #define  FLD_MASK_GBC_MIE_SDMA_CH7()                          (FLD_MASK(16, 16))
    #define  FLD_MWD_GBC_MIE_SDMA_CH7(v)                          (FLD_MWD(16, 16, v))
    #define  FLD_MRD_GBC_MIE_SDMA_CH7(v)                          (FLD_MRD(16, 16, v))
    #define  SET_GBC_MIE_SDMA_CH7(v)                              OP_FLD_WR(REG_GBC_MINTR_EN, 16, 16, v)
    #define  GET_GBC_MIE_SDMA_CH7()                               OP_FLD_RD(REG_GBC_MINTR_EN, 16, 16)
    #define  RST_GBC_MIE_SDMA_CH7()                               OP_FLD_WR(REG_GBC_MINTR_EN, 16, 16, 0x0)

    //Field: GBC_MIE_I2C
    #define  FLD_LSB_GBC_MIE_I2C()                                (17)
    #define  FLD_MSB_GBC_MIE_I2C()                                (17)
    #define  FLD_MASK_GBC_MIE_I2C()                               (FLD_MASK(17, 17))
    #define  FLD_MWD_GBC_MIE_I2C(v)                               (FLD_MWD(17, 17, v))
    #define  FLD_MRD_GBC_MIE_I2C(v)                               (FLD_MRD(17, 17, v))
    #define  SET_GBC_MIE_I2C(v)                                   OP_FLD_WR(REG_GBC_MINTR_EN, 17, 17, v)
    #define  GET_GBC_MIE_I2C()                                    OP_FLD_RD(REG_GBC_MINTR_EN, 17, 17)
    #define  RST_GBC_MIE_I2C()                                    OP_FLD_WR(REG_GBC_MINTR_EN, 17, 17, 0x0)

    //Field: GBC_MIE_GE
    #define  FLD_LSB_GBC_MIE_GE()                                 (18)
    #define  FLD_MSB_GBC_MIE_GE()                                 (18)
    #define  FLD_MASK_GBC_MIE_GE()                                (FLD_MASK(18, 18))
    #define  FLD_MWD_GBC_MIE_GE(v)                                (FLD_MWD(18, 18, v))
    #define  FLD_MRD_GBC_MIE_GE(v)                                (FLD_MRD(18, 18, v))
    #define  SET_GBC_MIE_GE(v)                                    OP_FLD_WR(REG_GBC_MINTR_EN, 18, 18, v)
    #define  GET_GBC_MIE_GE()                                     OP_FLD_RD(REG_GBC_MINTR_EN, 18, 18)
    #define  RST_GBC_MIE_GE()                                     OP_FLD_WR(REG_GBC_MINTR_EN, 18, 18, 0x0)

    //Field: GBC_MIE_MDIO_MGDI
    #define  FLD_LSB_GBC_MIE_MDIO_MGDI()                          (19)
    #define  FLD_MSB_GBC_MIE_MDIO_MGDI()                          (19)
    #define  FLD_MASK_GBC_MIE_MDIO_MGDI()                         (FLD_MASK(19, 19))
    #define  FLD_MWD_GBC_MIE_MDIO_MGDI(v)                         (FLD_MWD(19, 19, v))
    #define  FLD_MRD_GBC_MIE_MDIO_MGDI(v)                         (FLD_MRD(19, 19, v))
    #define  SET_GBC_MIE_MDIO_MGDI(v)                             OP_FLD_WR(REG_GBC_MINTR_EN, 19, 19, v)
    #define  GET_GBC_MIE_MDIO_MGDI()                              OP_FLD_RD(REG_GBC_MINTR_EN, 19, 19)
    #define  RST_GBC_MIE_MDIO_MGDI()                              OP_FLD_WR(REG_GBC_MINTR_EN, 19, 19, 0x0)

    //Field: GBC_MIE_UART1
    #define  FLD_LSB_GBC_MIE_UART1()                              (20)
    #define  FLD_MSB_GBC_MIE_UART1()                              (20)
    #define  FLD_MASK_GBC_MIE_UART1()                             (FLD_MASK(20, 20))
    #define  FLD_MWD_GBC_MIE_UART1(v)                             (FLD_MWD(20, 20, v))
    #define  FLD_MRD_GBC_MIE_UART1(v)                             (FLD_MRD(20, 20, v))
    #define  SET_GBC_MIE_UART1(v)                                 OP_FLD_WR(REG_GBC_MINTR_EN, 20, 20, v)
    #define  GET_GBC_MIE_UART1()                                  OP_FLD_RD(REG_GBC_MINTR_EN, 20, 20)
    #define  RST_GBC_MIE_UART1()                                  OP_FLD_WR(REG_GBC_MINTR_EN, 20, 20, 0x0)

    //Field: GBC_MIE_UART2
    #define  FLD_LSB_GBC_MIE_UART2()                              (21)
    #define  FLD_MSB_GBC_MIE_UART2()                              (21)
    #define  FLD_MASK_GBC_MIE_UART2()                             (FLD_MASK(21, 21))
    #define  FLD_MWD_GBC_MIE_UART2(v)                             (FLD_MWD(21, 21, v))
    #define  FLD_MRD_GBC_MIE_UART2(v)                             (FLD_MRD(21, 21, v))
    #define  SET_GBC_MIE_UART2(v)                                 OP_FLD_WR(REG_GBC_MINTR_EN, 21, 21, v)
    #define  GET_GBC_MIE_UART2()                                  OP_FLD_RD(REG_GBC_MINTR_EN, 21, 21)
    #define  RST_GBC_MIE_UART2()                                  OP_FLD_WR(REG_GBC_MINTR_EN, 21, 21, 0x0)

    //Field: GBC_MIE_ACU
    #define  FLD_LSB_GBC_MIE_ACU()                                (22)
    #define  FLD_MSB_GBC_MIE_ACU()                                (22)
    #define  FLD_MASK_GBC_MIE_ACU()                               (FLD_MASK(22, 22))
    #define  FLD_MWD_GBC_MIE_ACU(v)                               (FLD_MWD(22, 22, v))
    #define  FLD_MRD_GBC_MIE_ACU(v)                               (FLD_MRD(22, 22, v))
    #define  SET_GBC_MIE_ACU(v)                                   OP_FLD_WR(REG_GBC_MINTR_EN, 22, 22, v)
    #define  GET_GBC_MIE_ACU()                                    OP_FLD_RD(REG_GBC_MINTR_EN, 22, 22)
    #define  RST_GBC_MIE_ACU()                                    OP_FLD_WR(REG_GBC_MINTR_EN, 22, 22, 0x0)

    //Field: GBC_MIE_PMA_PMI
    #define  FLD_LSB_GBC_MIE_PMA_PMI()                            (23)
    #define  FLD_MSB_GBC_MIE_PMA_PMI()                            (23)
    #define  FLD_MASK_GBC_MIE_PMA_PMI()                           (FLD_MASK(23, 23))
    #define  FLD_MWD_GBC_MIE_PMA_PMI(v)                           (FLD_MWD(23, 23, v))
    #define  FLD_MRD_GBC_MIE_PMA_PMI(v)                           (FLD_MRD(23, 23, v))
    #define  SET_GBC_MIE_PMA_PMI(v)                               OP_FLD_WR(REG_GBC_MINTR_EN, 23, 23, v)
    #define  GET_GBC_MIE_PMA_PMI()                                OP_FLD_RD(REG_GBC_MINTR_EN, 23, 23)
    #define  RST_GBC_MIE_PMA_PMI()                                OP_FLD_WR(REG_GBC_MINTR_EN, 23, 23, 0x0)

    //Field: GBC_MIE_GE_GEI
    #define  FLD_LSB_GBC_MIE_GE_GEI()                             (24)
    #define  FLD_MSB_GBC_MIE_GE_GEI()                             (24)
    #define  FLD_MASK_GBC_MIE_GE_GEI()                            (FLD_MASK(24, 24))
    #define  FLD_MWD_GBC_MIE_GE_GEI(v)                            (FLD_MWD(24, 24, v))
    #define  FLD_MRD_GBC_MIE_GE_GEI(v)                            (FLD_MRD(24, 24, v))
    #define  SET_GBC_MIE_GE_GEI(v)                                OP_FLD_WR(REG_GBC_MINTR_EN, 24, 24, v)
    #define  GET_GBC_MIE_GE_GEI()                                 OP_FLD_RD(REG_GBC_MINTR_EN, 24, 24)
    #define  RST_GBC_MIE_GE_GEI()                                 OP_FLD_WR(REG_GBC_MINTR_EN, 24, 24, 0x0)

    //Field: GBC_MIE_ESTMR
    #define  FLD_LSB_GBC_MIE_ESTMR()                              (25)
    #define  FLD_MSB_GBC_MIE_ESTMR()                              (25)
    #define  FLD_MASK_GBC_MIE_ESTMR()                             (FLD_MASK(25, 25))
    #define  FLD_MWD_GBC_MIE_ESTMR(v)                             (FLD_MWD(25, 25, v))
    #define  FLD_MRD_GBC_MIE_ESTMR(v)                             (FLD_MRD(25, 25, v))
    #define  SET_GBC_MIE_ESTMR(v)                                 OP_FLD_WR(REG_GBC_MINTR_EN, 25, 25, v)
    #define  GET_GBC_MIE_ESTMR()                                  OP_FLD_RD(REG_GBC_MINTR_EN, 25, 25)
    #define  RST_GBC_MIE_ESTMR()                                  OP_FLD_WR(REG_GBC_MINTR_EN, 25, 25, 0x0)

    //Write-Register Using Field-Name
    #define  WRF_GBC_MINTR_EN(MIE_PMD_PHY,MIE_TICK,MIE_PMD_ERR,MIE_PMA_HDR,MIE_PMA_ERR,MIE_MC,MIE_SPI,MIE_GPIO_EXT,MIE_UART0,MIE_SDMA_CH0,MIE_SDMA_CH1,MIE_SDMA_CH2,MIE_SDMA_CH3,MIE_SDMA_CH4,MIE_SDMA_CH5,MIE_SDMA_CH6,MIE_SDMA_CH7,MIE_I2C,MIE_GE,MIE_MDIO_MGDI,MIE_UART1,MIE_UART2,MIE_ACU,MIE_PMA_PMI,MIE_GE_GEI,MIE_ESTMR) \
                (WR_GBC_MINTR_EN( \
                  (FLD_MWD_GBC_MIE_PMD_PHY(MIE_PMD_PHY))                               | \
                  (FLD_MWD_GBC_MIE_TICK(MIE_TICK))                                     | \
                  (FLD_MWD_GBC_MIE_PMD_ERR(MIE_PMD_ERR))                               | \
                  (FLD_MWD_GBC_MIE_PMA_HDR(MIE_PMA_HDR))                               | \
                  (FLD_MWD_GBC_MIE_PMA_ERR(MIE_PMA_ERR))                               | \
                  (FLD_MWD_GBC_MIE_MC(MIE_MC))                                         | \
                  (FLD_MWD_GBC_MIE_SPI(MIE_SPI))                                       | \
                  (FLD_MWD_GBC_MIE_GPIO_EXT(MIE_GPIO_EXT))                             | \
                  (FLD_MWD_GBC_MIE_UART0(MIE_UART0))                                   | \
                  (FLD_MWD_GBC_MIE_SDMA_CH0(MIE_SDMA_CH0))                             | \
                  (FLD_MWD_GBC_MIE_SDMA_CH1(MIE_SDMA_CH1))                             | \
                  (FLD_MWD_GBC_MIE_SDMA_CH2(MIE_SDMA_CH2))                             | \
                  (FLD_MWD_GBC_MIE_SDMA_CH3(MIE_SDMA_CH3))                             | \
                  (FLD_MWD_GBC_MIE_SDMA_CH4(MIE_SDMA_CH4))                             | \
                  (FLD_MWD_GBC_MIE_SDMA_CH5(MIE_SDMA_CH5))                             | \
                  (FLD_MWD_GBC_MIE_SDMA_CH6(MIE_SDMA_CH6))                             | \
                  (FLD_MWD_GBC_MIE_SDMA_CH7(MIE_SDMA_CH7))                             | \
                  (FLD_MWD_GBC_MIE_I2C(MIE_I2C))                                       | \
                  (FLD_MWD_GBC_MIE_GE(MIE_GE))                                         | \
                  (FLD_MWD_GBC_MIE_MDIO_MGDI(MIE_MDIO_MGDI))                           | \
                  (FLD_MWD_GBC_MIE_UART1(MIE_UART1))                                   | \
                  (FLD_MWD_GBC_MIE_UART2(MIE_UART2))                                   | \
                  (FLD_MWD_GBC_MIE_ACU(MIE_ACU))                                       | \
                  (FLD_MWD_GBC_MIE_PMA_PMI(MIE_PMA_PMI))                               | \
                  (FLD_MWD_GBC_MIE_GE_GEI(MIE_GE_GEI))                                 | \
                  (FLD_MWD_GBC_MIE_ESTMR(MIE_ESTMR))                                     \
                ))


#define  REG_GBC_MINTR_STA                                        (REG_BASE_GBC + 0x34)
    //Read/Write-Register Using Address
    #define  RD_GBC_MINTR_STA()                                   (REG32(REG_GBC_MINTR_STA))
    #define  WR_GBC_MINTR_STA(v)                                  (REG32(REG_GBC_MINTR_STA) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_GBC_MINTR_STA()                            (0x3FFFFFF)  
    #define  REG_WMASK_GBC_MINTR_STA()                            (0x0)

    //Field: GBC_MIS_PMD_PHY
    #define  FLD_LSB_GBC_MIS_PMD_PHY()                            (0)
    #define  FLD_MSB_GBC_MIS_PMD_PHY()                            (0)
    #define  FLD_MASK_GBC_MIS_PMD_PHY()                           (FLD_MASK(0, 0))
    #define  FLD_MWD_GBC_MIS_PMD_PHY(v)                           (FLD_MWD(0, 0, v))
    #define  FLD_MRD_GBC_MIS_PMD_PHY(v)                           (FLD_MRD(0, 0, v))
    #define  GET_GBC_MIS_PMD_PHY()                                OP_FLD_RD(REG_GBC_MINTR_STA, 0, 0)

    //Field: GBC_MIS_TICK
    #define  FLD_LSB_GBC_MIS_TICK()                               (1)
    #define  FLD_MSB_GBC_MIS_TICK()                               (1)
    #define  FLD_MASK_GBC_MIS_TICK()                              (FLD_MASK(1, 1))
    #define  FLD_MWD_GBC_MIS_TICK(v)                              (FLD_MWD(1, 1, v))
    #define  FLD_MRD_GBC_MIS_TICK(v)                              (FLD_MRD(1, 1, v))
    #define  GET_GBC_MIS_TICK()                                   OP_FLD_RD(REG_GBC_MINTR_STA, 1, 1)

    //Field: GBC_MIS_PMD_ERR
    #define  FLD_LSB_GBC_MIS_PMD_ERR()                            (2)
    #define  FLD_MSB_GBC_MIS_PMD_ERR()                            (2)
    #define  FLD_MASK_GBC_MIS_PMD_ERR()                           (FLD_MASK(2, 2))
    #define  FLD_MWD_GBC_MIS_PMD_ERR(v)                           (FLD_MWD(2, 2, v))
    #define  FLD_MRD_GBC_MIS_PMD_ERR(v)                           (FLD_MRD(2, 2, v))
    #define  GET_GBC_MIS_PMD_ERR()                                OP_FLD_RD(REG_GBC_MINTR_STA, 2, 2)

    //Field: GBC_MIS_PMA_HDR
    #define  FLD_LSB_GBC_MIS_PMA_HDR()                            (3)
    #define  FLD_MSB_GBC_MIS_PMA_HDR()                            (3)
    #define  FLD_MASK_GBC_MIS_PMA_HDR()                           (FLD_MASK(3, 3))
    #define  FLD_MWD_GBC_MIS_PMA_HDR(v)                           (FLD_MWD(3, 3, v))
    #define  FLD_MRD_GBC_MIS_PMA_HDR(v)                           (FLD_MRD(3, 3, v))
    #define  GET_GBC_MIS_PMA_HDR()                                OP_FLD_RD(REG_GBC_MINTR_STA, 3, 3)

    //Field: GBC_MIS_PMA_ERR
    #define  FLD_LSB_GBC_MIS_PMA_ERR()                            (4)
    #define  FLD_MSB_GBC_MIS_PMA_ERR()                            (4)
    #define  FLD_MASK_GBC_MIS_PMA_ERR()                           (FLD_MASK(4, 4))
    #define  FLD_MWD_GBC_MIS_PMA_ERR(v)                           (FLD_MWD(4, 4, v))
    #define  FLD_MRD_GBC_MIS_PMA_ERR(v)                           (FLD_MRD(4, 4, v))
    #define  GET_GBC_MIS_PMA_ERR()                                OP_FLD_RD(REG_GBC_MINTR_STA, 4, 4)

    //Field: GBC_MIS_MC
    #define  FLD_LSB_GBC_MIS_MC()                                 (5)
    #define  FLD_MSB_GBC_MIS_MC()                                 (5)
    #define  FLD_MASK_GBC_MIS_MC()                                (FLD_MASK(5, 5))
    #define  FLD_MWD_GBC_MIS_MC(v)                                (FLD_MWD(5, 5, v))
    #define  FLD_MRD_GBC_MIS_MC(v)                                (FLD_MRD(5, 5, v))
    #define  GET_GBC_MIS_MC()                                     OP_FLD_RD(REG_GBC_MINTR_STA, 5, 5)

    //Field: GBC_MIS_SPI
    #define  FLD_LSB_GBC_MIS_SPI()                                (6)
    #define  FLD_MSB_GBC_MIS_SPI()                                (6)
    #define  FLD_MASK_GBC_MIS_SPI()                               (FLD_MASK(6, 6))
    #define  FLD_MWD_GBC_MIS_SPI(v)                               (FLD_MWD(6, 6, v))
    #define  FLD_MRD_GBC_MIS_SPI(v)                               (FLD_MRD(6, 6, v))
    #define  GET_GBC_MIS_SPI()                                    OP_FLD_RD(REG_GBC_MINTR_STA, 6, 6)

    //Field: GBC_MIS_GPIO_EXT
    #define  FLD_LSB_GBC_MIS_GPIO_EXT()                           (7)
    #define  FLD_MSB_GBC_MIS_GPIO_EXT()                           (7)
    #define  FLD_MASK_GBC_MIS_GPIO_EXT()                          (FLD_MASK(7, 7))
    #define  FLD_MWD_GBC_MIS_GPIO_EXT(v)                          (FLD_MWD(7, 7, v))
    #define  FLD_MRD_GBC_MIS_GPIO_EXT(v)                          (FLD_MRD(7, 7, v))
    #define  GET_GBC_MIS_GPIO_EXT()                               OP_FLD_RD(REG_GBC_MINTR_STA, 7, 7)

    //Field: GBC_MIS_UART0
    #define  FLD_LSB_GBC_MIS_UART0()                              (8)
    #define  FLD_MSB_GBC_MIS_UART0()                              (8)
    #define  FLD_MASK_GBC_MIS_UART0()                             (FLD_MASK(8, 8))
    #define  FLD_MWD_GBC_MIS_UART0(v)                             (FLD_MWD(8, 8, v))
    #define  FLD_MRD_GBC_MIS_UART0(v)                             (FLD_MRD(8, 8, v))
    #define  GET_GBC_MIS_UART0()                                  OP_FLD_RD(REG_GBC_MINTR_STA, 8, 8)

    //Field: GBC_MIS_SDMA_CH0
    #define  FLD_LSB_GBC_MIS_SDMA_CH0()                           (9)
    #define  FLD_MSB_GBC_MIS_SDMA_CH0()                           (9)
    #define  FLD_MASK_GBC_MIS_SDMA_CH0()                          (FLD_MASK(9, 9))
    #define  FLD_MWD_GBC_MIS_SDMA_CH0(v)                          (FLD_MWD(9, 9, v))
    #define  FLD_MRD_GBC_MIS_SDMA_CH0(v)                          (FLD_MRD(9, 9, v))
    #define  GET_GBC_MIS_SDMA_CH0()                               OP_FLD_RD(REG_GBC_MINTR_STA, 9, 9)

    //Field: GBC_MIS_SDMA_CH1
    #define  FLD_LSB_GBC_MIS_SDMA_CH1()                           (10)
    #define  FLD_MSB_GBC_MIS_SDMA_CH1()                           (10)
    #define  FLD_MASK_GBC_MIS_SDMA_CH1()                          (FLD_MASK(10, 10))
    #define  FLD_MWD_GBC_MIS_SDMA_CH1(v)                          (FLD_MWD(10, 10, v))
    #define  FLD_MRD_GBC_MIS_SDMA_CH1(v)                          (FLD_MRD(10, 10, v))
    #define  GET_GBC_MIS_SDMA_CH1()                               OP_FLD_RD(REG_GBC_MINTR_STA, 10, 10)

    //Field: GBC_MIS_SDMA_CH2
    #define  FLD_LSB_GBC_MIS_SDMA_CH2()                           (11)
    #define  FLD_MSB_GBC_MIS_SDMA_CH2()                           (11)
    #define  FLD_MASK_GBC_MIS_SDMA_CH2()                          (FLD_MASK(11, 11))
    #define  FLD_MWD_GBC_MIS_SDMA_CH2(v)                          (FLD_MWD(11, 11, v))
    #define  FLD_MRD_GBC_MIS_SDMA_CH2(v)                          (FLD_MRD(11, 11, v))
    #define  GET_GBC_MIS_SDMA_CH2()                               OP_FLD_RD(REG_GBC_MINTR_STA, 11, 11)

    //Field: GBC_MIS_SDMA_CH3
    #define  FLD_LSB_GBC_MIS_SDMA_CH3()                           (12)
    #define  FLD_MSB_GBC_MIS_SDMA_CH3()                           (12)
    #define  FLD_MASK_GBC_MIS_SDMA_CH3()                          (FLD_MASK(12, 12))
    #define  FLD_MWD_GBC_MIS_SDMA_CH3(v)                          (FLD_MWD(12, 12, v))
    #define  FLD_MRD_GBC_MIS_SDMA_CH3(v)                          (FLD_MRD(12, 12, v))
    #define  GET_GBC_MIS_SDMA_CH3()                               OP_FLD_RD(REG_GBC_MINTR_STA, 12, 12)

    //Field: GBC_MIS_SDMA_CH4
    #define  FLD_LSB_GBC_MIS_SDMA_CH4()                           (13)
    #define  FLD_MSB_GBC_MIS_SDMA_CH4()                           (13)
    #define  FLD_MASK_GBC_MIS_SDMA_CH4()                          (FLD_MASK(13, 13))
    #define  FLD_MWD_GBC_MIS_SDMA_CH4(v)                          (FLD_MWD(13, 13, v))
    #define  FLD_MRD_GBC_MIS_SDMA_CH4(v)                          (FLD_MRD(13, 13, v))
    #define  GET_GBC_MIS_SDMA_CH4()                               OP_FLD_RD(REG_GBC_MINTR_STA, 13, 13)

    //Field: GBC_MIS_SDMA_CH5
    #define  FLD_LSB_GBC_MIS_SDMA_CH5()                           (14)
    #define  FLD_MSB_GBC_MIS_SDMA_CH5()                           (14)
    #define  FLD_MASK_GBC_MIS_SDMA_CH5()                          (FLD_MASK(14, 14))
    #define  FLD_MWD_GBC_MIS_SDMA_CH5(v)                          (FLD_MWD(14, 14, v))
    #define  FLD_MRD_GBC_MIS_SDMA_CH5(v)                          (FLD_MRD(14, 14, v))
    #define  GET_GBC_MIS_SDMA_CH5()                               OP_FLD_RD(REG_GBC_MINTR_STA, 14, 14)

    //Field: GBC_MIS_SDMA_CH6
    #define  FLD_LSB_GBC_MIS_SDMA_CH6()                           (15)
    #define  FLD_MSB_GBC_MIS_SDMA_CH6()                           (15)
    #define  FLD_MASK_GBC_MIS_SDMA_CH6()                          (FLD_MASK(15, 15))
    #define  FLD_MWD_GBC_MIS_SDMA_CH6(v)                          (FLD_MWD(15, 15, v))
    #define  FLD_MRD_GBC_MIS_SDMA_CH6(v)                          (FLD_MRD(15, 15, v))
    #define  GET_GBC_MIS_SDMA_CH6()                               OP_FLD_RD(REG_GBC_MINTR_STA, 15, 15)

    //Field: GBC_MIS_SDMA_CH7
    #define  FLD_LSB_GBC_MIS_SDMA_CH7()                           (16)
    #define  FLD_MSB_GBC_MIS_SDMA_CH7()                           (16)
    #define  FLD_MASK_GBC_MIS_SDMA_CH7()                          (FLD_MASK(16, 16))
    #define  FLD_MWD_GBC_MIS_SDMA_CH7(v)                          (FLD_MWD(16, 16, v))
    #define  FLD_MRD_GBC_MIS_SDMA_CH7(v)                          (FLD_MRD(16, 16, v))
    #define  GET_GBC_MIS_SDMA_CH7()                               OP_FLD_RD(REG_GBC_MINTR_STA, 16, 16)

    //Field: GBC_MIS_I2C
    #define  FLD_LSB_GBC_MIS_I2C()                                (17)
    #define  FLD_MSB_GBC_MIS_I2C()                                (17)
    #define  FLD_MASK_GBC_MIS_I2C()                               (FLD_MASK(17, 17))
    #define  FLD_MWD_GBC_MIS_I2C(v)                               (FLD_MWD(17, 17, v))
    #define  FLD_MRD_GBC_MIS_I2C(v)                               (FLD_MRD(17, 17, v))
    #define  GET_GBC_MIS_I2C()                                    OP_FLD_RD(REG_GBC_MINTR_STA, 17, 17)

    //Field: GBC_MIS_GE
    #define  FLD_LSB_GBC_MIS_GE()                                 (18)
    #define  FLD_MSB_GBC_MIS_GE()                                 (18)
    #define  FLD_MASK_GBC_MIS_GE()                                (FLD_MASK(18, 18))
    #define  FLD_MWD_GBC_MIS_GE(v)                                (FLD_MWD(18, 18, v))
    #define  FLD_MRD_GBC_MIS_GE(v)                                (FLD_MRD(18, 18, v))
    #define  GET_GBC_MIS_GE()                                     OP_FLD_RD(REG_GBC_MINTR_STA, 18, 18)

    //Field: GBC_MIS_MDIO_MGDI
    #define  FLD_LSB_GBC_MIS_MDIO_MGDI()                          (19)
    #define  FLD_MSB_GBC_MIS_MDIO_MGDI()                          (19)
    #define  FLD_MASK_GBC_MIS_MDIO_MGDI()                         (FLD_MASK(19, 19))
    #define  FLD_MWD_GBC_MIS_MDIO_MGDI(v)                         (FLD_MWD(19, 19, v))
    #define  FLD_MRD_GBC_MIS_MDIO_MGDI(v)                         (FLD_MRD(19, 19, v))
    #define  GET_GBC_MIS_MDIO_MGDI()                              OP_FLD_RD(REG_GBC_MINTR_STA, 19, 19)

    //Field: GBC_MIS_UART1
    #define  FLD_LSB_GBC_MIS_UART1()                              (20)
    #define  FLD_MSB_GBC_MIS_UART1()                              (20)
    #define  FLD_MASK_GBC_MIS_UART1()                             (FLD_MASK(20, 20))
    #define  FLD_MWD_GBC_MIS_UART1(v)                             (FLD_MWD(20, 20, v))
    #define  FLD_MRD_GBC_MIS_UART1(v)                             (FLD_MRD(20, 20, v))
    #define  GET_GBC_MIS_UART1()                                  OP_FLD_RD(REG_GBC_MINTR_STA, 20, 20)

    //Field: GBC_MIS_UART2
    #define  FLD_LSB_GBC_MIS_UART2()                              (21)
    #define  FLD_MSB_GBC_MIS_UART2()                              (21)
    #define  FLD_MASK_GBC_MIS_UART2()                             (FLD_MASK(21, 21))
    #define  FLD_MWD_GBC_MIS_UART2(v)                             (FLD_MWD(21, 21, v))
    #define  FLD_MRD_GBC_MIS_UART2(v)                             (FLD_MRD(21, 21, v))
    #define  GET_GBC_MIS_UART2()                                  OP_FLD_RD(REG_GBC_MINTR_STA, 21, 21)

    //Field: GBC_MIS_ACU
    #define  FLD_LSB_GBC_MIS_ACU()                                (22)
    #define  FLD_MSB_GBC_MIS_ACU()                                (22)
    #define  FLD_MASK_GBC_MIS_ACU()                               (FLD_MASK(22, 22))
    #define  FLD_MWD_GBC_MIS_ACU(v)                               (FLD_MWD(22, 22, v))
    #define  FLD_MRD_GBC_MIS_ACU(v)                               (FLD_MRD(22, 22, v))
    #define  GET_GBC_MIS_ACU()                                    OP_FLD_RD(REG_GBC_MINTR_STA, 22, 22)

    //Field: GBC_MIS_PMA_PMI
    #define  FLD_LSB_GBC_MIS_PMA_PMI()                            (23)
    #define  FLD_MSB_GBC_MIS_PMA_PMI()                            (23)
    #define  FLD_MASK_GBC_MIS_PMA_PMI()                           (FLD_MASK(23, 23))
    #define  FLD_MWD_GBC_MIS_PMA_PMI(v)                           (FLD_MWD(23, 23, v))
    #define  FLD_MRD_GBC_MIS_PMA_PMI(v)                           (FLD_MRD(23, 23, v))
    #define  GET_GBC_MIS_PMA_PMI()                                OP_FLD_RD(REG_GBC_MINTR_STA, 23, 23)

    //Field: GBC_MIS_GE_GEI
    #define  FLD_LSB_GBC_MIS_GE_GEI()                             (24)
    #define  FLD_MSB_GBC_MIS_GE_GEI()                             (24)
    #define  FLD_MASK_GBC_MIS_GE_GEI()                            (FLD_MASK(24, 24))
    #define  FLD_MWD_GBC_MIS_GE_GEI(v)                            (FLD_MWD(24, 24, v))
    #define  FLD_MRD_GBC_MIS_GE_GEI(v)                            (FLD_MRD(24, 24, v))
    #define  GET_GBC_MIS_GE_GEI()                                 OP_FLD_RD(REG_GBC_MINTR_STA, 24, 24)

    //Field: GBC_MIS_ESTMR
    #define  FLD_LSB_GBC_MIS_ESTMR()                              (25)
    #define  FLD_MSB_GBC_MIS_ESTMR()                              (25)
    #define  FLD_MASK_GBC_MIS_ESTMR()                             (FLD_MASK(25, 25))
    #define  FLD_MWD_GBC_MIS_ESTMR(v)                             (FLD_MWD(25, 25, v))
    #define  FLD_MRD_GBC_MIS_ESTMR(v)                             (FLD_MRD(25, 25, v))
    #define  GET_GBC_MIS_ESTMR()                                  OP_FLD_RD(REG_GBC_MINTR_STA, 25, 25)

    //Write-Register Using Field-Name
    #define  WRF_GBC_MINTR_STA(MIS_PMD_PHY,MIS_TICK,MIS_PMD_ERR,MIS_PMA_HDR,MIS_PMA_ERR,MIS_MC,MIS_SPI,MIS_GPIO_EXT,MIS_UART0,MIS_SDMA_CH0,MIS_SDMA_CH1,MIS_SDMA_CH2,MIS_SDMA_CH3,MIS_SDMA_CH4,MIS_SDMA_CH5,MIS_SDMA_CH6,MIS_SDMA_CH7,MIS_I2C,MIS_GE,MIS_MDIO_MGDI,MIS_UART1,MIS_UART2,MIS_ACU,MIS_PMA_PMI,MIS_GE_GEI,MIS_ESTMR) \
                (WR_GBC_MINTR_STA( \
   \
                ))


#define  REG_GBC_MINTR_CLR                                        (REG_BASE_GBC + 0x38)
    //Read/Write-Register Using Address
    #define  RD_GBC_MINTR_CLR()                                   (REG32(REG_GBC_MINTR_CLR))
    #define  WR_GBC_MINTR_CLR(v)                                  (REG32(REG_GBC_MINTR_CLR) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_GBC_MINTR_CLR()                            (0x0)  
    #define  REG_WMASK_GBC_MINTR_CLR()                            (0x3FFFFFF)

    //Field: GBC_MIC_PMD_PHY
    #define  FLD_LSB_GBC_MIC_PMD_PHY()                            (0)
    #define  FLD_MSB_GBC_MIC_PMD_PHY()                            (0)
    #define  FLD_MASK_GBC_MIC_PMD_PHY()                           (FLD_MASK(0, 0))
    #define  FLD_MWD_GBC_MIC_PMD_PHY(v)                           (FLD_MWD(0, 0, v))
    #define  FLD_MRD_GBC_MIC_PMD_PHY(v)                           (FLD_MRD(0, 0, v))
    #define  SET_GBC_MIC_PMD_PHY(v)                               OP_FLD_WR(REG_GBC_MINTR_CLR, 0, 0, v)
    #define  RST_GBC_MIC_PMD_PHY()                                OP_FLD_WR(REG_GBC_MINTR_CLR, 0, 0, 0x0)

    //Field: GBC_MIC_TICK
    #define  FLD_LSB_GBC_MIC_TICK()                               (1)
    #define  FLD_MSB_GBC_MIC_TICK()                               (1)
    #define  FLD_MASK_GBC_MIC_TICK()                              (FLD_MASK(1, 1))
    #define  FLD_MWD_GBC_MIC_TICK(v)                              (FLD_MWD(1, 1, v))
    #define  FLD_MRD_GBC_MIC_TICK(v)                              (FLD_MRD(1, 1, v))
    #define  SET_GBC_MIC_TICK(v)                                  OP_FLD_WR(REG_GBC_MINTR_CLR, 1, 1, v)
    #define  RST_GBC_MIC_TICK()                                   OP_FLD_WR(REG_GBC_MINTR_CLR, 1, 1, 0x0)

    //Field: GBC_MIC_PMD_ERR
    #define  FLD_LSB_GBC_MIC_PMD_ERR()                            (2)
    #define  FLD_MSB_GBC_MIC_PMD_ERR()                            (2)
    #define  FLD_MASK_GBC_MIC_PMD_ERR()                           (FLD_MASK(2, 2))
    #define  FLD_MWD_GBC_MIC_PMD_ERR(v)                           (FLD_MWD(2, 2, v))
    #define  FLD_MRD_GBC_MIC_PMD_ERR(v)                           (FLD_MRD(2, 2, v))
    #define  SET_GBC_MIC_PMD_ERR(v)                               OP_FLD_WR(REG_GBC_MINTR_CLR, 2, 2, v)
    #define  RST_GBC_MIC_PMD_ERR()                                OP_FLD_WR(REG_GBC_MINTR_CLR, 2, 2, 0x0)

    //Field: GBC_MIC_PMA_HDR
    #define  FLD_LSB_GBC_MIC_PMA_HDR()                            (3)
    #define  FLD_MSB_GBC_MIC_PMA_HDR()                            (3)
    #define  FLD_MASK_GBC_MIC_PMA_HDR()                           (FLD_MASK(3, 3))
    #define  FLD_MWD_GBC_MIC_PMA_HDR(v)                           (FLD_MWD(3, 3, v))
    #define  FLD_MRD_GBC_MIC_PMA_HDR(v)                           (FLD_MRD(3, 3, v))
    #define  SET_GBC_MIC_PMA_HDR(v)                               OP_FLD_WR(REG_GBC_MINTR_CLR, 3, 3, v)
    #define  RST_GBC_MIC_PMA_HDR()                                OP_FLD_WR(REG_GBC_MINTR_CLR, 3, 3, 0x0)

    //Field: GBC_MIC_PMA_ERR
    #define  FLD_LSB_GBC_MIC_PMA_ERR()                            (4)
    #define  FLD_MSB_GBC_MIC_PMA_ERR()                            (4)
    #define  FLD_MASK_GBC_MIC_PMA_ERR()                           (FLD_MASK(4, 4))
    #define  FLD_MWD_GBC_MIC_PMA_ERR(v)                           (FLD_MWD(4, 4, v))
    #define  FLD_MRD_GBC_MIC_PMA_ERR(v)                           (FLD_MRD(4, 4, v))
    #define  SET_GBC_MIC_PMA_ERR(v)                               OP_FLD_WR(REG_GBC_MINTR_CLR, 4, 4, v)
    #define  RST_GBC_MIC_PMA_ERR()                                OP_FLD_WR(REG_GBC_MINTR_CLR, 4, 4, 0x0)

    //Field: GBC_MIC_MC
    #define  FLD_LSB_GBC_MIC_MC()                                 (5)
    #define  FLD_MSB_GBC_MIC_MC()                                 (5)
    #define  FLD_MASK_GBC_MIC_MC()                                (FLD_MASK(5, 5))
    #define  FLD_MWD_GBC_MIC_MC(v)                                (FLD_MWD(5, 5, v))
    #define  FLD_MRD_GBC_MIC_MC(v)                                (FLD_MRD(5, 5, v))
    #define  SET_GBC_MIC_MC(v)                                    OP_FLD_WR(REG_GBC_MINTR_CLR, 5, 5, v)
    #define  RST_GBC_MIC_MC()                                     OP_FLD_WR(REG_GBC_MINTR_CLR, 5, 5, 0x0)

    //Field: GBC_MIC_SPI
    #define  FLD_LSB_GBC_MIC_SPI()                                (6)
    #define  FLD_MSB_GBC_MIC_SPI()                                (6)
    #define  FLD_MASK_GBC_MIC_SPI()                               (FLD_MASK(6, 6))
    #define  FLD_MWD_GBC_MIC_SPI(v)                               (FLD_MWD(6, 6, v))
    #define  FLD_MRD_GBC_MIC_SPI(v)                               (FLD_MRD(6, 6, v))
    #define  SET_GBC_MIC_SPI(v)                                   OP_FLD_WR(REG_GBC_MINTR_CLR, 6, 6, v)
    #define  RST_GBC_MIC_SPI()                                    OP_FLD_WR(REG_GBC_MINTR_CLR, 6, 6, 0x0)

    //Field: GBC_MIC_GPIO_EXT
    #define  FLD_LSB_GBC_MIC_GPIO_EXT()                           (7)
    #define  FLD_MSB_GBC_MIC_GPIO_EXT()                           (7)
    #define  FLD_MASK_GBC_MIC_GPIO_EXT()                          (FLD_MASK(7, 7))
    #define  FLD_MWD_GBC_MIC_GPIO_EXT(v)                          (FLD_MWD(7, 7, v))
    #define  FLD_MRD_GBC_MIC_GPIO_EXT(v)                          (FLD_MRD(7, 7, v))
    #define  SET_GBC_MIC_GPIO_EXT(v)                              OP_FLD_WR(REG_GBC_MINTR_CLR, 7, 7, v)
    #define  RST_GBC_MIC_GPIO_EXT()                               OP_FLD_WR(REG_GBC_MINTR_CLR, 7, 7, 0x0)

    //Field: GBC_MIC_UART0
    #define  FLD_LSB_GBC_MIC_UART0()                              (8)
    #define  FLD_MSB_GBC_MIC_UART0()                              (8)
    #define  FLD_MASK_GBC_MIC_UART0()                             (FLD_MASK(8, 8))
    #define  FLD_MWD_GBC_MIC_UART0(v)                             (FLD_MWD(8, 8, v))
    #define  FLD_MRD_GBC_MIC_UART0(v)                             (FLD_MRD(8, 8, v))
    #define  SET_GBC_MIC_UART0(v)                                 OP_FLD_WR(REG_GBC_MINTR_CLR, 8, 8, v)
    #define  RST_GBC_MIC_UART0()                                  OP_FLD_WR(REG_GBC_MINTR_CLR, 8, 8, 0x0)

    //Field: GBC_MIC_SDMA_CH0
    #define  FLD_LSB_GBC_MIC_SDMA_CH0()                           (9)
    #define  FLD_MSB_GBC_MIC_SDMA_CH0()                           (9)
    #define  FLD_MASK_GBC_MIC_SDMA_CH0()                          (FLD_MASK(9, 9))
    #define  FLD_MWD_GBC_MIC_SDMA_CH0(v)                          (FLD_MWD(9, 9, v))
    #define  FLD_MRD_GBC_MIC_SDMA_CH0(v)                          (FLD_MRD(9, 9, v))
    #define  SET_GBC_MIC_SDMA_CH0(v)                              OP_FLD_WR(REG_GBC_MINTR_CLR, 9, 9, v)
    #define  RST_GBC_MIC_SDMA_CH0()                               OP_FLD_WR(REG_GBC_MINTR_CLR, 9, 9, 0x0)

    //Field: GBC_MIC_SDMA_CH1
    #define  FLD_LSB_GBC_MIC_SDMA_CH1()                           (10)
    #define  FLD_MSB_GBC_MIC_SDMA_CH1()                           (10)
    #define  FLD_MASK_GBC_MIC_SDMA_CH1()                          (FLD_MASK(10, 10))
    #define  FLD_MWD_GBC_MIC_SDMA_CH1(v)                          (FLD_MWD(10, 10, v))
    #define  FLD_MRD_GBC_MIC_SDMA_CH1(v)                          (FLD_MRD(10, 10, v))
    #define  SET_GBC_MIC_SDMA_CH1(v)                              OP_FLD_WR(REG_GBC_MINTR_CLR, 10, 10, v)
    #define  RST_GBC_MIC_SDMA_CH1()                               OP_FLD_WR(REG_GBC_MINTR_CLR, 10, 10, 0x0)

    //Field: GBC_MIC_SDMA_CH2
    #define  FLD_LSB_GBC_MIC_SDMA_CH2()                           (11)
    #define  FLD_MSB_GBC_MIC_SDMA_CH2()                           (11)
    #define  FLD_MASK_GBC_MIC_SDMA_CH2()                          (FLD_MASK(11, 11))
    #define  FLD_MWD_GBC_MIC_SDMA_CH2(v)                          (FLD_MWD(11, 11, v))
    #define  FLD_MRD_GBC_MIC_SDMA_CH2(v)                          (FLD_MRD(11, 11, v))
    #define  SET_GBC_MIC_SDMA_CH2(v)                              OP_FLD_WR(REG_GBC_MINTR_CLR, 11, 11, v)
    #define  RST_GBC_MIC_SDMA_CH2()                               OP_FLD_WR(REG_GBC_MINTR_CLR, 11, 11, 0x0)

    //Field: GBC_MIC_SDMA_CH3
    #define  FLD_LSB_GBC_MIC_SDMA_CH3()                           (12)
    #define  FLD_MSB_GBC_MIC_SDMA_CH3()                           (12)
    #define  FLD_MASK_GBC_MIC_SDMA_CH3()                          (FLD_MASK(12, 12))
    #define  FLD_MWD_GBC_MIC_SDMA_CH3(v)                          (FLD_MWD(12, 12, v))
    #define  FLD_MRD_GBC_MIC_SDMA_CH3(v)                          (FLD_MRD(12, 12, v))
    #define  SET_GBC_MIC_SDMA_CH3(v)                              OP_FLD_WR(REG_GBC_MINTR_CLR, 12, 12, v)
    #define  RST_GBC_MIC_SDMA_CH3()                               OP_FLD_WR(REG_GBC_MINTR_CLR, 12, 12, 0x0)

    //Field: GBC_MIC_SDMA_CH4
    #define  FLD_LSB_GBC_MIC_SDMA_CH4()                           (13)
    #define  FLD_MSB_GBC_MIC_SDMA_CH4()                           (13)
    #define  FLD_MASK_GBC_MIC_SDMA_CH4()                          (FLD_MASK(13, 13))
    #define  FLD_MWD_GBC_MIC_SDMA_CH4(v)                          (FLD_MWD(13, 13, v))
    #define  FLD_MRD_GBC_MIC_SDMA_CH4(v)                          (FLD_MRD(13, 13, v))
    #define  SET_GBC_MIC_SDMA_CH4(v)                              OP_FLD_WR(REG_GBC_MINTR_CLR, 13, 13, v)
    #define  RST_GBC_MIC_SDMA_CH4()                               OP_FLD_WR(REG_GBC_MINTR_CLR, 13, 13, 0x0)

    //Field: GBC_MIC_SDMA_CH5
    #define  FLD_LSB_GBC_MIC_SDMA_CH5()                           (14)
    #define  FLD_MSB_GBC_MIC_SDMA_CH5()                           (14)
    #define  FLD_MASK_GBC_MIC_SDMA_CH5()                          (FLD_MASK(14, 14))
    #define  FLD_MWD_GBC_MIC_SDMA_CH5(v)                          (FLD_MWD(14, 14, v))
    #define  FLD_MRD_GBC_MIC_SDMA_CH5(v)                          (FLD_MRD(14, 14, v))
    #define  SET_GBC_MIC_SDMA_CH5(v)                              OP_FLD_WR(REG_GBC_MINTR_CLR, 14, 14, v)
    #define  RST_GBC_MIC_SDMA_CH5()                               OP_FLD_WR(REG_GBC_MINTR_CLR, 14, 14, 0x0)

    //Field: GBC_MIC_SDMA_CH6
    #define  FLD_LSB_GBC_MIC_SDMA_CH6()                           (15)
    #define  FLD_MSB_GBC_MIC_SDMA_CH6()                           (15)
    #define  FLD_MASK_GBC_MIC_SDMA_CH6()                          (FLD_MASK(15, 15))
    #define  FLD_MWD_GBC_MIC_SDMA_CH6(v)                          (FLD_MWD(15, 15, v))
    #define  FLD_MRD_GBC_MIC_SDMA_CH6(v)                          (FLD_MRD(15, 15, v))
    #define  SET_GBC_MIC_SDMA_CH6(v)                              OP_FLD_WR(REG_GBC_MINTR_CLR, 15, 15, v)
    #define  RST_GBC_MIC_SDMA_CH6()                               OP_FLD_WR(REG_GBC_MINTR_CLR, 15, 15, 0x0)

    //Field: GBC_MIC_SDMA_CH7
    #define  FLD_LSB_GBC_MIC_SDMA_CH7()                           (16)
    #define  FLD_MSB_GBC_MIC_SDMA_CH7()                           (16)
    #define  FLD_MASK_GBC_MIC_SDMA_CH7()                          (FLD_MASK(16, 16))
    #define  FLD_MWD_GBC_MIC_SDMA_CH7(v)                          (FLD_MWD(16, 16, v))
    #define  FLD_MRD_GBC_MIC_SDMA_CH7(v)                          (FLD_MRD(16, 16, v))
    #define  SET_GBC_MIC_SDMA_CH7(v)                              OP_FLD_WR(REG_GBC_MINTR_CLR, 16, 16, v)
    #define  RST_GBC_MIC_SDMA_CH7()                               OP_FLD_WR(REG_GBC_MINTR_CLR, 16, 16, 0x0)

    //Field: GBC_MIC_I2C
    #define  FLD_LSB_GBC_MIC_I2C()                                (17)
    #define  FLD_MSB_GBC_MIC_I2C()                                (17)
    #define  FLD_MASK_GBC_MIC_I2C()                               (FLD_MASK(17, 17))
    #define  FLD_MWD_GBC_MIC_I2C(v)                               (FLD_MWD(17, 17, v))
    #define  FLD_MRD_GBC_MIC_I2C(v)                               (FLD_MRD(17, 17, v))
    #define  SET_GBC_MIC_I2C(v)                                   OP_FLD_WR(REG_GBC_MINTR_CLR, 17, 17, v)
    #define  RST_GBC_MIC_I2C()                                    OP_FLD_WR(REG_GBC_MINTR_CLR, 17, 17, 0x0)

    //Field: GBC_MIC_GE
    #define  FLD_LSB_GBC_MIC_GE()                                 (18)
    #define  FLD_MSB_GBC_MIC_GE()                                 (18)
    #define  FLD_MASK_GBC_MIC_GE()                                (FLD_MASK(18, 18))
    #define  FLD_MWD_GBC_MIC_GE(v)                                (FLD_MWD(18, 18, v))
    #define  FLD_MRD_GBC_MIC_GE(v)                                (FLD_MRD(18, 18, v))
    #define  SET_GBC_MIC_GE(v)                                    OP_FLD_WR(REG_GBC_MINTR_CLR, 18, 18, v)
    #define  RST_GBC_MIC_GE()                                     OP_FLD_WR(REG_GBC_MINTR_CLR, 18, 18, 0x0)

    //Field: GBC_MIC_MDIO_MGDI
    #define  FLD_LSB_GBC_MIC_MDIO_MGDI()                          (19)
    #define  FLD_MSB_GBC_MIC_MDIO_MGDI()                          (19)
    #define  FLD_MASK_GBC_MIC_MDIO_MGDI()                         (FLD_MASK(19, 19))
    #define  FLD_MWD_GBC_MIC_MDIO_MGDI(v)                         (FLD_MWD(19, 19, v))
    #define  FLD_MRD_GBC_MIC_MDIO_MGDI(v)                         (FLD_MRD(19, 19, v))
    #define  SET_GBC_MIC_MDIO_MGDI(v)                             OP_FLD_WR(REG_GBC_MINTR_CLR, 19, 19, v)
    #define  RST_GBC_MIC_MDIO_MGDI()                              OP_FLD_WR(REG_GBC_MINTR_CLR, 19, 19, 0x0)

    //Field: GBC_MIC_UART1
    #define  FLD_LSB_GBC_MIC_UART1()                              (20)
    #define  FLD_MSB_GBC_MIC_UART1()                              (20)
    #define  FLD_MASK_GBC_MIC_UART1()                             (FLD_MASK(20, 20))
    #define  FLD_MWD_GBC_MIC_UART1(v)                             (FLD_MWD(20, 20, v))
    #define  FLD_MRD_GBC_MIC_UART1(v)                             (FLD_MRD(20, 20, v))
    #define  SET_GBC_MIC_UART1(v)                                 OP_FLD_WR(REG_GBC_MINTR_CLR, 20, 20, v)
    #define  RST_GBC_MIC_UART1()                                  OP_FLD_WR(REG_GBC_MINTR_CLR, 20, 20, 0x0)

    //Field: GBC_MIC_UART2
    #define  FLD_LSB_GBC_MIC_UART2()                              (21)
    #define  FLD_MSB_GBC_MIC_UART2()                              (21)
    #define  FLD_MASK_GBC_MIC_UART2()                             (FLD_MASK(21, 21))
    #define  FLD_MWD_GBC_MIC_UART2(v)                             (FLD_MWD(21, 21, v))
    #define  FLD_MRD_GBC_MIC_UART2(v)                             (FLD_MRD(21, 21, v))
    #define  SET_GBC_MIC_UART2(v)                                 OP_FLD_WR(REG_GBC_MINTR_CLR, 21, 21, v)
    #define  RST_GBC_MIC_UART2()                                  OP_FLD_WR(REG_GBC_MINTR_CLR, 21, 21, 0x0)

    //Field: GBC_MIC_ACU
    #define  FLD_LSB_GBC_MIC_ACU()                                (22)
    #define  FLD_MSB_GBC_MIC_ACU()                                (22)
    #define  FLD_MASK_GBC_MIC_ACU()                               (FLD_MASK(22, 22))
    #define  FLD_MWD_GBC_MIC_ACU(v)                               (FLD_MWD(22, 22, v))
    #define  FLD_MRD_GBC_MIC_ACU(v)                               (FLD_MRD(22, 22, v))
    #define  SET_GBC_MIC_ACU(v)                                   OP_FLD_WR(REG_GBC_MINTR_CLR, 22, 22, v)
    #define  RST_GBC_MIC_ACU()                                    OP_FLD_WR(REG_GBC_MINTR_CLR, 22, 22, 0x0)

    //Field: GBC_MIC_PMA_PMI
    #define  FLD_LSB_GBC_MIC_PMA_PMI()                            (23)
    #define  FLD_MSB_GBC_MIC_PMA_PMI()                            (23)
    #define  FLD_MASK_GBC_MIC_PMA_PMI()                           (FLD_MASK(23, 23))
    #define  FLD_MWD_GBC_MIC_PMA_PMI(v)                           (FLD_MWD(23, 23, v))
    #define  FLD_MRD_GBC_MIC_PMA_PMI(v)                           (FLD_MRD(23, 23, v))
    #define  SET_GBC_MIC_PMA_PMI(v)                               OP_FLD_WR(REG_GBC_MINTR_CLR, 23, 23, v)
    #define  RST_GBC_MIC_PMA_PMI()                                OP_FLD_WR(REG_GBC_MINTR_CLR, 23, 23, 0x0)

    //Field: GBC_MIC_GE_GEI
    #define  FLD_LSB_GBC_MIC_GE_GEI()                             (24)
    #define  FLD_MSB_GBC_MIC_GE_GEI()                             (24)
    #define  FLD_MASK_GBC_MIC_GE_GEI()                            (FLD_MASK(24, 24))
    #define  FLD_MWD_GBC_MIC_GE_GEI(v)                            (FLD_MWD(24, 24, v))
    #define  FLD_MRD_GBC_MIC_GE_GEI(v)                            (FLD_MRD(24, 24, v))
    #define  SET_GBC_MIC_GE_GEI(v)                                OP_FLD_WR(REG_GBC_MINTR_CLR, 24, 24, v)
    #define  RST_GBC_MIC_GE_GEI()                                 OP_FLD_WR(REG_GBC_MINTR_CLR, 24, 24, 0x0)

    //Field: GBC_MIC_ESTMR
    #define  FLD_LSB_GBC_MIC_ESTMR()                              (25)
    #define  FLD_MSB_GBC_MIC_ESTMR()                              (25)
    #define  FLD_MASK_GBC_MIC_ESTMR()                             (FLD_MASK(25, 25))
    #define  FLD_MWD_GBC_MIC_ESTMR(v)                             (FLD_MWD(25, 25, v))
    #define  FLD_MRD_GBC_MIC_ESTMR(v)                             (FLD_MRD(25, 25, v))
    #define  SET_GBC_MIC_ESTMR(v)                                 OP_FLD_WR(REG_GBC_MINTR_CLR, 25, 25, v)
    #define  RST_GBC_MIC_ESTMR()                                  OP_FLD_WR(REG_GBC_MINTR_CLR, 25, 25, 0x0)

    //Write-Register Using Field-Name
    #define  WRF_GBC_MINTR_CLR(MIC_PMD_PHY,MIC_TICK,MIC_PMD_ERR,MIC_PMA_HDR,MIC_PMA_ERR,MIC_MC,MIC_SPI,MIC_GPIO_EXT,MIC_UART0,MIC_SDMA_CH0,MIC_SDMA_CH1,MIC_SDMA_CH2,MIC_SDMA_CH3,MIC_SDMA_CH4,MIC_SDMA_CH5,MIC_SDMA_CH6,MIC_SDMA_CH7,MIC_I2C,MIC_GE,MIC_MDIO_MGDI,MIC_UART1,MIC_UART2,MIC_ACU,MIC_PMA_PMI,MIC_GE_GEI,MIC_ESTMR) \
                (WR_GBC_MINTR_CLR( \
                  (FLD_MWD_GBC_MIC_PMD_PHY(MIC_PMD_PHY))                               | \
                  (FLD_MWD_GBC_MIC_TICK(MIC_TICK))                                     | \
                  (FLD_MWD_GBC_MIC_PMD_ERR(MIC_PMD_ERR))                               | \
                  (FLD_MWD_GBC_MIC_PMA_HDR(MIC_PMA_HDR))                               | \
                  (FLD_MWD_GBC_MIC_PMA_ERR(MIC_PMA_ERR))                               | \
                  (FLD_MWD_GBC_MIC_MC(MIC_MC))                                         | \
                  (FLD_MWD_GBC_MIC_SPI(MIC_SPI))                                       | \
                  (FLD_MWD_GBC_MIC_GPIO_EXT(MIC_GPIO_EXT))                             | \
                  (FLD_MWD_GBC_MIC_UART0(MIC_UART0))                                   | \
                  (FLD_MWD_GBC_MIC_SDMA_CH0(MIC_SDMA_CH0))                             | \
                  (FLD_MWD_GBC_MIC_SDMA_CH1(MIC_SDMA_CH1))                             | \
                  (FLD_MWD_GBC_MIC_SDMA_CH2(MIC_SDMA_CH2))                             | \
                  (FLD_MWD_GBC_MIC_SDMA_CH3(MIC_SDMA_CH3))                             | \
                  (FLD_MWD_GBC_MIC_SDMA_CH4(MIC_SDMA_CH4))                             | \
                  (FLD_MWD_GBC_MIC_SDMA_CH5(MIC_SDMA_CH5))                             | \
                  (FLD_MWD_GBC_MIC_SDMA_CH6(MIC_SDMA_CH6))                             | \
                  (FLD_MWD_GBC_MIC_SDMA_CH7(MIC_SDMA_CH7))                             | \
                  (FLD_MWD_GBC_MIC_I2C(MIC_I2C))                                       | \
                  (FLD_MWD_GBC_MIC_GE(MIC_GE))                                         | \
                  (FLD_MWD_GBC_MIC_MDIO_MGDI(MIC_MDIO_MGDI))                           | \
                  (FLD_MWD_GBC_MIC_UART1(MIC_UART1))                                   | \
                  (FLD_MWD_GBC_MIC_UART2(MIC_UART2))                                   | \
                  (FLD_MWD_GBC_MIC_ACU(MIC_ACU))                                       | \
                  (FLD_MWD_GBC_MIC_PMA_PMI(MIC_PMA_PMI))                               | \
                  (FLD_MWD_GBC_MIC_GE_GEI(MIC_GE_GEI))                                 | \
                  (FLD_MWD_GBC_MIC_ESTMR(MIC_ESTMR))                                     \
                ))


#define  REG_GBC_MINTR_PRI0                                       (REG_BASE_GBC + 0x40)
    //Read/Write-Register Using Address
    #define  RD_GBC_MINTR_PRI0()                                  (REG32(REG_GBC_MINTR_PRI0))
    #define  WR_GBC_MINTR_PRI0(v)                                 (REG32(REG_GBC_MINTR_PRI0) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_GBC_MINTR_PRI0()                           (0xFFFFFFFF)  
    #define  REG_WMASK_GBC_MINTR_PRI0()                           (0xFFFFFFFF)

    //Field: GBC_MIP_PMD_PHY
    #define  FLD_LSB_GBC_MIP_PMD_PHY()                            (0)
    #define  FLD_MSB_GBC_MIP_PMD_PHY()                            (3)
    #define  FLD_MASK_GBC_MIP_PMD_PHY()                           (FLD_MASK(0, 3))
    #define  FLD_MWD_GBC_MIP_PMD_PHY(v)                           (FLD_MWD(0, 3, v))
    #define  FLD_MRD_GBC_MIP_PMD_PHY(v)                           (FLD_MRD(0, 3, v))
    #define  SET_GBC_MIP_PMD_PHY(v)                               OP_FLD_WR(REG_GBC_MINTR_PRI0, 0, 3, v)
    #define  GET_GBC_MIP_PMD_PHY()                                OP_FLD_RD(REG_GBC_MINTR_PRI0, 0, 3)
    #define  RST_GBC_MIP_PMD_PHY()                                OP_FLD_WR(REG_GBC_MINTR_PRI0, 0, 3, 0x0)

    //Field: GBC_MIP_TICK
    #define  FLD_LSB_GBC_MIP_TICK()                               (4)
    #define  FLD_MSB_GBC_MIP_TICK()                               (7)
    #define  FLD_MASK_GBC_MIP_TICK()                              (FLD_MASK(4, 7))
    #define  FLD_MWD_GBC_MIP_TICK(v)                              (FLD_MWD(4, 7, v))
    #define  FLD_MRD_GBC_MIP_TICK(v)                              (FLD_MRD(4, 7, v))
    #define  SET_GBC_MIP_TICK(v)                                  OP_FLD_WR(REG_GBC_MINTR_PRI0, 4, 7, v)
    #define  GET_GBC_MIP_TICK()                                   OP_FLD_RD(REG_GBC_MINTR_PRI0, 4, 7)
    #define  RST_GBC_MIP_TICK()                                   OP_FLD_WR(REG_GBC_MINTR_PRI0, 4, 7, 0x0)

    //Field: GBC_MIP_PMD_ERR
    #define  FLD_LSB_GBC_MIP_PMD_ERR()                            (8)
    #define  FLD_MSB_GBC_MIP_PMD_ERR()                            (11)
    #define  FLD_MASK_GBC_MIP_PMD_ERR()                           (FLD_MASK(8, 11))
    #define  FLD_MWD_GBC_MIP_PMD_ERR(v)                           (FLD_MWD(8, 11, v))
    #define  FLD_MRD_GBC_MIP_PMD_ERR(v)                           (FLD_MRD(8, 11, v))
    #define  SET_GBC_MIP_PMD_ERR(v)                               OP_FLD_WR(REG_GBC_MINTR_PRI0, 8, 11, v)
    #define  GET_GBC_MIP_PMD_ERR()                                OP_FLD_RD(REG_GBC_MINTR_PRI0, 8, 11)
    #define  RST_GBC_MIP_PMD_ERR()                                OP_FLD_WR(REG_GBC_MINTR_PRI0, 8, 11, 0x0)

    //Field: GBC_MIP_PMA_HDR
    #define  FLD_LSB_GBC_MIP_PMA_HDR()                            (12)
    #define  FLD_MSB_GBC_MIP_PMA_HDR()                            (15)
    #define  FLD_MASK_GBC_MIP_PMA_HDR()                           (FLD_MASK(12, 15))
    #define  FLD_MWD_GBC_MIP_PMA_HDR(v)                           (FLD_MWD(12, 15, v))
    #define  FLD_MRD_GBC_MIP_PMA_HDR(v)                           (FLD_MRD(12, 15, v))
    #define  SET_GBC_MIP_PMA_HDR(v)                               OP_FLD_WR(REG_GBC_MINTR_PRI0, 12, 15, v)
    #define  GET_GBC_MIP_PMA_HDR()                                OP_FLD_RD(REG_GBC_MINTR_PRI0, 12, 15)
    #define  RST_GBC_MIP_PMA_HDR()                                OP_FLD_WR(REG_GBC_MINTR_PRI0, 12, 15, 0x0)

    //Field: GBC_MIP_PMA_ERR
    #define  FLD_LSB_GBC_MIP_PMA_ERR()                            (16)
    #define  FLD_MSB_GBC_MIP_PMA_ERR()                            (19)
    #define  FLD_MASK_GBC_MIP_PMA_ERR()                           (FLD_MASK(16, 19))
    #define  FLD_MWD_GBC_MIP_PMA_ERR(v)                           (FLD_MWD(16, 19, v))
    #define  FLD_MRD_GBC_MIP_PMA_ERR(v)                           (FLD_MRD(16, 19, v))
    #define  SET_GBC_MIP_PMA_ERR(v)                               OP_FLD_WR(REG_GBC_MINTR_PRI0, 16, 19, v)
    #define  GET_GBC_MIP_PMA_ERR()                                OP_FLD_RD(REG_GBC_MINTR_PRI0, 16, 19)
    #define  RST_GBC_MIP_PMA_ERR()                                OP_FLD_WR(REG_GBC_MINTR_PRI0, 16, 19, 0x0)

    //Field: GBC_MIP_MC
    #define  FLD_LSB_GBC_MIP_MC()                                 (20)
    #define  FLD_MSB_GBC_MIP_MC()                                 (23)
    #define  FLD_MASK_GBC_MIP_MC()                                (FLD_MASK(20, 23))
    #define  FLD_MWD_GBC_MIP_MC(v)                                (FLD_MWD(20, 23, v))
    #define  FLD_MRD_GBC_MIP_MC(v)                                (FLD_MRD(20, 23, v))
    #define  SET_GBC_MIP_MC(v)                                    OP_FLD_WR(REG_GBC_MINTR_PRI0, 20, 23, v)
    #define  GET_GBC_MIP_MC()                                     OP_FLD_RD(REG_GBC_MINTR_PRI0, 20, 23)
    #define  RST_GBC_MIP_MC()                                     OP_FLD_WR(REG_GBC_MINTR_PRI0, 20, 23, 0x0)

    //Field: GBC_MIP_SPI
    #define  FLD_LSB_GBC_MIP_SPI()                                (24)
    #define  FLD_MSB_GBC_MIP_SPI()                                (27)
    #define  FLD_MASK_GBC_MIP_SPI()                               (FLD_MASK(24, 27))
    #define  FLD_MWD_GBC_MIP_SPI(v)                               (FLD_MWD(24, 27, v))
    #define  FLD_MRD_GBC_MIP_SPI(v)                               (FLD_MRD(24, 27, v))
    #define  SET_GBC_MIP_SPI(v)                                   OP_FLD_WR(REG_GBC_MINTR_PRI0, 24, 27, v)
    #define  GET_GBC_MIP_SPI()                                    OP_FLD_RD(REG_GBC_MINTR_PRI0, 24, 27)
    #define  RST_GBC_MIP_SPI()                                    OP_FLD_WR(REG_GBC_MINTR_PRI0, 24, 27, 0x0)

    //Field: GBC_MIP_GPIO_EXT
    #define  FLD_LSB_GBC_MIP_GPIO_EXT()                           (28)
    #define  FLD_MSB_GBC_MIP_GPIO_EXT()                           (31)
    #define  FLD_MASK_GBC_MIP_GPIO_EXT()                          (FLD_MASK(28, 31))
    #define  FLD_MWD_GBC_MIP_GPIO_EXT(v)                          (FLD_MWD(28, 31, v))
    #define  FLD_MRD_GBC_MIP_GPIO_EXT(v)                          (FLD_MRD(28, 31, v))
    #define  SET_GBC_MIP_GPIO_EXT(v)                              OP_FLD_WR(REG_GBC_MINTR_PRI0, 28, 31, v)
    #define  GET_GBC_MIP_GPIO_EXT()                               OP_FLD_RD(REG_GBC_MINTR_PRI0, 28, 31)
    #define  RST_GBC_MIP_GPIO_EXT()                               OP_FLD_WR(REG_GBC_MINTR_PRI0, 28, 31, 0x0)

    //Write-Register Using Field-Name
    #define  WRF_GBC_MINTR_PRI0(MIP_PMD_PHY,MIP_TICK,MIP_PMD_ERR,MIP_PMA_HDR,MIP_PMA_ERR,MIP_MC,MIP_SPI,MIP_GPIO_EXT) \
                (WR_GBC_MINTR_PRI0( \
                  (FLD_MWD_GBC_MIP_PMD_PHY(MIP_PMD_PHY))                               | \
                  (FLD_MWD_GBC_MIP_TICK(MIP_TICK))                                     | \
                  (FLD_MWD_GBC_MIP_PMD_ERR(MIP_PMD_ERR))                               | \
                  (FLD_MWD_GBC_MIP_PMA_HDR(MIP_PMA_HDR))                               | \
                  (FLD_MWD_GBC_MIP_PMA_ERR(MIP_PMA_ERR))                               | \
                  (FLD_MWD_GBC_MIP_MC(MIP_MC))                                         | \
                  (FLD_MWD_GBC_MIP_SPI(MIP_SPI))                                       | \
                  (FLD_MWD_GBC_MIP_GPIO_EXT(MIP_GPIO_EXT))                               \
                ))


#define  REG_GBC_MINTR_PRI1                                       (REG_BASE_GBC + 0x44)
    //Read/Write-Register Using Address
    #define  RD_GBC_MINTR_PRI1()                                  (REG32(REG_GBC_MINTR_PRI1))
    #define  WR_GBC_MINTR_PRI1(v)                                 (REG32(REG_GBC_MINTR_PRI1) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_GBC_MINTR_PRI1()                           (0xFFFFFFFF)  
    #define  REG_WMASK_GBC_MINTR_PRI1()                           (0xFFFFFFFF)

    //Field: GBC_MIP_UART0
    #define  FLD_LSB_GBC_MIP_UART0()                              (0)
    #define  FLD_MSB_GBC_MIP_UART0()                              (3)
    #define  FLD_MASK_GBC_MIP_UART0()                             (FLD_MASK(0, 3))
    #define  FLD_MWD_GBC_MIP_UART0(v)                             (FLD_MWD(0, 3, v))
    #define  FLD_MRD_GBC_MIP_UART0(v)                             (FLD_MRD(0, 3, v))
    #define  SET_GBC_MIP_UART0(v)                                 OP_FLD_WR(REG_GBC_MINTR_PRI1, 0, 3, v)
    #define  GET_GBC_MIP_UART0()                                  OP_FLD_RD(REG_GBC_MINTR_PRI1, 0, 3)
    #define  RST_GBC_MIP_UART0()                                  OP_FLD_WR(REG_GBC_MINTR_PRI1, 0, 3, 0x0)

    //Field: GBC_MIP_SDMA_CH0
    #define  FLD_LSB_GBC_MIP_SDMA_CH0()                           (4)
    #define  FLD_MSB_GBC_MIP_SDMA_CH0()                           (7)
    #define  FLD_MASK_GBC_MIP_SDMA_CH0()                          (FLD_MASK(4, 7))
    #define  FLD_MWD_GBC_MIP_SDMA_CH0(v)                          (FLD_MWD(4, 7, v))
    #define  FLD_MRD_GBC_MIP_SDMA_CH0(v)                          (FLD_MRD(4, 7, v))
    #define  SET_GBC_MIP_SDMA_CH0(v)                              OP_FLD_WR(REG_GBC_MINTR_PRI1, 4, 7, v)
    #define  GET_GBC_MIP_SDMA_CH0()                               OP_FLD_RD(REG_GBC_MINTR_PRI1, 4, 7)
    #define  RST_GBC_MIP_SDMA_CH0()                               OP_FLD_WR(REG_GBC_MINTR_PRI1, 4, 7, 0x0)

    //Field: GBC_MIP_SDMA_CH1
    #define  FLD_LSB_GBC_MIP_SDMA_CH1()                           (8)
    #define  FLD_MSB_GBC_MIP_SDMA_CH1()                           (11)
    #define  FLD_MASK_GBC_MIP_SDMA_CH1()                          (FLD_MASK(8, 11))
    #define  FLD_MWD_GBC_MIP_SDMA_CH1(v)                          (FLD_MWD(8, 11, v))
    #define  FLD_MRD_GBC_MIP_SDMA_CH1(v)                          (FLD_MRD(8, 11, v))
    #define  SET_GBC_MIP_SDMA_CH1(v)                              OP_FLD_WR(REG_GBC_MINTR_PRI1, 8, 11, v)
    #define  GET_GBC_MIP_SDMA_CH1()                               OP_FLD_RD(REG_GBC_MINTR_PRI1, 8, 11)
    #define  RST_GBC_MIP_SDMA_CH1()                               OP_FLD_WR(REG_GBC_MINTR_PRI1, 8, 11, 0x0)

    //Field: GBC_MIP_SDMA_CH2
    #define  FLD_LSB_GBC_MIP_SDMA_CH2()                           (12)
    #define  FLD_MSB_GBC_MIP_SDMA_CH2()                           (15)
    #define  FLD_MASK_GBC_MIP_SDMA_CH2()                          (FLD_MASK(12, 15))
    #define  FLD_MWD_GBC_MIP_SDMA_CH2(v)                          (FLD_MWD(12, 15, v))
    #define  FLD_MRD_GBC_MIP_SDMA_CH2(v)                          (FLD_MRD(12, 15, v))
    #define  SET_GBC_MIP_SDMA_CH2(v)                              OP_FLD_WR(REG_GBC_MINTR_PRI1, 12, 15, v)
    #define  GET_GBC_MIP_SDMA_CH2()                               OP_FLD_RD(REG_GBC_MINTR_PRI1, 12, 15)
    #define  RST_GBC_MIP_SDMA_CH2()                               OP_FLD_WR(REG_GBC_MINTR_PRI1, 12, 15, 0x0)

    //Field: GBC_MIP_SDMA_CH3
    #define  FLD_LSB_GBC_MIP_SDMA_CH3()                           (16)
    #define  FLD_MSB_GBC_MIP_SDMA_CH3()                           (19)
    #define  FLD_MASK_GBC_MIP_SDMA_CH3()                          (FLD_MASK(16, 19))
    #define  FLD_MWD_GBC_MIP_SDMA_CH3(v)                          (FLD_MWD(16, 19, v))
    #define  FLD_MRD_GBC_MIP_SDMA_CH3(v)                          (FLD_MRD(16, 19, v))
    #define  SET_GBC_MIP_SDMA_CH3(v)                              OP_FLD_WR(REG_GBC_MINTR_PRI1, 16, 19, v)
    #define  GET_GBC_MIP_SDMA_CH3()                               OP_FLD_RD(REG_GBC_MINTR_PRI1, 16, 19)
    #define  RST_GBC_MIP_SDMA_CH3()                               OP_FLD_WR(REG_GBC_MINTR_PRI1, 16, 19, 0x0)

    //Field: GBC_MIP_SDMA_CH4
    #define  FLD_LSB_GBC_MIP_SDMA_CH4()                           (20)
    #define  FLD_MSB_GBC_MIP_SDMA_CH4()                           (23)
    #define  FLD_MASK_GBC_MIP_SDMA_CH4()                          (FLD_MASK(20, 23))
    #define  FLD_MWD_GBC_MIP_SDMA_CH4(v)                          (FLD_MWD(20, 23, v))
    #define  FLD_MRD_GBC_MIP_SDMA_CH4(v)                          (FLD_MRD(20, 23, v))
    #define  SET_GBC_MIP_SDMA_CH4(v)                              OP_FLD_WR(REG_GBC_MINTR_PRI1, 20, 23, v)
    #define  GET_GBC_MIP_SDMA_CH4()                               OP_FLD_RD(REG_GBC_MINTR_PRI1, 20, 23)
    #define  RST_GBC_MIP_SDMA_CH4()                               OP_FLD_WR(REG_GBC_MINTR_PRI1, 20, 23, 0x0)

    //Field: GBC_MIP_SDMA_CH5
    #define  FLD_LSB_GBC_MIP_SDMA_CH5()                           (24)
    #define  FLD_MSB_GBC_MIP_SDMA_CH5()                           (27)
    #define  FLD_MASK_GBC_MIP_SDMA_CH5()                          (FLD_MASK(24, 27))
    #define  FLD_MWD_GBC_MIP_SDMA_CH5(v)                          (FLD_MWD(24, 27, v))
    #define  FLD_MRD_GBC_MIP_SDMA_CH5(v)                          (FLD_MRD(24, 27, v))
    #define  SET_GBC_MIP_SDMA_CH5(v)                              OP_FLD_WR(REG_GBC_MINTR_PRI1, 24, 27, v)
    #define  GET_GBC_MIP_SDMA_CH5()                               OP_FLD_RD(REG_GBC_MINTR_PRI1, 24, 27)
    #define  RST_GBC_MIP_SDMA_CH5()                               OP_FLD_WR(REG_GBC_MINTR_PRI1, 24, 27, 0x0)

    //Field: GBC_MIP_SDMA_CH6
    #define  FLD_LSB_GBC_MIP_SDMA_CH6()                           (28)
    #define  FLD_MSB_GBC_MIP_SDMA_CH6()                           (31)
    #define  FLD_MASK_GBC_MIP_SDMA_CH6()                          (FLD_MASK(28, 31))
    #define  FLD_MWD_GBC_MIP_SDMA_CH6(v)                          (FLD_MWD(28, 31, v))
    #define  FLD_MRD_GBC_MIP_SDMA_CH6(v)                          (FLD_MRD(28, 31, v))
    #define  SET_GBC_MIP_SDMA_CH6(v)                              OP_FLD_WR(REG_GBC_MINTR_PRI1, 28, 31, v)
    #define  GET_GBC_MIP_SDMA_CH6()                               OP_FLD_RD(REG_GBC_MINTR_PRI1, 28, 31)
    #define  RST_GBC_MIP_SDMA_CH6()                               OP_FLD_WR(REG_GBC_MINTR_PRI1, 28, 31, 0x0)

    //Write-Register Using Field-Name
    #define  WRF_GBC_MINTR_PRI1(MIP_UART0,MIP_SDMA_CH0,MIP_SDMA_CH1,MIP_SDMA_CH2,MIP_SDMA_CH3,MIP_SDMA_CH4,MIP_SDMA_CH5,MIP_SDMA_CH6) \
                (WR_GBC_MINTR_PRI1( \
                  (FLD_MWD_GBC_MIP_UART0(MIP_UART0))                                   | \
                  (FLD_MWD_GBC_MIP_SDMA_CH0(MIP_SDMA_CH0))                             | \
                  (FLD_MWD_GBC_MIP_SDMA_CH1(MIP_SDMA_CH1))                             | \
                  (FLD_MWD_GBC_MIP_SDMA_CH2(MIP_SDMA_CH2))                             | \
                  (FLD_MWD_GBC_MIP_SDMA_CH3(MIP_SDMA_CH3))                             | \
                  (FLD_MWD_GBC_MIP_SDMA_CH4(MIP_SDMA_CH4))                             | \
                  (FLD_MWD_GBC_MIP_SDMA_CH5(MIP_SDMA_CH5))                             | \
                  (FLD_MWD_GBC_MIP_SDMA_CH6(MIP_SDMA_CH6))                               \
                ))


#define  REG_GBC_MINTR_PRI2                                       (REG_BASE_GBC + 0x48)
    //Read/Write-Register Using Address
    #define  RD_GBC_MINTR_PRI2()                                  (REG32(REG_GBC_MINTR_PRI2))
    #define  WR_GBC_MINTR_PRI2(v)                                 (REG32(REG_GBC_MINTR_PRI2) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_GBC_MINTR_PRI2()                           (0xFFFFFFFF)  
    #define  REG_WMASK_GBC_MINTR_PRI2()                           (0xFFFFFFFF)

    //Field: GBC_MIP_SDMA_CH7
    #define  FLD_LSB_GBC_MIP_SDMA_CH7()                           (0)
    #define  FLD_MSB_GBC_MIP_SDMA_CH7()                           (3)
    #define  FLD_MASK_GBC_MIP_SDMA_CH7()                          (FLD_MASK(0, 3))
    #define  FLD_MWD_GBC_MIP_SDMA_CH7(v)                          (FLD_MWD(0, 3, v))
    #define  FLD_MRD_GBC_MIP_SDMA_CH7(v)                          (FLD_MRD(0, 3, v))
    #define  SET_GBC_MIP_SDMA_CH7(v)                              OP_FLD_WR(REG_GBC_MINTR_PRI2, 0, 3, v)
    #define  GET_GBC_MIP_SDMA_CH7()                               OP_FLD_RD(REG_GBC_MINTR_PRI2, 0, 3)
    #define  RST_GBC_MIP_SDMA_CH7()                               OP_FLD_WR(REG_GBC_MINTR_PRI2, 0, 3, 0x0)

    //Field: GBC_MIP_I2C
    #define  FLD_LSB_GBC_MIP_I2C()                                (4)
    #define  FLD_MSB_GBC_MIP_I2C()                                (7)
    #define  FLD_MASK_GBC_MIP_I2C()                               (FLD_MASK(4, 7))
    #define  FLD_MWD_GBC_MIP_I2C(v)                               (FLD_MWD(4, 7, v))
    #define  FLD_MRD_GBC_MIP_I2C(v)                               (FLD_MRD(4, 7, v))
    #define  SET_GBC_MIP_I2C(v)                                   OP_FLD_WR(REG_GBC_MINTR_PRI2, 4, 7, v)
    #define  GET_GBC_MIP_I2C()                                    OP_FLD_RD(REG_GBC_MINTR_PRI2, 4, 7)
    #define  RST_GBC_MIP_I2C()                                    OP_FLD_WR(REG_GBC_MINTR_PRI2, 4, 7, 0x0)

    //Field: GBC_MIP_GE
    #define  FLD_LSB_GBC_MIP_GE()                                 (8)
    #define  FLD_MSB_GBC_MIP_GE()                                 (11)
    #define  FLD_MASK_GBC_MIP_GE()                                (FLD_MASK(8, 11))
    #define  FLD_MWD_GBC_MIP_GE(v)                                (FLD_MWD(8, 11, v))
    #define  FLD_MRD_GBC_MIP_GE(v)                                (FLD_MRD(8, 11, v))
    #define  SET_GBC_MIP_GE(v)                                    OP_FLD_WR(REG_GBC_MINTR_PRI2, 8, 11, v)
    #define  GET_GBC_MIP_GE()                                     OP_FLD_RD(REG_GBC_MINTR_PRI2, 8, 11)
    #define  RST_GBC_MIP_GE()                                     OP_FLD_WR(REG_GBC_MINTR_PRI2, 8, 11, 0x0)

    //Field: GBC_MIP_MDIO_MGDI
    #define  FLD_LSB_GBC_MIP_MDIO_MGDI()                          (12)
    #define  FLD_MSB_GBC_MIP_MDIO_MGDI()                          (15)
    #define  FLD_MASK_GBC_MIP_MDIO_MGDI()                         (FLD_MASK(12, 15))
    #define  FLD_MWD_GBC_MIP_MDIO_MGDI(v)                         (FLD_MWD(12, 15, v))
    #define  FLD_MRD_GBC_MIP_MDIO_MGDI(v)                         (FLD_MRD(12, 15, v))
    #define  SET_GBC_MIP_MDIO_MGDI(v)                             OP_FLD_WR(REG_GBC_MINTR_PRI2, 12, 15, v)
    #define  GET_GBC_MIP_MDIO_MGDI()                              OP_FLD_RD(REG_GBC_MINTR_PRI2, 12, 15)
    #define  RST_GBC_MIP_MDIO_MGDI()                              OP_FLD_WR(REG_GBC_MINTR_PRI2, 12, 15, 0x0)

    //Field: GBC_MIP_UART1
    #define  FLD_LSB_GBC_MIP_UART1()                              (16)
    #define  FLD_MSB_GBC_MIP_UART1()                              (19)
    #define  FLD_MASK_GBC_MIP_UART1()                             (FLD_MASK(16, 19))
    #define  FLD_MWD_GBC_MIP_UART1(v)                             (FLD_MWD(16, 19, v))
    #define  FLD_MRD_GBC_MIP_UART1(v)                             (FLD_MRD(16, 19, v))
    #define  SET_GBC_MIP_UART1(v)                                 OP_FLD_WR(REG_GBC_MINTR_PRI2, 16, 19, v)
    #define  GET_GBC_MIP_UART1()                                  OP_FLD_RD(REG_GBC_MINTR_PRI2, 16, 19)
    #define  RST_GBC_MIP_UART1()                                  OP_FLD_WR(REG_GBC_MINTR_PRI2, 16, 19, 0x0)

    //Field: GBC_MIP_UART2
    #define  FLD_LSB_GBC_MIP_UART2()                              (20)
    #define  FLD_MSB_GBC_MIP_UART2()                              (23)
    #define  FLD_MASK_GBC_MIP_UART2()                             (FLD_MASK(20, 23))
    #define  FLD_MWD_GBC_MIP_UART2(v)                             (FLD_MWD(20, 23, v))
    #define  FLD_MRD_GBC_MIP_UART2(v)                             (FLD_MRD(20, 23, v))
    #define  SET_GBC_MIP_UART2(v)                                 OP_FLD_WR(REG_GBC_MINTR_PRI2, 20, 23, v)
    #define  GET_GBC_MIP_UART2()                                  OP_FLD_RD(REG_GBC_MINTR_PRI2, 20, 23)
    #define  RST_GBC_MIP_UART2()                                  OP_FLD_WR(REG_GBC_MINTR_PRI2, 20, 23, 0x0)

    //Field: GBC_MIP_ACU
    #define  FLD_LSB_GBC_MIP_ACU()                                (24)
    #define  FLD_MSB_GBC_MIP_ACU()                                (27)
    #define  FLD_MASK_GBC_MIP_ACU()                               (FLD_MASK(24, 27))
    #define  FLD_MWD_GBC_MIP_ACU(v)                               (FLD_MWD(24, 27, v))
    #define  FLD_MRD_GBC_MIP_ACU(v)                               (FLD_MRD(24, 27, v))
    #define  SET_GBC_MIP_ACU(v)                                   OP_FLD_WR(REG_GBC_MINTR_PRI2, 24, 27, v)
    #define  GET_GBC_MIP_ACU()                                    OP_FLD_RD(REG_GBC_MINTR_PRI2, 24, 27)
    #define  RST_GBC_MIP_ACU()                                    OP_FLD_WR(REG_GBC_MINTR_PRI2, 24, 27, 0x0)

    //Field: GBC_MIP_PMA_PMI
    #define  FLD_LSB_GBC_MIP_PMA_PMI()                            (28)
    #define  FLD_MSB_GBC_MIP_PMA_PMI()                            (31)
    #define  FLD_MASK_GBC_MIP_PMA_PMI()                           (FLD_MASK(28, 31))
    #define  FLD_MWD_GBC_MIP_PMA_PMI(v)                           (FLD_MWD(28, 31, v))
    #define  FLD_MRD_GBC_MIP_PMA_PMI(v)                           (FLD_MRD(28, 31, v))
    #define  SET_GBC_MIP_PMA_PMI(v)                               OP_FLD_WR(REG_GBC_MINTR_PRI2, 28, 31, v)
    #define  GET_GBC_MIP_PMA_PMI()                                OP_FLD_RD(REG_GBC_MINTR_PRI2, 28, 31)
    #define  RST_GBC_MIP_PMA_PMI()                                OP_FLD_WR(REG_GBC_MINTR_PRI2, 28, 31, 0x0)

    //Write-Register Using Field-Name
    #define  WRF_GBC_MINTR_PRI2(MIP_SDMA_CH7,MIP_I2C,MIP_GE,MIP_MDIO_MGDI,MIP_UART1,MIP_UART2,MIP_ACU,MIP_PMA_PMI) \
                (WR_GBC_MINTR_PRI2( \
                  (FLD_MWD_GBC_MIP_SDMA_CH7(MIP_SDMA_CH7))                             | \
                  (FLD_MWD_GBC_MIP_I2C(MIP_I2C))                                       | \
                  (FLD_MWD_GBC_MIP_GE(MIP_GE))                                         | \
                  (FLD_MWD_GBC_MIP_MDIO_MGDI(MIP_MDIO_MGDI))                           | \
                  (FLD_MWD_GBC_MIP_UART1(MIP_UART1))                                   | \
                  (FLD_MWD_GBC_MIP_UART2(MIP_UART2))                                   | \
                  (FLD_MWD_GBC_MIP_ACU(MIP_ACU))                                       | \
                  (FLD_MWD_GBC_MIP_PMA_PMI(MIP_PMA_PMI))                                 \
                ))


#define  REG_GBC_MINTR_PRI3                                       (REG_BASE_GBC + 0x4c)
    //Read/Write-Register Using Address
    #define  RD_GBC_MINTR_PRI3()                                  (REG32(REG_GBC_MINTR_PRI3))
    #define  WR_GBC_MINTR_PRI3(v)                                 (REG32(REG_GBC_MINTR_PRI3) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_GBC_MINTR_PRI3()                           (0xFF)  
    #define  REG_WMASK_GBC_MINTR_PRI3()                           (0xFF)

    //Field: GBC_MIP_GE_GEI
    #define  FLD_LSB_GBC_MIP_GE_GEI()                             (0)
    #define  FLD_MSB_GBC_MIP_GE_GEI()                             (3)
    #define  FLD_MASK_GBC_MIP_GE_GEI()                            (FLD_MASK(0, 3))
    #define  FLD_MWD_GBC_MIP_GE_GEI(v)                            (FLD_MWD(0, 3, v))
    #define  FLD_MRD_GBC_MIP_GE_GEI(v)                            (FLD_MRD(0, 3, v))
    #define  SET_GBC_MIP_GE_GEI(v)                                OP_FLD_WR(REG_GBC_MINTR_PRI3, 0, 3, v)
    #define  GET_GBC_MIP_GE_GEI()                                 OP_FLD_RD(REG_GBC_MINTR_PRI3, 0, 3)
    #define  RST_GBC_MIP_GE_GEI()                                 OP_FLD_WR(REG_GBC_MINTR_PRI3, 0, 3, 0x0)

    //Field: GBC_MIP_ESTMR
    #define  FLD_LSB_GBC_MIP_ESTMR()                              (4)
    #define  FLD_MSB_GBC_MIP_ESTMR()                              (7)
    #define  FLD_MASK_GBC_MIP_ESTMR()                             (FLD_MASK(4, 7))
    #define  FLD_MWD_GBC_MIP_ESTMR(v)                             (FLD_MWD(4, 7, v))
    #define  FLD_MRD_GBC_MIP_ESTMR(v)                             (FLD_MRD(4, 7, v))
    #define  SET_GBC_MIP_ESTMR(v)                                 OP_FLD_WR(REG_GBC_MINTR_PRI3, 4, 7, v)
    #define  GET_GBC_MIP_ESTMR()                                  OP_FLD_RD(REG_GBC_MINTR_PRI3, 4, 7)
    #define  RST_GBC_MIP_ESTMR()                                  OP_FLD_WR(REG_GBC_MINTR_PRI3, 4, 7, 0x0)

    //Write-Register Using Field-Name
    #define  WRF_GBC_MINTR_PRI3(MIP_GE_GEI,MIP_ESTMR) \
                (WR_GBC_MINTR_PRI3( \
                  (FLD_MWD_GBC_MIP_GE_GEI(MIP_GE_GEI))                                 | \
                  (FLD_MWD_GBC_MIP_ESTMR(MIP_ESTMR))                                     \
                ))


//------------------------------------
// DMA
//------------------------------------
#define  REG_GBC_DRQ_EN                                           (REG_BASE_GBC + 0x50)
    //Read/Write-Register Using Address
    #define  RD_GBC_DRQ_EN()                                      (REG32(REG_GBC_DRQ_EN))
    #define  WR_GBC_DRQ_EN(v)                                     (REG32(REG_GBC_DRQ_EN) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_GBC_DRQ_EN()                               (0xFFFF)  
    #define  REG_WMASK_GBC_DRQ_EN()                               (0xFFFF)

    //Field: GBC_DRQ_UART0_RX
    #define  FLD_LSB_GBC_DRQ_UART0_RX()                           (0)
    #define  FLD_MSB_GBC_DRQ_UART0_RX()                           (3)
    #define  FLD_MASK_GBC_DRQ_UART0_RX()                          (FLD_MASK(0, 3))
    #define  FLD_MWD_GBC_DRQ_UART0_RX(v)                          (FLD_MWD(0, 3, v))
    #define  FLD_MRD_GBC_DRQ_UART0_RX(v)                          (FLD_MRD(0, 3, v))
    #define  SET_GBC_DRQ_UART0_RX(v)                              OP_FLD_WR(REG_GBC_DRQ_EN, 0, 3, v)
    #define  GET_GBC_DRQ_UART0_RX()                               OP_FLD_RD(REG_GBC_DRQ_EN, 0, 3)
    #define  RST_GBC_DRQ_UART0_RX()                               OP_FLD_WR(REG_GBC_DRQ_EN, 0, 3, 0x8)

    //Field: GBC_DRQ_UART1_RX
    #define  FLD_LSB_GBC_DRQ_UART1_RX()                           (4)
    #define  FLD_MSB_GBC_DRQ_UART1_RX()                           (7)
    #define  FLD_MASK_GBC_DRQ_UART1_RX()                          (FLD_MASK(4, 7))
    #define  FLD_MWD_GBC_DRQ_UART1_RX(v)                          (FLD_MWD(4, 7, v))
    #define  FLD_MRD_GBC_DRQ_UART1_RX(v)                          (FLD_MRD(4, 7, v))
    #define  SET_GBC_DRQ_UART1_RX(v)                              OP_FLD_WR(REG_GBC_DRQ_EN, 4, 7, v)
    #define  GET_GBC_DRQ_UART1_RX()                               OP_FLD_RD(REG_GBC_DRQ_EN, 4, 7)
    #define  RST_GBC_DRQ_UART1_RX()                               OP_FLD_WR(REG_GBC_DRQ_EN, 4, 7, 0x8)

    //Field: GBC_DRQ_UART2_RX
    #define  FLD_LSB_GBC_DRQ_UART2_RX()                           (8)
    #define  FLD_MSB_GBC_DRQ_UART2_RX()                           (11)
    #define  FLD_MASK_GBC_DRQ_UART2_RX()                          (FLD_MASK(8, 11))
    #define  FLD_MWD_GBC_DRQ_UART2_RX(v)                          (FLD_MWD(8, 11, v))
    #define  FLD_MRD_GBC_DRQ_UART2_RX(v)                          (FLD_MRD(8, 11, v))
    #define  SET_GBC_DRQ_UART2_RX(v)                              OP_FLD_WR(REG_GBC_DRQ_EN, 8, 11, v)
    #define  GET_GBC_DRQ_UART2_RX()                               OP_FLD_RD(REG_GBC_DRQ_EN, 8, 11)
    #define  RST_GBC_DRQ_UART2_RX()                               OP_FLD_WR(REG_GBC_DRQ_EN, 8, 11, 0x8)

    //Field: GBC_DRQ_MDIO_MGDI
    #define  FLD_LSB_GBC_DRQ_MDIO_MGDI()                          (12)
    #define  FLD_MSB_GBC_DRQ_MDIO_MGDI()                          (15)
    #define  FLD_MASK_GBC_DRQ_MDIO_MGDI()                         (FLD_MASK(12, 15))
    #define  FLD_MWD_GBC_DRQ_MDIO_MGDI(v)                         (FLD_MWD(12, 15, v))
    #define  FLD_MRD_GBC_DRQ_MDIO_MGDI(v)                         (FLD_MRD(12, 15, v))
    #define  SET_GBC_DRQ_MDIO_MGDI(v)                             OP_FLD_WR(REG_GBC_DRQ_EN, 12, 15, v)
    #define  GET_GBC_DRQ_MDIO_MGDI()                              OP_FLD_RD(REG_GBC_DRQ_EN, 12, 15)
    #define  RST_GBC_DRQ_MDIO_MGDI()                              OP_FLD_WR(REG_GBC_DRQ_EN, 12, 15, 0x8)

    //Write-Register Using Field-Name
    #define  WRF_GBC_DRQ_EN(DRQ_UART0_RX,DRQ_UART1_RX,DRQ_UART2_RX,DRQ_MDIO_MGDI) \
                (WR_GBC_DRQ_EN( \
                  (FLD_MWD_GBC_DRQ_UART0_RX(DRQ_UART0_RX))                             | \
                  (FLD_MWD_GBC_DRQ_UART1_RX(DRQ_UART1_RX))                             | \
                  (FLD_MWD_GBC_DRQ_UART2_RX(DRQ_UART2_RX))                             | \
                  (FLD_MWD_GBC_DRQ_MDIO_MGDI(DRQ_MDIO_MGDI))                             \
                ))


#define  REG_GBC_DFC_EN                                           (REG_BASE_GBC + 0x54)
    //Read/Write-Register Using Address
    #define  RD_GBC_DFC_EN()                                      (REG32(REG_GBC_DFC_EN))
    #define  WR_GBC_DFC_EN(v)                                     (REG32(REG_GBC_DFC_EN) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_GBC_DFC_EN()                               (0xFFFFFFF)  
    #define  REG_WMASK_GBC_DFC_EN()                               (0xFFFFFFF)

    //Field: GBC_DFC_PMA_PMI_TX
    #define  FLD_LSB_GBC_DFC_PMA_PMI_TX()                         (0)
    #define  FLD_MSB_GBC_DFC_PMA_PMI_TX()                         (3)
    #define  FLD_MASK_GBC_DFC_PMA_PMI_TX()                        (FLD_MASK(0, 3))
    #define  FLD_MWD_GBC_DFC_PMA_PMI_TX(v)                        (FLD_MWD(0, 3, v))
    #define  FLD_MRD_GBC_DFC_PMA_PMI_TX(v)                        (FLD_MRD(0, 3, v))
    #define  SET_GBC_DFC_PMA_PMI_TX(v)                            OP_FLD_WR(REG_GBC_DFC_EN, 0, 3, v)
    #define  GET_GBC_DFC_PMA_PMI_TX()                             OP_FLD_RD(REG_GBC_DFC_EN, 0, 3)
    #define  RST_GBC_DFC_PMA_PMI_TX()                             OP_FLD_WR(REG_GBC_DFC_EN, 0, 3, 0x8)

    //Field: GBC_DFC_PMA_PMI_RX
    #define  FLD_LSB_GBC_DFC_PMA_PMI_RX()                         (4)
    #define  FLD_MSB_GBC_DFC_PMA_PMI_RX()                         (7)
    #define  FLD_MASK_GBC_DFC_PMA_PMI_RX()                        (FLD_MASK(4, 7))
    #define  FLD_MWD_GBC_DFC_PMA_PMI_RX(v)                        (FLD_MWD(4, 7, v))
    #define  FLD_MRD_GBC_DFC_PMA_PMI_RX(v)                        (FLD_MRD(4, 7, v))
    #define  SET_GBC_DFC_PMA_PMI_RX(v)                            OP_FLD_WR(REG_GBC_DFC_EN, 4, 7, v)
    #define  GET_GBC_DFC_PMA_PMI_RX()                             OP_FLD_RD(REG_GBC_DFC_EN, 4, 7)
    #define  RST_GBC_DFC_PMA_PMI_RX()                             OP_FLD_WR(REG_GBC_DFC_EN, 4, 7, 0x8)

    //Field: GBC_DFC_ACU_CRYPT_TX
    #define  FLD_LSB_GBC_DFC_ACU_CRYPT_TX()                       (8)
    #define  FLD_MSB_GBC_DFC_ACU_CRYPT_TX()                       (11)
    #define  FLD_MASK_GBC_DFC_ACU_CRYPT_TX()                      (FLD_MASK(8, 11))
    #define  FLD_MWD_GBC_DFC_ACU_CRYPT_TX(v)                      (FLD_MWD(8, 11, v))
    #define  FLD_MRD_GBC_DFC_ACU_CRYPT_TX(v)                      (FLD_MRD(8, 11, v))
    #define  SET_GBC_DFC_ACU_CRYPT_TX(v)                          OP_FLD_WR(REG_GBC_DFC_EN, 8, 11, v)
    #define  GET_GBC_DFC_ACU_CRYPT_TX()                           OP_FLD_RD(REG_GBC_DFC_EN, 8, 11)
    #define  RST_GBC_DFC_ACU_CRYPT_TX()                           OP_FLD_WR(REG_GBC_DFC_EN, 8, 11, 0x8)

    //Field: GBC_DFC_ACU_CRYPT_RX
    #define  FLD_LSB_GBC_DFC_ACU_CRYPT_RX()                       (12)
    #define  FLD_MSB_GBC_DFC_ACU_CRYPT_RX()                       (15)
    #define  FLD_MASK_GBC_DFC_ACU_CRYPT_RX()                      (FLD_MASK(12, 15))
    #define  FLD_MWD_GBC_DFC_ACU_CRYPT_RX(v)                      (FLD_MWD(12, 15, v))
    #define  FLD_MRD_GBC_DFC_ACU_CRYPT_RX(v)                      (FLD_MRD(12, 15, v))
    #define  SET_GBC_DFC_ACU_CRYPT_RX(v)                          OP_FLD_WR(REG_GBC_DFC_EN, 12, 15, v)
    #define  GET_GBC_DFC_ACU_CRYPT_RX()                           OP_FLD_RD(REG_GBC_DFC_EN, 12, 15)
    #define  RST_GBC_DFC_ACU_CRYPT_RX()                           OP_FLD_WR(REG_GBC_DFC_EN, 12, 15, 0x8)

    //Field: GBC_DFC_ACU_CRC_RX
    #define  FLD_LSB_GBC_DFC_ACU_CRC_RX()                         (16)
    #define  FLD_MSB_GBC_DFC_ACU_CRC_RX()                         (19)
    #define  FLD_MASK_GBC_DFC_ACU_CRC_RX()                        (FLD_MASK(16, 19))
    #define  FLD_MWD_GBC_DFC_ACU_CRC_RX(v)                        (FLD_MWD(16, 19, v))
    #define  FLD_MRD_GBC_DFC_ACU_CRC_RX(v)                        (FLD_MRD(16, 19, v))
    #define  SET_GBC_DFC_ACU_CRC_RX(v)                            OP_FLD_WR(REG_GBC_DFC_EN, 16, 19, v)
    #define  GET_GBC_DFC_ACU_CRC_RX()                             OP_FLD_RD(REG_GBC_DFC_EN, 16, 19)
    #define  RST_GBC_DFC_ACU_CRC_RX()                             OP_FLD_WR(REG_GBC_DFC_EN, 16, 19, 0x8)

    //Field: GBC_DFC_GE_GEI_RX
    #define  FLD_LSB_GBC_DFC_GE_GEI_RX()                          (20)
    #define  FLD_MSB_GBC_DFC_GE_GEI_RX()                          (23)
    #define  FLD_MASK_GBC_DFC_GE_GEI_RX()                         (FLD_MASK(20, 23))
    #define  FLD_MWD_GBC_DFC_GE_GEI_RX(v)                         (FLD_MWD(20, 23, v))
    #define  FLD_MRD_GBC_DFC_GE_GEI_RX(v)                         (FLD_MRD(20, 23, v))
    #define  SET_GBC_DFC_GE_GEI_RX(v)                             OP_FLD_WR(REG_GBC_DFC_EN, 20, 23, v)
    #define  GET_GBC_DFC_GE_GEI_RX()                              OP_FLD_RD(REG_GBC_DFC_EN, 20, 23)
    #define  RST_GBC_DFC_GE_GEI_RX()                              OP_FLD_WR(REG_GBC_DFC_EN, 20, 23, 0x8)

    //Field: GBC_DFC_GE_GEI_TX
    #define  FLD_LSB_GBC_DFC_GE_GEI_TX()                          (24)
    #define  FLD_MSB_GBC_DFC_GE_GEI_TX()                          (27)
    #define  FLD_MASK_GBC_DFC_GE_GEI_TX()                         (FLD_MASK(24, 27))
    #define  FLD_MWD_GBC_DFC_GE_GEI_TX(v)                         (FLD_MWD(24, 27, v))
    #define  FLD_MRD_GBC_DFC_GE_GEI_TX(v)                         (FLD_MRD(24, 27, v))
    #define  SET_GBC_DFC_GE_GEI_TX(v)                             OP_FLD_WR(REG_GBC_DFC_EN, 24, 27, v)
    #define  GET_GBC_DFC_GE_GEI_TX()                              OP_FLD_RD(REG_GBC_DFC_EN, 24, 27)
    #define  RST_GBC_DFC_GE_GEI_TX()                              OP_FLD_WR(REG_GBC_DFC_EN, 24, 27, 0x8)

    //Write-Register Using Field-Name
    #define  WRF_GBC_DFC_EN(DFC_PMA_PMI_TX,DFC_PMA_PMI_RX,DFC_ACU_CRYPT_TX,DFC_ACU_CRYPT_RX,DFC_ACU_CRC_RX,DFC_GE_GEI_RX,DFC_GE_GEI_TX) \
                (WR_GBC_DFC_EN( \
                  (FLD_MWD_GBC_DFC_PMA_PMI_TX(DFC_PMA_PMI_TX))                         | \
                  (FLD_MWD_GBC_DFC_PMA_PMI_RX(DFC_PMA_PMI_RX))                         | \
                  (FLD_MWD_GBC_DFC_ACU_CRYPT_TX(DFC_ACU_CRYPT_TX))                     | \
                  (FLD_MWD_GBC_DFC_ACU_CRYPT_RX(DFC_ACU_CRYPT_RX))                     | \
                  (FLD_MWD_GBC_DFC_ACU_CRC_RX(DFC_ACU_CRC_RX))                         | \
                  (FLD_MWD_GBC_DFC_GE_GEI_RX(DFC_GE_GEI_RX))                           | \
                  (FLD_MWD_GBC_DFC_GE_GEI_TX(DFC_GE_GEI_TX))                             \
                ))


//------------------------------------
// Bus
//------------------------------------
#define  REG_GBC_AHB_ERR_EN                                       (REG_BASE_GBC + 0x60)
    //Read/Write-Register Using Address
    #define  RD_GBC_AHB_ERR_EN()                                  (REG32(REG_GBC_AHB_ERR_EN))
    #define  WR_GBC_AHB_ERR_EN(v)                                 (REG32(REG_GBC_AHB_ERR_EN) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_GBC_AHB_ERR_EN()                           (0x1)  
    #define  REG_WMASK_GBC_AHB_ERR_EN()                           (0x1)

    //Field: GBC_AHB_ERR_EN
    #define  FLD_LSB_GBC_AHB_ERR_EN()                             (0)
    #define  FLD_MSB_GBC_AHB_ERR_EN()                             (0)
    #define  FLD_MASK_GBC_AHB_ERR_EN()                            (FLD_MASK(0, 0))
    #define  FLD_MWD_GBC_AHB_ERR_EN(v)                            (FLD_MWD(0, 0, v))
    #define  FLD_MRD_GBC_AHB_ERR_EN(v)                            (FLD_MRD(0, 0, v))
    #define  SET_GBC_AHB_ERR_EN(v)                                OP_FLD_WR_EXC(REG_GBC_AHB_ERR_EN, 0, 0, v)
    #define  GET_GBC_AHB_ERR_EN()                                 OP_FLD_RD(REG_GBC_AHB_ERR_EN, 0, 0)
    #define  RST_GBC_AHB_ERR_EN()                                 OP_FLD_WR_EXC(REG_GBC_AHB_ERR_EN, 0, 0, 0x0)

    //Write-Register Using Field-Name
    #define  WRF_GBC_AHB_ERR_EN(AHB_ERR_EN) \
                (WR_GBC_AHB_ERR_EN( \
                  (FLD_MWD_GBC_AHB_ERR_EN(AHB_ERR_EN))                                   \
                ))


#define  REG_GBC_AHB_TIMEOUT                                      (REG_BASE_GBC + 0x64)
    //Read/Write-Register Using Address
    #define  RD_GBC_AHB_TIMEOUT()                                 (REG32(REG_GBC_AHB_TIMEOUT))
    #define  WR_GBC_AHB_TIMEOUT(v)                                (REG32(REG_GBC_AHB_TIMEOUT) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_GBC_AHB_TIMEOUT()                          (0xFFFFFFFF)  
    #define  REG_WMASK_GBC_AHB_TIMEOUT()                          (0xFFFFFFFF)

    //Field: GBC_AHB_TIMEOUT
    #define  FLD_LSB_GBC_AHB_TIMEOUT()                            (0)
    #define  FLD_MSB_GBC_AHB_TIMEOUT()                            (31)
    #define  FLD_MASK_GBC_AHB_TIMEOUT()                           (FLD_MASK(0, 31))
    #define  FLD_MWD_GBC_AHB_TIMEOUT(v)                           (FLD_MWD(0, 31, v))
    #define  FLD_MRD_GBC_AHB_TIMEOUT(v)                           (FLD_MRD(0, 31, v))
    #define  SET_GBC_AHB_TIMEOUT(v)                               OP_FLD_WR_EXC(REG_GBC_AHB_TIMEOUT, 0, 31, v)
    #define  GET_GBC_AHB_TIMEOUT()                                OP_FLD_RD(REG_GBC_AHB_TIMEOUT, 0, 31)
    #define  RST_GBC_AHB_TIMEOUT()                                OP_FLD_WR_EXC(REG_GBC_AHB_TIMEOUT, 0, 31, 0x10000000)

    //Write-Register Using Field-Name
    #define  WRF_GBC_AHB_TIMEOUT(AHB_TIMEOUT) \
                (WR_GBC_AHB_TIMEOUT( \
                  (FLD_MWD_GBC_AHB_TIMEOUT(AHB_TIMEOUT))                                 \
                ))


#define  REG_GBC_LRAM_BANK_PRI                                    (REG_BASE_GBC + 0x68)
    //Read/Write-Register Using Address
    #define  RD_GBC_LRAM_BANK_PRI()                               (REG32(REG_GBC_LRAM_BANK_PRI))
    #define  WR_GBC_LRAM_BANK_PRI(v)                              (REG32(REG_GBC_LRAM_BANK_PRI) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_GBC_LRAM_BANK_PRI()                        (0xF)  
    #define  REG_WMASK_GBC_LRAM_BANK_PRI()                        (0xF)

    //Field: GBC_LRAM_BANK_PRI
    #define  FLD_LSB_GBC_LRAM_BANK_PRI()                          (0)
    #define  FLD_MSB_GBC_LRAM_BANK_PRI()                          (3)
    #define  FLD_MASK_GBC_LRAM_BANK_PRI()                         (FLD_MASK(0, 3))
    #define  FLD_MWD_GBC_LRAM_BANK_PRI(v)                         (FLD_MWD(0, 3, v))
    #define  FLD_MRD_GBC_LRAM_BANK_PRI(v)                         (FLD_MRD(0, 3, v))
    #define  SET_GBC_LRAM_BANK_PRI(v)                             OP_FLD_WR_EXC(REG_GBC_LRAM_BANK_PRI, 0, 3, v)
    #define  GET_GBC_LRAM_BANK_PRI()                              OP_FLD_RD(REG_GBC_LRAM_BANK_PRI, 0, 3)
    #define  RST_GBC_LRAM_BANK_PRI()                              OP_FLD_WR_EXC(REG_GBC_LRAM_BANK_PRI, 0, 3, 0x0)

    //Write-Register Using Field-Name
    #define  WRF_GBC_LRAM_BANK_PRI(LRAM_BANK_PRI) \
                (WR_GBC_LRAM_BANK_PRI( \
                  (FLD_MWD_GBC_LRAM_BANK_PRI(LRAM_BANK_PRI))                             \
                ))


//------------------------------------
// GBC Debug
//------------------------------------
#define  REG_GBC_DEBUG_MODE                                       (REG_BASE_GBC + 0x90)
    //Read/Write-Register Using Address
    #define  RD_GBC_DEBUG_MODE()                                  (REG32(REG_GBC_DEBUG_MODE))
    #define  WR_GBC_DEBUG_MODE(v)                                 (REG32(REG_GBC_DEBUG_MODE) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_GBC_DEBUG_MODE()                           (0x1)  
    #define  REG_WMASK_GBC_DEBUG_MODE()                           (0x1)

    //Field: GBC_DEBUG_MODE
    #define  FLD_LSB_GBC_DEBUG_MODE()                             (0)
    #define  FLD_MSB_GBC_DEBUG_MODE()                             (0)
    #define  FLD_MASK_GBC_DEBUG_MODE()                            (FLD_MASK(0, 0))
    #define  FLD_MWD_GBC_DEBUG_MODE(v)                            (FLD_MWD(0, 0, v))
    #define  FLD_MRD_GBC_DEBUG_MODE(v)                            (FLD_MRD(0, 0, v))
    #define  SET_GBC_DEBUG_MODE(v)                                OP_FLD_WR_EXC(REG_GBC_DEBUG_MODE, 0, 0, v)
    #define  GET_GBC_DEBUG_MODE()                                 OP_FLD_RD(REG_GBC_DEBUG_MODE, 0, 0)
    #define  RST_GBC_DEBUG_MODE()                                 OP_FLD_WR_EXC(REG_GBC_DEBUG_MODE, 0, 0, 0x1)

    //Write-Register Using Field-Name
    #define  WRF_GBC_DEBUG_MODE(DEBUG_MODE) \
                (WR_GBC_DEBUG_MODE( \
                  (FLD_MWD_GBC_DEBUG_MODE(DEBUG_MODE))                                   \
                ))


#define  REG_GBC_DEBUG_STA                                        (REG_BASE_GBC + 0x94)
    //Read/Write-Register Using Address
    #define  RD_GBC_DEBUG_STA()                                   (REG32(REG_GBC_DEBUG_STA))
    #define  WR_GBC_DEBUG_STA(v)                                  (REG32(REG_GBC_DEBUG_STA) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_GBC_DEBUG_STA()                            (0x73F01)  
    #define  REG_WMASK_GBC_DEBUG_STA()                            (0x1)

    //Field: GBC_CLK_DIV_ERR_CLR
    #define  FLD_LSB_GBC_CLK_DIV_ERR_CLR()                        (0)
    #define  FLD_MSB_GBC_CLK_DIV_ERR_CLR()                        (0)
    #define  FLD_MASK_GBC_CLK_DIV_ERR_CLR()                       (FLD_MASK(0, 0))
    #define  FLD_MWD_GBC_CLK_DIV_ERR_CLR(v)                       (FLD_MWD(0, 0, v))
    #define  FLD_MRD_GBC_CLK_DIV_ERR_CLR(v)                       (FLD_MRD(0, 0, v))
    #define  SET_GBC_CLK_DIV_ERR_CLR(v)                           OP_FLD_WR_EXC(REG_GBC_DEBUG_STA, 0, 0, v)
    #define  GET_GBC_CLK_DIV_ERR_CLR()                            OP_FLD_RD(REG_GBC_DEBUG_STA, 0, 0)
    #define  RST_GBC_CLK_DIV_ERR_CLR()                            OP_FLD_WR_EXC(REG_GBC_DEBUG_STA, 0, 0, 0x0)

    //Field: GBC_CPU_CLK_ERR
    #define  FLD_LSB_GBC_CPU_CLK_ERR()                            (8)
    #define  FLD_MSB_GBC_CPU_CLK_ERR()                            (8)
    #define  FLD_MASK_GBC_CPU_CLK_ERR()                           (FLD_MASK(8, 8))
    #define  FLD_MWD_GBC_CPU_CLK_ERR(v)                           (FLD_MWD(8, 8, v))
    #define  FLD_MRD_GBC_CPU_CLK_ERR(v)                           (FLD_MRD(8, 8, v))
    #define  GET_GBC_CPU_CLK_ERR()                                OP_FLD_RD(REG_GBC_DEBUG_STA, 8, 8)

    //Field: GBC_GE_SYS_CLK_ERR
    #define  FLD_LSB_GBC_GE_SYS_CLK_ERR()                         (9)
    #define  FLD_MSB_GBC_GE_SYS_CLK_ERR()                         (9)
    #define  FLD_MASK_GBC_GE_SYS_CLK_ERR()                        (FLD_MASK(9, 9))
    #define  FLD_MWD_GBC_GE_SYS_CLK_ERR(v)                        (FLD_MWD(9, 9, v))
    #define  FLD_MRD_GBC_GE_SYS_CLK_ERR(v)                        (FLD_MRD(9, 9, v))
    #define  GET_GBC_GE_SYS_CLK_ERR()                             OP_FLD_RD(REG_GBC_DEBUG_STA, 9, 9)

    //Field: GBC_MCLK_ERR
    #define  FLD_LSB_GBC_MCLK_ERR()                               (10)
    #define  FLD_MSB_GBC_MCLK_ERR()                               (10)
    #define  FLD_MASK_GBC_MCLK_ERR()                              (FLD_MASK(10, 10))
    #define  FLD_MWD_GBC_MCLK_ERR(v)                              (FLD_MWD(10, 10, v))
    #define  FLD_MRD_GBC_MCLK_ERR(v)                              (FLD_MRD(10, 10, v))
    #define  GET_GBC_MCLK_ERR()                                   OP_FLD_RD(REG_GBC_DEBUG_STA, 10, 10)

    //Field: GBC_PCLK0_ERR
    #define  FLD_LSB_GBC_PCLK0_ERR()                              (11)
    #define  FLD_MSB_GBC_PCLK0_ERR()                              (11)
    #define  FLD_MASK_GBC_PCLK0_ERR()                             (FLD_MASK(11, 11))
    #define  FLD_MWD_GBC_PCLK0_ERR(v)                             (FLD_MWD(11, 11, v))
    #define  FLD_MRD_GBC_PCLK0_ERR(v)                             (FLD_MRD(11, 11, v))
    #define  GET_GBC_PCLK0_ERR()                                  OP_FLD_RD(REG_GBC_DEBUG_STA, 11, 11)

    //Field: GBC_PCLK1_ERR
    #define  FLD_LSB_GBC_PCLK1_ERR()                              (12)
    #define  FLD_MSB_GBC_PCLK1_ERR()                              (12)
    #define  FLD_MASK_GBC_PCLK1_ERR()                             (FLD_MASK(12, 12))
    #define  FLD_MWD_GBC_PCLK1_ERR(v)                             (FLD_MWD(12, 12, v))
    #define  FLD_MRD_GBC_PCLK1_ERR(v)                             (FLD_MRD(12, 12, v))
    #define  GET_GBC_PCLK1_ERR()                                  OP_FLD_RD(REG_GBC_DEBUG_STA, 12, 12)

    //Field: GBC_PCLK2_ERR
    #define  FLD_LSB_GBC_PCLK2_ERR()                              (13)
    #define  FLD_MSB_GBC_PCLK2_ERR()                              (13)
    #define  FLD_MASK_GBC_PCLK2_ERR()                             (FLD_MASK(13, 13))
    #define  FLD_MWD_GBC_PCLK2_ERR(v)                             (FLD_MWD(13, 13, v))
    #define  FLD_MRD_GBC_PCLK2_ERR(v)                             (FLD_MRD(13, 13, v))
    #define  GET_GBC_PCLK2_ERR()                                  OP_FLD_RD(REG_GBC_DEBUG_STA, 13, 13)

    //Field: GBC_RATE_PHY0_ERR
    #define  FLD_LSB_GBC_RATE_PHY0_ERR()                          (16)
    #define  FLD_MSB_GBC_RATE_PHY0_ERR()                          (16)
    #define  FLD_MASK_GBC_RATE_PHY0_ERR()                         (FLD_MASK(16, 16))
    #define  FLD_MWD_GBC_RATE_PHY0_ERR(v)                         (FLD_MWD(16, 16, v))
    #define  FLD_MRD_GBC_RATE_PHY0_ERR(v)                         (FLD_MRD(16, 16, v))
    #define  GET_GBC_RATE_PHY0_ERR()                              OP_FLD_RD(REG_GBC_DEBUG_STA, 16, 16)

    //Field: GBC_RATE_PHY1_ERR
    #define  FLD_LSB_GBC_RATE_PHY1_ERR()                          (17)
    #define  FLD_MSB_GBC_RATE_PHY1_ERR()                          (17)
    #define  FLD_MASK_GBC_RATE_PHY1_ERR()                         (FLD_MASK(17, 17))
    #define  FLD_MWD_GBC_RATE_PHY1_ERR(v)                         (FLD_MWD(17, 17, v))
    #define  FLD_MRD_GBC_RATE_PHY1_ERR(v)                         (FLD_MRD(17, 17, v))
    #define  GET_GBC_RATE_PHY1_ERR()                              OP_FLD_RD(REG_GBC_DEBUG_STA, 17, 17)

    //Field: GBC_RATE_PHY2_ERR
    #define  FLD_LSB_GBC_RATE_PHY2_ERR()                          (18)
    #define  FLD_MSB_GBC_RATE_PHY2_ERR()                          (18)
    #define  FLD_MASK_GBC_RATE_PHY2_ERR()                         (FLD_MASK(18, 18))
    #define  FLD_MWD_GBC_RATE_PHY2_ERR(v)                         (FLD_MWD(18, 18, v))
    #define  FLD_MRD_GBC_RATE_PHY2_ERR(v)                         (FLD_MRD(18, 18, v))
    #define  GET_GBC_RATE_PHY2_ERR()                              OP_FLD_RD(REG_GBC_DEBUG_STA, 18, 18)

    //Write-Register Using Field-Name
    #define  WRF_GBC_DEBUG_STA(CLK_DIV_ERR_CLR,CPU_CLK_ERR,GE_SYS_CLK_ERR,MCLK_ERR,PCLK0_ERR,PCLK1_ERR,PCLK2_ERR,RATE_PHY0_ERR,RATE_PHY1_ERR,RATE_PHY2_ERR) \
                (WR_GBC_DEBUG_STA( \
                  (FLD_MWD_GBC_CLK_DIV_ERR_CLR(CLK_DIV_ERR_CLR))                         \
                ))


//------------------------------------
// Clock Gate
//------------------------------------
#define  REG_GBC_REG_BUS_CLK_CFG                                  (REG_BASE_GBC + 0xa0)
    //Read/Write-Register Using Address
    #define  RD_GBC_REG_BUS_CLK_CFG()                             (REG32(REG_GBC_REG_BUS_CLK_CFG))
    #define  WR_GBC_REG_BUS_CLK_CFG(v)                            (REG32(REG_GBC_REG_BUS_CLK_CFG) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_GBC_REG_BUS_CLK_CFG()                      (0x1)  
    #define  REG_WMASK_GBC_REG_BUS_CLK_CFG()                      (0x1)

    //Field: GBC_REG_BUS_CLK_GATE_MODE
    #define  FLD_LSB_GBC_REG_BUS_CLK_GATE_MODE()                  (0)
    #define  FLD_MSB_GBC_REG_BUS_CLK_GATE_MODE()                  (0)
    #define  FLD_MASK_GBC_REG_BUS_CLK_GATE_MODE()                 (FLD_MASK(0, 0))
    #define  FLD_MWD_GBC_REG_BUS_CLK_GATE_MODE(v)                 (FLD_MWD(0, 0, v))
    #define  FLD_MRD_GBC_REG_BUS_CLK_GATE_MODE(v)                 (FLD_MRD(0, 0, v))
    #define  SET_GBC_REG_BUS_CLK_GATE_MODE(v)                     OP_FLD_WR_EXC(REG_GBC_REG_BUS_CLK_CFG, 0, 0, v)
    #define  GET_GBC_REG_BUS_CLK_GATE_MODE()                      OP_FLD_RD(REG_GBC_REG_BUS_CLK_CFG, 0, 0)
    #define  RST_GBC_REG_BUS_CLK_GATE_MODE()                      OP_FLD_WR_EXC(REG_GBC_REG_BUS_CLK_CFG, 0, 0, 0x0)

    //Write-Register Using Field-Name
    #define  WRF_GBC_REG_BUS_CLK_CFG(REG_BUS_CLK_GATE_MODE) \
                (WR_GBC_REG_BUS_CLK_CFG( \
                  (FLD_MWD_GBC_REG_BUS_CLK_GATE_MODE(REG_BUS_CLK_GATE_MODE))             \
                ))


//------------------------------------
// Chip ID
//------------------------------------
#define  REG_GBC_CHIP_ID                                          (REG_BASE_GBC + 0xf0)
    //Read/Write-Register Using Address
    #define  RD_GBC_CHIP_ID()                                     (REG32(REG_GBC_CHIP_ID))
    #define  WR_GBC_CHIP_ID(v)                                    (REG32(REG_GBC_CHIP_ID) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_GBC_CHIP_ID()                              (0xFFFFFFFF)  
    #define  REG_WMASK_GBC_CHIP_ID()                              (0x0)

    //Field: GBC_CHIP_ID
    #define  FLD_LSB_GBC_CHIP_ID()                                (0)
    #define  FLD_MSB_GBC_CHIP_ID()                                (31)
    #define  FLD_MASK_GBC_CHIP_ID()                               (FLD_MASK(0, 31))
    #define  FLD_MWD_GBC_CHIP_ID(v)                               (FLD_MWD(0, 31, v))
    #define  FLD_MRD_GBC_CHIP_ID(v)                               (FLD_MRD(0, 31, v))
    #define  GET_GBC_CHIP_ID()                                    OP_FLD_RD(REG_GBC_CHIP_ID, 0, 31)

    //Write-Register Using Field-Name
    #define  WRF_GBC_CHIP_ID(CHIP_ID) \
                (WR_GBC_CHIP_ID( \
   \
                ))



#endif /*__LIGHTELF_GBC_REG_H__*/
// vim:ft=c:nowrap:noma
