std=$RDI_DATADIR/xsim/vhdl/std
ieee=$RDI_DATADIR/xsim/vhdl/ieee
ieee_proposed=$RDI_DATADIR/xsim/vhdl/ieee_proposed
vl=$RDI_DATADIR/xsim/vhdl/vl
synopsys=$RDI_DATADIR/xsim/vhdl/synopsys
secureip=$RDI_DATADIR/xsim/verilog/secureip
unisim=$RDI_DATADIR/xsim/vhdl/unisim
unimacro=$RDI_DATADIR/xsim/vhdl/unimacro
unifast=$RDI_DATADIR/xsim/vhdl/unifast
unisims_ver=$RDI_DATADIR/xsim/verilog/unisims_ver
unimacro_ver=$RDI_DATADIR/xsim/verilog/unimacro_ver
unifast_ver=$RDI_DATADIR/xsim/verilog/unifast_ver
simprims_ver=$RDI_DATADIR/xsim/verilog/simprims_ver
bsip_v1_1_0=$RDI_DATADIR/xsim/ip/bsip_v1_1_0
v_dpt3190_v1_0_0=$RDI_DATADIR/xsim/ip/v_dpt3190_v1_0_0
axis_subset_converter_v1_1_11=$RDI_DATADIR/xsim/ip/axis_subset_converter_v1_1_11
xbip_bram18k_v3_0_3=$RDI_DATADIR/xsim/ip/xbip_bram18k_v3_0_3
mii_to_rmii_v2_0_13=$RDI_DATADIR/xsim/ip/mii_to_rmii_v2_0_13
axis_switch_v1_1_11=$RDI_DATADIR/xsim/ip/axis_switch_v1_1_11
quadsgmii_v3_3_7=$RDI_DATADIR/xsim/ip/quadsgmii_v3_3_7
c_counter_binary_v12_0_10=$RDI_DATADIR/xsim/ip/c_counter_binary_v12_0_10
fifo_generator_v13_1_3=$RDI_DATADIR/xsim/ip/fifo_generator_v13_1_3
v_csc_v1_0_5=$RDI_DATADIR/xsim/ip/v_csc_v1_0_5
axi_crossbar_v2_1_12=$RDI_DATADIR/xsim/ip/axi_crossbar_v2_1_12
high_speed_selectio_wiz_v3_1_1=$RDI_DATADIR/xsim/ip/high_speed_selectio_wiz_v3_1_1
gtwizard_ultrascale_v1_5_4=$RDI_DATADIR/xsim/ip/gtwizard_ultrascale_v1_5_4
xxv_ethernet_v2_0_1=$RDI_DATADIR/xsim/ip/xxv_ethernet_v2_0_1
c_mux_bus_v12_0_3=$RDI_DATADIR/xsim/ip/c_mux_bus_v12_0_3
axi_perf_mon_v5_0_13=$RDI_DATADIR/xsim/ip/axi_perf_mon_v5_0_13
axi_uartlite_v2_0_15=$RDI_DATADIR/xsim/ip/axi_uartlite_v2_0_15
v_ccm_v6_0_12=$RDI_DATADIR/xsim/ip/v_ccm_v6_0_12
xhmc_v1_0_1=$RDI_DATADIR/xsim/ip/xhmc_v1_0_1
dds_compiler_v6_0_13=$RDI_DATADIR/xsim/ip/dds_compiler_v6_0_13
mailbox_v2_1_7=$RDI_DATADIR/xsim/ip/mailbox_v2_1_7
xbip_dsp48_wrapper_v3_0_4=$RDI_DATADIR/xsim/ip/xbip_dsp48_wrapper_v3_0_4
v_deinterlacer_v4_0_11=$RDI_DATADIR/xsim/ip/v_deinterlacer_v4_0_11
g975_efec_i4_v1_0_13=$RDI_DATADIR/xsim/ip/g975_efec_i4_v1_0_13
lte_3gpp_mimo_encoder_v4_0_11=$RDI_DATADIR/xsim/ip/lte_3gpp_mimo_encoder_v4_0_11
v_dpt4175_v1_0_0=$RDI_DATADIR/xsim/ip/v_dpt4175_v1_0_0
xbip_accum_v3_0_3=$RDI_DATADIR/xsim/ip/xbip_accum_v3_0_3
tcc_encoder_3gpplte_v4_0_11=$RDI_DATADIR/xsim/ip/tcc_encoder_3gpplte_v4_0_11
xbip_dsp48_macro_v3_0_13=$RDI_DATADIR/xsim/ip/xbip_dsp48_macro_v3_0_13
c_reg_fd_v12_0_3=$RDI_DATADIR/xsim/ip/c_reg_fd_v12_0_3
div_gen_v5_1_11=$RDI_DATADIR/xsim/ip/div_gen_v5_1_11
mipi_csi2_rx_ctrl_v1_0_5=$RDI_DATADIR/xsim/ip/mipi_csi2_rx_ctrl_v1_0_5
v_voip_packetizer56_v1_0_3=$RDI_DATADIR/xsim/ip/v_voip_packetizer56_v1_0_3
axi_gpio_v2_0_13=$RDI_DATADIR/xsim/ip/axi_gpio_v2_0_13
jtag_axi=$RDI_DATADIR/xsim/ip/jtag_axi
axi_dwidth_converter_v2_1_11=$RDI_DATADIR/xsim/ip/axi_dwidth_converter_v2_1_11
axi_vdma_v6_2_10=$RDI_DATADIR/xsim/ip/axi_vdma_v6_2_10
can_v5_0_14=$RDI_DATADIR/xsim/ip/can_v5_0_14
axi_master_burst_v2_0_7=$RDI_DATADIR/xsim/ip/axi_master_burst_v2_0_7
hdcp22_cipher_v1_0_0=$RDI_DATADIR/xsim/ip/hdcp22_cipher_v1_0_0
videoaxi4s_bridge_v1_0_4=$RDI_DATADIR/xsim/ip/videoaxi4s_bridge_v1_0_4
axi_uart16550_v2_0_13=$RDI_DATADIR/xsim/ip/axi_uart16550_v2_0_13
c_accum_v12_0_10=$RDI_DATADIR/xsim/ip/c_accum_v12_0_10
v_smpte2022_56_tx_v4_0_9=$RDI_DATADIR/xsim/ip/v_smpte2022_56_tx_v4_0_9
v_hdmi_rx_v1_1_0=$RDI_DATADIR/xsim/ip/v_hdmi_rx_v1_1_0
pc_cfr_v6_0_5=$RDI_DATADIR/xsim/ip/pc_cfr_v6_0_5
hdcp22_rng_v1_0_1=$RDI_DATADIR/xsim/ip/hdcp22_rng_v1_0_1
flexo_100g_rs_fec_v1_0_1=$RDI_DATADIR/xsim/ip/flexo_100g_rs_fec_v1_0_1
axi_tft_v2_0_15=$RDI_DATADIR/xsim/ip/axi_tft_v2_0_15
v_voip_decap_v1_0_3=$RDI_DATADIR/xsim/ip/v_voip_decap_v1_0_3
v_osd_v6_0_13=$RDI_DATADIR/xsim/ip/v_osd_v6_0_13
rs_toolbox_v9_0_3=$RDI_DATADIR/xsim/ip/rs_toolbox_v9_0_3
xbip_dsp48_mult_v3_0_3=$RDI_DATADIR/xsim/ip/xbip_dsp48_mult_v3_0_3
axi_protocol_converter_v2_1_11=$RDI_DATADIR/xsim/ip/axi_protocol_converter_v2_1_11
fc32_rs_fec_v1_0_1=$RDI_DATADIR/xsim/ip/fc32_rs_fec_v1_0_1
axi_hwicap_v3_0_15=$RDI_DATADIR/xsim/ip/axi_hwicap_v3_0_15
axis_combiner_v1_1_10=$RDI_DATADIR/xsim/ip/axis_combiner_v1_1_10
canfd_v1_0_4=$RDI_DATADIR/xsim/ip/canfd_v1_0_4
cordic_v6_0_11=$RDI_DATADIR/xsim/ip/cordic_v6_0_11
axi_traffic_gen_v2_0_12=$RDI_DATADIR/xsim/ip/axi_traffic_gen_v2_0_12
v_smpte2022_12_tx_v2_0_8=$RDI_DATADIR/xsim/ip/v_smpte2022_12_tx_v2_0_8
v_cfa_v7_0_11=$RDI_DATADIR/xsim/ip/v_cfa_v7_0_11
axi_amm_bridge_v1_0_1=$RDI_DATADIR/xsim/ip/axi_amm_bridge_v1_0_1
v_vid_in_axi4s_v4_0_5=$RDI_DATADIR/xsim/ip/v_vid_in_axi4s_v4_0_5
pc_cfr_v6_1_0=$RDI_DATADIR/xsim/ip/pc_cfr_v6_1_0
lib_pkg_v1_0_2=$RDI_DATADIR/xsim/ip/lib_pkg_v1_0_2
v_cresample_v4_0_11=$RDI_DATADIR/xsim/ip/v_cresample_v4_0_11
in_system_ibert_v1_0_1=$RDI_DATADIR/xsim/ip/in_system_ibert_v1_0_1
v_voip_depacketizer56_v1_0_3=$RDI_DATADIR/xsim/ip/v_voip_depacketizer56_v1_0_3
axi_interconnect_v1_7_12=$RDI_DATADIR/xsim/ip/axi_interconnect_v1_7_12
fir_compiler_v7_2_7=$RDI_DATADIR/xsim/ip/fir_compiler_v7_2_7
axi_bram_ctrl_v4_0_10=$RDI_DATADIR/xsim/ip/axi_bram_ctrl_v4_0_10
v_ycrcb2rgb_v7_1_10=$RDI_DATADIR/xsim/ip/v_ycrcb2rgb_v7_1_10
lmb_bram_if_cntlr_v4_0_10=$RDI_DATADIR/xsim/ip/lmb_bram_if_cntlr_v4_0_10
blk_mem_gen_v8_2_6=$RDI_DATADIR/xsim/ip/blk_mem_gen_v8_2_6
g709_rs_decoder_v2_2_3=$RDI_DATADIR/xsim/ip/g709_rs_decoder_v2_2_3
axi_data_fifo_v2_1_10=$RDI_DATADIR/xsim/ip/axi_data_fifo_v2_1_10
convolution_v9_0_11=$RDI_DATADIR/xsim/ip/convolution_v9_0_11
xbip_multadd_v3_0_10=$RDI_DATADIR/xsim/ip/xbip_multadd_v3_0_10
gtwizard_ultrascale_v1_6_5=$RDI_DATADIR/xsim/ip/gtwizard_ultrascale_v1_6_5
mdm_v3_2_8=$RDI_DATADIR/xsim/ip/mdm_v3_2_8
v_mix_v1_0_3=$RDI_DATADIR/xsim/ip/v_mix_v1_0_3
v_rgb2ycrcb_v7_1_10=$RDI_DATADIR/xsim/ip/v_rgb2ycrcb_v7_1_10
axi4svideo_bridge_v1_0_5=$RDI_DATADIR/xsim/ip/axi4svideo_bridge_v1_0_5
g709_rs_encoder_v2_2_3=$RDI_DATADIR/xsim/ip/g709_rs_encoder_v2_2_3
v_pt4175_v1_0_0=$RDI_DATADIR/xsim/ip/v_pt4175_v1_0_0
g975_efec_i7_v2_0_13=$RDI_DATADIR/xsim/ip/g975_efec_i7_v2_0_13
cmac_v2_0_1=$RDI_DATADIR/xsim/ip/cmac_v2_0_1
axi_epc_v2_0_14=$RDI_DATADIR/xsim/ip/axi_epc_v2_0_14
axi_vfifo_ctrl_v2_0_13=$RDI_DATADIR/xsim/ip/axi_vfifo_ctrl_v2_0_13
v_axi4s_vid_out_v4_0_5=$RDI_DATADIR/xsim/ip/v_axi4s_vid_out_v4_0_5
tcc_decoder_3gppmm_v2_0_12=$RDI_DATADIR/xsim/ip/tcc_decoder_3gppmm_v2_0_12
v_smpte_uhdsdi_v1_0_3=$RDI_DATADIR/xsim/ip/v_smpte_uhdsdi_v1_0_3
xbip_dsp48_multadd_v3_0_3=$RDI_DATADIR/xsim/ip/xbip_dsp48_multadd_v3_0_3
v_st2059=$RDI_DATADIR/xsim/ip/v_st2059
axi_timer_v2_0_13=$RDI_DATADIR/xsim/ip/axi_timer_v2_0_13
lte_dl_channel_encoder_v3_0_11=$RDI_DATADIR/xsim/ip/lte_dl_channel_encoder_v3_0_11
xfft_v7_2_3=$RDI_DATADIR/xsim/ip/xfft_v7_2_3
axi_mm2s_mapper_v1_1_10=$RDI_DATADIR/xsim/ip/axi_mm2s_mapper_v1_1_10
system_cache_v4_0_1=$RDI_DATADIR/xsim/ip/system_cache_v4_0_1
axis_data_fifo_v1_1_12=$RDI_DATADIR/xsim/ip/axis_data_fifo_v1_1_12
axi_pcie3_v3_0_1=$RDI_DATADIR/xsim/ip/axi_pcie3_v3_0_1
tri_mode_ethernet_mac_v9_0_6=$RDI_DATADIR/xsim/ip/tri_mode_ethernet_mac_v9_0_6
blk_mem_gen_v8_3_5=$RDI_DATADIR/xsim/ip/blk_mem_gen_v8_3_5
v_deinterlacer_v5_0_5=$RDI_DATADIR/xsim/ip/v_deinterlacer_v5_0_5
ieee802d3_50g_rs_fec_v1_0_3=$RDI_DATADIR/xsim/ip/ieee802d3_50g_rs_fec_v1_0_3
emc_common_v3_0_5=$RDI_DATADIR/xsim/ip/emc_common_v3_0_5
v_pt3190_v1_0_0=$RDI_DATADIR/xsim/ip/v_pt3190_v1_0_0
ecc_v2_0_12=$RDI_DATADIR/xsim/ip/ecc_v2_0_12
axi_intc_v4_1_9=$RDI_DATADIR/xsim/ip/axi_intc_v4_1_9
v_smpte_sdi_v3_0_8=$RDI_DATADIR/xsim/ip/v_smpte_sdi_v3_0_8
v_dual_splitter_v1_0_5=$RDI_DATADIR/xsim/ip/v_dual_splitter_v1_0_5
axi_ethernetlite_v3_0_9=$RDI_DATADIR/xsim/ip/axi_ethernetlite_v3_0_9
pr_decoupler_v1_0_3=$RDI_DATADIR/xsim/ip/pr_decoupler_v1_0_3
ieee802d3_25g_rs_fec_v1_0_3=$RDI_DATADIR/xsim/ip/ieee802d3_25g_rs_fec_v1_0_3
fir_compiler_v5_2_3=$RDI_DATADIR/xsim/ip/fir_compiler_v5_2_3
axi_jtag_v1_0_0=$RDI_DATADIR/xsim/ip/axi_jtag_v1_0_0
smartconnect_v1_0=$RDI_DATADIR/xsim/ip/smartconnect_v1_0
sem_ultra_v3_1_2=$RDI_DATADIR/xsim/ip/sem_ultra_v3_1_2
xbip_pipe_v3_0_3=$RDI_DATADIR/xsim/ip/xbip_pipe_v3_0_3
axi_usb2_device_v5_0_12=$RDI_DATADIR/xsim/ip/axi_usb2_device_v5_0_12
processing_system7_bfm_v2_0_5=$RDI_DATADIR/xsim/ip/processing_system7_bfm_v2_0_5
prc_v1_1_1=$RDI_DATADIR/xsim/ip/prc_v1_1_1
pl4_v13_0_9=$RDI_DATADIR/xsim/ip/pl4_v13_0_9
microblaze_v9_6_1=$RDI_DATADIR/xsim/ip/microblaze_v9_6_1
mdm_v3_2=$RDI_DATADIR/xsim/ip/mdm_v3_2
displayport_v7_0_3=$RDI_DATADIR/xsim/ip/displayport_v7_0_3
floating_point_v7_1_3=$RDI_DATADIR/xsim/ip/floating_point_v7_1_3
proc_sys_reset_v5_0_10=$RDI_DATADIR/xsim/ip/proc_sys_reset_v5_0_10
dist_mem_gen_v8_0_11=$RDI_DATADIR/xsim/ip/dist_mem_gen_v8_0_11
v_tpg_v7_0_5=$RDI_DATADIR/xsim/ip/v_tpg_v7_0_5
xsdbs_v1_0_2=$RDI_DATADIR/xsim/ip/xsdbs_v1_0_2
axis_clock_converter_v1_1_12=$RDI_DATADIR/xsim/ip/axis_clock_converter_v1_1_12
cpri_v8_7_1=$RDI_DATADIR/xsim/ip/cpri_v8_7_1
xil_vip_v1_0=$RDI_DATADIR/xsim/ip/xil_vip_v1_0
axi_timebase_wdt_v3_0_3=$RDI_DATADIR/xsim/ip/axi_timebase_wdt_v3_0_3
interrupt_control_v3_1_4=$RDI_DATADIR/xsim/ip/interrupt_control_v3_1_4
mult_gen_v12_0_12=$RDI_DATADIR/xsim/ip/mult_gen_v12_0_12
ltlib_v1_0_0=$RDI_DATADIR/xsim/ip/ltlib_v1_0_0
fit_timer_v2_0_8=$RDI_DATADIR/xsim/ip/fit_timer_v2_0_8
rs_encoder_v9_0_11=$RDI_DATADIR/xsim/ip/rs_encoder_v9_0_11
mutex_v2_1_8=$RDI_DATADIR/xsim/ip/mutex_v2_1_8
axi_infrastructure_v1_1_0=$RDI_DATADIR/xsim/ip/axi_infrastructure_v1_1_0
c_shift_ram_v12_0_10=$RDI_DATADIR/xsim/ip/c_shift_ram_v12_0_10
axis_dwidth_converter_v1_1_10=$RDI_DATADIR/xsim/ip/axis_dwidth_converter_v1_1_10
axi_mmu_v2_1_9=$RDI_DATADIR/xsim/ip/axi_mmu_v2_1_9
lib_cdc_v1_0_2=$RDI_DATADIR/xsim/ip/lib_cdc_v1_0_2
v_vscaler_v1_0_5=$RDI_DATADIR/xsim/ip/v_vscaler_v1_0_5
sid_v8_0_10=$RDI_DATADIR/xsim/ip/sid_v8_0_10
jesd204_v7_1_1=$RDI_DATADIR/xsim/ip/jesd204_v7_1_1
ahblite_axi_bridge_v3_0_9=$RDI_DATADIR/xsim/ip/ahblite_axi_bridge_v3_0_9
v_gamma_v7_0_12=$RDI_DATADIR/xsim/ip/v_gamma_v7_0_12
axi_ahblite_bridge_v3_0_9=$RDI_DATADIR/xsim/ip/axi_ahblite_bridge_v3_0_9
axi_utils_v2_0_3=$RDI_DATADIR/xsim/ip/axi_utils_v2_0_3
xbip_utils_v3_0_7=$RDI_DATADIR/xsim/ip/xbip_utils_v3_0_7
microblaze_v9_5_4=$RDI_DATADIR/xsim/ip/microblaze_v9_5_4
sem_v4_1_7=$RDI_DATADIR/xsim/ip/sem_v4_1_7
v_tc_v6_1_10=$RDI_DATADIR/xsim/ip/v_tc_v6_1_10
cmpy_v6_0_12=$RDI_DATADIR/xsim/ip/cmpy_v6_0_12
fifo_generator_v12_0_5=$RDI_DATADIR/xsim/ip/fifo_generator_v12_0_5
axi_iic_v2_0_14=$RDI_DATADIR/xsim/ip/axi_iic_v2_0_14
v_axi4s_remap_v1_0_2=$RDI_DATADIR/xsim/ip/v_axi4s_remap_v1_0_2
axi_register_slice_v2_1_11=$RDI_DATADIR/xsim/ip/axi_register_slice_v2_1_11
axi_fifo_mm_s_v4_1_8=$RDI_DATADIR/xsim/ip/axi_fifo_mm_s_v4_1_8
v_hscaler_v1_0_5=$RDI_DATADIR/xsim/ip/v_hscaler_v1_0_5
xaui_v12_2_7=$RDI_DATADIR/xsim/ip/xaui_v12_2_7
v_voip_framer_v1_0_3=$RDI_DATADIR/xsim/ip/v_voip_framer_v1_0_3
c_compare_v12_0_3=$RDI_DATADIR/xsim/ip/c_compare_v12_0_3
floating_point_v7_0_13=$RDI_DATADIR/xsim/ip/floating_point_v7_0_13
l_ethernet_v2_0_1=$RDI_DATADIR/xsim/ip/l_ethernet_v2_0_1
axis_interconnect_v1_1_13=$RDI_DATADIR/xsim/ip/axis_interconnect_v1_1_13
pci32_v5_0_8=$RDI_DATADIR/xsim/ip/pci32_v5_0_8
axi_sg_v4_1_5=$RDI_DATADIR/xsim/ip/axi_sg_v4_1_5
lte_ul_channel_decoder_v4_0_11=$RDI_DATADIR/xsim/ip/lte_ul_channel_decoder_v4_0_11
xbip_dsp48_multacc_v3_0_3=$RDI_DATADIR/xsim/ip/xbip_dsp48_multacc_v3_0_3
axi_chip2chip_v4_2_11=$RDI_DATADIR/xsim/ip/axi_chip2chip_v4_2_11
lte_rach_detector_v2_0_11=$RDI_DATADIR/xsim/ip/lte_rach_detector_v2_0_11
xfft_v9_0_11=$RDI_DATADIR/xsim/ip/xfft_v9_0_11
timer_sync_1588_v1_2_4=$RDI_DATADIR/xsim/ip/timer_sync_1588_v1_2_4
gig_ethernet_pcs_pma_v16_0_1=$RDI_DATADIR/xsim/ip/gig_ethernet_pcs_pma_v16_0_1
axi_dma_v7_1_12=$RDI_DATADIR/xsim/ip/axi_dma_v7_1_12
rs_decoder_v9_0_12=$RDI_DATADIR/xsim/ip/rs_decoder_v9_0_12
lte_3gpp_mimo_decoder_v3_0_12=$RDI_DATADIR/xsim/ip/lte_3gpp_mimo_decoder_v3_0_12
microblaze_v10_0_1=$RDI_DATADIR/xsim/ip/microblaze_v10_0_1
lte_3gpp_channel_estimator_v2_0_12=$RDI_DATADIR/xsim/ip/lte_3gpp_channel_estimator_v2_0_12
v_enhance_v8_0_12=$RDI_DATADIR/xsim/ip/v_enhance_v8_0_12
axis_broadcaster_v1_1_11=$RDI_DATADIR/xsim/ip/axis_broadcaster_v1_1_11
ten_gig_eth_pcs_pma_v6_0_7=$RDI_DATADIR/xsim/ip/ten_gig_eth_pcs_pma_v6_0_7
vfb_v1_0_5=$RDI_DATADIR/xsim/ip/vfb_v1_0_5
c_mux_bit_v12_0_3=$RDI_DATADIR/xsim/ip/c_mux_bit_v12_0_3
cmac_usplus_v2_1_0=$RDI_DATADIR/xsim/ip/cmac_usplus_v2_1_0
dft_v4_0_12=$RDI_DATADIR/xsim/ip/dft_v4_0_12
lib_bmg_v1_0_7=$RDI_DATADIR/xsim/ip/lib_bmg_v1_0_7
lmb_bram_if_cntlr_v4_0=$RDI_DATADIR/xsim/ip/lmb_bram_if_cntlr_v4_0
lmb_v10_v3_0_9=$RDI_DATADIR/xsim/ip/lmb_v10_v3_0_9
xbip_addsub_v3_0_3=$RDI_DATADIR/xsim/ip/xbip_addsub_v3_0_3
cic_compiler_v4_0_11=$RDI_DATADIR/xsim/ip/cic_compiler_v4_0_11
axi_datamover_v5_1_13=$RDI_DATADIR/xsim/ip/axi_datamover_v5_1_13
g709_fec_v2_2_6=$RDI_DATADIR/xsim/ip/g709_fec_v2_2_6
v_smpte2022_56_rx_v5_0_7=$RDI_DATADIR/xsim/ip/v_smpte2022_56_rx_v5_0_7
srio_gen2_v4_0_6=$RDI_DATADIR/xsim/ip/srio_gen2_v4_0_6
v_voip_fec_tx_v2_0_3=$RDI_DATADIR/xsim/ip/v_voip_fec_tx_v2_0_3
ieee802d3_rs_fec_v1_0_7=$RDI_DATADIR/xsim/ip/ieee802d3_rs_fec_v1_0_7
v_smpte2022_12_rx_v2_0_8=$RDI_DATADIR/xsim/ip/v_smpte2022_12_rx_v2_0_8
axi_lite_ipif_v3_0_4=$RDI_DATADIR/xsim/ip/axi_lite_ipif_v3_0_4
c_gate_bit_v12_0_3=$RDI_DATADIR/xsim/ip/c_gate_bit_v12_0_3
ten_gig_eth_mac_v15_1_2=$RDI_DATADIR/xsim/ip/ten_gig_eth_mac_v15_1_2
axi_lite_ipif_v3_0=$RDI_DATADIR/xsim/ip/axi_lite_ipif_v3_0
iomodule_v3_0=$RDI_DATADIR/xsim/ip/iomodule_v3_0
iomodule_v3_0_6=$RDI_DATADIR/xsim/ip/iomodule_v3_0_6
axi_ethernet_buffer_v2_0_14=$RDI_DATADIR/xsim/ip/axi_ethernet_buffer_v2_0_14
axi_clock_converter_v2_1_10=$RDI_DATADIR/xsim/ip/axi_clock_converter_v2_1_10
axi_protocol_checker_v1_1_12=$RDI_DATADIR/xsim/ip/axi_protocol_checker_v1_1_12
v_voip_fec_rx_v2_0_3=$RDI_DATADIR/xsim/ip/v_voip_fec_rx_v2_0_3
axi_pcie_v2_8_3=$RDI_DATADIR/xsim/ip/axi_pcie_v2_8_3
lut_buffer_v1_0_0=$RDI_DATADIR/xsim/ip/lut_buffer_v1_0_0
v_tpg_v6_0_9=$RDI_DATADIR/xsim/ip/v_tpg_v6_0_9
xbip_dsp48_addsub_v3_0_3=$RDI_DATADIR/xsim/ip/xbip_dsp48_addsub_v3_0_3
v_hdmi_tx_v1_1_0=$RDI_DATADIR/xsim/ip/v_hdmi_tx_v1_1_0
mipi_dphy_v3_0_1=$RDI_DATADIR/xsim/ip/mipi_dphy_v3_0_1
xdma_v3_0_1=$RDI_DATADIR/xsim/ip/xdma_v3_0_1
v_vcresampler_v1_0_5=$RDI_DATADIR/xsim/ip/v_vcresampler_v1_0_5
ibert_lib_v1_0_3=$RDI_DATADIR/xsim/ip/ibert_lib_v1_0_3
microblaze_mcs_v2_3_6=$RDI_DATADIR/xsim/ip/microblaze_mcs_v2_3_6
gmii_to_rgmii_v4_0_3=$RDI_DATADIR/xsim/ip/gmii_to_rgmii_v4_0_3
pci64_v5_0_8=$RDI_DATADIR/xsim/ip/pci64_v5_0_8
vid_phy_controller_v2_0_4=$RDI_DATADIR/xsim/ip/vid_phy_controller_v2_0_4
mipi_dsi_tx_ctrl_v1_0_3=$RDI_DATADIR/xsim/ip/mipi_dsi_tx_ctrl_v1_0_3
xpm=$RDI_DATADIR/xsim/ip/xpm
tcc_encoder_3gpp_v5_0_11=$RDI_DATADIR/xsim/ip/tcc_encoder_3gpp_v5_0_11
xbip_dsp48_acc_v3_0_3=$RDI_DATADIR/xsim/ip/xbip_dsp48_acc_v3_0_3
hdcp_v1_0_1=$RDI_DATADIR/xsim/ip/hdcp_v1_0_1
v_hcresampler_v1_0_5=$RDI_DATADIR/xsim/ip/v_hcresampler_v1_0_5
axis_protocol_checker_v1_1_11=$RDI_DATADIR/xsim/ip/axis_protocol_checker_v1_1_11
spdif_v2_0_14=$RDI_DATADIR/xsim/ip/spdif_v2_0_14
generic_baseblocks_v2_1_0=$RDI_DATADIR/xsim/ip/generic_baseblocks_v2_1_0
lte_pucch_receiver_v2_0_11=$RDI_DATADIR/xsim/ip/lte_pucch_receiver_v2_0_11
fifo_generator_v13_0_5=$RDI_DATADIR/xsim/ip/fifo_generator_v13_0_5
axis_accelerator_adapter_v2_1_10=$RDI_DATADIR/xsim/ip/axis_accelerator_adapter_v2_1_10
lmb_v10_v3_0=$RDI_DATADIR/xsim/ip/lmb_v10_v3_0
axi_cdma_v4_1_11=$RDI_DATADIR/xsim/ip/axi_cdma_v4_1_11
v_letterbox_v1_0_5=$RDI_DATADIR/xsim/ip/v_letterbox_v1_0_5
lib_fifo_v1_0_7=$RDI_DATADIR/xsim/ip/lib_fifo_v1_0_7
duc_ddc_compiler_v3_0_11=$RDI_DATADIR/xsim/ip/duc_ddc_compiler_v3_0_11
lte_fft_v2_0_12=$RDI_DATADIR/xsim/ip/lte_fft_v2_0_12
rxaui_v4_3_7=$RDI_DATADIR/xsim/ip/rxaui_v4_3_7
viterbi_v9_1_7=$RDI_DATADIR/xsim/ip/viterbi_v9_1_7
interlaken_v2_0_1=$RDI_DATADIR/xsim/ip/interlaken_v2_0_1
c_addsub_v12_0_10=$RDI_DATADIR/xsim/ip/c_addsub_v12_0_10
xbip_counter_v3_0_3=$RDI_DATADIR/xsim/ip/xbip_counter_v3_0_3
lib_srl_fifo_v1_0_2=$RDI_DATADIR/xsim/ip/lib_srl_fifo_v1_0_2
axis_infrastructure_v1_1_0=$RDI_DATADIR/xsim/ip/axis_infrastructure_v1_1_0
tcc_decoder_3gpplte_v3_0_5=$RDI_DATADIR/xsim/ip/tcc_decoder_3gpplte_v3_0_5
axi_apb_bridge_v3_0_9=$RDI_DATADIR/xsim/ip/axi_apb_bridge_v3_0_9
xsdbm_v2_0_2=$RDI_DATADIR/xsim/ip/xsdbm_v2_0_2
axi_emc_v3_0_11=$RDI_DATADIR/xsim/ip/axi_emc_v3_0_11
mipi_csi2_tx_ctrl_v1_0_1=$RDI_DATADIR/xsim/ip/mipi_csi2_tx_ctrl_v1_0_1
axis_register_slice_v1_1_11=$RDI_DATADIR/xsim/ip/axis_register_slice_v1_1_11
axi_quad_spi_v3_2_10=$RDI_DATADIR/xsim/ip/axi_quad_spi_v3_2_10
