MDF Database:  version 1.0
MDF_INFO | control | XC95144XL-10-TQ100
MACROCELL | 4 | 7 | AS30_SIG
ATTRIBUTES | 8783778 | 0
OUTPUTMC | 2 | 4 | 6 | 4 | 8
INPUTS | 10 | SM_030_N_FSM_FFd1  | SM_030_N_FSM_FFd2  | DSACK_VALID<0>  | BERR30  | DSACK_D0<1>  | EXP16_.EXP  | CLK30_D0  | RSTI40  | A_OE  | SIZING_FSM_FFd1
INPUTMC | 9 | 4 | 0 | 4 | 17 | 4 | 8 | 2 | 17 | 4 | 6 | 3 | 14 | 5 | 16 | 3 | 10 | 0 | 9
INPUTP | 1 | 64
EXPORTS | 1 | 4 | 8
IMPORTS | 1 | 4 | 6
EQ | 13 | 
   AS30.D = ;Imported pterms FB5_7
	  !SM_030_N_FSM_FFd1 & !SM_030_N_FSM_FFd2
	# SM_030_N_FSM_FFd2 & !SM_030_P_FSM_FFd2
	# !SM_030_P_FSM_FFd1 & !SM_030_P_FSM_FFd2
	# AS30 & BERR30 & SM_030_N_FSM_FFd1 & STERM_D0 & 
	DSACK_D0<0> & DSACK_D0<1>;
   AS30.CLK = !CLK30_D0;
   AS30.AP = !RSTI40;
   AS30.OE = !A_OE & !SIZING_FSM_FFd1;
    AS30_SIG.EXP  =  !SM_030_N_FSM_FFd1 & !SM_030_N_FSM_FFd2 & 
	DSACK_VALID<0>
	# BERR30 & SM_030_N_FSM_FFd1 & DSACK_VALID<0> & 
	DSACK_D0<1>

MACROCELL | 4 | 14 | DS30_SIG
ATTRIBUTES | 8783778 | 0
OUTPUTMC | 1 | 4 | 15
INPUTS | 8 | SM_030_N_FSM_FFd1  | SM_030_N_FSM_FFd2  | RW40  | EXP18_.EXP  | CLK30_D0  | RSTI40  | A_OE  | SIZING_FSM_FFd1
INPUTMC | 7 | 4 | 0 | 4 | 17 | 4 | 15 | 3 | 14 | 5 | 16 | 3 | 10 | 0 | 9
INPUTP | 1 | 103
IMPORTS | 1 | 4 | 15
EQ | 10 | 
   DS30.D = !SM_030_N_FSM_FFd1 & !SM_030_N_FSM_FFd2
	# SM_030_N_FSM_FFd2 & !RW40
;Imported pterms FB5_16
	# SM_030_N_FSM_FFd2 & !SM_030_P_FSM_FFd2
	# !SM_030_P_FSM_FFd1 & !SM_030_P_FSM_FFd2
	# DS30 & BERR30 & SM_030_N_FSM_FFd1 & STERM_D0 & 
	DSACK_D0<0> & DSACK_D0<1>;
   DS30.CLK = !CLK30_D0;
   DS30.AP = !RSTI40;
   DS30.OE = !A_OE & !SIZING_FSM_FFd1;

MACROCELL | 5 | 1 | COUNTHALT<0>
ATTRIBUTES | 4326192 | 0
OUTPUTMC | 16 | 5 | 2 | 5 | 10 | 5 | 6 | 5 | 9 | 5 | 15 | 5 | 7 | 5 | 4 | 5 | 3 | 5 | 17 | 5 | 12 | 5 | 0 | 5 | 8 | 5 | 11 | 5 | 13 | 5 | 14 | 5 | 16
INPUTS | 7 | COUNTHALT<7>  | COUNTHALT<8>  | COUNTHALT<9>  | COUNTHALT<10>  | COUNTHALT<11>  | RSTINT/RSTINT_CLKF  | HALT30
INPUTMC | 6 | 5 | 10 | 5 | 7 | 5 | 4 | 5 | 3 | 5 | 0 | 3 | 15
INPUTP | 1 | 60
EQ | 4 | 
   !COUNTHALT<0>.T = COUNTHALT<7> & COUNTHALT<8> & COUNTHALT<9> & 
	COUNTHALT<10> & COUNTHALT<11>;
   COUNTHALT<0>.CLK = RSTINT/RSTINT_CLKF;
   COUNTHALT<0>.AR = !HALT30;

MACROCELL | 5 | 2 | COUNTHALT<1>
ATTRIBUTES | 4326192 | 0
OUTPUTMC | 15 | 5 | 10 | 5 | 6 | 5 | 9 | 5 | 15 | 5 | 7 | 5 | 4 | 5 | 3 | 5 | 17 | 5 | 12 | 5 | 0 | 5 | 8 | 5 | 11 | 5 | 13 | 5 | 14 | 5 | 16
INPUTS | 8 | COUNTHALT<0>  | COUNTHALT<7>  | COUNTHALT<8>  | COUNTHALT<9>  | COUNTHALT<10>  | COUNTHALT<11>  | RSTINT/RSTINT_CLKF  | HALT30
INPUTMC | 7 | 5 | 1 | 5 | 10 | 5 | 7 | 5 | 4 | 5 | 3 | 5 | 0 | 3 | 15
INPUTP | 1 | 60
EQ | 5 | 
   !COUNTHALT<1>.T = !COUNTHALT<0>
	# COUNTHALT<7> & COUNTHALT<8> & COUNTHALT<9> & 
	COUNTHALT<10> & COUNTHALT<11>;
   COUNTHALT<1>.CLK = RSTINT/RSTINT_CLKF;
   COUNTHALT<1>.AR = !HALT30;

MACROCELL | 5 | 10 | COUNTHALT<7>
ATTRIBUTES | 4326192 | 0
OUTPUTMC | 13 | 5 | 1 | 5 | 2 | 5 | 10 | 5 | 6 | 5 | 8 | 5 | 15 | 5 | 7 | 5 | 4 | 5 | 3 | 5 | 16 | 5 | 12 | 5 | 0 | 5 | 9
INPUTS | 15 | COUNTHALT<0>  | COUNTHALT<1>  | COUNTHALT<7>  | COUNTHALT<2>  | COUNTHALT<3>  | COUNTHALT<5>  | COUNTHALT<4>  | COUNTHALT<6>  | COUNTHALT<8>  | COUNTHALT<9>  | COUNTHALT<10>  | COUNTHALT<11>  | RSTINT/RSTINT_CLKF  | HALT30  | CLK_RAMC_SIG.EXP
INPUTMC | 14 | 5 | 1 | 5 | 2 | 5 | 10 | 5 | 6 | 5 | 9 | 5 | 15 | 5 | 17 | 5 | 12 | 5 | 7 | 5 | 4 | 5 | 3 | 5 | 0 | 3 | 15 | 5 | 11
INPUTP | 1 | 60
EXPORTS | 1 | 5 | 9
IMPORTS | 1 | 5 | 11
EQ | 20 | 
   COUNTHALT<7>.T = COUNTHALT<0> & COUNTHALT<1> & !COUNTHALT<7> & 
	COUNTHALT<2> & COUNTHALT<3> & COUNTHALT<5> & COUNTHALT<4> & 
	COUNTHALT<6>
	# COUNTHALT<0> & COUNTHALT<1> & COUNTHALT<2> & 
	COUNTHALT<3> & COUNTHALT<5> & !COUNTHALT<8> & COUNTHALT<4> & 
	COUNTHALT<6>
;Imported pterms FB6_12
	# COUNTHALT<0> & COUNTHALT<1> & COUNTHALT<2> & 
	COUNTHALT<3> & COUNTHALT<5> & !COUNTHALT<9> & COUNTHALT<4> & 
	COUNTHALT<6>
	# COUNTHALT<0> & COUNTHALT<1> & COUNTHALT<2> & 
	COUNTHALT<3> & COUNTHALT<5> & !COUNTHALT<10> & COUNTHALT<4> & 
	COUNTHALT<6>
	# COUNTHALT<0> & COUNTHALT<1> & COUNTHALT<2> & 
	COUNTHALT<3> & COUNTHALT<5> & COUNTHALT<4> & COUNTHALT<6> & 
	!COUNTHALT<11>;
   COUNTHALT<7>.CLK = RSTINT/RSTINT_CLKF;
   COUNTHALT<7>.AR = !HALT30;
    COUNTHALT<7>.EXP  =  COUNTHALT<7> & COUNTHALT<8> & COUNTHALT<9> & 
	COUNTHALT<10> & COUNTHALT<11>

MACROCELL | 5 | 6 | COUNTHALT<2>
ATTRIBUTES | 4326192 | 0
OUTPUTMC | 14 | 5 | 10 | 5 | 9 | 5 | 15 | 5 | 7 | 5 | 4 | 5 | 3 | 5 | 17 | 5 | 12 | 5 | 0 | 5 | 8 | 5 | 11 | 5 | 13 | 5 | 14 | 5 | 16
INPUTS | 9 | COUNTHALT<0>  | COUNTHALT<1>  | COUNTHALT<7>  | COUNTHALT<8>  | COUNTHALT<9>  | COUNTHALT<10>  | COUNTHALT<11>  | RSTINT/RSTINT_CLKF  | HALT30
INPUTMC | 8 | 5 | 1 | 5 | 2 | 5 | 10 | 5 | 7 | 5 | 4 | 5 | 3 | 5 | 0 | 3 | 15
INPUTP | 1 | 60
EQ | 6 | 
   !COUNTHALT<2>.T = !COUNTHALT<0>
	# !COUNTHALT<1>
	# COUNTHALT<7> & COUNTHALT<8> & COUNTHALT<9> & 
	COUNTHALT<10> & COUNTHALT<11>;
   COUNTHALT<2>.CLK = RSTINT/RSTINT_CLKF;
   COUNTHALT<2>.AR = !HALT30;

MACROCELL | 5 | 9 | COUNTHALT<3>
ATTRIBUTES | 4326192 | 0
OUTPUTMC | 12 | 5 | 10 | 5 | 15 | 5 | 7 | 5 | 4 | 5 | 3 | 5 | 16 | 5 | 12 | 5 | 0 | 5 | 8 | 5 | 11 | 5 | 13 | 5 | 14
INPUTS | 6 | COUNTHALT<0>  | COUNTHALT<1>  | COUNTHALT<2>  | COUNTHALT<7>.EXP  | RSTINT/RSTINT_CLKF  | HALT30
INPUTMC | 5 | 5 | 1 | 5 | 2 | 5 | 6 | 5 | 10 | 3 | 15
INPUTP | 1 | 60
IMPORTS | 1 | 5 | 10
EQ | 8 | 
   !COUNTHALT<3>.T = !COUNTHALT<0>
	# !COUNTHALT<1>
	# !COUNTHALT<2>
;Imported pterms FB6_11
	# COUNTHALT<7> & COUNTHALT<8> & COUNTHALT<9> & 
	COUNTHALT<10> & COUNTHALT<11>;
   COUNTHALT<3>.CLK = RSTINT/RSTINT_CLKF;
   COUNTHALT<3>.AR = !HALT30;

MACROCELL | 5 | 15 | COUNTHALT<5>
ATTRIBUTES | 4326192 | 0
OUTPUTMC | 9 | 5 | 10 | 5 | 7 | 5 | 4 | 5 | 3 | 5 | 12 | 5 | 0 | 5 | 8 | 5 | 11 | 5 | 13
INPUTS | 12 | COUNTHALT<0>  | COUNTHALT<1>  | COUNTHALT<7>  | COUNTHALT<2>  | COUNTHALT<3>  | COUNTHALT<4>  | COUNTHALT<8>  | COUNTHALT<9>  | IPL40_1_OBUF.EXP  | RSTI40_SIG.EXP  | RSTINT/RSTINT_CLKF  | HALT30
INPUTMC | 11 | 5 | 1 | 5 | 2 | 5 | 10 | 5 | 6 | 5 | 9 | 5 | 17 | 5 | 7 | 5 | 4 | 5 | 14 | 5 | 16 | 3 | 15
INPUTP | 1 | 60
IMPORTS | 2 | 5 | 14 | 5 | 16
EQ | 14 | 
   COUNTHALT<5>.T = COUNTHALT<0> & COUNTHALT<1> & !COUNTHALT<7> & 
	COUNTHALT<2> & COUNTHALT<3> & COUNTHALT<4>
	# COUNTHALT<0> & COUNTHALT<1> & COUNTHALT<2> & 
	COUNTHALT<3> & !COUNTHALT<8> & COUNTHALT<4>
	# COUNTHALT<0> & COUNTHALT<1> & COUNTHALT<2> & 
	COUNTHALT<3> & !COUNTHALT<9> & COUNTHALT<4>
;Imported pterms FB6_15
	# COUNTHALT<0> & COUNTHALT<1> & COUNTHALT<2> & 
	COUNTHALT<3> & !COUNTHALT<10> & COUNTHALT<4>
;Imported pterms FB6_17
	# COUNTHALT<0> & COUNTHALT<1> & COUNTHALT<2> & 
	COUNTHALT<3> & COUNTHALT<4> & !COUNTHALT<11>;
   COUNTHALT<5>.CLK = RSTINT/RSTINT_CLKF;
   COUNTHALT<5>.AR = !HALT30;

MACROCELL | 5 | 7 | COUNTHALT<8>
ATTRIBUTES | 4326192 | 0
OUTPUTMC | 11 | 5 | 1 | 5 | 2 | 5 | 10 | 5 | 6 | 5 | 16 | 5 | 15 | 5 | 7 | 5 | 4 | 5 | 3 | 5 | 0 | 5 | 12
INPUTS | 14 | COUNTHALT<0>  | COUNTHALT<1>  | COUNTHALT<7>  | COUNTHALT<2>  | COUNTHALT<3>  | COUNTHALT<5>  | COUNTHALT<8>  | COUNTHALT<4>  | COUNTHALT<6>  | COUNTHALT<9>  | COUNTHALT<10>  | TBI40_OBUF.EXP  | RSTINT/RSTINT_CLKF  | HALT30
INPUTMC | 13 | 5 | 1 | 5 | 2 | 5 | 10 | 5 | 6 | 5 | 9 | 5 | 15 | 5 | 7 | 5 | 17 | 5 | 12 | 5 | 4 | 5 | 3 | 5 | 8 | 3 | 15
INPUTP | 1 | 60
IMPORTS | 1 | 5 | 8
EQ | 15 | 
   COUNTHALT<8>.T = COUNTHALT<0> & COUNTHALT<1> & COUNTHALT<7> & 
	COUNTHALT<2> & COUNTHALT<3> & COUNTHALT<5> & !COUNTHALT<8> & 
	COUNTHALT<4> & COUNTHALT<6>
	# COUNTHALT<0> & COUNTHALT<1> & COUNTHALT<7> & 
	COUNTHALT<2> & COUNTHALT<3> & COUNTHALT<5> & !COUNTHALT<9> & 
	COUNTHALT<4> & COUNTHALT<6>
	# COUNTHALT<0> & COUNTHALT<1> & COUNTHALT<7> & 
	COUNTHALT<2> & COUNTHALT<3> & COUNTHALT<5> & !COUNTHALT<10> & 
	COUNTHALT<4> & COUNTHALT<6>
;Imported pterms FB6_9
	# COUNTHALT<0> & COUNTHALT<1> & COUNTHALT<7> & 
	COUNTHALT<2> & COUNTHALT<3> & COUNTHALT<5> & COUNTHALT<4> & 
	COUNTHALT<6> & !COUNTHALT<11>;
   COUNTHALT<8>.CLK = RSTINT/RSTINT_CLKF;
   COUNTHALT<8>.AR = !HALT30;

MACROCELL | 5 | 4 | COUNTHALT<9>
ATTRIBUTES | 4326192 | 0
OUTPUTMC | 12 | 5 | 1 | 5 | 2 | 5 | 0 | 5 | 6 | 5 | 16 | 5 | 15 | 5 | 7 | 5 | 4 | 5 | 3 | 5 | 11 | 5 | 12 | 5 | 10
INPUTS | 14 | COUNTHALT<0>  | COUNTHALT<1>  | COUNTHALT<7>  | COUNTHALT<2>  | COUNTHALT<3>  | COUNTHALT<5>  | COUNTHALT<8>  | COUNTHALT<9>  | COUNTHALT<4>  | COUNTHALT<6>  | COUNTHALT<10>  | COUNTHALT<11>  | RSTINT/RSTINT_CLKF  | HALT30
INPUTMC | 13 | 5 | 1 | 5 | 2 | 5 | 10 | 5 | 6 | 5 | 9 | 5 | 15 | 5 | 7 | 5 | 4 | 5 | 17 | 5 | 12 | 5 | 3 | 5 | 0 | 3 | 15
INPUTP | 1 | 60
EQ | 11 | 
   COUNTHALT<9>.T = COUNTHALT<0> & COUNTHALT<1> & COUNTHALT<7> & 
	COUNTHALT<2> & COUNTHALT<3> & COUNTHALT<5> & COUNTHALT<8> & 
	!COUNTHALT<9> & COUNTHALT<4> & COUNTHALT<6>
	# COUNTHALT<0> & COUNTHALT<1> & COUNTHALT<7> & 
	COUNTHALT<2> & COUNTHALT<3> & COUNTHALT<5> & COUNTHALT<8> & 
	!COUNTHALT<10> & COUNTHALT<4> & COUNTHALT<6>
	# COUNTHALT<0> & COUNTHALT<1> & COUNTHALT<7> & 
	COUNTHALT<2> & COUNTHALT<3> & COUNTHALT<5> & COUNTHALT<8> & 
	COUNTHALT<4> & COUNTHALT<6> & !COUNTHALT<11>;
   COUNTHALT<9>.CLK = RSTINT/RSTINT_CLKF;
   COUNTHALT<9>.AR = !HALT30;

MACROCELL | 5 | 3 | COUNTHALT<10>
ATTRIBUTES | 4326192 | 0
OUTPUTMC | 12 | 5 | 1 | 5 | 2 | 5 | 0 | 5 | 6 | 5 | 16 | 5 | 14 | 5 | 7 | 5 | 4 | 5 | 3 | 5 | 13 | 5 | 11 | 5 | 10
INPUTS | 14 | COUNTHALT<0>  | COUNTHALT<1>  | COUNTHALT<7>  | COUNTHALT<2>  | COUNTHALT<3>  | COUNTHALT<5>  | COUNTHALT<8>  | COUNTHALT<9>  | COUNTHALT<10>  | COUNTHALT<4>  | COUNTHALT<6>  | COUNTHALT<11>  | RSTINT/RSTINT_CLKF  | HALT30
INPUTMC | 13 | 5 | 1 | 5 | 2 | 5 | 10 | 5 | 6 | 5 | 9 | 5 | 15 | 5 | 7 | 5 | 4 | 5 | 3 | 5 | 17 | 5 | 12 | 5 | 0 | 3 | 15
INPUTP | 1 | 60
EQ | 8 | 
   COUNTHALT<10>.T = COUNTHALT<0> & COUNTHALT<1> & COUNTHALT<7> & 
	COUNTHALT<2> & COUNTHALT<3> & COUNTHALT<5> & COUNTHALT<8> & 
	COUNTHALT<9> & !COUNTHALT<10> & COUNTHALT<4> & COUNTHALT<6>
	# COUNTHALT<0> & COUNTHALT<1> & COUNTHALT<7> & 
	COUNTHALT<2> & COUNTHALT<3> & COUNTHALT<5> & COUNTHALT<8> & 
	COUNTHALT<9> & COUNTHALT<4> & COUNTHALT<6> & !COUNTHALT<11>;
   COUNTHALT<10>.CLK = RSTINT/RSTINT_CLKF;
   COUNTHALT<10>.AR = !HALT30;

MACROCELL | 5 | 17 | COUNTHALT<4>
ATTRIBUTES | 4326192 | 0
OUTPUTMC | 12 | 5 | 10 | 5 | 15 | 5 | 7 | 5 | 4 | 5 | 3 | 5 | 12 | 5 | 0 | 5 | 8 | 5 | 11 | 5 | 13 | 5 | 14 | 5 | 16
INPUTS | 6 | COUNTHALT<0>  | COUNTHALT<1>  | COUNTHALT<2>  | COUNTHALT<11>.EXP  | RSTINT/RSTINT_CLKF  | HALT30
INPUTMC | 5 | 5 | 1 | 5 | 2 | 5 | 6 | 5 | 0 | 3 | 15
INPUTP | 1 | 60
IMPORTS | 1 | 5 | 0
EQ | 9 | 
   !COUNTHALT<4>.T = !COUNTHALT<0>
	# !COUNTHALT<1>
	# !COUNTHALT<2>
;Imported pterms FB6_1
	# !COUNTHALT<3>
	# COUNTHALT<7> & COUNTHALT<8> & COUNTHALT<9> & 
	COUNTHALT<10> & COUNTHALT<11>;
   COUNTHALT<4>.CLK = RSTINT/RSTINT_CLKF;
   COUNTHALT<4>.AR = !HALT30;

MACROCELL | 5 | 12 | COUNTHALT<6>
ATTRIBUTES | 4326192 | 0
OUTPUTMC | 7 | 5 | 10 | 5 | 7 | 5 | 4 | 5 | 3 | 5 | 0 | 5 | 8 | 5 | 11
INPUTS | 12 | COUNTHALT<0>  | COUNTHALT<1>  | COUNTHALT<7>  | COUNTHALT<2>  | COUNTHALT<3>  | COUNTHALT<5>  | COUNTHALT<4>  | COUNTHALT<8>  | COUNTHALT<9>  | BCLK_OBUF.EXP  | RSTINT/RSTINT_CLKF  | HALT30
INPUTMC | 11 | 5 | 1 | 5 | 2 | 5 | 10 | 5 | 6 | 5 | 9 | 5 | 15 | 5 | 17 | 5 | 7 | 5 | 4 | 5 | 13 | 3 | 15
INPUTP | 1 | 60
IMPORTS | 1 | 5 | 13
EQ | 13 | 
   COUNTHALT<6>.T = COUNTHALT<0> & COUNTHALT<1> & !COUNTHALT<7> & 
	COUNTHALT<2> & COUNTHALT<3> & COUNTHALT<5> & COUNTHALT<4>
	# COUNTHALT<0> & COUNTHALT<1> & COUNTHALT<2> & 
	COUNTHALT<3> & COUNTHALT<5> & !COUNTHALT<8> & COUNTHALT<4>
	# COUNTHALT<0> & COUNTHALT<1> & COUNTHALT<2> & 
	COUNTHALT<3> & COUNTHALT<5> & !COUNTHALT<9> & COUNTHALT<4>
;Imported pterms FB6_14
	# COUNTHALT<0> & COUNTHALT<1> & COUNTHALT<2> & 
	COUNTHALT<3> & COUNTHALT<5> & !COUNTHALT<10> & COUNTHALT<4>
	# COUNTHALT<0> & COUNTHALT<1> & COUNTHALT<2> & 
	COUNTHALT<3> & COUNTHALT<5> & COUNTHALT<4> & !COUNTHALT<11>;
   COUNTHALT<6>.CLK = RSTINT/RSTINT_CLKF;
   COUNTHALT<6>.AR = !HALT30;

MACROCELL | 5 | 0 | COUNTHALT<11>
ATTRIBUTES | 4326192 | 0
OUTPUTMC | 12 | 5 | 1 | 5 | 2 | 5 | 0 | 5 | 6 | 5 | 8 | 5 | 13 | 5 | 16 | 5 | 4 | 5 | 3 | 5 | 10 | 5 | 11 | 5 | 17
INPUTS | 14 | COUNTHALT<0>  | COUNTHALT<1>  | COUNTHALT<7>  | COUNTHALT<2>  | COUNTHALT<3>  | COUNTHALT<5>  | COUNTHALT<8>  | COUNTHALT<9>  | COUNTHALT<10>  | COUNTHALT<4>  | COUNTHALT<6>  | COUNTHALT<11>  | RSTINT/RSTINT_CLKF  | HALT30
INPUTMC | 13 | 5 | 1 | 5 | 2 | 5 | 10 | 5 | 6 | 5 | 9 | 5 | 15 | 5 | 7 | 5 | 4 | 5 | 3 | 5 | 17 | 5 | 12 | 5 | 0 | 3 | 15
INPUTP | 1 | 60
EXPORTS | 1 | 5 | 17
EQ | 9 | 
   COUNTHALT<11>.T = COUNTHALT<0> & COUNTHALT<1> & COUNTHALT<7> & 
	COUNTHALT<2> & COUNTHALT<3> & COUNTHALT<5> & COUNTHALT<8> & 
	COUNTHALT<9> & COUNTHALT<10> & COUNTHALT<4> & COUNTHALT<6> & 
	!COUNTHALT<11>;
   COUNTHALT<11>.CLK = RSTINT/RSTINT_CLKF;
   COUNTHALT<11>.AR = !HALT30;
    COUNTHALT<11>.EXP  =  !COUNTHALT<3>
	# COUNTHALT<7> & COUNTHALT<8> & COUNTHALT<9> & 
	COUNTHALT<10> & COUNTHALT<11>

MACROCELL | 6 | 13 | BG40_OBUF
ATTRIBUTES | 264962 | 0
INPUTS | 4 | A_OE  | DMA_SM_FSM_FFd1  | DMA_SM_FSM_FFd2  | DMA_SM_FSM_FFd3
INPUTMC | 4 | 3 | 10 | 1 | 15 | 1 | 12 | 1 | 17
EQ | 4 | 
   !BG40 = !A_OE & DMA_SM_FSM_FFd1 & DMA_SM_FSM_FFd2 & 
	DMA_SM_FSM_FFd3
	# !A_OE & !DMA_SM_FSM_FFd1 & DMA_SM_FSM_FFd2 & 
	!DMA_SM_FSM_FFd3;

MACROCELL | 3 | 10 | DMA_SM_FSM_FFd4
ATTRIBUTES | 8782642 | 0
OUTPUTMC | 16 | 4 | 7 | 4 | 14 | 6 | 13 | 3 | 10 | 1 | 13 | 1 | 11 | 4 | 16 | 4 | 13 | 1 | 15 | 1 | 12 | 1 | 17 | 4 | 11 | 2 | 4 | 1 | 16 | 1 | 0 | 1 | 14
INPUTS | 8 | A_OE  | DMA_SM_FSM_FFd1  | DMA_SM_FSM_FFd2  | DMA_SM_FSM_FFd3  | BR30_Q  | BGACK30_Q  | RSTINT/RSTINT_CLKF  | RSTI40
INPUTMC | 8 | 3 | 10 | 1 | 15 | 1 | 12 | 1 | 17 | 3 | 16 | 1 | 9 | 3 | 15 | 5 | 16
EQ | 6 | 
   !A_OE.D = !A_OE & DMA_SM_FSM_FFd1
	# !A_OE & DMA_SM_FSM_FFd2 & !DMA_SM_FSM_FFd3
	# !DMA_SM_FSM_FFd1 & !DMA_SM_FSM_FFd2 & 
	!DMA_SM_FSM_FFd3 & BR30_Q & BGACK30_Q;
   A_OE.CLK = RSTINT/RSTINT_CLKF;
   A_OE.AR = !RSTI40;

MACROCELL | 1 | 13 | AL_D<0>
ATTRIBUTES | 265986 | 0
INPUTS | 7 | SIZING_FSM_FFd5  | SIZING_FSM_FFd3  | SIZING_FSM_FFd4  | A40<0>  | SIZ40<0>  | SIZ40<1>  | A_OE
INPUTMC | 4 | 0 | 14 | 0 | 15 | 0 | 16 | 3 | 10
INPUTP | 3 | 42 | 97 | 98
EQ | 8 | 
   !AL<0> = !SIZING_FSM_FFd5 & !SIZING_FSM_FFd3 & 
	!SIZING_FSM_FFd4
	# !SIZING_FSM_FFd3 & !SIZING_FSM_FFd4 & !A40<0>
	# !SIZING_FSM_FFd3 & !SIZING_FSM_FFd4 & SIZ40<0> & 
	SIZ40<1>
	# !SIZING_FSM_FFd3 & !SIZING_FSM_FFd4 & !SIZ40<0> & 
	!SIZ40<1>;
   AL<0>.OE = !A_OE;

MACROCELL | 1 | 11 | AL_D<1>
ATTRIBUTES | 265986 | 0
OUTPUTMC | 1 | 1 | 12
INPUTS | 11 | SIZING_FSM_FFd5  | SIZING_FSM_FFd2  | SIZING_FSM_FFd3  | DMA_SM_FSM_FFd2  | BR30_Q  | DMA_SM_FSM_FFd1  | A_OE  | DMA_SM_FSM_FFd3  | BR40  | BGACK30_Q  | CLK_RAMC_SIG$BUF0.EXP
INPUTMC | 10 | 0 | 14 | 0 | 0 | 0 | 15 | 1 | 12 | 3 | 16 | 1 | 15 | 3 | 10 | 1 | 17 | 1 | 9 | 1 | 10
INPUTP | 1 | 92
EXPORTS | 1 | 1 | 12
IMPORTS | 1 | 1 | 10
EQ | 14 | 
   !AL<1> = !SIZING_FSM_FFd5 & !SIZING_FSM_FFd2 & 
	!SIZING_FSM_FFd3
;Imported pterms FB2_11
	# !SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & !A40<1>
	# !SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & SIZ40<0> & 
	SIZ40<1>
	# !SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & !SIZ40<0> & 
	!SIZ40<1>;
   AL<1>.OE = !A_OE;
    AL_D<1>.EXP  =  A_OE & !DMA_SM_FSM_FFd2 & !BR30_Q
	# !DMA_SM_FSM_FFd1 & DMA_SM_FSM_FFd2 & 
	!DMA_SM_FSM_FFd3
	# !BR40 & !A_OE & !DMA_SM_FSM_FFd1 & BR30_Q & 
	BGACK30_Q

MACROCELL | 4 | 16 | SIZ30_D<0>
ATTRIBUTES | 265986 | 0
OUTPUTMC | 1 | 4 | 17
INPUTS | 9 | SIZING_FSM_FFd3  | SIZING_FSM_FFd4  | SIZ40<0>  | SIZ40<1>  | SIZING_FSM_FFd5  | SIZING_FSM_FFd2  | A_OE  | SM_030_N_FSM_FFd1  | SM_030_N_FSM_FFd2
INPUTMC | 7 | 0 | 15 | 0 | 16 | 0 | 14 | 0 | 0 | 3 | 10 | 4 | 0 | 4 | 17
INPUTP | 2 | 97 | 98
EXPORTS | 1 | 4 | 17
EQ | 6 | 
   !SIZ30<0> = !SIZING_FSM_FFd3 & !SIZING_FSM_FFd4 & !SIZ40<0>
	# !SIZING_FSM_FFd3 & !SIZING_FSM_FFd4 & SIZ40<1>
	# !SIZING_FSM_FFd5 & !SIZING_FSM_FFd2 & 
	!SIZING_FSM_FFd3 & !SIZING_FSM_FFd4;
   SIZ30<0>.OE = !A_OE;
    SIZ30_D<0>.EXP  =  !SM_030_N_FSM_FFd1 & !SM_030_N_FSM_FFd2

MACROCELL | 4 | 13 | SIZ30_D<1>
ATTRIBUTES | 265986 | 0
OUTPUTMC | 1 | 4 | 12
INPUTS | 10 | SIZING_FSM_FFd5  | SIZ40<0>  | SIZ40<1>  | SIZING_FSM_FFd2  | A_OE  | SM_030_P_FSM_FFd1  | SIZING_FSM_FFd3  | SIZING_FSM_FFd4  | LDSACK<0>  | SIZING_FSM_FFd1
INPUTMC | 8 | 0 | 14 | 0 | 0 | 3 | 10 | 4 | 4 | 0 | 15 | 0 | 16 | 4 | 12 | 0 | 9
INPUTP | 2 | 97 | 98
EXPORTS | 1 | 4 | 12
EQ | 7 | 
   SIZ30<1> = SIZING_FSM_FFd5 & !SIZ40<0> & SIZ40<1>
	# SIZING_FSM_FFd2 & SIZ40<0> & SIZ40<1>
	# SIZING_FSM_FFd2 & !SIZ40<0> & !SIZ40<1>;
   SIZ30<1>.OE = !A_OE;
    SIZ30_D<1>.EXP  =  !SIZING_FSM_FFd5 & !SM_030_P_FSM_FFd1 & 
	!SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & !SIZING_FSM_FFd4 & LDSACK<0> & 
	!SIZING_FSM_FFd1

MACROCELL | 7 | 14 | TA40_SIG
ATTRIBUTES | 265986 | 0
INPUTS | 4 | SIZING_FSM_FFd1  | TT40<1>  | TT40<0>  | TBI40_OBUF__$INT
INPUTMC | 2 | 0 | 9 | 0 | 3
INPUTP | 2 | 157 | 155
EQ | 3 | 
   TA40 = !SIZING_FSM_FFd1 & !TT40<1>
	# !SIZING_FSM_FFd1 & !TT40<0>;
   TA40.OE = !TBI40_OBUF__$INT;

MACROCELL | 0 | 14 | SIZING_FSM_FFd5
ATTRIBUTES | 8520496 | 0
OUTPUTMC | 20 | 1 | 13 | 1 | 11 | 4 | 16 | 4 | 13 | 0 | 14 | 0 | 0 | 4 | 2 | 0 | 13 | 0 | 16 | 4 | 11 | 4 | 9 | 0 | 9 | 0 | 1 | 0 | 4 | 0 | 2 | 0 | 3 | 0 | 8 | 0 | 17 | 4 | 3 | 0 | 15
INPUTS | 12 | SIZING_FSM_FFd5  | TERM  | TERM_ACK  | SIZING_FSM_FFd2  | SIZING_FSM_FFd3  | LDSACK<0>  | LDSACK<1>  | SIZ40<0>  | SIZ40<1>  | SCLK  | RSTI40  | DSACK_S_D1<0>.EXP
INPUTMC | 10 | 0 | 14 | 4 | 1 | 0 | 6 | 0 | 0 | 0 | 15 | 4 | 12 | 4 | 10 | 1 | 5 | 5 | 16 | 0 | 13
INPUTP | 2 | 97 | 98
EXPORTS | 1 | 0 | 15
IMPORTS | 1 | 0 | 13
EQ | 9 | 
   SIZING_FSM_FFd5.D = SIZING_FSM_FFd5 & !TERM
	# SIZING_FSM_FFd5 & TERM_ACK
;Imported pterms FB1_14
	# SIZING_FSM_FFd5 & !LDSACK<0> & !LDSACK<1>
	# SIZING_FSM_FFd6 & !TT40<1> & SEL16M & !TS40;
   SIZING_FSM_FFd5.CLK = SCLK;
   SIZING_FSM_FFd5.AR = !RSTI40;
    SIZING_FSM_FFd5.EXP  =  SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & LDSACK<0> & 
	!LDSACK<1> & TERM & !TERM_ACK & !SIZ40<0> & !SIZ40<1>

MACROCELL | 1 | 15 | DMA_SM_FSM_FFd1
ATTRIBUTES | 8520496 | 0
OUTPUTMC | 10 | 6 | 13 | 3 | 10 | 1 | 15 | 1 | 12 | 1 | 17 | 2 | 4 | 1 | 0 | 1 | 11 | 1 | 14 | 1 | 16
INPUTS | 7 | DMA_SM_FSM_FFd1  | DMA_SM_FSM_FFd3  | A_OE  | DMA_SM_FSM_FFd2  | BGR60_OBUF$BUF1.EXP  | RSTINT/RSTINT_CLKF  | RSTI40
INPUTMC | 7 | 1 | 15 | 1 | 17 | 3 | 10 | 1 | 12 | 1 | 14 | 3 | 15 | 5 | 16
IMPORTS | 1 | 1 | 14
EQ | 13 | 
   DMA_SM_FSM_FFd1.D = !A_OE & DMA_SM_FSM_FFd2
	# !A_OE & DMA_SM_FSM_FFd3
	# DMA_SM_FSM_FFd1 & DMA_SM_FSM_FFd3
;Imported pterms FB2_15
	# !BB40 & !A_OE & DMA_SM_FSM_FFd1
	# A_OE & !DMA_SM_FSM_FFd1 & !DMA_SM_FSM_FFd2 & 
	!BR30_Q
	# DMA_SM_FSM_FFd1 & DMA_SM_FSM_FFd2 & !BR30_Q & 
	!BGACK30_Q
	# !DMA_SM_FSM_FFd1 & !DMA_SM_FSM_FFd2 & !BR30_Q & 
	BGACK30_Q;
   DMA_SM_FSM_FFd1.CLK = RSTINT/RSTINT_CLKF;
   DMA_SM_FSM_FFd1.AR = !RSTI40;

MACROCELL | 1 | 12 | DMA_SM_FSM_FFd2
ATTRIBUTES | 8520496 | 0
OUTPUTMC | 9 | 6 | 13 | 3 | 10 | 1 | 15 | 1 | 11 | 1 | 17 | 2 | 4 | 1 | 0 | 1 | 14 | 1 | 16
INPUTS | 7 | A_OE  | DMA_SM_FSM_FFd1  | DMA_SM_FSM_FFd3  | BB40  | AL_D<1>.EXP  | RSTINT/RSTINT_CLKF  | RSTI40
INPUTMC | 6 | 3 | 10 | 1 | 15 | 1 | 17 | 1 | 11 | 3 | 15 | 5 | 16
INPUTP | 1 | 102
IMPORTS | 1 | 1 | 11
EQ | 11 | 
   DMA_SM_FSM_FFd2.D = !BB40 & DMA_SM_FSM_FFd1
	# A_OE & DMA_SM_FSM_FFd1
	# !A_OE & DMA_SM_FSM_FFd3
;Imported pterms FB2_12
	# A_OE & !DMA_SM_FSM_FFd2 & !BR30_Q
	# !DMA_SM_FSM_FFd1 & DMA_SM_FSM_FFd2 & 
	!DMA_SM_FSM_FFd3
	# !BR40 & !A_OE & !DMA_SM_FSM_FFd1 & BR30_Q & 
	BGACK30_Q;
   DMA_SM_FSM_FFd2.CLK = RSTINT/RSTINT_CLKF;
   DMA_SM_FSM_FFd2.AR = !RSTI40;

MACROCELL | 4 | 0 | SM_030_N_FSM_FFd1
ATTRIBUTES | 8520496 | 0
OUTPUTMC | 12 | 4 | 6 | 4 | 14 | 4 | 0 | 4 | 16 | 4 | 8 | 4 | 3 | 4 | 1 | 3 | 17 | 4 | 4 | 4 | 7 | 4 | 15 | 4 | 17
INPUTS | 12 | SM_030_N_FSM_FFd2  | SM_030_P_FSM_FFd2  | BERR30  | SM_030_N_FSM_FFd1  | SM_030_P_FSM_FFd1  | STERM_D0  | DSACK_D0<0>  | DSACK_D0<1>  | CLK30_D0  | RSTI40  | TERM  | SM_030_N_FSM_FFd2.EXP
INPUTMC | 11 | 4 | 17 | 4 | 2 | 4 | 0 | 4 | 4 | 2 | 16 | 3 | 13 | 2 | 17 | 3 | 14 | 5 | 16 | 4 | 1 | 4 | 17
INPUTP | 1 | 64
EXPORTS | 1 | 4 | 1
IMPORTS | 1 | 4 | 17
EQ | 10 | 
   SM_030_N_FSM_FFd1.D = SM_030_N_FSM_FFd2 & SM_030_P_FSM_FFd2
	# BERR30 & SM_030_N_FSM_FFd1 & SM_030_P_FSM_FFd1 & 
	STERM_D0 & DSACK_D0<0> & DSACK_D0<1>
;Imported pterms FB5_18
	# BERR30 & SM_030_N_FSM_FFd1 & SM_030_P_FSM_FFd2 & 
	STERM_D0 & DSACK_D0<0> & DSACK_D0<1>;
   SM_030_N_FSM_FFd1.CLK = !CLK30_D0;
   SM_030_N_FSM_FFd1.AR = !RSTI40;
    SM_030_N_FSM_FFd1.EXP  =  BERR30 & SM_030_N_FSM_FFd1 & TERM & STERM_D0 & 
	DSACK_D0<0> & DSACK_D0<1>

MACROCELL | 4 | 17 | SM_030_N_FSM_FFd2
ATTRIBUTES | 8520608 | 0
OUTPUTMC | 13 | 4 | 6 | 4 | 14 | 4 | 0 | 4 | 17 | 4 | 2 | 4 | 11 | 4 | 9 | 4 | 7 | 3 | 17 | 4 | 1 | 4 | 4 | 4 | 15 | 4 | 16
INPUTS | 11 | SM_030_N_FSM_FFd2  | SM_030_P_FSM_FFd2  | SM_030_P_FSM_FFd1  | BERR30  | CLK30_D0  | RSTI40  | SM_030_N_FSM_FFd1  | STERM_D0  | DSACK_D0<0>  | DSACK_D0<1>  | SIZ30_D<0>.EXP
INPUTMC | 10 | 4 | 17 | 4 | 2 | 4 | 4 | 3 | 14 | 5 | 16 | 4 | 0 | 2 | 16 | 3 | 13 | 2 | 17 | 4 | 16
INPUTP | 1 | 64
EXPORTS | 1 | 4 | 0
IMPORTS | 1 | 4 | 16
EQ | 8 | 
   SM_030_N_FSM_FFd2.D = SM_030_N_FSM_FFd2 & !SM_030_P_FSM_FFd2
	# !SM_030_P_FSM_FFd1 & !SM_030_P_FSM_FFd2
;Imported pterms FB5_17
	# !SM_030_N_FSM_FFd1 & !SM_030_N_FSM_FFd2;
   SM_030_N_FSM_FFd2.CLK = !CLK30_D0;
   SM_030_N_FSM_FFd2.AP = !RSTI40;
    SM_030_N_FSM_FFd2.EXP  =  BERR30 & SM_030_N_FSM_FFd1 & SM_030_P_FSM_FFd2 & 
	STERM_D0 & DSACK_D0<0> & DSACK_D0<1>

MACROCELL | 4 | 4 | SM_030_P_FSM_FFd1
ATTRIBUTES | 8520496 | 0
OUTPUTMC | 16 | 4 | 6 | 4 | 13 | 4 | 0 | 4 | 17 | 4 | 1 | 4 | 2 | 4 | 12 | 4 | 10 | 4 | 8 | 3 | 17 | 4 | 4 | 4 | 5 | 4 | 9 | 4 | 11 | 4 | 15 | 4 | 3
INPUTS | 10 | SM_030_N_FSM_FFd1  | SM_030_P_FSM_FFd1  | SM_030_P_FSM_FFd2  | SM_030_N_FSM_FFd2  | DSACK_VALID<1>  | CLK30_D0  | RSTI40  | BERR30  | DSACK_D0<0>  | EXP15_.EXP
INPUTMC | 9 | 4 | 0 | 4 | 4 | 4 | 2 | 4 | 17 | 4 | 3 | 3 | 14 | 5 | 16 | 3 | 13 | 4 | 5
INPUTP | 1 | 64
EXPORTS | 1 | 4 | 3
IMPORTS | 1 | 4 | 5
EQ | 12 | 
   SM_030_P_FSM_FFd1.D = ;Imported pterms FB5_6
	  SM_030_P_FSM_FFd2 & STERM_D0
	# SM_030_P_FSM_FFd1 & !DSACK_VALID<0> & 
	!DSACK_VALID<1>;
   SM_030_P_FSM_FFd1.CLK = CLK30_D0;
   SM_030_P_FSM_FFd1.AR = !RSTI40;
    SM_030_P_FSM_FFd1.EXP  =  SM_030_N_FSM_FFd1 & !SM_030_P_FSM_FFd1 & 
	!SM_030_P_FSM_FFd2
	# !SM_030_N_FSM_FFd1 & !SM_030_N_FSM_FFd2 & 
	DSACK_VALID<1>
	# BERR30 & SM_030_N_FSM_FFd1 & DSACK_VALID<1> & 
	DSACK_D0<0>

MACROCELL | 0 | 0 | SIZING_FSM_FFd2
ATTRIBUTES | 4326192 | 0
OUTPUTMC | 17 | 1 | 11 | 4 | 16 | 4 | 13 | 0 | 0 | 4 | 2 | 0 | 15 | 4 | 11 | 4 | 9 | 0 | 5 | 0 | 1 | 0 | 4 | 0 | 2 | 0 | 3 | 0 | 10 | 0 | 14 | 1 | 10 | 4 | 3
INPUTS | 12 | SIZING_FSM_FFd2  | SIZING_FSM_FFd4  | LDSACK<0>  | LDSACK<1>  | TERM  | TERM_ACK  | SIZ40<0>  | SIZ40<1>  | SIZING_FSM_FFd5  | SCLK  | RSTI40  | BWL_BS_2_OBUF.EXP
INPUTMC | 10 | 0 | 0 | 0 | 16 | 4 | 12 | 4 | 10 | 4 | 1 | 0 | 6 | 0 | 14 | 1 | 5 | 5 | 16 | 0 | 1
INPUTP | 2 | 97 | 98
IMPORTS | 1 | 0 | 1
EQ | 19 | 
   SIZING_FSM_FFd2.T = !SIZING_FSM_FFd5 & SIZING_FSM_FFd2 & !LDSACK<0> & 
	LDSACK<1> & TERM & !TERM_ACK & SIZ40<0> & SIZ40<1>
	# SIZING_FSM_FFd2 & !SIZING_FSM_FFd4 & LDSACK<0> & 
	!LDSACK<1> & TERM & !TERM_ACK & SIZ40<0> & SIZ40<1>
	# SIZING_FSM_FFd2 & !SIZING_FSM_FFd4 & LDSACK<0> & 
	!LDSACK<1> & TERM & !TERM_ACK & !SIZ40<0> & !SIZ40<1>
;Imported pterms FB1_2
	# SIZING_FSM_FFd5 & !SIZING_FSM_FFd2 & !LDSACK<0> & 
	LDSACK<1> & TERM & !TERM_ACK & SIZ40<0> & SIZ40<1>
	# SIZING_FSM_FFd5 & !SIZING_FSM_FFd2 & !LDSACK<0> & 
	LDSACK<1> & TERM & !TERM_ACK & !SIZ40<0> & !SIZ40<1>
	# !SIZING_FSM_FFd5 & SIZING_FSM_FFd2 & !LDSACK<0> & 
	LDSACK<1> & TERM & !TERM_ACK & !SIZ40<0> & !SIZ40<1>
	# !SIZING_FSM_FFd2 & SIZING_FSM_FFd4 & LDSACK<0> & 
	!LDSACK<1> & TERM & !TERM_ACK & SIZ40<0> & SIZ40<1>
	# !SIZING_FSM_FFd2 & SIZING_FSM_FFd4 & LDSACK<0> & 
	!LDSACK<1> & TERM & !TERM_ACK & !SIZ40<0> & !SIZ40<1>;
   SIZING_FSM_FFd2.CLK = SCLK;
   SIZING_FSM_FFd2.AR = !RSTI40;

MACROCELL | 4 | 2 | SM_030_P_FSM_FFd2
ATTRIBUTES | 4326192 | 0
OUTPUTMC | 13 | 4 | 6 | 4 | 5 | 4 | 0 | 4 | 17 | 4 | 3 | 4 | 2 | 4 | 12 | 4 | 10 | 4 | 8 | 3 | 17 | 4 | 1 | 4 | 4 | 4 | 15
INPUTS | 12 | SM_030_P_FSM_FFd1  | SM_030_P_FSM_FFd2  | SM_030_N_FSM_FFd2  | TERM_ACK  | SIZING_FSM_FFd5  | SIZING_FSM_FFd2  | SIZING_FSM_FFd3  | SIZING_FSM_FFd4  | SIZING_FSM_FFd1  | DSACK_VALID<1>.EXP  | CLK30_D0  | RSTI40
INPUTMC | 12 | 4 | 4 | 4 | 2 | 4 | 17 | 0 | 6 | 0 | 14 | 0 | 0 | 0 | 15 | 0 | 16 | 0 | 9 | 4 | 3 | 3 | 14 | 5 | 16
IMPORTS | 1 | 4 | 3
EQ | 11 | 
   !SM_030_P_FSM_FFd2.T = SM_030_P_FSM_FFd1 & !SM_030_P_FSM_FFd2
	# !SM_030_N_FSM_FFd2 & !SM_030_P_FSM_FFd2 & !TERM_ACK
	# !SIZING_FSM_FFd5 & !SIZING_FSM_FFd2 & 
	!SM_030_P_FSM_FFd2 & !SIZING_FSM_FFd3 & !SIZING_FSM_FFd4 & 
	!SIZING_FSM_FFd1
;Imported pterms FB5_4
	# !SIZING_FSM_FFd5 & !SIZING_FSM_FFd2 & 
	!SM_030_P_FSM_FFd2 & !SIZING_FSM_FFd3 & !SIZING_FSM_FFd4 & 
	!SIZING_FSM_FFd6;
   SM_030_P_FSM_FFd2.CLK = CLK30_D0;
   SM_030_P_FSM_FFd2.AR = !RSTI40;

MACROCELL | 1 | 17 | DMA_SM_FSM_FFd3
ATTRIBUTES | 8520496 | 0
OUTPUTMC | 8 | 6 | 13 | 3 | 10 | 1 | 15 | 1 | 12 | 1 | 17 | 2 | 4 | 1 | 11 | 1 | 16
INPUTS | 9 | A_OE  | DMA_SM_FSM_FFd1  | DMA_SM_FSM_FFd2  | DMA_SM_FSM_FFd3  | BR30_Q  | RSTINT.EXP  | OE_BS_OBUF.EXP  | RSTINT/RSTINT_CLKF  | RSTI40
INPUTMC | 9 | 3 | 10 | 1 | 15 | 1 | 12 | 1 | 17 | 3 | 16 | 1 | 0 | 1 | 16 | 3 | 15 | 5 | 16
IMPORTS | 2 | 1 | 0 | 1 | 16
EQ | 17 | 
   DMA_SM_FSM_FFd3.D = !A_OE & !DMA_SM_FSM_FFd1 & DMA_SM_FSM_FFd2
	# !A_OE & DMA_SM_FSM_FFd3 & BR30_Q
	# A_OE & DMA_SM_FSM_FFd2 & !DMA_SM_FSM_FFd3 & 
	BR30_Q
;Imported pterms FB2_1
	# !BR40 & !BB40 & !A_OE & DMA_SM_FSM_FFd1 & 
	!DMA_SM_FSM_FFd2
	# !BB40 & !A_OE & DMA_SM_FSM_FFd2 & LOCKE40 & 
	!LOCK40
;Imported pterms FB2_17
	# A_OE & !DMA_SM_FSM_FFd1 & !DMA_SM_FSM_FFd2 & 
	!BR30_Q
	# !A_OE & DMA_SM_FSM_FFd3 & LOCKE40 & !LOCK40
	# !DMA_SM_FSM_FFd1 & DMA_SM_FSM_FFd2 & 
	!DMA_SM_FSM_FFd3 & !BGACK30_Q;
   DMA_SM_FSM_FFd3.CLK = RSTINT/RSTINT_CLKF;
   DMA_SM_FSM_FFd3.AR = !RSTI40;

MACROCELL | 0 | 15 | SIZING_FSM_FFd3
ATTRIBUTES | 4326192 | 0
OUTPUTMC | 18 | 1 | 13 | 1 | 11 | 4 | 16 | 4 | 2 | 0 | 15 | 4 | 11 | 4 | 9 | 0 | 8 | 0 | 2 | 0 | 4 | 0 | 3 | 0 | 5 | 0 | 10 | 0 | 14 | 0 | 16 | 1 | 10 | 4 | 3 | 4 | 13
INPUTS | 12 | SIZING_FSM_FFd2  | SIZING_FSM_FFd3  | LDSACK<0>  | LDSACK<1>  | TERM  | TERM_ACK  | SIZ40<0>  | SIZ40<1>  | SIZING_FSM_FFd5.EXP  | SIZING_FSM_FFd4.EXP  | SCLK  | RSTI40
INPUTMC | 10 | 0 | 0 | 0 | 15 | 4 | 12 | 4 | 10 | 4 | 1 | 0 | 6 | 0 | 14 | 0 | 16 | 1 | 5 | 5 | 16
INPUTP | 2 | 97 | 98
IMPORTS | 2 | 0 | 14 | 0 | 16
EQ | 16 | 
   SIZING_FSM_FFd3.T = SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & LDSACK<0> & 
	!LDSACK<1> & TERM & !TERM_ACK & SIZ40<0> & SIZ40<1>
	# !SIZING_FSM_FFd2 & SIZING_FSM_FFd3 & LDSACK<0> & 
	!LDSACK<1> & TERM & !TERM_ACK & SIZ40<0> & SIZ40<1>
	# !SIZING_FSM_FFd2 & SIZING_FSM_FFd3 & LDSACK<0> & 
	!LDSACK<1> & TERM & !TERM_ACK & !SIZ40<0> & !SIZ40<1>
;Imported pterms FB1_15
	# SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & LDSACK<0> & 
	!LDSACK<1> & TERM & !TERM_ACK & !SIZ40<0> & !SIZ40<1>
;Imported pterms FB1_17
	# SIZING_FSM_FFd5 & !SIZING_FSM_FFd3 & LDSACK<0> & 
	!LDSACK<1> & TERM & !TERM_ACK & !SIZ40<0> & A40<1> & SIZ40<1>
	# !SIZING_FSM_FFd5 & SIZING_FSM_FFd3 & LDSACK<0> & 
	!LDSACK<1> & TERM & !TERM_ACK & !SIZ40<0> & A40<1> & SIZ40<1>;
   SIZING_FSM_FFd3.CLK = SCLK;
   SIZING_FSM_FFd3.AR = !RSTI40;

MACROCELL | 0 | 16 | SIZING_FSM_FFd4
ATTRIBUTES | 4326192 | 0
OUTPUTMC | 17 | 1 | 13 | 4 | 16 | 0 | 0 | 4 | 2 | 0 | 16 | 4 | 11 | 4 | 9 | 0 | 5 | 0 | 2 | 0 | 4 | 0 | 1 | 0 | 3 | 0 | 10 | 0 | 17 | 4 | 3 | 4 | 13 | 0 | 15
INPUTS | 13 | SIZING_FSM_FFd5  | SIZING_FSM_FFd4  | LDSACK<0>  | LDSACK<1>  | TERM  | TERM_ACK  | SIZ40<0>  | SIZ40<1>  | SIZING_FSM_FFd3  | SCLK  | RSTI40  | A40<1>  | EXP14_.EXP
INPUTMC | 10 | 0 | 14 | 0 | 16 | 4 | 12 | 4 | 10 | 4 | 1 | 0 | 6 | 0 | 15 | 1 | 5 | 5 | 16 | 0 | 17
INPUTP | 3 | 97 | 98 | 2
EXPORTS | 1 | 0 | 15
IMPORTS | 1 | 0 | 17
EQ | 19 | 
   SIZING_FSM_FFd4.T = !SIZING_FSM_FFd5 & SIZING_FSM_FFd4 & LDSACK<0> & 
	!LDSACK<1> & TERM & !TERM_ACK & SIZ40<0> & SIZ40<1>
;Imported pterms FB1_18
	# SIZING_FSM_FFd5 & !SIZING_FSM_FFd4 & LDSACK<0> & 
	!LDSACK<1> & TERM & !TERM_ACK & SIZ40<0> & SIZ40<1>
	# SIZING_FSM_FFd5 & !SIZING_FSM_FFd4 & LDSACK<0> & 
	!LDSACK<1> & TERM & !TERM_ACK & !SIZ40<0> & !A40<1>
	# SIZING_FSM_FFd5 & !SIZING_FSM_FFd4 & LDSACK<0> & 
	!LDSACK<1> & TERM & !TERM_ACK & !SIZ40<0> & !SIZ40<1>
	# !SIZING_FSM_FFd5 & SIZING_FSM_FFd4 & LDSACK<0> & 
	!LDSACK<1> & TERM & !TERM_ACK & !SIZ40<0> & !A40<1>
	# !SIZING_FSM_FFd5 & SIZING_FSM_FFd4 & LDSACK<0> & 
	!LDSACK<1> & TERM & !TERM_ACK & !SIZ40<0> & !SIZ40<1>;
   SIZING_FSM_FFd4.CLK = SCLK;
   SIZING_FSM_FFd4.AR = !RSTI40;
    SIZING_FSM_FFd4.EXP  =  SIZING_FSM_FFd5 & !SIZING_FSM_FFd3 & LDSACK<0> & 
	!LDSACK<1> & TERM & !TERM_ACK & !SIZ40<0> & A40<1> & SIZ40<1>
	# !SIZING_FSM_FFd5 & SIZING_FSM_FFd3 & LDSACK<0> & 
	!LDSACK<1> & TERM & !TERM_ACK & !SIZ40<0> & A40<1> & SIZ40<1>

MACROCELL | 4 | 12 | LDSACK<0>
ATTRIBUTES | 8520496 | 0
OUTPUTMC | 13 | 0 | 13 | 0 | 0 | 0 | 15 | 0 | 16 | 4 | 12 | 0 | 9 | 0 | 1 | 0 | 8 | 0 | 10 | 0 | 14 | 0 | 17 | 4 | 11 | 4 | 13
INPUTS | 9 | SM_030_P_FSM_FFd2  | LDSACK<0>  | STERM_D0  | SM_030_P_FSM_FFd1  | DSACK_VALID<0>  | DIR_BS_OBUF$BUF0.EXP  | SIZ30_D<1>.EXP  | CLK30_D0  | RSTI40
INPUTMC | 9 | 4 | 2 | 4 | 12 | 2 | 16 | 4 | 4 | 4 | 8 | 4 | 11 | 4 | 13 | 3 | 14 | 5 | 16
IMPORTS | 2 | 4 | 11 | 4 | 13
EQ | 16 | 
   LDSACK<0>.D = SM_030_P_FSM_FFd1 & DSACK_VALID<0>
	# SM_030_P_FSM_FFd2 & LDSACK<0>
	# SM_030_P_FSM_FFd2 & !STERM_D0
;Imported pterms FB5_12
	# SM_030_P_FSM_FFd1 & LDSACK<0> & !DSACK_VALID<1>
	# !SM_030_N_FSM_FFd2 & !SM_030_P_FSM_FFd1 & 
	LDSACK<0> & !TERM_ACK
	# !SIZING_FSM_FFd5 & !SM_030_P_FSM_FFd1 & 
	!SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & !SIZING_FSM_FFd4 & LDSACK<0> & 
	!SIZING_FSM_FFd6
;Imported pterms FB5_14
	# !SIZING_FSM_FFd5 & !SM_030_P_FSM_FFd1 & 
	!SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & !SIZING_FSM_FFd4 & LDSACK<0> & 
	!SIZING_FSM_FFd1;
   LDSACK<0>.CLK = CLK30_D0;
   LDSACK<0>.AR = !RSTI40;

MACROCELL | 4 | 10 | LDSACK<1>
ATTRIBUTES | 8520496 | 0
OUTPUTMC | 12 | 0 | 13 | 0 | 0 | 0 | 15 | 0 | 16 | 4 | 10 | 0 | 9 | 0 | 1 | 0 | 8 | 0 | 10 | 0 | 14 | 0 | 17 | 4 | 9
INPUTS | 8 | SM_030_P_FSM_FFd2  | LDSACK<1>  | STERM_D0  | SM_030_P_FSM_FFd1  | DSACK_VALID<1>  | EXP17_.EXP  | CLK30_D0  | RSTI40
INPUTMC | 8 | 4 | 2 | 4 | 10 | 2 | 16 | 4 | 4 | 4 | 3 | 4 | 9 | 3 | 14 | 5 | 16
IMPORTS | 1 | 4 | 9
EQ | 15 | 
   LDSACK<1>.D = SM_030_P_FSM_FFd1 & DSACK_VALID<1>
	# SM_030_P_FSM_FFd2 & LDSACK<1>
	# SM_030_P_FSM_FFd2 & !STERM_D0
;Imported pterms FB5_10
	# SM_030_P_FSM_FFd1 & LDSACK<1> & !DSACK_VALID<0>
	# !SM_030_N_FSM_FFd2 & !SM_030_P_FSM_FFd1 & 
	LDSACK<1> & !TERM_ACK
	# !SIZING_FSM_FFd5 & !SM_030_P_FSM_FFd1 & 
	!SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & !SIZING_FSM_FFd4 & LDSACK<1> & 
	!SIZING_FSM_FFd1
	# !SIZING_FSM_FFd5 & !SM_030_P_FSM_FFd1 & 
	!SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & !SIZING_FSM_FFd4 & LDSACK<1> & 
	!SIZING_FSM_FFd6;
   LDSACK<1>.CLK = CLK30_D0;
   LDSACK<1>.AR = !RSTI40;

MACROCELL | 0 | 9 | SIZING_FSM_FFd1
ATTRIBUTES | 8520496 | 0
OUTPUTMC | 13 | 4 | 7 | 4 | 14 | 7 | 14 | 4 | 2 | 0 | 5 | 4 | 9 | 0 | 11 | 0 | 12 | 0 | 13 | 0 | 2 | 0 | 4 | 0 | 3 | 4 | 13
INPUTS | 11 | SIZING_FSM_FFd5  | LDSACK<0>  | LDSACK<1>  | TERM  | TERM_ACK  | SIZ40<0>  | SIZ40<1>  | LE_BS_D.EXP  | CLK30_SIG.EXP  | SCLK  | RSTI40
INPUTMC | 9 | 0 | 14 | 4 | 12 | 4 | 10 | 4 | 1 | 0 | 6 | 0 | 8 | 0 | 10 | 1 | 5 | 5 | 16
INPUTP | 2 | 97 | 98
IMPORTS | 2 | 0 | 8 | 0 | 10
EQ | 24 | 
   SIZING_FSM_FFd1.D = SIZING_FSM_FFd5 & LDSACK<0> & LDSACK<1> & TERM & 
	!TERM_ACK
	# SIZING_FSM_FFd5 & LDSACK<1> & TERM & !TERM_ACK & 
	SIZ40<0> & !SIZ40<1>
	# SIZING_FSM_FFd5 & LDSACK<1> & TERM & !TERM_ACK & 
	!SIZ40<0> & SIZ40<1>
;Imported pterms FB1_9
	# SIZING_FSM_FFd5 & LDSACK<0> & TERM & !TERM_ACK & 
	SIZ40<0> & !SIZ40<1>
	# SIZING_FSM_FFd3 & LDSACK<0> & !LDSACK<1> & TERM & 
	!TERM_ACK & SIZ40<0> & SIZ40<1>
;Imported pterms FB1_11
	# SIZING_FSM_FFd2 & !LDSACK<0> & LDSACK<1> & TERM & 
	!TERM_ACK & SIZ40<0> & SIZ40<1>
	# SIZING_FSM_FFd2 & !LDSACK<0> & LDSACK<1> & TERM & 
	!TERM_ACK & !SIZ40<0> & !SIZ40<1>
	# SIZING_FSM_FFd3 & LDSACK<0> & !LDSACK<1> & TERM & 
	!TERM_ACK & !SIZ40<0> & !SIZ40<1>
	# SIZING_FSM_FFd3 & LDSACK<0> & !LDSACK<1> & TERM & 
	!TERM_ACK & A40<1> & SIZ40<1>
	# SIZING_FSM_FFd4 & LDSACK<0> & !LDSACK<1> & TERM & 
	!TERM_ACK & !SIZ40<0> & !A40<1> & SIZ40<1>;
   SIZING_FSM_FFd1.CLK = SCLK;
   SIZING_FSM_FFd1.AR = !RSTI40;

MACROCELL | 0 | 11 | SIZING_FSM_FFd6
ATTRIBUTES | 8520612 | 0
OUTPUTMC | 11 | 0 | 5 | 0 | 3 | 4 | 11 | 4 | 9 | 0 | 11 | 0 | 12 | 0 | 13 | 0 | 2 | 0 | 4 | 4 | 3 | 0 | 10
INPUTS | 8 | SIZING_FSM_FFd1  | SIZING_FSM_FFd6  | TT40<1>  | SEL16M  | TS40  | SCLK  | RSTI40  | PCLK
INPUTMC | 5 | 0 | 9 | 0 | 11 | 1 | 5 | 5 | 16 | 5 | 11
INPUTP | 3 | 157 | 8 | 109
EXPORTS | 1 | 0 | 10
EQ | 5 | 
   !SIZING_FSM_FFd6.D = !SIZING_FSM_FFd1 & !SIZING_FSM_FFd6
	# !SIZING_FSM_FFd1 & !TT40<1> & SEL16M & !TS40;
   SIZING_FSM_FFd6.CLK = SCLK;
   SIZING_FSM_FFd6.AP = !RSTI40;
    SIZING_FSM_FFd6.EXP  =  PCLK

MACROCELL | 3 | 16 | BR30_Q
ATTRIBUTES | 8520608 | 0
OUTPUTMC | 5 | 3 | 10 | 1 | 14 | 1 | 11 | 1 | 17 | 1 | 16
INPUTS | 3 | BR30  | RSTINT/RSTINT_CLKF  | RSTI40
INPUTMC | 2 | 3 | 15 | 5 | 16
INPUTP | 1 | 26
EQ | 3 | 
   BR30_Q.D = BR30;
   BR30_Q.CLK = RSTINT/RSTINT_CLKF;
   BR30_Q.AP = !RSTI40;

MACROCELL | 0 | 12 | DSACK_S_D1<1>
ATTRIBUTES | 8520496 | 0
OUTPUTMC | 4 | 0 | 3 | 0 | 2 | 0 | 5 | 0 | 13
INPUTS | 7 | SIZING_FSM_FFd1  | SIZING_FSM_FFd6  | STERM_D0  | DSACK_D0<1>  | SCLK  | RSTI40  | DSACK_D0<0>
INPUTMC | 7 | 0 | 9 | 0 | 11 | 2 | 16 | 2 | 17 | 1 | 5 | 5 | 16 | 3 | 13
EXPORTS | 1 | 0 | 13
EQ | 5 | 
   DSACK_S_D1<1>.D = !SIZING_FSM_FFd1 & !SIZING_FSM_FFd6 & !STERM_D0
	# !SIZING_FSM_FFd1 & !SIZING_FSM_FFd6 & !DSACK_D0<1>;
   DSACK_S_D1<1>.CLK = SCLK;
   DSACK_S_D1<1>.AR = !RSTI40;
    DSACK_S_D1<1>.EXP  =  !SIZING_FSM_FFd1 & !SIZING_FSM_FFd6 & !DSACK_D0<0>

MACROCELL | 1 | 9 | BGACK30_Q
ATTRIBUTES | 8520608 | 0
OUTPUTMC | 4 | 3 | 10 | 1 | 14 | 1 | 11 | 1 | 16
INPUTS | 3 | BGACK30  | RSTINT/RSTINT_CLKF  | RSTI40
INPUTMC | 2 | 3 | 15 | 5 | 16
INPUTP | 1 | 44
EQ | 3 | 
   BGACK30_Q.D = BGACK30;
   BGACK30_Q.CLK = RSTINT/RSTINT_CLKF;
   BGACK30_Q.AP = !RSTI40;

MACROCELL | 0 | 13 | DSACK_S_D1<0>
ATTRIBUTES | 8520496 | 0
OUTPUTMC | 4 | 0 | 3 | 0 | 2 | 0 | 5 | 0 | 14
INPUTS | 12 | SIZING_FSM_FFd1  | SIZING_FSM_FFd6  | STERM_D0  | SIZING_FSM_FFd5  | SCLK  | RSTI40  | LDSACK<0>  | LDSACK<1>  | TT40<1>  | SEL16M  | TS40  | DSACK_S_D1<1>.EXP
INPUTMC | 9 | 0 | 9 | 0 | 11 | 2 | 16 | 0 | 14 | 1 | 5 | 5 | 16 | 4 | 12 | 4 | 10 | 0 | 12
INPUTP | 3 | 157 | 8 | 109
EXPORTS | 1 | 0 | 14
IMPORTS | 1 | 0 | 12
EQ | 7 | 
   DSACK_S_D1<0>.D = !SIZING_FSM_FFd1 & !SIZING_FSM_FFd6 & !STERM_D0
;Imported pterms FB1_13
	# !SIZING_FSM_FFd1 & !SIZING_FSM_FFd6 & !DSACK_D0<0>;
   DSACK_S_D1<0>.CLK = SCLK;
   DSACK_S_D1<0>.AR = !RSTI40;
    DSACK_S_D1<0>.EXP  =  SIZING_FSM_FFd5 & !LDSACK<0> & !LDSACK<1>
	# SIZING_FSM_FFd6 & !TT40<1> & SEL16M & !TS40

MACROCELL | 4 | 8 | DSACK_VALID<0>
ATTRIBUTES | 8520496 | 0
OUTPUTMC | 4 | 4 | 7 | 4 | 12 | 4 | 9 | 4 | 5
INPUTS | 8 | SM_030_N_FSM_FFd1  | DSACK_D0<0>  | STERM_D0  | SM_030_P_FSM_FFd1  | SM_030_P_FSM_FFd2  | AS30_SIG.EXP  | CLK30_D0  | RSTI40
INPUTMC | 8 | 4 | 0 | 3 | 13 | 2 | 16 | 4 | 4 | 4 | 2 | 4 | 7 | 3 | 14 | 5 | 16
IMPORTS | 1 | 4 | 7
EQ | 11 | 
   DSACK_VALID<0>.D = SM_030_N_FSM_FFd1 & !STERM_D0
	# SM_030_N_FSM_FFd1 & !DSACK_D0<0>
	# SM_030_N_FSM_FFd1 & !SM_030_P_FSM_FFd1 & 
	!SM_030_P_FSM_FFd2
;Imported pterms FB5_8
	# !SM_030_N_FSM_FFd1 & !SM_030_N_FSM_FFd2 & 
	DSACK_VALID<0>
	# BERR30 & SM_030_N_FSM_FFd1 & DSACK_VALID<0> & 
	DSACK_D0<1>;
   DSACK_VALID<0>.CLK = !CLK30_D0;
   DSACK_VALID<0>.AR = !RSTI40;

MACROCELL | 4 | 3 | DSACK_VALID<1>
ATTRIBUTES | 8520496 | 0
OUTPUTMC | 5 | 4 | 10 | 4 | 11 | 4 | 4 | 4 | 5 | 4 | 2
INPUTS | 12 | SM_030_N_FSM_FFd1  | DSACK_D0<1>  | STERM_D0  | SIZING_FSM_FFd5  | SIZING_FSM_FFd2  | SM_030_P_FSM_FFd2  | SIZING_FSM_FFd3  | SIZING_FSM_FFd4  | SIZING_FSM_FFd6  | CLK30_D0  | RSTI40  | SM_030_P_FSM_FFd1.EXP
INPUTMC | 12 | 4 | 0 | 2 | 17 | 2 | 16 | 0 | 14 | 0 | 0 | 4 | 2 | 0 | 15 | 0 | 16 | 0 | 11 | 3 | 14 | 5 | 16 | 4 | 4
EXPORTS | 1 | 4 | 2
IMPORTS | 1 | 4 | 4
EQ | 14 | 
   DSACK_VALID<1>.D = SM_030_N_FSM_FFd1 & !STERM_D0
	# SM_030_N_FSM_FFd1 & !DSACK_D0<1>
;Imported pterms FB5_5
	# SM_030_N_FSM_FFd1 & !SM_030_P_FSM_FFd1 & 
	!SM_030_P_FSM_FFd2
	# !SM_030_N_FSM_FFd1 & !SM_030_N_FSM_FFd2 & 
	DSACK_VALID<1>
	# BERR30 & SM_030_N_FSM_FFd1 & DSACK_VALID<1> & 
	DSACK_D0<0>;
   DSACK_VALID<1>.CLK = !CLK30_D0;
   DSACK_VALID<1>.AR = !RSTI40;
    DSACK_VALID<1>.EXP  =  !SIZING_FSM_FFd5 & !SIZING_FSM_FFd2 & 
	!SM_030_P_FSM_FFd2 & !SIZING_FSM_FFd3 & !SIZING_FSM_FFd4 & 
	!SIZING_FSM_FFd6

MACROCELL | 4 | 1 | TERM
ATTRIBUTES | 8520496 | 0
OUTPUTMC | 12 | 0 | 14 | 0 | 0 | 0 | 15 | 0 | 16 | 0 | 9 | 4 | 1 | 0 | 6 | 0 | 1 | 0 | 8 | 0 | 10 | 0 | 17 | 4 | 0
INPUTS | 9 | SM_030_N_FSM_FFd1  | SM_030_N_FSM_FFd2  | SM_030_P_FSM_FFd1  | SM_030_P_FSM_FFd2  | TERM  | TERM_ACK  | SM_030_N_FSM_FFd1.EXP  | CLK30_D0  | RSTI40
INPUTMC | 9 | 4 | 0 | 4 | 17 | 4 | 4 | 4 | 2 | 4 | 1 | 0 | 6 | 4 | 0 | 3 | 14 | 5 | 16
IMPORTS | 1 | 4 | 0
EQ | 10 | 
   TERM.D = !SM_030_N_FSM_FFd1 & !SM_030_N_FSM_FFd2
	# SM_030_N_FSM_FFd1 & !SM_030_P_FSM_FFd1 & 
	!SM_030_P_FSM_FFd2
	# SM_030_N_FSM_FFd2 & !SM_030_P_FSM_FFd2 & TERM & 
	!TERM_ACK
;Imported pterms FB5_1
	# BERR30 & SM_030_N_FSM_FFd1 & TERM & STERM_D0 & 
	DSACK_D0<0> & DSACK_D0<1>;
   TERM.CLK = !CLK30_D0;
   TERM.AR = !RSTI40;

MACROCELL | 0 | 6 | TERM_ACK
ATTRIBUTES | 8520496 | 0
OUTPUTMC | 13 | 0 | 14 | 0 | 0 | 4 | 2 | 0 | 15 | 0 | 16 | 4 | 11 | 4 | 9 | 0 | 9 | 4 | 1 | 0 | 1 | 0 | 8 | 0 | 10 | 0 | 17
INPUTS | 3 | TERM  | SCLK  | RSTI40
INPUTMC | 3 | 4 | 1 | 1 | 5 | 5 | 16
EQ | 3 | 
   TERM_ACK.D = TERM;
   TERM_ACK.CLK = SCLK;
   TERM_ACK.AR = !RSTI40;

MACROCELL | 3 | 17 | LE_BS_SIG
ATTRIBUTES | 8520496 | 0
OUTPUTMC | 2 | 3 | 17 | 0 | 8
INPUTS | 11 | SM_030_N_FSM_FFd1  | SM_030_N_FSM_FFd2  | SM_030_P_FSM_FFd1  | SM_030_P_FSM_FFd2  | BERR30  | LE_BS_SIG  | STERM_D0  | DSACK_D0<0>  | DSACK_D0<1>  | CLK30_D0  | RSTI40
INPUTMC | 10 | 4 | 0 | 4 | 17 | 4 | 4 | 4 | 2 | 3 | 17 | 2 | 16 | 3 | 13 | 2 | 17 | 3 | 14 | 5 | 16
INPUTP | 1 | 64
EQ | 7 | 
   LE_BS_SIG.D = !SM_030_N_FSM_FFd1 & !SM_030_N_FSM_FFd2
	# SM_030_N_FSM_FFd1 & !SM_030_P_FSM_FFd1 & 
	!SM_030_P_FSM_FFd2
	# BERR30 & SM_030_N_FSM_FFd1 & LE_BS_SIG & 
	STERM_D0 & DSACK_D0<0> & DSACK_D0<1>;
   LE_BS_SIG.CLK = !CLK30_D0;
   LE_BS_SIG.AR = !RSTI40;

MACROCELL | 0 | 8 | LE_BS_D
ATTRIBUTES | 8651570 | 0
OUTPUTMC | 1 | 0 | 9
INPUTS | 11 | LE_BS_SIG  | SCLK  | RSTI40  | SIZING_FSM_FFd5  | LDSACK<0>  | TERM  | TERM_ACK  | SIZ40<0>  | SIZ40<1>  | SIZING_FSM_FFd3  | LDSACK<1>
INPUTMC | 9 | 3 | 17 | 1 | 5 | 5 | 16 | 0 | 14 | 4 | 12 | 4 | 1 | 0 | 6 | 0 | 15 | 4 | 10
INPUTP | 2 | 97 | 98
EXPORTS | 1 | 0 | 9
EQ | 7 | 
   LE_BS.D = LE_BS_SIG;
   LE_BS.CLK = SCLK;
   LE_BS.AR = !RSTI40;
    LE_BS_D.EXP  =  SIZING_FSM_FFd5 & LDSACK<0> & TERM & !TERM_ACK & 
	SIZ40<0> & !SIZ40<1>
	# SIZING_FSM_FFd3 & LDSACK<0> & !LDSACK<1> & TERM & 
	!TERM_ACK & SIZ40<0> & SIZ40<1>

MACROCELL | 1 | 7 | ICACHE_OBUF
ATTRIBUTES | 264962 | 0
INPUTS | 3 | TT40<1>  | TM40<1>  | TM40<0>
INPUTP | 3 | 157 | 88 | 90
EQ | 1 | 
   ICACHE = !TT40<1> & TM40<1> & !TM40<0>;

MACROCELL | 5 | 16 | RSTI40_SIG
ATTRIBUTES | 8782626 | 0
OUTPUTMC | 33 | 4 | 7 | 4 | 14 | 3 | 10 | 0 | 14 | 1 | 15 | 1 | 12 | 4 | 0 | 4 | 17 | 4 | 4 | 0 | 0 | 4 | 2 | 1 | 17 | 0 | 15 | 0 | 16 | 4 | 12 | 4 | 10 | 0 | 9 | 0 | 11 | 3 | 16 | 0 | 12 | 1 | 9 | 0 | 13 | 4 | 8 | 4 | 3 | 4 | 1 | 0 | 6 | 3 | 17 | 0 | 8 | 1 | 0 | 1 | 16 | 5 | 8 | 0 | 4 | 5 | 15
INPUTS | 13 | RSTO40  | COUNTHALT<7>  | COUNTHALT<8>  | COUNTHALT<9>  | COUNTHALT<10>  | COUNTHALT<11>  | RESET30  | RSTINT/RSTINT_CLKF  | COUNTHALT<0>  | COUNTHALT<1>  | COUNTHALT<2>  | COUNTHALT<3>  | COUNTHALT<4>
INPUTMC | 11 | 5 | 10 | 5 | 7 | 5 | 4 | 5 | 3 | 5 | 0 | 3 | 15 | 5 | 1 | 5 | 2 | 5 | 6 | 5 | 9 | 5 | 17
INPUTP | 2 | 149 | 160
EXPORTS | 1 | 5 | 15
EQ | 6 | 
   RSTI40.D = !RSTO40
	# COUNTHALT<7> & COUNTHALT<8> & COUNTHALT<9> & 
	COUNTHALT<10> & COUNTHALT<11> & RESET30;
   RSTI40.CLK = RSTINT/RSTINT_CLKF;
    RSTI40_SIG.EXP  =  COUNTHALT<0> & COUNTHALT<1> & COUNTHALT<2> & 
	COUNTHALT<3> & COUNTHALT<4> & !COUNTHALT<11>

MACROCELL | 5 | 13 | BCLK_OBUF
ATTRIBUTES | 264962 | 0
OUTPUTMC | 1 | 5 | 12
INPUTS | 11 | BCLK040_SIG  | CPU40_60  | SCLK  | COUNTHALT<0>  | COUNTHALT<1>  | COUNTHALT<2>  | COUNTHALT<3>  | COUNTHALT<5>  | COUNTHALT<10>  | COUNTHALT<4>  | COUNTHALT<11>
INPUTMC | 10 | 1 | 8 | 1 | 5 | 5 | 1 | 5 | 2 | 5 | 6 | 5 | 9 | 5 | 15 | 5 | 3 | 5 | 17 | 5 | 0
INPUTP | 1 | 146
EXPORTS | 1 | 5 | 12
EQ | 6 | 
   BCLK = SCLK & CPU40_60
	# BCLK040_SIG & !CPU40_60;
    BCLK_OBUF.EXP  =  COUNTHALT<0> & COUNTHALT<1> & COUNTHALT<2> & 
	COUNTHALT<3> & COUNTHALT<5> & !COUNTHALT<10> & COUNTHALT<4>
	# COUNTHALT<0> & COUNTHALT<1> & COUNTHALT<2> & 
	COUNTHALT<3> & COUNTHALT<5> & COUNTHALT<4> & !COUNTHALT<11>

MACROCELL | 1 | 5 | BCLK060_SIG
ATTRIBUTES | 8815362 | 0
OUTPUTMC | 12 | 0 | 14 | 0 | 0 | 0 | 15 | 0 | 16 | 0 | 9 | 0 | 11 | 0 | 12 | 0 | 13 | 0 | 6 | 0 | 8 | 5 | 13 | 3 | 15
INPUTS | 2 | PCLK  | CLK30_SIG
INPUTMC | 2 | 5 | 11 | 0 | 10
EQ | 3 | 
   SCLK.D = PCLK
	$ CLK30_SIG;
   SCLK.CLK = PLL_CLK;	// GCK
GLOBALS | 1 | 2 | PLL_CLK

MACROCELL | 5 | 11 | CLK_RAMC_SIG
ATTRIBUTES | 4621058 | 0
OUTPUTMC | 6 | 1 | 5 | 0 | 5 | 1 | 8 | 1 | 10 | 0 | 11 | 5 | 10
INPUTS | 10 | COUNTHALT<0>  | COUNTHALT<1>  | COUNTHALT<2>  | COUNTHALT<3>  | COUNTHALT<5>  | COUNTHALT<9>  | COUNTHALT<4>  | COUNTHALT<6>  | COUNTHALT<10>  | COUNTHALT<11>
INPUTMC | 10 | 5 | 1 | 5 | 2 | 5 | 6 | 5 | 9 | 5 | 15 | 5 | 4 | 5 | 17 | 5 | 12 | 5 | 3 | 5 | 0
EXPORTS | 1 | 5 | 10
EQ | 11 | 
   PCLK.T = Vcc;
   PCLK.CLK = PLL_CLK;	// GCK
    CLK_RAMC_SIG.EXP  =  COUNTHALT<0> & COUNTHALT<1> & COUNTHALT<2> & 
	COUNTHALT<3> & COUNTHALT<5> & !COUNTHALT<9> & COUNTHALT<4> & 
	COUNTHALT<6>
	# COUNTHALT<0> & COUNTHALT<1> & COUNTHALT<2> & 
	COUNTHALT<3> & COUNTHALT<5> & !COUNTHALT<10> & COUNTHALT<4> & 
	COUNTHALT<6>
	# COUNTHALT<0> & COUNTHALT<1> & COUNTHALT<2> & 
	COUNTHALT<3> & COUNTHALT<5> & COUNTHALT<4> & COUNTHALT<6> & 
	!COUNTHALT<11>
GLOBALS | 1 | 2 | PLL_CLK

MACROCELL | 4 | 11 | DIR_BS_OBUF$BUF0
ATTRIBUTES | 265986 | 0
OUTPUTMC | 1 | 4 | 12
INPUTS | 12 | RW40  | A_OE  | SM_030_P_FSM_FFd1  | LDSACK<0>  | DSACK_VALID<1>  | SM_030_N_FSM_FFd2  | TERM_ACK  | SIZING_FSM_FFd5  | SIZING_FSM_FFd2  | SIZING_FSM_FFd3  | SIZING_FSM_FFd4  | SIZING_FSM_FFd6
INPUTMC | 11 | 3 | 10 | 4 | 4 | 4 | 12 | 4 | 3 | 4 | 17 | 0 | 6 | 0 | 14 | 0 | 0 | 0 | 15 | 0 | 16 | 0 | 11
INPUTP | 1 | 103
EXPORTS | 1 | 4 | 12
EQ | 8 | 
   RW30 = RW40;
   RW30.OE = !A_OE;
    DIR_BS_OBUF$BUF0.EXP  =  SM_030_P_FSM_FFd1 & LDSACK<0> & !DSACK_VALID<1>
	# !SM_030_N_FSM_FFd2 & !SM_030_P_FSM_FFd1 & 
	LDSACK<0> & !TERM_ACK
	# !SIZING_FSM_FFd5 & !SM_030_P_FSM_FFd1 & 
	!SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & !SIZING_FSM_FFd4 & LDSACK<0> & 
	!SIZING_FSM_FFd6

MACROCELL | 3 | 14 | CLK30_D0
ATTRIBUTES | 8553216 | 0
OUTPUTMC | 12 | 4 | 7 | 4 | 14 | 4 | 0 | 4 | 17 | 4 | 4 | 4 | 2 | 4 | 12 | 4 | 10 | 4 | 8 | 4 | 3 | 4 | 1 | 3 | 17
INPUTS | 1 | CLK30
INPUTP | 1 | 57
EQ | 2 | 
   CLK30_D0.D = CLK30;
   !CLK30_D0.CLK = PLL_CLK;	// GCK
GLOBALS | 1 | 2 | PLL_CLK

MACROCELL | 2 | 16 | STERM_D0
ATTRIBUTES | 8553216 | 0
OUTPUTMC | 12 | 4 | 6 | 4 | 5 | 4 | 0 | 3 | 17 | 4 | 12 | 4 | 10 | 0 | 12 | 0 | 13 | 4 | 8 | 4 | 3 | 4 | 15 | 4 | 17
INPUTS | 1 | STERM30
INPUTP | 1 | 63
EQ | 2 | 
   STERM_D0.D = STERM30;
   !STERM_D0.CLK = PLL_CLK;	// GCK
GLOBALS | 1 | 2 | PLL_CLK

MACROCELL | 1 | 0 | RSTINT
ATTRIBUTES | 8520496 | 0
OUTPUTMC | 4 | 3 | 4 | 5 | 14 | 3 | 5 | 1 | 17
INPUTS | 9 | RSTINT/RSTINT_CLKF  | RSTI40  | BR40  | BB40  | A_OE  | DMA_SM_FSM_FFd1  | DMA_SM_FSM_FFd2  | LOCKE40  | LOCK40
INPUTMC | 5 | 3 | 15 | 5 | 16 | 3 | 10 | 1 | 15 | 1 | 12
INPUTP | 4 | 92 | 102 | 114 | 107
EXPORTS | 1 | 1 | 17
EQ | 7 | 
   RSTINT.D = Vcc;
   RSTINT.CLK = RSTINT/RSTINT_CLKF;
   RSTINT.AR = !RSTI40;
    RSTINT.EXP  =  !BR40 & !BB40 & !A_OE & DMA_SM_FSM_FFd1 & 
	!DMA_SM_FSM_FFd2
	# !BB40 & !A_OE & DMA_SM_FSM_FFd2 & LOCKE40 & 
	!LOCK40

MACROCELL | 0 | 10 | CLK30_SIG
ATTRIBUTES | 4358912 | 0
OUTPUTMC | 3 | 1 | 5 | 1 | 8 | 0 | 9
INPUTS | 11 | SIZING_FSM_FFd2  | LDSACK<0>  | LDSACK<1>  | TERM  | TERM_ACK  | SIZ40<0>  | SIZ40<1>  | SIZING_FSM_FFd3  | A40<1>  | SIZING_FSM_FFd4  | SIZING_FSM_FFd6.EXP
INPUTMC | 8 | 0 | 0 | 4 | 12 | 4 | 10 | 4 | 1 | 0 | 6 | 0 | 15 | 0 | 16 | 0 | 11
INPUTP | 3 | 97 | 98 | 2
EXPORTS | 1 | 0 | 9
IMPORTS | 1 | 0 | 11
EQ | 13 | 
   !CLK30_SIG.T = ;Imported pterms FB1_12
	  PCLK;
   CLK30_SIG.CLK = PLL_CLK;	// GCK
    CLK30_SIG.EXP  =  SIZING_FSM_FFd2 & !LDSACK<0> & LDSACK<1> & TERM & 
	!TERM_ACK & SIZ40<0> & SIZ40<1>
	# SIZING_FSM_FFd2 & !LDSACK<0> & LDSACK<1> & TERM & 
	!TERM_ACK & !SIZ40<0> & !SIZ40<1>
	# SIZING_FSM_FFd3 & LDSACK<0> & !LDSACK<1> & TERM & 
	!TERM_ACK & !SIZ40<0> & !SIZ40<1>
	# SIZING_FSM_FFd3 & LDSACK<0> & !LDSACK<1> & TERM & 
	!TERM_ACK & A40<1> & SIZ40<1>
	# SIZING_FSM_FFd4 & LDSACK<0> & !LDSACK<1> & TERM & 
	!TERM_ACK & !SIZ40<0> & !A40<1> & SIZ40<1>
GLOBALS | 1 | 2 | PLL_CLK

MACROCELL | 3 | 13 | DSACK_D0<0>
ATTRIBUTES | 8553216 | 0
OUTPUTMC | 8 | 4 | 6 | 4 | 4 | 4 | 0 | 0 | 12 | 4 | 8 | 3 | 17 | 4 | 15 | 4 | 17
INPUTS | 1 | DSACK30<0>
INPUTP | 1 | 59
EQ | 2 | 
   DSACK_D0<0>.D = DSACK30<0>;
   !DSACK_D0<0>.CLK = PLL_CLK;	// GCK
GLOBALS | 1 | 2 | PLL_CLK

MACROCELL | 2 | 17 | DSACK_D0<1>
ATTRIBUTES | 8553216 | 0
OUTPUTMC | 8 | 4 | 6 | 3 | 17 | 4 | 0 | 0 | 12 | 4 | 7 | 4 | 3 | 4 | 15 | 4 | 17
INPUTS | 1 | DSACK30<1>
INPUTP | 1 | 58
EQ | 2 | 
   DSACK_D0<1>.D = DSACK30<1>;
   !DSACK_D0<1>.CLK = PLL_CLK;	// GCK
GLOBALS | 1 | 2 | PLL_CLK

MACROCELL | 1 | 8 | BCLK040_SIG
ATTRIBUTES | 8553216 | 0
OUTPUTMC | 2 | 5 | 13 | 3 | 15
INPUTS | 2 | PCLK  | CLK30_SIG
INPUTMC | 2 | 5 | 11 | 0 | 10
EQ | 3 | 
   BCLK040_SIG.D = PCLK
	$ CLK30_SIG;
   !BCLK040_SIG.CLK = PLL_CLK;	// GCK
GLOBALS | 1 | 2 | PLL_CLK

MACROCELL | 2 | 4 | BG30_OBUF
ATTRIBUTES | 264962 | 0
INPUTS | 4 | A_OE  | DMA_SM_FSM_FFd1  | DMA_SM_FSM_FFd2  | DMA_SM_FSM_FFd3
INPUTMC | 4 | 3 | 10 | 1 | 15 | 1 | 12 | 1 | 17
EQ | 2 | 
   !BG30 = A_OE & DMA_SM_FSM_FFd1
	# A_OE & DMA_SM_FSM_FFd2 & !DMA_SM_FSM_FFd3;

MACROCELL | 0 | 2 | BWL_BS_0_OBUF
ATTRIBUTES | 264962 | 0
OUTPUTMC | 1 | 0 | 1
INPUTS | 12 | SIZING_FSM_FFd3  | SIZING_FSM_FFd4  | SIZING_FSM_FFd1  | SIZING_FSM_FFd6  | RW40  | SIZ40<0>  | SIZ40<1>  | DSACK_S_D1<1>  | DSACK_S_D1<0>  | SIZING_FSM_FFd5  | SIZING_FSM_FFd2  | TBI40_OBUF__$INT.EXP
INPUTMC | 9 | 0 | 15 | 0 | 16 | 0 | 9 | 0 | 11 | 0 | 12 | 0 | 13 | 0 | 14 | 0 | 0 | 0 | 3
INPUTP | 3 | 103 | 97 | 98
EXPORTS | 1 | 0 | 1
IMPORTS | 1 | 0 | 3
EQ | 24 | 
   !BWL_BS<0> = !SIZING_FSM_FFd3 & !SIZING_FSM_FFd4 & 
	!SIZING_FSM_FFd1 & !SIZING_FSM_FFd6 & !RW40 & !SIZ40<0>
	# !SIZING_FSM_FFd3 & !SIZING_FSM_FFd4 & 
	!SIZING_FSM_FFd1 & !SIZING_FSM_FFd6 & !RW40 & SIZ40<1>
;Imported pterms FB1_4
	# !SIZING_FSM_FFd5 & !SIZING_FSM_FFd2 & 
	!SIZING_FSM_FFd3 & !SIZING_FSM_FFd4 & !SIZING_FSM_FFd1 & 
	!SIZING_FSM_FFd6
	# !SIZING_FSM_FFd5 & !SIZING_FSM_FFd3 & 
	!SIZING_FSM_FFd4 & !SIZING_FSM_FFd1 & !SIZING_FSM_FFd6 & !RW40
	# !SIZING_FSM_FFd3 & !SIZING_FSM_FFd4 & 
	!SIZING_FSM_FFd1 & !SIZING_FSM_FFd6 & !RW40 & !A40<0>
	# !SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & 
	!SIZING_FSM_FFd4 & !SIZING_FSM_FFd1 & !SIZING_FSM_FFd6 & 
	DSACK_S_D1<1> & RW40
	# !SIZING_FSM_FFd3 & !SIZING_FSM_FFd4 & 
	!SIZING_FSM_FFd1 & !SIZING_FSM_FFd6 & !DSACK_S_D1<1> & DSACK_S_D1<0> & 
	RW40;
    BWL_BS_0_OBUF.EXP  =  !SIZING_FSM_FFd1 & !SIZING_FSM_FFd6 & !RW40
	# !SIZING_FSM_FFd1 & !SIZING_FSM_FFd6 & 
	!DSACK_S_D1<1> & DSACK_S_D1<0>
	# !SIZING_FSM_FFd5 & !SIZING_FSM_FFd2 & 
	!SIZING_FSM_FFd3 & !SIZING_FSM_FFd4 & !SIZING_FSM_FFd1 & 
	!SIZING_FSM_FFd6

MACROCELL | 0 | 4 | BWL_BS_1_OBUF
ATTRIBUTES | 264962 | 0
OUTPUTMC | 1 | 0 | 3
INPUTS | 12 | SIZING_FSM_FFd5  | SIZING_FSM_FFd2  | SIZING_FSM_FFd3  | SIZING_FSM_FFd1  | SIZING_FSM_FFd6  | RW40  | A40<1>  | SIZING_FSM_FFd4  | RSTI40  | TT40<1>  | SEL16M  | CLK_RAMC_SIG$BUF1.EXP
INPUTMC | 8 | 0 | 14 | 0 | 0 | 0 | 15 | 0 | 9 | 0 | 11 | 0 | 16 | 5 | 16 | 0 | 5
INPUTP | 4 | 103 | 2 | 157 | 8
EXPORTS | 1 | 0 | 3
IMPORTS | 1 | 0 | 5
EQ | 20 | 
   !BWL_BS<1> = !SIZING_FSM_FFd5 & !SIZING_FSM_FFd2 & 
	!SIZING_FSM_FFd3 & !SIZING_FSM_FFd4 & !SIZING_FSM_FFd1 & 
	!SIZING_FSM_FFd6
	# !SIZING_FSM_FFd5 & !SIZING_FSM_FFd2 & 
	!SIZING_FSM_FFd3 & !SIZING_FSM_FFd1 & !SIZING_FSM_FFd6 & !RW40
	# !SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & 
	!SIZING_FSM_FFd1 & !SIZING_FSM_FFd6 & !RW40 & !A40<1>
;Imported pterms FB1_6
	# !SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & 
	!SIZING_FSM_FFd1 & !SIZING_FSM_FFd6 & !DSACK_S_D1<1> & DSACK_S_D1<0> & 
	RW40
	# !SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & 
	!SIZING_FSM_FFd1 & !SIZING_FSM_FFd6 & !RW40 & SIZ40<0> & SIZ40<1>
	# !SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & 
	!SIZING_FSM_FFd1 & !SIZING_FSM_FFd6 & !RW40 & !SIZ40<0> & !SIZ40<1>
	# !SIZING_FSM_FFd3 & !SIZING_FSM_FFd4 & 
	!SIZING_FSM_FFd1 & !SIZING_FSM_FFd6 & DSACK_S_D1<1> & !DSACK_S_D1<0> & 
	RW40;
    BWL_BS_1_OBUF.EXP  =  !RSTI40
	# !TT40<1> & !SEL16M

MACROCELL | 0 | 1 | BWL_BS_2_OBUF
ATTRIBUTES | 264962 | 0
OUTPUTMC | 1 | 0 | 0
INPUTS | 10 | SIZING_FSM_FFd5  | SIZING_FSM_FFd2  | LDSACK<0>  | LDSACK<1>  | TERM  | TERM_ACK  | SIZ40<0>  | SIZ40<1>  | SIZING_FSM_FFd4  | BWL_BS_0_OBUF.EXP
INPUTMC | 8 | 0 | 14 | 0 | 0 | 4 | 12 | 4 | 10 | 4 | 1 | 0 | 6 | 0 | 16 | 0 | 2
INPUTP | 2 | 97 | 98
EXPORTS | 1 | 0 | 0
IMPORTS | 1 | 0 | 2
EQ | 17 | 
   !BWL_BS<2> = ;Imported pterms FB1_3
	  !SIZING_FSM_FFd1 & !SIZING_FSM_FFd6 & !RW40
	# !SIZING_FSM_FFd1 & !SIZING_FSM_FFd6 & 
	!DSACK_S_D1<1> & DSACK_S_D1<0>
	# !SIZING_FSM_FFd5 & !SIZING_FSM_FFd2 & 
	!SIZING_FSM_FFd3 & !SIZING_FSM_FFd4 & !SIZING_FSM_FFd1 & 
	!SIZING_FSM_FFd6;
    BWL_BS_2_OBUF.EXP  =  SIZING_FSM_FFd5 & !SIZING_FSM_FFd2 & !LDSACK<0> & 
	LDSACK<1> & TERM & !TERM_ACK & SIZ40<0> & SIZ40<1>
	# SIZING_FSM_FFd5 & !SIZING_FSM_FFd2 & !LDSACK<0> & 
	LDSACK<1> & TERM & !TERM_ACK & !SIZ40<0> & !SIZ40<1>
	# !SIZING_FSM_FFd5 & SIZING_FSM_FFd2 & !LDSACK<0> & 
	LDSACK<1> & TERM & !TERM_ACK & !SIZ40<0> & !SIZ40<1>
	# !SIZING_FSM_FFd2 & SIZING_FSM_FFd4 & LDSACK<0> & 
	!LDSACK<1> & TERM & !TERM_ACK & SIZ40<0> & SIZ40<1>
	# !SIZING_FSM_FFd2 & SIZING_FSM_FFd4 & LDSACK<0> & 
	!LDSACK<1> & TERM & !TERM_ACK & !SIZ40<0> & !SIZ40<1>

MACROCELL | 2 | 11 | FC30_0_OBUF
ATTRIBUTES | 264962 | 0
INPUTS | 4 | TT40<1>  | TM40<0>  | TT40<0>  | TM40<1>
INPUTP | 4 | 157 | 90 | 155 | 88
EQ | 2 | 
   !FC30<0> = TT40<1> & !TM40<0> & !TT40<0>
	# !TT40<1> & TM40<1> & !TM40<0>;

MACROCELL | 2 | 10 | FC30_1_OBUF
ATTRIBUTES | 264962 | 0
INPUTS | 4 | TT40<1>  | TM40<1>  | TM40<0>  | TT40<0>
INPUTP | 4 | 157 | 88 | 90 | 155
EQ | 3 | 
   FC30<1> = TT40<1> & TM40<1>
	# TT40<1> & TT40<0>
	# TM40<1> & !TM40<0>;

MACROCELL | 2 | 14 | FC30_2_OBUF
ATTRIBUTES | 264962 | 0
INPUTS | 5 | TT40<1>  | TM40<2>  | TT40<0>  | TM40<1>  | TM40<0>
INPUTP | 5 | 157 | 105 | 155 | 88 | 90
EQ | 4 | 
   FC30<2> = TT40<1> & TT40<0>
	# TT40<1> & TM40<2>
	# TM40<1> & !TM40<0> & TM40<2>
	# !TM40<1> & TM40<0> & TM40<2>;

MACROCELL | 3 | 4 | IPL40_0_OBUF
ATTRIBUTES | 264962 | 0
INPUTS | 2 | RSTINT  | IPL30<0>
INPUTMC | 1 | 1 | 0
INPUTP | 1 | 29
EQ | 1 | 
   !IPL40<0> = RSTINT & !IPL30<0>;

MACROCELL | 5 | 14 | IPL40_1_OBUF
ATTRIBUTES | 264962 | 0
OUTPUTMC | 1 | 5 | 15
INPUTS | 8 | RSTINT  | IPL30<1>  | COUNTHALT<0>  | COUNTHALT<1>  | COUNTHALT<2>  | COUNTHALT<3>  | COUNTHALT<10>  | COUNTHALT<4>
INPUTMC | 7 | 1 | 0 | 5 | 1 | 5 | 2 | 5 | 6 | 5 | 9 | 5 | 3 | 5 | 17
INPUTP | 1 | 28
EXPORTS | 1 | 5 | 15
EQ | 3 | 
   !IPL40<1> = RSTINT & !IPL30<1>;
    IPL40_1_OBUF.EXP  =  COUNTHALT<0> & COUNTHALT<1> & COUNTHALT<2> & 
	COUNTHALT<3> & !COUNTHALT<10> & COUNTHALT<4>

MACROCELL | 3 | 5 | IPL40_2_OBUF
ATTRIBUTES | 264962 | 0
INPUTS | 2 | RSTINT  | IPL30<2>
INPUTMC | 1 | 1 | 0
INPUTP | 1 | 30
EQ | 1 | 
   !IPL40<2> = RSTINT & !IPL30<2>;

MACROCELL | 1 | 16 | OE_BS_OBUF
ATTRIBUTES | 264962 | 0
OUTPUTMC | 1 | 1 | 17
INPUTS | 11 | A_OE  | TT40<1>  | RSTI40  | SEL16M  | DMA_SM_FSM_FFd1  | DMA_SM_FSM_FFd2  | BR30_Q  | DMA_SM_FSM_FFd3  | LOCKE40  | LOCK40  | BGACK30_Q
INPUTMC | 7 | 3 | 10 | 5 | 16 | 1 | 15 | 1 | 12 | 3 | 16 | 1 | 17 | 1 | 9
INPUTP | 4 | 157 | 8 | 114 | 107
EXPORTS | 1 | 1 | 17
EQ | 7 | 
   OE_BS = !A_OE & TT40<1> & RSTI40
	# !A_OE & RSTI40 & SEL16M;
    OE_BS_OBUF.EXP  =  A_OE & !DMA_SM_FSM_FFd1 & !DMA_SM_FSM_FFd2 & 
	!BR30_Q
	# !A_OE & DMA_SM_FSM_FFd3 & LOCKE40 & !LOCK40
	# !DMA_SM_FSM_FFd1 & DMA_SM_FSM_FFd2 & 
	!DMA_SM_FSM_FFd3 & !BGACK30_Q

MACROCELL | 1 | 10 | CLK_RAMC_SIG$BUF0
ATTRIBUTES | 8684290 | 0
OUTPUTMC | 1 | 1 | 11
INPUTS | 6 | PCLK  | SIZING_FSM_FFd2  | SIZING_FSM_FFd3  | A40<1>  | SIZ40<0>  | SIZ40<1>
INPUTMC | 3 | 5 | 11 | 0 | 0 | 0 | 15
INPUTP | 3 | 2 | 97 | 98
EXPORTS | 1 | 1 | 11
EQ | 7 | 
   CLK_RAMC.D = !PCLK;
   CLK_RAMC.CLK = PLL_CLK;	// GCK
    CLK_RAMC_SIG$BUF0.EXP  =  !SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & !A40<1>
	# !SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & SIZ40<0> & 
	SIZ40<1>
	# !SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & !SIZ40<0> & 
	!SIZ40<1>
GLOBALS | 1 | 2 | PLL_CLK

MACROCELL | 0 | 5 | CLK_RAMC_SIG$BUF1
ATTRIBUTES | 8684290 | 0
OUTPUTMC | 1 | 0 | 4
INPUTS | 11 | PCLK  | SIZING_FSM_FFd2  | SIZING_FSM_FFd3  | SIZING_FSM_FFd1  | SIZING_FSM_FFd6  | DSACK_S_D1<1>  | DSACK_S_D1<0>  | RW40  | SIZ40<0>  | SIZ40<1>  | SIZING_FSM_FFd4
INPUTMC | 8 | 5 | 11 | 0 | 0 | 0 | 15 | 0 | 9 | 0 | 11 | 0 | 12 | 0 | 13 | 0 | 16
INPUTP | 3 | 103 | 97 | 98
EXPORTS | 1 | 0 | 4
EQ | 12 | 
   CLK_BS.D = !PCLK;
   CLK_BS.CLK = PLL_CLK;	// GCK
    CLK_RAMC_SIG$BUF1.EXP  =  !SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & 
	!SIZING_FSM_FFd1 & !SIZING_FSM_FFd6 & !DSACK_S_D1<1> & DSACK_S_D1<0> & 
	RW40
	# !SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & 
	!SIZING_FSM_FFd1 & !SIZING_FSM_FFd6 & !RW40 & SIZ40<0> & SIZ40<1>
	# !SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & 
	!SIZING_FSM_FFd1 & !SIZING_FSM_FFd6 & !RW40 & !SIZ40<0> & !SIZ40<1>
	# !SIZING_FSM_FFd3 & !SIZING_FSM_FFd4 & 
	!SIZING_FSM_FFd1 & !SIZING_FSM_FFd6 & DSACK_S_D1<1> & !DSACK_S_D1<0> & 
	RW40
GLOBALS | 1 | 2 | PLL_CLK

MACROCELL | 0 | 7 | DIR_BS_OBUF$BUF1
ATTRIBUTES | 264962 | 0
INPUTS | 1 | RW40
INPUTP | 1 | 103
EQ | 1 | 
   DIR_BS = RW40;

MACROCELL | 5 | 8 | TBI40_OBUF
ATTRIBUTES | 264962 | 0
OUTPUTMC | 1 | 5 | 7
INPUTS | 12 | RSTI40  | TT40<1>  | SEL16M  | COUNTHALT<0>  | COUNTHALT<1>  | COUNTHALT<7>  | COUNTHALT<2>  | COUNTHALT<3>  | COUNTHALT<5>  | COUNTHALT<4>  | COUNTHALT<6>  | COUNTHALT<11>
INPUTMC | 10 | 5 | 16 | 5 | 1 | 5 | 2 | 5 | 10 | 5 | 6 | 5 | 9 | 5 | 15 | 5 | 17 | 5 | 12 | 5 | 0
INPUTP | 2 | 157 | 8
EXPORTS | 1 | 5 | 7
EQ | 5 | 
   TBI40 = !RSTI40
	# !TT40<1> & !SEL16M;
    TBI40_OBUF.EXP  =  COUNTHALT<0> & COUNTHALT<1> & COUNTHALT<7> & 
	COUNTHALT<2> & COUNTHALT<3> & COUNTHALT<5> & COUNTHALT<4> & 
	COUNTHALT<6> & !COUNTHALT<11>

MACROCELL | 7 | 16 | TEA40_OBUF$BUF0
ATTRIBUTES | 264962 | 0
INPUTS | 1 | BERR30
INPUTP | 1 | 64
EQ | 1 | 
   TEA40 = BERR30;

MACROCELL | 6 | 5 | BGR60_OBUF
ATTRIBUTES | 265986 | 0
INPUTS | 0
EQ | 2 | 
   PLL_S<0> = Gnd;
   PLL_S<0>.OE = Gnd;

MACROCELL | 5 | 5 | BGR60_OBUF$BUF0
ATTRIBUTES | 264962 | 0
INPUTS | 0
EQ | 1 | 
   BGR60 = Gnd;

MACROCELL | 1 | 14 | BGR60_OBUF$BUF1
ATTRIBUTES | 264962 | 0
OUTPUTMC | 1 | 1 | 15
INPUTS | 6 | BB40  | A_OE  | DMA_SM_FSM_FFd1  | DMA_SM_FSM_FFd2  | BR30_Q  | BGACK30_Q
INPUTMC | 5 | 3 | 10 | 1 | 15 | 1 | 12 | 3 | 16 | 1 | 9
INPUTP | 1 | 102
EXPORTS | 1 | 1 | 15
EQ | 8 | 
   A30_LE = Gnd;
    BGR60_OBUF$BUF1.EXP  =  !BB40 & !A_OE & DMA_SM_FSM_FFd1
	# A_OE & !DMA_SM_FSM_FFd1 & !DMA_SM_FSM_FFd2 & 
	!BR30_Q
	# DMA_SM_FSM_FFd1 & DMA_SM_FSM_FFd2 & !BR30_Q & 
	!BGACK30_Q
	# !DMA_SM_FSM_FFd1 & !DMA_SM_FSM_FFd2 & !BR30_Q & 
	BGACK30_Q

MACROCELL | 6 | 4 | PLL_S_1_OBUF
ATTRIBUTES | 264962 | 0
INPUTS | 0
EQ | 1 | 
   PLL_S<1> = Vcc;

MACROCELL | 3 | 1 | PLL_S_1_OBUF$BUF0
ATTRIBUTES | 264962 | 0
INPUTS | 0
EQ | 1 | 
   MDIS40 = Vcc;

MACROCELL | 3 | 7 | PLL_S_1_OBUF$BUF1
ATTRIBUTES | 264962 | 0
INPUTS | 0
EQ | 1 | 
   CDIS40 = Vcc;

MACROCELL | 3 | 15 | RSTINT/RSTINT_CLKF
ATTRIBUTES | 133888 | 0
OUTPUTMC | 20 | 5 | 1 | 5 | 2 | 5 | 10 | 5 | 6 | 5 | 9 | 5 | 15 | 5 | 7 | 5 | 4 | 5 | 3 | 5 | 17 | 5 | 12 | 5 | 0 | 3 | 10 | 1 | 15 | 1 | 12 | 1 | 17 | 3 | 16 | 1 | 9 | 5 | 16 | 1 | 0
INPUTS | 3 | BCLK040_SIG  | CPU40_60  | SCLK
INPUTMC | 2 | 1 | 8 | 1 | 5
INPUTP | 1 | 146
EQ | 2 | 
   RSTINT/RSTINT_CLKF = SCLK & CPU40_60
	# BCLK040_SIG & !CPU40_60;

MACROCELL | 0 | 3 | TBI40_OBUF__$INT
ATTRIBUTES | 133888 | 0
OUTPUTMC | 2 | 7 | 14 | 0 | 2
INPUTS | 11 | SIZING_FSM_FFd5  | SIZING_FSM_FFd2  | SIZING_FSM_FFd3  | SIZING_FSM_FFd4  | SIZING_FSM_FFd1  | SIZING_FSM_FFd6  | RW40  | A40<0>  | DSACK_S_D1<1>  | DSACK_S_D1<0>  | BWL_BS_1_OBUF.EXP
INPUTMC | 9 | 0 | 14 | 0 | 0 | 0 | 15 | 0 | 16 | 0 | 9 | 0 | 11 | 0 | 12 | 0 | 13 | 0 | 4
INPUTP | 2 | 103 | 42
EXPORTS | 1 | 0 | 2
IMPORTS | 1 | 0 | 4
EQ | 16 | 
   TBI40_OBUF__$INT = ;Imported pterms FB1_5
	  !RSTI40
	# !TT40<1> & !SEL16M;
    TBI40_OBUF__$INT.EXP  =  !SIZING_FSM_FFd5 & !SIZING_FSM_FFd2 & 
	!SIZING_FSM_FFd3 & !SIZING_FSM_FFd4 & !SIZING_FSM_FFd1 & 
	!SIZING_FSM_FFd6
	# !SIZING_FSM_FFd5 & !SIZING_FSM_FFd3 & 
	!SIZING_FSM_FFd4 & !SIZING_FSM_FFd1 & !SIZING_FSM_FFd6 & !RW40
	# !SIZING_FSM_FFd3 & !SIZING_FSM_FFd4 & 
	!SIZING_FSM_FFd1 & !SIZING_FSM_FFd6 & !RW40 & !A40<0>
	# !SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & 
	!SIZING_FSM_FFd4 & !SIZING_FSM_FFd1 & !SIZING_FSM_FFd6 & 
	DSACK_S_D1<1> & RW40
	# !SIZING_FSM_FFd3 & !SIZING_FSM_FFd4 & 
	!SIZING_FSM_FFd1 & !SIZING_FSM_FFd6 & !DSACK_S_D1<1> & DSACK_S_D1<0> & 
	RW40

MACROCELL | 0 | 17 | EXP14_
ATTRIBUTES | 2048 | 0
OUTPUTMC | 1 | 0 | 16
INPUTS | 9 | SIZING_FSM_FFd5  | SIZING_FSM_FFd4  | LDSACK<0>  | LDSACK<1>  | TERM  | TERM_ACK  | SIZ40<0>  | SIZ40<1>  | A40<1>
INPUTMC | 6 | 0 | 14 | 0 | 16 | 4 | 12 | 4 | 10 | 4 | 1 | 0 | 6
INPUTP | 3 | 97 | 98 | 2
EXPORTS | 1 | 0 | 16
EQ | 10 | 
       EXP14_.EXP  =  SIZING_FSM_FFd5 & !SIZING_FSM_FFd4 & LDSACK<0> & 
	!LDSACK<1> & TERM & !TERM_ACK & SIZ40<0> & SIZ40<1>
	# SIZING_FSM_FFd5 & !SIZING_FSM_FFd4 & LDSACK<0> & 
	!LDSACK<1> & TERM & !TERM_ACK & !SIZ40<0> & !A40<1>
	# SIZING_FSM_FFd5 & !SIZING_FSM_FFd4 & LDSACK<0> & 
	!LDSACK<1> & TERM & !TERM_ACK & !SIZ40<0> & !SIZ40<1>
	# !SIZING_FSM_FFd5 & SIZING_FSM_FFd4 & LDSACK<0> & 
	!LDSACK<1> & TERM & !TERM_ACK & !SIZ40<0> & !A40<1>
	# !SIZING_FSM_FFd5 & SIZING_FSM_FFd4 & LDSACK<0> & 
	!LDSACK<1> & TERM & !TERM_ACK & !SIZ40<0> & !SIZ40<1>

MACROCELL | 4 | 5 | EXP15_
ATTRIBUTES | 2048 | 0
OUTPUTMC | 1 | 4 | 4
INPUTS | 5 | SM_030_P_FSM_FFd2  | STERM_D0  | SM_030_P_FSM_FFd1  | DSACK_VALID<0>  | DSACK_VALID<1>
INPUTMC | 5 | 4 | 2 | 2 | 16 | 4 | 4 | 4 | 8 | 4 | 3
EXPORTS | 1 | 4 | 4
EQ | 3 | 
       EXP15_.EXP  =  SM_030_P_FSM_FFd2 & STERM_D0
	# SM_030_P_FSM_FFd1 & !DSACK_VALID<0> & 
	!DSACK_VALID<1>

MACROCELL | 4 | 6 | EXP16_
ATTRIBUTES | 2048 | 0
OUTPUTMC | 1 | 4 | 7
INPUTS | 9 | SM_030_N_FSM_FFd1  | SM_030_N_FSM_FFd2  | SM_030_P_FSM_FFd2  | SM_030_P_FSM_FFd1  | AS30  | BERR30  | STERM_D0  | DSACK_D0<0>  | DSACK_D0<1>
INPUTMC | 8 | 4 | 0 | 4 | 17 | 4 | 2 | 4 | 4 | 4 | 7 | 2 | 16 | 3 | 13 | 2 | 17
INPUTP | 1 | 64
EXPORTS | 1 | 4 | 7
EQ | 5 | 
       EXP16_.EXP  =  !SM_030_N_FSM_FFd1 & !SM_030_N_FSM_FFd2
	# SM_030_N_FSM_FFd2 & !SM_030_P_FSM_FFd2
	# !SM_030_P_FSM_FFd1 & !SM_030_P_FSM_FFd2
	# AS30 & BERR30 & SM_030_N_FSM_FFd1 & STERM_D0 & 
	DSACK_D0<0> & DSACK_D0<1>

MACROCELL | 4 | 9 | EXP17_
ATTRIBUTES | 2048 | 0
OUTPUTMC | 1 | 4 | 10
INPUTS | 11 | SM_030_P_FSM_FFd1  | LDSACK<1>  | DSACK_VALID<0>  | SM_030_N_FSM_FFd2  | TERM_ACK  | SIZING_FSM_FFd5  | SIZING_FSM_FFd2  | SIZING_FSM_FFd3  | SIZING_FSM_FFd4  | SIZING_FSM_FFd1  | SIZING_FSM_FFd6
INPUTMC | 11 | 4 | 4 | 4 | 10 | 4 | 8 | 4 | 17 | 0 | 6 | 0 | 14 | 0 | 0 | 0 | 15 | 0 | 16 | 0 | 9 | 0 | 11
EXPORTS | 1 | 4 | 10
EQ | 9 | 
       EXP17_.EXP  =  SM_030_P_FSM_FFd1 & LDSACK<1> & !DSACK_VALID<0>
	# !SM_030_N_FSM_FFd2 & !SM_030_P_FSM_FFd1 & 
	LDSACK<1> & !TERM_ACK
	# !SIZING_FSM_FFd5 & !SM_030_P_FSM_FFd1 & 
	!SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & !SIZING_FSM_FFd4 & LDSACK<1> & 
	!SIZING_FSM_FFd1
	# !SIZING_FSM_FFd5 & !SM_030_P_FSM_FFd1 & 
	!SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & !SIZING_FSM_FFd4 & LDSACK<1> & 
	!SIZING_FSM_FFd6

MACROCELL | 4 | 15 | EXP18_
ATTRIBUTES | 2048 | 0
OUTPUTMC | 1 | 4 | 14
INPUTS | 9 | SM_030_N_FSM_FFd2  | SM_030_P_FSM_FFd2  | SM_030_P_FSM_FFd1  | DS30  | BERR30  | SM_030_N_FSM_FFd1  | STERM_D0  | DSACK_D0<0>  | DSACK_D0<1>
INPUTMC | 8 | 4 | 17 | 4 | 2 | 4 | 4 | 4 | 14 | 4 | 0 | 2 | 16 | 3 | 13 | 2 | 17
INPUTP | 1 | 64
EXPORTS | 1 | 4 | 14
EQ | 4 | 
       EXP18_.EXP  =  SM_030_N_FSM_FFd2 & !SM_030_P_FSM_FFd2
	# !SM_030_P_FSM_FFd1 & !SM_030_P_FSM_FFd2
	# DS30 & BERR30 & SM_030_N_FSM_FFd1 & STERM_D0 & 
	DSACK_D0<0> & DSACK_D0<1>

PIN | BERR30 | 64 | 0 | N/A | 64 | 8 | 4 | 6 | 4 | 4 | 4 | 0 | 4 | 7 | 3 | 17 | 7 | 16 | 4 | 15 | 4 | 17
PIN | RW40 | 64 | 0 | N/A | 103 | 7 | 4 | 14 | 4 | 11 | 0 | 2 | 0 | 4 | 0 | 7 | 0 | 3 | 0 | 5
PIN | HALT30 | 64 | 0 | N/A | 60 | 12 | 5 | 1 | 5 | 2 | 5 | 10 | 5 | 6 | 5 | 9 | 5 | 15 | 5 | 7 | 5 | 4 | 5 | 3 | 5 | 17 | 5 | 12 | 5 | 0
PIN | BR40 | 64 | 0 | N/A | 92 | 2 | 1 | 11 | 1 | 0
PIN | BB40 | 64 | 0 | N/A | 102 | 3 | 1 | 14 | 1 | 12 | 1 | 0
PIN | A40<0> | 64 | 0 | N/A | 42 | 2 | 1 | 13 | 0 | 3
PIN | SIZ40<0> | 64 | 0 | N/A | 97 | 15 | 1 | 13 | 1 | 10 | 4 | 16 | 4 | 13 | 0 | 0 | 0 | 15 | 0 | 16 | 0 | 9 | 0 | 2 | 0 | 1 | 0 | 5 | 0 | 8 | 0 | 10 | 0 | 14 | 0 | 17
PIN | SIZ40<1> | 64 | 0 | N/A | 98 | 15 | 1 | 13 | 1 | 10 | 4 | 16 | 4 | 13 | 0 | 0 | 0 | 15 | 0 | 16 | 0 | 9 | 0 | 2 | 0 | 1 | 0 | 5 | 0 | 8 | 0 | 10 | 0 | 14 | 0 | 17
PIN | A40<1> | 64 | 0 | N/A | 2 | 5 | 1 | 10 | 0 | 10 | 0 | 4 | 0 | 16 | 0 | 17
PIN | TT40<1> | 64 | 0 | N/A | 157 | 10 | 7 | 14 | 0 | 13 | 0 | 11 | 1 | 7 | 2 | 11 | 2 | 10 | 2 | 14 | 1 | 16 | 5 | 8 | 0 | 4
PIN | TT40<0> | 64 | 0 | N/A | 155 | 4 | 7 | 14 | 2 | 11 | 2 | 10 | 2 | 14
PIN | SEL16M | 64 | 0 | N/A | 8 | 5 | 0 | 13 | 0 | 11 | 1 | 16 | 5 | 8 | 0 | 4
PIN | TS40 | 64 | 0 | N/A | 109 | 2 | 0 | 13 | 0 | 11
PIN | LOCK40 | 64 | 0 | N/A | 107 | 2 | 1 | 16 | 1 | 0
PIN | LOCKE40 | 64 | 0 | N/A | 114 | 2 | 1 | 16 | 1 | 0
PIN | BR30 | 64 | 0 | N/A | 26 | 1 | 3 | 16
PIN | BGACK30 | 64 | 0 | N/A | 44 | 1 | 1 | 9
PIN | TM40<1> | 64 | 0 | N/A | 88 | 4 | 1 | 7 | 2 | 11 | 2 | 10 | 2 | 14
PIN | TM40<0> | 64 | 0 | N/A | 90 | 4 | 1 | 7 | 2 | 11 | 2 | 10 | 2 | 14
PIN | RSTO40 | 64 | 0 | N/A | 149 | 1 | 5 | 16
PIN | RESET30 | 64 | 0 | N/A | 160 | 1 | 5 | 16
PIN | CPU40_60 | 64 | 0 | N/A | 146 | 2 | 5 | 13 | 3 | 15
PIN | PLL_CLK | 4096 | 0 | N/A | 33 | 10 | 1 | 5 | 5 | 11 | 0 | 10 | 1 | 10 | 0 | 5 | 3 | 14 | 2 | 16 | 3 | 13 | 2 | 17 | 1 | 8
PIN | CLK30 | 64 | 0 | N/A | 57 | 1 | 3 | 14
PIN | STERM30 | 64 | 0 | N/A | 63 | 1 | 2 | 16
PIN | DSACK30<0> | 64 | 0 | N/A | 59 | 1 | 3 | 13
PIN | DSACK30<1> | 64 | 0 | N/A | 58 | 1 | 2 | 17
PIN | TM40<2> | 64 | 0 | N/A | 105 | 1 | 2 | 14
PIN | IPL30<0> | 64 | 0 | N/A | 29 | 1 | 3 | 4
PIN | IPL30<1> | 64 | 0 | N/A | 28 | 1 | 5 | 14
PIN | IPL30<2> | 64 | 0 | N/A | 30 | 1 | 3 | 5
PIN | AS30 | 536871040 | 0 | N/A | 62
PIN | DS30 | 536871040 | 0 | N/A | 72
PIN | BG40 | 536871040 | 0 | N/A | 96
PIN | A_OE | 536871040 | 0 | N/A | 147
PIN | AL<0> | 536871040 | 0 | N/A | 13
PIN | AL<1> | 536871040 | 0 | N/A | 12
PIN | SIZ30<0> | 536871040 | 0 | N/A | 77
PIN | SIZ30<1> | 536871040 | 0 | N/A | 69
PIN | TA40 | 536871040 | 0 | N/A | 116
PIN | LE_BS | 536871040 | 0 | N/A | 24
PIN | ICACHE | 536871040 | 0 | N/A | 6
PIN | RSTI40 | 536871040 | 0 | N/A | 140
PIN | BCLK | 536871040 | 0 | N/A | 136
PIN | SCLK | 536871040 | 0 | N/A | 4
PIN | PCLK | 536871040 | 0 | N/A | 135
PIN | RW30 | 536871040 | 0 | N/A | 68
PIN | BG30 | 536871040 | 0 | N/A | 36
PIN | BWL_BS<0> | 536871040 | 0 | N/A | 19
PIN | BWL_BS<1> | 536871040 | 0 | N/A | 21
PIN | BWL_BS<2> | 536871040 | 0 | N/A | 18
PIN | FC30<0> | 536871040 | 0 | N/A | 49
PIN | FC30<1> | 536871040 | 0 | N/A | 47
PIN | FC30<2> | 536871040 | 0 | N/A | 56
PIN | IPL40<0> | 536871040 | 0 | N/A | 143
PIN | IPL40<1> | 536871040 | 0 | N/A | 139
PIN | IPL40<2> | 536871040 | 0 | N/A | 144
PIN | OE_BS | 536871040 | 0 | N/A | 17
PIN | CLK_RAMC | 536871040 | 0 | N/A | 11
PIN | CLK_BS | 536871040 | 0 | N/A | 22
PIN | DIR_BS | 536871040 | 0 | N/A | 23
PIN | TBI40 | 536871040 | 0 | N/A | 130
PIN | TEA40 | 536871040 | 0 | N/A | 117
PIN | PLL_S<0> | 536871040 | 0 | N/A | 86
PIN | BGR60 | 536871040 | 0 | N/A | 125
PIN | A30_LE | 536871040 | 0 | N/A | 15
PIN | PLL_S<1> | 536871040 | 0 | N/A | 82
PIN | MDIS40 | 536871040 | 0 | N/A | 141
PIN | CDIS40 | 536871040 | 0 | N/A | 145
