<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: rsnoc_z_H_R_G_T2_U_U_b7f4ff26</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_rsnoc_z_H_R_G_T2_U_U_b7f4ff26'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_rsnoc_z_H_R_G_T2_U_U_b7f4ff26')">rsnoc_z_H_R_G_T2_U_U_b7f4ff26</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 66.16</td>
<td class="s8 cl rt"><a href="mod1609.html#Line" > 85.48</a></td>
<td class="s5 cl rt"><a href="mod1609.html#Cond" > 56.25</a></td>
<td class="s5 cl rt"><a href="mod1609.html#Toggle" > 50.50</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1609.html#Branch" > 72.41</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/night_reg/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v')">/nfs_project/gemini/DV/nadeem/dv/night_reg/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1609.html#inst_tag_214325"  onclick="showContent('inst_tag_214325')">config_ss_tb.DUT.flexnoc.ddr_axil_s0_T_main.TransportToGeneric</a></td>
<td class="s6 cl rt"> 66.16</td>
<td class="s8 cl rt"><a href="mod1609.html#Line" > 85.48</a></td>
<td class="s5 cl rt"><a href="mod1609.html#Cond" > 56.25</a></td>
<td class="s5 cl rt"><a href="mod1609.html#Toggle" > 50.50</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1609.html#Branch" > 72.41</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='tag_rsnoc_z_H_R_G_T2_U_U_b7f4ff26'>
<hr>
<a name="inst_tag_214325"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy17.html#tag_urg_inst_214325" >config_ss_tb.DUT.flexnoc.ddr_axil_s0_T_main.TransportToGeneric</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 66.16</td>
<td class="s8 cl rt"><a href="mod1609.html#Line" > 85.48</a></td>
<td class="s5 cl rt"><a href="mod1609.html#Cond" > 56.25</a></td>
<td class="s5 cl rt"><a href="mod1609.html#Toggle" > 50.50</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1609.html#Branch" > 72.41</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 56.81</td>
<td class="s8 cl rt"> 85.52</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s5 cl rt"> 56.67</td>
<td class="s0 cl rt">  0.00</td>
<td class="s7 cl rt"> 78.23</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s6 cl rt"> 67.71</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 67.71</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1055.html#inst_tag_138376" >ddr_axil_s0_T_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod805.html#inst_tag_109106" id="tag_urg_inst_109106">Ib</a></td>
<td class="s2 cl rt"> 27.12</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 27.12</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod94.html#inst_tag_15386" id="tag_urg_inst_15386">Ica</a></td>
<td class="s9 cl rt"> 95.45</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s8 cl rt"> 81.82</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod602.html#inst_tag_92913" id="tag_urg_inst_92913">If</a></td>
<td class="s5 cl rt"> 55.56</td>
<td class="s8 cl rt"> 81.54</td>
<td class="s7 cl rt"> 75.00</td>
<td class="s4 cl rt"> 42.82</td>
<td class="s0 cl rt">  0.00</td>
<td class="s7 cl rt"> 78.43</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1721.html#inst_tag_241073" id="tag_urg_inst_241073">Ifpa</a></td>
<td class="s6 cl rt"> 63.90</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 63.90</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1722.html#inst_tag_241077" id="tag_urg_inst_241077">Io</a></td>
<td class="s5 cl rt"> 53.43</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 53.43</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod47.html#inst_tag_1029" id="tag_urg_inst_1029">Ip</a></td>
<td class="s6 cl rt"> 64.88</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 64.88</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod749.html#inst_tag_103050" id="tag_urg_inst_103050">Irspp</a></td>
<td class="s5 cl rt"> 55.30</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 55.30</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod103.html#inst_tag_16022" id="tag_urg_inst_16022">It</a></td>
<td class="s6 cl rt"> 61.60</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 61.60</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod890.html#inst_tag_112607" id="tag_urg_inst_112607">ucic72193b83c</a></td>
<td class="s6 cl rt"> 64.29</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 64.29</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1630.html#inst_tag_215065" id="tag_urg_inst_215065">upc</a></td>
<td class="s9 cl rt"> 99.06</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 99.06</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod476.html#inst_tag_61504" id="tag_urg_inst_61504">upc_0</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod151.html#inst_tag_23995" id="tag_urg_inst_23995">ups</a></td>
<td class="s9 cl rt"> 98.11</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 98.11</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod377_0.html#inst_tag_43716" id="tag_urg_inst_43716">ursrrerg</a></td>
<td class="s8 cl rt"> 87.88</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 63.64</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1006_0.html#inst_tag_125001" id="tag_urg_inst_125001">ursrsg</a></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1497.html#inst_tag_181845" id="tag_urg_inst_181845">uu922e3a49</a></td>
<td class="s7 cl rt"> 74.05</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 74.05</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1404.html#inst_tag_171212" id="tag_urg_inst_171212">uua42ce297cd</a></td>
<td class="s7 cl rt"> 73.43</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 73.43</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<hr>
Since this is the module's only instance, the coverage report is the same as for the module.</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_rsnoc_z_H_R_G_T2_U_U_b7f4ff26'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod1609.html" >rsnoc_z_H_R_G_T2_U_U_b7f4ff26</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">TOTAL</td><td></td><td>62</td><td>53</td><td>85.48</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>93483</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>93488</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>93494</td><td>5</td><td>4</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>93502</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>93507</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>93524</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>93530</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>93534</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>93559</td><td>7</td><td>4</td><td>57.14</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>93648</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>93726</td><td>7</td><td>5</td><td>71.43</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>93737</td><td>6</td><td>4</td><td>66.67</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>93926</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>93931</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>94039</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
93482                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
93483      1/1          		if ( ! Sys_Clk_RstN )
93484      1/1          			u_fc98 &lt;= #1.0 ( 7'b0 );
93485      1/1          		else if ( u_5717 )
93486      1/1          			u_fc98 &lt;= #1.0 ( ErrWrCxt ? ErrCxtWr_Len1 : Req1_Len1 );
                        MISSING_ELSE
93487                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
93488      1/1          		if ( ! Sys_Clk_RstN )
93489      1/1          			u_8135 &lt;= #1.0 ( 3'b0 );
93490      1/1          		else if ( u_5717 )
93491      1/1          			u_8135 &lt;= #1.0 ( ErrWrCxt ? ErrCxtWr_Echo : Req1_Echo );
                        MISSING_ELSE
93492                   	assign uu_cc5c_caseSel = { Req1_OpcT == 4'b0110 , Req1_OpcT == 4'b0010 } ;
93493                   	always @( Req1_OpcT or uu_cc5c_caseSel ) begin
93494      1/1          		case ( uu_cc5c_caseSel )
93495      1/1          			2'b01   : u_cc5c = 4'b0000 ;
93496      1/1          			2'b10   : u_cc5c = 4'b0100 ;
93497      1/1          			2'b0    : u_cc5c = Req1_OpcT ;
93498      <font color = "red">0/1     ==>  			default : u_cc5c = 4'b0000 ;</font>
93499                   		endcase
93500                   	end
93501                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
93502      1/1          		if ( ! Sys_Clk_RstN )
93503      1/1          			u_da22 &lt;= #1.0 ( 4'b0 );
93504      1/1          		else if ( u_5717 )
93505      1/1          			u_da22 &lt;= #1.0 ( ErrWrCxt ? ErrCxtWr_OpcT : u_cc5c );
                        MISSING_ELSE
93506                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
93507      1/1          		if ( ! Sys_Clk_RstN )
93508      1/1          			u_31e2 &lt;= #1.0 ( 8'b0 );
93509      1/1          		else if ( u_5717 )
93510      1/1          			u_31e2 &lt;= #1.0 ( ErrWrCxt ? ErrCxtWr_AddLd0 : Req1_AddLd0 );
                        MISSING_ELSE
93511                   	rsnoc_z_T_C_S_C_L_R_Rsr_Sg_1 ursrsg(
93512                   		.Clk( Sys_Clk )
93513                   	,	.Clk_ClkS( Sys_Clk_ClkS )
93514                   	,	.Clk_En( Sys_Clk_En )
93515                   	,	.Clk_EnS( Sys_Clk_EnS )
93516                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
93517                   	,	.Clk_RstN( Sys_Clk_RstN )
93518                   	,	.Clk_Tm( Sys_Clk_Tm )
93519                   	,	.O( u_bb4d )
93520                   	,	.Reset( NextRsp1 )
93521                   	,	.Set( CxtEn &amp; CxtId )
93522                   	);
93523                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
93524      1/1          		if ( ! Sys_Clk_RstN )
93525      1/1          			u_f3f5 &lt;= #1.0 ( 2'b0 );
93526      1/1          		else if ( u_5717 )
93527      1/1          			u_f3f5 &lt;= #1.0 ( ErrWrCxt ? ErrCxtWr_Addr4Be : Req1_Addr4Be );
                        MISSING_ELSE
93528                   	rsnoc_z_T_C_S_C_L_R_C_Ic72193b83c_L14 ucic72193b83c( .I_121043210( Req1_RouteIdZ ) , .O( Req1_RouteId ) );
93529                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
93530      1/1          		if ( ! Sys_Clk_RstN )
93531      1/1          			u_703a &lt;= #1.0 ( 7'b0 );
93532      1/1          		else if ( u_5717 )
93533      1/1          			u_703a &lt;= #1.0 ( ErrWrCxt ? ErrCxtWr_RouteIdZ : Req1_RouteIdZ );
                        MISSING_ELSE
93534      1/1          	always @( Cxt_0 or uu_1002_caseSel ) begin		case ( uu_1002_caseSel )
93535      1/1          			1'b1    : u_1002 = Cxt_0 ;
93536      <font color = "red">0/1     ==>  			default : u_1002 = 32'b0 ;</font>
93537                   		endcase
93538                   	end
93539                   	rsnoc_z_H_R_U_B_B_A274 Ib(
93540                   		.Addr( CxtRsp1_Addr4Be ) , .Be( RspBe ) , .First( Rsp_Head ) , .Last( Rsp_Last ) , .Len1( CxtRsp1_Len1 )
93541                   	);
93542                   	rsnoc_z_H_R_N_T_U_P_Pc_4d3cab65 upc(
93543                   		.Be( Rsp_Be ) , .Data( Rsp_Data ) , .LastWord( Rsp_DataLast ) , .Payload( Rsp_Pld ) , .WordErr( Rsp_DataErr )
93544                   	);
93545                   	assign uRsp_Status_caseSel =
93546                   		{			( CxtRsp1_OpcT == 4'b0000 | CxtRsp1_OpcT == 4'b0001 | CxtRsp1_OpcT == 4'b0010 | CxtRsp1_OpcT == 4'b0011 ) &amp; ~ Rsp_Head
93547                   			,				( CxtRsp1_OpcT == 4'b0000 | CxtRsp1_OpcT == 4'b0001 | CxtRsp1_OpcT == 4'b0010 | CxtRsp1_OpcT == 4'b0011 ) &amp; Rsp_Head
93548                   					&amp;	Rsp2_Status == 2'b01
93549                   				&amp;
93550                   				Rsp_Last
93551                   			,			( CxtRsp1_OpcT == 4'b0000 | CxtRsp1_OpcT == 4'b0001 | CxtRsp1_OpcT == 4'b0010 | CxtRsp1_OpcT == 4'b0011 ) &amp; Rsp_Head
93552                   				&amp;	( ~ ( Rsp2_Status == 2'b01 ) | ~ Rsp_Last )
93553                   			,		( CxtRsp1_OpcT == 4'b0100 | CxtRsp1_OpcT == 4'b0101 | CxtRsp1_OpcT == 4'b0110 ) &amp; Rsp2_Status == 2'b01
93554                   			,		( CxtRsp1_OpcT == 4'b0100 | CxtRsp1_OpcT == 4'b0101 | CxtRsp1_OpcT == 4'b0110 )
93555                   				&amp;	( Rsp2_Status == 2'b00 | Rsp2_Status == 2'b10 )
93556                   		}
93557                   		;
93558                   	always @( uRsp_Status_caseSel ) begin
93559      1/1          		case ( uRsp_Status_caseSel )
93560      1/1          			5'b00001 : Rsp_Status = 2'b10 ;
93561      <font color = "red">0/1     ==>  			5'b00010 : Rsp_Status = 2'b01 ;</font>
93562      1/1          			5'b00100 : Rsp_Status = 2'b10 ;
93563      <font color = "red">0/1     ==>  			5'b01000 : Rsp_Status = 2'b01 ;</font>
93564      1/1          			5'b10000 : Rsp_Status = 2'b10 ;
93565      <font color = "red">0/1     ==>  			default  : Rsp_Status = 2'b00 ;</font>
93566                   		endcase
93567                   	end
93568                   	rsnoc_z_H_R_G_T2_P_U_57f64492 Ip(
93569                   		.Cxt_AddLd0( CxtPkt_AddLd0 )
93570                   	,	.Cxt_Addr4Be( CxtPkt_Addr4Be )
93571                   	,	.Cxt_Echo( CxtPkt_Echo )
93572                   	,	.Cxt_Head( CxtPkt_Head )
93573                   	,	.Cxt_Len1( CxtPkt_Len1 )
93574                   	,	.Cxt_OpcT( CxtPkt_OpcT )
93575                   	,	.Cxt_RouteIdZ( CxtPkt_RouteIdZ )
93576                   	,	.CxtUsed( CxtUsed )
93577                   	,	.Rx_CxtId( 1'b1 )
93578                   	,	.Rx_Head( RxPkt_Head )
93579                   	,	.Rx_Last( RxPkt_Last )
93580                   	,	.Rx_Opc( RxPkt_Opc )
93581                   	,	.Rx_Pld( RxPkt_Pld )
93582                   	,	.Rx_Rdy( RxPkt_Rdy )
93583                   	,	.Rx_Status( RxPkt_Status )
93584                   	,	.Rx_Vld( RxPkt_Vld )
93585                   	,	.Sys_Clk( Sys_Clk )
93586                   	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
93587                   	,	.Sys_Clk_En( Sys_Clk_En )
93588                   	,	.Sys_Clk_EnS( Sys_Clk_EnS )
93589                   	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
93590                   	,	.Sys_Clk_RstN( Sys_Clk_RstN )
93591                   	,	.Sys_Clk_Tm( Sys_Clk_Tm )
93592                   	,	.Sys_Pwr_Idle( )
93593                   	,	.Sys_Pwr_WakeUp( )
93594                   	,	.Tx_Data( TxPkt_Data )
93595                   	,	.Tx_Head( TxPkt_Head )
93596                   	,	.Tx_Rdy( TxPkt_Rdy )
93597                   	,	.Tx_Tail( TxPkt_Tail )
93598                   	,	.Tx_Vld( TxPkt_Vld )
93599                   	,	.TxCxtId( TxPktCxtId )
93600                   	,	.TxLast( TxPktLast )
93601                   	);
93602                   	assign NextTxPkt = TxPkt_Vld &amp; TxPkt_Rdy;
93603                   	assign CtxFreeId = TxPktCxtId &amp; { 1 { ( NextTxPkt &amp; TxPktLast ) }  };
93604                   	assign CxtFreeVld = NextTxPkt &amp; TxPktLast;
93605                   	rsnoc_z_H_R_U_C_C_A_480bbe15 Ica(
93606                   		.CxtUsed( CxtUsed )
93607                   	,	.FreeCxt( CtxFreeId )
93608                   	,	.FreeVld( CxtFreeVld )
93609                   	,	.NewCxt( CxtId )
93610                   	,	.NewRdy( CxtRdy )
93611                   	,	.NewVld( CxtEn )
93612                   	,	.Sys_Clk( Sys_Clk )
93613                   	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
93614                   	,	.Sys_Clk_En( Sys_Clk_En )
93615                   	,	.Sys_Clk_EnS( Sys_Clk_EnS )
93616                   	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
93617                   	,	.Sys_Clk_RstN( Sys_Clk_RstN )
93618                   	,	.Sys_Clk_Tm( Sys_Clk_Tm )
93619                   	,	.Sys_Pwr_Idle( Pwr_CxtAlloc_Idle )
93620                   	,	.Sys_Pwr_WakeUp( Pwr_CxtAlloc_WakeUp )
93621                   	);
93622                   	assign Req1_AddMdL = Req1_AddNttp [30:8];
93623                   	rsnoc_z_H_R_G_T2_O_U_98eef07a Io(
93624                   		.Cxt_0( Cxt_0 )
93625                   	,	.CxtUsed( CxtUsed )
93626                   	,	.Rdy( OrdRdy )
93627                   	,	.Req_AddLd0( Req1_AddLd0 )
93628                   	,	.Req_AddMdL( Req1_AddMdL )
93629                   	,	.Req_Len1( Req1_Len1 )
93630                   	,	.Req_OpcT( Req1_OpcT )
93631                   	,	.Req_RouteId( Req1_RouteId )
93632                   	,	.Req_Strm( 1'b0 )
93633                   	,	.ReqRdy( TrnRdy )
93634                   	,	.ReqVld( ReqHead &amp; TrnVld &amp; ~ Req1_Urg )
93635                   	,	.Sys_Clk( Sys_Clk )
93636                   	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
93637                   	,	.Sys_Clk_En( Sys_Clk_En )
93638                   	,	.Sys_Clk_EnS( Sys_Clk_EnS )
93639                   	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
93640                   	,	.Sys_Clk_RstN( Sys_Clk_RstN )
93641                   	,	.Sys_Clk_Tm( Sys_Clk_Tm )
93642                   	,	.Sys_Pwr_Idle( )
93643                   	,	.Sys_Pwr_WakeUp( )
93644                   	);
93645                   	assign TrnGate = ReqHead &amp; ( ~ CxtRdy | ~ OrdRdy ) &amp; ~ ( Req1_Urg );
93646                   	assign TrnRdy = ReqRdy &amp; ~ TrnGate;
93647                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
93648      1/1          		if ( ! Sys_Clk_RstN )
93649      1/1          			ReqHead &lt;= #1.0 ( 1'b1 );
93650      1/1          		else if ( NextTrn )
93651      1/1          			ReqHead &lt;= #1.0 ( Pld_Last );
                        MISSING_ELSE
93652                   	rsnoc_z_H_R_G_T2_T_U_57f64492 It(
93653                   		.AddrBase( IdInfo_0_AddrBase )
93654                   	,	.Cmd_Echo( Req1_Echo )
93655                   	,	.Cmd_KeyId( Req1_KeyId )
93656                   	,	.Cmd_Len1( Req1_Len1 )
93657                   	,	.Cmd_Lock( Req1_Lock )
93658                   	,	.Cmd_OpcT( Req1_OpcT )
93659                   	,	.Cmd_RawAddr( Req1_RawAddr )
93660                   	,	.Cmd_RouteId( Req1_RouteId )
93661                   	,	.Cmd_Status( Req1_Status )
93662                   	,	.Cmd_User( Req1_User )
93663                   	,	.HitId( Translation_0_Id )
93664                   	,	.Pld_Data( Pld_Data )
93665                   	,	.Pld_Last( Pld_Last )
93666                   	,	.Rdy( TrnRdy )
93667                   	,	.Rx_Data( RxErr_Data )
93668                   	,	.Rx_Head( RxErr_Head )
93669                   	,	.Rx_Rdy( RxErr_Rdy )
93670                   	,	.Rx_Tail( RxErr_Tail )
93671                   	,	.Rx_Vld( RxErr_Vld )
93672                   	,	.Sys_Clk( Sys_Clk )
93673                   	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
93674                   	,	.Sys_Clk_En( Sys_Clk_En )
93675                   	,	.Sys_Clk_EnS( Sys_Clk_EnS )
93676                   	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
93677                   	,	.Sys_Clk_RstN( Sys_Clk_RstN )
93678                   	,	.Sys_Clk_Tm( Sys_Clk_Tm )
93679                   	,	.Sys_Pwr_Idle( Pwr_Trn_Idle )
93680                   	,	.Sys_Pwr_WakeUp( Pwr_Trn_WakeUp )
93681                   	,	.Vld( TrnVld )
93682                   	);
93683                   	assign Req1_Addr = Req1_RawAddr;
93684                   	assign PipeIn_Addr = Req1_Addr;
93685                   	assign u_cb9b_0 = PipeIn_Addr;
93686                   	assign WrapTrRd = Req1_OpcT == 4'b0001;
93687                   	assign WrapTrWr = Req1_OpcT == 4'b0101;
93688                   	assign u_c4ee = Req1_Len1 [6:2];
93689                   	assign WrapGn = ( WrapTrRd | WrapTrWr ) &amp; ~ ( u_c4ee == 5'b0 );
93690                   	assign Req1_BurstType = WrapGn ? 1'b1 : 1'b0;
93691                   	assign PipeIn_BurstType = Req1_BurstType;
93692                   	assign u_cb9b_1 = PipeIn_BurstType;
93693                   	assign u_cb9b_11 = PipeIn_Opc;
93694                   	assign PipeIn_Urg = Req1_Urg;
93695                   	assign u_cb9b_17 = PipeIn_Urg;
93696                   	assign PipeIn_User = Req1_User;
93697                   	assign u_cb9b_19 = PipeIn_User;
93698                   	assign PipeIn_Data = Pld_Data;
93699                   	assign u_cb9b_2 = PipeIn_Data;
93700                   	assign Req1_Fail = Req1_Status == 2'b11;
93701                   	assign PipeIn_Fail = Req1_Fail;
93702                   	assign u_cb9b_4 = PipeIn_Fail;
93703                   	assign PipeIn_Head = ReqHead;
93704                   	assign u_cb9b_6 = PipeIn_Head;
93705                   	assign PipeIn_Last = Pld_Last;
93706                   	assign u_cb9b_7 = PipeIn_Last;
93707                   	assign PipeIn_Len1 = Req1_Len1;
93708                   	assign u_cb9b_8 = PipeIn_Len1;
93709                   	assign PipeIn_Lock = Req1_Lock;
93710                   	assign u_cb9b_9 = PipeIn_Lock;
93711                   	assign ReqVld = TrnVld &amp; ~ TrnGate;
93712                   	assign PostRdy = GenLcl_Req_Rdy;
93713                   	assign PipeOut_Urg = u_d4d9_17;
93714                   	assign PipeOut_Head = u_d4d9_6;
93715                   	assign PipeOutHead = PipeOut_Head;
93716                   	assign PipeOutRdy = PostRdy | PipeOut_Urg &amp; PipeOutHead;
93717                   	assign uReq1_Opc_caseSel =
93718                   		{		Req1_OpcT == 4'b0110
93719                   			,	( Req1_OpcT == 4'b0100 | Req1_OpcT == 4'b0101 )
93720                   			,	Req1_OpcT == 4'b0011
93721                   			,	Req1_OpcT == 4'b0010
93722                   			,	( Req1_OpcT == 4'b0000 | Req1_OpcT == 4'b0001 )
93723                   		}
93724                   		;
93725                   	always @( uReq1_Opc_caseSel ) begin
93726      1/1          		case ( uReq1_Opc_caseSel )
93727      1/1          			5'b00001 : Req1_Opc = 3'b000 ;
93728      1/1          			5'b00010 : Req1_Opc = 3'b010 ;
93729      <font color = "red">0/1     ==>  			5'b00100 : Req1_Opc = 3'b001 ;</font>
93730      1/1          			5'b01000 : Req1_Opc = 3'b100 ;
93731      1/1          			5'b10000 : Req1_Opc = 3'b101 ;
93732      <font color = "red">0/1     ==>  			default  : Req1_Opc = 3'b000 ;</font>
93733                   		endcase
93734                   	end
93735                   	assign uPipeIn_Opc_caseSel = { Req1_Opc == 3'b101 , Req1_Opc == 3'b010 , Req1_Opc == 3'b001 } ;
93736                   	always @( Req1_Opc or uPipeIn_Opc_caseSel ) begin
93737      1/1          		case ( uPipeIn_Opc_caseSel )
93738      <font color = "red">0/1     ==>  			3'b001  : PipeIn_Opc = 3'b000 ;</font>
93739      1/1          			3'b010  : PipeIn_Opc = 3'b000 ;
93740      1/1          			3'b100  : PipeIn_Opc = 3'b100 ;
93741      1/1          			3'b0    : PipeIn_Opc = Req1_Opc ;
93742      <font color = "red">0/1     ==>  			default : PipeIn_Opc = 3'b000 ;</font>
93743                   		endcase
93744                   	end
93745                   	rsnoc_z_H_R_U_P_N_e5534060_A32138010117103001101080 Ifpa(
93746                   		.Rx_0( u_cb9b_0 )
93747                   	,	.Rx_1( u_cb9b_1 )
93748                   	,	.Rx_11( u_cb9b_11 )
93749                   	,	.Rx_14( 1'b0 )
93750                   	,	.Rx_15( 1'b0 )
93751                   	,	.Rx_17( u_cb9b_17 )
93752                   	,	.Rx_19( u_cb9b_19 )
93753                   	,	.Rx_2( u_cb9b_2 )
93754                   	,	.Rx_4( u_cb9b_4 )
93755                   	,	.Rx_6( u_cb9b_6 )
93756                   	,	.Rx_7( u_cb9b_7 )
93757                   	,	.Rx_8( u_cb9b_8 )
93758                   	,	.Rx_9( u_cb9b_9 )
93759                   	,	.RxRdy( ReqRdy )
93760                   	,	.RxVld( ReqVld )
93761                   	,	.Sys_Clk( Sys_Clk )
93762                   	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
93763                   	,	.Sys_Clk_En( Sys_Clk_En )
93764                   	,	.Sys_Clk_EnS( Sys_Clk_EnS )
93765                   	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
93766                   	,	.Sys_Clk_RstN( Sys_Clk_RstN )
93767                   	,	.Sys_Clk_Tm( Sys_Clk_Tm )
93768                   	,	.Sys_Pwr_Idle( Pwr_FwdPostAlloc_Idle )
93769                   	,	.Sys_Pwr_WakeUp( Pwr_FwdPostAlloc_WakeUp )
93770                   	,	.Tx_0( u_d4d9_0 )
93771                   	,	.Tx_1( u_d4d9_1 )
93772                   	,	.Tx_11( u_d4d9_11 )
93773                   	,	.Tx_14( u_d4d9_14 )
93774                   	,	.Tx_15( u_d4d9_15 )
93775                   	,	.Tx_17( u_d4d9_17 )
93776                   	,	.Tx_19( u_d4d9_19 )
93777                   	,	.Tx_2( u_d4d9_2 )
93778                   	,	.Tx_4( u_d4d9_4 )
93779                   	,	.Tx_6( u_d4d9_6 )
93780                   	,	.Tx_7( u_d4d9_7 )
93781                   	,	.Tx_8( u_d4d9_8 )
93782                   	,	.Tx_9( u_d4d9_9 )
93783                   	,	.TxRdy( PipeOutRdy )
93784                   	,	.TxVld( PipeOutVld )
93785                   	);
93786                   	assign PipeOut_Addr = u_d4d9_0;
93787                   	assign GenLcl_Req_Addr = PipeOut_Addr;
93788                   	assign PipeOut_Data = u_d4d9_2;
93789                   	assign MyDatum = PipeOut_Data [35:0];
93790                   	assign MyData = { 2'b0 , MyDatum };
93791                   	rsnoc_z_H_R_N_T_U_P_Ps_4d3cab65 ups(
93792                   		.Be( GenLclReqBe ) , .Data( GenLclReqData ) , .LastWord( ) , .Payload( MyData ) , .WordErr( )
93793                   	);
93794                   	assign PipeOut_Fail = u_d4d9_4;
93795                   	assign NullBe = PipeOut_Fail;
93796                   	assign PostVld = PipeOutVld &amp; ~ ( PipeOut_Urg &amp; PipeOutHead );
93797                   	assign GenLcl_Req_Vld = PostVld;
93798                   	assign PipeOut_Last = u_d4d9_7;
93799                   	assign GenLcl_Req_Last = PipeOut_Last;
93800                   	assign NullBePld = NullBe &amp; PipeOutHead | u_43f9;
93801                   	assign GenLcl_Req_Be = GenLclReqBe &amp; ~ { 4 { NullBePld }  };
93802                   	assign PipeOut_BurstType = u_d4d9_1;
93803                   	assign GenLcl_Req_BurstType = PipeOut_BurstType;
93804                   	assign GenLcl_Req_Data = GenLclReqData &amp; ~ { 32 { NullBePld }  };
93805                   	assign PipeOut_Len1 = u_d4d9_8;
93806                   	assign GenLcl_Req_Len1 = PipeOut_Len1;
93807                   	assign PipeOut_Lock = u_d4d9_9;
93808                   	assign GenLcl_Req_Lock = PipeOut_Lock;
93809                   	assign PipeOut_Opc = u_d4d9_11;
93810                   	assign GenLcl_Req_Opc = PipeOut_Opc;
93811                   	assign PipeOut_SeqUnOrdered = u_d4d9_14;
93812                   	assign GenLcl_Req_SeqUnOrdered = PipeOut_SeqUnOrdered;
93813                   	assign PipeOut_SeqUnique = u_d4d9_15;
93814                   	assign GenLcl_Req_SeqUnique = PipeOut_SeqUnique;
93815                   	assign PipeOut_User = u_d4d9_19;
93816                   	assign GenLcl_Req_User = PipeOut_User;
93817                   	assign Rsp0_Rdy = Rsp1_Rdy;
93818                   	assign GenLcl_Rsp_Rdy = Rsp0_Rdy;
93819                   	rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_1 ursrrerg(
93820                   		.Clk( Sys_Clk )
93821                   	,	.Clk_ClkS( Sys_Clk_ClkS )
93822                   	,	.Clk_En( Sys_Clk_En )
93823                   	,	.Clk_EnS( Sys_Clk_EnS )
93824                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
93825                   	,	.Clk_RstN( Sys_Clk_RstN )
93826                   	,	.Clk_Tm( Sys_Clk_Tm )
93827                   	,	.En( GenLcl_Req_Vld )
93828                   	,	.O( u_43f9 )
93829                   	,	.Reset( GenLcl_Req_Last &amp; GenLcl_Req_Rdy )
93830                   	,	.Set( NullBe &amp; PipeOutHead )
93831                   	);
93832                   	rsnoc_z_H_R_G_U_P_U_922e3a49 uu922e3a49(
93833                   		.GenLcl_Req_Addr( GenLcl_Req_Addr )
93834                   	,	.GenLcl_Req_Be( GenLcl_Req_Be )
93835                   	,	.GenLcl_Req_BurstType( GenLcl_Req_BurstType )
93836                   	,	.GenLcl_Req_Data( GenLcl_Req_Data )
93837                   	,	.GenLcl_Req_Last( GenLcl_Req_Last )
93838                   	,	.GenLcl_Req_Len1( GenLcl_Req_Len1 )
93839                   	,	.GenLcl_Req_Lock( GenLcl_Req_Lock )
93840                   	,	.GenLcl_Req_Opc( GenLcl_Req_Opc )
93841                   	,	.GenLcl_Req_Rdy( GenLcl_Req_Rdy )
93842                   	,	.GenLcl_Req_SeqUnOrdered( GenLcl_Req_SeqUnOrdered )
93843                   	,	.GenLcl_Req_SeqUnique( GenLcl_Req_SeqUnique )
93844                   	,	.GenLcl_Req_User( GenLcl_Req_User )
93845                   	,	.GenLcl_Req_Vld( GenLcl_Req_Vld )
93846                   	,	.GenLcl_Rsp_Data( GenLcl_Rsp_Data )
93847                   	,	.GenLcl_Rsp_Last( GenLcl_Rsp_Last )
93848                   	,	.GenLcl_Rsp_Rdy( GenLcl_Rsp_Rdy )
93849                   	,	.GenLcl_Rsp_SeqUnOrdered( GenLcl_Rsp_SeqUnOrdered )
93850                   	,	.GenLcl_Rsp_Status( GenLcl_Rsp_Status )
93851                   	,	.GenLcl_Rsp_Vld( GenLcl_Rsp_Vld )
93852                   	,	.GenPrt_Req_Addr( u_Req_Addr )
93853                   	,	.GenPrt_Req_Be( u_Req_Be )
93854                   	,	.GenPrt_Req_BurstType( u_Req_BurstType )
93855                   	,	.GenPrt_Req_Data( u_Req_Data )
93856                   	,	.GenPrt_Req_Last( u_Req_Last )
93857                   	,	.GenPrt_Req_Len1( u_Req_Len1 )
93858                   	,	.GenPrt_Req_Lock( u_Req_Lock )
93859                   	,	.GenPrt_Req_Opc( u_Req_Opc )
93860                   	,	.GenPrt_Req_Rdy( u_Req_Rdy )
93861                   	,	.GenPrt_Req_SeqUnOrdered( u_Req_SeqUnOrdered )
93862                   	,	.GenPrt_Req_SeqUnique( u_Req_SeqUnique )
93863                   	,	.GenPrt_Req_User( u_Req_User )
93864                   	,	.GenPrt_Req_Vld( u_Req_Vld )
93865                   	,	.GenPrt_Rsp_Data( u_Rsp_Data )
93866                   	,	.GenPrt_Rsp_Last( u_Rsp_Last )
93867                   	,	.GenPrt_Rsp_Rdy( u_Rsp_Rdy )
93868                   	,	.GenPrt_Rsp_SeqUnOrdered( u_Rsp_SeqUnOrdered )
93869                   	,	.GenPrt_Rsp_Status( u_Rsp_Status )
93870                   	,	.GenPrt_Rsp_Vld( u_Rsp_Vld )
93871                   	);
93872                   	rsnoc_z_H_R_G_U_Q_U_a42ce297cd uua42ce297cd(
93873                   		.GenLcl_Req_Addr( u_Req_Addr )
93874                   	,	.GenLcl_Req_Be( u_Req_Be )
93875                   	,	.GenLcl_Req_BurstType( u_Req_BurstType )
93876                   	,	.GenLcl_Req_Data( u_Req_Data )
93877                   	,	.GenLcl_Req_Last( u_Req_Last )
93878                   	,	.GenLcl_Req_Len1( u_Req_Len1 )
93879                   	,	.GenLcl_Req_Lock( u_Req_Lock )
93880                   	,	.GenLcl_Req_Opc( u_Req_Opc )
93881                   	,	.GenLcl_Req_Rdy( u_Req_Rdy )
93882                   	,	.GenLcl_Req_SeqUnOrdered( u_Req_SeqUnOrdered )
93883                   	,	.GenLcl_Req_SeqUnique( u_Req_SeqUnique )
93884                   	,	.GenLcl_Req_User( u_Req_User )
93885                   	,	.GenLcl_Req_Vld( u_Req_Vld )
93886                   	,	.GenLcl_Rsp_Data( u_Rsp_Data )
93887                   	,	.GenLcl_Rsp_Last( u_Rsp_Last )
93888                   	,	.GenLcl_Rsp_Rdy( u_Rsp_Rdy )
93889                   	,	.GenLcl_Rsp_SeqUnOrdered( u_Rsp_SeqUnOrdered )
93890                   	,	.GenLcl_Rsp_Status( u_Rsp_Status )
93891                   	,	.GenLcl_Rsp_Vld( u_Rsp_Vld )
93892                   	,	.GenPrt_Req_Addr( Gen_Req_Addr )
93893                   	,	.GenPrt_Req_Be( Gen_Req_Be )
93894                   	,	.GenPrt_Req_BurstType( Gen_Req_BurstType )
93895                   	,	.GenPrt_Req_Data( Gen_Req_Data )
93896                   	,	.GenPrt_Req_Last( Gen_Req_Last )
93897                   	,	.GenPrt_Req_Len1( Gen_Req_Len1 )
93898                   	,	.GenPrt_Req_Lock( Gen_Req_Lock )
93899                   	,	.GenPrt_Req_Opc( Gen_Req_Opc )
93900                   	,	.GenPrt_Req_Rdy( Gen_Req_Rdy )
93901                   	,	.GenPrt_Req_SeqUnOrdered( Gen_Req_SeqUnOrdered )
93902                   	,	.GenPrt_Req_SeqUnique( Gen_Req_SeqUnique )
93903                   	,	.GenPrt_Req_User( Gen_Req_User )
93904                   	,	.GenPrt_Req_Vld( Gen_Req_Vld )
93905                   	,	.GenPrt_Rsp_Data( Gen_Rsp_Data )
93906                   	,	.GenPrt_Rsp_Last( Gen_Rsp_Last )
93907                   	,	.GenPrt_Rsp_Rdy( Gen_Rsp_Rdy )
93908                   	,	.GenPrt_Rsp_SeqUnOrdered( Gen_Rsp_SeqUnOrdered )
93909                   	,	.GenPrt_Rsp_Status( Gen_Rsp_Status )
93910                   	,	.GenPrt_Rsp_Vld( Gen_Rsp_Vld )
93911                   	,	.Sys_Clk( Sys_Clk )
93912                   	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
93913                   	,	.Sys_Clk_En( Sys_Clk_En )
93914                   	,	.Sys_Clk_EnS( Sys_Clk_EnS )
93915                   	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
93916                   	,	.Sys_Clk_RstN( Sys_Clk_RstN )
93917                   	,	.Sys_Clk_Tm( Sys_Clk_Tm )
93918                   	,	.Sys_Pwr_Idle( u_70_Idle )
93919                   	,	.Sys_Pwr_WakeUp( u_70_WakeUp )
93920                   	);
93921                   	assign IdInfo_0_Id = Translation_0_Id;
93922                   	assign IdInfo_1_Id = Req1_KeyId;
93923                   	assign u_b16a = u_236 ? 2'b11 : 2'b0;
93924                   	rsnoc_z_H_R_U_A_Pc_I1 upc_0( .I( CxtUsed ) , .O( u_236 ) );
93925                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
93926      1/1          		if ( ! Sys_Clk_RstN )
93927      1/1          			Load &lt;= #1.0 ( 2'b0 );
93928      1/1          		else	Load &lt;= #1.0 ( u_b16a ^ { 1'b0 , u_b16a [1] } );
93929                   	assign Sys_Pwr_Idle = Pwr_CxtAlloc_Idle &amp; Pwr_Err_Idle &amp; Pwr_FwdPostAlloc_Idle &amp; Pwr_RspPipe_Idle &amp; Pwr_Trn_Idle;
93930                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
93931      1/1          		if ( ! Sys_Clk_RstN )
93932      1/1          			NoPendingTrans &lt;= #1.0 ( 1'b1 );
93933      1/1          		else	NoPendingTrans &lt;= #1.0 ( Sys_Pwr_Idle );
93934                   	assign RxInt_Rdy = RxIn_Rdy;
93935                   	assign Rx_Rdy = RxInt_Rdy;
93936                   	assign WakeUp_Rx = Rx_Vld;
93937                   	assign Sys_Pwr_WakeUp = WakeUp_Rx;
93938                   	assign u_f14a = RxIn_Data [106:93];
93939                   	assign Translation_0_Aperture = u_f14a [13:5];
93940                   	assign TxBypData = TxIn_Data [37:0];
93941                   	assign TxLcl_Data =
93942                   		{			{	TxIn_Data [107]
93943                   			,	TxIn_Data [106:93]
93944                   			,	TxIn_Data [92:89]
93945                   			,	TxIn_Data [88:87]
93946                   			,	TxIn_Data [86:80]
93947                   			,	TxIn_Data [79:49]
93948                   			,	TxIn_Data [48:41]
93949                   			,	TxIn_Data [40:38]
93950                   			}
93951                   		,
93952                   		TxBypData
93953                   		};
93954                   	assign Tx_Data = { TxLcl_Data [107:38] , TxLcl_Data [37:0] };
93955                   	assign TxLcl_Head = TxIn_Head;
93956                   	assign Tx_Head = TxLcl_Head;
93957                   	assign TxLcl_Tail = TxIn_Tail;
93958                   	assign Tx_Tail = TxLcl_Tail;
93959                   	assign TxLcl_Vld = TxIn_Vld;
93960                   	assign Tx_Vld = TxLcl_Vld;
93961                   	assign WakeUp_Other = 1'b0;
93962                   	assign u_fd35_Data_Datum3_Byte = TxIn_Data [34:27];
93963                   	assign Dbg_Tx_Data_Datum3_Byte = u_fd35_Data_Datum3_Byte;
93964                   	assign u_fd35_Data_Datum2_Be = TxIn_Data [26];
93965                   	assign Dbg_Tx_Data_Datum2_Be = u_fd35_Data_Datum2_Be;
93966                   	assign u_fd35_Data_Datum2_Byte = TxIn_Data [25:18];
93967                   	assign Dbg_Tx_Data_Datum2_Byte = u_fd35_Data_Datum2_Byte;
93968                   	assign u_fd35_Hdr_Status = TxIn_Data [88:87];
93969                   	assign Dbg_Tx_Hdr_Status = u_fd35_Hdr_Status;
93970                   	assign u_fd35_Hdr_Addr = TxIn_Data [79:49];
93971                   	assign Dbg_Tx_Hdr_Addr = u_fd35_Hdr_Addr;
93972                   	assign u_fd35_Hdr_Lock = TxIn_Data [107];
93973                   	assign Dbg_Tx_Hdr_Lock = u_fd35_Hdr_Lock;
93974                   	assign u_fd35_Hdr_Echo = TxIn_Data [40:38];
93975                   	assign Dbg_Tx_Hdr_Echo = u_fd35_Hdr_Echo;
93976                   	assign u_fd35_Hdr_Len1 = TxIn_Data [86:80];
93977                   	assign Dbg_Tx_Hdr_Len1 = u_fd35_Hdr_Len1;
93978                   	assign u_fd35_Hdr_User = TxIn_Data [48:41];
93979                   	assign Dbg_Tx_Hdr_User = u_fd35_Hdr_User;
93980                   	assign u_fd35_Hdr_Opc = TxIn_Data [92:89];
93981                   	assign Dbg_Tx_Hdr_Opc = u_fd35_Hdr_Opc;
93982                   	assign u_fd35_Hdr_RouteId = TxIn_Data [106:93];
93983                   	assign Dbg_Tx_Hdr_RouteId = u_fd35_Hdr_RouteId;
93984                   	assign u_a9bf_Data_Last = RxIn_Data [37];
93985                   	assign Dbg_Rx_Data_Last = u_a9bf_Data_Last;
93986                   	assign u_a9bf_Data_Err = RxIn_Data [36];
93987                   	assign Dbg_Rx_Data_Err = u_a9bf_Data_Err;
93988                   	assign u_a9bf_Data_Datum1_Be = RxIn_Data [17];
93989                   	assign Dbg_Rx_Data_Datum1_Be = u_a9bf_Data_Datum1_Be;
93990                   	assign u_a9bf_Data_Datum1_Byte = RxIn_Data [16:9];
93991                   	assign Dbg_Rx_Data_Datum1_Byte = u_a9bf_Data_Datum1_Byte;
93992                   	assign u_a9bf_Data_Datum0_Be = RxIn_Data [8];
93993                   	assign Dbg_Rx_Data_Datum0_Be = u_a9bf_Data_Datum0_Be;
93994                   	assign u_a9bf_Data_Datum0_Byte = RxIn_Data [7:0];
93995                   	assign Dbg_Rx_Data_Datum0_Byte = u_a9bf_Data_Datum0_Byte;
93996                   	assign u_a9bf_Data_Datum3_Be = RxIn_Data [35];
93997                   	assign Dbg_Rx_Data_Datum3_Be = u_a9bf_Data_Datum3_Be;
93998                   	assign u_a9bf_Data_Datum3_Byte = RxIn_Data [34:27];
93999                   	assign Dbg_Rx_Data_Datum3_Byte = u_a9bf_Data_Datum3_Byte;
94000                   	assign u_a9bf_Data_Datum2_Be = RxIn_Data [26];
94001                   	assign Dbg_Rx_Data_Datum2_Be = u_a9bf_Data_Datum2_Be;
94002                   	assign u_a9bf_Data_Datum2_Byte = RxIn_Data [25:18];
94003                   	assign Dbg_Rx_Data_Datum2_Byte = u_a9bf_Data_Datum2_Byte;
94004                   	assign u_a9bf_Hdr_Status = RxIn_Data [88:87];
94005                   	assign Dbg_Rx_Hdr_Status = u_a9bf_Hdr_Status;
94006                   	assign u_a9bf_Hdr_Addr = RxIn_Data [79:49];
94007                   	assign Dbg_Rx_Hdr_Addr = u_a9bf_Hdr_Addr;
94008                   	assign u_a9bf_Hdr_Lock = RxIn_Data [107];
94009                   	assign Dbg_Rx_Hdr_Lock = u_a9bf_Hdr_Lock;
94010                   	assign u_a9bf_Hdr_Echo = RxIn_Data [40:38];
94011                   	assign Dbg_Rx_Hdr_Echo = u_a9bf_Hdr_Echo;
94012                   	assign u_a9bf_Hdr_Len1 = RxIn_Data [86:80];
94013                   	assign Dbg_Rx_Hdr_Len1 = u_a9bf_Hdr_Len1;
94014                   	assign u_a9bf_Hdr_User = RxIn_Data [48:41];
94015                   	assign Dbg_Rx_Hdr_User = u_a9bf_Hdr_User;
94016                   	assign u_a9bf_Hdr_Opc = RxIn_Data [92:89];
94017                   	assign Dbg_Rx_Hdr_Opc = u_a9bf_Hdr_Opc;
94018                   	assign u_a9bf_Hdr_RouteId = RxIn_Data [106:93];
94019                   	assign Dbg_Rx_Hdr_RouteId = u_a9bf_Hdr_RouteId;
94020                   	assign u_fd35_Data_Last = TxIn_Data [37];
94021                   	assign Dbg_Tx_Data_Last = u_fd35_Data_Last;
94022                   	assign u_fd35_Data_Err = TxIn_Data [36];
94023                   	assign Dbg_Tx_Data_Err = u_fd35_Data_Err;
94024                   	assign u_fd35_Data_Datum1_Be = TxIn_Data [17];
94025                   	assign Dbg_Tx_Data_Datum1_Be = u_fd35_Data_Datum1_Be;
94026                   	assign u_fd35_Data_Datum1_Byte = TxIn_Data [16:9];
94027                   	assign Dbg_Tx_Data_Datum1_Byte = u_fd35_Data_Datum1_Byte;
94028                   	assign u_fd35_Data_Datum0_Be = TxIn_Data [8];
94029                   	assign Dbg_Tx_Data_Datum0_Be = u_fd35_Data_Datum0_Be;
94030                   	assign u_fd35_Data_Datum0_Byte = TxIn_Data [7:0];
94031                   	assign Dbg_Tx_Data_Datum0_Byte = u_fd35_Data_Datum0_Byte;
94032                   	assign u_fd35_Data_Datum3_Be = TxIn_Data [35];
94033                   	assign Dbg_Tx_Data_Datum3_Be = u_fd35_Data_Datum3_Be;
94034                   	assign u_5ddf = CxtUsed;
94035                   	assign IllRsp = u_5ddf == 1'b0 &amp; Rsp0_Vld;
94036                   	// synopsys translate_off
94037                   	// synthesis translate_off
94038                   	always @( posedge Sys_Clk )
94039      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
94040      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( IllRsp ) !== 1'b0 ) begin
94041      <font color = "grey">unreachable  </font>				dontStop = 0;
94042      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
94043      <font color = "grey">unreachable  </font>				if (!dontStop) begin
94044      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;[T2G] - No context associated to the response.&quot; );
94045      <font color = "grey">unreachable  </font>					$stop;
94046                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
94047                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod1609.html" >rsnoc_z_H_R_G_T2_U_U_b7f4ff26</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>16</td><td>9</td><td>56.25</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>16</td><td>9</td><td>56.25</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       93486
 EXPRESSION (ErrWrCxt ? ErrCxtWr_Len1 : Req1_Len1)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       93491
 EXPRESSION (ErrWrCxt ? ErrCxtWr_Echo : Req1_Echo)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       93505
 EXPRESSION (ErrWrCxt ? ErrCxtWr_OpcT : u_cc5c)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       93510
 EXPRESSION (ErrWrCxt ? ErrCxtWr_AddLd0 : Req1_AddLd0)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       93527
 EXPRESSION (ErrWrCxt ? ErrCxtWr_Addr4Be : Req1_Addr4Be)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       93533
 EXPRESSION (ErrWrCxt ? ErrCxtWr_RouteIdZ : Req1_RouteIdZ)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       93690
 EXPRESSION (WrapGn ? 1'b1 : 1'b0)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       93923
 EXPRESSION (u_236 ? 2'b11 : 2'b0)
             --1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod1609.html" >rsnoc_z_H_R_G_T2_U_U_b7f4ff26</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Totals</td>
<td class="rt">54</td>
<td class="rt">25</td>
<td class="rt">46.30 </td>
</tr><tr class="s5">
<td>Total Bits</td>
<td class="rt">1010</td>
<td class="rt">510</td>
<td class="rt">50.50 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 0->1</td>
<td class="rt">505</td>
<td class="rt">265</td>
<td class="rt">52.48 </td>
</tr><tr class="s4">
<td nowrap>Total Bits 1->0</td>
<td class="rt">505</td>
<td class="rt">245</td>
<td class="rt">48.51 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s4">
<td>Ports</td>
<td class="rt">54</td>
<td class="rt">25</td>
<td class="rt">46.30 </td>
</tr><tr class="s5">
<td>Port Bits</td>
<td class="rt">1010</td>
<td class="rt">510</td>
<td class="rt">50.50 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 0->1</td>
<td class="rt">505</td>
<td class="rt">265</td>
<td class="rt">52.48 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 1->0</td>
<td class="rt">505</td>
<td class="rt">245</td>
<td class="rt">48.51 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Gen_Req_Addr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Addr[11:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Addr[31:12]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Be[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Len1[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Len1[5:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Len1[6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Opc[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Opc[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_User[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_User[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_0_AddrBase[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_0_AddrMask[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_0_Debug</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_0_Id</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>IdInfo_1_AddrBase[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_1_AddrMask[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_1_Debug</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_1_Id</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Load[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Load[1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>NoPendingTrans</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[37:36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[47:38]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[50:48]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[60:51]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[79:61]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[81:80]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[85:82]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[89:86]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[91:90]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[92]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[97:93]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[98]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[99]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[100]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[101]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[103:102]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[104]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[105]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[107:106]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_Aperture[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_Aperture[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_Aperture[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_Aperture[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_Aperture[5:4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_Aperture[6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_Aperture[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_Aperture[8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_Id</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Translation_0_PathFound</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Translation_0_SubFound</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Data[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[40:37]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[50:41]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[56:51]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[78:57]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[85:79]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[87:86]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[88]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[90:89]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[91]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[92]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[98:93]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[99]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[100]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[101]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[103:102]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[104]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[105]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[107:106]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Other</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Rx</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod1609.html" >rsnoc_z_H_R_G_T2_U_U_b7f4ff26</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">58</td>
<td class="rt">42</td>
<td class="rt">72.41 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">93690</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">93923</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">93483</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">93488</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td>CASE</td>
<td class="rt">93494</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">93502</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">93507</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">93524</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">93530</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">93534</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">93559</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">93648</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>CASE</td>
<td class="rt">93726</td>
<td class="rt">6</td>
<td class="rt">4</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>CASE</td>
<td class="rt">93737</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">93926</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">93931</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
93690      	assign Req1_BurstType = WrapGn ? 1'b1 : 1'b0;
           	                               <font color = "red">-1-</font>  
           	                               <font color = "red">==></font>  
           	                               <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
93923      	assign u_b16a = u_236 ? 2'b11 : 2'b0;
           	                      <font color = "green">-1-</font>  
           	                      <font color = "green">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
93483      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
93484      			u_fc98 <= #1.0 ( 7'b0 );
           <font color = "green">			==></font>
93485      		else if ( u_5717 )
           		     <font color = "green">-2-</font>  
93486      			u_fc98 <= #1.0 ( ErrWrCxt ? ErrCxtWr_Len1 : Req1_Len1 );
           			                          <font color = "red">-3-</font>  
           			                          <font color = "red">==></font>  
           			                          <font color = "green">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
93488      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
93489      			u_8135 <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
93490      		else if ( u_5717 )
           		     <font color = "green">-2-</font>  
93491      			u_8135 <= #1.0 ( ErrWrCxt ? ErrCxtWr_Echo : Req1_Echo );
           			                          <font color = "red">-3-</font>  
           			                          <font color = "red">==></font>  
           			                          <font color = "green">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
93494      		case ( uu_cc5c_caseSel )
           		<font color = "red">-1-</font>               
93495      			2'b01   : u_cc5c = 4'b0000 ;
           <font color = "green">			==></font>
93496      			2'b10   : u_cc5c = 4'b0100 ;
           <font color = "green">			==></font>
93497      			2'b0    : u_cc5c = Req1_OpcT ;
           <font color = "green">			==></font>
93498      			default : u_cc5c = 4'b0000 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>2'b01 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b10 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b00 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
93502      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
93503      			u_da22 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
93504      		else if ( u_5717 )
           		     <font color = "green">-2-</font>  
93505      			u_da22 <= #1.0 ( ErrWrCxt ? ErrCxtWr_OpcT : u_cc5c );
           			                          <font color = "red">-3-</font>  
           			                          <font color = "red">==></font>  
           			                          <font color = "green">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
93507      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
93508      			u_31e2 <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
93509      		else if ( u_5717 )
           		     <font color = "green">-2-</font>  
93510      			u_31e2 <= #1.0 ( ErrWrCxt ? ErrCxtWr_AddLd0 : Req1_AddLd0 );
           			                          <font color = "red">-3-</font>  
           			                          <font color = "red">==></font>  
           			                          <font color = "green">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
93524      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
93525      			u_f3f5 <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
93526      		else if ( u_5717 )
           		     <font color = "green">-2-</font>  
93527      			u_f3f5 <= #1.0 ( ErrWrCxt ? ErrCxtWr_Addr4Be : Req1_Addr4Be );
           			                          <font color = "red">-3-</font>  
           			                          <font color = "red">==></font>  
           			                          <font color = "green">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
93530      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
93531      			u_703a <= #1.0 ( 7'b0 );
           <font color = "green">			==></font>
93532      		else if ( u_5717 )
           		     <font color = "green">-2-</font>  
93533      			u_703a <= #1.0 ( ErrWrCxt ? ErrCxtWr_RouteIdZ : Req1_RouteIdZ );
           			                          <font color = "red">-3-</font>  
           			                          <font color = "red">==></font>  
           			                          <font color = "green">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
93534      	always @( Cxt_0 or uu_1002_caseSel ) begin		case ( uu_1002_caseSel )
           	                           <font color = "red">-1-</font>               		               
93535      			1'b1    : u_1002 = Cxt_0 ;
           <font color = "green">			==></font>
93536      			default : u_1002 = 32'b0 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
93559      		case ( uRsp_Status_caseSel )
           		<font color = "red">-1-</font>                   
93560      			5'b00001 : Rsp_Status = 2'b10 ;
           <font color = "green">			==></font>
93561      			5'b00010 : Rsp_Status = 2'b01 ;
           <font color = "red">			==></font>
93562      			5'b00100 : Rsp_Status = 2'b10 ;
           <font color = "green">			==></font>
93563      			5'b01000 : Rsp_Status = 2'b01 ;
           <font color = "red">			==></font>
93564      			5'b10000 : Rsp_Status = 2'b10 ;
           <font color = "green">			==></font>
93565      			default  : Rsp_Status = 2'b00 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>5'b00001 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>5'b00010 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>5'b00100 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>5'b01000 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>5'b10000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
93648      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
93649      			ReqHead <= #1.0 ( 1'b1 );
           <font color = "green">			==></font>
93650      		else if ( NextTrn )
           		     <font color = "green">-2-</font>  
93651      			ReqHead <= #1.0 ( Pld_Last );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
93726      		case ( uReq1_Opc_caseSel )
           		<font color = "red">-1-</font>                 
93727      			5'b00001 : Req1_Opc = 3'b000 ;
           <font color = "green">			==></font>
93728      			5'b00010 : Req1_Opc = 3'b010 ;
           <font color = "green">			==></font>
93729      			5'b00100 : Req1_Opc = 3'b001 ;
           <font color = "red">			==></font>
93730      			5'b01000 : Req1_Opc = 3'b100 ;
           <font color = "green">			==></font>
93731      			5'b10000 : Req1_Opc = 3'b101 ;
           <font color = "green">			==></font>
93732      			default  : Req1_Opc = 3'b000 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>5'b00001 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>5'b00010 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>5'b00100 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>5'b01000 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>5'b10000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
93737      		case ( uPipeIn_Opc_caseSel )
           		<font color = "red">-1-</font>                   
93738      			3'b001  : PipeIn_Opc = 3'b000 ;
           <font color = "red">			==></font>
93739      			3'b010  : PipeIn_Opc = 3'b000 ;
           <font color = "green">			==></font>
93740      			3'b100  : PipeIn_Opc = 3'b100 ;
           <font color = "green">			==></font>
93741      			3'b0    : PipeIn_Opc = Req1_Opc ;
           <font color = "green">			==></font>
93742      			default : PipeIn_Opc = 3'b000 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>3'b001 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b010 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b100 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
93926      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
93927      			Load <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
93928      		else	Load <= #1.0 ( u_b16a ^ { 1'b0 , u_b16a [1] } );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
93931      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
93932      			NoPendingTrans <= #1.0 ( 1'b1 );
           <font color = "green">			==></font>
93933      		else	NoPendingTrans <= #1.0 ( Sys_Pwr_Idle );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_214325">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_rsnoc_z_H_R_G_T2_U_U_b7f4ff26">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
