Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate I:\ECE554\FinalProject\ECE554-Capstone-Project\ECE554-Capstone-Project\Sam_camera\Camera_sample_proj\UART_IP.qsys --block-symbol-file --output-directory=I:\ECE554\FinalProject\ECE554-Capstone-Project\ECE554-Capstone-Project\Sam_camera\Camera_sample_proj\UART_IP --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading Camera_sample_proj/UART_IP.qsys
Progress: Reading input file
Progress: Adding rs232_0 [altera_up_avalon_rs232 17.1]
Progress: Parameterizing module rs232_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate I:\ECE554\FinalProject\ECE554-Capstone-Project\ECE554-Capstone-Project\Sam_camera\Camera_sample_proj\UART_IP.qsys --synthesis=VERILOG --output-directory=I:\ECE554\FinalProject\ECE554-Capstone-Project\ECE554-Capstone-Project\Sam_camera\Camera_sample_proj\UART_IP\synthesis --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading Camera_sample_proj/UART_IP.qsys
Progress: Reading input file
Progress: Adding rs232_0 [altera_up_avalon_rs232 17.1]
Progress: Parameterizing module rs232_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: UART_IP: Generating UART_IP "UART_IP" for QUARTUS_SYNTH
Info: rs232_0: Starting Generation of RS232 UART
Error: rs232_0: The input clock frequency must be known at generation time.
Info: rs232_0: "UART_IP" instantiated altera_up_avalon_rs232 "rs232_0"
Info: UART_IP: Done "UART_IP" with 2 modules, 6 files
Error: qsys-generate failed with exit code 1: 1 Error, 0 Warnings
Info: Finished: Create HDL design files for synthesis
