Determining the location of the ModelSim executable...

Using: c:/intelfpga_lite/22.1std/questa_fse/win64/

To specify a ModelSim executable directory, select: Tools -> Options -> EDA Tool Options
Note: if both Questa Intel FPGA Edition and ModelSim executables are available, Questa Intel FPGA Edition will be used.

**** Generating the ModelSim Testbench ****

quartus_eda --gen_testbench --tool=modelsim_oem --format=vhdl --write_settings_files=off PEnc4_2Demo -c PEnc4_2Demo --vector_source="C:/Users/Su/Downloads/LSD/Aula2/Parte4/Waveform1.vwf" --testbench_file="C:/Users/Su/Downloads/LSD/Aula2/Parte4/simulation/qsim/Waveform1.vwf.vht"

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition
    Info: Copyright (C) 2023  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Wed Mar  6 15:03:44 2024
Info: Command: quartus_eda --gen_testbench --tool=modelsim_oem --format=vhdl --write_settings_files=off PEnc4_2Demo -c PEnc4_2Demo --vector_source=C:/Users/Su/Downloads/LSD/Aula2/Parte4/Waveform1.vwf --testbench_file=C:/Users/Su/Downloads/LSD/Aula2/Parte4/simulation/qsim/Waveform1.vwf.vht
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.

Completed successfully. 

**** Generating the timing simulation netlist ****

quartus_eda --write_settings_files=off --simulation --functional=off --flatten_buses=off --timescale=1ps --tool=modelsim_oem --format=vhdl --output_directory="C:/Users/Su/Downloads/LSD/Aula2/Parte4/simulation/qsim/" PEnc4_2Demo -c PEnc4_2Demo

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition
    Info: Copyright (C) 2023  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Wed Mar  6 15:03:46 2024
Info: Command: quartus_eda --write_settings_files=off --simulation=on --functional=off --flatten_buses=off --timescale=1ps --tool=modelsim_oem --format=vhdl --output_directory=C:/Users/Su/Downloads/LSD/Aula2/Parte4/simulation/qsim/ PEnc4_2Demo -c PEnc4_2Demo
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (204019): Generated file PEnc4_2Demo_7_1200mv_85c_slow.vho in folder "C:/Users/Su/Downloads/LSD/Aula2/Parte4/simulation/qsim//" for EDA simulation tool
Info (204019): Generated file PEnc4_2Demo_7_1200mv_0c_slow.vho in folder "C:/Users/Su/Downloads/LSD/Aula2/Parte4/simulation/qsim//" for EDA simulation tool
Info (204019): Generated file PEnc4_2Demo_min_1200mv_0c_fast.vho in folder "C:/Users/Su/Downloads/LSD/Aula2/Parte4/simulation/qsim//" for EDA simulation tool
Info (204019): Generated file PEnc4_2Demo.vho in folder "C:/Users/Su/Downloads/LSD/Aula2/Parte4/simulation/qsim//" for EDA simulation tool
Info (204019): Generated file PEnc4_2Demo_7_1200mv_85c_vhd_slow.sdo in folder "C:/Users/Su/Downloads/LSD/Aula2/Parte4/simulation/qsim//" for EDA simulation tool
Info (204019): Generated file PEnc4_2Demo_7_1200mv_0c_vhd_slow.sdo in folder "C:/Users/Su/Downloads/LSD/Aula2/Parte4/simulation/qsim//" for EDA simulation tool
Info (204019): Generated file PEnc4_2Demo_min_1200mv_0c_vhd_fast.sdo in folder "C:/Users/Su/Downloads/LSD/Aula2/Parte4/simulation/qsim//" for EDA simulation tool
Info (204019): Generated file PEnc4_2Demo_vhd.sdo in folder "C:/Users/Su/Downloads/LSD/Aula2/Parte4/simulation/qsim//" for EDA simulation tool
Info: Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 4666 megabytes
    Info: Processing ended: Wed Mar  6 15:03:47 2024
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:02

Completed successfully. 

**** Generating the ModelSim .do script ****

C:/Users/Su/Downloads/LSD/Aula2/Parte4/simulation/qsim/PEnc4_2Demo.do generated.

Completed successfully. 

**** Running the ModelSim simulation ****

c:/intelfpga_lite/22.1std/questa_fse/win64//vsim -c -do PEnc4_2Demo.do

Reading pref.tcl


# 2021.2


# do PEnc4_2Demo.do

# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1

# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021

# Start time: 15:03:51 on Mar 06,2024
# vcom -work work PEnc4_2Demo.vho 

# -- Loading package STANDARD

# -- Loading package TEXTIO

# -- Loading package std_logic_1164

# -- Loading package VITAL_Timing

# -- Loading package VITAL_Primitives

# -- Loading package cycloneive_atom_pack

# -- Loading package cycloneive_components

# -- Compiling entity hard_block

# -- Compiling architecture structure of hard_block

# -- Compiling entity PEnc16_4

# -- Compiling architecture structure of PEnc16_4

# End time: 15:03:51 on Mar 06,2024, Elapsed time: 0:00:00

# Errors: 0, Warnings: 0

# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021

# Start time: 15:03:51 on Mar 06,2024
# vcom -work work Waveform1.vwf.vht 

# -- Loading package STANDARD

# -- Loading package TEXTIO

# -- Loading package std_logic_1164

# -- Compiling entity PEnc16_4_vhd_vec_tst

# -- Compiling architecture PEnc16_4_arch of PEnc16_4_vhd_vec_tst

# End time: 15:03:51 on Mar 06,2024, Elapsed time: 0:00:00

# Errors: 0, Warnings: 0

# vsim -voptargs=""+acc"" -c -t 1ps -sdfmax "PEnc16_4_vhd_vec_tst/i1=PEnc4_2Demo_vhd.sdo" -L cycloneive -L altera -L altera_mf -L 220model -L sgate -L altera_lnsim work.PEnc16_4_vhd_vec_tst 
# Start time: 15:03:53 on Mar 06,2024
# ** Note: (vsim-3812) Design is being optimized...
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2021.2 win64 Apr 14 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //

# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.penc16_4_vhd_vec_tst(penc16_4_arch)#1
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading cycloneive.cycloneive_atom_pack(body)
# Loading cycloneive.cycloneive_components
# Loading work.penc16_4(structure)#1
# Loading work.hard_block(structure)#1
# Loading ieee.std_logic_arith(body)
# Loading cycloneive.cycloneive_io_obuf(arch)#2
# Loading cycloneive.cycloneive_io_ibuf(arch)#1
# Loading cycloneive.cycloneive_lcell_comb(vital_lcell_comb)#1
# Loading cycloneive.cycloneive_lcell_comb(vital_lcell_comb)#2
# Loading cycloneive.cycloneive_lcell_comb(vital_lcell_comb)#3
# Loading cycloneive.cycloneive_lcell_comb(vital_lcell_comb)#4
# Loading cycloneive.cycloneive_lcell_comb(vital_lcell_comb)#5
# Loading cycloneive.cycloneive_lcell_comb(vital_lcell_comb)#6
# Loading cycloneive.cycloneive_lcell_comb(vital_lcell_comb)#7
# Loading cycloneive.cycloneive_lcell_comb(vital_lcell_comb)#8
# Loading cycloneive.cycloneive_lcell_comb(vital_lcell_comb)#9
# Loading cycloneive.cycloneive_lcell_comb(vital_lcell_comb)#18
# Loading cycloneive.cycloneive_lcell_comb(vital_lcell_comb)#11
# Loading cycloneive.cycloneive_lcell_comb(vital_lcell_comb)#12
# Loading cycloneive.cycloneive_lcell_comb(vital_lcell_comb)#13
# Loading cycloneive.cycloneive_lcell_comb(vital_lcell_comb)#19
# Loading cycloneive.cycloneive_lcell_comb(vital_lcell_comb)#15
# Loading cycloneive.cycloneive_lcell_comb(vital_lcell_comb)#16
# Loading cycloneive.cycloneive_lcell_comb(vital_lcell_comb)#17
# Loading instances from PEnc4_2Demo_vhd.sdo
# Loading timing data from PEnc4_2Demo_vhd.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /penc16_4_vhd_vec_tst File: Waveform1.vwf.vht

# after#34

# End time: 15:04:00 on Mar 06,2024, Elapsed time: 0:00:07
# Errors: 0, Warnings: 0

Completed successfully. 

**** Converting ModelSim VCD to vector waveform ****

Reading C:/Users/Su/Downloads/LSD/Aula2/Parte4/Waveform1.vwf...

Reading C:/Users/Su/Downloads/LSD/Aula2/Parte4/simulation/qsim/PEnc4_2Demo.msim.vcd...

Processing channel transitions... 

Writing the resulting VWF to C:/Users/Su/Downloads/LSD/Aula2/Parte4/simulation/qsim/PEnc4_2Demo_20240306150400.sim.vwf

Finished VCD to VWF conversion.

Completed successfully. 

All completed.