#!/bin/ksh

# Template script for running Cadence Xcelium simulator (XLM) on Cadence Encounter Test generated test vectors.

#  Generated by Genus(TM) Synthesis Solution 16.20

   export WORKDIR=./

   xrun \
      +access+rwc \
      +xmstatus \
      +xm64bit \
      +TESTFILE1=./testresults/verilog/VER.FULLSCAN.logic.data.scan.ex1.ts1.verilog \
      +TESTFILE2=./testresults/verilog/VER.FULLSCAN.logic.data.logic.ex1.ts2.verilog \
      +HEARTBEAT \
      +FAILSET \
      +xmtimescale+1ns/1ps \
      +xmoverride_timescale \
      +xmseq_udp_delay+2ps \
      +libext+.v+.V+.z+.Z+.gz \
      +xmlibdirname+$WORKDIR/Inca_libs_10_13_21 \
      -l $WORKDIR/xmverilog_FULLSCAN.log \
      -v ./techlib/pads.v \
      -v ./techlib/stdcell.v \
      ./netlist/DLX_CORE.v \
      ./netlist/DLX_TOP.v \
      ./testresults/verilog/VER.FULLSCAN.logic.mainsim.v \


