--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml AVR_CPU.twx AVR_CPU.ncd -o AVR_CPU.twr AVR_CPU.pcf -ucf
AVR_CPU.ucf

Design file:              AVR_CPU.ncd
Physical constraint file: AVR_CPU.pcf
Device,package,speed:     xc3s1200e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: TS_clock = PERIOD TIMEGRP "clock" 25 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 91373473 paths analyzed, 2278 endpoints analyzed, 126 failing endpoints
 126 timing errors detected. (126 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  27.839ns.
--------------------------------------------------------------------------------

Paths for end point InstReg_4 (V3.ICE), 1612494 paths
--------------------------------------------------------------------------------
Slack (setup path):     -2.839ns (requirement - (data path - clock path skew + uncertainty))
  Source:               InstReg_13 (FF)
  Destination:          InstReg_4 (FF)
  Requirement:          25.000ns
  Data Path Delay:      27.839ns (Levels of Logic = 17)
  Clock Path Skew:      0.000ns
  Source Clock:         clock_IBUF rising at 0.000ns
  Destination Clock:    clock_IBUF rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: InstReg_13 to InstReg_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U8.IQ1               Tiockiq               0.508   ProgDB<13>
                                                       InstReg_13
    SLICE_X55Y0.F4       net (fanout=49)       1.968   InstReg<13>
    SLICE_X55Y0.X        Tilo                  0.704   N2701
                                                       iau_ctrl_offsetSel_and006115_SW1
    SLICE_X48Y11.F2      net (fanout=3)        0.991   N2701
    SLICE_X48Y11.X       Tilo                  0.759   N272
                                                       iau_ctrl_offsetSel_and000711
    SLICE_X52Y12.F2      net (fanout=26)       0.688   N272
    SLICE_X52Y12.X       Tilo                  0.759   N316
                                                       reg_read_ctrl_SelOutB<1>1211
    SLICE_X50Y21.G1      net (fanout=13)       1.003   N316
    SLICE_X50Y21.X       Tif5x                 1.152   N398
                                                       reg_read_ctrl_SelOutA<0>114_SW0_F
                                                       reg_read_ctrl_SelOutA<0>114_SW0
    SLICE_X50Y24.F3      net (fanout=1)        0.273   N398
    SLICE_X50Y24.X       Tilo                  0.759   reg_read_ctrl_SelOutA<0>134
                                                       reg_read_ctrl_SelOutA<0>134
    SLICE_X25Y37.G4      net (fanout=2)        1.441   reg_read_ctrl_SelOutA<0>134
    SLICE_X25Y37.Y       Tilo                  0.704   reg_read_ctrl_SelOutA<0>
                                                       reg_read_ctrl_SelOutA<0>154
    SLICE_X36Y32.G3      net (fanout=26)       0.891   N2
    SLICE_X36Y32.Y       Tilo                  0.759   N3021
                                                       reg_read_ctrl_SelOutA<2>
    SLICE_X50Y37.G2      net (fanout=44)       1.200   reg_read_ctrl_SelOutA<2>
    SLICE_X50Y37.Y       Tilo                  0.759   executeDataLocks<1>
                                                       decodeDataReadLocks_0_mux00001_SW0_SW0
    SLICE_X70Y36.F1      net (fanout=2)        1.080   N2981
    SLICE_X70Y36.X       Tilo                  0.759   writeDataLocks<0>
                                                       decodeDataReadLocks_0_mux00001
    SLICE_X71Y37.F3      net (fanout=2)        0.371   decodeDataReadLocks<0>
    SLICE_X71Y37.X       Tilo                  0.704   writeDataLocks<4>
                                                       Mcompar_DecodeDataHazardPresent_cmp_ne0000_lut<0>_SW0
    SLICE_X70Y31.F4      net (fanout=1)        0.523   N138
    SLICE_X70Y31.COUT    Topcyf                1.162   writeDataLocks<17>
                                                       Mcompar_DecodeDataHazardPresent_cmp_ne0000_lut<0>
                                                       Mcompar_DecodeDataHazardPresent_cmp_ne0000_cy<0>
                                                       Mcompar_DecodeDataHazardPresent_cmp_ne0000_cy<1>
    SLICE_X70Y32.CIN     net (fanout=1)        0.000   Mcompar_DecodeDataHazardPresent_cmp_ne0000_cy<1>
    SLICE_X70Y32.COUT    Tbyp                  0.130   writeDataLocks<14>
                                                       Mcompar_DecodeDataHazardPresent_cmp_ne0000_cy<2>
                                                       Mcompar_DecodeDataHazardPresent_cmp_ne0000_cy<3>
    SLICE_X70Y33.CIN     net (fanout=1)        0.000   Mcompar_DecodeDataHazardPresent_cmp_ne0000_cy<3>
    SLICE_X70Y33.COUT    Tbyp                  0.130   Mcompar_DecodeDataHazardPresent_cmp_ne0000_cy<5>
                                                       Mcompar_DecodeDataHazardPresent_cmp_ne0000_cy<4>
                                                       Mcompar_DecodeDataHazardPresent_cmp_ne0000_cy<5>
    SLICE_X70Y34.CIN     net (fanout=1)        0.000   Mcompar_DecodeDataHazardPresent_cmp_ne0000_cy<5>
    SLICE_X70Y34.COUT    Tbyp                  0.130   Mcompar_DecodeDataHazardPresent_cmp_ne0000_cy<7>
                                                       Mcompar_DecodeDataHazardPresent_cmp_ne0000_cy<6>
                                                       Mcompar_DecodeDataHazardPresent_cmp_ne0000_cy<7>
    SLICE_X70Y35.CIN     net (fanout=1)        0.000   Mcompar_DecodeDataHazardPresent_cmp_ne0000_cy<7>
    SLICE_X70Y35.COUT    Tbyp                  0.130   writeDataLocks<27>
                                                       Mcompar_DecodeDataHazardPresent_cmp_ne0000_cy<8>
                                                       Mcompar_DecodeDataHazardPresent_cmp_ne0000_cy<9>
    SLICE_X58Y34.G2      net (fanout=12)       1.651   DecodeDataHazardPresent3
    SLICE_X58Y34.Y       Tilo                  0.759   DecodeDataHazardPresent41_REPLICA_50
                                                       DecodeDataHazardPresent41_REPLICA_50
    SLICE_X39Y8.F4       net (fanout=1)        1.674   DecodeDataHazardPresent41_REPLICA_50
    SLICE_X39Y8.X        Tilo                  0.704   InstReg_not0001
                                                       InstReg_not00011
    V3.ICE               net (fanout=16)       1.877   InstReg_not0001
    V3.ICLK1             Tioiceck              0.737   ProgDB<4>
                                                       InstReg_4
    -------------------------------------------------  ---------------------------
    Total                                     27.839ns (12.208ns logic, 15.631ns route)
                                                       (43.9% logic, 56.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.744ns (requirement - (data path - clock path skew + uncertainty))
  Source:               InstReg_13 (FF)
  Destination:          InstReg_4 (FF)
  Requirement:          25.000ns
  Data Path Delay:      27.744ns (Levels of Logic = 17)
  Clock Path Skew:      0.000ns
  Source Clock:         clock_IBUF rising at 0.000ns
  Destination Clock:    clock_IBUF rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: InstReg_13 to InstReg_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U8.IQ1               Tiockiq               0.508   ProgDB<13>
                                                       InstReg_13
    SLICE_X55Y0.F4       net (fanout=49)       1.968   InstReg<13>
    SLICE_X55Y0.X        Tilo                  0.704   N2701
                                                       iau_ctrl_offsetSel_and006115_SW1
    SLICE_X48Y11.F2      net (fanout=3)        0.991   N2701
    SLICE_X48Y11.X       Tilo                  0.759   N272
                                                       iau_ctrl_offsetSel_and000711
    SLICE_X52Y12.F2      net (fanout=26)       0.688   N272
    SLICE_X52Y12.X       Tilo                  0.759   N316
                                                       reg_read_ctrl_SelOutB<1>1211
    SLICE_X50Y21.G1      net (fanout=13)       1.003   N316
    SLICE_X50Y21.X       Tif5x                 1.152   N398
                                                       reg_read_ctrl_SelOutA<0>114_SW0_F
                                                       reg_read_ctrl_SelOutA<0>114_SW0
    SLICE_X50Y24.F3      net (fanout=1)        0.273   N398
    SLICE_X50Y24.X       Tilo                  0.759   reg_read_ctrl_SelOutA<0>134
                                                       reg_read_ctrl_SelOutA<0>134
    SLICE_X25Y37.G4      net (fanout=2)        1.441   reg_read_ctrl_SelOutA<0>134
    SLICE_X25Y37.Y       Tilo                  0.704   reg_read_ctrl_SelOutA<0>
                                                       reg_read_ctrl_SelOutA<0>154
    SLICE_X48Y34.G3      net (fanout=26)       1.479   N2
    SLICE_X48Y34.Y       Tilo                  0.759   NextExecuteOpData_ALUFlagMask<1>19
                                                       reg_read_ctrl_SelOutA<0>_REPLICA_22
    SLICE_X50Y37.G4      net (fanout=4)        0.517   reg_read_ctrl_SelOutA<0>_REPLICA_22
    SLICE_X50Y37.Y       Tilo                  0.759   executeDataLocks<1>
                                                       decodeDataReadLocks_0_mux00001_SW0_SW0
    SLICE_X70Y36.F1      net (fanout=2)        1.080   N2981
    SLICE_X70Y36.X       Tilo                  0.759   writeDataLocks<0>
                                                       decodeDataReadLocks_0_mux00001
    SLICE_X71Y37.F3      net (fanout=2)        0.371   decodeDataReadLocks<0>
    SLICE_X71Y37.X       Tilo                  0.704   writeDataLocks<4>
                                                       Mcompar_DecodeDataHazardPresent_cmp_ne0000_lut<0>_SW0
    SLICE_X70Y31.F4      net (fanout=1)        0.523   N138
    SLICE_X70Y31.COUT    Topcyf                1.162   writeDataLocks<17>
                                                       Mcompar_DecodeDataHazardPresent_cmp_ne0000_lut<0>
                                                       Mcompar_DecodeDataHazardPresent_cmp_ne0000_cy<0>
                                                       Mcompar_DecodeDataHazardPresent_cmp_ne0000_cy<1>
    SLICE_X70Y32.CIN     net (fanout=1)        0.000   Mcompar_DecodeDataHazardPresent_cmp_ne0000_cy<1>
    SLICE_X70Y32.COUT    Tbyp                  0.130   writeDataLocks<14>
                                                       Mcompar_DecodeDataHazardPresent_cmp_ne0000_cy<2>
                                                       Mcompar_DecodeDataHazardPresent_cmp_ne0000_cy<3>
    SLICE_X70Y33.CIN     net (fanout=1)        0.000   Mcompar_DecodeDataHazardPresent_cmp_ne0000_cy<3>
    SLICE_X70Y33.COUT    Tbyp                  0.130   Mcompar_DecodeDataHazardPresent_cmp_ne0000_cy<5>
                                                       Mcompar_DecodeDataHazardPresent_cmp_ne0000_cy<4>
                                                       Mcompar_DecodeDataHazardPresent_cmp_ne0000_cy<5>
    SLICE_X70Y34.CIN     net (fanout=1)        0.000   Mcompar_DecodeDataHazardPresent_cmp_ne0000_cy<5>
    SLICE_X70Y34.COUT    Tbyp                  0.130   Mcompar_DecodeDataHazardPresent_cmp_ne0000_cy<7>
                                                       Mcompar_DecodeDataHazardPresent_cmp_ne0000_cy<6>
                                                       Mcompar_DecodeDataHazardPresent_cmp_ne0000_cy<7>
    SLICE_X70Y35.CIN     net (fanout=1)        0.000   Mcompar_DecodeDataHazardPresent_cmp_ne0000_cy<7>
    SLICE_X70Y35.COUT    Tbyp                  0.130   writeDataLocks<27>
                                                       Mcompar_DecodeDataHazardPresent_cmp_ne0000_cy<8>
                                                       Mcompar_DecodeDataHazardPresent_cmp_ne0000_cy<9>
    SLICE_X58Y34.G2      net (fanout=12)       1.651   DecodeDataHazardPresent3
    SLICE_X58Y34.Y       Tilo                  0.759   DecodeDataHazardPresent41_REPLICA_50
                                                       DecodeDataHazardPresent41_REPLICA_50
    SLICE_X39Y8.F4       net (fanout=1)        1.674   DecodeDataHazardPresent41_REPLICA_50
    SLICE_X39Y8.X        Tilo                  0.704   InstReg_not0001
                                                       InstReg_not00011
    V3.ICE               net (fanout=16)       1.877   InstReg_not0001
    V3.ICLK1             Tioiceck              0.737   ProgDB<4>
                                                       InstReg_4
    -------------------------------------------------  ---------------------------
    Total                                     27.744ns (12.208ns logic, 15.536ns route)
                                                       (44.0% logic, 56.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.678ns (requirement - (data path - clock path skew + uncertainty))
  Source:               InstReg_13 (FF)
  Destination:          InstReg_4 (FF)
  Requirement:          25.000ns
  Data Path Delay:      27.678ns (Levels of Logic = 16)
  Clock Path Skew:      0.000ns
  Source Clock:         clock_IBUF rising at 0.000ns
  Destination Clock:    clock_IBUF rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: InstReg_13 to InstReg_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U8.IQ1               Tiockiq               0.508   ProgDB<13>
                                                       InstReg_13
    SLICE_X55Y0.F4       net (fanout=49)       1.968   InstReg<13>
    SLICE_X55Y0.X        Tilo                  0.704   N2701
                                                       iau_ctrl_offsetSel_and006115_SW1
    SLICE_X48Y11.F2      net (fanout=3)        0.991   N2701
    SLICE_X48Y11.X       Tilo                  0.759   N272
                                                       iau_ctrl_offsetSel_and000711
    SLICE_X52Y12.F2      net (fanout=26)       0.688   N272
    SLICE_X52Y12.X       Tilo                  0.759   N316
                                                       reg_read_ctrl_SelOutB<1>1211
    SLICE_X50Y21.G1      net (fanout=13)       1.003   N316
    SLICE_X50Y21.X       Tif5x                 1.152   N398
                                                       reg_read_ctrl_SelOutA<0>114_SW0_F
                                                       reg_read_ctrl_SelOutA<0>114_SW0
    SLICE_X50Y24.F3      net (fanout=1)        0.273   N398
    SLICE_X50Y24.X       Tilo                  0.759   reg_read_ctrl_SelOutA<0>134
                                                       reg_read_ctrl_SelOutA<0>134
    SLICE_X25Y37.G4      net (fanout=2)        1.441   reg_read_ctrl_SelOutA<0>134
    SLICE_X25Y37.Y       Tilo                  0.704   reg_read_ctrl_SelOutA<0>
                                                       reg_read_ctrl_SelOutA<0>154
    SLICE_X36Y32.G3      net (fanout=26)       0.891   N2
    SLICE_X36Y32.Y       Tilo                  0.759   N3021
                                                       reg_read_ctrl_SelOutA<2>
    SLICE_X50Y37.G2      net (fanout=44)       1.200   reg_read_ctrl_SelOutA<2>
    SLICE_X50Y37.Y       Tilo                  0.759   executeDataLocks<1>
                                                       decodeDataReadLocks_0_mux00001_SW0_SW0
    SLICE_X65Y34.F4      net (fanout=2)        0.934   N2981
    SLICE_X65Y34.X       Tilo                  0.704   decodeDataReadLocks<8>
                                                       decodeDataReadLocks_8_mux00021
    SLICE_X68Y33.F2      net (fanout=2)        0.660   decodeDataReadLocks<8>
    SLICE_X68Y33.X       Tilo                  0.759   N1421
                                                       Mcompar_DecodeDataHazardPresent_cmp_ne0000_lut<2>_SW0
    SLICE_X70Y32.F3      net (fanout=1)        0.349   N1421
    SLICE_X70Y32.COUT    Topcyf                1.162   writeDataLocks<14>
                                                       Mcompar_DecodeDataHazardPresent_cmp_ne0000_lut<2>
                                                       Mcompar_DecodeDataHazardPresent_cmp_ne0000_cy<2>
                                                       Mcompar_DecodeDataHazardPresent_cmp_ne0000_cy<3>
    SLICE_X70Y33.CIN     net (fanout=1)        0.000   Mcompar_DecodeDataHazardPresent_cmp_ne0000_cy<3>
    SLICE_X70Y33.COUT    Tbyp                  0.130   Mcompar_DecodeDataHazardPresent_cmp_ne0000_cy<5>
                                                       Mcompar_DecodeDataHazardPresent_cmp_ne0000_cy<4>
                                                       Mcompar_DecodeDataHazardPresent_cmp_ne0000_cy<5>
    SLICE_X70Y34.CIN     net (fanout=1)        0.000   Mcompar_DecodeDataHazardPresent_cmp_ne0000_cy<5>
    SLICE_X70Y34.COUT    Tbyp                  0.130   Mcompar_DecodeDataHazardPresent_cmp_ne0000_cy<7>
                                                       Mcompar_DecodeDataHazardPresent_cmp_ne0000_cy<6>
                                                       Mcompar_DecodeDataHazardPresent_cmp_ne0000_cy<7>
    SLICE_X70Y35.CIN     net (fanout=1)        0.000   Mcompar_DecodeDataHazardPresent_cmp_ne0000_cy<7>
    SLICE_X70Y35.COUT    Tbyp                  0.130   writeDataLocks<27>
                                                       Mcompar_DecodeDataHazardPresent_cmp_ne0000_cy<8>
                                                       Mcompar_DecodeDataHazardPresent_cmp_ne0000_cy<9>
    SLICE_X58Y34.G2      net (fanout=12)       1.651   DecodeDataHazardPresent3
    SLICE_X58Y34.Y       Tilo                  0.759   DecodeDataHazardPresent41_REPLICA_50
                                                       DecodeDataHazardPresent41_REPLICA_50
    SLICE_X39Y8.F4       net (fanout=1)        1.674   DecodeDataHazardPresent41_REPLICA_50
    SLICE_X39Y8.X        Tilo                  0.704   InstReg_not0001
                                                       InstReg_not00011
    V3.ICE               net (fanout=16)       1.877   InstReg_not0001
    V3.ICLK1             Tioiceck              0.737   ProgDB<4>
                                                       InstReg_4
    -------------------------------------------------  ---------------------------
    Total                                     27.678ns (12.078ns logic, 15.600ns route)
                                                       (43.6% logic, 56.4% route)

--------------------------------------------------------------------------------

Paths for end point InstReg_7 (U5.ICE), 1612494 paths
--------------------------------------------------------------------------------
Slack (setup path):     -2.699ns (requirement - (data path - clock path skew + uncertainty))
  Source:               InstReg_13 (FF)
  Destination:          InstReg_7 (FF)
  Requirement:          25.000ns
  Data Path Delay:      27.699ns (Levels of Logic = 17)
  Clock Path Skew:      0.000ns
  Source Clock:         clock_IBUF rising at 0.000ns
  Destination Clock:    clock_IBUF rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: InstReg_13 to InstReg_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U8.IQ1               Tiockiq               0.508   ProgDB<13>
                                                       InstReg_13
    SLICE_X55Y0.F4       net (fanout=49)       1.968   InstReg<13>
    SLICE_X55Y0.X        Tilo                  0.704   N2701
                                                       iau_ctrl_offsetSel_and006115_SW1
    SLICE_X48Y11.F2      net (fanout=3)        0.991   N2701
    SLICE_X48Y11.X       Tilo                  0.759   N272
                                                       iau_ctrl_offsetSel_and000711
    SLICE_X52Y12.F2      net (fanout=26)       0.688   N272
    SLICE_X52Y12.X       Tilo                  0.759   N316
                                                       reg_read_ctrl_SelOutB<1>1211
    SLICE_X50Y21.G1      net (fanout=13)       1.003   N316
    SLICE_X50Y21.X       Tif5x                 1.152   N398
                                                       reg_read_ctrl_SelOutA<0>114_SW0_F
                                                       reg_read_ctrl_SelOutA<0>114_SW0
    SLICE_X50Y24.F3      net (fanout=1)        0.273   N398
    SLICE_X50Y24.X       Tilo                  0.759   reg_read_ctrl_SelOutA<0>134
                                                       reg_read_ctrl_SelOutA<0>134
    SLICE_X25Y37.G4      net (fanout=2)        1.441   reg_read_ctrl_SelOutA<0>134
    SLICE_X25Y37.Y       Tilo                  0.704   reg_read_ctrl_SelOutA<0>
                                                       reg_read_ctrl_SelOutA<0>154
    SLICE_X36Y32.G3      net (fanout=26)       0.891   N2
    SLICE_X36Y32.Y       Tilo                  0.759   N3021
                                                       reg_read_ctrl_SelOutA<2>
    SLICE_X50Y37.G2      net (fanout=44)       1.200   reg_read_ctrl_SelOutA<2>
    SLICE_X50Y37.Y       Tilo                  0.759   executeDataLocks<1>
                                                       decodeDataReadLocks_0_mux00001_SW0_SW0
    SLICE_X70Y36.F1      net (fanout=2)        1.080   N2981
    SLICE_X70Y36.X       Tilo                  0.759   writeDataLocks<0>
                                                       decodeDataReadLocks_0_mux00001
    SLICE_X71Y37.F3      net (fanout=2)        0.371   decodeDataReadLocks<0>
    SLICE_X71Y37.X       Tilo                  0.704   writeDataLocks<4>
                                                       Mcompar_DecodeDataHazardPresent_cmp_ne0000_lut<0>_SW0
    SLICE_X70Y31.F4      net (fanout=1)        0.523   N138
    SLICE_X70Y31.COUT    Topcyf                1.162   writeDataLocks<17>
                                                       Mcompar_DecodeDataHazardPresent_cmp_ne0000_lut<0>
                                                       Mcompar_DecodeDataHazardPresent_cmp_ne0000_cy<0>
                                                       Mcompar_DecodeDataHazardPresent_cmp_ne0000_cy<1>
    SLICE_X70Y32.CIN     net (fanout=1)        0.000   Mcompar_DecodeDataHazardPresent_cmp_ne0000_cy<1>
    SLICE_X70Y32.COUT    Tbyp                  0.130   writeDataLocks<14>
                                                       Mcompar_DecodeDataHazardPresent_cmp_ne0000_cy<2>
                                                       Mcompar_DecodeDataHazardPresent_cmp_ne0000_cy<3>
    SLICE_X70Y33.CIN     net (fanout=1)        0.000   Mcompar_DecodeDataHazardPresent_cmp_ne0000_cy<3>
    SLICE_X70Y33.COUT    Tbyp                  0.130   Mcompar_DecodeDataHazardPresent_cmp_ne0000_cy<5>
                                                       Mcompar_DecodeDataHazardPresent_cmp_ne0000_cy<4>
                                                       Mcompar_DecodeDataHazardPresent_cmp_ne0000_cy<5>
    SLICE_X70Y34.CIN     net (fanout=1)        0.000   Mcompar_DecodeDataHazardPresent_cmp_ne0000_cy<5>
    SLICE_X70Y34.COUT    Tbyp                  0.130   Mcompar_DecodeDataHazardPresent_cmp_ne0000_cy<7>
                                                       Mcompar_DecodeDataHazardPresent_cmp_ne0000_cy<6>
                                                       Mcompar_DecodeDataHazardPresent_cmp_ne0000_cy<7>
    SLICE_X70Y35.CIN     net (fanout=1)        0.000   Mcompar_DecodeDataHazardPresent_cmp_ne0000_cy<7>
    SLICE_X70Y35.COUT    Tbyp                  0.130   writeDataLocks<27>
                                                       Mcompar_DecodeDataHazardPresent_cmp_ne0000_cy<8>
                                                       Mcompar_DecodeDataHazardPresent_cmp_ne0000_cy<9>
    SLICE_X58Y34.G2      net (fanout=12)       1.651   DecodeDataHazardPresent3
    SLICE_X58Y34.Y       Tilo                  0.759   DecodeDataHazardPresent41_REPLICA_50
                                                       DecodeDataHazardPresent41_REPLICA_50
    SLICE_X39Y8.F4       net (fanout=1)        1.674   DecodeDataHazardPresent41_REPLICA_50
    SLICE_X39Y8.X        Tilo                  0.704   InstReg_not0001
                                                       InstReg_not00011
    U5.ICE               net (fanout=16)       1.737   InstReg_not0001
    U5.ICLK1             Tioiceck              0.737   ProgDB<7>
                                                       InstReg_7
    -------------------------------------------------  ---------------------------
    Total                                     27.699ns (12.208ns logic, 15.491ns route)
                                                       (44.1% logic, 55.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.604ns (requirement - (data path - clock path skew + uncertainty))
  Source:               InstReg_13 (FF)
  Destination:          InstReg_7 (FF)
  Requirement:          25.000ns
  Data Path Delay:      27.604ns (Levels of Logic = 17)
  Clock Path Skew:      0.000ns
  Source Clock:         clock_IBUF rising at 0.000ns
  Destination Clock:    clock_IBUF rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: InstReg_13 to InstReg_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U8.IQ1               Tiockiq               0.508   ProgDB<13>
                                                       InstReg_13
    SLICE_X55Y0.F4       net (fanout=49)       1.968   InstReg<13>
    SLICE_X55Y0.X        Tilo                  0.704   N2701
                                                       iau_ctrl_offsetSel_and006115_SW1
    SLICE_X48Y11.F2      net (fanout=3)        0.991   N2701
    SLICE_X48Y11.X       Tilo                  0.759   N272
                                                       iau_ctrl_offsetSel_and000711
    SLICE_X52Y12.F2      net (fanout=26)       0.688   N272
    SLICE_X52Y12.X       Tilo                  0.759   N316
                                                       reg_read_ctrl_SelOutB<1>1211
    SLICE_X50Y21.G1      net (fanout=13)       1.003   N316
    SLICE_X50Y21.X       Tif5x                 1.152   N398
                                                       reg_read_ctrl_SelOutA<0>114_SW0_F
                                                       reg_read_ctrl_SelOutA<0>114_SW0
    SLICE_X50Y24.F3      net (fanout=1)        0.273   N398
    SLICE_X50Y24.X       Tilo                  0.759   reg_read_ctrl_SelOutA<0>134
                                                       reg_read_ctrl_SelOutA<0>134
    SLICE_X25Y37.G4      net (fanout=2)        1.441   reg_read_ctrl_SelOutA<0>134
    SLICE_X25Y37.Y       Tilo                  0.704   reg_read_ctrl_SelOutA<0>
                                                       reg_read_ctrl_SelOutA<0>154
    SLICE_X48Y34.G3      net (fanout=26)       1.479   N2
    SLICE_X48Y34.Y       Tilo                  0.759   NextExecuteOpData_ALUFlagMask<1>19
                                                       reg_read_ctrl_SelOutA<0>_REPLICA_22
    SLICE_X50Y37.G4      net (fanout=4)        0.517   reg_read_ctrl_SelOutA<0>_REPLICA_22
    SLICE_X50Y37.Y       Tilo                  0.759   executeDataLocks<1>
                                                       decodeDataReadLocks_0_mux00001_SW0_SW0
    SLICE_X70Y36.F1      net (fanout=2)        1.080   N2981
    SLICE_X70Y36.X       Tilo                  0.759   writeDataLocks<0>
                                                       decodeDataReadLocks_0_mux00001
    SLICE_X71Y37.F3      net (fanout=2)        0.371   decodeDataReadLocks<0>
    SLICE_X71Y37.X       Tilo                  0.704   writeDataLocks<4>
                                                       Mcompar_DecodeDataHazardPresent_cmp_ne0000_lut<0>_SW0
    SLICE_X70Y31.F4      net (fanout=1)        0.523   N138
    SLICE_X70Y31.COUT    Topcyf                1.162   writeDataLocks<17>
                                                       Mcompar_DecodeDataHazardPresent_cmp_ne0000_lut<0>
                                                       Mcompar_DecodeDataHazardPresent_cmp_ne0000_cy<0>
                                                       Mcompar_DecodeDataHazardPresent_cmp_ne0000_cy<1>
    SLICE_X70Y32.CIN     net (fanout=1)        0.000   Mcompar_DecodeDataHazardPresent_cmp_ne0000_cy<1>
    SLICE_X70Y32.COUT    Tbyp                  0.130   writeDataLocks<14>
                                                       Mcompar_DecodeDataHazardPresent_cmp_ne0000_cy<2>
                                                       Mcompar_DecodeDataHazardPresent_cmp_ne0000_cy<3>
    SLICE_X70Y33.CIN     net (fanout=1)        0.000   Mcompar_DecodeDataHazardPresent_cmp_ne0000_cy<3>
    SLICE_X70Y33.COUT    Tbyp                  0.130   Mcompar_DecodeDataHazardPresent_cmp_ne0000_cy<5>
                                                       Mcompar_DecodeDataHazardPresent_cmp_ne0000_cy<4>
                                                       Mcompar_DecodeDataHazardPresent_cmp_ne0000_cy<5>
    SLICE_X70Y34.CIN     net (fanout=1)        0.000   Mcompar_DecodeDataHazardPresent_cmp_ne0000_cy<5>
    SLICE_X70Y34.COUT    Tbyp                  0.130   Mcompar_DecodeDataHazardPresent_cmp_ne0000_cy<7>
                                                       Mcompar_DecodeDataHazardPresent_cmp_ne0000_cy<6>
                                                       Mcompar_DecodeDataHazardPresent_cmp_ne0000_cy<7>
    SLICE_X70Y35.CIN     net (fanout=1)        0.000   Mcompar_DecodeDataHazardPresent_cmp_ne0000_cy<7>
    SLICE_X70Y35.COUT    Tbyp                  0.130   writeDataLocks<27>
                                                       Mcompar_DecodeDataHazardPresent_cmp_ne0000_cy<8>
                                                       Mcompar_DecodeDataHazardPresent_cmp_ne0000_cy<9>
    SLICE_X58Y34.G2      net (fanout=12)       1.651   DecodeDataHazardPresent3
    SLICE_X58Y34.Y       Tilo                  0.759   DecodeDataHazardPresent41_REPLICA_50
                                                       DecodeDataHazardPresent41_REPLICA_50
    SLICE_X39Y8.F4       net (fanout=1)        1.674   DecodeDataHazardPresent41_REPLICA_50
    SLICE_X39Y8.X        Tilo                  0.704   InstReg_not0001
                                                       InstReg_not00011
    U5.ICE               net (fanout=16)       1.737   InstReg_not0001
    U5.ICLK1             Tioiceck              0.737   ProgDB<7>
                                                       InstReg_7
    -------------------------------------------------  ---------------------------
    Total                                     27.604ns (12.208ns logic, 15.396ns route)
                                                       (44.2% logic, 55.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.538ns (requirement - (data path - clock path skew + uncertainty))
  Source:               InstReg_13 (FF)
  Destination:          InstReg_7 (FF)
  Requirement:          25.000ns
  Data Path Delay:      27.538ns (Levels of Logic = 16)
  Clock Path Skew:      0.000ns
  Source Clock:         clock_IBUF rising at 0.000ns
  Destination Clock:    clock_IBUF rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: InstReg_13 to InstReg_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U8.IQ1               Tiockiq               0.508   ProgDB<13>
                                                       InstReg_13
    SLICE_X55Y0.F4       net (fanout=49)       1.968   InstReg<13>
    SLICE_X55Y0.X        Tilo                  0.704   N2701
                                                       iau_ctrl_offsetSel_and006115_SW1
    SLICE_X48Y11.F2      net (fanout=3)        0.991   N2701
    SLICE_X48Y11.X       Tilo                  0.759   N272
                                                       iau_ctrl_offsetSel_and000711
    SLICE_X52Y12.F2      net (fanout=26)       0.688   N272
    SLICE_X52Y12.X       Tilo                  0.759   N316
                                                       reg_read_ctrl_SelOutB<1>1211
    SLICE_X50Y21.G1      net (fanout=13)       1.003   N316
    SLICE_X50Y21.X       Tif5x                 1.152   N398
                                                       reg_read_ctrl_SelOutA<0>114_SW0_F
                                                       reg_read_ctrl_SelOutA<0>114_SW0
    SLICE_X50Y24.F3      net (fanout=1)        0.273   N398
    SLICE_X50Y24.X       Tilo                  0.759   reg_read_ctrl_SelOutA<0>134
                                                       reg_read_ctrl_SelOutA<0>134
    SLICE_X25Y37.G4      net (fanout=2)        1.441   reg_read_ctrl_SelOutA<0>134
    SLICE_X25Y37.Y       Tilo                  0.704   reg_read_ctrl_SelOutA<0>
                                                       reg_read_ctrl_SelOutA<0>154
    SLICE_X36Y32.G3      net (fanout=26)       0.891   N2
    SLICE_X36Y32.Y       Tilo                  0.759   N3021
                                                       reg_read_ctrl_SelOutA<2>
    SLICE_X50Y37.G2      net (fanout=44)       1.200   reg_read_ctrl_SelOutA<2>
    SLICE_X50Y37.Y       Tilo                  0.759   executeDataLocks<1>
                                                       decodeDataReadLocks_0_mux00001_SW0_SW0
    SLICE_X65Y34.F4      net (fanout=2)        0.934   N2981
    SLICE_X65Y34.X       Tilo                  0.704   decodeDataReadLocks<8>
                                                       decodeDataReadLocks_8_mux00021
    SLICE_X68Y33.F2      net (fanout=2)        0.660   decodeDataReadLocks<8>
    SLICE_X68Y33.X       Tilo                  0.759   N1421
                                                       Mcompar_DecodeDataHazardPresent_cmp_ne0000_lut<2>_SW0
    SLICE_X70Y32.F3      net (fanout=1)        0.349   N1421
    SLICE_X70Y32.COUT    Topcyf                1.162   writeDataLocks<14>
                                                       Mcompar_DecodeDataHazardPresent_cmp_ne0000_lut<2>
                                                       Mcompar_DecodeDataHazardPresent_cmp_ne0000_cy<2>
                                                       Mcompar_DecodeDataHazardPresent_cmp_ne0000_cy<3>
    SLICE_X70Y33.CIN     net (fanout=1)        0.000   Mcompar_DecodeDataHazardPresent_cmp_ne0000_cy<3>
    SLICE_X70Y33.COUT    Tbyp                  0.130   Mcompar_DecodeDataHazardPresent_cmp_ne0000_cy<5>
                                                       Mcompar_DecodeDataHazardPresent_cmp_ne0000_cy<4>
                                                       Mcompar_DecodeDataHazardPresent_cmp_ne0000_cy<5>
    SLICE_X70Y34.CIN     net (fanout=1)        0.000   Mcompar_DecodeDataHazardPresent_cmp_ne0000_cy<5>
    SLICE_X70Y34.COUT    Tbyp                  0.130   Mcompar_DecodeDataHazardPresent_cmp_ne0000_cy<7>
                                                       Mcompar_DecodeDataHazardPresent_cmp_ne0000_cy<6>
                                                       Mcompar_DecodeDataHazardPresent_cmp_ne0000_cy<7>
    SLICE_X70Y35.CIN     net (fanout=1)        0.000   Mcompar_DecodeDataHazardPresent_cmp_ne0000_cy<7>
    SLICE_X70Y35.COUT    Tbyp                  0.130   writeDataLocks<27>
                                                       Mcompar_DecodeDataHazardPresent_cmp_ne0000_cy<8>
                                                       Mcompar_DecodeDataHazardPresent_cmp_ne0000_cy<9>
    SLICE_X58Y34.G2      net (fanout=12)       1.651   DecodeDataHazardPresent3
    SLICE_X58Y34.Y       Tilo                  0.759   DecodeDataHazardPresent41_REPLICA_50
                                                       DecodeDataHazardPresent41_REPLICA_50
    SLICE_X39Y8.F4       net (fanout=1)        1.674   DecodeDataHazardPresent41_REPLICA_50
    SLICE_X39Y8.X        Tilo                  0.704   InstReg_not0001
                                                       InstReg_not00011
    U5.ICE               net (fanout=16)       1.737   InstReg_not0001
    U5.ICLK1             Tioiceck              0.737   ProgDB<7>
                                                       InstReg_7
    -------------------------------------------------  ---------------------------
    Total                                     27.538ns (12.078ns logic, 15.460ns route)
                                                       (43.9% logic, 56.1% route)

--------------------------------------------------------------------------------

Paths for end point InstReg_11 (T11.ICE), 1612494 paths
--------------------------------------------------------------------------------
Slack (setup path):     -2.385ns (requirement - (data path - clock path skew + uncertainty))
  Source:               InstReg_13 (FF)
  Destination:          InstReg_11 (FF)
  Requirement:          25.000ns
  Data Path Delay:      27.380ns (Levels of Logic = 17)
  Clock Path Skew:      -0.005ns (0.212 - 0.217)
  Source Clock:         clock_IBUF rising at 0.000ns
  Destination Clock:    clock_IBUF rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: InstReg_13 to InstReg_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U8.IQ1               Tiockiq               0.508   ProgDB<13>
                                                       InstReg_13
    SLICE_X55Y0.F4       net (fanout=49)       1.968   InstReg<13>
    SLICE_X55Y0.X        Tilo                  0.704   N2701
                                                       iau_ctrl_offsetSel_and006115_SW1
    SLICE_X48Y11.F2      net (fanout=3)        0.991   N2701
    SLICE_X48Y11.X       Tilo                  0.759   N272
                                                       iau_ctrl_offsetSel_and000711
    SLICE_X52Y12.F2      net (fanout=26)       0.688   N272
    SLICE_X52Y12.X       Tilo                  0.759   N316
                                                       reg_read_ctrl_SelOutB<1>1211
    SLICE_X50Y21.G1      net (fanout=13)       1.003   N316
    SLICE_X50Y21.X       Tif5x                 1.152   N398
                                                       reg_read_ctrl_SelOutA<0>114_SW0_F
                                                       reg_read_ctrl_SelOutA<0>114_SW0
    SLICE_X50Y24.F3      net (fanout=1)        0.273   N398
    SLICE_X50Y24.X       Tilo                  0.759   reg_read_ctrl_SelOutA<0>134
                                                       reg_read_ctrl_SelOutA<0>134
    SLICE_X25Y37.G4      net (fanout=2)        1.441   reg_read_ctrl_SelOutA<0>134
    SLICE_X25Y37.Y       Tilo                  0.704   reg_read_ctrl_SelOutA<0>
                                                       reg_read_ctrl_SelOutA<0>154
    SLICE_X36Y32.G3      net (fanout=26)       0.891   N2
    SLICE_X36Y32.Y       Tilo                  0.759   N3021
                                                       reg_read_ctrl_SelOutA<2>
    SLICE_X50Y37.G2      net (fanout=44)       1.200   reg_read_ctrl_SelOutA<2>
    SLICE_X50Y37.Y       Tilo                  0.759   executeDataLocks<1>
                                                       decodeDataReadLocks_0_mux00001_SW0_SW0
    SLICE_X70Y36.F1      net (fanout=2)        1.080   N2981
    SLICE_X70Y36.X       Tilo                  0.759   writeDataLocks<0>
                                                       decodeDataReadLocks_0_mux00001
    SLICE_X71Y37.F3      net (fanout=2)        0.371   decodeDataReadLocks<0>
    SLICE_X71Y37.X       Tilo                  0.704   writeDataLocks<4>
                                                       Mcompar_DecodeDataHazardPresent_cmp_ne0000_lut<0>_SW0
    SLICE_X70Y31.F4      net (fanout=1)        0.523   N138
    SLICE_X70Y31.COUT    Topcyf                1.162   writeDataLocks<17>
                                                       Mcompar_DecodeDataHazardPresent_cmp_ne0000_lut<0>
                                                       Mcompar_DecodeDataHazardPresent_cmp_ne0000_cy<0>
                                                       Mcompar_DecodeDataHazardPresent_cmp_ne0000_cy<1>
    SLICE_X70Y32.CIN     net (fanout=1)        0.000   Mcompar_DecodeDataHazardPresent_cmp_ne0000_cy<1>
    SLICE_X70Y32.COUT    Tbyp                  0.130   writeDataLocks<14>
                                                       Mcompar_DecodeDataHazardPresent_cmp_ne0000_cy<2>
                                                       Mcompar_DecodeDataHazardPresent_cmp_ne0000_cy<3>
    SLICE_X70Y33.CIN     net (fanout=1)        0.000   Mcompar_DecodeDataHazardPresent_cmp_ne0000_cy<3>
    SLICE_X70Y33.COUT    Tbyp                  0.130   Mcompar_DecodeDataHazardPresent_cmp_ne0000_cy<5>
                                                       Mcompar_DecodeDataHazardPresent_cmp_ne0000_cy<4>
                                                       Mcompar_DecodeDataHazardPresent_cmp_ne0000_cy<5>
    SLICE_X70Y34.CIN     net (fanout=1)        0.000   Mcompar_DecodeDataHazardPresent_cmp_ne0000_cy<5>
    SLICE_X70Y34.COUT    Tbyp                  0.130   Mcompar_DecodeDataHazardPresent_cmp_ne0000_cy<7>
                                                       Mcompar_DecodeDataHazardPresent_cmp_ne0000_cy<6>
                                                       Mcompar_DecodeDataHazardPresent_cmp_ne0000_cy<7>
    SLICE_X70Y35.CIN     net (fanout=1)        0.000   Mcompar_DecodeDataHazardPresent_cmp_ne0000_cy<7>
    SLICE_X70Y35.COUT    Tbyp                  0.130   writeDataLocks<27>
                                                       Mcompar_DecodeDataHazardPresent_cmp_ne0000_cy<8>
                                                       Mcompar_DecodeDataHazardPresent_cmp_ne0000_cy<9>
    SLICE_X58Y34.G2      net (fanout=12)       1.651   DecodeDataHazardPresent3
    SLICE_X58Y34.Y       Tilo                  0.759   DecodeDataHazardPresent41_REPLICA_50
                                                       DecodeDataHazardPresent41_REPLICA_50
    SLICE_X39Y8.F4       net (fanout=1)        1.674   DecodeDataHazardPresent41_REPLICA_50
    SLICE_X39Y8.X        Tilo                  0.704   InstReg_not0001
                                                       InstReg_not00011
    T11.ICE              net (fanout=16)       1.418   InstReg_not0001
    T11.ICLK1            Tioiceck              0.737   ProgDB<11>
                                                       InstReg_11
    -------------------------------------------------  ---------------------------
    Total                                     27.380ns (12.208ns logic, 15.172ns route)
                                                       (44.6% logic, 55.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.290ns (requirement - (data path - clock path skew + uncertainty))
  Source:               InstReg_13 (FF)
  Destination:          InstReg_11 (FF)
  Requirement:          25.000ns
  Data Path Delay:      27.285ns (Levels of Logic = 17)
  Clock Path Skew:      -0.005ns (0.212 - 0.217)
  Source Clock:         clock_IBUF rising at 0.000ns
  Destination Clock:    clock_IBUF rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: InstReg_13 to InstReg_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U8.IQ1               Tiockiq               0.508   ProgDB<13>
                                                       InstReg_13
    SLICE_X55Y0.F4       net (fanout=49)       1.968   InstReg<13>
    SLICE_X55Y0.X        Tilo                  0.704   N2701
                                                       iau_ctrl_offsetSel_and006115_SW1
    SLICE_X48Y11.F2      net (fanout=3)        0.991   N2701
    SLICE_X48Y11.X       Tilo                  0.759   N272
                                                       iau_ctrl_offsetSel_and000711
    SLICE_X52Y12.F2      net (fanout=26)       0.688   N272
    SLICE_X52Y12.X       Tilo                  0.759   N316
                                                       reg_read_ctrl_SelOutB<1>1211
    SLICE_X50Y21.G1      net (fanout=13)       1.003   N316
    SLICE_X50Y21.X       Tif5x                 1.152   N398
                                                       reg_read_ctrl_SelOutA<0>114_SW0_F
                                                       reg_read_ctrl_SelOutA<0>114_SW0
    SLICE_X50Y24.F3      net (fanout=1)        0.273   N398
    SLICE_X50Y24.X       Tilo                  0.759   reg_read_ctrl_SelOutA<0>134
                                                       reg_read_ctrl_SelOutA<0>134
    SLICE_X25Y37.G4      net (fanout=2)        1.441   reg_read_ctrl_SelOutA<0>134
    SLICE_X25Y37.Y       Tilo                  0.704   reg_read_ctrl_SelOutA<0>
                                                       reg_read_ctrl_SelOutA<0>154
    SLICE_X48Y34.G3      net (fanout=26)       1.479   N2
    SLICE_X48Y34.Y       Tilo                  0.759   NextExecuteOpData_ALUFlagMask<1>19
                                                       reg_read_ctrl_SelOutA<0>_REPLICA_22
    SLICE_X50Y37.G4      net (fanout=4)        0.517   reg_read_ctrl_SelOutA<0>_REPLICA_22
    SLICE_X50Y37.Y       Tilo                  0.759   executeDataLocks<1>
                                                       decodeDataReadLocks_0_mux00001_SW0_SW0
    SLICE_X70Y36.F1      net (fanout=2)        1.080   N2981
    SLICE_X70Y36.X       Tilo                  0.759   writeDataLocks<0>
                                                       decodeDataReadLocks_0_mux00001
    SLICE_X71Y37.F3      net (fanout=2)        0.371   decodeDataReadLocks<0>
    SLICE_X71Y37.X       Tilo                  0.704   writeDataLocks<4>
                                                       Mcompar_DecodeDataHazardPresent_cmp_ne0000_lut<0>_SW0
    SLICE_X70Y31.F4      net (fanout=1)        0.523   N138
    SLICE_X70Y31.COUT    Topcyf                1.162   writeDataLocks<17>
                                                       Mcompar_DecodeDataHazardPresent_cmp_ne0000_lut<0>
                                                       Mcompar_DecodeDataHazardPresent_cmp_ne0000_cy<0>
                                                       Mcompar_DecodeDataHazardPresent_cmp_ne0000_cy<1>
    SLICE_X70Y32.CIN     net (fanout=1)        0.000   Mcompar_DecodeDataHazardPresent_cmp_ne0000_cy<1>
    SLICE_X70Y32.COUT    Tbyp                  0.130   writeDataLocks<14>
                                                       Mcompar_DecodeDataHazardPresent_cmp_ne0000_cy<2>
                                                       Mcompar_DecodeDataHazardPresent_cmp_ne0000_cy<3>
    SLICE_X70Y33.CIN     net (fanout=1)        0.000   Mcompar_DecodeDataHazardPresent_cmp_ne0000_cy<3>
    SLICE_X70Y33.COUT    Tbyp                  0.130   Mcompar_DecodeDataHazardPresent_cmp_ne0000_cy<5>
                                                       Mcompar_DecodeDataHazardPresent_cmp_ne0000_cy<4>
                                                       Mcompar_DecodeDataHazardPresent_cmp_ne0000_cy<5>
    SLICE_X70Y34.CIN     net (fanout=1)        0.000   Mcompar_DecodeDataHazardPresent_cmp_ne0000_cy<5>
    SLICE_X70Y34.COUT    Tbyp                  0.130   Mcompar_DecodeDataHazardPresent_cmp_ne0000_cy<7>
                                                       Mcompar_DecodeDataHazardPresent_cmp_ne0000_cy<6>
                                                       Mcompar_DecodeDataHazardPresent_cmp_ne0000_cy<7>
    SLICE_X70Y35.CIN     net (fanout=1)        0.000   Mcompar_DecodeDataHazardPresent_cmp_ne0000_cy<7>
    SLICE_X70Y35.COUT    Tbyp                  0.130   writeDataLocks<27>
                                                       Mcompar_DecodeDataHazardPresent_cmp_ne0000_cy<8>
                                                       Mcompar_DecodeDataHazardPresent_cmp_ne0000_cy<9>
    SLICE_X58Y34.G2      net (fanout=12)       1.651   DecodeDataHazardPresent3
    SLICE_X58Y34.Y       Tilo                  0.759   DecodeDataHazardPresent41_REPLICA_50
                                                       DecodeDataHazardPresent41_REPLICA_50
    SLICE_X39Y8.F4       net (fanout=1)        1.674   DecodeDataHazardPresent41_REPLICA_50
    SLICE_X39Y8.X        Tilo                  0.704   InstReg_not0001
                                                       InstReg_not00011
    T11.ICE              net (fanout=16)       1.418   InstReg_not0001
    T11.ICLK1            Tioiceck              0.737   ProgDB<11>
                                                       InstReg_11
    -------------------------------------------------  ---------------------------
    Total                                     27.285ns (12.208ns logic, 15.077ns route)
                                                       (44.7% logic, 55.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.224ns (requirement - (data path - clock path skew + uncertainty))
  Source:               InstReg_13 (FF)
  Destination:          InstReg_11 (FF)
  Requirement:          25.000ns
  Data Path Delay:      27.219ns (Levels of Logic = 16)
  Clock Path Skew:      -0.005ns (0.212 - 0.217)
  Source Clock:         clock_IBUF rising at 0.000ns
  Destination Clock:    clock_IBUF rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: InstReg_13 to InstReg_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U8.IQ1               Tiockiq               0.508   ProgDB<13>
                                                       InstReg_13
    SLICE_X55Y0.F4       net (fanout=49)       1.968   InstReg<13>
    SLICE_X55Y0.X        Tilo                  0.704   N2701
                                                       iau_ctrl_offsetSel_and006115_SW1
    SLICE_X48Y11.F2      net (fanout=3)        0.991   N2701
    SLICE_X48Y11.X       Tilo                  0.759   N272
                                                       iau_ctrl_offsetSel_and000711
    SLICE_X52Y12.F2      net (fanout=26)       0.688   N272
    SLICE_X52Y12.X       Tilo                  0.759   N316
                                                       reg_read_ctrl_SelOutB<1>1211
    SLICE_X50Y21.G1      net (fanout=13)       1.003   N316
    SLICE_X50Y21.X       Tif5x                 1.152   N398
                                                       reg_read_ctrl_SelOutA<0>114_SW0_F
                                                       reg_read_ctrl_SelOutA<0>114_SW0
    SLICE_X50Y24.F3      net (fanout=1)        0.273   N398
    SLICE_X50Y24.X       Tilo                  0.759   reg_read_ctrl_SelOutA<0>134
                                                       reg_read_ctrl_SelOutA<0>134
    SLICE_X25Y37.G4      net (fanout=2)        1.441   reg_read_ctrl_SelOutA<0>134
    SLICE_X25Y37.Y       Tilo                  0.704   reg_read_ctrl_SelOutA<0>
                                                       reg_read_ctrl_SelOutA<0>154
    SLICE_X36Y32.G3      net (fanout=26)       0.891   N2
    SLICE_X36Y32.Y       Tilo                  0.759   N3021
                                                       reg_read_ctrl_SelOutA<2>
    SLICE_X50Y37.G2      net (fanout=44)       1.200   reg_read_ctrl_SelOutA<2>
    SLICE_X50Y37.Y       Tilo                  0.759   executeDataLocks<1>
                                                       decodeDataReadLocks_0_mux00001_SW0_SW0
    SLICE_X65Y34.F4      net (fanout=2)        0.934   N2981
    SLICE_X65Y34.X       Tilo                  0.704   decodeDataReadLocks<8>
                                                       decodeDataReadLocks_8_mux00021
    SLICE_X68Y33.F2      net (fanout=2)        0.660   decodeDataReadLocks<8>
    SLICE_X68Y33.X       Tilo                  0.759   N1421
                                                       Mcompar_DecodeDataHazardPresent_cmp_ne0000_lut<2>_SW0
    SLICE_X70Y32.F3      net (fanout=1)        0.349   N1421
    SLICE_X70Y32.COUT    Topcyf                1.162   writeDataLocks<14>
                                                       Mcompar_DecodeDataHazardPresent_cmp_ne0000_lut<2>
                                                       Mcompar_DecodeDataHazardPresent_cmp_ne0000_cy<2>
                                                       Mcompar_DecodeDataHazardPresent_cmp_ne0000_cy<3>
    SLICE_X70Y33.CIN     net (fanout=1)        0.000   Mcompar_DecodeDataHazardPresent_cmp_ne0000_cy<3>
    SLICE_X70Y33.COUT    Tbyp                  0.130   Mcompar_DecodeDataHazardPresent_cmp_ne0000_cy<5>
                                                       Mcompar_DecodeDataHazardPresent_cmp_ne0000_cy<4>
                                                       Mcompar_DecodeDataHazardPresent_cmp_ne0000_cy<5>
    SLICE_X70Y34.CIN     net (fanout=1)        0.000   Mcompar_DecodeDataHazardPresent_cmp_ne0000_cy<5>
    SLICE_X70Y34.COUT    Tbyp                  0.130   Mcompar_DecodeDataHazardPresent_cmp_ne0000_cy<7>
                                                       Mcompar_DecodeDataHazardPresent_cmp_ne0000_cy<6>
                                                       Mcompar_DecodeDataHazardPresent_cmp_ne0000_cy<7>
    SLICE_X70Y35.CIN     net (fanout=1)        0.000   Mcompar_DecodeDataHazardPresent_cmp_ne0000_cy<7>
    SLICE_X70Y35.COUT    Tbyp                  0.130   writeDataLocks<27>
                                                       Mcompar_DecodeDataHazardPresent_cmp_ne0000_cy<8>
                                                       Mcompar_DecodeDataHazardPresent_cmp_ne0000_cy<9>
    SLICE_X58Y34.G2      net (fanout=12)       1.651   DecodeDataHazardPresent3
    SLICE_X58Y34.Y       Tilo                  0.759   DecodeDataHazardPresent41_REPLICA_50
                                                       DecodeDataHazardPresent41_REPLICA_50
    SLICE_X39Y8.F4       net (fanout=1)        1.674   DecodeDataHazardPresent41_REPLICA_50
    SLICE_X39Y8.X        Tilo                  0.704   InstReg_not0001
                                                       InstReg_not00011
    T11.ICE              net (fanout=16)       1.418   InstReg_not0001
    T11.ICLK1            Tioiceck              0.737   ProgDB<11>
                                                       InstReg_11
    -------------------------------------------------  ---------------------------
    Total                                     27.219ns (12.078ns logic, 15.141ns route)
                                                       (44.4% logic, 55.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clock = PERIOD TIMEGRP "clock" 25 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point CurWriteOpData.writeRegSelS_4 (SLICE_X54Y36.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.004ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CurExecuteOpData.writeRegSelS_4 (FF)
  Destination:          CurWriteOpData.writeRegSelS_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.004ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clock_IBUF rising at 25.000ns
  Destination Clock:    clock_IBUF rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: CurExecuteOpData.writeRegSelS_4 to CurWriteOpData.writeRegSelS_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y36.XQ      Tcko                  0.473   CurExecuteOpData.writeRegSelS_4
                                                       CurExecuteOpData.writeRegSelS_4
    SLICE_X54Y36.BY      net (fanout=1)        0.379   CurExecuteOpData.writeRegSelS_4
    SLICE_X54Y36.CLK     Tckdi       (-Th)    -0.152   CurWriteOpData.writeRegSelS_4
                                                       CurWriteOpData.writeRegSelS_4
    -------------------------------------------------  ---------------------------
    Total                                      1.004ns (0.625ns logic, 0.379ns route)
                                                       (62.3% logic, 37.7% route)

--------------------------------------------------------------------------------

Paths for end point writeDataLocks_8 (SLICE_X75Y35.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.185ns (requirement - (clock path skew + uncertainty - data path))
  Source:               executeDataLocks_8 (FF)
  Destination:          writeDataLocks_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.182ns (Levels of Logic = 0)
  Clock Path Skew:      -0.003ns (0.079 - 0.082)
  Source Clock:         clock_IBUF rising at 25.000ns
  Destination Clock:    clock_IBUF rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: executeDataLocks_8 to writeDataLocks_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y40.XQ      Tcko                  0.473   executeDataLocks<8>
                                                       executeDataLocks_8
    SLICE_X75Y35.BY      net (fanout=2)        0.574   executeDataLocks<8>
    SLICE_X75Y35.CLK     Tckdi       (-Th)    -0.135   writeDataLocks<7>
                                                       writeDataLocks_8
    -------------------------------------------------  ---------------------------
    Total                                      1.182ns (0.608ns logic, 0.574ns route)
                                                       (51.4% logic, 48.6% route)

--------------------------------------------------------------------------------

Paths for end point CurWriteOpData.writeRegSelS_0 (SLICE_X58Y40.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.196ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CurExecuteOpData.writeRegSelS_0 (FF)
  Destination:          CurWriteOpData.writeRegSelS_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.208ns (Levels of Logic = 0)
  Clock Path Skew:      0.012ns (0.024 - 0.012)
  Source Clock:         clock_IBUF rising at 25.000ns
  Destination Clock:    clock_IBUF rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: CurExecuteOpData.writeRegSelS_0 to CurWriteOpData.writeRegSelS_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y41.XQ      Tcko                  0.473   CurExecuteOpData.writeRegSelS_0
                                                       CurExecuteOpData.writeRegSelS_0
    SLICE_X58Y40.BY      net (fanout=1)        0.583   CurExecuteOpData.writeRegSelS_0
    SLICE_X58Y40.CLK     Tckdi       (-Th)    -0.152   CurWriteOpData.writeRegSelS_0
                                                       CurWriteOpData.writeRegSelS_0
    -------------------------------------------------  ---------------------------
    Total                                      1.208ns (0.625ns logic, 0.583ns route)
                                                       (51.7% logic, 48.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clock = PERIOD TIMEGRP "clock" 25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 20.833ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 4.167ns (239.981MHz) (Tmsper_B)
  Physical resource: alu_u/alu_c/Mul1/Mmult_UnsignedMulResult/CLK
  Logical resource: alu_u/alu_c/Mul1/Mmult_UnsignedMulResult/CLK
  Location pin: MULT18X18_X0Y5.CLK
  Clock network: clock_IBUF
--------------------------------------------------------------------------------
Slack: 20.834ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 2.083ns (Tmspwl_B)
  Physical resource: alu_u/alu_c/Mul1/Mmult_UnsignedMulResult/CLK
  Logical resource: alu_u/alu_c/Mul1/Mmult_UnsignedMulResult/CLK
  Location pin: MULT18X18_X0Y5.CLK
  Clock network: clock_IBUF
--------------------------------------------------------------------------------
Slack: 20.834ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 2.083ns (Tmspwh_B)
  Physical resource: alu_u/alu_c/Mul1/Mmult_UnsignedMulResult/CLK
  Logical resource: alu_u/alu_c/Mul1/Mmult_UnsignedMulResult/CLK
  Location pin: MULT18X18_X0Y5.CLK
  Clock network: clock_IBUF
--------------------------------------------------------------------------------


1 constraint not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |   27.839|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 126  Score: 93130  (Setup/Max: 93130, Hold: 0)

Constraints cover 91373473 paths, 0 nets, and 8229 connections

Design statistics:
   Minimum period:  27.839ns{1}   (Maximum frequency:  35.921MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Mar 28 09:55:23 2021 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4549 MB



