# Generated by Yosys 0.19+20 (git sha1 12f41f005, gcc 9.4.0-1ubuntu1~20.04.1 -fPIC -Os)

.model ethmac
.inputs wb_clk_i wb_rst_i wb_dat_i[0] wb_dat_i[1] wb_dat_i[2] wb_dat_i[3] wb_dat_i[4] wb_dat_i[5] wb_dat_i[6] wb_dat_i[7] wb_dat_i[8] wb_dat_i[9] wb_dat_i[10] wb_dat_i[11] wb_dat_i[12] wb_dat_i[13] wb_dat_i[14] wb_dat_i[15] wb_dat_i[16] wb_dat_i[17] wb_dat_i[18] wb_dat_i[19] wb_dat_i[20] wb_dat_i[21] wb_dat_i[22] wb_dat_i[23] wb_dat_i[24] wb_dat_i[25] wb_dat_i[26] wb_dat_i[27] wb_dat_i[28] wb_dat_i[29] wb_dat_i[30] wb_dat_i[31] wb_adr_i[2] wb_adr_i[3] wb_adr_i[4] wb_adr_i[5] wb_adr_i[6] wb_adr_i[7] wb_adr_i[8] wb_adr_i[9] wb_adr_i[10] wb_adr_i[11] wb_sel_i[0] wb_sel_i[1] wb_sel_i[2] wb_sel_i[3] wb_we_i wb_cyc_i wb_stb_i m_wb_dat_i[0] m_wb_dat_i[1] m_wb_dat_i[2] m_wb_dat_i[3] m_wb_dat_i[4] m_wb_dat_i[5] m_wb_dat_i[6] m_wb_dat_i[7] m_wb_dat_i[8] m_wb_dat_i[9] m_wb_dat_i[10] m_wb_dat_i[11] m_wb_dat_i[12] m_wb_dat_i[13] m_wb_dat_i[14] m_wb_dat_i[15] m_wb_dat_i[16] m_wb_dat_i[17] m_wb_dat_i[18] m_wb_dat_i[19] m_wb_dat_i[20] m_wb_dat_i[21] m_wb_dat_i[22] m_wb_dat_i[23] m_wb_dat_i[24] m_wb_dat_i[25] m_wb_dat_i[26] m_wb_dat_i[27] m_wb_dat_i[28] m_wb_dat_i[29] m_wb_dat_i[30] m_wb_dat_i[31] m_wb_ack_i m_wb_err_i mtx_clk_pad_i mrx_clk_pad_i mrxd_pad_i[0] mrxd_pad_i[1] mrxd_pad_i[2] mrxd_pad_i[3] mrxdv_pad_i mrxerr_pad_i mcoll_pad_i mcrs_pad_i md_pad_i
.outputs wb_dat_o[0] wb_dat_o[1] wb_dat_o[2] wb_dat_o[3] wb_dat_o[4] wb_dat_o[5] wb_dat_o[6] wb_dat_o[7] wb_dat_o[8] wb_dat_o[9] wb_dat_o[10] wb_dat_o[11] wb_dat_o[12] wb_dat_o[13] wb_dat_o[14] wb_dat_o[15] wb_dat_o[16] wb_dat_o[17] wb_dat_o[18] wb_dat_o[19] wb_dat_o[20] wb_dat_o[21] wb_dat_o[22] wb_dat_o[23] wb_dat_o[24] wb_dat_o[25] wb_dat_o[26] wb_dat_o[27] wb_dat_o[28] wb_dat_o[29] wb_dat_o[30] wb_dat_o[31] wb_ack_o wb_err_o m_wb_adr_o[0] m_wb_adr_o[1] m_wb_adr_o[2] m_wb_adr_o[3] m_wb_adr_o[4] m_wb_adr_o[5] m_wb_adr_o[6] m_wb_adr_o[7] m_wb_adr_o[8] m_wb_adr_o[9] m_wb_adr_o[10] m_wb_adr_o[11] m_wb_adr_o[12] m_wb_adr_o[13] m_wb_adr_o[14] m_wb_adr_o[15] m_wb_adr_o[16] m_wb_adr_o[17] m_wb_adr_o[18] m_wb_adr_o[19] m_wb_adr_o[20] m_wb_adr_o[21] m_wb_adr_o[22] m_wb_adr_o[23] m_wb_adr_o[24] m_wb_adr_o[25] m_wb_adr_o[26] m_wb_adr_o[27] m_wb_adr_o[28] m_wb_adr_o[29] m_wb_adr_o[30] m_wb_adr_o[31] m_wb_sel_o[0] m_wb_sel_o[1] m_wb_sel_o[2] m_wb_sel_o[3] m_wb_we_o m_wb_dat_o[0] m_wb_dat_o[1] m_wb_dat_o[2] m_wb_dat_o[3] m_wb_dat_o[4] m_wb_dat_o[5] m_wb_dat_o[6] m_wb_dat_o[7] m_wb_dat_o[8] m_wb_dat_o[9] m_wb_dat_o[10] m_wb_dat_o[11] m_wb_dat_o[12] m_wb_dat_o[13] m_wb_dat_o[14] m_wb_dat_o[15] m_wb_dat_o[16] m_wb_dat_o[17] m_wb_dat_o[18] m_wb_dat_o[19] m_wb_dat_o[20] m_wb_dat_o[21] m_wb_dat_o[22] m_wb_dat_o[23] m_wb_dat_o[24] m_wb_dat_o[25] m_wb_dat_o[26] m_wb_dat_o[27] m_wb_dat_o[28] m_wb_dat_o[29] m_wb_dat_o[30] m_wb_dat_o[31] m_wb_cyc_o m_wb_stb_o m_wb_cti_o[0] m_wb_cti_o[1] m_wb_cti_o[2] m_wb_bte_o[0] m_wb_bte_o[1] mtxd_pad_o[0] mtxd_pad_o[1] mtxd_pad_o[2] mtxd_pad_o[3] mtxen_pad_o mtxerr_pad_o mdc_pad_o md_pad_o md_padoe_o int_o
.names $false
.names $true
1
.names $undef
.subckt inv_x0 i=wb_adr_i[11] nq=$abc$45375$new_n229_
.subckt inv_x0 i=wb_adr_i[10] nq=$abc$45375$new_n230_
.subckt inv_x0 i=r_RecSmall nq=$abc$45375$new_n231_
.subckt inv_x0 i=RxAbort nq=$abc$45375$new_n232_
.subckt inv_x0 i=InvalidSymbol nq=$abc$45375$new_n233_
.subckt inv_x0 i=ReceivedPauseFrm nq=$abc$45375$new_n234_
.subckt inv_x0 i=RxAbortRst nq=$abc$45375$new_n235_
.subckt inv_x0 i=ResetCollision nq=$abc$45375$new_n236_
.subckt inv_x0 i=wb_we_i nq=$abc$45375$new_n237_
.subckt inv_x0 i=temp_wb_ack_o_reg nq=$abc$45375$new_n238_
.subckt inv_x0 i=r_FullD nq=$abc$45375$new_n239_
.subckt inv_x0 i=WillSendControlFrame_sync3 nq=$abc$45375$new_n240_
.subckt inv_x0 i=TxPauseRq_sync3 nq=$abc$45375$new_n241_
.subckt inv_x0 i=wb_rst_i nq=$abc$45375$auto$rtlil.cc:2549:NotGate$36968
.subckt a2_x2 i0=mrxdv_pad_i i1=RxEnSync q=$abc$45375$new_n243_
.subckt mx2_x2 cmd=mrxdv_pad_i i0=r_RxEn i1=RxEnSync q=$abc$45375$auto$rtlil.cc:2558:MuxGate$37000
.subckt nand2_x0 i0=$abc$45375$new_n231_ i1=ShortFrame nq=$abc$45375$new_n245_
.subckt nand2_x0 i0=$abc$45375$new_n235_ i1=RxAbort_latch nq=$abc$45375$new_n246_
.subckt nand2_x0 i0=$abc$45375$new_n233_ i1=LatchedMRxErr nq=$abc$45375$new_n247_
.subckt ao22_x2 i0=r_PassAll i1=$abc$45375$new_n234_ i2=$abc$45375$new_n232_ q=$abc$45375$new_n248_
.subckt nand4_x0 i0=$abc$45375$new_n248_ i1=$abc$45375$new_n247_ i2=$abc$45375$new_n246_ i3=$abc$45375$new_n245_ nq=$abc$45375$auto$rtlil.cc:2558:MuxGate$36994
.subckt ao22_x2 i0=Collision_Tx2 i1=Collision_Tx1 i2=$abc$45375$new_n236_ q=$abc$45375$auto$rtlil.cc:2558:MuxGate$36966
.subckt a2_x2 i0=wb_stb_i i1=wb_cyc_i q=$abc$45375$new_n251_
.subckt nand2_x0 i0=wb_stb_i i1=wb_cyc_i nq=$abc$45375$new_n252_
.subckt o4_x2 i0=wb_sel_i[2] i1=wb_sel_i[3] i2=wb_sel_i[0] i3=wb_sel_i[1] q=$abc$45375$new_n253_
.subckt a4_x2 i0=$abc$45375$new_n253_ i1=$abc$45375$new_n251_ i2=$abc$45375$new_n230_ i3=$abc$45375$new_n229_ q=$abc$45375$new_n254_
.subckt a4_x2 i0=$abc$45375$new_n251_ i1=$abc$45375$new_n230_ i2=$abc$45375$new_n229_ i3=wb_sel_i[0] q=RegCs[0]
.subckt a4_x2 i0=$abc$45375$new_n251_ i1=$abc$45375$new_n230_ i2=$abc$45375$new_n229_ i3=wb_sel_i[1] q=RegCs[1]
.subckt a4_x2 i0=$abc$45375$new_n251_ i1=$abc$45375$new_n230_ i2=$abc$45375$new_n229_ i3=wb_sel_i[2] q=RegCs[2]
.subckt a4_x2 i0=$abc$45375$new_n251_ i1=$abc$45375$new_n230_ i2=$abc$45375$new_n229_ i3=wb_sel_i[3] q=RegCs[3]
.subckt a2_x2 i0=$abc$45375$new_n254_ i1=$abc$45375$new_n237_ q=$abc$45375$new_n259_
.subckt mx2_x2 cmd=$abc$45375$new_n259_ i0=BD_WB_DAT_O[0] i1=RegDataOut[0] q=temp_wb_dat_o[0]
.subckt mx2_x2 cmd=$abc$45375$new_n259_ i0=BD_WB_DAT_O[1] i1=RegDataOut[1] q=temp_wb_dat_o[1]
.subckt mx2_x2 cmd=$abc$45375$new_n259_ i0=BD_WB_DAT_O[2] i1=RegDataOut[2] q=temp_wb_dat_o[2]
.subckt mx2_x2 cmd=$abc$45375$new_n259_ i0=BD_WB_DAT_O[3] i1=RegDataOut[3] q=temp_wb_dat_o[3]
.subckt mx2_x2 cmd=$abc$45375$new_n259_ i0=BD_WB_DAT_O[4] i1=RegDataOut[4] q=temp_wb_dat_o[4]
.subckt mx2_x2 cmd=$abc$45375$new_n259_ i0=BD_WB_DAT_O[5] i1=RegDataOut[5] q=temp_wb_dat_o[5]
.subckt mx2_x2 cmd=$abc$45375$new_n259_ i0=BD_WB_DAT_O[6] i1=RegDataOut[6] q=temp_wb_dat_o[6]
.subckt mx2_x2 cmd=$abc$45375$new_n259_ i0=BD_WB_DAT_O[7] i1=RegDataOut[7] q=temp_wb_dat_o[7]
.subckt mx2_x2 cmd=$abc$45375$new_n259_ i0=BD_WB_DAT_O[8] i1=RegDataOut[8] q=temp_wb_dat_o[8]
.subckt mx2_x2 cmd=$abc$45375$new_n259_ i0=BD_WB_DAT_O[9] i1=RegDataOut[9] q=temp_wb_dat_o[9]
.subckt mx2_x2 cmd=$abc$45375$new_n259_ i0=BD_WB_DAT_O[10] i1=RegDataOut[10] q=temp_wb_dat_o[10]
.subckt mx2_x2 cmd=$abc$45375$new_n259_ i0=BD_WB_DAT_O[11] i1=RegDataOut[11] q=temp_wb_dat_o[11]
.subckt mx2_x2 cmd=$abc$45375$new_n259_ i0=BD_WB_DAT_O[12] i1=RegDataOut[12] q=temp_wb_dat_o[12]
.subckt mx2_x2 cmd=$abc$45375$new_n259_ i0=BD_WB_DAT_O[13] i1=RegDataOut[13] q=temp_wb_dat_o[13]
.subckt mx2_x2 cmd=$abc$45375$new_n259_ i0=BD_WB_DAT_O[14] i1=RegDataOut[14] q=temp_wb_dat_o[14]
.subckt mx2_x2 cmd=$abc$45375$new_n259_ i0=BD_WB_DAT_O[15] i1=RegDataOut[15] q=temp_wb_dat_o[15]
.subckt mx2_x2 cmd=$abc$45375$new_n259_ i0=BD_WB_DAT_O[16] i1=RegDataOut[16] q=temp_wb_dat_o[16]
.subckt mx2_x2 cmd=$abc$45375$new_n259_ i0=BD_WB_DAT_O[17] i1=RegDataOut[17] q=temp_wb_dat_o[17]
.subckt mx2_x2 cmd=$abc$45375$new_n259_ i0=BD_WB_DAT_O[18] i1=RegDataOut[18] q=temp_wb_dat_o[18]
.subckt mx2_x2 cmd=$abc$45375$new_n259_ i0=BD_WB_DAT_O[19] i1=RegDataOut[19] q=temp_wb_dat_o[19]
.subckt mx2_x2 cmd=$abc$45375$new_n259_ i0=BD_WB_DAT_O[20] i1=RegDataOut[20] q=temp_wb_dat_o[20]
.subckt mx2_x2 cmd=$abc$45375$new_n259_ i0=BD_WB_DAT_O[21] i1=RegDataOut[21] q=temp_wb_dat_o[21]
.subckt mx2_x2 cmd=$abc$45375$new_n259_ i0=BD_WB_DAT_O[22] i1=RegDataOut[22] q=temp_wb_dat_o[22]
.subckt mx2_x2 cmd=$abc$45375$new_n259_ i0=BD_WB_DAT_O[23] i1=RegDataOut[23] q=temp_wb_dat_o[23]
.subckt mx2_x2 cmd=$abc$45375$new_n259_ i0=BD_WB_DAT_O[24] i1=RegDataOut[24] q=temp_wb_dat_o[24]
.subckt mx2_x2 cmd=$abc$45375$new_n259_ i0=BD_WB_DAT_O[25] i1=RegDataOut[25] q=temp_wb_dat_o[25]
.subckt mx2_x2 cmd=$abc$45375$new_n259_ i0=BD_WB_DAT_O[26] i1=RegDataOut[26] q=temp_wb_dat_o[26]
.subckt mx2_x2 cmd=$abc$45375$new_n259_ i0=BD_WB_DAT_O[27] i1=RegDataOut[27] q=temp_wb_dat_o[27]
.subckt mx2_x2 cmd=$abc$45375$new_n259_ i0=BD_WB_DAT_O[28] i1=RegDataOut[28] q=temp_wb_dat_o[28]
.subckt mx2_x2 cmd=$abc$45375$new_n259_ i0=BD_WB_DAT_O[29] i1=RegDataOut[29] q=temp_wb_dat_o[29]
.subckt mx2_x2 cmd=$abc$45375$new_n259_ i0=BD_WB_DAT_O[30] i1=RegDataOut[30] q=temp_wb_dat_o[30]
.subckt mx2_x2 cmd=$abc$45375$new_n259_ i0=BD_WB_DAT_O[31] i1=RegDataOut[31] q=temp_wb_dat_o[31]
.subckt mx2_x2 cmd=r_LoopBck i0=$abc$45375$new_n243_ i1=mtxen_pad_o q=MRxDV_Lb
.subckt a2_x2 i0=mrxerr_pad_i i1=RxEnSync q=$abc$45375$new_n293_
.subckt mx2_x2 cmd=r_LoopBck i0=$abc$45375$new_n293_ i1=mtxerr_pad_o q=MRxErr_Lb
.subckt mx2_x2 cmd=r_LoopBck i0=mrxd_pad_i[0] i1=mtxd_pad_o[0] q=MRxD_Lb[0]
.subckt mx2_x2 cmd=r_LoopBck i0=mrxd_pad_i[1] i1=mtxd_pad_o[1] q=MRxD_Lb[1]
.subckt mx2_x2 cmd=r_LoopBck i0=mrxd_pad_i[2] i1=mtxd_pad_o[2] q=MRxD_Lb[2]
.subckt mx2_x2 cmd=r_LoopBck i0=mrxd_pad_i[3] i1=mtxd_pad_o[3] q=MRxD_Lb[3]
.subckt a4_x2 i0=$abc$45375$new_n251_ i1=wb_adr_i[10] i2=$abc$45375$new_n229_ i3=wb_sel_i[3] q=BDCs[3]
.subckt a4_x2 i0=$abc$45375$new_n251_ i1=wb_adr_i[10] i2=$abc$45375$new_n229_ i3=wb_sel_i[2] q=BDCs[2]
.subckt a4_x2 i0=$abc$45375$new_n251_ i1=wb_adr_i[10] i2=$abc$45375$new_n229_ i3=wb_sel_i[1] q=BDCs[1]
.subckt a4_x2 i0=$abc$45375$new_n251_ i1=wb_adr_i[10] i2=$abc$45375$new_n229_ i3=wb_sel_i[0] q=BDCs[0]
.subckt ao22_x2 i0=BDAck i1=$abc$45375$new_n254_ i2=$abc$45375$new_n238_ q=$0\temp_wb_ack_o_reg[0:0]
.subckt oa22_x2 i0=$abc$45375$new_n229_ i1=$abc$45375$new_n253_ i2=$abc$45375$new_n252_ q=$abc$45375$new_n304_
.subckt nor2_x0 i0=$abc$45375$new_n304_ i1=temp_wb_err_o_reg nq=$0\temp_wb_err_o_reg[0:0]
.subckt o2_x2 i0=r_Pad i1=PerPacketPad q=$abc$32087$or$ethmac.v:716$410_Y
.subckt o2_x2 i0=r_CrcEn i1=PerPacketCrcEn q=$abc$32087$or$ethmac.v:718$411_Y
.subckt a2_x2 i0=$abc$45375$new_n239_ i1=CarrierSense_Tx2 q=TxCarrierSense
.subckt a2_x2 i0=$abc$45375$new_n239_ i1=Collision_Tx2 q=Collision
.subckt a2_x2 i0=WillTransmit_q2 i1=$abc$45375$new_n239_ q=Transmitting
.subckt a2_x2 i0=$abc$45375$new_n240_ i1=WillSendControlFrame_sync2 q=$0\RstTxPauseRq[0:0]
.subckt a2_x2 i0=r_TxPauseRq i1=r_TxFlow q=$0\TxPauseRq_sync1[0:0]
.subckt a2_x2 i0=$abc$45375$new_n241_ i1=TxPauseRq_sync2 q=$0\TPauseRq[0:0]
.subckt inv_x0 i=wb_rst_i nq=$abc$45375$auto$rtlil.cc:2549:NotGate$36970
.subckt inv_x0 i=wb_rst_i nq=$abc$45375$auto$rtlil.cc:2549:NotGate$36972
.subckt inv_x0 i=wb_rst_i nq=$abc$45375$auto$rtlil.cc:2549:NotGate$36974
.subckt inv_x0 i=wb_rst_i nq=$abc$45375$auto$rtlil.cc:2549:NotGate$36976
.subckt inv_x0 i=wb_rst_i nq=$abc$45375$auto$rtlil.cc:2549:NotGate$36978
.subckt inv_x0 i=wb_rst_i nq=$abc$45375$auto$rtlil.cc:2549:NotGate$36980
.subckt inv_x0 i=wb_rst_i nq=$abc$45375$auto$rtlil.cc:2549:NotGate$36982
.subckt inv_x0 i=wb_rst_i nq=$abc$45375$auto$rtlil.cc:2549:NotGate$36984
.subckt inv_x0 i=wb_rst_i nq=$abc$45375$auto$rtlil.cc:2549:NotGate$36986
.subckt inv_x0 i=wb_rst_i nq=$abc$45375$auto$rtlil.cc:2549:NotGate$36988
.subckt inv_x0 i=wb_rst_i nq=$abc$45375$auto$rtlil.cc:2549:NotGate$36990
.subckt inv_x0 i=wb_rst_i nq=$abc$45375$auto$rtlil.cc:2549:NotGate$36992
.subckt inv_x0 i=wb_rst_i nq=$abc$45375$auto$rtlil.cc:2549:NotGate$36996
.subckt inv_x0 i=wb_rst_i nq=$abc$45375$auto$rtlil.cc:2549:NotGate$36998
.subckt inv_x0 i=wb_rst_i nq=$abc$45375$auto$rtlil.cc:2549:NotGate$37002
.subckt inv_x0 i=wb_rst_i nq=$abc$45375$auto$rtlil.cc:2549:NotGate$37004
.subckt inv_x0 i=wb_rst_i nq=$abc$45375$auto$rtlil.cc:2549:NotGate$37006
.subckt inv_x0 i=wb_rst_i nq=$abc$45375$auto$rtlil.cc:2549:NotGate$37008
.subckt inv_x0 i=wb_rst_i nq=$abc$45375$auto$rtlil.cc:2549:NotGate$37010
.subckt inv_x0 i=wb_rst_i nq=$abc$45375$auto$rtlil.cc:2549:NotGate$37012
.subckt inv_x0 i=wb_rst_i nq=$abc$45375$auto$rtlil.cc:2549:NotGate$37014
.subckt inv_x0 i=wb_rst_i nq=$abc$45375$auto$rtlil.cc:2549:NotGate$37016
.subckt inv_x0 i=wb_rst_i nq=$abc$45375$auto$rtlil.cc:2549:NotGate$37018
.subckt inv_x0 i=wb_rst_i nq=$abc$45375$auto$rtlil.cc:2549:NotGate$37020
.subckt inv_x0 i=wb_rst_i nq=$abc$45375$auto$rtlil.cc:2549:NotGate$37022
.subckt inv_x0 i=wb_rst_i nq=$abc$45375$auto$rtlil.cc:2549:NotGate$37024
.subckt inv_x0 i=wb_rst_i nq=$abc$45375$auto$rtlil.cc:2549:NotGate$37026
.subckt inv_x0 i=wb_rst_i nq=$abc$45375$auto$rtlil.cc:2549:NotGate$37028
.subckt inv_x0 i=wb_rst_i nq=$abc$45375$auto$rtlil.cc:2549:NotGate$37030
.subckt inv_x0 i=wb_rst_i nq=$abc$45375$auto$rtlil.cc:2549:NotGate$37032
.subckt inv_x0 i=wb_rst_i nq=$abc$45375$auto$rtlil.cc:2549:NotGate$37034
.subckt inv_x0 i=wb_rst_i nq=$abc$45375$auto$rtlil.cc:2549:NotGate$37036
.subckt inv_x0 i=wb_rst_i nq=$abc$45375$auto$rtlil.cc:2549:NotGate$37038
.subckt inv_x0 i=wb_rst_i nq=$abc$45375$auto$rtlil.cc:2549:NotGate$37040
.subckt inv_x0 i=wb_rst_i nq=$abc$45375$auto$rtlil.cc:2549:NotGate$37042
.subckt inv_x0 i=wb_rst_i nq=$abc$45375$auto$rtlil.cc:2549:NotGate$37044
.subckt inv_x0 i=wb_rst_i nq=$abc$45375$auto$rtlil.cc:2549:NotGate$37046
.subckt inv_x0 i=wb_rst_i nq=$abc$45375$auto$rtlil.cc:2549:NotGate$37048
.subckt inv_x0 i=wb_rst_i nq=$abc$45375$auto$rtlil.cc:2549:NotGate$37050
.subckt inv_x0 i=wb_rst_i nq=$abc$45375$auto$rtlil.cc:2549:NotGate$37052
.subckt inv_x0 i=wb_rst_i nq=$abc$45375$auto$rtlil.cc:2549:NotGate$37054
.subckt inv_x0 i=wb_rst_i nq=$abc$45375$auto$rtlil.cc:2549:NotGate$37056
.subckt inv_x0 i=wb_rst_i nq=$abc$45375$auto$rtlil.cc:2549:NotGate$37058
.subckt inv_x0 i=wb_rst_i nq=$abc$45375$auto$rtlil.cc:2549:NotGate$37060
.subckt inv_x0 i=wb_rst_i nq=$abc$45375$auto$rtlil.cc:2549:NotGate$37062
.subckt inv_x0 i=wb_rst_i nq=$abc$45375$auto$rtlil.cc:2549:NotGate$37064
.subckt inv_x0 i=wb_rst_i nq=$abc$45375$auto$rtlil.cc:2549:NotGate$37066
.subckt inv_x0 i=wb_rst_i nq=$abc$45375$auto$rtlil.cc:2549:NotGate$37068
.subckt inv_x0 i=wb_rst_i nq=$abc$45375$auto$rtlil.cc:2549:NotGate$37070
.subckt inv_x0 i=wb_rst_i nq=$abc$45375$auto$rtlil.cc:2549:NotGate$37072
.subckt inv_x0 i=wb_rst_i nq=$abc$45375$auto$rtlil.cc:2549:NotGate$37074
.subckt sff1r_x4 ck=mtx_clk_pad_i i=$abc$45375$auto$rtlil.cc:2558:MuxGate$36966 nrst=$abc$45375$auto$rtlil.cc:2549:NotGate$36968 q=Collision_Tx2
.subckt sff1r_x4 ck=mrx_clk_pad_i i=RxAbort_wb nrst=$abc$45375$auto$rtlil.cc:2549:NotGate$36970 q=RxAbortRst_sync1
.subckt sff1r_x4 ck=mrx_clk_pad_i i=RxAbortRst_sync1 nrst=$abc$45375$auto$rtlil.cc:2549:NotGate$36972 q=RxAbortRst
.subckt sff1r_x4 ck=wb_clk_i i=RxAbort_latch nrst=$abc$45375$auto$rtlil.cc:2549:NotGate$36974 q=RxAbort_sync1
.subckt sff1r_x4 ck=wb_clk_i i=RxAbort_sync1 nrst=$abc$45375$auto$rtlil.cc:2549:NotGate$36976 q=RxAbort_wb
.subckt sff1r_x4 ck=mtx_clk_pad_i i=$0\TPauseRq[0:0] nrst=$abc$45375$auto$rtlil.cc:2549:NotGate$36978 q=TPauseRq
.subckt sff1r_x4 ck=mtx_clk_pad_i i=$0\TxPauseRq_sync1[0:0] nrst=$abc$45375$auto$rtlil.cc:2549:NotGate$36980 q=TxPauseRq_sync1
.subckt sff1r_x4 ck=mtx_clk_pad_i i=TxPauseRq_sync1 nrst=$abc$45375$auto$rtlil.cc:2549:NotGate$36982 q=TxPauseRq_sync2
.subckt sff1r_x4 ck=mtx_clk_pad_i i=TxPauseRq_sync2 nrst=$abc$45375$auto$rtlil.cc:2549:NotGate$36984 q=TxPauseRq_sync3
.subckt sff1r_x4 ck=wb_clk_i i=$0\RstTxPauseRq[0:0] nrst=$abc$45375$auto$rtlil.cc:2549:NotGate$36986 q=RstTxPauseRq
.subckt sff1r_x4 ck=wb_clk_i i=WillSendControlFrame_sync2 nrst=$abc$45375$auto$rtlil.cc:2549:NotGate$36988 q=WillSendControlFrame_sync3
.subckt sff1r_x4 ck=wb_clk_i i=WillSendControlFrame_sync1 nrst=$abc$45375$auto$rtlil.cc:2549:NotGate$36990 q=WillSendControlFrame_sync2
.subckt sff1r_x4 ck=wb_clk_i i=WillSendControlFrame nrst=$abc$45375$auto$rtlil.cc:2549:NotGate$36992 q=WillSendControlFrame_sync1
.subckt sff1r_x4 ck=mrx_clk_pad_i i=$abc$45375$auto$rtlil.cc:2558:MuxGate$36994 nrst=$abc$45375$auto$rtlil.cc:2549:NotGate$36996 q=RxAbort_latch
.subckt sff1_x4 ck=mrx_clk_pad_i i=WillTransmit q=WillTransmit_q
.subckt sff1_x4 ck=mrx_clk_pad_i i=WillTransmit_q q=WillTransmit_q2
.subckt sff1r_x4 ck=mtx_clk_pad_i i=mcoll_pad_i nrst=$abc$45375$auto$rtlil.cc:2549:NotGate$36998 q=Collision_Tx1
.subckt sff1r_x4 ck=mrx_clk_pad_i i=$abc$45375$auto$rtlil.cc:2558:MuxGate$37000 nrst=$abc$45375$auto$rtlil.cc:2549:NotGate$37002 q=RxEnSync
.subckt sff1r_x4 ck=mtx_clk_pad_i i=mcrs_pad_i nrst=$abc$45375$auto$rtlil.cc:2549:NotGate$37004 q=CarrierSense_Tx1
.subckt sff1r_x4 ck=mtx_clk_pad_i i=CarrierSense_Tx1 nrst=$abc$45375$auto$rtlil.cc:2549:NotGate$37006 q=CarrierSense_Tx2
.subckt sff1r_x4 ck=wb_clk_i i=$0\temp_wb_ack_o_reg[0:0] nrst=$abc$45375$auto$rtlil.cc:2549:NotGate$37008 q=temp_wb_ack_o_reg
.subckt sff1r_x4 ck=wb_clk_i i=temp_wb_dat_o[0] nrst=$abc$45375$auto$rtlil.cc:2549:NotGate$37010 q=temp_wb_dat_o_reg[0]
.subckt sff1r_x4 ck=wb_clk_i i=temp_wb_dat_o[1] nrst=$abc$45375$auto$rtlil.cc:2549:NotGate$37012 q=temp_wb_dat_o_reg[1]
.subckt sff1r_x4 ck=wb_clk_i i=temp_wb_dat_o[2] nrst=$abc$45375$auto$rtlil.cc:2549:NotGate$37014 q=temp_wb_dat_o_reg[2]
.subckt sff1r_x4 ck=wb_clk_i i=temp_wb_dat_o[3] nrst=$abc$45375$auto$rtlil.cc:2549:NotGate$37016 q=temp_wb_dat_o_reg[3]
.subckt sff1r_x4 ck=wb_clk_i i=temp_wb_dat_o[4] nrst=$abc$45375$auto$rtlil.cc:2549:NotGate$37018 q=temp_wb_dat_o_reg[4]
.subckt sff1r_x4 ck=wb_clk_i i=temp_wb_dat_o[5] nrst=$abc$45375$auto$rtlil.cc:2549:NotGate$37020 q=temp_wb_dat_o_reg[5]
.subckt sff1r_x4 ck=wb_clk_i i=temp_wb_dat_o[6] nrst=$abc$45375$auto$rtlil.cc:2549:NotGate$37022 q=temp_wb_dat_o_reg[6]
.subckt sff1r_x4 ck=wb_clk_i i=temp_wb_dat_o[7] nrst=$abc$45375$auto$rtlil.cc:2549:NotGate$37024 q=temp_wb_dat_o_reg[7]
.subckt sff1r_x4 ck=wb_clk_i i=temp_wb_dat_o[8] nrst=$abc$45375$auto$rtlil.cc:2549:NotGate$37026 q=temp_wb_dat_o_reg[8]
.subckt sff1r_x4 ck=wb_clk_i i=temp_wb_dat_o[9] nrst=$abc$45375$auto$rtlil.cc:2549:NotGate$37028 q=temp_wb_dat_o_reg[9]
.subckt sff1r_x4 ck=wb_clk_i i=temp_wb_dat_o[10] nrst=$abc$45375$auto$rtlil.cc:2549:NotGate$37030 q=temp_wb_dat_o_reg[10]
.subckt sff1r_x4 ck=wb_clk_i i=temp_wb_dat_o[11] nrst=$abc$45375$auto$rtlil.cc:2549:NotGate$37032 q=temp_wb_dat_o_reg[11]
.subckt sff1r_x4 ck=wb_clk_i i=temp_wb_dat_o[12] nrst=$abc$45375$auto$rtlil.cc:2549:NotGate$37034 q=temp_wb_dat_o_reg[12]
.subckt sff1r_x4 ck=wb_clk_i i=temp_wb_dat_o[13] nrst=$abc$45375$auto$rtlil.cc:2549:NotGate$37036 q=temp_wb_dat_o_reg[13]
.subckt sff1r_x4 ck=wb_clk_i i=temp_wb_dat_o[14] nrst=$abc$45375$auto$rtlil.cc:2549:NotGate$37038 q=temp_wb_dat_o_reg[14]
.subckt sff1r_x4 ck=wb_clk_i i=temp_wb_dat_o[15] nrst=$abc$45375$auto$rtlil.cc:2549:NotGate$37040 q=temp_wb_dat_o_reg[15]
.subckt sff1r_x4 ck=wb_clk_i i=temp_wb_dat_o[16] nrst=$abc$45375$auto$rtlil.cc:2549:NotGate$37042 q=temp_wb_dat_o_reg[16]
.subckt sff1r_x4 ck=wb_clk_i i=temp_wb_dat_o[17] nrst=$abc$45375$auto$rtlil.cc:2549:NotGate$37044 q=temp_wb_dat_o_reg[17]
.subckt sff1r_x4 ck=wb_clk_i i=temp_wb_dat_o[18] nrst=$abc$45375$auto$rtlil.cc:2549:NotGate$37046 q=temp_wb_dat_o_reg[18]
.subckt sff1r_x4 ck=wb_clk_i i=temp_wb_dat_o[19] nrst=$abc$45375$auto$rtlil.cc:2549:NotGate$37048 q=temp_wb_dat_o_reg[19]
.subckt sff1r_x4 ck=wb_clk_i i=temp_wb_dat_o[20] nrst=$abc$45375$auto$rtlil.cc:2549:NotGate$37050 q=temp_wb_dat_o_reg[20]
.subckt sff1r_x4 ck=wb_clk_i i=temp_wb_dat_o[21] nrst=$abc$45375$auto$rtlil.cc:2549:NotGate$37052 q=temp_wb_dat_o_reg[21]
.subckt sff1r_x4 ck=wb_clk_i i=temp_wb_dat_o[22] nrst=$abc$45375$auto$rtlil.cc:2549:NotGate$37054 q=temp_wb_dat_o_reg[22]
.subckt sff1r_x4 ck=wb_clk_i i=temp_wb_dat_o[23] nrst=$abc$45375$auto$rtlil.cc:2549:NotGate$37056 q=temp_wb_dat_o_reg[23]
.subckt sff1r_x4 ck=wb_clk_i i=temp_wb_dat_o[24] nrst=$abc$45375$auto$rtlil.cc:2549:NotGate$37058 q=temp_wb_dat_o_reg[24]
.subckt sff1r_x4 ck=wb_clk_i i=temp_wb_dat_o[25] nrst=$abc$45375$auto$rtlil.cc:2549:NotGate$37060 q=temp_wb_dat_o_reg[25]
.subckt sff1r_x4 ck=wb_clk_i i=temp_wb_dat_o[26] nrst=$abc$45375$auto$rtlil.cc:2549:NotGate$37062 q=temp_wb_dat_o_reg[26]
.subckt sff1r_x4 ck=wb_clk_i i=temp_wb_dat_o[27] nrst=$abc$45375$auto$rtlil.cc:2549:NotGate$37064 q=temp_wb_dat_o_reg[27]
.subckt sff1r_x4 ck=wb_clk_i i=temp_wb_dat_o[28] nrst=$abc$45375$auto$rtlil.cc:2549:NotGate$37066 q=temp_wb_dat_o_reg[28]
.subckt sff1r_x4 ck=wb_clk_i i=temp_wb_dat_o[29] nrst=$abc$45375$auto$rtlil.cc:2549:NotGate$37068 q=temp_wb_dat_o_reg[29]
.subckt sff1r_x4 ck=wb_clk_i i=temp_wb_dat_o[30] nrst=$abc$45375$auto$rtlil.cc:2549:NotGate$37070 q=temp_wb_dat_o_reg[30]
.subckt sff1r_x4 ck=wb_clk_i i=temp_wb_dat_o[31] nrst=$abc$45375$auto$rtlil.cc:2549:NotGate$37072 q=temp_wb_dat_o_reg[31]
.subckt sff1r_x4 ck=wb_clk_i i=$0\temp_wb_err_o_reg[0:0] nrst=$abc$45375$auto$rtlil.cc:2549:NotGate$37074 q=temp_wb_err_o_reg
.subckt eth_registers Address[0]=wb_adr_i[2] Address[1]=wb_adr_i[3] Address[2]=wb_adr_i[4] Address[3]=wb_adr_i[5] Address[4]=wb_adr_i[6] Address[5]=wb_adr_i[7] Address[6]=wb_adr_i[8] Address[7]=wb_adr_i[9] Busy_IRQ=Busy_IRQ Busy_stat=Busy_stat Clk=wb_clk_i Cs[0]=RegCs[0] Cs[1]=RegCs[1] Cs[2]=RegCs[2] Cs[3]=RegCs[3] DataIn[0]=wb_dat_i[0] DataIn[1]=wb_dat_i[1] DataIn[2]=wb_dat_i[2] DataIn[3]=wb_dat_i[3] DataIn[4]=wb_dat_i[4] DataIn[5]=wb_dat_i[5] DataIn[6]=wb_dat_i[6] DataIn[7]=wb_dat_i[7] DataIn[8]=wb_dat_i[8] DataIn[9]=wb_dat_i[9] DataIn[10]=wb_dat_i[10] DataIn[11]=wb_dat_i[11] DataIn[12]=wb_dat_i[12] DataIn[13]=wb_dat_i[13] DataIn[14]=wb_dat_i[14] DataIn[15]=wb_dat_i[15] DataIn[16]=wb_dat_i[16] DataIn[17]=wb_dat_i[17] DataIn[18]=wb_dat_i[18] DataIn[19]=wb_dat_i[19] DataIn[20]=wb_dat_i[20] DataIn[21]=wb_dat_i[21] DataIn[22]=wb_dat_i[22] DataIn[23]=wb_dat_i[23] DataIn[24]=wb_dat_i[24] DataIn[25]=wb_dat_i[25] DataIn[26]=wb_dat_i[26] DataIn[27]=wb_dat_i[27] DataIn[28]=wb_dat_i[28] DataIn[29]=wb_dat_i[29] DataIn[30]=wb_dat_i[30] DataIn[31]=wb_dat_i[31] DataOut[0]=RegDataOut[0] DataOut[1]=RegDataOut[1] DataOut[2]=RegDataOut[2] DataOut[3]=RegDataOut[3] DataOut[4]=RegDataOut[4] DataOut[5]=RegDataOut[5] DataOut[6]=RegDataOut[6] DataOut[7]=RegDataOut[7] DataOut[8]=RegDataOut[8] DataOut[9]=RegDataOut[9] DataOut[10]=RegDataOut[10] DataOut[11]=RegDataOut[11] DataOut[12]=RegDataOut[12] DataOut[13]=RegDataOut[13] DataOut[14]=RegDataOut[14] DataOut[15]=RegDataOut[15] DataOut[16]=RegDataOut[16] DataOut[17]=RegDataOut[17] DataOut[18]=RegDataOut[18] DataOut[19]=RegDataOut[19] DataOut[20]=RegDataOut[20] DataOut[21]=RegDataOut[21] DataOut[22]=RegDataOut[22] DataOut[23]=RegDataOut[23] DataOut[24]=RegDataOut[24] DataOut[25]=RegDataOut[25] DataOut[26]=RegDataOut[26] DataOut[27]=RegDataOut[27] DataOut[28]=RegDataOut[28] DataOut[29]=RegDataOut[29] DataOut[30]=RegDataOut[30] DataOut[31]=RegDataOut[31] LinkFail=LinkFail NValid_stat=NValid_stat Prsd[0]=Prsd[0] Prsd[1]=Prsd[1] Prsd[2]=Prsd[2] Prsd[3]=Prsd[3] Prsd[4]=Prsd[4] Prsd[5]=Prsd[5] Prsd[6]=Prsd[6] Prsd[7]=Prsd[7] Prsd[8]=Prsd[8] Prsd[9]=Prsd[9] Prsd[10]=Prsd[10] Prsd[11]=Prsd[11] Prsd[12]=Prsd[12] Prsd[13]=Prsd[13] Prsd[14]=Prsd[14] Prsd[15]=Prsd[15] RStatStart=RStatStart Reset=wb_rst_i RstTxPauseRq=RstTxPauseRq Rw=wb_we_i RxB_IRQ=RxB_IRQ RxClk=mrx_clk_pad_i RxE_IRQ=RxE_IRQ SetPauseTimer=SetPauseTimer StartTxDone=StartTxDone TxB_IRQ=TxB_IRQ TxClk=mtx_clk_pad_i TxCtrlEndFrm=TxCtrlEndFrm TxE_IRQ=TxE_IRQ UpdateMIIRX_DATAReg=UpdateMIIRX_DATAReg WCtrlDataStart=WCtrlDataStart dbg_dat[0]=$undef dbg_dat[1]=$undef dbg_dat[2]=$undef dbg_dat[3]=$undef dbg_dat[4]=$undef dbg_dat[5]=$undef dbg_dat[6]=$undef dbg_dat[7]=$undef dbg_dat[8]=$undef dbg_dat[9]=$undef dbg_dat[10]=$undef dbg_dat[11]=$undef dbg_dat[12]=$undef dbg_dat[13]=$undef dbg_dat[14]=$undef dbg_dat[15]=$undef dbg_dat[16]=$undef dbg_dat[17]=$undef dbg_dat[18]=$undef dbg_dat[19]=$undef dbg_dat[20]=$undef dbg_dat[21]=$undef dbg_dat[22]=$undef dbg_dat[23]=$undef dbg_dat[24]=$undef dbg_dat[25]=$undef dbg_dat[26]=$undef dbg_dat[27]=$undef dbg_dat[28]=$undef dbg_dat[29]=$undef dbg_dat[30]=$undef dbg_dat[31]=$undef int_o=int_o r_Bro=r_Bro r_ClkDiv[0]=r_ClkDiv[0] r_ClkDiv[1]=r_ClkDiv[1] r_ClkDiv[2]=r_ClkDiv[2] r_ClkDiv[3]=r_ClkDiv[3] r_ClkDiv[4]=r_ClkDiv[4] r_ClkDiv[5]=r_ClkDiv[5] r_ClkDiv[6]=r_ClkDiv[6] r_ClkDiv[7]=r_ClkDiv[7] r_CollValid[0]=r_CollValid[0] r_CollValid[1]=r_CollValid[1] r_CollValid[2]=r_CollValid[2] r_CollValid[3]=r_CollValid[3] r_CollValid[4]=r_CollValid[4] r_CollValid[5]=r_CollValid[5] r_CrcEn=r_CrcEn r_CtrlData[0]=r_CtrlData[0] r_CtrlData[1]=r_CtrlData[1] r_CtrlData[2]=r_CtrlData[2] r_CtrlData[3]=r_CtrlData[3] r_CtrlData[4]=r_CtrlData[4] r_CtrlData[5]=r_CtrlData[5] r_CtrlData[6]=r_CtrlData[6] r_CtrlData[7]=r_CtrlData[7] r_CtrlData[8]=r_CtrlData[8] r_CtrlData[9]=r_CtrlData[9] r_CtrlData[10]=r_CtrlData[10] r_CtrlData[11]=r_CtrlData[11] r_CtrlData[12]=r_CtrlData[12] r_CtrlData[13]=r_CtrlData[13] r_CtrlData[14]=r_CtrlData[14] r_CtrlData[15]=r_CtrlData[15] r_DlyCrcEn=r_DlyCrcEn r_ExDfrEn=r_ExDfrEn r_FIAD[0]=r_FIAD[0] r_FIAD[1]=r_FIAD[1] r_FIAD[2]=r_FIAD[2] r_FIAD[3]=r_FIAD[3] r_FIAD[4]=r_FIAD[4] r_FullD=r_FullD r_HASH0[0]=r_HASH0[0] r_HASH0[1]=r_HASH0[1] r_HASH0[2]=r_HASH0[2] r_HASH0[3]=r_HASH0[3] r_HASH0[4]=r_HASH0[4] r_HASH0[5]=r_HASH0[5] r_HASH0[6]=r_HASH0[6] r_HASH0[7]=r_HASH0[7] r_HASH0[8]=r_HASH0[8] r_HASH0[9]=r_HASH0[9] r_HASH0[10]=r_HASH0[10] r_HASH0[11]=r_HASH0[11] r_HASH0[12]=r_HASH0[12] r_HASH0[13]=r_HASH0[13] r_HASH0[14]=r_HASH0[14] r_HASH0[15]=r_HASH0[15] r_HASH0[16]=r_HASH0[16] r_HASH0[17]=r_HASH0[17] r_HASH0[18]=r_HASH0[18] r_HASH0[19]=r_HASH0[19] r_HASH0[20]=r_HASH0[20] r_HASH0[21]=r_HASH0[21] r_HASH0[22]=r_HASH0[22] r_HASH0[23]=r_HASH0[23] r_HASH0[24]=r_HASH0[24] r_HASH0[25]=r_HASH0[25] r_HASH0[26]=r_HASH0[26] r_HASH0[27]=r_HASH0[27] r_HASH0[28]=r_HASH0[28] r_HASH0[29]=r_HASH0[29] r_HASH0[30]=r_HASH0[30] r_HASH0[31]=r_HASH0[31] r_HASH1[0]=r_HASH1[0] r_HASH1[1]=r_HASH1[1] r_HASH1[2]=r_HASH1[2] r_HASH1[3]=r_HASH1[3] r_HASH1[4]=r_HASH1[4] r_HASH1[5]=r_HASH1[5] r_HASH1[6]=r_HASH1[6] r_HASH1[7]=r_HASH1[7] r_HASH1[8]=r_HASH1[8] r_HASH1[9]=r_HASH1[9] r_HASH1[10]=r_HASH1[10] r_HASH1[11]=r_HASH1[11] r_HASH1[12]=r_HASH1[12] r_HASH1[13]=r_HASH1[13] r_HASH1[14]=r_HASH1[14] r_HASH1[15]=r_HASH1[15] r_HASH1[16]=r_HASH1[16] r_HASH1[17]=r_HASH1[17] r_HASH1[18]=r_HASH1[18] r_HASH1[19]=r_HASH1[19] r_HASH1[20]=r_HASH1[20] r_HASH1[21]=r_HASH1[21] r_HASH1[22]=r_HASH1[22] r_HASH1[23]=r_HASH1[23] r_HASH1[24]=r_HASH1[24] r_HASH1[25]=r_HASH1[25] r_HASH1[26]=r_HASH1[26] r_HASH1[27]=r_HASH1[27] r_HASH1[28]=r_HASH1[28] r_HASH1[29]=r_HASH1[29] r_HASH1[30]=r_HASH1[30] r_HASH1[31]=r_HASH1[31] r_HugEn=r_HugEn r_IFG=r_IFG r_IPGR1[0]=r_IPGR1[0] r_IPGR1[1]=r_IPGR1[1] r_IPGR1[2]=r_IPGR1[2] r_IPGR1[3]=r_IPGR1[3] r_IPGR1[4]=r_IPGR1[4] r_IPGR1[5]=r_IPGR1[5] r_IPGR1[6]=r_IPGR1[6] r_IPGR2[0]=r_IPGR2[0] r_IPGR2[1]=r_IPGR2[1] r_IPGR2[2]=r_IPGR2[2] r_IPGR2[3]=r_IPGR2[3] r_IPGR2[4]=r_IPGR2[4] r_IPGR2[5]=r_IPGR2[5] r_IPGR2[6]=r_IPGR2[6] r_IPGT[0]=r_IPGT[0] r_IPGT[1]=r_IPGT[1] r_IPGT[2]=r_IPGT[2] r_IPGT[3]=r_IPGT[3] r_IPGT[4]=r_IPGT[4] r_IPGT[5]=r_IPGT[5] r_IPGT[6]=r_IPGT[6] r_LoopBck=r_LoopBck r_MAC[0]=r_MAC[0] r_MAC[1]=r_MAC[1] r_MAC[2]=r_MAC[2] r_MAC[3]=r_MAC[3] r_MAC[4]=r_MAC[4] r_MAC[5]=r_MAC[5] r_MAC[6]=r_MAC[6] r_MAC[7]=r_MAC[7] r_MAC[8]=r_MAC[8] r_MAC[9]=r_MAC[9] r_MAC[10]=r_MAC[10] r_MAC[11]=r_MAC[11] r_MAC[12]=r_MAC[12] r_MAC[13]=r_MAC[13] r_MAC[14]=r_MAC[14] r_MAC[15]=r_MAC[15] r_MAC[16]=r_MAC[16] r_MAC[17]=r_MAC[17] r_MAC[18]=r_MAC[18] r_MAC[19]=r_MAC[19] r_MAC[20]=r_MAC[20] r_MAC[21]=r_MAC[21] r_MAC[22]=r_MAC[22] r_MAC[23]=r_MAC[23] r_MAC[24]=r_MAC[24] r_MAC[25]=r_MAC[25] r_MAC[26]=r_MAC[26] r_MAC[27]=r_MAC[27] r_MAC[28]=r_MAC[28] r_MAC[29]=r_MAC[29] r_MAC[30]=r_MAC[30] r_MAC[31]=r_MAC[31] r_MAC[32]=r_MAC[32] r_MAC[33]=r_MAC[33] r_MAC[34]=r_MAC[34] r_MAC[35]=r_MAC[35] r_MAC[36]=r_MAC[36] r_MAC[37]=r_MAC[37] r_MAC[38]=r_MAC[38] r_MAC[39]=r_MAC[39] r_MAC[40]=r_MAC[40] r_MAC[41]=r_MAC[41] r_MAC[42]=r_MAC[42] r_MAC[43]=r_MAC[43] r_MAC[44]=r_MAC[44] r_MAC[45]=r_MAC[45] r_MAC[46]=r_MAC[46] r_MAC[47]=r_MAC[47] r_MaxFL[0]=r_MaxFL[0] r_MaxFL[1]=r_MaxFL[1] r_MaxFL[2]=r_MaxFL[2] r_MaxFL[3]=r_MaxFL[3] r_MaxFL[4]=r_MaxFL[4] r_MaxFL[5]=r_MaxFL[5] r_MaxFL[6]=r_MaxFL[6] r_MaxFL[7]=r_MaxFL[7] r_MaxFL[8]=r_MaxFL[8] r_MaxFL[9]=r_MaxFL[9] r_MaxFL[10]=r_MaxFL[10] r_MaxFL[11]=r_MaxFL[11] r_MaxFL[12]=r_MaxFL[12] r_MaxFL[13]=r_MaxFL[13] r_MaxFL[14]=r_MaxFL[14] r_MaxFL[15]=r_MaxFL[15] r_MaxRet[0]=r_MaxRet[0] r_MaxRet[1]=r_MaxRet[1] r_MaxRet[2]=r_MaxRet[2] r_MaxRet[3]=r_MaxRet[3] r_MiiNoPre=r_MiiNoPre r_MinFL[0]=r_MinFL[0] r_MinFL[1]=r_MinFL[1] r_MinFL[2]=r_MinFL[2] r_MinFL[3]=r_MinFL[3] r_MinFL[4]=r_MinFL[4] r_MinFL[5]=r_MinFL[5] r_MinFL[6]=r_MinFL[6] r_MinFL[7]=r_MinFL[7] r_MinFL[8]=r_MinFL[8] r_MinFL[9]=r_MinFL[9] r_MinFL[10]=r_MinFL[10] r_MinFL[11]=r_MinFL[11] r_MinFL[12]=r_MinFL[12] r_MinFL[13]=r_MinFL[13] r_MinFL[14]=r_MinFL[14] r_MinFL[15]=r_MinFL[15] r_NoBckof=r_NoBckof r_NoPre=r_NoPre r_Pad=r_Pad r_PassAll=r_PassAll r_Pro=r_Pro r_RGAD[0]=r_RGAD[0] r_RGAD[1]=r_RGAD[1] r_RGAD[2]=r_RGAD[2] r_RGAD[3]=r_RGAD[3] r_RGAD[4]=r_RGAD[4] r_RStat=r_RStat r_RecSmall=r_RecSmall r_RxEn=r_RxEn r_RxFlow=r_RxFlow r_ScanStat=r_ScanStat r_TxBDNum[0]=r_TxBDNum[0] r_TxBDNum[1]=r_TxBDNum[1] r_TxBDNum[2]=r_TxBDNum[2] r_TxBDNum[3]=r_TxBDNum[3] r_TxBDNum[4]=r_TxBDNum[4] r_TxBDNum[5]=r_TxBDNum[5] r_TxBDNum[6]=r_TxBDNum[6] r_TxBDNum[7]=r_TxBDNum[7] r_TxEn=r_TxEn r_TxFlow=r_TxFlow r_TxPauseRq=r_TxPauseRq r_TxPauseTV[0]=r_TxPauseTV[0] r_TxPauseTV[1]=r_TxPauseTV[1] r_TxPauseTV[2]=r_TxPauseTV[2] r_TxPauseTV[3]=r_TxPauseTV[3] r_TxPauseTV[4]=r_TxPauseTV[4] r_TxPauseTV[5]=r_TxPauseTV[5] r_TxPauseTV[6]=r_TxPauseTV[6] r_TxPauseTV[7]=r_TxPauseTV[7] r_TxPauseTV[8]=r_TxPauseTV[8] r_TxPauseTV[9]=r_TxPauseTV[9] r_TxPauseTV[10]=r_TxPauseTV[10] r_TxPauseTV[11]=r_TxPauseTV[11] r_TxPauseTV[12]=r_TxPauseTV[12] r_TxPauseTV[13]=r_TxPauseTV[13] r_TxPauseTV[14]=r_TxPauseTV[14] r_TxPauseTV[15]=r_TxPauseTV[15] r_WCtrlData=r_WCtrlData
.subckt eth_maccontrol ControlFrmAddressOK=ControlFrmAddressOK CrcEnIn=$abc$32087$or$ethmac.v:718$411_Y CrcEnOut=CrcEnOut DlyCrcEn=r_DlyCrcEn MAC[0]=r_MAC[0] MAC[1]=r_MAC[1] MAC[2]=r_MAC[2] MAC[3]=r_MAC[3] MAC[4]=r_MAC[4] MAC[5]=r_MAC[5] MAC[6]=r_MAC[6] MAC[7]=r_MAC[7] MAC[8]=r_MAC[8] MAC[9]=r_MAC[9] MAC[10]=r_MAC[10] MAC[11]=r_MAC[11] MAC[12]=r_MAC[12] MAC[13]=r_MAC[13] MAC[14]=r_MAC[14] MAC[15]=r_MAC[15] MAC[16]=r_MAC[16] MAC[17]=r_MAC[17] MAC[18]=r_MAC[18] MAC[19]=r_MAC[19] MAC[20]=r_MAC[20] MAC[21]=r_MAC[21] MAC[22]=r_MAC[22] MAC[23]=r_MAC[23] MAC[24]=r_MAC[24] MAC[25]=r_MAC[25] MAC[26]=r_MAC[26] MAC[27]=r_MAC[27] MAC[28]=r_MAC[28] MAC[29]=r_MAC[29] MAC[30]=r_MAC[30] MAC[31]=r_MAC[31] MAC[32]=r_MAC[32] MAC[33]=r_MAC[33] MAC[34]=r_MAC[34] MAC[35]=r_MAC[35] MAC[36]=r_MAC[36] MAC[37]=r_MAC[37] MAC[38]=r_MAC[38] MAC[39]=r_MAC[39] MAC[40]=r_MAC[40] MAC[41]=r_MAC[41] MAC[42]=r_MAC[42] MAC[43]=r_MAC[43] MAC[44]=r_MAC[44] MAC[45]=r_MAC[45] MAC[46]=r_MAC[46] MAC[47]=r_MAC[47] MRxClk=mrx_clk_pad_i MTxClk=mtx_clk_pad_i PadIn=$abc$32087$or$ethmac.v:716$410_Y PadOut=PadOut ReceiveEnd=ReceiveEnd ReceivedLengthOK=ReceivedLengthOK ReceivedPacketGood=ReceivedPacketGood ReceivedPauseFrm=ReceivedPauseFrm RxData[0]=RxData[0] RxData[1]=RxData[1] RxData[2]=RxData[2] RxData[3]=RxData[3] RxData[4]=RxData[4] RxData[5]=RxData[5] RxData[6]=RxData[6] RxData[7]=RxData[7] RxEndFrm=RxEndFrm RxFlow=r_RxFlow RxReset=wb_rst_i RxStartFrm=RxStartFrm RxStatusWriteLatched_sync2=RxStatusWriteLatched_sync2 RxValid=RxValid SetPauseTimer=SetPauseTimer TPauseRq=TPauseRq TxAbortIn=TxAbortIn TxAbortOut=TxAbort TxCtrlEndFrm=TxCtrlEndFrm TxDataIn[0]=TxData[0] TxDataIn[1]=TxData[1] TxDataIn[2]=TxData[2] TxDataIn[3]=TxData[3] TxDataIn[4]=TxData[4] TxDataIn[5]=TxData[5] TxDataIn[6]=TxData[6] TxDataIn[7]=TxData[7] TxDataOut[0]=TxDataOut[0] TxDataOut[1]=TxDataOut[1] TxDataOut[2]=TxDataOut[2] TxDataOut[3]=TxDataOut[3] TxDataOut[4]=TxDataOut[4] TxDataOut[5]=TxDataOut[5] TxDataOut[6]=TxDataOut[6] TxDataOut[7]=TxDataOut[7] TxDoneIn=TxDoneIn TxDoneOut=TxDone TxEndFrmIn=TxEndFrm TxEndFrmOut=TxEndFrmOut TxFlow=r_TxFlow TxPauseTV[0]=r_TxPauseTV[0] TxPauseTV[1]=r_TxPauseTV[1] TxPauseTV[2]=r_TxPauseTV[2] TxPauseTV[3]=r_TxPauseTV[3] TxPauseTV[4]=r_TxPauseTV[4] TxPauseTV[5]=r_TxPauseTV[5] TxPauseTV[6]=r_TxPauseTV[6] TxPauseTV[7]=r_TxPauseTV[7] TxPauseTV[8]=r_TxPauseTV[8] TxPauseTV[9]=r_TxPauseTV[9] TxPauseTV[10]=r_TxPauseTV[10] TxPauseTV[11]=r_TxPauseTV[11] TxPauseTV[12]=r_TxPauseTV[12] TxPauseTV[13]=r_TxPauseTV[13] TxPauseTV[14]=r_TxPauseTV[14] TxPauseTV[15]=r_TxPauseTV[15] TxReset=wb_rst_i TxStartFrmIn=TxStartFrm TxStartFrmOut=TxStartFrmOut TxUsedDataIn=TxUsedDataIn TxUsedDataOut=TxUsedData WillSendControlFrame=WillSendControlFrame r_PassAll=r_PassAll
.subckt eth_macstatus CarrierSense=CarrierSense_Tx2 CarrierSenseLost=CarrierSenseLost CollValid[0]=r_CollValid[0] CollValid[1]=r_CollValid[1] CollValid[2]=r_CollValid[2] CollValid[3]=r_CollValid[3] CollValid[4]=r_CollValid[4] CollValid[5]=r_CollValid[5] Collision=mcoll_pad_i DeferIndication=DeferIndication DeferLatched=DeferLatched DribbleNibble=DribbleNibble InvalidSymbol=InvalidSymbol LatchedCrcError=LatchedCrcError LatchedMRxErr=LatchedMRxErr LateCollLatched=LateCollLatched LateCollision=LateCollision LoadRxStatus=LoadRxStatus Loopback=r_LoopBck MRxClk=mrx_clk_pad_i MRxD[0]=MRxD_Lb[0] MRxD[1]=MRxD_Lb[1] MRxD[2]=MRxD_Lb[2] MRxD[3]=MRxD_Lb[3] MRxDV=MRxDV_Lb MRxErr=MRxErr_Lb MTxClk=mtx_clk_pad_i MaxCollisionOccured=MaxCollisionOccured ReceiveEnd=ReceiveEnd ReceivedLengthOK=ReceivedLengthOK ReceivedPacketGood=ReceivedPacketGood ReceivedPacketTooBig=ReceivedPacketTooBig Reset=wb_rst_i RetryCnt[0]=RetryCnt[0] RetryCnt[1]=RetryCnt[1] RetryCnt[2]=RetryCnt[2] RetryCnt[3]=RetryCnt[3] RetryCntLatched[0]=RetryCntLatched[0] RetryCntLatched[1]=RetryCntLatched[1] RetryCntLatched[2]=RetryCntLatched[2] RetryCntLatched[3]=RetryCntLatched[3] RetryLimit=RetryLimit RstDeferLatched=RstDeferLatched RxByteCnt[0]=RxByteCnt[0] RxByteCnt[1]=RxByteCnt[1] RxByteCnt[2]=RxByteCnt[2] RxByteCnt[3]=RxByteCnt[3] RxByteCnt[4]=RxByteCnt[4] RxByteCnt[5]=RxByteCnt[5] RxByteCnt[6]=RxByteCnt[6] RxByteCnt[7]=RxByteCnt[7] RxByteCnt[8]=RxByteCnt[8] RxByteCnt[9]=RxByteCnt[9] RxByteCnt[10]=RxByteCnt[10] RxByteCnt[11]=RxByteCnt[11] RxByteCnt[12]=RxByteCnt[12] RxByteCnt[13]=RxByteCnt[13] RxByteCnt[14]=RxByteCnt[14] RxByteCnt[15]=RxByteCnt[15] RxByteCntEq0=RxByteCntEq0 RxByteCntGreat2=RxByteCntGreat2 RxByteCntMaxFrame=RxByteCntMaxFrame RxCrcError=RxCrcError RxLateCollision=RxLateCollision RxStateData[0]=RxStateData[0] RxStateData[1]=RxStateData[1] RxStateIdle=RxStateIdle RxStatePreamble=RxStatePreamble RxStateSFD=RxStateSFD ShortFrame=ShortFrame StartTxAbort=StartTxAbort StartTxDone=StartTxDone StateData[0]=StateData[0] StateData[1]=StateData[1] StatePreamble=StatePreamble Transmitting=Transmitting TxStartFrm=TxStartFrmOut TxUsedData=TxUsedDataIn r_FullD=r_FullD r_HugEn=r_HugEn r_MaxFL[0]=r_MaxFL[0] r_MaxFL[1]=r_MaxFL[1] r_MaxFL[2]=r_MaxFL[2] r_MaxFL[3]=r_MaxFL[3] r_MaxFL[4]=r_MaxFL[4] r_MaxFL[5]=r_MaxFL[5] r_MaxFL[6]=r_MaxFL[6] r_MaxFL[7]=r_MaxFL[7] r_MaxFL[8]=r_MaxFL[8] r_MaxFL[9]=r_MaxFL[9] r_MaxFL[10]=r_MaxFL[10] r_MaxFL[11]=r_MaxFL[11] r_MaxFL[12]=r_MaxFL[12] r_MaxFL[13]=r_MaxFL[13] r_MaxFL[14]=r_MaxFL[14] r_MaxFL[15]=r_MaxFL[15] r_MinFL[0]=r_MinFL[0] r_MinFL[1]=r_MinFL[1] r_MinFL[2]=r_MinFL[2] r_MinFL[3]=r_MinFL[3] r_MinFL[4]=r_MinFL[4] r_MinFL[5]=r_MinFL[5] r_MinFL[6]=r_MinFL[6] r_MinFL[7]=r_MinFL[7] r_MinFL[8]=r_MinFL[8] r_MinFL[9]=r_MinFL[9] r_MinFL[10]=r_MinFL[10] r_MinFL[11]=r_MinFL[11] r_MinFL[12]=r_MinFL[12] r_MinFL[13]=r_MinFL[13] r_MinFL[14]=r_MinFL[14] r_MinFL[15]=r_MinFL[15] r_RecSmall=r_RecSmall
.subckt eth_miim Busy=Busy_stat Clk=wb_clk_i CtrlData[0]=r_CtrlData[0] CtrlData[1]=r_CtrlData[1] CtrlData[2]=r_CtrlData[2] CtrlData[3]=r_CtrlData[3] CtrlData[4]=r_CtrlData[4] CtrlData[5]=r_CtrlData[5] CtrlData[6]=r_CtrlData[6] CtrlData[7]=r_CtrlData[7] CtrlData[8]=r_CtrlData[8] CtrlData[9]=r_CtrlData[9] CtrlData[10]=r_CtrlData[10] CtrlData[11]=r_CtrlData[11] CtrlData[12]=r_CtrlData[12] CtrlData[13]=r_CtrlData[13] CtrlData[14]=r_CtrlData[14] CtrlData[15]=r_CtrlData[15] Divider[0]=r_ClkDiv[0] Divider[1]=r_ClkDiv[1] Divider[2]=r_ClkDiv[2] Divider[3]=r_ClkDiv[3] Divider[4]=r_ClkDiv[4] Divider[5]=r_ClkDiv[5] Divider[6]=r_ClkDiv[6] Divider[7]=r_ClkDiv[7] Fiad[0]=r_FIAD[0] Fiad[1]=r_FIAD[1] Fiad[2]=r_FIAD[2] Fiad[3]=r_FIAD[3] Fiad[4]=r_FIAD[4] LinkFail=LinkFail Mdc=mdc_pad_o Mdi=md_pad_i Mdo=md_pad_o MdoEn=md_padoe_o NoPre=r_MiiNoPre Nvalid=NValid_stat Prsd[0]=Prsd[0] Prsd[1]=Prsd[1] Prsd[2]=Prsd[2] Prsd[3]=Prsd[3] Prsd[4]=Prsd[4] Prsd[5]=Prsd[5] Prsd[6]=Prsd[6] Prsd[7]=Prsd[7] Prsd[8]=Prsd[8] Prsd[9]=Prsd[9] Prsd[10]=Prsd[10] Prsd[11]=Prsd[11] Prsd[12]=Prsd[12] Prsd[13]=Prsd[13] Prsd[14]=Prsd[14] Prsd[15]=Prsd[15] RStat=r_RStat RStatStart=RStatStart Reset=wb_rst_i Rgad[0]=r_RGAD[0] Rgad[1]=r_RGAD[1] Rgad[2]=r_RGAD[2] Rgad[3]=r_RGAD[3] Rgad[4]=r_RGAD[4] ScanStat=r_ScanStat UpdateMIIRX_DATAReg=UpdateMIIRX_DATAReg WCtrlData=r_WCtrlData WCtrlDataStart=WCtrlDataStart
.subckt eth_rxethmac AddressMiss=AddressMiss ByteCnt[0]=RxByteCnt[0] ByteCnt[1]=RxByteCnt[1] ByteCnt[2]=RxByteCnt[2] ByteCnt[3]=RxByteCnt[3] ByteCnt[4]=RxByteCnt[4] ByteCnt[5]=RxByteCnt[5] ByteCnt[6]=RxByteCnt[6] ByteCnt[7]=RxByteCnt[7] ByteCnt[8]=RxByteCnt[8] ByteCnt[9]=RxByteCnt[9] ByteCnt[10]=RxByteCnt[10] ByteCnt[11]=RxByteCnt[11] ByteCnt[12]=RxByteCnt[12] ByteCnt[13]=RxByteCnt[13] ByteCnt[14]=RxByteCnt[14] ByteCnt[15]=RxByteCnt[15] ByteCntEq0=RxByteCntEq0 ByteCntGreat2=RxByteCntGreat2 ByteCntMaxFrame=RxByteCntMaxFrame ControlFrmAddressOK=ControlFrmAddressOK CrcError=RxCrcError DlyCrcEn=r_DlyCrcEn HugEn=r_HugEn MAC[0]=r_MAC[0] MAC[1]=r_MAC[1] MAC[2]=r_MAC[2] MAC[3]=r_MAC[3] MAC[4]=r_MAC[4] MAC[5]=r_MAC[5] MAC[6]=r_MAC[6] MAC[7]=r_MAC[7] MAC[8]=r_MAC[8] MAC[9]=r_MAC[9] MAC[10]=r_MAC[10] MAC[11]=r_MAC[11] MAC[12]=r_MAC[12] MAC[13]=r_MAC[13] MAC[14]=r_MAC[14] MAC[15]=r_MAC[15] MAC[16]=r_MAC[16] MAC[17]=r_MAC[17] MAC[18]=r_MAC[18] MAC[19]=r_MAC[19] MAC[20]=r_MAC[20] MAC[21]=r_MAC[21] MAC[22]=r_MAC[22] MAC[23]=r_MAC[23] MAC[24]=r_MAC[24] MAC[25]=r_MAC[25] MAC[26]=r_MAC[26] MAC[27]=r_MAC[27] MAC[28]=r_MAC[28] MAC[29]=r_MAC[29] MAC[30]=r_MAC[30] MAC[31]=r_MAC[31] MAC[32]=r_MAC[32] MAC[33]=r_MAC[33] MAC[34]=r_MAC[34] MAC[35]=r_MAC[35] MAC[36]=r_MAC[36] MAC[37]=r_MAC[37] MAC[38]=r_MAC[38] MAC[39]=r_MAC[39] MAC[40]=r_MAC[40] MAC[41]=r_MAC[41] MAC[42]=r_MAC[42] MAC[43]=r_MAC[43] MAC[44]=r_MAC[44] MAC[45]=r_MAC[45] MAC[46]=r_MAC[46] MAC[47]=r_MAC[47] MRxClk=mrx_clk_pad_i MRxD[0]=MRxD_Lb[0] MRxD[1]=MRxD_Lb[1] MRxD[2]=MRxD_Lb[2] MRxD[3]=MRxD_Lb[3] MRxDV=MRxDV_Lb MaxFL[0]=r_MaxFL[0] MaxFL[1]=r_MaxFL[1] MaxFL[2]=r_MaxFL[2] MaxFL[3]=r_MaxFL[3] MaxFL[4]=r_MaxFL[4] MaxFL[5]=r_MaxFL[5] MaxFL[6]=r_MaxFL[6] MaxFL[7]=r_MaxFL[7] MaxFL[8]=r_MaxFL[8] MaxFL[9]=r_MaxFL[9] MaxFL[10]=r_MaxFL[10] MaxFL[11]=r_MaxFL[11] MaxFL[12]=r_MaxFL[12] MaxFL[13]=r_MaxFL[13] MaxFL[14]=r_MaxFL[14] MaxFL[15]=r_MaxFL[15] PassAll=r_PassAll Reset=wb_rst_i RxAbort=RxAbort RxData[0]=RxData[0] RxData[1]=RxData[1] RxData[2]=RxData[2] RxData[3]=RxData[3] RxData[4]=RxData[4] RxData[5]=RxData[5] RxData[6]=RxData[6] RxData[7]=RxData[7] RxEndFrm=RxEndFrm RxStartFrm=RxStartFrm RxValid=RxValid StateData[0]=RxStateData[0] StateData[1]=RxStateData[1] StateIdle=RxStateIdle StatePreamble=RxStatePreamble StateSFD=RxStateSFD Transmitting=Transmitting r_Bro=r_Bro r_HASH0[0]=r_HASH0[0] r_HASH0[1]=r_HASH0[1] r_HASH0[2]=r_HASH0[2] r_HASH0[3]=r_HASH0[3] r_HASH0[4]=r_HASH0[4] r_HASH0[5]=r_HASH0[5] r_HASH0[6]=r_HASH0[6] r_HASH0[7]=r_HASH0[7] r_HASH0[8]=r_HASH0[8] r_HASH0[9]=r_HASH0[9] r_HASH0[10]=r_HASH0[10] r_HASH0[11]=r_HASH0[11] r_HASH0[12]=r_HASH0[12] r_HASH0[13]=r_HASH0[13] r_HASH0[14]=r_HASH0[14] r_HASH0[15]=r_HASH0[15] r_HASH0[16]=r_HASH0[16] r_HASH0[17]=r_HASH0[17] r_HASH0[18]=r_HASH0[18] r_HASH0[19]=r_HASH0[19] r_HASH0[20]=r_HASH0[20] r_HASH0[21]=r_HASH0[21] r_HASH0[22]=r_HASH0[22] r_HASH0[23]=r_HASH0[23] r_HASH0[24]=r_HASH0[24] r_HASH0[25]=r_HASH0[25] r_HASH0[26]=r_HASH0[26] r_HASH0[27]=r_HASH0[27] r_HASH0[28]=r_HASH0[28] r_HASH0[29]=r_HASH0[29] r_HASH0[30]=r_HASH0[30] r_HASH0[31]=r_HASH0[31] r_HASH1[0]=r_HASH1[0] r_HASH1[1]=r_HASH1[1] r_HASH1[2]=r_HASH1[2] r_HASH1[3]=r_HASH1[3] r_HASH1[4]=r_HASH1[4] r_HASH1[5]=r_HASH1[5] r_HASH1[6]=r_HASH1[6] r_HASH1[7]=r_HASH1[7] r_HASH1[8]=r_HASH1[8] r_HASH1[9]=r_HASH1[9] r_HASH1[10]=r_HASH1[10] r_HASH1[11]=r_HASH1[11] r_HASH1[12]=r_HASH1[12] r_HASH1[13]=r_HASH1[13] r_HASH1[14]=r_HASH1[14] r_HASH1[15]=r_HASH1[15] r_HASH1[16]=r_HASH1[16] r_HASH1[17]=r_HASH1[17] r_HASH1[18]=r_HASH1[18] r_HASH1[19]=r_HASH1[19] r_HASH1[20]=r_HASH1[20] r_HASH1[21]=r_HASH1[21] r_HASH1[22]=r_HASH1[22] r_HASH1[23]=r_HASH1[23] r_HASH1[24]=r_HASH1[24] r_HASH1[25]=r_HASH1[25] r_HASH1[26]=r_HASH1[26] r_HASH1[27]=r_HASH1[27] r_HASH1[28]=r_HASH1[28] r_HASH1[29]=r_HASH1[29] r_HASH1[30]=r_HASH1[30] r_HASH1[31]=r_HASH1[31] r_IFG=r_IFG r_Pro=r_Pro
.subckt eth_txethmac CarrierSense=TxCarrierSense CollValid[0]=r_CollValid[0] CollValid[1]=r_CollValid[1] CollValid[2]=r_CollValid[2] CollValid[3]=r_CollValid[3] CollValid[4]=r_CollValid[4] CollValid[5]=r_CollValid[5] Collision=Collision CrcEn=CrcEnOut DeferIndication=DeferIndication DlyCrcEn=r_DlyCrcEn ExDfrEn=r_ExDfrEn FullD=r_FullD HugEn=r_HugEn IPGR1[0]=r_IPGR1[0] IPGR1[1]=r_IPGR1[1] IPGR1[2]=r_IPGR1[2] IPGR1[3]=r_IPGR1[3] IPGR1[4]=r_IPGR1[4] IPGR1[5]=r_IPGR1[5] IPGR1[6]=r_IPGR1[6] IPGR2[0]=r_IPGR2[0] IPGR2[1]=r_IPGR2[1] IPGR2[2]=r_IPGR2[2] IPGR2[3]=r_IPGR2[3] IPGR2[4]=r_IPGR2[4] IPGR2[5]=r_IPGR2[5] IPGR2[6]=r_IPGR2[6] IPGT[0]=r_IPGT[0] IPGT[1]=r_IPGT[1] IPGT[2]=r_IPGT[2] IPGT[3]=r_IPGT[3] IPGT[4]=r_IPGT[4] IPGT[5]=r_IPGT[5] IPGT[6]=r_IPGT[6] LateCollision=LateCollision MTxClk=mtx_clk_pad_i MTxD[0]=mtxd_pad_o[0] MTxD[1]=mtxd_pad_o[1] MTxD[2]=mtxd_pad_o[2] MTxD[3]=mtxd_pad_o[3] MTxEn=mtxen_pad_o MTxErr=mtxerr_pad_o MaxCollisionOccured=MaxCollisionOccured MaxFL[0]=r_MaxFL[0] MaxFL[1]=r_MaxFL[1] MaxFL[2]=r_MaxFL[2] MaxFL[3]=r_MaxFL[3] MaxFL[4]=r_MaxFL[4] MaxFL[5]=r_MaxFL[5] MaxFL[6]=r_MaxFL[6] MaxFL[7]=r_MaxFL[7] MaxFL[8]=r_MaxFL[8] MaxFL[9]=r_MaxFL[9] MaxFL[10]=r_MaxFL[10] MaxFL[11]=r_MaxFL[11] MaxFL[12]=r_MaxFL[12] MaxFL[13]=r_MaxFL[13] MaxFL[14]=r_MaxFL[14] MaxFL[15]=r_MaxFL[15] MaxRet[0]=r_MaxRet[0] MaxRet[1]=r_MaxRet[1] MaxRet[2]=r_MaxRet[2] MaxRet[3]=r_MaxRet[3] MinFL[0]=r_MinFL[0] MinFL[1]=r_MinFL[1] MinFL[2]=r_MinFL[2] MinFL[3]=r_MinFL[3] MinFL[4]=r_MinFL[4] MinFL[5]=r_MinFL[5] MinFL[6]=r_MinFL[6] MinFL[7]=r_MinFL[7] MinFL[8]=r_MinFL[8] MinFL[9]=r_MinFL[9] MinFL[10]=r_MinFL[10] MinFL[11]=r_MinFL[11] MinFL[12]=r_MinFL[12] MinFL[13]=r_MinFL[13] MinFL[14]=r_MinFL[14] MinFL[15]=r_MinFL[15] NoBckof=r_NoBckof Pad=PadOut Reset=wb_rst_i ResetCollision=ResetCollision RetryCnt[0]=RetryCnt[0] RetryCnt[1]=RetryCnt[1] RetryCnt[2]=RetryCnt[2] RetryCnt[3]=RetryCnt[3] StartTxAbort=StartTxAbort StartTxDone=StartTxDone StateData[0]=StateData[0] StateData[1]=StateData[1] StatePreamble=StatePreamble TxAbort=TxAbortIn TxData[0]=TxDataOut[0] TxData[1]=TxDataOut[1] TxData[2]=TxDataOut[2] TxData[3]=TxDataOut[3] TxData[4]=TxDataOut[4] TxData[5]=TxDataOut[5] TxData[6]=TxDataOut[6] TxData[7]=TxDataOut[7] TxDone=TxDoneIn TxEndFrm=TxEndFrmOut TxRetry=TxRetry TxStartFrm=TxStartFrmOut TxUnderRun=TxUnderRun TxUsedData=TxUsedDataIn WillTransmit=WillTransmit
.subckt $paramod$8a8b45b7eb1cbc4ddab9c094bf37a8ebd8aaf536\eth_wishbone AddressMiss=AddressMiss BDCs[0]=BDCs[0] BDCs[1]=BDCs[1] BDCs[2]=BDCs[2] BDCs[3]=BDCs[3] Busy_IRQ=Busy_IRQ CarrierSenseLost=CarrierSenseLost DeferLatched=DeferLatched DribbleNibble=DribbleNibble InvalidSymbol=InvalidSymbol LatchedCrcError=LatchedCrcError LateCollLatched=LateCollLatched LoadRxStatus=LoadRxStatus MRxClk=mrx_clk_pad_i MTxClk=mtx_clk_pad_i PerPacketCrcEn=PerPacketCrcEn PerPacketPad=PerPacketPad ReceivedPacketGood=ReceivedPacketGood ReceivedPacketTooBig=ReceivedPacketTooBig ReceivedPauseFrm=ReceivedPauseFrm Reset=wb_rst_i RetryCntLatched[0]=RetryCntLatched[0] RetryCntLatched[1]=RetryCntLatched[1] RetryCntLatched[2]=RetryCntLatched[2] RetryCntLatched[3]=RetryCntLatched[3] RetryLimit=RetryLimit RstDeferLatched=RstDeferLatched RxAbort=RxAbort_wb RxB_IRQ=RxB_IRQ RxData[0]=RxData[0] RxData[1]=RxData[1] RxData[2]=RxData[2] RxData[3]=RxData[3] RxData[4]=RxData[4] RxData[5]=RxData[5] RxData[6]=RxData[6] RxData[7]=RxData[7] RxE_IRQ=RxE_IRQ RxEndFrm=RxEndFrm RxLateCollision=RxLateCollision RxLength[0]=RxByteCnt[0] RxLength[1]=RxByteCnt[1] RxLength[2]=RxByteCnt[2] RxLength[3]=RxByteCnt[3] RxLength[4]=RxByteCnt[4] RxLength[5]=RxByteCnt[5] RxLength[6]=RxByteCnt[6] RxLength[7]=RxByteCnt[7] RxLength[8]=RxByteCnt[8] RxLength[9]=RxByteCnt[9] RxLength[10]=RxByteCnt[10] RxLength[11]=RxByteCnt[11] RxLength[12]=RxByteCnt[12] RxLength[13]=RxByteCnt[13] RxLength[14]=RxByteCnt[14] RxLength[15]=RxByteCnt[15] RxStartFrm=RxStartFrm RxStatusWriteLatched_sync2=RxStatusWriteLatched_sync2 RxValid=RxValid ShortFrame=ShortFrame TxAbort=TxAbort TxB_IRQ=TxB_IRQ TxData[0]=TxData[0] TxData[1]=TxData[1] TxData[2]=TxData[2] TxData[3]=TxData[3] TxData[4]=TxData[4] TxData[5]=TxData[5] TxData[6]=TxData[6] TxData[7]=TxData[7] TxDone=TxDone TxE_IRQ=TxE_IRQ TxEndFrm=TxEndFrm TxRetry=TxRetry TxStartFrm=TxStartFrm TxUnderRun=TxUnderRun TxUsedData=TxUsedData WB_ACK_O=BDAck WB_ADR_I[2]=wb_adr_i[2] WB_ADR_I[3]=wb_adr_i[3] WB_ADR_I[4]=wb_adr_i[4] WB_ADR_I[5]=wb_adr_i[5] WB_ADR_I[6]=wb_adr_i[6] WB_ADR_I[7]=wb_adr_i[7] WB_ADR_I[8]=wb_adr_i[8] WB_ADR_I[9]=wb_adr_i[9] WB_CLK_I=wb_clk_i WB_DAT_I[0]=wb_dat_i[0] WB_DAT_I[1]=wb_dat_i[1] WB_DAT_I[2]=wb_dat_i[2] WB_DAT_I[3]=wb_dat_i[3] WB_DAT_I[4]=wb_dat_i[4] WB_DAT_I[5]=wb_dat_i[5] WB_DAT_I[6]=wb_dat_i[6] WB_DAT_I[7]=wb_dat_i[7] WB_DAT_I[8]=wb_dat_i[8] WB_DAT_I[9]=wb_dat_i[9] WB_DAT_I[10]=wb_dat_i[10] WB_DAT_I[11]=wb_dat_i[11] WB_DAT_I[12]=wb_dat_i[12] WB_DAT_I[13]=wb_dat_i[13] WB_DAT_I[14]=wb_dat_i[14] WB_DAT_I[15]=wb_dat_i[15] WB_DAT_I[16]=wb_dat_i[16] WB_DAT_I[17]=wb_dat_i[17] WB_DAT_I[18]=wb_dat_i[18] WB_DAT_I[19]=wb_dat_i[19] WB_DAT_I[20]=wb_dat_i[20] WB_DAT_I[21]=wb_dat_i[21] WB_DAT_I[22]=wb_dat_i[22] WB_DAT_I[23]=wb_dat_i[23] WB_DAT_I[24]=wb_dat_i[24] WB_DAT_I[25]=wb_dat_i[25] WB_DAT_I[26]=wb_dat_i[26] WB_DAT_I[27]=wb_dat_i[27] WB_DAT_I[28]=wb_dat_i[28] WB_DAT_I[29]=wb_dat_i[29] WB_DAT_I[30]=wb_dat_i[30] WB_DAT_I[31]=wb_dat_i[31] WB_DAT_O[0]=BD_WB_DAT_O[0] WB_DAT_O[1]=BD_WB_DAT_O[1] WB_DAT_O[2]=BD_WB_DAT_O[2] WB_DAT_O[3]=BD_WB_DAT_O[3] WB_DAT_O[4]=BD_WB_DAT_O[4] WB_DAT_O[5]=BD_WB_DAT_O[5] WB_DAT_O[6]=BD_WB_DAT_O[6] WB_DAT_O[7]=BD_WB_DAT_O[7] WB_DAT_O[8]=BD_WB_DAT_O[8] WB_DAT_O[9]=BD_WB_DAT_O[9] WB_DAT_O[10]=BD_WB_DAT_O[10] WB_DAT_O[11]=BD_WB_DAT_O[11] WB_DAT_O[12]=BD_WB_DAT_O[12] WB_DAT_O[13]=BD_WB_DAT_O[13] WB_DAT_O[14]=BD_WB_DAT_O[14] WB_DAT_O[15]=BD_WB_DAT_O[15] WB_DAT_O[16]=BD_WB_DAT_O[16] WB_DAT_O[17]=BD_WB_DAT_O[17] WB_DAT_O[18]=BD_WB_DAT_O[18] WB_DAT_O[19]=BD_WB_DAT_O[19] WB_DAT_O[20]=BD_WB_DAT_O[20] WB_DAT_O[21]=BD_WB_DAT_O[21] WB_DAT_O[22]=BD_WB_DAT_O[22] WB_DAT_O[23]=BD_WB_DAT_O[23] WB_DAT_O[24]=BD_WB_DAT_O[24] WB_DAT_O[25]=BD_WB_DAT_O[25] WB_DAT_O[26]=BD_WB_DAT_O[26] WB_DAT_O[27]=BD_WB_DAT_O[27] WB_DAT_O[28]=BD_WB_DAT_O[28] WB_DAT_O[29]=BD_WB_DAT_O[29] WB_DAT_O[30]=BD_WB_DAT_O[30] WB_DAT_O[31]=BD_WB_DAT_O[31] WB_WE_I=wb_we_i m_wb_ack_i=m_wb_ack_i m_wb_adr_o[0]=m_wb_adr_tmp[0] m_wb_adr_o[1]=m_wb_adr_tmp[1] m_wb_adr_o[2]=m_wb_adr_tmp[2] m_wb_adr_o[3]=m_wb_adr_tmp[3] m_wb_adr_o[4]=m_wb_adr_tmp[4] m_wb_adr_o[5]=m_wb_adr_tmp[5] m_wb_adr_o[6]=m_wb_adr_tmp[6] m_wb_adr_o[7]=m_wb_adr_tmp[7] m_wb_adr_o[8]=m_wb_adr_tmp[8] m_wb_adr_o[9]=m_wb_adr_tmp[9] m_wb_adr_o[10]=m_wb_adr_tmp[10] m_wb_adr_o[11]=m_wb_adr_tmp[11] m_wb_adr_o[12]=m_wb_adr_tmp[12] m_wb_adr_o[13]=m_wb_adr_tmp[13] m_wb_adr_o[14]=m_wb_adr_tmp[14] m_wb_adr_o[15]=m_wb_adr_tmp[15] m_wb_adr_o[16]=m_wb_adr_tmp[16] m_wb_adr_o[17]=m_wb_adr_tmp[17] m_wb_adr_o[18]=m_wb_adr_tmp[18] m_wb_adr_o[19]=m_wb_adr_tmp[19] m_wb_adr_o[20]=m_wb_adr_tmp[20] m_wb_adr_o[21]=m_wb_adr_tmp[21] m_wb_adr_o[22]=m_wb_adr_tmp[22] m_wb_adr_o[23]=m_wb_adr_tmp[23] m_wb_adr_o[24]=m_wb_adr_tmp[24] m_wb_adr_o[25]=m_wb_adr_tmp[25] m_wb_adr_o[26]=m_wb_adr_tmp[26] m_wb_adr_o[27]=m_wb_adr_tmp[27] m_wb_adr_o[28]=m_wb_adr_tmp[28] m_wb_adr_o[29]=m_wb_adr_tmp[29] m_wb_bte_o[0]=m_wb_bte_o[0] m_wb_bte_o[1]=m_wb_bte_o[1] m_wb_cti_o[0]=m_wb_cti_o[0] m_wb_cti_o[1]=m_wb_cti_o[1] m_wb_cti_o[2]=m_wb_cti_o[2] m_wb_cyc_o=m_wb_cyc_o m_wb_dat_i[0]=m_wb_dat_i[0] m_wb_dat_i[1]=m_wb_dat_i[1] m_wb_dat_i[2]=m_wb_dat_i[2] m_wb_dat_i[3]=m_wb_dat_i[3] m_wb_dat_i[4]=m_wb_dat_i[4] m_wb_dat_i[5]=m_wb_dat_i[5] m_wb_dat_i[6]=m_wb_dat_i[6] m_wb_dat_i[7]=m_wb_dat_i[7] m_wb_dat_i[8]=m_wb_dat_i[8] m_wb_dat_i[9]=m_wb_dat_i[9] m_wb_dat_i[10]=m_wb_dat_i[10] m_wb_dat_i[11]=m_wb_dat_i[11] m_wb_dat_i[12]=m_wb_dat_i[12] m_wb_dat_i[13]=m_wb_dat_i[13] m_wb_dat_i[14]=m_wb_dat_i[14] m_wb_dat_i[15]=m_wb_dat_i[15] m_wb_dat_i[16]=m_wb_dat_i[16] m_wb_dat_i[17]=m_wb_dat_i[17] m_wb_dat_i[18]=m_wb_dat_i[18] m_wb_dat_i[19]=m_wb_dat_i[19] m_wb_dat_i[20]=m_wb_dat_i[20] m_wb_dat_i[21]=m_wb_dat_i[21] m_wb_dat_i[22]=m_wb_dat_i[22] m_wb_dat_i[23]=m_wb_dat_i[23] m_wb_dat_i[24]=m_wb_dat_i[24] m_wb_dat_i[25]=m_wb_dat_i[25] m_wb_dat_i[26]=m_wb_dat_i[26] m_wb_dat_i[27]=m_wb_dat_i[27] m_wb_dat_i[28]=m_wb_dat_i[28] m_wb_dat_i[29]=m_wb_dat_i[29] m_wb_dat_i[30]=m_wb_dat_i[30] m_wb_dat_i[31]=m_wb_dat_i[31] m_wb_dat_o[0]=m_wb_dat_o[0] m_wb_dat_o[1]=m_wb_dat_o[1] m_wb_dat_o[2]=m_wb_dat_o[2] m_wb_dat_o[3]=m_wb_dat_o[3] m_wb_dat_o[4]=m_wb_dat_o[4] m_wb_dat_o[5]=m_wb_dat_o[5] m_wb_dat_o[6]=m_wb_dat_o[6] m_wb_dat_o[7]=m_wb_dat_o[7] m_wb_dat_o[8]=m_wb_dat_o[8] m_wb_dat_o[9]=m_wb_dat_o[9] m_wb_dat_o[10]=m_wb_dat_o[10] m_wb_dat_o[11]=m_wb_dat_o[11] m_wb_dat_o[12]=m_wb_dat_o[12] m_wb_dat_o[13]=m_wb_dat_o[13] m_wb_dat_o[14]=m_wb_dat_o[14] m_wb_dat_o[15]=m_wb_dat_o[15] m_wb_dat_o[16]=m_wb_dat_o[16] m_wb_dat_o[17]=m_wb_dat_o[17] m_wb_dat_o[18]=m_wb_dat_o[18] m_wb_dat_o[19]=m_wb_dat_o[19] m_wb_dat_o[20]=m_wb_dat_o[20] m_wb_dat_o[21]=m_wb_dat_o[21] m_wb_dat_o[22]=m_wb_dat_o[22] m_wb_dat_o[23]=m_wb_dat_o[23] m_wb_dat_o[24]=m_wb_dat_o[24] m_wb_dat_o[25]=m_wb_dat_o[25] m_wb_dat_o[26]=m_wb_dat_o[26] m_wb_dat_o[27]=m_wb_dat_o[27] m_wb_dat_o[28]=m_wb_dat_o[28] m_wb_dat_o[29]=m_wb_dat_o[29] m_wb_dat_o[30]=m_wb_dat_o[30] m_wb_dat_o[31]=m_wb_dat_o[31] m_wb_err_i=m_wb_err_i m_wb_sel_o[0]=m_wb_sel_o[0] m_wb_sel_o[1]=m_wb_sel_o[1] m_wb_sel_o[2]=m_wb_sel_o[2] m_wb_sel_o[3]=m_wb_sel_o[3] m_wb_stb_o=m_wb_stb_o m_wb_we_o=m_wb_we_o r_PassAll=r_PassAll r_RxEn=r_RxEn r_RxFlow=r_RxFlow r_TxBDNum[0]=r_TxBDNum[0] r_TxBDNum[1]=r_TxBDNum[1] r_TxBDNum[2]=r_TxBDNum[2] r_TxBDNum[3]=r_TxBDNum[3] r_TxBDNum[4]=r_TxBDNum[4] r_TxBDNum[5]=r_TxBDNum[5] r_TxBDNum[6]=r_TxBDNum[6] r_TxBDNum[7]=r_TxBDNum[7] r_TxEn=r_TxEn
.names $false m_wb_adr_o[0]
1 1
.names $false m_wb_adr_o[1]
1 1
.names m_wb_adr_tmp[0] m_wb_adr_o[2]
1 1
.names m_wb_adr_tmp[1] m_wb_adr_o[3]
1 1
.names m_wb_adr_tmp[2] m_wb_adr_o[4]
1 1
.names m_wb_adr_tmp[3] m_wb_adr_o[5]
1 1
.names m_wb_adr_tmp[4] m_wb_adr_o[6]
1 1
.names m_wb_adr_tmp[5] m_wb_adr_o[7]
1 1
.names m_wb_adr_tmp[6] m_wb_adr_o[8]
1 1
.names m_wb_adr_tmp[7] m_wb_adr_o[9]
1 1
.names m_wb_adr_tmp[8] m_wb_adr_o[10]
1 1
.names m_wb_adr_tmp[9] m_wb_adr_o[11]
1 1
.names m_wb_adr_tmp[10] m_wb_adr_o[12]
1 1
.names m_wb_adr_tmp[11] m_wb_adr_o[13]
1 1
.names m_wb_adr_tmp[12] m_wb_adr_o[14]
1 1
.names m_wb_adr_tmp[13] m_wb_adr_o[15]
1 1
.names m_wb_adr_tmp[14] m_wb_adr_o[16]
1 1
.names m_wb_adr_tmp[15] m_wb_adr_o[17]
1 1
.names m_wb_adr_tmp[16] m_wb_adr_o[18]
1 1
.names m_wb_adr_tmp[17] m_wb_adr_o[19]
1 1
.names m_wb_adr_tmp[18] m_wb_adr_o[20]
1 1
.names m_wb_adr_tmp[19] m_wb_adr_o[21]
1 1
.names m_wb_adr_tmp[20] m_wb_adr_o[22]
1 1
.names m_wb_adr_tmp[21] m_wb_adr_o[23]
1 1
.names m_wb_adr_tmp[22] m_wb_adr_o[24]
1 1
.names m_wb_adr_tmp[23] m_wb_adr_o[25]
1 1
.names m_wb_adr_tmp[24] m_wb_adr_o[26]
1 1
.names m_wb_adr_tmp[25] m_wb_adr_o[27]
1 1
.names m_wb_adr_tmp[26] m_wb_adr_o[28]
1 1
.names m_wb_adr_tmp[27] m_wb_adr_o[29]
1 1
.names m_wb_adr_tmp[28] m_wb_adr_o[30]
1 1
.names m_wb_adr_tmp[29] m_wb_adr_o[31]
1 1
.names temp_wb_ack_o_reg wb_ack_o
1 1
.names temp_wb_dat_o_reg[0] wb_dat_o[0]
1 1
.names temp_wb_dat_o_reg[1] wb_dat_o[1]
1 1
.names temp_wb_dat_o_reg[2] wb_dat_o[2]
1 1
.names temp_wb_dat_o_reg[3] wb_dat_o[3]
1 1
.names temp_wb_dat_o_reg[4] wb_dat_o[4]
1 1
.names temp_wb_dat_o_reg[5] wb_dat_o[5]
1 1
.names temp_wb_dat_o_reg[6] wb_dat_o[6]
1 1
.names temp_wb_dat_o_reg[7] wb_dat_o[7]
1 1
.names temp_wb_dat_o_reg[8] wb_dat_o[8]
1 1
.names temp_wb_dat_o_reg[9] wb_dat_o[9]
1 1
.names temp_wb_dat_o_reg[10] wb_dat_o[10]
1 1
.names temp_wb_dat_o_reg[11] wb_dat_o[11]
1 1
.names temp_wb_dat_o_reg[12] wb_dat_o[12]
1 1
.names temp_wb_dat_o_reg[13] wb_dat_o[13]
1 1
.names temp_wb_dat_o_reg[14] wb_dat_o[14]
1 1
.names temp_wb_dat_o_reg[15] wb_dat_o[15]
1 1
.names temp_wb_dat_o_reg[16] wb_dat_o[16]
1 1
.names temp_wb_dat_o_reg[17] wb_dat_o[17]
1 1
.names temp_wb_dat_o_reg[18] wb_dat_o[18]
1 1
.names temp_wb_dat_o_reg[19] wb_dat_o[19]
1 1
.names temp_wb_dat_o_reg[20] wb_dat_o[20]
1 1
.names temp_wb_dat_o_reg[21] wb_dat_o[21]
1 1
.names temp_wb_dat_o_reg[22] wb_dat_o[22]
1 1
.names temp_wb_dat_o_reg[23] wb_dat_o[23]
1 1
.names temp_wb_dat_o_reg[24] wb_dat_o[24]
1 1
.names temp_wb_dat_o_reg[25] wb_dat_o[25]
1 1
.names temp_wb_dat_o_reg[26] wb_dat_o[26]
1 1
.names temp_wb_dat_o_reg[27] wb_dat_o[27]
1 1
.names temp_wb_dat_o_reg[28] wb_dat_o[28]
1 1
.names temp_wb_dat_o_reg[29] wb_dat_o[29]
1 1
.names temp_wb_dat_o_reg[30] wb_dat_o[30]
1 1
.names temp_wb_dat_o_reg[31] wb_dat_o[31]
1 1
.names $undef wb_dbg_dat0[0]
1 1
.names $undef wb_dbg_dat0[1]
1 1
.names $undef wb_dbg_dat0[2]
1 1
.names $undef wb_dbg_dat0[3]
1 1
.names $undef wb_dbg_dat0[4]
1 1
.names $undef wb_dbg_dat0[5]
1 1
.names $undef wb_dbg_dat0[6]
1 1
.names $undef wb_dbg_dat0[7]
1 1
.names $undef wb_dbg_dat0[8]
1 1
.names $undef wb_dbg_dat0[9]
1 1
.names $undef wb_dbg_dat0[10]
1 1
.names $undef wb_dbg_dat0[11]
1 1
.names $undef wb_dbg_dat0[12]
1 1
.names $undef wb_dbg_dat0[13]
1 1
.names $undef wb_dbg_dat0[14]
1 1
.names $undef wb_dbg_dat0[15]
1 1
.names $undef wb_dbg_dat0[16]
1 1
.names $undef wb_dbg_dat0[17]
1 1
.names $undef wb_dbg_dat0[18]
1 1
.names $undef wb_dbg_dat0[19]
1 1
.names $undef wb_dbg_dat0[20]
1 1
.names $undef wb_dbg_dat0[21]
1 1
.names $undef wb_dbg_dat0[22]
1 1
.names $undef wb_dbg_dat0[23]
1 1
.names $undef wb_dbg_dat0[24]
1 1
.names $undef wb_dbg_dat0[25]
1 1
.names $undef wb_dbg_dat0[26]
1 1
.names $undef wb_dbg_dat0[27]
1 1
.names $undef wb_dbg_dat0[28]
1 1
.names $undef wb_dbg_dat0[29]
1 1
.names $undef wb_dbg_dat0[30]
1 1
.names $undef wb_dbg_dat0[31]
1 1
.names temp_wb_err_o_reg wb_err_o
1 1
.end

.model $paramod$0c2657bd5c5455bdd610d1f801789b00c2352910\eth_fifo
.inputs data_in[0] data_in[1] data_in[2] data_in[3] data_in[4] data_in[5] data_in[6] data_in[7] data_in[8] data_in[9] data_in[10] data_in[11] data_in[12] data_in[13] data_in[14] data_in[15] data_in[16] data_in[17] data_in[18] data_in[19] data_in[20] data_in[21] data_in[22] data_in[23] data_in[24] data_in[25] data_in[26] data_in[27] data_in[28] data_in[29] data_in[30] data_in[31] clk reset write read clear
.outputs data_out[0] data_out[1] data_out[2] data_out[3] data_out[4] data_out[5] data_out[6] data_out[7] data_out[8] data_out[9] data_out[10] data_out[11] data_out[12] data_out[13] data_out[14] data_out[15] data_out[16] data_out[17] data_out[18] data_out[19] data_out[20] data_out[21] data_out[22] data_out[23] data_out[24] data_out[25] data_out[26] data_out[27] data_out[28] data_out[29] data_out[30] data_out[31] almost_full full almost_empty empty cnt[0] cnt[1] cnt[2] cnt[3] cnt[4]
.names $false
.names $true
1
.names $undef
.subckt inv_x0 i=read_pointer[3] nq=$abc$37075$new_n1136_
.subckt inv_x0 i=read_pointer[2] nq=$abc$37075$new_n1137_
.subckt inv_x0 i=read_pointer[1] nq=$abc$37075$new_n1138_
.subckt inv_x0 i=read_pointer[0] nq=$abc$37075$new_n1139_
.subckt inv_x0 i=write_pointer[3] nq=$abc$37075$new_n1140_
.subckt inv_x0 i=write_pointer[2] nq=$abc$37075$new_n1141_
.subckt inv_x0 i=write_pointer[1] nq=$abc$37075$new_n1142_
.subckt inv_x0 i=write_pointer[0] nq=$abc$37075$new_n1143_
.subckt inv_x0 i=cnt[1] nq=$abc$37075$new_n1144_
.subckt inv_x0 i=cnt[0] nq=$abc$37075$new_n1145_
.subckt inv_x0 i=clear nq=$abc$37075$new_n1146_
.subckt inv_x0 i=fifo[6][2] nq=$abc$37075$new_n1147_
.subckt inv_x0 i=fifo[6][4] nq=$abc$37075$new_n1148_
.subckt inv_x0 i=fifo[6][5] nq=$abc$37075$new_n1149_
.subckt inv_x0 i=fifo[6][6] nq=$abc$37075$new_n1150_
.subckt inv_x0 i=fifo[6][7] nq=$abc$37075$new_n1151_
.subckt inv_x0 i=fifo[6][8] nq=$abc$37075$new_n1152_
.subckt inv_x0 i=fifo[6][11] nq=$abc$37075$new_n1153_
.subckt inv_x0 i=fifo[6][13] nq=$abc$37075$new_n1154_
.subckt inv_x0 i=fifo[6][14] nq=$abc$37075$new_n1155_
.subckt inv_x0 i=fifo[6][16] nq=$abc$37075$new_n1156_
.subckt inv_x0 i=fifo[6][20] nq=$abc$37075$new_n1157_
.subckt inv_x0 i=fifo[6][24] nq=$abc$37075$new_n1158_
.subckt inv_x0 i=fifo[6][25] nq=$abc$37075$new_n1159_
.subckt inv_x0 i=fifo[6][26] nq=$abc$37075$new_n1160_
.subckt inv_x0 i=fifo[6][29] nq=$abc$37075$new_n1161_
.subckt inv_x0 i=fifo[6][30] nq=$abc$37075$new_n1162_
.subckt inv_x0 i=fifo[6][31] nq=$abc$37075$new_n1163_
.subckt inv_x0 i=reset nq=$abc$37075$auto$rtlil.cc:2549:NotGate$32174
.subckt nor2_x0 i0=cnt[1] i1=cnt[4] nq=$abc$37075$new_n1165_
.subckt o2_x2 i0=cnt[1] i1=cnt[4] q=$abc$37075$new_n1166_
.subckt nor2_x0 i0=cnt[2] i1=cnt[3] nq=$abc$37075$new_n1167_
.subckt nor3_x0 i0=cnt[0] i1=cnt[2] i2=cnt[3] nq=$abc$37075$new_n1168_
.subckt o3_x2 i0=cnt[0] i1=cnt[2] i2=cnt[3] q=$abc$37075$new_n1169_
.subckt a2_x2 i0=$abc$37075$new_n1168_ i1=$abc$37075$new_n1165_ q=empty
.subckt ao22_x2 i0=$abc$37075$new_n1169_ i1=$abc$37075$new_n1166_ i2=read q=$abc$37075$new_n1171_
.subckt a2_x2 i0=$abc$37075$new_n1171_ i1=read_pointer[0] q=$abc$37075$new_n1172_
.subckt nand3_x0 i0=$abc$37075$new_n1171_ i1=read_pointer[0] i2=read_pointer[1] nq=$abc$37075$new_n1173_
.subckt a4_x2 i0=$abc$37075$new_n1171_ i1=read_pointer[0] i2=read_pointer[1] i3=read_pointer[2] q=$abc$37075$new_n1174_
.subckt nand4_x0 i0=$abc$37075$new_n1171_ i1=read_pointer[0] i2=read_pointer[1] i3=read_pointer[2] nq=$abc$37075$new_n1175_
.subckt nxr2_x1 i0=$abc$37075$new_n1174_ i1=$abc$37075$new_n1136_ nq=$abc$37075$new_n1176_
.subckt a2_x2 i0=$abc$37075$new_n1176_ i1=$abc$37075$new_n1146_ q=$abc$37075$auto$rtlil.cc:2558:MuxGate$33244
.subckt nand2_x0 i0=$abc$37075$new_n1173_ i1=$abc$37075$new_n1137_ nq=$abc$37075$new_n1178_
.subckt a2_x2 i0=$abc$37075$new_n1175_ i1=$abc$37075$new_n1146_ q=$abc$37075$new_n1179_
.subckt a2_x2 i0=$abc$37075$new_n1179_ i1=$abc$37075$new_n1178_ q=$abc$37075$auto$rtlil.cc:2558:MuxGate$33240
.subckt ao22_x2 i0=read_pointer[1] i1=$abc$37075$new_n1172_ i2=$abc$37075$new_n1146_ q=$abc$37075$new_n1181_
.subckt a2_x2 i0=$abc$37075$new_n1181_ i1=$abc$37075$new_n1173_ q=$abc$37075$auto$rtlil.cc:2558:MuxGate$33236
.subckt nand2_x0 i0=clear i1=read nq=$abc$37075$new_n1183_
.subckt nand2_x0 i0=$abc$37075$new_n1146_ i1=read_pointer[0] nq=$abc$37075$new_n1184_
.subckt mx2_x2 cmd=$abc$37075$new_n1171_ i0=$abc$37075$new_n1184_ i1=read_pointer[0] q=$abc$37075$new_n1185_
.subckt nand2_x0 i0=$abc$37075$new_n1185_ i1=$abc$37075$new_n1183_ nq=$abc$37075$auto$rtlil.cc:2558:MuxGate$33232
.subckt nand3_x0 i0=$abc$37075$new_n1168_ i1=$abc$37075$new_n1144_ i2=cnt[4] nq=$abc$37075$new_n1187_
.subckt inv_x0 i=$abc$37075$new_n1187_ nq=full
.subckt nand3_x0 i0=$abc$37075$new_n1187_ i1=write i2=write_pointer[0] nq=$abc$37075$new_n1189_
.subckt a4_x2 i0=$abc$37075$new_n1187_ i1=write i2=write_pointer[0] i3=write_pointer[1] q=$abc$37075$new_n1190_
.subckt nand4_x0 i0=$abc$37075$new_n1187_ i1=write i2=write_pointer[0] i3=write_pointer[1] nq=$abc$37075$new_n1191_
.subckt oa22_x2 i0=$abc$37075$new_n1190_ i1=write_pointer[2] i2=write_pointer[3] q=$abc$37075$new_n1192_
.subckt nand3_x0 i0=$abc$37075$new_n1190_ i1=write_pointer[2] i2=write_pointer[3] nq=$abc$37075$new_n1193_
.subckt a3_x2 i0=$abc$37075$new_n1193_ i1=$abc$37075$new_n1192_ i2=$abc$37075$new_n1146_ q=$abc$37075$auto$rtlil.cc:2558:MuxGate$33228
.subckt nand2_x0 i0=$abc$37075$new_n1191_ i1=$abc$37075$new_n1141_ nq=$abc$37075$new_n1195_
.subckt ao22_x2 i0=$abc$37075$new_n1141_ i1=$abc$37075$new_n1191_ i2=$abc$37075$new_n1146_ q=$abc$37075$new_n1196_
.subckt a2_x2 i0=$abc$37075$new_n1196_ i1=$abc$37075$new_n1195_ q=$abc$37075$auto$rtlil.cc:2558:MuxGate$33224
.subckt nand2_x0 i0=$abc$37075$new_n1189_ i1=$abc$37075$new_n1142_ nq=$abc$37075$new_n1198_
.subckt a2_x2 i0=$abc$37075$new_n1191_ i1=$abc$37075$new_n1146_ q=$abc$37075$new_n1199_
.subckt a2_x2 i0=$abc$37075$new_n1199_ i1=$abc$37075$new_n1198_ q=$abc$37075$auto$rtlil.cc:2558:MuxGate$33220
.subckt a2_x2 i0=$abc$37075$new_n1146_ i1=write_pointer[0] q=$abc$37075$new_n1201_
.subckt a3_x2 i0=$abc$37075$new_n1201_ i1=$abc$37075$new_n1187_ i2=write q=$abc$37075$new_n1202_
.subckt nand3_x0 i0=$abc$37075$new_n1201_ i1=$abc$37075$new_n1187_ i2=write nq=$abc$37075$new_n1203_
.subckt nand4_x0 i0=$abc$37075$new_n1168_ i1=$abc$37075$new_n1146_ i2=$abc$37075$new_n1144_ i3=cnt[4] nq=$abc$37075$new_n1204_
.subckt a2_x2 i0=$abc$37075$new_n1204_ i1=write q=$abc$37075$new_n1205_
.subckt ao22_x2 i0=$abc$37075$new_n1201_ i1=$abc$37075$new_n1205_ i2=$abc$37075$new_n1203_ q=$abc$37075$auto$rtlil.cc:2558:MuxGate$33216
.subckt nxr2_x1 i0=write i1=read nq=$abc$37075$new_n1207_
.subckt xr2_x1 i0=write i1=read q=$abc$37075$new_n1208_
.subckt a3_x2 i0=$abc$37075$new_n1207_ i1=$abc$37075$new_n1146_ i2=cnt[4] q=$abc$37075$new_n1209_
.subckt a2_x2 i0=read i1=cnt[3] q=$abc$37075$new_n1210_
.subckt o2_x2 i0=read i1=cnt[3] q=$abc$37075$new_n1211_
.subckt a2_x2 i0=read i1=cnt[2] q=$abc$37075$new_n1212_
.subckt nand2_x0 i0=read i1=cnt[2] nq=$abc$37075$new_n1213_
.subckt a2_x2 i0=read i1=cnt[1] q=$abc$37075$new_n1214_
.subckt nand2_x0 i0=read i1=cnt[1] nq=$abc$37075$new_n1215_
.subckt nor2_x0 i0=read i1=cnt[1] nq=$abc$37075$new_n1216_
.subckt o2_x2 i0=read i1=cnt[1] q=$abc$37075$new_n1217_
.subckt xr2_x1 i0=read i1=cnt[1] q=$abc$37075$new_n1218_
.subckt ao22_x2 i0=$abc$37075$new_n1145_ i1=$abc$37075$new_n1216_ i2=$abc$37075$new_n1215_ q=$abc$37075$new_n1219_
.subckt oa22_x2 i0=cnt[0] i1=$abc$37075$new_n1217_ i2=$abc$37075$new_n1214_ q=$abc$37075$new_n1220_
.subckt nor2_x0 i0=read i1=cnt[2] nq=$abc$37075$new_n1221_
.subckt o2_x2 i0=read i1=cnt[2] q=$abc$37075$new_n1222_
.subckt xr2_x1 i0=read i1=cnt[2] q=$abc$37075$new_n1223_
.subckt ao22_x2 i0=$abc$37075$new_n1221_ i1=$abc$37075$new_n1219_ i2=$abc$37075$new_n1213_ q=$abc$37075$new_n1224_
.subckt oa22_x2 i0=$abc$37075$new_n1222_ i1=$abc$37075$new_n1220_ i2=$abc$37075$new_n1212_ q=$abc$37075$new_n1225_
.subckt ao22_x2 i0=$abc$37075$new_n1210_ i1=$abc$37075$new_n1225_ i2=$abc$37075$new_n1211_ q=$abc$37075$new_n1226_
.subckt nxr2_x1 i0=read i1=cnt[4] nq=$abc$37075$new_n1227_
.subckt a2_x2 i0=$abc$37075$new_n1208_ i1=$abc$37075$new_n1146_ q=$abc$37075$new_n1228_
.subckt nand2_x0 i0=$abc$37075$new_n1208_ i1=$abc$37075$new_n1146_ nq=$abc$37075$new_n1229_
.subckt nxr2_x1 i0=$abc$37075$new_n1227_ i1=$abc$37075$new_n1226_ nq=$abc$37075$new_n1230_
.subckt oa22_x2 i0=$abc$37075$new_n1230_ i1=$abc$37075$new_n1228_ i2=$abc$37075$new_n1209_ q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32188
.subckt a3_x2 i0=$abc$37075$new_n1207_ i1=$abc$37075$new_n1146_ i2=cnt[3] q=$abc$37075$new_n1232_
.subckt xr2_x1 i0=read i1=cnt[3] q=$abc$37075$new_n1233_
.subckt nxr2_x1 i0=$abc$37075$new_n1233_ i1=$abc$37075$new_n1224_ nq=$abc$37075$new_n1234_
.subckt oa22_x2 i0=$abc$37075$new_n1228_ i1=$abc$37075$new_n1234_ i2=$abc$37075$new_n1232_ q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32184
.subckt nand3_x0 i0=$abc$37075$new_n1207_ i1=$abc$37075$new_n1146_ i2=cnt[2] nq=$abc$37075$new_n1236_
.subckt nxr2_x1 i0=$abc$37075$new_n1223_ i1=$abc$37075$new_n1220_ nq=$abc$37075$new_n1237_
.subckt o2_x2 i0=$abc$37075$new_n1237_ i1=$abc$37075$new_n1229_ q=$abc$37075$new_n1238_
.subckt nand2_x0 i0=$abc$37075$new_n1238_ i1=$abc$37075$new_n1236_ nq=$abc$37075$auto$rtlil.cc:2558:MuxGate$32180
.subckt a3_x2 i0=$abc$37075$new_n1207_ i1=$abc$37075$new_n1146_ i2=cnt[1] q=$abc$37075$new_n1240_
.subckt nxr2_x1 i0=$abc$37075$new_n1218_ i1=$abc$37075$new_n1145_ nq=$abc$37075$new_n1241_
.subckt oa22_x2 i0=$abc$37075$new_n1228_ i1=$abc$37075$new_n1241_ i2=$abc$37075$new_n1240_ q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32176
.subckt a2_x2 i0=$abc$37075$new_n1146_ i1=cnt[0] q=$abc$37075$new_n1243_
.subckt nxr2_x1 i0=$abc$37075$new_n1243_ i1=$abc$37075$new_n1207_ nq=$abc$37075$auto$rtlil.cc:2558:MuxGate$32172
.subckt a4_x2 i0=cnt[0] i1=cnt[1] i2=cnt[2] i3=cnt[3] q=almost_full
.subckt a3_x2 i0=$abc$37075$new_n1167_ i1=$abc$37075$new_n1165_ i2=cnt[0] q=almost_empty
.subckt mx2_x2 cmd=read_pointer[2] i0=fifo[10][0] i1=fifo[14][0] q=$abc$37075$new_n1247_
.subckt mx2_x2 cmd=read_pointer[2] i0=fifo[11][0] i1=fifo[15][0] q=$abc$37075$new_n1248_
.subckt mx2_x2 cmd=$abc$37075$new_n1139_ i0=$abc$37075$new_n1248_ i1=$abc$37075$new_n1247_ q=$abc$37075$new_n1249_
.subckt mx2_x2 cmd=read_pointer[2] i0=fifo[3][0] i1=fifo[7][0] q=$abc$37075$new_n1250_
.subckt mx2_x2 cmd=read_pointer[2] i0=fifo[2][0] i1=fifo[6][0] q=$abc$37075$new_n1251_
.subckt mx2_x2 cmd=read_pointer[0] i0=$abc$37075$new_n1251_ i1=$abc$37075$new_n1250_ q=$abc$37075$new_n1252_
.subckt mx2_x2 cmd=read_pointer[3] i0=$abc$37075$new_n1252_ i1=$abc$37075$new_n1249_ q=$abc$37075$new_n1253_
.subckt mx2_x2 cmd=read_pointer[2] i0=fifo[9][0] i1=fifo[13][0] q=$abc$37075$new_n1254_
.subckt mx2_x2 cmd=read_pointer[2] i0=fifo[8][0] i1=fifo[12][0] q=$abc$37075$new_n1255_
.subckt mx2_x2 cmd=read_pointer[0] i0=$abc$37075$new_n1255_ i1=$abc$37075$new_n1254_ q=$abc$37075$new_n1256_
.subckt mx2_x2 cmd=read_pointer[2] i0=fifo[1][0] i1=fifo[5][0] q=$abc$37075$new_n1257_
.subckt mx2_x2 cmd=read_pointer[2] i0=fifo[0][0] i1=fifo[4][0] q=$abc$37075$new_n1258_
.subckt mx2_x2 cmd=read_pointer[0] i0=$abc$37075$new_n1258_ i1=$abc$37075$new_n1257_ q=$abc$37075$new_n1259_
.subckt mx2_x2 cmd=read_pointer[3] i0=$abc$37075$new_n1259_ i1=$abc$37075$new_n1256_ q=$abc$37075$new_n1260_
.subckt mx3_x2 cmd0=$abc$37075$new_n1146_ cmd1=$abc$37075$new_n1138_ i0=fifo[0][0] i1=$abc$37075$new_n1260_ i2=$abc$37075$new_n1253_ q=$0\data_out[31:0][0]
.subckt mx2_x2 cmd=read_pointer[2] i0=fifo[2][1] i1=fifo[6][1] q=$abc$37075$new_n1262_
.subckt mx2_x2 cmd=read_pointer[2] i0=fifo[3][1] i1=fifo[7][1] q=$abc$37075$new_n1263_
.subckt mx2_x2 cmd=read_pointer[2] i0=fifo[10][1] i1=fifo[14][1] q=$abc$37075$new_n1264_
.subckt mx3_x2 cmd0=read_pointer[0] cmd1=read_pointer[2] i0=$abc$37075$new_n1264_ i1=fifo[15][1] i2=fifo[11][1] q=$abc$37075$new_n1265_
.subckt mx3_x2 cmd0=$abc$37075$new_n1136_ cmd1=read_pointer[0] i0=$abc$37075$new_n1265_ i1=$abc$37075$new_n1263_ i2=$abc$37075$new_n1262_ q=$abc$37075$new_n1266_
.subckt mx2_x2 cmd=read_pointer[2] i0=fifo[9][1] i1=fifo[13][1] q=$abc$37075$new_n1267_
.subckt mx2_x2 cmd=read_pointer[2] i0=fifo[8][1] i1=fifo[12][1] q=$abc$37075$new_n1268_
.subckt mx2_x2 cmd=read_pointer[0] i0=$abc$37075$new_n1268_ i1=$abc$37075$new_n1267_ q=$abc$37075$new_n1269_
.subckt mx2_x2 cmd=read_pointer[2] i0=fifo[1][1] i1=fifo[5][1] q=$abc$37075$new_n1270_
.subckt mx2_x2 cmd=read_pointer[2] i0=fifo[0][1] i1=fifo[4][1] q=$abc$37075$new_n1271_
.subckt mx2_x2 cmd=read_pointer[0] i0=$abc$37075$new_n1271_ i1=$abc$37075$new_n1270_ q=$abc$37075$new_n1272_
.subckt mx2_x2 cmd=read_pointer[3] i0=$abc$37075$new_n1272_ i1=$abc$37075$new_n1269_ q=$abc$37075$new_n1273_
.subckt mx3_x2 cmd0=$abc$37075$new_n1146_ cmd1=$abc$37075$new_n1138_ i0=fifo[0][1] i1=$abc$37075$new_n1273_ i2=$abc$37075$new_n1266_ q=$0\data_out[31:0][1]
.subckt mx2_x2 cmd=read_pointer[2] i0=fifo[8][2] i1=fifo[12][2] q=$abc$37075$new_n1275_
.subckt mx3_x2 cmd0=read_pointer[0] cmd1=read_pointer[2] i0=$abc$37075$new_n1275_ i1=fifo[13][2] i2=fifo[9][2] q=$abc$37075$new_n1276_
.subckt mx2_x2 cmd=read_pointer[2] i0=fifo[10][2] i1=fifo[14][2] q=$abc$37075$new_n1277_
.subckt mx3_x2 cmd0=read_pointer[0] cmd1=read_pointer[2] i0=$abc$37075$new_n1277_ i1=fifo[15][2] i2=fifo[11][2] q=$abc$37075$new_n1278_
.subckt o2_x2 i0=$abc$37075$new_n1278_ i1=$abc$37075$new_n1138_ q=$abc$37075$new_n1279_
.subckt ao22_x2 i0=$abc$37075$new_n1276_ i1=read_pointer[1] i2=read_pointer[3] q=$abc$37075$new_n1280_
.subckt a2_x2 i0=$abc$37075$new_n1280_ i1=$abc$37075$new_n1279_ q=$abc$37075$new_n1281_
.subckt o2_x2 i0=fifo[2][2] i1=read_pointer[2] q=$abc$37075$new_n1282_
.subckt nand2_x0 i0=$abc$37075$new_n1147_ i1=read_pointer[2] nq=$abc$37075$new_n1283_
.subckt a2_x2 i0=$abc$37075$new_n1282_ i1=$abc$37075$new_n1139_ q=$abc$37075$new_n1284_
.subckt ao22_x2 i0=read_pointer[2] i1=fifo[3][2] i2=read_pointer[0] q=$abc$37075$new_n1285_
.subckt ao22_x2 i0=$abc$37075$new_n1137_ i1=fifo[7][2] i2=$abc$37075$new_n1285_ q=$abc$37075$new_n1286_
.subckt oa22_x2 i0=$abc$37075$new_n1283_ i1=$abc$37075$new_n1284_ i2=$abc$37075$new_n1286_ q=$abc$37075$new_n1287_
.subckt mx2_x2 cmd=read_pointer[2] i0=fifo[0][2] i1=fifo[4][2] q=$abc$37075$new_n1288_
.subckt mx3_x2 cmd0=read_pointer[0] cmd1=read_pointer[2] i0=$abc$37075$new_n1288_ i1=fifo[5][2] i2=fifo[1][2] q=$abc$37075$new_n1289_
.subckt ao22_x2 i0=$abc$37075$new_n1289_ i1=read_pointer[1] i2=$abc$37075$new_n1136_ q=$abc$37075$new_n1290_
.subckt ao22_x2 i0=$abc$37075$new_n1138_ i1=$abc$37075$new_n1287_ i2=$abc$37075$new_n1290_ q=$abc$37075$new_n1291_
.subckt o2_x2 i0=$abc$37075$new_n1291_ i1=$abc$37075$new_n1281_ q=$abc$37075$new_n1292_
.subckt mx2_x2 cmd=clear i0=$abc$37075$new_n1292_ i1=fifo[0][2] q=$0\data_out[31:0][2]
.subckt mx2_x2 cmd=read_pointer[2] i0=fifo[10][3] i1=fifo[14][3] q=$abc$37075$new_n1294_
.subckt mx2_x2 cmd=read_pointer[2] i0=fifo[11][3] i1=fifo[15][3] q=$abc$37075$new_n1295_
.subckt mx2_x2 cmd=$abc$37075$new_n1139_ i0=$abc$37075$new_n1295_ i1=$abc$37075$new_n1294_ q=$abc$37075$new_n1296_
.subckt mx2_x2 cmd=read_pointer[2] i0=fifo[3][3] i1=fifo[7][3] q=$abc$37075$new_n1297_
.subckt mx2_x2 cmd=read_pointer[2] i0=fifo[2][3] i1=fifo[6][3] q=$abc$37075$new_n1298_
.subckt mx2_x2 cmd=read_pointer[0] i0=$abc$37075$new_n1298_ i1=$abc$37075$new_n1297_ q=$abc$37075$new_n1299_
.subckt mx2_x2 cmd=read_pointer[3] i0=$abc$37075$new_n1299_ i1=$abc$37075$new_n1296_ q=$abc$37075$new_n1300_
.subckt mx2_x2 cmd=read_pointer[2] i0=fifo[9][3] i1=fifo[13][3] q=$abc$37075$new_n1301_
.subckt mx2_x2 cmd=read_pointer[2] i0=fifo[8][3] i1=fifo[12][3] q=$abc$37075$new_n1302_
.subckt mx2_x2 cmd=read_pointer[0] i0=$abc$37075$new_n1302_ i1=$abc$37075$new_n1301_ q=$abc$37075$new_n1303_
.subckt mx2_x2 cmd=read_pointer[2] i0=fifo[0][3] i1=fifo[4][3] q=$abc$37075$new_n1304_
.subckt mx2_x2 cmd=read_pointer[2] i0=fifo[1][3] i1=fifo[5][3] q=$abc$37075$new_n1305_
.subckt mx2_x2 cmd=$abc$37075$new_n1139_ i0=$abc$37075$new_n1305_ i1=$abc$37075$new_n1304_ q=$abc$37075$new_n1306_
.subckt mx2_x2 cmd=read_pointer[3] i0=$abc$37075$new_n1306_ i1=$abc$37075$new_n1303_ q=$abc$37075$new_n1307_
.subckt mx3_x2 cmd0=$abc$37075$new_n1146_ cmd1=$abc$37075$new_n1138_ i0=fifo[0][3] i1=$abc$37075$new_n1307_ i2=$abc$37075$new_n1300_ q=$0\data_out[31:0][3]
.subckt mx2_x2 cmd=read_pointer[2] i0=fifo[8][4] i1=fifo[12][4] q=$abc$37075$new_n1309_
.subckt mx3_x2 cmd0=read_pointer[0] cmd1=read_pointer[2] i0=$abc$37075$new_n1309_ i1=fifo[13][4] i2=fifo[9][4] q=$abc$37075$new_n1310_
.subckt mx2_x2 cmd=read_pointer[2] i0=fifo[10][4] i1=fifo[14][4] q=$abc$37075$new_n1311_
.subckt mx3_x2 cmd0=read_pointer[0] cmd1=read_pointer[2] i0=$abc$37075$new_n1311_ i1=fifo[15][4] i2=fifo[11][4] q=$abc$37075$new_n1312_
.subckt o2_x2 i0=$abc$37075$new_n1312_ i1=$abc$37075$new_n1138_ q=$abc$37075$new_n1313_
.subckt ao22_x2 i0=$abc$37075$new_n1310_ i1=read_pointer[1] i2=read_pointer[3] q=$abc$37075$new_n1314_
.subckt a2_x2 i0=$abc$37075$new_n1314_ i1=$abc$37075$new_n1313_ q=$abc$37075$new_n1315_
.subckt o2_x2 i0=fifo[2][4] i1=read_pointer[2] q=$abc$37075$new_n1316_
.subckt nand2_x0 i0=$abc$37075$new_n1148_ i1=read_pointer[2] nq=$abc$37075$new_n1317_
.subckt a2_x2 i0=$abc$37075$new_n1316_ i1=$abc$37075$new_n1139_ q=$abc$37075$new_n1318_
.subckt ao22_x2 i0=read_pointer[2] i1=fifo[3][4] i2=read_pointer[0] q=$abc$37075$new_n1319_
.subckt ao22_x2 i0=$abc$37075$new_n1137_ i1=fifo[7][4] i2=$abc$37075$new_n1319_ q=$abc$37075$new_n1320_
.subckt oa22_x2 i0=$abc$37075$new_n1317_ i1=$abc$37075$new_n1318_ i2=$abc$37075$new_n1320_ q=$abc$37075$new_n1321_
.subckt mx2_x2 cmd=read_pointer[2] i0=fifo[0][4] i1=fifo[4][4] q=$abc$37075$new_n1322_
.subckt mx3_x2 cmd0=read_pointer[0] cmd1=read_pointer[2] i0=$abc$37075$new_n1322_ i1=fifo[5][4] i2=fifo[1][4] q=$abc$37075$new_n1323_
.subckt ao22_x2 i0=$abc$37075$new_n1323_ i1=read_pointer[1] i2=$abc$37075$new_n1136_ q=$abc$37075$new_n1324_
.subckt ao22_x2 i0=$abc$37075$new_n1138_ i1=$abc$37075$new_n1321_ i2=$abc$37075$new_n1324_ q=$abc$37075$new_n1325_
.subckt o2_x2 i0=$abc$37075$new_n1325_ i1=$abc$37075$new_n1315_ q=$abc$37075$new_n1326_
.subckt mx2_x2 cmd=clear i0=$abc$37075$new_n1326_ i1=fifo[0][4] q=$0\data_out[31:0][4]
.subckt mx2_x2 cmd=read_pointer[2] i0=fifo[8][5] i1=fifo[12][5] q=$abc$37075$new_n1328_
.subckt mx3_x2 cmd0=read_pointer[0] cmd1=read_pointer[2] i0=$abc$37075$new_n1328_ i1=fifo[13][5] i2=fifo[9][5] q=$abc$37075$new_n1329_
.subckt mx2_x2 cmd=read_pointer[2] i0=fifo[10][5] i1=fifo[14][5] q=$abc$37075$new_n1330_
.subckt mx3_x2 cmd0=read_pointer[0] cmd1=read_pointer[2] i0=$abc$37075$new_n1330_ i1=fifo[15][5] i2=fifo[11][5] q=$abc$37075$new_n1331_
.subckt o2_x2 i0=$abc$37075$new_n1331_ i1=$abc$37075$new_n1138_ q=$abc$37075$new_n1332_
.subckt ao22_x2 i0=$abc$37075$new_n1329_ i1=read_pointer[1] i2=read_pointer[3] q=$abc$37075$new_n1333_
.subckt a2_x2 i0=$abc$37075$new_n1333_ i1=$abc$37075$new_n1332_ q=$abc$37075$new_n1334_
.subckt o2_x2 i0=fifo[2][5] i1=read_pointer[2] q=$abc$37075$new_n1335_
.subckt nand2_x0 i0=$abc$37075$new_n1149_ i1=read_pointer[2] nq=$abc$37075$new_n1336_
.subckt a2_x2 i0=$abc$37075$new_n1335_ i1=$abc$37075$new_n1139_ q=$abc$37075$new_n1337_
.subckt ao22_x2 i0=read_pointer[2] i1=fifo[3][5] i2=read_pointer[0] q=$abc$37075$new_n1338_
.subckt ao22_x2 i0=$abc$37075$new_n1137_ i1=fifo[7][5] i2=$abc$37075$new_n1338_ q=$abc$37075$new_n1339_
.subckt oa22_x2 i0=$abc$37075$new_n1336_ i1=$abc$37075$new_n1337_ i2=$abc$37075$new_n1339_ q=$abc$37075$new_n1340_
.subckt mx2_x2 cmd=read_pointer[2] i0=fifo[0][5] i1=fifo[4][5] q=$abc$37075$new_n1341_
.subckt mx3_x2 cmd0=read_pointer[0] cmd1=read_pointer[2] i0=$abc$37075$new_n1341_ i1=fifo[5][5] i2=fifo[1][5] q=$abc$37075$new_n1342_
.subckt ao22_x2 i0=$abc$37075$new_n1342_ i1=read_pointer[1] i2=$abc$37075$new_n1136_ q=$abc$37075$new_n1343_
.subckt ao22_x2 i0=$abc$37075$new_n1138_ i1=$abc$37075$new_n1340_ i2=$abc$37075$new_n1343_ q=$abc$37075$new_n1344_
.subckt o2_x2 i0=$abc$37075$new_n1344_ i1=$abc$37075$new_n1334_ q=$abc$37075$new_n1345_
.subckt mx2_x2 cmd=clear i0=$abc$37075$new_n1345_ i1=fifo[0][5] q=$0\data_out[31:0][5]
.subckt mx2_x2 cmd=read_pointer[2] i0=fifo[8][6] i1=fifo[12][6] q=$abc$37075$new_n1347_
.subckt mx3_x2 cmd0=read_pointer[0] cmd1=read_pointer[2] i0=$abc$37075$new_n1347_ i1=fifo[13][6] i2=fifo[9][6] q=$abc$37075$new_n1348_
.subckt mx2_x2 cmd=read_pointer[2] i0=fifo[10][6] i1=fifo[14][6] q=$abc$37075$new_n1349_
.subckt mx3_x2 cmd0=read_pointer[0] cmd1=read_pointer[2] i0=$abc$37075$new_n1349_ i1=fifo[15][6] i2=fifo[11][6] q=$abc$37075$new_n1350_
.subckt o2_x2 i0=$abc$37075$new_n1350_ i1=$abc$37075$new_n1138_ q=$abc$37075$new_n1351_
.subckt ao22_x2 i0=$abc$37075$new_n1348_ i1=read_pointer[1] i2=read_pointer[3] q=$abc$37075$new_n1352_
.subckt a2_x2 i0=$abc$37075$new_n1352_ i1=$abc$37075$new_n1351_ q=$abc$37075$new_n1353_
.subckt o2_x2 i0=fifo[2][6] i1=read_pointer[2] q=$abc$37075$new_n1354_
.subckt nand2_x0 i0=$abc$37075$new_n1150_ i1=read_pointer[2] nq=$abc$37075$new_n1355_
.subckt a2_x2 i0=$abc$37075$new_n1354_ i1=$abc$37075$new_n1139_ q=$abc$37075$new_n1356_
.subckt ao22_x2 i0=read_pointer[2] i1=fifo[3][6] i2=read_pointer[0] q=$abc$37075$new_n1357_
.subckt ao22_x2 i0=$abc$37075$new_n1137_ i1=fifo[7][6] i2=$abc$37075$new_n1357_ q=$abc$37075$new_n1358_
.subckt oa22_x2 i0=$abc$37075$new_n1355_ i1=$abc$37075$new_n1356_ i2=$abc$37075$new_n1358_ q=$abc$37075$new_n1359_
.subckt mx2_x2 cmd=read_pointer[2] i0=fifo[0][6] i1=fifo[4][6] q=$abc$37075$new_n1360_
.subckt mx3_x2 cmd0=read_pointer[0] cmd1=read_pointer[2] i0=$abc$37075$new_n1360_ i1=fifo[5][6] i2=fifo[1][6] q=$abc$37075$new_n1361_
.subckt ao22_x2 i0=$abc$37075$new_n1361_ i1=read_pointer[1] i2=$abc$37075$new_n1136_ q=$abc$37075$new_n1362_
.subckt ao22_x2 i0=$abc$37075$new_n1138_ i1=$abc$37075$new_n1359_ i2=$abc$37075$new_n1362_ q=$abc$37075$new_n1363_
.subckt o2_x2 i0=$abc$37075$new_n1363_ i1=$abc$37075$new_n1353_ q=$abc$37075$new_n1364_
.subckt mx2_x2 cmd=clear i0=$abc$37075$new_n1364_ i1=fifo[0][6] q=$0\data_out[31:0][6]
.subckt mx2_x2 cmd=read_pointer[2] i0=fifo[8][7] i1=fifo[12][7] q=$abc$37075$new_n1366_
.subckt mx3_x2 cmd0=read_pointer[0] cmd1=read_pointer[2] i0=$abc$37075$new_n1366_ i1=fifo[13][7] i2=fifo[9][7] q=$abc$37075$new_n1367_
.subckt mx2_x2 cmd=read_pointer[2] i0=fifo[10][7] i1=fifo[14][7] q=$abc$37075$new_n1368_
.subckt mx3_x2 cmd0=read_pointer[0] cmd1=read_pointer[2] i0=$abc$37075$new_n1368_ i1=fifo[15][7] i2=fifo[11][7] q=$abc$37075$new_n1369_
.subckt o2_x2 i0=$abc$37075$new_n1369_ i1=$abc$37075$new_n1138_ q=$abc$37075$new_n1370_
.subckt ao22_x2 i0=$abc$37075$new_n1367_ i1=read_pointer[1] i2=read_pointer[3] q=$abc$37075$new_n1371_
.subckt a2_x2 i0=$abc$37075$new_n1371_ i1=$abc$37075$new_n1370_ q=$abc$37075$new_n1372_
.subckt o2_x2 i0=fifo[2][7] i1=read_pointer[2] q=$abc$37075$new_n1373_
.subckt nand2_x0 i0=$abc$37075$new_n1151_ i1=read_pointer[2] nq=$abc$37075$new_n1374_
.subckt a2_x2 i0=$abc$37075$new_n1373_ i1=$abc$37075$new_n1139_ q=$abc$37075$new_n1375_
.subckt ao22_x2 i0=read_pointer[2] i1=fifo[3][7] i2=read_pointer[0] q=$abc$37075$new_n1376_
.subckt ao22_x2 i0=$abc$37075$new_n1137_ i1=fifo[7][7] i2=$abc$37075$new_n1376_ q=$abc$37075$new_n1377_
.subckt oa22_x2 i0=$abc$37075$new_n1374_ i1=$abc$37075$new_n1375_ i2=$abc$37075$new_n1377_ q=$abc$37075$new_n1378_
.subckt mx2_x2 cmd=read_pointer[2] i0=fifo[0][7] i1=fifo[4][7] q=$abc$37075$new_n1379_
.subckt mx3_x2 cmd0=read_pointer[0] cmd1=read_pointer[2] i0=$abc$37075$new_n1379_ i1=fifo[5][7] i2=fifo[1][7] q=$abc$37075$new_n1380_
.subckt ao22_x2 i0=$abc$37075$new_n1380_ i1=read_pointer[1] i2=$abc$37075$new_n1136_ q=$abc$37075$new_n1381_
.subckt ao22_x2 i0=$abc$37075$new_n1138_ i1=$abc$37075$new_n1378_ i2=$abc$37075$new_n1381_ q=$abc$37075$new_n1382_
.subckt o2_x2 i0=$abc$37075$new_n1382_ i1=$abc$37075$new_n1372_ q=$abc$37075$new_n1383_
.subckt mx2_x2 cmd=clear i0=$abc$37075$new_n1383_ i1=fifo[0][7] q=$0\data_out[31:0][7]
.subckt mx2_x2 cmd=read_pointer[2] i0=fifo[8][8] i1=fifo[12][8] q=$abc$37075$new_n1385_
.subckt mx3_x2 cmd0=read_pointer[0] cmd1=read_pointer[2] i0=$abc$37075$new_n1385_ i1=fifo[13][8] i2=fifo[9][8] q=$abc$37075$new_n1386_
.subckt mx2_x2 cmd=read_pointer[2] i0=fifo[10][8] i1=fifo[14][8] q=$abc$37075$new_n1387_
.subckt mx3_x2 cmd0=read_pointer[0] cmd1=read_pointer[2] i0=$abc$37075$new_n1387_ i1=fifo[15][8] i2=fifo[11][8] q=$abc$37075$new_n1388_
.subckt o2_x2 i0=$abc$37075$new_n1388_ i1=$abc$37075$new_n1138_ q=$abc$37075$new_n1389_
.subckt ao22_x2 i0=$abc$37075$new_n1386_ i1=read_pointer[1] i2=read_pointer[3] q=$abc$37075$new_n1390_
.subckt a2_x2 i0=$abc$37075$new_n1390_ i1=$abc$37075$new_n1389_ q=$abc$37075$new_n1391_
.subckt o2_x2 i0=fifo[2][8] i1=read_pointer[2] q=$abc$37075$new_n1392_
.subckt nand2_x0 i0=$abc$37075$new_n1152_ i1=read_pointer[2] nq=$abc$37075$new_n1393_
.subckt a2_x2 i0=$abc$37075$new_n1392_ i1=$abc$37075$new_n1139_ q=$abc$37075$new_n1394_
.subckt ao22_x2 i0=read_pointer[2] i1=fifo[3][8] i2=read_pointer[0] q=$abc$37075$new_n1395_
.subckt ao22_x2 i0=$abc$37075$new_n1137_ i1=fifo[7][8] i2=$abc$37075$new_n1395_ q=$abc$37075$new_n1396_
.subckt oa22_x2 i0=$abc$37075$new_n1393_ i1=$abc$37075$new_n1394_ i2=$abc$37075$new_n1396_ q=$abc$37075$new_n1397_
.subckt mx2_x2 cmd=read_pointer[2] i0=fifo[0][8] i1=fifo[4][8] q=$abc$37075$new_n1398_
.subckt mx3_x2 cmd0=read_pointer[0] cmd1=read_pointer[2] i0=$abc$37075$new_n1398_ i1=fifo[5][8] i2=fifo[1][8] q=$abc$37075$new_n1399_
.subckt ao22_x2 i0=$abc$37075$new_n1399_ i1=read_pointer[1] i2=$abc$37075$new_n1136_ q=$abc$37075$new_n1400_
.subckt ao22_x2 i0=$abc$37075$new_n1138_ i1=$abc$37075$new_n1397_ i2=$abc$37075$new_n1400_ q=$abc$37075$new_n1401_
.subckt o2_x2 i0=$abc$37075$new_n1401_ i1=$abc$37075$new_n1391_ q=$abc$37075$new_n1402_
.subckt mx2_x2 cmd=clear i0=$abc$37075$new_n1402_ i1=fifo[0][8] q=$0\data_out[31:0][8]
.subckt mx2_x2 cmd=read_pointer[2] i0=fifo[10][9] i1=fifo[14][9] q=$abc$37075$new_n1404_
.subckt mx2_x2 cmd=read_pointer[2] i0=fifo[11][9] i1=fifo[15][9] q=$abc$37075$new_n1405_
.subckt mx2_x2 cmd=$abc$37075$new_n1139_ i0=$abc$37075$new_n1405_ i1=$abc$37075$new_n1404_ q=$abc$37075$new_n1406_
.subckt mx2_x2 cmd=read_pointer[2] i0=fifo[3][9] i1=fifo[7][9] q=$abc$37075$new_n1407_
.subckt mx2_x2 cmd=read_pointer[2] i0=fifo[2][9] i1=fifo[6][9] q=$abc$37075$new_n1408_
.subckt mx2_x2 cmd=read_pointer[0] i0=$abc$37075$new_n1408_ i1=$abc$37075$new_n1407_ q=$abc$37075$new_n1409_
.subckt mx2_x2 cmd=read_pointer[3] i0=$abc$37075$new_n1409_ i1=$abc$37075$new_n1406_ q=$abc$37075$new_n1410_
.subckt mx2_x2 cmd=read_pointer[2] i0=fifo[9][9] i1=fifo[13][9] q=$abc$37075$new_n1411_
.subckt mx2_x2 cmd=read_pointer[2] i0=fifo[8][9] i1=fifo[12][9] q=$abc$37075$new_n1412_
.subckt mx2_x2 cmd=read_pointer[0] i0=$abc$37075$new_n1412_ i1=$abc$37075$new_n1411_ q=$abc$37075$new_n1413_
.subckt mx2_x2 cmd=read_pointer[2] i0=fifo[0][9] i1=fifo[4][9] q=$abc$37075$new_n1414_
.subckt mx2_x2 cmd=read_pointer[2] i0=fifo[1][9] i1=fifo[5][9] q=$abc$37075$new_n1415_
.subckt mx2_x2 cmd=$abc$37075$new_n1139_ i0=$abc$37075$new_n1415_ i1=$abc$37075$new_n1414_ q=$abc$37075$new_n1416_
.subckt mx2_x2 cmd=read_pointer[3] i0=$abc$37075$new_n1416_ i1=$abc$37075$new_n1413_ q=$abc$37075$new_n1417_
.subckt mx3_x2 cmd0=$abc$37075$new_n1146_ cmd1=$abc$37075$new_n1138_ i0=fifo[0][9] i1=$abc$37075$new_n1417_ i2=$abc$37075$new_n1410_ q=$0\data_out[31:0][9]
.subckt mx2_x2 cmd=read_pointer[2] i0=fifo[2][10] i1=fifo[6][10] q=$abc$37075$new_n1419_
.subckt mx2_x2 cmd=read_pointer[2] i0=fifo[3][10] i1=fifo[7][10] q=$abc$37075$new_n1420_
.subckt mx2_x2 cmd=$abc$37075$new_n1139_ i0=$abc$37075$new_n1420_ i1=$abc$37075$new_n1419_ q=$abc$37075$new_n1421_
.subckt mx2_x2 cmd=read_pointer[2] i0=fifo[10][10] i1=fifo[14][10] q=$abc$37075$new_n1422_
.subckt mx3_x2 cmd0=read_pointer[0] cmd1=read_pointer[2] i0=$abc$37075$new_n1422_ i1=fifo[15][10] i2=fifo[11][10] q=$abc$37075$new_n1423_
.subckt mx2_x2 cmd=$abc$37075$new_n1136_ i0=$abc$37075$new_n1423_ i1=$abc$37075$new_n1421_ q=$abc$37075$new_n1424_
.subckt mx2_x2 cmd=read_pointer[2] i0=fifo[0][10] i1=fifo[4][10] q=$abc$37075$new_n1425_
.subckt mx2_x2 cmd=read_pointer[2] i0=fifo[1][10] i1=fifo[5][10] q=$abc$37075$new_n1426_
.subckt mx2_x2 cmd=$abc$37075$new_n1139_ i0=$abc$37075$new_n1426_ i1=$abc$37075$new_n1425_ q=$abc$37075$new_n1427_
.subckt mx2_x2 cmd=read_pointer[2] i0=fifo[8][10] i1=fifo[12][10] q=$abc$37075$new_n1428_
.subckt mx3_x2 cmd0=read_pointer[0] cmd1=read_pointer[2] i0=$abc$37075$new_n1428_ i1=fifo[13][10] i2=fifo[9][10] q=$abc$37075$new_n1429_
.subckt mx2_x2 cmd=$abc$37075$new_n1136_ i0=$abc$37075$new_n1429_ i1=$abc$37075$new_n1427_ q=$abc$37075$new_n1430_
.subckt mx3_x2 cmd0=$abc$37075$new_n1146_ cmd1=$abc$37075$new_n1138_ i0=fifo[0][10] i1=$abc$37075$new_n1430_ i2=$abc$37075$new_n1424_ q=$0\data_out[31:0][10]
.subckt mx2_x2 cmd=read_pointer[2] i0=fifo[8][11] i1=fifo[12][11] q=$abc$37075$new_n1432_
.subckt mx3_x2 cmd0=read_pointer[0] cmd1=read_pointer[2] i0=$abc$37075$new_n1432_ i1=fifo[13][11] i2=fifo[9][11] q=$abc$37075$new_n1433_
.subckt mx2_x2 cmd=read_pointer[2] i0=fifo[10][11] i1=fifo[14][11] q=$abc$37075$new_n1434_
.subckt mx3_x2 cmd0=read_pointer[0] cmd1=read_pointer[2] i0=$abc$37075$new_n1434_ i1=fifo[15][11] i2=fifo[11][11] q=$abc$37075$new_n1435_
.subckt o2_x2 i0=$abc$37075$new_n1435_ i1=$abc$37075$new_n1138_ q=$abc$37075$new_n1436_
.subckt ao22_x2 i0=$abc$37075$new_n1433_ i1=read_pointer[1] i2=read_pointer[3] q=$abc$37075$new_n1437_
.subckt a2_x2 i0=$abc$37075$new_n1437_ i1=$abc$37075$new_n1436_ q=$abc$37075$new_n1438_
.subckt o2_x2 i0=fifo[2][11] i1=read_pointer[2] q=$abc$37075$new_n1439_
.subckt nand2_x0 i0=$abc$37075$new_n1153_ i1=read_pointer[2] nq=$abc$37075$new_n1440_
.subckt a2_x2 i0=$abc$37075$new_n1439_ i1=$abc$37075$new_n1139_ q=$abc$37075$new_n1441_
.subckt ao22_x2 i0=read_pointer[2] i1=fifo[3][11] i2=read_pointer[0] q=$abc$37075$new_n1442_
.subckt ao22_x2 i0=$abc$37075$new_n1137_ i1=fifo[7][11] i2=$abc$37075$new_n1442_ q=$abc$37075$new_n1443_
.subckt oa22_x2 i0=$abc$37075$new_n1440_ i1=$abc$37075$new_n1441_ i2=$abc$37075$new_n1443_ q=$abc$37075$new_n1444_
.subckt mx2_x2 cmd=read_pointer[2] i0=fifo[0][11] i1=fifo[4][11] q=$abc$37075$new_n1445_
.subckt mx3_x2 cmd0=read_pointer[0] cmd1=read_pointer[2] i0=$abc$37075$new_n1445_ i1=fifo[5][11] i2=fifo[1][11] q=$abc$37075$new_n1446_
.subckt ao22_x2 i0=$abc$37075$new_n1446_ i1=read_pointer[1] i2=$abc$37075$new_n1136_ q=$abc$37075$new_n1447_
.subckt ao22_x2 i0=$abc$37075$new_n1138_ i1=$abc$37075$new_n1444_ i2=$abc$37075$new_n1447_ q=$abc$37075$new_n1448_
.subckt o2_x2 i0=$abc$37075$new_n1448_ i1=$abc$37075$new_n1438_ q=$abc$37075$new_n1449_
.subckt mx2_x2 cmd=clear i0=$abc$37075$new_n1449_ i1=fifo[0][11] q=$0\data_out[31:0][11]
.subckt ao22_x2 i0=read_pointer[2] i1=fifo[3][12] i2=read_pointer[0] q=$abc$37075$new_n1451_
.subckt ao22_x2 i0=$abc$37075$new_n1137_ i1=fifo[7][12] i2=$abc$37075$new_n1451_ q=$abc$37075$new_n1452_
.subckt o2_x2 i0=fifo[2][12] i1=read_pointer[2] q=$abc$37075$new_n1453_
.subckt ao22_x2 i0=$abc$37075$new_n1137_ i1=fifo[6][12] i2=$abc$37075$new_n1139_ q=$abc$37075$new_n1454_
.subckt oa22_x2 i0=$abc$37075$new_n1454_ i1=$abc$37075$new_n1453_ i2=$abc$37075$new_n1452_ q=$abc$37075$new_n1455_
.subckt mx2_x2 cmd=read_pointer[2] i0=fifo[0][12] i1=fifo[4][12] q=$abc$37075$new_n1456_
.subckt mx3_x2 cmd0=read_pointer[0] cmd1=read_pointer[2] i0=$abc$37075$new_n1456_ i1=fifo[5][12] i2=fifo[1][12] q=$abc$37075$new_n1457_
.subckt mx2_x2 cmd=read_pointer[2] i0=fifo[11][12] i1=fifo[15][12] q=$abc$37075$new_n1458_
.subckt mx2_x2 cmd=read_pointer[2] i0=fifo[9][12] i1=fifo[13][12] q=$abc$37075$new_n1459_
.subckt mx2_x2 cmd=read_pointer[1] i0=$abc$37075$new_n1459_ i1=$abc$37075$new_n1458_ q=$abc$37075$new_n1460_
.subckt mx2_x2 cmd=read_pointer[2] i0=fifo[10][12] i1=fifo[14][12] q=$abc$37075$new_n1461_
.subckt mx2_x2 cmd=read_pointer[2] i0=fifo[8][12] i1=fifo[12][12] q=$abc$37075$new_n1462_
.subckt mx2_x2 cmd=read_pointer[1] i0=$abc$37075$new_n1462_ i1=$abc$37075$new_n1461_ q=$abc$37075$new_n1463_
.subckt mx2_x2 cmd=read_pointer[0] i0=$abc$37075$new_n1463_ i1=$abc$37075$new_n1460_ q=$abc$37075$new_n1464_
.subckt mx3_x2 cmd0=$abc$37075$new_n1136_ cmd1=$abc$37075$new_n1138_ i0=$abc$37075$new_n1464_ i1=$abc$37075$new_n1457_ i2=$abc$37075$new_n1455_ q=$abc$37075$new_n1465_
.subckt mx2_x2 cmd=clear i0=$abc$37075$new_n1465_ i1=fifo[0][12] q=$0\data_out[31:0][12]
.subckt mx2_x2 cmd=read_pointer[2] i0=fifo[8][13] i1=fifo[12][13] q=$abc$37075$new_n1467_
.subckt mx3_x2 cmd0=read_pointer[0] cmd1=read_pointer[2] i0=$abc$37075$new_n1467_ i1=fifo[13][13] i2=fifo[9][13] q=$abc$37075$new_n1468_
.subckt mx2_x2 cmd=read_pointer[2] i0=fifo[10][13] i1=fifo[14][13] q=$abc$37075$new_n1469_
.subckt mx3_x2 cmd0=read_pointer[0] cmd1=read_pointer[2] i0=$abc$37075$new_n1469_ i1=fifo[15][13] i2=fifo[11][13] q=$abc$37075$new_n1470_
.subckt o2_x2 i0=$abc$37075$new_n1470_ i1=$abc$37075$new_n1138_ q=$abc$37075$new_n1471_
.subckt ao22_x2 i0=$abc$37075$new_n1468_ i1=read_pointer[1] i2=read_pointer[3] q=$abc$37075$new_n1472_
.subckt a2_x2 i0=$abc$37075$new_n1472_ i1=$abc$37075$new_n1471_ q=$abc$37075$new_n1473_
.subckt o2_x2 i0=fifo[2][13] i1=read_pointer[2] q=$abc$37075$new_n1474_
.subckt nand2_x0 i0=$abc$37075$new_n1154_ i1=read_pointer[2] nq=$abc$37075$new_n1475_
.subckt a2_x2 i0=$abc$37075$new_n1474_ i1=$abc$37075$new_n1139_ q=$abc$37075$new_n1476_
.subckt ao22_x2 i0=read_pointer[2] i1=fifo[3][13] i2=read_pointer[0] q=$abc$37075$new_n1477_
.subckt ao22_x2 i0=$abc$37075$new_n1137_ i1=fifo[7][13] i2=$abc$37075$new_n1477_ q=$abc$37075$new_n1478_
.subckt oa22_x2 i0=$abc$37075$new_n1475_ i1=$abc$37075$new_n1476_ i2=$abc$37075$new_n1478_ q=$abc$37075$new_n1479_
.subckt mx2_x2 cmd=read_pointer[2] i0=fifo[0][13] i1=fifo[4][13] q=$abc$37075$new_n1480_
.subckt mx3_x2 cmd0=read_pointer[0] cmd1=read_pointer[2] i0=$abc$37075$new_n1480_ i1=fifo[5][13] i2=fifo[1][13] q=$abc$37075$new_n1481_
.subckt ao22_x2 i0=$abc$37075$new_n1481_ i1=read_pointer[1] i2=$abc$37075$new_n1136_ q=$abc$37075$new_n1482_
.subckt ao22_x2 i0=$abc$37075$new_n1138_ i1=$abc$37075$new_n1479_ i2=$abc$37075$new_n1482_ q=$abc$37075$new_n1483_
.subckt o2_x2 i0=$abc$37075$new_n1483_ i1=$abc$37075$new_n1473_ q=$abc$37075$new_n1484_
.subckt mx2_x2 cmd=clear i0=$abc$37075$new_n1484_ i1=fifo[0][13] q=$0\data_out[31:0][13]
.subckt mx2_x2 cmd=read_pointer[2] i0=fifo[8][14] i1=fifo[12][14] q=$abc$37075$new_n1486_
.subckt mx3_x2 cmd0=read_pointer[0] cmd1=read_pointer[2] i0=$abc$37075$new_n1486_ i1=fifo[13][14] i2=fifo[9][14] q=$abc$37075$new_n1487_
.subckt mx2_x2 cmd=read_pointer[2] i0=fifo[10][14] i1=fifo[14][14] q=$abc$37075$new_n1488_
.subckt mx3_x2 cmd0=read_pointer[0] cmd1=read_pointer[2] i0=$abc$37075$new_n1488_ i1=fifo[15][14] i2=fifo[11][14] q=$abc$37075$new_n1489_
.subckt o2_x2 i0=$abc$37075$new_n1489_ i1=$abc$37075$new_n1138_ q=$abc$37075$new_n1490_
.subckt ao22_x2 i0=$abc$37075$new_n1487_ i1=read_pointer[1] i2=read_pointer[3] q=$abc$37075$new_n1491_
.subckt a2_x2 i0=$abc$37075$new_n1491_ i1=$abc$37075$new_n1490_ q=$abc$37075$new_n1492_
.subckt o2_x2 i0=fifo[2][14] i1=read_pointer[2] q=$abc$37075$new_n1493_
.subckt nand2_x0 i0=$abc$37075$new_n1155_ i1=read_pointer[2] nq=$abc$37075$new_n1494_
.subckt a2_x2 i0=$abc$37075$new_n1493_ i1=$abc$37075$new_n1139_ q=$abc$37075$new_n1495_
.subckt ao22_x2 i0=read_pointer[2] i1=fifo[3][14] i2=read_pointer[0] q=$abc$37075$new_n1496_
.subckt ao22_x2 i0=$abc$37075$new_n1137_ i1=fifo[7][14] i2=$abc$37075$new_n1496_ q=$abc$37075$new_n1497_
.subckt oa22_x2 i0=$abc$37075$new_n1494_ i1=$abc$37075$new_n1495_ i2=$abc$37075$new_n1497_ q=$abc$37075$new_n1498_
.subckt mx2_x2 cmd=read_pointer[2] i0=fifo[0][14] i1=fifo[4][14] q=$abc$37075$new_n1499_
.subckt mx3_x2 cmd0=read_pointer[0] cmd1=read_pointer[2] i0=$abc$37075$new_n1499_ i1=fifo[5][14] i2=fifo[1][14] q=$abc$37075$new_n1500_
.subckt ao22_x2 i0=$abc$37075$new_n1500_ i1=read_pointer[1] i2=$abc$37075$new_n1136_ q=$abc$37075$new_n1501_
.subckt ao22_x2 i0=$abc$37075$new_n1138_ i1=$abc$37075$new_n1498_ i2=$abc$37075$new_n1501_ q=$abc$37075$new_n1502_
.subckt o2_x2 i0=$abc$37075$new_n1502_ i1=$abc$37075$new_n1492_ q=$abc$37075$new_n1503_
.subckt mx2_x2 cmd=clear i0=$abc$37075$new_n1503_ i1=fifo[0][14] q=$0\data_out[31:0][14]
.subckt mx2_x2 cmd=read_pointer[2] i0=fifo[10][15] i1=fifo[14][15] q=$abc$37075$new_n1505_
.subckt mx2_x2 cmd=read_pointer[2] i0=fifo[11][15] i1=fifo[15][15] q=$abc$37075$new_n1506_
.subckt mx2_x2 cmd=$abc$37075$new_n1139_ i0=$abc$37075$new_n1506_ i1=$abc$37075$new_n1505_ q=$abc$37075$new_n1507_
.subckt mx2_x2 cmd=read_pointer[2] i0=fifo[3][15] i1=fifo[7][15] q=$abc$37075$new_n1508_
.subckt mx2_x2 cmd=read_pointer[2] i0=fifo[2][15] i1=fifo[6][15] q=$abc$37075$new_n1509_
.subckt mx2_x2 cmd=read_pointer[0] i0=$abc$37075$new_n1509_ i1=$abc$37075$new_n1508_ q=$abc$37075$new_n1510_
.subckt mx2_x2 cmd=read_pointer[3] i0=$abc$37075$new_n1510_ i1=$abc$37075$new_n1507_ q=$abc$37075$new_n1511_
.subckt mx2_x2 cmd=read_pointer[2] i0=fifo[9][15] i1=fifo[13][15] q=$abc$37075$new_n1512_
.subckt mx2_x2 cmd=read_pointer[2] i0=fifo[8][15] i1=fifo[12][15] q=$abc$37075$new_n1513_
.subckt mx2_x2 cmd=read_pointer[0] i0=$abc$37075$new_n1513_ i1=$abc$37075$new_n1512_ q=$abc$37075$new_n1514_
.subckt mx2_x2 cmd=read_pointer[2] i0=fifo[0][15] i1=fifo[4][15] q=$abc$37075$new_n1515_
.subckt mx2_x2 cmd=read_pointer[2] i0=fifo[1][15] i1=fifo[5][15] q=$abc$37075$new_n1516_
.subckt mx2_x2 cmd=$abc$37075$new_n1139_ i0=$abc$37075$new_n1516_ i1=$abc$37075$new_n1515_ q=$abc$37075$new_n1517_
.subckt mx2_x2 cmd=read_pointer[3] i0=$abc$37075$new_n1517_ i1=$abc$37075$new_n1514_ q=$abc$37075$new_n1518_
.subckt mx3_x2 cmd0=$abc$37075$new_n1146_ cmd1=$abc$37075$new_n1138_ i0=fifo[0][15] i1=$abc$37075$new_n1518_ i2=$abc$37075$new_n1511_ q=$0\data_out[31:0][15]
.subckt mx2_x2 cmd=read_pointer[2] i0=fifo[8][16] i1=fifo[12][16] q=$abc$37075$new_n1520_
.subckt mx3_x2 cmd0=read_pointer[0] cmd1=read_pointer[2] i0=$abc$37075$new_n1520_ i1=fifo[13][16] i2=fifo[9][16] q=$abc$37075$new_n1521_
.subckt mx2_x2 cmd=read_pointer[2] i0=fifo[10][16] i1=fifo[14][16] q=$abc$37075$new_n1522_
.subckt mx3_x2 cmd0=read_pointer[0] cmd1=read_pointer[2] i0=$abc$37075$new_n1522_ i1=fifo[15][16] i2=fifo[11][16] q=$abc$37075$new_n1523_
.subckt o2_x2 i0=$abc$37075$new_n1523_ i1=$abc$37075$new_n1138_ q=$abc$37075$new_n1524_
.subckt ao22_x2 i0=$abc$37075$new_n1521_ i1=read_pointer[1] i2=read_pointer[3] q=$abc$37075$new_n1525_
.subckt a2_x2 i0=$abc$37075$new_n1525_ i1=$abc$37075$new_n1524_ q=$abc$37075$new_n1526_
.subckt o2_x2 i0=fifo[2][16] i1=read_pointer[2] q=$abc$37075$new_n1527_
.subckt nand2_x0 i0=$abc$37075$new_n1156_ i1=read_pointer[2] nq=$abc$37075$new_n1528_
.subckt a2_x2 i0=$abc$37075$new_n1527_ i1=$abc$37075$new_n1139_ q=$abc$37075$new_n1529_
.subckt ao22_x2 i0=read_pointer[2] i1=fifo[3][16] i2=read_pointer[0] q=$abc$37075$new_n1530_
.subckt ao22_x2 i0=$abc$37075$new_n1137_ i1=fifo[7][16] i2=$abc$37075$new_n1530_ q=$abc$37075$new_n1531_
.subckt oa22_x2 i0=$abc$37075$new_n1528_ i1=$abc$37075$new_n1529_ i2=$abc$37075$new_n1531_ q=$abc$37075$new_n1532_
.subckt mx2_x2 cmd=read_pointer[2] i0=fifo[0][16] i1=fifo[4][16] q=$abc$37075$new_n1533_
.subckt mx3_x2 cmd0=read_pointer[0] cmd1=read_pointer[2] i0=$abc$37075$new_n1533_ i1=fifo[5][16] i2=fifo[1][16] q=$abc$37075$new_n1534_
.subckt ao22_x2 i0=$abc$37075$new_n1534_ i1=read_pointer[1] i2=$abc$37075$new_n1136_ q=$abc$37075$new_n1535_
.subckt ao22_x2 i0=$abc$37075$new_n1138_ i1=$abc$37075$new_n1532_ i2=$abc$37075$new_n1535_ q=$abc$37075$new_n1536_
.subckt o2_x2 i0=$abc$37075$new_n1536_ i1=$abc$37075$new_n1526_ q=$abc$37075$new_n1537_
.subckt mx2_x2 cmd=clear i0=$abc$37075$new_n1537_ i1=fifo[0][16] q=$0\data_out[31:0][16]
.subckt mx2_x2 cmd=read_pointer[2] i0=fifo[10][17] i1=fifo[14][17] q=$abc$37075$new_n1539_
.subckt mx2_x2 cmd=read_pointer[2] i0=fifo[11][17] i1=fifo[15][17] q=$abc$37075$new_n1540_
.subckt mx2_x2 cmd=$abc$37075$new_n1139_ i0=$abc$37075$new_n1540_ i1=$abc$37075$new_n1539_ q=$abc$37075$new_n1541_
.subckt mx2_x2 cmd=read_pointer[2] i0=fifo[3][17] i1=fifo[7][17] q=$abc$37075$new_n1542_
.subckt mx2_x2 cmd=read_pointer[2] i0=fifo[2][17] i1=fifo[6][17] q=$abc$37075$new_n1543_
.subckt mx2_x2 cmd=read_pointer[0] i0=$abc$37075$new_n1543_ i1=$abc$37075$new_n1542_ q=$abc$37075$new_n1544_
.subckt mx2_x2 cmd=read_pointer[3] i0=$abc$37075$new_n1544_ i1=$abc$37075$new_n1541_ q=$abc$37075$new_n1545_
.subckt mx2_x2 cmd=read_pointer[2] i0=fifo[9][17] i1=fifo[13][17] q=$abc$37075$new_n1546_
.subckt mx2_x2 cmd=read_pointer[2] i0=fifo[8][17] i1=fifo[12][17] q=$abc$37075$new_n1547_
.subckt mx2_x2 cmd=read_pointer[0] i0=$abc$37075$new_n1547_ i1=$abc$37075$new_n1546_ q=$abc$37075$new_n1548_
.subckt mx2_x2 cmd=read_pointer[2] i0=fifo[1][17] i1=fifo[5][17] q=$abc$37075$new_n1549_
.subckt mx2_x2 cmd=read_pointer[2] i0=fifo[0][17] i1=fifo[4][17] q=$abc$37075$new_n1550_
.subckt mx2_x2 cmd=read_pointer[0] i0=$abc$37075$new_n1550_ i1=$abc$37075$new_n1549_ q=$abc$37075$new_n1551_
.subckt mx2_x2 cmd=read_pointer[3] i0=$abc$37075$new_n1551_ i1=$abc$37075$new_n1548_ q=$abc$37075$new_n1552_
.subckt mx3_x2 cmd0=$abc$37075$new_n1146_ cmd1=$abc$37075$new_n1138_ i0=fifo[0][17] i1=$abc$37075$new_n1552_ i2=$abc$37075$new_n1545_ q=$0\data_out[31:0][17]
.subckt mx2_x2 cmd=read_pointer[2] i0=fifo[2][18] i1=fifo[6][18] q=$abc$37075$new_n1554_
.subckt mx2_x2 cmd=read_pointer[2] i0=fifo[3][18] i1=fifo[7][18] q=$abc$37075$new_n1555_
.subckt mx2_x2 cmd=$abc$37075$new_n1139_ i0=$abc$37075$new_n1555_ i1=$abc$37075$new_n1554_ q=$abc$37075$new_n1556_
.subckt mx2_x2 cmd=read_pointer[2] i0=fifo[10][18] i1=fifo[14][18] q=$abc$37075$new_n1557_
.subckt mx3_x2 cmd0=read_pointer[0] cmd1=read_pointer[2] i0=$abc$37075$new_n1557_ i1=fifo[15][18] i2=fifo[11][18] q=$abc$37075$new_n1558_
.subckt mx2_x2 cmd=$abc$37075$new_n1136_ i0=$abc$37075$new_n1558_ i1=$abc$37075$new_n1556_ q=$abc$37075$new_n1559_
.subckt mx2_x2 cmd=read_pointer[2] i0=fifo[0][18] i1=fifo[4][18] q=$abc$37075$new_n1560_
.subckt mx2_x2 cmd=read_pointer[2] i0=fifo[1][18] i1=fifo[5][18] q=$abc$37075$new_n1561_
.subckt mx2_x2 cmd=$abc$37075$new_n1139_ i0=$abc$37075$new_n1561_ i1=$abc$37075$new_n1560_ q=$abc$37075$new_n1562_
.subckt mx2_x2 cmd=read_pointer[2] i0=fifo[8][18] i1=fifo[12][18] q=$abc$37075$new_n1563_
.subckt mx3_x2 cmd0=read_pointer[0] cmd1=read_pointer[2] i0=$abc$37075$new_n1563_ i1=fifo[13][18] i2=fifo[9][18] q=$abc$37075$new_n1564_
.subckt mx2_x2 cmd=$abc$37075$new_n1136_ i0=$abc$37075$new_n1564_ i1=$abc$37075$new_n1562_ q=$abc$37075$new_n1565_
.subckt mx3_x2 cmd0=$abc$37075$new_n1146_ cmd1=$abc$37075$new_n1138_ i0=fifo[0][18] i1=$abc$37075$new_n1565_ i2=$abc$37075$new_n1559_ q=$0\data_out[31:0][18]
.subckt ao22_x2 i0=read_pointer[2] i1=fifo[3][19] i2=read_pointer[0] q=$abc$37075$new_n1567_
.subckt ao22_x2 i0=$abc$37075$new_n1137_ i1=fifo[7][19] i2=$abc$37075$new_n1567_ q=$abc$37075$new_n1568_
.subckt o2_x2 i0=fifo[2][19] i1=read_pointer[2] q=$abc$37075$new_n1569_
.subckt ao22_x2 i0=$abc$37075$new_n1137_ i1=fifo[6][19] i2=$abc$37075$new_n1139_ q=$abc$37075$new_n1570_
.subckt oa22_x2 i0=$abc$37075$new_n1570_ i1=$abc$37075$new_n1569_ i2=$abc$37075$new_n1568_ q=$abc$37075$new_n1571_
.subckt mx2_x2 cmd=read_pointer[2] i0=fifo[0][19] i1=fifo[4][19] q=$abc$37075$new_n1572_
.subckt mx3_x2 cmd0=read_pointer[0] cmd1=read_pointer[2] i0=$abc$37075$new_n1572_ i1=fifo[5][19] i2=fifo[1][19] q=$abc$37075$new_n1573_
.subckt mx2_x2 cmd=read_pointer[2] i0=fifo[11][19] i1=fifo[15][19] q=$abc$37075$new_n1574_
.subckt mx2_x2 cmd=read_pointer[2] i0=fifo[9][19] i1=fifo[13][19] q=$abc$37075$new_n1575_
.subckt mx2_x2 cmd=read_pointer[1] i0=$abc$37075$new_n1575_ i1=$abc$37075$new_n1574_ q=$abc$37075$new_n1576_
.subckt mx2_x2 cmd=read_pointer[2] i0=fifo[10][19] i1=fifo[14][19] q=$abc$37075$new_n1577_
.subckt mx2_x2 cmd=read_pointer[2] i0=fifo[8][19] i1=fifo[12][19] q=$abc$37075$new_n1578_
.subckt mx2_x2 cmd=read_pointer[1] i0=$abc$37075$new_n1578_ i1=$abc$37075$new_n1577_ q=$abc$37075$new_n1579_
.subckt mx2_x2 cmd=read_pointer[0] i0=$abc$37075$new_n1579_ i1=$abc$37075$new_n1576_ q=$abc$37075$new_n1580_
.subckt mx3_x2 cmd0=$abc$37075$new_n1136_ cmd1=$abc$37075$new_n1138_ i0=$abc$37075$new_n1580_ i1=$abc$37075$new_n1573_ i2=$abc$37075$new_n1571_ q=$abc$37075$new_n1581_
.subckt mx2_x2 cmd=clear i0=$abc$37075$new_n1581_ i1=fifo[0][19] q=$0\data_out[31:0][19]
.subckt mx2_x2 cmd=read_pointer[2] i0=fifo[8][20] i1=fifo[12][20] q=$abc$37075$new_n1583_
.subckt mx3_x2 cmd0=read_pointer[0] cmd1=read_pointer[2] i0=$abc$37075$new_n1583_ i1=fifo[13][20] i2=fifo[9][20] q=$abc$37075$new_n1584_
.subckt mx2_x2 cmd=read_pointer[2] i0=fifo[10][20] i1=fifo[14][20] q=$abc$37075$new_n1585_
.subckt mx3_x2 cmd0=read_pointer[0] cmd1=read_pointer[2] i0=$abc$37075$new_n1585_ i1=fifo[15][20] i2=fifo[11][20] q=$abc$37075$new_n1586_
.subckt o2_x2 i0=$abc$37075$new_n1586_ i1=$abc$37075$new_n1138_ q=$abc$37075$new_n1587_
.subckt ao22_x2 i0=$abc$37075$new_n1584_ i1=read_pointer[1] i2=read_pointer[3] q=$abc$37075$new_n1588_
.subckt a2_x2 i0=$abc$37075$new_n1588_ i1=$abc$37075$new_n1587_ q=$abc$37075$new_n1589_
.subckt o2_x2 i0=fifo[2][20] i1=read_pointer[2] q=$abc$37075$new_n1590_
.subckt nand2_x0 i0=$abc$37075$new_n1157_ i1=read_pointer[2] nq=$abc$37075$new_n1591_
.subckt a2_x2 i0=$abc$37075$new_n1590_ i1=$abc$37075$new_n1139_ q=$abc$37075$new_n1592_
.subckt ao22_x2 i0=read_pointer[2] i1=fifo[3][20] i2=read_pointer[0] q=$abc$37075$new_n1593_
.subckt ao22_x2 i0=$abc$37075$new_n1137_ i1=fifo[7][20] i2=$abc$37075$new_n1593_ q=$abc$37075$new_n1594_
.subckt oa22_x2 i0=$abc$37075$new_n1591_ i1=$abc$37075$new_n1592_ i2=$abc$37075$new_n1594_ q=$abc$37075$new_n1595_
.subckt mx2_x2 cmd=read_pointer[2] i0=fifo[0][20] i1=fifo[4][20] q=$abc$37075$new_n1596_
.subckt mx3_x2 cmd0=read_pointer[0] cmd1=read_pointer[2] i0=$abc$37075$new_n1596_ i1=fifo[5][20] i2=fifo[1][20] q=$abc$37075$new_n1597_
.subckt ao22_x2 i0=$abc$37075$new_n1597_ i1=read_pointer[1] i2=$abc$37075$new_n1136_ q=$abc$37075$new_n1598_
.subckt ao22_x2 i0=$abc$37075$new_n1138_ i1=$abc$37075$new_n1595_ i2=$abc$37075$new_n1598_ q=$abc$37075$new_n1599_
.subckt o2_x2 i0=$abc$37075$new_n1599_ i1=$abc$37075$new_n1589_ q=$abc$37075$new_n1600_
.subckt mx2_x2 cmd=clear i0=$abc$37075$new_n1600_ i1=fifo[0][20] q=$0\data_out[31:0][20]
.subckt ao22_x2 i0=read_pointer[2] i1=fifo[3][21] i2=read_pointer[0] q=$abc$37075$new_n1602_
.subckt ao22_x2 i0=$abc$37075$new_n1137_ i1=fifo[7][21] i2=$abc$37075$new_n1602_ q=$abc$37075$new_n1603_
.subckt o2_x2 i0=fifo[2][21] i1=read_pointer[2] q=$abc$37075$new_n1604_
.subckt ao22_x2 i0=$abc$37075$new_n1137_ i1=fifo[6][21] i2=$abc$37075$new_n1139_ q=$abc$37075$new_n1605_
.subckt oa22_x2 i0=$abc$37075$new_n1605_ i1=$abc$37075$new_n1604_ i2=$abc$37075$new_n1603_ q=$abc$37075$new_n1606_
.subckt mx2_x2 cmd=read_pointer[2] i0=fifo[0][21] i1=fifo[4][21] q=$abc$37075$new_n1607_
.subckt mx3_x2 cmd0=read_pointer[0] cmd1=read_pointer[2] i0=$abc$37075$new_n1607_ i1=fifo[5][21] i2=fifo[1][21] q=$abc$37075$new_n1608_
.subckt mx2_x2 cmd=read_pointer[2] i0=fifo[11][21] i1=fifo[15][21] q=$abc$37075$new_n1609_
.subckt mx2_x2 cmd=read_pointer[2] i0=fifo[9][21] i1=fifo[13][21] q=$abc$37075$new_n1610_
.subckt mx2_x2 cmd=read_pointer[1] i0=$abc$37075$new_n1610_ i1=$abc$37075$new_n1609_ q=$abc$37075$new_n1611_
.subckt mx2_x2 cmd=read_pointer[2] i0=fifo[10][21] i1=fifo[14][21] q=$abc$37075$new_n1612_
.subckt mx2_x2 cmd=read_pointer[2] i0=fifo[8][21] i1=fifo[12][21] q=$abc$37075$new_n1613_
.subckt mx2_x2 cmd=read_pointer[1] i0=$abc$37075$new_n1613_ i1=$abc$37075$new_n1612_ q=$abc$37075$new_n1614_
.subckt mx2_x2 cmd=read_pointer[0] i0=$abc$37075$new_n1614_ i1=$abc$37075$new_n1611_ q=$abc$37075$new_n1615_
.subckt mx3_x2 cmd0=$abc$37075$new_n1136_ cmd1=$abc$37075$new_n1138_ i0=$abc$37075$new_n1615_ i1=$abc$37075$new_n1608_ i2=$abc$37075$new_n1606_ q=$abc$37075$new_n1616_
.subckt mx2_x2 cmd=clear i0=$abc$37075$new_n1616_ i1=fifo[0][21] q=$0\data_out[31:0][21]
.subckt mx2_x2 cmd=read_pointer[2] i0=fifo[2][22] i1=fifo[6][22] q=$abc$37075$new_n1618_
.subckt mx2_x2 cmd=read_pointer[2] i0=fifo[3][22] i1=fifo[7][22] q=$abc$37075$new_n1619_
.subckt mx2_x2 cmd=read_pointer[2] i0=fifo[10][22] i1=fifo[14][22] q=$abc$37075$new_n1620_
.subckt mx3_x2 cmd0=read_pointer[0] cmd1=read_pointer[2] i0=$abc$37075$new_n1620_ i1=fifo[15][22] i2=fifo[11][22] q=$abc$37075$new_n1621_
.subckt mx3_x2 cmd0=$abc$37075$new_n1136_ cmd1=read_pointer[0] i0=$abc$37075$new_n1621_ i1=$abc$37075$new_n1619_ i2=$abc$37075$new_n1618_ q=$abc$37075$new_n1622_
.subckt mx2_x2 cmd=read_pointer[2] i0=fifo[8][22] i1=fifo[12][22] q=$abc$37075$new_n1623_
.subckt mx3_x2 cmd0=read_pointer[0] cmd1=read_pointer[2] i0=$abc$37075$new_n1623_ i1=fifo[13][22] i2=fifo[9][22] q=$abc$37075$new_n1624_
.subckt mx2_x2 cmd=read_pointer[2] i0=fifo[0][22] i1=fifo[4][22] q=$abc$37075$new_n1625_
.subckt mx2_x2 cmd=read_pointer[2] i0=fifo[1][22] i1=fifo[5][22] q=$abc$37075$new_n1626_
.subckt mx2_x2 cmd=$abc$37075$new_n1139_ i0=$abc$37075$new_n1626_ i1=$abc$37075$new_n1625_ q=$abc$37075$new_n1627_
.subckt mx2_x2 cmd=read_pointer[3] i0=$abc$37075$new_n1627_ i1=$abc$37075$new_n1624_ q=$abc$37075$new_n1628_
.subckt mx3_x2 cmd0=$abc$37075$new_n1146_ cmd1=$abc$37075$new_n1138_ i0=fifo[0][22] i1=$abc$37075$new_n1628_ i2=$abc$37075$new_n1622_ q=$0\data_out[31:0][22]
.subckt ao22_x2 i0=read_pointer[2] i1=fifo[3][23] i2=read_pointer[0] q=$abc$37075$new_n1630_
.subckt ao22_x2 i0=$abc$37075$new_n1137_ i1=fifo[7][23] i2=$abc$37075$new_n1630_ q=$abc$37075$new_n1631_
.subckt o2_x2 i0=fifo[2][23] i1=read_pointer[2] q=$abc$37075$new_n1632_
.subckt ao22_x2 i0=$abc$37075$new_n1137_ i1=fifo[6][23] i2=$abc$37075$new_n1139_ q=$abc$37075$new_n1633_
.subckt oa22_x2 i0=$abc$37075$new_n1633_ i1=$abc$37075$new_n1632_ i2=$abc$37075$new_n1631_ q=$abc$37075$new_n1634_
.subckt mx2_x2 cmd=read_pointer[2] i0=fifo[0][23] i1=fifo[4][23] q=$abc$37075$new_n1635_
.subckt mx3_x2 cmd0=read_pointer[0] cmd1=read_pointer[2] i0=$abc$37075$new_n1635_ i1=fifo[5][23] i2=fifo[1][23] q=$abc$37075$new_n1636_
.subckt mx2_x2 cmd=read_pointer[2] i0=fifo[11][23] i1=fifo[15][23] q=$abc$37075$new_n1637_
.subckt mx2_x2 cmd=read_pointer[2] i0=fifo[9][23] i1=fifo[13][23] q=$abc$37075$new_n1638_
.subckt mx2_x2 cmd=read_pointer[1] i0=$abc$37075$new_n1638_ i1=$abc$37075$new_n1637_ q=$abc$37075$new_n1639_
.subckt mx2_x2 cmd=read_pointer[2] i0=fifo[10][23] i1=fifo[14][23] q=$abc$37075$new_n1640_
.subckt mx2_x2 cmd=read_pointer[2] i0=fifo[8][23] i1=fifo[12][23] q=$abc$37075$new_n1641_
.subckt mx2_x2 cmd=read_pointer[1] i0=$abc$37075$new_n1641_ i1=$abc$37075$new_n1640_ q=$abc$37075$new_n1642_
.subckt mx2_x2 cmd=read_pointer[0] i0=$abc$37075$new_n1642_ i1=$abc$37075$new_n1639_ q=$abc$37075$new_n1643_
.subckt mx3_x2 cmd0=$abc$37075$new_n1136_ cmd1=$abc$37075$new_n1138_ i0=$abc$37075$new_n1643_ i1=$abc$37075$new_n1636_ i2=$abc$37075$new_n1634_ q=$abc$37075$new_n1644_
.subckt mx2_x2 cmd=clear i0=$abc$37075$new_n1644_ i1=fifo[0][23] q=$0\data_out[31:0][23]
.subckt mx2_x2 cmd=read_pointer[2] i0=fifo[8][24] i1=fifo[12][24] q=$abc$37075$new_n1646_
.subckt mx3_x2 cmd0=read_pointer[0] cmd1=read_pointer[2] i0=$abc$37075$new_n1646_ i1=fifo[13][24] i2=fifo[9][24] q=$abc$37075$new_n1647_
.subckt mx2_x2 cmd=read_pointer[2] i0=fifo[10][24] i1=fifo[14][24] q=$abc$37075$new_n1648_
.subckt mx3_x2 cmd0=read_pointer[0] cmd1=read_pointer[2] i0=$abc$37075$new_n1648_ i1=fifo[15][24] i2=fifo[11][24] q=$abc$37075$new_n1649_
.subckt o2_x2 i0=$abc$37075$new_n1649_ i1=$abc$37075$new_n1138_ q=$abc$37075$new_n1650_
.subckt ao22_x2 i0=$abc$37075$new_n1647_ i1=read_pointer[1] i2=read_pointer[3] q=$abc$37075$new_n1651_
.subckt a2_x2 i0=$abc$37075$new_n1651_ i1=$abc$37075$new_n1650_ q=$abc$37075$new_n1652_
.subckt o2_x2 i0=fifo[2][24] i1=read_pointer[2] q=$abc$37075$new_n1653_
.subckt nand2_x0 i0=$abc$37075$new_n1158_ i1=read_pointer[2] nq=$abc$37075$new_n1654_
.subckt a2_x2 i0=$abc$37075$new_n1653_ i1=$abc$37075$new_n1139_ q=$abc$37075$new_n1655_
.subckt ao22_x2 i0=read_pointer[2] i1=fifo[3][24] i2=read_pointer[0] q=$abc$37075$new_n1656_
.subckt ao22_x2 i0=$abc$37075$new_n1137_ i1=fifo[7][24] i2=$abc$37075$new_n1656_ q=$abc$37075$new_n1657_
.subckt oa22_x2 i0=$abc$37075$new_n1654_ i1=$abc$37075$new_n1655_ i2=$abc$37075$new_n1657_ q=$abc$37075$new_n1658_
.subckt mx2_x2 cmd=read_pointer[2] i0=fifo[0][24] i1=fifo[4][24] q=$abc$37075$new_n1659_
.subckt mx3_x2 cmd0=read_pointer[0] cmd1=read_pointer[2] i0=$abc$37075$new_n1659_ i1=fifo[5][24] i2=fifo[1][24] q=$abc$37075$new_n1660_
.subckt ao22_x2 i0=$abc$37075$new_n1660_ i1=read_pointer[1] i2=$abc$37075$new_n1136_ q=$abc$37075$new_n1661_
.subckt ao22_x2 i0=$abc$37075$new_n1138_ i1=$abc$37075$new_n1658_ i2=$abc$37075$new_n1661_ q=$abc$37075$new_n1662_
.subckt o2_x2 i0=$abc$37075$new_n1662_ i1=$abc$37075$new_n1652_ q=$abc$37075$new_n1663_
.subckt mx2_x2 cmd=clear i0=$abc$37075$new_n1663_ i1=fifo[0][24] q=$0\data_out[31:0][24]
.subckt mx2_x2 cmd=read_pointer[2] i0=fifo[8][25] i1=fifo[12][25] q=$abc$37075$new_n1665_
.subckt mx3_x2 cmd0=read_pointer[0] cmd1=read_pointer[2] i0=$abc$37075$new_n1665_ i1=fifo[13][25] i2=fifo[9][25] q=$abc$37075$new_n1666_
.subckt mx2_x2 cmd=read_pointer[2] i0=fifo[10][25] i1=fifo[14][25] q=$abc$37075$new_n1667_
.subckt mx3_x2 cmd0=read_pointer[0] cmd1=read_pointer[2] i0=$abc$37075$new_n1667_ i1=fifo[15][25] i2=fifo[11][25] q=$abc$37075$new_n1668_
.subckt o2_x2 i0=$abc$37075$new_n1668_ i1=$abc$37075$new_n1138_ q=$abc$37075$new_n1669_
.subckt ao22_x2 i0=$abc$37075$new_n1666_ i1=read_pointer[1] i2=read_pointer[3] q=$abc$37075$new_n1670_
.subckt a2_x2 i0=$abc$37075$new_n1670_ i1=$abc$37075$new_n1669_ q=$abc$37075$new_n1671_
.subckt o2_x2 i0=fifo[2][25] i1=read_pointer[2] q=$abc$37075$new_n1672_
.subckt nand2_x0 i0=$abc$37075$new_n1159_ i1=read_pointer[2] nq=$abc$37075$new_n1673_
.subckt a2_x2 i0=$abc$37075$new_n1672_ i1=$abc$37075$new_n1139_ q=$abc$37075$new_n1674_
.subckt ao22_x2 i0=read_pointer[2] i1=fifo[3][25] i2=read_pointer[0] q=$abc$37075$new_n1675_
.subckt ao22_x2 i0=$abc$37075$new_n1137_ i1=fifo[7][25] i2=$abc$37075$new_n1675_ q=$abc$37075$new_n1676_
.subckt oa22_x2 i0=$abc$37075$new_n1673_ i1=$abc$37075$new_n1674_ i2=$abc$37075$new_n1676_ q=$abc$37075$new_n1677_
.subckt mx2_x2 cmd=read_pointer[2] i0=fifo[0][25] i1=fifo[4][25] q=$abc$37075$new_n1678_
.subckt mx3_x2 cmd0=read_pointer[0] cmd1=read_pointer[2] i0=$abc$37075$new_n1678_ i1=fifo[5][25] i2=fifo[1][25] q=$abc$37075$new_n1679_
.subckt ao22_x2 i0=$abc$37075$new_n1679_ i1=read_pointer[1] i2=$abc$37075$new_n1136_ q=$abc$37075$new_n1680_
.subckt ao22_x2 i0=$abc$37075$new_n1138_ i1=$abc$37075$new_n1677_ i2=$abc$37075$new_n1680_ q=$abc$37075$new_n1681_
.subckt o2_x2 i0=$abc$37075$new_n1681_ i1=$abc$37075$new_n1671_ q=$abc$37075$new_n1682_
.subckt mx2_x2 cmd=clear i0=$abc$37075$new_n1682_ i1=fifo[0][25] q=$0\data_out[31:0][25]
.subckt mx2_x2 cmd=read_pointer[2] i0=fifo[8][26] i1=fifo[12][26] q=$abc$37075$new_n1684_
.subckt mx3_x2 cmd0=read_pointer[0] cmd1=read_pointer[2] i0=$abc$37075$new_n1684_ i1=fifo[13][26] i2=fifo[9][26] q=$abc$37075$new_n1685_
.subckt mx2_x2 cmd=read_pointer[2] i0=fifo[10][26] i1=fifo[14][26] q=$abc$37075$new_n1686_
.subckt mx3_x2 cmd0=read_pointer[0] cmd1=read_pointer[2] i0=$abc$37075$new_n1686_ i1=fifo[15][26] i2=fifo[11][26] q=$abc$37075$new_n1687_
.subckt o2_x2 i0=$abc$37075$new_n1687_ i1=$abc$37075$new_n1138_ q=$abc$37075$new_n1688_
.subckt ao22_x2 i0=$abc$37075$new_n1685_ i1=read_pointer[1] i2=read_pointer[3] q=$abc$37075$new_n1689_
.subckt a2_x2 i0=$abc$37075$new_n1689_ i1=$abc$37075$new_n1688_ q=$abc$37075$new_n1690_
.subckt o2_x2 i0=fifo[2][26] i1=read_pointer[2] q=$abc$37075$new_n1691_
.subckt nand2_x0 i0=$abc$37075$new_n1160_ i1=read_pointer[2] nq=$abc$37075$new_n1692_
.subckt a2_x2 i0=$abc$37075$new_n1691_ i1=$abc$37075$new_n1139_ q=$abc$37075$new_n1693_
.subckt ao22_x2 i0=read_pointer[2] i1=fifo[3][26] i2=read_pointer[0] q=$abc$37075$new_n1694_
.subckt ao22_x2 i0=$abc$37075$new_n1137_ i1=fifo[7][26] i2=$abc$37075$new_n1694_ q=$abc$37075$new_n1695_
.subckt oa22_x2 i0=$abc$37075$new_n1692_ i1=$abc$37075$new_n1693_ i2=$abc$37075$new_n1695_ q=$abc$37075$new_n1696_
.subckt mx2_x2 cmd=read_pointer[2] i0=fifo[0][26] i1=fifo[4][26] q=$abc$37075$new_n1697_
.subckt mx3_x2 cmd0=read_pointer[0] cmd1=read_pointer[2] i0=$abc$37075$new_n1697_ i1=fifo[5][26] i2=fifo[1][26] q=$abc$37075$new_n1698_
.subckt ao22_x2 i0=$abc$37075$new_n1698_ i1=read_pointer[1] i2=$abc$37075$new_n1136_ q=$abc$37075$new_n1699_
.subckt ao22_x2 i0=$abc$37075$new_n1138_ i1=$abc$37075$new_n1696_ i2=$abc$37075$new_n1699_ q=$abc$37075$new_n1700_
.subckt o2_x2 i0=$abc$37075$new_n1700_ i1=$abc$37075$new_n1690_ q=$abc$37075$new_n1701_
.subckt mx2_x2 cmd=clear i0=$abc$37075$new_n1701_ i1=fifo[0][26] q=$0\data_out[31:0][26]
.subckt mx2_x2 cmd=read_pointer[2] i0=fifo[10][27] i1=fifo[14][27] q=$abc$37075$new_n1703_
.subckt mx2_x2 cmd=read_pointer[2] i0=fifo[11][27] i1=fifo[15][27] q=$abc$37075$new_n1704_
.subckt mx2_x2 cmd=$abc$37075$new_n1139_ i0=$abc$37075$new_n1704_ i1=$abc$37075$new_n1703_ q=$abc$37075$new_n1705_
.subckt mx2_x2 cmd=read_pointer[2] i0=fifo[3][27] i1=fifo[7][27] q=$abc$37075$new_n1706_
.subckt mx2_x2 cmd=read_pointer[2] i0=fifo[2][27] i1=fifo[6][27] q=$abc$37075$new_n1707_
.subckt mx2_x2 cmd=read_pointer[0] i0=$abc$37075$new_n1707_ i1=$abc$37075$new_n1706_ q=$abc$37075$new_n1708_
.subckt mx2_x2 cmd=read_pointer[3] i0=$abc$37075$new_n1708_ i1=$abc$37075$new_n1705_ q=$abc$37075$new_n1709_
.subckt mx2_x2 cmd=read_pointer[2] i0=fifo[9][27] i1=fifo[13][27] q=$abc$37075$new_n1710_
.subckt mx2_x2 cmd=read_pointer[2] i0=fifo[8][27] i1=fifo[12][27] q=$abc$37075$new_n1711_
.subckt mx2_x2 cmd=read_pointer[0] i0=$abc$37075$new_n1711_ i1=$abc$37075$new_n1710_ q=$abc$37075$new_n1712_
.subckt mx2_x2 cmd=read_pointer[2] i0=fifo[0][27] i1=fifo[4][27] q=$abc$37075$new_n1713_
.subckt mx2_x2 cmd=read_pointer[2] i0=fifo[1][27] i1=fifo[5][27] q=$abc$37075$new_n1714_
.subckt mx2_x2 cmd=$abc$37075$new_n1139_ i0=$abc$37075$new_n1714_ i1=$abc$37075$new_n1713_ q=$abc$37075$new_n1715_
.subckt mx2_x2 cmd=read_pointer[3] i0=$abc$37075$new_n1715_ i1=$abc$37075$new_n1712_ q=$abc$37075$new_n1716_
.subckt mx3_x2 cmd0=$abc$37075$new_n1146_ cmd1=$abc$37075$new_n1138_ i0=fifo[0][27] i1=$abc$37075$new_n1716_ i2=$abc$37075$new_n1709_ q=$0\data_out[31:0][27]
.subckt ao22_x2 i0=read_pointer[2] i1=fifo[3][28] i2=read_pointer[0] q=$abc$37075$new_n1718_
.subckt ao22_x2 i0=$abc$37075$new_n1137_ i1=fifo[7][28] i2=$abc$37075$new_n1718_ q=$abc$37075$new_n1719_
.subckt o2_x2 i0=fifo[2][28] i1=read_pointer[2] q=$abc$37075$new_n1720_
.subckt ao22_x2 i0=$abc$37075$new_n1137_ i1=fifo[6][28] i2=$abc$37075$new_n1139_ q=$abc$37075$new_n1721_
.subckt oa22_x2 i0=$abc$37075$new_n1721_ i1=$abc$37075$new_n1720_ i2=$abc$37075$new_n1719_ q=$abc$37075$new_n1722_
.subckt mx2_x2 cmd=read_pointer[2] i0=fifo[0][28] i1=fifo[4][28] q=$abc$37075$new_n1723_
.subckt mx3_x2 cmd0=read_pointer[0] cmd1=read_pointer[2] i0=$abc$37075$new_n1723_ i1=fifo[5][28] i2=fifo[1][28] q=$abc$37075$new_n1724_
.subckt mx2_x2 cmd=read_pointer[2] i0=fifo[11][28] i1=fifo[15][28] q=$abc$37075$new_n1725_
.subckt mx2_x2 cmd=read_pointer[2] i0=fifo[9][28] i1=fifo[13][28] q=$abc$37075$new_n1726_
.subckt mx2_x2 cmd=read_pointer[1] i0=$abc$37075$new_n1726_ i1=$abc$37075$new_n1725_ q=$abc$37075$new_n1727_
.subckt mx2_x2 cmd=read_pointer[2] i0=fifo[10][28] i1=fifo[14][28] q=$abc$37075$new_n1728_
.subckt mx2_x2 cmd=read_pointer[2] i0=fifo[8][28] i1=fifo[12][28] q=$abc$37075$new_n1729_
.subckt mx2_x2 cmd=read_pointer[1] i0=$abc$37075$new_n1729_ i1=$abc$37075$new_n1728_ q=$abc$37075$new_n1730_
.subckt mx2_x2 cmd=read_pointer[0] i0=$abc$37075$new_n1730_ i1=$abc$37075$new_n1727_ q=$abc$37075$new_n1731_
.subckt mx3_x2 cmd0=$abc$37075$new_n1136_ cmd1=$abc$37075$new_n1138_ i0=$abc$37075$new_n1731_ i1=$abc$37075$new_n1724_ i2=$abc$37075$new_n1722_ q=$abc$37075$new_n1732_
.subckt mx2_x2 cmd=clear i0=$abc$37075$new_n1732_ i1=fifo[0][28] q=$0\data_out[31:0][28]
.subckt mx2_x2 cmd=read_pointer[2] i0=fifo[8][29] i1=fifo[12][29] q=$abc$37075$new_n1734_
.subckt mx3_x2 cmd0=read_pointer[0] cmd1=read_pointer[2] i0=$abc$37075$new_n1734_ i1=fifo[13][29] i2=fifo[9][29] q=$abc$37075$new_n1735_
.subckt mx2_x2 cmd=read_pointer[2] i0=fifo[10][29] i1=fifo[14][29] q=$abc$37075$new_n1736_
.subckt mx3_x2 cmd0=read_pointer[0] cmd1=read_pointer[2] i0=$abc$37075$new_n1736_ i1=fifo[15][29] i2=fifo[11][29] q=$abc$37075$new_n1737_
.subckt o2_x2 i0=$abc$37075$new_n1737_ i1=$abc$37075$new_n1138_ q=$abc$37075$new_n1738_
.subckt ao22_x2 i0=$abc$37075$new_n1735_ i1=read_pointer[1] i2=read_pointer[3] q=$abc$37075$new_n1739_
.subckt a2_x2 i0=$abc$37075$new_n1739_ i1=$abc$37075$new_n1738_ q=$abc$37075$new_n1740_
.subckt o2_x2 i0=fifo[2][29] i1=read_pointer[2] q=$abc$37075$new_n1741_
.subckt nand2_x0 i0=$abc$37075$new_n1161_ i1=read_pointer[2] nq=$abc$37075$new_n1742_
.subckt a2_x2 i0=$abc$37075$new_n1741_ i1=$abc$37075$new_n1139_ q=$abc$37075$new_n1743_
.subckt ao22_x2 i0=read_pointer[2] i1=fifo[3][29] i2=read_pointer[0] q=$abc$37075$new_n1744_
.subckt ao22_x2 i0=$abc$37075$new_n1137_ i1=fifo[7][29] i2=$abc$37075$new_n1744_ q=$abc$37075$new_n1745_
.subckt oa22_x2 i0=$abc$37075$new_n1742_ i1=$abc$37075$new_n1743_ i2=$abc$37075$new_n1745_ q=$abc$37075$new_n1746_
.subckt mx2_x2 cmd=read_pointer[2] i0=fifo[0][29] i1=fifo[4][29] q=$abc$37075$new_n1747_
.subckt mx3_x2 cmd0=read_pointer[0] cmd1=read_pointer[2] i0=$abc$37075$new_n1747_ i1=fifo[5][29] i2=fifo[1][29] q=$abc$37075$new_n1748_
.subckt ao22_x2 i0=$abc$37075$new_n1748_ i1=read_pointer[1] i2=$abc$37075$new_n1136_ q=$abc$37075$new_n1749_
.subckt ao22_x2 i0=$abc$37075$new_n1138_ i1=$abc$37075$new_n1746_ i2=$abc$37075$new_n1749_ q=$abc$37075$new_n1750_
.subckt o2_x2 i0=$abc$37075$new_n1750_ i1=$abc$37075$new_n1740_ q=$abc$37075$new_n1751_
.subckt mx2_x2 cmd=clear i0=$abc$37075$new_n1751_ i1=fifo[0][29] q=$0\data_out[31:0][29]
.subckt mx2_x2 cmd=read_pointer[2] i0=fifo[8][30] i1=fifo[12][30] q=$abc$37075$new_n1753_
.subckt mx3_x2 cmd0=read_pointer[0] cmd1=read_pointer[2] i0=$abc$37075$new_n1753_ i1=fifo[13][30] i2=fifo[9][30] q=$abc$37075$new_n1754_
.subckt mx2_x2 cmd=read_pointer[2] i0=fifo[10][30] i1=fifo[14][30] q=$abc$37075$new_n1755_
.subckt mx3_x2 cmd0=read_pointer[0] cmd1=read_pointer[2] i0=$abc$37075$new_n1755_ i1=fifo[15][30] i2=fifo[11][30] q=$abc$37075$new_n1756_
.subckt o2_x2 i0=$abc$37075$new_n1756_ i1=$abc$37075$new_n1138_ q=$abc$37075$new_n1757_
.subckt ao22_x2 i0=$abc$37075$new_n1754_ i1=read_pointer[1] i2=read_pointer[3] q=$abc$37075$new_n1758_
.subckt a2_x2 i0=$abc$37075$new_n1758_ i1=$abc$37075$new_n1757_ q=$abc$37075$new_n1759_
.subckt o2_x2 i0=fifo[2][30] i1=read_pointer[2] q=$abc$37075$new_n1760_
.subckt nand2_x0 i0=$abc$37075$new_n1162_ i1=read_pointer[2] nq=$abc$37075$new_n1761_
.subckt a2_x2 i0=$abc$37075$new_n1760_ i1=$abc$37075$new_n1139_ q=$abc$37075$new_n1762_
.subckt ao22_x2 i0=read_pointer[2] i1=fifo[3][30] i2=read_pointer[0] q=$abc$37075$new_n1763_
.subckt ao22_x2 i0=$abc$37075$new_n1137_ i1=fifo[7][30] i2=$abc$37075$new_n1763_ q=$abc$37075$new_n1764_
.subckt oa22_x2 i0=$abc$37075$new_n1761_ i1=$abc$37075$new_n1762_ i2=$abc$37075$new_n1764_ q=$abc$37075$new_n1765_
.subckt mx2_x2 cmd=read_pointer[2] i0=fifo[0][30] i1=fifo[4][30] q=$abc$37075$new_n1766_
.subckt mx3_x2 cmd0=read_pointer[0] cmd1=read_pointer[2] i0=$abc$37075$new_n1766_ i1=fifo[5][30] i2=fifo[1][30] q=$abc$37075$new_n1767_
.subckt ao22_x2 i0=$abc$37075$new_n1767_ i1=read_pointer[1] i2=$abc$37075$new_n1136_ q=$abc$37075$new_n1768_
.subckt ao22_x2 i0=$abc$37075$new_n1138_ i1=$abc$37075$new_n1765_ i2=$abc$37075$new_n1768_ q=$abc$37075$new_n1769_
.subckt o2_x2 i0=$abc$37075$new_n1769_ i1=$abc$37075$new_n1759_ q=$abc$37075$new_n1770_
.subckt mx2_x2 cmd=clear i0=$abc$37075$new_n1770_ i1=fifo[0][30] q=$0\data_out[31:0][30]
.subckt mx2_x2 cmd=read_pointer[2] i0=fifo[8][31] i1=fifo[12][31] q=$abc$37075$new_n1772_
.subckt mx3_x2 cmd0=read_pointer[0] cmd1=read_pointer[2] i0=$abc$37075$new_n1772_ i1=fifo[13][31] i2=fifo[9][31] q=$abc$37075$new_n1773_
.subckt mx2_x2 cmd=read_pointer[2] i0=fifo[10][31] i1=fifo[14][31] q=$abc$37075$new_n1774_
.subckt mx3_x2 cmd0=read_pointer[0] cmd1=read_pointer[2] i0=$abc$37075$new_n1774_ i1=fifo[15][31] i2=fifo[11][31] q=$abc$37075$new_n1775_
.subckt o2_x2 i0=$abc$37075$new_n1775_ i1=$abc$37075$new_n1138_ q=$abc$37075$new_n1776_
.subckt ao22_x2 i0=$abc$37075$new_n1773_ i1=read_pointer[1] i2=read_pointer[3] q=$abc$37075$new_n1777_
.subckt a2_x2 i0=$abc$37075$new_n1777_ i1=$abc$37075$new_n1776_ q=$abc$37075$new_n1778_
.subckt o2_x2 i0=fifo[2][31] i1=read_pointer[2] q=$abc$37075$new_n1779_
.subckt nand2_x0 i0=$abc$37075$new_n1163_ i1=read_pointer[2] nq=$abc$37075$new_n1780_
.subckt a2_x2 i0=$abc$37075$new_n1779_ i1=$abc$37075$new_n1139_ q=$abc$37075$new_n1781_
.subckt ao22_x2 i0=read_pointer[2] i1=fifo[3][31] i2=read_pointer[0] q=$abc$37075$new_n1782_
.subckt ao22_x2 i0=$abc$37075$new_n1137_ i1=fifo[7][31] i2=$abc$37075$new_n1782_ q=$abc$37075$new_n1783_
.subckt oa22_x2 i0=$abc$37075$new_n1780_ i1=$abc$37075$new_n1781_ i2=$abc$37075$new_n1783_ q=$abc$37075$new_n1784_
.subckt mx2_x2 cmd=read_pointer[2] i0=fifo[0][31] i1=fifo[4][31] q=$abc$37075$new_n1785_
.subckt mx3_x2 cmd0=read_pointer[0] cmd1=read_pointer[2] i0=$abc$37075$new_n1785_ i1=fifo[5][31] i2=fifo[1][31] q=$abc$37075$new_n1786_
.subckt ao22_x2 i0=$abc$37075$new_n1786_ i1=read_pointer[1] i2=$abc$37075$new_n1136_ q=$abc$37075$new_n1787_
.subckt ao22_x2 i0=$abc$37075$new_n1138_ i1=$abc$37075$new_n1784_ i2=$abc$37075$new_n1787_ q=$abc$37075$new_n1788_
.subckt o2_x2 i0=$abc$37075$new_n1788_ i1=$abc$37075$new_n1778_ q=$abc$37075$new_n1789_
.subckt mx2_x2 cmd=clear i0=$abc$37075$new_n1789_ i1=fifo[0][31] q=$0\data_out[31:0][31]
.subckt a4_x2 i0=$abc$37075$new_n1187_ i1=write i2=$abc$37075$new_n1146_ i3=write_pointer[3] q=$abc$37075$new_n1791_
.subckt nand4_x0 i0=$abc$37075$new_n1187_ i1=write i2=$abc$37075$new_n1146_ i3=write_pointer[3] nq=$abc$37075$new_n1792_
.subckt a4_x2 i0=$abc$37075$new_n1187_ i1=write i2=$abc$37075$new_n1146_ i3=write_pointer[2] q=$abc$37075$new_n1793_
.subckt nand4_x0 i0=$abc$37075$new_n1187_ i1=write i2=$abc$37075$new_n1146_ i3=write_pointer[2] nq=$abc$37075$new_n1794_
.subckt a4_x2 i0=$abc$37075$new_n1187_ i1=write i2=$abc$37075$new_n1146_ i3=write_pointer[1] q=$abc$37075$new_n1795_
.subckt nand4_x0 i0=$abc$37075$new_n1187_ i1=write i2=$abc$37075$new_n1146_ i3=write_pointer[1] nq=$abc$37075$new_n1796_
.subckt a4_x2 i0=$abc$37075$new_n1796_ i1=$abc$37075$new_n1793_ i2=$abc$37075$new_n1203_ i3=write_pointer[3] q=$abc$37075$new_n1797_
.subckt mx2_x2 cmd=$abc$37075$new_n1797_ i0=fifo[12][0] i1=data_in[0] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32192
.subckt mx2_x2 cmd=$abc$37075$new_n1797_ i0=fifo[12][1] i1=data_in[1] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32194
.subckt mx2_x2 cmd=$abc$37075$new_n1797_ i0=fifo[12][2] i1=data_in[2] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32196
.subckt mx2_x2 cmd=$abc$37075$new_n1797_ i0=fifo[12][3] i1=data_in[3] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32198
.subckt mx2_x2 cmd=$abc$37075$new_n1797_ i0=fifo[12][4] i1=data_in[4] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32200
.subckt mx2_x2 cmd=$abc$37075$new_n1797_ i0=fifo[12][5] i1=data_in[5] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32202
.subckt mx2_x2 cmd=$abc$37075$new_n1797_ i0=fifo[12][6] i1=data_in[6] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32204
.subckt mx2_x2 cmd=$abc$37075$new_n1797_ i0=fifo[12][7] i1=data_in[7] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32206
.subckt mx2_x2 cmd=$abc$37075$new_n1797_ i0=fifo[12][8] i1=data_in[8] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32208
.subckt mx2_x2 cmd=$abc$37075$new_n1797_ i0=fifo[12][9] i1=data_in[9] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32210
.subckt mx2_x2 cmd=$abc$37075$new_n1797_ i0=fifo[12][10] i1=data_in[10] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32212
.subckt mx2_x2 cmd=$abc$37075$new_n1797_ i0=fifo[12][11] i1=data_in[11] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32214
.subckt mx2_x2 cmd=$abc$37075$new_n1797_ i0=fifo[12][12] i1=data_in[12] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32216
.subckt mx2_x2 cmd=$abc$37075$new_n1797_ i0=fifo[12][13] i1=data_in[13] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32218
.subckt mx2_x2 cmd=$abc$37075$new_n1797_ i0=fifo[12][14] i1=data_in[14] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32220
.subckt mx2_x2 cmd=$abc$37075$new_n1797_ i0=fifo[12][15] i1=data_in[15] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32222
.subckt mx2_x2 cmd=$abc$37075$new_n1797_ i0=fifo[12][16] i1=data_in[16] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32224
.subckt mx2_x2 cmd=$abc$37075$new_n1797_ i0=fifo[12][17] i1=data_in[17] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32226
.subckt mx2_x2 cmd=$abc$37075$new_n1797_ i0=fifo[12][18] i1=data_in[18] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32228
.subckt mx2_x2 cmd=$abc$37075$new_n1797_ i0=fifo[12][19] i1=data_in[19] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32230
.subckt mx2_x2 cmd=$abc$37075$new_n1797_ i0=fifo[12][20] i1=data_in[20] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32232
.subckt mx2_x2 cmd=$abc$37075$new_n1797_ i0=fifo[12][21] i1=data_in[21] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32234
.subckt mx2_x2 cmd=$abc$37075$new_n1797_ i0=fifo[12][22] i1=data_in[22] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32236
.subckt mx2_x2 cmd=$abc$37075$new_n1797_ i0=fifo[12][23] i1=data_in[23] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32238
.subckt mx2_x2 cmd=$abc$37075$new_n1797_ i0=fifo[12][24] i1=data_in[24] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32240
.subckt mx2_x2 cmd=$abc$37075$new_n1797_ i0=fifo[12][25] i1=data_in[25] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32242
.subckt mx2_x2 cmd=$abc$37075$new_n1797_ i0=fifo[12][26] i1=data_in[26] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32244
.subckt mx2_x2 cmd=$abc$37075$new_n1797_ i0=fifo[12][27] i1=data_in[27] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32246
.subckt mx2_x2 cmd=$abc$37075$new_n1797_ i0=fifo[12][28] i1=data_in[28] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32248
.subckt mx2_x2 cmd=$abc$37075$new_n1797_ i0=fifo[12][29] i1=data_in[29] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32250
.subckt mx2_x2 cmd=$abc$37075$new_n1797_ i0=fifo[12][30] i1=data_in[30] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32252
.subckt mx2_x2 cmd=$abc$37075$new_n1797_ i0=fifo[12][31] i1=data_in[31] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32254
.subckt a4_x2 i0=$abc$37075$new_n1795_ i1=$abc$37075$new_n1793_ i2=$abc$37075$new_n1143_ i3=$abc$37075$new_n1140_ q=$abc$37075$new_n1830_
.subckt mx2_x2 cmd=$abc$37075$new_n1830_ i0=fifo[6][0] i1=data_in[0] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32256
.subckt mx2_x2 cmd=$abc$37075$new_n1830_ i0=fifo[6][1] i1=data_in[1] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32258
.subckt mx2_x2 cmd=$abc$37075$new_n1830_ i0=fifo[6][2] i1=data_in[2] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32260
.subckt mx2_x2 cmd=$abc$37075$new_n1830_ i0=fifo[6][3] i1=data_in[3] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32262
.subckt mx2_x2 cmd=$abc$37075$new_n1830_ i0=fifo[6][4] i1=data_in[4] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32264
.subckt mx2_x2 cmd=$abc$37075$new_n1830_ i0=fifo[6][5] i1=data_in[5] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32266
.subckt mx2_x2 cmd=$abc$37075$new_n1830_ i0=fifo[6][6] i1=data_in[6] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32268
.subckt mx2_x2 cmd=$abc$37075$new_n1830_ i0=fifo[6][7] i1=data_in[7] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32270
.subckt mx2_x2 cmd=$abc$37075$new_n1830_ i0=fifo[6][8] i1=data_in[8] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32272
.subckt mx2_x2 cmd=$abc$37075$new_n1830_ i0=fifo[6][9] i1=data_in[9] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32274
.subckt mx2_x2 cmd=$abc$37075$new_n1830_ i0=fifo[6][10] i1=data_in[10] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32276
.subckt mx2_x2 cmd=$abc$37075$new_n1830_ i0=fifo[6][11] i1=data_in[11] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32278
.subckt mx2_x2 cmd=$abc$37075$new_n1830_ i0=fifo[6][12] i1=data_in[12] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32280
.subckt mx2_x2 cmd=$abc$37075$new_n1830_ i0=fifo[6][13] i1=data_in[13] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32282
.subckt mx2_x2 cmd=$abc$37075$new_n1830_ i0=fifo[6][14] i1=data_in[14] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32284
.subckt mx2_x2 cmd=$abc$37075$new_n1830_ i0=fifo[6][15] i1=data_in[15] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32286
.subckt mx2_x2 cmd=$abc$37075$new_n1830_ i0=fifo[6][16] i1=data_in[16] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32288
.subckt mx2_x2 cmd=$abc$37075$new_n1830_ i0=fifo[6][17] i1=data_in[17] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32290
.subckt mx2_x2 cmd=$abc$37075$new_n1830_ i0=fifo[6][18] i1=data_in[18] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32292
.subckt mx2_x2 cmd=$abc$37075$new_n1830_ i0=fifo[6][19] i1=data_in[19] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32294
.subckt mx2_x2 cmd=$abc$37075$new_n1830_ i0=fifo[6][20] i1=data_in[20] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32296
.subckt mx2_x2 cmd=$abc$37075$new_n1830_ i0=fifo[6][21] i1=data_in[21] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32298
.subckt mx2_x2 cmd=$abc$37075$new_n1830_ i0=fifo[6][22] i1=data_in[22] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32300
.subckt mx2_x2 cmd=$abc$37075$new_n1830_ i0=fifo[6][23] i1=data_in[23] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32302
.subckt mx2_x2 cmd=$abc$37075$new_n1830_ i0=fifo[6][24] i1=data_in[24] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32304
.subckt mx2_x2 cmd=$abc$37075$new_n1830_ i0=fifo[6][25] i1=data_in[25] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32306
.subckt mx2_x2 cmd=$abc$37075$new_n1830_ i0=fifo[6][26] i1=data_in[26] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32308
.subckt mx2_x2 cmd=$abc$37075$new_n1830_ i0=fifo[6][27] i1=data_in[27] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32310
.subckt mx2_x2 cmd=$abc$37075$new_n1830_ i0=fifo[6][28] i1=data_in[28] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32312
.subckt mx2_x2 cmd=$abc$37075$new_n1830_ i0=fifo[6][29] i1=data_in[29] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32314
.subckt mx2_x2 cmd=$abc$37075$new_n1830_ i0=fifo[6][30] i1=data_in[30] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32316
.subckt mx2_x2 cmd=$abc$37075$new_n1830_ i0=fifo[6][31] i1=data_in[31] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32318
.subckt nand4_x0 i0=$abc$37075$new_n1791_ i1=$abc$37075$new_n1202_ i2=$abc$37075$new_n1142_ i3=$abc$37075$new_n1141_ nq=$abc$37075$new_n1863_
.subckt mx2_x2 cmd=$abc$37075$new_n1863_ i0=data_in[0] i1=fifo[9][0] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32320
.subckt mx2_x2 cmd=$abc$37075$new_n1863_ i0=data_in[1] i1=fifo[9][1] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32322
.subckt mx2_x2 cmd=$abc$37075$new_n1863_ i0=data_in[2] i1=fifo[9][2] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32324
.subckt mx2_x2 cmd=$abc$37075$new_n1863_ i0=data_in[3] i1=fifo[9][3] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32326
.subckt mx2_x2 cmd=$abc$37075$new_n1863_ i0=data_in[4] i1=fifo[9][4] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32328
.subckt mx2_x2 cmd=$abc$37075$new_n1863_ i0=data_in[5] i1=fifo[9][5] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32330
.subckt mx2_x2 cmd=$abc$37075$new_n1863_ i0=data_in[6] i1=fifo[9][6] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32332
.subckt mx2_x2 cmd=$abc$37075$new_n1863_ i0=data_in[7] i1=fifo[9][7] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32334
.subckt mx2_x2 cmd=$abc$37075$new_n1863_ i0=data_in[8] i1=fifo[9][8] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32336
.subckt mx2_x2 cmd=$abc$37075$new_n1863_ i0=data_in[9] i1=fifo[9][9] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32338
.subckt mx2_x2 cmd=$abc$37075$new_n1863_ i0=data_in[10] i1=fifo[9][10] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32340
.subckt mx2_x2 cmd=$abc$37075$new_n1863_ i0=data_in[11] i1=fifo[9][11] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32342
.subckt mx2_x2 cmd=$abc$37075$new_n1863_ i0=data_in[12] i1=fifo[9][12] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32344
.subckt mx2_x2 cmd=$abc$37075$new_n1863_ i0=data_in[13] i1=fifo[9][13] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32346
.subckt mx2_x2 cmd=$abc$37075$new_n1863_ i0=data_in[14] i1=fifo[9][14] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32348
.subckt mx2_x2 cmd=$abc$37075$new_n1863_ i0=data_in[15] i1=fifo[9][15] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32350
.subckt mx2_x2 cmd=$abc$37075$new_n1863_ i0=data_in[16] i1=fifo[9][16] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32352
.subckt mx2_x2 cmd=$abc$37075$new_n1863_ i0=data_in[17] i1=fifo[9][17] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32354
.subckt mx2_x2 cmd=$abc$37075$new_n1863_ i0=data_in[18] i1=fifo[9][18] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32356
.subckt mx2_x2 cmd=$abc$37075$new_n1863_ i0=data_in[19] i1=fifo[9][19] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32358
.subckt mx2_x2 cmd=$abc$37075$new_n1863_ i0=data_in[20] i1=fifo[9][20] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32360
.subckt mx2_x2 cmd=$abc$37075$new_n1863_ i0=data_in[21] i1=fifo[9][21] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32362
.subckt mx2_x2 cmd=$abc$37075$new_n1863_ i0=data_in[22] i1=fifo[9][22] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32364
.subckt mx2_x2 cmd=$abc$37075$new_n1863_ i0=data_in[23] i1=fifo[9][23] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32366
.subckt mx2_x2 cmd=$abc$37075$new_n1863_ i0=data_in[24] i1=fifo[9][24] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32368
.subckt mx2_x2 cmd=$abc$37075$new_n1863_ i0=data_in[25] i1=fifo[9][25] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32370
.subckt mx2_x2 cmd=$abc$37075$new_n1863_ i0=data_in[26] i1=fifo[9][26] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32372
.subckt mx2_x2 cmd=$abc$37075$new_n1863_ i0=data_in[27] i1=fifo[9][27] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32374
.subckt mx2_x2 cmd=$abc$37075$new_n1863_ i0=data_in[28] i1=fifo[9][28] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32376
.subckt mx2_x2 cmd=$abc$37075$new_n1863_ i0=data_in[29] i1=fifo[9][29] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32378
.subckt mx2_x2 cmd=$abc$37075$new_n1863_ i0=data_in[30] i1=fifo[9][30] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32380
.subckt mx2_x2 cmd=$abc$37075$new_n1863_ i0=data_in[31] i1=fifo[9][31] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32382
.subckt nand4_x0 i0=$abc$37075$new_n1793_ i1=$abc$37075$new_n1202_ i2=$abc$37075$new_n1142_ i3=$abc$37075$new_n1140_ nq=$abc$37075$new_n1896_
.subckt mx2_x2 cmd=$abc$37075$new_n1896_ i0=data_in[0] i1=fifo[5][0] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32384
.subckt mx2_x2 cmd=$abc$37075$new_n1896_ i0=data_in[1] i1=fifo[5][1] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32386
.subckt mx2_x2 cmd=$abc$37075$new_n1896_ i0=data_in[2] i1=fifo[5][2] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32388
.subckt mx2_x2 cmd=$abc$37075$new_n1896_ i0=data_in[3] i1=fifo[5][3] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32390
.subckt mx2_x2 cmd=$abc$37075$new_n1896_ i0=data_in[4] i1=fifo[5][4] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32392
.subckt mx2_x2 cmd=$abc$37075$new_n1896_ i0=data_in[5] i1=fifo[5][5] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32394
.subckt mx2_x2 cmd=$abc$37075$new_n1896_ i0=data_in[6] i1=fifo[5][6] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32396
.subckt mx2_x2 cmd=$abc$37075$new_n1896_ i0=data_in[7] i1=fifo[5][7] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32398
.subckt mx2_x2 cmd=$abc$37075$new_n1896_ i0=data_in[8] i1=fifo[5][8] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32400
.subckt mx2_x2 cmd=$abc$37075$new_n1896_ i0=data_in[9] i1=fifo[5][9] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32402
.subckt mx2_x2 cmd=$abc$37075$new_n1896_ i0=data_in[10] i1=fifo[5][10] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32404
.subckt mx2_x2 cmd=$abc$37075$new_n1896_ i0=data_in[11] i1=fifo[5][11] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32406
.subckt mx2_x2 cmd=$abc$37075$new_n1896_ i0=data_in[12] i1=fifo[5][12] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32408
.subckt mx2_x2 cmd=$abc$37075$new_n1896_ i0=data_in[13] i1=fifo[5][13] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32410
.subckt mx2_x2 cmd=$abc$37075$new_n1896_ i0=data_in[14] i1=fifo[5][14] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32412
.subckt mx2_x2 cmd=$abc$37075$new_n1896_ i0=data_in[15] i1=fifo[5][15] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32414
.subckt mx2_x2 cmd=$abc$37075$new_n1896_ i0=data_in[16] i1=fifo[5][16] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32416
.subckt mx2_x2 cmd=$abc$37075$new_n1896_ i0=data_in[17] i1=fifo[5][17] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32418
.subckt mx2_x2 cmd=$abc$37075$new_n1896_ i0=data_in[18] i1=fifo[5][18] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32420
.subckt mx2_x2 cmd=$abc$37075$new_n1896_ i0=data_in[19] i1=fifo[5][19] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32422
.subckt mx2_x2 cmd=$abc$37075$new_n1896_ i0=data_in[20] i1=fifo[5][20] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32424
.subckt mx2_x2 cmd=$abc$37075$new_n1896_ i0=data_in[21] i1=fifo[5][21] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32426
.subckt mx2_x2 cmd=$abc$37075$new_n1896_ i0=data_in[22] i1=fifo[5][22] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32428
.subckt mx2_x2 cmd=$abc$37075$new_n1896_ i0=data_in[23] i1=fifo[5][23] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32430
.subckt mx2_x2 cmd=$abc$37075$new_n1896_ i0=data_in[24] i1=fifo[5][24] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32432
.subckt mx2_x2 cmd=$abc$37075$new_n1896_ i0=data_in[25] i1=fifo[5][25] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32434
.subckt mx2_x2 cmd=$abc$37075$new_n1896_ i0=data_in[26] i1=fifo[5][26] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32436
.subckt mx2_x2 cmd=$abc$37075$new_n1896_ i0=data_in[27] i1=fifo[5][27] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32438
.subckt mx2_x2 cmd=$abc$37075$new_n1896_ i0=data_in[28] i1=fifo[5][28] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32440
.subckt mx2_x2 cmd=$abc$37075$new_n1896_ i0=data_in[29] i1=fifo[5][29] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32442
.subckt mx2_x2 cmd=$abc$37075$new_n1896_ i0=data_in[30] i1=fifo[5][30] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32444
.subckt mx2_x2 cmd=$abc$37075$new_n1896_ i0=data_in[31] i1=fifo[5][31] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32446
.subckt a4_x2 i0=$abc$37075$new_n1796_ i1=$abc$37075$new_n1793_ i2=$abc$37075$new_n1203_ i3=$abc$37075$new_n1140_ q=$abc$37075$new_n1929_
.subckt mx2_x2 cmd=$abc$37075$new_n1929_ i0=fifo[4][0] i1=data_in[0] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32448
.subckt mx2_x2 cmd=$abc$37075$new_n1929_ i0=fifo[4][1] i1=data_in[1] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32450
.subckt mx2_x2 cmd=$abc$37075$new_n1929_ i0=fifo[4][2] i1=data_in[2] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32452
.subckt mx2_x2 cmd=$abc$37075$new_n1929_ i0=fifo[4][3] i1=data_in[3] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32454
.subckt mx2_x2 cmd=$abc$37075$new_n1929_ i0=fifo[4][4] i1=data_in[4] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32456
.subckt mx2_x2 cmd=$abc$37075$new_n1929_ i0=fifo[4][5] i1=data_in[5] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32458
.subckt mx2_x2 cmd=$abc$37075$new_n1929_ i0=fifo[4][6] i1=data_in[6] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32460
.subckt mx2_x2 cmd=$abc$37075$new_n1929_ i0=fifo[4][7] i1=data_in[7] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32462
.subckt mx2_x2 cmd=$abc$37075$new_n1929_ i0=fifo[4][8] i1=data_in[8] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32464
.subckt mx2_x2 cmd=$abc$37075$new_n1929_ i0=fifo[4][9] i1=data_in[9] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32466
.subckt mx2_x2 cmd=$abc$37075$new_n1929_ i0=fifo[4][10] i1=data_in[10] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32468
.subckt mx2_x2 cmd=$abc$37075$new_n1929_ i0=fifo[4][11] i1=data_in[11] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32470
.subckt mx2_x2 cmd=$abc$37075$new_n1929_ i0=fifo[4][12] i1=data_in[12] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32472
.subckt mx2_x2 cmd=$abc$37075$new_n1929_ i0=fifo[4][13] i1=data_in[13] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32474
.subckt mx2_x2 cmd=$abc$37075$new_n1929_ i0=fifo[4][14] i1=data_in[14] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32476
.subckt mx2_x2 cmd=$abc$37075$new_n1929_ i0=fifo[4][15] i1=data_in[15] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32478
.subckt mx2_x2 cmd=$abc$37075$new_n1929_ i0=fifo[4][16] i1=data_in[16] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32480
.subckt mx2_x2 cmd=$abc$37075$new_n1929_ i0=fifo[4][17] i1=data_in[17] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32482
.subckt mx2_x2 cmd=$abc$37075$new_n1929_ i0=fifo[4][18] i1=data_in[18] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32484
.subckt mx2_x2 cmd=$abc$37075$new_n1929_ i0=fifo[4][19] i1=data_in[19] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32486
.subckt mx2_x2 cmd=$abc$37075$new_n1929_ i0=fifo[4][20] i1=data_in[20] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32488
.subckt mx2_x2 cmd=$abc$37075$new_n1929_ i0=fifo[4][21] i1=data_in[21] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32490
.subckt mx2_x2 cmd=$abc$37075$new_n1929_ i0=fifo[4][22] i1=data_in[22] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32492
.subckt mx2_x2 cmd=$abc$37075$new_n1929_ i0=fifo[4][23] i1=data_in[23] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32494
.subckt mx2_x2 cmd=$abc$37075$new_n1929_ i0=fifo[4][24] i1=data_in[24] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32496
.subckt mx2_x2 cmd=$abc$37075$new_n1929_ i0=fifo[4][25] i1=data_in[25] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32498
.subckt mx2_x2 cmd=$abc$37075$new_n1929_ i0=fifo[4][26] i1=data_in[26] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32500
.subckt mx2_x2 cmd=$abc$37075$new_n1929_ i0=fifo[4][27] i1=data_in[27] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32502
.subckt mx2_x2 cmd=$abc$37075$new_n1929_ i0=fifo[4][28] i1=data_in[28] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32504
.subckt mx2_x2 cmd=$abc$37075$new_n1929_ i0=fifo[4][29] i1=data_in[29] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32506
.subckt mx2_x2 cmd=$abc$37075$new_n1929_ i0=fifo[4][30] i1=data_in[30] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32508
.subckt mx2_x2 cmd=$abc$37075$new_n1929_ i0=fifo[4][31] i1=data_in[31] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32510
.subckt a2_x2 i0=$abc$37075$new_n1794_ i1=$abc$37075$new_n1792_ q=$abc$37075$new_n1962_
.subckt nand4_x0 i0=$abc$37075$new_n1201_ i1=$abc$37075$new_n1187_ i2=write i3=write_pointer[1] nq=$abc$37075$new_n1963_
.subckt o3_x2 i0=$abc$37075$new_n1963_ i1=$abc$37075$new_n1793_ i2=$abc$37075$new_n1791_ q=$abc$37075$new_n1964_
.subckt mx2_x2 cmd=$abc$37075$new_n1964_ i0=data_in[0] i1=fifo[3][0] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32512
.subckt mx2_x2 cmd=$abc$37075$new_n1964_ i0=data_in[1] i1=fifo[3][1] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32514
.subckt mx2_x2 cmd=$abc$37075$new_n1964_ i0=data_in[2] i1=fifo[3][2] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32516
.subckt mx2_x2 cmd=$abc$37075$new_n1964_ i0=data_in[3] i1=fifo[3][3] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32518
.subckt mx2_x2 cmd=$abc$37075$new_n1964_ i0=data_in[4] i1=fifo[3][4] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32520
.subckt mx2_x2 cmd=$abc$37075$new_n1964_ i0=data_in[5] i1=fifo[3][5] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32522
.subckt mx2_x2 cmd=$abc$37075$new_n1964_ i0=data_in[6] i1=fifo[3][6] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32524
.subckt mx2_x2 cmd=$abc$37075$new_n1964_ i0=data_in[7] i1=fifo[3][7] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32526
.subckt mx2_x2 cmd=$abc$37075$new_n1964_ i0=data_in[8] i1=fifo[3][8] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32528
.subckt mx2_x2 cmd=$abc$37075$new_n1964_ i0=data_in[9] i1=fifo[3][9] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32530
.subckt mx2_x2 cmd=$abc$37075$new_n1964_ i0=data_in[10] i1=fifo[3][10] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32532
.subckt mx2_x2 cmd=$abc$37075$new_n1964_ i0=data_in[11] i1=fifo[3][11] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32534
.subckt mx2_x2 cmd=$abc$37075$new_n1964_ i0=data_in[12] i1=fifo[3][12] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32536
.subckt mx2_x2 cmd=$abc$37075$new_n1964_ i0=data_in[13] i1=fifo[3][13] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32538
.subckt mx2_x2 cmd=$abc$37075$new_n1964_ i0=data_in[14] i1=fifo[3][14] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32540
.subckt mx2_x2 cmd=$abc$37075$new_n1964_ i0=data_in[15] i1=fifo[3][15] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32542
.subckt mx2_x2 cmd=$abc$37075$new_n1964_ i0=data_in[16] i1=fifo[3][16] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32544
.subckt mx2_x2 cmd=$abc$37075$new_n1964_ i0=data_in[17] i1=fifo[3][17] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32546
.subckt mx2_x2 cmd=$abc$37075$new_n1964_ i0=data_in[18] i1=fifo[3][18] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32548
.subckt mx2_x2 cmd=$abc$37075$new_n1964_ i0=data_in[19] i1=fifo[3][19] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32550
.subckt mx2_x2 cmd=$abc$37075$new_n1964_ i0=data_in[20] i1=fifo[3][20] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32552
.subckt mx2_x2 cmd=$abc$37075$new_n1964_ i0=data_in[21] i1=fifo[3][21] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32554
.subckt mx2_x2 cmd=$abc$37075$new_n1964_ i0=data_in[22] i1=fifo[3][22] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32556
.subckt mx2_x2 cmd=$abc$37075$new_n1964_ i0=data_in[23] i1=fifo[3][23] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32558
.subckt mx2_x2 cmd=$abc$37075$new_n1964_ i0=data_in[24] i1=fifo[3][24] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32560
.subckt mx2_x2 cmd=$abc$37075$new_n1964_ i0=data_in[25] i1=fifo[3][25] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32562
.subckt mx2_x2 cmd=$abc$37075$new_n1964_ i0=data_in[26] i1=fifo[3][26] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32564
.subckt mx2_x2 cmd=$abc$37075$new_n1964_ i0=data_in[27] i1=fifo[3][27] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32566
.subckt mx2_x2 cmd=$abc$37075$new_n1964_ i0=data_in[28] i1=fifo[3][28] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32568
.subckt mx2_x2 cmd=$abc$37075$new_n1964_ i0=data_in[29] i1=fifo[3][29] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32570
.subckt mx2_x2 cmd=$abc$37075$new_n1964_ i0=data_in[30] i1=fifo[3][30] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32572
.subckt mx2_x2 cmd=$abc$37075$new_n1964_ i0=data_in[31] i1=fifo[3][31] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32574
.subckt a4_x2 i0=$abc$37075$new_n1795_ i1=$abc$37075$new_n1791_ i2=$abc$37075$new_n1143_ i3=$abc$37075$new_n1141_ q=$abc$37075$new_n1997_
.subckt mx2_x2 cmd=$abc$37075$new_n1997_ i0=fifo[10][0] i1=data_in[0] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32576
.subckt mx2_x2 cmd=$abc$37075$new_n1997_ i0=fifo[10][1] i1=data_in[1] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32578
.subckt mx2_x2 cmd=$abc$37075$new_n1997_ i0=fifo[10][2] i1=data_in[2] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32580
.subckt mx2_x2 cmd=$abc$37075$new_n1997_ i0=fifo[10][3] i1=data_in[3] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32582
.subckt mx2_x2 cmd=$abc$37075$new_n1997_ i0=fifo[10][4] i1=data_in[4] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32584
.subckt mx2_x2 cmd=$abc$37075$new_n1997_ i0=fifo[10][5] i1=data_in[5] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32586
.subckt mx2_x2 cmd=$abc$37075$new_n1997_ i0=fifo[10][6] i1=data_in[6] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32588
.subckt mx2_x2 cmd=$abc$37075$new_n1997_ i0=fifo[10][7] i1=data_in[7] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32590
.subckt mx2_x2 cmd=$abc$37075$new_n1997_ i0=fifo[10][8] i1=data_in[8] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32592
.subckt mx2_x2 cmd=$abc$37075$new_n1997_ i0=fifo[10][9] i1=data_in[9] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32594
.subckt mx2_x2 cmd=$abc$37075$new_n1997_ i0=fifo[10][10] i1=data_in[10] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32596
.subckt mx2_x2 cmd=$abc$37075$new_n1997_ i0=fifo[10][11] i1=data_in[11] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32598
.subckt mx2_x2 cmd=$abc$37075$new_n1997_ i0=fifo[10][12] i1=data_in[12] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32600
.subckt mx2_x2 cmd=$abc$37075$new_n1997_ i0=fifo[10][13] i1=data_in[13] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32602
.subckt mx2_x2 cmd=$abc$37075$new_n1997_ i0=fifo[10][14] i1=data_in[14] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32604
.subckt mx2_x2 cmd=$abc$37075$new_n1997_ i0=fifo[10][15] i1=data_in[15] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32606
.subckt mx2_x2 cmd=$abc$37075$new_n1997_ i0=fifo[10][16] i1=data_in[16] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32608
.subckt mx2_x2 cmd=$abc$37075$new_n1997_ i0=fifo[10][17] i1=data_in[17] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32610
.subckt mx2_x2 cmd=$abc$37075$new_n1997_ i0=fifo[10][18] i1=data_in[18] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32612
.subckt mx2_x2 cmd=$abc$37075$new_n1997_ i0=fifo[10][19] i1=data_in[19] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32614
.subckt mx2_x2 cmd=$abc$37075$new_n1997_ i0=fifo[10][20] i1=data_in[20] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32616
.subckt mx2_x2 cmd=$abc$37075$new_n1997_ i0=fifo[10][21] i1=data_in[21] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32618
.subckt mx2_x2 cmd=$abc$37075$new_n1997_ i0=fifo[10][22] i1=data_in[22] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32620
.subckt mx2_x2 cmd=$abc$37075$new_n1997_ i0=fifo[10][23] i1=data_in[23] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32622
.subckt mx2_x2 cmd=$abc$37075$new_n1997_ i0=fifo[10][24] i1=data_in[24] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32624
.subckt mx2_x2 cmd=$abc$37075$new_n1997_ i0=fifo[10][25] i1=data_in[25] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32626
.subckt mx2_x2 cmd=$abc$37075$new_n1997_ i0=fifo[10][26] i1=data_in[26] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32628
.subckt mx2_x2 cmd=$abc$37075$new_n1997_ i0=fifo[10][27] i1=data_in[27] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32630
.subckt mx2_x2 cmd=$abc$37075$new_n1997_ i0=fifo[10][28] i1=data_in[28] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32632
.subckt mx2_x2 cmd=$abc$37075$new_n1997_ i0=fifo[10][29] i1=data_in[29] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32634
.subckt mx2_x2 cmd=$abc$37075$new_n1997_ i0=fifo[10][30] i1=data_in[30] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32636
.subckt mx2_x2 cmd=$abc$37075$new_n1997_ i0=fifo[10][31] i1=data_in[31] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32638
.subckt a4_x2 i0=$abc$37075$new_n1796_ i1=$abc$37075$new_n1791_ i2=$abc$37075$new_n1203_ i3=$abc$37075$new_n1141_ q=$abc$37075$new_n2030_
.subckt mx2_x2 cmd=$abc$37075$new_n2030_ i0=fifo[8][0] i1=data_in[0] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32640
.subckt mx2_x2 cmd=$abc$37075$new_n2030_ i0=fifo[8][1] i1=data_in[1] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32642
.subckt mx2_x2 cmd=$abc$37075$new_n2030_ i0=fifo[8][2] i1=data_in[2] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32644
.subckt mx2_x2 cmd=$abc$37075$new_n2030_ i0=fifo[8][3] i1=data_in[3] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32646
.subckt mx2_x2 cmd=$abc$37075$new_n2030_ i0=fifo[8][4] i1=data_in[4] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32648
.subckt mx2_x2 cmd=$abc$37075$new_n2030_ i0=fifo[8][5] i1=data_in[5] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32650
.subckt mx2_x2 cmd=$abc$37075$new_n2030_ i0=fifo[8][6] i1=data_in[6] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32652
.subckt mx2_x2 cmd=$abc$37075$new_n2030_ i0=fifo[8][7] i1=data_in[7] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32654
.subckt mx2_x2 cmd=$abc$37075$new_n2030_ i0=fifo[8][8] i1=data_in[8] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32656
.subckt mx2_x2 cmd=$abc$37075$new_n2030_ i0=fifo[8][9] i1=data_in[9] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32658
.subckt mx2_x2 cmd=$abc$37075$new_n2030_ i0=fifo[8][10] i1=data_in[10] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32660
.subckt mx2_x2 cmd=$abc$37075$new_n2030_ i0=fifo[8][11] i1=data_in[11] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32662
.subckt mx2_x2 cmd=$abc$37075$new_n2030_ i0=fifo[8][12] i1=data_in[12] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32664
.subckt mx2_x2 cmd=$abc$37075$new_n2030_ i0=fifo[8][13] i1=data_in[13] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32666
.subckt mx2_x2 cmd=$abc$37075$new_n2030_ i0=fifo[8][14] i1=data_in[14] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32668
.subckt mx2_x2 cmd=$abc$37075$new_n2030_ i0=fifo[8][15] i1=data_in[15] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32670
.subckt mx2_x2 cmd=$abc$37075$new_n2030_ i0=fifo[8][16] i1=data_in[16] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32672
.subckt mx2_x2 cmd=$abc$37075$new_n2030_ i0=fifo[8][17] i1=data_in[17] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32674
.subckt mx2_x2 cmd=$abc$37075$new_n2030_ i0=fifo[8][18] i1=data_in[18] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32676
.subckt mx2_x2 cmd=$abc$37075$new_n2030_ i0=fifo[8][19] i1=data_in[19] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32678
.subckt mx2_x2 cmd=$abc$37075$new_n2030_ i0=fifo[8][20] i1=data_in[20] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32680
.subckt mx2_x2 cmd=$abc$37075$new_n2030_ i0=fifo[8][21] i1=data_in[21] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32682
.subckt mx2_x2 cmd=$abc$37075$new_n2030_ i0=fifo[8][22] i1=data_in[22] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32684
.subckt mx2_x2 cmd=$abc$37075$new_n2030_ i0=fifo[8][23] i1=data_in[23] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32686
.subckt mx2_x2 cmd=$abc$37075$new_n2030_ i0=fifo[8][24] i1=data_in[24] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32688
.subckt mx2_x2 cmd=$abc$37075$new_n2030_ i0=fifo[8][25] i1=data_in[25] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32690
.subckt mx2_x2 cmd=$abc$37075$new_n2030_ i0=fifo[8][26] i1=data_in[26] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32692
.subckt mx2_x2 cmd=$abc$37075$new_n2030_ i0=fifo[8][27] i1=data_in[27] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32694
.subckt mx2_x2 cmd=$abc$37075$new_n2030_ i0=fifo[8][28] i1=data_in[28] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32696
.subckt mx2_x2 cmd=$abc$37075$new_n2030_ i0=fifo[8][29] i1=data_in[29] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32698
.subckt mx2_x2 cmd=$abc$37075$new_n2030_ i0=fifo[8][30] i1=data_in[30] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32700
.subckt mx2_x2 cmd=$abc$37075$new_n2030_ i0=fifo[8][31] i1=data_in[31] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32702
.subckt o3_x2 i0=$abc$37075$new_n1963_ i1=$abc$37075$new_n1794_ i2=write_pointer[3] q=$abc$37075$new_n2063_
.subckt mx2_x2 cmd=$abc$37075$new_n2063_ i0=data_in[0] i1=fifo[7][0] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32704
.subckt mx2_x2 cmd=$abc$37075$new_n2063_ i0=data_in[1] i1=fifo[7][1] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32706
.subckt mx2_x2 cmd=$abc$37075$new_n2063_ i0=data_in[2] i1=fifo[7][2] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32708
.subckt mx2_x2 cmd=$abc$37075$new_n2063_ i0=data_in[3] i1=fifo[7][3] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32710
.subckt mx2_x2 cmd=$abc$37075$new_n2063_ i0=data_in[4] i1=fifo[7][4] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32712
.subckt mx2_x2 cmd=$abc$37075$new_n2063_ i0=data_in[5] i1=fifo[7][5] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32714
.subckt mx2_x2 cmd=$abc$37075$new_n2063_ i0=data_in[6] i1=fifo[7][6] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32716
.subckt mx2_x2 cmd=$abc$37075$new_n2063_ i0=data_in[7] i1=fifo[7][7] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32718
.subckt mx2_x2 cmd=$abc$37075$new_n2063_ i0=data_in[8] i1=fifo[7][8] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32720
.subckt mx2_x2 cmd=$abc$37075$new_n2063_ i0=data_in[9] i1=fifo[7][9] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32722
.subckt mx2_x2 cmd=$abc$37075$new_n2063_ i0=data_in[10] i1=fifo[7][10] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32724
.subckt mx2_x2 cmd=$abc$37075$new_n2063_ i0=data_in[11] i1=fifo[7][11] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32726
.subckt mx2_x2 cmd=$abc$37075$new_n2063_ i0=data_in[12] i1=fifo[7][12] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32728
.subckt mx2_x2 cmd=$abc$37075$new_n2063_ i0=data_in[13] i1=fifo[7][13] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32730
.subckt mx2_x2 cmd=$abc$37075$new_n2063_ i0=data_in[14] i1=fifo[7][14] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32732
.subckt mx2_x2 cmd=$abc$37075$new_n2063_ i0=data_in[15] i1=fifo[7][15] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32734
.subckt mx2_x2 cmd=$abc$37075$new_n2063_ i0=data_in[16] i1=fifo[7][16] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32736
.subckt mx2_x2 cmd=$abc$37075$new_n2063_ i0=data_in[17] i1=fifo[7][17] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32738
.subckt mx2_x2 cmd=$abc$37075$new_n2063_ i0=data_in[18] i1=fifo[7][18] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32740
.subckt mx2_x2 cmd=$abc$37075$new_n2063_ i0=data_in[19] i1=fifo[7][19] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32742
.subckt mx2_x2 cmd=$abc$37075$new_n2063_ i0=data_in[20] i1=fifo[7][20] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32744
.subckt mx2_x2 cmd=$abc$37075$new_n2063_ i0=data_in[21] i1=fifo[7][21] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32746
.subckt mx2_x2 cmd=$abc$37075$new_n2063_ i0=data_in[22] i1=fifo[7][22] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32748
.subckt mx2_x2 cmd=$abc$37075$new_n2063_ i0=data_in[23] i1=fifo[7][23] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32750
.subckt mx2_x2 cmd=$abc$37075$new_n2063_ i0=data_in[24] i1=fifo[7][24] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32752
.subckt mx2_x2 cmd=$abc$37075$new_n2063_ i0=data_in[25] i1=fifo[7][25] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32754
.subckt mx2_x2 cmd=$abc$37075$new_n2063_ i0=data_in[26] i1=fifo[7][26] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32756
.subckt mx2_x2 cmd=$abc$37075$new_n2063_ i0=data_in[27] i1=fifo[7][27] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32758
.subckt mx2_x2 cmd=$abc$37075$new_n2063_ i0=data_in[28] i1=fifo[7][28] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32760
.subckt mx2_x2 cmd=$abc$37075$new_n2063_ i0=data_in[29] i1=fifo[7][29] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32762
.subckt mx2_x2 cmd=$abc$37075$new_n2063_ i0=data_in[30] i1=fifo[7][30] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32764
.subckt mx2_x2 cmd=$abc$37075$new_n2063_ i0=data_in[31] i1=fifo[7][31] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32766
.subckt nand4_x0 i0=$abc$37075$new_n1794_ i1=$abc$37075$new_n1792_ i2=$abc$37075$new_n1202_ i3=$abc$37075$new_n1142_ nq=$abc$37075$new_n2096_
.subckt mx2_x2 cmd=$abc$37075$new_n2096_ i0=data_in[0] i1=fifo[1][0] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32768
.subckt mx2_x2 cmd=$abc$37075$new_n2096_ i0=data_in[1] i1=fifo[1][1] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32770
.subckt mx2_x2 cmd=$abc$37075$new_n2096_ i0=data_in[2] i1=fifo[1][2] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32772
.subckt mx2_x2 cmd=$abc$37075$new_n2096_ i0=data_in[3] i1=fifo[1][3] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32774
.subckt mx2_x2 cmd=$abc$37075$new_n2096_ i0=data_in[4] i1=fifo[1][4] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32776
.subckt mx2_x2 cmd=$abc$37075$new_n2096_ i0=data_in[5] i1=fifo[1][5] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32778
.subckt mx2_x2 cmd=$abc$37075$new_n2096_ i0=data_in[6] i1=fifo[1][6] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32780
.subckt mx2_x2 cmd=$abc$37075$new_n2096_ i0=data_in[7] i1=fifo[1][7] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32782
.subckt mx2_x2 cmd=$abc$37075$new_n2096_ i0=data_in[8] i1=fifo[1][8] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32784
.subckt mx2_x2 cmd=$abc$37075$new_n2096_ i0=data_in[9] i1=fifo[1][9] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32786
.subckt mx2_x2 cmd=$abc$37075$new_n2096_ i0=data_in[10] i1=fifo[1][10] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32788
.subckt mx2_x2 cmd=$abc$37075$new_n2096_ i0=data_in[11] i1=fifo[1][11] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32790
.subckt mx2_x2 cmd=$abc$37075$new_n2096_ i0=data_in[12] i1=fifo[1][12] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32792
.subckt mx2_x2 cmd=$abc$37075$new_n2096_ i0=data_in[13] i1=fifo[1][13] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32794
.subckt mx2_x2 cmd=$abc$37075$new_n2096_ i0=data_in[14] i1=fifo[1][14] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32796
.subckt mx2_x2 cmd=$abc$37075$new_n2096_ i0=data_in[15] i1=fifo[1][15] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32798
.subckt mx2_x2 cmd=$abc$37075$new_n2096_ i0=data_in[16] i1=fifo[1][16] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32800
.subckt mx2_x2 cmd=$abc$37075$new_n2096_ i0=data_in[17] i1=fifo[1][17] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32802
.subckt mx2_x2 cmd=$abc$37075$new_n2096_ i0=data_in[18] i1=fifo[1][18] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32804
.subckt mx2_x2 cmd=$abc$37075$new_n2096_ i0=data_in[19] i1=fifo[1][19] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32806
.subckt mx2_x2 cmd=$abc$37075$new_n2096_ i0=data_in[20] i1=fifo[1][20] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32808
.subckt mx2_x2 cmd=$abc$37075$new_n2096_ i0=data_in[21] i1=fifo[1][21] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32810
.subckt mx2_x2 cmd=$abc$37075$new_n2096_ i0=data_in[22] i1=fifo[1][22] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32812
.subckt mx2_x2 cmd=$abc$37075$new_n2096_ i0=data_in[23] i1=fifo[1][23] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32814
.subckt mx2_x2 cmd=$abc$37075$new_n2096_ i0=data_in[24] i1=fifo[1][24] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32816
.subckt mx2_x2 cmd=$abc$37075$new_n2096_ i0=data_in[25] i1=fifo[1][25] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32818
.subckt mx2_x2 cmd=$abc$37075$new_n2096_ i0=data_in[26] i1=fifo[1][26] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32820
.subckt mx2_x2 cmd=$abc$37075$new_n2096_ i0=data_in[27] i1=fifo[1][27] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32822
.subckt mx2_x2 cmd=$abc$37075$new_n2096_ i0=data_in[28] i1=fifo[1][28] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32824
.subckt mx2_x2 cmd=$abc$37075$new_n2096_ i0=data_in[29] i1=fifo[1][29] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32826
.subckt mx2_x2 cmd=$abc$37075$new_n2096_ i0=data_in[30] i1=fifo[1][30] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32828
.subckt mx2_x2 cmd=$abc$37075$new_n2096_ i0=data_in[31] i1=fifo[1][31] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32830
.subckt o3_x2 i0=$abc$37075$new_n1963_ i1=$abc$37075$new_n1794_ i2=$abc$37075$new_n1140_ q=$abc$37075$new_n2129_
.subckt mx2_x2 cmd=$abc$37075$new_n2129_ i0=data_in[0] i1=fifo[15][0] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32832
.subckt mx2_x2 cmd=$abc$37075$new_n2129_ i0=data_in[1] i1=fifo[15][1] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32834
.subckt mx2_x2 cmd=$abc$37075$new_n2129_ i0=data_in[2] i1=fifo[15][2] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32836
.subckt mx2_x2 cmd=$abc$37075$new_n2129_ i0=data_in[3] i1=fifo[15][3] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32838
.subckt mx2_x2 cmd=$abc$37075$new_n2129_ i0=data_in[4] i1=fifo[15][4] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32840
.subckt mx2_x2 cmd=$abc$37075$new_n2129_ i0=data_in[5] i1=fifo[15][5] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32842
.subckt mx2_x2 cmd=$abc$37075$new_n2129_ i0=data_in[6] i1=fifo[15][6] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32844
.subckt mx2_x2 cmd=$abc$37075$new_n2129_ i0=data_in[7] i1=fifo[15][7] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32846
.subckt mx2_x2 cmd=$abc$37075$new_n2129_ i0=data_in[8] i1=fifo[15][8] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32848
.subckt mx2_x2 cmd=$abc$37075$new_n2129_ i0=data_in[9] i1=fifo[15][9] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32850
.subckt mx2_x2 cmd=$abc$37075$new_n2129_ i0=data_in[10] i1=fifo[15][10] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32852
.subckt mx2_x2 cmd=$abc$37075$new_n2129_ i0=data_in[11] i1=fifo[15][11] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32854
.subckt mx2_x2 cmd=$abc$37075$new_n2129_ i0=data_in[12] i1=fifo[15][12] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32856
.subckt mx2_x2 cmd=$abc$37075$new_n2129_ i0=data_in[13] i1=fifo[15][13] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32858
.subckt mx2_x2 cmd=$abc$37075$new_n2129_ i0=data_in[14] i1=fifo[15][14] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32860
.subckt mx2_x2 cmd=$abc$37075$new_n2129_ i0=data_in[15] i1=fifo[15][15] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32862
.subckt mx2_x2 cmd=$abc$37075$new_n2129_ i0=data_in[16] i1=fifo[15][16] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32864
.subckt mx2_x2 cmd=$abc$37075$new_n2129_ i0=data_in[17] i1=fifo[15][17] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32866
.subckt mx2_x2 cmd=$abc$37075$new_n2129_ i0=data_in[18] i1=fifo[15][18] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32868
.subckt mx2_x2 cmd=$abc$37075$new_n2129_ i0=data_in[19] i1=fifo[15][19] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32870
.subckt mx2_x2 cmd=$abc$37075$new_n2129_ i0=data_in[20] i1=fifo[15][20] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32872
.subckt mx2_x2 cmd=$abc$37075$new_n2129_ i0=data_in[21] i1=fifo[15][21] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32874
.subckt mx2_x2 cmd=$abc$37075$new_n2129_ i0=data_in[22] i1=fifo[15][22] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32876
.subckt mx2_x2 cmd=$abc$37075$new_n2129_ i0=data_in[23] i1=fifo[15][23] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32878
.subckt mx2_x2 cmd=$abc$37075$new_n2129_ i0=data_in[24] i1=fifo[15][24] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32880
.subckt mx2_x2 cmd=$abc$37075$new_n2129_ i0=data_in[25] i1=fifo[15][25] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32882
.subckt mx2_x2 cmd=$abc$37075$new_n2129_ i0=data_in[26] i1=fifo[15][26] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32884
.subckt mx2_x2 cmd=$abc$37075$new_n2129_ i0=data_in[27] i1=fifo[15][27] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32886
.subckt mx2_x2 cmd=$abc$37075$new_n2129_ i0=data_in[28] i1=fifo[15][28] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32888
.subckt mx2_x2 cmd=$abc$37075$new_n2129_ i0=data_in[29] i1=fifo[15][29] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32890
.subckt mx2_x2 cmd=$abc$37075$new_n2129_ i0=data_in[30] i1=fifo[15][30] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32892
.subckt mx2_x2 cmd=$abc$37075$new_n2129_ i0=data_in[31] i1=fifo[15][31] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32894
.subckt nand4_x0 i0=$abc$37075$new_n1793_ i1=$abc$37075$new_n1202_ i2=$abc$37075$new_n1142_ i3=write_pointer[3] nq=$abc$37075$new_n2162_
.subckt mx2_x2 cmd=$abc$37075$new_n2162_ i0=data_in[0] i1=fifo[13][0] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32896
.subckt mx2_x2 cmd=$abc$37075$new_n2162_ i0=data_in[1] i1=fifo[13][1] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32898
.subckt mx2_x2 cmd=$abc$37075$new_n2162_ i0=data_in[2] i1=fifo[13][2] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32900
.subckt mx2_x2 cmd=$abc$37075$new_n2162_ i0=data_in[3] i1=fifo[13][3] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32902
.subckt mx2_x2 cmd=$abc$37075$new_n2162_ i0=data_in[4] i1=fifo[13][4] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32904
.subckt mx2_x2 cmd=$abc$37075$new_n2162_ i0=data_in[5] i1=fifo[13][5] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32906
.subckt mx2_x2 cmd=$abc$37075$new_n2162_ i0=data_in[6] i1=fifo[13][6] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32908
.subckt mx2_x2 cmd=$abc$37075$new_n2162_ i0=data_in[7] i1=fifo[13][7] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32910
.subckt mx2_x2 cmd=$abc$37075$new_n2162_ i0=data_in[8] i1=fifo[13][8] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32912
.subckt mx2_x2 cmd=$abc$37075$new_n2162_ i0=data_in[9] i1=fifo[13][9] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32914
.subckt mx2_x2 cmd=$abc$37075$new_n2162_ i0=data_in[10] i1=fifo[13][10] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32916
.subckt mx2_x2 cmd=$abc$37075$new_n2162_ i0=data_in[11] i1=fifo[13][11] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32918
.subckt mx2_x2 cmd=$abc$37075$new_n2162_ i0=data_in[12] i1=fifo[13][12] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32920
.subckt mx2_x2 cmd=$abc$37075$new_n2162_ i0=data_in[13] i1=fifo[13][13] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32922
.subckt mx2_x2 cmd=$abc$37075$new_n2162_ i0=data_in[14] i1=fifo[13][14] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32924
.subckt mx2_x2 cmd=$abc$37075$new_n2162_ i0=data_in[15] i1=fifo[13][15] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32926
.subckt mx2_x2 cmd=$abc$37075$new_n2162_ i0=data_in[16] i1=fifo[13][16] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32928
.subckt mx2_x2 cmd=$abc$37075$new_n2162_ i0=data_in[17] i1=fifo[13][17] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32930
.subckt mx2_x2 cmd=$abc$37075$new_n2162_ i0=data_in[18] i1=fifo[13][18] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32932
.subckt mx2_x2 cmd=$abc$37075$new_n2162_ i0=data_in[19] i1=fifo[13][19] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32934
.subckt mx2_x2 cmd=$abc$37075$new_n2162_ i0=data_in[20] i1=fifo[13][20] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32936
.subckt mx2_x2 cmd=$abc$37075$new_n2162_ i0=data_in[21] i1=fifo[13][21] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32938
.subckt mx2_x2 cmd=$abc$37075$new_n2162_ i0=data_in[22] i1=fifo[13][22] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32940
.subckt mx2_x2 cmd=$abc$37075$new_n2162_ i0=data_in[23] i1=fifo[13][23] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32942
.subckt mx2_x2 cmd=$abc$37075$new_n2162_ i0=data_in[24] i1=fifo[13][24] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32944
.subckt mx2_x2 cmd=$abc$37075$new_n2162_ i0=data_in[25] i1=fifo[13][25] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32946
.subckt mx2_x2 cmd=$abc$37075$new_n2162_ i0=data_in[26] i1=fifo[13][26] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32948
.subckt mx2_x2 cmd=$abc$37075$new_n2162_ i0=data_in[27] i1=fifo[13][27] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32950
.subckt mx2_x2 cmd=$abc$37075$new_n2162_ i0=data_in[28] i1=fifo[13][28] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32952
.subckt mx2_x2 cmd=$abc$37075$new_n2162_ i0=data_in[29] i1=fifo[13][29] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32954
.subckt mx2_x2 cmd=$abc$37075$new_n2162_ i0=data_in[30] i1=fifo[13][30] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32956
.subckt mx2_x2 cmd=$abc$37075$new_n2162_ i0=data_in[31] i1=fifo[13][31] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32958
.subckt o3_x2 i0=$abc$37075$new_n1963_ i1=$abc$37075$new_n1792_ i2=write_pointer[2] q=$abc$37075$new_n2195_
.subckt mx2_x2 cmd=$abc$37075$new_n2195_ i0=data_in[0] i1=fifo[11][0] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32960
.subckt mx2_x2 cmd=$abc$37075$new_n2195_ i0=data_in[1] i1=fifo[11][1] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32962
.subckt mx2_x2 cmd=$abc$37075$new_n2195_ i0=data_in[2] i1=fifo[11][2] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32964
.subckt mx2_x2 cmd=$abc$37075$new_n2195_ i0=data_in[3] i1=fifo[11][3] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32966
.subckt mx2_x2 cmd=$abc$37075$new_n2195_ i0=data_in[4] i1=fifo[11][4] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32968
.subckt mx2_x2 cmd=$abc$37075$new_n2195_ i0=data_in[5] i1=fifo[11][5] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32970
.subckt mx2_x2 cmd=$abc$37075$new_n2195_ i0=data_in[6] i1=fifo[11][6] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32972
.subckt mx2_x2 cmd=$abc$37075$new_n2195_ i0=data_in[7] i1=fifo[11][7] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32974
.subckt mx2_x2 cmd=$abc$37075$new_n2195_ i0=data_in[8] i1=fifo[11][8] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32976
.subckt mx2_x2 cmd=$abc$37075$new_n2195_ i0=data_in[9] i1=fifo[11][9] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32978
.subckt mx2_x2 cmd=$abc$37075$new_n2195_ i0=data_in[10] i1=fifo[11][10] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32980
.subckt mx2_x2 cmd=$abc$37075$new_n2195_ i0=data_in[11] i1=fifo[11][11] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32982
.subckt mx2_x2 cmd=$abc$37075$new_n2195_ i0=data_in[12] i1=fifo[11][12] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32984
.subckt mx2_x2 cmd=$abc$37075$new_n2195_ i0=data_in[13] i1=fifo[11][13] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32986
.subckt mx2_x2 cmd=$abc$37075$new_n2195_ i0=data_in[14] i1=fifo[11][14] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32988
.subckt mx2_x2 cmd=$abc$37075$new_n2195_ i0=data_in[15] i1=fifo[11][15] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32990
.subckt mx2_x2 cmd=$abc$37075$new_n2195_ i0=data_in[16] i1=fifo[11][16] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32992
.subckt mx2_x2 cmd=$abc$37075$new_n2195_ i0=data_in[17] i1=fifo[11][17] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32994
.subckt mx2_x2 cmd=$abc$37075$new_n2195_ i0=data_in[18] i1=fifo[11][18] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32996
.subckt mx2_x2 cmd=$abc$37075$new_n2195_ i0=data_in[19] i1=fifo[11][19] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$32998
.subckt mx2_x2 cmd=$abc$37075$new_n2195_ i0=data_in[20] i1=fifo[11][20] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$33000
.subckt mx2_x2 cmd=$abc$37075$new_n2195_ i0=data_in[21] i1=fifo[11][21] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$33002
.subckt mx2_x2 cmd=$abc$37075$new_n2195_ i0=data_in[22] i1=fifo[11][22] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$33004
.subckt mx2_x2 cmd=$abc$37075$new_n2195_ i0=data_in[23] i1=fifo[11][23] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$33006
.subckt mx2_x2 cmd=$abc$37075$new_n2195_ i0=data_in[24] i1=fifo[11][24] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$33008
.subckt mx2_x2 cmd=$abc$37075$new_n2195_ i0=data_in[25] i1=fifo[11][25] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$33010
.subckt mx2_x2 cmd=$abc$37075$new_n2195_ i0=data_in[26] i1=fifo[11][26] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$33012
.subckt mx2_x2 cmd=$abc$37075$new_n2195_ i0=data_in[27] i1=fifo[11][27] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$33014
.subckt mx2_x2 cmd=$abc$37075$new_n2195_ i0=data_in[28] i1=fifo[11][28] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$33016
.subckt mx2_x2 cmd=$abc$37075$new_n2195_ i0=data_in[29] i1=fifo[11][29] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$33018
.subckt mx2_x2 cmd=$abc$37075$new_n2195_ i0=data_in[30] i1=fifo[11][30] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$33020
.subckt mx2_x2 cmd=$abc$37075$new_n2195_ i0=data_in[31] i1=fifo[11][31] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$33022
.subckt a4_x2 i0=$abc$37075$new_n1795_ i1=$abc$37075$new_n1793_ i2=$abc$37075$new_n1143_ i3=write_pointer[3] q=$abc$37075$new_n2228_
.subckt mx2_x2 cmd=$abc$37075$new_n2228_ i0=fifo[14][0] i1=data_in[0] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$33024
.subckt mx2_x2 cmd=$abc$37075$new_n2228_ i0=fifo[14][1] i1=data_in[1] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$33026
.subckt mx2_x2 cmd=$abc$37075$new_n2228_ i0=fifo[14][2] i1=data_in[2] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$33028
.subckt mx2_x2 cmd=$abc$37075$new_n2228_ i0=fifo[14][3] i1=data_in[3] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$33030
.subckt mx2_x2 cmd=$abc$37075$new_n2228_ i0=fifo[14][4] i1=data_in[4] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$33032
.subckt mx2_x2 cmd=$abc$37075$new_n2228_ i0=fifo[14][5] i1=data_in[5] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$33034
.subckt mx2_x2 cmd=$abc$37075$new_n2228_ i0=fifo[14][6] i1=data_in[6] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$33036
.subckt mx2_x2 cmd=$abc$37075$new_n2228_ i0=fifo[14][7] i1=data_in[7] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$33038
.subckt mx2_x2 cmd=$abc$37075$new_n2228_ i0=fifo[14][8] i1=data_in[8] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$33040
.subckt mx2_x2 cmd=$abc$37075$new_n2228_ i0=fifo[14][9] i1=data_in[9] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$33042
.subckt mx2_x2 cmd=$abc$37075$new_n2228_ i0=fifo[14][10] i1=data_in[10] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$33044
.subckt mx2_x2 cmd=$abc$37075$new_n2228_ i0=fifo[14][11] i1=data_in[11] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$33046
.subckt mx2_x2 cmd=$abc$37075$new_n2228_ i0=fifo[14][12] i1=data_in[12] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$33048
.subckt mx2_x2 cmd=$abc$37075$new_n2228_ i0=fifo[14][13] i1=data_in[13] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$33050
.subckt mx2_x2 cmd=$abc$37075$new_n2228_ i0=fifo[14][14] i1=data_in[14] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$33052
.subckt mx2_x2 cmd=$abc$37075$new_n2228_ i0=fifo[14][15] i1=data_in[15] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$33054
.subckt mx2_x2 cmd=$abc$37075$new_n2228_ i0=fifo[14][16] i1=data_in[16] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$33056
.subckt mx2_x2 cmd=$abc$37075$new_n2228_ i0=fifo[14][17] i1=data_in[17] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$33058
.subckt mx2_x2 cmd=$abc$37075$new_n2228_ i0=fifo[14][18] i1=data_in[18] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$33060
.subckt mx2_x2 cmd=$abc$37075$new_n2228_ i0=fifo[14][19] i1=data_in[19] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$33062
.subckt mx2_x2 cmd=$abc$37075$new_n2228_ i0=fifo[14][20] i1=data_in[20] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$33064
.subckt mx2_x2 cmd=$abc$37075$new_n2228_ i0=fifo[14][21] i1=data_in[21] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$33066
.subckt mx2_x2 cmd=$abc$37075$new_n2228_ i0=fifo[14][22] i1=data_in[22] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$33068
.subckt mx2_x2 cmd=$abc$37075$new_n2228_ i0=fifo[14][23] i1=data_in[23] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$33070
.subckt mx2_x2 cmd=$abc$37075$new_n2228_ i0=fifo[14][24] i1=data_in[24] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$33072
.subckt mx2_x2 cmd=$abc$37075$new_n2228_ i0=fifo[14][25] i1=data_in[25] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$33074
.subckt mx2_x2 cmd=$abc$37075$new_n2228_ i0=fifo[14][26] i1=data_in[26] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$33076
.subckt mx2_x2 cmd=$abc$37075$new_n2228_ i0=fifo[14][27] i1=data_in[27] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$33078
.subckt mx2_x2 cmd=$abc$37075$new_n2228_ i0=fifo[14][28] i1=data_in[28] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$33080
.subckt mx2_x2 cmd=$abc$37075$new_n2228_ i0=fifo[14][29] i1=data_in[29] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$33082
.subckt mx2_x2 cmd=$abc$37075$new_n2228_ i0=fifo[14][30] i1=data_in[30] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$33084
.subckt mx2_x2 cmd=$abc$37075$new_n2228_ i0=fifo[14][31] i1=data_in[31] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$33086
.subckt a3_x2 i0=$abc$37075$new_n1796_ i1=$abc$37075$new_n1205_ i2=$abc$37075$new_n1203_ q=$abc$37075$new_n2261_
.subckt nand2_x0 i0=$abc$37075$new_n2261_ i1=$abc$37075$new_n1962_ nq=$abc$37075$new_n2262_
.subckt mx2_x2 cmd=$abc$37075$new_n2262_ i0=data_in[0] i1=fifo[0][0] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$33088
.subckt mx2_x2 cmd=$abc$37075$new_n2262_ i0=data_in[1] i1=fifo[0][1] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$33090
.subckt mx2_x2 cmd=$abc$37075$new_n2262_ i0=data_in[2] i1=fifo[0][2] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$33092
.subckt mx2_x2 cmd=$abc$37075$new_n2262_ i0=data_in[3] i1=fifo[0][3] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$33094
.subckt mx2_x2 cmd=$abc$37075$new_n2262_ i0=data_in[4] i1=fifo[0][4] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$33096
.subckt mx2_x2 cmd=$abc$37075$new_n2262_ i0=data_in[5] i1=fifo[0][5] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$33098
.subckt mx2_x2 cmd=$abc$37075$new_n2262_ i0=data_in[6] i1=fifo[0][6] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$33100
.subckt mx2_x2 cmd=$abc$37075$new_n2262_ i0=data_in[7] i1=fifo[0][7] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$33102
.subckt mx2_x2 cmd=$abc$37075$new_n2262_ i0=data_in[8] i1=fifo[0][8] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$33104
.subckt mx2_x2 cmd=$abc$37075$new_n2262_ i0=data_in[9] i1=fifo[0][9] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$33106
.subckt mx2_x2 cmd=$abc$37075$new_n2262_ i0=data_in[10] i1=fifo[0][10] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$33108
.subckt mx2_x2 cmd=$abc$37075$new_n2262_ i0=data_in[11] i1=fifo[0][11] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$33110
.subckt mx2_x2 cmd=$abc$37075$new_n2262_ i0=data_in[12] i1=fifo[0][12] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$33112
.subckt mx2_x2 cmd=$abc$37075$new_n2262_ i0=data_in[13] i1=fifo[0][13] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$33114
.subckt mx2_x2 cmd=$abc$37075$new_n2262_ i0=data_in[14] i1=fifo[0][14] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$33116
.subckt mx2_x2 cmd=$abc$37075$new_n2262_ i0=data_in[15] i1=fifo[0][15] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$33118
.subckt mx2_x2 cmd=$abc$37075$new_n2262_ i0=data_in[16] i1=fifo[0][16] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$33120
.subckt mx2_x2 cmd=$abc$37075$new_n2262_ i0=data_in[17] i1=fifo[0][17] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$33122
.subckt mx2_x2 cmd=$abc$37075$new_n2262_ i0=data_in[18] i1=fifo[0][18] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$33124
.subckt mx2_x2 cmd=$abc$37075$new_n2262_ i0=data_in[19] i1=fifo[0][19] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$33126
.subckt mx2_x2 cmd=$abc$37075$new_n2262_ i0=data_in[20] i1=fifo[0][20] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$33128
.subckt mx2_x2 cmd=$abc$37075$new_n2262_ i0=data_in[21] i1=fifo[0][21] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$33130
.subckt mx2_x2 cmd=$abc$37075$new_n2262_ i0=data_in[22] i1=fifo[0][22] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$33132
.subckt mx2_x2 cmd=$abc$37075$new_n2262_ i0=data_in[23] i1=fifo[0][23] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$33134
.subckt mx2_x2 cmd=$abc$37075$new_n2262_ i0=data_in[24] i1=fifo[0][24] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$33136
.subckt mx2_x2 cmd=$abc$37075$new_n2262_ i0=data_in[25] i1=fifo[0][25] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$33138
.subckt mx2_x2 cmd=$abc$37075$new_n2262_ i0=data_in[26] i1=fifo[0][26] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$33140
.subckt mx2_x2 cmd=$abc$37075$new_n2262_ i0=data_in[27] i1=fifo[0][27] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$33142
.subckt mx2_x2 cmd=$abc$37075$new_n2262_ i0=data_in[28] i1=fifo[0][28] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$33144
.subckt mx2_x2 cmd=$abc$37075$new_n2262_ i0=data_in[29] i1=fifo[0][29] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$33146
.subckt mx2_x2 cmd=$abc$37075$new_n2262_ i0=data_in[30] i1=fifo[0][30] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$33148
.subckt mx2_x2 cmd=$abc$37075$new_n2262_ i0=data_in[31] i1=fifo[0][31] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$33150
.subckt a4_x2 i0=$abc$37075$new_n1795_ i1=$abc$37075$new_n1794_ i2=$abc$37075$new_n1792_ i3=$abc$37075$new_n1143_ q=$abc$37075$new_n2295_
.subckt mx2_x2 cmd=$abc$37075$new_n2295_ i0=fifo[2][0] i1=data_in[0] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$33152
.subckt mx2_x2 cmd=$abc$37075$new_n2295_ i0=fifo[2][1] i1=data_in[1] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$33154
.subckt mx2_x2 cmd=$abc$37075$new_n2295_ i0=fifo[2][2] i1=data_in[2] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$33156
.subckt mx2_x2 cmd=$abc$37075$new_n2295_ i0=fifo[2][3] i1=data_in[3] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$33158
.subckt mx2_x2 cmd=$abc$37075$new_n2295_ i0=fifo[2][4] i1=data_in[4] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$33160
.subckt mx2_x2 cmd=$abc$37075$new_n2295_ i0=fifo[2][5] i1=data_in[5] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$33162
.subckt mx2_x2 cmd=$abc$37075$new_n2295_ i0=fifo[2][6] i1=data_in[6] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$33164
.subckt mx2_x2 cmd=$abc$37075$new_n2295_ i0=fifo[2][7] i1=data_in[7] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$33166
.subckt mx2_x2 cmd=$abc$37075$new_n2295_ i0=fifo[2][8] i1=data_in[8] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$33168
.subckt mx2_x2 cmd=$abc$37075$new_n2295_ i0=fifo[2][9] i1=data_in[9] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$33170
.subckt mx2_x2 cmd=$abc$37075$new_n2295_ i0=fifo[2][10] i1=data_in[10] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$33172
.subckt mx2_x2 cmd=$abc$37075$new_n2295_ i0=fifo[2][11] i1=data_in[11] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$33174
.subckt mx2_x2 cmd=$abc$37075$new_n2295_ i0=fifo[2][12] i1=data_in[12] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$33176
.subckt mx2_x2 cmd=$abc$37075$new_n2295_ i0=fifo[2][13] i1=data_in[13] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$33178
.subckt mx2_x2 cmd=$abc$37075$new_n2295_ i0=fifo[2][14] i1=data_in[14] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$33180
.subckt mx2_x2 cmd=$abc$37075$new_n2295_ i0=fifo[2][15] i1=data_in[15] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$33182
.subckt mx2_x2 cmd=$abc$37075$new_n2295_ i0=fifo[2][16] i1=data_in[16] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$33184
.subckt mx2_x2 cmd=$abc$37075$new_n2295_ i0=fifo[2][17] i1=data_in[17] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$33186
.subckt mx2_x2 cmd=$abc$37075$new_n2295_ i0=fifo[2][18] i1=data_in[18] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$33188
.subckt mx2_x2 cmd=$abc$37075$new_n2295_ i0=fifo[2][19] i1=data_in[19] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$33190
.subckt mx2_x2 cmd=$abc$37075$new_n2295_ i0=fifo[2][20] i1=data_in[20] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$33192
.subckt mx2_x2 cmd=$abc$37075$new_n2295_ i0=fifo[2][21] i1=data_in[21] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$33194
.subckt mx2_x2 cmd=$abc$37075$new_n2295_ i0=fifo[2][22] i1=data_in[22] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$33196
.subckt mx2_x2 cmd=$abc$37075$new_n2295_ i0=fifo[2][23] i1=data_in[23] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$33198
.subckt mx2_x2 cmd=$abc$37075$new_n2295_ i0=fifo[2][24] i1=data_in[24] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$33200
.subckt mx2_x2 cmd=$abc$37075$new_n2295_ i0=fifo[2][25] i1=data_in[25] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$33202
.subckt mx2_x2 cmd=$abc$37075$new_n2295_ i0=fifo[2][26] i1=data_in[26] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$33204
.subckt mx2_x2 cmd=$abc$37075$new_n2295_ i0=fifo[2][27] i1=data_in[27] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$33206
.subckt mx2_x2 cmd=$abc$37075$new_n2295_ i0=fifo[2][28] i1=data_in[28] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$33208
.subckt mx2_x2 cmd=$abc$37075$new_n2295_ i0=fifo[2][29] i1=data_in[29] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$33210
.subckt mx2_x2 cmd=$abc$37075$new_n2295_ i0=fifo[2][30] i1=data_in[30] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$33212
.subckt mx2_x2 cmd=$abc$37075$new_n2295_ i0=fifo[2][31] i1=data_in[31] q=$abc$37075$auto$rtlil.cc:2558:MuxGate$33214
.subckt inv_x0 i=reset nq=$abc$37075$auto$rtlil.cc:2549:NotGate$32178
.subckt inv_x0 i=reset nq=$abc$37075$auto$rtlil.cc:2549:NotGate$32182
.subckt inv_x0 i=reset nq=$abc$37075$auto$rtlil.cc:2549:NotGate$32186
.subckt inv_x0 i=reset nq=$abc$37075$auto$rtlil.cc:2549:NotGate$32190
.subckt inv_x0 i=reset nq=$abc$37075$auto$rtlil.cc:2549:NotGate$33218
.subckt inv_x0 i=reset nq=$abc$37075$auto$rtlil.cc:2549:NotGate$33222
.subckt inv_x0 i=reset nq=$abc$37075$auto$rtlil.cc:2549:NotGate$33226
.subckt inv_x0 i=reset nq=$abc$37075$auto$rtlil.cc:2549:NotGate$33230
.subckt inv_x0 i=reset nq=$abc$37075$auto$rtlil.cc:2549:NotGate$33234
.subckt inv_x0 i=reset nq=$abc$37075$auto$rtlil.cc:2549:NotGate$33238
.subckt inv_x0 i=reset nq=$abc$37075$auto$rtlil.cc:2549:NotGate$33242
.subckt inv_x0 i=reset nq=$abc$37075$auto$rtlil.cc:2549:NotGate$33246
.subckt sff1r_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32172 nrst=$abc$37075$auto$rtlil.cc:2549:NotGate$32174 q=cnt[0]
.subckt sff1r_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32176 nrst=$abc$37075$auto$rtlil.cc:2549:NotGate$32178 q=cnt[1]
.subckt sff1r_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32180 nrst=$abc$37075$auto$rtlil.cc:2549:NotGate$32182 q=cnt[2]
.subckt sff1r_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32184 nrst=$abc$37075$auto$rtlil.cc:2549:NotGate$32186 q=cnt[3]
.subckt sff1r_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32188 nrst=$abc$37075$auto$rtlil.cc:2549:NotGate$32190 q=cnt[4]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32192 q=fifo[12][0]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32194 q=fifo[12][1]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32196 q=fifo[12][2]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32198 q=fifo[12][3]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32200 q=fifo[12][4]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32202 q=fifo[12][5]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32204 q=fifo[12][6]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32206 q=fifo[12][7]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32208 q=fifo[12][8]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32210 q=fifo[12][9]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32212 q=fifo[12][10]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32214 q=fifo[12][11]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32216 q=fifo[12][12]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32218 q=fifo[12][13]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32220 q=fifo[12][14]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32222 q=fifo[12][15]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32224 q=fifo[12][16]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32226 q=fifo[12][17]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32228 q=fifo[12][18]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32230 q=fifo[12][19]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32232 q=fifo[12][20]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32234 q=fifo[12][21]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32236 q=fifo[12][22]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32238 q=fifo[12][23]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32240 q=fifo[12][24]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32242 q=fifo[12][25]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32244 q=fifo[12][26]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32246 q=fifo[12][27]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32248 q=fifo[12][28]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32250 q=fifo[12][29]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32252 q=fifo[12][30]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32254 q=fifo[12][31]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32256 q=fifo[6][0]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32258 q=fifo[6][1]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32260 q=fifo[6][2]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32262 q=fifo[6][3]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32264 q=fifo[6][4]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32266 q=fifo[6][5]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32268 q=fifo[6][6]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32270 q=fifo[6][7]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32272 q=fifo[6][8]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32274 q=fifo[6][9]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32276 q=fifo[6][10]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32278 q=fifo[6][11]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32280 q=fifo[6][12]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32282 q=fifo[6][13]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32284 q=fifo[6][14]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32286 q=fifo[6][15]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32288 q=fifo[6][16]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32290 q=fifo[6][17]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32292 q=fifo[6][18]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32294 q=fifo[6][19]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32296 q=fifo[6][20]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32298 q=fifo[6][21]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32300 q=fifo[6][22]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32302 q=fifo[6][23]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32304 q=fifo[6][24]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32306 q=fifo[6][25]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32308 q=fifo[6][26]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32310 q=fifo[6][27]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32312 q=fifo[6][28]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32314 q=fifo[6][29]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32316 q=fifo[6][30]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32318 q=fifo[6][31]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32320 q=fifo[9][0]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32322 q=fifo[9][1]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32324 q=fifo[9][2]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32326 q=fifo[9][3]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32328 q=fifo[9][4]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32330 q=fifo[9][5]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32332 q=fifo[9][6]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32334 q=fifo[9][7]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32336 q=fifo[9][8]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32338 q=fifo[9][9]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32340 q=fifo[9][10]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32342 q=fifo[9][11]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32344 q=fifo[9][12]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32346 q=fifo[9][13]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32348 q=fifo[9][14]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32350 q=fifo[9][15]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32352 q=fifo[9][16]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32354 q=fifo[9][17]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32356 q=fifo[9][18]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32358 q=fifo[9][19]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32360 q=fifo[9][20]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32362 q=fifo[9][21]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32364 q=fifo[9][22]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32366 q=fifo[9][23]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32368 q=fifo[9][24]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32370 q=fifo[9][25]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32372 q=fifo[9][26]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32374 q=fifo[9][27]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32376 q=fifo[9][28]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32378 q=fifo[9][29]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32380 q=fifo[9][30]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32382 q=fifo[9][31]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32384 q=fifo[5][0]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32386 q=fifo[5][1]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32388 q=fifo[5][2]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32390 q=fifo[5][3]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32392 q=fifo[5][4]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32394 q=fifo[5][5]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32396 q=fifo[5][6]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32398 q=fifo[5][7]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32400 q=fifo[5][8]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32402 q=fifo[5][9]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32404 q=fifo[5][10]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32406 q=fifo[5][11]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32408 q=fifo[5][12]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32410 q=fifo[5][13]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32412 q=fifo[5][14]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32414 q=fifo[5][15]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32416 q=fifo[5][16]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32418 q=fifo[5][17]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32420 q=fifo[5][18]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32422 q=fifo[5][19]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32424 q=fifo[5][20]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32426 q=fifo[5][21]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32428 q=fifo[5][22]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32430 q=fifo[5][23]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32432 q=fifo[5][24]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32434 q=fifo[5][25]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32436 q=fifo[5][26]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32438 q=fifo[5][27]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32440 q=fifo[5][28]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32442 q=fifo[5][29]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32444 q=fifo[5][30]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32446 q=fifo[5][31]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32448 q=fifo[4][0]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32450 q=fifo[4][1]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32452 q=fifo[4][2]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32454 q=fifo[4][3]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32456 q=fifo[4][4]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32458 q=fifo[4][5]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32460 q=fifo[4][6]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32462 q=fifo[4][7]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32464 q=fifo[4][8]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32466 q=fifo[4][9]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32468 q=fifo[4][10]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32470 q=fifo[4][11]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32472 q=fifo[4][12]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32474 q=fifo[4][13]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32476 q=fifo[4][14]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32478 q=fifo[4][15]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32480 q=fifo[4][16]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32482 q=fifo[4][17]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32484 q=fifo[4][18]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32486 q=fifo[4][19]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32488 q=fifo[4][20]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32490 q=fifo[4][21]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32492 q=fifo[4][22]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32494 q=fifo[4][23]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32496 q=fifo[4][24]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32498 q=fifo[4][25]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32500 q=fifo[4][26]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32502 q=fifo[4][27]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32504 q=fifo[4][28]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32506 q=fifo[4][29]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32508 q=fifo[4][30]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32510 q=fifo[4][31]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32512 q=fifo[3][0]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32514 q=fifo[3][1]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32516 q=fifo[3][2]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32518 q=fifo[3][3]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32520 q=fifo[3][4]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32522 q=fifo[3][5]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32524 q=fifo[3][6]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32526 q=fifo[3][7]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32528 q=fifo[3][8]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32530 q=fifo[3][9]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32532 q=fifo[3][10]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32534 q=fifo[3][11]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32536 q=fifo[3][12]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32538 q=fifo[3][13]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32540 q=fifo[3][14]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32542 q=fifo[3][15]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32544 q=fifo[3][16]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32546 q=fifo[3][17]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32548 q=fifo[3][18]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32550 q=fifo[3][19]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32552 q=fifo[3][20]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32554 q=fifo[3][21]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32556 q=fifo[3][22]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32558 q=fifo[3][23]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32560 q=fifo[3][24]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32562 q=fifo[3][25]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32564 q=fifo[3][26]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32566 q=fifo[3][27]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32568 q=fifo[3][28]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32570 q=fifo[3][29]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32572 q=fifo[3][30]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32574 q=fifo[3][31]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32576 q=fifo[10][0]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32578 q=fifo[10][1]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32580 q=fifo[10][2]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32582 q=fifo[10][3]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32584 q=fifo[10][4]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32586 q=fifo[10][5]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32588 q=fifo[10][6]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32590 q=fifo[10][7]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32592 q=fifo[10][8]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32594 q=fifo[10][9]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32596 q=fifo[10][10]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32598 q=fifo[10][11]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32600 q=fifo[10][12]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32602 q=fifo[10][13]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32604 q=fifo[10][14]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32606 q=fifo[10][15]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32608 q=fifo[10][16]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32610 q=fifo[10][17]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32612 q=fifo[10][18]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32614 q=fifo[10][19]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32616 q=fifo[10][20]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32618 q=fifo[10][21]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32620 q=fifo[10][22]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32622 q=fifo[10][23]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32624 q=fifo[10][24]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32626 q=fifo[10][25]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32628 q=fifo[10][26]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32630 q=fifo[10][27]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32632 q=fifo[10][28]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32634 q=fifo[10][29]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32636 q=fifo[10][30]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32638 q=fifo[10][31]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32640 q=fifo[8][0]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32642 q=fifo[8][1]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32644 q=fifo[8][2]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32646 q=fifo[8][3]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32648 q=fifo[8][4]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32650 q=fifo[8][5]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32652 q=fifo[8][6]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32654 q=fifo[8][7]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32656 q=fifo[8][8]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32658 q=fifo[8][9]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32660 q=fifo[8][10]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32662 q=fifo[8][11]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32664 q=fifo[8][12]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32666 q=fifo[8][13]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32668 q=fifo[8][14]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32670 q=fifo[8][15]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32672 q=fifo[8][16]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32674 q=fifo[8][17]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32676 q=fifo[8][18]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32678 q=fifo[8][19]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32680 q=fifo[8][20]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32682 q=fifo[8][21]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32684 q=fifo[8][22]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32686 q=fifo[8][23]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32688 q=fifo[8][24]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32690 q=fifo[8][25]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32692 q=fifo[8][26]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32694 q=fifo[8][27]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32696 q=fifo[8][28]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32698 q=fifo[8][29]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32700 q=fifo[8][30]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32702 q=fifo[8][31]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32704 q=fifo[7][0]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32706 q=fifo[7][1]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32708 q=fifo[7][2]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32710 q=fifo[7][3]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32712 q=fifo[7][4]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32714 q=fifo[7][5]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32716 q=fifo[7][6]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32718 q=fifo[7][7]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32720 q=fifo[7][8]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32722 q=fifo[7][9]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32724 q=fifo[7][10]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32726 q=fifo[7][11]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32728 q=fifo[7][12]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32730 q=fifo[7][13]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32732 q=fifo[7][14]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32734 q=fifo[7][15]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32736 q=fifo[7][16]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32738 q=fifo[7][17]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32740 q=fifo[7][18]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32742 q=fifo[7][19]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32744 q=fifo[7][20]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32746 q=fifo[7][21]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32748 q=fifo[7][22]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32750 q=fifo[7][23]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32752 q=fifo[7][24]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32754 q=fifo[7][25]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32756 q=fifo[7][26]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32758 q=fifo[7][27]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32760 q=fifo[7][28]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32762 q=fifo[7][29]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32764 q=fifo[7][30]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32766 q=fifo[7][31]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32768 q=fifo[1][0]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32770 q=fifo[1][1]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32772 q=fifo[1][2]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32774 q=fifo[1][3]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32776 q=fifo[1][4]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32778 q=fifo[1][5]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32780 q=fifo[1][6]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32782 q=fifo[1][7]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32784 q=fifo[1][8]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32786 q=fifo[1][9]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32788 q=fifo[1][10]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32790 q=fifo[1][11]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32792 q=fifo[1][12]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32794 q=fifo[1][13]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32796 q=fifo[1][14]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32798 q=fifo[1][15]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32800 q=fifo[1][16]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32802 q=fifo[1][17]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32804 q=fifo[1][18]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32806 q=fifo[1][19]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32808 q=fifo[1][20]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32810 q=fifo[1][21]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32812 q=fifo[1][22]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32814 q=fifo[1][23]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32816 q=fifo[1][24]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32818 q=fifo[1][25]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32820 q=fifo[1][26]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32822 q=fifo[1][27]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32824 q=fifo[1][28]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32826 q=fifo[1][29]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32828 q=fifo[1][30]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32830 q=fifo[1][31]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32832 q=fifo[15][0]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32834 q=fifo[15][1]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32836 q=fifo[15][2]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32838 q=fifo[15][3]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32840 q=fifo[15][4]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32842 q=fifo[15][5]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32844 q=fifo[15][6]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32846 q=fifo[15][7]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32848 q=fifo[15][8]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32850 q=fifo[15][9]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32852 q=fifo[15][10]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32854 q=fifo[15][11]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32856 q=fifo[15][12]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32858 q=fifo[15][13]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32860 q=fifo[15][14]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32862 q=fifo[15][15]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32864 q=fifo[15][16]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32866 q=fifo[15][17]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32868 q=fifo[15][18]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32870 q=fifo[15][19]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32872 q=fifo[15][20]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32874 q=fifo[15][21]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32876 q=fifo[15][22]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32878 q=fifo[15][23]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32880 q=fifo[15][24]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32882 q=fifo[15][25]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32884 q=fifo[15][26]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32886 q=fifo[15][27]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32888 q=fifo[15][28]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32890 q=fifo[15][29]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32892 q=fifo[15][30]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32894 q=fifo[15][31]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32896 q=fifo[13][0]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32898 q=fifo[13][1]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32900 q=fifo[13][2]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32902 q=fifo[13][3]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32904 q=fifo[13][4]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32906 q=fifo[13][5]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32908 q=fifo[13][6]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32910 q=fifo[13][7]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32912 q=fifo[13][8]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32914 q=fifo[13][9]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32916 q=fifo[13][10]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32918 q=fifo[13][11]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32920 q=fifo[13][12]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32922 q=fifo[13][13]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32924 q=fifo[13][14]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32926 q=fifo[13][15]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32928 q=fifo[13][16]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32930 q=fifo[13][17]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32932 q=fifo[13][18]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32934 q=fifo[13][19]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32936 q=fifo[13][20]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32938 q=fifo[13][21]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32940 q=fifo[13][22]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32942 q=fifo[13][23]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32944 q=fifo[13][24]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32946 q=fifo[13][25]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32948 q=fifo[13][26]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32950 q=fifo[13][27]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32952 q=fifo[13][28]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32954 q=fifo[13][29]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32956 q=fifo[13][30]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32958 q=fifo[13][31]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32960 q=fifo[11][0]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32962 q=fifo[11][1]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32964 q=fifo[11][2]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32966 q=fifo[11][3]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32968 q=fifo[11][4]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32970 q=fifo[11][5]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32972 q=fifo[11][6]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32974 q=fifo[11][7]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32976 q=fifo[11][8]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32978 q=fifo[11][9]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32980 q=fifo[11][10]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32982 q=fifo[11][11]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32984 q=fifo[11][12]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32986 q=fifo[11][13]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32988 q=fifo[11][14]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32990 q=fifo[11][15]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32992 q=fifo[11][16]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32994 q=fifo[11][17]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32996 q=fifo[11][18]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$32998 q=fifo[11][19]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$33000 q=fifo[11][20]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$33002 q=fifo[11][21]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$33004 q=fifo[11][22]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$33006 q=fifo[11][23]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$33008 q=fifo[11][24]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$33010 q=fifo[11][25]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$33012 q=fifo[11][26]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$33014 q=fifo[11][27]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$33016 q=fifo[11][28]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$33018 q=fifo[11][29]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$33020 q=fifo[11][30]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$33022 q=fifo[11][31]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$33024 q=fifo[14][0]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$33026 q=fifo[14][1]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$33028 q=fifo[14][2]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$33030 q=fifo[14][3]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$33032 q=fifo[14][4]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$33034 q=fifo[14][5]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$33036 q=fifo[14][6]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$33038 q=fifo[14][7]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$33040 q=fifo[14][8]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$33042 q=fifo[14][9]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$33044 q=fifo[14][10]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$33046 q=fifo[14][11]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$33048 q=fifo[14][12]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$33050 q=fifo[14][13]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$33052 q=fifo[14][14]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$33054 q=fifo[14][15]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$33056 q=fifo[14][16]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$33058 q=fifo[14][17]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$33060 q=fifo[14][18]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$33062 q=fifo[14][19]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$33064 q=fifo[14][20]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$33066 q=fifo[14][21]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$33068 q=fifo[14][22]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$33070 q=fifo[14][23]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$33072 q=fifo[14][24]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$33074 q=fifo[14][25]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$33076 q=fifo[14][26]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$33078 q=fifo[14][27]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$33080 q=fifo[14][28]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$33082 q=fifo[14][29]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$33084 q=fifo[14][30]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$33086 q=fifo[14][31]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$33088 q=fifo[0][0]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$33090 q=fifo[0][1]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$33092 q=fifo[0][2]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$33094 q=fifo[0][3]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$33096 q=fifo[0][4]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$33098 q=fifo[0][5]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$33100 q=fifo[0][6]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$33102 q=fifo[0][7]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$33104 q=fifo[0][8]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$33106 q=fifo[0][9]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$33108 q=fifo[0][10]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$33110 q=fifo[0][11]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$33112 q=fifo[0][12]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$33114 q=fifo[0][13]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$33116 q=fifo[0][14]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$33118 q=fifo[0][15]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$33120 q=fifo[0][16]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$33122 q=fifo[0][17]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$33124 q=fifo[0][18]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$33126 q=fifo[0][19]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$33128 q=fifo[0][20]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$33130 q=fifo[0][21]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$33132 q=fifo[0][22]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$33134 q=fifo[0][23]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$33136 q=fifo[0][24]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$33138 q=fifo[0][25]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$33140 q=fifo[0][26]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$33142 q=fifo[0][27]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$33144 q=fifo[0][28]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$33146 q=fifo[0][29]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$33148 q=fifo[0][30]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$33150 q=fifo[0][31]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$33152 q=fifo[2][0]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$33154 q=fifo[2][1]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$33156 q=fifo[2][2]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$33158 q=fifo[2][3]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$33160 q=fifo[2][4]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$33162 q=fifo[2][5]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$33164 q=fifo[2][6]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$33166 q=fifo[2][7]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$33168 q=fifo[2][8]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$33170 q=fifo[2][9]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$33172 q=fifo[2][10]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$33174 q=fifo[2][11]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$33176 q=fifo[2][12]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$33178 q=fifo[2][13]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$33180 q=fifo[2][14]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$33182 q=fifo[2][15]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$33184 q=fifo[2][16]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$33186 q=fifo[2][17]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$33188 q=fifo[2][18]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$33190 q=fifo[2][19]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$33192 q=fifo[2][20]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$33194 q=fifo[2][21]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$33196 q=fifo[2][22]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$33198 q=fifo[2][23]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$33200 q=fifo[2][24]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$33202 q=fifo[2][25]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$33204 q=fifo[2][26]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$33206 q=fifo[2][27]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$33208 q=fifo[2][28]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$33210 q=fifo[2][29]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$33212 q=fifo[2][30]
.subckt sff1_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$33214 q=fifo[2][31]
.subckt sff1_x4 ck=clk i=$0\data_out[31:0][0] q=data_out[0]
.subckt sff1_x4 ck=clk i=$0\data_out[31:0][1] q=data_out[1]
.subckt sff1_x4 ck=clk i=$0\data_out[31:0][2] q=data_out[2]
.subckt sff1_x4 ck=clk i=$0\data_out[31:0][3] q=data_out[3]
.subckt sff1_x4 ck=clk i=$0\data_out[31:0][4] q=data_out[4]
.subckt sff1_x4 ck=clk i=$0\data_out[31:0][5] q=data_out[5]
.subckt sff1_x4 ck=clk i=$0\data_out[31:0][6] q=data_out[6]
.subckt sff1_x4 ck=clk i=$0\data_out[31:0][7] q=data_out[7]
.subckt sff1_x4 ck=clk i=$0\data_out[31:0][8] q=data_out[8]
.subckt sff1_x4 ck=clk i=$0\data_out[31:0][9] q=data_out[9]
.subckt sff1_x4 ck=clk i=$0\data_out[31:0][10] q=data_out[10]
.subckt sff1_x4 ck=clk i=$0\data_out[31:0][11] q=data_out[11]
.subckt sff1_x4 ck=clk i=$0\data_out[31:0][12] q=data_out[12]
.subckt sff1_x4 ck=clk i=$0\data_out[31:0][13] q=data_out[13]
.subckt sff1_x4 ck=clk i=$0\data_out[31:0][14] q=data_out[14]
.subckt sff1_x4 ck=clk i=$0\data_out[31:0][15] q=data_out[15]
.subckt sff1_x4 ck=clk i=$0\data_out[31:0][16] q=data_out[16]
.subckt sff1_x4 ck=clk i=$0\data_out[31:0][17] q=data_out[17]
.subckt sff1_x4 ck=clk i=$0\data_out[31:0][18] q=data_out[18]
.subckt sff1_x4 ck=clk i=$0\data_out[31:0][19] q=data_out[19]
.subckt sff1_x4 ck=clk i=$0\data_out[31:0][20] q=data_out[20]
.subckt sff1_x4 ck=clk i=$0\data_out[31:0][21] q=data_out[21]
.subckt sff1_x4 ck=clk i=$0\data_out[31:0][22] q=data_out[22]
.subckt sff1_x4 ck=clk i=$0\data_out[31:0][23] q=data_out[23]
.subckt sff1_x4 ck=clk i=$0\data_out[31:0][24] q=data_out[24]
.subckt sff1_x4 ck=clk i=$0\data_out[31:0][25] q=data_out[25]
.subckt sff1_x4 ck=clk i=$0\data_out[31:0][26] q=data_out[26]
.subckt sff1_x4 ck=clk i=$0\data_out[31:0][27] q=data_out[27]
.subckt sff1_x4 ck=clk i=$0\data_out[31:0][28] q=data_out[28]
.subckt sff1_x4 ck=clk i=$0\data_out[31:0][29] q=data_out[29]
.subckt sff1_x4 ck=clk i=$0\data_out[31:0][30] q=data_out[30]
.subckt sff1_x4 ck=clk i=$0\data_out[31:0][31] q=data_out[31]
.subckt sff1r_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$33216 nrst=$abc$37075$auto$rtlil.cc:2549:NotGate$33218 q=write_pointer[0]
.subckt sff1r_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$33220 nrst=$abc$37075$auto$rtlil.cc:2549:NotGate$33222 q=write_pointer[1]
.subckt sff1r_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$33224 nrst=$abc$37075$auto$rtlil.cc:2549:NotGate$33226 q=write_pointer[2]
.subckt sff1r_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$33228 nrst=$abc$37075$auto$rtlil.cc:2549:NotGate$33230 q=write_pointer[3]
.subckt sff1r_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$33232 nrst=$abc$37075$auto$rtlil.cc:2549:NotGate$33234 q=read_pointer[0]
.subckt sff1r_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$33236 nrst=$abc$37075$auto$rtlil.cc:2549:NotGate$33238 q=read_pointer[1]
.subckt sff1r_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$33240 nrst=$abc$37075$auto$rtlil.cc:2549:NotGate$33242 q=read_pointer[2]
.subckt sff1r_x4 ck=clk i=$abc$37075$auto$rtlil.cc:2558:MuxGate$33244 nrst=$abc$37075$auto$rtlil.cc:2549:NotGate$33246 q=read_pointer[3]
.end

.model $paramod$1c95b1da45e8f086af1233da6cba26f40c573bcc\eth_register
.inputs DataIn Write Clk Reset SyncReset
.outputs DataOut
.names $false
.names $true
1
.names $undef
.subckt inv_x0 i=SyncReset nq=$abc$38280$new_n8_
.subckt inv_x0 i=Reset nq=$abc$38280$auto$rtlil.cc:2549:NotGate$33250
.subckt mx2_x2 cmd=Write i0=DataOut i1=DataIn q=$abc$38280$new_n10_
.subckt a2_x2 i0=$abc$38280$new_n10_ i1=$abc$38280$new_n8_ q=$abc$38280$auto$rtlil.cc:2558:MuxGate$33248
.subckt sff1r_x4 ck=Clk i=$abc$38280$auto$rtlil.cc:2558:MuxGate$33248 nrst=$abc$38280$auto$rtlil.cc:2549:NotGate$33250 q=DataOut
.end

.model $paramod$1f847d26394008ed4593b8679587d9b7cef37f9b\eth_register
.inputs DataIn[0] DataIn[1] DataIn[2] DataIn[3] DataIn[4] DataIn[5] DataIn[6] DataIn[7] Write Clk Reset SyncReset
.outputs DataOut[0] DataOut[1] DataOut[2] DataOut[3] DataOut[4] DataOut[5] DataOut[6] DataOut[7]
.names $false
.names $true
1
.names $undef
.subckt inv_x0 i=SyncReset nq=$abc$38285$new_n36_
.subckt inv_x0 i=Reset nq=$abc$38285$auto$rtlil.cc:2549:NotGate$33254
.subckt nor2_x0 i0=Write i1=SyncReset nq=$abc$38285$new_n38_
.subckt nand2_x0 i0=$abc$38285$new_n38_ i1=DataOut[7] nq=$abc$38285$new_n39_
.subckt nand3_x0 i0=DataIn[7] i1=Write i2=$abc$38285$new_n36_ nq=$abc$38285$new_n40_
.subckt nand2_x0 i0=$abc$38285$new_n40_ i1=$abc$38285$new_n39_ nq=$abc$38285$auto$rtlil.cc:2558:MuxGate$33280
.subckt nand2_x0 i0=$abc$38285$new_n38_ i1=DataOut[6] nq=$abc$38285$new_n42_
.subckt nand3_x0 i0=DataIn[6] i1=Write i2=$abc$38285$new_n36_ nq=$abc$38285$new_n43_
.subckt nand2_x0 i0=$abc$38285$new_n43_ i1=$abc$38285$new_n42_ nq=$abc$38285$auto$rtlil.cc:2558:MuxGate$33276
.subckt nand2_x0 i0=$abc$38285$new_n38_ i1=DataOut[5] nq=$abc$38285$new_n45_
.subckt nand3_x0 i0=DataIn[5] i1=Write i2=$abc$38285$new_n36_ nq=$abc$38285$new_n46_
.subckt nand2_x0 i0=$abc$38285$new_n46_ i1=$abc$38285$new_n45_ nq=$abc$38285$auto$rtlil.cc:2558:MuxGate$33272
.subckt nand2_x0 i0=$abc$38285$new_n38_ i1=DataOut[4] nq=$abc$38285$new_n48_
.subckt nand3_x0 i0=DataIn[4] i1=Write i2=$abc$38285$new_n36_ nq=$abc$38285$new_n49_
.subckt nand2_x0 i0=$abc$38285$new_n49_ i1=$abc$38285$new_n48_ nq=$abc$38285$auto$rtlil.cc:2558:MuxGate$33268
.subckt nand2_x0 i0=$abc$38285$new_n38_ i1=DataOut[3] nq=$abc$38285$new_n51_
.subckt nand3_x0 i0=DataIn[3] i1=Write i2=$abc$38285$new_n36_ nq=$abc$38285$new_n52_
.subckt nand2_x0 i0=$abc$38285$new_n52_ i1=$abc$38285$new_n51_ nq=$abc$38285$auto$rtlil.cc:2558:MuxGate$33264
.subckt nand2_x0 i0=$abc$38285$new_n38_ i1=DataOut[2] nq=$abc$38285$new_n54_
.subckt nand3_x0 i0=DataIn[2] i1=Write i2=$abc$38285$new_n36_ nq=$abc$38285$new_n55_
.subckt nand2_x0 i0=$abc$38285$new_n55_ i1=$abc$38285$new_n54_ nq=$abc$38285$auto$rtlil.cc:2558:MuxGate$33260
.subckt nand2_x0 i0=$abc$38285$new_n38_ i1=DataOut[1] nq=$abc$38285$new_n57_
.subckt nand3_x0 i0=DataIn[1] i1=Write i2=$abc$38285$new_n36_ nq=$abc$38285$new_n58_
.subckt nand2_x0 i0=$abc$38285$new_n58_ i1=$abc$38285$new_n57_ nq=$abc$38285$auto$rtlil.cc:2558:MuxGate$33256
.subckt nand2_x0 i0=$abc$38285$new_n38_ i1=DataOut[0] nq=$abc$38285$new_n60_
.subckt nand3_x0 i0=DataIn[0] i1=Write i2=$abc$38285$new_n36_ nq=$abc$38285$new_n61_
.subckt nand2_x0 i0=$abc$38285$new_n61_ i1=$abc$38285$new_n60_ nq=$abc$38285$auto$rtlil.cc:2558:MuxGate$33252
.subckt inv_x0 i=Reset nq=$abc$38285$auto$rtlil.cc:2549:NotGate$33258
.subckt inv_x0 i=Reset nq=$abc$38285$auto$rtlil.cc:2549:NotGate$33262
.subckt inv_x0 i=Reset nq=$abc$38285$auto$rtlil.cc:2549:NotGate$33266
.subckt inv_x0 i=Reset nq=$abc$38285$auto$rtlil.cc:2549:NotGate$33270
.subckt inv_x0 i=Reset nq=$abc$38285$auto$rtlil.cc:2549:NotGate$33274
.subckt inv_x0 i=Reset nq=$abc$38285$auto$rtlil.cc:2549:NotGate$33278
.subckt inv_x0 i=Reset nq=$abc$38285$auto$rtlil.cc:2549:NotGate$33282
.subckt sff1r_x4 ck=Clk i=$abc$38285$auto$rtlil.cc:2558:MuxGate$33252 nrst=$abc$38285$auto$rtlil.cc:2549:NotGate$33254 q=DataOut[0]
.subckt sff1r_x4 ck=Clk i=$abc$38285$auto$rtlil.cc:2558:MuxGate$33256 nrst=$abc$38285$auto$rtlil.cc:2549:NotGate$33258 q=DataOut[1]
.subckt sff1r_x4 ck=Clk i=$abc$38285$auto$rtlil.cc:2558:MuxGate$33260 nrst=$abc$38285$auto$rtlil.cc:2549:NotGate$33262 q=DataOut[2]
.subckt sff1r_x4 ck=Clk i=$abc$38285$auto$rtlil.cc:2558:MuxGate$33264 nrst=$abc$38285$auto$rtlil.cc:2549:NotGate$33266 q=DataOut[3]
.subckt sff1r_x4 ck=Clk i=$abc$38285$auto$rtlil.cc:2558:MuxGate$33268 nrst=$abc$38285$auto$rtlil.cc:2549:NotGate$33270 q=DataOut[4]
.subckt sff1r_x4 ck=Clk i=$abc$38285$auto$rtlil.cc:2558:MuxGate$33272 nrst=$abc$38285$auto$rtlil.cc:2549:NotGate$33274 q=DataOut[5]
.subckt sff1r_x4 ck=Clk i=$abc$38285$auto$rtlil.cc:2558:MuxGate$33276 nrst=$abc$38285$auto$rtlil.cc:2549:NotGate$33278 q=DataOut[6]
.subckt sff1r_x4 ck=Clk i=$abc$38285$auto$rtlil.cc:2558:MuxGate$33280 nrst=$abc$38285$auto$rtlil.cc:2549:NotGate$33282 q=DataOut[7]
.end

.model $paramod$2757b502afe56996b2690cf37e880b579dae3c29\eth_register
.inputs DataIn[0] DataIn[1] DataIn[2] DataIn[3] DataIn[4] DataIn[5] Write Clk Reset SyncReset
.outputs DataOut[0] DataOut[1] DataOut[2] DataOut[3] DataOut[4] DataOut[5]
.names $false
.names $true
1
.names $undef
.subckt inv_x0 i=$abc$38320$auto$ff.cc:693:flip_bits$33323 nq=DataOut[5]
.subckt inv_x0 i=$abc$38320$auto$ff.cc:693:flip_bits$33315 nq=DataOut[4]
.subckt inv_x0 i=$abc$38320$auto$ff.cc:693:flip_bits$33307 nq=DataOut[3]
.subckt inv_x0 i=$abc$38320$auto$ff.cc:693:flip_bits$33299 nq=DataOut[2]
.subckt inv_x0 i=$abc$38320$auto$ff.cc:693:flip_bits$33291 nq=DataOut[1]
.subckt inv_x0 i=$abc$38320$auto$ff.cc:693:flip_bits$33283 nq=DataOut[0]
.subckt inv_x0 i=SyncReset nq=$abc$38320$new_n40_
.subckt inv_x0 i=DataIn[0] nq=$abc$38320$new_n41_
.subckt inv_x0 i=DataIn[1] nq=$abc$38320$new_n42_
.subckt inv_x0 i=DataIn[2] nq=$abc$38320$new_n43_
.subckt inv_x0 i=DataIn[3] nq=$abc$38320$new_n44_
.subckt inv_x0 i=DataIn[4] nq=$abc$38320$new_n45_
.subckt inv_x0 i=DataIn[5] nq=$abc$38320$new_n46_
.subckt inv_x0 i=Reset nq=$abc$38320$auto$rtlil.cc:2549:NotGate$33290
.subckt nor2_x0 i0=Write i1=SyncReset nq=$abc$38320$new_n48_
.subckt nand2_x0 i0=$abc$38320$new_n48_ i1=$abc$38320$auto$ff.cc:693:flip_bits$33323 nq=$abc$38320$new_n49_
.subckt nand3_x0 i0=$abc$38320$new_n46_ i1=Write i2=$abc$38320$new_n40_ nq=$abc$38320$new_n50_
.subckt nand2_x0 i0=$abc$38320$new_n50_ i1=$abc$38320$new_n49_ nq=$abc$38320$auto$rtlil.cc:2558:MuxGate$33328
.subckt nand2_x0 i0=$abc$38320$new_n48_ i1=$abc$38320$auto$ff.cc:693:flip_bits$33315 nq=$abc$38320$new_n52_
.subckt nand3_x0 i0=$abc$38320$new_n45_ i1=Write i2=$abc$38320$new_n40_ nq=$abc$38320$new_n53_
.subckt nand2_x0 i0=$abc$38320$new_n53_ i1=$abc$38320$new_n52_ nq=$abc$38320$auto$rtlil.cc:2558:MuxGate$33320
.subckt nand2_x0 i0=$abc$38320$new_n48_ i1=$abc$38320$auto$ff.cc:693:flip_bits$33307 nq=$abc$38320$new_n55_
.subckt nand3_x0 i0=$abc$38320$new_n44_ i1=Write i2=$abc$38320$new_n40_ nq=$abc$38320$new_n56_
.subckt nand2_x0 i0=$abc$38320$new_n56_ i1=$abc$38320$new_n55_ nq=$abc$38320$auto$rtlil.cc:2558:MuxGate$33312
.subckt nand2_x0 i0=$abc$38320$new_n48_ i1=$abc$38320$auto$ff.cc:693:flip_bits$33299 nq=$abc$38320$new_n58_
.subckt nand3_x0 i0=$abc$38320$new_n43_ i1=Write i2=$abc$38320$new_n40_ nq=$abc$38320$new_n59_
.subckt nand2_x0 i0=$abc$38320$new_n59_ i1=$abc$38320$new_n58_ nq=$abc$38320$auto$rtlil.cc:2558:MuxGate$33304
.subckt nand2_x0 i0=$abc$38320$new_n48_ i1=$abc$38320$auto$ff.cc:693:flip_bits$33291 nq=$abc$38320$new_n61_
.subckt nand3_x0 i0=$abc$38320$new_n42_ i1=Write i2=$abc$38320$new_n40_ nq=$abc$38320$new_n62_
.subckt nand2_x0 i0=$abc$38320$new_n62_ i1=$abc$38320$new_n61_ nq=$abc$38320$auto$rtlil.cc:2558:MuxGate$33296
.subckt nand2_x0 i0=$abc$38320$new_n48_ i1=$abc$38320$auto$ff.cc:693:flip_bits$33283 nq=$abc$38320$new_n64_
.subckt nand3_x0 i0=$abc$38320$new_n41_ i1=Write i2=$abc$38320$new_n40_ nq=$abc$38320$new_n65_
.subckt nand2_x0 i0=$abc$38320$new_n65_ i1=$abc$38320$new_n64_ nq=$abc$38320$auto$rtlil.cc:2558:MuxGate$33288
.subckt inv_x0 i=Reset nq=$abc$38320$auto$rtlil.cc:2549:NotGate$33298
.subckt inv_x0 i=Reset nq=$abc$38320$auto$rtlil.cc:2549:NotGate$33306
.subckt inv_x0 i=Reset nq=$abc$38320$auto$rtlil.cc:2549:NotGate$33314
.subckt inv_x0 i=Reset nq=$abc$38320$auto$rtlil.cc:2549:NotGate$33322
.subckt inv_x0 i=Reset nq=$abc$38320$auto$rtlil.cc:2549:NotGate$33330
.subckt sff1r_x4 ck=Clk i=$abc$38320$auto$rtlil.cc:2558:MuxGate$33288 nrst=$abc$38320$auto$rtlil.cc:2549:NotGate$33290 q=$abc$38320$auto$ff.cc:693:flip_bits$33283
.subckt sff1r_x4 ck=Clk i=$abc$38320$auto$rtlil.cc:2558:MuxGate$33296 nrst=$abc$38320$auto$rtlil.cc:2549:NotGate$33298 q=$abc$38320$auto$ff.cc:693:flip_bits$33291
.subckt sff1r_x4 ck=Clk i=$abc$38320$auto$rtlil.cc:2558:MuxGate$33304 nrst=$abc$38320$auto$rtlil.cc:2549:NotGate$33306 q=$abc$38320$auto$ff.cc:693:flip_bits$33299
.subckt sff1r_x4 ck=Clk i=$abc$38320$auto$rtlil.cc:2558:MuxGate$33312 nrst=$abc$38320$auto$rtlil.cc:2549:NotGate$33314 q=$abc$38320$auto$ff.cc:693:flip_bits$33307
.subckt sff1r_x4 ck=Clk i=$abc$38320$auto$rtlil.cc:2558:MuxGate$33320 nrst=$abc$38320$auto$rtlil.cc:2549:NotGate$33322 q=$abc$38320$auto$ff.cc:693:flip_bits$33315
.subckt sff1r_x4 ck=Clk i=$abc$38320$auto$rtlil.cc:2558:MuxGate$33328 nrst=$abc$38320$auto$rtlil.cc:2549:NotGate$33330 q=$abc$38320$auto$ff.cc:693:flip_bits$33323
.end

.model $paramod$513bebc19e4e4039a73c747194a71b1f11fffde8\eth_register
.inputs DataIn[0] DataIn[1] DataIn[2] DataIn[3] DataIn[4] DataIn[5] DataIn[6] DataIn[7] Write Clk Reset SyncReset
.outputs DataOut[0] DataOut[1] DataOut[2] DataOut[3] DataOut[4] DataOut[5] DataOut[6] DataOut[7]
.names $false
.names $true
1
.names $undef
.subckt inv_x0 i=$abc$38359$auto$ff.cc:693:flip_bits$33343 nq=DataOut[2]
.subckt inv_x0 i=$abc$38359$auto$ff.cc:693:flip_bits$33335 nq=DataOut[1]
.subckt inv_x0 i=SyncReset nq=$abc$38359$new_n40_
.subckt inv_x0 i=Reset nq=$abc$38359$auto$rtlil.cc:2549:NotGate$33334
.subckt nor2_x0 i0=Write i1=SyncReset nq=$abc$38359$new_n42_
.subckt nand2_x0 i0=$abc$38359$new_n42_ i1=DataOut[7] nq=$abc$38359$new_n43_
.subckt nand3_x0 i0=DataIn[7] i1=Write i2=$abc$38359$new_n40_ nq=$abc$38359$new_n44_
.subckt nand2_x0 i0=$abc$38359$new_n44_ i1=$abc$38359$new_n43_ nq=$abc$38359$auto$rtlil.cc:2558:MuxGate$33368
.subckt nand2_x0 i0=$abc$38359$new_n42_ i1=DataOut[6] nq=$abc$38359$new_n46_
.subckt nand3_x0 i0=DataIn[6] i1=Write i2=$abc$38359$new_n40_ nq=$abc$38359$new_n47_
.subckt nand2_x0 i0=$abc$38359$new_n47_ i1=$abc$38359$new_n46_ nq=$abc$38359$auto$rtlil.cc:2558:MuxGate$33364
.subckt nand2_x0 i0=$abc$38359$new_n42_ i1=DataOut[5] nq=$abc$38359$new_n49_
.subckt nand3_x0 i0=DataIn[5] i1=Write i2=$abc$38359$new_n40_ nq=$abc$38359$new_n50_
.subckt nand2_x0 i0=$abc$38359$new_n50_ i1=$abc$38359$new_n49_ nq=$abc$38359$auto$rtlil.cc:2558:MuxGate$33360
.subckt nand2_x0 i0=$abc$38359$new_n42_ i1=DataOut[4] nq=$abc$38359$new_n52_
.subckt nand3_x0 i0=DataIn[4] i1=Write i2=$abc$38359$new_n40_ nq=$abc$38359$new_n53_
.subckt nand2_x0 i0=$abc$38359$new_n53_ i1=$abc$38359$new_n52_ nq=$abc$38359$auto$rtlil.cc:2558:MuxGate$33356
.subckt nand2_x0 i0=$abc$38359$new_n42_ i1=DataOut[3] nq=$abc$38359$new_n55_
.subckt nand3_x0 i0=DataIn[3] i1=Write i2=$abc$38359$new_n40_ nq=$abc$38359$new_n56_
.subckt nand2_x0 i0=$abc$38359$new_n56_ i1=$abc$38359$new_n55_ nq=$abc$38359$auto$rtlil.cc:2558:MuxGate$33352
.subckt nand2_x0 i0=DataIn[2] i1=Write nq=$abc$38359$new_n58_
.subckt o2_x2 i0=Write i1=$abc$38359$auto$ff.cc:693:flip_bits$33343 q=$abc$38359$new_n59_
.subckt a3_x2 i0=$abc$38359$new_n59_ i1=$abc$38359$new_n58_ i2=$abc$38359$new_n40_ q=$abc$38359$auto$rtlil.cc:2558:MuxGate$33348
.subckt nand2_x0 i0=DataIn[1] i1=Write nq=$abc$38359$new_n61_
.subckt o2_x2 i0=Write i1=$abc$38359$auto$ff.cc:693:flip_bits$33335 q=$abc$38359$new_n62_
.subckt a3_x2 i0=$abc$38359$new_n62_ i1=$abc$38359$new_n61_ i2=$abc$38359$new_n40_ q=$abc$38359$auto$rtlil.cc:2558:MuxGate$33340
.subckt nand2_x0 i0=$abc$38359$new_n42_ i1=DataOut[0] nq=$abc$38359$new_n64_
.subckt nand3_x0 i0=DataIn[0] i1=Write i2=$abc$38359$new_n40_ nq=$abc$38359$new_n65_
.subckt nand2_x0 i0=$abc$38359$new_n65_ i1=$abc$38359$new_n64_ nq=$abc$38359$auto$rtlil.cc:2558:MuxGate$33332
.subckt inv_x0 i=Reset nq=$abc$38359$auto$rtlil.cc:2549:NotGate$33342
.subckt inv_x0 i=Reset nq=$abc$38359$auto$rtlil.cc:2549:NotGate$33350
.subckt inv_x0 i=Reset nq=$abc$38359$auto$rtlil.cc:2549:NotGate$33354
.subckt inv_x0 i=Reset nq=$abc$38359$auto$rtlil.cc:2549:NotGate$33358
.subckt inv_x0 i=Reset nq=$abc$38359$auto$rtlil.cc:2549:NotGate$33362
.subckt inv_x0 i=Reset nq=$abc$38359$auto$rtlil.cc:2549:NotGate$33366
.subckt inv_x0 i=Reset nq=$abc$38359$auto$rtlil.cc:2549:NotGate$33370
.subckt sff1r_x4 ck=Clk i=$abc$38359$auto$rtlil.cc:2558:MuxGate$33332 nrst=$abc$38359$auto$rtlil.cc:2549:NotGate$33334 q=DataOut[0]
.subckt sff1r_x4 ck=Clk i=$abc$38359$auto$rtlil.cc:2558:MuxGate$33340 nrst=$abc$38359$auto$rtlil.cc:2549:NotGate$33342 q=$abc$38359$auto$ff.cc:693:flip_bits$33335
.subckt sff1r_x4 ck=Clk i=$abc$38359$auto$rtlil.cc:2558:MuxGate$33348 nrst=$abc$38359$auto$rtlil.cc:2549:NotGate$33350 q=$abc$38359$auto$ff.cc:693:flip_bits$33343
.subckt sff1r_x4 ck=Clk i=$abc$38359$auto$rtlil.cc:2558:MuxGate$33352 nrst=$abc$38359$auto$rtlil.cc:2549:NotGate$33354 q=DataOut[3]
.subckt sff1r_x4 ck=Clk i=$abc$38359$auto$rtlil.cc:2558:MuxGate$33356 nrst=$abc$38359$auto$rtlil.cc:2549:NotGate$33358 q=DataOut[4]
.subckt sff1r_x4 ck=Clk i=$abc$38359$auto$rtlil.cc:2558:MuxGate$33360 nrst=$abc$38359$auto$rtlil.cc:2549:NotGate$33362 q=DataOut[5]
.subckt sff1r_x4 ck=Clk i=$abc$38359$auto$rtlil.cc:2558:MuxGate$33364 nrst=$abc$38359$auto$rtlil.cc:2549:NotGate$33366 q=DataOut[6]
.subckt sff1r_x4 ck=Clk i=$abc$38359$auto$rtlil.cc:2558:MuxGate$33368 nrst=$abc$38359$auto$rtlil.cc:2549:NotGate$33370 q=DataOut[7]
.end

.model $paramod$596fd3bc1f09da1473509b6eeda5cbdf01d99f3b\eth_register
.inputs DataIn[0] DataIn[1] DataIn[2] Write Clk Reset SyncReset
.outputs DataOut[0] DataOut[1] DataOut[2]
.names $false
.names $true
1
.names $undef
.subckt inv_x0 i=SyncReset nq=$abc$38396$new_n16_
.subckt inv_x0 i=Reset nq=$abc$38396$auto$rtlil.cc:2549:NotGate$33374
.subckt nor2_x0 i0=Write i1=SyncReset nq=$abc$38396$new_n18_
.subckt nand2_x0 i0=$abc$38396$new_n18_ i1=DataOut[2] nq=$abc$38396$new_n19_
.subckt nand3_x0 i0=DataIn[2] i1=Write i2=$abc$38396$new_n16_ nq=$abc$38396$new_n20_
.subckt nand2_x0 i0=$abc$38396$new_n20_ i1=$abc$38396$new_n19_ nq=$abc$38396$auto$rtlil.cc:2558:MuxGate$33380
.subckt nand2_x0 i0=$abc$38396$new_n18_ i1=DataOut[1] nq=$abc$38396$new_n22_
.subckt nand3_x0 i0=DataIn[1] i1=Write i2=$abc$38396$new_n16_ nq=$abc$38396$new_n23_
.subckt nand2_x0 i0=$abc$38396$new_n23_ i1=$abc$38396$new_n22_ nq=$abc$38396$auto$rtlil.cc:2558:MuxGate$33376
.subckt nand2_x0 i0=$abc$38396$new_n18_ i1=DataOut[0] nq=$abc$38396$new_n25_
.subckt nand3_x0 i0=DataIn[0] i1=Write i2=$abc$38396$new_n16_ nq=$abc$38396$new_n26_
.subckt nand2_x0 i0=$abc$38396$new_n26_ i1=$abc$38396$new_n25_ nq=$abc$38396$auto$rtlil.cc:2558:MuxGate$33372
.subckt inv_x0 i=Reset nq=$abc$38396$auto$rtlil.cc:2549:NotGate$33378
.subckt inv_x0 i=Reset nq=$abc$38396$auto$rtlil.cc:2549:NotGate$33382
.subckt sff1r_x4 ck=Clk i=$abc$38396$auto$rtlil.cc:2558:MuxGate$33372 nrst=$abc$38396$auto$rtlil.cc:2549:NotGate$33374 q=DataOut[0]
.subckt sff1r_x4 ck=Clk i=$abc$38396$auto$rtlil.cc:2558:MuxGate$33376 nrst=$abc$38396$auto$rtlil.cc:2549:NotGate$33378 q=DataOut[1]
.subckt sff1r_x4 ck=Clk i=$abc$38396$auto$rtlil.cc:2558:MuxGate$33380 nrst=$abc$38396$auto$rtlil.cc:2549:NotGate$33382 q=DataOut[2]
.end

.model $paramod$6717d8b8d3120295d32724b9e5ae1e4bfdab534b\eth_register
.inputs DataIn[0] DataIn[1] DataIn[2] DataIn[3] DataIn[4] DataIn[5] DataIn[6] Write Clk Reset SyncReset
.outputs DataOut[0] DataOut[1] DataOut[2] DataOut[3] DataOut[4] DataOut[5] DataOut[6]
.names $false
.names $true
1
.names $undef
.subckt inv_x0 i=$abc$38411$auto$ff.cc:693:flip_bits$33403 nq=DataOut[4]
.subckt inv_x0 i=$abc$38411$auto$ff.cc:693:flip_bits$33387 nq=DataOut[1]
.subckt inv_x0 i=SyncReset nq=$abc$38411$new_n36_
.subckt inv_x0 i=Reset nq=$abc$38411$auto$rtlil.cc:2549:NotGate$33386
.subckt nor2_x0 i0=Write i1=SyncReset nq=$abc$38411$new_n38_
.subckt nand2_x0 i0=$abc$38411$new_n38_ i1=DataOut[6] nq=$abc$38411$new_n39_
.subckt nand3_x0 i0=DataIn[6] i1=Write i2=$abc$38411$new_n36_ nq=$abc$38411$new_n40_
.subckt nand2_x0 i0=$abc$38411$new_n40_ i1=$abc$38411$new_n39_ nq=$abc$38411$auto$rtlil.cc:2558:MuxGate$33416
.subckt nand2_x0 i0=$abc$38411$new_n38_ i1=DataOut[5] nq=$abc$38411$new_n42_
.subckt nand3_x0 i0=DataIn[5] i1=Write i2=$abc$38411$new_n36_ nq=$abc$38411$new_n43_
.subckt nand2_x0 i0=$abc$38411$new_n43_ i1=$abc$38411$new_n42_ nq=$abc$38411$auto$rtlil.cc:2558:MuxGate$33412
.subckt nand2_x0 i0=DataIn[4] i1=Write nq=$abc$38411$new_n45_
.subckt o2_x2 i0=Write i1=$abc$38411$auto$ff.cc:693:flip_bits$33403 q=$abc$38411$new_n46_
.subckt a3_x2 i0=$abc$38411$new_n46_ i1=$abc$38411$new_n45_ i2=$abc$38411$new_n36_ q=$abc$38411$auto$rtlil.cc:2558:MuxGate$33408
.subckt nand2_x0 i0=$abc$38411$new_n38_ i1=DataOut[3] nq=$abc$38411$new_n48_
.subckt nand3_x0 i0=DataIn[3] i1=Write i2=$abc$38411$new_n36_ nq=$abc$38411$new_n49_
.subckt nand2_x0 i0=$abc$38411$new_n49_ i1=$abc$38411$new_n48_ nq=$abc$38411$auto$rtlil.cc:2558:MuxGate$33400
.subckt nand2_x0 i0=$abc$38411$new_n38_ i1=DataOut[2] nq=$abc$38411$new_n51_
.subckt nand3_x0 i0=DataIn[2] i1=Write i2=$abc$38411$new_n36_ nq=$abc$38411$new_n52_
.subckt nand2_x0 i0=$abc$38411$new_n52_ i1=$abc$38411$new_n51_ nq=$abc$38411$auto$rtlil.cc:2558:MuxGate$33396
.subckt nand2_x0 i0=DataIn[1] i1=Write nq=$abc$38411$new_n54_
.subckt o2_x2 i0=Write i1=$abc$38411$auto$ff.cc:693:flip_bits$33387 q=$abc$38411$new_n55_
.subckt a3_x2 i0=$abc$38411$new_n55_ i1=$abc$38411$new_n54_ i2=$abc$38411$new_n36_ q=$abc$38411$auto$rtlil.cc:2558:MuxGate$33392
.subckt nand2_x0 i0=$abc$38411$new_n38_ i1=DataOut[0] nq=$abc$38411$new_n57_
.subckt nand3_x0 i0=DataIn[0] i1=Write i2=$abc$38411$new_n36_ nq=$abc$38411$new_n58_
.subckt nand2_x0 i0=$abc$38411$new_n58_ i1=$abc$38411$new_n57_ nq=$abc$38411$auto$rtlil.cc:2558:MuxGate$33384
.subckt inv_x0 i=Reset nq=$abc$38411$auto$rtlil.cc:2549:NotGate$33394
.subckt inv_x0 i=Reset nq=$abc$38411$auto$rtlil.cc:2549:NotGate$33398
.subckt inv_x0 i=Reset nq=$abc$38411$auto$rtlil.cc:2549:NotGate$33402
.subckt inv_x0 i=Reset nq=$abc$38411$auto$rtlil.cc:2549:NotGate$33410
.subckt inv_x0 i=Reset nq=$abc$38411$auto$rtlil.cc:2549:NotGate$33414
.subckt inv_x0 i=Reset nq=$abc$38411$auto$rtlil.cc:2549:NotGate$33418
.subckt sff1r_x4 ck=Clk i=$abc$38411$auto$rtlil.cc:2558:MuxGate$33384 nrst=$abc$38411$auto$rtlil.cc:2549:NotGate$33386 q=DataOut[0]
.subckt sff1r_x4 ck=Clk i=$abc$38411$auto$rtlil.cc:2558:MuxGate$33392 nrst=$abc$38411$auto$rtlil.cc:2549:NotGate$33394 q=$abc$38411$auto$ff.cc:693:flip_bits$33387
.subckt sff1r_x4 ck=Clk i=$abc$38411$auto$rtlil.cc:2558:MuxGate$33396 nrst=$abc$38411$auto$rtlil.cc:2549:NotGate$33398 q=DataOut[2]
.subckt sff1r_x4 ck=Clk i=$abc$38411$auto$rtlil.cc:2558:MuxGate$33400 nrst=$abc$38411$auto$rtlil.cc:2549:NotGate$33402 q=DataOut[3]
.subckt sff1r_x4 ck=Clk i=$abc$38411$auto$rtlil.cc:2558:MuxGate$33408 nrst=$abc$38411$auto$rtlil.cc:2549:NotGate$33410 q=$abc$38411$auto$ff.cc:693:flip_bits$33403
.subckt sff1r_x4 ck=Clk i=$abc$38411$auto$rtlil.cc:2558:MuxGate$33412 nrst=$abc$38411$auto$rtlil.cc:2549:NotGate$33414 q=DataOut[5]
.subckt sff1r_x4 ck=Clk i=$abc$38411$auto$rtlil.cc:2558:MuxGate$33416 nrst=$abc$38411$auto$rtlil.cc:2549:NotGate$33418 q=DataOut[6]
.end

.model $paramod$886855be8a42b57caf567a947e95c4044748d3e2\eth_register
.inputs DataIn[0] DataIn[1] DataIn[2] DataIn[3] DataIn[4] DataIn[5] DataIn[6] DataIn[7] DataIn[8] DataIn[9] DataIn[10] DataIn[11] DataIn[12] DataIn[13] DataIn[14] DataIn[15] Write Clk Reset SyncReset
.outputs DataOut[0] DataOut[1] DataOut[2] DataOut[3] DataOut[4] DataOut[5] DataOut[6] DataOut[7] DataOut[8] DataOut[9] DataOut[10] DataOut[11] DataOut[12] DataOut[13] DataOut[14] DataOut[15]
.names $false
.names $true
1
.names $undef
.subckt inv_x0 i=SyncReset nq=$abc$38444$new_n68_
.subckt inv_x0 i=Reset nq=$abc$38444$auto$rtlil.cc:2549:NotGate$33422
.subckt nor2_x0 i0=Write i1=SyncReset nq=$abc$38444$new_n70_
.subckt nand2_x0 i0=$abc$38444$new_n70_ i1=DataOut[15] nq=$abc$38444$new_n71_
.subckt nand3_x0 i0=DataIn[15] i1=Write i2=$abc$38444$new_n68_ nq=$abc$38444$new_n72_
.subckt nand2_x0 i0=$abc$38444$new_n72_ i1=$abc$38444$new_n71_ nq=$abc$38444$auto$rtlil.cc:2558:MuxGate$33480
.subckt nand2_x0 i0=$abc$38444$new_n70_ i1=DataOut[14] nq=$abc$38444$new_n74_
.subckt nand3_x0 i0=DataIn[14] i1=Write i2=$abc$38444$new_n68_ nq=$abc$38444$new_n75_
.subckt nand2_x0 i0=$abc$38444$new_n75_ i1=$abc$38444$new_n74_ nq=$abc$38444$auto$rtlil.cc:2558:MuxGate$33476
.subckt nand2_x0 i0=$abc$38444$new_n70_ i1=DataOut[13] nq=$abc$38444$new_n77_
.subckt nand3_x0 i0=DataIn[13] i1=Write i2=$abc$38444$new_n68_ nq=$abc$38444$new_n78_
.subckt nand2_x0 i0=$abc$38444$new_n78_ i1=$abc$38444$new_n77_ nq=$abc$38444$auto$rtlil.cc:2558:MuxGate$33472
.subckt nand2_x0 i0=$abc$38444$new_n70_ i1=DataOut[12] nq=$abc$38444$new_n80_
.subckt nand3_x0 i0=DataIn[12] i1=Write i2=$abc$38444$new_n68_ nq=$abc$38444$new_n81_
.subckt nand2_x0 i0=$abc$38444$new_n81_ i1=$abc$38444$new_n80_ nq=$abc$38444$auto$rtlil.cc:2558:MuxGate$33468
.subckt nand2_x0 i0=$abc$38444$new_n70_ i1=DataOut[11] nq=$abc$38444$new_n83_
.subckt nand3_x0 i0=DataIn[11] i1=Write i2=$abc$38444$new_n68_ nq=$abc$38444$new_n84_
.subckt nand2_x0 i0=$abc$38444$new_n84_ i1=$abc$38444$new_n83_ nq=$abc$38444$auto$rtlil.cc:2558:MuxGate$33464
.subckt nand2_x0 i0=$abc$38444$new_n70_ i1=DataOut[10] nq=$abc$38444$new_n86_
.subckt nand3_x0 i0=DataIn[10] i1=Write i2=$abc$38444$new_n68_ nq=$abc$38444$new_n87_
.subckt nand2_x0 i0=$abc$38444$new_n87_ i1=$abc$38444$new_n86_ nq=$abc$38444$auto$rtlil.cc:2558:MuxGate$33460
.subckt nand2_x0 i0=$abc$38444$new_n70_ i1=DataOut[9] nq=$abc$38444$new_n89_
.subckt nand3_x0 i0=DataIn[9] i1=Write i2=$abc$38444$new_n68_ nq=$abc$38444$new_n90_
.subckt nand2_x0 i0=$abc$38444$new_n90_ i1=$abc$38444$new_n89_ nq=$abc$38444$auto$rtlil.cc:2558:MuxGate$33456
.subckt nand2_x0 i0=$abc$38444$new_n70_ i1=DataOut[8] nq=$abc$38444$new_n92_
.subckt nand3_x0 i0=DataIn[8] i1=Write i2=$abc$38444$new_n68_ nq=$abc$38444$new_n93_
.subckt nand2_x0 i0=$abc$38444$new_n93_ i1=$abc$38444$new_n92_ nq=$abc$38444$auto$rtlil.cc:2558:MuxGate$33452
.subckt nand2_x0 i0=$abc$38444$new_n70_ i1=DataOut[7] nq=$abc$38444$new_n95_
.subckt nand3_x0 i0=DataIn[7] i1=Write i2=$abc$38444$new_n68_ nq=$abc$38444$new_n96_
.subckt nand2_x0 i0=$abc$38444$new_n96_ i1=$abc$38444$new_n95_ nq=$abc$38444$auto$rtlil.cc:2558:MuxGate$33448
.subckt nand2_x0 i0=$abc$38444$new_n70_ i1=DataOut[6] nq=$abc$38444$new_n98_
.subckt nand3_x0 i0=DataIn[6] i1=Write i2=$abc$38444$new_n68_ nq=$abc$38444$new_n99_
.subckt nand2_x0 i0=$abc$38444$new_n99_ i1=$abc$38444$new_n98_ nq=$abc$38444$auto$rtlil.cc:2558:MuxGate$33444
.subckt nand2_x0 i0=$abc$38444$new_n70_ i1=DataOut[5] nq=$abc$38444$new_n101_
.subckt nand3_x0 i0=DataIn[5] i1=Write i2=$abc$38444$new_n68_ nq=$abc$38444$new_n102_
.subckt nand2_x0 i0=$abc$38444$new_n102_ i1=$abc$38444$new_n101_ nq=$abc$38444$auto$rtlil.cc:2558:MuxGate$33440
.subckt nand2_x0 i0=$abc$38444$new_n70_ i1=DataOut[4] nq=$abc$38444$new_n104_
.subckt nand3_x0 i0=DataIn[4] i1=Write i2=$abc$38444$new_n68_ nq=$abc$38444$new_n105_
.subckt nand2_x0 i0=$abc$38444$new_n105_ i1=$abc$38444$new_n104_ nq=$abc$38444$auto$rtlil.cc:2558:MuxGate$33436
.subckt nand2_x0 i0=$abc$38444$new_n70_ i1=DataOut[3] nq=$abc$38444$new_n107_
.subckt nand3_x0 i0=DataIn[3] i1=Write i2=$abc$38444$new_n68_ nq=$abc$38444$new_n108_
.subckt nand2_x0 i0=$abc$38444$new_n108_ i1=$abc$38444$new_n107_ nq=$abc$38444$auto$rtlil.cc:2558:MuxGate$33432
.subckt nand2_x0 i0=$abc$38444$new_n70_ i1=DataOut[2] nq=$abc$38444$new_n110_
.subckt nand3_x0 i0=DataIn[2] i1=Write i2=$abc$38444$new_n68_ nq=$abc$38444$new_n111_
.subckt nand2_x0 i0=$abc$38444$new_n111_ i1=$abc$38444$new_n110_ nq=$abc$38444$auto$rtlil.cc:2558:MuxGate$33428
.subckt nand2_x0 i0=$abc$38444$new_n70_ i1=DataOut[1] nq=$abc$38444$new_n113_
.subckt nand3_x0 i0=DataIn[1] i1=Write i2=$abc$38444$new_n68_ nq=$abc$38444$new_n114_
.subckt nand2_x0 i0=$abc$38444$new_n114_ i1=$abc$38444$new_n113_ nq=$abc$38444$auto$rtlil.cc:2558:MuxGate$33424
.subckt nand2_x0 i0=$abc$38444$new_n70_ i1=DataOut[0] nq=$abc$38444$new_n116_
.subckt nand3_x0 i0=DataIn[0] i1=Write i2=$abc$38444$new_n68_ nq=$abc$38444$new_n117_
.subckt nand2_x0 i0=$abc$38444$new_n117_ i1=$abc$38444$new_n116_ nq=$abc$38444$auto$rtlil.cc:2558:MuxGate$33420
.subckt inv_x0 i=Reset nq=$abc$38444$auto$rtlil.cc:2549:NotGate$33426
.subckt inv_x0 i=Reset nq=$abc$38444$auto$rtlil.cc:2549:NotGate$33430
.subckt inv_x0 i=Reset nq=$abc$38444$auto$rtlil.cc:2549:NotGate$33434
.subckt inv_x0 i=Reset nq=$abc$38444$auto$rtlil.cc:2549:NotGate$33438
.subckt inv_x0 i=Reset nq=$abc$38444$auto$rtlil.cc:2549:NotGate$33442
.subckt inv_x0 i=Reset nq=$abc$38444$auto$rtlil.cc:2549:NotGate$33446
.subckt inv_x0 i=Reset nq=$abc$38444$auto$rtlil.cc:2549:NotGate$33450
.subckt inv_x0 i=Reset nq=$abc$38444$auto$rtlil.cc:2549:NotGate$33454
.subckt inv_x0 i=Reset nq=$abc$38444$auto$rtlil.cc:2549:NotGate$33458
.subckt inv_x0 i=Reset nq=$abc$38444$auto$rtlil.cc:2549:NotGate$33462
.subckt inv_x0 i=Reset nq=$abc$38444$auto$rtlil.cc:2549:NotGate$33466
.subckt inv_x0 i=Reset nq=$abc$38444$auto$rtlil.cc:2549:NotGate$33470
.subckt inv_x0 i=Reset nq=$abc$38444$auto$rtlil.cc:2549:NotGate$33474
.subckt inv_x0 i=Reset nq=$abc$38444$auto$rtlil.cc:2549:NotGate$33478
.subckt inv_x0 i=Reset nq=$abc$38444$auto$rtlil.cc:2549:NotGate$33482
.subckt sff1r_x4 ck=Clk i=$abc$38444$auto$rtlil.cc:2558:MuxGate$33420 nrst=$abc$38444$auto$rtlil.cc:2549:NotGate$33422 q=DataOut[0]
.subckt sff1r_x4 ck=Clk i=$abc$38444$auto$rtlil.cc:2558:MuxGate$33424 nrst=$abc$38444$auto$rtlil.cc:2549:NotGate$33426 q=DataOut[1]
.subckt sff1r_x4 ck=Clk i=$abc$38444$auto$rtlil.cc:2558:MuxGate$33428 nrst=$abc$38444$auto$rtlil.cc:2549:NotGate$33430 q=DataOut[2]
.subckt sff1r_x4 ck=Clk i=$abc$38444$auto$rtlil.cc:2558:MuxGate$33432 nrst=$abc$38444$auto$rtlil.cc:2549:NotGate$33434 q=DataOut[3]
.subckt sff1r_x4 ck=Clk i=$abc$38444$auto$rtlil.cc:2558:MuxGate$33436 nrst=$abc$38444$auto$rtlil.cc:2549:NotGate$33438 q=DataOut[4]
.subckt sff1r_x4 ck=Clk i=$abc$38444$auto$rtlil.cc:2558:MuxGate$33440 nrst=$abc$38444$auto$rtlil.cc:2549:NotGate$33442 q=DataOut[5]
.subckt sff1r_x4 ck=Clk i=$abc$38444$auto$rtlil.cc:2558:MuxGate$33444 nrst=$abc$38444$auto$rtlil.cc:2549:NotGate$33446 q=DataOut[6]
.subckt sff1r_x4 ck=Clk i=$abc$38444$auto$rtlil.cc:2558:MuxGate$33448 nrst=$abc$38444$auto$rtlil.cc:2549:NotGate$33450 q=DataOut[7]
.subckt sff1r_x4 ck=Clk i=$abc$38444$auto$rtlil.cc:2558:MuxGate$33452 nrst=$abc$38444$auto$rtlil.cc:2549:NotGate$33454 q=DataOut[8]
.subckt sff1r_x4 ck=Clk i=$abc$38444$auto$rtlil.cc:2558:MuxGate$33456 nrst=$abc$38444$auto$rtlil.cc:2549:NotGate$33458 q=DataOut[9]
.subckt sff1r_x4 ck=Clk i=$abc$38444$auto$rtlil.cc:2558:MuxGate$33460 nrst=$abc$38444$auto$rtlil.cc:2549:NotGate$33462 q=DataOut[10]
.subckt sff1r_x4 ck=Clk i=$abc$38444$auto$rtlil.cc:2558:MuxGate$33464 nrst=$abc$38444$auto$rtlil.cc:2549:NotGate$33466 q=DataOut[11]
.subckt sff1r_x4 ck=Clk i=$abc$38444$auto$rtlil.cc:2558:MuxGate$33468 nrst=$abc$38444$auto$rtlil.cc:2549:NotGate$33470 q=DataOut[12]
.subckt sff1r_x4 ck=Clk i=$abc$38444$auto$rtlil.cc:2558:MuxGate$33472 nrst=$abc$38444$auto$rtlil.cc:2549:NotGate$33474 q=DataOut[13]
.subckt sff1r_x4 ck=Clk i=$abc$38444$auto$rtlil.cc:2558:MuxGate$33476 nrst=$abc$38444$auto$rtlil.cc:2549:NotGate$33478 q=DataOut[14]
.subckt sff1r_x4 ck=Clk i=$abc$38444$auto$rtlil.cc:2558:MuxGate$33480 nrst=$abc$38444$auto$rtlil.cc:2549:NotGate$33482 q=DataOut[15]
.end

.model $paramod$8a8b45b7eb1cbc4ddab9c094bf37a8ebd8aaf536\eth_wishbone
.inputs WB_CLK_I WB_DAT_I[0] WB_DAT_I[1] WB_DAT_I[2] WB_DAT_I[3] WB_DAT_I[4] WB_DAT_I[5] WB_DAT_I[6] WB_DAT_I[7] WB_DAT_I[8] WB_DAT_I[9] WB_DAT_I[10] WB_DAT_I[11] WB_DAT_I[12] WB_DAT_I[13] WB_DAT_I[14] WB_DAT_I[15] WB_DAT_I[16] WB_DAT_I[17] WB_DAT_I[18] WB_DAT_I[19] WB_DAT_I[20] WB_DAT_I[21] WB_DAT_I[22] WB_DAT_I[23] WB_DAT_I[24] WB_DAT_I[25] WB_DAT_I[26] WB_DAT_I[27] WB_DAT_I[28] WB_DAT_I[29] WB_DAT_I[30] WB_DAT_I[31] WB_ADR_I[2] WB_ADR_I[3] WB_ADR_I[4] WB_ADR_I[5] WB_ADR_I[6] WB_ADR_I[7] WB_ADR_I[8] WB_ADR_I[9] WB_WE_I BDCs[0] BDCs[1] BDCs[2] BDCs[3] Reset m_wb_dat_i[0] m_wb_dat_i[1] m_wb_dat_i[2] m_wb_dat_i[3] m_wb_dat_i[4] m_wb_dat_i[5] m_wb_dat_i[6] m_wb_dat_i[7] m_wb_dat_i[8] m_wb_dat_i[9] m_wb_dat_i[10] m_wb_dat_i[11] m_wb_dat_i[12] m_wb_dat_i[13] m_wb_dat_i[14] m_wb_dat_i[15] m_wb_dat_i[16] m_wb_dat_i[17] m_wb_dat_i[18] m_wb_dat_i[19] m_wb_dat_i[20] m_wb_dat_i[21] m_wb_dat_i[22] m_wb_dat_i[23] m_wb_dat_i[24] m_wb_dat_i[25] m_wb_dat_i[26] m_wb_dat_i[27] m_wb_dat_i[28] m_wb_dat_i[29] m_wb_dat_i[30] m_wb_dat_i[31] m_wb_ack_i m_wb_err_i MTxClk TxUsedData TxRetry TxAbort TxDone MRxClk RxData[0] RxData[1] RxData[2] RxData[3] RxData[4] RxData[5] RxData[6] RxData[7] RxValid RxStartFrm RxEndFrm RxAbort r_TxEn r_RxEn r_TxBDNum[0] r_TxBDNum[1] r_TxBDNum[2] r_TxBDNum[3] r_TxBDNum[4] r_TxBDNum[5] r_TxBDNum[6] r_TxBDNum[7] r_RxFlow r_PassAll InvalidSymbol LatchedCrcError RxLateCollision ShortFrame DribbleNibble ReceivedPacketTooBig RxLength[0] RxLength[1] RxLength[2] RxLength[3] RxLength[4] RxLength[5] RxLength[6] RxLength[7] RxLength[8] RxLength[9] RxLength[10] RxLength[11] RxLength[12] RxLength[13] RxLength[14] RxLength[15] LoadRxStatus ReceivedPacketGood AddressMiss ReceivedPauseFrm RetryCntLatched[0] RetryCntLatched[1] RetryCntLatched[2] RetryCntLatched[3] RetryLimit LateCollLatched DeferLatched CarrierSenseLost
.outputs WB_DAT_O[0] WB_DAT_O[1] WB_DAT_O[2] WB_DAT_O[3] WB_DAT_O[4] WB_DAT_O[5] WB_DAT_O[6] WB_DAT_O[7] WB_DAT_O[8] WB_DAT_O[9] WB_DAT_O[10] WB_DAT_O[11] WB_DAT_O[12] WB_DAT_O[13] WB_DAT_O[14] WB_DAT_O[15] WB_DAT_O[16] WB_DAT_O[17] WB_DAT_O[18] WB_DAT_O[19] WB_DAT_O[20] WB_DAT_O[21] WB_DAT_O[22] WB_DAT_O[23] WB_DAT_O[24] WB_DAT_O[25] WB_DAT_O[26] WB_DAT_O[27] WB_DAT_O[28] WB_DAT_O[29] WB_DAT_O[30] WB_DAT_O[31] WB_ACK_O m_wb_adr_o[0] m_wb_adr_o[1] m_wb_adr_o[2] m_wb_adr_o[3] m_wb_adr_o[4] m_wb_adr_o[5] m_wb_adr_o[6] m_wb_adr_o[7] m_wb_adr_o[8] m_wb_adr_o[9] m_wb_adr_o[10] m_wb_adr_o[11] m_wb_adr_o[12] m_wb_adr_o[13] m_wb_adr_o[14] m_wb_adr_o[15] m_wb_adr_o[16] m_wb_adr_o[17] m_wb_adr_o[18] m_wb_adr_o[19] m_wb_adr_o[20] m_wb_adr_o[21] m_wb_adr_o[22] m_wb_adr_o[23] m_wb_adr_o[24] m_wb_adr_o[25] m_wb_adr_o[26] m_wb_adr_o[27] m_wb_adr_o[28] m_wb_adr_o[29] m_wb_sel_o[0] m_wb_sel_o[1] m_wb_sel_o[2] m_wb_sel_o[3] m_wb_we_o m_wb_dat_o[0] m_wb_dat_o[1] m_wb_dat_o[2] m_wb_dat_o[3] m_wb_dat_o[4] m_wb_dat_o[5] m_wb_dat_o[6] m_wb_dat_o[7] m_wb_dat_o[8] m_wb_dat_o[9] m_wb_dat_o[10] m_wb_dat_o[11] m_wb_dat_o[12] m_wb_dat_o[13] m_wb_dat_o[14] m_wb_dat_o[15] m_wb_dat_o[16] m_wb_dat_o[17] m_wb_dat_o[18] m_wb_dat_o[19] m_wb_dat_o[20] m_wb_dat_o[21] m_wb_dat_o[22] m_wb_dat_o[23] m_wb_dat_o[24] m_wb_dat_o[25] m_wb_dat_o[26] m_wb_dat_o[27] m_wb_dat_o[28] m_wb_dat_o[29] m_wb_dat_o[30] m_wb_dat_o[31] m_wb_cyc_o m_wb_stb_o m_wb_cti_o[0] m_wb_cti_o[1] m_wb_cti_o[2] m_wb_bte_o[0] m_wb_bte_o[1] TxStartFrm TxEndFrm TxData[0] TxData[1] TxData[2] TxData[3] TxData[4] TxData[5] TxData[6] TxData[7] TxUnderRun PerPacketCrcEn PerPacketPad RxStatusWriteLatched_sync2 TxB_IRQ TxE_IRQ RxB_IRQ RxE_IRQ Busy_IRQ RstDeferLatched
.names $false
.names $true
1
.names $undef
.subckt inv_x0 i=ram_di[26] nq=$abc$38511$new_n1480_
.subckt inv_x0 i=ram_di[22] nq=$abc$38511$new_n1481_
.subckt inv_x0 i=ram_di[19] nq=$abc$38511$new_n1482_
.subckt inv_x0 i=ram_di[13] nq=$abc$38511$new_n1483_
.subckt inv_x0 i=ram_di[7] nq=$abc$38511$new_n1484_
.subckt inv_x0 i=ram_di[2] nq=$abc$38511$new_n1485_
.subckt inv_x0 i=ram_di[1] nq=$abc$38511$new_n1486_
.subckt inv_x0 i=ram_addr[7] nq=$abc$38511$new_n1487_
.subckt inv_x0 i=ram_addr[5] nq=$abc$38511$new_n1488_
.subckt inv_x0 i=$abc$38511$auto$ff.cc:693:flip_bits$34993 nq=WbEn
.subckt inv_x0 i=BDWrite[3] nq=$abc$38511$new_n1490_
.subckt inv_x0 i=$abc$38511$auto$ff.cc:693:flip_bits$34947 nq=$abc$38511$new_n1491_
.subckt inv_x0 i=TxPointerRead nq=$abc$38511$new_n1492_
.subckt inv_x0 i=BlockingTxStatusWrite nq=$abc$38511$new_n1493_
.subckt inv_x0 i=TxStatus[14] nq=$abc$38511$new_n1494_
.subckt inv_x0 i=TxStatus[13] nq=$abc$38511$new_n1495_
.subckt inv_x0 i=TxStatus[12] nq=$abc$38511$new_n1496_
.subckt inv_x0 i=TxStatus[11] nq=$abc$38511$new_n1497_
.subckt inv_x0 i=LatchedTxLength[15] nq=$abc$38511$new_n1498_
.subckt inv_x0 i=LatchedTxLength[14] nq=$abc$38511$new_n1499_
.subckt inv_x0 i=LatchedTxLength[13] nq=$abc$38511$new_n1500_
.subckt inv_x0 i=LatchedTxLength[12] nq=$abc$38511$new_n1501_
.subckt inv_x0 i=LatchedTxLength[11] nq=$abc$38511$new_n1502_
.subckt inv_x0 i=LatchedTxLength[10] nq=$abc$38511$new_n1503_
.subckt inv_x0 i=LatchedTxLength[9] nq=$abc$38511$new_n1504_
.subckt inv_x0 i=LatchedTxLength[8] nq=$abc$38511$new_n1505_
.subckt inv_x0 i=LatchedTxLength[7] nq=$abc$38511$new_n1506_
.subckt inv_x0 i=LatchedTxLength[6] nq=$abc$38511$new_n1507_
.subckt inv_x0 i=LatchedTxLength[5] nq=$abc$38511$new_n1508_
.subckt inv_x0 i=LatchedTxLength[4] nq=$abc$38511$new_n1509_
.subckt inv_x0 i=LatchedTxLength[3] nq=$abc$38511$new_n1510_
.subckt inv_x0 i=LatchedTxLength[2] nq=$abc$38511$new_n1511_
.subckt inv_x0 i=LatchedTxLength[1] nq=$abc$38511$new_n1512_
.subckt inv_x0 i=LatchedTxLength[0] nq=$abc$38511$new_n1513_
.subckt inv_x0 i=TxPointerMSB[31] nq=$abc$38511$new_n1514_
.subckt inv_x0 i=TxPointerMSB[30] nq=$abc$38511$new_n1515_
.subckt inv_x0 i=TxPointerMSB[29] nq=$abc$38511$new_n1516_
.subckt inv_x0 i=TxPointerMSB[28] nq=$abc$38511$new_n1517_
.subckt inv_x0 i=TxPointerMSB[27] nq=$abc$38511$new_n1518_
.subckt inv_x0 i=TxPointerMSB[26] nq=$abc$38511$new_n1519_
.subckt inv_x0 i=TxPointerMSB[25] nq=$abc$38511$new_n1520_
.subckt inv_x0 i=TxPointerMSB[24] nq=$abc$38511$new_n1521_
.subckt inv_x0 i=TxPointerMSB[23] nq=$abc$38511$new_n1522_
.subckt inv_x0 i=TxPointerMSB[22] nq=$abc$38511$new_n1523_
.subckt inv_x0 i=TxPointerMSB[21] nq=$abc$38511$new_n1524_
.subckt inv_x0 i=TxPointerMSB[20] nq=$abc$38511$new_n1525_
.subckt inv_x0 i=TxPointerMSB[19] nq=$abc$38511$new_n1526_
.subckt inv_x0 i=TxPointerMSB[18] nq=$abc$38511$new_n1527_
.subckt inv_x0 i=TxPointerMSB[17] nq=$abc$38511$new_n1528_
.subckt inv_x0 i=TxPointerMSB[16] nq=$abc$38511$new_n1529_
.subckt inv_x0 i=TxPointerMSB[15] nq=$abc$38511$new_n1530_
.subckt inv_x0 i=TxPointerMSB[14] nq=$abc$38511$new_n1531_
.subckt inv_x0 i=TxPointerMSB[13] nq=$abc$38511$new_n1532_
.subckt inv_x0 i=TxPointerMSB[12] nq=$abc$38511$new_n1533_
.subckt inv_x0 i=TxPointerMSB[11] nq=$abc$38511$new_n1534_
.subckt inv_x0 i=TxPointerMSB[10] nq=$abc$38511$new_n1535_
.subckt inv_x0 i=TxPointerMSB[9] nq=$abc$38511$new_n1536_
.subckt inv_x0 i=TxPointerMSB[8] nq=$abc$38511$new_n1537_
.subckt inv_x0 i=TxPointerMSB[7] nq=$abc$38511$new_n1538_
.subckt inv_x0 i=TxPointerMSB[6] nq=$abc$38511$new_n1539_
.subckt inv_x0 i=TxPointerMSB[5] nq=$abc$38511$new_n1540_
.subckt inv_x0 i=TxPointerMSB[4] nq=$abc$38511$new_n1541_
.subckt inv_x0 i=TxPointerMSB[3] nq=$abc$38511$new_n1542_
.subckt inv_x0 i=TxPointerMSB[2] nq=$abc$38511$new_n1543_
.subckt inv_x0 i=TxPointerLSB[1] nq=$abc$38511$new_n1544_
.subckt inv_x0 i=TxPointerLSB[0] nq=$abc$38511$new_n1545_
.subckt inv_x0 i=TxPointerLSB_rst[1] nq=$abc$38511$new_n1546_
.subckt inv_x0 i=TxPointerLSB_rst[0] nq=$abc$38511$new_n1547_
.subckt inv_x0 i=BlockingIncrementTxPointer nq=$abc$38511$new_n1548_
.subckt inv_x0 i=ReadTxDataFromMemory nq=$abc$38511$new_n1549_
.subckt inv_x0 i=BlockReadTxDataFromMemory nq=$abc$38511$new_n1550_
.subckt inv_x0 i=IncrTxPointer nq=$abc$38511$new_n1551_
.subckt inv_x0 i=cyc_cleared nq=$abc$38511$new_n1552_
.subckt inv_x0 i=MasterWbRX nq=$abc$38511$new_n1553_
.subckt inv_x0 i=MasterWbTX nq=$abc$38511$new_n1554_
.subckt inv_x0 i=rx_burst_cnt[2] nq=$abc$38511$new_n1555_
.subckt inv_x0 i=rx_burst_cnt[0] nq=$abc$38511$new_n1556_
.subckt inv_x0 i=tx_burst_cnt[2] nq=$abc$38511$new_n1557_
.subckt inv_x0 i=tx_burst_cnt[1] nq=$abc$38511$new_n1558_
.subckt inv_x0 i=rx_burst_en nq=$abc$38511$new_n1559_
.subckt inv_x0 i=$abc$38511$auto$ff.cc:693:flip_bits$34649 nq=$abc$38511$new_n1560_
.subckt inv_x0 i=m_wb_sel_o[0] nq=$abc$38511$new_n1561_
.subckt inv_x0 i=m_wb_adr_o[29] nq=$abc$38511$new_n1562_
.subckt inv_x0 i=m_wb_adr_o[28] nq=$abc$38511$new_n1563_
.subckt inv_x0 i=m_wb_adr_o[27] nq=$abc$38511$new_n1564_
.subckt inv_x0 i=m_wb_adr_o[26] nq=$abc$38511$new_n1565_
.subckt inv_x0 i=m_wb_adr_o[25] nq=$abc$38511$new_n1566_
.subckt inv_x0 i=m_wb_adr_o[24] nq=$abc$38511$new_n1567_
.subckt inv_x0 i=m_wb_adr_o[23] nq=$abc$38511$new_n1568_
.subckt inv_x0 i=m_wb_adr_o[22] nq=$abc$38511$new_n1569_
.subckt inv_x0 i=m_wb_adr_o[21] nq=$abc$38511$new_n1570_
.subckt inv_x0 i=m_wb_adr_o[20] nq=$abc$38511$new_n1571_
.subckt inv_x0 i=m_wb_adr_o[19] nq=$abc$38511$new_n1572_
.subckt inv_x0 i=m_wb_adr_o[18] nq=$abc$38511$new_n1573_
.subckt inv_x0 i=m_wb_adr_o[17] nq=$abc$38511$new_n1574_
.subckt inv_x0 i=m_wb_adr_o[16] nq=$abc$38511$new_n1575_
.subckt inv_x0 i=m_wb_adr_o[15] nq=$abc$38511$new_n1576_
.subckt inv_x0 i=m_wb_adr_o[14] nq=$abc$38511$new_n1577_
.subckt inv_x0 i=m_wb_adr_o[13] nq=$abc$38511$new_n1578_
.subckt inv_x0 i=m_wb_adr_o[12] nq=$abc$38511$new_n1579_
.subckt inv_x0 i=m_wb_adr_o[11] nq=$abc$38511$new_n1580_
.subckt inv_x0 i=m_wb_adr_o[10] nq=$abc$38511$new_n1581_
.subckt inv_x0 i=m_wb_adr_o[9] nq=$abc$38511$new_n1582_
.subckt inv_x0 i=m_wb_adr_o[8] nq=$abc$38511$new_n1583_
.subckt inv_x0 i=m_wb_adr_o[7] nq=$abc$38511$new_n1584_
.subckt inv_x0 i=m_wb_adr_o[6] nq=$abc$38511$new_n1585_
.subckt inv_x0 i=m_wb_adr_o[5] nq=$abc$38511$new_n1586_
.subckt inv_x0 i=m_wb_adr_o[4] nq=$abc$38511$new_n1587_
.subckt inv_x0 i=m_wb_adr_o[3] nq=$abc$38511$new_n1588_
.subckt inv_x0 i=m_wb_adr_o[2] nq=$abc$38511$new_n1589_
.subckt inv_x0 i=m_wb_adr_o[0] nq=$abc$38511$new_n1590_
.subckt inv_x0 i=TxStartFrm_wb nq=$abc$38511$new_n1591_
.subckt inv_x0 i=StartOccured nq=$abc$38511$new_n1592_
.subckt inv_x0 i=TxStartFrm nq=$abc$38511$new_n1593_
.subckt inv_x0 i=TxStartFrm_sync2 nq=$abc$38511$new_n1594_
.subckt inv_x0 i=TxEndFrm_wb nq=$abc$38511$new_n1595_
.subckt inv_x0 i=TxValidBytesLatched[0] nq=$abc$38511$new_n1596_
.subckt inv_x0 i=TxBDAddress[7] nq=$abc$38511$new_n1597_
.subckt inv_x0 i=TxBDAddress[6] nq=$abc$38511$new_n1598_
.subckt inv_x0 i=TxBDAddress[5] nq=$abc$38511$new_n1599_
.subckt inv_x0 i=TxBDAddress[4] nq=$abc$38511$new_n1600_
.subckt inv_x0 i=TxBDAddress[3] nq=$abc$38511$new_n1601_
.subckt inv_x0 i=TxBDAddress[2] nq=$abc$38511$new_n1602_
.subckt inv_x0 i=TxBDAddress[1] nq=$abc$38511$new_n1603_
.subckt inv_x0 i=RxBDAddress[5] nq=$abc$38511$new_n1604_
.subckt inv_x0 i=RxBDAddress[1] nq=$abc$38511$new_n1605_
.subckt inv_x0 i=TxAbortPacketBlocked nq=$abc$38511$new_n1606_
.subckt inv_x0 i=TxRetryPacket_NotCleared nq=$abc$38511$new_n1607_
.subckt inv_x0 i=TxRetryPacketBlocked nq=$abc$38511$new_n1608_
.subckt inv_x0 i=TxDonePacketBlocked nq=$abc$38511$new_n1609_
.subckt inv_x0 i=LastWord nq=$abc$38511$new_n1610_
.subckt inv_x0 i=TxEndFrm nq=$abc$38511$new_n1611_
.subckt inv_x0 i=TxDataLatched[31] nq=$abc$38511$new_n1612_
.subckt inv_x0 i=TxData_wb[30] nq=$abc$38511$new_n1613_
.subckt inv_x0 i=TxData_wb[28] nq=$abc$38511$new_n1614_
.subckt inv_x0 i=TxDataLatched[25] nq=$abc$38511$new_n1615_
.subckt inv_x0 i=TxUnderRun nq=$abc$38511$new_n1616_
.subckt inv_x0 i=TxByteCnt[1] nq=$abc$38511$new_n1617_
.subckt inv_x0 i=TxByteCnt[0] nq=$abc$38511$new_n1618_
.subckt inv_x0 i=ReadTxDataFromFifo_tck nq=$abc$38511$new_n1619_
.subckt inv_x0 i=RxBDReady nq=$abc$38511$new_n1620_
.subckt inv_x0 i=RxStatus[13] nq=$abc$38511$new_n1621_
.subckt inv_x0 i=RxReady nq=$abc$38511$new_n1622_
.subckt inv_x0 i=RxPointerRead nq=$abc$38511$new_n1623_
.subckt inv_x0 i=RxPointerMSB[30] nq=$abc$38511$new_n1624_
.subckt inv_x0 i=RxPointerMSB[28] nq=$abc$38511$new_n1625_
.subckt inv_x0 i=RxPointerMSB[27] nq=$abc$38511$new_n1626_
.subckt inv_x0 i=RxPointerMSB[25] nq=$abc$38511$new_n1627_
.subckt inv_x0 i=RxPointerMSB[24] nq=$abc$38511$new_n1628_
.subckt inv_x0 i=RxPointerMSB[22] nq=$abc$38511$new_n1629_
.subckt inv_x0 i=RxPointerMSB[21] nq=$abc$38511$new_n1630_
.subckt inv_x0 i=RxPointerMSB[19] nq=$abc$38511$new_n1631_
.subckt inv_x0 i=RxPointerMSB[18] nq=$abc$38511$new_n1632_
.subckt inv_x0 i=RxPointerMSB[16] nq=$abc$38511$new_n1633_
.subckt inv_x0 i=RxPointerMSB[15] nq=$abc$38511$new_n1634_
.subckt inv_x0 i=RxPointerMSB[13] nq=$abc$38511$new_n1635_
.subckt inv_x0 i=RxPointerMSB[12] nq=$abc$38511$new_n1636_
.subckt inv_x0 i=RxPointerMSB[11] nq=$abc$38511$new_n1637_
.subckt inv_x0 i=RxPointerMSB[10] nq=$abc$38511$new_n1638_
.subckt inv_x0 i=RxPointerMSB[9] nq=$abc$38511$new_n1639_
.subckt inv_x0 i=RxPointerMSB[8] nq=$abc$38511$new_n1640_
.subckt inv_x0 i=RxPointerMSB[7] nq=$abc$38511$new_n1641_
.subckt inv_x0 i=RxPointerMSB[6] nq=$abc$38511$new_n1642_
.subckt inv_x0 i=RxPointerMSB[5] nq=$abc$38511$new_n1643_
.subckt inv_x0 i=RxPointerMSB[4] nq=$abc$38511$new_n1644_
.subckt inv_x0 i=RxPointerMSB[3] nq=$abc$38511$new_n1645_
.subckt inv_x0 i=RxPointerMSB[2] nq=$abc$38511$new_n1646_
.subckt inv_x0 i=RxPointerLSB_rst[1] nq=$abc$38511$new_n1647_
.subckt inv_x0 i=RxPointerLSB_rst[0] nq=$abc$38511$new_n1648_
.subckt inv_x0 i=LastByteIn nq=$abc$38511$new_n1649_
.subckt inv_x0 i=RxByteCnt[1] nq=$abc$38511$new_n1650_
.subckt inv_x0 i=RxByteCnt[0] nq=$abc$38511$new_n1651_
.subckt inv_x0 i=RxValidBytes[1] nq=$abc$38511$new_n1652_
.subckt inv_x0 i=$abc$38511$auto$ff.cc:693:flip_bits$33963 nq=$abc$38511$new_n1653_
.subckt inv_x0 i=ShiftEnded nq=$abc$38511$new_n1654_
.subckt inv_x0 i=RxStartFrm nq=$abc$38511$new_n1655_
.subckt inv_x0 i=ReceivedPauseFrm nq=$abc$38511$new_n1656_
.subckt inv_x0 i=TxLength[1] nq=$abc$38511$new_n1657_
.subckt inv_x0 i=TxLength[15] nq=$abc$38511$new_n1658_
.subckt inv_x0 i=TxLength[14] nq=$abc$38511$new_n1659_
.subckt inv_x0 i=TxLength[13] nq=$abc$38511$new_n1660_
.subckt inv_x0 i=TxLength[12] nq=$abc$38511$new_n1661_
.subckt inv_x0 i=TxLength[11] nq=$abc$38511$new_n1662_
.subckt inv_x0 i=TxLength[10] nq=$abc$38511$new_n1663_
.subckt inv_x0 i=TxLength[9] nq=$abc$38511$new_n1664_
.subckt inv_x0 i=TxLength[8] nq=$abc$38511$new_n1665_
.subckt inv_x0 i=TxLength[6] nq=$abc$38511$new_n1666_
.subckt inv_x0 i=TxLength[5] nq=$abc$38511$new_n1667_
.subckt inv_x0 i=TxLength[4] nq=$abc$38511$new_n1668_
.subckt inv_x0 i=TxLength[3] nq=$abc$38511$new_n1669_
.subckt inv_x0 i=TxLength[0] nq=$abc$38511$new_n1670_
.subckt inv_x0 i=SyncRxStartFrm_q nq=$abc$38511$new_n1671_
.subckt inv_x0 i=RxAbort nq=$abc$38511$new_n1672_
.subckt inv_x0 i=WriteRxDataToFifoSync2 nq=$abc$38511$new_n1673_
.subckt inv_x0 i=RxEndFrm nq=$abc$38511$new_n1674_
.subckt inv_x0 i=ShiftEndedSync_c2 nq=$abc$38511$new_n1675_
.subckt inv_x0 i=ShiftEndedSync_c1 nq=$abc$38511$new_n1676_
.subckt inv_x0 i=ShiftEndedSync2 nq=$abc$38511$new_n1677_
.subckt inv_x0 i=RxEn_q nq=$abc$38511$new_n1678_
.subckt inv_x0 i=RxAbortSyncb2 nq=$abc$38511$new_n1679_
.subckt inv_x0 i=WriteRxDataToFifoSync3 nq=$abc$38511$new_n1680_
.subckt inv_x0 i=RxBufferFull nq=$abc$38511$new_n1681_
.subckt inv_x0 i=RxStatusWriteLatched_syncb2 nq=$abc$38511$new_n1682_
.subckt inv_x0 i=Busy_IRQ_syncb2 nq=$abc$38511$new_n1683_
.subckt inv_x0 i=WbEn_q nq=$abc$38511$new_n1684_
.subckt inv_x0 i=TxEn_q nq=$abc$38511$new_n1685_
.subckt inv_x0 i=TxAbort nq=$abc$38511$new_n1686_
.subckt inv_x0 i=TxRetry_q nq=$abc$38511$new_n1687_
.subckt inv_x0 i=TxUsedData nq=$abc$38511$new_n1688_
.subckt inv_x0 i=TxDone_wb_q nq=$abc$38511$new_n1689_
.subckt inv_x0 i=TxAbort_wb_q nq=$abc$38511$new_n1690_
.subckt inv_x0 i=TxRetry_wb_q nq=$abc$38511$new_n1691_
.subckt inv_x0 i=r_TxEn nq=$abc$38511$new_n1692_
.subckt inv_x0 i=RxBufferEmpty nq=$abc$38511$new_n1693_
.subckt inv_x0 i=r_RxEn nq=$abc$38511$new_n1694_
.subckt inv_x0 i=RxAbortSync3 nq=$abc$38511$new_n1695_
.subckt inv_x0 i=r_RxEn_q nq=$abc$38511$new_n1696_
.subckt inv_x0 i=ReadTxDataFromFifo_syncb3 nq=$abc$38511$new_n1697_
.subckt inv_x0 i=RxAbortSync4 nq=$abc$38511$new_n1698_
.subckt inv_x0 i=BlockingTxStatusWrite_sync2 nq=$abc$38511$new_n1699_
.subckt inv_x0 i=r_TxEn_q nq=$abc$38511$new_n1700_
.subckt inv_x0 i=TxUsedData_q nq=$abc$38511$new_n1701_
.subckt inv_x0 i=LatchValidBytes_q nq=$abc$38511$new_n1702_
.subckt inv_x0 i=TxBufferAlmostFull nq=$abc$38511$new_n1703_
.subckt inv_x0 i=ReadTxDataFromFifo_sync3 nq=$abc$38511$new_n1704_
.subckt inv_x0 i=TxDonePacket nq=$abc$38511$new_n1705_
.subckt inv_x0 i=TxStartFrm_syncb2 nq=$abc$38511$new_n1706_
.subckt inv_x0 i=TxBufferEmpty nq=$abc$38511$new_n1707_
.subckt inv_x0 i=r_TxBDNum[3] nq=$abc$38511$new_n1708_
.subckt inv_x0 i=r_TxBDNum[6] nq=$abc$38511$new_n1709_
.subckt inv_x0 i=WB_ADR_I[2] nq=$abc$38511$new_n1710_
.subckt inv_x0 i=WB_ADR_I[3] nq=$abc$38511$new_n1711_
.subckt inv_x0 i=WB_ADR_I[4] nq=$abc$38511$new_n1712_
.subckt inv_x0 i=WB_ADR_I[5] nq=$abc$38511$new_n1713_
.subckt inv_x0 i=WB_ADR_I[6] nq=$abc$38511$new_n1714_
.subckt inv_x0 i=WB_ADR_I[7] nq=$abc$38511$new_n1715_
.subckt inv_x0 i=WB_ADR_I[8] nq=$abc$38511$new_n1716_
.subckt inv_x0 i=WB_ADR_I[9] nq=$abc$38511$new_n1717_
.subckt inv_x0 i=WB_DAT_I[0] nq=$abc$38511$new_n1718_
.subckt inv_x0 i=CarrierSenseLost nq=$abc$38511$new_n1719_
.subckt inv_x0 i=WB_DAT_I[1] nq=$abc$38511$new_n1720_
.subckt inv_x0 i=DeferLatched nq=$abc$38511$new_n1721_
.subckt inv_x0 i=WB_DAT_I[2] nq=$abc$38511$new_n1722_
.subckt inv_x0 i=LateCollLatched nq=$abc$38511$new_n1723_
.subckt inv_x0 i=WB_DAT_I[3] nq=$abc$38511$new_n1724_
.subckt inv_x0 i=RetryLimit nq=$abc$38511$new_n1725_
.subckt inv_x0 i=WB_DAT_I[4] nq=$abc$38511$new_n1726_
.subckt inv_x0 i=RetryCntLatched[0] nq=$abc$38511$new_n1727_
.subckt inv_x0 i=WB_DAT_I[5] nq=$abc$38511$new_n1728_
.subckt inv_x0 i=RetryCntLatched[1] nq=$abc$38511$new_n1729_
.subckt inv_x0 i=WB_DAT_I[6] nq=$abc$38511$new_n1730_
.subckt inv_x0 i=RetryCntLatched[2] nq=$abc$38511$new_n1731_
.subckt inv_x0 i=WB_DAT_I[7] nq=$abc$38511$new_n1732_
.subckt inv_x0 i=RetryCntLatched[3] nq=$abc$38511$new_n1733_
.subckt inv_x0 i=WB_DAT_I[8] nq=$abc$38511$new_n1734_
.subckt inv_x0 i=WB_DAT_I[9] nq=$abc$38511$new_n1735_
.subckt inv_x0 i=WB_DAT_I[10] nq=$abc$38511$new_n1736_
.subckt inv_x0 i=WB_DAT_I[11] nq=$abc$38511$new_n1737_
.subckt inv_x0 i=WB_DAT_I[12] nq=$abc$38511$new_n1738_
.subckt inv_x0 i=WB_DAT_I[13] nq=$abc$38511$new_n1739_
.subckt inv_x0 i=WB_DAT_I[14] nq=$abc$38511$new_n1740_
.subckt inv_x0 i=WB_DAT_I[15] nq=$abc$38511$new_n1741_
.subckt inv_x0 i=WB_DAT_I[16] nq=$abc$38511$new_n1742_
.subckt inv_x0 i=WB_DAT_I[17] nq=$abc$38511$new_n1743_
.subckt inv_x0 i=WB_DAT_I[18] nq=$abc$38511$new_n1744_
.subckt inv_x0 i=WB_DAT_I[19] nq=$abc$38511$new_n1745_
.subckt inv_x0 i=WB_DAT_I[20] nq=$abc$38511$new_n1746_
.subckt inv_x0 i=WB_DAT_I[21] nq=$abc$38511$new_n1747_
.subckt inv_x0 i=WB_DAT_I[22] nq=$abc$38511$new_n1748_
.subckt inv_x0 i=WB_DAT_I[23] nq=$abc$38511$new_n1749_
.subckt inv_x0 i=WB_DAT_I[24] nq=$abc$38511$new_n1750_
.subckt inv_x0 i=WB_DAT_I[25] nq=$abc$38511$new_n1751_
.subckt inv_x0 i=WB_DAT_I[26] nq=$abc$38511$new_n1752_
.subckt inv_x0 i=WB_DAT_I[27] nq=$abc$38511$new_n1753_
.subckt inv_x0 i=WB_DAT_I[28] nq=$abc$38511$new_n1754_
.subckt inv_x0 i=WB_DAT_I[29] nq=$abc$38511$new_n1755_
.subckt inv_x0 i=WB_DAT_I[30] nq=$abc$38511$new_n1756_
.subckt inv_x0 i=WB_DAT_I[31] nq=$abc$38511$new_n1757_
.subckt inv_x0 i=r_RxFlow nq=$abc$38511$new_n1758_
.subckt inv_x0 i=txfifo_cnt[4] nq=$abc$38511$new_n1759_
.subckt inv_x0 i=rxfifo_cnt[1] nq=$abc$38511$new_n1760_
.subckt inv_x0 i=rxfifo_cnt[0] nq=$abc$38511$new_n1761_
.subckt inv_x0 i=WB_WE_I nq=$abc$38511$new_n1762_
.subckt inv_x0 i=BlockingTxStatusWrite_sync3 nq=$abc$38511$new_n1763_
.subckt inv_x0 i=SyncRxStartFrm_q2 nq=$abc$38511$new_n1764_
.subckt inv_x0 i=Busy_IRQ_sync3 nq=$abc$38511$new_n1765_
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$33486
.subckt nand4_x0 i0=$abc$38511$new_n1685_ i1=$abc$38511$new_n1684_ i2=RxEn_q i3=TxEn_needed nq=$abc$38511$new_n1767_
.subckt nor2_x0 i0=TxEn_q i1=RxEn_q nq=$abc$38511$new_n1768_
.subckt nand2_x0 i0=$abc$38511$new_n1768_ i1=WbEn_q nq=$abc$38511$new_n1769_
.subckt nor3_x0 i0=TxEn_q i1=RxEn_q i2=RxEn_needed nq=$abc$38511$new_n1770_
.subckt nand3_x0 i0=$abc$38511$new_n1770_ i1=WbEn_q i2=TxEn_needed nq=$abc$38511$new_n1771_
.subckt a2_x2 i0=$abc$38511$new_n1771_ i1=$abc$38511$new_n1767_ q=$abc$38511$new_n1772_
.subckt oa22_x2 i0=RxEn_needed i1=$abc$38511$new_n1678_ i2=TxEn_needed q=$abc$38511$new_n1773_
.subckt oa22_x2 i0=RxEn_q i1=TxEn_q i2=WbEn_q q=$abc$38511$new_n1774_
.subckt oa22_x2 i0=$abc$38511$new_n1685_ i1=$abc$38511$new_n1773_ i2=$abc$38511$new_n1774_ q=$abc$38511$new_n1775_
.subckt nand3_x0 i0=$abc$38511$new_n1768_ i1=WbEn_q i2=RxEn_needed nq=$abc$38511$new_n1776_
.subckt a3_x2 i0=$abc$38511$new_n1776_ i1=$abc$38511$new_n1775_ i2=$abc$38511$new_n1772_ q=$abc$38511$new_n1777_
.subckt nand3_x0 i0=$abc$38511$new_n1776_ i1=$abc$38511$new_n1775_ i2=$abc$38511$new_n1772_ nq=$abc$38511$new_n1778_
.subckt nand3_x0 i0=$abc$38511$new_n1775_ i1=$abc$38511$new_n1772_ i2=LatchedRxLength[15] nq=$abc$38511$new_n1779_
.subckt o2_x2 i0=$abc$38511$new_n1775_ i1=$abc$38511$new_n1757_ q=$abc$38511$new_n1780_
.subckt oa22_x2 i0=$abc$38511$new_n1771_ i1=$abc$38511$new_n1767_ i2=$abc$38511$new_n1498_ q=$abc$38511$new_n1781_
.subckt nand3_x0 i0=$abc$38511$new_n1781_ i1=$abc$38511$new_n1780_ i2=$abc$38511$new_n1779_ nq=$abc$38511$new_n1782_
.subckt mx2_x2 cmd=$abc$38511$new_n1777_ i0=$abc$38511$new_n1782_ i1=ram_di[31] q=$abc$38511$auto$rtlil.cc:2558:MuxGate$35166
.subckt nand3_x0 i0=$abc$38511$new_n1775_ i1=$abc$38511$new_n1772_ i2=LatchedRxLength[14] nq=$abc$38511$new_n1784_
.subckt o2_x2 i0=$abc$38511$new_n1775_ i1=$abc$38511$new_n1756_ q=$abc$38511$new_n1785_
.subckt oa22_x2 i0=$abc$38511$new_n1771_ i1=$abc$38511$new_n1767_ i2=$abc$38511$new_n1499_ q=$abc$38511$new_n1786_
.subckt nand3_x0 i0=$abc$38511$new_n1786_ i1=$abc$38511$new_n1785_ i2=$abc$38511$new_n1784_ nq=$abc$38511$new_n1787_
.subckt mx2_x2 cmd=$abc$38511$new_n1777_ i0=$abc$38511$new_n1787_ i1=ram_di[30] q=$abc$38511$auto$rtlil.cc:2558:MuxGate$35162
.subckt nand3_x0 i0=$abc$38511$new_n1775_ i1=$abc$38511$new_n1772_ i2=LatchedRxLength[13] nq=$abc$38511$new_n1789_
.subckt o2_x2 i0=$abc$38511$new_n1775_ i1=$abc$38511$new_n1755_ q=$abc$38511$new_n1790_
.subckt oa22_x2 i0=$abc$38511$new_n1771_ i1=$abc$38511$new_n1767_ i2=$abc$38511$new_n1500_ q=$abc$38511$new_n1791_
.subckt nand3_x0 i0=$abc$38511$new_n1791_ i1=$abc$38511$new_n1790_ i2=$abc$38511$new_n1789_ nq=$abc$38511$new_n1792_
.subckt mx2_x2 cmd=$abc$38511$new_n1777_ i0=$abc$38511$new_n1792_ i1=ram_di[29] q=$abc$38511$auto$rtlil.cc:2558:MuxGate$35158
.subckt nand3_x0 i0=$abc$38511$new_n1775_ i1=$abc$38511$new_n1772_ i2=LatchedRxLength[12] nq=$abc$38511$new_n1794_
.subckt oa22_x2 i0=$abc$38511$new_n1771_ i1=$abc$38511$new_n1767_ i2=$abc$38511$new_n1501_ q=$abc$38511$new_n1795_
.subckt o2_x2 i0=$abc$38511$new_n1775_ i1=$abc$38511$new_n1754_ q=$abc$38511$new_n1796_
.subckt nand3_x0 i0=$abc$38511$new_n1796_ i1=$abc$38511$new_n1795_ i2=$abc$38511$new_n1794_ nq=$abc$38511$new_n1797_
.subckt mx2_x2 cmd=$abc$38511$new_n1777_ i0=$abc$38511$new_n1797_ i1=ram_di[28] q=$abc$38511$auto$rtlil.cc:2558:MuxGate$35154
.subckt nand3_x0 i0=$abc$38511$new_n1775_ i1=$abc$38511$new_n1772_ i2=LatchedRxLength[11] nq=$abc$38511$new_n1799_
.subckt oa22_x2 i0=$abc$38511$new_n1771_ i1=$abc$38511$new_n1767_ i2=$abc$38511$new_n1502_ q=$abc$38511$new_n1800_
.subckt o2_x2 i0=$abc$38511$new_n1775_ i1=$abc$38511$new_n1753_ q=$abc$38511$new_n1801_
.subckt nand3_x0 i0=$abc$38511$new_n1801_ i1=$abc$38511$new_n1800_ i2=$abc$38511$new_n1799_ nq=$abc$38511$new_n1802_
.subckt mx2_x2 cmd=$abc$38511$new_n1777_ i0=$abc$38511$new_n1802_ i1=ram_di[27] q=$abc$38511$auto$rtlil.cc:2558:MuxGate$35150
.subckt nand3_x0 i0=$abc$38511$new_n1775_ i1=$abc$38511$new_n1772_ i2=LatchedRxLength[10] nq=$abc$38511$new_n1804_
.subckt o2_x2 i0=$abc$38511$new_n1775_ i1=$abc$38511$new_n1752_ q=$abc$38511$new_n1805_
.subckt oa22_x2 i0=$abc$38511$new_n1771_ i1=$abc$38511$new_n1767_ i2=$abc$38511$new_n1503_ q=$abc$38511$new_n1806_
.subckt nand4_x0 i0=$abc$38511$new_n1776_ i1=$abc$38511$new_n1775_ i2=$abc$38511$new_n1772_ i3=$abc$38511$new_n1480_ nq=$abc$38511$new_n1807_
.subckt nand2_x0 i0=$abc$38511$new_n1805_ i1=$abc$38511$new_n1804_ nq=$abc$38511$new_n1808_
.subckt nand2_x0 i0=$abc$38511$new_n1806_ i1=$abc$38511$new_n1778_ nq=$abc$38511$new_n1809_
.subckt ao22_x2 i0=$abc$38511$new_n1809_ i1=$abc$38511$new_n1808_ i2=$abc$38511$new_n1807_ q=$abc$38511$auto$rtlil.cc:2558:MuxGate$35146
.subckt nand3_x0 i0=$abc$38511$new_n1775_ i1=$abc$38511$new_n1772_ i2=LatchedRxLength[9] nq=$abc$38511$new_n1811_
.subckt o2_x2 i0=$abc$38511$new_n1775_ i1=$abc$38511$new_n1751_ q=$abc$38511$new_n1812_
.subckt oa22_x2 i0=$abc$38511$new_n1771_ i1=$abc$38511$new_n1767_ i2=$abc$38511$new_n1504_ q=$abc$38511$new_n1813_
.subckt nand3_x0 i0=$abc$38511$new_n1813_ i1=$abc$38511$new_n1812_ i2=$abc$38511$new_n1811_ nq=$abc$38511$new_n1814_
.subckt mx2_x2 cmd=$abc$38511$new_n1777_ i0=$abc$38511$new_n1814_ i1=ram_di[25] q=$abc$38511$auto$rtlil.cc:2558:MuxGate$35142
.subckt nand3_x0 i0=$abc$38511$new_n1775_ i1=$abc$38511$new_n1772_ i2=LatchedRxLength[8] nq=$abc$38511$new_n1816_
.subckt oa22_x2 i0=$abc$38511$new_n1771_ i1=$abc$38511$new_n1767_ i2=$abc$38511$new_n1505_ q=$abc$38511$new_n1817_
.subckt o2_x2 i0=$abc$38511$new_n1775_ i1=$abc$38511$new_n1750_ q=$abc$38511$new_n1818_
.subckt nand3_x0 i0=$abc$38511$new_n1818_ i1=$abc$38511$new_n1817_ i2=$abc$38511$new_n1816_ nq=$abc$38511$new_n1819_
.subckt mx2_x2 cmd=$abc$38511$new_n1777_ i0=$abc$38511$new_n1819_ i1=ram_di[24] q=$abc$38511$auto$rtlil.cc:2558:MuxGate$35138
.subckt nand3_x0 i0=$abc$38511$new_n1775_ i1=$abc$38511$new_n1772_ i2=LatchedRxLength[7] nq=$abc$38511$new_n1821_
.subckt oa22_x2 i0=$abc$38511$new_n1771_ i1=$abc$38511$new_n1767_ i2=$abc$38511$new_n1506_ q=$abc$38511$new_n1822_
.subckt o2_x2 i0=$abc$38511$new_n1775_ i1=$abc$38511$new_n1749_ q=$abc$38511$new_n1823_
.subckt nand3_x0 i0=$abc$38511$new_n1823_ i1=$abc$38511$new_n1822_ i2=$abc$38511$new_n1821_ nq=$abc$38511$new_n1824_
.subckt mx2_x2 cmd=$abc$38511$new_n1777_ i0=$abc$38511$new_n1824_ i1=ram_di[23] q=$abc$38511$auto$rtlil.cc:2558:MuxGate$35134
.subckt nand3_x0 i0=$abc$38511$new_n1775_ i1=$abc$38511$new_n1772_ i2=LatchedRxLength[6] nq=$abc$38511$new_n1826_
.subckt o2_x2 i0=$abc$38511$new_n1775_ i1=$abc$38511$new_n1748_ q=$abc$38511$new_n1827_
.subckt oa22_x2 i0=$abc$38511$new_n1771_ i1=$abc$38511$new_n1767_ i2=$abc$38511$new_n1507_ q=$abc$38511$new_n1828_
.subckt nand2_x0 i0=$abc$38511$new_n1827_ i1=$abc$38511$new_n1826_ nq=$abc$38511$new_n1829_
.subckt nand4_x0 i0=$abc$38511$new_n1776_ i1=$abc$38511$new_n1775_ i2=$abc$38511$new_n1772_ i3=$abc$38511$new_n1481_ nq=$abc$38511$new_n1830_
.subckt nand2_x0 i0=$abc$38511$new_n1828_ i1=$abc$38511$new_n1778_ nq=$abc$38511$new_n1831_
.subckt ao22_x2 i0=$abc$38511$new_n1829_ i1=$abc$38511$new_n1831_ i2=$abc$38511$new_n1830_ q=$abc$38511$auto$rtlil.cc:2558:MuxGate$35130
.subckt nand3_x0 i0=$abc$38511$new_n1775_ i1=$abc$38511$new_n1772_ i2=LatchedRxLength[5] nq=$abc$38511$new_n1833_
.subckt oa22_x2 i0=$abc$38511$new_n1771_ i1=$abc$38511$new_n1767_ i2=$abc$38511$new_n1508_ q=$abc$38511$new_n1834_
.subckt o2_x2 i0=$abc$38511$new_n1775_ i1=$abc$38511$new_n1747_ q=$abc$38511$new_n1835_
.subckt nand3_x0 i0=$abc$38511$new_n1835_ i1=$abc$38511$new_n1834_ i2=$abc$38511$new_n1833_ nq=$abc$38511$new_n1836_
.subckt mx2_x2 cmd=$abc$38511$new_n1777_ i0=$abc$38511$new_n1836_ i1=ram_di[21] q=$abc$38511$auto$rtlil.cc:2558:MuxGate$35126
.subckt nand3_x0 i0=$abc$38511$new_n1775_ i1=$abc$38511$new_n1772_ i2=LatchedRxLength[4] nq=$abc$38511$new_n1838_
.subckt oa22_x2 i0=$abc$38511$new_n1771_ i1=$abc$38511$new_n1767_ i2=$abc$38511$new_n1509_ q=$abc$38511$new_n1839_
.subckt o2_x2 i0=$abc$38511$new_n1775_ i1=$abc$38511$new_n1746_ q=$abc$38511$new_n1840_
.subckt nand3_x0 i0=$abc$38511$new_n1840_ i1=$abc$38511$new_n1839_ i2=$abc$38511$new_n1838_ nq=$abc$38511$new_n1841_
.subckt mx2_x2 cmd=$abc$38511$new_n1777_ i0=$abc$38511$new_n1841_ i1=ram_di[20] q=$abc$38511$auto$rtlil.cc:2558:MuxGate$35122
.subckt nand3_x0 i0=$abc$38511$new_n1775_ i1=$abc$38511$new_n1772_ i2=LatchedRxLength[3] nq=$abc$38511$new_n1843_
.subckt o2_x2 i0=$abc$38511$new_n1775_ i1=$abc$38511$new_n1745_ q=$abc$38511$new_n1844_
.subckt oa22_x2 i0=$abc$38511$new_n1771_ i1=$abc$38511$new_n1767_ i2=$abc$38511$new_n1510_ q=$abc$38511$new_n1845_
.subckt nand2_x0 i0=$abc$38511$new_n1844_ i1=$abc$38511$new_n1843_ nq=$abc$38511$new_n1846_
.subckt nand4_x0 i0=$abc$38511$new_n1776_ i1=$abc$38511$new_n1775_ i2=$abc$38511$new_n1772_ i3=$abc$38511$new_n1482_ nq=$abc$38511$new_n1847_
.subckt nand2_x0 i0=$abc$38511$new_n1845_ i1=$abc$38511$new_n1778_ nq=$abc$38511$new_n1848_
.subckt ao22_x2 i0=$abc$38511$new_n1846_ i1=$abc$38511$new_n1848_ i2=$abc$38511$new_n1847_ q=$abc$38511$auto$rtlil.cc:2558:MuxGate$35118
.subckt nand3_x0 i0=$abc$38511$new_n1775_ i1=$abc$38511$new_n1772_ i2=LatchedRxLength[2] nq=$abc$38511$new_n1850_
.subckt o2_x2 i0=$abc$38511$new_n1775_ i1=$abc$38511$new_n1744_ q=$abc$38511$new_n1851_
.subckt oa22_x2 i0=$abc$38511$new_n1771_ i1=$abc$38511$new_n1767_ i2=$abc$38511$new_n1511_ q=$abc$38511$new_n1852_
.subckt nand3_x0 i0=$abc$38511$new_n1852_ i1=$abc$38511$new_n1851_ i2=$abc$38511$new_n1850_ nq=$abc$38511$new_n1853_
.subckt mx2_x2 cmd=$abc$38511$new_n1777_ i0=$abc$38511$new_n1853_ i1=ram_di[18] q=$abc$38511$auto$rtlil.cc:2558:MuxGate$35114
.subckt nand3_x0 i0=$abc$38511$new_n1775_ i1=$abc$38511$new_n1772_ i2=LatchedRxLength[1] nq=$abc$38511$new_n1855_
.subckt oa22_x2 i0=$abc$38511$new_n1771_ i1=$abc$38511$new_n1767_ i2=$abc$38511$new_n1512_ q=$abc$38511$new_n1856_
.subckt o2_x2 i0=$abc$38511$new_n1775_ i1=$abc$38511$new_n1743_ q=$abc$38511$new_n1857_
.subckt nand3_x0 i0=$abc$38511$new_n1857_ i1=$abc$38511$new_n1856_ i2=$abc$38511$new_n1855_ nq=$abc$38511$new_n1858_
.subckt mx2_x2 cmd=$abc$38511$new_n1777_ i0=$abc$38511$new_n1858_ i1=ram_di[17] q=$abc$38511$auto$rtlil.cc:2558:MuxGate$35110
.subckt nand3_x0 i0=$abc$38511$new_n1775_ i1=$abc$38511$new_n1772_ i2=LatchedRxLength[0] nq=$abc$38511$new_n1860_
.subckt oa22_x2 i0=$abc$38511$new_n1771_ i1=$abc$38511$new_n1767_ i2=$abc$38511$new_n1513_ q=$abc$38511$new_n1861_
.subckt o2_x2 i0=$abc$38511$new_n1775_ i1=$abc$38511$new_n1742_ q=$abc$38511$new_n1862_
.subckt nand3_x0 i0=$abc$38511$new_n1862_ i1=$abc$38511$new_n1861_ i2=$abc$38511$new_n1860_ nq=$abc$38511$new_n1863_
.subckt mx2_x2 cmd=$abc$38511$new_n1777_ i0=$abc$38511$new_n1863_ i1=ram_di[16] q=$abc$38511$auto$rtlil.cc:2558:MuxGate$35106
.subckt nand4_x0 i0=$abc$38511$new_n1776_ i1=$abc$38511$new_n1775_ i2=$abc$38511$new_n1772_ i3=ram_di[15] nq=$abc$38511$new_n1865_
.subckt o2_x2 i0=$abc$38511$new_n1775_ i1=$abc$38511$new_n1741_ q=$abc$38511$new_n1866_
.subckt nand2_x0 i0=$abc$38511$new_n1866_ i1=$abc$38511$new_n1865_ nq=$abc$38511$auto$rtlil.cc:2558:MuxGate$35102
.subckt nand3_x0 i0=$abc$38511$new_n1775_ i1=$abc$38511$new_n1772_ i2=RxStatus[14] nq=$abc$38511$new_n1868_
.subckt oa22_x2 i0=$abc$38511$new_n1771_ i1=$abc$38511$new_n1767_ i2=$abc$38511$new_n1494_ q=$abc$38511$new_n1869_
.subckt o2_x2 i0=$abc$38511$new_n1775_ i1=$abc$38511$new_n1740_ q=$abc$38511$new_n1870_
.subckt nand3_x0 i0=$abc$38511$new_n1870_ i1=$abc$38511$new_n1869_ i2=$abc$38511$new_n1868_ nq=$abc$38511$new_n1871_
.subckt mx2_x2 cmd=$abc$38511$new_n1777_ i0=$abc$38511$new_n1871_ i1=ram_di[14] q=$abc$38511$auto$rtlil.cc:2558:MuxGate$35098
.subckt nand3_x0 i0=$abc$38511$new_n1775_ i1=$abc$38511$new_n1772_ i2=RxStatus[13] nq=$abc$38511$new_n1873_
.subckt o2_x2 i0=$abc$38511$new_n1775_ i1=$abc$38511$new_n1739_ q=$abc$38511$new_n1874_
.subckt oa22_x2 i0=$abc$38511$new_n1771_ i1=$abc$38511$new_n1767_ i2=$abc$38511$new_n1495_ q=$abc$38511$new_n1875_
.subckt nand4_x0 i0=$abc$38511$new_n1776_ i1=$abc$38511$new_n1775_ i2=$abc$38511$new_n1772_ i3=$abc$38511$new_n1483_ nq=$abc$38511$new_n1876_
.subckt nand2_x0 i0=$abc$38511$new_n1874_ i1=$abc$38511$new_n1873_ nq=$abc$38511$new_n1877_
.subckt nand2_x0 i0=$abc$38511$new_n1875_ i1=$abc$38511$new_n1778_ nq=$abc$38511$new_n1878_
.subckt ao22_x2 i0=$abc$38511$new_n1878_ i1=$abc$38511$new_n1877_ i2=$abc$38511$new_n1876_ q=$abc$38511$auto$rtlil.cc:2558:MuxGate$35094
.subckt nand4_x0 i0=$abc$38511$new_n1776_ i1=$abc$38511$new_n1775_ i2=$abc$38511$new_n1772_ i3=ram_di[12] nq=$abc$38511$new_n1880_
.subckt oa22_x2 i0=$abc$38511$new_n1771_ i1=$abc$38511$new_n1767_ i2=$abc$38511$new_n1496_ q=$abc$38511$new_n1881_
.subckt o2_x2 i0=$abc$38511$new_n1775_ i1=$abc$38511$new_n1738_ q=$abc$38511$new_n1882_
.subckt nand3_x0 i0=$abc$38511$new_n1882_ i1=$abc$38511$new_n1881_ i2=$abc$38511$new_n1880_ nq=$abc$38511$auto$rtlil.cc:2558:MuxGate$35090
.subckt nand4_x0 i0=$abc$38511$new_n1776_ i1=$abc$38511$new_n1775_ i2=$abc$38511$new_n1772_ i3=ram_di[11] nq=$abc$38511$new_n1884_
.subckt oa22_x2 i0=$abc$38511$new_n1771_ i1=$abc$38511$new_n1767_ i2=$abc$38511$new_n1497_ q=$abc$38511$new_n1885_
.subckt o2_x2 i0=$abc$38511$new_n1775_ i1=$abc$38511$new_n1737_ q=$abc$38511$new_n1886_
.subckt nand3_x0 i0=$abc$38511$new_n1886_ i1=$abc$38511$new_n1885_ i2=$abc$38511$new_n1884_ nq=$abc$38511$auto$rtlil.cc:2558:MuxGate$35086
.subckt nand4_x0 i0=$abc$38511$new_n1776_ i1=$abc$38511$new_n1775_ i2=$abc$38511$new_n1772_ i3=ram_di[10] nq=$abc$38511$new_n1888_
.subckt o2_x2 i0=$abc$38511$new_n1775_ i1=$abc$38511$new_n1736_ q=$abc$38511$new_n1889_
.subckt nand2_x0 i0=$abc$38511$new_n1889_ i1=$abc$38511$new_n1888_ nq=$abc$38511$auto$rtlil.cc:2558:MuxGate$35082
.subckt nand4_x0 i0=$abc$38511$new_n1776_ i1=$abc$38511$new_n1775_ i2=$abc$38511$new_n1772_ i3=ram_di[9] nq=$abc$38511$new_n1891_
.subckt o2_x2 i0=$abc$38511$new_n1775_ i1=$abc$38511$new_n1735_ q=$abc$38511$new_n1892_
.subckt nand2_x0 i0=$abc$38511$new_n1892_ i1=$abc$38511$new_n1891_ nq=$abc$38511$auto$rtlil.cc:2558:MuxGate$35078
.subckt nand3_x0 i0=$abc$38511$new_n1775_ i1=$abc$38511$new_n1772_ i2=RxStatusInLatched[8] nq=$abc$38511$new_n1894_
.subckt oa22_x2 i0=$abc$38511$new_n1771_ i1=$abc$38511$new_n1767_ i2=$abc$38511$new_n1616_ q=$abc$38511$new_n1895_
.subckt o2_x2 i0=$abc$38511$new_n1775_ i1=$abc$38511$new_n1734_ q=$abc$38511$new_n1896_
.subckt nand3_x0 i0=$abc$38511$new_n1896_ i1=$abc$38511$new_n1895_ i2=$abc$38511$new_n1894_ nq=$abc$38511$new_n1897_
.subckt mx2_x2 cmd=$abc$38511$new_n1777_ i0=$abc$38511$new_n1897_ i1=ram_di[8] q=$abc$38511$auto$rtlil.cc:2558:MuxGate$35074
.subckt a3_x2 i0=$abc$38511$new_n1775_ i1=$abc$38511$new_n1772_ i2=RxStatusInLatched[7] q=$abc$38511$new_n1899_
.subckt o2_x2 i0=$abc$38511$new_n1775_ i1=$abc$38511$new_n1732_ q=$abc$38511$new_n1900_
.subckt oa22_x2 i0=$abc$38511$new_n1771_ i1=$abc$38511$new_n1767_ i2=$abc$38511$new_n1733_ q=$abc$38511$new_n1901_
.subckt nand4_x0 i0=$abc$38511$new_n1776_ i1=$abc$38511$new_n1775_ i2=$abc$38511$new_n1772_ i3=$abc$38511$new_n1484_ nq=$abc$38511$new_n1902_
.subckt nand3_x0 i0=$abc$38511$new_n1901_ i1=$abc$38511$new_n1900_ i2=$abc$38511$new_n1778_ nq=$abc$38511$new_n1903_
.subckt ao22_x2 i0=$abc$38511$new_n1899_ i1=$abc$38511$new_n1903_ i2=$abc$38511$new_n1902_ q=$abc$38511$auto$rtlil.cc:2558:MuxGate$35070
.subckt nand3_x0 i0=$abc$38511$new_n1775_ i1=$abc$38511$new_n1772_ i2=RxStatusInLatched[6] nq=$abc$38511$new_n1905_
.subckt o2_x2 i0=$abc$38511$new_n1775_ i1=$abc$38511$new_n1730_ q=$abc$38511$new_n1906_
.subckt oa22_x2 i0=$abc$38511$new_n1771_ i1=$abc$38511$new_n1767_ i2=$abc$38511$new_n1731_ q=$abc$38511$new_n1907_
.subckt nand3_x0 i0=$abc$38511$new_n1907_ i1=$abc$38511$new_n1906_ i2=$abc$38511$new_n1905_ nq=$abc$38511$new_n1908_
.subckt mx2_x2 cmd=$abc$38511$new_n1777_ i0=$abc$38511$new_n1908_ i1=ram_di[6] q=$abc$38511$auto$rtlil.cc:2558:MuxGate$35066
.subckt nand3_x0 i0=$abc$38511$new_n1775_ i1=$abc$38511$new_n1772_ i2=RxStatusInLatched[5] nq=$abc$38511$new_n1910_
.subckt oa22_x2 i0=$abc$38511$new_n1771_ i1=$abc$38511$new_n1767_ i2=$abc$38511$new_n1729_ q=$abc$38511$new_n1911_
.subckt o2_x2 i0=$abc$38511$new_n1775_ i1=$abc$38511$new_n1728_ q=$abc$38511$new_n1912_
.subckt nand3_x0 i0=$abc$38511$new_n1912_ i1=$abc$38511$new_n1911_ i2=$abc$38511$new_n1910_ nq=$abc$38511$new_n1913_
.subckt mx2_x2 cmd=$abc$38511$new_n1777_ i0=$abc$38511$new_n1913_ i1=ram_di[5] q=$abc$38511$auto$rtlil.cc:2558:MuxGate$35062
.subckt nand3_x0 i0=$abc$38511$new_n1775_ i1=$abc$38511$new_n1772_ i2=RxStatusInLatched[4] nq=$abc$38511$new_n1915_
.subckt o2_x2 i0=$abc$38511$new_n1775_ i1=$abc$38511$new_n1726_ q=$abc$38511$new_n1916_
.subckt oa22_x2 i0=$abc$38511$new_n1771_ i1=$abc$38511$new_n1767_ i2=$abc$38511$new_n1727_ q=$abc$38511$new_n1917_
.subckt nand3_x0 i0=$abc$38511$new_n1917_ i1=$abc$38511$new_n1916_ i2=$abc$38511$new_n1915_ nq=$abc$38511$new_n1918_
.subckt mx2_x2 cmd=$abc$38511$new_n1777_ i0=$abc$38511$new_n1918_ i1=ram_di[4] q=$abc$38511$auto$rtlil.cc:2558:MuxGate$35058
.subckt nand3_x0 i0=$abc$38511$new_n1775_ i1=$abc$38511$new_n1772_ i2=RxStatusInLatched[3] nq=$abc$38511$new_n1920_
.subckt o2_x2 i0=$abc$38511$new_n1775_ i1=$abc$38511$new_n1724_ q=$abc$38511$new_n1921_
.subckt oa22_x2 i0=$abc$38511$new_n1771_ i1=$abc$38511$new_n1767_ i2=$abc$38511$new_n1725_ q=$abc$38511$new_n1922_
.subckt nand3_x0 i0=$abc$38511$new_n1922_ i1=$abc$38511$new_n1921_ i2=$abc$38511$new_n1920_ nq=$abc$38511$new_n1923_
.subckt mx2_x2 cmd=$abc$38511$new_n1777_ i0=$abc$38511$new_n1923_ i1=ram_di[3] q=$abc$38511$auto$rtlil.cc:2558:MuxGate$35054
.subckt nand3_x0 i0=$abc$38511$new_n1775_ i1=$abc$38511$new_n1772_ i2=RxStatusInLatched[2] nq=$abc$38511$new_n1925_
.subckt o2_x2 i0=$abc$38511$new_n1775_ i1=$abc$38511$new_n1722_ q=$abc$38511$new_n1926_
.subckt oa22_x2 i0=$abc$38511$new_n1771_ i1=$abc$38511$new_n1767_ i2=$abc$38511$new_n1723_ q=$abc$38511$new_n1927_
.subckt nand2_x0 i0=$abc$38511$new_n1926_ i1=$abc$38511$new_n1925_ nq=$abc$38511$new_n1928_
.subckt nand4_x0 i0=$abc$38511$new_n1776_ i1=$abc$38511$new_n1775_ i2=$abc$38511$new_n1772_ i3=$abc$38511$new_n1485_ nq=$abc$38511$new_n1929_
.subckt nand2_x0 i0=$abc$38511$new_n1927_ i1=$abc$38511$new_n1778_ nq=$abc$38511$new_n1930_
.subckt ao22_x2 i0=$abc$38511$new_n1928_ i1=$abc$38511$new_n1930_ i2=$abc$38511$new_n1929_ q=$abc$38511$auto$rtlil.cc:2558:MuxGate$35050
.subckt nand3_x0 i0=$abc$38511$new_n1775_ i1=$abc$38511$new_n1772_ i2=RxStatusInLatched[1] nq=$abc$38511$new_n1932_
.subckt oa22_x2 i0=$abc$38511$new_n1771_ i1=$abc$38511$new_n1767_ i2=$abc$38511$new_n1721_ q=$abc$38511$new_n1933_
.subckt o2_x2 i0=$abc$38511$new_n1775_ i1=$abc$38511$new_n1720_ q=$abc$38511$new_n1934_
.subckt nand2_x0 i0=$abc$38511$new_n1933_ i1=$abc$38511$new_n1932_ nq=$abc$38511$new_n1935_
.subckt nand4_x0 i0=$abc$38511$new_n1776_ i1=$abc$38511$new_n1775_ i2=$abc$38511$new_n1772_ i3=$abc$38511$new_n1486_ nq=$abc$38511$new_n1936_
.subckt nand2_x0 i0=$abc$38511$new_n1934_ i1=$abc$38511$new_n1778_ nq=$abc$38511$new_n1937_
.subckt ao22_x2 i0=$abc$38511$new_n1935_ i1=$abc$38511$new_n1937_ i2=$abc$38511$new_n1936_ q=$abc$38511$auto$rtlil.cc:2558:MuxGate$35046
.subckt nand3_x0 i0=$abc$38511$new_n1775_ i1=$abc$38511$new_n1772_ i2=RxStatusInLatched[0] nq=$abc$38511$new_n1939_
.subckt oa22_x2 i0=$abc$38511$new_n1771_ i1=$abc$38511$new_n1767_ i2=$abc$38511$new_n1719_ q=$abc$38511$new_n1940_
.subckt o2_x2 i0=$abc$38511$new_n1775_ i1=$abc$38511$new_n1718_ q=$abc$38511$new_n1941_
.subckt nand3_x0 i0=$abc$38511$new_n1941_ i1=$abc$38511$new_n1940_ i2=$abc$38511$new_n1939_ nq=$abc$38511$new_n1942_
.subckt mx2_x2 cmd=$abc$38511$new_n1777_ i0=$abc$38511$new_n1942_ i1=ram_di[0] q=$abc$38511$auto$rtlil.cc:2558:MuxGate$35042
.subckt nand3_x0 i0=$abc$38511$new_n1775_ i1=$abc$38511$new_n1772_ i2=RxBDAddress[7] nq=$abc$38511$new_n1944_
.subckt o2_x2 i0=$abc$38511$new_n1775_ i1=$abc$38511$new_n1717_ q=$abc$38511$new_n1945_
.subckt oa22_x2 i0=$abc$38511$new_n1771_ i1=$abc$38511$new_n1767_ i2=$abc$38511$new_n1597_ q=$abc$38511$new_n1946_
.subckt nand2_x0 i0=$abc$38511$new_n1945_ i1=$abc$38511$new_n1944_ nq=$abc$38511$new_n1947_
.subckt nand4_x0 i0=$abc$38511$new_n1776_ i1=$abc$38511$new_n1775_ i2=$abc$38511$new_n1772_ i3=$abc$38511$new_n1487_ nq=$abc$38511$new_n1948_
.subckt nand2_x0 i0=$abc$38511$new_n1946_ i1=$abc$38511$new_n1778_ nq=$abc$38511$new_n1949_
.subckt ao22_x2 i0=$abc$38511$new_n1947_ i1=$abc$38511$new_n1949_ i2=$abc$38511$new_n1948_ q=$abc$38511$auto$rtlil.cc:2558:MuxGate$35038
.subckt nand3_x0 i0=$abc$38511$new_n1775_ i1=$abc$38511$new_n1772_ i2=RxBDAddress[6] nq=$abc$38511$new_n1951_
.subckt oa22_x2 i0=$abc$38511$new_n1771_ i1=$abc$38511$new_n1767_ i2=$abc$38511$new_n1598_ q=$abc$38511$new_n1952_
.subckt o2_x2 i0=$abc$38511$new_n1775_ i1=$abc$38511$new_n1716_ q=$abc$38511$new_n1953_
.subckt nand3_x0 i0=$abc$38511$new_n1953_ i1=$abc$38511$new_n1952_ i2=$abc$38511$new_n1951_ nq=$abc$38511$new_n1954_
.subckt mx2_x2 cmd=$abc$38511$new_n1777_ i0=$abc$38511$new_n1954_ i1=ram_addr[6] q=$abc$38511$auto$rtlil.cc:2558:MuxGate$35034
.subckt nand3_x0 i0=$abc$38511$new_n1775_ i1=$abc$38511$new_n1772_ i2=RxBDAddress[5] nq=$abc$38511$new_n1956_
.subckt o2_x2 i0=$abc$38511$new_n1775_ i1=$abc$38511$new_n1715_ q=$abc$38511$new_n1957_
.subckt oa22_x2 i0=$abc$38511$new_n1771_ i1=$abc$38511$new_n1767_ i2=$abc$38511$new_n1599_ q=$abc$38511$new_n1958_
.subckt nand2_x0 i0=$abc$38511$new_n1957_ i1=$abc$38511$new_n1956_ nq=$abc$38511$new_n1959_
.subckt nand4_x0 i0=$abc$38511$new_n1776_ i1=$abc$38511$new_n1775_ i2=$abc$38511$new_n1772_ i3=$abc$38511$new_n1488_ nq=$abc$38511$new_n1960_
.subckt nand2_x0 i0=$abc$38511$new_n1958_ i1=$abc$38511$new_n1778_ nq=$abc$38511$new_n1961_
.subckt ao22_x2 i0=$abc$38511$new_n1959_ i1=$abc$38511$new_n1961_ i2=$abc$38511$new_n1960_ q=$abc$38511$auto$rtlil.cc:2558:MuxGate$35030
.subckt nand3_x0 i0=$abc$38511$new_n1775_ i1=$abc$38511$new_n1772_ i2=RxBDAddress[4] nq=$abc$38511$new_n1963_
.subckt o2_x2 i0=$abc$38511$new_n1775_ i1=$abc$38511$new_n1714_ q=$abc$38511$new_n1964_
.subckt oa22_x2 i0=$abc$38511$new_n1771_ i1=$abc$38511$new_n1767_ i2=$abc$38511$new_n1600_ q=$abc$38511$new_n1965_
.subckt nand3_x0 i0=$abc$38511$new_n1965_ i1=$abc$38511$new_n1964_ i2=$abc$38511$new_n1963_ nq=$abc$38511$new_n1966_
.subckt mx2_x2 cmd=$abc$38511$new_n1777_ i0=$abc$38511$new_n1966_ i1=ram_addr[4] q=$abc$38511$auto$rtlil.cc:2558:MuxGate$35026
.subckt nand3_x0 i0=$abc$38511$new_n1775_ i1=$abc$38511$new_n1772_ i2=RxBDAddress[3] nq=$abc$38511$new_n1968_
.subckt o2_x2 i0=$abc$38511$new_n1775_ i1=$abc$38511$new_n1713_ q=$abc$38511$new_n1969_
.subckt oa22_x2 i0=$abc$38511$new_n1771_ i1=$abc$38511$new_n1767_ i2=$abc$38511$new_n1601_ q=$abc$38511$new_n1970_
.subckt nand3_x0 i0=$abc$38511$new_n1970_ i1=$abc$38511$new_n1969_ i2=$abc$38511$new_n1968_ nq=$abc$38511$new_n1971_
.subckt mx2_x2 cmd=$abc$38511$new_n1777_ i0=$abc$38511$new_n1971_ i1=ram_addr[3] q=$abc$38511$auto$rtlil.cc:2558:MuxGate$35022
.subckt nand3_x0 i0=$abc$38511$new_n1775_ i1=$abc$38511$new_n1772_ i2=RxBDAddress[2] nq=$abc$38511$new_n1973_
.subckt oa22_x2 i0=$abc$38511$new_n1771_ i1=$abc$38511$new_n1767_ i2=$abc$38511$new_n1602_ q=$abc$38511$new_n1974_
.subckt o2_x2 i0=$abc$38511$new_n1775_ i1=$abc$38511$new_n1712_ q=$abc$38511$new_n1975_
.subckt nand3_x0 i0=$abc$38511$new_n1975_ i1=$abc$38511$new_n1974_ i2=$abc$38511$new_n1973_ nq=$abc$38511$new_n1976_
.subckt mx2_x2 cmd=$abc$38511$new_n1777_ i0=$abc$38511$new_n1976_ i1=ram_addr[2] q=$abc$38511$auto$rtlil.cc:2558:MuxGate$35018
.subckt nand3_x0 i0=$abc$38511$new_n1775_ i1=$abc$38511$new_n1772_ i2=RxBDAddress[1] nq=$abc$38511$new_n1978_
.subckt oa22_x2 i0=$abc$38511$new_n1771_ i1=$abc$38511$new_n1767_ i2=$abc$38511$new_n1603_ q=$abc$38511$new_n1979_
.subckt o2_x2 i0=$abc$38511$new_n1775_ i1=$abc$38511$new_n1711_ q=$abc$38511$new_n1980_
.subckt nand3_x0 i0=$abc$38511$new_n1980_ i1=$abc$38511$new_n1979_ i2=$abc$38511$new_n1978_ nq=$abc$38511$new_n1981_
.subckt mx2_x2 cmd=$abc$38511$new_n1777_ i0=$abc$38511$new_n1981_ i1=ram_addr[1] q=$abc$38511$auto$rtlil.cc:2558:MuxGate$35014
.subckt nand3_x0 i0=$abc$38511$new_n1775_ i1=$abc$38511$new_n1772_ i2=RxPointerRead nq=$abc$38511$new_n1983_
.subckt oa22_x2 i0=$abc$38511$new_n1771_ i1=$abc$38511$new_n1767_ i2=$abc$38511$new_n1492_ q=$abc$38511$new_n1984_
.subckt o2_x2 i0=$abc$38511$new_n1775_ i1=$abc$38511$new_n1710_ q=$abc$38511$new_n1985_
.subckt nand3_x0 i0=$abc$38511$new_n1985_ i1=$abc$38511$new_n1984_ i2=$abc$38511$new_n1983_ nq=$abc$38511$new_n1986_
.subckt mx2_x2 cmd=$abc$38511$new_n1777_ i0=$abc$38511$new_n1986_ i1=ram_addr[0] q=$abc$38511$auto$rtlil.cc:2558:MuxGate$35010
.subckt nand4_x0 i0=$abc$38511$new_n1776_ i1=$abc$38511$new_n1775_ i2=$abc$38511$new_n1772_ i3=TxEn nq=$abc$38511$new_n1988_
.subckt nand2_x0 i0=$abc$38511$new_n1988_ i1=$abc$38511$new_n1772_ nq=$abc$38511$auto$rtlil.cc:2558:MuxGate$35006
.subckt nand3_x0 i0=$abc$38511$new_n1775_ i1=$abc$38511$new_n1772_ i2=RxEn nq=$abc$38511$new_n1990_
.subckt nand2_x0 i0=$abc$38511$new_n1990_ i1=$abc$38511$new_n1776_ nq=$abc$38511$auto$rtlil.cc:2558:MuxGate$35002
.subckt nand2_x0 i0=$abc$38511$new_n1769_ i1=$abc$38511$new_n1767_ nq=$abc$38511$new_n1992_
.subckt oa22_x2 i0=$abc$38511$auto$ff.cc:693:flip_bits$34993 i1=$abc$38511$new_n1775_ i2=$abc$38511$new_n1992_ q=$abc$38511$auto$rtlil.cc:2558:MuxGate$34998
.subckt o4_x2 i0=BDCs[3] i1=BDCs[2] i2=BDCs[1] i3=BDCs[0] q=$abc$38511$new_n1994_
.subckt a2_x2 i0=$abc$38511$new_n1994_ i1=$abc$38511$new_n1762_ q=$abc$38511$new_n1995_
.subckt mx2_x2 cmd=$abc$38511$new_n1775_ i0=$abc$38511$new_n1995_ i1=BDRead q=$abc$38511$auto$rtlil.cc:2558:MuxGate$34990
.subckt a2_x2 i0=BDCs[3] i1=WB_WE_I q=$abc$38511$new_n1997_
.subckt mx2_x2 cmd=$abc$38511$new_n1775_ i0=$abc$38511$new_n1997_ i1=BDWrite[3] q=$abc$38511$auto$rtlil.cc:2558:MuxGate$34986
.subckt a2_x2 i0=BDCs[2] i1=WB_WE_I q=$abc$38511$new_n1999_
.subckt mx2_x2 cmd=$abc$38511$new_n1775_ i0=$abc$38511$new_n1999_ i1=BDWrite[2] q=$abc$38511$auto$rtlil.cc:2558:MuxGate$34982
.subckt a2_x2 i0=BDCs[1] i1=WB_WE_I q=$abc$38511$new_n2001_
.subckt mx2_x2 cmd=$abc$38511$new_n1775_ i0=$abc$38511$new_n2001_ i1=BDWrite[1] q=$abc$38511$auto$rtlil.cc:2558:MuxGate$34978
.subckt a2_x2 i0=BDCs[0] i1=WB_WE_I q=$abc$38511$new_n2003_
.subckt mx2_x2 cmd=$abc$38511$new_n1775_ i0=$abc$38511$new_n2003_ i1=BDWrite[0] q=$abc$38511$auto$rtlil.cc:2558:MuxGate$34974
.subckt a2_x2 i0=TxUsedData i1=Flop q=$abc$38511$new_n2005_
.subckt nand2_x0 i0=TxUsedData i1=Flop nq=$abc$38511$new_n2006_
.subckt nor2_x0 i0=TxRetry_q i1=TxAbort nq=$abc$38511$new_n2007_
.subckt nor3_x0 i0=TxRetry_q i1=TxDone i2=TxAbort nq=$abc$38511$new_n2008_
.subckt xr2_x1 i0=TxUsedData i1=Flop q=$abc$38511$new_n2009_
.subckt a2_x2 i0=$abc$38511$new_n2009_ i1=$abc$38511$new_n2008_ q=$abc$38511$auto$rtlil.cc:2558:MuxGate$34970
.subckt nand2_x0 i0=$abc$38511$new_n1689_ i1=TxDone_wb nq=$abc$38511$new_n2011_
.subckt nand2_x0 i0=$abc$38511$new_n1691_ i1=TxRetry_wb nq=$abc$38511$new_n2012_
.subckt nand2_x0 i0=$abc$38511$new_n1690_ i1=TxAbort_wb nq=$abc$38511$new_n2013_
.subckt a2_x2 i0=$abc$38511$new_n2013_ i1=$abc$38511$new_n2012_ q=$abc$38511$new_n2014_
.subckt a2_x2 i0=TxEn_q i1=TxEn q=$abc$38511$new_n2015_
.subckt nand2_x0 i0=TxEn_q i1=TxEn nq=$abc$38511$new_n2016_
.subckt a2_x2 i0=$abc$38511$new_n2015_ i1=$abc$38511$new_n1491_ q=$abc$38511$new_n2017_
.subckt nand2_x0 i0=$abc$38511$new_n2015_ i1=$abc$38511$new_n1491_ nq=$abc$38511$new_n2018_
.subckt ao22_x2 i0=$abc$38511$new_n2016_ i1=$abc$38511$auto$ff.cc:693:flip_bits$34947 i2=TxBDReady q=$abc$38511$new_n2019_
.subckt nand4_x0 i0=$abc$38511$new_n2019_ i1=$abc$38511$new_n2013_ i2=$abc$38511$new_n2012_ i3=$abc$38511$new_n2011_ nq=$abc$38511$new_n2020_
.subckt nor2_x0 i0=ram_do[30] i1=ram_do[31] nq=$abc$38511$new_n2021_
.subckt nor4_x0 i0=ram_do[26] i1=ram_do[27] i2=ram_do[28] i3=ram_do[29] nq=$abc$38511$new_n2022_
.subckt a2_x2 i0=$abc$38511$new_n2022_ i1=$abc$38511$new_n2021_ q=$abc$38511$new_n2023_
.subckt ao22_x2 i0=ram_do[16] i1=ram_do[17] i2=ram_do[18] q=$abc$38511$new_n2024_
.subckt nor4_x0 i0=ram_do[19] i1=ram_do[21] i2=ram_do[22] i3=ram_do[25] nq=$abc$38511$new_n2025_
.subckt o3_x2 i0=ram_do[20] i1=ram_do[23] i2=ram_do[24] q=$abc$38511$new_n2026_
.subckt nor2_x0 i0=$abc$38511$new_n2026_ i1=$abc$38511$new_n2024_ nq=$abc$38511$new_n2027_
.subckt a3_x2 i0=$abc$38511$new_n2027_ i1=$abc$38511$new_n2025_ i2=$abc$38511$new_n2023_ q=$abc$38511$new_n2028_
.subckt nand3_x0 i0=$abc$38511$new_n2015_ i1=ram_do[15] i2=$abc$38511$new_n1491_ nq=$abc$38511$new_n2029_
.subckt o2_x2 i0=$abc$38511$new_n2029_ i1=$abc$38511$new_n2028_ q=$abc$38511$new_n2030_
.subckt nand2_x0 i0=$abc$38511$new_n2030_ i1=$abc$38511$new_n2020_ nq=$abc$38511$auto$rtlil.cc:2558:MuxGate$34956
.subckt a3_x2 i0=TxEn_q i1=TxAbortPacket_NotCleared i2=TxEn q=$abc$38511$new_n2032_
.subckt nand3_x0 i0=TxEn_q i1=TxAbortPacket_NotCleared i2=TxEn nq=$abc$38511$new_n2033_
.subckt a3_x2 i0=TxEn_q i1=TxDonePacket_NotCleared i2=TxEn q=$abc$38511$new_n2034_
.subckt nand3_x0 i0=TxEn_q i1=TxDonePacket_NotCleared i2=TxEn nq=$abc$38511$new_n2035_
.subckt ao22_x2 i0=$abc$38511$new_n2034_ i1=$abc$38511$new_n2032_ i2=$abc$38511$new_n1493_ q=$abc$38511$new_n2036_
.subckt oa22_x2 i0=$abc$38511$new_n2035_ i1=$abc$38511$new_n2033_ i2=BlockingTxStatusWrite q=$abc$38511$new_n2037_
.subckt o2_x2 i0=BlockingTxBDRead i1=TxBDReady q=$abc$38511$new_n2038_
.subckt oa22_x2 i0=$abc$38511$new_n1607_ i1=$abc$38511$new_n2037_ i2=$abc$38511$new_n2038_ q=$abc$38511$new_n2039_
.subckt o2_x2 i0=$abc$38511$auto$ff.cc:693:flip_bits$34947 i1=TxBDReady q=$abc$38511$new_n2040_
.subckt a2_x2 i0=$abc$38511$new_n2040_ i1=$abc$38511$new_n2039_ q=$abc$38511$auto$rtlil.cc:2558:MuxGate$34952
.subckt nand2_x0 i0=$abc$38511$new_n1491_ i1=TxBDReady nq=$abc$38511$new_n2042_
.subckt nand2_x0 i0=$abc$38511$new_n1685_ i1=TxPointerRead nq=$abc$38511$new_n2043_
.subckt nand2_x0 i0=$abc$38511$new_n2043_ i1=$abc$38511$new_n2042_ nq=$abc$38511$auto$rtlil.cc:2558:MuxGate$34944
.subckt o2_x2 i0=TxAbort_wb i1=TxDone_wb q=$abc$38511$new_n2045_
.subckt nand3_x0 i0=$abc$38511$new_n2035_ i1=$abc$38511$new_n2033_ i2=$abc$38511$new_n1493_ nq=$abc$38511$new_n2046_
.subckt a2_x2 i0=$abc$38511$new_n2046_ i1=$abc$38511$new_n2045_ q=$abc$38511$auto$rtlil.cc:2558:MuxGate$34940
.subckt nand2_x0 i0=BlockingTxBDRead i1=TxBDReady nq=$abc$38511$new_n2048_
.subckt nand2_x0 i0=$abc$38511$new_n2048_ i1=$abc$38511$new_n2039_ nq=$abc$38511$auto$rtlil.cc:2558:MuxGate$34936
.subckt mx2_x2 cmd=$abc$38511$new_n2018_ i0=ram_do[14] i1=TxStatus[14] q=$abc$38511$auto$rtlil.cc:2558:MuxGate$34926
.subckt mx2_x2 cmd=$abc$38511$new_n2018_ i0=ram_do[13] i1=TxStatus[13] q=$abc$38511$auto$rtlil.cc:2558:MuxGate$34922
.subckt mx2_x2 cmd=$abc$38511$new_n2018_ i0=ram_do[12] i1=TxStatus[12] q=$abc$38511$auto$rtlil.cc:2558:MuxGate$34918
.subckt mx2_x2 cmd=$abc$38511$new_n2018_ i0=ram_do[11] i1=TxStatus[11] q=$abc$38511$auto$rtlil.cc:2558:MuxGate$34914
.subckt a3_x2 i0=$abc$38511$new_n2015_ i1=ram_do[31] i2=$abc$38511$new_n1491_ q=$abc$38511$new_n2054_
.subckt mx2_x2 cmd=$abc$38511$new_n2018_ i0=ram_do[31] i1=LatchedTxLength[15] q=$abc$38511$auto$rtlil.cc:2558:MuxGate$34910
.subckt a3_x2 i0=$abc$38511$new_n2015_ i1=ram_do[30] i2=$abc$38511$new_n1491_ q=$abc$38511$new_n2056_
.subckt mx2_x2 cmd=$abc$38511$new_n2018_ i0=ram_do[30] i1=LatchedTxLength[14] q=$abc$38511$auto$rtlil.cc:2558:MuxGate$34906
.subckt a3_x2 i0=$abc$38511$new_n2015_ i1=ram_do[29] i2=$abc$38511$new_n1491_ q=$abc$38511$new_n2058_
.subckt mx2_x2 cmd=$abc$38511$new_n2018_ i0=ram_do[29] i1=LatchedTxLength[13] q=$abc$38511$auto$rtlil.cc:2558:MuxGate$34902
.subckt a3_x2 i0=$abc$38511$new_n2015_ i1=ram_do[28] i2=$abc$38511$new_n1491_ q=$abc$38511$new_n2060_
.subckt mx2_x2 cmd=$abc$38511$new_n2018_ i0=ram_do[28] i1=LatchedTxLength[12] q=$abc$38511$auto$rtlil.cc:2558:MuxGate$34898
.subckt a3_x2 i0=$abc$38511$new_n2015_ i1=ram_do[27] i2=$abc$38511$new_n1491_ q=$abc$38511$new_n2062_
.subckt mx2_x2 cmd=$abc$38511$new_n2018_ i0=ram_do[27] i1=LatchedTxLength[11] q=$abc$38511$auto$rtlil.cc:2558:MuxGate$34894
.subckt a3_x2 i0=$abc$38511$new_n2015_ i1=ram_do[26] i2=$abc$38511$new_n1491_ q=$abc$38511$new_n2064_
.subckt mx2_x2 cmd=$abc$38511$new_n2018_ i0=ram_do[26] i1=LatchedTxLength[10] q=$abc$38511$auto$rtlil.cc:2558:MuxGate$34890
.subckt a3_x2 i0=$abc$38511$new_n2015_ i1=ram_do[25] i2=$abc$38511$new_n1491_ q=$abc$38511$new_n2066_
.subckt mx2_x2 cmd=$abc$38511$new_n2018_ i0=ram_do[25] i1=LatchedTxLength[9] q=$abc$38511$auto$rtlil.cc:2558:MuxGate$34886
.subckt a3_x2 i0=$abc$38511$new_n2015_ i1=ram_do[24] i2=$abc$38511$new_n1491_ q=$abc$38511$new_n2068_
.subckt mx2_x2 cmd=$abc$38511$new_n2018_ i0=ram_do[24] i1=LatchedTxLength[8] q=$abc$38511$auto$rtlil.cc:2558:MuxGate$34882
.subckt nand3_x0 i0=$abc$38511$new_n2015_ i1=ram_do[23] i2=$abc$38511$new_n1491_ nq=$abc$38511$new_n2070_
.subckt mx2_x2 cmd=$abc$38511$new_n2018_ i0=ram_do[23] i1=LatchedTxLength[7] q=$abc$38511$auto$rtlil.cc:2558:MuxGate$34878
.subckt a3_x2 i0=$abc$38511$new_n2015_ i1=ram_do[22] i2=$abc$38511$new_n1491_ q=$abc$38511$new_n2072_
.subckt mx2_x2 cmd=$abc$38511$new_n2018_ i0=ram_do[22] i1=LatchedTxLength[6] q=$abc$38511$auto$rtlil.cc:2558:MuxGate$34874
.subckt a3_x2 i0=$abc$38511$new_n2015_ i1=ram_do[21] i2=$abc$38511$new_n1491_ q=$abc$38511$new_n2074_
.subckt mx2_x2 cmd=$abc$38511$new_n2018_ i0=ram_do[21] i1=LatchedTxLength[5] q=$abc$38511$auto$rtlil.cc:2558:MuxGate$34870
.subckt nand3_x0 i0=$abc$38511$new_n2015_ i1=ram_do[20] i2=$abc$38511$new_n1491_ nq=$abc$38511$new_n2076_
.subckt mx2_x2 cmd=$abc$38511$new_n2018_ i0=ram_do[20] i1=LatchedTxLength[4] q=$abc$38511$auto$rtlil.cc:2558:MuxGate$34866
.subckt nand3_x0 i0=$abc$38511$new_n2015_ i1=ram_do[19] i2=$abc$38511$new_n1491_ nq=$abc$38511$new_n2078_
.subckt mx2_x2 cmd=$abc$38511$new_n2018_ i0=ram_do[19] i1=LatchedTxLength[3] q=$abc$38511$auto$rtlil.cc:2558:MuxGate$34862
.subckt a3_x2 i0=$abc$38511$new_n2015_ i1=ram_do[18] i2=$abc$38511$new_n1491_ q=$abc$38511$new_n2080_
.subckt mx2_x2 cmd=$abc$38511$new_n2018_ i0=ram_do[18] i1=LatchedTxLength[2] q=$abc$38511$auto$rtlil.cc:2558:MuxGate$34858
.subckt nand3_x0 i0=$abc$38511$new_n2015_ i1=ram_do[17] i2=$abc$38511$new_n1491_ nq=$abc$38511$new_n2082_
.subckt mx2_x2 cmd=$abc$38511$new_n2018_ i0=ram_do[17] i1=LatchedTxLength[1] q=$abc$38511$auto$rtlil.cc:2558:MuxGate$34854
.subckt a3_x2 i0=$abc$38511$new_n2015_ i1=ram_do[16] i2=$abc$38511$new_n1491_ q=$abc$38511$new_n2084_
.subckt mx2_x2 cmd=$abc$38511$new_n2018_ i0=ram_do[16] i1=LatchedTxLength[0] q=$abc$38511$auto$rtlil.cc:2558:MuxGate$34850
.subckt a2_x2 i0=TxPointerMSB[2] i1=TxPointerMSB[3] q=$abc$38511$new_n2086_
.subckt a4_x2 i0=TxPointerMSB[2] i1=TxPointerMSB[3] i2=TxPointerMSB[4] i3=TxPointerMSB[5] q=$abc$38511$new_n2087_
.subckt a4_x2 i0=TxPointerMSB[7] i1=TxPointerMSB[8] i2=TxPointerMSB[9] i3=TxPointerMSB[10] q=$abc$38511$new_n2088_
.subckt nand4_x0 i0=TxPointerMSB[7] i1=TxPointerMSB[8] i2=TxPointerMSB[9] i3=TxPointerMSB[10] nq=$abc$38511$new_n2089_
.subckt a2_x2 i0=TxPointerMSB[11] i1=TxPointerMSB[12] q=$abc$38511$new_n2090_
.subckt a4_x2 i0=$abc$38511$new_n2090_ i1=$abc$38511$new_n2088_ i2=$abc$38511$new_n2087_ i3=TxPointerMSB[6] q=$abc$38511$new_n2091_
.subckt nand4_x0 i0=$abc$38511$new_n2090_ i1=$abc$38511$new_n2088_ i2=$abc$38511$new_n2087_ i3=TxPointerMSB[6] nq=$abc$38511$new_n2092_
.subckt nand2_x0 i0=$abc$38511$new_n2091_ i1=TxPointerMSB[13] nq=$abc$38511$new_n2093_
.subckt nand3_x0 i0=$abc$38511$new_n2091_ i1=TxPointerMSB[13] i2=TxPointerMSB[14] nq=$abc$38511$new_n2094_
.subckt a4_x2 i0=$abc$38511$new_n2091_ i1=TxPointerMSB[13] i2=TxPointerMSB[14] i3=TxPointerMSB[15] q=$abc$38511$new_n2095_
.subckt nand4_x0 i0=$abc$38511$new_n2091_ i1=TxPointerMSB[13] i2=TxPointerMSB[14] i3=TxPointerMSB[15] nq=$abc$38511$new_n2096_
.subckt nand3_x0 i0=$abc$38511$new_n2095_ i1=TxPointerMSB[16] i2=TxPointerMSB[17] nq=$abc$38511$new_n2097_
.subckt a4_x2 i0=$abc$38511$new_n2095_ i1=TxPointerMSB[16] i2=TxPointerMSB[17] i3=TxPointerMSB[18] q=$abc$38511$new_n2098_
.subckt nand4_x0 i0=$abc$38511$new_n2095_ i1=TxPointerMSB[16] i2=TxPointerMSB[17] i3=TxPointerMSB[18] nq=$abc$38511$new_n2099_
.subckt nand3_x0 i0=$abc$38511$new_n2098_ i1=TxPointerMSB[19] i2=TxPointerMSB[20] nq=$abc$38511$new_n2100_
.subckt a4_x2 i0=$abc$38511$new_n2098_ i1=TxPointerMSB[19] i2=TxPointerMSB[20] i3=TxPointerMSB[21] q=$abc$38511$new_n2101_
.subckt nand4_x0 i0=$abc$38511$new_n2098_ i1=TxPointerMSB[19] i2=TxPointerMSB[20] i3=TxPointerMSB[21] nq=$abc$38511$new_n2102_
.subckt nand3_x0 i0=$abc$38511$new_n2101_ i1=TxPointerMSB[22] i2=TxPointerMSB[23] nq=$abc$38511$new_n2103_
.subckt a4_x2 i0=$abc$38511$new_n2101_ i1=TxPointerMSB[22] i2=TxPointerMSB[23] i3=TxPointerMSB[24] q=$abc$38511$new_n2104_
.subckt nand4_x0 i0=$abc$38511$new_n2101_ i1=TxPointerMSB[22] i2=TxPointerMSB[23] i3=TxPointerMSB[24] nq=$abc$38511$new_n2105_
.subckt nand3_x0 i0=$abc$38511$new_n2104_ i1=TxPointerMSB[25] i2=TxPointerMSB[26] nq=$abc$38511$new_n2106_
.subckt a4_x2 i0=$abc$38511$new_n2104_ i1=TxPointerMSB[25] i2=TxPointerMSB[26] i3=TxPointerMSB[27] q=$abc$38511$new_n2107_
.subckt nand4_x0 i0=$abc$38511$new_n2104_ i1=TxPointerMSB[25] i2=TxPointerMSB[26] i3=TxPointerMSB[27] nq=$abc$38511$new_n2108_
.subckt nand3_x0 i0=$abc$38511$new_n2107_ i1=TxPointerMSB[28] i2=TxPointerMSB[29] nq=$abc$38511$new_n2109_
.subckt a4_x2 i0=$abc$38511$new_n2107_ i1=TxPointerMSB[28] i2=TxPointerMSB[29] i3=TxPointerMSB[30] q=$abc$38511$new_n2110_
.subckt nand2_x0 i0=$abc$38511$new_n2110_ i1=TxPointerMSB[31] nq=$abc$38511$new_n2111_
.subckt a4_x2 i0=$abc$38511$new_n2087_ i1=TxPointerMSB[6] i2=TxPointerMSB[7] i3=TxPointerMSB[8] q=$abc$38511$new_n2112_
.subckt nand4_x0 i0=$abc$38511$new_n2087_ i1=TxPointerMSB[6] i2=TxPointerMSB[7] i3=TxPointerMSB[8] nq=$abc$38511$new_n2113_
.subckt a3_x2 i0=$abc$38511$new_n2112_ i1=TxPointerMSB[9] i2=TxPointerMSB[10] q=$abc$38511$new_n2114_
.subckt a4_x2 i0=$abc$38511$new_n2112_ i1=TxPointerMSB[9] i2=TxPointerMSB[10] i3=TxPointerMSB[11] q=$abc$38511$new_n2115_
.subckt a4_x2 i0=$abc$38511$new_n2115_ i1=TxPointerMSB[12] i2=TxPointerMSB[13] i3=TxPointerMSB[14] q=$abc$38511$new_n2116_
.subckt a4_x2 i0=$abc$38511$new_n2116_ i1=TxPointerMSB[15] i2=TxPointerMSB[16] i3=TxPointerMSB[17] q=$abc$38511$new_n2117_
.subckt a4_x2 i0=$abc$38511$new_n2117_ i1=TxPointerMSB[18] i2=TxPointerMSB[19] i3=TxPointerMSB[20] q=$abc$38511$new_n2118_
.subckt a4_x2 i0=$abc$38511$new_n2118_ i1=TxPointerMSB[21] i2=TxPointerMSB[22] i3=TxPointerMSB[23] q=$abc$38511$new_n2119_
.subckt a4_x2 i0=$abc$38511$new_n2119_ i1=TxPointerMSB[24] i2=TxPointerMSB[25] i3=TxPointerMSB[26] q=$abc$38511$new_n2120_
.subckt a4_x2 i0=$abc$38511$new_n2120_ i1=TxPointerMSB[27] i2=TxPointerMSB[28] i3=TxPointerMSB[29] q=$abc$38511$new_n2121_
.subckt a3_x2 i0=TxEn_q i1=TxPointerRead i2=TxEn q=$abc$38511$new_n2122_
.subckt nand3_x0 i0=TxEn_q i1=TxPointerRead i2=TxEn nq=$abc$38511$new_n2123_
.subckt a2_x2 i0=IncrTxPointer i1=$abc$38511$new_n1548_ q=$abc$38511$new_n2124_
.subckt nand2_x0 i0=IncrTxPointer i1=$abc$38511$new_n1548_ nq=$abc$38511$new_n2125_
.subckt a3_x2 i0=$abc$38511$new_n2123_ i1=IncrTxPointer i2=$abc$38511$new_n1548_ q=$abc$38511$new_n2126_
.subckt ao22_x2 i0=TxPointerMSB[31] i1=$abc$38511$new_n2110_ i2=$abc$38511$new_n2126_ q=$abc$38511$new_n2127_
.subckt nand3_x0 i0=$abc$38511$new_n2125_ i1=$abc$38511$new_n2123_ i2=TxPointerMSB[31] nq=$abc$38511$new_n2128_
.subckt nand4_x0 i0=TxEn_q i1=ram_do[31] i2=TxPointerRead i3=TxEn nq=$abc$38511$new_n2129_
.subckt nand2_x0 i0=$abc$38511$new_n2129_ i1=$abc$38511$new_n2128_ nq=$abc$38511$new_n2130_
.subckt oa22_x2 i0=$abc$38511$new_n2111_ i1=$abc$38511$new_n2127_ i2=$abc$38511$new_n2130_ q=$abc$38511$auto$rtlil.cc:2558:MuxGate$34846
.subckt nxr2_x1 i0=$abc$38511$new_n2121_ i1=$abc$38511$new_n1515_ nq=$abc$38511$new_n2132_
.subckt nand3_x0 i0=$abc$38511$new_n2125_ i1=$abc$38511$new_n2123_ i2=TxPointerMSB[30] nq=$abc$38511$new_n2133_
.subckt nand4_x0 i0=TxEn_q i1=ram_do[30] i2=TxPointerRead i3=TxEn nq=$abc$38511$new_n2134_
.subckt nand2_x0 i0=$abc$38511$new_n2134_ i1=$abc$38511$new_n2133_ nq=$abc$38511$new_n2135_
.subckt oa22_x2 i0=$abc$38511$new_n2126_ i1=$abc$38511$new_n2132_ i2=$abc$38511$new_n2135_ q=$abc$38511$auto$rtlil.cc:2558:MuxGate$34842
.subckt oa22_x2 i0=$abc$38511$new_n2107_ i1=TxPointerMSB[28] i2=TxPointerMSB[29] q=$abc$38511$new_n2137_
.subckt a3_x2 i0=$abc$38511$new_n2137_ i1=$abc$38511$new_n2126_ i2=$abc$38511$new_n2109_ q=$abc$38511$new_n2138_
.subckt nand3_x0 i0=$abc$38511$new_n2125_ i1=$abc$38511$new_n2123_ i2=TxPointerMSB[29] nq=$abc$38511$new_n2139_
.subckt nand4_x0 i0=TxEn_q i1=ram_do[29] i2=TxPointerRead i3=TxEn nq=$abc$38511$new_n2140_
.subckt nand2_x0 i0=$abc$38511$new_n2140_ i1=$abc$38511$new_n2139_ nq=$abc$38511$new_n2141_
.subckt o2_x2 i0=$abc$38511$new_n2141_ i1=$abc$38511$new_n2138_ q=$abc$38511$auto$rtlil.cc:2558:MuxGate$34838
.subckt nand2_x0 i0=$abc$38511$new_n2108_ i1=$abc$38511$new_n1517_ nq=$abc$38511$new_n2143_
.subckt ao22_x2 i0=$abc$38511$new_n1517_ i1=$abc$38511$new_n2108_ i2=$abc$38511$new_n2126_ q=$abc$38511$new_n2144_
.subckt nand3_x0 i0=$abc$38511$new_n2125_ i1=$abc$38511$new_n2123_ i2=TxPointerMSB[28] nq=$abc$38511$new_n2145_
.subckt nand4_x0 i0=TxEn_q i1=ram_do[28] i2=TxPointerRead i3=TxEn nq=$abc$38511$new_n2146_
.subckt nand2_x0 i0=$abc$38511$new_n2146_ i1=$abc$38511$new_n2145_ nq=$abc$38511$new_n2147_
.subckt oa22_x2 i0=$abc$38511$new_n2143_ i1=$abc$38511$new_n2144_ i2=$abc$38511$new_n2147_ q=$abc$38511$auto$rtlil.cc:2558:MuxGate$34834
.subckt nand2_x0 i0=$abc$38511$new_n2106_ i1=$abc$38511$new_n1518_ nq=$abc$38511$new_n2149_
.subckt a2_x2 i0=$abc$38511$new_n2126_ i1=$abc$38511$new_n2108_ q=$abc$38511$new_n2150_
.subckt nand3_x0 i0=$abc$38511$new_n2125_ i1=$abc$38511$new_n2123_ i2=TxPointerMSB[27] nq=$abc$38511$new_n2151_
.subckt nand4_x0 i0=TxEn_q i1=ram_do[27] i2=TxPointerRead i3=TxEn nq=$abc$38511$new_n2152_
.subckt nand2_x0 i0=$abc$38511$new_n2152_ i1=$abc$38511$new_n2151_ nq=$abc$38511$new_n2153_
.subckt oa22_x2 i0=$abc$38511$new_n2149_ i1=$abc$38511$new_n2150_ i2=$abc$38511$new_n2153_ q=$abc$38511$auto$rtlil.cc:2558:MuxGate$34830
.subckt oa22_x2 i0=$abc$38511$new_n2104_ i1=TxPointerMSB[25] i2=TxPointerMSB[26] q=$abc$38511$new_n2155_
.subckt a2_x2 i0=$abc$38511$new_n2126_ i1=$abc$38511$new_n2106_ q=$abc$38511$new_n2156_
.subckt nand3_x0 i0=$abc$38511$new_n2125_ i1=$abc$38511$new_n2123_ i2=TxPointerMSB[26] nq=$abc$38511$new_n2157_
.subckt nand4_x0 i0=TxEn_q i1=ram_do[26] i2=TxPointerRead i3=TxEn nq=$abc$38511$new_n2158_
.subckt nand2_x0 i0=$abc$38511$new_n2158_ i1=$abc$38511$new_n2157_ nq=$abc$38511$new_n2159_
.subckt oa22_x2 i0=$abc$38511$new_n2155_ i1=$abc$38511$new_n2156_ i2=$abc$38511$new_n2159_ q=$abc$38511$auto$rtlil.cc:2558:MuxGate$34826
.subckt nand2_x0 i0=$abc$38511$new_n2105_ i1=$abc$38511$new_n1520_ nq=$abc$38511$new_n2161_
.subckt ao22_x2 i0=$abc$38511$new_n1520_ i1=$abc$38511$new_n2105_ i2=$abc$38511$new_n2126_ q=$abc$38511$new_n2162_
.subckt nand3_x0 i0=$abc$38511$new_n2125_ i1=$abc$38511$new_n2123_ i2=TxPointerMSB[25] nq=$abc$38511$new_n2163_
.subckt nand4_x0 i0=TxEn_q i1=ram_do[25] i2=TxPointerRead i3=TxEn nq=$abc$38511$new_n2164_
.subckt nand2_x0 i0=$abc$38511$new_n2164_ i1=$abc$38511$new_n2163_ nq=$abc$38511$new_n2165_
.subckt oa22_x2 i0=$abc$38511$new_n2161_ i1=$abc$38511$new_n2162_ i2=$abc$38511$new_n2165_ q=$abc$38511$auto$rtlil.cc:2558:MuxGate$34822
.subckt nand2_x0 i0=$abc$38511$new_n2103_ i1=$abc$38511$new_n1521_ nq=$abc$38511$new_n2167_
.subckt a2_x2 i0=$abc$38511$new_n2126_ i1=$abc$38511$new_n2105_ q=$abc$38511$new_n2168_
.subckt nand3_x0 i0=$abc$38511$new_n2125_ i1=$abc$38511$new_n2123_ i2=TxPointerMSB[24] nq=$abc$38511$new_n2169_
.subckt nand4_x0 i0=TxEn_q i1=ram_do[24] i2=TxPointerRead i3=TxEn nq=$abc$38511$new_n2170_
.subckt nand2_x0 i0=$abc$38511$new_n2170_ i1=$abc$38511$new_n2169_ nq=$abc$38511$new_n2171_
.subckt oa22_x2 i0=$abc$38511$new_n2167_ i1=$abc$38511$new_n2168_ i2=$abc$38511$new_n2171_ q=$abc$38511$auto$rtlil.cc:2558:MuxGate$34818
.subckt oa22_x2 i0=$abc$38511$new_n2101_ i1=TxPointerMSB[22] i2=TxPointerMSB[23] q=$abc$38511$new_n2173_
.subckt nand3_x0 i0=$abc$38511$new_n2173_ i1=$abc$38511$new_n2126_ i2=$abc$38511$new_n2103_ nq=$abc$38511$new_n2174_
.subckt nand3_x0 i0=$abc$38511$new_n2125_ i1=$abc$38511$new_n2123_ i2=TxPointerMSB[23] nq=$abc$38511$new_n2175_
.subckt nand4_x0 i0=TxEn_q i1=ram_do[23] i2=TxPointerRead i3=TxEn nq=$abc$38511$new_n2176_
.subckt a2_x2 i0=$abc$38511$new_n2176_ i1=$abc$38511$new_n2175_ q=$abc$38511$new_n2177_
.subckt nand2_x0 i0=$abc$38511$new_n2177_ i1=$abc$38511$new_n2174_ nq=$abc$38511$auto$rtlil.cc:2558:MuxGate$34814
.subckt nand2_x0 i0=$abc$38511$new_n2102_ i1=$abc$38511$new_n1523_ nq=$abc$38511$new_n2179_
.subckt ao22_x2 i0=$abc$38511$new_n1523_ i1=$abc$38511$new_n2102_ i2=$abc$38511$new_n2126_ q=$abc$38511$new_n2180_
.subckt nand3_x0 i0=$abc$38511$new_n2125_ i1=$abc$38511$new_n2123_ i2=TxPointerMSB[22] nq=$abc$38511$new_n2181_
.subckt nand4_x0 i0=TxEn_q i1=ram_do[22] i2=TxPointerRead i3=TxEn nq=$abc$38511$new_n2182_
.subckt nand2_x0 i0=$abc$38511$new_n2182_ i1=$abc$38511$new_n2181_ nq=$abc$38511$new_n2183_
.subckt oa22_x2 i0=$abc$38511$new_n2179_ i1=$abc$38511$new_n2180_ i2=$abc$38511$new_n2183_ q=$abc$38511$auto$rtlil.cc:2558:MuxGate$34810
.subckt nand2_x0 i0=$abc$38511$new_n2100_ i1=$abc$38511$new_n1524_ nq=$abc$38511$new_n2185_
.subckt a2_x2 i0=$abc$38511$new_n2126_ i1=$abc$38511$new_n2102_ q=$abc$38511$new_n2186_
.subckt nand3_x0 i0=$abc$38511$new_n2125_ i1=$abc$38511$new_n2123_ i2=TxPointerMSB[21] nq=$abc$38511$new_n2187_
.subckt nand4_x0 i0=TxEn_q i1=ram_do[21] i2=TxPointerRead i3=TxEn nq=$abc$38511$new_n2188_
.subckt nand2_x0 i0=$abc$38511$new_n2188_ i1=$abc$38511$new_n2187_ nq=$abc$38511$new_n2189_
.subckt oa22_x2 i0=$abc$38511$new_n2185_ i1=$abc$38511$new_n2186_ i2=$abc$38511$new_n2189_ q=$abc$38511$auto$rtlil.cc:2558:MuxGate$34806
.subckt oa22_x2 i0=$abc$38511$new_n2098_ i1=TxPointerMSB[19] i2=TxPointerMSB[20] q=$abc$38511$new_n2191_
.subckt nand3_x0 i0=$abc$38511$new_n2191_ i1=$abc$38511$new_n2126_ i2=$abc$38511$new_n2100_ nq=$abc$38511$new_n2192_
.subckt nand3_x0 i0=$abc$38511$new_n2125_ i1=$abc$38511$new_n2123_ i2=TxPointerMSB[20] nq=$abc$38511$new_n2193_
.subckt nand4_x0 i0=TxEn_q i1=ram_do[20] i2=TxPointerRead i3=TxEn nq=$abc$38511$new_n2194_
.subckt a2_x2 i0=$abc$38511$new_n2194_ i1=$abc$38511$new_n2193_ q=$abc$38511$new_n2195_
.subckt nand2_x0 i0=$abc$38511$new_n2195_ i1=$abc$38511$new_n2192_ nq=$abc$38511$auto$rtlil.cc:2558:MuxGate$34802
.subckt nand2_x0 i0=$abc$38511$new_n2099_ i1=$abc$38511$new_n1526_ nq=$abc$38511$new_n2197_
.subckt ao22_x2 i0=$abc$38511$new_n1526_ i1=$abc$38511$new_n2099_ i2=$abc$38511$new_n2126_ q=$abc$38511$new_n2198_
.subckt nand3_x0 i0=$abc$38511$new_n2125_ i1=$abc$38511$new_n2123_ i2=TxPointerMSB[19] nq=$abc$38511$new_n2199_
.subckt nand4_x0 i0=TxEn_q i1=ram_do[19] i2=TxPointerRead i3=TxEn nq=$abc$38511$new_n2200_
.subckt nand2_x0 i0=$abc$38511$new_n2200_ i1=$abc$38511$new_n2199_ nq=$abc$38511$new_n2201_
.subckt oa22_x2 i0=$abc$38511$new_n2197_ i1=$abc$38511$new_n2198_ i2=$abc$38511$new_n2201_ q=$abc$38511$auto$rtlil.cc:2558:MuxGate$34798
.subckt nand2_x0 i0=$abc$38511$new_n2097_ i1=$abc$38511$new_n1527_ nq=$abc$38511$new_n2203_
.subckt a2_x2 i0=$abc$38511$new_n2126_ i1=$abc$38511$new_n2099_ q=$abc$38511$new_n2204_
.subckt nand3_x0 i0=$abc$38511$new_n2125_ i1=$abc$38511$new_n2123_ i2=TxPointerMSB[18] nq=$abc$38511$new_n2205_
.subckt nand4_x0 i0=TxEn_q i1=ram_do[18] i2=TxPointerRead i3=TxEn nq=$abc$38511$new_n2206_
.subckt nand2_x0 i0=$abc$38511$new_n2206_ i1=$abc$38511$new_n2205_ nq=$abc$38511$new_n2207_
.subckt oa22_x2 i0=$abc$38511$new_n2203_ i1=$abc$38511$new_n2204_ i2=$abc$38511$new_n2207_ q=$abc$38511$auto$rtlil.cc:2558:MuxGate$34794
.subckt a4_x2 i0=TxEn_q i1=ram_do[17] i2=TxPointerRead i3=TxEn q=$abc$38511$new_n2209_
.subckt oa22_x2 i0=$abc$38511$new_n2095_ i1=TxPointerMSB[16] i2=TxPointerMSB[17] q=$abc$38511$new_n2210_
.subckt a3_x2 i0=$abc$38511$new_n2125_ i1=$abc$38511$new_n2123_ i2=TxPointerMSB[17] q=$abc$38511$new_n2211_
.subckt oa22_x2 i0=$abc$38511$new_n2097_ i1=$abc$38511$new_n2126_ i2=$abc$38511$new_n2211_ q=$abc$38511$new_n2212_
.subckt oa22_x2 i0=$abc$38511$new_n2212_ i1=$abc$38511$new_n2210_ i2=$abc$38511$new_n2209_ q=$abc$38511$auto$rtlil.cc:2558:MuxGate$34790
.subckt nand4_x0 i0=TxEn_q i1=ram_do[16] i2=TxPointerRead i3=TxEn nq=$abc$38511$new_n2214_
.subckt nand2_x0 i0=$abc$38511$new_n2096_ i1=$abc$38511$new_n1529_ nq=$abc$38511$new_n2215_
.subckt nand3_x0 i0=$abc$38511$new_n2125_ i1=$abc$38511$new_n2123_ i2=TxPointerMSB[16] nq=$abc$38511$new_n2216_
.subckt ao22_x2 i0=$abc$38511$new_n1529_ i1=$abc$38511$new_n2096_ i2=$abc$38511$new_n2126_ q=$abc$38511$new_n2217_
.subckt nand2_x0 i0=$abc$38511$new_n2216_ i1=$abc$38511$new_n2214_ nq=$abc$38511$new_n2218_
.subckt oa22_x2 i0=$abc$38511$new_n2215_ i1=$abc$38511$new_n2217_ i2=$abc$38511$new_n2218_ q=$abc$38511$auto$rtlil.cc:2558:MuxGate$34786
.subckt a4_x2 i0=ram_do[15] i1=TxEn_q i2=TxPointerRead i3=TxEn q=$abc$38511$new_n2220_
.subckt nand2_x0 i0=$abc$38511$new_n2094_ i1=$abc$38511$new_n1530_ nq=$abc$38511$new_n2221_
.subckt a3_x2 i0=$abc$38511$new_n2125_ i1=$abc$38511$new_n2123_ i2=TxPointerMSB[15] q=$abc$38511$new_n2222_
.subckt oa22_x2 i0=$abc$38511$new_n2096_ i1=$abc$38511$new_n2126_ i2=$abc$38511$new_n2222_ q=$abc$38511$new_n2223_
.subckt oa22_x2 i0=$abc$38511$new_n2223_ i1=$abc$38511$new_n2221_ i2=$abc$38511$new_n2220_ q=$abc$38511$auto$rtlil.cc:2558:MuxGate$34782
.subckt a4_x2 i0=TxEn_q i1=ram_do[14] i2=TxPointerRead i3=TxEn q=$abc$38511$new_n2225_
.subckt oa22_x2 i0=$abc$38511$new_n2091_ i1=TxPointerMSB[13] i2=TxPointerMSB[14] q=$abc$38511$new_n2226_
.subckt a3_x2 i0=$abc$38511$new_n2125_ i1=$abc$38511$new_n2123_ i2=TxPointerMSB[14] q=$abc$38511$new_n2227_
.subckt oa22_x2 i0=$abc$38511$new_n2094_ i1=$abc$38511$new_n2126_ i2=$abc$38511$new_n2227_ q=$abc$38511$new_n2228_
.subckt oa22_x2 i0=$abc$38511$new_n2228_ i1=$abc$38511$new_n2226_ i2=$abc$38511$new_n2225_ q=$abc$38511$auto$rtlil.cc:2558:MuxGate$34778
.subckt a4_x2 i0=TxEn_q i1=ram_do[13] i2=TxPointerRead i3=TxEn q=$abc$38511$new_n2230_
.subckt nand2_x0 i0=$abc$38511$new_n2092_ i1=$abc$38511$new_n1532_ nq=$abc$38511$new_n2231_
.subckt a3_x2 i0=$abc$38511$new_n2125_ i1=$abc$38511$new_n2123_ i2=TxPointerMSB[13] q=$abc$38511$new_n2232_
.subckt oa22_x2 i0=$abc$38511$new_n2093_ i1=$abc$38511$new_n2126_ i2=$abc$38511$new_n2232_ q=$abc$38511$new_n2233_
.subckt oa22_x2 i0=$abc$38511$new_n2233_ i1=$abc$38511$new_n2231_ i2=$abc$38511$new_n2230_ q=$abc$38511$auto$rtlil.cc:2558:MuxGate$34774
.subckt nand3_x0 i0=IncrTxPointer i1=$abc$38511$new_n1548_ i2=TxPointerMSB[2] nq=$abc$38511$new_n2235_
.subckt a3_x2 i0=$abc$38511$new_n2086_ i1=IncrTxPointer i2=$abc$38511$new_n1548_ q=$abc$38511$new_n2236_
.subckt nand3_x0 i0=$abc$38511$new_n2086_ i1=IncrTxPointer i2=$abc$38511$new_n1548_ nq=$abc$38511$new_n2237_
.subckt a4_x2 i0=$abc$38511$new_n2086_ i1=IncrTxPointer i2=$abc$38511$new_n1548_ i3=TxPointerMSB[4] q=$abc$38511$new_n2238_
.subckt nand3_x0 i0=$abc$38511$new_n2087_ i1=IncrTxPointer i2=$abc$38511$new_n1548_ nq=$abc$38511$new_n2239_
.subckt nand4_x0 i0=$abc$38511$new_n2087_ i1=IncrTxPointer i2=$abc$38511$new_n1548_ i3=TxPointerMSB[6] nq=$abc$38511$new_n2240_
.subckt nor2_x0 i0=$abc$38511$new_n2240_ i1=$abc$38511$new_n1538_ nq=$abc$38511$new_n2241_
.subckt a3_x2 i0=$abc$38511$new_n2124_ i1=$abc$38511$new_n2112_ i2=TxPointerMSB[9] q=$abc$38511$new_n2242_
.subckt nand3_x0 i0=$abc$38511$new_n2124_ i1=$abc$38511$new_n2112_ i2=TxPointerMSB[9] nq=$abc$38511$new_n2243_
.subckt nor3_x0 i0=$abc$38511$new_n2240_ i1=$abc$38511$new_n2089_ i2=$abc$38511$new_n1534_ nq=$abc$38511$new_n2244_
.subckt nand2_x0 i0=$abc$38511$new_n2124_ i1=$abc$38511$new_n2115_ nq=$abc$38511$new_n2245_
.subckt nxr2_x1 i0=$abc$38511$new_n2244_ i1=$abc$38511$new_n1533_ nq=$abc$38511$new_n2246_
.subckt mx2_x2 cmd=$abc$38511$new_n2122_ i0=$abc$38511$new_n2246_ i1=ram_do[12] q=$abc$38511$auto$rtlil.cc:2558:MuxGate$34770
.subckt a4_x2 i0=TxEn_q i1=ram_do[11] i2=TxPointerRead i3=TxEn q=$abc$38511$new_n2248_
.subckt oa22_x2 i0=IncrTxPointer i1=$abc$38511$new_n1548_ i2=TxPointerMSB[11] q=$abc$38511$new_n2249_
.subckt a2_x2 i0=$abc$38511$new_n2249_ i1=$abc$38511$new_n2123_ q=$abc$38511$new_n2250_
.subckt ao22_x2 i0=TxPointerMSB[11] i1=$abc$38511$new_n2114_ i2=$abc$38511$new_n2250_ q=$abc$38511$new_n2251_
.subckt oa22_x2 i0=$abc$38511$new_n2245_ i1=$abc$38511$new_n2251_ i2=$abc$38511$new_n2248_ q=$abc$38511$auto$rtlil.cc:2558:MuxGate$34766
.subckt nxr2_x1 i0=$abc$38511$new_n2242_ i1=$abc$38511$new_n1535_ nq=$abc$38511$new_n2253_
.subckt mx2_x2 cmd=$abc$38511$new_n2122_ i0=$abc$38511$new_n2253_ i1=ram_do[10] q=$abc$38511$auto$rtlil.cc:2558:MuxGate$34762
.subckt a4_x2 i0=ram_do[9] i1=TxEn_q i2=TxPointerRead i3=TxEn q=$abc$38511$new_n2255_
.subckt nand2_x0 i0=$abc$38511$new_n2113_ i1=$abc$38511$new_n1536_ nq=$abc$38511$new_n2256_
.subckt oa22_x2 i0=IncrTxPointer i1=$abc$38511$new_n1548_ i2=TxPointerMSB[9] q=$abc$38511$new_n2257_
.subckt a2_x2 i0=$abc$38511$new_n2257_ i1=$abc$38511$new_n2123_ q=$abc$38511$new_n2258_
.subckt a2_x2 i0=$abc$38511$new_n2258_ i1=$abc$38511$new_n2256_ q=$abc$38511$new_n2259_
.subckt oa22_x2 i0=$abc$38511$new_n2243_ i1=$abc$38511$new_n2259_ i2=$abc$38511$new_n2255_ q=$abc$38511$auto$rtlil.cc:2558:MuxGate$34758
.subckt nxr2_x1 i0=$abc$38511$new_n2241_ i1=$abc$38511$new_n1537_ nq=$abc$38511$new_n2261_
.subckt mx2_x2 cmd=$abc$38511$new_n2122_ i0=$abc$38511$new_n2261_ i1=ram_do[8] q=$abc$38511$auto$rtlil.cc:2558:MuxGate$34754
.subckt nxr2_x1 i0=$abc$38511$new_n2240_ i1=TxPointerMSB[7] nq=$abc$38511$new_n2263_
.subckt mx2_x2 cmd=$abc$38511$new_n2122_ i0=$abc$38511$new_n2263_ i1=ram_do[7] q=$abc$38511$auto$rtlil.cc:2558:MuxGate$34750
.subckt nxr2_x1 i0=$abc$38511$new_n2239_ i1=TxPointerMSB[6] nq=$abc$38511$new_n2265_
.subckt mx2_x2 cmd=$abc$38511$new_n2122_ i0=$abc$38511$new_n2265_ i1=ram_do[6] q=$abc$38511$auto$rtlil.cc:2558:MuxGate$34746
.subckt nxr2_x1 i0=$abc$38511$new_n2238_ i1=$abc$38511$new_n1540_ nq=$abc$38511$new_n2267_
.subckt mx2_x2 cmd=$abc$38511$new_n2122_ i0=$abc$38511$new_n2267_ i1=ram_do[5] q=$abc$38511$auto$rtlil.cc:2558:MuxGate$34742
.subckt nxr2_x1 i0=$abc$38511$new_n2236_ i1=$abc$38511$new_n1541_ nq=$abc$38511$new_n2269_
.subckt mx2_x2 cmd=$abc$38511$new_n2122_ i0=$abc$38511$new_n2269_ i1=ram_do[4] q=$abc$38511$auto$rtlil.cc:2558:MuxGate$34738
.subckt nand3_x0 i0=$abc$38511$new_n2235_ i1=$abc$38511$new_n2123_ i2=$abc$38511$new_n1542_ nq=$abc$38511$new_n2271_
.subckt mx2_x2 cmd=$abc$38511$new_n2122_ i0=$abc$38511$new_n2237_ i1=ram_do[3] q=$abc$38511$new_n2272_
.subckt a2_x2 i0=$abc$38511$new_n2272_ i1=$abc$38511$new_n2271_ q=$abc$38511$auto$rtlil.cc:2558:MuxGate$34734
.subckt mx2_x2 cmd=$abc$38511$new_n2122_ i0=$abc$38511$new_n2235_ i1=ram_do[2] q=$abc$38511$new_n2274_
.subckt nand3_x0 i0=$abc$38511$new_n2125_ i1=$abc$38511$new_n2123_ i2=$abc$38511$new_n1543_ nq=$abc$38511$new_n2275_
.subckt a2_x2 i0=$abc$38511$new_n2275_ i1=$abc$38511$new_n2274_ q=$abc$38511$auto$rtlil.cc:2558:MuxGate$34730
.subckt nand4_x0 i0=TxEn_q i1=ram_do[1] i2=TxPointerRead i3=TxEn nq=$abc$38511$new_n2277_
.subckt mx2_x2 cmd=$abc$38511$new_n2123_ i0=ram_do[1] i1=TxPointerLSB[1] q=$abc$38511$auto$rtlil.cc:2558:MuxGate$34726
.subckt nand4_x0 i0=TxEn_q i1=ram_do[0] i2=TxPointerRead i3=TxEn nq=$abc$38511$new_n2279_
.subckt mx2_x2 cmd=$abc$38511$new_n2123_ i0=ram_do[0] i1=TxPointerLSB[0] q=$abc$38511$auto$rtlil.cc:2558:MuxGate$34722
.subckt nand2_x0 i0=m_wb_ack_i i1=MasterWbTX nq=$abc$38511$new_n2281_
.subckt inv_x0 i=$abc$38511$new_n2281_ nq=$abc$26467$and$eth_wishbone.v:1071$2179_Y
.subckt nand3_x0 i0=$abc$38511$new_n2281_ i1=$abc$38511$new_n2123_ i2=TxPointerLSB_rst[1] nq=$abc$38511$new_n2283_
.subckt nand2_x0 i0=$abc$38511$new_n2283_ i1=$abc$38511$new_n2277_ nq=$abc$38511$auto$rtlil.cc:2558:MuxGate$34718
.subckt nand3_x0 i0=$abc$38511$new_n2281_ i1=$abc$38511$new_n2123_ i2=TxPointerLSB_rst[0] nq=$abc$38511$new_n2285_
.subckt nand2_x0 i0=$abc$38511$new_n2285_ i1=$abc$38511$new_n2279_ nq=$abc$38511$auto$rtlil.cc:2558:MuxGate$34714
.subckt nor2_x0 i0=m_wb_ack_i i1=m_wb_err_i nq=$abc$38511$new_n2287_
.subckt o2_x2 i0=m_wb_ack_i i1=m_wb_err_i q=$abc$38511$new_n2288_
.subckt o2_x2 i0=IncrTxPointer i1=BlockingIncrementTxPointer q=$abc$38511$new_n2289_
.subckt a2_x2 i0=$abc$38511$new_n2289_ i1=$abc$38511$new_n2287_ q=$abc$38511$auto$rtlil.cc:2558:MuxGate$34710
.subckt o2_x2 i0=TxLength[2] i1=TxLength[3] q=$abc$38511$new_n2291_
.subckt nor3_x0 i0=TxLength[2] i1=TxLength[3] i2=TxLength[4] nq=$abc$38511$new_n2292_
.subckt o3_x2 i0=TxLength[2] i1=TxLength[3] i2=TxLength[4] q=$abc$38511$new_n2293_
.subckt nor4_x0 i0=TxLength[2] i1=TxLength[3] i2=TxLength[4] i3=TxLength[1] nq=$abc$38511$new_n2294_
.subckt o4_x2 i0=TxLength[2] i1=TxLength[3] i2=TxLength[4] i3=TxLength[1] q=$abc$38511$new_n2295_
.subckt nor2_x0 i0=TxLength[0] i1=TxLength[1] nq=$abc$38511$new_n2296_
.subckt o2_x2 i0=TxLength[0] i1=TxLength[1] q=$abc$38511$new_n2297_
.subckt a2_x2 i0=$abc$38511$new_n2296_ i1=$abc$38511$new_n2292_ q=$abc$38511$new_n2298_
.subckt nand2_x0 i0=$abc$38511$new_n2296_ i1=$abc$38511$new_n2292_ nq=$abc$38511$new_n2299_
.subckt nor2_x0 i0=TxLength[6] i1=TxLength[7] nq=$abc$38511$new_n2300_
.subckt nor3_x0 i0=TxLength[5] i1=TxLength[6] i2=TxLength[7] nq=$abc$38511$new_n2301_
.subckt o3_x2 i0=TxLength[5] i1=TxLength[6] i2=TxLength[7] q=$abc$38511$new_n2302_
.subckt nor2_x0 i0=TxLength[12] i1=TxLength[13] nq=$abc$38511$new_n2303_
.subckt o2_x2 i0=TxLength[12] i1=TxLength[13] q=$abc$38511$new_n2304_
.subckt nor4_x0 i0=TxLength[12] i1=TxLength[13] i2=TxLength[14] i3=TxLength[15] nq=$abc$38511$new_n2305_
.subckt nor2_x0 i0=TxLength[10] i1=TxLength[11] nq=$abc$38511$new_n2306_
.subckt nor2_x0 i0=TxLength[8] i1=TxLength[9] nq=$abc$38511$new_n2307_
.subckt o2_x2 i0=TxLength[8] i1=TxLength[9] q=$abc$38511$new_n2308_
.subckt nor4_x0 i0=TxLength[8] i1=TxLength[9] i2=TxLength[10] i3=TxLength[11] nq=$abc$38511$new_n2309_
.subckt a3_x2 i0=$abc$38511$new_n2309_ i1=$abc$38511$new_n2305_ i2=$abc$38511$new_n2301_ q=$abc$38511$new_n2310_
.subckt nand3_x0 i0=$abc$38511$new_n2309_ i1=$abc$38511$new_n2305_ i2=$abc$38511$new_n2301_ nq=$abc$38511$new_n2311_
.subckt nor4_x0 i0=TxLength[2] i1=TxLength[3] i2=TxLength[4] i3=TxLength[5] nq=$abc$38511$new_n2312_
.subckt o4_x2 i0=TxLength[2] i1=TxLength[3] i2=TxLength[4] i3=TxLength[5] q=$abc$38511$new_n2313_
.subckt nand3_x0 i0=$abc$38511$new_n2312_ i1=$abc$38511$new_n2300_ i2=$abc$38511$new_n2296_ nq=$abc$38511$new_n2314_
.subckt nand4_x0 i0=$abc$38511$new_n2312_ i1=$abc$38511$new_n2309_ i2=$abc$38511$new_n2300_ i3=$abc$38511$new_n2296_ nq=$abc$38511$new_n2315_
.subckt nand2_x0 i0=$abc$38511$new_n2310_ i1=$abc$38511$new_n2298_ nq=$abc$38511$new_n2316_
.subckt nand2_x0 i0=$abc$38511$new_n2123_ i1=$abc$38511$new_n1549_ nq=$abc$38511$new_n2317_
.subckt a3_x2 i0=$abc$38511$new_n2317_ i1=$abc$38511$new_n2316_ i2=$abc$38511$new_n2014_ q=$abc$38511$auto$rtlil.cc:2558:MuxGate$34706
.subckt nand2_x0 i0=$abc$38511$new_n1704_ i1=ReadTxDataFromFifo_sync2 nq=$abc$38511$new_n2319_
.subckt nor2_x0 i0=TxRetryPacket i1=TxAbortPacket nq=$abc$38511$new_n2320_
.subckt inv_x0 i=$abc$38511$new_n2320_ nq=TxFifoClear
.subckt a3_x2 i0=$abc$38511$new_n2320_ i1=$abc$38511$new_n1705_ i2=BlockReadTxDataFromMemory q=$abc$38511$new_n2322_
.subckt a2_x2 i0=$abc$38511$new_n2322_ i1=$abc$38511$new_n2319_ q=$abc$38511$new_n2323_
.subckt ao22_x2 i0=TxLength[1] i1=TxLength[0] i2=TxLength[2] q=$abc$38511$new_n2324_
.subckt nand2_x0 i0=$abc$38511$new_n2297_ i1=TxLength[2] nq=$abc$38511$new_n2325_
.subckt o3_x2 i0=$abc$38511$new_n2324_ i1=TxLength[3] i2=TxLength[4] q=$abc$38511$new_n2326_
.subckt ao22_x2 i0=$abc$38511$new_n2326_ i1=$abc$38511$new_n2311_ i2=$abc$38511$new_n1703_ q=$abc$38511$new_n2327_
.subckt nor3_x0 i0=TxRetryPacket_NotCleared i1=TxAbortPacket_NotCleared i2=cyc_cleared nq=$abc$38511$new_n2328_
.subckt nand2_x0 i0=$abc$38511$new_n2328_ i1=MasterWbTX nq=$abc$38511$new_n2329_
.subckt nor2_x0 i0=$abc$38511$new_n2329_ i1=$abc$38511$new_n2327_ nq=$abc$38511$new_n2330_
.subckt o2_x2 i0=$abc$38511$new_n2330_ i1=$abc$38511$new_n2323_ q=$abc$38511$auto$rtlil.cc:2558:MuxGate$34702
.subckt a2_x2 i0=$abc$38511$new_n2287_ i1=cyc_cleared q=$abc$38511$new_n2332_
.subckt nand2_x0 i0=$abc$38511$new_n2287_ i1=cyc_cleared nq=$abc$38511$new_n2333_
.subckt a2_x2 i0=$abc$38511$new_n1550_ i1=ReadTxDataFromMemory q=$abc$38511$new_n2334_
.subckt nand2_x0 i0=$abc$38511$new_n1550_ i1=ReadTxDataFromMemory nq=$abc$38511$new_n2335_
.subckt a3_x2 i0=RxBufferEmpty i1=$abc$38511$new_n1550_ i2=ReadTxDataFromMemory q=$abc$38511$new_n2336_
.subckt a2_x2 i0=MasterWbTX i1=$abc$38511$new_n1553_ q=$abc$38511$new_n2337_
.subckt nand2_x0 i0=MasterWbTX i1=$abc$38511$new_n1553_ nq=$abc$38511$new_n2338_
.subckt nand2_x0 i0=$abc$38511$new_n2337_ i1=$abc$38511$new_n2336_ nq=$abc$38511$new_n2339_
.subckt a3_x2 i0=$abc$38511$new_n2337_ i1=$abc$38511$new_n2336_ i2=$abc$38511$new_n2332_ q=$abc$38511$new_n2340_
.subckt nand3_x0 i0=$abc$38511$new_n2337_ i1=$abc$38511$new_n2336_ i2=$abc$38511$new_n2332_ nq=$abc$38511$new_n2341_
.subckt nor4_x0 i0=m_wb_ack_i i1=m_wb_err_i i2=MasterWbTX i3=MasterWbRX nq=$abc$38511$new_n2342_
.subckt a2_x2 i0=$abc$38511$new_n2342_ i1=$abc$38511$new_n1552_ q=$abc$38511$new_n2343_
.subckt nand2_x0 i0=$abc$38511$new_n2343_ i1=$abc$38511$new_n2336_ nq=$abc$38511$new_n2344_
.subckt a3_x2 i0=$abc$38511$new_n1560_ i1=$abc$38511$new_n1550_ i2=ReadTxDataFromMemory q=$abc$38511$new_n2345_
.subckt nand3_x0 i0=$abc$38511$new_n1560_ i1=$abc$38511$new_n1550_ i2=ReadTxDataFromMemory nq=$abc$38511$new_n2346_
.subckt a2_x2 i0=$abc$38511$new_n1693_ i1=rx_burst_en q=$abc$38511$new_n2347_
.subckt nand2_x0 i0=$abc$38511$new_n1693_ i1=rx_burst_en nq=$abc$38511$new_n2348_
.subckt a2_x2 i0=$abc$38511$new_n2348_ i1=$abc$38511$new_n2346_ q=$abc$38511$new_n2349_
.subckt nand2_x0 i0=$abc$38511$new_n2348_ i1=$abc$38511$new_n2346_ nq=$abc$38511$new_n2350_
.subckt oa22_x2 i0=$abc$38511$new_n2341_ i1=$abc$38511$new_n2344_ i2=$abc$38511$new_n2345_ q=$abc$38511$new_n2351_
.subckt a4_x2 i0=$abc$38511$new_n2287_ i1=$abc$38511$new_n1554_ i2=MasterWbRX i3=cyc_cleared q=$abc$38511$new_n2352_
.subckt nand4_x0 i0=$abc$38511$new_n2287_ i1=$abc$38511$new_n1554_ i2=MasterWbRX i3=cyc_cleared nq=$abc$38511$new_n2353_
.subckt a3_x2 i0=$abc$38511$auto$ff.cc:693:flip_bits$34649 i1=$abc$38511$new_n1550_ i2=ReadTxDataFromMemory q=$abc$38511$new_n2354_
.subckt nand3_x0 i0=$abc$38511$new_n2352_ i1=$abc$38511$new_n2334_ i2=$abc$38511$auto$ff.cc:693:flip_bits$34649 nq=$abc$38511$new_n2355_
.subckt nand3_x0 i0=$abc$38511$new_n2352_ i1=$abc$38511$new_n2334_ i2=$abc$38511$auto$ff.cc:693:flip_bits$34649 nq=$abc$38511$new_n2356_
.subckt a2_x2 i0=$abc$38511$new_n2355_ i1=$abc$38511$new_n2351_ q=$abc$38511$new_n2357_
.subckt a2_x2 i0=$abc$38511$new_n2288_ i1=$abc$38511$new_n1552_ q=$abc$38511$new_n2358_
.subckt nand2_x0 i0=$abc$38511$new_n2288_ i1=$abc$38511$new_n1552_ nq=$abc$38511$new_n2359_
.subckt nand4_x0 i0=$abc$38511$new_n2288_ i1=MasterWbTX i2=$abc$38511$new_n1553_ i3=$abc$38511$new_n1552_ nq=$abc$38511$new_n2360_
.subckt a2_x2 i0=$abc$38511$new_n2360_ i1=$abc$38511$new_n2353_ q=$abc$38511$new_n2361_
.subckt nand3_x0 i0=$abc$38511$new_n2361_ i1=$abc$38511$new_n2344_ i2=$abc$38511$new_n2341_ nq=$abc$38511$new_n2362_
.subckt a2_x2 i0=$abc$38511$new_n2362_ i1=$abc$38511$new_n2345_ q=$abc$38511$new_n2363_
.subckt nand2_x0 i0=$abc$38511$new_n2362_ i1=$abc$38511$new_n2345_ nq=$abc$38511$new_n2364_
.subckt a2_x2 i0=$abc$38511$new_n2364_ i1=$abc$38511$new_n2357_ q=$abc$38511$new_n2365_
.subckt a3_x2 i0=$abc$38511$new_n1693_ i1=$abc$38511$new_n1554_ i2=MasterWbRX q=$abc$38511$new_n2366_
.subckt nand3_x0 i0=$abc$38511$new_n1693_ i1=$abc$38511$new_n1554_ i2=MasterWbRX nq=$abc$38511$new_n2367_
.subckt nand2_x0 i0=$abc$38511$new_n2366_ i1=$abc$38511$new_n2335_ nq=$abc$38511$new_n2368_
.subckt nand4_x0 i0=$abc$38511$new_n2366_ i1=$abc$38511$new_n2348_ i2=$abc$38511$new_n2335_ i3=$abc$38511$new_n2332_ nq=$abc$38511$new_n2369_
.subckt nor3_x0 i0=RxBufferEmpty i1=m_wb_ack_i i2=m_wb_err_i nq=$abc$38511$new_n2370_
.subckt a3_x2 i0=$abc$38511$new_n2370_ i1=$abc$38511$new_n1559_ i2=cyc_cleared q=$abc$38511$new_n2371_
.subckt nand2_x0 i0=$abc$38511$new_n2371_ i1=$abc$38511$new_n2337_ nq=$abc$38511$new_n2372_
.subckt nand2_x0 i0=$abc$38511$new_n2372_ i1=$abc$38511$new_n2369_ nq=$abc$38511$new_n2373_
.subckt oa22_x2 i0=$abc$38511$new_n1693_ i1=rx_burst_en i2=cyc_cleared q=$abc$38511$new_n2374_
.subckt a2_x2 i0=$abc$38511$new_n2342_ i1=$abc$38511$new_n1693_ q=$abc$38511$new_n2375_
.subckt nand2_x0 i0=$abc$38511$new_n2342_ i1=$abc$38511$new_n1693_ nq=$abc$38511$new_n2376_
.subckt nand4_x0 i0=$abc$38511$new_n2342_ i1=$abc$38511$new_n1693_ i2=$abc$38511$new_n1559_ i3=$abc$38511$new_n1552_ nq=$abc$38511$new_n2377_
.subckt a3_x2 i0=$abc$38511$new_n2377_ i1=$abc$38511$new_n2372_ i2=$abc$38511$new_n2369_ q=$abc$38511$new_n2378_
.subckt nand3_x0 i0=$abc$38511$new_n2377_ i1=$abc$38511$new_n2372_ i2=$abc$38511$new_n2369_ nq=$abc$38511$new_n2379_
.subckt ao22_x2 i0=$abc$38511$new_n2334_ i1=$abc$38511$new_n2367_ i2=$abc$38511$new_n2338_ q=$abc$38511$new_n2380_
.subckt oa22_x2 i0=$abc$38511$new_n2335_ i1=$abc$38511$new_n2366_ i2=$abc$38511$new_n2337_ q=$abc$38511$new_n2381_
.subckt nand3_x0 i0=$abc$38511$new_n2288_ i1=$abc$38511$new_n1554_ i2=MasterWbRX nq=$abc$38511$new_n2382_
.subckt a4_x2 i0=$abc$38511$new_n2288_ i1=$abc$38511$new_n1693_ i2=$abc$38511$new_n1554_ i3=MasterWbRX q=$abc$38511$new_n2383_
.subckt nand4_x0 i0=$abc$38511$new_n2288_ i1=$abc$38511$new_n1693_ i2=$abc$38511$new_n1554_ i3=MasterWbRX nq=$abc$38511$new_n2384_
.subckt ao22_x2 i0=$abc$38511$new_n2383_ i1=$abc$38511$new_n2375_ i2=$abc$38511$new_n1552_ q=$abc$38511$new_n2385_
.subckt oa22_x2 i0=$abc$38511$new_n2384_ i1=$abc$38511$new_n2376_ i2=cyc_cleared q=$abc$38511$new_n2386_
.subckt ao22_x2 i0=$abc$38511$new_n2333_ i1=$abc$38511$new_n2380_ i2=$abc$38511$new_n2386_ q=$abc$38511$new_n2387_
.subckt oa22_x2 i0=$abc$38511$new_n2332_ i1=$abc$38511$new_n2381_ i2=$abc$38511$new_n2385_ q=$abc$38511$new_n2388_
.subckt a2_x2 i0=$abc$38511$new_n2388_ i1=$abc$38511$new_n2347_ q=$abc$38511$new_n2389_
.subckt nand2_x0 i0=$abc$38511$new_n2388_ i1=$abc$38511$new_n2347_ nq=$abc$38511$new_n2390_
.subckt ao22_x2 i0=$abc$38511$new_n2348_ i1=$abc$38511$new_n2387_ i2=$abc$38511$new_n2378_ q=$abc$38511$new_n2391_
.subckt oa22_x2 i0=$abc$38511$new_n2347_ i1=$abc$38511$new_n2388_ i2=$abc$38511$new_n2379_ q=$abc$38511$new_n2392_
.subckt a3_x2 i0=$abc$38511$new_n2358_ i1=$abc$38511$new_n2348_ i2=$abc$38511$new_n2346_ q=$abc$38511$new_n2393_
.subckt nand2_x0 i0=$abc$38511$new_n2368_ i1=$abc$38511$new_n2339_ nq=$abc$38511$new_n2394_
.subckt nand2_x0 i0=$abc$38511$new_n2394_ i1=$abc$38511$new_n2393_ nq=$abc$38511$new_n2395_
.subckt o3_x2 i0=$abc$38511$new_n2360_ i1=$abc$38511$new_n2345_ i2=RxBufferEmpty q=$abc$38511$new_n2396_
.subckt o3_x2 i0=$abc$38511$new_n2382_ i1=$abc$38511$new_n2374_ i2=$abc$38511$new_n2335_ q=$abc$38511$new_n2397_
.subckt a2_x2 i0=$abc$38511$new_n2397_ i1=$abc$38511$new_n2396_ q=$abc$38511$new_n2398_
.subckt nand2_x0 i0=$abc$38511$new_n2397_ i1=$abc$38511$new_n2396_ nq=$abc$38511$new_n2399_
.subckt oa22_x2 i0=$abc$38511$new_n2393_ i1=$abc$38511$new_n2394_ i2=$abc$38511$new_n2399_ q=$abc$38511$new_n2400_
.subckt ao22_x2 i0=$abc$38511$new_n1549_ i1=BlockReadTxDataFromMemory i2=RxBufferEmpty q=$abc$38511$new_n2401_
.subckt oa22_x2 i0=ReadTxDataFromMemory i1=$abc$38511$new_n1550_ i2=$abc$38511$new_n1693_ q=$abc$38511$new_n2402_
.subckt oa22_x2 i0=$abc$38511$new_n2333_ i1=$abc$38511$new_n2359_ i2=$abc$38511$new_n2350_ q=$abc$38511$new_n2403_
.subckt ao22_x2 i0=$abc$38511$new_n2332_ i1=$abc$38511$new_n2358_ i2=$abc$38511$new_n2349_ q=$abc$38511$new_n2404_
.subckt nand2_x0 i0=$abc$38511$new_n2404_ i1=$abc$38511$new_n2401_ nq=$abc$38511$new_n2405_
.subckt nand3_x0 i0=$abc$38511$new_n2405_ i1=$abc$38511$new_n2398_ i2=$abc$38511$new_n2395_ nq=$abc$38511$new_n2406_
.subckt a3_x2 i0=$abc$38511$new_n2391_ i1=$abc$38511$new_n2364_ i2=$abc$38511$new_n2357_ q=$abc$38511$new_n2407_
.subckt nand3_x0 i0=$abc$38511$new_n2391_ i1=$abc$38511$new_n2364_ i2=$abc$38511$new_n2357_ nq=$abc$38511$new_n2408_
.subckt o3_x2 i0=$abc$38511$new_n2408_ i1=$abc$38511$new_n2406_ i2=$abc$38511$new_n1551_ q=$abc$38511$new_n2409_
.subckt nand2_x0 i0=$abc$38511$new_n2409_ i1=$abc$38511$new_n2365_ nq=$abc$38511$auto$rtlil.cc:2558:MuxGate$34698
.subckt nand2_x0 i0=$abc$38511$new_n2390_ i1=$abc$38511$new_n2364_ nq=$abc$38511$new_n2411_
.subckt a2_x2 i0=$abc$38511$new_n2349_ i1=$abc$38511$new_n2340_ q=$abc$38511$new_n2412_
.subckt oa22_x2 i0=$abc$38511$new_n2354_ i1=$abc$38511$new_n2352_ i2=$abc$38511$new_n1552_ q=$abc$38511$new_n2413_
.subckt nor3_x0 i0=$abc$38511$new_n2413_ i1=$abc$38511$new_n2412_ i2=$abc$38511$new_n2373_ nq=$abc$38511$new_n2414_
.subckt a4_x2 i0=$abc$38511$new_n2414_ i1=$abc$38511$new_n2405_ i2=$abc$38511$new_n2390_ i3=$abc$38511$new_n2364_ q=$abc$38511$new_n2415_
.subckt o2_x2 i0=$abc$38511$new_n2415_ i1=$abc$38511$new_n2400_ q=$abc$38511$auto$rtlil.cc:2558:MuxGate$34694
.subckt ao22_x2 i0=$abc$38511$new_n2403_ i1=$abc$38511$new_n2402_ i2=MasterWbRX q=$abc$38511$new_n2417_
.subckt a3_x2 i0=$abc$38511$new_n2417_ i1=$abc$38511$new_n2364_ i2=$abc$38511$new_n2357_ q=$abc$38511$new_n2418_
.subckt o2_x2 i0=$abc$38511$new_n2418_ i1=$abc$38511$new_n2392_ q=$abc$38511$auto$rtlil.cc:2558:MuxGate$34690
.subckt ao22_x2 i0=$abc$38511$new_n2403_ i1=$abc$38511$new_n2402_ i2=MasterWbTX q=$abc$38511$new_n2420_
.subckt nand2_x0 i0=$abc$38511$new_n2420_ i1=$abc$38511$new_n2391_ nq=$abc$38511$new_n2421_
.subckt nand2_x0 i0=$abc$38511$new_n2421_ i1=$abc$38511$new_n2365_ nq=$abc$38511$auto$rtlil.cc:2558:MuxGate$34686
.subckt a3_x2 i0=$abc$38511$new_n2388_ i1=$abc$38511$new_n2347_ i2=rx_burst_cnt[0] q=$abc$38511$new_n2423_
.subckt a4_x2 i0=$abc$38511$new_n2388_ i1=$abc$38511$new_n2347_ i2=rx_burst_cnt[0] i3=rx_burst_cnt[1] q=$abc$38511$new_n2424_
.subckt nand4_x0 i0=$abc$38511$new_n2388_ i1=$abc$38511$new_n2347_ i2=rx_burst_cnt[0] i3=rx_burst_cnt[1] nq=$abc$38511$new_n2425_
.subckt nand2_x0 i0=$abc$38511$new_n2424_ i1=$abc$38511$new_n1555_ nq=$abc$38511$new_n2426_
.subckt nxr2_x1 i0=$abc$38511$new_n2424_ i1=rx_burst_cnt[2] nq=$abc$38511$new_n2427_
.subckt nor2_x0 i0=$abc$38511$new_n2427_ i1=$abc$38511$new_n2406_ nq=$abc$38511$auto$rtlil.cc:2558:MuxGate$34682
.subckt nxr2_x1 i0=$abc$38511$new_n2423_ i1=rx_burst_cnt[1] nq=$abc$38511$new_n2429_
.subckt nor2_x0 i0=$abc$38511$new_n2429_ i1=$abc$38511$new_n2406_ nq=$abc$38511$auto$rtlil.cc:2558:MuxGate$34678
.subckt ao22_x2 i0=$abc$38511$new_n2387_ i1=$abc$38511$new_n2348_ i2=$abc$38511$new_n1556_ q=$abc$38511$new_n2431_
.subckt nor3_x0 i0=$abc$38511$new_n2431_ i1=$abc$38511$new_n2423_ i2=$abc$38511$new_n2406_ nq=$abc$38511$auto$rtlil.cc:2558:MuxGate$34674
.subckt nand2_x0 i0=$abc$38511$new_n2401_ i1=$abc$38511$new_n2343_ nq=$abc$38511$new_n2433_
.subckt a3_x2 i0=$abc$38511$new_n2433_ i1=$abc$38511$new_n2398_ i2=$abc$38511$new_n2395_ q=$abc$38511$new_n2434_
.subckt nand3_x0 i0=$abc$38511$new_n2433_ i1=$abc$38511$new_n2398_ i2=$abc$38511$new_n2395_ nq=$abc$38511$new_n2435_
.subckt a3_x2 i0=$abc$38511$new_n2362_ i1=$abc$38511$new_n2345_ i2=tx_burst_cnt[0] q=$abc$38511$new_n2436_
.subckt nand3_x0 i0=$abc$38511$new_n2362_ i1=$abc$38511$new_n2345_ i2=tx_burst_cnt[0] nq=$abc$38511$new_n2437_
.subckt a2_x2 i0=tx_burst_cnt[0] i1=tx_burst_cnt[1] q=$abc$38511$new_n2438_
.subckt nand3_x0 i0=$abc$38511$new_n2438_ i1=$abc$38511$new_n2362_ i2=$abc$38511$new_n2345_ nq=$abc$38511$new_n2439_
.subckt a2_x2 i0=$abc$38511$new_n2438_ i1=$abc$38511$new_n1557_ q=$abc$38511$new_n2440_
.subckt nand2_x0 i0=$abc$38511$new_n2438_ i1=$abc$38511$new_n1557_ nq=$abc$38511$new_n2441_
.subckt nxr2_x1 i0=$abc$38511$new_n2439_ i1=$abc$38511$new_n1557_ nq=$abc$38511$new_n2442_
.subckt nor2_x0 i0=$abc$38511$new_n2442_ i1=$abc$38511$new_n2435_ nq=$abc$38511$auto$rtlil.cc:2558:MuxGate$34670
.subckt nxr2_x1 i0=$abc$38511$new_n2436_ i1=$abc$38511$new_n1558_ nq=$abc$38511$new_n2444_
.subckt a2_x2 i0=$abc$38511$new_n2444_ i1=$abc$38511$new_n2434_ q=$abc$38511$auto$rtlil.cc:2558:MuxGate$34666
.subckt oa22_x2 i0=$abc$38511$new_n2362_ i1=$abc$38511$new_n2345_ i2=tx_burst_cnt[0] q=$abc$38511$new_n2446_
.subckt a3_x2 i0=$abc$38511$new_n2446_ i1=$abc$38511$new_n2437_ i2=$abc$38511$new_n2434_ q=$abc$38511$auto$rtlil.cc:2558:MuxGate$34662
.subckt ao22_x2 i0=rx_burst_cnt[2] i1=$abc$38511$new_n2425_ i2=rx_burst_en q=$abc$38511$new_n2448_
.subckt nand3_x0 i0=$abc$38511$new_n1761_ i1=$abc$38511$new_n1760_ i2=MasterWbRX nq=$abc$38511$new_n2449_
.subckt o2_x2 i0=rxfifo_cnt[4] i1=rxfifo_cnt[3] q=$abc$38511$new_n2450_
.subckt oa22_x2 i0=rxfifo_cnt[2] i1=$abc$38511$new_n2449_ i2=$abc$38511$new_n2450_ q=$abc$38511$new_n2451_
.subckt mx2_x2 cmd=$abc$38511$new_n2406_ i0=$abc$38511$new_n2448_ i1=$abc$38511$new_n2451_ q=$abc$38511$auto$rtlil.cc:2558:MuxGate$34658
.subckt oa22_x2 i0=$abc$38511$new_n2440_ i1=$abc$38511$new_n2363_ i2=$abc$38511$auto$ff.cc:693:flip_bits$34649 q=$abc$38511$new_n2453_
.subckt ao22_x2 i0=$abc$38511$new_n2324_ i1=TxLength[3] i2=TxLength[4] q=$abc$38511$new_n2454_
.subckt nand2_x0 i0=txfifo_cnt[2] i1=txfifo_cnt[3] nq=$abc$38511$new_n2455_
.subckt ao22_x2 i0=$abc$38511$new_n2311_ i1=$abc$38511$new_n2454_ i2=$abc$38511$new_n2455_ q=$abc$38511$new_n2456_
.subckt nand2_x0 i0=$abc$38511$new_n2456_ i1=$abc$38511$new_n1759_ nq=$abc$38511$new_n2457_
.subckt mx2_x2 cmd=$abc$38511$new_n2434_ i0=$abc$38511$new_n2457_ i1=$abc$38511$new_n2453_ q=$abc$38511$auto$rtlil.cc:2558:MuxGate$34654
.subckt a4_x2 i0=$abc$38511$new_n2405_ i1=$abc$38511$new_n2398_ i2=$abc$38511$new_n2395_ i3=m_wb_cti_o[1] q=$abc$38511$new_n2459_
.subckt o2_x2 i0=$abc$38511$new_n2459_ i1=$abc$38511$new_n2411_ q=$abc$38511$auto$rtlil.cc:2558:MuxGate$34646
.subckt nor2_x0 i0=$abc$38511$new_n2411_ i1=$abc$38511$new_n2406_ nq=$abc$38511$new_n2461_
.subckt o3_x2 i0=$abc$38511$new_n2441_ i1=$abc$38511$new_n2406_ i2=$abc$38511$new_n2389_ q=$abc$38511$new_n2462_
.subckt nand2_x0 i0=$abc$38511$new_n2462_ i1=$abc$38511$new_n2426_ nq=$abc$38511$new_n2463_
.subckt mx2_x2 cmd=$abc$38511$new_n2461_ i0=$abc$38511$new_n2463_ i1=m_wb_cti_o[0] q=$abc$38511$auto$rtlil.cc:2558:MuxGate$34642
.subckt a4_x2 i0=$abc$38511$new_n2405_ i1=$abc$38511$new_n2398_ i2=$abc$38511$new_n2395_ i3=m_wb_cyc_o q=$abc$38511$new_n2465_
.subckt o2_x2 i0=$abc$38511$new_n2465_ i1=$abc$38511$new_n2408_ q=$abc$38511$auto$rtlil.cc:2558:MuxGate$34638
.subckt nand3_x0 i0=$abc$38511$new_n2364_ i1=$abc$38511$new_n2357_ i2=m_wb_we_o nq=$abc$38511$new_n2467_
.subckt nand2_x0 i0=$abc$38511$new_n2467_ i1=$abc$38511$new_n2391_ nq=$abc$38511$auto$rtlil.cc:2558:MuxGate$34634
.subckt o2_x2 i0=RxPointerLSB_rst[0] i1=RxPointerLSB_rst[1] q=$abc$38511$new_n2469_
.subckt nand2_x0 i0=$abc$38511$new_n2469_ i1=$abc$38511$new_n2392_ nq=$abc$38511$new_n2470_
.subckt ao22_x2 i0=m_wb_sel_o[3] i1=$abc$38511$new_n2408_ i2=$abc$38511$new_n2470_ q=$abc$38511$auto$rtlil.cc:2558:MuxGate$34630
.subckt nand2_x0 i0=$abc$38511$new_n2392_ i1=RxPointerLSB_rst[1] nq=$abc$38511$new_n2472_
.subckt ao22_x2 i0=m_wb_sel_o[2] i1=$abc$38511$new_n2408_ i2=$abc$38511$new_n2472_ q=$abc$38511$auto$rtlil.cc:2558:MuxGate$34626
.subckt a2_x2 i0=RxPointerLSB_rst[0] i1=RxPointerLSB_rst[1] q=$abc$38511$new_n2474_
.subckt nand2_x0 i0=$abc$38511$new_n2474_ i1=$abc$38511$new_n2392_ nq=$abc$38511$new_n2475_
.subckt ao22_x2 i0=m_wb_sel_o[1] i1=$abc$38511$new_n2408_ i2=$abc$38511$new_n2475_ q=$abc$38511$auto$rtlil.cc:2558:MuxGate$34622
.subckt nand4_x0 i0=$abc$38511$new_n2391_ i1=$abc$38511$new_n2364_ i2=$abc$38511$new_n2357_ i3=$abc$38511$new_n1561_ nq=$abc$38511$auto$rtlil.cc:2558:MuxGate$34618
.subckt nand4_x0 i0=$abc$38511$new_n2391_ i1=$abc$38511$new_n2364_ i2=$abc$38511$new_n2357_ i3=$abc$38511$new_n1562_ nq=$abc$38511$new_n2478_
.subckt o3_x2 i0=rx_burst_cnt[0] i1=rx_burst_cnt[1] i2=rx_burst_cnt[2] q=$abc$38511$new_n2479_
.subckt a3_x2 i0=$abc$38511$new_n2479_ i1=$abc$38511$new_n2388_ i2=$abc$38511$new_n2347_ q=$abc$38511$new_n2480_
.subckt nand3_x0 i0=$abc$38511$new_n2479_ i1=$abc$38511$new_n2388_ i2=$abc$38511$new_n2347_ nq=$abc$38511$new_n2481_
.subckt o3_x2 i0=tx_burst_cnt[0] i1=tx_burst_cnt[1] i2=tx_burst_cnt[2] q=$abc$38511$new_n2482_
.subckt a3_x2 i0=$abc$38511$new_n2482_ i1=$abc$38511$new_n2356_ i2=$abc$38511$new_n2351_ q=$abc$38511$new_n2483_
.subckt nand3_x0 i0=$abc$38511$new_n2482_ i1=$abc$38511$new_n2356_ i2=$abc$38511$new_n2351_ nq=$abc$38511$new_n2484_
.subckt ao22_x2 i0=$abc$38511$new_n2392_ i1=$abc$38511$new_n2484_ i2=$abc$38511$new_n2481_ q=$abc$38511$new_n2485_
.subckt oa22_x2 i0=$abc$38511$new_n2391_ i1=$abc$38511$new_n2483_ i2=$abc$38511$new_n2480_ q=$abc$38511$new_n2486_
.subckt a2_x2 i0=m_wb_adr_o[0] i1=m_wb_adr_o[1] q=$abc$38511$new_n2487_
.subckt a3_x2 i0=m_wb_adr_o[0] i1=m_wb_adr_o[1] i2=m_wb_adr_o[2] q=$abc$38511$new_n2488_
.subckt a4_x2 i0=m_wb_adr_o[0] i1=m_wb_adr_o[1] i2=m_wb_adr_o[2] i3=m_wb_adr_o[3] q=$abc$38511$new_n2489_
.subckt a2_x2 i0=$abc$38511$new_n2489_ i1=m_wb_adr_o[4] q=$abc$38511$new_n2490_
.subckt nand3_x0 i0=$abc$38511$new_n2489_ i1=m_wb_adr_o[4] i2=m_wb_adr_o[5] nq=$abc$38511$new_n2491_
.subckt a4_x2 i0=$abc$38511$new_n2489_ i1=m_wb_adr_o[4] i2=m_wb_adr_o[5] i3=m_wb_adr_o[6] q=$abc$38511$new_n2492_
.subckt nand2_x0 i0=$abc$38511$new_n2492_ i1=m_wb_adr_o[7] nq=$abc$38511$new_n2493_
.subckt a4_x2 i0=$abc$38511$new_n2492_ i1=m_wb_adr_o[7] i2=m_wb_adr_o[8] i3=m_wb_adr_o[9] q=$abc$38511$new_n2494_
.subckt nand2_x0 i0=$abc$38511$new_n2494_ i1=m_wb_adr_o[10] nq=$abc$38511$new_n2495_
.subckt a3_x2 i0=$abc$38511$new_n2494_ i1=m_wb_adr_o[10] i2=m_wb_adr_o[11] q=$abc$38511$new_n2496_
.subckt a4_x2 i0=$abc$38511$new_n2494_ i1=m_wb_adr_o[10] i2=m_wb_adr_o[11] i3=m_wb_adr_o[12] q=$abc$38511$new_n2497_
.subckt nand2_x0 i0=$abc$38511$new_n2497_ i1=m_wb_adr_o[13] nq=$abc$38511$new_n2498_
.subckt a3_x2 i0=$abc$38511$new_n2497_ i1=m_wb_adr_o[13] i2=m_wb_adr_o[14] q=$abc$38511$new_n2499_
.subckt a4_x2 i0=$abc$38511$new_n2497_ i1=m_wb_adr_o[13] i2=m_wb_adr_o[14] i3=m_wb_adr_o[15] q=$abc$38511$new_n2500_
.subckt nand4_x0 i0=$abc$38511$new_n2497_ i1=m_wb_adr_o[13] i2=m_wb_adr_o[14] i3=m_wb_adr_o[15] nq=$abc$38511$new_n2501_
.subckt a2_x2 i0=$abc$38511$new_n2500_ i1=m_wb_adr_o[16] q=$abc$38511$new_n2502_
.subckt nand3_x0 i0=$abc$38511$new_n2500_ i1=m_wb_adr_o[16] i2=m_wb_adr_o[17] nq=$abc$38511$new_n2503_
.subckt a4_x2 i0=$abc$38511$new_n2500_ i1=m_wb_adr_o[16] i2=m_wb_adr_o[17] i3=m_wb_adr_o[18] q=$abc$38511$new_n2504_
.subckt nand4_x0 i0=$abc$38511$new_n2500_ i1=m_wb_adr_o[16] i2=m_wb_adr_o[17] i3=m_wb_adr_o[18] nq=$abc$38511$new_n2505_
.subckt a2_x2 i0=$abc$38511$new_n2504_ i1=m_wb_adr_o[19] q=$abc$38511$new_n2506_
.subckt nand3_x0 i0=$abc$38511$new_n2504_ i1=m_wb_adr_o[19] i2=m_wb_adr_o[20] nq=$abc$38511$new_n2507_
.subckt a4_x2 i0=$abc$38511$new_n2504_ i1=m_wb_adr_o[19] i2=m_wb_adr_o[20] i3=m_wb_adr_o[21] q=$abc$38511$new_n2508_
.subckt nand4_x0 i0=$abc$38511$new_n2504_ i1=m_wb_adr_o[19] i2=m_wb_adr_o[20] i3=m_wb_adr_o[21] nq=$abc$38511$new_n2509_
.subckt a2_x2 i0=$abc$38511$new_n2508_ i1=m_wb_adr_o[22] q=$abc$38511$new_n2510_
.subckt a3_x2 i0=$abc$38511$new_n2508_ i1=m_wb_adr_o[22] i2=m_wb_adr_o[23] q=$abc$38511$new_n2511_
.subckt nand3_x0 i0=$abc$38511$new_n2508_ i1=m_wb_adr_o[22] i2=m_wb_adr_o[23] nq=$abc$38511$new_n2512_
.subckt a4_x2 i0=$abc$38511$new_n2508_ i1=m_wb_adr_o[22] i2=m_wb_adr_o[23] i3=m_wb_adr_o[24] q=$abc$38511$new_n2513_
.subckt nand4_x0 i0=$abc$38511$new_n2508_ i1=m_wb_adr_o[22] i2=m_wb_adr_o[23] i3=m_wb_adr_o[24] nq=$abc$38511$new_n2514_
.subckt nand2_x0 i0=$abc$38511$new_n2513_ i1=m_wb_adr_o[25] nq=$abc$38511$new_n2515_
.subckt a3_x2 i0=$abc$38511$new_n2513_ i1=m_wb_adr_o[25] i2=m_wb_adr_o[26] q=$abc$38511$new_n2516_
.subckt nand3_x0 i0=$abc$38511$new_n2513_ i1=m_wb_adr_o[25] i2=m_wb_adr_o[26] nq=$abc$38511$new_n2517_
.subckt a4_x2 i0=$abc$38511$new_n2513_ i1=m_wb_adr_o[25] i2=m_wb_adr_o[26] i3=m_wb_adr_o[27] q=$abc$38511$new_n2518_
.subckt nand4_x0 i0=$abc$38511$new_n2513_ i1=m_wb_adr_o[25] i2=m_wb_adr_o[26] i3=m_wb_adr_o[27] nq=$abc$38511$new_n2519_
.subckt nand2_x0 i0=$abc$38511$new_n2518_ i1=m_wb_adr_o[28] nq=$abc$38511$new_n2520_
.subckt ao22_x2 i0=$abc$38511$new_n2519_ i1=$abc$38511$new_n1563_ i2=m_wb_adr_o[29] q=$abc$38511$new_n2521_
.subckt a3_x2 i0=$abc$38511$new_n2518_ i1=m_wb_adr_o[28] i2=$abc$38511$new_n1562_ q=$abc$38511$new_n2522_
.subckt ao22_x2 i0=$abc$38511$new_n2522_ i1=$abc$38511$new_n2521_ i2=$abc$38511$new_n2486_ q=$abc$38511$new_n2523_
.subckt ao22_x2 i0=$abc$38511$new_n2482_ i1=$abc$38511$new_n2392_ i2=$abc$38511$new_n2357_ q=$abc$38511$new_n2524_
.subckt o2_x2 i0=$abc$38511$new_n2524_ i1=$abc$38511$new_n1514_ q=$abc$38511$new_n2525_
.subckt nand4_x0 i0=$abc$38511$new_n2479_ i1=$abc$38511$new_n2377_ i2=$abc$38511$new_n2372_ i3=$abc$38511$new_n2369_ nq=$abc$38511$new_n2526_
.subckt nand3_x0 i0=$abc$38511$new_n2526_ i1=$abc$38511$new_n2392_ i2=RxPointerMSB[31] nq=$abc$38511$new_n2527_
.subckt a2_x2 i0=$abc$38511$new_n2527_ i1=$abc$38511$new_n2408_ q=$abc$38511$new_n2528_
.subckt nand2_x0 i0=$abc$38511$new_n2528_ i1=$abc$38511$new_n2525_ nq=$abc$38511$new_n2529_
.subckt ao22_x2 i0=$abc$38511$new_n2529_ i1=$abc$38511$new_n2523_ i2=$abc$38511$new_n2478_ q=$abc$38511$auto$rtlil.cc:2558:MuxGate$34614
.subckt nand4_x0 i0=$abc$38511$new_n2391_ i1=$abc$38511$new_n2364_ i2=$abc$38511$new_n2357_ i3=$abc$38511$new_n1563_ nq=$abc$38511$new_n2531_
.subckt ao22_x2 i0=m_wb_adr_o[28] i1=$abc$38511$new_n2518_ i2=$abc$38511$new_n2486_ q=$abc$38511$new_n2532_
.subckt o2_x2 i0=$abc$38511$new_n2524_ i1=$abc$38511$new_n1515_ q=$abc$38511$new_n2533_
.subckt nand3_x0 i0=$abc$38511$new_n2526_ i1=$abc$38511$new_n2392_ i2=RxPointerMSB[30] nq=$abc$38511$new_n2534_
.subckt a2_x2 i0=$abc$38511$new_n2534_ i1=$abc$38511$new_n2408_ q=$abc$38511$new_n2535_
.subckt nand2_x0 i0=$abc$38511$new_n2535_ i1=$abc$38511$new_n2533_ nq=$abc$38511$new_n2536_
.subckt oa22_x2 i0=$abc$38511$new_n2520_ i1=$abc$38511$new_n2532_ i2=$abc$38511$new_n2536_ q=$abc$38511$new_n2537_
.subckt a2_x2 i0=$abc$38511$new_n2537_ i1=$abc$38511$new_n2531_ q=$abc$38511$auto$rtlil.cc:2558:MuxGate$34610
.subckt nand4_x0 i0=$abc$38511$new_n2391_ i1=$abc$38511$new_n2364_ i2=$abc$38511$new_n2357_ i3=$abc$38511$new_n1564_ nq=$abc$38511$new_n2539_
.subckt ao22_x2 i0=m_wb_adr_o[27] i1=$abc$38511$new_n2516_ i2=$abc$38511$new_n2486_ q=$abc$38511$new_n2540_
.subckt o2_x2 i0=$abc$38511$new_n2524_ i1=$abc$38511$new_n1516_ q=$abc$38511$new_n2541_
.subckt nand3_x0 i0=$abc$38511$new_n2526_ i1=$abc$38511$new_n2392_ i2=RxPointerMSB[29] nq=$abc$38511$new_n2542_
.subckt a2_x2 i0=$abc$38511$new_n2542_ i1=$abc$38511$new_n2408_ q=$abc$38511$new_n2543_
.subckt nand2_x0 i0=$abc$38511$new_n2543_ i1=$abc$38511$new_n2541_ nq=$abc$38511$new_n2544_
.subckt oa22_x2 i0=$abc$38511$new_n2519_ i1=$abc$38511$new_n2540_ i2=$abc$38511$new_n2544_ q=$abc$38511$new_n2545_
.subckt a2_x2 i0=$abc$38511$new_n2545_ i1=$abc$38511$new_n2539_ q=$abc$38511$auto$rtlil.cc:2558:MuxGate$34606
.subckt nand4_x0 i0=$abc$38511$new_n2391_ i1=$abc$38511$new_n2364_ i2=$abc$38511$new_n2357_ i3=$abc$38511$new_n1565_ nq=$abc$38511$new_n2547_
.subckt oa22_x2 i0=$abc$38511$new_n2513_ i1=m_wb_adr_o[25] i2=m_wb_adr_o[26] q=$abc$38511$new_n2548_
.subckt a3_x2 i0=$abc$38511$new_n2548_ i1=$abc$38511$new_n2517_ i2=$abc$38511$new_n2486_ q=$abc$38511$new_n2549_
.subckt o2_x2 i0=$abc$38511$new_n2524_ i1=$abc$38511$new_n1517_ q=$abc$38511$new_n2550_
.subckt nand3_x0 i0=$abc$38511$new_n2526_ i1=$abc$38511$new_n2392_ i2=RxPointerMSB[28] nq=$abc$38511$new_n2551_
.subckt a2_x2 i0=$abc$38511$new_n2551_ i1=$abc$38511$new_n2408_ q=$abc$38511$new_n2552_
.subckt nand2_x0 i0=$abc$38511$new_n2552_ i1=$abc$38511$new_n2550_ nq=$abc$38511$new_n2553_
.subckt ao22_x2 i0=$abc$38511$new_n2553_ i1=$abc$38511$new_n2549_ i2=$abc$38511$new_n2547_ q=$abc$38511$auto$rtlil.cc:2558:MuxGate$34602
.subckt nand4_x0 i0=$abc$38511$new_n2391_ i1=$abc$38511$new_n2364_ i2=$abc$38511$new_n2357_ i3=$abc$38511$new_n1566_ nq=$abc$38511$new_n2555_
.subckt ao22_x2 i0=m_wb_adr_o[25] i1=$abc$38511$new_n2513_ i2=$abc$38511$new_n2486_ q=$abc$38511$new_n2556_
.subckt a2_x2 i0=$abc$38511$new_n2556_ i1=$abc$38511$new_n2515_ q=$abc$38511$new_n2557_
.subckt o2_x2 i0=$abc$38511$new_n2524_ i1=$abc$38511$new_n1518_ q=$abc$38511$new_n2558_
.subckt nand3_x0 i0=$abc$38511$new_n2526_ i1=$abc$38511$new_n2392_ i2=RxPointerMSB[27] nq=$abc$38511$new_n2559_
.subckt a2_x2 i0=$abc$38511$new_n2559_ i1=$abc$38511$new_n2408_ q=$abc$38511$new_n2560_
.subckt nand2_x0 i0=$abc$38511$new_n2560_ i1=$abc$38511$new_n2558_ nq=$abc$38511$new_n2561_
.subckt ao22_x2 i0=$abc$38511$new_n2561_ i1=$abc$38511$new_n2557_ i2=$abc$38511$new_n2555_ q=$abc$38511$auto$rtlil.cc:2558:MuxGate$34598
.subckt nand4_x0 i0=$abc$38511$new_n2391_ i1=$abc$38511$new_n2364_ i2=$abc$38511$new_n2357_ i3=$abc$38511$new_n1567_ nq=$abc$38511$new_n2563_
.subckt ao22_x2 i0=m_wb_adr_o[24] i1=$abc$38511$new_n2511_ i2=$abc$38511$new_n2486_ q=$abc$38511$new_n2564_
.subckt a2_x2 i0=$abc$38511$new_n2564_ i1=$abc$38511$new_n2514_ q=$abc$38511$new_n2565_
.subckt o2_x2 i0=$abc$38511$new_n2524_ i1=$abc$38511$new_n1519_ q=$abc$38511$new_n2566_
.subckt nand3_x0 i0=$abc$38511$new_n2526_ i1=$abc$38511$new_n2392_ i2=RxPointerMSB[26] nq=$abc$38511$new_n2567_
.subckt a2_x2 i0=$abc$38511$new_n2567_ i1=$abc$38511$new_n2408_ q=$abc$38511$new_n2568_
.subckt nand2_x0 i0=$abc$38511$new_n2568_ i1=$abc$38511$new_n2566_ nq=$abc$38511$new_n2569_
.subckt ao22_x2 i0=$abc$38511$new_n2569_ i1=$abc$38511$new_n2565_ i2=$abc$38511$new_n2563_ q=$abc$38511$auto$rtlil.cc:2558:MuxGate$34594
.subckt nand4_x0 i0=$abc$38511$new_n2391_ i1=$abc$38511$new_n2364_ i2=$abc$38511$new_n2357_ i3=$abc$38511$new_n1568_ nq=$abc$38511$new_n2571_
.subckt oa22_x2 i0=$abc$38511$new_n2508_ i1=m_wb_adr_o[22] i2=m_wb_adr_o[23] q=$abc$38511$new_n2572_
.subckt a3_x2 i0=$abc$38511$new_n2572_ i1=$abc$38511$new_n2512_ i2=$abc$38511$new_n2486_ q=$abc$38511$new_n2573_
.subckt o2_x2 i0=$abc$38511$new_n2524_ i1=$abc$38511$new_n1520_ q=$abc$38511$new_n2574_
.subckt nand3_x0 i0=$abc$38511$new_n2526_ i1=$abc$38511$new_n2392_ i2=RxPointerMSB[25] nq=$abc$38511$new_n2575_
.subckt a2_x2 i0=$abc$38511$new_n2575_ i1=$abc$38511$new_n2408_ q=$abc$38511$new_n2576_
.subckt nand2_x0 i0=$abc$38511$new_n2576_ i1=$abc$38511$new_n2574_ nq=$abc$38511$new_n2577_
.subckt ao22_x2 i0=$abc$38511$new_n2577_ i1=$abc$38511$new_n2573_ i2=$abc$38511$new_n2571_ q=$abc$38511$auto$rtlil.cc:2558:MuxGate$34590
.subckt nand4_x0 i0=$abc$38511$new_n2391_ i1=$abc$38511$new_n2364_ i2=$abc$38511$new_n2357_ i3=$abc$38511$new_n1569_ nq=$abc$38511$new_n2579_
.subckt oa22_x2 i0=$abc$38511$new_n1569_ i1=$abc$38511$new_n2509_ i2=$abc$38511$new_n2485_ q=$abc$38511$new_n2580_
.subckt nor2_x0 i0=$abc$38511$new_n2580_ i1=$abc$38511$new_n2510_ nq=$abc$38511$new_n2581_
.subckt o2_x2 i0=$abc$38511$new_n2524_ i1=$abc$38511$new_n1521_ q=$abc$38511$new_n2582_
.subckt nand3_x0 i0=$abc$38511$new_n2526_ i1=$abc$38511$new_n2392_ i2=RxPointerMSB[24] nq=$abc$38511$new_n2583_
.subckt a2_x2 i0=$abc$38511$new_n2583_ i1=$abc$38511$new_n2408_ q=$abc$38511$new_n2584_
.subckt nand2_x0 i0=$abc$38511$new_n2584_ i1=$abc$38511$new_n2582_ nq=$abc$38511$new_n2585_
.subckt ao22_x2 i0=$abc$38511$new_n2585_ i1=$abc$38511$new_n2581_ i2=$abc$38511$new_n2579_ q=$abc$38511$auto$rtlil.cc:2558:MuxGate$34586
.subckt nand4_x0 i0=$abc$38511$new_n2391_ i1=$abc$38511$new_n2364_ i2=$abc$38511$new_n2357_ i3=$abc$38511$new_n1570_ nq=$abc$38511$new_n2587_
.subckt oa22_x2 i0=$abc$38511$new_n1570_ i1=$abc$38511$new_n2507_ i2=$abc$38511$new_n2485_ q=$abc$38511$new_n2588_
.subckt nor2_x0 i0=$abc$38511$new_n2588_ i1=$abc$38511$new_n2508_ nq=$abc$38511$new_n2589_
.subckt o2_x2 i0=$abc$38511$new_n2524_ i1=$abc$38511$new_n1522_ q=$abc$38511$new_n2590_
.subckt nand3_x0 i0=$abc$38511$new_n2526_ i1=$abc$38511$new_n2392_ i2=RxPointerMSB[23] nq=$abc$38511$new_n2591_
.subckt a2_x2 i0=$abc$38511$new_n2591_ i1=$abc$38511$new_n2408_ q=$abc$38511$new_n2592_
.subckt nand2_x0 i0=$abc$38511$new_n2592_ i1=$abc$38511$new_n2590_ nq=$abc$38511$new_n2593_
.subckt ao22_x2 i0=$abc$38511$new_n2593_ i1=$abc$38511$new_n2589_ i2=$abc$38511$new_n2587_ q=$abc$38511$auto$rtlil.cc:2558:MuxGate$34582
.subckt nand4_x0 i0=$abc$38511$new_n2391_ i1=$abc$38511$new_n2364_ i2=$abc$38511$new_n2357_ i3=$abc$38511$new_n1571_ nq=$abc$38511$new_n2595_
.subckt ao22_x2 i0=m_wb_adr_o[20] i1=$abc$38511$new_n2506_ i2=$abc$38511$new_n2486_ q=$abc$38511$new_n2596_
.subckt a2_x2 i0=$abc$38511$new_n2596_ i1=$abc$38511$new_n2507_ q=$abc$38511$new_n2597_
.subckt o2_x2 i0=$abc$38511$new_n2524_ i1=$abc$38511$new_n1523_ q=$abc$38511$new_n2598_
.subckt nand3_x0 i0=$abc$38511$new_n2526_ i1=$abc$38511$new_n2392_ i2=RxPointerMSB[22] nq=$abc$38511$new_n2599_
.subckt a2_x2 i0=$abc$38511$new_n2599_ i1=$abc$38511$new_n2408_ q=$abc$38511$new_n2600_
.subckt nand2_x0 i0=$abc$38511$new_n2600_ i1=$abc$38511$new_n2598_ nq=$abc$38511$new_n2601_
.subckt ao22_x2 i0=$abc$38511$new_n2601_ i1=$abc$38511$new_n2597_ i2=$abc$38511$new_n2595_ q=$abc$38511$auto$rtlil.cc:2558:MuxGate$34578
.subckt nand4_x0 i0=$abc$38511$new_n2391_ i1=$abc$38511$new_n2364_ i2=$abc$38511$new_n2357_ i3=$abc$38511$new_n1572_ nq=$abc$38511$new_n2603_
.subckt oa22_x2 i0=$abc$38511$new_n1572_ i1=$abc$38511$new_n2505_ i2=$abc$38511$new_n2485_ q=$abc$38511$new_n2604_
.subckt nor2_x0 i0=$abc$38511$new_n2604_ i1=$abc$38511$new_n2506_ nq=$abc$38511$new_n2605_
.subckt o2_x2 i0=$abc$38511$new_n2524_ i1=$abc$38511$new_n1524_ q=$abc$38511$new_n2606_
.subckt nand3_x0 i0=$abc$38511$new_n2526_ i1=$abc$38511$new_n2392_ i2=RxPointerMSB[21] nq=$abc$38511$new_n2607_
.subckt a2_x2 i0=$abc$38511$new_n2607_ i1=$abc$38511$new_n2408_ q=$abc$38511$new_n2608_
.subckt nand2_x0 i0=$abc$38511$new_n2608_ i1=$abc$38511$new_n2606_ nq=$abc$38511$new_n2609_
.subckt ao22_x2 i0=$abc$38511$new_n2609_ i1=$abc$38511$new_n2605_ i2=$abc$38511$new_n2603_ q=$abc$38511$auto$rtlil.cc:2558:MuxGate$34574
.subckt nand4_x0 i0=$abc$38511$new_n2391_ i1=$abc$38511$new_n2364_ i2=$abc$38511$new_n2357_ i3=$abc$38511$new_n1573_ nq=$abc$38511$new_n2611_
.subckt oa22_x2 i0=$abc$38511$new_n1573_ i1=$abc$38511$new_n2503_ i2=$abc$38511$new_n2485_ q=$abc$38511$new_n2612_
.subckt nor2_x0 i0=$abc$38511$new_n2612_ i1=$abc$38511$new_n2504_ nq=$abc$38511$new_n2613_
.subckt o2_x2 i0=$abc$38511$new_n2524_ i1=$abc$38511$new_n1525_ q=$abc$38511$new_n2614_
.subckt nand3_x0 i0=$abc$38511$new_n2526_ i1=$abc$38511$new_n2392_ i2=RxPointerMSB[20] nq=$abc$38511$new_n2615_
.subckt a2_x2 i0=$abc$38511$new_n2615_ i1=$abc$38511$new_n2408_ q=$abc$38511$new_n2616_
.subckt nand2_x0 i0=$abc$38511$new_n2616_ i1=$abc$38511$new_n2614_ nq=$abc$38511$new_n2617_
.subckt ao22_x2 i0=$abc$38511$new_n2617_ i1=$abc$38511$new_n2613_ i2=$abc$38511$new_n2611_ q=$abc$38511$auto$rtlil.cc:2558:MuxGate$34570
.subckt nand4_x0 i0=$abc$38511$new_n2391_ i1=$abc$38511$new_n2364_ i2=$abc$38511$new_n2357_ i3=$abc$38511$new_n1574_ nq=$abc$38511$new_n2619_
.subckt ao22_x2 i0=m_wb_adr_o[17] i1=$abc$38511$new_n2502_ i2=$abc$38511$new_n2486_ q=$abc$38511$new_n2620_
.subckt a2_x2 i0=$abc$38511$new_n2620_ i1=$abc$38511$new_n2503_ q=$abc$38511$new_n2621_
.subckt nand3_x0 i0=$abc$38511$new_n2526_ i1=$abc$38511$new_n2392_ i2=RxPointerMSB[19] nq=$abc$38511$new_n2622_
.subckt ao22_x2 i0=$abc$38511$new_n1526_ i1=$abc$38511$new_n2524_ i2=$abc$38511$new_n2408_ q=$abc$38511$new_n2623_
.subckt nand2_x0 i0=$abc$38511$new_n2623_ i1=$abc$38511$new_n2622_ nq=$abc$38511$new_n2624_
.subckt ao22_x2 i0=$abc$38511$new_n2624_ i1=$abc$38511$new_n2621_ i2=$abc$38511$new_n2619_ q=$abc$38511$auto$rtlil.cc:2558:MuxGate$34566
.subckt nand4_x0 i0=$abc$38511$new_n2391_ i1=$abc$38511$new_n2364_ i2=$abc$38511$new_n2357_ i3=$abc$38511$new_n1575_ nq=$abc$38511$new_n2626_
.subckt nand2_x0 i0=$abc$38511$new_n2501_ i1=$abc$38511$new_n1575_ nq=$abc$38511$new_n2627_
.subckt a2_x2 i0=$abc$38511$new_n2501_ i1=$abc$38511$new_n2486_ q=$abc$38511$new_n2628_
.subckt oa22_x2 i0=$abc$38511$new_n2501_ i1=$abc$38511$new_n2486_ i2=$abc$38511$new_n2407_ q=$abc$38511$new_n2629_
.subckt a2_x2 i0=$abc$38511$new_n2486_ i1=$abc$38511$new_n1575_ q=$abc$38511$new_n2630_
.subckt ao22_x2 i0=$abc$38511$new_n2630_ i1=$abc$38511$new_n2629_ i2=$abc$38511$new_n2627_ q=$abc$38511$new_n2631_
.subckt nand3_x0 i0=$abc$38511$new_n2526_ i1=$abc$38511$new_n2392_ i2=RxPointerMSB[18] nq=$abc$38511$new_n2632_
.subckt o2_x2 i0=$abc$38511$new_n2524_ i1=$abc$38511$new_n1527_ q=$abc$38511$new_n2633_
.subckt nand2_x0 i0=$abc$38511$new_n2633_ i1=$abc$38511$new_n2632_ nq=$abc$38511$new_n2634_
.subckt ao22_x2 i0=$abc$38511$new_n2634_ i1=$abc$38511$new_n2631_ i2=$abc$38511$new_n2626_ q=$abc$38511$auto$rtlil.cc:2558:MuxGate$34562
.subckt nand4_x0 i0=$abc$38511$new_n2391_ i1=$abc$38511$new_n2364_ i2=$abc$38511$new_n2357_ i3=$abc$38511$new_n1576_ nq=$abc$38511$new_n2636_
.subckt o2_x2 i0=$abc$38511$new_n2499_ i1=m_wb_adr_o[15] q=$abc$38511$new_n2637_
.subckt ao22_x2 i0=$abc$38511$new_n2407_ i1=$abc$38511$new_n2628_ i2=$abc$38511$new_n2637_ q=$abc$38511$new_n2638_
.subckt nand3_x0 i0=$abc$38511$new_n2526_ i1=$abc$38511$new_n2392_ i2=RxPointerMSB[17] nq=$abc$38511$new_n2639_
.subckt o2_x2 i0=$abc$38511$new_n2524_ i1=$abc$38511$new_n1528_ q=$abc$38511$new_n2640_
.subckt nand2_x0 i0=$abc$38511$new_n2640_ i1=$abc$38511$new_n2639_ nq=$abc$38511$new_n2641_
.subckt ao22_x2 i0=$abc$38511$new_n2641_ i1=$abc$38511$new_n2638_ i2=$abc$38511$new_n2636_ q=$abc$38511$auto$rtlil.cc:2558:MuxGate$34558
.subckt nand4_x0 i0=$abc$38511$new_n2391_ i1=$abc$38511$new_n2364_ i2=$abc$38511$new_n2357_ i3=$abc$38511$new_n1577_ nq=$abc$38511$new_n2643_
.subckt oa22_x2 i0=$abc$38511$new_n2497_ i1=m_wb_adr_o[13] i2=m_wb_adr_o[14] q=$abc$38511$new_n2644_
.subckt a2_x2 i0=$abc$38511$new_n2498_ i1=$abc$38511$new_n2486_ q=$abc$38511$new_n2645_
.subckt oa22_x2 i0=$abc$38511$new_n2498_ i1=$abc$38511$new_n2486_ i2=$abc$38511$new_n2407_ q=$abc$38511$new_n2646_
.subckt a2_x2 i0=$abc$38511$new_n2486_ i1=$abc$38511$new_n1577_ q=$abc$38511$new_n2647_
.subckt ao22_x2 i0=$abc$38511$new_n2647_ i1=$abc$38511$new_n2646_ i2=$abc$38511$new_n2644_ q=$abc$38511$new_n2648_
.subckt nand3_x0 i0=$abc$38511$new_n2526_ i1=$abc$38511$new_n2392_ i2=RxPointerMSB[16] nq=$abc$38511$new_n2649_
.subckt o2_x2 i0=$abc$38511$new_n2524_ i1=$abc$38511$new_n1529_ q=$abc$38511$new_n2650_
.subckt nand2_x0 i0=$abc$38511$new_n2650_ i1=$abc$38511$new_n2649_ nq=$abc$38511$new_n2651_
.subckt ao22_x2 i0=$abc$38511$new_n2651_ i1=$abc$38511$new_n2648_ i2=$abc$38511$new_n2643_ q=$abc$38511$auto$rtlil.cc:2558:MuxGate$34554
.subckt nand4_x0 i0=$abc$38511$new_n2391_ i1=$abc$38511$new_n2364_ i2=$abc$38511$new_n2357_ i3=$abc$38511$new_n1578_ nq=$abc$38511$new_n2653_
.subckt o2_x2 i0=$abc$38511$new_n2497_ i1=m_wb_adr_o[13] q=$abc$38511$new_n2654_
.subckt ao22_x2 i0=$abc$38511$new_n2407_ i1=$abc$38511$new_n2645_ i2=$abc$38511$new_n2654_ q=$abc$38511$new_n2655_
.subckt nand3_x0 i0=$abc$38511$new_n2526_ i1=$abc$38511$new_n2392_ i2=RxPointerMSB[15] nq=$abc$38511$new_n2656_
.subckt o2_x2 i0=$abc$38511$new_n2524_ i1=$abc$38511$new_n1530_ q=$abc$38511$new_n2657_
.subckt nand2_x0 i0=$abc$38511$new_n2657_ i1=$abc$38511$new_n2656_ nq=$abc$38511$new_n2658_
.subckt ao22_x2 i0=$abc$38511$new_n2658_ i1=$abc$38511$new_n2655_ i2=$abc$38511$new_n2653_ q=$abc$38511$auto$rtlil.cc:2558:MuxGate$34550
.subckt nand4_x0 i0=$abc$38511$new_n2391_ i1=$abc$38511$new_n2364_ i2=$abc$38511$new_n2357_ i3=$abc$38511$new_n1579_ nq=$abc$38511$new_n2660_
.subckt o2_x2 i0=$abc$38511$new_n2496_ i1=m_wb_adr_o[12] q=$abc$38511$new_n2661_
.subckt ao22_x2 i0=$abc$38511$new_n2496_ i1=$abc$38511$new_n2485_ i2=$abc$38511$new_n2408_ q=$abc$38511$new_n2662_
.subckt nand2_x0 i0=$abc$38511$new_n2486_ i1=$abc$38511$new_n1579_ nq=$abc$38511$new_n2663_
.subckt nand2_x0 i0=$abc$38511$new_n2663_ i1=$abc$38511$new_n2662_ nq=$abc$38511$new_n2664_
.subckt nor2_x0 i0=$abc$38511$new_n2524_ i1=$abc$38511$new_n1531_ nq=$abc$38511$new_n2665_
.subckt a3_x2 i0=$abc$38511$new_n2526_ i1=$abc$38511$new_n2392_ i2=RxPointerMSB[14] q=$abc$38511$new_n2666_
.subckt oa22_x2 i0=$abc$38511$new_n2661_ i1=$abc$38511$new_n2664_ i2=$abc$38511$new_n2666_ q=$abc$38511$new_n2667_
.subckt ao22_x2 i0=$abc$38511$new_n2667_ i1=$abc$38511$new_n2665_ i2=$abc$38511$new_n2660_ q=$abc$38511$auto$rtlil.cc:2558:MuxGate$34546
.subckt nand4_x0 i0=$abc$38511$new_n2391_ i1=$abc$38511$new_n2364_ i2=$abc$38511$new_n2357_ i3=$abc$38511$new_n1580_ nq=$abc$38511$new_n2669_
.subckt a2_x2 i0=$abc$38511$new_n2495_ i1=$abc$38511$new_n1580_ q=$abc$38511$new_n2670_
.subckt nor2_x0 i0=$abc$38511$new_n2670_ i1=$abc$38511$new_n2662_ nq=$abc$38511$new_n2671_
.subckt nand3_x0 i0=$abc$38511$new_n2526_ i1=$abc$38511$new_n2392_ i2=RxPointerMSB[13] nq=$abc$38511$new_n2672_
.subckt o2_x2 i0=$abc$38511$new_n2524_ i1=$abc$38511$new_n1532_ q=$abc$38511$new_n2673_
.subckt nand2_x0 i0=$abc$38511$new_n2673_ i1=$abc$38511$new_n2672_ nq=$abc$38511$new_n2674_
.subckt ao22_x2 i0=$abc$38511$new_n2674_ i1=$abc$38511$new_n2671_ i2=$abc$38511$new_n2669_ q=$abc$38511$auto$rtlil.cc:2558:MuxGate$34542
.subckt nand4_x0 i0=$abc$38511$new_n2391_ i1=$abc$38511$new_n2364_ i2=$abc$38511$new_n2357_ i3=$abc$38511$new_n1581_ nq=$abc$38511$new_n2676_
.subckt o2_x2 i0=$abc$38511$new_n2494_ i1=m_wb_adr_o[10] q=$abc$38511$new_n2677_
.subckt ao22_x2 i0=$abc$38511$new_n2494_ i1=$abc$38511$new_n2485_ i2=$abc$38511$new_n2408_ q=$abc$38511$new_n2678_
.subckt nand2_x0 i0=$abc$38511$new_n2486_ i1=$abc$38511$new_n1581_ nq=$abc$38511$new_n2679_
.subckt nand2_x0 i0=$abc$38511$new_n2679_ i1=$abc$38511$new_n2678_ nq=$abc$38511$new_n2680_
.subckt nor2_x0 i0=$abc$38511$new_n2524_ i1=$abc$38511$new_n1533_ nq=$abc$38511$new_n2681_
.subckt a3_x2 i0=$abc$38511$new_n2526_ i1=$abc$38511$new_n2392_ i2=RxPointerMSB[12] q=$abc$38511$new_n2682_
.subckt oa22_x2 i0=$abc$38511$new_n2677_ i1=$abc$38511$new_n2680_ i2=$abc$38511$new_n2682_ q=$abc$38511$new_n2683_
.subckt ao22_x2 i0=$abc$38511$new_n2683_ i1=$abc$38511$new_n2681_ i2=$abc$38511$new_n2676_ q=$abc$38511$auto$rtlil.cc:2558:MuxGate$34538
.subckt nand4_x0 i0=$abc$38511$new_n2391_ i1=$abc$38511$new_n2364_ i2=$abc$38511$new_n2357_ i3=$abc$38511$new_n1582_ nq=$abc$38511$new_n2685_
.subckt ao22_x2 i0=$abc$38511$new_n2493_ i1=$abc$38511$new_n1583_ i2=$abc$38511$new_n1582_ q=$abc$38511$new_n2686_
.subckt nor2_x0 i0=$abc$38511$new_n2686_ i1=$abc$38511$new_n2678_ nq=$abc$38511$new_n2687_
.subckt nand3_x0 i0=$abc$38511$new_n2526_ i1=$abc$38511$new_n2392_ i2=RxPointerMSB[11] nq=$abc$38511$new_n2688_
.subckt o2_x2 i0=$abc$38511$new_n2524_ i1=$abc$38511$new_n1534_ q=$abc$38511$new_n2689_
.subckt nand2_x0 i0=$abc$38511$new_n2689_ i1=$abc$38511$new_n2688_ nq=$abc$38511$new_n2690_
.subckt ao22_x2 i0=$abc$38511$new_n2690_ i1=$abc$38511$new_n2687_ i2=$abc$38511$new_n2685_ q=$abc$38511$auto$rtlil.cc:2558:MuxGate$34534
.subckt nand4_x0 i0=$abc$38511$new_n2391_ i1=$abc$38511$new_n2364_ i2=$abc$38511$new_n2357_ i3=$abc$38511$new_n1583_ nq=$abc$38511$new_n2692_
.subckt oa22_x2 i0=$abc$38511$new_n2492_ i1=m_wb_adr_o[7] i2=m_wb_adr_o[8] q=$abc$38511$new_n2693_
.subckt a2_x2 i0=$abc$38511$new_n2493_ i1=$abc$38511$new_n2486_ q=$abc$38511$new_n2694_
.subckt oa22_x2 i0=$abc$38511$new_n2493_ i1=$abc$38511$new_n2486_ i2=$abc$38511$new_n2407_ q=$abc$38511$new_n2695_
.subckt a2_x2 i0=$abc$38511$new_n2486_ i1=$abc$38511$new_n1583_ q=$abc$38511$new_n2696_
.subckt ao22_x2 i0=$abc$38511$new_n2696_ i1=$abc$38511$new_n2695_ i2=$abc$38511$new_n2693_ q=$abc$38511$new_n2697_
.subckt o2_x2 i0=$abc$38511$new_n2524_ i1=$abc$38511$new_n1535_ q=$abc$38511$new_n2698_
.subckt nand3_x0 i0=$abc$38511$new_n2526_ i1=$abc$38511$new_n2392_ i2=RxPointerMSB[10] nq=$abc$38511$new_n2699_
.subckt nand2_x0 i0=$abc$38511$new_n2699_ i1=$abc$38511$new_n2698_ nq=$abc$38511$new_n2700_
.subckt ao22_x2 i0=$abc$38511$new_n2700_ i1=$abc$38511$new_n2697_ i2=$abc$38511$new_n2692_ q=$abc$38511$auto$rtlil.cc:2558:MuxGate$34530
.subckt nand4_x0 i0=$abc$38511$new_n2391_ i1=$abc$38511$new_n2364_ i2=$abc$38511$new_n2357_ i3=$abc$38511$new_n1584_ nq=$abc$38511$new_n2702_
.subckt o2_x2 i0=$abc$38511$new_n2492_ i1=m_wb_adr_o[7] q=$abc$38511$new_n2703_
.subckt ao22_x2 i0=$abc$38511$new_n2407_ i1=$abc$38511$new_n2694_ i2=$abc$38511$new_n2703_ q=$abc$38511$new_n2704_
.subckt o2_x2 i0=$abc$38511$new_n2524_ i1=$abc$38511$new_n1536_ q=$abc$38511$new_n2705_
.subckt nand3_x0 i0=$abc$38511$new_n2526_ i1=$abc$38511$new_n2392_ i2=RxPointerMSB[9] nq=$abc$38511$new_n2706_
.subckt nand2_x0 i0=$abc$38511$new_n2706_ i1=$abc$38511$new_n2705_ nq=$abc$38511$new_n2707_
.subckt ao22_x2 i0=$abc$38511$new_n2707_ i1=$abc$38511$new_n2704_ i2=$abc$38511$new_n2702_ q=$abc$38511$auto$rtlil.cc:2558:MuxGate$34526
.subckt nand4_x0 i0=$abc$38511$new_n2391_ i1=$abc$38511$new_n2364_ i2=$abc$38511$new_n2357_ i3=$abc$38511$new_n1585_ nq=$abc$38511$new_n2709_
.subckt o2_x2 i0=$abc$38511$new_n2524_ i1=$abc$38511$new_n1537_ q=$abc$38511$new_n2710_
.subckt nand3_x0 i0=$abc$38511$new_n2526_ i1=$abc$38511$new_n2392_ i2=RxPointerMSB[8] nq=$abc$38511$new_n2711_
.subckt nxr2_x1 i0=$abc$38511$new_n2491_ i1=$abc$38511$new_n1585_ nq=$abc$38511$new_n2712_
.subckt ao22_x2 i0=$abc$38511$new_n2712_ i1=$abc$38511$new_n2485_ i2=$abc$38511$new_n2408_ q=$abc$38511$new_n2713_
.subckt nand3_x0 i0=$abc$38511$new_n2713_ i1=$abc$38511$new_n2711_ i2=$abc$38511$new_n2710_ nq=$abc$38511$new_n2714_
.subckt a2_x2 i0=$abc$38511$new_n2714_ i1=$abc$38511$new_n2709_ q=$abc$38511$auto$rtlil.cc:2558:MuxGate$34522
.subckt o2_x2 i0=$abc$38511$new_n2524_ i1=$abc$38511$new_n1538_ q=$abc$38511$new_n2716_
.subckt nand3_x0 i0=$abc$38511$new_n2526_ i1=$abc$38511$new_n2392_ i2=RxPointerMSB[7] nq=$abc$38511$new_n2717_
.subckt nxr2_x1 i0=$abc$38511$new_n2490_ i1=$abc$38511$new_n1586_ nq=$abc$38511$new_n2718_
.subckt nand2_x0 i0=$abc$38511$new_n2718_ i1=$abc$38511$new_n2486_ nq=$abc$38511$new_n2719_
.subckt nand3_x0 i0=$abc$38511$new_n2719_ i1=$abc$38511$new_n2717_ i2=$abc$38511$new_n2716_ nq=$abc$38511$new_n2720_
.subckt mx2_x2 cmd=$abc$38511$new_n2407_ i0=$abc$38511$new_n2720_ i1=m_wb_adr_o[5] q=$abc$38511$auto$rtlil.cc:2558:MuxGate$34518
.subckt nxr2_x1 i0=$abc$38511$new_n2489_ i1=$abc$38511$new_n1587_ nq=$abc$38511$new_n2722_
.subckt nand2_x0 i0=$abc$38511$new_n2722_ i1=$abc$38511$new_n2486_ nq=$abc$38511$new_n2723_
.subckt o2_x2 i0=$abc$38511$new_n2524_ i1=$abc$38511$new_n1539_ q=$abc$38511$new_n2724_
.subckt nand3_x0 i0=$abc$38511$new_n2526_ i1=$abc$38511$new_n2392_ i2=RxPointerMSB[6] nq=$abc$38511$new_n2725_
.subckt nand3_x0 i0=$abc$38511$new_n2725_ i1=$abc$38511$new_n2724_ i2=$abc$38511$new_n2723_ nq=$abc$38511$new_n2726_
.subckt mx2_x2 cmd=$abc$38511$new_n2407_ i0=$abc$38511$new_n2726_ i1=m_wb_adr_o[4] q=$abc$38511$auto$rtlil.cc:2558:MuxGate$34514
.subckt o2_x2 i0=$abc$38511$new_n2524_ i1=$abc$38511$new_n1540_ q=$abc$38511$new_n2728_
.subckt nand3_x0 i0=$abc$38511$new_n2526_ i1=$abc$38511$new_n2392_ i2=RxPointerMSB[5] nq=$abc$38511$new_n2729_
.subckt nxr2_x1 i0=$abc$38511$new_n2488_ i1=$abc$38511$new_n1588_ nq=$abc$38511$new_n2730_
.subckt nand2_x0 i0=$abc$38511$new_n2730_ i1=$abc$38511$new_n2486_ nq=$abc$38511$new_n2731_
.subckt nand3_x0 i0=$abc$38511$new_n2731_ i1=$abc$38511$new_n2729_ i2=$abc$38511$new_n2728_ nq=$abc$38511$new_n2732_
.subckt mx2_x2 cmd=$abc$38511$new_n2407_ i0=$abc$38511$new_n2732_ i1=m_wb_adr_o[3] q=$abc$38511$auto$rtlil.cc:2558:MuxGate$34510
.subckt o2_x2 i0=$abc$38511$new_n2524_ i1=$abc$38511$new_n1541_ q=$abc$38511$new_n2734_
.subckt nand3_x0 i0=$abc$38511$new_n2526_ i1=$abc$38511$new_n2392_ i2=RxPointerMSB[4] nq=$abc$38511$new_n2735_
.subckt nxr2_x1 i0=$abc$38511$new_n2487_ i1=$abc$38511$new_n1589_ nq=$abc$38511$new_n2736_
.subckt nand2_x0 i0=$abc$38511$new_n2736_ i1=$abc$38511$new_n2486_ nq=$abc$38511$new_n2737_
.subckt nand3_x0 i0=$abc$38511$new_n2737_ i1=$abc$38511$new_n2735_ i2=$abc$38511$new_n2734_ nq=$abc$38511$new_n2738_
.subckt mx2_x2 cmd=$abc$38511$new_n2407_ i0=$abc$38511$new_n2738_ i1=m_wb_adr_o[2] q=$abc$38511$auto$rtlil.cc:2558:MuxGate$34506
.subckt o2_x2 i0=$abc$38511$new_n2524_ i1=$abc$38511$new_n1542_ q=$abc$38511$new_n2740_
.subckt nand3_x0 i0=$abc$38511$new_n2526_ i1=$abc$38511$new_n2392_ i2=RxPointerMSB[3] nq=$abc$38511$new_n2741_
.subckt xr2_x1 i0=m_wb_adr_o[0] i1=m_wb_adr_o[1] q=$abc$38511$new_n2742_
.subckt nand2_x0 i0=$abc$38511$new_n2742_ i1=$abc$38511$new_n2486_ nq=$abc$38511$new_n2743_
.subckt nand3_x0 i0=$abc$38511$new_n2743_ i1=$abc$38511$new_n2741_ i2=$abc$38511$new_n2740_ nq=$abc$38511$new_n2744_
.subckt mx2_x2 cmd=$abc$38511$new_n2407_ i0=$abc$38511$new_n2744_ i1=m_wb_adr_o[1] q=$abc$38511$auto$rtlil.cc:2558:MuxGate$34502
.subckt nand3_x0 i0=$abc$38511$new_n2526_ i1=$abc$38511$new_n2392_ i2=RxPointerMSB[2] nq=$abc$38511$new_n2746_
.subckt o2_x2 i0=$abc$38511$new_n2524_ i1=$abc$38511$new_n1543_ q=$abc$38511$new_n2747_
.subckt nand2_x0 i0=$abc$38511$new_n2486_ i1=$abc$38511$new_n1590_ nq=$abc$38511$new_n2748_
.subckt nand3_x0 i0=$abc$38511$new_n2748_ i1=$abc$38511$new_n2747_ i2=$abc$38511$new_n2746_ nq=$abc$38511$new_n2749_
.subckt mx2_x2 cmd=$abc$38511$new_n2407_ i0=$abc$38511$new_n2749_ i1=m_wb_adr_o[0] q=$abc$38511$auto$rtlil.cc:2558:MuxGate$34498
.subckt a2_x2 i0=$abc$38511$new_n1706_ i1=TxStartFrm_wb q=$abc$38511$new_n2751_
.subckt oa22_x2 i0=$abc$38511$new_n2310_ i1=$abc$38511$new_n2298_ i2=TxBufferFull q=$abc$38511$new_n2752_
.subckt a2_x2 i0=$abc$38511$new_n1592_ i1=TxBDReady q=$abc$38511$new_n2753_
.subckt oa22_x2 i0=$abc$38511$new_n2753_ i1=$abc$38511$new_n2752_ i2=$abc$38511$new_n2751_ q=$abc$38511$auto$rtlil.cc:2558:MuxGate$34494
.subckt nand4_x0 i0=$abc$38511$new_n2013_ i1=$abc$38511$new_n2012_ i2=$abc$38511$new_n2011_ i3=StartOccured nq=$abc$38511$new_n2755_
.subckt nand2_x0 i0=$abc$38511$new_n2755_ i1=$abc$38511$new_n1591_ nq=$abc$38511$auto$rtlil.cc:2558:MuxGate$34490
.subckt nand2_x0 i0=TxRetry i1=$abc$38511$new_n1687_ nq=$abc$38511$new_n2757_
.subckt ao22_x2 i0=$abc$38511$new_n1686_ i1=TxAbort_q i2=$abc$38511$new_n1701_ q=$abc$38511$new_n2758_
.subckt nand3_x0 i0=$abc$38511$new_n2758_ i1=$abc$38511$new_n2757_ i2=TxStartFrm nq=$abc$38511$new_n2759_
.subckt nand2_x0 i0=$abc$38511$new_n2759_ i1=$abc$38511$new_n1594_ nq=$abc$38511$auto$rtlil.cc:2558:MuxGate$34486
.subckt nand4_x0 i0=$abc$38511$new_n2013_ i1=$abc$38511$new_n2012_ i2=$abc$38511$new_n2011_ i3=TxEndFrm_wb nq=$abc$38511$new_n2761_
.subckt a2_x2 i0=TxBufferAlmostEmpty i1=TxUsedData q=$abc$38511$new_n2762_
.subckt nand3_x0 i0=$abc$38511$new_n2762_ i1=$abc$38511$new_n2310_ i2=$abc$38511$new_n2298_ nq=$abc$38511$new_n2763_
.subckt nand2_x0 i0=$abc$38511$new_n2763_ i1=$abc$38511$new_n2761_ nq=$abc$38511$auto$rtlil.cc:2558:MuxGate$34474
.subckt nand2_x0 i0=$abc$38511$new_n1702_ i1=LatchValidBytes nq=$abc$38511$new_n2765_
.subckt a4_x2 i0=$abc$38511$new_n2765_ i1=$abc$38511$new_n2013_ i2=$abc$38511$new_n2012_ i3=$abc$38511$new_n2011_ q=$abc$38511$new_n2766_
.subckt nand3_x0 i0=$abc$38511$new_n1702_ i1=LatchValidBytes i2=TxLength[1] nq=$abc$38511$new_n2767_
.subckt nor3_x0 i0=$abc$38511$new_n2767_ i1=$abc$38511$new_n2326_ i2=$abc$38511$new_n2311_ nq=$abc$38511$new_n2768_
.subckt oa22_x2 i0=TxValidBytesLatched[1] i1=$abc$38511$new_n2766_ i2=$abc$38511$new_n2768_ q=$abc$38511$auto$rtlil.cc:2558:MuxGate$34470
.subckt nand3_x0 i0=$abc$38511$new_n1702_ i1=LatchValidBytes i2=TxLength[0] nq=$abc$38511$new_n2770_
.subckt nor3_x0 i0=$abc$38511$new_n2770_ i1=$abc$38511$new_n2326_ i2=$abc$38511$new_n2311_ nq=$abc$38511$new_n2771_
.subckt oa22_x2 i0=TxValidBytesLatched[0] i1=$abc$38511$new_n2766_ i2=$abc$38511$new_n2771_ q=$abc$38511$auto$rtlil.cc:2558:MuxGate$34466
.subckt nand2_x0 i0=$abc$38511$new_n1700_ i1=r_TxEn nq=$abc$38511$new_n2773_
.subckt ao22_x2 i0=r_TxEn_q i1=$abc$38511$new_n1692_ i2=$abc$38511$new_n1495_ q=$abc$38511$new_n2774_
.subckt a2_x2 i0=$abc$38511$new_n2774_ i1=$abc$38511$new_n2036_ q=$abc$38511$new_n2775_
.subckt a2_x2 i0=TxBDAddress[1] i1=TxBDAddress[2] q=$abc$38511$new_n2776_
.subckt a3_x2 i0=TxBDAddress[1] i1=TxBDAddress[2] i2=TxBDAddress[3] q=$abc$38511$new_n2777_
.subckt a4_x2 i0=TxBDAddress[1] i1=TxBDAddress[2] i2=TxBDAddress[3] i3=TxBDAddress[4] q=$abc$38511$new_n2778_
.subckt a2_x2 i0=$abc$38511$new_n2778_ i1=TxBDAddress[5] q=$abc$38511$new_n2779_
.subckt a3_x2 i0=$abc$38511$new_n2778_ i1=TxBDAddress[5] i2=TxBDAddress[6] q=$abc$38511$new_n2780_
.subckt nand3_x0 i0=$abc$38511$new_n2778_ i1=TxBDAddress[5] i2=TxBDAddress[6] nq=$abc$38511$new_n2781_
.subckt a3_x2 i0=$abc$38511$new_n2780_ i1=$abc$38511$new_n2774_ i2=$abc$38511$new_n2036_ q=$abc$38511$new_n2782_
.subckt a2_x2 i0=$abc$38511$new_n2773_ i1=$abc$38511$new_n2037_ q=$abc$38511$new_n2783_
.subckt oa22_x2 i0=$abc$38511$new_n2775_ i1=$abc$38511$new_n2781_ i2=$abc$38511$new_n2783_ q=$abc$38511$new_n2784_
.subckt mx2_x2 cmd=$abc$38511$new_n1597_ i0=$abc$38511$new_n2784_ i1=$abc$38511$new_n2782_ q=$abc$38511$auto$rtlil.cc:2558:MuxGate$34458
.subckt nand3_x0 i0=$abc$38511$new_n2779_ i1=$abc$38511$new_n2774_ i2=$abc$38511$new_n2036_ nq=$abc$38511$new_n2786_
.subckt nand2_x0 i0=$abc$38511$new_n2786_ i1=$abc$38511$new_n1598_ nq=$abc$38511$new_n2787_
.subckt a2_x2 i0=$abc$38511$new_n2787_ i1=$abc$38511$new_n2784_ q=$abc$38511$auto$rtlil.cc:2558:MuxGate$34454
.subckt nand3_x0 i0=$abc$38511$new_n2773_ i1=$abc$38511$new_n2037_ i2=TxBDAddress[5] nq=$abc$38511$new_n2789_
.subckt nxr2_x1 i0=$abc$38511$new_n2778_ i1=$abc$38511$new_n1599_ nq=$abc$38511$new_n2790_
.subckt nand3_x0 i0=$abc$38511$new_n2790_ i1=$abc$38511$new_n2774_ i2=$abc$38511$new_n2036_ nq=$abc$38511$new_n2791_
.subckt nand2_x0 i0=$abc$38511$new_n2791_ i1=$abc$38511$new_n2789_ nq=$abc$38511$auto$rtlil.cc:2558:MuxGate$34450
.subckt nand3_x0 i0=$abc$38511$new_n2773_ i1=$abc$38511$new_n2037_ i2=TxBDAddress[4] nq=$abc$38511$new_n2793_
.subckt nxr2_x1 i0=$abc$38511$new_n2777_ i1=$abc$38511$new_n1600_ nq=$abc$38511$new_n2794_
.subckt nand3_x0 i0=$abc$38511$new_n2794_ i1=$abc$38511$new_n2774_ i2=$abc$38511$new_n2036_ nq=$abc$38511$new_n2795_
.subckt nand2_x0 i0=$abc$38511$new_n2795_ i1=$abc$38511$new_n2793_ nq=$abc$38511$auto$rtlil.cc:2558:MuxGate$34446
.subckt nand3_x0 i0=$abc$38511$new_n2773_ i1=$abc$38511$new_n2037_ i2=TxBDAddress[3] nq=$abc$38511$new_n2797_
.subckt nxr2_x1 i0=$abc$38511$new_n2776_ i1=$abc$38511$new_n1601_ nq=$abc$38511$new_n2798_
.subckt nand3_x0 i0=$abc$38511$new_n2798_ i1=$abc$38511$new_n2774_ i2=$abc$38511$new_n2036_ nq=$abc$38511$new_n2799_
.subckt nand2_x0 i0=$abc$38511$new_n2799_ i1=$abc$38511$new_n2797_ nq=$abc$38511$auto$rtlil.cc:2558:MuxGate$34442
.subckt nand3_x0 i0=$abc$38511$new_n2773_ i1=$abc$38511$new_n2037_ i2=TxBDAddress[2] nq=$abc$38511$new_n2801_
.subckt xr2_x1 i0=TxBDAddress[1] i1=TxBDAddress[2] q=$abc$38511$new_n2802_
.subckt nand3_x0 i0=$abc$38511$new_n2802_ i1=$abc$38511$new_n2774_ i2=$abc$38511$new_n2036_ nq=$abc$38511$new_n2803_
.subckt nand2_x0 i0=$abc$38511$new_n2803_ i1=$abc$38511$new_n2801_ nq=$abc$38511$auto$rtlil.cc:2558:MuxGate$34438
.subckt mx2_x2 cmd=$abc$38511$new_n1603_ i0=$abc$38511$new_n2783_ i1=$abc$38511$new_n2775_ q=$abc$38511$auto$rtlil.cc:2558:MuxGate$34434
.subckt nand2_x0 i0=$abc$38511$new_n1696_ i1=r_RxEn nq=$abc$38511$new_n2806_
.subckt nand2_x0 i0=RxEn_q i1=RxEn nq=$abc$38511$new_n2807_
.subckt a3_x2 i0=RxEn_q i1=ShiftEnded i2=RxEn q=$abc$38511$new_n2808_
.subckt nand3_x0 i0=RxEn_q i1=ShiftEnded i2=RxEn nq=$abc$38511$new_n2809_
.subckt ao22_x2 i0=$abc$38511$new_n1694_ i1=r_RxEn_q i2=$abc$38511$new_n2809_ q=$abc$38511$new_n2810_
.subckt oa22_x2 i0=r_RxEn i1=$abc$38511$new_n1696_ i2=$abc$38511$new_n2808_ q=$abc$38511$new_n2811_
.subckt ao22_x2 i0=r_RxEn_q i1=$abc$38511$new_n1694_ i2=$abc$38511$new_n1621_ q=$abc$38511$new_n2812_
.subckt oa22_x2 i0=$abc$38511$new_n1696_ i1=r_RxEn i2=RxStatus[13] q=$abc$38511$new_n2813_
.subckt nand2_x0 i0=RxBDAddress[1] i1=RxBDAddress[2] nq=$abc$38511$new_n2814_
.subckt nand3_x0 i0=RxBDAddress[1] i1=RxBDAddress[2] i2=RxBDAddress[3] nq=$abc$38511$new_n2815_
.subckt a4_x2 i0=RxBDAddress[1] i1=RxBDAddress[2] i2=RxBDAddress[3] i3=RxBDAddress[4] q=$abc$38511$new_n2816_
.subckt nand2_x0 i0=$abc$38511$new_n2816_ i1=RxBDAddress[5] nq=$abc$38511$new_n2817_
.subckt a3_x2 i0=$abc$38511$new_n2816_ i1=RxBDAddress[5] i2=RxBDAddress[6] q=$abc$38511$new_n2818_
.subckt nand3_x0 i0=$abc$38511$new_n2816_ i1=RxBDAddress[5] i2=RxBDAddress[6] nq=$abc$38511$new_n2819_
.subckt nand2_x0 i0=$abc$38511$new_n2819_ i1=$abc$38511$new_n2812_ nq=$abc$38511$new_n2820_
.subckt oa22_x2 i0=$abc$38511$new_n2820_ i1=$abc$38511$new_n2811_ i2=RxBDAddress[7] q=$abc$38511$new_n2821_
.subckt nand2_x0 i0=$abc$38511$new_n2813_ i1=$abc$38511$new_n1709_ nq=$abc$38511$new_n2822_
.subckt nand3_x0 i0=$abc$38511$new_n2818_ i1=$abc$38511$new_n2812_ i2=RxBDAddress[7] nq=$abc$38511$new_n2823_
.subckt a2_x2 i0=$abc$38511$new_n2823_ i1=$abc$38511$new_n2822_ q=$abc$38511$new_n2824_
.subckt ao22_x2 i0=$abc$38511$new_n2810_ i1=$abc$38511$new_n2824_ i2=$abc$38511$new_n2821_ q=$abc$38511$auto$rtlil.cc:2558:MuxGate$34430
.subckt nand2_x0 i0=$abc$38511$new_n2817_ i1=$abc$38511$new_n2812_ nq=$abc$38511$new_n2826_
.subckt oa22_x2 i0=$abc$38511$new_n2826_ i1=$abc$38511$new_n2811_ i2=RxBDAddress[6] q=$abc$38511$new_n2827_
.subckt nand2_x0 i0=$abc$38511$new_n2813_ i1=r_TxBDNum[5] nq=$abc$38511$new_n2828_
.subckt nand3_x0 i0=$abc$38511$new_n2828_ i1=$abc$38511$new_n2820_ i2=$abc$38511$new_n2811_ nq=$abc$38511$new_n2829_
.subckt a2_x2 i0=$abc$38511$new_n2829_ i1=$abc$38511$new_n2827_ q=$abc$38511$auto$rtlil.cc:2558:MuxGate$34426
.subckt oa22_x2 i0=$abc$38511$new_n2826_ i1=$abc$38511$new_n2811_ i2=$abc$38511$new_n1604_ q=$abc$38511$new_n2831_
.subckt nand2_x0 i0=$abc$38511$new_n2813_ i1=r_TxBDNum[4] nq=$abc$38511$new_n2832_
.subckt nand3_x0 i0=$abc$38511$new_n2816_ i1=$abc$38511$new_n2812_ i2=$abc$38511$new_n1604_ nq=$abc$38511$new_n2833_
.subckt oa22_x2 i0=$abc$38511$new_n2833_ i1=$abc$38511$new_n2832_ i2=$abc$38511$new_n2810_ q=$abc$38511$new_n2834_
.subckt nand2_x0 i0=$abc$38511$new_n2834_ i1=$abc$38511$new_n2831_ nq=$abc$38511$auto$rtlil.cc:2558:MuxGate$34422
.subckt nand2_x0 i0=$abc$38511$new_n2815_ i1=$abc$38511$new_n2812_ nq=$abc$38511$new_n2836_
.subckt oa22_x2 i0=$abc$38511$new_n2836_ i1=$abc$38511$new_n2811_ i2=RxBDAddress[4] q=$abc$38511$new_n2837_
.subckt mx2_x2 cmd=$abc$38511$new_n2813_ i0=$abc$38511$new_n2816_ i1=$abc$38511$new_n1708_ q=$abc$38511$new_n2838_
.subckt nand2_x0 i0=$abc$38511$new_n2838_ i1=$abc$38511$new_n2811_ nq=$abc$38511$new_n2839_
.subckt a2_x2 i0=$abc$38511$new_n2839_ i1=$abc$38511$new_n2837_ q=$abc$38511$auto$rtlil.cc:2558:MuxGate$34418
.subckt nand2_x0 i0=$abc$38511$new_n2814_ i1=$abc$38511$new_n2812_ nq=$abc$38511$new_n2841_
.subckt oa22_x2 i0=$abc$38511$new_n2841_ i1=$abc$38511$new_n2811_ i2=RxBDAddress[3] q=$abc$38511$new_n2842_
.subckt nand2_x0 i0=$abc$38511$new_n2813_ i1=r_TxBDNum[2] nq=$abc$38511$new_n2843_
.subckt nand3_x0 i0=$abc$38511$new_n2843_ i1=$abc$38511$new_n2836_ i2=$abc$38511$new_n2811_ nq=$abc$38511$new_n2844_
.subckt a2_x2 i0=$abc$38511$new_n2844_ i1=$abc$38511$new_n2842_ q=$abc$38511$auto$rtlil.cc:2558:MuxGate$34414
.subckt nand2_x0 i0=$abc$38511$new_n2812_ i1=$abc$38511$new_n1605_ nq=$abc$38511$new_n2846_
.subckt oa22_x2 i0=$abc$38511$new_n2846_ i1=$abc$38511$new_n2811_ i2=RxBDAddress[2] q=$abc$38511$new_n2847_
.subckt nand2_x0 i0=$abc$38511$new_n2813_ i1=r_TxBDNum[1] nq=$abc$38511$new_n2848_
.subckt nand3_x0 i0=$abc$38511$new_n2848_ i1=$abc$38511$new_n2841_ i2=$abc$38511$new_n2811_ nq=$abc$38511$new_n2849_
.subckt a2_x2 i0=$abc$38511$new_n2849_ i1=$abc$38511$new_n2847_ q=$abc$38511$auto$rtlil.cc:2558:MuxGate$34410
.subckt nand3_x0 i0=$abc$38511$new_n2809_ i1=$abc$38511$new_n2806_ i2=$abc$38511$new_n1605_ nq=$abc$38511$new_n2851_
.subckt nand2_x0 i0=$abc$38511$new_n2813_ i1=r_TxBDNum[0] nq=$abc$38511$new_n2852_
.subckt nand3_x0 i0=$abc$38511$new_n2852_ i1=$abc$38511$new_n2846_ i2=$abc$38511$new_n2811_ nq=$abc$38511$new_n2853_
.subckt a2_x2 i0=$abc$38511$new_n2853_ i1=$abc$38511$new_n2851_ q=$abc$38511$auto$rtlil.cc:2558:MuxGate$34406
.subckt ao22_x2 i0=m_wb_ack_i i1=m_wb_err_i i2=$abc$38511$auto$ff.cc:693:flip_bits$34649 q=$abc$38511$new_n2855_
.subckt ao22_x2 i0=$abc$38511$new_n1554_ i1=$abc$38511$new_n2855_ i2=TxAbort_wb q=$abc$38511$new_n2856_
.subckt a2_x2 i0=$abc$38511$new_n2856_ i1=$abc$38511$new_n1606_ q=$0\TxAbortPacket[0:0]
.subckt oa22_x2 i0=$abc$38511$new_n2856_ i1=$abc$38511$new_n1606_ i2=TxAbortPacket_NotCleared q=$abc$38511$new_n2858_
.subckt a2_x2 i0=$abc$38511$new_n2858_ i1=$abc$38511$new_n2033_ q=$abc$38511$auto$rtlil.cc:2558:MuxGate$34402
.subckt o2_x2 i0=TxAbortPacket i1=TxAbortPacketBlocked q=$abc$38511$new_n2860_
.subckt ao22_x2 i0=TxAbort_wb i1=$abc$38511$new_n1690_ i2=$abc$38511$new_n2860_ q=$abc$38511$auto$rtlil.cc:2558:MuxGate$34384
.subckt ao22_x2 i0=$abc$38511$new_n1554_ i1=$abc$38511$new_n2855_ i2=TxRetry_wb q=$abc$38511$new_n2862_
.subckt a2_x2 i0=$abc$38511$new_n2862_ i1=$abc$38511$new_n1608_ q=$0\TxRetryPacket[0:0]
.subckt oa22_x2 i0=$abc$38511$new_n2862_ i1=$abc$38511$new_n1608_ i2=TxRetryPacket_NotCleared q=$abc$38511$new_n2864_
.subckt a2_x2 i0=$abc$38511$new_n2864_ i1=$abc$38511$new_n2039_ q=$abc$38511$auto$rtlil.cc:2558:MuxGate$34380
.subckt o2_x2 i0=TxRetryPacket i1=TxRetryPacketBlocked q=$abc$38511$new_n2866_
.subckt ao22_x2 i0=TxRetry_wb i1=$abc$38511$new_n1691_ i2=$abc$38511$new_n2866_ q=$abc$38511$auto$rtlil.cc:2558:MuxGate$34374
.subckt ao22_x2 i0=$abc$38511$new_n1554_ i1=$abc$38511$new_n2855_ i2=TxDone_wb q=$abc$38511$new_n2868_
.subckt a2_x2 i0=$abc$38511$new_n2868_ i1=$abc$38511$new_n1609_ q=$0\TxDonePacket[0:0]
.subckt oa22_x2 i0=$abc$38511$new_n2868_ i1=$abc$38511$new_n1609_ i2=TxDonePacket_NotCleared q=$abc$38511$new_n2870_
.subckt a2_x2 i0=$abc$38511$new_n2870_ i1=$abc$38511$new_n2035_ q=$abc$38511$auto$rtlil.cc:2558:MuxGate$34370
.subckt o2_x2 i0=TxDonePacket i1=TxDonePacketBlocked q=$abc$38511$new_n2872_
.subckt ao22_x2 i0=TxDone_wb i1=$abc$38511$new_n1689_ i2=$abc$38511$new_n2872_ q=$abc$38511$auto$rtlil.cc:2558:MuxGate$34364
.subckt o3_x2 i0=TxRetry i1=TxAbort i2=TxEndFrm q=$abc$38511$new_n2874_
.subckt nand2_x0 i0=$abc$38511$new_n2874_ i1=Flop nq=$abc$38511$new_n2875_
.subckt a4_x2 i0=TxUsedData i1=TxByteCnt[0] i2=TxByteCnt[1] i3=Flop q=$abc$38511$new_n2876_
.subckt nand4_x0 i0=TxUsedData i1=TxByteCnt[0] i2=TxByteCnt[1] i3=Flop nq=$abc$38511$new_n2877_
.subckt nand2_x0 i0=$abc$38511$new_n2876_ i1=$abc$38511$new_n1595_ nq=$abc$38511$new_n2878_
.subckt nand2_x0 i0=$abc$38511$new_n2877_ i1=$abc$38511$new_n1610_ nq=$abc$38511$new_n2879_
.subckt a3_x2 i0=$abc$38511$new_n2879_ i1=$abc$38511$new_n2878_ i2=$abc$38511$new_n2875_ q=$abc$38511$auto$rtlil.cc:2558:MuxGate$34360
.subckt nor3_x0 i0=TxRetry_q i1=TxAbort i2=Flop nq=$abc$38511$new_n2881_
.subckt nand2_x0 i0=$abc$38511$new_n2881_ i1=TxEndFrm nq=$abc$38511$new_n2882_
.subckt xr2_x1 i0=TxByteCnt[1] i1=TxValidBytesLatched[1] q=$abc$38511$new_n2883_
.subckt nxr2_x1 i0=TxByteCnt[1] i1=TxValidBytesLatched[1] nq=$abc$38511$new_n2884_
.subckt nand2_x0 i0=$abc$38511$new_n2883_ i1=$abc$38511$new_n1618_ nq=$abc$38511$new_n2885_
.subckt nand2_x0 i0=TxByteCnt[0] i1=TxValidBytesLatched[0] nq=$abc$38511$new_n2886_
.subckt a3_x2 i0=$abc$38511$new_n2886_ i1=$abc$38511$new_n1611_ i2=Flop q=$abc$38511$new_n2887_
.subckt a2_x2 i0=$abc$38511$new_n2007_ i1=LastWord q=$abc$38511$new_n2888_
.subckt nand2_x0 i0=$abc$38511$new_n2884_ i1=$abc$38511$new_n1596_ nq=$abc$38511$new_n2889_
.subckt nand4_x0 i0=$abc$38511$new_n2889_ i1=$abc$38511$new_n2888_ i2=$abc$38511$new_n2887_ i3=$abc$38511$new_n2885_ nq=$abc$38511$new_n2890_
.subckt nand2_x0 i0=$abc$38511$new_n2890_ i1=$abc$38511$new_n2882_ nq=$abc$38511$auto$rtlil.cc:2558:MuxGate$34356
.subckt a2_x2 i0=TxStartFrm_sync2 i1=$abc$38511$new_n1593_ q=$abc$38511$new_n2892_
.subckt nand2_x0 i0=TxStartFrm_sync2 i1=$abc$38511$new_n1593_ nq=$abc$38511$new_n2893_
.subckt nand3_x0 i0=TxData_wb[15] i1=$abc$38511$new_n1545_ i2=TxPointerLSB[1] nq=$abc$38511$new_n2894_
.subckt a2_x2 i0=$abc$38511$new_n2894_ i1=$abc$38511$new_n2892_ q=$abc$38511$new_n2895_
.subckt nor2_x0 i0=TxPointerLSB[0] i1=TxPointerLSB[1] nq=$abc$38511$new_n2896_
.subckt o2_x2 i0=TxPointerLSB[0] i1=TxPointerLSB[1] q=$abc$38511$new_n2897_
.subckt nand2_x0 i0=$abc$38511$new_n2896_ i1=TxData_wb[31] nq=$abc$38511$new_n2898_
.subckt nand3_x0 i0=TxData_wb[23] i1=TxPointerLSB[0] i2=$abc$38511$new_n1544_ nq=$abc$38511$new_n2899_
.subckt nand3_x0 i0=TxData_wb[7] i1=TxPointerLSB[0] i2=TxPointerLSB[1] nq=$abc$38511$new_n2900_
.subckt a3_x2 i0=$abc$38511$new_n2900_ i1=$abc$38511$new_n2899_ i2=$abc$38511$new_n2898_ q=$abc$38511$new_n2901_
.subckt nand2_x0 i0=$abc$38511$new_n2901_ i1=$abc$38511$new_n2895_ nq=$abc$38511$new_n2902_
.subckt a4_x2 i0=TxUsedData i1=TxStartFrm i2=TxPointerLSB[0] i3=TxPointerLSB[1] q=$abc$38511$new_n2903_
.subckt nand4_x0 i0=TxUsedData i1=TxStartFrm i2=TxPointerLSB[0] i3=TxPointerLSB[1] nq=$abc$38511$new_n2904_
.subckt nand3_x0 i0=TxByteCnt[0] i1=$abc$38511$new_n1617_ i2=TxDataLatched[23] nq=$abc$38511$new_n2905_
.subckt nand2_x0 i0=$abc$38511$new_n2905_ i1=$abc$38511$new_n2005_ nq=$abc$38511$new_n2906_
.subckt nand3_x0 i0=$abc$38511$new_n1618_ i1=TxByteCnt[1] i2=TxDataLatched[15] nq=$abc$38511$new_n2907_
.subckt nor2_x0 i0=TxByteCnt[0] i1=TxByteCnt[1] nq=$abc$38511$new_n2908_
.subckt o2_x2 i0=TxByteCnt[0] i1=TxByteCnt[1] q=$abc$38511$new_n2909_
.subckt nand3_x0 i0=TxByteCnt[0] i1=TxByteCnt[1] i2=TxDataLatched[7] nq=$abc$38511$new_n2910_
.subckt ao22_x2 i0=$abc$38511$new_n1612_ i1=$abc$38511$new_n2909_ i2=$abc$38511$new_n2910_ q=$abc$38511$new_n2911_
.subckt nand2_x0 i0=$abc$38511$new_n2911_ i1=$abc$38511$new_n2907_ nq=$abc$38511$new_n2912_
.subckt oa22_x2 i0=Flop i1=TxUsedData i2=TxData[7] q=$abc$38511$new_n2913_
.subckt ao22_x2 i0=$abc$38511$new_n2906_ i1=$abc$38511$new_n2912_ i2=$abc$38511$new_n2913_ q=$abc$38511$new_n2914_
.subckt mx2_x2 cmd=$abc$38511$new_n2903_ i0=$abc$38511$new_n2914_ i1=TxData_wb[31] q=$abc$38511$new_n2915_
.subckt a2_x2 i0=$abc$38511$new_n2904_ i1=$abc$38511$new_n2006_ q=$abc$38511$new_n2916_
.subckt nand2_x0 i0=$abc$38511$new_n2916_ i1=$abc$38511$new_n2893_ nq=$abc$38511$new_n2917_
.subckt ao22_x2 i0=$abc$38511$new_n2892_ i1=$abc$38511$new_n2915_ i2=$abc$38511$new_n2902_ q=$abc$38511$auto$rtlil.cc:2558:MuxGate$34352
.subckt nand3_x0 i0=TxData_wb[14] i1=$abc$38511$new_n1545_ i2=TxPointerLSB[1] nq=$abc$38511$new_n2919_
.subckt a2_x2 i0=$abc$38511$new_n2919_ i1=$abc$38511$new_n2892_ q=$abc$38511$new_n2920_
.subckt nand3_x0 i0=TxData_wb[22] i1=TxPointerLSB[0] i2=$abc$38511$new_n1544_ nq=$abc$38511$new_n2921_
.subckt nand3_x0 i0=TxData_wb[6] i1=TxPointerLSB[0] i2=TxPointerLSB[1] nq=$abc$38511$new_n2922_
.subckt ao22_x2 i0=$abc$38511$new_n1613_ i1=$abc$38511$new_n2897_ i2=$abc$38511$new_n2922_ q=$abc$38511$new_n2923_
.subckt nand3_x0 i0=$abc$38511$new_n2923_ i1=$abc$38511$new_n2921_ i2=$abc$38511$new_n2920_ nq=$abc$38511$new_n2924_
.subckt nand2_x0 i0=$abc$38511$new_n2908_ i1=TxDataLatched[30] nq=$abc$38511$new_n2925_
.subckt nand3_x0 i0=TxByteCnt[0] i1=TxByteCnt[1] i2=TxDataLatched[6] nq=$abc$38511$new_n2926_
.subckt nand3_x0 i0=TxByteCnt[0] i1=$abc$38511$new_n1617_ i2=TxDataLatched[22] nq=$abc$38511$new_n2927_
.subckt nand3_x0 i0=$abc$38511$new_n1618_ i1=TxByteCnt[1] i2=TxDataLatched[14] nq=$abc$38511$new_n2928_
.subckt nand3_x0 i0=$abc$38511$new_n2916_ i1=$abc$38511$new_n2893_ i2=TxData[6] nq=$abc$38511$new_n2929_
.subckt nand4_x0 i0=$abc$38511$new_n2928_ i1=$abc$38511$new_n2927_ i2=$abc$38511$new_n2926_ i3=$abc$38511$new_n2925_ nq=$abc$38511$new_n2930_
.subckt nand2_x0 i0=$abc$38511$new_n2903_ i1=TxData_wb[30] nq=$abc$38511$new_n2931_
.subckt nand2_x0 i0=$abc$38511$new_n2931_ i1=$abc$38511$new_n2893_ nq=$abc$38511$new_n2932_
.subckt oa22_x2 i0=$abc$38511$new_n2904_ i1=$abc$38511$new_n2930_ i2=$abc$38511$new_n2932_ q=$abc$38511$new_n2933_
.subckt nand3_x0 i0=$abc$38511$new_n2933_ i1=$abc$38511$new_n2924_ i2=$abc$38511$new_n2917_ nq=$abc$38511$new_n2934_
.subckt nand2_x0 i0=$abc$38511$new_n2934_ i1=$abc$38511$new_n2929_ nq=$abc$38511$auto$rtlil.cc:2558:MuxGate$34348
.subckt nand3_x0 i0=TxData_wb[5] i1=TxPointerLSB[0] i2=TxPointerLSB[1] nq=$abc$38511$new_n2936_
.subckt nand3_x0 i0=TxData_wb[13] i1=$abc$38511$new_n1545_ i2=TxPointerLSB[1] nq=$abc$38511$new_n2937_
.subckt nand3_x0 i0=TxData_wb[21] i1=TxPointerLSB[0] i2=$abc$38511$new_n1544_ nq=$abc$38511$new_n2938_
.subckt nand2_x0 i0=$abc$38511$new_n2896_ i1=TxData_wb[29] nq=$abc$38511$new_n2939_
.subckt a4_x2 i0=$abc$38511$new_n2939_ i1=$abc$38511$new_n2938_ i2=$abc$38511$new_n2937_ i3=$abc$38511$new_n2892_ q=$abc$38511$new_n2940_
.subckt nand2_x0 i0=$abc$38511$new_n2940_ i1=$abc$38511$new_n2936_ nq=$abc$38511$new_n2941_
.subckt nand2_x0 i0=$abc$38511$new_n2908_ i1=TxDataLatched[29] nq=$abc$38511$new_n2942_
.subckt nand3_x0 i0=TxByteCnt[0] i1=TxByteCnt[1] i2=TxDataLatched[5] nq=$abc$38511$new_n2943_
.subckt nand3_x0 i0=TxByteCnt[0] i1=$abc$38511$new_n1617_ i2=TxDataLatched[21] nq=$abc$38511$new_n2944_
.subckt nand3_x0 i0=$abc$38511$new_n1618_ i1=TxByteCnt[1] i2=TxDataLatched[13] nq=$abc$38511$new_n2945_
.subckt a3_x2 i0=$abc$38511$new_n2916_ i1=$abc$38511$new_n2893_ i2=TxData[5] q=$abc$38511$new_n2946_
.subckt nand4_x0 i0=$abc$38511$new_n2945_ i1=$abc$38511$new_n2944_ i2=$abc$38511$new_n2943_ i3=$abc$38511$new_n2942_ nq=$abc$38511$new_n2947_
.subckt nand2_x0 i0=$abc$38511$new_n2903_ i1=TxData_wb[29] nq=$abc$38511$new_n2948_
.subckt nand2_x0 i0=$abc$38511$new_n2948_ i1=$abc$38511$new_n2893_ nq=$abc$38511$new_n2949_
.subckt oa22_x2 i0=$abc$38511$new_n2904_ i1=$abc$38511$new_n2947_ i2=$abc$38511$new_n2949_ q=$abc$38511$new_n2950_
.subckt a2_x2 i0=$abc$38511$new_n2941_ i1=$abc$38511$new_n2917_ q=$abc$38511$new_n2951_
.subckt oa22_x2 i0=$abc$38511$new_n2951_ i1=$abc$38511$new_n2950_ i2=$abc$38511$new_n2946_ q=$abc$38511$auto$rtlil.cc:2558:MuxGate$34344
.subckt nand3_x0 i0=TxData_wb[20] i1=TxPointerLSB[0] i2=$abc$38511$new_n1544_ nq=$abc$38511$new_n2953_
.subckt nand3_x0 i0=TxData_wb[4] i1=TxPointerLSB[0] i2=TxPointerLSB[1] nq=$abc$38511$new_n2954_
.subckt a3_x2 i0=TxData_wb[12] i1=$abc$38511$new_n1545_ i2=TxPointerLSB[1] q=$abc$38511$new_n2955_
.subckt nand2_x0 i0=$abc$38511$new_n2896_ i1=TxData_wb[28] nq=$abc$38511$new_n2956_
.subckt nand4_x0 i0=$abc$38511$new_n2956_ i1=$abc$38511$new_n2954_ i2=$abc$38511$new_n2953_ i3=$abc$38511$new_n2892_ nq=$abc$38511$new_n2957_
.subckt nand3_x0 i0=TxByteCnt[0] i1=$abc$38511$new_n1617_ i2=TxDataLatched[20] nq=$abc$38511$new_n2958_
.subckt nand3_x0 i0=$abc$38511$new_n1618_ i1=TxByteCnt[1] i2=TxDataLatched[12] nq=$abc$38511$new_n2959_
.subckt nand2_x0 i0=$abc$38511$new_n2908_ i1=TxDataLatched[28] nq=$abc$38511$new_n2960_
.subckt nand3_x0 i0=TxByteCnt[0] i1=TxByteCnt[1] i2=TxDataLatched[4] nq=$abc$38511$new_n2961_
.subckt a3_x2 i0=$abc$38511$new_n2916_ i1=$abc$38511$new_n2893_ i2=TxData[4] q=$abc$38511$new_n2962_
.subckt ao22_x2 i0=$abc$38511$new_n2957_ i1=$abc$38511$new_n2955_ i2=$abc$38511$new_n2917_ q=$abc$38511$new_n2963_
.subckt a4_x2 i0=$abc$38511$new_n2961_ i1=$abc$38511$new_n2960_ i2=$abc$38511$new_n2959_ i3=$abc$38511$new_n2958_ q=$abc$38511$new_n2964_
.subckt mx2_x2 cmd=$abc$38511$new_n2903_ i0=$abc$38511$new_n2964_ i1=$abc$38511$new_n1614_ q=$abc$38511$new_n2965_
.subckt nand2_x0 i0=$abc$38511$new_n2965_ i1=$abc$38511$new_n2893_ nq=$abc$38511$new_n2966_
.subckt oa22_x2 i0=$abc$38511$new_n2966_ i1=$abc$38511$new_n2963_ i2=$abc$38511$new_n2962_ q=$abc$38511$auto$rtlil.cc:2558:MuxGate$34340
.subckt nand3_x0 i0=TxData_wb[11] i1=$abc$38511$new_n1545_ i2=TxPointerLSB[1] nq=$abc$38511$new_n2968_
.subckt a2_x2 i0=$abc$38511$new_n2968_ i1=$abc$38511$new_n2892_ q=$abc$38511$new_n2969_
.subckt nand3_x0 i0=TxData_wb[3] i1=TxPointerLSB[0] i2=TxPointerLSB[1] nq=$abc$38511$new_n2970_
.subckt nand3_x0 i0=TxData_wb[19] i1=TxPointerLSB[0] i2=$abc$38511$new_n1544_ nq=$abc$38511$new_n2971_
.subckt nand2_x0 i0=$abc$38511$new_n2896_ i1=TxData_wb[27] nq=$abc$38511$new_n2972_
.subckt a3_x2 i0=$abc$38511$new_n2972_ i1=$abc$38511$new_n2971_ i2=$abc$38511$new_n2970_ q=$abc$38511$new_n2973_
.subckt nand2_x0 i0=$abc$38511$new_n2973_ i1=$abc$38511$new_n2969_ nq=$abc$38511$new_n2974_
.subckt nand3_x0 i0=TxByteCnt[0] i1=$abc$38511$new_n1617_ i2=TxDataLatched[19] nq=$abc$38511$new_n2975_
.subckt nand3_x0 i0=$abc$38511$new_n1618_ i1=TxByteCnt[1] i2=TxDataLatched[11] nq=$abc$38511$new_n2976_
.subckt nand2_x0 i0=$abc$38511$new_n2908_ i1=TxDataLatched[27] nq=$abc$38511$new_n2977_
.subckt nand3_x0 i0=TxByteCnt[0] i1=TxByteCnt[1] i2=TxDataLatched[3] nq=$abc$38511$new_n2978_
.subckt nand3_x0 i0=$abc$38511$new_n2916_ i1=$abc$38511$new_n2893_ i2=TxData[3] nq=$abc$38511$new_n2979_
.subckt nand4_x0 i0=$abc$38511$new_n2978_ i1=$abc$38511$new_n2977_ i2=$abc$38511$new_n2976_ i3=$abc$38511$new_n2975_ nq=$abc$38511$new_n2980_
.subckt nand2_x0 i0=$abc$38511$new_n2903_ i1=TxData_wb[27] nq=$abc$38511$new_n2981_
.subckt nand2_x0 i0=$abc$38511$new_n2981_ i1=$abc$38511$new_n2893_ nq=$abc$38511$new_n2982_
.subckt oa22_x2 i0=$abc$38511$new_n2904_ i1=$abc$38511$new_n2980_ i2=$abc$38511$new_n2982_ q=$abc$38511$new_n2983_
.subckt nand3_x0 i0=$abc$38511$new_n2983_ i1=$abc$38511$new_n2974_ i2=$abc$38511$new_n2917_ nq=$abc$38511$new_n2984_
.subckt nand2_x0 i0=$abc$38511$new_n2984_ i1=$abc$38511$new_n2979_ nq=$abc$38511$auto$rtlil.cc:2558:MuxGate$34336
.subckt nand3_x0 i0=TxData_wb[10] i1=$abc$38511$new_n1545_ i2=TxPointerLSB[1] nq=$abc$38511$new_n2986_
.subckt nand3_x0 i0=TxData_wb[2] i1=TxPointerLSB[0] i2=TxPointerLSB[1] nq=$abc$38511$new_n2987_
.subckt nand3_x0 i0=TxData_wb[18] i1=TxPointerLSB[0] i2=$abc$38511$new_n1544_ nq=$abc$38511$new_n2988_
.subckt nand2_x0 i0=$abc$38511$new_n2896_ i1=TxData_wb[26] nq=$abc$38511$new_n2989_
.subckt a4_x2 i0=$abc$38511$new_n2989_ i1=$abc$38511$new_n2988_ i2=$abc$38511$new_n2986_ i3=$abc$38511$new_n2892_ q=$abc$38511$new_n2990_
.subckt nand2_x0 i0=$abc$38511$new_n2990_ i1=$abc$38511$new_n2987_ nq=$abc$38511$new_n2991_
.subckt nand2_x0 i0=$abc$38511$new_n2908_ i1=TxDataLatched[26] nq=$abc$38511$new_n2992_
.subckt nand3_x0 i0=TxByteCnt[0] i1=TxByteCnt[1] i2=TxDataLatched[2] nq=$abc$38511$new_n2993_
.subckt nand3_x0 i0=TxByteCnt[0] i1=$abc$38511$new_n1617_ i2=TxDataLatched[18] nq=$abc$38511$new_n2994_
.subckt nand3_x0 i0=$abc$38511$new_n1618_ i1=TxByteCnt[1] i2=TxDataLatched[10] nq=$abc$38511$new_n2995_
.subckt nand3_x0 i0=$abc$38511$new_n2916_ i1=$abc$38511$new_n2893_ i2=TxData[2] nq=$abc$38511$new_n2996_
.subckt nand4_x0 i0=$abc$38511$new_n2995_ i1=$abc$38511$new_n2994_ i2=$abc$38511$new_n2993_ i3=$abc$38511$new_n2992_ nq=$abc$38511$new_n2997_
.subckt nand2_x0 i0=$abc$38511$new_n2903_ i1=TxData_wb[26] nq=$abc$38511$new_n2998_
.subckt nand2_x0 i0=$abc$38511$new_n2998_ i1=$abc$38511$new_n2893_ nq=$abc$38511$new_n2999_
.subckt oa22_x2 i0=$abc$38511$new_n2904_ i1=$abc$38511$new_n2997_ i2=$abc$38511$new_n2999_ q=$abc$38511$new_n3000_
.subckt nand3_x0 i0=$abc$38511$new_n3000_ i1=$abc$38511$new_n2991_ i2=$abc$38511$new_n2917_ nq=$abc$38511$new_n3001_
.subckt nand2_x0 i0=$abc$38511$new_n3001_ i1=$abc$38511$new_n2996_ nq=$abc$38511$auto$rtlil.cc:2558:MuxGate$34332
.subckt nand3_x0 i0=TxData_wb[9] i1=$abc$38511$new_n1545_ i2=TxPointerLSB[1] nq=$abc$38511$new_n3003_
.subckt a2_x2 i0=$abc$38511$new_n3003_ i1=$abc$38511$new_n2892_ q=$abc$38511$new_n3004_
.subckt nand2_x0 i0=$abc$38511$new_n2896_ i1=TxData_wb[25] nq=$abc$38511$new_n3005_
.subckt nand3_x0 i0=TxData_wb[17] i1=TxPointerLSB[0] i2=$abc$38511$new_n1544_ nq=$abc$38511$new_n3006_
.subckt nand3_x0 i0=TxData_wb[1] i1=TxPointerLSB[0] i2=TxPointerLSB[1] nq=$abc$38511$new_n3007_
.subckt a3_x2 i0=$abc$38511$new_n3007_ i1=$abc$38511$new_n3006_ i2=$abc$38511$new_n3005_ q=$abc$38511$new_n3008_
.subckt nand2_x0 i0=$abc$38511$new_n3008_ i1=$abc$38511$new_n3004_ nq=$abc$38511$new_n3009_
.subckt nand3_x0 i0=TxByteCnt[0] i1=$abc$38511$new_n1617_ i2=TxDataLatched[17] nq=$abc$38511$new_n3010_
.subckt nand2_x0 i0=$abc$38511$new_n3010_ i1=$abc$38511$new_n2005_ nq=$abc$38511$new_n3011_
.subckt nand3_x0 i0=$abc$38511$new_n1618_ i1=TxByteCnt[1] i2=TxDataLatched[9] nq=$abc$38511$new_n3012_
.subckt nand3_x0 i0=TxByteCnt[0] i1=TxByteCnt[1] i2=TxDataLatched[1] nq=$abc$38511$new_n3013_
.subckt ao22_x2 i0=$abc$38511$new_n1615_ i1=$abc$38511$new_n2909_ i2=$abc$38511$new_n3013_ q=$abc$38511$new_n3014_
.subckt nand2_x0 i0=$abc$38511$new_n3014_ i1=$abc$38511$new_n3012_ nq=$abc$38511$new_n3015_
.subckt oa22_x2 i0=Flop i1=TxUsedData i2=TxData[1] q=$abc$38511$new_n3016_
.subckt ao22_x2 i0=$abc$38511$new_n3011_ i1=$abc$38511$new_n3015_ i2=$abc$38511$new_n3016_ q=$abc$38511$new_n3017_
.subckt mx2_x2 cmd=$abc$38511$new_n2903_ i0=$abc$38511$new_n3017_ i1=TxData_wb[25] q=$abc$38511$new_n3018_
.subckt ao22_x2 i0=$abc$38511$new_n2892_ i1=$abc$38511$new_n3018_ i2=$abc$38511$new_n3009_ q=$abc$38511$auto$rtlil.cc:2558:MuxGate$34328
.subckt nand3_x0 i0=TxData_wb[16] i1=TxPointerLSB[0] i2=$abc$38511$new_n1544_ nq=$abc$38511$new_n3020_
.subckt nand3_x0 i0=TxData_wb[0] i1=TxPointerLSB[0] i2=TxPointerLSB[1] nq=$abc$38511$new_n3021_
.subckt a3_x2 i0=TxData_wb[8] i1=$abc$38511$new_n1545_ i2=TxPointerLSB[1] q=$abc$38511$new_n3022_
.subckt nand2_x0 i0=$abc$38511$new_n2896_ i1=TxData_wb[24] nq=$abc$38511$new_n3023_
.subckt nand4_x0 i0=$abc$38511$new_n3023_ i1=$abc$38511$new_n3021_ i2=$abc$38511$new_n3020_ i3=$abc$38511$new_n2892_ nq=$abc$38511$new_n3024_
.subckt nand3_x0 i0=TxByteCnt[0] i1=$abc$38511$new_n1617_ i2=TxDataLatched[16] nq=$abc$38511$new_n3025_
.subckt nand3_x0 i0=$abc$38511$new_n1618_ i1=TxByteCnt[1] i2=TxDataLatched[8] nq=$abc$38511$new_n3026_
.subckt nand2_x0 i0=$abc$38511$new_n2908_ i1=TxDataLatched[24] nq=$abc$38511$new_n3027_
.subckt nand3_x0 i0=TxByteCnt[0] i1=TxByteCnt[1] i2=TxDataLatched[0] nq=$abc$38511$new_n3028_
.subckt a3_x2 i0=$abc$38511$new_n2916_ i1=$abc$38511$new_n2893_ i2=TxData[0] q=$abc$38511$new_n3029_
.subckt nand4_x0 i0=$abc$38511$new_n3028_ i1=$abc$38511$new_n3027_ i2=$abc$38511$new_n3026_ i3=$abc$38511$new_n3025_ nq=$abc$38511$new_n3030_
.subckt nand2_x0 i0=$abc$38511$new_n3030_ i1=$abc$38511$new_n2904_ nq=$abc$38511$new_n3031_
.subckt nand2_x0 i0=$abc$38511$new_n2903_ i1=TxData_wb[24] nq=$abc$38511$new_n3032_
.subckt nand3_x0 i0=$abc$38511$new_n3032_ i1=$abc$38511$new_n3031_ i2=$abc$38511$new_n2893_ nq=$abc$38511$new_n3033_
.subckt ao22_x2 i0=$abc$38511$new_n3024_ i1=$abc$38511$new_n3022_ i2=$abc$38511$new_n2917_ q=$abc$38511$new_n3034_
.subckt oa22_x2 i0=$abc$38511$new_n3034_ i1=$abc$38511$new_n3033_ i2=$abc$38511$new_n3029_ q=$abc$38511$auto$rtlil.cc:2558:MuxGate$34324
.subckt nand3_x0 i0=TxUsedData i1=TxStartFrm i2=Flop nq=$abc$38511$new_n3036_
.subckt o2_x2 i0=$abc$38511$new_n3036_ i1=$abc$38511$new_n2909_ q=$abc$38511$new_n3037_
.subckt ao22_x2 i0=$abc$38511$new_n3036_ i1=$abc$38511$new_n2909_ i2=$abc$38511$new_n2877_ q=$abc$38511$new_n3038_
.subckt nand2_x0 i0=$abc$38511$new_n3038_ i1=$abc$38511$new_n2893_ nq=$abc$38511$new_n3039_
.subckt mx2_x2 cmd=$abc$38511$new_n3039_ i0=TxDataLatched[31] i1=TxData_wb[31] q=$abc$38511$auto$rtlil.cc:2558:MuxGate$34320
.subckt mx2_x2 cmd=$abc$38511$new_n3039_ i0=TxDataLatched[30] i1=TxData_wb[30] q=$abc$38511$auto$rtlil.cc:2558:MuxGate$34316
.subckt mx2_x2 cmd=$abc$38511$new_n3039_ i0=TxDataLatched[29] i1=TxData_wb[29] q=$abc$38511$auto$rtlil.cc:2558:MuxGate$34312
.subckt mx2_x2 cmd=$abc$38511$new_n3039_ i0=TxDataLatched[28] i1=TxData_wb[28] q=$abc$38511$auto$rtlil.cc:2558:MuxGate$34308
.subckt mx2_x2 cmd=$abc$38511$new_n3039_ i0=TxDataLatched[27] i1=TxData_wb[27] q=$abc$38511$auto$rtlil.cc:2558:MuxGate$34304
.subckt mx2_x2 cmd=$abc$38511$new_n3039_ i0=TxDataLatched[26] i1=TxData_wb[26] q=$abc$38511$auto$rtlil.cc:2558:MuxGate$34300
.subckt mx2_x2 cmd=$abc$38511$new_n3039_ i0=TxDataLatched[25] i1=TxData_wb[25] q=$abc$38511$auto$rtlil.cc:2558:MuxGate$34296
.subckt mx2_x2 cmd=$abc$38511$new_n3039_ i0=TxDataLatched[24] i1=TxData_wb[24] q=$abc$38511$auto$rtlil.cc:2558:MuxGate$34292
.subckt mx2_x2 cmd=$abc$38511$new_n3039_ i0=TxDataLatched[23] i1=TxData_wb[23] q=$abc$38511$auto$rtlil.cc:2558:MuxGate$34288
.subckt mx2_x2 cmd=$abc$38511$new_n3039_ i0=TxDataLatched[22] i1=TxData_wb[22] q=$abc$38511$auto$rtlil.cc:2558:MuxGate$34284
.subckt mx2_x2 cmd=$abc$38511$new_n3039_ i0=TxDataLatched[21] i1=TxData_wb[21] q=$abc$38511$auto$rtlil.cc:2558:MuxGate$34280
.subckt mx2_x2 cmd=$abc$38511$new_n3039_ i0=TxDataLatched[20] i1=TxData_wb[20] q=$abc$38511$auto$rtlil.cc:2558:MuxGate$34276
.subckt mx2_x2 cmd=$abc$38511$new_n3039_ i0=TxDataLatched[19] i1=TxData_wb[19] q=$abc$38511$auto$rtlil.cc:2558:MuxGate$34272
.subckt mx2_x2 cmd=$abc$38511$new_n3039_ i0=TxDataLatched[18] i1=TxData_wb[18] q=$abc$38511$auto$rtlil.cc:2558:MuxGate$34268
.subckt mx2_x2 cmd=$abc$38511$new_n3039_ i0=TxDataLatched[17] i1=TxData_wb[17] q=$abc$38511$auto$rtlil.cc:2558:MuxGate$34264
.subckt mx2_x2 cmd=$abc$38511$new_n3039_ i0=TxDataLatched[16] i1=TxData_wb[16] q=$abc$38511$auto$rtlil.cc:2558:MuxGate$34260
.subckt mx2_x2 cmd=$abc$38511$new_n3039_ i0=TxDataLatched[15] i1=TxData_wb[15] q=$abc$38511$auto$rtlil.cc:2558:MuxGate$34256
.subckt mx2_x2 cmd=$abc$38511$new_n3039_ i0=TxDataLatched[14] i1=TxData_wb[14] q=$abc$38511$auto$rtlil.cc:2558:MuxGate$34252
.subckt mx2_x2 cmd=$abc$38511$new_n3039_ i0=TxDataLatched[13] i1=TxData_wb[13] q=$abc$38511$auto$rtlil.cc:2558:MuxGate$34248
.subckt mx2_x2 cmd=$abc$38511$new_n3039_ i0=TxDataLatched[12] i1=TxData_wb[12] q=$abc$38511$auto$rtlil.cc:2558:MuxGate$34244
.subckt mx2_x2 cmd=$abc$38511$new_n3039_ i0=TxDataLatched[11] i1=TxData_wb[11] q=$abc$38511$auto$rtlil.cc:2558:MuxGate$34240
.subckt mx2_x2 cmd=$abc$38511$new_n3039_ i0=TxDataLatched[10] i1=TxData_wb[10] q=$abc$38511$auto$rtlil.cc:2558:MuxGate$34236
.subckt mx2_x2 cmd=$abc$38511$new_n3039_ i0=TxDataLatched[9] i1=TxData_wb[9] q=$abc$38511$auto$rtlil.cc:2558:MuxGate$34232
.subckt mx2_x2 cmd=$abc$38511$new_n3039_ i0=TxDataLatched[8] i1=TxData_wb[8] q=$abc$38511$auto$rtlil.cc:2558:MuxGate$34228
.subckt mx2_x2 cmd=$abc$38511$new_n3039_ i0=TxDataLatched[7] i1=TxData_wb[7] q=$abc$38511$auto$rtlil.cc:2558:MuxGate$34224
.subckt mx2_x2 cmd=$abc$38511$new_n3039_ i0=TxDataLatched[6] i1=TxData_wb[6] q=$abc$38511$auto$rtlil.cc:2558:MuxGate$34220
.subckt mx2_x2 cmd=$abc$38511$new_n3039_ i0=TxDataLatched[5] i1=TxData_wb[5] q=$abc$38511$auto$rtlil.cc:2558:MuxGate$34216
.subckt mx2_x2 cmd=$abc$38511$new_n3039_ i0=TxDataLatched[4] i1=TxData_wb[4] q=$abc$38511$auto$rtlil.cc:2558:MuxGate$34212
.subckt mx2_x2 cmd=$abc$38511$new_n3039_ i0=TxDataLatched[3] i1=TxData_wb[3] q=$abc$38511$auto$rtlil.cc:2558:MuxGate$34208
.subckt mx2_x2 cmd=$abc$38511$new_n3039_ i0=TxDataLatched[2] i1=TxData_wb[2] q=$abc$38511$auto$rtlil.cc:2558:MuxGate$34204
.subckt mx2_x2 cmd=$abc$38511$new_n3039_ i0=TxDataLatched[1] i1=TxData_wb[1] q=$abc$38511$auto$rtlil.cc:2558:MuxGate$34200
.subckt mx2_x2 cmd=$abc$38511$new_n3039_ i0=TxDataLatched[0] i1=TxData_wb[0] q=$abc$38511$auto$rtlil.cc:2558:MuxGate$34196
.subckt a3_x2 i0=TxBufferEmpty i1=$abc$38511$new_n1704_ i2=ReadTxDataFromFifo_sync2 q=$abc$38511$new_n3072_
.subckt ao22_x2 i0=TxUnderRun_wb i1=$abc$38511$new_n3072_ i2=$abc$38511$new_n2013_ q=$abc$38511$auto$rtlil.cc:2558:MuxGate$34192
.subckt oa22_x2 i0=$abc$38511$new_n1699_ i1=TxUnderRun_sync1 i2=TxUnderRun_wb q=$abc$38511$auto$rtlil.cc:2558:MuxGate$34188
.subckt ao22_x2 i0=TxUnderRun_sync1 i1=TxUnderRun i2=$abc$38511$new_n1699_ q=$abc$38511$auto$rtlil.cc:2558:MuxGate$34184
.subckt a2_x2 i0=$abc$38511$new_n1688_ i1=TxStartFrm q=$abc$38511$new_n3076_
.subckt nand2_x0 i0=$abc$38511$new_n1688_ i1=TxStartFrm nq=$abc$38511$new_n3077_
.subckt nor2_x0 i0=TxAbort_q i1=TxRetry_q nq=$abc$38511$new_n3078_
.subckt a2_x2 i0=$abc$38511$new_n3078_ i1=$abc$38511$new_n2006_ q=$abc$38511$new_n3079_
.subckt a3_x2 i0=$abc$38511$new_n3079_ i1=$abc$38511$new_n3077_ i2=TxByteCnt[1] q=$abc$38511$new_n3080_
.subckt ao22_x2 i0=$abc$38511$new_n2005_ i1=$abc$38511$new_n3076_ i2=$abc$38511$new_n3078_ q=$abc$38511$new_n3081_
.subckt xr2_x1 i0=TxPointerLSB[0] i1=TxPointerLSB[1] q=$abc$38511$new_n3082_
.subckt xr2_x1 i0=TxByteCnt[0] i1=TxByteCnt[1] q=$abc$38511$new_n3083_
.subckt mx2_x2 cmd=$abc$38511$new_n3076_ i0=$abc$38511$new_n3083_ i1=$abc$38511$new_n3082_ q=$abc$38511$new_n3084_
.subckt oa22_x2 i0=$abc$38511$new_n3084_ i1=$abc$38511$new_n3081_ i2=$abc$38511$new_n3080_ q=$abc$38511$auto$rtlil.cc:2558:MuxGate$34180
.subckt a3_x2 i0=$abc$38511$new_n3079_ i1=$abc$38511$new_n3077_ i2=TxByteCnt[0] q=$abc$38511$new_n3086_
.subckt mx2_x2 cmd=$abc$38511$new_n3076_ i0=$abc$38511$new_n1618_ i1=$abc$38511$new_n1545_ q=$abc$38511$new_n3087_
.subckt oa22_x2 i0=$abc$38511$new_n3081_ i1=$abc$38511$new_n3087_ i2=$abc$38511$new_n3086_ q=$abc$38511$auto$rtlil.cc:2558:MuxGate$34176
.subckt nand2_x0 i0=$abc$38511$new_n2876_ i1=$abc$38511$new_n1610_ nq=$abc$38511$new_n3089_
.subckt oa22_x2 i0=$abc$38511$new_n1697_ i1=ReadTxDataFromFifo_syncb2 i2=$abc$38511$new_n1619_ q=$abc$38511$new_n3090_
.subckt nand4_x0 i0=$abc$38511$new_n3090_ i1=$abc$38511$new_n3089_ i2=$abc$38511$new_n3037_ i3=$abc$38511$new_n2893_ nq=$abc$38511$auto$rtlil.cc:2558:MuxGate$34172
.subckt nand2_x0 i0=$abc$38511$new_n1698_ i1=RxAbortSync3 nq=$abc$38511$new_n3092_
.subckt nand3_x0 i0=$abc$38511$new_n3092_ i1=$abc$38511$new_n2809_ i2=$abc$38511$new_n2806_ nq=$abc$38511$new_n3093_
.subckt a2_x2 i0=$abc$38511$new_n1620_ i1=RxBDRead q=$abc$38511$new_n3094_
.subckt oa22_x2 i0=$abc$38511$new_n1622_ i1=$abc$38511$new_n3093_ i2=$abc$38511$new_n3094_ q=$abc$38511$auto$rtlil.cc:2558:MuxGate$34168
.subckt a3_x2 i0=RxEn_q i1=RxBDRead i2=RxEn q=$abc$38511$new_n3096_
.subckt nand3_x0 i0=RxEn_q i1=RxBDRead i2=RxEn nq=$abc$38511$new_n3097_
.subckt mx2_x2 cmd=$abc$38511$new_n3097_ i0=ram_do[15] i1=RxBDReady q=$abc$38511$new_n3098_
.subckt a2_x2 i0=$abc$38511$new_n3098_ i1=$abc$38511$new_n1623_ q=$abc$38511$auto$rtlil.cc:2558:MuxGate$34140
.subckt mx2_x2 cmd=$abc$38511$new_n3096_ i0=RxStatus[14] i1=ram_do[14] q=$abc$38511$auto$rtlil.cc:2558:MuxGate$34136
.subckt mx2_x2 cmd=$abc$38511$new_n3096_ i0=RxStatus[13] i1=ram_do[13] q=$abc$38511$auto$rtlil.cc:2558:MuxGate$34132
.subckt a3_x2 i0=RxEn_q i1=RxPointerRead i2=RxEn q=$abc$38511$new_n3102_
.subckt nand3_x0 i0=RxEn_q i1=RxPointerRead i2=RxEn nq=$abc$38511$new_n3103_
.subckt a2_x2 i0=$abc$38511$new_n3103_ i1=$abc$38511$new_n1622_ q=$abc$38511$new_n3104_
.subckt a2_x2 i0=$abc$38511$new_n1695_ i1=RxAbortSync2 q=$abc$38511$new_n3105_
.subckt oa22_x2 i0=r_RxEn_q i1=$abc$38511$new_n1694_ i2=ShiftEnded q=$abc$38511$new_n3106_
.subckt nor3_x0 i0=$abc$38511$new_n3106_ i1=$abc$38511$new_n3105_ i2=$abc$38511$new_n3104_ nq=$abc$38511$auto$rtlil.cc:2558:MuxGate$34128
.subckt a2_x2 i0=RxBDReady i1=RxBDRead q=$abc$38511$new_n3108_
.subckt oa22_x2 i0=RxPointerRead i1=$abc$38511$new_n2807_ i2=$abc$38511$new_n3108_ q=$abc$38511$auto$rtlil.cc:2558:MuxGate$34124
.subckt a4_x2 i0=RxPointerMSB[2] i1=RxPointerMSB[3] i2=RxPointerMSB[4] i3=RxPointerMSB[5] q=$abc$38511$new_n3110_
.subckt a4_x2 i0=RxPointerMSB[7] i1=RxPointerMSB[8] i2=RxPointerMSB[9] i3=RxPointerMSB[10] q=$abc$38511$new_n3111_
.subckt a2_x2 i0=RxPointerMSB[11] i1=RxPointerMSB[12] q=$abc$38511$new_n3112_
.subckt a4_x2 i0=$abc$38511$new_n3112_ i1=$abc$38511$new_n3111_ i2=$abc$38511$new_n3110_ i3=RxPointerMSB[6] q=$abc$38511$new_n3113_
.subckt nand4_x0 i0=$abc$38511$new_n3112_ i1=$abc$38511$new_n3111_ i2=$abc$38511$new_n3110_ i3=RxPointerMSB[6] nq=$abc$38511$new_n3114_
.subckt nand2_x0 i0=$abc$38511$new_n3113_ i1=RxPointerMSB[13] nq=$abc$38511$new_n3115_
.subckt nand3_x0 i0=$abc$38511$new_n3113_ i1=RxPointerMSB[13] i2=RxPointerMSB[14] nq=$abc$38511$new_n3116_
.subckt a4_x2 i0=$abc$38511$new_n3113_ i1=RxPointerMSB[13] i2=RxPointerMSB[14] i3=RxPointerMSB[15] q=$abc$38511$new_n3117_
.subckt nand4_x0 i0=$abc$38511$new_n3113_ i1=RxPointerMSB[13] i2=RxPointerMSB[14] i3=RxPointerMSB[15] nq=$abc$38511$new_n3118_
.subckt nand3_x0 i0=$abc$38511$new_n3117_ i1=RxPointerMSB[16] i2=RxPointerMSB[17] nq=$abc$38511$new_n3119_
.subckt a4_x2 i0=$abc$38511$new_n3117_ i1=RxPointerMSB[16] i2=RxPointerMSB[17] i3=RxPointerMSB[18] q=$abc$38511$new_n3120_
.subckt nand4_x0 i0=$abc$38511$new_n3117_ i1=RxPointerMSB[16] i2=RxPointerMSB[17] i3=RxPointerMSB[18] nq=$abc$38511$new_n3121_
.subckt nand3_x0 i0=$abc$38511$new_n3120_ i1=RxPointerMSB[19] i2=RxPointerMSB[20] nq=$abc$38511$new_n3122_
.subckt a4_x2 i0=$abc$38511$new_n3120_ i1=RxPointerMSB[19] i2=RxPointerMSB[20] i3=RxPointerMSB[21] q=$abc$38511$new_n3123_
.subckt nand4_x0 i0=$abc$38511$new_n3120_ i1=RxPointerMSB[19] i2=RxPointerMSB[20] i3=RxPointerMSB[21] nq=$abc$38511$new_n3124_
.subckt nand3_x0 i0=$abc$38511$new_n3123_ i1=RxPointerMSB[22] i2=RxPointerMSB[23] nq=$abc$38511$new_n3125_
.subckt a4_x2 i0=$abc$38511$new_n3123_ i1=RxPointerMSB[22] i2=RxPointerMSB[23] i3=RxPointerMSB[24] q=$abc$38511$new_n3126_
.subckt nand4_x0 i0=$abc$38511$new_n3123_ i1=RxPointerMSB[22] i2=RxPointerMSB[23] i3=RxPointerMSB[24] nq=$abc$38511$new_n3127_
.subckt nand3_x0 i0=$abc$38511$new_n3126_ i1=RxPointerMSB[25] i2=RxPointerMSB[26] nq=$abc$38511$new_n3128_
.subckt a4_x2 i0=$abc$38511$new_n3126_ i1=RxPointerMSB[25] i2=RxPointerMSB[26] i3=RxPointerMSB[27] q=$abc$38511$new_n3129_
.subckt nand4_x0 i0=$abc$38511$new_n3126_ i1=RxPointerMSB[25] i2=RxPointerMSB[26] i3=RxPointerMSB[27] nq=$abc$38511$new_n3130_
.subckt nand3_x0 i0=$abc$38511$new_n3129_ i1=RxPointerMSB[28] i2=RxPointerMSB[29] nq=$abc$38511$new_n3131_
.subckt a4_x2 i0=$abc$38511$new_n3129_ i1=RxPointerMSB[28] i2=RxPointerMSB[29] i3=RxPointerMSB[30] q=$abc$38511$new_n3132_
.subckt nand2_x0 i0=$abc$38511$new_n3132_ i1=RxPointerMSB[31] nq=$abc$38511$new_n3133_
.subckt a4_x2 i0=$abc$38511$new_n3110_ i1=RxPointerMSB[6] i2=RxPointerMSB[7] i3=RxPointerMSB[8] q=$abc$38511$new_n3134_
.subckt a4_x2 i0=$abc$38511$new_n3134_ i1=RxPointerMSB[9] i2=RxPointerMSB[10] i3=RxPointerMSB[11] q=$abc$38511$new_n3135_
.subckt a4_x2 i0=$abc$38511$new_n3135_ i1=RxPointerMSB[12] i2=RxPointerMSB[13] i3=RxPointerMSB[14] q=$abc$38511$new_n3136_
.subckt a4_x2 i0=$abc$38511$new_n3136_ i1=RxPointerMSB[15] i2=RxPointerMSB[16] i3=RxPointerMSB[17] q=$abc$38511$new_n3137_
.subckt a4_x2 i0=$abc$38511$new_n3137_ i1=RxPointerMSB[18] i2=RxPointerMSB[19] i3=RxPointerMSB[20] q=$abc$38511$new_n3138_
.subckt a4_x2 i0=$abc$38511$new_n3138_ i1=RxPointerMSB[21] i2=RxPointerMSB[22] i3=RxPointerMSB[23] q=$abc$38511$new_n3139_
.subckt a4_x2 i0=$abc$38511$new_n3139_ i1=RxPointerMSB[24] i2=RxPointerMSB[25] i3=RxPointerMSB[26] q=$abc$38511$new_n3140_
.subckt a4_x2 i0=$abc$38511$new_n3140_ i1=RxPointerMSB[27] i2=RxPointerMSB[28] i3=RxPointerMSB[29] q=$abc$38511$new_n3141_
.subckt nand2_x0 i0=m_wb_ack_i i1=MasterWbRX nq=$abc$38511$new_n3142_
.subckt inv_x0 i=$abc$38511$new_n3142_ nq=$abc$26467$and$eth_wishbone.v:2021$2469_Y
.subckt a2_x2 i0=$abc$26467$and$eth_wishbone.v:2021$2469_Y i1=$abc$38511$new_n3103_ q=$abc$38511$new_n3144_
.subckt ao22_x2 i0=RxPointerMSB[31] i1=$abc$38511$new_n3132_ i2=$abc$38511$new_n3144_ q=$abc$38511$new_n3145_
.subckt nand3_x0 i0=$abc$38511$new_n3142_ i1=$abc$38511$new_n3103_ i2=RxPointerMSB[31] nq=$abc$38511$new_n3146_
.subckt nand4_x0 i0=RxEn_q i1=RxPointerRead i2=ram_do[31] i3=RxEn nq=$abc$38511$new_n3147_
.subckt nand2_x0 i0=$abc$38511$new_n3147_ i1=$abc$38511$new_n3146_ nq=$abc$38511$new_n3148_
.subckt oa22_x2 i0=$abc$38511$new_n3133_ i1=$abc$38511$new_n3145_ i2=$abc$38511$new_n3148_ q=$abc$38511$auto$rtlil.cc:2558:MuxGate$34120
.subckt nxr2_x1 i0=$abc$38511$new_n3141_ i1=$abc$38511$new_n1624_ nq=$abc$38511$new_n3150_
.subckt nand3_x0 i0=$abc$38511$new_n3142_ i1=$abc$38511$new_n3103_ i2=RxPointerMSB[30] nq=$abc$38511$new_n3151_
.subckt nand4_x0 i0=RxEn_q i1=RxPointerRead i2=ram_do[30] i3=RxEn nq=$abc$38511$new_n3152_
.subckt nand2_x0 i0=$abc$38511$new_n3152_ i1=$abc$38511$new_n3151_ nq=$abc$38511$new_n3153_
.subckt oa22_x2 i0=$abc$38511$new_n3144_ i1=$abc$38511$new_n3150_ i2=$abc$38511$new_n3153_ q=$abc$38511$auto$rtlil.cc:2558:MuxGate$34116
.subckt oa22_x2 i0=$abc$38511$new_n3129_ i1=RxPointerMSB[28] i2=RxPointerMSB[29] q=$abc$38511$new_n3155_
.subckt a3_x2 i0=$abc$38511$new_n3155_ i1=$abc$38511$new_n3144_ i2=$abc$38511$new_n3131_ q=$abc$38511$new_n3156_
.subckt nand3_x0 i0=$abc$38511$new_n3142_ i1=$abc$38511$new_n3103_ i2=RxPointerMSB[29] nq=$abc$38511$new_n3157_
.subckt nand4_x0 i0=RxEn_q i1=RxPointerRead i2=ram_do[29] i3=RxEn nq=$abc$38511$new_n3158_
.subckt nand2_x0 i0=$abc$38511$new_n3158_ i1=$abc$38511$new_n3157_ nq=$abc$38511$new_n3159_
.subckt o2_x2 i0=$abc$38511$new_n3159_ i1=$abc$38511$new_n3156_ q=$abc$38511$auto$rtlil.cc:2558:MuxGate$34112
.subckt nand2_x0 i0=$abc$38511$new_n3130_ i1=$abc$38511$new_n1625_ nq=$abc$38511$new_n3161_
.subckt ao22_x2 i0=$abc$38511$new_n1625_ i1=$abc$38511$new_n3130_ i2=$abc$38511$new_n3144_ q=$abc$38511$new_n3162_
.subckt nand3_x0 i0=$abc$38511$new_n3142_ i1=$abc$38511$new_n3103_ i2=RxPointerMSB[28] nq=$abc$38511$new_n3163_
.subckt nand4_x0 i0=RxEn_q i1=RxPointerRead i2=ram_do[28] i3=RxEn nq=$abc$38511$new_n3164_
.subckt nand2_x0 i0=$abc$38511$new_n3164_ i1=$abc$38511$new_n3163_ nq=$abc$38511$new_n3165_
.subckt oa22_x2 i0=$abc$38511$new_n3161_ i1=$abc$38511$new_n3162_ i2=$abc$38511$new_n3165_ q=$abc$38511$auto$rtlil.cc:2558:MuxGate$34108
.subckt nand2_x0 i0=$abc$38511$new_n3128_ i1=$abc$38511$new_n1626_ nq=$abc$38511$new_n3167_
.subckt a2_x2 i0=$abc$38511$new_n3144_ i1=$abc$38511$new_n3130_ q=$abc$38511$new_n3168_
.subckt nand3_x0 i0=$abc$38511$new_n3142_ i1=$abc$38511$new_n3103_ i2=RxPointerMSB[27] nq=$abc$38511$new_n3169_
.subckt nand4_x0 i0=RxEn_q i1=RxPointerRead i2=ram_do[27] i3=RxEn nq=$abc$38511$new_n3170_
.subckt nand2_x0 i0=$abc$38511$new_n3170_ i1=$abc$38511$new_n3169_ nq=$abc$38511$new_n3171_
.subckt oa22_x2 i0=$abc$38511$new_n3167_ i1=$abc$38511$new_n3168_ i2=$abc$38511$new_n3171_ q=$abc$38511$auto$rtlil.cc:2558:MuxGate$34104
.subckt oa22_x2 i0=$abc$38511$new_n3126_ i1=RxPointerMSB[25] i2=RxPointerMSB[26] q=$abc$38511$new_n3173_
.subckt a2_x2 i0=$abc$38511$new_n3144_ i1=$abc$38511$new_n3128_ q=$abc$38511$new_n3174_
.subckt nand3_x0 i0=$abc$38511$new_n3142_ i1=$abc$38511$new_n3103_ i2=RxPointerMSB[26] nq=$abc$38511$new_n3175_
.subckt nand4_x0 i0=RxEn_q i1=RxPointerRead i2=ram_do[26] i3=RxEn nq=$abc$38511$new_n3176_
.subckt nand2_x0 i0=$abc$38511$new_n3176_ i1=$abc$38511$new_n3175_ nq=$abc$38511$new_n3177_
.subckt oa22_x2 i0=$abc$38511$new_n3173_ i1=$abc$38511$new_n3174_ i2=$abc$38511$new_n3177_ q=$abc$38511$auto$rtlil.cc:2558:MuxGate$34100
.subckt nand2_x0 i0=$abc$38511$new_n3127_ i1=$abc$38511$new_n1627_ nq=$abc$38511$new_n3179_
.subckt ao22_x2 i0=$abc$38511$new_n1627_ i1=$abc$38511$new_n3127_ i2=$abc$38511$new_n3144_ q=$abc$38511$new_n3180_
.subckt nand3_x0 i0=$abc$38511$new_n3142_ i1=$abc$38511$new_n3103_ i2=RxPointerMSB[25] nq=$abc$38511$new_n3181_
.subckt nand4_x0 i0=RxEn_q i1=RxPointerRead i2=ram_do[25] i3=RxEn nq=$abc$38511$new_n3182_
.subckt nand2_x0 i0=$abc$38511$new_n3182_ i1=$abc$38511$new_n3181_ nq=$abc$38511$new_n3183_
.subckt oa22_x2 i0=$abc$38511$new_n3179_ i1=$abc$38511$new_n3180_ i2=$abc$38511$new_n3183_ q=$abc$38511$auto$rtlil.cc:2558:MuxGate$34096
.subckt nand2_x0 i0=$abc$38511$new_n3125_ i1=$abc$38511$new_n1628_ nq=$abc$38511$new_n3185_
.subckt a2_x2 i0=$abc$38511$new_n3144_ i1=$abc$38511$new_n3127_ q=$abc$38511$new_n3186_
.subckt nand3_x0 i0=$abc$38511$new_n3142_ i1=$abc$38511$new_n3103_ i2=RxPointerMSB[24] nq=$abc$38511$new_n3187_
.subckt nand4_x0 i0=RxEn_q i1=RxPointerRead i2=ram_do[24] i3=RxEn nq=$abc$38511$new_n3188_
.subckt nand2_x0 i0=$abc$38511$new_n3188_ i1=$abc$38511$new_n3187_ nq=$abc$38511$new_n3189_
.subckt oa22_x2 i0=$abc$38511$new_n3185_ i1=$abc$38511$new_n3186_ i2=$abc$38511$new_n3189_ q=$abc$38511$auto$rtlil.cc:2558:MuxGate$34092
.subckt oa22_x2 i0=$abc$38511$new_n3123_ i1=RxPointerMSB[22] i2=RxPointerMSB[23] q=$abc$38511$new_n3191_
.subckt nand3_x0 i0=$abc$38511$new_n3191_ i1=$abc$38511$new_n3144_ i2=$abc$38511$new_n3125_ nq=$abc$38511$new_n3192_
.subckt nand3_x0 i0=$abc$38511$new_n3142_ i1=$abc$38511$new_n3103_ i2=RxPointerMSB[23] nq=$abc$38511$new_n3193_
.subckt nand4_x0 i0=RxEn_q i1=RxPointerRead i2=ram_do[23] i3=RxEn nq=$abc$38511$new_n3194_
.subckt a2_x2 i0=$abc$38511$new_n3194_ i1=$abc$38511$new_n3193_ q=$abc$38511$new_n3195_
.subckt nand2_x0 i0=$abc$38511$new_n3195_ i1=$abc$38511$new_n3192_ nq=$abc$38511$auto$rtlil.cc:2558:MuxGate$34088
.subckt nand2_x0 i0=$abc$38511$new_n3124_ i1=$abc$38511$new_n1629_ nq=$abc$38511$new_n3197_
.subckt ao22_x2 i0=$abc$38511$new_n1629_ i1=$abc$38511$new_n3124_ i2=$abc$38511$new_n3144_ q=$abc$38511$new_n3198_
.subckt nand3_x0 i0=$abc$38511$new_n3142_ i1=$abc$38511$new_n3103_ i2=RxPointerMSB[22] nq=$abc$38511$new_n3199_
.subckt nand4_x0 i0=RxEn_q i1=RxPointerRead i2=ram_do[22] i3=RxEn nq=$abc$38511$new_n3200_
.subckt nand2_x0 i0=$abc$38511$new_n3200_ i1=$abc$38511$new_n3199_ nq=$abc$38511$new_n3201_
.subckt oa22_x2 i0=$abc$38511$new_n3197_ i1=$abc$38511$new_n3198_ i2=$abc$38511$new_n3201_ q=$abc$38511$auto$rtlil.cc:2558:MuxGate$34084
.subckt nand2_x0 i0=$abc$38511$new_n3122_ i1=$abc$38511$new_n1630_ nq=$abc$38511$new_n3203_
.subckt a2_x2 i0=$abc$38511$new_n3144_ i1=$abc$38511$new_n3124_ q=$abc$38511$new_n3204_
.subckt nand3_x0 i0=$abc$38511$new_n3142_ i1=$abc$38511$new_n3103_ i2=RxPointerMSB[21] nq=$abc$38511$new_n3205_
.subckt nand4_x0 i0=RxEn_q i1=RxPointerRead i2=ram_do[21] i3=RxEn nq=$abc$38511$new_n3206_
.subckt nand2_x0 i0=$abc$38511$new_n3206_ i1=$abc$38511$new_n3205_ nq=$abc$38511$new_n3207_
.subckt oa22_x2 i0=$abc$38511$new_n3203_ i1=$abc$38511$new_n3204_ i2=$abc$38511$new_n3207_ q=$abc$38511$auto$rtlil.cc:2558:MuxGate$34080
.subckt oa22_x2 i0=$abc$38511$new_n3120_ i1=RxPointerMSB[19] i2=RxPointerMSB[20] q=$abc$38511$new_n3209_
.subckt nand3_x0 i0=$abc$38511$new_n3209_ i1=$abc$38511$new_n3144_ i2=$abc$38511$new_n3122_ nq=$abc$38511$new_n3210_
.subckt nand3_x0 i0=$abc$38511$new_n3142_ i1=$abc$38511$new_n3103_ i2=RxPointerMSB[20] nq=$abc$38511$new_n3211_
.subckt nand4_x0 i0=RxEn_q i1=RxPointerRead i2=ram_do[20] i3=RxEn nq=$abc$38511$new_n3212_
.subckt a2_x2 i0=$abc$38511$new_n3212_ i1=$abc$38511$new_n3211_ q=$abc$38511$new_n3213_
.subckt nand2_x0 i0=$abc$38511$new_n3213_ i1=$abc$38511$new_n3210_ nq=$abc$38511$auto$rtlil.cc:2558:MuxGate$34076
.subckt nand2_x0 i0=$abc$38511$new_n3121_ i1=$abc$38511$new_n1631_ nq=$abc$38511$new_n3215_
.subckt ao22_x2 i0=$abc$38511$new_n1631_ i1=$abc$38511$new_n3121_ i2=$abc$38511$new_n3144_ q=$abc$38511$new_n3216_
.subckt nand3_x0 i0=$abc$38511$new_n3142_ i1=$abc$38511$new_n3103_ i2=RxPointerMSB[19] nq=$abc$38511$new_n3217_
.subckt nand4_x0 i0=RxEn_q i1=RxPointerRead i2=ram_do[19] i3=RxEn nq=$abc$38511$new_n3218_
.subckt nand2_x0 i0=$abc$38511$new_n3218_ i1=$abc$38511$new_n3217_ nq=$abc$38511$new_n3219_
.subckt oa22_x2 i0=$abc$38511$new_n3215_ i1=$abc$38511$new_n3216_ i2=$abc$38511$new_n3219_ q=$abc$38511$auto$rtlil.cc:2558:MuxGate$34072
.subckt nand2_x0 i0=$abc$38511$new_n3119_ i1=$abc$38511$new_n1632_ nq=$abc$38511$new_n3221_
.subckt a2_x2 i0=$abc$38511$new_n3144_ i1=$abc$38511$new_n3121_ q=$abc$38511$new_n3222_
.subckt nand3_x0 i0=$abc$38511$new_n3142_ i1=$abc$38511$new_n3103_ i2=RxPointerMSB[18] nq=$abc$38511$new_n3223_
.subckt nand4_x0 i0=RxEn_q i1=RxPointerRead i2=ram_do[18] i3=RxEn nq=$abc$38511$new_n3224_
.subckt nand2_x0 i0=$abc$38511$new_n3224_ i1=$abc$38511$new_n3223_ nq=$abc$38511$new_n3225_
.subckt oa22_x2 i0=$abc$38511$new_n3221_ i1=$abc$38511$new_n3222_ i2=$abc$38511$new_n3225_ q=$abc$38511$auto$rtlil.cc:2558:MuxGate$34068
.subckt a4_x2 i0=RxEn_q i1=RxPointerRead i2=ram_do[17] i3=RxEn q=$abc$38511$new_n3227_
.subckt oa22_x2 i0=$abc$38511$new_n3117_ i1=RxPointerMSB[16] i2=RxPointerMSB[17] q=$abc$38511$new_n3228_
.subckt a3_x2 i0=$abc$38511$new_n3142_ i1=$abc$38511$new_n3103_ i2=RxPointerMSB[17] q=$abc$38511$new_n3229_
.subckt oa22_x2 i0=$abc$38511$new_n3119_ i1=$abc$38511$new_n3144_ i2=$abc$38511$new_n3229_ q=$abc$38511$new_n3230_
.subckt oa22_x2 i0=$abc$38511$new_n3230_ i1=$abc$38511$new_n3228_ i2=$abc$38511$new_n3227_ q=$abc$38511$auto$rtlil.cc:2558:MuxGate$34064
.subckt nand4_x0 i0=RxEn_q i1=RxPointerRead i2=ram_do[16] i3=RxEn nq=$abc$38511$new_n3232_
.subckt nand2_x0 i0=$abc$38511$new_n3118_ i1=$abc$38511$new_n1633_ nq=$abc$38511$new_n3233_
.subckt nand3_x0 i0=$abc$38511$new_n3142_ i1=$abc$38511$new_n3103_ i2=RxPointerMSB[16] nq=$abc$38511$new_n3234_
.subckt ao22_x2 i0=$abc$38511$new_n1633_ i1=$abc$38511$new_n3118_ i2=$abc$38511$new_n3144_ q=$abc$38511$new_n3235_
.subckt nand2_x0 i0=$abc$38511$new_n3234_ i1=$abc$38511$new_n3232_ nq=$abc$38511$new_n3236_
.subckt oa22_x2 i0=$abc$38511$new_n3233_ i1=$abc$38511$new_n3235_ i2=$abc$38511$new_n3236_ q=$abc$38511$auto$rtlil.cc:2558:MuxGate$34060
.subckt a4_x2 i0=ram_do[15] i1=RxEn_q i2=RxPointerRead i3=RxEn q=$abc$38511$new_n3238_
.subckt nand2_x0 i0=$abc$38511$new_n3116_ i1=$abc$38511$new_n1634_ nq=$abc$38511$new_n3239_
.subckt a3_x2 i0=$abc$38511$new_n3142_ i1=$abc$38511$new_n3103_ i2=RxPointerMSB[15] q=$abc$38511$new_n3240_
.subckt oa22_x2 i0=$abc$38511$new_n3118_ i1=$abc$38511$new_n3144_ i2=$abc$38511$new_n3240_ q=$abc$38511$new_n3241_
.subckt oa22_x2 i0=$abc$38511$new_n3241_ i1=$abc$38511$new_n3239_ i2=$abc$38511$new_n3238_ q=$abc$38511$auto$rtlil.cc:2558:MuxGate$34056
.subckt a4_x2 i0=RxEn_q i1=RxPointerRead i2=ram_do[14] i3=RxEn q=$abc$38511$new_n3243_
.subckt oa22_x2 i0=$abc$38511$new_n3113_ i1=RxPointerMSB[13] i2=RxPointerMSB[14] q=$abc$38511$new_n3244_
.subckt a3_x2 i0=$abc$38511$new_n3142_ i1=$abc$38511$new_n3103_ i2=RxPointerMSB[14] q=$abc$38511$new_n3245_
.subckt oa22_x2 i0=$abc$38511$new_n3116_ i1=$abc$38511$new_n3144_ i2=$abc$38511$new_n3245_ q=$abc$38511$new_n3246_
.subckt oa22_x2 i0=$abc$38511$new_n3246_ i1=$abc$38511$new_n3244_ i2=$abc$38511$new_n3243_ q=$abc$38511$auto$rtlil.cc:2558:MuxGate$34052
.subckt a4_x2 i0=RxEn_q i1=RxPointerRead i2=ram_do[13] i3=RxEn q=$abc$38511$new_n3248_
.subckt nand2_x0 i0=$abc$38511$new_n3114_ i1=$abc$38511$new_n1635_ nq=$abc$38511$new_n3249_
.subckt a3_x2 i0=$abc$38511$new_n3142_ i1=$abc$38511$new_n3103_ i2=RxPointerMSB[13] q=$abc$38511$new_n3250_
.subckt oa22_x2 i0=$abc$38511$new_n3115_ i1=$abc$38511$new_n3144_ i2=$abc$38511$new_n3250_ q=$abc$38511$new_n3251_
.subckt oa22_x2 i0=$abc$38511$new_n3251_ i1=$abc$38511$new_n3249_ i2=$abc$38511$new_n3248_ q=$abc$38511$auto$rtlil.cc:2558:MuxGate$34048
.subckt nand3_x0 i0=m_wb_ack_i i1=RxPointerMSB[2] i2=MasterWbRX nq=$abc$38511$new_n3253_
.subckt a4_x2 i0=m_wb_ack_i i1=RxPointerMSB[2] i2=RxPointerMSB[3] i3=MasterWbRX q=$abc$38511$new_n3254_
.subckt nand4_x0 i0=m_wb_ack_i i1=RxPointerMSB[2] i2=RxPointerMSB[3] i3=MasterWbRX nq=$abc$38511$new_n3255_
.subckt a2_x2 i0=$abc$38511$new_n3254_ i1=RxPointerMSB[4] q=$abc$38511$new_n3256_
.subckt a2_x2 i0=$abc$26467$and$eth_wishbone.v:2021$2469_Y i1=$abc$38511$new_n3110_ q=$abc$38511$new_n3257_
.subckt a3_x2 i0=$abc$26467$and$eth_wishbone.v:2021$2469_Y i1=$abc$38511$new_n3110_ i2=RxPointerMSB[6] q=$abc$38511$new_n3258_
.subckt a4_x2 i0=$abc$26467$and$eth_wishbone.v:2021$2469_Y i1=$abc$38511$new_n3110_ i2=RxPointerMSB[6] i3=RxPointerMSB[7] q=$abc$38511$new_n3259_
.subckt a2_x2 i0=$abc$38511$new_n3259_ i1=RxPointerMSB[8] q=$abc$38511$new_n3260_
.subckt a3_x2 i0=$abc$38511$new_n3259_ i1=RxPointerMSB[8] i2=RxPointerMSB[9] q=$abc$38511$new_n3261_
.subckt a4_x2 i0=$abc$38511$new_n3259_ i1=RxPointerMSB[8] i2=RxPointerMSB[9] i3=RxPointerMSB[10] q=$abc$38511$new_n3262_
.subckt a2_x2 i0=$abc$26467$and$eth_wishbone.v:2021$2469_Y i1=$abc$38511$new_n3135_ q=$abc$38511$new_n3263_
.subckt nxr2_x1 i0=$abc$38511$new_n3263_ i1=$abc$38511$new_n1636_ nq=$abc$38511$new_n3264_
.subckt mx2_x2 cmd=$abc$38511$new_n3102_ i0=$abc$38511$new_n3264_ i1=ram_do[12] q=$abc$38511$auto$rtlil.cc:2558:MuxGate$34044
.subckt nxr2_x1 i0=$abc$38511$new_n3262_ i1=$abc$38511$new_n1637_ nq=$abc$38511$new_n3266_
.subckt mx2_x2 cmd=$abc$38511$new_n3102_ i0=$abc$38511$new_n3266_ i1=ram_do[11] q=$abc$38511$auto$rtlil.cc:2558:MuxGate$34040
.subckt nxr2_x1 i0=$abc$38511$new_n3261_ i1=$abc$38511$new_n1638_ nq=$abc$38511$new_n3268_
.subckt mx2_x2 cmd=$abc$38511$new_n3102_ i0=$abc$38511$new_n3268_ i1=ram_do[10] q=$abc$38511$auto$rtlil.cc:2558:MuxGate$34036
.subckt nxr2_x1 i0=$abc$38511$new_n3260_ i1=$abc$38511$new_n1639_ nq=$abc$38511$new_n3270_
.subckt mx2_x2 cmd=$abc$38511$new_n3102_ i0=$abc$38511$new_n3270_ i1=ram_do[9] q=$abc$38511$auto$rtlil.cc:2558:MuxGate$34032
.subckt nxr2_x1 i0=$abc$38511$new_n3259_ i1=$abc$38511$new_n1640_ nq=$abc$38511$new_n3272_
.subckt mx2_x2 cmd=$abc$38511$new_n3102_ i0=$abc$38511$new_n3272_ i1=ram_do[8] q=$abc$38511$auto$rtlil.cc:2558:MuxGate$34028
.subckt nxr2_x1 i0=$abc$38511$new_n3258_ i1=$abc$38511$new_n1641_ nq=$abc$38511$new_n3274_
.subckt mx2_x2 cmd=$abc$38511$new_n3102_ i0=$abc$38511$new_n3274_ i1=ram_do[7] q=$abc$38511$auto$rtlil.cc:2558:MuxGate$34024
.subckt nxr2_x1 i0=$abc$38511$new_n3257_ i1=$abc$38511$new_n1642_ nq=$abc$38511$new_n3276_
.subckt mx2_x2 cmd=$abc$38511$new_n3102_ i0=$abc$38511$new_n3276_ i1=ram_do[6] q=$abc$38511$auto$rtlil.cc:2558:MuxGate$34020
.subckt nxr2_x1 i0=$abc$38511$new_n3256_ i1=$abc$38511$new_n1643_ nq=$abc$38511$new_n3278_
.subckt mx2_x2 cmd=$abc$38511$new_n3102_ i0=$abc$38511$new_n3278_ i1=ram_do[5] q=$abc$38511$auto$rtlil.cc:2558:MuxGate$34016
.subckt nxr2_x1 i0=$abc$38511$new_n3254_ i1=$abc$38511$new_n1644_ nq=$abc$38511$new_n3280_
.subckt mx2_x2 cmd=$abc$38511$new_n3102_ i0=$abc$38511$new_n3280_ i1=ram_do[4] q=$abc$38511$auto$rtlil.cc:2558:MuxGate$34012
.subckt nand3_x0 i0=$abc$38511$new_n3253_ i1=$abc$38511$new_n3103_ i2=$abc$38511$new_n1645_ nq=$abc$38511$new_n3282_
.subckt mx2_x2 cmd=$abc$38511$new_n3102_ i0=$abc$38511$new_n3255_ i1=ram_do[3] q=$abc$38511$new_n3283_
.subckt a2_x2 i0=$abc$38511$new_n3283_ i1=$abc$38511$new_n3282_ q=$abc$38511$auto$rtlil.cc:2558:MuxGate$34008
.subckt mx2_x2 cmd=$abc$38511$new_n3102_ i0=$abc$38511$new_n3253_ i1=ram_do[2] q=$abc$38511$new_n3285_
.subckt nand3_x0 i0=$abc$38511$new_n3142_ i1=$abc$38511$new_n3103_ i2=$abc$38511$new_n1646_ nq=$abc$38511$new_n3286_
.subckt a2_x2 i0=$abc$38511$new_n3286_ i1=$abc$38511$new_n3285_ q=$abc$38511$auto$rtlil.cc:2558:MuxGate$34004
.subckt mx2_x2 cmd=$abc$38511$new_n3102_ i0=RxPointerLSB_rst[1] i1=ram_do[1] q=$abc$38511$new_n3288_
.subckt a2_x2 i0=$abc$38511$new_n3288_ i1=$abc$38511$new_n3142_ q=$abc$38511$auto$rtlil.cc:2558:MuxGate$34000
.subckt mx2_x2 cmd=$abc$38511$new_n3102_ i0=RxPointerLSB_rst[0] i1=ram_do[0] q=$abc$38511$new_n3290_
.subckt a2_x2 i0=$abc$38511$new_n3290_ i1=$abc$38511$new_n3142_ q=$abc$38511$auto$rtlil.cc:2558:MuxGate$33996
.subckt nand2_x0 i0=$abc$38511$new_n3103_ i1=RxEn_needed nq=$abc$38511$new_n3292_
.subckt nor2_x0 i0=WbEn_q i1=$abc$38511$auto$ff.cc:693:flip_bits$34993 nq=$abc$38511$new_n3293_
.subckt nor3_x0 i0=WbEn_q i1=RxReady i2=$abc$38511$auto$ff.cc:693:flip_bits$34993 nq=$abc$38511$new_n3294_
.subckt nand2_x0 i0=$abc$38511$new_n3294_ i1=r_RxEn nq=$abc$38511$new_n3295_
.subckt nand2_x0 i0=$abc$38511$new_n3295_ i1=$abc$38511$new_n3292_ nq=$abc$38511$auto$rtlil.cc:2558:MuxGate$33992
.subckt nand2_x0 i0=RxValid i1=RxEnableWindow nq=$abc$38511$new_n3297_
.subckt a2_x2 i0=RxValid i1=RxReady q=$abc$38511$new_n3298_
.subckt a3_x2 i0=RxValid i1=RxEnableWindow i2=RxReady q=$abc$38511$new_n3299_
.subckt nand3_x0 i0=RxValid i1=RxEnableWindow i2=RxReady nq=$abc$38511$new_n3300_
.subckt a2_x2 i0=RxByteCnt[0] i1=RxByteCnt[1] q=$abc$38511$new_n3301_
.subckt nand2_x0 i0=RxByteCnt[0] i1=RxByteCnt[1] nq=$abc$38511$new_n3302_
.subckt a4_x2 i0=RxEndFrm i1=RxValid i2=RxEnableWindow i3=RxReady q=$abc$38511$new_n3303_
.subckt a2_x2 i0=$abc$38511$new_n3303_ i1=$abc$38511$new_n3302_ q=$abc$38511$new_n3304_
.subckt nand3_x0 i0=RxByteCnt[0] i1=RxByteCnt[1] i2=ShiftWillEnd nq=$abc$38511$new_n3305_
.subckt a2_x2 i0=$abc$38511$new_n3305_ i1=$abc$38511$new_n1672_ q=$abc$38511$new_n3306_
.subckt ao22_x2 i0=LastByteIn i1=$abc$38511$new_n3304_ i2=$abc$38511$new_n3306_ q=$abc$38511$auto$rtlil.cc:2558:MuxGate$33988
.subckt nor2_x0 i0=RxAbort i1=ShiftEnded_rck nq=$abc$38511$new_n3308_
.subckt a3_x2 i0=RxEndFrm i1=RxValid i2=RxEnableWindow q=$abc$38511$new_n3309_
.subckt nand3_x0 i0=RxEndFrm i1=RxValid i2=RxEnableWindow nq=$abc$38511$new_n3310_
.subckt ao22_x2 i0=$abc$38511$new_n3310_ i1=$abc$38511$new_n3302_ i2=$abc$38511$new_n1649_ q=$abc$38511$new_n3311_
.subckt oa22_x2 i0=$abc$38511$new_n3309_ i1=$abc$38511$new_n3301_ i2=LastByteIn q=$abc$38511$new_n3312_
.subckt ao22_x2 i0=ShiftWillEnd i1=$abc$38511$new_n3312_ i2=$abc$38511$new_n3308_ q=$abc$38511$auto$rtlil.cc:2558:MuxGate$33984
.subckt a2_x2 i0=RxValid i1=RxStartFrm q=$abc$38511$new_n3314_
.subckt nand2_x0 i0=RxValid i1=RxStartFrm nq=$abc$38511$new_n3315_
.subckt a3_x2 i0=RxValid i1=RxStartFrm i2=RxReady q=$abc$38511$new_n3316_
.subckt nand3_x0 i0=RxValid i1=RxStartFrm i2=RxReady nq=$abc$38511$new_n3317_
.subckt nor3_x0 i0=RxAbort i1=ShiftEnded_rck i2=LastByteIn nq=$abc$38511$new_n3318_
.subckt nand3_x0 i0=$abc$38511$new_n3318_ i1=$abc$38511$new_n3317_ i2=$abc$38511$new_n3300_ nq=$abc$38511$new_n3319_
.subckt nand4_x0 i0=$abc$38511$new_n3318_ i1=$abc$38511$new_n3317_ i2=$abc$38511$new_n3300_ i3=RxByteCnt[1] nq=$abc$38511$new_n3320_
.subckt o2_x2 i0=RxByteCnt[0] i1=RxByteCnt[1] q=$abc$38511$new_n3321_
.subckt a2_x2 i0=$abc$38511$new_n1651_ i1=RxByteCnt[1] q=$abc$38511$new_n3322_
.subckt xr2_x1 i0=RxByteCnt[0] i1=RxByteCnt[1] q=$abc$38511$new_n3323_
.subckt xr2_x1 i0=RxPointerLSB_rst[0] i1=RxPointerLSB_rst[1] q=$abc$38511$new_n3324_
.subckt ao22_x2 i0=RxPointerLSB_rst[1] i1=RxPointerLSB_rst[0] i2=RxStartFrm q=$abc$38511$new_n3325_
.subckt mx2_x2 cmd=$abc$38511$new_n3317_ i0=$abc$38511$new_n3324_ i1=$abc$38511$new_n3323_ q=$abc$38511$new_n3326_
.subckt nand3_x0 i0=$abc$38511$new_n3326_ i1=$abc$38511$new_n3319_ i2=$abc$38511$new_n3308_ nq=$abc$38511$new_n3327_
.subckt nand2_x0 i0=$abc$38511$new_n3327_ i1=$abc$38511$new_n3320_ nq=$abc$38511$auto$rtlil.cc:2558:MuxGate$33980
.subckt nand4_x0 i0=$abc$38511$new_n3318_ i1=$abc$38511$new_n3317_ i2=$abc$38511$new_n3300_ i3=RxByteCnt[0] nq=$abc$38511$new_n3329_
.subckt mx2_x2 cmd=$abc$38511$new_n3316_ i0=$abc$38511$new_n1651_ i1=$abc$38511$new_n1648_ q=$abc$38511$new_n3330_
.subckt nand3_x0 i0=$abc$38511$new_n3330_ i1=$abc$38511$new_n3319_ i2=$abc$38511$new_n3308_ nq=$abc$38511$new_n3331_
.subckt nand2_x0 i0=$abc$38511$new_n3331_ i1=$abc$38511$new_n3329_ nq=$abc$38511$auto$rtlil.cc:2558:MuxGate$33976
.subckt ao22_x2 i0=LastByteIn i1=$abc$38511$new_n3297_ i2=$abc$38511$new_n3315_ q=$abc$38511$new_n3333_
.subckt a2_x2 i0=$abc$38511$auto$ff.cc:693:flip_bits$33963 i1=$abc$38511$new_n1652_ q=$abc$38511$new_n3334_
.subckt nxr2_x1 i0=$abc$38511$auto$ff.cc:693:flip_bits$33963 i1=RxValidBytes[1] nq=$abc$38511$new_n3335_
.subckt xr2_x1 i0=$abc$38511$auto$ff.cc:693:flip_bits$33963 i1=RxValidBytes[1] q=$abc$38511$new_n3336_
.subckt mx2_x2 cmd=$abc$38511$new_n3314_ i0=$abc$38511$new_n3335_ i1=$abc$38511$new_n3324_ q=$abc$38511$new_n3337_
.subckt mx2_x2 cmd=$abc$38511$new_n3333_ i0=$abc$38511$new_n3337_ i1=RxValidBytes[1] q=$abc$38511$auto$rtlil.cc:2558:MuxGate$33972
.subckt mx2_x2 cmd=$abc$38511$new_n3314_ i0=$abc$38511$new_n1653_ i1=RxPointerLSB_rst[0] q=$abc$38511$new_n3339_
.subckt mx2_x2 cmd=$abc$38511$new_n3333_ i0=$abc$38511$new_n3339_ i1=$abc$38511$auto$ff.cc:693:flip_bits$33963 q=$abc$38511$auto$rtlil.cc:2558:MuxGate$33968
.subckt nand2_x0 i0=$abc$38511$new_n3298_ i1=$abc$38511$new_n1649_ nq=$abc$38511$new_n3341_
.subckt nand3_x0 i0=RxStartFrm i1=RxPointerLSB_rst[0] i2=$abc$38511$new_n1647_ nq=$abc$38511$new_n3342_
.subckt nand2_x0 i0=$abc$38511$new_n1655_ i1=RxEnableWindow nq=$abc$38511$new_n3343_
.subckt nand4_x0 i0=$abc$38511$new_n1655_ i1=RxEnableWindow i2=RxByteCnt[0] i3=$abc$38511$new_n1650_ nq=$abc$38511$new_n3344_
.subckt oa22_x2 i0=$abc$38511$new_n3344_ i1=$abc$38511$new_n3342_ i2=$abc$38511$new_n3341_ q=$abc$38511$new_n3345_
.subckt mx2_x2 cmd=$abc$38511$new_n3345_ i0=RxData[7] i1=RxDataLatched1[23] q=$abc$38511$auto$rtlil.cc:2558:MuxGate$33960
.subckt mx2_x2 cmd=$abc$38511$new_n3345_ i0=RxData[6] i1=RxDataLatched1[22] q=$abc$38511$auto$rtlil.cc:2558:MuxGate$33956
.subckt mx2_x2 cmd=$abc$38511$new_n3345_ i0=RxData[5] i1=RxDataLatched1[21] q=$abc$38511$auto$rtlil.cc:2558:MuxGate$33952
.subckt mx2_x2 cmd=$abc$38511$new_n3345_ i0=RxData[4] i1=RxDataLatched1[20] q=$abc$38511$auto$rtlil.cc:2558:MuxGate$33948
.subckt mx2_x2 cmd=$abc$38511$new_n3345_ i0=RxData[3] i1=RxDataLatched1[19] q=$abc$38511$auto$rtlil.cc:2558:MuxGate$33944
.subckt mx2_x2 cmd=$abc$38511$new_n3345_ i0=RxData[2] i1=RxDataLatched1[18] q=$abc$38511$auto$rtlil.cc:2558:MuxGate$33940
.subckt mx2_x2 cmd=$abc$38511$new_n3345_ i0=RxData[1] i1=RxDataLatched1[17] q=$abc$38511$auto$rtlil.cc:2558:MuxGate$33936
.subckt mx2_x2 cmd=$abc$38511$new_n3345_ i0=RxData[0] i1=RxDataLatched1[16] q=$abc$38511$auto$rtlil.cc:2558:MuxGate$33932
.subckt a4_x2 i0=RxValid i1=RxByteCnt[0] i2=RxByteCnt[1] i3=RxReady q=$abc$38511$new_n3354_
.subckt nand3_x0 i0=$abc$38511$new_n3354_ i1=$abc$38511$new_n1655_ i2=RxEnableWindow nq=$abc$38511$new_n3355_
.subckt nand2_x0 i0=$abc$38511$new_n3316_ i1=$abc$38511$new_n2474_ nq=$abc$38511$new_n3356_
.subckt nand4_x0 i0=RxByteCnt[0] i1=RxByteCnt[1] i2=ShiftWillEnd i3=LastByteIn nq=$abc$38511$new_n3357_
.subckt a3_x2 i0=$abc$38511$new_n3357_ i1=$abc$38511$new_n3356_ i2=$abc$38511$new_n3355_ q=$abc$38511$new_n3358_
.subckt mx2_x2 cmd=$abc$38511$new_n3358_ i0=RxDataLatched1[31] i1=RxDataLatched2[31] q=$abc$38511$auto$rtlil.cc:2558:MuxGate$33928
.subckt mx2_x2 cmd=$abc$38511$new_n3358_ i0=RxDataLatched1[30] i1=RxDataLatched2[30] q=$abc$38511$auto$rtlil.cc:2558:MuxGate$33924
.subckt mx2_x2 cmd=$abc$38511$new_n3358_ i0=RxDataLatched1[29] i1=RxDataLatched2[29] q=$abc$38511$auto$rtlil.cc:2558:MuxGate$33920
.subckt mx2_x2 cmd=$abc$38511$new_n3358_ i0=RxDataLatched1[28] i1=RxDataLatched2[28] q=$abc$38511$auto$rtlil.cc:2558:MuxGate$33916
.subckt mx2_x2 cmd=$abc$38511$new_n3358_ i0=RxDataLatched1[27] i1=RxDataLatched2[27] q=$abc$38511$auto$rtlil.cc:2558:MuxGate$33912
.subckt mx2_x2 cmd=$abc$38511$new_n3358_ i0=RxDataLatched1[26] i1=RxDataLatched2[26] q=$abc$38511$auto$rtlil.cc:2558:MuxGate$33908
.subckt mx2_x2 cmd=$abc$38511$new_n3358_ i0=RxDataLatched1[25] i1=RxDataLatched2[25] q=$abc$38511$auto$rtlil.cc:2558:MuxGate$33904
.subckt mx2_x2 cmd=$abc$38511$new_n3358_ i0=RxDataLatched1[24] i1=RxDataLatched2[24] q=$abc$38511$auto$rtlil.cc:2558:MuxGate$33900
.subckt nor2_x0 i0=$abc$38511$new_n3358_ i1=ShiftWillEnd nq=$abc$38511$new_n3367_
.subckt o2_x2 i0=$abc$38511$auto$ff.cc:693:flip_bits$33963 i1=RxValidBytes[1] q=$abc$38511$new_n3368_
.subckt ao22_x2 i0=$abc$38511$new_n3368_ i1=$abc$38511$new_n3367_ i2=RxDataLatched1[23] q=$abc$38511$new_n3369_
.subckt mx2_x2 cmd=$abc$38511$new_n3358_ i0=$abc$38511$new_n3369_ i1=RxDataLatched2[23] q=$abc$38511$auto$rtlil.cc:2558:MuxGate$33896
.subckt ao22_x2 i0=$abc$38511$new_n3368_ i1=$abc$38511$new_n3367_ i2=RxDataLatched1[22] q=$abc$38511$new_n3371_
.subckt mx2_x2 cmd=$abc$38511$new_n3358_ i0=$abc$38511$new_n3371_ i1=RxDataLatched2[22] q=$abc$38511$auto$rtlil.cc:2558:MuxGate$33892
.subckt ao22_x2 i0=$abc$38511$new_n3368_ i1=$abc$38511$new_n3367_ i2=RxDataLatched1[21] q=$abc$38511$new_n3373_
.subckt mx2_x2 cmd=$abc$38511$new_n3358_ i0=$abc$38511$new_n3373_ i1=RxDataLatched2[21] q=$abc$38511$auto$rtlil.cc:2558:MuxGate$33888
.subckt ao22_x2 i0=$abc$38511$new_n3368_ i1=$abc$38511$new_n3367_ i2=RxDataLatched1[20] q=$abc$38511$new_n3375_
.subckt mx2_x2 cmd=$abc$38511$new_n3358_ i0=$abc$38511$new_n3375_ i1=RxDataLatched2[20] q=$abc$38511$auto$rtlil.cc:2558:MuxGate$33884
.subckt ao22_x2 i0=$abc$38511$new_n3368_ i1=$abc$38511$new_n3367_ i2=RxDataLatched1[19] q=$abc$38511$new_n3377_
.subckt mx2_x2 cmd=$abc$38511$new_n3358_ i0=$abc$38511$new_n3377_ i1=RxDataLatched2[19] q=$abc$38511$auto$rtlil.cc:2558:MuxGate$33880
.subckt ao22_x2 i0=$abc$38511$new_n3368_ i1=$abc$38511$new_n3367_ i2=RxDataLatched1[18] q=$abc$38511$new_n3379_
.subckt mx2_x2 cmd=$abc$38511$new_n3358_ i0=$abc$38511$new_n3379_ i1=RxDataLatched2[18] q=$abc$38511$auto$rtlil.cc:2558:MuxGate$33876
.subckt ao22_x2 i0=$abc$38511$new_n3368_ i1=$abc$38511$new_n3367_ i2=RxDataLatched1[17] q=$abc$38511$new_n3381_
.subckt mx2_x2 cmd=$abc$38511$new_n3358_ i0=$abc$38511$new_n3381_ i1=RxDataLatched2[17] q=$abc$38511$auto$rtlil.cc:2558:MuxGate$33872
.subckt ao22_x2 i0=$abc$38511$new_n3368_ i1=$abc$38511$new_n3367_ i2=RxDataLatched1[16] q=$abc$38511$new_n3383_
.subckt mx2_x2 cmd=$abc$38511$new_n3358_ i0=$abc$38511$new_n3383_ i1=RxDataLatched2[16] q=$abc$38511$auto$rtlil.cc:2558:MuxGate$33868
.subckt ao22_x2 i0=$abc$38511$new_n3367_ i1=$abc$38511$new_n3336_ i2=RxDataLatched1[15] q=$abc$38511$new_n3385_
.subckt mx2_x2 cmd=$abc$38511$new_n3358_ i0=$abc$38511$new_n3385_ i1=RxDataLatched2[15] q=$abc$38511$auto$rtlil.cc:2558:MuxGate$33864
.subckt ao22_x2 i0=$abc$38511$new_n3367_ i1=$abc$38511$new_n3336_ i2=RxDataLatched1[14] q=$abc$38511$new_n3387_
.subckt mx2_x2 cmd=$abc$38511$new_n3358_ i0=$abc$38511$new_n3387_ i1=RxDataLatched2[14] q=$abc$38511$auto$rtlil.cc:2558:MuxGate$33860
.subckt ao22_x2 i0=$abc$38511$new_n3367_ i1=$abc$38511$new_n3336_ i2=RxDataLatched1[13] q=$abc$38511$new_n3389_
.subckt mx2_x2 cmd=$abc$38511$new_n3358_ i0=$abc$38511$new_n3389_ i1=RxDataLatched2[13] q=$abc$38511$auto$rtlil.cc:2558:MuxGate$33856
.subckt ao22_x2 i0=$abc$38511$new_n3367_ i1=$abc$38511$new_n3336_ i2=RxDataLatched1[12] q=$abc$38511$new_n3391_
.subckt mx2_x2 cmd=$abc$38511$new_n3358_ i0=$abc$38511$new_n3391_ i1=RxDataLatched2[12] q=$abc$38511$auto$rtlil.cc:2558:MuxGate$33852
.subckt ao22_x2 i0=$abc$38511$new_n3367_ i1=$abc$38511$new_n3336_ i2=RxDataLatched1[11] q=$abc$38511$new_n3393_
.subckt mx2_x2 cmd=$abc$38511$new_n3358_ i0=$abc$38511$new_n3393_ i1=RxDataLatched2[11] q=$abc$38511$auto$rtlil.cc:2558:MuxGate$33848
.subckt ao22_x2 i0=$abc$38511$new_n3367_ i1=$abc$38511$new_n3336_ i2=RxDataLatched1[10] q=$abc$38511$new_n3395_
.subckt mx2_x2 cmd=$abc$38511$new_n3358_ i0=$abc$38511$new_n3395_ i1=RxDataLatched2[10] q=$abc$38511$auto$rtlil.cc:2558:MuxGate$33844
.subckt ao22_x2 i0=$abc$38511$new_n3367_ i1=$abc$38511$new_n3336_ i2=RxDataLatched1[9] q=$abc$38511$new_n3397_
.subckt mx2_x2 cmd=$abc$38511$new_n3358_ i0=$abc$38511$new_n3397_ i1=RxDataLatched2[9] q=$abc$38511$auto$rtlil.cc:2558:MuxGate$33840
.subckt ao22_x2 i0=$abc$38511$new_n3367_ i1=$abc$38511$new_n3336_ i2=RxDataLatched1[8] q=$abc$38511$new_n3399_
.subckt mx2_x2 cmd=$abc$38511$new_n3358_ i0=$abc$38511$new_n3399_ i1=RxDataLatched2[8] q=$abc$38511$auto$rtlil.cc:2558:MuxGate$33836
.subckt ao22_x2 i0=$abc$38511$new_n3367_ i1=$abc$38511$new_n3334_ i2=RxData[7] q=$abc$38511$new_n3401_
.subckt mx2_x2 cmd=$abc$38511$new_n3358_ i0=$abc$38511$new_n3401_ i1=RxDataLatched2[7] q=$abc$38511$auto$rtlil.cc:2558:MuxGate$33832
.subckt ao22_x2 i0=$abc$38511$new_n3367_ i1=$abc$38511$new_n3334_ i2=RxData[6] q=$abc$38511$new_n3403_
.subckt mx2_x2 cmd=$abc$38511$new_n3358_ i0=$abc$38511$new_n3403_ i1=RxDataLatched2[6] q=$abc$38511$auto$rtlil.cc:2558:MuxGate$33828
.subckt ao22_x2 i0=$abc$38511$new_n3367_ i1=$abc$38511$new_n3334_ i2=RxData[5] q=$abc$38511$new_n3405_
.subckt mx2_x2 cmd=$abc$38511$new_n3358_ i0=$abc$38511$new_n3405_ i1=RxDataLatched2[5] q=$abc$38511$auto$rtlil.cc:2558:MuxGate$33824
.subckt ao22_x2 i0=$abc$38511$new_n3367_ i1=$abc$38511$new_n3334_ i2=RxData[4] q=$abc$38511$new_n3407_
.subckt mx2_x2 cmd=$abc$38511$new_n3358_ i0=$abc$38511$new_n3407_ i1=RxDataLatched2[4] q=$abc$38511$auto$rtlil.cc:2558:MuxGate$33820
.subckt ao22_x2 i0=$abc$38511$new_n3367_ i1=$abc$38511$new_n3334_ i2=RxData[3] q=$abc$38511$new_n3409_
.subckt mx2_x2 cmd=$abc$38511$new_n3358_ i0=$abc$38511$new_n3409_ i1=RxDataLatched2[3] q=$abc$38511$auto$rtlil.cc:2558:MuxGate$33816
.subckt ao22_x2 i0=$abc$38511$new_n3367_ i1=$abc$38511$new_n3334_ i2=RxData[2] q=$abc$38511$new_n3411_
.subckt mx2_x2 cmd=$abc$38511$new_n3358_ i0=$abc$38511$new_n3411_ i1=RxDataLatched2[2] q=$abc$38511$auto$rtlil.cc:2558:MuxGate$33812
.subckt ao22_x2 i0=$abc$38511$new_n3367_ i1=$abc$38511$new_n3334_ i2=RxData[1] q=$abc$38511$new_n3413_
.subckt mx2_x2 cmd=$abc$38511$new_n3358_ i0=$abc$38511$new_n3413_ i1=RxDataLatched2[1] q=$abc$38511$auto$rtlil.cc:2558:MuxGate$33808
.subckt ao22_x2 i0=$abc$38511$new_n3367_ i1=$abc$38511$new_n3334_ i2=RxData[0] q=$abc$38511$new_n3415_
.subckt mx2_x2 cmd=$abc$38511$new_n3358_ i0=$abc$38511$new_n3415_ i1=RxDataLatched2[0] q=$abc$38511$auto$rtlil.cc:2558:MuxGate$33804
.subckt nand2_x0 i0=$abc$38511$new_n1673_ i1=WriteRxDataToFifo nq=$abc$38511$new_n3417_
.subckt a4_x2 i0=$abc$38511$new_n3417_ i1=$abc$38511$new_n3357_ i2=$abc$38511$new_n3356_ i3=$abc$38511$new_n3355_ q=$abc$38511$new_n3418_
.subckt nor2_x0 i0=$abc$38511$new_n3418_ i1=RxAbort nq=$abc$38511$auto$rtlil.cc:2558:MuxGate$33800
.subckt ao22_x2 i0=LatchedRxStartFrm i1=RxStartFrm i2=$abc$38511$new_n1671_ q=$abc$38511$auto$rtlil.cc:2558:MuxGate$33796
.subckt ao22_x2 i0=$abc$38511$new_n1676_ i1=$abc$38511$new_n1675_ i2=ShiftEnded_rck q=$abc$38511$new_n3421_
.subckt nor2_x0 i0=$abc$38511$new_n3358_ i1=$abc$38511$new_n3311_ nq=$abc$38511$new_n3422_
.subckt ao22_x2 i0=$abc$38511$new_n3422_ i1=$abc$38511$new_n3421_ i2=$abc$38511$new_n1672_ q=$abc$38511$auto$rtlil.cc:2558:MuxGate$33786
.subckt nand2_x0 i0=$abc$38511$new_n1677_ i1=ShiftEndedSync1 nq=$abc$38511$new_n3424_
.subckt nand2_x0 i0=$abc$38511$new_n1654_ i1=ShiftEndedSync3 nq=$abc$38511$new_n3425_
.subckt nand2_x0 i0=$abc$38511$new_n3425_ i1=$abc$38511$new_n3424_ nq=$abc$38511$auto$rtlil.cc:2558:MuxGate$33776
.subckt nand2_x0 i0=$abc$38511$new_n2807_ i1=ShiftEnded nq=$abc$38511$new_n3427_
.subckt a3_x2 i0=RxBufferAlmostEmpty i1=m_wb_ack_i i2=MasterWbRX q=$abc$38511$new_n3428_
.subckt nand3_x0 i0=$abc$38511$new_n3428_ i1=$abc$38511$new_n1654_ i2=ShiftEndedSync3 nq=$abc$38511$new_n3429_
.subckt nand2_x0 i0=$abc$38511$new_n3429_ i1=$abc$38511$new_n3427_ nq=$abc$38511$auto$rtlil.cc:2558:MuxGate$33768
.subckt nand3_x0 i0=$abc$38511$new_n1674_ i1=$abc$38511$new_n1672_ i2=RxEnableWindow nq=$abc$38511$new_n3431_
.subckt nand2_x0 i0=$abc$38511$new_n3431_ i1=$abc$38511$new_n1655_ nq=$abc$38511$auto$rtlil.cc:2558:MuxGate$33764
.subckt ao22_x2 i0=RxAbortLatched i1=RxAbort i2=$abc$38511$new_n1679_ q=$abc$38511$auto$rtlil.cc:2558:MuxGate$33756
.subckt mx2_x2 cmd=LoadRxStatus i0=LatchedRxLength[15] i1=RxLength[15] q=$abc$38511$auto$rtlil.cc:2558:MuxGate$33740
.subckt mx2_x2 cmd=LoadRxStatus i0=LatchedRxLength[14] i1=RxLength[14] q=$abc$38511$auto$rtlil.cc:2558:MuxGate$33736
.subckt mx2_x2 cmd=LoadRxStatus i0=LatchedRxLength[13] i1=RxLength[13] q=$abc$38511$auto$rtlil.cc:2558:MuxGate$33732
.subckt mx2_x2 cmd=LoadRxStatus i0=LatchedRxLength[12] i1=RxLength[12] q=$abc$38511$auto$rtlil.cc:2558:MuxGate$33728
.subckt mx2_x2 cmd=LoadRxStatus i0=LatchedRxLength[11] i1=RxLength[11] q=$abc$38511$auto$rtlil.cc:2558:MuxGate$33724
.subckt mx2_x2 cmd=LoadRxStatus i0=LatchedRxLength[10] i1=RxLength[10] q=$abc$38511$auto$rtlil.cc:2558:MuxGate$33720
.subckt mx2_x2 cmd=LoadRxStatus i0=LatchedRxLength[9] i1=RxLength[9] q=$abc$38511$auto$rtlil.cc:2558:MuxGate$33716
.subckt mx2_x2 cmd=LoadRxStatus i0=LatchedRxLength[8] i1=RxLength[8] q=$abc$38511$auto$rtlil.cc:2558:MuxGate$33712
.subckt mx2_x2 cmd=LoadRxStatus i0=LatchedRxLength[7] i1=RxLength[7] q=$abc$38511$auto$rtlil.cc:2558:MuxGate$33708
.subckt mx2_x2 cmd=LoadRxStatus i0=LatchedRxLength[6] i1=RxLength[6] q=$abc$38511$auto$rtlil.cc:2558:MuxGate$33704
.subckt mx2_x2 cmd=LoadRxStatus i0=LatchedRxLength[5] i1=RxLength[5] q=$abc$38511$auto$rtlil.cc:2558:MuxGate$33700
.subckt mx2_x2 cmd=LoadRxStatus i0=LatchedRxLength[4] i1=RxLength[4] q=$abc$38511$auto$rtlil.cc:2558:MuxGate$33696
.subckt mx2_x2 cmd=LoadRxStatus i0=LatchedRxLength[3] i1=RxLength[3] q=$abc$38511$auto$rtlil.cc:2558:MuxGate$33692
.subckt mx2_x2 cmd=LoadRxStatus i0=LatchedRxLength[2] i1=RxLength[2] q=$abc$38511$auto$rtlil.cc:2558:MuxGate$33688
.subckt mx2_x2 cmd=LoadRxStatus i0=LatchedRxLength[1] i1=RxLength[1] q=$abc$38511$auto$rtlil.cc:2558:MuxGate$33684
.subckt mx2_x2 cmd=LoadRxStatus i0=LatchedRxLength[0] i1=RxLength[0] q=$abc$38511$auto$rtlil.cc:2558:MuxGate$33680
.subckt mx2_x2 cmd=LoadRxStatus i0=RxStatusInLatched[8] i1=ReceivedPauseFrm q=$abc$38511$auto$rtlil.cc:2558:MuxGate$33676
.subckt mx2_x2 cmd=LoadRxStatus i0=RxStatusInLatched[7] i1=AddressMiss q=$abc$38511$auto$rtlil.cc:2558:MuxGate$33672
.subckt mx2_x2 cmd=LoadRxStatus i0=RxStatusInLatched[6] i1=RxOverrun q=$abc$38511$auto$rtlil.cc:2558:MuxGate$33668
.subckt mx2_x2 cmd=LoadRxStatus i0=RxStatusInLatched[5] i1=InvalidSymbol q=$abc$38511$auto$rtlil.cc:2558:MuxGate$33664
.subckt mx2_x2 cmd=LoadRxStatus i0=RxStatusInLatched[4] i1=DribbleNibble q=$abc$38511$auto$rtlil.cc:2558:MuxGate$33660
.subckt mx2_x2 cmd=LoadRxStatus i0=RxStatusInLatched[3] i1=ReceivedPacketTooBig q=$abc$38511$auto$rtlil.cc:2558:MuxGate$33656
.subckt mx2_x2 cmd=LoadRxStatus i0=RxStatusInLatched[2] i1=ShortFrame q=$abc$38511$auto$rtlil.cc:2558:MuxGate$33652
.subckt mx2_x2 cmd=LoadRxStatus i0=RxStatusInLatched[1] i1=LatchedCrcError q=$abc$38511$auto$rtlil.cc:2558:MuxGate$33648
.subckt mx2_x2 cmd=LoadRxStatus i0=RxStatusInLatched[0] i1=RxLateCollision q=$abc$38511$auto$rtlil.cc:2558:MuxGate$33644
.subckt a3_x2 i0=RxBufferFull i1=$abc$38511$new_n1680_ i2=WriteRxDataToFifoSync2 q=$abc$38511$new_n3459_
.subckt ao22_x2 i0=RxOverrun i1=$abc$38511$new_n3459_ i2=$abc$38511$new_n2809_ q=$abc$38511$auto$rtlil.cc:2558:MuxGate$33640
.subckt ao22_x2 i0=RxStatusWriteLatched i1=$abc$38511$new_n2808_ i2=$abc$38511$new_n1682_ q=$abc$38511$auto$rtlil.cc:2558:MuxGate$33636
.subckt nand2_x0 i0=$abc$38511$new_n3314_ i1=$abc$38511$new_n1622_ nq=$abc$38511$new_n3462_
.subckt nand2_x0 i0=$abc$38511$new_n1683_ i1=Busy_IRQ_rck nq=$abc$38511$new_n3463_
.subckt nand2_x0 i0=$abc$38511$new_n3463_ i1=$abc$38511$new_n3462_ nq=$abc$38511$auto$rtlil.cc:2558:MuxGate$33632
.subckt nand2_x0 i0=$abc$38511$new_n2123_ i1=TxEn_needed nq=$abc$38511$new_n3465_
.subckt nor3_x0 i0=WbEn_q i1=TxBDReady i2=$abc$38511$auto$ff.cc:693:flip_bits$34993 nq=$abc$38511$new_n3466_
.subckt nand2_x0 i0=$abc$38511$new_n3466_ i1=r_TxEn nq=$abc$38511$new_n3467_
.subckt nand2_x0 i0=$abc$38511$new_n3467_ i1=$abc$38511$new_n3465_ nq=$abc$38511$auto$rtlil.cc:2558:MuxGate$33612
.subckt ao22_x2 i0=$abc$38511$auto$ff.cc:693:flip_bits$34947 i1=$abc$38511$new_n2016_ i2=$abc$38511$new_n2281_ q=$abc$38511$new_n3469_
.subckt oa22_x2 i0=$abc$38511$new_n1491_ i1=$abc$38511$new_n2015_ i2=$abc$26467$and$eth_wishbone.v:1071$2179_Y q=$abc$38511$new_n3470_
.subckt nor2_x0 i0=TxPointerLSB_rst[0] i1=TxPointerLSB_rst[1] nq=$abc$38511$new_n3471_
.subckt o2_x2 i0=TxPointerLSB_rst[0] i1=TxPointerLSB_rst[1] q=$abc$38511$new_n3472_
.subckt ao22_x2 i0=$abc$38511$new_n2311_ i1=$abc$38511$new_n2293_ i2=$abc$38511$new_n2018_ q=$abc$38511$new_n3473_
.subckt oa22_x2 i0=$abc$38511$new_n2310_ i1=$abc$38511$new_n2292_ i2=$abc$38511$new_n2017_ q=$abc$38511$new_n3474_
.subckt ao22_x2 i0=$abc$38511$new_n3474_ i1=$abc$38511$new_n3472_ i2=$abc$38511$new_n3470_ q=$abc$38511$new_n3475_
.subckt oa22_x2 i0=$abc$38511$new_n3473_ i1=$abc$38511$new_n3471_ i2=$abc$38511$new_n3469_ q=$abc$38511$new_n3476_
.subckt nand2_x0 i0=$abc$38511$new_n3476_ i1=$abc$38511$new_n1657_ nq=$abc$38511$new_n3477_
.subckt a2_x2 i0=TxPointerLSB_rst[0] i1=$abc$38511$new_n1546_ q=$abc$38511$new_n3478_
.subckt nand2_x0 i0=TxPointerLSB_rst[0] i1=$abc$38511$new_n1546_ nq=$abc$38511$new_n3479_
.subckt a2_x2 i0=TxLength[0] i1=TxPointerLSB_rst[0] q=$abc$38511$new_n3480_
.subckt nand2_x0 i0=TxLength[0] i1=TxPointerLSB_rst[0] nq=$abc$38511$new_n3481_
.subckt nxr2_x1 i0=$abc$38511$new_n3480_ i1=TxLength[1] nq=$abc$38511$new_n3482_
.subckt nand2_x0 i0=TxLength[0] i1=TxLength[1] nq=$abc$38511$new_n3483_
.subckt mx2_x2 cmd=$abc$38511$new_n3482_ i0=$abc$38511$new_n3479_ i1=$abc$38511$new_n1546_ q=$abc$38511$new_n3484_
.subckt ao22_x2 i0=$abc$38511$new_n3484_ i1=$abc$38511$new_n3474_ i2=$abc$38511$new_n2082_ q=$abc$38511$new_n3485_
.subckt nand2_x0 i0=$abc$38511$new_n3485_ i1=$abc$38511$new_n3475_ nq=$abc$38511$new_n3486_
.subckt a2_x2 i0=$abc$38511$new_n3486_ i1=$abc$38511$new_n3477_ q=$abc$38511$auto$rtlil.cc:2558:MuxGate$33608
.subckt a2_x2 i0=$abc$38511$new_n3483_ i1=$abc$38511$new_n2292_ q=$abc$38511$new_n3488_
.subckt nand2_x0 i0=$abc$38511$new_n3483_ i1=$abc$38511$new_n2292_ nq=$abc$38511$new_n3489_
.subckt a3_x2 i0=$abc$38511$new_n3483_ i1=$abc$38511$new_n2301_ i2=$abc$38511$new_n2292_ q=$abc$38511$new_n3490_
.subckt a4_x2 i0=$abc$38511$new_n3483_ i1=$abc$38511$new_n2309_ i2=$abc$38511$new_n2301_ i3=$abc$38511$new_n2292_ q=$abc$38511$new_n3491_
.subckt a3_x2 i0=$abc$38511$new_n3491_ i1=$abc$38511$new_n2303_ i2=$abc$38511$new_n1659_ q=$abc$38511$new_n3492_
.subckt nand3_x0 i0=$abc$38511$new_n3491_ i1=$abc$38511$new_n2303_ i2=$abc$38511$new_n1659_ nq=$abc$38511$new_n3493_
.subckt a2_x2 i0=$abc$38511$new_n2312_ i1=$abc$38511$new_n1666_ q=$abc$38511$new_n3494_
.subckt a3_x2 i0=$abc$38511$new_n2309_ i1=$abc$38511$new_n2301_ i2=$abc$38511$new_n2292_ q=$abc$38511$new_n3495_
.subckt a4_x2 i0=$abc$38511$new_n2309_ i1=$abc$38511$new_n2303_ i2=$abc$38511$new_n2301_ i3=$abc$38511$new_n2292_ q=$abc$38511$new_n3496_
.subckt nor3_x0 i0=TxLength[0] i1=TxLength[14] i2=TxLength[1] nq=$abc$38511$new_n3497_
.subckt a2_x2 i0=$abc$38511$new_n1547_ i1=TxPointerLSB_rst[1] q=$abc$38511$new_n3498_
.subckt nand2_x0 i0=$abc$38511$new_n1547_ i1=TxPointerLSB_rst[1] nq=$abc$38511$new_n3499_
.subckt a2_x2 i0=TxPointerLSB_rst[0] i1=TxPointerLSB_rst[1] q=$abc$38511$new_n3500_
.subckt nand2_x0 i0=TxPointerLSB_rst[0] i1=TxPointerLSB_rst[1] nq=$abc$38511$new_n3501_
.subckt oa22_x2 i0=$abc$38511$new_n3496_ i1=$abc$38511$new_n3497_ i2=$abc$38511$new_n3501_ q=$abc$38511$new_n3502_
.subckt ao22_x2 i0=$abc$38511$new_n3479_ i1=$abc$38511$new_n3492_ i2=$abc$38511$new_n3502_ q=$abc$38511$new_n3503_
.subckt nor2_x0 i0=TxLength[14] i1=TxLength[1] nq=$abc$38511$new_n3504_
.subckt a4_x2 i0=$abc$38511$new_n2307_ i1=$abc$38511$new_n2301_ i2=$abc$38511$new_n2292_ i3=$abc$38511$new_n1657_ q=$abc$38511$new_n3505_
.subckt nand3_x0 i0=$abc$38511$new_n3505_ i1=$abc$38511$new_n2306_ i2=$abc$38511$new_n2303_ nq=$abc$38511$new_n3506_
.subckt nand2_x0 i0=$abc$38511$new_n3504_ i1=$abc$38511$new_n3496_ nq=$abc$38511$new_n3507_
.subckt a2_x2 i0=$abc$38511$new_n3507_ i1=$abc$38511$new_n3498_ q=$abc$38511$new_n3508_
.subckt oa22_x2 i0=$abc$38511$new_n3496_ i1=$abc$38511$new_n3504_ i2=$abc$38511$new_n3499_ q=$abc$38511$new_n3509_
.subckt oa22_x2 i0=$abc$38511$new_n1659_ i1=$abc$38511$new_n3496_ i2=$abc$38511$new_n3472_ q=$abc$38511$new_n3510_
.subckt a2_x2 i0=$abc$38511$new_n3510_ i1=$abc$38511$new_n3509_ q=$abc$38511$new_n3511_
.subckt oa22_x2 i0=$abc$38511$new_n3496_ i1=$abc$38511$new_n3497_ i2=$abc$38511$new_n3498_ q=$abc$38511$new_n3512_
.subckt a2_x2 i0=$abc$38511$new_n3511_ i1=$abc$38511$new_n3503_ q=$abc$38511$new_n3513_
.subckt ao22_x2 i0=$abc$38511$auto$ff.cc:693:flip_bits$34947 i1=$abc$38511$new_n2016_ i2=$abc$26467$and$eth_wishbone.v:1071$2179_Y q=$abc$38511$new_n3514_
.subckt oa22_x2 i0=$abc$38511$new_n1491_ i1=$abc$38511$new_n2015_ i2=$abc$38511$new_n2281_ q=$abc$38511$new_n3515_
.subckt ao22_x2 i0=$abc$38511$new_n2293_ i1=$abc$38511$new_n2311_ i2=$abc$38511$new_n3514_ q=$abc$38511$new_n3516_
.subckt oa22_x2 i0=$abc$38511$new_n2292_ i1=$abc$38511$new_n2310_ i2=$abc$38511$new_n3515_ q=$abc$38511$new_n3517_
.subckt nxr2_x1 i0=$abc$38511$new_n3513_ i1=$abc$38511$new_n1658_ nq=$abc$38511$new_n3518_
.subckt oa22_x2 i0=TxLength[15] i1=$abc$38511$new_n3469_ i2=$abc$38511$new_n2054_ q=$abc$38511$new_n3519_
.subckt oa22_x2 i0=$abc$38511$new_n3516_ i1=$abc$38511$new_n3518_ i2=$abc$38511$new_n3519_ q=$abc$38511$auto$rtlil.cc:2558:MuxGate$33604
.subckt nor2_x0 i0=$abc$38511$new_n3496_ i1=$abc$38511$new_n1659_ nq=$abc$38511$new_n3521_
.subckt ao22_x2 i0=$abc$38511$new_n2315_ i1=$abc$38511$new_n2304_ i2=TxLength[14] q=$abc$38511$new_n3522_
.subckt nor2_x0 i0=$abc$38511$new_n3522_ i1=$abc$38511$new_n3512_ nq=$abc$38511$new_n3523_
.subckt nand2_x0 i0=$abc$38511$new_n3506_ i1=TxLength[14] nq=$abc$38511$new_n3524_
.subckt a2_x2 i0=$abc$38511$new_n3524_ i1=$abc$38511$new_n3508_ q=$abc$38511$new_n3525_
.subckt ao22_x2 i0=$abc$38511$new_n3525_ i1=$abc$38511$new_n3523_ i2=TxPointerLSB_rst[1] q=$abc$38511$new_n3526_
.subckt o2_x2 i0=$abc$38511$new_n3521_ i1=$abc$38511$new_n3510_ q=$abc$38511$new_n3527_
.subckt oa22_x2 i0=$abc$38511$new_n3491_ i1=$abc$38511$new_n2303_ i2=$abc$38511$new_n1659_ q=$abc$38511$new_n3528_
.subckt nand3_x0 i0=$abc$38511$new_n3528_ i1=$abc$38511$new_n3493_ i2=$abc$38511$new_n3478_ nq=$abc$38511$new_n3529_
.subckt nand3_x0 i0=$abc$38511$new_n3529_ i1=$abc$38511$new_n3527_ i2=$abc$38511$new_n3516_ nq=$abc$38511$new_n3530_
.subckt nor2_x0 i0=$abc$38511$new_n3530_ i1=$abc$38511$new_n3526_ nq=$abc$38511$new_n3531_
.subckt oa22_x2 i0=TxLength[14] i1=$abc$38511$new_n3469_ i2=$abc$38511$new_n2056_ q=$abc$38511$new_n3532_
.subckt o2_x2 i0=$abc$38511$new_n3532_ i1=$abc$38511$new_n3531_ q=$abc$38511$auto$rtlil.cc:2558:MuxGate$33600
.subckt nand3_x0 i0=$abc$38511$new_n3498_ i1=$abc$38511$new_n3495_ i2=$abc$38511$new_n1657_ nq=$abc$38511$new_n3534_
.subckt nor3_x0 i0=$abc$38511$new_n3498_ i1=$abc$38511$new_n2314_ i2=$abc$38511$new_n2308_ nq=$abc$38511$new_n3535_
.subckt ao22_x2 i0=$abc$38511$new_n2315_ i1=$abc$38511$new_n3498_ i2=$abc$38511$new_n3479_ q=$abc$38511$new_n3536_
.subckt nand2_x0 i0=$abc$38511$new_n3536_ i1=$abc$38511$new_n3534_ nq=$abc$38511$new_n3537_
.subckt oa22_x2 i0=$abc$38511$new_n3491_ i1=TxPointerLSB_rst[0] i2=TxPointerLSB_rst[1] q=$abc$38511$new_n3538_
.subckt a4_x2 i0=$abc$38511$new_n3471_ i1=$abc$38511$new_n2309_ i2=$abc$38511$new_n2301_ i3=$abc$38511$new_n2292_ q=$abc$38511$new_n3539_
.subckt oa22_x2 i0=$abc$38511$new_n3537_ i1=$abc$38511$new_n3538_ i2=$abc$38511$new_n3539_ q=$abc$38511$new_n3540_
.subckt a2_x2 i0=$abc$38511$new_n3540_ i1=$abc$38511$new_n1661_ q=$abc$38511$new_n3541_
.subckt nxr2_x1 i0=$abc$38511$new_n3541_ i1=$abc$38511$new_n1660_ nq=$abc$38511$new_n3542_
.subckt oa22_x2 i0=TxLength[13] i1=$abc$38511$new_n3469_ i2=$abc$38511$new_n2058_ q=$abc$38511$new_n3543_
.subckt oa22_x2 i0=$abc$38511$new_n3516_ i1=$abc$38511$new_n3542_ i2=$abc$38511$new_n3543_ q=$abc$38511$auto$rtlil.cc:2558:MuxGate$33596
.subckt nxr2_x1 i0=$abc$38511$new_n3540_ i1=$abc$38511$new_n1661_ nq=$abc$38511$new_n3545_
.subckt oa22_x2 i0=TxLength[12] i1=$abc$38511$new_n3469_ i2=$abc$38511$new_n2060_ q=$abc$38511$new_n3546_
.subckt oa22_x2 i0=$abc$38511$new_n3516_ i1=$abc$38511$new_n3545_ i2=$abc$38511$new_n3546_ q=$abc$38511$auto$rtlil.cc:2558:MuxGate$33592
.subckt a4_x2 i0=$abc$38511$new_n2307_ i1=$abc$38511$new_n2301_ i2=$abc$38511$new_n2292_ i3=$abc$38511$new_n1547_ q=$abc$38511$new_n3548_
.subckt oa22_x2 i0=$abc$38511$new_n3505_ i1=$abc$38511$new_n1547_ i2=$abc$38511$new_n1546_ q=$abc$38511$new_n3549_
.subckt o2_x2 i0=$abc$38511$new_n3549_ i1=$abc$38511$new_n3535_ q=$abc$38511$new_n3550_
.subckt a2_x2 i0=$abc$38511$new_n2307_ i1=TxPointerLSB_rst[0] q=$abc$38511$new_n3551_
.subckt oa22_x2 i0=$abc$38511$new_n3551_ i1=$abc$38511$new_n3490_ i2=TxPointerLSB_rst[1] q=$abc$38511$new_n3552_
.subckt o2_x2 i0=$abc$38511$new_n3552_ i1=$abc$38511$new_n3548_ q=$abc$38511$new_n3553_
.subckt a2_x2 i0=$abc$38511$new_n3553_ i1=$abc$38511$new_n3550_ q=$abc$38511$new_n3554_
.subckt a3_x2 i0=$abc$38511$new_n3553_ i1=$abc$38511$new_n3550_ i2=$abc$38511$new_n1663_ q=$abc$38511$new_n3555_
.subckt nxr2_x1 i0=$abc$38511$new_n3555_ i1=$abc$38511$new_n1662_ nq=$abc$38511$new_n3556_
.subckt oa22_x2 i0=TxLength[11] i1=$abc$38511$new_n3469_ i2=$abc$38511$new_n2062_ q=$abc$38511$new_n3557_
.subckt oa22_x2 i0=$abc$38511$new_n3516_ i1=$abc$38511$new_n3556_ i2=$abc$38511$new_n3557_ q=$abc$38511$auto$rtlil.cc:2558:MuxGate$33588
.subckt nxr2_x1 i0=$abc$38511$new_n3554_ i1=$abc$38511$new_n1663_ nq=$abc$38511$new_n3559_
.subckt oa22_x2 i0=TxLength[10] i1=$abc$38511$new_n3469_ i2=$abc$38511$new_n2064_ q=$abc$38511$new_n3560_
.subckt oa22_x2 i0=$abc$38511$new_n3516_ i1=$abc$38511$new_n3559_ i2=$abc$38511$new_n3560_ q=$abc$38511$auto$rtlil.cc:2558:MuxGate$33584
.subckt o3_x2 i0=$abc$38511$new_n2314_ i1=$abc$38511$new_n1547_ i2=$abc$38511$new_n1546_ q=$abc$38511$new_n3562_
.subckt oa22_x2 i0=TxPointerLSB_rst[1] i1=TxLength[1] i2=TxPointerLSB_rst[0] q=$abc$38511$new_n3563_
.subckt o3_x2 i0=$abc$38511$new_n3563_ i1=$abc$38511$new_n2302_ i2=$abc$38511$new_n2293_ q=$abc$38511$new_n3564_
.subckt nand2_x0 i0=$abc$38511$new_n3490_ i1=$abc$38511$new_n3478_ nq=$abc$38511$new_n3565_
.subckt a3_x2 i0=$abc$38511$new_n2312_ i1=$abc$38511$new_n1666_ i2=$abc$38511$new_n1657_ q=$abc$38511$new_n3566_
.subckt o2_x2 i0=$abc$38511$new_n3566_ i1=$abc$38511$new_n3499_ q=$abc$38511$new_n3567_
.subckt nand3_x0 i0=$abc$38511$new_n2312_ i1=$abc$38511$new_n2296_ i2=$abc$38511$new_n1666_ nq=$abc$38511$new_n3568_
.subckt nand2_x0 i0=$abc$38511$new_n3568_ i1=$abc$38511$new_n3500_ nq=$abc$38511$new_n3569_
.subckt a3_x2 i0=$abc$38511$new_n3565_ i1=$abc$38511$new_n3564_ i2=$abc$38511$new_n3562_ q=$abc$38511$new_n3570_
.subckt nand3_x0 i0=$abc$38511$new_n3565_ i1=$abc$38511$new_n3564_ i2=$abc$38511$new_n3562_ nq=$abc$38511$new_n3571_
.subckt a2_x2 i0=$abc$38511$new_n3571_ i1=$abc$38511$new_n1665_ q=$abc$38511$new_n3572_
.subckt nxr2_x1 i0=$abc$38511$new_n3572_ i1=$abc$38511$new_n1664_ nq=$abc$38511$new_n3573_
.subckt oa22_x2 i0=TxLength[9] i1=$abc$38511$new_n3469_ i2=$abc$38511$new_n2066_ q=$abc$38511$new_n3574_
.subckt oa22_x2 i0=$abc$38511$new_n3516_ i1=$abc$38511$new_n3573_ i2=$abc$38511$new_n3574_ q=$abc$38511$auto$rtlil.cc:2558:MuxGate$33580
.subckt nxr2_x1 i0=$abc$38511$new_n3570_ i1=TxLength[8] nq=$abc$38511$new_n3576_
.subckt oa22_x2 i0=TxLength[8] i1=$abc$38511$new_n3469_ i2=$abc$38511$new_n2068_ q=$abc$38511$new_n3577_
.subckt oa22_x2 i0=$abc$38511$new_n3516_ i1=$abc$38511$new_n3576_ i2=$abc$38511$new_n3577_ q=$abc$38511$auto$rtlil.cc:2558:MuxGate$33576
.subckt oa22_x2 i0=$abc$38511$new_n1666_ i1=$abc$38511$new_n2312_ i2=$abc$38511$new_n3472_ q=$abc$38511$new_n3579_
.subckt a3_x2 i0=$abc$38511$new_n3483_ i1=$abc$38511$new_n2312_ i2=$abc$38511$new_n1666_ q=$abc$38511$new_n3580_
.subckt o2_x2 i0=$abc$38511$new_n3580_ i1=$abc$38511$new_n3479_ q=$abc$38511$new_n3581_
.subckt a4_x2 i0=$abc$38511$new_n3581_ i1=$abc$38511$new_n3579_ i2=$abc$38511$new_n3569_ i3=$abc$38511$new_n3567_ q=$abc$38511$new_n3582_
.subckt nxr2_x1 i0=$abc$38511$new_n3582_ i1=TxLength[7] nq=$abc$38511$new_n3583_
.subckt nand2_x0 i0=$abc$38511$new_n3469_ i1=TxLength[7] nq=$abc$38511$new_n3584_
.subckt ao22_x2 i0=$abc$38511$new_n3583_ i1=$abc$38511$new_n3517_ i2=$abc$38511$new_n2070_ q=$abc$38511$new_n3585_
.subckt nand2_x0 i0=$abc$38511$new_n3585_ i1=$abc$38511$new_n3584_ nq=$abc$38511$auto$rtlil.cc:2558:MuxGate$33572
.subckt ao22_x2 i0=$abc$38511$new_n3494_ i1=$abc$38511$new_n3472_ i2=TxLength[1] q=$abc$38511$new_n3587_
.subckt ao22_x2 i0=$abc$38511$new_n3587_ i1=$abc$38511$new_n2313_ i2=TxLength[6] q=$abc$38511$new_n3588_
.subckt a2_x2 i0=$abc$38511$new_n3579_ i1=$abc$38511$new_n3567_ q=$abc$38511$new_n3589_
.subckt o2_x2 i0=$abc$38511$new_n3589_ i1=$abc$38511$new_n3588_ q=$abc$38511$new_n3590_
.subckt oa22_x2 i0=$abc$38511$new_n2312_ i1=$abc$38511$new_n2296_ i2=$abc$38511$new_n1666_ q=$abc$38511$new_n3591_
.subckt nand3_x0 i0=$abc$38511$new_n3591_ i1=$abc$38511$new_n3568_ i2=$abc$38511$new_n3500_ nq=$abc$38511$new_n3592_
.subckt a2_x2 i0=$abc$38511$new_n2313_ i1=TxLength[6] q=$abc$38511$new_n3593_
.subckt a3_x2 i0=TxLength[0] i1=TxLength[6] i2=TxLength[1] q=$abc$38511$new_n3594_
.subckt o4_x2 i0=$abc$38511$new_n3594_ i1=$abc$38511$new_n3593_ i2=$abc$38511$new_n3580_ i3=$abc$38511$new_n3479_ q=$abc$38511$new_n3595_
.subckt a3_x2 i0=$abc$38511$new_n3595_ i1=$abc$38511$new_n3592_ i2=$abc$38511$new_n3516_ q=$abc$38511$new_n3596_
.subckt oa22_x2 i0=TxLength[6] i1=$abc$38511$new_n3469_ i2=$abc$38511$new_n2072_ q=$abc$38511$new_n3597_
.subckt oa22_x2 i0=$abc$38511$new_n3590_ i1=$abc$38511$new_n3596_ i2=$abc$38511$new_n3597_ q=$abc$38511$auto$rtlil.cc:2558:MuxGate$33568
.subckt a2_x2 i0=$abc$38511$new_n3481_ i1=$abc$38511$new_n2294_ q=$abc$38511$new_n3599_
.subckt mx3_x2 cmd0=$abc$38511$new_n1546_ cmd1=TxPointerLSB_rst[0] i0=$abc$38511$new_n3599_ i1=$abc$38511$new_n3488_ i2=$abc$38511$new_n2292_ q=$abc$38511$new_n3600_
.subckt nxr2_x1 i0=$abc$38511$new_n3600_ i1=$abc$38511$new_n1667_ nq=$abc$38511$new_n3601_
.subckt oa22_x2 i0=TxLength[5] i1=$abc$38511$new_n3469_ i2=$abc$38511$new_n2074_ q=$abc$38511$new_n3602_
.subckt oa22_x2 i0=$abc$38511$new_n3516_ i1=$abc$38511$new_n3601_ i2=$abc$38511$new_n3602_ q=$abc$38511$auto$rtlil.cc:2558:MuxGate$33564
.subckt ao22_x2 i0=TxLength[2] i1=TxLength[3] i2=TxLength[4] q=$abc$38511$new_n3604_
.subckt ao22_x2 i0=TxLength[1] i1=TxLength[0] i2=TxLength[4] q=$abc$38511$new_n3605_
.subckt a2_x2 i0=TxLength[4] i1=TxLength[1] q=$abc$38511$new_n3606_
.subckt nor2_x0 i0=$abc$38511$new_n3605_ i1=$abc$38511$new_n3604_ nq=$abc$38511$new_n3607_
.subckt a3_x2 i0=$abc$38511$new_n3607_ i1=$abc$38511$new_n3499_ i2=$abc$38511$new_n2299_ q=$abc$38511$new_n3608_
.subckt nor2_x0 i0=$abc$38511$new_n3606_ i1=$abc$38511$new_n3604_ nq=$abc$38511$new_n3609_
.subckt a3_x2 i0=$abc$38511$new_n3609_ i1=$abc$38511$new_n3498_ i2=$abc$38511$new_n2295_ q=$abc$38511$new_n3610_
.subckt ao22_x2 i0=$abc$38511$new_n3610_ i1=$abc$38511$new_n3608_ i2=TxPointerLSB_rst[1] q=$abc$38511$new_n3611_
.subckt a3_x2 i0=TxLength[0] i1=TxLength[4] i2=TxLength[1] q=$abc$38511$new_n3612_
.subckt nor2_x0 i0=$abc$38511$new_n3612_ i1=$abc$38511$new_n3604_ nq=$abc$38511$new_n3613_
.subckt nand3_x0 i0=$abc$38511$new_n3613_ i1=$abc$38511$new_n3489_ i2=$abc$38511$new_n3478_ nq=$abc$38511$new_n3614_
.subckt o3_x2 i0=$abc$38511$new_n3604_ i1=$abc$38511$new_n3472_ i2=$abc$38511$new_n2292_ q=$abc$38511$new_n3615_
.subckt nand3_x0 i0=$abc$38511$new_n3615_ i1=$abc$38511$new_n3614_ i2=$abc$38511$new_n3473_ nq=$abc$38511$new_n3616_
.subckt o3_x2 i0=$abc$38511$new_n3616_ i1=$abc$38511$new_n3611_ i2=$abc$38511$new_n3469_ q=$abc$38511$new_n3617_
.subckt ao22_x2 i0=$abc$38511$new_n1668_ i1=$abc$38511$new_n3470_ i2=$abc$38511$new_n2076_ q=$abc$38511$new_n3618_
.subckt nand2_x0 i0=$abc$38511$new_n3618_ i1=$abc$38511$new_n3617_ nq=$abc$38511$auto$rtlil.cc:2558:MuxGate$33560
.subckt oa22_x2 i0=TxLength[1] i1=TxLength[0] i2=TxLength[2] q=$abc$38511$new_n3620_
.subckt nand3_x0 i0=$abc$38511$new_n3620_ i1=TxPointerLSB_rst[0] i2=$abc$38511$new_n1546_ nq=$abc$38511$new_n3621_
.subckt nor3_x0 i0=TxLength[0] i1=TxLength[2] i2=TxLength[1] nq=$abc$38511$new_n3622_
.subckt o3_x2 i0=TxLength[0] i1=TxLength[2] i2=TxLength[1] q=$abc$38511$new_n3623_
.subckt nor2_x0 i0=TxLength[2] i1=TxLength[1] nq=$abc$38511$new_n3624_
.subckt o2_x2 i0=TxLength[2] i1=TxLength[1] q=$abc$38511$new_n3625_
.subckt mx2_x2 cmd=$abc$38511$new_n3499_ i0=$abc$38511$new_n3624_ i1=$abc$38511$new_n3622_ q=$abc$38511$new_n3626_
.subckt ao22_x2 i0=$abc$38511$new_n3478_ i1=$abc$38511$new_n3626_ i2=$abc$38511$new_n3621_ q=$abc$38511$new_n3627_
.subckt nxr2_x1 i0=$abc$38511$new_n3627_ i1=TxLength[3] nq=$abc$38511$new_n3628_
.subckt nand2_x0 i0=TxLength[2] i1=TxLength[3] nq=$abc$38511$new_n3629_
.subckt nand3_x0 i0=$abc$38511$new_n3629_ i1=$abc$38511$new_n3471_ i2=$abc$38511$new_n2291_ nq=$abc$38511$new_n3630_
.subckt nand2_x0 i0=$abc$38511$new_n3630_ i1=$abc$38511$new_n3516_ nq=$abc$38511$new_n3631_
.subckt oa22_x2 i0=$abc$38511$new_n3472_ i1=$abc$38511$new_n3628_ i2=$abc$38511$new_n3631_ q=$abc$38511$new_n3632_
.subckt ao22_x2 i0=$abc$38511$new_n1669_ i1=$abc$38511$new_n3470_ i2=$abc$38511$new_n2078_ q=$abc$38511$new_n3633_
.subckt nand2_x0 i0=$abc$38511$new_n3633_ i1=$abc$38511$new_n3632_ nq=$abc$38511$auto$rtlil.cc:2558:MuxGate$33556
.subckt nand3_x0 i0=$abc$38511$new_n3623_ i1=$abc$38511$new_n3499_ i2=$abc$38511$new_n2325_ nq=$abc$38511$new_n3635_
.subckt nand2_x0 i0=TxLength[2] i1=TxLength[1] nq=$abc$38511$new_n3636_
.subckt nand4_x0 i0=$abc$38511$new_n3636_ i1=$abc$38511$new_n3625_ i2=$abc$38511$new_n1547_ i3=TxPointerLSB_rst[1] nq=$abc$38511$new_n3637_
.subckt oa22_x2 i0=$abc$38511$new_n3637_ i1=$abc$38511$new_n3635_ i2=$abc$38511$new_n1546_ q=$abc$38511$new_n3638_
.subckt nand3_x0 i0=TxLength[0] i1=TxLength[2] i2=TxLength[1] nq=$abc$38511$new_n3639_
.subckt nand4_x0 i0=$abc$38511$new_n3639_ i1=$abc$38511$new_n3620_ i2=TxPointerLSB_rst[0] i3=$abc$38511$new_n1546_ nq=$abc$38511$new_n3640_
.subckt nand2_x0 i0=$abc$38511$new_n3471_ i1=TxLength[2] nq=$abc$38511$new_n3641_
.subckt a2_x2 i0=$abc$38511$new_n3641_ i1=$abc$38511$new_n3640_ q=$abc$38511$new_n3642_
.subckt a2_x2 i0=$abc$38511$new_n3642_ i1=$abc$38511$new_n3638_ q=$abc$38511$new_n3643_
.subckt oa22_x2 i0=TxLength[2] i1=$abc$38511$new_n3469_ i2=$abc$38511$new_n2080_ q=$abc$38511$new_n3644_
.subckt oa22_x2 i0=$abc$38511$new_n3516_ i1=$abc$38511$new_n3643_ i2=$abc$38511$new_n3644_ q=$abc$38511$auto$rtlil.cc:2558:MuxGate$33552
.subckt oa22_x2 i0=$abc$38511$new_n1547_ i1=$abc$38511$new_n3473_ i2=$abc$38511$new_n3469_ q=$abc$38511$new_n3646_
.subckt a2_x2 i0=$abc$38511$new_n1670_ i1=TxPointerLSB_rst[0] q=$abc$38511$new_n3647_
.subckt oa22_x2 i0=$abc$38511$new_n3647_ i1=$abc$38511$new_n3473_ i2=$abc$38511$new_n2084_ q=$abc$38511$new_n3648_
.subckt mx2_x2 cmd=$abc$38511$new_n3646_ i0=$abc$38511$new_n3648_ i1=TxLength[0] q=$abc$38511$auto$rtlil.cc:2558:MuxGate$33548
.subckt ao22_x2 i0=$abc$38511$new_n3316_ i1=$abc$38511$new_n3299_ i2=$abc$38511$new_n1649_ q=$abc$38511$new_n3650_
.subckt oa22_x2 i0=$abc$38511$new_n3317_ i1=$abc$38511$new_n3300_ i2=LastByteIn q=$abc$38511$new_n3651_
.subckt oa22_x2 i0=RxPointerLSB_rst[1] i1=$abc$38511$new_n1648_ i2=$abc$38511$new_n1655_ q=$abc$38511$new_n3652_
.subckt ao22_x2 i0=$abc$38511$new_n3322_ i1=$abc$38511$new_n3343_ i2=$abc$38511$new_n3652_ q=$abc$38511$new_n3653_
.subckt a2_x2 i0=$abc$38511$new_n3653_ i1=$abc$38511$new_n3650_ q=$abc$38511$new_n3654_
.subckt mx2_x2 cmd=$abc$38511$new_n3654_ i0=RxDataLatched1[15] i1=RxData[7] q=$abc$38511$auto$rtlil.cc:2558:MuxGate$33544
.subckt mx2_x2 cmd=$abc$38511$new_n3654_ i0=RxDataLatched1[14] i1=RxData[6] q=$abc$38511$auto$rtlil.cc:2558:MuxGate$33540
.subckt mx2_x2 cmd=$abc$38511$new_n3654_ i0=RxDataLatched1[13] i1=RxData[5] q=$abc$38511$auto$rtlil.cc:2558:MuxGate$33536
.subckt mx2_x2 cmd=$abc$38511$new_n3654_ i0=RxDataLatched1[12] i1=RxData[4] q=$abc$38511$auto$rtlil.cc:2558:MuxGate$33532
.subckt mx2_x2 cmd=$abc$38511$new_n3654_ i0=RxDataLatched1[11] i1=RxData[3] q=$abc$38511$auto$rtlil.cc:2558:MuxGate$33528
.subckt mx2_x2 cmd=$abc$38511$new_n3654_ i0=RxDataLatched1[10] i1=RxData[2] q=$abc$38511$auto$rtlil.cc:2558:MuxGate$33524
.subckt mx2_x2 cmd=$abc$38511$new_n3654_ i0=RxDataLatched1[9] i1=RxData[1] q=$abc$38511$auto$rtlil.cc:2558:MuxGate$33520
.subckt mx2_x2 cmd=$abc$38511$new_n3654_ i0=RxDataLatched1[8] i1=RxData[0] q=$abc$38511$auto$rtlil.cc:2558:MuxGate$33516
.subckt a3_x2 i0=$abc$38511$new_n3321_ i1=$abc$38511$new_n1655_ i2=RxEnableWindow q=$abc$38511$new_n3663_
.subckt o3_x2 i0=$abc$38511$new_n3663_ i1=$abc$38511$new_n3651_ i2=$abc$38511$new_n3325_ q=$abc$38511$new_n3664_
.subckt mx2_x2 cmd=$abc$38511$new_n3664_ i0=RxData[7] i1=RxDataLatched1[31] q=$abc$38511$auto$rtlil.cc:2558:MuxGate$33512
.subckt mx2_x2 cmd=$abc$38511$new_n3664_ i0=RxData[6] i1=RxDataLatched1[30] q=$abc$38511$auto$rtlil.cc:2558:MuxGate$33508
.subckt mx2_x2 cmd=$abc$38511$new_n3664_ i0=RxData[5] i1=RxDataLatched1[29] q=$abc$38511$auto$rtlil.cc:2558:MuxGate$33504
.subckt mx2_x2 cmd=$abc$38511$new_n3664_ i0=RxData[4] i1=RxDataLatched1[28] q=$abc$38511$auto$rtlil.cc:2558:MuxGate$33500
.subckt mx2_x2 cmd=$abc$38511$new_n3664_ i0=RxData[3] i1=RxDataLatched1[27] q=$abc$38511$auto$rtlil.cc:2558:MuxGate$33496
.subckt mx2_x2 cmd=$abc$38511$new_n3664_ i0=RxData[2] i1=RxDataLatched1[26] q=$abc$38511$auto$rtlil.cc:2558:MuxGate$33492
.subckt mx2_x2 cmd=$abc$38511$new_n3664_ i0=RxData[1] i1=RxDataLatched1[25] q=$abc$38511$auto$rtlil.cc:2558:MuxGate$33488
.subckt mx2_x2 cmd=$abc$38511$new_n3664_ i0=RxData[0] i1=RxDataLatched1[24] q=$abc$38511$auto$rtlil.cc:2558:MuxGate$33484
.subckt nor4_x0 i0=RetryLimit i1=LateCollLatched i2=CarrierSenseLost i3=TxUnderRun nq=$abc$38511$new_n3673_
.subckt o4_x2 i0=RetryLimit i1=LateCollLatched i2=CarrierSenseLost i3=TxUnderRun q=$abc$38511$new_n3674_
.subckt a3_x2 i0=$abc$38511$new_n3673_ i1=$abc$38511$new_n2036_ i2=TxStatus[14] q=$0\TxB_IRQ[0:0]
.subckt a3_x2 i0=$abc$38511$new_n3674_ i1=$abc$38511$new_n2036_ i2=TxStatus[14] q=$0\TxE_IRQ[0:0]
.subckt oa22_x2 i0=$abc$38511$new_n1758_ i1=r_PassAll i2=$abc$38511$new_n1656_ q=$abc$38511$new_n3677_
.subckt a4_x2 i0=RxEn_q i1=ShiftEnded i2=RxStatus[14] i3=RxEn q=$abc$38511$new_n3678_
.subckt nor2_x0 i0=RxStatusInLatched[5] i1=RxStatusInLatched[6] nq=$abc$38511$new_n3679_
.subckt nor4_x0 i0=RxStatusInLatched[0] i1=RxStatusInLatched[1] i2=RxStatusInLatched[3] i3=RxStatusInLatched[4] nq=$abc$38511$new_n3680_
.subckt nand2_x0 i0=$abc$38511$new_n3680_ i1=$abc$38511$new_n3679_ nq=$abc$38511$new_n3681_
.subckt a3_x2 i0=$abc$38511$new_n3680_ i1=$abc$38511$new_n3679_ i2=ReceivedPacketGood q=$abc$38511$new_n3682_
.subckt a3_x2 i0=$abc$38511$new_n3682_ i1=$abc$38511$new_n3678_ i2=$abc$38511$new_n3677_ q=$0\RxB_IRQ[0:0]
.subckt a3_x2 i0=$abc$38511$new_n3681_ i1=$abc$38511$new_n3678_ i2=$abc$38511$new_n3677_ q=$0\RxE_IRQ[0:0]
.subckt nand2_x0 i0=WbEn_q i1=WbEn nq=$abc$38511$new_n3685_
.subckt nand3_x0 i0=WbEn_q i1=BDWrite[1] i2=WbEn nq=$abc$38511$new_n3686_
.subckt nand3_x0 i0=WbEn_q i1=BDWrite[2] i2=WbEn nq=$abc$38511$new_n3687_
.subckt nand3_x0 i0=WbEn_q i1=BDWrite[3] i2=WbEn nq=$abc$38511$new_n3688_
.subckt nand2_x0 i0=$abc$38511$new_n3293_ i1=BDRead nq=$abc$38511$new_n3689_
.subckt nand3_x0 i0=WbEn_q i1=BDWrite[0] i2=WbEn nq=$abc$38511$new_n3690_
.subckt nor3_x0 i0=BDWrite[0] i1=BDWrite[1] i2=BDWrite[2] nq=$abc$38511$new_n3691_
.subckt oa22_x2 i0=$abc$38511$new_n1490_ i1=$abc$38511$new_n3691_ i2=$abc$38511$new_n3685_ q=$abc$38511$new_n3692_
.subckt nand2_x0 i0=$abc$38511$new_n3692_ i1=$abc$38511$new_n3689_ nq=$0\WB_ACK_O[0:0]
.subckt nand3_x0 i0=$abc$38511$new_n3690_ i1=$abc$38511$new_n2809_ i2=$abc$38511$new_n2037_ nq=ram_we[0]
.subckt nand3_x0 i0=$abc$38511$new_n3686_ i1=$abc$38511$new_n2809_ i2=$abc$38511$new_n2037_ nq=ram_we[1]
.subckt nand3_x0 i0=$abc$38511$new_n3687_ i1=$abc$38511$new_n2809_ i2=$abc$38511$new_n2037_ nq=ram_we[2]
.subckt nand3_x0 i0=$abc$38511$new_n3688_ i1=$abc$38511$new_n2809_ i2=$abc$38511$new_n2037_ nq=ram_we[3]
.subckt oa22_x2 i0=$abc$38511$auto$ff.cc:693:flip_bits$34947 i1=$abc$38511$new_n1492_ i2=$abc$38511$new_n2016_ q=$abc$38511$new_n3698_
.subckt nand3_x0 i0=WbEn_q i1=BDRead i2=WbEn nq=$abc$38511$new_n3699_
.subckt a2_x2 i0=$abc$38511$new_n3103_ i1=$abc$38511$new_n3097_ q=$abc$38511$new_n3700_
.subckt nand3_x0 i0=$abc$38511$new_n3700_ i1=$abc$38511$new_n3699_ i2=$abc$38511$new_n3698_ nq=ram_oe
.subckt a2_x2 i0=$abc$38511$new_n1763_ i1=BlockingTxStatusWrite_sync2 q=RstDeferLatched
.subckt a3_x2 i0=$abc$38511$new_n1707_ i1=$abc$38511$new_n1704_ i2=ReadTxDataFromFifo_sync2 q=$abc$26467$and$eth_wishbone.v:1321$2222_Y
.subckt a3_x2 i0=$abc$38511$new_n2310_ i1=$abc$38511$new_n2292_ i2=TxBDReady q=$0\LatchValidBytes[0:0]
.subckt a2_x2 i0=$abc$38511$new_n1764_ i1=SyncRxStartFrm_q q=RxFifoReset
.subckt a3_x2 i0=$abc$38511$new_n1681_ i1=$abc$38511$new_n1680_ i2=WriteRxDataToFifoSync2 q=$abc$26467$and$eth_wishbone.v:2295$2560_Y
.subckt a2_x2 i0=$abc$38511$new_n1765_ i1=Busy_IRQ_sync2 q=Busy_IRQ
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$33490
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$33494
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$33498
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$33502
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$33506
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$33510
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$33514
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$33518
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$33522
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$33526
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$33530
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$33534
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$33538
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$33542
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$33546
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$33550
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$33554
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$33558
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$33562
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$33566
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$33570
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$33574
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$33578
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$33582
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$33586
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$33590
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$33594
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$33598
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$33602
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$33606
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$33610
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$33614
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$33616
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$33618
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$33620
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$33622
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$33624
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$33626
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$33628
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$33630
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$33634
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$33638
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$33642
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$33646
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$33650
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$33654
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$33658
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$33662
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$33666
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$33670
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$33674
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$33678
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$33682
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$33686
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$33690
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$33694
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$33698
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$33702
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$33706
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$33710
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$33714
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$33718
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$33722
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$33726
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$33730
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$33734
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$33738
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$33742
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$33744
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$33746
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$33748
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$33750
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$33752
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$33754
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$33758
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$33760
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$33762
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$33766
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$33770
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$33772
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$33774
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$33778
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$33780
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$33782
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$33784
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$33788
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$33790
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$33792
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$33794
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$33798
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$33802
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$33806
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$33810
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$33814
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$33818
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$33822
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$33826
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$33830
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$33834
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$33838
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$33842
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$33846
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$33850
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$33854
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$33858
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$33862
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$33866
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$33870
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$33874
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$33878
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$33882
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$33886
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$33890
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$33894
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$33898
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$33902
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$33906
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$33910
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$33914
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$33918
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$33922
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$33926
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$33930
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$33934
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$33938
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$33942
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$33946
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$33950
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$33954
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$33958
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$33962
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$33970
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$33974
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$33978
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$33982
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$33986
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$33990
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$33994
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$33998
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$34002
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$34006
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$34010
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$34014
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$34018
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$34022
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$34026
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$34030
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$34034
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$34038
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$34042
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$34046
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$34050
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$34054
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$34058
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$34062
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$34066
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$34070
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$34074
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$34078
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$34082
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$34086
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$34090
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$34094
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$34098
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$34102
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$34106
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$34110
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$34114
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$34118
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$34122
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$34126
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$34130
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$34134
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$34138
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$34142
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$34144
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$34146
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$34148
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$34150
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$34152
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$34154
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$34156
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$34158
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$34160
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$34162
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$34164
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$34166
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$34170
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$34174
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$34178
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$34182
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$34186
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$34190
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$34194
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$34198
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$34202
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$34206
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$34210
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$34214
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$34218
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$34222
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$34226
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$34230
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$34234
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$34238
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$34242
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$34246
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$34250
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$34254
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$34258
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$34262
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$34266
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$34270
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$34274
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$34278
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$34282
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$34286
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$34290
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$34294
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$34298
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$34302
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$34306
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$34310
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$34314
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$34318
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$34322
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$34326
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$34330
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$34334
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$34338
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$34342
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$34346
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$34350
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$34354
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$34358
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$34362
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$34366
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$34368
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$34372
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$34376
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$34378
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$34382
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$34386
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$34388
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$34390
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$34392
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$34394
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$34396
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$34398
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$34400
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$34404
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$34408
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$34412
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$34416
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$34420
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$34424
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$34428
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$34432
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$34436
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$34440
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$34444
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$34448
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$34452
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$34456
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$34460
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$34462
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$34464
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$34468
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$34472
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$34476
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$34478
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$34480
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$34482
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$34484
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$34488
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$34492
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$34496
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$34500
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$34504
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$34508
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$34512
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$34516
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$34520
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$34524
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$34528
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$34532
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$34536
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$34540
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$34544
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$34548
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$34552
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$34556
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$34560
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$34564
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$34568
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$34572
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$34576
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$34580
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$34584
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$34588
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$34592
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$34596
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$34600
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$34604
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$34608
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$34612
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$34616
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$34620
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$34624
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$34628
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$34632
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$34636
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$34640
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$34644
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$34648
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$34656
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$34660
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$34664
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$34668
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$34672
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$34676
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$34680
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$34684
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$34688
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$34692
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$34696
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$34700
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$34704
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$34708
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$34712
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$34716
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$34720
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$34724
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$34728
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$34732
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$34736
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$34740
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$34744
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$34748
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$34752
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$34756
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$34760
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$34764
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$34768
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$34772
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$34776
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$34780
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$34784
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$34788
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$34792
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$34796
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$34800
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$34804
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$34808
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$34812
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$34816
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$34820
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$34824
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$34828
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$34832
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$34836
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$34840
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$34844
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$34848
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$34852
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$34856
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$34860
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$34864
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$34868
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$34872
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$34876
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$34880
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$34884
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$34888
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$34892
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$34896
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$34900
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$34904
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$34908
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$34912
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$34916
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$34920
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$34924
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$34928
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$34930
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$34932
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$34934
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$34938
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$34942
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$34946
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$34954
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$34958
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$34960
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$34962
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$34964
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$34966
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$34968
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$34972
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$34976
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$34980
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$34984
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$34988
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$34992
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$35000
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$35004
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$35008
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$35012
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$35016
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$35020
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$35024
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$35028
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$35032
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$35036
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$35040
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$35044
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$35048
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$35052
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$35056
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$35060
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$35064
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$35068
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$35072
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$35076
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$35080
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$35084
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$35088
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$35092
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$35096
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$35100
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$35104
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$35108
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$35112
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$35116
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$35120
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$35124
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$35128
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$35132
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$35136
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$35140
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$35144
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$35148
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$35152
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$35156
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$35160
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$35164
.subckt inv_x0 i=Reset nq=$abc$38511$auto$rtlil.cc:2549:NotGate$35168
.subckt sff1r_x4 ck=MRxClk i=$abc$38511$auto$rtlil.cc:2558:MuxGate$33484 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$33486 q=RxDataLatched1[24]
.subckt sff1r_x4 ck=MRxClk i=$abc$38511$auto$rtlil.cc:2558:MuxGate$33488 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$33490 q=RxDataLatched1[25]
.subckt sff1r_x4 ck=MRxClk i=$abc$38511$auto$rtlil.cc:2558:MuxGate$33492 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$33494 q=RxDataLatched1[26]
.subckt sff1r_x4 ck=MRxClk i=$abc$38511$auto$rtlil.cc:2558:MuxGate$33496 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$33498 q=RxDataLatched1[27]
.subckt sff1r_x4 ck=MRxClk i=$abc$38511$auto$rtlil.cc:2558:MuxGate$33500 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$33502 q=RxDataLatched1[28]
.subckt sff1r_x4 ck=MRxClk i=$abc$38511$auto$rtlil.cc:2558:MuxGate$33504 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$33506 q=RxDataLatched1[29]
.subckt sff1r_x4 ck=MRxClk i=$abc$38511$auto$rtlil.cc:2558:MuxGate$33508 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$33510 q=RxDataLatched1[30]
.subckt sff1r_x4 ck=MRxClk i=$abc$38511$auto$rtlil.cc:2558:MuxGate$33512 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$33514 q=RxDataLatched1[31]
.subckt sff1r_x4 ck=MRxClk i=$abc$38511$auto$rtlil.cc:2558:MuxGate$33516 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$33518 q=RxDataLatched1[8]
.subckt sff1r_x4 ck=MRxClk i=$abc$38511$auto$rtlil.cc:2558:MuxGate$33520 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$33522 q=RxDataLatched1[9]
.subckt sff1r_x4 ck=MRxClk i=$abc$38511$auto$rtlil.cc:2558:MuxGate$33524 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$33526 q=RxDataLatched1[10]
.subckt sff1r_x4 ck=MRxClk i=$abc$38511$auto$rtlil.cc:2558:MuxGate$33528 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$33530 q=RxDataLatched1[11]
.subckt sff1r_x4 ck=MRxClk i=$abc$38511$auto$rtlil.cc:2558:MuxGate$33532 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$33534 q=RxDataLatched1[12]
.subckt sff1r_x4 ck=MRxClk i=$abc$38511$auto$rtlil.cc:2558:MuxGate$33536 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$33538 q=RxDataLatched1[13]
.subckt sff1r_x4 ck=MRxClk i=$abc$38511$auto$rtlil.cc:2558:MuxGate$33540 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$33542 q=RxDataLatched1[14]
.subckt sff1r_x4 ck=MRxClk i=$abc$38511$auto$rtlil.cc:2558:MuxGate$33544 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$33546 q=RxDataLatched1[15]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$38511$auto$rtlil.cc:2558:MuxGate$33548 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$33550 q=TxLength[0]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$38511$auto$rtlil.cc:2558:MuxGate$33552 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$33554 q=TxLength[2]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$38511$auto$rtlil.cc:2558:MuxGate$33556 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$33558 q=TxLength[3]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$38511$auto$rtlil.cc:2558:MuxGate$33560 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$33562 q=TxLength[4]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$38511$auto$rtlil.cc:2558:MuxGate$33564 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$33566 q=TxLength[5]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$38511$auto$rtlil.cc:2558:MuxGate$33568 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$33570 q=TxLength[6]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$38511$auto$rtlil.cc:2558:MuxGate$33572 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$33574 q=TxLength[7]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$38511$auto$rtlil.cc:2558:MuxGate$33576 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$33578 q=TxLength[8]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$38511$auto$rtlil.cc:2558:MuxGate$33580 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$33582 q=TxLength[9]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$38511$auto$rtlil.cc:2558:MuxGate$33584 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$33586 q=TxLength[10]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$38511$auto$rtlil.cc:2558:MuxGate$33588 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$33590 q=TxLength[11]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$38511$auto$rtlil.cc:2558:MuxGate$33592 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$33594 q=TxLength[12]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$38511$auto$rtlil.cc:2558:MuxGate$33596 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$33598 q=TxLength[13]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$38511$auto$rtlil.cc:2558:MuxGate$33600 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$33602 q=TxLength[14]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$38511$auto$rtlil.cc:2558:MuxGate$33604 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$33606 q=TxLength[15]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$38511$auto$rtlil.cc:2558:MuxGate$33608 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$33610 q=TxLength[1]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$38511$auto$rtlil.cc:2558:MuxGate$33612 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$33614 q=TxEn_needed
.subckt sff1_x4 ck=MRxClk i=Busy_IRQ_sync2 q=Busy_IRQ_syncb1
.subckt sff1_x4 ck=MRxClk i=Busy_IRQ_syncb1 q=Busy_IRQ_syncb2
.subckt sff1_x4 ck=WB_CLK_I i=Busy_IRQ_rck q=Busy_IRQ_sync1
.subckt sff1_x4 ck=WB_CLK_I i=Busy_IRQ_sync1 q=Busy_IRQ_sync2
.subckt sff1_x4 ck=WB_CLK_I i=Busy_IRQ_sync2 q=Busy_IRQ_sync3
.subckt sff1r_x4 ck=WB_CLK_I i=$0\RxE_IRQ[0:0] nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$33616 q=RxE_IRQ
.subckt sff1r_x4 ck=WB_CLK_I i=$0\RxB_IRQ[0:0] nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$33618 q=RxB_IRQ
.subckt sff1r_x4 ck=WB_CLK_I i=$0\TxE_IRQ[0:0] nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$33620 q=TxE_IRQ
.subckt sff1r_x4 ck=WB_CLK_I i=$0\TxB_IRQ[0:0] nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$33622 q=TxB_IRQ
.subckt sff1r_x4 ck=WB_CLK_I i=RxStatusWriteLatched_sync2 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$33624 q=RxStatusWriteLatched_syncb1
.subckt sff1r_x4 ck=WB_CLK_I i=RxStatusWriteLatched_syncb1 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$33626 q=RxStatusWriteLatched_syncb2
.subckt sff1r_x4 ck=MRxClk i=RxStatusWriteLatched_sync1 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$33628 q=RxStatusWriteLatched_sync2
.subckt sff1r_x4 ck=MRxClk i=RxStatusWriteLatched nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$33630 q=RxStatusWriteLatched_sync1
.subckt sff1r_x4 ck=MRxClk i=$abc$38511$auto$rtlil.cc:2558:MuxGate$33632 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$33634 q=Busy_IRQ_rck
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$38511$auto$rtlil.cc:2558:MuxGate$33636 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$33638 q=RxStatusWriteLatched
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$38511$auto$rtlil.cc:2558:MuxGate$33640 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$33642 q=RxOverrun
.subckt sff1r_x4 ck=MRxClk i=$abc$38511$auto$rtlil.cc:2558:MuxGate$33644 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$33646 q=RxStatusInLatched[0]
.subckt sff1r_x4 ck=MRxClk i=$abc$38511$auto$rtlil.cc:2558:MuxGate$33648 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$33650 q=RxStatusInLatched[1]
.subckt sff1r_x4 ck=MRxClk i=$abc$38511$auto$rtlil.cc:2558:MuxGate$33652 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$33654 q=RxStatusInLatched[2]
.subckt sff1r_x4 ck=MRxClk i=$abc$38511$auto$rtlil.cc:2558:MuxGate$33656 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$33658 q=RxStatusInLatched[3]
.subckt sff1r_x4 ck=MRxClk i=$abc$38511$auto$rtlil.cc:2558:MuxGate$33660 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$33662 q=RxStatusInLatched[4]
.subckt sff1r_x4 ck=MRxClk i=$abc$38511$auto$rtlil.cc:2558:MuxGate$33664 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$33666 q=RxStatusInLatched[5]
.subckt sff1r_x4 ck=MRxClk i=$abc$38511$auto$rtlil.cc:2558:MuxGate$33668 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$33670 q=RxStatusInLatched[6]
.subckt sff1r_x4 ck=MRxClk i=$abc$38511$auto$rtlil.cc:2558:MuxGate$33672 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$33674 q=RxStatusInLatched[7]
.subckt sff1r_x4 ck=MRxClk i=$abc$38511$auto$rtlil.cc:2558:MuxGate$33676 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$33678 q=RxStatusInLatched[8]
.subckt sff1r_x4 ck=MRxClk i=$abc$38511$auto$rtlil.cc:2558:MuxGate$33680 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$33682 q=LatchedRxLength[0]
.subckt sff1r_x4 ck=MRxClk i=$abc$38511$auto$rtlil.cc:2558:MuxGate$33684 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$33686 q=LatchedRxLength[1]
.subckt sff1r_x4 ck=MRxClk i=$abc$38511$auto$rtlil.cc:2558:MuxGate$33688 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$33690 q=LatchedRxLength[2]
.subckt sff1r_x4 ck=MRxClk i=$abc$38511$auto$rtlil.cc:2558:MuxGate$33692 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$33694 q=LatchedRxLength[3]
.subckt sff1r_x4 ck=MRxClk i=$abc$38511$auto$rtlil.cc:2558:MuxGate$33696 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$33698 q=LatchedRxLength[4]
.subckt sff1r_x4 ck=MRxClk i=$abc$38511$auto$rtlil.cc:2558:MuxGate$33700 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$33702 q=LatchedRxLength[5]
.subckt sff1r_x4 ck=MRxClk i=$abc$38511$auto$rtlil.cc:2558:MuxGate$33704 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$33706 q=LatchedRxLength[6]
.subckt sff1r_x4 ck=MRxClk i=$abc$38511$auto$rtlil.cc:2558:MuxGate$33708 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$33710 q=LatchedRxLength[7]
.subckt sff1r_x4 ck=MRxClk i=$abc$38511$auto$rtlil.cc:2558:MuxGate$33712 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$33714 q=LatchedRxLength[8]
.subckt sff1r_x4 ck=MRxClk i=$abc$38511$auto$rtlil.cc:2558:MuxGate$33716 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$33718 q=LatchedRxLength[9]
.subckt sff1r_x4 ck=MRxClk i=$abc$38511$auto$rtlil.cc:2558:MuxGate$33720 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$33722 q=LatchedRxLength[10]
.subckt sff1r_x4 ck=MRxClk i=$abc$38511$auto$rtlil.cc:2558:MuxGate$33724 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$33726 q=LatchedRxLength[11]
.subckt sff1r_x4 ck=MRxClk i=$abc$38511$auto$rtlil.cc:2558:MuxGate$33728 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$33730 q=LatchedRxLength[12]
.subckt sff1r_x4 ck=MRxClk i=$abc$38511$auto$rtlil.cc:2558:MuxGate$33732 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$33734 q=LatchedRxLength[13]
.subckt sff1r_x4 ck=MRxClk i=$abc$38511$auto$rtlil.cc:2558:MuxGate$33736 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$33738 q=LatchedRxLength[14]
.subckt sff1r_x4 ck=MRxClk i=$abc$38511$auto$rtlil.cc:2558:MuxGate$33740 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$33742 q=LatchedRxLength[15]
.subckt sff1r_x4 ck=MRxClk i=RxAbortSyncb1 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$33744 q=RxAbortSyncb2
.subckt sff1r_x4 ck=MRxClk i=RxAbortSync2 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$33746 q=RxAbortSyncb1
.subckt sff1r_x4 ck=WB_CLK_I i=RxAbortSync3 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$33748 q=RxAbortSync4
.subckt sff1r_x4 ck=WB_CLK_I i=RxAbortSync2 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$33750 q=RxAbortSync3
.subckt sff1r_x4 ck=WB_CLK_I i=RxAbortSync1 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$33752 q=RxAbortSync2
.subckt sff1r_x4 ck=WB_CLK_I i=RxAbortLatched nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$33754 q=RxAbortSync1
.subckt sff1r_x4 ck=MRxClk i=$abc$38511$auto$rtlil.cc:2558:MuxGate$33756 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$33758 q=RxAbortLatched
.subckt sff1r_x4 ck=MRxClk i=ShiftEndedSync_c1 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$33760 q=ShiftEndedSync_c2
.subckt sff1r_x4 ck=MRxClk i=ShiftEndedSync2 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$33762 q=ShiftEndedSync_c1
.subckt sff1r_x4 ck=MRxClk i=$abc$38511$auto$rtlil.cc:2558:MuxGate$33764 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$33766 q=RxEnableWindow
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$38511$auto$rtlil.cc:2558:MuxGate$33768 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$33770 q=ShiftEnded
.subckt sff1r_x4 ck=WB_CLK_I i=ShiftEndedSync1 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$33772 q=ShiftEndedSync2
.subckt sff1r_x4 ck=WB_CLK_I i=ShiftEnded_rck nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$33774 q=ShiftEndedSync1
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$38511$auto$rtlil.cc:2558:MuxGate$33776 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$33778 q=ShiftEndedSync3
.subckt sff1r_x4 ck=WB_CLK_I i=SyncRxStartFrm_q nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$33780 q=SyncRxStartFrm_q2
.subckt sff1r_x4 ck=WB_CLK_I i=SyncRxStartFrm nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$33782 q=SyncRxStartFrm_q
.subckt sff1r_x4 ck=WB_CLK_I i=LatchedRxStartFrm nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$33784 q=SyncRxStartFrm
.subckt sff1r_x4 ck=MRxClk i=$abc$38511$auto$rtlil.cc:2558:MuxGate$33786 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$33788 q=ShiftEnded_rck
.subckt sff1r_x4 ck=WB_CLK_I i=WriteRxDataToFifoSync2 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$33790 q=WriteRxDataToFifoSync3
.subckt sff1r_x4 ck=WB_CLK_I i=WriteRxDataToFifoSync1 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$33792 q=WriteRxDataToFifoSync2
.subckt sff1r_x4 ck=WB_CLK_I i=WriteRxDataToFifo nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$33794 q=WriteRxDataToFifoSync1
.subckt sff1r_x4 ck=MRxClk i=$abc$38511$auto$rtlil.cc:2558:MuxGate$33796 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$33798 q=LatchedRxStartFrm
.subckt sff1r_x4 ck=MRxClk i=$abc$38511$auto$rtlil.cc:2558:MuxGate$33800 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$33802 q=WriteRxDataToFifo
.subckt sff1r_x4 ck=MRxClk i=$abc$38511$auto$rtlil.cc:2558:MuxGate$33804 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$33806 q=RxDataLatched2[0]
.subckt sff1r_x4 ck=MRxClk i=$abc$38511$auto$rtlil.cc:2558:MuxGate$33808 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$33810 q=RxDataLatched2[1]
.subckt sff1r_x4 ck=MRxClk i=$abc$38511$auto$rtlil.cc:2558:MuxGate$33812 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$33814 q=RxDataLatched2[2]
.subckt sff1r_x4 ck=MRxClk i=$abc$38511$auto$rtlil.cc:2558:MuxGate$33816 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$33818 q=RxDataLatched2[3]
.subckt sff1r_x4 ck=MRxClk i=$abc$38511$auto$rtlil.cc:2558:MuxGate$33820 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$33822 q=RxDataLatched2[4]
.subckt sff1r_x4 ck=MRxClk i=$abc$38511$auto$rtlil.cc:2558:MuxGate$33824 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$33826 q=RxDataLatched2[5]
.subckt sff1r_x4 ck=MRxClk i=$abc$38511$auto$rtlil.cc:2558:MuxGate$33828 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$33830 q=RxDataLatched2[6]
.subckt sff1r_x4 ck=MRxClk i=$abc$38511$auto$rtlil.cc:2558:MuxGate$33832 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$33834 q=RxDataLatched2[7]
.subckt sff1r_x4 ck=MRxClk i=$abc$38511$auto$rtlil.cc:2558:MuxGate$33836 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$33838 q=RxDataLatched2[8]
.subckt sff1r_x4 ck=MRxClk i=$abc$38511$auto$rtlil.cc:2558:MuxGate$33840 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$33842 q=RxDataLatched2[9]
.subckt sff1r_x4 ck=MRxClk i=$abc$38511$auto$rtlil.cc:2558:MuxGate$33844 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$33846 q=RxDataLatched2[10]
.subckt sff1r_x4 ck=MRxClk i=$abc$38511$auto$rtlil.cc:2558:MuxGate$33848 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$33850 q=RxDataLatched2[11]
.subckt sff1r_x4 ck=MRxClk i=$abc$38511$auto$rtlil.cc:2558:MuxGate$33852 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$33854 q=RxDataLatched2[12]
.subckt sff1r_x4 ck=MRxClk i=$abc$38511$auto$rtlil.cc:2558:MuxGate$33856 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$33858 q=RxDataLatched2[13]
.subckt sff1r_x4 ck=MRxClk i=$abc$38511$auto$rtlil.cc:2558:MuxGate$33860 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$33862 q=RxDataLatched2[14]
.subckt sff1r_x4 ck=MRxClk i=$abc$38511$auto$rtlil.cc:2558:MuxGate$33864 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$33866 q=RxDataLatched2[15]
.subckt sff1r_x4 ck=MRxClk i=$abc$38511$auto$rtlil.cc:2558:MuxGate$33868 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$33870 q=RxDataLatched2[16]
.subckt sff1r_x4 ck=MRxClk i=$abc$38511$auto$rtlil.cc:2558:MuxGate$33872 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$33874 q=RxDataLatched2[17]
.subckt sff1r_x4 ck=MRxClk i=$abc$38511$auto$rtlil.cc:2558:MuxGate$33876 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$33878 q=RxDataLatched2[18]
.subckt sff1r_x4 ck=MRxClk i=$abc$38511$auto$rtlil.cc:2558:MuxGate$33880 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$33882 q=RxDataLatched2[19]
.subckt sff1r_x4 ck=MRxClk i=$abc$38511$auto$rtlil.cc:2558:MuxGate$33884 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$33886 q=RxDataLatched2[20]
.subckt sff1r_x4 ck=MRxClk i=$abc$38511$auto$rtlil.cc:2558:MuxGate$33888 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$33890 q=RxDataLatched2[21]
.subckt sff1r_x4 ck=MRxClk i=$abc$38511$auto$rtlil.cc:2558:MuxGate$33892 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$33894 q=RxDataLatched2[22]
.subckt sff1r_x4 ck=MRxClk i=$abc$38511$auto$rtlil.cc:2558:MuxGate$33896 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$33898 q=RxDataLatched2[23]
.subckt sff1r_x4 ck=MRxClk i=$abc$38511$auto$rtlil.cc:2558:MuxGate$33900 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$33902 q=RxDataLatched2[24]
.subckt sff1r_x4 ck=MRxClk i=$abc$38511$auto$rtlil.cc:2558:MuxGate$33904 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$33906 q=RxDataLatched2[25]
.subckt sff1r_x4 ck=MRxClk i=$abc$38511$auto$rtlil.cc:2558:MuxGate$33908 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$33910 q=RxDataLatched2[26]
.subckt sff1r_x4 ck=MRxClk i=$abc$38511$auto$rtlil.cc:2558:MuxGate$33912 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$33914 q=RxDataLatched2[27]
.subckt sff1r_x4 ck=MRxClk i=$abc$38511$auto$rtlil.cc:2558:MuxGate$33916 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$33918 q=RxDataLatched2[28]
.subckt sff1r_x4 ck=MRxClk i=$abc$38511$auto$rtlil.cc:2558:MuxGate$33920 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$33922 q=RxDataLatched2[29]
.subckt sff1r_x4 ck=MRxClk i=$abc$38511$auto$rtlil.cc:2558:MuxGate$33924 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$33926 q=RxDataLatched2[30]
.subckt sff1r_x4 ck=MRxClk i=$abc$38511$auto$rtlil.cc:2558:MuxGate$33928 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$33930 q=RxDataLatched2[31]
.subckt sff1r_x4 ck=MRxClk i=$abc$38511$auto$rtlil.cc:2558:MuxGate$33932 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$33934 q=RxDataLatched1[16]
.subckt sff1r_x4 ck=MRxClk i=$abc$38511$auto$rtlil.cc:2558:MuxGate$33936 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$33938 q=RxDataLatched1[17]
.subckt sff1r_x4 ck=MRxClk i=$abc$38511$auto$rtlil.cc:2558:MuxGate$33940 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$33942 q=RxDataLatched1[18]
.subckt sff1r_x4 ck=MRxClk i=$abc$38511$auto$rtlil.cc:2558:MuxGate$33944 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$33946 q=RxDataLatched1[19]
.subckt sff1r_x4 ck=MRxClk i=$abc$38511$auto$rtlil.cc:2558:MuxGate$33948 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$33950 q=RxDataLatched1[20]
.subckt sff1r_x4 ck=MRxClk i=$abc$38511$auto$rtlil.cc:2558:MuxGate$33952 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$33954 q=RxDataLatched1[21]
.subckt sff1r_x4 ck=MRxClk i=$abc$38511$auto$rtlil.cc:2558:MuxGate$33956 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$33958 q=RxDataLatched1[22]
.subckt sff1r_x4 ck=MRxClk i=$abc$38511$auto$rtlil.cc:2558:MuxGate$33960 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$33962 q=RxDataLatched1[23]
.subckt sff1r_x4 ck=MRxClk i=$abc$38511$auto$rtlil.cc:2558:MuxGate$33968 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$33970 q=$abc$38511$auto$ff.cc:693:flip_bits$33963
.subckt sff1r_x4 ck=MRxClk i=$abc$38511$auto$rtlil.cc:2558:MuxGate$33972 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$33974 q=RxValidBytes[1]
.subckt sff1r_x4 ck=MRxClk i=$abc$38511$auto$rtlil.cc:2558:MuxGate$33976 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$33978 q=RxByteCnt[0]
.subckt sff1r_x4 ck=MRxClk i=$abc$38511$auto$rtlil.cc:2558:MuxGate$33980 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$33982 q=RxByteCnt[1]
.subckt sff1r_x4 ck=MRxClk i=$abc$38511$auto$rtlil.cc:2558:MuxGate$33984 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$33986 q=ShiftWillEnd
.subckt sff1r_x4 ck=MRxClk i=$abc$38511$auto$rtlil.cc:2558:MuxGate$33988 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$33990 q=LastByteIn
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$38511$auto$rtlil.cc:2558:MuxGate$33992 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$33994 q=RxEn_needed
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$38511$auto$rtlil.cc:2558:MuxGate$33996 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$33998 q=RxPointerLSB_rst[0]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$38511$auto$rtlil.cc:2558:MuxGate$34000 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$34002 q=RxPointerLSB_rst[1]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$38511$auto$rtlil.cc:2558:MuxGate$34004 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$34006 q=RxPointerMSB[2]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$38511$auto$rtlil.cc:2558:MuxGate$34008 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$34010 q=RxPointerMSB[3]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$38511$auto$rtlil.cc:2558:MuxGate$34012 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$34014 q=RxPointerMSB[4]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$38511$auto$rtlil.cc:2558:MuxGate$34016 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$34018 q=RxPointerMSB[5]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$38511$auto$rtlil.cc:2558:MuxGate$34020 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$34022 q=RxPointerMSB[6]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$38511$auto$rtlil.cc:2558:MuxGate$34024 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$34026 q=RxPointerMSB[7]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$38511$auto$rtlil.cc:2558:MuxGate$34028 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$34030 q=RxPointerMSB[8]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$38511$auto$rtlil.cc:2558:MuxGate$34032 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$34034 q=RxPointerMSB[9]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$38511$auto$rtlil.cc:2558:MuxGate$34036 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$34038 q=RxPointerMSB[10]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$38511$auto$rtlil.cc:2558:MuxGate$34040 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$34042 q=RxPointerMSB[11]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$38511$auto$rtlil.cc:2558:MuxGate$34044 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$34046 q=RxPointerMSB[12]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$38511$auto$rtlil.cc:2558:MuxGate$34048 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$34050 q=RxPointerMSB[13]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$38511$auto$rtlil.cc:2558:MuxGate$34052 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$34054 q=RxPointerMSB[14]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$38511$auto$rtlil.cc:2558:MuxGate$34056 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$34058 q=RxPointerMSB[15]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$38511$auto$rtlil.cc:2558:MuxGate$34060 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$34062 q=RxPointerMSB[16]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$38511$auto$rtlil.cc:2558:MuxGate$34064 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$34066 q=RxPointerMSB[17]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$38511$auto$rtlil.cc:2558:MuxGate$34068 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$34070 q=RxPointerMSB[18]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$38511$auto$rtlil.cc:2558:MuxGate$34072 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$34074 q=RxPointerMSB[19]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$38511$auto$rtlil.cc:2558:MuxGate$34076 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$34078 q=RxPointerMSB[20]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$38511$auto$rtlil.cc:2558:MuxGate$34080 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$34082 q=RxPointerMSB[21]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$38511$auto$rtlil.cc:2558:MuxGate$34084 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$34086 q=RxPointerMSB[22]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$38511$auto$rtlil.cc:2558:MuxGate$34088 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$34090 q=RxPointerMSB[23]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$38511$auto$rtlil.cc:2558:MuxGate$34092 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$34094 q=RxPointerMSB[24]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$38511$auto$rtlil.cc:2558:MuxGate$34096 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$34098 q=RxPointerMSB[25]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$38511$auto$rtlil.cc:2558:MuxGate$34100 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$34102 q=RxPointerMSB[26]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$38511$auto$rtlil.cc:2558:MuxGate$34104 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$34106 q=RxPointerMSB[27]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$38511$auto$rtlil.cc:2558:MuxGate$34108 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$34110 q=RxPointerMSB[28]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$38511$auto$rtlil.cc:2558:MuxGate$34112 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$34114 q=RxPointerMSB[29]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$38511$auto$rtlil.cc:2558:MuxGate$34116 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$34118 q=RxPointerMSB[30]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$38511$auto$rtlil.cc:2558:MuxGate$34120 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$34122 q=RxPointerMSB[31]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$38511$auto$rtlil.cc:2558:MuxGate$34124 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$34126 q=RxPointerRead
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$38511$auto$rtlil.cc:2558:MuxGate$34128 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$34130 q=RxReady
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$38511$auto$rtlil.cc:2558:MuxGate$34132 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$34134 q=RxStatus[13]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$38511$auto$rtlil.cc:2558:MuxGate$34136 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$34138 q=RxStatus[14]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$38511$auto$rtlil.cc:2558:MuxGate$34140 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$34142 q=RxBDReady
.subckt sff1r_x4 ck=WB_CLK_I i=TxAbortSync1 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$34144 q=TxAbort_wb
.subckt sff1r_x4 ck=WB_CLK_I i=TxAbort nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$34146 q=TxAbortSync1
.subckt sff1r_x4 ck=WB_CLK_I i=TxDoneSync1 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$34148 q=TxDone_wb
.subckt sff1r_x4 ck=WB_CLK_I i=TxDone nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$34150 q=TxDoneSync1
.subckt sff1r_x4 ck=WB_CLK_I i=TxRetrySync1 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$34152 q=TxRetry_wb
.subckt sff1r_x4 ck=WB_CLK_I i=TxRetry nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$34154 q=TxRetrySync1
.subckt sff1r_x4 ck=WB_CLK_I i=ReadTxDataFromFifo_sync2 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$34156 q=ReadTxDataFromFifo_sync3
.subckt sff1r_x4 ck=MTxClk i=ReadTxDataFromFifo_syncb2 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$34158 q=ReadTxDataFromFifo_syncb3
.subckt sff1r_x4 ck=MTxClk i=ReadTxDataFromFifo_syncb1 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$34160 q=ReadTxDataFromFifo_syncb2
.subckt sff1r_x4 ck=MTxClk i=ReadTxDataFromFifo_sync2 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$34162 q=ReadTxDataFromFifo_syncb1
.subckt sff1r_x4 ck=WB_CLK_I i=ReadTxDataFromFifo_sync1 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$34164 q=ReadTxDataFromFifo_sync2
.subckt sff1r_x4 ck=WB_CLK_I i=ReadTxDataFromFifo_tck nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$34166 q=ReadTxDataFromFifo_sync1
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$38511$auto$rtlil.cc:2558:MuxGate$34168 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$34170 q=RxBDRead
.subckt sff1r_x4 ck=MTxClk i=$abc$38511$auto$rtlil.cc:2558:MuxGate$34172 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$34174 q=ReadTxDataFromFifo_tck
.subckt sff1r_x4 ck=MTxClk i=$abc$38511$auto$rtlil.cc:2558:MuxGate$34176 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$34178 q=TxByteCnt[0]
.subckt sff1r_x4 ck=MTxClk i=$abc$38511$auto$rtlil.cc:2558:MuxGate$34180 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$34182 q=TxByteCnt[1]
.subckt sff1r_x4 ck=MTxClk i=$abc$38511$auto$rtlil.cc:2558:MuxGate$34184 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$34186 q=TxUnderRun
.subckt sff1r_x4 ck=MTxClk i=$abc$38511$auto$rtlil.cc:2558:MuxGate$34188 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$34190 q=TxUnderRun_sync1
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$38511$auto$rtlil.cc:2558:MuxGate$34192 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$34194 q=TxUnderRun_wb
.subckt sff1r_x4 ck=MTxClk i=$abc$38511$auto$rtlil.cc:2558:MuxGate$34196 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$34198 q=TxDataLatched[0]
.subckt sff1r_x4 ck=MTxClk i=$abc$38511$auto$rtlil.cc:2558:MuxGate$34200 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$34202 q=TxDataLatched[1]
.subckt sff1r_x4 ck=MTxClk i=$abc$38511$auto$rtlil.cc:2558:MuxGate$34204 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$34206 q=TxDataLatched[2]
.subckt sff1r_x4 ck=MTxClk i=$abc$38511$auto$rtlil.cc:2558:MuxGate$34208 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$34210 q=TxDataLatched[3]
.subckt sff1r_x4 ck=MTxClk i=$abc$38511$auto$rtlil.cc:2558:MuxGate$34212 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$34214 q=TxDataLatched[4]
.subckt sff1r_x4 ck=MTxClk i=$abc$38511$auto$rtlil.cc:2558:MuxGate$34216 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$34218 q=TxDataLatched[5]
.subckt sff1r_x4 ck=MTxClk i=$abc$38511$auto$rtlil.cc:2558:MuxGate$34220 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$34222 q=TxDataLatched[6]
.subckt sff1r_x4 ck=MTxClk i=$abc$38511$auto$rtlil.cc:2558:MuxGate$34224 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$34226 q=TxDataLatched[7]
.subckt sff1r_x4 ck=MTxClk i=$abc$38511$auto$rtlil.cc:2558:MuxGate$34228 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$34230 q=TxDataLatched[8]
.subckt sff1r_x4 ck=MTxClk i=$abc$38511$auto$rtlil.cc:2558:MuxGate$34232 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$34234 q=TxDataLatched[9]
.subckt sff1r_x4 ck=MTxClk i=$abc$38511$auto$rtlil.cc:2558:MuxGate$34236 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$34238 q=TxDataLatched[10]
.subckt sff1r_x4 ck=MTxClk i=$abc$38511$auto$rtlil.cc:2558:MuxGate$34240 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$34242 q=TxDataLatched[11]
.subckt sff1r_x4 ck=MTxClk i=$abc$38511$auto$rtlil.cc:2558:MuxGate$34244 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$34246 q=TxDataLatched[12]
.subckt sff1r_x4 ck=MTxClk i=$abc$38511$auto$rtlil.cc:2558:MuxGate$34248 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$34250 q=TxDataLatched[13]
.subckt sff1r_x4 ck=MTxClk i=$abc$38511$auto$rtlil.cc:2558:MuxGate$34252 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$34254 q=TxDataLatched[14]
.subckt sff1r_x4 ck=MTxClk i=$abc$38511$auto$rtlil.cc:2558:MuxGate$34256 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$34258 q=TxDataLatched[15]
.subckt sff1r_x4 ck=MTxClk i=$abc$38511$auto$rtlil.cc:2558:MuxGate$34260 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$34262 q=TxDataLatched[16]
.subckt sff1r_x4 ck=MTxClk i=$abc$38511$auto$rtlil.cc:2558:MuxGate$34264 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$34266 q=TxDataLatched[17]
.subckt sff1r_x4 ck=MTxClk i=$abc$38511$auto$rtlil.cc:2558:MuxGate$34268 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$34270 q=TxDataLatched[18]
.subckt sff1r_x4 ck=MTxClk i=$abc$38511$auto$rtlil.cc:2558:MuxGate$34272 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$34274 q=TxDataLatched[19]
.subckt sff1r_x4 ck=MTxClk i=$abc$38511$auto$rtlil.cc:2558:MuxGate$34276 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$34278 q=TxDataLatched[20]
.subckt sff1r_x4 ck=MTxClk i=$abc$38511$auto$rtlil.cc:2558:MuxGate$34280 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$34282 q=TxDataLatched[21]
.subckt sff1r_x4 ck=MTxClk i=$abc$38511$auto$rtlil.cc:2558:MuxGate$34284 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$34286 q=TxDataLatched[22]
.subckt sff1r_x4 ck=MTxClk i=$abc$38511$auto$rtlil.cc:2558:MuxGate$34288 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$34290 q=TxDataLatched[23]
.subckt sff1r_x4 ck=MTxClk i=$abc$38511$auto$rtlil.cc:2558:MuxGate$34292 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$34294 q=TxDataLatched[24]
.subckt sff1r_x4 ck=MTxClk i=$abc$38511$auto$rtlil.cc:2558:MuxGate$34296 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$34298 q=TxDataLatched[25]
.subckt sff1r_x4 ck=MTxClk i=$abc$38511$auto$rtlil.cc:2558:MuxGate$34300 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$34302 q=TxDataLatched[26]
.subckt sff1r_x4 ck=MTxClk i=$abc$38511$auto$rtlil.cc:2558:MuxGate$34304 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$34306 q=TxDataLatched[27]
.subckt sff1r_x4 ck=MTxClk i=$abc$38511$auto$rtlil.cc:2558:MuxGate$34308 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$34310 q=TxDataLatched[28]
.subckt sff1r_x4 ck=MTxClk i=$abc$38511$auto$rtlil.cc:2558:MuxGate$34312 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$34314 q=TxDataLatched[29]
.subckt sff1r_x4 ck=MTxClk i=$abc$38511$auto$rtlil.cc:2558:MuxGate$34316 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$34318 q=TxDataLatched[30]
.subckt sff1r_x4 ck=MTxClk i=$abc$38511$auto$rtlil.cc:2558:MuxGate$34320 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$34322 q=TxDataLatched[31]
.subckt sff1r_x4 ck=MTxClk i=$abc$38511$auto$rtlil.cc:2558:MuxGate$34324 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$34326 q=TxData[0]
.subckt sff1r_x4 ck=MTxClk i=$abc$38511$auto$rtlil.cc:2558:MuxGate$34328 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$34330 q=TxData[1]
.subckt sff1r_x4 ck=MTxClk i=$abc$38511$auto$rtlil.cc:2558:MuxGate$34332 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$34334 q=TxData[2]
.subckt sff1r_x4 ck=MTxClk i=$abc$38511$auto$rtlil.cc:2558:MuxGate$34336 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$34338 q=TxData[3]
.subckt sff1r_x4 ck=MTxClk i=$abc$38511$auto$rtlil.cc:2558:MuxGate$34340 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$34342 q=TxData[4]
.subckt sff1r_x4 ck=MTxClk i=$abc$38511$auto$rtlil.cc:2558:MuxGate$34344 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$34346 q=TxData[5]
.subckt sff1r_x4 ck=MTxClk i=$abc$38511$auto$rtlil.cc:2558:MuxGate$34348 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$34350 q=TxData[6]
.subckt sff1r_x4 ck=MTxClk i=$abc$38511$auto$rtlil.cc:2558:MuxGate$34352 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$34354 q=TxData[7]
.subckt sff1r_x4 ck=MTxClk i=$abc$38511$auto$rtlil.cc:2558:MuxGate$34356 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$34358 q=TxEndFrm
.subckt sff1r_x4 ck=MTxClk i=$abc$38511$auto$rtlil.cc:2558:MuxGate$34360 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$34362 q=LastWord
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$38511$auto$rtlil.cc:2558:MuxGate$34364 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$34366 q=TxDonePacketBlocked
.subckt sff1r_x4 ck=WB_CLK_I i=$0\TxDonePacket[0:0] nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$34368 q=TxDonePacket
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$38511$auto$rtlil.cc:2558:MuxGate$34370 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$34372 q=TxDonePacket_NotCleared
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$38511$auto$rtlil.cc:2558:MuxGate$34374 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$34376 q=TxRetryPacketBlocked
.subckt sff1r_x4 ck=WB_CLK_I i=$0\TxRetryPacket[0:0] nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$34378 q=TxRetryPacket
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$38511$auto$rtlil.cc:2558:MuxGate$34380 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$34382 q=TxRetryPacket_NotCleared
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$38511$auto$rtlil.cc:2558:MuxGate$34384 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$34386 q=TxAbortPacketBlocked
.subckt sff1r_x4 ck=WB_CLK_I i=$0\TxAbortPacket[0:0] nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$34388 q=TxAbortPacket
.subckt sff1r_x4 ck=WB_CLK_I i=TxDone_wb nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$34390 q=TxDone_wb_q
.subckt sff1r_x4 ck=WB_CLK_I i=TxAbort_wb nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$34392 q=TxAbort_wb_q
.subckt sff1r_x4 ck=WB_CLK_I i=TxRetry_wb nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$34394 q=TxRetry_wb_q
.subckt sff1r_x4 ck=MTxClk i=TxAbort nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$34396 q=TxAbort_q
.subckt sff1r_x4 ck=MTxClk i=TxRetry nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$34398 q=TxRetry_q
.subckt sff1r_x4 ck=MTxClk i=TxUsedData nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$34400 q=TxUsedData_q
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$38511$auto$rtlil.cc:2558:MuxGate$34402 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$34404 q=TxAbortPacket_NotCleared
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$38511$auto$rtlil.cc:2558:MuxGate$34406 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$34408 q=RxBDAddress[1]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$38511$auto$rtlil.cc:2558:MuxGate$34410 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$34412 q=RxBDAddress[2]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$38511$auto$rtlil.cc:2558:MuxGate$34414 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$34416 q=RxBDAddress[3]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$38511$auto$rtlil.cc:2558:MuxGate$34418 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$34420 q=RxBDAddress[4]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$38511$auto$rtlil.cc:2558:MuxGate$34422 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$34424 q=RxBDAddress[5]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$38511$auto$rtlil.cc:2558:MuxGate$34426 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$34428 q=RxBDAddress[6]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$38511$auto$rtlil.cc:2558:MuxGate$34430 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$34432 q=RxBDAddress[7]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$38511$auto$rtlil.cc:2558:MuxGate$34434 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$34436 q=TxBDAddress[1]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$38511$auto$rtlil.cc:2558:MuxGate$34438 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$34440 q=TxBDAddress[2]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$38511$auto$rtlil.cc:2558:MuxGate$34442 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$34444 q=TxBDAddress[3]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$38511$auto$rtlil.cc:2558:MuxGate$34446 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$34448 q=TxBDAddress[4]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$38511$auto$rtlil.cc:2558:MuxGate$34450 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$34452 q=TxBDAddress[5]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$38511$auto$rtlil.cc:2558:MuxGate$34454 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$34456 q=TxBDAddress[6]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$38511$auto$rtlil.cc:2558:MuxGate$34458 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$34460 q=TxBDAddress[7]
.subckt sff1r_x4 ck=WB_CLK_I i=LatchValidBytes nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$34462 q=LatchValidBytes_q
.subckt sff1r_x4 ck=WB_CLK_I i=$0\LatchValidBytes[0:0] nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$34464 q=LatchValidBytes
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$38511$auto$rtlil.cc:2558:MuxGate$34466 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$34468 q=TxValidBytesLatched[0]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$38511$auto$rtlil.cc:2558:MuxGate$34470 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$34472 q=TxValidBytesLatched[1]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$38511$auto$rtlil.cc:2558:MuxGate$34474 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$34476 q=TxEndFrm_wb
.subckt sff1r_x4 ck=WB_CLK_I i=TxStartFrm_syncb1 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$34478 q=TxStartFrm_syncb2
.subckt sff1r_x4 ck=WB_CLK_I i=TxStartFrm_sync2 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$34480 q=TxStartFrm_syncb1
.subckt sff1r_x4 ck=MTxClk i=TxStartFrm_sync1 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$34482 q=TxStartFrm_sync2
.subckt sff1r_x4 ck=MTxClk i=TxStartFrm_wb nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$34484 q=TxStartFrm_sync1
.subckt sff1r_x4 ck=MTxClk i=$abc$38511$auto$rtlil.cc:2558:MuxGate$34486 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$34488 q=TxStartFrm
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$38511$auto$rtlil.cc:2558:MuxGate$34490 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$34492 q=StartOccured
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$38511$auto$rtlil.cc:2558:MuxGate$34494 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$34496 q=TxStartFrm_wb
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$38511$auto$rtlil.cc:2558:MuxGate$34498 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$34500 q=m_wb_adr_o[0]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$38511$auto$rtlil.cc:2558:MuxGate$34502 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$34504 q=m_wb_adr_o[1]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$38511$auto$rtlil.cc:2558:MuxGate$34506 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$34508 q=m_wb_adr_o[2]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$38511$auto$rtlil.cc:2558:MuxGate$34510 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$34512 q=m_wb_adr_o[3]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$38511$auto$rtlil.cc:2558:MuxGate$34514 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$34516 q=m_wb_adr_o[4]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$38511$auto$rtlil.cc:2558:MuxGate$34518 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$34520 q=m_wb_adr_o[5]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$38511$auto$rtlil.cc:2558:MuxGate$34522 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$34524 q=m_wb_adr_o[6]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$38511$auto$rtlil.cc:2558:MuxGate$34526 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$34528 q=m_wb_adr_o[7]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$38511$auto$rtlil.cc:2558:MuxGate$34530 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$34532 q=m_wb_adr_o[8]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$38511$auto$rtlil.cc:2558:MuxGate$34534 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$34536 q=m_wb_adr_o[9]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$38511$auto$rtlil.cc:2558:MuxGate$34538 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$34540 q=m_wb_adr_o[10]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$38511$auto$rtlil.cc:2558:MuxGate$34542 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$34544 q=m_wb_adr_o[11]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$38511$auto$rtlil.cc:2558:MuxGate$34546 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$34548 q=m_wb_adr_o[12]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$38511$auto$rtlil.cc:2558:MuxGate$34550 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$34552 q=m_wb_adr_o[13]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$38511$auto$rtlil.cc:2558:MuxGate$34554 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$34556 q=m_wb_adr_o[14]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$38511$auto$rtlil.cc:2558:MuxGate$34558 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$34560 q=m_wb_adr_o[15]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$38511$auto$rtlil.cc:2558:MuxGate$34562 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$34564 q=m_wb_adr_o[16]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$38511$auto$rtlil.cc:2558:MuxGate$34566 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$34568 q=m_wb_adr_o[17]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$38511$auto$rtlil.cc:2558:MuxGate$34570 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$34572 q=m_wb_adr_o[18]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$38511$auto$rtlil.cc:2558:MuxGate$34574 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$34576 q=m_wb_adr_o[19]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$38511$auto$rtlil.cc:2558:MuxGate$34578 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$34580 q=m_wb_adr_o[20]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$38511$auto$rtlil.cc:2558:MuxGate$34582 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$34584 q=m_wb_adr_o[21]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$38511$auto$rtlil.cc:2558:MuxGate$34586 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$34588 q=m_wb_adr_o[22]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$38511$auto$rtlil.cc:2558:MuxGate$34590 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$34592 q=m_wb_adr_o[23]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$38511$auto$rtlil.cc:2558:MuxGate$34594 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$34596 q=m_wb_adr_o[24]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$38511$auto$rtlil.cc:2558:MuxGate$34598 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$34600 q=m_wb_adr_o[25]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$38511$auto$rtlil.cc:2558:MuxGate$34602 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$34604 q=m_wb_adr_o[26]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$38511$auto$rtlil.cc:2558:MuxGate$34606 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$34608 q=m_wb_adr_o[27]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$38511$auto$rtlil.cc:2558:MuxGate$34610 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$34612 q=m_wb_adr_o[28]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$38511$auto$rtlil.cc:2558:MuxGate$34614 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$34616 q=m_wb_adr_o[29]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$38511$auto$rtlil.cc:2558:MuxGate$34618 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$34620 q=m_wb_sel_o[0]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$38511$auto$rtlil.cc:2558:MuxGate$34622 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$34624 q=m_wb_sel_o[1]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$38511$auto$rtlil.cc:2558:MuxGate$34626 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$34628 q=m_wb_sel_o[2]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$38511$auto$rtlil.cc:2558:MuxGate$34630 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$34632 q=m_wb_sel_o[3]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$38511$auto$rtlil.cc:2558:MuxGate$34634 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$34636 q=m_wb_we_o
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$38511$auto$rtlil.cc:2558:MuxGate$34638 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$34640 q=m_wb_cyc_o
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$38511$auto$rtlil.cc:2558:MuxGate$34642 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$34644 q=m_wb_cti_o[0]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$38511$auto$rtlil.cc:2558:MuxGate$34646 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$34648 q=m_wb_cti_o[1]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$38511$auto$rtlil.cc:2558:MuxGate$34654 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$34656 q=$abc$38511$auto$ff.cc:693:flip_bits$34649
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$38511$auto$rtlil.cc:2558:MuxGate$34658 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$34660 q=rx_burst_en
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$38511$auto$rtlil.cc:2558:MuxGate$34662 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$34664 q=tx_burst_cnt[0]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$38511$auto$rtlil.cc:2558:MuxGate$34666 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$34668 q=tx_burst_cnt[1]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$38511$auto$rtlil.cc:2558:MuxGate$34670 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$34672 q=tx_burst_cnt[2]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$38511$auto$rtlil.cc:2558:MuxGate$34674 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$34676 q=rx_burst_cnt[0]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$38511$auto$rtlil.cc:2558:MuxGate$34678 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$34680 q=rx_burst_cnt[1]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$38511$auto$rtlil.cc:2558:MuxGate$34682 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$34684 q=rx_burst_cnt[2]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$38511$auto$rtlil.cc:2558:MuxGate$34686 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$34688 q=MasterWbTX
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$38511$auto$rtlil.cc:2558:MuxGate$34690 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$34692 q=MasterWbRX
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$38511$auto$rtlil.cc:2558:MuxGate$34694 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$34696 q=cyc_cleared
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$38511$auto$rtlil.cc:2558:MuxGate$34698 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$34700 q=IncrTxPointer
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$38511$auto$rtlil.cc:2558:MuxGate$34702 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$34704 q=BlockReadTxDataFromMemory
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$38511$auto$rtlil.cc:2558:MuxGate$34706 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$34708 q=ReadTxDataFromMemory
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$38511$auto$rtlil.cc:2558:MuxGate$34710 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$34712 q=BlockingIncrementTxPointer
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$38511$auto$rtlil.cc:2558:MuxGate$34714 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$34716 q=TxPointerLSB_rst[0]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$38511$auto$rtlil.cc:2558:MuxGate$34718 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$34720 q=TxPointerLSB_rst[1]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$38511$auto$rtlil.cc:2558:MuxGate$34722 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$34724 q=TxPointerLSB[0]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$38511$auto$rtlil.cc:2558:MuxGate$34726 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$34728 q=TxPointerLSB[1]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$38511$auto$rtlil.cc:2558:MuxGate$34730 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$34732 q=TxPointerMSB[2]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$38511$auto$rtlil.cc:2558:MuxGate$34734 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$34736 q=TxPointerMSB[3]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$38511$auto$rtlil.cc:2558:MuxGate$34738 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$34740 q=TxPointerMSB[4]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$38511$auto$rtlil.cc:2558:MuxGate$34742 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$34744 q=TxPointerMSB[5]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$38511$auto$rtlil.cc:2558:MuxGate$34746 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$34748 q=TxPointerMSB[6]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$38511$auto$rtlil.cc:2558:MuxGate$34750 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$34752 q=TxPointerMSB[7]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$38511$auto$rtlil.cc:2558:MuxGate$34754 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$34756 q=TxPointerMSB[8]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$38511$auto$rtlil.cc:2558:MuxGate$34758 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$34760 q=TxPointerMSB[9]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$38511$auto$rtlil.cc:2558:MuxGate$34762 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$34764 q=TxPointerMSB[10]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$38511$auto$rtlil.cc:2558:MuxGate$34766 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$34768 q=TxPointerMSB[11]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$38511$auto$rtlil.cc:2558:MuxGate$34770 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$34772 q=TxPointerMSB[12]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$38511$auto$rtlil.cc:2558:MuxGate$34774 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$34776 q=TxPointerMSB[13]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$38511$auto$rtlil.cc:2558:MuxGate$34778 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$34780 q=TxPointerMSB[14]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$38511$auto$rtlil.cc:2558:MuxGate$34782 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$34784 q=TxPointerMSB[15]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$38511$auto$rtlil.cc:2558:MuxGate$34786 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$34788 q=TxPointerMSB[16]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$38511$auto$rtlil.cc:2558:MuxGate$34790 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$34792 q=TxPointerMSB[17]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$38511$auto$rtlil.cc:2558:MuxGate$34794 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$34796 q=TxPointerMSB[18]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$38511$auto$rtlil.cc:2558:MuxGate$34798 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$34800 q=TxPointerMSB[19]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$38511$auto$rtlil.cc:2558:MuxGate$34802 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$34804 q=TxPointerMSB[20]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$38511$auto$rtlil.cc:2558:MuxGate$34806 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$34808 q=TxPointerMSB[21]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$38511$auto$rtlil.cc:2558:MuxGate$34810 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$34812 q=TxPointerMSB[22]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$38511$auto$rtlil.cc:2558:MuxGate$34814 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$34816 q=TxPointerMSB[23]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$38511$auto$rtlil.cc:2558:MuxGate$34818 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$34820 q=TxPointerMSB[24]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$38511$auto$rtlil.cc:2558:MuxGate$34822 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$34824 q=TxPointerMSB[25]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$38511$auto$rtlil.cc:2558:MuxGate$34826 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$34828 q=TxPointerMSB[26]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$38511$auto$rtlil.cc:2558:MuxGate$34830 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$34832 q=TxPointerMSB[27]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$38511$auto$rtlil.cc:2558:MuxGate$34834 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$34836 q=TxPointerMSB[28]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$38511$auto$rtlil.cc:2558:MuxGate$34838 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$34840 q=TxPointerMSB[29]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$38511$auto$rtlil.cc:2558:MuxGate$34842 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$34844 q=TxPointerMSB[30]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$38511$auto$rtlil.cc:2558:MuxGate$34846 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$34848 q=TxPointerMSB[31]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$38511$auto$rtlil.cc:2558:MuxGate$34850 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$34852 q=LatchedTxLength[0]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$38511$auto$rtlil.cc:2558:MuxGate$34854 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$34856 q=LatchedTxLength[1]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$38511$auto$rtlil.cc:2558:MuxGate$34858 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$34860 q=LatchedTxLength[2]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$38511$auto$rtlil.cc:2558:MuxGate$34862 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$34864 q=LatchedTxLength[3]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$38511$auto$rtlil.cc:2558:MuxGate$34866 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$34868 q=LatchedTxLength[4]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$38511$auto$rtlil.cc:2558:MuxGate$34870 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$34872 q=LatchedTxLength[5]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$38511$auto$rtlil.cc:2558:MuxGate$34874 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$34876 q=LatchedTxLength[6]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$38511$auto$rtlil.cc:2558:MuxGate$34878 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$34880 q=LatchedTxLength[7]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$38511$auto$rtlil.cc:2558:MuxGate$34882 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$34884 q=LatchedTxLength[8]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$38511$auto$rtlil.cc:2558:MuxGate$34886 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$34888 q=LatchedTxLength[9]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$38511$auto$rtlil.cc:2558:MuxGate$34890 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$34892 q=LatchedTxLength[10]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$38511$auto$rtlil.cc:2558:MuxGate$34894 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$34896 q=LatchedTxLength[11]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$38511$auto$rtlil.cc:2558:MuxGate$34898 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$34900 q=LatchedTxLength[12]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$38511$auto$rtlil.cc:2558:MuxGate$34902 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$34904 q=LatchedTxLength[13]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$38511$auto$rtlil.cc:2558:MuxGate$34906 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$34908 q=LatchedTxLength[14]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$38511$auto$rtlil.cc:2558:MuxGate$34910 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$34912 q=LatchedTxLength[15]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$38511$auto$rtlil.cc:2558:MuxGate$34914 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$34916 q=TxStatus[11]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$38511$auto$rtlil.cc:2558:MuxGate$34918 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$34920 q=TxStatus[12]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$38511$auto$rtlil.cc:2558:MuxGate$34922 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$34924 q=TxStatus[13]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$38511$auto$rtlil.cc:2558:MuxGate$34926 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$34928 q=TxStatus[14]
.subckt sff1r_x4 ck=MTxClk i=BlockingTxStatusWrite_sync2 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$34930 q=BlockingTxStatusWrite_sync3
.subckt sff1r_x4 ck=MTxClk i=BlockingTxStatusWrite_sync1 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$34932 q=BlockingTxStatusWrite_sync2
.subckt sff1r_x4 ck=MTxClk i=BlockingTxStatusWrite nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$34934 q=BlockingTxStatusWrite_sync1
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$38511$auto$rtlil.cc:2558:MuxGate$34936 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$34938 q=BlockingTxBDRead
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$38511$auto$rtlil.cc:2558:MuxGate$34940 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$34942 q=BlockingTxStatusWrite
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$38511$auto$rtlil.cc:2558:MuxGate$34944 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$34946 q=TxPointerRead
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$38511$auto$rtlil.cc:2558:MuxGate$34952 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$34954 q=$abc$38511$auto$ff.cc:693:flip_bits$34947
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$38511$auto$rtlil.cc:2558:MuxGate$34956 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$34958 q=TxBDReady
.subckt sff1r_x4 ck=WB_CLK_I i=WbEn nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$34960 q=WbEn_q
.subckt sff1r_x4 ck=WB_CLK_I i=RxEn nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$34962 q=RxEn_q
.subckt sff1r_x4 ck=WB_CLK_I i=TxEn nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$34964 q=TxEn_q
.subckt sff1r_x4 ck=WB_CLK_I i=r_TxEn nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$34966 q=r_TxEn_q
.subckt sff1r_x4 ck=WB_CLK_I i=r_RxEn nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$34968 q=r_RxEn_q
.subckt sff1r_x4 ck=MTxClk i=$abc$38511$auto$rtlil.cc:2558:MuxGate$34970 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$34972 q=Flop
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$38511$auto$rtlil.cc:2558:MuxGate$34974 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$34976 q=BDWrite[0]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$38511$auto$rtlil.cc:2558:MuxGate$34978 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$34980 q=BDWrite[1]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$38511$auto$rtlil.cc:2558:MuxGate$34982 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$34984 q=BDWrite[2]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$38511$auto$rtlil.cc:2558:MuxGate$34986 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$34988 q=BDWrite[3]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$38511$auto$rtlil.cc:2558:MuxGate$34990 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$34992 q=BDRead
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$38511$auto$rtlil.cc:2558:MuxGate$34998 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$35000 q=$abc$38511$auto$ff.cc:693:flip_bits$34993
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$38511$auto$rtlil.cc:2558:MuxGate$35002 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$35004 q=RxEn
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$38511$auto$rtlil.cc:2558:MuxGate$35006 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$35008 q=TxEn
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$38511$auto$rtlil.cc:2558:MuxGate$35010 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$35012 q=ram_addr[0]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$38511$auto$rtlil.cc:2558:MuxGate$35014 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$35016 q=ram_addr[1]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$38511$auto$rtlil.cc:2558:MuxGate$35018 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$35020 q=ram_addr[2]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$38511$auto$rtlil.cc:2558:MuxGate$35022 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$35024 q=ram_addr[3]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$38511$auto$rtlil.cc:2558:MuxGate$35026 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$35028 q=ram_addr[4]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$38511$auto$rtlil.cc:2558:MuxGate$35030 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$35032 q=ram_addr[5]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$38511$auto$rtlil.cc:2558:MuxGate$35034 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$35036 q=ram_addr[6]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$38511$auto$rtlil.cc:2558:MuxGate$35038 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$35040 q=ram_addr[7]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$38511$auto$rtlil.cc:2558:MuxGate$35042 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$35044 q=ram_di[0]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$38511$auto$rtlil.cc:2558:MuxGate$35046 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$35048 q=ram_di[1]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$38511$auto$rtlil.cc:2558:MuxGate$35050 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$35052 q=ram_di[2]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$38511$auto$rtlil.cc:2558:MuxGate$35054 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$35056 q=ram_di[3]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$38511$auto$rtlil.cc:2558:MuxGate$35058 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$35060 q=ram_di[4]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$38511$auto$rtlil.cc:2558:MuxGate$35062 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$35064 q=ram_di[5]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$38511$auto$rtlil.cc:2558:MuxGate$35066 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$35068 q=ram_di[6]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$38511$auto$rtlil.cc:2558:MuxGate$35070 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$35072 q=ram_di[7]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$38511$auto$rtlil.cc:2558:MuxGate$35074 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$35076 q=ram_di[8]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$38511$auto$rtlil.cc:2558:MuxGate$35078 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$35080 q=ram_di[9]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$38511$auto$rtlil.cc:2558:MuxGate$35082 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$35084 q=ram_di[10]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$38511$auto$rtlil.cc:2558:MuxGate$35086 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$35088 q=ram_di[11]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$38511$auto$rtlil.cc:2558:MuxGate$35090 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$35092 q=ram_di[12]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$38511$auto$rtlil.cc:2558:MuxGate$35094 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$35096 q=ram_di[13]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$38511$auto$rtlil.cc:2558:MuxGate$35098 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$35100 q=ram_di[14]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$38511$auto$rtlil.cc:2558:MuxGate$35102 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$35104 q=ram_di[15]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$38511$auto$rtlil.cc:2558:MuxGate$35106 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$35108 q=ram_di[16]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$38511$auto$rtlil.cc:2558:MuxGate$35110 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$35112 q=ram_di[17]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$38511$auto$rtlil.cc:2558:MuxGate$35114 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$35116 q=ram_di[18]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$38511$auto$rtlil.cc:2558:MuxGate$35118 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$35120 q=ram_di[19]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$38511$auto$rtlil.cc:2558:MuxGate$35122 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$35124 q=ram_di[20]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$38511$auto$rtlil.cc:2558:MuxGate$35126 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$35128 q=ram_di[21]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$38511$auto$rtlil.cc:2558:MuxGate$35130 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$35132 q=ram_di[22]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$38511$auto$rtlil.cc:2558:MuxGate$35134 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$35136 q=ram_di[23]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$38511$auto$rtlil.cc:2558:MuxGate$35138 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$35140 q=ram_di[24]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$38511$auto$rtlil.cc:2558:MuxGate$35142 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$35144 q=ram_di[25]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$38511$auto$rtlil.cc:2558:MuxGate$35146 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$35148 q=ram_di[26]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$38511$auto$rtlil.cc:2558:MuxGate$35150 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$35152 q=ram_di[27]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$38511$auto$rtlil.cc:2558:MuxGate$35154 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$35156 q=ram_di[28]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$38511$auto$rtlil.cc:2558:MuxGate$35158 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$35160 q=ram_di[29]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$38511$auto$rtlil.cc:2558:MuxGate$35162 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$35164 q=ram_di[30]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$38511$auto$rtlil.cc:2558:MuxGate$35166 nrst=$abc$38511$auto$rtlil.cc:2549:NotGate$35168 q=ram_di[31]
.subckt sff1_x4 ck=WB_CLK_I i=$0\WB_ACK_O[0:0] q=WB_ACK_O
.subckt eth_spram_256x32 addr[0]=ram_addr[0] addr[1]=ram_addr[1] addr[2]=ram_addr[2] addr[3]=ram_addr[3] addr[4]=ram_addr[4] addr[5]=ram_addr[5] addr[6]=ram_addr[6] addr[7]=ram_addr[7] ce=$true clk=WB_CLK_I dato[0]=ram_do[0] dato[1]=ram_do[1] dato[2]=ram_do[2] dato[3]=ram_do[3] dato[4]=ram_do[4] dato[5]=ram_do[5] dato[6]=ram_do[6] dato[7]=ram_do[7] dato[8]=ram_do[8] dato[9]=ram_do[9] dato[10]=ram_do[10] dato[11]=ram_do[11] dato[12]=ram_do[12] dato[13]=ram_do[13] dato[14]=ram_do[14] dato[15]=ram_do[15] dato[16]=ram_do[16] dato[17]=ram_do[17] dato[18]=ram_do[18] dato[19]=ram_do[19] dato[20]=ram_do[20] dato[21]=ram_do[21] dato[22]=ram_do[22] dato[23]=ram_do[23] dato[24]=ram_do[24] dato[25]=ram_do[25] dato[26]=ram_do[26] dato[27]=ram_do[27] dato[28]=ram_do[28] dato[29]=ram_do[29] dato[30]=ram_do[30] dato[31]=ram_do[31] di[0]=ram_di[0] di[1]=ram_di[1] di[2]=ram_di[2] di[3]=ram_di[3] di[4]=ram_di[4] di[5]=ram_di[5] di[6]=ram_di[6] di[7]=ram_di[7] di[8]=ram_di[8] di[9]=ram_di[9] di[10]=ram_di[10] di[11]=ram_di[11] di[12]=ram_di[12] di[13]=ram_di[13] di[14]=ram_di[14] di[15]=ram_di[15] di[16]=ram_di[16] di[17]=ram_di[17] di[18]=ram_di[18] di[19]=ram_di[19] di[20]=ram_di[20] di[21]=ram_di[21] di[22]=ram_di[22] di[23]=ram_di[23] di[24]=ram_di[24] di[25]=ram_di[25] di[26]=ram_di[26] di[27]=ram_di[27] di[28]=ram_di[28] di[29]=ram_di[29] di[30]=ram_di[30] di[31]=ram_di[31] oe=ram_oe rst=Reset we[0]=ram_we[0] we[1]=ram_we[1] we[2]=ram_we[2] we[3]=ram_we[3]
.subckt $paramod$0c2657bd5c5455bdd610d1f801789b00c2352910\eth_fifo almost_empty=RxBufferAlmostEmpty clear=RxFifoReset clk=WB_CLK_I cnt[0]=rxfifo_cnt[0] cnt[1]=rxfifo_cnt[1] cnt[2]=rxfifo_cnt[2] cnt[3]=rxfifo_cnt[3] cnt[4]=rxfifo_cnt[4] data_in[0]=RxDataLatched2[0] data_in[1]=RxDataLatched2[1] data_in[2]=RxDataLatched2[2] data_in[3]=RxDataLatched2[3] data_in[4]=RxDataLatched2[4] data_in[5]=RxDataLatched2[5] data_in[6]=RxDataLatched2[6] data_in[7]=RxDataLatched2[7] data_in[8]=RxDataLatched2[8] data_in[9]=RxDataLatched2[9] data_in[10]=RxDataLatched2[10] data_in[11]=RxDataLatched2[11] data_in[12]=RxDataLatched2[12] data_in[13]=RxDataLatched2[13] data_in[14]=RxDataLatched2[14] data_in[15]=RxDataLatched2[15] data_in[16]=RxDataLatched2[16] data_in[17]=RxDataLatched2[17] data_in[18]=RxDataLatched2[18] data_in[19]=RxDataLatched2[19] data_in[20]=RxDataLatched2[20] data_in[21]=RxDataLatched2[21] data_in[22]=RxDataLatched2[22] data_in[23]=RxDataLatched2[23] data_in[24]=RxDataLatched2[24] data_in[25]=RxDataLatched2[25] data_in[26]=RxDataLatched2[26] data_in[27]=RxDataLatched2[27] data_in[28]=RxDataLatched2[28] data_in[29]=RxDataLatched2[29] data_in[30]=RxDataLatched2[30] data_in[31]=RxDataLatched2[31] data_out[0]=m_wb_dat_o[0] data_out[1]=m_wb_dat_o[1] data_out[2]=m_wb_dat_o[2] data_out[3]=m_wb_dat_o[3] data_out[4]=m_wb_dat_o[4] data_out[5]=m_wb_dat_o[5] data_out[6]=m_wb_dat_o[6] data_out[7]=m_wb_dat_o[7] data_out[8]=m_wb_dat_o[8] data_out[9]=m_wb_dat_o[9] data_out[10]=m_wb_dat_o[10] data_out[11]=m_wb_dat_o[11] data_out[12]=m_wb_dat_o[12] data_out[13]=m_wb_dat_o[13] data_out[14]=m_wb_dat_o[14] data_out[15]=m_wb_dat_o[15] data_out[16]=m_wb_dat_o[16] data_out[17]=m_wb_dat_o[17] data_out[18]=m_wb_dat_o[18] data_out[19]=m_wb_dat_o[19] data_out[20]=m_wb_dat_o[20] data_out[21]=m_wb_dat_o[21] data_out[22]=m_wb_dat_o[22] data_out[23]=m_wb_dat_o[23] data_out[24]=m_wb_dat_o[24] data_out[25]=m_wb_dat_o[25] data_out[26]=m_wb_dat_o[26] data_out[27]=m_wb_dat_o[27] data_out[28]=m_wb_dat_o[28] data_out[29]=m_wb_dat_o[29] data_out[30]=m_wb_dat_o[30] data_out[31]=m_wb_dat_o[31] empty=RxBufferEmpty full=RxBufferFull read=$abc$26467$and$eth_wishbone.v:2021$2469_Y reset=Reset write=$abc$26467$and$eth_wishbone.v:2295$2560_Y
.subckt $paramod$0c2657bd5c5455bdd610d1f801789b00c2352910\eth_fifo almost_empty=TxBufferAlmostEmpty almost_full=TxBufferAlmostFull clear=TxFifoClear clk=WB_CLK_I cnt[0]=txfifo_cnt[0] cnt[1]=txfifo_cnt[1] cnt[2]=txfifo_cnt[2] cnt[3]=txfifo_cnt[3] cnt[4]=txfifo_cnt[4] data_in[0]=m_wb_dat_i[0] data_in[1]=m_wb_dat_i[1] data_in[2]=m_wb_dat_i[2] data_in[3]=m_wb_dat_i[3] data_in[4]=m_wb_dat_i[4] data_in[5]=m_wb_dat_i[5] data_in[6]=m_wb_dat_i[6] data_in[7]=m_wb_dat_i[7] data_in[8]=m_wb_dat_i[8] data_in[9]=m_wb_dat_i[9] data_in[10]=m_wb_dat_i[10] data_in[11]=m_wb_dat_i[11] data_in[12]=m_wb_dat_i[12] data_in[13]=m_wb_dat_i[13] data_in[14]=m_wb_dat_i[14] data_in[15]=m_wb_dat_i[15] data_in[16]=m_wb_dat_i[16] data_in[17]=m_wb_dat_i[17] data_in[18]=m_wb_dat_i[18] data_in[19]=m_wb_dat_i[19] data_in[20]=m_wb_dat_i[20] data_in[21]=m_wb_dat_i[21] data_in[22]=m_wb_dat_i[22] data_in[23]=m_wb_dat_i[23] data_in[24]=m_wb_dat_i[24] data_in[25]=m_wb_dat_i[25] data_in[26]=m_wb_dat_i[26] data_in[27]=m_wb_dat_i[27] data_in[28]=m_wb_dat_i[28] data_in[29]=m_wb_dat_i[29] data_in[30]=m_wb_dat_i[30] data_in[31]=m_wb_dat_i[31] data_out[0]=TxData_wb[0] data_out[1]=TxData_wb[1] data_out[2]=TxData_wb[2] data_out[3]=TxData_wb[3] data_out[4]=TxData_wb[4] data_out[5]=TxData_wb[5] data_out[6]=TxData_wb[6] data_out[7]=TxData_wb[7] data_out[8]=TxData_wb[8] data_out[9]=TxData_wb[9] data_out[10]=TxData_wb[10] data_out[11]=TxData_wb[11] data_out[12]=TxData_wb[12] data_out[13]=TxData_wb[13] data_out[14]=TxData_wb[14] data_out[15]=TxData_wb[15] data_out[16]=TxData_wb[16] data_out[17]=TxData_wb[17] data_out[18]=TxData_wb[18] data_out[19]=TxData_wb[19] data_out[20]=TxData_wb[20] data_out[21]=TxData_wb[21] data_out[22]=TxData_wb[22] data_out[23]=TxData_wb[23] data_out[24]=TxData_wb[24] data_out[25]=TxData_wb[25] data_out[26]=TxData_wb[26] data_out[27]=TxData_wb[27] data_out[28]=TxData_wb[28] data_out[29]=TxData_wb[29] data_out[30]=TxData_wb[30] data_out[31]=TxData_wb[31] empty=TxBufferEmpty full=TxBufferFull read=$abc$26467$and$eth_wishbone.v:1321$2222_Y reset=Reset write=$abc$26467$and$eth_wishbone.v:1071$2179_Y
.names TxStatus[11] PerPacketCrcEn
1 1
.names TxStatus[12] PerPacketPad
1 1
.names RxStatusInLatched[0] RxBDDataIn[0]
1 1
.names RxStatusInLatched[1] RxBDDataIn[1]
1 1
.names RxStatusInLatched[2] RxBDDataIn[2]
1 1
.names RxStatusInLatched[3] RxBDDataIn[3]
1 1
.names RxStatusInLatched[4] RxBDDataIn[4]
1 1
.names RxStatusInLatched[5] RxBDDataIn[5]
1 1
.names RxStatusInLatched[6] RxBDDataIn[6]
1 1
.names RxStatusInLatched[7] RxBDDataIn[7]
1 1
.names RxStatusInLatched[8] RxBDDataIn[8]
1 1
.names $false RxBDDataIn[9]
1 1
.names $false RxBDDataIn[10]
1 1
.names $false RxBDDataIn[11]
1 1
.names $false RxBDDataIn[12]
1 1
.names RxStatus[13] RxBDDataIn[13]
1 1
.names RxStatus[14] RxBDDataIn[14]
1 1
.names $false RxBDDataIn[15]
1 1
.names LatchedRxLength[0] RxBDDataIn[16]
1 1
.names LatchedRxLength[1] RxBDDataIn[17]
1 1
.names LatchedRxLength[2] RxBDDataIn[18]
1 1
.names LatchedRxLength[3] RxBDDataIn[19]
1 1
.names LatchedRxLength[4] RxBDDataIn[20]
1 1
.names LatchedRxLength[5] RxBDDataIn[21]
1 1
.names LatchedRxLength[6] RxBDDataIn[22]
1 1
.names LatchedRxLength[7] RxBDDataIn[23]
1 1
.names LatchedRxLength[8] RxBDDataIn[24]
1 1
.names LatchedRxLength[9] RxBDDataIn[25]
1 1
.names LatchedRxLength[10] RxBDDataIn[26]
1 1
.names LatchedRxLength[11] RxBDDataIn[27]
1 1
.names LatchedRxLength[12] RxBDDataIn[28]
1 1
.names LatchedRxLength[13] RxBDDataIn[29]
1 1
.names LatchedRxLength[14] RxBDDataIn[30]
1 1
.names LatchedRxLength[15] RxBDDataIn[31]
1 1
.names $true RxByteSel[0]
1 1
.names RxStatus[14] RxIRQEn
1 1
.names RxLateCollision RxStatusIn[0]
1 1
.names LatchedCrcError RxStatusIn[1]
1 1
.names ShortFrame RxStatusIn[2]
1 1
.names ReceivedPacketTooBig RxStatusIn[3]
1 1
.names DribbleNibble RxStatusIn[4]
1 1
.names InvalidSymbol RxStatusIn[5]
1 1
.names RxOverrun RxStatusIn[6]
1 1
.names AddressMiss RxStatusIn[7]
1 1
.names ReceivedPauseFrm RxStatusIn[8]
1 1
.names CarrierSenseLost TxBDDataIn[0]
1 1
.names DeferLatched TxBDDataIn[1]
1 1
.names LateCollLatched TxBDDataIn[2]
1 1
.names RetryLimit TxBDDataIn[3]
1 1
.names RetryCntLatched[0] TxBDDataIn[4]
1 1
.names RetryCntLatched[1] TxBDDataIn[5]
1 1
.names RetryCntLatched[2] TxBDDataIn[6]
1 1
.names RetryCntLatched[3] TxBDDataIn[7]
1 1
.names TxUnderRun TxBDDataIn[8]
1 1
.names $false TxBDDataIn[9]
1 1
.names $false TxBDDataIn[10]
1 1
.names TxStatus[11] TxBDDataIn[11]
1 1
.names TxStatus[12] TxBDDataIn[12]
1 1
.names TxStatus[13] TxBDDataIn[13]
1 1
.names TxStatus[14] TxBDDataIn[14]
1 1
.names $false TxBDDataIn[15]
1 1
.names LatchedTxLength[0] TxBDDataIn[16]
1 1
.names LatchedTxLength[1] TxBDDataIn[17]
1 1
.names LatchedTxLength[2] TxBDDataIn[18]
1 1
.names LatchedTxLength[3] TxBDDataIn[19]
1 1
.names LatchedTxLength[4] TxBDDataIn[20]
1 1
.names LatchedTxLength[5] TxBDDataIn[21]
1 1
.names LatchedTxLength[6] TxBDDataIn[22]
1 1
.names LatchedTxLength[7] TxBDDataIn[23]
1 1
.names LatchedTxLength[8] TxBDDataIn[24]
1 1
.names LatchedTxLength[9] TxBDDataIn[25]
1 1
.names LatchedTxLength[10] TxBDDataIn[26]
1 1
.names LatchedTxLength[11] TxBDDataIn[27]
1 1
.names LatchedTxLength[12] TxBDDataIn[28]
1 1
.names LatchedTxLength[13] TxBDDataIn[29]
1 1
.names LatchedTxLength[14] TxBDDataIn[30]
1 1
.names LatchedTxLength[15] TxBDDataIn[31]
1 1
.names TxStatus[14] TxIRQEn
1 1
.names CarrierSenseLost TxStatusInLatched[0]
1 1
.names DeferLatched TxStatusInLatched[1]
1 1
.names LateCollLatched TxStatusInLatched[2]
1 1
.names RetryLimit TxStatusInLatched[3]
1 1
.names RetryCntLatched[0] TxStatusInLatched[4]
1 1
.names RetryCntLatched[1] TxStatusInLatched[5]
1 1
.names RetryCntLatched[2] TxStatusInLatched[6]
1 1
.names RetryCntLatched[3] TxStatusInLatched[7]
1 1
.names TxUnderRun TxStatusInLatched[8]
1 1
.names ram_do[0] WB_DAT_O[0]
1 1
.names ram_do[1] WB_DAT_O[1]
1 1
.names ram_do[2] WB_DAT_O[2]
1 1
.names ram_do[3] WB_DAT_O[3]
1 1
.names ram_do[4] WB_DAT_O[4]
1 1
.names ram_do[5] WB_DAT_O[5]
1 1
.names ram_do[6] WB_DAT_O[6]
1 1
.names ram_do[7] WB_DAT_O[7]
1 1
.names ram_do[8] WB_DAT_O[8]
1 1
.names ram_do[9] WB_DAT_O[9]
1 1
.names ram_do[10] WB_DAT_O[10]
1 1
.names ram_do[11] WB_DAT_O[11]
1 1
.names ram_do[12] WB_DAT_O[12]
1 1
.names ram_do[13] WB_DAT_O[13]
1 1
.names ram_do[14] WB_DAT_O[14]
1 1
.names ram_do[15] WB_DAT_O[15]
1 1
.names ram_do[16] WB_DAT_O[16]
1 1
.names ram_do[17] WB_DAT_O[17]
1 1
.names ram_do[18] WB_DAT_O[18]
1 1
.names ram_do[19] WB_DAT_O[19]
1 1
.names ram_do[20] WB_DAT_O[20]
1 1
.names ram_do[21] WB_DAT_O[21]
1 1
.names ram_do[22] WB_DAT_O[22]
1 1
.names ram_do[23] WB_DAT_O[23]
1 1
.names ram_do[24] WB_DAT_O[24]
1 1
.names ram_do[25] WB_DAT_O[25]
1 1
.names ram_do[26] WB_DAT_O[26]
1 1
.names ram_do[27] WB_DAT_O[27]
1 1
.names ram_do[28] WB_DAT_O[28]
1 1
.names ram_do[29] WB_DAT_O[29]
1 1
.names ram_do[30] WB_DAT_O[30]
1 1
.names ram_do[31] WB_DAT_O[31]
1 1
.names RxStatus[13] WrapRxStatusBit
1 1
.names TxStatus[13] WrapTxStatusBit
1 1
.names $false m_wb_bte_o[0]
1 1
.names $false m_wb_bte_o[1]
1 1
.names m_wb_cti_o[0] m_wb_cti_o[2]
1 1
.names m_wb_cyc_o m_wb_stb_o
1 1
.names $true ram_ce
1 1
.end

.model $paramod$90b20edb7ae7ba7960a4dba6ec6eaaf4a1d2479e\eth_register
.inputs DataIn[0] DataIn[1] DataIn[2] DataIn[3] DataIn[4] DataIn[5] DataIn[6] DataIn[7] Write Clk Reset SyncReset
.outputs DataOut[0] DataOut[1] DataOut[2] DataOut[3] DataOut[4] DataOut[5] DataOut[6] DataOut[7]
.names $false
.names $true
1
.names $undef
.subckt inv_x0 i=$abc$41186$auto$ff.cc:693:flip_bits$35193 nq=DataOut[6]
.subckt inv_x0 i=SyncReset nq=$abc$41186$new_n38_
.subckt inv_x0 i=Reset nq=$abc$41186$auto$rtlil.cc:2549:NotGate$35172
.subckt nor2_x0 i0=Write i1=SyncReset nq=$abc$41186$new_n40_
.subckt nand2_x0 i0=$abc$41186$new_n40_ i1=DataOut[7] nq=$abc$41186$new_n41_
.subckt nand3_x0 i0=DataIn[7] i1=Write i2=$abc$41186$new_n38_ nq=$abc$41186$new_n42_
.subckt nand2_x0 i0=$abc$41186$new_n42_ i1=$abc$41186$new_n41_ nq=$abc$41186$auto$rtlil.cc:2558:MuxGate$35202
.subckt nand2_x0 i0=DataIn[6] i1=Write nq=$abc$41186$new_n44_
.subckt o2_x2 i0=Write i1=$abc$41186$auto$ff.cc:693:flip_bits$35193 q=$abc$41186$new_n45_
.subckt a3_x2 i0=$abc$41186$new_n45_ i1=$abc$41186$new_n44_ i2=$abc$41186$new_n38_ q=$abc$41186$auto$rtlil.cc:2558:MuxGate$35198
.subckt nand2_x0 i0=$abc$41186$new_n40_ i1=DataOut[5] nq=$abc$41186$new_n47_
.subckt nand3_x0 i0=DataIn[5] i1=Write i2=$abc$41186$new_n38_ nq=$abc$41186$new_n48_
.subckt nand2_x0 i0=$abc$41186$new_n48_ i1=$abc$41186$new_n47_ nq=$abc$41186$auto$rtlil.cc:2558:MuxGate$35190
.subckt nand2_x0 i0=$abc$41186$new_n40_ i1=DataOut[4] nq=$abc$41186$new_n50_
.subckt nand3_x0 i0=DataIn[4] i1=Write i2=$abc$41186$new_n38_ nq=$abc$41186$new_n51_
.subckt nand2_x0 i0=$abc$41186$new_n51_ i1=$abc$41186$new_n50_ nq=$abc$41186$auto$rtlil.cc:2558:MuxGate$35186
.subckt nand2_x0 i0=$abc$41186$new_n40_ i1=DataOut[3] nq=$abc$41186$new_n53_
.subckt nand3_x0 i0=DataIn[3] i1=Write i2=$abc$41186$new_n38_ nq=$abc$41186$new_n54_
.subckt nand2_x0 i0=$abc$41186$new_n54_ i1=$abc$41186$new_n53_ nq=$abc$41186$auto$rtlil.cc:2558:MuxGate$35182
.subckt nand2_x0 i0=$abc$41186$new_n40_ i1=DataOut[2] nq=$abc$41186$new_n56_
.subckt nand3_x0 i0=DataIn[2] i1=Write i2=$abc$41186$new_n38_ nq=$abc$41186$new_n57_
.subckt nand2_x0 i0=$abc$41186$new_n57_ i1=$abc$41186$new_n56_ nq=$abc$41186$auto$rtlil.cc:2558:MuxGate$35178
.subckt nand2_x0 i0=$abc$41186$new_n40_ i1=DataOut[1] nq=$abc$41186$new_n59_
.subckt nand3_x0 i0=DataIn[1] i1=Write i2=$abc$41186$new_n38_ nq=$abc$41186$new_n60_
.subckt nand2_x0 i0=$abc$41186$new_n60_ i1=$abc$41186$new_n59_ nq=$abc$41186$auto$rtlil.cc:2558:MuxGate$35174
.subckt nand2_x0 i0=$abc$41186$new_n40_ i1=DataOut[0] nq=$abc$41186$new_n62_
.subckt nand3_x0 i0=DataIn[0] i1=Write i2=$abc$41186$new_n38_ nq=$abc$41186$new_n63_
.subckt nand2_x0 i0=$abc$41186$new_n63_ i1=$abc$41186$new_n62_ nq=$abc$41186$auto$rtlil.cc:2558:MuxGate$35170
.subckt inv_x0 i=Reset nq=$abc$41186$auto$rtlil.cc:2549:NotGate$35176
.subckt inv_x0 i=Reset nq=$abc$41186$auto$rtlil.cc:2549:NotGate$35180
.subckt inv_x0 i=Reset nq=$abc$41186$auto$rtlil.cc:2549:NotGate$35184
.subckt inv_x0 i=Reset nq=$abc$41186$auto$rtlil.cc:2549:NotGate$35188
.subckt inv_x0 i=Reset nq=$abc$41186$auto$rtlil.cc:2549:NotGate$35192
.subckt inv_x0 i=Reset nq=$abc$41186$auto$rtlil.cc:2549:NotGate$35200
.subckt inv_x0 i=Reset nq=$abc$41186$auto$rtlil.cc:2549:NotGate$35204
.subckt sff1r_x4 ck=Clk i=$abc$41186$auto$rtlil.cc:2558:MuxGate$35170 nrst=$abc$41186$auto$rtlil.cc:2549:NotGate$35172 q=DataOut[0]
.subckt sff1r_x4 ck=Clk i=$abc$41186$auto$rtlil.cc:2558:MuxGate$35174 nrst=$abc$41186$auto$rtlil.cc:2549:NotGate$35176 q=DataOut[1]
.subckt sff1r_x4 ck=Clk i=$abc$41186$auto$rtlil.cc:2558:MuxGate$35178 nrst=$abc$41186$auto$rtlil.cc:2549:NotGate$35180 q=DataOut[2]
.subckt sff1r_x4 ck=Clk i=$abc$41186$auto$rtlil.cc:2558:MuxGate$35182 nrst=$abc$41186$auto$rtlil.cc:2549:NotGate$35184 q=DataOut[3]
.subckt sff1r_x4 ck=Clk i=$abc$41186$auto$rtlil.cc:2558:MuxGate$35186 nrst=$abc$41186$auto$rtlil.cc:2549:NotGate$35188 q=DataOut[4]
.subckt sff1r_x4 ck=Clk i=$abc$41186$auto$rtlil.cc:2558:MuxGate$35190 nrst=$abc$41186$auto$rtlil.cc:2549:NotGate$35192 q=DataOut[5]
.subckt sff1r_x4 ck=Clk i=$abc$41186$auto$rtlil.cc:2558:MuxGate$35198 nrst=$abc$41186$auto$rtlil.cc:2549:NotGate$35200 q=$abc$41186$auto$ff.cc:693:flip_bits$35193
.subckt sff1r_x4 ck=Clk i=$abc$41186$auto$rtlil.cc:2558:MuxGate$35202 nrst=$abc$41186$auto$rtlil.cc:2549:NotGate$35204 q=DataOut[7]
.end

.model $paramod$96205ade039d091fd3014df48540b62d4308c5ba\eth_register
.inputs DataIn[0] DataIn[1] DataIn[2] DataIn[3] DataIn[4] DataIn[5] DataIn[6] DataIn[7] Write Clk Reset SyncReset
.outputs DataOut[0] DataOut[1] DataOut[2] DataOut[3] DataOut[4] DataOut[5] DataOut[6] DataOut[7]
.names $false
.names $true
1
.names $undef
.subckt inv_x0 i=$abc$41222$auto$ff.cc:693:flip_bits$35237 nq=DataOut[7]
.subckt inv_x0 i=$abc$41222$auto$ff.cc:693:flip_bits$35225 nq=DataOut[5]
.subckt inv_x0 i=SyncReset nq=$abc$41222$new_n40_
.subckt inv_x0 i=Reset nq=$abc$41222$auto$rtlil.cc:2549:NotGate$35208
.subckt nor2_x0 i0=Write i1=SyncReset nq=$abc$41222$new_n42_
.subckt nand2_x0 i0=DataIn[7] i1=Write nq=$abc$41222$new_n43_
.subckt o2_x2 i0=Write i1=$abc$41222$auto$ff.cc:693:flip_bits$35237 q=$abc$41222$new_n44_
.subckt a3_x2 i0=$abc$41222$new_n44_ i1=$abc$41222$new_n43_ i2=$abc$41222$new_n40_ q=$abc$41222$auto$rtlil.cc:2558:MuxGate$35242
.subckt nand2_x0 i0=$abc$41222$new_n42_ i1=DataOut[6] nq=$abc$41222$new_n46_
.subckt nand3_x0 i0=DataIn[6] i1=Write i2=$abc$41222$new_n40_ nq=$abc$41222$new_n47_
.subckt nand2_x0 i0=$abc$41222$new_n47_ i1=$abc$41222$new_n46_ nq=$abc$41222$auto$rtlil.cc:2558:MuxGate$35234
.subckt nand2_x0 i0=DataIn[5] i1=Write nq=$abc$41222$new_n49_
.subckt o2_x2 i0=Write i1=$abc$41222$auto$ff.cc:693:flip_bits$35225 q=$abc$41222$new_n50_
.subckt a3_x2 i0=$abc$41222$new_n50_ i1=$abc$41222$new_n49_ i2=$abc$41222$new_n40_ q=$abc$41222$auto$rtlil.cc:2558:MuxGate$35230
.subckt nand2_x0 i0=$abc$41222$new_n42_ i1=DataOut[4] nq=$abc$41222$new_n52_
.subckt nand3_x0 i0=DataIn[4] i1=Write i2=$abc$41222$new_n40_ nq=$abc$41222$new_n53_
.subckt nand2_x0 i0=$abc$41222$new_n53_ i1=$abc$41222$new_n52_ nq=$abc$41222$auto$rtlil.cc:2558:MuxGate$35222
.subckt nand2_x0 i0=$abc$41222$new_n42_ i1=DataOut[3] nq=$abc$41222$new_n55_
.subckt nand3_x0 i0=DataIn[3] i1=Write i2=$abc$41222$new_n40_ nq=$abc$41222$new_n56_
.subckt nand2_x0 i0=$abc$41222$new_n56_ i1=$abc$41222$new_n55_ nq=$abc$41222$auto$rtlil.cc:2558:MuxGate$35218
.subckt nand2_x0 i0=$abc$41222$new_n42_ i1=DataOut[2] nq=$abc$41222$new_n58_
.subckt nand3_x0 i0=DataIn[2] i1=Write i2=$abc$41222$new_n40_ nq=$abc$41222$new_n59_
.subckt nand2_x0 i0=$abc$41222$new_n59_ i1=$abc$41222$new_n58_ nq=$abc$41222$auto$rtlil.cc:2558:MuxGate$35214
.subckt nand2_x0 i0=$abc$41222$new_n42_ i1=DataOut[1] nq=$abc$41222$new_n61_
.subckt nand3_x0 i0=DataIn[1] i1=Write i2=$abc$41222$new_n40_ nq=$abc$41222$new_n62_
.subckt nand2_x0 i0=$abc$41222$new_n62_ i1=$abc$41222$new_n61_ nq=$abc$41222$auto$rtlil.cc:2558:MuxGate$35210
.subckt nand2_x0 i0=$abc$41222$new_n42_ i1=DataOut[0] nq=$abc$41222$new_n64_
.subckt nand3_x0 i0=DataIn[0] i1=Write i2=$abc$41222$new_n40_ nq=$abc$41222$new_n65_
.subckt nand2_x0 i0=$abc$41222$new_n65_ i1=$abc$41222$new_n64_ nq=$abc$41222$auto$rtlil.cc:2558:MuxGate$35206
.subckt inv_x0 i=Reset nq=$abc$41222$auto$rtlil.cc:2549:NotGate$35212
.subckt inv_x0 i=Reset nq=$abc$41222$auto$rtlil.cc:2549:NotGate$35216
.subckt inv_x0 i=Reset nq=$abc$41222$auto$rtlil.cc:2549:NotGate$35220
.subckt inv_x0 i=Reset nq=$abc$41222$auto$rtlil.cc:2549:NotGate$35224
.subckt inv_x0 i=Reset nq=$abc$41222$auto$rtlil.cc:2549:NotGate$35232
.subckt inv_x0 i=Reset nq=$abc$41222$auto$rtlil.cc:2549:NotGate$35236
.subckt inv_x0 i=Reset nq=$abc$41222$auto$rtlil.cc:2549:NotGate$35244
.subckt sff1r_x4 ck=Clk i=$abc$41222$auto$rtlil.cc:2558:MuxGate$35206 nrst=$abc$41222$auto$rtlil.cc:2549:NotGate$35208 q=DataOut[0]
.subckt sff1r_x4 ck=Clk i=$abc$41222$auto$rtlil.cc:2558:MuxGate$35210 nrst=$abc$41222$auto$rtlil.cc:2549:NotGate$35212 q=DataOut[1]
.subckt sff1r_x4 ck=Clk i=$abc$41222$auto$rtlil.cc:2558:MuxGate$35214 nrst=$abc$41222$auto$rtlil.cc:2549:NotGate$35216 q=DataOut[2]
.subckt sff1r_x4 ck=Clk i=$abc$41222$auto$rtlil.cc:2558:MuxGate$35218 nrst=$abc$41222$auto$rtlil.cc:2549:NotGate$35220 q=DataOut[3]
.subckt sff1r_x4 ck=Clk i=$abc$41222$auto$rtlil.cc:2558:MuxGate$35222 nrst=$abc$41222$auto$rtlil.cc:2549:NotGate$35224 q=DataOut[4]
.subckt sff1r_x4 ck=Clk i=$abc$41222$auto$rtlil.cc:2558:MuxGate$35230 nrst=$abc$41222$auto$rtlil.cc:2549:NotGate$35232 q=$abc$41222$auto$ff.cc:693:flip_bits$35225
.subckt sff1r_x4 ck=Clk i=$abc$41222$auto$rtlil.cc:2558:MuxGate$35234 nrst=$abc$41222$auto$rtlil.cc:2549:NotGate$35236 q=DataOut[6]
.subckt sff1r_x4 ck=Clk i=$abc$41222$auto$rtlil.cc:2558:MuxGate$35242 nrst=$abc$41222$auto$rtlil.cc:2549:NotGate$35244 q=$abc$41222$auto$ff.cc:693:flip_bits$35237
.end

.model $paramod$9f5fcbbd721a599b310da55b0898f2b6c2d1aff1\eth_register
.inputs DataIn[0] DataIn[1] DataIn[2] DataIn[3] DataIn[4] Write Clk Reset SyncReset
.outputs DataOut[0] DataOut[1] DataOut[2] DataOut[3] DataOut[4]
.names $false
.names $true
1
.names $undef
.subckt inv_x0 i=SyncReset nq=$abc$41259$new_n24_
.subckt inv_x0 i=Reset nq=$abc$41259$auto$rtlil.cc:2549:NotGate$35248
.subckt nor2_x0 i0=Write i1=SyncReset nq=$abc$41259$new_n26_
.subckt nand2_x0 i0=$abc$41259$new_n26_ i1=DataOut[4] nq=$abc$41259$new_n27_
.subckt nand3_x0 i0=DataIn[4] i1=Write i2=$abc$41259$new_n24_ nq=$abc$41259$new_n28_
.subckt nand2_x0 i0=$abc$41259$new_n28_ i1=$abc$41259$new_n27_ nq=$abc$41259$auto$rtlil.cc:2558:MuxGate$35262
.subckt nand2_x0 i0=$abc$41259$new_n26_ i1=DataOut[3] nq=$abc$41259$new_n30_
.subckt nand3_x0 i0=DataIn[3] i1=Write i2=$abc$41259$new_n24_ nq=$abc$41259$new_n31_
.subckt nand2_x0 i0=$abc$41259$new_n31_ i1=$abc$41259$new_n30_ nq=$abc$41259$auto$rtlil.cc:2558:MuxGate$35258
.subckt nand2_x0 i0=$abc$41259$new_n26_ i1=DataOut[2] nq=$abc$41259$new_n33_
.subckt nand3_x0 i0=DataIn[2] i1=Write i2=$abc$41259$new_n24_ nq=$abc$41259$new_n34_
.subckt nand2_x0 i0=$abc$41259$new_n34_ i1=$abc$41259$new_n33_ nq=$abc$41259$auto$rtlil.cc:2558:MuxGate$35254
.subckt nand2_x0 i0=$abc$41259$new_n26_ i1=DataOut[1] nq=$abc$41259$new_n36_
.subckt nand3_x0 i0=DataIn[1] i1=Write i2=$abc$41259$new_n24_ nq=$abc$41259$new_n37_
.subckt nand2_x0 i0=$abc$41259$new_n37_ i1=$abc$41259$new_n36_ nq=$abc$41259$auto$rtlil.cc:2558:MuxGate$35250
.subckt nand2_x0 i0=$abc$41259$new_n26_ i1=DataOut[0] nq=$abc$41259$new_n39_
.subckt nand3_x0 i0=DataIn[0] i1=Write i2=$abc$41259$new_n24_ nq=$abc$41259$new_n40_
.subckt nand2_x0 i0=$abc$41259$new_n40_ i1=$abc$41259$new_n39_ nq=$abc$41259$auto$rtlil.cc:2558:MuxGate$35246
.subckt inv_x0 i=Reset nq=$abc$41259$auto$rtlil.cc:2549:NotGate$35252
.subckt inv_x0 i=Reset nq=$abc$41259$auto$rtlil.cc:2549:NotGate$35256
.subckt inv_x0 i=Reset nq=$abc$41259$auto$rtlil.cc:2549:NotGate$35260
.subckt inv_x0 i=Reset nq=$abc$41259$auto$rtlil.cc:2549:NotGate$35264
.subckt sff1r_x4 ck=Clk i=$abc$41259$auto$rtlil.cc:2558:MuxGate$35246 nrst=$abc$41259$auto$rtlil.cc:2549:NotGate$35248 q=DataOut[0]
.subckt sff1r_x4 ck=Clk i=$abc$41259$auto$rtlil.cc:2558:MuxGate$35250 nrst=$abc$41259$auto$rtlil.cc:2549:NotGate$35252 q=DataOut[1]
.subckt sff1r_x4 ck=Clk i=$abc$41259$auto$rtlil.cc:2558:MuxGate$35254 nrst=$abc$41259$auto$rtlil.cc:2549:NotGate$35256 q=DataOut[2]
.subckt sff1r_x4 ck=Clk i=$abc$41259$auto$rtlil.cc:2558:MuxGate$35258 nrst=$abc$41259$auto$rtlil.cc:2549:NotGate$35260 q=DataOut[3]
.subckt sff1r_x4 ck=Clk i=$abc$41259$auto$rtlil.cc:2558:MuxGate$35262 nrst=$abc$41259$auto$rtlil.cc:2549:NotGate$35264 q=DataOut[4]
.end

.model $paramod$d088fdf98117c509c2a00cb58ab27b642113fe8a\eth_register
.inputs DataIn[0] DataIn[1] DataIn[2] DataIn[3] DataIn[4] DataIn[5] DataIn[6] DataIn[7] Write Clk Reset SyncReset
.outputs DataOut[0] DataOut[1] DataOut[2] DataOut[3] DataOut[4] DataOut[5] DataOut[6] DataOut[7]
.names $false
.names $true
1
.names $undef
.subckt inv_x0 i=$abc$41282$auto$ff.cc:693:flip_bits$35297 nq=DataOut[6]
.subckt inv_x0 i=$abc$41282$auto$ff.cc:693:flip_bits$35289 nq=DataOut[5]
.subckt inv_x0 i=$abc$41282$auto$ff.cc:693:flip_bits$35273 nq=DataOut[2]
.subckt inv_x0 i=SyncReset nq=$abc$41282$new_n42_
.subckt inv_x0 i=Reset nq=$abc$41282$auto$rtlil.cc:2549:NotGate$35268
.subckt nor2_x0 i0=Write i1=SyncReset nq=$abc$41282$new_n44_
.subckt nand2_x0 i0=$abc$41282$new_n44_ i1=DataOut[7] nq=$abc$41282$new_n45_
.subckt nand3_x0 i0=DataIn[7] i1=Write i2=$abc$41282$new_n42_ nq=$abc$41282$new_n46_
.subckt nand2_x0 i0=$abc$41282$new_n46_ i1=$abc$41282$new_n45_ nq=$abc$41282$auto$rtlil.cc:2558:MuxGate$35306
.subckt nand2_x0 i0=DataIn[6] i1=Write nq=$abc$41282$new_n48_
.subckt o2_x2 i0=Write i1=$abc$41282$auto$ff.cc:693:flip_bits$35297 q=$abc$41282$new_n49_
.subckt a3_x2 i0=$abc$41282$new_n49_ i1=$abc$41282$new_n48_ i2=$abc$41282$new_n42_ q=$abc$41282$auto$rtlil.cc:2558:MuxGate$35302
.subckt nand2_x0 i0=DataIn[5] i1=Write nq=$abc$41282$new_n51_
.subckt o2_x2 i0=Write i1=$abc$41282$auto$ff.cc:693:flip_bits$35289 q=$abc$41282$new_n52_
.subckt a3_x2 i0=$abc$41282$new_n52_ i1=$abc$41282$new_n51_ i2=$abc$41282$new_n42_ q=$abc$41282$auto$rtlil.cc:2558:MuxGate$35294
.subckt nand2_x0 i0=$abc$41282$new_n44_ i1=DataOut[4] nq=$abc$41282$new_n54_
.subckt nand3_x0 i0=DataIn[4] i1=Write i2=$abc$41282$new_n42_ nq=$abc$41282$new_n55_
.subckt nand2_x0 i0=$abc$41282$new_n55_ i1=$abc$41282$new_n54_ nq=$abc$41282$auto$rtlil.cc:2558:MuxGate$35286
.subckt nand2_x0 i0=$abc$41282$new_n44_ i1=DataOut[3] nq=$abc$41282$new_n57_
.subckt nand3_x0 i0=DataIn[3] i1=Write i2=$abc$41282$new_n42_ nq=$abc$41282$new_n58_
.subckt nand2_x0 i0=$abc$41282$new_n58_ i1=$abc$41282$new_n57_ nq=$abc$41282$auto$rtlil.cc:2558:MuxGate$35282
.subckt nand2_x0 i0=DataIn[2] i1=Write nq=$abc$41282$new_n60_
.subckt o2_x2 i0=Write i1=$abc$41282$auto$ff.cc:693:flip_bits$35273 q=$abc$41282$new_n61_
.subckt a3_x2 i0=$abc$41282$new_n61_ i1=$abc$41282$new_n60_ i2=$abc$41282$new_n42_ q=$abc$41282$auto$rtlil.cc:2558:MuxGate$35278
.subckt nand2_x0 i0=$abc$41282$new_n44_ i1=DataOut[1] nq=$abc$41282$new_n63_
.subckt nand3_x0 i0=DataIn[1] i1=Write i2=$abc$41282$new_n42_ nq=$abc$41282$new_n64_
.subckt nand2_x0 i0=$abc$41282$new_n64_ i1=$abc$41282$new_n63_ nq=$abc$41282$auto$rtlil.cc:2558:MuxGate$35270
.subckt nand2_x0 i0=$abc$41282$new_n44_ i1=DataOut[0] nq=$abc$41282$new_n66_
.subckt nand3_x0 i0=DataIn[0] i1=Write i2=$abc$41282$new_n42_ nq=$abc$41282$new_n67_
.subckt nand2_x0 i0=$abc$41282$new_n67_ i1=$abc$41282$new_n66_ nq=$abc$41282$auto$rtlil.cc:2558:MuxGate$35266
.subckt inv_x0 i=Reset nq=$abc$41282$auto$rtlil.cc:2549:NotGate$35272
.subckt inv_x0 i=Reset nq=$abc$41282$auto$rtlil.cc:2549:NotGate$35280
.subckt inv_x0 i=Reset nq=$abc$41282$auto$rtlil.cc:2549:NotGate$35284
.subckt inv_x0 i=Reset nq=$abc$41282$auto$rtlil.cc:2549:NotGate$35288
.subckt inv_x0 i=Reset nq=$abc$41282$auto$rtlil.cc:2549:NotGate$35296
.subckt inv_x0 i=Reset nq=$abc$41282$auto$rtlil.cc:2549:NotGate$35304
.subckt inv_x0 i=Reset nq=$abc$41282$auto$rtlil.cc:2549:NotGate$35308
.subckt sff1r_x4 ck=Clk i=$abc$41282$auto$rtlil.cc:2558:MuxGate$35266 nrst=$abc$41282$auto$rtlil.cc:2549:NotGate$35268 q=DataOut[0]
.subckt sff1r_x4 ck=Clk i=$abc$41282$auto$rtlil.cc:2558:MuxGate$35270 nrst=$abc$41282$auto$rtlil.cc:2549:NotGate$35272 q=DataOut[1]
.subckt sff1r_x4 ck=Clk i=$abc$41282$auto$rtlil.cc:2558:MuxGate$35278 nrst=$abc$41282$auto$rtlil.cc:2549:NotGate$35280 q=$abc$41282$auto$ff.cc:693:flip_bits$35273
.subckt sff1r_x4 ck=Clk i=$abc$41282$auto$rtlil.cc:2558:MuxGate$35282 nrst=$abc$41282$auto$rtlil.cc:2549:NotGate$35284 q=DataOut[3]
.subckt sff1r_x4 ck=Clk i=$abc$41282$auto$rtlil.cc:2558:MuxGate$35286 nrst=$abc$41282$auto$rtlil.cc:2549:NotGate$35288 q=DataOut[4]
.subckt sff1r_x4 ck=Clk i=$abc$41282$auto$rtlil.cc:2558:MuxGate$35294 nrst=$abc$41282$auto$rtlil.cc:2549:NotGate$35296 q=$abc$41282$auto$ff.cc:693:flip_bits$35289
.subckt sff1r_x4 ck=Clk i=$abc$41282$auto$rtlil.cc:2558:MuxGate$35302 nrst=$abc$41282$auto$rtlil.cc:2549:NotGate$35304 q=$abc$41282$auto$ff.cc:693:flip_bits$35297
.subckt sff1r_x4 ck=Clk i=$abc$41282$auto$rtlil.cc:2558:MuxGate$35306 nrst=$abc$41282$auto$rtlil.cc:2549:NotGate$35308 q=DataOut[7]
.end

.model $paramod$d8fb4b5f87d39245d346babb18c4f0ae0394abeb\eth_register
.inputs DataIn[0] DataIn[1] DataIn[2] DataIn[3] DataIn[4] DataIn[5] DataIn[6] Write Clk Reset SyncReset
.outputs DataOut[0] DataOut[1] DataOut[2] DataOut[3] DataOut[4] DataOut[5] DataOut[6]
.names $false
.names $true
1
.names $undef
.subckt inv_x0 i=$abc$41320$auto$ff.cc:693:flip_bits$35325 nq=DataOut[3]
.subckt inv_x0 i=$abc$41320$auto$ff.cc:693:flip_bits$35317 nq=DataOut[2]
.subckt inv_x0 i=SyncReset nq=$abc$41320$new_n36_
.subckt inv_x0 i=Reset nq=$abc$41320$auto$rtlil.cc:2549:NotGate$35312
.subckt nor2_x0 i0=Write i1=SyncReset nq=$abc$41320$new_n38_
.subckt nand2_x0 i0=$abc$41320$new_n38_ i1=DataOut[6] nq=$abc$41320$new_n39_
.subckt nand3_x0 i0=DataIn[6] i1=Write i2=$abc$41320$new_n36_ nq=$abc$41320$new_n40_
.subckt nand2_x0 i0=$abc$41320$new_n40_ i1=$abc$41320$new_n39_ nq=$abc$41320$auto$rtlil.cc:2558:MuxGate$35342
.subckt nand2_x0 i0=$abc$41320$new_n38_ i1=DataOut[5] nq=$abc$41320$new_n42_
.subckt nand3_x0 i0=DataIn[5] i1=Write i2=$abc$41320$new_n36_ nq=$abc$41320$new_n43_
.subckt nand2_x0 i0=$abc$41320$new_n43_ i1=$abc$41320$new_n42_ nq=$abc$41320$auto$rtlil.cc:2558:MuxGate$35338
.subckt nand2_x0 i0=$abc$41320$new_n38_ i1=DataOut[4] nq=$abc$41320$new_n45_
.subckt nand3_x0 i0=DataIn[4] i1=Write i2=$abc$41320$new_n36_ nq=$abc$41320$new_n46_
.subckt nand2_x0 i0=$abc$41320$new_n46_ i1=$abc$41320$new_n45_ nq=$abc$41320$auto$rtlil.cc:2558:MuxGate$35334
.subckt nand2_x0 i0=DataIn[3] i1=Write nq=$abc$41320$new_n48_
.subckt o2_x2 i0=Write i1=$abc$41320$auto$ff.cc:693:flip_bits$35325 q=$abc$41320$new_n49_
.subckt a3_x2 i0=$abc$41320$new_n49_ i1=$abc$41320$new_n48_ i2=$abc$41320$new_n36_ q=$abc$41320$auto$rtlil.cc:2558:MuxGate$35330
.subckt nand2_x0 i0=DataIn[2] i1=Write nq=$abc$41320$new_n51_
.subckt o2_x2 i0=Write i1=$abc$41320$auto$ff.cc:693:flip_bits$35317 q=$abc$41320$new_n52_
.subckt a3_x2 i0=$abc$41320$new_n52_ i1=$abc$41320$new_n51_ i2=$abc$41320$new_n36_ q=$abc$41320$auto$rtlil.cc:2558:MuxGate$35322
.subckt nand2_x0 i0=$abc$41320$new_n38_ i1=DataOut[1] nq=$abc$41320$new_n54_
.subckt nand3_x0 i0=DataIn[1] i1=Write i2=$abc$41320$new_n36_ nq=$abc$41320$new_n55_
.subckt nand2_x0 i0=$abc$41320$new_n55_ i1=$abc$41320$new_n54_ nq=$abc$41320$auto$rtlil.cc:2558:MuxGate$35314
.subckt nand2_x0 i0=$abc$41320$new_n38_ i1=DataOut[0] nq=$abc$41320$new_n57_
.subckt nand3_x0 i0=DataIn[0] i1=Write i2=$abc$41320$new_n36_ nq=$abc$41320$new_n58_
.subckt nand2_x0 i0=$abc$41320$new_n58_ i1=$abc$41320$new_n57_ nq=$abc$41320$auto$rtlil.cc:2558:MuxGate$35310
.subckt inv_x0 i=Reset nq=$abc$41320$auto$rtlil.cc:2549:NotGate$35316
.subckt inv_x0 i=Reset nq=$abc$41320$auto$rtlil.cc:2549:NotGate$35324
.subckt inv_x0 i=Reset nq=$abc$41320$auto$rtlil.cc:2549:NotGate$35332
.subckt inv_x0 i=Reset nq=$abc$41320$auto$rtlil.cc:2549:NotGate$35336
.subckt inv_x0 i=Reset nq=$abc$41320$auto$rtlil.cc:2549:NotGate$35340
.subckt inv_x0 i=Reset nq=$abc$41320$auto$rtlil.cc:2549:NotGate$35344
.subckt sff1r_x4 ck=Clk i=$abc$41320$auto$rtlil.cc:2558:MuxGate$35310 nrst=$abc$41320$auto$rtlil.cc:2549:NotGate$35312 q=DataOut[0]
.subckt sff1r_x4 ck=Clk i=$abc$41320$auto$rtlil.cc:2558:MuxGate$35314 nrst=$abc$41320$auto$rtlil.cc:2549:NotGate$35316 q=DataOut[1]
.subckt sff1r_x4 ck=Clk i=$abc$41320$auto$rtlil.cc:2558:MuxGate$35322 nrst=$abc$41320$auto$rtlil.cc:2549:NotGate$35324 q=$abc$41320$auto$ff.cc:693:flip_bits$35317
.subckt sff1r_x4 ck=Clk i=$abc$41320$auto$rtlil.cc:2558:MuxGate$35330 nrst=$abc$41320$auto$rtlil.cc:2549:NotGate$35332 q=$abc$41320$auto$ff.cc:693:flip_bits$35325
.subckt sff1r_x4 ck=Clk i=$abc$41320$auto$rtlil.cc:2558:MuxGate$35334 nrst=$abc$41320$auto$rtlil.cc:2549:NotGate$35336 q=DataOut[4]
.subckt sff1r_x4 ck=Clk i=$abc$41320$auto$rtlil.cc:2558:MuxGate$35338 nrst=$abc$41320$auto$rtlil.cc:2549:NotGate$35340 q=DataOut[5]
.subckt sff1r_x4 ck=Clk i=$abc$41320$auto$rtlil.cc:2558:MuxGate$35342 nrst=$abc$41320$auto$rtlil.cc:2549:NotGate$35344 q=DataOut[6]
.end

.model $paramod$f4d06cb214d598892732cd8a661c1c5b14902feb\eth_register
.inputs DataIn[0] DataIn[1] DataIn[2] DataIn[3] DataIn[4] DataIn[5] DataIn[6] Write Clk Reset SyncReset
.outputs DataOut[0] DataOut[1] DataOut[2] DataOut[3] DataOut[4] DataOut[5] DataOut[6]
.names $false
.names $true
1
.names $undef
.subckt inv_x0 i=SyncReset nq=$abc$41353$new_n32_
.subckt inv_x0 i=Reset nq=$abc$41353$auto$rtlil.cc:2549:NotGate$35348
.subckt nor2_x0 i0=Write i1=SyncReset nq=$abc$41353$new_n34_
.subckt nand2_x0 i0=$abc$41353$new_n34_ i1=DataOut[6] nq=$abc$41353$new_n35_
.subckt nand3_x0 i0=DataIn[6] i1=Write i2=$abc$41353$new_n32_ nq=$abc$41353$new_n36_
.subckt nand2_x0 i0=$abc$41353$new_n36_ i1=$abc$41353$new_n35_ nq=$abc$41353$auto$rtlil.cc:2558:MuxGate$35370
.subckt nand2_x0 i0=$abc$41353$new_n34_ i1=DataOut[5] nq=$abc$41353$new_n38_
.subckt nand3_x0 i0=DataIn[5] i1=Write i2=$abc$41353$new_n32_ nq=$abc$41353$new_n39_
.subckt nand2_x0 i0=$abc$41353$new_n39_ i1=$abc$41353$new_n38_ nq=$abc$41353$auto$rtlil.cc:2558:MuxGate$35366
.subckt nand2_x0 i0=$abc$41353$new_n34_ i1=DataOut[4] nq=$abc$41353$new_n41_
.subckt nand3_x0 i0=DataIn[4] i1=Write i2=$abc$41353$new_n32_ nq=$abc$41353$new_n42_
.subckt nand2_x0 i0=$abc$41353$new_n42_ i1=$abc$41353$new_n41_ nq=$abc$41353$auto$rtlil.cc:2558:MuxGate$35362
.subckt nand2_x0 i0=$abc$41353$new_n34_ i1=DataOut[3] nq=$abc$41353$new_n44_
.subckt nand3_x0 i0=DataIn[3] i1=Write i2=$abc$41353$new_n32_ nq=$abc$41353$new_n45_
.subckt nand2_x0 i0=$abc$41353$new_n45_ i1=$abc$41353$new_n44_ nq=$abc$41353$auto$rtlil.cc:2558:MuxGate$35358
.subckt nand2_x0 i0=$abc$41353$new_n34_ i1=DataOut[2] nq=$abc$41353$new_n47_
.subckt nand3_x0 i0=DataIn[2] i1=Write i2=$abc$41353$new_n32_ nq=$abc$41353$new_n48_
.subckt nand2_x0 i0=$abc$41353$new_n48_ i1=$abc$41353$new_n47_ nq=$abc$41353$auto$rtlil.cc:2558:MuxGate$35354
.subckt nand2_x0 i0=$abc$41353$new_n34_ i1=DataOut[1] nq=$abc$41353$new_n50_
.subckt nand3_x0 i0=DataIn[1] i1=Write i2=$abc$41353$new_n32_ nq=$abc$41353$new_n51_
.subckt nand2_x0 i0=$abc$41353$new_n51_ i1=$abc$41353$new_n50_ nq=$abc$41353$auto$rtlil.cc:2558:MuxGate$35350
.subckt nand2_x0 i0=$abc$41353$new_n34_ i1=DataOut[0] nq=$abc$41353$new_n53_
.subckt nand3_x0 i0=DataIn[0] i1=Write i2=$abc$41353$new_n32_ nq=$abc$41353$new_n54_
.subckt nand2_x0 i0=$abc$41353$new_n54_ i1=$abc$41353$new_n53_ nq=$abc$41353$auto$rtlil.cc:2558:MuxGate$35346
.subckt inv_x0 i=Reset nq=$abc$41353$auto$rtlil.cc:2549:NotGate$35352
.subckt inv_x0 i=Reset nq=$abc$41353$auto$rtlil.cc:2549:NotGate$35356
.subckt inv_x0 i=Reset nq=$abc$41353$auto$rtlil.cc:2549:NotGate$35360
.subckt inv_x0 i=Reset nq=$abc$41353$auto$rtlil.cc:2549:NotGate$35364
.subckt inv_x0 i=Reset nq=$abc$41353$auto$rtlil.cc:2549:NotGate$35368
.subckt inv_x0 i=Reset nq=$abc$41353$auto$rtlil.cc:2549:NotGate$35372
.subckt sff1r_x4 ck=Clk i=$abc$41353$auto$rtlil.cc:2558:MuxGate$35346 nrst=$abc$41353$auto$rtlil.cc:2549:NotGate$35348 q=DataOut[0]
.subckt sff1r_x4 ck=Clk i=$abc$41353$auto$rtlil.cc:2558:MuxGate$35350 nrst=$abc$41353$auto$rtlil.cc:2549:NotGate$35352 q=DataOut[1]
.subckt sff1r_x4 ck=Clk i=$abc$41353$auto$rtlil.cc:2558:MuxGate$35354 nrst=$abc$41353$auto$rtlil.cc:2549:NotGate$35356 q=DataOut[2]
.subckt sff1r_x4 ck=Clk i=$abc$41353$auto$rtlil.cc:2558:MuxGate$35358 nrst=$abc$41353$auto$rtlil.cc:2549:NotGate$35360 q=DataOut[3]
.subckt sff1r_x4 ck=Clk i=$abc$41353$auto$rtlil.cc:2558:MuxGate$35362 nrst=$abc$41353$auto$rtlil.cc:2549:NotGate$35364 q=DataOut[4]
.subckt sff1r_x4 ck=Clk i=$abc$41353$auto$rtlil.cc:2558:MuxGate$35366 nrst=$abc$41353$auto$rtlil.cc:2549:NotGate$35368 q=DataOut[5]
.subckt sff1r_x4 ck=Clk i=$abc$41353$auto$rtlil.cc:2558:MuxGate$35370 nrst=$abc$41353$auto$rtlil.cc:2549:NotGate$35372 q=DataOut[6]
.end

.model $paramod$f8d42545ccfe5aeae56c684756678ac9a071ec82\eth_register
.inputs DataIn[0] DataIn[1] DataIn[2] DataIn[3] Write Clk Reset SyncReset
.outputs DataOut[0] DataOut[1] DataOut[2] DataOut[3]
.names $false
.names $true
1
.names $undef
.subckt inv_x0 i=$abc$41384$auto$ff.cc:693:flip_bits$35397 nq=DataOut[3]
.subckt inv_x0 i=$abc$41384$auto$ff.cc:693:flip_bits$35389 nq=DataOut[2]
.subckt inv_x0 i=$abc$41384$auto$ff.cc:693:flip_bits$35381 nq=DataOut[1]
.subckt inv_x0 i=$abc$41384$auto$ff.cc:693:flip_bits$35373 nq=DataOut[0]
.subckt inv_x0 i=SyncReset nq=$abc$41384$new_n28_
.subckt inv_x0 i=DataIn[0] nq=$abc$41384$new_n29_
.subckt inv_x0 i=DataIn[1] nq=$abc$41384$new_n30_
.subckt inv_x0 i=DataIn[2] nq=$abc$41384$new_n31_
.subckt inv_x0 i=DataIn[3] nq=$abc$41384$new_n32_
.subckt inv_x0 i=Reset nq=$abc$41384$auto$rtlil.cc:2549:NotGate$35380
.subckt nor2_x0 i0=Write i1=SyncReset nq=$abc$41384$new_n34_
.subckt nand2_x0 i0=$abc$41384$new_n34_ i1=$abc$41384$auto$ff.cc:693:flip_bits$35397 nq=$abc$41384$new_n35_
.subckt nand3_x0 i0=$abc$41384$new_n32_ i1=Write i2=$abc$41384$new_n28_ nq=$abc$41384$new_n36_
.subckt nand2_x0 i0=$abc$41384$new_n36_ i1=$abc$41384$new_n35_ nq=$abc$41384$auto$rtlil.cc:2558:MuxGate$35402
.subckt nand2_x0 i0=$abc$41384$new_n34_ i1=$abc$41384$auto$ff.cc:693:flip_bits$35389 nq=$abc$41384$new_n38_
.subckt nand3_x0 i0=$abc$41384$new_n31_ i1=Write i2=$abc$41384$new_n28_ nq=$abc$41384$new_n39_
.subckt nand2_x0 i0=$abc$41384$new_n39_ i1=$abc$41384$new_n38_ nq=$abc$41384$auto$rtlil.cc:2558:MuxGate$35394
.subckt nand2_x0 i0=$abc$41384$new_n34_ i1=$abc$41384$auto$ff.cc:693:flip_bits$35381 nq=$abc$41384$new_n41_
.subckt nand3_x0 i0=$abc$41384$new_n30_ i1=Write i2=$abc$41384$new_n28_ nq=$abc$41384$new_n42_
.subckt nand2_x0 i0=$abc$41384$new_n42_ i1=$abc$41384$new_n41_ nq=$abc$41384$auto$rtlil.cc:2558:MuxGate$35386
.subckt nand2_x0 i0=$abc$41384$new_n34_ i1=$abc$41384$auto$ff.cc:693:flip_bits$35373 nq=$abc$41384$new_n44_
.subckt nand3_x0 i0=$abc$41384$new_n29_ i1=Write i2=$abc$41384$new_n28_ nq=$abc$41384$new_n45_
.subckt nand2_x0 i0=$abc$41384$new_n45_ i1=$abc$41384$new_n44_ nq=$abc$41384$auto$rtlil.cc:2558:MuxGate$35378
.subckt inv_x0 i=Reset nq=$abc$41384$auto$rtlil.cc:2549:NotGate$35388
.subckt inv_x0 i=Reset nq=$abc$41384$auto$rtlil.cc:2549:NotGate$35396
.subckt inv_x0 i=Reset nq=$abc$41384$auto$rtlil.cc:2549:NotGate$35404
.subckt sff1r_x4 ck=Clk i=$abc$41384$auto$rtlil.cc:2558:MuxGate$35378 nrst=$abc$41384$auto$rtlil.cc:2549:NotGate$35380 q=$abc$41384$auto$ff.cc:693:flip_bits$35373
.subckt sff1r_x4 ck=Clk i=$abc$41384$auto$rtlil.cc:2558:MuxGate$35386 nrst=$abc$41384$auto$rtlil.cc:2549:NotGate$35388 q=$abc$41384$auto$ff.cc:693:flip_bits$35381
.subckt sff1r_x4 ck=Clk i=$abc$41384$auto$rtlil.cc:2558:MuxGate$35394 nrst=$abc$41384$auto$rtlil.cc:2549:NotGate$35396 q=$abc$41384$auto$ff.cc:693:flip_bits$35389
.subckt sff1r_x4 ck=Clk i=$abc$41384$auto$rtlil.cc:2558:MuxGate$35402 nrst=$abc$41384$auto$rtlil.cc:2549:NotGate$35404 q=$abc$41384$auto$ff.cc:693:flip_bits$35397
.end

.model $paramod\eth_register\WIDTH?s32'00000000000000000000000000000001\RESET_VALUE?1'0
.inputs DataIn Write Clk Reset SyncReset
.outputs DataOut
.names $false
.names $true
1
.names $undef
.subckt inv_x0 i=SyncReset nq=$abc$41411$new_n8_
.subckt inv_x0 i=Reset nq=$abc$41411$auto$rtlil.cc:2549:NotGate$35408
.subckt mx2_x2 cmd=Write i0=DataOut i1=DataIn q=$abc$41411$new_n10_
.subckt a2_x2 i0=$abc$41411$new_n10_ i1=$abc$41411$new_n8_ q=$abc$41411$auto$rtlil.cc:2558:MuxGate$35406
.subckt sff1r_x4 ck=Clk i=$abc$41411$auto$rtlil.cc:2558:MuxGate$35406 nrst=$abc$41411$auto$rtlil.cc:2549:NotGate$35408 q=DataOut
.end

.model eth_clockgen
.inputs Clk Reset Divider[0] Divider[1] Divider[2] Divider[3] Divider[4] Divider[5] Divider[6] Divider[7]
.outputs MdcEn MdcEn_n Mdc
.names $false
.names $true
1
.names $undef
.subckt inv_x0 i=Mdc nq=$abc$41416$new_n39_
.subckt inv_x0 i=Divider[5] nq=$abc$41416$new_n40_
.subckt inv_x0 i=Divider[4] nq=$abc$41416$new_n41_
.subckt inv_x0 i=Divider[7] nq=$abc$41416$new_n42_
.subckt inv_x0 i=Divider[6] nq=$abc$41416$new_n43_
.subckt inv_x0 i=Divider[2] nq=$abc$41416$new_n44_
.subckt inv_x0 i=Divider[1] nq=$abc$41416$new_n45_
.subckt inv_x0 i=Counter[1] nq=$abc$41416$new_n46_
.subckt inv_x0 i=Counter[3] nq=$abc$41416$new_n47_
.subckt inv_x0 i=Counter[2] nq=$abc$41416$new_n48_
.subckt inv_x0 i=Counter[5] nq=$abc$41416$new_n49_
.subckt inv_x0 i=Counter[4] nq=$abc$41416$new_n50_
.subckt inv_x0 i=Counter[7] nq=$abc$41416$new_n51_
.subckt inv_x0 i=Counter[6] nq=$abc$41416$new_n52_
.subckt inv_x0 i=Reset nq=$abc$41416$auto$rtlil.cc:2549:NotGate$35412
.subckt nor4_x0 i0=Counter[6] i1=Counter[4] i2=Counter[5] i3=Counter[3] nq=$abc$41416$new_n54_
.subckt nor4_x0 i0=Counter[4] i1=Counter[5] i2=Counter[3] i3=Counter[1] nq=$abc$41416$new_n55_
.subckt nand3_x0 i0=$abc$41416$new_n54_ i1=$abc$41416$new_n46_ i2=$abc$41416$auto$ff.cc:693:flip_bits$35413 nq=$abc$41416$new_n56_
.subckt nor2_x0 i0=Counter[7] i1=Counter[2] nq=$abc$41416$new_n57_
.subckt a4_x2 i0=$abc$41416$new_n57_ i1=$abc$41416$new_n55_ i2=$abc$41416$new_n52_ i3=$abc$41416$auto$ff.cc:693:flip_bits$35413 q=$abc$41416$new_n58_
.subckt nand4_x0 i0=$abc$41416$new_n57_ i1=$abc$41416$new_n55_ i2=$abc$41416$new_n52_ i3=$abc$41416$auto$ff.cc:693:flip_bits$35413 nq=$abc$41416$new_n59_
.subckt o2_x2 i0=Divider[2] i1=Divider[7] q=$abc$41416$new_n60_
.subckt o4_x2 i0=Divider[3] i1=Divider[6] i2=Divider[4] i3=Divider[5] q=$abc$41416$new_n61_
.subckt ao22_x2 i0=$abc$41416$new_n61_ i1=$abc$41416$new_n60_ i2=$abc$41416$new_n45_ q=$abc$41416$new_n62_
.subckt ao22_x2 i0=$abc$41416$new_n62_ i1=$abc$41416$new_n59_ i2=$abc$41416$auto$ff.cc:693:flip_bits$35413 q=$abc$41416$new_n63_
.subckt inv_x0 i=$abc$41416$new_n63_ nq=$abc$41416$auto$rtlil.cc:2549:NotGate$35415
.subckt a2_x2 i0=$abc$41416$new_n58_ i1=$abc$41416$new_n39_ q=MdcEn
.subckt nxr2_x1 i0=$abc$41416$new_n58_ i1=$abc$41416$new_n39_ nq=$abc$41416$auto$rtlil.cc:2558:MuxGate$35410
.subckt a2_x2 i0=$abc$41416$new_n58_ i1=Mdc q=MdcEn_n
.subckt ao22_x2 i0=$abc$41416$new_n44_ i1=$abc$41416$new_n59_ i2=$abc$41416$new_n46_ q=$abc$41416$new_n68_
.subckt a2_x2 i0=$abc$41416$new_n68_ i1=$abc$41416$new_n63_ q=$abc$41416$new_n69_
.subckt nxr2_x1 i0=$abc$41416$new_n68_ i1=$abc$41416$new_n63_ nq=$auto$alumacc.cc:485:replace_alu$5348.Y[1]
.subckt nand2_x0 i0=$abc$41416$new_n51_ i1=Divider[3] nq=$abc$41416$new_n71_
.subckt ao22_x2 i0=$abc$41416$new_n71_ i1=$abc$41416$new_n56_ i2=$abc$41416$new_n48_ q=$abc$41416$new_n72_
.subckt nand3_x0 i0=$abc$41416$new_n72_ i1=$abc$41416$new_n68_ i2=$abc$41416$new_n63_ nq=$abc$41416$new_n73_
.subckt nxr2_x1 i0=$abc$41416$new_n72_ i1=$abc$41416$new_n69_ nq=$auto$alumacc.cc:485:replace_alu$5348.Y[2]
.subckt ao22_x2 i0=$abc$41416$new_n41_ i1=$abc$41416$new_n59_ i2=$abc$41416$new_n47_ q=$abc$41416$new_n75_
.subckt oa22_x2 i0=Divider[4] i1=$abc$41416$new_n58_ i2=Counter[3] q=$abc$41416$new_n76_
.subckt a4_x2 i0=$abc$41416$new_n75_ i1=$abc$41416$new_n72_ i2=$abc$41416$new_n68_ i3=$abc$41416$new_n63_ q=$abc$41416$new_n77_
.subckt nxr2_x1 i0=$abc$41416$new_n76_ i1=$abc$41416$new_n73_ nq=$auto$alumacc.cc:485:replace_alu$5348.Y[3]
.subckt ao22_x2 i0=$abc$41416$new_n40_ i1=$abc$41416$new_n59_ i2=$abc$41416$new_n50_ q=$abc$41416$new_n79_
.subckt a2_x2 i0=$abc$41416$new_n79_ i1=$abc$41416$new_n77_ q=$abc$41416$new_n80_
.subckt nxr2_x1 i0=$abc$41416$new_n79_ i1=$abc$41416$new_n77_ nq=$auto$alumacc.cc:485:replace_alu$5348.Y[4]
.subckt ao22_x2 i0=$abc$41416$new_n43_ i1=$abc$41416$new_n59_ i2=$abc$41416$new_n49_ q=$abc$41416$new_n82_
.subckt a3_x2 i0=$abc$41416$new_n82_ i1=$abc$41416$new_n79_ i2=$abc$41416$new_n77_ q=$abc$41416$new_n83_
.subckt nxr2_x1 i0=$abc$41416$new_n82_ i1=$abc$41416$new_n80_ nq=$auto$alumacc.cc:485:replace_alu$5348.Y[5]
.subckt ao22_x2 i0=$abc$41416$new_n42_ i1=$abc$41416$new_n59_ i2=$abc$41416$new_n52_ q=$abc$41416$new_n85_
.subckt nand4_x0 i0=$abc$41416$new_n85_ i1=$abc$41416$new_n82_ i2=$abc$41416$new_n79_ i3=$abc$41416$new_n77_ nq=$abc$41416$new_n86_
.subckt nxr2_x1 i0=$abc$41416$new_n85_ i1=$abc$41416$new_n83_ nq=$auto$alumacc.cc:485:replace_alu$5348.Y[6]
.subckt a2_x2 i0=$abc$41416$new_n86_ i1=Counter[7] q=$auto$alumacc.cc:485:replace_alu$5348.Y[7]
.subckt inv_x0 i=Reset nq=$abc$41416$auto$rtlil.cc:2549:NotGate$35418
.subckt inv_x0 i=Reset nq=$abc$41416$auto$rtlil.cc:2549:NotGate$35420
.subckt inv_x0 i=Reset nq=$abc$41416$auto$rtlil.cc:2549:NotGate$35422
.subckt inv_x0 i=Reset nq=$abc$41416$auto$rtlil.cc:2549:NotGate$35424
.subckt inv_x0 i=Reset nq=$abc$41416$auto$rtlil.cc:2549:NotGate$35426
.subckt inv_x0 i=Reset nq=$abc$41416$auto$rtlil.cc:2549:NotGate$35428
.subckt inv_x0 i=Reset nq=$abc$41416$auto$rtlil.cc:2549:NotGate$35430
.subckt inv_x0 i=Reset nq=$abc$41416$auto$rtlil.cc:2549:NotGate$35432
.subckt sff1r_x4 ck=Clk i=$abc$41416$auto$rtlil.cc:2558:MuxGate$35410 nrst=$abc$41416$auto$rtlil.cc:2549:NotGate$35412 q=Mdc
.subckt sff1r_x4 ck=Clk i=$abc$41416$auto$rtlil.cc:2549:NotGate$35415 nrst=$abc$41416$auto$rtlil.cc:2549:NotGate$35418 q=$abc$41416$auto$ff.cc:693:flip_bits$35413
.subckt sff1r_x4 ck=Clk i=$auto$alumacc.cc:485:replace_alu$5348.Y[1] nrst=$abc$41416$auto$rtlil.cc:2549:NotGate$35420 q=Counter[1]
.subckt sff1r_x4 ck=Clk i=$auto$alumacc.cc:485:replace_alu$5348.Y[2] nrst=$abc$41416$auto$rtlil.cc:2549:NotGate$35422 q=Counter[2]
.subckt sff1r_x4 ck=Clk i=$auto$alumacc.cc:485:replace_alu$5348.Y[3] nrst=$abc$41416$auto$rtlil.cc:2549:NotGate$35424 q=Counter[3]
.subckt sff1r_x4 ck=Clk i=$auto$alumacc.cc:485:replace_alu$5348.Y[4] nrst=$abc$41416$auto$rtlil.cc:2549:NotGate$35426 q=Counter[4]
.subckt sff1r_x4 ck=Clk i=$auto$alumacc.cc:485:replace_alu$5348.Y[5] nrst=$abc$41416$auto$rtlil.cc:2549:NotGate$35428 q=Counter[5]
.subckt sff1r_x4 ck=Clk i=$auto$alumacc.cc:485:replace_alu$5348.Y[6] nrst=$abc$41416$auto$rtlil.cc:2549:NotGate$35430 q=Counter[6]
.subckt sff1r_x4 ck=Clk i=$auto$alumacc.cc:485:replace_alu$5348.Y[7] nrst=$abc$41416$auto$rtlil.cc:2549:NotGate$35432 q=Counter[7]
.end

.model eth_crc
.inputs Clk Reset Data[0] Data[1] Data[2] Data[3] Enable Initialize
.outputs Crc[0] Crc[1] Crc[2] Crc[3] Crc[4] Crc[5] Crc[6] Crc[7] Crc[8] Crc[9] Crc[10] Crc[11] Crc[12] Crc[13] Crc[14] Crc[15] Crc[16] Crc[17] Crc[18] Crc[19] Crc[20] Crc[21] Crc[22] Crc[23] Crc[24] Crc[25] Crc[26] Crc[27] Crc[28] Crc[29] Crc[30] Crc[31] CrcError
.names $false
.names $true
1
.names $undef
.subckt inv_x0 i=$abc$41475$auto$ff.cc:693:flip_bits$35619 nq=Crc[31]
.subckt inv_x0 i=$abc$41475$auto$ff.cc:693:flip_bits$35613 nq=Crc[30]
.subckt inv_x0 i=$abc$41475$auto$ff.cc:693:flip_bits$35607 nq=Crc[29]
.subckt inv_x0 i=$abc$41475$auto$ff.cc:693:flip_bits$35601 nq=Crc[28]
.subckt inv_x0 i=$abc$41475$auto$ff.cc:693:flip_bits$35595 nq=Crc[27]
.subckt inv_x0 i=$abc$41475$auto$ff.cc:693:flip_bits$35589 nq=Crc[26]
.subckt inv_x0 i=$abc$41475$auto$ff.cc:693:flip_bits$35583 nq=Crc[25]
.subckt inv_x0 i=$abc$41475$auto$ff.cc:693:flip_bits$35577 nq=Crc[24]
.subckt inv_x0 i=$abc$41475$auto$ff.cc:693:flip_bits$35571 nq=Crc[23]
.subckt inv_x0 i=$abc$41475$auto$ff.cc:693:flip_bits$35565 nq=Crc[22]
.subckt inv_x0 i=$abc$41475$auto$ff.cc:693:flip_bits$35559 nq=Crc[21]
.subckt inv_x0 i=$abc$41475$auto$ff.cc:693:flip_bits$35553 nq=Crc[20]
.subckt inv_x0 i=$abc$41475$auto$ff.cc:693:flip_bits$35547 nq=Crc[19]
.subckt inv_x0 i=$abc$41475$auto$ff.cc:693:flip_bits$35541 nq=Crc[18]
.subckt inv_x0 i=$abc$41475$auto$ff.cc:693:flip_bits$35535 nq=Crc[17]
.subckt inv_x0 i=$abc$41475$auto$ff.cc:693:flip_bits$35529 nq=Crc[16]
.subckt inv_x0 i=$abc$41475$auto$ff.cc:693:flip_bits$35523 nq=Crc[15]
.subckt inv_x0 i=$abc$41475$auto$ff.cc:693:flip_bits$35517 nq=Crc[14]
.subckt inv_x0 i=$abc$41475$auto$ff.cc:693:flip_bits$35511 nq=Crc[13]
.subckt inv_x0 i=$abc$41475$auto$ff.cc:693:flip_bits$35505 nq=Crc[12]
.subckt inv_x0 i=$abc$41475$auto$ff.cc:693:flip_bits$35499 nq=Crc[11]
.subckt inv_x0 i=$abc$41475$auto$ff.cc:693:flip_bits$35493 nq=Crc[10]
.subckt inv_x0 i=$abc$41475$auto$ff.cc:693:flip_bits$35487 nq=Crc[9]
.subckt inv_x0 i=$abc$41475$auto$ff.cc:693:flip_bits$35481 nq=Crc[8]
.subckt inv_x0 i=$abc$41475$auto$ff.cc:693:flip_bits$35475 nq=Crc[7]
.subckt inv_x0 i=$abc$41475$auto$ff.cc:693:flip_bits$35469 nq=Crc[6]
.subckt inv_x0 i=$abc$41475$auto$ff.cc:693:flip_bits$35463 nq=Crc[5]
.subckt inv_x0 i=$abc$41475$auto$ff.cc:693:flip_bits$35457 nq=Crc[4]
.subckt inv_x0 i=$abc$41475$auto$ff.cc:693:flip_bits$35451 nq=Crc[3]
.subckt inv_x0 i=$abc$41475$auto$ff.cc:693:flip_bits$35445 nq=Crc[2]
.subckt inv_x0 i=$abc$41475$auto$ff.cc:693:flip_bits$35439 nq=Crc[1]
.subckt inv_x0 i=$abc$41475$auto$ff.cc:693:flip_bits$35433 nq=Crc[0]
.subckt inv_x0 i=Enable nq=$abc$41475$new_n169_
.subckt inv_x0 i=Initialize nq=$abc$41475$new_n170_
.subckt inv_x0 i=Reset nq=$abc$41475$auto$rtlil.cc:2549:NotGate$35438
.subckt a2_x2 i0=$abc$41475$new_n170_ i1=$abc$41475$auto$ff.cc:693:flip_bits$35595 q=$abc$41475$auto$rtlil.cc:2549:NotGate$35621
.subckt a2_x2 i0=$abc$41475$new_n170_ i1=$abc$41475$auto$ff.cc:693:flip_bits$35589 q=$abc$41475$auto$rtlil.cc:2549:NotGate$35615
.subckt nxr2_x1 i0=Data[3] i1=$abc$41475$auto$ff.cc:693:flip_bits$35619 nq=$abc$41475$new_n174_
.subckt xr2_x1 i0=Data[3] i1=$abc$41475$auto$ff.cc:693:flip_bits$35619 q=$abc$41475$new_n175_
.subckt nand3_x0 i0=$abc$41475$new_n174_ i1=Enable i2=$abc$41475$auto$ff.cc:693:flip_bits$35583 nq=$abc$41475$new_n176_
.subckt oa22_x2 i0=$abc$41475$new_n174_ i1=Enable i2=$abc$41475$auto$ff.cc:693:flip_bits$35583 q=$abc$41475$new_n177_
.subckt a3_x2 i0=$abc$41475$new_n177_ i1=$abc$41475$new_n176_ i2=$abc$41475$new_n170_ q=$abc$41475$auto$rtlil.cc:2549:NotGate$35609
.subckt nxr2_x1 i0=Data[2] i1=$abc$41475$auto$ff.cc:693:flip_bits$35613 nq=$abc$41475$new_n179_
.subckt nand3_x0 i0=$abc$41475$new_n179_ i1=Enable i2=$abc$41475$auto$ff.cc:693:flip_bits$35577 nq=$abc$41475$new_n180_
.subckt oa22_x2 i0=$abc$41475$new_n179_ i1=Enable i2=$abc$41475$auto$ff.cc:693:flip_bits$35577 q=$abc$41475$new_n181_
.subckt a3_x2 i0=$abc$41475$new_n181_ i1=$abc$41475$new_n180_ i2=$abc$41475$new_n170_ q=$abc$41475$auto$rtlil.cc:2549:NotGate$35603
.subckt xr2_x1 i0=Data[1] i1=$abc$41475$auto$ff.cc:693:flip_bits$35607 q=$abc$41475$new_n183_
.subckt nxr2_x1 i0=Data[1] i1=$abc$41475$auto$ff.cc:693:flip_bits$35607 nq=$abc$41475$new_n184_
.subckt a2_x2 i0=$abc$41475$new_n184_ i1=Enable q=$abc$41475$new_n185_
.subckt nand2_x0 i0=$abc$41475$new_n184_ i1=Enable nq=$abc$41475$new_n186_
.subckt nand3_x0 i0=$abc$41475$new_n184_ i1=Enable i2=$abc$41475$auto$ff.cc:693:flip_bits$35571 nq=$abc$41475$new_n187_
.subckt oa22_x2 i0=$abc$41475$new_n184_ i1=Enable i2=$abc$41475$auto$ff.cc:693:flip_bits$35571 q=$abc$41475$new_n188_
.subckt a3_x2 i0=$abc$41475$new_n188_ i1=$abc$41475$new_n187_ i2=$abc$41475$new_n170_ q=$abc$41475$auto$rtlil.cc:2549:NotGate$35597
.subckt nxr2_x1 i0=Data[0] i1=$abc$41475$auto$ff.cc:693:flip_bits$35601 nq=$abc$41475$new_n190_
.subckt xr2_x1 i0=Data[0] i1=$abc$41475$auto$ff.cc:693:flip_bits$35601 q=$abc$41475$new_n191_
.subckt nxr2_x1 i0=$abc$41475$new_n190_ i1=$abc$41475$new_n175_ nq=$abc$41475$new_n192_
.subckt nxr2_x1 i0=$abc$41475$new_n190_ i1=$abc$41475$new_n174_ nq=$abc$41475$new_n193_
.subckt ao22_x2 i0=$abc$41475$new_n193_ i1=$abc$41475$new_n169_ i2=$abc$41475$auto$ff.cc:693:flip_bits$35565 q=$abc$41475$new_n194_
.subckt a3_x2 i0=$abc$41475$new_n192_ i1=Enable i2=Crc[22] q=$abc$41475$new_n195_
.subckt ao22_x2 i0=$abc$41475$new_n195_ i1=$abc$41475$new_n194_ i2=$abc$41475$new_n170_ q=$abc$41475$auto$rtlil.cc:2549:NotGate$35591
.subckt xr2_x1 i0=$abc$41475$auto$ff.cc:693:flip_bits$35613 i1=$abc$41475$auto$ff.cc:693:flip_bits$35619 q=$abc$41475$new_n197_
.subckt nxr2_x1 i0=$abc$41475$auto$ff.cc:693:flip_bits$35613 i1=$abc$41475$auto$ff.cc:693:flip_bits$35619 nq=$abc$41475$new_n198_
.subckt xr2_x1 i0=Data[3] i1=Data[2] q=$abc$41475$new_n199_
.subckt nxr2_x1 i0=$abc$41475$new_n199_ i1=$abc$41475$new_n197_ nq=$abc$41475$new_n200_
.subckt nxr2_x1 i0=$abc$41475$new_n199_ i1=$abc$41475$new_n198_ nq=$abc$41475$new_n201_
.subckt ao22_x2 i0=$abc$41475$new_n200_ i1=$abc$41475$new_n169_ i2=$abc$41475$auto$ff.cc:693:flip_bits$35559 q=$abc$41475$new_n202_
.subckt a3_x2 i0=$abc$41475$new_n201_ i1=Enable i2=Crc[21] q=$abc$41475$new_n203_
.subckt ao22_x2 i0=$abc$41475$new_n203_ i1=$abc$41475$new_n202_ i2=$abc$41475$new_n170_ q=$abc$41475$auto$rtlil.cc:2549:NotGate$35585
.subckt xr2_x1 i0=Data[2] i1=Data[1] q=$abc$41475$new_n205_
.subckt nxr2_x1 i0=Data[2] i1=Data[1] nq=$abc$41475$new_n206_
.subckt nxr2_x1 i0=$abc$41475$auto$ff.cc:693:flip_bits$35607 i1=$abc$41475$auto$ff.cc:693:flip_bits$35613 nq=$abc$41475$new_n207_
.subckt nxr2_x1 i0=$abc$41475$new_n207_ i1=$abc$41475$new_n206_ nq=$abc$41475$new_n208_
.subckt nxr2_x1 i0=$abc$41475$new_n207_ i1=$abc$41475$new_n205_ nq=$abc$41475$new_n209_
.subckt ao22_x2 i0=$abc$41475$new_n208_ i1=$abc$41475$new_n169_ i2=$abc$41475$auto$ff.cc:693:flip_bits$35553 q=$abc$41475$new_n210_
.subckt a3_x2 i0=$abc$41475$new_n209_ i1=Enable i2=Crc[20] q=$abc$41475$new_n211_
.subckt ao22_x2 i0=$abc$41475$new_n211_ i1=$abc$41475$new_n210_ i2=$abc$41475$new_n170_ q=$abc$41475$auto$rtlil.cc:2549:NotGate$35579
.subckt nand2_x0 i0=$abc$41475$new_n190_ i1=$abc$41475$new_n184_ nq=$abc$41475$new_n213_
.subckt ao22_x2 i0=$abc$41475$new_n190_ i1=$abc$41475$new_n184_ i2=Enable q=$abc$41475$new_n214_
.subckt nand2_x0 i0=$abc$41475$new_n214_ i1=$abc$41475$new_n213_ nq=$abc$41475$new_n215_
.subckt oa22_x2 i0=$abc$41475$new_n214_ i1=$abc$41475$new_n213_ i2=$abc$41475$auto$ff.cc:693:flip_bits$35547 q=$abc$41475$new_n216_
.subckt nand3_x0 i0=$abc$41475$new_n214_ i1=$abc$41475$new_n213_ i2=$abc$41475$auto$ff.cc:693:flip_bits$35547 nq=$abc$41475$new_n217_
.subckt a3_x2 i0=$abc$41475$new_n217_ i1=$abc$41475$new_n216_ i2=$abc$41475$new_n170_ q=$abc$41475$auto$rtlil.cc:2549:NotGate$35573
.subckt nand3_x0 i0=$abc$41475$new_n190_ i1=Enable i2=$abc$41475$auto$ff.cc:693:flip_bits$35541 nq=$abc$41475$new_n219_
.subckt oa22_x2 i0=$abc$41475$new_n190_ i1=Enable i2=$abc$41475$auto$ff.cc:693:flip_bits$35541 q=$abc$41475$new_n220_
.subckt a3_x2 i0=$abc$41475$new_n220_ i1=$abc$41475$new_n219_ i2=$abc$41475$new_n170_ q=$abc$41475$auto$rtlil.cc:2549:NotGate$35567
.subckt a2_x2 i0=$abc$41475$new_n170_ i1=$abc$41475$auto$ff.cc:693:flip_bits$35535 q=$abc$41475$auto$rtlil.cc:2549:NotGate$35561
.subckt a2_x2 i0=$abc$41475$new_n170_ i1=$abc$41475$auto$ff.cc:693:flip_bits$35529 q=$abc$41475$auto$rtlil.cc:2549:NotGate$35555
.subckt nand3_x0 i0=$abc$41475$new_n174_ i1=Enable i2=$abc$41475$auto$ff.cc:693:flip_bits$35523 nq=$abc$41475$new_n224_
.subckt oa22_x2 i0=$abc$41475$new_n174_ i1=Enable i2=$abc$41475$auto$ff.cc:693:flip_bits$35523 q=$abc$41475$new_n225_
.subckt a3_x2 i0=$abc$41475$new_n225_ i1=$abc$41475$new_n224_ i2=$abc$41475$new_n170_ q=$abc$41475$auto$rtlil.cc:2549:NotGate$35549
.subckt nand3_x0 i0=$abc$41475$new_n179_ i1=Enable i2=$abc$41475$auto$ff.cc:693:flip_bits$35517 nq=$abc$41475$new_n227_
.subckt oa22_x2 i0=$abc$41475$new_n179_ i1=Enable i2=$abc$41475$auto$ff.cc:693:flip_bits$35517 q=$abc$41475$new_n228_
.subckt a3_x2 i0=$abc$41475$new_n228_ i1=$abc$41475$new_n227_ i2=$abc$41475$new_n170_ q=$abc$41475$auto$rtlil.cc:2549:NotGate$35543
.subckt nand3_x0 i0=$abc$41475$new_n184_ i1=Enable i2=$abc$41475$auto$ff.cc:693:flip_bits$35511 nq=$abc$41475$new_n230_
.subckt oa22_x2 i0=$abc$41475$new_n184_ i1=Enable i2=$abc$41475$auto$ff.cc:693:flip_bits$35511 q=$abc$41475$new_n231_
.subckt a3_x2 i0=$abc$41475$new_n231_ i1=$abc$41475$new_n230_ i2=$abc$41475$new_n170_ q=$abc$41475$auto$rtlil.cc:2549:NotGate$35537
.subckt nand3_x0 i0=$abc$41475$new_n190_ i1=Enable i2=$abc$41475$auto$ff.cc:693:flip_bits$35505 nq=$abc$41475$new_n233_
.subckt oa22_x2 i0=$abc$41475$new_n190_ i1=Enable i2=$abc$41475$auto$ff.cc:693:flip_bits$35505 q=$abc$41475$new_n234_
.subckt a3_x2 i0=$abc$41475$new_n234_ i1=$abc$41475$new_n233_ i2=$abc$41475$new_n170_ q=$abc$41475$auto$rtlil.cc:2549:NotGate$35531
.subckt nand3_x0 i0=$abc$41475$new_n174_ i1=Enable i2=$abc$41475$auto$ff.cc:693:flip_bits$35499 nq=$abc$41475$new_n236_
.subckt oa22_x2 i0=$abc$41475$new_n174_ i1=Enable i2=$abc$41475$auto$ff.cc:693:flip_bits$35499 q=$abc$41475$new_n237_
.subckt a3_x2 i0=$abc$41475$new_n237_ i1=$abc$41475$new_n236_ i2=$abc$41475$new_n170_ q=$abc$41475$auto$rtlil.cc:2549:NotGate$35525
.subckt ao22_x2 i0=$abc$41475$new_n200_ i1=$abc$41475$new_n169_ i2=$abc$41475$auto$ff.cc:693:flip_bits$35493 q=$abc$41475$new_n239_
.subckt a3_x2 i0=$abc$41475$new_n201_ i1=Enable i2=Crc[10] q=$abc$41475$new_n240_
.subckt ao22_x2 i0=$abc$41475$new_n240_ i1=$abc$41475$new_n239_ i2=$abc$41475$new_n170_ q=$abc$41475$auto$rtlil.cc:2549:NotGate$35519
.subckt a2_x2 i0=$abc$41475$new_n201_ i1=$abc$41475$new_n184_ q=$abc$41475$new_n242_
.subckt nand2_x0 i0=$abc$41475$new_n201_ i1=$abc$41475$new_n184_ nq=$abc$41475$new_n243_
.subckt ao22_x2 i0=$abc$41475$new_n169_ i1=$abc$41475$new_n200_ i2=$abc$41475$new_n186_ q=$abc$41475$new_n244_
.subckt oa22_x2 i0=Enable i1=$abc$41475$new_n201_ i2=$abc$41475$new_n185_ q=$abc$41475$new_n245_
.subckt nand3_x0 i0=$abc$41475$new_n245_ i1=$abc$41475$new_n243_ i2=$abc$41475$auto$ff.cc:693:flip_bits$35487 nq=$abc$41475$new_n246_
.subckt oa22_x2 i0=$abc$41475$new_n245_ i1=$abc$41475$new_n243_ i2=$abc$41475$auto$ff.cc:693:flip_bits$35487 q=$abc$41475$new_n247_
.subckt a3_x2 i0=$abc$41475$new_n247_ i1=$abc$41475$new_n246_ i2=$abc$41475$new_n170_ q=$abc$41475$auto$rtlil.cc:2549:NotGate$35513
.subckt nxr2_x1 i0=$abc$41475$new_n208_ i1=$abc$41475$new_n191_ nq=$abc$41475$new_n249_
.subckt nxr2_x1 i0=$abc$41475$new_n208_ i1=$abc$41475$new_n190_ nq=$abc$41475$new_n250_
.subckt nand3_x0 i0=$abc$41475$new_n250_ i1=Enable i2=$abc$41475$auto$ff.cc:693:flip_bits$35481 nq=$abc$41475$new_n251_
.subckt oa22_x2 i0=$abc$41475$new_n250_ i1=Enable i2=$abc$41475$auto$ff.cc:693:flip_bits$35481 q=$abc$41475$new_n252_
.subckt a3_x2 i0=$abc$41475$new_n252_ i1=$abc$41475$new_n251_ i2=$abc$41475$new_n170_ q=$abc$41475$auto$rtlil.cc:2549:NotGate$35507
.subckt nxr2_x1 i0=$abc$41475$new_n192_ i1=$abc$41475$new_n184_ nq=$abc$41475$new_n254_
.subckt nxr2_x1 i0=$abc$41475$new_n192_ i1=$abc$41475$new_n183_ nq=$abc$41475$new_n255_
.subckt ao22_x2 i0=$abc$41475$new_n254_ i1=$abc$41475$new_n169_ i2=$abc$41475$auto$ff.cc:693:flip_bits$35475 q=$abc$41475$new_n256_
.subckt a3_x2 i0=$abc$41475$new_n255_ i1=Enable i2=Crc[7] q=$abc$41475$new_n257_
.subckt ao22_x2 i0=$abc$41475$new_n257_ i1=$abc$41475$new_n256_ i2=$abc$41475$new_n170_ q=$abc$41475$auto$rtlil.cc:2549:NotGate$35501
.subckt nxr2_x1 i0=$abc$41475$new_n200_ i1=$abc$41475$new_n190_ nq=$abc$41475$new_n259_
.subckt nxr2_x1 i0=$abc$41475$new_n200_ i1=$abc$41475$new_n191_ nq=$abc$41475$new_n260_
.subckt ao22_x2 i0=$abc$41475$new_n260_ i1=$abc$41475$new_n169_ i2=$abc$41475$auto$ff.cc:693:flip_bits$35469 q=$abc$41475$new_n261_
.subckt a3_x2 i0=$abc$41475$new_n259_ i1=Enable i2=Crc[6] q=$abc$41475$new_n262_
.subckt ao22_x2 i0=$abc$41475$new_n262_ i1=$abc$41475$new_n261_ i2=$abc$41475$new_n170_ q=$abc$41475$auto$rtlil.cc:2549:NotGate$35495
.subckt ao22_x2 i0=$abc$41475$new_n208_ i1=$abc$41475$new_n169_ i2=$abc$41475$auto$ff.cc:693:flip_bits$35463 q=$abc$41475$new_n264_
.subckt a3_x2 i0=$abc$41475$new_n209_ i1=Enable i2=Crc[5] q=$abc$41475$new_n265_
.subckt ao22_x2 i0=$abc$41475$new_n265_ i1=$abc$41475$new_n264_ i2=$abc$41475$new_n170_ q=$abc$41475$auto$rtlil.cc:2549:NotGate$35489
.subckt ao22_x2 i0=$abc$41475$new_n254_ i1=$abc$41475$new_n169_ i2=$abc$41475$auto$ff.cc:693:flip_bits$35457 q=$abc$41475$new_n267_
.subckt a3_x2 i0=$abc$41475$new_n255_ i1=Enable i2=Crc[4] q=$abc$41475$new_n268_
.subckt ao22_x2 i0=$abc$41475$new_n268_ i1=$abc$41475$new_n267_ i2=$abc$41475$new_n170_ q=$abc$41475$auto$rtlil.cc:2549:NotGate$35483
.subckt ao22_x2 i0=$abc$41475$new_n260_ i1=$abc$41475$new_n169_ i2=$abc$41475$auto$ff.cc:693:flip_bits$35451 q=$abc$41475$new_n270_
.subckt a3_x2 i0=$abc$41475$new_n259_ i1=Enable i2=Crc[3] q=$abc$41475$new_n271_
.subckt ao22_x2 i0=$abc$41475$new_n271_ i1=$abc$41475$new_n270_ i2=$abc$41475$new_n170_ q=$abc$41475$auto$rtlil.cc:2549:NotGate$35477
.subckt ao22_x2 i0=$abc$41475$new_n208_ i1=$abc$41475$new_n169_ i2=$abc$41475$auto$ff.cc:693:flip_bits$35445 q=$abc$41475$new_n273_
.subckt a3_x2 i0=$abc$41475$new_n209_ i1=Enable i2=Crc[2] q=$abc$41475$new_n274_
.subckt ao22_x2 i0=$abc$41475$new_n274_ i1=$abc$41475$new_n273_ i2=$abc$41475$new_n170_ q=$abc$41475$auto$rtlil.cc:2549:NotGate$35471
.subckt ao22_x2 i0=$abc$41475$new_n254_ i1=$abc$41475$new_n169_ i2=$abc$41475$auto$ff.cc:693:flip_bits$35439 q=$abc$41475$new_n276_
.subckt a3_x2 i0=$abc$41475$new_n255_ i1=Enable i2=Crc[1] q=$abc$41475$new_n277_
.subckt ao22_x2 i0=$abc$41475$new_n277_ i1=$abc$41475$new_n276_ i2=$abc$41475$new_n170_ q=$abc$41475$auto$rtlil.cc:2549:NotGate$35465
.subckt ao22_x2 i0=$abc$41475$new_n260_ i1=$abc$41475$new_n169_ i2=$abc$41475$auto$ff.cc:693:flip_bits$35433 q=$abc$41475$new_n279_
.subckt a3_x2 i0=$abc$41475$new_n259_ i1=Enable i2=Crc[0] q=$abc$41475$new_n280_
.subckt ao22_x2 i0=$abc$41475$new_n280_ i1=$abc$41475$new_n279_ i2=$abc$41475$new_n170_ q=$abc$41475$auto$rtlil.cc:2549:NotGate$35459
.subckt ao22_x2 i0=$abc$41475$new_n244_ i1=$abc$41475$new_n242_ i2=$abc$41475$new_n170_ q=$abc$41475$auto$rtlil.cc:2549:NotGate$35453
.subckt ao22_x2 i0=$abc$41475$new_n169_ i1=$abc$41475$new_n249_ i2=$abc$41475$new_n170_ q=$abc$41475$auto$rtlil.cc:2549:NotGate$35447
.subckt a2_x2 i0=$abc$41475$new_n215_ i1=$abc$41475$new_n170_ q=$abc$41475$auto$rtlil.cc:2549:NotGate$35441
.subckt ao22_x2 i0=$abc$41475$new_n169_ i1=$abc$41475$new_n191_ i2=$abc$41475$new_n170_ q=$abc$41475$auto$rtlil.cc:2549:NotGate$35435
.subckt a4_x2 i0=Crc[8] i1=$abc$41475$auto$ff.cc:693:flip_bits$35487 i2=Crc[10] i3=Crc[11] q=$abc$41475$new_n286_
.subckt a4_x2 i0=Crc[12] i1=$abc$41475$auto$ff.cc:693:flip_bits$35511 i2=Crc[14] i3=Crc[15] q=$abc$41475$new_n287_
.subckt a4_x2 i0=Crc[0] i1=Crc[1] i2=$abc$41475$auto$ff.cc:693:flip_bits$35445 i3=Crc[3] q=$abc$41475$new_n288_
.subckt a4_x2 i0=Crc[4] i1=Crc[5] i2=Crc[6] i3=$abc$41475$auto$ff.cc:693:flip_bits$35475 q=$abc$41475$new_n289_
.subckt a4_x2 i0=$abc$41475$new_n289_ i1=$abc$41475$new_n288_ i2=$abc$41475$new_n287_ i3=$abc$41475$new_n286_ q=$abc$41475$new_n290_
.subckt a4_x2 i0=Crc[24] i1=Crc[25] i2=Crc[26] i3=$abc$41475$auto$ff.cc:693:flip_bits$35595 q=$abc$41475$new_n291_
.subckt a4_x2 i0=$abc$41475$auto$ff.cc:693:flip_bits$35601 i1=$abc$41475$auto$ff.cc:693:flip_bits$35607 i2=Crc[30] i3=Crc[31] q=$abc$41475$new_n292_
.subckt a2_x2 i0=$abc$41475$new_n292_ i1=$abc$41475$new_n291_ q=$abc$41475$new_n293_
.subckt a2_x2 i0=$abc$41475$auto$ff.cc:693:flip_bits$35529 i1=$abc$41475$auto$ff.cc:693:flip_bits$35547 q=$abc$41475$new_n294_
.subckt a4_x2 i0=$abc$41475$auto$ff.cc:693:flip_bits$35553 i1=$abc$41475$auto$ff.cc:693:flip_bits$35559 i2=$abc$41475$auto$ff.cc:693:flip_bits$35565 i3=$abc$41475$auto$ff.cc:693:flip_bits$35571 q=$abc$41475$new_n295_
.subckt a4_x2 i0=$abc$41475$new_n295_ i1=$abc$41475$new_n294_ i2=$abc$41475$auto$ff.cc:693:flip_bits$35535 i3=Crc[18] q=$abc$41475$new_n296_
.subckt nand3_x0 i0=$abc$41475$new_n296_ i1=$abc$41475$new_n293_ i2=$abc$41475$new_n290_ nq=CrcError
.subckt inv_x0 i=Reset nq=$abc$41475$auto$rtlil.cc:2549:NotGate$35444
.subckt inv_x0 i=Reset nq=$abc$41475$auto$rtlil.cc:2549:NotGate$35450
.subckt inv_x0 i=Reset nq=$abc$41475$auto$rtlil.cc:2549:NotGate$35456
.subckt inv_x0 i=Reset nq=$abc$41475$auto$rtlil.cc:2549:NotGate$35462
.subckt inv_x0 i=Reset nq=$abc$41475$auto$rtlil.cc:2549:NotGate$35468
.subckt inv_x0 i=Reset nq=$abc$41475$auto$rtlil.cc:2549:NotGate$35474
.subckt inv_x0 i=Reset nq=$abc$41475$auto$rtlil.cc:2549:NotGate$35480
.subckt inv_x0 i=Reset nq=$abc$41475$auto$rtlil.cc:2549:NotGate$35486
.subckt inv_x0 i=Reset nq=$abc$41475$auto$rtlil.cc:2549:NotGate$35492
.subckt inv_x0 i=Reset nq=$abc$41475$auto$rtlil.cc:2549:NotGate$35498
.subckt inv_x0 i=Reset nq=$abc$41475$auto$rtlil.cc:2549:NotGate$35504
.subckt inv_x0 i=Reset nq=$abc$41475$auto$rtlil.cc:2549:NotGate$35510
.subckt inv_x0 i=Reset nq=$abc$41475$auto$rtlil.cc:2549:NotGate$35516
.subckt inv_x0 i=Reset nq=$abc$41475$auto$rtlil.cc:2549:NotGate$35522
.subckt inv_x0 i=Reset nq=$abc$41475$auto$rtlil.cc:2549:NotGate$35528
.subckt inv_x0 i=Reset nq=$abc$41475$auto$rtlil.cc:2549:NotGate$35534
.subckt inv_x0 i=Reset nq=$abc$41475$auto$rtlil.cc:2549:NotGate$35540
.subckt inv_x0 i=Reset nq=$abc$41475$auto$rtlil.cc:2549:NotGate$35546
.subckt inv_x0 i=Reset nq=$abc$41475$auto$rtlil.cc:2549:NotGate$35552
.subckt inv_x0 i=Reset nq=$abc$41475$auto$rtlil.cc:2549:NotGate$35558
.subckt inv_x0 i=Reset nq=$abc$41475$auto$rtlil.cc:2549:NotGate$35564
.subckt inv_x0 i=Reset nq=$abc$41475$auto$rtlil.cc:2549:NotGate$35570
.subckt inv_x0 i=Reset nq=$abc$41475$auto$rtlil.cc:2549:NotGate$35576
.subckt inv_x0 i=Reset nq=$abc$41475$auto$rtlil.cc:2549:NotGate$35582
.subckt inv_x0 i=Reset nq=$abc$41475$auto$rtlil.cc:2549:NotGate$35588
.subckt inv_x0 i=Reset nq=$abc$41475$auto$rtlil.cc:2549:NotGate$35594
.subckt inv_x0 i=Reset nq=$abc$41475$auto$rtlil.cc:2549:NotGate$35600
.subckt inv_x0 i=Reset nq=$abc$41475$auto$rtlil.cc:2549:NotGate$35606
.subckt inv_x0 i=Reset nq=$abc$41475$auto$rtlil.cc:2549:NotGate$35612
.subckt inv_x0 i=Reset nq=$abc$41475$auto$rtlil.cc:2549:NotGate$35618
.subckt inv_x0 i=Reset nq=$abc$41475$auto$rtlil.cc:2549:NotGate$35624
.subckt sff1r_x4 ck=Clk i=$abc$41475$auto$rtlil.cc:2549:NotGate$35435 nrst=$abc$41475$auto$rtlil.cc:2549:NotGate$35438 q=$abc$41475$auto$ff.cc:693:flip_bits$35433
.subckt sff1r_x4 ck=Clk i=$abc$41475$auto$rtlil.cc:2549:NotGate$35441 nrst=$abc$41475$auto$rtlil.cc:2549:NotGate$35444 q=$abc$41475$auto$ff.cc:693:flip_bits$35439
.subckt sff1r_x4 ck=Clk i=$abc$41475$auto$rtlil.cc:2549:NotGate$35447 nrst=$abc$41475$auto$rtlil.cc:2549:NotGate$35450 q=$abc$41475$auto$ff.cc:693:flip_bits$35445
.subckt sff1r_x4 ck=Clk i=$abc$41475$auto$rtlil.cc:2549:NotGate$35453 nrst=$abc$41475$auto$rtlil.cc:2549:NotGate$35456 q=$abc$41475$auto$ff.cc:693:flip_bits$35451
.subckt sff1r_x4 ck=Clk i=$abc$41475$auto$rtlil.cc:2549:NotGate$35459 nrst=$abc$41475$auto$rtlil.cc:2549:NotGate$35462 q=$abc$41475$auto$ff.cc:693:flip_bits$35457
.subckt sff1r_x4 ck=Clk i=$abc$41475$auto$rtlil.cc:2549:NotGate$35465 nrst=$abc$41475$auto$rtlil.cc:2549:NotGate$35468 q=$abc$41475$auto$ff.cc:693:flip_bits$35463
.subckt sff1r_x4 ck=Clk i=$abc$41475$auto$rtlil.cc:2549:NotGate$35471 nrst=$abc$41475$auto$rtlil.cc:2549:NotGate$35474 q=$abc$41475$auto$ff.cc:693:flip_bits$35469
.subckt sff1r_x4 ck=Clk i=$abc$41475$auto$rtlil.cc:2549:NotGate$35477 nrst=$abc$41475$auto$rtlil.cc:2549:NotGate$35480 q=$abc$41475$auto$ff.cc:693:flip_bits$35475
.subckt sff1r_x4 ck=Clk i=$abc$41475$auto$rtlil.cc:2549:NotGate$35483 nrst=$abc$41475$auto$rtlil.cc:2549:NotGate$35486 q=$abc$41475$auto$ff.cc:693:flip_bits$35481
.subckt sff1r_x4 ck=Clk i=$abc$41475$auto$rtlil.cc:2549:NotGate$35489 nrst=$abc$41475$auto$rtlil.cc:2549:NotGate$35492 q=$abc$41475$auto$ff.cc:693:flip_bits$35487
.subckt sff1r_x4 ck=Clk i=$abc$41475$auto$rtlil.cc:2549:NotGate$35495 nrst=$abc$41475$auto$rtlil.cc:2549:NotGate$35498 q=$abc$41475$auto$ff.cc:693:flip_bits$35493
.subckt sff1r_x4 ck=Clk i=$abc$41475$auto$rtlil.cc:2549:NotGate$35501 nrst=$abc$41475$auto$rtlil.cc:2549:NotGate$35504 q=$abc$41475$auto$ff.cc:693:flip_bits$35499
.subckt sff1r_x4 ck=Clk i=$abc$41475$auto$rtlil.cc:2549:NotGate$35507 nrst=$abc$41475$auto$rtlil.cc:2549:NotGate$35510 q=$abc$41475$auto$ff.cc:693:flip_bits$35505
.subckt sff1r_x4 ck=Clk i=$abc$41475$auto$rtlil.cc:2549:NotGate$35513 nrst=$abc$41475$auto$rtlil.cc:2549:NotGate$35516 q=$abc$41475$auto$ff.cc:693:flip_bits$35511
.subckt sff1r_x4 ck=Clk i=$abc$41475$auto$rtlil.cc:2549:NotGate$35519 nrst=$abc$41475$auto$rtlil.cc:2549:NotGate$35522 q=$abc$41475$auto$ff.cc:693:flip_bits$35517
.subckt sff1r_x4 ck=Clk i=$abc$41475$auto$rtlil.cc:2549:NotGate$35525 nrst=$abc$41475$auto$rtlil.cc:2549:NotGate$35528 q=$abc$41475$auto$ff.cc:693:flip_bits$35523
.subckt sff1r_x4 ck=Clk i=$abc$41475$auto$rtlil.cc:2549:NotGate$35531 nrst=$abc$41475$auto$rtlil.cc:2549:NotGate$35534 q=$abc$41475$auto$ff.cc:693:flip_bits$35529
.subckt sff1r_x4 ck=Clk i=$abc$41475$auto$rtlil.cc:2549:NotGate$35537 nrst=$abc$41475$auto$rtlil.cc:2549:NotGate$35540 q=$abc$41475$auto$ff.cc:693:flip_bits$35535
.subckt sff1r_x4 ck=Clk i=$abc$41475$auto$rtlil.cc:2549:NotGate$35543 nrst=$abc$41475$auto$rtlil.cc:2549:NotGate$35546 q=$abc$41475$auto$ff.cc:693:flip_bits$35541
.subckt sff1r_x4 ck=Clk i=$abc$41475$auto$rtlil.cc:2549:NotGate$35549 nrst=$abc$41475$auto$rtlil.cc:2549:NotGate$35552 q=$abc$41475$auto$ff.cc:693:flip_bits$35547
.subckt sff1r_x4 ck=Clk i=$abc$41475$auto$rtlil.cc:2549:NotGate$35555 nrst=$abc$41475$auto$rtlil.cc:2549:NotGate$35558 q=$abc$41475$auto$ff.cc:693:flip_bits$35553
.subckt sff1r_x4 ck=Clk i=$abc$41475$auto$rtlil.cc:2549:NotGate$35561 nrst=$abc$41475$auto$rtlil.cc:2549:NotGate$35564 q=$abc$41475$auto$ff.cc:693:flip_bits$35559
.subckt sff1r_x4 ck=Clk i=$abc$41475$auto$rtlil.cc:2549:NotGate$35567 nrst=$abc$41475$auto$rtlil.cc:2549:NotGate$35570 q=$abc$41475$auto$ff.cc:693:flip_bits$35565
.subckt sff1r_x4 ck=Clk i=$abc$41475$auto$rtlil.cc:2549:NotGate$35573 nrst=$abc$41475$auto$rtlil.cc:2549:NotGate$35576 q=$abc$41475$auto$ff.cc:693:flip_bits$35571
.subckt sff1r_x4 ck=Clk i=$abc$41475$auto$rtlil.cc:2549:NotGate$35579 nrst=$abc$41475$auto$rtlil.cc:2549:NotGate$35582 q=$abc$41475$auto$ff.cc:693:flip_bits$35577
.subckt sff1r_x4 ck=Clk i=$abc$41475$auto$rtlil.cc:2549:NotGate$35585 nrst=$abc$41475$auto$rtlil.cc:2549:NotGate$35588 q=$abc$41475$auto$ff.cc:693:flip_bits$35583
.subckt sff1r_x4 ck=Clk i=$abc$41475$auto$rtlil.cc:2549:NotGate$35591 nrst=$abc$41475$auto$rtlil.cc:2549:NotGate$35594 q=$abc$41475$auto$ff.cc:693:flip_bits$35589
.subckt sff1r_x4 ck=Clk i=$abc$41475$auto$rtlil.cc:2549:NotGate$35597 nrst=$abc$41475$auto$rtlil.cc:2549:NotGate$35600 q=$abc$41475$auto$ff.cc:693:flip_bits$35595
.subckt sff1r_x4 ck=Clk i=$abc$41475$auto$rtlil.cc:2549:NotGate$35603 nrst=$abc$41475$auto$rtlil.cc:2549:NotGate$35606 q=$abc$41475$auto$ff.cc:693:flip_bits$35601
.subckt sff1r_x4 ck=Clk i=$abc$41475$auto$rtlil.cc:2549:NotGate$35609 nrst=$abc$41475$auto$rtlil.cc:2549:NotGate$35612 q=$abc$41475$auto$ff.cc:693:flip_bits$35607
.subckt sff1r_x4 ck=Clk i=$abc$41475$auto$rtlil.cc:2549:NotGate$35615 nrst=$abc$41475$auto$rtlil.cc:2549:NotGate$35618 q=$abc$41475$auto$ff.cc:693:flip_bits$35613
.subckt sff1r_x4 ck=Clk i=$abc$41475$auto$rtlil.cc:2549:NotGate$35621 nrst=$abc$41475$auto$rtlil.cc:2549:NotGate$35624 q=$abc$41475$auto$ff.cc:693:flip_bits$35619
.names Crc[16] CrcNext[20]
1 1
.names Crc[17] CrcNext[21]
1 1
.names Crc[26] CrcNext[30]
1 1
.names Crc[27] CrcNext[31]
1 1
.end

.model eth_maccontrol
.inputs MTxClk MRxClk TxReset RxReset TPauseRq TxDataIn[0] TxDataIn[1] TxDataIn[2] TxDataIn[3] TxDataIn[4] TxDataIn[5] TxDataIn[6] TxDataIn[7] TxStartFrmIn TxUsedDataIn TxEndFrmIn TxDoneIn TxAbortIn RxData[0] RxData[1] RxData[2] RxData[3] RxData[4] RxData[5] RxData[6] RxData[7] RxValid RxStartFrm RxEndFrm ReceiveEnd ReceivedPacketGood ReceivedLengthOK TxFlow RxFlow DlyCrcEn TxPauseTV[0] TxPauseTV[1] TxPauseTV[2] TxPauseTV[3] TxPauseTV[4] TxPauseTV[5] TxPauseTV[6] TxPauseTV[7] TxPauseTV[8] TxPauseTV[9] TxPauseTV[10] TxPauseTV[11] TxPauseTV[12] TxPauseTV[13] TxPauseTV[14] TxPauseTV[15] MAC[0] MAC[1] MAC[2] MAC[3] MAC[4] MAC[5] MAC[6] MAC[7] MAC[8] MAC[9] MAC[10] MAC[11] MAC[12] MAC[13] MAC[14] MAC[15] MAC[16] MAC[17] MAC[18] MAC[19] MAC[20] MAC[21] MAC[22] MAC[23] MAC[24] MAC[25] MAC[26] MAC[27] MAC[28] MAC[29] MAC[30] MAC[31] MAC[32] MAC[33] MAC[34] MAC[35] MAC[36] MAC[37] MAC[38] MAC[39] MAC[40] MAC[41] MAC[42] MAC[43] MAC[44] MAC[45] MAC[46] MAC[47] PadIn CrcEnIn r_PassAll RxStatusWriteLatched_sync2
.outputs PadOut CrcEnOut TxDataOut[0] TxDataOut[1] TxDataOut[2] TxDataOut[3] TxDataOut[4] TxDataOut[5] TxDataOut[6] TxDataOut[7] TxStartFrmOut TxEndFrmOut TxDoneOut TxAbortOut TxUsedDataOut WillSendControlFrame TxCtrlEndFrm ReceivedPauseFrm ControlFrmAddressOK SetPauseTimer
.names $false
.names $true
1
.names $undef
.subckt inv_x0 i=TxAbortInLatched nq=$abc$41668$new_n59_
.subckt inv_x0 i=TxStartFrmIn nq=$abc$41668$new_n60_
.subckt inv_x0 i=CtrlMux nq=$abc$41668$new_n61_
.subckt inv_x0 i=TxDoneInLatched nq=$abc$41668$new_n62_
.subckt inv_x0 i=Pause nq=$abc$41668$new_n63_
.subckt inv_x0 i=TxReset nq=$abc$41668$auto$rtlil.cc:2549:NotGate$35628
.subckt a2_x2 i0=$abc$41668$new_n61_ i1=TxUsedDataIn q=TxUsedDataOut
.subckt oa22_x2 i0=$abc$41668$new_n61_ i1=TxUsedDataIn i2=TxUsedDataOutDetected q=$abc$41668$new_n66_
.subckt nor2_x0 i0=TxDoneIn i1=TxAbortIn nq=$abc$41668$new_n67_
.subckt a2_x2 i0=$abc$41668$new_n67_ i1=$abc$41668$new_n66_ q=$abc$41668$auto$rtlil.cc:2558:MuxGate$35638
.subckt a3_x2 i0=TxAbortIn i1=$abc$41668$new_n59_ i2=TxUsedDataOutDetected q=$abc$41668$new_n69_
.subckt ao22_x2 i0=MuxedAbort i1=$abc$41668$new_n69_ i2=$abc$41668$new_n60_ q=$abc$41668$auto$rtlil.cc:2558:MuxGate$35634
.subckt a2_x2 i0=TxDoneIn i1=TxUsedDataOutDetected q=$abc$41668$new_n71_
.subckt oa22_x2 i0=$abc$41668$new_n71_ i1=$abc$41668$new_n62_ i2=MuxedDone q=$abc$41668$new_n72_
.subckt a2_x2 i0=$abc$41668$new_n72_ i1=$abc$41668$new_n60_ q=$abc$41668$auto$rtlil.cc:2558:MuxGate$35626
.subckt a2_x2 i0=$abc$41668$new_n63_ i1=TxStartFrmIn q=$abc$41668$new_n74_
.subckt mx2_x2 cmd=CtrlMux i0=$abc$41668$new_n74_ i1=TxCtrlStartFrm q=TxStartFrmOut
.subckt mx2_x2 cmd=CtrlMux i0=TxEndFrmIn i1=TxCtrlEndFrm q=TxEndFrmOut
.subckt mx2_x2 cmd=CtrlMux i0=TxDataIn[0] i1=ControlData[0] q=TxDataOut[0]
.subckt mx2_x2 cmd=CtrlMux i0=TxDataIn[1] i1=ControlData[1] q=TxDataOut[1]
.subckt mx2_x2 cmd=CtrlMux i0=TxDataIn[2] i1=ControlData[2] q=TxDataOut[2]
.subckt mx2_x2 cmd=CtrlMux i0=TxDataIn[3] i1=ControlData[3] q=TxDataOut[3]
.subckt mx2_x2 cmd=CtrlMux i0=TxDataIn[4] i1=ControlData[4] q=TxDataOut[4]
.subckt mx2_x2 cmd=CtrlMux i0=TxDataIn[5] i1=ControlData[5] q=TxDataOut[5]
.subckt mx2_x2 cmd=CtrlMux i0=TxDataIn[6] i1=ControlData[6] q=TxDataOut[6]
.subckt mx2_x2 cmd=CtrlMux i0=TxDataIn[7] i1=ControlData[7] q=TxDataOut[7]
.subckt nor2_x0 i0=BlockTxDone i1=TxStartFrmIn nq=$abc$41668$new_n85_
.subckt mx2_x2 cmd=CtrlMux i0=TxDoneIn i1=MuxedDone q=$abc$41668$new_n86_
.subckt a2_x2 i0=$abc$41668$new_n86_ i1=$abc$41668$new_n85_ q=TxDoneOut
.subckt mx2_x2 cmd=CtrlMux i0=TxAbortIn i1=MuxedAbort q=$abc$41668$new_n88_
.subckt a2_x2 i0=$abc$41668$new_n88_ i1=$abc$41668$new_n85_ q=TxAbortOut
.subckt o2_x2 i0=PadIn i1=SendingCtrlFrm q=PadOut
.subckt o2_x2 i0=CrcEnIn i1=SendingCtrlFrm q=CrcEnOut
.subckt inv_x0 i=TxReset nq=$abc$41668$auto$rtlil.cc:2549:NotGate$35630
.subckt inv_x0 i=TxReset nq=$abc$41668$auto$rtlil.cc:2549:NotGate$35632
.subckt inv_x0 i=TxReset nq=$abc$41668$auto$rtlil.cc:2549:NotGate$35636
.subckt inv_x0 i=TxReset nq=$abc$41668$auto$rtlil.cc:2549:NotGate$35640
.subckt sff1r_x4 ck=MTxClk i=$abc$41668$auto$rtlil.cc:2558:MuxGate$35626 nrst=$abc$41668$auto$rtlil.cc:2549:NotGate$35628 q=MuxedDone
.subckt sff1r_x4 ck=MTxClk i=TxAbortIn nrst=$abc$41668$auto$rtlil.cc:2549:NotGate$35630 q=TxAbortInLatched
.subckt sff1r_x4 ck=MTxClk i=TxDoneIn nrst=$abc$41668$auto$rtlil.cc:2549:NotGate$35632 q=TxDoneInLatched
.subckt sff1r_x4 ck=MTxClk i=$abc$41668$auto$rtlil.cc:2558:MuxGate$35634 nrst=$abc$41668$auto$rtlil.cc:2549:NotGate$35636 q=MuxedAbort
.subckt sff1r_x4 ck=MTxClk i=$abc$41668$auto$rtlil.cc:2558:MuxGate$35638 nrst=$abc$41668$auto$rtlil.cc:2549:NotGate$35640 q=TxUsedDataOutDetected
.subckt eth_receivecontrol AddressOK=ControlFrmAddressOK DlyCrcEn=DlyCrcEn MAC[0]=MAC[0] MAC[1]=MAC[1] MAC[2]=MAC[2] MAC[3]=MAC[3] MAC[4]=MAC[4] MAC[5]=MAC[5] MAC[6]=MAC[6] MAC[7]=MAC[7] MAC[8]=MAC[8] MAC[9]=MAC[9] MAC[10]=MAC[10] MAC[11]=MAC[11] MAC[12]=MAC[12] MAC[13]=MAC[13] MAC[14]=MAC[14] MAC[15]=MAC[15] MAC[16]=MAC[16] MAC[17]=MAC[17] MAC[18]=MAC[18] MAC[19]=MAC[19] MAC[20]=MAC[20] MAC[21]=MAC[21] MAC[22]=MAC[22] MAC[23]=MAC[23] MAC[24]=MAC[24] MAC[25]=MAC[25] MAC[26]=MAC[26] MAC[27]=MAC[27] MAC[28]=MAC[28] MAC[29]=MAC[29] MAC[30]=MAC[30] MAC[31]=MAC[31] MAC[32]=MAC[32] MAC[33]=MAC[33] MAC[34]=MAC[34] MAC[35]=MAC[35] MAC[36]=MAC[36] MAC[37]=MAC[37] MAC[38]=MAC[38] MAC[39]=MAC[39] MAC[40]=MAC[40] MAC[41]=MAC[41] MAC[42]=MAC[42] MAC[43]=MAC[43] MAC[44]=MAC[44] MAC[45]=MAC[45] MAC[46]=MAC[46] MAC[47]=MAC[47] MRxClk=MRxClk MTxClk=MTxClk Pause=Pause ReceiveEnd=ReceiveEnd ReceivedLengthOK=ReceivedLengthOK ReceivedPacketGood=ReceivedPacketGood ReceivedPauseFrm=ReceivedPauseFrm RxData[0]=RxData[0] RxData[1]=RxData[1] RxData[2]=RxData[2] RxData[3]=RxData[3] RxData[4]=RxData[4] RxData[5]=RxData[5] RxData[6]=RxData[6] RxData[7]=RxData[7] RxEndFrm=RxEndFrm RxFlow=RxFlow RxReset=RxReset RxStartFrm=RxStartFrm RxStatusWriteLatched_sync2=RxStatusWriteLatched_sync2 RxValid=RxValid SetPauseTimer=SetPauseTimer TxAbortIn=TxAbortIn TxDoneIn=TxDoneIn TxReset=TxReset TxStartFrmOut=TxStartFrmOut TxUsedDataOutDetected=TxUsedDataOutDetected r_PassAll=r_PassAll
.subckt eth_transmitcontrol BlockTxDone=BlockTxDone ControlData[0]=ControlData[0] ControlData[1]=ControlData[1] ControlData[2]=ControlData[2] ControlData[3]=ControlData[3] ControlData[4]=ControlData[4] ControlData[5]=ControlData[5] ControlData[6]=ControlData[6] ControlData[7]=ControlData[7] CtrlMux=CtrlMux DlyCrcEn=DlyCrcEn MAC[0]=MAC[0] MAC[1]=MAC[1] MAC[2]=MAC[2] MAC[3]=MAC[3] MAC[4]=MAC[4] MAC[5]=MAC[5] MAC[6]=MAC[6] MAC[7]=MAC[7] MAC[8]=MAC[8] MAC[9]=MAC[9] MAC[10]=MAC[10] MAC[11]=MAC[11] MAC[12]=MAC[12] MAC[13]=MAC[13] MAC[14]=MAC[14] MAC[15]=MAC[15] MAC[16]=MAC[16] MAC[17]=MAC[17] MAC[18]=MAC[18] MAC[19]=MAC[19] MAC[20]=MAC[20] MAC[21]=MAC[21] MAC[22]=MAC[22] MAC[23]=MAC[23] MAC[24]=MAC[24] MAC[25]=MAC[25] MAC[26]=MAC[26] MAC[27]=MAC[27] MAC[28]=MAC[28] MAC[29]=MAC[29] MAC[30]=MAC[30] MAC[31]=MAC[31] MAC[32]=MAC[32] MAC[33]=MAC[33] MAC[34]=MAC[34] MAC[35]=MAC[35] MAC[36]=MAC[36] MAC[37]=MAC[37] MAC[38]=MAC[38] MAC[39]=MAC[39] MAC[40]=MAC[40] MAC[41]=MAC[41] MAC[42]=MAC[42] MAC[43]=MAC[43] MAC[44]=MAC[44] MAC[45]=MAC[45] MAC[46]=MAC[46] MAC[47]=MAC[47] MTxClk=MTxClk SendingCtrlFrm=SendingCtrlFrm TPauseRq=TPauseRq TxAbortIn=TxAbortIn TxCtrlEndFrm=TxCtrlEndFrm TxCtrlStartFrm=TxCtrlStartFrm TxDoneIn=TxDoneIn TxFlow=TxFlow TxPauseTV[0]=TxPauseTV[0] TxPauseTV[1]=TxPauseTV[1] TxPauseTV[2]=TxPauseTV[2] TxPauseTV[3]=TxPauseTV[3] TxPauseTV[4]=TxPauseTV[4] TxPauseTV[5]=TxPauseTV[5] TxPauseTV[6]=TxPauseTV[6] TxPauseTV[7]=TxPauseTV[7] TxPauseTV[8]=TxPauseTV[8] TxPauseTV[9]=TxPauseTV[9] TxPauseTV[10]=TxPauseTV[10] TxPauseTV[11]=TxPauseTV[11] TxPauseTV[12]=TxPauseTV[12] TxPauseTV[13]=TxPauseTV[13] TxPauseTV[14]=TxPauseTV[14] TxPauseTV[15]=TxPauseTV[15] TxReset=TxReset TxStartFrmIn=TxStartFrmIn TxUsedDataIn=TxUsedDataIn TxUsedDataOut=TxUsedDataOut TxUsedDataOutDetected=TxUsedDataOutDetected WillSendControlFrame=WillSendControlFrame
.end

.model eth_macstatus
.inputs MRxClk Reset RxCrcError MRxErr MRxDV RxStateSFD RxStateData[0] RxStateData[1] RxStatePreamble RxStateIdle Transmitting RxByteCnt[0] RxByteCnt[1] RxByteCnt[2] RxByteCnt[3] RxByteCnt[4] RxByteCnt[5] RxByteCnt[6] RxByteCnt[7] RxByteCnt[8] RxByteCnt[9] RxByteCnt[10] RxByteCnt[11] RxByteCnt[12] RxByteCnt[13] RxByteCnt[14] RxByteCnt[15] RxByteCntEq0 RxByteCntGreat2 RxByteCntMaxFrame MRxD[0] MRxD[1] MRxD[2] MRxD[3] Collision CollValid[0] CollValid[1] CollValid[2] CollValid[3] CollValid[4] CollValid[5] r_RecSmall r_MinFL[0] r_MinFL[1] r_MinFL[2] r_MinFL[3] r_MinFL[4] r_MinFL[5] r_MinFL[6] r_MinFL[7] r_MinFL[8] r_MinFL[9] r_MinFL[10] r_MinFL[11] r_MinFL[12] r_MinFL[13] r_MinFL[14] r_MinFL[15] r_MaxFL[0] r_MaxFL[1] r_MaxFL[2] r_MaxFL[3] r_MaxFL[4] r_MaxFL[5] r_MaxFL[6] r_MaxFL[7] r_MaxFL[8] r_MaxFL[9] r_MaxFL[10] r_MaxFL[11] r_MaxFL[12] r_MaxFL[13] r_MaxFL[14] r_MaxFL[15] r_HugEn StartTxDone StartTxAbort RetryCnt[0] RetryCnt[1] RetryCnt[2] RetryCnt[3] MTxClk MaxCollisionOccured LateCollision DeferIndication RstDeferLatched TxStartFrm StatePreamble StateData[0] StateData[1] CarrierSense TxUsedData Loopback r_FullD
.outputs ReceivedLengthOK ReceiveEnd ReceivedPacketGood InvalidSymbol LatchedCrcError RxLateCollision ShortFrame DribbleNibble ReceivedPacketTooBig LoadRxStatus RetryCntLatched[0] RetryCntLatched[1] RetryCntLatched[2] RetryCntLatched[3] RetryLimit LateCollLatched DeferLatched CarrierSenseLost LatchedMRxErr
.names $false
.names $true
1
.names $undef
.subckt inv_x0 i=LatchedCrcError nq=ReceivedPacketGood
.subckt inv_x0 i=MRxDV nq=$abc$41706$new_n145_
.subckt inv_x0 i=MRxD[0] nq=$abc$41706$new_n146_
.subckt inv_x0 i=LoadRxStatus nq=$abc$41706$new_n147_
.subckt inv_x0 i=CollValid[0] nq=$abc$41706$new_n148_
.subckt inv_x0 i=RxByteCnt[0] nq=$abc$41706$new_n149_
.subckt inv_x0 i=CollValid[1] nq=$abc$41706$new_n150_
.subckt inv_x0 i=RxByteCnt[1] nq=$abc$41706$new_n151_
.subckt inv_x0 i=RxByteCnt[2] nq=$abc$41706$new_n152_
.subckt inv_x0 i=RxByteCnt[3] nq=$abc$41706$new_n153_
.subckt inv_x0 i=RxByteCnt[4] nq=$abc$41706$new_n154_
.subckt inv_x0 i=CollValid[5] nq=$abc$41706$new_n155_
.subckt inv_x0 i=RxByteCnt[5] nq=$abc$41706$new_n156_
.subckt inv_x0 i=Collision nq=$abc$41706$new_n157_
.subckt inv_x0 i=RxStateIdle nq=$abc$41706$new_n158_
.subckt inv_x0 i=RxStateData[0] nq=$abc$41706$new_n159_
.subckt inv_x0 i=RxByteCntMaxFrame nq=$abc$41706$new_n160_
.subckt inv_x0 i=r_FullD nq=$abc$41706$new_n161_
.subckt inv_x0 i=RxStateSFD nq=$abc$41706$new_n162_
.subckt inv_x0 i=RstDeferLatched nq=$abc$41706$new_n163_
.subckt inv_x0 i=TxStartFrm nq=$abc$41706$new_n164_
.subckt inv_x0 i=r_MaxFL[0] nq=$abc$41706$new_n165_
.subckt inv_x0 i=r_MaxFL[1] nq=$abc$41706$new_n166_
.subckt inv_x0 i=r_MaxFL[3] nq=$abc$41706$new_n167_
.subckt inv_x0 i=r_MaxFL[2] nq=$abc$41706$new_n168_
.subckt inv_x0 i=RxByteCnt[7] nq=$abc$41706$new_n169_
.subckt inv_x0 i=r_MaxFL[7] nq=$abc$41706$new_n170_
.subckt inv_x0 i=RxByteCnt[6] nq=$abc$41706$new_n171_
.subckt inv_x0 i=r_MaxFL[6] nq=$abc$41706$new_n172_
.subckt inv_x0 i=r_MaxFL[5] nq=$abc$41706$new_n173_
.subckt inv_x0 i=r_MaxFL[4] nq=$abc$41706$new_n174_
.subckt inv_x0 i=RxByteCnt[15] nq=$abc$41706$new_n175_
.subckt inv_x0 i=r_MaxFL[15] nq=$abc$41706$new_n176_
.subckt inv_x0 i=RxByteCnt[14] nq=$abc$41706$new_n177_
.subckt inv_x0 i=r_MaxFL[14] nq=$abc$41706$new_n178_
.subckt inv_x0 i=RxByteCnt[13] nq=$abc$41706$new_n179_
.subckt inv_x0 i=r_MaxFL[13] nq=$abc$41706$new_n180_
.subckt inv_x0 i=RxByteCnt[12] nq=$abc$41706$new_n181_
.subckt inv_x0 i=r_MaxFL[12] nq=$abc$41706$new_n182_
.subckt inv_x0 i=RxByteCnt[11] nq=$abc$41706$new_n183_
.subckt inv_x0 i=r_MaxFL[11] nq=$abc$41706$new_n184_
.subckt inv_x0 i=r_MaxFL[10] nq=$abc$41706$new_n185_
.subckt inv_x0 i=RxByteCnt[9] nq=$abc$41706$new_n186_
.subckt inv_x0 i=r_MaxFL[9] nq=$abc$41706$new_n187_
.subckt inv_x0 i=RxByteCnt[8] nq=$abc$41706$new_n188_
.subckt inv_x0 i=r_MaxFL[8] nq=$abc$41706$new_n189_
.subckt inv_x0 i=r_HugEn nq=$abc$41706$new_n190_
.subckt inv_x0 i=r_MinFL[15] nq=$abc$41706$new_n191_
.subckt inv_x0 i=r_MinFL[14] nq=$abc$41706$new_n192_
.subckt inv_x0 i=r_MinFL[13] nq=$abc$41706$new_n193_
.subckt inv_x0 i=r_MinFL[12] nq=$abc$41706$new_n194_
.subckt inv_x0 i=r_MinFL[11] nq=$abc$41706$new_n195_
.subckt inv_x0 i=r_MinFL[10] nq=$abc$41706$new_n196_
.subckt inv_x0 i=r_MinFL[9] nq=$abc$41706$new_n197_
.subckt inv_x0 i=r_MinFL[8] nq=$abc$41706$new_n198_
.subckt inv_x0 i=r_MinFL[7] nq=$abc$41706$new_n199_
.subckt inv_x0 i=r_MinFL[6] nq=$abc$41706$new_n200_
.subckt inv_x0 i=r_MinFL[5] nq=$abc$41706$new_n201_
.subckt inv_x0 i=r_MinFL[4] nq=$abc$41706$new_n202_
.subckt inv_x0 i=r_MinFL[3] nq=$abc$41706$new_n203_
.subckt inv_x0 i=r_MinFL[2] nq=$abc$41706$new_n204_
.subckt inv_x0 i=r_MinFL[1] nq=$abc$41706$new_n205_
.subckt inv_x0 i=RxByteCntEq0 nq=$abc$41706$new_n206_
.subckt inv_x0 i=Transmitting nq=$abc$41706$new_n207_
.subckt inv_x0 i=Reset nq=$abc$41706$auto$rtlil.cc:2549:NotGate$35644
.subckt o2_x2 i0=RxStateData[0] i1=LatchedCrcError q=$abc$41706$new_n209_
.subckt nor2_x0 i0=RxStateSFD i1=RxStateData[0] nq=$abc$41706$new_n210_
.subckt a3_x2 i0=RxCrcError i1=$abc$41706$new_n206_ i2=$abc$41706$new_n162_ q=$abc$41706$new_n211_
.subckt ao22_x2 i0=$abc$41706$new_n211_ i1=$abc$41706$new_n210_ i2=$abc$41706$new_n209_ q=$abc$41706$auto$rtlil.cc:2558:MuxGate$35708
.subckt nand2_x0 i0=$abc$41706$new_n147_ i1=InvalidSymbol nq=$abc$41706$new_n213_
.subckt a2_x2 i0=MRxDV i1=MRxErr q=$abc$41706$new_n214_
.subckt a4_x2 i0=MRxD[3] i1=MRxD[1] i2=MRxDV i3=MRxErr q=$abc$41706$new_n215_
.subckt nand3_x0 i0=$abc$41706$new_n215_ i1=MRxD[2] i2=$abc$41706$new_n146_ nq=$abc$41706$new_n216_
.subckt nand2_x0 i0=$abc$41706$new_n216_ i1=$abc$41706$new_n213_ nq=$abc$41706$auto$rtlil.cc:2558:MuxGate$35704
.subckt ao22_x2 i0=$abc$41706$auto$ff.cc:693:flip_bits$35685 i1=r_RecSmall i2=Collision q=$abc$41706$new_n218_
.subckt a2_x2 i0=$abc$41706$new_n218_ i1=$abc$41706$new_n161_ q=$abc$41706$new_n219_
.subckt ao22_x2 i0=RxLateCollision i1=$abc$41706$new_n219_ i2=$abc$41706$new_n147_ q=$abc$41706$auto$rtlil.cc:2558:MuxGate$35694
.subckt nand2_x0 i0=$abc$41706$new_n158_ i1=$abc$41706$auto$ff.cc:693:flip_bits$35685 nq=$abc$41706$new_n221_
.subckt a2_x2 i0=RxStateData[1] i1=$abc$41706$new_n157_ q=$abc$41706$new_n222_
.subckt nand2_x0 i0=RxByteCnt[1] i1=$abc$41706$new_n150_ nq=$abc$41706$new_n223_
.subckt nand2_x0 i0=$abc$41706$new_n156_ i1=CollValid[5] nq=$abc$41706$new_n224_
.subckt nand2_x0 i0=RxByteCnt[5] i1=$abc$41706$new_n155_ nq=$abc$41706$new_n225_
.subckt nand2_x0 i0=$abc$41706$new_n151_ i1=CollValid[1] nq=$abc$41706$new_n226_
.subckt nand2_x0 i0=$abc$41706$new_n152_ i1=CollValid[2] nq=$abc$41706$new_n227_
.subckt nand2_x0 i0=$abc$41706$new_n149_ i1=CollValid[0] nq=$abc$41706$new_n228_
.subckt nand2_x0 i0=RxByteCnt[0] i1=$abc$41706$new_n148_ nq=$abc$41706$new_n229_
.subckt nxr2_x1 i0=RxByteCnt[3] i1=CollValid[3] nq=$abc$41706$new_n230_
.subckt ao22_x2 i0=CollValid[2] i1=$abc$41706$new_n152_ i2=$abc$41706$new_n230_ q=$abc$41706$new_n231_
.subckt a2_x2 i0=$abc$41706$new_n231_ i1=$abc$41706$new_n224_ q=$abc$41706$new_n232_
.subckt a2_x2 i0=$abc$41706$new_n223_ i1=$abc$41706$new_n222_ q=$abc$41706$new_n233_
.subckt nxr2_x1 i0=RxByteCnt[4] i1=CollValid[4] nq=$abc$41706$new_n234_
.subckt a3_x2 i0=$abc$41706$new_n234_ i1=$abc$41706$new_n228_ i2=$abc$41706$new_n225_ q=$abc$41706$new_n235_
.subckt a3_x2 i0=$abc$41706$new_n229_ i1=$abc$41706$new_n227_ i2=$abc$41706$new_n226_ q=$abc$41706$new_n236_
.subckt nand4_x0 i0=$abc$41706$new_n236_ i1=$abc$41706$new_n235_ i2=$abc$41706$new_n233_ i3=$abc$41706$new_n232_ nq=$abc$41706$new_n237_
.subckt nand2_x0 i0=$abc$41706$new_n237_ i1=$abc$41706$new_n221_ nq=$abc$41706$auto$rtlil.cc:2558:MuxGate$35690
.subckt nand2_x0 i0=$abc$41706$new_n160_ i1=MRxDV nq=$abc$41706$new_n239_
.subckt a2_x2 i0=RxStateData[1] i1=$abc$41706$new_n145_ q=$abc$41706$new_n240_
.subckt nand2_x0 i0=RxStateData[1] i1=$abc$41706$new_n145_ nq=$abc$41706$new_n241_
.subckt oa22_x2 i0=$abc$41706$new_n145_ i1=RxStateData[1] i2=RxStateData[0] q=$abc$41706$new_n242_
.subckt ao22_x2 i0=$abc$41706$new_n145_ i1=RxByteCntMaxFrame i2=RxStateData[0] q=$abc$41706$new_n243_
.subckt oa22_x2 i0=MRxDV i1=$abc$41706$new_n160_ i2=$abc$41706$new_n159_ q=$abc$41706$new_n244_
.subckt nand2_x0 i0=$abc$41706$new_n244_ i1=$abc$41706$new_n241_ nq=TakeSample
.subckt nand4_x0 i0=$abc$41706$new_n244_ i1=$abc$41706$new_n241_ i2=$abc$41706$new_n147_ i3=ShortFrame nq=$abc$41706$new_n246_
.subckt a2_x2 i0=r_MinFL[6] i1=$abc$41706$new_n171_ q=$abc$41706$new_n247_
.subckt nand2_x0 i0=$abc$41706$new_n201_ i1=RxByteCnt[5] nq=$abc$41706$new_n248_
.subckt nand2_x0 i0=$abc$41706$new_n205_ i1=RxByteCnt[1] nq=$abc$41706$new_n249_
.subckt a2_x2 i0=r_MinFL[0] i1=$abc$41706$new_n149_ q=$abc$41706$new_n250_
.subckt nand2_x0 i0=$abc$41706$new_n250_ i1=$abc$41706$new_n249_ nq=$abc$41706$new_n251_
.subckt a2_x2 i0=r_MinFL[3] i1=$abc$41706$new_n153_ q=$abc$41706$new_n252_
.subckt nand2_x0 i0=r_MinFL[3] i1=$abc$41706$new_n153_ nq=$abc$41706$new_n253_
.subckt nand2_x0 i0=$abc$41706$new_n204_ i1=RxByteCnt[2] nq=$abc$41706$new_n254_
.subckt nand2_x0 i0=r_MinFL[1] i1=$abc$41706$new_n151_ nq=$abc$41706$new_n255_
.subckt nand2_x0 i0=r_MinFL[2] i1=$abc$41706$new_n152_ nq=$abc$41706$new_n256_
.subckt a4_x2 i0=$abc$41706$new_n256_ i1=$abc$41706$new_n255_ i2=$abc$41706$new_n254_ i3=$abc$41706$new_n253_ q=$abc$41706$new_n257_
.subckt nand2_x0 i0=$abc$41706$new_n257_ i1=$abc$41706$new_n251_ nq=$abc$41706$new_n258_
.subckt nand2_x0 i0=$abc$41706$new_n202_ i1=RxByteCnt[4] nq=$abc$41706$new_n259_
.subckt nand2_x0 i0=$abc$41706$new_n203_ i1=RxByteCnt[3] nq=$abc$41706$new_n260_
.subckt ao22_x2 i0=$abc$41706$new_n252_ i1=$abc$41706$new_n254_ i2=$abc$41706$new_n260_ q=$abc$41706$new_n261_
.subckt a2_x2 i0=$abc$41706$new_n261_ i1=$abc$41706$new_n259_ q=$abc$41706$new_n262_
.subckt nand2_x0 i0=r_MinFL[5] i1=$abc$41706$new_n156_ nq=$abc$41706$new_n263_
.subckt nand2_x0 i0=r_MinFL[4] i1=$abc$41706$new_n154_ nq=$abc$41706$new_n264_
.subckt nand2_x0 i0=$abc$41706$new_n264_ i1=$abc$41706$new_n263_ nq=$abc$41706$new_n265_
.subckt oa22_x2 i0=$abc$41706$new_n258_ i1=$abc$41706$new_n262_ i2=$abc$41706$new_n265_ q=$abc$41706$new_n266_
.subckt oa22_x2 i0=$abc$41706$new_n266_ i1=$abc$41706$new_n248_ i2=$abc$41706$new_n247_ q=$abc$41706$new_n267_
.subckt nand2_x0 i0=$abc$41706$new_n199_ i1=RxByteCnt[7] nq=$abc$41706$new_n268_
.subckt nand2_x0 i0=$abc$41706$new_n200_ i1=RxByteCnt[6] nq=$abc$41706$new_n269_
.subckt a2_x2 i0=$abc$41706$new_n269_ i1=$abc$41706$new_n268_ q=$abc$41706$new_n270_
.subckt nand2_x0 i0=$abc$41706$new_n196_ i1=RxByteCnt[10] nq=$abc$41706$new_n271_
.subckt nand2_x0 i0=$abc$41706$new_n195_ i1=RxByteCnt[11] nq=$abc$41706$new_n272_
.subckt a2_x2 i0=r_MinFL[11] i1=$abc$41706$new_n183_ q=$abc$41706$new_n273_
.subckt nxr2_x1 i0=r_MinFL[10] i1=RxByteCnt[10] nq=$abc$41706$new_n274_
.subckt nxr2_x1 i0=r_MinFL[11] i1=RxByteCnt[11] nq=$abc$41706$new_n275_
.subckt a2_x2 i0=$abc$41706$new_n275_ i1=$abc$41706$new_n274_ q=$abc$41706$new_n276_
.subckt nand2_x0 i0=$abc$41706$new_n275_ i1=$abc$41706$new_n274_ nq=$abc$41706$new_n277_
.subckt nand2_x0 i0=$abc$41706$new_n197_ i1=RxByteCnt[9] nq=$abc$41706$new_n278_
.subckt a2_x2 i0=r_MinFL[9] i1=$abc$41706$new_n186_ q=$abc$41706$new_n279_
.subckt nxr2_x1 i0=r_MinFL[9] i1=RxByteCnt[9] nq=$abc$41706$new_n280_
.subckt nand2_x0 i0=$abc$41706$new_n198_ i1=RxByteCnt[8] nq=$abc$41706$new_n281_
.subckt nand2_x0 i0=r_MinFL[8] i1=$abc$41706$new_n188_ nq=$abc$41706$new_n282_
.subckt nand2_x0 i0=r_MinFL[7] i1=$abc$41706$new_n169_ nq=$abc$41706$new_n283_
.subckt a4_x2 i0=$abc$41706$new_n283_ i1=$abc$41706$new_n281_ i2=$abc$41706$new_n280_ i3=$abc$41706$new_n276_ q=$abc$41706$new_n284_
.subckt nand2_x0 i0=$abc$41706$new_n284_ i1=$abc$41706$new_n282_ nq=$abc$41706$new_n285_
.subckt oa22_x2 i0=$abc$41706$new_n267_ i1=$abc$41706$new_n270_ i2=$abc$41706$new_n285_ q=$abc$41706$new_n286_
.subckt ao22_x2 i0=$abc$41706$new_n281_ i1=$abc$41706$new_n279_ i2=$abc$41706$new_n278_ q=$abc$41706$new_n287_
.subckt ao22_x2 i0=$abc$41706$new_n271_ i1=$abc$41706$new_n273_ i2=$abc$41706$new_n272_ q=$abc$41706$new_n288_
.subckt ao22_x2 i0=$abc$41706$new_n277_ i1=$abc$41706$new_n287_ i2=$abc$41706$new_n288_ q=$abc$41706$new_n289_
.subckt nand2_x0 i0=$abc$41706$new_n192_ i1=RxByteCnt[14] nq=$abc$41706$new_n290_
.subckt nand2_x0 i0=$abc$41706$new_n191_ i1=RxByteCnt[15] nq=$abc$41706$new_n291_
.subckt a2_x2 i0=r_MinFL[15] i1=$abc$41706$new_n175_ q=$abc$41706$new_n292_
.subckt nxr2_x1 i0=r_MinFL[14] i1=RxByteCnt[14] nq=$abc$41706$new_n293_
.subckt nxr2_x1 i0=r_MinFL[15] i1=RxByteCnt[15] nq=$abc$41706$new_n294_
.subckt a2_x2 i0=$abc$41706$new_n294_ i1=$abc$41706$new_n293_ q=$abc$41706$new_n295_
.subckt nand2_x0 i0=$abc$41706$new_n193_ i1=RxByteCnt[13] nq=$abc$41706$new_n296_
.subckt nand2_x0 i0=$abc$41706$new_n194_ i1=RxByteCnt[12] nq=$abc$41706$new_n297_
.subckt a2_x2 i0=$abc$41706$new_n297_ i1=$abc$41706$new_n296_ q=$abc$41706$new_n298_
.subckt nand2_x0 i0=r_MinFL[13] i1=$abc$41706$new_n179_ nq=$abc$41706$new_n299_
.subckt nand2_x0 i0=r_MinFL[12] i1=$abc$41706$new_n181_ nq=$abc$41706$new_n300_
.subckt a3_x2 i0=$abc$41706$new_n300_ i1=$abc$41706$new_n299_ i2=$abc$41706$new_n295_ q=$abc$41706$new_n301_
.subckt nand2_x0 i0=$abc$41706$new_n301_ i1=$abc$41706$new_n298_ nq=$abc$41706$new_n302_
.subckt oa22_x2 i0=$abc$41706$new_n286_ i1=$abc$41706$new_n289_ i2=$abc$41706$new_n302_ q=$abc$41706$new_n303_
.subckt ao22_x2 i0=$abc$41706$new_n290_ i1=$abc$41706$new_n292_ i2=$abc$41706$new_n291_ q=$abc$41706$new_n304_
.subckt nand2_x0 i0=$abc$41706$new_n299_ i1=$abc$41706$new_n295_ nq=$abc$41706$new_n305_
.subckt ao22_x2 i0=$abc$41706$new_n298_ i1=$abc$41706$new_n305_ i2=$abc$41706$new_n304_ q=$abc$41706$new_n306_
.subckt nand2_x0 i0=$abc$41706$new_n306_ i1=$abc$41706$new_n303_ nq=$abc$41706$new_n307_
.subckt ao22_x2 i0=$abc$41706$new_n243_ i1=$abc$41706$new_n240_ i2=$abc$41706$new_n147_ q=$abc$41706$new_n308_
.subckt nand3_x0 i0=$abc$41706$new_n308_ i1=$abc$41706$new_n306_ i2=$abc$41706$new_n303_ nq=$abc$41706$new_n309_
.subckt nand2_x0 i0=$abc$41706$new_n309_ i1=$abc$41706$new_n246_ nq=$abc$41706$auto$rtlil.cc:2558:MuxGate$35682
.subckt oa22_x2 i0=RxStateData[1] i1=$abc$41706$new_n145_ i2=DribbleNibble q=$abc$41706$new_n311_
.subckt a2_x2 i0=$abc$41706$new_n311_ i1=$abc$41706$new_n162_ q=$abc$41706$auto$rtlil.cc:2558:MuxGate$35678
.subckt a4_x2 i0=$abc$41706$new_n244_ i1=$abc$41706$new_n241_ i2=$abc$41706$new_n147_ i3=ReceivedPacketTooBig q=$abc$41706$new_n313_
.subckt nand2_x0 i0=r_MaxFL[13] i1=$abc$41706$new_n179_ nq=$abc$41706$new_n314_
.subckt nand2_x0 i0=r_MaxFL[12] i1=$abc$41706$new_n181_ nq=$abc$41706$new_n315_
.subckt nand2_x0 i0=$abc$41706$new_n315_ i1=$abc$41706$new_n314_ nq=$abc$41706$new_n316_
.subckt a2_x2 i0=$abc$41706$new_n189_ i1=RxByteCnt[8] q=$abc$41706$new_n317_
.subckt nand2_x0 i0=$abc$41706$new_n189_ i1=RxByteCnt[8] nq=$abc$41706$new_n318_
.subckt a2_x2 i0=$abc$41706$new_n187_ i1=RxByteCnt[9] q=$abc$41706$new_n319_
.subckt nand2_x0 i0=$abc$41706$new_n187_ i1=RxByteCnt[9] nq=$abc$41706$new_n320_
.subckt nand2_x0 i0=r_MaxFL[15] i1=$abc$41706$new_n175_ nq=$abc$41706$new_n321_
.subckt nand2_x0 i0=r_MaxFL[14] i1=$abc$41706$new_n177_ nq=$abc$41706$new_n322_
.subckt nand2_x0 i0=$abc$41706$new_n322_ i1=$abc$41706$new_n321_ nq=$abc$41706$new_n323_
.subckt nand2_x0 i0=$abc$41706$new_n178_ i1=RxByteCnt[14] nq=$abc$41706$new_n324_
.subckt nand2_x0 i0=$abc$41706$new_n180_ i1=RxByteCnt[13] nq=$abc$41706$new_n325_
.subckt a2_x2 i0=$abc$41706$new_n325_ i1=$abc$41706$new_n324_ q=$abc$41706$new_n326_
.subckt nand2_x0 i0=$abc$41706$new_n185_ i1=RxByteCnt[10] nq=$abc$41706$new_n327_
.subckt nand2_x0 i0=$abc$41706$new_n184_ i1=RxByteCnt[11] nq=$abc$41706$new_n328_
.subckt a2_x2 i0=r_MaxFL[11] i1=$abc$41706$new_n183_ q=$abc$41706$new_n329_
.subckt nxr2_x1 i0=r_MaxFL[10] i1=RxByteCnt[10] nq=$abc$41706$new_n330_
.subckt nxr2_x1 i0=r_MaxFL[11] i1=RxByteCnt[11] nq=$abc$41706$new_n331_
.subckt a2_x2 i0=$abc$41706$new_n331_ i1=$abc$41706$new_n330_ q=$abc$41706$new_n332_
.subckt nand2_x0 i0=$abc$41706$new_n182_ i1=RxByteCnt[12] nq=$abc$41706$new_n333_
.subckt nand2_x0 i0=r_MaxFL[9] i1=$abc$41706$new_n186_ nq=$abc$41706$new_n334_
.subckt nand2_x0 i0=$abc$41706$new_n176_ i1=RxByteCnt[15] nq=$abc$41706$new_n335_
.subckt nand2_x0 i0=r_MaxFL[8] i1=$abc$41706$new_n188_ nq=$abc$41706$new_n336_
.subckt nxr2_x1 i0=r_MaxFL[15] i1=RxByteCnt[15] nq=$abc$41706$new_n337_
.subckt nxr2_x1 i0=r_MaxFL[14] i1=RxByteCnt[14] nq=$abc$41706$new_n338_
.subckt a2_x2 i0=$abc$41706$new_n338_ i1=$abc$41706$new_n337_ q=$abc$41706$new_n339_
.subckt a2_x2 i0=$abc$41706$new_n339_ i1=$abc$41706$new_n314_ q=$abc$41706$new_n340_
.subckt nxr2_x1 i0=r_MaxFL[12] i1=RxByteCnt[12] nq=$abc$41706$new_n341_
.subckt ao22_x2 i0=$abc$41706$new_n179_ i1=r_MaxFL[13] i2=$abc$41706$new_n341_ q=$abc$41706$new_n342_
.subckt a2_x2 i0=$abc$41706$new_n342_ i1=$abc$41706$new_n318_ q=$abc$41706$new_n343_
.subckt a4_x2 i0=$abc$41706$new_n336_ i1=$abc$41706$new_n334_ i2=$abc$41706$new_n332_ i3=$abc$41706$new_n320_ q=$abc$41706$new_n344_
.subckt a3_x2 i0=$abc$41706$new_n344_ i1=$abc$41706$new_n343_ i2=$abc$41706$new_n340_ q=$abc$41706$new_n345_
.subckt nand2_x0 i0=$abc$41706$new_n172_ i1=RxByteCnt[6] nq=$abc$41706$new_n346_
.subckt nand2_x0 i0=$abc$41706$new_n170_ i1=RxByteCnt[7] nq=$abc$41706$new_n347_
.subckt a2_x2 i0=r_MaxFL[7] i1=$abc$41706$new_n169_ q=$abc$41706$new_n348_
.subckt nand2_x0 i0=r_MaxFL[5] i1=$abc$41706$new_n156_ nq=$abc$41706$new_n349_
.subckt nxr2_x1 i0=r_MaxFL[6] i1=RxByteCnt[6] nq=$abc$41706$new_n350_
.subckt nxr2_x1 i0=r_MaxFL[7] i1=RxByteCnt[7] nq=$abc$41706$new_n351_
.subckt a2_x2 i0=$abc$41706$new_n351_ i1=$abc$41706$new_n350_ q=$abc$41706$new_n352_
.subckt nand2_x0 i0=$abc$41706$new_n352_ i1=$abc$41706$new_n349_ nq=$abc$41706$new_n353_
.subckt nand2_x0 i0=$abc$41706$new_n173_ i1=RxByteCnt[5] nq=$abc$41706$new_n354_
.subckt nand2_x0 i0=$abc$41706$new_n174_ i1=RxByteCnt[4] nq=$abc$41706$new_n355_
.subckt a2_x2 i0=$abc$41706$new_n355_ i1=$abc$41706$new_n354_ q=$abc$41706$new_n356_
.subckt nxr2_x1 i0=r_MaxFL[4] i1=RxByteCnt[4] nq=$abc$41706$new_n357_
.subckt ao22_x2 i0=$abc$41706$new_n156_ i1=r_MaxFL[5] i2=$abc$41706$new_n357_ q=$abc$41706$new_n358_
.subckt a3_x2 i0=$abc$41706$new_n358_ i1=$abc$41706$new_n352_ i2=$abc$41706$new_n349_ q=$abc$41706$new_n359_
.subckt nand3_x0 i0=$abc$41706$new_n358_ i1=$abc$41706$new_n352_ i2=$abc$41706$new_n349_ nq=$abc$41706$new_n360_
.subckt nand2_x0 i0=$abc$41706$new_n168_ i1=RxByteCnt[2] nq=$abc$41706$new_n361_
.subckt nand2_x0 i0=$abc$41706$new_n167_ i1=RxByteCnt[3] nq=$abc$41706$new_n362_
.subckt a2_x2 i0=r_MaxFL[3] i1=$abc$41706$new_n153_ q=$abc$41706$new_n363_
.subckt nxr2_x1 i0=r_MaxFL[2] i1=RxByteCnt[2] nq=$abc$41706$new_n364_
.subckt nxr2_x1 i0=r_MaxFL[3] i1=RxByteCnt[3] nq=$abc$41706$new_n365_
.subckt a2_x2 i0=$abc$41706$new_n365_ i1=$abc$41706$new_n364_ q=$abc$41706$new_n366_
.subckt nand2_x0 i0=$abc$41706$new_n365_ i1=$abc$41706$new_n364_ nq=$abc$41706$new_n367_
.subckt nand2_x0 i0=$abc$41706$new_n166_ i1=RxByteCnt[1] nq=$abc$41706$new_n368_
.subckt nxr2_x1 i0=r_MaxFL[1] i1=RxByteCnt[1] nq=$abc$41706$new_n369_
.subckt xr2_x1 i0=r_MaxFL[1] i1=RxByteCnt[1] q=$abc$41706$new_n370_
.subckt ao22_x2 i0=RxByteCnt[0] i1=$abc$41706$new_n165_ i2=$abc$41706$new_n369_ q=$abc$41706$new_n371_
.subckt oa22_x2 i0=$abc$41706$new_n149_ i1=r_MaxFL[0] i2=$abc$41706$new_n370_ q=$abc$41706$new_n372_
.subckt oa22_x2 i0=$abc$41706$new_n372_ i1=$abc$41706$new_n368_ i2=$abc$41706$new_n367_ q=$abc$41706$new_n373_
.subckt ao22_x2 i0=$abc$41706$new_n361_ i1=$abc$41706$new_n363_ i2=$abc$41706$new_n362_ q=$abc$41706$new_n374_
.subckt oa22_x2 i0=$abc$41706$new_n374_ i1=$abc$41706$new_n373_ i2=$abc$41706$new_n360_ q=$abc$41706$new_n375_
.subckt ao22_x2 i0=$abc$41706$new_n346_ i1=$abc$41706$new_n348_ i2=$abc$41706$new_n347_ q=$abc$41706$new_n376_
.subckt ao22_x2 i0=$abc$41706$new_n353_ i1=$abc$41706$new_n356_ i2=$abc$41706$new_n376_ q=$abc$41706$new_n377_
.subckt nand2_x0 i0=$abc$41706$new_n377_ i1=$abc$41706$new_n375_ nq=$abc$41706$new_n378_
.subckt nand2_x0 i0=$abc$41706$new_n378_ i1=$abc$41706$new_n345_ nq=$abc$41706$new_n379_
.subckt oa22_x2 i0=$abc$41706$new_n317_ i1=$abc$41706$new_n334_ i2=$abc$41706$new_n319_ q=$abc$41706$new_n380_
.subckt nand2_x0 i0=$abc$41706$new_n380_ i1=$abc$41706$new_n332_ nq=$abc$41706$new_n381_
.subckt ao22_x2 i0=$abc$41706$new_n327_ i1=$abc$41706$new_n329_ i2=$abc$41706$new_n328_ q=$abc$41706$new_n382_
.subckt a2_x2 i0=$abc$41706$new_n382_ i1=$abc$41706$new_n333_ q=$abc$41706$new_n383_
.subckt oa22_x2 i0=$abc$41706$new_n383_ i1=$abc$41706$new_n381_ i2=$abc$41706$new_n316_ q=$abc$41706$new_n384_
.subckt oa22_x2 i0=$abc$41706$new_n384_ i1=$abc$41706$new_n326_ i2=$abc$41706$new_n323_ q=$abc$41706$new_n385_
.subckt nand3_x0 i0=$abc$41706$new_n385_ i1=$abc$41706$new_n379_ i2=$abc$41706$new_n335_ nq=$abc$41706$new_n386_
.subckt nand2_x0 i0=$abc$41706$new_n165_ i1=RxByteCnt[0] nq=$abc$41706$new_n387_
.subckt a3_x2 i0=$abc$41706$new_n387_ i1=$abc$41706$new_n371_ i2=$abc$41706$new_n366_ q=$abc$41706$new_n388_
.subckt nand3_x0 i0=$abc$41706$new_n388_ i1=$abc$41706$new_n359_ i2=$abc$41706$new_n345_ nq=$abc$41706$new_n389_
.subckt a2_x2 i0=$abc$41706$new_n389_ i1=$abc$41706$new_n386_ q=$abc$41706$new_n390_
.subckt nand2_x0 i0=$abc$41706$new_n389_ i1=$abc$41706$new_n386_ nq=$abc$41706$new_n391_
.subckt a4_x2 i0=$abc$41706$new_n242_ i1=$abc$41706$new_n239_ i2=$abc$41706$new_n190_ i3=$abc$41706$new_n147_ q=$abc$41706$new_n392_
.subckt oa22_x2 i0=$abc$41706$new_n392_ i1=$abc$41706$new_n390_ i2=$abc$41706$new_n313_ q=$abc$41706$auto$rtlil.cc:2558:MuxGate$35674
.subckt nor2_x0 i0=StartTxDone i1=StartTxAbort nq=$abc$41706$new_n394_
.subckt mx2_x2 cmd=$abc$41706$new_n394_ i0=RetryCnt[3] i1=RetryCntLatched[3] q=$abc$41706$auto$rtlil.cc:2558:MuxGate$35670
.subckt mx2_x2 cmd=$abc$41706$new_n394_ i0=RetryCnt[2] i1=RetryCntLatched[2] q=$abc$41706$auto$rtlil.cc:2558:MuxGate$35666
.subckt mx2_x2 cmd=$abc$41706$new_n394_ i0=RetryCnt[1] i1=RetryCntLatched[1] q=$abc$41706$auto$rtlil.cc:2558:MuxGate$35662
.subckt mx2_x2 cmd=$abc$41706$new_n394_ i0=RetryCnt[0] i1=RetryCntLatched[0] q=$abc$41706$auto$rtlil.cc:2558:MuxGate$35658
.subckt mx2_x2 cmd=$abc$41706$new_n394_ i0=MaxCollisionOccured i1=RetryLimit q=$abc$41706$auto$rtlil.cc:2558:MuxGate$35654
.subckt mx2_x2 cmd=$abc$41706$new_n394_ i0=LateCollision i1=LateCollLatched q=$abc$41706$auto$rtlil.cc:2558:MuxGate$35650
.subckt oa22_x2 i0=DeferLatched i1=$abc$41706$new_n163_ i2=DeferIndication q=$abc$41706$auto$rtlil.cc:2558:MuxGate$35646
.subckt nand2_x0 i0=$abc$41706$new_n164_ i1=CarrierSenseLost nq=$abc$41706$new_n402_
.subckt o3_x2 i0=StatePreamble i1=StateData[0] i2=StateData[1] q=$abc$41706$new_n403_
.subckt nor4_x0 i0=Loopback i1=CarrierSense i2=r_FullD i3=Collision nq=$abc$41706$new_n404_
.subckt nand2_x0 i0=$abc$41706$new_n404_ i1=$abc$41706$new_n403_ nq=$abc$41706$new_n405_
.subckt nand2_x0 i0=$abc$41706$new_n405_ i1=$abc$41706$new_n402_ nq=$abc$41706$auto$rtlil.cc:2558:MuxGate$35642
.subckt a2_x2 i0=$abc$41706$new_n207_ i1=RxStateIdle q=$abc$41706$new_n407_
.subckt o4_x2 i0=RxStatePreamble i1=RxStateSFD i2=RxStateData[0] i3=RxStateData[1] q=$abc$41706$new_n408_
.subckt ao22_x2 i0=$abc$41706$new_n408_ i1=$abc$41706$new_n407_ i2=$abc$41706$new_n214_ q=$0\LatchedMRxErr[0:0]
.subckt a2_x2 i0=$abc$41706$new_n391_ i1=$abc$41706$new_n307_ q=ReceivedLengthOK
.subckt inv_x0 i=Reset nq=$abc$41706$auto$rtlil.cc:2549:NotGate$35648
.subckt inv_x0 i=Reset nq=$abc$41706$auto$rtlil.cc:2549:NotGate$35652
.subckt inv_x0 i=Reset nq=$abc$41706$auto$rtlil.cc:2549:NotGate$35656
.subckt inv_x0 i=Reset nq=$abc$41706$auto$rtlil.cc:2549:NotGate$35660
.subckt inv_x0 i=Reset nq=$abc$41706$auto$rtlil.cc:2549:NotGate$35664
.subckt inv_x0 i=Reset nq=$abc$41706$auto$rtlil.cc:2549:NotGate$35668
.subckt inv_x0 i=Reset nq=$abc$41706$auto$rtlil.cc:2549:NotGate$35672
.subckt inv_x0 i=Reset nq=$abc$41706$auto$rtlil.cc:2549:NotGate$35676
.subckt inv_x0 i=Reset nq=$abc$41706$auto$rtlil.cc:2549:NotGate$35680
.subckt inv_x0 i=Reset nq=$abc$41706$auto$rtlil.cc:2549:NotGate$35684
.subckt inv_x0 i=Reset nq=$abc$41706$auto$rtlil.cc:2549:NotGate$35692
.subckt inv_x0 i=Reset nq=$abc$41706$auto$rtlil.cc:2549:NotGate$35696
.subckt inv_x0 i=Reset nq=$abc$41706$auto$rtlil.cc:2549:NotGate$35698
.subckt inv_x0 i=Reset nq=$abc$41706$auto$rtlil.cc:2549:NotGate$35700
.subckt inv_x0 i=Reset nq=$abc$41706$auto$rtlil.cc:2549:NotGate$35702
.subckt inv_x0 i=Reset nq=$abc$41706$auto$rtlil.cc:2549:NotGate$35706
.subckt inv_x0 i=Reset nq=$abc$41706$auto$rtlil.cc:2549:NotGate$35710
.subckt sff1r_x4 ck=MTxClk i=$abc$41706$auto$rtlil.cc:2558:MuxGate$35642 nrst=$abc$41706$auto$rtlil.cc:2549:NotGate$35644 q=CarrierSenseLost
.subckt sff1r_x4 ck=MTxClk i=$abc$41706$auto$rtlil.cc:2558:MuxGate$35646 nrst=$abc$41706$auto$rtlil.cc:2549:NotGate$35648 q=DeferLatched
.subckt sff1r_x4 ck=MTxClk i=$abc$41706$auto$rtlil.cc:2558:MuxGate$35650 nrst=$abc$41706$auto$rtlil.cc:2549:NotGate$35652 q=LateCollLatched
.subckt sff1r_x4 ck=MTxClk i=$abc$41706$auto$rtlil.cc:2558:MuxGate$35654 nrst=$abc$41706$auto$rtlil.cc:2549:NotGate$35656 q=RetryLimit
.subckt sff1r_x4 ck=MTxClk i=$abc$41706$auto$rtlil.cc:2558:MuxGate$35658 nrst=$abc$41706$auto$rtlil.cc:2549:NotGate$35660 q=RetryCntLatched[0]
.subckt sff1r_x4 ck=MTxClk i=$abc$41706$auto$rtlil.cc:2558:MuxGate$35662 nrst=$abc$41706$auto$rtlil.cc:2549:NotGate$35664 q=RetryCntLatched[1]
.subckt sff1r_x4 ck=MTxClk i=$abc$41706$auto$rtlil.cc:2558:MuxGate$35666 nrst=$abc$41706$auto$rtlil.cc:2549:NotGate$35668 q=RetryCntLatched[2]
.subckt sff1r_x4 ck=MTxClk i=$abc$41706$auto$rtlil.cc:2558:MuxGate$35670 nrst=$abc$41706$auto$rtlil.cc:2549:NotGate$35672 q=RetryCntLatched[3]
.subckt sff1r_x4 ck=MRxClk i=$abc$41706$auto$rtlil.cc:2558:MuxGate$35674 nrst=$abc$41706$auto$rtlil.cc:2549:NotGate$35676 q=ReceivedPacketTooBig
.subckt sff1r_x4 ck=MRxClk i=$abc$41706$auto$rtlil.cc:2558:MuxGate$35678 nrst=$abc$41706$auto$rtlil.cc:2549:NotGate$35680 q=DribbleNibble
.subckt sff1r_x4 ck=MRxClk i=$abc$41706$auto$rtlil.cc:2558:MuxGate$35682 nrst=$abc$41706$auto$rtlil.cc:2549:NotGate$35684 q=ShortFrame
.subckt sff1r_x4 ck=MRxClk i=$abc$41706$auto$rtlil.cc:2558:MuxGate$35690 nrst=$abc$41706$auto$rtlil.cc:2549:NotGate$35692 q=$abc$41706$auto$ff.cc:693:flip_bits$35685
.subckt sff1r_x4 ck=MRxClk i=$abc$41706$auto$rtlil.cc:2558:MuxGate$35694 nrst=$abc$41706$auto$rtlil.cc:2549:NotGate$35696 q=RxLateCollision
.subckt sff1r_x4 ck=MRxClk i=LoadRxStatus nrst=$abc$41706$auto$rtlil.cc:2549:NotGate$35698 q=ReceiveEnd
.subckt sff1r_x4 ck=MRxClk i=TakeSample nrst=$abc$41706$auto$rtlil.cc:2549:NotGate$35700 q=LoadRxStatus
.subckt sff1r_x4 ck=MRxClk i=$0\LatchedMRxErr[0:0] nrst=$abc$41706$auto$rtlil.cc:2549:NotGate$35702 q=LatchedMRxErr
.subckt sff1r_x4 ck=MRxClk i=$abc$41706$auto$rtlil.cc:2558:MuxGate$35704 nrst=$abc$41706$auto$rtlil.cc:2549:NotGate$35706 q=InvalidSymbol
.subckt sff1r_x4 ck=MRxClk i=$abc$41706$auto$rtlil.cc:2558:MuxGate$35708 nrst=$abc$41706$auto$rtlil.cc:2549:NotGate$35710 q=LatchedCrcError
.end

.model eth_miim
.inputs Clk Reset Divider[0] Divider[1] Divider[2] Divider[3] Divider[4] Divider[5] Divider[6] Divider[7] NoPre CtrlData[0] CtrlData[1] CtrlData[2] CtrlData[3] CtrlData[4] CtrlData[5] CtrlData[6] CtrlData[7] CtrlData[8] CtrlData[9] CtrlData[10] CtrlData[11] CtrlData[12] CtrlData[13] CtrlData[14] CtrlData[15] Rgad[0] Rgad[1] Rgad[2] Rgad[3] Rgad[4] Fiad[0] Fiad[1] Fiad[2] Fiad[3] Fiad[4] WCtrlData RStat ScanStat Mdi
.outputs Mdo MdoEn Mdc Busy Prsd[0] Prsd[1] Prsd[2] Prsd[3] Prsd[4] Prsd[5] Prsd[6] Prsd[7] Prsd[8] Prsd[9] Prsd[10] Prsd[11] Prsd[12] Prsd[13] Prsd[14] Prsd[15] LinkFail Nvalid WCtrlDataStart RStatStart UpdateMIIRX_DATAReg
.names $false
.names $true
1
.names $undef
.subckt inv_x0 i=SyncStatMdcEn nq=$abc$41991$new_n105_
.subckt inv_x0 i=MdcEn nq=$abc$41991$new_n106_
.subckt inv_x0 i=WCtrlDataStart_q nq=$abc$41991$new_n107_
.subckt inv_x0 i=EndBusy nq=$abc$41991$new_n108_
.subckt inv_x0 i=InProgress_q2 nq=$abc$41991$new_n109_
.subckt inv_x0 i=RStatStart_q2 nq=$abc$41991$new_n110_
.subckt inv_x0 i=WCtrlDataStart_q2 nq=$abc$41991$new_n111_
.subckt inv_x0 i=WriteOp nq=$abc$41991$new_n112_
.subckt inv_x0 i=BitCounter[6] nq=$abc$41991$new_n113_
.subckt inv_x0 i=BitCounter[5] nq=$abc$41991$new_n114_
.subckt inv_x0 i=BitCounter[4] nq=$abc$41991$new_n115_
.subckt inv_x0 i=BitCounter[3] nq=$abc$41991$new_n116_
.subckt inv_x0 i=RStat_q3 nq=$abc$41991$new_n117_
.subckt inv_x0 i=WCtrlData_q3 nq=$abc$41991$new_n118_
.subckt inv_x0 i=NoPre nq=$abc$41991$new_n119_
.subckt inv_x0 i=Reset nq=$abc$41991$auto$rtlil.cc:2549:NotGate$35714
.subckt mx2_x2 cmd=MdcEn i0=SyncStatMdcEn i1=ScanStat_q2 q=$abc$41991$auto$rtlil.cc:2558:MuxGate$35830
.subckt a2_x2 i0=EndBusy i1=$abc$41991$new_n107_ q=$0\UpdateMIIRX_DATAReg[0:0]
.subckt mx2_x2 cmd=EndBusy i0=WCtrlDataStart i1=WCtrlDataStart_q q=$abc$41991$auto$rtlil.cc:2558:MuxGate$35820
.subckt oa22_x2 i0=$abc$41991$new_n117_ i1=RStat_q2 i2=RStatStart q=$abc$41991$new_n124_
.subckt a2_x2 i0=$abc$41991$new_n124_ i1=$abc$41991$new_n108_ q=$abc$41991$auto$rtlil.cc:2558:MuxGate$35800
.subckt oa22_x2 i0=$abc$41991$new_n118_ i1=WCtrlData_q2 i2=WCtrlDataStart q=$abc$41991$new_n126_
.subckt a2_x2 i0=$abc$41991$new_n126_ i1=$abc$41991$new_n108_ q=$abc$41991$auto$rtlil.cc:2558:MuxGate$35796
.subckt nand2_x0 i0=$abc$41991$new_n109_ i1=InProgress_q3 nq=$abc$41991$new_n128_
.subckt inv_x0 i=$abc$41991$new_n128_ nq=$0\EndBusy_d[0:0]
.subckt oa22_x2 i0=$abc$41991$new_n105_ i1=ScanStat_q2 i2=Nvalid q=$abc$41991$new_n130_
.subckt a2_x2 i0=$abc$41991$new_n130_ i1=$abc$41991$new_n128_ q=$abc$41991$auto$rtlil.cc:2558:MuxGate$35792
.subckt mx2_x2 cmd=MdcEn i0=LatchByte[1] i1=LatchByte1_d q=$abc$41991$auto$rtlil.cc:2558:MuxGate$35788
.subckt mx2_x2 cmd=MdcEn i0=LatchByte[0] i1=LatchByte0_d q=$abc$41991$auto$rtlil.cc:2558:MuxGate$35784
.subckt a2_x2 i0=LatchByte0_d i1=$abc$41991$new_n106_ q=$abc$41991$new_n134_
.subckt a3_x2 i0=BitCounter[4] i1=BitCounter[5] i2=$abc$41991$new_n113_ q=$abc$41991$new_n135_
.subckt a2_x2 i0=BitCounter[0] i1=BitCounter[1] q=$abc$41991$new_n136_
.subckt a3_x2 i0=BitCounter[0] i1=BitCounter[1] i2=BitCounter[2] q=$abc$41991$new_n137_
.subckt nand3_x0 i0=BitCounter[0] i1=BitCounter[1] i2=BitCounter[2] nq=$abc$41991$new_n138_
.subckt a4_x2 i0=BitCounter[0] i1=BitCounter[1] i2=BitCounter[2] i3=BitCounter[3] q=$abc$41991$new_n139_
.subckt nand4_x0 i0=BitCounter[0] i1=BitCounter[1] i2=BitCounter[2] i3=BitCounter[3] nq=$abc$41991$new_n140_
.subckt a4_x2 i0=$abc$41991$new_n139_ i1=BitCounter[4] i2=BitCounter[5] i3=$abc$41991$new_n113_ q=$abc$41991$new_n141_
.subckt nand4_x0 i0=$abc$41991$new_n139_ i1=BitCounter[4] i2=BitCounter[5] i3=$abc$41991$new_n113_ nq=$abc$41991$new_n142_
.subckt a2_x2 i0=InProgress i1=MdcEn q=$abc$41991$new_n143_
.subckt a2_x2 i0=$abc$41991$new_n143_ i1=$abc$41991$new_n112_ q=$abc$41991$new_n144_
.subckt oa22_x2 i0=$abc$41991$new_n144_ i1=$abc$41991$new_n141_ i2=$abc$41991$new_n134_ q=$abc$41991$auto$rtlil.cc:2558:MuxGate$35780
.subckt nand2_x0 i0=LatchByte1_d i1=$abc$41991$new_n106_ nq=$abc$41991$new_n146_
.subckt a2_x2 i0=$abc$41991$new_n137_ i1=$abc$41991$new_n116_ q=$abc$41991$new_n147_
.subckt nand3_x0 i0=$abc$41991$new_n147_ i1=$abc$41991$new_n144_ i2=$abc$41991$new_n135_ nq=$abc$41991$new_n148_
.subckt nand2_x0 i0=$abc$41991$new_n148_ i1=$abc$41991$new_n146_ nq=$abc$41991$auto$rtlil.cc:2558:MuxGate$35776
.subckt mx2_x2 cmd=MdcEn i0=InProgress_q3 i1=InProgress_q2 q=$abc$41991$auto$rtlil.cc:2558:MuxGate$35772
.subckt mx2_x2 cmd=MdcEn i0=InProgress_q2 i1=InProgress_q1 q=$abc$41991$auto$rtlil.cc:2558:MuxGate$35768
.subckt mx2_x2 cmd=MdcEn i0=InProgress_q1 i1=InProgress q=$abc$41991$auto$rtlil.cc:2558:MuxGate$35764
.subckt mx2_x2 cmd=MdcEn i0=RStatStart_q2 i1=RStatStart_q1 q=$abc$41991$auto$rtlil.cc:2558:MuxGate$35760
.subckt mx2_x2 cmd=MdcEn i0=RStatStart_q1 i1=RStatStart q=$abc$41991$auto$rtlil.cc:2558:MuxGate$35756
.subckt mx2_x2 cmd=MdcEn i0=WCtrlDataStart_q2 i1=WCtrlDataStart_q1 q=$abc$41991$auto$rtlil.cc:2558:MuxGate$35752
.subckt mx2_x2 cmd=MdcEn i0=WCtrlDataStart_q1 i1=WCtrlDataStart q=$abc$41991$auto$rtlil.cc:2558:MuxGate$35748
.subckt a2_x2 i0=WCtrlDataStart_q1 i1=$abc$41991$new_n111_ q=$abc$41991$new_n157_
.subckt nand2_x0 i0=WCtrlDataStart_q1 i1=$abc$41991$new_n111_ nq=$abc$41991$new_n158_
.subckt nor2_x0 i0=InProgress i1=InProgress_q1 nq=$abc$41991$new_n159_
.subckt nand3_x0 i0=$abc$41991$new_n159_ i1=$abc$41991$new_n109_ i2=SyncStatMdcEn nq=$abc$41991$new_n160_
.subckt nand2_x0 i0=RStatStart_q1 i1=$abc$41991$new_n110_ nq=$abc$41991$new_n161_
.subckt nand3_x0 i0=$abc$41991$new_n161_ i1=$abc$41991$new_n160_ i2=$abc$41991$new_n158_ nq=$abc$41991$new_n162_
.subckt nand2_x0 i0=$abc$41991$new_n162_ i1=InProgress nq=$abc$41991$new_n163_
.subckt ao22_x2 i0=$abc$41991$new_n162_ i1=$abc$41991$new_n141_ i2=MdcEn q=$abc$41991$new_n164_
.subckt nand2_x0 i0=$abc$41991$new_n164_ i1=$abc$41991$new_n163_ nq=$abc$41991$new_n165_
.subckt mx2_x2 cmd=$abc$41991$new_n165_ i0=$abc$41991$new_n157_ i1=WriteOp q=$abc$41991$auto$rtlil.cc:2558:MuxGate$35744
.subckt ao22_x2 i0=$abc$41991$new_n106_ i1=$abc$41991$new_n142_ i2=InProgress q=$abc$41991$new_n167_
.subckt oa22_x2 i0=MdcEn i1=$abc$41991$new_n162_ i2=$abc$41991$new_n167_ q=$abc$41991$auto$rtlil.cc:2558:MuxGate$35740
.subckt nand3_x0 i0=$abc$41991$new_n139_ i1=BitCounter[4] i2=BitCounter[5] nq=$abc$41991$new_n169_
.subckt a2_x2 i0=$abc$41991$new_n169_ i1=InProgress q=$abc$41991$new_n170_
.subckt nand2_x0 i0=$abc$41991$new_n169_ i1=InProgress nq=$abc$41991$new_n171_
.subckt oa22_x2 i0=MdcEn i1=$abc$41991$new_n171_ i2=$abc$41991$new_n113_ q=$abc$41991$new_n172_
.subckt nand2_x0 i0=$abc$41991$new_n143_ i1=$abc$41991$new_n141_ nq=$abc$41991$new_n173_
.subckt nand2_x0 i0=$abc$41991$new_n173_ i1=$abc$41991$new_n172_ nq=$abc$41991$auto$rtlil.cc:2558:MuxGate$35736
.subckt ao22_x2 i0=$abc$41991$new_n106_ i1=$abc$41991$new_n170_ i2=BitCounter[5] q=$abc$41991$new_n175_
.subckt nor3_x0 i0=BitCounter[0] i1=BitCounter[1] i2=BitCounter[2] nq=$abc$41991$new_n176_
.subckt nor4_x0 i0=BitCounter[0] i1=BitCounter[1] i2=BitCounter[2] i3=BitCounter[3] nq=$abc$41991$new_n177_
.subckt o4_x2 i0=BitCounter[0] i1=BitCounter[1] i2=BitCounter[2] i3=BitCounter[3] q=$abc$41991$new_n178_
.subckt o2_x2 i0=BitCounter[4] i1=BitCounter[5] q=$abc$41991$new_n179_
.subckt nor4_x0 i0=$abc$41991$new_n179_ i1=$abc$41991$new_n178_ i2=$abc$41991$new_n119_ i3=BitCounter[6] nq=$abc$41991$new_n180_
.subckt a3_x2 i0=$abc$41991$new_n139_ i1=BitCounter[4] i2=$abc$41991$new_n114_ q=$abc$41991$new_n181_
.subckt ao22_x2 i0=$abc$41991$new_n181_ i1=$abc$41991$new_n180_ i2=$abc$41991$new_n143_ q=$abc$41991$new_n182_
.subckt o2_x2 i0=$abc$41991$new_n182_ i1=$abc$41991$new_n175_ q=$abc$41991$auto$rtlil.cc:2558:MuxGate$35732
.subckt a2_x2 i0=BitCounter[4] i1=$abc$41991$new_n106_ q=$abc$41991$new_n184_
.subckt a2_x2 i0=$abc$41991$new_n143_ i1=$abc$41991$new_n140_ q=$abc$41991$new_n185_
.subckt nxr2_x1 i0=$abc$41991$new_n139_ i1=$abc$41991$new_n115_ nq=$abc$41991$new_n186_
.subckt oa22_x2 i0=$abc$41991$new_n143_ i1=$abc$41991$new_n186_ i2=$abc$41991$new_n184_ q=$abc$41991$auto$rtlil.cc:2558:MuxGate$35728
.subckt oa22_x2 i0=$abc$41991$new_n138_ i1=InProgress i2=$abc$41991$new_n106_ q=$abc$41991$new_n188_
.subckt nand2_x0 i0=$abc$41991$new_n138_ i1=$abc$41991$new_n116_ nq=$abc$41991$new_n189_
.subckt a2_x2 i0=BitCounter[3] i1=$abc$41991$new_n106_ q=$abc$41991$new_n190_
.subckt ao22_x2 i0=$abc$41991$new_n185_ i1=$abc$41991$new_n190_ i2=$abc$41991$new_n189_ q=$abc$41991$auto$rtlil.cc:2558:MuxGate$35724
.subckt oa22_x2 i0=$abc$41991$new_n143_ i1=$abc$41991$new_n136_ i2=BitCounter[2] q=$abc$41991$new_n192_
.subckt a2_x2 i0=$abc$41991$new_n192_ i1=$abc$41991$new_n188_ q=$abc$41991$auto$rtlil.cc:2558:MuxGate$35720
.subckt nand2_x0 i0=BitCounter[1] i1=$abc$41991$new_n106_ nq=$abc$41991$new_n194_
.subckt xr2_x1 i0=BitCounter[0] i1=BitCounter[1] q=$abc$41991$new_n195_
.subckt nand2_x0 i0=$abc$41991$new_n195_ i1=$abc$41991$new_n143_ nq=$abc$41991$new_n196_
.subckt nand2_x0 i0=$abc$41991$new_n196_ i1=$abc$41991$new_n194_ nq=$abc$41991$auto$rtlil.cc:2558:MuxGate$35716
.subckt mx2_x2 cmd=BitCounter[0] i0=$abc$41991$new_n143_ i1=$abc$41991$new_n106_ q=$abc$41991$auto$rtlil.cc:2558:MuxGate$35712
.subckt nor3_x0 i0=RStat i1=WCtrlData i2=InProgress nq=$abc$41991$new_n199_
.subckt nor2_x0 i0=Nvalid i1=RStatStart nq=$abc$41991$new_n200_
.subckt nor4_x0 i0=InProgress_q3 i1=EndBusy i2=WCtrlDataStart i3=SyncStatMdcEn nq=$abc$41991$new_n201_
.subckt nand3_x0 i0=$abc$41991$new_n201_ i1=$abc$41991$new_n200_ i2=$abc$41991$new_n199_ nq=Busy
.subckt nand3_x0 i0=$abc$41991$new_n115_ i1=BitCounter[5] i2=$abc$41991$new_n113_ nq=$abc$41991$new_n203_
.subckt a4_x2 i0=$abc$41991$new_n119_ i1=$abc$41991$new_n115_ i2=BitCounter[5] i3=$abc$41991$new_n113_ q=$abc$41991$new_n204_
.subckt oa22_x2 i0=$abc$41991$new_n177_ i1=$abc$41991$new_n204_ i2=$abc$41991$new_n180_ q=$abc$41991$new_n205_
.subckt a2_x2 i0=$abc$41991$new_n205_ i1=InProgress q=ByteSelect[0]
.subckt a2_x2 i0=$abc$41991$new_n176_ i1=BitCounter[3] q=$abc$41991$new_n207_
.subckt nand3_x0 i0=$abc$41991$new_n176_ i1=BitCounter[3] i2=InProgress nq=$abc$41991$new_n208_
.subckt nor2_x0 i0=$abc$41991$new_n208_ i1=$abc$41991$new_n203_ nq=ByteSelect[1]
.subckt a2_x2 i0=WriteOp i1=InProgress q=$abc$41991$new_n210_
.subckt a4_x2 i0=$abc$41991$new_n210_ i1=BitCounter[4] i2=BitCounter[5] i3=$abc$41991$new_n113_ q=$abc$41991$new_n211_
.subckt a2_x2 i0=$abc$41991$new_n211_ i1=$abc$41991$new_n177_ q=ByteSelect[2]
.subckt a2_x2 i0=$abc$41991$new_n211_ i1=$abc$41991$new_n207_ q=ByteSelect[3]
.subckt inv_x0 i=Reset nq=$abc$41991$auto$rtlil.cc:2549:NotGate$35718
.subckt inv_x0 i=Reset nq=$abc$41991$auto$rtlil.cc:2549:NotGate$35722
.subckt inv_x0 i=Reset nq=$abc$41991$auto$rtlil.cc:2549:NotGate$35726
.subckt inv_x0 i=Reset nq=$abc$41991$auto$rtlil.cc:2549:NotGate$35730
.subckt inv_x0 i=Reset nq=$abc$41991$auto$rtlil.cc:2549:NotGate$35734
.subckt inv_x0 i=Reset nq=$abc$41991$auto$rtlil.cc:2549:NotGate$35738
.subckt inv_x0 i=Reset nq=$abc$41991$auto$rtlil.cc:2549:NotGate$35742
.subckt inv_x0 i=Reset nq=$abc$41991$auto$rtlil.cc:2549:NotGate$35746
.subckt inv_x0 i=Reset nq=$abc$41991$auto$rtlil.cc:2549:NotGate$35750
.subckt inv_x0 i=Reset nq=$abc$41991$auto$rtlil.cc:2549:NotGate$35754
.subckt inv_x0 i=Reset nq=$abc$41991$auto$rtlil.cc:2549:NotGate$35758
.subckt inv_x0 i=Reset nq=$abc$41991$auto$rtlil.cc:2549:NotGate$35762
.subckt inv_x0 i=Reset nq=$abc$41991$auto$rtlil.cc:2549:NotGate$35766
.subckt inv_x0 i=Reset nq=$abc$41991$auto$rtlil.cc:2549:NotGate$35770
.subckt inv_x0 i=Reset nq=$abc$41991$auto$rtlil.cc:2549:NotGate$35774
.subckt inv_x0 i=Reset nq=$abc$41991$auto$rtlil.cc:2549:NotGate$35778
.subckt inv_x0 i=Reset nq=$abc$41991$auto$rtlil.cc:2549:NotGate$35782
.subckt inv_x0 i=Reset nq=$abc$41991$auto$rtlil.cc:2549:NotGate$35786
.subckt inv_x0 i=Reset nq=$abc$41991$auto$rtlil.cc:2549:NotGate$35790
.subckt inv_x0 i=Reset nq=$abc$41991$auto$rtlil.cc:2549:NotGate$35794
.subckt inv_x0 i=Reset nq=$abc$41991$auto$rtlil.cc:2549:NotGate$35798
.subckt inv_x0 i=Reset nq=$abc$41991$auto$rtlil.cc:2549:NotGate$35802
.subckt inv_x0 i=Reset nq=$abc$41991$auto$rtlil.cc:2549:NotGate$35804
.subckt inv_x0 i=Reset nq=$abc$41991$auto$rtlil.cc:2549:NotGate$35806
.subckt inv_x0 i=Reset nq=$abc$41991$auto$rtlil.cc:2549:NotGate$35808
.subckt inv_x0 i=Reset nq=$abc$41991$auto$rtlil.cc:2549:NotGate$35810
.subckt inv_x0 i=Reset nq=$abc$41991$auto$rtlil.cc:2549:NotGate$35812
.subckt inv_x0 i=Reset nq=$abc$41991$auto$rtlil.cc:2549:NotGate$35814
.subckt inv_x0 i=Reset nq=$abc$41991$auto$rtlil.cc:2549:NotGate$35816
.subckt inv_x0 i=Reset nq=$abc$41991$auto$rtlil.cc:2549:NotGate$35818
.subckt inv_x0 i=Reset nq=$abc$41991$auto$rtlil.cc:2549:NotGate$35822
.subckt inv_x0 i=Reset nq=$abc$41991$auto$rtlil.cc:2549:NotGate$35824
.subckt inv_x0 i=Reset nq=$abc$41991$auto$rtlil.cc:2549:NotGate$35826
.subckt inv_x0 i=Reset nq=$abc$41991$auto$rtlil.cc:2549:NotGate$35828
.subckt inv_x0 i=Reset nq=$abc$41991$auto$rtlil.cc:2549:NotGate$35832
.subckt sff1r_x4 ck=Clk i=$abc$41991$auto$rtlil.cc:2558:MuxGate$35712 nrst=$abc$41991$auto$rtlil.cc:2549:NotGate$35714 q=BitCounter[0]
.subckt sff1r_x4 ck=Clk i=$abc$41991$auto$rtlil.cc:2558:MuxGate$35716 nrst=$abc$41991$auto$rtlil.cc:2549:NotGate$35718 q=BitCounter[1]
.subckt sff1r_x4 ck=Clk i=$abc$41991$auto$rtlil.cc:2558:MuxGate$35720 nrst=$abc$41991$auto$rtlil.cc:2549:NotGate$35722 q=BitCounter[2]
.subckt sff1r_x4 ck=Clk i=$abc$41991$auto$rtlil.cc:2558:MuxGate$35724 nrst=$abc$41991$auto$rtlil.cc:2549:NotGate$35726 q=BitCounter[3]
.subckt sff1r_x4 ck=Clk i=$abc$41991$auto$rtlil.cc:2558:MuxGate$35728 nrst=$abc$41991$auto$rtlil.cc:2549:NotGate$35730 q=BitCounter[4]
.subckt sff1r_x4 ck=Clk i=$abc$41991$auto$rtlil.cc:2558:MuxGate$35732 nrst=$abc$41991$auto$rtlil.cc:2549:NotGate$35734 q=BitCounter[5]
.subckt sff1r_x4 ck=Clk i=$abc$41991$auto$rtlil.cc:2558:MuxGate$35736 nrst=$abc$41991$auto$rtlil.cc:2549:NotGate$35738 q=BitCounter[6]
.subckt sff1r_x4 ck=Clk i=$abc$41991$auto$rtlil.cc:2558:MuxGate$35740 nrst=$abc$41991$auto$rtlil.cc:2549:NotGate$35742 q=InProgress
.subckt sff1r_x4 ck=Clk i=$abc$41991$auto$rtlil.cc:2558:MuxGate$35744 nrst=$abc$41991$auto$rtlil.cc:2549:NotGate$35746 q=WriteOp
.subckt sff1r_x4 ck=Clk i=$abc$41991$auto$rtlil.cc:2558:MuxGate$35748 nrst=$abc$41991$auto$rtlil.cc:2549:NotGate$35750 q=WCtrlDataStart_q1
.subckt sff1r_x4 ck=Clk i=$abc$41991$auto$rtlil.cc:2558:MuxGate$35752 nrst=$abc$41991$auto$rtlil.cc:2549:NotGate$35754 q=WCtrlDataStart_q2
.subckt sff1r_x4 ck=Clk i=$abc$41991$auto$rtlil.cc:2558:MuxGate$35756 nrst=$abc$41991$auto$rtlil.cc:2549:NotGate$35758 q=RStatStart_q1
.subckt sff1r_x4 ck=Clk i=$abc$41991$auto$rtlil.cc:2558:MuxGate$35760 nrst=$abc$41991$auto$rtlil.cc:2549:NotGate$35762 q=RStatStart_q2
.subckt sff1r_x4 ck=Clk i=$abc$41991$auto$rtlil.cc:2558:MuxGate$35764 nrst=$abc$41991$auto$rtlil.cc:2549:NotGate$35766 q=InProgress_q1
.subckt sff1r_x4 ck=Clk i=$abc$41991$auto$rtlil.cc:2558:MuxGate$35768 nrst=$abc$41991$auto$rtlil.cc:2549:NotGate$35770 q=InProgress_q2
.subckt sff1r_x4 ck=Clk i=$abc$41991$auto$rtlil.cc:2558:MuxGate$35772 nrst=$abc$41991$auto$rtlil.cc:2549:NotGate$35774 q=InProgress_q3
.subckt sff1r_x4 ck=Clk i=$abc$41991$auto$rtlil.cc:2558:MuxGate$35776 nrst=$abc$41991$auto$rtlil.cc:2549:NotGate$35778 q=LatchByte1_d
.subckt sff1r_x4 ck=Clk i=$abc$41991$auto$rtlil.cc:2558:MuxGate$35780 nrst=$abc$41991$auto$rtlil.cc:2549:NotGate$35782 q=LatchByte0_d
.subckt sff1r_x4 ck=Clk i=$abc$41991$auto$rtlil.cc:2558:MuxGate$35784 nrst=$abc$41991$auto$rtlil.cc:2549:NotGate$35786 q=LatchByte[0]
.subckt sff1r_x4 ck=Clk i=$abc$41991$auto$rtlil.cc:2558:MuxGate$35788 nrst=$abc$41991$auto$rtlil.cc:2549:NotGate$35790 q=LatchByte[1]
.subckt sff1r_x4 ck=Clk i=$abc$41991$auto$rtlil.cc:2558:MuxGate$35792 nrst=$abc$41991$auto$rtlil.cc:2549:NotGate$35794 q=Nvalid
.subckt sff1r_x4 ck=Clk i=$abc$41991$auto$rtlil.cc:2558:MuxGate$35796 nrst=$abc$41991$auto$rtlil.cc:2549:NotGate$35798 q=WCtrlDataStart
.subckt sff1r_x4 ck=Clk i=$abc$41991$auto$rtlil.cc:2558:MuxGate$35800 nrst=$abc$41991$auto$rtlil.cc:2549:NotGate$35802 q=RStatStart
.subckt sff1r_x4 ck=Clk i=WCtrlData nrst=$abc$41991$auto$rtlil.cc:2549:NotGate$35804 q=WCtrlData_q1
.subckt sff1r_x4 ck=Clk i=WCtrlData_q1 nrst=$abc$41991$auto$rtlil.cc:2549:NotGate$35806 q=WCtrlData_q2
.subckt sff1r_x4 ck=Clk i=WCtrlData_q2 nrst=$abc$41991$auto$rtlil.cc:2549:NotGate$35808 q=WCtrlData_q3
.subckt sff1r_x4 ck=Clk i=RStat nrst=$abc$41991$auto$rtlil.cc:2549:NotGate$35810 q=RStat_q1
.subckt sff1r_x4 ck=Clk i=RStat_q1 nrst=$abc$41991$auto$rtlil.cc:2549:NotGate$35812 q=RStat_q2
.subckt sff1r_x4 ck=Clk i=RStat_q2 nrst=$abc$41991$auto$rtlil.cc:2549:NotGate$35814 q=RStat_q3
.subckt sff1r_x4 ck=Clk i=ScanStat nrst=$abc$41991$auto$rtlil.cc:2549:NotGate$35816 q=ScanStat_q1
.subckt sff1r_x4 ck=Clk i=ScanStat_q1 nrst=$abc$41991$auto$rtlil.cc:2549:NotGate$35818 q=ScanStat_q2
.subckt sff1r_x4 ck=Clk i=$abc$41991$auto$rtlil.cc:2558:MuxGate$35820 nrst=$abc$41991$auto$rtlil.cc:2549:NotGate$35822 q=WCtrlDataStart_q
.subckt sff1r_x4 ck=Clk i=$0\UpdateMIIRX_DATAReg[0:0] nrst=$abc$41991$auto$rtlil.cc:2549:NotGate$35824 q=UpdateMIIRX_DATAReg
.subckt sff1r_x4 ck=Clk i=$0\EndBusy_d[0:0] nrst=$abc$41991$auto$rtlil.cc:2549:NotGate$35826 q=EndBusy_d
.subckt sff1r_x4 ck=Clk i=EndBusy_d nrst=$abc$41991$auto$rtlil.cc:2549:NotGate$35828 q=EndBusy
.subckt sff1r_x4 ck=Clk i=$abc$41991$auto$rtlil.cc:2558:MuxGate$35830 nrst=$abc$41991$auto$rtlil.cc:2549:NotGate$35832 q=SyncStatMdcEn
.subckt eth_clockgen Clk=Clk Divider[0]=Divider[0] Divider[1]=Divider[1] Divider[2]=Divider[2] Divider[3]=Divider[3] Divider[4]=Divider[4] Divider[5]=Divider[5] Divider[6]=Divider[6] Divider[7]=Divider[7] Mdc=Mdc MdcEn=MdcEn MdcEn_n=MdcEn_n Reset=Reset
.subckt eth_outputcontrol BitCounter[0]=BitCounter[0] BitCounter[1]=BitCounter[1] BitCounter[2]=BitCounter[2] BitCounter[3]=BitCounter[3] BitCounter[4]=BitCounter[4] BitCounter[5]=BitCounter[5] BitCounter[6]=BitCounter[6] Clk=Clk InProgress=InProgress MdcEn_n=MdcEn_n Mdo=Mdo MdoEn=MdoEn NoPre=NoPre Reset=Reset ShiftedBit=ShiftedBit WriteOp=WriteOp
.subckt eth_shiftreg ByteSelect[0]=ByteSelect[0] ByteSelect[1]=ByteSelect[1] ByteSelect[2]=ByteSelect[2] ByteSelect[3]=ByteSelect[3] Clk=Clk CtrlData[0]=CtrlData[0] CtrlData[1]=CtrlData[1] CtrlData[2]=CtrlData[2] CtrlData[3]=CtrlData[3] CtrlData[4]=CtrlData[4] CtrlData[5]=CtrlData[5] CtrlData[6]=CtrlData[6] CtrlData[7]=CtrlData[7] CtrlData[8]=CtrlData[8] CtrlData[9]=CtrlData[9] CtrlData[10]=CtrlData[10] CtrlData[11]=CtrlData[11] CtrlData[12]=CtrlData[12] CtrlData[13]=CtrlData[13] CtrlData[14]=CtrlData[14] CtrlData[15]=CtrlData[15] Fiad[0]=Fiad[0] Fiad[1]=Fiad[1] Fiad[2]=Fiad[2] Fiad[3]=Fiad[3] Fiad[4]=Fiad[4] LatchByte[0]=LatchByte[0] LatchByte[1]=LatchByte[1] LinkFail=LinkFail MdcEn_n=MdcEn_n Mdi=Mdi Prsd[0]=Prsd[0] Prsd[1]=Prsd[1] Prsd[2]=Prsd[2] Prsd[3]=Prsd[3] Prsd[4]=Prsd[4] Prsd[5]=Prsd[5] Prsd[6]=Prsd[6] Prsd[7]=Prsd[7] Prsd[8]=Prsd[8] Prsd[9]=Prsd[9] Prsd[10]=Prsd[10] Prsd[11]=Prsd[11] Prsd[12]=Prsd[12] Prsd[13]=Prsd[13] Prsd[14]=Prsd[14] Prsd[15]=Prsd[15] Reset=Reset Rgad[0]=Rgad[0] Rgad[1]=Rgad[1] Rgad[2]=Rgad[2] Rgad[3]=Rgad[3] Rgad[4]=Rgad[4] ShiftedBit=ShiftedBit WriteOp=WriteOp
.end

.model eth_outputcontrol
.inputs Clk Reset InProgress ShiftedBit BitCounter[0] BitCounter[1] BitCounter[2] BitCounter[3] BitCounter[4] BitCounter[5] BitCounter[6] WriteOp NoPre MdcEn_n
.outputs Mdo MdoEn
.names $false
.names $true
1
.names $undef
.subckt inv_x0 i=MdcEn_n nq=$abc$42136$new_n32_
.subckt inv_x0 i=WriteOp nq=$abc$42136$new_n33_
.subckt inv_x0 i=BitCounter[3] nq=$abc$42136$new_n34_
.subckt inv_x0 i=Reset nq=$abc$42136$auto$rtlil.cc:2549:NotGate$35836
.subckt mx2_x2 cmd=MdcEn_n i0=MdoEn_d i1=MdoEn_2d q=$abc$42136$auto$rtlil.cc:2558:MuxGate$35854
.subckt nor2_x0 i0=BitCounter[5] i1=BitCounter[6] nq=$abc$42136$new_n37_
.subckt o2_x2 i0=BitCounter[5] i1=BitCounter[6] q=$abc$42136$new_n38_
.subckt nand3_x0 i0=BitCounter[2] i1=BitCounter[3] i2=BitCounter[1] nq=$abc$42136$new_n39_
.subckt nor2_x0 i0=BitCounter[4] i1=BitCounter[6] nq=$abc$42136$new_n40_
.subckt nand3_x0 i0=$abc$42136$new_n40_ i1=$abc$42136$new_n39_ i2=BitCounter[5] nq=$abc$42136$new_n41_
.subckt nand2_x0 i0=$abc$42136$new_n38_ i1=WriteOp nq=$abc$42136$new_n42_
.subckt nand3_x0 i0=$abc$42136$new_n41_ i1=$abc$42136$new_n38_ i2=$abc$42136$new_n33_ nq=$abc$42136$new_n43_
.subckt a2_x2 i0=InProgress i1=MdcEn_n q=$abc$42136$new_n44_
.subckt nand2_x0 i0=InProgress i1=MdcEn_n nq=$abc$42136$new_n45_
.subckt a2_x2 i0=$abc$42136$new_n32_ i1=MdoEn_2d q=$abc$42136$new_n46_
.subckt oa22_x2 i0=$abc$42136$new_n43_ i1=$abc$42136$new_n44_ i2=$abc$42136$new_n46_ q=$abc$42136$auto$rtlil.cc:2558:MuxGate$35850
.subckt mx2_x2 cmd=MdcEn_n i0=MdoEn i1=MdoEn_d q=$abc$42136$auto$rtlil.cc:2558:MuxGate$35846
.subckt o2_x2 i0=ShiftedBit i1=Mdo_2d q=$abc$42136$new_n49_
.subckt mx2_x2 cmd=$abc$42136$new_n32_ i0=$abc$42136$new_n49_ i1=Mdo_d q=$abc$42136$auto$rtlil.cc:2558:MuxGate$35842
.subckt mx2_x2 cmd=$abc$42136$new_n32_ i0=$abc$42136$new_n37_ i1=Mdo_2d q=$abc$42136$new_n51_
.subckt nor4_x0 i0=BitCounter[4] i1=BitCounter[2] i2=BitCounter[0] i3=BitCounter[1] nq=$abc$42136$new_n52_
.subckt nand3_x0 i0=$abc$42136$new_n52_ i1=NoPre i2=$abc$42136$new_n34_ nq=$abc$42136$new_n53_
.subckt a3_x2 i0=$abc$42136$new_n53_ i1=$abc$42136$new_n42_ i2=$abc$42136$new_n41_ q=$abc$42136$new_n54_
.subckt ao22_x2 i0=$abc$42136$new_n45_ i1=$abc$42136$new_n54_ i2=$abc$42136$new_n51_ q=$abc$42136$auto$rtlil.cc:2558:MuxGate$35838
.subckt mx2_x2 cmd=MdcEn_n i0=Mdo i1=Mdo_d q=$abc$42136$auto$rtlil.cc:2558:MuxGate$35834
.subckt inv_x0 i=Reset nq=$abc$42136$auto$rtlil.cc:2549:NotGate$35840
.subckt inv_x0 i=Reset nq=$abc$42136$auto$rtlil.cc:2549:NotGate$35844
.subckt inv_x0 i=Reset nq=$abc$42136$auto$rtlil.cc:2549:NotGate$35848
.subckt inv_x0 i=Reset nq=$abc$42136$auto$rtlil.cc:2549:NotGate$35852
.subckt inv_x0 i=Reset nq=$abc$42136$auto$rtlil.cc:2549:NotGate$35856
.subckt sff1r_x4 ck=Clk i=$abc$42136$auto$rtlil.cc:2558:MuxGate$35834 nrst=$abc$42136$auto$rtlil.cc:2549:NotGate$35836 q=Mdo
.subckt sff1r_x4 ck=Clk i=$abc$42136$auto$rtlil.cc:2558:MuxGate$35838 nrst=$abc$42136$auto$rtlil.cc:2549:NotGate$35840 q=Mdo_2d
.subckt sff1r_x4 ck=Clk i=$abc$42136$auto$rtlil.cc:2558:MuxGate$35842 nrst=$abc$42136$auto$rtlil.cc:2549:NotGate$35844 q=Mdo_d
.subckt sff1r_x4 ck=Clk i=$abc$42136$auto$rtlil.cc:2558:MuxGate$35846 nrst=$abc$42136$auto$rtlil.cc:2549:NotGate$35848 q=MdoEn
.subckt sff1r_x4 ck=Clk i=$abc$42136$auto$rtlil.cc:2558:MuxGate$35850 nrst=$abc$42136$auto$rtlil.cc:2549:NotGate$35852 q=MdoEn_2d
.subckt sff1r_x4 ck=Clk i=$abc$42136$auto$rtlil.cc:2558:MuxGate$35854 nrst=$abc$42136$auto$rtlil.cc:2549:NotGate$35856 q=MdoEn_d
.end

.model eth_random
.inputs MTxClk Reset StateJam StateJam_q RetryCnt[0] RetryCnt[1] RetryCnt[2] RetryCnt[3] NibCnt[0] NibCnt[1] NibCnt[2] NibCnt[3] NibCnt[4] NibCnt[5] NibCnt[6] NibCnt[7] NibCnt[8] NibCnt[9] NibCnt[10] NibCnt[11] NibCnt[12] NibCnt[13] NibCnt[14] NibCnt[15] ByteCnt[0] ByteCnt[1] ByteCnt[2] ByteCnt[3] ByteCnt[4] ByteCnt[5] ByteCnt[6] ByteCnt[7] ByteCnt[8] ByteCnt[9]
.outputs RandomEq0 RandomEqByteCnt
.names $false
.names $true
1
.names $undef
.subckt inv_x0 i=RandomLatched[6] nq=$abc$42167$new_n78_
.subckt inv_x0 i=RandomLatched[1] nq=$abc$42167$new_n79_
.subckt inv_x0 i=RetryCnt[3] nq=$abc$42167$new_n80_
.subckt inv_x0 i=RetryCnt[0] nq=$abc$42167$new_n81_
.subckt inv_x0 i=ByteCnt[1] nq=$abc$42167$new_n82_
.subckt inv_x0 i=ByteCnt[6] nq=$abc$42167$new_n83_
.subckt inv_x0 i=Reset nq=$abc$42167$auto$rtlil.cc:2549:NotGate$35858
.subckt a2_x2 i0=StateJam i1=StateJam_q q=$abc$42167$new_n85_
.subckt nand2_x0 i0=StateJam i1=StateJam_q nq=$abc$42167$new_n86_
.subckt nand2_x0 i0=$abc$42167$new_n86_ i1=RandomLatched[9] nq=$abc$42167$new_n87_
.subckt a3_x2 i0=StateJam i1=StateJam_q i2=RetryCnt[3] q=$abc$42167$new_n88_
.subckt ao22_x2 i0=RetryCnt[1] i1=RetryCnt[2] i2=x[9] q=$abc$42167$new_n89_
.subckt nand2_x0 i0=$abc$42167$new_n89_ i1=$abc$42167$new_n88_ nq=$abc$42167$new_n90_
.subckt nand2_x0 i0=$abc$42167$new_n90_ i1=$abc$42167$new_n87_ nq=$abc$42167$auto$rtlil.cc:2558:MuxGate$35914
.subckt nand2_x0 i0=$abc$42167$new_n86_ i1=RandomLatched[8] nq=$abc$42167$new_n92_
.subckt o3_x2 i0=RetryCnt[0] i1=RetryCnt[2] i2=RetryCnt[1] q=$abc$42167$new_n93_
.subckt a4_x2 i0=StateJam i1=StateJam_q i2=x[8] i3=RetryCnt[3] q=$abc$42167$new_n94_
.subckt nand2_x0 i0=$abc$42167$new_n94_ i1=$abc$42167$new_n93_ nq=$abc$42167$new_n95_
.subckt nand2_x0 i0=$abc$42167$new_n95_ i1=$abc$42167$new_n92_ nq=$abc$42167$auto$rtlil.cc:2558:MuxGate$35910
.subckt a4_x2 i0=StateJam i1=StateJam_q i2=x[7] i3=RetryCnt[3] q=$abc$42167$new_n97_
.subckt oa22_x2 i0=RandomLatched[7] i1=$abc$42167$new_n86_ i2=$abc$42167$new_n97_ q=$abc$42167$auto$rtlil.cc:2558:MuxGate$35906
.subckt a2_x2 i0=$abc$42167$new_n86_ i1=RandomLatched[6] q=$abc$42167$new_n99_
.subckt nand2_x0 i0=RetryCnt[0] i1=RetryCnt[1] nq=$abc$42167$new_n100_
.subckt nand3_x0 i0=$abc$42167$new_n100_ i1=$abc$42167$new_n80_ i2=RetryCnt[2] nq=$abc$42167$new_n101_
.subckt nor2_x0 i0=RetryCnt[3] i1=RetryCnt[2] nq=$abc$42167$new_n102_
.subckt o2_x2 i0=RetryCnt[3] i1=RetryCnt[2] q=$abc$42167$new_n103_
.subckt a2_x2 i0=$abc$42167$new_n103_ i1=$abc$42167$new_n85_ q=$abc$42167$new_n104_
.subckt a3_x2 i0=$abc$42167$new_n103_ i1=$abc$42167$new_n85_ i2=x[6] q=$abc$42167$new_n105_
.subckt oa22_x2 i0=$abc$42167$new_n105_ i1=$abc$42167$new_n101_ i2=$abc$42167$new_n99_ q=$abc$42167$auto$rtlil.cc:2558:MuxGate$35902
.subckt a2_x2 i0=$abc$42167$new_n86_ i1=RandomLatched[5] q=$abc$42167$new_n107_
.subckt nor2_x0 i0=RetryCnt[3] i1=RetryCnt[1] nq=$abc$42167$new_n108_
.subckt ao22_x2 i0=RetryCnt[1] i1=RetryCnt[3] i2=x[5] q=$abc$42167$new_n109_
.subckt oa22_x2 i0=$abc$42167$new_n104_ i1=$abc$42167$new_n109_ i2=$abc$42167$new_n107_ q=$abc$42167$auto$rtlil.cc:2558:MuxGate$35898
.subckt a2_x2 i0=$abc$42167$new_n86_ i1=RandomLatched[4] q=$abc$42167$new_n111_
.subckt nand3_x0 i0=$abc$42167$new_n108_ i1=$abc$42167$new_n81_ i2=RetryCnt[2] nq=$abc$42167$new_n112_
.subckt a3_x2 i0=$abc$42167$new_n103_ i1=$abc$42167$new_n85_ i2=x[4] q=$abc$42167$new_n113_
.subckt oa22_x2 i0=$abc$42167$new_n113_ i1=$abc$42167$new_n112_ i2=$abc$42167$new_n111_ q=$abc$42167$auto$rtlil.cc:2558:MuxGate$35894
.subckt a2_x2 i0=$abc$42167$new_n86_ i1=RandomLatched[3] q=$abc$42167$new_n115_
.subckt oa22_x2 i0=x[3] i1=$abc$42167$new_n104_ i2=$abc$42167$new_n115_ q=$abc$42167$auto$rtlil.cc:2558:MuxGate$35890
.subckt nand2_x0 i0=$abc$42167$new_n102_ i1=$abc$42167$new_n100_ nq=$abc$42167$new_n117_
.subckt a2_x2 i0=$abc$42167$new_n86_ i1=RandomLatched[2] q=$abc$42167$new_n118_
.subckt a3_x2 i0=StateJam i1=StateJam_q i2=x[2] q=$abc$42167$new_n119_
.subckt oa22_x2 i0=$abc$42167$new_n117_ i1=$abc$42167$new_n119_ i2=$abc$42167$new_n118_ q=$abc$42167$auto$rtlil.cc:2558:MuxGate$35886
.subckt o3_x2 i0=RetryCnt[3] i1=RetryCnt[2] i2=RetryCnt[1] q=$abc$42167$new_n121_
.subckt a2_x2 i0=$abc$42167$new_n121_ i1=x[1] q=$abc$42167$new_n122_
.subckt mx2_x2 cmd=$abc$42167$new_n86_ i0=$abc$42167$new_n122_ i1=RandomLatched[1] q=$abc$42167$auto$rtlil.cc:2558:MuxGate$35882
.subckt mx2_x2 cmd=$abc$42167$new_n86_ i0=x[0] i1=RandomLatched[0] q=$abc$42167$auto$rtlil.cc:2558:MuxGate$35878
.subckt nor4_x0 i0=RandomLatched[0] i1=RandomLatched[1] i2=RandomLatched[2] i3=RandomLatched[3] nq=$abc$42167$new_n125_
.subckt nor2_x0 i0=RandomLatched[5] i1=RandomLatched[6] nq=$abc$42167$new_n126_
.subckt nor4_x0 i0=RandomLatched[4] i1=RandomLatched[7] i2=RandomLatched[8] i3=RandomLatched[9] nq=$abc$42167$new_n127_
.subckt a3_x2 i0=$abc$42167$new_n127_ i1=$abc$42167$new_n126_ i2=$abc$42167$new_n125_ q=RandomEq0
.subckt nxr2_x1 i0=x[9] i1=x[2] nq=Feedback
.subckt a3_x2 i0=NibCnt[6] i1=NibCnt[4] i2=NibCnt[5] q=$abc$42167$new_n130_
.subckt a4_x2 i0=NibCnt[2] i1=NibCnt[3] i2=NibCnt[0] i3=NibCnt[1] q=$abc$42167$new_n131_
.subckt nxr2_x1 i0=ByteCnt[0] i1=RandomLatched[0] nq=$abc$42167$new_n132_
.subckt nxr2_x1 i0=ByteCnt[3] i1=RandomLatched[3] nq=$abc$42167$new_n133_
.subckt a4_x2 i0=$abc$42167$new_n133_ i1=$abc$42167$new_n132_ i2=$abc$42167$new_n131_ i3=$abc$42167$new_n130_ q=$abc$42167$new_n134_
.subckt nxr2_x1 i0=ByteCnt[9] i1=RandomLatched[9] nq=$abc$42167$new_n135_
.subckt nxr2_x1 i0=ByteCnt[7] i1=RandomLatched[7] nq=$abc$42167$new_n136_
.subckt nxr2_x1 i0=ByteCnt[8] i1=RandomLatched[8] nq=$abc$42167$new_n137_
.subckt nxr2_x1 i0=ByteCnt[5] i1=RandomLatched[5] nq=$abc$42167$new_n138_
.subckt a4_x2 i0=$abc$42167$new_n138_ i1=$abc$42167$new_n137_ i2=$abc$42167$new_n136_ i3=$abc$42167$new_n135_ q=$abc$42167$new_n139_
.subckt nxr2_x1 i0=ByteCnt[2] i1=RandomLatched[2] nq=$abc$42167$new_n140_
.subckt nxr2_x1 i0=ByteCnt[4] i1=RandomLatched[4] nq=$abc$42167$new_n141_
.subckt a2_x2 i0=$abc$42167$new_n141_ i1=$abc$42167$new_n140_ q=$abc$42167$new_n142_
.subckt nand2_x0 i0=ByteCnt[6] i1=$abc$42167$new_n78_ nq=$abc$42167$new_n143_
.subckt nand2_x0 i0=ByteCnt[1] i1=$abc$42167$new_n79_ nq=$abc$42167$new_n144_
.subckt nand2_x0 i0=$abc$42167$new_n82_ i1=RandomLatched[1] nq=$abc$42167$new_n145_
.subckt nand2_x0 i0=$abc$42167$new_n83_ i1=RandomLatched[6] nq=$abc$42167$new_n146_
.subckt a4_x2 i0=$abc$42167$new_n146_ i1=$abc$42167$new_n145_ i2=$abc$42167$new_n144_ i3=$abc$42167$new_n143_ q=$abc$42167$new_n147_
.subckt a4_x2 i0=$abc$42167$new_n147_ i1=$abc$42167$new_n142_ i2=$abc$42167$new_n139_ i3=$abc$42167$new_n134_ q=RandomEqByteCnt
.subckt inv_x0 i=Reset nq=$abc$42167$auto$rtlil.cc:2549:NotGate$35860
.subckt inv_x0 i=Reset nq=$abc$42167$auto$rtlil.cc:2549:NotGate$35862
.subckt inv_x0 i=Reset nq=$abc$42167$auto$rtlil.cc:2549:NotGate$35864
.subckt inv_x0 i=Reset nq=$abc$42167$auto$rtlil.cc:2549:NotGate$35866
.subckt inv_x0 i=Reset nq=$abc$42167$auto$rtlil.cc:2549:NotGate$35868
.subckt inv_x0 i=Reset nq=$abc$42167$auto$rtlil.cc:2549:NotGate$35870
.subckt inv_x0 i=Reset nq=$abc$42167$auto$rtlil.cc:2549:NotGate$35872
.subckt inv_x0 i=Reset nq=$abc$42167$auto$rtlil.cc:2549:NotGate$35874
.subckt inv_x0 i=Reset nq=$abc$42167$auto$rtlil.cc:2549:NotGate$35876
.subckt inv_x0 i=Reset nq=$abc$42167$auto$rtlil.cc:2549:NotGate$35880
.subckt inv_x0 i=Reset nq=$abc$42167$auto$rtlil.cc:2549:NotGate$35884
.subckt inv_x0 i=Reset nq=$abc$42167$auto$rtlil.cc:2549:NotGate$35888
.subckt inv_x0 i=Reset nq=$abc$42167$auto$rtlil.cc:2549:NotGate$35892
.subckt inv_x0 i=Reset nq=$abc$42167$auto$rtlil.cc:2549:NotGate$35896
.subckt inv_x0 i=Reset nq=$abc$42167$auto$rtlil.cc:2549:NotGate$35900
.subckt inv_x0 i=Reset nq=$abc$42167$auto$rtlil.cc:2549:NotGate$35904
.subckt inv_x0 i=Reset nq=$abc$42167$auto$rtlil.cc:2549:NotGate$35908
.subckt inv_x0 i=Reset nq=$abc$42167$auto$rtlil.cc:2549:NotGate$35912
.subckt inv_x0 i=Reset nq=$abc$42167$auto$rtlil.cc:2549:NotGate$35916
.subckt sff1r_x4 ck=MTxClk i=Feedback nrst=$abc$42167$auto$rtlil.cc:2549:NotGate$35858 q=x[0]
.subckt sff1r_x4 ck=MTxClk i=x[0] nrst=$abc$42167$auto$rtlil.cc:2549:NotGate$35860 q=x[1]
.subckt sff1r_x4 ck=MTxClk i=x[1] nrst=$abc$42167$auto$rtlil.cc:2549:NotGate$35862 q=x[2]
.subckt sff1r_x4 ck=MTxClk i=x[2] nrst=$abc$42167$auto$rtlil.cc:2549:NotGate$35864 q=x[3]
.subckt sff1r_x4 ck=MTxClk i=x[3] nrst=$abc$42167$auto$rtlil.cc:2549:NotGate$35866 q=x[4]
.subckt sff1r_x4 ck=MTxClk i=x[4] nrst=$abc$42167$auto$rtlil.cc:2549:NotGate$35868 q=x[5]
.subckt sff1r_x4 ck=MTxClk i=x[5] nrst=$abc$42167$auto$rtlil.cc:2549:NotGate$35870 q=x[6]
.subckt sff1r_x4 ck=MTxClk i=x[6] nrst=$abc$42167$auto$rtlil.cc:2549:NotGate$35872 q=x[7]
.subckt sff1r_x4 ck=MTxClk i=x[7] nrst=$abc$42167$auto$rtlil.cc:2549:NotGate$35874 q=x[8]
.subckt sff1r_x4 ck=MTxClk i=x[8] nrst=$abc$42167$auto$rtlil.cc:2549:NotGate$35876 q=x[9]
.subckt sff1r_x4 ck=MTxClk i=$abc$42167$auto$rtlil.cc:2558:MuxGate$35878 nrst=$abc$42167$auto$rtlil.cc:2549:NotGate$35880 q=RandomLatched[0]
.subckt sff1r_x4 ck=MTxClk i=$abc$42167$auto$rtlil.cc:2558:MuxGate$35882 nrst=$abc$42167$auto$rtlil.cc:2549:NotGate$35884 q=RandomLatched[1]
.subckt sff1r_x4 ck=MTxClk i=$abc$42167$auto$rtlil.cc:2558:MuxGate$35886 nrst=$abc$42167$auto$rtlil.cc:2549:NotGate$35888 q=RandomLatched[2]
.subckt sff1r_x4 ck=MTxClk i=$abc$42167$auto$rtlil.cc:2558:MuxGate$35890 nrst=$abc$42167$auto$rtlil.cc:2549:NotGate$35892 q=RandomLatched[3]
.subckt sff1r_x4 ck=MTxClk i=$abc$42167$auto$rtlil.cc:2558:MuxGate$35894 nrst=$abc$42167$auto$rtlil.cc:2549:NotGate$35896 q=RandomLatched[4]
.subckt sff1r_x4 ck=MTxClk i=$abc$42167$auto$rtlil.cc:2558:MuxGate$35898 nrst=$abc$42167$auto$rtlil.cc:2549:NotGate$35900 q=RandomLatched[5]
.subckt sff1r_x4 ck=MTxClk i=$abc$42167$auto$rtlil.cc:2558:MuxGate$35902 nrst=$abc$42167$auto$rtlil.cc:2549:NotGate$35904 q=RandomLatched[6]
.subckt sff1r_x4 ck=MTxClk i=$abc$42167$auto$rtlil.cc:2558:MuxGate$35906 nrst=$abc$42167$auto$rtlil.cc:2549:NotGate$35908 q=RandomLatched[7]
.subckt sff1r_x4 ck=MTxClk i=$abc$42167$auto$rtlil.cc:2558:MuxGate$35910 nrst=$abc$42167$auto$rtlil.cc:2549:NotGate$35912 q=RandomLatched[8]
.subckt sff1r_x4 ck=MTxClk i=$abc$42167$auto$rtlil.cc:2558:MuxGate$35914 nrst=$abc$42167$auto$rtlil.cc:2549:NotGate$35916 q=RandomLatched[9]
.names x[0] Random[0]
1 1
.end

.model eth_receivecontrol
.inputs MTxClk MRxClk TxReset RxReset RxData[0] RxData[1] RxData[2] RxData[3] RxData[4] RxData[5] RxData[6] RxData[7] RxValid RxStartFrm RxEndFrm RxFlow ReceiveEnd MAC[0] MAC[1] MAC[2] MAC[3] MAC[4] MAC[5] MAC[6] MAC[7] MAC[8] MAC[9] MAC[10] MAC[11] MAC[12] MAC[13] MAC[14] MAC[15] MAC[16] MAC[17] MAC[18] MAC[19] MAC[20] MAC[21] MAC[22] MAC[23] MAC[24] MAC[25] MAC[26] MAC[27] MAC[28] MAC[29] MAC[30] MAC[31] MAC[32] MAC[33] MAC[34] MAC[35] MAC[36] MAC[37] MAC[38] MAC[39] MAC[40] MAC[41] MAC[42] MAC[43] MAC[44] MAC[45] MAC[46] MAC[47] DlyCrcEn TxDoneIn TxAbortIn TxStartFrmOut ReceivedLengthOK ReceivedPacketGood TxUsedDataOutDetected RxStatusWriteLatched_sync2 r_PassAll
.outputs Pause ReceivedPauseFrm AddressOK SetPauseTimer
.names $false
.names $true
1
.names $undef
.subckt inv_x0 i=AddressOK nq=$abc$42258$new_n290_
.subckt inv_x0 i=OpCodeOK nq=$abc$42258$new_n291_
.subckt inv_x0 i=$abc$42258$auto$ff.cc:693:flip_bits$36155 nq=$abc$42258$new_n292_
.subckt inv_x0 i=LatchedTimerValue[6] nq=$abc$42258$new_n293_
.subckt inv_x0 i=LatchedTimerValue[0] nq=$abc$42258$new_n294_
.subckt inv_x0 i=DlyCrcCnt[2] nq=$abc$42258$new_n295_
.subckt inv_x0 i=ByteCnt[4] nq=$abc$42258$new_n296_
.subckt inv_x0 i=ByteCnt[3] nq=$abc$42258$new_n297_
.subckt inv_x0 i=ByteCnt[1] nq=$abc$42258$new_n298_
.subckt inv_x0 i=ByteCnt[0] nq=$abc$42258$new_n299_
.subckt inv_x0 i=PauseTimer[15] nq=$abc$42258$new_n300_
.subckt inv_x0 i=PauseTimer[14] nq=$abc$42258$new_n301_
.subckt inv_x0 i=PauseTimer[13] nq=$abc$42258$new_n302_
.subckt inv_x0 i=PauseTimer[12] nq=$abc$42258$new_n303_
.subckt inv_x0 i=PauseTimer[11] nq=$abc$42258$new_n304_
.subckt inv_x0 i=PauseTimer[10] nq=$abc$42258$new_n305_
.subckt inv_x0 i=PauseTimer[9] nq=$abc$42258$new_n306_
.subckt inv_x0 i=PauseTimer[8] nq=$abc$42258$new_n307_
.subckt inv_x0 i=PauseTimer[7] nq=$abc$42258$new_n308_
.subckt inv_x0 i=PauseTimer[6] nq=$abc$42258$new_n309_
.subckt inv_x0 i=PauseTimer[5] nq=$abc$42258$new_n310_
.subckt inv_x0 i=PauseTimer[4] nq=$abc$42258$new_n311_
.subckt inv_x0 i=PauseTimer[3] nq=$abc$42258$new_n312_
.subckt inv_x0 i=PauseTimer[2] nq=$abc$42258$new_n313_
.subckt inv_x0 i=ReceivedPauseFrm nq=$abc$42258$new_n314_
.subckt inv_x0 i=RxValid nq=$abc$42258$new_n315_
.subckt inv_x0 i=ReceiveEnd nq=$abc$42258$new_n316_
.subckt inv_x0 i=RxStartFrm nq=$abc$42258$new_n317_
.subckt inv_x0 i=RxEndFrm nq=$abc$42258$new_n318_
.subckt inv_x0 i=Divider2 nq=$abc$42258$new_n319_
.subckt inv_x0 i=RxReset nq=$abc$42258$auto$rtlil.cc:2549:NotGate$35920
.subckt inv_x0 i=RxStatusWriteLatched_sync2 nq=$abc$42258$new_n321_
.subckt inv_x0 i=r_PassAll nq=$abc$42258$new_n322_
.subckt inv_x0 i=RxData[0] nq=$abc$42258$new_n323_
.subckt inv_x0 i=RxData[1] nq=$abc$42258$new_n324_
.subckt inv_x0 i=RxData[2] nq=$abc$42258$new_n325_
.subckt inv_x0 i=RxData[3] nq=$abc$42258$new_n326_
.subckt inv_x0 i=RxData[6] nq=$abc$42258$new_n327_
.subckt inv_x0 i=RxData[7] nq=$abc$42258$new_n328_
.subckt inv_x0 i=MAC[0] nq=$abc$42258$new_n329_
.subckt inv_x0 i=MAC[2] nq=$abc$42258$new_n330_
.subckt inv_x0 i=MAC[9] nq=$abc$42258$new_n331_
.subckt inv_x0 i=MAC[10] nq=$abc$42258$new_n332_
.subckt inv_x0 i=MAC[14] nq=$abc$42258$new_n333_
.subckt inv_x0 i=MAC[15] nq=$abc$42258$new_n334_
.subckt inv_x0 i=MAC[18] nq=$abc$42258$new_n335_
.subckt inv_x0 i=MAC[19] nq=$abc$42258$new_n336_
.subckt inv_x0 i=MAC[22] nq=$abc$42258$new_n337_
.subckt inv_x0 i=MAC[24] nq=$abc$42258$new_n338_
.subckt inv_x0 i=MAC[26] nq=$abc$42258$new_n339_
.subckt inv_x0 i=MAC[30] nq=$abc$42258$new_n340_
.subckt inv_x0 i=MAC[39] nq=$abc$42258$new_n341_
.subckt inv_x0 i=MAC[42] nq=$abc$42258$new_n342_
.subckt inv_x0 i=MAC[43] nq=$abc$42258$new_n343_
.subckt inv_x0 i=TxReset nq=$abc$42258$auto$rtlil.cc:2549:NotGate$35984
.subckt a2_x2 i0=RxValid i1=$abc$42258$new_n292_ q=$abc$42258$new_n345_
.subckt a2_x2 i0=RxValid i1=$abc$42258$new_n296_ q=$abc$42258$new_n346_
.subckt nand3_x0 i0=RxValid i1=$abc$42258$new_n296_ i2=$abc$42258$new_n292_ nq=$abc$42258$new_n347_
.subckt nor2_x0 i0=ByteCnt[2] i1=ByteCnt[3] nq=$abc$42258$new_n348_
.subckt nand4_x0 i0=$abc$42258$new_n348_ i1=RxValid i2=$abc$42258$new_n296_ i3=$abc$42258$new_n292_ nq=$abc$42258$new_n349_
.subckt a2_x2 i0=$abc$42258$new_n299_ i1=ByteCnt[1] q=$abc$42258$new_n350_
.subckt nand2_x0 i0=$abc$42258$new_n299_ i1=ByteCnt[1] nq=$abc$42258$new_n351_
.subckt nor2_x0 i0=RxData[5] i1=RxData[4] nq=$abc$42258$new_n352_
.subckt o2_x2 i0=RxData[3] i1=RxData[2] q=$abc$42258$new_n353_
.subckt nor3_x0 i0=RxData[3] i1=RxData[2] i2=RxData[0] nq=$abc$42258$new_n354_
.subckt nand4_x0 i0=$abc$42258$new_n354_ i1=$abc$42258$new_n352_ i2=RxData[7] i3=RxData[6] nq=$abc$42258$new_n355_
.subckt o2_x2 i0=$abc$42258$new_n355_ i1=$abc$42258$new_n324_ q=$abc$42258$new_n356_
.subckt nxr2_x1 i0=MAC[27] i1=RxData[3] nq=$abc$42258$new_n357_
.subckt nand2_x0 i0=MAC[24] i1=$abc$42258$new_n323_ nq=$abc$42258$new_n358_
.subckt nand2_x0 i0=$abc$42258$new_n339_ i1=RxData[2] nq=$abc$42258$new_n359_
.subckt nxr2_x1 i0=MAC[31] i1=RxData[7] nq=$abc$42258$new_n360_
.subckt nxr2_x1 i0=MAC[29] i1=RxData[5] nq=$abc$42258$new_n361_
.subckt a2_x2 i0=$abc$42258$new_n361_ i1=$abc$42258$new_n360_ q=$abc$42258$new_n362_
.subckt a4_x2 i0=$abc$42258$new_n362_ i1=$abc$42258$new_n359_ i2=$abc$42258$new_n358_ i3=$abc$42258$new_n357_ q=$abc$42258$new_n363_
.subckt nxr2_x1 i0=MAC[28] i1=RxData[4] nq=$abc$42258$new_n364_
.subckt nand2_x0 i0=$abc$42258$new_n338_ i1=RxData[0] nq=$abc$42258$new_n365_
.subckt nand2_x0 i0=MAC[30] i1=$abc$42258$new_n327_ nq=$abc$42258$new_n366_
.subckt a3_x2 i0=$abc$42258$new_n366_ i1=$abc$42258$new_n365_ i2=$abc$42258$new_n364_ q=$abc$42258$new_n367_
.subckt nxr2_x1 i0=MAC[25] i1=RxData[1] nq=$abc$42258$new_n368_
.subckt nand2_x0 i0=$abc$42258$new_n340_ i1=RxData[6] nq=$abc$42258$new_n369_
.subckt nand2_x0 i0=MAC[26] i1=$abc$42258$new_n325_ nq=$abc$42258$new_n370_
.subckt a3_x2 i0=$abc$42258$new_n370_ i1=$abc$42258$new_n369_ i2=$abc$42258$new_n368_ q=$abc$42258$new_n371_
.subckt nand3_x0 i0=$abc$42258$new_n371_ i1=$abc$42258$new_n367_ i2=$abc$42258$new_n363_ nq=$abc$42258$new_n372_
.subckt oa22_x2 i0=$abc$42258$new_n372_ i1=$abc$42258$new_n356_ i2=$abc$42258$new_n351_ q=$abc$42258$new_n373_
.subckt a2_x2 i0=ByteCnt[0] i1=ByteCnt[1] q=$abc$42258$new_n374_
.subckt nand2_x0 i0=ByteCnt[0] i1=ByteCnt[1] nq=$abc$42258$new_n375_
.subckt nor4_x0 i0=RxData[3] i1=RxData[2] i2=RxData[1] i3=RxData[0] nq=$abc$42258$new_n376_
.subckt nor4_x0 i0=RxData[7] i1=RxData[6] i2=RxData[5] i3=RxData[4] nq=$abc$42258$new_n377_
.subckt o4_x2 i0=RxData[7] i1=RxData[6] i2=RxData[5] i3=RxData[4] q=$abc$42258$new_n378_
.subckt a2_x2 i0=$abc$42258$new_n377_ i1=$abc$42258$new_n376_ q=$abc$42258$new_n379_
.subckt nand2_x0 i0=$abc$42258$new_n377_ i1=$abc$42258$new_n376_ nq=$abc$42258$new_n380_
.subckt nand2_x0 i0=$abc$42258$new_n337_ i1=RxData[6] nq=$abc$42258$new_n381_
.subckt nxr2_x1 i0=MAC[20] i1=RxData[4] nq=$abc$42258$new_n382_
.subckt nand2_x0 i0=$abc$42258$new_n335_ i1=RxData[2] nq=$abc$42258$new_n383_
.subckt nand2_x0 i0=MAC[18] i1=$abc$42258$new_n325_ nq=$abc$42258$new_n384_
.subckt nand2_x0 i0=MAC[22] i1=$abc$42258$new_n327_ nq=$abc$42258$new_n385_
.subckt nxr2_x1 i0=MAC[16] i1=RxData[0] nq=$abc$42258$new_n386_
.subckt nxr2_x1 i0=MAC[23] i1=RxData[7] nq=$abc$42258$new_n387_
.subckt nxr2_x1 i0=MAC[21] i1=RxData[5] nq=$abc$42258$new_n388_
.subckt nand2_x0 i0=MAC[19] i1=$abc$42258$new_n326_ nq=$abc$42258$new_n389_
.subckt nand2_x0 i0=$abc$42258$new_n336_ i1=RxData[3] nq=$abc$42258$new_n390_
.subckt a4_x2 i0=$abc$42258$new_n390_ i1=$abc$42258$new_n389_ i2=$abc$42258$new_n388_ i3=$abc$42258$new_n383_ q=$abc$42258$new_n391_
.subckt a3_x2 i0=$abc$42258$new_n386_ i1=$abc$42258$new_n385_ i2=$abc$42258$new_n384_ q=$abc$42258$new_n392_
.subckt nxr2_x1 i0=MAC[17] i1=RxData[1] nq=$abc$42258$new_n393_
.subckt a2_x2 i0=$abc$42258$new_n387_ i1=$abc$42258$new_n382_ q=$abc$42258$new_n394_
.subckt a3_x2 i0=$abc$42258$new_n394_ i1=$abc$42258$new_n393_ i2=$abc$42258$new_n381_ q=$abc$42258$new_n395_
.subckt nand3_x0 i0=$abc$42258$new_n395_ i1=$abc$42258$new_n392_ i2=$abc$42258$new_n391_ nq=$abc$42258$new_n396_
.subckt oa22_x2 i0=$abc$42258$new_n396_ i1=$abc$42258$new_n380_ i2=$abc$42258$new_n375_ q=$abc$42258$new_n397_
.subckt a4_x2 i0=$abc$42258$new_n376_ i1=$abc$42258$new_n352_ i2=RxData[7] i3=$abc$42258$new_n327_ q=$abc$42258$new_n398_
.subckt nxr2_x1 i0=MAC[34] i1=RxData[2] nq=$abc$42258$new_n399_
.subckt nxr2_x1 i0=MAC[36] i1=RxData[4] nq=$abc$42258$new_n400_
.subckt nxr2_x1 i0=MAC[35] i1=RxData[3] nq=$abc$42258$new_n401_
.subckt nxr2_x1 i0=MAC[38] i1=RxData[6] nq=$abc$42258$new_n402_
.subckt nxr2_x1 i0=MAC[33] i1=RxData[1] nq=$abc$42258$new_n403_
.subckt nxr2_x1 i0=MAC[32] i1=RxData[0] nq=$abc$42258$new_n404_
.subckt nxr2_x1 i0=MAC[37] i1=RxData[5] nq=$abc$42258$new_n405_
.subckt a2_x2 i0=$abc$42258$new_n404_ i1=$abc$42258$new_n402_ q=$abc$42258$new_n406_
.subckt ao22_x2 i0=RxData[7] i1=$abc$42258$new_n341_ i2=$abc$42258$new_n403_ q=$abc$42258$new_n407_
.subckt a2_x2 i0=$abc$42258$new_n405_ i1=$abc$42258$new_n400_ q=$abc$42258$new_n408_
.subckt ao22_x2 i0=$abc$42258$new_n328_ i1=MAC[39] i2=$abc$42258$new_n401_ q=$abc$42258$new_n409_
.subckt a4_x2 i0=$abc$42258$new_n409_ i1=$abc$42258$new_n408_ i2=$abc$42258$new_n407_ i3=$abc$42258$new_n399_ q=$abc$42258$new_n410_
.subckt oa22_x2 i0=$abc$42258$new_n410_ i1=$abc$42258$new_n406_ i2=$abc$42258$new_n398_ q=$abc$42258$new_n411_
.subckt a2_x2 i0=ByteCnt[0] i1=$abc$42258$new_n298_ q=$abc$42258$new_n412_
.subckt nand2_x0 i0=ByteCnt[0] i1=$abc$42258$new_n298_ nq=$abc$42258$new_n413_
.subckt a4_x2 i0=RxValid i1=ByteCnt[2] i2=$abc$42258$new_n296_ i3=$abc$42258$new_n292_ q=$abc$42258$new_n414_
.subckt nand2_x0 i0=$abc$42258$new_n414_ i1=$abc$42258$new_n297_ nq=$abc$42258$new_n415_
.subckt nand3_x0 i0=$abc$42258$new_n414_ i1=$abc$42258$new_n298_ i2=$abc$42258$new_n297_ nq=$abc$42258$new_n416_
.subckt a2_x2 i0=$abc$42258$new_n349_ i1=$abc$42258$new_n316_ q=$abc$42258$new_n417_
.subckt nand2_x0 i0=$abc$42258$new_n417_ i1=$abc$42258$new_n416_ nq=$abc$42258$new_n418_
.subckt nor2_x0 i0=ByteCnt[0] i1=ByteCnt[1] nq=$abc$42258$new_n419_
.subckt o2_x2 i0=ByteCnt[0] i1=ByteCnt[1] q=$abc$42258$new_n420_
.subckt nxr2_x1 i0=MAC[8] i1=RxData[0] nq=$abc$42258$new_n421_
.subckt nand2_x0 i0=$abc$42258$new_n332_ i1=RxData[2] nq=$abc$42258$new_n422_
.subckt nand2_x0 i0=MAC[15] i1=$abc$42258$new_n328_ nq=$abc$42258$new_n423_
.subckt nxr2_x1 i0=MAC[13] i1=RxData[5] nq=$abc$42258$new_n424_
.subckt nxr2_x1 i0=MAC[11] i1=RxData[3] nq=$abc$42258$new_n425_
.subckt a2_x2 i0=$abc$42258$new_n425_ i1=$abc$42258$new_n424_ q=$abc$42258$new_n426_
.subckt a4_x2 i0=$abc$42258$new_n426_ i1=$abc$42258$new_n423_ i2=$abc$42258$new_n422_ i3=$abc$42258$new_n421_ q=$abc$42258$new_n427_
.subckt nand2_x0 i0=$abc$42258$new_n334_ i1=RxData[7] nq=$abc$42258$new_n428_
.subckt nand2_x0 i0=MAC[9] i1=$abc$42258$new_n324_ nq=$abc$42258$new_n429_
.subckt nand2_x0 i0=$abc$42258$new_n333_ i1=RxData[6] nq=$abc$42258$new_n430_
.subckt nand2_x0 i0=MAC[10] i1=$abc$42258$new_n325_ nq=$abc$42258$new_n431_
.subckt a4_x2 i0=$abc$42258$new_n431_ i1=$abc$42258$new_n430_ i2=$abc$42258$new_n429_ i3=$abc$42258$new_n428_ q=$abc$42258$new_n432_
.subckt nxr2_x1 i0=MAC[12] i1=RxData[4] nq=$abc$42258$new_n433_
.subckt nand2_x0 i0=MAC[14] i1=$abc$42258$new_n327_ nq=$abc$42258$new_n434_
.subckt nand2_x0 i0=$abc$42258$new_n331_ i1=RxData[1] nq=$abc$42258$new_n435_
.subckt a3_x2 i0=$abc$42258$new_n435_ i1=$abc$42258$new_n434_ i2=$abc$42258$new_n433_ q=$abc$42258$new_n436_
.subckt nand3_x0 i0=$abc$42258$new_n436_ i1=$abc$42258$new_n432_ i2=$abc$42258$new_n427_ nq=$abc$42258$new_n437_
.subckt oa22_x2 i0=$abc$42258$new_n380_ i1=$abc$42258$new_n437_ i2=$abc$42258$new_n420_ q=$abc$42258$new_n438_
.subckt o4_x2 i0=$abc$42258$new_n378_ i1=$abc$42258$new_n353_ i2=RxData[1] i3=$abc$42258$new_n323_ q=$abc$42258$new_n439_
.subckt nxr2_x1 i0=MAC[7] i1=RxData[7] nq=$abc$42258$new_n440_
.subckt nxr2_x1 i0=MAC[3] i1=RxData[3] nq=$abc$42258$new_n441_
.subckt a2_x2 i0=$abc$42258$new_n441_ i1=$abc$42258$new_n440_ q=$abc$42258$new_n442_
.subckt nand2_x0 i0=MAC[2] i1=$abc$42258$new_n325_ nq=$abc$42258$new_n443_
.subckt nxr2_x1 i0=MAC[4] i1=RxData[4] nq=$abc$42258$new_n444_
.subckt nand2_x0 i0=$abc$42258$new_n329_ i1=RxData[0] nq=$abc$42258$new_n445_
.subckt nand2_x0 i0=$abc$42258$new_n330_ i1=RxData[2] nq=$abc$42258$new_n446_
.subckt nand2_x0 i0=MAC[0] i1=$abc$42258$new_n323_ nq=$abc$42258$new_n447_
.subckt nxr2_x1 i0=MAC[6] i1=RxData[6] nq=$abc$42258$new_n448_
.subckt a2_x2 i0=$abc$42258$new_n448_ i1=$abc$42258$new_n444_ q=$abc$42258$new_n449_
.subckt nxr2_x1 i0=MAC[5] i1=RxData[5] nq=$abc$42258$new_n450_
.subckt a3_x2 i0=$abc$42258$new_n450_ i1=$abc$42258$new_n447_ i2=$abc$42258$new_n443_ q=$abc$42258$new_n451_
.subckt nxr2_x1 i0=MAC[1] i1=RxData[1] nq=$abc$42258$new_n452_
.subckt a4_x2 i0=$abc$42258$new_n452_ i1=$abc$42258$new_n446_ i2=$abc$42258$new_n445_ i3=$abc$42258$new_n442_ q=$abc$42258$new_n453_
.subckt nand3_x0 i0=$abc$42258$new_n453_ i1=$abc$42258$new_n451_ i2=$abc$42258$new_n449_ nq=$abc$42258$new_n454_
.subckt oa22_x2 i0=$abc$42258$new_n397_ i1=$abc$42258$new_n373_ i2=$abc$42258$new_n349_ q=$abc$42258$new_n455_
.subckt nand3_x0 i0=$abc$42258$new_n348_ i1=ByteCnt[0] i2=$abc$42258$new_n298_ nq=$abc$42258$new_n456_
.subckt nor2_x0 i0=$abc$42258$new_n456_ i1=$abc$42258$new_n347_ nq=$abc$42258$new_n457_
.subckt nand2_x0 i0=$abc$42258$new_n457_ i1=$abc$42258$new_n411_ nq=$abc$42258$new_n458_
.subckt ao22_x2 i0=$abc$42258$new_n415_ i1=$abc$42258$new_n438_ i2=$abc$42258$new_n458_ q=$abc$42258$new_n459_
.subckt nand3_x0 i0=$abc$42258$new_n414_ i1=$abc$42258$new_n412_ i2=$abc$42258$new_n297_ nq=$abc$42258$new_n460_
.subckt oa22_x2 i0=$abc$42258$new_n439_ i1=$abc$42258$new_n454_ i2=$abc$42258$new_n460_ q=$abc$42258$new_n461_
.subckt a2_x2 i0=$abc$42258$new_n461_ i1=$abc$42258$new_n418_ q=$abc$42258$new_n462_
.subckt nand3_x0 i0=$abc$42258$new_n462_ i1=$abc$42258$new_n459_ i2=$abc$42258$new_n455_ nq=$abc$42258$new_n463_
.subckt nand2_x0 i0=$abc$42258$new_n342_ i1=RxData[2] nq=$abc$42258$new_n464_
.subckt nxr2_x1 i0=MAC[47] i1=RxData[7] nq=$abc$42258$new_n465_
.subckt nxr2_x1 i0=MAC[40] i1=RxData[0] nq=$abc$42258$new_n466_
.subckt nxr2_x1 i0=MAC[44] i1=RxData[4] nq=$abc$42258$new_n467_
.subckt nand2_x0 i0=MAC[43] i1=$abc$42258$new_n326_ nq=$abc$42258$new_n468_
.subckt nand2_x0 i0=$abc$42258$new_n343_ i1=RxData[3] nq=$abc$42258$new_n469_
.subckt nxr2_x1 i0=MAC[45] i1=RxData[5] nq=$abc$42258$new_n470_
.subckt nxr2_x1 i0=MAC[46] i1=RxData[6] nq=$abc$42258$new_n471_
.subckt a2_x2 i0=$abc$42258$new_n471_ i1=$abc$42258$new_n465_ q=$abc$42258$new_n472_
.subckt nxr2_x1 i0=MAC[41] i1=RxData[1] nq=$abc$42258$new_n473_
.subckt a2_x2 i0=$abc$42258$new_n473_ i1=$abc$42258$new_n470_ q=$abc$42258$new_n474_
.subckt a4_x2 i0=$abc$42258$new_n474_ i1=$abc$42258$new_n469_ i2=$abc$42258$new_n468_ i3=$abc$42258$new_n464_ q=$abc$42258$new_n475_
.subckt ao22_x2 i0=RxData[2] i1=$abc$42258$new_n342_ i2=$abc$42258$new_n466_ q=$abc$42258$new_n476_
.subckt a2_x2 i0=$abc$42258$new_n476_ i1=$abc$42258$new_n467_ q=$abc$42258$new_n477_
.subckt nand3_x0 i0=$abc$42258$new_n477_ i1=$abc$42258$new_n475_ i2=$abc$42258$new_n472_ nq=$abc$42258$new_n478_
.subckt nor4_x0 i0=ByteCnt[0] i1=ByteCnt[1] i2=ByteCnt[2] i3=ByteCnt[3] nq=$abc$42258$new_n479_
.subckt o4_x2 i0=ByteCnt[0] i1=ByteCnt[1] i2=ByteCnt[2] i3=ByteCnt[3] q=$abc$42258$new_n480_
.subckt oa22_x2 i0=$abc$42258$new_n439_ i1=$abc$42258$new_n478_ i2=$abc$42258$new_n480_ q=$abc$42258$new_n481_
.subckt nor2_x0 i0=$abc$42258$new_n481_ i1=$abc$42258$new_n347_ nq=$abc$42258$new_n482_
.subckt oa22_x2 i0=AddressOK i1=$abc$42258$new_n463_ i2=$abc$42258$new_n482_ q=$abc$42258$auto$rtlil.cc:2558:MuxGate$36208
.subckt a2_x2 i0=ByteCnt[2] i1=ByteCnt[3] q=$abc$42258$new_n484_
.subckt a4_x2 i0=$abc$42258$new_n484_ i1=RxValid i2=$abc$42258$new_n296_ i3=$abc$42258$new_n292_ q=$abc$42258$new_n485_
.subckt nand4_x0 i0=$abc$42258$new_n484_ i1=RxValid i2=$abc$42258$new_n296_ i3=$abc$42258$new_n292_ nq=$abc$42258$new_n486_
.subckt a2_x2 i0=$abc$42258$new_n316_ i1=TypeLengthOK q=$abc$42258$new_n487_
.subckt ao22_x2 i0=ByteCnt[1] i1=$abc$42258$new_n486_ i2=$abc$42258$new_n487_ q=$abc$42258$new_n488_
.subckt a4_x2 i0=$abc$42258$new_n419_ i1=$abc$42258$new_n352_ i2=RxData[7] i3=$abc$42258$new_n327_ q=$abc$42258$new_n489_
.subckt a4_x2 i0=$abc$42258$new_n377_ i1=ByteCnt[0] i2=$abc$42258$new_n298_ i3=TypeLengthOK q=$abc$42258$new_n490_
.subckt nor3_x0 i0=RxData[2] i1=RxData[1] i2=RxData[0] nq=$abc$42258$new_n491_
.subckt a2_x2 i0=$abc$42258$new_n491_ i1=RxData[3] q=$abc$42258$new_n492_
.subckt ao22_x2 i0=$abc$42258$new_n490_ i1=$abc$42258$new_n489_ i2=$abc$42258$new_n485_ q=$abc$42258$new_n493_
.subckt oa22_x2 i0=$abc$42258$new_n493_ i1=$abc$42258$new_n492_ i2=$abc$42258$new_n488_ q=$abc$42258$auto$rtlil.cc:2558:MuxGate$36204
.subckt a3_x2 i0=$abc$42258$new_n479_ i1=RxValid i2=ByteCnt[4] q=$abc$42258$new_n495_
.subckt nand3_x0 i0=$abc$42258$new_n479_ i1=RxValid i2=ByteCnt[4] nq=$abc$42258$new_n496_
.subckt a3_x2 i0=$abc$42258$new_n484_ i1=$abc$42258$new_n299_ i2=ByteCnt[1] q=$abc$42258$new_n497_
.subckt nand3_x0 i0=$abc$42258$new_n484_ i1=$abc$42258$new_n299_ i2=ByteCnt[1] nq=$abc$42258$new_n498_
.subckt o2_x2 i0=$abc$42258$new_n498_ i1=$abc$42258$new_n347_ q=$abc$42258$new_n499_
.subckt a2_x2 i0=$abc$42258$new_n499_ i1=$abc$42258$new_n496_ q=$abc$42258$new_n500_
.subckt nand3_x0 i0=$abc$42258$new_n485_ i1=$abc$42258$new_n439_ i2=$abc$42258$new_n374_ nq=$abc$42258$new_n501_
.subckt a2_x2 i0=$abc$42258$new_n501_ i1=OpCodeOK q=$abc$42258$new_n502_
.subckt a3_x2 i0=$abc$42258$new_n497_ i1=$abc$42258$new_n379_ i2=$abc$42258$new_n346_ q=$abc$42258$new_n503_
.subckt mx2_x2 cmd=$abc$42258$new_n500_ i0=$abc$42258$new_n503_ i1=$abc$42258$new_n502_ q=$abc$42258$auto$rtlil.cc:2558:MuxGate$36200
.subckt a2_x2 i0=OpCodeOK i1=TypeLengthOK q=$abc$42258$new_n505_
.subckt nand4_x0 i0=$abc$42258$new_n479_ i1=RxValid i2=ByteCnt[4] i3=TypeLengthOK nq=$abc$42258$new_n506_
.subckt nor3_x0 i0=$abc$42258$new_n506_ i1=$abc$42258$new_n291_ i2=$abc$42258$new_n290_ nq=$abc$42258$new_n507_
.subckt ao22_x2 i0=ReceivedPauseFrmWAddr i1=$abc$42258$new_n507_ i2=$abc$42258$new_n316_ q=$abc$42258$auto$rtlil.cc:2558:MuxGate$36196
.subckt a4_x2 i0=$abc$42258$new_n348_ i1=RxValid i2=ByteCnt[4] i3=$abc$42258$new_n292_ q=$abc$42258$new_n509_
.subckt nand4_x0 i0=$abc$42258$new_n348_ i1=RxValid i2=ByteCnt[4] i3=$abc$42258$new_n292_ nq=$abc$42258$new_n510_
.subckt ao22_x2 i0=$abc$42258$new_n510_ i1=$abc$42258$new_n420_ i2=$abc$42258$new_n317_ q=$abc$42258$new_n511_
.subckt a2_x2 i0=RxData[7] i1=$abc$42258$new_n317_ q=$abc$42258$new_n512_
.subckt a3_x2 i0=$abc$42258$new_n512_ i1=$abc$42258$new_n509_ i2=$abc$42258$new_n419_ q=$abc$42258$new_n513_
.subckt oa22_x2 i0=AssembledTimerValue[15] i1=$abc$42258$new_n511_ i2=$abc$42258$new_n513_ q=$abc$42258$auto$rtlil.cc:2558:MuxGate$36192
.subckt a2_x2 i0=RxData[6] i1=$abc$42258$new_n317_ q=$abc$42258$new_n515_
.subckt a3_x2 i0=$abc$42258$new_n515_ i1=$abc$42258$new_n509_ i2=$abc$42258$new_n419_ q=$abc$42258$new_n516_
.subckt oa22_x2 i0=AssembledTimerValue[14] i1=$abc$42258$new_n511_ i2=$abc$42258$new_n516_ q=$abc$42258$auto$rtlil.cc:2558:MuxGate$36188
.subckt a2_x2 i0=RxData[5] i1=$abc$42258$new_n317_ q=$abc$42258$new_n518_
.subckt a3_x2 i0=$abc$42258$new_n518_ i1=$abc$42258$new_n509_ i2=$abc$42258$new_n419_ q=$abc$42258$new_n519_
.subckt oa22_x2 i0=AssembledTimerValue[13] i1=$abc$42258$new_n511_ i2=$abc$42258$new_n519_ q=$abc$42258$auto$rtlil.cc:2558:MuxGate$36184
.subckt a2_x2 i0=RxData[4] i1=$abc$42258$new_n317_ q=$abc$42258$new_n521_
.subckt a3_x2 i0=$abc$42258$new_n521_ i1=$abc$42258$new_n509_ i2=$abc$42258$new_n419_ q=$abc$42258$new_n522_
.subckt oa22_x2 i0=AssembledTimerValue[12] i1=$abc$42258$new_n511_ i2=$abc$42258$new_n522_ q=$abc$42258$auto$rtlil.cc:2558:MuxGate$36180
.subckt a2_x2 i0=RxData[3] i1=$abc$42258$new_n317_ q=$abc$42258$new_n524_
.subckt a3_x2 i0=$abc$42258$new_n524_ i1=$abc$42258$new_n509_ i2=$abc$42258$new_n419_ q=$abc$42258$new_n525_
.subckt oa22_x2 i0=AssembledTimerValue[11] i1=$abc$42258$new_n511_ i2=$abc$42258$new_n525_ q=$abc$42258$auto$rtlil.cc:2558:MuxGate$36176
.subckt a2_x2 i0=RxData[2] i1=$abc$42258$new_n317_ q=$abc$42258$new_n527_
.subckt a3_x2 i0=$abc$42258$new_n527_ i1=$abc$42258$new_n509_ i2=$abc$42258$new_n419_ q=$abc$42258$new_n528_
.subckt oa22_x2 i0=AssembledTimerValue[10] i1=$abc$42258$new_n511_ i2=$abc$42258$new_n528_ q=$abc$42258$auto$rtlil.cc:2558:MuxGate$36172
.subckt a2_x2 i0=RxData[1] i1=$abc$42258$new_n317_ q=$abc$42258$new_n530_
.subckt a3_x2 i0=$abc$42258$new_n530_ i1=$abc$42258$new_n509_ i2=$abc$42258$new_n419_ q=$abc$42258$new_n531_
.subckt oa22_x2 i0=AssembledTimerValue[9] i1=$abc$42258$new_n511_ i2=$abc$42258$new_n531_ q=$abc$42258$auto$rtlil.cc:2558:MuxGate$36168
.subckt a2_x2 i0=RxData[0] i1=$abc$42258$new_n317_ q=$abc$42258$new_n533_
.subckt a3_x2 i0=$abc$42258$new_n533_ i1=$abc$42258$new_n509_ i2=$abc$42258$new_n419_ q=$abc$42258$new_n534_
.subckt oa22_x2 i0=AssembledTimerValue[8] i1=$abc$42258$new_n511_ i2=$abc$42258$new_n534_ q=$abc$42258$auto$rtlil.cc:2558:MuxGate$36164
.subckt nand2_x0 i0=$abc$42258$new_n509_ i1=$abc$42258$new_n350_ nq=$abc$42258$new_n536_
.subckt a2_x2 i0=$abc$42258$new_n316_ i1=$abc$42258$auto$ff.cc:693:flip_bits$36155 q=$abc$42258$new_n537_
.subckt oa22_x2 i0=$abc$42258$new_n350_ i1=$abc$42258$new_n509_ i2=$abc$42258$new_n537_ q=$abc$42258$auto$rtlil.cc:2558:MuxGate$36160
.subckt nand3_x0 i0=$abc$42258$new_n509_ i1=$abc$42258$new_n350_ i2=ReceivedPauseFrmWAddr nq=$abc$42258$new_n539_
.subckt nand3_x0 i0=$abc$42258$new_n539_ i1=$abc$42258$new_n316_ i2=LatchedTimerValue[15] nq=$abc$42258$new_n540_
.subckt nand4_x0 i0=$abc$42258$new_n509_ i1=$abc$42258$new_n350_ i2=AssembledTimerValue[15] i3=ReceivedPauseFrmWAddr nq=$abc$42258$new_n541_
.subckt nand2_x0 i0=$abc$42258$new_n541_ i1=$abc$42258$new_n540_ nq=$abc$42258$auto$rtlil.cc:2558:MuxGate$36152
.subckt nand3_x0 i0=$abc$42258$new_n539_ i1=$abc$42258$new_n316_ i2=LatchedTimerValue[14] nq=$abc$42258$new_n543_
.subckt nand4_x0 i0=$abc$42258$new_n509_ i1=$abc$42258$new_n350_ i2=AssembledTimerValue[14] i3=ReceivedPauseFrmWAddr nq=$abc$42258$new_n544_
.subckt nand2_x0 i0=$abc$42258$new_n544_ i1=$abc$42258$new_n543_ nq=$abc$42258$auto$rtlil.cc:2558:MuxGate$36148
.subckt nand3_x0 i0=$abc$42258$new_n539_ i1=$abc$42258$new_n316_ i2=LatchedTimerValue[13] nq=$abc$42258$new_n546_
.subckt nand4_x0 i0=$abc$42258$new_n509_ i1=$abc$42258$new_n350_ i2=AssembledTimerValue[13] i3=ReceivedPauseFrmWAddr nq=$abc$42258$new_n547_
.subckt nand2_x0 i0=$abc$42258$new_n547_ i1=$abc$42258$new_n546_ nq=$abc$42258$auto$rtlil.cc:2558:MuxGate$36144
.subckt nand3_x0 i0=$abc$42258$new_n539_ i1=$abc$42258$new_n316_ i2=LatchedTimerValue[12] nq=$abc$42258$new_n549_
.subckt nand4_x0 i0=$abc$42258$new_n509_ i1=$abc$42258$new_n350_ i2=AssembledTimerValue[12] i3=ReceivedPauseFrmWAddr nq=$abc$42258$new_n550_
.subckt nand2_x0 i0=$abc$42258$new_n550_ i1=$abc$42258$new_n549_ nq=$abc$42258$auto$rtlil.cc:2558:MuxGate$36140
.subckt nand3_x0 i0=$abc$42258$new_n539_ i1=$abc$42258$new_n316_ i2=LatchedTimerValue[11] nq=$abc$42258$new_n552_
.subckt nand4_x0 i0=$abc$42258$new_n509_ i1=$abc$42258$new_n350_ i2=AssembledTimerValue[11] i3=ReceivedPauseFrmWAddr nq=$abc$42258$new_n553_
.subckt nand2_x0 i0=$abc$42258$new_n553_ i1=$abc$42258$new_n552_ nq=$abc$42258$auto$rtlil.cc:2558:MuxGate$36136
.subckt nand3_x0 i0=$abc$42258$new_n539_ i1=$abc$42258$new_n316_ i2=LatchedTimerValue[10] nq=$abc$42258$new_n555_
.subckt nand4_x0 i0=$abc$42258$new_n509_ i1=$abc$42258$new_n350_ i2=AssembledTimerValue[10] i3=ReceivedPauseFrmWAddr nq=$abc$42258$new_n556_
.subckt nand2_x0 i0=$abc$42258$new_n556_ i1=$abc$42258$new_n555_ nq=$abc$42258$auto$rtlil.cc:2558:MuxGate$36132
.subckt nand3_x0 i0=$abc$42258$new_n539_ i1=$abc$42258$new_n316_ i2=LatchedTimerValue[9] nq=$abc$42258$new_n558_
.subckt nand4_x0 i0=$abc$42258$new_n509_ i1=$abc$42258$new_n350_ i2=AssembledTimerValue[9] i3=ReceivedPauseFrmWAddr nq=$abc$42258$new_n559_
.subckt nand2_x0 i0=$abc$42258$new_n559_ i1=$abc$42258$new_n558_ nq=$abc$42258$auto$rtlil.cc:2558:MuxGate$36128
.subckt nand3_x0 i0=$abc$42258$new_n539_ i1=$abc$42258$new_n316_ i2=LatchedTimerValue[8] nq=$abc$42258$new_n561_
.subckt nand4_x0 i0=$abc$42258$new_n509_ i1=$abc$42258$new_n350_ i2=AssembledTimerValue[8] i3=ReceivedPauseFrmWAddr nq=$abc$42258$new_n562_
.subckt nand2_x0 i0=$abc$42258$new_n562_ i1=$abc$42258$new_n561_ nq=$abc$42258$auto$rtlil.cc:2558:MuxGate$36124
.subckt nand3_x0 i0=$abc$42258$new_n539_ i1=$abc$42258$new_n316_ i2=LatchedTimerValue[7] nq=$abc$42258$new_n564_
.subckt nand4_x0 i0=$abc$42258$new_n509_ i1=$abc$42258$new_n350_ i2=AssembledTimerValue[7] i3=ReceivedPauseFrmWAddr nq=$abc$42258$new_n565_
.subckt nand2_x0 i0=$abc$42258$new_n565_ i1=$abc$42258$new_n564_ nq=$abc$42258$auto$rtlil.cc:2558:MuxGate$36120
.subckt nand3_x0 i0=$abc$42258$new_n539_ i1=$abc$42258$new_n316_ i2=LatchedTimerValue[6] nq=$abc$42258$new_n567_
.subckt nand4_x0 i0=$abc$42258$new_n509_ i1=$abc$42258$new_n350_ i2=AssembledTimerValue[6] i3=ReceivedPauseFrmWAddr nq=$abc$42258$new_n568_
.subckt nand2_x0 i0=$abc$42258$new_n568_ i1=$abc$42258$new_n567_ nq=$abc$42258$auto$rtlil.cc:2558:MuxGate$36116
.subckt nand3_x0 i0=$abc$42258$new_n539_ i1=$abc$42258$new_n316_ i2=LatchedTimerValue[5] nq=$abc$42258$new_n570_
.subckt nand4_x0 i0=$abc$42258$new_n509_ i1=$abc$42258$new_n350_ i2=AssembledTimerValue[5] i3=ReceivedPauseFrmWAddr nq=$abc$42258$new_n571_
.subckt nand2_x0 i0=$abc$42258$new_n571_ i1=$abc$42258$new_n570_ nq=$abc$42258$auto$rtlil.cc:2558:MuxGate$36112
.subckt nand3_x0 i0=$abc$42258$new_n539_ i1=$abc$42258$new_n316_ i2=LatchedTimerValue[4] nq=$abc$42258$new_n573_
.subckt nand4_x0 i0=$abc$42258$new_n509_ i1=$abc$42258$new_n350_ i2=AssembledTimerValue[4] i3=ReceivedPauseFrmWAddr nq=$abc$42258$new_n574_
.subckt nand2_x0 i0=$abc$42258$new_n574_ i1=$abc$42258$new_n573_ nq=$abc$42258$auto$rtlil.cc:2558:MuxGate$36108
.subckt nand3_x0 i0=$abc$42258$new_n539_ i1=$abc$42258$new_n316_ i2=LatchedTimerValue[3] nq=$abc$42258$new_n576_
.subckt nand4_x0 i0=$abc$42258$new_n509_ i1=$abc$42258$new_n350_ i2=AssembledTimerValue[3] i3=ReceivedPauseFrmWAddr nq=$abc$42258$new_n577_
.subckt nand2_x0 i0=$abc$42258$new_n577_ i1=$abc$42258$new_n576_ nq=$abc$42258$auto$rtlil.cc:2558:MuxGate$36104
.subckt nand3_x0 i0=$abc$42258$new_n539_ i1=$abc$42258$new_n316_ i2=LatchedTimerValue[2] nq=$abc$42258$new_n579_
.subckt nand4_x0 i0=$abc$42258$new_n509_ i1=$abc$42258$new_n350_ i2=AssembledTimerValue[2] i3=ReceivedPauseFrmWAddr nq=$abc$42258$new_n580_
.subckt nand2_x0 i0=$abc$42258$new_n580_ i1=$abc$42258$new_n579_ nq=$abc$42258$auto$rtlil.cc:2558:MuxGate$36100
.subckt nand3_x0 i0=$abc$42258$new_n539_ i1=$abc$42258$new_n316_ i2=LatchedTimerValue[1] nq=$abc$42258$new_n582_
.subckt nand4_x0 i0=$abc$42258$new_n509_ i1=$abc$42258$new_n350_ i2=AssembledTimerValue[1] i3=ReceivedPauseFrmWAddr nq=$abc$42258$new_n583_
.subckt nand2_x0 i0=$abc$42258$new_n583_ i1=$abc$42258$new_n582_ nq=$abc$42258$auto$rtlil.cc:2558:MuxGate$36096
.subckt nand3_x0 i0=$abc$42258$new_n539_ i1=$abc$42258$new_n316_ i2=LatchedTimerValue[0] nq=$abc$42258$new_n585_
.subckt nand4_x0 i0=$abc$42258$new_n509_ i1=$abc$42258$new_n350_ i2=AssembledTimerValue[0] i3=ReceivedPauseFrmWAddr nq=$abc$42258$new_n586_
.subckt nand2_x0 i0=$abc$42258$new_n586_ i1=$abc$42258$new_n585_ nq=$abc$42258$auto$rtlil.cc:2558:MuxGate$36092
.subckt nand2_x0 i0=RxEndFrm i1=RxValid nq=$abc$42258$new_n588_
.subckt a2_x2 i0=DlyCrcCnt[0] i1=DlyCrcCnt[1] q=$abc$42258$new_n589_
.subckt a3_x2 i0=RxValid i1=DlyCrcCnt[0] i2=DlyCrcCnt[1] q=$abc$42258$new_n590_
.subckt ao22_x2 i0=DlyCrcCnt[2] i1=$abc$42258$new_n590_ i2=$abc$42258$new_n588_ q=$abc$42258$auto$rtlil.cc:2558:MuxGate$36088
.subckt oa22_x2 i0=DlyCrcCnt[2] i1=$abc$42258$new_n318_ i2=$abc$42258$new_n315_ q=$abc$42258$new_n592_
.subckt ao22_x2 i0=$abc$42258$new_n295_ i1=RxEndFrm i2=RxValid q=$abc$42258$new_n593_
.subckt oa22_x2 i0=$abc$42258$new_n593_ i1=DlyCrcCnt[0] i2=DlyCrcCnt[1] q=$abc$42258$new_n594_
.subckt nand3_x0 i0=$abc$42258$new_n589_ i1=RxValid i2=$abc$42258$new_n295_ nq=$abc$42258$new_n595_
.subckt a2_x2 i0=$abc$42258$new_n595_ i1=$abc$42258$new_n588_ q=$abc$42258$new_n596_
.subckt a2_x2 i0=$abc$42258$new_n596_ i1=$abc$42258$new_n594_ q=$abc$42258$auto$rtlil.cc:2558:MuxGate$36084
.subckt a3_x2 i0=$abc$42258$new_n318_ i1=RxValid i2=$abc$42258$new_n295_ q=$abc$42258$new_n598_
.subckt mx2_x2 cmd=DlyCrcCnt[0] i0=$abc$42258$new_n598_ i1=$abc$42258$new_n592_ q=$abc$42258$auto$rtlil.cc:2558:MuxGate$36080
.subckt nand2_x0 i0=DlyCrcEn i1=$abc$42258$new_n295_ nq=$abc$42258$new_n600_
.subckt a2_x2 i0=$abc$42258$new_n600_ i1=$abc$42258$new_n345_ q=$abc$42258$new_n601_
.subckt a3_x2 i0=$abc$42258$new_n600_ i1=$abc$42258$new_n345_ i2=ByteCnt[0] q=$abc$42258$new_n602_
.subckt nand3_x0 i0=$abc$42258$new_n600_ i1=$abc$42258$new_n345_ i2=ByteCnt[0] nq=$abc$42258$new_n603_
.subckt a4_x2 i0=$abc$42258$new_n600_ i1=$abc$42258$new_n345_ i2=ByteCnt[0] i3=ByteCnt[1] q=$abc$42258$new_n604_
.subckt nand2_x0 i0=$abc$42258$new_n604_ i1=ByteCnt[2] nq=$abc$42258$new_n605_
.subckt a2_x2 i0=$abc$42258$new_n604_ i1=$abc$42258$new_n484_ q=$abc$42258$new_n606_
.subckt nand2_x0 i0=$abc$42258$new_n604_ i1=$abc$42258$new_n484_ nq=$abc$42258$new_n607_
.subckt nxr2_x1 i0=$abc$42258$new_n606_ i1=$abc$42258$new_n296_ nq=$abc$42258$new_n608_
.subckt a2_x2 i0=$abc$42258$new_n608_ i1=$abc$42258$new_n318_ q=$abc$42258$auto$rtlil.cc:2558:MuxGate$36076
.subckt oa22_x2 i0=$abc$42258$new_n604_ i1=ByteCnt[2] i2=ByteCnt[3] q=$abc$42258$new_n610_
.subckt a3_x2 i0=$abc$42258$new_n610_ i1=$abc$42258$new_n607_ i2=$abc$42258$new_n318_ q=$abc$42258$auto$rtlil.cc:2558:MuxGate$36072
.subckt ao22_x2 i0=ByteCnt[2] i1=$abc$42258$new_n604_ i2=$abc$42258$new_n318_ q=$abc$42258$new_n612_
.subckt a2_x2 i0=$abc$42258$new_n612_ i1=$abc$42258$new_n605_ q=$abc$42258$auto$rtlil.cc:2558:MuxGate$36068
.subckt nxr2_x1 i0=$abc$42258$new_n602_ i1=$abc$42258$new_n298_ nq=$abc$42258$new_n614_
.subckt a2_x2 i0=$abc$42258$new_n614_ i1=$abc$42258$new_n318_ q=$abc$42258$auto$rtlil.cc:2558:MuxGate$36064
.subckt oa22_x2 i0=$abc$42258$new_n601_ i1=$abc$42258$new_n536_ i2=ByteCnt[0] q=$abc$42258$new_n616_
.subckt a2_x2 i0=$abc$42258$new_n603_ i1=$abc$42258$new_n318_ q=$abc$42258$new_n617_
.subckt a2_x2 i0=$abc$42258$new_n617_ i1=$abc$42258$new_n616_ q=$abc$42258$auto$rtlil.cc:2558:MuxGate$36060
.subckt a2_x2 i0=ReceiveEnd i1=ReceivedPauseFrmWAddr q=$abc$42258$new_n619_
.subckt nand2_x0 i0=ReceiveEnd i1=ReceivedPauseFrmWAddr nq=$abc$42258$new_n620_
.subckt a3_x2 i0=RxFlow i1=ReceivedLengthOK i2=ReceivedPacketGood q=$abc$42258$new_n621_
.subckt nand3_x0 i0=RxFlow i1=ReceivedLengthOK i2=ReceivedPacketGood nq=$abc$42258$new_n622_
.subckt nand2_x0 i0=$abc$42258$new_n621_ i1=$abc$42258$new_n619_ nq=$abc$42258$new_n623_
.subckt inv_x0 i=$abc$42258$new_n623_ nq=SetPauseTimer
.subckt nor2_x0 i0=PauseTimer[0] i1=PauseTimer[1] nq=$abc$42258$new_n625_
.subckt nor3_x0 i0=PauseTimer[0] i1=PauseTimer[1] i2=PauseTimer[2] nq=$abc$42258$new_n626_
.subckt nor4_x0 i0=PauseTimer[0] i1=PauseTimer[1] i2=PauseTimer[2] i3=PauseTimer[3] nq=$abc$42258$new_n627_
.subckt a2_x2 i0=$abc$42258$new_n627_ i1=$abc$42258$new_n311_ q=$abc$42258$new_n628_
.subckt nand3_x0 i0=$abc$42258$new_n627_ i1=$abc$42258$new_n311_ i2=$abc$42258$new_n310_ nq=$abc$42258$new_n629_
.subckt a4_x2 i0=$abc$42258$new_n627_ i1=$abc$42258$new_n311_ i2=$abc$42258$new_n310_ i3=$abc$42258$new_n309_ q=$abc$42258$new_n630_
.subckt nand4_x0 i0=$abc$42258$new_n627_ i1=$abc$42258$new_n311_ i2=$abc$42258$new_n310_ i3=$abc$42258$new_n309_ nq=$abc$42258$new_n631_
.subckt a2_x2 i0=$abc$42258$new_n630_ i1=$abc$42258$new_n308_ q=$abc$42258$new_n632_
.subckt a3_x2 i0=$abc$42258$new_n630_ i1=$abc$42258$new_n308_ i2=$abc$42258$new_n307_ q=$abc$42258$new_n633_
.subckt a4_x2 i0=$abc$42258$new_n630_ i1=$abc$42258$new_n308_ i2=$abc$42258$new_n307_ i3=$abc$42258$new_n306_ q=$abc$42258$new_n634_
.subckt a2_x2 i0=$abc$42258$new_n634_ i1=$abc$42258$new_n305_ q=$abc$42258$new_n635_
.subckt nand3_x0 i0=$abc$42258$new_n634_ i1=$abc$42258$new_n305_ i2=$abc$42258$new_n304_ nq=$abc$42258$new_n636_
.subckt a4_x2 i0=$abc$42258$new_n634_ i1=$abc$42258$new_n305_ i2=$abc$42258$new_n304_ i3=$abc$42258$new_n303_ q=$abc$42258$new_n637_
.subckt a2_x2 i0=$abc$42258$new_n637_ i1=$abc$42258$new_n302_ q=$abc$42258$new_n638_
.subckt a3_x2 i0=$abc$42258$new_n637_ i1=$abc$42258$new_n302_ i2=$abc$42258$new_n301_ q=$abc$42258$new_n639_
.subckt a4_x2 i0=$abc$42258$new_n637_ i1=$abc$42258$new_n302_ i2=$abc$42258$new_n301_ i3=$abc$42258$new_n300_ q=$abc$42258$new_n640_
.subckt inv_x0 i=$abc$42258$new_n640_ nq=$abc$42258$auto$rtlil.cc:2549:NotGate$35981
.subckt a3_x2 i0=Divider2 i1=RxFlow i2=Pause q=$abc$42258$new_n642_
.subckt a4_x2 i0=Divider2 i1=RxFlow i2=SlotTimer[0] i3=Pause q=$abc$42258$new_n643_
.subckt nand4_x0 i0=Divider2 i1=RxFlow i2=SlotTimer[0] i3=Pause nq=$abc$42258$new_n644_
.subckt nand2_x0 i0=$abc$42258$new_n643_ i1=SlotTimer[1] nq=$abc$42258$new_n645_
.subckt a3_x2 i0=$abc$42258$new_n643_ i1=SlotTimer[1] i2=SlotTimer[2] q=$abc$42258$new_n646_
.subckt nand3_x0 i0=$abc$42258$new_n643_ i1=SlotTimer[1] i2=SlotTimer[2] nq=$abc$42258$new_n647_
.subckt a4_x2 i0=$abc$42258$new_n643_ i1=SlotTimer[1] i2=SlotTimer[2] i3=SlotTimer[3] q=$abc$42258$new_n648_
.subckt nand4_x0 i0=$abc$42258$new_n643_ i1=SlotTimer[1] i2=SlotTimer[2] i3=SlotTimer[3] nq=$abc$42258$new_n649_
.subckt nand2_x0 i0=$abc$42258$new_n648_ i1=SlotTimer[4] nq=$abc$42258$new_n650_
.subckt a3_x2 i0=$abc$42258$new_n648_ i1=SlotTimer[4] i2=SlotTimer[5] q=$abc$42258$new_n651_
.subckt nand3_x0 i0=$abc$42258$new_n648_ i1=SlotTimer[4] i2=SlotTimer[5] nq=$abc$42258$new_n652_
.subckt a2_x2 i0=$abc$42258$new_n651_ i1=$abc$42258$auto$rtlil.cc:2549:NotGate$35981 q=$abc$42258$new_n653_
.subckt ao22_x2 i0=$abc$42258$new_n652_ i1=$abc$42258$new_n640_ i2=$abc$42258$new_n623_ q=$abc$42258$new_n654_
.subckt oa22_x2 i0=$abc$42258$new_n651_ i1=$abc$42258$auto$rtlil.cc:2549:NotGate$35981 i2=SetPauseTimer q=$abc$42258$new_n655_
.subckt nxr2_x1 i0=$abc$42258$new_n639_ i1=$abc$42258$new_n300_ nq=$abc$42258$new_n656_
.subckt mx3_x2 cmd0=$abc$42258$new_n655_ cmd1=$abc$42258$new_n623_ i0=PauseTimer[15] i1=$abc$42258$new_n656_ i2=LatchedTimerValue[15] q=$abc$42258$auto$rtlil.cc:2558:MuxGate$36056
.subckt nxr2_x1 i0=$abc$42258$new_n638_ i1=$abc$42258$new_n301_ nq=$abc$42258$new_n658_
.subckt mx3_x2 cmd0=$abc$42258$new_n655_ cmd1=$abc$42258$new_n623_ i0=PauseTimer[14] i1=$abc$42258$new_n658_ i2=LatchedTimerValue[14] q=$abc$42258$auto$rtlil.cc:2558:MuxGate$36052
.subckt nxr2_x1 i0=$abc$42258$new_n637_ i1=$abc$42258$new_n302_ nq=$abc$42258$new_n660_
.subckt mx2_x2 cmd=SetPauseTimer i0=$abc$42258$new_n660_ i1=LatchedTimerValue[13] q=$abc$42258$new_n661_
.subckt mx2_x2 cmd=$abc$42258$new_n654_ i0=$abc$42258$new_n661_ i1=PauseTimer[13] q=$abc$42258$auto$rtlil.cc:2558:MuxGate$36048
.subckt nxr2_x1 i0=$abc$42258$new_n636_ i1=PauseTimer[12] nq=$abc$42258$new_n663_
.subckt mx2_x2 cmd=SetPauseTimer i0=$abc$42258$new_n663_ i1=LatchedTimerValue[12] q=$abc$42258$new_n664_
.subckt mx2_x2 cmd=$abc$42258$new_n654_ i0=$abc$42258$new_n664_ i1=PauseTimer[12] q=$abc$42258$auto$rtlil.cc:2558:MuxGate$36044
.subckt nxr2_x1 i0=$abc$42258$new_n635_ i1=$abc$42258$new_n304_ nq=$abc$42258$new_n666_
.subckt mx2_x2 cmd=SetPauseTimer i0=$abc$42258$new_n666_ i1=LatchedTimerValue[11] q=$abc$42258$new_n667_
.subckt mx2_x2 cmd=$abc$42258$new_n654_ i0=$abc$42258$new_n667_ i1=PauseTimer[11] q=$abc$42258$auto$rtlil.cc:2558:MuxGate$36040
.subckt o2_x2 i0=$abc$42258$new_n634_ i1=$abc$42258$new_n305_ q=$abc$42258$new_n669_
.subckt nand3_x0 i0=$abc$42258$new_n651_ i1=$abc$42258$auto$rtlil.cc:2549:NotGate$35981 i2=$abc$42258$new_n635_ nq=$abc$42258$new_n670_
.subckt oa22_x2 i0=$abc$42258$new_n670_ i1=$abc$42258$new_n669_ i2=SetPauseTimer q=$abc$42258$new_n671_
.subckt nand3_x0 i0=$abc$42258$new_n621_ i1=$abc$42258$new_n619_ i2=LatchedTimerValue[10] nq=$abc$42258$new_n672_
.subckt ao22_x2 i0=$abc$42258$new_n305_ i1=$abc$42258$new_n655_ i2=$abc$42258$new_n672_ q=$abc$42258$new_n673_
.subckt nand2_x0 i0=$abc$42258$new_n673_ i1=$abc$42258$new_n671_ nq=$abc$42258$auto$rtlil.cc:2558:MuxGate$36036
.subckt nxr2_x1 i0=$abc$42258$new_n633_ i1=$abc$42258$new_n306_ nq=$abc$42258$new_n675_
.subckt mx2_x2 cmd=SetPauseTimer i0=$abc$42258$new_n675_ i1=LatchedTimerValue[9] q=$abc$42258$new_n676_
.subckt mx2_x2 cmd=$abc$42258$new_n654_ i0=$abc$42258$new_n676_ i1=PauseTimer[9] q=$abc$42258$auto$rtlil.cc:2558:MuxGate$36032
.subckt nxr2_x1 i0=$abc$42258$new_n632_ i1=$abc$42258$new_n307_ nq=$abc$42258$new_n678_
.subckt mx3_x2 cmd0=$abc$42258$new_n623_ cmd1=$abc$42258$new_n653_ i0=LatchedTimerValue[8] i1=$abc$42258$new_n678_ i2=PauseTimer[8] q=$abc$42258$auto$rtlil.cc:2558:MuxGate$36028
.subckt nxr2_x1 i0=$abc$42258$new_n630_ i1=$abc$42258$new_n308_ nq=$abc$42258$new_n680_
.subckt mx2_x2 cmd=SetPauseTimer i0=$abc$42258$new_n680_ i1=LatchedTimerValue[7] q=$abc$42258$new_n681_
.subckt mx2_x2 cmd=$abc$42258$new_n654_ i0=$abc$42258$new_n681_ i1=PauseTimer[7] q=$abc$42258$auto$rtlil.cc:2558:MuxGate$36024
.subckt a2_x2 i0=$abc$42258$new_n629_ i1=PauseTimer[6] q=$abc$42258$new_n683_
.subckt nand2_x0 i0=$abc$42258$new_n631_ i1=$abc$42258$new_n623_ nq=$abc$42258$new_n684_
.subckt nand3_x0 i0=$abc$42258$new_n621_ i1=$abc$42258$new_n619_ i2=$abc$42258$new_n293_ nq=$abc$42258$new_n685_
.subckt ao22_x2 i0=$abc$42258$new_n683_ i1=$abc$42258$new_n684_ i2=$abc$42258$new_n685_ q=$abc$42258$new_n686_
.subckt mx2_x2 cmd=$abc$42258$new_n654_ i0=$abc$42258$new_n686_ i1=PauseTimer[6] q=$abc$42258$auto$rtlil.cc:2558:MuxGate$36020
.subckt nxr2_x1 i0=$abc$42258$new_n628_ i1=$abc$42258$new_n310_ nq=$abc$42258$new_n688_
.subckt mx2_x2 cmd=SetPauseTimer i0=$abc$42258$new_n688_ i1=LatchedTimerValue[5] q=$abc$42258$new_n689_
.subckt mx2_x2 cmd=$abc$42258$new_n654_ i0=$abc$42258$new_n689_ i1=PauseTimer[5] q=$abc$42258$auto$rtlil.cc:2558:MuxGate$36016
.subckt nxr2_x1 i0=$abc$42258$new_n627_ i1=$abc$42258$new_n311_ nq=$abc$42258$new_n691_
.subckt mx2_x2 cmd=SetPauseTimer i0=$abc$42258$new_n691_ i1=LatchedTimerValue[4] q=$abc$42258$new_n692_
.subckt mx2_x2 cmd=$abc$42258$new_n654_ i0=$abc$42258$new_n692_ i1=PauseTimer[4] q=$abc$42258$auto$rtlil.cc:2558:MuxGate$36012
.subckt nxr2_x1 i0=$abc$42258$new_n626_ i1=$abc$42258$new_n312_ nq=$abc$42258$new_n694_
.subckt mx2_x2 cmd=SetPauseTimer i0=$abc$42258$new_n694_ i1=LatchedTimerValue[3] q=$abc$42258$new_n695_
.subckt mx2_x2 cmd=$abc$42258$new_n654_ i0=$abc$42258$new_n695_ i1=PauseTimer[3] q=$abc$42258$auto$rtlil.cc:2558:MuxGate$36008
.subckt nxr2_x1 i0=$abc$42258$new_n625_ i1=$abc$42258$new_n313_ nq=$abc$42258$new_n697_
.subckt mx2_x2 cmd=SetPauseTimer i0=$abc$42258$new_n697_ i1=LatchedTimerValue[2] q=$abc$42258$new_n698_
.subckt mx2_x2 cmd=$abc$42258$new_n654_ i0=$abc$42258$new_n698_ i1=PauseTimer[2] q=$abc$42258$auto$rtlil.cc:2558:MuxGate$36004
.subckt nxr2_x1 i0=PauseTimer[0] i1=PauseTimer[1] nq=$abc$42258$new_n700_
.subckt mx2_x2 cmd=SetPauseTimer i0=$abc$42258$new_n700_ i1=LatchedTimerValue[1] q=$abc$42258$new_n701_
.subckt mx2_x2 cmd=$abc$42258$new_n654_ i0=$abc$42258$new_n701_ i1=PauseTimer[1] q=$abc$42258$auto$rtlil.cc:2558:MuxGate$36000
.subckt nand3_x0 i0=$abc$42258$new_n621_ i1=$abc$42258$new_n619_ i2=$abc$42258$new_n294_ nq=$abc$42258$new_n703_
.subckt ao22_x2 i0=$abc$42258$new_n622_ i1=$abc$42258$new_n620_ i2=PauseTimer[0] q=$abc$42258$new_n704_
.subckt nand3_x0 i0=$abc$42258$new_n704_ i1=$abc$42258$new_n651_ i2=$abc$42258$auto$rtlil.cc:2549:NotGate$35981 nq=$abc$42258$new_n705_
.subckt oa22_x2 i0=$abc$42258$new_n655_ i1=$abc$42258$new_n703_ i2=$abc$42258$new_n704_ q=$abc$42258$new_n706_
.subckt a2_x2 i0=$abc$42258$new_n706_ i1=$abc$42258$new_n705_ q=$abc$42258$auto$rtlil.cc:2558:MuxGate$35996
.subckt nor2_x0 i0=TxDoneIn i1=TxAbortIn nq=$abc$42258$new_n708_
.subckt oa22_x2 i0=TxUsedDataOutDetected i1=$abc$42258$new_n708_ i2=TxStartFrmOut q=$abc$42258$new_n709_
.subckt a2_x2 i0=RxFlow i1=$abc$42258$auto$ff.cc:693:flip_bits$35985 q=$abc$42258$new_n710_
.subckt mx2_x2 cmd=$abc$42258$new_n709_ i0=$abc$42258$new_n710_ i1=Pause q=$abc$42258$auto$rtlil.cc:2558:MuxGate$35992
.subckt oa22_x2 i0=$abc$42258$new_n648_ i1=SlotTimer[4] i2=SlotTimer[5] q=$abc$42258$new_n712_
.subckt a3_x2 i0=$abc$42258$new_n712_ i1=$abc$42258$new_n652_ i2=$abc$42258$auto$rtlil.cc:2549:NotGate$35920 q=$abc$42258$auto$rtlil.cc:2558:MuxGate$35976
.subckt ao22_x2 i0=SlotTimer[4] i1=$abc$42258$new_n648_ i2=$abc$42258$auto$rtlil.cc:2549:NotGate$35920 q=$abc$42258$new_n714_
.subckt a2_x2 i0=$abc$42258$new_n714_ i1=$abc$42258$new_n650_ q=$abc$42258$auto$rtlil.cc:2558:MuxGate$35972
.subckt ao22_x2 i0=SlotTimer[3] i1=$abc$42258$new_n646_ i2=$abc$42258$auto$rtlil.cc:2549:NotGate$35920 q=$abc$42258$new_n716_
.subckt a2_x2 i0=$abc$42258$new_n716_ i1=$abc$42258$new_n649_ q=$abc$42258$auto$rtlil.cc:2558:MuxGate$35968
.subckt oa22_x2 i0=$abc$42258$new_n643_ i1=SlotTimer[1] i2=SlotTimer[2] q=$abc$42258$new_n718_
.subckt a3_x2 i0=$abc$42258$new_n718_ i1=$abc$42258$new_n647_ i2=$abc$42258$auto$rtlil.cc:2549:NotGate$35920 q=$abc$42258$auto$rtlil.cc:2558:MuxGate$35964
.subckt ao22_x2 i0=SlotTimer[1] i1=$abc$42258$new_n643_ i2=$abc$42258$auto$rtlil.cc:2549:NotGate$35920 q=$abc$42258$new_n720_
.subckt a2_x2 i0=$abc$42258$new_n720_ i1=$abc$42258$new_n645_ q=$abc$42258$auto$rtlil.cc:2558:MuxGate$35960
.subckt ao22_x2 i0=SlotTimer[0] i1=$abc$42258$new_n642_ i2=$abc$42258$auto$rtlil.cc:2549:NotGate$35920 q=$abc$42258$new_n722_
.subckt a2_x2 i0=$abc$42258$new_n722_ i1=$abc$42258$new_n644_ q=$abc$42258$auto$rtlil.cc:2558:MuxGate$35956
.subckt oa22_x2 i0=$abc$42258$new_n505_ i1=$abc$42258$new_n495_ i2=ReceivedPauseFrm q=$abc$42258$new_n724_
.subckt mx2_x2 cmd=$abc$42258$new_n322_ i0=$abc$42258$new_n321_ i1=$abc$42258$new_n314_ q=$abc$42258$new_n725_
.subckt a2_x2 i0=$abc$42258$new_n725_ i1=$abc$42258$new_n724_ q=$abc$42258$auto$rtlil.cc:2558:MuxGate$35950
.subckt ao22_x2 i0=$abc$42258$new_n510_ i1=$abc$42258$new_n413_ i2=$abc$42258$new_n317_ q=$abc$42258$new_n727_
.subckt a3_x2 i0=$abc$42258$new_n512_ i1=$abc$42258$new_n509_ i2=$abc$42258$new_n412_ q=$abc$42258$new_n728_
.subckt oa22_x2 i0=AssembledTimerValue[7] i1=$abc$42258$new_n727_ i2=$abc$42258$new_n728_ q=$abc$42258$auto$rtlil.cc:2558:MuxGate$35946
.subckt a3_x2 i0=$abc$42258$new_n515_ i1=$abc$42258$new_n509_ i2=$abc$42258$new_n412_ q=$abc$42258$new_n730_
.subckt oa22_x2 i0=AssembledTimerValue[6] i1=$abc$42258$new_n727_ i2=$abc$42258$new_n730_ q=$abc$42258$auto$rtlil.cc:2558:MuxGate$35942
.subckt a3_x2 i0=$abc$42258$new_n518_ i1=$abc$42258$new_n509_ i2=$abc$42258$new_n412_ q=$abc$42258$new_n732_
.subckt oa22_x2 i0=AssembledTimerValue[5] i1=$abc$42258$new_n727_ i2=$abc$42258$new_n732_ q=$abc$42258$auto$rtlil.cc:2558:MuxGate$35938
.subckt a3_x2 i0=$abc$42258$new_n521_ i1=$abc$42258$new_n509_ i2=$abc$42258$new_n412_ q=$abc$42258$new_n734_
.subckt oa22_x2 i0=AssembledTimerValue[4] i1=$abc$42258$new_n727_ i2=$abc$42258$new_n734_ q=$abc$42258$auto$rtlil.cc:2558:MuxGate$35934
.subckt a3_x2 i0=$abc$42258$new_n524_ i1=$abc$42258$new_n509_ i2=$abc$42258$new_n412_ q=$abc$42258$new_n736_
.subckt oa22_x2 i0=AssembledTimerValue[3] i1=$abc$42258$new_n727_ i2=$abc$42258$new_n736_ q=$abc$42258$auto$rtlil.cc:2558:MuxGate$35930
.subckt a3_x2 i0=$abc$42258$new_n527_ i1=$abc$42258$new_n509_ i2=$abc$42258$new_n412_ q=$abc$42258$new_n738_
.subckt oa22_x2 i0=AssembledTimerValue[2] i1=$abc$42258$new_n727_ i2=$abc$42258$new_n738_ q=$abc$42258$auto$rtlil.cc:2558:MuxGate$35926
.subckt a3_x2 i0=$abc$42258$new_n530_ i1=$abc$42258$new_n509_ i2=$abc$42258$new_n412_ q=$abc$42258$new_n740_
.subckt oa22_x2 i0=AssembledTimerValue[1] i1=$abc$42258$new_n727_ i2=$abc$42258$new_n740_ q=$abc$42258$auto$rtlil.cc:2558:MuxGate$35922
.subckt a3_x2 i0=$abc$42258$new_n533_ i1=$abc$42258$new_n509_ i2=$abc$42258$new_n412_ q=$abc$42258$new_n742_
.subckt oa22_x2 i0=AssembledTimerValue[0] i1=$abc$42258$new_n727_ i2=$abc$42258$new_n742_ q=$abc$42258$auto$rtlil.cc:2558:MuxGate$35918
.subckt a2_x2 i0=$abc$42258$new_n319_ i1=RxFlow q=$abc$42258$new_n744_
.subckt a2_x2 i0=$abc$42258$new_n744_ i1=$abc$42258$auto$rtlil.cc:2549:NotGate$35981 q=$0\Divider2[0:0]
.subckt buf_x1 i=$abc$42258$auto$ff.cc:693:flip_bits$35979 q=$abc$42258$auto$rtlil.cc:2549:NotGate$35987
.subckt inv_x0 i=RxReset nq=$abc$42258$auto$rtlil.cc:2549:NotGate$35924
.subckt inv_x0 i=RxReset nq=$abc$42258$auto$rtlil.cc:2549:NotGate$35928
.subckt inv_x0 i=RxReset nq=$abc$42258$auto$rtlil.cc:2549:NotGate$35932
.subckt inv_x0 i=RxReset nq=$abc$42258$auto$rtlil.cc:2549:NotGate$35936
.subckt inv_x0 i=RxReset nq=$abc$42258$auto$rtlil.cc:2549:NotGate$35940
.subckt inv_x0 i=RxReset nq=$abc$42258$auto$rtlil.cc:2549:NotGate$35944
.subckt inv_x0 i=RxReset nq=$abc$42258$auto$rtlil.cc:2549:NotGate$35948
.subckt inv_x0 i=RxReset nq=$abc$42258$auto$rtlil.cc:2549:NotGate$35952
.subckt inv_x0 i=RxReset nq=$abc$42258$auto$rtlil.cc:2549:NotGate$35954
.subckt inv_x0 i=RxReset nq=$abc$42258$auto$rtlil.cc:2549:NotGate$35958
.subckt inv_x0 i=RxReset nq=$abc$42258$auto$rtlil.cc:2549:NotGate$35962
.subckt inv_x0 i=RxReset nq=$abc$42258$auto$rtlil.cc:2549:NotGate$35966
.subckt inv_x0 i=RxReset nq=$abc$42258$auto$rtlil.cc:2549:NotGate$35970
.subckt inv_x0 i=RxReset nq=$abc$42258$auto$rtlil.cc:2549:NotGate$35974
.subckt inv_x0 i=RxReset nq=$abc$42258$auto$rtlil.cc:2549:NotGate$35978
.subckt inv_x0 i=TxReset nq=$abc$42258$auto$rtlil.cc:2549:NotGate$35990
.subckt inv_x0 i=TxReset nq=$abc$42258$auto$rtlil.cc:2549:NotGate$35994
.subckt inv_x0 i=RxReset nq=$abc$42258$auto$rtlil.cc:2549:NotGate$35998
.subckt inv_x0 i=RxReset nq=$abc$42258$auto$rtlil.cc:2549:NotGate$36002
.subckt inv_x0 i=RxReset nq=$abc$42258$auto$rtlil.cc:2549:NotGate$36006
.subckt inv_x0 i=RxReset nq=$abc$42258$auto$rtlil.cc:2549:NotGate$36010
.subckt inv_x0 i=RxReset nq=$abc$42258$auto$rtlil.cc:2549:NotGate$36014
.subckt inv_x0 i=RxReset nq=$abc$42258$auto$rtlil.cc:2549:NotGate$36018
.subckt inv_x0 i=RxReset nq=$abc$42258$auto$rtlil.cc:2549:NotGate$36022
.subckt inv_x0 i=RxReset nq=$abc$42258$auto$rtlil.cc:2549:NotGate$36026
.subckt inv_x0 i=RxReset nq=$abc$42258$auto$rtlil.cc:2549:NotGate$36030
.subckt inv_x0 i=RxReset nq=$abc$42258$auto$rtlil.cc:2549:NotGate$36034
.subckt inv_x0 i=RxReset nq=$abc$42258$auto$rtlil.cc:2549:NotGate$36038
.subckt inv_x0 i=RxReset nq=$abc$42258$auto$rtlil.cc:2549:NotGate$36042
.subckt inv_x0 i=RxReset nq=$abc$42258$auto$rtlil.cc:2549:NotGate$36046
.subckt inv_x0 i=RxReset nq=$abc$42258$auto$rtlil.cc:2549:NotGate$36050
.subckt inv_x0 i=RxReset nq=$abc$42258$auto$rtlil.cc:2549:NotGate$36054
.subckt inv_x0 i=RxReset nq=$abc$42258$auto$rtlil.cc:2549:NotGate$36058
.subckt inv_x0 i=RxReset nq=$abc$42258$auto$rtlil.cc:2549:NotGate$36062
.subckt inv_x0 i=RxReset nq=$abc$42258$auto$rtlil.cc:2549:NotGate$36066
.subckt inv_x0 i=RxReset nq=$abc$42258$auto$rtlil.cc:2549:NotGate$36070
.subckt inv_x0 i=RxReset nq=$abc$42258$auto$rtlil.cc:2549:NotGate$36074
.subckt inv_x0 i=RxReset nq=$abc$42258$auto$rtlil.cc:2549:NotGate$36078
.subckt inv_x0 i=RxReset nq=$abc$42258$auto$rtlil.cc:2549:NotGate$36082
.subckt inv_x0 i=RxReset nq=$abc$42258$auto$rtlil.cc:2549:NotGate$36086
.subckt inv_x0 i=RxReset nq=$abc$42258$auto$rtlil.cc:2549:NotGate$36090
.subckt inv_x0 i=RxReset nq=$abc$42258$auto$rtlil.cc:2549:NotGate$36094
.subckt inv_x0 i=RxReset nq=$abc$42258$auto$rtlil.cc:2549:NotGate$36098
.subckt inv_x0 i=RxReset nq=$abc$42258$auto$rtlil.cc:2549:NotGate$36102
.subckt inv_x0 i=RxReset nq=$abc$42258$auto$rtlil.cc:2549:NotGate$36106
.subckt inv_x0 i=RxReset nq=$abc$42258$auto$rtlil.cc:2549:NotGate$36110
.subckt inv_x0 i=RxReset nq=$abc$42258$auto$rtlil.cc:2549:NotGate$36114
.subckt inv_x0 i=RxReset nq=$abc$42258$auto$rtlil.cc:2549:NotGate$36118
.subckt inv_x0 i=RxReset nq=$abc$42258$auto$rtlil.cc:2549:NotGate$36122
.subckt inv_x0 i=RxReset nq=$abc$42258$auto$rtlil.cc:2549:NotGate$36126
.subckt inv_x0 i=RxReset nq=$abc$42258$auto$rtlil.cc:2549:NotGate$36130
.subckt inv_x0 i=RxReset nq=$abc$42258$auto$rtlil.cc:2549:NotGate$36134
.subckt inv_x0 i=RxReset nq=$abc$42258$auto$rtlil.cc:2549:NotGate$36138
.subckt inv_x0 i=RxReset nq=$abc$42258$auto$rtlil.cc:2549:NotGate$36142
.subckt inv_x0 i=RxReset nq=$abc$42258$auto$rtlil.cc:2549:NotGate$36146
.subckt inv_x0 i=RxReset nq=$abc$42258$auto$rtlil.cc:2549:NotGate$36150
.subckt inv_x0 i=RxReset nq=$abc$42258$auto$rtlil.cc:2549:NotGate$36154
.subckt inv_x0 i=RxReset nq=$abc$42258$auto$rtlil.cc:2549:NotGate$36162
.subckt inv_x0 i=RxReset nq=$abc$42258$auto$rtlil.cc:2549:NotGate$36166
.subckt inv_x0 i=RxReset nq=$abc$42258$auto$rtlil.cc:2549:NotGate$36170
.subckt inv_x0 i=RxReset nq=$abc$42258$auto$rtlil.cc:2549:NotGate$36174
.subckt inv_x0 i=RxReset nq=$abc$42258$auto$rtlil.cc:2549:NotGate$36178
.subckt inv_x0 i=RxReset nq=$abc$42258$auto$rtlil.cc:2549:NotGate$36182
.subckt inv_x0 i=RxReset nq=$abc$42258$auto$rtlil.cc:2549:NotGate$36186
.subckt inv_x0 i=RxReset nq=$abc$42258$auto$rtlil.cc:2549:NotGate$36190
.subckt inv_x0 i=RxReset nq=$abc$42258$auto$rtlil.cc:2549:NotGate$36194
.subckt inv_x0 i=RxReset nq=$abc$42258$auto$rtlil.cc:2549:NotGate$36198
.subckt inv_x0 i=RxReset nq=$abc$42258$auto$rtlil.cc:2549:NotGate$36202
.subckt inv_x0 i=RxReset nq=$abc$42258$auto$rtlil.cc:2549:NotGate$36206
.subckt inv_x0 i=RxReset nq=$abc$42258$auto$rtlil.cc:2549:NotGate$36210
.subckt sff1r_x4 ck=MRxClk i=$abc$42258$auto$rtlil.cc:2558:MuxGate$35918 nrst=$abc$42258$auto$rtlil.cc:2549:NotGate$35920 q=AssembledTimerValue[0]
.subckt sff1r_x4 ck=MRxClk i=$abc$42258$auto$rtlil.cc:2558:MuxGate$35922 nrst=$abc$42258$auto$rtlil.cc:2549:NotGate$35924 q=AssembledTimerValue[1]
.subckt sff1r_x4 ck=MRxClk i=$abc$42258$auto$rtlil.cc:2558:MuxGate$35926 nrst=$abc$42258$auto$rtlil.cc:2549:NotGate$35928 q=AssembledTimerValue[2]
.subckt sff1r_x4 ck=MRxClk i=$abc$42258$auto$rtlil.cc:2558:MuxGate$35930 nrst=$abc$42258$auto$rtlil.cc:2549:NotGate$35932 q=AssembledTimerValue[3]
.subckt sff1r_x4 ck=MRxClk i=$abc$42258$auto$rtlil.cc:2558:MuxGate$35934 nrst=$abc$42258$auto$rtlil.cc:2549:NotGate$35936 q=AssembledTimerValue[4]
.subckt sff1r_x4 ck=MRxClk i=$abc$42258$auto$rtlil.cc:2558:MuxGate$35938 nrst=$abc$42258$auto$rtlil.cc:2549:NotGate$35940 q=AssembledTimerValue[5]
.subckt sff1r_x4 ck=MRxClk i=$abc$42258$auto$rtlil.cc:2558:MuxGate$35942 nrst=$abc$42258$auto$rtlil.cc:2549:NotGate$35944 q=AssembledTimerValue[6]
.subckt sff1r_x4 ck=MRxClk i=$abc$42258$auto$rtlil.cc:2558:MuxGate$35946 nrst=$abc$42258$auto$rtlil.cc:2549:NotGate$35948 q=AssembledTimerValue[7]
.subckt sff1r_x4 ck=MRxClk i=$abc$42258$auto$rtlil.cc:2558:MuxGate$35950 nrst=$abc$42258$auto$rtlil.cc:2549:NotGate$35952 q=ReceivedPauseFrm
.subckt sff1r_x4 ck=MRxClk i=$0\Divider2[0:0] nrst=$abc$42258$auto$rtlil.cc:2549:NotGate$35954 q=Divider2
.subckt sff1r_x4 ck=MRxClk i=$abc$42258$auto$rtlil.cc:2558:MuxGate$35956 nrst=$abc$42258$auto$rtlil.cc:2549:NotGate$35958 q=SlotTimer[0]
.subckt sff1r_x4 ck=MRxClk i=$abc$42258$auto$rtlil.cc:2558:MuxGate$35960 nrst=$abc$42258$auto$rtlil.cc:2549:NotGate$35962 q=SlotTimer[1]
.subckt sff1r_x4 ck=MRxClk i=$abc$42258$auto$rtlil.cc:2558:MuxGate$35964 nrst=$abc$42258$auto$rtlil.cc:2549:NotGate$35966 q=SlotTimer[2]
.subckt sff1r_x4 ck=MRxClk i=$abc$42258$auto$rtlil.cc:2558:MuxGate$35968 nrst=$abc$42258$auto$rtlil.cc:2549:NotGate$35970 q=SlotTimer[3]
.subckt sff1r_x4 ck=MRxClk i=$abc$42258$auto$rtlil.cc:2558:MuxGate$35972 nrst=$abc$42258$auto$rtlil.cc:2549:NotGate$35974 q=SlotTimer[4]
.subckt sff1r_x4 ck=MRxClk i=$abc$42258$auto$rtlil.cc:2558:MuxGate$35976 nrst=$abc$42258$auto$rtlil.cc:2549:NotGate$35978 q=SlotTimer[5]
.subckt sff1r_x4 ck=MTxClk i=$abc$42258$auto$rtlil.cc:2549:NotGate$35981 nrst=$abc$42258$auto$rtlil.cc:2549:NotGate$35984 q=$abc$42258$auto$ff.cc:693:flip_bits$35979
.subckt sff1r_x4 ck=MTxClk i=$abc$42258$auto$rtlil.cc:2549:NotGate$35987 nrst=$abc$42258$auto$rtlil.cc:2549:NotGate$35990 q=$abc$42258$auto$ff.cc:693:flip_bits$35985
.subckt sff1r_x4 ck=MTxClk i=$abc$42258$auto$rtlil.cc:2558:MuxGate$35992 nrst=$abc$42258$auto$rtlil.cc:2549:NotGate$35994 q=Pause
.subckt sff1r_x4 ck=MRxClk i=$abc$42258$auto$rtlil.cc:2558:MuxGate$35996 nrst=$abc$42258$auto$rtlil.cc:2549:NotGate$35998 q=PauseTimer[0]
.subckt sff1r_x4 ck=MRxClk i=$abc$42258$auto$rtlil.cc:2558:MuxGate$36000 nrst=$abc$42258$auto$rtlil.cc:2549:NotGate$36002 q=PauseTimer[1]
.subckt sff1r_x4 ck=MRxClk i=$abc$42258$auto$rtlil.cc:2558:MuxGate$36004 nrst=$abc$42258$auto$rtlil.cc:2549:NotGate$36006 q=PauseTimer[2]
.subckt sff1r_x4 ck=MRxClk i=$abc$42258$auto$rtlil.cc:2558:MuxGate$36008 nrst=$abc$42258$auto$rtlil.cc:2549:NotGate$36010 q=PauseTimer[3]
.subckt sff1r_x4 ck=MRxClk i=$abc$42258$auto$rtlil.cc:2558:MuxGate$36012 nrst=$abc$42258$auto$rtlil.cc:2549:NotGate$36014 q=PauseTimer[4]
.subckt sff1r_x4 ck=MRxClk i=$abc$42258$auto$rtlil.cc:2558:MuxGate$36016 nrst=$abc$42258$auto$rtlil.cc:2549:NotGate$36018 q=PauseTimer[5]
.subckt sff1r_x4 ck=MRxClk i=$abc$42258$auto$rtlil.cc:2558:MuxGate$36020 nrst=$abc$42258$auto$rtlil.cc:2549:NotGate$36022 q=PauseTimer[6]
.subckt sff1r_x4 ck=MRxClk i=$abc$42258$auto$rtlil.cc:2558:MuxGate$36024 nrst=$abc$42258$auto$rtlil.cc:2549:NotGate$36026 q=PauseTimer[7]
.subckt sff1r_x4 ck=MRxClk i=$abc$42258$auto$rtlil.cc:2558:MuxGate$36028 nrst=$abc$42258$auto$rtlil.cc:2549:NotGate$36030 q=PauseTimer[8]
.subckt sff1r_x4 ck=MRxClk i=$abc$42258$auto$rtlil.cc:2558:MuxGate$36032 nrst=$abc$42258$auto$rtlil.cc:2549:NotGate$36034 q=PauseTimer[9]
.subckt sff1r_x4 ck=MRxClk i=$abc$42258$auto$rtlil.cc:2558:MuxGate$36036 nrst=$abc$42258$auto$rtlil.cc:2549:NotGate$36038 q=PauseTimer[10]
.subckt sff1r_x4 ck=MRxClk i=$abc$42258$auto$rtlil.cc:2558:MuxGate$36040 nrst=$abc$42258$auto$rtlil.cc:2549:NotGate$36042 q=PauseTimer[11]
.subckt sff1r_x4 ck=MRxClk i=$abc$42258$auto$rtlil.cc:2558:MuxGate$36044 nrst=$abc$42258$auto$rtlil.cc:2549:NotGate$36046 q=PauseTimer[12]
.subckt sff1r_x4 ck=MRxClk i=$abc$42258$auto$rtlil.cc:2558:MuxGate$36048 nrst=$abc$42258$auto$rtlil.cc:2549:NotGate$36050 q=PauseTimer[13]
.subckt sff1r_x4 ck=MRxClk i=$abc$42258$auto$rtlil.cc:2558:MuxGate$36052 nrst=$abc$42258$auto$rtlil.cc:2549:NotGate$36054 q=PauseTimer[14]
.subckt sff1r_x4 ck=MRxClk i=$abc$42258$auto$rtlil.cc:2558:MuxGate$36056 nrst=$abc$42258$auto$rtlil.cc:2549:NotGate$36058 q=PauseTimer[15]
.subckt sff1r_x4 ck=MRxClk i=$abc$42258$auto$rtlil.cc:2558:MuxGate$36060 nrst=$abc$42258$auto$rtlil.cc:2549:NotGate$36062 q=ByteCnt[0]
.subckt sff1r_x4 ck=MRxClk i=$abc$42258$auto$rtlil.cc:2558:MuxGate$36064 nrst=$abc$42258$auto$rtlil.cc:2549:NotGate$36066 q=ByteCnt[1]
.subckt sff1r_x4 ck=MRxClk i=$abc$42258$auto$rtlil.cc:2558:MuxGate$36068 nrst=$abc$42258$auto$rtlil.cc:2549:NotGate$36070 q=ByteCnt[2]
.subckt sff1r_x4 ck=MRxClk i=$abc$42258$auto$rtlil.cc:2558:MuxGate$36072 nrst=$abc$42258$auto$rtlil.cc:2549:NotGate$36074 q=ByteCnt[3]
.subckt sff1r_x4 ck=MRxClk i=$abc$42258$auto$rtlil.cc:2558:MuxGate$36076 nrst=$abc$42258$auto$rtlil.cc:2549:NotGate$36078 q=ByteCnt[4]
.subckt sff1r_x4 ck=MRxClk i=$abc$42258$auto$rtlil.cc:2558:MuxGate$36080 nrst=$abc$42258$auto$rtlil.cc:2549:NotGate$36082 q=DlyCrcCnt[0]
.subckt sff1r_x4 ck=MRxClk i=$abc$42258$auto$rtlil.cc:2558:MuxGate$36084 nrst=$abc$42258$auto$rtlil.cc:2549:NotGate$36086 q=DlyCrcCnt[1]
.subckt sff1r_x4 ck=MRxClk i=$abc$42258$auto$rtlil.cc:2558:MuxGate$36088 nrst=$abc$42258$auto$rtlil.cc:2549:NotGate$36090 q=DlyCrcCnt[2]
.subckt sff1r_x4 ck=MRxClk i=$abc$42258$auto$rtlil.cc:2558:MuxGate$36092 nrst=$abc$42258$auto$rtlil.cc:2549:NotGate$36094 q=LatchedTimerValue[0]
.subckt sff1r_x4 ck=MRxClk i=$abc$42258$auto$rtlil.cc:2558:MuxGate$36096 nrst=$abc$42258$auto$rtlil.cc:2549:NotGate$36098 q=LatchedTimerValue[1]
.subckt sff1r_x4 ck=MRxClk i=$abc$42258$auto$rtlil.cc:2558:MuxGate$36100 nrst=$abc$42258$auto$rtlil.cc:2549:NotGate$36102 q=LatchedTimerValue[2]
.subckt sff1r_x4 ck=MRxClk i=$abc$42258$auto$rtlil.cc:2558:MuxGate$36104 nrst=$abc$42258$auto$rtlil.cc:2549:NotGate$36106 q=LatchedTimerValue[3]
.subckt sff1r_x4 ck=MRxClk i=$abc$42258$auto$rtlil.cc:2558:MuxGate$36108 nrst=$abc$42258$auto$rtlil.cc:2549:NotGate$36110 q=LatchedTimerValue[4]
.subckt sff1r_x4 ck=MRxClk i=$abc$42258$auto$rtlil.cc:2558:MuxGate$36112 nrst=$abc$42258$auto$rtlil.cc:2549:NotGate$36114 q=LatchedTimerValue[5]
.subckt sff1r_x4 ck=MRxClk i=$abc$42258$auto$rtlil.cc:2558:MuxGate$36116 nrst=$abc$42258$auto$rtlil.cc:2549:NotGate$36118 q=LatchedTimerValue[6]
.subckt sff1r_x4 ck=MRxClk i=$abc$42258$auto$rtlil.cc:2558:MuxGate$36120 nrst=$abc$42258$auto$rtlil.cc:2549:NotGate$36122 q=LatchedTimerValue[7]
.subckt sff1r_x4 ck=MRxClk i=$abc$42258$auto$rtlil.cc:2558:MuxGate$36124 nrst=$abc$42258$auto$rtlil.cc:2549:NotGate$36126 q=LatchedTimerValue[8]
.subckt sff1r_x4 ck=MRxClk i=$abc$42258$auto$rtlil.cc:2558:MuxGate$36128 nrst=$abc$42258$auto$rtlil.cc:2549:NotGate$36130 q=LatchedTimerValue[9]
.subckt sff1r_x4 ck=MRxClk i=$abc$42258$auto$rtlil.cc:2558:MuxGate$36132 nrst=$abc$42258$auto$rtlil.cc:2549:NotGate$36134 q=LatchedTimerValue[10]
.subckt sff1r_x4 ck=MRxClk i=$abc$42258$auto$rtlil.cc:2558:MuxGate$36136 nrst=$abc$42258$auto$rtlil.cc:2549:NotGate$36138 q=LatchedTimerValue[11]
.subckt sff1r_x4 ck=MRxClk i=$abc$42258$auto$rtlil.cc:2558:MuxGate$36140 nrst=$abc$42258$auto$rtlil.cc:2549:NotGate$36142 q=LatchedTimerValue[12]
.subckt sff1r_x4 ck=MRxClk i=$abc$42258$auto$rtlil.cc:2558:MuxGate$36144 nrst=$abc$42258$auto$rtlil.cc:2549:NotGate$36146 q=LatchedTimerValue[13]
.subckt sff1r_x4 ck=MRxClk i=$abc$42258$auto$rtlil.cc:2558:MuxGate$36148 nrst=$abc$42258$auto$rtlil.cc:2549:NotGate$36150 q=LatchedTimerValue[14]
.subckt sff1r_x4 ck=MRxClk i=$abc$42258$auto$rtlil.cc:2558:MuxGate$36152 nrst=$abc$42258$auto$rtlil.cc:2549:NotGate$36154 q=LatchedTimerValue[15]
.subckt sff1r_x4 ck=MRxClk i=$abc$42258$auto$rtlil.cc:2558:MuxGate$36160 nrst=$abc$42258$auto$rtlil.cc:2549:NotGate$36162 q=$abc$42258$auto$ff.cc:693:flip_bits$36155
.subckt sff1r_x4 ck=MRxClk i=$abc$42258$auto$rtlil.cc:2558:MuxGate$36164 nrst=$abc$42258$auto$rtlil.cc:2549:NotGate$36166 q=AssembledTimerValue[8]
.subckt sff1r_x4 ck=MRxClk i=$abc$42258$auto$rtlil.cc:2558:MuxGate$36168 nrst=$abc$42258$auto$rtlil.cc:2549:NotGate$36170 q=AssembledTimerValue[9]
.subckt sff1r_x4 ck=MRxClk i=$abc$42258$auto$rtlil.cc:2558:MuxGate$36172 nrst=$abc$42258$auto$rtlil.cc:2549:NotGate$36174 q=AssembledTimerValue[10]
.subckt sff1r_x4 ck=MRxClk i=$abc$42258$auto$rtlil.cc:2558:MuxGate$36176 nrst=$abc$42258$auto$rtlil.cc:2549:NotGate$36178 q=AssembledTimerValue[11]
.subckt sff1r_x4 ck=MRxClk i=$abc$42258$auto$rtlil.cc:2558:MuxGate$36180 nrst=$abc$42258$auto$rtlil.cc:2549:NotGate$36182 q=AssembledTimerValue[12]
.subckt sff1r_x4 ck=MRxClk i=$abc$42258$auto$rtlil.cc:2558:MuxGate$36184 nrst=$abc$42258$auto$rtlil.cc:2549:NotGate$36186 q=AssembledTimerValue[13]
.subckt sff1r_x4 ck=MRxClk i=$abc$42258$auto$rtlil.cc:2558:MuxGate$36188 nrst=$abc$42258$auto$rtlil.cc:2549:NotGate$36190 q=AssembledTimerValue[14]
.subckt sff1r_x4 ck=MRxClk i=$abc$42258$auto$rtlil.cc:2558:MuxGate$36192 nrst=$abc$42258$auto$rtlil.cc:2549:NotGate$36194 q=AssembledTimerValue[15]
.subckt sff1r_x4 ck=MRxClk i=$abc$42258$auto$rtlil.cc:2558:MuxGate$36196 nrst=$abc$42258$auto$rtlil.cc:2549:NotGate$36198 q=ReceivedPauseFrmWAddr
.subckt sff1r_x4 ck=MRxClk i=$abc$42258$auto$rtlil.cc:2558:MuxGate$36200 nrst=$abc$42258$auto$rtlil.cc:2549:NotGate$36202 q=OpCodeOK
.subckt sff1r_x4 ck=MRxClk i=$abc$42258$auto$rtlil.cc:2558:MuxGate$36204 nrst=$abc$42258$auto$rtlil.cc:2549:NotGate$36206 q=TypeLengthOK
.subckt sff1r_x4 ck=MRxClk i=$abc$42258$auto$rtlil.cc:2558:MuxGate$36208 nrst=$abc$42258$auto$rtlil.cc:2549:NotGate$36210 q=AddressOK
.names $true ReservedMulticast[0]
1 1
.names $false ReservedMulticast[1]
1 1
.names $false ReservedMulticast[2]
1 1
.names $false ReservedMulticast[3]
1 1
.names $false ReservedMulticast[4]
1 1
.names $false ReservedMulticast[5]
1 1
.names $false ReservedMulticast[6]
1 1
.names $false ReservedMulticast[7]
1 1
.names $false ReservedMulticast[8]
1 1
.names $false ReservedMulticast[9]
1 1
.names $false ReservedMulticast[10]
1 1
.names $false ReservedMulticast[11]
1 1
.names $false ReservedMulticast[12]
1 1
.names $false ReservedMulticast[13]
1 1
.names $false ReservedMulticast[14]
1 1
.names $false ReservedMulticast[15]
1 1
.names $false ReservedMulticast[16]
1 1
.names $false ReservedMulticast[17]
1 1
.names $false ReservedMulticast[18]
1 1
.names $false ReservedMulticast[19]
1 1
.names $false ReservedMulticast[20]
1 1
.names $false ReservedMulticast[21]
1 1
.names $false ReservedMulticast[22]
1 1
.names $false ReservedMulticast[23]
1 1
.names $false ReservedMulticast[24]
1 1
.names $true ReservedMulticast[25]
1 1
.names $false ReservedMulticast[26]
1 1
.names $false ReservedMulticast[27]
1 1
.names $false ReservedMulticast[28]
1 1
.names $false ReservedMulticast[29]
1 1
.names $true ReservedMulticast[30]
1 1
.names $true ReservedMulticast[31]
1 1
.names $false ReservedMulticast[32]
1 1
.names $false ReservedMulticast[33]
1 1
.names $false ReservedMulticast[34]
1 1
.names $false ReservedMulticast[35]
1 1
.names $false ReservedMulticast[36]
1 1
.names $false ReservedMulticast[37]
1 1
.names $false ReservedMulticast[38]
1 1
.names $true ReservedMulticast[39]
1 1
.names $true ReservedMulticast[40]
1 1
.names $false ReservedMulticast[41]
1 1
.names $false ReservedMulticast[42]
1 1
.names $false ReservedMulticast[43]
1 1
.names $false ReservedMulticast[44]
1 1
.names $false ReservedMulticast[45]
1 1
.names $false ReservedMulticast[46]
1 1
.names $false ReservedMulticast[47]
1 1
.names RxEndFrm ResetByteCnt
1 1
.names RxReset ResetSlotTimer
1 1
.names $false TypeLength[0]
1 1
.names $false TypeLength[1]
1 1
.names $false TypeLength[2]
1 1
.names $true TypeLength[3]
1 1
.names $false TypeLength[4]
1 1
.names $false TypeLength[5]
1 1
.names $false TypeLength[6]
1 1
.names $false TypeLength[7]
1 1
.names $false TypeLength[8]
1 1
.names $false TypeLength[9]
1 1
.names $false TypeLength[10]
1 1
.names $true TypeLength[11]
1 1
.names $false TypeLength[12]
1 1
.names $false TypeLength[13]
1 1
.names $false TypeLength[14]
1 1
.names $true TypeLength[15]
1 1
.end

.model eth_registers
.inputs DataIn[0] DataIn[1] DataIn[2] DataIn[3] DataIn[4] DataIn[5] DataIn[6] DataIn[7] DataIn[8] DataIn[9] DataIn[10] DataIn[11] DataIn[12] DataIn[13] DataIn[14] DataIn[15] DataIn[16] DataIn[17] DataIn[18] DataIn[19] DataIn[20] DataIn[21] DataIn[22] DataIn[23] DataIn[24] DataIn[25] DataIn[26] DataIn[27] DataIn[28] DataIn[29] DataIn[30] DataIn[31] Address[0] Address[1] Address[2] Address[3] Address[4] Address[5] Address[6] Address[7] Rw Cs[0] Cs[1] Cs[2] Cs[3] Clk Reset TxB_IRQ TxE_IRQ RxB_IRQ RxE_IRQ Busy_IRQ NValid_stat Busy_stat LinkFail WCtrlDataStart RStatStart UpdateMIIRX_DATAReg Prsd[0] Prsd[1] Prsd[2] Prsd[3] Prsd[4] Prsd[5] Prsd[6] Prsd[7] Prsd[8] Prsd[9] Prsd[10] Prsd[11] Prsd[12] Prsd[13] Prsd[14] Prsd[15] RstTxPauseRq TxCtrlEndFrm dbg_dat[0] dbg_dat[1] dbg_dat[2] dbg_dat[3] dbg_dat[4] dbg_dat[5] dbg_dat[6] dbg_dat[7] dbg_dat[8] dbg_dat[9] dbg_dat[10] dbg_dat[11] dbg_dat[12] dbg_dat[13] dbg_dat[14] dbg_dat[15] dbg_dat[16] dbg_dat[17] dbg_dat[18] dbg_dat[19] dbg_dat[20] dbg_dat[21] dbg_dat[22] dbg_dat[23] dbg_dat[24] dbg_dat[25] dbg_dat[26] dbg_dat[27] dbg_dat[28] dbg_dat[29] dbg_dat[30] dbg_dat[31] StartTxDone TxClk RxClk SetPauseTimer
.outputs DataOut[0] DataOut[1] DataOut[2] DataOut[3] DataOut[4] DataOut[5] DataOut[6] DataOut[7] DataOut[8] DataOut[9] DataOut[10] DataOut[11] DataOut[12] DataOut[13] DataOut[14] DataOut[15] DataOut[16] DataOut[17] DataOut[18] DataOut[19] DataOut[20] DataOut[21] DataOut[22] DataOut[23] DataOut[24] DataOut[25] DataOut[26] DataOut[27] DataOut[28] DataOut[29] DataOut[30] DataOut[31] r_RecSmall r_Pad r_HugEn r_CrcEn r_DlyCrcEn r_FullD r_ExDfrEn r_NoBckof r_LoopBck r_IFG r_Pro r_Iam r_Bro r_NoPre r_TxEn r_RxEn r_IPGT[0] r_IPGT[1] r_IPGT[2] r_IPGT[3] r_IPGT[4] r_IPGT[5] r_IPGT[6] r_IPGR1[0] r_IPGR1[1] r_IPGR1[2] r_IPGR1[3] r_IPGR1[4] r_IPGR1[5] r_IPGR1[6] r_IPGR2[0] r_IPGR2[1] r_IPGR2[2] r_IPGR2[3] r_IPGR2[4] r_IPGR2[5] r_IPGR2[6] r_MinFL[0] r_MinFL[1] r_MinFL[2] r_MinFL[3] r_MinFL[4] r_MinFL[5] r_MinFL[6] r_MinFL[7] r_MinFL[8] r_MinFL[9] r_MinFL[10] r_MinFL[11] r_MinFL[12] r_MinFL[13] r_MinFL[14] r_MinFL[15] r_MaxFL[0] r_MaxFL[1] r_MaxFL[2] r_MaxFL[3] r_MaxFL[4] r_MaxFL[5] r_MaxFL[6] r_MaxFL[7] r_MaxFL[8] r_MaxFL[9] r_MaxFL[10] r_MaxFL[11] r_MaxFL[12] r_MaxFL[13] r_MaxFL[14] r_MaxFL[15] r_MaxRet[0] r_MaxRet[1] r_MaxRet[2] r_MaxRet[3] r_CollValid[0] r_CollValid[1] r_CollValid[2] r_CollValid[3] r_CollValid[4] r_CollValid[5] r_TxFlow r_RxFlow r_PassAll r_MiiNoPre r_ClkDiv[0] r_ClkDiv[1] r_ClkDiv[2] r_ClkDiv[3] r_ClkDiv[4] r_ClkDiv[5] r_ClkDiv[6] r_ClkDiv[7] r_WCtrlData r_RStat r_ScanStat r_RGAD[0] r_RGAD[1] r_RGAD[2] r_RGAD[3] r_RGAD[4] r_FIAD[0] r_FIAD[1] r_FIAD[2] r_FIAD[3] r_FIAD[4] r_CtrlData[0] r_CtrlData[1] r_CtrlData[2] r_CtrlData[3] r_CtrlData[4] r_CtrlData[5] r_CtrlData[6] r_CtrlData[7] r_CtrlData[8] r_CtrlData[9] r_CtrlData[10] r_CtrlData[11] r_CtrlData[12] r_CtrlData[13] r_CtrlData[14] r_CtrlData[15] r_MAC[0] r_MAC[1] r_MAC[2] r_MAC[3] r_MAC[4] r_MAC[5] r_MAC[6] r_MAC[7] r_MAC[8] r_MAC[9] r_MAC[10] r_MAC[11] r_MAC[12] r_MAC[13] r_MAC[14] r_MAC[15] r_MAC[16] r_MAC[17] r_MAC[18] r_MAC[19] r_MAC[20] r_MAC[21] r_MAC[22] r_MAC[23] r_MAC[24] r_MAC[25] r_MAC[26] r_MAC[27] r_MAC[28] r_MAC[29] r_MAC[30] r_MAC[31] r_MAC[32] r_MAC[33] r_MAC[34] r_MAC[35] r_MAC[36] r_MAC[37] r_MAC[38] r_MAC[39] r_MAC[40] r_MAC[41] r_MAC[42] r_MAC[43] r_MAC[44] r_MAC[45] r_MAC[46] r_MAC[47] r_TxBDNum[0] r_TxBDNum[1] r_TxBDNum[2] r_TxBDNum[3] r_TxBDNum[4] r_TxBDNum[5] r_TxBDNum[6] r_TxBDNum[7] int_o r_HASH0[0] r_HASH0[1] r_HASH0[2] r_HASH0[3] r_HASH0[4] r_HASH0[5] r_HASH0[6] r_HASH0[7] r_HASH0[8] r_HASH0[9] r_HASH0[10] r_HASH0[11] r_HASH0[12] r_HASH0[13] r_HASH0[14] r_HASH0[15] r_HASH0[16] r_HASH0[17] r_HASH0[18] r_HASH0[19] r_HASH0[20] r_HASH0[21] r_HASH0[22] r_HASH0[23] r_HASH0[24] r_HASH0[25] r_HASH0[26] r_HASH0[27] r_HASH0[28] r_HASH0[29] r_HASH0[30] r_HASH0[31] r_HASH1[0] r_HASH1[1] r_HASH1[2] r_HASH1[3] r_HASH1[4] r_HASH1[5] r_HASH1[6] r_HASH1[7] r_HASH1[8] r_HASH1[9] r_HASH1[10] r_HASH1[11] r_HASH1[12] r_HASH1[13] r_HASH1[14] r_HASH1[15] r_HASH1[16] r_HASH1[17] r_HASH1[18] r_HASH1[19] r_HASH1[20] r_HASH1[21] r_HASH1[22] r_HASH1[23] r_HASH1[24] r_HASH1[25] r_HASH1[26] r_HASH1[27] r_HASH1[28] r_HASH1[29] r_HASH1[30] r_HASH1[31] r_TxPauseTV[0] r_TxPauseTV[1] r_TxPauseTV[2] r_TxPauseTV[3] r_TxPauseTV[4] r_TxPauseTV[5] r_TxPauseTV[6] r_TxPauseTV[7] r_TxPauseTV[8] r_TxPauseTV[9] r_TxPauseTV[10] r_TxPauseTV[11] r_TxPauseTV[12] r_TxPauseTV[13] r_TxPauseTV[14] r_TxPauseTV[15] r_TxPauseRq
.names $false
.names $true
1
.names $undef
.subckt inv_x0 i=SetRxCIrq_rxclk nq=$abc$42786$new_n495_
.subckt inv_x0 i=irq_txb nq=$abc$42786$new_n496_
.subckt inv_x0 i=TxB_IRQ nq=$abc$42786$new_n497_
.subckt inv_x0 i=irq_txe nq=$abc$42786$new_n498_
.subckt inv_x0 i=TxE_IRQ nq=$abc$42786$new_n499_
.subckt inv_x0 i=irq_rxb nq=$abc$42786$new_n500_
.subckt inv_x0 i=RxB_IRQ nq=$abc$42786$new_n501_
.subckt inv_x0 i=irq_rxe nq=$abc$42786$new_n502_
.subckt inv_x0 i=RxE_IRQ nq=$abc$42786$new_n503_
.subckt inv_x0 i=irq_busy nq=$abc$42786$new_n504_
.subckt inv_x0 i=Busy_IRQ nq=$abc$42786$new_n505_
.subckt inv_x0 i=irq_txc nq=$abc$42786$new_n506_
.subckt inv_x0 i=SetTxCIrq nq=$abc$42786$new_n507_
.subckt inv_x0 i=irq_rxc nq=$abc$42786$new_n508_
.subckt inv_x0 i=SetRxCIrq nq=$abc$42786$new_n509_
.subckt inv_x0 i=Rw nq=$abc$42786$new_n510_
.subckt inv_x0 i=Address[1] nq=$abc$42786$new_n511_
.subckt inv_x0 i=Address[0] nq=$abc$42786$new_n512_
.subckt inv_x0 i=Address[3] nq=$abc$42786$new_n513_
.subckt inv_x0 i=Address[2] nq=$abc$42786$new_n514_
.subckt inv_x0 i=Address[5] nq=$abc$42786$new_n515_
.subckt inv_x0 i=ResetTxCIrq_sync2 nq=$abc$42786$new_n516_
.subckt inv_x0 i=ResetRxCIrq_sync3 nq=$abc$42786$new_n517_
.subckt inv_x0 i=MAC_ADDR0Out[0] nq=$abc$42786$new_n518_
.subckt inv_x0 i=INT_MASKOut[1] nq=$abc$42786$new_n519_
.subckt inv_x0 i=INT_MASKOut[2] nq=$abc$42786$new_n520_
.subckt inv_x0 i=r_TxBDNum[7] nq=$abc$42786$new_n521_
.subckt inv_x0 i=MAC_ADDR0Out[7] nq=$abc$42786$new_n522_
.subckt inv_x0 i=MAC_ADDR0Out[16] nq=$abc$42786$new_n523_
.subckt inv_x0 i=SetTxCIrq_sync3 nq=$abc$42786$new_n524_
.subckt inv_x0 i=SetRxCIrq_sync3 nq=$abc$42786$new_n525_
.subckt inv_x0 i=Reset nq=$abc$42786$auto$rtlil.cc:2549:NotGate$36214
.subckt a3_x2 i0=CTRLMODEROut[2] i1=TxCtrlEndFrm i2=StartTxDone q=$abc$42786$new_n527_
.subckt oa22_x2 i0=SetTxCIrq_txclk i1=$abc$42786$new_n516_ i2=$abc$42786$new_n527_ q=$abc$42786$auto$rtlil.cc:2558:MuxGate$36268
.subckt nand2_x0 i0=SetPauseTimer i1=CTRLMODEROut[1] nq=$abc$42786$new_n529_
.subckt oa22_x2 i0=$abc$42786$new_n517_ i1=ResetRxCIrq_sync2 i2=$abc$42786$new_n495_ q=$abc$42786$new_n530_
.subckt nand2_x0 i0=$abc$42786$new_n530_ i1=$abc$42786$new_n529_ nq=$abc$42786$auto$rtlil.cc:2558:MuxGate$36264
.subckt nor2_x0 i0=Address[6] i1=Address[7] nq=$abc$42786$new_n532_
.subckt nor4_x0 i0=Address[6] i1=Address[7] i2=Address[4] i3=Address[5] nq=$abc$42786$new_n533_
.subckt nor2_x0 i0=Address[2] i1=Address[3] nq=$abc$42786$new_n534_
.subckt a2_x2 i0=Address[0] i1=$abc$42786$new_n511_ q=$abc$42786$new_n535_
.subckt a3_x2 i0=$abc$42786$new_n534_ i1=Address[0] i2=$abc$42786$new_n511_ q=$abc$42786$new_n536_
.subckt a4_x2 i0=$abc$42786$new_n534_ i1=$abc$42786$new_n533_ i2=Address[0] i3=$abc$42786$new_n511_ q=$abc$42786$new_n537_
.subckt nand4_x0 i0=$abc$42786$new_n534_ i1=$abc$42786$new_n533_ i2=Address[0] i3=$abc$42786$new_n511_ nq=$abc$42786$new_n538_
.subckt a2_x2 i0=Cs[0] i1=Rw q=$abc$42786$new_n539_
.subckt a2_x2 i0=$abc$42786$new_n539_ i1=$abc$42786$new_n537_ q=$abc$42786$new_n540_
.subckt oa22_x2 i0=$abc$42786$new_n540_ i1=DataIn[0] i2=$abc$42786$new_n496_ q=$abc$42786$new_n541_
.subckt nand2_x0 i0=$abc$42786$new_n541_ i1=$abc$42786$new_n497_ nq=$abc$42786$auto$rtlil.cc:2558:MuxGate$36250
.subckt a3_x2 i0=$abc$42786$new_n539_ i1=$abc$42786$new_n537_ i2=DataIn[1] q=$abc$42786$new_n543_
.subckt o2_x2 i0=$abc$42786$new_n543_ i1=$abc$42786$new_n498_ q=$abc$42786$new_n544_
.subckt nand2_x0 i0=$abc$42786$new_n544_ i1=$abc$42786$new_n499_ nq=$abc$42786$auto$rtlil.cc:2558:MuxGate$36232
.subckt a3_x2 i0=$abc$42786$new_n539_ i1=$abc$42786$new_n537_ i2=DataIn[2] q=$abc$42786$new_n546_
.subckt o2_x2 i0=$abc$42786$new_n546_ i1=$abc$42786$new_n500_ q=$abc$42786$new_n547_
.subckt nand2_x0 i0=$abc$42786$new_n547_ i1=$abc$42786$new_n501_ nq=$abc$42786$auto$rtlil.cc:2558:MuxGate$36228
.subckt a3_x2 i0=$abc$42786$new_n539_ i1=$abc$42786$new_n537_ i2=DataIn[3] q=$abc$42786$new_n549_
.subckt o2_x2 i0=$abc$42786$new_n549_ i1=$abc$42786$new_n502_ q=$abc$42786$new_n550_
.subckt nand2_x0 i0=$abc$42786$new_n550_ i1=$abc$42786$new_n503_ nq=$abc$42786$auto$rtlil.cc:2558:MuxGate$36224
.subckt a3_x2 i0=$abc$42786$new_n539_ i1=$abc$42786$new_n537_ i2=DataIn[4] q=$abc$42786$new_n552_
.subckt o2_x2 i0=$abc$42786$new_n552_ i1=$abc$42786$new_n504_ q=$abc$42786$new_n553_
.subckt nand2_x0 i0=$abc$42786$new_n553_ i1=$abc$42786$new_n505_ nq=$abc$42786$auto$rtlil.cc:2558:MuxGate$36220
.subckt a3_x2 i0=$abc$42786$new_n539_ i1=$abc$42786$new_n537_ i2=DataIn[5] q=$abc$42786$new_n555_
.subckt o2_x2 i0=$abc$42786$new_n555_ i1=$abc$42786$new_n506_ q=$abc$42786$new_n556_
.subckt nand2_x0 i0=$abc$42786$new_n556_ i1=$abc$42786$new_n507_ nq=$abc$42786$auto$rtlil.cc:2558:MuxGate$36216
.subckt oa22_x2 i0=$abc$42786$new_n540_ i1=DataIn[6] i2=$abc$42786$new_n508_ q=$abc$42786$new_n558_
.subckt nand2_x0 i0=$abc$42786$new_n558_ i1=$abc$42786$new_n509_ nq=$abc$42786$auto$rtlil.cc:2558:MuxGate$36212
.subckt o4_x2 i0=Cs[2] i1=Cs[3] i2=Cs[1] i3=Cs[0] q=$abc$42786$new_n560_
.subckt a2_x2 i0=$abc$42786$new_n560_ i1=$abc$42786$new_n510_ q=$abc$42786$new_n561_
.subckt a3_x2 i0=$abc$42786$new_n533_ i1=Address[2] i2=Address[3] q=$abc$42786$new_n562_
.subckt nand3_x0 i0=$abc$42786$new_n562_ i1=$abc$42786$new_n535_ i2=MIITX_DATAOut[0] nq=$abc$42786$new_n563_
.subckt a2_x2 i0=Address[0] i1=Address[1] q=$abc$42786$new_n564_
.subckt a4_x2 i0=$abc$42786$new_n564_ i1=$abc$42786$new_n533_ i2=Address[2] i3=Address[3] q=$abc$42786$new_n565_
.subckt nand2_x0 i0=$abc$42786$new_n565_ i1=LinkFail nq=$abc$42786$new_n566_
.subckt nor2_x0 i0=Address[0] i1=Address[1] nq=$abc$42786$new_n567_
.subckt a4_x2 i0=$abc$42786$new_n567_ i1=$abc$42786$new_n533_ i2=Address[2] i3=Address[3] q=$abc$42786$new_n568_
.subckt nand2_x0 i0=$abc$42786$new_n568_ i1=r_FIAD[0] nq=$abc$42786$new_n569_
.subckt a3_x2 i0=$abc$42786$new_n533_ i1=$abc$42786$new_n514_ i2=Address[3] q=$abc$42786$new_n570_
.subckt a4_x2 i0=$abc$42786$new_n564_ i1=$abc$42786$new_n533_ i2=$abc$42786$new_n514_ i3=Address[3] q=$abc$42786$new_n571_
.subckt nand2_x0 i0=$abc$42786$new_n571_ i1=r_ScanStat nq=$abc$42786$new_n572_
.subckt nand3_x0 i0=$abc$42786$new_n570_ i1=$abc$42786$new_n535_ i2=CTRLMODEROut[0] nq=$abc$42786$new_n573_
.subckt a2_x2 i0=$abc$42786$new_n512_ i1=Address[1] q=$abc$42786$new_n574_
.subckt nand3_x0 i0=$abc$42786$new_n574_ i1=$abc$42786$new_n570_ i2=r_ClkDiv[0] nq=$abc$42786$new_n575_
.subckt nand3_x0 i0=$abc$42786$new_n574_ i1=$abc$42786$new_n562_ i2=MIIRX_DATAOut[0] nq=$abc$42786$new_n576_
.subckt a4_x2 i0=$abc$42786$new_n567_ i1=$abc$42786$new_n533_ i2=$abc$42786$new_n514_ i3=Address[3] q=$abc$42786$new_n577_
.subckt nand4_x0 i0=$abc$42786$new_n567_ i1=$abc$42786$new_n533_ i2=$abc$42786$new_n514_ i3=Address[3] nq=$abc$42786$new_n578_
.subckt nand2_x0 i0=$abc$42786$new_n577_ i1=r_TxBDNum[0] nq=$abc$42786$new_n579_
.subckt a3_x2 i0=$abc$42786$new_n533_ i1=Address[2] i2=$abc$42786$new_n513_ q=$abc$42786$new_n580_
.subckt nand3_x0 i0=$abc$42786$new_n580_ i1=$abc$42786$new_n535_ i2=r_IPGR2[0] nq=$abc$42786$new_n581_
.subckt a4_x2 i0=$abc$42786$new_n564_ i1=$abc$42786$new_n533_ i2=Address[2] i3=$abc$42786$new_n513_ q=$abc$42786$new_n582_
.subckt nand2_x0 i0=$abc$42786$new_n582_ i1=r_CollValid[0] nq=$abc$42786$new_n583_
.subckt nor4_x0 i0=Address[2] i1=Address[3] i2=Address[0] i3=Address[1] nq=$abc$42786$new_n584_
.subckt nand3_x0 i0=$abc$42786$new_n584_ i1=$abc$42786$new_n533_ i2=MODEROut[0] nq=$abc$42786$new_n585_
.subckt a3_x2 i0=$abc$42786$new_n532_ i1=Address[4] i2=$abc$42786$new_n515_ q=$abc$42786$new_n586_
.subckt a4_x2 i0=$abc$42786$new_n584_ i1=$abc$42786$new_n532_ i2=Address[4] i3=$abc$42786$new_n515_ q=$abc$42786$new_n587_
.subckt nand4_x0 i0=$abc$42786$new_n584_ i1=$abc$42786$new_n532_ i2=Address[4] i3=$abc$42786$new_n515_ nq=$abc$42786$new_n588_
.subckt ao22_x2 i0=$abc$42786$new_n518_ i1=$abc$42786$new_n588_ i2=$abc$42786$new_n585_ q=$abc$42786$new_n589_
.subckt a3_x2 i0=$abc$42786$new_n567_ i1=Address[2] i2=$abc$42786$new_n513_ q=$abc$42786$new_n590_
.subckt nand3_x0 i0=$abc$42786$new_n590_ i1=$abc$42786$new_n586_ i2=r_TxPauseTV[0] nq=$abc$42786$new_n591_
.subckt a4_x2 i0=Address[2] i1=$abc$42786$new_n513_ i2=$abc$42786$new_n512_ i3=Address[1] q=$abc$42786$new_n592_
.subckt nand3_x0 i0=$abc$42786$new_n592_ i1=$abc$42786$new_n586_ i2=dbg_dat[0] nq=$abc$42786$new_n593_
.subckt nand2_x0 i0=$abc$42786$new_n537_ i1=irq_txb nq=$abc$42786$new_n594_
.subckt nand3_x0 i0=$abc$42786$new_n586_ i1=$abc$42786$new_n536_ i2=r_MAC[32] nq=$abc$42786$new_n595_
.subckt a2_x2 i0=$abc$42786$new_n564_ i1=$abc$42786$new_n534_ q=$abc$42786$new_n596_
.subckt nand4_x0 i0=$abc$42786$new_n564_ i1=$abc$42786$new_n534_ i2=$abc$42786$new_n533_ i3=r_IPGT[0] nq=$abc$42786$new_n597_
.subckt nand3_x0 i0=$abc$42786$new_n592_ i1=$abc$42786$new_n533_ i2=PACKETLENOut[0] nq=$abc$42786$new_n598_
.subckt a3_x2 i0=$abc$42786$new_n534_ i1=$abc$42786$new_n512_ i2=Address[1] q=$abc$42786$new_n599_
.subckt nand3_x0 i0=$abc$42786$new_n599_ i1=$abc$42786$new_n586_ i2=HASH0Out[0] nq=$abc$42786$new_n600_
.subckt a4_x2 i0=$abc$42786$new_n534_ i1=$abc$42786$new_n533_ i2=$abc$42786$new_n512_ i3=Address[1] q=$abc$42786$new_n601_
.subckt nand4_x0 i0=$abc$42786$new_n534_ i1=$abc$42786$new_n533_ i2=$abc$42786$new_n512_ i3=Address[1] nq=$abc$42786$new_n602_
.subckt nand2_x0 i0=$abc$42786$new_n601_ i1=INT_MASKOut[0] nq=$abc$42786$new_n603_
.subckt a4_x2 i0=$abc$42786$new_n567_ i1=$abc$42786$new_n533_ i2=Address[2] i3=$abc$42786$new_n513_ q=$abc$42786$new_n604_
.subckt nand2_x0 i0=$abc$42786$new_n604_ i1=r_IPGR1[0] nq=$abc$42786$new_n605_
.subckt nand3_x0 i0=$abc$42786$new_n596_ i1=$abc$42786$new_n586_ i2=HASH1Out[0] nq=$abc$42786$new_n606_
.subckt a3_x2 i0=$abc$42786$new_n605_ i1=$abc$42786$new_n583_ i2=$abc$42786$new_n581_ q=$abc$42786$new_n607_
.subckt a3_x2 i0=$abc$42786$new_n606_ i1=$abc$42786$new_n603_ i2=$abc$42786$new_n600_ q=$abc$42786$new_n608_
.subckt a4_x2 i0=$abc$42786$new_n595_ i1=$abc$42786$new_n594_ i2=$abc$42786$new_n593_ i3=$abc$42786$new_n591_ q=$abc$42786$new_n609_
.subckt a3_x2 i0=$abc$42786$new_n579_ i1=$abc$42786$new_n573_ i2=$abc$42786$new_n566_ q=$abc$42786$new_n610_
.subckt nand4_x0 i0=$abc$42786$new_n610_ i1=$abc$42786$new_n609_ i2=$abc$42786$new_n608_ i3=$abc$42786$new_n607_ nq=$abc$42786$new_n611_
.subckt a4_x2 i0=$abc$42786$new_n598_ i1=$abc$42786$new_n597_ i2=$abc$42786$new_n589_ i3=$abc$42786$new_n576_ q=$abc$42786$new_n612_
.subckt a4_x2 i0=$abc$42786$new_n575_ i1=$abc$42786$new_n572_ i2=$abc$42786$new_n569_ i3=$abc$42786$new_n563_ q=$abc$42786$new_n613_
.subckt nand2_x0 i0=$abc$42786$new_n613_ i1=$abc$42786$new_n612_ nq=$abc$42786$new_n614_
.subckt ao22_x2 i0=$abc$42786$new_n614_ i1=$abc$42786$new_n611_ i2=$abc$42786$new_n561_ q=DataOut[0]
.subckt nand3_x0 i0=$abc$42786$new_n570_ i1=$abc$42786$new_n535_ i2=CTRLMODEROut[1] nq=$abc$42786$new_n616_
.subckt nand3_x0 i0=$abc$42786$new_n574_ i1=$abc$42786$new_n570_ i2=r_ClkDiv[1] nq=$abc$42786$new_n617_
.subckt nand2_x0 i0=$abc$42786$new_n565_ i1=Busy_stat nq=$abc$42786$new_n618_
.subckt nand2_x0 i0=$abc$42786$new_n571_ i1=r_RStat nq=$abc$42786$new_n619_
.subckt nand3_x0 i0=$abc$42786$new_n574_ i1=$abc$42786$new_n562_ i2=MIIRX_DATAOut[1] nq=$abc$42786$new_n620_
.subckt nand2_x0 i0=$abc$42786$new_n577_ i1=r_TxBDNum[1] nq=$abc$42786$new_n621_
.subckt nand2_x0 i0=$abc$42786$new_n568_ i1=r_FIAD[1] nq=$abc$42786$new_n622_
.subckt nand3_x0 i0=$abc$42786$new_n562_ i1=$abc$42786$new_n535_ i2=MIITX_DATAOut[1] nq=$abc$42786$new_n623_
.subckt nand4_x0 i0=$abc$42786$new_n564_ i1=$abc$42786$new_n534_ i2=$abc$42786$new_n533_ i3=r_IPGT[1] nq=$abc$42786$new_n624_
.subckt ao22_x2 i0=$abc$42786$new_n519_ i1=$abc$42786$new_n602_ i2=$abc$42786$new_n624_ q=$abc$42786$new_n625_
.subckt nand3_x0 i0=$abc$42786$new_n586_ i1=$abc$42786$new_n536_ i2=r_MAC[33] nq=$abc$42786$new_n626_
.subckt nand3_x0 i0=$abc$42786$new_n592_ i1=$abc$42786$new_n533_ i2=PACKETLENOut[1] nq=$abc$42786$new_n627_
.subckt nand2_x0 i0=$abc$42786$new_n582_ i1=r_CollValid[1] nq=$abc$42786$new_n628_
.subckt nand3_x0 i0=$abc$42786$new_n580_ i1=$abc$42786$new_n535_ i2=r_IPGR2[1] nq=$abc$42786$new_n629_
.subckt nand3_x0 i0=$abc$42786$new_n590_ i1=$abc$42786$new_n586_ i2=r_TxPauseTV[1] nq=$abc$42786$new_n630_
.subckt nand2_x0 i0=$abc$42786$new_n537_ i1=irq_txe nq=$abc$42786$new_n631_
.subckt nand3_x0 i0=$abc$42786$new_n584_ i1=$abc$42786$new_n533_ i2=MODEROut[1] nq=$abc$42786$new_n632_
.subckt nand3_x0 i0=$abc$42786$new_n592_ i1=$abc$42786$new_n586_ i2=dbg_dat[1] nq=$abc$42786$new_n633_
.subckt nand3_x0 i0=$abc$42786$new_n596_ i1=$abc$42786$new_n586_ i2=HASH1Out[1] nq=$abc$42786$new_n634_
.subckt nand2_x0 i0=$abc$42786$new_n587_ i1=MAC_ADDR0Out[1] nq=$abc$42786$new_n635_
.subckt nand3_x0 i0=$abc$42786$new_n599_ i1=$abc$42786$new_n586_ i2=HASH0Out[1] nq=$abc$42786$new_n636_
.subckt nand2_x0 i0=$abc$42786$new_n604_ i1=r_IPGR1[1] nq=$abc$42786$new_n637_
.subckt a4_x2 i0=$abc$42786$new_n636_ i1=$abc$42786$new_n635_ i2=$abc$42786$new_n634_ i3=$abc$42786$new_n625_ q=$abc$42786$new_n638_
.subckt a3_x2 i0=$abc$42786$new_n632_ i1=$abc$42786$new_n631_ i2=$abc$42786$new_n630_ q=$abc$42786$new_n639_
.subckt a4_x2 i0=$abc$42786$new_n629_ i1=$abc$42786$new_n628_ i2=$abc$42786$new_n627_ i3=$abc$42786$new_n626_ q=$abc$42786$new_n640_
.subckt nand3_x0 i0=$abc$42786$new_n640_ i1=$abc$42786$new_n639_ i2=$abc$42786$new_n638_ nq=$abc$42786$new_n641_
.subckt a2_x2 i0=$abc$42786$new_n622_ i1=$abc$42786$new_n616_ q=$abc$42786$new_n642_
.subckt a3_x2 i0=$abc$42786$new_n633_ i1=$abc$42786$new_n623_ i2=$abc$42786$new_n618_ q=$abc$42786$new_n643_
.subckt a3_x2 i0=$abc$42786$new_n637_ i1=$abc$42786$new_n620_ i2=$abc$42786$new_n619_ q=$abc$42786$new_n644_
.subckt a2_x2 i0=$abc$42786$new_n621_ i1=$abc$42786$new_n617_ q=$abc$42786$new_n645_
.subckt nand4_x0 i0=$abc$42786$new_n645_ i1=$abc$42786$new_n644_ i2=$abc$42786$new_n643_ i3=$abc$42786$new_n642_ nq=$abc$42786$new_n646_
.subckt ao22_x2 i0=$abc$42786$new_n646_ i1=$abc$42786$new_n641_ i2=$abc$42786$new_n561_ q=DataOut[1]
.subckt nand2_x0 i0=$abc$42786$new_n571_ i1=r_WCtrlData nq=$abc$42786$new_n648_
.subckt nand3_x0 i0=$abc$42786$new_n574_ i1=$abc$42786$new_n570_ i2=r_ClkDiv[2] nq=$abc$42786$new_n649_
.subckt nand2_x0 i0=$abc$42786$new_n568_ i1=r_FIAD[2] nq=$abc$42786$new_n650_
.subckt nand2_x0 i0=$abc$42786$new_n577_ i1=r_TxBDNum[2] nq=$abc$42786$new_n651_
.subckt nand3_x0 i0=$abc$42786$new_n574_ i1=$abc$42786$new_n562_ i2=MIIRX_DATAOut[2] nq=$abc$42786$new_n652_
.subckt nand3_x0 i0=$abc$42786$new_n562_ i1=$abc$42786$new_n535_ i2=MIITX_DATAOut[2] nq=$abc$42786$new_n653_
.subckt nand3_x0 i0=$abc$42786$new_n570_ i1=$abc$42786$new_n535_ i2=CTRLMODEROut[2] nq=$abc$42786$new_n654_
.subckt nand2_x0 i0=$abc$42786$new_n565_ i1=NValid_stat nq=$abc$42786$new_n655_
.subckt nand3_x0 i0=$abc$42786$new_n584_ i1=$abc$42786$new_n533_ i2=r_NoPre nq=$abc$42786$new_n656_
.subckt nand3_x0 i0=$abc$42786$new_n586_ i1=$abc$42786$new_n536_ i2=r_MAC[34] nq=$abc$42786$new_n657_
.subckt nand3_x0 i0=$abc$42786$new_n599_ i1=$abc$42786$new_n586_ i2=HASH0Out[2] nq=$abc$42786$new_n658_
.subckt nand2_x0 i0=$abc$42786$new_n604_ i1=r_IPGR1[2] nq=$abc$42786$new_n659_
.subckt nand3_x0 i0=$abc$42786$new_n580_ i1=$abc$42786$new_n535_ i2=r_IPGR2[2] nq=$abc$42786$new_n660_
.subckt nand2_x0 i0=$abc$42786$new_n582_ i1=r_CollValid[2] nq=$abc$42786$new_n661_
.subckt nand3_x0 i0=$abc$42786$new_n592_ i1=$abc$42786$new_n533_ i2=PACKETLENOut[2] nq=$abc$42786$new_n662_
.subckt nand3_x0 i0=$abc$42786$new_n590_ i1=$abc$42786$new_n586_ i2=r_TxPauseTV[2] nq=$abc$42786$new_n663_
.subckt nand4_x0 i0=$abc$42786$new_n564_ i1=$abc$42786$new_n534_ i2=$abc$42786$new_n533_ i3=r_IPGT[2] nq=$abc$42786$new_n664_
.subckt nand3_x0 i0=$abc$42786$new_n592_ i1=$abc$42786$new_n586_ i2=dbg_dat[2] nq=$abc$42786$new_n665_
.subckt nand3_x0 i0=$abc$42786$new_n596_ i1=$abc$42786$new_n586_ i2=HASH1Out[2] nq=$abc$42786$new_n666_
.subckt nand2_x0 i0=$abc$42786$new_n587_ i1=MAC_ADDR0Out[2] nq=$abc$42786$new_n667_
.subckt nand2_x0 i0=$abc$42786$new_n537_ i1=irq_rxb nq=$abc$42786$new_n668_
.subckt a4_x2 i0=$abc$42786$new_n667_ i1=$abc$42786$new_n666_ i2=$abc$42786$new_n658_ i3=$abc$42786$new_n654_ q=$abc$42786$new_n669_
.subckt a3_x2 i0=$abc$42786$new_n655_ i1=$abc$42786$new_n650_ i2=$abc$42786$new_n648_ q=$abc$42786$new_n670_
.subckt nand3_x0 i0=$abc$42786$new_n670_ i1=$abc$42786$new_n669_ i2=$abc$42786$new_n665_ nq=$abc$42786$new_n671_
.subckt a4_x2 i0=$abc$42786$new_n668_ i1=$abc$42786$new_n659_ i2=$abc$42786$new_n653_ i3=$abc$42786$new_n652_ q=$abc$42786$new_n672_
.subckt a4_x2 i0=$abc$42786$new_n663_ i1=$abc$42786$new_n662_ i2=$abc$42786$new_n661_ i3=$abc$42786$new_n660_ q=$abc$42786$new_n673_
.subckt ao22_x2 i0=$abc$42786$new_n520_ i1=$abc$42786$new_n602_ i2=$abc$42786$new_n664_ q=$abc$42786$new_n674_
.subckt a3_x2 i0=$abc$42786$new_n674_ i1=$abc$42786$new_n656_ i2=$abc$42786$new_n649_ q=$abc$42786$new_n675_
.subckt a2_x2 i0=$abc$42786$new_n657_ i1=$abc$42786$new_n651_ q=$abc$42786$new_n676_
.subckt nand4_x0 i0=$abc$42786$new_n676_ i1=$abc$42786$new_n675_ i2=$abc$42786$new_n673_ i3=$abc$42786$new_n672_ nq=$abc$42786$new_n677_
.subckt ao22_x2 i0=$abc$42786$new_n677_ i1=$abc$42786$new_n671_ i2=$abc$42786$new_n561_ q=DataOut[2]
.subckt nand3_x0 i0=$abc$42786$new_n574_ i1=$abc$42786$new_n570_ i2=r_ClkDiv[3] nq=$abc$42786$new_n679_
.subckt nand3_x0 i0=$abc$42786$new_n574_ i1=$abc$42786$new_n562_ i2=MIIRX_DATAOut[3] nq=$abc$42786$new_n680_
.subckt nand2_x0 i0=$abc$42786$new_n577_ i1=r_TxBDNum[3] nq=$abc$42786$new_n681_
.subckt nand3_x0 i0=$abc$42786$new_n592_ i1=$abc$42786$new_n586_ i2=dbg_dat[3] nq=$abc$42786$new_n682_
.subckt nand3_x0 i0=$abc$42786$new_n596_ i1=$abc$42786$new_n586_ i2=HASH1Out[3] nq=$abc$42786$new_n683_
.subckt nand2_x0 i0=$abc$42786$new_n604_ i1=r_IPGR1[3] nq=$abc$42786$new_n684_
.subckt nand3_x0 i0=$abc$42786$new_n586_ i1=$abc$42786$new_n536_ i2=r_MAC[35] nq=$abc$42786$new_n685_
.subckt nand2_x0 i0=$abc$42786$new_n582_ i1=r_CollValid[3] nq=$abc$42786$new_n686_
.subckt nand3_x0 i0=$abc$42786$new_n580_ i1=$abc$42786$new_n535_ i2=r_IPGR2[3] nq=$abc$42786$new_n687_
.subckt nand2_x0 i0=$abc$42786$new_n537_ i1=irq_rxe nq=$abc$42786$new_n688_
.subckt nand2_x0 i0=$abc$42786$new_n601_ i1=INT_MASKOut[3] nq=$abc$42786$new_n689_
.subckt nand2_x0 i0=$abc$42786$new_n587_ i1=MAC_ADDR0Out[3] nq=$abc$42786$new_n690_
.subckt nand3_x0 i0=$abc$42786$new_n584_ i1=$abc$42786$new_n533_ i2=r_Bro nq=$abc$42786$new_n691_
.subckt nand4_x0 i0=$abc$42786$new_n564_ i1=$abc$42786$new_n534_ i2=$abc$42786$new_n533_ i3=r_IPGT[3] nq=$abc$42786$new_n692_
.subckt nand3_x0 i0=$abc$42786$new_n590_ i1=$abc$42786$new_n586_ i2=r_TxPauseTV[3] nq=$abc$42786$new_n693_
.subckt nand3_x0 i0=$abc$42786$new_n592_ i1=$abc$42786$new_n533_ i2=PACKETLENOut[3] nq=$abc$42786$new_n694_
.subckt nand3_x0 i0=$abc$42786$new_n599_ i1=$abc$42786$new_n586_ i2=HASH0Out[3] nq=$abc$42786$new_n695_
.subckt nand2_x0 i0=$abc$42786$new_n568_ i1=r_FIAD[3] nq=$abc$42786$new_n696_
.subckt nand3_x0 i0=$abc$42786$new_n562_ i1=$abc$42786$new_n535_ i2=MIITX_DATAOut[3] nq=$abc$42786$new_n697_
.subckt a4_x2 i0=$abc$42786$new_n694_ i1=$abc$42786$new_n690_ i2=$abc$42786$new_n689_ i3=$abc$42786$new_n688_ q=$abc$42786$new_n698_
.subckt nand3_x0 i0=$abc$42786$new_n698_ i1=$abc$42786$new_n696_ i2=$abc$42786$new_n681_ nq=$abc$42786$new_n699_
.subckt a3_x2 i0=$abc$42786$new_n697_ i1=$abc$42786$new_n680_ i2=$abc$42786$new_n679_ q=$abc$42786$new_n700_
.subckt a3_x2 i0=$abc$42786$new_n687_ i1=$abc$42786$new_n686_ i2=$abc$42786$new_n684_ q=$abc$42786$new_n701_
.subckt a3_x2 i0=$abc$42786$new_n695_ i1=$abc$42786$new_n693_ i2=$abc$42786$new_n692_ q=$abc$42786$new_n702_
.subckt a4_x2 i0=$abc$42786$new_n691_ i1=$abc$42786$new_n685_ i2=$abc$42786$new_n683_ i3=$abc$42786$new_n682_ q=$abc$42786$new_n703_
.subckt nand4_x0 i0=$abc$42786$new_n703_ i1=$abc$42786$new_n702_ i2=$abc$42786$new_n701_ i3=$abc$42786$new_n700_ nq=$abc$42786$new_n704_
.subckt ao22_x2 i0=$abc$42786$new_n704_ i1=$abc$42786$new_n699_ i2=$abc$42786$new_n561_ q=DataOut[3]
.subckt nand2_x0 i0=$abc$42786$new_n577_ i1=r_TxBDNum[4] nq=$abc$42786$new_n706_
.subckt nand2_x0 i0=$abc$42786$new_n568_ i1=r_FIAD[4] nq=$abc$42786$new_n707_
.subckt nand3_x0 i0=$abc$42786$new_n574_ i1=$abc$42786$new_n570_ i2=r_ClkDiv[4] nq=$abc$42786$new_n708_
.subckt nand3_x0 i0=$abc$42786$new_n586_ i1=$abc$42786$new_n536_ i2=r_MAC[36] nq=$abc$42786$new_n709_
.subckt nand2_x0 i0=$abc$42786$new_n601_ i1=INT_MASKOut[4] nq=$abc$42786$new_n710_
.subckt nand3_x0 i0=$abc$42786$new_n592_ i1=$abc$42786$new_n533_ i2=PACKETLENOut[4] nq=$abc$42786$new_n711_
.subckt nand2_x0 i0=$abc$42786$new_n604_ i1=r_IPGR1[4] nq=$abc$42786$new_n712_
.subckt nand2_x0 i0=$abc$42786$new_n582_ i1=r_CollValid[4] nq=$abc$42786$new_n713_
.subckt nand3_x0 i0=$abc$42786$new_n580_ i1=$abc$42786$new_n535_ i2=r_IPGR2[4] nq=$abc$42786$new_n714_
.subckt nand3_x0 i0=$abc$42786$new_n590_ i1=$abc$42786$new_n586_ i2=r_TxPauseTV[4] nq=$abc$42786$new_n715_
.subckt nand3_x0 i0=$abc$42786$new_n596_ i1=$abc$42786$new_n586_ i2=HASH1Out[4] nq=$abc$42786$new_n716_
.subckt nand3_x0 i0=$abc$42786$new_n584_ i1=$abc$42786$new_n533_ i2=r_Iam nq=$abc$42786$new_n717_
.subckt nand2_x0 i0=$abc$42786$new_n587_ i1=MAC_ADDR0Out[4] nq=$abc$42786$new_n718_
.subckt nand3_x0 i0=$abc$42786$new_n592_ i1=$abc$42786$new_n586_ i2=dbg_dat[4] nq=$abc$42786$new_n719_
.subckt nand3_x0 i0=$abc$42786$new_n599_ i1=$abc$42786$new_n586_ i2=HASH0Out[4] nq=$abc$42786$new_n720_
.subckt nand4_x0 i0=$abc$42786$new_n564_ i1=$abc$42786$new_n534_ i2=$abc$42786$new_n533_ i3=r_IPGT[4] nq=$abc$42786$new_n721_
.subckt nand3_x0 i0=$abc$42786$new_n574_ i1=$abc$42786$new_n562_ i2=MIIRX_DATAOut[4] nq=$abc$42786$new_n722_
.subckt nand3_x0 i0=$abc$42786$new_n562_ i1=$abc$42786$new_n535_ i2=MIITX_DATAOut[4] nq=$abc$42786$new_n723_
.subckt ao22_x2 i0=$abc$42786$new_n504_ i1=$abc$42786$new_n538_ i2=$abc$42786$new_n717_ q=$abc$42786$new_n724_
.subckt a4_x2 i0=$abc$42786$new_n724_ i1=$abc$42786$new_n722_ i2=$abc$42786$new_n716_ i3=$abc$42786$new_n715_ q=$abc$42786$new_n725_
.subckt nand2_x0 i0=$abc$42786$new_n725_ i1=$abc$42786$new_n708_ nq=$abc$42786$new_n726_
.subckt a3_x2 i0=$abc$42786$new_n723_ i1=$abc$42786$new_n707_ i2=$abc$42786$new_n706_ q=$abc$42786$new_n727_
.subckt a3_x2 i0=$abc$42786$new_n714_ i1=$abc$42786$new_n713_ i2=$abc$42786$new_n712_ q=$abc$42786$new_n728_
.subckt a4_x2 i0=$abc$42786$new_n721_ i1=$abc$42786$new_n720_ i2=$abc$42786$new_n719_ i3=$abc$42786$new_n709_ q=$abc$42786$new_n729_
.subckt a3_x2 i0=$abc$42786$new_n718_ i1=$abc$42786$new_n711_ i2=$abc$42786$new_n710_ q=$abc$42786$new_n730_
.subckt nand4_x0 i0=$abc$42786$new_n730_ i1=$abc$42786$new_n729_ i2=$abc$42786$new_n728_ i3=$abc$42786$new_n727_ nq=$abc$42786$new_n731_
.subckt ao22_x2 i0=$abc$42786$new_n731_ i1=$abc$42786$new_n726_ i2=$abc$42786$new_n561_ q=DataOut[4]
.subckt nand3_x0 i0=$abc$42786$new_n574_ i1=$abc$42786$new_n562_ i2=MIIRX_DATAOut[5] nq=$abc$42786$new_n733_
.subckt nand3_x0 i0=$abc$42786$new_n574_ i1=$abc$42786$new_n570_ i2=r_ClkDiv[5] nq=$abc$42786$new_n734_
.subckt nand3_x0 i0=$abc$42786$new_n562_ i1=$abc$42786$new_n535_ i2=MIITX_DATAOut[5] nq=$abc$42786$new_n735_
.subckt nand2_x0 i0=$abc$42786$new_n577_ i1=r_TxBDNum[5] nq=$abc$42786$new_n736_
.subckt nand4_x0 i0=$abc$42786$new_n736_ i1=$abc$42786$new_n735_ i2=$abc$42786$new_n734_ i3=$abc$42786$new_n733_ nq=$abc$42786$new_n737_
.subckt nand2_x0 i0=$abc$42786$new_n582_ i1=r_CollValid[5] nq=$abc$42786$new_n738_
.subckt nand3_x0 i0=$abc$42786$new_n580_ i1=$abc$42786$new_n535_ i2=r_IPGR2[5] nq=$abc$42786$new_n739_
.subckt a2_x2 i0=$abc$42786$new_n739_ i1=$abc$42786$new_n738_ q=$abc$42786$new_n740_
.subckt nand2_x0 i0=$abc$42786$new_n601_ i1=INT_MASKOut[5] nq=$abc$42786$new_n741_
.subckt nand3_x0 i0=$abc$42786$new_n592_ i1=$abc$42786$new_n533_ i2=PACKETLENOut[5] nq=$abc$42786$new_n742_
.subckt nand3_x0 i0=$abc$42786$new_n599_ i1=$abc$42786$new_n586_ i2=HASH0Out[5] nq=$abc$42786$new_n743_
.subckt nand2_x0 i0=$abc$42786$new_n537_ i1=irq_txc nq=$abc$42786$new_n744_
.subckt a4_x2 i0=$abc$42786$new_n744_ i1=$abc$42786$new_n743_ i2=$abc$42786$new_n742_ i3=$abc$42786$new_n741_ q=$abc$42786$new_n745_
.subckt nand3_x0 i0=$abc$42786$new_n592_ i1=$abc$42786$new_n586_ i2=dbg_dat[5] nq=$abc$42786$new_n746_
.subckt nand2_x0 i0=$abc$42786$new_n587_ i1=MAC_ADDR0Out[5] nq=$abc$42786$new_n747_
.subckt nand4_x0 i0=$abc$42786$new_n564_ i1=$abc$42786$new_n534_ i2=$abc$42786$new_n533_ i3=r_IPGT[5] nq=$abc$42786$new_n748_
.subckt nand3_x0 i0=$abc$42786$new_n584_ i1=$abc$42786$new_n533_ i2=r_Pro nq=$abc$42786$new_n749_
.subckt a2_x2 i0=$abc$42786$new_n749_ i1=$abc$42786$new_n748_ q=$abc$42786$new_n750_
.subckt a3_x2 i0=$abc$42786$new_n750_ i1=$abc$42786$new_n747_ i2=$abc$42786$new_n746_ q=$abc$42786$new_n751_
.subckt nand3_x0 i0=$abc$42786$new_n586_ i1=$abc$42786$new_n536_ i2=r_MAC[37] nq=$abc$42786$new_n752_
.subckt nand2_x0 i0=$abc$42786$new_n604_ i1=r_IPGR1[5] nq=$abc$42786$new_n753_
.subckt nand3_x0 i0=$abc$42786$new_n596_ i1=$abc$42786$new_n586_ i2=HASH1Out[5] nq=$abc$42786$new_n754_
.subckt nand3_x0 i0=$abc$42786$new_n590_ i1=$abc$42786$new_n586_ i2=r_TxPauseTV[5] nq=$abc$42786$new_n755_
.subckt a4_x2 i0=$abc$42786$new_n755_ i1=$abc$42786$new_n754_ i2=$abc$42786$new_n753_ i3=$abc$42786$new_n752_ q=$abc$42786$new_n756_
.subckt nand4_x0 i0=$abc$42786$new_n756_ i1=$abc$42786$new_n751_ i2=$abc$42786$new_n745_ i3=$abc$42786$new_n740_ nq=$abc$42786$new_n757_
.subckt ao22_x2 i0=$abc$42786$new_n757_ i1=$abc$42786$new_n737_ i2=$abc$42786$new_n561_ q=DataOut[5]
.subckt nand3_x0 i0=$abc$42786$new_n574_ i1=$abc$42786$new_n570_ i2=r_ClkDiv[6] nq=$abc$42786$new_n759_
.subckt nand3_x0 i0=$abc$42786$new_n574_ i1=$abc$42786$new_n562_ i2=MIIRX_DATAOut[6] nq=$abc$42786$new_n760_
.subckt nand2_x0 i0=$abc$42786$new_n577_ i1=r_TxBDNum[6] nq=$abc$42786$new_n761_
.subckt nand3_x0 i0=$abc$42786$new_n562_ i1=$abc$42786$new_n535_ i2=MIITX_DATAOut[6] nq=$abc$42786$new_n762_
.subckt nand3_x0 i0=$abc$42786$new_n580_ i1=$abc$42786$new_n535_ i2=r_IPGR2[6] nq=$abc$42786$new_n763_
.subckt nand2_x0 i0=$abc$42786$new_n604_ i1=r_IPGR1[6] nq=$abc$42786$new_n764_
.subckt nand2_x0 i0=$abc$42786$new_n587_ i1=MAC_ADDR0Out[6] nq=$abc$42786$new_n765_
.subckt nand3_x0 i0=$abc$42786$new_n592_ i1=$abc$42786$new_n533_ i2=PACKETLENOut[6] nq=$abc$42786$new_n766_
.subckt nand2_x0 i0=$abc$42786$new_n537_ i1=irq_rxc nq=$abc$42786$new_n767_
.subckt nand3_x0 i0=$abc$42786$new_n599_ i1=$abc$42786$new_n586_ i2=HASH0Out[6] nq=$abc$42786$new_n768_
.subckt nand3_x0 i0=$abc$42786$new_n592_ i1=$abc$42786$new_n586_ i2=dbg_dat[6] nq=$abc$42786$new_n769_
.subckt nand3_x0 i0=$abc$42786$new_n586_ i1=$abc$42786$new_n536_ i2=r_MAC[38] nq=$abc$42786$new_n770_
.subckt nand4_x0 i0=$abc$42786$new_n564_ i1=$abc$42786$new_n534_ i2=$abc$42786$new_n533_ i3=r_IPGT[6] nq=$abc$42786$new_n771_
.subckt nand3_x0 i0=$abc$42786$new_n584_ i1=$abc$42786$new_n533_ i2=r_IFG nq=$abc$42786$new_n772_
.subckt nand2_x0 i0=$abc$42786$new_n601_ i1=INT_MASKOut[6] nq=$abc$42786$new_n773_
.subckt nand3_x0 i0=$abc$42786$new_n590_ i1=$abc$42786$new_n586_ i2=r_TxPauseTV[6] nq=$abc$42786$new_n774_
.subckt nand3_x0 i0=$abc$42786$new_n596_ i1=$abc$42786$new_n586_ i2=HASH1Out[6] nq=$abc$42786$new_n775_
.subckt a3_x2 i0=$abc$42786$new_n766_ i1=$abc$42786$new_n764_ i2=$abc$42786$new_n763_ q=$abc$42786$new_n776_
.subckt a4_x2 i0=$abc$42786$new_n775_ i1=$abc$42786$new_n773_ i2=$abc$42786$new_n769_ i3=$abc$42786$new_n765_ q=$abc$42786$new_n777_
.subckt nand3_x0 i0=$abc$42786$new_n777_ i1=$abc$42786$new_n776_ i2=$abc$42786$new_n762_ nq=$abc$42786$new_n778_
.subckt a3_x2 i0=$abc$42786$new_n761_ i1=$abc$42786$new_n760_ i2=$abc$42786$new_n759_ q=$abc$42786$new_n779_
.subckt a3_x2 i0=$abc$42786$new_n772_ i1=$abc$42786$new_n768_ i2=$abc$42786$new_n767_ q=$abc$42786$new_n780_
.subckt a3_x2 i0=$abc$42786$new_n774_ i1=$abc$42786$new_n771_ i2=$abc$42786$new_n770_ q=$abc$42786$new_n781_
.subckt nand3_x0 i0=$abc$42786$new_n781_ i1=$abc$42786$new_n780_ i2=$abc$42786$new_n779_ nq=$abc$42786$new_n782_
.subckt ao22_x2 i0=$abc$42786$new_n782_ i1=$abc$42786$new_n778_ i2=$abc$42786$new_n561_ q=DataOut[6]
.subckt nand3_x0 i0=$abc$42786$new_n586_ i1=$abc$42786$new_n536_ i2=r_MAC[39] nq=$abc$42786$new_n784_
.subckt nand3_x0 i0=$abc$42786$new_n590_ i1=$abc$42786$new_n586_ i2=r_TxPauseTV[7] nq=$abc$42786$new_n785_
.subckt nand3_x0 i0=$abc$42786$new_n592_ i1=$abc$42786$new_n533_ i2=PACKETLENOut[7] nq=$abc$42786$new_n786_
.subckt nand3_x0 i0=$abc$42786$new_n584_ i1=$abc$42786$new_n533_ i2=r_LoopBck nq=$abc$42786$new_n787_
.subckt nand3_x0 i0=$abc$42786$new_n599_ i1=$abc$42786$new_n586_ i2=HASH0Out[7] nq=$abc$42786$new_n788_
.subckt nand3_x0 i0=$abc$42786$new_n596_ i1=$abc$42786$new_n586_ i2=HASH1Out[7] nq=$abc$42786$new_n789_
.subckt nand3_x0 i0=$abc$42786$new_n592_ i1=$abc$42786$new_n586_ i2=dbg_dat[7] nq=$abc$42786$new_n790_
.subckt nand2_x0 i0=$abc$42786$new_n577_ i1=r_TxBDNum[7] nq=$abc$42786$new_n791_
.subckt nand3_x0 i0=$abc$42786$new_n562_ i1=$abc$42786$new_n535_ i2=MIITX_DATAOut[7] nq=$abc$42786$new_n792_
.subckt nand3_x0 i0=$abc$42786$new_n574_ i1=$abc$42786$new_n562_ i2=MIIRX_DATAOut[7] nq=$abc$42786$new_n793_
.subckt nand3_x0 i0=$abc$42786$new_n574_ i1=$abc$42786$new_n570_ i2=r_ClkDiv[7] nq=$abc$42786$new_n794_
.subckt a4_x2 i0=$abc$42786$new_n792_ i1=$abc$42786$new_n790_ i2=$abc$42786$new_n789_ i3=$abc$42786$new_n788_ q=$abc$42786$new_n795_
.subckt ao22_x2 i0=$abc$42786$new_n522_ i1=$abc$42786$new_n588_ i2=$abc$42786$new_n787_ q=$abc$42786$new_n796_
.subckt a4_x2 i0=$abc$42786$new_n796_ i1=$abc$42786$new_n786_ i2=$abc$42786$new_n785_ i3=$abc$42786$new_n784_ q=$abc$42786$new_n797_
.subckt a3_x2 i0=$abc$42786$new_n794_ i1=$abc$42786$new_n793_ i2=$abc$42786$new_n791_ q=$abc$42786$new_n798_
.subckt nand3_x0 i0=$abc$42786$new_n798_ i1=$abc$42786$new_n797_ i2=$abc$42786$new_n795_ nq=$abc$42786$new_n799_
.subckt a2_x2 i0=$abc$42786$new_n799_ i1=$abc$42786$new_n561_ q=DataOut[7]
.subckt nand3_x0 i0=$abc$42786$new_n592_ i1=$abc$42786$new_n533_ i2=PACKETLENOut[8] nq=$abc$42786$new_n801_
.subckt nand3_x0 i0=$abc$42786$new_n590_ i1=$abc$42786$new_n586_ i2=r_TxPauseTV[8] nq=$abc$42786$new_n802_
.subckt nand3_x0 i0=$abc$42786$new_n599_ i1=$abc$42786$new_n586_ i2=HASH0Out[8] nq=$abc$42786$new_n803_
.subckt nand3_x0 i0=$abc$42786$new_n586_ i1=$abc$42786$new_n536_ i2=r_MAC[40] nq=$abc$42786$new_n804_
.subckt a4_x2 i0=$abc$42786$new_n804_ i1=$abc$42786$new_n803_ i2=$abc$42786$new_n802_ i3=$abc$42786$new_n801_ q=$abc$42786$new_n805_
.subckt nand3_x0 i0=$abc$42786$new_n584_ i1=$abc$42786$new_n533_ i2=r_NoBckof nq=$abc$42786$new_n806_
.subckt nand3_x0 i0=$abc$42786$new_n596_ i1=$abc$42786$new_n586_ i2=HASH1Out[8] nq=$abc$42786$new_n807_
.subckt nand2_x0 i0=$abc$42786$new_n587_ i1=MAC_ADDR0Out[8] nq=$abc$42786$new_n808_
.subckt nand3_x0 i0=$abc$42786$new_n592_ i1=$abc$42786$new_n586_ i2=dbg_dat[8] nq=$abc$42786$new_n809_
.subckt a4_x2 i0=$abc$42786$new_n809_ i1=$abc$42786$new_n808_ i2=$abc$42786$new_n807_ i3=$abc$42786$new_n806_ q=$abc$42786$new_n810_
.subckt nand3_x0 i0=$abc$42786$new_n574_ i1=$abc$42786$new_n562_ i2=MIIRX_DATAOut[8] nq=$abc$42786$new_n811_
.subckt nand2_x0 i0=$abc$42786$new_n568_ i1=r_RGAD[0] nq=$abc$42786$new_n812_
.subckt nand3_x0 i0=$abc$42786$new_n574_ i1=$abc$42786$new_n570_ i2=r_MiiNoPre nq=$abc$42786$new_n813_
.subckt nand3_x0 i0=$abc$42786$new_n562_ i1=$abc$42786$new_n535_ i2=MIITX_DATAOut[8] nq=$abc$42786$new_n814_
.subckt a4_x2 i0=$abc$42786$new_n814_ i1=$abc$42786$new_n813_ i2=$abc$42786$new_n812_ i3=$abc$42786$new_n811_ q=$abc$42786$new_n815_
.subckt nand3_x0 i0=$abc$42786$new_n815_ i1=$abc$42786$new_n810_ i2=$abc$42786$new_n805_ nq=$abc$42786$new_n816_
.subckt a2_x2 i0=$abc$42786$new_n816_ i1=$abc$42786$new_n561_ q=DataOut[8]
.subckt nand2_x0 i0=$abc$42786$new_n568_ i1=r_RGAD[1] nq=$abc$42786$new_n818_
.subckt nand3_x0 i0=$abc$42786$new_n574_ i1=$abc$42786$new_n562_ i2=MIIRX_DATAOut[9] nq=$abc$42786$new_n819_
.subckt nand3_x0 i0=$abc$42786$new_n562_ i1=$abc$42786$new_n535_ i2=MIITX_DATAOut[9] nq=$abc$42786$new_n820_
.subckt a3_x2 i0=$abc$42786$new_n820_ i1=$abc$42786$new_n819_ i2=$abc$42786$new_n818_ q=$abc$42786$new_n821_
.subckt nand3_x0 i0=$abc$42786$new_n590_ i1=$abc$42786$new_n586_ i2=r_TxPauseTV[9] nq=$abc$42786$new_n822_
.subckt nand3_x0 i0=$abc$42786$new_n599_ i1=$abc$42786$new_n586_ i2=HASH0Out[9] nq=$abc$42786$new_n823_
.subckt nand3_x0 i0=$abc$42786$new_n586_ i1=$abc$42786$new_n536_ i2=r_MAC[41] nq=$abc$42786$new_n824_
.subckt nand3_x0 i0=$abc$42786$new_n584_ i1=$abc$42786$new_n533_ i2=r_ExDfrEn nq=$abc$42786$new_n825_
.subckt nand2_x0 i0=$abc$42786$new_n587_ i1=MAC_ADDR0Out[9] nq=$abc$42786$new_n826_
.subckt nand3_x0 i0=$abc$42786$new_n592_ i1=$abc$42786$new_n586_ i2=dbg_dat[9] nq=$abc$42786$new_n827_
.subckt nand3_x0 i0=$abc$42786$new_n596_ i1=$abc$42786$new_n586_ i2=HASH1Out[9] nq=$abc$42786$new_n828_
.subckt nand3_x0 i0=$abc$42786$new_n592_ i1=$abc$42786$new_n533_ i2=PACKETLENOut[9] nq=$abc$42786$new_n829_
.subckt a4_x2 i0=$abc$42786$new_n829_ i1=$abc$42786$new_n827_ i2=$abc$42786$new_n825_ i3=$abc$42786$new_n823_ q=$abc$42786$new_n830_
.subckt a3_x2 i0=$abc$42786$new_n828_ i1=$abc$42786$new_n826_ i2=$abc$42786$new_n824_ q=$abc$42786$new_n831_
.subckt nand4_x0 i0=$abc$42786$new_n831_ i1=$abc$42786$new_n830_ i2=$abc$42786$new_n822_ i3=$abc$42786$new_n821_ nq=$abc$42786$new_n832_
.subckt a2_x2 i0=$abc$42786$new_n832_ i1=$abc$42786$new_n561_ q=DataOut[9]
.subckt nand3_x0 i0=$abc$42786$new_n596_ i1=$abc$42786$new_n586_ i2=HASH1Out[10] nq=$abc$42786$new_n834_
.subckt nand3_x0 i0=$abc$42786$new_n592_ i1=$abc$42786$new_n533_ i2=PACKETLENOut[10] nq=$abc$42786$new_n835_
.subckt nand3_x0 i0=$abc$42786$new_n586_ i1=$abc$42786$new_n536_ i2=r_MAC[42] nq=$abc$42786$new_n836_
.subckt nand3_x0 i0=$abc$42786$new_n592_ i1=$abc$42786$new_n586_ i2=dbg_dat[10] nq=$abc$42786$new_n837_
.subckt nand3_x0 i0=$abc$42786$new_n590_ i1=$abc$42786$new_n586_ i2=r_TxPauseTV[10] nq=$abc$42786$new_n838_
.subckt nand2_x0 i0=$abc$42786$new_n587_ i1=MAC_ADDR0Out[10] nq=$abc$42786$new_n839_
.subckt nand3_x0 i0=$abc$42786$new_n599_ i1=$abc$42786$new_n586_ i2=HASH0Out[10] nq=$abc$42786$new_n840_
.subckt nand3_x0 i0=$abc$42786$new_n584_ i1=$abc$42786$new_n533_ i2=r_FullD nq=$abc$42786$new_n841_
.subckt nand3_x0 i0=$abc$42786$new_n574_ i1=$abc$42786$new_n562_ i2=MIIRX_DATAOut[10] nq=$abc$42786$new_n842_
.subckt nand2_x0 i0=$abc$42786$new_n568_ i1=r_RGAD[2] nq=$abc$42786$new_n843_
.subckt nand3_x0 i0=$abc$42786$new_n562_ i1=$abc$42786$new_n535_ i2=MIITX_DATAOut[10] nq=$abc$42786$new_n844_
.subckt a4_x2 i0=$abc$42786$new_n842_ i1=$abc$42786$new_n840_ i2=$abc$42786$new_n838_ i3=$abc$42786$new_n834_ q=$abc$42786$new_n845_
.subckt a4_x2 i0=$abc$42786$new_n843_ i1=$abc$42786$new_n841_ i2=$abc$42786$new_n839_ i3=$abc$42786$new_n836_ q=$abc$42786$new_n846_
.subckt a3_x2 i0=$abc$42786$new_n844_ i1=$abc$42786$new_n837_ i2=$abc$42786$new_n835_ q=$abc$42786$new_n847_
.subckt nand3_x0 i0=$abc$42786$new_n847_ i1=$abc$42786$new_n846_ i2=$abc$42786$new_n845_ nq=$abc$42786$new_n848_
.subckt a2_x2 i0=$abc$42786$new_n848_ i1=$abc$42786$new_n561_ q=DataOut[10]
.subckt nand3_x0 i0=$abc$42786$new_n574_ i1=$abc$42786$new_n562_ i2=MIIRX_DATAOut[11] nq=$abc$42786$new_n850_
.subckt nand2_x0 i0=$abc$42786$new_n568_ i1=r_RGAD[3] nq=$abc$42786$new_n851_
.subckt nand3_x0 i0=$abc$42786$new_n562_ i1=$abc$42786$new_n535_ i2=MIITX_DATAOut[11] nq=$abc$42786$new_n852_
.subckt a3_x2 i0=$abc$42786$new_n852_ i1=$abc$42786$new_n851_ i2=$abc$42786$new_n850_ q=$abc$42786$new_n853_
.subckt nand3_x0 i0=$abc$42786$new_n592_ i1=$abc$42786$new_n586_ i2=dbg_dat[11] nq=$abc$42786$new_n854_
.subckt nand3_x0 i0=$abc$42786$new_n596_ i1=$abc$42786$new_n586_ i2=HASH1Out[11] nq=$abc$42786$new_n855_
.subckt nand3_x0 i0=$abc$42786$new_n584_ i1=$abc$42786$new_n533_ i2=MODEROut[11] nq=$abc$42786$new_n856_
.subckt nand3_x0 i0=$abc$42786$new_n599_ i1=$abc$42786$new_n586_ i2=HASH0Out[11] nq=$abc$42786$new_n857_
.subckt nand3_x0 i0=$abc$42786$new_n586_ i1=$abc$42786$new_n536_ i2=r_MAC[43] nq=$abc$42786$new_n858_
.subckt nand3_x0 i0=$abc$42786$new_n590_ i1=$abc$42786$new_n586_ i2=r_TxPauseTV[11] nq=$abc$42786$new_n859_
.subckt nand3_x0 i0=$abc$42786$new_n592_ i1=$abc$42786$new_n533_ i2=PACKETLENOut[11] nq=$abc$42786$new_n860_
.subckt nand2_x0 i0=$abc$42786$new_n587_ i1=MAC_ADDR0Out[11] nq=$abc$42786$new_n861_
.subckt a4_x2 i0=$abc$42786$new_n861_ i1=$abc$42786$new_n860_ i2=$abc$42786$new_n859_ i3=$abc$42786$new_n857_ q=$abc$42786$new_n862_
.subckt a3_x2 i0=$abc$42786$new_n856_ i1=$abc$42786$new_n855_ i2=$abc$42786$new_n854_ q=$abc$42786$new_n863_
.subckt nand4_x0 i0=$abc$42786$new_n863_ i1=$abc$42786$new_n862_ i2=$abc$42786$new_n858_ i3=$abc$42786$new_n853_ nq=$abc$42786$new_n864_
.subckt a2_x2 i0=$abc$42786$new_n864_ i1=$abc$42786$new_n561_ q=DataOut[11]
.subckt nand3_x0 i0=$abc$42786$new_n574_ i1=$abc$42786$new_n562_ i2=MIIRX_DATAOut[12] nq=$abc$42786$new_n866_
.subckt nand2_x0 i0=$abc$42786$new_n568_ i1=r_RGAD[4] nq=$abc$42786$new_n867_
.subckt nand3_x0 i0=$abc$42786$new_n562_ i1=$abc$42786$new_n535_ i2=MIITX_DATAOut[12] nq=$abc$42786$new_n868_
.subckt a3_x2 i0=$abc$42786$new_n868_ i1=$abc$42786$new_n867_ i2=$abc$42786$new_n866_ q=$abc$42786$new_n869_
.subckt nand3_x0 i0=$abc$42786$new_n592_ i1=$abc$42786$new_n533_ i2=PACKETLENOut[12] nq=$abc$42786$new_n870_
.subckt nand3_x0 i0=$abc$42786$new_n599_ i1=$abc$42786$new_n586_ i2=HASH0Out[12] nq=$abc$42786$new_n871_
.subckt nand2_x0 i0=$abc$42786$new_n587_ i1=MAC_ADDR0Out[12] nq=$abc$42786$new_n872_
.subckt nand3_x0 i0=$abc$42786$new_n592_ i1=$abc$42786$new_n586_ i2=dbg_dat[12] nq=$abc$42786$new_n873_
.subckt a4_x2 i0=$abc$42786$new_n873_ i1=$abc$42786$new_n872_ i2=$abc$42786$new_n871_ i3=$abc$42786$new_n870_ q=$abc$42786$new_n874_
.subckt nand3_x0 i0=$abc$42786$new_n586_ i1=$abc$42786$new_n536_ i2=r_MAC[44] nq=$abc$42786$new_n875_
.subckt nand3_x0 i0=$abc$42786$new_n590_ i1=$abc$42786$new_n586_ i2=r_TxPauseTV[12] nq=$abc$42786$new_n876_
.subckt nand3_x0 i0=$abc$42786$new_n596_ i1=$abc$42786$new_n586_ i2=HASH1Out[12] nq=$abc$42786$new_n877_
.subckt nand3_x0 i0=$abc$42786$new_n584_ i1=$abc$42786$new_n533_ i2=r_DlyCrcEn nq=$abc$42786$new_n878_
.subckt a4_x2 i0=$abc$42786$new_n878_ i1=$abc$42786$new_n877_ i2=$abc$42786$new_n876_ i3=$abc$42786$new_n875_ q=$abc$42786$new_n879_
.subckt nand3_x0 i0=$abc$42786$new_n879_ i1=$abc$42786$new_n874_ i2=$abc$42786$new_n869_ nq=$abc$42786$new_n880_
.subckt a2_x2 i0=$abc$42786$new_n880_ i1=$abc$42786$new_n561_ q=DataOut[12]
.subckt nand3_x0 i0=$abc$42786$new_n574_ i1=$abc$42786$new_n562_ i2=MIIRX_DATAOut[13] nq=$abc$42786$new_n882_
.subckt nand3_x0 i0=$abc$42786$new_n562_ i1=$abc$42786$new_n535_ i2=MIITX_DATAOut[13] nq=$abc$42786$new_n883_
.subckt a2_x2 i0=$abc$42786$new_n883_ i1=$abc$42786$new_n882_ q=$abc$42786$new_n884_
.subckt nand3_x0 i0=$abc$42786$new_n592_ i1=$abc$42786$new_n533_ i2=PACKETLENOut[13] nq=$abc$42786$new_n885_
.subckt nand2_x0 i0=$abc$42786$new_n587_ i1=MAC_ADDR0Out[13] nq=$abc$42786$new_n886_
.subckt nand3_x0 i0=$abc$42786$new_n592_ i1=$abc$42786$new_n586_ i2=dbg_dat[13] nq=$abc$42786$new_n887_
.subckt nand3_x0 i0=$abc$42786$new_n596_ i1=$abc$42786$new_n586_ i2=HASH1Out[13] nq=$abc$42786$new_n888_
.subckt a4_x2 i0=$abc$42786$new_n888_ i1=$abc$42786$new_n887_ i2=$abc$42786$new_n886_ i3=$abc$42786$new_n885_ q=$abc$42786$new_n889_
.subckt nand3_x0 i0=$abc$42786$new_n586_ i1=$abc$42786$new_n536_ i2=r_MAC[45] nq=$abc$42786$new_n890_
.subckt nand3_x0 i0=$abc$42786$new_n584_ i1=$abc$42786$new_n533_ i2=r_CrcEn nq=$abc$42786$new_n891_
.subckt nand3_x0 i0=$abc$42786$new_n599_ i1=$abc$42786$new_n586_ i2=HASH0Out[13] nq=$abc$42786$new_n892_
.subckt nand3_x0 i0=$abc$42786$new_n590_ i1=$abc$42786$new_n586_ i2=r_TxPauseTV[13] nq=$abc$42786$new_n893_
.subckt a4_x2 i0=$abc$42786$new_n893_ i1=$abc$42786$new_n892_ i2=$abc$42786$new_n891_ i3=$abc$42786$new_n890_ q=$abc$42786$new_n894_
.subckt nand3_x0 i0=$abc$42786$new_n894_ i1=$abc$42786$new_n889_ i2=$abc$42786$new_n884_ nq=$abc$42786$new_n895_
.subckt a2_x2 i0=$abc$42786$new_n895_ i1=$abc$42786$new_n561_ q=DataOut[13]
.subckt nand3_x0 i0=$abc$42786$new_n574_ i1=$abc$42786$new_n562_ i2=MIIRX_DATAOut[14] nq=$abc$42786$new_n897_
.subckt nand3_x0 i0=$abc$42786$new_n562_ i1=$abc$42786$new_n535_ i2=MIITX_DATAOut[14] nq=$abc$42786$new_n898_
.subckt a2_x2 i0=$abc$42786$new_n898_ i1=$abc$42786$new_n897_ q=$abc$42786$new_n899_
.subckt nand3_x0 i0=$abc$42786$new_n586_ i1=$abc$42786$new_n536_ i2=r_MAC[46] nq=$abc$42786$new_n900_
.subckt nand2_x0 i0=$abc$42786$new_n587_ i1=MAC_ADDR0Out[14] nq=$abc$42786$new_n901_
.subckt nand3_x0 i0=$abc$42786$new_n592_ i1=$abc$42786$new_n586_ i2=dbg_dat[14] nq=$abc$42786$new_n902_
.subckt nand3_x0 i0=$abc$42786$new_n599_ i1=$abc$42786$new_n586_ i2=HASH0Out[14] nq=$abc$42786$new_n903_
.subckt a4_x2 i0=$abc$42786$new_n903_ i1=$abc$42786$new_n902_ i2=$abc$42786$new_n901_ i3=$abc$42786$new_n900_ q=$abc$42786$new_n904_
.subckt nand3_x0 i0=$abc$42786$new_n596_ i1=$abc$42786$new_n586_ i2=HASH1Out[14] nq=$abc$42786$new_n905_
.subckt nand3_x0 i0=$abc$42786$new_n584_ i1=$abc$42786$new_n533_ i2=r_HugEn nq=$abc$42786$new_n906_
.subckt nand3_x0 i0=$abc$42786$new_n592_ i1=$abc$42786$new_n533_ i2=PACKETLENOut[14] nq=$abc$42786$new_n907_
.subckt nand3_x0 i0=$abc$42786$new_n590_ i1=$abc$42786$new_n586_ i2=r_TxPauseTV[14] nq=$abc$42786$new_n908_
.subckt a4_x2 i0=$abc$42786$new_n908_ i1=$abc$42786$new_n907_ i2=$abc$42786$new_n906_ i3=$abc$42786$new_n905_ q=$abc$42786$new_n909_
.subckt nand3_x0 i0=$abc$42786$new_n909_ i1=$abc$42786$new_n904_ i2=$abc$42786$new_n899_ nq=$abc$42786$new_n910_
.subckt a2_x2 i0=$abc$42786$new_n910_ i1=$abc$42786$new_n561_ q=DataOut[14]
.subckt nand3_x0 i0=$abc$42786$new_n574_ i1=$abc$42786$new_n562_ i2=MIIRX_DATAOut[15] nq=$abc$42786$new_n912_
.subckt nand3_x0 i0=$abc$42786$new_n562_ i1=$abc$42786$new_n535_ i2=MIITX_DATAOut[15] nq=$abc$42786$new_n913_
.subckt a2_x2 i0=$abc$42786$new_n913_ i1=$abc$42786$new_n912_ q=$abc$42786$new_n914_
.subckt nand3_x0 i0=$abc$42786$new_n586_ i1=$abc$42786$new_n536_ i2=r_MAC[47] nq=$abc$42786$new_n915_
.subckt nand3_x0 i0=$abc$42786$new_n592_ i1=$abc$42786$new_n533_ i2=PACKETLENOut[15] nq=$abc$42786$new_n916_
.subckt nand3_x0 i0=$abc$42786$new_n584_ i1=$abc$42786$new_n533_ i2=r_Pad nq=$abc$42786$new_n917_
.subckt nand3_x0 i0=$abc$42786$new_n596_ i1=$abc$42786$new_n586_ i2=HASH1Out[15] nq=$abc$42786$new_n918_
.subckt a4_x2 i0=$abc$42786$new_n918_ i1=$abc$42786$new_n917_ i2=$abc$42786$new_n916_ i3=$abc$42786$new_n915_ q=$abc$42786$new_n919_
.subckt nand2_x0 i0=$abc$42786$new_n587_ i1=MAC_ADDR0Out[15] nq=$abc$42786$new_n920_
.subckt nand3_x0 i0=$abc$42786$new_n599_ i1=$abc$42786$new_n586_ i2=HASH0Out[15] nq=$abc$42786$new_n921_
.subckt nand3_x0 i0=$abc$42786$new_n592_ i1=$abc$42786$new_n586_ i2=dbg_dat[15] nq=$abc$42786$new_n922_
.subckt nand3_x0 i0=$abc$42786$new_n590_ i1=$abc$42786$new_n586_ i2=r_TxPauseTV[15] nq=$abc$42786$new_n923_
.subckt a4_x2 i0=$abc$42786$new_n923_ i1=$abc$42786$new_n922_ i2=$abc$42786$new_n921_ i3=$abc$42786$new_n920_ q=$abc$42786$new_n924_
.subckt nand3_x0 i0=$abc$42786$new_n924_ i1=$abc$42786$new_n919_ i2=$abc$42786$new_n914_ nq=$abc$42786$new_n925_
.subckt a2_x2 i0=$abc$42786$new_n925_ i1=$abc$42786$new_n561_ q=DataOut[15]
.subckt nand3_x0 i0=$abc$42786$new_n592_ i1=$abc$42786$new_n533_ i2=PACKETLENOut[16] nq=$abc$42786$new_n927_
.subckt nand3_x0 i0=$abc$42786$new_n592_ i1=$abc$42786$new_n586_ i2=dbg_dat[16] nq=$abc$42786$new_n928_
.subckt nand3_x0 i0=$abc$42786$new_n599_ i1=$abc$42786$new_n586_ i2=HASH0Out[16] nq=$abc$42786$new_n929_
.subckt nand3_x0 i0=$abc$42786$new_n929_ i1=$abc$42786$new_n928_ i2=$abc$42786$new_n927_ nq=$abc$42786$new_n930_
.subckt nand2_x0 i0=$abc$42786$new_n582_ i1=r_MaxRet[0] nq=$abc$42786$new_n931_
.subckt nand3_x0 i0=$abc$42786$new_n584_ i1=$abc$42786$new_n533_ i2=r_RecSmall nq=$abc$42786$new_n932_
.subckt ao22_x2 i0=$abc$42786$new_n523_ i1=$abc$42786$new_n588_ i2=$abc$42786$new_n932_ q=$abc$42786$new_n933_
.subckt nand3_x0 i0=$abc$42786$new_n596_ i1=$abc$42786$new_n586_ i2=HASH1Out[16] nq=$abc$42786$new_n934_
.subckt nand3_x0 i0=$abc$42786$new_n590_ i1=$abc$42786$new_n586_ i2=r_TxPauseRq nq=$abc$42786$new_n935_
.subckt nand4_x0 i0=$abc$42786$new_n935_ i1=$abc$42786$new_n934_ i2=$abc$42786$new_n933_ i3=$abc$42786$new_n931_ nq=$abc$42786$new_n936_
.subckt ao22_x2 i0=$abc$42786$new_n936_ i1=$abc$42786$new_n930_ i2=$abc$42786$new_n561_ q=DataOut[16]
.subckt nand3_x0 i0=$abc$42786$new_n596_ i1=$abc$42786$new_n586_ i2=HASH1Out[17] nq=$abc$42786$new_n938_
.subckt nand3_x0 i0=$abc$42786$new_n592_ i1=$abc$42786$new_n586_ i2=dbg_dat[17] nq=$abc$42786$new_n939_
.subckt nand3_x0 i0=$abc$42786$new_n592_ i1=$abc$42786$new_n533_ i2=PACKETLENOut[17] nq=$abc$42786$new_n940_
.subckt nand2_x0 i0=$abc$42786$new_n582_ i1=r_MaxRet[1] nq=$abc$42786$new_n941_
.subckt nand2_x0 i0=$abc$42786$new_n587_ i1=MAC_ADDR0Out[17] nq=$abc$42786$new_n942_
.subckt nand3_x0 i0=$abc$42786$new_n599_ i1=$abc$42786$new_n586_ i2=HASH0Out[17] nq=$abc$42786$new_n943_
.subckt nand2_x0 i0=$abc$42786$new_n943_ i1=$abc$42786$new_n940_ nq=$abc$42786$new_n944_
.subckt nand4_x0 i0=$abc$42786$new_n942_ i1=$abc$42786$new_n941_ i2=$abc$42786$new_n939_ i3=$abc$42786$new_n938_ nq=$abc$42786$new_n945_
.subckt ao22_x2 i0=$abc$42786$new_n945_ i1=$abc$42786$new_n944_ i2=$abc$42786$new_n561_ q=DataOut[17]
.subckt nand3_x0 i0=$abc$42786$new_n592_ i1=$abc$42786$new_n586_ i2=dbg_dat[18] nq=$abc$42786$new_n947_
.subckt nand3_x0 i0=$abc$42786$new_n596_ i1=$abc$42786$new_n586_ i2=HASH1Out[18] nq=$abc$42786$new_n948_
.subckt nand2_x0 i0=$abc$42786$new_n948_ i1=$abc$42786$new_n947_ nq=$abc$42786$new_n949_
.subckt nand3_x0 i0=$abc$42786$new_n599_ i1=$abc$42786$new_n586_ i2=HASH0Out[18] nq=$abc$42786$new_n950_
.subckt nand2_x0 i0=$abc$42786$new_n587_ i1=MAC_ADDR0Out[18] nq=$abc$42786$new_n951_
.subckt nand3_x0 i0=$abc$42786$new_n592_ i1=$abc$42786$new_n533_ i2=PACKETLENOut[18] nq=$abc$42786$new_n952_
.subckt nand2_x0 i0=$abc$42786$new_n582_ i1=r_MaxRet[2] nq=$abc$42786$new_n953_
.subckt nand4_x0 i0=$abc$42786$new_n953_ i1=$abc$42786$new_n952_ i2=$abc$42786$new_n951_ i3=$abc$42786$new_n950_ nq=$abc$42786$new_n954_
.subckt ao22_x2 i0=$abc$42786$new_n954_ i1=$abc$42786$new_n949_ i2=$abc$42786$new_n561_ q=DataOut[18]
.subckt nand3_x0 i0=$abc$42786$new_n599_ i1=$abc$42786$new_n586_ i2=HASH0Out[19] nq=$abc$42786$new_n956_
.subckt nand3_x0 i0=$abc$42786$new_n592_ i1=$abc$42786$new_n533_ i2=PACKETLENOut[19] nq=$abc$42786$new_n957_
.subckt nand3_x0 i0=$abc$42786$new_n596_ i1=$abc$42786$new_n586_ i2=HASH1Out[19] nq=$abc$42786$new_n958_
.subckt nand3_x0 i0=$abc$42786$new_n958_ i1=$abc$42786$new_n957_ i2=$abc$42786$new_n956_ nq=$abc$42786$new_n959_
.subckt nand2_x0 i0=$abc$42786$new_n582_ i1=r_MaxRet[3] nq=$abc$42786$new_n960_
.subckt nand3_x0 i0=$abc$42786$new_n592_ i1=$abc$42786$new_n586_ i2=dbg_dat[19] nq=$abc$42786$new_n961_
.subckt nand2_x0 i0=$abc$42786$new_n587_ i1=MAC_ADDR0Out[19] nq=$abc$42786$new_n962_
.subckt nand3_x0 i0=$abc$42786$new_n962_ i1=$abc$42786$new_n961_ i2=$abc$42786$new_n960_ nq=$abc$42786$new_n963_
.subckt ao22_x2 i0=$abc$42786$new_n963_ i1=$abc$42786$new_n959_ i2=$abc$42786$new_n561_ q=DataOut[19]
.subckt nand2_x0 i0=$abc$42786$new_n587_ i1=MAC_ADDR0Out[20] nq=$abc$42786$new_n965_
.subckt nand3_x0 i0=$abc$42786$new_n592_ i1=$abc$42786$new_n533_ i2=PACKETLENOut[20] nq=$abc$42786$new_n966_
.subckt nand3_x0 i0=$abc$42786$new_n596_ i1=$abc$42786$new_n586_ i2=HASH1Out[20] nq=$abc$42786$new_n967_
.subckt nand3_x0 i0=$abc$42786$new_n599_ i1=$abc$42786$new_n586_ i2=HASH0Out[20] nq=$abc$42786$new_n968_
.subckt a3_x2 i0=$abc$42786$new_n592_ i1=$abc$42786$new_n586_ i2=dbg_dat[20] q=$abc$42786$new_n969_
.subckt nand4_x0 i0=$abc$42786$new_n968_ i1=$abc$42786$new_n967_ i2=$abc$42786$new_n966_ i3=$abc$42786$new_n965_ nq=$abc$42786$new_n970_
.subckt ao22_x2 i0=$abc$42786$new_n970_ i1=$abc$42786$new_n969_ i2=$abc$42786$new_n561_ q=DataOut[20]
.subckt nand3_x0 i0=$abc$42786$new_n596_ i1=$abc$42786$new_n586_ i2=HASH1Out[21] nq=$abc$42786$new_n972_
.subckt nand3_x0 i0=$abc$42786$new_n592_ i1=$abc$42786$new_n533_ i2=PACKETLENOut[21] nq=$abc$42786$new_n973_
.subckt nand2_x0 i0=$abc$42786$new_n587_ i1=MAC_ADDR0Out[21] nq=$abc$42786$new_n974_
.subckt nand3_x0 i0=$abc$42786$new_n599_ i1=$abc$42786$new_n586_ i2=HASH0Out[21] nq=$abc$42786$new_n975_
.subckt a3_x2 i0=$abc$42786$new_n592_ i1=$abc$42786$new_n586_ i2=dbg_dat[21] q=$abc$42786$new_n976_
.subckt nand4_x0 i0=$abc$42786$new_n975_ i1=$abc$42786$new_n974_ i2=$abc$42786$new_n973_ i3=$abc$42786$new_n972_ nq=$abc$42786$new_n977_
.subckt ao22_x2 i0=$abc$42786$new_n977_ i1=$abc$42786$new_n976_ i2=$abc$42786$new_n561_ q=DataOut[21]
.subckt nand3_x0 i0=$abc$42786$new_n596_ i1=$abc$42786$new_n586_ i2=HASH1Out[22] nq=$abc$42786$new_n979_
.subckt nand2_x0 i0=$abc$42786$new_n587_ i1=MAC_ADDR0Out[22] nq=$abc$42786$new_n980_
.subckt nand3_x0 i0=$abc$42786$new_n592_ i1=$abc$42786$new_n586_ i2=dbg_dat[22] nq=$abc$42786$new_n981_
.subckt nand3_x0 i0=$abc$42786$new_n599_ i1=$abc$42786$new_n586_ i2=HASH0Out[22] nq=$abc$42786$new_n982_
.subckt a3_x2 i0=$abc$42786$new_n592_ i1=$abc$42786$new_n533_ i2=PACKETLENOut[22] q=$abc$42786$new_n983_
.subckt nand4_x0 i0=$abc$42786$new_n982_ i1=$abc$42786$new_n981_ i2=$abc$42786$new_n980_ i3=$abc$42786$new_n979_ nq=$abc$42786$new_n984_
.subckt ao22_x2 i0=$abc$42786$new_n984_ i1=$abc$42786$new_n983_ i2=$abc$42786$new_n561_ q=DataOut[22]
.subckt nand2_x0 i0=$abc$42786$new_n587_ i1=MAC_ADDR0Out[23] nq=$abc$42786$new_n986_
.subckt nand3_x0 i0=$abc$42786$new_n599_ i1=$abc$42786$new_n586_ i2=HASH0Out[23] nq=$abc$42786$new_n987_
.subckt nand3_x0 i0=$abc$42786$new_n592_ i1=$abc$42786$new_n586_ i2=dbg_dat[23] nq=$abc$42786$new_n988_
.subckt nand3_x0 i0=$abc$42786$new_n596_ i1=$abc$42786$new_n586_ i2=HASH1Out[23] nq=$abc$42786$new_n989_
.subckt a3_x2 i0=$abc$42786$new_n592_ i1=$abc$42786$new_n533_ i2=PACKETLENOut[23] q=$abc$42786$new_n990_
.subckt nand4_x0 i0=$abc$42786$new_n989_ i1=$abc$42786$new_n988_ i2=$abc$42786$new_n987_ i3=$abc$42786$new_n986_ nq=$abc$42786$new_n991_
.subckt ao22_x2 i0=$abc$42786$new_n991_ i1=$abc$42786$new_n990_ i2=$abc$42786$new_n561_ q=DataOut[23]
.subckt nand2_x0 i0=$abc$42786$new_n587_ i1=MAC_ADDR0Out[24] nq=$abc$42786$new_n993_
.subckt nand3_x0 i0=$abc$42786$new_n592_ i1=$abc$42786$new_n533_ i2=PACKETLENOut[24] nq=$abc$42786$new_n994_
.subckt nand3_x0 i0=$abc$42786$new_n596_ i1=$abc$42786$new_n586_ i2=HASH1Out[24] nq=$abc$42786$new_n995_
.subckt nand3_x0 i0=$abc$42786$new_n599_ i1=$abc$42786$new_n586_ i2=HASH0Out[24] nq=$abc$42786$new_n996_
.subckt a3_x2 i0=$abc$42786$new_n592_ i1=$abc$42786$new_n586_ i2=dbg_dat[24] q=$abc$42786$new_n997_
.subckt nand4_x0 i0=$abc$42786$new_n996_ i1=$abc$42786$new_n995_ i2=$abc$42786$new_n994_ i3=$abc$42786$new_n993_ nq=$abc$42786$new_n998_
.subckt ao22_x2 i0=$abc$42786$new_n998_ i1=$abc$42786$new_n997_ i2=$abc$42786$new_n561_ q=DataOut[24]
.subckt nand2_x0 i0=$abc$42786$new_n587_ i1=MAC_ADDR0Out[25] nq=$abc$42786$new_n1000_
.subckt nand3_x0 i0=$abc$42786$new_n592_ i1=$abc$42786$new_n533_ i2=PACKETLENOut[25] nq=$abc$42786$new_n1001_
.subckt nand3_x0 i0=$abc$42786$new_n596_ i1=$abc$42786$new_n586_ i2=HASH1Out[25] nq=$abc$42786$new_n1002_
.subckt nand3_x0 i0=$abc$42786$new_n599_ i1=$abc$42786$new_n586_ i2=HASH0Out[25] nq=$abc$42786$new_n1003_
.subckt a3_x2 i0=$abc$42786$new_n592_ i1=$abc$42786$new_n586_ i2=dbg_dat[25] q=$abc$42786$new_n1004_
.subckt nand4_x0 i0=$abc$42786$new_n1003_ i1=$abc$42786$new_n1002_ i2=$abc$42786$new_n1001_ i3=$abc$42786$new_n1000_ nq=$abc$42786$new_n1005_
.subckt ao22_x2 i0=$abc$42786$new_n1005_ i1=$abc$42786$new_n1004_ i2=$abc$42786$new_n561_ q=DataOut[25]
.subckt nand3_x0 i0=$abc$42786$new_n596_ i1=$abc$42786$new_n586_ i2=HASH1Out[26] nq=$abc$42786$new_n1007_
.subckt nand3_x0 i0=$abc$42786$new_n592_ i1=$abc$42786$new_n533_ i2=PACKETLENOut[26] nq=$abc$42786$new_n1008_
.subckt nand2_x0 i0=$abc$42786$new_n587_ i1=MAC_ADDR0Out[26] nq=$abc$42786$new_n1009_
.subckt nand3_x0 i0=$abc$42786$new_n599_ i1=$abc$42786$new_n586_ i2=HASH0Out[26] nq=$abc$42786$new_n1010_
.subckt a3_x2 i0=$abc$42786$new_n592_ i1=$abc$42786$new_n586_ i2=dbg_dat[26] q=$abc$42786$new_n1011_
.subckt nand4_x0 i0=$abc$42786$new_n1010_ i1=$abc$42786$new_n1009_ i2=$abc$42786$new_n1008_ i3=$abc$42786$new_n1007_ nq=$abc$42786$new_n1012_
.subckt ao22_x2 i0=$abc$42786$new_n1012_ i1=$abc$42786$new_n1011_ i2=$abc$42786$new_n561_ q=DataOut[26]
.subckt nand3_x0 i0=$abc$42786$new_n596_ i1=$abc$42786$new_n586_ i2=HASH1Out[27] nq=$abc$42786$new_n1014_
.subckt nand2_x0 i0=$abc$42786$new_n587_ i1=MAC_ADDR0Out[27] nq=$abc$42786$new_n1015_
.subckt nand3_x0 i0=$abc$42786$new_n592_ i1=$abc$42786$new_n586_ i2=dbg_dat[27] nq=$abc$42786$new_n1016_
.subckt nand3_x0 i0=$abc$42786$new_n599_ i1=$abc$42786$new_n586_ i2=HASH0Out[27] nq=$abc$42786$new_n1017_
.subckt a3_x2 i0=$abc$42786$new_n592_ i1=$abc$42786$new_n533_ i2=PACKETLENOut[27] q=$abc$42786$new_n1018_
.subckt nand4_x0 i0=$abc$42786$new_n1017_ i1=$abc$42786$new_n1016_ i2=$abc$42786$new_n1015_ i3=$abc$42786$new_n1014_ nq=$abc$42786$new_n1019_
.subckt ao22_x2 i0=$abc$42786$new_n1019_ i1=$abc$42786$new_n1018_ i2=$abc$42786$new_n561_ q=DataOut[27]
.subckt nand2_x0 i0=$abc$42786$new_n587_ i1=MAC_ADDR0Out[28] nq=$abc$42786$new_n1021_
.subckt nand3_x0 i0=$abc$42786$new_n592_ i1=$abc$42786$new_n533_ i2=PACKETLENOut[28] nq=$abc$42786$new_n1022_
.subckt nand3_x0 i0=$abc$42786$new_n596_ i1=$abc$42786$new_n586_ i2=HASH1Out[28] nq=$abc$42786$new_n1023_
.subckt nand3_x0 i0=$abc$42786$new_n599_ i1=$abc$42786$new_n586_ i2=HASH0Out[28] nq=$abc$42786$new_n1024_
.subckt a3_x2 i0=$abc$42786$new_n592_ i1=$abc$42786$new_n586_ i2=dbg_dat[28] q=$abc$42786$new_n1025_
.subckt nand4_x0 i0=$abc$42786$new_n1024_ i1=$abc$42786$new_n1023_ i2=$abc$42786$new_n1022_ i3=$abc$42786$new_n1021_ nq=$abc$42786$new_n1026_
.subckt ao22_x2 i0=$abc$42786$new_n1026_ i1=$abc$42786$new_n1025_ i2=$abc$42786$new_n561_ q=DataOut[28]
.subckt nand2_x0 i0=$abc$42786$new_n587_ i1=MAC_ADDR0Out[29] nq=$abc$42786$new_n1028_
.subckt nand3_x0 i0=$abc$42786$new_n599_ i1=$abc$42786$new_n586_ i2=HASH0Out[29] nq=$abc$42786$new_n1029_
.subckt nand3_x0 i0=$abc$42786$new_n596_ i1=$abc$42786$new_n586_ i2=HASH1Out[29] nq=$abc$42786$new_n1030_
.subckt nand3_x0 i0=$abc$42786$new_n592_ i1=$abc$42786$new_n533_ i2=PACKETLENOut[29] nq=$abc$42786$new_n1031_
.subckt a3_x2 i0=$abc$42786$new_n592_ i1=$abc$42786$new_n586_ i2=dbg_dat[29] q=$abc$42786$new_n1032_
.subckt nand4_x0 i0=$abc$42786$new_n1031_ i1=$abc$42786$new_n1030_ i2=$abc$42786$new_n1029_ i3=$abc$42786$new_n1028_ nq=$abc$42786$new_n1033_
.subckt ao22_x2 i0=$abc$42786$new_n1033_ i1=$abc$42786$new_n1032_ i2=$abc$42786$new_n561_ q=DataOut[29]
.subckt nand3_x0 i0=$abc$42786$new_n596_ i1=$abc$42786$new_n586_ i2=HASH1Out[30] nq=$abc$42786$new_n1035_
.subckt nand3_x0 i0=$abc$42786$new_n599_ i1=$abc$42786$new_n586_ i2=HASH0Out[30] nq=$abc$42786$new_n1036_
.subckt nand2_x0 i0=$abc$42786$new_n587_ i1=MAC_ADDR0Out[30] nq=$abc$42786$new_n1037_
.subckt nand3_x0 i0=$abc$42786$new_n592_ i1=$abc$42786$new_n533_ i2=PACKETLENOut[30] nq=$abc$42786$new_n1038_
.subckt a3_x2 i0=$abc$42786$new_n592_ i1=$abc$42786$new_n586_ i2=dbg_dat[30] q=$abc$42786$new_n1039_
.subckt nand4_x0 i0=$abc$42786$new_n1038_ i1=$abc$42786$new_n1037_ i2=$abc$42786$new_n1036_ i3=$abc$42786$new_n1035_ nq=$abc$42786$new_n1040_
.subckt ao22_x2 i0=$abc$42786$new_n1040_ i1=$abc$42786$new_n1039_ i2=$abc$42786$new_n561_ q=DataOut[30]
.subckt nand2_x0 i0=$abc$42786$new_n587_ i1=MAC_ADDR0Out[31] nq=$abc$42786$new_n1042_
.subckt nand3_x0 i0=$abc$42786$new_n599_ i1=$abc$42786$new_n586_ i2=HASH0Out[31] nq=$abc$42786$new_n1043_
.subckt nand3_x0 i0=$abc$42786$new_n596_ i1=$abc$42786$new_n586_ i2=HASH1Out[31] nq=$abc$42786$new_n1044_
.subckt nand3_x0 i0=$abc$42786$new_n592_ i1=$abc$42786$new_n533_ i2=PACKETLENOut[31] nq=$abc$42786$new_n1045_
.subckt a3_x2 i0=$abc$42786$new_n592_ i1=$abc$42786$new_n586_ i2=dbg_dat[31] q=$abc$42786$new_n1046_
.subckt nand4_x0 i0=$abc$42786$new_n1045_ i1=$abc$42786$new_n1044_ i2=$abc$42786$new_n1043_ i3=$abc$42786$new_n1042_ nq=$abc$42786$new_n1047_
.subckt ao22_x2 i0=$abc$42786$new_n1047_ i1=$abc$42786$new_n1046_ i2=$abc$42786$new_n561_ q=DataOut[31]
.subckt a3_x2 i0=$abc$42786$new_n584_ i1=$abc$42786$new_n539_ i2=$abc$42786$new_n533_ q=MODER_Wr[0]
.subckt a2_x2 i0=Cs[1] i1=Rw q=$abc$42786$new_n1050_
.subckt a3_x2 i0=$abc$42786$new_n1050_ i1=$abc$42786$new_n584_ i2=$abc$42786$new_n533_ q=MODER_Wr[1]
.subckt a2_x2 i0=Cs[2] i1=Rw q=$abc$42786$new_n1052_
.subckt a3_x2 i0=$abc$42786$new_n1052_ i1=$abc$42786$new_n584_ i2=$abc$42786$new_n533_ q=MODER_Wr[2]
.subckt a2_x2 i0=$abc$42786$new_n601_ i1=$abc$42786$new_n539_ q=INT_MASK_Wr
.subckt a4_x2 i0=$abc$42786$new_n564_ i1=$abc$42786$new_n539_ i2=$abc$42786$new_n534_ i3=$abc$42786$new_n533_ q=IPGT_Wr
.subckt a2_x2 i0=$abc$42786$new_n604_ i1=$abc$42786$new_n539_ q=IPGR1_Wr
.subckt a3_x2 i0=$abc$42786$new_n580_ i1=$abc$42786$new_n539_ i2=$abc$42786$new_n535_ q=IPGR2_Wr
.subckt a3_x2 i0=$abc$42786$new_n592_ i1=$abc$42786$new_n539_ i2=$abc$42786$new_n533_ q=PACKETLEN_Wr[0]
.subckt a3_x2 i0=$abc$42786$new_n1050_ i1=$abc$42786$new_n592_ i2=$abc$42786$new_n533_ q=PACKETLEN_Wr[1]
.subckt a3_x2 i0=$abc$42786$new_n1052_ i1=$abc$42786$new_n592_ i2=$abc$42786$new_n533_ q=PACKETLEN_Wr[2]
.subckt a2_x2 i0=Cs[3] i1=Rw q=$abc$42786$new_n1061_
.subckt a3_x2 i0=$abc$42786$new_n1061_ i1=$abc$42786$new_n592_ i2=$abc$42786$new_n533_ q=PACKETLEN_Wr[3]
.subckt a2_x2 i0=$abc$42786$new_n582_ i1=$abc$42786$new_n539_ q=COLLCONF_Wr[0]
.subckt a2_x2 i0=$abc$42786$new_n1052_ i1=$abc$42786$new_n582_ q=COLLCONF_Wr[2]
.subckt a3_x2 i0=$abc$42786$new_n570_ i1=$abc$42786$new_n539_ i2=$abc$42786$new_n535_ q=CTRLMODER_Wr
.subckt a3_x2 i0=$abc$42786$new_n574_ i1=$abc$42786$new_n570_ i2=$abc$42786$new_n539_ q=MIIMODER_Wr[0]
.subckt a3_x2 i0=$abc$42786$new_n1050_ i1=$abc$42786$new_n574_ i2=$abc$42786$new_n570_ q=MIIMODER_Wr[1]
.subckt a2_x2 i0=$abc$42786$new_n571_ i1=$abc$42786$new_n539_ q=MIICOMMAND_Wr
.subckt a2_x2 i0=$abc$42786$new_n568_ i1=$abc$42786$new_n539_ q=MIIADDRESS_Wr[0]
.subckt a2_x2 i0=$abc$42786$new_n1050_ i1=$abc$42786$new_n568_ q=MIIADDRESS_Wr[1]
.subckt a3_x2 i0=$abc$42786$new_n562_ i1=$abc$42786$new_n539_ i2=$abc$42786$new_n535_ q=MIITX_DATA_Wr[0]
.subckt a3_x2 i0=$abc$42786$new_n1050_ i1=$abc$42786$new_n562_ i2=$abc$42786$new_n535_ q=MIITX_DATA_Wr[1]
.subckt a2_x2 i0=$abc$42786$new_n587_ i1=$abc$42786$new_n539_ q=MAC_ADDR0_Wr[0]
.subckt a2_x2 i0=$abc$42786$new_n1050_ i1=$abc$42786$new_n587_ q=MAC_ADDR0_Wr[1]
.subckt a2_x2 i0=$abc$42786$new_n1052_ i1=$abc$42786$new_n587_ q=MAC_ADDR0_Wr[2]
.subckt a2_x2 i0=$abc$42786$new_n1061_ i1=$abc$42786$new_n587_ q=MAC_ADDR0_Wr[3]
.subckt a3_x2 i0=$abc$42786$new_n586_ i1=$abc$42786$new_n539_ i2=$abc$42786$new_n536_ q=MAC_ADDR1_Wr[0]
.subckt a3_x2 i0=$abc$42786$new_n1050_ i1=$abc$42786$new_n586_ i2=$abc$42786$new_n536_ q=MAC_ADDR1_Wr[1]
.subckt a3_x2 i0=$abc$42786$new_n599_ i1=$abc$42786$new_n586_ i2=$abc$42786$new_n539_ q=HASH0_Wr[0]
.subckt a3_x2 i0=$abc$42786$new_n1050_ i1=$abc$42786$new_n599_ i2=$abc$42786$new_n586_ q=HASH0_Wr[1]
.subckt a3_x2 i0=$abc$42786$new_n1052_ i1=$abc$42786$new_n599_ i2=$abc$42786$new_n586_ q=HASH0_Wr[2]
.subckt a3_x2 i0=$abc$42786$new_n1061_ i1=$abc$42786$new_n599_ i2=$abc$42786$new_n586_ q=HASH0_Wr[3]
.subckt a3_x2 i0=$abc$42786$new_n596_ i1=$abc$42786$new_n586_ i2=$abc$42786$new_n539_ q=HASH1_Wr[0]
.subckt a3_x2 i0=$abc$42786$new_n1050_ i1=$abc$42786$new_n596_ i2=$abc$42786$new_n586_ q=HASH1_Wr[1]
.subckt a3_x2 i0=$abc$42786$new_n1052_ i1=$abc$42786$new_n596_ i2=$abc$42786$new_n586_ q=HASH1_Wr[2]
.subckt a3_x2 i0=$abc$42786$new_n1061_ i1=$abc$42786$new_n596_ i2=$abc$42786$new_n586_ q=HASH1_Wr[3]
.subckt a3_x2 i0=$abc$42786$new_n590_ i1=$abc$42786$new_n586_ i2=$abc$42786$new_n539_ q=TXCTRL_Wr[0]
.subckt a3_x2 i0=$abc$42786$new_n1050_ i1=$abc$42786$new_n590_ i2=$abc$42786$new_n586_ q=TXCTRL_Wr[1]
.subckt a3_x2 i0=$abc$42786$new_n1052_ i1=$abc$42786$new_n590_ i2=$abc$42786$new_n586_ q=TXCTRL_Wr[2]
.subckt o3_x2 i0=DataIn[3] i1=DataIn[2] i2=DataIn[1] q=$abc$42786$new_n1090_
.subckt o4_x2 i0=DataIn[0] i1=DataIn[6] i2=DataIn[5] i3=DataIn[4] q=$abc$42786$new_n1091_
.subckt ao22_x2 i0=$abc$42786$new_n1091_ i1=$abc$42786$new_n1090_ i2=DataIn[7] q=$abc$42786$new_n1092_
.subckt nor4_x0 i0=DataIn[8] i1=DataIn[9] i2=DataIn[10] i3=DataIn[11] nq=$abc$42786$new_n1093_
.subckt nor4_x0 i0=DataIn[12] i1=DataIn[13] i2=DataIn[14] i3=DataIn[15] nq=$abc$42786$new_n1094_
.subckt nor4_x0 i0=DataIn[16] i1=DataIn[17] i2=DataIn[18] i3=DataIn[19] nq=$abc$42786$new_n1095_
.subckt nand3_x0 i0=$abc$42786$new_n1095_ i1=$abc$42786$new_n1094_ i2=$abc$42786$new_n1093_ nq=$abc$42786$new_n1096_
.subckt nor4_x0 i0=DataIn[28] i1=DataIn[29] i2=DataIn[30] i3=DataIn[31] nq=$abc$42786$new_n1097_
.subckt nor4_x0 i0=DataIn[20] i1=DataIn[21] i2=DataIn[22] i3=DataIn[23] nq=$abc$42786$new_n1098_
.subckt nor4_x0 i0=DataIn[24] i1=DataIn[25] i2=DataIn[26] i3=DataIn[27] nq=$abc$42786$new_n1099_
.subckt nand4_x0 i0=$abc$42786$new_n1099_ i1=$abc$42786$new_n1098_ i2=$abc$42786$new_n1097_ i3=$abc$42786$new_n539_ nq=$abc$42786$new_n1100_
.subckt nor4_x0 i0=$abc$42786$new_n1100_ i1=$abc$42786$new_n1096_ i2=$abc$42786$new_n1092_ i3=$abc$42786$new_n578_ nq=TX_BD_NUM_Wr
.subckt o4_x2 i0=r_TxBDNum[3] i1=r_TxBDNum[2] i2=r_TxBDNum[1] i3=r_TxBDNum[0] q=$abc$42786$new_n1102_
.subckt o4_x2 i0=r_TxBDNum[7] i1=r_TxBDNum[6] i2=r_TxBDNum[5] i3=r_TxBDNum[4] q=$abc$42786$new_n1103_
.subckt ao22_x2 i0=$abc$42786$new_n1103_ i1=$abc$42786$new_n1102_ i2=MODEROut[1] q=r_TxEn
.subckt a2_x2 i0=$abc$42786$new_n521_ i1=MODEROut[0] q=r_RxEn
.subckt a2_x2 i0=$abc$42786$new_n524_ i1=SetTxCIrq_sync2 q=$0\SetTxCIrq[0:0]
.subckt a2_x2 i0=$abc$42786$new_n525_ i1=SetRxCIrq_sync2 q=$0\SetRxCIrq[0:0]
.subckt nand2_x0 i0=INT_MASKOut[0] i1=irq_txb nq=$abc$42786$new_n1108_
.subckt nand2_x0 i0=INT_MASKOut[4] i1=irq_busy nq=$abc$42786$new_n1109_
.subckt nand2_x0 i0=INT_MASKOut[6] i1=irq_rxc nq=$abc$42786$new_n1110_
.subckt nand2_x0 i0=INT_MASKOut[3] i1=irq_rxe nq=$abc$42786$new_n1111_
.subckt nand2_x0 i0=INT_MASKOut[2] i1=irq_rxb nq=$abc$42786$new_n1112_
.subckt nand2_x0 i0=INT_MASKOut[1] i1=irq_txe nq=$abc$42786$new_n1113_
.subckt nand2_x0 i0=INT_MASKOut[5] i1=irq_txc nq=$abc$42786$new_n1114_
.subckt a3_x2 i0=$abc$42786$new_n1113_ i1=$abc$42786$new_n1111_ i2=$abc$42786$new_n1108_ q=$abc$42786$new_n1115_
.subckt a4_x2 i0=$abc$42786$new_n1114_ i1=$abc$42786$new_n1112_ i2=$abc$42786$new_n1110_ i3=$abc$42786$new_n1109_ q=$abc$42786$new_n1116_
.subckt nand2_x0 i0=$abc$42786$new_n1116_ i1=$abc$42786$new_n1115_ nq=int_o
.subckt inv_x0 i=Reset nq=$abc$42786$auto$rtlil.cc:2549:NotGate$36218
.subckt inv_x0 i=Reset nq=$abc$42786$auto$rtlil.cc:2549:NotGate$36222
.subckt inv_x0 i=Reset nq=$abc$42786$auto$rtlil.cc:2549:NotGate$36226
.subckt inv_x0 i=Reset nq=$abc$42786$auto$rtlil.cc:2549:NotGate$36230
.subckt inv_x0 i=Reset nq=$abc$42786$auto$rtlil.cc:2549:NotGate$36234
.subckt inv_x0 i=Reset nq=$abc$42786$auto$rtlil.cc:2549:NotGate$36236
.subckt inv_x0 i=Reset nq=$abc$42786$auto$rtlil.cc:2549:NotGate$36238
.subckt inv_x0 i=Reset nq=$abc$42786$auto$rtlil.cc:2549:NotGate$36240
.subckt inv_x0 i=Reset nq=$abc$42786$auto$rtlil.cc:2549:NotGate$36242
.subckt inv_x0 i=Reset nq=$abc$42786$auto$rtlil.cc:2549:NotGate$36244
.subckt inv_x0 i=Reset nq=$abc$42786$auto$rtlil.cc:2549:NotGate$36246
.subckt inv_x0 i=Reset nq=$abc$42786$auto$rtlil.cc:2549:NotGate$36248
.subckt inv_x0 i=Reset nq=$abc$42786$auto$rtlil.cc:2549:NotGate$36252
.subckt inv_x0 i=Reset nq=$abc$42786$auto$rtlil.cc:2549:NotGate$36254
.subckt inv_x0 i=Reset nq=$abc$42786$auto$rtlil.cc:2549:NotGate$36256
.subckt inv_x0 i=Reset nq=$abc$42786$auto$rtlil.cc:2549:NotGate$36258
.subckt inv_x0 i=Reset nq=$abc$42786$auto$rtlil.cc:2549:NotGate$36260
.subckt inv_x0 i=Reset nq=$abc$42786$auto$rtlil.cc:2549:NotGate$36262
.subckt inv_x0 i=Reset nq=$abc$42786$auto$rtlil.cc:2549:NotGate$36266
.subckt inv_x0 i=Reset nq=$abc$42786$auto$rtlil.cc:2549:NotGate$36270
.subckt sff1r_x4 ck=Clk i=$abc$42786$auto$rtlil.cc:2558:MuxGate$36212 nrst=$abc$42786$auto$rtlil.cc:2549:NotGate$36214 q=irq_rxc
.subckt sff1r_x4 ck=Clk i=$abc$42786$auto$rtlil.cc:2558:MuxGate$36216 nrst=$abc$42786$auto$rtlil.cc:2549:NotGate$36218 q=irq_txc
.subckt sff1r_x4 ck=Clk i=$abc$42786$auto$rtlil.cc:2558:MuxGate$36220 nrst=$abc$42786$auto$rtlil.cc:2549:NotGate$36222 q=irq_busy
.subckt sff1r_x4 ck=Clk i=$abc$42786$auto$rtlil.cc:2558:MuxGate$36224 nrst=$abc$42786$auto$rtlil.cc:2549:NotGate$36226 q=irq_rxe
.subckt sff1r_x4 ck=Clk i=$abc$42786$auto$rtlil.cc:2558:MuxGate$36228 nrst=$abc$42786$auto$rtlil.cc:2549:NotGate$36230 q=irq_rxb
.subckt sff1r_x4 ck=Clk i=$abc$42786$auto$rtlil.cc:2558:MuxGate$36232 nrst=$abc$42786$auto$rtlil.cc:2549:NotGate$36234 q=irq_txe
.subckt sff1r_x4 ck=RxClk i=ResetRxCIrq_sync2 nrst=$abc$42786$auto$rtlil.cc:2549:NotGate$36236 q=ResetRxCIrq_sync3
.subckt sff1r_x4 ck=RxClk i=ResetRxCIrq_sync1 nrst=$abc$42786$auto$rtlil.cc:2549:NotGate$36238 q=ResetRxCIrq_sync2
.subckt sff1r_x4 ck=RxClk i=SetRxCIrq_sync2 nrst=$abc$42786$auto$rtlil.cc:2549:NotGate$36240 q=ResetRxCIrq_sync1
.subckt sff1r_x4 ck=Clk i=$0\SetRxCIrq[0:0] nrst=$abc$42786$auto$rtlil.cc:2549:NotGate$36242 q=SetRxCIrq
.subckt sff1r_x4 ck=Clk i=SetRxCIrq_sync2 nrst=$abc$42786$auto$rtlil.cc:2549:NotGate$36244 q=SetRxCIrq_sync3
.subckt sff1r_x4 ck=Clk i=SetRxCIrq_sync1 nrst=$abc$42786$auto$rtlil.cc:2549:NotGate$36246 q=SetRxCIrq_sync2
.subckt sff1r_x4 ck=Clk i=SetRxCIrq_rxclk nrst=$abc$42786$auto$rtlil.cc:2549:NotGate$36248 q=SetRxCIrq_sync1
.subckt sff1r_x4 ck=Clk i=$abc$42786$auto$rtlil.cc:2558:MuxGate$36250 nrst=$abc$42786$auto$rtlil.cc:2549:NotGate$36252 q=irq_txb
.subckt sff1r_x4 ck=TxClk i=SetTxCIrq_sync1 nrst=$abc$42786$auto$rtlil.cc:2549:NotGate$36254 q=ResetTxCIrq_sync2
.subckt sff1r_x4 ck=Clk i=$0\SetTxCIrq[0:0] nrst=$abc$42786$auto$rtlil.cc:2549:NotGate$36256 q=SetTxCIrq
.subckt sff1r_x4 ck=Clk i=SetTxCIrq_sync2 nrst=$abc$42786$auto$rtlil.cc:2549:NotGate$36258 q=SetTxCIrq_sync3
.subckt sff1r_x4 ck=Clk i=SetTxCIrq_sync1 nrst=$abc$42786$auto$rtlil.cc:2549:NotGate$36260 q=SetTxCIrq_sync2
.subckt sff1r_x4 ck=Clk i=SetTxCIrq_txclk nrst=$abc$42786$auto$rtlil.cc:2549:NotGate$36262 q=SetTxCIrq_sync1
.subckt sff1r_x4 ck=RxClk i=$abc$42786$auto$rtlil.cc:2558:MuxGate$36264 nrst=$abc$42786$auto$rtlil.cc:2549:NotGate$36266 q=SetRxCIrq_rxclk
.subckt sff1r_x4 ck=TxClk i=$abc$42786$auto$rtlil.cc:2558:MuxGate$36268 nrst=$abc$42786$auto$rtlil.cc:2549:NotGate$36270 q=SetTxCIrq_txclk
.subckt $paramod$2757b502afe56996b2690cf37e880b579dae3c29\eth_register Clk=Clk DataIn[0]=DataIn[0] DataIn[1]=DataIn[1] DataIn[2]=DataIn[2] DataIn[3]=DataIn[3] DataIn[4]=DataIn[4] DataIn[5]=DataIn[5] DataOut[0]=r_CollValid[0] DataOut[1]=r_CollValid[1] DataOut[2]=r_CollValid[2] DataOut[3]=r_CollValid[3] DataOut[4]=r_CollValid[4] DataOut[5]=r_CollValid[5] Reset=Reset SyncReset=$false Write=COLLCONF_Wr[0]
.subckt $paramod$f8d42545ccfe5aeae56c684756678ac9a071ec82\eth_register Clk=Clk DataIn[0]=DataIn[16] DataIn[1]=DataIn[17] DataIn[2]=DataIn[18] DataIn[3]=DataIn[19] DataOut[0]=r_MaxRet[0] DataOut[1]=r_MaxRet[1] DataOut[2]=r_MaxRet[2] DataOut[3]=r_MaxRet[3] Reset=Reset SyncReset=$false Write=COLLCONF_Wr[2]
.subckt $paramod$596fd3bc1f09da1473509b6eeda5cbdf01d99f3b\eth_register Clk=Clk DataIn[0]=DataIn[0] DataIn[1]=DataIn[1] DataIn[2]=DataIn[2] DataOut[0]=CTRLMODEROut[0] DataOut[1]=CTRLMODEROut[1] DataOut[2]=CTRLMODEROut[2] Reset=Reset SyncReset=$false Write=CTRLMODER_Wr
.subckt $paramod$f4d06cb214d598892732cd8a661c1c5b14902feb\eth_register Clk=Clk DataIn[0]=DataIn[0] DataIn[1]=DataIn[1] DataIn[2]=DataIn[2] DataIn[3]=DataIn[3] DataIn[4]=DataIn[4] DataIn[5]=DataIn[5] DataIn[6]=DataIn[6] DataOut[0]=INT_MASKOut[0] DataOut[1]=INT_MASKOut[1] DataOut[2]=INT_MASKOut[2] DataOut[3]=INT_MASKOut[3] DataOut[4]=INT_MASKOut[4] DataOut[5]=INT_MASKOut[5] DataOut[6]=INT_MASKOut[6] Reset=Reset SyncReset=$false Write=INT_MASK_Wr
.subckt $paramod$d8fb4b5f87d39245d346babb18c4f0ae0394abeb\eth_register Clk=Clk DataIn[0]=DataIn[0] DataIn[1]=DataIn[1] DataIn[2]=DataIn[2] DataIn[3]=DataIn[3] DataIn[4]=DataIn[4] DataIn[5]=DataIn[5] DataIn[6]=DataIn[6] DataOut[0]=r_IPGR1[0] DataOut[1]=r_IPGR1[1] DataOut[2]=r_IPGR1[2] DataOut[3]=r_IPGR1[3] DataOut[4]=r_IPGR1[4] DataOut[5]=r_IPGR1[5] DataOut[6]=r_IPGR1[6] Reset=Reset SyncReset=$false Write=IPGR1_Wr
.subckt $paramod$6717d8b8d3120295d32724b9e5ae1e4bfdab534b\eth_register Clk=Clk DataIn[0]=DataIn[0] DataIn[1]=DataIn[1] DataIn[2]=DataIn[2] DataIn[3]=DataIn[3] DataIn[4]=DataIn[4] DataIn[5]=DataIn[5] DataIn[6]=DataIn[6] DataOut[0]=r_IPGR2[0] DataOut[1]=r_IPGR2[1] DataOut[2]=r_IPGR2[2] DataOut[3]=r_IPGR2[3] DataOut[4]=r_IPGR2[4] DataOut[5]=r_IPGR2[5] DataOut[6]=r_IPGR2[6] Reset=Reset SyncReset=$false Write=IPGR2_Wr
.subckt $paramod$6717d8b8d3120295d32724b9e5ae1e4bfdab534b\eth_register Clk=Clk DataIn[0]=DataIn[0] DataIn[1]=DataIn[1] DataIn[2]=DataIn[2] DataIn[3]=DataIn[3] DataIn[4]=DataIn[4] DataIn[5]=DataIn[5] DataIn[6]=DataIn[6] DataOut[0]=r_IPGT[0] DataOut[1]=r_IPGT[1] DataOut[2]=r_IPGT[2] DataOut[3]=r_IPGT[3] DataOut[4]=r_IPGT[4] DataOut[5]=r_IPGT[5] DataOut[6]=r_IPGT[6] Reset=Reset SyncReset=$false Write=IPGT_Wr
.subckt $paramod$1f847d26394008ed4593b8679587d9b7cef37f9b\eth_register Clk=Clk DataIn[0]=DataIn[0] DataIn[1]=DataIn[1] DataIn[2]=DataIn[2] DataIn[3]=DataIn[3] DataIn[4]=DataIn[4] DataIn[5]=DataIn[5] DataIn[6]=DataIn[6] DataIn[7]=DataIn[7] DataOut[0]=MAC_ADDR0Out[0] DataOut[1]=MAC_ADDR0Out[1] DataOut[2]=MAC_ADDR0Out[2] DataOut[3]=MAC_ADDR0Out[3] DataOut[4]=MAC_ADDR0Out[4] DataOut[5]=MAC_ADDR0Out[5] DataOut[6]=MAC_ADDR0Out[6] DataOut[7]=MAC_ADDR0Out[7] Reset=Reset SyncReset=$false Write=MAC_ADDR0_Wr[0]
.subckt $paramod$1f847d26394008ed4593b8679587d9b7cef37f9b\eth_register Clk=Clk DataIn[0]=DataIn[8] DataIn[1]=DataIn[9] DataIn[2]=DataIn[10] DataIn[3]=DataIn[11] DataIn[4]=DataIn[12] DataIn[5]=DataIn[13] DataIn[6]=DataIn[14] DataIn[7]=DataIn[15] DataOut[0]=MAC_ADDR0Out[8] DataOut[1]=MAC_ADDR0Out[9] DataOut[2]=MAC_ADDR0Out[10] DataOut[3]=MAC_ADDR0Out[11] DataOut[4]=MAC_ADDR0Out[12] DataOut[5]=MAC_ADDR0Out[13] DataOut[6]=MAC_ADDR0Out[14] DataOut[7]=MAC_ADDR0Out[15] Reset=Reset SyncReset=$false Write=MAC_ADDR0_Wr[1]
.subckt $paramod$1f847d26394008ed4593b8679587d9b7cef37f9b\eth_register Clk=Clk DataIn[0]=DataIn[16] DataIn[1]=DataIn[17] DataIn[2]=DataIn[18] DataIn[3]=DataIn[19] DataIn[4]=DataIn[20] DataIn[5]=DataIn[21] DataIn[6]=DataIn[22] DataIn[7]=DataIn[23] DataOut[0]=MAC_ADDR0Out[16] DataOut[1]=MAC_ADDR0Out[17] DataOut[2]=MAC_ADDR0Out[18] DataOut[3]=MAC_ADDR0Out[19] DataOut[4]=MAC_ADDR0Out[20] DataOut[5]=MAC_ADDR0Out[21] DataOut[6]=MAC_ADDR0Out[22] DataOut[7]=MAC_ADDR0Out[23] Reset=Reset SyncReset=$false Write=MAC_ADDR0_Wr[2]
.subckt $paramod$1f847d26394008ed4593b8679587d9b7cef37f9b\eth_register Clk=Clk DataIn[0]=DataIn[24] DataIn[1]=DataIn[25] DataIn[2]=DataIn[26] DataIn[3]=DataIn[27] DataIn[4]=DataIn[28] DataIn[5]=DataIn[29] DataIn[6]=DataIn[30] DataIn[7]=DataIn[31] DataOut[0]=MAC_ADDR0Out[24] DataOut[1]=MAC_ADDR0Out[25] DataOut[2]=MAC_ADDR0Out[26] DataOut[3]=MAC_ADDR0Out[27] DataOut[4]=MAC_ADDR0Out[28] DataOut[5]=MAC_ADDR0Out[29] DataOut[6]=MAC_ADDR0Out[30] DataOut[7]=MAC_ADDR0Out[31] Reset=Reset SyncReset=$false Write=MAC_ADDR0_Wr[3]
.subckt $paramod$1f847d26394008ed4593b8679587d9b7cef37f9b\eth_register Clk=Clk DataIn[0]=DataIn[0] DataIn[1]=DataIn[1] DataIn[2]=DataIn[2] DataIn[3]=DataIn[3] DataIn[4]=DataIn[4] DataIn[5]=DataIn[5] DataIn[6]=DataIn[6] DataIn[7]=DataIn[7] DataOut[0]=r_MAC[32] DataOut[1]=r_MAC[33] DataOut[2]=r_MAC[34] DataOut[3]=r_MAC[35] DataOut[4]=r_MAC[36] DataOut[5]=r_MAC[37] DataOut[6]=r_MAC[38] DataOut[7]=r_MAC[39] Reset=Reset SyncReset=$false Write=MAC_ADDR1_Wr[0]
.subckt $paramod$1f847d26394008ed4593b8679587d9b7cef37f9b\eth_register Clk=Clk DataIn[0]=DataIn[8] DataIn[1]=DataIn[9] DataIn[2]=DataIn[10] DataIn[3]=DataIn[11] DataIn[4]=DataIn[12] DataIn[5]=DataIn[13] DataIn[6]=DataIn[14] DataIn[7]=DataIn[15] DataOut[0]=r_MAC[40] DataOut[1]=r_MAC[41] DataOut[2]=r_MAC[42] DataOut[3]=r_MAC[43] DataOut[4]=r_MAC[44] DataOut[5]=r_MAC[45] DataOut[6]=r_MAC[46] DataOut[7]=r_MAC[47] Reset=Reset SyncReset=$false Write=MAC_ADDR1_Wr[1]
.subckt $paramod$9f5fcbbd721a599b310da55b0898f2b6c2d1aff1\eth_register Clk=Clk DataIn[0]=DataIn[0] DataIn[1]=DataIn[1] DataIn[2]=DataIn[2] DataIn[3]=DataIn[3] DataIn[4]=DataIn[4] DataOut[0]=r_FIAD[0] DataOut[1]=r_FIAD[1] DataOut[2]=r_FIAD[2] DataOut[3]=r_FIAD[3] DataOut[4]=r_FIAD[4] Reset=Reset SyncReset=$false Write=MIIADDRESS_Wr[0]
.subckt $paramod$9f5fcbbd721a599b310da55b0898f2b6c2d1aff1\eth_register Clk=Clk DataIn[0]=DataIn[8] DataIn[1]=DataIn[9] DataIn[2]=DataIn[10] DataIn[3]=DataIn[11] DataIn[4]=DataIn[12] DataOut[0]=r_RGAD[0] DataOut[1]=r_RGAD[1] DataOut[2]=r_RGAD[2] DataOut[3]=r_RGAD[3] DataOut[4]=r_RGAD[4] Reset=Reset SyncReset=$false Write=MIIADDRESS_Wr[1]
.subckt $paramod$1c95b1da45e8f086af1233da6cba26f40c573bcc\eth_register Clk=Clk DataIn=DataIn[0] DataOut=r_ScanStat Reset=Reset SyncReset=$false Write=MIICOMMAND_Wr
.subckt $paramod$1c95b1da45e8f086af1233da6cba26f40c573bcc\eth_register Clk=Clk DataIn=DataIn[1] DataOut=r_RStat Reset=Reset SyncReset=RStatStart Write=MIICOMMAND_Wr
.subckt $paramod$1c95b1da45e8f086af1233da6cba26f40c573bcc\eth_register Clk=Clk DataIn=DataIn[2] DataOut=r_WCtrlData Reset=Reset SyncReset=WCtrlDataStart Write=MIICOMMAND_Wr
.subckt $paramod$d088fdf98117c509c2a00cb58ab27b642113fe8a\eth_register Clk=Clk DataIn[0]=DataIn[0] DataIn[1]=DataIn[1] DataIn[2]=DataIn[2] DataIn[3]=DataIn[3] DataIn[4]=DataIn[4] DataIn[5]=DataIn[5] DataIn[6]=DataIn[6] DataIn[7]=DataIn[7] DataOut[0]=r_ClkDiv[0] DataOut[1]=r_ClkDiv[1] DataOut[2]=r_ClkDiv[2] DataOut[3]=r_ClkDiv[3] DataOut[4]=r_ClkDiv[4] DataOut[5]=r_ClkDiv[5] DataOut[6]=r_ClkDiv[6] DataOut[7]=r_ClkDiv[7] Reset=Reset SyncReset=$false Write=MIIMODER_Wr[0]
.subckt $paramod\eth_register\WIDTH?s32'00000000000000000000000000000001\RESET_VALUE?1'0 Clk=Clk DataIn=DataIn[8] DataOut=r_MiiNoPre Reset=Reset SyncReset=$false Write=MIIMODER_Wr[1]
.subckt $paramod$886855be8a42b57caf567a947e95c4044748d3e2\eth_register Clk=Clk DataIn[0]=Prsd[0] DataIn[1]=Prsd[1] DataIn[2]=Prsd[2] DataIn[3]=Prsd[3] DataIn[4]=Prsd[4] DataIn[5]=Prsd[5] DataIn[6]=Prsd[6] DataIn[7]=Prsd[7] DataIn[8]=Prsd[8] DataIn[9]=Prsd[9] DataIn[10]=Prsd[10] DataIn[11]=Prsd[11] DataIn[12]=Prsd[12] DataIn[13]=Prsd[13] DataIn[14]=Prsd[14] DataIn[15]=Prsd[15] DataOut[0]=MIIRX_DATAOut[0] DataOut[1]=MIIRX_DATAOut[1] DataOut[2]=MIIRX_DATAOut[2] DataOut[3]=MIIRX_DATAOut[3] DataOut[4]=MIIRX_DATAOut[4] DataOut[5]=MIIRX_DATAOut[5] DataOut[6]=MIIRX_DATAOut[6] DataOut[7]=MIIRX_DATAOut[7] DataOut[8]=MIIRX_DATAOut[8] DataOut[9]=MIIRX_DATAOut[9] DataOut[10]=MIIRX_DATAOut[10] DataOut[11]=MIIRX_DATAOut[11] DataOut[12]=MIIRX_DATAOut[12] DataOut[13]=MIIRX_DATAOut[13] DataOut[14]=MIIRX_DATAOut[14] DataOut[15]=MIIRX_DATAOut[15] Reset=Reset SyncReset=$false Write=UpdateMIIRX_DATAReg
.subckt $paramod$1f847d26394008ed4593b8679587d9b7cef37f9b\eth_register Clk=Clk DataIn[0]=DataIn[0] DataIn[1]=DataIn[1] DataIn[2]=DataIn[2] DataIn[3]=DataIn[3] DataIn[4]=DataIn[4] DataIn[5]=DataIn[5] DataIn[6]=DataIn[6] DataIn[7]=DataIn[7] DataOut[0]=MIITX_DATAOut[0] DataOut[1]=MIITX_DATAOut[1] DataOut[2]=MIITX_DATAOut[2] DataOut[3]=MIITX_DATAOut[3] DataOut[4]=MIITX_DATAOut[4] DataOut[5]=MIITX_DATAOut[5] DataOut[6]=MIITX_DATAOut[6] DataOut[7]=MIITX_DATAOut[7] Reset=Reset SyncReset=$false Write=MIITX_DATA_Wr[0]
.subckt $paramod$1f847d26394008ed4593b8679587d9b7cef37f9b\eth_register Clk=Clk DataIn[0]=DataIn[8] DataIn[1]=DataIn[9] DataIn[2]=DataIn[10] DataIn[3]=DataIn[11] DataIn[4]=DataIn[12] DataIn[5]=DataIn[13] DataIn[6]=DataIn[14] DataIn[7]=DataIn[15] DataOut[0]=MIITX_DATAOut[8] DataOut[1]=MIITX_DATAOut[9] DataOut[2]=MIITX_DATAOut[10] DataOut[3]=MIITX_DATAOut[11] DataOut[4]=MIITX_DATAOut[12] DataOut[5]=MIITX_DATAOut[13] DataOut[6]=MIITX_DATAOut[14] DataOut[7]=MIITX_DATAOut[15] Reset=Reset SyncReset=$false Write=MIITX_DATA_Wr[1]
.subckt $paramod$1f847d26394008ed4593b8679587d9b7cef37f9b\eth_register Clk=Clk DataIn[0]=DataIn[0] DataIn[1]=DataIn[1] DataIn[2]=DataIn[2] DataIn[3]=DataIn[3] DataIn[4]=DataIn[4] DataIn[5]=DataIn[5] DataIn[6]=DataIn[6] DataIn[7]=DataIn[7] DataOut[0]=MODEROut[0] DataOut[1]=MODEROut[1] DataOut[2]=r_NoPre DataOut[3]=r_Bro DataOut[4]=r_Iam DataOut[5]=r_Pro DataOut[6]=r_IFG DataOut[7]=r_LoopBck Reset=Reset SyncReset=$false Write=MODER_Wr[0]
.subckt $paramod$96205ade039d091fd3014df48540b62d4308c5ba\eth_register Clk=Clk DataIn[0]=DataIn[8] DataIn[1]=DataIn[9] DataIn[2]=DataIn[10] DataIn[3]=DataIn[11] DataIn[4]=DataIn[12] DataIn[5]=DataIn[13] DataIn[6]=DataIn[14] DataIn[7]=DataIn[15] DataOut[0]=r_NoBckof DataOut[1]=r_ExDfrEn DataOut[2]=r_FullD DataOut[3]=MODEROut[11] DataOut[4]=r_DlyCrcEn DataOut[5]=r_CrcEn DataOut[6]=r_HugEn DataOut[7]=r_Pad Reset=Reset SyncReset=$false Write=MODER_Wr[1]
.subckt $paramod\eth_register\WIDTH?s32'00000000000000000000000000000001\RESET_VALUE?1'0 Clk=Clk DataIn=DataIn[16] DataOut=r_RecSmall Reset=Reset SyncReset=$false Write=MODER_Wr[2]
.subckt $paramod$1f847d26394008ed4593b8679587d9b7cef37f9b\eth_register Clk=Clk DataIn[0]=DataIn[0] DataIn[1]=DataIn[1] DataIn[2]=DataIn[2] DataIn[3]=DataIn[3] DataIn[4]=DataIn[4] DataIn[5]=DataIn[5] DataIn[6]=DataIn[6] DataIn[7]=DataIn[7] DataOut[0]=PACKETLENOut[0] DataOut[1]=PACKETLENOut[1] DataOut[2]=PACKETLENOut[2] DataOut[3]=PACKETLENOut[3] DataOut[4]=PACKETLENOut[4] DataOut[5]=PACKETLENOut[5] DataOut[6]=PACKETLENOut[6] DataOut[7]=PACKETLENOut[7] Reset=Reset SyncReset=$false Write=PACKETLEN_Wr[0]
.subckt $paramod$513bebc19e4e4039a73c747194a71b1f11fffde8\eth_register Clk=Clk DataIn[0]=DataIn[8] DataIn[1]=DataIn[9] DataIn[2]=DataIn[10] DataIn[3]=DataIn[11] DataIn[4]=DataIn[12] DataIn[5]=DataIn[13] DataIn[6]=DataIn[14] DataIn[7]=DataIn[15] DataOut[0]=PACKETLENOut[8] DataOut[1]=PACKETLENOut[9] DataOut[2]=PACKETLENOut[10] DataOut[3]=PACKETLENOut[11] DataOut[4]=PACKETLENOut[12] DataOut[5]=PACKETLENOut[13] DataOut[6]=PACKETLENOut[14] DataOut[7]=PACKETLENOut[15] Reset=Reset SyncReset=$false Write=PACKETLEN_Wr[1]
.subckt $paramod$90b20edb7ae7ba7960a4dba6ec6eaaf4a1d2479e\eth_register Clk=Clk DataIn[0]=DataIn[16] DataIn[1]=DataIn[17] DataIn[2]=DataIn[18] DataIn[3]=DataIn[19] DataIn[4]=DataIn[20] DataIn[5]=DataIn[21] DataIn[6]=DataIn[22] DataIn[7]=DataIn[23] DataOut[0]=PACKETLENOut[16] DataOut[1]=PACKETLENOut[17] DataOut[2]=PACKETLENOut[18] DataOut[3]=PACKETLENOut[19] DataOut[4]=PACKETLENOut[20] DataOut[5]=PACKETLENOut[21] DataOut[6]=PACKETLENOut[22] DataOut[7]=PACKETLENOut[23] Reset=Reset SyncReset=$false Write=PACKETLEN_Wr[2]
.subckt $paramod$1f847d26394008ed4593b8679587d9b7cef37f9b\eth_register Clk=Clk DataIn[0]=DataIn[24] DataIn[1]=DataIn[25] DataIn[2]=DataIn[26] DataIn[3]=DataIn[27] DataIn[4]=DataIn[28] DataIn[5]=DataIn[29] DataIn[6]=DataIn[30] DataIn[7]=DataIn[31] DataOut[0]=PACKETLENOut[24] DataOut[1]=PACKETLENOut[25] DataOut[2]=PACKETLENOut[26] DataOut[3]=PACKETLENOut[27] DataOut[4]=PACKETLENOut[28] DataOut[5]=PACKETLENOut[29] DataOut[6]=PACKETLENOut[30] DataOut[7]=PACKETLENOut[31] Reset=Reset SyncReset=$false Write=PACKETLEN_Wr[3]
.subckt $paramod$1f847d26394008ed4593b8679587d9b7cef37f9b\eth_register Clk=Clk DataIn[0]=DataIn[0] DataIn[1]=DataIn[1] DataIn[2]=DataIn[2] DataIn[3]=DataIn[3] DataIn[4]=DataIn[4] DataIn[5]=DataIn[5] DataIn[6]=DataIn[6] DataIn[7]=DataIn[7] DataOut[0]=HASH0Out[0] DataOut[1]=HASH0Out[1] DataOut[2]=HASH0Out[2] DataOut[3]=HASH0Out[3] DataOut[4]=HASH0Out[4] DataOut[5]=HASH0Out[5] DataOut[6]=HASH0Out[6] DataOut[7]=HASH0Out[7] Reset=Reset SyncReset=$false Write=HASH0_Wr[0]
.subckt $paramod$1f847d26394008ed4593b8679587d9b7cef37f9b\eth_register Clk=Clk DataIn[0]=DataIn[8] DataIn[1]=DataIn[9] DataIn[2]=DataIn[10] DataIn[3]=DataIn[11] DataIn[4]=DataIn[12] DataIn[5]=DataIn[13] DataIn[6]=DataIn[14] DataIn[7]=DataIn[15] DataOut[0]=HASH0Out[8] DataOut[1]=HASH0Out[9] DataOut[2]=HASH0Out[10] DataOut[3]=HASH0Out[11] DataOut[4]=HASH0Out[12] DataOut[5]=HASH0Out[13] DataOut[6]=HASH0Out[14] DataOut[7]=HASH0Out[15] Reset=Reset SyncReset=$false Write=HASH0_Wr[1]
.subckt $paramod$1f847d26394008ed4593b8679587d9b7cef37f9b\eth_register Clk=Clk DataIn[0]=DataIn[16] DataIn[1]=DataIn[17] DataIn[2]=DataIn[18] DataIn[3]=DataIn[19] DataIn[4]=DataIn[20] DataIn[5]=DataIn[21] DataIn[6]=DataIn[22] DataIn[7]=DataIn[23] DataOut[0]=HASH0Out[16] DataOut[1]=HASH0Out[17] DataOut[2]=HASH0Out[18] DataOut[3]=HASH0Out[19] DataOut[4]=HASH0Out[20] DataOut[5]=HASH0Out[21] DataOut[6]=HASH0Out[22] DataOut[7]=HASH0Out[23] Reset=Reset SyncReset=$false Write=HASH0_Wr[2]
.subckt $paramod$1f847d26394008ed4593b8679587d9b7cef37f9b\eth_register Clk=Clk DataIn[0]=DataIn[24] DataIn[1]=DataIn[25] DataIn[2]=DataIn[26] DataIn[3]=DataIn[27] DataIn[4]=DataIn[28] DataIn[5]=DataIn[29] DataIn[6]=DataIn[30] DataIn[7]=DataIn[31] DataOut[0]=HASH0Out[24] DataOut[1]=HASH0Out[25] DataOut[2]=HASH0Out[26] DataOut[3]=HASH0Out[27] DataOut[4]=HASH0Out[28] DataOut[5]=HASH0Out[29] DataOut[6]=HASH0Out[30] DataOut[7]=HASH0Out[31] Reset=Reset SyncReset=$false Write=HASH0_Wr[3]
.subckt $paramod$1f847d26394008ed4593b8679587d9b7cef37f9b\eth_register Clk=Clk DataIn[0]=DataIn[0] DataIn[1]=DataIn[1] DataIn[2]=DataIn[2] DataIn[3]=DataIn[3] DataIn[4]=DataIn[4] DataIn[5]=DataIn[5] DataIn[6]=DataIn[6] DataIn[7]=DataIn[7] DataOut[0]=HASH1Out[0] DataOut[1]=HASH1Out[1] DataOut[2]=HASH1Out[2] DataOut[3]=HASH1Out[3] DataOut[4]=HASH1Out[4] DataOut[5]=HASH1Out[5] DataOut[6]=HASH1Out[6] DataOut[7]=HASH1Out[7] Reset=Reset SyncReset=$false Write=HASH1_Wr[0]
.subckt $paramod$1f847d26394008ed4593b8679587d9b7cef37f9b\eth_register Clk=Clk DataIn[0]=DataIn[8] DataIn[1]=DataIn[9] DataIn[2]=DataIn[10] DataIn[3]=DataIn[11] DataIn[4]=DataIn[12] DataIn[5]=DataIn[13] DataIn[6]=DataIn[14] DataIn[7]=DataIn[15] DataOut[0]=HASH1Out[8] DataOut[1]=HASH1Out[9] DataOut[2]=HASH1Out[10] DataOut[3]=HASH1Out[11] DataOut[4]=HASH1Out[12] DataOut[5]=HASH1Out[13] DataOut[6]=HASH1Out[14] DataOut[7]=HASH1Out[15] Reset=Reset SyncReset=$false Write=HASH1_Wr[1]
.subckt $paramod$1f847d26394008ed4593b8679587d9b7cef37f9b\eth_register Clk=Clk DataIn[0]=DataIn[16] DataIn[1]=DataIn[17] DataIn[2]=DataIn[18] DataIn[3]=DataIn[19] DataIn[4]=DataIn[20] DataIn[5]=DataIn[21] DataIn[6]=DataIn[22] DataIn[7]=DataIn[23] DataOut[0]=HASH1Out[16] DataOut[1]=HASH1Out[17] DataOut[2]=HASH1Out[18] DataOut[3]=HASH1Out[19] DataOut[4]=HASH1Out[20] DataOut[5]=HASH1Out[21] DataOut[6]=HASH1Out[22] DataOut[7]=HASH1Out[23] Reset=Reset SyncReset=$false Write=HASH1_Wr[2]
.subckt $paramod$1f847d26394008ed4593b8679587d9b7cef37f9b\eth_register Clk=Clk DataIn[0]=DataIn[24] DataIn[1]=DataIn[25] DataIn[2]=DataIn[26] DataIn[3]=DataIn[27] DataIn[4]=DataIn[28] DataIn[5]=DataIn[29] DataIn[6]=DataIn[30] DataIn[7]=DataIn[31] DataOut[0]=HASH1Out[24] DataOut[1]=HASH1Out[25] DataOut[2]=HASH1Out[26] DataOut[3]=HASH1Out[27] DataOut[4]=HASH1Out[28] DataOut[5]=HASH1Out[29] DataOut[6]=HASH1Out[30] DataOut[7]=HASH1Out[31] Reset=Reset SyncReset=$false Write=HASH1_Wr[3]
.subckt $paramod$1f847d26394008ed4593b8679587d9b7cef37f9b\eth_register Clk=Clk DataIn[0]=DataIn[0] DataIn[1]=DataIn[1] DataIn[2]=DataIn[2] DataIn[3]=DataIn[3] DataIn[4]=DataIn[4] DataIn[5]=DataIn[5] DataIn[6]=DataIn[6] DataIn[7]=DataIn[7] DataOut[0]=r_TxPauseTV[0] DataOut[1]=r_TxPauseTV[1] DataOut[2]=r_TxPauseTV[2] DataOut[3]=r_TxPauseTV[3] DataOut[4]=r_TxPauseTV[4] DataOut[5]=r_TxPauseTV[5] DataOut[6]=r_TxPauseTV[6] DataOut[7]=r_TxPauseTV[7] Reset=Reset SyncReset=$false Write=TXCTRL_Wr[0]
.subckt $paramod$1f847d26394008ed4593b8679587d9b7cef37f9b\eth_register Clk=Clk DataIn[0]=DataIn[8] DataIn[1]=DataIn[9] DataIn[2]=DataIn[10] DataIn[3]=DataIn[11] DataIn[4]=DataIn[12] DataIn[5]=DataIn[13] DataIn[6]=DataIn[14] DataIn[7]=DataIn[15] DataOut[0]=r_TxPauseTV[8] DataOut[1]=r_TxPauseTV[9] DataOut[2]=r_TxPauseTV[10] DataOut[3]=r_TxPauseTV[11] DataOut[4]=r_TxPauseTV[12] DataOut[5]=r_TxPauseTV[13] DataOut[6]=r_TxPauseTV[14] DataOut[7]=r_TxPauseTV[15] Reset=Reset SyncReset=$false Write=TXCTRL_Wr[1]
.subckt $paramod\eth_register\WIDTH?s32'00000000000000000000000000000001\RESET_VALUE?1'0 Clk=Clk DataIn=DataIn[16] DataOut=r_TxPauseRq Reset=Reset SyncReset=RstTxPauseRq Write=TXCTRL_Wr[2]
.subckt $paramod$90b20edb7ae7ba7960a4dba6ec6eaaf4a1d2479e\eth_register Clk=Clk DataIn[0]=DataIn[0] DataIn[1]=DataIn[1] DataIn[2]=DataIn[2] DataIn[3]=DataIn[3] DataIn[4]=DataIn[4] DataIn[5]=DataIn[5] DataIn[6]=DataIn[6] DataIn[7]=DataIn[7] DataOut[0]=r_TxBDNum[0] DataOut[1]=r_TxBDNum[1] DataOut[2]=r_TxBDNum[2] DataOut[3]=r_TxBDNum[3] DataOut[4]=r_TxBDNum[4] DataOut[5]=r_TxBDNum[5] DataOut[6]=r_TxBDNum[6] DataOut[7]=r_TxBDNum[7] Reset=Reset SyncReset=$false Write=TX_BD_NUM_Wr
.names r_CollValid[0] COLLCONFOut[0]
1 1
.names r_CollValid[1] COLLCONFOut[1]
1 1
.names r_CollValid[2] COLLCONFOut[2]
1 1
.names r_CollValid[3] COLLCONFOut[3]
1 1
.names r_CollValid[4] COLLCONFOut[4]
1 1
.names r_CollValid[5] COLLCONFOut[5]
1 1
.names $false COLLCONFOut[6]
1 1
.names $false COLLCONFOut[7]
1 1
.names $false COLLCONFOut[8]
1 1
.names $false COLLCONFOut[9]
1 1
.names $false COLLCONFOut[10]
1 1
.names $false COLLCONFOut[11]
1 1
.names $false COLLCONFOut[12]
1 1
.names $false COLLCONFOut[13]
1 1
.names $false COLLCONFOut[14]
1 1
.names $false COLLCONFOut[15]
1 1
.names r_MaxRet[0] COLLCONFOut[16]
1 1
.names r_MaxRet[1] COLLCONFOut[17]
1 1
.names r_MaxRet[2] COLLCONFOut[18]
1 1
.names r_MaxRet[3] COLLCONFOut[19]
1 1
.names $false COLLCONF_Wr[1]
1 1
.names irq_txb INT_SOURCEOut[0]
1 1
.names irq_txe INT_SOURCEOut[1]
1 1
.names irq_rxb INT_SOURCEOut[2]
1 1
.names irq_rxe INT_SOURCEOut[3]
1 1
.names irq_busy INT_SOURCEOut[4]
1 1
.names irq_txc INT_SOURCEOut[5]
1 1
.names irq_rxc INT_SOURCEOut[6]
1 1
.names r_IPGR1[0] IPGR1Out[0]
1 1
.names r_IPGR1[1] IPGR1Out[1]
1 1
.names r_IPGR1[2] IPGR1Out[2]
1 1
.names r_IPGR1[3] IPGR1Out[3]
1 1
.names r_IPGR1[4] IPGR1Out[4]
1 1
.names r_IPGR1[5] IPGR1Out[5]
1 1
.names r_IPGR1[6] IPGR1Out[6]
1 1
.names $false IPGR1Out[7]
1 1
.names $false IPGR1Out[8]
1 1
.names $false IPGR1Out[9]
1 1
.names $false IPGR1Out[10]
1 1
.names $false IPGR1Out[11]
1 1
.names $false IPGR1Out[12]
1 1
.names $false IPGR1Out[13]
1 1
.names $false IPGR1Out[14]
1 1
.names $false IPGR1Out[15]
1 1
.names $false IPGR1Out[16]
1 1
.names $false IPGR1Out[17]
1 1
.names $false IPGR1Out[18]
1 1
.names $false IPGR1Out[19]
1 1
.names $false IPGR1Out[20]
1 1
.names $false IPGR1Out[21]
1 1
.names $false IPGR1Out[22]
1 1
.names $false IPGR1Out[23]
1 1
.names $false IPGR1Out[24]
1 1
.names $false IPGR1Out[25]
1 1
.names $false IPGR1Out[26]
1 1
.names $false IPGR1Out[27]
1 1
.names $false IPGR1Out[28]
1 1
.names $false IPGR1Out[29]
1 1
.names $false IPGR1Out[30]
1 1
.names $false IPGR1Out[31]
1 1
.names r_IPGR2[0] IPGR2Out[0]
1 1
.names r_IPGR2[1] IPGR2Out[1]
1 1
.names r_IPGR2[2] IPGR2Out[2]
1 1
.names r_IPGR2[3] IPGR2Out[3]
1 1
.names r_IPGR2[4] IPGR2Out[4]
1 1
.names r_IPGR2[5] IPGR2Out[5]
1 1
.names r_IPGR2[6] IPGR2Out[6]
1 1
.names $false IPGR2Out[7]
1 1
.names $false IPGR2Out[8]
1 1
.names $false IPGR2Out[9]
1 1
.names $false IPGR2Out[10]
1 1
.names $false IPGR2Out[11]
1 1
.names $false IPGR2Out[12]
1 1
.names $false IPGR2Out[13]
1 1
.names $false IPGR2Out[14]
1 1
.names $false IPGR2Out[15]
1 1
.names $false IPGR2Out[16]
1 1
.names $false IPGR2Out[17]
1 1
.names $false IPGR2Out[18]
1 1
.names $false IPGR2Out[19]
1 1
.names $false IPGR2Out[20]
1 1
.names $false IPGR2Out[21]
1 1
.names $false IPGR2Out[22]
1 1
.names $false IPGR2Out[23]
1 1
.names $false IPGR2Out[24]
1 1
.names $false IPGR2Out[25]
1 1
.names $false IPGR2Out[26]
1 1
.names $false IPGR2Out[27]
1 1
.names $false IPGR2Out[28]
1 1
.names $false IPGR2Out[29]
1 1
.names $false IPGR2Out[30]
1 1
.names $false IPGR2Out[31]
1 1
.names r_IPGT[0] IPGTOut[0]
1 1
.names r_IPGT[1] IPGTOut[1]
1 1
.names r_IPGT[2] IPGTOut[2]
1 1
.names r_IPGT[3] IPGTOut[3]
1 1
.names r_IPGT[4] IPGTOut[4]
1 1
.names r_IPGT[5] IPGTOut[5]
1 1
.names r_IPGT[6] IPGTOut[6]
1 1
.names $false IPGTOut[7]
1 1
.names $false IPGTOut[8]
1 1
.names $false IPGTOut[9]
1 1
.names $false IPGTOut[10]
1 1
.names $false IPGTOut[11]
1 1
.names $false IPGTOut[12]
1 1
.names $false IPGTOut[13]
1 1
.names $false IPGTOut[14]
1 1
.names $false IPGTOut[15]
1 1
.names $false IPGTOut[16]
1 1
.names $false IPGTOut[17]
1 1
.names $false IPGTOut[18]
1 1
.names $false IPGTOut[19]
1 1
.names $false IPGTOut[20]
1 1
.names $false IPGTOut[21]
1 1
.names $false IPGTOut[22]
1 1
.names $false IPGTOut[23]
1 1
.names $false IPGTOut[24]
1 1
.names $false IPGTOut[25]
1 1
.names $false IPGTOut[26]
1 1
.names $false IPGTOut[27]
1 1
.names $false IPGTOut[28]
1 1
.names $false IPGTOut[29]
1 1
.names $false IPGTOut[30]
1 1
.names $false IPGTOut[31]
1 1
.names r_MAC[32] MAC_ADDR1Out[0]
1 1
.names r_MAC[33] MAC_ADDR1Out[1]
1 1
.names r_MAC[34] MAC_ADDR1Out[2]
1 1
.names r_MAC[35] MAC_ADDR1Out[3]
1 1
.names r_MAC[36] MAC_ADDR1Out[4]
1 1
.names r_MAC[37] MAC_ADDR1Out[5]
1 1
.names r_MAC[38] MAC_ADDR1Out[6]
1 1
.names r_MAC[39] MAC_ADDR1Out[7]
1 1
.names r_MAC[40] MAC_ADDR1Out[8]
1 1
.names r_MAC[41] MAC_ADDR1Out[9]
1 1
.names r_MAC[42] MAC_ADDR1Out[10]
1 1
.names r_MAC[43] MAC_ADDR1Out[11]
1 1
.names r_MAC[44] MAC_ADDR1Out[12]
1 1
.names r_MAC[45] MAC_ADDR1Out[13]
1 1
.names r_MAC[46] MAC_ADDR1Out[14]
1 1
.names r_MAC[47] MAC_ADDR1Out[15]
1 1
.names r_FIAD[0] MIIADDRESSOut[0]
1 1
.names r_FIAD[1] MIIADDRESSOut[1]
1 1
.names r_FIAD[2] MIIADDRESSOut[2]
1 1
.names r_FIAD[3] MIIADDRESSOut[3]
1 1
.names r_FIAD[4] MIIADDRESSOut[4]
1 1
.names $false MIIADDRESSOut[5]
1 1
.names $false MIIADDRESSOut[6]
1 1
.names $false MIIADDRESSOut[7]
1 1
.names r_RGAD[0] MIIADDRESSOut[8]
1 1
.names r_RGAD[1] MIIADDRESSOut[9]
1 1
.names r_RGAD[2] MIIADDRESSOut[10]
1 1
.names r_RGAD[3] MIIADDRESSOut[11]
1 1
.names r_RGAD[4] MIIADDRESSOut[12]
1 1
.names r_ScanStat MIICOMMANDOut[0]
1 1
.names r_RStat MIICOMMANDOut[1]
1 1
.names r_WCtrlData MIICOMMANDOut[2]
1 1
.names r_ClkDiv[0] MIIMODEROut[0]
1 1
.names r_ClkDiv[1] MIIMODEROut[1]
1 1
.names r_ClkDiv[2] MIIMODEROut[2]
1 1
.names r_ClkDiv[3] MIIMODEROut[3]
1 1
.names r_ClkDiv[4] MIIMODEROut[4]
1 1
.names r_ClkDiv[5] MIIMODEROut[5]
1 1
.names r_ClkDiv[6] MIIMODEROut[6]
1 1
.names r_ClkDiv[7] MIIMODEROut[7]
1 1
.names r_MiiNoPre MIIMODEROut[8]
1 1
.names UpdateMIIRX_DATAReg MIIRX_DATA_Wr
1 1
.names LinkFail MIISTATUSOut[0]
1 1
.names Busy_stat MIISTATUSOut[1]
1 1
.names NValid_stat MIISTATUSOut[2]
1 1
.names $false MIITX_DATAOut[16]
1 1
.names $false MIITX_DATAOut[17]
1 1
.names $false MIITX_DATAOut[18]
1 1
.names $false MIITX_DATAOut[19]
1 1
.names $false MIITX_DATAOut[20]
1 1
.names $false MIITX_DATAOut[21]
1 1
.names $false MIITX_DATAOut[22]
1 1
.names $false MIITX_DATAOut[23]
1 1
.names $false MIITX_DATAOut[24]
1 1
.names $false MIITX_DATAOut[25]
1 1
.names $false MIITX_DATAOut[26]
1 1
.names $false MIITX_DATAOut[27]
1 1
.names $false MIITX_DATAOut[28]
1 1
.names $false MIITX_DATAOut[29]
1 1
.names $false MIITX_DATAOut[30]
1 1
.names $false MIITX_DATAOut[31]
1 1
.names r_NoPre MODEROut[2]
1 1
.names r_Bro MODEROut[3]
1 1
.names r_Iam MODEROut[4]
1 1
.names r_Pro MODEROut[5]
1 1
.names r_IFG MODEROut[6]
1 1
.names r_LoopBck MODEROut[7]
1 1
.names r_NoBckof MODEROut[8]
1 1
.names r_ExDfrEn MODEROut[9]
1 1
.names r_FullD MODEROut[10]
1 1
.names r_DlyCrcEn MODEROut[12]
1 1
.names r_CrcEn MODEROut[13]
1 1
.names r_HugEn MODEROut[14]
1 1
.names r_Pad MODEROut[15]
1 1
.names r_RecSmall MODEROut[16]
1 1
.names r_TxPauseTV[0] TXCTRLOut[0]
1 1
.names r_TxPauseTV[1] TXCTRLOut[1]
1 1
.names r_TxPauseTV[2] TXCTRLOut[2]
1 1
.names r_TxPauseTV[3] TXCTRLOut[3]
1 1
.names r_TxPauseTV[4] TXCTRLOut[4]
1 1
.names r_TxPauseTV[5] TXCTRLOut[5]
1 1
.names r_TxPauseTV[6] TXCTRLOut[6]
1 1
.names r_TxPauseTV[7] TXCTRLOut[7]
1 1
.names r_TxPauseTV[8] TXCTRLOut[8]
1 1
.names r_TxPauseTV[9] TXCTRLOut[9]
1 1
.names r_TxPauseTV[10] TXCTRLOut[10]
1 1
.names r_TxPauseTV[11] TXCTRLOut[11]
1 1
.names r_TxPauseTV[12] TXCTRLOut[12]
1 1
.names r_TxPauseTV[13] TXCTRLOut[13]
1 1
.names r_TxPauseTV[14] TXCTRLOut[14]
1 1
.names r_TxPauseTV[15] TXCTRLOut[15]
1 1
.names r_TxPauseRq TXCTRLOut[16]
1 1
.names r_TxBDNum[0] TX_BD_NUMOut[0]
1 1
.names r_TxBDNum[1] TX_BD_NUMOut[1]
1 1
.names r_TxBDNum[2] TX_BD_NUMOut[2]
1 1
.names r_TxBDNum[3] TX_BD_NUMOut[3]
1 1
.names r_TxBDNum[4] TX_BD_NUMOut[4]
1 1
.names r_TxBDNum[5] TX_BD_NUMOut[5]
1 1
.names r_TxBDNum[6] TX_BD_NUMOut[6]
1 1
.names r_TxBDNum[7] TX_BD_NUMOut[7]
1 1
.names $false TX_BD_NUMOut[8]
1 1
.names $false TX_BD_NUMOut[9]
1 1
.names $false TX_BD_NUMOut[10]
1 1
.names $false TX_BD_NUMOut[11]
1 1
.names $false TX_BD_NUMOut[12]
1 1
.names $false TX_BD_NUMOut[13]
1 1
.names $false TX_BD_NUMOut[14]
1 1
.names $false TX_BD_NUMOut[15]
1 1
.names $false TX_BD_NUMOut[16]
1 1
.names $false TX_BD_NUMOut[17]
1 1
.names $false TX_BD_NUMOut[18]
1 1
.names $false TX_BD_NUMOut[19]
1 1
.names $false TX_BD_NUMOut[20]
1 1
.names $false TX_BD_NUMOut[21]
1 1
.names $false TX_BD_NUMOut[22]
1 1
.names $false TX_BD_NUMOut[23]
1 1
.names $false TX_BD_NUMOut[24]
1 1
.names $false TX_BD_NUMOut[25]
1 1
.names $false TX_BD_NUMOut[26]
1 1
.names $false TX_BD_NUMOut[27]
1 1
.names $false TX_BD_NUMOut[28]
1 1
.names $false TX_BD_NUMOut[29]
1 1
.names $false TX_BD_NUMOut[30]
1 1
.names $false TX_BD_NUMOut[31]
1 1
.names MIITX_DATAOut[0] r_CtrlData[0]
1 1
.names MIITX_DATAOut[1] r_CtrlData[1]
1 1
.names MIITX_DATAOut[2] r_CtrlData[2]
1 1
.names MIITX_DATAOut[3] r_CtrlData[3]
1 1
.names MIITX_DATAOut[4] r_CtrlData[4]
1 1
.names MIITX_DATAOut[5] r_CtrlData[5]
1 1
.names MIITX_DATAOut[6] r_CtrlData[6]
1 1
.names MIITX_DATAOut[7] r_CtrlData[7]
1 1
.names MIITX_DATAOut[8] r_CtrlData[8]
1 1
.names MIITX_DATAOut[9] r_CtrlData[9]
1 1
.names MIITX_DATAOut[10] r_CtrlData[10]
1 1
.names MIITX_DATAOut[11] r_CtrlData[11]
1 1
.names MIITX_DATAOut[12] r_CtrlData[12]
1 1
.names MIITX_DATAOut[13] r_CtrlData[13]
1 1
.names MIITX_DATAOut[14] r_CtrlData[14]
1 1
.names MIITX_DATAOut[15] r_CtrlData[15]
1 1
.names HASH0Out[0] r_HASH0[0]
1 1
.names HASH0Out[1] r_HASH0[1]
1 1
.names HASH0Out[2] r_HASH0[2]
1 1
.names HASH0Out[3] r_HASH0[3]
1 1
.names HASH0Out[4] r_HASH0[4]
1 1
.names HASH0Out[5] r_HASH0[5]
1 1
.names HASH0Out[6] r_HASH0[6]
1 1
.names HASH0Out[7] r_HASH0[7]
1 1
.names HASH0Out[8] r_HASH0[8]
1 1
.names HASH0Out[9] r_HASH0[9]
1 1
.names HASH0Out[10] r_HASH0[10]
1 1
.names HASH0Out[11] r_HASH0[11]
1 1
.names HASH0Out[12] r_HASH0[12]
1 1
.names HASH0Out[13] r_HASH0[13]
1 1
.names HASH0Out[14] r_HASH0[14]
1 1
.names HASH0Out[15] r_HASH0[15]
1 1
.names HASH0Out[16] r_HASH0[16]
1 1
.names HASH0Out[17] r_HASH0[17]
1 1
.names HASH0Out[18] r_HASH0[18]
1 1
.names HASH0Out[19] r_HASH0[19]
1 1
.names HASH0Out[20] r_HASH0[20]
1 1
.names HASH0Out[21] r_HASH0[21]
1 1
.names HASH0Out[22] r_HASH0[22]
1 1
.names HASH0Out[23] r_HASH0[23]
1 1
.names HASH0Out[24] r_HASH0[24]
1 1
.names HASH0Out[25] r_HASH0[25]
1 1
.names HASH0Out[26] r_HASH0[26]
1 1
.names HASH0Out[27] r_HASH0[27]
1 1
.names HASH0Out[28] r_HASH0[28]
1 1
.names HASH0Out[29] r_HASH0[29]
1 1
.names HASH0Out[30] r_HASH0[30]
1 1
.names HASH0Out[31] r_HASH0[31]
1 1
.names HASH1Out[0] r_HASH1[0]
1 1
.names HASH1Out[1] r_HASH1[1]
1 1
.names HASH1Out[2] r_HASH1[2]
1 1
.names HASH1Out[3] r_HASH1[3]
1 1
.names HASH1Out[4] r_HASH1[4]
1 1
.names HASH1Out[5] r_HASH1[5]
1 1
.names HASH1Out[6] r_HASH1[6]
1 1
.names HASH1Out[7] r_HASH1[7]
1 1
.names HASH1Out[8] r_HASH1[8]
1 1
.names HASH1Out[9] r_HASH1[9]
1 1
.names HASH1Out[10] r_HASH1[10]
1 1
.names HASH1Out[11] r_HASH1[11]
1 1
.names HASH1Out[12] r_HASH1[12]
1 1
.names HASH1Out[13] r_HASH1[13]
1 1
.names HASH1Out[14] r_HASH1[14]
1 1
.names HASH1Out[15] r_HASH1[15]
1 1
.names HASH1Out[16] r_HASH1[16]
1 1
.names HASH1Out[17] r_HASH1[17]
1 1
.names HASH1Out[18] r_HASH1[18]
1 1
.names HASH1Out[19] r_HASH1[19]
1 1
.names HASH1Out[20] r_HASH1[20]
1 1
.names HASH1Out[21] r_HASH1[21]
1 1
.names HASH1Out[22] r_HASH1[22]
1 1
.names HASH1Out[23] r_HASH1[23]
1 1
.names HASH1Out[24] r_HASH1[24]
1 1
.names HASH1Out[25] r_HASH1[25]
1 1
.names HASH1Out[26] r_HASH1[26]
1 1
.names HASH1Out[27] r_HASH1[27]
1 1
.names HASH1Out[28] r_HASH1[28]
1 1
.names HASH1Out[29] r_HASH1[29]
1 1
.names HASH1Out[30] r_HASH1[30]
1 1
.names HASH1Out[31] r_HASH1[31]
1 1
.names MAC_ADDR0Out[0] r_MAC[0]
1 1
.names MAC_ADDR0Out[1] r_MAC[1]
1 1
.names MAC_ADDR0Out[2] r_MAC[2]
1 1
.names MAC_ADDR0Out[3] r_MAC[3]
1 1
.names MAC_ADDR0Out[4] r_MAC[4]
1 1
.names MAC_ADDR0Out[5] r_MAC[5]
1 1
.names MAC_ADDR0Out[6] r_MAC[6]
1 1
.names MAC_ADDR0Out[7] r_MAC[7]
1 1
.names MAC_ADDR0Out[8] r_MAC[8]
1 1
.names MAC_ADDR0Out[9] r_MAC[9]
1 1
.names MAC_ADDR0Out[10] r_MAC[10]
1 1
.names MAC_ADDR0Out[11] r_MAC[11]
1 1
.names MAC_ADDR0Out[12] r_MAC[12]
1 1
.names MAC_ADDR0Out[13] r_MAC[13]
1 1
.names MAC_ADDR0Out[14] r_MAC[14]
1 1
.names MAC_ADDR0Out[15] r_MAC[15]
1 1
.names MAC_ADDR0Out[16] r_MAC[16]
1 1
.names MAC_ADDR0Out[17] r_MAC[17]
1 1
.names MAC_ADDR0Out[18] r_MAC[18]
1 1
.names MAC_ADDR0Out[19] r_MAC[19]
1 1
.names MAC_ADDR0Out[20] r_MAC[20]
1 1
.names MAC_ADDR0Out[21] r_MAC[21]
1 1
.names MAC_ADDR0Out[22] r_MAC[22]
1 1
.names MAC_ADDR0Out[23] r_MAC[23]
1 1
.names MAC_ADDR0Out[24] r_MAC[24]
1 1
.names MAC_ADDR0Out[25] r_MAC[25]
1 1
.names MAC_ADDR0Out[26] r_MAC[26]
1 1
.names MAC_ADDR0Out[27] r_MAC[27]
1 1
.names MAC_ADDR0Out[28] r_MAC[28]
1 1
.names MAC_ADDR0Out[29] r_MAC[29]
1 1
.names MAC_ADDR0Out[30] r_MAC[30]
1 1
.names MAC_ADDR0Out[31] r_MAC[31]
1 1
.names PACKETLENOut[0] r_MaxFL[0]
1 1
.names PACKETLENOut[1] r_MaxFL[1]
1 1
.names PACKETLENOut[2] r_MaxFL[2]
1 1
.names PACKETLENOut[3] r_MaxFL[3]
1 1
.names PACKETLENOut[4] r_MaxFL[4]
1 1
.names PACKETLENOut[5] r_MaxFL[5]
1 1
.names PACKETLENOut[6] r_MaxFL[6]
1 1
.names PACKETLENOut[7] r_MaxFL[7]
1 1
.names PACKETLENOut[8] r_MaxFL[8]
1 1
.names PACKETLENOut[9] r_MaxFL[9]
1 1
.names PACKETLENOut[10] r_MaxFL[10]
1 1
.names PACKETLENOut[11] r_MaxFL[11]
1 1
.names PACKETLENOut[12] r_MaxFL[12]
1 1
.names PACKETLENOut[13] r_MaxFL[13]
1 1
.names PACKETLENOut[14] r_MaxFL[14]
1 1
.names PACKETLENOut[15] r_MaxFL[15]
1 1
.names PACKETLENOut[16] r_MinFL[0]
1 1
.names PACKETLENOut[17] r_MinFL[1]
1 1
.names PACKETLENOut[18] r_MinFL[2]
1 1
.names PACKETLENOut[19] r_MinFL[3]
1 1
.names PACKETLENOut[20] r_MinFL[4]
1 1
.names PACKETLENOut[21] r_MinFL[5]
1 1
.names PACKETLENOut[22] r_MinFL[6]
1 1
.names PACKETLENOut[23] r_MinFL[7]
1 1
.names PACKETLENOut[24] r_MinFL[8]
1 1
.names PACKETLENOut[25] r_MinFL[9]
1 1
.names PACKETLENOut[26] r_MinFL[10]
1 1
.names PACKETLENOut[27] r_MinFL[11]
1 1
.names PACKETLENOut[28] r_MinFL[12]
1 1
.names PACKETLENOut[29] r_MinFL[13]
1 1
.names PACKETLENOut[30] r_MinFL[14]
1 1
.names PACKETLENOut[31] r_MinFL[15]
1 1
.names CTRLMODEROut[0] r_PassAll
1 1
.names CTRLMODEROut[1] r_RxFlow
1 1
.names CTRLMODEROut[2] r_TxFlow
1 1
.end

.model eth_rxaddrcheck
.inputs MRxClk Reset RxData[0] RxData[1] RxData[2] RxData[3] RxData[4] RxData[5] RxData[6] RxData[7] Broadcast r_Bro r_Pro ByteCntEq2 ByteCntEq3 ByteCntEq4 ByteCntEq5 ByteCntEq6 ByteCntEq7 HASH0[0] HASH0[1] HASH0[2] HASH0[3] HASH0[4] HASH0[5] HASH0[6] HASH0[7] HASH0[8] HASH0[9] HASH0[10] HASH0[11] HASH0[12] HASH0[13] HASH0[14] HASH0[15] HASH0[16] HASH0[17] HASH0[18] HASH0[19] HASH0[20] HASH0[21] HASH0[22] HASH0[23] HASH0[24] HASH0[25] HASH0[26] HASH0[27] HASH0[28] HASH0[29] HASH0[30] HASH0[31] HASH1[0] HASH1[1] HASH1[2] HASH1[3] HASH1[4] HASH1[5] HASH1[6] HASH1[7] HASH1[8] HASH1[9] HASH1[10] HASH1[11] HASH1[12] HASH1[13] HASH1[14] HASH1[15] HASH1[16] HASH1[17] HASH1[18] HASH1[19] HASH1[20] HASH1[21] HASH1[22] HASH1[23] HASH1[24] HASH1[25] HASH1[26] HASH1[27] HASH1[28] HASH1[29] HASH1[30] HASH1[31] ByteCntEq0 CrcHash[0] CrcHash[1] CrcHash[2] CrcHash[3] CrcHash[4] CrcHash[5] CrcHashGood StateData[0] StateData[1] RxEndFrm Multicast MAC[0] MAC[1] MAC[2] MAC[3] MAC[4] MAC[5] MAC[6] MAC[7] MAC[8] MAC[9] MAC[10] MAC[11] MAC[12] MAC[13] MAC[14] MAC[15] MAC[16] MAC[17] MAC[18] MAC[19] MAC[20] MAC[21] MAC[22] MAC[23] MAC[24] MAC[25] MAC[26] MAC[27] MAC[28] MAC[29] MAC[30] MAC[31] MAC[32] MAC[33] MAC[34] MAC[35] MAC[36] MAC[37] MAC[38] MAC[39] MAC[40] MAC[41] MAC[42] MAC[43] MAC[44] MAC[45] MAC[46] MAC[47] PassAll ControlFrmAddressOK
.outputs RxAbort AddressMiss
.names $false
.names $true
1
.names $undef
.subckt inv_x0 i=MulticastOK nq=$abc$43430$new_n157_
.subckt inv_x0 i=UnicastOK nq=$abc$43430$new_n158_
.subckt inv_x0 i=ByteCntEq0 nq=$abc$43430$new_n159_
.subckt inv_x0 i=ByteCntEq3 nq=$abc$43430$new_n160_
.subckt inv_x0 i=ByteCntEq6 nq=$abc$43430$new_n161_
.subckt inv_x0 i=RxData[0] nq=$abc$43430$new_n162_
.subckt inv_x0 i=MAC[1] nq=$abc$43430$new_n163_
.subckt inv_x0 i=RxData[1] nq=$abc$43430$new_n164_
.subckt inv_x0 i=MAC[2] nq=$abc$43430$new_n165_
.subckt inv_x0 i=RxData[2] nq=$abc$43430$new_n166_
.subckt inv_x0 i=MAC[3] nq=$abc$43430$new_n167_
.subckt inv_x0 i=RxData[3] nq=$abc$43430$new_n168_
.subckt inv_x0 i=RxData[4] nq=$abc$43430$new_n169_
.subckt inv_x0 i=RxData[5] nq=$abc$43430$new_n170_
.subckt inv_x0 i=MAC[6] nq=$abc$43430$new_n171_
.subckt inv_x0 i=RxData[6] nq=$abc$43430$new_n172_
.subckt inv_x0 i=MAC[7] nq=$abc$43430$new_n173_
.subckt inv_x0 i=RxData[7] nq=$abc$43430$new_n174_
.subckt inv_x0 i=MAC[8] nq=$abc$43430$new_n175_
.subckt inv_x0 i=MAC[9] nq=$abc$43430$new_n176_
.subckt inv_x0 i=MAC[14] nq=$abc$43430$new_n177_
.subckt inv_x0 i=MAC[15] nq=$abc$43430$new_n178_
.subckt inv_x0 i=MAC[17] nq=$abc$43430$new_n179_
.subckt inv_x0 i=MAC[19] nq=$abc$43430$new_n180_
.subckt inv_x0 i=MAC[20] nq=$abc$43430$new_n181_
.subckt inv_x0 i=MAC[21] nq=$abc$43430$new_n182_
.subckt inv_x0 i=MAC[22] nq=$abc$43430$new_n183_
.subckt inv_x0 i=MAC[23] nq=$abc$43430$new_n184_
.subckt inv_x0 i=MAC[24] nq=$abc$43430$new_n185_
.subckt inv_x0 i=MAC[28] nq=$abc$43430$new_n186_
.subckt inv_x0 i=MAC[29] nq=$abc$43430$new_n187_
.subckt inv_x0 i=MAC[33] nq=$abc$43430$new_n188_
.subckt inv_x0 i=MAC[34] nq=$abc$43430$new_n189_
.subckt inv_x0 i=MAC[37] nq=$abc$43430$new_n190_
.subckt inv_x0 i=MAC[39] nq=$abc$43430$new_n191_
.subckt inv_x0 i=CrcHash[5] nq=$abc$43430$new_n192_
.subckt inv_x0 i=CrcHash[4] nq=$abc$43430$new_n193_
.subckt inv_x0 i=CrcHash[3] nq=$abc$43430$new_n194_
.subckt inv_x0 i=CrcHash[0] nq=$abc$43430$new_n195_
.subckt inv_x0 i=CrcHash[1] nq=$abc$43430$new_n196_
.subckt inv_x0 i=HASH1[7] nq=$abc$43430$new_n197_
.subckt inv_x0 i=CrcHash[2] nq=$abc$43430$new_n198_
.subckt inv_x0 i=Broadcast nq=$abc$43430$new_n199_
.subckt inv_x0 i=r_Pro nq=$abc$43430$new_n200_
.subckt inv_x0 i=Reset nq=$abc$43430$auto$rtlil.cc:2549:NotGate$36274
.subckt o2_x2 i0=StateData[0] i1=StateData[1] q=$abc$43430$new_n202_
.subckt ao22_x2 i0=StateData[1] i1=StateData[0] i2=ByteCntEq7 q=$abc$43430$new_n203_
.subckt nand2_x0 i0=$abc$43430$new_n202_ i1=ByteCntEq7 nq=$abc$43430$new_n204_
.subckt nand2_x0 i0=PassAll i1=ControlFrmAddressOK nq=$abc$43430$new_n205_
.subckt ao22_x2 i0=r_Bro i1=$abc$43430$new_n199_ i2=$abc$43430$new_n157_ q=$abc$43430$new_n206_
.subckt a3_x2 i0=$abc$43430$new_n206_ i1=$abc$43430$new_n205_ i2=$abc$43430$new_n158_ q=$abc$43430$new_n207_
.subckt ao22_x2 i0=AddressMiss i1=$abc$43430$new_n203_ i2=$abc$43430$new_n159_ q=$abc$43430$new_n208_
.subckt ao22_x2 i0=$abc$43430$new_n204_ i1=$abc$43430$new_n207_ i2=$abc$43430$new_n208_ q=$abc$43430$auto$rtlil.cc:2558:MuxGate$36282
.subckt nand2_x0 i0=CrcHashGood i1=Multicast nq=$abc$43430$new_n210_
.subckt o2_x2 i0=CrcHash[3] i1=CrcHash[4] q=$abc$43430$new_n211_
.subckt mx2_x2 cmd=CrcHash[5] i0=HASH0[6] i1=HASH1[6] q=$abc$43430$new_n212_
.subckt nor2_x0 i0=$abc$43430$new_n212_ i1=CrcHash[0] nq=$abc$43430$new_n213_
.subckt nand2_x0 i0=HASH0[7] i1=$abc$43430$new_n192_ nq=$abc$43430$new_n214_
.subckt ao22_x2 i0=$abc$43430$new_n192_ i1=$abc$43430$new_n197_ i2=CrcHash[0] q=$abc$43430$new_n215_
.subckt oa22_x2 i0=$abc$43430$new_n215_ i1=$abc$43430$new_n214_ i2=$abc$43430$new_n198_ q=$abc$43430$new_n216_
.subckt mx2_x2 cmd=CrcHash[5] i0=HASH0[2] i1=HASH1[2] q=$abc$43430$new_n217_
.subckt mx3_x2 cmd0=CrcHash[0] cmd1=CrcHash[5] i0=$abc$43430$new_n217_ i1=HASH1[3] i2=HASH0[3] q=$abc$43430$new_n218_
.subckt nand2_x0 i0=$abc$43430$new_n218_ i1=$abc$43430$new_n198_ nq=$abc$43430$new_n219_
.subckt ao22_x2 i0=$abc$43430$new_n216_ i1=$abc$43430$new_n213_ i2=CrcHash[1] q=$abc$43430$new_n220_
.subckt nand2_x0 i0=$abc$43430$new_n220_ i1=$abc$43430$new_n219_ nq=$abc$43430$new_n221_
.subckt mx2_x2 cmd=CrcHash[5] i0=HASH0[5] i1=HASH1[5] q=$abc$43430$new_n222_
.subckt mx2_x2 cmd=CrcHash[5] i0=HASH0[4] i1=HASH1[4] q=$abc$43430$new_n223_
.subckt mx2_x2 cmd=CrcHash[0] i0=$abc$43430$new_n223_ i1=$abc$43430$new_n222_ q=$abc$43430$new_n224_
.subckt mx2_x2 cmd=CrcHash[5] i0=HASH0[1] i1=HASH1[1] q=$abc$43430$new_n225_
.subckt mx2_x2 cmd=CrcHash[5] i0=HASH0[0] i1=HASH1[0] q=$abc$43430$new_n226_
.subckt mx2_x2 cmd=CrcHash[0] i0=$abc$43430$new_n226_ i1=$abc$43430$new_n225_ q=$abc$43430$new_n227_
.subckt mx2_x2 cmd=CrcHash[2] i0=$abc$43430$new_n227_ i1=$abc$43430$new_n224_ q=$abc$43430$new_n228_
.subckt o2_x2 i0=$abc$43430$new_n228_ i1=CrcHash[1] q=$abc$43430$new_n229_
.subckt oa22_x2 i0=$abc$43430$new_n229_ i1=$abc$43430$new_n221_ i2=$abc$43430$new_n211_ q=$abc$43430$new_n230_
.subckt nand3_x0 i0=HASH1[23] i1=$abc$43430$new_n194_ i2=CrcHash[4] nq=$abc$43430$new_n231_
.subckt nand3_x0 i0=HASH1[31] i1=CrcHash[3] i2=CrcHash[4] nq=$abc$43430$new_n232_
.subckt nand3_x0 i0=HASH1[15] i1=CrcHash[3] i2=$abc$43430$new_n193_ nq=$abc$43430$new_n233_
.subckt nand4_x0 i0=$abc$43430$new_n233_ i1=$abc$43430$new_n232_ i2=$abc$43430$new_n231_ i3=CrcHash[5] nq=$abc$43430$new_n234_
.subckt nand3_x0 i0=HASH0[31] i1=CrcHash[3] i2=CrcHash[4] nq=$abc$43430$new_n235_
.subckt a2_x2 i0=$abc$43430$new_n235_ i1=$abc$43430$new_n192_ q=$abc$43430$new_n236_
.subckt nand3_x0 i0=HASH0[15] i1=CrcHash[3] i2=$abc$43430$new_n193_ nq=$abc$43430$new_n237_
.subckt nand3_x0 i0=HASH0[23] i1=$abc$43430$new_n194_ i2=CrcHash[4] nq=$abc$43430$new_n238_
.subckt nand3_x0 i0=$abc$43430$new_n238_ i1=$abc$43430$new_n237_ i2=$abc$43430$new_n236_ nq=$abc$43430$new_n239_
.subckt nand3_x0 i0=$abc$43430$new_n239_ i1=$abc$43430$new_n234_ i2=CrcHash[0] nq=$abc$43430$new_n240_
.subckt nand3_x0 i0=HASH0[22] i1=$abc$43430$new_n194_ i2=CrcHash[4] nq=$abc$43430$new_n241_
.subckt nand3_x0 i0=HASH0[14] i1=CrcHash[3] i2=$abc$43430$new_n193_ nq=$abc$43430$new_n242_
.subckt nand3_x0 i0=HASH0[30] i1=CrcHash[3] i2=CrcHash[4] nq=$abc$43430$new_n243_
.subckt nand4_x0 i0=$abc$43430$new_n243_ i1=$abc$43430$new_n242_ i2=$abc$43430$new_n241_ i3=$abc$43430$new_n192_ nq=$abc$43430$new_n244_
.subckt nand3_x0 i0=HASH1[22] i1=$abc$43430$new_n194_ i2=CrcHash[4] nq=$abc$43430$new_n245_
.subckt nand3_x0 i0=HASH1[30] i1=CrcHash[3] i2=CrcHash[4] nq=$abc$43430$new_n246_
.subckt nand3_x0 i0=HASH1[14] i1=CrcHash[3] i2=$abc$43430$new_n193_ nq=$abc$43430$new_n247_
.subckt nand4_x0 i0=$abc$43430$new_n247_ i1=$abc$43430$new_n246_ i2=$abc$43430$new_n245_ i3=CrcHash[5] nq=$abc$43430$new_n248_
.subckt nand3_x0 i0=$abc$43430$new_n248_ i1=$abc$43430$new_n244_ i2=$abc$43430$new_n195_ nq=$abc$43430$new_n249_
.subckt nand3_x0 i0=$abc$43430$new_n249_ i1=$abc$43430$new_n240_ i2=CrcHash[2] nq=$abc$43430$new_n250_
.subckt nand3_x0 i0=HASH0[19] i1=$abc$43430$new_n194_ i2=CrcHash[4] nq=$abc$43430$new_n251_
.subckt nand3_x0 i0=HASH0[11] i1=CrcHash[3] i2=$abc$43430$new_n193_ nq=$abc$43430$new_n252_
.subckt nand3_x0 i0=HASH0[27] i1=CrcHash[3] i2=CrcHash[4] nq=$abc$43430$new_n253_
.subckt a2_x2 i0=$abc$43430$new_n253_ i1=$abc$43430$new_n192_ q=$abc$43430$new_n254_
.subckt nand3_x0 i0=$abc$43430$new_n254_ i1=$abc$43430$new_n252_ i2=$abc$43430$new_n251_ nq=$abc$43430$new_n255_
.subckt nand3_x0 i0=HASH1[19] i1=$abc$43430$new_n194_ i2=CrcHash[4] nq=$abc$43430$new_n256_
.subckt nand3_x0 i0=HASH1[11] i1=CrcHash[3] i2=$abc$43430$new_n193_ nq=$abc$43430$new_n257_
.subckt nand3_x0 i0=HASH1[27] i1=CrcHash[3] i2=CrcHash[4] nq=$abc$43430$new_n258_
.subckt a2_x2 i0=$abc$43430$new_n258_ i1=CrcHash[5] q=$abc$43430$new_n259_
.subckt nand3_x0 i0=$abc$43430$new_n259_ i1=$abc$43430$new_n257_ i2=$abc$43430$new_n256_ nq=$abc$43430$new_n260_
.subckt nand3_x0 i0=HASH1[10] i1=CrcHash[3] i2=$abc$43430$new_n193_ nq=$abc$43430$new_n261_
.subckt nand3_x0 i0=HASH1[18] i1=$abc$43430$new_n194_ i2=CrcHash[4] nq=$abc$43430$new_n262_
.subckt nand3_x0 i0=HASH1[26] i1=CrcHash[3] i2=CrcHash[4] nq=$abc$43430$new_n263_
.subckt a2_x2 i0=$abc$43430$new_n263_ i1=CrcHash[5] q=$abc$43430$new_n264_
.subckt nand3_x0 i0=$abc$43430$new_n264_ i1=$abc$43430$new_n262_ i2=$abc$43430$new_n261_ nq=$abc$43430$new_n265_
.subckt nand3_x0 i0=HASH0[18] i1=$abc$43430$new_n194_ i2=CrcHash[4] nq=$abc$43430$new_n266_
.subckt nand3_x0 i0=HASH0[26] i1=CrcHash[3] i2=CrcHash[4] nq=$abc$43430$new_n267_
.subckt nand3_x0 i0=HASH0[10] i1=CrcHash[3] i2=$abc$43430$new_n193_ nq=$abc$43430$new_n268_
.subckt a2_x2 i0=$abc$43430$new_n267_ i1=$abc$43430$new_n192_ q=$abc$43430$new_n269_
.subckt nand3_x0 i0=$abc$43430$new_n269_ i1=$abc$43430$new_n268_ i2=$abc$43430$new_n266_ nq=$abc$43430$new_n270_
.subckt nand3_x0 i0=$abc$43430$new_n260_ i1=$abc$43430$new_n255_ i2=CrcHash[0] nq=$abc$43430$new_n271_
.subckt nand3_x0 i0=$abc$43430$new_n270_ i1=$abc$43430$new_n265_ i2=$abc$43430$new_n195_ nq=$abc$43430$new_n272_
.subckt nand3_x0 i0=$abc$43430$new_n272_ i1=$abc$43430$new_n271_ i2=$abc$43430$new_n198_ nq=$abc$43430$new_n273_
.subckt nand3_x0 i0=$abc$43430$new_n273_ i1=$abc$43430$new_n250_ i2=CrcHash[1] nq=$abc$43430$new_n274_
.subckt nand3_x0 i0=HASH1[20] i1=$abc$43430$new_n194_ i2=CrcHash[4] nq=$abc$43430$new_n275_
.subckt nand3_x0 i0=HASH1[28] i1=CrcHash[3] i2=CrcHash[4] nq=$abc$43430$new_n276_
.subckt nand3_x0 i0=HASH1[12] i1=CrcHash[3] i2=$abc$43430$new_n193_ nq=$abc$43430$new_n277_
.subckt nand4_x0 i0=$abc$43430$new_n277_ i1=$abc$43430$new_n276_ i2=$abc$43430$new_n275_ i3=CrcHash[5] nq=$abc$43430$new_n278_
.subckt nand3_x0 i0=HASH0[20] i1=$abc$43430$new_n194_ i2=CrcHash[4] nq=$abc$43430$new_n279_
.subckt nand3_x0 i0=HASH0[12] i1=CrcHash[3] i2=$abc$43430$new_n193_ nq=$abc$43430$new_n280_
.subckt nand3_x0 i0=HASH0[28] i1=CrcHash[3] i2=CrcHash[4] nq=$abc$43430$new_n281_
.subckt a2_x2 i0=$abc$43430$new_n281_ i1=$abc$43430$new_n192_ q=$abc$43430$new_n282_
.subckt nand3_x0 i0=$abc$43430$new_n282_ i1=$abc$43430$new_n280_ i2=$abc$43430$new_n279_ nq=$abc$43430$new_n283_
.subckt nand3_x0 i0=HASH0[24] i1=CrcHash[3] i2=CrcHash[4] nq=$abc$43430$new_n284_
.subckt a2_x2 i0=$abc$43430$new_n284_ i1=$abc$43430$new_n192_ q=$abc$43430$new_n285_
.subckt nand3_x0 i0=HASH0[8] i1=CrcHash[3] i2=$abc$43430$new_n193_ nq=$abc$43430$new_n286_
.subckt nand3_x0 i0=HASH0[16] i1=$abc$43430$new_n194_ i2=CrcHash[4] nq=$abc$43430$new_n287_
.subckt nand3_x0 i0=$abc$43430$new_n287_ i1=$abc$43430$new_n286_ i2=$abc$43430$new_n285_ nq=$abc$43430$new_n288_
.subckt nand3_x0 i0=HASH1[16] i1=$abc$43430$new_n194_ i2=CrcHash[4] nq=$abc$43430$new_n289_
.subckt nand3_x0 i0=HASH1[24] i1=CrcHash[3] i2=CrcHash[4] nq=$abc$43430$new_n290_
.subckt nand3_x0 i0=HASH1[8] i1=CrcHash[3] i2=$abc$43430$new_n193_ nq=$abc$43430$new_n291_
.subckt nand4_x0 i0=$abc$43430$new_n291_ i1=$abc$43430$new_n290_ i2=$abc$43430$new_n289_ i3=CrcHash[5] nq=$abc$43430$new_n292_
.subckt nand3_x0 i0=HASH0[21] i1=$abc$43430$new_n194_ i2=CrcHash[4] nq=$abc$43430$new_n293_
.subckt nand3_x0 i0=HASH0[29] i1=CrcHash[3] i2=CrcHash[4] nq=$abc$43430$new_n294_
.subckt nand3_x0 i0=HASH0[13] i1=CrcHash[3] i2=$abc$43430$new_n193_ nq=$abc$43430$new_n295_
.subckt a2_x2 i0=$abc$43430$new_n294_ i1=$abc$43430$new_n192_ q=$abc$43430$new_n296_
.subckt nand3_x0 i0=$abc$43430$new_n296_ i1=$abc$43430$new_n295_ i2=$abc$43430$new_n293_ nq=$abc$43430$new_n297_
.subckt nand3_x0 i0=HASH1[29] i1=CrcHash[3] i2=CrcHash[4] nq=$abc$43430$new_n298_
.subckt nand3_x0 i0=HASH1[21] i1=$abc$43430$new_n194_ i2=CrcHash[4] nq=$abc$43430$new_n299_
.subckt nand3_x0 i0=HASH1[13] i1=CrcHash[3] i2=$abc$43430$new_n193_ nq=$abc$43430$new_n300_
.subckt nand4_x0 i0=$abc$43430$new_n300_ i1=$abc$43430$new_n299_ i2=$abc$43430$new_n298_ i3=CrcHash[5] nq=$abc$43430$new_n301_
.subckt nand3_x0 i0=HASH0[17] i1=$abc$43430$new_n194_ i2=CrcHash[4] nq=$abc$43430$new_n302_
.subckt nand3_x0 i0=HASH0[25] i1=CrcHash[3] i2=CrcHash[4] nq=$abc$43430$new_n303_
.subckt nand3_x0 i0=HASH0[9] i1=CrcHash[3] i2=$abc$43430$new_n193_ nq=$abc$43430$new_n304_
.subckt a2_x2 i0=$abc$43430$new_n303_ i1=$abc$43430$new_n192_ q=$abc$43430$new_n305_
.subckt nand3_x0 i0=$abc$43430$new_n305_ i1=$abc$43430$new_n304_ i2=$abc$43430$new_n302_ nq=$abc$43430$new_n306_
.subckt nand3_x0 i0=HASH1[17] i1=$abc$43430$new_n194_ i2=CrcHash[4] nq=$abc$43430$new_n307_
.subckt nand3_x0 i0=HASH1[25] i1=CrcHash[3] i2=CrcHash[4] nq=$abc$43430$new_n308_
.subckt nand3_x0 i0=HASH1[9] i1=CrcHash[3] i2=$abc$43430$new_n193_ nq=$abc$43430$new_n309_
.subckt nand4_x0 i0=$abc$43430$new_n309_ i1=$abc$43430$new_n308_ i2=$abc$43430$new_n307_ i3=CrcHash[5] nq=$abc$43430$new_n310_
.subckt nand3_x0 i0=$abc$43430$new_n292_ i1=$abc$43430$new_n288_ i2=$abc$43430$new_n195_ nq=$abc$43430$new_n311_
.subckt nand3_x0 i0=$abc$43430$new_n310_ i1=$abc$43430$new_n306_ i2=CrcHash[0] nq=$abc$43430$new_n312_
.subckt nand3_x0 i0=$abc$43430$new_n312_ i1=$abc$43430$new_n311_ i2=$abc$43430$new_n198_ nq=$abc$43430$new_n313_
.subckt nand3_x0 i0=$abc$43430$new_n283_ i1=$abc$43430$new_n278_ i2=$abc$43430$new_n195_ nq=$abc$43430$new_n314_
.subckt nand3_x0 i0=$abc$43430$new_n301_ i1=$abc$43430$new_n297_ i2=CrcHash[0] nq=$abc$43430$new_n315_
.subckt nand3_x0 i0=$abc$43430$new_n315_ i1=$abc$43430$new_n314_ i2=CrcHash[2] nq=$abc$43430$new_n316_
.subckt nand3_x0 i0=$abc$43430$new_n316_ i1=$abc$43430$new_n313_ i2=$abc$43430$new_n196_ nq=$abc$43430$new_n317_
.subckt nand3_x0 i0=$abc$43430$new_n317_ i1=$abc$43430$new_n274_ i2=$abc$43430$new_n211_ nq=$abc$43430$new_n318_
.subckt oa22_x2 i0=$abc$43430$new_n318_ i1=$abc$43430$new_n230_ i2=$abc$43430$new_n210_ q=$abc$43430$new_n319_
.subckt oa22_x2 i0=CrcHashGood i1=Multicast i2=MulticastOK q=$abc$43430$new_n320_
.subckt nor2_x0 i0=RxEndFrm i1=RxAbort nq=$abc$43430$new_n321_
.subckt o2_x2 i0=RxEndFrm i1=RxAbort q=$abc$43430$new_n322_
.subckt a2_x2 i0=$abc$43430$new_n321_ i1=$abc$43430$new_n320_ q=$abc$43430$new_n323_
.subckt a2_x2 i0=$abc$43430$new_n323_ i1=$abc$43430$new_n319_ q=$abc$43430$auto$rtlil.cc:2558:MuxGate$36276
.subckt ao22_x2 i0=StateData[1] i1=StateData[0] i2=ByteCntEq2 q=$abc$43430$new_n325_
.subckt nxr2_x1 i0=MAC[43] i1=RxData[3] nq=$abc$43430$new_n326_
.subckt nxr2_x1 i0=MAC[44] i1=RxData[4] nq=$abc$43430$new_n327_
.subckt nxr2_x1 i0=MAC[40] i1=RxData[0] nq=$abc$43430$new_n328_
.subckt nxr2_x1 i0=MAC[41] i1=RxData[1] nq=$abc$43430$new_n329_
.subckt nxr2_x1 i0=MAC[47] i1=RxData[7] nq=$abc$43430$new_n330_
.subckt nxr2_x1 i0=MAC[42] i1=RxData[2] nq=$abc$43430$new_n331_
.subckt nxr2_x1 i0=MAC[46] i1=RxData[6] nq=$abc$43430$new_n332_
.subckt a4_x2 i0=$abc$43430$new_n332_ i1=$abc$43430$new_n331_ i2=$abc$43430$new_n330_ i3=$abc$43430$new_n327_ q=$abc$43430$new_n333_
.subckt a2_x2 i0=$abc$43430$new_n326_ i1=$abc$43430$new_n325_ q=$abc$43430$new_n334_
.subckt nxr2_x1 i0=MAC[45] i1=RxData[5] nq=$abc$43430$new_n335_
.subckt a3_x2 i0=$abc$43430$new_n335_ i1=$abc$43430$new_n329_ i2=$abc$43430$new_n328_ q=$abc$43430$new_n336_
.subckt a3_x2 i0=$abc$43430$new_n336_ i1=$abc$43430$new_n334_ i2=$abc$43430$new_n333_ q=$abc$43430$new_n337_
.subckt nor2_x0 i0=$abc$43430$new_n325_ i1=$abc$43430$new_n158_ nq=$abc$43430$new_n338_
.subckt ao22_x2 i0=StateData[1] i1=StateData[0] i2=ByteCntEq3 q=$abc$43430$new_n339_
.subckt ao22_x2 i0=StateData[1] i1=StateData[0] i2=ByteCntEq4 q=$abc$43430$new_n340_
.subckt o2_x2 i0=$abc$43430$new_n340_ i1=$abc$43430$new_n339_ q=$abc$43430$new_n341_
.subckt ao22_x2 i0=StateData[1] i1=StateData[0] i2=ByteCntEq5 q=$abc$43430$new_n342_
.subckt ao22_x2 i0=StateData[1] i1=StateData[0] i2=ByteCntEq6 q=$abc$43430$new_n343_
.subckt nxr2_x1 i0=MAC[10] i1=RxData[2] nq=$abc$43430$new_n344_
.subckt nxr2_x1 i0=MAC[13] i1=RxData[5] nq=$abc$43430$new_n345_
.subckt a3_x2 i0=$abc$43430$new_n345_ i1=$abc$43430$new_n344_ i2=$abc$43430$new_n343_ q=$abc$43430$new_n346_
.subckt nxr2_x1 i0=MAC[12] i1=RxData[4] nq=$abc$43430$new_n347_
.subckt nand2_x0 i0=MAC[15] i1=$abc$43430$new_n174_ nq=$abc$43430$new_n348_
.subckt nand2_x0 i0=$abc$43430$new_n176_ i1=RxData[1] nq=$abc$43430$new_n349_
.subckt a3_x2 i0=$abc$43430$new_n349_ i1=$abc$43430$new_n348_ i2=$abc$43430$new_n347_ q=$abc$43430$new_n350_
.subckt nand2_x0 i0=$abc$43430$new_n175_ i1=RxData[0] nq=$abc$43430$new_n351_
.subckt nand2_x0 i0=MAC[14] i1=$abc$43430$new_n172_ nq=$abc$43430$new_n352_
.subckt nand2_x0 i0=MAC[8] i1=$abc$43430$new_n162_ nq=$abc$43430$new_n353_
.subckt nand2_x0 i0=$abc$43430$new_n178_ i1=RxData[7] nq=$abc$43430$new_n354_
.subckt a4_x2 i0=$abc$43430$new_n354_ i1=$abc$43430$new_n353_ i2=$abc$43430$new_n352_ i3=$abc$43430$new_n351_ q=$abc$43430$new_n355_
.subckt nxr2_x1 i0=MAC[11] i1=RxData[3] nq=$abc$43430$new_n356_
.subckt nand2_x0 i0=$abc$43430$new_n177_ i1=RxData[6] nq=$abc$43430$new_n357_
.subckt nand2_x0 i0=MAC[9] i1=$abc$43430$new_n164_ nq=$abc$43430$new_n358_
.subckt a3_x2 i0=$abc$43430$new_n358_ i1=$abc$43430$new_n357_ i2=$abc$43430$new_n356_ q=$abc$43430$new_n359_
.subckt nand4_x0 i0=$abc$43430$new_n359_ i1=$abc$43430$new_n355_ i2=$abc$43430$new_n350_ i3=$abc$43430$new_n346_ nq=$abc$43430$new_n360_
.subckt nxr2_x1 i0=RxData[5] i1=MAC[5] nq=$abc$43430$new_n361_
.subckt ao22_x2 i0=$abc$43430$new_n162_ i1=MAC[0] i2=$abc$43430$new_n161_ q=$abc$43430$new_n362_
.subckt nxr2_x1 i0=RxData[4] i1=MAC[4] nq=$abc$43430$new_n363_
.subckt a2_x2 i0=$abc$43430$new_n363_ i1=$abc$43430$new_n203_ q=$abc$43430$new_n364_
.subckt a3_x2 i0=$abc$43430$new_n364_ i1=$abc$43430$new_n362_ i2=$abc$43430$new_n361_ q=$abc$43430$new_n365_
.subckt nand2_x0 i0=RxData[1] i1=$abc$43430$new_n163_ nq=$abc$43430$new_n366_
.subckt nand2_x0 i0=$abc$43430$new_n164_ i1=MAC[1] nq=$abc$43430$new_n367_
.subckt nand2_x0 i0=RxData[3] i1=$abc$43430$new_n167_ nq=$abc$43430$new_n368_
.subckt a3_x2 i0=$abc$43430$new_n368_ i1=$abc$43430$new_n367_ i2=$abc$43430$new_n366_ q=$abc$43430$new_n369_
.subckt nand2_x0 i0=$abc$43430$new_n174_ i1=MAC[7] nq=$abc$43430$new_n370_
.subckt nand2_x0 i0=$abc$43430$new_n172_ i1=MAC[6] nq=$abc$43430$new_n371_
.subckt nand2_x0 i0=RxData[7] i1=$abc$43430$new_n173_ nq=$abc$43430$new_n372_
.subckt nand2_x0 i0=RxData[2] i1=$abc$43430$new_n165_ nq=$abc$43430$new_n373_
.subckt a4_x2 i0=$abc$43430$new_n373_ i1=$abc$43430$new_n372_ i2=$abc$43430$new_n371_ i3=$abc$43430$new_n370_ q=$abc$43430$new_n374_
.subckt nand2_x0 i0=$abc$43430$new_n166_ i1=MAC[2] nq=$abc$43430$new_n375_
.subckt nand2_x0 i0=$abc$43430$new_n168_ i1=MAC[3] nq=$abc$43430$new_n376_
.subckt nand2_x0 i0=$abc$43430$new_n162_ i1=MAC[0] nq=$abc$43430$new_n377_
.subckt nand2_x0 i0=RxData[6] i1=$abc$43430$new_n171_ nq=$abc$43430$new_n378_
.subckt a4_x2 i0=$abc$43430$new_n378_ i1=$abc$43430$new_n377_ i2=$abc$43430$new_n376_ i3=$abc$43430$new_n375_ q=$abc$43430$new_n379_
.subckt nand4_x0 i0=$abc$43430$new_n379_ i1=$abc$43430$new_n374_ i2=$abc$43430$new_n369_ i3=$abc$43430$new_n365_ nq=$abc$43430$new_n380_
.subckt oa22_x2 i0=$abc$43430$new_n380_ i1=$abc$43430$new_n360_ i2=$abc$43430$new_n342_ q=$abc$43430$new_n381_
.subckt nand2_x0 i0=MAC[21] i1=$abc$43430$new_n170_ nq=$abc$43430$new_n382_
.subckt nand2_x0 i0=$abc$43430$new_n181_ i1=RxData[4] nq=$abc$43430$new_n383_
.subckt nxr2_x1 i0=MAC[16] i1=RxData[0] nq=$abc$43430$new_n384_
.subckt nand4_x0 i0=$abc$43430$new_n384_ i1=$abc$43430$new_n383_ i2=$abc$43430$new_n382_ i3=$abc$43430$new_n342_ nq=$abc$43430$new_n385_
.subckt nand2_x0 i0=$abc$43430$new_n184_ i1=RxData[7] nq=$abc$43430$new_n386_
.subckt nand2_x0 i0=$abc$43430$new_n180_ i1=RxData[3] nq=$abc$43430$new_n387_
.subckt nand2_x0 i0=MAC[23] i1=$abc$43430$new_n174_ nq=$abc$43430$new_n388_
.subckt nand2_x0 i0=MAC[22] i1=$abc$43430$new_n172_ nq=$abc$43430$new_n389_
.subckt nand4_x0 i0=$abc$43430$new_n389_ i1=$abc$43430$new_n388_ i2=$abc$43430$new_n387_ i3=$abc$43430$new_n386_ nq=$abc$43430$new_n390_
.subckt nxr2_x1 i0=MAC[18] i1=RxData[2] nq=$abc$43430$new_n391_
.subckt nand2_x0 i0=$abc$43430$new_n182_ i1=RxData[5] nq=$abc$43430$new_n392_
.subckt nand2_x0 i0=MAC[20] i1=$abc$43430$new_n169_ nq=$abc$43430$new_n393_
.subckt nand3_x0 i0=$abc$43430$new_n393_ i1=$abc$43430$new_n392_ i2=$abc$43430$new_n391_ nq=$abc$43430$new_n394_
.subckt nand2_x0 i0=$abc$43430$new_n179_ i1=RxData[1] nq=$abc$43430$new_n395_
.subckt nand2_x0 i0=MAC[19] i1=$abc$43430$new_n168_ nq=$abc$43430$new_n396_
.subckt nand2_x0 i0=MAC[17] i1=$abc$43430$new_n164_ nq=$abc$43430$new_n397_
.subckt nand2_x0 i0=$abc$43430$new_n183_ i1=RxData[6] nq=$abc$43430$new_n398_
.subckt nand4_x0 i0=$abc$43430$new_n398_ i1=$abc$43430$new_n397_ i2=$abc$43430$new_n396_ i3=$abc$43430$new_n395_ nq=$abc$43430$new_n399_
.subckt o4_x2 i0=$abc$43430$new_n399_ i1=$abc$43430$new_n394_ i2=$abc$43430$new_n390_ i3=$abc$43430$new_n385_ q=$abc$43430$new_n400_
.subckt oa22_x2 i0=$abc$43430$new_n400_ i1=$abc$43430$new_n381_ i2=$abc$43430$new_n341_ q=$abc$43430$new_n401_
.subckt nxr2_x1 i0=MAC[27] i1=RxData[3] nq=$abc$43430$new_n402_
.subckt nand2_x0 i0=$abc$43430$new_n185_ i1=RxData[0] nq=$abc$43430$new_n403_
.subckt nand2_x0 i0=$abc$43430$new_n187_ i1=RxData[5] nq=$abc$43430$new_n404_
.subckt a3_x2 i0=$abc$43430$new_n404_ i1=$abc$43430$new_n403_ i2=$abc$43430$new_n402_ q=$abc$43430$new_n405_
.subckt ao22_x2 i0=$abc$43430$new_n185_ i1=RxData[0] i2=$abc$43430$new_n160_ q=$abc$43430$new_n406_
.subckt a2_x2 i0=$abc$43430$new_n406_ i1=$abc$43430$new_n340_ q=$abc$43430$new_n407_
.subckt a2_x2 i0=$abc$43430$new_n407_ i1=$abc$43430$new_n405_ q=$abc$43430$new_n408_
.subckt nxr2_x1 i0=MAC[31] i1=RxData[7] nq=$abc$43430$new_n409_
.subckt ao22_x2 i0=$abc$43430$new_n172_ i1=MAC[30] i2=$abc$43430$new_n409_ q=$abc$43430$new_n410_
.subckt nxr2_x1 i0=MAC[26] i1=RxData[2] nq=$abc$43430$new_n411_
.subckt nxr2_x1 i0=MAC[25] i1=RxData[1] nq=$abc$43430$new_n412_
.subckt a2_x2 i0=$abc$43430$new_n412_ i1=$abc$43430$new_n411_ q=$abc$43430$new_n413_
.subckt nand2_x0 i0=$abc$43430$new_n186_ i1=RxData[4] nq=$abc$43430$new_n414_
.subckt nand2_x0 i0=MAC[29] i1=$abc$43430$new_n170_ nq=$abc$43430$new_n415_
.subckt nand2_x0 i0=MAC[30] i1=$abc$43430$new_n172_ nq=$abc$43430$new_n416_
.subckt nand2_x0 i0=MAC[28] i1=$abc$43430$new_n169_ nq=$abc$43430$new_n417_
.subckt a4_x2 i0=$abc$43430$new_n417_ i1=$abc$43430$new_n416_ i2=$abc$43430$new_n415_ i3=$abc$43430$new_n414_ q=$abc$43430$new_n418_
.subckt a3_x2 i0=$abc$43430$new_n418_ i1=$abc$43430$new_n413_ i2=$abc$43430$new_n410_ q=$abc$43430$new_n419_
.subckt nand2_x0 i0=$abc$43430$new_n419_ i1=$abc$43430$new_n408_ nq=$abc$43430$new_n420_
.subckt o4_x2 i0=$abc$43430$new_n343_ i1=$abc$43430$new_n342_ i2=$abc$43430$new_n322_ i3=$abc$43430$new_n203_ q=$abc$43430$new_n421_
.subckt o2_x2 i0=$abc$43430$new_n421_ i1=$abc$43430$new_n341_ q=$abc$43430$new_n422_
.subckt nxr2_x1 i0=MAC[35] i1=RxData[3] nq=$abc$43430$new_n423_
.subckt nxr2_x1 i0=MAC[32] i1=RxData[0] nq=$abc$43430$new_n424_
.subckt a3_x2 i0=$abc$43430$new_n424_ i1=$abc$43430$new_n423_ i2=$abc$43430$new_n339_ q=$abc$43430$new_n425_
.subckt nand2_x0 i0=MAC[37] i1=$abc$43430$new_n170_ nq=$abc$43430$new_n426_
.subckt nand2_x0 i0=MAC[34] i1=$abc$43430$new_n166_ nq=$abc$43430$new_n427_
.subckt nand2_x0 i0=$abc$43430$new_n191_ i1=RxData[7] nq=$abc$43430$new_n428_
.subckt nand2_x0 i0=MAC[33] i1=$abc$43430$new_n164_ nq=$abc$43430$new_n429_
.subckt a4_x2 i0=$abc$43430$new_n429_ i1=$abc$43430$new_n428_ i2=$abc$43430$new_n427_ i3=$abc$43430$new_n426_ q=$abc$43430$new_n430_
.subckt nand2_x0 i0=MAC[39] i1=$abc$43430$new_n174_ nq=$abc$43430$new_n431_
.subckt nand2_x0 i0=$abc$43430$new_n188_ i1=RxData[1] nq=$abc$43430$new_n432_
.subckt nand2_x0 i0=$abc$43430$new_n190_ i1=RxData[5] nq=$abc$43430$new_n433_
.subckt nand2_x0 i0=$abc$43430$new_n189_ i1=RxData[2] nq=$abc$43430$new_n434_
.subckt a4_x2 i0=$abc$43430$new_n434_ i1=$abc$43430$new_n433_ i2=$abc$43430$new_n432_ i3=$abc$43430$new_n431_ q=$abc$43430$new_n435_
.subckt nxr2_x1 i0=MAC[38] i1=RxData[6] nq=$abc$43430$new_n436_
.subckt nxr2_x1 i0=MAC[36] i1=RxData[4] nq=$abc$43430$new_n437_
.subckt a2_x2 i0=$abc$43430$new_n437_ i1=$abc$43430$new_n436_ q=$abc$43430$new_n438_
.subckt nand4_x0 i0=$abc$43430$new_n438_ i1=$abc$43430$new_n435_ i2=$abc$43430$new_n430_ i3=$abc$43430$new_n425_ nq=$abc$43430$new_n439_
.subckt a2_x2 i0=$abc$43430$new_n439_ i1=$abc$43430$new_n422_ q=$abc$43430$new_n440_
.subckt a2_x2 i0=$abc$43430$new_n440_ i1=$abc$43430$new_n420_ q=$abc$43430$new_n441_
.subckt nand2_x0 i0=$abc$43430$new_n441_ i1=$abc$43430$new_n401_ nq=$abc$43430$new_n442_
.subckt oa22_x2 i0=$abc$43430$new_n442_ i1=$abc$43430$new_n338_ i2=$abc$43430$new_n337_ q=$abc$43430$auto$rtlil.cc:2558:MuxGate$36272
.subckt a2_x2 i0=$abc$43430$new_n203_ i1=$abc$43430$new_n200_ q=$abc$43430$new_n444_
.subckt a3_x2 i0=$abc$43430$new_n444_ i1=$abc$43430$new_n206_ i2=$abc$43430$new_n158_ q=$0\RxAbort[0:0]
.subckt inv_x0 i=Reset nq=$abc$43430$auto$rtlil.cc:2549:NotGate$36278
.subckt inv_x0 i=Reset nq=$abc$43430$auto$rtlil.cc:2549:NotGate$36280
.subckt inv_x0 i=Reset nq=$abc$43430$auto$rtlil.cc:2549:NotGate$36284
.subckt sff1r_x4 ck=MRxClk i=$abc$43430$auto$rtlil.cc:2558:MuxGate$36272 nrst=$abc$43430$auto$rtlil.cc:2549:NotGate$36274 q=UnicastOK
.subckt sff1r_x4 ck=MRxClk i=$abc$43430$auto$rtlil.cc:2558:MuxGate$36276 nrst=$abc$43430$auto$rtlil.cc:2549:NotGate$36278 q=MulticastOK
.subckt sff1r_x4 ck=MRxClk i=$0\RxAbort[0:0] nrst=$abc$43430$auto$rtlil.cc:2549:NotGate$36280 q=RxAbort
.subckt sff1r_x4 ck=MRxClk i=$abc$43430$auto$rtlil.cc:2558:MuxGate$36282 nrst=$abc$43430$auto$rtlil.cc:2549:NotGate$36284 q=AddressMiss
.end

.model eth_rxcounters
.inputs MRxClk Reset MRxDV StateIdle StateSFD StateData[0] StateData[1] StateDrop StatePreamble MRxDEqD DlyCrcEn Transmitting MaxFL[0] MaxFL[1] MaxFL[2] MaxFL[3] MaxFL[4] MaxFL[5] MaxFL[6] MaxFL[7] MaxFL[8] MaxFL[9] MaxFL[10] MaxFL[11] MaxFL[12] MaxFL[13] MaxFL[14] MaxFL[15] r_IFG HugEn
.outputs DlyCrcCnt[0] DlyCrcCnt[1] DlyCrcCnt[2] DlyCrcCnt[3] IFGCounterEq24 ByteCntEq0 ByteCntEq1 ByteCntEq2 ByteCntEq3 ByteCntEq4 ByteCntEq5 ByteCntEq6 ByteCntEq7 ByteCntGreat2 ByteCntSmall7 ByteCntMaxFrame ByteCntOut[0] ByteCntOut[1] ByteCntOut[2] ByteCntOut[3] ByteCntOut[4] ByteCntOut[5] ByteCntOut[6] ByteCntOut[7] ByteCntOut[8] ByteCntOut[9] ByteCntOut[10] ByteCntOut[11] ByteCntOut[12] ByteCntOut[13] ByteCntOut[14] ByteCntOut[15]
.names $false
.names $true
1
.names $undef
.subckt inv_x0 i=ByteCnt[15] nq=$abc$43723$new_n131_
.subckt inv_x0 i=ByteCnt[14] nq=$abc$43723$new_n132_
.subckt inv_x0 i=ByteCnt[13] nq=$abc$43723$new_n133_
.subckt inv_x0 i=ByteCnt[12] nq=$abc$43723$new_n134_
.subckt inv_x0 i=ByteCnt[11] nq=$abc$43723$new_n135_
.subckt inv_x0 i=ByteCnt[10] nq=$abc$43723$new_n136_
.subckt inv_x0 i=ByteCnt[9] nq=$abc$43723$new_n137_
.subckt inv_x0 i=ByteCnt[8] nq=$abc$43723$new_n138_
.subckt inv_x0 i=ByteCnt[7] nq=$abc$43723$new_n139_
.subckt inv_x0 i=ByteCnt[6] nq=$abc$43723$new_n140_
.subckt inv_x0 i=ByteCnt[5] nq=$abc$43723$new_n141_
.subckt inv_x0 i=ByteCnt[4] nq=$abc$43723$new_n142_
.subckt inv_x0 i=ByteCnt[3] nq=$abc$43723$new_n143_
.subckt inv_x0 i=ByteCnt[2] nq=$abc$43723$new_n144_
.subckt inv_x0 i=ByteCnt[1] nq=$abc$43723$new_n145_
.subckt inv_x0 i=ByteCnt[0] nq=$abc$43723$new_n146_
.subckt inv_x0 i=IFGCounter[4] nq=$abc$43723$new_n147_
.subckt inv_x0 i=IFGCounter[2] nq=$abc$43723$new_n148_
.subckt inv_x0 i=IFGCounter[1] nq=$abc$43723$new_n149_
.subckt inv_x0 i=DlyCrcCnt[3] nq=$abc$43723$new_n150_
.subckt inv_x0 i=DlyCrcCnt[2] nq=$abc$43723$new_n151_
.subckt inv_x0 i=DlyCrcCnt[1] nq=$abc$43723$new_n152_
.subckt inv_x0 i=MRxDV nq=$abc$43723$new_n153_
.subckt inv_x0 i=StateSFD nq=$abc$43723$new_n154_
.subckt inv_x0 i=MaxFL[1] nq=$abc$43723$new_n155_
.subckt inv_x0 i=MaxFL[3] nq=$abc$43723$new_n156_
.subckt inv_x0 i=MaxFL[4] nq=$abc$43723$new_n157_
.subckt inv_x0 i=MaxFL[5] nq=$abc$43723$new_n158_
.subckt inv_x0 i=MaxFL[7] nq=$abc$43723$new_n159_
.subckt inv_x0 i=MaxFL[9] nq=$abc$43723$new_n160_
.subckt inv_x0 i=MaxFL[10] nq=$abc$43723$new_n161_
.subckt inv_x0 i=MaxFL[12] nq=$abc$43723$new_n162_
.subckt inv_x0 i=MaxFL[13] nq=$abc$43723$new_n163_
.subckt inv_x0 i=MaxFL[14] nq=$abc$43723$new_n164_
.subckt inv_x0 i=MaxFL[15] nq=$abc$43723$new_n165_
.subckt inv_x0 i=HugEn nq=$abc$43723$new_n166_
.subckt inv_x0 i=StateIdle nq=$abc$43723$new_n167_
.subckt inv_x0 i=StateData[1] nq=$abc$43723$new_n168_
.subckt inv_x0 i=StateDrop nq=$abc$43723$new_n169_
.subckt inv_x0 i=r_IFG nq=$abc$43723$new_n170_
.subckt inv_x0 i=Reset nq=$abc$43723$auto$rtlil.cc:2549:NotGate$36288
.subckt a2_x2 i0=ByteCnt[11] i1=ByteCnt[12] q=$abc$43723$new_n172_
.subckt nand2_x0 i0=ByteCnt[11] i1=ByteCnt[12] nq=$abc$43723$new_n173_
.subckt a4_x2 i0=ByteCnt[10] i1=ByteCnt[11] i2=ByteCnt[12] i3=ByteCnt[13] q=$abc$43723$new_n174_
.subckt a2_x2 i0=ByteCnt[0] i1=ByteCnt[1] q=$abc$43723$new_n175_
.subckt nand2_x0 i0=ByteCnt[0] i1=ByteCnt[1] nq=$abc$43723$new_n176_
.subckt a3_x2 i0=ByteCnt[0] i1=ByteCnt[1] i2=ByteCnt[2] q=$abc$43723$new_n177_
.subckt nand3_x0 i0=ByteCnt[0] i1=ByteCnt[1] i2=ByteCnt[2] nq=$abc$43723$new_n178_
.subckt a4_x2 i0=ByteCnt[0] i1=ByteCnt[1] i2=ByteCnt[2] i3=ByteCnt[3] q=$abc$43723$new_n179_
.subckt nand4_x0 i0=ByteCnt[0] i1=ByteCnt[1] i2=ByteCnt[2] i3=ByteCnt[3] nq=$abc$43723$new_n180_
.subckt nand2_x0 i0=$abc$43723$new_n179_ i1=ByteCnt[4] nq=$abc$43723$new_n181_
.subckt a4_x2 i0=ByteCnt[2] i1=ByteCnt[3] i2=ByteCnt[4] i3=ByteCnt[5] q=$abc$43723$new_n182_
.subckt nand2_x0 i0=$abc$43723$new_n182_ i1=$abc$43723$new_n175_ nq=$abc$43723$new_n183_
.subckt a2_x2 i0=ByteCnt[8] i1=ByteCnt[9] q=$abc$43723$new_n184_
.subckt a4_x2 i0=ByteCnt[6] i1=ByteCnt[7] i2=ByteCnt[8] i3=ByteCnt[9] q=$abc$43723$new_n185_
.subckt a3_x2 i0=$abc$43723$new_n185_ i1=$abc$43723$new_n182_ i2=$abc$43723$new_n175_ q=$abc$43723$new_n186_
.subckt nand3_x0 i0=$abc$43723$new_n185_ i1=$abc$43723$new_n182_ i2=$abc$43723$new_n175_ nq=$abc$43723$new_n187_
.subckt a2_x2 i0=StateSFD i1=MRxDEqD q=$abc$43723$new_n188_
.subckt nand2_x0 i0=StateSFD i1=MRxDEqD nq=$abc$43723$new_n189_
.subckt nand2_x0 i0=MaxFL[12] i1=$abc$43723$new_n134_ nq=$abc$43723$new_n190_
.subckt nand2_x0 i0=$abc$43723$new_n161_ i1=ByteCnt[10] nq=$abc$43723$new_n191_
.subckt nand2_x0 i0=$abc$43723$new_n165_ i1=ByteCnt[15] nq=$abc$43723$new_n192_
.subckt nand2_x0 i0=$abc$43723$new_n162_ i1=ByteCnt[12] nq=$abc$43723$new_n193_
.subckt nand2_x0 i0=MaxFL[7] i1=$abc$43723$new_n139_ nq=$abc$43723$new_n194_
.subckt nand2_x0 i0=$abc$43723$new_n160_ i1=ByteCnt[9] nq=$abc$43723$new_n195_
.subckt nand2_x0 i0=$abc$43723$new_n163_ i1=ByteCnt[13] nq=$abc$43723$new_n196_
.subckt nand2_x0 i0=$abc$43723$new_n158_ i1=ByteCnt[5] nq=$abc$43723$new_n197_
.subckt nand2_x0 i0=MaxFL[10] i1=$abc$43723$new_n136_ nq=$abc$43723$new_n198_
.subckt nand2_x0 i0=$abc$43723$new_n156_ i1=ByteCnt[3] nq=$abc$43723$new_n199_
.subckt nand2_x0 i0=MaxFL[3] i1=$abc$43723$new_n143_ nq=$abc$43723$new_n200_
.subckt nand2_x0 i0=MaxFL[5] i1=$abc$43723$new_n141_ nq=$abc$43723$new_n201_
.subckt nand2_x0 i0=$abc$43723$new_n159_ i1=ByteCnt[7] nq=$abc$43723$new_n202_
.subckt nand2_x0 i0=MaxFL[15] i1=$abc$43723$new_n131_ nq=$abc$43723$new_n203_
.subckt nand2_x0 i0=MaxFL[13] i1=$abc$43723$new_n133_ nq=$abc$43723$new_n204_
.subckt nand2_x0 i0=$abc$43723$new_n164_ i1=ByteCnt[14] nq=$abc$43723$new_n205_
.subckt nand2_x0 i0=MaxFL[4] i1=$abc$43723$new_n142_ nq=$abc$43723$new_n206_
.subckt nand2_x0 i0=MaxFL[9] i1=$abc$43723$new_n137_ nq=$abc$43723$new_n207_
.subckt nand2_x0 i0=$abc$43723$new_n157_ i1=ByteCnt[4] nq=$abc$43723$new_n208_
.subckt nxr2_x1 i0=MaxFL[6] i1=ByteCnt[6] nq=$abc$43723$new_n209_
.subckt nxr2_x1 i0=MaxFL[8] i1=ByteCnt[8] nq=$abc$43723$new_n210_
.subckt nand2_x0 i0=MaxFL[1] i1=$abc$43723$new_n145_ nq=$abc$43723$new_n211_
.subckt nand2_x0 i0=$abc$43723$new_n155_ i1=ByteCnt[1] nq=$abc$43723$new_n212_
.subckt a3_x2 i0=$abc$43723$new_n211_ i1=$abc$43723$new_n200_ i2=$abc$43723$new_n199_ q=$abc$43723$new_n213_
.subckt a2_x2 i0=$abc$43723$new_n210_ i1=$abc$43723$new_n209_ q=$abc$43723$new_n214_
.subckt ao22_x2 i0=ByteCnt[14] i1=$abc$43723$new_n164_ i2=$abc$43723$new_n166_ q=$abc$43723$new_n215_
.subckt a3_x2 i0=$abc$43723$new_n215_ i1=$abc$43723$new_n214_ i2=$abc$43723$new_n193_ q=$abc$43723$new_n216_
.subckt a2_x2 i0=$abc$43723$new_n216_ i1=$abc$43723$new_n213_ q=$abc$43723$new_n217_
.subckt a2_x2 i0=$abc$43723$new_n204_ i1=$abc$43723$new_n198_ q=$abc$43723$new_n218_
.subckt nxr2_x1 i0=MaxFL[2] i1=ByteCnt[2] nq=$abc$43723$new_n219_
.subckt a3_x2 i0=$abc$43723$new_n219_ i1=$abc$43723$new_n205_ i2=$abc$43723$new_n191_ q=$abc$43723$new_n220_
.subckt a3_x2 i0=$abc$43723$new_n220_ i1=$abc$43723$new_n218_ i2=$abc$43723$new_n212_ q=$abc$43723$new_n221_
.subckt a4_x2 i0=$abc$43723$new_n208_ i1=$abc$43723$new_n206_ i2=$abc$43723$new_n202_ i3=$abc$43723$new_n197_ q=$abc$43723$new_n222_
.subckt a4_x2 i0=$abc$43723$new_n203_ i1=$abc$43723$new_n201_ i2=$abc$43723$new_n195_ i3=$abc$43723$new_n194_ q=$abc$43723$new_n223_
.subckt nxr2_x1 i0=MaxFL[0] i1=ByteCnt[0] nq=$abc$43723$new_n224_
.subckt nxr2_x1 i0=MaxFL[11] i1=ByteCnt[11] nq=$abc$43723$new_n225_
.subckt a4_x2 i0=$abc$43723$new_n225_ i1=$abc$43723$new_n224_ i2=$abc$43723$new_n207_ i3=$abc$43723$new_n196_ q=$abc$43723$new_n226_
.subckt a2_x2 i0=$abc$43723$new_n192_ i1=$abc$43723$new_n190_ q=$abc$43723$new_n227_
.subckt a4_x2 i0=$abc$43723$new_n227_ i1=$abc$43723$new_n226_ i2=$abc$43723$new_n223_ i3=$abc$43723$new_n222_ q=$abc$43723$new_n228_
.subckt a3_x2 i0=$abc$43723$new_n228_ i1=$abc$43723$new_n221_ i2=$abc$43723$new_n217_ q=ByteCntMaxFrame
.subckt a4_x2 i0=$abc$43723$new_n228_ i1=$abc$43723$new_n221_ i2=$abc$43723$new_n217_ i3=StateData[0] q=$abc$43723$new_n230_
.subckt nand4_x0 i0=$abc$43723$new_n228_ i1=$abc$43723$new_n221_ i2=$abc$43723$new_n217_ i3=StateData[0] nq=$abc$43723$new_n231_
.subckt ao22_x2 i0=$abc$43723$new_n230_ i1=$abc$43723$new_n188_ i2=MRxDV q=$abc$43723$new_n232_
.subckt oa22_x2 i0=$abc$43723$new_n231_ i1=$abc$43723$new_n189_ i2=$abc$43723$new_n153_ q=$abc$43723$new_n233_
.subckt nor2_x0 i0=DlyCrcCnt[1] i1=DlyCrcCnt[2] nq=$abc$43723$new_n234_
.subckt o4_x2 i0=DlyCrcCnt[0] i1=DlyCrcCnt[1] i2=DlyCrcCnt[2] i3=DlyCrcCnt[3] q=$abc$43723$new_n235_
.subckt a2_x2 i0=$abc$43723$new_n235_ i1=DlyCrcEn q=$abc$43723$new_n236_
.subckt nand2_x0 i0=$abc$43723$new_n235_ i1=DlyCrcEn nq=$abc$43723$new_n237_
.subckt oa22_x2 i0=$abc$43723$new_n235_ i1=DlyCrcEn i2=$abc$43723$new_n168_ q=$abc$43723$new_n238_
.subckt a2_x2 i0=ByteCnt[14] i1=ByteCnt[15] q=$abc$43723$new_n239_
.subckt a2_x2 i0=$abc$43723$new_n239_ i1=$abc$43723$new_n174_ q=$abc$43723$new_n240_
.subckt a3_x2 i0=$abc$43723$new_n182_ i1=$abc$43723$new_n175_ i2=ByteCnt[6] q=$abc$43723$new_n241_
.subckt a4_x2 i0=$abc$43723$new_n182_ i1=$abc$43723$new_n175_ i2=ByteCnt[6] i3=ByteCnt[7] q=$abc$43723$new_n242_
.subckt a4_x2 i0=$abc$43723$new_n242_ i1=$abc$43723$new_n184_ i2=ByteCnt[10] i3=ByteCnt[11] q=$abc$43723$new_n243_
.subckt nand4_x0 i0=$abc$43723$new_n243_ i1=ByteCnt[12] i2=ByteCnt[13] i3=ByteCnt[14] nq=$abc$43723$new_n244_
.subckt o2_x2 i0=$abc$43723$new_n244_ i1=$abc$43723$new_n131_ q=$abc$43723$new_n245_
.subckt oa22_x2 i0=$abc$43723$new_n186_ i1=$abc$43723$new_n240_ i2=$abc$43723$new_n238_ q=$abc$43723$new_n246_
.subckt nor2_x0 i0=StatePreamble i1=StateSFD nq=$abc$43723$new_n247_
.subckt o3_x2 i0=StateIdle i1=StatePreamble i2=StateSFD q=$abc$43723$new_n248_
.subckt ao22_x2 i0=$abc$43723$new_n167_ i1=Transmitting i2=$abc$43723$new_n247_ q=$abc$43723$new_n249_
.subckt a2_x2 i0=$abc$43723$new_n249_ i1=$abc$43723$new_n246_ q=$abc$43723$new_n250_
.subckt nand2_x0 i0=$abc$43723$new_n249_ i1=$abc$43723$new_n246_ nq=$abc$43723$new_n251_
.subckt a2_x2 i0=$abc$43723$new_n251_ i1=MRxDV q=$abc$43723$new_n252_
.subckt oa22_x2 i0=$abc$43723$new_n249_ i1=$abc$43723$new_n246_ i2=$abc$43723$new_n153_ q=$abc$43723$new_n253_
.subckt nand3_x0 i0=$abc$43723$new_n250_ i1=$abc$43723$new_n231_ i2=$abc$43723$new_n189_ nq=$abc$43723$new_n254_
.subckt a2_x2 i0=$abc$43723$new_n253_ i1=$abc$43723$new_n233_ q=$abc$43723$new_n255_
.subckt ao22_x2 i0=$abc$43723$new_n252_ i1=$abc$43723$new_n232_ i2=$abc$43723$new_n186_ q=$abc$43723$new_n256_
.subckt a4_x2 i0=$abc$43723$new_n254_ i1=$abc$43723$new_n186_ i2=$abc$43723$new_n174_ i3=MRxDV q=$abc$43723$new_n257_
.subckt nand4_x0 i0=$abc$43723$new_n254_ i1=$abc$43723$new_n186_ i2=$abc$43723$new_n174_ i3=MRxDV nq=$abc$43723$new_n258_
.subckt oa22_x2 i0=$abc$43723$new_n257_ i1=ByteCnt[14] i2=ByteCnt[15] q=$abc$43723$new_n259_
.subckt a3_x2 i0=$abc$43723$new_n245_ i1=$abc$43723$new_n231_ i2=$abc$43723$new_n189_ q=$abc$43723$new_n260_
.subckt oa22_x2 i0=$abc$43723$new_n233_ i1=$abc$43723$new_n253_ i2=$abc$43723$new_n260_ q=$abc$43723$new_n261_
.subckt a2_x2 i0=$abc$43723$new_n261_ i1=$abc$43723$new_n259_ q=$abc$43723$auto$rtlil.cc:2558:MuxGate$36382
.subckt nxr2_x1 i0=$abc$43723$new_n257_ i1=$abc$43723$new_n132_ nq=$abc$43723$new_n263_
.subckt a2_x2 i0=$abc$43723$new_n263_ i1=$abc$43723$new_n233_ q=$abc$43723$auto$rtlil.cc:2558:MuxGate$36378
.subckt a4_x2 i0=$abc$43723$new_n254_ i1=$abc$43723$new_n186_ i2=MRxDV i3=ByteCnt[10] q=$abc$43723$new_n265_
.subckt nand4_x0 i0=$abc$43723$new_n254_ i1=$abc$43723$new_n186_ i2=MRxDV i3=ByteCnt[10] nq=$abc$43723$new_n266_
.subckt oa22_x2 i0=$abc$43723$new_n265_ i1=$abc$43723$new_n172_ i2=ByteCnt[13] q=$abc$43723$new_n267_
.subckt a2_x2 i0=$abc$43723$new_n258_ i1=$abc$43723$new_n233_ q=$abc$43723$new_n268_
.subckt a2_x2 i0=$abc$43723$new_n268_ i1=$abc$43723$new_n267_ q=$abc$43723$auto$rtlil.cc:2558:MuxGate$36374
.subckt oa22_x2 i0=$abc$43723$new_n265_ i1=ByteCnt[11] i2=ByteCnt[12] q=$abc$43723$new_n270_
.subckt ao22_x2 i0=$abc$43723$new_n173_ i1=$abc$43723$new_n266_ i2=$abc$43723$new_n233_ q=$abc$43723$new_n271_
.subckt a2_x2 i0=$abc$43723$new_n271_ i1=$abc$43723$new_n270_ q=$abc$43723$auto$rtlil.cc:2558:MuxGate$36370
.subckt nxr2_x1 i0=$abc$43723$new_n265_ i1=$abc$43723$new_n135_ nq=$abc$43723$new_n273_
.subckt a2_x2 i0=$abc$43723$new_n273_ i1=$abc$43723$new_n233_ q=$abc$43723$auto$rtlil.cc:2558:MuxGate$36366
.subckt nxr2_x1 i0=$abc$43723$new_n256_ i1=$abc$43723$new_n136_ nq=$abc$43723$new_n275_
.subckt a2_x2 i0=$abc$43723$new_n275_ i1=$abc$43723$new_n233_ q=$abc$43723$auto$rtlil.cc:2558:MuxGate$36362
.subckt ao22_x2 i0=$abc$43723$new_n232_ i1=$abc$43723$new_n252_ i2=$abc$43723$new_n241_ q=$abc$43723$new_n277_
.subckt a4_x2 i0=$abc$43723$new_n254_ i1=$abc$43723$new_n241_ i2=MRxDV i3=ByteCnt[7] q=$abc$43723$new_n278_
.subckt oa22_x2 i0=$abc$43723$new_n278_ i1=ByteCnt[8] i2=ByteCnt[9] q=$abc$43723$new_n279_
.subckt ao22_x2 i0=$abc$43723$new_n187_ i1=$abc$43723$new_n253_ i2=$abc$43723$new_n233_ q=$abc$43723$new_n280_
.subckt a2_x2 i0=$abc$43723$new_n280_ i1=$abc$43723$new_n279_ q=$abc$43723$auto$rtlil.cc:2558:MuxGate$36358
.subckt nxr2_x1 i0=$abc$43723$new_n278_ i1=$abc$43723$new_n138_ nq=$abc$43723$new_n282_
.subckt a2_x2 i0=$abc$43723$new_n282_ i1=$abc$43723$new_n233_ q=$abc$43723$auto$rtlil.cc:2558:MuxGate$36354
.subckt nxr2_x1 i0=$abc$43723$new_n277_ i1=$abc$43723$new_n139_ nq=$abc$43723$new_n284_
.subckt a2_x2 i0=$abc$43723$new_n284_ i1=$abc$43723$new_n233_ q=$abc$43723$auto$rtlil.cc:2558:MuxGate$36350
.subckt nor2_x0 i0=$abc$43723$new_n253_ i1=$abc$43723$new_n181_ nq=$abc$43723$new_n286_
.subckt nor2_x0 i0=$abc$43723$new_n253_ i1=$abc$43723$new_n183_ nq=$abc$43723$new_n287_
.subckt nxr2_x1 i0=$abc$43723$new_n287_ i1=$abc$43723$new_n140_ nq=$abc$43723$new_n288_
.subckt a2_x2 i0=$abc$43723$new_n288_ i1=$abc$43723$new_n233_ q=$abc$43723$auto$rtlil.cc:2558:MuxGate$36346
.subckt nxr2_x1 i0=$abc$43723$new_n286_ i1=$abc$43723$new_n141_ nq=$abc$43723$new_n290_
.subckt a2_x2 i0=$abc$43723$new_n290_ i1=$abc$43723$new_n233_ q=$abc$43723$auto$rtlil.cc:2558:MuxGate$36342
.subckt a3_x2 i0=$abc$43723$new_n231_ i1=$abc$43723$new_n189_ i2=$abc$43723$new_n180_ q=$abc$43723$new_n292_
.subckt oa22_x2 i0=$abc$43723$new_n233_ i1=$abc$43723$new_n253_ i2=$abc$43723$new_n292_ q=$abc$43723$new_n293_
.subckt a3_x2 i0=$abc$43723$new_n252_ i1=$abc$43723$new_n231_ i2=$abc$43723$new_n189_ q=$abc$43723$new_n294_
.subckt a2_x2 i0=$abc$43723$new_n294_ i1=$abc$43723$new_n179_ q=$abc$43723$new_n295_
.subckt mx2_x2 cmd=ByteCnt[4] i0=$abc$43723$new_n295_ i1=$abc$43723$new_n293_ q=$abc$43723$auto$rtlil.cc:2558:MuxGate$36338
.subckt oa22_x2 i0=$abc$43723$new_n253_ i1=$abc$43723$new_n233_ i2=$abc$43723$new_n178_ q=$abc$43723$new_n297_
.subckt nand2_x0 i0=$abc$43723$new_n297_ i1=$abc$43723$new_n143_ nq=$abc$43723$new_n298_
.subckt a2_x2 i0=$abc$43723$new_n298_ i1=$abc$43723$new_n293_ q=$abc$43723$auto$rtlil.cc:2558:MuxGate$36334
.subckt o2_x2 i0=$abc$43723$new_n253_ i1=$abc$43723$new_n176_ q=$abc$43723$new_n300_
.subckt o3_x2 i0=$abc$43723$new_n253_ i1=$abc$43723$new_n176_ i2=$abc$43723$new_n144_ q=$abc$43723$new_n301_
.subckt nand2_x0 i0=$abc$43723$new_n300_ i1=$abc$43723$new_n144_ nq=$abc$43723$new_n302_
.subckt a3_x2 i0=$abc$43723$new_n302_ i1=$abc$43723$new_n301_ i2=$abc$43723$new_n233_ q=$abc$43723$auto$rtlil.cc:2558:MuxGate$36330
.subckt nand3_x0 i0=$abc$43723$new_n253_ i1=$abc$43723$new_n233_ i2=ByteCnt[1] nq=$abc$43723$new_n304_
.subckt nor2_x0 i0=ByteCnt[0] i1=ByteCnt[1] nq=$abc$43723$new_n305_
.subckt xr2_x1 i0=ByteCnt[0] i1=ByteCnt[1] q=$abc$43723$new_n306_
.subckt nand4_x0 i0=$abc$43723$new_n306_ i1=$abc$43723$new_n252_ i2=$abc$43723$new_n231_ i3=$abc$43723$new_n189_ nq=$abc$43723$new_n307_
.subckt nand2_x0 i0=$abc$43723$new_n307_ i1=$abc$43723$new_n304_ nq=$abc$43723$auto$rtlil.cc:2558:MuxGate$36326
.subckt mx2_x2 cmd=ByteCnt[0] i0=$abc$43723$new_n294_ i1=$abc$43723$new_n255_ q=$abc$43723$auto$rtlil.cc:2558:MuxGate$36322
.subckt nand2_x0 i0=IFGCounter[3] i1=IFGCounter[4] nq=$abc$43723$new_n310_
.subckt o3_x2 i0=IFGCounter[0] i1=IFGCounter[1] i2=IFGCounter[2] q=$abc$43723$new_n311_
.subckt ao22_x2 i0=$abc$43723$new_n311_ i1=$abc$43723$new_n310_ i2=$abc$43723$new_n170_ q=$abc$43723$new_n312_
.subckt inv_x0 i=$abc$43723$new_n312_ nq=IFGCounterEq24
.subckt a2_x2 i0=$abc$43723$new_n312_ i1=$abc$43723$new_n248_ q=$abc$43723$new_n314_
.subckt a3_x2 i0=$abc$43723$new_n248_ i1=$abc$43723$new_n170_ i2=IFGCounter[0] q=$abc$43723$new_n315_
.subckt nand3_x0 i0=$abc$43723$new_n248_ i1=$abc$43723$new_n170_ i2=IFGCounter[0] nq=$abc$43723$new_n316_
.subckt a4_x2 i0=$abc$43723$new_n248_ i1=$abc$43723$new_n170_ i2=IFGCounter[0] i3=IFGCounter[1] q=$abc$43723$new_n317_
.subckt nand4_x0 i0=$abc$43723$new_n248_ i1=$abc$43723$new_n170_ i2=IFGCounter[0] i3=IFGCounter[1] nq=$abc$43723$new_n318_
.subckt a3_x2 i0=$abc$43723$new_n317_ i1=IFGCounter[2] i2=IFGCounter[3] q=$abc$43723$new_n319_
.subckt nand3_x0 i0=$abc$43723$new_n317_ i1=IFGCounter[2] i2=IFGCounter[3] nq=$abc$43723$new_n320_
.subckt nand3_x0 i0=StateSFD i1=MRxDEqD i2=MRxDV nq=$abc$43723$new_n321_
.subckt a2_x2 i0=$abc$43723$new_n321_ i1=$abc$43723$new_n169_ q=$abc$43723$new_n322_
.subckt ao22_x2 i0=$abc$43723$new_n148_ i1=$abc$43723$new_n318_ i2=$abc$43723$new_n322_ q=$abc$43723$new_n323_
.subckt nxr2_x1 i0=$abc$43723$new_n319_ i1=$abc$43723$new_n147_ nq=$abc$43723$new_n324_
.subckt a2_x2 i0=$abc$43723$new_n324_ i1=$abc$43723$new_n322_ q=$abc$43723$auto$rtlil.cc:2558:MuxGate$36318
.subckt oa22_x2 i0=$abc$43723$new_n317_ i1=IFGCounter[2] i2=IFGCounter[3] q=$abc$43723$new_n326_
.subckt a3_x2 i0=$abc$43723$new_n326_ i1=$abc$43723$new_n322_ i2=$abc$43723$new_n320_ q=$abc$43723$auto$rtlil.cc:2558:MuxGate$36314
.subckt nand2_x0 i0=$abc$43723$new_n318_ i1=$abc$43723$new_n148_ nq=$abc$43723$new_n328_
.subckt a2_x2 i0=$abc$43723$new_n328_ i1=$abc$43723$new_n323_ q=$abc$43723$auto$rtlil.cc:2558:MuxGate$36310
.subckt nxr2_x1 i0=$abc$43723$new_n315_ i1=$abc$43723$new_n149_ nq=$abc$43723$new_n330_
.subckt a2_x2 i0=$abc$43723$new_n330_ i1=$abc$43723$new_n322_ q=$abc$43723$auto$rtlil.cc:2558:MuxGate$36306
.subckt a2_x2 i0=$abc$43723$new_n322_ i1=$abc$43723$new_n316_ q=$abc$43723$new_n332_
.subckt ao22_x2 i0=IFGCounter[0] i1=$abc$43723$new_n314_ i2=$abc$43723$new_n332_ q=$abc$43723$auto$rtlil.cc:2558:MuxGate$36302
.subckt nand2_x0 i0=DlyCrcEn i1=StateSFD nq=$abc$43723$new_n334_
.subckt nand3_x0 i0=$abc$43723$new_n234_ i1=DlyCrcCnt[0] i2=DlyCrcCnt[3] nq=$abc$43723$new_n335_
.subckt nand3_x0 i0=DlyCrcCnt[0] i1=DlyCrcCnt[1] i2=DlyCrcCnt[2] nq=$abc$43723$new_n336_
.subckt a2_x2 i0=DlyCrcEn i1=DlyCrcCnt[0] q=$abc$43723$new_n337_
.subckt nand3_x0 i0=DlyCrcEn i1=DlyCrcCnt[0] i2=DlyCrcCnt[1] nq=$abc$43723$new_n338_
.subckt a4_x2 i0=DlyCrcEn i1=DlyCrcCnt[0] i2=DlyCrcCnt[1] i3=DlyCrcCnt[2] q=$abc$43723$new_n339_
.subckt nxr2_x1 i0=$abc$43723$new_n339_ i1=$abc$43723$new_n150_ nq=$abc$43723$new_n340_
.subckt a3_x2 i0=$abc$43723$new_n340_ i1=$abc$43723$new_n335_ i2=$abc$43723$new_n334_ q=$abc$43723$auto$rtlil.cc:2558:MuxGate$36298
.subckt nand2_x0 i0=$abc$43723$new_n338_ i1=$abc$43723$new_n151_ nq=$abc$43723$new_n342_
.subckt a3_x2 i0=$abc$43723$new_n335_ i1=$abc$43723$new_n334_ i2=$abc$43723$new_n237_ q=$abc$43723$new_n343_
.subckt a2_x2 i0=$abc$43723$new_n336_ i1=$abc$43723$new_n334_ q=$abc$43723$new_n344_
.subckt ao22_x2 i0=$abc$43723$new_n344_ i1=$abc$43723$new_n343_ i2=$abc$43723$new_n342_ q=$abc$43723$auto$rtlil.cc:2558:MuxGate$36294
.subckt nxr2_x1 i0=$abc$43723$new_n337_ i1=$abc$43723$new_n152_ nq=$abc$43723$new_n346_
.subckt a3_x2 i0=$abc$43723$new_n346_ i1=$abc$43723$new_n335_ i2=$abc$43723$new_n334_ q=$abc$43723$auto$rtlil.cc:2558:MuxGate$36290
.subckt oa22_x2 i0=DlyCrcEn i1=StateSFD i2=DlyCrcCnt[0] q=$abc$43723$new_n348_
.subckt nand2_x0 i0=$abc$43723$new_n337_ i1=$abc$43723$new_n154_ nq=$abc$43723$new_n349_
.subckt ao22_x2 i0=$abc$43723$new_n236_ i1=$abc$43723$new_n348_ i2=$abc$43723$new_n335_ q=$abc$43723$new_n350_
.subckt a2_x2 i0=$abc$43723$new_n350_ i1=$abc$43723$new_n349_ q=$abc$43723$auto$rtlil.cc:2558:MuxGate$36286
.subckt nor2_x0 i0=ByteCnt[9] i1=ByteCnt[11] nq=$abc$43723$new_n352_
.subckt nor4_x0 i0=ByteCnt[8] i1=ByteCnt[10] i2=ByteCnt[13] i3=ByteCnt[14] nq=$abc$43723$new_n353_
.subckt nor2_x0 i0=ByteCnt[12] i1=ByteCnt[15] nq=$abc$43723$new_n354_
.subckt a3_x2 i0=$abc$43723$new_n354_ i1=$abc$43723$new_n353_ i2=$abc$43723$new_n352_ q=$abc$43723$new_n355_
.subckt nor4_x0 i0=ByteCnt[4] i1=ByteCnt[5] i2=ByteCnt[6] i3=ByteCnt[7] nq=$abc$43723$new_n356_
.subckt a2_x2 i0=$abc$43723$new_n356_ i1=$abc$43723$new_n143_ q=$abc$43723$new_n357_
.subckt a2_x2 i0=$abc$43723$new_n146_ i1=ByteCnt[1] q=$abc$43723$new_n358_
.subckt a4_x2 i0=$abc$43723$new_n358_ i1=$abc$43723$new_n357_ i2=$abc$43723$new_n355_ i3=$abc$43723$new_n144_ q=ByteCntEq2
.subckt a3_x2 i0=$abc$43723$new_n357_ i1=$abc$43723$new_n355_ i2=$abc$43723$new_n177_ q=ByteCntEq7
.subckt a4_x2 i0=$abc$43723$new_n357_ i1=$abc$43723$new_n355_ i2=$abc$43723$new_n305_ i3=$abc$43723$new_n144_ q=ByteCntEq0
.subckt a2_x2 i0=ByteCnt[0] i1=$abc$43723$new_n145_ q=$abc$43723$new_n362_
.subckt a4_x2 i0=$abc$43723$new_n362_ i1=$abc$43723$new_n357_ i2=$abc$43723$new_n355_ i3=$abc$43723$new_n144_ q=ByteCntEq1
.subckt a4_x2 i0=$abc$43723$new_n357_ i1=$abc$43723$new_n355_ i2=$abc$43723$new_n175_ i3=$abc$43723$new_n144_ q=ByteCntEq3
.subckt a4_x2 i0=$abc$43723$new_n357_ i1=$abc$43723$new_n355_ i2=$abc$43723$new_n305_ i3=ByteCnt[2] q=ByteCntEq4
.subckt a4_x2 i0=$abc$43723$new_n362_ i1=$abc$43723$new_n357_ i2=$abc$43723$new_n355_ i3=ByteCnt[2] q=ByteCntEq5
.subckt a4_x2 i0=$abc$43723$new_n358_ i1=$abc$43723$new_n357_ i2=$abc$43723$new_n355_ i3=ByteCnt[2] q=ByteCntEq6
.subckt a2_x2 i0=DlyCrcEn i1=ByteCnt[2] q=$abc$43723$new_n368_
.subckt xr2_x1 i0=DlyCrcEn i1=ByteCnt[2] q=ByteCntOut[2]
.subckt a3_x2 i0=DlyCrcEn i1=ByteCnt[2] i2=ByteCnt[3] q=$abc$43723$new_n370_
.subckt nxr2_x1 i0=$abc$43723$new_n368_ i1=$abc$43723$new_n143_ nq=ByteCntOut[3]
.subckt a4_x2 i0=DlyCrcEn i1=ByteCnt[2] i2=ByteCnt[3] i3=ByteCnt[4] q=$abc$43723$new_n372_
.subckt nxr2_x1 i0=$abc$43723$new_n370_ i1=$abc$43723$new_n142_ nq=ByteCntOut[4]
.subckt a2_x2 i0=$abc$43723$new_n372_ i1=ByteCnt[5] q=$abc$43723$new_n374_
.subckt nxr2_x1 i0=$abc$43723$new_n372_ i1=$abc$43723$new_n141_ nq=ByteCntOut[5]
.subckt a3_x2 i0=$abc$43723$new_n372_ i1=ByteCnt[5] i2=ByteCnt[6] q=$abc$43723$new_n376_
.subckt nxr2_x1 i0=$abc$43723$new_n374_ i1=$abc$43723$new_n140_ nq=ByteCntOut[6]
.subckt a3_x2 i0=DlyCrcEn i1=ByteCnt[6] i2=ByteCnt[7] q=$abc$43723$new_n378_
.subckt a2_x2 i0=$abc$43723$new_n378_ i1=$abc$43723$new_n182_ q=$abc$43723$new_n379_
.subckt nxr2_x1 i0=$abc$43723$new_n376_ i1=$abc$43723$new_n139_ nq=ByteCntOut[7]
.subckt a3_x2 i0=$abc$43723$new_n378_ i1=$abc$43723$new_n182_ i2=ByteCnt[8] q=$abc$43723$new_n381_
.subckt nxr2_x1 i0=$abc$43723$new_n379_ i1=$abc$43723$new_n138_ nq=ByteCntOut[8]
.subckt nxr2_x1 i0=$abc$43723$new_n381_ i1=$abc$43723$new_n137_ nq=ByteCntOut[9]
.subckt a3_x2 i0=$abc$43723$new_n372_ i1=$abc$43723$new_n185_ i2=ByteCnt[5] q=$abc$43723$new_n384_
.subckt a2_x2 i0=$abc$43723$new_n182_ i1=ByteCnt[7] q=$abc$43723$new_n385_
.subckt a4_x2 i0=DlyCrcEn i1=ByteCnt[6] i2=ByteCnt[8] i3=ByteCnt[9] q=$abc$43723$new_n386_
.subckt a4_x2 i0=$abc$43723$new_n372_ i1=$abc$43723$new_n185_ i2=ByteCnt[5] i3=ByteCnt[10] q=$abc$43723$new_n387_
.subckt nxr2_x1 i0=$abc$43723$new_n384_ i1=$abc$43723$new_n136_ nq=ByteCntOut[10]
.subckt a4_x2 i0=$abc$43723$new_n386_ i1=$abc$43723$new_n385_ i2=ByteCnt[10] i3=ByteCnt[11] q=$abc$43723$new_n389_
.subckt nxr2_x1 i0=$abc$43723$new_n387_ i1=$abc$43723$new_n135_ nq=ByteCntOut[11]
.subckt a2_x2 i0=$abc$43723$new_n387_ i1=$abc$43723$new_n172_ q=$abc$43723$new_n391_
.subckt nxr2_x1 i0=$abc$43723$new_n389_ i1=$abc$43723$new_n134_ nq=ByteCntOut[12]
.subckt a4_x2 i0=$abc$43723$new_n372_ i1=$abc$43723$new_n185_ i2=$abc$43723$new_n174_ i3=ByteCnt[5] q=$abc$43723$new_n393_
.subckt nand4_x0 i0=$abc$43723$new_n372_ i1=$abc$43723$new_n185_ i2=$abc$43723$new_n174_ i3=ByteCnt[5] nq=$abc$43723$new_n394_
.subckt ao22_x2 i0=ByteCnt[13] i1=$abc$43723$new_n391_ i2=$abc$43723$new_n394_ q=ByteCntOut[13]
.subckt a2_x2 i0=$abc$43723$new_n393_ i1=ByteCnt[14] q=$abc$43723$new_n396_
.subckt nxr2_x1 i0=$abc$43723$new_n393_ i1=$abc$43723$new_n132_ nq=ByteCntOut[14]
.subckt nxr2_x1 i0=$abc$43723$new_n396_ i1=$abc$43723$new_n131_ nq=ByteCntOut[15]
.subckt nand4_x0 i0=$abc$43723$new_n357_ i1=$abc$43723$new_n355_ i2=$abc$43723$new_n176_ i3=$abc$43723$new_n144_ nq=ByteCntGreat2
.subckt a3_x2 i0=$abc$43723$new_n357_ i1=$abc$43723$new_n355_ i2=$abc$43723$new_n178_ q=ByteCntSmall7
.subckt inv_x0 i=Reset nq=$abc$43723$auto$rtlil.cc:2549:NotGate$36292
.subckt inv_x0 i=Reset nq=$abc$43723$auto$rtlil.cc:2549:NotGate$36296
.subckt inv_x0 i=Reset nq=$abc$43723$auto$rtlil.cc:2549:NotGate$36300
.subckt inv_x0 i=Reset nq=$abc$43723$auto$rtlil.cc:2549:NotGate$36304
.subckt inv_x0 i=Reset nq=$abc$43723$auto$rtlil.cc:2549:NotGate$36308
.subckt inv_x0 i=Reset nq=$abc$43723$auto$rtlil.cc:2549:NotGate$36312
.subckt inv_x0 i=Reset nq=$abc$43723$auto$rtlil.cc:2549:NotGate$36316
.subckt inv_x0 i=Reset nq=$abc$43723$auto$rtlil.cc:2549:NotGate$36320
.subckt inv_x0 i=Reset nq=$abc$43723$auto$rtlil.cc:2549:NotGate$36324
.subckt inv_x0 i=Reset nq=$abc$43723$auto$rtlil.cc:2549:NotGate$36328
.subckt inv_x0 i=Reset nq=$abc$43723$auto$rtlil.cc:2549:NotGate$36332
.subckt inv_x0 i=Reset nq=$abc$43723$auto$rtlil.cc:2549:NotGate$36336
.subckt inv_x0 i=Reset nq=$abc$43723$auto$rtlil.cc:2549:NotGate$36340
.subckt inv_x0 i=Reset nq=$abc$43723$auto$rtlil.cc:2549:NotGate$36344
.subckt inv_x0 i=Reset nq=$abc$43723$auto$rtlil.cc:2549:NotGate$36348
.subckt inv_x0 i=Reset nq=$abc$43723$auto$rtlil.cc:2549:NotGate$36352
.subckt inv_x0 i=Reset nq=$abc$43723$auto$rtlil.cc:2549:NotGate$36356
.subckt inv_x0 i=Reset nq=$abc$43723$auto$rtlil.cc:2549:NotGate$36360
.subckt inv_x0 i=Reset nq=$abc$43723$auto$rtlil.cc:2549:NotGate$36364
.subckt inv_x0 i=Reset nq=$abc$43723$auto$rtlil.cc:2549:NotGate$36368
.subckt inv_x0 i=Reset nq=$abc$43723$auto$rtlil.cc:2549:NotGate$36372
.subckt inv_x0 i=Reset nq=$abc$43723$auto$rtlil.cc:2549:NotGate$36376
.subckt inv_x0 i=Reset nq=$abc$43723$auto$rtlil.cc:2549:NotGate$36380
.subckt inv_x0 i=Reset nq=$abc$43723$auto$rtlil.cc:2549:NotGate$36384
.subckt sff1r_x4 ck=MRxClk i=$abc$43723$auto$rtlil.cc:2558:MuxGate$36286 nrst=$abc$43723$auto$rtlil.cc:2549:NotGate$36288 q=DlyCrcCnt[0]
.subckt sff1r_x4 ck=MRxClk i=$abc$43723$auto$rtlil.cc:2558:MuxGate$36290 nrst=$abc$43723$auto$rtlil.cc:2549:NotGate$36292 q=DlyCrcCnt[1]
.subckt sff1r_x4 ck=MRxClk i=$abc$43723$auto$rtlil.cc:2558:MuxGate$36294 nrst=$abc$43723$auto$rtlil.cc:2549:NotGate$36296 q=DlyCrcCnt[2]
.subckt sff1r_x4 ck=MRxClk i=$abc$43723$auto$rtlil.cc:2558:MuxGate$36298 nrst=$abc$43723$auto$rtlil.cc:2549:NotGate$36300 q=DlyCrcCnt[3]
.subckt sff1r_x4 ck=MRxClk i=$abc$43723$auto$rtlil.cc:2558:MuxGate$36302 nrst=$abc$43723$auto$rtlil.cc:2549:NotGate$36304 q=IFGCounter[0]
.subckt sff1r_x4 ck=MRxClk i=$abc$43723$auto$rtlil.cc:2558:MuxGate$36306 nrst=$abc$43723$auto$rtlil.cc:2549:NotGate$36308 q=IFGCounter[1]
.subckt sff1r_x4 ck=MRxClk i=$abc$43723$auto$rtlil.cc:2558:MuxGate$36310 nrst=$abc$43723$auto$rtlil.cc:2549:NotGate$36312 q=IFGCounter[2]
.subckt sff1r_x4 ck=MRxClk i=$abc$43723$auto$rtlil.cc:2558:MuxGate$36314 nrst=$abc$43723$auto$rtlil.cc:2549:NotGate$36316 q=IFGCounter[3]
.subckt sff1r_x4 ck=MRxClk i=$abc$43723$auto$rtlil.cc:2558:MuxGate$36318 nrst=$abc$43723$auto$rtlil.cc:2549:NotGate$36320 q=IFGCounter[4]
.subckt sff1r_x4 ck=MRxClk i=$abc$43723$auto$rtlil.cc:2558:MuxGate$36322 nrst=$abc$43723$auto$rtlil.cc:2549:NotGate$36324 q=ByteCnt[0]
.subckt sff1r_x4 ck=MRxClk i=$abc$43723$auto$rtlil.cc:2558:MuxGate$36326 nrst=$abc$43723$auto$rtlil.cc:2549:NotGate$36328 q=ByteCnt[1]
.subckt sff1r_x4 ck=MRxClk i=$abc$43723$auto$rtlil.cc:2558:MuxGate$36330 nrst=$abc$43723$auto$rtlil.cc:2549:NotGate$36332 q=ByteCnt[2]
.subckt sff1r_x4 ck=MRxClk i=$abc$43723$auto$rtlil.cc:2558:MuxGate$36334 nrst=$abc$43723$auto$rtlil.cc:2549:NotGate$36336 q=ByteCnt[3]
.subckt sff1r_x4 ck=MRxClk i=$abc$43723$auto$rtlil.cc:2558:MuxGate$36338 nrst=$abc$43723$auto$rtlil.cc:2549:NotGate$36340 q=ByteCnt[4]
.subckt sff1r_x4 ck=MRxClk i=$abc$43723$auto$rtlil.cc:2558:MuxGate$36342 nrst=$abc$43723$auto$rtlil.cc:2549:NotGate$36344 q=ByteCnt[5]
.subckt sff1r_x4 ck=MRxClk i=$abc$43723$auto$rtlil.cc:2558:MuxGate$36346 nrst=$abc$43723$auto$rtlil.cc:2549:NotGate$36348 q=ByteCnt[6]
.subckt sff1r_x4 ck=MRxClk i=$abc$43723$auto$rtlil.cc:2558:MuxGate$36350 nrst=$abc$43723$auto$rtlil.cc:2549:NotGate$36352 q=ByteCnt[7]
.subckt sff1r_x4 ck=MRxClk i=$abc$43723$auto$rtlil.cc:2558:MuxGate$36354 nrst=$abc$43723$auto$rtlil.cc:2549:NotGate$36356 q=ByteCnt[8]
.subckt sff1r_x4 ck=MRxClk i=$abc$43723$auto$rtlil.cc:2558:MuxGate$36358 nrst=$abc$43723$auto$rtlil.cc:2549:NotGate$36360 q=ByteCnt[9]
.subckt sff1r_x4 ck=MRxClk i=$abc$43723$auto$rtlil.cc:2558:MuxGate$36362 nrst=$abc$43723$auto$rtlil.cc:2549:NotGate$36364 q=ByteCnt[10]
.subckt sff1r_x4 ck=MRxClk i=$abc$43723$auto$rtlil.cc:2558:MuxGate$36366 nrst=$abc$43723$auto$rtlil.cc:2549:NotGate$36368 q=ByteCnt[11]
.subckt sff1r_x4 ck=MRxClk i=$abc$43723$auto$rtlil.cc:2558:MuxGate$36370 nrst=$abc$43723$auto$rtlil.cc:2549:NotGate$36372 q=ByteCnt[12]
.subckt sff1r_x4 ck=MRxClk i=$abc$43723$auto$rtlil.cc:2558:MuxGate$36374 nrst=$abc$43723$auto$rtlil.cc:2549:NotGate$36376 q=ByteCnt[13]
.subckt sff1r_x4 ck=MRxClk i=$abc$43723$auto$rtlil.cc:2558:MuxGate$36378 nrst=$abc$43723$auto$rtlil.cc:2549:NotGate$36380 q=ByteCnt[14]
.subckt sff1r_x4 ck=MRxClk i=$abc$43723$auto$rtlil.cc:2558:MuxGate$36382 nrst=$abc$43723$auto$rtlil.cc:2549:NotGate$36384 q=ByteCnt[15]
.names ByteCnt[0] ByteCntDelayed[0]
1 1
.names ByteCnt[1] ByteCntDelayed[1]
1 1
.names ByteCnt[0] ByteCntOut[0]
1 1
.names ByteCnt[1] ByteCntOut[1]
1 1
.end

.model eth_rxethmac
.inputs MRxClk MRxDV MRxD[0] MRxD[1] MRxD[2] MRxD[3] Reset Transmitting MaxFL[0] MaxFL[1] MaxFL[2] MaxFL[3] MaxFL[4] MaxFL[5] MaxFL[6] MaxFL[7] MaxFL[8] MaxFL[9] MaxFL[10] MaxFL[11] MaxFL[12] MaxFL[13] MaxFL[14] MaxFL[15] r_IFG HugEn DlyCrcEn MAC[0] MAC[1] MAC[2] MAC[3] MAC[4] MAC[5] MAC[6] MAC[7] MAC[8] MAC[9] MAC[10] MAC[11] MAC[12] MAC[13] MAC[14] MAC[15] MAC[16] MAC[17] MAC[18] MAC[19] MAC[20] MAC[21] MAC[22] MAC[23] MAC[24] MAC[25] MAC[26] MAC[27] MAC[28] MAC[29] MAC[30] MAC[31] MAC[32] MAC[33] MAC[34] MAC[35] MAC[36] MAC[37] MAC[38] MAC[39] MAC[40] MAC[41] MAC[42] MAC[43] MAC[44] MAC[45] MAC[46] MAC[47] r_Pro r_Bro r_HASH0[0] r_HASH0[1] r_HASH0[2] r_HASH0[3] r_HASH0[4] r_HASH0[5] r_HASH0[6] r_HASH0[7] r_HASH0[8] r_HASH0[9] r_HASH0[10] r_HASH0[11] r_HASH0[12] r_HASH0[13] r_HASH0[14] r_HASH0[15] r_HASH0[16] r_HASH0[17] r_HASH0[18] r_HASH0[19] r_HASH0[20] r_HASH0[21] r_HASH0[22] r_HASH0[23] r_HASH0[24] r_HASH0[25] r_HASH0[26] r_HASH0[27] r_HASH0[28] r_HASH0[29] r_HASH0[30] r_HASH0[31] r_HASH1[0] r_HASH1[1] r_HASH1[2] r_HASH1[3] r_HASH1[4] r_HASH1[5] r_HASH1[6] r_HASH1[7] r_HASH1[8] r_HASH1[9] r_HASH1[10] r_HASH1[11] r_HASH1[12] r_HASH1[13] r_HASH1[14] r_HASH1[15] r_HASH1[16] r_HASH1[17] r_HASH1[18] r_HASH1[19] r_HASH1[20] r_HASH1[21] r_HASH1[22] r_HASH1[23] r_HASH1[24] r_HASH1[25] r_HASH1[26] r_HASH1[27] r_HASH1[28] r_HASH1[29] r_HASH1[30] r_HASH1[31] PassAll ControlFrmAddressOK
.outputs RxData[0] RxData[1] RxData[2] RxData[3] RxData[4] RxData[5] RxData[6] RxData[7] RxValid RxStartFrm RxEndFrm ByteCnt[0] ByteCnt[1] ByteCnt[2] ByteCnt[3] ByteCnt[4] ByteCnt[5] ByteCnt[6] ByteCnt[7] ByteCnt[8] ByteCnt[9] ByteCnt[10] ByteCnt[11] ByteCnt[12] ByteCnt[13] ByteCnt[14] ByteCnt[15] ByteCntEq0 ByteCntGreat2 ByteCntMaxFrame CrcError StateIdle StatePreamble StateSFD StateData[0] StateData[1] RxAbort AddressMiss
.names $false
.names $true
1
.names $undef
.subckt inv_x0 i=DlyCrcCnt[3] nq=$abc$44018$new_n114_
.subckt inv_x0 i=StateData[0] nq=$abc$44018$new_n115_
.subckt inv_x0 i=MRxD[1] nq=$abc$44018$new_n116_
.subckt inv_x0 i=MRxD[3] nq=$abc$44018$new_n117_
.subckt inv_x0 i=ByteCntMaxFrame nq=$abc$44018$new_n118_
.subckt inv_x0 i=MRxDV nq=$abc$44018$new_n119_
.subckt inv_x0 i=DlyCrcEn nq=$abc$44018$new_n120_
.subckt inv_x0 i=Reset nq=$abc$44018$auto$rtlil.cc:2549:NotGate$36386
.subckt inv_x0 i=RxEndFrm_d nq=$abc$44018$new_n122_
.subckt nor2_x0 i0=DlyCrcCnt[2] i1=DlyCrcCnt[3] nq=$abc$44018$new_n123_
.subckt a2_x2 i0=DlyCrcCnt[1] i1=DlyCrcCnt[0] q=$abc$44018$new_n124_
.subckt nand2_x0 i0=DlyCrcCnt[1] i1=DlyCrcCnt[0] nq=$abc$44018$new_n125_
.subckt a3_x2 i0=$abc$44018$new_n125_ i1=$abc$44018$new_n123_ i2=ByteCntEq0 q=$abc$44018$new_n126_
.subckt nand3_x0 i0=$abc$44018$new_n125_ i1=$abc$44018$new_n123_ i2=ByteCntEq0 nq=$abc$44018$new_n127_
.subckt a2_x2 i0=$abc$44018$new_n127_ i1=StateData[0] q=GenerateRxValid
.subckt ao22_x2 i0=$abc$44018$new_n115_ i1=$abc$44018$new_n126_ i2=DelayData q=$abc$44018$new_n129_
.subckt a3_x2 i0=$abc$44018$new_n127_ i1=LatchedByte[7] i2=StateData[0] q=$abc$44018$new_n130_
.subckt oa22_x2 i0=RxData_d[7] i1=$abc$44018$new_n129_ i2=$abc$44018$new_n130_ q=$abc$44018$auto$rtlil.cc:2558:MuxGate$36492
.subckt a3_x2 i0=$abc$44018$new_n127_ i1=LatchedByte[6] i2=StateData[0] q=$abc$44018$new_n132_
.subckt oa22_x2 i0=RxData_d[6] i1=$abc$44018$new_n129_ i2=$abc$44018$new_n132_ q=$abc$44018$auto$rtlil.cc:2558:MuxGate$36488
.subckt a3_x2 i0=$abc$44018$new_n127_ i1=LatchedByte[5] i2=StateData[0] q=$abc$44018$new_n134_
.subckt oa22_x2 i0=RxData_d[5] i1=$abc$44018$new_n129_ i2=$abc$44018$new_n134_ q=$abc$44018$auto$rtlil.cc:2558:MuxGate$36484
.subckt a3_x2 i0=$abc$44018$new_n127_ i1=LatchedByte[4] i2=StateData[0] q=$abc$44018$new_n136_
.subckt oa22_x2 i0=RxData_d[4] i1=$abc$44018$new_n129_ i2=$abc$44018$new_n136_ q=$abc$44018$auto$rtlil.cc:2558:MuxGate$36480
.subckt a3_x2 i0=$abc$44018$new_n127_ i1=LatchedByte[3] i2=StateData[0] q=$abc$44018$new_n138_
.subckt oa22_x2 i0=RxData_d[3] i1=$abc$44018$new_n129_ i2=$abc$44018$new_n138_ q=$abc$44018$auto$rtlil.cc:2558:MuxGate$36476
.subckt a3_x2 i0=$abc$44018$new_n127_ i1=LatchedByte[2] i2=StateData[0] q=$abc$44018$new_n140_
.subckt oa22_x2 i0=RxData_d[2] i1=$abc$44018$new_n129_ i2=$abc$44018$new_n140_ q=$abc$44018$auto$rtlil.cc:2558:MuxGate$36472
.subckt a3_x2 i0=$abc$44018$new_n127_ i1=LatchedByte[1] i2=StateData[0] q=$abc$44018$new_n142_
.subckt oa22_x2 i0=RxData_d[1] i1=$abc$44018$new_n129_ i2=$abc$44018$new_n142_ q=$abc$44018$auto$rtlil.cc:2558:MuxGate$36468
.subckt a3_x2 i0=$abc$44018$new_n127_ i1=LatchedByte[0] i2=StateData[0] q=$abc$44018$new_n144_
.subckt oa22_x2 i0=RxData_d[0] i1=$abc$44018$new_n129_ i2=$abc$44018$new_n144_ q=$abc$44018$auto$rtlil.cc:2558:MuxGate$36464
.subckt nand2_x0 i0=ByteCntEq6 i1=StateData[0] nq=$abc$44018$new_n146_
.subckt inv_x0 i=$abc$44018$new_n146_ nq=$0\CrcHashGood[0:0]
.subckt nor2_x0 i0=RxAbort i1=RxEndFrm nq=$abc$44018$new_n148_
.subckt nand2_x0 i0=ByteCntSmall7 i1=StateData[0] nq=$abc$44018$new_n149_
.subckt a3_x2 i0=$abc$44018$new_n149_ i1=$abc$44018$new_n148_ i2=Broadcast q=$abc$44018$new_n150_
.subckt a2_x2 i0=ByteCntEq1 i1=StateData[0] q=$abc$44018$new_n151_
.subckt oa22_x2 i0=Broadcast i1=$abc$44018$new_n148_ i2=$abc$44018$new_n151_ q=$abc$44018$new_n152_
.subckt a4_x2 i0=LatchedByte[6] i1=LatchedByte[7] i2=LatchedByte[4] i3=LatchedByte[5] q=$abc$44018$new_n153_
.subckt a4_x2 i0=LatchedByte[2] i1=LatchedByte[3] i2=LatchedByte[0] i3=LatchedByte[1] q=$abc$44018$new_n154_
.subckt a2_x2 i0=$abc$44018$new_n154_ i1=$abc$44018$new_n153_ q=$abc$44018$new_n155_
.subckt oa22_x2 i0=$abc$44018$new_n155_ i1=$abc$44018$new_n152_ i2=$abc$44018$new_n150_ q=$abc$44018$auto$rtlil.cc:2558:MuxGate$36436
.subckt a3_x2 i0=ByteCntEq1 i1=LatchedByte[0] i2=StateData[0] q=$abc$44018$new_n157_
.subckt oa22_x2 i0=Multicast i1=$abc$44018$new_n148_ i2=$abc$44018$new_n157_ q=$abc$44018$auto$rtlil.cc:2558:MuxGate$36398
.subckt a4_x2 i0=MRxD[3] i1=MRxD[2] i2=$abc$44018$new_n116_ i3=MRxD[0] q=MRxDEqD
.subckt a4_x2 i0=$abc$44018$new_n117_ i1=MRxD[2] i2=$abc$44018$new_n116_ i3=MRxD[0] q=MRxDEq5
.subckt ao22_x2 i0=StateData[0] i1=StateData[1] i2=MRxDV q=$abc$44018$new_n161_
.subckt a2_x2 i0=$abc$44018$new_n161_ i1=$abc$44018$new_n118_ q=Enable_Crc
.subckt nor3_x0 i0=DlyCrcCnt[1] i1=DlyCrcCnt[0] i2=DlyCrcCnt[2] nq=$abc$44018$new_n163_
.subckt o4_x2 i0=DlyCrcCnt[1] i1=DlyCrcCnt[0] i2=DlyCrcCnt[2] i3=DlyCrcCnt[3] q=$abc$44018$new_n164_
.subckt ao22_x2 i0=$abc$44018$new_n114_ i1=$abc$44018$new_n163_ i2=DlyCrcEn q=$abc$44018$new_n165_
.subckt oa22_x2 i0=$abc$44018$new_n165_ i1=$abc$44018$new_n164_ i2=StateSFD q=Initialize_Crc
.subckt oa22_x2 i0=$abc$44018$new_n124_ i1=$abc$44018$new_n123_ i2=$abc$44018$new_n120_ q=$abc$44018$new_n167_
.subckt ao22_x2 i0=DlyCrcEn i1=ByteCntEq1 i2=StateData[0] q=$abc$44018$new_n168_
.subckt a2_x2 i0=$abc$44018$new_n168_ i1=$abc$44018$new_n167_ q=GenerateRxStartFrm
.subckt oa22_x2 i0=ByteCntGreat2 i1=$abc$44018$new_n119_ i2=ByteCntMaxFrame q=$abc$44018$new_n170_
.subckt a2_x2 i0=$abc$44018$new_n170_ i1=StateData[0] q=GenerateRxEndFrm
.subckt nand3_x0 i0=ByteCntGreat2 i1=$abc$44018$new_n119_ i2=StateData[1] nq=$abc$44018$new_n172_
.subckt nand2_x0 i0=$abc$44018$new_n172_ i1=$abc$44018$new_n122_ nq=$0\RxEndFrm[0:0]
.subckt nor2_x0 i0=Reset i1=StateIdle nq=$abc$44018$new_n174_
.subckt mx2_x2 cmd=$abc$44018$new_n146_ i0=Crc[26] i1=CrcHash[0] q=$abc$44018$new_n175_
.subckt a2_x2 i0=$abc$44018$new_n175_ i1=$abc$44018$new_n174_ q=$abc$44018$auto$rtlil.cc:2558:MuxGate$36442
.subckt mx2_x2 cmd=$abc$44018$new_n146_ i0=Crc[27] i1=CrcHash[1] q=$abc$44018$new_n177_
.subckt a2_x2 i0=$abc$44018$new_n177_ i1=$abc$44018$new_n174_ q=$abc$44018$auto$rtlil.cc:2558:MuxGate$36446
.subckt mx2_x2 cmd=$abc$44018$new_n146_ i0=Crc[28] i1=CrcHash[2] q=$abc$44018$new_n179_
.subckt a2_x2 i0=$abc$44018$new_n179_ i1=$abc$44018$new_n174_ q=$abc$44018$auto$rtlil.cc:2558:MuxGate$36450
.subckt mx2_x2 cmd=$abc$44018$new_n146_ i0=Crc[29] i1=CrcHash[3] q=$abc$44018$new_n181_
.subckt a2_x2 i0=$abc$44018$new_n181_ i1=$abc$44018$new_n174_ q=$abc$44018$auto$rtlil.cc:2558:MuxGate$36454
.subckt mx2_x2 cmd=$abc$44018$new_n146_ i0=Crc[30] i1=CrcHash[4] q=$abc$44018$new_n183_
.subckt a2_x2 i0=$abc$44018$new_n183_ i1=$abc$44018$new_n174_ q=$abc$44018$auto$rtlil.cc:2558:MuxGate$36458
.subckt mx2_x2 cmd=$abc$44018$new_n146_ i0=Crc[31] i1=CrcHash[5] q=$abc$44018$new_n185_
.subckt a2_x2 i0=$abc$44018$new_n185_ i1=$abc$44018$new_n174_ q=$abc$44018$auto$rtlil.cc:2558:MuxGate$36462
.subckt inv_x0 i=Reset nq=$abc$44018$auto$rtlil.cc:2549:NotGate$36388
.subckt inv_x0 i=Reset nq=$abc$44018$auto$rtlil.cc:2549:NotGate$36390
.subckt inv_x0 i=Reset nq=$abc$44018$auto$rtlil.cc:2549:NotGate$36392
.subckt inv_x0 i=Reset nq=$abc$44018$auto$rtlil.cc:2549:NotGate$36394
.subckt inv_x0 i=Reset nq=$abc$44018$auto$rtlil.cc:2549:NotGate$36396
.subckt inv_x0 i=Reset nq=$abc$44018$auto$rtlil.cc:2549:NotGate$36400
.subckt inv_x0 i=Reset nq=$abc$44018$auto$rtlil.cc:2549:NotGate$36402
.subckt inv_x0 i=Reset nq=$abc$44018$auto$rtlil.cc:2549:NotGate$36404
.subckt inv_x0 i=Reset nq=$abc$44018$auto$rtlil.cc:2549:NotGate$36406
.subckt inv_x0 i=Reset nq=$abc$44018$auto$rtlil.cc:2549:NotGate$36408
.subckt inv_x0 i=Reset nq=$abc$44018$auto$rtlil.cc:2549:NotGate$36410
.subckt inv_x0 i=Reset nq=$abc$44018$auto$rtlil.cc:2549:NotGate$36412
.subckt inv_x0 i=Reset nq=$abc$44018$auto$rtlil.cc:2549:NotGate$36414
.subckt inv_x0 i=Reset nq=$abc$44018$auto$rtlil.cc:2549:NotGate$36416
.subckt inv_x0 i=Reset nq=$abc$44018$auto$rtlil.cc:2549:NotGate$36418
.subckt inv_x0 i=Reset nq=$abc$44018$auto$rtlil.cc:2549:NotGate$36420
.subckt inv_x0 i=Reset nq=$abc$44018$auto$rtlil.cc:2549:NotGate$36422
.subckt inv_x0 i=Reset nq=$abc$44018$auto$rtlil.cc:2549:NotGate$36424
.subckt inv_x0 i=Reset nq=$abc$44018$auto$rtlil.cc:2549:NotGate$36426
.subckt inv_x0 i=Reset nq=$abc$44018$auto$rtlil.cc:2549:NotGate$36428
.subckt inv_x0 i=Reset nq=$abc$44018$auto$rtlil.cc:2549:NotGate$36430
.subckt inv_x0 i=Reset nq=$abc$44018$auto$rtlil.cc:2549:NotGate$36432
.subckt inv_x0 i=Reset nq=$abc$44018$auto$rtlil.cc:2549:NotGate$36434
.subckt inv_x0 i=Reset nq=$abc$44018$auto$rtlil.cc:2549:NotGate$36438
.subckt inv_x0 i=Reset nq=$abc$44018$auto$rtlil.cc:2549:NotGate$36466
.subckt inv_x0 i=Reset nq=$abc$44018$auto$rtlil.cc:2549:NotGate$36470
.subckt inv_x0 i=Reset nq=$abc$44018$auto$rtlil.cc:2549:NotGate$36474
.subckt inv_x0 i=Reset nq=$abc$44018$auto$rtlil.cc:2549:NotGate$36478
.subckt inv_x0 i=Reset nq=$abc$44018$auto$rtlil.cc:2549:NotGate$36482
.subckt inv_x0 i=Reset nq=$abc$44018$auto$rtlil.cc:2549:NotGate$36486
.subckt inv_x0 i=Reset nq=$abc$44018$auto$rtlil.cc:2549:NotGate$36490
.subckt inv_x0 i=Reset nq=$abc$44018$auto$rtlil.cc:2549:NotGate$36494
.subckt sff1r_x4 ck=MRxClk i=$0\RxEndFrm[0:0] nrst=$abc$44018$auto$rtlil.cc:2549:NotGate$36386 q=RxEndFrm
.subckt sff1r_x4 ck=MRxClk i=GenerateRxEndFrm nrst=$abc$44018$auto$rtlil.cc:2549:NotGate$36388 q=RxEndFrm_d
.subckt sff1r_x4 ck=MRxClk i=RxStartFrm_d nrst=$abc$44018$auto$rtlil.cc:2549:NotGate$36390 q=RxStartFrm
.subckt sff1r_x4 ck=MRxClk i=GenerateRxStartFrm nrst=$abc$44018$auto$rtlil.cc:2549:NotGate$36392 q=RxStartFrm_d
.subckt sff1r_x4 ck=MRxClk i=RxValid_d nrst=$abc$44018$auto$rtlil.cc:2549:NotGate$36394 q=RxValid
.subckt sff1r_x4 ck=MRxClk i=GenerateRxValid nrst=$abc$44018$auto$rtlil.cc:2549:NotGate$36396 q=RxValid_d
.subckt sff1r_x4 ck=MRxClk i=$abc$44018$auto$rtlil.cc:2558:MuxGate$36398 nrst=$abc$44018$auto$rtlil.cc:2549:NotGate$36400 q=Multicast
.subckt sff1r_x4 ck=MRxClk i=RxData_d[0] nrst=$abc$44018$auto$rtlil.cc:2549:NotGate$36402 q=RxData[0]
.subckt sff1r_x4 ck=MRxClk i=RxData_d[1] nrst=$abc$44018$auto$rtlil.cc:2549:NotGate$36404 q=RxData[1]
.subckt sff1r_x4 ck=MRxClk i=RxData_d[2] nrst=$abc$44018$auto$rtlil.cc:2549:NotGate$36406 q=RxData[2]
.subckt sff1r_x4 ck=MRxClk i=RxData_d[3] nrst=$abc$44018$auto$rtlil.cc:2549:NotGate$36408 q=RxData[3]
.subckt sff1r_x4 ck=MRxClk i=RxData_d[4] nrst=$abc$44018$auto$rtlil.cc:2549:NotGate$36410 q=RxData[4]
.subckt sff1r_x4 ck=MRxClk i=RxData_d[5] nrst=$abc$44018$auto$rtlil.cc:2549:NotGate$36412 q=RxData[5]
.subckt sff1r_x4 ck=MRxClk i=RxData_d[6] nrst=$abc$44018$auto$rtlil.cc:2549:NotGate$36414 q=RxData[6]
.subckt sff1r_x4 ck=MRxClk i=RxData_d[7] nrst=$abc$44018$auto$rtlil.cc:2549:NotGate$36416 q=RxData[7]
.subckt sff1r_x4 ck=MRxClk i=StateData[0] nrst=$abc$44018$auto$rtlil.cc:2549:NotGate$36418 q=DelayData
.subckt sff1r_x4 ck=MRxClk i=LatchedByte[4] nrst=$abc$44018$auto$rtlil.cc:2549:NotGate$36420 q=LatchedByte[0]
.subckt sff1r_x4 ck=MRxClk i=LatchedByte[5] nrst=$abc$44018$auto$rtlil.cc:2549:NotGate$36422 q=LatchedByte[1]
.subckt sff1r_x4 ck=MRxClk i=LatchedByte[6] nrst=$abc$44018$auto$rtlil.cc:2549:NotGate$36424 q=LatchedByte[2]
.subckt sff1r_x4 ck=MRxClk i=LatchedByte[7] nrst=$abc$44018$auto$rtlil.cc:2549:NotGate$36426 q=LatchedByte[3]
.subckt sff1r_x4 ck=MRxClk i=MRxD[0] nrst=$abc$44018$auto$rtlil.cc:2549:NotGate$36428 q=LatchedByte[4]
.subckt sff1r_x4 ck=MRxClk i=MRxD[1] nrst=$abc$44018$auto$rtlil.cc:2549:NotGate$36430 q=LatchedByte[5]
.subckt sff1r_x4 ck=MRxClk i=MRxD[2] nrst=$abc$44018$auto$rtlil.cc:2549:NotGate$36432 q=LatchedByte[6]
.subckt sff1r_x4 ck=MRxClk i=MRxD[3] nrst=$abc$44018$auto$rtlil.cc:2549:NotGate$36434 q=LatchedByte[7]
.subckt sff1r_x4 ck=MRxClk i=$abc$44018$auto$rtlil.cc:2558:MuxGate$36436 nrst=$abc$44018$auto$rtlil.cc:2549:NotGate$36438 q=Broadcast
.subckt sff1_x4 ck=MRxClk i=$abc$44018$auto$rtlil.cc:2558:MuxGate$36442 q=CrcHash[0]
.subckt sff1_x4 ck=MRxClk i=$abc$44018$auto$rtlil.cc:2558:MuxGate$36446 q=CrcHash[1]
.subckt sff1_x4 ck=MRxClk i=$abc$44018$auto$rtlil.cc:2558:MuxGate$36450 q=CrcHash[2]
.subckt sff1_x4 ck=MRxClk i=$abc$44018$auto$rtlil.cc:2558:MuxGate$36454 q=CrcHash[3]
.subckt sff1_x4 ck=MRxClk i=$abc$44018$auto$rtlil.cc:2558:MuxGate$36458 q=CrcHash[4]
.subckt sff1_x4 ck=MRxClk i=$abc$44018$auto$rtlil.cc:2558:MuxGate$36462 q=CrcHash[5]
.subckt sff1_x4 ck=MRxClk i=$0\CrcHashGood[0:0] q=CrcHashGood
.subckt sff1r_x4 ck=MRxClk i=$abc$44018$auto$rtlil.cc:2558:MuxGate$36464 nrst=$abc$44018$auto$rtlil.cc:2549:NotGate$36466 q=RxData_d[0]
.subckt sff1r_x4 ck=MRxClk i=$abc$44018$auto$rtlil.cc:2558:MuxGate$36468 nrst=$abc$44018$auto$rtlil.cc:2549:NotGate$36470 q=RxData_d[1]
.subckt sff1r_x4 ck=MRxClk i=$abc$44018$auto$rtlil.cc:2558:MuxGate$36472 nrst=$abc$44018$auto$rtlil.cc:2549:NotGate$36474 q=RxData_d[2]
.subckt sff1r_x4 ck=MRxClk i=$abc$44018$auto$rtlil.cc:2558:MuxGate$36476 nrst=$abc$44018$auto$rtlil.cc:2549:NotGate$36478 q=RxData_d[3]
.subckt sff1r_x4 ck=MRxClk i=$abc$44018$auto$rtlil.cc:2558:MuxGate$36480 nrst=$abc$44018$auto$rtlil.cc:2549:NotGate$36482 q=RxData_d[4]
.subckt sff1r_x4 ck=MRxClk i=$abc$44018$auto$rtlil.cc:2558:MuxGate$36484 nrst=$abc$44018$auto$rtlil.cc:2549:NotGate$36486 q=RxData_d[5]
.subckt sff1r_x4 ck=MRxClk i=$abc$44018$auto$rtlil.cc:2558:MuxGate$36488 nrst=$abc$44018$auto$rtlil.cc:2549:NotGate$36490 q=RxData_d[6]
.subckt sff1r_x4 ck=MRxClk i=$abc$44018$auto$rtlil.cc:2558:MuxGate$36492 nrst=$abc$44018$auto$rtlil.cc:2549:NotGate$36494 q=RxData_d[7]
.subckt eth_crc Clk=MRxClk Crc[0]=Crc[0] Crc[1]=Crc[1] Crc[2]=Crc[2] Crc[3]=Crc[3] Crc[4]=Crc[4] Crc[5]=Crc[5] Crc[6]=Crc[6] Crc[7]=Crc[7] Crc[8]=Crc[8] Crc[9]=Crc[9] Crc[10]=Crc[10] Crc[11]=Crc[11] Crc[12]=Crc[12] Crc[13]=Crc[13] Crc[14]=Crc[14] Crc[15]=Crc[15] Crc[16]=Crc[16] Crc[17]=Crc[17] Crc[18]=Crc[18] Crc[19]=Crc[19] Crc[20]=Crc[20] Crc[21]=Crc[21] Crc[22]=Crc[22] Crc[23]=Crc[23] Crc[24]=Crc[24] Crc[25]=Crc[25] Crc[26]=Crc[26] Crc[27]=Crc[27] Crc[28]=Crc[28] Crc[29]=Crc[29] Crc[30]=Crc[30] Crc[31]=Crc[31] CrcError=CrcError Data[0]=MRxD[3] Data[1]=MRxD[2] Data[2]=MRxD[1] Data[3]=MRxD[0] Enable=Enable_Crc Initialize=Initialize_Crc Reset=Reset
.subckt eth_rxaddrcheck AddressMiss=AddressMiss Broadcast=Broadcast ByteCntEq0=ByteCntEq0 ByteCntEq2=ByteCntEq2 ByteCntEq3=ByteCntEq3 ByteCntEq4=ByteCntEq4 ByteCntEq5=ByteCntEq5 ByteCntEq6=ByteCntEq6 ByteCntEq7=ByteCntEq7 ControlFrmAddressOK=ControlFrmAddressOK CrcHash[0]=CrcHash[0] CrcHash[1]=CrcHash[1] CrcHash[2]=CrcHash[2] CrcHash[3]=CrcHash[3] CrcHash[4]=CrcHash[4] CrcHash[5]=CrcHash[5] CrcHashGood=CrcHashGood HASH0[0]=r_HASH0[0] HASH0[1]=r_HASH0[1] HASH0[2]=r_HASH0[2] HASH0[3]=r_HASH0[3] HASH0[4]=r_HASH0[4] HASH0[5]=r_HASH0[5] HASH0[6]=r_HASH0[6] HASH0[7]=r_HASH0[7] HASH0[8]=r_HASH0[8] HASH0[9]=r_HASH0[9] HASH0[10]=r_HASH0[10] HASH0[11]=r_HASH0[11] HASH0[12]=r_HASH0[12] HASH0[13]=r_HASH0[13] HASH0[14]=r_HASH0[14] HASH0[15]=r_HASH0[15] HASH0[16]=r_HASH0[16] HASH0[17]=r_HASH0[17] HASH0[18]=r_HASH0[18] HASH0[19]=r_HASH0[19] HASH0[20]=r_HASH0[20] HASH0[21]=r_HASH0[21] HASH0[22]=r_HASH0[22] HASH0[23]=r_HASH0[23] HASH0[24]=r_HASH0[24] HASH0[25]=r_HASH0[25] HASH0[26]=r_HASH0[26] HASH0[27]=r_HASH0[27] HASH0[28]=r_HASH0[28] HASH0[29]=r_HASH0[29] HASH0[30]=r_HASH0[30] HASH0[31]=r_HASH0[31] HASH1[0]=r_HASH1[0] HASH1[1]=r_HASH1[1] HASH1[2]=r_HASH1[2] HASH1[3]=r_HASH1[3] HASH1[4]=r_HASH1[4] HASH1[5]=r_HASH1[5] HASH1[6]=r_HASH1[6] HASH1[7]=r_HASH1[7] HASH1[8]=r_HASH1[8] HASH1[9]=r_HASH1[9] HASH1[10]=r_HASH1[10] HASH1[11]=r_HASH1[11] HASH1[12]=r_HASH1[12] HASH1[13]=r_HASH1[13] HASH1[14]=r_HASH1[14] HASH1[15]=r_HASH1[15] HASH1[16]=r_HASH1[16] HASH1[17]=r_HASH1[17] HASH1[18]=r_HASH1[18] HASH1[19]=r_HASH1[19] HASH1[20]=r_HASH1[20] HASH1[21]=r_HASH1[21] HASH1[22]=r_HASH1[22] HASH1[23]=r_HASH1[23] HASH1[24]=r_HASH1[24] HASH1[25]=r_HASH1[25] HASH1[26]=r_HASH1[26] HASH1[27]=r_HASH1[27] HASH1[28]=r_HASH1[28] HASH1[29]=r_HASH1[29] HASH1[30]=r_HASH1[30] HASH1[31]=r_HASH1[31] MAC[0]=MAC[0] MAC[1]=MAC[1] MAC[2]=MAC[2] MAC[3]=MAC[3] MAC[4]=MAC[4] MAC[5]=MAC[5] MAC[6]=MAC[6] MAC[7]=MAC[7] MAC[8]=MAC[8] MAC[9]=MAC[9] MAC[10]=MAC[10] MAC[11]=MAC[11] MAC[12]=MAC[12] MAC[13]=MAC[13] MAC[14]=MAC[14] MAC[15]=MAC[15] MAC[16]=MAC[16] MAC[17]=MAC[17] MAC[18]=MAC[18] MAC[19]=MAC[19] MAC[20]=MAC[20] MAC[21]=MAC[21] MAC[22]=MAC[22] MAC[23]=MAC[23] MAC[24]=MAC[24] MAC[25]=MAC[25] MAC[26]=MAC[26] MAC[27]=MAC[27] MAC[28]=MAC[28] MAC[29]=MAC[29] MAC[30]=MAC[30] MAC[31]=MAC[31] MAC[32]=MAC[32] MAC[33]=MAC[33] MAC[34]=MAC[34] MAC[35]=MAC[35] MAC[36]=MAC[36] MAC[37]=MAC[37] MAC[38]=MAC[38] MAC[39]=MAC[39] MAC[40]=MAC[40] MAC[41]=MAC[41] MAC[42]=MAC[42] MAC[43]=MAC[43] MAC[44]=MAC[44] MAC[45]=MAC[45] MAC[46]=MAC[46] MAC[47]=MAC[47] MRxClk=MRxClk Multicast=Multicast PassAll=PassAll Reset=Reset RxAbort=RxAbort RxData[0]=RxData[0] RxData[1]=RxData[1] RxData[2]=RxData[2] RxData[3]=RxData[3] RxData[4]=RxData[4] RxData[5]=RxData[5] RxData[6]=RxData[6] RxData[7]=RxData[7] RxEndFrm=RxEndFrm StateData[0]=StateData[0] StateData[1]=StateData[1] r_Bro=r_Bro r_Pro=r_Pro
.subckt eth_rxcounters ByteCntEq0=ByteCntEq0 ByteCntEq1=ByteCntEq1 ByteCntEq2=ByteCntEq2 ByteCntEq3=ByteCntEq3 ByteCntEq4=ByteCntEq4 ByteCntEq5=ByteCntEq5 ByteCntEq6=ByteCntEq6 ByteCntEq7=ByteCntEq7 ByteCntGreat2=ByteCntGreat2 ByteCntMaxFrame=ByteCntMaxFrame ByteCntOut[0]=ByteCnt[0] ByteCntOut[1]=ByteCnt[1] ByteCntOut[2]=ByteCnt[2] ByteCntOut[3]=ByteCnt[3] ByteCntOut[4]=ByteCnt[4] ByteCntOut[5]=ByteCnt[5] ByteCntOut[6]=ByteCnt[6] ByteCntOut[7]=ByteCnt[7] ByteCntOut[8]=ByteCnt[8] ByteCntOut[9]=ByteCnt[9] ByteCntOut[10]=ByteCnt[10] ByteCntOut[11]=ByteCnt[11] ByteCntOut[12]=ByteCnt[12] ByteCntOut[13]=ByteCnt[13] ByteCntOut[14]=ByteCnt[14] ByteCntOut[15]=ByteCnt[15] ByteCntSmall7=ByteCntSmall7 DlyCrcCnt[0]=DlyCrcCnt[0] DlyCrcCnt[1]=DlyCrcCnt[1] DlyCrcCnt[2]=DlyCrcCnt[2] DlyCrcCnt[3]=DlyCrcCnt[3] DlyCrcEn=DlyCrcEn HugEn=HugEn IFGCounterEq24=IFGCounterEq24 MRxClk=MRxClk MRxDEqD=MRxDEqD MRxDV=MRxDV MaxFL[0]=MaxFL[0] MaxFL[1]=MaxFL[1] MaxFL[2]=MaxFL[2] MaxFL[3]=MaxFL[3] MaxFL[4]=MaxFL[4] MaxFL[5]=MaxFL[5] MaxFL[6]=MaxFL[6] MaxFL[7]=MaxFL[7] MaxFL[8]=MaxFL[8] MaxFL[9]=MaxFL[9] MaxFL[10]=MaxFL[10] MaxFL[11]=MaxFL[11] MaxFL[12]=MaxFL[12] MaxFL[13]=MaxFL[13] MaxFL[14]=MaxFL[14] MaxFL[15]=MaxFL[15] Reset=Reset StateData[0]=StateData[0] StateData[1]=StateData[1] StateDrop=StateDrop StateIdle=StateIdle StatePreamble=StatePreamble StateSFD=StateSFD Transmitting=Transmitting r_IFG=r_IFG
.subckt eth_rxstatem ByteCntEq0=ByteCntEq0 ByteCntGreat2=ByteCntGreat2 ByteCntMaxFrame=ByteCntMaxFrame IFGCounterEq24=IFGCounterEq24 MRxClk=MRxClk MRxDEq5=MRxDEq5 MRxDEqD=MRxDEqD MRxDV=MRxDV Reset=Reset StateData[0]=StateData[0] StateData[1]=StateData[1] StateDrop=StateDrop StateIdle=StateIdle StatePreamble=StatePreamble StateSFD=StateSFD Transmitting=Transmitting
.names MRxD[3] Data_Crc[0]
1 1
.names MRxD[2] Data_Crc[1]
1 1
.names MRxD[1] Data_Crc[2]
1 1
.names MRxD[0] Data_Crc[3]
1 1
.end

.model eth_rxstatem
.inputs MRxClk Reset MRxDV ByteCntEq0 ByteCntGreat2 Transmitting MRxDEq5 MRxDEqD IFGCounterEq24 ByteCntMaxFrame
.outputs StateData[0] StateData[1] StateIdle StatePreamble StateSFD StateDrop
.names $false
.names $true
1
.names $undef
.subckt inv_x0 i=StateData1 nq=$abc$44124$new_n27_
.subckt inv_x0 i=$abc$44124$auto$ff.cc:693:flip_bits$36507 nq=StateDrop
.subckt inv_x0 i=StateSFD nq=$abc$44124$new_n29_
.subckt inv_x0 i=StatePreamble nq=$abc$44124$new_n30_
.subckt inv_x0 i=MRxDEq5 nq=$abc$44124$new_n31_
.subckt inv_x0 i=MRxDV nq=$abc$44124$new_n32_
.subckt inv_x0 i=Transmitting nq=$abc$44124$new_n33_
.subckt inv_x0 i=ByteCntMaxFrame nq=$abc$44124$new_n34_
.subckt inv_x0 i=Reset nq=$abc$44124$auto$rtlil.cc:2549:NotGate$36498
.subckt nand2_x0 i0=MRxDEqD i1=StateSFD nq=$abc$44124$new_n36_
.subckt nand3_x0 i0=IFGCounterEq24 i1=MRxDEqD i2=StateSFD nq=$abc$44124$new_n37_
.subckt oa22_x2 i0=$abc$44124$new_n27_ i1=$abc$44124$new_n37_ i2=$abc$44124$new_n32_ q=$abc$44124$new_n38_
.subckt nor2_x0 i0=StateData0 i1=StateData1 nq=$abc$44124$new_n39_
.subckt nand4_x0 i0=$abc$44124$new_n39_ i1=$abc$44124$new_n30_ i2=$abc$44124$new_n29_ i3=$abc$44124$auto$ff.cc:693:flip_bits$36507 nq=$abc$44124$new_n40_
.subckt nand2_x0 i0=$abc$44124$new_n40_ i1=$abc$44124$new_n32_ nq=$abc$44124$new_n41_
.subckt nand2_x0 i0=ByteCntMaxFrame i1=StateData0 nq=$abc$44124$new_n42_
.subckt nand2_x0 i0=Transmitting i1=StateIdle nq=$abc$44124$new_n43_
.subckt ao22_x2 i0=IFGCounterEq24 i1=$abc$44124$new_n36_ i2=$abc$44124$new_n43_ q=$abc$44124$new_n44_
.subckt oa22_x2 i0=$abc$44124$new_n44_ i1=$abc$44124$new_n42_ i2=$abc$44124$new_n32_ q=$abc$44124$new_n45_
.subckt a2_x2 i0=$abc$44124$new_n34_ i1=StateData0 q=$abc$44124$new_n46_
.subckt a4_x2 i0=$abc$44124$new_n46_ i1=$abc$44124$new_n45_ i2=$abc$44124$new_n38_ i3=MRxDV q=$abc$44124$auto$rtlil.cc:2558:MuxGate$36520
.subckt nor2_x0 i0=$abc$44124$new_n46_ i1=$abc$44124$new_n38_ nq=$abc$44124$new_n48_
.subckt a3_x2 i0=$abc$44124$new_n48_ i1=$abc$44124$new_n45_ i2=$abc$44124$new_n41_ q=$abc$44124$auto$rtlil.cc:2558:MuxGate$36516
.subckt nand2_x0 i0=MRxDV i1=StateDrop nq=$abc$44124$new_n50_
.subckt a2_x2 i0=$abc$44124$new_n50_ i1=$abc$44124$new_n45_ q=$abc$44124$auto$rtlil.cc:2558:MuxGate$36512
.subckt nand4_x0 i0=$abc$44124$new_n33_ i1=MRxDV i2=$abc$44124$new_n31_ i3=StateIdle nq=$abc$44124$new_n52_
.subckt oa22_x2 i0=StateIdle i1=$abc$44124$new_n33_ i2=StatePreamble q=$abc$44124$new_n53_
.subckt a2_x2 i0=MRxDV i1=MRxDEq5 q=$abc$44124$new_n54_
.subckt nand2_x0 i0=$abc$44124$new_n54_ i1=$abc$44124$new_n53_ nq=$abc$44124$new_n55_
.subckt oa22_x2 i0=$abc$44124$new_n54_ i1=$abc$44124$new_n53_ i2=StateSFD q=$abc$44124$new_n56_
.subckt a4_x2 i0=$abc$44124$new_n56_ i1=$abc$44124$new_n45_ i2=$abc$44124$new_n41_ i3=$abc$44124$new_n38_ q=$abc$44124$new_n57_
.subckt a2_x2 i0=$abc$44124$new_n57_ i1=$abc$44124$new_n52_ q=$abc$44124$auto$rtlil.cc:2558:MuxGate$36504
.subckt a2_x2 i0=$abc$44124$new_n52_ i1=StateIdle q=$abc$44124$new_n59_
.subckt nand4_x0 i0=$abc$44124$new_n59_ i1=$abc$44124$new_n55_ i2=$abc$44124$new_n45_ i3=$abc$44124$new_n41_ nq=$abc$44124$new_n60_
.subckt nand2_x0 i0=$abc$44124$new_n60_ i1=$abc$44124$new_n41_ nq=$abc$44124$auto$rtlil.cc:2558:MuxGate$36500
.subckt nand2_x0 i0=$abc$44124$new_n52_ i1=$abc$44124$new_n30_ nq=$abc$44124$new_n62_
.subckt a4_x2 i0=$abc$44124$new_n62_ i1=$abc$44124$new_n55_ i2=$abc$44124$new_n45_ i3=$abc$44124$new_n41_ q=$abc$44124$auto$rtlil.cc:2558:MuxGate$36496
.subckt inv_x0 i=Reset nq=$abc$44124$auto$rtlil.cc:2549:NotGate$36502
.subckt inv_x0 i=Reset nq=$abc$44124$auto$rtlil.cc:2549:NotGate$36506
.subckt inv_x0 i=Reset nq=$abc$44124$auto$rtlil.cc:2549:NotGate$36514
.subckt inv_x0 i=Reset nq=$abc$44124$auto$rtlil.cc:2549:NotGate$36518
.subckt inv_x0 i=Reset nq=$abc$44124$auto$rtlil.cc:2549:NotGate$36522
.subckt sff1r_x4 ck=MRxClk i=$abc$44124$auto$rtlil.cc:2558:MuxGate$36496 nrst=$abc$44124$auto$rtlil.cc:2549:NotGate$36498 q=StatePreamble
.subckt sff1r_x4 ck=MRxClk i=$abc$44124$auto$rtlil.cc:2558:MuxGate$36500 nrst=$abc$44124$auto$rtlil.cc:2549:NotGate$36502 q=StateIdle
.subckt sff1r_x4 ck=MRxClk i=$abc$44124$auto$rtlil.cc:2558:MuxGate$36504 nrst=$abc$44124$auto$rtlil.cc:2549:NotGate$36506 q=StateSFD
.subckt sff1r_x4 ck=MRxClk i=$abc$44124$auto$rtlil.cc:2558:MuxGate$36512 nrst=$abc$44124$auto$rtlil.cc:2549:NotGate$36514 q=$abc$44124$auto$ff.cc:693:flip_bits$36507
.subckt sff1r_x4 ck=MRxClk i=$abc$44124$auto$rtlil.cc:2558:MuxGate$36516 nrst=$abc$44124$auto$rtlil.cc:2549:NotGate$36518 q=StateData0
.subckt sff1r_x4 ck=MRxClk i=$abc$44124$auto$rtlil.cc:2558:MuxGate$36520 nrst=$abc$44124$auto$rtlil.cc:2549:NotGate$36522 q=StateData1
.names StateData0 StateData[0]
1 1
.names StateData1 StateData[1]
1 1
.end

.model eth_shiftreg
.inputs Clk Reset MdcEn_n Mdi Fiad[0] Fiad[1] Fiad[2] Fiad[3] Fiad[4] Rgad[0] Rgad[1] Rgad[2] Rgad[3] Rgad[4] CtrlData[0] CtrlData[1] CtrlData[2] CtrlData[3] CtrlData[4] CtrlData[5] CtrlData[6] CtrlData[7] CtrlData[8] CtrlData[9] CtrlData[10] CtrlData[11] CtrlData[12] CtrlData[13] CtrlData[14] CtrlData[15] WriteOp ByteSelect[0] ByteSelect[1] ByteSelect[2] ByteSelect[3] LatchByte[0] LatchByte[1]
.outputs ShiftedBit Prsd[0] Prsd[1] Prsd[2] Prsd[3] Prsd[4] Prsd[5] Prsd[6] Prsd[7] Prsd[8] Prsd[9] Prsd[10] Prsd[11] Prsd[12] Prsd[13] Prsd[14] Prsd[15] LinkFail
.names $false
.names $true
1
.names $undef
.subckt inv_x0 i=ShiftReg[5] nq=$abc$44167$new_n112_
.subckt inv_x0 i=ShiftReg[4] nq=$abc$44167$new_n113_
.subckt inv_x0 i=ShiftReg[3] nq=$abc$44167$new_n114_
.subckt inv_x0 i=ShiftReg[2] nq=$abc$44167$new_n115_
.subckt inv_x0 i=ShiftReg[1] nq=$abc$44167$new_n116_
.subckt inv_x0 i=ShiftReg[0] nq=$abc$44167$new_n117_
.subckt inv_x0 i=LatchByte[0] nq=$abc$44167$new_n118_
.subckt inv_x0 i=MdcEn_n nq=$abc$44167$new_n119_
.subckt inv_x0 i=ByteSelect[0] nq=$abc$44167$new_n120_
.subckt inv_x0 i=ByteSelect[3] nq=$abc$44167$new_n121_
.subckt inv_x0 i=ByteSelect[2] nq=$abc$44167$new_n122_
.subckt inv_x0 i=Rgad[1] nq=$abc$44167$new_n123_
.subckt inv_x0 i=Rgad[0] nq=$abc$44167$new_n124_
.subckt inv_x0 i=Rgad[3] nq=$abc$44167$new_n125_
.subckt inv_x0 i=WriteOp nq=$abc$44167$new_n126_
.subckt inv_x0 i=Reset nq=$abc$44167$auto$rtlil.cc:2549:NotGate$36526
.subckt nor2_x0 i0=ByteSelect[1] i1=ByteSelect[0] nq=$abc$44167$new_n128_
.subckt nand3_x0 i0=$abc$44167$new_n128_ i1=ByteSelect[2] i2=$abc$44167$new_n121_ nq=$abc$44167$new_n129_
.subckt nor2_x0 i0=ByteSelect[2] i1=ByteSelect[3] nq=$abc$44167$new_n130_
.subckt nand3_x0 i0=$abc$44167$new_n130_ i1=ByteSelect[1] i2=$abc$44167$new_n120_ nq=$abc$44167$new_n131_
.subckt nand3_x0 i0=$abc$44167$new_n128_ i1=$abc$44167$new_n122_ i2=ByteSelect[3] nq=$abc$44167$new_n132_
.subckt a3_x2 i0=$abc$44167$new_n132_ i1=$abc$44167$new_n131_ i2=$abc$44167$new_n129_ q=$abc$44167$new_n133_
.subckt o3_x2 i0=ByteSelect[2] i1=ByteSelect[3] i2=ByteSelect[1] q=$abc$44167$new_n134_
.subckt a4_x2 i0=$abc$44167$new_n134_ i1=$abc$44167$new_n132_ i2=$abc$44167$new_n131_ i3=$abc$44167$new_n129_ q=$abc$44167$new_n135_
.subckt nand4_x0 i0=$abc$44167$new_n134_ i1=$abc$44167$new_n132_ i2=$abc$44167$new_n131_ i3=$abc$44167$new_n129_ nq=$abc$44167$new_n136_
.subckt a2_x2 i0=$abc$44167$new_n136_ i1=MdcEn_n q=$abc$44167$new_n137_
.subckt nand2_x0 i0=$abc$44167$new_n136_ i1=MdcEn_n nq=$abc$44167$new_n138_
.subckt nand4_x0 i0=$abc$44167$new_n128_ i1=CtrlData[7] i2=$abc$44167$new_n122_ i3=ByteSelect[3] nq=$abc$44167$new_n139_
.subckt nand4_x0 i0=$abc$44167$new_n128_ i1=CtrlData[15] i2=ByteSelect[2] i3=$abc$44167$new_n121_ nq=$abc$44167$new_n140_
.subckt nand4_x0 i0=$abc$44167$new_n130_ i1=Fiad[0] i2=ByteSelect[1] i3=$abc$44167$new_n120_ nq=$abc$44167$new_n141_
.subckt nor4_x0 i0=ByteSelect[2] i1=ByteSelect[3] i2=ByteSelect[1] i3=ByteSelect[0] nq=$abc$44167$new_n142_
.subckt o4_x2 i0=ByteSelect[2] i1=ByteSelect[3] i2=ByteSelect[1] i3=ByteSelect[0] q=$abc$44167$new_n143_
.subckt nand2_x0 i0=$abc$44167$new_n142_ i1=ShiftReg[6] nq=$abc$44167$new_n144_
.subckt nand4_x0 i0=$abc$44167$new_n144_ i1=$abc$44167$new_n141_ i2=$abc$44167$new_n140_ i3=$abc$44167$new_n139_ nq=$abc$44167$new_n145_
.subckt mx2_x2 cmd=$abc$44167$new_n138_ i0=$abc$44167$new_n145_ i1=ShiftReg[7] q=$abc$44167$auto$rtlil.cc:2558:MuxGate$36620
.subckt nand4_x0 i0=$abc$44167$new_n128_ i1=CtrlData[6] i2=$abc$44167$new_n122_ i3=ByteSelect[3] nq=$abc$44167$new_n147_
.subckt nand4_x0 i0=$abc$44167$new_n128_ i1=CtrlData[14] i2=ByteSelect[2] i3=$abc$44167$new_n121_ nq=$abc$44167$new_n148_
.subckt nand4_x0 i0=$abc$44167$new_n130_ i1=Rgad[4] i2=ByteSelect[1] i3=$abc$44167$new_n120_ nq=$abc$44167$new_n149_
.subckt nand4_x0 i0=$abc$44167$new_n149_ i1=$abc$44167$new_n148_ i2=$abc$44167$new_n147_ i3=$abc$44167$new_n143_ nq=$abc$44167$new_n150_
.subckt nand2_x0 i0=$abc$44167$new_n142_ i1=$abc$44167$new_n112_ nq=$abc$44167$new_n151_
.subckt ao22_x2 i0=$abc$44167$new_n133_ i1=$abc$44167$new_n150_ i2=$abc$44167$new_n151_ q=$abc$44167$new_n152_
.subckt mx2_x2 cmd=$abc$44167$new_n138_ i0=$abc$44167$new_n152_ i1=ShiftReg[6] q=$abc$44167$auto$rtlil.cc:2558:MuxGate$36616
.subckt nand4_x0 i0=$abc$44167$new_n132_ i1=$abc$44167$new_n131_ i2=$abc$44167$new_n129_ i3=$abc$44167$new_n126_ nq=$abc$44167$new_n154_
.subckt o3_x2 i0=ByteSelect[2] i1=ByteSelect[3] i2=ByteSelect[0] q=$abc$44167$new_n155_
.subckt oa22_x2 i0=ByteSelect[1] i1=$abc$44167$new_n125_ i2=$abc$44167$new_n155_ q=$abc$44167$new_n156_
.subckt nand4_x0 i0=$abc$44167$new_n128_ i1=CtrlData[5] i2=$abc$44167$new_n122_ i3=ByteSelect[3] nq=$abc$44167$new_n157_
.subckt nand4_x0 i0=$abc$44167$new_n128_ i1=CtrlData[13] i2=ByteSelect[2] i3=$abc$44167$new_n121_ nq=$abc$44167$new_n158_
.subckt a3_x2 i0=$abc$44167$new_n158_ i1=$abc$44167$new_n157_ i2=$abc$44167$new_n156_ q=$abc$44167$new_n159_
.subckt nand2_x0 i0=$abc$44167$new_n159_ i1=$abc$44167$new_n154_ nq=$abc$44167$new_n160_
.subckt nand2_x0 i0=$abc$44167$new_n142_ i1=$abc$44167$new_n113_ nq=$abc$44167$new_n161_
.subckt a3_x2 i0=$abc$44167$new_n161_ i1=$abc$44167$new_n136_ i2=MdcEn_n q=$abc$44167$new_n162_
.subckt ao22_x2 i0=$abc$44167$new_n135_ i1=$abc$44167$new_n119_ i2=ShiftReg[5] q=$abc$44167$new_n163_
.subckt oa22_x2 i0=$abc$44167$new_n160_ i1=$abc$44167$new_n162_ i2=$abc$44167$new_n163_ q=$abc$44167$auto$rtlil.cc:2558:MuxGate$36612
.subckt a4_x2 i0=$abc$44167$new_n132_ i1=$abc$44167$new_n131_ i2=$abc$44167$new_n129_ i3=WriteOp q=$abc$44167$new_n165_
.subckt nand4_x0 i0=$abc$44167$new_n130_ i1=Rgad[2] i2=ByteSelect[1] i3=$abc$44167$new_n120_ nq=$abc$44167$new_n166_
.subckt nand4_x0 i0=$abc$44167$new_n128_ i1=CtrlData[12] i2=ByteSelect[2] i3=$abc$44167$new_n121_ nq=$abc$44167$new_n167_
.subckt nand4_x0 i0=$abc$44167$new_n128_ i1=CtrlData[4] i2=$abc$44167$new_n122_ i3=ByteSelect[3] nq=$abc$44167$new_n168_
.subckt nand4_x0 i0=$abc$44167$new_n168_ i1=$abc$44167$new_n167_ i2=$abc$44167$new_n166_ i3=$abc$44167$new_n143_ nq=$abc$44167$new_n169_
.subckt nand2_x0 i0=$abc$44167$new_n142_ i1=$abc$44167$new_n114_ nq=$abc$44167$new_n170_
.subckt ao22_x2 i0=$abc$44167$new_n165_ i1=$abc$44167$new_n169_ i2=$abc$44167$new_n170_ q=$abc$44167$new_n171_
.subckt mx2_x2 cmd=$abc$44167$new_n138_ i0=$abc$44167$new_n171_ i1=ShiftReg[4] q=$abc$44167$auto$rtlil.cc:2558:MuxGate$36608
.subckt nand4_x0 i0=$abc$44167$new_n132_ i1=$abc$44167$new_n131_ i2=$abc$44167$new_n129_ i3=Fiad[4] nq=$abc$44167$new_n173_
.subckt oa22_x2 i0=ByteSelect[1] i1=$abc$44167$new_n123_ i2=$abc$44167$new_n155_ q=$abc$44167$new_n174_
.subckt nand4_x0 i0=$abc$44167$new_n128_ i1=CtrlData[3] i2=$abc$44167$new_n122_ i3=ByteSelect[3] nq=$abc$44167$new_n175_
.subckt nand4_x0 i0=$abc$44167$new_n128_ i1=CtrlData[11] i2=ByteSelect[2] i3=$abc$44167$new_n121_ nq=$abc$44167$new_n176_
.subckt a3_x2 i0=$abc$44167$new_n176_ i1=$abc$44167$new_n175_ i2=$abc$44167$new_n174_ q=$abc$44167$new_n177_
.subckt nand2_x0 i0=$abc$44167$new_n177_ i1=$abc$44167$new_n173_ nq=$abc$44167$new_n178_
.subckt nand2_x0 i0=$abc$44167$new_n142_ i1=$abc$44167$new_n115_ nq=$abc$44167$new_n179_
.subckt a3_x2 i0=$abc$44167$new_n179_ i1=$abc$44167$new_n136_ i2=MdcEn_n q=$abc$44167$new_n180_
.subckt ao22_x2 i0=$abc$44167$new_n135_ i1=$abc$44167$new_n119_ i2=ShiftReg[3] q=$abc$44167$new_n181_
.subckt oa22_x2 i0=$abc$44167$new_n178_ i1=$abc$44167$new_n180_ i2=$abc$44167$new_n181_ q=$abc$44167$auto$rtlil.cc:2558:MuxGate$36604
.subckt a4_x2 i0=$abc$44167$new_n132_ i1=$abc$44167$new_n131_ i2=$abc$44167$new_n129_ i3=Fiad[3] q=$abc$44167$new_n183_
.subckt oa22_x2 i0=ByteSelect[1] i1=$abc$44167$new_n124_ i2=$abc$44167$new_n155_ q=$abc$44167$new_n184_
.subckt nand4_x0 i0=$abc$44167$new_n128_ i1=CtrlData[2] i2=$abc$44167$new_n122_ i3=ByteSelect[3] nq=$abc$44167$new_n185_
.subckt nand4_x0 i0=$abc$44167$new_n128_ i1=CtrlData[10] i2=ByteSelect[2] i3=$abc$44167$new_n121_ nq=$abc$44167$new_n186_
.subckt nand3_x0 i0=$abc$44167$new_n186_ i1=$abc$44167$new_n185_ i2=$abc$44167$new_n184_ nq=$abc$44167$new_n187_
.subckt nand2_x0 i0=$abc$44167$new_n142_ i1=$abc$44167$new_n116_ nq=$abc$44167$new_n188_
.subckt ao22_x2 i0=$abc$44167$new_n183_ i1=$abc$44167$new_n187_ i2=$abc$44167$new_n188_ q=$abc$44167$new_n189_
.subckt mx2_x2 cmd=$abc$44167$new_n138_ i0=$abc$44167$new_n189_ i1=ShiftReg[2] q=$abc$44167$auto$rtlil.cc:2558:MuxGate$36600
.subckt a4_x2 i0=$abc$44167$new_n132_ i1=$abc$44167$new_n131_ i2=$abc$44167$new_n129_ i3=Fiad[2] q=$abc$44167$new_n191_
.subckt nand4_x0 i0=$abc$44167$new_n128_ i1=CtrlData[9] i2=ByteSelect[2] i3=$abc$44167$new_n121_ nq=$abc$44167$new_n192_
.subckt nand4_x0 i0=$abc$44167$new_n128_ i1=CtrlData[1] i2=$abc$44167$new_n122_ i3=ByteSelect[3] nq=$abc$44167$new_n193_
.subckt nand3_x0 i0=$abc$44167$new_n193_ i1=$abc$44167$new_n192_ i2=$abc$44167$new_n155_ nq=$abc$44167$new_n194_
.subckt nand2_x0 i0=$abc$44167$new_n142_ i1=$abc$44167$new_n117_ nq=$abc$44167$new_n195_
.subckt ao22_x2 i0=$abc$44167$new_n191_ i1=$abc$44167$new_n194_ i2=$abc$44167$new_n195_ q=$abc$44167$new_n196_
.subckt mx2_x2 cmd=$abc$44167$new_n138_ i0=$abc$44167$new_n196_ i1=ShiftReg[1] q=$abc$44167$auto$rtlil.cc:2558:MuxGate$36596
.subckt nand4_x0 i0=$abc$44167$new_n132_ i1=$abc$44167$new_n131_ i2=$abc$44167$new_n129_ i3=Fiad[1] nq=$abc$44167$new_n198_
.subckt nand4_x0 i0=$abc$44167$new_n128_ i1=CtrlData[0] i2=$abc$44167$new_n122_ i3=ByteSelect[3] nq=$abc$44167$new_n199_
.subckt nand4_x0 i0=$abc$44167$new_n128_ i1=CtrlData[8] i2=ByteSelect[2] i3=$abc$44167$new_n121_ nq=$abc$44167$new_n200_
.subckt a2_x2 i0=$abc$44167$new_n200_ i1=$abc$44167$new_n199_ q=$abc$44167$new_n201_
.subckt nand2_x0 i0=$abc$44167$new_n201_ i1=$abc$44167$new_n198_ nq=$abc$44167$new_n202_
.subckt mx3_x2 cmd0=$abc$44167$new_n137_ cmd1=$abc$44167$new_n143_ i0=ShiftReg[0] i1=$abc$44167$new_n202_ i2=Mdi q=$abc$44167$auto$rtlil.cc:2558:MuxGate$36592
.subckt a4_x2 i0=$abc$44167$new_n142_ i1=LatchByte[1] i2=MdcEn_n i3=$abc$44167$new_n118_ q=$abc$44167$new_n204_
.subckt nand4_x0 i0=$abc$44167$new_n142_ i1=LatchByte[1] i2=MdcEn_n i3=$abc$44167$new_n118_ nq=$abc$44167$new_n205_
.subckt mx2_x2 cmd=$abc$44167$new_n204_ i0=Prsd[15] i1=ShiftReg[6] q=$abc$44167$auto$rtlil.cc:2558:MuxGate$36588
.subckt mx2_x2 cmd=$abc$44167$new_n204_ i0=Prsd[14] i1=ShiftReg[5] q=$abc$44167$auto$rtlil.cc:2558:MuxGate$36584
.subckt mx2_x2 cmd=$abc$44167$new_n204_ i0=Prsd[13] i1=ShiftReg[4] q=$abc$44167$auto$rtlil.cc:2558:MuxGate$36580
.subckt mx2_x2 cmd=$abc$44167$new_n204_ i0=Prsd[12] i1=ShiftReg[3] q=$abc$44167$auto$rtlil.cc:2558:MuxGate$36576
.subckt mx2_x2 cmd=$abc$44167$new_n204_ i0=Prsd[11] i1=ShiftReg[2] q=$abc$44167$auto$rtlil.cc:2558:MuxGate$36572
.subckt mx2_x2 cmd=$abc$44167$new_n204_ i0=Prsd[10] i1=ShiftReg[1] q=$abc$44167$auto$rtlil.cc:2558:MuxGate$36568
.subckt mx2_x2 cmd=$abc$44167$new_n204_ i0=Prsd[9] i1=ShiftReg[0] q=$abc$44167$auto$rtlil.cc:2558:MuxGate$36564
.subckt mx2_x2 cmd=$abc$44167$new_n205_ i0=Mdi i1=Prsd[8] q=$abc$44167$auto$rtlil.cc:2558:MuxGate$36560
.subckt a2_x2 i0=MdcEn_n i1=LatchByte[0] q=$abc$44167$new_n214_
.subckt a2_x2 i0=$abc$44167$new_n214_ i1=$abc$44167$new_n142_ q=$abc$44167$new_n215_
.subckt nand2_x0 i0=$abc$44167$new_n214_ i1=$abc$44167$new_n142_ nq=$abc$44167$new_n216_
.subckt nor3_x0 i0=Rgad[4] i1=Rgad[2] i2=Rgad[3] nq=$abc$44167$new_n217_
.subckt nand3_x0 i0=$abc$44167$new_n217_ i1=Rgad[0] i2=$abc$44167$new_n123_ nq=$abc$44167$new_n218_
.subckt nor2_x0 i0=$abc$44167$new_n218_ i1=$abc$44167$new_n216_ nq=$abc$44167$new_n219_
.subckt mx2_x2 cmd=$abc$44167$new_n219_ i0=LinkFail i1=$abc$44167$new_n116_ q=$abc$44167$auto$rtlil.cc:2558:MuxGate$36556
.subckt mx2_x2 cmd=$abc$44167$new_n215_ i0=Prsd[7] i1=ShiftReg[6] q=$abc$44167$auto$rtlil.cc:2558:MuxGate$36552
.subckt mx2_x2 cmd=$abc$44167$new_n215_ i0=Prsd[6] i1=ShiftReg[5] q=$abc$44167$auto$rtlil.cc:2558:MuxGate$36548
.subckt mx2_x2 cmd=$abc$44167$new_n215_ i0=Prsd[5] i1=ShiftReg[4] q=$abc$44167$auto$rtlil.cc:2558:MuxGate$36544
.subckt mx2_x2 cmd=$abc$44167$new_n215_ i0=Prsd[4] i1=ShiftReg[3] q=$abc$44167$auto$rtlil.cc:2558:MuxGate$36540
.subckt mx2_x2 cmd=$abc$44167$new_n215_ i0=Prsd[3] i1=ShiftReg[2] q=$abc$44167$auto$rtlil.cc:2558:MuxGate$36536
.subckt mx2_x2 cmd=$abc$44167$new_n215_ i0=Prsd[2] i1=ShiftReg[1] q=$abc$44167$auto$rtlil.cc:2558:MuxGate$36532
.subckt mx2_x2 cmd=$abc$44167$new_n215_ i0=Prsd[1] i1=ShiftReg[0] q=$abc$44167$auto$rtlil.cc:2558:MuxGate$36528
.subckt mx2_x2 cmd=$abc$44167$new_n215_ i0=Prsd[0] i1=Mdi q=$abc$44167$auto$rtlil.cc:2558:MuxGate$36524
.subckt inv_x0 i=Reset nq=$abc$44167$auto$rtlil.cc:2549:NotGate$36530
.subckt inv_x0 i=Reset nq=$abc$44167$auto$rtlil.cc:2549:NotGate$36534
.subckt inv_x0 i=Reset nq=$abc$44167$auto$rtlil.cc:2549:NotGate$36538
.subckt inv_x0 i=Reset nq=$abc$44167$auto$rtlil.cc:2549:NotGate$36542
.subckt inv_x0 i=Reset nq=$abc$44167$auto$rtlil.cc:2549:NotGate$36546
.subckt inv_x0 i=Reset nq=$abc$44167$auto$rtlil.cc:2549:NotGate$36550
.subckt inv_x0 i=Reset nq=$abc$44167$auto$rtlil.cc:2549:NotGate$36554
.subckt inv_x0 i=Reset nq=$abc$44167$auto$rtlil.cc:2549:NotGate$36558
.subckt inv_x0 i=Reset nq=$abc$44167$auto$rtlil.cc:2549:NotGate$36562
.subckt inv_x0 i=Reset nq=$abc$44167$auto$rtlil.cc:2549:NotGate$36566
.subckt inv_x0 i=Reset nq=$abc$44167$auto$rtlil.cc:2549:NotGate$36570
.subckt inv_x0 i=Reset nq=$abc$44167$auto$rtlil.cc:2549:NotGate$36574
.subckt inv_x0 i=Reset nq=$abc$44167$auto$rtlil.cc:2549:NotGate$36578
.subckt inv_x0 i=Reset nq=$abc$44167$auto$rtlil.cc:2549:NotGate$36582
.subckt inv_x0 i=Reset nq=$abc$44167$auto$rtlil.cc:2549:NotGate$36586
.subckt inv_x0 i=Reset nq=$abc$44167$auto$rtlil.cc:2549:NotGate$36590
.subckt inv_x0 i=Reset nq=$abc$44167$auto$rtlil.cc:2549:NotGate$36594
.subckt inv_x0 i=Reset nq=$abc$44167$auto$rtlil.cc:2549:NotGate$36598
.subckt inv_x0 i=Reset nq=$abc$44167$auto$rtlil.cc:2549:NotGate$36602
.subckt inv_x0 i=Reset nq=$abc$44167$auto$rtlil.cc:2549:NotGate$36606
.subckt inv_x0 i=Reset nq=$abc$44167$auto$rtlil.cc:2549:NotGate$36610
.subckt inv_x0 i=Reset nq=$abc$44167$auto$rtlil.cc:2549:NotGate$36614
.subckt inv_x0 i=Reset nq=$abc$44167$auto$rtlil.cc:2549:NotGate$36618
.subckt inv_x0 i=Reset nq=$abc$44167$auto$rtlil.cc:2549:NotGate$36622
.subckt sff1r_x4 ck=Clk i=$abc$44167$auto$rtlil.cc:2558:MuxGate$36524 nrst=$abc$44167$auto$rtlil.cc:2549:NotGate$36526 q=Prsd[0]
.subckt sff1r_x4 ck=Clk i=$abc$44167$auto$rtlil.cc:2558:MuxGate$36528 nrst=$abc$44167$auto$rtlil.cc:2549:NotGate$36530 q=Prsd[1]
.subckt sff1r_x4 ck=Clk i=$abc$44167$auto$rtlil.cc:2558:MuxGate$36532 nrst=$abc$44167$auto$rtlil.cc:2549:NotGate$36534 q=Prsd[2]
.subckt sff1r_x4 ck=Clk i=$abc$44167$auto$rtlil.cc:2558:MuxGate$36536 nrst=$abc$44167$auto$rtlil.cc:2549:NotGate$36538 q=Prsd[3]
.subckt sff1r_x4 ck=Clk i=$abc$44167$auto$rtlil.cc:2558:MuxGate$36540 nrst=$abc$44167$auto$rtlil.cc:2549:NotGate$36542 q=Prsd[4]
.subckt sff1r_x4 ck=Clk i=$abc$44167$auto$rtlil.cc:2558:MuxGate$36544 nrst=$abc$44167$auto$rtlil.cc:2549:NotGate$36546 q=Prsd[5]
.subckt sff1r_x4 ck=Clk i=$abc$44167$auto$rtlil.cc:2558:MuxGate$36548 nrst=$abc$44167$auto$rtlil.cc:2549:NotGate$36550 q=Prsd[6]
.subckt sff1r_x4 ck=Clk i=$abc$44167$auto$rtlil.cc:2558:MuxGate$36552 nrst=$abc$44167$auto$rtlil.cc:2549:NotGate$36554 q=Prsd[7]
.subckt sff1r_x4 ck=Clk i=$abc$44167$auto$rtlil.cc:2558:MuxGate$36556 nrst=$abc$44167$auto$rtlil.cc:2549:NotGate$36558 q=LinkFail
.subckt sff1r_x4 ck=Clk i=$abc$44167$auto$rtlil.cc:2558:MuxGate$36560 nrst=$abc$44167$auto$rtlil.cc:2549:NotGate$36562 q=Prsd[8]
.subckt sff1r_x4 ck=Clk i=$abc$44167$auto$rtlil.cc:2558:MuxGate$36564 nrst=$abc$44167$auto$rtlil.cc:2549:NotGate$36566 q=Prsd[9]
.subckt sff1r_x4 ck=Clk i=$abc$44167$auto$rtlil.cc:2558:MuxGate$36568 nrst=$abc$44167$auto$rtlil.cc:2549:NotGate$36570 q=Prsd[10]
.subckt sff1r_x4 ck=Clk i=$abc$44167$auto$rtlil.cc:2558:MuxGate$36572 nrst=$abc$44167$auto$rtlil.cc:2549:NotGate$36574 q=Prsd[11]
.subckt sff1r_x4 ck=Clk i=$abc$44167$auto$rtlil.cc:2558:MuxGate$36576 nrst=$abc$44167$auto$rtlil.cc:2549:NotGate$36578 q=Prsd[12]
.subckt sff1r_x4 ck=Clk i=$abc$44167$auto$rtlil.cc:2558:MuxGate$36580 nrst=$abc$44167$auto$rtlil.cc:2549:NotGate$36582 q=Prsd[13]
.subckt sff1r_x4 ck=Clk i=$abc$44167$auto$rtlil.cc:2558:MuxGate$36584 nrst=$abc$44167$auto$rtlil.cc:2549:NotGate$36586 q=Prsd[14]
.subckt sff1r_x4 ck=Clk i=$abc$44167$auto$rtlil.cc:2558:MuxGate$36588 nrst=$abc$44167$auto$rtlil.cc:2549:NotGate$36590 q=Prsd[15]
.subckt sff1r_x4 ck=Clk i=$abc$44167$auto$rtlil.cc:2558:MuxGate$36592 nrst=$abc$44167$auto$rtlil.cc:2549:NotGate$36594 q=ShiftReg[0]
.subckt sff1r_x4 ck=Clk i=$abc$44167$auto$rtlil.cc:2558:MuxGate$36596 nrst=$abc$44167$auto$rtlil.cc:2549:NotGate$36598 q=ShiftReg[1]
.subckt sff1r_x4 ck=Clk i=$abc$44167$auto$rtlil.cc:2558:MuxGate$36600 nrst=$abc$44167$auto$rtlil.cc:2549:NotGate$36602 q=ShiftReg[2]
.subckt sff1r_x4 ck=Clk i=$abc$44167$auto$rtlil.cc:2558:MuxGate$36604 nrst=$abc$44167$auto$rtlil.cc:2549:NotGate$36606 q=ShiftReg[3]
.subckt sff1r_x4 ck=Clk i=$abc$44167$auto$rtlil.cc:2558:MuxGate$36608 nrst=$abc$44167$auto$rtlil.cc:2549:NotGate$36610 q=ShiftReg[4]
.subckt sff1r_x4 ck=Clk i=$abc$44167$auto$rtlil.cc:2558:MuxGate$36612 nrst=$abc$44167$auto$rtlil.cc:2549:NotGate$36614 q=ShiftReg[5]
.subckt sff1r_x4 ck=Clk i=$abc$44167$auto$rtlil.cc:2558:MuxGate$36616 nrst=$abc$44167$auto$rtlil.cc:2549:NotGate$36618 q=ShiftReg[6]
.subckt sff1r_x4 ck=Clk i=$abc$44167$auto$rtlil.cc:2558:MuxGate$36620 nrst=$abc$44167$auto$rtlil.cc:2549:NotGate$36622 q=ShiftReg[7]
.names ShiftReg[7] ShiftedBit
1 1
.end

.model eth_spram_256x32
.inputs clk rst ce we[0] we[1] we[2] we[3] oe addr[0] addr[1] addr[2] addr[3] addr[4] addr[5] addr[6] addr[7] di[0] di[1] di[2] di[3] di[4] di[5] di[6] di[7] di[8] di[9] di[10] di[11] di[12] di[13] di[14] di[15] di[16] di[17] di[18] di[19] di[20] di[21] di[22] di[23] di[24] di[25] di[26] di[27] di[28] di[29] di[30] di[31]
.outputs dato[0] dato[1] dato[2] dato[3] dato[4] dato[5] dato[6] dato[7] dato[8] dato[9] dato[10] dato[11] dato[12] dato[13] dato[14] dato[15] dato[16] dato[17] dato[18] dato[19] dato[20] dato[21] dato[22] dato[23] dato[24] dato[25] dato[26] dato[27] dato[28] dato[29] dato[30] dato[31]
.names $false
.names $true
1
.names $undef
.subckt a2_x2 i0=we[0] i1=ce q=$abc$31095$auto$wreduce.cc:455:run$5227[0]
.subckt a2_x2 i0=we[1] i1=ce q=$abc$31095$auto$wreduce.cc:455:run$5227[1]
.subckt a2_x2 i0=we[2] i1=ce q=$abc$31095$auto$wreduce.cc:455:run$5227[2]
.subckt a2_x2 i0=we[3] i1=ce q=$abc$31095$auto$wreduce.cc:455:run$5227[3]
.subckt flexmem_spram_256x32_4we a[0]=addr[0] a[1]=addr[1] a[2]=addr[2] a[3]=addr[3] a[4]=addr[4] a[5]=addr[5] a[6]=addr[6] a[7]=addr[7] clk=clk d[0]=di[0] d[1]=di[1] d[2]=di[2] d[3]=di[3] d[4]=di[4] d[5]=di[5] d[6]=di[6] d[7]=di[7] d[8]=di[8] d[9]=di[9] d[10]=di[10] d[11]=di[11] d[12]=di[12] d[13]=di[13] d[14]=di[14] d[15]=di[15] d[16]=di[16] d[17]=di[17] d[18]=di[18] d[19]=di[19] d[20]=di[20] d[21]=di[21] d[22]=di[22] d[23]=di[23] d[24]=di[24] d[25]=di[25] d[26]=di[26] d[27]=di[27] d[28]=di[28] d[29]=di[29] d[30]=di[30] d[31]=di[31] q[0]=q[0] q[1]=q[1] q[2]=q[2] q[3]=q[3] q[4]=q[4] q[5]=q[5] q[6]=q[6] q[7]=q[7] q[8]=q[8] q[9]=q[9] q[10]=q[10] q[11]=q[11] q[12]=q[12] q[13]=q[13] q[14]=q[14] q[15]=q[15] q[16]=q[16] q[17]=q[17] q[18]=q[18] q[19]=q[19] q[20]=q[20] q[21]=q[21] q[22]=q[22] q[23]=q[23] q[24]=q[24] q[25]=q[25] q[26]=q[26] q[27]=q[27] q[28]=q[28] q[29]=q[29] q[30]=q[30] q[31]=q[31] we[0]=$abc$31095$auto$wreduce.cc:455:run$5227[0] we[1]=$abc$31095$auto$wreduce.cc:455:run$5227[1] we[2]=$abc$31095$auto$wreduce.cc:455:run$5227[2] we[3]=$abc$31095$auto$wreduce.cc:455:run$5227[3]
.names q[0] dato[0]
1 1
.names q[1] dato[1]
1 1
.names q[2] dato[2]
1 1
.names q[3] dato[3]
1 1
.names q[4] dato[4]
1 1
.names q[5] dato[5]
1 1
.names q[6] dato[6]
1 1
.names q[7] dato[7]
1 1
.names q[8] dato[8]
1 1
.names q[9] dato[9]
1 1
.names q[10] dato[10]
1 1
.names q[11] dato[11]
1 1
.names q[12] dato[12]
1 1
.names q[13] dato[13]
1 1
.names q[14] dato[14]
1 1
.names q[15] dato[15]
1 1
.names q[16] dato[16]
1 1
.names q[17] dato[17]
1 1
.names q[18] dato[18]
1 1
.names q[19] dato[19]
1 1
.names q[20] dato[20]
1 1
.names q[21] dato[21]
1 1
.names q[22] dato[22]
1 1
.names q[23] dato[23]
1 1
.names q[24] dato[24]
1 1
.names q[25] dato[25]
1 1
.names q[26] dato[26]
1 1
.names q[27] dato[27]
1 1
.names q[28] dato[28]
1 1
.names q[29] dato[29]
1 1
.names q[30] dato[30]
1 1
.names q[31] dato[31]
1 1
.end

.model eth_transmitcontrol
.inputs MTxClk TxReset TxUsedDataIn TxUsedDataOut TxDoneIn TxAbortIn TxStartFrmIn TPauseRq TxUsedDataOutDetected TxFlow DlyCrcEn TxPauseTV[0] TxPauseTV[1] TxPauseTV[2] TxPauseTV[3] TxPauseTV[4] TxPauseTV[5] TxPauseTV[6] TxPauseTV[7] TxPauseTV[8] TxPauseTV[9] TxPauseTV[10] TxPauseTV[11] TxPauseTV[12] TxPauseTV[13] TxPauseTV[14] TxPauseTV[15] MAC[0] MAC[1] MAC[2] MAC[3] MAC[4] MAC[5] MAC[6] MAC[7] MAC[8] MAC[9] MAC[10] MAC[11] MAC[12] MAC[13] MAC[14] MAC[15] MAC[16] MAC[17] MAC[18] MAC[19] MAC[20] MAC[21] MAC[22] MAC[23] MAC[24] MAC[25] MAC[26] MAC[27] MAC[28] MAC[29] MAC[30] MAC[31] MAC[32] MAC[33] MAC[34] MAC[35] MAC[36] MAC[37] MAC[38] MAC[39] MAC[40] MAC[41] MAC[42] MAC[43] MAC[44] MAC[45] MAC[46] MAC[47]
.outputs TxCtrlStartFrm TxCtrlEndFrm SendingCtrlFrm CtrlMux ControlData[0] ControlData[1] ControlData[2] ControlData[3] ControlData[4] ControlData[5] ControlData[6] ControlData[7] WillSendControlFrame BlockTxDone
.names $false
.names $true
1
.names $undef
.subckt inv_x0 i=TxCtrlStartFrm nq=$abc$44314$new_n149_
.subckt inv_x0 i=DlyCrcCnt[2] nq=$abc$44314$new_n150_
.subckt inv_x0 i=ByteCnt[0] nq=$abc$44314$new_n151_
.subckt inv_x0 i=ByteCnt[5] nq=$abc$44314$new_n152_
.subckt inv_x0 i=ByteCnt[4] nq=$abc$44314$new_n153_
.subckt inv_x0 i=ByteCnt[3] nq=$abc$44314$new_n154_
.subckt inv_x0 i=ByteCnt[2] nq=$abc$44314$new_n155_
.subckt inv_x0 i=TxDoneIn nq=$abc$44314$new_n156_
.subckt inv_x0 i=TxReset nq=$abc$44314$auto$rtlil.cc:2549:NotGate$36626
.subckt inv_x0 i=TxCtrlStartFrm_q nq=$abc$44314$new_n158_
.subckt inv_x0 i=DlyCrcEn nq=$abc$44314$new_n159_
.subckt inv_x0 i=TxStartFrmIn nq=$abc$44314$new_n160_
.subckt inv_x0 i=TxUsedDataOut nq=$abc$44314$new_n161_
.subckt nand2_x0 i0=TxCtrlEndFrm i1=CtrlMux nq=$abc$44314$new_n162_
.subckt oa22_x2 i0=TPauseRq i1=TxFlow i2=WillSendControlFrame q=$abc$44314$new_n163_
.subckt a2_x2 i0=$abc$44314$new_n163_ i1=$abc$44314$new_n162_ q=$abc$44314$auto$rtlil.cc:2558:MuxGate$36712
.subckt nand2_x0 i0=TxUsedDataIn_q i1=CtrlMux nq=$abc$44314$new_n165_
.subckt a2_x2 i0=$abc$44314$new_n161_ i1=WillSendControlFrame q=$abc$44314$new_n166_
.subckt nand2_x0 i0=$abc$44314$new_n161_ i1=WillSendControlFrame nq=$abc$44314$new_n167_
.subckt nor2_x0 i0=TxDoneIn i1=TxAbortIn nq=$abc$44314$new_n168_
.subckt o2_x2 i0=TxDoneIn i1=TxAbortIn q=$abc$44314$new_n169_
.subckt nand3_x0 i0=$abc$44314$new_n168_ i1=TxUsedDataOutDetected i2=$abc$44314$new_n160_ nq=$abc$44314$new_n170_
.subckt oa22_x2 i0=$abc$44314$new_n170_ i1=$abc$44314$new_n166_ i2=TxCtrlStartFrm q=$abc$44314$new_n171_
.subckt a2_x2 i0=$abc$44314$new_n171_ i1=$abc$44314$new_n165_ q=$abc$44314$auto$rtlil.cc:2558:MuxGate$36708
.subckt nand2_x0 i0=$abc$44314$new_n156_ i1=CtrlMux nq=$abc$44314$new_n173_
.subckt nand2_x0 i0=$abc$44314$new_n173_ i1=$abc$44314$new_n167_ nq=$abc$44314$auto$rtlil.cc:2558:MuxGate$36704
.subckt a2_x2 i0=TxCtrlStartFrm i1=WillSendControlFrame q=$abc$44314$new_n175_
.subckt oa22_x2 i0=SendingCtrlFrm i1=$abc$44314$new_n156_ i2=$abc$44314$new_n175_ q=$abc$44314$auto$rtlil.cc:2558:MuxGate$36698
.subckt oa22_x2 i0=$abc$44314$new_n160_ i1=BlockTxDone i2=TxCtrlStartFrm q=$abc$44314$auto$rtlil.cc:2558:MuxGate$36694
.subckt ao22_x2 i0=TxCtrlStartFrm i1=$abc$44314$new_n168_ i2=$abc$44314$auto$rtlil.cc:2549:NotGate$36626 q=$abc$44314$new_n178_
.subckt oa22_x2 i0=$abc$44314$new_n149_ i1=$abc$44314$new_n169_ i2=TxReset q=$abc$44314$new_n179_
.subckt a2_x2 i0=TxUsedDataIn i1=CtrlMux q=$abc$44314$new_n180_
.subckt a3_x2 i0=$abc$44314$new_n180_ i1=DlyCrcCnt[0] i2=$abc$44314$new_n150_ q=$abc$44314$new_n181_
.subckt nand3_x0 i0=$abc$44314$new_n180_ i1=DlyCrcCnt[0] i2=$abc$44314$new_n150_ nq=$abc$44314$new_n182_
.subckt a2_x2 i0=DlyCrcCnt[0] i1=DlyCrcCnt[1] q=$abc$44314$new_n183_
.subckt nand2_x0 i0=DlyCrcCnt[0] i1=DlyCrcCnt[1] nq=$abc$44314$new_n184_
.subckt nand3_x0 i0=$abc$44314$new_n183_ i1=$abc$44314$new_n180_ i2=$abc$44314$new_n150_ nq=$abc$44314$new_n185_
.subckt oa22_x2 i0=$abc$44314$new_n183_ i1=$abc$44314$new_n180_ i2=DlyCrcCnt[2] q=$abc$44314$new_n186_
.subckt a2_x2 i0=$abc$44314$new_n186_ i1=$abc$44314$new_n178_ q=$abc$44314$auto$rtlil.cc:2558:MuxGate$36688
.subckt ao22_x2 i0=DlyCrcCnt[1] i1=$abc$44314$new_n181_ i2=$abc$44314$new_n178_ q=$abc$44314$new_n188_
.subckt a2_x2 i0=$abc$44314$new_n188_ i1=$abc$44314$new_n185_ q=$abc$44314$auto$rtlil.cc:2558:MuxGate$36684
.subckt oa22_x2 i0=$abc$44314$new_n150_ i1=$abc$44314$new_n180_ i2=DlyCrcCnt[0] q=$abc$44314$new_n190_
.subckt a3_x2 i0=$abc$44314$new_n190_ i1=$abc$44314$new_n182_ i2=$abc$44314$new_n178_ q=$abc$44314$auto$rtlil.cc:2558:MuxGate$36680
.subckt nor2_x0 i0=ByteCnt[2] i1=ByteCnt[3] nq=$abc$44314$new_n192_
.subckt a3_x2 i0=$abc$44314$new_n192_ i1=ByteCnt[1] i2=$abc$44314$new_n151_ q=$abc$44314$new_n193_
.subckt a2_x2 i0=$abc$44314$new_n153_ i1=ByteCnt[5] q=$abc$44314$new_n194_
.subckt a2_x2 i0=$abc$44314$new_n194_ i1=$abc$44314$new_n193_ q=ControlEnd
.subckt a3_x2 i0=$abc$44314$new_n194_ i1=$abc$44314$new_n193_ i2=TxPauseTV[7] q=$abc$44314$new_n196_
.subckt a2_x2 i0=ByteCnt[2] i1=$abc$44314$new_n154_ q=$abc$44314$new_n197_
.subckt a2_x2 i0=ByteCnt[4] i1=$abc$44314$new_n152_ q=$abc$44314$new_n198_
.subckt a4_x2 i0=ByteCnt[1] i1=ByteCnt[4] i2=$abc$44314$new_n152_ i3=$abc$44314$new_n151_ q=$abc$44314$new_n199_
.subckt a3_x2 i0=$abc$44314$new_n199_ i1=$abc$44314$new_n197_ i2=MAC[7] q=$abc$44314$new_n200_
.subckt nor2_x0 i0=ByteCnt[4] i1=ByteCnt[5] nq=$abc$44314$new_n201_
.subckt o2_x2 i0=ByteCnt[4] i1=ByteCnt[5] q=$abc$44314$new_n202_
.subckt a2_x2 i0=ByteCnt[2] i1=ByteCnt[3] q=$abc$44314$new_n203_
.subckt a2_x2 i0=ByteCnt[1] i1=ByteCnt[2] q=$abc$44314$new_n204_
.subckt a3_x2 i0=ByteCnt[1] i1=ByteCnt[2] i2=ByteCnt[3] q=$abc$44314$new_n205_
.subckt nand4_x0 i0=$abc$44314$new_n205_ i1=$abc$44314$new_n201_ i2=MAC[39] i3=$abc$44314$new_n151_ nq=$abc$44314$new_n206_
.subckt nor2_x0 i0=ByteCnt[1] i1=ByteCnt[0] nq=$abc$44314$new_n207_
.subckt nor4_x0 i0=ByteCnt[1] i1=ByteCnt[2] i2=ByteCnt[3] i3=ByteCnt[0] nq=$abc$44314$new_n208_
.subckt o4_x2 i0=ByteCnt[1] i1=ByteCnt[2] i2=ByteCnt[3] i3=ByteCnt[0] q=$abc$44314$new_n209_
.subckt nand4_x0 i0=$abc$44314$new_n208_ i1=TxPauseTV[15] i2=$abc$44314$new_n153_ i3=ByteCnt[5] nq=$abc$44314$new_n210_
.subckt a3_x2 i0=$abc$44314$new_n207_ i1=ByteCnt[4] i2=$abc$44314$new_n152_ q=$abc$44314$new_n211_
.subckt nand3_x0 i0=$abc$44314$new_n207_ i1=ByteCnt[4] i2=$abc$44314$new_n152_ nq=$abc$44314$new_n212_
.subckt a2_x2 i0=$abc$44314$new_n155_ i1=ByteCnt[3] q=$abc$44314$new_n213_
.subckt nand2_x0 i0=$abc$44314$new_n155_ i1=ByteCnt[3] nq=$abc$44314$new_n214_
.subckt nand2_x0 i0=ByteCnt[0] i1=ControlData[7] nq=$abc$44314$new_n215_
.subckt nand4_x0 i0=$abc$44314$new_n201_ i1=$abc$44314$new_n192_ i2=ByteCnt[1] i3=$abc$44314$new_n151_ nq=$abc$44314$new_n216_
.subckt nor4_x0 i0=ByteCnt[1] i1=ByteCnt[4] i2=ByteCnt[5] i3=ByteCnt[0] nq=$abc$44314$new_n217_
.subckt nand3_x0 i0=$abc$44314$new_n217_ i1=ByteCnt[2] i2=$abc$44314$new_n154_ nq=$abc$44314$new_n218_
.subckt ao22_x2 i0=$abc$44314$new_n212_ i1=$abc$44314$new_n214_ i2=$abc$44314$new_n216_ q=$abc$44314$new_n219_
.subckt a2_x2 i0=$abc$44314$new_n218_ i1=$abc$44314$new_n215_ q=$abc$44314$new_n220_
.subckt a4_x2 i0=$abc$44314$new_n208_ i1=MAC[31] i2=ByteCnt[4] i3=$abc$44314$new_n152_ q=$abc$44314$new_n221_
.subckt nand3_x0 i0=$abc$44314$new_n211_ i1=$abc$44314$new_n197_ i2=MAC[15] nq=$abc$44314$new_n222_
.subckt nand3_x0 i0=$abc$44314$new_n217_ i1=$abc$44314$new_n203_ i2=MAC[47] nq=$abc$44314$new_n223_
.subckt a3_x2 i0=$abc$44314$new_n198_ i1=$abc$44314$new_n193_ i2=MAC[23] q=$abc$44314$new_n224_
.subckt nor4_x0 i0=$abc$44314$new_n224_ i1=$abc$44314$new_n221_ i2=$abc$44314$new_n200_ i3=$abc$44314$new_n196_ nq=$abc$44314$new_n225_
.subckt a3_x2 i0=$abc$44314$new_n222_ i1=$abc$44314$new_n210_ i2=$abc$44314$new_n206_ q=$abc$44314$new_n226_
.subckt a3_x2 i0=$abc$44314$new_n223_ i1=$abc$44314$new_n220_ i2=$abc$44314$new_n219_ q=$abc$44314$new_n227_
.subckt nand3_x0 i0=$abc$44314$new_n227_ i1=$abc$44314$new_n226_ i2=$abc$44314$new_n225_ nq=$abc$44314$auto$rtlil.cc:2558:MuxGate$36676
.subckt nand4_x0 i0=$abc$44314$new_n208_ i1=MAC[30] i2=ByteCnt[4] i3=$abc$44314$new_n152_ nq=$abc$44314$new_n229_
.subckt nand3_x0 i0=$abc$44314$new_n211_ i1=$abc$44314$new_n197_ i2=MAC[14] nq=$abc$44314$new_n230_
.subckt nand4_x0 i0=$abc$44314$new_n205_ i1=$abc$44314$new_n201_ i2=MAC[38] i3=$abc$44314$new_n151_ nq=$abc$44314$new_n231_
.subckt nand3_x0 i0=$abc$44314$new_n217_ i1=$abc$44314$new_n203_ i2=MAC[46] nq=$abc$44314$new_n232_
.subckt nand2_x0 i0=ControlData[6] i1=ByteCnt[0] nq=$abc$44314$new_n233_
.subckt nand4_x0 i0=$abc$44314$new_n208_ i1=TxPauseTV[14] i2=$abc$44314$new_n153_ i3=ByteCnt[5] nq=$abc$44314$new_n234_
.subckt nand3_x0 i0=$abc$44314$new_n198_ i1=$abc$44314$new_n193_ i2=MAC[22] nq=$abc$44314$new_n235_
.subckt nand2_x0 i0=$abc$44314$new_n235_ i1=$abc$44314$new_n234_ nq=$abc$44314$new_n236_
.subckt nand3_x0 i0=$abc$44314$new_n194_ i1=$abc$44314$new_n193_ i2=TxPauseTV[6] nq=$abc$44314$new_n237_
.subckt nand3_x0 i0=$abc$44314$new_n199_ i1=$abc$44314$new_n197_ i2=MAC[6] nq=$abc$44314$new_n238_
.subckt a2_x2 i0=$abc$44314$new_n231_ i1=$abc$44314$new_n229_ q=$abc$44314$new_n239_
.subckt nand4_x0 i0=$abc$44314$new_n239_ i1=$abc$44314$new_n237_ i2=$abc$44314$new_n233_ i3=$abc$44314$new_n230_ nq=$abc$44314$new_n240_
.subckt nand3_x0 i0=$abc$44314$new_n238_ i1=$abc$44314$new_n232_ i2=$abc$44314$new_n218_ nq=$abc$44314$new_n241_
.subckt o3_x2 i0=$abc$44314$new_n241_ i1=$abc$44314$new_n240_ i2=$abc$44314$new_n236_ q=$abc$44314$auto$rtlil.cc:2558:MuxGate$36672
.subckt nand4_x0 i0=$abc$44314$new_n208_ i1=TxPauseTV[13] i2=$abc$44314$new_n153_ i3=ByteCnt[5] nq=$abc$44314$new_n243_
.subckt nand3_x0 i0=$abc$44314$new_n217_ i1=$abc$44314$new_n203_ i2=MAC[45] nq=$abc$44314$new_n244_
.subckt nand4_x0 i0=$abc$44314$new_n208_ i1=MAC[29] i2=ByteCnt[4] i3=$abc$44314$new_n152_ nq=$abc$44314$new_n245_
.subckt nand3_x0 i0=$abc$44314$new_n198_ i1=$abc$44314$new_n193_ i2=MAC[21] nq=$abc$44314$new_n246_
.subckt nand2_x0 i0=ControlData[5] i1=ByteCnt[0] nq=$abc$44314$new_n247_
.subckt nand3_x0 i0=$abc$44314$new_n194_ i1=$abc$44314$new_n193_ i2=TxPauseTV[5] nq=$abc$44314$new_n248_
.subckt nand3_x0 i0=$abc$44314$new_n199_ i1=$abc$44314$new_n197_ i2=MAC[5] nq=$abc$44314$new_n249_
.subckt nand4_x0 i0=$abc$44314$new_n205_ i1=$abc$44314$new_n201_ i2=MAC[37] i3=$abc$44314$new_n151_ nq=$abc$44314$new_n250_
.subckt nand3_x0 i0=$abc$44314$new_n211_ i1=$abc$44314$new_n197_ i2=MAC[13] nq=$abc$44314$new_n251_
.subckt a2_x2 i0=$abc$44314$new_n248_ i1=$abc$44314$new_n244_ q=$abc$44314$new_n252_
.subckt a3_x2 i0=$abc$44314$new_n251_ i1=$abc$44314$new_n250_ i2=$abc$44314$new_n243_ q=$abc$44314$new_n253_
.subckt a3_x2 i0=$abc$44314$new_n247_ i1=$abc$44314$new_n246_ i2=$abc$44314$new_n245_ q=$abc$44314$new_n254_
.subckt nand4_x0 i0=$abc$44314$new_n254_ i1=$abc$44314$new_n253_ i2=$abc$44314$new_n252_ i3=$abc$44314$new_n249_ nq=$abc$44314$auto$rtlil.cc:2558:MuxGate$36668
.subckt nand3_x0 i0=$abc$44314$new_n198_ i1=$abc$44314$new_n193_ i2=MAC[20] nq=$abc$44314$new_n256_
.subckt nand3_x0 i0=$abc$44314$new_n194_ i1=$abc$44314$new_n193_ i2=TxPauseTV[4] nq=$abc$44314$new_n257_
.subckt nand3_x0 i0=$abc$44314$new_n199_ i1=$abc$44314$new_n197_ i2=MAC[4] nq=$abc$44314$new_n258_
.subckt a3_x2 i0=$abc$44314$new_n258_ i1=$abc$44314$new_n257_ i2=$abc$44314$new_n256_ q=$abc$44314$new_n259_
.subckt nand3_x0 i0=$abc$44314$new_n211_ i1=$abc$44314$new_n197_ i2=MAC[12] nq=$abc$44314$new_n260_
.subckt nand2_x0 i0=ControlData[4] i1=ByteCnt[0] nq=$abc$44314$new_n261_
.subckt a2_x2 i0=$abc$44314$new_n261_ i1=$abc$44314$new_n260_ q=$abc$44314$new_n262_
.subckt nand4_x0 i0=$abc$44314$new_n205_ i1=$abc$44314$new_n201_ i2=MAC[36] i3=$abc$44314$new_n151_ nq=$abc$44314$new_n263_
.subckt nand4_x0 i0=$abc$44314$new_n208_ i1=TxPauseTV[12] i2=$abc$44314$new_n153_ i3=ByteCnt[5] nq=$abc$44314$new_n264_
.subckt nand4_x0 i0=$abc$44314$new_n208_ i1=MAC[28] i2=ByteCnt[4] i3=$abc$44314$new_n152_ nq=$abc$44314$new_n265_
.subckt nand3_x0 i0=$abc$44314$new_n217_ i1=$abc$44314$new_n203_ i2=MAC[44] nq=$abc$44314$new_n266_
.subckt a4_x2 i0=$abc$44314$new_n266_ i1=$abc$44314$new_n265_ i2=$abc$44314$new_n264_ i3=$abc$44314$new_n263_ q=$abc$44314$new_n267_
.subckt nand3_x0 i0=$abc$44314$new_n267_ i1=$abc$44314$new_n262_ i2=$abc$44314$new_n259_ nq=$abc$44314$auto$rtlil.cc:2558:MuxGate$36664
.subckt nand3_x0 i0=$abc$44314$new_n198_ i1=$abc$44314$new_n193_ i2=MAC[19] nq=$abc$44314$new_n269_
.subckt nand3_x0 i0=$abc$44314$new_n199_ i1=$abc$44314$new_n197_ i2=MAC[3] nq=$abc$44314$new_n270_
.subckt nand3_x0 i0=$abc$44314$new_n217_ i1=$abc$44314$new_n203_ i2=MAC[43] nq=$abc$44314$new_n271_
.subckt nand3_x0 i0=$abc$44314$new_n194_ i1=$abc$44314$new_n193_ i2=TxPauseTV[3] nq=$abc$44314$new_n272_
.subckt nand4_x0 i0=$abc$44314$new_n272_ i1=$abc$44314$new_n271_ i2=$abc$44314$new_n270_ i3=$abc$44314$new_n269_ nq=$abc$44314$new_n273_
.subckt nand4_x0 i0=ByteCnt[1] i1=$abc$44314$new_n155_ i2=ByteCnt[3] i3=$abc$44314$new_n151_ nq=$abc$44314$new_n274_
.subckt nand2_x0 i0=ControlData[3] i1=ByteCnt[0] nq=$abc$44314$new_n275_
.subckt nand3_x0 i0=$abc$44314$new_n213_ i1=$abc$44314$new_n198_ i2=$abc$44314$new_n151_ nq=$abc$44314$new_n276_
.subckt nand2_x0 i0=$abc$44314$new_n276_ i1=$abc$44314$new_n275_ nq=$abc$44314$new_n277_
.subckt nand3_x0 i0=$abc$44314$new_n211_ i1=$abc$44314$new_n197_ i2=MAC[11] nq=$abc$44314$new_n278_
.subckt nand4_x0 i0=$abc$44314$new_n205_ i1=$abc$44314$new_n201_ i2=MAC[35] i3=$abc$44314$new_n151_ nq=$abc$44314$new_n279_
.subckt nand4_x0 i0=$abc$44314$new_n208_ i1=MAC[27] i2=ByteCnt[4] i3=$abc$44314$new_n152_ nq=$abc$44314$new_n280_
.subckt nand4_x0 i0=$abc$44314$new_n208_ i1=TxPauseTV[11] i2=$abc$44314$new_n153_ i3=ByteCnt[5] nq=$abc$44314$new_n281_
.subckt a2_x2 i0=$abc$44314$new_n281_ i1=$abc$44314$new_n280_ q=$abc$44314$new_n282_
.subckt nand3_x0 i0=$abc$44314$new_n282_ i1=$abc$44314$new_n279_ i2=$abc$44314$new_n278_ nq=$abc$44314$new_n283_
.subckt o3_x2 i0=$abc$44314$new_n283_ i1=$abc$44314$new_n277_ i2=$abc$44314$new_n273_ q=$abc$44314$auto$rtlil.cc:2558:MuxGate$36660
.subckt nand4_x0 i0=$abc$44314$new_n208_ i1=MAC[26] i2=ByteCnt[4] i3=$abc$44314$new_n152_ nq=$abc$44314$new_n285_
.subckt a3_x2 i0=$abc$44314$new_n199_ i1=$abc$44314$new_n197_ i2=MAC[2] q=$abc$44314$new_n286_
.subckt nand3_x0 i0=$abc$44314$new_n211_ i1=$abc$44314$new_n197_ i2=MAC[10] nq=$abc$44314$new_n287_
.subckt a3_x2 i0=$abc$44314$new_n194_ i1=$abc$44314$new_n193_ i2=TxPauseTV[2] q=$abc$44314$new_n288_
.subckt nand2_x0 i0=ControlData[2] i1=ByteCnt[0] nq=$abc$44314$new_n289_
.subckt nand4_x0 i0=$abc$44314$new_n205_ i1=$abc$44314$new_n201_ i2=MAC[34] i3=$abc$44314$new_n151_ nq=$abc$44314$new_n290_
.subckt nand4_x0 i0=$abc$44314$new_n208_ i1=TxPauseTV[10] i2=$abc$44314$new_n153_ i3=ByteCnt[5] nq=$abc$44314$new_n291_
.subckt a3_x2 i0=$abc$44314$new_n198_ i1=$abc$44314$new_n193_ i2=MAC[18] q=$abc$44314$new_n292_
.subckt nand3_x0 i0=$abc$44314$new_n217_ i1=$abc$44314$new_n203_ i2=MAC[42] nq=$abc$44314$new_n293_
.subckt nor3_x0 i0=$abc$44314$new_n292_ i1=$abc$44314$new_n288_ i2=$abc$44314$new_n286_ nq=$abc$44314$new_n294_
.subckt a3_x2 i0=$abc$44314$new_n290_ i1=$abc$44314$new_n287_ i2=$abc$44314$new_n285_ q=$abc$44314$new_n295_
.subckt a3_x2 i0=$abc$44314$new_n293_ i1=$abc$44314$new_n291_ i2=$abc$44314$new_n289_ q=$abc$44314$new_n296_
.subckt nand3_x0 i0=$abc$44314$new_n296_ i1=$abc$44314$new_n295_ i2=$abc$44314$new_n294_ nq=$abc$44314$auto$rtlil.cc:2558:MuxGate$36656
.subckt nand4_x0 i0=$abc$44314$new_n208_ i1=MAC[25] i2=ByteCnt[4] i3=$abc$44314$new_n152_ nq=$abc$44314$new_n298_
.subckt nand4_x0 i0=$abc$44314$new_n205_ i1=$abc$44314$new_n201_ i2=MAC[33] i3=$abc$44314$new_n151_ nq=$abc$44314$new_n299_
.subckt nand3_x0 i0=$abc$44314$new_n198_ i1=$abc$44314$new_n193_ i2=MAC[17] nq=$abc$44314$new_n300_
.subckt a3_x2 i0=$abc$44314$new_n300_ i1=$abc$44314$new_n299_ i2=$abc$44314$new_n298_ q=$abc$44314$new_n301_
.subckt nand3_x0 i0=$abc$44314$new_n217_ i1=$abc$44314$new_n203_ i2=MAC[41] nq=$abc$44314$new_n302_
.subckt nand2_x0 i0=ControlData[1] i1=ByteCnt[0] nq=$abc$44314$new_n303_
.subckt a3_x2 i0=$abc$44314$new_n303_ i1=$abc$44314$new_n302_ i2=$abc$44314$new_n218_ q=$abc$44314$new_n304_
.subckt nand4_x0 i0=$abc$44314$new_n208_ i1=TxPauseTV[9] i2=$abc$44314$new_n153_ i3=ByteCnt[5] nq=$abc$44314$new_n305_
.subckt nand3_x0 i0=$abc$44314$new_n211_ i1=$abc$44314$new_n197_ i2=MAC[9] nq=$abc$44314$new_n306_
.subckt nand3_x0 i0=$abc$44314$new_n199_ i1=$abc$44314$new_n197_ i2=MAC[1] nq=$abc$44314$new_n307_
.subckt nand3_x0 i0=$abc$44314$new_n194_ i1=$abc$44314$new_n193_ i2=TxPauseTV[1] nq=$abc$44314$new_n308_
.subckt a4_x2 i0=$abc$44314$new_n308_ i1=$abc$44314$new_n307_ i2=$abc$44314$new_n306_ i3=$abc$44314$new_n305_ q=$abc$44314$new_n309_
.subckt nand3_x0 i0=$abc$44314$new_n309_ i1=$abc$44314$new_n304_ i2=$abc$44314$new_n301_ nq=$abc$44314$auto$rtlil.cc:2558:MuxGate$36652
.subckt nand4_x0 i0=$abc$44314$new_n205_ i1=$abc$44314$new_n201_ i2=MAC[32] i3=$abc$44314$new_n151_ nq=$abc$44314$new_n311_
.subckt nand3_x0 i0=$abc$44314$new_n198_ i1=$abc$44314$new_n193_ i2=MAC[16] nq=$abc$44314$new_n312_
.subckt nand3_x0 i0=$abc$44314$new_n217_ i1=$abc$44314$new_n203_ i2=MAC[40] nq=$abc$44314$new_n313_
.subckt nand3_x0 i0=$abc$44314$new_n199_ i1=$abc$44314$new_n197_ i2=MAC[0] nq=$abc$44314$new_n314_
.subckt nand3_x0 i0=$abc$44314$new_n194_ i1=$abc$44314$new_n193_ i2=TxPauseTV[0] nq=$abc$44314$new_n315_
.subckt nand4_x0 i0=$abc$44314$new_n208_ i1=TxPauseTV[8] i2=$abc$44314$new_n153_ i3=ByteCnt[5] nq=$abc$44314$new_n316_
.subckt nand4_x0 i0=$abc$44314$new_n208_ i1=MAC[24] i2=ByteCnt[4] i3=$abc$44314$new_n152_ nq=$abc$44314$new_n317_
.subckt a2_x2 i0=$abc$44314$new_n184_ i1=DlyCrcEn q=$abc$44314$new_n318_
.subckt nand2_x0 i0=$abc$44314$new_n184_ i1=DlyCrcEn nq=$abc$44314$new_n319_
.subckt oa22_x2 i0=DlyCrcEn i1=$abc$44314$new_n184_ i2=$abc$44314$new_n209_ q=$abc$44314$new_n320_
.subckt oa22_x2 i0=$abc$44314$new_n320_ i1=$abc$44314$new_n274_ i2=$abc$44314$new_n202_ q=$abc$44314$new_n321_
.subckt nand3_x0 i0=$abc$44314$new_n211_ i1=$abc$44314$new_n197_ i2=MAC[8] nq=$abc$44314$new_n322_
.subckt nand4_x0 i0=$abc$44314$new_n205_ i1=ByteCnt[4] i2=$abc$44314$new_n152_ i3=$abc$44314$new_n151_ nq=$abc$44314$new_n323_
.subckt nand2_x0 i0=ControlData[0] i1=ByteCnt[0] nq=$abc$44314$new_n324_
.subckt a2_x2 i0=$abc$44314$new_n323_ i1=$abc$44314$new_n322_ q=$abc$44314$new_n325_
.subckt a3_x2 i0=$abc$44314$new_n315_ i1=$abc$44314$new_n313_ i2=$abc$44314$new_n312_ q=$abc$44314$new_n326_
.subckt a2_x2 i0=$abc$44314$new_n321_ i1=$abc$44314$new_n311_ q=$abc$44314$new_n327_
.subckt a4_x2 i0=$abc$44314$new_n324_ i1=$abc$44314$new_n317_ i2=$abc$44314$new_n316_ i3=$abc$44314$new_n314_ q=$abc$44314$new_n328_
.subckt nand4_x0 i0=$abc$44314$new_n328_ i1=$abc$44314$new_n327_ i2=$abc$44314$new_n326_ i3=$abc$44314$new_n325_ nq=$abc$44314$auto$rtlil.cc:2558:MuxGate$36648
.subckt a3_x2 i0=$abc$44314$new_n194_ i1=$abc$44314$new_n193_ i2=TxUsedDataIn q=$abc$44314$new_n330_
.subckt nand3_x0 i0=$abc$44314$new_n194_ i1=$abc$44314$new_n193_ i2=TxUsedDataIn nq=$abc$44314$new_n331_
.subckt oa22_x2 i0=TxCtrlStartFrm i1=$abc$44314$new_n158_ i2=TxUsedDataIn q=$abc$44314$new_n332_
.subckt ao22_x2 i0=$abc$44314$new_n183_ i1=$abc$44314$new_n159_ i2=CtrlMux q=$abc$44314$new_n333_
.subckt a2_x2 i0=$abc$44314$new_n333_ i1=$abc$44314$new_n332_ q=$abc$44314$new_n334_
.subckt nand2_x0 i0=$abc$44314$new_n333_ i1=$abc$44314$new_n332_ nq=$abc$44314$new_n335_
.subckt a3_x2 i0=$abc$44314$new_n180_ i1=$abc$44314$new_n158_ i2=TxCtrlStartFrm q=$abc$44314$new_n336_
.subckt nand3_x0 i0=$abc$44314$new_n180_ i1=$abc$44314$new_n158_ i2=TxCtrlStartFrm nq=$abc$44314$new_n337_
.subckt nand2_x0 i0=$abc$44314$new_n336_ i1=$abc$44314$new_n319_ nq=$abc$44314$new_n338_
.subckt a3_x2 i0=$abc$44314$new_n338_ i1=$abc$44314$new_n334_ i2=$abc$44314$new_n331_ q=$abc$44314$new_n339_
.subckt nxr2_x1 i0=$abc$44314$new_n339_ i1=$abc$44314$new_n151_ nq=$abc$44314$new_n340_
.subckt a2_x2 i0=$abc$44314$new_n340_ i1=$abc$44314$new_n178_ q=$abc$44314$auto$rtlil.cc:2558:MuxGate$36644
.subckt ao22_x2 i0=$abc$44314$new_n337_ i1=$abc$44314$new_n318_ i2=$abc$44314$new_n178_ q=$abc$44314$new_n342_
.subckt oa22_x2 i0=$abc$44314$new_n336_ i1=$abc$44314$new_n319_ i2=$abc$44314$new_n179_ q=$abc$44314$new_n343_
.subckt ao22_x2 i0=$abc$44314$new_n330_ i1=$abc$44314$new_n335_ i2=$abc$44314$new_n342_ q=$abc$44314$new_n344_
.subckt oa22_x2 i0=$abc$44314$new_n331_ i1=$abc$44314$new_n334_ i2=$abc$44314$new_n343_ q=$abc$44314$new_n345_
.subckt oa22_x2 i0=$abc$44314$new_n336_ i1=$abc$44314$new_n319_ i2=ByteCnt[0] q=$abc$44314$new_n346_
.subckt a3_x2 i0=$abc$44314$new_n346_ i1=$abc$44314$new_n205_ i2=ByteCnt[4] q=$abc$44314$new_n347_
.subckt nand3_x0 i0=$abc$44314$new_n346_ i1=$abc$44314$new_n205_ i2=ByteCnt[4] nq=$abc$44314$new_n348_
.subckt a3_x2 i0=$abc$44314$new_n347_ i1=$abc$44314$new_n345_ i2=$abc$44314$new_n152_ q=$abc$44314$new_n349_
.subckt ao22_x2 i0=$abc$44314$new_n348_ i1=$abc$44314$new_n344_ i2=ByteCnt[5] q=$abc$44314$new_n350_
.subckt ao22_x2 i0=$abc$44314$new_n350_ i1=$abc$44314$new_n349_ i2=$abc$44314$new_n178_ q=$abc$44314$auto$rtlil.cc:2558:MuxGate$36640
.subckt oa22_x2 i0=$abc$44314$new_n346_ i1=$abc$44314$new_n205_ i2=$abc$44314$new_n179_ q=$abc$44314$new_n352_
.subckt oa22_x2 i0=$abc$44314$new_n352_ i1=$abc$44314$new_n345_ i2=$abc$44314$new_n153_ q=$abc$44314$new_n353_
.subckt a3_x2 i0=$abc$44314$new_n346_ i1=$abc$44314$new_n205_ i2=$abc$44314$new_n153_ q=$abc$44314$new_n354_
.subckt nand3_x0 i0=$abc$44314$new_n354_ i1=$abc$44314$new_n345_ i2=$abc$44314$new_n178_ nq=$abc$44314$new_n355_
.subckt nand2_x0 i0=$abc$44314$new_n355_ i1=$abc$44314$new_n353_ nq=$abc$44314$auto$rtlil.cc:2558:MuxGate$36636
.subckt a2_x2 i0=$abc$44314$new_n346_ i1=$abc$44314$new_n204_ q=$abc$44314$new_n357_
.subckt a3_x2 i0=$abc$44314$new_n357_ i1=$abc$44314$new_n345_ i2=$abc$44314$new_n178_ q=$abc$44314$new_n358_
.subckt oa22_x2 i0=$abc$44314$new_n346_ i1=$abc$44314$new_n204_ i2=$abc$44314$new_n179_ q=$abc$44314$new_n359_
.subckt nand2_x0 i0=$abc$44314$new_n359_ i1=$abc$44314$new_n345_ nq=$abc$44314$new_n360_
.subckt mx2_x2 cmd=$abc$44314$new_n154_ i0=$abc$44314$new_n360_ i1=$abc$44314$new_n358_ q=$abc$44314$auto$rtlil.cc:2558:MuxGate$36632
.subckt a3_x2 i0=$abc$44314$new_n346_ i1=$abc$44314$new_n345_ i2=ByteCnt[1] q=$abc$44314$new_n362_
.subckt nand3_x0 i0=$abc$44314$new_n346_ i1=$abc$44314$new_n345_ i2=ByteCnt[1] nq=$abc$44314$new_n363_
.subckt ao22_x2 i0=ByteCnt[2] i1=$abc$44314$new_n362_ i2=$abc$44314$new_n360_ q=$abc$44314$auto$rtlil.cc:2558:MuxGate$36628
.subckt oa22_x2 i0=$abc$44314$new_n346_ i1=$abc$44314$new_n345_ i2=ByteCnt[1] q=$abc$44314$new_n365_
.subckt a3_x2 i0=$abc$44314$new_n365_ i1=$abc$44314$new_n363_ i2=$abc$44314$new_n178_ q=$abc$44314$auto$rtlil.cc:2558:MuxGate$36624
.subckt oa22_x2 i0=$abc$44314$new_n194_ i1=$abc$44314$new_n193_ i2=ControlEnd_q q=$0\TxCtrlEndFrm[0:0]
.subckt inv_x0 i=TxReset nq=$abc$44314$auto$rtlil.cc:2549:NotGate$36630
.subckt inv_x0 i=TxReset nq=$abc$44314$auto$rtlil.cc:2549:NotGate$36634
.subckt inv_x0 i=TxReset nq=$abc$44314$auto$rtlil.cc:2549:NotGate$36638
.subckt inv_x0 i=TxReset nq=$abc$44314$auto$rtlil.cc:2549:NotGate$36642
.subckt inv_x0 i=TxReset nq=$abc$44314$auto$rtlil.cc:2549:NotGate$36646
.subckt inv_x0 i=TxReset nq=$abc$44314$auto$rtlil.cc:2549:NotGate$36650
.subckt inv_x0 i=TxReset nq=$abc$44314$auto$rtlil.cc:2549:NotGate$36654
.subckt inv_x0 i=TxReset nq=$abc$44314$auto$rtlil.cc:2549:NotGate$36658
.subckt inv_x0 i=TxReset nq=$abc$44314$auto$rtlil.cc:2549:NotGate$36662
.subckt inv_x0 i=TxReset nq=$abc$44314$auto$rtlil.cc:2549:NotGate$36666
.subckt inv_x0 i=TxReset nq=$abc$44314$auto$rtlil.cc:2549:NotGate$36670
.subckt inv_x0 i=TxReset nq=$abc$44314$auto$rtlil.cc:2549:NotGate$36674
.subckt inv_x0 i=TxReset nq=$abc$44314$auto$rtlil.cc:2549:NotGate$36678
.subckt inv_x0 i=TxReset nq=$abc$44314$auto$rtlil.cc:2549:NotGate$36682
.subckt inv_x0 i=TxReset nq=$abc$44314$auto$rtlil.cc:2549:NotGate$36686
.subckt inv_x0 i=TxReset nq=$abc$44314$auto$rtlil.cc:2549:NotGate$36690
.subckt inv_x0 i=TxReset nq=$abc$44314$auto$rtlil.cc:2549:NotGate$36692
.subckt inv_x0 i=TxReset nq=$abc$44314$auto$rtlil.cc:2549:NotGate$36696
.subckt inv_x0 i=TxReset nq=$abc$44314$auto$rtlil.cc:2549:NotGate$36700
.subckt inv_x0 i=TxReset nq=$abc$44314$auto$rtlil.cc:2549:NotGate$36702
.subckt inv_x0 i=TxReset nq=$abc$44314$auto$rtlil.cc:2549:NotGate$36706
.subckt inv_x0 i=TxReset nq=$abc$44314$auto$rtlil.cc:2549:NotGate$36710
.subckt inv_x0 i=TxReset nq=$abc$44314$auto$rtlil.cc:2549:NotGate$36714
.subckt sff1r_x4 ck=MTxClk i=$abc$44314$auto$rtlil.cc:2558:MuxGate$36624 nrst=$abc$44314$auto$rtlil.cc:2549:NotGate$36626 q=ByteCnt[1]
.subckt sff1r_x4 ck=MTxClk i=$abc$44314$auto$rtlil.cc:2558:MuxGate$36628 nrst=$abc$44314$auto$rtlil.cc:2549:NotGate$36630 q=ByteCnt[2]
.subckt sff1r_x4 ck=MTxClk i=$abc$44314$auto$rtlil.cc:2558:MuxGate$36632 nrst=$abc$44314$auto$rtlil.cc:2549:NotGate$36634 q=ByteCnt[3]
.subckt sff1r_x4 ck=MTxClk i=$abc$44314$auto$rtlil.cc:2558:MuxGate$36636 nrst=$abc$44314$auto$rtlil.cc:2549:NotGate$36638 q=ByteCnt[4]
.subckt sff1r_x4 ck=MTxClk i=$abc$44314$auto$rtlil.cc:2558:MuxGate$36640 nrst=$abc$44314$auto$rtlil.cc:2549:NotGate$36642 q=ByteCnt[5]
.subckt sff1r_x4 ck=MTxClk i=$abc$44314$auto$rtlil.cc:2558:MuxGate$36644 nrst=$abc$44314$auto$rtlil.cc:2549:NotGate$36646 q=ByteCnt[0]
.subckt sff1r_x4 ck=MTxClk i=$abc$44314$auto$rtlil.cc:2558:MuxGate$36648 nrst=$abc$44314$auto$rtlil.cc:2549:NotGate$36650 q=ControlData[0]
.subckt sff1r_x4 ck=MTxClk i=$abc$44314$auto$rtlil.cc:2558:MuxGate$36652 nrst=$abc$44314$auto$rtlil.cc:2549:NotGate$36654 q=ControlData[1]
.subckt sff1r_x4 ck=MTxClk i=$abc$44314$auto$rtlil.cc:2558:MuxGate$36656 nrst=$abc$44314$auto$rtlil.cc:2549:NotGate$36658 q=ControlData[2]
.subckt sff1r_x4 ck=MTxClk i=$abc$44314$auto$rtlil.cc:2558:MuxGate$36660 nrst=$abc$44314$auto$rtlil.cc:2549:NotGate$36662 q=ControlData[3]
.subckt sff1r_x4 ck=MTxClk i=$abc$44314$auto$rtlil.cc:2558:MuxGate$36664 nrst=$abc$44314$auto$rtlil.cc:2549:NotGate$36666 q=ControlData[4]
.subckt sff1r_x4 ck=MTxClk i=$abc$44314$auto$rtlil.cc:2558:MuxGate$36668 nrst=$abc$44314$auto$rtlil.cc:2549:NotGate$36670 q=ControlData[5]
.subckt sff1r_x4 ck=MTxClk i=$abc$44314$auto$rtlil.cc:2558:MuxGate$36672 nrst=$abc$44314$auto$rtlil.cc:2549:NotGate$36674 q=ControlData[6]
.subckt sff1r_x4 ck=MTxClk i=$abc$44314$auto$rtlil.cc:2558:MuxGate$36676 nrst=$abc$44314$auto$rtlil.cc:2549:NotGate$36678 q=ControlData[7]
.subckt sff1_x4 ck=MTxClk i=ControlEnd q=ControlEnd_q
.subckt sff1_x4 ck=MTxClk i=TxCtrlStartFrm q=TxCtrlStartFrm_q
.subckt sff1r_x4 ck=MTxClk i=$abc$44314$auto$rtlil.cc:2558:MuxGate$36680 nrst=$abc$44314$auto$rtlil.cc:2549:NotGate$36682 q=DlyCrcCnt[0]
.subckt sff1r_x4 ck=MTxClk i=$abc$44314$auto$rtlil.cc:2558:MuxGate$36684 nrst=$abc$44314$auto$rtlil.cc:2549:NotGate$36686 q=DlyCrcCnt[1]
.subckt sff1r_x4 ck=MTxClk i=$abc$44314$auto$rtlil.cc:2558:MuxGate$36688 nrst=$abc$44314$auto$rtlil.cc:2549:NotGate$36690 q=DlyCrcCnt[2]
.subckt sff1r_x4 ck=MTxClk i=TxUsedDataIn nrst=$abc$44314$auto$rtlil.cc:2549:NotGate$36692 q=TxUsedDataIn_q
.subckt sff1r_x4 ck=MTxClk i=$abc$44314$auto$rtlil.cc:2558:MuxGate$36694 nrst=$abc$44314$auto$rtlil.cc:2549:NotGate$36696 q=BlockTxDone
.subckt sff1r_x4 ck=MTxClk i=$abc$44314$auto$rtlil.cc:2558:MuxGate$36698 nrst=$abc$44314$auto$rtlil.cc:2549:NotGate$36700 q=SendingCtrlFrm
.subckt sff1r_x4 ck=MTxClk i=$0\TxCtrlEndFrm[0:0] nrst=$abc$44314$auto$rtlil.cc:2549:NotGate$36702 q=TxCtrlEndFrm
.subckt sff1r_x4 ck=MTxClk i=$abc$44314$auto$rtlil.cc:2558:MuxGate$36704 nrst=$abc$44314$auto$rtlil.cc:2549:NotGate$36706 q=CtrlMux
.subckt sff1r_x4 ck=MTxClk i=$abc$44314$auto$rtlil.cc:2558:MuxGate$36708 nrst=$abc$44314$auto$rtlil.cc:2549:NotGate$36710 q=TxCtrlStartFrm
.subckt sff1r_x4 ck=MTxClk i=$abc$44314$auto$rtlil.cc:2558:MuxGate$36712 nrst=$abc$44314$auto$rtlil.cc:2549:NotGate$36714 q=WillSendControlFrame
.end

.model eth_txcounters
.inputs StatePreamble StateIPG StateData[0] StateData[1] StatePAD StateFCS StateJam StateBackOff StateDefer StateIdle StartDefer StartIPG StartFCS StartJam StartBackoff TxStartFrm MTxClk Reset MinFL[0] MinFL[1] MinFL[2] MinFL[3] MinFL[4] MinFL[5] MinFL[6] MinFL[7] MinFL[8] MinFL[9] MinFL[10] MinFL[11] MinFL[12] MinFL[13] MinFL[14] MinFL[15] MaxFL[0] MaxFL[1] MaxFL[2] MaxFL[3] MaxFL[4] MaxFL[5] MaxFL[6] MaxFL[7] MaxFL[8] MaxFL[9] MaxFL[10] MaxFL[11] MaxFL[12] MaxFL[13] MaxFL[14] MaxFL[15] HugEn ExDfrEn PacketFinished_q DlyCrcEn StateSFD
.outputs ByteCnt[0] ByteCnt[1] ByteCnt[2] ByteCnt[3] ByteCnt[4] ByteCnt[5] ByteCnt[6] ByteCnt[7] ByteCnt[8] ByteCnt[9] ByteCnt[10] ByteCnt[11] ByteCnt[12] ByteCnt[13] ByteCnt[14] ByteCnt[15] NibCnt[0] NibCnt[1] NibCnt[2] NibCnt[3] NibCnt[4] NibCnt[5] NibCnt[6] NibCnt[7] NibCnt[8] NibCnt[9] NibCnt[10] NibCnt[11] NibCnt[12] NibCnt[13] NibCnt[14] NibCnt[15] ExcessiveDefer NibCntEq7 NibCntEq15 MaxFrame NibbleMinFl DlyCrcCnt[0] DlyCrcCnt[1] DlyCrcCnt[2]
.names $false
.names $true
1
.names $undef
.subckt inv_x0 i=NibCnt[15] nq=$abc$44557$new_n165_
.subckt inv_x0 i=NibCnt[13] nq=$abc$44557$new_n166_
.subckt inv_x0 i=NibCnt[12] nq=$abc$44557$new_n167_
.subckt inv_x0 i=NibCnt[11] nq=$abc$44557$new_n168_
.subckt inv_x0 i=NibCnt[9] nq=$abc$44557$new_n169_
.subckt inv_x0 i=NibCnt[4] nq=$abc$44557$new_n170_
.subckt inv_x0 i=NibCnt[2] nq=$abc$44557$new_n171_
.subckt inv_x0 i=ByteCnt[15] nq=$abc$44557$new_n172_
.subckt inv_x0 i=ByteCnt[14] nq=$abc$44557$new_n173_
.subckt inv_x0 i=ByteCnt[13] nq=$abc$44557$new_n174_
.subckt inv_x0 i=ByteCnt[12] nq=$abc$44557$new_n175_
.subckt inv_x0 i=ByteCnt[11] nq=$abc$44557$new_n176_
.subckt inv_x0 i=ByteCnt[10] nq=$abc$44557$new_n177_
.subckt inv_x0 i=ByteCnt[9] nq=$abc$44557$new_n178_
.subckt inv_x0 i=ByteCnt[8] nq=$abc$44557$new_n179_
.subckt inv_x0 i=ByteCnt[7] nq=$abc$44557$new_n180_
.subckt inv_x0 i=ByteCnt[5] nq=$abc$44557$new_n181_
.subckt inv_x0 i=ByteCnt[4] nq=$abc$44557$new_n182_
.subckt inv_x0 i=ByteCnt[2] nq=$abc$44557$new_n183_
.subckt inv_x0 i=ByteCnt[1] nq=$abc$44557$new_n184_
.subckt inv_x0 i=ByteCnt[0] nq=$abc$44557$new_n185_
.subckt inv_x0 i=DlyCrcCnt[2] nq=$abc$44557$new_n186_
.subckt inv_x0 i=TxStartFrm nq=$abc$44557$new_n187_
.subckt inv_x0 i=MinFL[6] nq=$abc$44557$new_n188_
.subckt inv_x0 i=MinFL[5] nq=$abc$44557$new_n189_
.subckt inv_x0 i=MinFL[4] nq=$abc$44557$new_n190_
.subckt inv_x0 i=MinFL[3] nq=$abc$44557$new_n191_
.subckt inv_x0 i=MinFL[13] nq=$abc$44557$new_n192_
.subckt inv_x0 i=MinFL[12] nq=$abc$44557$new_n193_
.subckt inv_x0 i=MinFL[11] nq=$abc$44557$new_n194_
.subckt inv_x0 i=MinFL[10] nq=$abc$44557$new_n195_
.subckt inv_x0 i=MinFL[9] nq=$abc$44557$new_n196_
.subckt inv_x0 i=MinFL[8] nq=$abc$44557$new_n197_
.subckt inv_x0 i=MinFL[15] nq=$abc$44557$new_n198_
.subckt inv_x0 i=MaxFL[0] nq=$abc$44557$new_n199_
.subckt inv_x0 i=MaxFL[1] nq=$abc$44557$new_n200_
.subckt inv_x0 i=MaxFL[2] nq=$abc$44557$new_n201_
.subckt inv_x0 i=MaxFL[5] nq=$abc$44557$new_n202_
.subckt inv_x0 i=MaxFL[7] nq=$abc$44557$new_n203_
.subckt inv_x0 i=MaxFL[9] nq=$abc$44557$new_n204_
.subckt inv_x0 i=MaxFL[10] nq=$abc$44557$new_n205_
.subckt inv_x0 i=MaxFL[11] nq=$abc$44557$new_n206_
.subckt inv_x0 i=MaxFL[12] nq=$abc$44557$new_n207_
.subckt inv_x0 i=MaxFL[13] nq=$abc$44557$new_n208_
.subckt inv_x0 i=HugEn nq=$abc$44557$new_n209_
.subckt inv_x0 i=Reset nq=$abc$44557$auto$rtlil.cc:2549:NotGate$36718
.subckt a2_x2 i0=NibCnt[0] i1=NibCnt[1] q=$abc$44557$new_n211_
.subckt nand3_x0 i0=NibCnt[0] i1=NibCnt[1] i2=NibCnt[2] nq=$abc$44557$new_n212_
.subckt inv_x0 i=$abc$44557$new_n212_ nq=NibCntEq7
.subckt a4_x2 i0=NibCnt[0] i1=NibCnt[1] i2=NibCnt[2] i3=NibCnt[3] q=NibCntEq15
.subckt nand2_x0 i0=NibCntEq15 i1=StatePreamble nq=$abc$44557$new_n215_
.subckt nand4_x0 i0=StateJam i1=NibCnt[0] i2=NibCnt[1] i3=NibCnt[2] nq=$abc$44557$new_n216_
.subckt nor2_x0 i0=StartDefer i1=StateIdle nq=$abc$44557$new_n217_
.subckt nor3_x0 i0=StartJam i1=StartFCS i2=StartIPG nq=$abc$44557$new_n218_
.subckt a2_x2 i0=$abc$44557$new_n218_ i1=$abc$44557$new_n217_ q=$abc$44557$new_n219_
.subckt nand3_x0 i0=$abc$44557$new_n219_ i1=$abc$44557$new_n216_ i2=$abc$44557$new_n215_ nq=$abc$44557$new_n220_
.subckt a2_x2 i0=NibCnt[4] i1=NibCnt[5] q=$abc$44557$new_n221_
.subckt a2_x2 i0=$abc$44557$new_n221_ i1=NibCntEq7 q=$abc$44557$new_n222_
.subckt a2_x2 i0=NibCnt[7] i1=NibCnt[8] q=$abc$44557$new_n223_
.subckt a3_x2 i0=NibCnt[7] i1=NibCnt[8] i2=NibCnt[9] q=$abc$44557$new_n224_
.subckt nor2_x0 i0=NibCnt[11] i1=NibCnt[13] nq=$abc$44557$new_n225_
.subckt nor3_x0 i0=ExDfrEn i1=NibCnt[3] i2=NibCnt[6] nq=$abc$44557$new_n226_
.subckt a4_x2 i0=$abc$44557$new_n226_ i1=$abc$44557$new_n225_ i2=NibCnt[10] i3=NibCnt[12] q=$abc$44557$new_n227_
.subckt nand3_x0 i0=$abc$44557$new_n227_ i1=$abc$44557$new_n224_ i2=$abc$44557$new_n222_ nq=$abc$44557$new_n228_
.subckt inv_x0 i=$abc$44557$new_n228_ nq=ExcessiveDefer
.subckt a2_x2 i0=$abc$44557$new_n187_ i1=StateDefer q=$abc$44557$new_n230_
.subckt a4_x2 i0=$abc$44557$new_n230_ i1=$abc$44557$new_n227_ i2=$abc$44557$new_n224_ i3=$abc$44557$new_n222_ q=$abc$44557$new_n231_
.subckt nor2_x0 i0=$abc$44557$new_n231_ i1=$abc$44557$new_n220_ nq=$abc$44557$new_n232_
.subckt o2_x2 i0=$abc$44557$new_n231_ i1=$abc$44557$new_n220_ q=$abc$44557$new_n233_
.subckt a2_x2 i0=NibCnt[12] i1=NibCnt[13] q=$abc$44557$new_n234_
.subckt a2_x2 i0=NibCnt[10] i1=NibCnt[11] q=$abc$44557$new_n235_
.subckt a2_x2 i0=$abc$44557$new_n235_ i1=$abc$44557$new_n224_ q=$abc$44557$new_n236_
.subckt a3_x2 i0=NibCntEq15 i1=NibCnt[4] i2=NibCnt[5] q=$abc$44557$new_n237_
.subckt a2_x2 i0=TxStartFrm i1=StateDefer q=$abc$44557$new_n238_
.subckt nand2_x0 i0=TxStartFrm i1=StateDefer nq=$abc$44557$new_n239_
.subckt nor4_x0 i0=StateBackOff i1=StateData[0] i2=StateData[1] i3=StateIPG nq=$abc$44557$new_n240_
.subckt nor4_x0 i0=StateFCS i1=StatePAD i2=StateJam i3=StatePreamble nq=$abc$44557$new_n241_
.subckt a2_x2 i0=$abc$44557$new_n241_ i1=$abc$44557$new_n240_ q=$abc$44557$new_n242_
.subckt nand2_x0 i0=$abc$44557$new_n241_ i1=$abc$44557$new_n240_ nq=$abc$44557$new_n243_
.subckt ao22_x2 i0=ExcessiveDefer i1=$abc$44557$new_n239_ i2=$abc$44557$new_n242_ q=$abc$44557$new_n244_
.subckt oa22_x2 i0=$abc$44557$new_n228_ i1=$abc$44557$new_n238_ i2=$abc$44557$new_n243_ q=$abc$44557$new_n245_
.subckt nand2_x0 i0=$abc$44557$new_n245_ i1=$abc$44557$new_n237_ nq=$abc$44557$new_n246_
.subckt a4_x2 i0=NibCntEq15 i1=NibCnt[4] i2=NibCnt[5] i3=NibCnt[6] q=$abc$44557$new_n247_
.subckt a2_x2 i0=$abc$44557$new_n247_ i1=$abc$44557$new_n245_ q=$abc$44557$new_n248_
.subckt nand2_x0 i0=$abc$44557$new_n247_ i1=$abc$44557$new_n245_ nq=$abc$44557$new_n249_
.subckt a4_x2 i0=$abc$44557$new_n247_ i1=$abc$44557$new_n245_ i2=$abc$44557$new_n236_ i3=$abc$44557$new_n234_ q=$abc$44557$new_n250_
.subckt nand4_x0 i0=$abc$44557$new_n247_ i1=$abc$44557$new_n245_ i2=$abc$44557$new_n236_ i3=$abc$44557$new_n234_ nq=$abc$44557$new_n251_
.subckt a2_x2 i0=$abc$44557$new_n247_ i1=$abc$44557$new_n236_ q=$abc$44557$new_n252_
.subckt nand2_x0 i0=$abc$44557$new_n247_ i1=$abc$44557$new_n236_ nq=$abc$44557$new_n253_
.subckt a4_x2 i0=$abc$44557$new_n252_ i1=$abc$44557$new_n245_ i2=$abc$44557$new_n234_ i3=NibCnt[14] q=$abc$44557$new_n254_
.subckt a3_x2 i0=$abc$44557$new_n247_ i1=$abc$44557$new_n223_ i2=NibCnt[9] q=$abc$44557$new_n255_
.subckt a4_x2 i0=$abc$44557$new_n247_ i1=$abc$44557$new_n223_ i2=NibCnt[9] i3=NibCnt[10] q=$abc$44557$new_n256_
.subckt a3_x2 i0=$abc$44557$new_n256_ i1=NibCnt[11] i2=NibCnt[12] q=$abc$44557$new_n257_
.subckt a2_x2 i0=$abc$44557$new_n245_ i1=NibCnt[13] q=$abc$44557$new_n258_
.subckt nand3_x0 i0=$abc$44557$new_n258_ i1=$abc$44557$new_n257_ i2=NibCnt[14] nq=$abc$44557$new_n259_
.subckt nxr2_x1 i0=$abc$44557$new_n254_ i1=$abc$44557$new_n165_ nq=$abc$44557$new_n260_
.subckt a2_x2 i0=$abc$44557$new_n260_ i1=$abc$44557$new_n232_ q=$abc$44557$auto$rtlil.cc:2558:MuxGate$36852
.subckt ao22_x2 i0=NibCnt[14] i1=$abc$44557$new_n250_ i2=$abc$44557$new_n232_ q=$abc$44557$new_n262_
.subckt a2_x2 i0=$abc$44557$new_n262_ i1=$abc$44557$new_n259_ q=$abc$44557$auto$rtlil.cc:2558:MuxGate$36848
.subckt ao22_x2 i0=$abc$44557$new_n233_ i1=$abc$44557$new_n245_ i2=$abc$44557$new_n252_ q=$abc$44557$new_n264_
.subckt oa22_x2 i0=$abc$44557$new_n232_ i1=$abc$44557$new_n244_ i2=$abc$44557$new_n253_ q=$abc$44557$new_n265_
.subckt nand2_x0 i0=$abc$44557$new_n264_ i1=NibCnt[12] nq=$abc$44557$new_n266_
.subckt oa22_x2 i0=$abc$44557$new_n264_ i1=NibCnt[12] i2=NibCnt[13] q=$abc$44557$new_n267_
.subckt a3_x2 i0=$abc$44557$new_n267_ i1=$abc$44557$new_n251_ i2=$abc$44557$new_n232_ q=$abc$44557$auto$rtlil.cc:2558:MuxGate$36844
.subckt nand2_x0 i0=$abc$44557$new_n265_ i1=$abc$44557$new_n167_ nq=$abc$44557$new_n269_
.subckt a3_x2 i0=$abc$44557$new_n269_ i1=$abc$44557$new_n266_ i2=$abc$44557$new_n232_ q=$abc$44557$auto$rtlil.cc:2558:MuxGate$36840
.subckt a3_x2 i0=$abc$44557$new_n247_ i1=$abc$44557$new_n245_ i2=NibCnt[7] q=$abc$44557$new_n271_
.subckt nand4_x0 i0=$abc$44557$new_n247_ i1=$abc$44557$new_n245_ i2=NibCnt[7] i3=NibCnt[8] nq=$abc$44557$new_n272_
.subckt nand3_x0 i0=$abc$44557$new_n247_ i1=$abc$44557$new_n245_ i2=$abc$44557$new_n224_ nq=$abc$44557$new_n273_
.subckt a2_x2 i0=$abc$44557$new_n256_ i1=$abc$44557$new_n245_ q=$abc$44557$new_n274_
.subckt nand2_x0 i0=$abc$44557$new_n256_ i1=$abc$44557$new_n245_ nq=$abc$44557$new_n275_
.subckt nxr2_x1 i0=$abc$44557$new_n274_ i1=$abc$44557$new_n168_ nq=$abc$44557$new_n276_
.subckt a2_x2 i0=$abc$44557$new_n276_ i1=$abc$44557$new_n232_ q=$abc$44557$auto$rtlil.cc:2558:MuxGate$36836
.subckt oa22_x2 i0=$abc$44557$new_n255_ i1=$abc$44557$new_n245_ i2=NibCnt[10] q=$abc$44557$new_n278_
.subckt a2_x2 i0=$abc$44557$new_n275_ i1=$abc$44557$new_n232_ q=$abc$44557$new_n279_
.subckt a2_x2 i0=$abc$44557$new_n279_ i1=$abc$44557$new_n278_ q=$abc$44557$auto$rtlil.cc:2558:MuxGate$36832
.subckt a3_x2 i0=$abc$44557$new_n247_ i1=$abc$44557$new_n245_ i2=$abc$44557$new_n223_ q=$abc$44557$new_n281_
.subckt ao22_x2 i0=NibCnt[9] i1=$abc$44557$new_n281_ i2=$abc$44557$new_n232_ q=$abc$44557$new_n282_
.subckt a2_x2 i0=$abc$44557$new_n282_ i1=$abc$44557$new_n273_ q=$abc$44557$auto$rtlil.cc:2558:MuxGate$36828
.subckt oa22_x2 i0=$abc$44557$new_n248_ i1=NibCnt[7] i2=NibCnt[8] q=$abc$44557$new_n284_
.subckt a3_x2 i0=$abc$44557$new_n284_ i1=$abc$44557$new_n272_ i2=$abc$44557$new_n232_ q=$abc$44557$auto$rtlil.cc:2558:MuxGate$36824
.subckt oa22_x2 i0=$abc$44557$new_n247_ i1=$abc$44557$new_n245_ i2=NibCnt[7] q=$abc$44557$new_n286_
.subckt nand2_x0 i0=$abc$44557$new_n286_ i1=$abc$44557$new_n232_ nq=$abc$44557$new_n287_
.subckt nor2_x0 i0=$abc$44557$new_n287_ i1=$abc$44557$new_n271_ nq=$abc$44557$auto$rtlil.cc:2558:MuxGate$36820
.subckt oa22_x2 i0=$abc$44557$new_n245_ i1=$abc$44557$new_n237_ i2=NibCnt[6] q=$abc$44557$new_n289_
.subckt a3_x2 i0=$abc$44557$new_n289_ i1=$abc$44557$new_n249_ i2=$abc$44557$new_n232_ q=$abc$44557$auto$rtlil.cc:2558:MuxGate$36816
.subckt nand2_x0 i0=$abc$44557$new_n245_ i1=NibCnt[0] nq=$abc$44557$new_n291_
.subckt nand2_x0 i0=$abc$44557$new_n245_ i1=$abc$44557$new_n211_ nq=$abc$44557$new_n292_
.subckt nand2_x0 i0=$abc$44557$new_n245_ i1=NibCntEq15 nq=$abc$44557$new_n293_
.subckt a3_x2 i0=$abc$44557$new_n245_ i1=NibCntEq15 i2=NibCnt[4] q=$abc$44557$new_n294_
.subckt nand3_x0 i0=$abc$44557$new_n245_ i1=NibCntEq15 i2=NibCnt[4] nq=$abc$44557$new_n295_
.subckt ao22_x2 i0=NibCnt[5] i1=$abc$44557$new_n294_ i2=$abc$44557$new_n232_ q=$abc$44557$new_n296_
.subckt a2_x2 i0=$abc$44557$new_n296_ i1=$abc$44557$new_n246_ q=$abc$44557$auto$rtlil.cc:2558:MuxGate$36812
.subckt oa22_x2 i0=$abc$44557$new_n245_ i1=NibCntEq15 i2=NibCnt[4] q=$abc$44557$new_n298_
.subckt a3_x2 i0=$abc$44557$new_n298_ i1=$abc$44557$new_n295_ i2=$abc$44557$new_n232_ q=$abc$44557$auto$rtlil.cc:2558:MuxGate$36808
.subckt oa22_x2 i0=$abc$44557$new_n245_ i1=NibCntEq7 i2=NibCnt[3] q=$abc$44557$new_n300_
.subckt a3_x2 i0=$abc$44557$new_n300_ i1=$abc$44557$new_n293_ i2=$abc$44557$new_n232_ q=$abc$44557$auto$rtlil.cc:2558:MuxGate$36804
.subckt oa22_x2 i0=$abc$44557$new_n245_ i1=$abc$44557$new_n211_ i2=NibCnt[2] q=$abc$44557$new_n302_
.subckt ao22_x2 i0=$abc$44557$new_n212_ i1=$abc$44557$new_n244_ i2=$abc$44557$new_n232_ q=$abc$44557$new_n303_
.subckt a2_x2 i0=$abc$44557$new_n303_ i1=$abc$44557$new_n302_ q=$abc$44557$auto$rtlil.cc:2558:MuxGate$36800
.subckt oa22_x2 i0=$abc$44557$new_n245_ i1=NibCnt[0] i2=NibCnt[1] q=$abc$44557$new_n305_
.subckt a3_x2 i0=$abc$44557$new_n305_ i1=$abc$44557$new_n292_ i2=$abc$44557$new_n232_ q=$abc$44557$auto$rtlil.cc:2558:MuxGate$36796
.subckt ao22_x2 i0=NibCnt[0] i1=$abc$44557$new_n245_ i2=$abc$44557$new_n232_ q=$abc$44557$new_n307_
.subckt a2_x2 i0=$abc$44557$new_n307_ i1=$abc$44557$new_n291_ q=$abc$44557$auto$rtlil.cc:2558:MuxGate$36792
.subckt a2_x2 i0=ByteCnt[13] i1=ByteCnt[14] q=$abc$44557$new_n309_
.subckt a3_x2 i0=ByteCnt[10] i1=ByteCnt[11] i2=ByteCnt[12] q=$abc$44557$new_n310_
.subckt nand3_x0 i0=ByteCnt[10] i1=ByteCnt[11] i2=ByteCnt[12] nq=$abc$44557$new_n311_
.subckt a4_x2 i0=ByteCnt[4] i1=ByteCnt[5] i2=ByteCnt[6] i3=ByteCnt[7] q=$abc$44557$new_n312_
.subckt a3_x2 i0=ByteCnt[1] i1=ByteCnt[2] i2=ByteCnt[3] q=$abc$44557$new_n313_
.subckt a3_x2 i0=ByteCnt[0] i1=ByteCnt[8] i2=ByteCnt[9] q=$abc$44557$new_n314_
.subckt nand3_x0 i0=$abc$44557$new_n314_ i1=$abc$44557$new_n313_ i2=$abc$44557$new_n312_ nq=$abc$44557$new_n315_
.subckt a4_x2 i0=$abc$44557$new_n314_ i1=$abc$44557$new_n313_ i2=$abc$44557$new_n312_ i3=$abc$44557$new_n310_ q=$abc$44557$new_n316_
.subckt nand4_x0 i0=$abc$44557$new_n314_ i1=$abc$44557$new_n313_ i2=$abc$44557$new_n312_ i3=$abc$44557$new_n310_ nq=$abc$44557$new_n317_
.subckt nand2_x0 i0=$abc$44557$new_n316_ i1=$abc$44557$new_n309_ nq=$abc$44557$new_n318_
.subckt oa22_x2 i0=TxStartFrm i1=StateIdle i2=PacketFinished_q q=$abc$44557$new_n319_
.subckt nor2_x0 i0=$abc$44557$new_n319_ i1=StartBackoff nq=$abc$44557$new_n320_
.subckt o2_x2 i0=$abc$44557$new_n319_ i1=StartBackoff q=$abc$44557$new_n321_
.subckt a2_x2 i0=$abc$44557$new_n247_ i1=StateBackOff q=$abc$44557$new_n322_
.subckt nand2_x0 i0=$abc$44557$new_n247_ i1=StateBackOff nq=$abc$44557$new_n323_
.subckt ao22_x2 i0=StateFCS i1=StatePAD i2=NibCnt[0] q=$abc$44557$new_n324_
.subckt nor2_x0 i0=$abc$44557$new_n324_ i1=StateData[1] nq=$abc$44557$new_n325_
.subckt o2_x2 i0=$abc$44557$new_n324_ i1=StateData[1] q=$abc$44557$new_n326_
.subckt a3_x2 i0=$abc$44557$new_n316_ i1=$abc$44557$new_n309_ i2=ByteCnt[15] q=$abc$44557$new_n327_
.subckt nand3_x0 i0=$abc$44557$new_n316_ i1=$abc$44557$new_n309_ i2=ByteCnt[15] nq=$abc$44557$new_n328_
.subckt a2_x2 i0=ByteCnt[4] i1=ByteCnt[7] q=$abc$44557$new_n329_
.subckt a2_x2 i0=ByteCnt[5] i1=ByteCnt[6] q=$abc$44557$new_n330_
.subckt a2_x2 i0=ByteCnt[1] i1=ByteCnt[2] q=$abc$44557$new_n331_
.subckt a4_x2 i0=ByteCnt[0] i1=ByteCnt[1] i2=ByteCnt[2] i3=ByteCnt[3] q=$abc$44557$new_n332_
.subckt nand4_x0 i0=ByteCnt[0] i1=ByteCnt[1] i2=ByteCnt[2] i3=ByteCnt[3] nq=$abc$44557$new_n333_
.subckt a3_x2 i0=$abc$44557$new_n332_ i1=$abc$44557$new_n330_ i2=$abc$44557$new_n329_ q=$abc$44557$new_n334_
.subckt nand3_x0 i0=$abc$44557$new_n332_ i1=$abc$44557$new_n330_ i2=$abc$44557$new_n329_ nq=$abc$44557$new_n335_
.subckt nand4_x0 i0=$abc$44557$new_n332_ i1=$abc$44557$new_n330_ i2=$abc$44557$new_n329_ i3=ByteCnt[9] nq=$abc$44557$new_n336_
.subckt o2_x2 i0=$abc$44557$new_n336_ i1=$abc$44557$new_n179_ q=$abc$44557$new_n337_
.subckt nor3_x0 i0=$abc$44557$new_n336_ i1=$abc$44557$new_n311_ i2=$abc$44557$new_n179_ nq=$abc$44557$new_n338_
.subckt nand4_x0 i0=$abc$44557$new_n332_ i1=$abc$44557$new_n330_ i2=$abc$44557$new_n329_ i3=ByteCnt[8] nq=$abc$44557$new_n339_
.subckt nor2_x0 i0=$abc$44557$new_n339_ i1=$abc$44557$new_n178_ nq=$abc$44557$new_n340_
.subckt ao22_x2 i0=$abc$44557$new_n327_ i1=$abc$44557$new_n325_ i2=$abc$44557$new_n323_ q=$abc$44557$new_n341_
.subckt oa22_x2 i0=$abc$44557$new_n328_ i1=$abc$44557$new_n326_ i2=$abc$44557$new_n322_ q=$abc$44557$new_n342_
.subckt nand2_x0 i0=$abc$44557$new_n341_ i1=$abc$44557$new_n320_ nq=$abc$44557$new_n343_
.subckt oa22_x2 i0=$abc$44557$new_n341_ i1=$abc$44557$new_n320_ i2=$abc$44557$new_n318_ q=$abc$44557$new_n344_
.subckt nand2_x0 i0=$abc$44557$new_n344_ i1=$abc$44557$new_n172_ nq=$abc$44557$new_n345_
.subckt ao22_x2 i0=$abc$44557$new_n328_ i1=$abc$44557$new_n323_ i2=$abc$44557$new_n320_ q=$abc$44557$new_n346_
.subckt a2_x2 i0=$abc$44557$new_n346_ i1=$abc$44557$new_n345_ q=$abc$44557$auto$rtlil.cc:2558:MuxGate$36788
.subckt a2_x2 i0=$abc$44557$new_n342_ i1=$abc$44557$new_n338_ q=$abc$44557$new_n348_
.subckt nand3_x0 i0=$abc$44557$new_n342_ i1=$abc$44557$new_n338_ i2=ByteCnt[13] nq=$abc$44557$new_n349_
.subckt nand2_x0 i0=$abc$44557$new_n349_ i1=$abc$44557$new_n173_ nq=$abc$44557$new_n350_
.subckt ao22_x2 i0=$abc$44557$new_n318_ i1=$abc$44557$new_n341_ i2=$abc$44557$new_n320_ q=$abc$44557$new_n351_
.subckt a2_x2 i0=$abc$44557$new_n351_ i1=$abc$44557$new_n350_ q=$abc$44557$auto$rtlil.cc:2558:MuxGate$36784
.subckt ao22_x2 i0=ByteCnt[13] i1=$abc$44557$new_n348_ i2=$abc$44557$new_n320_ q=$abc$44557$new_n353_
.subckt a2_x2 i0=$abc$44557$new_n353_ i1=$abc$44557$new_n349_ q=$abc$44557$auto$rtlil.cc:2558:MuxGate$36780
.subckt oa22_x2 i0=$abc$44557$new_n341_ i1=$abc$44557$new_n320_ i2=$abc$44557$new_n315_ q=$abc$44557$new_n355_
.subckt oa22_x2 i0=$abc$44557$new_n320_ i1=$abc$44557$new_n341_ i2=$abc$44557$new_n337_ q=$abc$44557$new_n356_
.subckt nand3_x0 i0=$abc$44557$new_n343_ i1=$abc$44557$new_n340_ i2=ByteCnt[10] nq=$abc$44557$new_n357_
.subckt a4_x2 i0=$abc$44557$new_n343_ i1=$abc$44557$new_n340_ i2=ByteCnt[10] i3=ByteCnt[11] q=$abc$44557$new_n358_
.subckt ao22_x2 i0=$abc$44557$new_n317_ i1=$abc$44557$new_n341_ i2=$abc$44557$new_n320_ q=$abc$44557$new_n359_
.subckt ao22_x2 i0=ByteCnt[12] i1=$abc$44557$new_n358_ i2=$abc$44557$new_n359_ q=$abc$44557$auto$rtlil.cc:2558:MuxGate$36776
.subckt ao22_x2 i0=$abc$44557$new_n355_ i1=$abc$44557$new_n177_ i2=$abc$44557$new_n176_ q=$abc$44557$new_n361_
.subckt nor3_x0 i0=$abc$44557$new_n361_ i1=$abc$44557$new_n358_ i2=$abc$44557$new_n321_ nq=$abc$44557$auto$rtlil.cc:2558:MuxGate$36772
.subckt nand2_x0 i0=$abc$44557$new_n355_ i1=$abc$44557$new_n177_ nq=$abc$44557$new_n363_
.subckt a3_x2 i0=$abc$44557$new_n363_ i1=$abc$44557$new_n357_ i2=$abc$44557$new_n320_ q=$abc$44557$auto$rtlil.cc:2558:MuxGate$36768
.subckt a2_x2 i0=$abc$44557$new_n342_ i1=ByteCnt[0] q=$abc$44557$new_n365_
.subckt a3_x2 i0=$abc$44557$new_n342_ i1=ByteCnt[0] i2=ByteCnt[1] q=$abc$44557$new_n366_
.subckt a3_x2 i0=$abc$44557$new_n342_ i1=$abc$44557$new_n331_ i2=ByteCnt[0] q=$abc$44557$new_n367_
.subckt nand3_x0 i0=$abc$44557$new_n342_ i1=$abc$44557$new_n331_ i2=ByteCnt[0] nq=$abc$44557$new_n368_
.subckt nand2_x0 i0=$abc$44557$new_n342_ i1=$abc$44557$new_n332_ nq=$abc$44557$new_n369_
.subckt a3_x2 i0=$abc$44557$new_n342_ i1=$abc$44557$new_n334_ i2=ByteCnt[8] q=$abc$44557$new_n370_
.subckt nand3_x0 i0=$abc$44557$new_n342_ i1=$abc$44557$new_n334_ i2=ByteCnt[8] nq=$abc$44557$new_n371_
.subckt ao22_x2 i0=ByteCnt[9] i1=$abc$44557$new_n370_ i2=$abc$44557$new_n320_ q=$abc$44557$new_n372_
.subckt a2_x2 i0=$abc$44557$new_n372_ i1=$abc$44557$new_n356_ q=$abc$44557$auto$rtlil.cc:2558:MuxGate$36764
.subckt oa22_x2 i0=$abc$44557$new_n342_ i1=$abc$44557$new_n334_ i2=ByteCnt[8] q=$abc$44557$new_n374_
.subckt a3_x2 i0=$abc$44557$new_n374_ i1=$abc$44557$new_n371_ i2=$abc$44557$new_n320_ q=$abc$44557$auto$rtlil.cc:2558:MuxGate$36760
.subckt a3_x2 i0=$abc$44557$new_n342_ i1=$abc$44557$new_n332_ i2=ByteCnt[4] q=$abc$44557$new_n376_
.subckt a4_x2 i0=$abc$44557$new_n342_ i1=$abc$44557$new_n332_ i2=ByteCnt[4] i3=ByteCnt[5] q=$abc$44557$new_n377_
.subckt nand4_x0 i0=$abc$44557$new_n342_ i1=$abc$44557$new_n332_ i2=ByteCnt[4] i3=ByteCnt[5] nq=$abc$44557$new_n378_
.subckt a4_x2 i0=$abc$44557$new_n342_ i1=$abc$44557$new_n332_ i2=$abc$44557$new_n330_ i3=ByteCnt[4] q=$abc$44557$new_n379_
.subckt nand4_x0 i0=$abc$44557$new_n342_ i1=$abc$44557$new_n332_ i2=$abc$44557$new_n330_ i3=ByteCnt[4] nq=$abc$44557$new_n380_
.subckt ao22_x2 i0=$abc$44557$new_n341_ i1=$abc$44557$new_n335_ i2=$abc$44557$new_n320_ q=$abc$44557$new_n381_
.subckt ao22_x2 i0=ByteCnt[7] i1=$abc$44557$new_n379_ i2=$abc$44557$new_n381_ q=$abc$44557$auto$rtlil.cc:2558:MuxGate$36756
.subckt ao22_x2 i0=ByteCnt[6] i1=$abc$44557$new_n377_ i2=$abc$44557$new_n320_ q=$abc$44557$new_n383_
.subckt a2_x2 i0=$abc$44557$new_n383_ i1=$abc$44557$new_n380_ q=$abc$44557$auto$rtlil.cc:2558:MuxGate$36752
.subckt ao22_x2 i0=ByteCnt[5] i1=$abc$44557$new_n376_ i2=$abc$44557$new_n320_ q=$abc$44557$new_n385_
.subckt a2_x2 i0=$abc$44557$new_n385_ i1=$abc$44557$new_n378_ q=$abc$44557$auto$rtlil.cc:2558:MuxGate$36748
.subckt ao22_x2 i0=$abc$44557$new_n341_ i1=$abc$44557$new_n333_ i2=$abc$44557$new_n182_ q=$abc$44557$new_n387_
.subckt nor3_x0 i0=$abc$44557$new_n387_ i1=$abc$44557$new_n376_ i2=$abc$44557$new_n321_ nq=$abc$44557$auto$rtlil.cc:2558:MuxGate$36744
.subckt ao22_x2 i0=ByteCnt[3] i1=$abc$44557$new_n367_ i2=$abc$44557$new_n320_ q=$abc$44557$new_n389_
.subckt a2_x2 i0=$abc$44557$new_n389_ i1=$abc$44557$new_n369_ q=$abc$44557$auto$rtlil.cc:2558:MuxGate$36740
.subckt ao22_x2 i0=ByteCnt[2] i1=$abc$44557$new_n366_ i2=$abc$44557$new_n320_ q=$abc$44557$new_n391_
.subckt a2_x2 i0=$abc$44557$new_n391_ i1=$abc$44557$new_n368_ q=$abc$44557$auto$rtlil.cc:2558:MuxGate$36736
.subckt ao22_x2 i0=$abc$44557$new_n341_ i1=$abc$44557$new_n185_ i2=$abc$44557$new_n184_ q=$abc$44557$new_n393_
.subckt nor3_x0 i0=$abc$44557$new_n393_ i1=$abc$44557$new_n366_ i2=$abc$44557$new_n321_ nq=$abc$44557$auto$rtlil.cc:2558:MuxGate$36732
.subckt oa22_x2 i0=$abc$44557$new_n185_ i1=$abc$44557$new_n341_ i2=$abc$44557$new_n321_ q=$abc$44557$new_n395_
.subckt nor2_x0 i0=$abc$44557$new_n395_ i1=$abc$44557$new_n365_ nq=$abc$44557$auto$rtlil.cc:2558:MuxGate$36728
.subckt nor2_x0 i0=DlyCrcCnt[0] i1=DlyCrcCnt[1] nq=$abc$44557$new_n397_
.subckt o2_x2 i0=DlyCrcCnt[0] i1=DlyCrcCnt[1] q=$abc$44557$new_n398_
.subckt ao22_x2 i0=DlyCrcCnt[1] i1=DlyCrcCnt[0] i2=StateData[1] q=$abc$44557$new_n399_
.subckt a2_x2 i0=StateData[1] i1=DlyCrcCnt[2] q=$abc$44557$new_n400_
.subckt nand2_x0 i0=StateData[1] i1=DlyCrcCnt[2] nq=$abc$44557$new_n401_
.subckt oa22_x2 i0=DlyCrcCnt[2] i1=StateData[1] i2=StateSFD q=$abc$44557$new_n402_
.subckt ao22_x2 i0=$abc$44557$new_n402_ i1=$abc$44557$new_n399_ i2=DlyCrcEn q=$abc$44557$new_n403_
.subckt a2_x2 i0=$abc$44557$new_n403_ i1=DlyCrcCnt[0] q=$abc$44557$new_n404_
.subckt nand3_x0 i0=$abc$44557$new_n403_ i1=DlyCrcCnt[0] i2=DlyCrcCnt[1] nq=$abc$44557$new_n405_
.subckt a4_x2 i0=$abc$44557$new_n403_ i1=DlyCrcCnt[0] i2=DlyCrcCnt[1] i3=DlyCrcCnt[2] q=$abc$44557$new_n406_
.subckt nor2_x0 i0=PacketFinished_q i1=StartJam nq=$abc$44557$new_n407_
.subckt o2_x2 i0=PacketFinished_q i1=StartJam q=$abc$44557$new_n408_
.subckt ao22_x2 i0=$abc$44557$new_n398_ i1=$abc$44557$new_n401_ i2=$abc$44557$new_n407_ q=$abc$44557$new_n409_
.subckt oa22_x2 i0=$abc$44557$new_n397_ i1=$abc$44557$new_n400_ i2=$abc$44557$new_n408_ q=$abc$44557$new_n410_
.subckt oa22_x2 i0=$abc$44557$new_n186_ i1=$abc$44557$new_n405_ i2=$abc$44557$new_n410_ q=$abc$44557$new_n411_
.subckt nor2_x0 i0=$abc$44557$new_n411_ i1=$abc$44557$new_n406_ nq=$abc$44557$auto$rtlil.cc:2558:MuxGate$36724
.subckt oa22_x2 i0=$abc$44557$new_n403_ i1=DlyCrcCnt[0] i2=DlyCrcCnt[1] q=$abc$44557$new_n413_
.subckt a3_x2 i0=$abc$44557$new_n413_ i1=$abc$44557$new_n409_ i2=$abc$44557$new_n405_ q=$abc$44557$auto$rtlil.cc:2558:MuxGate$36720
.subckt nor2_x0 i0=$abc$44557$new_n403_ i1=DlyCrcCnt[0] nq=$abc$44557$new_n415_
.subckt nor3_x0 i0=$abc$44557$new_n415_ i1=$abc$44557$new_n410_ i2=$abc$44557$new_n404_ nq=$abc$44557$auto$rtlil.cc:2558:MuxGate$36716
.subckt nor3_x0 i0=MinFL[3] i1=MinFL[4] i2=MinFL[2] nq=$abc$44557$new_n417_
.subckt nor4_x0 i0=MinFL[3] i1=MinFL[4] i2=MinFL[5] i3=MinFL[2] nq=$abc$44557$new_n418_
.subckt o4_x2 i0=MinFL[3] i1=MinFL[4] i2=MinFL[5] i3=MinFL[2] q=$abc$44557$new_n419_
.subckt nxr2_x1 i0=$abc$44557$new_n417_ i1=$abc$44557$new_n189_ nq=$abc$44557$new_n420_
.subckt nor3_x0 i0=MinFL[4] i1=MinFL[1] i2=MinFL[0] nq=$abc$44557$new_n421_
.subckt a3_x2 i0=$abc$44557$new_n421_ i1=$abc$44557$new_n191_ i2=MinFL[2] q=$abc$44557$new_n422_
.subckt a4_x2 i0=$abc$44557$new_n421_ i1=$abc$44557$new_n191_ i2=$abc$44557$new_n189_ i3=MinFL[2] q=$abc$44557$new_n423_
.subckt nand4_x0 i0=$abc$44557$new_n421_ i1=$abc$44557$new_n191_ i2=$abc$44557$new_n189_ i3=MinFL[2] nq=$abc$44557$new_n424_
.subckt nxr2_x1 i0=$abc$44557$new_n422_ i1=$abc$44557$new_n420_ nq=$abc$44557$new_n425_
.subckt o2_x2 i0=$abc$44557$new_n425_ i1=NibCnt[6] q=$abc$44557$new_n426_
.subckt ao22_x2 i0=MinFL[0] i1=MinFL[1] i2=MinFL[2] q=$abc$44557$new_n427_
.subckt nor3_x0 i0=$abc$44557$new_n427_ i1=MinFL[3] i2=$abc$44557$new_n190_ nq=$abc$44557$new_n428_
.subckt ao22_x2 i0=$abc$44557$new_n427_ i1=MinFL[3] i2=$abc$44557$new_n190_ q=$abc$44557$new_n429_
.subckt ao22_x2 i0=$abc$44557$new_n429_ i1=$abc$44557$new_n428_ i2=NibCnt[5] q=$abc$44557$new_n430_
.subckt xr2_x1 i0=MinFL[1] i1=MinFL[0] q=$abc$44557$new_n431_
.subckt nxr2_x1 i0=MinFL[1] i1=MinFL[0] nq=$abc$44557$new_n432_
.subckt a2_x2 i0=$abc$44557$new_n431_ i1=NibCnt[2] q=$abc$44557$new_n433_
.subckt ao22_x2 i0=NibCnt[1] i1=NibCnt[0] i2=MinFL[0] q=$abc$44557$new_n434_
.subckt o2_x2 i0=$abc$44557$new_n434_ i1=$abc$44557$new_n211_ q=$abc$44557$new_n435_
.subckt nor3_x0 i0=MinFL[2] i1=MinFL[1] i2=MinFL[0] nq=$abc$44557$new_n436_
.subckt o3_x2 i0=$abc$44557$new_n436_ i1=$abc$44557$new_n427_ i2=NibCnt[3] q=$abc$44557$new_n437_
.subckt nand2_x0 i0=$abc$44557$new_n432_ i1=$abc$44557$new_n171_ nq=$abc$44557$new_n438_
.subckt oa22_x2 i0=$abc$44557$new_n438_ i1=$abc$44557$new_n435_ i2=$abc$44557$new_n433_ q=$abc$44557$new_n439_
.subckt nxr2_x1 i0=$abc$44557$new_n427_ i1=$abc$44557$new_n191_ nq=$abc$44557$new_n440_
.subckt nxr2_x1 i0=$abc$44557$new_n427_ i1=MinFL[3] nq=$abc$44557$new_n441_
.subckt ao22_x2 i0=$abc$44557$new_n436_ i1=$abc$44557$new_n427_ i2=NibCnt[3] q=$abc$44557$new_n442_
.subckt oa22_x2 i0=NibCnt[4] i1=$abc$44557$new_n440_ i2=$abc$44557$new_n442_ q=$abc$44557$new_n443_
.subckt oa22_x2 i0=$abc$44557$new_n437_ i1=$abc$44557$new_n439_ i2=$abc$44557$new_n443_ q=$abc$44557$new_n444_
.subckt o3_x2 i0=$abc$44557$new_n429_ i1=$abc$44557$new_n428_ i2=NibCnt[5] q=$abc$44557$new_n445_
.subckt nand2_x0 i0=$abc$44557$new_n441_ i1=$abc$44557$new_n170_ nq=$abc$44557$new_n446_
.subckt a2_x2 i0=$abc$44557$new_n446_ i1=$abc$44557$new_n445_ q=$abc$44557$new_n447_
.subckt oa22_x2 i0=$abc$44557$new_n447_ i1=$abc$44557$new_n444_ i2=$abc$44557$new_n430_ q=$abc$44557$new_n448_
.subckt ao22_x2 i0=$abc$44557$new_n423_ i1=$abc$44557$new_n418_ i2=$abc$44557$new_n188_ q=$abc$44557$new_n449_
.subckt oa22_x2 i0=$abc$44557$new_n424_ i1=$abc$44557$new_n419_ i2=MinFL[6] q=$abc$44557$new_n450_
.subckt nand3_x0 i0=$abc$44557$new_n424_ i1=$abc$44557$new_n419_ i2=MinFL[6] nq=$abc$44557$new_n451_
.subckt nand3_x0 i0=$abc$44557$new_n451_ i1=$abc$44557$new_n450_ i2=NibCnt[7] nq=$abc$44557$new_n452_
.subckt nand2_x0 i0=$abc$44557$new_n425_ i1=NibCnt[6] nq=$abc$44557$new_n453_
.subckt nand2_x0 i0=$abc$44557$new_n453_ i1=$abc$44557$new_n452_ nq=$abc$44557$new_n454_
.subckt oa22_x2 i0=$abc$44557$new_n426_ i1=$abc$44557$new_n448_ i2=$abc$44557$new_n454_ q=$abc$44557$new_n455_
.subckt oa22_x2 i0=$abc$44557$new_n451_ i1=$abc$44557$new_n450_ i2=NibCnt[7] q=$abc$44557$new_n456_
.subckt nor2_x0 i0=MinFL[7] i1=MinFL[6] nq=$abc$44557$new_n457_
.subckt a2_x2 i0=$abc$44557$new_n457_ i1=$abc$44557$new_n423_ q=$abc$44557$new_n458_
.subckt nand2_x0 i0=$abc$44557$new_n457_ i1=$abc$44557$new_n423_ nq=$abc$44557$new_n459_
.subckt a2_x2 i0=$abc$44557$new_n457_ i1=$abc$44557$new_n418_ q=$abc$44557$new_n460_
.subckt nxr2_x1 i0=$abc$44557$new_n449_ i1=MinFL[7] nq=$abc$44557$new_n461_
.subckt ao22_x2 i0=NibCnt[8] i1=$abc$44557$new_n461_ i2=$abc$44557$new_n456_ q=$abc$44557$new_n462_
.subckt nand2_x0 i0=$abc$44557$new_n461_ i1=NibCnt[8] nq=$abc$44557$new_n463_
.subckt nand3_x0 i0=$abc$44557$new_n457_ i1=$abc$44557$new_n418_ i2=$abc$44557$new_n197_ nq=$abc$44557$new_n464_
.subckt oa22_x2 i0=$abc$44557$new_n457_ i1=$abc$44557$new_n418_ i2=$abc$44557$new_n197_ q=$abc$44557$new_n465_
.subckt nxr2_x1 i0=$abc$44557$new_n460_ i1=MinFL[8] nq=$abc$44557$new_n466_
.subckt a4_x2 i0=$abc$44557$new_n465_ i1=$abc$44557$new_n464_ i2=$abc$44557$new_n457_ i3=$abc$44557$new_n423_ q=$abc$44557$new_n467_
.subckt nand4_x0 i0=$abc$44557$new_n465_ i1=$abc$44557$new_n464_ i2=$abc$44557$new_n457_ i3=$abc$44557$new_n423_ nq=$abc$44557$new_n468_
.subckt nxr2_x1 i0=$abc$44557$new_n466_ i1=$abc$44557$new_n459_ nq=$abc$44557$new_n469_
.subckt nxr2_x1 i0=$abc$44557$new_n466_ i1=$abc$44557$new_n458_ nq=$abc$44557$new_n470_
.subckt nand2_x0 i0=$abc$44557$new_n469_ i1=NibCnt[9] nq=$abc$44557$new_n471_
.subckt nand2_x0 i0=$abc$44557$new_n471_ i1=$abc$44557$new_n463_ nq=$abc$44557$new_n472_
.subckt oa22_x2 i0=$abc$44557$new_n455_ i1=$abc$44557$new_n462_ i2=$abc$44557$new_n472_ q=$abc$44557$new_n473_
.subckt nand2_x0 i0=$abc$44557$new_n464_ i1=MinFL[9] nq=$abc$44557$new_n474_
.subckt a2_x2 i0=$abc$44557$new_n468_ i1=$abc$44557$new_n464_ q=$abc$44557$new_n475_
.subckt nand2_x0 i0=$abc$44557$new_n467_ i1=$abc$44557$new_n196_ nq=$abc$44557$new_n476_
.subckt a4_x2 i0=$abc$44557$new_n457_ i1=$abc$44557$new_n418_ i2=$abc$44557$new_n197_ i3=$abc$44557$new_n196_ q=$abc$44557$new_n477_
.subckt nand4_x0 i0=$abc$44557$new_n457_ i1=$abc$44557$new_n418_ i2=$abc$44557$new_n197_ i3=$abc$44557$new_n196_ nq=$abc$44557$new_n478_
.subckt ao22_x2 i0=$abc$44557$new_n467_ i1=$abc$44557$new_n474_ i2=$abc$44557$new_n478_ q=$abc$44557$new_n479_
.subckt nxr2_x1 i0=$abc$44557$new_n475_ i1=$abc$44557$new_n196_ nq=$abc$44557$new_n480_
.subckt nand2_x0 i0=$abc$44557$new_n470_ i1=$abc$44557$new_n169_ nq=$abc$44557$new_n481_
.subckt ao22_x2 i0=NibCnt[10] i1=$abc$44557$new_n480_ i2=$abc$44557$new_n481_ q=$abc$44557$new_n482_
.subckt a3_x2 i0=$abc$44557$new_n479_ i1=$abc$44557$new_n476_ i2=NibCnt[10] q=$abc$44557$new_n483_
.subckt nand2_x0 i0=$abc$44557$new_n477_ i1=$abc$44557$new_n195_ nq=$abc$44557$new_n484_
.subckt nxr2_x1 i0=$abc$44557$new_n477_ i1=MinFL[10] nq=$abc$44557$new_n485_
.subckt nand3_x0 i0=$abc$44557$new_n485_ i1=$abc$44557$new_n467_ i2=$abc$44557$new_n196_ nq=$abc$44557$new_n486_
.subckt oa22_x2 i0=$abc$44557$new_n196_ i1=$abc$44557$new_n467_ i2=$abc$44557$new_n485_ q=$abc$44557$new_n487_
.subckt a3_x2 i0=$abc$44557$new_n487_ i1=$abc$44557$new_n486_ i2=NibCnt[11] q=$abc$44557$new_n488_
.subckt o2_x2 i0=$abc$44557$new_n488_ i1=$abc$44557$new_n483_ q=$abc$44557$new_n489_
.subckt oa22_x2 i0=$abc$44557$new_n473_ i1=$abc$44557$new_n482_ i2=$abc$44557$new_n489_ q=$abc$44557$new_n490_
.subckt oa22_x2 i0=$abc$44557$new_n487_ i1=$abc$44557$new_n486_ i2=NibCnt[11] q=$abc$44557$new_n491_
.subckt a2_x2 i0=$abc$44557$new_n486_ i1=$abc$44557$new_n484_ q=$abc$44557$new_n492_
.subckt nand3_x0 i0=$abc$44557$new_n486_ i1=$abc$44557$new_n484_ i2=MinFL[11] nq=$abc$44557$new_n493_
.subckt oa22_x2 i0=$abc$44557$new_n486_ i1=$abc$44557$new_n484_ i2=MinFL[11] q=$abc$44557$new_n494_
.subckt a4_x2 i0=$abc$44557$new_n485_ i1=$abc$44557$new_n467_ i2=$abc$44557$new_n196_ i3=$abc$44557$new_n194_ q=$abc$44557$new_n495_
.subckt a3_x2 i0=$abc$44557$new_n477_ i1=$abc$44557$new_n195_ i2=$abc$44557$new_n194_ q=$abc$44557$new_n496_
.subckt nxr2_x1 i0=$abc$44557$new_n492_ i1=$abc$44557$new_n194_ nq=$abc$44557$new_n497_
.subckt ao22_x2 i0=NibCnt[12] i1=$abc$44557$new_n497_ i2=$abc$44557$new_n491_ q=$abc$44557$new_n498_
.subckt a4_x2 i0=$abc$44557$new_n477_ i1=$abc$44557$new_n195_ i2=$abc$44557$new_n194_ i3=$abc$44557$new_n193_ q=$abc$44557$new_n499_
.subckt nxr2_x1 i0=$abc$44557$new_n496_ i1=MinFL[12] nq=$abc$44557$new_n500_
.subckt nxr2_x1 i0=$abc$44557$new_n496_ i1=$abc$44557$new_n193_ nq=$abc$44557$new_n501_
.subckt nxr2_x1 i0=$abc$44557$new_n501_ i1=$abc$44557$new_n495_ nq=$abc$44557$new_n502_
.subckt nxr2_x1 i0=$abc$44557$new_n500_ i1=$abc$44557$new_n495_ nq=$abc$44557$new_n503_
.subckt a2_x2 i0=$abc$44557$new_n502_ i1=NibCnt[13] q=$abc$44557$new_n504_
.subckt a3_x2 i0=$abc$44557$new_n494_ i1=$abc$44557$new_n493_ i2=NibCnt[12] q=$abc$44557$new_n505_
.subckt o2_x2 i0=$abc$44557$new_n505_ i1=$abc$44557$new_n504_ q=$abc$44557$new_n506_
.subckt oa22_x2 i0=$abc$44557$new_n490_ i1=$abc$44557$new_n498_ i2=$abc$44557$new_n506_ q=$abc$44557$new_n507_
.subckt nand2_x0 i0=$abc$44557$new_n499_ i1=$abc$44557$new_n192_ nq=$abc$44557$new_n508_
.subckt nxr2_x1 i0=$abc$44557$new_n499_ i1=MinFL[13] nq=$abc$44557$new_n509_
.subckt nand3_x0 i0=$abc$44557$new_n509_ i1=$abc$44557$new_n500_ i2=$abc$44557$new_n495_ nq=$abc$44557$new_n510_
.subckt oa22_x2 i0=$abc$44557$new_n495_ i1=$abc$44557$new_n500_ i2=$abc$44557$new_n509_ q=$abc$44557$new_n511_
.subckt oa22_x2 i0=$abc$44557$new_n511_ i1=$abc$44557$new_n510_ i2=NibCnt[14] q=$abc$44557$new_n512_
.subckt nand2_x0 i0=$abc$44557$new_n503_ i1=$abc$44557$new_n166_ nq=$abc$44557$new_n513_
.subckt a2_x2 i0=$abc$44557$new_n513_ i1=$abc$44557$new_n512_ q=$abc$44557$new_n514_
.subckt nand3_x0 i0=$abc$44557$new_n510_ i1=$abc$44557$new_n508_ i2=MinFL[14] nq=$abc$44557$new_n515_
.subckt oa22_x2 i0=$abc$44557$new_n510_ i1=$abc$44557$new_n508_ i2=MinFL[14] q=$abc$44557$new_n516_
.subckt a3_x2 i0=$abc$44557$new_n516_ i1=$abc$44557$new_n515_ i2=NibCnt[15] q=$abc$44557$new_n517_
.subckt a3_x2 i0=$abc$44557$new_n511_ i1=$abc$44557$new_n510_ i2=NibCnt[14] q=$abc$44557$new_n518_
.subckt o2_x2 i0=$abc$44557$new_n518_ i1=$abc$44557$new_n517_ q=$abc$44557$new_n519_
.subckt oa22_x2 i0=$abc$44557$new_n507_ i1=$abc$44557$new_n514_ i2=$abc$44557$new_n519_ q=$abc$44557$new_n520_
.subckt oa22_x2 i0=$abc$44557$new_n516_ i1=$abc$44557$new_n515_ i2=NibCnt[15] q=$abc$44557$new_n521_
.subckt nxr2_x1 i0=$abc$44557$new_n516_ i1=$abc$44557$new_n198_ nq=$abc$44557$new_n522_
.subckt a2_x2 i0=$abc$44557$new_n522_ i1=$abc$44557$new_n521_ q=$abc$44557$new_n523_
.subckt a2_x2 i0=$abc$44557$new_n523_ i1=$abc$44557$new_n520_ q=NibbleMinFl
.subckt nand2_x0 i0=MaxFL[11] i1=$abc$44557$new_n176_ nq=$abc$44557$new_n525_
.subckt nand2_x0 i0=$abc$44557$new_n201_ i1=ByteCnt[2] nq=$abc$44557$new_n526_
.subckt nand2_x0 i0=$abc$44557$new_n199_ i1=ByteCnt[0] nq=$abc$44557$new_n527_
.subckt a3_x2 i0=$abc$44557$new_n527_ i1=$abc$44557$new_n526_ i2=$abc$44557$new_n525_ q=$abc$44557$new_n528_
.subckt nand2_x0 i0=$abc$44557$new_n200_ i1=ByteCnt[1] nq=$abc$44557$new_n529_
.subckt nand2_x0 i0=$abc$44557$new_n208_ i1=ByteCnt[13] nq=$abc$44557$new_n530_
.subckt nand2_x0 i0=MaxFL[13] i1=$abc$44557$new_n174_ nq=$abc$44557$new_n531_
.subckt nand2_x0 i0=$abc$44557$new_n202_ i1=ByteCnt[5] nq=$abc$44557$new_n532_
.subckt a4_x2 i0=$abc$44557$new_n532_ i1=$abc$44557$new_n531_ i2=$abc$44557$new_n530_ i3=$abc$44557$new_n529_ q=$abc$44557$new_n533_
.subckt nand2_x0 i0=$abc$44557$new_n206_ i1=ByteCnt[11] nq=$abc$44557$new_n534_
.subckt nand2_x0 i0=MaxFL[12] i1=$abc$44557$new_n175_ nq=$abc$44557$new_n535_
.subckt nand2_x0 i0=MaxFL[2] i1=$abc$44557$new_n183_ nq=$abc$44557$new_n536_
.subckt nand2_x0 i0=MaxFL[9] i1=$abc$44557$new_n178_ nq=$abc$44557$new_n537_
.subckt a4_x2 i0=$abc$44557$new_n537_ i1=$abc$44557$new_n536_ i2=$abc$44557$new_n535_ i3=$abc$44557$new_n534_ q=$abc$44557$new_n538_
.subckt a3_x2 i0=$abc$44557$new_n538_ i1=$abc$44557$new_n533_ i2=$abc$44557$new_n528_ q=$abc$44557$new_n539_
.subckt nxr2_x1 i0=MaxFL[3] i1=ByteCnt[3] nq=$abc$44557$new_n540_
.subckt nxr2_x1 i0=MaxFL[8] i1=ByteCnt[8] nq=$abc$44557$new_n541_
.subckt nxr2_x1 i0=MaxFL[4] i1=ByteCnt[4] nq=$abc$44557$new_n542_
.subckt a3_x2 i0=$abc$44557$new_n542_ i1=$abc$44557$new_n541_ i2=$abc$44557$new_n540_ q=$abc$44557$new_n543_
.subckt nand2_x0 i0=MaxFL[10] i1=$abc$44557$new_n177_ nq=$abc$44557$new_n544_
.subckt nand2_x0 i0=$abc$44557$new_n204_ i1=ByteCnt[9] nq=$abc$44557$new_n545_
.subckt nand2_x0 i0=$abc$44557$new_n205_ i1=ByteCnt[10] nq=$abc$44557$new_n546_
.subckt nand2_x0 i0=MaxFL[1] i1=$abc$44557$new_n184_ nq=$abc$44557$new_n547_
.subckt a4_x2 i0=$abc$44557$new_n547_ i1=$abc$44557$new_n546_ i2=$abc$44557$new_n545_ i3=$abc$44557$new_n544_ q=$abc$44557$new_n548_
.subckt ao22_x2 i0=$abc$44557$new_n172_ i1=MaxFL[15] i2=$abc$44557$new_n209_ q=$abc$44557$new_n549_
.subckt nand2_x0 i0=MaxFL[5] i1=$abc$44557$new_n181_ nq=$abc$44557$new_n550_
.subckt nand2_x0 i0=MaxFL[0] i1=$abc$44557$new_n185_ nq=$abc$44557$new_n551_
.subckt a3_x2 i0=$abc$44557$new_n551_ i1=$abc$44557$new_n550_ i2=$abc$44557$new_n549_ q=$abc$44557$new_n552_
.subckt nxr2_x1 i0=MaxFL[6] i1=ByteCnt[6] nq=$abc$44557$new_n553_
.subckt nand2_x0 i0=$abc$44557$new_n203_ i1=ByteCnt[7] nq=$abc$44557$new_n554_
.subckt nand2_x0 i0=MaxFL[15] i1=$abc$44557$new_n172_ nq=$abc$44557$new_n555_
.subckt a3_x2 i0=$abc$44557$new_n555_ i1=$abc$44557$new_n554_ i2=$abc$44557$new_n553_ q=$abc$44557$new_n556_
.subckt nxr2_x1 i0=MaxFL[14] i1=ByteCnt[14] nq=$abc$44557$new_n557_
.subckt nand2_x0 i0=$abc$44557$new_n207_ i1=ByteCnt[12] nq=$abc$44557$new_n558_
.subckt nand2_x0 i0=MaxFL[7] i1=$abc$44557$new_n180_ nq=$abc$44557$new_n559_
.subckt a3_x2 i0=$abc$44557$new_n559_ i1=$abc$44557$new_n558_ i2=$abc$44557$new_n557_ q=$abc$44557$new_n560_
.subckt a4_x2 i0=$abc$44557$new_n560_ i1=$abc$44557$new_n556_ i2=$abc$44557$new_n552_ i3=$abc$44557$new_n548_ q=$abc$44557$new_n561_
.subckt a3_x2 i0=$abc$44557$new_n561_ i1=$abc$44557$new_n543_ i2=$abc$44557$new_n539_ q=MaxFrame
.subckt inv_x0 i=Reset nq=$abc$44557$auto$rtlil.cc:2549:NotGate$36722
.subckt inv_x0 i=Reset nq=$abc$44557$auto$rtlil.cc:2549:NotGate$36726
.subckt inv_x0 i=Reset nq=$abc$44557$auto$rtlil.cc:2549:NotGate$36730
.subckt inv_x0 i=Reset nq=$abc$44557$auto$rtlil.cc:2549:NotGate$36734
.subckt inv_x0 i=Reset nq=$abc$44557$auto$rtlil.cc:2549:NotGate$36738
.subckt inv_x0 i=Reset nq=$abc$44557$auto$rtlil.cc:2549:NotGate$36742
.subckt inv_x0 i=Reset nq=$abc$44557$auto$rtlil.cc:2549:NotGate$36746
.subckt inv_x0 i=Reset nq=$abc$44557$auto$rtlil.cc:2549:NotGate$36750
.subckt inv_x0 i=Reset nq=$abc$44557$auto$rtlil.cc:2549:NotGate$36754
.subckt inv_x0 i=Reset nq=$abc$44557$auto$rtlil.cc:2549:NotGate$36758
.subckt inv_x0 i=Reset nq=$abc$44557$auto$rtlil.cc:2549:NotGate$36762
.subckt inv_x0 i=Reset nq=$abc$44557$auto$rtlil.cc:2549:NotGate$36766
.subckt inv_x0 i=Reset nq=$abc$44557$auto$rtlil.cc:2549:NotGate$36770
.subckt inv_x0 i=Reset nq=$abc$44557$auto$rtlil.cc:2549:NotGate$36774
.subckt inv_x0 i=Reset nq=$abc$44557$auto$rtlil.cc:2549:NotGate$36778
.subckt inv_x0 i=Reset nq=$abc$44557$auto$rtlil.cc:2549:NotGate$36782
.subckt inv_x0 i=Reset nq=$abc$44557$auto$rtlil.cc:2549:NotGate$36786
.subckt inv_x0 i=Reset nq=$abc$44557$auto$rtlil.cc:2549:NotGate$36790
.subckt inv_x0 i=Reset nq=$abc$44557$auto$rtlil.cc:2549:NotGate$36794
.subckt inv_x0 i=Reset nq=$abc$44557$auto$rtlil.cc:2549:NotGate$36798
.subckt inv_x0 i=Reset nq=$abc$44557$auto$rtlil.cc:2549:NotGate$36802
.subckt inv_x0 i=Reset nq=$abc$44557$auto$rtlil.cc:2549:NotGate$36806
.subckt inv_x0 i=Reset nq=$abc$44557$auto$rtlil.cc:2549:NotGate$36810
.subckt inv_x0 i=Reset nq=$abc$44557$auto$rtlil.cc:2549:NotGate$36814
.subckt inv_x0 i=Reset nq=$abc$44557$auto$rtlil.cc:2549:NotGate$36818
.subckt inv_x0 i=Reset nq=$abc$44557$auto$rtlil.cc:2549:NotGate$36822
.subckt inv_x0 i=Reset nq=$abc$44557$auto$rtlil.cc:2549:NotGate$36826
.subckt inv_x0 i=Reset nq=$abc$44557$auto$rtlil.cc:2549:NotGate$36830
.subckt inv_x0 i=Reset nq=$abc$44557$auto$rtlil.cc:2549:NotGate$36834
.subckt inv_x0 i=Reset nq=$abc$44557$auto$rtlil.cc:2549:NotGate$36838
.subckt inv_x0 i=Reset nq=$abc$44557$auto$rtlil.cc:2549:NotGate$36842
.subckt inv_x0 i=Reset nq=$abc$44557$auto$rtlil.cc:2549:NotGate$36846
.subckt inv_x0 i=Reset nq=$abc$44557$auto$rtlil.cc:2549:NotGate$36850
.subckt inv_x0 i=Reset nq=$abc$44557$auto$rtlil.cc:2549:NotGate$36854
.subckt sff1r_x4 ck=MTxClk i=$abc$44557$auto$rtlil.cc:2558:MuxGate$36716 nrst=$abc$44557$auto$rtlil.cc:2549:NotGate$36718 q=DlyCrcCnt[0]
.subckt sff1r_x4 ck=MTxClk i=$abc$44557$auto$rtlil.cc:2558:MuxGate$36720 nrst=$abc$44557$auto$rtlil.cc:2549:NotGate$36722 q=DlyCrcCnt[1]
.subckt sff1r_x4 ck=MTxClk i=$abc$44557$auto$rtlil.cc:2558:MuxGate$36724 nrst=$abc$44557$auto$rtlil.cc:2549:NotGate$36726 q=DlyCrcCnt[2]
.subckt sff1r_x4 ck=MTxClk i=$abc$44557$auto$rtlil.cc:2558:MuxGate$36728 nrst=$abc$44557$auto$rtlil.cc:2549:NotGate$36730 q=ByteCnt[0]
.subckt sff1r_x4 ck=MTxClk i=$abc$44557$auto$rtlil.cc:2558:MuxGate$36732 nrst=$abc$44557$auto$rtlil.cc:2549:NotGate$36734 q=ByteCnt[1]
.subckt sff1r_x4 ck=MTxClk i=$abc$44557$auto$rtlil.cc:2558:MuxGate$36736 nrst=$abc$44557$auto$rtlil.cc:2549:NotGate$36738 q=ByteCnt[2]
.subckt sff1r_x4 ck=MTxClk i=$abc$44557$auto$rtlil.cc:2558:MuxGate$36740 nrst=$abc$44557$auto$rtlil.cc:2549:NotGate$36742 q=ByteCnt[3]
.subckt sff1r_x4 ck=MTxClk i=$abc$44557$auto$rtlil.cc:2558:MuxGate$36744 nrst=$abc$44557$auto$rtlil.cc:2549:NotGate$36746 q=ByteCnt[4]
.subckt sff1r_x4 ck=MTxClk i=$abc$44557$auto$rtlil.cc:2558:MuxGate$36748 nrst=$abc$44557$auto$rtlil.cc:2549:NotGate$36750 q=ByteCnt[5]
.subckt sff1r_x4 ck=MTxClk i=$abc$44557$auto$rtlil.cc:2558:MuxGate$36752 nrst=$abc$44557$auto$rtlil.cc:2549:NotGate$36754 q=ByteCnt[6]
.subckt sff1r_x4 ck=MTxClk i=$abc$44557$auto$rtlil.cc:2558:MuxGate$36756 nrst=$abc$44557$auto$rtlil.cc:2549:NotGate$36758 q=ByteCnt[7]
.subckt sff1r_x4 ck=MTxClk i=$abc$44557$auto$rtlil.cc:2558:MuxGate$36760 nrst=$abc$44557$auto$rtlil.cc:2549:NotGate$36762 q=ByteCnt[8]
.subckt sff1r_x4 ck=MTxClk i=$abc$44557$auto$rtlil.cc:2558:MuxGate$36764 nrst=$abc$44557$auto$rtlil.cc:2549:NotGate$36766 q=ByteCnt[9]
.subckt sff1r_x4 ck=MTxClk i=$abc$44557$auto$rtlil.cc:2558:MuxGate$36768 nrst=$abc$44557$auto$rtlil.cc:2549:NotGate$36770 q=ByteCnt[10]
.subckt sff1r_x4 ck=MTxClk i=$abc$44557$auto$rtlil.cc:2558:MuxGate$36772 nrst=$abc$44557$auto$rtlil.cc:2549:NotGate$36774 q=ByteCnt[11]
.subckt sff1r_x4 ck=MTxClk i=$abc$44557$auto$rtlil.cc:2558:MuxGate$36776 nrst=$abc$44557$auto$rtlil.cc:2549:NotGate$36778 q=ByteCnt[12]
.subckt sff1r_x4 ck=MTxClk i=$abc$44557$auto$rtlil.cc:2558:MuxGate$36780 nrst=$abc$44557$auto$rtlil.cc:2549:NotGate$36782 q=ByteCnt[13]
.subckt sff1r_x4 ck=MTxClk i=$abc$44557$auto$rtlil.cc:2558:MuxGate$36784 nrst=$abc$44557$auto$rtlil.cc:2549:NotGate$36786 q=ByteCnt[14]
.subckt sff1r_x4 ck=MTxClk i=$abc$44557$auto$rtlil.cc:2558:MuxGate$36788 nrst=$abc$44557$auto$rtlil.cc:2549:NotGate$36790 q=ByteCnt[15]
.subckt sff1r_x4 ck=MTxClk i=$abc$44557$auto$rtlil.cc:2558:MuxGate$36792 nrst=$abc$44557$auto$rtlil.cc:2549:NotGate$36794 q=NibCnt[0]
.subckt sff1r_x4 ck=MTxClk i=$abc$44557$auto$rtlil.cc:2558:MuxGate$36796 nrst=$abc$44557$auto$rtlil.cc:2549:NotGate$36798 q=NibCnt[1]
.subckt sff1r_x4 ck=MTxClk i=$abc$44557$auto$rtlil.cc:2558:MuxGate$36800 nrst=$abc$44557$auto$rtlil.cc:2549:NotGate$36802 q=NibCnt[2]
.subckt sff1r_x4 ck=MTxClk i=$abc$44557$auto$rtlil.cc:2558:MuxGate$36804 nrst=$abc$44557$auto$rtlil.cc:2549:NotGate$36806 q=NibCnt[3]
.subckt sff1r_x4 ck=MTxClk i=$abc$44557$auto$rtlil.cc:2558:MuxGate$36808 nrst=$abc$44557$auto$rtlil.cc:2549:NotGate$36810 q=NibCnt[4]
.subckt sff1r_x4 ck=MTxClk i=$abc$44557$auto$rtlil.cc:2558:MuxGate$36812 nrst=$abc$44557$auto$rtlil.cc:2549:NotGate$36814 q=NibCnt[5]
.subckt sff1r_x4 ck=MTxClk i=$abc$44557$auto$rtlil.cc:2558:MuxGate$36816 nrst=$abc$44557$auto$rtlil.cc:2549:NotGate$36818 q=NibCnt[6]
.subckt sff1r_x4 ck=MTxClk i=$abc$44557$auto$rtlil.cc:2558:MuxGate$36820 nrst=$abc$44557$auto$rtlil.cc:2549:NotGate$36822 q=NibCnt[7]
.subckt sff1r_x4 ck=MTxClk i=$abc$44557$auto$rtlil.cc:2558:MuxGate$36824 nrst=$abc$44557$auto$rtlil.cc:2549:NotGate$36826 q=NibCnt[8]
.subckt sff1r_x4 ck=MTxClk i=$abc$44557$auto$rtlil.cc:2558:MuxGate$36828 nrst=$abc$44557$auto$rtlil.cc:2549:NotGate$36830 q=NibCnt[9]
.subckt sff1r_x4 ck=MTxClk i=$abc$44557$auto$rtlil.cc:2558:MuxGate$36832 nrst=$abc$44557$auto$rtlil.cc:2549:NotGate$36834 q=NibCnt[10]
.subckt sff1r_x4 ck=MTxClk i=$abc$44557$auto$rtlil.cc:2558:MuxGate$36836 nrst=$abc$44557$auto$rtlil.cc:2549:NotGate$36838 q=NibCnt[11]
.subckt sff1r_x4 ck=MTxClk i=$abc$44557$auto$rtlil.cc:2558:MuxGate$36840 nrst=$abc$44557$auto$rtlil.cc:2549:NotGate$36842 q=NibCnt[12]
.subckt sff1r_x4 ck=MTxClk i=$abc$44557$auto$rtlil.cc:2558:MuxGate$36844 nrst=$abc$44557$auto$rtlil.cc:2549:NotGate$36846 q=NibCnt[13]
.subckt sff1r_x4 ck=MTxClk i=$abc$44557$auto$rtlil.cc:2558:MuxGate$36848 nrst=$abc$44557$auto$rtlil.cc:2549:NotGate$36850 q=NibCnt[14]
.subckt sff1r_x4 ck=MTxClk i=$abc$44557$auto$rtlil.cc:2558:MuxGate$36852 nrst=$abc$44557$auto$rtlil.cc:2549:NotGate$36854 q=NibCnt[15]
.end

.model eth_txethmac
.inputs MTxClk Reset TxStartFrm TxEndFrm TxUnderRun TxData[0] TxData[1] TxData[2] TxData[3] TxData[4] TxData[5] TxData[6] TxData[7] CarrierSense Collision Pad CrcEn FullD HugEn DlyCrcEn MinFL[0] MinFL[1] MinFL[2] MinFL[3] MinFL[4] MinFL[5] MinFL[6] MinFL[7] MinFL[8] MinFL[9] MinFL[10] MinFL[11] MinFL[12] MinFL[13] MinFL[14] MinFL[15] MaxFL[0] MaxFL[1] MaxFL[2] MaxFL[3] MaxFL[4] MaxFL[5] MaxFL[6] MaxFL[7] MaxFL[8] MaxFL[9] MaxFL[10] MaxFL[11] MaxFL[12] MaxFL[13] MaxFL[14] MaxFL[15] IPGT[0] IPGT[1] IPGT[2] IPGT[3] IPGT[4] IPGT[5] IPGT[6] IPGR1[0] IPGR1[1] IPGR1[2] IPGR1[3] IPGR1[4] IPGR1[5] IPGR1[6] IPGR2[0] IPGR2[1] IPGR2[2] IPGR2[3] IPGR2[4] IPGR2[5] IPGR2[6] CollValid[0] CollValid[1] CollValid[2] CollValid[3] CollValid[4] CollValid[5] MaxRet[0] MaxRet[1] MaxRet[2] MaxRet[3] NoBckof ExDfrEn
.outputs MTxD[0] MTxD[1] MTxD[2] MTxD[3] MTxEn MTxErr TxDone TxRetry TxAbort TxUsedData WillTransmit ResetCollision RetryCnt[0] RetryCnt[1] RetryCnt[2] RetryCnt[3] StartTxDone StartTxAbort MaxCollisionOccured LateCollision DeferIndication StatePreamble StateData[0] StateData[1]
.names $false
.names $true
1
.names $undef
.subckt inv_x0 i=StopExcessiveDeferOccured nq=$abc$44990$new_n127_
.subckt inv_x0 i=$abc$44990$auto$ff.cc:693:flip_bits$36907 nq=ColWindow
.subckt inv_x0 i=StatusLatch nq=$abc$44990$new_n129_
.subckt inv_x0 i=RetryCnt[3] nq=$abc$44990$new_n130_
.subckt inv_x0 i=RetryCnt[1] nq=$abc$44990$new_n131_
.subckt inv_x0 i=Collision nq=$abc$44990$new_n132_
.subckt inv_x0 i=ByteCnt[1] nq=$abc$44990$new_n133_
.subckt inv_x0 i=CollValid[2] nq=$abc$44990$new_n134_
.subckt inv_x0 i=StateFCS nq=Enable_Crc
.subckt inv_x0 i=StateIPG nq=$abc$44990$new_n136_
.subckt inv_x0 i=StateIdle nq=$abc$44990$new_n137_
.subckt inv_x0 i=TxUnderRun nq=$abc$44990$new_n138_
.subckt inv_x0 i=StateData[0] nq=$abc$44990$new_n139_
.subckt inv_x0 i=NibbleMinFl nq=$abc$44990$new_n140_
.subckt inv_x0 i=CrcEn nq=$abc$44990$new_n141_
.subckt inv_x0 i=StateJam nq=$abc$44990$new_n142_
.subckt inv_x0 i=StatePreamble nq=$abc$44990$new_n143_
.subckt inv_x0 i=Crc[30] nq=$abc$44990$new_n144_
.subckt inv_x0 i=Crc[29] nq=$abc$44990$new_n145_
.subckt inv_x0 i=StartPreamble nq=$abc$44990$new_n146_
.subckt inv_x0 i=Reset nq=$abc$44990$auto$rtlil.cc:2549:NotGate$36856
.subckt a3_x2 i0=ExcessiveDefer i1=StateDefer i2=TxStartFrm q=$abc$44990$new_n148_
.subckt nand3_x0 i0=ExcessiveDefer i1=StateDefer i2=TxStartFrm nq=$abc$44990$new_n149_
.subckt nand2_x0 i0=TxStartFrm i1=StopExcessiveDeferOccured nq=$abc$44990$new_n150_
.subckt nand2_x0 i0=$abc$44990$new_n150_ i1=$abc$44990$new_n149_ nq=$abc$44990$auto$rtlil.cc:2558:MuxGate$36916
.subckt a3_x2 i0=$abc$44990$new_n137_ i1=$abc$44990$new_n136_ i2=$abc$44990$auto$ff.cc:693:flip_bits$36907 q=$abc$44990$new_n152_
.subckt nxr2_x1 i0=ByteCnt[5] i1=CollValid[5] nq=$abc$44990$new_n153_
.subckt nand2_x0 i0=$abc$44990$new_n133_ i1=CollValid[1] nq=$abc$44990$new_n154_
.subckt ao22_x2 i0=StateFCS i1=StatePAD i2=NibCnt[0] q=$abc$44990$new_n155_
.subckt o2_x2 i0=$abc$44990$new_n155_ i1=StateData[1] q=$abc$44990$new_n156_
.subckt nand2_x0 i0=ByteCnt[2] i1=$abc$44990$new_n134_ nq=$abc$44990$new_n157_
.subckt a3_x2 i0=$abc$44990$new_n157_ i1=$abc$44990$new_n154_ i2=$abc$44990$new_n153_ q=$abc$44990$new_n158_
.subckt nxr2_x1 i0=ByteCnt[3] i1=CollValid[3] nq=$abc$44990$new_n159_
.subckt nxr2_x1 i0=ByteCnt[0] i1=CollValid[0] nq=$abc$44990$new_n160_
.subckt ao22_x2 i0=ByteCnt[2] i1=$abc$44990$new_n134_ i2=$abc$44990$new_n132_ q=$abc$44990$new_n161_
.subckt a3_x2 i0=$abc$44990$new_n161_ i1=$abc$44990$new_n160_ i2=$abc$44990$new_n159_ q=$abc$44990$new_n162_
.subckt nxr2_x1 i0=ByteCnt[4] i1=CollValid[4] nq=$abc$44990$new_n163_
.subckt ao22_x2 i0=CollValid[1] i1=$abc$44990$new_n133_ i2=$abc$44990$new_n163_ q=$abc$44990$new_n164_
.subckt a2_x2 i0=$abc$44990$new_n164_ i1=$abc$44990$new_n156_ q=$abc$44990$new_n165_
.subckt a2_x2 i0=$abc$44990$new_n165_ i1=$abc$44990$new_n162_ q=$abc$44990$new_n166_
.subckt oa22_x2 i0=$abc$44990$new_n166_ i1=$abc$44990$new_n158_ i2=$abc$44990$new_n152_ q=$abc$44990$auto$rtlil.cc:2558:MuxGate$36912
.subckt a2_x2 i0=$abc$44990$new_n148_ i1=$abc$44990$new_n127_ q=$abc$44990$new_n168_
.subckt nand2_x0 i0=$abc$44990$new_n148_ i1=$abc$44990$new_n127_ nq=$abc$44990$new_n169_
.subckt o2_x2 i0=StateIdle i1=StatusLatch q=$abc$44990$new_n170_
.subckt ao22_x2 i0=$abc$44990$new_n170_ i1=$abc$44990$new_n168_ i2=TxStartFrm q=$abc$44990$auto$rtlil.cc:2558:MuxGate$36904
.subckt a2_x2 i0=$abc$44990$new_n129_ i1=TxStartFrm q=$abc$44990$new_n172_
.subckt nand2_x0 i0=$abc$44990$new_n129_ i1=TxStartFrm nq=$abc$44990$new_n173_
.subckt a2_x2 i0=NibCntEq7 i1=StateFCS q=$abc$44990$new_n174_
.subckt nand2_x0 i0=NibCntEq7 i1=StateFCS nq=$abc$44990$new_n175_
.subckt a2_x2 i0=$abc$44990$new_n140_ i1=Pad q=$abc$44990$new_n176_
.subckt nand2_x0 i0=$abc$44990$new_n140_ i1=Pad nq=$abc$44990$new_n177_
.subckt a3_x2 i0=$abc$44990$new_n141_ i1=TxEndFrm i2=StateData[1] q=$abc$44990$new_n178_
.subckt nand3_x0 i0=$abc$44990$new_n141_ i1=TxEndFrm i2=StateData[1] nq=$abc$44990$new_n179_
.subckt ao22_x2 i0=$abc$44990$new_n179_ i1=$abc$44990$new_n176_ i2=$abc$44990$new_n175_ q=$abc$44990$new_n180_
.subckt oa22_x2 i0=$abc$44990$new_n178_ i1=$abc$44990$new_n177_ i2=$abc$44990$new_n174_ q=$abc$44990$new_n181_
.subckt nand2_x0 i0=$abc$44990$new_n181_ i1=$abc$44990$new_n132_ nq=$abc$44990$new_n182_
.subckt inv_x0 i=$abc$44990$new_n182_ nq=StartTxDone
.subckt ao22_x2 i0=TxDone i1=StartTxDone i2=$abc$44990$new_n173_ q=$abc$44990$auto$rtlil.cc:2558:MuxGate$36900
.subckt nxr2_x1 i0=MaxRet[1] i1=RetryCnt[1] nq=$abc$44990$new_n185_
.subckt nxr2_x1 i0=MaxRet[0] i1=RetryCnt[0] nq=$abc$44990$new_n186_
.subckt nxr2_x1 i0=MaxRet[3] i1=RetryCnt[3] nq=$abc$44990$new_n187_
.subckt nxr2_x1 i0=MaxRet[2] i1=RetryCnt[2] nq=$abc$44990$new_n188_
.subckt nand4_x0 i0=$abc$44990$new_n188_ i1=$abc$44990$new_n187_ i2=$abc$44990$new_n186_ i3=$abc$44990$new_n185_ nq=$abc$44990$new_n189_
.subckt inv_x0 i=$abc$44990$new_n189_ nq=RetryMax
.subckt nand2_x0 i0=StateData[0] i1=TxUnderRun nq=$abc$44990$new_n191_
.subckt nand3_x0 i0=StateData[0] i1=TxUnderRun i2=$abc$44990$new_n132_ nq=$abc$44990$new_n192_
.subckt inv_x0 i=$abc$44990$new_n192_ nq=UnderRun
.subckt ao22_x2 i0=Collision i1=$abc$44990$new_n191_ i2=StartJam q=$abc$44990$new_n194_
.subckt a3_x2 i0=$abc$44990$new_n194_ i1=$abc$44990$new_n189_ i2=ColWindow q=$abc$44990$new_n195_
.subckt ao22_x2 i0=TxRetry i1=$abc$44990$new_n195_ i2=$abc$44990$new_n173_ q=$abc$44990$auto$rtlil.cc:2558:MuxGate$36894
.subckt nand2_x0 i0=$abc$44990$new_n172_ i1=$abc$44990$new_n169_ nq=$abc$44990$new_n197_
.subckt a2_x2 i0=StartJam i1=ColWindow q=$abc$44990$new_n198_
.subckt nand2_x0 i0=$abc$44990$new_n198_ i1=RetryMax nq=$abc$44990$new_n199_
.subckt inv_x0 i=$abc$44990$new_n199_ nq=MaxCollisionOccured
.subckt ao22_x2 i0=$abc$44990$new_n139_ i1=TxUnderRun i2=Enable_Crc q=$abc$44990$new_n201_
.subckt oa22_x2 i0=StateData[0] i1=$abc$44990$new_n138_ i2=StateFCS q=$abc$44990$new_n202_
.subckt a2_x2 i0=MaxFrame i1=$abc$44990$new_n132_ q=$abc$44990$new_n203_
.subckt nand2_x0 i0=MaxFrame i1=$abc$44990$new_n132_ nq=$abc$44990$new_n204_
.subckt a2_x2 i0=$abc$44990$new_n203_ i1=$abc$44990$new_n202_ q=TooBig
.subckt ao22_x2 i0=$abc$44990$new_n204_ i1=$abc$44990$new_n201_ i2=$abc$44990$new_n192_ q=$abc$44990$new_n206_
.subckt inv_x0 i=$abc$44990$new_n206_ nq=$0\MTxErr[0:0]
.subckt nand2_x0 i0=$abc$44990$new_n194_ i1=$abc$44990$auto$ff.cc:693:flip_bits$36907 nq=$abc$44990$new_n208_
.subckt inv_x0 i=$abc$44990$new_n208_ nq=LateCollision
.subckt a4_x2 i0=$abc$44990$new_n208_ i1=$abc$44990$new_n206_ i2=$abc$44990$new_n199_ i3=$abc$44990$new_n169_ q=$abc$44990$new_n210_
.subckt inv_x0 i=$abc$44990$new_n210_ nq=StartTxAbort
.subckt ao22_x2 i0=TxAbort i1=StartTxAbort i2=$abc$44990$new_n197_ q=$abc$44990$auto$rtlil.cc:2558:MuxGate$36890
.subckt a2_x2 i0=StateJam i1=NibCntEq7 q=$abc$44990$new_n213_
.subckt nand2_x0 i0=StateJam i1=NibCntEq7 nq=$abc$44990$new_n214_
.subckt oa22_x2 i0=ColWindow i1=$abc$44990$new_n189_ i2=$abc$44990$new_n214_ q=$abc$44990$new_n215_
.subckt ao22_x2 i0=Collision i1=$abc$44990$new_n180_ i2=$abc$44990$new_n138_ q=$abc$44990$new_n216_
.subckt a3_x2 i0=$abc$44990$new_n215_ i1=$abc$44990$new_n206_ i2=$abc$44990$new_n169_ q=$abc$44990$new_n217_
.subckt a2_x2 i0=$abc$44990$new_n217_ i1=$abc$44990$new_n216_ q=$abc$44990$new_n218_
.subckt a2_x2 i0=StateBackOff i1=RandomEqByteCnt q=$abc$44990$new_n219_
.subckt nand2_x0 i0=StateBackOff i1=RandomEqByteCnt nq=$abc$44990$new_n220_
.subckt o2_x2 i0=RandomEq0 i1=NoBckof q=$abc$44990$new_n221_
.subckt a3_x2 i0=$abc$44990$new_n221_ i1=$abc$44990$new_n213_ i2=ColWindow q=$abc$44990$new_n222_
.subckt nand3_x0 i0=$abc$44990$new_n221_ i1=$abc$44990$new_n213_ i2=ColWindow nq=$abc$44990$new_n223_
.subckt a2_x2 i0=$abc$44990$new_n223_ i1=$abc$44990$new_n220_ q=$abc$44990$new_n224_
.subckt ao22_x2 i0=$abc$44990$new_n222_ i1=$abc$44990$new_n219_ i2=RetryCnt[0] q=$abc$44990$new_n225_
.subckt a3_x2 i0=$abc$44990$new_n225_ i1=RetryCnt[1] i2=RetryCnt[2] q=$abc$44990$new_n226_
.subckt nand3_x0 i0=$abc$44990$new_n225_ i1=RetryCnt[1] i2=RetryCnt[2] nq=$abc$44990$new_n227_
.subckt nxr2_x1 i0=$abc$44990$new_n226_ i1=$abc$44990$new_n130_ nq=$abc$44990$new_n228_
.subckt a2_x2 i0=$abc$44990$new_n228_ i1=$abc$44990$new_n218_ q=$abc$44990$auto$rtlil.cc:2558:MuxGate$36886
.subckt oa22_x2 i0=$abc$44990$new_n225_ i1=RetryCnt[1] i2=RetryCnt[2] q=$abc$44990$new_n230_
.subckt a4_x2 i0=$abc$44990$new_n230_ i1=$abc$44990$new_n227_ i2=$abc$44990$new_n217_ i3=$abc$44990$new_n216_ q=$abc$44990$auto$rtlil.cc:2558:MuxGate$36882
.subckt nxr2_x1 i0=$abc$44990$new_n225_ i1=$abc$44990$new_n131_ nq=$abc$44990$new_n232_
.subckt a3_x2 i0=$abc$44990$new_n232_ i1=$abc$44990$new_n217_ i2=$abc$44990$new_n216_ q=$abc$44990$auto$rtlil.cc:2558:MuxGate$36878
.subckt nxr2_x1 i0=$abc$44990$new_n224_ i1=RetryCnt[0] nq=$abc$44990$new_n234_
.subckt a3_x2 i0=$abc$44990$new_n234_ i1=$abc$44990$new_n217_ i2=$abc$44990$new_n216_ q=$abc$44990$auto$rtlil.cc:2558:MuxGate$36874
.subckt o2_x2 i0=StartData[0] i1=StartData[1] q=$0\TxUsedData[0:0]
.subckt nand3_x0 i0=TxData[7] i1=$abc$44990$new_n139_ i2=StateData[1] nq=$abc$44990$new_n237_
.subckt nand2_x0 i0=TxData[3] i1=StateData[0] nq=$abc$44990$new_n238_
.subckt a2_x2 i0=$abc$44990$new_n238_ i1=$abc$44990$new_n237_ q=$abc$44990$new_n239_
.subckt inv_x0 i=$abc$44990$new_n239_ nq=Data_Crc[0]
.subckt nand3_x0 i0=TxData[6] i1=$abc$44990$new_n139_ i2=StateData[1] nq=$abc$44990$new_n241_
.subckt nand2_x0 i0=TxData[2] i1=StateData[0] nq=$abc$44990$new_n242_
.subckt nand2_x0 i0=$abc$44990$new_n242_ i1=$abc$44990$new_n241_ nq=Data_Crc[1]
.subckt nand3_x0 i0=TxData[5] i1=$abc$44990$new_n139_ i2=StateData[1] nq=$abc$44990$new_n244_
.subckt nand2_x0 i0=TxData[1] i1=StateData[0] nq=$abc$44990$new_n245_
.subckt nand2_x0 i0=$abc$44990$new_n245_ i1=$abc$44990$new_n244_ nq=Data_Crc[2]
.subckt nand3_x0 i0=TxData[4] i1=$abc$44990$new_n139_ i2=StateData[1] nq=$abc$44990$new_n247_
.subckt nand2_x0 i0=TxData[0] i1=StateData[0] nq=$abc$44990$new_n248_
.subckt nand2_x0 i0=$abc$44990$new_n248_ i1=$abc$44990$new_n247_ nq=Data_Crc[3]
.subckt nor2_x0 i0=StateJam i1=StateFCS nq=$abc$44990$new_n250_
.subckt o3_x2 i0=StatePreamble i1=StateJam i2=StateFCS q=$abc$44990$new_n251_
.subckt nand2_x0 i0=Crc[31] i1=StateFCS nq=$abc$44990$new_n252_
.subckt nor2_x0 i0=StateData[0] i1=StateData[1] nq=$abc$44990$new_n253_
.subckt nand3_x0 i0=$abc$44990$new_n253_ i1=$abc$44990$new_n252_ i2=$abc$44990$new_n251_ nq=$abc$44990$new_n254_
.subckt nand3_x0 i0=$abc$44990$new_n254_ i1=$abc$44990$new_n248_ i2=$abc$44990$new_n247_ nq=MTxD_d[0]
.subckt nand3_x0 i0=$abc$44990$new_n253_ i1=$abc$44990$new_n144_ i2=StateFCS nq=$abc$44990$new_n256_
.subckt nand3_x0 i0=$abc$44990$new_n256_ i1=$abc$44990$new_n245_ i2=$abc$44990$new_n244_ nq=MTxD_d[1]
.subckt nor4_x0 i0=StateJam i1=StateData[0] i2=StateFCS i3=StateData[1] nq=$abc$44990$new_n258_
.subckt nand2_x0 i0=$abc$44990$new_n258_ i1=StatePreamble nq=$abc$44990$new_n259_
.subckt nand3_x0 i0=$abc$44990$new_n253_ i1=$abc$44990$new_n145_ i2=StateFCS nq=$abc$44990$new_n260_
.subckt nand4_x0 i0=$abc$44990$new_n260_ i1=$abc$44990$new_n259_ i2=$abc$44990$new_n242_ i3=$abc$44990$new_n241_ nq=MTxD_d[2]
.subckt nand2_x0 i0=NibCntEq15 i1=StatePreamble nq=$abc$44990$new_n262_
.subckt inv_x0 i=$abc$44990$new_n262_ nq=StateSFD
.subckt nand2_x0 i0=$abc$44990$new_n262_ i1=$abc$44990$new_n250_ nq=$abc$44990$new_n264_
.subckt nand2_x0 i0=Crc[28] i1=StateFCS nq=$abc$44990$new_n265_
.subckt a2_x2 i0=$abc$44990$new_n265_ i1=$abc$44990$new_n253_ q=$abc$44990$new_n266_
.subckt nand2_x0 i0=$abc$44990$new_n266_ i1=$abc$44990$new_n264_ nq=$abc$44990$new_n267_
.subckt nand2_x0 i0=$abc$44990$new_n267_ i1=$abc$44990$new_n239_ nq=MTxD_d[3]
.subckt nor4_x0 i0=StateData[0] i1=StateFCS i2=StateData[1] i3=StatePAD nq=$abc$44990$new_n269_
.subckt a2_x2 i0=$abc$44990$new_n269_ i1=$abc$44990$new_n143_ q=ResetCollision
.subckt nand3_x0 i0=$abc$44990$new_n269_ i1=$abc$44990$new_n143_ i2=$abc$44990$new_n142_ nq=$0\MTxEn[0:0]
.subckt nand4_x0 i0=$abc$44990$new_n269_ i1=$abc$44990$new_n146_ i2=$abc$44990$new_n143_ i3=$abc$44990$new_n142_ nq=$0\WillTransmit[0:0]
.subckt nand2_x0 i0=$abc$44990$new_n210_ i1=$abc$44990$new_n182_ nq=PacketFinished_d
.subckt nor2_x0 i0=StatePreamble i1=StateIdle nq=$abc$44990$new_n274_
.subckt nor3_x0 i0=DlyCrcCnt[2] i1=DlyCrcCnt[0] i2=DlyCrcCnt[1] nq=$abc$44990$new_n275_
.subckt nand2_x0 i0=$abc$44990$new_n275_ i1=$abc$44990$new_n274_ nq=Initialize_Crc
.subckt inv_x0 i=Reset nq=$abc$44990$auto$rtlil.cc:2549:NotGate$36858
.subckt inv_x0 i=Reset nq=$abc$44990$auto$rtlil.cc:2549:NotGate$36860
.subckt inv_x0 i=Reset nq=$abc$44990$auto$rtlil.cc:2549:NotGate$36862
.subckt inv_x0 i=Reset nq=$abc$44990$auto$rtlil.cc:2549:NotGate$36864
.subckt inv_x0 i=Reset nq=$abc$44990$auto$rtlil.cc:2549:NotGate$36866
.subckt inv_x0 i=Reset nq=$abc$44990$auto$rtlil.cc:2549:NotGate$36868
.subckt inv_x0 i=Reset nq=$abc$44990$auto$rtlil.cc:2549:NotGate$36870
.subckt inv_x0 i=Reset nq=$abc$44990$auto$rtlil.cc:2549:NotGate$36872
.subckt inv_x0 i=Reset nq=$abc$44990$auto$rtlil.cc:2549:NotGate$36876
.subckt inv_x0 i=Reset nq=$abc$44990$auto$rtlil.cc:2549:NotGate$36880
.subckt inv_x0 i=Reset nq=$abc$44990$auto$rtlil.cc:2549:NotGate$36884
.subckt inv_x0 i=Reset nq=$abc$44990$auto$rtlil.cc:2549:NotGate$36888
.subckt inv_x0 i=Reset nq=$abc$44990$auto$rtlil.cc:2549:NotGate$36892
.subckt inv_x0 i=Reset nq=$abc$44990$auto$rtlil.cc:2549:NotGate$36896
.subckt inv_x0 i=Reset nq=$abc$44990$auto$rtlil.cc:2549:NotGate$36898
.subckt inv_x0 i=Reset nq=$abc$44990$auto$rtlil.cc:2549:NotGate$36902
.subckt inv_x0 i=Reset nq=$abc$44990$auto$rtlil.cc:2549:NotGate$36906
.subckt inv_x0 i=Reset nq=$abc$44990$auto$rtlil.cc:2549:NotGate$36914
.subckt inv_x0 i=Reset nq=$abc$44990$auto$rtlil.cc:2549:NotGate$36918
.subckt sff1r_x4 ck=MTxClk i=PacketFinished nrst=$abc$44990$auto$rtlil.cc:2549:NotGate$36856 q=PacketFinished_q
.subckt sff1r_x4 ck=MTxClk i=PacketFinished_d nrst=$abc$44990$auto$rtlil.cc:2549:NotGate$36858 q=PacketFinished
.subckt sff1r_x4 ck=MTxClk i=$0\WillTransmit[0:0] nrst=$abc$44990$auto$rtlil.cc:2549:NotGate$36860 q=WillTransmit
.subckt sff1r_x4 ck=MTxClk i=$0\MTxErr[0:0] nrst=$abc$44990$auto$rtlil.cc:2549:NotGate$36862 q=MTxErr
.subckt sff1r_x4 ck=MTxClk i=MTxD_d[0] nrst=$abc$44990$auto$rtlil.cc:2549:NotGate$36864 q=MTxD[0]
.subckt sff1r_x4 ck=MTxClk i=MTxD_d[1] nrst=$abc$44990$auto$rtlil.cc:2549:NotGate$36866 q=MTxD[1]
.subckt sff1r_x4 ck=MTxClk i=MTxD_d[2] nrst=$abc$44990$auto$rtlil.cc:2549:NotGate$36868 q=MTxD[2]
.subckt sff1r_x4 ck=MTxClk i=MTxD_d[3] nrst=$abc$44990$auto$rtlil.cc:2549:NotGate$36870 q=MTxD[3]
.subckt sff1r_x4 ck=MTxClk i=$0\MTxEn[0:0] nrst=$abc$44990$auto$rtlil.cc:2549:NotGate$36872 q=MTxEn
.subckt sff1r_x4 ck=MTxClk i=$abc$44990$auto$rtlil.cc:2558:MuxGate$36874 nrst=$abc$44990$auto$rtlil.cc:2549:NotGate$36876 q=RetryCnt[0]
.subckt sff1r_x4 ck=MTxClk i=$abc$44990$auto$rtlil.cc:2558:MuxGate$36878 nrst=$abc$44990$auto$rtlil.cc:2549:NotGate$36880 q=RetryCnt[1]
.subckt sff1r_x4 ck=MTxClk i=$abc$44990$auto$rtlil.cc:2558:MuxGate$36882 nrst=$abc$44990$auto$rtlil.cc:2549:NotGate$36884 q=RetryCnt[2]
.subckt sff1r_x4 ck=MTxClk i=$abc$44990$auto$rtlil.cc:2558:MuxGate$36886 nrst=$abc$44990$auto$rtlil.cc:2549:NotGate$36888 q=RetryCnt[3]
.subckt sff1r_x4 ck=MTxClk i=$abc$44990$auto$rtlil.cc:2558:MuxGate$36890 nrst=$abc$44990$auto$rtlil.cc:2549:NotGate$36892 q=TxAbort
.subckt sff1r_x4 ck=MTxClk i=$abc$44990$auto$rtlil.cc:2558:MuxGate$36894 nrst=$abc$44990$auto$rtlil.cc:2549:NotGate$36896 q=TxRetry
.subckt sff1r_x4 ck=MTxClk i=$0\TxUsedData[0:0] nrst=$abc$44990$auto$rtlil.cc:2549:NotGate$36898 q=TxUsedData
.subckt sff1r_x4 ck=MTxClk i=$abc$44990$auto$rtlil.cc:2558:MuxGate$36900 nrst=$abc$44990$auto$rtlil.cc:2549:NotGate$36902 q=TxDone
.subckt sff1r_x4 ck=MTxClk i=$abc$44990$auto$rtlil.cc:2558:MuxGate$36904 nrst=$abc$44990$auto$rtlil.cc:2549:NotGate$36906 q=StatusLatch
.subckt sff1r_x4 ck=MTxClk i=$abc$44990$auto$rtlil.cc:2558:MuxGate$36912 nrst=$abc$44990$auto$rtlil.cc:2549:NotGate$36914 q=$abc$44990$auto$ff.cc:693:flip_bits$36907
.subckt sff1r_x4 ck=MTxClk i=$abc$44990$auto$rtlil.cc:2558:MuxGate$36916 nrst=$abc$44990$auto$rtlil.cc:2549:NotGate$36918 q=StopExcessiveDeferOccured
.subckt eth_random ByteCnt[0]=ByteCnt[0] ByteCnt[1]=ByteCnt[1] ByteCnt[2]=ByteCnt[2] ByteCnt[3]=ByteCnt[3] ByteCnt[4]=ByteCnt[4] ByteCnt[5]=ByteCnt[5] ByteCnt[6]=ByteCnt[6] ByteCnt[7]=ByteCnt[7] ByteCnt[8]=ByteCnt[8] ByteCnt[9]=ByteCnt[9] MTxClk=MTxClk NibCnt[0]=NibCnt[0] NibCnt[1]=NibCnt[1] NibCnt[2]=NibCnt[2] NibCnt[3]=NibCnt[3] NibCnt[4]=NibCnt[4] NibCnt[5]=NibCnt[5] NibCnt[6]=NibCnt[6] NibCnt[7]=NibCnt[7] NibCnt[8]=NibCnt[8] NibCnt[9]=NibCnt[9] NibCnt[10]=NibCnt[10] NibCnt[11]=NibCnt[11] NibCnt[12]=NibCnt[12] NibCnt[13]=NibCnt[13] NibCnt[14]=NibCnt[14] NibCnt[15]=NibCnt[15] RandomEq0=RandomEq0 RandomEqByteCnt=RandomEqByteCnt Reset=Reset RetryCnt[0]=RetryCnt[0] RetryCnt[1]=RetryCnt[1] RetryCnt[2]=RetryCnt[2] RetryCnt[3]=RetryCnt[3] StateJam=StateJam StateJam_q=StateJam_q
.subckt eth_txcounters ByteCnt[0]=ByteCnt[0] ByteCnt[1]=ByteCnt[1] ByteCnt[2]=ByteCnt[2] ByteCnt[3]=ByteCnt[3] ByteCnt[4]=ByteCnt[4] ByteCnt[5]=ByteCnt[5] ByteCnt[6]=ByteCnt[6] ByteCnt[7]=ByteCnt[7] ByteCnt[8]=ByteCnt[8] ByteCnt[9]=ByteCnt[9] ByteCnt[10]=ByteCnt[10] ByteCnt[11]=ByteCnt[11] ByteCnt[12]=ByteCnt[12] ByteCnt[13]=ByteCnt[13] ByteCnt[14]=ByteCnt[14] ByteCnt[15]=ByteCnt[15] DlyCrcCnt[0]=DlyCrcCnt[0] DlyCrcCnt[1]=DlyCrcCnt[1] DlyCrcCnt[2]=DlyCrcCnt[2] DlyCrcEn=DlyCrcEn ExDfrEn=ExDfrEn ExcessiveDefer=ExcessiveDefer HugEn=HugEn MTxClk=MTxClk MaxFL[0]=MaxFL[0] MaxFL[1]=MaxFL[1] MaxFL[2]=MaxFL[2] MaxFL[3]=MaxFL[3] MaxFL[4]=MaxFL[4] MaxFL[5]=MaxFL[5] MaxFL[6]=MaxFL[6] MaxFL[7]=MaxFL[7] MaxFL[8]=MaxFL[8] MaxFL[9]=MaxFL[9] MaxFL[10]=MaxFL[10] MaxFL[11]=MaxFL[11] MaxFL[12]=MaxFL[12] MaxFL[13]=MaxFL[13] MaxFL[14]=MaxFL[14] MaxFL[15]=MaxFL[15] MaxFrame=MaxFrame MinFL[0]=MinFL[0] MinFL[1]=MinFL[1] MinFL[2]=MinFL[2] MinFL[3]=MinFL[3] MinFL[4]=MinFL[4] MinFL[5]=MinFL[5] MinFL[6]=MinFL[6] MinFL[7]=MinFL[7] MinFL[8]=MinFL[8] MinFL[9]=MinFL[9] MinFL[10]=MinFL[10] MinFL[11]=MinFL[11] MinFL[12]=MinFL[12] MinFL[13]=MinFL[13] MinFL[14]=MinFL[14] MinFL[15]=MinFL[15] NibCnt[0]=NibCnt[0] NibCnt[1]=NibCnt[1] NibCnt[2]=NibCnt[2] NibCnt[3]=NibCnt[3] NibCnt[4]=NibCnt[4] NibCnt[5]=NibCnt[5] NibCnt[6]=NibCnt[6] NibCnt[7]=NibCnt[7] NibCnt[8]=NibCnt[8] NibCnt[9]=NibCnt[9] NibCnt[10]=NibCnt[10] NibCnt[11]=NibCnt[11] NibCnt[12]=NibCnt[12] NibCnt[13]=NibCnt[13] NibCnt[14]=NibCnt[14] NibCnt[15]=NibCnt[15] NibCntEq15=NibCntEq15 NibCntEq7=NibCntEq7 NibbleMinFl=NibbleMinFl PacketFinished_q=PacketFinished_q Reset=Reset StartBackoff=StartBackoff StartDefer=StartDefer StartFCS=StartFCS StartIPG=StartIPG StartJam=StartJam StateBackOff=StateBackOff StateData[0]=StateData[0] StateData[1]=StateData[1] StateDefer=StateDefer StateFCS=StateFCS StateIPG=StateIPG StateIdle=StateIdle StateJam=StateJam StatePAD=StatePAD StatePreamble=StatePreamble StateSFD=StateSFD TxStartFrm=TxStartFrm
.subckt eth_crc Clk=MTxClk Crc[0]=Crc[0] Crc[1]=Crc[1] Crc[2]=Crc[2] Crc[3]=Crc[3] Crc[4]=Crc[4] Crc[5]=Crc[5] Crc[6]=Crc[6] Crc[7]=Crc[7] Crc[8]=Crc[8] Crc[9]=Crc[9] Crc[10]=Crc[10] Crc[11]=Crc[11] Crc[12]=Crc[12] Crc[13]=Crc[13] Crc[14]=Crc[14] Crc[15]=Crc[15] Crc[16]=Crc[16] Crc[17]=Crc[17] Crc[18]=Crc[18] Crc[19]=Crc[19] Crc[20]=Crc[20] Crc[21]=Crc[21] Crc[22]=Crc[22] Crc[23]=Crc[23] Crc[24]=Crc[24] Crc[25]=Crc[25] Crc[26]=Crc[26] Crc[27]=Crc[27] Crc[28]=Crc[28] Crc[29]=Crc[29] Crc[30]=Crc[30] Crc[31]=Crc[31] CrcError=CrcError Data[0]=Data_Crc[0] Data[1]=Data_Crc[1] Data[2]=Data_Crc[2] Data[3]=Data_Crc[3] Enable=Enable_Crc Initialize=Initialize_Crc Reset=Reset
.subckt eth_txstatem CarrierSense=CarrierSense ColWindow=ColWindow Collision=Collision CrcEn=CrcEn DeferIndication=DeferIndication ExcessiveDefer=ExcessiveDefer FullD=FullD IPGR1[0]=IPGR1[0] IPGR1[1]=IPGR1[1] IPGR1[2]=IPGR1[2] IPGR1[3]=IPGR1[3] IPGR1[4]=IPGR1[4] IPGR1[5]=IPGR1[5] IPGR1[6]=IPGR1[6] IPGR2[0]=IPGR2[0] IPGR2[1]=IPGR2[1] IPGR2[2]=IPGR2[2] IPGR2[3]=IPGR2[3] IPGR2[4]=IPGR2[4] IPGR2[5]=IPGR2[5] IPGR2[6]=IPGR2[6] IPGT[0]=IPGT[0] IPGT[1]=IPGT[1] IPGT[2]=IPGT[2] IPGT[3]=IPGT[3] IPGT[4]=IPGT[4] IPGT[5]=IPGT[5] IPGT[6]=IPGT[6] MTxClk=MTxClk MaxFrame=MaxFrame NibCnt[0]=NibCnt[0] NibCnt[1]=NibCnt[1] NibCnt[2]=NibCnt[2] NibCnt[3]=NibCnt[3] NibCnt[4]=NibCnt[4] NibCnt[5]=NibCnt[5] NibCnt[6]=NibCnt[6] NibCntEq15=NibCntEq15 NibCntEq7=NibCntEq7 NibbleMinFl=NibbleMinFl NoBckof=NoBckof Pad=Pad RandomEq0=RandomEq0 RandomEqByteCnt=RandomEqByteCnt Reset=Reset RetryMax=RetryMax StartBackoff=StartBackoff StartData[0]=StartData[0] StartData[1]=StartData[1] StartDefer=StartDefer StartFCS=StartFCS StartIPG=StartIPG StartJam=StartJam StartPreamble=StartPreamble StartTxDone=StartTxDone StateBackOff=StateBackOff StateData[0]=StateData[0] StateData[1]=StateData[1] StateDefer=StateDefer StateFCS=StateFCS StateIPG=StateIPG StateIdle=StateIdle StateJam=StateJam StateJam_q=StateJam_q StatePAD=StatePAD StatePreamble=StatePreamble TooBig=TooBig TxEndFrm=TxEndFrm TxStartFrm=TxStartFrm TxUnderRun=TxUnderRun UnderRun=UnderRun
.end

.model eth_txstatem
.inputs MTxClk Reset ExcessiveDefer CarrierSense NibCnt[0] NibCnt[1] NibCnt[2] NibCnt[3] NibCnt[4] NibCnt[5] NibCnt[6] IPGT[0] IPGT[1] IPGT[2] IPGT[3] IPGT[4] IPGT[5] IPGT[6] IPGR1[0] IPGR1[1] IPGR1[2] IPGR1[3] IPGR1[4] IPGR1[5] IPGR1[6] IPGR2[0] IPGR2[1] IPGR2[2] IPGR2[3] IPGR2[4] IPGR2[5] IPGR2[6] FullD TxStartFrm TxEndFrm TxUnderRun Collision UnderRun StartTxDone TooBig NibCntEq7 NibCntEq15 MaxFrame Pad CrcEn NibbleMinFl RandomEq0 ColWindow RetryMax NoBckof RandomEqByteCnt
.outputs StateIdle StateIPG StatePreamble StateData[0] StateData[1] StatePAD StateFCS StateJam StateJam_q StateBackOff StateDefer StartFCS StartJam StartBackoff StartDefer DeferIndication StartPreamble StartData[0] StartData[1] StartIPG
.names $false
.names $true
1
.names $undef
.subckt inv_x0 i=$abc$45160$auto$ff.cc:693:flip_bits$36957 nq=StateDefer
.subckt inv_x0 i=StateFCS nq=$abc$45160$new_n94_
.subckt inv_x0 i=StateIPG nq=$abc$45160$new_n95_
.subckt inv_x0 i=StateJam nq=$abc$45160$new_n96_
.subckt inv_x0 i=StatePreamble nq=$abc$45160$new_n97_
.subckt inv_x0 i=Rule1 nq=$abc$45160$new_n98_
.subckt inv_x0 i=CarrierSense nq=$abc$45160$new_n99_
.subckt inv_x0 i=TxEndFrm nq=$abc$45160$new_n100_
.subckt inv_x0 i=Collision nq=$abc$45160$new_n101_
.subckt inv_x0 i=NibCnt[0] nq=$abc$45160$new_n102_
.subckt inv_x0 i=IPGT[1] nq=$abc$45160$new_n103_
.subckt inv_x0 i=NibCnt[1] nq=$abc$45160$new_n104_
.subckt inv_x0 i=IPGT[3] nq=$abc$45160$new_n105_
.subckt inv_x0 i=NibCnt[3] nq=$abc$45160$new_n106_
.subckt inv_x0 i=IPGT[2] nq=$abc$45160$new_n107_
.subckt inv_x0 i=NibCnt[2] nq=$abc$45160$new_n108_
.subckt inv_x0 i=IPGT[5] nq=$abc$45160$new_n109_
.subckt inv_x0 i=NibCnt[5] nq=$abc$45160$new_n110_
.subckt inv_x0 i=IPGT[4] nq=$abc$45160$new_n111_
.subckt inv_x0 i=NibCnt[4] nq=$abc$45160$new_n112_
.subckt inv_x0 i=IPGT[6] nq=$abc$45160$new_n113_
.subckt inv_x0 i=NibCnt[6] nq=$abc$45160$new_n114_
.subckt inv_x0 i=IPGR2[0] nq=$abc$45160$new_n115_
.subckt inv_x0 i=IPGR2[1] nq=$abc$45160$new_n116_
.subckt inv_x0 i=IPGR2[3] nq=$abc$45160$new_n117_
.subckt inv_x0 i=IPGR2[5] nq=$abc$45160$new_n118_
.subckt inv_x0 i=IPGR2[6] nq=$abc$45160$new_n119_
.subckt inv_x0 i=IPGR1[3] nq=$abc$45160$new_n120_
.subckt inv_x0 i=IPGR1[2] nq=$abc$45160$new_n121_
.subckt inv_x0 i=IPGR1[1] nq=$abc$45160$new_n122_
.subckt inv_x0 i=IPGR1[0] nq=$abc$45160$new_n123_
.subckt inv_x0 i=IPGR1[5] nq=$abc$45160$new_n124_
.subckt inv_x0 i=IPGR1[4] nq=$abc$45160$new_n125_
.subckt inv_x0 i=NoBckof nq=$abc$45160$new_n126_
.subckt inv_x0 i=RandomEq0 nq=$abc$45160$new_n127_
.subckt inv_x0 i=RetryMax nq=$abc$45160$new_n128_
.subckt inv_x0 i=TxUnderRun nq=$abc$45160$new_n129_
.subckt inv_x0 i=NibbleMinFl nq=$abc$45160$new_n130_
.subckt inv_x0 i=CrcEn nq=$abc$45160$new_n131_
.subckt inv_x0 i=MaxFrame nq=$abc$45160$new_n132_
.subckt inv_x0 i=Reset nq=$abc$45160$auto$rtlil.cc:2549:NotGate$36922
.subckt o3_x2 i0=ExcessiveDefer i1=CarrierSense i2=$abc$45160$auto$ff.cc:693:flip_bits$36957 q=$abc$45160$new_n134_
.subckt inv_x0 i=$abc$45160$new_n134_ nq=StartIPG
.subckt a2_x2 i0=$abc$45160$new_n122_ i1=NibCnt[1] q=$abc$45160$new_n136_
.subckt a2_x2 i0=$abc$45160$new_n123_ i1=NibCnt[0] q=$abc$45160$new_n137_
.subckt nand2_x0 i0=IPGR1[2] i1=$abc$45160$new_n108_ nq=$abc$45160$new_n138_
.subckt nand2_x0 i0=IPGR1[1] i1=$abc$45160$new_n104_ nq=$abc$45160$new_n139_
.subckt oa22_x2 i0=$abc$45160$new_n139_ i1=$abc$45160$new_n137_ i2=$abc$45160$new_n136_ q=$abc$45160$new_n140_
.subckt nand2_x0 i0=$abc$45160$new_n120_ i1=NibCnt[3] nq=$abc$45160$new_n141_
.subckt nand2_x0 i0=$abc$45160$new_n121_ i1=NibCnt[2] nq=$abc$45160$new_n142_
.subckt nand2_x0 i0=$abc$45160$new_n142_ i1=$abc$45160$new_n141_ nq=$abc$45160$new_n143_
.subckt oa22_x2 i0=$abc$45160$new_n138_ i1=$abc$45160$new_n140_ i2=$abc$45160$new_n143_ q=$abc$45160$new_n144_
.subckt nand2_x0 i0=IPGR1[4] i1=$abc$45160$new_n112_ nq=$abc$45160$new_n145_
.subckt nand2_x0 i0=IPGR1[3] i1=$abc$45160$new_n106_ nq=$abc$45160$new_n146_
.subckt a2_x2 i0=$abc$45160$new_n146_ i1=$abc$45160$new_n145_ q=$abc$45160$new_n147_
.subckt nand2_x0 i0=$abc$45160$new_n124_ i1=NibCnt[5] nq=$abc$45160$new_n148_
.subckt nand2_x0 i0=$abc$45160$new_n125_ i1=NibCnt[4] nq=$abc$45160$new_n149_
.subckt nand2_x0 i0=$abc$45160$new_n149_ i1=$abc$45160$new_n148_ nq=$abc$45160$new_n150_
.subckt oa22_x2 i0=$abc$45160$new_n144_ i1=$abc$45160$new_n147_ i2=$abc$45160$new_n150_ q=$abc$45160$new_n151_
.subckt nand2_x0 i0=IPGR1[6] i1=$abc$45160$new_n114_ nq=$abc$45160$new_n152_
.subckt nand2_x0 i0=IPGR1[5] i1=$abc$45160$new_n110_ nq=$abc$45160$new_n153_
.subckt a2_x2 i0=$abc$45160$new_n153_ i1=$abc$45160$new_n152_ q=$abc$45160$new_n154_
.subckt a2_x2 i0=$abc$45160$new_n116_ i1=NibCnt[1] q=$abc$45160$new_n155_
.subckt nand2_x0 i0=$abc$45160$new_n116_ i1=NibCnt[1] nq=$abc$45160$new_n156_
.subckt a2_x2 i0=$abc$45160$new_n115_ i1=NibCnt[0] q=$abc$45160$new_n157_
.subckt nand2_x0 i0=$abc$45160$new_n115_ i1=NibCnt[0] nq=$abc$45160$new_n158_
.subckt nand2_x0 i0=$abc$45160$new_n119_ i1=NibCnt[6] nq=$abc$45160$new_n159_
.subckt a2_x2 i0=IPGR2[1] i1=$abc$45160$new_n104_ q=$abc$45160$new_n160_
.subckt nand2_x0 i0=IPGR2[1] i1=$abc$45160$new_n104_ nq=$abc$45160$new_n161_
.subckt nand2_x0 i0=IPGR2[6] i1=$abc$45160$new_n114_ nq=$abc$45160$new_n162_
.subckt a2_x2 i0=IPGR2[3] i1=$abc$45160$new_n106_ q=$abc$45160$new_n163_
.subckt nand2_x0 i0=IPGR2[3] i1=$abc$45160$new_n106_ nq=$abc$45160$new_n164_
.subckt a2_x2 i0=IPGR2[2] i1=$abc$45160$new_n108_ q=$abc$45160$new_n165_
.subckt nand2_x0 i0=IPGR2[2] i1=$abc$45160$new_n108_ nq=$abc$45160$new_n166_
.subckt a2_x2 i0=$abc$45160$new_n117_ i1=NibCnt[3] q=$abc$45160$new_n167_
.subckt nand2_x0 i0=$abc$45160$new_n117_ i1=NibCnt[3] nq=$abc$45160$new_n168_
.subckt nxr2_x1 i0=IPGR2[3] i1=NibCnt[3] nq=$abc$45160$new_n169_
.subckt nxr2_x1 i0=IPGR2[2] i1=NibCnt[2] nq=$abc$45160$new_n170_
.subckt a2_x2 i0=$abc$45160$new_n170_ i1=$abc$45160$new_n169_ q=$abc$45160$new_n171_
.subckt nand2_x0 i0=$abc$45160$new_n170_ i1=$abc$45160$new_n169_ nq=$abc$45160$new_n172_
.subckt nand2_x0 i0=IPGR2[5] i1=$abc$45160$new_n110_ nq=$abc$45160$new_n173_
.subckt nand2_x0 i0=IPGR2[4] i1=$abc$45160$new_n112_ nq=$abc$45160$new_n174_
.subckt a2_x2 i0=$abc$45160$new_n118_ i1=NibCnt[5] q=$abc$45160$new_n175_
.subckt nxr2_x1 i0=IPGR2[5] i1=NibCnt[5] nq=$abc$45160$new_n176_
.subckt nxr2_x1 i0=IPGR2[4] i1=NibCnt[4] nq=$abc$45160$new_n177_
.subckt a2_x2 i0=$abc$45160$new_n177_ i1=$abc$45160$new_n176_ q=$abc$45160$new_n178_
.subckt nand2_x0 i0=$abc$45160$new_n177_ i1=$abc$45160$new_n176_ nq=$abc$45160$new_n179_
.subckt a3_x2 i0=$abc$45160$new_n161_ i1=$abc$45160$new_n158_ i2=$abc$45160$new_n156_ q=$abc$45160$new_n180_
.subckt nxr2_x1 i0=IPGR2[6] i1=NibCnt[6] nq=$abc$45160$new_n181_
.subckt ao22_x2 i0=NibCnt[0] i1=$abc$45160$new_n115_ i2=$abc$45160$new_n181_ q=$abc$45160$new_n182_
.subckt a2_x2 i0=$abc$45160$new_n182_ i1=$abc$45160$new_n178_ q=$abc$45160$new_n183_
.subckt nand3_x0 i0=$abc$45160$new_n183_ i1=$abc$45160$new_n180_ i2=$abc$45160$new_n171_ nq=$abc$45160$new_n184_
.subckt a2_x2 i0=CarrierSense i1=StateIPG q=$abc$45160$new_n185_
.subckt ao22_x2 i0=$abc$45160$new_n114_ i1=IPGR1[6] i2=$abc$45160$new_n185_ q=$abc$45160$new_n186_
.subckt nand3_x0 i0=$abc$45160$new_n186_ i1=$abc$45160$new_n184_ i2=$abc$45160$new_n98_ nq=$abc$45160$new_n187_
.subckt oa22_x2 i0=$abc$45160$new_n151_ i1=$abc$45160$new_n154_ i2=$abc$45160$new_n187_ q=$abc$45160$new_n188_
.subckt nor2_x0 i0=RetryMax i1=RandomEq0 nq=$abc$45160$new_n189_
.subckt a4_x2 i0=$abc$45160$new_n128_ i1=ColWindow i2=$abc$45160$new_n127_ i3=$abc$45160$new_n126_ q=$abc$45160$new_n190_
.subckt a2_x2 i0=NibCntEq7 i1=StateJam q=$abc$45160$new_n191_
.subckt nand2_x0 i0=NibCntEq7 i1=StateJam nq=$abc$45160$new_n192_
.subckt ao22_x2 i0=TxUnderRun i1=RandomEqByteCnt i2=StateBackOff q=$abc$45160$new_n193_
.subckt a2_x2 i0=CarrierSense i1=StateIdle q=DeferIndication
.subckt oa22_x2 i0=StateIdle i1=CarrierSense i2=TooBig q=$abc$45160$new_n195_
.subckt nor3_x0 i0=$abc$45160$new_n195_ i1=$abc$45160$new_n193_ i2=StartTxDone nq=$abc$45160$new_n196_
.subckt ao22_x2 i0=$abc$45160$new_n190_ i1=$abc$45160$new_n192_ i2=$abc$45160$new_n196_ q=$abc$45160$new_n197_
.subckt nand2_x0 i0=$abc$45160$new_n197_ i1=$abc$45160$new_n188_ nq=StartDefer
.subckt nand3_x0 i0=$abc$45160$new_n197_ i1=$abc$45160$new_n188_ i2=$abc$45160$auto$ff.cc:693:flip_bits$36957 nq=$abc$45160$new_n199_
.subckt nand2_x0 i0=$abc$45160$new_n199_ i1=$abc$45160$new_n134_ nq=$abc$45160$auto$rtlil.cc:2558:MuxGate$36962
.subckt nand4_x0 i0=$abc$45160$new_n191_ i1=$abc$45160$new_n189_ i2=ColWindow i3=$abc$45160$new_n126_ nq=$abc$45160$new_n201_
.subckt inv_x0 i=$abc$45160$new_n201_ nq=StartBackoff
.subckt o2_x2 i0=StartBackoff i1=StateBackOff q=$abc$45160$new_n203_
.subckt a3_x2 i0=$abc$45160$new_n203_ i1=$abc$45160$new_n197_ i2=$abc$45160$new_n188_ q=$abc$45160$auto$rtlil.cc:2558:MuxGate$36954
.subckt a2_x2 i0=$abc$45160$new_n130_ i1=Pad q=$abc$45160$new_n205_
.subckt a2_x2 i0=TxEndFrm i1=StateData[1] q=$abc$45160$new_n206_
.subckt nand3_x0 i0=$abc$45160$new_n101_ i1=TxEndFrm i2=StateData[1] nq=$abc$45160$new_n207_
.subckt nand3_x0 i0=NibbleMinFl i1=$abc$45160$new_n101_ i2=StatePAD nq=$abc$45160$new_n208_
.subckt ao22_x2 i0=$abc$45160$new_n205_ i1=$abc$45160$new_n207_ i2=$abc$45160$new_n208_ q=$abc$45160$new_n209_
.subckt o2_x2 i0=$abc$45160$new_n209_ i1=$abc$45160$new_n131_ q=$abc$45160$new_n210_
.subckt inv_x0 i=$abc$45160$new_n210_ nq=StartFCS
.subckt ao22_x2 i0=$abc$45160$new_n209_ i1=$abc$45160$new_n131_ i2=$abc$45160$new_n94_ q=$abc$45160$new_n212_
.subckt nor2_x0 i0=UnderRun i1=Collision nq=$abc$45160$new_n213_
.subckt a2_x2 i0=NibCntEq15 i1=StatePreamble q=$abc$45160$new_n214_
.subckt nand2_x0 i0=NibCntEq15 i1=StatePreamble nq=$abc$45160$new_n215_
.subckt nor4_x0 i0=StateData[0] i1=StateData[1] i2=StatePAD i3=StateFCS nq=$abc$45160$new_n216_
.subckt oa22_x2 i0=$abc$45160$new_n216_ i1=$abc$45160$new_n215_ i2=$abc$45160$new_n213_ q=$abc$45160$new_n217_
.subckt inv_x0 i=$abc$45160$new_n217_ nq=StartJam
.subckt nor2_x0 i0=StartJam i1=$abc$45160$new_n212_ nq=$abc$45160$new_n219_
.subckt a3_x2 i0=$abc$45160$new_n219_ i1=$abc$45160$new_n197_ i2=$abc$45160$new_n188_ q=$abc$45160$auto$rtlil.cc:2558:MuxGate$36950
.subckt a4_x2 i0=$abc$45160$new_n206_ i1=$abc$45160$new_n130_ i2=Pad i3=$abc$45160$new_n101_ q=$abc$45160$new_n221_
.subckt ao22_x2 i0=StatePAD i1=$abc$45160$new_n221_ i2=$abc$45160$new_n217_ q=$abc$45160$new_n222_
.subckt a2_x2 i0=$abc$45160$new_n222_ i1=$abc$45160$new_n210_ q=$abc$45160$auto$rtlil.cc:2558:MuxGate$36946
.subckt a2_x2 i0=$abc$45160$new_n114_ i1=IPGT[6] q=$abc$45160$new_n224_
.subckt nand2_x0 i0=$abc$45160$new_n114_ i1=IPGT[6] nq=$abc$45160$new_n225_
.subckt a2_x2 i0=NibCnt[5] i1=$abc$45160$new_n109_ q=$abc$45160$new_n226_
.subckt nand2_x0 i0=NibCnt[5] i1=$abc$45160$new_n109_ nq=$abc$45160$new_n227_
.subckt a2_x2 i0=$abc$45160$new_n108_ i1=IPGT[2] q=$abc$45160$new_n228_
.subckt nand2_x0 i0=$abc$45160$new_n108_ i1=IPGT[2] nq=$abc$45160$new_n229_
.subckt a2_x2 i0=$abc$45160$new_n106_ i1=IPGT[3] q=$abc$45160$new_n230_
.subckt nand2_x0 i0=$abc$45160$new_n106_ i1=IPGT[3] nq=$abc$45160$new_n231_
.subckt nand2_x0 i0=$abc$45160$new_n104_ i1=IPGT[1] nq=$abc$45160$new_n232_
.subckt nand2_x0 i0=$abc$45160$new_n102_ i1=IPGT[0] nq=$abc$45160$new_n233_
.subckt a2_x2 i0=$abc$45160$new_n233_ i1=$abc$45160$new_n232_ q=$abc$45160$new_n234_
.subckt nand2_x0 i0=$abc$45160$new_n233_ i1=$abc$45160$new_n232_ nq=$abc$45160$new_n235_
.subckt nand2_x0 i0=NibCnt[1] i1=$abc$45160$new_n103_ nq=$abc$45160$new_n236_
.subckt nand2_x0 i0=NibCnt[2] i1=$abc$45160$new_n107_ nq=$abc$45160$new_n237_
.subckt a2_x2 i0=NibCnt[4] i1=$abc$45160$new_n111_ q=$abc$45160$new_n238_
.subckt nand2_x0 i0=NibCnt[4] i1=$abc$45160$new_n111_ nq=$abc$45160$new_n239_
.subckt a2_x2 i0=NibCnt[3] i1=$abc$45160$new_n105_ q=$abc$45160$new_n240_
.subckt nand2_x0 i0=NibCnt[3] i1=$abc$45160$new_n105_ nq=$abc$45160$new_n241_
.subckt a3_x2 i0=$abc$45160$new_n241_ i1=$abc$45160$new_n237_ i2=$abc$45160$new_n236_ q=$abc$45160$new_n242_
.subckt nand3_x0 i0=$abc$45160$new_n241_ i1=$abc$45160$new_n237_ i2=$abc$45160$new_n236_ nq=$abc$45160$new_n243_
.subckt ao22_x2 i0=$abc$45160$new_n228_ i1=$abc$45160$new_n230_ i2=$abc$45160$new_n241_ q=$abc$45160$new_n244_
.subckt oa22_x2 i0=$abc$45160$new_n229_ i1=$abc$45160$new_n231_ i2=$abc$45160$new_n240_ q=$abc$45160$new_n245_
.subckt ao22_x2 i0=$abc$45160$new_n234_ i1=$abc$45160$new_n243_ i2=$abc$45160$new_n245_ q=$abc$45160$new_n246_
.subckt oa22_x2 i0=$abc$45160$new_n235_ i1=$abc$45160$new_n242_ i2=$abc$45160$new_n244_ q=$abc$45160$new_n247_
.subckt nand2_x0 i0=$abc$45160$new_n110_ i1=IPGT[5] nq=$abc$45160$new_n248_
.subckt nand2_x0 i0=$abc$45160$new_n112_ i1=IPGT[4] nq=$abc$45160$new_n249_
.subckt a2_x2 i0=$abc$45160$new_n249_ i1=$abc$45160$new_n248_ q=$abc$45160$new_n250_
.subckt nand2_x0 i0=$abc$45160$new_n249_ i1=$abc$45160$new_n248_ nq=$abc$45160$new_n251_
.subckt ao22_x2 i0=$abc$45160$new_n238_ i1=$abc$45160$new_n246_ i2=$abc$45160$new_n250_ q=$abc$45160$new_n252_
.subckt oa22_x2 i0=$abc$45160$new_n239_ i1=$abc$45160$new_n247_ i2=$abc$45160$new_n251_ q=$abc$45160$new_n253_
.subckt ao22_x2 i0=$abc$45160$new_n252_ i1=$abc$45160$new_n226_ i2=$abc$45160$new_n225_ q=$abc$45160$new_n254_
.subckt oa22_x2 i0=$abc$45160$new_n253_ i1=$abc$45160$new_n227_ i2=$abc$45160$new_n224_ q=$abc$45160$new_n255_
.subckt ao22_x2 i0=$abc$45160$new_n114_ i1=IPGT[6] i2=Rule1 q=$abc$45160$new_n256_
.subckt oa22_x2 i0=NibCnt[6] i1=$abc$45160$new_n113_ i2=$abc$45160$new_n98_ q=$abc$45160$new_n257_
.subckt ao22_x2 i0=$abc$45160$new_n155_ i1=$abc$45160$new_n157_ i2=$abc$45160$new_n161_ q=$abc$45160$new_n258_
.subckt oa22_x2 i0=$abc$45160$new_n156_ i1=$abc$45160$new_n158_ i2=$abc$45160$new_n160_ q=$abc$45160$new_n259_
.subckt ao22_x2 i0=$abc$45160$new_n163_ i1=$abc$45160$new_n165_ i2=$abc$45160$new_n168_ q=$abc$45160$new_n260_
.subckt oa22_x2 i0=$abc$45160$new_n164_ i1=$abc$45160$new_n166_ i2=$abc$45160$new_n167_ q=$abc$45160$new_n261_
.subckt ao22_x2 i0=$abc$45160$new_n172_ i1=$abc$45160$new_n258_ i2=$abc$45160$new_n261_ q=$abc$45160$new_n262_
.subckt oa22_x2 i0=$abc$45160$new_n171_ i1=$abc$45160$new_n259_ i2=$abc$45160$new_n260_ q=$abc$45160$new_n263_
.subckt oa22_x2 i0=$abc$45160$new_n173_ i1=$abc$45160$new_n174_ i2=$abc$45160$new_n175_ q=$abc$45160$new_n264_
.subckt a2_x2 i0=$abc$45160$new_n264_ i1=$abc$45160$new_n162_ q=$abc$45160$new_n265_
.subckt nand2_x0 i0=$abc$45160$new_n264_ i1=$abc$45160$new_n162_ nq=$abc$45160$new_n266_
.subckt ao22_x2 i0=$abc$45160$new_n179_ i1=$abc$45160$new_n262_ i2=$abc$45160$new_n265_ q=$abc$45160$new_n267_
.subckt oa22_x2 i0=$abc$45160$new_n178_ i1=$abc$45160$new_n263_ i2=$abc$45160$new_n266_ q=$abc$45160$new_n268_
.subckt a3_x2 i0=$abc$45160$new_n184_ i1=$abc$45160$new_n159_ i2=$abc$45160$new_n98_ q=$abc$45160$new_n269_
.subckt nand3_x0 i0=$abc$45160$new_n184_ i1=$abc$45160$new_n159_ i2=$abc$45160$new_n98_ nq=$abc$45160$new_n270_
.subckt ao22_x2 i0=$abc$45160$new_n270_ i1=$abc$45160$new_n267_ i2=StateIPG q=$abc$45160$new_n271_
.subckt oa22_x2 i0=$abc$45160$new_n269_ i1=$abc$45160$new_n268_ i2=$abc$45160$new_n95_ q=$abc$45160$new_n272_
.subckt ao22_x2 i0=$abc$45160$new_n254_ i1=$abc$45160$new_n257_ i2=$abc$45160$new_n271_ q=$abc$45160$new_n273_
.subckt oa22_x2 i0=$abc$45160$new_n255_ i1=$abc$45160$new_n256_ i2=$abc$45160$new_n272_ q=$abc$45160$new_n274_
.subckt nand2_x0 i0=$abc$45160$new_n134_ i1=$abc$45160$new_n95_ nq=$abc$45160$new_n275_
.subckt a3_x2 i0=$abc$45160$new_n275_ i1=$abc$45160$new_n197_ i2=$abc$45160$new_n188_ q=$abc$45160$new_n276_
.subckt a2_x2 i0=$abc$45160$new_n276_ i1=$abc$45160$new_n274_ q=$abc$45160$auto$rtlil.cc:2558:MuxGate$36942
.subckt nand2_x0 i0=$abc$45160$new_n217_ i1=$abc$45160$new_n96_ nq=$abc$45160$new_n278_
.subckt a2_x2 i0=$abc$45160$new_n278_ i1=$abc$45160$new_n201_ q=$abc$45160$new_n279_
.subckt a3_x2 i0=$abc$45160$new_n279_ i1=$abc$45160$new_n197_ i2=$abc$45160$new_n188_ q=$abc$45160$auto$rtlil.cc:2558:MuxGate$36938
.subckt nand2_x0 i0=TxStartFrm i1=StateIdle nq=$abc$45160$new_n281_
.subckt nand3_x0 i0=TxStartFrm i1=$abc$45160$new_n99_ i2=StateIdle nq=$abc$45160$new_n282_
.subckt inv_x0 i=$abc$45160$new_n282_ nq=StartPreamble
.subckt a3_x2 i0=$abc$45160$new_n282_ i1=$abc$45160$new_n197_ i2=$abc$45160$new_n188_ q=$abc$45160$new_n284_
.subckt ao22_x2 i0=StateIdle i1=$abc$45160$new_n273_ i2=$abc$45160$new_n284_ q=$abc$45160$auto$rtlil.cc:2558:MuxGate$36932
.subckt ao22_x2 i0=$abc$45160$new_n281_ i1=CarrierSense i2=$abc$45160$new_n97_ q=$abc$45160$new_n286_
.subckt oa22_x2 i0=StateData[1] i1=$abc$45160$new_n100_ i2=$abc$45160$new_n214_ q=$abc$45160$new_n287_
.subckt a2_x2 i0=$abc$45160$new_n214_ i1=$abc$45160$new_n101_ q=$abc$45160$new_n288_
.subckt a3_x2 i0=$abc$45160$new_n101_ i1=$abc$45160$new_n100_ i2=StateData[1] q=$abc$45160$new_n289_
.subckt a2_x2 i0=$abc$45160$new_n287_ i1=$abc$45160$new_n101_ q=StartData[0]
.subckt nor4_x0 i0=$abc$45160$new_n289_ i1=$abc$45160$new_n288_ i2=$abc$45160$new_n286_ i3=StartJam nq=$abc$45160$auto$rtlil.cc:2558:MuxGate$36928
.subckt o3_x2 i0=FullD i1=Rule1 i2=StatePreamble q=$abc$45160$new_n292_
.subckt nor2_x0 i0=StateIdle i1=StateBackOff nq=$abc$45160$new_n293_
.subckt a2_x2 i0=$abc$45160$new_n293_ i1=$abc$45160$new_n292_ q=$abc$45160$auto$rtlil.cc:2558:MuxGate$36920
.subckt a4_x2 i0=$abc$45160$new_n132_ i1=$abc$45160$new_n129_ i2=StateData[0] i3=$abc$45160$new_n101_ q=StartData[1]
.subckt inv_x0 i=Reset nq=$abc$45160$auto$rtlil.cc:2549:NotGate$36924
.subckt inv_x0 i=Reset nq=$abc$45160$auto$rtlil.cc:2549:NotGate$36926
.subckt inv_x0 i=Reset nq=$abc$45160$auto$rtlil.cc:2549:NotGate$36930
.subckt inv_x0 i=Reset nq=$abc$45160$auto$rtlil.cc:2549:NotGate$36934
.subckt inv_x0 i=Reset nq=$abc$45160$auto$rtlil.cc:2549:NotGate$36936
.subckt inv_x0 i=Reset nq=$abc$45160$auto$rtlil.cc:2549:NotGate$36940
.subckt inv_x0 i=Reset nq=$abc$45160$auto$rtlil.cc:2549:NotGate$36944
.subckt inv_x0 i=Reset nq=$abc$45160$auto$rtlil.cc:2549:NotGate$36948
.subckt inv_x0 i=Reset nq=$abc$45160$auto$rtlil.cc:2549:NotGate$36952
.subckt inv_x0 i=Reset nq=$abc$45160$auto$rtlil.cc:2549:NotGate$36956
.subckt inv_x0 i=Reset nq=$abc$45160$auto$rtlil.cc:2549:NotGate$36964
.subckt sff1r_x4 ck=MTxClk i=$abc$45160$auto$rtlil.cc:2558:MuxGate$36920 nrst=$abc$45160$auto$rtlil.cc:2549:NotGate$36922 q=Rule1
.subckt sff1r_x4 ck=MTxClk i=StartData[0] nrst=$abc$45160$auto$rtlil.cc:2549:NotGate$36924 q=StateData[0]
.subckt sff1r_x4 ck=MTxClk i=StartData[1] nrst=$abc$45160$auto$rtlil.cc:2549:NotGate$36926 q=StateData[1]
.subckt sff1r_x4 ck=MTxClk i=$abc$45160$auto$rtlil.cc:2558:MuxGate$36928 nrst=$abc$45160$auto$rtlil.cc:2549:NotGate$36930 q=StatePreamble
.subckt sff1r_x4 ck=MTxClk i=$abc$45160$auto$rtlil.cc:2558:MuxGate$36932 nrst=$abc$45160$auto$rtlil.cc:2549:NotGate$36934 q=StateIdle
.subckt sff1r_x4 ck=MTxClk i=StateJam nrst=$abc$45160$auto$rtlil.cc:2549:NotGate$36936 q=StateJam_q
.subckt sff1r_x4 ck=MTxClk i=$abc$45160$auto$rtlil.cc:2558:MuxGate$36938 nrst=$abc$45160$auto$rtlil.cc:2549:NotGate$36940 q=StateJam
.subckt sff1r_x4 ck=MTxClk i=$abc$45160$auto$rtlil.cc:2558:MuxGate$36942 nrst=$abc$45160$auto$rtlil.cc:2549:NotGate$36944 q=StateIPG
.subckt sff1r_x4 ck=MTxClk i=$abc$45160$auto$rtlil.cc:2558:MuxGate$36946 nrst=$abc$45160$auto$rtlil.cc:2549:NotGate$36948 q=StatePAD
.subckt sff1r_x4 ck=MTxClk i=$abc$45160$auto$rtlil.cc:2558:MuxGate$36950 nrst=$abc$45160$auto$rtlil.cc:2549:NotGate$36952 q=StateFCS
.subckt sff1r_x4 ck=MTxClk i=$abc$45160$auto$rtlil.cc:2558:MuxGate$36954 nrst=$abc$45160$auto$rtlil.cc:2549:NotGate$36956 q=StateBackOff
.subckt sff1r_x4 ck=MTxClk i=$abc$45160$auto$rtlil.cc:2558:MuxGate$36962 nrst=$abc$45160$auto$rtlil.cc:2549:NotGate$36964 q=$abc$45160$auto$ff.cc:693:flip_bits$36957
.end
