# DMA configuration and behavior

**Source**: Page 73, Chunk 321  
**Category**: DMA configuration and behavior  
**Chunk Index**: 321

---

Table 109. Source and destination address registers in double-buffer mode (DBM = 1). . . . . . . . . . 645
Table 110. Packing/unpacking and endian behavior (bit PINC = MINC = 1) . . . . . . . . . . . . . . . . . . . 646
Table 111. Restriction on NDT versus PSIZE and MSIZE . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 646

---

**AI Reasoning**: The content chunk includes tables related to DMA (Direct Memory Access) configurations, specifically addressing and behavior in different modes. This fits well under 'specifications' as it details specific technical configurations and behaviors of the DMA feature in the microcontroller. The filename reflects the essence of the content, focusing on DMA address and behavior tables.
