Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.3 (win64) Build 1682563 Mon Oct 10 19:07:27 MDT 2016
| Date         : Mon Dec 26 22:25:35 2016
| Host         : DESKTOP-3Q2SFCD running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file CLOCK_control_sets_placed.rpt
| Design       : CLOCK
| Device       : xc7a35ti
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    25 |
| Unused register locations in slices containing registers |    87 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              24 |           14 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              29 |           10 |
| Yes          | No                    | No                     |             100 |           26 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              24 |            7 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------+---------------------+---------------------+------------------+----------------+
|   Clock Signal  |    Enable Signal    |   Set/Reset Signal  | Slice Load Count | Bel Load Count |
+-----------------+---------------------+---------------------+------------------+----------------+
|  cnt_reg[4][15] |                     |                     |                1 |              1 |
|  watch_plus     |                     |                     |                1 |              1 |
|  cnt_reg[0][15] |                     |                     |                1 |              3 |
|  h_plus         |                     |                     |                2 |              4 |
|  h_plus         | h_1[3]_i_2_n_0      | h_1[3]_i_1_n_0      |                1 |              4 |
|  m_plus         | m_1                 |                     |                1 |              4 |
|  one_reg[0]__0  | s_1[3]_i_1_n_0      |                     |                1 |              4 |
|  watch_plus_    | watch_m1            | cnt_reg[3][15]      |                2 |              4 |
|  watch_plus_    | watch_m0            | cnt_reg[3][15]      |                1 |              4 |
|  watch_plus     | one_min6_out        | cnt_reg[3][15]      |                1 |              4 |
|  watch_plus     | watch_s1            | cnt_reg[3][15]      |                1 |              4 |
|  cnt_reg[2][15] | alarm_h0            |                     |                1 |              4 |
|  cnt_reg[2][15] | alarm_h1            | alarm_h1[3]_i_1_n_0 |                1 |              4 |
|  cnt_reg[2][15] | alarm_m0[3]_i_1_n_0 |                     |                2 |              4 |
|  cnt_reg[2][15] | alarm_m1            |                     |                1 |              4 |
|  clk_IBUF_BUFG  |                     |                     |                4 |              5 |
|  m_plus         |                     |                     |                2 |              5 |
|  one_reg[0]__0  |                     |                     |                3 |              5 |
|  clk_IBUF_BUFG  |                     | clkdiv[23]_i_1_n_0  |                2 |             11 |
|  clk_IBUF_BUFG  | cnt[0][0]_i_1_n_0   |                     |                4 |             16 |
|  clk_IBUF_BUFG  | cnt[1][0]_i_1_n_0   |                     |                4 |             16 |
|  clk_IBUF_BUFG  | cnt[2][0]_i_1_n_0   |                     |                4 |             16 |
|  clk_IBUF_BUFG  | cnt[3][0]_i_1_n_0   |                     |                4 |             16 |
|  clk_IBUF_BUFG  | cnt[4][0]_i_1_n_0   |                     |                4 |             16 |
|  clk_IBUF_BUFG  |                     | clkdiv[30]_i_1_n_0  |                8 |             18 |
+-----------------+---------------------+---------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     2 |
| 3      |                     1 |
| 4      |                    12 |
| 5      |                     3 |
| 11     |                     1 |
| 16+    |                     6 |
+--------+-----------------------+


