verilog work "comp1.v"
