Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Tue Jan  9 18:27:13 2024
| Host         : K4des running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_level_projet_timing_summary_routed.rpt -pb top_level_projet_timing_summary_routed.pb -rpx top_level_projet_timing_summary_routed.rpx -warn_on_violation
| Design       : top_level_projet
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
TIMING-18  Warning   Missing input or output delay   26          
TIMING-20  Warning   Non-clocked latch               38          
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (570)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (46)
5. checking no_input_delay (5)
6. checking no_output_delay (21)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (570)
--------------------------
 There are 14 register/latch pins with no clock driven by root clock pin: Control_servo/ce/s_count_val_2000k_reg[0]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: Control_servo/ce/s_count_val_2000k_reg[10]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: Control_servo/ce/s_count_val_2000k_reg[11]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: Control_servo/ce/s_count_val_2000k_reg[12]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: Control_servo/ce/s_count_val_2000k_reg[13]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: Control_servo/ce/s_count_val_2000k_reg[14]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: Control_servo/ce/s_count_val_2000k_reg[15]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: Control_servo/ce/s_count_val_2000k_reg[16]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: Control_servo/ce/s_count_val_2000k_reg[17]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: Control_servo/ce/s_count_val_2000k_reg[18]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: Control_servo/ce/s_count_val_2000k_reg[19]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: Control_servo/ce/s_count_val_2000k_reg[1]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: Control_servo/ce/s_count_val_2000k_reg[20]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: Control_servo/ce/s_count_val_2000k_reg[21]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: Control_servo/ce/s_count_val_2000k_reg[22]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: Control_servo/ce/s_count_val_2000k_reg[2]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: Control_servo/ce/s_count_val_2000k_reg[3]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: Control_servo/ce/s_count_val_2000k_reg[4]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: Control_servo/ce/s_count_val_2000k_reg[5]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: Control_servo/ce/s_count_val_2000k_reg[6]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: Control_servo/ce/s_count_val_2000k_reg[7]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: Control_servo/ce/s_count_val_2000k_reg[8]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: Control_servo/ce/s_count_val_2000k_reg[9]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Control_servo/ceunhz/s_count_val_1M_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Control_servo/ceunhz/s_count_val_1M_reg[10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Control_servo/ceunhz/s_count_val_1M_reg[11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Control_servo/ceunhz/s_count_val_1M_reg[12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Control_servo/ceunhz/s_count_val_1M_reg[13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Control_servo/ceunhz/s_count_val_1M_reg[14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Control_servo/ceunhz/s_count_val_1M_reg[15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Control_servo/ceunhz/s_count_val_1M_reg[16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Control_servo/ceunhz/s_count_val_1M_reg[17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Control_servo/ceunhz/s_count_val_1M_reg[18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Control_servo/ceunhz/s_count_val_1M_reg[19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Control_servo/ceunhz/s_count_val_1M_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Control_servo/ceunhz/s_count_val_1M_reg[20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Control_servo/ceunhz/s_count_val_1M_reg[21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Control_servo/ceunhz/s_count_val_1M_reg[22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Control_servo/ceunhz/s_count_val_1M_reg[23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Control_servo/ceunhz/s_count_val_1M_reg[24]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Control_servo/ceunhz/s_count_val_1M_reg[25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Control_servo/ceunhz/s_count_val_1M_reg[26]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Control_servo/ceunhz/s_count_val_1M_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Control_servo/ceunhz/s_count_val_1M_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Control_servo/ceunhz/s_count_val_1M_reg[4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Control_servo/ceunhz/s_count_val_1M_reg[5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Control_servo/ceunhz/s_count_val_1M_reg[6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Control_servo/ceunhz/s_count_val_1M_reg[7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Control_servo/ceunhz/s_count_val_1M_reg[8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Control_servo/ceunhz/s_count_val_1M_reg[9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: FSM1/FSM_sequential_curent_state_reg[0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: FSM1/FSM_sequential_curent_state_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (46)
-------------------------------------------------
 There are 46 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (21)
--------------------------------
 There are 21 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.392        0.000                      0                  652        0.125        0.000                      0                  652        4.020        0.000                       0                   347  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.392        0.000                      0                  652        0.125        0.000                      0                  652        4.020        0.000                       0                   347  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.392ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.125ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.392ns  (required time - arrival time)
  Source:                 Control_servo/ce/s_count_val_2000k_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Control_servo/largeur/s_count_val_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.644ns  (logic 2.139ns (37.896%)  route 3.505ns (62.104%))
  Logic Levels:           9  (CARRY4=5 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.223ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.620     5.223    Control_servo/ce/clk_IBUF_BUFG
    SLICE_X53Y85         FDCE                                         r  Control_servo/ce/s_count_val_2000k_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y85         FDCE (Prop_fdce_C_Q)         0.456     5.679 f  Control_servo/ce/s_count_val_2000k_reg[18]/Q
                         net (fo=2, routed)           0.841     6.520    Control_servo/ce/s_count_val_2000k[18]
    SLICE_X53Y82         LUT4 (Prop_lut4_I2_O)        0.124     6.644 r  Control_servo/ce/data_save_reg[17]_i_9/O
                         net (fo=1, routed)           0.641     7.285    Control_servo/ce/data_save_reg[17]_i_9_n_0
    SLICE_X53Y83         LUT6 (Prop_lut6_I2_O)        0.124     7.409 r  Control_servo/ce/data_save_reg[17]_i_6/O
                         net (fo=1, routed)           0.571     7.980    Control_servo/ce/data_save_reg[17]_i_6_n_0
    SLICE_X53Y82         LUT6 (Prop_lut6_I5_O)        0.124     8.104 f  Control_servo/ce/data_save_reg[17]_i_4/O
                         net (fo=46, routed)          1.452     9.556    Control_servo/largeur/sortie_reg_1
    SLICE_X58Y81         LUT2 (Prop_lut2_I1_O)        0.124     9.680 r  Control_servo/largeur/s_count_val[0]_i_7/O
                         net (fo=1, routed)           0.000     9.680    Control_servo/largeur/s_count_val[0]_i_7_n_0
    SLICE_X58Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.193 r  Control_servo/largeur/s_count_val_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.193    Control_servo/largeur/s_count_val_reg[0]_i_2_n_0
    SLICE_X58Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.310 r  Control_servo/largeur/s_count_val_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.310    Control_servo/largeur/s_count_val_reg[4]_i_1_n_0
    SLICE_X58Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.427 r  Control_servo/largeur/s_count_val_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.427    Control_servo/largeur/s_count_val_reg[8]_i_1_n_0
    SLICE_X58Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.544 r  Control_servo/largeur/s_count_val_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.544    Control_servo/largeur/s_count_val_reg[12]_i_1_n_0
    SLICE_X58Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.867 r  Control_servo/largeur/s_count_val_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.867    Control_servo/largeur/s_count_val_reg[16]_i_1_n_6
    SLICE_X58Y85         FDCE                                         r  Control_servo/largeur/s_count_val_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.504    14.927    Control_servo/largeur/clk_IBUF_BUFG
    SLICE_X58Y85         FDCE                                         r  Control_servo/largeur/s_count_val_reg[17]/C
                         clock pessimism              0.259    15.186    
                         clock uncertainty           -0.035    15.150    
    SLICE_X58Y85         FDCE (Setup_fdce_C_D)        0.109    15.259    Control_servo/largeur/s_count_val_reg[17]
  -------------------------------------------------------------------
                         required time                         15.259    
                         arrival time                         -10.867    
  -------------------------------------------------------------------
                         slack                                  4.392    

Slack (MET) :             4.496ns  (required time - arrival time)
  Source:                 Control_servo/ce/s_count_val_2000k_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Control_servo/largeur/s_count_val_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.540ns  (logic 2.035ns (36.730%)  route 3.505ns (63.270%))
  Logic Levels:           9  (CARRY4=5 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.223ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.620     5.223    Control_servo/ce/clk_IBUF_BUFG
    SLICE_X53Y85         FDCE                                         r  Control_servo/ce/s_count_val_2000k_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y85         FDCE (Prop_fdce_C_Q)         0.456     5.679 f  Control_servo/ce/s_count_val_2000k_reg[18]/Q
                         net (fo=2, routed)           0.841     6.520    Control_servo/ce/s_count_val_2000k[18]
    SLICE_X53Y82         LUT4 (Prop_lut4_I2_O)        0.124     6.644 r  Control_servo/ce/data_save_reg[17]_i_9/O
                         net (fo=1, routed)           0.641     7.285    Control_servo/ce/data_save_reg[17]_i_9_n_0
    SLICE_X53Y83         LUT6 (Prop_lut6_I2_O)        0.124     7.409 r  Control_servo/ce/data_save_reg[17]_i_6/O
                         net (fo=1, routed)           0.571     7.980    Control_servo/ce/data_save_reg[17]_i_6_n_0
    SLICE_X53Y82         LUT6 (Prop_lut6_I5_O)        0.124     8.104 f  Control_servo/ce/data_save_reg[17]_i_4/O
                         net (fo=46, routed)          1.452     9.556    Control_servo/largeur/sortie_reg_1
    SLICE_X58Y81         LUT2 (Prop_lut2_I1_O)        0.124     9.680 r  Control_servo/largeur/s_count_val[0]_i_7/O
                         net (fo=1, routed)           0.000     9.680    Control_servo/largeur/s_count_val[0]_i_7_n_0
    SLICE_X58Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.193 r  Control_servo/largeur/s_count_val_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.193    Control_servo/largeur/s_count_val_reg[0]_i_2_n_0
    SLICE_X58Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.310 r  Control_servo/largeur/s_count_val_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.310    Control_servo/largeur/s_count_val_reg[4]_i_1_n_0
    SLICE_X58Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.427 r  Control_servo/largeur/s_count_val_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.427    Control_servo/largeur/s_count_val_reg[8]_i_1_n_0
    SLICE_X58Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.544 r  Control_servo/largeur/s_count_val_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.544    Control_servo/largeur/s_count_val_reg[12]_i_1_n_0
    SLICE_X58Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.763 r  Control_servo/largeur/s_count_val_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.763    Control_servo/largeur/s_count_val_reg[16]_i_1_n_7
    SLICE_X58Y85         FDCE                                         r  Control_servo/largeur/s_count_val_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.504    14.927    Control_servo/largeur/clk_IBUF_BUFG
    SLICE_X58Y85         FDCE                                         r  Control_servo/largeur/s_count_val_reg[16]/C
                         clock pessimism              0.259    15.186    
                         clock uncertainty           -0.035    15.150    
    SLICE_X58Y85         FDCE (Setup_fdce_C_D)        0.109    15.259    Control_servo/largeur/s_count_val_reg[16]
  -------------------------------------------------------------------
                         required time                         15.259    
                         arrival time                         -10.763    
  -------------------------------------------------------------------
                         slack                                  4.496    

Slack (MET) :             4.508ns  (required time - arrival time)
  Source:                 Control_servo/ce/s_count_val_2000k_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Control_servo/largeur/s_count_val_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.527ns  (logic 2.022ns (36.581%)  route 3.505ns (63.419%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 14.926 - 10.000 ) 
    Source Clock Delay      (SCD):    5.223ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.620     5.223    Control_servo/ce/clk_IBUF_BUFG
    SLICE_X53Y85         FDCE                                         r  Control_servo/ce/s_count_val_2000k_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y85         FDCE (Prop_fdce_C_Q)         0.456     5.679 f  Control_servo/ce/s_count_val_2000k_reg[18]/Q
                         net (fo=2, routed)           0.841     6.520    Control_servo/ce/s_count_val_2000k[18]
    SLICE_X53Y82         LUT4 (Prop_lut4_I2_O)        0.124     6.644 r  Control_servo/ce/data_save_reg[17]_i_9/O
                         net (fo=1, routed)           0.641     7.285    Control_servo/ce/data_save_reg[17]_i_9_n_0
    SLICE_X53Y83         LUT6 (Prop_lut6_I2_O)        0.124     7.409 r  Control_servo/ce/data_save_reg[17]_i_6/O
                         net (fo=1, routed)           0.571     7.980    Control_servo/ce/data_save_reg[17]_i_6_n_0
    SLICE_X53Y82         LUT6 (Prop_lut6_I5_O)        0.124     8.104 f  Control_servo/ce/data_save_reg[17]_i_4/O
                         net (fo=46, routed)          1.452     9.556    Control_servo/largeur/sortie_reg_1
    SLICE_X58Y81         LUT2 (Prop_lut2_I1_O)        0.124     9.680 r  Control_servo/largeur/s_count_val[0]_i_7/O
                         net (fo=1, routed)           0.000     9.680    Control_servo/largeur/s_count_val[0]_i_7_n_0
    SLICE_X58Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.193 r  Control_servo/largeur/s_count_val_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.193    Control_servo/largeur/s_count_val_reg[0]_i_2_n_0
    SLICE_X58Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.310 r  Control_servo/largeur/s_count_val_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.310    Control_servo/largeur/s_count_val_reg[4]_i_1_n_0
    SLICE_X58Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.427 r  Control_servo/largeur/s_count_val_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.427    Control_servo/largeur/s_count_val_reg[8]_i_1_n_0
    SLICE_X58Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.750 r  Control_servo/largeur/s_count_val_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.750    Control_servo/largeur/s_count_val_reg[12]_i_1_n_6
    SLICE_X58Y84         FDCE                                         r  Control_servo/largeur/s_count_val_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.503    14.926    Control_servo/largeur/clk_IBUF_BUFG
    SLICE_X58Y84         FDCE                                         r  Control_servo/largeur/s_count_val_reg[13]/C
                         clock pessimism              0.259    15.185    
                         clock uncertainty           -0.035    15.149    
    SLICE_X58Y84         FDCE (Setup_fdce_C_D)        0.109    15.258    Control_servo/largeur/s_count_val_reg[13]
  -------------------------------------------------------------------
                         required time                         15.258    
                         arrival time                         -10.750    
  -------------------------------------------------------------------
                         slack                                  4.508    

Slack (MET) :             4.516ns  (required time - arrival time)
  Source:                 Control_servo/ce/s_count_val_2000k_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Control_servo/largeur/s_count_val_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.519ns  (logic 2.014ns (36.489%)  route 3.505ns (63.511%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 14.926 - 10.000 ) 
    Source Clock Delay      (SCD):    5.223ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.620     5.223    Control_servo/ce/clk_IBUF_BUFG
    SLICE_X53Y85         FDCE                                         r  Control_servo/ce/s_count_val_2000k_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y85         FDCE (Prop_fdce_C_Q)         0.456     5.679 f  Control_servo/ce/s_count_val_2000k_reg[18]/Q
                         net (fo=2, routed)           0.841     6.520    Control_servo/ce/s_count_val_2000k[18]
    SLICE_X53Y82         LUT4 (Prop_lut4_I2_O)        0.124     6.644 r  Control_servo/ce/data_save_reg[17]_i_9/O
                         net (fo=1, routed)           0.641     7.285    Control_servo/ce/data_save_reg[17]_i_9_n_0
    SLICE_X53Y83         LUT6 (Prop_lut6_I2_O)        0.124     7.409 r  Control_servo/ce/data_save_reg[17]_i_6/O
                         net (fo=1, routed)           0.571     7.980    Control_servo/ce/data_save_reg[17]_i_6_n_0
    SLICE_X53Y82         LUT6 (Prop_lut6_I5_O)        0.124     8.104 f  Control_servo/ce/data_save_reg[17]_i_4/O
                         net (fo=46, routed)          1.452     9.556    Control_servo/largeur/sortie_reg_1
    SLICE_X58Y81         LUT2 (Prop_lut2_I1_O)        0.124     9.680 r  Control_servo/largeur/s_count_val[0]_i_7/O
                         net (fo=1, routed)           0.000     9.680    Control_servo/largeur/s_count_val[0]_i_7_n_0
    SLICE_X58Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.193 r  Control_servo/largeur/s_count_val_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.193    Control_servo/largeur/s_count_val_reg[0]_i_2_n_0
    SLICE_X58Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.310 r  Control_servo/largeur/s_count_val_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.310    Control_servo/largeur/s_count_val_reg[4]_i_1_n_0
    SLICE_X58Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.427 r  Control_servo/largeur/s_count_val_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.427    Control_servo/largeur/s_count_val_reg[8]_i_1_n_0
    SLICE_X58Y84         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.742 r  Control_servo/largeur/s_count_val_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.742    Control_servo/largeur/s_count_val_reg[12]_i_1_n_4
    SLICE_X58Y84         FDCE                                         r  Control_servo/largeur/s_count_val_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.503    14.926    Control_servo/largeur/clk_IBUF_BUFG
    SLICE_X58Y84         FDCE                                         r  Control_servo/largeur/s_count_val_reg[15]/C
                         clock pessimism              0.259    15.185    
                         clock uncertainty           -0.035    15.149    
    SLICE_X58Y84         FDCE (Setup_fdce_C_D)        0.109    15.258    Control_servo/largeur/s_count_val_reg[15]
  -------------------------------------------------------------------
                         required time                         15.258    
                         arrival time                         -10.742    
  -------------------------------------------------------------------
                         slack                                  4.516    

Slack (MET) :             4.592ns  (required time - arrival time)
  Source:                 Control_servo/ce/s_count_val_2000k_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Control_servo/largeur/s_count_val_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.443ns  (logic 1.938ns (35.603%)  route 3.505ns (64.397%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 14.926 - 10.000 ) 
    Source Clock Delay      (SCD):    5.223ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.620     5.223    Control_servo/ce/clk_IBUF_BUFG
    SLICE_X53Y85         FDCE                                         r  Control_servo/ce/s_count_val_2000k_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y85         FDCE (Prop_fdce_C_Q)         0.456     5.679 f  Control_servo/ce/s_count_val_2000k_reg[18]/Q
                         net (fo=2, routed)           0.841     6.520    Control_servo/ce/s_count_val_2000k[18]
    SLICE_X53Y82         LUT4 (Prop_lut4_I2_O)        0.124     6.644 r  Control_servo/ce/data_save_reg[17]_i_9/O
                         net (fo=1, routed)           0.641     7.285    Control_servo/ce/data_save_reg[17]_i_9_n_0
    SLICE_X53Y83         LUT6 (Prop_lut6_I2_O)        0.124     7.409 r  Control_servo/ce/data_save_reg[17]_i_6/O
                         net (fo=1, routed)           0.571     7.980    Control_servo/ce/data_save_reg[17]_i_6_n_0
    SLICE_X53Y82         LUT6 (Prop_lut6_I5_O)        0.124     8.104 f  Control_servo/ce/data_save_reg[17]_i_4/O
                         net (fo=46, routed)          1.452     9.556    Control_servo/largeur/sortie_reg_1
    SLICE_X58Y81         LUT2 (Prop_lut2_I1_O)        0.124     9.680 r  Control_servo/largeur/s_count_val[0]_i_7/O
                         net (fo=1, routed)           0.000     9.680    Control_servo/largeur/s_count_val[0]_i_7_n_0
    SLICE_X58Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.193 r  Control_servo/largeur/s_count_val_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.193    Control_servo/largeur/s_count_val_reg[0]_i_2_n_0
    SLICE_X58Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.310 r  Control_servo/largeur/s_count_val_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.310    Control_servo/largeur/s_count_val_reg[4]_i_1_n_0
    SLICE_X58Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.427 r  Control_servo/largeur/s_count_val_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.427    Control_servo/largeur/s_count_val_reg[8]_i_1_n_0
    SLICE_X58Y84         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.666 r  Control_servo/largeur/s_count_val_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.666    Control_servo/largeur/s_count_val_reg[12]_i_1_n_5
    SLICE_X58Y84         FDCE                                         r  Control_servo/largeur/s_count_val_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.503    14.926    Control_servo/largeur/clk_IBUF_BUFG
    SLICE_X58Y84         FDCE                                         r  Control_servo/largeur/s_count_val_reg[14]/C
                         clock pessimism              0.259    15.185    
                         clock uncertainty           -0.035    15.149    
    SLICE_X58Y84         FDCE (Setup_fdce_C_D)        0.109    15.258    Control_servo/largeur/s_count_val_reg[14]
  -------------------------------------------------------------------
                         required time                         15.258    
                         arrival time                         -10.666    
  -------------------------------------------------------------------
                         slack                                  4.592    

Slack (MET) :             4.612ns  (required time - arrival time)
  Source:                 Control_servo/ce/s_count_val_2000k_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Control_servo/largeur/s_count_val_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.423ns  (logic 1.918ns (35.365%)  route 3.505ns (64.635%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 14.926 - 10.000 ) 
    Source Clock Delay      (SCD):    5.223ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.620     5.223    Control_servo/ce/clk_IBUF_BUFG
    SLICE_X53Y85         FDCE                                         r  Control_servo/ce/s_count_val_2000k_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y85         FDCE (Prop_fdce_C_Q)         0.456     5.679 f  Control_servo/ce/s_count_val_2000k_reg[18]/Q
                         net (fo=2, routed)           0.841     6.520    Control_servo/ce/s_count_val_2000k[18]
    SLICE_X53Y82         LUT4 (Prop_lut4_I2_O)        0.124     6.644 r  Control_servo/ce/data_save_reg[17]_i_9/O
                         net (fo=1, routed)           0.641     7.285    Control_servo/ce/data_save_reg[17]_i_9_n_0
    SLICE_X53Y83         LUT6 (Prop_lut6_I2_O)        0.124     7.409 r  Control_servo/ce/data_save_reg[17]_i_6/O
                         net (fo=1, routed)           0.571     7.980    Control_servo/ce/data_save_reg[17]_i_6_n_0
    SLICE_X53Y82         LUT6 (Prop_lut6_I5_O)        0.124     8.104 f  Control_servo/ce/data_save_reg[17]_i_4/O
                         net (fo=46, routed)          1.452     9.556    Control_servo/largeur/sortie_reg_1
    SLICE_X58Y81         LUT2 (Prop_lut2_I1_O)        0.124     9.680 r  Control_servo/largeur/s_count_val[0]_i_7/O
                         net (fo=1, routed)           0.000     9.680    Control_servo/largeur/s_count_val[0]_i_7_n_0
    SLICE_X58Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.193 r  Control_servo/largeur/s_count_val_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.193    Control_servo/largeur/s_count_val_reg[0]_i_2_n_0
    SLICE_X58Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.310 r  Control_servo/largeur/s_count_val_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.310    Control_servo/largeur/s_count_val_reg[4]_i_1_n_0
    SLICE_X58Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.427 r  Control_servo/largeur/s_count_val_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.427    Control_servo/largeur/s_count_val_reg[8]_i_1_n_0
    SLICE_X58Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.646 r  Control_servo/largeur/s_count_val_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.646    Control_servo/largeur/s_count_val_reg[12]_i_1_n_7
    SLICE_X58Y84         FDCE                                         r  Control_servo/largeur/s_count_val_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.503    14.926    Control_servo/largeur/clk_IBUF_BUFG
    SLICE_X58Y84         FDCE                                         r  Control_servo/largeur/s_count_val_reg[12]/C
                         clock pessimism              0.259    15.185    
                         clock uncertainty           -0.035    15.149    
    SLICE_X58Y84         FDCE (Setup_fdce_C_D)        0.109    15.258    Control_servo/largeur/s_count_val_reg[12]
  -------------------------------------------------------------------
                         required time                         15.258    
                         arrival time                         -10.646    
  -------------------------------------------------------------------
                         slack                                  4.612    

Slack (MET) :             4.624ns  (required time - arrival time)
  Source:                 Control_servo/ce/s_count_val_2000k_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Control_servo/largeur/s_count_val_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.410ns  (logic 1.905ns (35.210%)  route 3.505ns (64.790%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.223ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.620     5.223    Control_servo/ce/clk_IBUF_BUFG
    SLICE_X53Y85         FDCE                                         r  Control_servo/ce/s_count_val_2000k_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y85         FDCE (Prop_fdce_C_Q)         0.456     5.679 f  Control_servo/ce/s_count_val_2000k_reg[18]/Q
                         net (fo=2, routed)           0.841     6.520    Control_servo/ce/s_count_val_2000k[18]
    SLICE_X53Y82         LUT4 (Prop_lut4_I2_O)        0.124     6.644 r  Control_servo/ce/data_save_reg[17]_i_9/O
                         net (fo=1, routed)           0.641     7.285    Control_servo/ce/data_save_reg[17]_i_9_n_0
    SLICE_X53Y83         LUT6 (Prop_lut6_I2_O)        0.124     7.409 r  Control_servo/ce/data_save_reg[17]_i_6/O
                         net (fo=1, routed)           0.571     7.980    Control_servo/ce/data_save_reg[17]_i_6_n_0
    SLICE_X53Y82         LUT6 (Prop_lut6_I5_O)        0.124     8.104 f  Control_servo/ce/data_save_reg[17]_i_4/O
                         net (fo=46, routed)          1.452     9.556    Control_servo/largeur/sortie_reg_1
    SLICE_X58Y81         LUT2 (Prop_lut2_I1_O)        0.124     9.680 r  Control_servo/largeur/s_count_val[0]_i_7/O
                         net (fo=1, routed)           0.000     9.680    Control_servo/largeur/s_count_val[0]_i_7_n_0
    SLICE_X58Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.193 r  Control_servo/largeur/s_count_val_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.193    Control_servo/largeur/s_count_val_reg[0]_i_2_n_0
    SLICE_X58Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.310 r  Control_servo/largeur/s_count_val_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.310    Control_servo/largeur/s_count_val_reg[4]_i_1_n_0
    SLICE_X58Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.633 r  Control_servo/largeur/s_count_val_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.633    Control_servo/largeur/s_count_val_reg[8]_i_1_n_6
    SLICE_X58Y83         FDCE                                         r  Control_servo/largeur/s_count_val_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.502    14.925    Control_servo/largeur/clk_IBUF_BUFG
    SLICE_X58Y83         FDCE                                         r  Control_servo/largeur/s_count_val_reg[9]/C
                         clock pessimism              0.259    15.184    
                         clock uncertainty           -0.035    15.148    
    SLICE_X58Y83         FDCE (Setup_fdce_C_D)        0.109    15.257    Control_servo/largeur/s_count_val_reg[9]
  -------------------------------------------------------------------
                         required time                         15.257    
                         arrival time                         -10.633    
  -------------------------------------------------------------------
                         slack                                  4.624    

Slack (MET) :             4.632ns  (required time - arrival time)
  Source:                 Control_servo/ce/s_count_val_2000k_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Control_servo/largeur/s_count_val_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.402ns  (logic 1.897ns (35.114%)  route 3.505ns (64.886%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.223ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.620     5.223    Control_servo/ce/clk_IBUF_BUFG
    SLICE_X53Y85         FDCE                                         r  Control_servo/ce/s_count_val_2000k_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y85         FDCE (Prop_fdce_C_Q)         0.456     5.679 f  Control_servo/ce/s_count_val_2000k_reg[18]/Q
                         net (fo=2, routed)           0.841     6.520    Control_servo/ce/s_count_val_2000k[18]
    SLICE_X53Y82         LUT4 (Prop_lut4_I2_O)        0.124     6.644 r  Control_servo/ce/data_save_reg[17]_i_9/O
                         net (fo=1, routed)           0.641     7.285    Control_servo/ce/data_save_reg[17]_i_9_n_0
    SLICE_X53Y83         LUT6 (Prop_lut6_I2_O)        0.124     7.409 r  Control_servo/ce/data_save_reg[17]_i_6/O
                         net (fo=1, routed)           0.571     7.980    Control_servo/ce/data_save_reg[17]_i_6_n_0
    SLICE_X53Y82         LUT6 (Prop_lut6_I5_O)        0.124     8.104 f  Control_servo/ce/data_save_reg[17]_i_4/O
                         net (fo=46, routed)          1.452     9.556    Control_servo/largeur/sortie_reg_1
    SLICE_X58Y81         LUT2 (Prop_lut2_I1_O)        0.124     9.680 r  Control_servo/largeur/s_count_val[0]_i_7/O
                         net (fo=1, routed)           0.000     9.680    Control_servo/largeur/s_count_val[0]_i_7_n_0
    SLICE_X58Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.193 r  Control_servo/largeur/s_count_val_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.193    Control_servo/largeur/s_count_val_reg[0]_i_2_n_0
    SLICE_X58Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.310 r  Control_servo/largeur/s_count_val_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.310    Control_servo/largeur/s_count_val_reg[4]_i_1_n_0
    SLICE_X58Y83         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.625 r  Control_servo/largeur/s_count_val_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.625    Control_servo/largeur/s_count_val_reg[8]_i_1_n_4
    SLICE_X58Y83         FDCE                                         r  Control_servo/largeur/s_count_val_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.502    14.925    Control_servo/largeur/clk_IBUF_BUFG
    SLICE_X58Y83         FDCE                                         r  Control_servo/largeur/s_count_val_reg[11]/C
                         clock pessimism              0.259    15.184    
                         clock uncertainty           -0.035    15.148    
    SLICE_X58Y83         FDCE (Setup_fdce_C_D)        0.109    15.257    Control_servo/largeur/s_count_val_reg[11]
  -------------------------------------------------------------------
                         required time                         15.257    
                         arrival time                         -10.625    
  -------------------------------------------------------------------
                         slack                                  4.632    

Slack (MET) :             4.708ns  (required time - arrival time)
  Source:                 Control_servo/ce/s_count_val_2000k_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Control_servo/largeur/s_count_val_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.326ns  (logic 1.821ns (34.188%)  route 3.505ns (65.812%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.223ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.620     5.223    Control_servo/ce/clk_IBUF_BUFG
    SLICE_X53Y85         FDCE                                         r  Control_servo/ce/s_count_val_2000k_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y85         FDCE (Prop_fdce_C_Q)         0.456     5.679 f  Control_servo/ce/s_count_val_2000k_reg[18]/Q
                         net (fo=2, routed)           0.841     6.520    Control_servo/ce/s_count_val_2000k[18]
    SLICE_X53Y82         LUT4 (Prop_lut4_I2_O)        0.124     6.644 r  Control_servo/ce/data_save_reg[17]_i_9/O
                         net (fo=1, routed)           0.641     7.285    Control_servo/ce/data_save_reg[17]_i_9_n_0
    SLICE_X53Y83         LUT6 (Prop_lut6_I2_O)        0.124     7.409 r  Control_servo/ce/data_save_reg[17]_i_6/O
                         net (fo=1, routed)           0.571     7.980    Control_servo/ce/data_save_reg[17]_i_6_n_0
    SLICE_X53Y82         LUT6 (Prop_lut6_I5_O)        0.124     8.104 f  Control_servo/ce/data_save_reg[17]_i_4/O
                         net (fo=46, routed)          1.452     9.556    Control_servo/largeur/sortie_reg_1
    SLICE_X58Y81         LUT2 (Prop_lut2_I1_O)        0.124     9.680 r  Control_servo/largeur/s_count_val[0]_i_7/O
                         net (fo=1, routed)           0.000     9.680    Control_servo/largeur/s_count_val[0]_i_7_n_0
    SLICE_X58Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.193 r  Control_servo/largeur/s_count_val_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.193    Control_servo/largeur/s_count_val_reg[0]_i_2_n_0
    SLICE_X58Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.310 r  Control_servo/largeur/s_count_val_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.310    Control_servo/largeur/s_count_val_reg[4]_i_1_n_0
    SLICE_X58Y83         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.549 r  Control_servo/largeur/s_count_val_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.549    Control_servo/largeur/s_count_val_reg[8]_i_1_n_5
    SLICE_X58Y83         FDCE                                         r  Control_servo/largeur/s_count_val_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.502    14.925    Control_servo/largeur/clk_IBUF_BUFG
    SLICE_X58Y83         FDCE                                         r  Control_servo/largeur/s_count_val_reg[10]/C
                         clock pessimism              0.259    15.184    
                         clock uncertainty           -0.035    15.148    
    SLICE_X58Y83         FDCE (Setup_fdce_C_D)        0.109    15.257    Control_servo/largeur/s_count_val_reg[10]
  -------------------------------------------------------------------
                         required time                         15.257    
                         arrival time                         -10.549    
  -------------------------------------------------------------------
                         slack                                  4.708    

Slack (MET) :             4.728ns  (required time - arrival time)
  Source:                 Control_servo/ce/s_count_val_2000k_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Control_servo/largeur/s_count_val_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.306ns  (logic 1.801ns (33.940%)  route 3.505ns (66.060%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.223ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.620     5.223    Control_servo/ce/clk_IBUF_BUFG
    SLICE_X53Y85         FDCE                                         r  Control_servo/ce/s_count_val_2000k_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y85         FDCE (Prop_fdce_C_Q)         0.456     5.679 f  Control_servo/ce/s_count_val_2000k_reg[18]/Q
                         net (fo=2, routed)           0.841     6.520    Control_servo/ce/s_count_val_2000k[18]
    SLICE_X53Y82         LUT4 (Prop_lut4_I2_O)        0.124     6.644 r  Control_servo/ce/data_save_reg[17]_i_9/O
                         net (fo=1, routed)           0.641     7.285    Control_servo/ce/data_save_reg[17]_i_9_n_0
    SLICE_X53Y83         LUT6 (Prop_lut6_I2_O)        0.124     7.409 r  Control_servo/ce/data_save_reg[17]_i_6/O
                         net (fo=1, routed)           0.571     7.980    Control_servo/ce/data_save_reg[17]_i_6_n_0
    SLICE_X53Y82         LUT6 (Prop_lut6_I5_O)        0.124     8.104 f  Control_servo/ce/data_save_reg[17]_i_4/O
                         net (fo=46, routed)          1.452     9.556    Control_servo/largeur/sortie_reg_1
    SLICE_X58Y81         LUT2 (Prop_lut2_I1_O)        0.124     9.680 r  Control_servo/largeur/s_count_val[0]_i_7/O
                         net (fo=1, routed)           0.000     9.680    Control_servo/largeur/s_count_val[0]_i_7_n_0
    SLICE_X58Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.193 r  Control_servo/largeur/s_count_val_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.193    Control_servo/largeur/s_count_val_reg[0]_i_2_n_0
    SLICE_X58Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.310 r  Control_servo/largeur/s_count_val_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.310    Control_servo/largeur/s_count_val_reg[4]_i_1_n_0
    SLICE_X58Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.529 r  Control_servo/largeur/s_count_val_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.529    Control_servo/largeur/s_count_val_reg[8]_i_1_n_7
    SLICE_X58Y83         FDCE                                         r  Control_servo/largeur/s_count_val_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.502    14.925    Control_servo/largeur/clk_IBUF_BUFG
    SLICE_X58Y83         FDCE                                         r  Control_servo/largeur/s_count_val_reg[8]/C
                         clock pessimism              0.259    15.184    
                         clock uncertainty           -0.035    15.148    
    SLICE_X58Y83         FDCE (Setup_fdce_C_D)        0.109    15.257    Control_servo/largeur/s_count_val_reg[8]
  -------------------------------------------------------------------
                         required time                         15.257    
                         arrival time                         -10.529    
  -------------------------------------------------------------------
                         slack                                  4.728    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 accelerometre/Inst_AccelerometerCtl/Accel_Calculation/ACCEL_X_SUM_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accelerometre/Inst_AccelerometerCtl/Accel_Calculation/ACCEL_X_CLIP_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.183ns (37.192%)  route 0.309ns (62.808%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.559     1.478    accelerometre/Inst_AccelerometerCtl/Accel_Calculation/clk_IBUF_BUFG
    SLICE_X48Y81         FDRE                                         r  accelerometre/Inst_AccelerometerCtl/Accel_Calculation/ACCEL_X_SUM_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y81         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  accelerometre/Inst_AccelerometerCtl/Accel_Calculation/ACCEL_X_SUM_reg[3]/Q
                         net (fo=5, routed)           0.309     1.928    accelerometre/Inst_AccelerometerCtl/Accel_Calculation/ACCEL_X_SUM_SHIFTED[1]
    SLICE_X52Y80         LUT4 (Prop_lut4_I1_O)        0.042     1.970 r  accelerometre/Inst_AccelerometerCtl/Accel_Calculation/ACCEL_X_CLIP[2]_i_1/O
                         net (fo=1, routed)           0.000     1.970    accelerometre/Inst_AccelerometerCtl/Accel_Calculation/ACCEL_X_CLIP[2]_i_1_n_0
    SLICE_X52Y80         FDRE                                         r  accelerometre/Inst_AccelerometerCtl/Accel_Calculation/ACCEL_X_CLIP_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.824     1.989    accelerometre/Inst_AccelerometerCtl/Accel_Calculation/clk_IBUF_BUFG
    SLICE_X52Y80         FDRE                                         r  accelerometre/Inst_AccelerometerCtl/Accel_Calculation/ACCEL_X_CLIP_reg[2]/C
                         clock pessimism             -0.250     1.738    
    SLICE_X52Y80         FDRE (Hold_fdre_C_D)         0.107     1.845    accelerometre/Inst_AccelerometerCtl/Accel_Calculation/ACCEL_X_CLIP_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.845    
                         arrival time                           1.970    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 accelerometre/Inst_AccelerometerCtl/Accel_Calculation/ACCEL_X_SUM_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accelerometre/Inst_AccelerometerCtl/Accel_Calculation/ACCEL_X_CLIP_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.186ns (38.121%)  route 0.302ns (61.879%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.559     1.478    accelerometre/Inst_AccelerometerCtl/Accel_Calculation/clk_IBUF_BUFG
    SLICE_X48Y81         FDRE                                         r  accelerometre/Inst_AccelerometerCtl/Accel_Calculation/ACCEL_X_SUM_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y81         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  accelerometre/Inst_AccelerometerCtl/Accel_Calculation/ACCEL_X_SUM_reg[3]/Q
                         net (fo=5, routed)           0.302     1.921    accelerometre/Inst_AccelerometerCtl/Accel_Calculation/ACCEL_X_SUM_SHIFTED[1]
    SLICE_X52Y80         LUT6 (Prop_lut6_I2_O)        0.045     1.966 r  accelerometre/Inst_AccelerometerCtl/Accel_Calculation/ACCEL_X_CLIP[4]_i_1/O
                         net (fo=1, routed)           0.000     1.966    accelerometre/Inst_AccelerometerCtl/Accel_Calculation/ACCEL_X_CLIP[4]_i_1_n_0
    SLICE_X52Y80         FDRE                                         r  accelerometre/Inst_AccelerometerCtl/Accel_Calculation/ACCEL_X_CLIP_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.824     1.989    accelerometre/Inst_AccelerometerCtl/Accel_Calculation/clk_IBUF_BUFG
    SLICE_X52Y80         FDRE                                         r  accelerometre/Inst_AccelerometerCtl/Accel_Calculation/ACCEL_X_CLIP_reg[4]/C
                         clock pessimism             -0.250     1.738    
    SLICE_X52Y80         FDRE (Hold_fdre_C_D)         0.092     1.830    accelerometre/Inst_AccelerometerCtl/Accel_Calculation/ACCEL_X_CLIP_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           1.966    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 accelerometre/Inst_AccelerometerCtl/Accel_Calculation/ACCEL_X_SUM_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accelerometre/Inst_AccelerometerCtl/Accel_Calculation/ACCEL_X_CLIP_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.186ns (37.573%)  route 0.309ns (62.427%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.559     1.478    accelerometre/Inst_AccelerometerCtl/Accel_Calculation/clk_IBUF_BUFG
    SLICE_X48Y81         FDRE                                         r  accelerometre/Inst_AccelerometerCtl/Accel_Calculation/ACCEL_X_SUM_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y81         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  accelerometre/Inst_AccelerometerCtl/Accel_Calculation/ACCEL_X_SUM_reg[3]/Q
                         net (fo=5, routed)           0.309     1.928    accelerometre/Inst_AccelerometerCtl/Accel_Calculation/ACCEL_X_SUM_SHIFTED[1]
    SLICE_X52Y80         LUT3 (Prop_lut3_I1_O)        0.045     1.973 r  accelerometre/Inst_AccelerometerCtl/Accel_Calculation/ACCEL_X_CLIP[1]_i_1/O
                         net (fo=1, routed)           0.000     1.973    accelerometre/Inst_AccelerometerCtl/Accel_Calculation/ACCEL_X_CLIP[1]_i_1_n_0
    SLICE_X52Y80         FDRE                                         r  accelerometre/Inst_AccelerometerCtl/Accel_Calculation/ACCEL_X_CLIP_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.824     1.989    accelerometre/Inst_AccelerometerCtl/Accel_Calculation/clk_IBUF_BUFG
    SLICE_X52Y80         FDRE                                         r  accelerometre/Inst_AccelerometerCtl/Accel_Calculation/ACCEL_X_CLIP_reg[1]/C
                         clock pessimism             -0.250     1.738    
    SLICE_X52Y80         FDRE (Hold_fdre_C_D)         0.091     1.829    accelerometre/Inst_AccelerometerCtl/Accel_Calculation/ACCEL_X_CLIP_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.829    
                         arrival time                           1.973    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 accelerometre/Inst_AccelerometerCtl/ADXL_Control/Cmd_Reg_reg[2][5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accelerometre/Inst_AccelerometerCtl/ADXL_Control/D_Send_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (54.978%)  route 0.115ns (45.022%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.560     1.479    accelerometre/Inst_AccelerometerCtl/ADXL_Control/clk_IBUF_BUFG
    SLICE_X43Y80         FDRE                                         r  accelerometre/Inst_AccelerometerCtl/ADXL_Control/Cmd_Reg_reg[2][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y80         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  accelerometre/Inst_AccelerometerCtl/ADXL_Control/Cmd_Reg_reg[2][5]/Q
                         net (fo=1, routed)           0.115     1.736    accelerometre/Inst_AccelerometerCtl/ADXL_Control/Cmd_Reg_reg[2][5]
    SLICE_X40Y80         FDRE                                         r  accelerometre/Inst_AccelerometerCtl/ADXL_Control/D_Send_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.830     1.995    accelerometre/Inst_AccelerometerCtl/ADXL_Control/clk_IBUF_BUFG
    SLICE_X40Y80         FDRE                                         r  accelerometre/Inst_AccelerometerCtl/ADXL_Control/D_Send_reg[5]/C
                         clock pessimism             -0.479     1.515    
    SLICE_X40Y80         FDRE (Hold_fdre_C_D)         0.070     1.585    accelerometre/Inst_AccelerometerCtl/ADXL_Control/D_Send_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.736    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 accelerometre/Inst_AccelerometerCtl/ADXL_Control/D_Send_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accelerometre/Inst_AccelerometerCtl/ADXL_Control/SPI_Interface/MOSI_REG_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.209ns (80.975%)  route 0.049ns (19.025%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.561     1.480    accelerometre/Inst_AccelerometerCtl/ADXL_Control/clk_IBUF_BUFG
    SLICE_X38Y81         FDRE                                         r  accelerometre/Inst_AccelerometerCtl/ADXL_Control/D_Send_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y81         FDRE (Prop_fdre_C_Q)         0.164     1.644 r  accelerometre/Inst_AccelerometerCtl/ADXL_Control/D_Send_reg[6]/Q
                         net (fo=1, routed)           0.049     1.693    accelerometre/Inst_AccelerometerCtl/ADXL_Control/SPI_Interface/Q[6]
    SLICE_X39Y81         LUT4 (Prop_lut4_I3_O)        0.045     1.738 r  accelerometre/Inst_AccelerometerCtl/ADXL_Control/SPI_Interface/MOSI_REG[6]_i_1/O
                         net (fo=1, routed)           0.000     1.738    accelerometre/Inst_AccelerometerCtl/ADXL_Control/SPI_Interface/p_1_in[6]
    SLICE_X39Y81         FDRE                                         r  accelerometre/Inst_AccelerometerCtl/ADXL_Control/SPI_Interface/MOSI_REG_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.831     1.996    accelerometre/Inst_AccelerometerCtl/ADXL_Control/SPI_Interface/clk_IBUF_BUFG
    SLICE_X39Y81         FDRE                                         r  accelerometre/Inst_AccelerometerCtl/ADXL_Control/SPI_Interface/MOSI_REG_reg[6]/C
                         clock pessimism             -0.502     1.493    
    SLICE_X39Y81         FDRE (Hold_fdre_C_D)         0.092     1.585    accelerometre/Inst_AccelerometerCtl/ADXL_Control/SPI_Interface/MOSI_REG_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.738    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 accelerometre/Inst_AccelerometerCtl/ADXL_Control/Cmd_Reg_reg[2][4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accelerometre/Inst_AccelerometerCtl/ADXL_Control/D_Send_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (54.978%)  route 0.115ns (45.022%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.560     1.479    accelerometre/Inst_AccelerometerCtl/ADXL_Control/clk_IBUF_BUFG
    SLICE_X43Y80         FDRE                                         r  accelerometre/Inst_AccelerometerCtl/ADXL_Control/Cmd_Reg_reg[2][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y80         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  accelerometre/Inst_AccelerometerCtl/ADXL_Control/Cmd_Reg_reg[2][4]/Q
                         net (fo=1, routed)           0.115     1.736    accelerometre/Inst_AccelerometerCtl/ADXL_Control/Cmd_Reg_reg[2][4]
    SLICE_X40Y80         FDRE                                         r  accelerometre/Inst_AccelerometerCtl/ADXL_Control/D_Send_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.830     1.995    accelerometre/Inst_AccelerometerCtl/ADXL_Control/clk_IBUF_BUFG
    SLICE_X40Y80         FDRE                                         r  accelerometre/Inst_AccelerometerCtl/ADXL_Control/D_Send_reg[4]/C
                         clock pessimism             -0.479     1.515    
    SLICE_X40Y80         FDRE (Hold_fdre_C_D)         0.066     1.581    accelerometre/Inst_AccelerometerCtl/ADXL_Control/D_Send_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.736    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 accelerometre/Inst_AccelerometerCtl/ADXL_Control/Cmd_Reg_reg[2][1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accelerometre/Inst_AccelerometerCtl/ADXL_Control/D_Send_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.558%)  route 0.122ns (46.442%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.560     1.479    accelerometre/Inst_AccelerometerCtl/ADXL_Control/clk_IBUF_BUFG
    SLICE_X43Y80         FDSE                                         r  accelerometre/Inst_AccelerometerCtl/ADXL_Control/Cmd_Reg_reg[2][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y80         FDSE (Prop_fdse_C_Q)         0.141     1.620 r  accelerometre/Inst_AccelerometerCtl/ADXL_Control/Cmd_Reg_reg[2][1]/Q
                         net (fo=1, routed)           0.122     1.743    accelerometre/Inst_AccelerometerCtl/ADXL_Control/Cmd_Reg_reg[2][1]
    SLICE_X40Y80         FDRE                                         r  accelerometre/Inst_AccelerometerCtl/ADXL_Control/D_Send_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.830     1.995    accelerometre/Inst_AccelerometerCtl/ADXL_Control/clk_IBUF_BUFG
    SLICE_X40Y80         FDRE                                         r  accelerometre/Inst_AccelerometerCtl/ADXL_Control/D_Send_reg[1]/C
                         clock pessimism             -0.479     1.515    
    SLICE_X40Y80         FDRE (Hold_fdre_C_D)         0.070     1.585    accelerometre/Inst_AccelerometerCtl/ADXL_Control/D_Send_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.743    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 accelerometre/Inst_AccelerometerCtl/ADXL_Control/Cmd_Reg_reg[1][1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accelerometre/Inst_AccelerometerCtl/ADXL_Control/Cmd_Reg_reg[2][1]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.559     1.478    accelerometre/Inst_AccelerometerCtl/ADXL_Control/clk_IBUF_BUFG
    SLICE_X43Y79         FDSE                                         r  accelerometre/Inst_AccelerometerCtl/ADXL_Control/Cmd_Reg_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y79         FDSE (Prop_fdse_C_Q)         0.141     1.619 r  accelerometre/Inst_AccelerometerCtl/ADXL_Control/Cmd_Reg_reg[1][1]/Q
                         net (fo=1, routed)           0.112     1.731    accelerometre/Inst_AccelerometerCtl/ADXL_Control/Cmd_Reg_reg[1][1]
    SLICE_X43Y80         FDSE                                         r  accelerometre/Inst_AccelerometerCtl/ADXL_Control/Cmd_Reg_reg[2][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.828     1.993    accelerometre/Inst_AccelerometerCtl/ADXL_Control/clk_IBUF_BUFG
    SLICE_X43Y80         FDSE                                         r  accelerometre/Inst_AccelerometerCtl/ADXL_Control/Cmd_Reg_reg[2][1]/C
                         clock pessimism             -0.499     1.493    
    SLICE_X43Y80         FDSE (Hold_fdse_C_D)         0.070     1.563    accelerometre/Inst_AccelerometerCtl/ADXL_Control/Cmd_Reg_reg[2][1]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.731    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 accelerometre/Inst_AccelerometerCtl/ADXL_Control/SPI_Interface/Dout_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accelerometre/Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.559     1.478    accelerometre/Inst_AccelerometerCtl/ADXL_Control/SPI_Interface/clk_IBUF_BUFG
    SLICE_X45Y79         FDRE                                         r  accelerometre/Inst_AccelerometerCtl/ADXL_Control/SPI_Interface/Dout_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y79         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  accelerometre/Inst_AccelerometerCtl/ADXL_Control/SPI_Interface/Dout_reg[7]/Q
                         net (fo=1, routed)           0.112     1.731    accelerometre/Inst_AccelerometerCtl/ADXL_Control/Dout[7]
    SLICE_X45Y80         FDRE                                         r  accelerometre/Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.828     1.993    accelerometre/Inst_AccelerometerCtl/ADXL_Control/clk_IBUF_BUFG
    SLICE_X45Y80         FDRE                                         r  accelerometre/Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[0][7]/C
                         clock pessimism             -0.499     1.493    
    SLICE_X45Y80         FDRE (Hold_fdre_C_D)         0.070     1.563    accelerometre/Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[0][7]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.731    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 accelerometre/Inst_AccelerometerCtl/ADXL_Control/SPI_Interface/Dout_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accelerometre/Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[1][1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.497%)  route 0.169ns (54.503%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.557     1.476    accelerometre/Inst_AccelerometerCtl/ADXL_Control/SPI_Interface/clk_IBUF_BUFG
    SLICE_X49Y79         FDRE                                         r  accelerometre/Inst_AccelerometerCtl/ADXL_Control/SPI_Interface/Dout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y79         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  accelerometre/Inst_AccelerometerCtl/ADXL_Control/SPI_Interface/Dout_reg[1]/Q
                         net (fo=1, routed)           0.169     1.786    accelerometre/Inst_AccelerometerCtl/ADXL_Control/Dout[1]
    SLICE_X50Y78         SRL16E                                       r  accelerometre/Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[1][1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.823     1.988    accelerometre/Inst_AccelerometerCtl/ADXL_Control/clk_IBUF_BUFG
    SLICE_X50Y78         SRL16E                                       r  accelerometre/Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[1][1]_srl2/CLK
                         clock pessimism             -0.479     1.508    
    SLICE_X50Y78         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     1.610    accelerometre/Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[1][1]_srl2
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.176    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y32    sept_seg_affichage/transc/s_diaine_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y33    sept_seg_affichage/transc/s_unit_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X54Y77    BTN_L/data_out_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X53Y77    BTN_L/enable_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X53Y78    BTN_R/data_out_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X52Y77    BTN_R/enable_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X53Y81    Control_servo/ce/s_count_val_2000k_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X53Y83    Control_servo/ce/s_count_val_2000k_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X53Y83    Control_servo/ce/s_count_val_2000k_reg[11]/C
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X50Y78    accelerometre/Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[1][1]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X50Y78    accelerometre/Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[1][1]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X50Y78    accelerometre/Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[1][2]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X50Y78    accelerometre/Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[1][2]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X50Y78    accelerometre/Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[1][3]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X50Y78    accelerometre/Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[1][3]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X50Y78    accelerometre/Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[1][4]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X50Y78    accelerometre/Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[1][4]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X50Y78    accelerometre/Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[1][5]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X50Y78    accelerometre/Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[1][5]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X50Y78    accelerometre/Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[1][1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X50Y78    accelerometre/Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[1][1]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X50Y78    accelerometre/Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[1][2]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X50Y78    accelerometre/Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[1][2]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X50Y78    accelerometre/Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[1][3]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X50Y78    accelerometre/Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[1][3]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X50Y78    accelerometre/Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[1][4]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X50Y78    accelerometre/Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[1][4]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X50Y78    accelerometre/Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[1][5]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X50Y78    accelerometre/Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[1][5]_srl2/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            38 Endpoints
Min Delay            38 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            Control_servo/registre/data_save_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.535ns  (logic 1.480ns (26.729%)  route 4.056ns (73.271%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_IBUF_inst/O
                         net (fo=124, routed)         4.056     5.535    Control_servo/registre/rst_IBUF
    SLICE_X59Y80         LDCE                                         f  Control_servo/registre/data_save_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            Control_servo/registre/data_save_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.535ns  (logic 1.480ns (26.729%)  route 4.056ns (73.271%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_IBUF_inst/O
                         net (fo=124, routed)         4.056     5.535    Control_servo/registre/rst_IBUF
    SLICE_X59Y80         LDCE                                         f  Control_servo/registre/data_save_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            Control_servo/registre/data_save_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.535ns  (logic 1.480ns (26.729%)  route 4.056ns (73.271%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_IBUF_inst/O
                         net (fo=124, routed)         4.056     5.535    Control_servo/registre/rst_IBUF
    SLICE_X59Y80         LDCE                                         f  Control_servo/registre/data_save_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            Control_servo/registre/data_save_reg[7]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.535ns  (logic 1.480ns (26.729%)  route 4.056ns (73.271%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_IBUF_inst/O
                         net (fo=124, routed)         4.056     5.535    Control_servo/registre/rst_IBUF
    SLICE_X59Y80         LDCE                                         f  Control_servo/registre/data_save_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            Control_servo/registre/data_save_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.379ns  (logic 1.480ns (27.508%)  route 3.899ns (72.492%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_IBUF_inst/O
                         net (fo=124, routed)         3.899     5.379    Control_servo/registre/rst_IBUF
    SLICE_X60Y80         LDCE                                         f  Control_servo/registre/data_save_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            Control_servo/registre/data_save_reg[4]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.379ns  (logic 1.480ns (27.508%)  route 3.899ns (72.492%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_IBUF_inst/O
                         net (fo=124, routed)         3.899     5.379    Control_servo/registre/rst_IBUF
    SLICE_X60Y80         LDCE                                         f  Control_servo/registre/data_save_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            Control_servo/registre/data_save_reg[5]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.379ns  (logic 1.480ns (27.508%)  route 3.899ns (72.492%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_IBUF_inst/O
                         net (fo=124, routed)         3.899     5.379    Control_servo/registre/rst_IBUF
    SLICE_X60Y80         LDCE                                         f  Control_servo/registre/data_save_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            Control_servo/registre/data_save_reg[6]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.379ns  (logic 1.480ns (27.508%)  route 3.899ns (72.492%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_IBUF_inst/O
                         net (fo=124, routed)         3.899     5.379    Control_servo/registre/rst_IBUF
    SLICE_X60Y80         LDCE                                         f  Control_servo/registre/data_save_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Control_servo/registre/data_save_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            Control_servo/largeur/data_save_reg[13]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.803ns  (logic 0.873ns (22.954%)  route 2.930ns (77.046%))
  Logic Levels:           3  (LDCE=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y80         LDCE                         0.000     0.000 r  Control_servo/registre/data_save_reg[4]/G
    SLICE_X60Y80         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  Control_servo/registre/data_save_reg[4]/Q
                         net (fo=25, routed)          1.767     2.392    Control_servo/conversion/Q[4]
    SLICE_X56Y81         LUT6 (Prop_lut6_I0_O)        0.124     2.516 r  Control_servo/conversion/data_save_reg[13]_i_2/O
                         net (fo=1, routed)           0.670     3.186    Control_servo/conversion/data_save_reg[13]_i_2_n_0
    SLICE_X56Y81         LUT5 (Prop_lut5_I0_O)        0.124     3.310 r  Control_servo/conversion/data_save_reg[13]_i_1/O
                         net (fo=1, routed)           0.493     3.803    Control_servo/largeur/D[9]
    SLICE_X59Y83         LDCE                                         r  Control_servo/largeur/data_save_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Control_servo/registre/data_save_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            Control_servo/largeur/data_save_reg[16]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.627ns  (logic 0.997ns (27.492%)  route 2.630ns (72.508%))
  Logic Levels:           4  (LDCE=1 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y80         LDCE                         0.000     0.000 r  Control_servo/registre/data_save_reg[1]/G
    SLICE_X60Y80         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 f  Control_servo/registre/data_save_reg[1]/Q
                         net (fo=26, routed)          1.063     1.688    Control_servo/conversion/Q[1]
    SLICE_X56Y80         LUT4 (Prop_lut4_I2_O)        0.124     1.812 r  Control_servo/conversion/data_save_reg[16]_i_4/O
                         net (fo=1, routed)           0.670     2.482    Control_servo/conversion/data_save_reg[16]_i_4_n_0
    SLICE_X56Y80         LUT6 (Prop_lut6_I0_O)        0.124     2.606 r  Control_servo/conversion/data_save_reg[16]_i_3/O
                         net (fo=1, routed)           0.405     3.011    Control_servo/conversion/data_save_reg[16]_i_3_n_0
    SLICE_X57Y81         LUT6 (Prop_lut6_I5_O)        0.124     3.135 r  Control_servo/conversion/data_save_reg[16]_i_1/O
                         net (fo=1, routed)           0.491     3.627    Control_servo/largeur/D[12]
    SLICE_X59Y82         LDCE                                         r  Control_servo/largeur/data_save_reg[16]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM1/data_out_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            Control_servo/registre/data_save_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.258ns  (logic 0.158ns (61.239%)  route 0.100ns (38.761%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y80         LDCE                         0.000     0.000 r  FSM1/data_out_reg[2]/G
    SLICE_X61Y80         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  FSM1/data_out_reg[2]/Q
                         net (fo=1, routed)           0.100     0.258    Control_servo/registre/data_save_reg[4]_i_1[2]
    SLICE_X59Y80         LDCE                                         r  Control_servo/registre/data_save_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM1/data_out_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            Control_servo/registre/data_save_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.258ns  (logic 0.158ns (61.239%)  route 0.100ns (38.761%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y80         LDCE                         0.000     0.000 r  FSM1/data_out_reg[3]/G
    SLICE_X61Y80         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  FSM1/data_out_reg[3]/Q
                         net (fo=1, routed)           0.100     0.258    Control_servo/registre/data_save_reg[4]_i_1[3]
    SLICE_X59Y80         LDCE                                         r  Control_servo/registre/data_save_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM1/data_out_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            Control_servo/registre/data_save_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.274ns  (logic 0.158ns (57.629%)  route 0.116ns (42.371%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y80         LDCE                         0.000     0.000 r  FSM1/data_out_reg[1]/G
    SLICE_X61Y80         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  FSM1/data_out_reg[1]/Q
                         net (fo=1, routed)           0.116     0.274    Control_servo/registre/data_save_reg[4]_i_1[1]
    SLICE_X60Y80         LDCE                                         r  Control_servo/registre/data_save_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM1/data_out_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            Control_servo/registre/data_save_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.311ns  (logic 0.158ns (50.781%)  route 0.153ns (49.219%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y80         LDCE                         0.000     0.000 r  FSM1/data_out_reg[0]/G
    SLICE_X61Y80         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  FSM1/data_out_reg[0]/Q
                         net (fo=1, routed)           0.153     0.311    Control_servo/registre/data_save_reg[4]_i_1[0]
    SLICE_X59Y80         LDCE                                         r  Control_servo/registre/data_save_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM1/data_out_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            Control_servo/registre/data_save_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.396ns  (logic 0.178ns (44.977%)  route 0.218ns (55.023%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y78         LDCE                         0.000     0.000 r  FSM1/data_out_reg[4]/G
    SLICE_X60Y78         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  FSM1/data_out_reg[4]/Q
                         net (fo=1, routed)           0.218     0.396    Control_servo/registre/data_save_reg[4]_i_1[4]
    SLICE_X60Y80         LDCE                                         r  Control_servo/registre/data_save_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM1/data_out_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            Control_servo/registre/data_save_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.396ns  (logic 0.178ns (44.977%)  route 0.218ns (55.023%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y78         LDCE                         0.000     0.000 r  FSM1/data_out_reg[6]/G
    SLICE_X60Y78         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  FSM1/data_out_reg[6]/Q
                         net (fo=1, routed)           0.218     0.396    Control_servo/registre/data_save_reg[4]_i_1[6]
    SLICE_X60Y80         LDCE                                         r  Control_servo/registre/data_save_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM1/data_out_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            Control_servo/registre/data_save_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.417ns  (logic 0.178ns (42.653%)  route 0.239ns (57.347%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y78         LDCE                         0.000     0.000 r  FSM1/data_out_reg[5]/G
    SLICE_X60Y78         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  FSM1/data_out_reg[5]/Q
                         net (fo=1, routed)           0.239     0.417    Control_servo/registre/data_save_reg[4]_i_1[5]
    SLICE_X60Y80         LDCE                                         r  Control_servo/registre/data_save_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Control_servo/registre/data_save_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            Control_servo/largeur/data_save_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.441ns  (logic 0.223ns (50.517%)  route 0.218ns (49.483%))
  Logic Levels:           2  (LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y80         LDCE                         0.000     0.000 r  Control_servo/registre/data_save_reg[6]/G
    SLICE_X60Y80         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  Control_servo/registre/data_save_reg[6]/Q
                         net (fo=15, routed)          0.118     0.296    Control_servo/conversion/Q[6]
    SLICE_X61Y80         LUT5 (Prop_lut5_I3_O)        0.045     0.341 r  Control_servo/conversion/data_save_reg[12]_i_1/O
                         net (fo=1, routed)           0.101     0.441    Control_servo/largeur/D[8]
    SLICE_X59Y81         LDCE                                         r  Control_servo/largeur/data_save_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM1/data_out_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            Control_servo/registre/data_save_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.442ns  (logic 0.178ns (40.262%)  route 0.264ns (59.738%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y78         LDCE                         0.000     0.000 r  FSM1/data_out_reg[7]/G
    SLICE_X60Y78         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  FSM1/data_out_reg[7]/Q
                         net (fo=1, routed)           0.264     0.442    Control_servo/registre/data_save_reg[4]_i_1[7]
    SLICE_X59Y80         LDCE                                         r  Control_servo/registre/data_save_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Control_servo/registre/data_save_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            Control_servo/largeur/data_save_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.458ns  (logic 0.203ns (44.353%)  route 0.255ns (55.647%))
  Logic Levels:           2  (LDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y80         LDCE                         0.000     0.000 r  Control_servo/registre/data_save_reg[0]/G
    SLICE_X59Y80         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  Control_servo/registre/data_save_reg[0]/Q
                         net (fo=23, routed)          0.139     0.297    Control_servo/conversion/Q[0]
    SLICE_X58Y80         LUT6 (Prop_lut6_I5_O)        0.045     0.342 r  Control_servo/conversion/data_save_reg[5]_i_1/O
                         net (fo=1, routed)           0.116     0.458    Control_servo/largeur/D[1]
    SLICE_X58Y80         LDCE                                         r  Control_servo/largeur/data_save_reg[5]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            37 Endpoints
Min Delay            37 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM1/FSM_sequential_curent_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sept_seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.989ns  (logic 4.281ns (38.959%)  route 6.708ns (61.041%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.613     5.216    FSM1/clk_IBUF_BUFG
    SLICE_X57Y79         FDCE                                         r  FSM1/FSM_sequential_curent_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y79         FDCE (Prop_fdce_C_Q)         0.456     5.672 f  FSM1/FSM_sequential_curent_state_reg[0]/Q
                         net (fo=17, routed)          1.368     7.040    sept_seg_affichage/cpt1/sept_seg_OBUF[1]_inst_i_1_0[0]
    SLICE_X60Y81         LUT6 (Prop_lut6_I0_O)        0.124     7.164 r  sept_seg_affichage/cpt1/sept_seg_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.901     8.066    sept_seg_affichage/cpt1/sept_seg_OBUF[3]_inst_i_2_n_0
    SLICE_X62Y81         LUT6 (Prop_lut6_I5_O)        0.124     8.190 r  sept_seg_affichage/cpt1/sept_seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.438    12.627    sept_seg_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.577    16.204 r  sept_seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    16.204    sept_seg[0]
    T10                                                               r  sept_seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sept_seg_affichage/cpt1/s_count_val_3_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.709ns  (logic 4.556ns (42.544%)  route 6.153ns (57.456%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.624     5.227    sept_seg_affichage/cpt1/clk_IBUF_BUFG
    SLICE_X62Y83         FDCE                                         r  sept_seg_affichage/cpt1/s_count_val_3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y83         FDCE (Prop_fdce_C_Q)         0.478     5.705 f  sept_seg_affichage/cpt1/s_count_val_3_reg[1]/Q
                         net (fo=21, routed)          3.016     8.720    sept_seg_affichage/cpt1/s_count_val_3_reg[1]_0[1]
    SLICE_X12Y80         LUT3 (Prop_lut3_I0_O)        0.322     9.042 r  sept_seg_affichage/cpt1/AN_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.137    12.180    AN_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         3.756    15.936 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.936    AN[3]
    J14                                                               r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM1/FSM_sequential_curent_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sept_seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.467ns  (logic 4.254ns (40.645%)  route 6.213ns (59.355%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.613     5.216    FSM1/clk_IBUF_BUFG
    SLICE_X57Y79         FDCE                                         r  FSM1/FSM_sequential_curent_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y79         FDCE (Prop_fdce_C_Q)         0.456     5.672 f  FSM1/FSM_sequential_curent_state_reg[0]/Q
                         net (fo=17, routed)          1.368     7.040    sept_seg_affichage/cpt1/sept_seg_OBUF[1]_inst_i_1_0[0]
    SLICE_X60Y81         LUT6 (Prop_lut6_I0_O)        0.124     7.164 r  sept_seg_affichage/cpt1/sept_seg_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.689     7.854    sept_seg_affichage/cpt1/sept_seg_OBUF[3]_inst_i_2_n_0
    SLICE_X62Y81         LUT6 (Prop_lut6_I5_O)        0.124     7.978 r  sept_seg_affichage/cpt1/sept_seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.155    12.132    sept_seg_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550    15.683 r  sept_seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.683    sept_seg[3]
    K13                                                               r  sept_seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sept_seg_affichage/cpt1/s_count_val_3_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sept_seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.363ns  (logic 4.259ns (41.099%)  route 6.104ns (58.901%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.624     5.227    sept_seg_affichage/cpt1/clk_IBUF_BUFG
    SLICE_X62Y83         FDCE                                         r  sept_seg_affichage/cpt1/s_count_val_3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y83         FDCE (Prop_fdce_C_Q)         0.518     5.745 r  sept_seg_affichage/cpt1/s_count_val_3_reg[2]/Q
                         net (fo=20, routed)          1.426     7.170    sept_seg_affichage/cpt1/s_control[2]
    SLICE_X60Y81         LUT6 (Prop_lut6_I4_O)        0.124     7.294 r  sept_seg_affichage/cpt1/sept_seg_OBUF[2]_inst_i_2/O
                         net (fo=2, routed)           0.959     8.253    sept_seg_affichage/cpt1/sept_seg_OBUF[2]_inst_i_2_n_0
    SLICE_X61Y81         LUT6 (Prop_lut6_I5_O)        0.124     8.377 r  sept_seg_affichage/cpt1/sept_seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.719    12.097    sept_seg_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.493    15.590 r  sept_seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.590    sept_seg[2]
    K16                                                               r  sept_seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sept_seg_affichage/cpt1/s_count_val_3_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sept_seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.286ns  (logic 4.669ns (45.394%)  route 5.617ns (54.606%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.624     5.227    sept_seg_affichage/cpt1/clk_IBUF_BUFG
    SLICE_X62Y83         FDCE                                         r  sept_seg_affichage/cpt1/s_count_val_3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y83         FDCE (Prop_fdce_C_Q)         0.478     5.705 f  sept_seg_affichage/cpt1/s_count_val_3_reg[1]/Q
                         net (fo=21, routed)          1.299     7.004    sept_seg_affichage/cpt1/s_count_val_3_reg[1]_0[1]
    SLICE_X61Y81         LUT6 (Prop_lut6_I1_O)        0.296     7.300 r  sept_seg_affichage/cpt1/sept_seg_OBUF[6]_inst_i_2/O
                         net (fo=1, routed)           1.126     8.425    sept_seg_affichage/cpt1/sept_seg_OBUF[6]_inst_i_2_n_0
    SLICE_X52Y80         LUT5 (Prop_lut5_I0_O)        0.150     8.575 r  sept_seg_affichage/cpt1/sept_seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.192    11.768    sept_seg_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.745    15.513 r  sept_seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    15.513    sept_seg[6]
    L18                                                               r  sept_seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sept_seg_affichage/cpt1/s_count_val_3_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sept_seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.269ns  (logic 4.321ns (42.083%)  route 5.947ns (57.917%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.624     5.227    sept_seg_affichage/cpt1/clk_IBUF_BUFG
    SLICE_X62Y83         FDCE                                         r  sept_seg_affichage/cpt1/s_count_val_3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y83         FDCE (Prop_fdce_C_Q)         0.518     5.745 r  sept_seg_affichage/cpt1/s_count_val_3_reg[2]/Q
                         net (fo=20, routed)          1.426     7.170    sept_seg_affichage/cpt1/s_control[2]
    SLICE_X60Y81         LUT6 (Prop_lut6_I4_O)        0.124     7.294 r  sept_seg_affichage/cpt1/sept_seg_OBUF[2]_inst_i_2/O
                         net (fo=2, routed)           0.506     7.800    sept_seg_affichage/cpt1/sept_seg_OBUF[2]_inst_i_2_n_0
    SLICE_X61Y81         LUT6 (Prop_lut6_I5_O)        0.124     7.924 r  sept_seg_affichage/cpt1/sept_seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.016    11.940    sept_seg_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555    15.496 r  sept_seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.496    sept_seg[1]
    R10                                                               r  sept_seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sept_seg_affichage/cpt1/s_count_val_3_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.225ns  (logic 4.348ns (42.527%)  route 5.877ns (57.473%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.624     5.227    sept_seg_affichage/cpt1/clk_IBUF_BUFG
    SLICE_X62Y83         FDCE                                         r  sept_seg_affichage/cpt1/s_count_val_3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y83         FDCE (Prop_fdce_C_Q)         0.478     5.705 f  sept_seg_affichage/cpt1/s_count_val_3_reg[1]/Q
                         net (fo=21, routed)          3.016     8.720    sept_seg_affichage/cpt1/s_count_val_3_reg[1]_0[1]
    SLICE_X12Y80         LUT3 (Prop_lut3_I0_O)        0.296     9.016 r  sept_seg_affichage/cpt1/AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.861    11.877    AN_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.574    15.452 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.452    AN[2]
    T9                                                                r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sept_seg_affichage/cpt1/s_count_val_3_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.212ns  (logic 4.506ns (44.122%)  route 5.706ns (55.878%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.624     5.227    sept_seg_affichage/cpt1/clk_IBUF_BUFG
    SLICE_X62Y83         FDCE                                         r  sept_seg_affichage/cpt1/s_count_val_3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y83         FDCE (Prop_fdce_C_Q)         0.478     5.705 r  sept_seg_affichage/cpt1/s_count_val_3_reg[1]/Q
                         net (fo=21, routed)          2.970     8.675    sept_seg_affichage/cpt1/s_count_val_3_reg[1]_0[1]
    SLICE_X12Y83         LUT3 (Prop_lut3_I1_O)        0.288     8.963 r  sept_seg_affichage/cpt1/AN_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.736    11.699    AN_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         3.740    15.438 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.438    AN[1]
    J18                                                               r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sept_seg_affichage/cpt1/s_count_val_3_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.181ns  (logic 4.578ns (44.961%)  route 5.604ns (55.039%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.624     5.227    sept_seg_affichage/cpt1/clk_IBUF_BUFG
    SLICE_X62Y83         FDCE                                         r  sept_seg_affichage/cpt1/s_count_val_3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y83         FDCE (Prop_fdce_C_Q)         0.478     5.705 r  sept_seg_affichage/cpt1/s_count_val_3_reg[1]/Q
                         net (fo=21, routed)          3.217     8.921    sept_seg_affichage/cpt1/s_count_val_3_reg[1]_0[1]
    SLICE_X12Y80         LUT3 (Prop_lut3_I1_O)        0.324     9.245 r  sept_seg_affichage/cpt1/AN_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.387    11.633    AN_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         3.776    15.408 r  AN_OBUF[5]_inst/O
                         net (fo=0)                   0.000    15.408    AN[5]
    T14                                                               r  AN[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sept_seg_affichage/cpt1/s_count_val_3_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sept_seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.162ns  (logic 4.327ns (42.578%)  route 5.835ns (57.422%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.624     5.227    sept_seg_affichage/cpt1/clk_IBUF_BUFG
    SLICE_X62Y83         FDCE                                         r  sept_seg_affichage/cpt1/s_count_val_3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y83         FDCE (Prop_fdce_C_Q)         0.518     5.745 f  sept_seg_affichage/cpt1/s_count_val_3_reg[2]/Q
                         net (fo=20, routed)          1.435     7.179    sept_seg_affichage/cpt1/s_control[2]
    SLICE_X60Y81         LUT6 (Prop_lut6_I2_O)        0.124     7.303 r  sept_seg_affichage/cpt1/sept_seg_OBUF[5]_inst_i_2/O
                         net (fo=2, routed)           1.114     8.417    sept_seg_affichage/cpt1/sept_seg_OBUF[5]_inst_i_2_n_0
    SLICE_X62Y81         LUT6 (Prop_lut6_I0_O)        0.124     8.541 r  sept_seg_affichage/cpt1/sept_seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.287    11.828    sept_seg_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.561    15.388 r  sept_seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    15.388    sept_seg[5]
    T11                                                               r  sept_seg[5] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 accelerometre/Inst_AccelerometerCtl/Accel_Calculation/ACCEL_X_CLIP_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM1/data_in_save_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.609ns  (logic 0.231ns (37.946%)  route 0.378ns (62.054%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.556     1.475    accelerometre/Inst_AccelerometerCtl/Accel_Calculation/clk_IBUF_BUFG
    SLICE_X52Y80         FDRE                                         r  accelerometre/Inst_AccelerometerCtl/Accel_Calculation/ACCEL_X_CLIP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y80         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  accelerometre/Inst_AccelerometerCtl/Accel_Calculation/ACCEL_X_CLIP_reg[0]/Q
                         net (fo=3, routed)           0.130     1.746    accelerometre/convertion_accelerometre_degres/Q[0]
    SLICE_X57Y80         LUT6 (Prop_lut6_I3_O)        0.045     1.791 r  accelerometre/convertion_accelerometre_degres/data_in_save_reg[0]_i_3/O
                         net (fo=1, routed)           0.051     1.842    accelerometre/convertion_accelerometre_degres/data_in_save_reg[0]_i_3_n_0
    SLICE_X57Y80         LUT6 (Prop_lut6_I3_O)        0.045     1.887 r  accelerometre/convertion_accelerometre_degres/data_in_save_reg[0]_i_1/O
                         net (fo=4, routed)           0.197     2.084    FSM1/ADDRARDADDR[0]
    SLICE_X61Y79         LDCE                                         r  FSM1/data_in_save_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM1/FSM_sequential_curent_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM1/data_out_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.696ns  (logic 0.227ns (32.612%)  route 0.469ns (67.388%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.556     1.475    FSM1/clk_IBUF_BUFG
    SLICE_X57Y79         FDCE                                         r  FSM1/FSM_sequential_curent_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y79         FDCE (Prop_fdce_C_Q)         0.128     1.603 r  FSM1/FSM_sequential_curent_state_reg[1]/Q
                         net (fo=17, routed)          0.359     1.963    FSM1/Q[1]
    SLICE_X60Y79         LUT4 (Prop_lut4_I1_O)        0.099     2.062 r  FSM1/data_out_reg[6]_i_1/O
                         net (fo=1, routed)           0.110     2.171    FSM1/data_out_reg[6]_i_1_n_0
    SLICE_X60Y78         LDCE                                         r  FSM1/data_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 accelerometre/Inst_AccelerometerCtl/Accel_Calculation/ACCEL_X_CLIP_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM1/data_in_save_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.704ns  (logic 0.186ns (26.428%)  route 0.518ns (73.572%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.556     1.475    accelerometre/Inst_AccelerometerCtl/Accel_Calculation/clk_IBUF_BUFG
    SLICE_X52Y80         FDRE                                         r  accelerometre/Inst_AccelerometerCtl/Accel_Calculation/ACCEL_X_CLIP_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y80         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  accelerometre/Inst_AccelerometerCtl/Accel_Calculation/ACCEL_X_CLIP_reg[4]/Q
                         net (fo=15, routed)          0.250     1.866    accelerometre/convertion_accelerometre_degres/Q[4]
    SLICE_X56Y79         LUT6 (Prop_lut6_I5_O)        0.045     1.911 r  accelerometre/convertion_accelerometre_degres/data_in_save_reg[4]_i_1/O
                         net (fo=6, routed)           0.268     2.179    FSM1/ADDRARDADDR[4]
    SLICE_X61Y79         LDCE                                         r  FSM1/data_in_save_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM1/FSM_sequential_curent_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM1/data_out_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.736ns  (logic 0.227ns (30.862%)  route 0.509ns (69.138%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.556     1.475    FSM1/clk_IBUF_BUFG
    SLICE_X57Y79         FDCE                                         r  FSM1/FSM_sequential_curent_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y79         FDCE (Prop_fdce_C_Q)         0.128     1.603 r  FSM1/FSM_sequential_curent_state_reg[1]/Q
                         net (fo=17, routed)          0.399     2.002    FSM1/Q[1]
    SLICE_X60Y79         LUT4 (Prop_lut4_I1_O)        0.099     2.101 r  FSM1/data_out_reg[7]_i_1/O
                         net (fo=1, routed)           0.110     2.211    FSM1/data_out_reg[7]_i_1_n_0
    SLICE_X60Y78         LDCE                                         r  FSM1/data_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 accelerometre/Inst_AccelerometerCtl/Accel_Calculation/ACCEL_X_CLIP_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM1/data_in_save_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.759ns  (logic 0.186ns (24.517%)  route 0.573ns (75.483%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.557     1.476    accelerometre/Inst_AccelerometerCtl/Accel_Calculation/clk_IBUF_BUFG
    SLICE_X51Y80         FDRE                                         r  accelerometre/Inst_AccelerometerCtl/Accel_Calculation/ACCEL_X_CLIP_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y80         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  accelerometre/Inst_AccelerometerCtl/Accel_Calculation/ACCEL_X_CLIP_reg[7]/Q
                         net (fo=9, routed)           0.381     1.998    accelerometre/convertion_accelerometre_degres/Q[7]
    SLICE_X58Y79         LUT4 (Prop_lut4_I1_O)        0.045     2.043 r  accelerometre/convertion_accelerometre_degres/data_in_save_reg[6]_i_1/O
                         net (fo=5, routed)           0.192     2.235    FSM1/ADDRARDADDR[6]
    SLICE_X60Y79         LDCE                                         r  FSM1/data_in_save_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM1/FSM_sequential_curent_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM1/data_out_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.761ns  (logic 0.227ns (29.828%)  route 0.534ns (70.172%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.556     1.475    FSM1/clk_IBUF_BUFG
    SLICE_X57Y79         FDCE                                         r  FSM1/FSM_sequential_curent_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y79         FDCE (Prop_fdce_C_Q)         0.128     1.603 r  FSM1/FSM_sequential_curent_state_reg[1]/Q
                         net (fo=17, routed)          0.346     1.949    FSM1/Q[1]
    SLICE_X61Y79         LUT4 (Prop_lut4_I1_O)        0.099     2.048 r  FSM1/data_out_reg[5]_i_1/O
                         net (fo=1, routed)           0.188     2.236    FSM1/data_out_reg[5]_i_1_n_0
    SLICE_X60Y78         LDCE                                         r  FSM1/data_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM1/FSM_sequential_curent_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM1/data_out_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.762ns  (logic 0.227ns (29.779%)  route 0.535ns (70.221%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.556     1.475    FSM1/clk_IBUF_BUFG
    SLICE_X57Y79         FDCE                                         r  FSM1/FSM_sequential_curent_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y79         FDCE (Prop_fdce_C_Q)         0.128     1.603 r  FSM1/FSM_sequential_curent_state_reg[1]/Q
                         net (fo=17, routed)          0.421     2.025    FSM1/Q[1]
    SLICE_X60Y79         LUT4 (Prop_lut4_I1_O)        0.099     2.124 r  FSM1/data_out_reg[1]_i_1/O
                         net (fo=1, routed)           0.114     2.238    FSM1/data_out_reg[1]_i_1_n_0
    SLICE_X61Y80         LDCE                                         r  FSM1/data_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM1/FSM_sequential_curent_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM1/data_out_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.766ns  (logic 0.227ns (29.647%)  route 0.539ns (70.353%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.556     1.475    FSM1/clk_IBUF_BUFG
    SLICE_X57Y79         FDCE                                         r  FSM1/FSM_sequential_curent_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y79         FDCE (Prop_fdce_C_Q)         0.128     1.603 r  FSM1/FSM_sequential_curent_state_reg[1]/Q
                         net (fo=17, routed)          0.356     1.960    FSM1/Q[1]
    SLICE_X61Y79         LUT4 (Prop_lut4_I1_O)        0.099     2.059 r  FSM1/data_out_reg[4]_i_1/O
                         net (fo=1, routed)           0.182     2.241    FSM1/data_out_reg[4]_i_1_n_0
    SLICE_X60Y78         LDCE                                         r  FSM1/data_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 accelerometre/Inst_AccelerometerCtl/Accel_Calculation/ACCEL_X_CLIP_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM1/data_in_save_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.788ns  (logic 0.231ns (29.331%)  route 0.557ns (70.669%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.556     1.475    accelerometre/Inst_AccelerometerCtl/Accel_Calculation/clk_IBUF_BUFG
    SLICE_X52Y80         FDRE                                         r  accelerometre/Inst_AccelerometerCtl/Accel_Calculation/ACCEL_X_CLIP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y80         FDRE (Prop_fdre_C_Q)         0.141     1.616 f  accelerometre/Inst_AccelerometerCtl/Accel_Calculation/ACCEL_X_CLIP_reg[1]/Q
                         net (fo=15, routed)          0.321     1.938    accelerometre/convertion_accelerometre_degres/Q[1]
    SLICE_X58Y78         LUT5 (Prop_lut5_I4_O)        0.045     1.983 f  accelerometre/convertion_accelerometre_degres/data_in_save_reg[1]_i_4/O
                         net (fo=1, routed)           0.054     2.036    accelerometre/convertion_accelerometre_degres/data_in_save_reg[1]_i_4_n_0
    SLICE_X58Y78         LUT6 (Prop_lut6_I4_O)        0.045     2.081 r  accelerometre/convertion_accelerometre_degres/data_in_save_reg[1]_i_1/O
                         net (fo=4, routed)           0.181     2.263    FSM1/ADDRARDADDR[1]
    SLICE_X60Y79         LDCE                                         r  FSM1/data_in_save_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 accelerometre/Inst_AccelerometerCtl/Accel_Calculation/ACCEL_X_CLIP_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM1/data_in_save_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.789ns  (logic 0.190ns (24.093%)  route 0.599ns (75.907%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.557     1.476    accelerometre/Inst_AccelerometerCtl/Accel_Calculation/clk_IBUF_BUFG
    SLICE_X51Y80         FDRE                                         r  accelerometre/Inst_AccelerometerCtl/Accel_Calculation/ACCEL_X_CLIP_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y80         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  accelerometre/Inst_AccelerometerCtl/Accel_Calculation/ACCEL_X_CLIP_reg[7]/Q
                         net (fo=9, routed)           0.381     1.998    accelerometre/convertion_accelerometre_degres/Q[7]
    SLICE_X58Y79         LUT4 (Prop_lut4_I3_O)        0.049     2.047 r  accelerometre/convertion_accelerometre_degres/data_in_save_reg[7]_i_1/O
                         net (fo=6, routed)           0.218     2.265    FSM1/ADDRARDADDR[7]
    SLICE_X60Y79         LDCE                                         r  FSM1/data_in_save_reg[7]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           150 Endpoints
Min Delay           150 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            BTN_L/enable_reg/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.041ns  (logic 1.604ns (22.773%)  route 5.438ns (77.227%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_IBUF_inst/O
                         net (fo=124, routed)         4.807     6.286    BTN_L/rst_IBUF
    SLICE_X53Y77         LUT2 (Prop_lut2_I0_O)        0.124     6.410 r  BTN_L/enable_i_2/O
                         net (fo=1, routed)           0.631     7.041    BTN_L/enable0
    SLICE_X53Y77         FDRE                                         r  BTN_L/enable_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.490     4.913    BTN_L/clk_IBUF_BUFG
    SLICE_X53Y77         FDRE                                         r  BTN_L/enable_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            BTN_R/enable_reg/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.832ns  (logic 1.632ns (23.880%)  route 5.201ns (76.120%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_IBUF_inst/O
                         net (fo=124, routed)         4.806     6.285    BTN_R/rst_IBUF
    SLICE_X53Y77         LUT2 (Prop_lut2_I1_O)        0.152     6.437 r  BTN_R/enable_i_1__0/O
                         net (fo=1, routed)           0.395     6.832    BTN_R/enable02_out
    SLICE_X52Y77         FDRE                                         r  BTN_R/enable_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.490     4.913    BTN_R/clk_IBUF_BUFG
    SLICE_X52Y77         FDRE                                         r  BTN_R/enable_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            BTN_R/enable_reg/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.821ns  (logic 1.632ns (23.921%)  route 5.189ns (76.079%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_IBUF_inst/O
                         net (fo=124, routed)         4.807     6.286    BTN_R/rst_IBUF
    SLICE_X53Y77         LUT2 (Prop_lut2_I0_O)        0.152     6.438 r  BTN_R/enable_i_2__0/O
                         net (fo=1, routed)           0.382     6.821    BTN_R/enable0
    SLICE_X52Y77         FDRE                                         r  BTN_R/enable_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.490     4.913    BTN_R/clk_IBUF_BUFG
    SLICE_X52Y77         FDRE                                         r  BTN_R/enable_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            BTN_L/enable_reg/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.796ns  (logic 1.604ns (23.594%)  route 5.193ns (76.406%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_IBUF_inst/O
                         net (fo=124, routed)         4.806     6.285    BTN_L/rst_IBUF
    SLICE_X53Y77         LUT2 (Prop_lut2_I1_O)        0.124     6.409 r  BTN_L/enable_i_1/O
                         net (fo=1, routed)           0.387     6.796    BTN_L/enable02_out
    SLICE_X53Y77         FDRE                                         r  BTN_L/enable_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.490     4.913    BTN_L/clk_IBUF_BUFG
    SLICE_X53Y77         FDRE                                         r  BTN_L/enable_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            BTN_R/data_out_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.121ns  (logic 1.480ns (24.173%)  route 4.641ns (75.827%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.915ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_IBUF_inst/O
                         net (fo=124, routed)         4.641     6.121    BTN_R/rst_IBUF
    SLICE_X53Y78         FDCE                                         f  BTN_R/data_out_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.492     4.915    BTN_R/clk_IBUF_BUFG
    SLICE_X53Y78         FDCE                                         r  BTN_R/data_out_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            sept_seg_affichage/gestion_CE1/s_count_val_200k_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.097ns  (logic 1.480ns (24.265%)  route 4.618ns (75.735%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.928ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_IBUF_inst/O
                         net (fo=124, routed)         4.618     6.097    sept_seg_affichage/gestion_CE1/rst_IBUF
    SLICE_X65Y83         FDCE                                         f  sept_seg_affichage/gestion_CE1/s_count_val_200k_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.505     4.928    sept_seg_affichage/gestion_CE1/clk_IBUF_BUFG
    SLICE_X65Y83         FDCE                                         r  sept_seg_affichage/gestion_CE1/s_count_val_200k_reg[10]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            sept_seg_affichage/gestion_CE1/s_count_val_200k_reg[12]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.097ns  (logic 1.480ns (24.265%)  route 4.618ns (75.735%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.928ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_IBUF_inst/O
                         net (fo=124, routed)         4.618     6.097    sept_seg_affichage/gestion_CE1/rst_IBUF
    SLICE_X65Y83         FDCE                                         f  sept_seg_affichage/gestion_CE1/s_count_val_200k_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.505     4.928    sept_seg_affichage/gestion_CE1/clk_IBUF_BUFG
    SLICE_X65Y83         FDCE                                         r  sept_seg_affichage/gestion_CE1/s_count_val_200k_reg[12]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            sept_seg_affichage/gestion_CE1/s_count_val_200k_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.959ns  (logic 1.480ns (24.829%)  route 4.479ns (75.171%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.927ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_IBUF_inst/O
                         net (fo=124, routed)         4.479     5.959    sept_seg_affichage/gestion_CE1/rst_IBUF
    SLICE_X65Y82         FDCE                                         f  sept_seg_affichage/gestion_CE1/s_count_val_200k_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.504     4.927    sept_seg_affichage/gestion_CE1/clk_IBUF_BUFG
    SLICE_X65Y82         FDCE                                         r  sept_seg_affichage/gestion_CE1/s_count_val_200k_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            sept_seg_affichage/gestion_CE1/s_count_val_200k_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.959ns  (logic 1.480ns (24.829%)  route 4.479ns (75.171%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.927ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_IBUF_inst/O
                         net (fo=124, routed)         4.479     5.959    sept_seg_affichage/gestion_CE1/rst_IBUF
    SLICE_X65Y82         FDCE                                         f  sept_seg_affichage/gestion_CE1/s_count_val_200k_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.504     4.927    sept_seg_affichage/gestion_CE1/clk_IBUF_BUFG
    SLICE_X65Y82         FDCE                                         r  sept_seg_affichage/gestion_CE1/s_count_val_200k_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            sept_seg_affichage/gestion_CE1/s_count_val_200k_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.959ns  (logic 1.480ns (24.829%)  route 4.479ns (75.171%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.927ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_IBUF_inst/O
                         net (fo=124, routed)         4.479     5.959    sept_seg_affichage/gestion_CE1/rst_IBUF
    SLICE_X65Y82         FDCE                                         f  sept_seg_affichage/gestion_CE1/s_count_val_200k_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.504     4.927    sept_seg_affichage/gestion_CE1/clk_IBUF_BUFG
    SLICE_X65Y82         FDCE                                         r  sept_seg_affichage/gestion_CE1/s_count_val_200k_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Control_servo/largeur/data_save_reg[16]/G
                            (positive level-sensitive latch)
  Destination:            Control_servo/largeur/sortie_reg/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.073ns  (logic 0.414ns (38.599%)  route 0.659ns (61.401%))
  Logic Levels:           4  (CARRY4=1 LDCE=1 LUT3=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y82         LDCE                         0.000     0.000 r  Control_servo/largeur/data_save_reg[16]/G
    SLICE_X59Y82         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  Control_servo/largeur/data_save_reg[16]/Q
                         net (fo=2, routed)           0.216     0.374    Control_servo/largeur/data_save[16]
    SLICE_X59Y84         LUT4 (Prop_lut4_I3_O)        0.042     0.416 r  Control_servo/largeur/s_count_val1_carry__1_i_1/O
                         net (fo=1, routed)           0.000     0.416    Control_servo/largeur/s_count_val1_carry__1_i_1_n_0
    SLICE_X59Y84         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.088     0.504 r  Control_servo/largeur/s_count_val1_carry__1/CO[0]
                         net (fo=2, routed)           0.202     0.706    Control_servo/largeur/CO[0]
    SLICE_X54Y85         LUT3 (Prop_lut3_I0_O)        0.126     0.832 r  Control_servo/largeur/sortie_i_1/O
                         net (fo=1, routed)           0.240     1.073    Control_servo/largeur/sortie0
    SLICE_X52Y85         FDRE                                         r  Control_servo/largeur/sortie_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.829     1.994    Control_servo/largeur/clk_IBUF_BUFG
    SLICE_X52Y85         FDRE                                         r  Control_servo/largeur/sortie_reg/C

Slack:                    inf
  Source:                 BTN_play
                            (input port)
  Destination:            BTN_L/enable_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.238ns  (logic 0.256ns (20.655%)  route 0.982ns (79.345%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  BTN_play (IN)
                         net (fo=0)                   0.000     0.000    BTN_play
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  BTN_play_IBUF_inst/O
                         net (fo=3, routed)           0.982     1.238    BTN_L/BTN_play_IBUF
    SLICE_X53Y77         FDRE                                         r  BTN_L/enable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.821     1.986    BTN_L/clk_IBUF_BUFG
    SLICE_X53Y77         FDRE                                         r  BTN_L/enable_reg/C

Slack:                    inf
  Source:                 BTN_pause
                            (input port)
  Destination:            BTN_R/data_out_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.238ns  (logic 0.280ns (22.652%)  route 0.957ns (77.348%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.987ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  BTN_pause (IN)
                         net (fo=0)                   0.000     0.000    BTN_pause
    M17                  IBUF (Prop_ibuf_I_O)         0.235     0.235 r  BTN_pause_IBUF_inst/O
                         net (fo=3, routed)           0.957     1.193    BTN_R/BTN_pause_IBUF
    SLICE_X53Y78         LUT2 (Prop_lut2_I0_O)        0.045     1.238 r  BTN_R/data_out_i_1__0/O
                         net (fo=1, routed)           0.000     1.238    BTN_R/data_out0_out
    SLICE_X53Y78         FDCE                                         r  BTN_R/data_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.822     1.987    BTN_R/clk_IBUF_BUFG
    SLICE_X53Y78         FDCE                                         r  BTN_R/data_out_reg/C

Slack:                    inf
  Source:                 BTN_pause
                            (input port)
  Destination:            BTN_R/enable_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.266ns  (logic 0.235ns (18.593%)  route 1.031ns (81.407%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  BTN_pause (IN)
                         net (fo=0)                   0.000     0.000    BTN_pause
    M17                  IBUF (Prop_ibuf_I_O)         0.235     0.235 r  BTN_pause_IBUF_inst/O
                         net (fo=3, routed)           1.031     1.266    BTN_R/BTN_pause_IBUF
    SLICE_X52Y77         FDRE                                         r  BTN_R/enable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.821     1.986    BTN_R/clk_IBUF_BUFG
    SLICE_X52Y77         FDRE                                         r  BTN_R/enable_reg/C

Slack:                    inf
  Source:                 Control_servo/largeur/data_save_reg[16]/G
                            (positive level-sensitive latch)
  Destination:            Control_servo/largeur/s_count_val_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.283ns  (logic 0.413ns (32.190%)  route 0.870ns (67.810%))
  Logic Levels:           4  (CARRY4=1 LDCE=1 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y82         LDCE                         0.000     0.000 r  Control_servo/largeur/data_save_reg[16]/G
    SLICE_X59Y82         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  Control_servo/largeur/data_save_reg[16]/Q
                         net (fo=2, routed)           0.216     0.374    Control_servo/largeur/data_save[16]
    SLICE_X59Y84         LUT4 (Prop_lut4_I3_O)        0.042     0.416 r  Control_servo/largeur/s_count_val1_carry__1_i_1/O
                         net (fo=1, routed)           0.000     0.416    Control_servo/largeur/s_count_val1_carry__1_i_1_n_0
    SLICE_X59Y84         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.088     0.504 f  Control_servo/largeur/s_count_val1_carry__1/CO[0]
                         net (fo=2, routed)           0.412     0.916    Control_servo/ce/CO[0]
    SLICE_X53Y85         LUT2 (Prop_lut2_I1_O)        0.125     1.041 r  Control_servo/ce/s_count_val[0]_i_1/O
                         net (fo=18, routed)          0.242     1.283    Control_servo/largeur/s_count_val_reg[17]_0
    SLICE_X58Y83         FDCE                                         r  Control_servo/largeur/s_count_val_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.830     1.995    Control_servo/largeur/clk_IBUF_BUFG
    SLICE_X58Y83         FDCE                                         r  Control_servo/largeur/s_count_val_reg[10]/C

Slack:                    inf
  Source:                 Control_servo/largeur/data_save_reg[16]/G
                            (positive level-sensitive latch)
  Destination:            Control_servo/largeur/s_count_val_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.283ns  (logic 0.413ns (32.190%)  route 0.870ns (67.810%))
  Logic Levels:           4  (CARRY4=1 LDCE=1 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y82         LDCE                         0.000     0.000 r  Control_servo/largeur/data_save_reg[16]/G
    SLICE_X59Y82         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  Control_servo/largeur/data_save_reg[16]/Q
                         net (fo=2, routed)           0.216     0.374    Control_servo/largeur/data_save[16]
    SLICE_X59Y84         LUT4 (Prop_lut4_I3_O)        0.042     0.416 r  Control_servo/largeur/s_count_val1_carry__1_i_1/O
                         net (fo=1, routed)           0.000     0.416    Control_servo/largeur/s_count_val1_carry__1_i_1_n_0
    SLICE_X59Y84         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.088     0.504 f  Control_servo/largeur/s_count_val1_carry__1/CO[0]
                         net (fo=2, routed)           0.412     0.916    Control_servo/ce/CO[0]
    SLICE_X53Y85         LUT2 (Prop_lut2_I1_O)        0.125     1.041 r  Control_servo/ce/s_count_val[0]_i_1/O
                         net (fo=18, routed)          0.242     1.283    Control_servo/largeur/s_count_val_reg[17]_0
    SLICE_X58Y83         FDCE                                         r  Control_servo/largeur/s_count_val_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.830     1.995    Control_servo/largeur/clk_IBUF_BUFG
    SLICE_X58Y83         FDCE                                         r  Control_servo/largeur/s_count_val_reg[11]/C

Slack:                    inf
  Source:                 Control_servo/largeur/data_save_reg[16]/G
                            (positive level-sensitive latch)
  Destination:            Control_servo/largeur/s_count_val_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.283ns  (logic 0.413ns (32.190%)  route 0.870ns (67.810%))
  Logic Levels:           4  (CARRY4=1 LDCE=1 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y82         LDCE                         0.000     0.000 r  Control_servo/largeur/data_save_reg[16]/G
    SLICE_X59Y82         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  Control_servo/largeur/data_save_reg[16]/Q
                         net (fo=2, routed)           0.216     0.374    Control_servo/largeur/data_save[16]
    SLICE_X59Y84         LUT4 (Prop_lut4_I3_O)        0.042     0.416 r  Control_servo/largeur/s_count_val1_carry__1_i_1/O
                         net (fo=1, routed)           0.000     0.416    Control_servo/largeur/s_count_val1_carry__1_i_1_n_0
    SLICE_X59Y84         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.088     0.504 f  Control_servo/largeur/s_count_val1_carry__1/CO[0]
                         net (fo=2, routed)           0.412     0.916    Control_servo/ce/CO[0]
    SLICE_X53Y85         LUT2 (Prop_lut2_I1_O)        0.125     1.041 r  Control_servo/ce/s_count_val[0]_i_1/O
                         net (fo=18, routed)          0.242     1.283    Control_servo/largeur/s_count_val_reg[17]_0
    SLICE_X58Y83         FDCE                                         r  Control_servo/largeur/s_count_val_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.830     1.995    Control_servo/largeur/clk_IBUF_BUFG
    SLICE_X58Y83         FDCE                                         r  Control_servo/largeur/s_count_val_reg[8]/C

Slack:                    inf
  Source:                 Control_servo/largeur/data_save_reg[16]/G
                            (positive level-sensitive latch)
  Destination:            Control_servo/largeur/s_count_val_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.283ns  (logic 0.413ns (32.190%)  route 0.870ns (67.810%))
  Logic Levels:           4  (CARRY4=1 LDCE=1 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y82         LDCE                         0.000     0.000 r  Control_servo/largeur/data_save_reg[16]/G
    SLICE_X59Y82         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  Control_servo/largeur/data_save_reg[16]/Q
                         net (fo=2, routed)           0.216     0.374    Control_servo/largeur/data_save[16]
    SLICE_X59Y84         LUT4 (Prop_lut4_I3_O)        0.042     0.416 r  Control_servo/largeur/s_count_val1_carry__1_i_1/O
                         net (fo=1, routed)           0.000     0.416    Control_servo/largeur/s_count_val1_carry__1_i_1_n_0
    SLICE_X59Y84         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.088     0.504 f  Control_servo/largeur/s_count_val1_carry__1/CO[0]
                         net (fo=2, routed)           0.412     0.916    Control_servo/ce/CO[0]
    SLICE_X53Y85         LUT2 (Prop_lut2_I1_O)        0.125     1.041 r  Control_servo/ce/s_count_val[0]_i_1/O
                         net (fo=18, routed)          0.242     1.283    Control_servo/largeur/s_count_val_reg[17]_0
    SLICE_X58Y83         FDCE                                         r  Control_servo/largeur/s_count_val_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.830     1.995    Control_servo/largeur/clk_IBUF_BUFG
    SLICE_X58Y83         FDCE                                         r  Control_servo/largeur/s_count_val_reg[9]/C

Slack:                    inf
  Source:                 Control_servo/largeur/data_save_reg[16]/G
                            (positive level-sensitive latch)
  Destination:            Control_servo/largeur/s_count_val_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.302ns  (logic 0.413ns (31.725%)  route 0.889ns (68.275%))
  Logic Levels:           4  (CARRY4=1 LDCE=1 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y82         LDCE                         0.000     0.000 r  Control_servo/largeur/data_save_reg[16]/G
    SLICE_X59Y82         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  Control_servo/largeur/data_save_reg[16]/Q
                         net (fo=2, routed)           0.216     0.374    Control_servo/largeur/data_save[16]
    SLICE_X59Y84         LUT4 (Prop_lut4_I3_O)        0.042     0.416 r  Control_servo/largeur/s_count_val1_carry__1_i_1/O
                         net (fo=1, routed)           0.000     0.416    Control_servo/largeur/s_count_val1_carry__1_i_1_n_0
    SLICE_X59Y84         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.088     0.504 f  Control_servo/largeur/s_count_val1_carry__1/CO[0]
                         net (fo=2, routed)           0.412     0.916    Control_servo/ce/CO[0]
    SLICE_X53Y85         LUT2 (Prop_lut2_I1_O)        0.125     1.041 r  Control_servo/ce/s_count_val[0]_i_1/O
                         net (fo=18, routed)          0.261     1.302    Control_servo/largeur/s_count_val_reg[17]_0
    SLICE_X58Y84         FDCE                                         r  Control_servo/largeur/s_count_val_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.831     1.996    Control_servo/largeur/clk_IBUF_BUFG
    SLICE_X58Y84         FDCE                                         r  Control_servo/largeur/s_count_val_reg[12]/C

Slack:                    inf
  Source:                 Control_servo/largeur/data_save_reg[16]/G
                            (positive level-sensitive latch)
  Destination:            Control_servo/largeur/s_count_val_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.302ns  (logic 0.413ns (31.725%)  route 0.889ns (68.275%))
  Logic Levels:           4  (CARRY4=1 LDCE=1 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y82         LDCE                         0.000     0.000 r  Control_servo/largeur/data_save_reg[16]/G
    SLICE_X59Y82         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  Control_servo/largeur/data_save_reg[16]/Q
                         net (fo=2, routed)           0.216     0.374    Control_servo/largeur/data_save[16]
    SLICE_X59Y84         LUT4 (Prop_lut4_I3_O)        0.042     0.416 r  Control_servo/largeur/s_count_val1_carry__1_i_1/O
                         net (fo=1, routed)           0.000     0.416    Control_servo/largeur/s_count_val1_carry__1_i_1_n_0
    SLICE_X59Y84         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.088     0.504 f  Control_servo/largeur/s_count_val1_carry__1/CO[0]
                         net (fo=2, routed)           0.412     0.916    Control_servo/ce/CO[0]
    SLICE_X53Y85         LUT2 (Prop_lut2_I1_O)        0.125     1.041 r  Control_servo/ce/s_count_val[0]_i_1/O
                         net (fo=18, routed)          0.261     1.302    Control_servo/largeur/s_count_val_reg[17]_0
    SLICE_X58Y84         FDCE                                         r  Control_servo/largeur/s_count_val_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.831     1.996    Control_servo/largeur/clk_IBUF_BUFG
    SLICE_X58Y84         FDCE                                         r  Control_servo/largeur/s_count_val_reg[13]/C





