<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="double_iq_pid_vco_meanReal_0_0_synth_1" LaunchDir="/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.runs/double_iq_pid_vco_meanReal_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="double_iq_pid_vco_meanReal_1_0_synth_1" LaunchDir="/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.runs/double_iq_pid_vco_meanReal_1_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="double_iq_pid_vco_meanReal_0_0_synth_1"/>
	</Run>
	<Run Id="double_iq_pid_vco_meanReal_2_0_synth_1" LaunchDir="/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.runs/double_iq_pid_vco_meanReal_2_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="double_iq_pid_vco_meanReal_3_0_synth_1" LaunchDir="/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.runs/double_iq_pid_vco_meanReal_3_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="double_iq_pid_vco_meanReal_2_0_synth_1"/>
	</Run>
	<Run Id="double_iq_pid_vco_dataReal_to_ram_slow_0_synth_1" LaunchDir="/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.runs/double_iq_pid_vco_dataReal_to_ram_slow_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="double_iq_pid_vco_dataReal_to_ram_fast_0_synth_1" LaunchDir="/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.runs/double_iq_pid_vco_dataReal_to_ram_fast_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="double_iq_pid_vco_dupplReal_0_0_synth_1" LaunchDir="/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.runs/double_iq_pid_vco_dupplReal_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="double_iq_pid_vco_dupplReal_0_1_synth_1" LaunchDir="/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.runs/double_iq_pid_vco_dupplReal_0_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="double_iq_pid_vco_dupplReal_0_0_synth_1"/>
	</Run>
	<Run Id="synth_1" LaunchDir="/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="double_iq_pid_vco_meanReal_0_0_synth_1"/>
		<Parent Id="double_iq_pid_vco_meanReal_1_0_synth_1"/>
		<Parent Id="double_iq_pid_vco_meanReal_2_0_synth_1"/>
		<Parent Id="double_iq_pid_vco_meanReal_3_0_synth_1"/>
		<Parent Id="double_iq_pid_vco_dataReal_to_ram_slow_0_synth_1"/>
		<Parent Id="double_iq_pid_vco_dataReal_to_ram_fast_0_synth_1"/>
		<Parent Id="double_iq_pid_vco_dupplReal_0_0_synth_1"/>
		<Parent Id="double_iq_pid_vco_dupplReal_0_1_synth_1"/>
	</Run>
	<Run Id="impl_1" LaunchDir="/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.runs/impl_1" FlowId="Vivado_Implementation" FromStepId="init_design" ToStepId="write_bitstream">
		<Parent Id="synth_1"/>
		<Parent Id="double_iq_pid_vco_meanReal_0_0_synth_1"/>
		<Parent Id="double_iq_pid_vco_meanReal_1_0_synth_1"/>
		<Parent Id="double_iq_pid_vco_meanReal_2_0_synth_1"/>
		<Parent Id="double_iq_pid_vco_meanReal_3_0_synth_1"/>
		<Parent Id="double_iq_pid_vco_dataReal_to_ram_slow_0_synth_1"/>
		<Parent Id="double_iq_pid_vco_dataReal_to_ram_fast_0_synth_1"/>
		<Parent Id="double_iq_pid_vco_dupplReal_0_0_synth_1"/>
		<Parent Id="double_iq_pid_vco_dupplReal_0_1_synth_1"/>
	</Run>
	<Parameters>
		<Parameter Name="runs.monitorLSFJobs" Val="true" Type="bool"/>
		<Parameter Name="runs.enableClusterConf" Val="true" Type="bool"/>
	</Parameters>
</Runs>

