//! **************************************************************************
// Written by: Map P.20131013 on Mon May 04 20:37:14 2015
//! **************************************************************************

SCHEMATIC START;
COMP "buttons_in<3>" LOCATE = SITE "H13" LEVEL 1;
COMP "leds_out<0>" LOCATE = SITE "J14" LEVEL 1;
COMP "leds_out<1>" LOCATE = SITE "J15" LEVEL 1;
COMP "leds_out<2>" LOCATE = SITE "K15" LEVEL 1;
COMP "leds_out<3>" LOCATE = SITE "K14" LEVEL 1;
COMP "leds_out<4>" LOCATE = SITE "E17" LEVEL 1;
COMP "leds_out<5>" LOCATE = SITE "P15" LEVEL 1;
COMP "leds_out<6>" LOCATE = SITE "F4" LEVEL 1;
COMP "leds_out<7>" LOCATE = SITE "R4" LEVEL 1;
COMP "switches_in<5>" LOCATE = SITE "L13" LEVEL 1;
COMP "switches_in<6>" LOCATE = SITE "N17" LEVEL 1;
COMP "switches_in<7>" LOCATE = SITE "R17" LEVEL 1;
COMP "CK_50MHz" LOCATE = SITE "B8" LEVEL 1;
COMP "RS232_Rx" LOCATE = SITE "U6" LEVEL 1;
COMP "RS232_Tx" LOCATE = SITE "P9" LEVEL 1;
NET "CK_50MHz_BUFGP/IBUFG" BEL "CK_50MHz_BUFGP/BUFG.GCLKMUX" USELOCALCONNECT;
TIMEGRP CK_50MHz = BEL "clock_divider/half_ck_signal" BEL
        "CK_50MHz_BUFGP/BUFG.GCLKMUX" BEL "CK_50MHz_BUFGP/BUFG";
PIN
        hostintf/hostintf/IMem_in_host_intf/Regular_IMem/Mram_Memory_array1.A_pins<11>
        = BEL
        "hostintf/hostintf/IMem_in_host_intf/Regular_IMem/Mram_Memory_array1.A"
        PINNAME CLKA;
PIN
        hostintf/hostintf/IMem_in_host_intf/Regular_IMem/Mram_Memory_array1.B_pins<11>
        = BEL
        "hostintf/hostintf/IMem_in_host_intf/Regular_IMem/Mram_Memory_array1.B"
        PINNAME CLKB;
PIN
        hostintf/hostintf/IMem_in_host_intf/Regular_IMem/Mram_Memory_array2.A_pins<11>
        = BEL
        "hostintf/hostintf/IMem_in_host_intf/Regular_IMem/Mram_Memory_array2.A"
        PINNAME CLKA;
PIN
        hostintf/hostintf/IMem_in_host_intf/Regular_IMem/Mram_Memory_array2.B_pins<11>
        = BEL
        "hostintf/hostintf/IMem_in_host_intf/Regular_IMem/Mram_Memory_array2.B"
        PINNAME CLKB;
PIN hostintf/hostintf/DMem_in_host_intf/VGA_mem/Mram_Memory_array7.A_pins<13>
        = BEL
        "hostintf/hostintf/DMem_in_host_intf/VGA_mem/Mram_Memory_array7.A"
        PINNAME CLKA;
PIN hostintf/hostintf/DMem_in_host_intf/VGA_mem/Mram_Memory_array7.B_pins<13>
        = BEL
        "hostintf/hostintf/DMem_in_host_intf/VGA_mem/Mram_Memory_array7.B"
        PINNAME CLKB;
PIN hostintf/hostintf/DMem_in_host_intf/VGA_mem/Mram_Memory_array6.A_pins<13>
        = BEL
        "hostintf/hostintf/DMem_in_host_intf/VGA_mem/Mram_Memory_array6.A"
        PINNAME CLKA;
PIN hostintf/hostintf/DMem_in_host_intf/VGA_mem/Mram_Memory_array6.B_pins<13>
        = BEL
        "hostintf/hostintf/DMem_in_host_intf/VGA_mem/Mram_Memory_array6.B"
        PINNAME CLKB;
PIN hostintf/hostintf/DMem_in_host_intf/VGA_mem/Mram_Memory_array8.A_pins<13>
        = BEL
        "hostintf/hostintf/DMem_in_host_intf/VGA_mem/Mram_Memory_array8.A"
        PINNAME CLKA;
PIN hostintf/hostintf/DMem_in_host_intf/VGA_mem/Mram_Memory_array8.B_pins<13>
        = BEL
        "hostintf/hostintf/DMem_in_host_intf/VGA_mem/Mram_Memory_array8.B"
        PINNAME CLKB;
PIN hostintf/hostintf/DMem_in_host_intf/VGA_mem/Mram_Memory_array4.A_pins<13>
        = BEL
        "hostintf/hostintf/DMem_in_host_intf/VGA_mem/Mram_Memory_array4.A"
        PINNAME CLKA;
PIN hostintf/hostintf/DMem_in_host_intf/VGA_mem/Mram_Memory_array4.B_pins<13>
        = BEL
        "hostintf/hostintf/DMem_in_host_intf/VGA_mem/Mram_Memory_array4.B"
        PINNAME CLKB;
PIN hostintf/hostintf/DMem_in_host_intf/VGA_mem/Mram_Memory_array3.A_pins<13>
        = BEL
        "hostintf/hostintf/DMem_in_host_intf/VGA_mem/Mram_Memory_array3.A"
        PINNAME CLKA;
PIN hostintf/hostintf/DMem_in_host_intf/VGA_mem/Mram_Memory_array3.B_pins<13>
        = BEL
        "hostintf/hostintf/DMem_in_host_intf/VGA_mem/Mram_Memory_array3.B"
        PINNAME CLKB;
PIN hostintf/hostintf/DMem_in_host_intf/VGA_mem/Mram_Memory_array5.A_pins<13>
        = BEL
        "hostintf/hostintf/DMem_in_host_intf/VGA_mem/Mram_Memory_array5.A"
        PINNAME CLKA;
PIN hostintf/hostintf/DMem_in_host_intf/VGA_mem/Mram_Memory_array5.B_pins<13>
        = BEL
        "hostintf/hostintf/DMem_in_host_intf/VGA_mem/Mram_Memory_array5.B"
        PINNAME CLKB;
PIN hostintf/hostintf/DMem_in_host_intf/VGA_mem/Mram_Memory_array1.A_pins<13>
        = BEL
        "hostintf/hostintf/DMem_in_host_intf/VGA_mem/Mram_Memory_array1.A"
        PINNAME CLKA;
PIN hostintf/hostintf/DMem_in_host_intf/VGA_mem/Mram_Memory_array1.B_pins<13>
        = BEL
        "hostintf/hostintf/DMem_in_host_intf/VGA_mem/Mram_Memory_array1.B"
        PINNAME CLKB;
PIN
        hostintf/hostintf/DMem_in_host_intf/Regular_Dmem/Mram_Memory_array2.A_pins<11>
        = BEL
        "hostintf/hostintf/DMem_in_host_intf/Regular_Dmem/Mram_Memory_array2.A"
        PINNAME CLKA;
PIN
        hostintf/hostintf/DMem_in_host_intf/Regular_Dmem/Mram_Memory_array2.B_pins<11>
        = BEL
        "hostintf/hostintf/DMem_in_host_intf/Regular_Dmem/Mram_Memory_array2.B"
        PINNAME CLKB;
PIN hostintf/hostintf/DMem_in_host_intf/VGA_mem/Mram_Memory_array2.A_pins<13>
        = BEL
        "hostintf/hostintf/DMem_in_host_intf/VGA_mem/Mram_Memory_array2.A"
        PINNAME CLKA;
PIN hostintf/hostintf/DMem_in_host_intf/VGA_mem/Mram_Memory_array2.B_pins<13>
        = BEL
        "hostintf/hostintf/DMem_in_host_intf/VGA_mem/Mram_Memory_array2.B"
        PINNAME CLKB;
PIN
        hostintf/hostintf/DMem_in_host_intf/Regular_Dmem/Mram_Memory_array1.A_pins<11>
        = BEL
        "hostintf/hostintf/DMem_in_host_intf/Regular_Dmem/Mram_Memory_array1.A"
        PINNAME CLKA;
PIN
        hostintf/hostintf/DMem_in_host_intf/Regular_Dmem/Mram_Memory_array1.B_pins<11>
        = BEL
        "hostintf/hostintf/DMem_in_host_intf/Regular_Dmem/Mram_Memory_array1.B"
        PINNAME CLKB;
TIMEGRP clock_divider/half_ck_signal = BEL "clock_divider/half_ck_signal" BEL
        "Fetch_unit_imp/PC_reg_0" BEL "Fetch_unit_imp/PC_reg_1" BEL
        "Fetch_unit_imp/PC_reg_2" BEL "Fetch_unit_imp/PC_reg_3" BEL
        "Fetch_unit_imp/PC_reg_4" BEL "Fetch_unit_imp/PC_reg_5" BEL
        "Fetch_unit_imp/PC_reg_6" BEL "Fetch_unit_imp/PC_reg_7" BEL
        "Fetch_unit_imp/PC_reg_8" BEL "Fetch_unit_imp/PC_reg_9" BEL
        "Fetch_unit_imp/PC_reg_10" BEL "Fetch_unit_imp/PC_reg_11" BEL
        "Fetch_unit_imp/PC_reg_12" BEL "Fetch_unit_imp/PC_reg_13" BEL
        "Fetch_unit_imp/PC_reg_14" BEL "Fetch_unit_imp/PC_reg_15" BEL
        "Fetch_unit_imp/PC_reg_16" BEL "Fetch_unit_imp/PC_reg_17" BEL
        "Fetch_unit_imp/PC_reg_18" BEL "Fetch_unit_imp/PC_reg_19" BEL
        "Fetch_unit_imp/PC_reg_20" BEL "Fetch_unit_imp/PC_reg_21" BEL
        "Fetch_unit_imp/PC_reg_22" BEL "Fetch_unit_imp/PC_reg_23" BEL
        "Fetch_unit_imp/PC_reg_24" BEL "Fetch_unit_imp/PC_reg_25" BEL
        "Fetch_unit_imp/PC_reg_26" BEL "Fetch_unit_imp/PC_reg_27" BEL
        "Fetch_unit_imp/PC_reg_28" BEL "Fetch_unit_imp/PC_reg_29" BEL
        "Fetch_unit_imp/PC_reg_30" BEL "Fetch_unit_imp/PC_reg_31" BEL
        "Fetch_unit_imp/PC_plus_4_pID_31" BEL
        "Fetch_unit_imp/PC_plus_4_pID_30" BEL
        "Fetch_unit_imp/PC_plus_4_pID_29" BEL
        "Fetch_unit_imp/PC_plus_4_pID_28" BEL
        "Fetch_unit_imp/PC_plus_4_pID_27" BEL
        "Fetch_unit_imp/PC_plus_4_pID_26" BEL
        "Fetch_unit_imp/PC_plus_4_pID_25" BEL
        "Fetch_unit_imp/PC_plus_4_pID_24" BEL
        "Fetch_unit_imp/PC_plus_4_pID_23" BEL
        "Fetch_unit_imp/PC_plus_4_pID_22" BEL
        "Fetch_unit_imp/PC_plus_4_pID_21" BEL
        "Fetch_unit_imp/PC_plus_4_pID_20" BEL
        "Fetch_unit_imp/PC_plus_4_pID_19" BEL
        "Fetch_unit_imp/PC_plus_4_pID_18" BEL
        "Fetch_unit_imp/PC_plus_4_pID_17" BEL
        "Fetch_unit_imp/PC_plus_4_pID_16" BEL
        "Fetch_unit_imp/PC_plus_4_pID_15" BEL
        "Fetch_unit_imp/PC_plus_4_pID_14" BEL
        "Fetch_unit_imp/PC_plus_4_pID_13" BEL
        "Fetch_unit_imp/PC_plus_4_pID_12" BEL
        "Fetch_unit_imp/PC_plus_4_pID_11" BEL
        "Fetch_unit_imp/PC_plus_4_pID_10" BEL "Fetch_unit_imp/PC_plus_4_pID_9"
        BEL "Fetch_unit_imp/PC_plus_4_pID_8" BEL
        "Fetch_unit_imp/PC_plus_4_pID_7" BEL "Fetch_unit_imp/PC_plus_4_pID_6"
        BEL "Fetch_unit_imp/PC_plus_4_pID_5" BEL
        "Fetch_unit_imp/PC_plus_4_pID_4" BEL "Fetch_unit_imp/PC_plus_4_pID_3"
        BEL "Fetch_unit_imp/PC_plus_4_pID_2" BEL
        "Fetch_unit_imp/PC_plus_4_pID_1" BEL "Fetch_unit_imp/PC_plus_4_pID_0"
        BEL "hostintf/hostintf/adrs_reg_10" BEL
        "hostintf/hostintf/adrs_reg_11" BEL "hostintf/hostintf/adrs_reg_12"
        BEL "hostintf/hostintf/adrs_reg_13" BEL
        "hostintf/hostintf/adrs_reg_14" BEL "hostintf/hostintf/adrs_reg_15"
        BEL "hostintf/hostintf/adrs_reg_20" BEL
        "hostintf/hostintf/adrs_reg_22" BEL "hostintf/hostintf/adrs_reg_16"
        BEL "hostintf/hostintf/adrs_reg_21" BEL
        "hostintf/hostintf/adrs_reg_17" BEL "hostintf/hostintf/adrs_reg_18"
        BEL "hostintf/hostintf/adrs_reg_23" BEL
        "hostintf/hostintf/adrs_reg_24" BEL "hostintf/hostintf/adrs_reg_25"
        BEL "hostintf/hostintf/adrs_reg_19" BEL
        "hostintf/hostintf/adrs_reg_30" BEL "hostintf/hostintf/word_cntr_0"
        BEL "hostintf/hostintf/adrs_reg_31" BEL
        "hostintf/hostintf/adrs_reg_26" BEL "hostintf/hostintf/word_cntr_1"
        BEL "hostintf/hostintf/adrs_reg_28" BEL
        "hostintf/hostintf/adrs_reg_27" BEL "hostintf/hostintf/word_cntr_2"
        BEL "hostintf/hostintf/word_cntr_3" BEL
        "hostintf/hostintf/adrs_reg_29" BEL "hostintf/hostintf/word_cntr_4"
        BEL "hostintf/hostintf/word_cntr_5" BEL
        "hostintf/hostintf/word_cntr_8" BEL "hostintf/hostintf/word_cntr_6"
        BEL "hostintf/hostintf/word_cntr_7" BEL
        "hostintf/hostintf/word_cntr_9" BEL "hostintf/hostintf/Tx_data_reg_0"
        BEL "hostintf/hostintf/Tx_data_reg_1" BEL
        "hostintf/hostintf/Tx_data_reg_2" BEL
        "hostintf/hostintf/Tx_data_reg_3" BEL
        "hostintf/hostintf/Tx_data_reg_4" BEL
        "hostintf/hostintf/Tx_data_reg_5" BEL
        "hostintf/hostintf/Tx_data_reg_6" BEL
        "hostintf/hostintf/Tx_data_reg_7" BEL
        "hostintf/hostintf/Tx_data_reg_8" BEL
        "hostintf/hostintf/Tx_data_reg_9" BEL
        "hostintf/hostintf/Tx_data_reg_10" BEL
        "hostintf/hostintf/Tx_data_reg_11" BEL
        "hostintf/hostintf/Tx_data_reg_12" BEL
        "hostintf/hostintf/Tx_data_reg_13" BEL
        "hostintf/hostintf/Tx_data_reg_14" BEL
        "hostintf/hostintf/Tx_data_reg_15" BEL
        "hostintf/hostintf/Tx_data_reg_16" BEL
        "hostintf/hostintf/Tx_data_reg_17" BEL
        "hostintf/hostintf/Tx_data_reg_18" BEL
        "hostintf/hostintf/Tx_data_reg_19" BEL
        "hostintf/hostintf/Tx_data_reg_20" BEL
        "hostintf/hostintf/Tx_data_reg_21" BEL
        "hostintf/hostintf/Tx_data_reg_22" BEL
        "hostintf/hostintf/Tx_data_reg_23" BEL
        "hostintf/hostintf/Tx_data_reg_24" BEL
        "hostintf/hostintf/Tx_data_reg_25" BEL
        "hostintf/hostintf/Tx_data_reg_26" BEL
        "hostintf/hostintf/Tx_data_reg_27" BEL
        "hostintf/hostintf/Tx_data_reg_28" BEL
        "hostintf/hostintf/Tx_data_reg_29" BEL
        "hostintf/hostintf/Tx_data_reg_30" BEL
        "hostintf/hostintf/Tx_data_reg_31" BEL
        "hostintf/hostintf/wr_data_reg_12" BEL
        "hostintf/hostintf/wr_data_reg_10" BEL
        "hostintf/hostintf/wr_data_reg_11" BEL
        "hostintf/hostintf/wr_data_reg_13" BEL
        "hostintf/hostintf/wr_data_reg_14" BEL
        "hostintf/hostintf/wr_data_reg_15" BEL
        "hostintf/hostintf/wr_data_reg_20" BEL
        "hostintf/hostintf/wr_data_reg_22" BEL
        "hostintf/hostintf/wr_data_reg_16" BEL
        "hostintf/hostintf/wr_data_reg_21" BEL
        "hostintf/hostintf/wr_data_reg_17" BEL
        "hostintf/hostintf/wr_data_reg_18" BEL
        "hostintf/hostintf/wr_data_reg_23" BEL
        "hostintf/hostintf/wr_data_reg_25" BEL
        "hostintf/hostintf/wr_data_reg_19" BEL
        "hostintf/hostintf/wr_data_reg_24" BEL
        "hostintf/hostintf/wr_data_reg_30" BEL
        "hostintf/hostintf/wr_data_reg_31" BEL
        "hostintf/hostintf/wr_data_reg_26" BEL
        "hostintf/hostintf/wr_data_reg_27" BEL
        "hostintf/hostintf/word_cntr_10" BEL
        "hostintf/hostintf/wr_data_reg_28" BEL
        "hostintf/hostintf/wr_data_reg_29" BEL
        "hostintf/hostintf/word_cntr_11" BEL "hostintf/hostintf/wr_data_reg_0"
        BEL "hostintf/hostintf/adrs_reg_3" BEL "hostintf/hostintf/adrs_reg_2"
        BEL "hostintf/hostintf/wr_data_reg_1" BEL
        "hostintf/hostintf/wr_data_reg_2" BEL "hostintf/hostintf/adrs_reg_4"
        BEL "hostintf/hostintf/wr_data_reg_3" BEL
        "hostintf/hostintf/adrs_reg_5" BEL "hostintf/hostintf/wr_data_reg_5"
        BEL "hostintf/hostintf/wr_data_reg_4" BEL
        "hostintf/hostintf/adrs_reg_6" BEL "hostintf/hostintf/adrs_reg_7" BEL
        "hostintf/hostintf/wr_data_reg_6" BEL "hostintf/hostintf/adrs_reg_8"
        BEL "hostintf/hostintf/wr_data_reg_7" BEL
        "hostintf/hostintf/wr_data_reg_9" BEL "hostintf/hostintf/adrs_reg_9"
        BEL "hostintf/hostintf/wr_data_reg_8" BEL
        "hostintf/hostintf/cmd_reg_0" BEL "hostintf/hostintf/cmd_reg_3" BEL
        "hostintf/hostintf/cmd_reg_1" BEL "hostintf/hostintf/cmd_reg_2" BEL
        "hostintf/hostintf/cmd_reg_4" BEL "hostintf/hostintf/cmd_reg_5" BEL
        "hostintf/hostintf/cmd_reg_6" BEL "hostintf/hostintf/cmd_reg_7" BEL
        "hostintf/hostintf/Rx_data_reg_0" BEL
        "hostintf/hostintf/Rx_data_reg_1" BEL
        "hostintf/hostintf/Rx_data_reg_2" BEL
        "hostintf/hostintf/Rx_data_reg_3" BEL
        "hostintf/hostintf/Rx_data_reg_4" BEL
        "hostintf/hostintf/Rx_data_reg_6" BEL
        "hostintf/hostintf/Rx_data_reg_7" BEL
        "hostintf/hostintf/MIPS_ck_select_1" BEL
        "hostintf/hostintf/MIPS_ck_select_2" BEL
        "hostintf/hostintf/MIPS_ck_select_3" BEL
        "hostintf/hostintf/char_cntr_0" BEL "hostintf/hostintf/char_cntr_1"
        BEL "hostintf/hostintf/char_cntr_2" BEL
        "hostintf/hostintf/CrntState_33" BEL "hostintf/hostintf/CrntState_32"
        BEL "hostintf/hostintf/CrntState_31" BEL
        "hostintf/hostintf/CrntState_30" BEL "hostintf/hostintf/CrntState_29"
        BEL "hostintf/hostintf/CrntState_28" BEL
        "hostintf/hostintf/CrntState_27" BEL "hostintf/hostintf/CrntState_26"
        BEL "hostintf/hostintf/CrntState_25" BEL
        "hostintf/hostintf/CrntState_24" BEL "hostintf/hostintf/CrntState_23"
        BEL "hostintf/hostintf/CrntState_22" BEL
        "hostintf/hostintf/CrntState_21" BEL "hostintf/hostintf/CrntState_20"
        BEL "hostintf/hostintf/CrntState_18" BEL
        "hostintf/hostintf/CrntState_17" BEL "hostintf/hostintf/CrntState_19"
        BEL "hostintf/hostintf/CrntState_15" BEL
        "hostintf/hostintf/CrntState_14" BEL "hostintf/hostintf/CrntState_13"
        BEL "hostintf/hostintf/CrntState_5" BEL
        "hostintf/hostintf/CrntState_4" BEL "hostintf/hostintf/CrntState_3"
        BEL "hostintf/hostintf/CrntState_1" BEL
        "hostintf/hostintf/CrntState_0" BEL "hostintf/hostintf/CrntState_2"
        BEL "hostintf/hostintf/Flash_intf_in_host_intf/CrntState_FSM_FFd44"
        BEL "hostintf/hostintf/Flash_intf_in_host_intf/CrntState_FSM_FFd45"
        BEL "hostintf/hostintf/Flash_intf_in_host_intf/CrntState_FSM_FFd46"
        BEL "hostintf/hostintf/Flash_intf_in_host_intf/CrntState_FSM_FFd47"
        BEL "hostintf/hostintf/Flash_intf_in_host_intf/CrntState_FSM_FFd48"
        BEL "hostintf/hostintf/Flash_intf_in_host_intf/CrntState_FSM_FFd49"
        BEL "hostintf/hostintf/Flash_intf_in_host_intf/CrntState_FSM_FFd50"
        BEL "hostintf/hostintf/Flash_intf_in_host_intf/CrntState_FSM_FFd51"
        BEL "hostintf/hostintf/Flash_intf_in_host_intf/CrntState_FSM_FFd52"
        BEL "hostintf/hostintf/Flash_intf_in_host_intf/CrntState_FSM_FFd53"
        BEL "hostintf/hostintf/Flash_intf_in_host_intf/CrntState_FSM_FFd54"
        BEL "hostintf/hostintf/Flash_intf_in_host_intf/CrntState_FSM_FFd55"
        BEL "hostintf/hostintf/Flash_intf_in_host_intf/CrntState_FSM_FFd56"
        BEL "hostintf/hostintf/Flash_intf_in_host_intf/CrntState_FSM_FFd77"
        BEL "hostintf/hostintf/Flash_intf_in_host_intf/CrntState_FSM_FFd57"
        BEL "hostintf/hostintf/Flash_intf_in_host_intf/CrntState_FSM_FFd78"
        BEL "hostintf/hostintf/Flash_intf_in_host_intf/CrntState_FSM_FFd58"
        BEL "hostintf/hostintf/Flash_intf_in_host_intf/CrntState_FSM_FFd79"
        BEL "hostintf/hostintf/Flash_intf_in_host_intf/CrntState_FSM_FFd59"
        BEL "hostintf/hostintf/Flash_intf_in_host_intf/CrntState_FSM_FFd80"
        BEL "hostintf/hostintf/Flash_intf_in_host_intf/CrntState_FSM_FFd60"
        BEL "hostintf/hostintf/Flash_intf_in_host_intf/CrntState_FSM_FFd81"
        BEL "hostintf/hostintf/Flash_intf_in_host_intf/CrntState_FSM_FFd61"
        BEL "hostintf/hostintf/Flash_intf_in_host_intf/CrntState_FSM_FFd82"
        BEL "hostintf/hostintf/Flash_intf_in_host_intf/CrntState_FSM_FFd62"
        BEL "hostintf/hostintf/Flash_intf_in_host_intf/CrntState_FSM_FFd1" BEL
        "hostintf/hostintf/Flash_intf_in_host_intf/CrntState_FSM_FFd87" BEL
        "hostintf/hostintf/Flash_intf_in_host_intf/CrntState_FSM_FFd86" BEL
        "hostintf/hostintf/Flash_intf_in_host_intf/CrntState_FSM_FFd83" BEL
        "hostintf/hostintf/Flash_intf_in_host_intf/CrntState_FSM_FFd85" BEL
        "hostintf/hostintf/Flash_intf_in_host_intf/CrntState_FSM_FFd43" BEL
        "hostintf/hostintf/Flash_intf_in_host_intf/Flash_word_cntr_9" BEL
        "hostintf/hostintf/Flash_intf_in_host_intf/Flash_word_cntr_8" BEL
        "hostintf/hostintf/Flash_intf_in_host_intf/Flash_word_cntr_7" BEL
        "hostintf/hostintf/Flash_intf_in_host_intf/Flash_word_cntr_6" BEL
        "hostintf/hostintf/Flash_intf_in_host_intf/Flash_word_cntr_5" BEL
        "hostintf/hostintf/Flash_intf_in_host_intf/Flash_word_cntr_4" BEL
        "hostintf/hostintf/Flash_intf_in_host_intf/Flash_word_cntr_3" BEL
        "hostintf/hostintf/Flash_intf_in_host_intf/Flash_word_cntr_2" BEL
        "hostintf/hostintf/Flash_intf_in_host_intf/Flash_word_cntr_1" BEL
        "hostintf/hostintf/Flash_intf_in_host_intf/Flash_word_cntr_0" BEL
        "hostintf/hostintf/Flash_intf_in_host_intf/Flash_adrs_reg_23" BEL
        "hostintf/hostintf/Flash_intf_in_host_intf/Flash_adrs_reg_22" BEL
        "hostintf/hostintf/Flash_intf_in_host_intf/Flash_adrs_reg_21" BEL
        "hostintf/hostintf/Flash_intf_in_host_intf/Flash_adrs_reg_20" BEL
        "hostintf/hostintf/Flash_intf_in_host_intf/Flash_adrs_reg_19" BEL
        "hostintf/hostintf/Flash_intf_in_host_intf/Flash_adrs_reg_18" BEL
        "hostintf/hostintf/Flash_intf_in_host_intf/Flash_adrs_reg_17" BEL
        "hostintf/hostintf/Flash_intf_in_host_intf/Flash_adrs_reg_16" BEL
        "hostintf/hostintf/Flash_intf_in_host_intf/Flash_adrs_reg_15" BEL
        "hostintf/hostintf/Flash_intf_in_host_intf/Flash_adrs_reg_14" BEL
        "hostintf/hostintf/Flash_intf_in_host_intf/Flash_adrs_reg_13" BEL
        "hostintf/hostintf/Flash_intf_in_host_intf/Flash_adrs_reg_12" BEL
        "hostintf/hostintf/Flash_intf_in_host_intf/Flash_adrs_reg_11" BEL
        "hostintf/hostintf/Flash_intf_in_host_intf/Flash_adrs_reg_10" BEL
        "hostintf/hostintf/Flash_intf_in_host_intf/Flash_adrs_reg_9" BEL
        "hostintf/hostintf/Flash_intf_in_host_intf/Flash_adrs_reg_8" BEL
        "hostintf/hostintf/Flash_intf_in_host_intf/Flash_adrs_reg_7" BEL
        "hostintf/hostintf/Flash_intf_in_host_intf/Flash_adrs_reg_6" BEL
        "hostintf/hostintf/Flash_intf_in_host_intf/Flash_adrs_reg_5" BEL
        "hostintf/hostintf/Flash_intf_in_host_intf/Flash_adrs_reg_4" BEL
        "hostintf/hostintf/Flash_intf_in_host_intf/Flash_adrs_reg_3" BEL
        "hostintf/hostintf/Flash_intf_in_host_intf/Flash_adrs_reg_2" BEL
        "hostintf/hostintf/Flash_intf_in_host_intf/end_of_copy" BEL
        "hostintf/hostintf/Flash_intf_in_host_intf/Flash_status_reg_2" BEL
        "hostintf/hostintf/Flash_intf_in_host_intf/Flash_status_reg_0" BEL
        "hostintf/hostintf/Flash_intf_in_host_intf/MIPS_adrs_cntr_31" BEL
        "hostintf/hostintf/Flash_intf_in_host_intf/MIPS_adrs_cntr_30" BEL
        "hostintf/hostintf/Flash_intf_in_host_intf/MIPS_adrs_cntr_29" BEL
        "hostintf/hostintf/Flash_intf_in_host_intf/MIPS_adrs_cntr_28" BEL
        "hostintf/hostintf/Flash_intf_in_host_intf/MIPS_adrs_cntr_27" BEL
        "hostintf/hostintf/Flash_intf_in_host_intf/MIPS_adrs_cntr_26" BEL
        "hostintf/hostintf/Flash_intf_in_host_intf/MIPS_adrs_cntr_25" BEL
        "hostintf/hostintf/Flash_intf_in_host_intf/MIPS_adrs_cntr_24" BEL
        "hostintf/hostintf/Flash_intf_in_host_intf/MIPS_adrs_cntr_23" BEL
        "hostintf/hostintf/Flash_intf_in_host_intf/MIPS_adrs_cntr_22" BEL
        "hostintf/hostintf/Flash_intf_in_host_intf/MIPS_adrs_cntr_21" BEL
        "hostintf/hostintf/Flash_intf_in_host_intf/MIPS_adrs_cntr_20" BEL
        "hostintf/hostintf/Flash_intf_in_host_intf/MIPS_adrs_cntr_19" BEL
        "hostintf/hostintf/Flash_intf_in_host_intf/MIPS_adrs_cntr_18" BEL
        "hostintf/hostintf/Flash_intf_in_host_intf/MIPS_adrs_cntr_17" BEL
        "hostintf/hostintf/Flash_intf_in_host_intf/MIPS_adrs_cntr_16" BEL
        "hostintf/hostintf/Flash_intf_in_host_intf/MIPS_adrs_cntr_15" BEL
        "hostintf/hostintf/Flash_intf_in_host_intf/MIPS_adrs_cntr_14" BEL
        "hostintf/hostintf/Flash_intf_in_host_intf/MIPS_adrs_cntr_13" BEL
        "hostintf/hostintf/Flash_intf_in_host_intf/MIPS_adrs_cntr_12" BEL
        "hostintf/hostintf/Flash_intf_in_host_intf/MIPS_adrs_cntr_11" BEL
        "hostintf/hostintf/Flash_intf_in_host_intf/MIPS_adrs_cntr_10" BEL
        "hostintf/hostintf/Flash_intf_in_host_intf/MIPS_adrs_cntr_9" BEL
        "hostintf/hostintf/Flash_intf_in_host_intf/MIPS_adrs_cntr_8" BEL
        "hostintf/hostintf/Flash_intf_in_host_intf/MIPS_adrs_cntr_7" BEL
        "hostintf/hostintf/Flash_intf_in_host_intf/MIPS_adrs_cntr_6" BEL
        "hostintf/hostintf/Flash_intf_in_host_intf/MIPS_adrs_cntr_5" BEL
        "hostintf/hostintf/Flash_intf_in_host_intf/MIPS_adrs_cntr_4" BEL
        "hostintf/hostintf/Flash_intf_in_host_intf/MIPS_adrs_cntr_3" BEL
        "hostintf/hostintf/Flash_intf_in_host_intf/MIPS_adrs_cntr_2" BEL
        "hostintf/hostintf/Flash_intf_in_host_intf/MIPS_adrs_reg_31" BEL
        "hostintf/hostintf/Flash_intf_in_host_intf/MIPS_adrs_reg_30" BEL
        "hostintf/hostintf/Flash_intf_in_host_intf/MIPS_adrs_reg_29" BEL
        "hostintf/hostintf/Flash_intf_in_host_intf/MIPS_adrs_reg_28" BEL
        "hostintf/hostintf/Flash_intf_in_host_intf/MIPS_adrs_reg_27" BEL
        "hostintf/hostintf/Flash_intf_in_host_intf/MIPS_adrs_reg_26" BEL
        "hostintf/hostintf/Flash_intf_in_host_intf/MIPS_adrs_reg_25" BEL
        "hostintf/hostintf/Flash_intf_in_host_intf/MIPS_adrs_reg_24" BEL
        "hostintf/hostintf/Flash_intf_in_host_intf/MIPS_adrs_reg_23" BEL
        "hostintf/hostintf/Flash_intf_in_host_intf/MIPS_adrs_reg_22" BEL
        "hostintf/hostintf/Flash_intf_in_host_intf/MIPS_adrs_reg_21" BEL
        "hostintf/hostintf/Flash_intf_in_host_intf/MIPS_adrs_reg_20" BEL
        "hostintf/hostintf/Flash_intf_in_host_intf/MIPS_adrs_reg_19" BEL
        "hostintf/hostintf/Flash_intf_in_host_intf/MIPS_adrs_reg_18" BEL
        "hostintf/hostintf/Flash_intf_in_host_intf/MIPS_adrs_reg_17" BEL
        "hostintf/hostintf/Flash_intf_in_host_intf/MIPS_adrs_reg_16" BEL
        "hostintf/hostintf/Flash_intf_in_host_intf/MIPS_adrs_reg_15" BEL
        "hostintf/hostintf/Flash_intf_in_host_intf/MIPS_adrs_reg_14" BEL
        "hostintf/hostintf/Flash_intf_in_host_intf/MIPS_adrs_reg_13" BEL
        "hostintf/hostintf/Flash_intf_in_host_intf/MIPS_adrs_reg_12" BEL
        "hostintf/hostintf/Flash_intf_in_host_intf/MIPS_adrs_reg_11" BEL
        "hostintf/hostintf/Flash_intf_in_host_intf/MIPS_adrs_reg_10" BEL
        "hostintf/hostintf/Flash_intf_in_host_intf/MIPS_adrs_reg_9" BEL
        "hostintf/hostintf/Flash_intf_in_host_intf/MIPS_adrs_reg_8" BEL
        "hostintf/hostintf/Flash_intf_in_host_intf/MIPS_adrs_reg_7" BEL
        "hostintf/hostintf/Flash_intf_in_host_intf/MIPS_adrs_reg_6" BEL
        "hostintf/hostintf/Flash_intf_in_host_intf/MIPS_adrs_reg_5" BEL
        "hostintf/hostintf/Flash_intf_in_host_intf/MIPS_adrs_reg_4" BEL
        "hostintf/hostintf/Flash_intf_in_host_intf/MIPS_adrs_reg_3" BEL
        "hostintf/hostintf/Flash_intf_in_host_intf/MIPS_adrs_reg_2" BEL
        "hostintf/hostintf/Flash_intf_in_host_intf/MIPS_adrs_reg_1" BEL
        "hostintf/hostintf/Flash_intf_in_host_intf/MIPS_adrs_reg_0" BEL
        "hostintf/hostintf/Flash_intf_in_host_intf/Flash_word_count_reg_9" BEL
        "hostintf/hostintf/Flash_intf_in_host_intf/Flash_word_count_reg_8" BEL
        "hostintf/hostintf/Flash_intf_in_host_intf/Flash_word_count_reg_7" BEL
        "hostintf/hostintf/Flash_intf_in_host_intf/Flash_word_count_reg_6" BEL
        "hostintf/hostintf/Flash_intf_in_host_intf/Flash_word_count_reg_5" BEL
        "hostintf/hostintf/Flash_intf_in_host_intf/Flash_word_count_reg_4" BEL
        "hostintf/hostintf/Flash_intf_in_host_intf/Flash_word_count_reg_3" BEL
        "hostintf/hostintf/Flash_intf_in_host_intf/Flash_word_count_reg_2" BEL
        "hostintf/hostintf/Flash_intf_in_host_intf/Flash_word_count_reg_1" BEL
        "hostintf/hostintf/Flash_intf_in_host_intf/Flash_word_count_reg_0" BEL
        "hostintf/hostintf/IMem_in_host_intf/MIPS_adrs_is_BOOT_area_dlyd" BEL
        "hostintf/hostintf/IMem_in_host_intf/Host_adrs_is_400K_hex_dlyd" BEL
        "hostintf/hostintf/IMem_in_host_intf/MIPS_adrs_is_400K_hex_dlyd" BEL
        "hostintf/hostintf/DMem_in_host_intf/kbintf/fall_detect" BEL
        "hostintf/hostintf/DMem_in_host_intf/kbintf/scan_code_shift_reg_29"
        BEL
        "hostintf/hostintf/DMem_in_host_intf/kbintf/scan_code_shift_reg_28"
        BEL
        "hostintf/hostintf/DMem_in_host_intf/kbintf/scan_code_shift_reg_27"
        BEL
        "hostintf/hostintf/DMem_in_host_intf/kbintf/scan_code_shift_reg_26"
        BEL
        "hostintf/hostintf/DMem_in_host_intf/kbintf/scan_code_shift_reg_25"
        BEL
        "hostintf/hostintf/DMem_in_host_intf/kbintf/scan_code_shift_reg_24"
        BEL
        "hostintf/hostintf/DMem_in_host_intf/kbintf/scan_code_shift_reg_23"
        BEL
        "hostintf/hostintf/DMem_in_host_intf/kbintf/scan_code_shift_reg_18"
        BEL
        "hostintf/hostintf/DMem_in_host_intf/kbintf/scan_code_shift_reg_17"
        BEL
        "hostintf/hostintf/DMem_in_host_intf/kbintf/scan_code_shift_reg_16"
        BEL
        "hostintf/hostintf/DMem_in_host_intf/kbintf/scan_code_shift_reg_15"
        BEL
        "hostintf/hostintf/DMem_in_host_intf/kbintf/scan_code_shift_reg_14"
        BEL
        "hostintf/hostintf/DMem_in_host_intf/kbintf/scan_code_shift_reg_13"
        BEL
        "hostintf/hostintf/DMem_in_host_intf/kbintf/scan_code_shift_reg_12"
        BEL "hostintf/hostintf/DMem_in_host_intf/kbintf/scan_code_shift_reg_7"
        BEL "hostintf/hostintf/DMem_in_host_intf/kbintf/scan_code_shift_reg_6"
        BEL "hostintf/hostintf/DMem_in_host_intf/kbintf/scan_code_shift_reg_5"
        BEL "hostintf/hostintf/DMem_in_host_intf/kbintf/scan_code_shift_reg_4"
        BEL "hostintf/hostintf/DMem_in_host_intf/kbintf/scan_code_shift_reg_3"
        BEL "hostintf/hostintf/DMem_in_host_intf/kbintf/scan_code_shift_reg_2"
        BEL "hostintf/hostintf/DMem_in_host_intf/kbintf/scan_code_shift_reg_1"
        BEL "hostintf/hostintf/DMem_in_host_intf/kbintf/kbd_cntr_0" BEL
        "hostintf/hostintf/DMem_in_host_intf/kbintf/kbd_cntr_1" BEL
        "hostintf/hostintf/DMem_in_host_intf/kbintf/kbd_watchdog_cntr_0" BEL
        "hostintf/hostintf/DMem_in_host_intf/kbintf/kbd_watchdog_cntr_1" BEL
        "hostintf/hostintf/DMem_in_host_intf/kbintf/kbd_watchdog_cntr_2" BEL
        "hostintf/hostintf/DMem_in_host_intf/kbintf/kbd_watchdog_cntr_3" BEL
        "hostintf/hostintf/DMem_in_host_intf/kbintf/kbd_watchdog_cntr_4" BEL
        "hostintf/hostintf/DMem_in_host_intf/kbintf/kbd_watchdog_cntr_5" BEL
        "hostintf/hostintf/DMem_in_host_intf/kbintf/kbd_watchdog_cntr_6" BEL
        "hostintf/hostintf/DMem_in_host_intf/kbintf/kbd_watchdog_cntr_7" BEL
        "hostintf/hostintf/DMem_in_host_intf/kbintf/kbd_watchdog_cntr_8" BEL
        "hostintf/hostintf/DMem_in_host_intf/kbintf/kbd_watchdog_cntr_9" BEL
        "hostintf/hostintf/DMem_in_host_intf/kbintf/kbd_watchdog_cntr_10" BEL
        "hostintf/hostintf/DMem_in_host_intf/kbintf/kbd_watchdog_cntr_11" BEL
        "hostintf/hostintf/DMem_in_host_intf/kbintf/kbd_watchdog_cntr_12" BEL
        "hostintf/hostintf/DMem_in_host_intf/kbintf/CrntState_FSM_FFd4" BEL
        "hostintf/hostintf/DMem_in_host_intf/VGA_intf/shift_cntr_0" BEL
        "hostintf/hostintf/DMem_in_host_intf/VGA_intf/shift_cntr_1" BEL
        "hostintf/hostintf/DMem_in_host_intf/VGA_intf/shift_cntr_2" BEL
        "hostintf/hostintf/DMem_in_host_intf/VGA_intf/shift_cntr_3" BEL
        "hostintf/hostintf/DMem_in_host_intf/VGA_intf/shift_cntr_4" BEL
        "hostintf/hostintf/DMem_in_host_intf/VGA_intf/VGA_rd_cntr_0" BEL
        "hostintf/hostintf/DMem_in_host_intf/VGA_intf/VGA_rd_cntr_1" BEL
        "hostintf/hostintf/DMem_in_host_intf/VGA_intf/VGA_rd_cntr_2" BEL
        "hostintf/hostintf/DMem_in_host_intf/VGA_intf/VGA_rd_cntr_3" BEL
        "hostintf/hostintf/DMem_in_host_intf/VGA_intf/VGA_rd_cntr_4" BEL
        "hostintf/hostintf/DMem_in_host_intf/VGA_intf/VGA_rd_cntr_5" BEL
        "hostintf/hostintf/DMem_in_host_intf/VGA_intf/VGA_rd_cntr_6" BEL
        "hostintf/hostintf/DMem_in_host_intf/VGA_intf/VGA_rd_cntr_7" BEL
        "hostintf/hostintf/DMem_in_host_intf/VGA_intf/VGA_rd_cntr_8" BEL
        "hostintf/hostintf/DMem_in_host_intf/VGA_intf/VGA_rd_cntr_9" BEL
        "hostintf/hostintf/DMem_in_host_intf/VGA_intf/VGA_rd_cntr_10" BEL
        "hostintf/hostintf/DMem_in_host_intf/VGA_intf/VGA_rd_cntr_11" BEL
        "hostintf/hostintf/DMem_in_host_intf/VGA_intf/V_cntr_0" BEL
        "hostintf/hostintf/DMem_in_host_intf/VGA_intf/V_cntr_1" BEL
        "hostintf/hostintf/DMem_in_host_intf/VGA_intf/V_cntr_2" BEL
        "hostintf/hostintf/DMem_in_host_intf/VGA_intf/V_cntr_3" BEL
        "hostintf/hostintf/DMem_in_host_intf/VGA_intf/V_cntr_4" BEL
        "hostintf/hostintf/DMem_in_host_intf/VGA_intf/V_cntr_5" BEL
        "hostintf/hostintf/DMem_in_host_intf/VGA_intf/V_cntr_6" BEL
        "hostintf/hostintf/DMem_in_host_intf/VGA_intf/V_cntr_7" BEL
        "hostintf/hostintf/DMem_in_host_intf/VGA_intf/V_cntr_8" BEL
        "hostintf/hostintf/DMem_in_host_intf/VGA_intf/V_cntr_9" BEL
        "hostintf/hostintf/DMem_in_host_intf/VGA_intf/H_cntr_0" BEL
        "hostintf/hostintf/DMem_in_host_intf/VGA_intf/H_cntr_1" BEL
        "hostintf/hostintf/DMem_in_host_intf/VGA_intf/H_cntr_2" BEL
        "hostintf/hostintf/DMem_in_host_intf/VGA_intf/H_cntr_3" BEL
        "hostintf/hostintf/DMem_in_host_intf/VGA_intf/H_cntr_4" BEL
        "hostintf/hostintf/DMem_in_host_intf/VGA_intf/H_cntr_5" BEL
        "hostintf/hostintf/DMem_in_host_intf/VGA_intf/H_cntr_6" BEL
        "hostintf/hostintf/DMem_in_host_intf/VGA_intf/H_cntr_7" BEL
        "hostintf/hostintf/DMem_in_host_intf/VGA_intf/H_cntr_8" BEL
        "hostintf/hostintf/DMem_in_host_intf/VGA_intf/H_cntr_9" BEL
        "hostintf/hostintf/DMem_in_host_intf/Host_adrs_is_20M_hex_dlyd" BEL
        "hostintf/hostintf/DMem_in_host_intf/Host_adrs_is_10M_hex_dlyd" BEL
        "hostintf/hostintf/DMem_in_host_intf/Host_accs_kbd_dlyd" BEL
        "hostintf/hostintf/UART_TOP/Rx_output_sync_entity/Q3" BEL
        "hostintf/hostintf/UART_TOP/Rx_output_sync_entity/Q2" BEL
        "hostintf/hostintf/UART_TOP/Rx_output_sync_entity/r0" BEL
        "hostintf/hostintf/UART_TOP/Rx_output_sync_entity/r1" BEL
        "hostintf/hostintf/UART_TOP/Rx_output_sync_entity/r2" BEL
        "hostintf/hostintf/UART_TOP/Tx_input_sync_entity/Q1" BEL
        "hostintf/hostintf/UART_TOP/Tx_input_sync_entity/p0" BEL
        "hostintf/hostintf/UART_TOP/Tx_input_sync_entity/p1" BEL
        "hostintf/hostintf/UART_TOP/Tx_input_sync_entity/p2" BEL
        "hostintf/hostintf/UART_TOP/divider_entity/T_FF" BEL
        "hostintf/hostintf/UART_TOP/divider_entity/cntr_0" BEL
        "hostintf/hostintf/UART_TOP/divider_entity/cntr_1" BEL
        "hostintf/hostintf/UART_TOP/divider_entity/cntr_2" BEL
        "hostintf/hostintf/UART_TOP/divider_entity/cntr_3" BEL
        "hostintf/hostintf/UART_TOP/divider_entity/cntr_4" BEL
        "hostintf/hostintf/UART_TOP/divider_entity/cntr_5" BEL
        "hostintf/hostintf/UART_TOP/divider_entity/cntr_6" BEL
        "hostintf/hostintf/UART_TOP/divider_entity/cntr_7" BEL
        "hostintf/hostintf/UART_TOP/Tx_data_in_reg_6" BEL
        "hostintf/hostintf/UART_TOP/Tx_data_in_reg_5" BEL
        "hostintf/hostintf/UART_TOP/Tx_data_in_reg_3" BEL
        "hostintf/hostintf/UART_TOP/Tx_data_in_reg_2" BEL
        "hostintf/hostintf/UART_TOP/Tx_data_in_reg_1" BEL
        "hostintf/hostintf/UART_TOP/Tx_data_in_reg_0" BEL
        "hostintf/hostintf/DMem_in_host_intf/kbintf/kbd_data_filterd" BEL
        "hostintf/hostintf/DMem_in_host_intf/kbintf/kbd_ck_filterd" BEL
        "hostintf/hostintf/DMem_in_host_intf/kbintf/CrntState_FSM_FFd1" BEL
        "hostintf/hostintf/DMem_in_host_intf/kbintf/CrntState_FSM_FFd2" BEL
        "hostintf/hostintf/DMem_in_host_intf/kbintf/CrntState_FSM_FFd3" BEL
        "hostintf/hostintf/CrntState_23_1" BEL
        "hostintf/hostintf/CrntState_30_1" PIN
        "hostintf/hostintf/IMem_in_host_intf/Regular_IMem/Mram_Memory_array1.A_pins<11>"
        PIN
        "hostintf/hostintf/IMem_in_host_intf/Regular_IMem/Mram_Memory_array1.B_pins<11>"
        PIN
        "hostintf/hostintf/IMem_in_host_intf/Regular_IMem/Mram_Memory_array2.A_pins<11>"
        PIN
        "hostintf/hostintf/IMem_in_host_intf/Regular_IMem/Mram_Memory_array2.B_pins<11>"
        BEL
        "hostintf/hostintf/IMem_in_host_intf/BOOT_mem/Mrom_memory_rd_data_rom0000.A"
        PIN
        "hostintf/hostintf/DMem_in_host_intf/VGA_mem/Mram_Memory_array7.A_pins<13>"
        PIN
        "hostintf/hostintf/DMem_in_host_intf/VGA_mem/Mram_Memory_array7.B_pins<13>"
        PIN
        "hostintf/hostintf/DMem_in_host_intf/VGA_mem/Mram_Memory_array6.A_pins<13>"
        PIN
        "hostintf/hostintf/DMem_in_host_intf/VGA_mem/Mram_Memory_array6.B_pins<13>"
        PIN
        "hostintf/hostintf/DMem_in_host_intf/VGA_mem/Mram_Memory_array8.A_pins<13>"
        PIN
        "hostintf/hostintf/DMem_in_host_intf/VGA_mem/Mram_Memory_array8.B_pins<13>"
        PIN
        "hostintf/hostintf/DMem_in_host_intf/VGA_mem/Mram_Memory_array4.A_pins<13>"
        PIN
        "hostintf/hostintf/DMem_in_host_intf/VGA_mem/Mram_Memory_array4.B_pins<13>"
        PIN
        "hostintf/hostintf/DMem_in_host_intf/VGA_mem/Mram_Memory_array3.A_pins<13>"
        PIN
        "hostintf/hostintf/DMem_in_host_intf/VGA_mem/Mram_Memory_array3.B_pins<13>"
        PIN
        "hostintf/hostintf/DMem_in_host_intf/VGA_mem/Mram_Memory_array5.A_pins<13>"
        PIN
        "hostintf/hostintf/DMem_in_host_intf/VGA_mem/Mram_Memory_array5.B_pins<13>"
        PIN
        "hostintf/hostintf/DMem_in_host_intf/VGA_mem/Mram_Memory_array1.A_pins<13>"
        PIN
        "hostintf/hostintf/DMem_in_host_intf/VGA_mem/Mram_Memory_array1.B_pins<13>"
        PIN
        "hostintf/hostintf/DMem_in_host_intf/Regular_Dmem/Mram_Memory_array2.A_pins<11>"
        PIN
        "hostintf/hostintf/DMem_in_host_intf/Regular_Dmem/Mram_Memory_array2.B_pins<11>"
        PIN
        "hostintf/hostintf/DMem_in_host_intf/VGA_mem/Mram_Memory_array2.A_pins<13>"
        PIN
        "hostintf/hostintf/DMem_in_host_intf/VGA_mem/Mram_Memory_array2.B_pins<13>"
        PIN
        "hostintf/hostintf/DMem_in_host_intf/Regular_Dmem/Mram_Memory_array1.A_pins<11>"
        PIN
        "hostintf/hostintf/DMem_in_host_intf/Regular_Dmem/Mram_Memory_array1.B_pins<11>"
        BEL
        "hostintf/hostintf/DMem_in_host_intf/kbintf/Mshreg_scan_code_shift_reg_30"
        BEL
        "hostintf/hostintf/DMem_in_host_intf/kbintf/scan_code_shift_reg_30"
        BEL
        "hostintf/hostintf/DMem_in_host_intf/kbintf/Mshreg_scan_code_shift_reg_19"
        BEL
        "hostintf/hostintf/DMem_in_host_intf/kbintf/scan_code_shift_reg_19"
        BEL
        "hostintf/hostintf/DMem_in_host_intf/kbintf/Mshreg_scan_code_shift_reg_8"
        BEL "hostintf/hostintf/DMem_in_host_intf/kbintf/scan_code_shift_reg_8"
        BEL "clock_divider/CK_OUT_BUFG_INST.GCLKMUX" BEL
        "clock_divider/CK_OUT_BUFG_INST";
TIMEGRP hostintf/hostintf/UART_TOP/divider_entity/T_FF1 = BEL
        "hostintf/hostintf/UART_TOP/Rx_output_sync_entity/Q1" BEL
        "hostintf/hostintf/UART_TOP/receiver_entity/Data_in_reg_0" BEL
        "hostintf/hostintf/UART_TOP/receiver_entity/Data_in_reg_1" BEL
        "hostintf/hostintf/UART_TOP/receiver_entity/Data_in_reg_2" BEL
        "hostintf/hostintf/UART_TOP/receiver_entity/Data_in_reg_3" BEL
        "hostintf/hostintf/UART_TOP/receiver_entity/Data_in_reg_4" BEL
        "hostintf/hostintf/UART_TOP/receiver_entity/Data_in_reg_5" BEL
        "hostintf/hostintf/UART_TOP/receiver_entity/Data_in_reg_6" BEL
        "hostintf/hostintf/UART_TOP/receiver_entity/Data_in_reg_7" BEL
        "hostintf/hostintf/UART_TOP/receiver_entity/Data_out_reg_0" BEL
        "hostintf/hostintf/UART_TOP/receiver_entity/Data_out_reg_1" BEL
        "hostintf/hostintf/UART_TOP/receiver_entity/Data_out_reg_2" BEL
        "hostintf/hostintf/UART_TOP/receiver_entity/Data_out_reg_3" BEL
        "hostintf/hostintf/UART_TOP/receiver_entity/Data_out_reg_4" BEL
        "hostintf/hostintf/UART_TOP/receiver_entity/Data_out_reg_5" BEL
        "hostintf/hostintf/UART_TOP/receiver_entity/Data_out_reg_6" BEL
        "hostintf/hostintf/UART_TOP/receiver_entity/Data_out_reg_7" BEL
        "hostintf/hostintf/UART_TOP/receiver_entity/sub_bit_cntr_0" BEL
        "hostintf/hostintf/UART_TOP/receiver_entity/sub_bit_cntr_1" BEL
        "hostintf/hostintf/UART_TOP/receiver_entity/sub_bit_cntr_2" BEL
        "hostintf/hostintf/UART_TOP/receiver_entity/sub_bit_cntr_3" BEL
        "hostintf/hostintf/UART_TOP/receiver_entity/bit_cntr_0" BEL
        "hostintf/hostintf/UART_TOP/receiver_entity/bit_cntr_1" BEL
        "hostintf/hostintf/UART_TOP/receiver_entity/bit_cntr_2" BEL
        "hostintf/hostintf/UART_TOP/receiver_entity/bit_cntr_3" BEL
        "hostintf/hostintf/UART_TOP/Tx_input_sync_entity/Q2" BEL
        "hostintf/hostintf/UART_TOP/Tx_input_sync_entity/r0" BEL
        "hostintf/hostintf/UART_TOP/Tx_input_sync_entity/r1" BEL
        "hostintf/hostintf/UART_TOP/Tx_input_sync_entity/r2" BEL
        "hostintf/hostintf/UART_TOP/transmitter_entity/Out_shift_reg_0" BEL
        "hostintf/hostintf/UART_TOP/transmitter_entity/Out_shift_reg_1" BEL
        "hostintf/hostintf/UART_TOP/transmitter_entity/Out_shift_reg_2" BEL
        "hostintf/hostintf/UART_TOP/transmitter_entity/Out_shift_reg_3" BEL
        "hostintf/hostintf/UART_TOP/transmitter_entity/Out_shift_reg_4" BEL
        "hostintf/hostintf/UART_TOP/transmitter_entity/Out_shift_reg_5" BEL
        "hostintf/hostintf/UART_TOP/transmitter_entity/Out_shift_reg_6" BEL
        "hostintf/hostintf/UART_TOP/transmitter_entity/Out_shift_reg_7" BEL
        "hostintf/hostintf/UART_TOP/transmitter_entity/Out_shift_reg_8" BEL
        "hostintf/hostintf/UART_TOP/transmitter_entity/CrntState_FSM_FFd2" BEL
        "hostintf/hostintf/UART_TOP/transmitter_entity/bit_cntr_0" BEL
        "hostintf/hostintf/UART_TOP/transmitter_entity/bit_cntr_1" BEL
        "hostintf/hostintf/UART_TOP/transmitter_entity/bit_cntr_2" BEL
        "hostintf/hostintf/UART_TOP/transmitter_entity/bit_cntr_3" BEL
        "hostintf/hostintf/UART_TOP/transmitter_entity/sub_bit_cntr_0" BEL
        "hostintf/hostintf/UART_TOP/transmitter_entity/sub_bit_cntr_1" BEL
        "hostintf/hostintf/UART_TOP/transmitter_entity/sub_bit_cntr_2" BEL
        "hostintf/hostintf/UART_TOP/transmitter_entity/sub_bit_cntr_3" BEL
        "hostintf/hostintf/UART_TOP/divider_entity/T_FF" BEL
        "hostintf/hostintf/UART_TOP/receiver_entity/CrntState_FSM_FFd2" BEL
        "hostintf/hostintf/UART_TOP/transmitter_entity/CrntState_FSM_FFd1" BEL
        "hostintf/hostintf/UART_TOP/receiver_entity/CrntState_FSM_FFd1" BEL
        "hostintf/hostintf/UART_TOP/receiver_entity/Mshreg_din1/SRL16E" BEL
        "hostintf/hostintf/UART_TOP/receiver_entity/din1" BEL
        "hostintf/hostintf/UART_TOP/divider_entity/T_FF_BUFG.GCLKMUX" BEL
        "hostintf/hostintf/UART_TOP/divider_entity/T_FF_BUFG";
TS_CK_50MHz = PERIOD TIMEGRP "CK_50MHz" 20 ns HIGH 50%;
TS_clock_divider_half_ck_signal = PERIOD TIMEGRP
        "clock_divider/half_ck_signal" 40 ns HIGH 50%;
TS_hostintf_hostintf_UART_TOP_divider_entity_T_FF1 = PERIOD TIMEGRP
        "hostintf/hostintf/UART_TOP/divider_entity/T_FF1" 30 ns HIGH 50%;
SCHEMATIC END;

