// Seed: 1813302137
`define pp_2 0
module module_0 (
    input id_0,
    input logic id_1
);
  logic id_2;
  wire  id_3;
  logic id_4;
  logic id_5;
  always @(id_3) begin
    id_3[1] = 1;
  end
  logic id_6;
  logic id_7;
endmodule
