{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1739878325252 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1739878325253 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 18 11:32:05 2025 " "Processing started: Tue Feb 18 11:32:05 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1739878325253 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739878325253 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pulseCouter -c pulseCouter " "Command: quartus_map --read_settings_files=on --write_settings_files=off pulseCouter -c pulseCouter" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739878325253 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1739878325428 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1739878325428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pulsecouter.bdf 1 1 " "Found 1 design units, including 1 entities, in source file pulsecouter.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 pulseCouter " "Found entity 1: pulseCouter" {  } { { "pulseCouter.bdf" "" { Schematic "C:/Users/Melo/Desktop/escola/LSD/aula2/proj3/pulseCouter.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739878330581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739878330581 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "pulseCouter " "Elaborating entity \"pulseCouter\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1739878330595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_COUNTER LPM_COUNTER:inst7 " "Elaborating entity \"LPM_COUNTER\" for hierarchy \"LPM_COUNTER:inst7\"" {  } { { "pulseCouter.bdf" "inst7" { Schematic "C:/Users/Melo/Desktop/escola/LSD/aula2/proj3/pulseCouter.bdf" { { 192 -72 64 392 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739878330621 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_COUNTER:inst7 " "Elaborated megafunction instantiation \"LPM_COUNTER:inst7\"" {  } { { "pulseCouter.bdf" "" { Schematic "C:/Users/Melo/Desktop/escola/LSD/aula2/proj3/pulseCouter.bdf" { { 192 -72 64 392 "inst7" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739878330628 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_COUNTER:inst7 " "Instantiated megafunction \"LPM_COUNTER:inst7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UP " "Parameter \"LPM_DIRECTION\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739878330628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_MODULUS 50000000 " "Parameter \"LPM_MODULUS\" = \"50000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739878330628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 26 " "Parameter \"LPM_WIDTH\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739878330628 ""}  } { { "pulseCouter.bdf" "" { Schematic "C:/Users/Melo/Desktop/escola/LSD/aula2/proj3/pulseCouter.bdf" { { 192 -72 64 392 "inst7" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1739878330628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_rpj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_rpj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_rpj " "Found entity 1: cntr_rpj" {  } { { "db/cntr_rpj.tdf" "" { Text "C:/Users/Melo/Desktop/escola/LSD/aula2/proj3/db/cntr_rpj.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739878330688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739878330688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_rpj LPM_COUNTER:inst7\|cntr_rpj:auto_generated " "Elaborating entity \"cntr_rpj\" for hierarchy \"LPM_COUNTER:inst7\|cntr_rpj:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_counter.tdf" 259 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739878330688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_eic.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_eic.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_eic " "Found entity 1: cmpr_eic" {  } { { "db/cmpr_eic.tdf" "" { Text "C:/Users/Melo/Desktop/escola/LSD/aula2/proj3/db/cmpr_eic.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739878330732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739878330732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_eic LPM_COUNTER:inst7\|cntr_rpj:auto_generated\|cmpr_eic:cmpr1 " "Elaborating entity \"cmpr_eic\" for hierarchy \"LPM_COUNTER:inst7\|cntr_rpj:auto_generated\|cmpr_eic:cmpr1\"" {  } { { "db/cntr_rpj.tdf" "cmpr1" { Text "C:/Users/Melo/Desktop/escola/LSD/aula2/proj3/db/cntr_rpj.tdf" 165 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739878330733 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1739878331241 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1739878331645 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739878331645 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "44 " "Implemented 44 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1739878331671 ""} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Implemented 3 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1739878331671 ""} { "Info" "ICUT_CUT_TM_LCELLS" "40 " "Implemented 40 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1739878331671 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1739878331671 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4838 " "Peak virtual memory: 4838 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1739878331679 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 18 11:32:11 2025 " "Processing ended: Tue Feb 18 11:32:11 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1739878331679 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1739878331679 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1739878331679 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1739878331679 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1739878332993 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1739878332993 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 18 11:32:12 2025 " "Processing started: Tue Feb 18 11:32:12 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1739878332993 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1739878332993 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off pulseCouter -c pulseCouter " "Command: quartus_fit --read_settings_files=off --write_settings_files=off pulseCouter -c pulseCouter" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1739878332993 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1739878334679 ""}
{ "Info" "0" "" "Project  = pulseCouter" {  } {  } 0 0 "Project  = pulseCouter" 0 0 "Fitter" 0 0 1739878334679 ""}
{ "Info" "0" "" "Revision = pulseCouter" {  } {  } 0 0 "Revision = pulseCouter" 0 0 "Fitter" 0 0 1739878334679 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1739878334725 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1739878334725 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "pulseCouter EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"pulseCouter\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1739878334730 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1739878334774 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1739878334774 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1739878335065 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1739878335077 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1739878335125 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1739878335125 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1739878335125 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1739878335125 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1739878335125 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1739878335125 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1739878335125 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1739878335125 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1739878335125 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1739878335125 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Melo/Desktop/escola/LSD/aula2/proj3/" { { 0 { 0 ""} 0 116 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1739878335126 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Melo/Desktop/escola/LSD/aula2/proj3/" { { 0 { 0 ""} 0 118 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1739878335126 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Melo/Desktop/escola/LSD/aula2/proj3/" { { 0 { 0 ""} 0 120 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1739878335126 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Melo/Desktop/escola/LSD/aula2/proj3/" { { 0 { 0 ""} 0 122 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1739878335126 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Melo/Desktop/escola/LSD/aula2/proj3/" { { 0 { 0 ""} 0 124 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1739878335126 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1739878335126 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1739878335127 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "4 4 " "No exact pin location assignment(s) for 4 pins of 4 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1739878335619 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "pulseCouter.sdc " "Synopsys Design Constraints File file not found: 'pulseCouter.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1739878335830 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1739878335830 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|auto_generated\|counter_comb_bita0  from: dataa  to: combout " "Cell: inst7\|auto_generated\|counter_comb_bita0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1739878335831 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|auto_generated\|counter_comb_bita10  from: cin  to: combout " "Cell: inst7\|auto_generated\|counter_comb_bita10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1739878335831 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|auto_generated\|counter_comb_bita11  from: cin  to: combout " "Cell: inst7\|auto_generated\|counter_comb_bita11  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1739878335831 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|auto_generated\|counter_comb_bita12  from: cin  to: combout " "Cell: inst7\|auto_generated\|counter_comb_bita12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1739878335831 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|auto_generated\|counter_comb_bita13  from: cin  to: combout " "Cell: inst7\|auto_generated\|counter_comb_bita13  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1739878335831 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|auto_generated\|counter_comb_bita14  from: cin  to: combout " "Cell: inst7\|auto_generated\|counter_comb_bita14  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1739878335831 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|auto_generated\|counter_comb_bita15  from: cin  to: combout " "Cell: inst7\|auto_generated\|counter_comb_bita15  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1739878335831 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|auto_generated\|counter_comb_bita16  from: cin  to: combout " "Cell: inst7\|auto_generated\|counter_comb_bita16  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1739878335831 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|auto_generated\|counter_comb_bita17  from: cin  to: combout " "Cell: inst7\|auto_generated\|counter_comb_bita17  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1739878335831 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|auto_generated\|counter_comb_bita18  from: cin  to: combout " "Cell: inst7\|auto_generated\|counter_comb_bita18  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1739878335831 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|auto_generated\|counter_comb_bita19  from: cin  to: combout " "Cell: inst7\|auto_generated\|counter_comb_bita19  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1739878335831 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|auto_generated\|counter_comb_bita1  from: cin  to: combout " "Cell: inst7\|auto_generated\|counter_comb_bita1  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1739878335831 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|auto_generated\|counter_comb_bita20  from: cin  to: combout " "Cell: inst7\|auto_generated\|counter_comb_bita20  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1739878335831 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|auto_generated\|counter_comb_bita21  from: cin  to: combout " "Cell: inst7\|auto_generated\|counter_comb_bita21  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1739878335831 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|auto_generated\|counter_comb_bita22  from: cin  to: combout " "Cell: inst7\|auto_generated\|counter_comb_bita22  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1739878335831 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|auto_generated\|counter_comb_bita23  from: cin  to: combout " "Cell: inst7\|auto_generated\|counter_comb_bita23  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1739878335831 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|auto_generated\|counter_comb_bita24  from: cin  to: combout " "Cell: inst7\|auto_generated\|counter_comb_bita24  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1739878335831 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|auto_generated\|counter_comb_bita25  from: cin  to: combout " "Cell: inst7\|auto_generated\|counter_comb_bita25  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1739878335831 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|auto_generated\|counter_comb_bita2  from: cin  to: combout " "Cell: inst7\|auto_generated\|counter_comb_bita2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1739878335831 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|auto_generated\|counter_comb_bita3  from: cin  to: combout " "Cell: inst7\|auto_generated\|counter_comb_bita3  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1739878335831 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|auto_generated\|counter_comb_bita4  from: cin  to: combout " "Cell: inst7\|auto_generated\|counter_comb_bita4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1739878335831 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|auto_generated\|counter_comb_bita5  from: cin  to: combout " "Cell: inst7\|auto_generated\|counter_comb_bita5  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1739878335831 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|auto_generated\|counter_comb_bita6  from: cin  to: combout " "Cell: inst7\|auto_generated\|counter_comb_bita6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1739878335831 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|auto_generated\|counter_comb_bita7  from: cin  to: combout " "Cell: inst7\|auto_generated\|counter_comb_bita7  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1739878335831 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|auto_generated\|counter_comb_bita8  from: cin  to: combout " "Cell: inst7\|auto_generated\|counter_comb_bita8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1739878335831 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|auto_generated\|counter_comb_bita9  from: cin  to: combout " "Cell: inst7\|auto_generated\|counter_comb_bita9  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1739878335831 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1739878335831 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1739878335832 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1739878335832 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1739878335833 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1739878336000 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1739878336001 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1739878336001 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1739878336001 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1739878336001 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1739878336001 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1739878336001 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1739878336001 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1739878336014 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1739878336014 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1739878336014 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "4 unused 2.5V 1 3 0 " "Number of I/O pins in group: 4 (unused VREF, 2.5V VCCIO, 1 input, 3 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1739878336015 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1739878336015 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1739878336015 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 52 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1739878336016 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 63 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  63 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1739878336016 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 73 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  73 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1739878336016 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 71 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1739878336016 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1739878336016 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 57 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1739878336016 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 72 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1739878336016 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1739878336016 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1739878336016 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1739878336016 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1739878336028 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1739878336030 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1739878337453 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1739878337526 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1739878337552 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1739878340478 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1739878340478 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1739878340645 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y61 X10_Y73 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y61 to location X10_Y73" {  } { { "loc" "" { Generic "C:/Users/Melo/Desktop/escola/LSD/aula2/proj3/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y61 to location X10_Y73"} { { 12 { 0 ""} 0 61 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1739878342497 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1739878342497 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1739878342764 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1739878342764 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1739878342768 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.18 " "Total time spent on timing analysis during the Fitter is 0.18 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1739878342858 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1739878342871 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1739878343057 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1739878343058 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1739878343267 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1739878343519 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Melo/Desktop/escola/LSD/aula2/proj3/output_files/pulseCouter.fit.smsg " "Generated suppressed messages file C:/Users/Melo/Desktop/escola/LSD/aula2/proj3/output_files/pulseCouter.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1739878343783 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6082 " "Peak virtual memory: 6082 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1739878343964 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 18 11:32:23 2025 " "Processing ended: Tue Feb 18 11:32:23 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1739878343964 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1739878343964 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1739878343964 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1739878343964 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1739878344841 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1739878344842 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 18 11:32:24 2025 " "Processing started: Tue Feb 18 11:32:24 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1739878344842 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1739878344842 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off pulseCouter -c pulseCouter " "Command: quartus_asm --read_settings_files=off --write_settings_files=off pulseCouter -c pulseCouter" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1739878344842 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1739878345029 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1739878346365 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1739878346435 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4997 " "Peak virtual memory: 4997 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1739878346748 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 18 11:32:26 2025 " "Processing ended: Tue Feb 18 11:32:26 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1739878346748 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1739878346748 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1739878346748 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1739878346748 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1739878347419 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1739878348081 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1739878348082 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 18 11:32:27 2025 " "Processing started: Tue Feb 18 11:32:27 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1739878348082 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1739878348082 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta pulseCouter -c pulseCouter " "Command: quartus_sta pulseCouter -c pulseCouter" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1739878348082 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1739878348164 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1739878348231 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1739878348231 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1739878348273 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1739878348273 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "pulseCouter.sdc " "Synopsys Design Constraints File file not found: 'pulseCouter.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1739878348556 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1739878348556 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name pin_name1 pin_name1 " "create_clock -period 1.000 -name pin_name1 pin_name1" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1739878348557 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name inst1 inst1 " "create_clock -period 1.000 -name inst1 inst1" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1739878348557 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name inst inst " "create_clock -period 1.000 -name inst inst" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1739878348557 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name lpm_counter:inst7\|cntr_rpj:auto_generated\|counter_reg_bit\[0\] lpm_counter:inst7\|cntr_rpj:auto_generated\|counter_reg_bit\[0\] " "create_clock -period 1.000 -name lpm_counter:inst7\|cntr_rpj:auto_generated\|counter_reg_bit\[0\] lpm_counter:inst7\|cntr_rpj:auto_generated\|counter_reg_bit\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1739878348557 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1739878348557 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|auto_generated\|counter_comb_bita0  from: datab  to: combout " "Cell: inst7\|auto_generated\|counter_comb_bita0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1739878348559 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|auto_generated\|counter_comb_bita10  from: cin  to: combout " "Cell: inst7\|auto_generated\|counter_comb_bita10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1739878348559 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|auto_generated\|counter_comb_bita11  from: cin  to: combout " "Cell: inst7\|auto_generated\|counter_comb_bita11  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1739878348559 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|auto_generated\|counter_comb_bita12  from: cin  to: combout " "Cell: inst7\|auto_generated\|counter_comb_bita12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1739878348559 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|auto_generated\|counter_comb_bita13  from: cin  to: combout " "Cell: inst7\|auto_generated\|counter_comb_bita13  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1739878348559 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|auto_generated\|counter_comb_bita14  from: cin  to: combout " "Cell: inst7\|auto_generated\|counter_comb_bita14  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1739878348559 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|auto_generated\|counter_comb_bita15  from: cin  to: combout " "Cell: inst7\|auto_generated\|counter_comb_bita15  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1739878348559 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|auto_generated\|counter_comb_bita16  from: cin  to: combout " "Cell: inst7\|auto_generated\|counter_comb_bita16  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1739878348559 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|auto_generated\|counter_comb_bita17  from: cin  to: combout " "Cell: inst7\|auto_generated\|counter_comb_bita17  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1739878348559 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|auto_generated\|counter_comb_bita18  from: cin  to: combout " "Cell: inst7\|auto_generated\|counter_comb_bita18  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1739878348559 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|auto_generated\|counter_comb_bita19  from: cin  to: combout " "Cell: inst7\|auto_generated\|counter_comb_bita19  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1739878348559 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|auto_generated\|counter_comb_bita1  from: cin  to: combout " "Cell: inst7\|auto_generated\|counter_comb_bita1  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1739878348559 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|auto_generated\|counter_comb_bita20  from: cin  to: combout " "Cell: inst7\|auto_generated\|counter_comb_bita20  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1739878348559 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|auto_generated\|counter_comb_bita21  from: cin  to: combout " "Cell: inst7\|auto_generated\|counter_comb_bita21  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1739878348559 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|auto_generated\|counter_comb_bita22  from: cin  to: combout " "Cell: inst7\|auto_generated\|counter_comb_bita22  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1739878348559 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|auto_generated\|counter_comb_bita23  from: cin  to: combout " "Cell: inst7\|auto_generated\|counter_comb_bita23  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1739878348559 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|auto_generated\|counter_comb_bita24  from: cin  to: combout " "Cell: inst7\|auto_generated\|counter_comb_bita24  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1739878348559 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|auto_generated\|counter_comb_bita25  from: cin  to: combout " "Cell: inst7\|auto_generated\|counter_comb_bita25  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1739878348559 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|auto_generated\|counter_comb_bita2  from: cin  to: combout " "Cell: inst7\|auto_generated\|counter_comb_bita2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1739878348559 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|auto_generated\|counter_comb_bita3  from: cin  to: combout " "Cell: inst7\|auto_generated\|counter_comb_bita3  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1739878348559 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|auto_generated\|counter_comb_bita4  from: cin  to: combout " "Cell: inst7\|auto_generated\|counter_comb_bita4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1739878348559 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|auto_generated\|counter_comb_bita5  from: cin  to: combout " "Cell: inst7\|auto_generated\|counter_comb_bita5  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1739878348559 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|auto_generated\|counter_comb_bita6  from: cin  to: combout " "Cell: inst7\|auto_generated\|counter_comb_bita6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1739878348559 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|auto_generated\|counter_comb_bita7  from: cin  to: combout " "Cell: inst7\|auto_generated\|counter_comb_bita7  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1739878348559 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|auto_generated\|counter_comb_bita8  from: cin  to: combout " "Cell: inst7\|auto_generated\|counter_comb_bita8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1739878348559 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|auto_generated\|counter_comb_bita9  from: cin  to: combout " "Cell: inst7\|auto_generated\|counter_comb_bita9  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1739878348559 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1739878348559 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1739878348560 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1739878348560 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1739878348561 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1739878348571 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1739878348594 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1739878348594 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.256 " "Worst-case setup slack is -5.256" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739878348596 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739878348596 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.256            -136.418 pin_name1  " "   -5.256            -136.418 pin_name1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739878348596 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.374              -2.374 lpm_counter:inst7\|cntr_rpj:auto_generated\|counter_reg_bit\[0\]  " "   -2.374              -2.374 lpm_counter:inst7\|cntr_rpj:auto_generated\|counter_reg_bit\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739878348596 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.330              -0.330 inst  " "   -0.330              -0.330 inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739878348596 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.210               0.000 inst1  " "    0.210               0.000 inst1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739878348596 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1739878348596 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.414 " "Worst-case hold slack is -1.414" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739878348598 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739878348598 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.414             -15.825 pin_name1  " "   -1.414             -15.825 pin_name1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739878348598 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.445               0.000 inst1  " "    0.445               0.000 inst1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739878348598 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.560               0.000 inst  " "    0.560               0.000 inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739878348598 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.902               0.000 lpm_counter:inst7\|cntr_rpj:auto_generated\|counter_reg_bit\[0\]  " "    0.902               0.000 lpm_counter:inst7\|cntr_rpj:auto_generated\|counter_reg_bit\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739878348598 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1739878348598 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1739878348601 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1739878348605 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739878348607 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739878348607 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -36.410 pin_name1  " "   -3.000             -36.410 pin_name1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739878348607 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -7.331 lpm_counter:inst7\|cntr_rpj:auto_generated\|counter_reg_bit\[0\]  " "   -1.285              -7.331 lpm_counter:inst7\|cntr_rpj:auto_generated\|counter_reg_bit\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739878348607 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -1.285 inst  " "   -1.285              -1.285 inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739878348607 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -1.285 inst1  " "   -1.285              -1.285 inst1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739878348607 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1739878348607 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1739878348684 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1739878348708 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1739878348927 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|auto_generated\|counter_comb_bita0  from: datab  to: combout " "Cell: inst7\|auto_generated\|counter_comb_bita0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1739878348946 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|auto_generated\|counter_comb_bita10  from: cin  to: combout " "Cell: inst7\|auto_generated\|counter_comb_bita10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1739878348946 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|auto_generated\|counter_comb_bita11  from: cin  to: combout " "Cell: inst7\|auto_generated\|counter_comb_bita11  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1739878348946 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|auto_generated\|counter_comb_bita12  from: cin  to: combout " "Cell: inst7\|auto_generated\|counter_comb_bita12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1739878348946 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|auto_generated\|counter_comb_bita13  from: cin  to: combout " "Cell: inst7\|auto_generated\|counter_comb_bita13  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1739878348946 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|auto_generated\|counter_comb_bita14  from: cin  to: combout " "Cell: inst7\|auto_generated\|counter_comb_bita14  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1739878348946 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|auto_generated\|counter_comb_bita15  from: cin  to: combout " "Cell: inst7\|auto_generated\|counter_comb_bita15  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1739878348946 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|auto_generated\|counter_comb_bita16  from: cin  to: combout " "Cell: inst7\|auto_generated\|counter_comb_bita16  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1739878348946 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|auto_generated\|counter_comb_bita17  from: cin  to: combout " "Cell: inst7\|auto_generated\|counter_comb_bita17  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1739878348946 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|auto_generated\|counter_comb_bita18  from: cin  to: combout " "Cell: inst7\|auto_generated\|counter_comb_bita18  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1739878348946 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|auto_generated\|counter_comb_bita19  from: cin  to: combout " "Cell: inst7\|auto_generated\|counter_comb_bita19  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1739878348946 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|auto_generated\|counter_comb_bita1  from: cin  to: combout " "Cell: inst7\|auto_generated\|counter_comb_bita1  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1739878348946 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|auto_generated\|counter_comb_bita20  from: cin  to: combout " "Cell: inst7\|auto_generated\|counter_comb_bita20  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1739878348946 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|auto_generated\|counter_comb_bita21  from: cin  to: combout " "Cell: inst7\|auto_generated\|counter_comb_bita21  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1739878348946 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|auto_generated\|counter_comb_bita22  from: cin  to: combout " "Cell: inst7\|auto_generated\|counter_comb_bita22  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1739878348946 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|auto_generated\|counter_comb_bita23  from: cin  to: combout " "Cell: inst7\|auto_generated\|counter_comb_bita23  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1739878348946 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|auto_generated\|counter_comb_bita24  from: cin  to: combout " "Cell: inst7\|auto_generated\|counter_comb_bita24  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1739878348946 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|auto_generated\|counter_comb_bita25  from: cin  to: combout " "Cell: inst7\|auto_generated\|counter_comb_bita25  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1739878348946 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|auto_generated\|counter_comb_bita2  from: cin  to: combout " "Cell: inst7\|auto_generated\|counter_comb_bita2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1739878348946 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|auto_generated\|counter_comb_bita3  from: cin  to: combout " "Cell: inst7\|auto_generated\|counter_comb_bita3  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1739878348946 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|auto_generated\|counter_comb_bita4  from: cin  to: combout " "Cell: inst7\|auto_generated\|counter_comb_bita4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1739878348946 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|auto_generated\|counter_comb_bita5  from: cin  to: combout " "Cell: inst7\|auto_generated\|counter_comb_bita5  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1739878348946 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|auto_generated\|counter_comb_bita6  from: cin  to: combout " "Cell: inst7\|auto_generated\|counter_comb_bita6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1739878348946 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|auto_generated\|counter_comb_bita7  from: cin  to: combout " "Cell: inst7\|auto_generated\|counter_comb_bita7  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1739878348946 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|auto_generated\|counter_comb_bita8  from: cin  to: combout " "Cell: inst7\|auto_generated\|counter_comb_bita8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1739878348946 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|auto_generated\|counter_comb_bita9  from: cin  to: combout " "Cell: inst7\|auto_generated\|counter_comb_bita9  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1739878348946 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1739878348946 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1739878348947 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1739878348955 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1739878348955 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.582 " "Worst-case setup slack is -4.582" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739878348957 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739878348957 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.582            -118.936 pin_name1  " "   -4.582            -118.936 pin_name1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739878348957 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.197              -2.197 lpm_counter:inst7\|cntr_rpj:auto_generated\|counter_reg_bit\[0\]  " "   -2.197              -2.197 lpm_counter:inst7\|cntr_rpj:auto_generated\|counter_reg_bit\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739878348957 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.285              -0.285 inst  " "   -0.285              -0.285 inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739878348957 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.297               0.000 inst1  " "    0.297               0.000 inst1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739878348957 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1739878348957 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.350 " "Worst-case hold slack is -1.350" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739878348961 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739878348961 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.350             -16.575 pin_name1  " "   -1.350             -16.575 pin_name1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739878348961 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.398               0.000 inst1  " "    0.398               0.000 inst1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739878348961 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.535               0.000 inst  " "    0.535               0.000 inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739878348961 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.957               0.000 lpm_counter:inst7\|cntr_rpj:auto_generated\|counter_reg_bit\[0\]  " "    0.957               0.000 lpm_counter:inst7\|cntr_rpj:auto_generated\|counter_reg_bit\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739878348961 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1739878348961 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1739878348964 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1739878348967 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739878348969 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739878348969 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -36.410 pin_name1  " "   -3.000             -36.410 pin_name1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739878348969 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -6.121 lpm_counter:inst7\|cntr_rpj:auto_generated\|counter_reg_bit\[0\]  " "   -1.285              -6.121 lpm_counter:inst7\|cntr_rpj:auto_generated\|counter_reg_bit\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739878348969 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -1.285 inst  " "   -1.285              -1.285 inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739878348969 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -1.285 inst1  " "   -1.285              -1.285 inst1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739878348969 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1739878348969 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1739878349033 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|auto_generated\|counter_comb_bita0  from: datab  to: combout " "Cell: inst7\|auto_generated\|counter_comb_bita0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1739878349081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|auto_generated\|counter_comb_bita10  from: cin  to: combout " "Cell: inst7\|auto_generated\|counter_comb_bita10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1739878349081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|auto_generated\|counter_comb_bita11  from: cin  to: combout " "Cell: inst7\|auto_generated\|counter_comb_bita11  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1739878349081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|auto_generated\|counter_comb_bita12  from: cin  to: combout " "Cell: inst7\|auto_generated\|counter_comb_bita12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1739878349081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|auto_generated\|counter_comb_bita13  from: cin  to: combout " "Cell: inst7\|auto_generated\|counter_comb_bita13  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1739878349081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|auto_generated\|counter_comb_bita14  from: cin  to: combout " "Cell: inst7\|auto_generated\|counter_comb_bita14  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1739878349081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|auto_generated\|counter_comb_bita15  from: cin  to: combout " "Cell: inst7\|auto_generated\|counter_comb_bita15  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1739878349081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|auto_generated\|counter_comb_bita16  from: cin  to: combout " "Cell: inst7\|auto_generated\|counter_comb_bita16  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1739878349081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|auto_generated\|counter_comb_bita17  from: cin  to: combout " "Cell: inst7\|auto_generated\|counter_comb_bita17  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1739878349081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|auto_generated\|counter_comb_bita18  from: cin  to: combout " "Cell: inst7\|auto_generated\|counter_comb_bita18  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1739878349081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|auto_generated\|counter_comb_bita19  from: cin  to: combout " "Cell: inst7\|auto_generated\|counter_comb_bita19  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1739878349081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|auto_generated\|counter_comb_bita1  from: cin  to: combout " "Cell: inst7\|auto_generated\|counter_comb_bita1  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1739878349081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|auto_generated\|counter_comb_bita20  from: cin  to: combout " "Cell: inst7\|auto_generated\|counter_comb_bita20  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1739878349081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|auto_generated\|counter_comb_bita21  from: cin  to: combout " "Cell: inst7\|auto_generated\|counter_comb_bita21  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1739878349081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|auto_generated\|counter_comb_bita22  from: cin  to: combout " "Cell: inst7\|auto_generated\|counter_comb_bita22  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1739878349081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|auto_generated\|counter_comb_bita23  from: cin  to: combout " "Cell: inst7\|auto_generated\|counter_comb_bita23  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1739878349081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|auto_generated\|counter_comb_bita24  from: cin  to: combout " "Cell: inst7\|auto_generated\|counter_comb_bita24  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1739878349081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|auto_generated\|counter_comb_bita25  from: cin  to: combout " "Cell: inst7\|auto_generated\|counter_comb_bita25  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1739878349081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|auto_generated\|counter_comb_bita2  from: cin  to: combout " "Cell: inst7\|auto_generated\|counter_comb_bita2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1739878349081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|auto_generated\|counter_comb_bita3  from: cin  to: combout " "Cell: inst7\|auto_generated\|counter_comb_bita3  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1739878349081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|auto_generated\|counter_comb_bita4  from: cin  to: combout " "Cell: inst7\|auto_generated\|counter_comb_bita4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1739878349081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|auto_generated\|counter_comb_bita5  from: cin  to: combout " "Cell: inst7\|auto_generated\|counter_comb_bita5  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1739878349081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|auto_generated\|counter_comb_bita6  from: cin  to: combout " "Cell: inst7\|auto_generated\|counter_comb_bita6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1739878349081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|auto_generated\|counter_comb_bita7  from: cin  to: combout " "Cell: inst7\|auto_generated\|counter_comb_bita7  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1739878349081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|auto_generated\|counter_comb_bita8  from: cin  to: combout " "Cell: inst7\|auto_generated\|counter_comb_bita8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1739878349081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|auto_generated\|counter_comb_bita9  from: cin  to: combout " "Cell: inst7\|auto_generated\|counter_comb_bita9  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1739878349081 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1739878349081 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1739878349081 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1739878349083 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1739878349083 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.144 " "Worst-case setup slack is -2.144" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739878349085 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739878349085 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.144             -55.548 pin_name1  " "   -2.144             -55.548 pin_name1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739878349085 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.987              -0.987 lpm_counter:inst7\|cntr_rpj:auto_generated\|counter_reg_bit\[0\]  " "   -0.987              -0.987 lpm_counter:inst7\|cntr_rpj:auto_generated\|counter_reg_bit\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739878349085 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.149               0.000 inst  " "    0.149               0.000 inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739878349085 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.624               0.000 inst1  " "    0.624               0.000 inst1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739878349085 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1739878349085 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.714 " "Worst-case hold slack is -0.714" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739878349089 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739878349089 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.714              -7.774 pin_name1  " "   -0.714              -7.774 pin_name1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739878349089 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.206               0.000 inst1  " "    0.206               0.000 inst1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739878349089 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.218               0.000 inst  " "    0.218               0.000 inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739878349089 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.524               0.000 lpm_counter:inst7\|cntr_rpj:auto_generated\|counter_reg_bit\[0\]  " "    0.524               0.000 lpm_counter:inst7\|cntr_rpj:auto_generated\|counter_reg_bit\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739878349089 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1739878349089 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1739878349093 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1739878349096 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739878349098 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739878349098 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -31.400 pin_name1  " "   -3.000             -31.400 pin_name1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739878349098 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -2.789 lpm_counter:inst7\|cntr_rpj:auto_generated\|counter_reg_bit\[0\]  " "   -1.000              -2.789 lpm_counter:inst7\|cntr_rpj:auto_generated\|counter_reg_bit\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739878349098 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 inst  " "   -1.000              -1.000 inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739878349098 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 inst1  " "   -1.000              -1.000 inst1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739878349098 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1739878349098 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1739878349385 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1739878349385 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4904 " "Peak virtual memory: 4904 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1739878349461 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 18 11:32:29 2025 " "Processing ended: Tue Feb 18 11:32:29 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1739878349461 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1739878349461 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1739878349461 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1739878349461 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1739878350408 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1739878350408 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 18 11:32:30 2025 " "Processing started: Tue Feb 18 11:32:30 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1739878350408 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1739878350408 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off pulseCouter -c pulseCouter " "Command: quartus_eda --read_settings_files=off --write_settings_files=off pulseCouter -c pulseCouter" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1739878350408 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1739878350706 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "pulseCouter.vo C:/Users/Melo/Desktop/escola/LSD/aula2/proj3/simulation/questa/ simulation " "Generated file pulseCouter.vo in folder \"C:/Users/Melo/Desktop/escola/LSD/aula2/proj3/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1739878350737 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4676 " "Peak virtual memory: 4676 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1739878350757 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 18 11:32:30 2025 " "Processing ended: Tue Feb 18 11:32:30 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1739878350757 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1739878350757 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1739878350757 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1739878350757 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 13 s " "Quartus Prime Full Compilation was successful. 0 errors, 13 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1739878351368 ""}
