cocci_test_suite() {
	const char *const cocci_id/* drivers/clk/rockchip/clk-px30.c 979 */[]__initconst;
	struct rockchip_cpuclk_rate_table cocci_id/* drivers/clk/rockchip/clk-px30.c 95 */[]__initdata;
	struct rockchip_clk_branch cocci_id/* drivers/clk/rockchip/clk-px30.c 263 */[]__initdata;
	struct rockchip_pll_rate_table cocci_id/* drivers/clk/rockchip/clk-px30.c 25 */[];
	struct rockchip_clk_branch cocci_id/* drivers/clk/rockchip/clk-px30.c 247 */;
	enum px30_pmu_plls{gpll,} cocci_id/* drivers/clk/rockchip/clk-px30.c 21 */;
	struct rockchip_pll_clock cocci_id/* drivers/clk/rockchip/clk-px30.c 183 */[]__initdata;
	enum px30_plls{apll, dpll, cpll, npll, apll_b_h, apll_b_l,} cocci_id/* drivers/clk/rockchip/clk-px30.c 17 */;
	const struct rockchip_cpuclk_reg_data cocci_id/* drivers/clk/rockchip/clk-px30.c 126 */;
	void __iomem *cocci_id/* drivers/clk/rockchip/clk-px30.c 1004 */;
	struct rockchip_clk_provider *cocci_id/* drivers/clk/rockchip/clk-px30.c 1003 */;
	struct device_node *cocci_id/* drivers/clk/rockchip/clk-px30.c 1001 */;
	void __init cocci_id/* drivers/clk/rockchip/clk-px30.c 1001 */;
}
