// unsaved.v

// Generated using ACDS version 22.1 922

`timescale 1 ps / 1 ps
module unsaved (
		input  wire       clk_clk,                         //                       clk.clk
		output wire [7:0] counter_custom_ip_0_count_write, // counter_custom_ip_0_count.write
		input  wire       counter_custom_ip_0_dec_read,    //   counter_custom_ip_0_dec.read
		input  wire       counter_custom_ip_0_div_read,    //   counter_custom_ip_0_div.read
		input  wire [7:0] counter_custom_ip_0_in_read,     //    counter_custom_ip_0_in.read
		input  wire       counter_custom_ip_0_latch_read,  // counter_custom_ip_0_latch.read
		output wire       counter_custom_ip_0_zero_write,  //  counter_custom_ip_0_zero.write
		input  wire       reset_reset_n                    //                     reset.reset_n
	);

	wire    rst_controller_reset_out_reset; // rst_controller:reset_out -> counter_custom_ip_0:reset

	counter counter_custom_ip_0 (
		.clk   (clk_clk),                         // clock.clk
		.reset (rst_controller_reset_out_reset),  // reset.reset
		.count (counter_custom_ip_0_count_write), // count.write
		.zero  (counter_custom_ip_0_zero_write),  //  zero.write
		.latch (counter_custom_ip_0_latch_read),  // latch.read
		.in    (counter_custom_ip_0_in_read),     //    in.read
		.div   (counter_custom_ip_0_div_read),    //   div.read
		.dec   (counter_custom_ip_0_dec_read)     //   dec.read
	);

	altera_reset_controller #(
		.NUM_RESET_INPUTS          (1),
		.OUTPUT_RESET_SYNC_EDGES   ("deassert"),
		.SYNC_DEPTH                (2),
		.RESET_REQUEST_PRESENT     (0),
		.RESET_REQ_WAIT_TIME       (1),
		.MIN_RST_ASSERTION_TIME    (3),
		.RESET_REQ_EARLY_DSRT_TIME (1),
		.USE_RESET_REQUEST_IN0     (0),
		.USE_RESET_REQUEST_IN1     (0),
		.USE_RESET_REQUEST_IN2     (0),
		.USE_RESET_REQUEST_IN3     (0),
		.USE_RESET_REQUEST_IN4     (0),
		.USE_RESET_REQUEST_IN5     (0),
		.USE_RESET_REQUEST_IN6     (0),
		.USE_RESET_REQUEST_IN7     (0),
		.USE_RESET_REQUEST_IN8     (0),
		.USE_RESET_REQUEST_IN9     (0),
		.USE_RESET_REQUEST_IN10    (0),
		.USE_RESET_REQUEST_IN11    (0),
		.USE_RESET_REQUEST_IN12    (0),
		.USE_RESET_REQUEST_IN13    (0),
		.USE_RESET_REQUEST_IN14    (0),
		.USE_RESET_REQUEST_IN15    (0),
		.ADAPT_RESET_REQUEST       (0)
	) rst_controller (
		.reset_in0      (~reset_reset_n),                 // reset_in0.reset
		.clk            (clk_clk),                        //       clk.clk
		.reset_out      (rst_controller_reset_out_reset), // reset_out.reset
		.reset_req      (),                               // (terminated)
		.reset_req_in0  (1'b0),                           // (terminated)
		.reset_in1      (1'b0),                           // (terminated)
		.reset_req_in1  (1'b0),                           // (terminated)
		.reset_in2      (1'b0),                           // (terminated)
		.reset_req_in2  (1'b0),                           // (terminated)
		.reset_in3      (1'b0),                           // (terminated)
		.reset_req_in3  (1'b0),                           // (terminated)
		.reset_in4      (1'b0),                           // (terminated)
		.reset_req_in4  (1'b0),                           // (terminated)
		.reset_in5      (1'b0),                           // (terminated)
		.reset_req_in5  (1'b0),                           // (terminated)
		.reset_in6      (1'b0),                           // (terminated)
		.reset_req_in6  (1'b0),                           // (terminated)
		.reset_in7      (1'b0),                           // (terminated)
		.reset_req_in7  (1'b0),                           // (terminated)
		.reset_in8      (1'b0),                           // (terminated)
		.reset_req_in8  (1'b0),                           // (terminated)
		.reset_in9      (1'b0),                           // (terminated)
		.reset_req_in9  (1'b0),                           // (terminated)
		.reset_in10     (1'b0),                           // (terminated)
		.reset_req_in10 (1'b0),                           // (terminated)
		.reset_in11     (1'b0),                           // (terminated)
		.reset_req_in11 (1'b0),                           // (terminated)
		.reset_in12     (1'b0),                           // (terminated)
		.reset_req_in12 (1'b0),                           // (terminated)
		.reset_in13     (1'b0),                           // (terminated)
		.reset_req_in13 (1'b0),                           // (terminated)
		.reset_in14     (1'b0),                           // (terminated)
		.reset_req_in14 (1'b0),                           // (terminated)
		.reset_in15     (1'b0),                           // (terminated)
		.reset_req_in15 (1'b0)                            // (terminated)
	);

endmodule
