<html>
<head>
   <meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>
   Xilinx Driver sysmon v7_0: xsysmon_hw.h File Reference
</title>
<link href="doxygen_kalyanidocs/doc/css/driver_api_doxygen.css" rel="stylesheet" type="text/css">
</head>
<h3 class="PageHeader">Xilinx Processor IP Library</h3>
<hl>Software Drivers</hl>
<hr class="whs1">

<!-- Generated by Doxygen 1.6.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="files.html"><span>File&nbsp;List</span></a></li>
      <li><a href="globals.html"><span>File&nbsp;Members</span></a></li>
    </ul>
  </div>
</div>
<div class="contents">
<h1>xsysmon_hw.h File Reference</h1><code>#include &quot;xil_types.h&quot;</code><br/>
<code>#include &quot;xil_assert.h&quot;</code><br/>
<code>#include &quot;xil_io.h&quot;</code><br/>
<code>#include &quot;xparameters.h&quot;</code><br/>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td colspan="2"><h2>Defines</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsysmon__hw_8h.html#a0b83dff467f78b828da95552a34b27ae">XSYSMON_HW_H</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsysmon__hw_8h.html#a8775f2b8e969bd6c1d8dfbf05ca8a5dc">SYSTEM_MANAGEMENT</a>&nbsp;&nbsp;&nbsp;1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsysmon__hw_8h.html#aa7063bca866793ee560c0ffd5f09a353">XADC</a>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsysmon__hw_8h.html#a22296e681b0b9093bd0a1bfbb286de9e">XSM_IP_OFFSET</a>&nbsp;&nbsp;&nbsp;0x00</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsysmon__hw_8h.html#a9c287afa2245c955bd1fbcd8ed4f9b02">XSysMon_ReadReg</a>(BaseAddress, RegOffset)&nbsp;&nbsp;&nbsp;(Xil_In32((BaseAddress) + (RegOffset)))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsysmon__hw_8h.html#a145c5d79fcbe0223c3427d91f03c95e5">XSysMon_WriteReg</a>(BaseAddress, RegOffset, Data)&nbsp;&nbsp;&nbsp;(Xil_Out32((BaseAddress) + (RegOffset), (Data)))</td></tr>
<tr><td colspan="2"><div class="groupHeader">Register offsets</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp4a62382976860438a14af799a52f6146"></a> The following constants provide access to each of the registers of the System Monitor/ADC device. </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsysmon__hw_8h.html#add7076ff49ebebb01d1e16560a766438">XSM_SRR_OFFSET</a>&nbsp;&nbsp;&nbsp;0x00</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsysmon__hw_8h.html#aaba7d7c2a7407d9c762149d5f0baeb42">XSM_SR_OFFSET</a>&nbsp;&nbsp;&nbsp;0x04</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsysmon__hw_8h.html#afa412d1b4a44c7bd90f0a680c9560f9e">XSM_AOR_OFFSET</a>&nbsp;&nbsp;&nbsp;0x08</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsysmon__hw_8h.html#ac3e3bb4835e9b60eccd3832fe4fb60f6">XSM_CONVST_OFFSET</a>&nbsp;&nbsp;&nbsp;0x0C</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsysmon__hw_8h.html#acfb9bdc2b5d6e2dc60fde22b7c106e65">XSM_ARR_OFFSET</a>&nbsp;&nbsp;&nbsp;0x10</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsysmon__hw_8h.html#ac98aa3f8a65b09dd26ca7f131a2e7317">XSM_GIER_OFFSET</a>&nbsp;&nbsp;&nbsp;0x5C</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsysmon__hw_8h.html#a8be1549e09ab82732b09234584c08d67">XSM_IPISR_OFFSET</a>&nbsp;&nbsp;&nbsp;0x60</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsysmon__hw_8h.html#add76d36fcbfb863bfefdbcdaedf8efdb">XSM_IPIER_OFFSET</a>&nbsp;&nbsp;&nbsp;0x68</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsysmon__hw_8h.html#ae8af46587c4cd6d21563b2bd556b3cdb">XSM_TEMP_OFFSET</a>&nbsp;&nbsp;&nbsp;(XSM_IP_OFFSET + 0x200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsysmon__hw_8h.html#a4df70f84c223028fa96ece2d3ed2fc25">XSM_VCCINT_OFFSET</a>&nbsp;&nbsp;&nbsp;(XSM_IP_OFFSET + 0x204)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsysmon__hw_8h.html#acdcbc2014de5b44c22fd3039f679273e">XSM_VCCAUX_OFFSET</a>&nbsp;&nbsp;&nbsp;(XSM_IP_OFFSET + 0x208)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsysmon__hw_8h.html#a0f2558806fd59ee6461bcb3901da2ad9">XSM_VPVN_OFFSET</a>&nbsp;&nbsp;&nbsp;(XSM_IP_OFFSET + 0x20C)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsysmon__hw_8h.html#a41653fc71b8481be9582e6a3a22333e6">XSM_VREFP_OFFSET</a>&nbsp;&nbsp;&nbsp;(XSM_IP_OFFSET + 0x210)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsysmon__hw_8h.html#a91e7981b005b2cb90dbea60755764165">XSM_VREFN_OFFSET</a>&nbsp;&nbsp;&nbsp;(XSM_IP_OFFSET + 0x214)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsysmon__hw_8h.html#a989f8be1b11a0ee79f5c4d0b98e5ed92">XSM_VBRAM_OFFSET</a>&nbsp;&nbsp;&nbsp;(XSM_IP_OFFSET + 0x218)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsysmon__hw_8h.html#ab4b044b4c71ccb64209002e70a01af19">XSM_SUPPLY_CALIB_OFFSET</a>&nbsp;&nbsp;&nbsp;(XSM_IP_OFFSET + 0x220)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsysmon__hw_8h.html#adb25cc2cc5712cb1146a924ba5c97077">XSM_ADC_CALIB_OFFSET</a>&nbsp;&nbsp;&nbsp;(XSM_IP_OFFSET + 0x224)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsysmon__hw_8h.html#ac40b51d953d1956b64c2d2442b838bc4">XSM_GAINERR_CALIB_OFFSET</a>&nbsp;&nbsp;&nbsp;(XSM_IP_OFFSET + 0x228)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsysmon__hw_8h.html#a48732963e5d31782418884f5013e645e">XSM_VCCPINT_OFFSET</a>&nbsp;&nbsp;&nbsp;(XSM_IP_OFFSET + 0x22C)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsysmon__hw_8h.html#ad2a93d0ae6ec71aa2c44fac121418d9d">XSM_VCCPAUX_OFFSET</a>&nbsp;&nbsp;&nbsp;(XSM_IP_OFFSET + 0x230)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsysmon__hw_8h.html#a971c5f4480bf377d70e09be0229e79c7">XSM_VCCPDRO_OFFSET</a>&nbsp;&nbsp;&nbsp;(XSM_IP_OFFSET + 0x234)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsysmon__hw_8h.html#a780738810cd103461bee5b7b57e6f9b5">XSM_VUSR0_OFFSET</a>&nbsp;&nbsp;&nbsp;(XSM_IP_OFFSET + 0x400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsysmon__hw_8h.html#ae06940871ce41a4f54c46b93b535bf3a">XSM_VUSR1_OFFSET</a>&nbsp;&nbsp;&nbsp;(XSM_IP_OFFSET + 0x404)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsysmon__hw_8h.html#a0bd07ebc7729646169c939dbe9820fd9">XSM_VUSR2_OFFSET</a>&nbsp;&nbsp;&nbsp;(XSM_IP_OFFSET + 0x408)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsysmon__hw_8h.html#a39d75d32395459c914bbd01a5e913107">XSM_VUSR3_OFFSET</a>&nbsp;&nbsp;&nbsp;(XSM_IP_OFFSET + 0x40C)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsysmon__hw_8h.html#aae40da84fd7ea49766a5c4aacd79f0d4">XSM_AUX00_OFFSET</a>&nbsp;&nbsp;&nbsp;(XSM_IP_OFFSET + 0x240)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsysmon__hw_8h.html#af1fad8f5c35b174be198aec46ef68599">XSM_AUX01_OFFSET</a>&nbsp;&nbsp;&nbsp;(XSM_IP_OFFSET + 0x244)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsysmon__hw_8h.html#abb9707b75f52248fe109e9e2ff288875">XSM_AUX02_OFFSET</a>&nbsp;&nbsp;&nbsp;(XSM_IP_OFFSET + 0x248)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsysmon__hw_8h.html#a40357c470a27a60ea32454e28fd2afa9">XSM_AUX03_OFFSET</a>&nbsp;&nbsp;&nbsp;(XSM_IP_OFFSET + 0x24C)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsysmon__hw_8h.html#a41c373da35358dd8160d05d966d56018">XSM_AUX04_OFFSET</a>&nbsp;&nbsp;&nbsp;(XSM_IP_OFFSET + 0x250)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsysmon__hw_8h.html#ac3531a1766528802ce32f8296f62a2f9">XSM_AUX05_OFFSET</a>&nbsp;&nbsp;&nbsp;(XSM_IP_OFFSET + 0x254)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsysmon__hw_8h.html#a2c11480bdb6680f569d3c1fc4b4956a7">XSM_AUX06_OFFSET</a>&nbsp;&nbsp;&nbsp;(XSM_IP_OFFSET + 0x258)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsysmon__hw_8h.html#a23cfefb7b088d23786bbc57af073a490">XSM_AUX07_OFFSET</a>&nbsp;&nbsp;&nbsp;(XSM_IP_OFFSET + 0x25C)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsysmon__hw_8h.html#aa8abdd444403f25b44b07c89245338d8">XSM_AUX08_OFFSET</a>&nbsp;&nbsp;&nbsp;(XSM_IP_OFFSET + 0x260)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsysmon__hw_8h.html#a088b9dc63b611fba6e9f923353df9f6b">XSM_AUX09_OFFSET</a>&nbsp;&nbsp;&nbsp;(XSM_IP_OFFSET + 0x264)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsysmon__hw_8h.html#ac21c1dacec9ae523102ec52908447b41">XSM_AUX10_OFFSET</a>&nbsp;&nbsp;&nbsp;(XSM_IP_OFFSET + 0x268)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsysmon__hw_8h.html#ad07ab319c61cbe5de0615b27b7e52394">XSM_AUX11_OFFSET</a>&nbsp;&nbsp;&nbsp;(XSM_IP_OFFSET + 0x26C)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsysmon__hw_8h.html#afb03ae731eda73f6eaa899984795ee5a">XSM_AUX12_OFFSET</a>&nbsp;&nbsp;&nbsp;(XSM_IP_OFFSET + 0x270)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsysmon__hw_8h.html#ab81ea146a8c6158119d05344dc462383">XSM_AUX13_OFFSET</a>&nbsp;&nbsp;&nbsp;(XSM_IP_OFFSET + 0x274)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsysmon__hw_8h.html#a4706b24ee9ee1d0018f83919d35a6002">XSM_AUX14_OFFSET</a>&nbsp;&nbsp;&nbsp;(XSM_IP_OFFSET + 0x278)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsysmon__hw_8h.html#aea4561f70a7ee6acc635b2d98f0ef99b">XSM_AUX15_OFFSET</a>&nbsp;&nbsp;&nbsp;(XSM_IP_OFFSET + 0x27C)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsysmon__hw_8h.html#a56fd7ed2eba0cb4e23e3aac41138a1c1">XSM_MAX_TEMP_OFFSET</a>&nbsp;&nbsp;&nbsp;(XSM_IP_OFFSET + 0x280)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsysmon__hw_8h.html#a1cbb3accf15fbf0daf9a52434186912d">XSM_MAX_VCCINT_OFFSET</a>&nbsp;&nbsp;&nbsp;(XSM_IP_OFFSET + 0x284)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsysmon__hw_8h.html#abf55f467408bbb4d6a236abdb0f23048">XSM_MAX_VCCAUX_OFFSET</a>&nbsp;&nbsp;&nbsp;(XSM_IP_OFFSET + 0x288)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsysmon__hw_8h.html#a3883421d65149bbcfde8e2a3779ec100">XSM_MAX_VBRAM_OFFSET</a>&nbsp;&nbsp;&nbsp;(XSM_IP_OFFSET + 0x28C)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsysmon__hw_8h.html#a26bbf821be4987c9364f2032b21751ec">XSM_MIN_TEMP_OFFSET</a>&nbsp;&nbsp;&nbsp;(XSM_IP_OFFSET + 0x290)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsysmon__hw_8h.html#abcc8d4a0deb6bbbfac30f588412ff1c0">XSM_MIN_VCCINT_OFFSET</a>&nbsp;&nbsp;&nbsp;(XSM_IP_OFFSET + 0x294)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsysmon__hw_8h.html#afb4961ea4bd8f471f20a5cf5bda146ba">XSM_MIN_VCCAUX_OFFSET</a>&nbsp;&nbsp;&nbsp;(XSM_IP_OFFSET + 0x298)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsysmon__hw_8h.html#a1fa3a40ec9bddb101d369bc691454504">XSM_MIN_VBRAM_OFFSET</a>&nbsp;&nbsp;&nbsp;(XSM_IP_OFFSET + 0x29C)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsysmon__hw_8h.html#a9a9100b01524ca3d3d592131acf05654">XSM_MAX_VCCPINT_OFFSET</a>&nbsp;&nbsp;&nbsp;(XSM_IP_OFFSET + 0x2A0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsysmon__hw_8h.html#a314ce4c5e0bf99522ee36b8f3e8c5006">XSM_MAX_VCCPAUX_OFFSET</a>&nbsp;&nbsp;&nbsp;(XSM_IP_OFFSET + 0x2A4)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsysmon__hw_8h.html#ac2abd2222fb6d81be0f539483c2cd2dc">XSM_MAX_VCCPDRO_OFFSET</a>&nbsp;&nbsp;&nbsp;(XSM_IP_OFFSET + 0x2A8)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsysmon__hw_8h.html#a6187f33590c6bb74447d470cfbf3980b">XSM_MIN_VCCPINT_OFFSET</a>&nbsp;&nbsp;&nbsp;(XSM_IP_OFFSET + 0x2AC)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsysmon__hw_8h.html#ad7cf21509a42bebe5eb1fe1be6ec8597">XSM_MIN_VCCPAUX_OFFSET</a>&nbsp;&nbsp;&nbsp;(XSM_IP_OFFSET + 0x2B0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsysmon__hw_8h.html#aca1078ff4e4be75291b77e15976c14c4">XSM_MIN_VCCPDRO_OFFSET</a>&nbsp;&nbsp;&nbsp;(XSM_IP_OFFSET + 0x2B4)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsysmon__hw_8h.html#a2cd4e863edca9e460d86a745e1806f9e">XSM_MAX_VUSR0_OFFSET</a>&nbsp;&nbsp;&nbsp;(XSM_IP_OFFSET + 0x480)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsysmon__hw_8h.html#a5189069e2442e1ccfb488128f057d200">XSM_MAX_VUSR1_OFFSET</a>&nbsp;&nbsp;&nbsp;(XSM_IP_OFFSET + 0x484)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsysmon__hw_8h.html#ae6e9ec7ae34ff0a3eda030e8f43adb85">XSM_MAX_VUSR2_OFFSET</a>&nbsp;&nbsp;&nbsp;(XSM_IP_OFFSET + 0x488)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsysmon__hw_8h.html#a33117d2ec9d715138c005c587686e2e3">XSM_MAX_VUSR3_OFFSET</a>&nbsp;&nbsp;&nbsp;(XSM_IP_OFFSET + 0x48C)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsysmon__hw_8h.html#aaca0cb94831e651300f869b0a66ae923">XSM_MIN_VUSR0_OFFSET</a>&nbsp;&nbsp;&nbsp;(XSM_IP_OFFSET + 0x4A0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsysmon__hw_8h.html#a8bfb429fb2161fb2033f59ea2e4c8573">XSM_MIN_VUSR1_OFFSET</a>&nbsp;&nbsp;&nbsp;(XSM_IP_OFFSET + 0x4A4)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsysmon__hw_8h.html#a3a579a67917b9a55b0f6948e8d476a0b">XSM_MIN_VUSR2_OFFSET</a>&nbsp;&nbsp;&nbsp;(XSM_IP_OFFSET + 0x4A8)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsysmon__hw_8h.html#af8dd528eb65ecd148387a6221f89f573">XSM_MIN_VUSR3_OFFSET</a>&nbsp;&nbsp;&nbsp;(XSM_IP_OFFSET + 0x4AC)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsysmon__hw_8h.html#ab6562bc7d85f3773d495e56715db0326">XSM_FLAG_REG_OFFSET</a>&nbsp;&nbsp;&nbsp;(XSM_IP_OFFSET + 0x2FC)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsysmon__hw_8h.html#a9336095a2666fc857fe4767577420af0">XSM_CFR0_OFFSET</a>&nbsp;&nbsp;&nbsp;(XSM_IP_OFFSET + 0x300)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsysmon__hw_8h.html#a77db578b03b4cf82413863cea04bfd3e">XSM_CFR1_OFFSET</a>&nbsp;&nbsp;&nbsp;(XSM_IP_OFFSET + 0x304)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsysmon__hw_8h.html#a170da43233d9db7de76001ad7f9e0339">XSM_CFR2_OFFSET</a>&nbsp;&nbsp;&nbsp;(XSM_IP_OFFSET + 0x308)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsysmon__hw_8h.html#a042dfbb1041a9d9af1bb8780031e7b31">XSM_CFR3_OFFSET</a>&nbsp;&nbsp;&nbsp;(XSM_IP_OFFSET + 0x30C)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsysmon__hw_8h.html#a63cf076fa86ef531a0404b58df7a350e">XSM_SEQ00_OFFSET</a>&nbsp;&nbsp;&nbsp;(XSM_IP_OFFSET + 0x320)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsysmon__hw_8h.html#aff2f92d84c1f83a4efe1928084b57341">XSM_SEQ01_OFFSET</a>&nbsp;&nbsp;&nbsp;(XSM_IP_OFFSET + 0x324)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsysmon__hw_8h.html#a8864a8a3dc09b70037bb1692cb197cd4">XSM_SEQ02_OFFSET</a>&nbsp;&nbsp;&nbsp;(XSM_IP_OFFSET + 0x328)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsysmon__hw_8h.html#a6313d68779a92a476b4cc63facde66ea">XSM_SEQ03_OFFSET</a>&nbsp;&nbsp;&nbsp;(XSM_IP_OFFSET + 0x32C)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsysmon__hw_8h.html#adc92843a45866e11e74cf8fb9f786167">XSM_SEQ04_OFFSET</a>&nbsp;&nbsp;&nbsp;(XSM_IP_OFFSET + 0x330)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsysmon__hw_8h.html#a1b75d0d8402dd90637c33fde0487cbc7">XSM_SEQ05_OFFSET</a>&nbsp;&nbsp;&nbsp;(XSM_IP_OFFSET + 0x334)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsysmon__hw_8h.html#a2e4bb82e81af4963e4bc499ddf1b41c5">XSM_SEQ06_OFFSET</a>&nbsp;&nbsp;&nbsp;(XSM_IP_OFFSET + 0x338)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsysmon__hw_8h.html#a4307b076b50869c8338c867fd488a868">XSM_SEQ07_OFFSET</a>&nbsp;&nbsp;&nbsp;(XSM_IP_OFFSET + 0x33C)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsysmon__hw_8h.html#a9de43b652c40108c81847216e4c49f63">XSM_SEQ08_OFFSET</a>&nbsp;&nbsp;&nbsp;(XSM_IP_OFFSET + 0x318)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsysmon__hw_8h.html#a109b818e54e6cad20447a9131f90d6a5">XSM_SEQ09_OFFSET</a>&nbsp;&nbsp;&nbsp;(XSM_IP_OFFSET + 0x31C)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsysmon__hw_8h.html#a478302055c997f745c2bc5fdba027bec">XSM_ATR_TEMP_UPPER_OFFSET</a>&nbsp;&nbsp;&nbsp;(XSM_IP_OFFSET + 0x340)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsysmon__hw_8h.html#ad1bacbda3b2e304a75fc0c18bcfd7824">XSM_ATR_VCCINT_UPPER_OFFSET</a>&nbsp;&nbsp;&nbsp;(XSM_IP_OFFSET + 0x344)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsysmon__hw_8h.html#afc393946fd912facd5f2d4791ff2cc71">XSM_ATR_VCCAUX_UPPER_OFFSET</a>&nbsp;&nbsp;&nbsp;(XSM_IP_OFFSET + 0x348)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsysmon__hw_8h.html#a8758e03206004cd0121f634b1535a74d">XSM_ATR_OT_UPPER_OFFSET</a>&nbsp;&nbsp;&nbsp;(XSM_IP_OFFSET + 0x34C)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsysmon__hw_8h.html#abb80d85c600048e17672be984e9f178f">XSM_ATR_TEMP_LOWER_OFFSET</a>&nbsp;&nbsp;&nbsp;(XSM_IP_OFFSET + 0x350)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsysmon__hw_8h.html#a4eac054c09c9ac4b92879aab40cfe9d1">XSM_ATR_VCCINT_LOWER_OFFSET</a>&nbsp;&nbsp;&nbsp;(XSM_IP_OFFSET + 0x354)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsysmon__hw_8h.html#a2095f9f31c92316cedc791e3e8c86ed7">XSM_ATR_VCCAUX_LOWER_OFFSET</a>&nbsp;&nbsp;&nbsp;(XSM_IP_OFFSET + 0x358)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsysmon__hw_8h.html#a4ae8337a758a85467927c74957df9e03">XSM_ATR_OT_LOWER_OFFSET</a>&nbsp;&nbsp;&nbsp;(XSM_IP_OFFSET + 0x35C)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsysmon__hw_8h.html#ae9e0889de9d870f36617f985f9781e08">XSM_ATR_VBRAM_UPPER_OFFSET</a>&nbsp;&nbsp;&nbsp;(XSM_IP_OFFSET + 0x360)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsysmon__hw_8h.html#ae5f1384713fe5f65ad57030586a953ea">XSM_ATR_VCCPINT_UPPER_OFFSET</a>&nbsp;&nbsp;&nbsp;(XSM_IP_OFFSET + 0x364)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsysmon__hw_8h.html#adf278cd15ea87da6a41a8545063d58c2">XSM_ATR_VCCPAUX_UPPER_OFFSET</a>&nbsp;&nbsp;&nbsp;(XSM_IP_OFFSET + 0x368)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsysmon__hw_8h.html#a0c82154cd4dd045468c3c28011227b0c">XSM_ATR_VCCPDRO_UPPER_OFFSET</a>&nbsp;&nbsp;&nbsp;(XSM_IP_OFFSET + 0x36C)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsysmon__hw_8h.html#ad3f4eefa8f17ccd14f66e72d688433ab">XSM_ATR_VBRAM_LOWER_OFFSET</a>&nbsp;&nbsp;&nbsp;(XSM_IP_OFFSET + 0x370)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsysmon__hw_8h.html#a0f517d9a61bb76a5673f4e3fb3cc2356">XSM_ATR_VCCPINT_LOWER_OFFSET</a>&nbsp;&nbsp;&nbsp;(XSM_IP_OFFSET + 0x374)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsysmon__hw_8h.html#a4db884efa359bfb56883779a2c34196b">XSM_ATR_VCCPAUX_LOWER_OFFSET</a>&nbsp;&nbsp;&nbsp;(XSM_IP_OFFSET + 0x378)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsysmon__hw_8h.html#afc1a3e6c325da5d1251848d5df8e0281">XSM_ATR_VCCPDRO_LOWER_OFFSET</a>&nbsp;&nbsp;&nbsp;(XSM_IP_OFFSET + 0x37C)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsysmon__hw_8h.html#a00b0a2199644cef63ddd112acd12fef8">XSM_ATR_VUSR0_UPPER_OFFSET</a>&nbsp;&nbsp;&nbsp;(XSM_IP_OFFSET + 0x380)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsysmon__hw_8h.html#aa8b1aa1727d4e5223ff6b9daf85a08c0">XSM_ATR_VUSR1_UPPER_OFFSET</a>&nbsp;&nbsp;&nbsp;(XSM_IP_OFFSET + 0x384)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsysmon__hw_8h.html#a873b82169522c3f044cb94ff948050df">XSM_ATR_VUSR2_UPPER_OFFSET</a>&nbsp;&nbsp;&nbsp;(XSM_IP_OFFSET + 0x388)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsysmon__hw_8h.html#a0119cae9c8bcd506000505bb13f04b73">XSM_ATR_VUSR3_UPPER_OFFSET</a>&nbsp;&nbsp;&nbsp;(XSM_IP_OFFSET + 0x38C)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsysmon__hw_8h.html#a4bb3f8ca7ff60f8cfa722030497c9a6b">XSM_ATR_VUSR0_LOWER_OFFSET</a>&nbsp;&nbsp;&nbsp;(XSM_IP_OFFSET + 0x3A0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsysmon__hw_8h.html#a92415ab0ee11a1bfee3ebb5ff7b8a2c3">XSM_ATR_VUSR1_LOWER_OFFSET</a>&nbsp;&nbsp;&nbsp;(XSM_IP_OFFSET + 0x3A4)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsysmon__hw_8h.html#a437635accba5abb277f35b91721fe1a2">XSM_ATR_VUSR2_LOWER_OFFSET</a>&nbsp;&nbsp;&nbsp;(XSM_IP_OFFSET + 0x3A8)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsysmon__hw_8h.html#a581622c84fd35879a16a2a64040b0e16">XSM_ATR_VUSR3_LOWER_OFFSET</a>&nbsp;&nbsp;&nbsp;(XSM_IP_OFFSET + 0x3AC)</td></tr>
<tr><td colspan="2"><div class="groupHeader">System Monitor/ADC Software Reset Register (SRR) mask(s)</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp5f771b18b6b361741a40f454a4d55a17"></a> </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsysmon__hw_8h.html#aba04d634f6590268f5d5010ac67221c1">XSM_SRR_IPRST_MASK</a>&nbsp;&nbsp;&nbsp;0x0000000A</td></tr>
<tr><td colspan="2"><div class="groupHeader">System Monitor/ADC Status Register (SR) mask(s)</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrpd578d52848380b75d097ee29cae69937"></a> </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsysmon__hw_8h.html#a0673507d625cd648b0a8dc56d3b29855">XSM_SR_JTAG_BUSY_MASK</a>&nbsp;&nbsp;&nbsp;0x00000400</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsysmon__hw_8h.html#a66057898351e9eefcbbb326dc37c286f">XSM_SR_JTAG_MODIFIED_MASK</a>&nbsp;&nbsp;&nbsp;0x00000200</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsysmon__hw_8h.html#a56a09c31ef097b8e419109a7ae4eac0a">XSM_SR_JTAG_LOCKED_MASK</a>&nbsp;&nbsp;&nbsp;0x00000100</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsysmon__hw_8h.html#a2dc0653d6621aebfb0c5fae9edf3f005">XSM_SR_BUSY_MASK</a>&nbsp;&nbsp;&nbsp;0x00000080</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsysmon__hw_8h.html#ac10ed891373f4799aa33110441cb5595">XSM_SR_EOS_MASK</a>&nbsp;&nbsp;&nbsp;0x00000040</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsysmon__hw_8h.html#aa7bb14e604d133771e35fbfdbff7ef13">XSM_SR_EOC_MASK</a>&nbsp;&nbsp;&nbsp;0x00000020</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsysmon__hw_8h.html#a684a9a7d3a68bf9ddbdc0c8fa6b1730c">XSM_SR_CH_MASK</a>&nbsp;&nbsp;&nbsp;0x0000001F</td></tr>
<tr><td colspan="2"><div class="groupHeader">System Monitor/ADC Alarm Output Register (AOR) mask(s)</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp57ee5e4d82d57d3dafeb454f27e1076d"></a> </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsysmon__hw_8h.html#a64f40c40e423badd22c56b33fd620e23">XSM_AOR_ALARM_ALL_MASK</a>&nbsp;&nbsp;&nbsp;0x00001FFF</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsysmon__hw_8h.html#a4c8ae74d010e9d5d1a0d27680809265c">XSM_AOR_VUSR3_MASK</a>&nbsp;&nbsp;&nbsp;0x00001000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsysmon__hw_8h.html#a01f03fc2b8fb94f2553e8ea2c5331b9f">XSM_AOR_VUSR2_MASK</a>&nbsp;&nbsp;&nbsp;0x00000800</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsysmon__hw_8h.html#a93917bfa8da869c7053ef5c7fdf0f944">XSM_AOR_VUSR1_MASK</a>&nbsp;&nbsp;&nbsp;0x00000400</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsysmon__hw_8h.html#abcde71a8af035609f07c7783e956f956">XSM_AOR_VUSR0_MASK</a>&nbsp;&nbsp;&nbsp;0x00000200</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsysmon__hw_8h.html#a1e41a22a8c7108f33c75ff2013594a3d">XSM_AOR_ALL_MASK</a>&nbsp;&nbsp;&nbsp;0x00000100</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsysmon__hw_8h.html#ac171e925d1e94a44beda9821e6661f57">XSM_AOR_VCCPDRO_MASK</a>&nbsp;&nbsp;&nbsp;0x00000080</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsysmon__hw_8h.html#a28b6edca6e75a401e7028d41dd72b538">XSM_AOR_VCCPAUX_MASK</a>&nbsp;&nbsp;&nbsp;0x00000040</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsysmon__hw_8h.html#ae6acc1a964a4b21b5bc0246c07e651fc">XSM_AOR_VCCPINT_MASK</a>&nbsp;&nbsp;&nbsp;0x00000020</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsysmon__hw_8h.html#a21825adcf8d9fec56ba34cb8a443a058">XSM_AOR_VBRAM_MASK</a>&nbsp;&nbsp;&nbsp;0x00000010</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsysmon__hw_8h.html#a3298749348791ea76d1e35a9a1ab1b93">XSM_AOR_VCCAUX_MASK</a>&nbsp;&nbsp;&nbsp;0x00000008</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsysmon__hw_8h.html#a2843966e84d34b6cfc5a059ba96688e4">XSM_AOR_VCCINT_MASK</a>&nbsp;&nbsp;&nbsp;0x00000004</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsysmon__hw_8h.html#ac40645b74aaa13f5a98f54766d9867c2">XSM_AOR_TEMP_MASK</a>&nbsp;&nbsp;&nbsp;0x00000002</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsysmon__hw_8h.html#a227a3a13c820d006badc1a3cb86c161f">XSM_AOR_OT_MASK</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>
<tr><td colspan="2"><div class="groupHeader">System Monitor/ADC CONVST Register (CONVST) mask(s)</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp65f0e517ac9a7c0f8177516be156a5d4"></a> </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsysmon__hw_8h.html#a2c6795940d8ef703da980b8180b6bab8">XSM_CONVST_CONVST_MASK</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsysmon__hw_8h.html#acb9252bd3a592e2af8ecf60fc5880859">XSM_CONVST_TEMPUPDT_MASK</a>&nbsp;&nbsp;&nbsp;0x00000002</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsysmon__hw_8h.html#a4d40d19d3fa132804e2ee16a80520a3a">XSM_CONVST_WAITCYCLES_SHIFT</a>&nbsp;&nbsp;&nbsp;2</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsysmon__hw_8h.html#a5962136b807a8e4fe493c6552791ae9d">XSM_CONVST_WAITCYCLES_MASK</a>&nbsp;&nbsp;&nbsp;0x0003FFFC</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsysmon__hw_8h.html#a4344e6bc66858a3c53dc0e88697855ae">XSM_CONVST_WAITCYCLES_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x03E8</td></tr>
<tr><td colspan="2"><div class="groupHeader">System Monitor/ADC Reset Register (ARR) mask(s)</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrpd2d3927f181ebd632110ba415fcc0b55"></a> </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsysmon__hw_8h.html#abb8e13852501c16e504fcb8817aceeaf">XSM_ARR_RST_MASK</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>
<tr><td colspan="2"><div class="groupHeader">Global Interrupt Enable Register (GIER) mask(s)</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrpb23994fc9c7bdab8bb1904d6fb1ef843"></a> </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsysmon__hw_8h.html#a8e4d596795120a5bda0b1cf202a57c60">XSM_GIER_GIE_MASK</a>&nbsp;&nbsp;&nbsp;0x80000000</td></tr>
<tr><td colspan="2"><div class="groupHeader">System Monitor/ADC device Interrupt Status/Enable Registers</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp80967055dceb6b1d0ff67bbcc9620972"></a> <b> Interrupt Status Register (IPISR) </b></p>
<p>This register holds the interrupt status flags for the device.</p>
<p><b> Interrupt Enable Register (IPIER) </b></p>
<p>This register is used to enable interrupt sources for the device. Writing a '1' to a bit in this register enables the corresponding Interrupt. Writing a '0' to a bit in this register disables the corresponding Interrupt</p>
<p>IPISR/IPIER registers have the same bit definitions and are only defined once. </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsysmon__hw_8h.html#aabe66d84cd98246ec9c5c3468988bccf">XSM_IPIXR_VBRAM_MASK</a>&nbsp;&nbsp;&nbsp;0x00000400</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsysmon__hw_8h.html#ad3d8329283ab070df25d0aaf5dca8683">XSM_IPIXR_TEMP_DEACTIVE_MASK</a>&nbsp;&nbsp;&nbsp;0x00000200</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsysmon__hw_8h.html#a72f81326e21c48b78ec92456fa50482b">XSM_IPIXR_OT_DEACTIVE_MASK</a>&nbsp;&nbsp;&nbsp;0x00000100</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsysmon__hw_8h.html#a206201e66cf18aed12608e4acdedd0bb">XSM_IPIXR_JTAG_MODIFIED_MASK</a>&nbsp;&nbsp;&nbsp;0x00000080</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsysmon__hw_8h.html#ad9f04bf1b346c88f21d8a53bb87bd2bf">XSM_IPIXR_JTAG_LOCKED_MASK</a>&nbsp;&nbsp;&nbsp;0x00000040</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsysmon__hw_8h.html#a319971b6de7f233daed60d631815a174">XSM_IPIXR_EOC_MASK</a>&nbsp;&nbsp;&nbsp;0x00000020</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsysmon__hw_8h.html#a8c002ab1748326f13dfd32f1283f82e2">XSM_IPIXR_EOS_MASK</a>&nbsp;&nbsp;&nbsp;0x00000010</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsysmon__hw_8h.html#af64b936381cd9061e61b6f90a7e776a8">XSM_IPIXR_VCCAUX_MASK</a>&nbsp;&nbsp;&nbsp;0x00000008</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsysmon__hw_8h.html#a743c008f9c35db9da2c77ded5c4dcab0">XSM_IPIXR_VCCINT_MASK</a>&nbsp;&nbsp;&nbsp;0x00000004</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsysmon__hw_8h.html#a660050115bd4cdcacb288f607db090c0">XSM_IPIXR_TEMP_MASK</a>&nbsp;&nbsp;&nbsp;0x00000002</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsysmon__hw_8h.html#af750d4fe2ef4b7b3565e5ec16759dcc7">XSM_IPIXR_OT_MASK</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsysmon__hw_8h.html#af0cc3e81782b071fe5f5a9c8a0a8c1d2">XSM_IPIXR_VUSR0_MASK</a>&nbsp;&nbsp;&nbsp;0x00004000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsysmon__hw_8h.html#a387ec830b02fb8d517a1346b73ce7816">XSM_IPIXR_VUSR1_MASK</a>&nbsp;&nbsp;&nbsp;0x00008000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsysmon__hw_8h.html#af878c87e3f0841ff0586676b90227fa4">XSM_IPIXR_VUSR2_MASK</a>&nbsp;&nbsp;&nbsp;0x00010000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsysmon__hw_8h.html#a652de52f0a37d2ece0b8b263101ab5ab">XSM_IPIXR_VUSR3_MASK</a>&nbsp;&nbsp;&nbsp;0x00020000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsysmon__hw_8h.html#a07e807fa83657aaa040ba09b5e3ed474">XSM_IPIXR_ALL_MASK</a>&nbsp;&nbsp;&nbsp;0x0003C7FF</td></tr>
<tr><td colspan="2"><div class="groupHeader">Mask for all ADC converted data including Minimum/Maximum Measurements</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp6cfa745f163f1e61a79d9ffbfb699d10"></a> and Threshold data. </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsysmon__hw_8h.html#a632112d6a177eed12e333d0a461ca127">XSM_ADCDATA_MAX_MASK</a>&nbsp;&nbsp;&nbsp;0x03FF</td></tr>
<tr><td colspan="2"><div class="groupHeader">Configuration Register 0 (CFR0) mask(s)</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp836bf47c0663a5bf37d9e2aa84f49c03"></a> </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsysmon__hw_8h.html#a29add01cd28de3a14d7271e2d2c083ca">XSM_CFR0_CAL_AVG_MASK</a>&nbsp;&nbsp;&nbsp;0x8000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsysmon__hw_8h.html#a99615a4d0375c23c6852fa102fef061c">XSM_CFR0_AVG_VALID_MASK</a>&nbsp;&nbsp;&nbsp;0x3000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsysmon__hw_8h.html#a123b543a33b851c67011576fbc18f534">XSM_CFR0_AVG1_MASK</a>&nbsp;&nbsp;&nbsp;0x0000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsysmon__hw_8h.html#a714515f968accaa6767fa3f54bef7716">XSM_CFR0_AVG16_MASK</a>&nbsp;&nbsp;&nbsp;0x1000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsysmon__hw_8h.html#a469a0b1545d3f86e5148daf67c1e8b82">XSM_CFR0_AVG64_MASK</a>&nbsp;&nbsp;&nbsp;0x2000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsysmon__hw_8h.html#ae6c8e3a25b14394a6b25d48ca6f79ef0">XSM_CFR0_AVG256_MASK</a>&nbsp;&nbsp;&nbsp;0x3000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsysmon__hw_8h.html#aee6e4643b1b2620e3d851ec7d02f5988">XSM_CFR0_AVG_SHIFT</a>&nbsp;&nbsp;&nbsp;12</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsysmon__hw_8h.html#a5d77c272ff8eaaa3f8f780a41e2915d2">XSM_CFR0_MUX_MASK</a>&nbsp;&nbsp;&nbsp;0x0800</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsysmon__hw_8h.html#a0294e2e59acca99bc5d99fcf3c19c2ac">XSM_CFR0_DU_MASK</a>&nbsp;&nbsp;&nbsp;0x0400</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsysmon__hw_8h.html#a99dc4622e2ad4127b068c9d99502c1c4">XSM_CFR0_EC_MASK</a>&nbsp;&nbsp;&nbsp;0x0200</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsysmon__hw_8h.html#a0b354fa14879bd29f5023fc2950b5370">XSM_CFR0_ACQ_MASK</a>&nbsp;&nbsp;&nbsp;0x0100</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsysmon__hw_8h.html#a56330e455ed52f6670697cf6abbd0834">XSM_CFR0_CHANNEL_MASK</a>&nbsp;&nbsp;&nbsp;0x003F</td></tr>
<tr><td colspan="2"><div class="groupHeader">Configuration Register 1 (CFR1) mask(s)</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrpd11fafcc99b2ae59ef7fc932f62917b9"></a> </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsysmon__hw_8h.html#aea9829dd8e98497f85cf41773984ae98">XSM_CFR1_SEQ_VALID_MASK</a>&nbsp;&nbsp;&nbsp;0xF000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsysmon__hw_8h.html#a2d716c0404815b90c9aa5634d6be376f">XSM_CFR1_SEQ_SAFEMODE_MASK</a>&nbsp;&nbsp;&nbsp;0x0000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsysmon__hw_8h.html#a411d994ea59b6cfb3b93bdd9730a2c6c">XSM_CFR1_SEQ_ONEPASS_MASK</a>&nbsp;&nbsp;&nbsp;0x1000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsysmon__hw_8h.html#a3d9b9857b714dc99bd794390dec92057">XSM_CFR1_SEQ_CONTINPASS_MASK</a>&nbsp;&nbsp;&nbsp;0x2000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsysmon__hw_8h.html#a2ae8171547d153b902c52b0c58c65928">XSM_CFR1_SEQ_SINGCHAN_MASK</a>&nbsp;&nbsp;&nbsp;0x3000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsysmon__hw_8h.html#af40458f9cd844ac8033cb92cc4b761b4">XSM_CFR1_SEQ_SIMUL_SAMPLING_MASK</a>&nbsp;&nbsp;&nbsp;0x4000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsysmon__hw_8h.html#a27b588055e360d0ffc88498c35f5a23a">XSM_CFR1_SEQ_INDEPENDENT_MASK</a>&nbsp;&nbsp;&nbsp;0x8000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsysmon__hw_8h.html#ab8391d906dd67da9394e69f5f01f65f8">XSM_CFR1_SEQ_SHIFT</a>&nbsp;&nbsp;&nbsp;12</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsysmon__hw_8h.html#a1bedb8e3792cf2042d6eb8e9c783181f">XSM_CFR1_ALM_VCCPDRO_MASK</a>&nbsp;&nbsp;&nbsp;0x0800</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsysmon__hw_8h.html#a49413f0e7ed3b6942f84238937048ef9">XSM_CFR1_ALM_VCCPAUX_MASK</a>&nbsp;&nbsp;&nbsp;0x0400</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsysmon__hw_8h.html#a6af9c6c0138bfe4889a3a675031511c9">XSM_CFR1_ALM_VCCPINT_MASK</a>&nbsp;&nbsp;&nbsp;0x0200</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsysmon__hw_8h.html#a316fd01c247ca1066033572d1a152b0c">XSM_CFR1_ALM_VBRAM_MASK</a>&nbsp;&nbsp;&nbsp;0x0100</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsysmon__hw_8h.html#a8f3f876306799c7a25a519a37878e57b">XSM_CFR1_CAL_VALID_MASK</a>&nbsp;&nbsp;&nbsp;0x00F0</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsysmon__hw_8h.html#a51cedf3b4ce8ae63f15dbd751739b490">XSM_CFR1_CAL_PS_GAIN_OFFSET_MASK</a>&nbsp;&nbsp;&nbsp;0x0080</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsysmon__hw_8h.html#a559ea1e100f6199becce243376adfe05">XSM_CFR1_CAL_PS_OFFSET_MASK</a>&nbsp;&nbsp;&nbsp;0x0040</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsysmon__hw_8h.html#ab192094ab347e3f7435055e17ea41eb0">XSM_CFR1_CAL_ADC_GAIN_OFFSET_MASK</a>&nbsp;&nbsp;&nbsp;0x0020</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsysmon__hw_8h.html#a4dbcbd39c60e65aadc0e2dcc79c685bf">XSM_CFR1_CAL_ADC_OFFSET_MASK</a>&nbsp;&nbsp;&nbsp;0x0010</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsysmon__hw_8h.html#a72c1599fd7257e7c3c9c22d8635b4600">XSM_CFR1_CAL_DISABLE_MASK</a>&nbsp;&nbsp;&nbsp;0x0000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsysmon__hw_8h.html#a306d1f6c4636d8a6d5a6177c3f64456b">XSM_CFR1_ALM_ALL_MASK</a>&nbsp;&nbsp;&nbsp;0x0F0F</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsysmon__hw_8h.html#a426292488bb2aee0969e533223757104">XSM_CFR1_ALM_VCCAUX_MASK</a>&nbsp;&nbsp;&nbsp;0x0008</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsysmon__hw_8h.html#a435a9d02c1cf9372b0285ae7212d7630">XSM_CFR1_ALM_VCCINT_MASK</a>&nbsp;&nbsp;&nbsp;0x0004</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsysmon__hw_8h.html#a52a6fb60ad44e0e4b95c4c54e331bc5c">XSM_CFR1_ALM_TEMP_MASK</a>&nbsp;&nbsp;&nbsp;0x0002</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsysmon__hw_8h.html#adda668bcbf9296760e7ad3dabc1c337f">XSM_CFR1_OT_MASK</a>&nbsp;&nbsp;&nbsp;0x0001</td></tr>
<tr><td colspan="2"><div class="groupHeader">Configuration Register 2 (CFR2) mask(s)</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp04b329cdf8d958d727de1fdb0a44ab65"></a> </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsysmon__hw_8h.html#ae5b556b834800640a089204b89889806">XSM_CFR2_CD_VALID_MASK</a>&nbsp;&nbsp;&nbsp;0xFF00</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsysmon__hw_8h.html#ae434c1a3fb0dc9e263f4997012ddbc43">XSM_CFR2_CD_SHIFT</a>&nbsp;&nbsp;&nbsp;8</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsysmon__hw_8h.html#ad19ae6819370bd6c69aadb3b39e1ba2c">XSM_CFR2_CD_MIN</a>&nbsp;&nbsp;&nbsp;8</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsysmon__hw_8h.html#a4833edc5e78955cebeae9cd751e96a50">XSM_CFR2_CD_MAX</a>&nbsp;&nbsp;&nbsp;255</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsysmon__hw_8h.html#abae2caa3b0e2657a96e9a02b296d5890">XSM_CFR2_PD_MASK</a>&nbsp;&nbsp;&nbsp;0x0030</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsysmon__hw_8h.html#a4414540d5af805fa497e20a8a86428e9">XSM_CFR2_PD_XADC_MASK</a>&nbsp;&nbsp;&nbsp;0x0030</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsysmon__hw_8h.html#a6862f5b5212983096231912e664f4512">XSM_CFR2_PD_ADC1_MASK</a>&nbsp;&nbsp;&nbsp;0x0020</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsysmon__hw_8h.html#a79aab1906a93bc3be77ac5e5f1a33b13">XSM_CFR2_PD_SHIFT</a>&nbsp;&nbsp;&nbsp;4</td></tr>
<tr><td colspan="2"><div class="groupHeader">Configuration Register 3 (CFR3) mask(s)</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp44b0ab53db0df0cb559cee1c33eed976"></a> </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsysmon__hw_8h.html#aabccd5891f8276336b16ea65b8d7b0d7">XSM_CFR3_ALM_ALL_MASK</a>&nbsp;&nbsp;&nbsp;0x000F</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsysmon__hw_8h.html#a90710b0221142ff14acbeb695e551136">XSM_CFR3_ALM_VUSR3_MASK</a>&nbsp;&nbsp;&nbsp;0x0008</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsysmon__hw_8h.html#a8836887d363847f2c4a0f4d52863336c">XSM_CFR3_ALM_VUSR2_MASK</a>&nbsp;&nbsp;&nbsp;0x0004</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsysmon__hw_8h.html#a742d64c5acd27b7554a5d6f9be9b3e62">XSM_CFR3_ALM_VUSR1_MASK</a>&nbsp;&nbsp;&nbsp;0x0002</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsysmon__hw_8h.html#a5dcb0d4f9bc7fc2eff621cad0333b61b">XSM_CFR3_ALM_VUSR0_MASK</a>&nbsp;&nbsp;&nbsp;0x0001</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsysmon__hw_8h.html#ad3899e551033502286a061d9a92fa0a5">XSM_CFR_ALM_ALL_MASK</a>&nbsp;&nbsp;&nbsp;0xF0F0F</td></tr>
<tr><td colspan="2"><div class="groupHeader">Alarm masks for channels in Configuration registers 1 and 3</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp94277d39abb127e1b6428cfcb742dabf"></a> </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsysmon__hw_8h.html#a714307c0fdc20fbb3cdc8748c792807a">XSM_CFR_ALM_VUSR3_MASK</a>&nbsp;&nbsp;&nbsp;0x00080000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsysmon__hw_8h.html#a1fdc2a26cd3681d9d116d14236abbf5f">XSM_CFR_ALM_VUSR2_MASK</a>&nbsp;&nbsp;&nbsp;0x00040000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsysmon__hw_8h.html#aa631cec4bc3996600b9d2214b391ac50">XSM_CFR_ALM_VUSR1_MASK</a>&nbsp;&nbsp;&nbsp;0x00020000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsysmon__hw_8h.html#a0b532ca4d92cdc4b0e6d1e538922668d">XSM_CFR_ALM_VUSR0_MASK</a>&nbsp;&nbsp;&nbsp;0x00010000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsysmon__hw_8h.html#abd93c169c41f8b39e40ca8e8e02140a1">XSM_CFR_ALM_VCCPDRO_MASK</a>&nbsp;&nbsp;&nbsp;0x0800</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsysmon__hw_8h.html#a479ec6a13f131b0d5739db403dc7ac49">XSM_CFR_ALM_VCCPAUX_MASK</a>&nbsp;&nbsp;&nbsp;0x0400</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsysmon__hw_8h.html#a95db998340d65206bd38c25e913b3d65">XSM_CFR_ALM_VCCPINT_MASK</a>&nbsp;&nbsp;&nbsp;0x0200</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsysmon__hw_8h.html#acf2cf7536c4777666293e55f72584263">XSM_CFR_ALM_VBRAM_MASK</a>&nbsp;&nbsp;&nbsp;0x0100</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsysmon__hw_8h.html#a52a8bb4d385e115d82fea47cda13f5ba">XSM_CFR_ALM_VCCAUX_MASK</a>&nbsp;&nbsp;&nbsp;0x0008</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsysmon__hw_8h.html#a61f0ae5cb827fc22fbfceffd65d7e63d">XSM_CFR_ALM_VCCINT_MASK</a>&nbsp;&nbsp;&nbsp;0x0004</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsysmon__hw_8h.html#a69ff380ea74c831bcf39a5c46652d056">XSM_CFR_ALM_TEMP_MASK</a>&nbsp;&nbsp;&nbsp;0x0002</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsysmon__hw_8h.html#a4ac287f5783abbd7f96396907b5ea47e">XSM_CFR_OT_MASK</a>&nbsp;&nbsp;&nbsp;0x0001</td></tr>
<tr><td colspan="2"><div class="groupHeader">Sequence Register (SEQ) Bit Definitions</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrpc44e0ffaf923610f26f1a127ce9b66a2"></a> </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsysmon__hw_8h.html#ac52249c513852d96c45c4a35d2cf9400">XSM_SEQ_CH_CALIB</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsysmon__hw_8h.html#a3f12621a22544c7dc29165f1048dba26">XSM_SEQ_CH_VCCPINT</a>&nbsp;&nbsp;&nbsp;0x00000020</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsysmon__hw_8h.html#abd618df55f83390b920a88d66cfa4c2a">XSM_SEQ_CH_VCCPAUX</a>&nbsp;&nbsp;&nbsp;0x00000040</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsysmon__hw_8h.html#a4821d6b80c550f0a3080bdc65d83fa1d">XSM_SEQ_CH_VCCPDRO</a>&nbsp;&nbsp;&nbsp;0x00000080</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsysmon__hw_8h.html#a4fed5630d5bcefd6b2c8b4692a5cb579">XSM_SEQ_CH_TEMP</a>&nbsp;&nbsp;&nbsp;0x00000100</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsysmon__hw_8h.html#a2fc91abc8fb69a6209c3e50ff189b2e9">XSM_SEQ_CH_VCCINT</a>&nbsp;&nbsp;&nbsp;0x00000200</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsysmon__hw_8h.html#a5426b215d0d905d01876ba679f08fbe5">XSM_SEQ_CH_VCCAUX</a>&nbsp;&nbsp;&nbsp;0x00000400</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsysmon__hw_8h.html#ad513c2ce35a27fdc5c032f8559929108">XSM_SEQ_CH_VPVN</a>&nbsp;&nbsp;&nbsp;0x00000800</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsysmon__hw_8h.html#aa3d0f99dd1796e2baadd08c34c9b95c6">XSM_SEQ_CH_VREFP</a>&nbsp;&nbsp;&nbsp;0x00001000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsysmon__hw_8h.html#ac2099c5027d16401c6e4a1ec247596ed">XSM_SEQ_CH_VREFN</a>&nbsp;&nbsp;&nbsp;0x00002000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsysmon__hw_8h.html#acac34ec19152e271de81405906ebf277">XSM_SEQ_CH_VBRAM</a>&nbsp;&nbsp;&nbsp;0x00004000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsysmon__hw_8h.html#a7a2f95ce30a1155b39edd9384e6d898a">XSM_SEQ_CH_AUX00</a>&nbsp;&nbsp;&nbsp;0x00010000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsysmon__hw_8h.html#a9a7f8418879a6c2ab7cac3ed27523a86">XSM_SEQ_CH_AUX01</a>&nbsp;&nbsp;&nbsp;0x00020000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsysmon__hw_8h.html#ac7df36a98de501053ed47637cf66f64d">XSM_SEQ_CH_AUX02</a>&nbsp;&nbsp;&nbsp;0x00040000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsysmon__hw_8h.html#a8fdff42761e96b013ac5d067e6139478">XSM_SEQ_CH_AUX03</a>&nbsp;&nbsp;&nbsp;0x00080000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsysmon__hw_8h.html#a76851a667785be218849102fdebffd30">XSM_SEQ_CH_AUX04</a>&nbsp;&nbsp;&nbsp;0x00100000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsysmon__hw_8h.html#a7bd45e3aeb843e22402530fc6717f663">XSM_SEQ_CH_AUX05</a>&nbsp;&nbsp;&nbsp;0x00200000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsysmon__hw_8h.html#a0792dc9d293b3d8412ae1eff41ff6c32">XSM_SEQ_CH_AUX06</a>&nbsp;&nbsp;&nbsp;0x00400000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsysmon__hw_8h.html#a3366ccab0c0c73e17b1e6d38402b5e9a">XSM_SEQ_CH_AUX07</a>&nbsp;&nbsp;&nbsp;0x00800000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsysmon__hw_8h.html#abd541fac8d1c519786e11eef52152f31">XSM_SEQ_CH_AUX08</a>&nbsp;&nbsp;&nbsp;0x01000000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsysmon__hw_8h.html#a37ee1ce66f7b13bcfad3a25edb08d8a0">XSM_SEQ_CH_AUX09</a>&nbsp;&nbsp;&nbsp;0x02000000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsysmon__hw_8h.html#a3ae55243fd9cba3c1c97f68d1df0e152">XSM_SEQ_CH_AUX10</a>&nbsp;&nbsp;&nbsp;0x04000000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsysmon__hw_8h.html#a94b14090faa53aaf2df128786966cb0e">XSM_SEQ_CH_AUX11</a>&nbsp;&nbsp;&nbsp;0x08000000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsysmon__hw_8h.html#a814d0c59e04be33695d683cacede0d20">XSM_SEQ_CH_AUX12</a>&nbsp;&nbsp;&nbsp;0x10000000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsysmon__hw_8h.html#a394becd0b33fbb7f89e899dab1f8fd34">XSM_SEQ_CH_AUX13</a>&nbsp;&nbsp;&nbsp;0x20000000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsysmon__hw_8h.html#ad26a35f66c1884695391b36f7f491eec">XSM_SEQ_CH_AUX14</a>&nbsp;&nbsp;&nbsp;0x40000000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsysmon__hw_8h.html#aee1c4b7f6daf995c00e384a844581230">XSM_SEQ_CH_AUX15</a>&nbsp;&nbsp;&nbsp;0x80000000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsysmon__hw_8h.html#a396984f226adde65d9dea57e892c5c31">XSM_SEQ_CH_VUSR0</a>&nbsp;&nbsp;&nbsp;0x100000000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsysmon__hw_8h.html#a4da676fe435ba1b1ebb34744a3d2e189">XSM_SEQ_CH_VUSR1</a>&nbsp;&nbsp;&nbsp;0x200000000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsysmon__hw_8h.html#adf3e93ba721911ca7b39675da88d0385">XSM_SEQ_CH_VUSR2</a>&nbsp;&nbsp;&nbsp;0x400000000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsysmon__hw_8h.html#a0102935346071aab4790b6225dd7d983">XSM_SEQ_CH_VUSR3</a>&nbsp;&nbsp;&nbsp;0x800000000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsysmon__hw_8h.html#a48347f643b745cdef6c31c85fad9611a">XSM_SEQ00_CH_VALID_MASK</a>&nbsp;&nbsp;&nbsp;0x7FE1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsysmon__hw_8h.html#a73ef2f064b8eb87e7e4f13564959bf61">XSM_SEQ01_CH_VALID_MASK</a>&nbsp;&nbsp;&nbsp;0xFFFF</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsysmon__hw_8h.html#a2eeccaf88e9f2786a03340c0fdc2ed6f">XSM_SEQ02_CH_VALID_MASK</a>&nbsp;&nbsp;&nbsp;0x7FE0</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsysmon__hw_8h.html#ac052ba6d55860ec01555a887b897450e">XSM_SEQ03_CH_VALID_MASK</a>&nbsp;&nbsp;&nbsp;0xFFFF</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsysmon__hw_8h.html#ad9e4fa7c416ee036f2a41f443c716a14">XSM_SEQ04_CH_VALID_MASK</a>&nbsp;&nbsp;&nbsp;0x0800</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsysmon__hw_8h.html#a637676d11d0c8b22eddbf90cdfdcbcb2">XSM_SEQ05_CH_VALID_MASK</a>&nbsp;&nbsp;&nbsp;0xFFFF</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsysmon__hw_8h.html#aca26c96e43a6823a691e849487794a05">XSM_SEQ06_CH_VALID_MASK</a>&nbsp;&nbsp;&nbsp;0x0800</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsysmon__hw_8h.html#a49f3640f09741584b17fea4135c7b934">XSM_SEQ07_CH_VALID_MASK</a>&nbsp;&nbsp;&nbsp;0xFFFF</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsysmon__hw_8h.html#ae82b7dac8a61c2252a0d8a3979737d4b">XSM_SEQ08_CH_VALID_MASK</a>&nbsp;&nbsp;&nbsp;0x000F</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsysmon__hw_8h.html#a9112e10d9975837d5f77aa7cf1363624">XSM_SEQ09_CH_VALID_MASK</a>&nbsp;&nbsp;&nbsp;0x000F</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsysmon__hw_8h.html#ac110cd89b4eb9a358c0d5dbf74aadd9a">XSM_SEQ_CH_AUX_SHIFT</a>&nbsp;&nbsp;&nbsp;16</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsysmon__hw_8h.html#a17a2dc8905658b227914088d1121ea4c">XSM_SEQ_CH_VUSR_SHIFT</a>&nbsp;&nbsp;&nbsp;32</td></tr>
<tr><td colspan="2"><div class="groupHeader">OT Upper Alarm Threshold Register Bit Definitions</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp57edb757c972d105a25ad9a4bb2ad7cf"></a> </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsysmon__hw_8h.html#a01e3c313e7dae8ebdec4290f28b6eb73">XSM_ATR_OT_UPPER_ENB_MASK</a>&nbsp;&nbsp;&nbsp;0x000F</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsysmon__hw_8h.html#a083b13819aa6e79444a615e4b8bb39e4">XSM_ATR_OT_UPPER_VAL_MASK</a>&nbsp;&nbsp;&nbsp;0xFFF0</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsysmon__hw_8h.html#a11658b4528e680cd39b2a72bc05c7d67">XSM_ATR_OT_UPPER_VAL_SHIFT</a>&nbsp;&nbsp;&nbsp;4</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsysmon__hw_8h.html#ac10c01b130262bcb027c21c83ad80944">XSM_ATR_OT_UPPER_ENB_VAL</a>&nbsp;&nbsp;&nbsp;0x0003</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsysmon__hw_8h.html#ab5dda69e2296476fe1e333bc8dc318ab">XSM_ATR_OT_UPPER_VAL_MAX</a>&nbsp;&nbsp;&nbsp;0x0FFF</td></tr>
</table>
<hr/><a name="_details"></a><h2>Detailed Description</h2>
<p>This header file contains identifiers and basic driver functions (or macros) that can be used to access the System Monitor/ADC device or XADC.</p>
<p>Refer to the device specification for more information about this driver.</p>
<dl class="note"><dt><b>Note:</b></dt><dd>None.</dd></dl>
<pre></pre><pre> MODIFICATION HISTORY:</pre><pre> Ver   Who    Date     Changes
 ----- -----  -------- -----------------------------------------------------
 1.00a xd/sv  05/22/07 First release
 2.00a sv     07/07/08 Added bit definitions for new Alarm Interrupts in the
			Interrupt Registers.
 3.00a sdm    02/09/09 Added register and bit definitions for V6 SysMon.
 4.00a ktn    10/22/09 The macros have been renamed to remove _m from the name
		       	of the macro.
 5.00a sdm    06/15/11 Added new definitions for XADC.
 5.01a bss    02/15/12 Updated for Zynq.
 5.02a bss    11/23/12 Added macros XSM_CONVST_TEMPUPDT_MASK,
			XSM_CONVST_WAITCYCLES_MASK and
			XSM_CONVST_WAITCYCLES_SHIFT (CR #679872)
 7.0	bss    7/25/14	To support Ultrascale:
			Added XSM_IP_OFFSET macro.
			Added Offsets and Masks for VUSER0 to VUSER3 channels.
			Added Configuration Register 3 and Sequence Registers
			8 and 9.</pre><pre> </pre> <hr/><h2>Define Documentation</h2>
<a class="anchor" id="a8775f2b8e969bd6c1d8dfbf05ca8a5dc"></a><!-- doxytag: member="xsysmon_hw.h::SYSTEM_MANAGEMENT" ref="a8775f2b8e969bd6c1d8dfbf05ca8a5dc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSTEM_MANAGEMENT&nbsp;&nbsp;&nbsp;1</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="aa7063bca866793ee560c0ffd5f09a353"></a><!-- doxytag: member="xsysmon_hw.h::XADC" ref="aa7063bca866793ee560c0ffd5f09a353" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADC&nbsp;&nbsp;&nbsp;0</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="adb25cc2cc5712cb1146a924ba5c97077"></a><!-- doxytag: member="xsysmon_hw.h::XSM_ADC_CALIB_OFFSET" ref="adb25cc2cc5712cb1146a924ba5c97077" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSM_ADC_CALIB_OFFSET&nbsp;&nbsp;&nbsp;(XSM_IP_OFFSET + 0x224)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>ADC Offset Data Reg </p>

</div>
</div>
<a class="anchor" id="a632112d6a177eed12e333d0a461ca127"></a><!-- doxytag: member="xsysmon_hw.h::XSM_ADCDATA_MAX_MASK" ref="a632112d6a177eed12e333d0a461ca127" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSM_ADCDATA_MAX_MASK&nbsp;&nbsp;&nbsp;0x03FF</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a64f40c40e423badd22c56b33fd620e23"></a><!-- doxytag: member="xsysmon_hw.h::XSM_AOR_ALARM_ALL_MASK" ref="a64f40c40e423badd22c56b33fd620e23" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSM_AOR_ALARM_ALL_MASK&nbsp;&nbsp;&nbsp;0x00001FFF</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Mask for all Alarms </p>

</div>
</div>
<a class="anchor" id="a1e41a22a8c7108f33c75ff2013594a3d"></a><!-- doxytag: member="xsysmon_hw.h::XSM_AOR_ALL_MASK" ref="a1e41a22a8c7108f33c75ff2013594a3d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSM_AOR_ALL_MASK&nbsp;&nbsp;&nbsp;0x00000100</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>ALM7 - All Alarms 0 to 6 </p>

</div>
</div>
<a class="anchor" id="afa412d1b4a44c7bd90f0a680c9560f9e"></a><!-- doxytag: member="xsysmon_hw.h::XSM_AOR_OFFSET" ref="afa412d1b4a44c7bd90f0a680c9560f9e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSM_AOR_OFFSET&nbsp;&nbsp;&nbsp;0x08</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Alarm Output Register </p>

</div>
</div>
<a class="anchor" id="a227a3a13c820d006badc1a3cb86c161f"></a><!-- doxytag: member="xsysmon_hw.h::XSM_AOR_OT_MASK" ref="a227a3a13c820d006badc1a3cb86c161f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSM_AOR_OT_MASK&nbsp;&nbsp;&nbsp;0x00000001</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Over Temp Alarm Output </p>

</div>
</div>
<a class="anchor" id="ac40645b74aaa13f5a98f54766d9867c2"></a><!-- doxytag: member="xsysmon_hw.h::XSM_AOR_TEMP_MASK" ref="ac40645b74aaa13f5a98f54766d9867c2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSM_AOR_TEMP_MASK&nbsp;&nbsp;&nbsp;0x00000002</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>ALM0 - Temp sensor Alarm Mask </p>

</div>
</div>
<a class="anchor" id="a21825adcf8d9fec56ba34cb8a443a058"></a><!-- doxytag: member="xsysmon_hw.h::XSM_AOR_VBRAM_MASK" ref="a21825adcf8d9fec56ba34cb8a443a058" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSM_AOR_VBRAM_MASK&nbsp;&nbsp;&nbsp;0x00000010</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>ALM3 - VBRAM Output Mask</p>
<ul>
<li>7 Series and Zynq </li>
</ul>

</div>
</div>
<a class="anchor" id="a3298749348791ea76d1e35a9a1ab1b93"></a><!-- doxytag: member="xsysmon_hw.h::XSM_AOR_VCCAUX_MASK" ref="a3298749348791ea76d1e35a9a1ab1b93" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSM_AOR_VCCAUX_MASK&nbsp;&nbsp;&nbsp;0x00000008</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>ALM2 - VCCAUX Output Mask </p>

</div>
</div>
<a class="anchor" id="a2843966e84d34b6cfc5a059ba96688e4"></a><!-- doxytag: member="xsysmon_hw.h::XSM_AOR_VCCINT_MASK" ref="a2843966e84d34b6cfc5a059ba96688e4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSM_AOR_VCCINT_MASK&nbsp;&nbsp;&nbsp;0x00000004</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>ALM1 - VCCINT Alarm Mask </p>

</div>
</div>
<a class="anchor" id="a28b6edca6e75a401e7028d41dd72b538"></a><!-- doxytag: member="xsysmon_hw.h::XSM_AOR_VCCPAUX_MASK" ref="a28b6edca6e75a401e7028d41dd72b538" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSM_AOR_VCCPAUX_MASK&nbsp;&nbsp;&nbsp;0x00000040</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>ALM5 - VCCPAUX Mask, Zynq </p>

</div>
</div>
<a class="anchor" id="ac171e925d1e94a44beda9821e6661f57"></a><!-- doxytag: member="xsysmon_hw.h::XSM_AOR_VCCPDRO_MASK" ref="ac171e925d1e94a44beda9821e6661f57" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSM_AOR_VCCPDRO_MASK&nbsp;&nbsp;&nbsp;0x00000080</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>ALM6 - VCCPDRO Mask, Zynq </p>

</div>
</div>
<a class="anchor" id="ae6acc1a964a4b21b5bc0246c07e651fc"></a><!-- doxytag: member="xsysmon_hw.h::XSM_AOR_VCCPINT_MASK" ref="ae6acc1a964a4b21b5bc0246c07e651fc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSM_AOR_VCCPINT_MASK&nbsp;&nbsp;&nbsp;0x00000020</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>ALM4 - VCCPINT Mask, Zynq </p>

</div>
</div>
<a class="anchor" id="abcde71a8af035609f07c7783e956f956"></a><!-- doxytag: member="xsysmon_hw.h::XSM_AOR_VUSR0_MASK" ref="abcde71a8af035609f07c7783e956f956" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSM_AOR_VUSR0_MASK&nbsp;&nbsp;&nbsp;0x00000200</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>ALM8 - VUSER0 Alarm Mask </p>

</div>
</div>
<a class="anchor" id="a93917bfa8da869c7053ef5c7fdf0f944"></a><!-- doxytag: member="xsysmon_hw.h::XSM_AOR_VUSR1_MASK" ref="a93917bfa8da869c7053ef5c7fdf0f944" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSM_AOR_VUSR1_MASK&nbsp;&nbsp;&nbsp;0x00000400</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>ALM9 - VUSER1 Alarm Mask </p>

</div>
</div>
<a class="anchor" id="a01f03fc2b8fb94f2553e8ea2c5331b9f"></a><!-- doxytag: member="xsysmon_hw.h::XSM_AOR_VUSR2_MASK" ref="a01f03fc2b8fb94f2553e8ea2c5331b9f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSM_AOR_VUSR2_MASK&nbsp;&nbsp;&nbsp;0x00000800</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>ALM10 - VUSER2 Alarm Mask </p>

</div>
</div>
<a class="anchor" id="a4c8ae74d010e9d5d1a0d27680809265c"></a><!-- doxytag: member="xsysmon_hw.h::XSM_AOR_VUSR3_MASK" ref="a4c8ae74d010e9d5d1a0d27680809265c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSM_AOR_VUSR3_MASK&nbsp;&nbsp;&nbsp;0x00001000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>ALM11 - VUSER3 Alarm Mask </p>

</div>
</div>
<a class="anchor" id="acfb9bdc2b5d6e2dc60fde22b7c106e65"></a><!-- doxytag: member="xsysmon_hw.h::XSM_ARR_OFFSET" ref="acfb9bdc2b5d6e2dc60fde22b7c106e65" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSM_ARR_OFFSET&nbsp;&nbsp;&nbsp;0x10</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>ADC Reset Register </p>

</div>
</div>
<a class="anchor" id="abb8e13852501c16e504fcb8817aceeaf"></a><!-- doxytag: member="xsysmon_hw.h::XSM_ARR_RST_MASK" ref="abb8e13852501c16e504fcb8817aceeaf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSM_ARR_RST_MASK&nbsp;&nbsp;&nbsp;0x00000001</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>ADC Reset bit mask </p>

</div>
</div>
<a class="anchor" id="a4ae8337a758a85467927c74957df9e03"></a><!-- doxytag: member="xsysmon_hw.h::XSM_ATR_OT_LOWER_OFFSET" ref="a4ae8337a758a85467927c74957df9e03" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSM_ATR_OT_LOWER_OFFSET&nbsp;&nbsp;&nbsp;(XSM_IP_OFFSET + 0x35C)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Over Temp Lower Alarm Reg </p>

</div>
</div>
<a class="anchor" id="a01e3c313e7dae8ebdec4290f28b6eb73"></a><!-- doxytag: member="xsysmon_hw.h::XSM_ATR_OT_UPPER_ENB_MASK" ref="a01e3c313e7dae8ebdec4290f28b6eb73" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSM_ATR_OT_UPPER_ENB_MASK&nbsp;&nbsp;&nbsp;0x000F</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Mask for OT enable </p>

</div>
</div>
<a class="anchor" id="ac10c01b130262bcb027c21c83ad80944"></a><!-- doxytag: member="xsysmon_hw.h::XSM_ATR_OT_UPPER_ENB_VAL" ref="ac10c01b130262bcb027c21c83ad80944" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSM_ATR_OT_UPPER_ENB_VAL&nbsp;&nbsp;&nbsp;0x0003</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Value for OT enable </p>

</div>
</div>
<a class="anchor" id="a8758e03206004cd0121f634b1535a74d"></a><!-- doxytag: member="xsysmon_hw.h::XSM_ATR_OT_UPPER_OFFSET" ref="a8758e03206004cd0121f634b1535a74d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSM_ATR_OT_UPPER_OFFSET&nbsp;&nbsp;&nbsp;(XSM_IP_OFFSET + 0x34C)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Over Temp Upper Alarm Reg </p>

</div>
</div>
<a class="anchor" id="a083b13819aa6e79444a615e4b8bb39e4"></a><!-- doxytag: member="xsysmon_hw.h::XSM_ATR_OT_UPPER_VAL_MASK" ref="a083b13819aa6e79444a615e4b8bb39e4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSM_ATR_OT_UPPER_VAL_MASK&nbsp;&nbsp;&nbsp;0xFFF0</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Mask for OT value </p>

</div>
</div>
<a class="anchor" id="ab5dda69e2296476fe1e333bc8dc318ab"></a><!-- doxytag: member="xsysmon_hw.h::XSM_ATR_OT_UPPER_VAL_MAX" ref="ab5dda69e2296476fe1e333bc8dc318ab" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSM_ATR_OT_UPPER_VAL_MAX&nbsp;&nbsp;&nbsp;0x0FFF</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Max OT value </p>

</div>
</div>
<a class="anchor" id="a11658b4528e680cd39b2a72bc05c7d67"></a><!-- doxytag: member="xsysmon_hw.h::XSM_ATR_OT_UPPER_VAL_SHIFT" ref="a11658b4528e680cd39b2a72bc05c7d67" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSM_ATR_OT_UPPER_VAL_SHIFT&nbsp;&nbsp;&nbsp;4</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Shift for OT value </p>

</div>
</div>
<a class="anchor" id="abb80d85c600048e17672be984e9f178f"></a><!-- doxytag: member="xsysmon_hw.h::XSM_ATR_TEMP_LOWER_OFFSET" ref="abb80d85c600048e17672be984e9f178f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSM_ATR_TEMP_LOWER_OFFSET&nbsp;&nbsp;&nbsp;(XSM_IP_OFFSET + 0x350)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Temp Lower Alarm Register </p>

</div>
</div>
<a class="anchor" id="a478302055c997f745c2bc5fdba027bec"></a><!-- doxytag: member="xsysmon_hw.h::XSM_ATR_TEMP_UPPER_OFFSET" ref="a478302055c997f745c2bc5fdba027bec" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSM_ATR_TEMP_UPPER_OFFSET&nbsp;&nbsp;&nbsp;(XSM_IP_OFFSET + 0x340)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Temp Upper Alarm Register </p>

</div>
</div>
<a class="anchor" id="ad3f4eefa8f17ccd14f66e72d688433ab"></a><!-- doxytag: member="xsysmon_hw.h::XSM_ATR_VBRAM_LOWER_OFFSET" ref="ad3f4eefa8f17ccd14f66e72d688433ab" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSM_ATR_VBRAM_LOWER_OFFSET&nbsp;&nbsp;&nbsp;(XSM_IP_OFFSET + 0x370)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>VRBAM Lower Alarm, 7 Series </p>

</div>
</div>
<a class="anchor" id="ae9e0889de9d870f36617f985f9781e08"></a><!-- doxytag: member="xsysmon_hw.h::XSM_ATR_VBRAM_UPPER_OFFSET" ref="ae9e0889de9d870f36617f985f9781e08" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSM_ATR_VBRAM_UPPER_OFFSET&nbsp;&nbsp;&nbsp;(XSM_IP_OFFSET + 0x360)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>VBBAM Upper Alarm,7 Series </p>

</div>
</div>
<a class="anchor" id="a2095f9f31c92316cedc791e3e8c86ed7"></a><!-- doxytag: member="xsysmon_hw.h::XSM_ATR_VCCAUX_LOWER_OFFSET" ref="a2095f9f31c92316cedc791e3e8c86ed7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSM_ATR_VCCAUX_LOWER_OFFSET&nbsp;&nbsp;&nbsp;(XSM_IP_OFFSET + 0x358)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>VCCAUX Lower Alarm Reg </p>

</div>
</div>
<a class="anchor" id="afc393946fd912facd5f2d4791ff2cc71"></a><!-- doxytag: member="xsysmon_hw.h::XSM_ATR_VCCAUX_UPPER_OFFSET" ref="afc393946fd912facd5f2d4791ff2cc71" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSM_ATR_VCCAUX_UPPER_OFFSET&nbsp;&nbsp;&nbsp;(XSM_IP_OFFSET + 0x348)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>VCCAUX Upper Alarm Reg </p>

</div>
</div>
<a class="anchor" id="a4eac054c09c9ac4b92879aab40cfe9d1"></a><!-- doxytag: member="xsysmon_hw.h::XSM_ATR_VCCINT_LOWER_OFFSET" ref="a4eac054c09c9ac4b92879aab40cfe9d1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSM_ATR_VCCINT_LOWER_OFFSET&nbsp;&nbsp;&nbsp;(XSM_IP_OFFSET + 0x354)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>VCCINT Lower Alarm Reg </p>

</div>
</div>
<a class="anchor" id="ad1bacbda3b2e304a75fc0c18bcfd7824"></a><!-- doxytag: member="xsysmon_hw.h::XSM_ATR_VCCINT_UPPER_OFFSET" ref="ad1bacbda3b2e304a75fc0c18bcfd7824" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSM_ATR_VCCINT_UPPER_OFFSET&nbsp;&nbsp;&nbsp;(XSM_IP_OFFSET + 0x344)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>VCCINT Upper Alarm Reg </p>

</div>
</div>
<a class="anchor" id="a4db884efa359bfb56883779a2c34196b"></a><!-- doxytag: member="xsysmon_hw.h::XSM_ATR_VCCPAUX_LOWER_OFFSET" ref="a4db884efa359bfb56883779a2c34196b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSM_ATR_VCCPAUX_LOWER_OFFSET&nbsp;&nbsp;&nbsp;(XSM_IP_OFFSET + 0x378)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>VCCPAUX Lower Alarm, Zynq </p>

</div>
</div>
<a class="anchor" id="adf278cd15ea87da6a41a8545063d58c2"></a><!-- doxytag: member="xsysmon_hw.h::XSM_ATR_VCCPAUX_UPPER_OFFSET" ref="adf278cd15ea87da6a41a8545063d58c2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSM_ATR_VCCPAUX_UPPER_OFFSET&nbsp;&nbsp;&nbsp;(XSM_IP_OFFSET + 0x368)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>VCCPAUX Upper Alarm, Zynq </p>

</div>
</div>
<a class="anchor" id="afc1a3e6c325da5d1251848d5df8e0281"></a><!-- doxytag: member="xsysmon_hw.h::XSM_ATR_VCCPDRO_LOWER_OFFSET" ref="afc1a3e6c325da5d1251848d5df8e0281" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSM_ATR_VCCPDRO_LOWER_OFFSET&nbsp;&nbsp;&nbsp;(XSM_IP_OFFSET + 0x37C)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>VCCPDRO Lower Alarm, Zynq </p>

</div>
</div>
<a class="anchor" id="a0c82154cd4dd045468c3c28011227b0c"></a><!-- doxytag: member="xsysmon_hw.h::XSM_ATR_VCCPDRO_UPPER_OFFSET" ref="a0c82154cd4dd045468c3c28011227b0c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSM_ATR_VCCPDRO_UPPER_OFFSET&nbsp;&nbsp;&nbsp;(XSM_IP_OFFSET + 0x36C)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>VCCPDRO Upper Alarm, Zynq </p>

</div>
</div>
<a class="anchor" id="a0f517d9a61bb76a5673f4e3fb3cc2356"></a><!-- doxytag: member="xsysmon_hw.h::XSM_ATR_VCCPINT_LOWER_OFFSET" ref="a0f517d9a61bb76a5673f4e3fb3cc2356" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSM_ATR_VCCPINT_LOWER_OFFSET&nbsp;&nbsp;&nbsp;(XSM_IP_OFFSET + 0x374)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>VCCPINT Lower Alarm, Zynq </p>

</div>
</div>
<a class="anchor" id="ae5f1384713fe5f65ad57030586a953ea"></a><!-- doxytag: member="xsysmon_hw.h::XSM_ATR_VCCPINT_UPPER_OFFSET" ref="ae5f1384713fe5f65ad57030586a953ea" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSM_ATR_VCCPINT_UPPER_OFFSET&nbsp;&nbsp;&nbsp;(XSM_IP_OFFSET + 0x364)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>VCCPINT Upper Alarm, Zynq </p>

</div>
</div>
<a class="anchor" id="a4bb3f8ca7ff60f8cfa722030497c9a6b"></a><!-- doxytag: member="xsysmon_hw.h::XSM_ATR_VUSR0_LOWER_OFFSET" ref="a4bb3f8ca7ff60f8cfa722030497c9a6b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSM_ATR_VUSR0_LOWER_OFFSET&nbsp;&nbsp;&nbsp;(XSM_IP_OFFSET + 0x3A0)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>VUSER0 Lower Alarm Reg </p>

</div>
</div>
<a class="anchor" id="a00b0a2199644cef63ddd112acd12fef8"></a><!-- doxytag: member="xsysmon_hw.h::XSM_ATR_VUSR0_UPPER_OFFSET" ref="a00b0a2199644cef63ddd112acd12fef8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSM_ATR_VUSR0_UPPER_OFFSET&nbsp;&nbsp;&nbsp;(XSM_IP_OFFSET + 0x380)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>VUSER0 Upper Alarm Reg </p>

</div>
</div>
<a class="anchor" id="a92415ab0ee11a1bfee3ebb5ff7b8a2c3"></a><!-- doxytag: member="xsysmon_hw.h::XSM_ATR_VUSR1_LOWER_OFFSET" ref="a92415ab0ee11a1bfee3ebb5ff7b8a2c3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSM_ATR_VUSR1_LOWER_OFFSET&nbsp;&nbsp;&nbsp;(XSM_IP_OFFSET + 0x3A4)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>VUSER1 Lower Alarm Reg </p>

</div>
</div>
<a class="anchor" id="aa8b1aa1727d4e5223ff6b9daf85a08c0"></a><!-- doxytag: member="xsysmon_hw.h::XSM_ATR_VUSR1_UPPER_OFFSET" ref="aa8b1aa1727d4e5223ff6b9daf85a08c0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSM_ATR_VUSR1_UPPER_OFFSET&nbsp;&nbsp;&nbsp;(XSM_IP_OFFSET + 0x384)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>VUSER1 Upper Alarm Reg </p>

</div>
</div>
<a class="anchor" id="a437635accba5abb277f35b91721fe1a2"></a><!-- doxytag: member="xsysmon_hw.h::XSM_ATR_VUSR2_LOWER_OFFSET" ref="a437635accba5abb277f35b91721fe1a2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSM_ATR_VUSR2_LOWER_OFFSET&nbsp;&nbsp;&nbsp;(XSM_IP_OFFSET + 0x3A8)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>VUSER2 Lower Alarm Reg </p>

</div>
</div>
<a class="anchor" id="a873b82169522c3f044cb94ff948050df"></a><!-- doxytag: member="xsysmon_hw.h::XSM_ATR_VUSR2_UPPER_OFFSET" ref="a873b82169522c3f044cb94ff948050df" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSM_ATR_VUSR2_UPPER_OFFSET&nbsp;&nbsp;&nbsp;(XSM_IP_OFFSET + 0x388)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>VUSER2 Upper Alarm Reg </p>

</div>
</div>
<a class="anchor" id="a581622c84fd35879a16a2a64040b0e16"></a><!-- doxytag: member="xsysmon_hw.h::XSM_ATR_VUSR3_LOWER_OFFSET" ref="a581622c84fd35879a16a2a64040b0e16" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSM_ATR_VUSR3_LOWER_OFFSET&nbsp;&nbsp;&nbsp;(XSM_IP_OFFSET + 0x3AC)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>VUSER3 Lower Alarm Reg </p>

</div>
</div>
<a class="anchor" id="a0119cae9c8bcd506000505bb13f04b73"></a><!-- doxytag: member="xsysmon_hw.h::XSM_ATR_VUSR3_UPPER_OFFSET" ref="a0119cae9c8bcd506000505bb13f04b73" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSM_ATR_VUSR3_UPPER_OFFSET&nbsp;&nbsp;&nbsp;(XSM_IP_OFFSET + 0x38C)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>VUSER3 Upper Alarm Reg </p>

</div>
</div>
<a class="anchor" id="aae40da84fd7ea49766a5c4aacd79f0d4"></a><!-- doxytag: member="xsysmon_hw.h::XSM_AUX00_OFFSET" ref="aae40da84fd7ea49766a5c4aacd79f0d4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSM_AUX00_OFFSET&nbsp;&nbsp;&nbsp;(XSM_IP_OFFSET + 0x240)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>ADC out of VAUXP0/VAUXN0 </p>

</div>
</div>
<a class="anchor" id="af1fad8f5c35b174be198aec46ef68599"></a><!-- doxytag: member="xsysmon_hw.h::XSM_AUX01_OFFSET" ref="af1fad8f5c35b174be198aec46ef68599" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSM_AUX01_OFFSET&nbsp;&nbsp;&nbsp;(XSM_IP_OFFSET + 0x244)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>ADC out of VAUXP1/VAUXN1 </p>

</div>
</div>
<a class="anchor" id="abb9707b75f52248fe109e9e2ff288875"></a><!-- doxytag: member="xsysmon_hw.h::XSM_AUX02_OFFSET" ref="abb9707b75f52248fe109e9e2ff288875" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSM_AUX02_OFFSET&nbsp;&nbsp;&nbsp;(XSM_IP_OFFSET + 0x248)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>ADC out of VAUXP2/VAUXN2 </p>

</div>
</div>
<a class="anchor" id="a40357c470a27a60ea32454e28fd2afa9"></a><!-- doxytag: member="xsysmon_hw.h::XSM_AUX03_OFFSET" ref="a40357c470a27a60ea32454e28fd2afa9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSM_AUX03_OFFSET&nbsp;&nbsp;&nbsp;(XSM_IP_OFFSET + 0x24C)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>ADC out of VAUXP3/VAUXN3 </p>

</div>
</div>
<a class="anchor" id="a41c373da35358dd8160d05d966d56018"></a><!-- doxytag: member="xsysmon_hw.h::XSM_AUX04_OFFSET" ref="a41c373da35358dd8160d05d966d56018" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSM_AUX04_OFFSET&nbsp;&nbsp;&nbsp;(XSM_IP_OFFSET + 0x250)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>ADC out of VAUXP4/VAUXN4 </p>

</div>
</div>
<a class="anchor" id="ac3531a1766528802ce32f8296f62a2f9"></a><!-- doxytag: member="xsysmon_hw.h::XSM_AUX05_OFFSET" ref="ac3531a1766528802ce32f8296f62a2f9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSM_AUX05_OFFSET&nbsp;&nbsp;&nbsp;(XSM_IP_OFFSET + 0x254)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>ADC out of VAUXP5/VAUXN5 </p>

</div>
</div>
<a class="anchor" id="a2c11480bdb6680f569d3c1fc4b4956a7"></a><!-- doxytag: member="xsysmon_hw.h::XSM_AUX06_OFFSET" ref="a2c11480bdb6680f569d3c1fc4b4956a7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSM_AUX06_OFFSET&nbsp;&nbsp;&nbsp;(XSM_IP_OFFSET + 0x258)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>ADC out of VAUXP6/VAUXN6 </p>

</div>
</div>
<a class="anchor" id="a23cfefb7b088d23786bbc57af073a490"></a><!-- doxytag: member="xsysmon_hw.h::XSM_AUX07_OFFSET" ref="a23cfefb7b088d23786bbc57af073a490" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSM_AUX07_OFFSET&nbsp;&nbsp;&nbsp;(XSM_IP_OFFSET + 0x25C)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>ADC out of VAUXP7/VAUXN7 </p>

</div>
</div>
<a class="anchor" id="aa8abdd444403f25b44b07c89245338d8"></a><!-- doxytag: member="xsysmon_hw.h::XSM_AUX08_OFFSET" ref="aa8abdd444403f25b44b07c89245338d8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSM_AUX08_OFFSET&nbsp;&nbsp;&nbsp;(XSM_IP_OFFSET + 0x260)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>ADC out of VAUXP8/VAUXN8 </p>

</div>
</div>
<a class="anchor" id="a088b9dc63b611fba6e9f923353df9f6b"></a><!-- doxytag: member="xsysmon_hw.h::XSM_AUX09_OFFSET" ref="a088b9dc63b611fba6e9f923353df9f6b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSM_AUX09_OFFSET&nbsp;&nbsp;&nbsp;(XSM_IP_OFFSET + 0x264)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>ADC out of VAUXP9/VAUXN9 </p>

</div>
</div>
<a class="anchor" id="ac21c1dacec9ae523102ec52908447b41"></a><!-- doxytag: member="xsysmon_hw.h::XSM_AUX10_OFFSET" ref="ac21c1dacec9ae523102ec52908447b41" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSM_AUX10_OFFSET&nbsp;&nbsp;&nbsp;(XSM_IP_OFFSET + 0x268)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>ADC out of VAUXP10/VAUXN10 </p>

</div>
</div>
<a class="anchor" id="ad07ab319c61cbe5de0615b27b7e52394"></a><!-- doxytag: member="xsysmon_hw.h::XSM_AUX11_OFFSET" ref="ad07ab319c61cbe5de0615b27b7e52394" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSM_AUX11_OFFSET&nbsp;&nbsp;&nbsp;(XSM_IP_OFFSET + 0x26C)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>ADC out of VAUXP11/VAUXN11 </p>

</div>
</div>
<a class="anchor" id="afb03ae731eda73f6eaa899984795ee5a"></a><!-- doxytag: member="xsysmon_hw.h::XSM_AUX12_OFFSET" ref="afb03ae731eda73f6eaa899984795ee5a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSM_AUX12_OFFSET&nbsp;&nbsp;&nbsp;(XSM_IP_OFFSET + 0x270)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>ADC out of VAUXP12/VAUXN12 </p>

</div>
</div>
<a class="anchor" id="ab81ea146a8c6158119d05344dc462383"></a><!-- doxytag: member="xsysmon_hw.h::XSM_AUX13_OFFSET" ref="ab81ea146a8c6158119d05344dc462383" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSM_AUX13_OFFSET&nbsp;&nbsp;&nbsp;(XSM_IP_OFFSET + 0x274)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>ADC out of VAUXP13/VAUXN13 </p>

</div>
</div>
<a class="anchor" id="a4706b24ee9ee1d0018f83919d35a6002"></a><!-- doxytag: member="xsysmon_hw.h::XSM_AUX14_OFFSET" ref="a4706b24ee9ee1d0018f83919d35a6002" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSM_AUX14_OFFSET&nbsp;&nbsp;&nbsp;(XSM_IP_OFFSET + 0x278)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>ADC out of VAUXP14/VAUXN14 </p>

</div>
</div>
<a class="anchor" id="aea4561f70a7ee6acc635b2d98f0ef99b"></a><!-- doxytag: member="xsysmon_hw.h::XSM_AUX15_OFFSET" ref="aea4561f70a7ee6acc635b2d98f0ef99b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSM_AUX15_OFFSET&nbsp;&nbsp;&nbsp;(XSM_IP_OFFSET + 0x27C)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>ADC out of VAUXP15/VAUXN15 </p>

</div>
</div>
<a class="anchor" id="a0b354fa14879bd29f5023fc2950b5370"></a><!-- doxytag: member="xsysmon_hw.h::XSM_CFR0_ACQ_MASK" ref="a0b354fa14879bd29f5023fc2950b5370" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSM_CFR0_ACQ_MASK&nbsp;&nbsp;&nbsp;0x0100</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Add acquisition by 6 ADCCLK </p>

</div>
</div>
<a class="anchor" id="a714515f968accaa6767fa3f54bef7716"></a><!-- doxytag: member="xsysmon_hw.h::XSM_CFR0_AVG16_MASK" ref="a714515f968accaa6767fa3f54bef7716" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSM_CFR0_AVG16_MASK&nbsp;&nbsp;&nbsp;0x1000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Average 16 samples </p>

</div>
</div>
<a class="anchor" id="a123b543a33b851c67011576fbc18f534"></a><!-- doxytag: member="xsysmon_hw.h::XSM_CFR0_AVG1_MASK" ref="a123b543a33b851c67011576fbc18f534" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSM_CFR0_AVG1_MASK&nbsp;&nbsp;&nbsp;0x0000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>No Averaging </p>

</div>
</div>
<a class="anchor" id="ae6c8e3a25b14394a6b25d48ca6f79ef0"></a><!-- doxytag: member="xsysmon_hw.h::XSM_CFR0_AVG256_MASK" ref="ae6c8e3a25b14394a6b25d48ca6f79ef0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSM_CFR0_AVG256_MASK&nbsp;&nbsp;&nbsp;0x3000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Average 256 samples </p>

</div>
</div>
<a class="anchor" id="a469a0b1545d3f86e5148daf67c1e8b82"></a><!-- doxytag: member="xsysmon_hw.h::XSM_CFR0_AVG64_MASK" ref="a469a0b1545d3f86e5148daf67c1e8b82" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSM_CFR0_AVG64_MASK&nbsp;&nbsp;&nbsp;0x2000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Average 64 samples </p>

</div>
</div>
<a class="anchor" id="aee6e4643b1b2620e3d851ec7d02f5988"></a><!-- doxytag: member="xsysmon_hw.h::XSM_CFR0_AVG_SHIFT" ref="aee6e4643b1b2620e3d851ec7d02f5988" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSM_CFR0_AVG_SHIFT&nbsp;&nbsp;&nbsp;12</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Shift for the Averaging bits </p>

</div>
</div>
<a class="anchor" id="a99615a4d0375c23c6852fa102fef061c"></a><!-- doxytag: member="xsysmon_hw.h::XSM_CFR0_AVG_VALID_MASK" ref="a99615a4d0375c23c6852fa102fef061c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSM_CFR0_AVG_VALID_MASK&nbsp;&nbsp;&nbsp;0x3000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Averaging bit Mask </p>

</div>
</div>
<a class="anchor" id="a29add01cd28de3a14d7271e2d2c083ca"></a><!-- doxytag: member="xsysmon_hw.h::XSM_CFR0_CAL_AVG_MASK" ref="a29add01cd28de3a14d7271e2d2c083ca" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSM_CFR0_CAL_AVG_MASK&nbsp;&nbsp;&nbsp;0x8000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Averaging enable Mask </p>

</div>
</div>
<a class="anchor" id="a56330e455ed52f6670697cf6abbd0834"></a><!-- doxytag: member="xsysmon_hw.h::XSM_CFR0_CHANNEL_MASK" ref="a56330e455ed52f6670697cf6abbd0834" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSM_CFR0_CHANNEL_MASK&nbsp;&nbsp;&nbsp;0x003F</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Channel number bit Mask </p>

</div>
</div>
<a class="anchor" id="a0294e2e59acca99bc5d99fcf3c19c2ac"></a><!-- doxytag: member="xsysmon_hw.h::XSM_CFR0_DU_MASK" ref="a0294e2e59acca99bc5d99fcf3c19c2ac" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSM_CFR0_DU_MASK&nbsp;&nbsp;&nbsp;0x0400</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bipolar/Unipolar mode </p>

</div>
</div>
<a class="anchor" id="a99dc4622e2ad4127b068c9d99502c1c4"></a><!-- doxytag: member="xsysmon_hw.h::XSM_CFR0_EC_MASK" ref="a99dc4622e2ad4127b068c9d99502c1c4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSM_CFR0_EC_MASK&nbsp;&nbsp;&nbsp;0x0200</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Event driven/Continuous mode </p>

</div>
</div>
<a class="anchor" id="a5d77c272ff8eaaa3f8f780a41e2915d2"></a><!-- doxytag: member="xsysmon_hw.h::XSM_CFR0_MUX_MASK" ref="a5d77c272ff8eaaa3f8f780a41e2915d2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSM_CFR0_MUX_MASK&nbsp;&nbsp;&nbsp;0x0800</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>External Mux Mask Enable</p>
<ul>
<li>7 Series and Zynq </li>
</ul>

</div>
</div>
<a class="anchor" id="a9336095a2666fc857fe4767577420af0"></a><!-- doxytag: member="xsysmon_hw.h::XSM_CFR0_OFFSET" ref="a9336095a2666fc857fe4767577420af0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSM_CFR0_OFFSET&nbsp;&nbsp;&nbsp;(XSM_IP_OFFSET + 0x300)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Configuration Register 0 </p>

</div>
</div>
<a class="anchor" id="a306d1f6c4636d8a6d5a6177c3f64456b"></a><!-- doxytag: member="xsysmon_hw.h::XSM_CFR1_ALM_ALL_MASK" ref="a306d1f6c4636d8a6d5a6177c3f64456b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSM_CFR1_ALM_ALL_MASK&nbsp;&nbsp;&nbsp;0x0F0F</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Mask for all alarms </p>

</div>
</div>
<a class="anchor" id="a52a6fb60ad44e0e4b95c4c54e331bc5c"></a><!-- doxytag: member="xsysmon_hw.h::XSM_CFR1_ALM_TEMP_MASK" ref="a52a6fb60ad44e0e4b95c4c54e331bc5c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSM_CFR1_ALM_TEMP_MASK&nbsp;&nbsp;&nbsp;0x0002</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Alarm 0 - Temperature </p>

</div>
</div>
<a class="anchor" id="a316fd01c247ca1066033572d1a152b0c"></a><!-- doxytag: member="xsysmon_hw.h::XSM_CFR1_ALM_VBRAM_MASK" ref="a316fd01c247ca1066033572d1a152b0c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSM_CFR1_ALM_VBRAM_MASK&nbsp;&nbsp;&nbsp;0x0100</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Alarm 3 - VBRAM Enable 7 Series and Zynq </p>

</div>
</div>
<a class="anchor" id="a426292488bb2aee0969e533223757104"></a><!-- doxytag: member="xsysmon_hw.h::XSM_CFR1_ALM_VCCAUX_MASK" ref="a426292488bb2aee0969e533223757104" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSM_CFR1_ALM_VCCAUX_MASK&nbsp;&nbsp;&nbsp;0x0008</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Alarm 2 - VCCAUX Enable </p>

</div>
</div>
<a class="anchor" id="a435a9d02c1cf9372b0285ae7212d7630"></a><!-- doxytag: member="xsysmon_hw.h::XSM_CFR1_ALM_VCCINT_MASK" ref="a435a9d02c1cf9372b0285ae7212d7630" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSM_CFR1_ALM_VCCINT_MASK&nbsp;&nbsp;&nbsp;0x0004</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Alarm 1 - VCCINT Enable </p>

</div>
</div>
<a class="anchor" id="a49413f0e7ed3b6942f84238937048ef9"></a><!-- doxytag: member="xsysmon_hw.h::XSM_CFR1_ALM_VCCPAUX_MASK" ref="a49413f0e7ed3b6942f84238937048ef9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSM_CFR1_ALM_VCCPAUX_MASK&nbsp;&nbsp;&nbsp;0x0400</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Alarm 5 - VCCPAUX, Zynq </p>

</div>
</div>
<a class="anchor" id="a1bedb8e3792cf2042d6eb8e9c783181f"></a><!-- doxytag: member="xsysmon_hw.h::XSM_CFR1_ALM_VCCPDRO_MASK" ref="a1bedb8e3792cf2042d6eb8e9c783181f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSM_CFR1_ALM_VCCPDRO_MASK&nbsp;&nbsp;&nbsp;0x0800</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Alarm 6 - VCCPDRO, Zynq </p>

</div>
</div>
<a class="anchor" id="a6af9c6c0138bfe4889a3a675031511c9"></a><!-- doxytag: member="xsysmon_hw.h::XSM_CFR1_ALM_VCCPINT_MASK" ref="a6af9c6c0138bfe4889a3a675031511c9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSM_CFR1_ALM_VCCPINT_MASK&nbsp;&nbsp;&nbsp;0x0200</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Alarm 4 - VCCPINT, Zynq </p>

</div>
</div>
<a class="anchor" id="ab192094ab347e3f7435055e17ea41eb0"></a><!-- doxytag: member="xsysmon_hw.h::XSM_CFR1_CAL_ADC_GAIN_OFFSET_MASK" ref="ab192094ab347e3f7435055e17ea41eb0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSM_CFR1_CAL_ADC_GAIN_OFFSET_MASK&nbsp;&nbsp;&nbsp;0x0020</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Calibration 1 -ADC Gain Offset Enable </p>

</div>
</div>
<a class="anchor" id="a4dbcbd39c60e65aadc0e2dcc79c685bf"></a><!-- doxytag: member="xsysmon_hw.h::XSM_CFR1_CAL_ADC_OFFSET_MASK" ref="a4dbcbd39c60e65aadc0e2dcc79c685bf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSM_CFR1_CAL_ADC_OFFSET_MASK&nbsp;&nbsp;&nbsp;0x0010</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Calibration 0 -ADC Offset Enable </p>

</div>
</div>
<a class="anchor" id="a72c1599fd7257e7c3c9c22d8635b4600"></a><!-- doxytag: member="xsysmon_hw.h::XSM_CFR1_CAL_DISABLE_MASK" ref="a72c1599fd7257e7c3c9c22d8635b4600" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSM_CFR1_CAL_DISABLE_MASK&nbsp;&nbsp;&nbsp;0x0000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>No Calibration </p>

</div>
</div>
<a class="anchor" id="a51cedf3b4ce8ae63f15dbd751739b490"></a><!-- doxytag: member="xsysmon_hw.h::XSM_CFR1_CAL_PS_GAIN_OFFSET_MASK" ref="a51cedf3b4ce8ae63f15dbd751739b490" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSM_CFR1_CAL_PS_GAIN_OFFSET_MASK&nbsp;&nbsp;&nbsp;0x0080</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Calibration 3 -Power Supply Gain/Offset Enable </p>

</div>
</div>
<a class="anchor" id="a559ea1e100f6199becce243376adfe05"></a><!-- doxytag: member="xsysmon_hw.h::XSM_CFR1_CAL_PS_OFFSET_MASK" ref="a559ea1e100f6199becce243376adfe05" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSM_CFR1_CAL_PS_OFFSET_MASK&nbsp;&nbsp;&nbsp;0x0040</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Calibration 2 -Power Supply Offset Enable </p>

</div>
</div>
<a class="anchor" id="a8f3f876306799c7a25a519a37878e57b"></a><!-- doxytag: member="xsysmon_hw.h::XSM_CFR1_CAL_VALID_MASK" ref="a8f3f876306799c7a25a519a37878e57b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSM_CFR1_CAL_VALID_MASK&nbsp;&nbsp;&nbsp;0x00F0</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Valid Calibration Mask </p>

</div>
</div>
<a class="anchor" id="a77db578b03b4cf82413863cea04bfd3e"></a><!-- doxytag: member="xsysmon_hw.h::XSM_CFR1_OFFSET" ref="a77db578b03b4cf82413863cea04bfd3e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSM_CFR1_OFFSET&nbsp;&nbsp;&nbsp;(XSM_IP_OFFSET + 0x304)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Configuration Register 1 </p>

</div>
</div>
<a class="anchor" id="adda668bcbf9296760e7ad3dabc1c337f"></a><!-- doxytag: member="xsysmon_hw.h::XSM_CFR1_OT_MASK" ref="adda668bcbf9296760e7ad3dabc1c337f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSM_CFR1_OT_MASK&nbsp;&nbsp;&nbsp;0x0001</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Over Temperature Enable </p>

</div>
</div>
<a class="anchor" id="a3d9b9857b714dc99bd794390dec92057"></a><!-- doxytag: member="xsysmon_hw.h::XSM_CFR1_SEQ_CONTINPASS_MASK" ref="a3d9b9857b714dc99bd794390dec92057" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSM_CFR1_SEQ_CONTINPASS_MASK&nbsp;&nbsp;&nbsp;0x2000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Continuous Cycling Seq </p>

</div>
</div>
<a class="anchor" id="a27b588055e360d0ffc88498c35f5a23a"></a><!-- doxytag: member="xsysmon_hw.h::XSM_CFR1_SEQ_INDEPENDENT_MASK" ref="a27b588055e360d0ffc88498c35f5a23a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSM_CFR1_SEQ_INDEPENDENT_MASK&nbsp;&nbsp;&nbsp;0x8000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Independent Mode </p>

</div>
</div>
<a class="anchor" id="a411d994ea59b6cfb3b93bdd9730a2c6c"></a><!-- doxytag: member="xsysmon_hw.h::XSM_CFR1_SEQ_ONEPASS_MASK" ref="a411d994ea59b6cfb3b93bdd9730a2c6c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSM_CFR1_SEQ_ONEPASS_MASK&nbsp;&nbsp;&nbsp;0x1000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Onepass through Seq </p>

</div>
</div>
<a class="anchor" id="a2d716c0404815b90c9aa5634d6be376f"></a><!-- doxytag: member="xsysmon_hw.h::XSM_CFR1_SEQ_SAFEMODE_MASK" ref="a2d716c0404815b90c9aa5634d6be376f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSM_CFR1_SEQ_SAFEMODE_MASK&nbsp;&nbsp;&nbsp;0x0000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Default Safe Mode </p>

</div>
</div>
<a class="anchor" id="ab8391d906dd67da9394e69f5f01f65f8"></a><!-- doxytag: member="xsysmon_hw.h::XSM_CFR1_SEQ_SHIFT" ref="ab8391d906dd67da9394e69f5f01f65f8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSM_CFR1_SEQ_SHIFT&nbsp;&nbsp;&nbsp;12</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Sequence bit shift </p>

</div>
</div>
<a class="anchor" id="af40458f9cd844ac8033cb92cc4b761b4"></a><!-- doxytag: member="xsysmon_hw.h::XSM_CFR1_SEQ_SIMUL_SAMPLING_MASK" ref="af40458f9cd844ac8033cb92cc4b761b4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSM_CFR1_SEQ_SIMUL_SAMPLING_MASK&nbsp;&nbsp;&nbsp;0x4000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Simulataneous Sampling Mask </p>

</div>
</div>
<a class="anchor" id="a2ae8171547d153b902c52b0c58c65928"></a><!-- doxytag: member="xsysmon_hw.h::XSM_CFR1_SEQ_SINGCHAN_MASK" ref="a2ae8171547d153b902c52b0c58c65928" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSM_CFR1_SEQ_SINGCHAN_MASK&nbsp;&nbsp;&nbsp;0x3000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Single channel - No Seq </p>

</div>
</div>
<a class="anchor" id="aea9829dd8e98497f85cf41773984ae98"></a><!-- doxytag: member="xsysmon_hw.h::XSM_CFR1_SEQ_VALID_MASK" ref="aea9829dd8e98497f85cf41773984ae98" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSM_CFR1_SEQ_VALID_MASK&nbsp;&nbsp;&nbsp;0xF000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Sequence bit Mask </p>

</div>
</div>
<a class="anchor" id="a4833edc5e78955cebeae9cd751e96a50"></a><!-- doxytag: member="xsysmon_hw.h::XSM_CFR2_CD_MAX" ref="a4833edc5e78955cebeae9cd751e96a50" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSM_CFR2_CD_MAX&nbsp;&nbsp;&nbsp;255</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Maximum value of divisor </p>

</div>
</div>
<a class="anchor" id="ad19ae6819370bd6c69aadb3b39e1ba2c"></a><!-- doxytag: member="xsysmon_hw.h::XSM_CFR2_CD_MIN" ref="ad19ae6819370bd6c69aadb3b39e1ba2c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSM_CFR2_CD_MIN&nbsp;&nbsp;&nbsp;8</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Minimum value of divisor </p>

</div>
</div>
<a class="anchor" id="ae434c1a3fb0dc9e263f4997012ddbc43"></a><!-- doxytag: member="xsysmon_hw.h::XSM_CFR2_CD_SHIFT" ref="ae434c1a3fb0dc9e263f4997012ddbc43" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSM_CFR2_CD_SHIFT&nbsp;&nbsp;&nbsp;8</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Num of shift on division </p>

</div>
</div>
<a class="anchor" id="ae5b556b834800640a089204b89889806"></a><!-- doxytag: member="xsysmon_hw.h::XSM_CFR2_CD_VALID_MASK" ref="ae5b556b834800640a089204b89889806" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSM_CFR2_CD_VALID_MASK&nbsp;&nbsp;&nbsp;0xFF00</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Clock Divisor bit Mask </p>

</div>
</div>
<a class="anchor" id="a170da43233d9db7de76001ad7f9e0339"></a><!-- doxytag: member="xsysmon_hw.h::XSM_CFR2_OFFSET" ref="a170da43233d9db7de76001ad7f9e0339" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSM_CFR2_OFFSET&nbsp;&nbsp;&nbsp;(XSM_IP_OFFSET + 0x308)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Configuration Register 2 </p>

</div>
</div>
<a class="anchor" id="a6862f5b5212983096231912e664f4512"></a><!-- doxytag: member="xsysmon_hw.h::XSM_CFR2_PD_ADC1_MASK" ref="a6862f5b5212983096231912e664f4512" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSM_CFR2_PD_ADC1_MASK&nbsp;&nbsp;&nbsp;0x0020</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Power Down XADC Mask </p>

</div>
</div>
<a class="anchor" id="abae2caa3b0e2657a96e9a02b296d5890"></a><!-- doxytag: member="xsysmon_hw.h::XSM_CFR2_PD_MASK" ref="abae2caa3b0e2657a96e9a02b296d5890" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSM_CFR2_PD_MASK&nbsp;&nbsp;&nbsp;0x0030</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Power Down Mask </p>

</div>
</div>
<a class="anchor" id="a79aab1906a93bc3be77ac5e5f1a33b13"></a><!-- doxytag: member="xsysmon_hw.h::XSM_CFR2_PD_SHIFT" ref="a79aab1906a93bc3be77ac5e5f1a33b13" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSM_CFR2_PD_SHIFT&nbsp;&nbsp;&nbsp;4</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Power Down Shift </p>

</div>
</div>
<a class="anchor" id="a4414540d5af805fa497e20a8a86428e9"></a><!-- doxytag: member="xsysmon_hw.h::XSM_CFR2_PD_XADC_MASK" ref="a4414540d5af805fa497e20a8a86428e9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSM_CFR2_PD_XADC_MASK&nbsp;&nbsp;&nbsp;0x0030</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Power Down XADC Mask </p>

</div>
</div>
<a class="anchor" id="aabccd5891f8276336b16ea65b8d7b0d7"></a><!-- doxytag: member="xsysmon_hw.h::XSM_CFR3_ALM_ALL_MASK" ref="aabccd5891f8276336b16ea65b8d7b0d7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSM_CFR3_ALM_ALL_MASK&nbsp;&nbsp;&nbsp;0x000F</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Mask for all alarms </p>

</div>
</div>
<a class="anchor" id="a5dcb0d4f9bc7fc2eff621cad0333b61b"></a><!-- doxytag: member="xsysmon_hw.h::XSM_CFR3_ALM_VUSR0_MASK" ref="a5dcb0d4f9bc7fc2eff621cad0333b61b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSM_CFR3_ALM_VUSR0_MASK&nbsp;&nbsp;&nbsp;0x0001</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>VUSER 3 Supply </p>

</div>
</div>
<a class="anchor" id="a742d64c5acd27b7554a5d6f9be9b3e62"></a><!-- doxytag: member="xsysmon_hw.h::XSM_CFR3_ALM_VUSR1_MASK" ref="a742d64c5acd27b7554a5d6f9be9b3e62" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSM_CFR3_ALM_VUSR1_MASK&nbsp;&nbsp;&nbsp;0x0002</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>VUSER 2 Supply </p>

</div>
</div>
<a class="anchor" id="a8836887d363847f2c4a0f4d52863336c"></a><!-- doxytag: member="xsysmon_hw.h::XSM_CFR3_ALM_VUSR2_MASK" ref="a8836887d363847f2c4a0f4d52863336c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSM_CFR3_ALM_VUSR2_MASK&nbsp;&nbsp;&nbsp;0x0004</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>VUSER 1 Supply </p>

</div>
</div>
<a class="anchor" id="a90710b0221142ff14acbeb695e551136"></a><!-- doxytag: member="xsysmon_hw.h::XSM_CFR3_ALM_VUSR3_MASK" ref="a90710b0221142ff14acbeb695e551136" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSM_CFR3_ALM_VUSR3_MASK&nbsp;&nbsp;&nbsp;0x0008</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>VUSER 0 Supply </p>

</div>
</div>
<a class="anchor" id="a042dfbb1041a9d9af1bb8780031e7b31"></a><!-- doxytag: member="xsysmon_hw.h::XSM_CFR3_OFFSET" ref="a042dfbb1041a9d9af1bb8780031e7b31" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSM_CFR3_OFFSET&nbsp;&nbsp;&nbsp;(XSM_IP_OFFSET + 0x30C)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Configuration Register 2 </p>

</div>
</div>
<a class="anchor" id="ad3899e551033502286a061d9a92fa0a5"></a><!-- doxytag: member="xsysmon_hw.h::XSM_CFR_ALM_ALL_MASK" ref="ad3899e551033502286a061d9a92fa0a5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSM_CFR_ALM_ALL_MASK&nbsp;&nbsp;&nbsp;0xF0F0F</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a69ff380ea74c831bcf39a5c46652d056"></a><!-- doxytag: member="xsysmon_hw.h::XSM_CFR_ALM_TEMP_MASK" ref="a69ff380ea74c831bcf39a5c46652d056" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSM_CFR_ALM_TEMP_MASK&nbsp;&nbsp;&nbsp;0x0002</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Alarm 0 - Temperature </p>

</div>
</div>
<a class="anchor" id="acf2cf7536c4777666293e55f72584263"></a><!-- doxytag: member="xsysmon_hw.h::XSM_CFR_ALM_VBRAM_MASK" ref="acf2cf7536c4777666293e55f72584263" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSM_CFR_ALM_VBRAM_MASK&nbsp;&nbsp;&nbsp;0x0100</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Alarm 3 - VBRAM Enable 7 Series and Zynq </p>

</div>
</div>
<a class="anchor" id="a52a8bb4d385e115d82fea47cda13f5ba"></a><!-- doxytag: member="xsysmon_hw.h::XSM_CFR_ALM_VCCAUX_MASK" ref="a52a8bb4d385e115d82fea47cda13f5ba" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSM_CFR_ALM_VCCAUX_MASK&nbsp;&nbsp;&nbsp;0x0008</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Alarm 2 - VCCAUX Enable </p>

</div>
</div>
<a class="anchor" id="a61f0ae5cb827fc22fbfceffd65d7e63d"></a><!-- doxytag: member="xsysmon_hw.h::XSM_CFR_ALM_VCCINT_MASK" ref="a61f0ae5cb827fc22fbfceffd65d7e63d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSM_CFR_ALM_VCCINT_MASK&nbsp;&nbsp;&nbsp;0x0004</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Alarm 1 - VCCINT Enable </p>

</div>
</div>
<a class="anchor" id="a479ec6a13f131b0d5739db403dc7ac49"></a><!-- doxytag: member="xsysmon_hw.h::XSM_CFR_ALM_VCCPAUX_MASK" ref="a479ec6a13f131b0d5739db403dc7ac49" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSM_CFR_ALM_VCCPAUX_MASK&nbsp;&nbsp;&nbsp;0x0400</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Alarm 5 - VCCPAUX, Zynq </p>

</div>
</div>
<a class="anchor" id="abd93c169c41f8b39e40ca8e8e02140a1"></a><!-- doxytag: member="xsysmon_hw.h::XSM_CFR_ALM_VCCPDRO_MASK" ref="abd93c169c41f8b39e40ca8e8e02140a1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSM_CFR_ALM_VCCPDRO_MASK&nbsp;&nbsp;&nbsp;0x0800</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Alarm 6 - VCCPDRO, Zynq </p>

</div>
</div>
<a class="anchor" id="a95db998340d65206bd38c25e913b3d65"></a><!-- doxytag: member="xsysmon_hw.h::XSM_CFR_ALM_VCCPINT_MASK" ref="a95db998340d65206bd38c25e913b3d65" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSM_CFR_ALM_VCCPINT_MASK&nbsp;&nbsp;&nbsp;0x0200</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Alarm 4 - VCCPINT, Zynq </p>

</div>
</div>
<a class="anchor" id="a0b532ca4d92cdc4b0e6d1e538922668d"></a><!-- doxytag: member="xsysmon_hw.h::XSM_CFR_ALM_VUSR0_MASK" ref="a0b532ca4d92cdc4b0e6d1e538922668d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSM_CFR_ALM_VUSR0_MASK&nbsp;&nbsp;&nbsp;0x00010000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>VUSER 3 Supply </p>

</div>
</div>
<a class="anchor" id="aa631cec4bc3996600b9d2214b391ac50"></a><!-- doxytag: member="xsysmon_hw.h::XSM_CFR_ALM_VUSR1_MASK" ref="aa631cec4bc3996600b9d2214b391ac50" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSM_CFR_ALM_VUSR1_MASK&nbsp;&nbsp;&nbsp;0x00020000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>VUSER 2 Supply </p>

</div>
</div>
<a class="anchor" id="a1fdc2a26cd3681d9d116d14236abbf5f"></a><!-- doxytag: member="xsysmon_hw.h::XSM_CFR_ALM_VUSR2_MASK" ref="a1fdc2a26cd3681d9d116d14236abbf5f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSM_CFR_ALM_VUSR2_MASK&nbsp;&nbsp;&nbsp;0x00040000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>VUSER 1 Supply </p>

</div>
</div>
<a class="anchor" id="a714307c0fdc20fbb3cdc8748c792807a"></a><!-- doxytag: member="xsysmon_hw.h::XSM_CFR_ALM_VUSR3_MASK" ref="a714307c0fdc20fbb3cdc8748c792807a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSM_CFR_ALM_VUSR3_MASK&nbsp;&nbsp;&nbsp;0x00080000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>VUSER 0 Supply </p>

</div>
</div>
<a class="anchor" id="a4ac287f5783abbd7f96396907b5ea47e"></a><!-- doxytag: member="xsysmon_hw.h::XSM_CFR_OT_MASK" ref="a4ac287f5783abbd7f96396907b5ea47e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSM_CFR_OT_MASK&nbsp;&nbsp;&nbsp;0x0001</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Over Temperature Enable </p>

</div>
</div>
<a class="anchor" id="a2c6795940d8ef703da980b8180b6bab8"></a><!-- doxytag: member="xsysmon_hw.h::XSM_CONVST_CONVST_MASK" ref="a2c6795940d8ef703da980b8180b6bab8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSM_CONVST_CONVST_MASK&nbsp;&nbsp;&nbsp;0x00000001</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Conversion Start Mask </p>

</div>
</div>
<a class="anchor" id="ac3e3bb4835e9b60eccd3832fe4fb60f6"></a><!-- doxytag: member="xsysmon_hw.h::XSM_CONVST_OFFSET" ref="ac3e3bb4835e9b60eccd3832fe4fb60f6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSM_CONVST_OFFSET&nbsp;&nbsp;&nbsp;0x0C</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>ADC Convert Start Register </p>

</div>
</div>
<a class="anchor" id="acb9252bd3a592e2af8ecf60fc5880859"></a><!-- doxytag: member="xsysmon_hw.h::XSM_CONVST_TEMPUPDT_MASK" ref="acb9252bd3a592e2af8ecf60fc5880859" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSM_CONVST_TEMPUPDT_MASK&nbsp;&nbsp;&nbsp;0x00000002</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Temperature Update Enable Mask </p>

</div>
</div>
<a class="anchor" id="a4344e6bc66858a3c53dc0e88697855ae"></a><!-- doxytag: member="xsysmon_hw.h::XSM_CONVST_WAITCYCLES_DEFAULT" ref="a4344e6bc66858a3c53dc0e88697855ae" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSM_CONVST_WAITCYCLES_DEFAULT&nbsp;&nbsp;&nbsp;0x03E8</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Wait Cycles default value </p>

</div>
</div>
<a class="anchor" id="a5962136b807a8e4fe493c6552791ae9d"></a><!-- doxytag: member="xsysmon_hw.h::XSM_CONVST_WAITCYCLES_MASK" ref="a5962136b807a8e4fe493c6552791ae9d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSM_CONVST_WAITCYCLES_MASK&nbsp;&nbsp;&nbsp;0x0003FFFC</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Wait Cycles Mask </p>

</div>
</div>
<a class="anchor" id="a4d40d19d3fa132804e2ee16a80520a3a"></a><!-- doxytag: member="xsysmon_hw.h::XSM_CONVST_WAITCYCLES_SHIFT" ref="a4d40d19d3fa132804e2ee16a80520a3a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSM_CONVST_WAITCYCLES_SHIFT&nbsp;&nbsp;&nbsp;2</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Wait Cycles Shift </p>

</div>
</div>
<a class="anchor" id="ab6562bc7d85f3773d495e56715db0326"></a><!-- doxytag: member="xsysmon_hw.h::XSM_FLAG_REG_OFFSET" ref="ab6562bc7d85f3773d495e56715db0326" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSM_FLAG_REG_OFFSET&nbsp;&nbsp;&nbsp;(XSM_IP_OFFSET + 0x2FC)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>General Status </p>

</div>
</div>
<a class="anchor" id="ac40b51d953d1956b64c2d2442b838bc4"></a><!-- doxytag: member="xsysmon_hw.h::XSM_GAINERR_CALIB_OFFSET" ref="ac40b51d953d1956b64c2d2442b838bc4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSM_GAINERR_CALIB_OFFSET&nbsp;&nbsp;&nbsp;(XSM_IP_OFFSET + 0x228)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Gain Error Data Reg </p>

</div>
</div>
<a class="anchor" id="a8e4d596795120a5bda0b1cf202a57c60"></a><!-- doxytag: member="xsysmon_hw.h::XSM_GIER_GIE_MASK" ref="a8e4d596795120a5bda0b1cf202a57c60" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSM_GIER_GIE_MASK&nbsp;&nbsp;&nbsp;0x80000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Global interrupt enable </p>

</div>
</div>
<a class="anchor" id="ac98aa3f8a65b09dd26ca7f131a2e7317"></a><!-- doxytag: member="xsysmon_hw.h::XSM_GIER_OFFSET" ref="ac98aa3f8a65b09dd26ca7f131a2e7317" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSM_GIER_OFFSET&nbsp;&nbsp;&nbsp;0x5C</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Global Interrupt Enable </p>

</div>
</div>
<a class="anchor" id="a22296e681b0b9093bd0a1bfbb286de9e"></a><!-- doxytag: member="xsysmon_hw.h::XSM_IP_OFFSET" ref="a22296e681b0b9093bd0a1bfbb286de9e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSM_IP_OFFSET&nbsp;&nbsp;&nbsp;0x00</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="add76d36fcbfb863bfefdbcdaedf8efdb"></a><!-- doxytag: member="xsysmon_hw.h::XSM_IPIER_OFFSET" ref="add76d36fcbfb863bfefdbcdaedf8efdb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSM_IPIER_OFFSET&nbsp;&nbsp;&nbsp;0x68</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Interrupt Enable register </p>

</div>
</div>
<a class="anchor" id="a8be1549e09ab82732b09234584c08d67"></a><!-- doxytag: member="xsysmon_hw.h::XSM_IPISR_OFFSET" ref="a8be1549e09ab82732b09234584c08d67" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSM_IPISR_OFFSET&nbsp;&nbsp;&nbsp;0x60</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Interrupt Status Register </p>

</div>
</div>
<a class="anchor" id="a07e807fa83657aaa040ba09b5e3ed474"></a><!-- doxytag: member="xsysmon_hw.h::XSM_IPIXR_ALL_MASK" ref="a07e807fa83657aaa040ba09b5e3ed474" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSM_IPIXR_ALL_MASK&nbsp;&nbsp;&nbsp;0x0003C7FF</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Mask of all interrupts </p>

</div>
</div>
<a class="anchor" id="a319971b6de7f233daed60d631815a174"></a><!-- doxytag: member="xsysmon_hw.h::XSM_IPIXR_EOC_MASK" ref="a319971b6de7f233daed60d631815a174" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSM_IPIXR_EOC_MASK&nbsp;&nbsp;&nbsp;0x00000020</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>End Of Conversion </p>

</div>
</div>
<a class="anchor" id="a8c002ab1748326f13dfd32f1283f82e2"></a><!-- doxytag: member="xsysmon_hw.h::XSM_IPIXR_EOS_MASK" ref="a8c002ab1748326f13dfd32f1283f82e2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSM_IPIXR_EOS_MASK&nbsp;&nbsp;&nbsp;0x00000010</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>End Of Sequence </p>

</div>
</div>
<a class="anchor" id="ad9f04bf1b346c88f21d8a53bb87bd2bf"></a><!-- doxytag: member="xsysmon_hw.h::XSM_IPIXR_JTAG_LOCKED_MASK" ref="ad9f04bf1b346c88f21d8a53bb87bd2bf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSM_IPIXR_JTAG_LOCKED_MASK&nbsp;&nbsp;&nbsp;0x00000040</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>JTAG Locked </p>

</div>
</div>
<a class="anchor" id="a206201e66cf18aed12608e4acdedd0bb"></a><!-- doxytag: member="xsysmon_hw.h::XSM_IPIXR_JTAG_MODIFIED_MASK" ref="a206201e66cf18aed12608e4acdedd0bb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSM_IPIXR_JTAG_MODIFIED_MASK&nbsp;&nbsp;&nbsp;0x00000080</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>JTAG Modified </p>

</div>
</div>
<a class="anchor" id="a72f81326e21c48b78ec92456fa50482b"></a><!-- doxytag: member="xsysmon_hw.h::XSM_IPIXR_OT_DEACTIVE_MASK" ref="a72f81326e21c48b78ec92456fa50482b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSM_IPIXR_OT_DEACTIVE_MASK&nbsp;&nbsp;&nbsp;0x00000100</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Over Temp DEACTIVE </p>

</div>
</div>
<a class="anchor" id="af750d4fe2ef4b7b3565e5ec16759dcc7"></a><!-- doxytag: member="xsysmon_hw.h::XSM_IPIXR_OT_MASK" ref="af750d4fe2ef4b7b3565e5ec16759dcc7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSM_IPIXR_OT_MASK&nbsp;&nbsp;&nbsp;0x00000001</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Over Temperature ACTIVE </p>

</div>
</div>
<a class="anchor" id="ad3d8329283ab070df25d0aaf5dca8683"></a><!-- doxytag: member="xsysmon_hw.h::XSM_IPIXR_TEMP_DEACTIVE_MASK" ref="ad3d8329283ab070df25d0aaf5dca8683" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSM_IPIXR_TEMP_DEACTIVE_MASK&nbsp;&nbsp;&nbsp;0x00000200</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Alarm 0 DEACTIVE </p>

</div>
</div>
<a class="anchor" id="a660050115bd4cdcacb288f607db090c0"></a><!-- doxytag: member="xsysmon_hw.h::XSM_IPIXR_TEMP_MASK" ref="a660050115bd4cdcacb288f607db090c0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSM_IPIXR_TEMP_MASK&nbsp;&nbsp;&nbsp;0x00000002</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Alarm 0 - Temp ACTIVE </p>

</div>
</div>
<a class="anchor" id="aabe66d84cd98246ec9c5c3468988bccf"></a><!-- doxytag: member="xsysmon_hw.h::XSM_IPIXR_VBRAM_MASK" ref="aabe66d84cd98246ec9c5c3468988bccf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSM_IPIXR_VBRAM_MASK&nbsp;&nbsp;&nbsp;0x00000400</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>ALM3 - VBRAM Output Mask</p>
<ul>
<li>7 Series and Zynq </li>
</ul>

</div>
</div>
<a class="anchor" id="af64b936381cd9061e61b6f90a7e776a8"></a><!-- doxytag: member="xsysmon_hw.h::XSM_IPIXR_VCCAUX_MASK" ref="af64b936381cd9061e61b6f90a7e776a8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSM_IPIXR_VCCAUX_MASK&nbsp;&nbsp;&nbsp;0x00000008</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Alarm 2 - VCCAUX </p>

</div>
</div>
<a class="anchor" id="a743c008f9c35db9da2c77ded5c4dcab0"></a><!-- doxytag: member="xsysmon_hw.h::XSM_IPIXR_VCCINT_MASK" ref="a743c008f9c35db9da2c77ded5c4dcab0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSM_IPIXR_VCCINT_MASK&nbsp;&nbsp;&nbsp;0x00000004</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Alarm 1 - VCCINT </p>

</div>
</div>
<a class="anchor" id="af0cc3e81782b071fe5f5a9c8a0a8c1d2"></a><!-- doxytag: member="xsysmon_hw.h::XSM_IPIXR_VUSR0_MASK" ref="af0cc3e81782b071fe5f5a9c8a0a8c1d2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSM_IPIXR_VUSR0_MASK&nbsp;&nbsp;&nbsp;0x00004000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Alarm 8 VUSER0 </p>

</div>
</div>
<a class="anchor" id="a387ec830b02fb8d517a1346b73ce7816"></a><!-- doxytag: member="xsysmon_hw.h::XSM_IPIXR_VUSR1_MASK" ref="a387ec830b02fb8d517a1346b73ce7816" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSM_IPIXR_VUSR1_MASK&nbsp;&nbsp;&nbsp;0x00008000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Alarm 9 VUSER1 </p>

</div>
</div>
<a class="anchor" id="af878c87e3f0841ff0586676b90227fa4"></a><!-- doxytag: member="xsysmon_hw.h::XSM_IPIXR_VUSR2_MASK" ref="af878c87e3f0841ff0586676b90227fa4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSM_IPIXR_VUSR2_MASK&nbsp;&nbsp;&nbsp;0x00010000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Alarm 10 VUSER2 </p>

</div>
</div>
<a class="anchor" id="a652de52f0a37d2ece0b8b263101ab5ab"></a><!-- doxytag: member="xsysmon_hw.h::XSM_IPIXR_VUSR3_MASK" ref="a652de52f0a37d2ece0b8b263101ab5ab" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSM_IPIXR_VUSR3_MASK&nbsp;&nbsp;&nbsp;0x00020000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Alarm 11 VUSER3 </p>

</div>
</div>
<a class="anchor" id="a56fd7ed2eba0cb4e23e3aac41138a1c1"></a><!-- doxytag: member="xsysmon_hw.h::XSM_MAX_TEMP_OFFSET" ref="a56fd7ed2eba0cb4e23e3aac41138a1c1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSM_MAX_TEMP_OFFSET&nbsp;&nbsp;&nbsp;(XSM_IP_OFFSET + 0x280)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Maximum Temperature Reg </p>

</div>
</div>
<a class="anchor" id="a3883421d65149bbcfde8e2a3779ec100"></a><!-- doxytag: member="xsysmon_hw.h::XSM_MAX_VBRAM_OFFSET" ref="a3883421d65149bbcfde8e2a3779ec100" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSM_MAX_VBRAM_OFFSET&nbsp;&nbsp;&nbsp;(XSM_IP_OFFSET + 0x28C)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Maximum VBRAM Reg, 7 Series/Zynq </p>

</div>
</div>
<a class="anchor" id="abf55f467408bbb4d6a236abdb0f23048"></a><!-- doxytag: member="xsysmon_hw.h::XSM_MAX_VCCAUX_OFFSET" ref="abf55f467408bbb4d6a236abdb0f23048" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSM_MAX_VCCAUX_OFFSET&nbsp;&nbsp;&nbsp;(XSM_IP_OFFSET + 0x288)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Maximum VCCAUX Register </p>

</div>
</div>
<a class="anchor" id="a1cbb3accf15fbf0daf9a52434186912d"></a><!-- doxytag: member="xsysmon_hw.h::XSM_MAX_VCCINT_OFFSET" ref="a1cbb3accf15fbf0daf9a52434186912d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSM_MAX_VCCINT_OFFSET&nbsp;&nbsp;&nbsp;(XSM_IP_OFFSET + 0x284)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Maximum VCCINT Register </p>

</div>
</div>
<a class="anchor" id="a314ce4c5e0bf99522ee36b8f3e8c5006"></a><!-- doxytag: member="xsysmon_hw.h::XSM_MAX_VCCPAUX_OFFSET" ref="a314ce4c5e0bf99522ee36b8f3e8c5006" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSM_MAX_VCCPAUX_OFFSET&nbsp;&nbsp;&nbsp;(XSM_IP_OFFSET + 0x2A4)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Max VCCPAUX Register, Zynq </p>

</div>
</div>
<a class="anchor" id="ac2abd2222fb6d81be0f539483c2cd2dc"></a><!-- doxytag: member="xsysmon_hw.h::XSM_MAX_VCCPDRO_OFFSET" ref="ac2abd2222fb6d81be0f539483c2cd2dc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSM_MAX_VCCPDRO_OFFSET&nbsp;&nbsp;&nbsp;(XSM_IP_OFFSET + 0x2A8)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Max VCCPDRO Register, Zynq </p>

</div>
</div>
<a class="anchor" id="a9a9100b01524ca3d3d592131acf05654"></a><!-- doxytag: member="xsysmon_hw.h::XSM_MAX_VCCPINT_OFFSET" ref="a9a9100b01524ca3d3d592131acf05654" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSM_MAX_VCCPINT_OFFSET&nbsp;&nbsp;&nbsp;(XSM_IP_OFFSET + 0x2A0)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Max VCCPINT Register, Zynq </p>

</div>
</div>
<a class="anchor" id="a2cd4e863edca9e460d86a745e1806f9e"></a><!-- doxytag: member="xsysmon_hw.h::XSM_MAX_VUSR0_OFFSET" ref="a2cd4e863edca9e460d86a745e1806f9e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSM_MAX_VUSR0_OFFSET&nbsp;&nbsp;&nbsp;(XSM_IP_OFFSET + 0x480)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Maximum VUSER0 Supply Reg </p>

</div>
</div>
<a class="anchor" id="a5189069e2442e1ccfb488128f057d200"></a><!-- doxytag: member="xsysmon_hw.h::XSM_MAX_VUSR1_OFFSET" ref="a5189069e2442e1ccfb488128f057d200" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSM_MAX_VUSR1_OFFSET&nbsp;&nbsp;&nbsp;(XSM_IP_OFFSET + 0x484)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Maximum VUSER1 Supply Reg </p>

</div>
</div>
<a class="anchor" id="ae6e9ec7ae34ff0a3eda030e8f43adb85"></a><!-- doxytag: member="xsysmon_hw.h::XSM_MAX_VUSR2_OFFSET" ref="ae6e9ec7ae34ff0a3eda030e8f43adb85" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSM_MAX_VUSR2_OFFSET&nbsp;&nbsp;&nbsp;(XSM_IP_OFFSET + 0x488)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Maximum VUSER2 Supply Reg </p>

</div>
</div>
<a class="anchor" id="a33117d2ec9d715138c005c587686e2e3"></a><!-- doxytag: member="xsysmon_hw.h::XSM_MAX_VUSR3_OFFSET" ref="a33117d2ec9d715138c005c587686e2e3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSM_MAX_VUSR3_OFFSET&nbsp;&nbsp;&nbsp;(XSM_IP_OFFSET + 0x48C)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Maximum VUSER3 Supply Reg </p>

</div>
</div>
<a class="anchor" id="a26bbf821be4987c9364f2032b21751ec"></a><!-- doxytag: member="xsysmon_hw.h::XSM_MIN_TEMP_OFFSET" ref="a26bbf821be4987c9364f2032b21751ec" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSM_MIN_TEMP_OFFSET&nbsp;&nbsp;&nbsp;(XSM_IP_OFFSET + 0x290)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Minimum Temperature Reg </p>

</div>
</div>
<a class="anchor" id="a1fa3a40ec9bddb101d369bc691454504"></a><!-- doxytag: member="xsysmon_hw.h::XSM_MIN_VBRAM_OFFSET" ref="a1fa3a40ec9bddb101d369bc691454504" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSM_MIN_VBRAM_OFFSET&nbsp;&nbsp;&nbsp;(XSM_IP_OFFSET + 0x29C)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Maximum VBRAM Reg, 7 Series/Zynq </p>

</div>
</div>
<a class="anchor" id="afb4961ea4bd8f471f20a5cf5bda146ba"></a><!-- doxytag: member="xsysmon_hw.h::XSM_MIN_VCCAUX_OFFSET" ref="afb4961ea4bd8f471f20a5cf5bda146ba" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSM_MIN_VCCAUX_OFFSET&nbsp;&nbsp;&nbsp;(XSM_IP_OFFSET + 0x298)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Minimum VCCAUX Register </p>

</div>
</div>
<a class="anchor" id="abcc8d4a0deb6bbbfac30f588412ff1c0"></a><!-- doxytag: member="xsysmon_hw.h::XSM_MIN_VCCINT_OFFSET" ref="abcc8d4a0deb6bbbfac30f588412ff1c0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSM_MIN_VCCINT_OFFSET&nbsp;&nbsp;&nbsp;(XSM_IP_OFFSET + 0x294)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Minimum VCCINT Register </p>

</div>
</div>
<a class="anchor" id="ad7cf21509a42bebe5eb1fe1be6ec8597"></a><!-- doxytag: member="xsysmon_hw.h::XSM_MIN_VCCPAUX_OFFSET" ref="ad7cf21509a42bebe5eb1fe1be6ec8597" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSM_MIN_VCCPAUX_OFFSET&nbsp;&nbsp;&nbsp;(XSM_IP_OFFSET + 0x2B0)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Min VCCPAUX Register, Zynq </p>

</div>
</div>
<a class="anchor" id="aca1078ff4e4be75291b77e15976c14c4"></a><!-- doxytag: member="xsysmon_hw.h::XSM_MIN_VCCPDRO_OFFSET" ref="aca1078ff4e4be75291b77e15976c14c4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSM_MIN_VCCPDRO_OFFSET&nbsp;&nbsp;&nbsp;(XSM_IP_OFFSET + 0x2B4)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Min VCCPDRO Register, Zynq </p>

</div>
</div>
<a class="anchor" id="a6187f33590c6bb74447d470cfbf3980b"></a><!-- doxytag: member="xsysmon_hw.h::XSM_MIN_VCCPINT_OFFSET" ref="a6187f33590c6bb74447d470cfbf3980b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSM_MIN_VCCPINT_OFFSET&nbsp;&nbsp;&nbsp;(XSM_IP_OFFSET + 0x2AC)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Min VCCPINT Register, Zynq </p>

</div>
</div>
<a class="anchor" id="aaca0cb94831e651300f869b0a66ae923"></a><!-- doxytag: member="xsysmon_hw.h::XSM_MIN_VUSR0_OFFSET" ref="aaca0cb94831e651300f869b0a66ae923" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSM_MIN_VUSR0_OFFSET&nbsp;&nbsp;&nbsp;(XSM_IP_OFFSET + 0x4A0)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Minimum VUSER0 Supply Reg </p>

</div>
</div>
<a class="anchor" id="a8bfb429fb2161fb2033f59ea2e4c8573"></a><!-- doxytag: member="xsysmon_hw.h::XSM_MIN_VUSR1_OFFSET" ref="a8bfb429fb2161fb2033f59ea2e4c8573" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSM_MIN_VUSR1_OFFSET&nbsp;&nbsp;&nbsp;(XSM_IP_OFFSET + 0x4A4)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Minimum VUSER1 Supply Reg </p>

</div>
</div>
<a class="anchor" id="a3a579a67917b9a55b0f6948e8d476a0b"></a><!-- doxytag: member="xsysmon_hw.h::XSM_MIN_VUSR2_OFFSET" ref="a3a579a67917b9a55b0f6948e8d476a0b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSM_MIN_VUSR2_OFFSET&nbsp;&nbsp;&nbsp;(XSM_IP_OFFSET + 0x4A8)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Minimum VUSER2 Supply Reg </p>

</div>
</div>
<a class="anchor" id="af8dd528eb65ecd148387a6221f89f573"></a><!-- doxytag: member="xsysmon_hw.h::XSM_MIN_VUSR3_OFFSET" ref="af8dd528eb65ecd148387a6221f89f573" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSM_MIN_VUSR3_OFFSET&nbsp;&nbsp;&nbsp;(XSM_IP_OFFSET + 0x4AC)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Minimum VUSER3 Supply Reg </p>

</div>
</div>
<a class="anchor" id="a48347f643b745cdef6c31c85fad9611a"></a><!-- doxytag: member="xsysmon_hw.h::XSM_SEQ00_CH_VALID_MASK" ref="a48347f643b745cdef6c31c85fad9611a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSM_SEQ00_CH_VALID_MASK&nbsp;&nbsp;&nbsp;0x7FE1</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Mask for the valid channels </p>

</div>
</div>
<a class="anchor" id="a63cf076fa86ef531a0404b58df7a350e"></a><!-- doxytag: member="xsysmon_hw.h::XSM_SEQ00_OFFSET" ref="a63cf076fa86ef531a0404b58df7a350e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSM_SEQ00_OFFSET&nbsp;&nbsp;&nbsp;(XSM_IP_OFFSET + 0x320)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Seq Reg 00 Adc Channel Selection </p>

</div>
</div>
<a class="anchor" id="a73ef2f064b8eb87e7e4f13564959bf61"></a><!-- doxytag: member="xsysmon_hw.h::XSM_SEQ01_CH_VALID_MASK" ref="a73ef2f064b8eb87e7e4f13564959bf61" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSM_SEQ01_CH_VALID_MASK&nbsp;&nbsp;&nbsp;0xFFFF</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Mask for the valid channels </p>

</div>
</div>
<a class="anchor" id="aff2f92d84c1f83a4efe1928084b57341"></a><!-- doxytag: member="xsysmon_hw.h::XSM_SEQ01_OFFSET" ref="aff2f92d84c1f83a4efe1928084b57341" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSM_SEQ01_OFFSET&nbsp;&nbsp;&nbsp;(XSM_IP_OFFSET + 0x324)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Seq Reg 01 Adc Channel Selection </p>

</div>
</div>
<a class="anchor" id="a2eeccaf88e9f2786a03340c0fdc2ed6f"></a><!-- doxytag: member="xsysmon_hw.h::XSM_SEQ02_CH_VALID_MASK" ref="a2eeccaf88e9f2786a03340c0fdc2ed6f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSM_SEQ02_CH_VALID_MASK&nbsp;&nbsp;&nbsp;0x7FE0</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Mask for the valid channels </p>

</div>
</div>
<a class="anchor" id="a8864a8a3dc09b70037bb1692cb197cd4"></a><!-- doxytag: member="xsysmon_hw.h::XSM_SEQ02_OFFSET" ref="a8864a8a3dc09b70037bb1692cb197cd4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSM_SEQ02_OFFSET&nbsp;&nbsp;&nbsp;(XSM_IP_OFFSET + 0x328)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Seq Reg 02 Adc Average Enable </p>

</div>
</div>
<a class="anchor" id="ac052ba6d55860ec01555a887b897450e"></a><!-- doxytag: member="xsysmon_hw.h::XSM_SEQ03_CH_VALID_MASK" ref="ac052ba6d55860ec01555a887b897450e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSM_SEQ03_CH_VALID_MASK&nbsp;&nbsp;&nbsp;0xFFFF</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Mask for the valid channels </p>

</div>
</div>
<a class="anchor" id="a6313d68779a92a476b4cc63facde66ea"></a><!-- doxytag: member="xsysmon_hw.h::XSM_SEQ03_OFFSET" ref="a6313d68779a92a476b4cc63facde66ea" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSM_SEQ03_OFFSET&nbsp;&nbsp;&nbsp;(XSM_IP_OFFSET + 0x32C)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Seq Reg 03 Adc Average Enable </p>

</div>
</div>
<a class="anchor" id="ad9e4fa7c416ee036f2a41f443c716a14"></a><!-- doxytag: member="xsysmon_hw.h::XSM_SEQ04_CH_VALID_MASK" ref="ad9e4fa7c416ee036f2a41f443c716a14" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSM_SEQ04_CH_VALID_MASK&nbsp;&nbsp;&nbsp;0x0800</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Mask for the valid channels </p>

</div>
</div>
<a class="anchor" id="adc92843a45866e11e74cf8fb9f786167"></a><!-- doxytag: member="xsysmon_hw.h::XSM_SEQ04_OFFSET" ref="adc92843a45866e11e74cf8fb9f786167" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSM_SEQ04_OFFSET&nbsp;&nbsp;&nbsp;(XSM_IP_OFFSET + 0x330)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Seq Reg 04 Adc Input Mode Select </p>

</div>
</div>
<a class="anchor" id="a637676d11d0c8b22eddbf90cdfdcbcb2"></a><!-- doxytag: member="xsysmon_hw.h::XSM_SEQ05_CH_VALID_MASK" ref="a637676d11d0c8b22eddbf90cdfdcbcb2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSM_SEQ05_CH_VALID_MASK&nbsp;&nbsp;&nbsp;0xFFFF</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Mask for the valid channels </p>

</div>
</div>
<a class="anchor" id="a1b75d0d8402dd90637c33fde0487cbc7"></a><!-- doxytag: member="xsysmon_hw.h::XSM_SEQ05_OFFSET" ref="a1b75d0d8402dd90637c33fde0487cbc7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSM_SEQ05_OFFSET&nbsp;&nbsp;&nbsp;(XSM_IP_OFFSET + 0x334)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Seq Reg 05 Adc Input Mode Select </p>

</div>
</div>
<a class="anchor" id="aca26c96e43a6823a691e849487794a05"></a><!-- doxytag: member="xsysmon_hw.h::XSM_SEQ06_CH_VALID_MASK" ref="aca26c96e43a6823a691e849487794a05" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSM_SEQ06_CH_VALID_MASK&nbsp;&nbsp;&nbsp;0x0800</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Mask for the valid channels </p>

</div>
</div>
<a class="anchor" id="a2e4bb82e81af4963e4bc499ddf1b41c5"></a><!-- doxytag: member="xsysmon_hw.h::XSM_SEQ06_OFFSET" ref="a2e4bb82e81af4963e4bc499ddf1b41c5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSM_SEQ06_OFFSET&nbsp;&nbsp;&nbsp;(XSM_IP_OFFSET + 0x338)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Seq Reg 06 Adc Acquisition Select </p>

</div>
</div>
<a class="anchor" id="a49f3640f09741584b17fea4135c7b934"></a><!-- doxytag: member="xsysmon_hw.h::XSM_SEQ07_CH_VALID_MASK" ref="a49f3640f09741584b17fea4135c7b934" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSM_SEQ07_CH_VALID_MASK&nbsp;&nbsp;&nbsp;0xFFFF</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Mask for the valid channels </p>

</div>
</div>
<a class="anchor" id="a4307b076b50869c8338c867fd488a868"></a><!-- doxytag: member="xsysmon_hw.h::XSM_SEQ07_OFFSET" ref="a4307b076b50869c8338c867fd488a868" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSM_SEQ07_OFFSET&nbsp;&nbsp;&nbsp;(XSM_IP_OFFSET + 0x33C)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Seq Reg 07 Adc Acquisition Select </p>

</div>
</div>
<a class="anchor" id="ae82b7dac8a61c2252a0d8a3979737d4b"></a><!-- doxytag: member="xsysmon_hw.h::XSM_SEQ08_CH_VALID_MASK" ref="ae82b7dac8a61c2252a0d8a3979737d4b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSM_SEQ08_CH_VALID_MASK&nbsp;&nbsp;&nbsp;0x000F</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Mask for the valid channels </p>

</div>
</div>
<a class="anchor" id="a9de43b652c40108c81847216e4c49f63"></a><!-- doxytag: member="xsysmon_hw.h::XSM_SEQ08_OFFSET" ref="a9de43b652c40108c81847216e4c49f63" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSM_SEQ08_OFFSET&nbsp;&nbsp;&nbsp;(XSM_IP_OFFSET + 0x318)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Seq Reg 08 Adc Channel Selection </p>

</div>
</div>
<a class="anchor" id="a9112e10d9975837d5f77aa7cf1363624"></a><!-- doxytag: member="xsysmon_hw.h::XSM_SEQ09_CH_VALID_MASK" ref="a9112e10d9975837d5f77aa7cf1363624" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSM_SEQ09_CH_VALID_MASK&nbsp;&nbsp;&nbsp;0x000F</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Mask for the valid channels </p>

</div>
</div>
<a class="anchor" id="a109b818e54e6cad20447a9131f90d6a5"></a><!-- doxytag: member="xsysmon_hw.h::XSM_SEQ09_OFFSET" ref="a109b818e54e6cad20447a9131f90d6a5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSM_SEQ09_OFFSET&nbsp;&nbsp;&nbsp;(XSM_IP_OFFSET + 0x31C)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Seq Reg 09 Adc Average Enable </p>

</div>
</div>
<a class="anchor" id="a7a2f95ce30a1155b39edd9384e6d898a"></a><!-- doxytag: member="xsysmon_hw.h::XSM_SEQ_CH_AUX00" ref="a7a2f95ce30a1155b39edd9384e6d898a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSM_SEQ_CH_AUX00&nbsp;&nbsp;&nbsp;0x00010000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>1st Aux Channel </p>

</div>
</div>
<a class="anchor" id="a9a7f8418879a6c2ab7cac3ed27523a86"></a><!-- doxytag: member="xsysmon_hw.h::XSM_SEQ_CH_AUX01" ref="a9a7f8418879a6c2ab7cac3ed27523a86" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSM_SEQ_CH_AUX01&nbsp;&nbsp;&nbsp;0x00020000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>2nd Aux Channel </p>

</div>
</div>
<a class="anchor" id="ac7df36a98de501053ed47637cf66f64d"></a><!-- doxytag: member="xsysmon_hw.h::XSM_SEQ_CH_AUX02" ref="ac7df36a98de501053ed47637cf66f64d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSM_SEQ_CH_AUX02&nbsp;&nbsp;&nbsp;0x00040000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>3rd Aux Channel </p>

</div>
</div>
<a class="anchor" id="a8fdff42761e96b013ac5d067e6139478"></a><!-- doxytag: member="xsysmon_hw.h::XSM_SEQ_CH_AUX03" ref="a8fdff42761e96b013ac5d067e6139478" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSM_SEQ_CH_AUX03&nbsp;&nbsp;&nbsp;0x00080000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>4th Aux Channel </p>

</div>
</div>
<a class="anchor" id="a76851a667785be218849102fdebffd30"></a><!-- doxytag: member="xsysmon_hw.h::XSM_SEQ_CH_AUX04" ref="a76851a667785be218849102fdebffd30" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSM_SEQ_CH_AUX04&nbsp;&nbsp;&nbsp;0x00100000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>5th Aux Channel </p>

</div>
</div>
<a class="anchor" id="a7bd45e3aeb843e22402530fc6717f663"></a><!-- doxytag: member="xsysmon_hw.h::XSM_SEQ_CH_AUX05" ref="a7bd45e3aeb843e22402530fc6717f663" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSM_SEQ_CH_AUX05&nbsp;&nbsp;&nbsp;0x00200000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>6th Aux Channel </p>

</div>
</div>
<a class="anchor" id="a0792dc9d293b3d8412ae1eff41ff6c32"></a><!-- doxytag: member="xsysmon_hw.h::XSM_SEQ_CH_AUX06" ref="a0792dc9d293b3d8412ae1eff41ff6c32" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSM_SEQ_CH_AUX06&nbsp;&nbsp;&nbsp;0x00400000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>7th Aux Channel </p>

</div>
</div>
<a class="anchor" id="a3366ccab0c0c73e17b1e6d38402b5e9a"></a><!-- doxytag: member="xsysmon_hw.h::XSM_SEQ_CH_AUX07" ref="a3366ccab0c0c73e17b1e6d38402b5e9a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSM_SEQ_CH_AUX07&nbsp;&nbsp;&nbsp;0x00800000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>8th Aux Channel </p>

</div>
</div>
<a class="anchor" id="abd541fac8d1c519786e11eef52152f31"></a><!-- doxytag: member="xsysmon_hw.h::XSM_SEQ_CH_AUX08" ref="abd541fac8d1c519786e11eef52152f31" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSM_SEQ_CH_AUX08&nbsp;&nbsp;&nbsp;0x01000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>9th Aux Channel </p>

</div>
</div>
<a class="anchor" id="a37ee1ce66f7b13bcfad3a25edb08d8a0"></a><!-- doxytag: member="xsysmon_hw.h::XSM_SEQ_CH_AUX09" ref="a37ee1ce66f7b13bcfad3a25edb08d8a0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSM_SEQ_CH_AUX09&nbsp;&nbsp;&nbsp;0x02000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>10th Aux Channel </p>

</div>
</div>
<a class="anchor" id="a3ae55243fd9cba3c1c97f68d1df0e152"></a><!-- doxytag: member="xsysmon_hw.h::XSM_SEQ_CH_AUX10" ref="a3ae55243fd9cba3c1c97f68d1df0e152" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSM_SEQ_CH_AUX10&nbsp;&nbsp;&nbsp;0x04000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>11th Aux Channel </p>

</div>
</div>
<a class="anchor" id="a94b14090faa53aaf2df128786966cb0e"></a><!-- doxytag: member="xsysmon_hw.h::XSM_SEQ_CH_AUX11" ref="a94b14090faa53aaf2df128786966cb0e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSM_SEQ_CH_AUX11&nbsp;&nbsp;&nbsp;0x08000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>12th Aux Channel </p>

</div>
</div>
<a class="anchor" id="a814d0c59e04be33695d683cacede0d20"></a><!-- doxytag: member="xsysmon_hw.h::XSM_SEQ_CH_AUX12" ref="a814d0c59e04be33695d683cacede0d20" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSM_SEQ_CH_AUX12&nbsp;&nbsp;&nbsp;0x10000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>13th Aux Channel </p>

</div>
</div>
<a class="anchor" id="a394becd0b33fbb7f89e899dab1f8fd34"></a><!-- doxytag: member="xsysmon_hw.h::XSM_SEQ_CH_AUX13" ref="a394becd0b33fbb7f89e899dab1f8fd34" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSM_SEQ_CH_AUX13&nbsp;&nbsp;&nbsp;0x20000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>14th Aux Channel </p>

</div>
</div>
<a class="anchor" id="ad26a35f66c1884695391b36f7f491eec"></a><!-- doxytag: member="xsysmon_hw.h::XSM_SEQ_CH_AUX14" ref="ad26a35f66c1884695391b36f7f491eec" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSM_SEQ_CH_AUX14&nbsp;&nbsp;&nbsp;0x40000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>15th Aux Channel </p>

</div>
</div>
<a class="anchor" id="aee1c4b7f6daf995c00e384a844581230"></a><!-- doxytag: member="xsysmon_hw.h::XSM_SEQ_CH_AUX15" ref="aee1c4b7f6daf995c00e384a844581230" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSM_SEQ_CH_AUX15&nbsp;&nbsp;&nbsp;0x80000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>16th Aux Channel </p>

</div>
</div>
<a class="anchor" id="ac110cd89b4eb9a358c0d5dbf74aadd9a"></a><!-- doxytag: member="xsysmon_hw.h::XSM_SEQ_CH_AUX_SHIFT" ref="ac110cd89b4eb9a358c0d5dbf74aadd9a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSM_SEQ_CH_AUX_SHIFT&nbsp;&nbsp;&nbsp;16</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Shift for the Aux Channel </p>

</div>
</div>
<a class="anchor" id="ac52249c513852d96c45c4a35d2cf9400"></a><!-- doxytag: member="xsysmon_hw.h::XSM_SEQ_CH_CALIB" ref="ac52249c513852d96c45c4a35d2cf9400" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSM_SEQ_CH_CALIB&nbsp;&nbsp;&nbsp;0x00000001</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>ADC Calibration Channel </p>

</div>
</div>
<a class="anchor" id="a4fed5630d5bcefd6b2c8b4692a5cb579"></a><!-- doxytag: member="xsysmon_hw.h::XSM_SEQ_CH_TEMP" ref="a4fed5630d5bcefd6b2c8b4692a5cb579" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSM_SEQ_CH_TEMP&nbsp;&nbsp;&nbsp;0x00000100</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>On Chip Temperature Channel </p>

</div>
</div>
<a class="anchor" id="acac34ec19152e271de81405906ebf277"></a><!-- doxytag: member="xsysmon_hw.h::XSM_SEQ_CH_VBRAM" ref="acac34ec19152e271de81405906ebf277" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSM_SEQ_CH_VBRAM&nbsp;&nbsp;&nbsp;0x00004000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>VBRAM Channel, 7 series/Zynq </p>

</div>
</div>
<a class="anchor" id="a5426b215d0d905d01876ba679f08fbe5"></a><!-- doxytag: member="xsysmon_hw.h::XSM_SEQ_CH_VCCAUX" ref="a5426b215d0d905d01876ba679f08fbe5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSM_SEQ_CH_VCCAUX&nbsp;&nbsp;&nbsp;0x00000400</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>VCCAUX Channel </p>

</div>
</div>
<a class="anchor" id="a2fc91abc8fb69a6209c3e50ff189b2e9"></a><!-- doxytag: member="xsysmon_hw.h::XSM_SEQ_CH_VCCINT" ref="a2fc91abc8fb69a6209c3e50ff189b2e9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSM_SEQ_CH_VCCINT&nbsp;&nbsp;&nbsp;0x00000200</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>VCCINT Channel </p>

</div>
</div>
<a class="anchor" id="abd618df55f83390b920a88d66cfa4c2a"></a><!-- doxytag: member="xsysmon_hw.h::XSM_SEQ_CH_VCCPAUX" ref="abd618df55f83390b920a88d66cfa4c2a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSM_SEQ_CH_VCCPAUX&nbsp;&nbsp;&nbsp;0x00000040</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>VCCPAUX, Zynq Only </p>

</div>
</div>
<a class="anchor" id="a4821d6b80c550f0a3080bdc65d83fa1d"></a><!-- doxytag: member="xsysmon_hw.h::XSM_SEQ_CH_VCCPDRO" ref="a4821d6b80c550f0a3080bdc65d83fa1d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSM_SEQ_CH_VCCPDRO&nbsp;&nbsp;&nbsp;0x00000080</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>VCCPDRO, Zynq Only </p>

</div>
</div>
<a class="anchor" id="a3f12621a22544c7dc29165f1048dba26"></a><!-- doxytag: member="xsysmon_hw.h::XSM_SEQ_CH_VCCPINT" ref="a3f12621a22544c7dc29165f1048dba26" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSM_SEQ_CH_VCCPINT&nbsp;&nbsp;&nbsp;0x00000020</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>VCCPINT, Zynq Only </p>

</div>
</div>
<a class="anchor" id="ad513c2ce35a27fdc5c032f8559929108"></a><!-- doxytag: member="xsysmon_hw.h::XSM_SEQ_CH_VPVN" ref="ad513c2ce35a27fdc5c032f8559929108" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSM_SEQ_CH_VPVN&nbsp;&nbsp;&nbsp;0x00000800</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>VP/VN analog inputs Channel </p>

</div>
</div>
<a class="anchor" id="ac2099c5027d16401c6e4a1ec247596ed"></a><!-- doxytag: member="xsysmon_hw.h::XSM_SEQ_CH_VREFN" ref="ac2099c5027d16401c6e4a1ec247596ed" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSM_SEQ_CH_VREFN&nbsp;&nbsp;&nbsp;0x00002000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>VREFN Channel </p>

</div>
</div>
<a class="anchor" id="aa3d0f99dd1796e2baadd08c34c9b95c6"></a><!-- doxytag: member="xsysmon_hw.h::XSM_SEQ_CH_VREFP" ref="aa3d0f99dd1796e2baadd08c34c9b95c6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSM_SEQ_CH_VREFP&nbsp;&nbsp;&nbsp;0x00001000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>VREFP Channel </p>

</div>
</div>
<a class="anchor" id="a396984f226adde65d9dea57e892c5c31"></a><!-- doxytag: member="xsysmon_hw.h::XSM_SEQ_CH_VUSR0" ref="a396984f226adde65d9dea57e892c5c31" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSM_SEQ_CH_VUSR0&nbsp;&nbsp;&nbsp;0x100000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>VUSER0 Channel </p>

</div>
</div>
<a class="anchor" id="a4da676fe435ba1b1ebb34744a3d2e189"></a><!-- doxytag: member="xsysmon_hw.h::XSM_SEQ_CH_VUSR1" ref="a4da676fe435ba1b1ebb34744a3d2e189" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSM_SEQ_CH_VUSR1&nbsp;&nbsp;&nbsp;0x200000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>VUSER1 Channel </p>

</div>
</div>
<a class="anchor" id="adf3e93ba721911ca7b39675da88d0385"></a><!-- doxytag: member="xsysmon_hw.h::XSM_SEQ_CH_VUSR2" ref="adf3e93ba721911ca7b39675da88d0385" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSM_SEQ_CH_VUSR2&nbsp;&nbsp;&nbsp;0x400000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>VUSER2 Channel </p>

</div>
</div>
<a class="anchor" id="a0102935346071aab4790b6225dd7d983"></a><!-- doxytag: member="xsysmon_hw.h::XSM_SEQ_CH_VUSR3" ref="a0102935346071aab4790b6225dd7d983" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSM_SEQ_CH_VUSR3&nbsp;&nbsp;&nbsp;0x800000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>VUSER3 Channel </p>

</div>
</div>
<a class="anchor" id="a17a2dc8905658b227914088d1121ea4c"></a><!-- doxytag: member="xsysmon_hw.h::XSM_SEQ_CH_VUSR_SHIFT" ref="a17a2dc8905658b227914088d1121ea4c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSM_SEQ_CH_VUSR_SHIFT&nbsp;&nbsp;&nbsp;32</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Shift for the Aux Channel </p>

</div>
</div>
<a class="anchor" id="a2dc0653d6621aebfb0c5fae9edf3f005"></a><!-- doxytag: member="xsysmon_hw.h::XSM_SR_BUSY_MASK" ref="a2dc0653d6621aebfb0c5fae9edf3f005" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSM_SR_BUSY_MASK&nbsp;&nbsp;&nbsp;0x00000080</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>ADC is busy in conversion </p>

</div>
</div>
<a class="anchor" id="a684a9a7d3a68bf9ddbdc0c8fa6b1730c"></a><!-- doxytag: member="xsysmon_hw.h::XSM_SR_CH_MASK" ref="a684a9a7d3a68bf9ddbdc0c8fa6b1730c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSM_SR_CH_MASK&nbsp;&nbsp;&nbsp;0x0000001F</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Input ADC channel </p>

</div>
</div>
<a class="anchor" id="aa7bb14e604d133771e35fbfdbff7ef13"></a><!-- doxytag: member="xsysmon_hw.h::XSM_SR_EOC_MASK" ref="aa7bb14e604d133771e35fbfdbff7ef13" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSM_SR_EOC_MASK&nbsp;&nbsp;&nbsp;0x00000020</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>End of Conversion </p>

</div>
</div>
<a class="anchor" id="ac10ed891373f4799aa33110441cb5595"></a><!-- doxytag: member="xsysmon_hw.h::XSM_SR_EOS_MASK" ref="ac10ed891373f4799aa33110441cb5595" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSM_SR_EOS_MASK&nbsp;&nbsp;&nbsp;0x00000040</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>End of Sequence </p>

</div>
</div>
<a class="anchor" id="a0673507d625cd648b0a8dc56d3b29855"></a><!-- doxytag: member="xsysmon_hw.h::XSM_SR_JTAG_BUSY_MASK" ref="a0673507d625cd648b0a8dc56d3b29855" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSM_SR_JTAG_BUSY_MASK&nbsp;&nbsp;&nbsp;0x00000400</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>JTAG is busy </p>

</div>
</div>
<a class="anchor" id="a56a09c31ef097b8e419109a7ae4eac0a"></a><!-- doxytag: member="xsysmon_hw.h::XSM_SR_JTAG_LOCKED_MASK" ref="a56a09c31ef097b8e419109a7ae4eac0a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSM_SR_JTAG_LOCKED_MASK&nbsp;&nbsp;&nbsp;0x00000100</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>JTAG is locked </p>

</div>
</div>
<a class="anchor" id="a66057898351e9eefcbbb326dc37c286f"></a><!-- doxytag: member="xsysmon_hw.h::XSM_SR_JTAG_MODIFIED_MASK" ref="a66057898351e9eefcbbb326dc37c286f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSM_SR_JTAG_MODIFIED_MASK&nbsp;&nbsp;&nbsp;0x00000200</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>JTAG Write has occurred </p>

</div>
</div>
<a class="anchor" id="aaba7d7c2a7407d9c762149d5f0baeb42"></a><!-- doxytag: member="xsysmon_hw.h::XSM_SR_OFFSET" ref="aaba7d7c2a7407d9c762149d5f0baeb42" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSM_SR_OFFSET&nbsp;&nbsp;&nbsp;0x04</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Status Register </p>

</div>
</div>
<a class="anchor" id="aba04d634f6590268f5d5010ac67221c1"></a><!-- doxytag: member="xsysmon_hw.h::XSM_SRR_IPRST_MASK" ref="aba04d634f6590268f5d5010ac67221c1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSM_SRR_IPRST_MASK&nbsp;&nbsp;&nbsp;0x0000000A</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Device Reset Mask </p>

</div>
</div>
<a class="anchor" id="add7076ff49ebebb01d1e16560a766438"></a><!-- doxytag: member="xsysmon_hw.h::XSM_SRR_OFFSET" ref="add7076ff49ebebb01d1e16560a766438" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSM_SRR_OFFSET&nbsp;&nbsp;&nbsp;0x00</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Software Reset Register </p>

</div>
</div>
<a class="anchor" id="ab4b044b4c71ccb64209002e70a01af19"></a><!-- doxytag: member="xsysmon_hw.h::XSM_SUPPLY_CALIB_OFFSET" ref="ab4b044b4c71ccb64209002e70a01af19" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSM_SUPPLY_CALIB_OFFSET&nbsp;&nbsp;&nbsp;(XSM_IP_OFFSET + 0x220)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Supply Offset Data Reg </p>

</div>
</div>
<a class="anchor" id="ae8af46587c4cd6d21563b2bd556b3cdb"></a><!-- doxytag: member="xsysmon_hw.h::XSM_TEMP_OFFSET" ref="ae8af46587c4cd6d21563b2bd556b3cdb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSM_TEMP_OFFSET&nbsp;&nbsp;&nbsp;(XSM_IP_OFFSET + 0x200)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>On-chip Temperature Reg </p>

</div>
</div>
<a class="anchor" id="a989f8be1b11a0ee79f5c4d0b98e5ed92"></a><!-- doxytag: member="xsysmon_hw.h::XSM_VBRAM_OFFSET" ref="a989f8be1b11a0ee79f5c4d0b98e5ed92" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSM_VBRAM_OFFSET&nbsp;&nbsp;&nbsp;(XSM_IP_OFFSET + 0x218)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>On-chip VBRAM Data,7-series/Zynq </p>

</div>
</div>
<a class="anchor" id="acdcbc2014de5b44c22fd3039f679273e"></a><!-- doxytag: member="xsysmon_hw.h::XSM_VCCAUX_OFFSET" ref="acdcbc2014de5b44c22fd3039f679273e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSM_VCCAUX_OFFSET&nbsp;&nbsp;&nbsp;(XSM_IP_OFFSET + 0x208)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>On-chip VCCAUX Data Reg </p>

</div>
</div>
<a class="anchor" id="a4df70f84c223028fa96ece2d3ed2fc25"></a><!-- doxytag: member="xsysmon_hw.h::XSM_VCCINT_OFFSET" ref="a4df70f84c223028fa96ece2d3ed2fc25" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSM_VCCINT_OFFSET&nbsp;&nbsp;&nbsp;(XSM_IP_OFFSET + 0x204)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>On-chip VCCINT Data Reg </p>

</div>
</div>
<a class="anchor" id="ad2a93d0ae6ec71aa2c44fac121418d9d"></a><!-- doxytag: member="xsysmon_hw.h::XSM_VCCPAUX_OFFSET" ref="ad2a93d0ae6ec71aa2c44fac121418d9d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSM_VCCPAUX_OFFSET&nbsp;&nbsp;&nbsp;(XSM_IP_OFFSET + 0x230)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PS VCCPAUX Data Reg - Zynq </p>

</div>
</div>
<a class="anchor" id="a971c5f4480bf377d70e09be0229e79c7"></a><!-- doxytag: member="xsysmon_hw.h::XSM_VCCPDRO_OFFSET" ref="a971c5f4480bf377d70e09be0229e79c7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSM_VCCPDRO_OFFSET&nbsp;&nbsp;&nbsp;(XSM_IP_OFFSET + 0x234)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PS VCCPDRO Data Reg - Zynq </p>

</div>
</div>
<a class="anchor" id="a48732963e5d31782418884f5013e645e"></a><!-- doxytag: member="xsysmon_hw.h::XSM_VCCPINT_OFFSET" ref="a48732963e5d31782418884f5013e645e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSM_VCCPINT_OFFSET&nbsp;&nbsp;&nbsp;(XSM_IP_OFFSET + 0x22C)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PS VCCPINT Data Reg - Zynq </p>

</div>
</div>
<a class="anchor" id="a0f2558806fd59ee6461bcb3901da2ad9"></a><!-- doxytag: member="xsysmon_hw.h::XSM_VPVN_OFFSET" ref="a0f2558806fd59ee6461bcb3901da2ad9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSM_VPVN_OFFSET&nbsp;&nbsp;&nbsp;(XSM_IP_OFFSET + 0x20C)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>ADC out of VP/VN </p>

</div>
</div>
<a class="anchor" id="a91e7981b005b2cb90dbea60755764165"></a><!-- doxytag: member="xsysmon_hw.h::XSM_VREFN_OFFSET" ref="a91e7981b005b2cb90dbea60755764165" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSM_VREFN_OFFSET&nbsp;&nbsp;&nbsp;(XSM_IP_OFFSET + 0x214)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>On-chip VREFN Data Reg </p>

</div>
</div>
<a class="anchor" id="a41653fc71b8481be9582e6a3a22333e6"></a><!-- doxytag: member="xsysmon_hw.h::XSM_VREFP_OFFSET" ref="a41653fc71b8481be9582e6a3a22333e6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSM_VREFP_OFFSET&nbsp;&nbsp;&nbsp;(XSM_IP_OFFSET + 0x210)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>On-chip VREFP Data Reg </p>

</div>
</div>
<a class="anchor" id="a780738810cd103461bee5b7b57e6f9b5"></a><!-- doxytag: member="xsysmon_hw.h::XSM_VUSR0_OFFSET" ref="a780738810cd103461bee5b7b57e6f9b5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSM_VUSR0_OFFSET&nbsp;&nbsp;&nbsp;(XSM_IP_OFFSET + 0x400)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>VUSER0 Supply - Ultrascale </p>

</div>
</div>
<a class="anchor" id="ae06940871ce41a4f54c46b93b535bf3a"></a><!-- doxytag: member="xsysmon_hw.h::XSM_VUSR1_OFFSET" ref="ae06940871ce41a4f54c46b93b535bf3a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSM_VUSR1_OFFSET&nbsp;&nbsp;&nbsp;(XSM_IP_OFFSET + 0x404)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>VUSER0 Supply - Ultrascale </p>

</div>
</div>
<a class="anchor" id="a0bd07ebc7729646169c939dbe9820fd9"></a><!-- doxytag: member="xsysmon_hw.h::XSM_VUSR2_OFFSET" ref="a0bd07ebc7729646169c939dbe9820fd9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSM_VUSR2_OFFSET&nbsp;&nbsp;&nbsp;(XSM_IP_OFFSET + 0x408)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>VUSER0 Supply - Ultrascale </p>

</div>
</div>
<a class="anchor" id="a39d75d32395459c914bbd01a5e913107"></a><!-- doxytag: member="xsysmon_hw.h::XSM_VUSR3_OFFSET" ref="a39d75d32395459c914bbd01a5e913107" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSM_VUSR3_OFFSET&nbsp;&nbsp;&nbsp;(XSM_IP_OFFSET + 0x40C)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>VUSER0 Supply - Ultrascale </p>

</div>
</div>
<a class="anchor" id="a0b83dff467f78b828da95552a34b27ae"></a><!-- doxytag: member="xsysmon_hw.h::XSYSMON_HW_H" ref="a0b83dff467f78b828da95552a34b27ae" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSYSMON_HW_H</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a9c287afa2245c955bd1fbcd8ed4f9b02"></a><!-- doxytag: member="xsysmon_hw.h::XSysMon_ReadReg" ref="a9c287afa2245c955bd1fbcd8ed4f9b02" args="(BaseAddress, RegOffset)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSysMon_ReadReg</td>
          <td>(</td>
          <td class="paramtype">BaseAddress, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">RegOffset&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;(Xil_In32((BaseAddress) + (RegOffset)))</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Read a register of the System Monitor/ADC device. This macro provides register access to all registers using the register offsets defined above.</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>BaseAddress</em>&nbsp;</td><td>contains the base address of the device. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>RegOffset</em>&nbsp;</td><td>is the offset of the register to read.</td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>The contents of the register.</dd></dl>
<dl class="note"><dt><b>Note:</b></dt><dd>C-style Signature: u32 <a class="el" href="xsysmon__hw_8h.html#a9c287afa2245c955bd1fbcd8ed4f9b02">XSysMon_ReadReg(u32 BaseAddress, u32 RegOffset)</a>; </dd></dl>

</div>
</div>
<a class="anchor" id="a145c5d79fcbe0223c3427d91f03c95e5"></a><!-- doxytag: member="xsysmon_hw.h::XSysMon_WriteReg" ref="a145c5d79fcbe0223c3427d91f03c95e5" args="(BaseAddress, RegOffset, Data)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSysMon_WriteReg</td>
          <td>(</td>
          <td class="paramtype">BaseAddress, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">RegOffset, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">Data&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;(Xil_Out32((BaseAddress) + (RegOffset), (Data)))</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Write a register of the System Monitor/ADC device. This macro provides register access to all registers using the register offsets defined above.</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>BaseAddress</em>&nbsp;</td><td>contains the base address of the device. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>RegOffset</em>&nbsp;</td><td>is the offset of the register to write. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>Data</em>&nbsp;</td><td>is the value to write to the register.</td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>None.</dd></dl>
<dl class="note"><dt><b>Note:</b></dt><dd>C-style Signature: void XSysMon_WriteReg(u32 BaseAddress, u32 RegOffset,u32 Data) </dd></dl>

</div>
</div>
</div>
<p class="Copyright">
Copyright &copy; 1995-2014 Xilinx, Inc. All rights reserved.
</p>
</body>
</html>
