# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1507 \
    name flattened_output_13 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename flattened_output_13 \
    op interface \
    ports { flattened_output_13_address0 { O 8 vector } flattened_output_13_ce0 { O 1 bit } flattened_output_13_we0 { O 1 bit } flattened_output_13_d0 { O 15 vector } flattened_output_13_address1 { O 8 vector } flattened_output_13_ce1 { O 1 bit } flattened_output_13_we1 { O 1 bit } flattened_output_13_d1 { O 15 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'flattened_output_13'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1508 \
    name flattened_output_12 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename flattened_output_12 \
    op interface \
    ports { flattened_output_12_address0 { O 8 vector } flattened_output_12_ce0 { O 1 bit } flattened_output_12_we0 { O 1 bit } flattened_output_12_d0 { O 15 vector } flattened_output_12_address1 { O 8 vector } flattened_output_12_ce1 { O 1 bit } flattened_output_12_we1 { O 1 bit } flattened_output_12_d1 { O 15 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'flattened_output_12'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1509 \
    name flattened_output_11 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename flattened_output_11 \
    op interface \
    ports { flattened_output_11_address0 { O 8 vector } flattened_output_11_ce0 { O 1 bit } flattened_output_11_we0 { O 1 bit } flattened_output_11_d0 { O 15 vector } flattened_output_11_address1 { O 8 vector } flattened_output_11_ce1 { O 1 bit } flattened_output_11_we1 { O 1 bit } flattened_output_11_d1 { O 15 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'flattened_output_11'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1510 \
    name flattened_output_10 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename flattened_output_10 \
    op interface \
    ports { flattened_output_10_address0 { O 8 vector } flattened_output_10_ce0 { O 1 bit } flattened_output_10_we0 { O 1 bit } flattened_output_10_d0 { O 15 vector } flattened_output_10_address1 { O 8 vector } flattened_output_10_ce1 { O 1 bit } flattened_output_10_we1 { O 1 bit } flattened_output_10_d1 { O 15 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'flattened_output_10'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1511 \
    name flattened_output_9 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename flattened_output_9 \
    op interface \
    ports { flattened_output_9_address0 { O 8 vector } flattened_output_9_ce0 { O 1 bit } flattened_output_9_we0 { O 1 bit } flattened_output_9_d0 { O 15 vector } flattened_output_9_address1 { O 8 vector } flattened_output_9_ce1 { O 1 bit } flattened_output_9_we1 { O 1 bit } flattened_output_9_d1 { O 15 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'flattened_output_9'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1512 \
    name flattened_output_8 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename flattened_output_8 \
    op interface \
    ports { flattened_output_8_address0 { O 8 vector } flattened_output_8_ce0 { O 1 bit } flattened_output_8_we0 { O 1 bit } flattened_output_8_d0 { O 15 vector } flattened_output_8_address1 { O 8 vector } flattened_output_8_ce1 { O 1 bit } flattened_output_8_we1 { O 1 bit } flattened_output_8_d1 { O 15 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'flattened_output_8'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1513 \
    name flattened_output_7 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename flattened_output_7 \
    op interface \
    ports { flattened_output_7_address0 { O 8 vector } flattened_output_7_ce0 { O 1 bit } flattened_output_7_we0 { O 1 bit } flattened_output_7_d0 { O 15 vector } flattened_output_7_address1 { O 8 vector } flattened_output_7_ce1 { O 1 bit } flattened_output_7_we1 { O 1 bit } flattened_output_7_d1 { O 15 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'flattened_output_7'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1514 \
    name flattened_output_6 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename flattened_output_6 \
    op interface \
    ports { flattened_output_6_address0 { O 8 vector } flattened_output_6_ce0 { O 1 bit } flattened_output_6_we0 { O 1 bit } flattened_output_6_d0 { O 15 vector } flattened_output_6_address1 { O 8 vector } flattened_output_6_ce1 { O 1 bit } flattened_output_6_we1 { O 1 bit } flattened_output_6_d1 { O 15 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'flattened_output_6'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1515 \
    name flattened_output_5 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename flattened_output_5 \
    op interface \
    ports { flattened_output_5_address0 { O 8 vector } flattened_output_5_ce0 { O 1 bit } flattened_output_5_we0 { O 1 bit } flattened_output_5_d0 { O 15 vector } flattened_output_5_address1 { O 8 vector } flattened_output_5_ce1 { O 1 bit } flattened_output_5_we1 { O 1 bit } flattened_output_5_d1 { O 15 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'flattened_output_5'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1516 \
    name flattened_output_4 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename flattened_output_4 \
    op interface \
    ports { flattened_output_4_address0 { O 8 vector } flattened_output_4_ce0 { O 1 bit } flattened_output_4_we0 { O 1 bit } flattened_output_4_d0 { O 15 vector } flattened_output_4_address1 { O 8 vector } flattened_output_4_ce1 { O 1 bit } flattened_output_4_we1 { O 1 bit } flattened_output_4_d1 { O 15 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'flattened_output_4'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1517 \
    name flattened_output_3 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename flattened_output_3 \
    op interface \
    ports { flattened_output_3_address0 { O 8 vector } flattened_output_3_ce0 { O 1 bit } flattened_output_3_we0 { O 1 bit } flattened_output_3_d0 { O 15 vector } flattened_output_3_address1 { O 8 vector } flattened_output_3_ce1 { O 1 bit } flattened_output_3_we1 { O 1 bit } flattened_output_3_d1 { O 15 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'flattened_output_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1518 \
    name flattened_output_2 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename flattened_output_2 \
    op interface \
    ports { flattened_output_2_address0 { O 8 vector } flattened_output_2_ce0 { O 1 bit } flattened_output_2_we0 { O 1 bit } flattened_output_2_d0 { O 15 vector } flattened_output_2_address1 { O 8 vector } flattened_output_2_ce1 { O 1 bit } flattened_output_2_we1 { O 1 bit } flattened_output_2_d1 { O 15 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'flattened_output_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1519 \
    name flattened_output_1 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename flattened_output_1 \
    op interface \
    ports { flattened_output_1_address0 { O 8 vector } flattened_output_1_ce0 { O 1 bit } flattened_output_1_we0 { O 1 bit } flattened_output_1_d0 { O 15 vector } flattened_output_1_address1 { O 8 vector } flattened_output_1_ce1 { O 1 bit } flattened_output_1_we1 { O 1 bit } flattened_output_1_d1 { O 15 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'flattened_output_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1520 \
    name flattened_output \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename flattened_output \
    op interface \
    ports { flattened_output_address0 { O 8 vector } flattened_output_ce0 { O 1 bit } flattened_output_we0 { O 1 bit } flattened_output_d0 { O 15 vector } flattened_output_address1 { O 8 vector } flattened_output_ce1 { O 1 bit } flattened_output_we1 { O 1 bit } flattened_output_d1 { O 15 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'flattened_output'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1521 \
    name output_conv_2 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename output_conv_2 \
    op interface \
    ports { output_conv_2_address0 { O 5 vector } output_conv_2_ce0 { O 1 bit } output_conv_2_q0 { I 15 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'output_conv_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1522 \
    name output_conv_2_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename output_conv_2_1 \
    op interface \
    ports { output_conv_2_1_address0 { O 5 vector } output_conv_2_1_ce0 { O 1 bit } output_conv_2_1_q0 { I 15 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'output_conv_2_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1523 \
    name output_conv_2_2 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename output_conv_2_2 \
    op interface \
    ports { output_conv_2_2_address0 { O 5 vector } output_conv_2_2_ce0 { O 1 bit } output_conv_2_2_q0 { I 15 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'output_conv_2_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1524 \
    name output_conv_2_3 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename output_conv_2_3 \
    op interface \
    ports { output_conv_2_3_address0 { O 5 vector } output_conv_2_3_ce0 { O 1 bit } output_conv_2_3_q0 { I 15 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'output_conv_2_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1525 \
    name output_conv_2_4 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename output_conv_2_4 \
    op interface \
    ports { output_conv_2_4_address0 { O 5 vector } output_conv_2_4_ce0 { O 1 bit } output_conv_2_4_q0 { I 15 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'output_conv_2_4'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1526 \
    name output_conv_2_5 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename output_conv_2_5 \
    op interface \
    ports { output_conv_2_5_address0 { O 5 vector } output_conv_2_5_ce0 { O 1 bit } output_conv_2_5_q0 { I 15 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'output_conv_2_5'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1527 \
    name output_conv_2_6 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename output_conv_2_6 \
    op interface \
    ports { output_conv_2_6_address0 { O 5 vector } output_conv_2_6_ce0 { O 1 bit } output_conv_2_6_q0 { I 15 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'output_conv_2_6'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1528 \
    name output_conv_2_7 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename output_conv_2_7 \
    op interface \
    ports { output_conv_2_7_address0 { O 5 vector } output_conv_2_7_ce0 { O 1 bit } output_conv_2_7_q0 { I 15 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'output_conv_2_7'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1529 \
    name output_conv_2_8 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename output_conv_2_8 \
    op interface \
    ports { output_conv_2_8_address0 { O 5 vector } output_conv_2_8_ce0 { O 1 bit } output_conv_2_8_q0 { I 15 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'output_conv_2_8'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1530 \
    name output_conv_2_9 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename output_conv_2_9 \
    op interface \
    ports { output_conv_2_9_address0 { O 5 vector } output_conv_2_9_ce0 { O 1 bit } output_conv_2_9_q0 { I 15 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'output_conv_2_9'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1531 \
    name output_conv_2_10 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename output_conv_2_10 \
    op interface \
    ports { output_conv_2_10_address0 { O 5 vector } output_conv_2_10_ce0 { O 1 bit } output_conv_2_10_q0 { I 15 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'output_conv_2_10'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1532 \
    name output_conv_2_11 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename output_conv_2_11 \
    op interface \
    ports { output_conv_2_11_address0 { O 5 vector } output_conv_2_11_ce0 { O 1 bit } output_conv_2_11_q0 { I 15 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'output_conv_2_11'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1533 \
    name output_conv_2_12 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename output_conv_2_12 \
    op interface \
    ports { output_conv_2_12_address0 { O 5 vector } output_conv_2_12_ce0 { O 1 bit } output_conv_2_12_q0 { I 15 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'output_conv_2_12'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1534 \
    name output_conv_2_13 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename output_conv_2_13 \
    op interface \
    ports { output_conv_2_13_address0 { O 5 vector } output_conv_2_13_ce0 { O 1 bit } output_conv_2_13_q0 { I 15 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'output_conv_2_13'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1535 \
    name output_conv_2_14 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename output_conv_2_14 \
    op interface \
    ports { output_conv_2_14_address0 { O 5 vector } output_conv_2_14_ce0 { O 1 bit } output_conv_2_14_q0 { I 15 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'output_conv_2_14'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1536 \
    name output_conv_2_15 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename output_conv_2_15 \
    op interface \
    ports { output_conv_2_15_address0 { O 5 vector } output_conv_2_15_ce0 { O 1 bit } output_conv_2_15_q0 { I 15 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'output_conv_2_15'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1537 \
    name output_conv_2_16 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename output_conv_2_16 \
    op interface \
    ports { output_conv_2_16_address0 { O 5 vector } output_conv_2_16_ce0 { O 1 bit } output_conv_2_16_q0 { I 15 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'output_conv_2_16'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1538 \
    name output_conv_2_17 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename output_conv_2_17 \
    op interface \
    ports { output_conv_2_17_address0 { O 5 vector } output_conv_2_17_ce0 { O 1 bit } output_conv_2_17_q0 { I 15 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'output_conv_2_17'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1539 \
    name output_conv_2_18 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename output_conv_2_18 \
    op interface \
    ports { output_conv_2_18_address0 { O 5 vector } output_conv_2_18_ce0 { O 1 bit } output_conv_2_18_q0 { I 15 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'output_conv_2_18'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1540 \
    name output_conv_2_19 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename output_conv_2_19 \
    op interface \
    ports { output_conv_2_19_address0 { O 5 vector } output_conv_2_19_ce0 { O 1 bit } output_conv_2_19_q0 { I 15 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'output_conv_2_19'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1541 \
    name output_conv_2_20 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename output_conv_2_20 \
    op interface \
    ports { output_conv_2_20_address0 { O 5 vector } output_conv_2_20_ce0 { O 1 bit } output_conv_2_20_q0 { I 15 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'output_conv_2_20'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1542 \
    name output_conv_2_21 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename output_conv_2_21 \
    op interface \
    ports { output_conv_2_21_address0 { O 5 vector } output_conv_2_21_ce0 { O 1 bit } output_conv_2_21_q0 { I 15 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'output_conv_2_21'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1543 \
    name output_conv_2_22 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename output_conv_2_22 \
    op interface \
    ports { output_conv_2_22_address0 { O 5 vector } output_conv_2_22_ce0 { O 1 bit } output_conv_2_22_q0 { I 15 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'output_conv_2_22'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1544 \
    name output_conv_2_23 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename output_conv_2_23 \
    op interface \
    ports { output_conv_2_23_address0 { O 5 vector } output_conv_2_23_ce0 { O 1 bit } output_conv_2_23_q0 { I 15 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'output_conv_2_23'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1545 \
    name output_conv_2_24 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename output_conv_2_24 \
    op interface \
    ports { output_conv_2_24_address0 { O 5 vector } output_conv_2_24_ce0 { O 1 bit } output_conv_2_24_q0 { I 15 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'output_conv_2_24'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1546 \
    name output_conv_2_25 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename output_conv_2_25 \
    op interface \
    ports { output_conv_2_25_address0 { O 5 vector } output_conv_2_25_ce0 { O 1 bit } output_conv_2_25_q0 { I 15 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'output_conv_2_25'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1547 \
    name output_conv_2_26 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename output_conv_2_26 \
    op interface \
    ports { output_conv_2_26_address0 { O 5 vector } output_conv_2_26_ce0 { O 1 bit } output_conv_2_26_q0 { I 15 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'output_conv_2_26'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1548 \
    name output_conv_2_27 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename output_conv_2_27 \
    op interface \
    ports { output_conv_2_27_address0 { O 5 vector } output_conv_2_27_ce0 { O 1 bit } output_conv_2_27_q0 { I 15 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'output_conv_2_27'"
}
}


# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


# flow_control definition:
set InstName cnn_flow_control_loop_pipe_sequential_init_U
set CompName cnn_flow_control_loop_pipe_sequential_init
set name flow_control_loop_pipe_sequential_init
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control] == "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control"} {
eval "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control { \
    name ${name} \
    prefix cnn_ \
}"
} else {
puts "@W \[IMPL-107\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler $CompName BINDTYPE interface TYPE internal_upc_flow_control INSTNAME $InstName
}


