Info: Generated by version: 21.4 build 67
Info: Starting: Create simulation model
Info: qsys-generate C:\Users\alvas\Documents\Work_ASD\Projects\Learning\sfp_test\system_design.qsys --simulation=VERILOG --allow-mixed-language-simulation --simulator=MODELSIM --output-directory=C:\Users\alvas\Documents\Work_ASD\Projects\Learning\sfp_test\system_design --family="Cyclone 10 GX" --part=10CX220YF780I5G
Progress: Loading sfp_test/system_design.qsys
Progress: Reading input file
Progress: Parameterizing module clock_50_out
Progress: Parameterizing module clock_ddr_avalon
Progress: Parameterizing module ddr3
Progress: Parameterizing module ddr_avalon_reset
Progress: Parameterizing module init_mac
Progress: Parameterizing module mem_4
Progress: Parameterizing module mem_5
Progress: Parameterizing module mem_rcv_1
Progress: Parameterizing module mem_rcv_2
Progress: Parameterizing module pcie
Progress: Parameterizing module pll
Progress: Parameterizing module receive_packet_1
Progress: Parameterizing module receive_packet_2
Progress: Parameterizing module reset_main
Progress: Parameterizing module reset_mod
Progress: Parameterizing module send_cmd_pcie
Progress: Parameterizing module send_packet_1
Progress: Parameterizing module send_packet_2
Progress: Parameterizing module setup_ddr
Progress: Parameterizing module tse
Progress: Parameterizing module xcvr_pll
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Component Instantiation Warning: system_design.pll: Warnings found in IP parameterization.
Warning: system_design.receive_packet_2.fifo_status: receive_packet_2.fifo_status must be connected to an Avalon-ST sink
Warning: system_design.tse.receive_packet_type_0: tse.receive_packet_type_0 must be connected to an Avalon-ST sink
Warning: system_design.tse.receive_packet_type_1: tse.receive_packet_type_1 must be connected to an Avalon-ST sink
Warning: system_design.tse.receive_2: tse.receive_2 must be connected to an Avalon-ST sink
Warning: system_design.tse.transmit_2: tse.transmit_2 must be connected to an Avalon-ST source
Warning: system_design.tse.receive_packet_type_2: tse.receive_packet_type_2 must be connected to an Avalon-ST sink
Warning: system_design.tse.receive_3: tse.receive_3 must be connected to an Avalon-ST sink
Warning: system_design.tse.transmit_3: tse.transmit_3 must be connected to an Avalon-ST source
Warning: system_design.tse.receive_packet_type_3: tse.receive_packet_type_3 must be connected to an Avalon-ST sink
Warning: system_design.pcie: pcie.hip_ctrl must be exported, or connected to a matching conduit as it has unconnected inputs.
Warning: system_design.pcie: pcie.hip_pipe must be exported, or connected to a matching conduit as it has unconnected inputs.
Warning: system_design.pcie: pcie.intx_intfc must be exported, or connected to a matching conduit as it has unconnected inputs.
Warning: system_design.tse: tse.mac_misc_connection_2 must be exported, or connected to a matching conduit as it has unconnected inputs.
Warning: system_design.tse: tse.mac_misc_connection_3 must be exported, or connected to a matching conduit as it has unconnected inputs.
Warning: system_design.tse: tse.tx_analogreset_2 must be exported, or connected to a matching conduit as it has unconnected inputs.
Warning: system_design.tse: tse.tx_digitalreset_2 must be exported, or connected to a matching conduit as it has unconnected inputs.
Warning: system_design.tse: tse.rx_analogreset_2 must be exported, or connected to a matching conduit as it has unconnected inputs.
Warning: system_design.tse: tse.rx_digitalreset_2 must be exported, or connected to a matching conduit as it has unconnected inputs.
Warning: system_design.tse: tse.rx_set_locktodata_2 must be exported, or connected to a matching conduit as it has unconnected inputs.
Warning: system_design.tse: tse.rx_set_locktoref_2 must be exported, or connected to a matching conduit as it has unconnected inputs.
Warning: system_design.tse: tse.tx_analogreset_3 must be exported, or connected to a matching conduit as it has unconnected inputs.
Warning: system_design.tse: tse.tx_digitalreset_3 must be exported, or connected to a matching conduit as it has unconnected inputs.
Warning: system_design.tse: tse.rx_analogreset_3 must be exported, or connected to a matching conduit as it has unconnected inputs.
Warning: system_design.tse: tse.rx_digitalreset_3 must be exported, or connected to a matching conduit as it has unconnected inputs.
Warning: system_design.tse: tse.rx_set_locktodata_3 must be exported, or connected to a matching conduit as it has unconnected inputs.
Warning: system_design.tse: tse.rx_set_locktoref_3 must be exported, or connected to a matching conduit as it has unconnected inputs.
Warning: system_design.pcie: Interrupt sender pcie.cra_irq is not connected to an interrupt receiver
Warning: system_design.mem_rcv_2.s1: mem_rcv_2.s1 must be connected to an Avalon-MM host or exported
Warning: system_design.pcie.txs: pcie.txs must be connected to an Avalon-MM host or exported
Warning: system_design.pcie.cra: pcie.cra must be connected to an Avalon-MM host or exported
Info: system_design: "Transforming system: system_design"
Info: Inserting clock-crossing logic between cmd_demux_001.src0 and cmd_mux.sink1
Info: Inserting clock-crossing logic between rsp_demux.src1 and rsp_mux_001.sink0
Info: Interconnect is inserted between master receive_packet_1.avalon_master and slave mem_rcv_1.s1 because the master has waitrequest signal 1 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master send_packet_2.avalon_master and slave mem_4.s1 because the master has waitrequest signal 1 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master send_packet_1.avalon_master and slave mem_5.s1 because the master has waitrequest signal 1 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master receive_packet_2.avalon_master and slave mem_4.s2 because the master has waitrequest signal 1 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master pcie.rxm_bar0 and slave send_cmd_pcie.avalon_slave because the master has address signal 64 bit wide, but the slave is 16 bit wide.
Info: Interconnect is inserted between master pcie.rxm_bar0 and slave send_cmd_pcie.avalon_slave because the master has byteenable signal 16 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master pcie.rxm_bar0 and slave send_cmd_pcie.avalon_slave because the master has readdata signal 128 bit wide, but the slave is 32 bit wide.
Info: Interconnect is inserted between master pcie.rxm_bar0 and slave send_cmd_pcie.avalon_slave because the master has writedata signal 128 bit wide, but the slave is 32 bit wide.
Info: Interconnect is inserted between master pcie.rxm_bar0 and slave send_cmd_pcie.avalon_slave because the master has burstcount signal 6 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master pcie.rxm_bar0 and slave send_cmd_pcie.avalon_slave because the master has waitrequest signal 1 bit wide, but the slave is 0 bit wide.
Info: system_design: "Naming system components in system: system_design"
Info: system_design: "Processing generation queue"
Info: system_design: "Generating: system_design"
Info: system_design: "Generating: clock_50_out"
Info: system_design: "Generating: clock_ddr_avalon"
Info: system_design: "Generating: ddr3"
Info: system_design: "Generating: ddr_avalon_reset"
Info: system_design: "Generating: init_mac"
Info: system_design: "Generating: mem_4"
Info: system_design: "Generating: mem_5"
Info: system_design: "Generating: mem_3"
Info: system_design: "Generating: mem_rcv_0"
Info: system_design: "Generating: pcie"
Info: system_design: "Generating: pll"
Info: system_design: "Generating: receive_packet_1"
Info: system_design: "Generating: receive_packet_0"
Info: system_design: "Generating: reset_main"
Info: system_design: "Generating: reset_mod"
Info: system_design: "Generating: send_cmd_pcie"
Info: system_design: "Generating: send_packet_1"
Info: system_design: "Generating: setup_ddr"
Info: system_design: "Generating: tse"
Info: system_design: "Generating: xcvr_pll"
Info: system_design: "Generating: system_design_altera_mm_interconnect_1920_cessh5i"
Info: system_design: "Generating: system_design_altera_mm_interconnect_1920_qky3gdi"
Info: system_design: "Generating: system_design_altera_mm_interconnect_1920_tqdmh6a"
Info: system_design: "Generating: system_design_altera_mm_interconnect_1920_nnzxfdi"
Info: system_design: "Generating: system_design_altera_mm_interconnect_1920_rvh6iyy"
Info: system_design: "Generating: system_design_altera_mm_interconnect_1920_nmewghq"
Info: system_design: "Generating: system_design_altera_irq_mapper_1920_66fzifq"
Info: system_design: "Generating: altera_reset_controller"
Info: system_design: "Generating: system_design_altera_merlin_master_translator_191_g7h47bq"
Info: system_design: "Generating: system_design_altera_merlin_slave_translator_191_x56fcki"
Info: system_design: "Generating: system_design_altera_merlin_master_agent_191_mpbm6tq"
Info: system_design: "Generating: system_design_altera_merlin_slave_agent_191_ncfkfri"
Info: system_design: "Generating: system_design_altera_avalon_sc_fifo_1930_pqv24kq"
Info: system_design: "Generating: system_design_altera_merlin_router_1920_h3ufi5i"
Info: system_design: "Generating: system_design_altera_merlin_router_1920_engkfgq"
Info: system_design: "Generating: system_design_altera_merlin_router_1920_hvfjwaq"
Info: system_design: "Generating: system_design_altera_merlin_demultiplexer_1921_g5kdmwq"
Info: system_design: "Generating: system_design_altera_merlin_multiplexer_1921_e3xy3ha"
Info: system_design: "Generating: system_design_altera_merlin_demultiplexer_1921_ch7epuq"
Info: system_design: "Generating: system_design_altera_merlin_multiplexer_1921_pf5e3wa"
Info: system_design: "Generating: system_design_altera_merlin_width_adapter_1920_tvac3wq"
Info: system_design: "Generating: system_design_altera_merlin_width_adapter_1920_cgbsazy"
Info: system_design: "Generating: system_design_hs_clk_xer_1931_qzbstyq"
Info: system_design: "Generating: system_design_altera_merlin_router_1920_etguxaa"
Info: system_design: "Generating: system_design_altera_merlin_router_1920_njnyfdy"
Info: system_design: "Generating: system_design_altera_merlin_burst_adapter_1921_guf3z7y"
Info: my_altera_avalon_st_pipeline_stage: "Generating: my_altera_avalon_st_pipeline_stage"
Info: system_design: "Generating: system_design_altera_merlin_demultiplexer_1921_t6ir34q"
Info: system_design: "Generating: system_design_altera_merlin_multiplexer_1921_mtk5gaa"
Info: system_design: "Generating: system_design_altera_merlin_multiplexer_1921_jdujepi"
Info: system_design: "Generating: system_design_altera_merlin_width_adapter_1920_sbsfocy"
Info: system_design: "Generating: system_design_altera_merlin_width_adapter_1920_mqc4ddi"
Info: system_design: "Generating: system_design_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1921_txawraa"
Info: system_design: "Generating: system_design_altera_avalon_st_pipeline_stage_1920_zterisq"
Info: system_design: Done "system_design" with 54 modules, 61 files
Info: Generating the following file(s) for MODELSIM simulator in C:/Users/alvas/Documents/Work_ASD/Projects/Learning/sfp_test/system_design/sim/ directory:
Info: 	common/modelsim_files.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/Users/alvas/Documents/Work_ASD/Projects/Learning/sfp_test/system_design/sim/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: qsys-generate succeeded.
Info: Finished: Create simulation model
Info: Starting: Create simulation script
Info: sim-script-gen --system-file=C:\Users\alvas\Documents\Work_ASD\Projects\Learning\sfp_test\system_design.qsys --simulator=MODELSIM --output-directory=C:/Users/alvas/Documents/Work_ASD/Projects/Learning/sfp_test/system_design/sim/ --use-relative-paths=true
Info: Generating the following file(s) for MODELSIM simulator in C:/Users/alvas/Documents/Work_ASD/Projects/Learning/sfp_test/system_design/sim/ directory:
Info: 	mentor/msim_setup.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/Users/alvas/Documents/Work_ASD/Projects/Learning/sfp_test/system_design/sim/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create simulation script
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\alvas\Documents\Work_ASD\Projects\Learning\sfp_test\system_design.qsys --block-symbol-file --output-directory=C:\Users\alvas\Documents\Work_ASD\Projects\Learning\sfp_test\system_design --family="Cyclone 10 GX" --part=10CX220YF780I5G
Progress: Loading sfp_test/system_design.qsys
Progress: Reading input file
Progress: Parameterizing module clock_50_out
Progress: Parameterizing module clock_ddr_avalon
Progress: Parameterizing module ddr3
Progress: Parameterizing module ddr_avalon_reset
Progress: Parameterizing module init_mac
Progress: Parameterizing module mem_4
Progress: Parameterizing module mem_5
Progress: Parameterizing module mem_rcv_1
Progress: Parameterizing module mem_rcv_2
Progress: Parameterizing module pcie
Progress: Parameterizing module pll
Progress: Parameterizing module receive_packet_1
Progress: Parameterizing module receive_packet_2
Progress: Parameterizing module reset_main
Progress: Parameterizing module reset_mod
Progress: Parameterizing module send_cmd_pcie
Progress: Parameterizing module send_packet_1
Progress: Parameterizing module send_packet_2
Progress: Parameterizing module setup_ddr
Progress: Parameterizing module tse
Progress: Parameterizing module xcvr_pll
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Component Instantiation Warning: system_design.pll: Warnings found in IP parameterization.
Warning: system_design.receive_packet_2.fifo_status: receive_packet_2.fifo_status must be connected to an Avalon-ST sink
Warning: system_design.tse.receive_packet_type_0: tse.receive_packet_type_0 must be connected to an Avalon-ST sink
Warning: system_design.tse.receive_packet_type_1: tse.receive_packet_type_1 must be connected to an Avalon-ST sink
Warning: system_design.tse.receive_2: tse.receive_2 must be connected to an Avalon-ST sink
Warning: system_design.tse.transmit_2: tse.transmit_2 must be connected to an Avalon-ST source
Warning: system_design.tse.receive_packet_type_2: tse.receive_packet_type_2 must be connected to an Avalon-ST sink
Warning: system_design.tse.receive_3: tse.receive_3 must be connected to an Avalon-ST sink
Warning: system_design.tse.transmit_3: tse.transmit_3 must be connected to an Avalon-ST source
Warning: system_design.tse.receive_packet_type_3: tse.receive_packet_type_3 must be connected to an Avalon-ST sink
Warning: system_design.pcie: pcie.hip_ctrl must be exported, or connected to a matching conduit as it has unconnected inputs.
Warning: system_design.pcie: pcie.hip_pipe must be exported, or connected to a matching conduit as it has unconnected inputs.
Warning: system_design.pcie: pcie.intx_intfc must be exported, or connected to a matching conduit as it has unconnected inputs.
Warning: system_design.tse: tse.mac_misc_connection_2 must be exported, or connected to a matching conduit as it has unconnected inputs.
Warning: system_design.tse: tse.mac_misc_connection_3 must be exported, or connected to a matching conduit as it has unconnected inputs.
Warning: system_design.tse: tse.tx_analogreset_2 must be exported, or connected to a matching conduit as it has unconnected inputs.
Warning: system_design.tse: tse.tx_digitalreset_2 must be exported, or connected to a matching conduit as it has unconnected inputs.
Warning: system_design.tse: tse.rx_analogreset_2 must be exported, or connected to a matching conduit as it has unconnected inputs.
Warning: system_design.tse: tse.rx_digitalreset_2 must be exported, or connected to a matching conduit as it has unconnected inputs.
Warning: system_design.tse: tse.rx_set_locktodata_2 must be exported, or connected to a matching conduit as it has unconnected inputs.
Warning: system_design.tse: tse.rx_set_locktoref_2 must be exported, or connected to a matching conduit as it has unconnected inputs.
Warning: system_design.tse: tse.tx_analogreset_3 must be exported, or connected to a matching conduit as it has unconnected inputs.
Warning: system_design.tse: tse.tx_digitalreset_3 must be exported, or connected to a matching conduit as it has unconnected inputs.
Warning: system_design.tse: tse.rx_analogreset_3 must be exported, or connected to a matching conduit as it has unconnected inputs.
Warning: system_design.tse: tse.rx_digitalreset_3 must be exported, or connected to a matching conduit as it has unconnected inputs.
Warning: system_design.tse: tse.rx_set_locktodata_3 must be exported, or connected to a matching conduit as it has unconnected inputs.
Warning: system_design.tse: tse.rx_set_locktoref_3 must be exported, or connected to a matching conduit as it has unconnected inputs.
Warning: system_design.pcie: Interrupt sender pcie.cra_irq is not connected to an interrupt receiver
Warning: system_design.mem_rcv_2.s1: mem_rcv_2.s1 must be connected to an Avalon-MM host or exported
Warning: system_design.pcie.txs: pcie.txs must be connected to an Avalon-MM host or exported
Warning: system_design.pcie.cra: pcie.cra must be connected to an Avalon-MM host or exported
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\alvas\Documents\Work_ASD\Projects\Learning\sfp_test\system_design.qsys --synthesis=VERILOG --output-directory=C:\Users\alvas\Documents\Work_ASD\Projects\Learning\sfp_test\system_design --family="Cyclone 10 GX" --part=10CX220YF780I5G
Progress: Loading sfp_test/system_design.qsys
Progress: Reading input file
Progress: Parameterizing module clock_50_out
Progress: Parameterizing module clock_ddr_avalon
Progress: Parameterizing module ddr3
Progress: Parameterizing module ddr_avalon_reset
Progress: Parameterizing module init_mac
Progress: Parameterizing module mem_4
Progress: Parameterizing module mem_5
Progress: Parameterizing module mem_rcv_1
Progress: Parameterizing module mem_rcv_2
Progress: Parameterizing module pcie
Progress: Parameterizing module pll
Progress: Parameterizing module receive_packet_1
Progress: Parameterizing module receive_packet_2
Progress: Parameterizing module reset_main
Progress: Parameterizing module reset_mod
Progress: Parameterizing module send_cmd_pcie
Progress: Parameterizing module send_packet_1
Progress: Parameterizing module send_packet_2
Progress: Parameterizing module setup_ddr
Progress: Parameterizing module tse
Progress: Parameterizing module xcvr_pll
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Component Instantiation Warning: system_design.pll: Warnings found in IP parameterization.
Warning: system_design.receive_packet_2.fifo_status: receive_packet_2.fifo_status must be connected to an Avalon-ST sink
Warning: system_design.tse.receive_packet_type_0: tse.receive_packet_type_0 must be connected to an Avalon-ST sink
Warning: system_design.tse.receive_packet_type_1: tse.receive_packet_type_1 must be connected to an Avalon-ST sink
Warning: system_design.tse.receive_2: tse.receive_2 must be connected to an Avalon-ST sink
Warning: system_design.tse.transmit_2: tse.transmit_2 must be connected to an Avalon-ST source
Warning: system_design.tse.receive_packet_type_2: tse.receive_packet_type_2 must be connected to an Avalon-ST sink
Warning: system_design.tse.receive_3: tse.receive_3 must be connected to an Avalon-ST sink
Warning: system_design.tse.transmit_3: tse.transmit_3 must be connected to an Avalon-ST source
Warning: system_design.tse.receive_packet_type_3: tse.receive_packet_type_3 must be connected to an Avalon-ST sink
Warning: system_design.pcie: pcie.hip_ctrl must be exported, or connected to a matching conduit as it has unconnected inputs.
Warning: system_design.pcie: pcie.hip_pipe must be exported, or connected to a matching conduit as it has unconnected inputs.
Warning: system_design.pcie: pcie.intx_intfc must be exported, or connected to a matching conduit as it has unconnected inputs.
Warning: system_design.tse: tse.mac_misc_connection_2 must be exported, or connected to a matching conduit as it has unconnected inputs.
Warning: system_design.tse: tse.mac_misc_connection_3 must be exported, or connected to a matching conduit as it has unconnected inputs.
Warning: system_design.tse: tse.tx_analogreset_2 must be exported, or connected to a matching conduit as it has unconnected inputs.
Warning: system_design.tse: tse.tx_digitalreset_2 must be exported, or connected to a matching conduit as it has unconnected inputs.
Warning: system_design.tse: tse.rx_analogreset_2 must be exported, or connected to a matching conduit as it has unconnected inputs.
Warning: system_design.tse: tse.rx_digitalreset_2 must be exported, or connected to a matching conduit as it has unconnected inputs.
Warning: system_design.tse: tse.rx_set_locktodata_2 must be exported, or connected to a matching conduit as it has unconnected inputs.
Warning: system_design.tse: tse.rx_set_locktoref_2 must be exported, or connected to a matching conduit as it has unconnected inputs.
Warning: system_design.tse: tse.tx_analogreset_3 must be exported, or connected to a matching conduit as it has unconnected inputs.
Warning: system_design.tse: tse.tx_digitalreset_3 must be exported, or connected to a matching conduit as it has unconnected inputs.
Warning: system_design.tse: tse.rx_analogreset_3 must be exported, or connected to a matching conduit as it has unconnected inputs.
Warning: system_design.tse: tse.rx_digitalreset_3 must be exported, or connected to a matching conduit as it has unconnected inputs.
Warning: system_design.tse: tse.rx_set_locktodata_3 must be exported, or connected to a matching conduit as it has unconnected inputs.
Warning: system_design.tse: tse.rx_set_locktoref_3 must be exported, or connected to a matching conduit as it has unconnected inputs.
Warning: system_design.pcie: Interrupt sender pcie.cra_irq is not connected to an interrupt receiver
Warning: system_design.mem_rcv_2.s1: mem_rcv_2.s1 must be connected to an Avalon-MM host or exported
Warning: system_design.pcie.txs: pcie.txs must be connected to an Avalon-MM host or exported
Warning: system_design.pcie.cra: pcie.cra must be connected to an Avalon-MM host or exported
Info: system_design: "Transforming system: system_design"
Info: Inserting clock-crossing logic between cmd_demux_001.src0 and cmd_mux.sink1
Info: Inserting clock-crossing logic between rsp_demux.src1 and rsp_mux_001.sink0
Info: Interconnect is inserted between master receive_packet_1.avalon_master and slave mem_rcv_1.s1 because the master has waitrequest signal 1 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master send_packet_2.avalon_master and slave mem_4.s1 because the master has waitrequest signal 1 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master send_packet_1.avalon_master and slave mem_5.s1 because the master has waitrequest signal 1 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master receive_packet_2.avalon_master and slave mem_4.s2 because the master has waitrequest signal 1 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master pcie.rxm_bar0 and slave send_cmd_pcie.avalon_slave because the master has address signal 64 bit wide, but the slave is 16 bit wide.
Info: Interconnect is inserted between master pcie.rxm_bar0 and slave send_cmd_pcie.avalon_slave because the master has byteenable signal 16 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master pcie.rxm_bar0 and slave send_cmd_pcie.avalon_slave because the master has readdata signal 128 bit wide, but the slave is 32 bit wide.
Info: Interconnect is inserted between master pcie.rxm_bar0 and slave send_cmd_pcie.avalon_slave because the master has writedata signal 128 bit wide, but the slave is 32 bit wide.
Info: Interconnect is inserted between master pcie.rxm_bar0 and slave send_cmd_pcie.avalon_slave because the master has burstcount signal 6 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master pcie.rxm_bar0 and slave send_cmd_pcie.avalon_slave because the master has waitrequest signal 1 bit wide, but the slave is 0 bit wide.
Info: system_design: "Naming system components in system: system_design"
Info: system_design: "Processing generation queue"
Info: system_design: "Generating: system_design"
Info: system_design: "Generating: clock_50_out"
Info: system_design: "Generating: clock_ddr_avalon"
Info: system_design: "Generating: ddr3"
Info: system_design: "Generating: ddr_avalon_reset"
Info: system_design: "Generating: init_mac"
Info: system_design: "Generating: mem_4"
Info: system_design: "Generating: mem_5"
Info: system_design: "Generating: mem_3"
Info: system_design: "Generating: mem_rcv_0"
Info: system_design: "Generating: pcie"
Info: system_design: "Generating: pll"
Info: system_design: "Generating: receive_packet_1"
Info: system_design: "Generating: receive_packet_0"
Info: system_design: "Generating: reset_main"
Info: system_design: "Generating: reset_mod"
Info: system_design: "Generating: send_cmd_pcie"
Info: system_design: "Generating: send_packet_1"
Info: system_design: "Generating: setup_ddr"
Info: system_design: "Generating: tse"
Info: system_design: "Generating: xcvr_pll"
Info: system_design: "Generating: system_design_altera_mm_interconnect_1920_cessh5i"
Info: system_design: "Generating: system_design_altera_mm_interconnect_1920_qky3gdi"
Info: system_design: "Generating: system_design_altera_mm_interconnect_1920_tqdmh6a"
Info: system_design: "Generating: system_design_altera_mm_interconnect_1920_nnzxfdi"
Info: system_design: "Generating: system_design_altera_mm_interconnect_1920_rvh6iyy"
Info: system_design: "Generating: system_design_altera_mm_interconnect_1920_nmewghq"
Info: system_design: "Generating: system_design_altera_irq_mapper_1920_66fzifq"
Info: system_design: "Generating: altera_reset_controller"
Info: system_design: "Generating: system_design_altera_merlin_master_translator_191_g7h47bq"
Info: system_design: "Generating: system_design_altera_merlin_slave_translator_191_x56fcki"
Info: system_design: "Generating: system_design_altera_merlin_master_agent_191_mpbm6tq"
Info: system_design: "Generating: system_design_altera_merlin_slave_agent_191_ncfkfri"
Info: system_design: "Generating: system_design_altera_avalon_sc_fifo_1930_pqv24kq"
Info: system_design: "Generating: system_design_altera_merlin_router_1920_h3ufi5i"
Info: system_design: "Generating: system_design_altera_merlin_router_1920_engkfgq"
Info: system_design: "Generating: system_design_altera_merlin_router_1920_hvfjwaq"
Info: system_design: "Generating: system_design_altera_merlin_demultiplexer_1921_g5kdmwq"
Info: system_design: "Generating: system_design_altera_merlin_multiplexer_1921_e3xy3ha"
Info: system_design: "Generating: system_design_altera_merlin_demultiplexer_1921_ch7epuq"
Info: system_design: "Generating: system_design_altera_merlin_multiplexer_1921_pf5e3wa"
Info: system_design: "Generating: system_design_altera_merlin_width_adapter_1920_tvac3wq"
Info: system_design: "Generating: system_design_altera_merlin_width_adapter_1920_cgbsazy"
Info: system_design: "Generating: system_design_hs_clk_xer_1931_qzbstyq"
Info: system_design: "Generating: system_design_altera_merlin_router_1920_etguxaa"
Info: system_design: "Generating: system_design_altera_merlin_router_1920_njnyfdy"
Info: system_design: "Generating: system_design_altera_merlin_burst_adapter_1921_guf3z7y"
Info: my_altera_avalon_st_pipeline_stage: "Generating: my_altera_avalon_st_pipeline_stage"
Info: system_design: "Generating: system_design_altera_merlin_demultiplexer_1921_t6ir34q"
Info: system_design: "Generating: system_design_altera_merlin_multiplexer_1921_mtk5gaa"
Info: system_design: "Generating: system_design_altera_merlin_multiplexer_1921_jdujepi"
Info: system_design: "Generating: system_design_altera_merlin_width_adapter_1920_sbsfocy"
Info: system_design: "Generating: system_design_altera_merlin_width_adapter_1920_mqc4ddi"
Info: system_design: "Generating: system_design_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1921_txawraa"
Info: system_design: "Generating: system_design_altera_avalon_st_pipeline_stage_1920_zterisq"
Info: system_design: Done "system_design" with 54 modules, 61 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
