
*** Running vivado
    with args -log Datapath.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Datapath.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source Datapath.tcl -notrace
Command: synth_design -top Datapath -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 9280
WARNING: [Synth 8-2611] redeclaration of ansi port pc is not allowed [C:/Users/lenovo/iCloudDrive/Assignments/CMPEN331/lab4/lab4/lab4.srcs/sources_1/new/Datapath.v:49]
CRITICAL WARNING: [Synth 8-976] pc has already been declared [C:/Users/lenovo/iCloudDrive/Assignments/CMPEN331/lab4/lab4/lab4.srcs/sources_1/new/Datapath.v:49]
CRITICAL WARNING: [Synth 8-2654] second declaration of pc ignored [C:/Users/lenovo/iCloudDrive/Assignments/CMPEN331/lab4/lab4/lab4.srcs/sources_1/new/Datapath.v:49]
INFO: [Synth 8-994] pc is declared here [C:/Users/lenovo/iCloudDrive/Assignments/CMPEN331/lab4/lab4/lab4.srcs/sources_1/new/Datapath.v:25]
WARNING: [Synth 8-2611] redeclaration of ansi port dinstOut is not allowed [C:/Users/lenovo/iCloudDrive/Assignments/CMPEN331/lab4/lab4/lab4.srcs/sources_1/new/Datapath.v:57]
CRITICAL WARNING: [Synth 8-976] dinstOut has already been declared [C:/Users/lenovo/iCloudDrive/Assignments/CMPEN331/lab4/lab4/lab4.srcs/sources_1/new/Datapath.v:57]
CRITICAL WARNING: [Synth 8-2654] second declaration of dinstOut ignored [C:/Users/lenovo/iCloudDrive/Assignments/CMPEN331/lab4/lab4/lab4.srcs/sources_1/new/Datapath.v:57]
INFO: [Synth 8-994] dinstOut is declared here [C:/Users/lenovo/iCloudDrive/Assignments/CMPEN331/lab4/lab4/lab4.srcs/sources_1/new/Datapath.v:26]
WARNING: [Synth 8-2611] redeclaration of ansi port ewreg is not allowed [C:/Users/lenovo/iCloudDrive/Assignments/CMPEN331/lab4/lab4/lab4.srcs/sources_1/new/Datapath.v:85]
CRITICAL WARNING: [Synth 8-976] ewreg has already been declared [C:/Users/lenovo/iCloudDrive/Assignments/CMPEN331/lab4/lab4/lab4.srcs/sources_1/new/Datapath.v:85]
CRITICAL WARNING: [Synth 8-2654] second declaration of ewreg ignored [C:/Users/lenovo/iCloudDrive/Assignments/CMPEN331/lab4/lab4/lab4.srcs/sources_1/new/Datapath.v:85]
INFO: [Synth 8-994] ewreg is declared here [C:/Users/lenovo/iCloudDrive/Assignments/CMPEN331/lab4/lab4/lab4.srcs/sources_1/new/Datapath.v:27]
WARNING: [Synth 8-2611] redeclaration of ansi port em2reg is not allowed [C:/Users/lenovo/iCloudDrive/Assignments/CMPEN331/lab4/lab4/lab4.srcs/sources_1/new/Datapath.v:86]
CRITICAL WARNING: [Synth 8-976] em2reg has already been declared [C:/Users/lenovo/iCloudDrive/Assignments/CMPEN331/lab4/lab4/lab4.srcs/sources_1/new/Datapath.v:86]
CRITICAL WARNING: [Synth 8-2654] second declaration of em2reg ignored [C:/Users/lenovo/iCloudDrive/Assignments/CMPEN331/lab4/lab4/lab4.srcs/sources_1/new/Datapath.v:86]
INFO: [Synth 8-994] em2reg is declared here [C:/Users/lenovo/iCloudDrive/Assignments/CMPEN331/lab4/lab4/lab4.srcs/sources_1/new/Datapath.v:28]
WARNING: [Synth 8-2611] redeclaration of ansi port ewmem is not allowed [C:/Users/lenovo/iCloudDrive/Assignments/CMPEN331/lab4/lab4/lab4.srcs/sources_1/new/Datapath.v:87]
CRITICAL WARNING: [Synth 8-976] ewmem has already been declared [C:/Users/lenovo/iCloudDrive/Assignments/CMPEN331/lab4/lab4/lab4.srcs/sources_1/new/Datapath.v:87]
CRITICAL WARNING: [Synth 8-2654] second declaration of ewmem ignored [C:/Users/lenovo/iCloudDrive/Assignments/CMPEN331/lab4/lab4/lab4.srcs/sources_1/new/Datapath.v:87]
INFO: [Synth 8-994] ewmem is declared here [C:/Users/lenovo/iCloudDrive/Assignments/CMPEN331/lab4/lab4/lab4.srcs/sources_1/new/Datapath.v:29]
WARNING: [Synth 8-2611] redeclaration of ansi port ealuc is not allowed [C:/Users/lenovo/iCloudDrive/Assignments/CMPEN331/lab4/lab4/lab4.srcs/sources_1/new/Datapath.v:88]
CRITICAL WARNING: [Synth 8-976] ealuc has already been declared [C:/Users/lenovo/iCloudDrive/Assignments/CMPEN331/lab4/lab4/lab4.srcs/sources_1/new/Datapath.v:88]
CRITICAL WARNING: [Synth 8-2654] second declaration of ealuc ignored [C:/Users/lenovo/iCloudDrive/Assignments/CMPEN331/lab4/lab4/lab4.srcs/sources_1/new/Datapath.v:88]
INFO: [Synth 8-994] ealuc is declared here [C:/Users/lenovo/iCloudDrive/Assignments/CMPEN331/lab4/lab4/lab4.srcs/sources_1/new/Datapath.v:30]
WARNING: [Synth 8-2611] redeclaration of ansi port ealuimm is not allowed [C:/Users/lenovo/iCloudDrive/Assignments/CMPEN331/lab4/lab4/lab4.srcs/sources_1/new/Datapath.v:89]
CRITICAL WARNING: [Synth 8-976] ealuimm has already been declared [C:/Users/lenovo/iCloudDrive/Assignments/CMPEN331/lab4/lab4/lab4.srcs/sources_1/new/Datapath.v:89]
CRITICAL WARNING: [Synth 8-2654] second declaration of ealuimm ignored [C:/Users/lenovo/iCloudDrive/Assignments/CMPEN331/lab4/lab4/lab4.srcs/sources_1/new/Datapath.v:89]
INFO: [Synth 8-994] ealuimm is declared here [C:/Users/lenovo/iCloudDrive/Assignments/CMPEN331/lab4/lab4/lab4.srcs/sources_1/new/Datapath.v:31]
WARNING: [Synth 8-2611] redeclaration of ansi port edestReg is not allowed [C:/Users/lenovo/iCloudDrive/Assignments/CMPEN331/lab4/lab4/lab4.srcs/sources_1/new/Datapath.v:90]
CRITICAL WARNING: [Synth 8-976] edestReg has already been declared [C:/Users/lenovo/iCloudDrive/Assignments/CMPEN331/lab4/lab4/lab4.srcs/sources_1/new/Datapath.v:90]
CRITICAL WARNING: [Synth 8-2654] second declaration of edestReg ignored [C:/Users/lenovo/iCloudDrive/Assignments/CMPEN331/lab4/lab4/lab4.srcs/sources_1/new/Datapath.v:90]
INFO: [Synth 8-994] edestReg is declared here [C:/Users/lenovo/iCloudDrive/Assignments/CMPEN331/lab4/lab4/lab4.srcs/sources_1/new/Datapath.v:32]
WARNING: [Synth 8-2611] redeclaration of ansi port eqa is not allowed [C:/Users/lenovo/iCloudDrive/Assignments/CMPEN331/lab4/lab4/lab4.srcs/sources_1/new/Datapath.v:91]
CRITICAL WARNING: [Synth 8-976] eqa has already been declared [C:/Users/lenovo/iCloudDrive/Assignments/CMPEN331/lab4/lab4/lab4.srcs/sources_1/new/Datapath.v:91]
CRITICAL WARNING: [Synth 8-2654] second declaration of eqa ignored [C:/Users/lenovo/iCloudDrive/Assignments/CMPEN331/lab4/lab4/lab4.srcs/sources_1/new/Datapath.v:91]
INFO: [Synth 8-994] eqa is declared here [C:/Users/lenovo/iCloudDrive/Assignments/CMPEN331/lab4/lab4/lab4.srcs/sources_1/new/Datapath.v:33]
WARNING: [Synth 8-2611] redeclaration of ansi port eqb is not allowed [C:/Users/lenovo/iCloudDrive/Assignments/CMPEN331/lab4/lab4/lab4.srcs/sources_1/new/Datapath.v:92]
CRITICAL WARNING: [Synth 8-976] eqb has already been declared [C:/Users/lenovo/iCloudDrive/Assignments/CMPEN331/lab4/lab4/lab4.srcs/sources_1/new/Datapath.v:92]
CRITICAL WARNING: [Synth 8-2654] second declaration of eqb ignored [C:/Users/lenovo/iCloudDrive/Assignments/CMPEN331/lab4/lab4/lab4.srcs/sources_1/new/Datapath.v:92]
INFO: [Synth 8-994] eqb is declared here [C:/Users/lenovo/iCloudDrive/Assignments/CMPEN331/lab4/lab4/lab4.srcs/sources_1/new/Datapath.v:34]
WARNING: [Synth 8-2611] redeclaration of ansi port eimm32 is not allowed [C:/Users/lenovo/iCloudDrive/Assignments/CMPEN331/lab4/lab4/lab4.srcs/sources_1/new/Datapath.v:93]
CRITICAL WARNING: [Synth 8-976] eimm32 has already been declared [C:/Users/lenovo/iCloudDrive/Assignments/CMPEN331/lab4/lab4/lab4.srcs/sources_1/new/Datapath.v:93]
CRITICAL WARNING: [Synth 8-2654] second declaration of eimm32 ignored [C:/Users/lenovo/iCloudDrive/Assignments/CMPEN331/lab4/lab4/lab4.srcs/sources_1/new/Datapath.v:93]
INFO: [Synth 8-994] eimm32 is declared here [C:/Users/lenovo/iCloudDrive/Assignments/CMPEN331/lab4/lab4/lab4.srcs/sources_1/new/Datapath.v:35]
WARNING: [Synth 8-2611] redeclaration of ansi port mwreg is not allowed [C:/Users/lenovo/iCloudDrive/Assignments/CMPEN331/lab4/lab4/lab4.srcs/sources_1/new/Datapath.v:102]
CRITICAL WARNING: [Synth 8-976] mwreg has already been declared [C:/Users/lenovo/iCloudDrive/Assignments/CMPEN331/lab4/lab4/lab4.srcs/sources_1/new/Datapath.v:102]
CRITICAL WARNING: [Synth 8-2654] second declaration of mwreg ignored [C:/Users/lenovo/iCloudDrive/Assignments/CMPEN331/lab4/lab4/lab4.srcs/sources_1/new/Datapath.v:102]
INFO: [Synth 8-994] mwreg is declared here [C:/Users/lenovo/iCloudDrive/Assignments/CMPEN331/lab4/lab4/lab4.srcs/sources_1/new/Datapath.v:36]
WARNING: [Synth 8-2611] redeclaration of ansi port mm2reg is not allowed [C:/Users/lenovo/iCloudDrive/Assignments/CMPEN331/lab4/lab4/lab4.srcs/sources_1/new/Datapath.v:103]
CRITICAL WARNING: [Synth 8-976] mm2reg has already been declared [C:/Users/lenovo/iCloudDrive/Assignments/CMPEN331/lab4/lab4/lab4.srcs/sources_1/new/Datapath.v:103]
CRITICAL WARNING: [Synth 8-2654] second declaration of mm2reg ignored [C:/Users/lenovo/iCloudDrive/Assignments/CMPEN331/lab4/lab4/lab4.srcs/sources_1/new/Datapath.v:103]
INFO: [Synth 8-994] mm2reg is declared here [C:/Users/lenovo/iCloudDrive/Assignments/CMPEN331/lab4/lab4/lab4.srcs/sources_1/new/Datapath.v:37]
WARNING: [Synth 8-2611] redeclaration of ansi port mwmem is not allowed [C:/Users/lenovo/iCloudDrive/Assignments/CMPEN331/lab4/lab4/lab4.srcs/sources_1/new/Datapath.v:104]
CRITICAL WARNING: [Synth 8-976] mwmem has already been declared [C:/Users/lenovo/iCloudDrive/Assignments/CMPEN331/lab4/lab4/lab4.srcs/sources_1/new/Datapath.v:104]
CRITICAL WARNING: [Synth 8-2654] second declaration of mwmem ignored [C:/Users/lenovo/iCloudDrive/Assignments/CMPEN331/lab4/lab4/lab4.srcs/sources_1/new/Datapath.v:104]
INFO: [Synth 8-994] mwmem is declared here [C:/Users/lenovo/iCloudDrive/Assignments/CMPEN331/lab4/lab4/lab4.srcs/sources_1/new/Datapath.v:38]
WARNING: [Synth 8-2611] redeclaration of ansi port mdestReg is not allowed [C:/Users/lenovo/iCloudDrive/Assignments/CMPEN331/lab4/lab4/lab4.srcs/sources_1/new/Datapath.v:105]
WARNING: [Synth 8-1082] mdestReg was previously declared with a range [C:/Users/lenovo/iCloudDrive/Assignments/CMPEN331/lab4/lab4/lab4.srcs/sources_1/new/Datapath.v:105]
CRITICAL WARNING: [Synth 8-976] mdestReg has already been declared [C:/Users/lenovo/iCloudDrive/Assignments/CMPEN331/lab4/lab4/lab4.srcs/sources_1/new/Datapath.v:105]
CRITICAL WARNING: [Synth 8-2654] second declaration of mdestReg ignored [C:/Users/lenovo/iCloudDrive/Assignments/CMPEN331/lab4/lab4/lab4.srcs/sources_1/new/Datapath.v:105]
INFO: [Synth 8-994] mdestReg is declared here [C:/Users/lenovo/iCloudDrive/Assignments/CMPEN331/lab4/lab4/lab4.srcs/sources_1/new/Datapath.v:39]
WARNING: [Synth 8-2611] redeclaration of ansi port mdestReg is not allowed [C:/Users/lenovo/iCloudDrive/Assignments/CMPEN331/lab4/lab4/lab4.srcs/sources_1/new/Datapath.v:106]
CRITICAL WARNING: [Synth 8-976] mdestReg has already been declared [C:/Users/lenovo/iCloudDrive/Assignments/CMPEN331/lab4/lab4/lab4.srcs/sources_1/new/Datapath.v:106]
CRITICAL WARNING: [Synth 8-2654] second declaration of mdestReg ignored [C:/Users/lenovo/iCloudDrive/Assignments/CMPEN331/lab4/lab4/lab4.srcs/sources_1/new/Datapath.v:106]
INFO: [Synth 8-994] mdestReg is declared here [C:/Users/lenovo/iCloudDrive/Assignments/CMPEN331/lab4/lab4/lab4.srcs/sources_1/new/Datapath.v:39]
WARNING: [Synth 8-2611] redeclaration of ansi port mr is not allowed [C:/Users/lenovo/iCloudDrive/Assignments/CMPEN331/lab4/lab4/lab4.srcs/sources_1/new/Datapath.v:107]
CRITICAL WARNING: [Synth 8-976] mr has already been declared [C:/Users/lenovo/iCloudDrive/Assignments/CMPEN331/lab4/lab4/lab4.srcs/sources_1/new/Datapath.v:107]
CRITICAL WARNING: [Synth 8-2654] second declaration of mr ignored [C:/Users/lenovo/iCloudDrive/Assignments/CMPEN331/lab4/lab4/lab4.srcs/sources_1/new/Datapath.v:107]
INFO: [Synth 8-994] mr is declared here [C:/Users/lenovo/iCloudDrive/Assignments/CMPEN331/lab4/lab4/lab4.srcs/sources_1/new/Datapath.v:40]
WARNING: [Synth 8-2611] redeclaration of ansi port mqb is not allowed [C:/Users/lenovo/iCloudDrive/Assignments/CMPEN331/lab4/lab4/lab4.srcs/sources_1/new/Datapath.v:108]
CRITICAL WARNING: [Synth 8-976] mqb has already been declared [C:/Users/lenovo/iCloudDrive/Assignments/CMPEN331/lab4/lab4/lab4.srcs/sources_1/new/Datapath.v:108]
CRITICAL WARNING: [Synth 8-2654] second declaration of mqb ignored [C:/Users/lenovo/iCloudDrive/Assignments/CMPEN331/lab4/lab4/lab4.srcs/sources_1/new/Datapath.v:108]
INFO: [Synth 8-994] mqb is declared here [C:/Users/lenovo/iCloudDrive/Assignments/CMPEN331/lab4/lab4/lab4.srcs/sources_1/new/Datapath.v:41]
WARNING: [Synth 8-2611] redeclaration of ansi port wwreg is not allowed [C:/Users/lenovo/iCloudDrive/Assignments/CMPEN331/lab4/lab4/lab4.srcs/sources_1/new/Datapath.v:114]
CRITICAL WARNING: [Synth 8-976] wwreg has already been declared [C:/Users/lenovo/iCloudDrive/Assignments/CMPEN331/lab4/lab4/lab4.srcs/sources_1/new/Datapath.v:114]
CRITICAL WARNING: [Synth 8-2654] second declaration of wwreg ignored [C:/Users/lenovo/iCloudDrive/Assignments/CMPEN331/lab4/lab4/lab4.srcs/sources_1/new/Datapath.v:114]
INFO: [Synth 8-994] wwreg is declared here [C:/Users/lenovo/iCloudDrive/Assignments/CMPEN331/lab4/lab4/lab4.srcs/sources_1/new/Datapath.v:42]
WARNING: [Synth 8-2611] redeclaration of ansi port wm2reg is not allowed [C:/Users/lenovo/iCloudDrive/Assignments/CMPEN331/lab4/lab4/lab4.srcs/sources_1/new/Datapath.v:115]
CRITICAL WARNING: [Synth 8-976] wm2reg has already been declared [C:/Users/lenovo/iCloudDrive/Assignments/CMPEN331/lab4/lab4/lab4.srcs/sources_1/new/Datapath.v:115]
CRITICAL WARNING: [Synth 8-2654] second declaration of wm2reg ignored [C:/Users/lenovo/iCloudDrive/Assignments/CMPEN331/lab4/lab4/lab4.srcs/sources_1/new/Datapath.v:115]
INFO: [Synth 8-994] wm2reg is declared here [C:/Users/lenovo/iCloudDrive/Assignments/CMPEN331/lab4/lab4/lab4.srcs/sources_1/new/Datapath.v:43]
WARNING: [Synth 8-2611] redeclaration of ansi port wdestReg is not allowed [C:/Users/lenovo/iCloudDrive/Assignments/CMPEN331/lab4/lab4/lab4.srcs/sources_1/new/Datapath.v:116]
CRITICAL WARNING: [Synth 8-976] wdestReg has already been declared [C:/Users/lenovo/iCloudDrive/Assignments/CMPEN331/lab4/lab4/lab4.srcs/sources_1/new/Datapath.v:116]
CRITICAL WARNING: [Synth 8-2654] second declaration of wdestReg ignored [C:/Users/lenovo/iCloudDrive/Assignments/CMPEN331/lab4/lab4/lab4.srcs/sources_1/new/Datapath.v:116]
INFO: [Synth 8-994] wdestReg is declared here [C:/Users/lenovo/iCloudDrive/Assignments/CMPEN331/lab4/lab4/lab4.srcs/sources_1/new/Datapath.v:44]
WARNING: [Synth 8-2611] redeclaration of ansi port wr is not allowed [C:/Users/lenovo/iCloudDrive/Assignments/CMPEN331/lab4/lab4/lab4.srcs/sources_1/new/Datapath.v:117]
CRITICAL WARNING: [Synth 8-976] wr has already been declared [C:/Users/lenovo/iCloudDrive/Assignments/CMPEN331/lab4/lab4/lab4.srcs/sources_1/new/Datapath.v:117]
CRITICAL WARNING: [Synth 8-2654] second declaration of wr ignored [C:/Users/lenovo/iCloudDrive/Assignments/CMPEN331/lab4/lab4/lab4.srcs/sources_1/new/Datapath.v:117]
INFO: [Synth 8-994] wr is declared here [C:/Users/lenovo/iCloudDrive/Assignments/CMPEN331/lab4/lab4/lab4.srcs/sources_1/new/Datapath.v:45]
WARNING: [Synth 8-2611] redeclaration of ansi port wdo is not allowed [C:/Users/lenovo/iCloudDrive/Assignments/CMPEN331/lab4/lab4/lab4.srcs/sources_1/new/Datapath.v:118]
CRITICAL WARNING: [Synth 8-976] wdo has already been declared [C:/Users/lenovo/iCloudDrive/Assignments/CMPEN331/lab4/lab4/lab4.srcs/sources_1/new/Datapath.v:118]
CRITICAL WARNING: [Synth 8-2654] second declaration of wdo ignored [C:/Users/lenovo/iCloudDrive/Assignments/CMPEN331/lab4/lab4/lab4.srcs/sources_1/new/Datapath.v:118]
INFO: [Synth 8-994] wdo is declared here [C:/Users/lenovo/iCloudDrive/Assignments/CMPEN331/lab4/lab4/lab4.srcs/sources_1/new/Datapath.v:46]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1006.621 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Datapath' [C:/Users/lenovo/iCloudDrive/Assignments/CMPEN331/lab4/lab4/lab4.srcs/sources_1/new/Datapath.v:23]
INFO: [Synth 8-6157] synthesizing module 'PC' [C:/Users/lenovo/iCloudDrive/Assignments/CMPEN331/lab4/lab4/lab4.srcs/sources_1/new/PC.v:23]
INFO: [Synth 8-6155] done synthesizing module 'PC' (1#1) [C:/Users/lenovo/iCloudDrive/Assignments/CMPEN331/lab4/lab4/lab4.srcs/sources_1/new/PC.v:23]
INFO: [Synth 8-6157] synthesizing module 'InstructionMemory' [C:/Users/lenovo/iCloudDrive/Assignments/CMPEN331/lab4/lab4/lab4.srcs/sources_1/new/InstructionMemory.v:23]
INFO: [Synth 8-6155] done synthesizing module 'InstructionMemory' (2#1) [C:/Users/lenovo/iCloudDrive/Assignments/CMPEN331/lab4/lab4/lab4.srcs/sources_1/new/InstructionMemory.v:23]
INFO: [Synth 8-6157] synthesizing module 'PcAdder' [C:/Users/lenovo/iCloudDrive/Assignments/CMPEN331/lab4/lab4/lab4.srcs/sources_1/new/PcAdder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'PcAdder' (3#1) [C:/Users/lenovo/iCloudDrive/Assignments/CMPEN331/lab4/lab4/lab4.srcs/sources_1/new/PcAdder.v:23]
INFO: [Synth 8-6157] synthesizing module 'IFIDPipelineReg' [C:/Users/lenovo/iCloudDrive/Assignments/CMPEN331/lab4/lab4/lab4.srcs/sources_1/new/IFIDPipelineReg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IFIDPipelineReg' (4#1) [C:/Users/lenovo/iCloudDrive/Assignments/CMPEN331/lab4/lab4/lab4.srcs/sources_1/new/IFIDPipelineReg.v:23]
INFO: [Synth 8-6157] synthesizing module 'ControlUnit' [C:/Users/lenovo/iCloudDrive/Assignments/CMPEN331/lab4/lab4/lab4.srcs/sources_1/new/ControlUnit.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/lenovo/iCloudDrive/Assignments/CMPEN331/lab4/lab4/lab4.srcs/sources_1/new/ControlUnit.v:39]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/lenovo/iCloudDrive/Assignments/CMPEN331/lab4/lab4/lab4.srcs/sources_1/new/ControlUnit.v:36]
INFO: [Synth 8-6155] done synthesizing module 'ControlUnit' (5#1) [C:/Users/lenovo/iCloudDrive/Assignments/CMPEN331/lab4/lab4/lab4.srcs/sources_1/new/ControlUnit.v:23]
INFO: [Synth 8-6157] synthesizing module 'RegrtMultiplexer' [C:/Users/lenovo/iCloudDrive/Assignments/CMPEN331/lab4/lab4/lab4.srcs/sources_1/new/RegrtMultiplexer.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RegrtMultiplexer' (6#1) [C:/Users/lenovo/iCloudDrive/Assignments/CMPEN331/lab4/lab4/lab4.srcs/sources_1/new/RegrtMultiplexer.v:23]
INFO: [Synth 8-6157] synthesizing module 'RegisterFile' [C:/Users/lenovo/iCloudDrive/Assignments/CMPEN331/lab4/lab4/lab4.srcs/sources_1/new/RegisterFile.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RegisterFile' (7#1) [C:/Users/lenovo/iCloudDrive/Assignments/CMPEN331/lab4/lab4/lab4.srcs/sources_1/new/RegisterFile.v:23]
INFO: [Synth 8-6157] synthesizing module 'ImmediateExtender' [C:/Users/lenovo/iCloudDrive/Assignments/CMPEN331/lab4/lab4/lab4.srcs/sources_1/new/ImmediateExtender.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ImmediateExtender' (8#1) [C:/Users/lenovo/iCloudDrive/Assignments/CMPEN331/lab4/lab4/lab4.srcs/sources_1/new/ImmediateExtender.v:23]
INFO: [Synth 8-6157] synthesizing module 'IDEXEPipelineReg' [C:/Users/lenovo/iCloudDrive/Assignments/CMPEN331/lab4/lab4/lab4.srcs/sources_1/new/IDEXEPipelineReg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IDEXEPipelineReg' (9#1) [C:/Users/lenovo/iCloudDrive/Assignments/CMPEN331/lab4/lab4/lab4.srcs/sources_1/new/IDEXEPipelineReg.v:23]
INFO: [Synth 8-6157] synthesizing module 'aluMultiplexer' [C:/Users/lenovo/iCloudDrive/Assignments/CMPEN331/lab4/lab4/lab4.srcs/sources_1/new/aluMultiplexer.v:23]
INFO: [Synth 8-6155] done synthesizing module 'aluMultiplexer' (10#1) [C:/Users/lenovo/iCloudDrive/Assignments/CMPEN331/lab4/lab4/lab4.srcs/sources_1/new/aluMultiplexer.v:23]
INFO: [Synth 8-6157] synthesizing module 'alu' [C:/Users/lenovo/iCloudDrive/Assignments/CMPEN331/lab4/lab4/lab4.srcs/sources_1/new/alu.v:23]
INFO: [Synth 8-6155] done synthesizing module 'alu' (11#1) [C:/Users/lenovo/iCloudDrive/Assignments/CMPEN331/lab4/lab4/lab4.srcs/sources_1/new/alu.v:23]
INFO: [Synth 8-6157] synthesizing module 'exememPipelineReg' [C:/Users/lenovo/iCloudDrive/Assignments/CMPEN331/lab4/lab4/lab4.srcs/sources_1/new/exememPipelineReg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'exememPipelineReg' (12#1) [C:/Users/lenovo/iCloudDrive/Assignments/CMPEN331/lab4/lab4/lab4.srcs/sources_1/new/exememPipelineReg.v:23]
INFO: [Synth 8-6157] synthesizing module 'dataMemory' [C:/Users/lenovo/iCloudDrive/Assignments/CMPEN331/lab4/lab4/lab4.srcs/sources_1/new/dataMemory.v:23]
INFO: [Synth 8-6155] done synthesizing module 'dataMemory' (13#1) [C:/Users/lenovo/iCloudDrive/Assignments/CMPEN331/lab4/lab4/lab4.srcs/sources_1/new/dataMemory.v:23]
INFO: [Synth 8-6157] synthesizing module 'memwbPipelineReg' [C:/Users/lenovo/iCloudDrive/Assignments/CMPEN331/lab4/lab4/lab4.srcs/sources_1/new/memwbPipelineReg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'memwbPipelineReg' (14#1) [C:/Users/lenovo/iCloudDrive/Assignments/CMPEN331/lab4/lab4/lab4.srcs/sources_1/new/memwbPipelineReg.v:23]
INFO: [Synth 8-6157] synthesizing module 'WbMux' [C:/Users/lenovo/iCloudDrive/Assignments/CMPEN331/lab4/lab4/lab4.srcs/sources_1/new/WbMux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'WbMux' (15#1) [C:/Users/lenovo/iCloudDrive/Assignments/CMPEN331/lab4/lab4/lab4.srcs/sources_1/new/WbMux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Datapath' (16#1) [C:/Users/lenovo/iCloudDrive/Assignments/CMPEN331/lab4/lab4/lab4.srcs/sources_1/new/Datapath.v:23]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1006.621 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1006.621 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1006.621 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
WARNING: [Synth 8-327] inferring latch for variable 'wreg_reg' [C:/Users/lenovo/iCloudDrive/Assignments/CMPEN331/lab4/lab4/lab4.srcs/sources_1/new/ControlUnit.v:42]
WARNING: [Synth 8-327] inferring latch for variable 'm2reg_reg' [C:/Users/lenovo/iCloudDrive/Assignments/CMPEN331/lab4/lab4/lab4.srcs/sources_1/new/ControlUnit.v:43]
WARNING: [Synth 8-327] inferring latch for variable 'wmem_reg' [C:/Users/lenovo/iCloudDrive/Assignments/CMPEN331/lab4/lab4/lab4.srcs/sources_1/new/ControlUnit.v:44]
WARNING: [Synth 8-327] inferring latch for variable 'aluc_reg' [C:/Users/lenovo/iCloudDrive/Assignments/CMPEN331/lab4/lab4/lab4.srcs/sources_1/new/ControlUnit.v:45]
WARNING: [Synth 8-327] inferring latch for variable 'r_reg' [C:/Users/lenovo/iCloudDrive/Assignments/CMPEN331/lab4/lab4/lab4.srcs/sources_1/new/alu.v:33]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1006.621 ; gain = 0.000
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 10    
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---RAMs : 
	               2K Bit	(64 X 32 bit)          RAMs := 1     
+---Muxes : 
	   6 Input   32 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 2     
	   2 Input    5 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 2     
	   3 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3971] The signal "Datapath/rf/registers_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "Datapath/rf/registers_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:23 . Memory (MB): peak = 1006.621 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping	Report (see note below)
+------------+-----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object            | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+-----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Datapath    | datamemory/memory_reg | 64 x 32(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
+------------+-----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:23 . Memory (MB): peak = 1006.621 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping	Report
+------------+-----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object            | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+-----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Datapath    | datamemory/memory_reg | 64 x 32(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
+------------+-----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance rf/registers_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance rf/registers_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance datamemory/memory_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance datamemory/memory_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:23 . Memory (MB): peak = 1006.621 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:26 . Memory (MB): peak = 1006.621 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:26 . Memory (MB): peak = 1006.621 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:00:26 . Memory (MB): peak = 1006.621 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:26 . Memory (MB): peak = 1006.621 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:26 . Memory (MB): peak = 1006.621 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:15 ; elapsed = 00:00:26 . Memory (MB): peak = 1006.621 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY4   |    16|
|3     |LUT1     |     5|
|4     |LUT2     |     6|
|5     |LUT3     |    11|
|6     |LUT4     |    24|
|7     |RAMB18E1 |     3|
|8     |FDRE     |   185|
|9     |LD       |     1|
|10    |IBUF     |     1|
|11    |OBUF     |   316|
+------+---------+------+

Report Instance Areas: 
+------+-------------+------------------+------+
|      |Instance     |Module            |Cells |
+------+-------------+------------------+------+
|1     |top          |                  |   569|
|2     |  datamemory |dataMemory        |     1|
|3     |  alu        |alu               |     8|
|4     |  Pc         |PC                |    46|
|5     |  cu         |ControlUnit       |     1|
|6     |  exemem     |exememPipelineReg |    69|
|7     |  idexe      |IDEXEPipelineReg  |     9|
|8     |  ifid       |IFIDPipelineReg   |    10|
|9     |  memwb      |memwbPipelineReg  |    69|
|10    |  rf         |RegisterFile      |    34|
|11    |  rm         |RegrtMultiplexer  |     3|
+------+-------------+------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:26 . Memory (MB): peak = 1006.621 ; gain = 0.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 46 critical warnings and 29 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:26 . Memory (MB): peak = 1006.621 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:00:26 . Memory (MB): peak = 1006.621 ; gain = 0.000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1006.621 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 20 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 4 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1006.621 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  LD => LDCE: 1 instance 

INFO: [Common 17-83] Releasing license: Synthesis
75 Infos, 29 Warnings, 46 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:30 . Memory (MB): peak = 1006.621 ; gain = 0.000
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'C:/Users/lenovo/iCloudDrive/Assignments/CMPEN331/lab4/lab4/lab4.runs/synth_1/Datapath.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Datapath_utilization_synth.rpt -pb Datapath_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Aug  1 14:54:08 2022...
