```markdown
# Table of Contents

- 4.1 Introduction .................................................................... 262  
- 4.2 Vector Architecture ............................................................... 264  
  - VMIPS ........................................................................ 264  
  - VMIPS Vector Instructions ............................................... 266  
  - How Vector Processors Work: An Example ......................... 267  
  - Vector Execution Time ........................................................ 269  
  - Multiple Lanes: Beyond One Element per Clock Cycle ...... 271  
  - Vector-Length Registers: Handling Loops Not Equal to 64  274  
  - Vector Mask Registers: Handling IF Statements in Vector Loops .. 275  
  - Memory Banks: Supplying Bandwidth for Vector Load/Store Units .. 276  
  - Stride: Handling Multidimensional Arrays in Vector Architectures .. 278  
  - Gather-Scatter: Handling Sparse Matrices in Vector Architectures .. 280  
  - Programming Vector Architectures .................................. 281  

- 4.3 SIMD Instruction Set Extensions for Multimedia .......... 282  
  - Multimedia SIMD Instructions ........................................... 282  
  - Programming Multimedia SIMD Architectures ................... 285  
  - The Roofline Visual Performance Model .............................. 286  

- 4.4 Graphics Processing Units ............................................... 288  
  - Programming the GPU .......................................................... 288  
  - NVIDIA GPU Computational Structures .............................. 292  
  - NVIDIA GPU Instruction Set Architecture ......................... 298  
  - Conditional Branching in GPUs ........................................... 301  
  - NVIDIA GPU Memory Structures ..................................... 304  
  - Innovations in the Fermi GPU Architecture ......................... 306  
  - Similarities and Differences between Vector Architectures and GPUs .. 308  
```
