library ieee; 
use ieee.std_logic_1164.all; 
use ieee.numeric_std.all;
use ieee.std_logic_unsigned.all; 

entity cntrULA is
	port ( funct7 : in std_logic_vector(6 downto 0);
			 funct3 : in std_logic_vector(2 downto 0);
			 aluop : in std_logic_vector(1 downto 0);
			 aluctr : out std_logic_vector(3 downto 0));
end entity;

architecture arch of contrULA is
begin
process(funct7, funct3, aluop) begin
	case aluop is
		when "00" => aluctr <= "0010"; -- soma
		when "01" => aluctr <= "0110"; -- subtração
		when "10" => case funct3 is
							when "000" => if (funct7(6)='1')
											  then aluctr <= "0010";
											  else aluctr <= "0110";
											  end if;
		when "111" => aluctr <= "0000";
		when "110" => aluctr <= "0001";
		when "010" => aluctr <= "0111";
	end case;
end process;
end architecture;