# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../../STEP3.gen/sources_1/ip/clk_wiz_0" \
"te_func_synth.v" \
"../../../../../STEP3.srcs/sim_1/new/te.v" \

# Do not sort compile order
nosort
