

================================================================
== Vitis HLS Report for 'seq_align_multiple_Pipeline_VITIS_LOOP_286_2'
================================================================
* Date:           Mon Apr 10 17:48:19 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        local_seq_align_multiple_sa_vitis
* Solution:       local_seq_align_multiple_sa_vitis (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu5p-flva2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.460 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       10|       10|  0.100 us|  0.100 us|   10|   10|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_286_2  |        8|        8|         2|          1|          1|     8|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.26>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%block_i = alloca i32 1"   --->   Operation 5 'alloca' 'block_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i10 %dummies, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%dummies_inner_V = alloca i64 1" [src/seq_align_multiple.cpp:265]   --->   Operation 7 'alloca' 'dummies_inner_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 8> <RAM>
ST_1 : Operation 8 [1/1] (0.46ns)   --->   "%store_ln0 = store i4 0, i4 %block_i"   --->   Operation 8 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc32"   --->   Operation 9 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%block_i_1 = load i4 %block_i" [src/seq_align_multiple.cpp:286]   --->   Operation 10 'load' 'block_i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 11 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.72ns)   --->   "%icmp_ln286 = icmp_eq  i4 %block_i_1, i4 8" [src/seq_align_multiple.cpp:286]   --->   Operation 12 'icmp' 'icmp_ln286' <Predicate = true> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 13 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.80ns)   --->   "%add_ln286 = add i4 %block_i_1, i4 1" [src/seq_align_multiple.cpp:286]   --->   Operation 14 'add' 'add_ln286' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln286 = br i1 %icmp_ln286, void %for.inc32.split, void %for.end34.exitStub" [src/seq_align_multiple.cpp:286]   --->   Operation 15 'br' 'br_ln286' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%block_i_cast = zext i4 %block_i_1" [src/seq_align_multiple.cpp:286]   --->   Operation 16 'zext' 'block_i_cast' <Predicate = (!icmp_ln286)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%dummies_inner_V_addr = getelementptr i10 %dummies_inner_V, i64 0, i64 %block_i_cast" [src/seq_align_multiple.cpp:287]   --->   Operation 17 'getelementptr' 'dummies_inner_V_addr' <Predicate = (!icmp_ln286)> <Delay = 0.00>
ST_1 : Operation 18 [2/2] (0.73ns)   --->   "%dummies_inner_V_load = load i3 %dummies_inner_V_addr" [src/seq_align_multiple.cpp:287]   --->   Operation 18 'load' 'dummies_inner_V_load' <Predicate = (!icmp_ln286)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 8> <RAM>
ST_1 : Operation 19 [1/1] (0.46ns)   --->   "%store_ln286 = store i4 %add_ln286, i4 %block_i" [src/seq_align_multiple.cpp:286]   --->   Operation 19 'store' 'store_ln286' <Predicate = (!icmp_ln286)> <Delay = 0.46>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 25 'ret' 'ret_ln0' <Predicate = (icmp_ln286)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.46>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%specloopname_ln286 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [src/seq_align_multiple.cpp:286]   --->   Operation 20 'specloopname' 'specloopname_ln286' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/2] (0.73ns)   --->   "%dummies_inner_V_load = load i3 %dummies_inner_V_addr" [src/seq_align_multiple.cpp:287]   --->   Operation 21 'load' 'dummies_inner_V_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 8> <RAM>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%dummies_addr = getelementptr i10 %dummies, i64 0, i64 %block_i_cast" [src/seq_align_multiple.cpp:287]   --->   Operation 22 'getelementptr' 'dummies_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.73ns)   --->   "%store_ln287 = store i10 %dummies_inner_V_load, i3 %dummies_addr" [src/seq_align_multiple.cpp:287]   --->   Operation 23 'store' 'store_ln287' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 8> <RAM>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln286 = br void %for.inc32" [src/seq_align_multiple.cpp:286]   --->   Operation 24 'br' 'br_ln286' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.27ns
The critical path consists of the following:
	'alloca' operation ('block_i') [2]  (0 ns)
	'load' operation ('block_i', src/seq_align_multiple.cpp:286) on local variable 'block_i' [8]  (0 ns)
	'add' operation ('add_ln286', src/seq_align_multiple.cpp:286) [12]  (0.809 ns)
	'store' operation ('store_ln286', src/seq_align_multiple.cpp:286) of variable 'add_ln286', src/seq_align_multiple.cpp:286 on local variable 'block_i' [21]  (0.46 ns)

 <State 2>: 1.46ns
The critical path consists of the following:
	'load' operation ('dummies_inner_V_load', src/seq_align_multiple.cpp:287) on array 'dummies_inner.V', src/seq_align_multiple.cpp:265 [18]  (0.73 ns)
	'store' operation ('store_ln287', src/seq_align_multiple.cpp:287) of variable 'dummies_inner_V_load', src/seq_align_multiple.cpp:287 on array 'dummies' [20]  (0.73 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
