|lab5TopLevel
CLOCK_50 => CLOCK_50.IN2
HEX0[0] <= seg7:h0.port1
HEX0[1] <= seg7:h0.port1
HEX0[2] <= seg7:h0.port1
HEX0[3] <= seg7:h0.port1
HEX0[4] <= seg7:h0.port1
HEX0[5] <= seg7:h0.port1
HEX0[6] <= seg7:h0.port1
HEX1[0] <= seg7:h1.port1
HEX1[1] <= seg7:h1.port1
HEX1[2] <= seg7:h1.port1
HEX1[3] <= seg7:h1.port1
HEX1[4] <= seg7:h1.port1
HEX1[5] <= seg7:h1.port1
HEX1[6] <= seg7:h1.port1
HEX2[0] <= seg7:h2.port1
HEX2[1] <= seg7:h2.port1
HEX2[2] <= seg7:h2.port1
HEX2[3] <= seg7:h2.port1
HEX2[4] <= seg7:h2.port1
HEX2[5] <= seg7:h2.port1
HEX2[6] <= seg7:h2.port1
HEX3[0] <= seg7:h3.port1
HEX3[1] <= seg7:h3.port1
HEX3[2] <= seg7:h3.port1
HEX3[3] <= seg7:h3.port1
HEX3[4] <= seg7:h3.port1
HEX3[5] <= seg7:h3.port1
HEX3[6] <= seg7:h3.port1
HEX4[0] <= seg7:h4.port1
HEX4[1] <= seg7:h4.port1
HEX4[2] <= seg7:h4.port1
HEX4[3] <= seg7:h4.port1
HEX4[4] <= seg7:h4.port1
HEX4[5] <= seg7:h4.port1
HEX4[6] <= seg7:h4.port1
HEX5[0] <= seg7:h5.port1
HEX5[1] <= seg7:h5.port1
HEX5[2] <= seg7:h5.port1
HEX5[3] <= seg7:h5.port1
HEX5[4] <= seg7:h5.port1
HEX5[5] <= seg7:h5.port1
HEX5[6] <= seg7:h5.port1
KEY[0] => rst.IN2
KEY[1] => ~NO_FANOUT~
KEY[2] => ~NO_FANOUT~
KEY[3] => ~NO_FANOUT~
LEDR[0] <= readyForSend.DB_MAX_OUTPUT_PORT_TYPE
LEDR[1] <= comms:com.port7
LEDR[2] <= startTransfer.DB_MAX_OUTPUT_PORT_TYPE
LEDR[3] <= <GND>
LEDR[4] <= <GND>
LEDR[5] <= <GND>
LEDR[6] <= dataIn.DB_MAX_OUTPUT_PORT_TYPE
LEDR[7] <= comms:com.port5
LEDR[8] <= comms:com.port4
LEDR[9] <= clkIn.DB_MAX_OUTPUT_PORT_TYPE
SW[0] => ~NO_FANOUT~
SW[1] => ~NO_FANOUT~
SW[2] => startTransfer.IN1
SW[3] => GPIO_0.IN1
SW[4] => ~NO_FANOUT~
SW[5] => ~NO_FANOUT~
SW[6] => ~NO_FANOUT~
SW[7] => ~NO_FANOUT~
SW[8] => ~NO_FANOUT~
SW[9] => displayWire.OUTPUTSELECT
SW[9] => displayWire.OUTPUTSELECT
SW[9] => displayWire.OUTPUTSELECT
SW[9] => displayWire.OUTPUTSELECT
SW[9] => displayWire.OUTPUTSELECT
SW[9] => displayWire.OUTPUTSELECT
SW[9] => displayWire.OUTPUTSELECT
SW[9] => displayWire.OUTPUTSELECT
SW[9] => displayWire.OUTPUTSELECT
SW[9] => displayWire.OUTPUTSELECT
SW[9] => displayWire.OUTPUTSELECT
SW[9] => displayWire.OUTPUTSELECT
SW[9] => displayWire.OUTPUTSELECT
SW[9] => displayWire.OUTPUTSELECT
SW[9] => displayWire.OUTPUTSELECT
SW[9] => displayWire.OUTPUTSELECT
SW[9] => displayWire.OUTPUTSELECT
SW[9] => displayWire.OUTPUTSELECT
SW[9] => displayWire.OUTPUTSELECT
SW[9] => displayWire.OUTPUTSELECT
SW[9] => displayWire.OUTPUTSELECT
SW[9] => displayWire.OUTPUTSELECT
SW[9] => displayWire.OUTPUTSELECT
SW[9] => displayWire.OUTPUTSELECT
SW[9] => displayWire.OUTPUTSELECT
SW[9] => displayWire.OUTPUTSELECT
SW[9] => displayWire.OUTPUTSELECT
SW[9] => displayWire.OUTPUTSELECT
SW[9] => displayWire.OUTPUTSELECT
SW[9] => displayWire.OUTPUTSELECT
SW[9] => displayWire.OUTPUTSELECT
SW[9] => displayWire.OUTPUTSELECT
SW[9] => displayWire.OUTPUTSELECT
SW[9] => displayWire.OUTPUTSELECT
SW[9] => displayWire.OUTPUTSELECT
SW[9] => displayWire.OUTPUTSELECT
SW[9] => displayWire.OUTPUTSELECT
SW[9] => displayWire.OUTPUTSELECT
SW[9] => displayWire.OUTPUTSELECT
SW[9] => displayWire.OUTPUTSELECT
SW[9] => displayWire.OUTPUTSELECT
SW[9] => displayWire.OUTPUTSELECT
SW[9] => displayWire.OUTPUTSELECT
SW[9] => displayWire.OUTPUTSELECT
SW[9] => displayWire.OUTPUTSELECT
SW[9] => displayWire.OUTPUTSELECT
SW[9] => displayWire.OUTPUTSELECT
SW[9] => displayWire.OUTPUTSELECT
SW[9] => displayWire.OUTPUTSELECT
SW[9] => displayWire.OUTPUTSELECT
SW[9] => displayWire.OUTPUTSELECT
SW[9] => displayWire.OUTPUTSELECT
SW[9] => displayWire.OUTPUTSELECT
SW[9] => displayWire.OUTPUTSELECT
SW[9] => displayWire.OUTPUTSELECT
SW[9] => displayWire.OUTPUTSELECT
SW[9] => displayWire.OUTPUTSELECT
SW[9] => displayWire.OUTPUTSELECT
SW[9] => displayWire.OUTPUTSELECT
SW[9] => displayWire.OUTPUTSELECT
SW[9] => displayWire.OUTPUTSELECT
SW[9] => displayWire.OUTPUTSELECT
SW[9] => displayWire.OUTPUTSELECT
SW[9] => displayWire.OUTPUTSELECT
SW[9] => displayWire.OUTPUTSELECT
SW[9] => displayWire.OUTPUTSELECT
SW[9] => displayWire.OUTPUTSELECT
SW[9] => displayWire.OUTPUTSELECT
SW[9] => displayWire.OUTPUTSELECT
SW[9] => displayWire.OUTPUTSELECT
SW[9] => displayWire.OUTPUTSELECT
SW[9] => displayWire.OUTPUTSELECT
SW[9] => displayWire.OUTPUTSELECT
SW[9] => displayWire.OUTPUTSELECT
SW[9] => displayWire.OUTPUTSELECT
SW[9] => displayWire.OUTPUTSELECT
SW[9] => displayWire.OUTPUTSELECT
SW[9] => displayWire.OUTPUTSELECT
SW[9] => displayWire.OUTPUTSELECT
SW[9] => displayWire.OUTPUTSELECT
SW[9] => displayWire.OUTPUTSELECT
SW[9] => displayWire.OUTPUTSELECT
SW[9] => displayWire.OUTPUTSELECT
SW[9] => displayWire.OUTPUTSELECT
SW[9] => displayWire.OUTPUTSELECT
SW[9] => displayWire.OUTPUTSELECT
SW[9] => displayWire.OUTPUTSELECT
SW[9] => displayWire.OUTPUTSELECT
SW[9] => displayWire.OUTPUTSELECT
SW[9] => displayWire.OUTPUTSELECT
SW[9] => displayWire.OUTPUTSELECT
SW[9] => displayWire.OUTPUTSELECT
SW[9] => displayWire.OUTPUTSELECT
SW[9] => displayWire.OUTPUTSELECT
SW[9] => displayWire.OUTPUTSELECT
SW[9] => displayWire.OUTPUTSELECT
SW[9] => displayWire.OUTPUTSELECT
SW[9] => displayWire.OUTPUTSELECT
SW[9] => displayWire.OUTPUTSELECT
SW[9] => displayWire.OUTPUTSELECT
SW[9] => displayWire.OUTPUTSELECT
SW[9] => displayWire.OUTPUTSELECT
SW[9] => displayWire.OUTPUTSELECT
SW[9] => displayWire.OUTPUTSELECT
SW[9] => displayWire.OUTPUTSELECT
SW[9] => displayWire.OUTPUTSELECT
SW[9] => displayWire.OUTPUTSELECT
SW[9] => displayWire.OUTPUTSELECT
SW[9] => displayWire.OUTPUTSELECT
SW[9] => displayWire.OUTPUTSELECT
SW[9] => displayWire.OUTPUTSELECT
SW[9] => displayWire.OUTPUTSELECT
SW[9] => displayWire.OUTPUTSELECT
SW[9] => displayWire.OUTPUTSELECT
SW[9] => displayWire.OUTPUTSELECT
SW[9] => displayWire.OUTPUTSELECT
SW[9] => displayWire.OUTPUTSELECT
SW[9] => displayWire.OUTPUTSELECT
SW[9] => displayWire.OUTPUTSELECT
SW[9] => displayWire.OUTPUTSELECT
SW[9] => displayWire.OUTPUTSELECT
SW[9] => displayWire.OUTPUTSELECT
SW[9] => displayWire.OUTPUTSELECT
SW[9] => displayWire.OUTPUTSELECT
SW[9] => displayWire.OUTPUTSELECT
SW[9] => displayWire.OUTPUTSELECT
SW[9] => displayWire.OUTPUTSELECT
SW[9] => displayWire.OUTPUTSELECT
SW[9] => displayWire.OUTPUTSELECT
SW[9] => displayWire.OUTPUTSELECT
SW[9] => displayWire.OUTPUTSELECT
SW[9] => displayWire.OUTPUTSELECT
SW[9] => displayWire.OUTPUTSELECT
SW[9] => displayWire.OUTPUTSELECT
SW[9] => displayWire.OUTPUTSELECT
SW[9] => displayWire.OUTPUTSELECT
SW[9] => displayWire.OUTPUTSELECT
SW[9] => displayWire.OUTPUTSELECT
SW[9] => displayWire.OUTPUTSELECT
SW[9] => displayWire.OUTPUTSELECT
SW[9] => displayWire.OUTPUTSELECT
SW[9] => displayWire.OUTPUTSELECT
SW[9] => displayWire.OUTPUTSELECT
SW[9] => displayWire.OUTPUTSELECT
SW[9] => displayWire.OUTPUTSELECT
SW[9] => displayWire.OUTPUTSELECT
SW[9] => displayWire.OUTPUTSELECT
SW[9] => displayWire.OUTPUTSELECT
SW[9] => displayWire.OUTPUTSELECT
SW[9] => displayWire.OUTPUTSELECT
SW[9] => displayWire.OUTPUTSELECT
SW[9] => displayWire.OUTPUTSELECT
SW[9] => displayWire.OUTPUTSELECT
SW[9] => displayWire.OUTPUTSELECT
SW[9] => displayWire.OUTPUTSELECT
SW[9] => displayWire.OUTPUTSELECT
SW[9] => displayWire.OUTPUTSELECT
SW[9] => displayWire.OUTPUTSELECT
SW[9] => displayWire.OUTPUTSELECT
SW[9] => displayWire.OUTPUTSELECT
SW[9] => displayWire.OUTPUTSELECT
SW[9] => displayWire.OUTPUTSELECT
SW[9] => displayWire.OUTPUTSELECT
SW[9] => displayWire.OUTPUTSELECT
SW[9] => displayWire.OUTPUTSELECT
SW[9] => displayWire.OUTPUTSELECT
SW[9] => displayWire.OUTPUTSELECT
SW[9] => displayWire.OUTPUTSELECT
SW[9] => displayWire.OUTPUTSELECT
SW[9] => displayWire.OUTPUTSELECT
SW[9] => displayWire.OUTPUTSELECT
SW[9] => displayWire.OUTPUTSELECT
SW[9] => displayWire.OUTPUTSELECT
SW[9] => displayWire.OUTPUTSELECT
SW[9] => displayWire.OUTPUTSELECT
SW[9] => displayWire.OUTPUTSELECT
SW[9] => displayWire.OUTPUTSELECT
SW[9] => displayWire.OUTPUTSELECT
SW[9] => displayWire.OUTPUTSELECT
SW[9] => displayWire.OUTPUTSELECT
SW[9] => displayWire.OUTPUTSELECT
SW[9] => displayWire.OUTPUTSELECT
SW[9] => displayWire.OUTPUTSELECT
SW[9] => displayWire.OUTPUTSELECT
SW[9] => displayWire.OUTPUTSELECT
SW[9] => displayWire.OUTPUTSELECT
SW[9] => displayWire.OUTPUTSELECT
SW[9] => displayWire.OUTPUTSELECT
SW[9] => displayWire.OUTPUTSELECT
SW[9] => displayWire.OUTPUTSELECT
SW[9] => displayWire.OUTPUTSELECT
SW[9] => displayWire.OUTPUTSELECT
SW[9] => displayWire.OUTPUTSELECT
SW[9] => displayWire.OUTPUTSELECT
SW[9] => displayWire.OUTPUTSELECT
SW[9] => displayWire.OUTPUTSELECT
SW[9] => displayWire.OUTPUTSELECT
SW[9] => displayWire.OUTPUTSELECT
SW[9] => displayWire.OUTPUTSELECT
SW[9] => displayWire.OUTPUTSELECT
SW[9] => displayWire.OUTPUTSELECT
SW[9] => displayWire.OUTPUTSELECT
SW[9] => displayWire.OUTPUTSELECT
SW[9] => displayWire.OUTPUTSELECT
SW[9] => displayWire.OUTPUTSELECT
SW[9] => displayWire.OUTPUTSELECT
SW[9] => displayWire.OUTPUTSELECT
SW[9] => displayWire.OUTPUTSELECT
SW[9] => displayWire.OUTPUTSELECT
SW[9] => displayWire.OUTPUTSELECT
SW[9] => displayWire.OUTPUTSELECT
SW[9] => displayWire.OUTPUTSELECT
SW[9] => displayWire.OUTPUTSELECT
SW[9] => displayWire.OUTPUTSELECT
SW[9] => displayWire.OUTPUTSELECT
SW[9] => displayWire.OUTPUTSELECT
SW[9] => displayWire.OUTPUTSELECT
SW[9] => displayWire.OUTPUTSELECT
SW[9] => displayWire.OUTPUTSELECT
SW[9] => displayWire.OUTPUTSELECT
SW[9] => displayWire.OUTPUTSELECT
SW[9] => displayWire.OUTPUTSELECT
SW[9] => displayWire.OUTPUTSELECT
SW[9] => displayWire.OUTPUTSELECT
SW[9] => displayWire.OUTPUTSELECT
SW[9] => displayWire.OUTPUTSELECT
SW[9] => displayWire.OUTPUTSELECT
SW[9] => displayWire.OUTPUTSELECT
SW[9] => displayWire.OUTPUTSELECT
SW[9] => displayWire.OUTPUTSELECT
SW[9] => displayWire.OUTPUTSELECT
SW[9] => displayWire.OUTPUTSELECT
SW[9] => displayWire.OUTPUTSELECT
SW[9] => displayWire.OUTPUTSELECT
SW[9] => displayWire.OUTPUTSELECT
SW[9] => displayWire.OUTPUTSELECT
SW[9] => displayWire.OUTPUTSELECT
SW[9] => displayWire.OUTPUTSELECT
SW[9] => displayWire.OUTPUTSELECT
SW[9] => displayWire.OUTPUTSELECT
SW[9] => displayWire.OUTPUTSELECT
SW[9] => displayWire.OUTPUTSELECT
SW[9] => displayWire.OUTPUTSELECT
SW[9] => displayWire.OUTPUTSELECT
SW[9] => displayWire.OUTPUTSELECT
SW[9] => displayWire.OUTPUTSELECT
SW[9] => displayWire.OUTPUTSELECT
SW[9] => displayWire.OUTPUTSELECT
SW[9] => displayWire.OUTPUTSELECT
SW[9] => displayWire.OUTPUTSELECT
SW[9] => displayWire.OUTPUTSELECT
SW[9] => displayWire.OUTPUTSELECT
SW[9] => displayWire.OUTPUTSELECT
SW[9] => displayWire.OUTPUTSELECT
SW[9] => displayWire.OUTPUTSELECT
SW[9] => displayWire.OUTPUTSELECT
GPIO_0[0] <> GPIO_0[0]
GPIO_0[1] <> GPIO_0[1]
GPIO_0[3] <> <UNC>
GPIO_0[6] <> GPIO_0[6]
GPIO_0[7] <> <UNC>
GPIO_0[8] <> <UNC>
GPIO_0[9] <> <UNC>
GPIO_0[10] <> <UNC>
GPIO_0[11] <> <UNC>
GPIO_0[12] <> <UNC>
GPIO_0[13] <> <UNC>
GPIO_0[14] <> <UNC>
GPIO_0[15] <> <UNC>
GPIO_0[16] <> <UNC>
GPIO_0[17] <> <UNC>
GPIO_0[18] <> <UNC>
GPIO_0[19] <> <UNC>
GPIO_0[20] <> <UNC>
GPIO_0[21] <> <UNC>
GPIO_0[22] <> <UNC>
GPIO_0[23] <> <UNC>
GPIO_0[24] <> <UNC>
GPIO_0[25] <> <UNC>
GPIO_0[26] <> <UNC>
GPIO_0[27] <> <UNC>
GPIO_0[28] <> <UNC>
GPIO_0[29] <> <UNC>
GPIO_0[30] <> <UNC>
GPIO_0[31] <> <UNC>
VGA_R[0] <= video_driver:vga.port7
VGA_R[1] <= video_driver:vga.port7
VGA_R[2] <= video_driver:vga.port7
VGA_R[3] <= video_driver:vga.port7
VGA_R[4] <= video_driver:vga.port7
VGA_R[5] <= video_driver:vga.port7
VGA_R[6] <= video_driver:vga.port7
VGA_R[7] <= video_driver:vga.port7
VGA_G[0] <= video_driver:vga.port8
VGA_G[1] <= video_driver:vga.port8
VGA_G[2] <= video_driver:vga.port8
VGA_G[3] <= video_driver:vga.port8
VGA_G[4] <= video_driver:vga.port8
VGA_G[5] <= video_driver:vga.port8
VGA_G[6] <= video_driver:vga.port8
VGA_G[7] <= video_driver:vga.port8
VGA_B[0] <= video_driver:vga.port9
VGA_B[1] <= video_driver:vga.port9
VGA_B[2] <= video_driver:vga.port9
VGA_B[3] <= video_driver:vga.port9
VGA_B[4] <= video_driver:vga.port9
VGA_B[5] <= video_driver:vga.port9
VGA_B[6] <= video_driver:vga.port9
VGA_B[7] <= video_driver:vga.port9
VGA_BLANK_N <= video_driver:vga.port10
VGA_CLK <= video_driver:vga.port11
VGA_HS <= video_driver:vga.port12
VGA_SYNC_N <= video_driver:vga.port13
VGA_VS <= video_driver:vga.port14


|lab5TopLevel|clock_divider:cdiv
clock => divided_clocks[0]~reg0.CLK
clock => divided_clocks[1]~reg0.CLK
clock => divided_clocks[2]~reg0.CLK
clock => divided_clocks[3]~reg0.CLK
clock => divided_clocks[4]~reg0.CLK
clock => divided_clocks[5]~reg0.CLK
clock => divided_clocks[6]~reg0.CLK
clock => divided_clocks[7]~reg0.CLK
clock => divided_clocks[8]~reg0.CLK
clock => divided_clocks[9]~reg0.CLK
clock => divided_clocks[10]~reg0.CLK
clock => divided_clocks[11]~reg0.CLK
clock => divided_clocks[12]~reg0.CLK
clock => divided_clocks[13]~reg0.CLK
clock => divided_clocks[14]~reg0.CLK
clock => divided_clocks[15]~reg0.CLK
clock => divided_clocks[16]~reg0.CLK
clock => divided_clocks[17]~reg0.CLK
clock => divided_clocks[18]~reg0.CLK
clock => divided_clocks[19]~reg0.CLK
clock => divided_clocks[20]~reg0.CLK
clock => divided_clocks[21]~reg0.CLK
clock => divided_clocks[22]~reg0.CLK
clock => divided_clocks[23]~reg0.CLK
clock => divided_clocks[24]~reg0.CLK
clock => divided_clocks[25]~reg0.CLK
clock => divided_clocks[26]~reg0.CLK
clock => divided_clocks[27]~reg0.CLK
clock => divided_clocks[28]~reg0.CLK
clock => divided_clocks[29]~reg0.CLK
clock => divided_clocks[30]~reg0.CLK
clock => divided_clocks[31]~reg0.CLK
divided_clocks[0] <= divided_clocks[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
divided_clocks[1] <= divided_clocks[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
divided_clocks[2] <= divided_clocks[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
divided_clocks[3] <= divided_clocks[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
divided_clocks[4] <= divided_clocks[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
divided_clocks[5] <= divided_clocks[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
divided_clocks[6] <= divided_clocks[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
divided_clocks[7] <= divided_clocks[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
divided_clocks[8] <= divided_clocks[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
divided_clocks[9] <= divided_clocks[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
divided_clocks[10] <= divided_clocks[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
divided_clocks[11] <= divided_clocks[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
divided_clocks[12] <= divided_clocks[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
divided_clocks[13] <= divided_clocks[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
divided_clocks[14] <= divided_clocks[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
divided_clocks[15] <= divided_clocks[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
divided_clocks[16] <= divided_clocks[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
divided_clocks[17] <= divided_clocks[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
divided_clocks[18] <= divided_clocks[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
divided_clocks[19] <= divided_clocks[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
divided_clocks[20] <= divided_clocks[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
divided_clocks[21] <= divided_clocks[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
divided_clocks[22] <= divided_clocks[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
divided_clocks[23] <= divided_clocks[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
divided_clocks[24] <= divided_clocks[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
divided_clocks[25] <= divided_clocks[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
divided_clocks[26] <= divided_clocks[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
divided_clocks[27] <= divided_clocks[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
divided_clocks[28] <= divided_clocks[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
divided_clocks[29] <= divided_clocks[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
divided_clocks[30] <= divided_clocks[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
divided_clocks[31] <= divided_clocks[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|lab5TopLevel|seg7:h0
bcd[0] => Mux0.IN19
bcd[0] => Mux1.IN19
bcd[0] => Decoder0.IN2
bcd[0] => Mux2.IN19
bcd[0] => Mux3.IN19
bcd[1] => Mux0.IN18
bcd[1] => Mux1.IN18
bcd[1] => Decoder0.IN1
bcd[1] => Mux2.IN18
bcd[1] => Mux3.IN18
bcd[2] => Mux0.IN17
bcd[2] => Mux1.IN17
bcd[2] => Decoder0.IN0
bcd[2] => Mux2.IN17
bcd[2] => Mux3.IN17
bcd[3] => Mux0.IN16
bcd[3] => Mux1.IN16
bcd[3] => Mux2.IN16
bcd[3] => Mux3.IN16
leds[0] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
leds[1] <= leds.DB_MAX_OUTPUT_PORT_TYPE
leds[2] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
leds[3] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
leds[4] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
leds[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
leds[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|lab5TopLevel|seg7:h1
bcd[0] => Mux0.IN19
bcd[0] => Mux1.IN19
bcd[0] => Decoder0.IN2
bcd[0] => Mux2.IN19
bcd[0] => Mux3.IN19
bcd[1] => Mux0.IN18
bcd[1] => Mux1.IN18
bcd[1] => Decoder0.IN1
bcd[1] => Mux2.IN18
bcd[1] => Mux3.IN18
bcd[2] => Mux0.IN17
bcd[2] => Mux1.IN17
bcd[2] => Decoder0.IN0
bcd[2] => Mux2.IN17
bcd[2] => Mux3.IN17
bcd[3] => Mux0.IN16
bcd[3] => Mux1.IN16
bcd[3] => Mux2.IN16
bcd[3] => Mux3.IN16
leds[0] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
leds[1] <= leds.DB_MAX_OUTPUT_PORT_TYPE
leds[2] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
leds[3] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
leds[4] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
leds[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
leds[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|lab5TopLevel|seg7:h2
bcd[0] => Mux0.IN19
bcd[0] => Mux1.IN19
bcd[0] => Decoder0.IN2
bcd[0] => Mux2.IN19
bcd[0] => Mux3.IN19
bcd[1] => Mux0.IN18
bcd[1] => Mux1.IN18
bcd[1] => Decoder0.IN1
bcd[1] => Mux2.IN18
bcd[1] => Mux3.IN18
bcd[2] => Mux0.IN17
bcd[2] => Mux1.IN17
bcd[2] => Decoder0.IN0
bcd[2] => Mux2.IN17
bcd[2] => Mux3.IN17
bcd[3] => Mux0.IN16
bcd[3] => Mux1.IN16
bcd[3] => Mux2.IN16
bcd[3] => Mux3.IN16
leds[0] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
leds[1] <= leds.DB_MAX_OUTPUT_PORT_TYPE
leds[2] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
leds[3] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
leds[4] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
leds[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
leds[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|lab5TopLevel|seg7:h3
bcd[0] => Mux0.IN19
bcd[0] => Mux1.IN19
bcd[0] => Decoder0.IN2
bcd[0] => Mux2.IN19
bcd[0] => Mux3.IN19
bcd[1] => Mux0.IN18
bcd[1] => Mux1.IN18
bcd[1] => Decoder0.IN1
bcd[1] => Mux2.IN18
bcd[1] => Mux3.IN18
bcd[2] => Mux0.IN17
bcd[2] => Mux1.IN17
bcd[2] => Decoder0.IN0
bcd[2] => Mux2.IN17
bcd[2] => Mux3.IN17
bcd[3] => Mux0.IN16
bcd[3] => Mux1.IN16
bcd[3] => Mux2.IN16
bcd[3] => Mux3.IN16
leds[0] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
leds[1] <= leds.DB_MAX_OUTPUT_PORT_TYPE
leds[2] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
leds[3] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
leds[4] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
leds[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
leds[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|lab5TopLevel|seg7:h4
bcd[0] => Mux0.IN19
bcd[0] => Mux1.IN19
bcd[0] => Decoder0.IN2
bcd[0] => Mux2.IN19
bcd[0] => Mux3.IN19
bcd[1] => Mux0.IN18
bcd[1] => Mux1.IN18
bcd[1] => Decoder0.IN1
bcd[1] => Mux2.IN18
bcd[1] => Mux3.IN18
bcd[2] => Mux0.IN17
bcd[2] => Mux1.IN17
bcd[2] => Decoder0.IN0
bcd[2] => Mux2.IN17
bcd[2] => Mux3.IN17
bcd[3] => Mux0.IN16
bcd[3] => Mux1.IN16
bcd[3] => Mux2.IN16
bcd[3] => Mux3.IN16
leds[0] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
leds[1] <= leds.DB_MAX_OUTPUT_PORT_TYPE
leds[2] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
leds[3] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
leds[4] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
leds[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
leds[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|lab5TopLevel|seg7:h5
bcd[0] => Mux0.IN19
bcd[0] => Mux1.IN19
bcd[0] => Decoder0.IN2
bcd[0] => Mux2.IN19
bcd[0] => Mux3.IN19
bcd[1] => Mux0.IN18
bcd[1] => Mux1.IN18
bcd[1] => Decoder0.IN1
bcd[1] => Mux2.IN18
bcd[1] => Mux3.IN18
bcd[2] => Mux0.IN17
bcd[2] => Mux1.IN17
bcd[2] => Decoder0.IN0
bcd[2] => Mux2.IN17
bcd[2] => Mux3.IN17
bcd[3] => Mux0.IN16
bcd[3] => Mux1.IN16
bcd[3] => Mux2.IN16
bcd[3] => Mux3.IN16
leds[0] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
leds[1] <= leds.DB_MAX_OUTPUT_PORT_TYPE
leds[2] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
leds[3] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
leds[4] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
leds[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
leds[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|lab5TopLevel|comms:com
clk => clkOut~reg0.CLK
clk => cdiv[0].CLK
clk => cdiv[1].CLK
clk => cdiv[2].CLK
rst => dataInCounter[0].ACLR
rst => dataInCounter[1].ACLR
rst => dataInCounter[2].ACLR
rst => dataInCounter[3].ACLR
rst => dataInCounter[4].ACLR
rst => dataInCounter[5].ACLR
rst => dataInCounter[6].ACLR
rst => dataInCounter[7].ACLR
rst => receiveBuffer[0]~reg0.ACLR
rst => receiveBuffer[1]~reg0.ACLR
rst => receiveBuffer[2]~reg0.ACLR
rst => receiveBuffer[3]~reg0.ACLR
rst => receiveBuffer[4]~reg0.ACLR
rst => receiveBuffer[5]~reg0.ACLR
rst => receiveBuffer[6]~reg0.ACLR
rst => receiveBuffer[7]~reg0.ACLR
rst => receiveBuffer[8]~reg0.ACLR
rst => receiveBuffer[9]~reg0.ACLR
rst => receiveBuffer[10]~reg0.ACLR
rst => receiveBuffer[11]~reg0.ACLR
rst => receiveBuffer[12]~reg0.ACLR
rst => receiveBuffer[13]~reg0.ACLR
rst => receiveBuffer[14]~reg0.ACLR
rst => receiveBuffer[15]~reg0.ACLR
rst => receiveBuffer[16]~reg0.ACLR
rst => receiveBuffer[17]~reg0.ACLR
rst => receiveBuffer[18]~reg0.ACLR
rst => receiveBuffer[19]~reg0.ACLR
rst => receiveBuffer[20]~reg0.ACLR
rst => receiveBuffer[21]~reg0.ACLR
rst => receiveBuffer[22]~reg0.ACLR
rst => receiveBuffer[23]~reg0.ACLR
rst => receiveBuffer[24]~reg0.ACLR
rst => receiveBuffer[25]~reg0.ACLR
rst => receiveBuffer[26]~reg0.ACLR
rst => receiveBuffer[27]~reg0.ACLR
rst => receiveBuffer[28]~reg0.ACLR
rst => receiveBuffer[29]~reg0.ACLR
rst => receiveBuffer[30]~reg0.ACLR
rst => receiveBuffer[31]~reg0.ACLR
rst => receiveBuffer[32]~reg0.ACLR
rst => receiveBuffer[33]~reg0.ACLR
rst => receiveBuffer[34]~reg0.ACLR
rst => receiveBuffer[35]~reg0.ACLR
rst => receiveBuffer[36]~reg0.ACLR
rst => receiveBuffer[37]~reg0.ACLR
rst => receiveBuffer[38]~reg0.ACLR
rst => receiveBuffer[39]~reg0.ACLR
rst => receiveBuffer[40]~reg0.ACLR
rst => receiveBuffer[41]~reg0.ACLR
rst => receiveBuffer[42]~reg0.ACLR
rst => receiveBuffer[43]~reg0.ACLR
rst => receiveBuffer[44]~reg0.ACLR
rst => receiveBuffer[45]~reg0.ACLR
rst => receiveBuffer[46]~reg0.ACLR
rst => receiveBuffer[47]~reg0.ACLR
rst => receiveBuffer[48]~reg0.ACLR
rst => receiveBuffer[49]~reg0.ACLR
rst => receiveBuffer[50]~reg0.ACLR
rst => receiveBuffer[51]~reg0.ACLR
rst => receiveBuffer[52]~reg0.ACLR
rst => receiveBuffer[53]~reg0.ACLR
rst => receiveBuffer[54]~reg0.ACLR
rst => receiveBuffer[55]~reg0.ACLR
rst => receiveBuffer[56]~reg0.ACLR
rst => receiveBuffer[57]~reg0.ACLR
rst => receiveBuffer[58]~reg0.ACLR
rst => receiveBuffer[59]~reg0.ACLR
rst => receiveBuffer[60]~reg0.ACLR
rst => receiveBuffer[61]~reg0.ACLR
rst => receiveBuffer[62]~reg0.ACLR
rst => receiveBuffer[63]~reg0.ACLR
rst => receiveBuffer[64]~reg0.ACLR
rst => receiveBuffer[65]~reg0.ACLR
rst => receiveBuffer[66]~reg0.ACLR
rst => receiveBuffer[67]~reg0.ACLR
rst => receiveBuffer[68]~reg0.ACLR
rst => receiveBuffer[69]~reg0.ACLR
rst => receiveBuffer[70]~reg0.ACLR
rst => receiveBuffer[71]~reg0.ACLR
rst => receiveBuffer[72]~reg0.ACLR
rst => receiveBuffer[73]~reg0.ACLR
rst => receiveBuffer[74]~reg0.ACLR
rst => receiveBuffer[75]~reg0.ACLR
rst => receiveBuffer[76]~reg0.ACLR
rst => receiveBuffer[77]~reg0.ACLR
rst => receiveBuffer[78]~reg0.ACLR
rst => receiveBuffer[79]~reg0.ACLR
rst => receiveBuffer[80]~reg0.ACLR
rst => receiveBuffer[81]~reg0.ACLR
rst => receiveBuffer[82]~reg0.ACLR
rst => receiveBuffer[83]~reg0.ACLR
rst => receiveBuffer[84]~reg0.ACLR
rst => receiveBuffer[85]~reg0.ACLR
rst => receiveBuffer[86]~reg0.ACLR
rst => receiveBuffer[87]~reg0.ACLR
rst => receiveBuffer[88]~reg0.ACLR
rst => receiveBuffer[89]~reg0.ACLR
rst => receiveBuffer[90]~reg0.ACLR
rst => receiveBuffer[91]~reg0.ACLR
rst => receiveBuffer[92]~reg0.ACLR
rst => receiveBuffer[93]~reg0.ACLR
rst => receiveBuffer[94]~reg0.ACLR
rst => receiveBuffer[95]~reg0.ACLR
rst => receiveBuffer[96]~reg0.ACLR
rst => receiveBuffer[97]~reg0.ACLR
rst => receiveBuffer[98]~reg0.ACLR
rst => receiveBuffer[99]~reg0.ACLR
rst => receiveBuffer[100]~reg0.ACLR
rst => receiveBuffer[101]~reg0.ACLR
rst => receiveBuffer[102]~reg0.ACLR
rst => receiveBuffer[103]~reg0.ACLR
rst => receiveBuffer[104]~reg0.ACLR
rst => receiveBuffer[105]~reg0.ACLR
rst => receiveBuffer[106]~reg0.ACLR
rst => receiveBuffer[107]~reg0.ACLR
rst => receiveBuffer[108]~reg0.ACLR
rst => receiveBuffer[109]~reg0.ACLR
rst => receiveBuffer[110]~reg0.ACLR
rst => receiveBuffer[111]~reg0.ACLR
rst => receiveBuffer[112]~reg0.ACLR
rst => receiveBuffer[113]~reg0.ACLR
rst => receiveBuffer[114]~reg0.ACLR
rst => receiveBuffer[115]~reg0.ACLR
rst => receiveBuffer[116]~reg0.ACLR
rst => receiveBuffer[117]~reg0.ACLR
rst => receiveBuffer[118]~reg0.ACLR
rst => receiveBuffer[119]~reg0.ACLR
rst => receiveBuffer[120]~reg0.ACLR
rst => receiveBuffer[121]~reg0.ACLR
rst => receiveBuffer[122]~reg0.ACLR
rst => receiveBuffer[123]~reg0.ACLR
rst => receiveBuffer[124]~reg0.ACLR
rst => receiveBuffer[125]~reg0.ACLR
rst => receiveBuffer[126]~reg0.ACLR
rst => receiveBuffer[127]~reg0.ACLR
rst => receiveBuffer[128]~reg0.ACLR
rst => receiveBuffer[129]~reg0.ACLR
rst => receiveBuffer[130]~reg0.ACLR
rst => receiveBuffer[131]~reg0.ACLR
rst => receiveBuffer[132]~reg0.ACLR
rst => receiveBuffer[133]~reg0.ACLR
rst => receiveBuffer[134]~reg0.ACLR
rst => receiveBuffer[135]~reg0.ACLR
rst => receiveBuffer[136]~reg0.ACLR
rst => receiveBuffer[137]~reg0.ACLR
rst => receiveBuffer[138]~reg0.ACLR
rst => receiveBuffer[139]~reg0.ACLR
rst => receiveBuffer[140]~reg0.ACLR
rst => receiveBuffer[141]~reg0.ACLR
rst => receiveBuffer[142]~reg0.ACLR
rst => receiveBuffer[143]~reg0.ACLR
rst => receiveBuffer[144]~reg0.ACLR
rst => receiveBuffer[145]~reg0.ACLR
rst => receiveBuffer[146]~reg0.ACLR
rst => receiveBuffer[147]~reg0.ACLR
rst => receiveBuffer[148]~reg0.ACLR
rst => receiveBuffer[149]~reg0.ACLR
rst => receiveBuffer[150]~reg0.ACLR
rst => receiveBuffer[151]~reg0.ACLR
rst => receiveBuffer[152]~reg0.ACLR
rst => receiveBuffer[153]~reg0.ACLR
rst => receiveBuffer[154]~reg0.ACLR
rst => receiveBuffer[155]~reg0.ACLR
rst => receiveBuffer[156]~reg0.ACLR
rst => receiveBuffer[157]~reg0.ACLR
rst => receiveBuffer[158]~reg0.ACLR
rst => receiveBuffer[159]~reg0.ACLR
rst => receiveBuffer[160]~reg0.ACLR
rst => receiveBuffer[161]~reg0.ACLR
rst => receiveBuffer[162]~reg0.ACLR
rst => receiveBuffer[163]~reg0.ACLR
rst => receiveBuffer[164]~reg0.ACLR
rst => receiveBuffer[165]~reg0.ACLR
rst => receiveBuffer[166]~reg0.ACLR
rst => receiveBuffer[167]~reg0.ACLR
rst => receiveBuffer[168]~reg0.ACLR
rst => receiveBuffer[169]~reg0.ACLR
rst => receiveBuffer[170]~reg0.ACLR
rst => receiveBuffer[171]~reg0.ACLR
rst => receiveBuffer[172]~reg0.ACLR
rst => receiveBuffer[173]~reg0.ACLR
rst => receiveBuffer[174]~reg0.ACLR
rst => receiveBuffer[175]~reg0.ACLR
rst => receiveBuffer[176]~reg0.ACLR
rst => receiveBuffer[177]~reg0.ACLR
rst => receiveBuffer[178]~reg0.ACLR
rst => receiveBuffer[179]~reg0.ACLR
rst => receiveBuffer[180]~reg0.ACLR
rst => receiveBuffer[181]~reg0.ACLR
rst => receiveBuffer[182]~reg0.ACLR
rst => receiveBuffer[183]~reg0.ACLR
rst => receiveBuffer[184]~reg0.ACLR
rst => receiveBuffer[185]~reg0.ACLR
rst => receiveBuffer[186]~reg0.ACLR
rst => receiveBuffer[187]~reg0.ACLR
rst => receiveBuffer[188]~reg0.ACLR
rst => receiveBuffer[189]~reg0.ACLR
rst => receiveBuffer[190]~reg0.ACLR
rst => receiveBuffer[191]~reg0.ACLR
rst => receiveBuffer[192]~reg0.ACLR
rst => receiveBuffer[193]~reg0.ACLR
rst => receiveBuffer[194]~reg0.ACLR
rst => receiveBuffer[195]~reg0.ACLR
rst => receiveBuffer[196]~reg0.ACLR
rst => receiveBuffer[197]~reg0.ACLR
rst => receiveBuffer[198]~reg0.ACLR
rst => receiveBuffer[199]~reg0.ACLR
rst => receiveBuffer[200]~reg0.ACLR
rst => receiveBuffer[201]~reg0.ACLR
rst => receiveBuffer[202]~reg0.ACLR
rst => receiveBuffer[203]~reg0.ACLR
rst => receiveBuffer[204]~reg0.ACLR
rst => receiveBuffer[205]~reg0.ACLR
rst => receiveBuffer[206]~reg0.ACLR
rst => receiveBuffer[207]~reg0.ACLR
rst => receiveBuffer[208]~reg0.ACLR
rst => receiveBuffer[209]~reg0.ACLR
rst => receiveBuffer[210]~reg0.ACLR
rst => receiveBuffer[211]~reg0.ACLR
rst => receiveBuffer[212]~reg0.ACLR
rst => receiveBuffer[213]~reg0.ACLR
rst => receiveBuffer[214]~reg0.ACLR
rst => receiveBuffer[215]~reg0.ACLR
rst => receiveBuffer[216]~reg0.ACLR
rst => receiveBuffer[217]~reg0.ACLR
rst => receiveBuffer[218]~reg0.ACLR
rst => receiveBuffer[219]~reg0.ACLR
rst => receiveBuffer[220]~reg0.ACLR
rst => receiveBuffer[221]~reg0.ACLR
rst => receiveBuffer[222]~reg0.ACLR
rst => receiveBuffer[223]~reg0.ACLR
rst => receiveBuffer[224]~reg0.ACLR
rst => receiveBuffer[225]~reg0.ACLR
rst => receiveBuffer[226]~reg0.ACLR
rst => receiveBuffer[227]~reg0.ACLR
rst => receiveBuffer[228]~reg0.ACLR
rst => receiveBuffer[229]~reg0.ACLR
rst => receiveBuffer[230]~reg0.ACLR
rst => receiveBuffer[231]~reg0.ACLR
rst => receiveBuffer[232]~reg0.ACLR
rst => receiveBuffer[233]~reg0.ACLR
rst => receiveBuffer[234]~reg0.ACLR
rst => receiveBuffer[235]~reg0.ACLR
rst => receiveBuffer[236]~reg0.ACLR
rst => receiveBuffer[237]~reg0.ACLR
rst => receiveBuffer[238]~reg0.ACLR
rst => receiveBuffer[239]~reg0.ACLR
rst => receiveBuffer[240]~reg0.ACLR
rst => receiveBuffer[241]~reg0.ACLR
rst => receiveBuffer[242]~reg0.ACLR
rst => receiveBuffer[243]~reg0.ACLR
rst => receiveBuffer[244]~reg0.ACLR
rst => receiveBuffer[245]~reg0.ACLR
rst => receiveBuffer[246]~reg0.ACLR
rst => receiveBuffer[247]~reg0.ACLR
rst => receiveBuffer[248]~reg0.ACLR
rst => receiveBuffer[249]~reg0.ACLR
rst => receiveBuffer[250]~reg0.ACLR
rst => receiveBuffer[251]~reg0.ACLR
rst => receiveBuffer[252]~reg0.ACLR
rst => receiveBuffer[253]~reg0.ACLR
rst => receiveBuffer[254]~reg0.ACLR
rst => receiveBuffer[255]~reg0.ACLR
rst => dataBitCounter[0].ACLR
rst => dataBitCounter[1].ACLR
rst => dataBitCounter[2].ACLR
rst => dataBitCounter[3].ACLR
rst => dataBitCounter[4].ACLR
rst => dataBitCounter[5].ACLR
rst => dataBitCounter[6].ACLR
rst => dataBitCounter[7].ACLR
rst => dataBitCounter[8].ACLR
rst => cdiv[0].ACLR
rst => cdiv[1].ACLR
rst => cdiv[2].ACLR
rst => transfer.ACLR
rst => transfer.IN0
rst => clkOut~reg0.ENA
rst => dataOut~reg0.ENA
clkIn => dataInCounter[0].CLK
clkIn => dataInCounter[1].CLK
clkIn => dataInCounter[2].CLK
clkIn => dataInCounter[3].CLK
clkIn => dataInCounter[4].CLK
clkIn => dataInCounter[5].CLK
clkIn => dataInCounter[6].CLK
clkIn => dataInCounter[7].CLK
clkIn => receiveBuffer[0]~reg0.CLK
clkIn => receiveBuffer[1]~reg0.CLK
clkIn => receiveBuffer[2]~reg0.CLK
clkIn => receiveBuffer[3]~reg0.CLK
clkIn => receiveBuffer[4]~reg0.CLK
clkIn => receiveBuffer[5]~reg0.CLK
clkIn => receiveBuffer[6]~reg0.CLK
clkIn => receiveBuffer[7]~reg0.CLK
clkIn => receiveBuffer[8]~reg0.CLK
clkIn => receiveBuffer[9]~reg0.CLK
clkIn => receiveBuffer[10]~reg0.CLK
clkIn => receiveBuffer[11]~reg0.CLK
clkIn => receiveBuffer[12]~reg0.CLK
clkIn => receiveBuffer[13]~reg0.CLK
clkIn => receiveBuffer[14]~reg0.CLK
clkIn => receiveBuffer[15]~reg0.CLK
clkIn => receiveBuffer[16]~reg0.CLK
clkIn => receiveBuffer[17]~reg0.CLK
clkIn => receiveBuffer[18]~reg0.CLK
clkIn => receiveBuffer[19]~reg0.CLK
clkIn => receiveBuffer[20]~reg0.CLK
clkIn => receiveBuffer[21]~reg0.CLK
clkIn => receiveBuffer[22]~reg0.CLK
clkIn => receiveBuffer[23]~reg0.CLK
clkIn => receiveBuffer[24]~reg0.CLK
clkIn => receiveBuffer[25]~reg0.CLK
clkIn => receiveBuffer[26]~reg0.CLK
clkIn => receiveBuffer[27]~reg0.CLK
clkIn => receiveBuffer[28]~reg0.CLK
clkIn => receiveBuffer[29]~reg0.CLK
clkIn => receiveBuffer[30]~reg0.CLK
clkIn => receiveBuffer[31]~reg0.CLK
clkIn => receiveBuffer[32]~reg0.CLK
clkIn => receiveBuffer[33]~reg0.CLK
clkIn => receiveBuffer[34]~reg0.CLK
clkIn => receiveBuffer[35]~reg0.CLK
clkIn => receiveBuffer[36]~reg0.CLK
clkIn => receiveBuffer[37]~reg0.CLK
clkIn => receiveBuffer[38]~reg0.CLK
clkIn => receiveBuffer[39]~reg0.CLK
clkIn => receiveBuffer[40]~reg0.CLK
clkIn => receiveBuffer[41]~reg0.CLK
clkIn => receiveBuffer[42]~reg0.CLK
clkIn => receiveBuffer[43]~reg0.CLK
clkIn => receiveBuffer[44]~reg0.CLK
clkIn => receiveBuffer[45]~reg0.CLK
clkIn => receiveBuffer[46]~reg0.CLK
clkIn => receiveBuffer[47]~reg0.CLK
clkIn => receiveBuffer[48]~reg0.CLK
clkIn => receiveBuffer[49]~reg0.CLK
clkIn => receiveBuffer[50]~reg0.CLK
clkIn => receiveBuffer[51]~reg0.CLK
clkIn => receiveBuffer[52]~reg0.CLK
clkIn => receiveBuffer[53]~reg0.CLK
clkIn => receiveBuffer[54]~reg0.CLK
clkIn => receiveBuffer[55]~reg0.CLK
clkIn => receiveBuffer[56]~reg0.CLK
clkIn => receiveBuffer[57]~reg0.CLK
clkIn => receiveBuffer[58]~reg0.CLK
clkIn => receiveBuffer[59]~reg0.CLK
clkIn => receiveBuffer[60]~reg0.CLK
clkIn => receiveBuffer[61]~reg0.CLK
clkIn => receiveBuffer[62]~reg0.CLK
clkIn => receiveBuffer[63]~reg0.CLK
clkIn => receiveBuffer[64]~reg0.CLK
clkIn => receiveBuffer[65]~reg0.CLK
clkIn => receiveBuffer[66]~reg0.CLK
clkIn => receiveBuffer[67]~reg0.CLK
clkIn => receiveBuffer[68]~reg0.CLK
clkIn => receiveBuffer[69]~reg0.CLK
clkIn => receiveBuffer[70]~reg0.CLK
clkIn => receiveBuffer[71]~reg0.CLK
clkIn => receiveBuffer[72]~reg0.CLK
clkIn => receiveBuffer[73]~reg0.CLK
clkIn => receiveBuffer[74]~reg0.CLK
clkIn => receiveBuffer[75]~reg0.CLK
clkIn => receiveBuffer[76]~reg0.CLK
clkIn => receiveBuffer[77]~reg0.CLK
clkIn => receiveBuffer[78]~reg0.CLK
clkIn => receiveBuffer[79]~reg0.CLK
clkIn => receiveBuffer[80]~reg0.CLK
clkIn => receiveBuffer[81]~reg0.CLK
clkIn => receiveBuffer[82]~reg0.CLK
clkIn => receiveBuffer[83]~reg0.CLK
clkIn => receiveBuffer[84]~reg0.CLK
clkIn => receiveBuffer[85]~reg0.CLK
clkIn => receiveBuffer[86]~reg0.CLK
clkIn => receiveBuffer[87]~reg0.CLK
clkIn => receiveBuffer[88]~reg0.CLK
clkIn => receiveBuffer[89]~reg0.CLK
clkIn => receiveBuffer[90]~reg0.CLK
clkIn => receiveBuffer[91]~reg0.CLK
clkIn => receiveBuffer[92]~reg0.CLK
clkIn => receiveBuffer[93]~reg0.CLK
clkIn => receiveBuffer[94]~reg0.CLK
clkIn => receiveBuffer[95]~reg0.CLK
clkIn => receiveBuffer[96]~reg0.CLK
clkIn => receiveBuffer[97]~reg0.CLK
clkIn => receiveBuffer[98]~reg0.CLK
clkIn => receiveBuffer[99]~reg0.CLK
clkIn => receiveBuffer[100]~reg0.CLK
clkIn => receiveBuffer[101]~reg0.CLK
clkIn => receiveBuffer[102]~reg0.CLK
clkIn => receiveBuffer[103]~reg0.CLK
clkIn => receiveBuffer[104]~reg0.CLK
clkIn => receiveBuffer[105]~reg0.CLK
clkIn => receiveBuffer[106]~reg0.CLK
clkIn => receiveBuffer[107]~reg0.CLK
clkIn => receiveBuffer[108]~reg0.CLK
clkIn => receiveBuffer[109]~reg0.CLK
clkIn => receiveBuffer[110]~reg0.CLK
clkIn => receiveBuffer[111]~reg0.CLK
clkIn => receiveBuffer[112]~reg0.CLK
clkIn => receiveBuffer[113]~reg0.CLK
clkIn => receiveBuffer[114]~reg0.CLK
clkIn => receiveBuffer[115]~reg0.CLK
clkIn => receiveBuffer[116]~reg0.CLK
clkIn => receiveBuffer[117]~reg0.CLK
clkIn => receiveBuffer[118]~reg0.CLK
clkIn => receiveBuffer[119]~reg0.CLK
clkIn => receiveBuffer[120]~reg0.CLK
clkIn => receiveBuffer[121]~reg0.CLK
clkIn => receiveBuffer[122]~reg0.CLK
clkIn => receiveBuffer[123]~reg0.CLK
clkIn => receiveBuffer[124]~reg0.CLK
clkIn => receiveBuffer[125]~reg0.CLK
clkIn => receiveBuffer[126]~reg0.CLK
clkIn => receiveBuffer[127]~reg0.CLK
clkIn => receiveBuffer[128]~reg0.CLK
clkIn => receiveBuffer[129]~reg0.CLK
clkIn => receiveBuffer[130]~reg0.CLK
clkIn => receiveBuffer[131]~reg0.CLK
clkIn => receiveBuffer[132]~reg0.CLK
clkIn => receiveBuffer[133]~reg0.CLK
clkIn => receiveBuffer[134]~reg0.CLK
clkIn => receiveBuffer[135]~reg0.CLK
clkIn => receiveBuffer[136]~reg0.CLK
clkIn => receiveBuffer[137]~reg0.CLK
clkIn => receiveBuffer[138]~reg0.CLK
clkIn => receiveBuffer[139]~reg0.CLK
clkIn => receiveBuffer[140]~reg0.CLK
clkIn => receiveBuffer[141]~reg0.CLK
clkIn => receiveBuffer[142]~reg0.CLK
clkIn => receiveBuffer[143]~reg0.CLK
clkIn => receiveBuffer[144]~reg0.CLK
clkIn => receiveBuffer[145]~reg0.CLK
clkIn => receiveBuffer[146]~reg0.CLK
clkIn => receiveBuffer[147]~reg0.CLK
clkIn => receiveBuffer[148]~reg0.CLK
clkIn => receiveBuffer[149]~reg0.CLK
clkIn => receiveBuffer[150]~reg0.CLK
clkIn => receiveBuffer[151]~reg0.CLK
clkIn => receiveBuffer[152]~reg0.CLK
clkIn => receiveBuffer[153]~reg0.CLK
clkIn => receiveBuffer[154]~reg0.CLK
clkIn => receiveBuffer[155]~reg0.CLK
clkIn => receiveBuffer[156]~reg0.CLK
clkIn => receiveBuffer[157]~reg0.CLK
clkIn => receiveBuffer[158]~reg0.CLK
clkIn => receiveBuffer[159]~reg0.CLK
clkIn => receiveBuffer[160]~reg0.CLK
clkIn => receiveBuffer[161]~reg0.CLK
clkIn => receiveBuffer[162]~reg0.CLK
clkIn => receiveBuffer[163]~reg0.CLK
clkIn => receiveBuffer[164]~reg0.CLK
clkIn => receiveBuffer[165]~reg0.CLK
clkIn => receiveBuffer[166]~reg0.CLK
clkIn => receiveBuffer[167]~reg0.CLK
clkIn => receiveBuffer[168]~reg0.CLK
clkIn => receiveBuffer[169]~reg0.CLK
clkIn => receiveBuffer[170]~reg0.CLK
clkIn => receiveBuffer[171]~reg0.CLK
clkIn => receiveBuffer[172]~reg0.CLK
clkIn => receiveBuffer[173]~reg0.CLK
clkIn => receiveBuffer[174]~reg0.CLK
clkIn => receiveBuffer[175]~reg0.CLK
clkIn => receiveBuffer[176]~reg0.CLK
clkIn => receiveBuffer[177]~reg0.CLK
clkIn => receiveBuffer[178]~reg0.CLK
clkIn => receiveBuffer[179]~reg0.CLK
clkIn => receiveBuffer[180]~reg0.CLK
clkIn => receiveBuffer[181]~reg0.CLK
clkIn => receiveBuffer[182]~reg0.CLK
clkIn => receiveBuffer[183]~reg0.CLK
clkIn => receiveBuffer[184]~reg0.CLK
clkIn => receiveBuffer[185]~reg0.CLK
clkIn => receiveBuffer[186]~reg0.CLK
clkIn => receiveBuffer[187]~reg0.CLK
clkIn => receiveBuffer[188]~reg0.CLK
clkIn => receiveBuffer[189]~reg0.CLK
clkIn => receiveBuffer[190]~reg0.CLK
clkIn => receiveBuffer[191]~reg0.CLK
clkIn => receiveBuffer[192]~reg0.CLK
clkIn => receiveBuffer[193]~reg0.CLK
clkIn => receiveBuffer[194]~reg0.CLK
clkIn => receiveBuffer[195]~reg0.CLK
clkIn => receiveBuffer[196]~reg0.CLK
clkIn => receiveBuffer[197]~reg0.CLK
clkIn => receiveBuffer[198]~reg0.CLK
clkIn => receiveBuffer[199]~reg0.CLK
clkIn => receiveBuffer[200]~reg0.CLK
clkIn => receiveBuffer[201]~reg0.CLK
clkIn => receiveBuffer[202]~reg0.CLK
clkIn => receiveBuffer[203]~reg0.CLK
clkIn => receiveBuffer[204]~reg0.CLK
clkIn => receiveBuffer[205]~reg0.CLK
clkIn => receiveBuffer[206]~reg0.CLK
clkIn => receiveBuffer[207]~reg0.CLK
clkIn => receiveBuffer[208]~reg0.CLK
clkIn => receiveBuffer[209]~reg0.CLK
clkIn => receiveBuffer[210]~reg0.CLK
clkIn => receiveBuffer[211]~reg0.CLK
clkIn => receiveBuffer[212]~reg0.CLK
clkIn => receiveBuffer[213]~reg0.CLK
clkIn => receiveBuffer[214]~reg0.CLK
clkIn => receiveBuffer[215]~reg0.CLK
clkIn => receiveBuffer[216]~reg0.CLK
clkIn => receiveBuffer[217]~reg0.CLK
clkIn => receiveBuffer[218]~reg0.CLK
clkIn => receiveBuffer[219]~reg0.CLK
clkIn => receiveBuffer[220]~reg0.CLK
clkIn => receiveBuffer[221]~reg0.CLK
clkIn => receiveBuffer[222]~reg0.CLK
clkIn => receiveBuffer[223]~reg0.CLK
clkIn => receiveBuffer[224]~reg0.CLK
clkIn => receiveBuffer[225]~reg0.CLK
clkIn => receiveBuffer[226]~reg0.CLK
clkIn => receiveBuffer[227]~reg0.CLK
clkIn => receiveBuffer[228]~reg0.CLK
clkIn => receiveBuffer[229]~reg0.CLK
clkIn => receiveBuffer[230]~reg0.CLK
clkIn => receiveBuffer[231]~reg0.CLK
clkIn => receiveBuffer[232]~reg0.CLK
clkIn => receiveBuffer[233]~reg0.CLK
clkIn => receiveBuffer[234]~reg0.CLK
clkIn => receiveBuffer[235]~reg0.CLK
clkIn => receiveBuffer[236]~reg0.CLK
clkIn => receiveBuffer[237]~reg0.CLK
clkIn => receiveBuffer[238]~reg0.CLK
clkIn => receiveBuffer[239]~reg0.CLK
clkIn => receiveBuffer[240]~reg0.CLK
clkIn => receiveBuffer[241]~reg0.CLK
clkIn => receiveBuffer[242]~reg0.CLK
clkIn => receiveBuffer[243]~reg0.CLK
clkIn => receiveBuffer[244]~reg0.CLK
clkIn => receiveBuffer[245]~reg0.CLK
clkIn => receiveBuffer[246]~reg0.CLK
clkIn => receiveBuffer[247]~reg0.CLK
clkIn => receiveBuffer[248]~reg0.CLK
clkIn => receiveBuffer[249]~reg0.CLK
clkIn => receiveBuffer[250]~reg0.CLK
clkIn => receiveBuffer[251]~reg0.CLK
clkIn => receiveBuffer[252]~reg0.CLK
clkIn => receiveBuffer[253]~reg0.CLK
clkIn => receiveBuffer[254]~reg0.CLK
clkIn => receiveBuffer[255]~reg0.CLK
dataIn => receiveBuffer[255]~reg0.DATAIN
dataIn => receiveBuffer[254]~reg0.DATAIN
dataIn => receiveBuffer[253]~reg0.DATAIN
dataIn => receiveBuffer[252]~reg0.DATAIN
dataIn => receiveBuffer[251]~reg0.DATAIN
dataIn => receiveBuffer[250]~reg0.DATAIN
dataIn => receiveBuffer[249]~reg0.DATAIN
dataIn => receiveBuffer[248]~reg0.DATAIN
dataIn => receiveBuffer[247]~reg0.DATAIN
dataIn => receiveBuffer[246]~reg0.DATAIN
dataIn => receiveBuffer[245]~reg0.DATAIN
dataIn => receiveBuffer[244]~reg0.DATAIN
dataIn => receiveBuffer[243]~reg0.DATAIN
dataIn => receiveBuffer[242]~reg0.DATAIN
dataIn => receiveBuffer[241]~reg0.DATAIN
dataIn => receiveBuffer[240]~reg0.DATAIN
dataIn => receiveBuffer[239]~reg0.DATAIN
dataIn => receiveBuffer[238]~reg0.DATAIN
dataIn => receiveBuffer[237]~reg0.DATAIN
dataIn => receiveBuffer[236]~reg0.DATAIN
dataIn => receiveBuffer[235]~reg0.DATAIN
dataIn => receiveBuffer[234]~reg0.DATAIN
dataIn => receiveBuffer[233]~reg0.DATAIN
dataIn => receiveBuffer[232]~reg0.DATAIN
dataIn => receiveBuffer[231]~reg0.DATAIN
dataIn => receiveBuffer[230]~reg0.DATAIN
dataIn => receiveBuffer[229]~reg0.DATAIN
dataIn => receiveBuffer[228]~reg0.DATAIN
dataIn => receiveBuffer[227]~reg0.DATAIN
dataIn => receiveBuffer[226]~reg0.DATAIN
dataIn => receiveBuffer[225]~reg0.DATAIN
dataIn => receiveBuffer[224]~reg0.DATAIN
dataIn => receiveBuffer[223]~reg0.DATAIN
dataIn => receiveBuffer[222]~reg0.DATAIN
dataIn => receiveBuffer[221]~reg0.DATAIN
dataIn => receiveBuffer[220]~reg0.DATAIN
dataIn => receiveBuffer[219]~reg0.DATAIN
dataIn => receiveBuffer[218]~reg0.DATAIN
dataIn => receiveBuffer[217]~reg0.DATAIN
dataIn => receiveBuffer[216]~reg0.DATAIN
dataIn => receiveBuffer[215]~reg0.DATAIN
dataIn => receiveBuffer[214]~reg0.DATAIN
dataIn => receiveBuffer[213]~reg0.DATAIN
dataIn => receiveBuffer[212]~reg0.DATAIN
dataIn => receiveBuffer[211]~reg0.DATAIN
dataIn => receiveBuffer[210]~reg0.DATAIN
dataIn => receiveBuffer[209]~reg0.DATAIN
dataIn => receiveBuffer[208]~reg0.DATAIN
dataIn => receiveBuffer[207]~reg0.DATAIN
dataIn => receiveBuffer[206]~reg0.DATAIN
dataIn => receiveBuffer[205]~reg0.DATAIN
dataIn => receiveBuffer[204]~reg0.DATAIN
dataIn => receiveBuffer[203]~reg0.DATAIN
dataIn => receiveBuffer[202]~reg0.DATAIN
dataIn => receiveBuffer[201]~reg0.DATAIN
dataIn => receiveBuffer[200]~reg0.DATAIN
dataIn => receiveBuffer[199]~reg0.DATAIN
dataIn => receiveBuffer[198]~reg0.DATAIN
dataIn => receiveBuffer[197]~reg0.DATAIN
dataIn => receiveBuffer[196]~reg0.DATAIN
dataIn => receiveBuffer[195]~reg0.DATAIN
dataIn => receiveBuffer[194]~reg0.DATAIN
dataIn => receiveBuffer[193]~reg0.DATAIN
dataIn => receiveBuffer[192]~reg0.DATAIN
dataIn => receiveBuffer[191]~reg0.DATAIN
dataIn => receiveBuffer[190]~reg0.DATAIN
dataIn => receiveBuffer[189]~reg0.DATAIN
dataIn => receiveBuffer[188]~reg0.DATAIN
dataIn => receiveBuffer[187]~reg0.DATAIN
dataIn => receiveBuffer[186]~reg0.DATAIN
dataIn => receiveBuffer[185]~reg0.DATAIN
dataIn => receiveBuffer[184]~reg0.DATAIN
dataIn => receiveBuffer[183]~reg0.DATAIN
dataIn => receiveBuffer[182]~reg0.DATAIN
dataIn => receiveBuffer[181]~reg0.DATAIN
dataIn => receiveBuffer[180]~reg0.DATAIN
dataIn => receiveBuffer[179]~reg0.DATAIN
dataIn => receiveBuffer[178]~reg0.DATAIN
dataIn => receiveBuffer[177]~reg0.DATAIN
dataIn => receiveBuffer[176]~reg0.DATAIN
dataIn => receiveBuffer[175]~reg0.DATAIN
dataIn => receiveBuffer[174]~reg0.DATAIN
dataIn => receiveBuffer[173]~reg0.DATAIN
dataIn => receiveBuffer[172]~reg0.DATAIN
dataIn => receiveBuffer[171]~reg0.DATAIN
dataIn => receiveBuffer[170]~reg0.DATAIN
dataIn => receiveBuffer[169]~reg0.DATAIN
dataIn => receiveBuffer[168]~reg0.DATAIN
dataIn => receiveBuffer[167]~reg0.DATAIN
dataIn => receiveBuffer[166]~reg0.DATAIN
dataIn => receiveBuffer[165]~reg0.DATAIN
dataIn => receiveBuffer[164]~reg0.DATAIN
dataIn => receiveBuffer[163]~reg0.DATAIN
dataIn => receiveBuffer[162]~reg0.DATAIN
dataIn => receiveBuffer[161]~reg0.DATAIN
dataIn => receiveBuffer[160]~reg0.DATAIN
dataIn => receiveBuffer[159]~reg0.DATAIN
dataIn => receiveBuffer[158]~reg0.DATAIN
dataIn => receiveBuffer[157]~reg0.DATAIN
dataIn => receiveBuffer[156]~reg0.DATAIN
dataIn => receiveBuffer[155]~reg0.DATAIN
dataIn => receiveBuffer[154]~reg0.DATAIN
dataIn => receiveBuffer[153]~reg0.DATAIN
dataIn => receiveBuffer[152]~reg0.DATAIN
dataIn => receiveBuffer[151]~reg0.DATAIN
dataIn => receiveBuffer[150]~reg0.DATAIN
dataIn => receiveBuffer[149]~reg0.DATAIN
dataIn => receiveBuffer[148]~reg0.DATAIN
dataIn => receiveBuffer[147]~reg0.DATAIN
dataIn => receiveBuffer[146]~reg0.DATAIN
dataIn => receiveBuffer[145]~reg0.DATAIN
dataIn => receiveBuffer[144]~reg0.DATAIN
dataIn => receiveBuffer[143]~reg0.DATAIN
dataIn => receiveBuffer[142]~reg0.DATAIN
dataIn => receiveBuffer[141]~reg0.DATAIN
dataIn => receiveBuffer[140]~reg0.DATAIN
dataIn => receiveBuffer[139]~reg0.DATAIN
dataIn => receiveBuffer[138]~reg0.DATAIN
dataIn => receiveBuffer[137]~reg0.DATAIN
dataIn => receiveBuffer[136]~reg0.DATAIN
dataIn => receiveBuffer[135]~reg0.DATAIN
dataIn => receiveBuffer[134]~reg0.DATAIN
dataIn => receiveBuffer[133]~reg0.DATAIN
dataIn => receiveBuffer[132]~reg0.DATAIN
dataIn => receiveBuffer[131]~reg0.DATAIN
dataIn => receiveBuffer[130]~reg0.DATAIN
dataIn => receiveBuffer[129]~reg0.DATAIN
dataIn => receiveBuffer[128]~reg0.DATAIN
dataIn => receiveBuffer[127]~reg0.DATAIN
dataIn => receiveBuffer[126]~reg0.DATAIN
dataIn => receiveBuffer[125]~reg0.DATAIN
dataIn => receiveBuffer[124]~reg0.DATAIN
dataIn => receiveBuffer[123]~reg0.DATAIN
dataIn => receiveBuffer[122]~reg0.DATAIN
dataIn => receiveBuffer[121]~reg0.DATAIN
dataIn => receiveBuffer[120]~reg0.DATAIN
dataIn => receiveBuffer[119]~reg0.DATAIN
dataIn => receiveBuffer[118]~reg0.DATAIN
dataIn => receiveBuffer[117]~reg0.DATAIN
dataIn => receiveBuffer[116]~reg0.DATAIN
dataIn => receiveBuffer[115]~reg0.DATAIN
dataIn => receiveBuffer[114]~reg0.DATAIN
dataIn => receiveBuffer[113]~reg0.DATAIN
dataIn => receiveBuffer[112]~reg0.DATAIN
dataIn => receiveBuffer[111]~reg0.DATAIN
dataIn => receiveBuffer[110]~reg0.DATAIN
dataIn => receiveBuffer[109]~reg0.DATAIN
dataIn => receiveBuffer[108]~reg0.DATAIN
dataIn => receiveBuffer[107]~reg0.DATAIN
dataIn => receiveBuffer[106]~reg0.DATAIN
dataIn => receiveBuffer[105]~reg0.DATAIN
dataIn => receiveBuffer[104]~reg0.DATAIN
dataIn => receiveBuffer[103]~reg0.DATAIN
dataIn => receiveBuffer[102]~reg0.DATAIN
dataIn => receiveBuffer[101]~reg0.DATAIN
dataIn => receiveBuffer[100]~reg0.DATAIN
dataIn => receiveBuffer[99]~reg0.DATAIN
dataIn => receiveBuffer[98]~reg0.DATAIN
dataIn => receiveBuffer[97]~reg0.DATAIN
dataIn => receiveBuffer[96]~reg0.DATAIN
dataIn => receiveBuffer[95]~reg0.DATAIN
dataIn => receiveBuffer[94]~reg0.DATAIN
dataIn => receiveBuffer[93]~reg0.DATAIN
dataIn => receiveBuffer[92]~reg0.DATAIN
dataIn => receiveBuffer[91]~reg0.DATAIN
dataIn => receiveBuffer[90]~reg0.DATAIN
dataIn => receiveBuffer[89]~reg0.DATAIN
dataIn => receiveBuffer[88]~reg0.DATAIN
dataIn => receiveBuffer[87]~reg0.DATAIN
dataIn => receiveBuffer[86]~reg0.DATAIN
dataIn => receiveBuffer[85]~reg0.DATAIN
dataIn => receiveBuffer[84]~reg0.DATAIN
dataIn => receiveBuffer[83]~reg0.DATAIN
dataIn => receiveBuffer[82]~reg0.DATAIN
dataIn => receiveBuffer[81]~reg0.DATAIN
dataIn => receiveBuffer[80]~reg0.DATAIN
dataIn => receiveBuffer[79]~reg0.DATAIN
dataIn => receiveBuffer[78]~reg0.DATAIN
dataIn => receiveBuffer[77]~reg0.DATAIN
dataIn => receiveBuffer[76]~reg0.DATAIN
dataIn => receiveBuffer[75]~reg0.DATAIN
dataIn => receiveBuffer[74]~reg0.DATAIN
dataIn => receiveBuffer[73]~reg0.DATAIN
dataIn => receiveBuffer[72]~reg0.DATAIN
dataIn => receiveBuffer[71]~reg0.DATAIN
dataIn => receiveBuffer[70]~reg0.DATAIN
dataIn => receiveBuffer[69]~reg0.DATAIN
dataIn => receiveBuffer[68]~reg0.DATAIN
dataIn => receiveBuffer[67]~reg0.DATAIN
dataIn => receiveBuffer[66]~reg0.DATAIN
dataIn => receiveBuffer[65]~reg0.DATAIN
dataIn => receiveBuffer[64]~reg0.DATAIN
dataIn => receiveBuffer[63]~reg0.DATAIN
dataIn => receiveBuffer[62]~reg0.DATAIN
dataIn => receiveBuffer[61]~reg0.DATAIN
dataIn => receiveBuffer[60]~reg0.DATAIN
dataIn => receiveBuffer[59]~reg0.DATAIN
dataIn => receiveBuffer[58]~reg0.DATAIN
dataIn => receiveBuffer[57]~reg0.DATAIN
dataIn => receiveBuffer[56]~reg0.DATAIN
dataIn => receiveBuffer[55]~reg0.DATAIN
dataIn => receiveBuffer[54]~reg0.DATAIN
dataIn => receiveBuffer[53]~reg0.DATAIN
dataIn => receiveBuffer[52]~reg0.DATAIN
dataIn => receiveBuffer[51]~reg0.DATAIN
dataIn => receiveBuffer[50]~reg0.DATAIN
dataIn => receiveBuffer[49]~reg0.DATAIN
dataIn => receiveBuffer[48]~reg0.DATAIN
dataIn => receiveBuffer[47]~reg0.DATAIN
dataIn => receiveBuffer[46]~reg0.DATAIN
dataIn => receiveBuffer[45]~reg0.DATAIN
dataIn => receiveBuffer[44]~reg0.DATAIN
dataIn => receiveBuffer[43]~reg0.DATAIN
dataIn => receiveBuffer[42]~reg0.DATAIN
dataIn => receiveBuffer[41]~reg0.DATAIN
dataIn => receiveBuffer[40]~reg0.DATAIN
dataIn => receiveBuffer[39]~reg0.DATAIN
dataIn => receiveBuffer[38]~reg0.DATAIN
dataIn => receiveBuffer[37]~reg0.DATAIN
dataIn => receiveBuffer[36]~reg0.DATAIN
dataIn => receiveBuffer[35]~reg0.DATAIN
dataIn => receiveBuffer[34]~reg0.DATAIN
dataIn => receiveBuffer[33]~reg0.DATAIN
dataIn => receiveBuffer[32]~reg0.DATAIN
dataIn => receiveBuffer[31]~reg0.DATAIN
dataIn => receiveBuffer[30]~reg0.DATAIN
dataIn => receiveBuffer[29]~reg0.DATAIN
dataIn => receiveBuffer[28]~reg0.DATAIN
dataIn => receiveBuffer[27]~reg0.DATAIN
dataIn => receiveBuffer[26]~reg0.DATAIN
dataIn => receiveBuffer[25]~reg0.DATAIN
dataIn => receiveBuffer[24]~reg0.DATAIN
dataIn => receiveBuffer[23]~reg0.DATAIN
dataIn => receiveBuffer[22]~reg0.DATAIN
dataIn => receiveBuffer[21]~reg0.DATAIN
dataIn => receiveBuffer[20]~reg0.DATAIN
dataIn => receiveBuffer[19]~reg0.DATAIN
dataIn => receiveBuffer[18]~reg0.DATAIN
dataIn => receiveBuffer[17]~reg0.DATAIN
dataIn => receiveBuffer[16]~reg0.DATAIN
dataIn => receiveBuffer[15]~reg0.DATAIN
dataIn => receiveBuffer[14]~reg0.DATAIN
dataIn => receiveBuffer[13]~reg0.DATAIN
dataIn => receiveBuffer[12]~reg0.DATAIN
dataIn => receiveBuffer[11]~reg0.DATAIN
dataIn => receiveBuffer[10]~reg0.DATAIN
dataIn => receiveBuffer[9]~reg0.DATAIN
dataIn => receiveBuffer[8]~reg0.DATAIN
dataIn => receiveBuffer[7]~reg0.DATAIN
dataIn => receiveBuffer[6]~reg0.DATAIN
dataIn => receiveBuffer[5]~reg0.DATAIN
dataIn => receiveBuffer[4]~reg0.DATAIN
dataIn => receiveBuffer[3]~reg0.DATAIN
dataIn => receiveBuffer[2]~reg0.DATAIN
dataIn => receiveBuffer[1]~reg0.DATAIN
dataIn => receiveBuffer[0]~reg0.DATAIN
clkOut <= clkOut~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut <= dataOut~reg0.DB_MAX_OUTPUT_PORT_TYPE
readyForSend => transfer.ADATA
readyForReceive <= <VCC>
sendBuffer[0] => Mux0.IN255
sendBuffer[1] => Mux0.IN254
sendBuffer[2] => Mux0.IN253
sendBuffer[3] => Mux0.IN252
sendBuffer[4] => Mux0.IN251
sendBuffer[5] => Mux0.IN250
sendBuffer[6] => Mux0.IN249
sendBuffer[7] => Mux0.IN248
sendBuffer[8] => Mux0.IN247
sendBuffer[9] => Mux0.IN246
sendBuffer[10] => Mux0.IN245
sendBuffer[11] => Mux0.IN244
sendBuffer[12] => Mux0.IN243
sendBuffer[13] => Mux0.IN242
sendBuffer[14] => Mux0.IN241
sendBuffer[15] => Mux0.IN240
sendBuffer[16] => Mux0.IN239
sendBuffer[17] => Mux0.IN238
sendBuffer[18] => Mux0.IN237
sendBuffer[19] => Mux0.IN236
sendBuffer[20] => Mux0.IN235
sendBuffer[21] => Mux0.IN234
sendBuffer[22] => Mux0.IN233
sendBuffer[23] => Mux0.IN232
sendBuffer[24] => Mux0.IN231
sendBuffer[25] => Mux0.IN230
sendBuffer[26] => Mux0.IN229
sendBuffer[27] => Mux0.IN228
sendBuffer[28] => Mux0.IN227
sendBuffer[29] => Mux0.IN226
sendBuffer[30] => Mux0.IN225
sendBuffer[31] => Mux0.IN224
sendBuffer[32] => Mux0.IN223
sendBuffer[33] => Mux0.IN222
sendBuffer[34] => Mux0.IN221
sendBuffer[35] => Mux0.IN220
sendBuffer[36] => Mux0.IN219
sendBuffer[37] => Mux0.IN218
sendBuffer[38] => Mux0.IN217
sendBuffer[39] => Mux0.IN216
sendBuffer[40] => Mux0.IN215
sendBuffer[41] => Mux0.IN214
sendBuffer[42] => Mux0.IN213
sendBuffer[43] => Mux0.IN212
sendBuffer[44] => Mux0.IN211
sendBuffer[45] => Mux0.IN210
sendBuffer[46] => Mux0.IN209
sendBuffer[47] => Mux0.IN208
sendBuffer[48] => Mux0.IN207
sendBuffer[49] => Mux0.IN206
sendBuffer[50] => Mux0.IN205
sendBuffer[51] => Mux0.IN204
sendBuffer[52] => Mux0.IN203
sendBuffer[53] => Mux0.IN202
sendBuffer[54] => Mux0.IN201
sendBuffer[55] => Mux0.IN200
sendBuffer[56] => Mux0.IN199
sendBuffer[57] => Mux0.IN198
sendBuffer[58] => Mux0.IN197
sendBuffer[59] => Mux0.IN196
sendBuffer[60] => Mux0.IN195
sendBuffer[61] => Mux0.IN194
sendBuffer[62] => Mux0.IN193
sendBuffer[63] => Mux0.IN192
sendBuffer[64] => Mux0.IN191
sendBuffer[65] => Mux0.IN190
sendBuffer[66] => Mux0.IN189
sendBuffer[67] => Mux0.IN188
sendBuffer[68] => Mux0.IN187
sendBuffer[69] => Mux0.IN186
sendBuffer[70] => Mux0.IN185
sendBuffer[71] => Mux0.IN184
sendBuffer[72] => Mux0.IN183
sendBuffer[73] => Mux0.IN182
sendBuffer[74] => Mux0.IN181
sendBuffer[75] => Mux0.IN180
sendBuffer[76] => Mux0.IN179
sendBuffer[77] => Mux0.IN178
sendBuffer[78] => Mux0.IN177
sendBuffer[79] => Mux0.IN176
sendBuffer[80] => Mux0.IN175
sendBuffer[81] => Mux0.IN174
sendBuffer[82] => Mux0.IN173
sendBuffer[83] => Mux0.IN172
sendBuffer[84] => Mux0.IN171
sendBuffer[85] => Mux0.IN170
sendBuffer[86] => Mux0.IN169
sendBuffer[87] => Mux0.IN168
sendBuffer[88] => Mux0.IN167
sendBuffer[89] => Mux0.IN166
sendBuffer[90] => Mux0.IN165
sendBuffer[91] => Mux0.IN164
sendBuffer[92] => Mux0.IN163
sendBuffer[93] => Mux0.IN162
sendBuffer[94] => Mux0.IN161
sendBuffer[95] => Mux0.IN160
sendBuffer[96] => Mux0.IN159
sendBuffer[97] => Mux0.IN158
sendBuffer[98] => Mux0.IN157
sendBuffer[99] => Mux0.IN156
sendBuffer[100] => Mux0.IN155
sendBuffer[101] => Mux0.IN154
sendBuffer[102] => Mux0.IN153
sendBuffer[103] => Mux0.IN152
sendBuffer[104] => Mux0.IN151
sendBuffer[105] => Mux0.IN150
sendBuffer[106] => Mux0.IN149
sendBuffer[107] => Mux0.IN148
sendBuffer[108] => Mux0.IN147
sendBuffer[109] => Mux0.IN146
sendBuffer[110] => Mux0.IN145
sendBuffer[111] => Mux0.IN144
sendBuffer[112] => Mux0.IN143
sendBuffer[113] => Mux0.IN142
sendBuffer[114] => Mux0.IN141
sendBuffer[115] => Mux0.IN140
sendBuffer[116] => Mux0.IN139
sendBuffer[117] => Mux0.IN138
sendBuffer[118] => Mux0.IN137
sendBuffer[119] => Mux0.IN136
sendBuffer[120] => Mux0.IN135
sendBuffer[121] => Mux0.IN134
sendBuffer[122] => Mux0.IN133
sendBuffer[123] => Mux0.IN132
sendBuffer[124] => Mux0.IN131
sendBuffer[125] => Mux0.IN130
sendBuffer[126] => Mux0.IN129
sendBuffer[127] => Mux0.IN128
sendBuffer[128] => Mux0.IN127
sendBuffer[129] => Mux0.IN126
sendBuffer[130] => Mux0.IN125
sendBuffer[131] => Mux0.IN124
sendBuffer[132] => Mux0.IN123
sendBuffer[133] => Mux0.IN122
sendBuffer[134] => Mux0.IN121
sendBuffer[135] => Mux0.IN120
sendBuffer[136] => Mux0.IN119
sendBuffer[137] => Mux0.IN118
sendBuffer[138] => Mux0.IN117
sendBuffer[139] => Mux0.IN116
sendBuffer[140] => Mux0.IN115
sendBuffer[141] => Mux0.IN114
sendBuffer[142] => Mux0.IN113
sendBuffer[143] => Mux0.IN112
sendBuffer[144] => Mux0.IN111
sendBuffer[145] => Mux0.IN110
sendBuffer[146] => Mux0.IN109
sendBuffer[147] => Mux0.IN108
sendBuffer[148] => Mux0.IN107
sendBuffer[149] => Mux0.IN106
sendBuffer[150] => Mux0.IN105
sendBuffer[151] => Mux0.IN104
sendBuffer[152] => Mux0.IN103
sendBuffer[153] => Mux0.IN102
sendBuffer[154] => Mux0.IN101
sendBuffer[155] => Mux0.IN100
sendBuffer[156] => Mux0.IN99
sendBuffer[157] => Mux0.IN98
sendBuffer[158] => Mux0.IN97
sendBuffer[159] => Mux0.IN96
sendBuffer[160] => Mux0.IN95
sendBuffer[161] => Mux0.IN94
sendBuffer[162] => Mux0.IN93
sendBuffer[163] => Mux0.IN92
sendBuffer[164] => Mux0.IN91
sendBuffer[165] => Mux0.IN90
sendBuffer[166] => Mux0.IN89
sendBuffer[167] => Mux0.IN88
sendBuffer[168] => Mux0.IN87
sendBuffer[169] => Mux0.IN86
sendBuffer[170] => Mux0.IN85
sendBuffer[171] => Mux0.IN84
sendBuffer[172] => Mux0.IN83
sendBuffer[173] => Mux0.IN82
sendBuffer[174] => Mux0.IN81
sendBuffer[175] => Mux0.IN80
sendBuffer[176] => Mux0.IN79
sendBuffer[177] => Mux0.IN78
sendBuffer[178] => Mux0.IN77
sendBuffer[179] => Mux0.IN76
sendBuffer[180] => Mux0.IN75
sendBuffer[181] => Mux0.IN74
sendBuffer[182] => Mux0.IN73
sendBuffer[183] => Mux0.IN72
sendBuffer[184] => Mux0.IN71
sendBuffer[185] => Mux0.IN70
sendBuffer[186] => Mux0.IN69
sendBuffer[187] => Mux0.IN68
sendBuffer[188] => Mux0.IN67
sendBuffer[189] => Mux0.IN66
sendBuffer[190] => Mux0.IN65
sendBuffer[191] => Mux0.IN64
sendBuffer[192] => Mux0.IN63
sendBuffer[193] => Mux0.IN62
sendBuffer[194] => Mux0.IN61
sendBuffer[195] => Mux0.IN60
sendBuffer[196] => Mux0.IN59
sendBuffer[197] => Mux0.IN58
sendBuffer[198] => Mux0.IN57
sendBuffer[199] => Mux0.IN56
sendBuffer[200] => Mux0.IN55
sendBuffer[201] => Mux0.IN54
sendBuffer[202] => Mux0.IN53
sendBuffer[203] => Mux0.IN52
sendBuffer[204] => Mux0.IN51
sendBuffer[205] => Mux0.IN50
sendBuffer[206] => Mux0.IN49
sendBuffer[207] => Mux0.IN48
sendBuffer[208] => Mux0.IN47
sendBuffer[209] => Mux0.IN46
sendBuffer[210] => Mux0.IN45
sendBuffer[211] => Mux0.IN44
sendBuffer[212] => Mux0.IN43
sendBuffer[213] => Mux0.IN42
sendBuffer[214] => Mux0.IN41
sendBuffer[215] => Mux0.IN40
sendBuffer[216] => Mux0.IN39
sendBuffer[217] => Mux0.IN38
sendBuffer[218] => Mux0.IN37
sendBuffer[219] => Mux0.IN36
sendBuffer[220] => Mux0.IN35
sendBuffer[221] => Mux0.IN34
sendBuffer[222] => Mux0.IN33
sendBuffer[223] => Mux0.IN32
sendBuffer[224] => Mux0.IN31
sendBuffer[225] => Mux0.IN30
sendBuffer[226] => Mux0.IN29
sendBuffer[227] => Mux0.IN28
sendBuffer[228] => Mux0.IN27
sendBuffer[229] => Mux0.IN26
sendBuffer[230] => Mux0.IN25
sendBuffer[231] => Mux0.IN24
sendBuffer[232] => Mux0.IN23
sendBuffer[233] => Mux0.IN22
sendBuffer[234] => Mux0.IN21
sendBuffer[235] => Mux0.IN20
sendBuffer[236] => Mux0.IN19
sendBuffer[237] => Mux0.IN18
sendBuffer[238] => Mux0.IN17
sendBuffer[239] => Mux0.IN16
sendBuffer[240] => Mux0.IN15
sendBuffer[241] => Mux0.IN14
sendBuffer[242] => Mux0.IN13
sendBuffer[243] => Mux0.IN12
sendBuffer[244] => Mux0.IN11
sendBuffer[245] => Mux0.IN10
sendBuffer[246] => Mux0.IN9
sendBuffer[247] => Mux0.IN8
sendBuffer[248] => Mux0.IN7
sendBuffer[249] => Mux0.IN6
sendBuffer[250] => Mux0.IN5
sendBuffer[251] => Mux0.IN4
sendBuffer[252] => Mux0.IN3
sendBuffer[253] => Mux0.IN2
sendBuffer[254] => Mux0.IN1
sendBuffer[255] => Mux0.IN0
receiveBuffer[0] <= receiveBuffer[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receiveBuffer[1] <= receiveBuffer[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receiveBuffer[2] <= receiveBuffer[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receiveBuffer[3] <= receiveBuffer[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receiveBuffer[4] <= receiveBuffer[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receiveBuffer[5] <= receiveBuffer[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receiveBuffer[6] <= receiveBuffer[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receiveBuffer[7] <= receiveBuffer[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receiveBuffer[8] <= receiveBuffer[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receiveBuffer[9] <= receiveBuffer[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receiveBuffer[10] <= receiveBuffer[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receiveBuffer[11] <= receiveBuffer[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receiveBuffer[12] <= receiveBuffer[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receiveBuffer[13] <= receiveBuffer[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receiveBuffer[14] <= receiveBuffer[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receiveBuffer[15] <= receiveBuffer[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receiveBuffer[16] <= receiveBuffer[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receiveBuffer[17] <= receiveBuffer[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receiveBuffer[18] <= receiveBuffer[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receiveBuffer[19] <= receiveBuffer[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receiveBuffer[20] <= receiveBuffer[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receiveBuffer[21] <= receiveBuffer[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receiveBuffer[22] <= receiveBuffer[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receiveBuffer[23] <= receiveBuffer[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receiveBuffer[24] <= receiveBuffer[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receiveBuffer[25] <= receiveBuffer[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receiveBuffer[26] <= receiveBuffer[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receiveBuffer[27] <= receiveBuffer[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receiveBuffer[28] <= receiveBuffer[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receiveBuffer[29] <= receiveBuffer[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receiveBuffer[30] <= receiveBuffer[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receiveBuffer[31] <= receiveBuffer[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receiveBuffer[32] <= receiveBuffer[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receiveBuffer[33] <= receiveBuffer[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receiveBuffer[34] <= receiveBuffer[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receiveBuffer[35] <= receiveBuffer[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receiveBuffer[36] <= receiveBuffer[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receiveBuffer[37] <= receiveBuffer[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receiveBuffer[38] <= receiveBuffer[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receiveBuffer[39] <= receiveBuffer[39]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receiveBuffer[40] <= receiveBuffer[40]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receiveBuffer[41] <= receiveBuffer[41]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receiveBuffer[42] <= receiveBuffer[42]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receiveBuffer[43] <= receiveBuffer[43]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receiveBuffer[44] <= receiveBuffer[44]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receiveBuffer[45] <= receiveBuffer[45]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receiveBuffer[46] <= receiveBuffer[46]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receiveBuffer[47] <= receiveBuffer[47]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receiveBuffer[48] <= receiveBuffer[48]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receiveBuffer[49] <= receiveBuffer[49]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receiveBuffer[50] <= receiveBuffer[50]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receiveBuffer[51] <= receiveBuffer[51]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receiveBuffer[52] <= receiveBuffer[52]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receiveBuffer[53] <= receiveBuffer[53]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receiveBuffer[54] <= receiveBuffer[54]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receiveBuffer[55] <= receiveBuffer[55]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receiveBuffer[56] <= receiveBuffer[56]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receiveBuffer[57] <= receiveBuffer[57]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receiveBuffer[58] <= receiveBuffer[58]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receiveBuffer[59] <= receiveBuffer[59]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receiveBuffer[60] <= receiveBuffer[60]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receiveBuffer[61] <= receiveBuffer[61]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receiveBuffer[62] <= receiveBuffer[62]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receiveBuffer[63] <= receiveBuffer[63]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receiveBuffer[64] <= receiveBuffer[64]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receiveBuffer[65] <= receiveBuffer[65]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receiveBuffer[66] <= receiveBuffer[66]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receiveBuffer[67] <= receiveBuffer[67]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receiveBuffer[68] <= receiveBuffer[68]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receiveBuffer[69] <= receiveBuffer[69]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receiveBuffer[70] <= receiveBuffer[70]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receiveBuffer[71] <= receiveBuffer[71]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receiveBuffer[72] <= receiveBuffer[72]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receiveBuffer[73] <= receiveBuffer[73]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receiveBuffer[74] <= receiveBuffer[74]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receiveBuffer[75] <= receiveBuffer[75]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receiveBuffer[76] <= receiveBuffer[76]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receiveBuffer[77] <= receiveBuffer[77]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receiveBuffer[78] <= receiveBuffer[78]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receiveBuffer[79] <= receiveBuffer[79]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receiveBuffer[80] <= receiveBuffer[80]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receiveBuffer[81] <= receiveBuffer[81]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receiveBuffer[82] <= receiveBuffer[82]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receiveBuffer[83] <= receiveBuffer[83]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receiveBuffer[84] <= receiveBuffer[84]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receiveBuffer[85] <= receiveBuffer[85]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receiveBuffer[86] <= receiveBuffer[86]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receiveBuffer[87] <= receiveBuffer[87]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receiveBuffer[88] <= receiveBuffer[88]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receiveBuffer[89] <= receiveBuffer[89]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receiveBuffer[90] <= receiveBuffer[90]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receiveBuffer[91] <= receiveBuffer[91]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receiveBuffer[92] <= receiveBuffer[92]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receiveBuffer[93] <= receiveBuffer[93]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receiveBuffer[94] <= receiveBuffer[94]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receiveBuffer[95] <= receiveBuffer[95]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receiveBuffer[96] <= receiveBuffer[96]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receiveBuffer[97] <= receiveBuffer[97]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receiveBuffer[98] <= receiveBuffer[98]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receiveBuffer[99] <= receiveBuffer[99]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receiveBuffer[100] <= receiveBuffer[100]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receiveBuffer[101] <= receiveBuffer[101]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receiveBuffer[102] <= receiveBuffer[102]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receiveBuffer[103] <= receiveBuffer[103]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receiveBuffer[104] <= receiveBuffer[104]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receiveBuffer[105] <= receiveBuffer[105]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receiveBuffer[106] <= receiveBuffer[106]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receiveBuffer[107] <= receiveBuffer[107]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receiveBuffer[108] <= receiveBuffer[108]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receiveBuffer[109] <= receiveBuffer[109]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receiveBuffer[110] <= receiveBuffer[110]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receiveBuffer[111] <= receiveBuffer[111]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receiveBuffer[112] <= receiveBuffer[112]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receiveBuffer[113] <= receiveBuffer[113]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receiveBuffer[114] <= receiveBuffer[114]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receiveBuffer[115] <= receiveBuffer[115]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receiveBuffer[116] <= receiveBuffer[116]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receiveBuffer[117] <= receiveBuffer[117]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receiveBuffer[118] <= receiveBuffer[118]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receiveBuffer[119] <= receiveBuffer[119]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receiveBuffer[120] <= receiveBuffer[120]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receiveBuffer[121] <= receiveBuffer[121]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receiveBuffer[122] <= receiveBuffer[122]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receiveBuffer[123] <= receiveBuffer[123]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receiveBuffer[124] <= receiveBuffer[124]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receiveBuffer[125] <= receiveBuffer[125]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receiveBuffer[126] <= receiveBuffer[126]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receiveBuffer[127] <= receiveBuffer[127]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receiveBuffer[128] <= receiveBuffer[128]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receiveBuffer[129] <= receiveBuffer[129]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receiveBuffer[130] <= receiveBuffer[130]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receiveBuffer[131] <= receiveBuffer[131]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receiveBuffer[132] <= receiveBuffer[132]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receiveBuffer[133] <= receiveBuffer[133]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receiveBuffer[134] <= receiveBuffer[134]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receiveBuffer[135] <= receiveBuffer[135]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receiveBuffer[136] <= receiveBuffer[136]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receiveBuffer[137] <= receiveBuffer[137]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receiveBuffer[138] <= receiveBuffer[138]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receiveBuffer[139] <= receiveBuffer[139]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receiveBuffer[140] <= receiveBuffer[140]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receiveBuffer[141] <= receiveBuffer[141]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receiveBuffer[142] <= receiveBuffer[142]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receiveBuffer[143] <= receiveBuffer[143]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receiveBuffer[144] <= receiveBuffer[144]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receiveBuffer[145] <= receiveBuffer[145]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receiveBuffer[146] <= receiveBuffer[146]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receiveBuffer[147] <= receiveBuffer[147]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receiveBuffer[148] <= receiveBuffer[148]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receiveBuffer[149] <= receiveBuffer[149]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receiveBuffer[150] <= receiveBuffer[150]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receiveBuffer[151] <= receiveBuffer[151]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receiveBuffer[152] <= receiveBuffer[152]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receiveBuffer[153] <= receiveBuffer[153]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receiveBuffer[154] <= receiveBuffer[154]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receiveBuffer[155] <= receiveBuffer[155]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receiveBuffer[156] <= receiveBuffer[156]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receiveBuffer[157] <= receiveBuffer[157]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receiveBuffer[158] <= receiveBuffer[158]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receiveBuffer[159] <= receiveBuffer[159]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receiveBuffer[160] <= receiveBuffer[160]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receiveBuffer[161] <= receiveBuffer[161]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receiveBuffer[162] <= receiveBuffer[162]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receiveBuffer[163] <= receiveBuffer[163]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receiveBuffer[164] <= receiveBuffer[164]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receiveBuffer[165] <= receiveBuffer[165]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receiveBuffer[166] <= receiveBuffer[166]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receiveBuffer[167] <= receiveBuffer[167]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receiveBuffer[168] <= receiveBuffer[168]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receiveBuffer[169] <= receiveBuffer[169]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receiveBuffer[170] <= receiveBuffer[170]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receiveBuffer[171] <= receiveBuffer[171]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receiveBuffer[172] <= receiveBuffer[172]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receiveBuffer[173] <= receiveBuffer[173]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receiveBuffer[174] <= receiveBuffer[174]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receiveBuffer[175] <= receiveBuffer[175]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receiveBuffer[176] <= receiveBuffer[176]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receiveBuffer[177] <= receiveBuffer[177]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receiveBuffer[178] <= receiveBuffer[178]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receiveBuffer[179] <= receiveBuffer[179]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receiveBuffer[180] <= receiveBuffer[180]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receiveBuffer[181] <= receiveBuffer[181]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receiveBuffer[182] <= receiveBuffer[182]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receiveBuffer[183] <= receiveBuffer[183]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receiveBuffer[184] <= receiveBuffer[184]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receiveBuffer[185] <= receiveBuffer[185]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receiveBuffer[186] <= receiveBuffer[186]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receiveBuffer[187] <= receiveBuffer[187]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receiveBuffer[188] <= receiveBuffer[188]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receiveBuffer[189] <= receiveBuffer[189]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receiveBuffer[190] <= receiveBuffer[190]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receiveBuffer[191] <= receiveBuffer[191]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receiveBuffer[192] <= receiveBuffer[192]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receiveBuffer[193] <= receiveBuffer[193]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receiveBuffer[194] <= receiveBuffer[194]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receiveBuffer[195] <= receiveBuffer[195]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receiveBuffer[196] <= receiveBuffer[196]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receiveBuffer[197] <= receiveBuffer[197]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receiveBuffer[198] <= receiveBuffer[198]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receiveBuffer[199] <= receiveBuffer[199]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receiveBuffer[200] <= receiveBuffer[200]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receiveBuffer[201] <= receiveBuffer[201]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receiveBuffer[202] <= receiveBuffer[202]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receiveBuffer[203] <= receiveBuffer[203]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receiveBuffer[204] <= receiveBuffer[204]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receiveBuffer[205] <= receiveBuffer[205]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receiveBuffer[206] <= receiveBuffer[206]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receiveBuffer[207] <= receiveBuffer[207]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receiveBuffer[208] <= receiveBuffer[208]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receiveBuffer[209] <= receiveBuffer[209]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receiveBuffer[210] <= receiveBuffer[210]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receiveBuffer[211] <= receiveBuffer[211]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receiveBuffer[212] <= receiveBuffer[212]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receiveBuffer[213] <= receiveBuffer[213]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receiveBuffer[214] <= receiveBuffer[214]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receiveBuffer[215] <= receiveBuffer[215]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receiveBuffer[216] <= receiveBuffer[216]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receiveBuffer[217] <= receiveBuffer[217]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receiveBuffer[218] <= receiveBuffer[218]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receiveBuffer[219] <= receiveBuffer[219]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receiveBuffer[220] <= receiveBuffer[220]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receiveBuffer[221] <= receiveBuffer[221]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receiveBuffer[222] <= receiveBuffer[222]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receiveBuffer[223] <= receiveBuffer[223]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receiveBuffer[224] <= receiveBuffer[224]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receiveBuffer[225] <= receiveBuffer[225]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receiveBuffer[226] <= receiveBuffer[226]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receiveBuffer[227] <= receiveBuffer[227]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receiveBuffer[228] <= receiveBuffer[228]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receiveBuffer[229] <= receiveBuffer[229]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receiveBuffer[230] <= receiveBuffer[230]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receiveBuffer[231] <= receiveBuffer[231]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receiveBuffer[232] <= receiveBuffer[232]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receiveBuffer[233] <= receiveBuffer[233]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receiveBuffer[234] <= receiveBuffer[234]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receiveBuffer[235] <= receiveBuffer[235]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receiveBuffer[236] <= receiveBuffer[236]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receiveBuffer[237] <= receiveBuffer[237]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receiveBuffer[238] <= receiveBuffer[238]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receiveBuffer[239] <= receiveBuffer[239]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receiveBuffer[240] <= receiveBuffer[240]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receiveBuffer[241] <= receiveBuffer[241]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receiveBuffer[242] <= receiveBuffer[242]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receiveBuffer[243] <= receiveBuffer[243]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receiveBuffer[244] <= receiveBuffer[244]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receiveBuffer[245] <= receiveBuffer[245]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receiveBuffer[246] <= receiveBuffer[246]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receiveBuffer[247] <= receiveBuffer[247]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receiveBuffer[248] <= receiveBuffer[248]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receiveBuffer[249] <= receiveBuffer[249]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receiveBuffer[250] <= receiveBuffer[250]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receiveBuffer[251] <= receiveBuffer[251]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receiveBuffer[252] <= receiveBuffer[252]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receiveBuffer[253] <= receiveBuffer[253]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receiveBuffer[254] <= receiveBuffer[254]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receiveBuffer[255] <= receiveBuffer[255]~reg0.DB_MAX_OUTPUT_PORT_TYPE
startTransfer => transfer.IN1
newData <= newData~reg0.DB_MAX_OUTPUT_PORT_TYPE


|lab5TopLevel|video_driver:vga
CLOCK_50 => CLOCK_25.CLK
reset => xt.OUTPUTSELECT
reset => xt.OUTPUTSELECT
reset => xt.OUTPUTSELECT
reset => xt.OUTPUTSELECT
reset => xt.OUTPUTSELECT
reset => xt.OUTPUTSELECT
reset => xt.OUTPUTSELECT
reset => xt.OUTPUTSELECT
reset => xt.OUTPUTSELECT
reset => xt.OUTPUTSELECT
reset => yt.OUTPUTSELECT
reset => yt.OUTPUTSELECT
reset => yt.OUTPUTSELECT
reset => yt.OUTPUTSELECT
reset => yt.OUTPUTSELECT
reset => yt.OUTPUTSELECT
reset => yt.OUTPUTSELECT
reset => yt.OUTPUTSELECT
reset => yt.OUTPUTSELECT
reset => xd.OUTPUTSELECT
reset => xd.OUTPUTSELECT
reset => xd.OUTPUTSELECT
reset => xd.OUTPUTSELECT
reset => xd.OUTPUTSELECT
reset => xd.OUTPUTSELECT
reset => xd.OUTPUTSELECT
reset => xd.OUTPUTSELECT
reset => xd.OUTPUTSELECT
reset => xd.OUTPUTSELECT
reset => yd.OUTPUTSELECT
reset => yd.OUTPUTSELECT
reset => yd.OUTPUTSELECT
reset => yd.OUTPUTSELECT
reset => yd.OUTPUTSELECT
reset => yd.OUTPUTSELECT
reset => yd.OUTPUTSELECT
reset => yd.OUTPUTSELECT
reset => yd.OUTPUTSELECT
reset => x.OUTPUTSELECT
reset => x.OUTPUTSELECT
reset => x.OUTPUTSELECT
reset => x.OUTPUTSELECT
reset => x.OUTPUTSELECT
reset => x.OUTPUTSELECT
reset => x.OUTPUTSELECT
reset => x.OUTPUTSELECT
reset => x.OUTPUTSELECT
reset => x.OUTPUTSELECT
reset => y.OUTPUTSELECT
reset => y.OUTPUTSELECT
reset => y.OUTPUTSELECT
reset => y.OUTPUTSELECT
reset => y.OUTPUTSELECT
reset => y.OUTPUTSELECT
reset => y.OUTPUTSELECT
reset => y.OUTPUTSELECT
reset => y.OUTPUTSELECT
reset => altera_up_avalon_video_vga_timing:video.reset
reset => read_enable_last.ENA
x[0] <= x[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[1] <= x[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[2] <= x[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[3] <= x[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[4] <= x[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[5] <= x[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[6] <= x[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[7] <= x[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[8] <= x[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[9] <= x[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[0] <= y[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= y[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[8] <= y[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[0] => rout.DATAB
r[1] => rout.DATAB
r[2] => rout.DATAB
r[3] => rout.DATAB
r[4] => rout.DATAB
r[5] => rout.DATAB
r[6] => rout.DATAB
r[7] => rout.DATAB
g[0] => gout.DATAB
g[1] => gout.DATAB
g[2] => gout.DATAB
g[3] => gout.DATAB
g[4] => gout.DATAB
g[5] => gout.DATAB
g[6] => gout.DATAB
g[7] => gout.DATAB
b[0] => bout.DATAB
b[1] => bout.DATAB
b[2] => bout.DATAB
b[3] => bout.DATAB
b[4] => bout.DATAB
b[5] => bout.DATAB
b[6] => bout.DATAB
b[7] => bout.DATAB
VGA_R[0] <= altera_up_avalon_video_vga_timing:video.vga_red[0]
VGA_R[1] <= altera_up_avalon_video_vga_timing:video.vga_red[1]
VGA_R[2] <= altera_up_avalon_video_vga_timing:video.vga_red[2]
VGA_R[3] <= altera_up_avalon_video_vga_timing:video.vga_red[3]
VGA_R[4] <= altera_up_avalon_video_vga_timing:video.vga_red[4]
VGA_R[5] <= altera_up_avalon_video_vga_timing:video.vga_red[5]
VGA_R[6] <= altera_up_avalon_video_vga_timing:video.vga_red[6]
VGA_R[7] <= altera_up_avalon_video_vga_timing:video.vga_red[7]
VGA_G[0] <= altera_up_avalon_video_vga_timing:video.vga_green[0]
VGA_G[1] <= altera_up_avalon_video_vga_timing:video.vga_green[1]
VGA_G[2] <= altera_up_avalon_video_vga_timing:video.vga_green[2]
VGA_G[3] <= altera_up_avalon_video_vga_timing:video.vga_green[3]
VGA_G[4] <= altera_up_avalon_video_vga_timing:video.vga_green[4]
VGA_G[5] <= altera_up_avalon_video_vga_timing:video.vga_green[5]
VGA_G[6] <= altera_up_avalon_video_vga_timing:video.vga_green[6]
VGA_G[7] <= altera_up_avalon_video_vga_timing:video.vga_green[7]
VGA_B[0] <= altera_up_avalon_video_vga_timing:video.vga_blue[0]
VGA_B[1] <= altera_up_avalon_video_vga_timing:video.vga_blue[1]
VGA_B[2] <= altera_up_avalon_video_vga_timing:video.vga_blue[2]
VGA_B[3] <= altera_up_avalon_video_vga_timing:video.vga_blue[3]
VGA_B[4] <= altera_up_avalon_video_vga_timing:video.vga_blue[4]
VGA_B[5] <= altera_up_avalon_video_vga_timing:video.vga_blue[5]
VGA_B[6] <= altera_up_avalon_video_vga_timing:video.vga_blue[6]
VGA_B[7] <= altera_up_avalon_video_vga_timing:video.vga_blue[7]
VGA_BLANK_N <= altera_up_avalon_video_vga_timing:video.vga_blank
VGA_CLK <= CLOCK_25.DB_MAX_OUTPUT_PORT_TYPE
VGA_HS <= altera_up_avalon_video_vga_timing:video.vga_h_sync
VGA_SYNC_N <= <GND>
VGA_VS <= altera_up_avalon_video_vga_timing:video.vga_v_sync


|lab5TopLevel|video_driver:vga|altera_up_avalon_video_vga_timing:video
clk => blanking_pulse.CLK
clk => vblanking_pulse.CLK
clk => hblanking_pulse.CLK
clk => csync_pulse.CLK
clk => vsync_pulse.CLK
clk => hsync_pulse.CLK
clk => early_vsync_pulse.CLK
clk => early_hsync_pulse.CLK
clk => end_of_frame~reg0.CLK
clk => end_of_active_frame~reg0.CLK
clk => line_counter[1].CLK
clk => line_counter[2].CLK
clk => line_counter[3].CLK
clk => line_counter[4].CLK
clk => line_counter[5].CLK
clk => line_counter[6].CLK
clk => line_counter[7].CLK
clk => line_counter[8].CLK
clk => line_counter[9].CLK
clk => line_counter[10].CLK
clk => pixel_counter[1].CLK
clk => pixel_counter[2].CLK
clk => pixel_counter[3].CLK
clk => pixel_counter[4].CLK
clk => pixel_counter[5].CLK
clk => pixel_counter[6].CLK
clk => pixel_counter[7].CLK
clk => pixel_counter[8].CLK
clk => pixel_counter[9].CLK
clk => pixel_counter[10].CLK
clk => vga_data_enable~reg0.CLK
clk => vga_color_data[0]~reg0.CLK
clk => vga_color_data[1]~reg0.CLK
clk => vga_color_data[2]~reg0.CLK
clk => vga_color_data[3]~reg0.CLK
clk => vga_color_data[4]~reg0.CLK
clk => vga_color_data[5]~reg0.CLK
clk => vga_color_data[6]~reg0.CLK
clk => vga_color_data[7]~reg0.CLK
clk => vga_color_data[8]~reg0.CLK
clk => vga_color_data[9]~reg0.CLK
clk => vga_blue[0]~reg0.CLK
clk => vga_blue[1]~reg0.CLK
clk => vga_blue[2]~reg0.CLK
clk => vga_blue[3]~reg0.CLK
clk => vga_blue[4]~reg0.CLK
clk => vga_blue[5]~reg0.CLK
clk => vga_blue[6]~reg0.CLK
clk => vga_blue[7]~reg0.CLK
clk => vga_blue[8]~reg0.CLK
clk => vga_blue[9]~reg0.CLK
clk => vga_green[0]~reg0.CLK
clk => vga_green[1]~reg0.CLK
clk => vga_green[2]~reg0.CLK
clk => vga_green[3]~reg0.CLK
clk => vga_green[4]~reg0.CLK
clk => vga_green[5]~reg0.CLK
clk => vga_green[6]~reg0.CLK
clk => vga_green[7]~reg0.CLK
clk => vga_green[8]~reg0.CLK
clk => vga_green[9]~reg0.CLK
clk => vga_red[0]~reg0.CLK
clk => vga_red[1]~reg0.CLK
clk => vga_red[2]~reg0.CLK
clk => vga_red[3]~reg0.CLK
clk => vga_red[4]~reg0.CLK
clk => vga_red[5]~reg0.CLK
clk => vga_red[6]~reg0.CLK
clk => vga_red[7]~reg0.CLK
clk => vga_red[8]~reg0.CLK
clk => vga_red[9]~reg0.CLK
clk => vga_v_sync~reg0.CLK
clk => vga_h_sync~reg0.CLK
clk => vga_blank~reg0.CLK
clk => vga_c_sync~reg0.CLK
reset => vga_c_sync.OUTPUTSELECT
reset => vga_blank.OUTPUTSELECT
reset => vga_h_sync.OUTPUTSELECT
reset => vga_v_sync.OUTPUTSELECT
reset => vga_red.OUTPUTSELECT
reset => vga_red.OUTPUTSELECT
reset => vga_red.OUTPUTSELECT
reset => vga_red.OUTPUTSELECT
reset => vga_red.OUTPUTSELECT
reset => vga_red.OUTPUTSELECT
reset => vga_red.OUTPUTSELECT
reset => vga_red.OUTPUTSELECT
reset => vga_red.OUTPUTSELECT
reset => vga_red.OUTPUTSELECT
reset => vga_green.OUTPUTSELECT
reset => vga_green.OUTPUTSELECT
reset => vga_green.OUTPUTSELECT
reset => vga_green.OUTPUTSELECT
reset => vga_green.OUTPUTSELECT
reset => vga_green.OUTPUTSELECT
reset => vga_green.OUTPUTSELECT
reset => vga_green.OUTPUTSELECT
reset => vga_green.OUTPUTSELECT
reset => vga_green.OUTPUTSELECT
reset => vga_blue.OUTPUTSELECT
reset => vga_blue.OUTPUTSELECT
reset => vga_blue.OUTPUTSELECT
reset => vga_blue.OUTPUTSELECT
reset => vga_blue.OUTPUTSELECT
reset => vga_blue.OUTPUTSELECT
reset => vga_blue.OUTPUTSELECT
reset => vga_blue.OUTPUTSELECT
reset => vga_blue.OUTPUTSELECT
reset => vga_blue.OUTPUTSELECT
reset => vga_color_data.OUTPUTSELECT
reset => vga_color_data.OUTPUTSELECT
reset => vga_color_data.OUTPUTSELECT
reset => vga_color_data.OUTPUTSELECT
reset => vga_color_data.OUTPUTSELECT
reset => vga_color_data.OUTPUTSELECT
reset => vga_color_data.OUTPUTSELECT
reset => vga_color_data.OUTPUTSELECT
reset => vga_color_data.OUTPUTSELECT
reset => vga_color_data.OUTPUTSELECT
reset => pixel_counter.OUTPUTSELECT
reset => pixel_counter.OUTPUTSELECT
reset => pixel_counter.OUTPUTSELECT
reset => pixel_counter.OUTPUTSELECT
reset => pixel_counter.OUTPUTSELECT
reset => pixel_counter.OUTPUTSELECT
reset => pixel_counter.OUTPUTSELECT
reset => pixel_counter.OUTPUTSELECT
reset => pixel_counter.OUTPUTSELECT
reset => pixel_counter.OUTPUTSELECT
reset => line_counter.OUTPUTSELECT
reset => line_counter.OUTPUTSELECT
reset => line_counter.OUTPUTSELECT
reset => line_counter.OUTPUTSELECT
reset => line_counter.OUTPUTSELECT
reset => line_counter.OUTPUTSELECT
reset => line_counter.OUTPUTSELECT
reset => line_counter.OUTPUTSELECT
reset => line_counter.OUTPUTSELECT
reset => line_counter.OUTPUTSELECT
reset => end_of_active_frame.OUTPUTSELECT
reset => end_of_frame.OUTPUTSELECT
reset => early_hsync_pulse.OUTPUTSELECT
reset => early_vsync_pulse.OUTPUTSELECT
reset => hsync_pulse.OUTPUTSELECT
reset => vsync_pulse.OUTPUTSELECT
reset => csync_pulse.OUTPUTSELECT
reset => hblanking_pulse.OUTPUTSELECT
reset => vblanking_pulse.OUTPUTSELECT
reset => blanking_pulse.OUTPUTSELECT
reset => vga_data_enable~reg0.ENA
red_to_vga_display[0] => vga_color_data.IN0
red_to_vga_display[0] => vga_red.DATAA
red_to_vga_display[1] => vga_color_data.IN0
red_to_vga_display[1] => vga_red.DATAA
red_to_vga_display[2] => vga_color_data.IN0
red_to_vga_display[2] => vga_red.DATAA
red_to_vga_display[3] => vga_color_data.IN0
red_to_vga_display[3] => vga_red.DATAA
red_to_vga_display[4] => vga_color_data.IN0
red_to_vga_display[4] => vga_red.DATAA
red_to_vga_display[5] => vga_color_data.IN0
red_to_vga_display[5] => vga_red.DATAA
red_to_vga_display[6] => vga_color_data.IN0
red_to_vga_display[6] => vga_red.DATAA
red_to_vga_display[7] => vga_color_data.IN0
red_to_vga_display[7] => vga_red.DATAA
red_to_vga_display[8] => vga_color_data.IN0
red_to_vga_display[8] => vga_red.DATAA
red_to_vga_display[9] => vga_color_data.IN0
red_to_vga_display[9] => vga_red.DATAA
green_to_vga_display[0] => vga_color_data.IN0
green_to_vga_display[0] => vga_green.DATAA
green_to_vga_display[1] => vga_color_data.IN0
green_to_vga_display[1] => vga_green.DATAA
green_to_vga_display[2] => vga_color_data.IN0
green_to_vga_display[2] => vga_green.DATAA
green_to_vga_display[3] => vga_color_data.IN0
green_to_vga_display[3] => vga_green.DATAA
green_to_vga_display[4] => vga_color_data.IN0
green_to_vga_display[4] => vga_green.DATAA
green_to_vga_display[5] => vga_color_data.IN0
green_to_vga_display[5] => vga_green.DATAA
green_to_vga_display[6] => vga_color_data.IN0
green_to_vga_display[6] => vga_green.DATAA
green_to_vga_display[7] => vga_color_data.IN0
green_to_vga_display[7] => vga_green.DATAA
green_to_vga_display[8] => vga_color_data.IN0
green_to_vga_display[8] => vga_green.DATAA
green_to_vga_display[9] => vga_color_data.IN0
green_to_vga_display[9] => vga_green.DATAA
blue_to_vga_display[0] => vga_color_data.IN0
blue_to_vga_display[0] => vga_blue.DATAA
blue_to_vga_display[1] => vga_color_data.IN0
blue_to_vga_display[1] => vga_blue.DATAA
blue_to_vga_display[2] => vga_color_data.IN0
blue_to_vga_display[2] => vga_blue.DATAA
blue_to_vga_display[3] => vga_color_data.IN0
blue_to_vga_display[3] => vga_blue.DATAA
blue_to_vga_display[4] => vga_color_data.IN0
blue_to_vga_display[4] => vga_blue.DATAA
blue_to_vga_display[5] => vga_color_data.IN0
blue_to_vga_display[5] => vga_blue.DATAA
blue_to_vga_display[6] => vga_color_data.IN0
blue_to_vga_display[6] => vga_blue.DATAA
blue_to_vga_display[7] => vga_color_data.IN0
blue_to_vga_display[7] => vga_blue.DATAA
blue_to_vga_display[8] => vga_color_data.IN0
blue_to_vga_display[8] => vga_blue.DATAA
blue_to_vga_display[9] => vga_color_data.IN0
blue_to_vga_display[9] => vga_blue.DATAA
color_select[0] => vga_color_data.IN1
color_select[0] => vga_color_data.IN1
color_select[0] => vga_color_data.IN1
color_select[0] => vga_color_data.IN1
color_select[0] => vga_color_data.IN1
color_select[0] => vga_color_data.IN1
color_select[0] => vga_color_data.IN1
color_select[0] => vga_color_data.IN1
color_select[0] => vga_color_data.IN1
color_select[0] => vga_color_data.IN1
color_select[1] => vga_color_data.IN1
color_select[1] => vga_color_data.IN1
color_select[1] => vga_color_data.IN1
color_select[1] => vga_color_data.IN1
color_select[1] => vga_color_data.IN1
color_select[1] => vga_color_data.IN1
color_select[1] => vga_color_data.IN1
color_select[1] => vga_color_data.IN1
color_select[1] => vga_color_data.IN1
color_select[1] => vga_color_data.IN1
color_select[2] => vga_color_data.IN1
color_select[2] => vga_color_data.IN1
color_select[2] => vga_color_data.IN1
color_select[2] => vga_color_data.IN1
color_select[2] => vga_color_data.IN1
color_select[2] => vga_color_data.IN1
color_select[2] => vga_color_data.IN1
color_select[2] => vga_color_data.IN1
color_select[2] => vga_color_data.IN1
color_select[2] => vga_color_data.IN1
color_select[3] => ~NO_FANOUT~
read_enable <= blanking_pulse.DB_MAX_OUTPUT_PORT_TYPE
end_of_active_frame <= end_of_active_frame~reg0.DB_MAX_OUTPUT_PORT_TYPE
end_of_frame <= end_of_frame~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_blank <= vga_blank~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_c_sync <= vga_c_sync~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_h_sync <= vga_h_sync~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_v_sync <= vga_v_sync~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_data_enable <= vga_data_enable~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_red[0] <= vga_red[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_red[1] <= vga_red[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_red[2] <= vga_red[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_red[3] <= vga_red[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_red[4] <= vga_red[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_red[5] <= vga_red[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_red[6] <= vga_red[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_red[7] <= vga_red[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_red[8] <= vga_red[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_red[9] <= vga_red[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_green[0] <= vga_green[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_green[1] <= vga_green[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_green[2] <= vga_green[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_green[3] <= vga_green[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_green[4] <= vga_green[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_green[5] <= vga_green[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_green[6] <= vga_green[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_green[7] <= vga_green[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_green[8] <= vga_green[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_green[9] <= vga_green[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_blue[0] <= vga_blue[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_blue[1] <= vga_blue[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_blue[2] <= vga_blue[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_blue[3] <= vga_blue[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_blue[4] <= vga_blue[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_blue[5] <= vga_blue[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_blue[6] <= vga_blue[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_blue[7] <= vga_blue[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_blue[8] <= vga_blue[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_blue[9] <= vga_blue[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_color_data[0] <= vga_color_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_color_data[1] <= vga_color_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_color_data[2] <= vga_color_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_color_data[3] <= vga_color_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_color_data[4] <= vga_color_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_color_data[5] <= vga_color_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_color_data[6] <= vga_color_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_color_data[7] <= vga_color_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_color_data[8] <= vga_color_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_color_data[9] <= vga_color_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|lab5TopLevel|board:boardGen
boardBuffer[0] => Mux2.IN263
boardBuffer[0] => Mux3.IN263
boardBuffer[0] => Mux0.IN254
boardBuffer[0] => Mux1.IN262
boardBuffer[1] => Mux2.IN262
boardBuffer[1] => Mux3.IN262
boardBuffer[2] => Mux2.IN261
boardBuffer[2] => Mux3.IN261
boardBuffer[2] => Mux1.IN260
boardBuffer[3] => Mux2.IN260
boardBuffer[3] => Mux3.IN260
boardBuffer[4] => Mux2.IN259
boardBuffer[4] => Mux3.IN259
boardBuffer[4] => Mux0.IN250
boardBuffer[4] => Mux1.IN258
boardBuffer[5] => Mux2.IN258
boardBuffer[5] => Mux3.IN258
boardBuffer[6] => Mux2.IN257
boardBuffer[6] => Mux3.IN257
boardBuffer[6] => Mux1.IN256
boardBuffer[7] => Mux2.IN256
boardBuffer[7] => Mux3.IN256
boardBuffer[8] => Mux2.IN255
boardBuffer[8] => Mux3.IN255
boardBuffer[8] => Mux0.IN246
boardBuffer[8] => Mux1.IN254
boardBuffer[9] => Mux2.IN254
boardBuffer[9] => Mux3.IN254
boardBuffer[10] => Mux2.IN253
boardBuffer[10] => Mux3.IN253
boardBuffer[10] => Mux1.IN252
boardBuffer[11] => Mux2.IN252
boardBuffer[11] => Mux3.IN252
boardBuffer[12] => Mux2.IN251
boardBuffer[12] => Mux3.IN251
boardBuffer[12] => Mux0.IN242
boardBuffer[12] => Mux1.IN250
boardBuffer[13] => Mux2.IN250
boardBuffer[13] => Mux3.IN250
boardBuffer[14] => Mux2.IN249
boardBuffer[14] => Mux3.IN249
boardBuffer[14] => Mux1.IN248
boardBuffer[15] => Mux2.IN248
boardBuffer[15] => Mux3.IN248
boardBuffer[16] => Mux2.IN247
boardBuffer[16] => Mux3.IN247
boardBuffer[16] => Mux0.IN238
boardBuffer[16] => Mux1.IN246
boardBuffer[17] => Mux2.IN246
boardBuffer[17] => Mux3.IN246
boardBuffer[18] => Mux2.IN245
boardBuffer[18] => Mux3.IN245
boardBuffer[18] => Mux1.IN244
boardBuffer[19] => Mux2.IN244
boardBuffer[19] => Mux3.IN244
boardBuffer[20] => Mux2.IN243
boardBuffer[20] => Mux3.IN243
boardBuffer[20] => Mux0.IN234
boardBuffer[20] => Mux1.IN242
boardBuffer[21] => Mux2.IN242
boardBuffer[21] => Mux3.IN242
boardBuffer[22] => Mux2.IN241
boardBuffer[22] => Mux3.IN241
boardBuffer[22] => Mux1.IN240
boardBuffer[23] => Mux2.IN240
boardBuffer[23] => Mux3.IN240
boardBuffer[24] => Mux2.IN239
boardBuffer[24] => Mux3.IN239
boardBuffer[24] => Mux0.IN230
boardBuffer[24] => Mux1.IN238
boardBuffer[25] => Mux2.IN238
boardBuffer[25] => Mux3.IN238
boardBuffer[26] => Mux2.IN237
boardBuffer[26] => Mux3.IN237
boardBuffer[26] => Mux1.IN236
boardBuffer[27] => Mux2.IN236
boardBuffer[27] => Mux3.IN236
boardBuffer[28] => Mux2.IN235
boardBuffer[28] => Mux3.IN235
boardBuffer[28] => Mux0.IN226
boardBuffer[28] => Mux1.IN234
boardBuffer[29] => Mux2.IN234
boardBuffer[29] => Mux3.IN234
boardBuffer[30] => Mux2.IN233
boardBuffer[30] => Mux3.IN233
boardBuffer[30] => Mux1.IN232
boardBuffer[31] => Mux2.IN232
boardBuffer[31] => Mux3.IN232
boardBuffer[32] => Mux2.IN231
boardBuffer[32] => Mux3.IN231
boardBuffer[32] => Mux0.IN222
boardBuffer[32] => Mux1.IN230
boardBuffer[33] => Mux2.IN230
boardBuffer[33] => Mux3.IN230
boardBuffer[34] => Mux2.IN229
boardBuffer[34] => Mux3.IN229
boardBuffer[34] => Mux1.IN228
boardBuffer[35] => Mux2.IN228
boardBuffer[35] => Mux3.IN228
boardBuffer[36] => Mux2.IN227
boardBuffer[36] => Mux3.IN227
boardBuffer[36] => Mux0.IN218
boardBuffer[36] => Mux1.IN226
boardBuffer[37] => Mux2.IN226
boardBuffer[37] => Mux3.IN226
boardBuffer[38] => Mux2.IN225
boardBuffer[38] => Mux3.IN225
boardBuffer[38] => Mux1.IN224
boardBuffer[39] => Mux2.IN224
boardBuffer[39] => Mux3.IN224
boardBuffer[40] => Mux2.IN223
boardBuffer[40] => Mux3.IN223
boardBuffer[40] => Mux0.IN214
boardBuffer[40] => Mux1.IN222
boardBuffer[41] => Mux2.IN222
boardBuffer[41] => Mux3.IN222
boardBuffer[42] => Mux2.IN221
boardBuffer[42] => Mux3.IN221
boardBuffer[42] => Mux1.IN220
boardBuffer[43] => Mux2.IN220
boardBuffer[43] => Mux3.IN220
boardBuffer[44] => Mux2.IN219
boardBuffer[44] => Mux3.IN219
boardBuffer[44] => Mux0.IN210
boardBuffer[44] => Mux1.IN218
boardBuffer[45] => Mux2.IN218
boardBuffer[45] => Mux3.IN218
boardBuffer[46] => Mux2.IN217
boardBuffer[46] => Mux3.IN217
boardBuffer[46] => Mux1.IN216
boardBuffer[47] => Mux2.IN216
boardBuffer[47] => Mux3.IN216
boardBuffer[48] => Mux2.IN215
boardBuffer[48] => Mux3.IN215
boardBuffer[48] => Mux0.IN206
boardBuffer[48] => Mux1.IN214
boardBuffer[49] => Mux2.IN214
boardBuffer[49] => Mux3.IN214
boardBuffer[50] => Mux2.IN213
boardBuffer[50] => Mux3.IN213
boardBuffer[50] => Mux1.IN212
boardBuffer[51] => Mux2.IN212
boardBuffer[51] => Mux3.IN212
boardBuffer[52] => Mux2.IN211
boardBuffer[52] => Mux3.IN211
boardBuffer[52] => Mux0.IN202
boardBuffer[52] => Mux1.IN210
boardBuffer[53] => Mux2.IN210
boardBuffer[53] => Mux3.IN210
boardBuffer[54] => Mux2.IN209
boardBuffer[54] => Mux3.IN209
boardBuffer[54] => Mux1.IN208
boardBuffer[55] => Mux2.IN208
boardBuffer[55] => Mux3.IN208
boardBuffer[56] => Mux2.IN207
boardBuffer[56] => Mux3.IN207
boardBuffer[56] => Mux0.IN198
boardBuffer[56] => Mux1.IN206
boardBuffer[57] => Mux2.IN206
boardBuffer[57] => Mux3.IN206
boardBuffer[58] => Mux2.IN205
boardBuffer[58] => Mux3.IN205
boardBuffer[58] => Mux1.IN204
boardBuffer[59] => Mux2.IN204
boardBuffer[59] => Mux3.IN204
boardBuffer[60] => Mux2.IN203
boardBuffer[60] => Mux3.IN203
boardBuffer[60] => Mux0.IN194
boardBuffer[60] => Mux1.IN202
boardBuffer[61] => Mux2.IN202
boardBuffer[61] => Mux3.IN202
boardBuffer[62] => Mux2.IN201
boardBuffer[62] => Mux3.IN201
boardBuffer[62] => Mux1.IN200
boardBuffer[63] => Mux2.IN200
boardBuffer[63] => Mux3.IN200
boardBuffer[64] => Mux2.IN199
boardBuffer[64] => Mux3.IN199
boardBuffer[64] => Mux0.IN190
boardBuffer[64] => Mux1.IN198
boardBuffer[65] => Mux2.IN198
boardBuffer[65] => Mux3.IN198
boardBuffer[66] => Mux2.IN197
boardBuffer[66] => Mux3.IN197
boardBuffer[66] => Mux1.IN196
boardBuffer[67] => Mux2.IN196
boardBuffer[67] => Mux3.IN196
boardBuffer[68] => Mux2.IN195
boardBuffer[68] => Mux3.IN195
boardBuffer[68] => Mux0.IN186
boardBuffer[68] => Mux1.IN194
boardBuffer[69] => Mux2.IN194
boardBuffer[69] => Mux3.IN194
boardBuffer[70] => Mux2.IN193
boardBuffer[70] => Mux3.IN193
boardBuffer[70] => Mux1.IN192
boardBuffer[71] => Mux2.IN192
boardBuffer[71] => Mux3.IN192
boardBuffer[72] => Mux2.IN191
boardBuffer[72] => Mux3.IN191
boardBuffer[72] => Mux0.IN182
boardBuffer[72] => Mux1.IN190
boardBuffer[73] => Mux2.IN190
boardBuffer[73] => Mux3.IN190
boardBuffer[74] => Mux2.IN189
boardBuffer[74] => Mux3.IN189
boardBuffer[74] => Mux1.IN188
boardBuffer[75] => Mux2.IN188
boardBuffer[75] => Mux3.IN188
boardBuffer[76] => Mux2.IN187
boardBuffer[76] => Mux3.IN187
boardBuffer[76] => Mux0.IN178
boardBuffer[76] => Mux1.IN186
boardBuffer[77] => Mux2.IN186
boardBuffer[77] => Mux3.IN186
boardBuffer[78] => Mux2.IN185
boardBuffer[78] => Mux3.IN185
boardBuffer[78] => Mux1.IN184
boardBuffer[79] => Mux2.IN184
boardBuffer[79] => Mux3.IN184
boardBuffer[80] => Mux2.IN183
boardBuffer[80] => Mux3.IN183
boardBuffer[80] => Mux0.IN174
boardBuffer[80] => Mux1.IN182
boardBuffer[81] => Mux2.IN182
boardBuffer[81] => Mux3.IN182
boardBuffer[82] => Mux2.IN181
boardBuffer[82] => Mux3.IN181
boardBuffer[82] => Mux1.IN180
boardBuffer[83] => Mux2.IN180
boardBuffer[83] => Mux3.IN180
boardBuffer[84] => Mux2.IN179
boardBuffer[84] => Mux3.IN179
boardBuffer[84] => Mux0.IN170
boardBuffer[84] => Mux1.IN178
boardBuffer[85] => Mux2.IN178
boardBuffer[85] => Mux3.IN178
boardBuffer[86] => Mux2.IN177
boardBuffer[86] => Mux3.IN177
boardBuffer[86] => Mux1.IN176
boardBuffer[87] => Mux2.IN176
boardBuffer[87] => Mux3.IN176
boardBuffer[88] => Mux2.IN175
boardBuffer[88] => Mux3.IN175
boardBuffer[88] => Mux0.IN166
boardBuffer[88] => Mux1.IN174
boardBuffer[89] => Mux2.IN174
boardBuffer[89] => Mux3.IN174
boardBuffer[90] => Mux2.IN173
boardBuffer[90] => Mux3.IN173
boardBuffer[90] => Mux1.IN172
boardBuffer[91] => Mux2.IN172
boardBuffer[91] => Mux3.IN172
boardBuffer[92] => Mux2.IN171
boardBuffer[92] => Mux3.IN171
boardBuffer[92] => Mux0.IN162
boardBuffer[92] => Mux1.IN170
boardBuffer[93] => Mux2.IN170
boardBuffer[93] => Mux3.IN170
boardBuffer[94] => Mux2.IN169
boardBuffer[94] => Mux3.IN169
boardBuffer[94] => Mux1.IN168
boardBuffer[95] => Mux2.IN168
boardBuffer[95] => Mux3.IN168
boardBuffer[96] => Mux2.IN167
boardBuffer[96] => Mux3.IN167
boardBuffer[96] => Mux0.IN158
boardBuffer[96] => Mux1.IN166
boardBuffer[97] => Mux2.IN166
boardBuffer[97] => Mux3.IN166
boardBuffer[98] => Mux2.IN165
boardBuffer[98] => Mux3.IN165
boardBuffer[98] => Mux1.IN164
boardBuffer[99] => Mux2.IN164
boardBuffer[99] => Mux3.IN164
boardBuffer[100] => Mux2.IN163
boardBuffer[100] => Mux3.IN163
boardBuffer[100] => Mux0.IN154
boardBuffer[100] => Mux1.IN162
boardBuffer[101] => Mux2.IN162
boardBuffer[101] => Mux3.IN162
boardBuffer[102] => Mux2.IN161
boardBuffer[102] => Mux3.IN161
boardBuffer[102] => Mux1.IN160
boardBuffer[103] => Mux2.IN160
boardBuffer[103] => Mux3.IN160
boardBuffer[104] => Mux2.IN159
boardBuffer[104] => Mux3.IN159
boardBuffer[104] => Mux0.IN150
boardBuffer[104] => Mux1.IN158
boardBuffer[105] => Mux2.IN158
boardBuffer[105] => Mux3.IN158
boardBuffer[106] => Mux2.IN157
boardBuffer[106] => Mux3.IN157
boardBuffer[106] => Mux1.IN156
boardBuffer[107] => Mux2.IN156
boardBuffer[107] => Mux3.IN156
boardBuffer[108] => Mux2.IN155
boardBuffer[108] => Mux3.IN155
boardBuffer[108] => Mux0.IN146
boardBuffer[108] => Mux1.IN154
boardBuffer[109] => Mux2.IN154
boardBuffer[109] => Mux3.IN154
boardBuffer[110] => Mux2.IN153
boardBuffer[110] => Mux3.IN153
boardBuffer[110] => Mux1.IN152
boardBuffer[111] => Mux2.IN152
boardBuffer[111] => Mux3.IN152
boardBuffer[112] => Mux2.IN151
boardBuffer[112] => Mux3.IN151
boardBuffer[112] => Mux0.IN142
boardBuffer[112] => Mux1.IN150
boardBuffer[113] => Mux2.IN150
boardBuffer[113] => Mux3.IN150
boardBuffer[114] => Mux2.IN149
boardBuffer[114] => Mux3.IN149
boardBuffer[114] => Mux1.IN148
boardBuffer[115] => Mux2.IN148
boardBuffer[115] => Mux3.IN148
boardBuffer[116] => Mux2.IN147
boardBuffer[116] => Mux3.IN147
boardBuffer[116] => Mux0.IN138
boardBuffer[116] => Mux1.IN146
boardBuffer[117] => Mux2.IN146
boardBuffer[117] => Mux3.IN146
boardBuffer[118] => Mux2.IN145
boardBuffer[118] => Mux3.IN145
boardBuffer[118] => Mux1.IN144
boardBuffer[119] => Mux2.IN144
boardBuffer[119] => Mux3.IN144
boardBuffer[120] => Mux2.IN143
boardBuffer[120] => Mux3.IN143
boardBuffer[120] => Mux0.IN134
boardBuffer[120] => Mux1.IN142
boardBuffer[121] => Mux2.IN142
boardBuffer[121] => Mux3.IN142
boardBuffer[122] => Mux2.IN141
boardBuffer[122] => Mux3.IN141
boardBuffer[122] => Mux1.IN140
boardBuffer[123] => Mux2.IN140
boardBuffer[123] => Mux3.IN140
boardBuffer[124] => Mux2.IN139
boardBuffer[124] => Mux3.IN139
boardBuffer[124] => Mux0.IN130
boardBuffer[124] => Mux1.IN138
boardBuffer[125] => Mux2.IN138
boardBuffer[125] => Mux3.IN138
boardBuffer[126] => Mux2.IN137
boardBuffer[126] => Mux3.IN137
boardBuffer[126] => Mux1.IN136
boardBuffer[127] => Mux2.IN136
boardBuffer[127] => Mux3.IN136
boardBuffer[128] => Mux2.IN135
boardBuffer[128] => Mux3.IN135
boardBuffer[128] => Mux0.IN126
boardBuffer[128] => Mux1.IN134
boardBuffer[129] => Mux2.IN134
boardBuffer[129] => Mux3.IN134
boardBuffer[130] => Mux2.IN133
boardBuffer[130] => Mux3.IN133
boardBuffer[130] => Mux1.IN132
boardBuffer[131] => Mux2.IN132
boardBuffer[131] => Mux3.IN132
boardBuffer[132] => Mux2.IN131
boardBuffer[132] => Mux3.IN131
boardBuffer[132] => Mux0.IN122
boardBuffer[132] => Mux1.IN130
boardBuffer[133] => Mux2.IN130
boardBuffer[133] => Mux3.IN130
boardBuffer[134] => Mux2.IN129
boardBuffer[134] => Mux3.IN129
boardBuffer[134] => Mux1.IN128
boardBuffer[135] => Mux2.IN128
boardBuffer[135] => Mux3.IN128
boardBuffer[136] => Mux2.IN127
boardBuffer[136] => Mux3.IN127
boardBuffer[136] => Mux0.IN118
boardBuffer[136] => Mux1.IN126
boardBuffer[137] => Mux2.IN126
boardBuffer[137] => Mux3.IN126
boardBuffer[138] => Mux2.IN125
boardBuffer[138] => Mux3.IN125
boardBuffer[138] => Mux1.IN124
boardBuffer[139] => Mux2.IN124
boardBuffer[139] => Mux3.IN124
boardBuffer[140] => Mux2.IN123
boardBuffer[140] => Mux3.IN123
boardBuffer[140] => Mux0.IN114
boardBuffer[140] => Mux1.IN122
boardBuffer[141] => Mux2.IN122
boardBuffer[141] => Mux3.IN122
boardBuffer[142] => Mux2.IN121
boardBuffer[142] => Mux3.IN121
boardBuffer[142] => Mux1.IN120
boardBuffer[143] => Mux2.IN120
boardBuffer[143] => Mux3.IN120
boardBuffer[144] => Mux2.IN119
boardBuffer[144] => Mux3.IN119
boardBuffer[144] => Mux0.IN110
boardBuffer[144] => Mux1.IN118
boardBuffer[145] => Mux2.IN118
boardBuffer[145] => Mux3.IN118
boardBuffer[146] => Mux2.IN117
boardBuffer[146] => Mux3.IN117
boardBuffer[146] => Mux1.IN116
boardBuffer[147] => Mux2.IN116
boardBuffer[147] => Mux3.IN116
boardBuffer[148] => Mux2.IN115
boardBuffer[148] => Mux3.IN115
boardBuffer[148] => Mux0.IN106
boardBuffer[148] => Mux1.IN114
boardBuffer[149] => Mux2.IN114
boardBuffer[149] => Mux3.IN114
boardBuffer[150] => Mux2.IN113
boardBuffer[150] => Mux3.IN113
boardBuffer[150] => Mux1.IN112
boardBuffer[151] => Mux2.IN112
boardBuffer[151] => Mux3.IN112
boardBuffer[152] => Mux2.IN111
boardBuffer[152] => Mux3.IN111
boardBuffer[152] => Mux0.IN102
boardBuffer[152] => Mux1.IN110
boardBuffer[153] => Mux2.IN110
boardBuffer[153] => Mux3.IN110
boardBuffer[154] => Mux2.IN109
boardBuffer[154] => Mux3.IN109
boardBuffer[154] => Mux1.IN108
boardBuffer[155] => Mux2.IN108
boardBuffer[155] => Mux3.IN108
boardBuffer[156] => Mux2.IN107
boardBuffer[156] => Mux3.IN107
boardBuffer[156] => Mux0.IN98
boardBuffer[156] => Mux1.IN106
boardBuffer[157] => Mux2.IN106
boardBuffer[157] => Mux3.IN106
boardBuffer[158] => Mux2.IN105
boardBuffer[158] => Mux3.IN105
boardBuffer[158] => Mux1.IN104
boardBuffer[159] => Mux2.IN104
boardBuffer[159] => Mux3.IN104
boardBuffer[160] => Mux2.IN103
boardBuffer[160] => Mux3.IN103
boardBuffer[160] => Mux0.IN94
boardBuffer[160] => Mux1.IN102
boardBuffer[161] => Mux2.IN102
boardBuffer[161] => Mux3.IN102
boardBuffer[162] => Mux2.IN101
boardBuffer[162] => Mux3.IN101
boardBuffer[162] => Mux1.IN100
boardBuffer[163] => Mux2.IN100
boardBuffer[163] => Mux3.IN100
boardBuffer[164] => Mux2.IN99
boardBuffer[164] => Mux3.IN99
boardBuffer[164] => Mux0.IN90
boardBuffer[164] => Mux1.IN98
boardBuffer[165] => Mux2.IN98
boardBuffer[165] => Mux3.IN98
boardBuffer[166] => Mux2.IN97
boardBuffer[166] => Mux3.IN97
boardBuffer[166] => Mux1.IN96
boardBuffer[167] => Mux2.IN96
boardBuffer[167] => Mux3.IN96
boardBuffer[168] => Mux2.IN95
boardBuffer[168] => Mux3.IN95
boardBuffer[168] => Mux0.IN86
boardBuffer[168] => Mux1.IN94
boardBuffer[169] => Mux2.IN94
boardBuffer[169] => Mux3.IN94
boardBuffer[170] => Mux2.IN93
boardBuffer[170] => Mux3.IN93
boardBuffer[170] => Mux1.IN92
boardBuffer[171] => Mux2.IN92
boardBuffer[171] => Mux3.IN92
boardBuffer[172] => Mux2.IN91
boardBuffer[172] => Mux3.IN91
boardBuffer[172] => Mux0.IN82
boardBuffer[172] => Mux1.IN90
boardBuffer[173] => Mux2.IN90
boardBuffer[173] => Mux3.IN90
boardBuffer[174] => Mux2.IN89
boardBuffer[174] => Mux3.IN89
boardBuffer[174] => Mux1.IN88
boardBuffer[175] => Mux2.IN88
boardBuffer[175] => Mux3.IN88
boardBuffer[176] => Mux2.IN87
boardBuffer[176] => Mux3.IN87
boardBuffer[176] => Mux0.IN78
boardBuffer[176] => Mux1.IN86
boardBuffer[177] => Mux2.IN86
boardBuffer[177] => Mux3.IN86
boardBuffer[178] => Mux2.IN85
boardBuffer[178] => Mux3.IN85
boardBuffer[178] => Mux1.IN84
boardBuffer[179] => Mux2.IN84
boardBuffer[179] => Mux3.IN84
boardBuffer[180] => Mux2.IN83
boardBuffer[180] => Mux3.IN83
boardBuffer[180] => Mux0.IN74
boardBuffer[180] => Mux1.IN82
boardBuffer[181] => Mux2.IN82
boardBuffer[181] => Mux3.IN82
boardBuffer[182] => Mux2.IN81
boardBuffer[182] => Mux3.IN81
boardBuffer[182] => Mux1.IN80
boardBuffer[183] => Mux2.IN80
boardBuffer[183] => Mux3.IN80
boardBuffer[184] => Mux2.IN79
boardBuffer[184] => Mux3.IN79
boardBuffer[184] => Mux0.IN70
boardBuffer[184] => Mux1.IN78
boardBuffer[185] => Mux2.IN78
boardBuffer[185] => Mux3.IN78
boardBuffer[186] => Mux2.IN77
boardBuffer[186] => Mux3.IN77
boardBuffer[186] => Mux1.IN76
boardBuffer[187] => Mux2.IN76
boardBuffer[187] => Mux3.IN76
boardBuffer[188] => Mux2.IN75
boardBuffer[188] => Mux3.IN75
boardBuffer[188] => Mux0.IN66
boardBuffer[188] => Mux1.IN74
boardBuffer[189] => Mux2.IN74
boardBuffer[189] => Mux3.IN74
boardBuffer[190] => Mux2.IN73
boardBuffer[190] => Mux3.IN73
boardBuffer[190] => Mux1.IN72
boardBuffer[191] => Mux2.IN72
boardBuffer[191] => Mux3.IN72
boardBuffer[192] => Mux2.IN71
boardBuffer[192] => Mux3.IN71
boardBuffer[192] => Mux0.IN62
boardBuffer[192] => Mux1.IN70
boardBuffer[193] => Mux2.IN70
boardBuffer[193] => Mux3.IN70
boardBuffer[194] => Mux2.IN69
boardBuffer[194] => Mux3.IN69
boardBuffer[194] => Mux1.IN68
boardBuffer[195] => Mux2.IN68
boardBuffer[195] => Mux3.IN68
boardBuffer[196] => Mux2.IN67
boardBuffer[196] => Mux3.IN67
boardBuffer[196] => Mux0.IN58
boardBuffer[196] => Mux1.IN66
boardBuffer[197] => Mux2.IN66
boardBuffer[197] => Mux3.IN66
boardBuffer[198] => Mux2.IN65
boardBuffer[198] => Mux3.IN65
boardBuffer[198] => Mux1.IN64
boardBuffer[199] => Mux2.IN64
boardBuffer[199] => Mux3.IN64
boardBuffer[200] => Mux2.IN63
boardBuffer[200] => Mux3.IN63
boardBuffer[200] => Mux0.IN54
boardBuffer[200] => Mux1.IN62
boardBuffer[201] => Mux2.IN62
boardBuffer[201] => Mux3.IN62
boardBuffer[202] => Mux2.IN61
boardBuffer[202] => Mux3.IN61
boardBuffer[202] => Mux1.IN60
boardBuffer[203] => Mux2.IN60
boardBuffer[203] => Mux3.IN60
boardBuffer[204] => Mux2.IN59
boardBuffer[204] => Mux3.IN59
boardBuffer[204] => Mux0.IN50
boardBuffer[204] => Mux1.IN58
boardBuffer[205] => Mux2.IN58
boardBuffer[205] => Mux3.IN58
boardBuffer[206] => Mux2.IN57
boardBuffer[206] => Mux3.IN57
boardBuffer[206] => Mux1.IN56
boardBuffer[207] => Mux2.IN56
boardBuffer[207] => Mux3.IN56
boardBuffer[208] => Mux2.IN55
boardBuffer[208] => Mux3.IN55
boardBuffer[208] => Mux0.IN46
boardBuffer[208] => Mux1.IN54
boardBuffer[209] => Mux2.IN54
boardBuffer[209] => Mux3.IN54
boardBuffer[210] => Mux2.IN53
boardBuffer[210] => Mux3.IN53
boardBuffer[210] => Mux1.IN52
boardBuffer[211] => Mux2.IN52
boardBuffer[211] => Mux3.IN52
boardBuffer[212] => Mux2.IN51
boardBuffer[212] => Mux3.IN51
boardBuffer[212] => Mux0.IN42
boardBuffer[212] => Mux1.IN50
boardBuffer[213] => Mux2.IN50
boardBuffer[213] => Mux3.IN50
boardBuffer[214] => Mux2.IN49
boardBuffer[214] => Mux3.IN49
boardBuffer[214] => Mux1.IN48
boardBuffer[215] => Mux2.IN48
boardBuffer[215] => Mux3.IN48
boardBuffer[216] => Mux2.IN47
boardBuffer[216] => Mux3.IN47
boardBuffer[216] => Mux0.IN38
boardBuffer[216] => Mux1.IN46
boardBuffer[217] => Mux2.IN46
boardBuffer[217] => Mux3.IN46
boardBuffer[218] => Mux2.IN45
boardBuffer[218] => Mux3.IN45
boardBuffer[218] => Mux1.IN44
boardBuffer[219] => Mux2.IN44
boardBuffer[219] => Mux3.IN44
boardBuffer[220] => Mux2.IN43
boardBuffer[220] => Mux3.IN43
boardBuffer[220] => Mux0.IN34
boardBuffer[220] => Mux1.IN42
boardBuffer[221] => Mux2.IN42
boardBuffer[221] => Mux3.IN42
boardBuffer[222] => Mux2.IN41
boardBuffer[222] => Mux3.IN41
boardBuffer[222] => Mux1.IN40
boardBuffer[223] => Mux2.IN40
boardBuffer[223] => Mux3.IN40
boardBuffer[224] => Mux2.IN39
boardBuffer[224] => Mux3.IN39
boardBuffer[224] => Mux0.IN30
boardBuffer[224] => Mux1.IN38
boardBuffer[225] => Mux2.IN38
boardBuffer[225] => Mux3.IN38
boardBuffer[226] => Mux2.IN37
boardBuffer[226] => Mux3.IN37
boardBuffer[226] => Mux1.IN36
boardBuffer[227] => Mux2.IN36
boardBuffer[227] => Mux3.IN36
boardBuffer[228] => Mux2.IN35
boardBuffer[228] => Mux3.IN35
boardBuffer[228] => Mux0.IN26
boardBuffer[228] => Mux1.IN34
boardBuffer[229] => Mux2.IN34
boardBuffer[229] => Mux3.IN34
boardBuffer[230] => Mux2.IN33
boardBuffer[230] => Mux3.IN33
boardBuffer[230] => Mux1.IN32
boardBuffer[231] => Mux2.IN32
boardBuffer[231] => Mux3.IN32
boardBuffer[232] => Mux2.IN31
boardBuffer[232] => Mux3.IN31
boardBuffer[232] => Mux0.IN22
boardBuffer[232] => Mux1.IN30
boardBuffer[233] => Mux2.IN30
boardBuffer[233] => Mux3.IN30
boardBuffer[234] => Mux2.IN29
boardBuffer[234] => Mux3.IN29
boardBuffer[234] => Mux1.IN28
boardBuffer[235] => Mux2.IN28
boardBuffer[235] => Mux3.IN28
boardBuffer[236] => Mux2.IN27
boardBuffer[236] => Mux3.IN27
boardBuffer[236] => Mux0.IN18
boardBuffer[236] => Mux1.IN26
boardBuffer[237] => Mux2.IN26
boardBuffer[237] => Mux3.IN26
boardBuffer[238] => Mux2.IN25
boardBuffer[238] => Mux3.IN25
boardBuffer[238] => Mux1.IN24
boardBuffer[239] => Mux2.IN24
boardBuffer[239] => Mux3.IN24
boardBuffer[240] => Mux2.IN23
boardBuffer[240] => Mux3.IN23
boardBuffer[240] => Mux0.IN14
boardBuffer[240] => Mux1.IN22
boardBuffer[241] => Mux2.IN22
boardBuffer[241] => Mux3.IN22
boardBuffer[242] => Mux2.IN21
boardBuffer[242] => Mux3.IN21
boardBuffer[242] => Mux1.IN20
boardBuffer[243] => Mux2.IN20
boardBuffer[243] => Mux3.IN20
boardBuffer[244] => Mux2.IN19
boardBuffer[244] => Mux3.IN19
boardBuffer[244] => Mux0.IN10
boardBuffer[244] => Mux1.IN18
boardBuffer[245] => Mux2.IN18
boardBuffer[245] => Mux3.IN18
boardBuffer[246] => Mux2.IN17
boardBuffer[246] => Mux3.IN17
boardBuffer[246] => Mux1.IN16
boardBuffer[247] => Mux2.IN16
boardBuffer[247] => Mux3.IN16
boardBuffer[248] => Mux2.IN15
boardBuffer[248] => Mux3.IN15
boardBuffer[248] => Mux0.IN6
boardBuffer[248] => Mux1.IN14
boardBuffer[249] => Mux2.IN14
boardBuffer[249] => Mux3.IN14
boardBuffer[250] => Mux2.IN13
boardBuffer[250] => Mux3.IN13
boardBuffer[250] => Mux1.IN12
boardBuffer[251] => Mux2.IN12
boardBuffer[251] => Mux3.IN12
boardBuffer[252] => Mux2.IN11
boardBuffer[252] => Mux3.IN11
boardBuffer[252] => Mux0.IN2
boardBuffer[252] => Mux1.IN10
boardBuffer[253] => Mux2.IN10
boardBuffer[253] => Mux3.IN10
boardBuffer[254] => Mux2.IN9
boardBuffer[254] => Mux3.IN9
boardBuffer[254] => Mux1.IN8
boardBuffer[255] => Mux2.IN8
boardBuffer[255] => Mux3.IN8
x[0] => Mod0.IN15
x[0] => Div0.IN15
x[0] => LessThan0.IN20
x[1] => Mod0.IN14
x[1] => Div0.IN14
x[1] => LessThan0.IN19
x[2] => Mod0.IN13
x[2] => Div0.IN13
x[2] => LessThan0.IN18
x[3] => Mod0.IN12
x[3] => Div0.IN12
x[3] => LessThan0.IN17
x[4] => Mod0.IN11
x[4] => Div0.IN11
x[4] => LessThan0.IN16
x[5] => Mod0.IN10
x[5] => Div0.IN10
x[5] => LessThan0.IN15
x[6] => Mod0.IN9
x[6] => Div0.IN9
x[6] => LessThan0.IN14
x[7] => Mod0.IN8
x[7] => Div0.IN8
x[7] => LessThan0.IN13
x[8] => Mod0.IN7
x[8] => Div0.IN7
x[8] => LessThan0.IN12
x[9] => Mod0.IN6
x[9] => Div0.IN6
x[9] => LessThan0.IN11
y[0] => Mod1.IN14
y[0] => Div1.IN14
y[1] => Mod1.IN13
y[1] => Div1.IN13
y[2] => Mod1.IN12
y[2] => Div1.IN12
y[3] => Mod1.IN11
y[3] => Div1.IN11
y[4] => Mod1.IN10
y[4] => Div1.IN10
y[5] => Mod1.IN9
y[5] => Div1.IN9
y[6] => Mod1.IN8
y[6] => Div1.IN8
y[7] => Mod1.IN7
y[7] => Div1.IN7
y[8] => Mod1.IN6
y[8] => Div1.IN6
r[0] <= color[16].DB_MAX_OUTPUT_PORT_TYPE
r[1] <= color[17].DB_MAX_OUTPUT_PORT_TYPE
r[2] <= color[18].DB_MAX_OUTPUT_PORT_TYPE
r[3] <= color[19].DB_MAX_OUTPUT_PORT_TYPE
r[4] <= color[20].DB_MAX_OUTPUT_PORT_TYPE
r[5] <= color[21].DB_MAX_OUTPUT_PORT_TYPE
r[6] <= color[22].DB_MAX_OUTPUT_PORT_TYPE
r[7] <= color[23].DB_MAX_OUTPUT_PORT_TYPE
g[0] <= color[8].DB_MAX_OUTPUT_PORT_TYPE
g[1] <= color[9].DB_MAX_OUTPUT_PORT_TYPE
g[2] <= color[10].DB_MAX_OUTPUT_PORT_TYPE
g[3] <= color[11].DB_MAX_OUTPUT_PORT_TYPE
g[4] <= color[12].DB_MAX_OUTPUT_PORT_TYPE
g[5] <= color[13].DB_MAX_OUTPUT_PORT_TYPE
g[6] <= color[14].DB_MAX_OUTPUT_PORT_TYPE
g[7] <= color[15].DB_MAX_OUTPUT_PORT_TYPE
b[0] <= color[0].DB_MAX_OUTPUT_PORT_TYPE
b[1] <= color[1].DB_MAX_OUTPUT_PORT_TYPE
b[2] <= color[2].DB_MAX_OUTPUT_PORT_TYPE
b[3] <= color[3].DB_MAX_OUTPUT_PORT_TYPE
b[4] <= color[4].DB_MAX_OUTPUT_PORT_TYPE
b[5] <= color[5].DB_MAX_OUTPUT_PORT_TYPE
b[6] <= color[6].DB_MAX_OUTPUT_PORT_TYPE
b[7] <= color[7].DB_MAX_OUTPUT_PORT_TYPE


