Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sun Apr 14 20:26:53 2024
| Host         : LAPTOP-SC6EAKJG running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file hdmi_colorbar_top_timing_summary_routed.rpt -rpx hdmi_colorbar_top_timing_summary_routed.rpx -warn_on_violation
| Design       : hdmi_colorbar_top
| Device       : 7z020-clg400
| Speed File   : -2  PRODUCTION 1.11 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.254        0.000                      0                10565        0.082        0.000                      0                10565       -0.259       -1.360                       9                  5273  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
sys_clk               {0.000 10.000}       20.000          50.000          
  clk_out1_clk_wiz_0  {0.000 3.333}        6.667           150.000         
  clk_out2_clk_wiz_0  {0.000 0.667}        1.333           750.000         
  clkfbout_clk_wiz_0  {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk                                                                                                                                                                 7.000        0.000                       0                     1  
  clk_out1_clk_wiz_0        0.254        0.000                      0                10523        0.082        0.000                      0                10523        2.833        0.000                       0                  5259  
  clk_out2_clk_wiz_0                                                                                                                                                   -0.259       -1.360                       9                    10  
  clkfbout_clk_wiz_0                                                                                                                                                   18.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          ----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**   clk_out1_clk_wiz_0  clk_out1_clk_wiz_0        1.643        0.000                      0                   42        1.419        0.000                      0                   42  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y1  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y1  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y1  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y1  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y1  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y1  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.254ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.082ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.833ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.254ns  (required time - arrival time)
  Source:                 u_video_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_video_display/u_contrast_adjust_r/point_data_out_reg[6]_rep__1/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@6.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.179ns  (logic 3.256ns (52.696%)  route 2.923ns (47.304%))
  Logic Levels:           6  (CARRY4=2 LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.068ns = ( 5.599 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5257, routed)        1.542    -0.484    u_video_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clka
    RAMB36_X4Y19         RAMB36E1                                     r  u_video_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.125     1.641 f  u_video_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           1.496     3.137    u_video_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_19[1]
    SLICE_X67Y77         LUT6 (Prop_lut6_I5_O)        0.105     3.242 f  u_video_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_2/O
                         net (fo=1, routed)           0.642     3.884    u_video_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_2_n_0
    SLICE_X66Y77         LUT5 (Prop_lut5_I2_O)        0.105     3.989 r  u_video_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=3, routed)           0.250     4.238    u_video_display/u_contrast_adjust_r/point_data_temp0_carry__1_i_1_n_0
    SLICE_X66Y76         LUT2 (Prop_lut2_I1_O)        0.105     4.343 r  u_video_display/u_contrast_adjust_r/point_data_temp0_carry__0_i_1/O
                         net (fo=1, routed)           0.000     4.343    u_video_display/u_contrast_adjust_r/point_data_temp0_carry__0_i_1_n_0
    SLICE_X66Y76         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314     4.657 r  u_video_display/u_contrast_adjust_r/point_data_temp0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.657    u_video_display/u_contrast_adjust_r/point_data_temp0_carry__0_n_0
    SLICE_X66Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     4.914 r  u_video_display/u_contrast_adjust_r/point_data_temp0_carry__1/O[1]
                         net (fo=32, routed)          0.536     5.450    u_video_display/u_contrast_adjust_r/point_data_temp0[10]
    SLICE_X65Y76         LUT2 (Prop_lut2_I0_O)        0.245     5.695 r  u_video_display/u_contrast_adjust_r/point_data_out[6]_rep_i_1__1/O
                         net (fo=1, routed)           0.000     5.695    u_video_display/u_contrast_adjust_r/point_data_out[6]_rep_i_1__1_n_0
    SLICE_X65Y76         FDCE                                         r  u_video_display/u_contrast_adjust_r/point_data_out_reg[6]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    U18                                               0.000     6.667 r  sys_clk (IN)
                         net (fo=0)                   0.000     6.667    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363     8.030 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     9.034    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242     2.792 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     4.247    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     4.324 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5257, routed)        1.275     5.599    u_video_display/u_contrast_adjust_r/clk_out1
    SLICE_X65Y76         FDCE                                         r  u_video_display/u_contrast_adjust_r/point_data_out_reg[6]_rep__1/C
                         clock pessimism              0.413     6.012    
                         clock uncertainty           -0.095     5.917    
    SLICE_X65Y76         FDCE (Setup_fdce_C_D)        0.032     5.949    u_video_display/u_contrast_adjust_r/point_data_out_reg[6]_rep__1
  -------------------------------------------------------------------
                         required time                          5.949    
                         arrival time                          -5.695    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.265ns  (required time - arrival time)
  Source:                 u_video_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_video_display/u_contrast_adjust_r/point_data_out_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@6.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.168ns  (logic 3.256ns (52.792%)  route 2.912ns (47.208%))
  Logic Levels:           6  (CARRY4=2 LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.068ns = ( 5.599 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5257, routed)        1.542    -0.484    u_video_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clka
    RAMB36_X4Y19         RAMB36E1                                     r  u_video_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.125     1.641 f  u_video_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           1.496     3.137    u_video_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_19[1]
    SLICE_X67Y77         LUT6 (Prop_lut6_I5_O)        0.105     3.242 f  u_video_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_2/O
                         net (fo=1, routed)           0.642     3.884    u_video_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_2_n_0
    SLICE_X66Y77         LUT5 (Prop_lut5_I2_O)        0.105     3.989 r  u_video_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=3, routed)           0.250     4.238    u_video_display/u_contrast_adjust_r/point_data_temp0_carry__1_i_1_n_0
    SLICE_X66Y76         LUT2 (Prop_lut2_I1_O)        0.105     4.343 r  u_video_display/u_contrast_adjust_r/point_data_temp0_carry__0_i_1/O
                         net (fo=1, routed)           0.000     4.343    u_video_display/u_contrast_adjust_r/point_data_temp0_carry__0_i_1_n_0
    SLICE_X66Y76         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314     4.657 r  u_video_display/u_contrast_adjust_r/point_data_temp0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.657    u_video_display/u_contrast_adjust_r/point_data_temp0_carry__0_n_0
    SLICE_X66Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     4.914 r  u_video_display/u_contrast_adjust_r/point_data_temp0_carry__1/O[1]
                         net (fo=32, routed)          0.525     5.439    u_video_display/u_contrast_adjust_r/point_data_temp0[10]
    SLICE_X65Y76         LUT2 (Prop_lut2_I0_O)        0.245     5.684 r  u_video_display/u_contrast_adjust_r/point_data_out[4]_i_1/O
                         net (fo=1, routed)           0.000     5.684    u_video_display/u_contrast_adjust_r/point_data_out_processed[4]
    SLICE_X65Y76         FDCE                                         r  u_video_display/u_contrast_adjust_r/point_data_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    U18                                               0.000     6.667 r  sys_clk (IN)
                         net (fo=0)                   0.000     6.667    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363     8.030 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     9.034    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242     2.792 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     4.247    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     4.324 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5257, routed)        1.275     5.599    u_video_display/u_contrast_adjust_r/clk_out1
    SLICE_X65Y76         FDCE                                         r  u_video_display/u_contrast_adjust_r/point_data_out_reg[4]/C
                         clock pessimism              0.413     6.012    
                         clock uncertainty           -0.095     5.917    
    SLICE_X65Y76         FDCE (Setup_fdce_C_D)        0.032     5.949    u_video_display/u_contrast_adjust_r/point_data_out_reg[4]
  -------------------------------------------------------------------
                         required time                          5.949    
                         arrival time                          -5.684    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.281ns  (required time - arrival time)
  Source:                 u_video_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_video_display/u_contrast_adjust_g/point_data_out_reg[4]_rep__1/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@6.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.163ns  (logic 3.412ns (55.365%)  route 2.751ns (44.635%))
  Logic Levels:           6  (CARRY4=2 LUT2=2 LUT5=2)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.059ns = ( 5.608 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5257, routed)        1.541    -0.485    u_video_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/clka
    RAMB36_X4Y18         RAMB36E1                                     r  u_video_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y18         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.125     1.640 r  u_video_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=1, routed)           1.132     2.772    u_video_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram[5]
    SLICE_X82Y75         LUT5 (Prop_lut5_I3_O)        0.105     2.877 r  u_video_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_INST_0_i_1/O
                         net (fo=1, routed)           0.635     3.512    u_video_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_INST_0_i_1_n_0
    SLICE_X80Y75         LUT5 (Prop_lut5_I0_O)        0.105     3.617 r  u_video_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_INST_0/O
                         net (fo=4, routed)           0.464     4.080    u_video_display/u_contrast_adjust_g/douta[3]
    SLICE_X80Y77         LUT2 (Prop_lut2_I0_O)        0.105     4.185 r  u_video_display/u_contrast_adjust_g/point_data_temp0_carry__0_i_3__0/O
                         net (fo=1, routed)           0.000     4.185    u_video_display/u_contrast_adjust_g/point_data_temp0_carry__0_i_3__0_n_0
    SLICE_X80Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     4.642 r  u_video_display/u_contrast_adjust_g/point_data_temp0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.642    u_video_display/u_contrast_adjust_g/point_data_temp0_carry__0_n_0
    SLICE_X80Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     4.907 r  u_video_display/u_contrast_adjust_g/point_data_temp0_carry__1/O[1]
                         net (fo=32, routed)          0.520     5.428    u_video_display/u_contrast_adjust_g/point_data_temp0_carry__1_n_6
    SLICE_X83Y79         LUT2 (Prop_lut2_I0_O)        0.250     5.678 r  u_video_display/u_contrast_adjust_g/point_data_out[4]_rep_i_1__4/O
                         net (fo=1, routed)           0.000     5.678    u_video_display/u_contrast_adjust_g/point_data_out[4]_rep_i_1__4_n_0
    SLICE_X83Y79         FDCE                                         r  u_video_display/u_contrast_adjust_g/point_data_out_reg[4]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    U18                                               0.000     6.667 r  sys_clk (IN)
                         net (fo=0)                   0.000     6.667    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363     8.030 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     9.034    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242     2.792 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     4.247    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     4.324 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5257, routed)        1.284     5.608    u_video_display/u_contrast_adjust_g/clk_out1
    SLICE_X83Y79         FDCE                                         r  u_video_display/u_contrast_adjust_g/point_data_out_reg[4]_rep__1/C
                         clock pessimism              0.413     6.021    
                         clock uncertainty           -0.095     5.926    
    SLICE_X83Y79         FDCE (Setup_fdce_C_D)        0.033     5.959    u_video_display/u_contrast_adjust_g/point_data_out_reg[4]_rep__1
  -------------------------------------------------------------------
                         required time                          5.959    
                         arrival time                          -5.678    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (required time - arrival time)
  Source:                 u_video_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_video_display/u_contrast_adjust_g/point_data_out_reg[6]_rep/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@6.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.160ns  (logic 3.412ns (55.388%)  route 2.748ns (44.612%))
  Logic Levels:           6  (CARRY4=2 LUT2=2 LUT5=2)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.061ns = ( 5.606 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5257, routed)        1.541    -0.485    u_video_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/clka
    RAMB36_X4Y18         RAMB36E1                                     r  u_video_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y18         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.125     1.640 r  u_video_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=1, routed)           1.132     2.772    u_video_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram[5]
    SLICE_X82Y75         LUT5 (Prop_lut5_I3_O)        0.105     2.877 r  u_video_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_INST_0_i_1/O
                         net (fo=1, routed)           0.635     3.512    u_video_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_INST_0_i_1_n_0
    SLICE_X80Y75         LUT5 (Prop_lut5_I0_O)        0.105     3.617 r  u_video_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_INST_0/O
                         net (fo=4, routed)           0.464     4.080    u_video_display/u_contrast_adjust_g/douta[3]
    SLICE_X80Y77         LUT2 (Prop_lut2_I0_O)        0.105     4.185 r  u_video_display/u_contrast_adjust_g/point_data_temp0_carry__0_i_3__0/O
                         net (fo=1, routed)           0.000     4.185    u_video_display/u_contrast_adjust_g/point_data_temp0_carry__0_i_3__0_n_0
    SLICE_X80Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     4.642 r  u_video_display/u_contrast_adjust_g/point_data_temp0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.642    u_video_display/u_contrast_adjust_g/point_data_temp0_carry__0_n_0
    SLICE_X80Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     4.907 r  u_video_display/u_contrast_adjust_g/point_data_temp0_carry__1/O[1]
                         net (fo=32, routed)          0.518     5.425    u_video_display/u_contrast_adjust_g/point_data_temp0_carry__1_n_6
    SLICE_X83Y78         LUT2 (Prop_lut2_I0_O)        0.250     5.675 r  u_video_display/u_contrast_adjust_g/point_data_out[6]_rep_i_1__2/O
                         net (fo=1, routed)           0.000     5.675    u_video_display/u_contrast_adjust_g/point_data_out[6]_rep_i_1__2_n_0
    SLICE_X83Y78         FDCE                                         r  u_video_display/u_contrast_adjust_g/point_data_out_reg[6]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    U18                                               0.000     6.667 r  sys_clk (IN)
                         net (fo=0)                   0.000     6.667    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363     8.030 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     9.034    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242     2.792 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     4.247    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     4.324 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5257, routed)        1.282     5.606    u_video_display/u_contrast_adjust_g/clk_out1
    SLICE_X83Y78         FDCE                                         r  u_video_display/u_contrast_adjust_g/point_data_out_reg[6]_rep/C
                         clock pessimism              0.413     6.019    
                         clock uncertainty           -0.095     5.924    
    SLICE_X83Y78         FDCE (Setup_fdce_C_D)        0.033     5.957    u_video_display/u_contrast_adjust_g/point_data_out_reg[6]_rep
  -------------------------------------------------------------------
                         required time                          5.957    
                         arrival time                          -5.675    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.284ns  (required time - arrival time)
  Source:                 u_video_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_video_display/u_contrast_adjust_g/point_data_out_reg[1]_rep/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@6.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.159ns  (logic 3.412ns (55.401%)  route 2.747ns (44.599%))
  Logic Levels:           6  (CARRY4=2 LUT2=2 LUT5=2)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.059ns = ( 5.608 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5257, routed)        1.541    -0.485    u_video_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/clka
    RAMB36_X4Y18         RAMB36E1                                     r  u_video_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y18         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.125     1.640 r  u_video_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=1, routed)           1.132     2.772    u_video_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram[5]
    SLICE_X82Y75         LUT5 (Prop_lut5_I3_O)        0.105     2.877 r  u_video_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_INST_0_i_1/O
                         net (fo=1, routed)           0.635     3.512    u_video_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_INST_0_i_1_n_0
    SLICE_X80Y75         LUT5 (Prop_lut5_I0_O)        0.105     3.617 r  u_video_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_INST_0/O
                         net (fo=4, routed)           0.464     4.080    u_video_display/u_contrast_adjust_g/douta[3]
    SLICE_X80Y77         LUT2 (Prop_lut2_I0_O)        0.105     4.185 r  u_video_display/u_contrast_adjust_g/point_data_temp0_carry__0_i_3__0/O
                         net (fo=1, routed)           0.000     4.185    u_video_display/u_contrast_adjust_g/point_data_temp0_carry__0_i_3__0_n_0
    SLICE_X80Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     4.642 r  u_video_display/u_contrast_adjust_g/point_data_temp0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.642    u_video_display/u_contrast_adjust_g/point_data_temp0_carry__0_n_0
    SLICE_X80Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     4.907 r  u_video_display/u_contrast_adjust_g/point_data_temp0_carry__1/O[1]
                         net (fo=32, routed)          0.516     5.424    u_video_display/u_contrast_adjust_g/point_data_temp0_carry__1_n_6
    SLICE_X83Y79         LUT2 (Prop_lut2_I0_O)        0.250     5.674 r  u_video_display/u_contrast_adjust_g/point_data_out[1]_rep_i_1__2/O
                         net (fo=1, routed)           0.000     5.674    u_video_display/u_contrast_adjust_g/point_data_out[1]_rep_i_1__2_n_0
    SLICE_X83Y79         FDCE                                         r  u_video_display/u_contrast_adjust_g/point_data_out_reg[1]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    U18                                               0.000     6.667 r  sys_clk (IN)
                         net (fo=0)                   0.000     6.667    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363     8.030 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     9.034    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242     2.792 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     4.247    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     4.324 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5257, routed)        1.284     5.608    u_video_display/u_contrast_adjust_g/clk_out1
    SLICE_X83Y79         FDCE                                         r  u_video_display/u_contrast_adjust_g/point_data_out_reg[1]_rep/C
                         clock pessimism              0.413     6.021    
                         clock uncertainty           -0.095     5.926    
    SLICE_X83Y79         FDCE (Setup_fdce_C_D)        0.032     5.958    u_video_display/u_contrast_adjust_g/point_data_out_reg[1]_rep
  -------------------------------------------------------------------
                         required time                          5.958    
                         arrival time                          -5.674    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.284ns  (required time - arrival time)
  Source:                 u_video_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_video_display/u_contrast_adjust_g/point_data_out_reg[4]_rep/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@6.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.156ns  (logic 3.412ns (55.424%)  route 2.744ns (44.576%))
  Logic Levels:           6  (CARRY4=2 LUT2=2 LUT5=2)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.061ns = ( 5.606 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5257, routed)        1.541    -0.485    u_video_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/clka
    RAMB36_X4Y18         RAMB36E1                                     r  u_video_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y18         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.125     1.640 r  u_video_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=1, routed)           1.132     2.772    u_video_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram[5]
    SLICE_X82Y75         LUT5 (Prop_lut5_I3_O)        0.105     2.877 r  u_video_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_INST_0_i_1/O
                         net (fo=1, routed)           0.635     3.512    u_video_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_INST_0_i_1_n_0
    SLICE_X80Y75         LUT5 (Prop_lut5_I0_O)        0.105     3.617 r  u_video_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_INST_0/O
                         net (fo=4, routed)           0.464     4.080    u_video_display/u_contrast_adjust_g/douta[3]
    SLICE_X80Y77         LUT2 (Prop_lut2_I0_O)        0.105     4.185 r  u_video_display/u_contrast_adjust_g/point_data_temp0_carry__0_i_3__0/O
                         net (fo=1, routed)           0.000     4.185    u_video_display/u_contrast_adjust_g/point_data_temp0_carry__0_i_3__0_n_0
    SLICE_X80Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     4.642 r  u_video_display/u_contrast_adjust_g/point_data_temp0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.642    u_video_display/u_contrast_adjust_g/point_data_temp0_carry__0_n_0
    SLICE_X80Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     4.907 r  u_video_display/u_contrast_adjust_g/point_data_temp0_carry__1/O[1]
                         net (fo=32, routed)          0.514     5.421    u_video_display/u_contrast_adjust_g/point_data_temp0_carry__1_n_6
    SLICE_X83Y78         LUT2 (Prop_lut2_I0_O)        0.250     5.671 r  u_video_display/u_contrast_adjust_g/point_data_out[4]_rep_i_1__2/O
                         net (fo=1, routed)           0.000     5.671    u_video_display/u_contrast_adjust_g/point_data_out[4]_rep_i_1__2_n_0
    SLICE_X83Y78         FDCE                                         r  u_video_display/u_contrast_adjust_g/point_data_out_reg[4]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    U18                                               0.000     6.667 r  sys_clk (IN)
                         net (fo=0)                   0.000     6.667    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363     8.030 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     9.034    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242     2.792 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     4.247    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     4.324 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5257, routed)        1.282     5.606    u_video_display/u_contrast_adjust_g/clk_out1
    SLICE_X83Y78         FDCE                                         r  u_video_display/u_contrast_adjust_g/point_data_out_reg[4]_rep/C
                         clock pessimism              0.413     6.019    
                         clock uncertainty           -0.095     5.924    
    SLICE_X83Y78         FDCE (Setup_fdce_C_D)        0.032     5.956    u_video_display/u_contrast_adjust_g/point_data_out_reg[4]_rep
  -------------------------------------------------------------------
                         required time                          5.956    
                         arrival time                          -5.671    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.290ns  (required time - arrival time)
  Source:                 u_video_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_video_display/u_contrast_adjust_r/point_data_out_reg[0]_rep/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@6.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.145ns  (logic 3.256ns (52.982%)  route 2.889ns (47.018%))
  Logic Levels:           6  (CARRY4=2 LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.063ns = ( 5.604 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5257, routed)        1.542    -0.484    u_video_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clka
    RAMB36_X4Y19         RAMB36E1                                     r  u_video_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.125     1.641 f  u_video_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           1.496     3.137    u_video_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_19[1]
    SLICE_X67Y77         LUT6 (Prop_lut6_I5_O)        0.105     3.242 f  u_video_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_2/O
                         net (fo=1, routed)           0.642     3.884    u_video_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_2_n_0
    SLICE_X66Y77         LUT5 (Prop_lut5_I2_O)        0.105     3.989 r  u_video_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=3, routed)           0.250     4.238    u_video_display/u_contrast_adjust_r/point_data_temp0_carry__1_i_1_n_0
    SLICE_X66Y76         LUT2 (Prop_lut2_I1_O)        0.105     4.343 r  u_video_display/u_contrast_adjust_r/point_data_temp0_carry__0_i_1/O
                         net (fo=1, routed)           0.000     4.343    u_video_display/u_contrast_adjust_r/point_data_temp0_carry__0_i_1_n_0
    SLICE_X66Y76         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314     4.657 r  u_video_display/u_contrast_adjust_r/point_data_temp0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.657    u_video_display/u_contrast_adjust_r/point_data_temp0_carry__0_n_0
    SLICE_X66Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     4.914 r  u_video_display/u_contrast_adjust_r/point_data_temp0_carry__1/O[1]
                         net (fo=32, routed)          0.502     5.417    u_video_display/u_contrast_adjust_r/point_data_temp0[10]
    SLICE_X67Y80         LUT2 (Prop_lut2_I1_O)        0.245     5.662 r  u_video_display/u_contrast_adjust_r/point_data_out[0]_rep_i_1/O
                         net (fo=1, routed)           0.000     5.662    u_video_display/u_contrast_adjust_r/point_data_out[0]_rep_i_1_n_0
    SLICE_X67Y80         FDCE                                         r  u_video_display/u_contrast_adjust_r/point_data_out_reg[0]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    U18                                               0.000     6.667 r  sys_clk (IN)
                         net (fo=0)                   0.000     6.667    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363     8.030 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     9.034    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242     2.792 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     4.247    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     4.324 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5257, routed)        1.280     5.604    u_video_display/u_contrast_adjust_r/clk_out1
    SLICE_X67Y80         FDCE                                         r  u_video_display/u_contrast_adjust_r/point_data_out_reg[0]_rep/C
                         clock pessimism              0.413     6.017    
                         clock uncertainty           -0.095     5.922    
    SLICE_X67Y80         FDCE (Setup_fdce_C_D)        0.030     5.952    u_video_display/u_contrast_adjust_r/point_data_out_reg[0]_rep
  -------------------------------------------------------------------
                         required time                          5.952    
                         arrival time                          -5.662    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.295ns  (required time - arrival time)
  Source:                 u_video_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_video_display/u_contrast_adjust_r/point_data_out_reg[3]_rep/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@6.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.142ns  (logic 3.256ns (53.008%)  route 2.886ns (46.992%))
  Logic Levels:           6  (CARRY4=2 LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.063ns = ( 5.604 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5257, routed)        1.542    -0.484    u_video_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clka
    RAMB36_X4Y19         RAMB36E1                                     r  u_video_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.125     1.641 f  u_video_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           1.496     3.137    u_video_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_19[1]
    SLICE_X67Y77         LUT6 (Prop_lut6_I5_O)        0.105     3.242 f  u_video_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_2/O
                         net (fo=1, routed)           0.642     3.884    u_video_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_2_n_0
    SLICE_X66Y77         LUT5 (Prop_lut5_I2_O)        0.105     3.989 r  u_video_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=3, routed)           0.250     4.238    u_video_display/u_contrast_adjust_r/point_data_temp0_carry__1_i_1_n_0
    SLICE_X66Y76         LUT2 (Prop_lut2_I1_O)        0.105     4.343 r  u_video_display/u_contrast_adjust_r/point_data_temp0_carry__0_i_1/O
                         net (fo=1, routed)           0.000     4.343    u_video_display/u_contrast_adjust_r/point_data_temp0_carry__0_i_1_n_0
    SLICE_X66Y76         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314     4.657 r  u_video_display/u_contrast_adjust_r/point_data_temp0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.657    u_video_display/u_contrast_adjust_r/point_data_temp0_carry__0_n_0
    SLICE_X66Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     4.914 r  u_video_display/u_contrast_adjust_r/point_data_temp0_carry__1/O[1]
                         net (fo=32, routed)          0.499     5.414    u_video_display/u_contrast_adjust_r/point_data_temp0[10]
    SLICE_X67Y80         LUT2 (Prop_lut2_I0_O)        0.245     5.659 r  u_video_display/u_contrast_adjust_r/point_data_out[3]_rep_i_1/O
                         net (fo=1, routed)           0.000     5.659    u_video_display/u_contrast_adjust_r/point_data_out[3]_rep_i_1_n_0
    SLICE_X67Y80         FDCE                                         r  u_video_display/u_contrast_adjust_r/point_data_out_reg[3]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    U18                                               0.000     6.667 r  sys_clk (IN)
                         net (fo=0)                   0.000     6.667    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363     8.030 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     9.034    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242     2.792 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     4.247    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     4.324 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5257, routed)        1.280     5.604    u_video_display/u_contrast_adjust_r/clk_out1
    SLICE_X67Y80         FDCE                                         r  u_video_display/u_contrast_adjust_r/point_data_out_reg[3]_rep/C
                         clock pessimism              0.413     6.017    
                         clock uncertainty           -0.095     5.922    
    SLICE_X67Y80         FDCE (Setup_fdce_C_D)        0.032     5.954    u_video_display/u_contrast_adjust_r/point_data_out_reg[3]_rep
  -------------------------------------------------------------------
                         required time                          5.954    
                         arrival time                          -5.659    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.297ns  (required time - arrival time)
  Source:                 u_video_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_video_display/u_contrast_adjust_r/point_data_out_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@6.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.173ns  (logic 3.261ns (52.830%)  route 2.912ns (47.170%))
  Logic Levels:           6  (CARRY4=2 LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.068ns = ( 5.599 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5257, routed)        1.542    -0.484    u_video_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clka
    RAMB36_X4Y19         RAMB36E1                                     r  u_video_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.125     1.641 f  u_video_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           1.496     3.137    u_video_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_19[1]
    SLICE_X67Y77         LUT6 (Prop_lut6_I5_O)        0.105     3.242 f  u_video_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_2/O
                         net (fo=1, routed)           0.642     3.884    u_video_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_2_n_0
    SLICE_X66Y77         LUT5 (Prop_lut5_I2_O)        0.105     3.989 r  u_video_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=3, routed)           0.250     4.238    u_video_display/u_contrast_adjust_r/point_data_temp0_carry__1_i_1_n_0
    SLICE_X66Y76         LUT2 (Prop_lut2_I1_O)        0.105     4.343 r  u_video_display/u_contrast_adjust_r/point_data_temp0_carry__0_i_1/O
                         net (fo=1, routed)           0.000     4.343    u_video_display/u_contrast_adjust_r/point_data_temp0_carry__0_i_1_n_0
    SLICE_X66Y76         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314     4.657 r  u_video_display/u_contrast_adjust_r/point_data_temp0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.657    u_video_display/u_contrast_adjust_r/point_data_temp0_carry__0_n_0
    SLICE_X66Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     4.914 r  u_video_display/u_contrast_adjust_r/point_data_temp0_carry__1/O[1]
                         net (fo=32, routed)          0.525     5.439    u_video_display/u_contrast_adjust_r/point_data_temp0[10]
    SLICE_X65Y76         LUT2 (Prop_lut2_I0_O)        0.250     5.689 r  u_video_display/u_contrast_adjust_r/point_data_out[5]_i_1/O
                         net (fo=1, routed)           0.000     5.689    u_video_display/u_contrast_adjust_r/point_data_out_processed[5]
    SLICE_X65Y76         FDCE                                         r  u_video_display/u_contrast_adjust_r/point_data_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    U18                                               0.000     6.667 r  sys_clk (IN)
                         net (fo=0)                   0.000     6.667    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363     8.030 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     9.034    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242     2.792 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     4.247    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     4.324 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5257, routed)        1.275     5.599    u_video_display/u_contrast_adjust_r/clk_out1
    SLICE_X65Y76         FDCE                                         r  u_video_display/u_contrast_adjust_r/point_data_out_reg[5]/C
                         clock pessimism              0.413     6.012    
                         clock uncertainty           -0.095     5.917    
    SLICE_X65Y76         FDCE (Setup_fdce_C_D)        0.069     5.986    u_video_display/u_contrast_adjust_r/point_data_out_reg[5]
  -------------------------------------------------------------------
                         required time                          5.986    
                         arrival time                          -5.689    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.301ns  (required time - arrival time)
  Source:                 u_video_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_video_display/u_contrast_adjust_b/point_data_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@6.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.247ns  (logic 3.386ns (54.204%)  route 2.861ns (45.796%))
  Logic Levels:           6  (CARRY4=2 LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.010ns = ( 5.657 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5257, routed)        1.527    -0.499    u_video_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/clka
    RAMB36_X4Y15         RAMB36E1                                     r  u_video_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[6])
                                                      2.125     1.626 r  u_video_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6]
                         net (fo=1, routed)           1.123     2.750    u_video_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_30[6]
    SLICE_X101Y72        LUT6 (Prop_lut6_I3_O)        0.105     2.855 r  u_video_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[21]_INST_0_i_3/O
                         net (fo=1, routed)           0.503     3.357    u_video_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[21]_INST_0_i_3_n_0
    SLICE_X101Y73        LUT5 (Prop_lut5_I4_O)        0.105     3.462 r  u_video_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[21]_INST_0/O
                         net (fo=4, routed)           0.592     4.054    u_video_display/u_contrast_adjust_b/douta[5]
    SLICE_X100Y74        LUT2 (Prop_lut2_I1_O)        0.105     4.159 r  u_video_display/u_contrast_adjust_b/point_data_temp0_carry__0_i_3__1/O
                         net (fo=1, routed)           0.000     4.159    u_video_display/u_contrast_adjust_b/point_data_temp0_carry__0_i_3__1_n_0
    SLICE_X100Y74        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     4.603 r  u_video_display/u_contrast_adjust_b/point_data_temp0_carry__0/CO[3]
                         net (fo=1, routed)           0.008     4.611    u_video_display/u_contrast_adjust_b/point_data_temp0_carry__0_n_0
    SLICE_X100Y75        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     4.868 r  u_video_display/u_contrast_adjust_b/point_data_temp0_carry__1/O[1]
                         net (fo=32, routed)          0.635     5.503    u_video_display/u_contrast_adjust_b/point_data_temp0_carry__1_n_6
    SLICE_X98Y74         LUT2 (Prop_lut2_I0_O)        0.245     5.748 r  u_video_display/u_contrast_adjust_b/point_data_out[2]_i_1__1/O
                         net (fo=1, routed)           0.000     5.748    u_video_display/u_contrast_adjust_b/point_data_out[2]_i_1__1_n_0
    SLICE_X98Y74         FDCE                                         r  u_video_display/u_contrast_adjust_b/point_data_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    U18                                               0.000     6.667 r  sys_clk (IN)
                         net (fo=0)                   0.000     6.667    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363     8.030 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     9.034    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242     2.792 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     4.247    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     4.324 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5257, routed)        1.333     5.657    u_video_display/u_contrast_adjust_b/clk_out1
    SLICE_X98Y74         FDCE                                         r  u_video_display/u_contrast_adjust_b/point_data_out_reg[2]/C
                         clock pessimism              0.413     6.070    
                         clock uncertainty           -0.095     5.975    
    SLICE_X98Y74         FDCE (Setup_fdce_C_D)        0.074     6.049    u_video_display/u_contrast_adjust_b/point_data_out_reg[2]
  -------------------------------------------------------------------
                         required time                          6.049    
                         arrival time                          -5.748    
  -------------------------------------------------------------------
                         slack                                  0.301    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 u_video_driver/cnt_v_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_video_driver/pixel_ypos_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.186ns (35.483%)  route 0.338ns (64.517%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5257, routed)        0.607    -0.576    u_video_driver/clk_out1
    SLICE_X91Y99         FDCE                                         r  u_video_driver/cnt_v_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y99         FDCE (Prop_fdce_C_Q)         0.141    -0.435 r  u_video_driver/cnt_v_reg[8]/Q
                         net (fo=8, routed)           0.338    -0.097    u_video_driver/cnt_v_reg_n_0_[8]
    SLICE_X91Y102        LUT6 (Prop_lut6_I2_O)        0.045    -0.052 r  u_video_driver/pixel_ypos[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.052    u_video_driver/pixel_ypos[10]_i_1_n_0
    SLICE_X91Y102        FDCE                                         r  u_video_driver/pixel_ypos_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5257, routed)        0.963    -0.729    u_video_driver/clk_out1
    SLICE_X91Y102        FDCE                                         r  u_video_driver/pixel_ypos_reg[10]/C
                         clock pessimism              0.504    -0.224    
    SLICE_X91Y102        FDCE (Hold_fdce_C_D)         0.091    -0.133    u_video_driver/pixel_ypos_reg[10]
  -------------------------------------------------------------------
                         required time                          0.133    
                         arrival time                          -0.052    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 u_video_driver/cnt_h_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_video_driver/pixel_xpos_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.186ns (71.659%)  route 0.074ns (28.341%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5257, routed)        0.584    -0.599    u_video_driver/clk_out1
    SLICE_X87Y99         FDCE                                         r  u_video_driver/cnt_h_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y99         FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  u_video_driver/cnt_h_reg[9]/Q
                         net (fo=5, routed)           0.074    -0.384    u_video_driver/cnt_h_reg[9]
    SLICE_X86Y99         LUT6 (Prop_lut6_I5_O)        0.045    -0.339 r  u_video_driver/pixel_xpos[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.339    u_video_driver/pixel_xpos[9]_i_1_n_0
    SLICE_X86Y99         FDCE                                         r  u_video_driver/pixel_xpos_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5257, routed)        0.854    -0.838    u_video_driver/clk_out1
    SLICE_X86Y99         FDCE                                         r  u_video_driver/pixel_xpos_reg[9]/C
                         clock pessimism              0.252    -0.586    
    SLICE_X86Y99         FDCE (Hold_fdce_C_D)         0.121    -0.465    u_video_driver/pixel_xpos_reg[9]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.339    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 u_video_display/rom_addr_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_video_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.141ns (33.604%)  route 0.279ns (66.396%))
  Logic Levels:           0  
  Clock Path Skew:        0.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5257, routed)        0.583    -0.600    u_video_display/clk_out1
    SLICE_X89Y94         FDCE                                         r  u_video_display/rom_addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y94         FDCE (Prop_fdce_C_Q)         0.141    -0.459 r  u_video_display/rom_addr_reg[11]/Q
                         net (fo=29, routed)          0.279    -0.180    u_video_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/addra[11]
    RAMB36_X4Y18         RAMB36E1                                     r  u_video_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5257, routed)        0.915    -0.777    u_video_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/clka
    RAMB36_X4Y18         RAMB36E1                                     r  u_video_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.275    -0.502    
    RAMB36_X4Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183    -0.319    u_video_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.319    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 u_video_driver/cnt_v_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_rgb2dvi_0/encoder_b/c1_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.209ns (46.226%)  route 0.243ns (53.774%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5257, routed)        0.689    -0.493    u_video_driver/clk_out1
    SLICE_X90Y100        FDCE                                         r  u_video_driver/cnt_v_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y100        FDCE (Prop_fdce_C_Q)         0.164    -0.329 r  u_video_driver/cnt_v_reg[10]/Q
                         net (fo=6, routed)           0.243    -0.086    u_video_driver/cnt_v_reg_n_0_[10]
    SLICE_X90Y98         LUT6 (Prop_lut6_I3_O)        0.045    -0.041 r  u_video_driver/c1_q_i_1/O
                         net (fo=1, routed)           0.000    -0.041    u_rgb2dvi_0/encoder_b/c1
    SLICE_X90Y98         FDRE                                         r  u_rgb2dvi_0/encoder_b/c1_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5257, routed)        0.877    -0.815    u_rgb2dvi_0/encoder_b/clk_out1
    SLICE_X90Y98         FDRE                                         r  u_rgb2dvi_0/encoder_b/c1_q_reg/C
                         clock pessimism              0.504    -0.310    
    SLICE_X90Y98         FDRE (Hold_fdre_C_D)         0.121    -0.189    u_rgb2dvi_0/encoder_b/c1_q_reg
  -------------------------------------------------------------------
                         required time                          0.189    
                         arrival time                          -0.041    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 u_video_display/u_contrast_adjust_g/point_data_out_reg[6]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_video_display/u_fifo/buffer_reg[4][14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.580ns  (logic 0.141ns (24.302%)  route 0.439ns (75.698%))
  Logic Levels:           0  
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5257, routed)        0.573    -0.610    u_video_display/u_contrast_adjust_g/clk_out1
    SLICE_X83Y78         FDCE                                         r  u_video_display/u_contrast_adjust_g/point_data_out_reg[6]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y78         FDCE (Prop_fdce_C_Q)         0.141    -0.469 r  u_video_display/u_contrast_adjust_g/point_data_out_reg[6]_rep__1/Q
                         net (fo=64, routed)          0.439    -0.030    u_video_display/u_fifo/point_data_out_reg[7]_rep__1[14]
    SLICE_X84Y103        FDRE                                         r  u_video_display/u_fifo/buffer_reg[4][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5257, routed)        0.938    -0.754    u_video_display/u_fifo/clk_out1
    SLICE_X84Y103        FDRE                                         r  u_video_display/u_fifo/buffer_reg[4][14]/C
                         clock pessimism              0.504    -0.249    
    SLICE_X84Y103        FDRE (Hold_fdre_C_D)         0.066    -0.183    u_video_display/u_fifo/buffer_reg[4][14]
  -------------------------------------------------------------------
                         required time                          0.183    
                         arrival time                          -0.030    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 u_video_display/u_contrast_adjust_r/point_data_out_reg[6]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_video_display/u_fifo/buffer_reg[60][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.600ns  (logic 0.141ns (23.515%)  route 0.459ns (76.485%))
  Logic Levels:           0  
  Clock Path Skew:        0.363ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5257, routed)        0.567    -0.616    u_video_display/u_contrast_adjust_r/clk_out1
    SLICE_X65Y76         FDCE                                         r  u_video_display/u_contrast_adjust_r/point_data_out_reg[6]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y76         FDCE (Prop_fdce_C_Q)         0.141    -0.475 r  u_video_display/u_contrast_adjust_r/point_data_out_reg[6]_rep__1/Q
                         net (fo=64, routed)          0.459    -0.016    u_video_display/u_fifo/point_data_out_reg[7]_rep__1[6]
    SLICE_X67Y100        FDRE                                         r  u_video_display/u_fifo/buffer_reg[60][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5257, routed)        0.935    -0.757    u_video_display/u_fifo/clk_out1
    SLICE_X67Y100        FDRE                                         r  u_video_display/u_fifo/buffer_reg[60][6]/C
                         clock pessimism              0.504    -0.252    
    SLICE_X67Y100        FDRE (Hold_fdre_C_D)         0.075    -0.177    u_video_display/u_fifo/buffer_reg[60][6]
  -------------------------------------------------------------------
                         required time                          0.177    
                         arrival time                          -0.016    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 u_video_display/u_contrast_adjust_b/point_data_out_reg[2]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_video_display/u_fifo/buffer_reg[136][18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.594ns  (logic 0.164ns (27.631%)  route 0.430ns (72.369%))
  Logic Levels:           0  
  Clock Path Skew:        0.364ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5257, routed)        0.595    -0.588    u_video_display/u_contrast_adjust_b/clk_out1
    SLICE_X102Y75        FDCE                                         r  u_video_display/u_contrast_adjust_b/point_data_out_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y75        FDCE (Prop_fdce_C_Q)         0.164    -0.424 r  u_video_display/u_contrast_adjust_b/point_data_out_reg[2]_rep/Q
                         net (fo=64, routed)          0.430     0.006    u_video_display/u_fifo/point_data_out_reg[7]_rep[18]
    SLICE_X103Y106       FDRE                                         r  u_video_display/u_fifo/buffer_reg[136][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5257, routed)        0.964    -0.728    u_video_display/u_fifo/clk_out1
    SLICE_X103Y106       FDRE                                         r  u_video_display/u_fifo/buffer_reg[136][18]/C
                         clock pessimism              0.504    -0.223    
    SLICE_X103Y106       FDRE (Hold_fdre_C_D)         0.066    -0.157    u_video_display/u_fifo/buffer_reg[136][18]
  -------------------------------------------------------------------
                         required time                          0.157    
                         arrival time                           0.006    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 u_video_driver/cnt_h_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_video_driver/pixel_xpos_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.186ns (60.982%)  route 0.119ns (39.018%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5257, routed)        0.584    -0.599    u_video_driver/clk_out1
    SLICE_X87Y99         FDCE                                         r  u_video_driver/cnt_h_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y99         FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  u_video_driver/cnt_h_reg[8]/Q
                         net (fo=6, routed)           0.119    -0.339    u_video_driver/cnt_h_reg[8]
    SLICE_X86Y99         LUT5 (Prop_lut5_I2_O)        0.045    -0.294 r  u_video_driver/pixel_xpos[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.294    u_video_driver/pixel_xpos[10]_i_1_n_0
    SLICE_X86Y99         FDCE                                         r  u_video_driver/pixel_xpos_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5257, routed)        0.854    -0.838    u_video_driver/clk_out1
    SLICE_X86Y99         FDCE                                         r  u_video_driver/pixel_xpos_reg[10]/C
                         clock pessimism              0.252    -0.586    
    SLICE_X86Y99         FDCE (Hold_fdce_C_D)         0.120    -0.466    u_video_driver/pixel_xpos_reg[10]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 u_video_driver/cnt_v_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_video_driver/cnt_v_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.189ns (59.349%)  route 0.129ns (40.651%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5257, routed)        0.607    -0.576    u_video_driver/clk_out1
    SLICE_X91Y99         FDCE                                         r  u_video_driver/cnt_v_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y99         FDCE (Prop_fdce_C_Q)         0.141    -0.435 r  u_video_driver/cnt_v_reg[0]/Q
                         net (fo=8, routed)           0.129    -0.305    u_video_driver/cnt_v_reg_n_0_[0]
    SLICE_X90Y99         LUT5 (Prop_lut5_I1_O)        0.048    -0.257 r  u_video_driver/cnt_v[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.257    u_video_driver/cnt_v[3]_i_1_n_0
    SLICE_X90Y99         FDCE                                         r  u_video_driver/cnt_v_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5257, routed)        0.877    -0.815    u_video_driver/clk_out1
    SLICE_X90Y99         FDCE                                         r  u_video_driver/cnt_v_reg[3]/C
                         clock pessimism              0.252    -0.563    
    SLICE_X90Y99         FDCE (Hold_fdce_C_D)         0.131    -0.432    u_video_driver/cnt_v_reg[3]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 u_video_display/u_contrast_adjust_r/point_data_out_reg[6]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_video_display/u_fifo/buffer_reg[57][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.141ns (22.876%)  route 0.475ns (77.124%))
  Logic Levels:           0  
  Clock Path Skew:        0.363ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5257, routed)        0.567    -0.616    u_video_display/u_contrast_adjust_r/clk_out1
    SLICE_X65Y76         FDCE                                         r  u_video_display/u_contrast_adjust_r/point_data_out_reg[6]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y76         FDCE (Prop_fdce_C_Q)         0.141    -0.475 r  u_video_display/u_contrast_adjust_r/point_data_out_reg[6]_rep__1/Q
                         net (fo=64, routed)          0.475     0.001    u_video_display/u_fifo/point_data_out_reg[7]_rep__1[6]
    SLICE_X65Y101        FDRE                                         r  u_video_display/u_fifo/buffer_reg[57][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5257, routed)        0.935    -0.757    u_video_display/u_fifo/clk_out1
    SLICE_X65Y101        FDRE                                         r  u_video_display/u_fifo/buffer_reg[57][6]/C
                         clock pessimism              0.504    -0.252    
    SLICE_X65Y101        FDRE (Hold_fdre_C_D)         0.075    -0.177    u_video_display/u_fifo/buffer_reg[57][6]
  -------------------------------------------------------------------
                         required time                          0.177    
                         arrival time                           0.001    
  -------------------------------------------------------------------
                         slack                                  0.178    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 3.333 }
Period(ns):         6.667
Sources:            { clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         6.667       4.497      RAMB18_X3Y24     u_video_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         6.667       4.497      RAMB18_X3Y24     u_video_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         6.667       4.497      RAMB36_X3Y14     u_video_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         6.667       4.497      RAMB36_X3Y14     u_video_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         6.667       4.497      RAMB36_X4Y16     u_video_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         6.667       4.497      RAMB36_X4Y16     u_video_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         6.667       4.497      RAMB36_X4Y17     u_video_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         6.667       4.497      RAMB36_X4Y17     u_video_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         6.667       4.497      RAMB36_X5Y13     u_video_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         6.667       4.497      RAMB36_X5Y13     u_video_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       6.667       206.693    MMCME2_ADV_X1Y1  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         3.333       2.833      SLICE_X88Y86     u_video_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/u_video_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_1_cooolDelFlop/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         3.333       2.833      SLICE_X88Y86     u_video_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/u_video_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_1_cooolDelFlop/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         3.333       2.833      SLICE_X90Y81     u_video_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/u_video_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_17_cooolDelFlop/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         3.333       2.833      SLICE_X86Y86     u_video_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/u_video_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_32_cooolDelFlop/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         3.333       2.833      SLICE_X86Y86     u_video_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/u_video_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_32_cooolDelFlop/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X56Y134    u_video_display/u_fifo/buffer_reg[110][8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X61Y134    u_video_display/u_fifo/buffer_reg[111][12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X61Y134    u_video_display/u_fifo/buffer_reg[111][12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X62Y124    u_video_display/u_fifo/buffer_reg[111][14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X87Y119    u_video_display/u_fifo/buffer_reg[111][15]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         3.333       2.833      SLICE_X89Y84     u_video_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/u_video_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_47_cooolDelFlop/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X56Y134    u_video_display/u_fifo/buffer_reg[110][8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X84Y127    u_video_display/u_fifo/buffer_reg[110][9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X58Y135    u_video_display/u_fifo/buffer_reg[111][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X62Y124    u_video_display/u_fifo/buffer_reg[111][14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X87Y119    u_video_display/u_fifo/buffer_reg[111][15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X87Y119    u_video_display/u_fifo/buffer_reg[111][16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X87Y119    u_video_display/u_fifo/buffer_reg[111][19]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X62Y124    u_video_display/u_fifo/buffer_reg[111][1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X62Y124    u_video_display/u_fifo/buffer_reg[111][21]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            9  Failing Endpoints,  Worst Slack       -0.259ns,  Total Violation       -1.360ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 0.667 }
Period(ns):         1.333
Sources:            { clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.592         1.333       -0.259     BUFGCTRL_X0Y17   clk_wiz_0/inst/clkout2_buf/I
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         1.333       -0.138     OLOGIC_X1Y68     u_rgb2dvi_0/serializer_b/OSERDESE2_Master/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         1.333       -0.138     OLOGIC_X1Y67     u_rgb2dvi_0/serializer_b/OSERDESE2_Slave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         1.333       -0.138     OLOGIC_X1Y74     u_rgb2dvi_0/serializer_clk/OSERDESE2_Master/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         1.333       -0.138     OLOGIC_X1Y73     u_rgb2dvi_0/serializer_clk/OSERDESE2_Slave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         1.333       -0.138     OLOGIC_X1Y70     u_rgb2dvi_0/serializer_g/OSERDESE2_Master/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         1.333       -0.138     OLOGIC_X1Y69     u_rgb2dvi_0/serializer_g/OSERDESE2_Slave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         1.333       -0.138     OLOGIC_X1Y72     u_rgb2dvi_0/serializer_r/OSERDESE2_Master/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         1.333       -0.138     OLOGIC_X1Y71     u_rgb2dvi_0/serializer_r/OSERDESE2_Slave/CLK
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         1.333       0.084      MMCME2_ADV_X1Y1  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       1.333       212.027    MMCME2_ADV_X1Y1  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         20.000      18.408     BUFGCTRL_X0Y18   clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y1  clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y1  clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y1  clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y1  clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.643ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.419ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.643ns  (required time - arrival time)
  Source:                 u_rgb2dvi_0/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_rgb2dvi_0/encoder_b/cnt_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@6.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.461ns  (logic 0.433ns (9.706%)  route 4.028ns (90.294%))
  Logic Levels:           0  
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.006ns = ( 5.661 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.457ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5257, routed)        1.569    -0.457    u_rgb2dvi_0/reset_syn/clk_out1
    SLICE_X112Y64        FDPE                                         r  u_rgb2dvi_0/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y64        FDPE (Prop_fdpe_C_Q)         0.433    -0.024 f  u_rgb2dvi_0/reset_syn/reset_2_reg/Q
                         net (fo=50, routed)          4.028     4.005    u_rgb2dvi_0/encoder_b/AR[0]
    SLICE_X97Y69         FDCE                                         f  u_rgb2dvi_0/encoder_b/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    U18                                               0.000     6.667 r  sys_clk (IN)
                         net (fo=0)                   0.000     6.667    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363     8.030 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     9.034    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242     2.792 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     4.247    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     4.324 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5257, routed)        1.337     5.661    u_rgb2dvi_0/encoder_b/clk_out1
    SLICE_X97Y69         FDCE                                         r  u_rgb2dvi_0/encoder_b/cnt_reg[4]/C
                         clock pessimism              0.413     6.074    
                         clock uncertainty           -0.095     5.979    
    SLICE_X97Y69         FDCE (Recov_fdce_C_CLR)     -0.331     5.648    u_rgb2dvi_0/encoder_b/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          5.648    
                         arrival time                          -4.005    
  -------------------------------------------------------------------
                         slack                                  1.643    

Slack (MET) :             1.953ns  (required time - arrival time)
  Source:                 u_rgb2dvi_0/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_rgb2dvi_0/encoder_b/dout_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@6.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.228ns  (logic 0.433ns (10.242%)  route 3.795ns (89.758%))
  Logic Levels:           0  
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.003ns = ( 5.664 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.457ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5257, routed)        1.569    -0.457    u_rgb2dvi_0/reset_syn/clk_out1
    SLICE_X112Y64        FDPE                                         r  u_rgb2dvi_0/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y64        FDPE (Prop_fdpe_C_Q)         0.433    -0.024 f  u_rgb2dvi_0/reset_syn/reset_2_reg/Q
                         net (fo=50, routed)          3.795     3.771    u_rgb2dvi_0/encoder_b/AR[0]
    SLICE_X98Y68         FDCE                                         f  u_rgb2dvi_0/encoder_b/dout_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    U18                                               0.000     6.667 r  sys_clk (IN)
                         net (fo=0)                   0.000     6.667    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363     8.030 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     9.034    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242     2.792 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     4.247    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     4.324 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5257, routed)        1.340     5.664    u_rgb2dvi_0/encoder_b/clk_out1
    SLICE_X98Y68         FDCE                                         r  u_rgb2dvi_0/encoder_b/dout_reg[3]/C
                         clock pessimism              0.413     6.077    
                         clock uncertainty           -0.095     5.982    
    SLICE_X98Y68         FDCE (Recov_fdce_C_CLR)     -0.258     5.724    u_rgb2dvi_0/encoder_b/dout_reg[3]
  -------------------------------------------------------------------
                         required time                          5.724    
                         arrival time                          -3.771    
  -------------------------------------------------------------------
                         slack                                  1.953    

Slack (MET) :             1.953ns  (required time - arrival time)
  Source:                 u_rgb2dvi_0/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_rgb2dvi_0/encoder_b/dout_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@6.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.228ns  (logic 0.433ns (10.242%)  route 3.795ns (89.758%))
  Logic Levels:           0  
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.003ns = ( 5.664 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.457ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5257, routed)        1.569    -0.457    u_rgb2dvi_0/reset_syn/clk_out1
    SLICE_X112Y64        FDPE                                         r  u_rgb2dvi_0/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y64        FDPE (Prop_fdpe_C_Q)         0.433    -0.024 f  u_rgb2dvi_0/reset_syn/reset_2_reg/Q
                         net (fo=50, routed)          3.795     3.771    u_rgb2dvi_0/encoder_b/AR[0]
    SLICE_X98Y68         FDCE                                         f  u_rgb2dvi_0/encoder_b/dout_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    U18                                               0.000     6.667 r  sys_clk (IN)
                         net (fo=0)                   0.000     6.667    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363     8.030 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     9.034    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242     2.792 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     4.247    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     4.324 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5257, routed)        1.340     5.664    u_rgb2dvi_0/encoder_b/clk_out1
    SLICE_X98Y68         FDCE                                         r  u_rgb2dvi_0/encoder_b/dout_reg[5]/C
                         clock pessimism              0.413     6.077    
                         clock uncertainty           -0.095     5.982    
    SLICE_X98Y68         FDCE (Recov_fdce_C_CLR)     -0.258     5.724    u_rgb2dvi_0/encoder_b/dout_reg[5]
  -------------------------------------------------------------------
                         required time                          5.724    
                         arrival time                          -3.771    
  -------------------------------------------------------------------
                         slack                                  1.953    

Slack (MET) :             1.953ns  (required time - arrival time)
  Source:                 u_rgb2dvi_0/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_rgb2dvi_0/encoder_b/dout_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@6.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.228ns  (logic 0.433ns (10.242%)  route 3.795ns (89.758%))
  Logic Levels:           0  
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.003ns = ( 5.664 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.457ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5257, routed)        1.569    -0.457    u_rgb2dvi_0/reset_syn/clk_out1
    SLICE_X112Y64        FDPE                                         r  u_rgb2dvi_0/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y64        FDPE (Prop_fdpe_C_Q)         0.433    -0.024 f  u_rgb2dvi_0/reset_syn/reset_2_reg/Q
                         net (fo=50, routed)          3.795     3.771    u_rgb2dvi_0/encoder_b/AR[0]
    SLICE_X98Y68         FDCE                                         f  u_rgb2dvi_0/encoder_b/dout_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    U18                                               0.000     6.667 r  sys_clk (IN)
                         net (fo=0)                   0.000     6.667    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363     8.030 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     9.034    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242     2.792 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     4.247    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     4.324 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5257, routed)        1.340     5.664    u_rgb2dvi_0/encoder_b/clk_out1
    SLICE_X98Y68         FDCE                                         r  u_rgb2dvi_0/encoder_b/dout_reg[6]/C
                         clock pessimism              0.413     6.077    
                         clock uncertainty           -0.095     5.982    
    SLICE_X98Y68         FDCE (Recov_fdce_C_CLR)     -0.258     5.724    u_rgb2dvi_0/encoder_b/dout_reg[6]
  -------------------------------------------------------------------
                         required time                          5.724    
                         arrival time                          -3.771    
  -------------------------------------------------------------------
                         slack                                  1.953    

Slack (MET) :             1.953ns  (required time - arrival time)
  Source:                 u_rgb2dvi_0/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_rgb2dvi_0/encoder_b/dout_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@6.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.228ns  (logic 0.433ns (10.242%)  route 3.795ns (89.758%))
  Logic Levels:           0  
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.003ns = ( 5.664 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.457ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5257, routed)        1.569    -0.457    u_rgb2dvi_0/reset_syn/clk_out1
    SLICE_X112Y64        FDPE                                         r  u_rgb2dvi_0/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y64        FDPE (Prop_fdpe_C_Q)         0.433    -0.024 f  u_rgb2dvi_0/reset_syn/reset_2_reg/Q
                         net (fo=50, routed)          3.795     3.771    u_rgb2dvi_0/encoder_b/AR[0]
    SLICE_X98Y68         FDCE                                         f  u_rgb2dvi_0/encoder_b/dout_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    U18                                               0.000     6.667 r  sys_clk (IN)
                         net (fo=0)                   0.000     6.667    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363     8.030 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     9.034    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242     2.792 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     4.247    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     4.324 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5257, routed)        1.340     5.664    u_rgb2dvi_0/encoder_b/clk_out1
    SLICE_X98Y68         FDCE                                         r  u_rgb2dvi_0/encoder_b/dout_reg[9]/C
                         clock pessimism              0.413     6.077    
                         clock uncertainty           -0.095     5.982    
    SLICE_X98Y68         FDCE (Recov_fdce_C_CLR)     -0.258     5.724    u_rgb2dvi_0/encoder_b/dout_reg[9]
  -------------------------------------------------------------------
                         required time                          5.724    
                         arrival time                          -3.771    
  -------------------------------------------------------------------
                         slack                                  1.953    

Slack (MET) :             1.958ns  (required time - arrival time)
  Source:                 u_rgb2dvi_0/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_rgb2dvi_0/encoder_b/dout_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@6.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.221ns  (logic 0.433ns (10.258%)  route 3.788ns (89.742%))
  Logic Levels:           0  
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.004ns = ( 5.663 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.457ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5257, routed)        1.569    -0.457    u_rgb2dvi_0/reset_syn/clk_out1
    SLICE_X112Y64        FDPE                                         r  u_rgb2dvi_0/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y64        FDPE (Prop_fdpe_C_Q)         0.433    -0.024 f  u_rgb2dvi_0/reset_syn/reset_2_reg/Q
                         net (fo=50, routed)          3.788     3.764    u_rgb2dvi_0/encoder_b/AR[0]
    SLICE_X100Y69        FDCE                                         f  u_rgb2dvi_0/encoder_b/dout_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    U18                                               0.000     6.667 r  sys_clk (IN)
                         net (fo=0)                   0.000     6.667    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363     8.030 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     9.034    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242     2.792 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     4.247    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     4.324 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5257, routed)        1.339     5.663    u_rgb2dvi_0/encoder_b/clk_out1
    SLICE_X100Y69        FDCE                                         r  u_rgb2dvi_0/encoder_b/dout_reg[0]/C
                         clock pessimism              0.413     6.076    
                         clock uncertainty           -0.095     5.981    
    SLICE_X100Y69        FDCE (Recov_fdce_C_CLR)     -0.258     5.723    u_rgb2dvi_0/encoder_b/dout_reg[0]
  -------------------------------------------------------------------
                         required time                          5.723    
                         arrival time                          -3.764    
  -------------------------------------------------------------------
                         slack                                  1.958    

Slack (MET) :             2.115ns  (required time - arrival time)
  Source:                 u_rgb2dvi_0/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_rgb2dvi_0/encoder_b/cnt_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@6.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.991ns  (logic 0.433ns (10.848%)  route 3.558ns (89.152%))
  Logic Levels:           0  
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.004ns = ( 5.663 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.457ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5257, routed)        1.569    -0.457    u_rgb2dvi_0/reset_syn/clk_out1
    SLICE_X112Y64        FDPE                                         r  u_rgb2dvi_0/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y64        FDPE (Prop_fdpe_C_Q)         0.433    -0.024 f  u_rgb2dvi_0/reset_syn/reset_2_reg/Q
                         net (fo=50, routed)          3.558     3.535    u_rgb2dvi_0/encoder_b/AR[0]
    SLICE_X99Y69         FDCE                                         f  u_rgb2dvi_0/encoder_b/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    U18                                               0.000     6.667 r  sys_clk (IN)
                         net (fo=0)                   0.000     6.667    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363     8.030 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     9.034    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242     2.792 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     4.247    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     4.324 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5257, routed)        1.339     5.663    u_rgb2dvi_0/encoder_b/clk_out1
    SLICE_X99Y69         FDCE                                         r  u_rgb2dvi_0/encoder_b/cnt_reg[3]/C
                         clock pessimism              0.413     6.076    
                         clock uncertainty           -0.095     5.981    
    SLICE_X99Y69         FDCE (Recov_fdce_C_CLR)     -0.331     5.650    u_rgb2dvi_0/encoder_b/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          5.650    
                         arrival time                          -3.535    
  -------------------------------------------------------------------
                         slack                                  2.115    

Slack (MET) :             2.115ns  (required time - arrival time)
  Source:                 u_rgb2dvi_0/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_rgb2dvi_0/encoder_b/dout_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@6.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.991ns  (logic 0.433ns (10.848%)  route 3.558ns (89.152%))
  Logic Levels:           0  
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.004ns = ( 5.663 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.457ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5257, routed)        1.569    -0.457    u_rgb2dvi_0/reset_syn/clk_out1
    SLICE_X112Y64        FDPE                                         r  u_rgb2dvi_0/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y64        FDPE (Prop_fdpe_C_Q)         0.433    -0.024 f  u_rgb2dvi_0/reset_syn/reset_2_reg/Q
                         net (fo=50, routed)          3.558     3.535    u_rgb2dvi_0/encoder_b/AR[0]
    SLICE_X99Y69         FDCE                                         f  u_rgb2dvi_0/encoder_b/dout_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    U18                                               0.000     6.667 r  sys_clk (IN)
                         net (fo=0)                   0.000     6.667    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363     8.030 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     9.034    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242     2.792 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     4.247    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     4.324 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5257, routed)        1.339     5.663    u_rgb2dvi_0/encoder_b/clk_out1
    SLICE_X99Y69         FDCE                                         r  u_rgb2dvi_0/encoder_b/dout_reg[1]/C
                         clock pessimism              0.413     6.076    
                         clock uncertainty           -0.095     5.981    
    SLICE_X99Y69         FDCE (Recov_fdce_C_CLR)     -0.331     5.650    u_rgb2dvi_0/encoder_b/dout_reg[1]
  -------------------------------------------------------------------
                         required time                          5.650    
                         arrival time                          -3.535    
  -------------------------------------------------------------------
                         slack                                  2.115    

Slack (MET) :             2.115ns  (required time - arrival time)
  Source:                 u_rgb2dvi_0/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_rgb2dvi_0/encoder_b/dout_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@6.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.991ns  (logic 0.433ns (10.848%)  route 3.558ns (89.152%))
  Logic Levels:           0  
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.004ns = ( 5.663 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.457ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5257, routed)        1.569    -0.457    u_rgb2dvi_0/reset_syn/clk_out1
    SLICE_X112Y64        FDPE                                         r  u_rgb2dvi_0/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y64        FDPE (Prop_fdpe_C_Q)         0.433    -0.024 f  u_rgb2dvi_0/reset_syn/reset_2_reg/Q
                         net (fo=50, routed)          3.558     3.535    u_rgb2dvi_0/encoder_b/AR[0]
    SLICE_X99Y69         FDCE                                         f  u_rgb2dvi_0/encoder_b/dout_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    U18                                               0.000     6.667 r  sys_clk (IN)
                         net (fo=0)                   0.000     6.667    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363     8.030 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     9.034    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242     2.792 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     4.247    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     4.324 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5257, routed)        1.339     5.663    u_rgb2dvi_0/encoder_b/clk_out1
    SLICE_X99Y69         FDCE                                         r  u_rgb2dvi_0/encoder_b/dout_reg[2]/C
                         clock pessimism              0.413     6.076    
                         clock uncertainty           -0.095     5.981    
    SLICE_X99Y69         FDCE (Recov_fdce_C_CLR)     -0.331     5.650    u_rgb2dvi_0/encoder_b/dout_reg[2]
  -------------------------------------------------------------------
                         required time                          5.650    
                         arrival time                          -3.535    
  -------------------------------------------------------------------
                         slack                                  2.115    

Slack (MET) :             2.115ns  (required time - arrival time)
  Source:                 u_rgb2dvi_0/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_rgb2dvi_0/encoder_b/dout_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@6.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.991ns  (logic 0.433ns (10.848%)  route 3.558ns (89.152%))
  Logic Levels:           0  
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.004ns = ( 5.663 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.457ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5257, routed)        1.569    -0.457    u_rgb2dvi_0/reset_syn/clk_out1
    SLICE_X112Y64        FDPE                                         r  u_rgb2dvi_0/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y64        FDPE (Prop_fdpe_C_Q)         0.433    -0.024 f  u_rgb2dvi_0/reset_syn/reset_2_reg/Q
                         net (fo=50, routed)          3.558     3.535    u_rgb2dvi_0/encoder_b/AR[0]
    SLICE_X99Y69         FDCE                                         f  u_rgb2dvi_0/encoder_b/dout_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    U18                                               0.000     6.667 r  sys_clk (IN)
                         net (fo=0)                   0.000     6.667    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363     8.030 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     9.034    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242     2.792 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     4.247    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     4.324 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5257, routed)        1.339     5.663    u_rgb2dvi_0/encoder_b/clk_out1
    SLICE_X99Y69         FDCE                                         r  u_rgb2dvi_0/encoder_b/dout_reg[7]/C
                         clock pessimism              0.413     6.076    
                         clock uncertainty           -0.095     5.981    
    SLICE_X99Y69         FDCE (Recov_fdce_C_CLR)     -0.331     5.650    u_rgb2dvi_0/encoder_b/dout_reg[7]
  -------------------------------------------------------------------
                         required time                          5.650    
                         arrival time                          -3.535    
  -------------------------------------------------------------------
                         slack                                  2.115    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.419ns  (arrival time - required time)
  Source:                 u_rgb2dvi_0/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_rgb2dvi_0/encoder_r/dout_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.356ns  (logic 0.164ns (12.090%)  route 1.192ns (87.910%))
  Logic Levels:           0  
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5257, routed)        0.632    -0.551    u_rgb2dvi_0/reset_syn/clk_out1
    SLICE_X112Y64        FDPE                                         r  u_rgb2dvi_0/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y64        FDPE (Prop_fdpe_C_Q)         0.164    -0.387 f  u_rgb2dvi_0/reset_syn/reset_2_reg/Q
                         net (fo=50, routed)          1.192     0.806    u_rgb2dvi_0/encoder_r/AR[0]
    SLICE_X112Y74        FDCE                                         f  u_rgb2dvi_0/encoder_r/dout_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5257, routed)        0.892    -0.800    u_rgb2dvi_0/encoder_r/clk_out1
    SLICE_X112Y74        FDCE                                         r  u_rgb2dvi_0/encoder_r/dout_reg[2]/C
                         clock pessimism              0.253    -0.547    
    SLICE_X112Y74        FDCE (Remov_fdce_C_CLR)     -0.067    -0.614    u_rgb2dvi_0/encoder_r/dout_reg[2]
  -------------------------------------------------------------------
                         required time                          0.614    
                         arrival time                           0.806    
  -------------------------------------------------------------------
                         slack                                  1.419    

Slack (MET) :             1.419ns  (arrival time - required time)
  Source:                 u_rgb2dvi_0/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_rgb2dvi_0/encoder_r/dout_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.356ns  (logic 0.164ns (12.090%)  route 1.192ns (87.910%))
  Logic Levels:           0  
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5257, routed)        0.632    -0.551    u_rgb2dvi_0/reset_syn/clk_out1
    SLICE_X112Y64        FDPE                                         r  u_rgb2dvi_0/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y64        FDPE (Prop_fdpe_C_Q)         0.164    -0.387 f  u_rgb2dvi_0/reset_syn/reset_2_reg/Q
                         net (fo=50, routed)          1.192     0.806    u_rgb2dvi_0/encoder_r/AR[0]
    SLICE_X112Y74        FDCE                                         f  u_rgb2dvi_0/encoder_r/dout_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5257, routed)        0.892    -0.800    u_rgb2dvi_0/encoder_r/clk_out1
    SLICE_X112Y74        FDCE                                         r  u_rgb2dvi_0/encoder_r/dout_reg[3]/C
                         clock pessimism              0.253    -0.547    
    SLICE_X112Y74        FDCE (Remov_fdce_C_CLR)     -0.067    -0.614    u_rgb2dvi_0/encoder_r/dout_reg[3]
  -------------------------------------------------------------------
                         required time                          0.614    
                         arrival time                           0.806    
  -------------------------------------------------------------------
                         slack                                  1.419    

Slack (MET) :             1.419ns  (arrival time - required time)
  Source:                 u_rgb2dvi_0/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_rgb2dvi_0/encoder_r/dout_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.356ns  (logic 0.164ns (12.090%)  route 1.192ns (87.910%))
  Logic Levels:           0  
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5257, routed)        0.632    -0.551    u_rgb2dvi_0/reset_syn/clk_out1
    SLICE_X112Y64        FDPE                                         r  u_rgb2dvi_0/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y64        FDPE (Prop_fdpe_C_Q)         0.164    -0.387 f  u_rgb2dvi_0/reset_syn/reset_2_reg/Q
                         net (fo=50, routed)          1.192     0.806    u_rgb2dvi_0/encoder_r/AR[0]
    SLICE_X112Y74        FDCE                                         f  u_rgb2dvi_0/encoder_r/dout_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5257, routed)        0.892    -0.800    u_rgb2dvi_0/encoder_r/clk_out1
    SLICE_X112Y74        FDCE                                         r  u_rgb2dvi_0/encoder_r/dout_reg[4]/C
                         clock pessimism              0.253    -0.547    
    SLICE_X112Y74        FDCE (Remov_fdce_C_CLR)     -0.067    -0.614    u_rgb2dvi_0/encoder_r/dout_reg[4]
  -------------------------------------------------------------------
                         required time                          0.614    
                         arrival time                           0.806    
  -------------------------------------------------------------------
                         slack                                  1.419    

Slack (MET) :             1.444ns  (arrival time - required time)
  Source:                 u_rgb2dvi_0/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_rgb2dvi_0/encoder_r/dout_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.356ns  (logic 0.164ns (12.090%)  route 1.192ns (87.910%))
  Logic Levels:           0  
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5257, routed)        0.632    -0.551    u_rgb2dvi_0/reset_syn/clk_out1
    SLICE_X112Y64        FDPE                                         r  u_rgb2dvi_0/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y64        FDPE (Prop_fdpe_C_Q)         0.164    -0.387 f  u_rgb2dvi_0/reset_syn/reset_2_reg/Q
                         net (fo=50, routed)          1.192     0.806    u_rgb2dvi_0/encoder_r/AR[0]
    SLICE_X113Y74        FDCE                                         f  u_rgb2dvi_0/encoder_r/dout_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5257, routed)        0.892    -0.800    u_rgb2dvi_0/encoder_r/clk_out1
    SLICE_X113Y74        FDCE                                         r  u_rgb2dvi_0/encoder_r/dout_reg[0]/C
                         clock pessimism              0.253    -0.547    
    SLICE_X113Y74        FDCE (Remov_fdce_C_CLR)     -0.092    -0.639    u_rgb2dvi_0/encoder_r/dout_reg[0]
  -------------------------------------------------------------------
                         required time                          0.639    
                         arrival time                           0.806    
  -------------------------------------------------------------------
                         slack                                  1.444    

Slack (MET) :             1.444ns  (arrival time - required time)
  Source:                 u_rgb2dvi_0/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_rgb2dvi_0/encoder_r/dout_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.356ns  (logic 0.164ns (12.090%)  route 1.192ns (87.910%))
  Logic Levels:           0  
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5257, routed)        0.632    -0.551    u_rgb2dvi_0/reset_syn/clk_out1
    SLICE_X112Y64        FDPE                                         r  u_rgb2dvi_0/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y64        FDPE (Prop_fdpe_C_Q)         0.164    -0.387 f  u_rgb2dvi_0/reset_syn/reset_2_reg/Q
                         net (fo=50, routed)          1.192     0.806    u_rgb2dvi_0/encoder_r/AR[0]
    SLICE_X113Y74        FDCE                                         f  u_rgb2dvi_0/encoder_r/dout_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5257, routed)        0.892    -0.800    u_rgb2dvi_0/encoder_r/clk_out1
    SLICE_X113Y74        FDCE                                         r  u_rgb2dvi_0/encoder_r/dout_reg[1]/C
                         clock pessimism              0.253    -0.547    
    SLICE_X113Y74        FDCE (Remov_fdce_C_CLR)     -0.092    -0.639    u_rgb2dvi_0/encoder_r/dout_reg[1]
  -------------------------------------------------------------------
                         required time                          0.639    
                         arrival time                           0.806    
  -------------------------------------------------------------------
                         slack                                  1.444    

Slack (MET) :             1.444ns  (arrival time - required time)
  Source:                 u_rgb2dvi_0/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_rgb2dvi_0/encoder_r/dout_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.356ns  (logic 0.164ns (12.090%)  route 1.192ns (87.910%))
  Logic Levels:           0  
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5257, routed)        0.632    -0.551    u_rgb2dvi_0/reset_syn/clk_out1
    SLICE_X112Y64        FDPE                                         r  u_rgb2dvi_0/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y64        FDPE (Prop_fdpe_C_Q)         0.164    -0.387 f  u_rgb2dvi_0/reset_syn/reset_2_reg/Q
                         net (fo=50, routed)          1.192     0.806    u_rgb2dvi_0/encoder_r/AR[0]
    SLICE_X113Y74        FDCE                                         f  u_rgb2dvi_0/encoder_r/dout_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5257, routed)        0.892    -0.800    u_rgb2dvi_0/encoder_r/clk_out1
    SLICE_X113Y74        FDCE                                         r  u_rgb2dvi_0/encoder_r/dout_reg[6]/C
                         clock pessimism              0.253    -0.547    
    SLICE_X113Y74        FDCE (Remov_fdce_C_CLR)     -0.092    -0.639    u_rgb2dvi_0/encoder_r/dout_reg[6]
  -------------------------------------------------------------------
                         required time                          0.639    
                         arrival time                           0.806    
  -------------------------------------------------------------------
                         slack                                  1.444    

Slack (MET) :             1.444ns  (arrival time - required time)
  Source:                 u_rgb2dvi_0/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_rgb2dvi_0/encoder_r/dout_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.356ns  (logic 0.164ns (12.090%)  route 1.192ns (87.910%))
  Logic Levels:           0  
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5257, routed)        0.632    -0.551    u_rgb2dvi_0/reset_syn/clk_out1
    SLICE_X112Y64        FDPE                                         r  u_rgb2dvi_0/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y64        FDPE (Prop_fdpe_C_Q)         0.164    -0.387 f  u_rgb2dvi_0/reset_syn/reset_2_reg/Q
                         net (fo=50, routed)          1.192     0.806    u_rgb2dvi_0/encoder_r/AR[0]
    SLICE_X113Y74        FDCE                                         f  u_rgb2dvi_0/encoder_r/dout_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5257, routed)        0.892    -0.800    u_rgb2dvi_0/encoder_r/clk_out1
    SLICE_X113Y74        FDCE                                         r  u_rgb2dvi_0/encoder_r/dout_reg[7]/C
                         clock pessimism              0.253    -0.547    
    SLICE_X113Y74        FDCE (Remov_fdce_C_CLR)     -0.092    -0.639    u_rgb2dvi_0/encoder_r/dout_reg[7]
  -------------------------------------------------------------------
                         required time                          0.639    
                         arrival time                           0.806    
  -------------------------------------------------------------------
                         slack                                  1.444    

Slack (MET) :             1.444ns  (arrival time - required time)
  Source:                 u_rgb2dvi_0/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_rgb2dvi_0/encoder_r/dout_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.356ns  (logic 0.164ns (12.090%)  route 1.192ns (87.910%))
  Logic Levels:           0  
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5257, routed)        0.632    -0.551    u_rgb2dvi_0/reset_syn/clk_out1
    SLICE_X112Y64        FDPE                                         r  u_rgb2dvi_0/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y64        FDPE (Prop_fdpe_C_Q)         0.164    -0.387 f  u_rgb2dvi_0/reset_syn/reset_2_reg/Q
                         net (fo=50, routed)          1.192     0.806    u_rgb2dvi_0/encoder_r/AR[0]
    SLICE_X113Y74        FDCE                                         f  u_rgb2dvi_0/encoder_r/dout_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5257, routed)        0.892    -0.800    u_rgb2dvi_0/encoder_r/clk_out1
    SLICE_X113Y74        FDCE                                         r  u_rgb2dvi_0/encoder_r/dout_reg[8]/C
                         clock pessimism              0.253    -0.547    
    SLICE_X113Y74        FDCE (Remov_fdce_C_CLR)     -0.092    -0.639    u_rgb2dvi_0/encoder_r/dout_reg[8]
  -------------------------------------------------------------------
                         required time                          0.639    
                         arrival time                           0.806    
  -------------------------------------------------------------------
                         slack                                  1.444    

Slack (MET) :             1.444ns  (arrival time - required time)
  Source:                 u_rgb2dvi_0/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_rgb2dvi_0/encoder_r/dout_reg[9]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.356ns  (logic 0.164ns (12.090%)  route 1.192ns (87.910%))
  Logic Levels:           0  
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5257, routed)        0.632    -0.551    u_rgb2dvi_0/reset_syn/clk_out1
    SLICE_X112Y64        FDPE                                         r  u_rgb2dvi_0/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y64        FDPE (Prop_fdpe_C_Q)         0.164    -0.387 f  u_rgb2dvi_0/reset_syn/reset_2_reg/Q
                         net (fo=50, routed)          1.192     0.806    u_rgb2dvi_0/encoder_r/AR[0]
    SLICE_X113Y74        FDCE                                         f  u_rgb2dvi_0/encoder_r/dout_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5257, routed)        0.892    -0.800    u_rgb2dvi_0/encoder_r/clk_out1
    SLICE_X113Y74        FDCE                                         r  u_rgb2dvi_0/encoder_r/dout_reg[9]/C
                         clock pessimism              0.253    -0.547    
    SLICE_X113Y74        FDCE (Remov_fdce_C_CLR)     -0.092    -0.639    u_rgb2dvi_0/encoder_r/dout_reg[9]
  -------------------------------------------------------------------
                         required time                          0.639    
                         arrival time                           0.806    
  -------------------------------------------------------------------
                         slack                                  1.444    

Slack (MET) :             1.455ns  (arrival time - required time)
  Source:                 u_rgb2dvi_0/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_rgb2dvi_0/encoder_r/dout_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.414ns  (logic 0.164ns (11.601%)  route 1.250ns (88.399%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5257, routed)        0.632    -0.551    u_rgb2dvi_0/reset_syn/clk_out1
    SLICE_X112Y64        FDPE                                         r  u_rgb2dvi_0/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y64        FDPE (Prop_fdpe_C_Q)         0.164    -0.387 f  u_rgb2dvi_0/reset_syn/reset_2_reg/Q
                         net (fo=50, routed)          1.250     0.863    u_rgb2dvi_0/encoder_r/AR[0]
    SLICE_X112Y75        FDCE                                         f  u_rgb2dvi_0/encoder_r/dout_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5257, routed)        0.892    -0.800    u_rgb2dvi_0/encoder_r/clk_out1
    SLICE_X112Y75        FDCE                                         r  u_rgb2dvi_0/encoder_r/dout_reg[5]/C
                         clock pessimism              0.275    -0.525    
    SLICE_X112Y75        FDCE (Remov_fdce_C_CLR)     -0.067    -0.592    u_rgb2dvi_0/encoder_r/dout_reg[5]
  -------------------------------------------------------------------
                         required time                          0.592    
                         arrival time                           0.863    
  -------------------------------------------------------------------
                         slack                                  1.455    





