module false_path_chain (
    input  wire        clk,
    input  wire        sel,
    input  wire [31:0] a,
    input  wire [31:0] b,
    input  wire [31:0] c,
    output reg  [31:0] y
);
    wire [31:0] slow1 = a * b;
    wire [31:0] slow2 = slow1 * c;
    wire [31:0] slow3 = slow2 * a;

    always @(posedge clk) begin
        if (sel)
            y <= slow3;
        else
            y <= 32'h0;
    end
endmodule
