Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Thu Dec 22 21:41:59 2016
| Host         : X550JK running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    12 |
| Unused register locations in slices containing registers |    38 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             164 |           71 |
| No           | No                    | Yes                    |             136 |           56 |
| No           | Yes                   | No                     |              12 |            6 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              10 |            4 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------+-------------------+-------------------------------+------------------+----------------+
|                   Clock Signal                  |   Enable Signal   |        Set/Reset Signal       | Slice Load Count | Bel Load Count |
+-------------------------------------------------+-------------------+-------------------------------+------------------+----------------+
|  lopt_1                                         |                   | rst_IBUF                      |                2 |              2 |
|  mem_addr_gen_inst/clk1_in_gen/CLK              |                   | oprst/AR[0]                   |                2 |              8 |
|  mem_addr_gen_inst/clk2_in_gen/position2_reg[0] |                   | oprst/AR[0]                   |                2 |              8 |
|  mem_addr_gen_inst/clk3_in_gen/position3_reg[0] |                   | oprst/AR[0]                   |                2 |              8 |
|  lopt_1                                         |                   | vga_inst/pixel_cnt[9]_i_1_n_3 |                4 |             10 |
|  lopt_1                                         | vga_inst/line_cnt | vga_inst/line_cnt[9]_i_1_n_3  |                4 |             10 |
|  lopt_1                                         |                   |                               |               13 |             18 |
|  clk_IBUF_BUFG                                  |                   |                               |               11 |             34 |
|  n_1_229_BUFG                                   |                   |                               |               15 |             37 |
|  n_2_228_BUFG                                   |                   |                               |               17 |             37 |
|  n_0_230_BUFG                                   |                   |                               |               15 |             38 |
|  clk_IBUF_BUFG                                  |                   | oprst/AR[0]                   |               50 |            112 |
+-------------------------------------------------+-------------------+-------------------------------+------------------+----------------+


