Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Tue Apr  9 20:50:52 2024
| Host         : Max_Laptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file pong_timing_summary_routed.rpt -pb pong_timing_summary_routed.pb -rpx pong_timing_summary_routed.rpx -warn_on_violation
| Design       : pong
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     240         
LUTAR-1    Warning           LUT drives async reset alert    1           
TIMING-18  Warning           Missing input or output delay   1           
TIMING-20  Warning           Non-clocked latch               2           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (690)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (684)
5. checking no_input_delay (5)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (690)
--------------------------
 There are 20 register/latch pins with no clock driven by root clock pin: A0/PIXEL_CLK_reg/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: A1/countX_reg[0]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: A1/countX_reg[1]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: A1/countX_reg[2]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: A1/countX_reg[3]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: A1/countX_reg[4]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: A1/countX_reg[5]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: A1/countX_reg[6]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: A1/countX_reg[7]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: A1/countX_reg[8]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: A1/countX_reg[9]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: A1/countY_reg[0]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: A1/countY_reg[1]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: A1/countY_reg[2]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: A1/countY_reg[3]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: A1/countY_reg[4]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: A1/countY_reg[5]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: A1/countY_reg[6]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: A1/countY_reg[7]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: A1/countY_reg[8]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: A1/countY_reg[9]/Q (HIGH)

 There are 134 register/latch pins with no clock driven by root clock pin: B0/BALLE_CLK_reg/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: R0/RAQUETTE_CLK_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: S0/score_1_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: S0/score_1_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: S0/score_1_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: S0/score_2_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: S0/score_2_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: S0/score_2_reg[2]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (684)
--------------------------------------------------
 There are 684 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.524        0.000                      0                   15        0.113        0.000                      0                   15        4.500        0.000                       0                    18  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.524        0.000                      0                   15        0.113        0.000                      0                   15        4.500        0.000                       0                    18  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.524ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.113ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.524ns  (required time - arrival time)
  Source:                 S0/prev_j1_win_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S0/score_2_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.450ns  (logic 1.133ns (46.248%)  route 1.317ns (53.752%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.554     5.075    S0/CLK_IBUF_BUFG
    SLICE_X30Y50         FDCE                                         r  S0/prev_j1_win_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y50         FDCE (Prop_fdce_C_Q)         0.478     5.553 r  S0/prev_j1_win_reg/Q
                         net (fo=6, routed)           0.883     6.436    S0/prev_j1_win
    SLICE_X31Y50         LUT4 (Prop_lut4_I3_O)        0.329     6.765 r  S0/score_2[2]_i_2/O
                         net (fo=1, routed)           0.433     7.199    S0/score_2_0
    SLICE_X31Y50         LUT4 (Prop_lut4_I2_O)        0.326     7.525 r  S0/score_2[2]_i_1/O
                         net (fo=1, routed)           0.000     7.525    S0/score_2[2]_i_1_n_0
    SLICE_X31Y50         FDCE                                         r  S0/score_2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.436    14.777    S0/CLK_IBUF_BUFG
    SLICE_X31Y50         FDCE                                         r  S0/score_2_reg[2]/C
                         clock pessimism              0.276    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X31Y50         FDCE (Setup_fdce_C_D)        0.031    15.049    S0/score_2_reg[2]
  -------------------------------------------------------------------
                         required time                         15.049    
                         arrival time                          -7.525    
  -------------------------------------------------------------------
                         slack                                  7.524    

Slack (MET) :             7.699ns  (required time - arrival time)
  Source:                 S0/prev_j1_win_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S0/score_2_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.182ns  (logic 0.779ns (35.704%)  route 1.403ns (64.296%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.554     5.075    S0/CLK_IBUF_BUFG
    SLICE_X30Y50         FDCE                                         r  S0/prev_j1_win_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y50         FDCE (Prop_fdce_C_Q)         0.478     5.553 r  S0/prev_j1_win_reg/Q
                         net (fo=6, routed)           0.883     6.436    S0/prev_j1_win
    SLICE_X31Y50         LUT5 (Prop_lut5_I0_O)        0.301     6.737 r  S0/score_2[0]_i_1/O
                         net (fo=1, routed)           0.519     7.257    S0/score_2[0]_i_1_n_0
    SLICE_X31Y50         FDCE                                         r  S0/score_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.436    14.777    S0/CLK_IBUF_BUFG
    SLICE_X31Y50         FDCE                                         r  S0/score_2_reg[0]/C
                         clock pessimism              0.276    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X31Y50         FDCE (Setup_fdce_C_D)       -0.062    14.956    S0/score_2_reg[0]
  -------------------------------------------------------------------
                         required time                         14.956    
                         arrival time                          -7.257    
  -------------------------------------------------------------------
                         slack                                  7.699    

Slack (MET) :             8.121ns  (required time - arrival time)
  Source:                 S0/score_1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S0/score_1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.921ns  (logic 0.642ns (33.425%)  route 1.279ns (66.575%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.554     5.075    S0/CLK_IBUF_BUFG
    SLICE_X30Y50         FDCE                                         r  S0/score_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y50         FDCE (Prop_fdce_C_Q)         0.518     5.593 r  S0/score_1_reg[1]/Q
                         net (fo=6, routed)           1.279     6.872    S0/score_1[1]
    SLICE_X30Y50         LUT4 (Prop_lut4_I3_O)        0.124     6.996 r  S0/score_1[1]_i_1/O
                         net (fo=1, routed)           0.000     6.996    S0/score_1[1]_i_1_n_0
    SLICE_X30Y50         FDCE                                         r  S0/score_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.436    14.777    S0/CLK_IBUF_BUFG
    SLICE_X30Y50         FDCE                                         r  S0/score_1_reg[1]/C
                         clock pessimism              0.298    15.075    
                         clock uncertainty           -0.035    15.040    
    SLICE_X30Y50         FDCE (Setup_fdce_C_D)        0.077    15.117    S0/score_1_reg[1]
  -------------------------------------------------------------------
                         required time                         15.117    
                         arrival time                          -6.996    
  -------------------------------------------------------------------
                         slack                                  8.121    

Slack (MET) :             8.140ns  (required time - arrival time)
  Source:                 S0/score_1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S0/score_1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.943ns  (logic 0.664ns (34.179%)  route 1.279ns (65.821%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.554     5.075    S0/CLK_IBUF_BUFG
    SLICE_X30Y50         FDCE                                         r  S0/score_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y50         FDCE (Prop_fdce_C_Q)         0.518     5.593 r  S0/score_1_reg[1]/Q
                         net (fo=6, routed)           1.279     6.872    S0/score_1[1]
    SLICE_X30Y50         LUT5 (Prop_lut5_I0_O)        0.146     7.018 r  S0/score_1[2]_i_1/O
                         net (fo=1, routed)           0.000     7.018    S0/score_1[2]_i_1_n_0
    SLICE_X30Y50         FDCE                                         r  S0/score_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.436    14.777    S0/CLK_IBUF_BUFG
    SLICE_X30Y50         FDCE                                         r  S0/score_1_reg[2]/C
                         clock pessimism              0.298    15.075    
                         clock uncertainty           -0.035    15.040    
    SLICE_X30Y50         FDCE (Setup_fdce_C_D)        0.118    15.158    S0/score_1_reg[2]
  -------------------------------------------------------------------
                         required time                         15.158    
                         arrival time                          -7.018    
  -------------------------------------------------------------------
                         slack                                  8.140    

Slack (MET) :             8.409ns  (required time - arrival time)
  Source:                 A0/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A0/PIXEL_CLK_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.454ns  (logic 0.718ns (49.371%)  route 0.736ns (50.629%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.566     5.087    A0/CLK_IBUF_BUFG
    SLICE_X39Y49         FDCE                                         r  A0/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDCE (Prop_fdce_C_Q)         0.419     5.506 r  A0/cnt_reg[1]/Q
                         net (fo=2, routed)           0.736     6.243    A0/p_1_in
    SLICE_X39Y50         LUT4 (Prop_lut4_I0_O)        0.299     6.542 r  A0/PIXEL_CLK_i_1/O
                         net (fo=1, routed)           0.000     6.542    A0/PIXEL_CLK_i_1_n_0
    SLICE_X39Y50         FDRE                                         r  A0/PIXEL_CLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.436    14.777    A0/CLK_IBUF_BUFG
    SLICE_X39Y50         FDRE                                         r  A0/PIXEL_CLK_reg/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X39Y50         FDRE (Setup_fdre_C_D)        0.029    14.950    A0/PIXEL_CLK_reg
  -------------------------------------------------------------------
                         required time                         14.950    
                         arrival time                          -6.542    
  -------------------------------------------------------------------
                         slack                                  8.409    

Slack (MET) :             8.429ns  (required time - arrival time)
  Source:                 A0/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A0/cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.610ns  (logic 0.746ns (46.322%)  route 0.864ns (53.678%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.566     5.087    A0/CLK_IBUF_BUFG
    SLICE_X39Y49         FDCE                                         r  A0/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDCE (Prop_fdce_C_Q)         0.419     5.506 r  A0/cnt_reg[1]/Q
                         net (fo=2, routed)           0.864     6.371    A0/p_1_in
    SLICE_X39Y49         LUT2 (Prop_lut2_I0_O)        0.327     6.698 r  A0/cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     6.698    A0/cnt[1]_i_1_n_0
    SLICE_X39Y49         FDCE                                         r  A0/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.446    14.787    A0/CLK_IBUF_BUFG
    SLICE_X39Y49         FDCE                                         r  A0/cnt_reg[1]/C
                         clock pessimism              0.300    15.087    
                         clock uncertainty           -0.035    15.052    
    SLICE_X39Y49         FDCE (Setup_fdce_C_D)        0.075    15.127    A0/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         15.127    
                         arrival time                          -6.698    
  -------------------------------------------------------------------
                         slack                                  8.429    

Slack (MET) :             8.434ns  (required time - arrival time)
  Source:                 B0/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B0/cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.606ns  (logic 0.746ns (46.448%)  route 0.860ns (53.552%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.566     5.087    B0/CLK_IBUF_BUFG
    SLICE_X39Y48         FDCE                                         r  B0/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDCE (Prop_fdce_C_Q)         0.419     5.506 r  B0/cnt_reg[1]/Q
                         net (fo=2, routed)           0.860     6.366    B0/cnt_reg_n_0_[1]
    SLICE_X39Y48         LUT2 (Prop_lut2_I1_O)        0.327     6.693 r  B0/cnt[1]_i_1__1/O
                         net (fo=1, routed)           0.000     6.693    B0/cnt[1]_i_1__1_n_0
    SLICE_X39Y48         FDCE                                         r  B0/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.446    14.787    B0/CLK_IBUF_BUFG
    SLICE_X39Y48         FDCE                                         r  B0/cnt_reg[1]/C
                         clock pessimism              0.300    15.087    
                         clock uncertainty           -0.035    15.052    
    SLICE_X39Y48         FDCE (Setup_fdce_C_D)        0.075    15.127    B0/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         15.127    
                         arrival time                          -6.693    
  -------------------------------------------------------------------
                         slack                                  8.434    

Slack (MET) :             8.519ns  (required time - arrival time)
  Source:                 S0/score_2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S0/score_2_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.477ns  (logic 0.715ns (48.413%)  route 0.762ns (51.587%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.554     5.075    S0/CLK_IBUF_BUFG
    SLICE_X31Y50         FDCE                                         r  S0/score_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y50         FDCE (Prop_fdce_C_Q)         0.419     5.494 r  S0/score_2_reg[0]/Q
                         net (fo=8, routed)           0.762     6.256    S0/score_2[0]
    SLICE_X31Y50         LUT6 (Prop_lut6_I0_O)        0.296     6.552 r  S0/score_2[1]_i_1/O
                         net (fo=1, routed)           0.000     6.552    S0/score_2[1]_i_1_n_0
    SLICE_X31Y50         FDCE                                         r  S0/score_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.436    14.777    S0/CLK_IBUF_BUFG
    SLICE_X31Y50         FDCE                                         r  S0/score_2_reg[1]/C
                         clock pessimism              0.298    15.075    
                         clock uncertainty           -0.035    15.040    
    SLICE_X31Y50         FDCE (Setup_fdce_C_D)        0.031    15.071    S0/score_2_reg[1]
  -------------------------------------------------------------------
                         required time                         15.071    
                         arrival time                          -6.552    
  -------------------------------------------------------------------
                         slack                                  8.519    

Slack (MET) :             8.590ns  (required time - arrival time)
  Source:                 S0/prev_j1_win_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S0/score_1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.455ns  (logic 0.779ns (53.524%)  route 0.676ns (46.476%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.554     5.075    S0/CLK_IBUF_BUFG
    SLICE_X30Y50         FDCE                                         r  S0/prev_j1_win_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y50         FDCE (Prop_fdce_C_Q)         0.478     5.553 r  S0/prev_j1_win_reg/Q
                         net (fo=6, routed)           0.676     6.229    S0/prev_j1_win
    SLICE_X30Y50         LUT3 (Prop_lut3_I0_O)        0.301     6.530 r  S0/score_1[0]_i_1/O
                         net (fo=1, routed)           0.000     6.530    S0/score_1[0]_i_1_n_0
    SLICE_X30Y50         FDCE                                         r  S0/score_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.436    14.777    S0/CLK_IBUF_BUFG
    SLICE_X30Y50         FDCE                                         r  S0/score_1_reg[0]/C
                         clock pessimism              0.298    15.075    
                         clock uncertainty           -0.035    15.040    
    SLICE_X30Y50         FDCE (Setup_fdce_C_D)        0.081    15.121    S0/score_1_reg[0]
  -------------------------------------------------------------------
                         required time                         15.121    
                         arrival time                          -6.530    
  -------------------------------------------------------------------
                         slack                                  8.590    

Slack (MET) :             8.607ns  (required time - arrival time)
  Source:                 A0/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A0/cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.386ns  (logic 0.580ns (41.842%)  route 0.806ns (58.158%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.566     5.087    A0/CLK_IBUF_BUFG
    SLICE_X39Y49         FDCE                                         r  A0/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDCE (Prop_fdce_C_Q)         0.456     5.543 f  A0/cnt_reg[0]/Q
                         net (fo=2, routed)           0.806     6.349    A0/cnt_reg_n_0_[0]
    SLICE_X39Y49         LUT1 (Prop_lut1_I0_O)        0.124     6.473 r  A0/cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     6.473    A0/cnt[0]_i_1_n_0
    SLICE_X39Y49         FDCE                                         r  A0/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.446    14.787    A0/CLK_IBUF_BUFG
    SLICE_X39Y49         FDCE                                         r  A0/cnt_reg[0]/C
                         clock pessimism              0.300    15.087    
                         clock uncertainty           -0.035    15.052    
    SLICE_X39Y49         FDCE (Setup_fdce_C_D)        0.029    15.081    A0/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         15.081    
                         arrival time                          -6.473    
  -------------------------------------------------------------------
                         slack                                  8.607    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 A0/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A0/PIXEL_CLK_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.227ns (48.164%)  route 0.244ns (51.836%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.564     1.447    A0/CLK_IBUF_BUFG
    SLICE_X39Y49         FDCE                                         r  A0/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDCE (Prop_fdce_C_Q)         0.128     1.575 r  A0/cnt_reg[1]/Q
                         net (fo=2, routed)           0.244     1.819    A0/p_1_in
    SLICE_X39Y50         LUT4 (Prop_lut4_I0_O)        0.099     1.918 r  A0/PIXEL_CLK_i_1/O
                         net (fo=1, routed)           0.000     1.918    A0/PIXEL_CLK_i_1_n_0
    SLICE_X39Y50         FDRE                                         r  A0/PIXEL_CLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.830     1.958    A0/CLK_IBUF_BUFG
    SLICE_X39Y50         FDRE                                         r  A0/PIXEL_CLK_reg/C
                         clock pessimism             -0.244     1.714    
    SLICE_X39Y50         FDRE (Hold_fdre_C_D)         0.091     1.805    A0/PIXEL_CLK_reg
  -------------------------------------------------------------------
                         required time                         -1.805    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 S0/prev_j2_win_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S0/score_2_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.364%)  route 0.169ns (47.636%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.562     1.445    S0/CLK_IBUF_BUFG
    SLICE_X31Y50         FDCE                                         r  S0/prev_j2_win_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y50         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  S0/prev_j2_win_reg/Q
                         net (fo=3, routed)           0.169     1.755    S0/prev_j2_win
    SLICE_X31Y50         LUT6 (Prop_lut6_I1_O)        0.045     1.800 r  S0/score_2[1]_i_1/O
                         net (fo=1, routed)           0.000     1.800    S0/score_2[1]_i_1_n_0
    SLICE_X31Y50         FDCE                                         r  S0/score_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.830     1.958    S0/CLK_IBUF_BUFG
    SLICE_X31Y50         FDCE                                         r  S0/score_2_reg[1]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X31Y50         FDCE (Hold_fdce_C_D)         0.092     1.537    S0/score_2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 B0/BALLE_CLK_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B0/BALLE_CLK_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.564     1.447    B0/CLK_IBUF_BUFG
    SLICE_X38Y48         FDRE                                         r  B0/BALLE_CLK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y48         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  B0/BALLE_CLK_reg/Q
                         net (fo=2, routed)           0.175     1.786    B0/balle_clk_s
    SLICE_X38Y48         LUT4 (Prop_lut4_I3_O)        0.045     1.831 r  B0/BALLE_CLK_i_1/O
                         net (fo=1, routed)           0.000     1.831    B0/BALLE_CLK_i_1_n_0
    SLICE_X38Y48         FDRE                                         r  B0/BALLE_CLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.833     1.960    B0/CLK_IBUF_BUFG
    SLICE_X38Y48         FDRE                                         r  B0/BALLE_CLK_reg/C
                         clock pessimism             -0.513     1.447    
    SLICE_X38Y48         FDRE (Hold_fdre_C_D)         0.120     1.567    B0/BALLE_CLK_reg
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 R0/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            R0/cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.184ns (45.646%)  route 0.219ns (54.354%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.564     1.447    R0/CLK_IBUF_BUFG
    SLICE_X39Y48         FDCE                                         r  R0/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDCE (Prop_fdce_C_Q)         0.141     1.588 r  R0/cnt_reg[0]/Q
                         net (fo=2, routed)           0.219     1.807    R0/cnt_reg_n_0_[0]
    SLICE_X39Y48         LUT2 (Prop_lut2_I1_O)        0.043     1.850 r  R0/cnt[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.850    R0/cnt[1]_i_1__0_n_0
    SLICE_X39Y48         FDCE                                         r  R0/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.833     1.960    R0/CLK_IBUF_BUFG
    SLICE_X39Y48         FDCE                                         r  R0/cnt_reg[1]/C
                         clock pessimism             -0.513     1.447    
    SLICE_X39Y48         FDCE (Hold_fdce_C_D)         0.107     1.554    R0/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 S0/score_2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S0/score_2_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.226ns (56.095%)  route 0.177ns (43.905%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.562     1.445    S0/CLK_IBUF_BUFG
    SLICE_X31Y50         FDCE                                         r  S0/score_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y50         FDCE (Prop_fdce_C_Q)         0.128     1.573 r  S0/score_2_reg[0]/Q
                         net (fo=8, routed)           0.177     1.750    S0/score_2[0]
    SLICE_X31Y50         LUT4 (Prop_lut4_I0_O)        0.098     1.848 r  S0/score_2[2]_i_1/O
                         net (fo=1, routed)           0.000     1.848    S0/score_2[2]_i_1_n_0
    SLICE_X31Y50         FDCE                                         r  S0/score_2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.830     1.958    S0/CLK_IBUF_BUFG
    SLICE_X31Y50         FDCE                                         r  S0/score_2_reg[2]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X31Y50         FDCE (Hold_fdce_C_D)         0.092     1.537    S0/score_2_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 R0/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            R0/cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.186ns (45.914%)  route 0.219ns (54.086%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.564     1.447    R0/CLK_IBUF_BUFG
    SLICE_X39Y48         FDCE                                         r  R0/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDCE (Prop_fdce_C_Q)         0.141     1.588 f  R0/cnt_reg[0]/Q
                         net (fo=2, routed)           0.219     1.807    R0/cnt_reg_n_0_[0]
    SLICE_X39Y48         LUT1 (Prop_lut1_I0_O)        0.045     1.852 r  R0/cnt[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.852    R0/cnt[0]_i_1__0_n_0
    SLICE_X39Y48         FDCE                                         r  R0/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.833     1.960    R0/CLK_IBUF_BUFG
    SLICE_X39Y48         FDCE                                         r  R0/cnt_reg[0]/C
                         clock pessimism             -0.513     1.447    
    SLICE_X39Y48         FDCE (Hold_fdce_C_D)         0.092     1.539    R0/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 S0/score_1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S0/score_1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.209ns (47.260%)  route 0.233ns (52.740%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.562     1.445    S0/CLK_IBUF_BUFG
    SLICE_X30Y50         FDCE                                         r  S0/score_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y50         FDCE (Prop_fdce_C_Q)         0.164     1.609 r  S0/score_1_reg[0]/Q
                         net (fo=9, routed)           0.233     1.842    S0/score_1[0]
    SLICE_X30Y50         LUT3 (Prop_lut3_I2_O)        0.045     1.887 r  S0/score_1[0]_i_1/O
                         net (fo=1, routed)           0.000     1.887    S0/score_1[0]_i_1_n_0
    SLICE_X30Y50         FDCE                                         r  S0/score_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.830     1.958    S0/CLK_IBUF_BUFG
    SLICE_X30Y50         FDCE                                         r  S0/score_1_reg[0]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X30Y50         FDCE (Hold_fdce_C_D)         0.121     1.566    S0/score_1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 R0/RAQUETTE_CLK_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            R0/RAQUETTE_CLK_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.209ns (47.253%)  route 0.233ns (52.747%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.564     1.447    R0/CLK_IBUF_BUFG
    SLICE_X38Y48         FDRE                                         r  R0/RAQUETTE_CLK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y48         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  R0/RAQUETTE_CLK_reg/Q
                         net (fo=2, routed)           0.233     1.844    R0/RAQUETTE_CLK
    SLICE_X38Y48         LUT4 (Prop_lut4_I3_O)        0.045     1.889 r  R0/RAQUETTE_CLK_i_1/O
                         net (fo=1, routed)           0.000     1.889    R0/RAQUETTE_CLK_i_1_n_0
    SLICE_X38Y48         FDRE                                         r  R0/RAQUETTE_CLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.833     1.960    R0/CLK_IBUF_BUFG
    SLICE_X38Y48         FDRE                                         r  R0/RAQUETTE_CLK_reg/C
                         clock pessimism             -0.513     1.447    
    SLICE_X38Y48         FDRE (Hold_fdre_C_D)         0.121     1.568    R0/RAQUETTE_CLK_reg
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.353ns  (arrival time - required time)
  Source:                 A0/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A0/cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.185ns (40.202%)  route 0.275ns (59.798%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.564     1.447    A0/CLK_IBUF_BUFG
    SLICE_X39Y49         FDCE                                         r  A0/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDCE (Prop_fdce_C_Q)         0.141     1.588 r  A0/cnt_reg[0]/Q
                         net (fo=2, routed)           0.275     1.863    A0/cnt_reg_n_0_[0]
    SLICE_X39Y49         LUT2 (Prop_lut2_I1_O)        0.044     1.907 r  A0/cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     1.907    A0/cnt[1]_i_1_n_0
    SLICE_X39Y49         FDCE                                         r  A0/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.833     1.960    A0/CLK_IBUF_BUFG
    SLICE_X39Y49         FDCE                                         r  A0/cnt_reg[1]/C
                         clock pessimism             -0.513     1.447    
    SLICE_X39Y49         FDCE (Hold_fdce_C_D)         0.107     1.554    A0/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.353    

Slack (MET) :             0.353ns  (arrival time - required time)
  Source:                 B0/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B0/cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.185ns (40.202%)  route 0.275ns (59.798%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.564     1.447    B0/CLK_IBUF_BUFG
    SLICE_X39Y48         FDCE                                         r  B0/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDCE (Prop_fdce_C_Q)         0.141     1.588 r  B0/cnt_reg[0]/Q
                         net (fo=2, routed)           0.275     1.863    B0/cnt_reg_n_0_[0]
    SLICE_X39Y48         LUT2 (Prop_lut2_I0_O)        0.044     1.907 r  B0/cnt[1]_i_1__1/O
                         net (fo=1, routed)           0.000     1.907    B0/cnt[1]_i_1__1_n_0
    SLICE_X39Y48         FDCE                                         r  B0/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.833     1.960    B0/CLK_IBUF_BUFG
    SLICE_X39Y48         FDCE                                         r  B0/cnt_reg[1]/C
                         clock pessimism             -0.513     1.447    
    SLICE_X39Y48         FDCE (Hold_fdce_C_D)         0.107     1.554    B0/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.353    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y50   A0/PIXEL_CLK_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X39Y49   A0/cnt_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X39Y49   A0/cnt_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y48   B0/BALLE_CLK_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X39Y48   B0/cnt_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X39Y48   B0/cnt_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y48   R0/RAQUETTE_CLK_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X39Y48   R0/cnt_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X39Y48   R0/cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y50   A0/PIXEL_CLK_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y50   A0/PIXEL_CLK_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X39Y49   A0/cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X39Y49   A0/cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X39Y49   A0/cnt_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X39Y49   A0/cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y48   B0/BALLE_CLK_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y48   B0/BALLE_CLK_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X39Y48   B0/cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X39Y48   B0/cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y50   A0/PIXEL_CLK_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y50   A0/PIXEL_CLK_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X39Y49   A0/cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X39Y49   A0/cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X39Y49   A0/cnt_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X39Y49   A0/cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y48   B0/BALLE_CLK_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y48   B0/BALLE_CLK_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X39Y48   B0/cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X39Y48   B0/cnt_reg[0]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           698 Endpoints
Min Delay           698 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            BLUE[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.537ns  (logic 5.810ns (35.133%)  route 10.727ns (64.867%))
  Logic Levels:           7  (IBUF=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  RST_IBUF_inst/O
                         net (fo=5, routed)           3.242     4.683    S1/RST_IBUF
    SLICE_X38Y48         LUT2 (Prop_lut2_I1_O)        0.124     4.807 f  S1/jwin[1]_i_2/O
                         net (fo=256, routed)         1.383     6.190    A1/countY_reg[0]_1
    SLICE_X38Y51         LUT6 (Prop_lut6_I4_O)        0.124     6.314 f  A1/RED_OBUF[3]_inst_i_5/O
                         net (fo=4, routed)           0.808     7.122    A1/RED_OBUF[3]_inst_i_5_n_0
    SLICE_X37Y51         LUT6 (Prop_lut6_I5_O)        0.124     7.246 f  A1/BLUE_OBUF[3]_inst_i_6/O
                         net (fo=5, routed)           1.305     8.552    A1/BLUE_OBUF[3]_inst_i_6_n_0
    SLICE_X33Y53         LUT5 (Prop_lut5_I0_O)        0.152     8.704 r  A1/BLUE_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           1.113     9.816    A1/BLUE_OBUF[2]_inst_i_2_n_0
    SLICE_X31Y51         LUT4 (Prop_lut4_I0_O)        0.326    10.142 r  A1/BLUE_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.876    13.019    BLUE_OBUF[2]
    K18                  OBUF (Prop_obuf_I_O)         3.519    16.537 r  BLUE_OBUF[2]_inst/O
                         net (fo=0)                   0.000    16.537    BLUE[2]
    K18                                                               r  BLUE[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            BLUE[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.105ns  (logic 5.433ns (35.965%)  route 9.673ns (64.035%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  RST_IBUF_inst/O
                         net (fo=5, routed)           3.242     4.683    S1/RST_IBUF
    SLICE_X38Y48         LUT2 (Prop_lut2_I1_O)        0.124     4.807 f  S1/jwin[1]_i_2/O
                         net (fo=256, routed)         1.383     6.190    A1/countY_reg[0]_1
    SLICE_X38Y51         LUT6 (Prop_lut6_I4_O)        0.124     6.314 f  A1/RED_OBUF[3]_inst_i_5/O
                         net (fo=4, routed)           0.808     7.122    A1/RED_OBUF[3]_inst_i_5_n_0
    SLICE_X37Y51         LUT6 (Prop_lut6_I5_O)        0.124     7.246 f  A1/BLUE_OBUF[3]_inst_i_6/O
                         net (fo=5, routed)           1.307     8.554    A1/BLUE_OBUF[3]_inst_i_6_n_0
    SLICE_X33Y53         LUT6 (Prop_lut6_I4_O)        0.124     8.678 r  A1/BLUE_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.932    11.610    BLUE_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         3.495    15.105 r  BLUE_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.105    BLUE[0]
    N18                                                               r  BLUE[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            BLUE[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.974ns  (logic 5.462ns (36.476%)  route 9.512ns (63.524%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  RST_IBUF_inst/O
                         net (fo=5, routed)           3.242     4.683    S1/RST_IBUF
    SLICE_X38Y48         LUT2 (Prop_lut2_I1_O)        0.124     4.807 f  S1/jwin[1]_i_2/O
                         net (fo=256, routed)         1.383     6.190    A1/countY_reg[0]_1
    SLICE_X38Y51         LUT6 (Prop_lut6_I4_O)        0.124     6.314 f  A1/RED_OBUF[3]_inst_i_5/O
                         net (fo=4, routed)           0.808     7.122    A1/RED_OBUF[3]_inst_i_5_n_0
    SLICE_X37Y51         LUT6 (Prop_lut6_I5_O)        0.124     7.246 f  A1/BLUE_OBUF[3]_inst_i_6/O
                         net (fo=5, routed)           0.931     8.177    A1/BLUE_OBUF[3]_inst_i_6_n_0
    SLICE_X32Y54         LUT6 (Prop_lut6_I5_O)        0.124     8.301 r  A1/BLUE_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.149    11.450    BLUE_OBUF[3]
    J18                  OBUF (Prop_obuf_I_O)         3.525    14.974 r  BLUE_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.974    BLUE[3]
    J18                                                               r  BLUE[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            BLUE[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.969ns  (logic 5.671ns (37.883%)  route 9.298ns (62.117%))
  Logic Levels:           6  (IBUF=1 LUT2=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  RST_IBUF_inst/O
                         net (fo=5, routed)           3.242     4.683    S1/RST_IBUF
    SLICE_X38Y48         LUT2 (Prop_lut2_I1_O)        0.124     4.807 f  S1/jwin[1]_i_2/O
                         net (fo=256, routed)         1.383     6.190    A1/countY_reg[0]_1
    SLICE_X38Y51         LUT6 (Prop_lut6_I4_O)        0.124     6.314 f  A1/RED_OBUF[3]_inst_i_5/O
                         net (fo=4, routed)           0.808     7.122    A1/RED_OBUF[3]_inst_i_5_n_0
    SLICE_X37Y51         LUT6 (Prop_lut6_I5_O)        0.124     7.246 f  A1/BLUE_OBUF[3]_inst_i_6/O
                         net (fo=5, routed)           0.997     8.243    A1/BLUE_OBUF[3]_inst_i_6_n_0
    SLICE_X31Y51         LUT2 (Prop_lut2_I1_O)        0.152     8.395 r  A1/BLUE_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.868    11.264    BLUE_OBUF[1]
    L18                  OBUF (Prop_obuf_I_O)         3.705    14.969 r  BLUE_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.969    BLUE[1]
    L18                                                               r  BLUE[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B2/xBalle_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            RED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.692ns  (logic 6.044ns (41.142%)  route 8.647ns (58.858%))
  Logic Levels:           10  (CARRY4=4 FDCE=1 LUT1=1 LUT2=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y60         FDCE                         0.000     0.000 r  B2/xBalle_reg[2]/C
    SLICE_X45Y60         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  B2/xBalle_reg[2]/Q
                         net (fo=13, routed)          1.604     2.060    B2/xBalle_reg_n_0_[2]
    SLICE_X34Y64         LUT1 (Prop_lut1_I0_O)        0.124     2.184 r  B2/i__carry_i_6__10/O
                         net (fo=1, routed)           0.000     2.184    B2/i__carry_i_6__10_n_0
    SLICE_X34Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.717 r  B2/i__carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     2.717    B2/i__carry_i_5_n_0
    SLICE_X34Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.834 r  B2/i__carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     2.834    B2/i__carry__0_i_5_n_0
    SLICE_X34Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.053 r  B2/i__carry__1_i_5/O[0]
                         net (fo=1, routed)           0.834     3.887    A1/R[8]
    SLICE_X33Y65         LUT2 (Prop_lut2_I1_O)        0.295     4.182 r  A1/i__carry__1_i_3__12/O
                         net (fo=1, routed)           0.000     4.182    B2/BLUE_OBUF[3]_inst_i_6[1]
    SLICE_X33Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.732 f  B2/p_1_out_inferred__0/i__carry__1/CO[3]
                         net (fo=3, routed)           1.719     6.451    B2/countX_reg[9][0]
    SLICE_X37Y51         LUT4 (Prop_lut4_I1_O)        0.124     6.575 r  B2/RED_OBUF[3]_inst_i_6/O
                         net (fo=2, routed)           0.969     7.544    A1/GREEN[0]
    SLICE_X35Y52         LUT6 (Prop_lut6_I4_O)        0.124     7.668 r  A1/RED_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           3.521    11.189    RED_OBUF[2]
    N19                  OBUF (Prop_obuf_I_O)         3.502    14.692 r  RED_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.692    RED[3]
    N19                                                               r  RED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B2/xBalle_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            RED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.219ns  (logic 6.066ns (42.661%)  route 8.153ns (57.339%))
  Logic Levels:           10  (CARRY4=4 FDCE=1 LUT1=1 LUT2=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y60         FDCE                         0.000     0.000 r  B2/xBalle_reg[2]/C
    SLICE_X45Y60         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  B2/xBalle_reg[2]/Q
                         net (fo=13, routed)          1.604     2.060    B2/xBalle_reg_n_0_[2]
    SLICE_X34Y64         LUT1 (Prop_lut1_I0_O)        0.124     2.184 r  B2/i__carry_i_6__10/O
                         net (fo=1, routed)           0.000     2.184    B2/i__carry_i_6__10_n_0
    SLICE_X34Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.717 r  B2/i__carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     2.717    B2/i__carry_i_5_n_0
    SLICE_X34Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.834 r  B2/i__carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     2.834    B2/i__carry__0_i_5_n_0
    SLICE_X34Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.053 r  B2/i__carry__1_i_5/O[0]
                         net (fo=1, routed)           0.834     3.887    A1/R[8]
    SLICE_X33Y65         LUT2 (Prop_lut2_I1_O)        0.295     4.182 r  A1/i__carry__1_i_3__12/O
                         net (fo=1, routed)           0.000     4.182    B2/BLUE_OBUF[3]_inst_i_6[1]
    SLICE_X33Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.732 f  B2/p_1_out_inferred__0/i__carry__1/CO[3]
                         net (fo=3, routed)           1.719     6.451    B2/countX_reg[9][0]
    SLICE_X37Y51         LUT4 (Prop_lut4_I1_O)        0.124     6.575 r  B2/RED_OBUF[3]_inst_i_6/O
                         net (fo=2, routed)           0.969     7.544    A1/GREEN[0]
    SLICE_X35Y52         LUT6 (Prop_lut6_I4_O)        0.124     7.668 r  A1/RED_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           3.026    10.695    RED_OBUF[2]
    J19                  OBUF (Prop_obuf_I_O)         3.524    14.219 r  RED_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.219    RED[2]
    J19                                                               r  RED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B2/xBalle_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            GREEN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.203ns  (logic 6.071ns (42.746%)  route 8.132ns (57.254%))
  Logic Levels:           10  (CARRY4=4 FDCE=1 LUT1=1 LUT2=1 LUT4=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y60         FDCE                         0.000     0.000 r  B2/xBalle_reg[2]/C
    SLICE_X45Y60         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  B2/xBalle_reg[2]/Q
                         net (fo=13, routed)          1.604     2.060    B2/xBalle_reg_n_0_[2]
    SLICE_X34Y64         LUT1 (Prop_lut1_I0_O)        0.124     2.184 r  B2/i__carry_i_6__10/O
                         net (fo=1, routed)           0.000     2.184    B2/i__carry_i_6__10_n_0
    SLICE_X34Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.717 r  B2/i__carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     2.717    B2/i__carry_i_5_n_0
    SLICE_X34Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.834 r  B2/i__carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     2.834    B2/i__carry__0_i_5_n_0
    SLICE_X34Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.053 r  B2/i__carry__1_i_5/O[0]
                         net (fo=1, routed)           0.834     3.887    A1/R[8]
    SLICE_X33Y65         LUT2 (Prop_lut2_I1_O)        0.295     4.182 r  A1/i__carry__1_i_3__12/O
                         net (fo=1, routed)           0.000     4.182    B2/BLUE_OBUF[3]_inst_i_6[1]
    SLICE_X33Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.732 f  B2/p_1_out_inferred__0/i__carry__1/CO[3]
                         net (fo=3, routed)           1.719     6.451    B2/countX_reg[9][0]
    SLICE_X37Y51         LUT4 (Prop_lut4_I1_O)        0.124     6.575 r  B2/RED_OBUF[3]_inst_i_6/O
                         net (fo=2, routed)           0.802     7.377    A1/GREEN[0]
    SLICE_X35Y52         LUT4 (Prop_lut4_I0_O)        0.124     7.501 r  A1/GREEN_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           3.172    10.674    GREEN_OBUF[0]
    G17                  OBUF (Prop_obuf_I_O)         3.529    14.203 r  GREEN_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.203    GREEN[2]
    G17                                                               r  GREEN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            GREEN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.144ns  (logic 5.319ns (37.603%)  route 8.826ns (62.397%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  RST_IBUF_inst/O
                         net (fo=5, routed)           3.242     4.683    S1/RST_IBUF
    SLICE_X38Y48         LUT2 (Prop_lut2_I1_O)        0.124     4.807 f  S1/jwin[1]_i_2/O
                         net (fo=256, routed)         1.383     6.190    A1/countY_reg[0]_1
    SLICE_X38Y51         LUT6 (Prop_lut6_I4_O)        0.124     6.314 f  A1/RED_OBUF[3]_inst_i_5/O
                         net (fo=4, routed)           0.807     7.121    A1/RED_OBUF[3]_inst_i_5_n_0
    SLICE_X37Y51         LUT6 (Prop_lut6_I5_O)        0.124     7.245 r  A1/RED_OBUF[1]_inst_i_1/O
                         net (fo=4, routed)           3.394    10.639    GREEN_OBUF[1]
    H17                  OBUF (Prop_obuf_I_O)         3.505    14.144 r  GREEN_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.144    GREEN[1]
    H17                                                               r  GREEN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            RED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.023ns  (logic 5.337ns (38.060%)  route 8.686ns (61.940%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  RST_IBUF_inst/O
                         net (fo=5, routed)           3.242     4.683    S1/RST_IBUF
    SLICE_X38Y48         LUT2 (Prop_lut2_I1_O)        0.124     4.807 f  S1/jwin[1]_i_2/O
                         net (fo=256, routed)         1.383     6.190    A1/countY_reg[0]_1
    SLICE_X38Y51         LUT6 (Prop_lut6_I4_O)        0.124     6.314 f  A1/RED_OBUF[3]_inst_i_5/O
                         net (fo=4, routed)           0.807     7.121    A1/RED_OBUF[3]_inst_i_5_n_0
    SLICE_X37Y51         LUT6 (Prop_lut6_I5_O)        0.124     7.245 r  A1/RED_OBUF[1]_inst_i_1/O
                         net (fo=4, routed)           3.254    10.499    GREEN_OBUF[1]
    G19                  OBUF (Prop_obuf_I_O)         3.524    14.023 r  RED_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.023    RED[0]
    G19                                                               r  RED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B2/xBalle_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            GREEN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.911ns  (logic 6.063ns (43.582%)  route 7.848ns (56.418%))
  Logic Levels:           10  (CARRY4=4 FDCE=1 LUT1=1 LUT2=1 LUT4=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y60         FDCE                         0.000     0.000 r  B2/xBalle_reg[2]/C
    SLICE_X45Y60         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  B2/xBalle_reg[2]/Q
                         net (fo=13, routed)          1.604     2.060    B2/xBalle_reg_n_0_[2]
    SLICE_X34Y64         LUT1 (Prop_lut1_I0_O)        0.124     2.184 r  B2/i__carry_i_6__10/O
                         net (fo=1, routed)           0.000     2.184    B2/i__carry_i_6__10_n_0
    SLICE_X34Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.717 r  B2/i__carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     2.717    B2/i__carry_i_5_n_0
    SLICE_X34Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.834 r  B2/i__carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     2.834    B2/i__carry__0_i_5_n_0
    SLICE_X34Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.053 r  B2/i__carry__1_i_5/O[0]
                         net (fo=1, routed)           0.834     3.887    A1/R[8]
    SLICE_X33Y65         LUT2 (Prop_lut2_I1_O)        0.295     4.182 r  A1/i__carry__1_i_3__12/O
                         net (fo=1, routed)           0.000     4.182    B2/BLUE_OBUF[3]_inst_i_6[1]
    SLICE_X33Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.732 f  B2/p_1_out_inferred__0/i__carry__1/CO[3]
                         net (fo=3, routed)           1.719     6.451    B2/countX_reg[9][0]
    SLICE_X37Y51         LUT4 (Prop_lut4_I1_O)        0.124     6.575 r  B2/RED_OBUF[3]_inst_i_6/O
                         net (fo=2, routed)           0.802     7.377    A1/GREEN[0]
    SLICE_X35Y52         LUT4 (Prop_lut4_I0_O)        0.124     7.501 r  A1/GREEN_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           2.889    10.390    GREEN_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.521    13.911 r  GREEN_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.911    GREEN[0]
    J17                                                               r  GREEN[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 A1/countX_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            A1/countX_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.321ns  (logic 0.227ns (70.675%)  route 0.094ns (29.325%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y53         FDCE                         0.000     0.000 r  A1/countX_reg[6]/C
    SLICE_X40Y53         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  A1/countX_reg[6]/Q
                         net (fo=20, routed)          0.094     0.222    A1/Q[6]
    SLICE_X40Y53         LUT6 (Prop_lut6_I1_O)        0.099     0.321 r  A1/countX[7]_i_1/O
                         net (fo=1, routed)           0.000     0.321    A1/p_0_in[7]
    SLICE_X40Y53         FDCE                                         r  A1/countX_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A1/countY_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            A1/countY_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.351ns  (logic 0.186ns (52.918%)  route 0.165ns (47.082%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y51         FDCE                         0.000     0.000 r  A1/countY_reg[6]/C
    SLICE_X40Y51         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  A1/countY_reg[6]/Q
                         net (fo=17, routed)          0.165     0.306    A1/countY_reg[9]_0[6]
    SLICE_X41Y51         LUT4 (Prop_lut4_I1_O)        0.045     0.351 r  A1/countY[7]_i_1/O
                         net (fo=1, routed)           0.000     0.351    A1/p_0_in__0[7]
    SLICE_X41Y51         FDCE                                         r  A1/countY_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B1/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            B1/cnt_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.265ns (74.950%)  route 0.089ns (25.050%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y55         FDCE                         0.000     0.000 r  B1/cnt_reg[0]/C
    SLICE_X48Y55         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  B1/cnt_reg[0]/Q
                         net (fo=3, routed)           0.089     0.230    B1/cnt_reg[0]
    SLICE_X48Y55         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     0.354 r  B1/cnt_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.354    B1/cnt_reg[0]_i_1_n_6
    SLICE_X48Y55         FDCE                                         r  B1/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A1/countY_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            A1/countY_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.192ns (53.709%)  route 0.165ns (46.291%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y51         FDCE                         0.000     0.000 r  A1/countY_reg[6]/C
    SLICE_X40Y51         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  A1/countY_reg[6]/Q
                         net (fo=17, routed)          0.165     0.306    A1/countY_reg[9]_0[6]
    SLICE_X41Y51         LUT5 (Prop_lut5_I2_O)        0.051     0.357 r  A1/countY[8]_i_1/O
                         net (fo=1, routed)           0.000     0.357    A1/p_0_in__0[8]
    SLICE_X41Y51         FDCE                                         r  A1/countY_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B1/ACC_BALLE_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            B2/VyBalle_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.361ns  (logic 0.186ns (51.484%)  route 0.175ns (48.516%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y55         FDRE                         0.000     0.000 r  B1/ACC_BALLE_reg/C
    SLICE_X40Y55         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  B1/ACC_BALLE_reg/Q
                         net (fo=102, routed)         0.175     0.316    B2/acc_balle
    SLICE_X38Y56         LUT4 (Prop_lut4_I3_O)        0.045     0.361 r  B2/VyBalle[0]_i_1/O
                         net (fo=1, routed)           0.000     0.361    B2/VyBalle[0]_i_1_n_0
    SLICE_X38Y56         FDCE                                         r  B2/VyBalle_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B2/jwin_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            B2/jwin_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.186ns (50.461%)  route 0.183ns (49.539%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y63         FDCE                         0.000     0.000 r  B2/jwin_reg[1]/C
    SLICE_X37Y63         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  B2/jwin_reg[1]/Q
                         net (fo=8, routed)           0.183     0.324    B2/j_win[1]
    SLICE_X37Y63         LUT4 (Prop_lut4_I3_O)        0.045     0.369 r  B2/jwin[1]_i_1/O
                         net (fo=1, routed)           0.000     0.369    B2/jwin[1]_i_1_n_0
    SLICE_X37Y63         FDCE                                         r  B2/jwin_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A1/countX_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            A1/countX_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.186ns (50.347%)  route 0.183ns (49.653%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y53         FDCE                         0.000     0.000 r  A1/countX_reg[0]/C
    SLICE_X41Y53         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  A1/countX_reg[0]/Q
                         net (fo=16, routed)          0.183     0.324    A1/Q[0]
    SLICE_X40Y53         LUT6 (Prop_lut6_I3_O)        0.045     0.369 r  A1/countX[4]_i_1/O
                         net (fo=1, routed)           0.000     0.369    A1/p_0_in[4]
    SLICE_X40Y53         FDCE                                         r  A1/countX_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A1/countX_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            A1/countX_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.379ns  (logic 0.183ns (48.298%)  route 0.196ns (51.702%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y53         FDCE                         0.000     0.000 r  A1/countX_reg[5]/C
    SLICE_X40Y53         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  A1/countX_reg[5]/Q
                         net (fo=20, routed)          0.196     0.337    A1/Q[5]
    SLICE_X40Y53         LUT5 (Prop_lut5_I3_O)        0.042     0.379 r  A1/countX[6]_i_1/O
                         net (fo=1, routed)           0.000     0.379    A1/p_0_in[6]
    SLICE_X40Y53         FDCE                                         r  A1/countX_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B1/ACC_BALLE_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            B1/ACC_BALLE_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.380ns  (logic 0.183ns (48.159%)  route 0.197ns (51.841%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y55         FDRE                         0.000     0.000 r  B1/ACC_BALLE_reg/C
    SLICE_X40Y55         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  B1/ACC_BALLE_reg/Q
                         net (fo=102, routed)         0.197     0.338    B1/acc_balle
    SLICE_X40Y55         LUT4 (Prop_lut4_I3_O)        0.042     0.380 r  B1/ACC_BALLE_i_1/O
                         net (fo=1, routed)           0.000     0.380    B1/ACC_BALLE_i_1_n_0
    SLICE_X40Y55         FDRE                                         r  B1/ACC_BALLE_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A1/countX_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            A1/countX_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.382ns  (logic 0.186ns (48.704%)  route 0.196ns (51.296%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y53         FDCE                         0.000     0.000 r  A1/countX_reg[5]/C
    SLICE_X40Y53         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  A1/countX_reg[5]/Q
                         net (fo=20, routed)          0.196     0.337    A1/Q[5]
    SLICE_X40Y53         LUT4 (Prop_lut4_I3_O)        0.045     0.382 r  A1/countX[5]_i_1/O
                         net (fo=1, routed)           0.000     0.382    A1/p_0_in[5]
    SLICE_X40Y53         FDCE                                         r  A1/countX_reg[5]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 S0/score_1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S1/IS_NUMBER_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.470ns  (logic 1.116ns (24.969%)  route 3.354ns (75.031%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.554     5.075    S0/CLK_IBUF_BUFG
    SLICE_X30Y50         FDCE                                         r  S0/score_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y50         FDCE (Prop_fdce_C_Q)         0.518     5.593 f  S0/score_1_reg[0]/Q
                         net (fo=9, routed)           1.317     6.910    A1/score_1[0]
    SLICE_X30Y49         LUT3 (Prop_lut3_I0_O)        0.146     7.056 r  A1/IS_NUMBER_reg_i_11/O
                         net (fo=1, routed)           0.845     7.901    A1/IS_NUMBER_reg_i_11_n_0
    SLICE_X30Y49         LUT6 (Prop_lut6_I2_O)        0.328     8.229 r  A1/IS_NUMBER_reg_i_3/O
                         net (fo=2, routed)           0.851     9.080    S0/IS_NUMBER_reg
    SLICE_X31Y49         LUT6 (Prop_lut6_I1_O)        0.124     9.204 r  S0/IS_NUMBER_reg_i_1/O
                         net (fo=1, routed)           0.340     9.544    S1/BLUE_OBUF[3]_inst_i_6
    SLICE_X31Y49         LDCE                                         r  S1/IS_NUMBER_reg/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 S0/score_1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S1/IS_NUMBER_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.690ns  (logic 0.246ns (35.677%)  route 0.444ns (64.323%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.562     1.445    S0/CLK_IBUF_BUFG
    SLICE_X30Y50         FDCE                                         r  S0/score_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y50         FDCE (Prop_fdce_C_Q)         0.148     1.593 r  S0/score_1_reg[2]/Q
                         net (fo=6, routed)           0.330     1.924    S0/score_1[2]
    SLICE_X31Y49         LUT6 (Prop_lut6_I0_O)        0.098     2.022 r  S0/IS_NUMBER_reg_i_1/O
                         net (fo=1, routed)           0.113     2.135    S1/BLUE_OBUF[3]_inst_i_6
    SLICE_X31Y49         LDCE                                         r  S1/IS_NUMBER_reg/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            25 Endpoints
Min Delay            25 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            S0/prev_j1_win_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.803ns  (logic 1.565ns (26.974%)  route 4.238ns (73.026%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.777ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  RST_IBUF_inst/O
                         net (fo=5, routed)           3.242     4.683    S1/RST_IBUF
    SLICE_X38Y48         LUT2 (Prop_lut2_I1_O)        0.124     4.807 f  S1/jwin[1]_i_2/O
                         net (fo=256, routed)         0.996     5.803    S0/score_1_reg[0]_2
    SLICE_X30Y50         FDCE                                         f  S0/prev_j1_win_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.436     4.777    S0/CLK_IBUF_BUFG
    SLICE_X30Y50         FDCE                                         r  S0/prev_j1_win_reg/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            S0/prev_j2_win_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.803ns  (logic 1.565ns (26.974%)  route 4.238ns (73.026%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.777ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  RST_IBUF_inst/O
                         net (fo=5, routed)           3.242     4.683    S1/RST_IBUF
    SLICE_X38Y48         LUT2 (Prop_lut2_I1_O)        0.124     4.807 f  S1/jwin[1]_i_2/O
                         net (fo=256, routed)         0.996     5.803    S0/score_1_reg[0]_2
    SLICE_X31Y50         FDCE                                         f  S0/prev_j2_win_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.436     4.777    S0/CLK_IBUF_BUFG
    SLICE_X31Y50         FDCE                                         r  S0/prev_j2_win_reg/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            S0/score_1_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.803ns  (logic 1.565ns (26.974%)  route 4.238ns (73.026%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.777ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  RST_IBUF_inst/O
                         net (fo=5, routed)           3.242     4.683    S1/RST_IBUF
    SLICE_X38Y48         LUT2 (Prop_lut2_I1_O)        0.124     4.807 f  S1/jwin[1]_i_2/O
                         net (fo=256, routed)         0.996     5.803    S0/score_1_reg[0]_2
    SLICE_X30Y50         FDCE                                         f  S0/score_1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.436     4.777    S0/CLK_IBUF_BUFG
    SLICE_X30Y50         FDCE                                         r  S0/score_1_reg[0]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            S0/score_1_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.803ns  (logic 1.565ns (26.974%)  route 4.238ns (73.026%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.777ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  RST_IBUF_inst/O
                         net (fo=5, routed)           3.242     4.683    S1/RST_IBUF
    SLICE_X38Y48         LUT2 (Prop_lut2_I1_O)        0.124     4.807 f  S1/jwin[1]_i_2/O
                         net (fo=256, routed)         0.996     5.803    S0/score_1_reg[0]_2
    SLICE_X30Y50         FDCE                                         f  S0/score_1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.436     4.777    S0/CLK_IBUF_BUFG
    SLICE_X30Y50         FDCE                                         r  S0/score_1_reg[1]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            S0/score_1_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.803ns  (logic 1.565ns (26.974%)  route 4.238ns (73.026%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.777ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  RST_IBUF_inst/O
                         net (fo=5, routed)           3.242     4.683    S1/RST_IBUF
    SLICE_X38Y48         LUT2 (Prop_lut2_I1_O)        0.124     4.807 f  S1/jwin[1]_i_2/O
                         net (fo=256, routed)         0.996     5.803    S0/score_1_reg[0]_2
    SLICE_X30Y50         FDCE                                         f  S0/score_1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.436     4.777    S0/CLK_IBUF_BUFG
    SLICE_X30Y50         FDCE                                         r  S0/score_1_reg[2]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            S0/score_2_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.803ns  (logic 1.565ns (26.974%)  route 4.238ns (73.026%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.777ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  RST_IBUF_inst/O
                         net (fo=5, routed)           3.242     4.683    S1/RST_IBUF
    SLICE_X38Y48         LUT2 (Prop_lut2_I1_O)        0.124     4.807 f  S1/jwin[1]_i_2/O
                         net (fo=256, routed)         0.996     5.803    S0/score_1_reg[0]_2
    SLICE_X31Y50         FDCE                                         f  S0/score_2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.436     4.777    S0/CLK_IBUF_BUFG
    SLICE_X31Y50         FDCE                                         r  S0/score_2_reg[0]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            S0/score_2_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.803ns  (logic 1.565ns (26.974%)  route 4.238ns (73.026%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.777ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  RST_IBUF_inst/O
                         net (fo=5, routed)           3.242     4.683    S1/RST_IBUF
    SLICE_X38Y48         LUT2 (Prop_lut2_I1_O)        0.124     4.807 f  S1/jwin[1]_i_2/O
                         net (fo=256, routed)         0.996     5.803    S0/score_1_reg[0]_2
    SLICE_X31Y50         FDCE                                         f  S0/score_2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.436     4.777    S0/CLK_IBUF_BUFG
    SLICE_X31Y50         FDCE                                         r  S0/score_2_reg[1]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            S0/score_2_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.803ns  (logic 1.565ns (26.974%)  route 4.238ns (73.026%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.777ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  RST_IBUF_inst/O
                         net (fo=5, routed)           3.242     4.683    S1/RST_IBUF
    SLICE_X38Y48         LUT2 (Prop_lut2_I1_O)        0.124     4.807 f  S1/jwin[1]_i_2/O
                         net (fo=256, routed)         0.996     5.803    S0/score_1_reg[0]_2
    SLICE_X31Y50         FDCE                                         f  S0/score_2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.436     4.777    S0/CLK_IBUF_BUFG
    SLICE_X31Y50         FDCE                                         r  S0/score_2_reg[2]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            B0/cnt_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.421ns  (logic 1.565ns (28.876%)  route 3.855ns (71.124%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.787ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  RST_IBUF_inst/O
                         net (fo=5, routed)           3.242     4.683    S1/RST_IBUF
    SLICE_X38Y48         LUT2 (Prop_lut2_I1_O)        0.124     4.807 f  S1/jwin[1]_i_2/O
                         net (fo=256, routed)         0.613     5.421    B0/cnt_reg[1]_0
    SLICE_X39Y48         FDCE                                         f  B0/cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.446     4.787    B0/CLK_IBUF_BUFG
    SLICE_X39Y48         FDCE                                         r  B0/cnt_reg[0]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            B0/cnt_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.421ns  (logic 1.565ns (28.876%)  route 3.855ns (71.124%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.787ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  RST_IBUF_inst/O
                         net (fo=5, routed)           3.242     4.683    S1/RST_IBUF
    SLICE_X38Y48         LUT2 (Prop_lut2_I1_O)        0.124     4.807 f  S1/jwin[1]_i_2/O
                         net (fo=256, routed)         0.613     5.421    B0/cnt_reg[1]_0
    SLICE_X39Y48         FDCE                                         f  B0/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.446     4.787    B0/CLK_IBUF_BUFG
    SLICE_X39Y48         FDCE                                         r  B0/cnt_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 S1/END_GAME_reg/G
                            (positive level-sensitive latch)
  Destination:            A0/PIXEL_CLK_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.359ns  (logic 0.203ns (56.614%)  route 0.156ns (43.386%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         LDCE                         0.000     0.000 r  S1/END_GAME_reg/G
    SLICE_X36Y49         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  S1/END_GAME_reg/Q
                         net (fo=5, routed)           0.156     0.314    A0/END_GAME
    SLICE_X39Y50         LUT4 (Prop_lut4_I2_O)        0.045     0.359 r  A0/PIXEL_CLK_i_1/O
                         net (fo=1, routed)           0.000     0.359    A0/PIXEL_CLK_i_1_n_0
    SLICE_X39Y50         FDRE                                         r  A0/PIXEL_CLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.830     1.958    A0/CLK_IBUF_BUFG
    SLICE_X39Y50         FDRE                                         r  A0/PIXEL_CLK_reg/C

Slack:                    inf
  Source:                 S1/END_GAME_reg/G
                            (positive level-sensitive latch)
  Destination:            B0/BALLE_CLK_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.368ns  (logic 0.203ns (55.220%)  route 0.165ns (44.780%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         LDCE                         0.000     0.000 r  S1/END_GAME_reg/G
    SLICE_X36Y49         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  S1/END_GAME_reg/Q
                         net (fo=5, routed)           0.165     0.323    B0/END_GAME
    SLICE_X38Y48         LUT4 (Prop_lut4_I2_O)        0.045     0.368 r  B0/BALLE_CLK_i_1/O
                         net (fo=1, routed)           0.000     0.368    B0/BALLE_CLK_i_1_n_0
    SLICE_X38Y48         FDRE                                         r  B0/BALLE_CLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.833     1.960    B0/CLK_IBUF_BUFG
    SLICE_X38Y48         FDRE                                         r  B0/BALLE_CLK_reg/C

Slack:                    inf
  Source:                 S1/END_GAME_reg/G
                            (positive level-sensitive latch)
  Destination:            R0/RAQUETTE_CLK_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.372ns  (logic 0.203ns (54.626%)  route 0.169ns (45.374%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         LDCE                         0.000     0.000 r  S1/END_GAME_reg/G
    SLICE_X36Y49         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  S1/END_GAME_reg/Q
                         net (fo=5, routed)           0.169     0.327    R0/END_GAME
    SLICE_X38Y48         LUT4 (Prop_lut4_I2_O)        0.045     0.372 r  R0/RAQUETTE_CLK_i_1/O
                         net (fo=1, routed)           0.000     0.372    R0/RAQUETTE_CLK_i_1_n_0
    SLICE_X38Y48         FDRE                                         r  R0/RAQUETTE_CLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.833     1.960    R0/CLK_IBUF_BUFG
    SLICE_X38Y48         FDRE                                         r  R0/RAQUETTE_CLK_reg/C

Slack:                    inf
  Source:                 S1/END_GAME_reg/G
                            (positive level-sensitive latch)
  Destination:            A0/cnt_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.657ns  (logic 0.203ns (30.906%)  route 0.454ns (69.094%))
  Logic Levels:           2  (LDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         LDCE                         0.000     0.000 r  S1/END_GAME_reg/G
    SLICE_X36Y49         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  S1/END_GAME_reg/Q
                         net (fo=5, routed)           0.303     0.461    S1/END_GAME
    SLICE_X38Y48         LUT2 (Prop_lut2_I0_O)        0.045     0.506 f  S1/jwin[1]_i_2/O
                         net (fo=256, routed)         0.151     0.657    A0/cnt_reg[0]_0
    SLICE_X39Y49         FDCE                                         f  A0/cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.833     1.960    A0/CLK_IBUF_BUFG
    SLICE_X39Y49         FDCE                                         r  A0/cnt_reg[0]/C

Slack:                    inf
  Source:                 S1/END_GAME_reg/G
                            (positive level-sensitive latch)
  Destination:            A0/cnt_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.657ns  (logic 0.203ns (30.906%)  route 0.454ns (69.094%))
  Logic Levels:           2  (LDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         LDCE                         0.000     0.000 r  S1/END_GAME_reg/G
    SLICE_X36Y49         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  S1/END_GAME_reg/Q
                         net (fo=5, routed)           0.303     0.461    S1/END_GAME
    SLICE_X38Y48         LUT2 (Prop_lut2_I0_O)        0.045     0.506 f  S1/jwin[1]_i_2/O
                         net (fo=256, routed)         0.151     0.657    A0/cnt_reg[0]_0
    SLICE_X39Y49         FDCE                                         f  A0/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.833     1.960    A0/CLK_IBUF_BUFG
    SLICE_X39Y49         FDCE                                         r  A0/cnt_reg[1]/C

Slack:                    inf
  Source:                 B2/jwin_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            S0/prev_j2_win_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.681ns  (logic 0.141ns (20.705%)  route 0.540ns (79.295%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y63         FDCE                         0.000     0.000 r  B2/jwin_reg[1]/C
    SLICE_X37Y63         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  B2/jwin_reg[1]/Q
                         net (fo=8, routed)           0.540     0.681    S0/j_win[1]
    SLICE_X31Y50         FDCE                                         r  S0/prev_j2_win_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.830     1.958    S0/CLK_IBUF_BUFG
    SLICE_X31Y50         FDCE                                         r  S0/prev_j2_win_reg/C

Slack:                    inf
  Source:                 B2/jwin_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            S0/score_2_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.691ns  (logic 0.186ns (26.908%)  route 0.505ns (73.092%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y63         FDCE                         0.000     0.000 r  B2/jwin_reg[1]/C
    SLICE_X37Y63         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  B2/jwin_reg[1]/Q
                         net (fo=8, routed)           0.505     0.646    S0/j_win[1]
    SLICE_X31Y50         LUT6 (Prop_lut6_I2_O)        0.045     0.691 r  S0/score_2[1]_i_1/O
                         net (fo=1, routed)           0.000     0.691    S0/score_2[1]_i_1_n_0
    SLICE_X31Y50         FDCE                                         r  S0/score_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.830     1.958    S0/CLK_IBUF_BUFG
    SLICE_X31Y50         FDCE                                         r  S0/score_2_reg[1]/C

Slack:                    inf
  Source:                 B2/jwin_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            S0/prev_j1_win_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.707ns  (logic 0.141ns (19.937%)  route 0.566ns (80.063%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y63         FDCE                         0.000     0.000 r  B2/jwin_reg[0]/C
    SLICE_X37Y63         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  B2/jwin_reg[0]/Q
                         net (fo=11, routed)          0.566     0.707    S0/j_win[0]
    SLICE_X30Y50         FDCE                                         r  S0/prev_j1_win_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.830     1.958    S0/CLK_IBUF_BUFG
    SLICE_X30Y50         FDCE                                         r  S0/prev_j1_win_reg/C

Slack:                    inf
  Source:                 S1/END_GAME_reg/G
                            (positive level-sensitive latch)
  Destination:            B0/cnt_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.722ns  (logic 0.203ns (28.113%)  route 0.519ns (71.887%))
  Logic Levels:           2  (LDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         LDCE                         0.000     0.000 r  S1/END_GAME_reg/G
    SLICE_X36Y49         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  S1/END_GAME_reg/Q
                         net (fo=5, routed)           0.303     0.461    S1/END_GAME
    SLICE_X38Y48         LUT2 (Prop_lut2_I0_O)        0.045     0.506 f  S1/jwin[1]_i_2/O
                         net (fo=256, routed)         0.216     0.722    B0/cnt_reg[1]_0
    SLICE_X39Y48         FDCE                                         f  B0/cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.833     1.960    B0/CLK_IBUF_BUFG
    SLICE_X39Y48         FDCE                                         r  B0/cnt_reg[0]/C

Slack:                    inf
  Source:                 S1/END_GAME_reg/G
                            (positive level-sensitive latch)
  Destination:            B0/cnt_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.722ns  (logic 0.203ns (28.113%)  route 0.519ns (71.887%))
  Logic Levels:           2  (LDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         LDCE                         0.000     0.000 r  S1/END_GAME_reg/G
    SLICE_X36Y49         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  S1/END_GAME_reg/Q
                         net (fo=5, routed)           0.303     0.461    S1/END_GAME
    SLICE_X38Y48         LUT2 (Prop_lut2_I0_O)        0.045     0.506 f  S1/jwin[1]_i_2/O
                         net (fo=256, routed)         0.216     0.722    B0/cnt_reg[1]_0
    SLICE_X39Y48         FDCE                                         f  B0/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.833     1.960    B0/CLK_IBUF_BUFG
    SLICE_X39Y48         FDCE                                         r  B0/cnt_reg[1]/C





