C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\bin64\m_generic.exe  -prodtype  synplify_pro  -encrypt  -pro  -rundir  C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Delta_Sigma_Converter\synthesis   -part M2S010  -package TQ144  -grade STD    -continue_on_error -maxfan 10000 -infer_seqShift -clock_globalthreshold 2 -async_globalthreshold 12 -globalthreshold 5000 -low_power_ram_decomp 0 -seqshift_to_uram 0 -opcond COMTC -report_path 4000 -disable_ramindex 0 -microsemi_enhanced_flow 1 -RWCheckOnRam 0 -summaryfile C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Delta_Sigma_Converter\synthesis\synlog\report\Delta_Sigma_Design_fpga_mapper.xml -merge_inferred_clocks 0  -top_level_module  work.Delta_Sigma_Design  -licensetype  synplifypro_actel  -flow mapping  -mp  4  -prjfile  C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Delta_Sigma_Converter\synthesis\scratchproject.prs  -implementation  synthesis  -multisrs  -ovm  C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Delta_Sigma_Converter\synthesis\Delta_Sigma_Design.vm   -freq 100.000   -tcl  C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Delta_Sigma_Converter\designer\Delta_Sigma_Design\synthesis.fdc  C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Delta_Sigma_Converter\synthesis\synwork\Delta_Sigma_Design_prem.srd  -sap  C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Delta_Sigma_Converter\synthesis\Delta_Sigma_Design.sap  -otap  C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Delta_Sigma_Converter\synthesis\Delta_Sigma_Design.tap  -omap  C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Delta_Sigma_Converter\synthesis\Delta_Sigma_Design.map  -devicelib  C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\generic\smartfusion2.v  -sap  C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Delta_Sigma_Converter\synthesis\Delta_Sigma_Design.sap  -ologparam  C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Delta_Sigma_Converter\synthesis\syntmp\Delta_Sigma_Design.plg  -osyn  C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Delta_Sigma_Converter\synthesis\Delta_Sigma_Design.srm  -prjdir  C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Delta_Sigma_Converter\synthesis\  -prjname  Delta_Sigma_Design_syn  -log  C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Delta_Sigma_Converter\synthesis\synlog\Delta_Sigma_Design_fpga_mapper.srr  -sn  2018.03  -jobname  "fpga_mapper" 
relcom:..\..\..\..\..\..\..\..\Microsemi\Libero_SoC_v12.1\SynplifyPro\bin64\m_generic.exe -prodtype synplify_pro -encrypt -pro -rundir ..\..\synthesis -part M2S010 -package TQ144 -grade STD -continue_on_error -maxfan 10000 -infer_seqShift -clock_globalthreshold 2 -async_globalthreshold 12 -globalthreshold 5000 -low_power_ram_decomp 0 -seqshift_to_uram 0 -opcond COMTC -report_path 4000 -disable_ramindex 0 -microsemi_enhanced_flow 1 -RWCheckOnRam 0 -summaryfile ..\synlog\report\Delta_Sigma_Design_fpga_mapper.xml -merge_inferred_clocks 0 -top_level_module work.Delta_Sigma_Design -licensetype synplifypro_actel -flow mapping -mp 4 -prjfile ..\scratchproject.prs -implementation synthesis -multisrs -ovm ..\Delta_Sigma_Design.vm -freq 100.000 -tcl ..\..\designer\Delta_Sigma_Design\synthesis.fdc ..\synwork\Delta_Sigma_Design_prem.srd -sap ..\Delta_Sigma_Design.sap -otap ..\Delta_Sigma_Design.tap -omap ..\Delta_Sigma_Design.map -devicelib ..\..\..\..\..\..\..\..\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\generic\smartfusion2.v -sap ..\Delta_Sigma_Design.sap -ologparam Delta_Sigma_Design.plg -osyn ..\Delta_Sigma_Design.srm -prjdir ..\ -prjname Delta_Sigma_Design_syn -log ..\synlog\Delta_Sigma_Design_fpga_mapper.srr -sn 2018.03 -jobname "fpga_mapper"
rc:1 success:1 runtime:6
file:..\scratchproject.prs|io:o|time:1574662391|size:6799|exec:0|csum:
file:..\Delta_Sigma_Design.vm|io:o|time:1574662523|size:498644|exec:0|csum:
file:..\..\designer\Delta_Sigma_Design\synthesis.fdc|io:i|time:1574662514|size:54|exec:0|csum:C31F554183D7CA5B57FA23D9144DDFBE
file:..\synwork\Delta_Sigma_Design_prem.srd|io:i|time:1574662517|size:84633|exec:0|csum:E27E9FB5A0A120AD682E18E2D56289BA
file:..\Delta_Sigma_Design.sap|io:o|time:1574662518|size:3593|exec:0|csum:
file:..\Delta_Sigma_Design.tap|io:o|time:0|size:-1|exec:0|csum:
file:..\Delta_Sigma_Design.map|io:o|time:1574662524|size:28|exec:0|csum:
file:..\..\..\..\..\..\..\..\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\generic\smartfusion2.v|io:i|time:1545375133|size:16417|exec:0|csum:6A584D9435DB98E6C5383F587B4BA27F
file:..\Delta_Sigma_Design.sap|io:o|time:1574662518|size:3593|exec:0|csum:
file:Delta_Sigma_Design.plg|io:o|time:1574662524|size:1655|exec:0|csum:
file:..\Delta_Sigma_Design.srm|io:o|time:1574662523|size:11465|exec:0|csum:
file:..\synlog\Delta_Sigma_Design_fpga_mapper.srr|io:o|time:1574662524|size:102406|exec:0|csum:
file:..\..\..\..\..\..\..\..\Microsemi\Libero_SoC_v12.1\SynplifyPro\bin64\m_generic.exe|io:i|time:1545375129|size:35620864|exec:1|csum:AFC1D03A121E8E2C0389EDEDDE1E630A
