#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Jul 18 09:01:40 2019
# Process ID: 20686
# Current directory: /home/lzc/workspace/decoder/vivado_rtl_kernel/Vadd_A_B_ex
# Command line: vivado -notrace -source /home/lzc/workspace/decoder/vivado_rtl_kernel/vivado_rtl_kernel.srcs/sources_1/ip/Vadd_A_B/Vadd_A_B_ex.tcl
# Log file: /home/lzc/workspace/decoder/vivado_rtl_kernel/Vadd_A_B_ex/vivado.log
# Journal file: /home/lzc/workspace/decoder/vivado_rtl_kernel/Vadd_A_B_ex/vivado.jou
#-----------------------------------------------------------
start_gui
source /home/lzc/workspace/decoder/vivado_rtl_kernel/vivado_rtl_kernel.srcs/sources_1/ip/Vadd_A_B/Vadd_A_B_ex.tcl -notrace
INFO: [open_example_project] Creating new example project...
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/lzc/document/Xilinx/Vivado/2019.1/data/ip'.
create_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 6267.891 ; gain = 112.352 ; free physical = 150 ; free virtual = 6672
INFO: [open_example_project] Importing original IP ...
INFO: [open_example_project] Generating the example project IP ...
INFO: [open_example_project] Adding example synthesis HDL files ...
INFO: [open_example_project] Adding example synthesis miscellaneous files ...
INFO: [open_example_project] Adding example XDC files ...
INFO: [open_example_project] Adding simulation HDL files ...
INFO: [open_example_project] Sourcing example extension scripts ...
WARNING: [Vivado 12-3672] The is_managed property should only be queried on the file object representing this IP. Use the get_files command to access file objects.
WARNING: [Vivado 12-3670] The generate_synth_checkpoint property should only be queried on the file object representing this IP. Use the get_files command to access file objects.
Setting xsim.simulate.xsim.more_options to -sv_seed 1
Setting modelsim.simulate.vsim.more_options to -sv_seed 1
Setting questa.simulate.vsim.more_options to -sv_seed 1
Setting ies.simulate.ncsim.more_options to -SVSEED 1
Setting xcelium.simulate.xmsim.more_options to -SVSEED 1
Setting vcs.simulate.vcs.more_options to +ntb_random_seed=1
Setting riviera.simulate.asim.more_options to -sv_seed 1
update_compile_order: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 6362.449 ; gain = 0.000 ; free physical = 252 ; free virtual = 6426
INFO: [open_example_project] Rebuilding all the top level IPs ...
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'slv_m01_axi_vip'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'slv_m01_axi_vip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'slv_m01_axi_vip'...
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'S_AXI.ID_WIDTH'. Logical port width '0' and physical port width '1' do not match.
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'S_AXI.AWUSER_WIDTH'. Logical port width '0' and physical port width '1' do not match.
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'S_AXI.WUSER_WIDTH'. Logical port width '0' and physical port width '1' do not match.
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'S_AXI.BUSER_WIDTH'. Logical port width '0' and physical port width '1' do not match.
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'S_AXI.ARUSER_WIDTH'. Logical port width '0' and physical port width '1' do not match.
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'S_AXI.RUSER_WIDTH'. Logical port width '0' and physical port width '1' do not match.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'slv_m01_axi_vip'...
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'slv_m00_axi_vip'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'slv_m00_axi_vip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'slv_m00_axi_vip'...
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'S_AXI.ID_WIDTH'. Logical port width '0' and physical port width '1' do not match.
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'S_AXI.AWUSER_WIDTH'. Logical port width '0' and physical port width '1' do not match.
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'S_AXI.WUSER_WIDTH'. Logical port width '0' and physical port width '1' do not match.
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'S_AXI.BUSER_WIDTH'. Logical port width '0' and physical port width '1' do not match.
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'S_AXI.ARUSER_WIDTH'. Logical port width '0' and physical port width '1' do not match.
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'S_AXI.RUSER_WIDTH'. Logical port width '0' and physical port width '1' do not match.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'slv_m00_axi_vip'...
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'control_Vadd_A_B_vip'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'control_Vadd_A_B_vip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'control_Vadd_A_B_vip'...
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'M_AXI.ID_WIDTH'. Logical port width '0' and physical port width '1' do not match.
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'M_AXI.AWUSER_WIDTH'. Logical port width '0' and physical port width '1' do not match.
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'M_AXI.WUSER_WIDTH'. Logical port width '0' and physical port width '1' do not match.
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'M_AXI.BUSER_WIDTH'. Logical port width '0' and physical port width '1' do not match.
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'M_AXI.ARUSER_WIDTH'. Logical port width '0' and physical port width '1' do not match.
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'M_AXI.RUSER_WIDTH'. Logical port width '0' and physical port width '1' do not match.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'control_Vadd_A_B_vip'...
INFO: [exportsim-Tcl-35] Exporting simulation files for "XSIM" (Xilinx Vivado Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/lzc/workspace/decoder/vivado_rtl_kernel/Vadd_A_B_ex/Vadd_A_B_ex.ip_user_files/sim_scripts/slv_m01_axi_vip/xsim/slv_m01_axi_vip.sh'
INFO: [SIM-utils-43] Exported '/home/lzc/workspace/decoder/vivado_rtl_kernel/Vadd_A_B_ex/Vadd_A_B_ex.ip_user_files/sim_scripts/slv_m01_axi_vip/xsim/axi_vip.cpp'
INFO: [SIM-utils-43] Exported '/home/lzc/workspace/decoder/vivado_rtl_kernel/Vadd_A_B_ex/Vadd_A_B_ex.ip_user_files/sim_scripts/slv_m01_axi_vip/xsim/axi_vip.h'
INFO: [SIM-utils-43] Exported '/home/lzc/workspace/decoder/vivado_rtl_kernel/Vadd_A_B_ex/Vadd_A_B_ex.ip_user_files/sim_scripts/slv_m01_axi_vip/xsim/slv_m01_axi_vip_sc.h'
INFO: [SIM-utils-43] Exported '/home/lzc/workspace/decoder/vivado_rtl_kernel/Vadd_A_B_ex/Vadd_A_B_ex.ip_user_files/sim_scripts/slv_m01_axi_vip/xsim/slv_m01_axi_vip_sc.cpp'
INFO: [SIM-utils-43] Exported '/home/lzc/workspace/decoder/vivado_rtl_kernel/Vadd_A_B_ex/Vadd_A_B_ex.ip_user_files/sim_scripts/slv_m01_axi_vip/xsim/slv_m01_axi_vip.h'
INFO: [SIM-utils-43] Exported '/home/lzc/workspace/decoder/vivado_rtl_kernel/Vadd_A_B_ex/Vadd_A_B_ex.ip_user_files/sim_scripts/slv_m01_axi_vip/xsim/slv_m01_axi_vip.cpp'
INFO: [exportsim-Tcl-35] Exporting simulation files for "MODELSIM" (Mentor Graphics ModelSim Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/lzc/workspace/decoder/vivado_rtl_kernel/Vadd_A_B_ex/Vadd_A_B_ex.ip_user_files/sim_scripts/slv_m01_axi_vip/modelsim/slv_m01_axi_vip.sh'
INFO: [SIM-utils-43] Exported '/home/lzc/workspace/decoder/vivado_rtl_kernel/Vadd_A_B_ex/Vadd_A_B_ex.ip_user_files/sim_scripts/slv_m01_axi_vip/modelsim/axi_vip.cpp'
INFO: [SIM-utils-43] Exported '/home/lzc/workspace/decoder/vivado_rtl_kernel/Vadd_A_B_ex/Vadd_A_B_ex.ip_user_files/sim_scripts/slv_m01_axi_vip/modelsim/axi_vip.h'
INFO: [SIM-utils-43] Exported '/home/lzc/workspace/decoder/vivado_rtl_kernel/Vadd_A_B_ex/Vadd_A_B_ex.ip_user_files/sim_scripts/slv_m01_axi_vip/modelsim/slv_m01_axi_vip_sc.h'
INFO: [SIM-utils-43] Exported '/home/lzc/workspace/decoder/vivado_rtl_kernel/Vadd_A_B_ex/Vadd_A_B_ex.ip_user_files/sim_scripts/slv_m01_axi_vip/modelsim/slv_m01_axi_vip_sc.cpp'
INFO: [SIM-utils-43] Exported '/home/lzc/workspace/decoder/vivado_rtl_kernel/Vadd_A_B_ex/Vadd_A_B_ex.ip_user_files/sim_scripts/slv_m01_axi_vip/modelsim/slv_m01_axi_vip.h'
INFO: [SIM-utils-43] Exported '/home/lzc/workspace/decoder/vivado_rtl_kernel/Vadd_A_B_ex/Vadd_A_B_ex.ip_user_files/sim_scripts/slv_m01_axi_vip/modelsim/slv_m01_axi_vip.cpp'
INFO: [exportsim-Tcl-35] Exporting simulation files for "QUESTA" (Mentor Graphics Questa Advanced Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/lzc/workspace/decoder/vivado_rtl_kernel/Vadd_A_B_ex/Vadd_A_B_ex.ip_user_files/sim_scripts/slv_m01_axi_vip/questa/slv_m01_axi_vip.sh'
INFO: [SIM-utils-43] Exported '/home/lzc/workspace/decoder/vivado_rtl_kernel/Vadd_A_B_ex/Vadd_A_B_ex.ip_user_files/sim_scripts/slv_m01_axi_vip/questa/axi_vip.cpp'
INFO: [SIM-utils-43] Exported '/home/lzc/workspace/decoder/vivado_rtl_kernel/Vadd_A_B_ex/Vadd_A_B_ex.ip_user_files/sim_scripts/slv_m01_axi_vip/questa/axi_vip.h'
INFO: [SIM-utils-43] Exported '/home/lzc/workspace/decoder/vivado_rtl_kernel/Vadd_A_B_ex/Vadd_A_B_ex.ip_user_files/sim_scripts/slv_m01_axi_vip/questa/slv_m01_axi_vip_sc.h'
INFO: [SIM-utils-43] Exported '/home/lzc/workspace/decoder/vivado_rtl_kernel/Vadd_A_B_ex/Vadd_A_B_ex.ip_user_files/sim_scripts/slv_m01_axi_vip/questa/slv_m01_axi_vip_sc.cpp'
INFO: [SIM-utils-43] Exported '/home/lzc/workspace/decoder/vivado_rtl_kernel/Vadd_A_B_ex/Vadd_A_B_ex.ip_user_files/sim_scripts/slv_m01_axi_vip/questa/slv_m01_axi_vip.h'
INFO: [SIM-utils-43] Exported '/home/lzc/workspace/decoder/vivado_rtl_kernel/Vadd_A_B_ex/Vadd_A_B_ex.ip_user_files/sim_scripts/slv_m01_axi_vip/questa/slv_m01_axi_vip.cpp'
INFO: [exportsim-Tcl-35] Exporting simulation files for "IES" (Cadence Incisive Enterprise Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/lzc/workspace/decoder/vivado_rtl_kernel/Vadd_A_B_ex/Vadd_A_B_ex.ip_user_files/sim_scripts/slv_m01_axi_vip/ies/slv_m01_axi_vip.sh'
INFO: [SIM-utils-43] Exported '/home/lzc/workspace/decoder/vivado_rtl_kernel/Vadd_A_B_ex/Vadd_A_B_ex.ip_user_files/sim_scripts/slv_m01_axi_vip/ies/axi_vip.cpp'
INFO: [SIM-utils-43] Exported '/home/lzc/workspace/decoder/vivado_rtl_kernel/Vadd_A_B_ex/Vadd_A_B_ex.ip_user_files/sim_scripts/slv_m01_axi_vip/ies/axi_vip.h'
INFO: [SIM-utils-43] Exported '/home/lzc/workspace/decoder/vivado_rtl_kernel/Vadd_A_B_ex/Vadd_A_B_ex.ip_user_files/sim_scripts/slv_m01_axi_vip/ies/slv_m01_axi_vip_sc.h'
INFO: [SIM-utils-43] Exported '/home/lzc/workspace/decoder/vivado_rtl_kernel/Vadd_A_B_ex/Vadd_A_B_ex.ip_user_files/sim_scripts/slv_m01_axi_vip/ies/slv_m01_axi_vip_sc.cpp'
INFO: [SIM-utils-43] Exported '/home/lzc/workspace/decoder/vivado_rtl_kernel/Vadd_A_B_ex/Vadd_A_B_ex.ip_user_files/sim_scripts/slv_m01_axi_vip/ies/slv_m01_axi_vip.h'
INFO: [SIM-utils-43] Exported '/home/lzc/workspace/decoder/vivado_rtl_kernel/Vadd_A_B_ex/Vadd_A_B_ex.ip_user_files/sim_scripts/slv_m01_axi_vip/ies/slv_m01_axi_vip.cpp'
INFO: [exportsim-Tcl-35] Exporting simulation files for "VCS" (Synopsys Verilog Compiler Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/lzc/workspace/decoder/vivado_rtl_kernel/Vadd_A_B_ex/Vadd_A_B_ex.ip_user_files/sim_scripts/slv_m01_axi_vip/vcs/slv_m01_axi_vip.sh'
INFO: [SIM-utils-43] Exported '/home/lzc/workspace/decoder/vivado_rtl_kernel/Vadd_A_B_ex/Vadd_A_B_ex.ip_user_files/sim_scripts/slv_m01_axi_vip/vcs/axi_vip.cpp'
INFO: [SIM-utils-43] Exported '/home/lzc/workspace/decoder/vivado_rtl_kernel/Vadd_A_B_ex/Vadd_A_B_ex.ip_user_files/sim_scripts/slv_m01_axi_vip/vcs/axi_vip.h'
INFO: [SIM-utils-43] Exported '/home/lzc/workspace/decoder/vivado_rtl_kernel/Vadd_A_B_ex/Vadd_A_B_ex.ip_user_files/sim_scripts/slv_m01_axi_vip/vcs/slv_m01_axi_vip_sc.h'
INFO: [SIM-utils-43] Exported '/home/lzc/workspace/decoder/vivado_rtl_kernel/Vadd_A_B_ex/Vadd_A_B_ex.ip_user_files/sim_scripts/slv_m01_axi_vip/vcs/slv_m01_axi_vip_sc.cpp'
INFO: [SIM-utils-43] Exported '/home/lzc/workspace/decoder/vivado_rtl_kernel/Vadd_A_B_ex/Vadd_A_B_ex.ip_user_files/sim_scripts/slv_m01_axi_vip/vcs/slv_m01_axi_vip.h'
INFO: [SIM-utils-43] Exported '/home/lzc/workspace/decoder/vivado_rtl_kernel/Vadd_A_B_ex/Vadd_A_B_ex.ip_user_files/sim_scripts/slv_m01_axi_vip/vcs/slv_m01_axi_vip.cpp'
INFO: [exportsim-Tcl-35] Exporting simulation files for "RIVIERA" (Aldec Riviera-PRO Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/lzc/workspace/decoder/vivado_rtl_kernel/Vadd_A_B_ex/Vadd_A_B_ex.ip_user_files/sim_scripts/slv_m01_axi_vip/riviera/slv_m01_axi_vip.sh'
INFO: [SIM-utils-43] Exported '/home/lzc/workspace/decoder/vivado_rtl_kernel/Vadd_A_B_ex/Vadd_A_B_ex.ip_user_files/sim_scripts/slv_m01_axi_vip/riviera/axi_vip.cpp'
INFO: [SIM-utils-43] Exported '/home/lzc/workspace/decoder/vivado_rtl_kernel/Vadd_A_B_ex/Vadd_A_B_ex.ip_user_files/sim_scripts/slv_m01_axi_vip/riviera/axi_vip.h'
INFO: [SIM-utils-43] Exported '/home/lzc/workspace/decoder/vivado_rtl_kernel/Vadd_A_B_ex/Vadd_A_B_ex.ip_user_files/sim_scripts/slv_m01_axi_vip/riviera/slv_m01_axi_vip_sc.h'
INFO: [SIM-utils-43] Exported '/home/lzc/workspace/decoder/vivado_rtl_kernel/Vadd_A_B_ex/Vadd_A_B_ex.ip_user_files/sim_scripts/slv_m01_axi_vip/riviera/slv_m01_axi_vip_sc.cpp'
INFO: [SIM-utils-43] Exported '/home/lzc/workspace/decoder/vivado_rtl_kernel/Vadd_A_B_ex/Vadd_A_B_ex.ip_user_files/sim_scripts/slv_m01_axi_vip/riviera/slv_m01_axi_vip.h'
INFO: [SIM-utils-43] Exported '/home/lzc/workspace/decoder/vivado_rtl_kernel/Vadd_A_B_ex/Vadd_A_B_ex.ip_user_files/sim_scripts/slv_m01_axi_vip/riviera/slv_m01_axi_vip.cpp'
INFO: [exportsim-Tcl-35] Exporting simulation files for "ACTIVEHDL" (Aldec Active-HDL Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/lzc/workspace/decoder/vivado_rtl_kernel/Vadd_A_B_ex/Vadd_A_B_ex.ip_user_files/sim_scripts/slv_m01_axi_vip/activehdl/slv_m01_axi_vip.sh'
INFO: [SIM-utils-43] Exported '/home/lzc/workspace/decoder/vivado_rtl_kernel/Vadd_A_B_ex/Vadd_A_B_ex.ip_user_files/sim_scripts/slv_m01_axi_vip/activehdl/axi_vip.cpp'
INFO: [SIM-utils-43] Exported '/home/lzc/workspace/decoder/vivado_rtl_kernel/Vadd_A_B_ex/Vadd_A_B_ex.ip_user_files/sim_scripts/slv_m01_axi_vip/activehdl/axi_vip.h'
INFO: [SIM-utils-43] Exported '/home/lzc/workspace/decoder/vivado_rtl_kernel/Vadd_A_B_ex/Vadd_A_B_ex.ip_user_files/sim_scripts/slv_m01_axi_vip/activehdl/slv_m01_axi_vip_sc.h'
INFO: [SIM-utils-43] Exported '/home/lzc/workspace/decoder/vivado_rtl_kernel/Vadd_A_B_ex/Vadd_A_B_ex.ip_user_files/sim_scripts/slv_m01_axi_vip/activehdl/slv_m01_axi_vip_sc.cpp'
INFO: [SIM-utils-43] Exported '/home/lzc/workspace/decoder/vivado_rtl_kernel/Vadd_A_B_ex/Vadd_A_B_ex.ip_user_files/sim_scripts/slv_m01_axi_vip/activehdl/slv_m01_axi_vip.h'
INFO: [SIM-utils-43] Exported '/home/lzc/workspace/decoder/vivado_rtl_kernel/Vadd_A_B_ex/Vadd_A_B_ex.ip_user_files/sim_scripts/slv_m01_axi_vip/activehdl/slv_m01_axi_vip.cpp'
INFO: [exportsim-Tcl-35] Exporting simulation files for "XCELIUM" (Cadence Xcelium Parallel Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/lzc/workspace/decoder/vivado_rtl_kernel/Vadd_A_B_ex/Vadd_A_B_ex.ip_user_files/sim_scripts/slv_m01_axi_vip/xcelium/slv_m01_axi_vip.sh'
INFO: [SIM-utils-43] Exported '/home/lzc/workspace/decoder/vivado_rtl_kernel/Vadd_A_B_ex/Vadd_A_B_ex.ip_user_files/sim_scripts/slv_m01_axi_vip/xcelium/axi_vip.cpp'
INFO: [SIM-utils-43] Exported '/home/lzc/workspace/decoder/vivado_rtl_kernel/Vadd_A_B_ex/Vadd_A_B_ex.ip_user_files/sim_scripts/slv_m01_axi_vip/xcelium/axi_vip.h'
INFO: [SIM-utils-43] Exported '/home/lzc/workspace/decoder/vivado_rtl_kernel/Vadd_A_B_ex/Vadd_A_B_ex.ip_user_files/sim_scripts/slv_m01_axi_vip/xcelium/slv_m01_axi_vip_sc.h'
INFO: [SIM-utils-43] Exported '/home/lzc/workspace/decoder/vivado_rtl_kernel/Vadd_A_B_ex/Vadd_A_B_ex.ip_user_files/sim_scripts/slv_m01_axi_vip/xcelium/slv_m01_axi_vip_sc.cpp'
INFO: [SIM-utils-43] Exported '/home/lzc/workspace/decoder/vivado_rtl_kernel/Vadd_A_B_ex/Vadd_A_B_ex.ip_user_files/sim_scripts/slv_m01_axi_vip/xcelium/slv_m01_axi_vip.h'
INFO: [SIM-utils-43] Exported '/home/lzc/workspace/decoder/vivado_rtl_kernel/Vadd_A_B_ex/Vadd_A_B_ex.ip_user_files/sim_scripts/slv_m01_axi_vip/xcelium/slv_m01_axi_vip.cpp'
INFO: [exportsim-Tcl-35] Exporting simulation files for "XSIM" (Xilinx Vivado Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/lzc/workspace/decoder/vivado_rtl_kernel/Vadd_A_B_ex/Vadd_A_B_ex.ip_user_files/sim_scripts/slv_m00_axi_vip/xsim/slv_m00_axi_vip.sh'
INFO: [SIM-utils-43] Exported '/home/lzc/workspace/decoder/vivado_rtl_kernel/Vadd_A_B_ex/Vadd_A_B_ex.ip_user_files/sim_scripts/slv_m00_axi_vip/xsim/axi_vip.cpp'
INFO: [SIM-utils-43] Exported '/home/lzc/workspace/decoder/vivado_rtl_kernel/Vadd_A_B_ex/Vadd_A_B_ex.ip_user_files/sim_scripts/slv_m00_axi_vip/xsim/axi_vip.h'
INFO: [SIM-utils-43] Exported '/home/lzc/workspace/decoder/vivado_rtl_kernel/Vadd_A_B_ex/Vadd_A_B_ex.ip_user_files/sim_scripts/slv_m00_axi_vip/xsim/slv_m00_axi_vip_sc.h'
INFO: [SIM-utils-43] Exported '/home/lzc/workspace/decoder/vivado_rtl_kernel/Vadd_A_B_ex/Vadd_A_B_ex.ip_user_files/sim_scripts/slv_m00_axi_vip/xsim/slv_m00_axi_vip_sc.cpp'
INFO: [SIM-utils-43] Exported '/home/lzc/workspace/decoder/vivado_rtl_kernel/Vadd_A_B_ex/Vadd_A_B_ex.ip_user_files/sim_scripts/slv_m00_axi_vip/xsim/slv_m00_axi_vip.h'
INFO: [SIM-utils-43] Exported '/home/lzc/workspace/decoder/vivado_rtl_kernel/Vadd_A_B_ex/Vadd_A_B_ex.ip_user_files/sim_scripts/slv_m00_axi_vip/xsim/slv_m00_axi_vip.cpp'
INFO: [exportsim-Tcl-35] Exporting simulation files for "MODELSIM" (Mentor Graphics ModelSim Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/lzc/workspace/decoder/vivado_rtl_kernel/Vadd_A_B_ex/Vadd_A_B_ex.ip_user_files/sim_scripts/slv_m00_axi_vip/modelsim/slv_m00_axi_vip.sh'
INFO: [SIM-utils-43] Exported '/home/lzc/workspace/decoder/vivado_rtl_kernel/Vadd_A_B_ex/Vadd_A_B_ex.ip_user_files/sim_scripts/slv_m00_axi_vip/modelsim/axi_vip.cpp'
INFO: [SIM-utils-43] Exported '/home/lzc/workspace/decoder/vivado_rtl_kernel/Vadd_A_B_ex/Vadd_A_B_ex.ip_user_files/sim_scripts/slv_m00_axi_vip/modelsim/axi_vip.h'
INFO: [SIM-utils-43] Exported '/home/lzc/workspace/decoder/vivado_rtl_kernel/Vadd_A_B_ex/Vadd_A_B_ex.ip_user_files/sim_scripts/slv_m00_axi_vip/modelsim/slv_m00_axi_vip_sc.h'
INFO: [SIM-utils-43] Exported '/home/lzc/workspace/decoder/vivado_rtl_kernel/Vadd_A_B_ex/Vadd_A_B_ex.ip_user_files/sim_scripts/slv_m00_axi_vip/modelsim/slv_m00_axi_vip_sc.cpp'
INFO: [SIM-utils-43] Exported '/home/lzc/workspace/decoder/vivado_rtl_kernel/Vadd_A_B_ex/Vadd_A_B_ex.ip_user_files/sim_scripts/slv_m00_axi_vip/modelsim/slv_m00_axi_vip.h'
INFO: [SIM-utils-43] Exported '/home/lzc/workspace/decoder/vivado_rtl_kernel/Vadd_A_B_ex/Vadd_A_B_ex.ip_user_files/sim_scripts/slv_m00_axi_vip/modelsim/slv_m00_axi_vip.cpp'
INFO: [exportsim-Tcl-35] Exporting simulation files for "QUESTA" (Mentor Graphics Questa Advanced Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/lzc/workspace/decoder/vivado_rtl_kernel/Vadd_A_B_ex/Vadd_A_B_ex.ip_user_files/sim_scripts/slv_m00_axi_vip/questa/slv_m00_axi_vip.sh'
INFO: [SIM-utils-43] Exported '/home/lzc/workspace/decoder/vivado_rtl_kernel/Vadd_A_B_ex/Vadd_A_B_ex.ip_user_files/sim_scripts/slv_m00_axi_vip/questa/axi_vip.cpp'
INFO: [SIM-utils-43] Exported '/home/lzc/workspace/decoder/vivado_rtl_kernel/Vadd_A_B_ex/Vadd_A_B_ex.ip_user_files/sim_scripts/slv_m00_axi_vip/questa/axi_vip.h'
INFO: [SIM-utils-43] Exported '/home/lzc/workspace/decoder/vivado_rtl_kernel/Vadd_A_B_ex/Vadd_A_B_ex.ip_user_files/sim_scripts/slv_m00_axi_vip/questa/slv_m00_axi_vip_sc.h'
INFO: [SIM-utils-43] Exported '/home/lzc/workspace/decoder/vivado_rtl_kernel/Vadd_A_B_ex/Vadd_A_B_ex.ip_user_files/sim_scripts/slv_m00_axi_vip/questa/slv_m00_axi_vip_sc.cpp'
INFO: [SIM-utils-43] Exported '/home/lzc/workspace/decoder/vivado_rtl_kernel/Vadd_A_B_ex/Vadd_A_B_ex.ip_user_files/sim_scripts/slv_m00_axi_vip/questa/slv_m00_axi_vip.h'
INFO: [SIM-utils-43] Exported '/home/lzc/workspace/decoder/vivado_rtl_kernel/Vadd_A_B_ex/Vadd_A_B_ex.ip_user_files/sim_scripts/slv_m00_axi_vip/questa/slv_m00_axi_vip.cpp'
INFO: [exportsim-Tcl-35] Exporting simulation files for "IES" (Cadence Incisive Enterprise Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/lzc/workspace/decoder/vivado_rtl_kernel/Vadd_A_B_ex/Vadd_A_B_ex.ip_user_files/sim_scripts/slv_m00_axi_vip/ies/slv_m00_axi_vip.sh'
INFO: [SIM-utils-43] Exported '/home/lzc/workspace/decoder/vivado_rtl_kernel/Vadd_A_B_ex/Vadd_A_B_ex.ip_user_files/sim_scripts/slv_m00_axi_vip/ies/axi_vip.cpp'
INFO: [SIM-utils-43] Exported '/home/lzc/workspace/decoder/vivado_rtl_kernel/Vadd_A_B_ex/Vadd_A_B_ex.ip_user_files/sim_scripts/slv_m00_axi_vip/ies/axi_vip.h'
INFO: [SIM-utils-43] Exported '/home/lzc/workspace/decoder/vivado_rtl_kernel/Vadd_A_B_ex/Vadd_A_B_ex.ip_user_files/sim_scripts/slv_m00_axi_vip/ies/slv_m00_axi_vip_sc.h'
INFO: [SIM-utils-43] Exported '/home/lzc/workspace/decoder/vivado_rtl_kernel/Vadd_A_B_ex/Vadd_A_B_ex.ip_user_files/sim_scripts/slv_m00_axi_vip/ies/slv_m00_axi_vip_sc.cpp'
INFO: [SIM-utils-43] Exported '/home/lzc/workspace/decoder/vivado_rtl_kernel/Vadd_A_B_ex/Vadd_A_B_ex.ip_user_files/sim_scripts/slv_m00_axi_vip/ies/slv_m00_axi_vip.h'
INFO: [SIM-utils-43] Exported '/home/lzc/workspace/decoder/vivado_rtl_kernel/Vadd_A_B_ex/Vadd_A_B_ex.ip_user_files/sim_scripts/slv_m00_axi_vip/ies/slv_m00_axi_vip.cpp'
INFO: [exportsim-Tcl-35] Exporting simulation files for "VCS" (Synopsys Verilog Compiler Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/lzc/workspace/decoder/vivado_rtl_kernel/Vadd_A_B_ex/Vadd_A_B_ex.ip_user_files/sim_scripts/slv_m00_axi_vip/vcs/slv_m00_axi_vip.sh'
INFO: [SIM-utils-43] Exported '/home/lzc/workspace/decoder/vivado_rtl_kernel/Vadd_A_B_ex/Vadd_A_B_ex.ip_user_files/sim_scripts/slv_m00_axi_vip/vcs/axi_vip.cpp'
INFO: [SIM-utils-43] Exported '/home/lzc/workspace/decoder/vivado_rtl_kernel/Vadd_A_B_ex/Vadd_A_B_ex.ip_user_files/sim_scripts/slv_m00_axi_vip/vcs/axi_vip.h'
INFO: [SIM-utils-43] Exported '/home/lzc/workspace/decoder/vivado_rtl_kernel/Vadd_A_B_ex/Vadd_A_B_ex.ip_user_files/sim_scripts/slv_m00_axi_vip/vcs/slv_m00_axi_vip_sc.h'
INFO: [SIM-utils-43] Exported '/home/lzc/workspace/decoder/vivado_rtl_kernel/Vadd_A_B_ex/Vadd_A_B_ex.ip_user_files/sim_scripts/slv_m00_axi_vip/vcs/slv_m00_axi_vip_sc.cpp'
INFO: [SIM-utils-43] Exported '/home/lzc/workspace/decoder/vivado_rtl_kernel/Vadd_A_B_ex/Vadd_A_B_ex.ip_user_files/sim_scripts/slv_m00_axi_vip/vcs/slv_m00_axi_vip.h'
INFO: [SIM-utils-43] Exported '/home/lzc/workspace/decoder/vivado_rtl_kernel/Vadd_A_B_ex/Vadd_A_B_ex.ip_user_files/sim_scripts/slv_m00_axi_vip/vcs/slv_m00_axi_vip.cpp'
INFO: [exportsim-Tcl-35] Exporting simulation files for "RIVIERA" (Aldec Riviera-PRO Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/lzc/workspace/decoder/vivado_rtl_kernel/Vadd_A_B_ex/Vadd_A_B_ex.ip_user_files/sim_scripts/slv_m00_axi_vip/riviera/slv_m00_axi_vip.sh'
INFO: [SIM-utils-43] Exported '/home/lzc/workspace/decoder/vivado_rtl_kernel/Vadd_A_B_ex/Vadd_A_B_ex.ip_user_files/sim_scripts/slv_m00_axi_vip/riviera/axi_vip.cpp'
INFO: [SIM-utils-43] Exported '/home/lzc/workspace/decoder/vivado_rtl_kernel/Vadd_A_B_ex/Vadd_A_B_ex.ip_user_files/sim_scripts/slv_m00_axi_vip/riviera/axi_vip.h'
INFO: [SIM-utils-43] Exported '/home/lzc/workspace/decoder/vivado_rtl_kernel/Vadd_A_B_ex/Vadd_A_B_ex.ip_user_files/sim_scripts/slv_m00_axi_vip/riviera/slv_m00_axi_vip_sc.h'
INFO: [SIM-utils-43] Exported '/home/lzc/workspace/decoder/vivado_rtl_kernel/Vadd_A_B_ex/Vadd_A_B_ex.ip_user_files/sim_scripts/slv_m00_axi_vip/riviera/slv_m00_axi_vip_sc.cpp'
INFO: [SIM-utils-43] Exported '/home/lzc/workspace/decoder/vivado_rtl_kernel/Vadd_A_B_ex/Vadd_A_B_ex.ip_user_files/sim_scripts/slv_m00_axi_vip/riviera/slv_m00_axi_vip.h'
INFO: [SIM-utils-43] Exported '/home/lzc/workspace/decoder/vivado_rtl_kernel/Vadd_A_B_ex/Vadd_A_B_ex.ip_user_files/sim_scripts/slv_m00_axi_vip/riviera/slv_m00_axi_vip.cpp'
INFO: [exportsim-Tcl-35] Exporting simulation files for "ACTIVEHDL" (Aldec Active-HDL Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/lzc/workspace/decoder/vivado_rtl_kernel/Vadd_A_B_ex/Vadd_A_B_ex.ip_user_files/sim_scripts/slv_m00_axi_vip/activehdl/slv_m00_axi_vip.sh'
INFO: [SIM-utils-43] Exported '/home/lzc/workspace/decoder/vivado_rtl_kernel/Vadd_A_B_ex/Vadd_A_B_ex.ip_user_files/sim_scripts/slv_m00_axi_vip/activehdl/axi_vip.cpp'
INFO: [SIM-utils-43] Exported '/home/lzc/workspace/decoder/vivado_rtl_kernel/Vadd_A_B_ex/Vadd_A_B_ex.ip_user_files/sim_scripts/slv_m00_axi_vip/activehdl/axi_vip.h'
INFO: [SIM-utils-43] Exported '/home/lzc/workspace/decoder/vivado_rtl_kernel/Vadd_A_B_ex/Vadd_A_B_ex.ip_user_files/sim_scripts/slv_m00_axi_vip/activehdl/slv_m00_axi_vip_sc.h'
INFO: [SIM-utils-43] Exported '/home/lzc/workspace/decoder/vivado_rtl_kernel/Vadd_A_B_ex/Vadd_A_B_ex.ip_user_files/sim_scripts/slv_m00_axi_vip/activehdl/slv_m00_axi_vip_sc.cpp'
INFO: [SIM-utils-43] Exported '/home/lzc/workspace/decoder/vivado_rtl_kernel/Vadd_A_B_ex/Vadd_A_B_ex.ip_user_files/sim_scripts/slv_m00_axi_vip/activehdl/slv_m00_axi_vip.h'
INFO: [SIM-utils-43] Exported '/home/lzc/workspace/decoder/vivado_rtl_kernel/Vadd_A_B_ex/Vadd_A_B_ex.ip_user_files/sim_scripts/slv_m00_axi_vip/activehdl/slv_m00_axi_vip.cpp'
INFO: [exportsim-Tcl-35] Exporting simulation files for "XCELIUM" (Cadence Xcelium Parallel Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/lzc/workspace/decoder/vivado_rtl_kernel/Vadd_A_B_ex/Vadd_A_B_ex.ip_user_files/sim_scripts/slv_m00_axi_vip/xcelium/slv_m00_axi_vip.sh'
INFO: [SIM-utils-43] Exported '/home/lzc/workspace/decoder/vivado_rtl_kernel/Vadd_A_B_ex/Vadd_A_B_ex.ip_user_files/sim_scripts/slv_m00_axi_vip/xcelium/axi_vip.cpp'
INFO: [SIM-utils-43] Exported '/home/lzc/workspace/decoder/vivado_rtl_kernel/Vadd_A_B_ex/Vadd_A_B_ex.ip_user_files/sim_scripts/slv_m00_axi_vip/xcelium/axi_vip.h'
INFO: [SIM-utils-43] Exported '/home/lzc/workspace/decoder/vivado_rtl_kernel/Vadd_A_B_ex/Vadd_A_B_ex.ip_user_files/sim_scripts/slv_m00_axi_vip/xcelium/slv_m00_axi_vip_sc.h'
INFO: [SIM-utils-43] Exported '/home/lzc/workspace/decoder/vivado_rtl_kernel/Vadd_A_B_ex/Vadd_A_B_ex.ip_user_files/sim_scripts/slv_m00_axi_vip/xcelium/slv_m00_axi_vip_sc.cpp'
INFO: [SIM-utils-43] Exported '/home/lzc/workspace/decoder/vivado_rtl_kernel/Vadd_A_B_ex/Vadd_A_B_ex.ip_user_files/sim_scripts/slv_m00_axi_vip/xcelium/slv_m00_axi_vip.h'
INFO: [SIM-utils-43] Exported '/home/lzc/workspace/decoder/vivado_rtl_kernel/Vadd_A_B_ex/Vadd_A_B_ex.ip_user_files/sim_scripts/slv_m00_axi_vip/xcelium/slv_m00_axi_vip.cpp'
INFO: [exportsim-Tcl-35] Exporting simulation files for "XSIM" (Xilinx Vivado Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/lzc/workspace/decoder/vivado_rtl_kernel/Vadd_A_B_ex/Vadd_A_B_ex.ip_user_files/sim_scripts/control_Vadd_A_B_vip/xsim/control_Vadd_A_B_vip.sh'
INFO: [SIM-utils-43] Exported '/home/lzc/workspace/decoder/vivado_rtl_kernel/Vadd_A_B_ex/Vadd_A_B_ex.ip_user_files/sim_scripts/control_Vadd_A_B_vip/xsim/axi_vip.cpp'
INFO: [SIM-utils-43] Exported '/home/lzc/workspace/decoder/vivado_rtl_kernel/Vadd_A_B_ex/Vadd_A_B_ex.ip_user_files/sim_scripts/control_Vadd_A_B_vip/xsim/axi_vip.h'
INFO: [SIM-utils-43] Exported '/home/lzc/workspace/decoder/vivado_rtl_kernel/Vadd_A_B_ex/Vadd_A_B_ex.ip_user_files/sim_scripts/control_Vadd_A_B_vip/xsim/control_Vadd_A_B_vip_sc.h'
INFO: [SIM-utils-43] Exported '/home/lzc/workspace/decoder/vivado_rtl_kernel/Vadd_A_B_ex/Vadd_A_B_ex.ip_user_files/sim_scripts/control_Vadd_A_B_vip/xsim/control_Vadd_A_B_vip_sc.cpp'
INFO: [Common 17-14] Message 'SIM-utils 43' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [exportsim-Tcl-35] Exporting simulation files for "MODELSIM" (Mentor Graphics ModelSim Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/lzc/workspace/decoder/vivado_rtl_kernel/Vadd_A_B_ex/Vadd_A_B_ex.ip_user_files/sim_scripts/control_Vadd_A_B_vip/modelsim/control_Vadd_A_B_vip.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "QUESTA" (Mentor Graphics Questa Advanced Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/lzc/workspace/decoder/vivado_rtl_kernel/Vadd_A_B_ex/Vadd_A_B_ex.ip_user_files/sim_scripts/control_Vadd_A_B_vip/questa/control_Vadd_A_B_vip.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "IES" (Cadence Incisive Enterprise Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/lzc/workspace/decoder/vivado_rtl_kernel/Vadd_A_B_ex/Vadd_A_B_ex.ip_user_files/sim_scripts/control_Vadd_A_B_vip/ies/control_Vadd_A_B_vip.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "VCS" (Synopsys Verilog Compiler Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/lzc/workspace/decoder/vivado_rtl_kernel/Vadd_A_B_ex/Vadd_A_B_ex.ip_user_files/sim_scripts/control_Vadd_A_B_vip/vcs/control_Vadd_A_B_vip.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "RIVIERA" (Aldec Riviera-PRO Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/lzc/workspace/decoder/vivado_rtl_kernel/Vadd_A_B_ex/Vadd_A_B_ex.ip_user_files/sim_scripts/control_Vadd_A_B_vip/riviera/control_Vadd_A_B_vip.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "ACTIVEHDL" (Aldec Active-HDL Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/lzc/workspace/decoder/vivado_rtl_kernel/Vadd_A_B_ex/Vadd_A_B_ex.ip_user_files/sim_scripts/control_Vadd_A_B_vip/activehdl/control_Vadd_A_B_vip.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "XCELIUM" (Cadence Xcelium Parallel Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/lzc/workspace/decoder/vivado_rtl_kernel/Vadd_A_B_ex/Vadd_A_B_ex.ip_user_files/sim_scripts/control_Vadd_A_B_vip/xcelium/control_Vadd_A_B_vip.sh'
export_ip_user_files: Time (s): cpu = 00:00:09 ; elapsed = 00:00:38 . Memory (MB): peak = 6362.449 ; gain = 0.000 ; free physical = 186 ; free virtual = 6368
INFO: [open_example_project] Open Example Project completed
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files /home/lzc/workspace/decoder/vivado_rtl_kernel/Vadd_A_B_ex/imports/Vadd_A_B_control_s_axi.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/lzc/workspace/decoder/vivado_rtl_kernel/Vadd_A_B_ex/imports/Vadd_A_B_example_adder.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/lzc/workspace/decoder/vivado_rtl_kernel/Vadd_A_B_ex/imports/Vadd_A_B_example.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/lzc/workspace/decoder/vivado_rtl_kernel/Vadd_A_B_ex/imports/Vadd_A_B_example_axi_read_master.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/lzc/workspace/decoder/vivado_rtl_kernel/Vadd_A_B_ex/imports/Vadd_A_B_example_axi_write_master.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/lzc/workspace/decoder/vivado_rtl_kernel/Vadd_A_B_ex/imports/Vadd_A_B_example_counter.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/lzc/workspace/decoder/vivado_rtl_kernel/Vadd_A_B_ex/imports/Vadd_A_B_example_vadd.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/lzc/workspace/decoder/vivado_rtl_kernel/Vadd_A_B_ex/imports/Vadd_A_B.v] -no_script -reset -force -quiet
remove_files  {/home/lzc/workspace/decoder/vivado_rtl_kernel/Vadd_A_B_ex/imports/Vadd_A_B_control_s_axi.v /home/lzc/workspace/decoder/vivado_rtl_kernel/Vadd_A_B_ex/imports/Vadd_A_B_example_adder.v /home/lzc/workspace/decoder/vivado_rtl_kernel/Vadd_A_B_ex/imports/Vadd_A_B_example.sv /home/lzc/workspace/decoder/vivado_rtl_kernel/Vadd_A_B_ex/imports/Vadd_A_B_example_axi_read_master.sv /home/lzc/workspace/decoder/vivado_rtl_kernel/Vadd_A_B_ex/imports/Vadd_A_B_example_axi_write_master.sv /home/lzc/workspace/decoder/vivado_rtl_kernel/Vadd_A_B_ex/imports/Vadd_A_B_example_counter.sv /home/lzc/workspace/decoder/vivado_rtl_kernel/Vadd_A_B_ex/imports/Vadd_A_B_example_vadd.sv /home/lzc/workspace/decoder/vivado_rtl_kernel/Vadd_A_B_ex/imports/Vadd_A_B.v}
export_ip_user_files -of_objects  [get_files /home/lzc/workspace/decoder/vivado_rtl_kernel/Vadd_A_B_ex/imports/Vadd_A_B_tb.sv] -no_script -reset -force -quiet
remove_files  -fileset sim_1 /home/lzc/workspace/decoder/vivado_rtl_kernel/Vadd_A_B_ex/imports/Vadd_A_B_tb.sv
update_compile_order -fileset sim_1
add_files {/home/lzc/document/reference-files/src/IP/Vadd_A_B_control_s_axi.v /home/lzc/document/reference-files/src/IP/Vadd_A_B_example_counter.sv /home/lzc/document/reference-files/src/IP/Vadd_A_B_example_vadd.sv /home/lzc/document/reference-files/src/IP/Vadd_A_B_example.sv /home/lzc/document/reference-files/src/IP/Vadd_B.sv /home/lzc/document/reference-files/src/IP/Vadd_A_B_example_adder.v /home/lzc/document/reference-files/src/IP/A_axi_read_master.sv /home/lzc/document/reference-files/src/IP/B_axi_read_master.sv /home/lzc/document/reference-files/src/IP/Vadd_A_B_example_axi_write_master.sv /home/lzc/document/reference-files/src/IP/Vadd_A_B.v}
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 /home/lzc/document/reference-files/src/testbench/Vadd_A_B_tb.sv
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
# --------------------------------------------
# Start: RTL Kernel Packaging of Sources
#
source -notrace /home/lzc/workspace/decoder/vivado_rtl_kernel/Vadd_A_B_ex/imports/package_kernel.tcl
# Packaging project
package_project /home/lzc/workspace/decoder/vivado_rtl_kernel/Vadd_A_B_ex/Vadd_A_B mycompany.com kernel Vadd_A_B
INFO: [IP_Flow 19-5169] Module 'Vadd_A_B' uses SystemVerilog sources with a Verilog top file. These SystemVerilog files will not be analysed by the packager.
INFO: [IP_Flow 19-5107] Inferred bus interface 'm00_axi' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm01_axi' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axi_control' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'ap_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'interrupt' of definition 'xilinx.com:signal:interrupt:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'interrupt': Added interface parameter 'SENSITIVITY' with value 'LEVEL_HIGH'.
WARNING: [IP_Flow 19-3158] Bus Interface 'm00_axi': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3158] Bus Interface 'm01_axi': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3158] Bus Interface 's_axi_control': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3153] Bus Interface 'ap_clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [IP_Flow 19-4728] Bus Interface 'ap_clk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm00_axi'.
package_xo  -xo_path /home/lzc/workspace/decoder/vivado_rtl_kernel/Vadd_A_B_ex/sdx_imports/Vadd_A_B.xo -kernel_name Vadd_A_B -ip_directory /home/lzc/workspace/decoder/vivado_rtl_kernel/Vadd_A_B_ex/Vadd_A_B -kernel_xml /home/lzc/workspace/decoder/vivado_rtl_kernel/Vadd_A_B_ex/imports/kernel.xml
WARNING: [Vivado 12-4404] The CPU emulation flow in XOCC is only supported when using a packaged XO file that contains C-model files, none were found.
# Complete: RTL Kernel Packaging of Sources
# --------------------------------------------
file mkdir /home/lzc/workspace/decoder/src/sdx_rtl_kernel/Vadd_A_B
close_project
exit
INFO: [Common 17-206] Exiting Vivado at Thu Jul 18 09:10:23 2019...
