

================================================================
== Vitis HLS Report for 'fetch_from_hbm'
================================================================
* Date:           Wed Nov 13 16:40:08 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        hls
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.650 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       90|       90|  0.450 us|  0.450 us|   90|   90|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_16_1  |       88|       88|        74|          1|          1|    16|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 74


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 74
* Pipeline : 1
  Pipeline-0 : II = 1, D = 74, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.48>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [./src/streamhls.cpp:16]   --->   Operation 77 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %input_stream, void @empty_12, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 78 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem, void @empty, i32 0, i32 0, void @empty_7, i32 64, i32 0, void @empty_0, void @empty_1, void @empty_7, i32 16, i32 16, i32 16, i32 16, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 79 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%hbm_data_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %hbm_data" [./src/streamhls.cpp:16]   --->   Operation 80 'read' 'hbm_data_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.38ns)   --->   "%store_ln16 = store i9 0, i9 %i" [./src/streamhls.cpp:16]   --->   Operation 81 'store' 'store_ln16' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 82 [1/1] (0.38ns)   --->   "%br_ln16 = br void %VITIS_LOOP_19_2" [./src/streamhls.cpp:16]   --->   Operation 82 'br' 'br_ln16' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%first_iter_0 = phi i1 0, void %VITIS_LOOP_19_2.split, i1 1, void %entry"   --->   Operation 83 'phi' 'first_iter_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%i_4 = load i9 %i" [./src/streamhls.cpp:16]   --->   Operation 84 'load' 'i_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %i_4, i32 8" [./src/streamhls.cpp:16]   --->   Operation 85 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%br_ln16 = br i1 %tmp, void %new.body.VITIS_LOOP_19_2, void %for.end7" [./src/streamhls.cpp:16]   --->   Operation 86 'br' 'br_ln16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%br_ln16 = br i1 %first_iter_0, void %VITIS_LOOP_19_2.split, void %for.first.iter.VITIS_LOOP_19_2" [./src/streamhls.cpp:16]   --->   Operation 87 'br' 'br_ln16' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.71ns)   --->   "%add_ln16 = add i9 %i_4, i9 16" [./src/streamhls.cpp:16]   --->   Operation 88 'add' 'add_ln16' <Predicate = (!tmp)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 89 [1/1] (0.38ns)   --->   "%store_ln16 = store i9 %add_ln16, i9 %i" [./src/streamhls.cpp:16]   --->   Operation 89 'store' 'store_ln16' <Predicate = (!tmp)> <Delay = 0.38>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%br_ln16 = br void %VITIS_LOOP_19_2" [./src/streamhls.cpp:16]   --->   Operation 90 'br' 'br_ln16' <Predicate = (!tmp)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.65>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %hbm_data_read, i32 6, i32 63" [./src/streamhls.cpp:16]   --->   Operation 91 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%sext_ln16 = sext i58 %trunc_ln" [./src/streamhls.cpp:16]   --->   Operation 92 'sext' 'sext_ln16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i512 %gmem, i64 %sext_ln16" [./src/streamhls.cpp:16]   --->   Operation 93 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 94 [71/71] (3.65ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 16" [./src/streamhls.cpp:16]   --->   Operation 94 'readreq' 'empty' <Predicate = (first_iter_0)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 3.65>
ST_3 : Operation 95 [70/71] (3.65ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 16" [./src/streamhls.cpp:16]   --->   Operation 95 'readreq' 'empty' <Predicate = (first_iter_0)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 3.65>
ST_4 : Operation 96 [69/71] (3.65ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 16" [./src/streamhls.cpp:16]   --->   Operation 96 'readreq' 'empty' <Predicate = (first_iter_0)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 3.65>
ST_5 : Operation 97 [68/71] (3.65ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 16" [./src/streamhls.cpp:16]   --->   Operation 97 'readreq' 'empty' <Predicate = (first_iter_0)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 3.65>
ST_6 : Operation 98 [67/71] (3.65ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 16" [./src/streamhls.cpp:16]   --->   Operation 98 'readreq' 'empty' <Predicate = (first_iter_0)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 3.65>
ST_7 : Operation 99 [66/71] (3.65ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 16" [./src/streamhls.cpp:16]   --->   Operation 99 'readreq' 'empty' <Predicate = (first_iter_0)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 3.65>
ST_8 : Operation 100 [65/71] (3.65ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 16" [./src/streamhls.cpp:16]   --->   Operation 100 'readreq' 'empty' <Predicate = (first_iter_0)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 3.65>
ST_9 : Operation 101 [64/71] (3.65ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 16" [./src/streamhls.cpp:16]   --->   Operation 101 'readreq' 'empty' <Predicate = (first_iter_0)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 3.65>
ST_10 : Operation 102 [63/71] (3.65ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 16" [./src/streamhls.cpp:16]   --->   Operation 102 'readreq' 'empty' <Predicate = (first_iter_0)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 3.65>
ST_11 : Operation 103 [62/71] (3.65ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 16" [./src/streamhls.cpp:16]   --->   Operation 103 'readreq' 'empty' <Predicate = (first_iter_0)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 3.65>
ST_12 : Operation 104 [61/71] (3.65ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 16" [./src/streamhls.cpp:16]   --->   Operation 104 'readreq' 'empty' <Predicate = (first_iter_0)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 3.65>
ST_13 : Operation 105 [60/71] (3.65ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 16" [./src/streamhls.cpp:16]   --->   Operation 105 'readreq' 'empty' <Predicate = (first_iter_0)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 3.65>
ST_14 : Operation 106 [59/71] (3.65ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 16" [./src/streamhls.cpp:16]   --->   Operation 106 'readreq' 'empty' <Predicate = (first_iter_0)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 3.65>
ST_15 : Operation 107 [58/71] (3.65ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 16" [./src/streamhls.cpp:16]   --->   Operation 107 'readreq' 'empty' <Predicate = (first_iter_0)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 3.65>
ST_16 : Operation 108 [57/71] (3.65ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 16" [./src/streamhls.cpp:16]   --->   Operation 108 'readreq' 'empty' <Predicate = (first_iter_0)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 3.65>
ST_17 : Operation 109 [56/71] (3.65ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 16" [./src/streamhls.cpp:16]   --->   Operation 109 'readreq' 'empty' <Predicate = (first_iter_0)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 3.65>
ST_18 : Operation 110 [55/71] (3.65ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 16" [./src/streamhls.cpp:16]   --->   Operation 110 'readreq' 'empty' <Predicate = (first_iter_0)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 3.65>
ST_19 : Operation 111 [54/71] (3.65ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 16" [./src/streamhls.cpp:16]   --->   Operation 111 'readreq' 'empty' <Predicate = (first_iter_0)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 3.65>
ST_20 : Operation 112 [53/71] (3.65ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 16" [./src/streamhls.cpp:16]   --->   Operation 112 'readreq' 'empty' <Predicate = (first_iter_0)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 3.65>
ST_21 : Operation 113 [52/71] (3.65ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 16" [./src/streamhls.cpp:16]   --->   Operation 113 'readreq' 'empty' <Predicate = (first_iter_0)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 3.65>
ST_22 : Operation 114 [51/71] (3.65ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 16" [./src/streamhls.cpp:16]   --->   Operation 114 'readreq' 'empty' <Predicate = (first_iter_0)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 22> <Delay = 3.65>
ST_23 : Operation 115 [50/71] (3.65ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 16" [./src/streamhls.cpp:16]   --->   Operation 115 'readreq' 'empty' <Predicate = (first_iter_0)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 23> <Delay = 3.65>
ST_24 : Operation 116 [49/71] (3.65ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 16" [./src/streamhls.cpp:16]   --->   Operation 116 'readreq' 'empty' <Predicate = (first_iter_0)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 24> <Delay = 3.65>
ST_25 : Operation 117 [48/71] (3.65ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 16" [./src/streamhls.cpp:16]   --->   Operation 117 'readreq' 'empty' <Predicate = (first_iter_0)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 25> <Delay = 3.65>
ST_26 : Operation 118 [47/71] (3.65ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 16" [./src/streamhls.cpp:16]   --->   Operation 118 'readreq' 'empty' <Predicate = (first_iter_0)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 26> <Delay = 3.65>
ST_27 : Operation 119 [46/71] (3.65ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 16" [./src/streamhls.cpp:16]   --->   Operation 119 'readreq' 'empty' <Predicate = (first_iter_0)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 27> <Delay = 3.65>
ST_28 : Operation 120 [45/71] (3.65ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 16" [./src/streamhls.cpp:16]   --->   Operation 120 'readreq' 'empty' <Predicate = (first_iter_0)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 28> <Delay = 3.65>
ST_29 : Operation 121 [44/71] (3.65ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 16" [./src/streamhls.cpp:16]   --->   Operation 121 'readreq' 'empty' <Predicate = (first_iter_0)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 29> <Delay = 3.65>
ST_30 : Operation 122 [43/71] (3.65ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 16" [./src/streamhls.cpp:16]   --->   Operation 122 'readreq' 'empty' <Predicate = (first_iter_0)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 30> <Delay = 3.65>
ST_31 : Operation 123 [42/71] (3.65ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 16" [./src/streamhls.cpp:16]   --->   Operation 123 'readreq' 'empty' <Predicate = (first_iter_0)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 31> <Delay = 3.65>
ST_32 : Operation 124 [41/71] (3.65ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 16" [./src/streamhls.cpp:16]   --->   Operation 124 'readreq' 'empty' <Predicate = (first_iter_0)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 32> <Delay = 3.65>
ST_33 : Operation 125 [40/71] (3.65ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 16" [./src/streamhls.cpp:16]   --->   Operation 125 'readreq' 'empty' <Predicate = (first_iter_0)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 33> <Delay = 3.65>
ST_34 : Operation 126 [39/71] (3.65ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 16" [./src/streamhls.cpp:16]   --->   Operation 126 'readreq' 'empty' <Predicate = (first_iter_0)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 35 <SV = 34> <Delay = 3.65>
ST_35 : Operation 127 [38/71] (3.65ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 16" [./src/streamhls.cpp:16]   --->   Operation 127 'readreq' 'empty' <Predicate = (first_iter_0)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 36 <SV = 35> <Delay = 3.65>
ST_36 : Operation 128 [37/71] (3.65ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 16" [./src/streamhls.cpp:16]   --->   Operation 128 'readreq' 'empty' <Predicate = (first_iter_0)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 37 <SV = 36> <Delay = 3.65>
ST_37 : Operation 129 [36/71] (3.65ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 16" [./src/streamhls.cpp:16]   --->   Operation 129 'readreq' 'empty' <Predicate = (first_iter_0)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 38 <SV = 37> <Delay = 3.65>
ST_38 : Operation 130 [35/71] (3.65ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 16" [./src/streamhls.cpp:16]   --->   Operation 130 'readreq' 'empty' <Predicate = (first_iter_0)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 39 <SV = 38> <Delay = 3.65>
ST_39 : Operation 131 [34/71] (3.65ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 16" [./src/streamhls.cpp:16]   --->   Operation 131 'readreq' 'empty' <Predicate = (first_iter_0)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 40 <SV = 39> <Delay = 3.65>
ST_40 : Operation 132 [33/71] (3.65ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 16" [./src/streamhls.cpp:16]   --->   Operation 132 'readreq' 'empty' <Predicate = (first_iter_0)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 41 <SV = 40> <Delay = 3.65>
ST_41 : Operation 133 [32/71] (3.65ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 16" [./src/streamhls.cpp:16]   --->   Operation 133 'readreq' 'empty' <Predicate = (first_iter_0)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 42 <SV = 41> <Delay = 3.65>
ST_42 : Operation 134 [31/71] (3.65ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 16" [./src/streamhls.cpp:16]   --->   Operation 134 'readreq' 'empty' <Predicate = (first_iter_0)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 43 <SV = 42> <Delay = 3.65>
ST_43 : Operation 135 [30/71] (3.65ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 16" [./src/streamhls.cpp:16]   --->   Operation 135 'readreq' 'empty' <Predicate = (first_iter_0)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 44 <SV = 43> <Delay = 3.65>
ST_44 : Operation 136 [29/71] (3.65ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 16" [./src/streamhls.cpp:16]   --->   Operation 136 'readreq' 'empty' <Predicate = (first_iter_0)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 45 <SV = 44> <Delay = 3.65>
ST_45 : Operation 137 [28/71] (3.65ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 16" [./src/streamhls.cpp:16]   --->   Operation 137 'readreq' 'empty' <Predicate = (first_iter_0)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 46 <SV = 45> <Delay = 3.65>
ST_46 : Operation 138 [27/71] (3.65ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 16" [./src/streamhls.cpp:16]   --->   Operation 138 'readreq' 'empty' <Predicate = (first_iter_0)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 47 <SV = 46> <Delay = 3.65>
ST_47 : Operation 139 [26/71] (3.65ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 16" [./src/streamhls.cpp:16]   --->   Operation 139 'readreq' 'empty' <Predicate = (first_iter_0)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 48 <SV = 47> <Delay = 3.65>
ST_48 : Operation 140 [25/71] (3.65ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 16" [./src/streamhls.cpp:16]   --->   Operation 140 'readreq' 'empty' <Predicate = (first_iter_0)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 49 <SV = 48> <Delay = 3.65>
ST_49 : Operation 141 [24/71] (3.65ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 16" [./src/streamhls.cpp:16]   --->   Operation 141 'readreq' 'empty' <Predicate = (first_iter_0)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 50 <SV = 49> <Delay = 3.65>
ST_50 : Operation 142 [23/71] (3.65ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 16" [./src/streamhls.cpp:16]   --->   Operation 142 'readreq' 'empty' <Predicate = (first_iter_0)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 51 <SV = 50> <Delay = 3.65>
ST_51 : Operation 143 [22/71] (3.65ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 16" [./src/streamhls.cpp:16]   --->   Operation 143 'readreq' 'empty' <Predicate = (first_iter_0)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 52 <SV = 51> <Delay = 3.65>
ST_52 : Operation 144 [21/71] (3.65ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 16" [./src/streamhls.cpp:16]   --->   Operation 144 'readreq' 'empty' <Predicate = (first_iter_0)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 53 <SV = 52> <Delay = 3.65>
ST_53 : Operation 145 [20/71] (3.65ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 16" [./src/streamhls.cpp:16]   --->   Operation 145 'readreq' 'empty' <Predicate = (first_iter_0)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 54 <SV = 53> <Delay = 3.65>
ST_54 : Operation 146 [19/71] (3.65ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 16" [./src/streamhls.cpp:16]   --->   Operation 146 'readreq' 'empty' <Predicate = (first_iter_0)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 55 <SV = 54> <Delay = 3.65>
ST_55 : Operation 147 [18/71] (3.65ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 16" [./src/streamhls.cpp:16]   --->   Operation 147 'readreq' 'empty' <Predicate = (first_iter_0)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 56 <SV = 55> <Delay = 3.65>
ST_56 : Operation 148 [17/71] (3.65ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 16" [./src/streamhls.cpp:16]   --->   Operation 148 'readreq' 'empty' <Predicate = (first_iter_0)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 57 <SV = 56> <Delay = 3.65>
ST_57 : Operation 149 [16/71] (3.65ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 16" [./src/streamhls.cpp:16]   --->   Operation 149 'readreq' 'empty' <Predicate = (first_iter_0)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 58 <SV = 57> <Delay = 3.65>
ST_58 : Operation 150 [15/71] (3.65ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 16" [./src/streamhls.cpp:16]   --->   Operation 150 'readreq' 'empty' <Predicate = (first_iter_0)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 59 <SV = 58> <Delay = 3.65>
ST_59 : Operation 151 [14/71] (3.65ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 16" [./src/streamhls.cpp:16]   --->   Operation 151 'readreq' 'empty' <Predicate = (first_iter_0)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 60 <SV = 59> <Delay = 3.65>
ST_60 : Operation 152 [13/71] (3.65ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 16" [./src/streamhls.cpp:16]   --->   Operation 152 'readreq' 'empty' <Predicate = (first_iter_0)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 61 <SV = 60> <Delay = 3.65>
ST_61 : Operation 153 [12/71] (3.65ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 16" [./src/streamhls.cpp:16]   --->   Operation 153 'readreq' 'empty' <Predicate = (first_iter_0)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 62 <SV = 61> <Delay = 3.65>
ST_62 : Operation 154 [11/71] (3.65ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 16" [./src/streamhls.cpp:16]   --->   Operation 154 'readreq' 'empty' <Predicate = (first_iter_0)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 63 <SV = 62> <Delay = 3.65>
ST_63 : Operation 155 [10/71] (3.65ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 16" [./src/streamhls.cpp:16]   --->   Operation 155 'readreq' 'empty' <Predicate = (first_iter_0)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 64 <SV = 63> <Delay = 3.65>
ST_64 : Operation 156 [9/71] (3.65ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 16" [./src/streamhls.cpp:16]   --->   Operation 156 'readreq' 'empty' <Predicate = (first_iter_0)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 65 <SV = 64> <Delay = 3.65>
ST_65 : Operation 157 [8/71] (3.65ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 16" [./src/streamhls.cpp:16]   --->   Operation 157 'readreq' 'empty' <Predicate = (first_iter_0)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 66 <SV = 65> <Delay = 3.65>
ST_66 : Operation 158 [7/71] (3.65ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 16" [./src/streamhls.cpp:16]   --->   Operation 158 'readreq' 'empty' <Predicate = (first_iter_0)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 67 <SV = 66> <Delay = 3.65>
ST_67 : Operation 159 [6/71] (3.65ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 16" [./src/streamhls.cpp:16]   --->   Operation 159 'readreq' 'empty' <Predicate = (first_iter_0)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 68 <SV = 67> <Delay = 3.65>
ST_68 : Operation 160 [5/71] (3.65ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 16" [./src/streamhls.cpp:16]   --->   Operation 160 'readreq' 'empty' <Predicate = (first_iter_0)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 69 <SV = 68> <Delay = 3.65>
ST_69 : Operation 161 [4/71] (3.65ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 16" [./src/streamhls.cpp:16]   --->   Operation 161 'readreq' 'empty' <Predicate = (first_iter_0)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 70 <SV = 69> <Delay = 3.65>
ST_70 : Operation 162 [3/71] (3.65ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 16" [./src/streamhls.cpp:16]   --->   Operation 162 'readreq' 'empty' <Predicate = (first_iter_0)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 71 <SV = 70> <Delay = 3.65>
ST_71 : Operation 163 [2/71] (3.65ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 16" [./src/streamhls.cpp:16]   --->   Operation 163 'readreq' 'empty' <Predicate = (first_iter_0)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 72 <SV = 71> <Delay = 3.65>
ST_72 : Operation 164 [1/71] (3.65ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 16" [./src/streamhls.cpp:16]   --->   Operation 164 'readreq' 'empty' <Predicate = (first_iter_0)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_72 : Operation 165 [1/1] (0.00ns)   --->   "%br_ln16 = br void %VITIS_LOOP_19_2.split" [./src/streamhls.cpp:16]   --->   Operation 165 'br' 'br_ln16' <Predicate = (first_iter_0)> <Delay = 0.00>

State 73 <SV = 72> <Delay = 3.65>
ST_73 : Operation 166 [1/1] (3.65ns)   --->   "%gmem_addr_read = read i512 @_ssdm_op_Read.m_axi.p1i512, i512 %gmem_addr" [./src/streamhls.cpp:21]   --->   Operation 166 'read' 'gmem_addr_read' <Predicate = (!tmp)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_73 : Operation 171 [1/1] (0.00ns)   --->   "%ret_ln25 = ret" [./src/streamhls.cpp:25]   --->   Operation 171 'ret' 'ret_ln25' <Predicate = (tmp)> <Delay = 0.00>

State 74 <SV = 73> <Delay = 1.20>
ST_74 : Operation 167 [1/1] (0.00ns)   --->   "%specpipeline_ln17 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_7" [./src/streamhls.cpp:17]   --->   Operation 167 'specpipeline' 'specpipeline_ln17' <Predicate = (!tmp)> <Delay = 0.00>
ST_74 : Operation 168 [1/1] (0.00ns)   --->   "%speclooptripcount_ln16 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16" [./src/streamhls.cpp:16]   --->   Operation 168 'speclooptripcount' 'speclooptripcount_ln16' <Predicate = (!tmp)> <Delay = 0.00>
ST_74 : Operation 169 [1/1] (0.00ns)   --->   "%specloopname_ln16 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [./src/streamhls.cpp:16]   --->   Operation 169 'specloopname' 'specloopname_ln16' <Predicate = (!tmp)> <Delay = 0.00>
ST_74 : Operation 170 [1/1] (1.20ns)   --->   "%write_ln23 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %input_stream, i512 %gmem_addr_read" [./src/streamhls.cpp:23]   --->   Operation 170 'write' 'write_ln23' <Predicate = (!tmp)> <Delay = 1.20> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 4> <FIFO>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 1.489ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln16', ./src/streamhls.cpp:16) of constant 0 on local variable 'i', ./src/streamhls.cpp:16 [8]  (0.387 ns)
	'load' operation 9 bit ('i', ./src/streamhls.cpp:16) on local variable 'i', ./src/streamhls.cpp:16 [12]  (0.000 ns)
	'add' operation 9 bit ('add_ln16', ./src/streamhls.cpp:16) [29]  (0.715 ns)
	'store' operation 0 bit ('store_ln16', ./src/streamhls.cpp:16) of variable 'add_ln16', ./src/streamhls.cpp:16 on local variable 'i', ./src/streamhls.cpp:16 [30]  (0.387 ns)

 <State 2>: 3.650ns
The critical path consists of the following:
	'getelementptr' operation 512 bit ('gmem_addr', ./src/streamhls.cpp:16) [18]  (0.000 ns)
	bus request operation ('empty', ./src/streamhls.cpp:16) on port 'gmem' (./src/streamhls.cpp:16) [21]  (3.650 ns)

 <State 3>: 3.650ns
The critical path consists of the following:
	bus request operation ('empty', ./src/streamhls.cpp:16) on port 'gmem' (./src/streamhls.cpp:16) [21]  (3.650 ns)

 <State 4>: 3.650ns
The critical path consists of the following:
	bus request operation ('empty', ./src/streamhls.cpp:16) on port 'gmem' (./src/streamhls.cpp:16) [21]  (3.650 ns)

 <State 5>: 3.650ns
The critical path consists of the following:
	bus request operation ('empty', ./src/streamhls.cpp:16) on port 'gmem' (./src/streamhls.cpp:16) [21]  (3.650 ns)

 <State 6>: 3.650ns
The critical path consists of the following:
	bus request operation ('empty', ./src/streamhls.cpp:16) on port 'gmem' (./src/streamhls.cpp:16) [21]  (3.650 ns)

 <State 7>: 3.650ns
The critical path consists of the following:
	bus request operation ('empty', ./src/streamhls.cpp:16) on port 'gmem' (./src/streamhls.cpp:16) [21]  (3.650 ns)

 <State 8>: 3.650ns
The critical path consists of the following:
	bus request operation ('empty', ./src/streamhls.cpp:16) on port 'gmem' (./src/streamhls.cpp:16) [21]  (3.650 ns)

 <State 9>: 3.650ns
The critical path consists of the following:
	bus request operation ('empty', ./src/streamhls.cpp:16) on port 'gmem' (./src/streamhls.cpp:16) [21]  (3.650 ns)

 <State 10>: 3.650ns
The critical path consists of the following:
	bus request operation ('empty', ./src/streamhls.cpp:16) on port 'gmem' (./src/streamhls.cpp:16) [21]  (3.650 ns)

 <State 11>: 3.650ns
The critical path consists of the following:
	bus request operation ('empty', ./src/streamhls.cpp:16) on port 'gmem' (./src/streamhls.cpp:16) [21]  (3.650 ns)

 <State 12>: 3.650ns
The critical path consists of the following:
	bus request operation ('empty', ./src/streamhls.cpp:16) on port 'gmem' (./src/streamhls.cpp:16) [21]  (3.650 ns)

 <State 13>: 3.650ns
The critical path consists of the following:
	bus request operation ('empty', ./src/streamhls.cpp:16) on port 'gmem' (./src/streamhls.cpp:16) [21]  (3.650 ns)

 <State 14>: 3.650ns
The critical path consists of the following:
	bus request operation ('empty', ./src/streamhls.cpp:16) on port 'gmem' (./src/streamhls.cpp:16) [21]  (3.650 ns)

 <State 15>: 3.650ns
The critical path consists of the following:
	bus request operation ('empty', ./src/streamhls.cpp:16) on port 'gmem' (./src/streamhls.cpp:16) [21]  (3.650 ns)

 <State 16>: 3.650ns
The critical path consists of the following:
	bus request operation ('empty', ./src/streamhls.cpp:16) on port 'gmem' (./src/streamhls.cpp:16) [21]  (3.650 ns)

 <State 17>: 3.650ns
The critical path consists of the following:
	bus request operation ('empty', ./src/streamhls.cpp:16) on port 'gmem' (./src/streamhls.cpp:16) [21]  (3.650 ns)

 <State 18>: 3.650ns
The critical path consists of the following:
	bus request operation ('empty', ./src/streamhls.cpp:16) on port 'gmem' (./src/streamhls.cpp:16) [21]  (3.650 ns)

 <State 19>: 3.650ns
The critical path consists of the following:
	bus request operation ('empty', ./src/streamhls.cpp:16) on port 'gmem' (./src/streamhls.cpp:16) [21]  (3.650 ns)

 <State 20>: 3.650ns
The critical path consists of the following:
	bus request operation ('empty', ./src/streamhls.cpp:16) on port 'gmem' (./src/streamhls.cpp:16) [21]  (3.650 ns)

 <State 21>: 3.650ns
The critical path consists of the following:
	bus request operation ('empty', ./src/streamhls.cpp:16) on port 'gmem' (./src/streamhls.cpp:16) [21]  (3.650 ns)

 <State 22>: 3.650ns
The critical path consists of the following:
	bus request operation ('empty', ./src/streamhls.cpp:16) on port 'gmem' (./src/streamhls.cpp:16) [21]  (3.650 ns)

 <State 23>: 3.650ns
The critical path consists of the following:
	bus request operation ('empty', ./src/streamhls.cpp:16) on port 'gmem' (./src/streamhls.cpp:16) [21]  (3.650 ns)

 <State 24>: 3.650ns
The critical path consists of the following:
	bus request operation ('empty', ./src/streamhls.cpp:16) on port 'gmem' (./src/streamhls.cpp:16) [21]  (3.650 ns)

 <State 25>: 3.650ns
The critical path consists of the following:
	bus request operation ('empty', ./src/streamhls.cpp:16) on port 'gmem' (./src/streamhls.cpp:16) [21]  (3.650 ns)

 <State 26>: 3.650ns
The critical path consists of the following:
	bus request operation ('empty', ./src/streamhls.cpp:16) on port 'gmem' (./src/streamhls.cpp:16) [21]  (3.650 ns)

 <State 27>: 3.650ns
The critical path consists of the following:
	bus request operation ('empty', ./src/streamhls.cpp:16) on port 'gmem' (./src/streamhls.cpp:16) [21]  (3.650 ns)

 <State 28>: 3.650ns
The critical path consists of the following:
	bus request operation ('empty', ./src/streamhls.cpp:16) on port 'gmem' (./src/streamhls.cpp:16) [21]  (3.650 ns)

 <State 29>: 3.650ns
The critical path consists of the following:
	bus request operation ('empty', ./src/streamhls.cpp:16) on port 'gmem' (./src/streamhls.cpp:16) [21]  (3.650 ns)

 <State 30>: 3.650ns
The critical path consists of the following:
	bus request operation ('empty', ./src/streamhls.cpp:16) on port 'gmem' (./src/streamhls.cpp:16) [21]  (3.650 ns)

 <State 31>: 3.650ns
The critical path consists of the following:
	bus request operation ('empty', ./src/streamhls.cpp:16) on port 'gmem' (./src/streamhls.cpp:16) [21]  (3.650 ns)

 <State 32>: 3.650ns
The critical path consists of the following:
	bus request operation ('empty', ./src/streamhls.cpp:16) on port 'gmem' (./src/streamhls.cpp:16) [21]  (3.650 ns)

 <State 33>: 3.650ns
The critical path consists of the following:
	bus request operation ('empty', ./src/streamhls.cpp:16) on port 'gmem' (./src/streamhls.cpp:16) [21]  (3.650 ns)

 <State 34>: 3.650ns
The critical path consists of the following:
	bus request operation ('empty', ./src/streamhls.cpp:16) on port 'gmem' (./src/streamhls.cpp:16) [21]  (3.650 ns)

 <State 35>: 3.650ns
The critical path consists of the following:
	bus request operation ('empty', ./src/streamhls.cpp:16) on port 'gmem' (./src/streamhls.cpp:16) [21]  (3.650 ns)

 <State 36>: 3.650ns
The critical path consists of the following:
	bus request operation ('empty', ./src/streamhls.cpp:16) on port 'gmem' (./src/streamhls.cpp:16) [21]  (3.650 ns)

 <State 37>: 3.650ns
The critical path consists of the following:
	bus request operation ('empty', ./src/streamhls.cpp:16) on port 'gmem' (./src/streamhls.cpp:16) [21]  (3.650 ns)

 <State 38>: 3.650ns
The critical path consists of the following:
	bus request operation ('empty', ./src/streamhls.cpp:16) on port 'gmem' (./src/streamhls.cpp:16) [21]  (3.650 ns)

 <State 39>: 3.650ns
The critical path consists of the following:
	bus request operation ('empty', ./src/streamhls.cpp:16) on port 'gmem' (./src/streamhls.cpp:16) [21]  (3.650 ns)

 <State 40>: 3.650ns
The critical path consists of the following:
	bus request operation ('empty', ./src/streamhls.cpp:16) on port 'gmem' (./src/streamhls.cpp:16) [21]  (3.650 ns)

 <State 41>: 3.650ns
The critical path consists of the following:
	bus request operation ('empty', ./src/streamhls.cpp:16) on port 'gmem' (./src/streamhls.cpp:16) [21]  (3.650 ns)

 <State 42>: 3.650ns
The critical path consists of the following:
	bus request operation ('empty', ./src/streamhls.cpp:16) on port 'gmem' (./src/streamhls.cpp:16) [21]  (3.650 ns)

 <State 43>: 3.650ns
The critical path consists of the following:
	bus request operation ('empty', ./src/streamhls.cpp:16) on port 'gmem' (./src/streamhls.cpp:16) [21]  (3.650 ns)

 <State 44>: 3.650ns
The critical path consists of the following:
	bus request operation ('empty', ./src/streamhls.cpp:16) on port 'gmem' (./src/streamhls.cpp:16) [21]  (3.650 ns)

 <State 45>: 3.650ns
The critical path consists of the following:
	bus request operation ('empty', ./src/streamhls.cpp:16) on port 'gmem' (./src/streamhls.cpp:16) [21]  (3.650 ns)

 <State 46>: 3.650ns
The critical path consists of the following:
	bus request operation ('empty', ./src/streamhls.cpp:16) on port 'gmem' (./src/streamhls.cpp:16) [21]  (3.650 ns)

 <State 47>: 3.650ns
The critical path consists of the following:
	bus request operation ('empty', ./src/streamhls.cpp:16) on port 'gmem' (./src/streamhls.cpp:16) [21]  (3.650 ns)

 <State 48>: 3.650ns
The critical path consists of the following:
	bus request operation ('empty', ./src/streamhls.cpp:16) on port 'gmem' (./src/streamhls.cpp:16) [21]  (3.650 ns)

 <State 49>: 3.650ns
The critical path consists of the following:
	bus request operation ('empty', ./src/streamhls.cpp:16) on port 'gmem' (./src/streamhls.cpp:16) [21]  (3.650 ns)

 <State 50>: 3.650ns
The critical path consists of the following:
	bus request operation ('empty', ./src/streamhls.cpp:16) on port 'gmem' (./src/streamhls.cpp:16) [21]  (3.650 ns)

 <State 51>: 3.650ns
The critical path consists of the following:
	bus request operation ('empty', ./src/streamhls.cpp:16) on port 'gmem' (./src/streamhls.cpp:16) [21]  (3.650 ns)

 <State 52>: 3.650ns
The critical path consists of the following:
	bus request operation ('empty', ./src/streamhls.cpp:16) on port 'gmem' (./src/streamhls.cpp:16) [21]  (3.650 ns)

 <State 53>: 3.650ns
The critical path consists of the following:
	bus request operation ('empty', ./src/streamhls.cpp:16) on port 'gmem' (./src/streamhls.cpp:16) [21]  (3.650 ns)

 <State 54>: 3.650ns
The critical path consists of the following:
	bus request operation ('empty', ./src/streamhls.cpp:16) on port 'gmem' (./src/streamhls.cpp:16) [21]  (3.650 ns)

 <State 55>: 3.650ns
The critical path consists of the following:
	bus request operation ('empty', ./src/streamhls.cpp:16) on port 'gmem' (./src/streamhls.cpp:16) [21]  (3.650 ns)

 <State 56>: 3.650ns
The critical path consists of the following:
	bus request operation ('empty', ./src/streamhls.cpp:16) on port 'gmem' (./src/streamhls.cpp:16) [21]  (3.650 ns)

 <State 57>: 3.650ns
The critical path consists of the following:
	bus request operation ('empty', ./src/streamhls.cpp:16) on port 'gmem' (./src/streamhls.cpp:16) [21]  (3.650 ns)

 <State 58>: 3.650ns
The critical path consists of the following:
	bus request operation ('empty', ./src/streamhls.cpp:16) on port 'gmem' (./src/streamhls.cpp:16) [21]  (3.650 ns)

 <State 59>: 3.650ns
The critical path consists of the following:
	bus request operation ('empty', ./src/streamhls.cpp:16) on port 'gmem' (./src/streamhls.cpp:16) [21]  (3.650 ns)

 <State 60>: 3.650ns
The critical path consists of the following:
	bus request operation ('empty', ./src/streamhls.cpp:16) on port 'gmem' (./src/streamhls.cpp:16) [21]  (3.650 ns)

 <State 61>: 3.650ns
The critical path consists of the following:
	bus request operation ('empty', ./src/streamhls.cpp:16) on port 'gmem' (./src/streamhls.cpp:16) [21]  (3.650 ns)

 <State 62>: 3.650ns
The critical path consists of the following:
	bus request operation ('empty', ./src/streamhls.cpp:16) on port 'gmem' (./src/streamhls.cpp:16) [21]  (3.650 ns)

 <State 63>: 3.650ns
The critical path consists of the following:
	bus request operation ('empty', ./src/streamhls.cpp:16) on port 'gmem' (./src/streamhls.cpp:16) [21]  (3.650 ns)

 <State 64>: 3.650ns
The critical path consists of the following:
	bus request operation ('empty', ./src/streamhls.cpp:16) on port 'gmem' (./src/streamhls.cpp:16) [21]  (3.650 ns)

 <State 65>: 3.650ns
The critical path consists of the following:
	bus request operation ('empty', ./src/streamhls.cpp:16) on port 'gmem' (./src/streamhls.cpp:16) [21]  (3.650 ns)

 <State 66>: 3.650ns
The critical path consists of the following:
	bus request operation ('empty', ./src/streamhls.cpp:16) on port 'gmem' (./src/streamhls.cpp:16) [21]  (3.650 ns)

 <State 67>: 3.650ns
The critical path consists of the following:
	bus request operation ('empty', ./src/streamhls.cpp:16) on port 'gmem' (./src/streamhls.cpp:16) [21]  (3.650 ns)

 <State 68>: 3.650ns
The critical path consists of the following:
	bus request operation ('empty', ./src/streamhls.cpp:16) on port 'gmem' (./src/streamhls.cpp:16) [21]  (3.650 ns)

 <State 69>: 3.650ns
The critical path consists of the following:
	bus request operation ('empty', ./src/streamhls.cpp:16) on port 'gmem' (./src/streamhls.cpp:16) [21]  (3.650 ns)

 <State 70>: 3.650ns
The critical path consists of the following:
	bus request operation ('empty', ./src/streamhls.cpp:16) on port 'gmem' (./src/streamhls.cpp:16) [21]  (3.650 ns)

 <State 71>: 3.650ns
The critical path consists of the following:
	bus request operation ('empty', ./src/streamhls.cpp:16) on port 'gmem' (./src/streamhls.cpp:16) [21]  (3.650 ns)

 <State 72>: 3.650ns
The critical path consists of the following:
	bus request operation ('empty', ./src/streamhls.cpp:16) on port 'gmem' (./src/streamhls.cpp:16) [21]  (3.650 ns)

 <State 73>: 3.650ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read', ./src/streamhls.cpp:21) on port 'gmem' (./src/streamhls.cpp:21) [27]  (3.650 ns)

 <State 74>: 1.206ns
The critical path consists of the following:
	fifo write operation ('write_ln23', ./src/streamhls.cpp:23) on port 'input_stream' (./src/streamhls.cpp:23) [28]  (1.206 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
