{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.7998,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.79989,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.000199111,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 8.39936e-05,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 4.25063e-05,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 8.39936e-05,
	"finish__design__instance__count__class:buffer": 6,
	"finish__design__instance__area__class:buffer": 67.5648,
	"finish__design__instance__count__class:timing_repair_buffer": 72,
	"finish__design__instance__area__class:timing_repair_buffer": 335.322,
	"finish__design__instance__count__class:sequential_cell": 71,
	"finish__design__instance__area__class:sequential_cell": 1776.7,
	"finish__design__instance__count__class:multi_input_combinational_cell": 73,
	"finish__design__instance__area__class:multi_input_combinational_cell": 784.502,
	"finish__design__instance__count": 222,
	"finish__design__instance__area": 2964.09,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 1e+39,
	"finish__clock__skew__setup": 0,
	"finish__clock__skew__hold": 0,
	"finish__timing__drv__max_slew_limit": 0.793009,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.879251,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.000395863,
	"finish__power__switching__total": 0.00025911,
	"finish__power__leakage__total": 1.26554e-09,
	"finish__power__total": 0.000654974,
	"finish__design__io": 72,
	"finish__design__die__area": 5307.85,
	"finish__design__core__area": 4785.84,
	"finish__design__instance__count": 289,
	"finish__design__instance__area": 3047.92,
	"finish__design__instance__count__stdcell": 289,
	"finish__design__instance__area__stdcell": 3047.92,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.636863,
	"finish__design__instance__utilization__stdcell": 0.636863,
	"finish__design__rows": 25,
	"finish__design__rows:unithd": 25,
	"finish__design__sites": 3825,
	"finish__design__sites:unithd": 3825,
	"finish__flow__warnings__count": 10,
	"finish__flow__errors__count": 0
}