{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1494582255987 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1494582255987 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 12 11:44:15 2017 " "Processing started: Fri May 12 11:44:15 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1494582255987 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1494582255987 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sisa -c sisa " "Command: quartus_map --read_settings_files=on --write_settings_files=off sisa -c sisa" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1494582255987 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1494582256720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile_system.vhd 2 1 " "Found 2 design units, including 1 entities, in source file regfile_system.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regfile_system-Structure " "Found design unit 1: regfile_system-Structure" {  } { { "regfile_system.vhd" "" { Text "C:/Users/pec05/PECi1/sisa/regfile_system.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494582257063 ""} { "Info" "ISGN_ENTITY_NAME" "1 regfile_system " "Found entity 1: regfile_system" {  } { { "regfile_system.vhd" "" { Text "C:/Users/pec05/PECi1/sisa/regfile_system.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494582257063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494582257063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "driver7segmentos.vhd 2 1 " "Found 2 design units, including 1 entities, in source file driver7segmentos.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 driver7segmentos-Structure " "Found design unit 1: driver7segmentos-Structure" {  } { { "driver7segmentos.vhd" "" { Text "C:/Users/pec05/PECi1/sisa/driver7segmentos.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494582257063 ""} { "Info" "ISGN_ENTITY_NAME" "1 driver7segmentos " "Found entity 1: driver7segmentos" {  } { { "driver7segmentos.vhd" "" { Text "C:/Users/pec05/PECi1/sisa/driver7segmentos.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494582257063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494582257063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_sync-vga_sync_arch " "Found design unit 1: vga_sync-vga_sync_arch" {  } { { "vga_sync.vhd" "" { Text "C:/Users/pec05/PECi1/sisa/vga_sync.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494582257079 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_sync " "Found entity 1: vga_sync" {  } { { "vga_sync.vhd" "" { Text "C:/Users/pec05/PECi1/sisa/vga_sync.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494582257079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494582257079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_ram_dual.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_ram_dual.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_ram_dual-vga_ram_dual_arch " "Found design unit 1: vga_ram_dual-vga_ram_dual_arch" {  } { { "vga_ram_dual.vhd" "" { Text "C:/Users/pec05/PECi1/sisa/vga_ram_dual.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494582257079 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_ram_dual " "Found entity 1: vga_ram_dual" {  } { { "vga_ram_dual.vhd" "" { Text "C:/Users/pec05/PECi1/sisa/vga_ram_dual.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494582257079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494582257079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_font_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_font_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_font_rom-vga_font_rom_arch " "Found design unit 1: vga_font_rom-vga_font_rom_arch" {  } { { "vga_font_rom.vhd" "" { Text "C:/Users/pec05/PECi1/sisa/vga_font_rom.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494582257079 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_font_rom " "Found entity 1: vga_font_rom" {  } { { "vga_font_rom.vhd" "" { Text "C:/Users/pec05/PECi1/sisa/vga_font_rom.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494582257079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494582257079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_controller-vga_controller_rtl " "Found design unit 1: vga_controller-vga_controller_rtl" {  } { { "vga_controller.vhd" "" { Text "C:/Users/pec05/PECi1/sisa/vga_controller.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494582257079 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_controller.vhd" "" { Text "C:/Users/pec05/PECi1/sisa/vga_controller.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494582257079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494582257079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2_keyboard.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ps2_keyboard.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ps2_keyboard_interface-trans " "Found design unit 1: ps2_keyboard_interface-trans" {  } { { "ps2_keyboard.vhd" "" { Text "C:/Users/pec05/PECi1/sisa/ps2_keyboard.vhd" 154 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494582257079 ""} { "Info" "ISGN_ENTITY_NAME" "1 ps2_keyboard_interface " "Found entity 1: ps2_keyboard_interface" {  } { { "ps2_keyboard.vhd" "" { Text "C:/Users/pec05/PECi1/sisa/ps2_keyboard.vhd" 122 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494582257079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494582257079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyboard_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file keyboard_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 keyboard_controller-Behavioral " "Found design unit 1: keyboard_controller-Behavioral" {  } { { "keyboard_controller.vhd" "" { Text "C:/Users/pec05/PECi1/sisa/keyboard_controller.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494582257079 ""} { "Info" "ISGN_ENTITY_NAME" "1 keyboard_controller " "Found entity 1: keyboard_controller" {  } { { "keyboard_controller.vhd" "" { Text "C:/Users/pec05/PECi1/sisa/keyboard_controller.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494582257079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494582257079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "package_utility.vhd 2 0 " "Found 2 design units, including 0 entities, in source file package_utility.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 package_utility " "Found design unit 1: package_utility" {  } { { "package_utility.vhd" "" { Text "C:/Users/pec05/PECi1/sisa/package_utility.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494582257079 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 package_utility-body " "Found design unit 2: package_utility-body" {  } { { "package_utility.vhd" "" { Text "C:/Users/pec05/PECi1/sisa/package_utility.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494582257079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494582257079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "package_timing.vhd 2 0 " "Found 2 design units, including 0 entities, in source file package_timing.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 package_timing " "Found design unit 1: package_timing" {  } { { "package_timing.vhd" "" { Text "C:/Users/pec05/PECi1/sisa/package_timing.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494582257079 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 package_timing-body " "Found design unit 2: package_timing-body" {  } { { "package_timing.vhd" "" { Text "C:/Users/pec05/PECi1/sisa/package_timing.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494582257079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494582257079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlador_io.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controlador_io.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controlador_IO-Structure " "Found design unit 1: controlador_IO-Structure" {  } { { "controlador_IO.vhd" "" { Text "C:/Users/pec05/PECi1/sisa/controlador_IO.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494582257095 ""} { "Info" "ISGN_ENTITY_NAME" "1 controlador_IO " "Found entity 1: controlador_IO" {  } { { "controlador_IO.vhd" "" { Text "C:/Users/pec05/PECi1/sisa/controlador_IO.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494582257095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494582257095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidad_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file unidad_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 unidad_control-Structure " "Found design unit 1: unidad_control-Structure" {  } { { "unidad_control.vhd" "" { Text "C:/Users/pec05/PECi1/sisa/unidad_control.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494582257095 ""} { "Info" "ISGN_ENTITY_NAME" "1 unidad_control " "Found entity 1: unidad_control" {  } { { "unidad_control.vhd" "" { Text "C:/Users/pec05/PECi1/sisa/unidad_control.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494582257095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494582257095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "async_64kx16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file async_64kx16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 async_64Kx16-behave_arch " "Found design unit 1: async_64Kx16-behave_arch" {  } { { "async_64Kx16.vhd" "" { Text "C:/Users/pec05/PECi1/sisa/async_64Kx16.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494582257095 ""} { "Info" "ISGN_ENTITY_NAME" "1 async_64Kx16 " "Found entity 1: async_64Kx16" {  } { { "async_64Kx16.vhd" "" { Text "C:/Users/pec05/PECi1/sisa/async_64Kx16.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494582257095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494582257095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sramcontroller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sramcontroller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SRAMController-comportament " "Found design unit 1: SRAMController-comportament" {  } { { "SRAMController.vhd" "" { Text "C:/Users/pec05/PECi1/sisa/SRAMController.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494582257095 ""} { "Info" "ISGN_ENTITY_NAME" "1 SRAMController " "Found entity 1: SRAMController" {  } { { "SRAMController.vhd" "" { Text "C:/Users/pec05/PECi1/sisa/SRAMController.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494582257095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494582257095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sisa.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sisa.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sisa-Structure " "Found design unit 1: sisa-Structure" {  } { { "sisa.vhd" "" { Text "C:/Users/pec05/PECi1/sisa/sisa.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494582257095 ""} { "Info" "ISGN_ENTITY_NAME" "1 sisa " "Found entity 1: sisa" {  } { { "sisa.vhd" "" { Text "C:/Users/pec05/PECi1/sisa/sisa.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494582257095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494582257095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file regfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regfile-Structure " "Found design unit 1: regfile-Structure" {  } { { "regfile.vhd" "" { Text "C:/Users/pec05/PECi1/sisa/regfile.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494582257095 ""} { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.vhd" "" { Text "C:/Users/pec05/PECi1/sisa/regfile.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494582257095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494582257095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file proc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 proc-Structure " "Found design unit 1: proc-Structure" {  } { { "proc.vhd" "" { Text "C:/Users/pec05/PECi1/sisa/proc.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494582257095 ""} { "Info" "ISGN_ENTITY_NAME" "1 proc " "Found entity 1: proc" {  } { { "proc.vhd" "" { Text "C:/Users/pec05/PECi1/sisa/proc.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494582257095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494582257095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_sisa.vhd 2 1 " "Found 2 design units, including 1 entities, in source file test_sisa.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 test_sisa-comportament " "Found design unit 1: test_sisa-comportament" {  } { { "test_sisa.vhd" "" { Text "C:/Users/pec05/PECi1/sisa/test_sisa.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494582257095 ""} { "Info" "ISGN_ENTITY_NAME" "1 test_sisa " "Found entity 1: test_sisa" {  } { { "test_sisa.vhd" "" { Text "C:/Users/pec05/PECi1/sisa/test_sisa.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494582257095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494582257095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multi-Structure " "Found design unit 1: multi-Structure" {  } { { "multi.vhd" "" { Text "C:/Users/pec05/PECi1/sisa/multi.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494582257095 ""} { "Info" "ISGN_ENTITY_NAME" "1 multi " "Found entity 1: multi" {  } { { "multi.vhd" "" { Text "C:/Users/pec05/PECi1/sisa/multi.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494582257095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494582257095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memorycontroller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memorycontroller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MemoryController-comportament " "Found design unit 1: MemoryController-comportament" {  } { { "MemoryController.vhd" "" { Text "C:/Users/pec05/PECi1/sisa/MemoryController.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494582257095 ""} { "Info" "ISGN_ENTITY_NAME" "1 MemoryController " "Found entity 1: MemoryController" {  } { { "MemoryController.vhd" "" { Text "C:/Users/pec05/PECi1/sisa/MemoryController.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494582257095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494582257095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath-Structure " "Found design unit 1: datapath-Structure" {  } { { "datapath.vhd" "" { Text "C:/Users/pec05/PECi1/sisa/datapath.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494582257095 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.vhd" "" { Text "C:/Users/pec05/PECi1/sisa/datapath.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494582257095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494582257095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_l.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control_l.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_l-Structure " "Found design unit 1: control_l-Structure" {  } { { "control_l.vhd" "" { Text "C:/Users/pec05/PECi1/sisa/control_l.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494582257095 ""} { "Info" "ISGN_ENTITY_NAME" "1 control_l " "Found entity 1: control_l" {  } { { "control_l.vhd" "" { Text "C:/Users/pec05/PECi1/sisa/control_l.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494582257095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494582257095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "const_logic.vhd 1 0 " "Found 1 design units, including 0 entities, in source file const_logic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 const_logic " "Found design unit 1: const_logic" {  } { { "const_logic.vhd" "" { Text "C:/Users/pec05/PECi1/sisa/const_logic.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494582257095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494582257095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "const_control.vhd 1 0 " "Found 1 design units, including 0 entities, in source file const_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 const_control " "Found design unit 1: const_control" {  } { { "const_control.vhd" "" { Text "C:/Users/pec05/PECi1/sisa/const_control.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494582257110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494582257110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-Structure " "Found design unit 1: alu-Structure" {  } { { "alu.vhd" "" { Text "C:/Users/pec05/PECi1/sisa/alu.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494582257110 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.vhd" "" { Text "C:/Users/pec05/PECi1/sisa/alu.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494582257110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494582257110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory_alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory_alu-Structure " "Found design unit 1: memory_alu-Structure" {  } { { "memory_alu.vhd" "" { Text "C:/Users/pec05/PECi1/sisa/memory_alu.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494582257110 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory_alu " "Found entity 1: memory_alu" {  } { { "memory_alu.vhd" "" { Text "C:/Users/pec05/PECi1/sisa/memory_alu.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494582257110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494582257110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arith_alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arith_alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 arith_alu-Structure " "Found design unit 1: arith_alu-Structure" {  } { { "arith_alu.vhd" "" { Text "C:/Users/pec05/PECi1/sisa/arith_alu.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494582257110 ""} { "Info" "ISGN_ENTITY_NAME" "1 arith_alu " "Found entity 1: arith_alu" {  } { { "arith_alu.vhd" "" { Text "C:/Users/pec05/PECi1/sisa/arith_alu.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494582257110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494582257110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cmp_alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cmp_alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cmp_alu-Structure " "Found design unit 1: cmp_alu-Structure" {  } { { "cmp_alu.vhd" "" { Text "C:/Users/pec05/PECi1/sisa/cmp_alu.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494582257110 ""} { "Info" "ISGN_ENTITY_NAME" "1 cmp_alu " "Found entity 1: cmp_alu" {  } { { "cmp_alu.vhd" "" { Text "C:/Users/pec05/PECi1/sisa/cmp_alu.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494582257110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494582257110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mul_alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mul_alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mul_alu-Structure " "Found design unit 1: mul_alu-Structure" {  } { { "mul_alu.vhd" "" { Text "C:/Users/pec05/PECi1/sisa/mul_alu.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494582257110 ""} { "Info" "ISGN_ENTITY_NAME" "1 mul_alu " "Found entity 1: mul_alu" {  } { { "mul_alu.vhd" "" { Text "C:/Users/pec05/PECi1/sisa/mul_alu.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494582257110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494582257110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "device_controllers.vhd 6 3 " "Found 6 design units, including 3 entities, in source file device_controllers.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pulsadores-Structure_p " "Found design unit 1: pulsadores-Structure_p" {  } { { "device_controllers.vhd" "" { Text "C:/Users/pec05/PECi1/sisa/device_controllers.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494582257110 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 interruptores-Structure_i " "Found design unit 2: interruptores-Structure_i" {  } { { "device_controllers.vhd" "" { Text "C:/Users/pec05/PECi1/sisa/device_controllers.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494582257110 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 timer-Structure_t " "Found design unit 3: timer-Structure_t" {  } { { "device_controllers.vhd" "" { Text "C:/Users/pec05/PECi1/sisa/device_controllers.vhd" 100 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494582257110 ""} { "Info" "ISGN_ENTITY_NAME" "1 pulsadores " "Found entity 1: pulsadores" {  } { { "device_controllers.vhd" "" { Text "C:/Users/pec05/PECi1/sisa/device_controllers.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494582257110 ""} { "Info" "ISGN_ENTITY_NAME" "2 interruptores " "Found entity 2: interruptores" {  } { { "device_controllers.vhd" "" { Text "C:/Users/pec05/PECi1/sisa/device_controllers.vhd" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494582257110 ""} { "Info" "ISGN_ENTITY_NAME" "3 timer " "Found entity 3: timer" {  } { { "device_controllers.vhd" "" { Text "C:/Users/pec05/PECi1/sisa/device_controllers.vhd" 91 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494582257110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494582257110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interrupt_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file interrupt_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 interrupt_controller-Structure " "Found design unit 1: interrupt_controller-Structure" {  } { { "interrupt_controller.vhd" "" { Text "C:/Users/pec05/PECi1/sisa/interrupt_controller.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494582257110 ""} { "Info" "ISGN_ENTITY_NAME" "1 interrupt_controller " "Found entity 1: interrupt_controller" {  } { { "interrupt_controller.vhd" "" { Text "C:/Users/pec05/PECi1/sisa/interrupt_controller.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494582257110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494582257110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "excepcions_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file excepcions_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 excepcions_controller-Structure " "Found design unit 1: excepcions_controller-Structure" {  } { { "excepcions_controller.vhd" "" { Text "C:/Users/pec05/PECi1/sisa/excepcions_controller.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494582257110 ""} { "Info" "ISGN_ENTITY_NAME" "1 excepcions_controller " "Found entity 1: excepcions_controller" {  } { { "excepcions_controller.vhd" "" { Text "C:/Users/pec05/PECi1/sisa/excepcions_controller.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494582257110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494582257110 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sisa " "Elaborating entity \"sisa\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1494582257188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MemoryController MemoryController:mem0 " "Elaborating entity \"MemoryController\" for hierarchy \"MemoryController:mem0\"" {  } { { "sisa.vhd" "mem0" { Text "C:/Users/pec05/PECi1/sisa/sisa.vhd" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494582257188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SRAMController MemoryController:mem0\|SRAMController:sram " "Elaborating entity \"SRAMController\" for hierarchy \"MemoryController:mem0\|SRAMController:sram\"" {  } { { "MemoryController.vhd" "sram" { Text "C:/Users/pec05/PECi1/sisa/MemoryController.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494582257204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proc proc:pro0 " "Elaborating entity \"proc\" for hierarchy \"proc:pro0\"" {  } { { "sisa.vhd" "pro0" { Text "C:/Users/pec05/PECi1/sisa/sisa.vhd" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494582257204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unidad_control proc:pro0\|unidad_control:c0 " "Elaborating entity \"unidad_control\" for hierarchy \"proc:pro0\|unidad_control:c0\"" {  } { { "proc.vhd" "c0" { Text "C:/Users/pec05/PECi1/sisa/proc.vhd" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494582257204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_l proc:pro0\|unidad_control:c0\|control_l:c0 " "Elaborating entity \"control_l\" for hierarchy \"proc:pro0\|unidad_control:c0\|control_l:c0\"" {  } { { "unidad_control.vhd" "c0" { Text "C:/Users/pec05/PECi1/sisa/unidad_control.vhd" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494582257204 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op\[0\] control_l.vhd(63) " "Inferred latch for \"op\[0\]\" at control_l.vhd(63)" {  } { { "control_l.vhd" "" { Text "C:/Users/pec05/PECi1/sisa/control_l.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494582257204 "|sisa|proc:pro0|unidad_control:c0|control_l:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op\[1\] control_l.vhd(63) " "Inferred latch for \"op\[1\]\" at control_l.vhd(63)" {  } { { "control_l.vhd" "" { Text "C:/Users/pec05/PECi1/sisa/control_l.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494582257204 "|sisa|proc:pro0|unidad_control:c0|control_l:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op\[2\] control_l.vhd(63) " "Inferred latch for \"op\[2\]\" at control_l.vhd(63)" {  } { { "control_l.vhd" "" { Text "C:/Users/pec05/PECi1/sisa/control_l.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494582257204 "|sisa|proc:pro0|unidad_control:c0|control_l:c0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multi proc:pro0\|unidad_control:c0\|multi:m0 " "Elaborating entity \"multi\" for hierarchy \"proc:pro0\|unidad_control:c0\|multi:m0\"" {  } { { "unidad_control.vhd" "m0" { Text "C:/Users/pec05/PECi1/sisa/unidad_control.vhd" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494582257204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath proc:pro0\|datapath:e0 " "Elaborating entity \"datapath\" for hierarchy \"proc:pro0\|datapath:e0\"" {  } { { "proc.vhd" "e0" { Text "C:/Users/pec05/PECi1/sisa/proc.vhd" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494582257204 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "t_div_zero datapath.vhd(102) " "Verilog HDL or VHDL warning at datapath.vhd(102): object \"t_div_zero\" assigned a value but never read" {  } { { "datapath.vhd" "" { Text "C:/Users/pec05/PECi1/sisa/datapath.vhd" 102 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1494582257204 "|sisa|proc:pro0|datapath:e0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile proc:pro0\|datapath:e0\|regfile:reg0 " "Elaborating entity \"regfile\" for hierarchy \"proc:pro0\|datapath:e0\|regfile:reg0\"" {  } { { "datapath.vhd" "reg0" { Text "C:/Users/pec05/PECi1/sisa/datapath.vhd" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494582257204 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wrd regfile.vhd(29) " "VHDL Process Statement warning at regfile.vhd(29): signal \"wrd\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "regfile.vhd" "" { Text "C:/Users/pec05/PECi1/sisa/regfile.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1494582257204 "|sisa|proc:pro0|datapath:e0|regfile:reg0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile_system proc:pro0\|datapath:e0\|regfile_system:regS " "Elaborating entity \"regfile_system\" for hierarchy \"proc:pro0\|datapath:e0\|regfile_system:regS\"" {  } { { "datapath.vhd" "regS" { Text "C:/Users/pec05/PECi1/sisa/datapath.vhd" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494582257204 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "intr_sys regfile_system.vhd(39) " "VHDL Process Statement warning at regfile_system.vhd(39): signal \"intr_sys\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "regfile_system.vhd" "" { Text "C:/Users/pec05/PECi1/sisa/regfile_system.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1494582257204 "|sisa|proc:pro0|datapath:e0|regfile_system:regS"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wrd regfile_system.vhd(51) " "VHDL Process Statement warning at regfile_system.vhd(51): signal \"wrd\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "regfile_system.vhd" "" { Text "C:/Users/pec05/PECi1/sisa/regfile_system.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1494582257204 "|sisa|proc:pro0|datapath:e0|regfile_system:regS"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu proc:pro0\|datapath:e0\|alu:alu0 " "Elaborating entity \"alu\" for hierarchy \"proc:pro0\|datapath:e0\|alu:alu0\"" {  } { { "datapath.vhd" "alu0" { Text "C:/Users/pec05/PECi1/sisa/datapath.vhd" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494582257204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_alu proc:pro0\|datapath:e0\|alu:alu0\|memory_alu:memory_alu0 " "Elaborating entity \"memory_alu\" for hierarchy \"proc:pro0\|datapath:e0\|alu:alu0\|memory_alu:memory_alu0\"" {  } { { "alu.vhd" "memory_alu0" { Text "C:/Users/pec05/PECi1/sisa/alu.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494582257219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arith_alu proc:pro0\|datapath:e0\|alu:alu0\|arith_alu:arith_alu0 " "Elaborating entity \"arith_alu\" for hierarchy \"proc:pro0\|datapath:e0\|alu:alu0\|arith_alu:arith_alu0\"" {  } { { "alu.vhd" "arith_alu0" { Text "C:/Users/pec05/PECi1/sisa/alu.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494582257219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmp_alu proc:pro0\|datapath:e0\|alu:alu0\|cmp_alu:cmp_alu0 " "Elaborating entity \"cmp_alu\" for hierarchy \"proc:pro0\|datapath:e0\|alu:alu0\|cmp_alu:cmp_alu0\"" {  } { { "alu.vhd" "cmp_alu0" { Text "C:/Users/pec05/PECi1/sisa/alu.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494582257219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mul_alu proc:pro0\|datapath:e0\|alu:alu0\|mul_alu:mul_alu0 " "Elaborating entity \"mul_alu\" for hierarchy \"proc:pro0\|datapath:e0\|alu:alu0\|mul_alu:mul_alu0\"" {  } { { "alu.vhd" "mul_alu0" { Text "C:/Users/pec05/PECi1/sisa/alu.vhd" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494582257219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlador_IO controlador_IO:io " "Elaborating entity \"controlador_IO\" for hierarchy \"controlador_IO:io\"" {  } { { "sisa.vhd" "io" { Text "C:/Users/pec05/PECi1/sisa/sisa.vhd" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494582257219 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "vga_cursor controlador_IO.vhd(20) " "VHDL Signal Declaration warning at controlador_IO.vhd(20): used implicit default value for signal \"vga_cursor\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "controlador_IO.vhd" "" { Text "C:/Users/pec05/PECi1/sisa/controlador_IO.vhd" 20 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1494582257235 "|sisa|controlador_IO:io"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "vga_cursor_enable controlador_IO.vhd(21) " "VHDL Signal Declaration warning at controlador_IO.vhd(21): used implicit default value for signal \"vga_cursor_enable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "controlador_IO.vhd" "" { Text "C:/Users/pec05/PECi1/sisa/controlador_IO.vhd" 21 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1494582257235 "|sisa|controlador_IO:io"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rd_switch_t controlador_IO.vhd(119) " "Verilog HDL or VHDL warning at controlador_IO.vhd(119): object \"rd_switch_t\" assigned a value but never read" {  } { { "controlador_IO.vhd" "" { Text "C:/Users/pec05/PECi1/sisa/controlador_IO.vhd" 119 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1494582257235 "|sisa|controlador_IO:io"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rd_keys_t controlador_IO.vhd(120) " "Verilog HDL or VHDL warning at controlador_IO.vhd(120): object \"rd_keys_t\" assigned a value but never read" {  } { { "controlador_IO.vhd" "" { Text "C:/Users/pec05/PECi1/sisa/controlador_IO.vhd" 120 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1494582257235 "|sisa|controlador_IO:io"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wr_out controlador_IO.vhd(185) " "VHDL Process Statement warning at controlador_IO.vhd(185): signal \"wr_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlador_IO.vhd" "" { Text "C:/Users/pec05/PECi1/sisa/controlador_IO.vhd" 185 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1494582257235 "|sisa|controlador_IO:io"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyboard_controller controlador_IO:io\|keyboard_controller:keyboard " "Elaborating entity \"keyboard_controller\" for hierarchy \"controlador_IO:io\|keyboard_controller:keyboard\"" {  } { { "controlador_IO.vhd" "keyboard" { Text "C:/Users/pec05/PECi1/sisa/controlador_IO.vhd" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494582257235 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rx_extended keyboard_controller.vhd(40) " "Verilog HDL or VHDL warning at keyboard_controller.vhd(40): object \"rx_extended\" assigned a value but never read" {  } { { "keyboard_controller.vhd" "" { Text "C:/Users/pec05/PECi1/sisa/keyboard_controller.vhd" 40 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1494582257235 "|sisa|controlador_IO:io|keyboard_controller:keyboard"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tx_write_ack_o keyboard_controller.vhd(45) " "Verilog HDL or VHDL warning at keyboard_controller.vhd(45): object \"tx_write_ack_o\" assigned a value but never read" {  } { { "keyboard_controller.vhd" "" { Text "C:/Users/pec05/PECi1/sisa/keyboard_controller.vhd" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1494582257235 "|sisa|controlador_IO:io|keyboard_controller:keyboard"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tx_error_no_keyboard_ack keyboard_controller.vhd(46) " "Verilog HDL or VHDL warning at keyboard_controller.vhd(46): object \"tx_error_no_keyboard_ack\" assigned a value but never read" {  } { { "keyboard_controller.vhd" "" { Text "C:/Users/pec05/PECi1/sisa/keyboard_controller.vhd" 46 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1494582257235 "|sisa|controlador_IO:io|keyboard_controller:keyboard"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rx_scan_code keyboard_controller.vhd(48) " "Verilog HDL or VHDL warning at keyboard_controller.vhd(48): object \"rx_scan_code\" assigned a value but never read" {  } { { "keyboard_controller.vhd" "" { Text "C:/Users/pec05/PECi1/sisa/keyboard_controller.vhd" 48 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1494582257235 "|sisa|controlador_IO:io|keyboard_controller:keyboard"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rx_data_ready keyboard_controller.vhd(102) " "VHDL Process Statement warning at keyboard_controller.vhd(102): signal \"rx_data_ready\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "keyboard_controller.vhd" "" { Text "C:/Users/pec05/PECi1/sisa/keyboard_controller.vhd" 102 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1494582257235 "|sisa|controlador_IO:io|keyboard_controller:keyboard"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rx_released keyboard_controller.vhd(102) " "VHDL Process Statement warning at keyboard_controller.vhd(102): signal \"rx_released\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "keyboard_controller.vhd" "" { Text "C:/Users/pec05/PECi1/sisa/keyboard_controller.vhd" 102 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1494582257235 "|sisa|controlador_IO:io|keyboard_controller:keyboard"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rx_shift_key_on keyboard_controller.vhd(103) " "VHDL Process Statement warning at keyboard_controller.vhd(103): signal \"rx_shift_key_on\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "keyboard_controller.vhd" "" { Text "C:/Users/pec05/PECi1/sisa/keyboard_controller.vhd" 103 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1494582257235 "|sisa|controlador_IO:io|keyboard_controller:keyboard"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rx_ascii keyboard_controller.vhd(103) " "VHDL Process Statement warning at keyboard_controller.vhd(103): signal \"rx_ascii\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "keyboard_controller.vhd" "" { Text "C:/Users/pec05/PECi1/sisa/keyboard_controller.vhd" 103 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1494582257235 "|sisa|controlador_IO:io|keyboard_controller:keyboard"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inta keyboard_controller.vhd(108) " "VHDL Process Statement warning at keyboard_controller.vhd(108): signal \"inta\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "keyboard_controller.vhd" "" { Text "C:/Users/pec05/PECi1/sisa/keyboard_controller.vhd" 108 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1494582257235 "|sisa|controlador_IO:io|keyboard_controller:keyboard"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "data_available keyboard_controller.vhd(98) " "VHDL Process Statement warning at keyboard_controller.vhd(98): inferring latch(es) for signal or variable \"data_available\", which holds its previous value in one or more paths through the process" {  } { { "keyboard_controller.vhd" "" { Text "C:/Users/pec05/PECi1/sisa/keyboard_controller.vhd" 98 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1494582257235 "|sisa|controlador_IO:io|keyboard_controller:keyboard"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "current_interrupt keyboard_controller.vhd(98) " "VHDL Process Statement warning at keyboard_controller.vhd(98): inferring latch(es) for signal or variable \"current_interrupt\", which holds its previous value in one or more paths through the process" {  } { { "keyboard_controller.vhd" "" { Text "C:/Users/pec05/PECi1/sisa/keyboard_controller.vhd" 98 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1494582257235 "|sisa|controlador_IO:io|keyboard_controller:keyboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_interrupt keyboard_controller.vhd(98) " "Inferred latch for \"current_interrupt\" at keyboard_controller.vhd(98)" {  } { { "keyboard_controller.vhd" "" { Text "C:/Users/pec05/PECi1/sisa/keyboard_controller.vhd" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494582257235 "|sisa|controlador_IO:io|keyboard_controller:keyboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_available keyboard_controller.vhd(98) " "Inferred latch for \"data_available\" at keyboard_controller.vhd(98)" {  } { { "keyboard_controller.vhd" "" { Text "C:/Users/pec05/PECi1/sisa/keyboard_controller.vhd" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494582257235 "|sisa|controlador_IO:io|keyboard_controller:keyboard"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ps2_keyboard_interface controlador_IO:io\|keyboard_controller:keyboard\|ps2_keyboard_interface:k0 " "Elaborating entity \"ps2_keyboard_interface\" for hierarchy \"controlador_IO:io\|keyboard_controller:keyboard\|ps2_keyboard_interface:k0\"" {  } { { "keyboard_controller.vhd" "k0" { Text "C:/Users/pec05/PECi1/sisa/keyboard_controller.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494582257235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interruptores controlador_IO:io\|interruptores:sw0 " "Elaborating entity \"interruptores\" for hierarchy \"controlador_IO:io\|interruptores:sw0\"" {  } { { "controlador_IO.vhd" "sw0" { Text "C:/Users/pec05/PECi1/sisa/controlador_IO.vhd" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494582257235 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "boot device_controllers.vhd(65) " "VHDL Process Statement warning at device_controllers.vhd(65): signal \"boot\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "device_controllers.vhd" "" { Text "C:/Users/pec05/PECi1/sisa/device_controllers.vhd" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1494582257235 "|sisa|controlador_IO:io|interruptores:sw0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "switch device_controllers.vhd(66) " "VHDL Process Statement warning at device_controllers.vhd(66): signal \"switch\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "device_controllers.vhd" "" { Text "C:/Users/pec05/PECi1/sisa/device_controllers.vhd" 66 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1494582257235 "|sisa|controlador_IO:io|interruptores:sw0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer controlador_IO:io\|timer:tmr0 " "Elaborating entity \"timer\" for hierarchy \"controlador_IO:io\|timer:tmr0\"" {  } { { "controlador_IO.vhd" "tmr0" { Text "C:/Users/pec05/PECi1/sisa/controlador_IO.vhd" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494582257235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pulsadores controlador_IO:io\|pulsadores:key0 " "Elaborating entity \"pulsadores\" for hierarchy \"controlador_IO:io\|pulsadores:key0\"" {  } { { "controlador_IO.vhd" "key0" { Text "C:/Users/pec05/PECi1/sisa/controlador_IO.vhd" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494582257235 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "boot device_controllers.vhd(23) " "VHDL Process Statement warning at device_controllers.vhd(23): signal \"boot\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "device_controllers.vhd" "" { Text "C:/Users/pec05/PECi1/sisa/device_controllers.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1494582257235 "|sisa|controlador_IO:io|pulsadores:key0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "keys device_controllers.vhd(24) " "VHDL Process Statement warning at device_controllers.vhd(24): signal \"keys\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "device_controllers.vhd" "" { Text "C:/Users/pec05/PECi1/sisa/device_controllers.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1494582257235 "|sisa|controlador_IO:io|pulsadores:key0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interrupt_controller controlador_IO:io\|interrupt_controller:int0 " "Elaborating entity \"interrupt_controller\" for hierarchy \"controlador_IO:io\|interrupt_controller:int0\"" {  } { { "controlador_IO.vhd" "int0" { Text "C:/Users/pec05/PECi1/sisa/controlador_IO.vhd" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494582257235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "driver7segmentos controlador_IO:io\|driver7segmentos:driverHEX0 " "Elaborating entity \"driver7segmentos\" for hierarchy \"controlador_IO:io\|driver7segmentos:driverHEX0\"" {  } { { "controlador_IO.vhd" "driverHEX0" { Text "C:/Users/pec05/PECi1/sisa/controlador_IO.vhd" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494582257235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_controller:vga " "Elaborating entity \"vga_controller\" for hierarchy \"vga_controller:vga\"" {  } { { "sisa.vhd" "vga" { Text "C:/Users/pec05/PECi1/sisa/sisa.vhd" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494582257251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_sync vga_controller:vga\|vga_sync:u_vga_sync " "Elaborating entity \"vga_sync\" for hierarchy \"vga_controller:vga\|vga_sync:u_vga_sync\"" {  } { { "vga_controller.vhd" "u_vga_sync" { Text "C:/Users/pec05/PECi1/sisa/vga_controller.vhd" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494582257251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_font_rom vga_controller:vga\|vga_font_rom:u_font_rom " "Elaborating entity \"vga_font_rom\" for hierarchy \"vga_controller:vga\|vga_font_rom:u_font_rom\"" {  } { { "vga_controller.vhd" "u_font_rom" { Text "C:/Users/pec05/PECi1/sisa/vga_controller.vhd" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494582257251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_ram_dual vga_controller:vga\|vga_ram_dual:U_MonitorRam " "Elaborating entity \"vga_ram_dual\" for hierarchy \"vga_controller:vga\|vga_ram_dual:U_MonitorRam\"" {  } { { "vga_controller.vhd" "U_MonitorRam" { Text "C:/Users/pec05/PECi1/sisa/vga_controller.vhd" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494582257251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0q14.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0q14.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0q14 " "Found entity 1: altsyncram_0q14" {  } { { "db/altsyncram_0q14.tdf" "" { Text "C:/Users/pec05/PECi1/sisa/db/altsyncram_0q14.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494582257875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494582257875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_aoc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_aoc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_aoc " "Found entity 1: mux_aoc" {  } { { "db/mux_aoc.tdf" "" { Text "C:/Users/pec05/PECi1/sisa/db/mux_aoc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494582257999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494582257999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_rqf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_rqf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_rqf " "Found entity 1: decode_rqf" {  } { { "db/decode_rqf.tdf" "" { Text "C:/Users/pec05/PECi1/sisa/db/decode_rqf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494582258062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494582258062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ci.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ci.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ci " "Found entity 1: cntr_1ci" {  } { { "db/cntr_1ci.tdf" "" { Text "C:/Users/pec05/PECi1/sisa/db/cntr_1ci.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494582258140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494582258140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_acc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_acc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_acc " "Found entity 1: cmpr_acc" {  } { { "db/cmpr_acc.tdf" "" { Text "C:/Users/pec05/PECi1/sisa/db/cmpr_acc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494582258187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494582258187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_02j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_02j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_02j " "Found entity 1: cntr_02j" {  } { { "db/cntr_02j.tdf" "" { Text "C:/Users/pec05/PECi1/sisa/db/cntr_02j.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494582258249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494582258249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_sbi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_sbi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_sbi " "Found entity 1: cntr_sbi" {  } { { "db/cntr_sbi.tdf" "" { Text "C:/Users/pec05/PECi1/sisa/db/cntr_sbi.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494582258327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494582258327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_8cc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_8cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_8cc " "Found entity 1: cmpr_8cc" {  } { { "db/cmpr_8cc.tdf" "" { Text "C:/Users/pec05/PECi1/sisa/db/cmpr_8cc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494582258374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494582258374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_gui.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_gui.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_gui " "Found entity 1: cntr_gui" {  } { { "db/cntr_gui.tdf" "" { Text "C:/Users/pec05/PECi1/sisa/db/cntr_gui.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494582258436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494582258436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_5cc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_5cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_5cc " "Found entity 1: cmpr_5cc" {  } { { "db/cmpr_5cc.tdf" "" { Text "C:/Users/pec05/PECi1/sisa/db/cmpr_5cc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494582258467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494582258467 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Quartus II" 0 -1 1494582258530 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "proc:pro0\|datapath:e0\|regfile:reg0\|br " "RAM logic \"proc:pro0\|datapath:e0\|regfile:reg0\|br\" is uninferred due to inappropriate RAM size" {  } { { "regfile.vhd" "br" { Text "C:/Users/pec05/PECi1/sisa/regfile.vhd" 20 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1494582259934 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1494582259934 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "vga_controller:vga\|vga_ram_dual:U_MonitorRam\|mem1_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"vga_controller:vga\|vga_ram_dual:U_MonitorRam\|mem1_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1494582264115 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1494582264115 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1494582264115 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4096 " "Parameter NUMWORDS_A set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1494582264115 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1494582264115 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 12 " "Parameter WIDTHAD_B set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1494582264115 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 4096 " "Parameter NUMWORDS_B set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1494582264115 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1494582264115 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1494582264115 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1494582264115 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1494582264115 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1494582264115 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1494582264115 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1494582264115 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1494582264115 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1494582264115 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "vga_controller:vga\|vga_ram_dual:U_MonitorRam\|mem0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"vga_controller:vga\|vga_ram_dual:U_MonitorRam\|mem0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1494582264115 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1494582264115 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1494582264115 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4096 " "Parameter NUMWORDS_A set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1494582264115 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1494582264115 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 12 " "Parameter WIDTHAD_B set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1494582264115 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 4096 " "Parameter NUMWORDS_B set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1494582264115 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1494582264115 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1494582264115 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1494582264115 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1494582264115 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1494582264115 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1494582264115 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1494582264115 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1494582264115 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1494582264115 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1494582264115 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "proc:pro0\|datapath:e0\|alu:alu0\|mul_alu:mul_alu0\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"proc:pro0\|datapath:e0\|alu:alu0\|mul_alu:mul_alu0\|Mult0\"" {  } { { "mul_alu.vhd" "Mult0" { Text "C:/Users/pec05/PECi1/sisa/mul_alu.vhd" 35 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1494582264115 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "proc:pro0\|datapath:e0\|alu:alu0\|mul_alu:mul_alu0\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"proc:pro0\|datapath:e0\|alu:alu0\|mul_alu:mul_alu0\|Div0\"" {  } { { "mul_alu.vhd" "Div0" { Text "C:/Users/pec05/PECi1/sisa/mul_alu.vhd" 37 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1494582264115 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "proc:pro0\|datapath:e0\|alu:alu0\|mul_alu:mul_alu0\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"proc:pro0\|datapath:e0\|alu:alu0\|mul_alu:mul_alu0\|Div1\"" {  } { { "mul_alu.vhd" "Div1" { Text "C:/Users/pec05/PECi1/sisa/mul_alu.vhd" 36 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1494582264115 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "proc:pro0\|datapath:e0\|alu:alu0\|mul_alu:mul_alu0\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"proc:pro0\|datapath:e0\|alu:alu0\|mul_alu:mul_alu0\|Mult1\"" {  } { { "mul_alu.vhd" "Mult1" { Text "C:/Users/pec05/PECi1/sisa/mul_alu.vhd" 34 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1494582264115 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1494582264115 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_controller:vga\|vga_ram_dual:U_MonitorRam\|altsyncram:mem1_rtl_0 " "Elaborated megafunction instantiation \"vga_controller:vga\|vga_ram_dual:U_MonitorRam\|altsyncram:mem1_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1494582264130 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_controller:vga\|vga_ram_dual:U_MonitorRam\|altsyncram:mem1_rtl_0 " "Instantiated megafunction \"vga_controller:vga\|vga_ram_dual:U_MonitorRam\|altsyncram:mem1_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494582264130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494582264130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494582264130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4096 " "Parameter \"NUMWORDS_A\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494582264130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494582264130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 12 " "Parameter \"WIDTHAD_B\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494582264130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 4096 " "Parameter \"NUMWORDS_B\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494582264130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494582264130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494582264130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494582264130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494582264130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494582264130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494582264130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494582264130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494582264130 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1494582264130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qug1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qug1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qug1 " "Found entity 1: altsyncram_qug1" {  } { { "db/altsyncram_qug1.tdf" "" { Text "C:/Users/pec05/PECi1/sisa/db/altsyncram_qug1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494582264177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494582264177 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "proc:pro0\|datapath:e0\|alu:alu0\|mul_alu:mul_alu0\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"proc:pro0\|datapath:e0\|alu:alu0\|mul_alu:mul_alu0\|lpm_mult:Mult0\"" {  } { { "mul_alu.vhd" "" { Text "C:/Users/pec05/PECi1/sisa/mul_alu.vhd" 35 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1494582264208 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "proc:pro0\|datapath:e0\|alu:alu0\|mul_alu:mul_alu0\|lpm_mult:Mult0 " "Instantiated megafunction \"proc:pro0\|datapath:e0\|alu:alu0\|mul_alu:mul_alu0\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494582264208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494582264208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494582264208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494582264208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494582264208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494582264208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494582264208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494582264208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494582264208 ""}  } { { "mul_alu.vhd" "" { Text "C:/Users/pec05/PECi1/sisa/mul_alu.vhd" 35 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1494582264208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_l8t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_l8t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_l8t " "Found entity 1: mult_l8t" {  } { { "db/mult_l8t.tdf" "" { Text "C:/Users/pec05/PECi1/sisa/db/mult_l8t.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494582264255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494582264255 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "proc:pro0\|datapath:e0\|alu:alu0\|mul_alu:mul_alu0\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"proc:pro0\|datapath:e0\|alu:alu0\|mul_alu:mul_alu0\|lpm_divide:Div0\"" {  } { { "mul_alu.vhd" "" { Text "C:/Users/pec05/PECi1/sisa/mul_alu.vhd" 37 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1494582264271 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "proc:pro0\|datapath:e0\|alu:alu0\|mul_alu:mul_alu0\|lpm_divide:Div0 " "Instantiated megafunction \"proc:pro0\|datapath:e0\|alu:alu0\|mul_alu:mul_alu0\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494582264271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 16 " "Parameter \"LPM_WIDTHD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494582264271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494582264271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494582264271 ""}  } { { "mul_alu.vhd" "" { Text "C:/Users/pec05/PECi1/sisa/mul_alu.vhd" 37 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1494582264271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_3gm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_3gm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_3gm " "Found entity 1: lpm_divide_3gm" {  } { { "db/lpm_divide_3gm.tdf" "" { Text "C:/Users/pec05/PECi1/sisa/db/lpm_divide_3gm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494582264302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494582264302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_dnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_dnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_dnh " "Found entity 1: sign_div_unsign_dnh" {  } { { "db/sign_div_unsign_dnh.tdf" "" { Text "C:/Users/pec05/PECi1/sisa/db/sign_div_unsign_dnh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494582264317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494582264317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_s5f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_s5f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_s5f " "Found entity 1: alt_u_div_s5f" {  } { { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/pec05/PECi1/sisa/db/alt_u_div_s5f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494582264333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494582264333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lkc " "Found entity 1: add_sub_lkc" {  } { { "db/add_sub_lkc.tdf" "" { Text "C:/Users/pec05/PECi1/sisa/db/add_sub_lkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494582264380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494582264380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mkc " "Found entity 1: add_sub_mkc" {  } { { "db/add_sub_mkc.tdf" "" { Text "C:/Users/pec05/PECi1/sisa/db/add_sub_mkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494582264427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494582264427 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "proc:pro0\|datapath:e0\|alu:alu0\|mul_alu:mul_alu0\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"proc:pro0\|datapath:e0\|alu:alu0\|mul_alu:mul_alu0\|lpm_divide:Div1\"" {  } { { "mul_alu.vhd" "" { Text "C:/Users/pec05/PECi1/sisa/mul_alu.vhd" 36 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1494582264442 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "proc:pro0\|datapath:e0\|alu:alu0\|mul_alu:mul_alu0\|lpm_divide:Div1 " "Instantiated megafunction \"proc:pro0\|datapath:e0\|alu:alu0\|mul_alu:mul_alu0\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494582264442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 16 " "Parameter \"LPM_WIDTHD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494582264442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494582264442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494582264442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494582264442 ""}  } { { "mul_alu.vhd" "" { Text "C:/Users/pec05/PECi1/sisa/mul_alu.vhd" 36 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1494582264442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_rto.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_rto.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_rto " "Found entity 1: lpm_divide_rto" {  } { { "db/lpm_divide_rto.tdf" "" { Text "C:/Users/pec05/PECi1/sisa/db/lpm_divide_rto.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494582264473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494582264473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_8dg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_8dg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_8dg " "Found entity 1: abs_divider_8dg" {  } { { "db/abs_divider_8dg.tdf" "" { Text "C:/Users/pec05/PECi1/sisa/db/abs_divider_8dg.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494582264489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494582264489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_2s9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_2s9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_2s9 " "Found entity 1: lpm_abs_2s9" {  } { { "db/lpm_abs_2s9.tdf" "" { Text "C:/Users/pec05/PECi1/sisa/db/lpm_abs_2s9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494582264505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494582264505 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "proc:pro0\|datapath:e0\|alu:alu0\|mul_alu:mul_alu0\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"proc:pro0\|datapath:e0\|alu:alu0\|mul_alu:mul_alu0\|lpm_mult:Mult1\"" {  } { { "mul_alu.vhd" "" { Text "C:/Users/pec05/PECi1/sisa/mul_alu.vhd" 34 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1494582264505 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "proc:pro0\|datapath:e0\|alu:alu0\|mul_alu:mul_alu0\|lpm_mult:Mult1 " "Instantiated megafunction \"proc:pro0\|datapath:e0\|alu:alu0\|mul_alu:mul_alu0\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494582264505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494582264505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494582264505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494582264505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494582264505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494582264505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494582264505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494582264505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494582264505 ""}  } { { "mul_alu.vhd" "" { Text "C:/Users/pec05/PECi1/sisa/mul_alu.vhd" 34 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1494582264505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_h1t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_h1t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_h1t " "Found entity 1: mult_h1t" {  } { { "db/mult_h1t.tdf" "" { Text "C:/Users/pec05/PECi1/sisa/db/mult_h1t.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494582264551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494582264551 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "30 " "Ignored 30 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "30 " "Ignored 30 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Quartus II" 0 -1 1494582265815 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Quartus II" 0 -1 1494582265815 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controlador_IO:io\|keyboard_controller:keyboard\|current_interrupt " "Latch controlador_IO:io\|keyboard_controller:keyboard\|current_interrupt has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlador_IO:io\|keyboard_controller:keyboard\|ps2_keyboard_interface:k0\|rx_released " "Ports D and ENA on the latch are fed by the same signal controlador_IO:io\|keyboard_controller:keyboard\|ps2_keyboard_interface:k0\|rx_released" {  } { { "ps2_keyboard.vhd" "" { Text "C:/Users/pec05/PECi1/sisa/ps2_keyboard.vhd" 141 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1494582265877 ""}  } { { "keyboard_controller.vhd" "" { Text "C:/Users/pec05/PECi1/sisa/keyboard_controller.vhd" 98 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1494582265877 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "unidad_control.vhd" "" { Text "C:/Users/pec05/PECi1/sisa/unidad_control.vhd" 161 -1 0 } } { "device_controllers.vhd" "" { Text "C:/Users/pec05/PECi1/sisa/device_controllers.vhd" 65 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1494582265909 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1494582265909 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "controlador_IO:io\|interruptores:sw0\|state\[0\] controlador_IO:io\|interruptores:sw0\|state\[0\]~_emulated controlador_IO:io\|interruptores:sw0\|state\[0\]~1 " "Register \"controlador_IO:io\|interruptores:sw0\|state\[0\]\" is converted into an equivalent circuit using register \"controlador_IO:io\|interruptores:sw0\|state\[0\]~_emulated\" and latch \"controlador_IO:io\|interruptores:sw0\|state\[0\]~1\"" {  } { { "device_controllers.vhd" "" { Text "C:/Users/pec05/PECi1/sisa/device_controllers.vhd" 65 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1494582265909 "|sisa|controlador_IO:io|interruptores:sw0|state[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "controlador_IO:io\|interruptores:sw0\|state\[1\] controlador_IO:io\|interruptores:sw0\|state\[1\]~_emulated controlador_IO:io\|interruptores:sw0\|state\[1\]~5 " "Register \"controlador_IO:io\|interruptores:sw0\|state\[1\]\" is converted into an equivalent circuit using register \"controlador_IO:io\|interruptores:sw0\|state\[1\]~_emulated\" and latch \"controlador_IO:io\|interruptores:sw0\|state\[1\]~5\"" {  } { { "device_controllers.vhd" "" { Text "C:/Users/pec05/PECi1/sisa/device_controllers.vhd" 65 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1494582265909 "|sisa|controlador_IO:io|interruptores:sw0|state[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "controlador_IO:io\|interruptores:sw0\|state\[2\] controlador_IO:io\|interruptores:sw0\|state\[2\]~_emulated controlador_IO:io\|interruptores:sw0\|state\[2\]~9 " "Register \"controlador_IO:io\|interruptores:sw0\|state\[2\]\" is converted into an equivalent circuit using register \"controlador_IO:io\|interruptores:sw0\|state\[2\]~_emulated\" and latch \"controlador_IO:io\|interruptores:sw0\|state\[2\]~9\"" {  } { { "device_controllers.vhd" "" { Text "C:/Users/pec05/PECi1/sisa/device_controllers.vhd" 65 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1494582265909 "|sisa|controlador_IO:io|interruptores:sw0|state[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "controlador_IO:io\|interruptores:sw0\|state\[3\] controlador_IO:io\|interruptores:sw0\|state\[3\]~_emulated controlador_IO:io\|interruptores:sw0\|state\[3\]~13 " "Register \"controlador_IO:io\|interruptores:sw0\|state\[3\]\" is converted into an equivalent circuit using register \"controlador_IO:io\|interruptores:sw0\|state\[3\]~_emulated\" and latch \"controlador_IO:io\|interruptores:sw0\|state\[3\]~13\"" {  } { { "device_controllers.vhd" "" { Text "C:/Users/pec05/PECi1/sisa/device_controllers.vhd" 65 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1494582265909 "|sisa|controlador_IO:io|interruptores:sw0|state[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "controlador_IO:io\|interruptores:sw0\|state\[4\] controlador_IO:io\|interruptores:sw0\|state\[4\]~_emulated controlador_IO:io\|interruptores:sw0\|state\[4\]~17 " "Register \"controlador_IO:io\|interruptores:sw0\|state\[4\]\" is converted into an equivalent circuit using register \"controlador_IO:io\|interruptores:sw0\|state\[4\]~_emulated\" and latch \"controlador_IO:io\|interruptores:sw0\|state\[4\]~17\"" {  } { { "device_controllers.vhd" "" { Text "C:/Users/pec05/PECi1/sisa/device_controllers.vhd" 65 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1494582265909 "|sisa|controlador_IO:io|interruptores:sw0|state[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "controlador_IO:io\|interruptores:sw0\|state\[5\] controlador_IO:io\|interruptores:sw0\|state\[5\]~_emulated controlador_IO:io\|interruptores:sw0\|state\[5\]~21 " "Register \"controlador_IO:io\|interruptores:sw0\|state\[5\]\" is converted into an equivalent circuit using register \"controlador_IO:io\|interruptores:sw0\|state\[5\]~_emulated\" and latch \"controlador_IO:io\|interruptores:sw0\|state\[5\]~21\"" {  } { { "device_controllers.vhd" "" { Text "C:/Users/pec05/PECi1/sisa/device_controllers.vhd" 65 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1494582265909 "|sisa|controlador_IO:io|interruptores:sw0|state[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "controlador_IO:io\|interruptores:sw0\|state\[6\] controlador_IO:io\|interruptores:sw0\|state\[6\]~_emulated controlador_IO:io\|interruptores:sw0\|state\[6\]~25 " "Register \"controlador_IO:io\|interruptores:sw0\|state\[6\]\" is converted into an equivalent circuit using register \"controlador_IO:io\|interruptores:sw0\|state\[6\]~_emulated\" and latch \"controlador_IO:io\|interruptores:sw0\|state\[6\]~25\"" {  } { { "device_controllers.vhd" "" { Text "C:/Users/pec05/PECi1/sisa/device_controllers.vhd" 65 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1494582265909 "|sisa|controlador_IO:io|interruptores:sw0|state[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "controlador_IO:io\|interruptores:sw0\|state\[7\] controlador_IO:io\|interruptores:sw0\|state\[7\]~_emulated controlador_IO:io\|interruptores:sw0\|state\[7\]~29 " "Register \"controlador_IO:io\|interruptores:sw0\|state\[7\]\" is converted into an equivalent circuit using register \"controlador_IO:io\|interruptores:sw0\|state\[7\]~_emulated\" and latch \"controlador_IO:io\|interruptores:sw0\|state\[7\]~29\"" {  } { { "device_controllers.vhd" "" { Text "C:/Users/pec05/PECi1/sisa/device_controllers.vhd" 65 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1494582265909 "|sisa|controlador_IO:io|interruptores:sw0|state[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "controlador_IO:io\|interruptores:sw0\|state\[8\] controlador_IO:io\|interruptores:sw0\|state\[8\]~_emulated controlador_IO:io\|interruptores:sw0\|state\[8\]~33 " "Register \"controlador_IO:io\|interruptores:sw0\|state\[8\]\" is converted into an equivalent circuit using register \"controlador_IO:io\|interruptores:sw0\|state\[8\]~_emulated\" and latch \"controlador_IO:io\|interruptores:sw0\|state\[8\]~33\"" {  } { { "device_controllers.vhd" "" { Text "C:/Users/pec05/PECi1/sisa/device_controllers.vhd" 65 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1494582265909 "|sisa|controlador_IO:io|interruptores:sw0|state[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "controlador_IO:io\|pulsadores:key0\|state\[0\] controlador_IO:io\|pulsadores:key0\|state\[0\]~_emulated controlador_IO:io\|pulsadores:key0\|state\[0\]~1 " "Register \"controlador_IO:io\|pulsadores:key0\|state\[0\]\" is converted into an equivalent circuit using register \"controlador_IO:io\|pulsadores:key0\|state\[0\]~_emulated\" and latch \"controlador_IO:io\|pulsadores:key0\|state\[0\]~1\"" {  } { { "device_controllers.vhd" "" { Text "C:/Users/pec05/PECi1/sisa/device_controllers.vhd" 23 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1494582265909 "|sisa|controlador_IO:io|pulsadores:key0|state[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "controlador_IO:io\|pulsadores:key0\|state\[1\] controlador_IO:io\|pulsadores:key0\|state\[1\]~_emulated controlador_IO:io\|pulsadores:key0\|state\[1\]~5 " "Register \"controlador_IO:io\|pulsadores:key0\|state\[1\]\" is converted into an equivalent circuit using register \"controlador_IO:io\|pulsadores:key0\|state\[1\]~_emulated\" and latch \"controlador_IO:io\|pulsadores:key0\|state\[1\]~5\"" {  } { { "device_controllers.vhd" "" { Text "C:/Users/pec05/PECi1/sisa/device_controllers.vhd" 23 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1494582265909 "|sisa|controlador_IO:io|pulsadores:key0|state[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "controlador_IO:io\|pulsadores:key0\|state\[2\] controlador_IO:io\|pulsadores:key0\|state\[2\]~_emulated controlador_IO:io\|pulsadores:key0\|state\[2\]~9 " "Register \"controlador_IO:io\|pulsadores:key0\|state\[2\]\" is converted into an equivalent circuit using register \"controlador_IO:io\|pulsadores:key0\|state\[2\]~_emulated\" and latch \"controlador_IO:io\|pulsadores:key0\|state\[2\]~9\"" {  } { { "device_controllers.vhd" "" { Text "C:/Users/pec05/PECi1/sisa/device_controllers.vhd" 23 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1494582265909 "|sisa|controlador_IO:io|pulsadores:key0|state[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "controlador_IO:io\|pulsadores:key0\|state\[3\] controlador_IO:io\|pulsadores:key0\|state\[3\]~_emulated controlador_IO:io\|pulsadores:key0\|state\[3\]~13 " "Register \"controlador_IO:io\|pulsadores:key0\|state\[3\]\" is converted into an equivalent circuit using register \"controlador_IO:io\|pulsadores:key0\|state\[3\]~_emulated\" and latch \"controlador_IO:io\|pulsadores:key0\|state\[3\]~13\"" {  } { { "device_controllers.vhd" "" { Text "C:/Users/pec05/PECi1/sisa/device_controllers.vhd" 23 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1494582265909 "|sisa|controlador_IO:io|pulsadores:key0|state[3]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1494582265909 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[15\] GND " "Pin \"SRAM_ADDR\[15\]\" is stuck at GND" {  } { { "sisa.vhd" "" { Text "C:/Users/pec05/PECi1/sisa/sisa.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1494582274177 "|sisa|SRAM_ADDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[16\] GND " "Pin \"SRAM_ADDR\[16\]\" is stuck at GND" {  } { { "sisa.vhd" "" { Text "C:/Users/pec05/PECi1/sisa/sisa.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1494582274177 "|sisa|SRAM_ADDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[17\] GND " "Pin \"SRAM_ADDR\[17\]\" is stuck at GND" {  } { { "sisa.vhd" "" { Text "C:/Users/pec05/PECi1/sisa/sisa.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1494582274177 "|sisa|SRAM_ADDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_CE_N GND " "Pin \"SRAM_CE_N\" is stuck at GND" {  } { { "sisa.vhd" "" { Text "C:/Users/pec05/PECi1/sisa/sisa.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1494582274177 "|sisa|SRAM_CE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_OE_N GND " "Pin \"SRAM_OE_N\" is stuck at GND" {  } { { "sisa.vhd" "" { Text "C:/Users/pec05/PECi1/sisa/sisa.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1494582274177 "|sisa|SRAM_OE_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1494582274177 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "controlador_IO:io\|interruptores:sw0\|state\[9\] High " "Register controlador_IO:io\|interruptores:sw0\|state\[9\] will power up to High" {  } { { "device_controllers.vhd" "" { Text "C:/Users/pec05/PECi1/sisa/device_controllers.vhd" 65 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1494582274239 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Quartus II" 0 -1 1494582274239 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1494582289858 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 350 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1494582289943 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1494582289943 ""}
{ "Warning" "WFTM_IGNORED_NOT_GATE_PUSH_ASSIGNMENT" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|trigger_out_mode_ff " "The assignment to disallow NOT gate push-back on register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|trigger_out_mode_ff\" is ignored" {  } { { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 942 -1 0 } }  } 0 18057 "The assignment to disallow NOT gate push-back on register \"%1!s!\" is ignored" 0 0 "Quartus II" 0 -1 1494582290037 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 384 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 521 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1494582290177 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1494582290177 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_hub.vhd" 181 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1494582290224 "|sisa|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1494582290224 ""}
{ "Critical Warning" "WAMERGE_SLD_INSTANCE_WITH_INVALID_CONNECTIONS" "auto_signaltap_0 29 37 0 0 8 " "Partially connected in-system debug instance \"auto_signaltap_0\" to 29 of its 37 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 8 missing sources or connections." {  } {  } 1 35025 "Partially connected in-system debug instance \"%1!s!\" to %2!d! of its %3!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were %4!d! illegal, %5!d! inaccessible, and %6!d! missing sources or connections." 0 0 "Quartus II" 0 -1 1494582290957 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1494582291019 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1494582291019 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6938 " "Implemented 6938 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1494582291394 ""} { "Info" "ICUT_CUT_TM_OPINS" "82 " "Implemented 82 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1494582291394 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "18 " "Implemented 18 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1494582291394 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6763 " "Implemented 6763 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1494582291394 ""} { "Info" "ICUT_CUT_TM_RAMS" "52 " "Implemented 52 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1494582291394 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "4 " "Implemented 4 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1494582291394 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1494582291394 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 52 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 52 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "591 " "Peak virtual memory: 591 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1494582291425 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 12 11:44:51 2017 " "Processing ended: Fri May 12 11:44:51 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1494582291425 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:36 " "Elapsed time: 00:00:36" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1494582291425 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1494582291425 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1494582291425 ""}
