#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Fri Aug 18 20:12:33 2023
# Process ID: 90236
# Current directory: /home/ICer/MyIC/uart_demo_prj/fpga/vivado_work
# Command line: vivado
# Log file: /home/ICer/MyIC/uart_demo_prj/fpga/vivado_work/vivado.log
# Journal file: /home/ICer/MyIC/uart_demo_prj/fpga/vivado_work/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/ICer/Work_file/VCSVerdi/my_M0/build_ip_core_test/fpga/k325t/m0_build/m0_build.xpr
create_project k325t /home/ICer/MyIC/uart_demo_prj/fpga/k325t -part xc7k325tfbg676-2
set_property compxlib.vcs_compiled_library_dir /home/ICer/Work_file/Vivadoprj/K7prj/my_project/my_project.cache/compile_simlib/vcs [current_project]
create_ip -name clk_wiz -vendor xilinx.com -library ip -version 6.0 -module_name clk_wiz_0
set_property -dict [list CONFIG.PRIM_IN_FREQ {50.000} CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {50.000} CONFIG.CLKIN1_JITTER_PS {200.0} CONFIG.MMCM_CLKFBOUT_MULT_F {20.000} CONFIG.MMCM_CLKIN1_PERIOD {20.000} CONFIG.MMCM_CLKIN2_PERIOD {10.0} CONFIG.MMCM_CLKOUT0_DIVIDE_F {20.000} CONFIG.CLKOUT1_JITTER {192.113} CONFIG.CLKOUT1_PHASE_ERROR {164.985}] [get_ips clk_wiz_0]
generate_target {instantiation_template} [get_files /home/ICer/MyIC/uart_demo_prj/fpga/k325t/k325t.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
update_compile_order -fileset sources_1
set_property generate_synth_checkpoint false [get_files  /home/ICer/MyIC/uart_demo_prj/fpga/k325t/k325t.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
generate_target all [get_files  /home/ICer/MyIC/uart_demo_prj/fpga/k325t/k325t.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
export_ip_user_files -of_objects [get_files /home/ICer/MyIC/uart_demo_prj/fpga/k325t/k325t.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /home/ICer/MyIC/uart_demo_prj/fpga/k325t/k325t.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -directory /home/ICer/MyIC/uart_demo_prj/fpga/k325t/k325t.ip_user_files/sim_scripts -ip_user_files_dir /home/ICer/MyIC/uart_demo_prj/fpga/k325t/k325t.ip_user_files -ipstatic_source_dir /home/ICer/MyIC/uart_demo_prj/fpga/k325t/k325t.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/ICer/MyIC/uart_demo_prj/fpga/k325t/k325t.cache/compile_simlib/modelsim} {questa=/home/ICer/MyIC/uart_demo_prj/fpga/k325t/k325t.cache/compile_simlib/questa} {ies=/home/ICer/MyIC/uart_demo_prj/fpga/k325t/k325t.cache/compile_simlib/ies} {xcelium=/home/ICer/MyIC/uart_demo_prj/fpga/k325t/k325t.cache/compile_simlib/xcelium} {vcs=/home/ICer/Work_file/Vivadoprj/K7prj/my_project/my_project.cache/compile_simlib/vcs} {riviera=/home/ICer/MyIC/uart_demo_prj/fpga/k325t/k325t.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
