<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.4"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>libopencm3: USART peripheral API</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">libopencm3
   </div>
   <div id="projectbrief">A free/libre/open-source firmware library for various ARM Cortex-M3 microcontrollers.</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.4 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search",'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('group__usart__api.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle"><div class="title">USART peripheral API<div class="ingroups"><a class="el" href="group__peripheral__apis.html">Peripheral APIs</a></div></div></div>
</div><!--header-->
<div class="contents">

<p><b>PAC55xxxx USART Driver</b>  
<a href="#details">More...</a></p>
<div class="dynheader">
Collaboration diagram for USART peripheral API:</div>
<div class="dyncontent">
<div class="center"><img src="group__usart__api.png" border="0" usemap="#agroup____usart____api" alt=""/></div>
<map name="agroup____usart____api" id="agroup____usart____api">
<area shape="rect" href="group__peripheral__apis.html" title="APIs for device peripherals." alt="" coords="5,5,125,31"/>
<area shape="rect" title="PAC55xxxx USART Driver" alt="" coords="173,5,335,31"/>
</map>
</div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="func-members" name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ga716a42b3192c7cd1fd4b587d508e6ce6"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__usart__api.html#ga716a42b3192c7cd1fd4b587d508e6ce6">usart_set_baudrate</a> (uint32_t usart, uint32_t baud)</td></tr>
<tr class="memdesc:ga716a42b3192c7cd1fd4b587d508e6ce6"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART Set Baudrate The baud rate is computed assuming a peripheral clock of 150MHz.  <a href="group__usart__api.html#ga716a42b3192c7cd1fd4b587d508e6ce6">More...</a><br /></td></tr>
<tr class="separator:ga716a42b3192c7cd1fd4b587d508e6ce6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74df6855f061c7aa60ace3bdc65b89df"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__usart__api.html#ga74df6855f061c7aa60ace3bdc65b89df">usart_configure_lcr</a> (uint32_t usart, uint8_t data_bits, uint8_t stop_bits, uint8_t parity)</td></tr>
<tr class="memdesc:ga74df6855f061c7aa60ace3bdc65b89df"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART Configure Line Control Register This register sets the data bits, stop bits, and parity.  <a href="group__usart__api.html#ga74df6855f061c7aa60ace3bdc65b89df">More...</a><br /></td></tr>
<tr class="separator:ga74df6855f061c7aa60ace3bdc65b89df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf61a303e5b35621206fda8ddc2a5e91"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__usart__api.html#gaaf61a303e5b35621206fda8ddc2a5e91">usart_break_enable</a> (uint32_t usart)</td></tr>
<tr class="memdesc:gaaf61a303e5b35621206fda8ddc2a5e91"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable Break Control Enables break control bit that forces TX pin to logic low.  <a href="group__usart__api.html#gaaf61a303e5b35621206fda8ddc2a5e91">More...</a><br /></td></tr>
<tr class="separator:gaaf61a303e5b35621206fda8ddc2a5e91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6b0540a41f8ef65c7633499330aa361"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__usart__api.html#gad6b0540a41f8ef65c7633499330aa361">usart_break_disable</a> (uint32_t usart)</td></tr>
<tr class="memdesc:gad6b0540a41f8ef65c7633499330aa361"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable Break Control Disables break control bit that forces TX pin to logic low.  <a href="group__usart__api.html#gad6b0540a41f8ef65c7633499330aa361">More...</a><br /></td></tr>
<tr class="separator:gad6b0540a41f8ef65c7633499330aa361"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40da3179aeaf18c9dbc28fc9a1bf531c"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__usart__api.html#ga40da3179aeaf18c9dbc28fc9a1bf531c">usart_enhanced_enable</a> (uint32_t usart)</td></tr>
<tr class="memdesc:ga40da3179aeaf18c9dbc28fc9a1bf531c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable Enhanced Mode Enable enhanced mode to generate interrupts when FIFO thresholds in FCR are reached.  <a href="group__usart__api.html#ga40da3179aeaf18c9dbc28fc9a1bf531c">More...</a><br /></td></tr>
<tr class="separator:ga40da3179aeaf18c9dbc28fc9a1bf531c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8be8f7f20360c0601097d07bdf4e578"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__usart__api.html#gac8be8f7f20360c0601097d07bdf4e578">usart_enhanced_disable</a> (uint32_t usart)</td></tr>
<tr class="memdesc:gac8be8f7f20360c0601097d07bdf4e578"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable Enhanced Mode Disable enhanced mode to generate interrupts when FIFO thresholds in FCR are reached.  <a href="group__usart__api.html#gac8be8f7f20360c0601097d07bdf4e578">More...</a><br /></td></tr>
<tr class="separator:gac8be8f7f20360c0601097d07bdf4e578"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16db74e2442dc5c7c08049f8a409e6ca"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__usart__api.html#ga16db74e2442dc5c7c08049f8a409e6ca">usart_fifo_enable</a> (uint32_t usart)</td></tr>
<tr class="memdesc:ga16db74e2442dc5c7c08049f8a409e6ca"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable FIFOs Enable both TX and RX FIFOs.  <a href="group__usart__api.html#ga16db74e2442dc5c7c08049f8a409e6ca">More...</a><br /></td></tr>
<tr class="separator:ga16db74e2442dc5c7c08049f8a409e6ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa96c2ad992693c171887f765e45d2891"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__usart__api.html#gaa96c2ad992693c171887f765e45d2891">usart_fifo_disable</a> (uint32_t usart)</td></tr>
<tr class="memdesc:gaa96c2ad992693c171887f765e45d2891"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable FIFOs Disable both TX and RX FIFOs.  <a href="group__usart__api.html#gaa96c2ad992693c171887f765e45d2891">More...</a><br /></td></tr>
<tr class="separator:gaa96c2ad992693c171887f765e45d2891"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40291714a88d5dbefaf80decaf34c453"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__usart__api.html#ga40291714a88d5dbefaf80decaf34c453">usart_set_fifo_depth</a> (uint32_t usart, uint8_t tx_depth, uint8_t rx_depth)</td></tr>
<tr class="memdesc:ga40291714a88d5dbefaf80decaf34c453"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the TX and RX FIFO depth.  <a href="group__usart__api.html#ga40291714a88d5dbefaf80decaf34c453">More...</a><br /></td></tr>
<tr class="separator:ga40291714a88d5dbefaf80decaf34c453"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga736a880afb2be864871b2836657831e9"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__usart__api.html#ga736a880afb2be864871b2836657831e9">usart_send</a> (uint32_t usart, uint8_t data)</td></tr>
<tr class="memdesc:ga736a880afb2be864871b2836657831e9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write byte to TX FIFO.  <a href="group__usart__api.html#ga736a880afb2be864871b2836657831e9">More...</a><br /></td></tr>
<tr class="separator:ga736a880afb2be864871b2836657831e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28330e1568029bd30aefe59554f3d6ea"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__usart__api.html#ga28330e1568029bd30aefe59554f3d6ea">usart_recv</a> (uint32_t usart)</td></tr>
<tr class="memdesc:ga28330e1568029bd30aefe59554f3d6ea"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read byte from the RX FIFO.  <a href="group__usart__api.html#ga28330e1568029bd30aefe59554f3d6ea">More...</a><br /></td></tr>
<tr class="separator:ga28330e1568029bd30aefe59554f3d6ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga910b36a1d17590e9a12ab87c61275437"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__usart__api.html#ga910b36a1d17590e9a12ab87c61275437">usart_enable_rx_interrupt</a> (uint32_t usart)</td></tr>
<tr class="memdesc:ga910b36a1d17590e9a12ab87c61275437"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable RX Interrupts Enable both the Receive Data Available and Character Timeout interrupts.  <a href="group__usart__api.html#ga910b36a1d17590e9a12ab87c61275437">More...</a><br /></td></tr>
<tr class="separator:ga910b36a1d17590e9a12ab87c61275437"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga709361bc6862187f53a4673508e10178"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__usart__api.html#ga709361bc6862187f53a4673508e10178">usart_disable_rx_interrupt</a> (uint32_t usart)</td></tr>
<tr class="memdesc:ga709361bc6862187f53a4673508e10178"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable RX Interrupts Disable both the Receive Data Available and Character Timeout interrupts.  <a href="group__usart__api.html#ga709361bc6862187f53a4673508e10178">More...</a><br /></td></tr>
<tr class="separator:ga709361bc6862187f53a4673508e10178"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b2b2b838e5bef63e2ae0c6b3e98684b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__usart__api.html#ga2b2b2b838e5bef63e2ae0c6b3e98684b">usart_enable_tx_interrupt</a> (uint32_t usart)</td></tr>
<tr class="memdesc:ga2b2b2b838e5bef63e2ae0c6b3e98684b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable TX Interrupt Enable the TX Holding Register Empty interrupt.  <a href="group__usart__api.html#ga2b2b2b838e5bef63e2ae0c6b3e98684b">More...</a><br /></td></tr>
<tr class="separator:ga2b2b2b838e5bef63e2ae0c6b3e98684b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae201b528891b97d83a92df7b9c18b2ae"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__usart__api.html#gae201b528891b97d83a92df7b9c18b2ae">usart_disable_tx_interrupt</a> (uint32_t usart)</td></tr>
<tr class="memdesc:gae201b528891b97d83a92df7b9c18b2ae"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable TX Interrupt Disable the TX Holding Register Empty interrupt.  <a href="group__usart__api.html#gae201b528891b97d83a92df7b9c18b2ae">More...</a><br /></td></tr>
<tr class="separator:gae201b528891b97d83a92df7b9c18b2ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga151ac3a027f45b8923262bb3fb6ae1fe"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__usart__api.html#ga151ac3a027f45b8923262bb3fb6ae1fe">usart_enable_rls_interrupt</a> (uint32_t usart)</td></tr>
<tr class="memdesc:ga151ac3a027f45b8923262bb3fb6ae1fe"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable RX Line Status Interrupt Enable the RX Line Status interrupt.  <a href="group__usart__api.html#ga151ac3a027f45b8923262bb3fb6ae1fe">More...</a><br /></td></tr>
<tr class="separator:ga151ac3a027f45b8923262bb3fb6ae1fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac41093e680b720bfdab3876a7948d74e"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__usart__api.html#gac41093e680b720bfdab3876a7948d74e">usart_disable_rls_interrupt</a> (uint32_t usart)</td></tr>
<tr class="memdesc:gac41093e680b720bfdab3876a7948d74e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable RX Line Status Interrupt Disable the RX Line Status interrupt.  <a href="group__usart__api.html#gac41093e680b720bfdab3876a7948d74e">More...</a><br /></td></tr>
<tr class="separator:gac41093e680b720bfdab3876a7948d74e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6652de223c2e14531e8e48fffa6f198f"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__usart__api.html#ga6652de223c2e14531e8e48fffa6f198f">usart_clear_tx_fifo</a> (uint32_t usart)</td></tr>
<tr class="memdesc:ga6652de223c2e14531e8e48fffa6f198f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear the TX FIFO Clears the TX FIFO.  <a href="group__usart__api.html#ga6652de223c2e14531e8e48fffa6f198f">More...</a><br /></td></tr>
<tr class="separator:ga6652de223c2e14531e8e48fffa6f198f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b32f00477051c244429ba46fef97668"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__usart__api.html#ga8b32f00477051c244429ba46fef97668">usart_clear_rx_fifo</a> (uint32_t usart)</td></tr>
<tr class="memdesc:ga8b32f00477051c244429ba46fef97668"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear the RX FIFO Clears the RX FIFO.  <a href="group__usart__api.html#ga8b32f00477051c244429ba46fef97668">More...</a><br /></td></tr>
<tr class="separator:ga8b32f00477051c244429ba46fef97668"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<p ><b>PAC55xxxx USART Driver</b> </p>
<dl class="section author"><dt>Author</dt><dd> &copy;  2020 Kevin Stefanik <a href="#" onclick="location.href='mai'+'lto:'+'kev'+'in'+'@al'+'lo'+'cor'+'.t'+'ech'; return false;">kevin<span class="obfuscator">.nosp@m.</span>@all<span class="obfuscator">.nosp@m.</span>ocor.<span class="obfuscator">.nosp@m.</span>tech</a> </dd></dl>
<dl class="section date"><dt>Date</dt><dd>February 25, 2020</dd></dl>
<p>This library supports the USART module in the PAC55xx SoC from Qorvo.</p>
<p >LGPL License Terms <a class="el" href="lgpl_license.html">libopencm3 License</a> </p>
<h2 class="groupheader">Function Documentation</h2>
<a id="gad6b0540a41f8ef65c7633499330aa361" name="gad6b0540a41f8ef65c7633499330aa361"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad6b0540a41f8ef65c7633499330aa361">&#9670;&nbsp;</a></span>usart_break_disable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void usart_break_disable </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>usart</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable Break Control Disables break control bit that forces TX pin to logic low. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">usart</td><td>unsigned 32 bit. USART block register address base usart_reg_base </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="usart_8c_source.html#l00074">74</a> of file <a class="el" href="usart_8c_source.html">usart.c</a>.</p>

<p class="reference">References <a class="el" href="usart_8h_source.html#l00055">USART_LCR</a>.</p>

</div>
</div>
<a id="gaaf61a303e5b35621206fda8ddc2a5e91" name="gaaf61a303e5b35621206fda8ddc2a5e91"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaf61a303e5b35621206fda8ddc2a5e91">&#9670;&nbsp;</a></span>usart_break_enable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void usart_break_enable </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>usart</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable Break Control Enables break control bit that forces TX pin to logic low. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">usart</td><td>unsigned 32 bit. USART block register address base usart_reg_base </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="usart_8c_source.html#l00066">66</a> of file <a class="el" href="usart_8c_source.html">usart.c</a>.</p>

<p class="reference">References <a class="el" href="usart_8h_source.html#l00055">USART_LCR</a>, and <a class="el" href="usart_8h_source.html#l00156">USART_LCR_BCON</a>.</p>

</div>
</div>
<a id="ga8b32f00477051c244429ba46fef97668" name="ga8b32f00477051c244429ba46fef97668"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8b32f00477051c244429ba46fef97668">&#9670;&nbsp;</a></span>usart_clear_rx_fifo()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void usart_clear_rx_fifo </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>usart</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clear the RX FIFO Clears the RX FIFO. </p>
<p >The bit is self-clearing. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">usart</td><td>unsigned 32 bit. USART block register address base usart_reg_base </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="usart_8c_source.html#l00196">196</a> of file <a class="el" href="usart_8c_source.html">usart.c</a>.</p>

<p class="reference">References <a class="el" href="usart_8h_source.html#l00053">USART_FCR</a>, and <a class="el" href="usart_8h_source.html#l00093">USART_FCR_RXFIFORST</a>.</p>

</div>
</div>
<a id="ga6652de223c2e14531e8e48fffa6f198f" name="ga6652de223c2e14531e8e48fffa6f198f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6652de223c2e14531e8e48fffa6f198f">&#9670;&nbsp;</a></span>usart_clear_tx_fifo()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void usart_clear_tx_fifo </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>usart</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clear the TX FIFO Clears the TX FIFO. </p>
<p >The bit is self-clearing. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">usart</td><td>unsigned 32 bit. USART block register address base usart_reg_base </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="usart_8c_source.html#l00188">188</a> of file <a class="el" href="usart_8c_source.html">usart.c</a>.</p>

<p class="reference">References <a class="el" href="usart_8h_source.html#l00053">USART_FCR</a>, and <a class="el" href="usart_8h_source.html#l00095">USART_FCR_TXFIFORST</a>.</p>

</div>
</div>
<a id="ga74df6855f061c7aa60ace3bdc65b89df" name="ga74df6855f061c7aa60ace3bdc65b89df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga74df6855f061c7aa60ace3bdc65b89df">&#9670;&nbsp;</a></span>usart_configure_lcr()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void usart_configure_lcr </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>usart</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>data_bits</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>stop_bits</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>parity</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>USART Configure Line Control Register This register sets the data bits, stop bits, and parity. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">usart</td><td>unsigned 32 bit. USART block register address base usart_reg_base </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">data_bits</td><td>unsigned 8 bit. One of USART_DATABITS_5/6/7/8. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">stop_bits</td><td>unsigned 8 bit. One of USART_STOPBITS_1/1P5/2. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">parity</td><td>unsigned 8 bit. One of USART_PARITY_DISABLE/ODD/EVEN/FORCE1/FORCE0 </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="usart_8c_source.html#l00055">55</a> of file <a class="el" href="usart_8c_source.html">usart.c</a>.</p>

<p class="reference">References <a class="el" href="usart_8h_source.html#l00055">USART_LCR</a>, <a class="el" href="usart_8h_source.html#l00154">USART_LCR_PSELPEN</a>, <a class="el" href="usart_8h_source.html#l00148">USART_LCR_SBS</a>, <a class="el" href="usart_8h_source.html#l00146">USART_LCR_WLS</a>, and <a class="el" href="usart_8h_source.html#l00143">USART_STOPBITS_2</a>.</p>

</div>
</div>
<a id="gac41093e680b720bfdab3876a7948d74e" name="gac41093e680b720bfdab3876a7948d74e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac41093e680b720bfdab3876a7948d74e">&#9670;&nbsp;</a></span>usart_disable_rls_interrupt()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void usart_disable_rls_interrupt </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>usart</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable RX Line Status Interrupt Disable the RX Line Status interrupt. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">usart</td><td>unsigned 32 bit. USART block register address base usart_reg_base </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="usart_8c_source.html#l00180">180</a> of file <a class="el" href="usart_8c_source.html">usart.c</a>.</p>

<p class="reference">References <a class="el" href="usart_8h_source.html#l00049">USART_IER</a>.</p>

</div>
</div>
<a id="ga709361bc6862187f53a4673508e10178" name="ga709361bc6862187f53a4673508e10178"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga709361bc6862187f53a4673508e10178">&#9670;&nbsp;</a></span>usart_disable_rx_interrupt()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void usart_disable_rx_interrupt </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>usart</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable RX Interrupts Disable both the Receive Data Available and Character Timeout interrupts. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">usart</td><td>unsigned 32 bit. USART block register address base usart_reg_base </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="usart_8c_source.html#l00148">148</a> of file <a class="el" href="usart_8c_source.html">usart.c</a>.</p>

<p class="reference">References <a class="el" href="usart_8h_source.html#l00049">USART_IER</a>.</p>

</div>
</div>
<a id="gae201b528891b97d83a92df7b9c18b2ae" name="gae201b528891b97d83a92df7b9c18b2ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae201b528891b97d83a92df7b9c18b2ae">&#9670;&nbsp;</a></span>usart_disable_tx_interrupt()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void usart_disable_tx_interrupt </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>usart</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable TX Interrupt Disable the TX Holding Register Empty interrupt. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">usart</td><td>unsigned 32 bit. USART block register address base usart_reg_base </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="usart_8c_source.html#l00164">164</a> of file <a class="el" href="usart_8c_source.html">usart.c</a>.</p>

<p class="reference">References <a class="el" href="usart_8h_source.html#l00049">USART_IER</a>.</p>

</div>
</div>
<a id="ga151ac3a027f45b8923262bb3fb6ae1fe" name="ga151ac3a027f45b8923262bb3fb6ae1fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga151ac3a027f45b8923262bb3fb6ae1fe">&#9670;&nbsp;</a></span>usart_enable_rls_interrupt()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void usart_enable_rls_interrupt </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>usart</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable RX Line Status Interrupt Enable the RX Line Status interrupt. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">usart</td><td>unsigned 32 bit. USART block register address base usart_reg_base </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="usart_8c_source.html#l00172">172</a> of file <a class="el" href="usart_8c_source.html">usart.c</a>.</p>

<p class="reference">References <a class="el" href="usart_8h_source.html#l00049">USART_IER</a>, and <a class="el" href="usart_8h_source.html#l00067">USART_IER_RLSIE</a>.</p>

</div>
</div>
<a id="ga910b36a1d17590e9a12ab87c61275437" name="ga910b36a1d17590e9a12ab87c61275437"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga910b36a1d17590e9a12ab87c61275437">&#9670;&nbsp;</a></span>usart_enable_rx_interrupt()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void usart_enable_rx_interrupt </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>usart</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable RX Interrupts Enable both the Receive Data Available and Character Timeout interrupts. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">usart</td><td>unsigned 32 bit. USART block register address base usart_reg_base </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="usart_8c_source.html#l00140">140</a> of file <a class="el" href="usart_8c_source.html">usart.c</a>.</p>

<p class="reference">References <a class="el" href="usart_8h_source.html#l00049">USART_IER</a>, and <a class="el" href="usart_8h_source.html#l00071">USART_IER_RBRIE</a>.</p>

</div>
</div>
<a id="ga2b2b2b838e5bef63e2ae0c6b3e98684b" name="ga2b2b2b838e5bef63e2ae0c6b3e98684b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2b2b2b838e5bef63e2ae0c6b3e98684b">&#9670;&nbsp;</a></span>usart_enable_tx_interrupt()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void usart_enable_tx_interrupt </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>usart</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable TX Interrupt Enable the TX Holding Register Empty interrupt. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">usart</td><td>unsigned 32 bit. USART block register address base usart_reg_base </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="usart_8c_source.html#l00156">156</a> of file <a class="el" href="usart_8c_source.html">usart.c</a>.</p>

<p class="reference">References <a class="el" href="usart_8h_source.html#l00049">USART_IER</a>, and <a class="el" href="usart_8h_source.html#l00069">USART_IER_THRIE</a>.</p>

</div>
</div>
<a id="gac8be8f7f20360c0601097d07bdf4e578" name="gac8be8f7f20360c0601097d07bdf4e578"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac8be8f7f20360c0601097d07bdf4e578">&#9670;&nbsp;</a></span>usart_enhanced_disable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void usart_enhanced_disable </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>usart</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable Enhanced Mode Disable enhanced mode to generate interrupts when FIFO thresholds in FCR are reached. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">usart</td><td>unsigned 32 bit. USART block register address base usart_reg_base </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="usart_8c_source.html#l00090">90</a> of file <a class="el" href="usart_8c_source.html">usart.c</a>.</p>

<p class="reference">References <a class="el" href="usart_8h_source.html#l00061">USART_EFR</a>.</p>

</div>
</div>
<a id="ga40da3179aeaf18c9dbc28fc9a1bf531c" name="ga40da3179aeaf18c9dbc28fc9a1bf531c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga40da3179aeaf18c9dbc28fc9a1bf531c">&#9670;&nbsp;</a></span>usart_enhanced_enable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void usart_enhanced_enable </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>usart</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable Enhanced Mode Enable enhanced mode to generate interrupts when FIFO thresholds in FCR are reached. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">usart</td><td>unsigned 32 bit. USART block register address base usart_reg_base </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="usart_8c_source.html#l00082">82</a> of file <a class="el" href="usart_8c_source.html">usart.c</a>.</p>

<p class="reference">References <a class="el" href="usart_8h_source.html#l00061">USART_EFR</a>, and <a class="el" href="usart_8h_source.html#l00185">USART_EFR_ENMODE</a>.</p>

</div>
</div>
<a id="gaa96c2ad992693c171887f765e45d2891" name="gaa96c2ad992693c171887f765e45d2891"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa96c2ad992693c171887f765e45d2891">&#9670;&nbsp;</a></span>usart_fifo_disable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void usart_fifo_disable </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>usart</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable FIFOs Disable both TX and RX FIFOs. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">usart</td><td>unsigned 32 bit. USART block register address base usart_reg_base </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="usart_8c_source.html#l00106">106</a> of file <a class="el" href="usart_8c_source.html">usart.c</a>.</p>

<p class="reference">References <a class="el" href="usart_8h_source.html#l00053">USART_FCR</a>.</p>

</div>
</div>
<a id="ga16db74e2442dc5c7c08049f8a409e6ca" name="ga16db74e2442dc5c7c08049f8a409e6ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga16db74e2442dc5c7c08049f8a409e6ca">&#9670;&nbsp;</a></span>usart_fifo_enable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void usart_fifo_enable </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>usart</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable FIFOs Enable both TX and RX FIFOs. </p>
<p >This must be set before setting the trigger levels. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">usart</td><td>unsigned 32 bit. USART block register address base usart_reg_base </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="usart_8c_source.html#l00098">98</a> of file <a class="el" href="usart_8c_source.html">usart.c</a>.</p>

<p class="reference">References <a class="el" href="usart_8h_source.html#l00053">USART_FCR</a>, and <a class="el" href="usart_8h_source.html#l00091">USART_FCR_FIFOEN</a>.</p>

</div>
</div>
<a id="ga28330e1568029bd30aefe59554f3d6ea" name="ga28330e1568029bd30aefe59554f3d6ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga28330e1568029bd30aefe59554f3d6ea">&#9670;&nbsp;</a></span>usart_recv()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t usart_recv </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>usart</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Read byte from the RX FIFO. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">usart</td><td>unsigned 32 bit. USART block register address base usart_reg_base </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Data read from the RX FIFO. </dd></dl>

<p class="definition">Definition at line <a class="el" href="usart_8c_source.html#l00132">132</a> of file <a class="el" href="usart_8c_source.html">usart.c</a>.</p>

<p class="reference">References <a class="el" href="usart_8h_source.html#l00043">USART_RBR</a>.</p>

</div>
</div>
<a id="ga736a880afb2be864871b2836657831e9" name="ga736a880afb2be864871b2836657831e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga736a880afb2be864871b2836657831e9">&#9670;&nbsp;</a></span>usart_send()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void usart_send </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>usart</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>data</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Write byte to TX FIFO. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">usart</td><td>unsigned 32 bit. USART block register address base usart_reg_base </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">data</td><td>unsigned 8 bit. Data to write to the TX FIFO. </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="usart_8c_source.html#l00124">124</a> of file <a class="el" href="usart_8c_source.html">usart.c</a>.</p>

<p class="reference">References <a class="el" href="usart_8h_source.html#l00045">USART_THR</a>.</p>

</div>
</div>
<a id="ga716a42b3192c7cd1fd4b587d508e6ce6" name="ga716a42b3192c7cd1fd4b587d508e6ce6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga716a42b3192c7cd1fd4b587d508e6ce6">&#9670;&nbsp;</a></span>usart_set_baudrate()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t usart_set_baudrate </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>usart</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baud</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>USART Set Baudrate The baud rate is computed assuming a peripheral clock of 150MHz. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">usart</td><td>unsigned 32 bit. USART block register address base usart_reg_base </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">baud</td><td>unsigned 32 bit. Baud rate specified in Hz. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Actual baud rate. </dd></dl>

<p class="definition">Definition at line <a class="el" href="usart_8c_source.html#l00039">39</a> of file <a class="el" href="usart_8c_source.html">usart.c</a>.</p>

<p class="reference">References <a class="el" href="usart_8h_source.html#l00047">USART_DLR</a>.</p>

</div>
</div>
<a id="ga40291714a88d5dbefaf80decaf34c453" name="ga40291714a88d5dbefaf80decaf34c453"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga40291714a88d5dbefaf80decaf34c453">&#9670;&nbsp;</a></span>usart_set_fifo_depth()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void usart_set_fifo_depth </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>usart</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>tx_depth</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>rx_depth</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set the TX and RX FIFO depth. </p>
<p >This function also enables the FIFOs if not already. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">usart</td><td>unsigned 32 bit. USART block register address base usart_reg_base </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">tx_depth</td><td>unsigned 8 bit. One of USART_FIFO_TRIG_1/2/4/14CHAR. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">rx_depth</td><td>unsigned 8 bit. One of USART_FIFO_TRIG_1/2/4/14CHAR. </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="usart_8c_source.html#l00115">115</a> of file <a class="el" href="usart_8c_source.html">usart.c</a>.</p>

<p class="reference">References <a class="el" href="usart_8h_source.html#l00053">USART_FCR</a>, <a class="el" href="usart_8h_source.html#l00091">USART_FCR_FIFOEN</a>, <a class="el" href="usart_8h_source.html#l00103">USART_FCR_RXTL</a>, and <a class="el" href="usart_8h_source.html#l00099">USART_FCR_TXTL</a>.</p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Tue Mar 7 2023 16:13:13 for libopencm3 by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.4 </li>
  </ul>
</div>
</body>
</html>
