FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
// SPDX-License-Identifier: GPL-2.0-or-later
/*
 * Copyright 2005-2008 Freescale Semiconductor, Inc. All Rights Reserved.
 * Copyright 2008 Luotao Fu, kernel@pengutronix.de
 */

#include <linux/clk.h>
#include <linux/delay.h>
#include <linux/io.h>
#include <linux/ktime.h>
#include <linux/module.h>
#include <linux/mod_devicetable.h>
#include <linux/platform_device.h>

#include <linux/w1.h>

/*
 * MXC W1 Register offsets
 */
#define MXC_W1_CONTROL		0x00
# define MXC_W1_CONTROL_RDST	BIT(3)
# define MXC_W1_CONTROL_WR(x)	BIT(5 - (x))
# define MXC_W1_CONTROL_PST	BIT(6)
# define MXC_W1_CONTROL_RPP	BIT(7)
#define MXC_W1_TIME_DIVIDER	0x02
#define MXC_W1_RESET		0x04
# define MXC_W1_RESET_RST	BIT(0)

struct mxc_w1_device {
	void __iomem *regs;
	struct clk *clk;
	struct w1_bus_master bus_master;
};

/*
 * this is the low level routine to
 * reset the device on the One Wire interface
 * on the hardware
 */
static u8 mxc_w1_ds2_reset_bus(void *data)
{
	struct mxc_w1_device *dev = data;
	ktime_t timeout;

	writeb(MXC_W1_CONTROL_RPP, dev->regs + MXC_W1_CONTROL);

	/* Wait for reset sequence 511+512us, use 1500us for sure */
	timeout = ktime_add_us(ktime_get(), 1500);

	udelay(511 + 512);

	do {
		u8 ctrl = readb(dev->regs + MXC_W1_CONTROL);

		/* PST bit is valid after the RPP bit is self-cleared */
		if (!(ctrl & MXC_W1_CONTROL_RPP))
			return !(ctrl & MXC_W1_CONTROL_PST);
	} while (ktime_before(ktime_get(), timeout));

	return 1;
}

/*
 * this is the low level routine to read/write a bit on the One Wire
 * interface on the hardware. It does write 0 if parameter bit is set
 * to 0, otherwise a write 1/read.
 */
static u8 mxc_w1_ds2_touch_bit(void *data, u8 bit)
{
	struct mxc_w1_device *dev = data;
	ktime_t timeout;

	writeb(MXC_W1_CONTROL_WR(bit), dev->regs + MXC_W1_CONTROL);

	/* Wait for read/write bit (60us, Max 120us), use 200us for sure */
	timeout = ktime_add_us(ktime_get(), 200);

	udelay(60);

	do {
		u8 ctrl = readb(dev->regs + MXC_W1_CONTROL);

		/* RDST bit is valid after the WR1/RD bit is self-cleared */
		if (!(ctrl & MXC_W1_CONTROL_WR(bit)))
			return !!(ctrl & MXC_W1_CONTROL_RDST);
	} while (ktime_before(ktime_get(), timeout));

	return 0;
}

static int mxc_w1_probe(struct platform_device *pdev)
{
	struct mxc_w1_device *mdev;
	unsigned long clkrate;
	unsigned int clkdiv;
	int err;

	mdev = devm_kzalloc(&pdev->dev, sizeof(struct mxc_w1_device),
			    GFP_KERNEL);
	if (!mdev)
/* bench 12120.2.0 f1d8f7446444 */
/* bench 12120.2.1 ca82111ad1c7 */
/* bench 12120.2.2 18369ec64277 */
/* bench 12120.2.3 acace77e6cf2 */
/* bench 12120.2.4 648e66a24aff */
/* bench 12120.2.5 9a997ccca86e */
/* bench 12120.2.6 6d8cbc30f4ae */
/* bench 12120.2.7 4e4fbfa7b7a6 */
/* bench 12120.2.8 51e4278cc837 */
	mdev->clk = devm_clk_get(&pdev->dev, NULL);
	if (IS_ERR(mdev->clk))
		return PTR_ERR(mdev->clk);

	err = clk_prepare_enable(mdev->clk);
	if (err)
		return err;

	clkrate = clk_get_rate(mdev->clk);
	if (clkrate < 10000000)
		dev_warn(&pdev->dev,
			 "Low clock frequency causes improper function\n");

	clkdiv = DIV_ROUND_CLOSEST(clkrate, 1000000);
	clkrate /= clkdiv;
	if ((clkrate < 980000) || (clkrate > 1020000))
		dev_warn(&pdev->dev,
			 "Incorrect time base frequency %lu Hz\n", clkrate);

	mdev->regs = devm_platform_ioremap_resource(pdev, 0);
	if (IS_ERR(mdev->regs)) {
		err = PTR_ERR(mdev->regs);
/* bench 1450.6.0 54e33203b1cb */
/* bench 1450.6.1 e1ea78353e48 */
/* bench 1450.6.2 8ba586a787e0 */
/* bench 1450.6.3 5017ee21111e */
/* bench 1450.6.4 a8c6969a8ba7 */
/* bench 1450.6.5 fc71426eba48 */
/* bench 1450.6.6 29ceff2777a9 */
/* bench 1450.6.7 774193751f98 */
/* bench 5956.2.0 a01d537b8493 */
/* bench 5956.2.1 bba7c0fa4511 */
/* bench 5956.2.2 0cb701a08f75 */
/* bench 5956.2.3 f095f7a87caf */
/* bench 7921.2.0 8cf2907750f6 */
/* bench 7921.2.1 177541360af9 */
/* bench 7921.2.2 3b48b80c61ce */
/* bench 7921.2.3 b8370bdc9744 */
/* bench 7921.2.4 adf5fa5b87cf */
/* bench 7921.2.5 8cdcd16b5955 */
/* bench 7921.2.6 58e5069c4675 */
/* bench 7921.2.7 f0b4ad892216 */
/* bench 7921.2.8 592fcbecdd45 */
/* bench 7921.2.9 5f1e396269a5 */
/* bench 7921.2.10 46ba94ee7e3a */
/* bench 7921.2.11 9e20fad81fcd */
/* bench 7921.2.12 1c1840344ad6 */
/* bench 7921.2.13 9c85fabb7b53 */
/* bench 7921.2.14 0c43c11e755d */
/* bench 7921.2.15 1b87aa277215 */
/* bench 7921.2.16 2e2e714578ae */
/* bench 5956.2.6 44c21882ff17 */
/* bench 5956.2.7 9b41bc0f4606 */
/* bench 1450.6.10 80df5b7a0a09 */
/* bench 1450.6.11 9954e3c79ac4 */
/* bench 1450.6.12 82e1217f80c1 */
/* bench 1450.6.13 6fb28d8427b6 */
/* bench 1450.6.14 487e54975cd6 */
/* bench 1450.6.15 edd01883124c */
/* bench 1450.6.16 c8965e175e6f */
	}

	/* Software reset 1-Wire module */
	writeb(MXC_W1_RESET_RST, mdev->regs + MXC_W1_RESET);
	writeb(0, mdev->regs + MXC_W1_RESET);

	writeb(clkdiv - 1, mdev->regs + MXC_W1_TIME_DIVIDER);

	mdev->bus_master.data = mdev;
	mdev->bus_master.reset_bus = mxc_w1_ds2_reset_bus;
	mdev->bus_master.touch_bit = mxc_w1_ds2_touch_bit;

	platform_set_drvdata(pdev, mdev);

	err = w1_add_master_device(&mdev->bus_master);
	if (err)
		goto out_disable_clk;

	return 0;

out_disable_clk:
	clk_disable_unprepare(mdev->clk);
	return err;
}

/*
 * disassociate the w1 device from the driver
 */
static int mxc_w1_remove(struct platform_device *pdev)
{
	struct mxc_w1_device *mdev = platform_get_drvdata(pdev);

	w1_remove_master_device(&mdev->bus_master);

	clk_disable_unprepare(mdev->clk);

	return 0;
}

static const struct of_device_id mxc_w1_dt_ids[] = {
	{ .compatible = "fsl,imx21-owire" },
	{ /* sentinel */ }
};
MODULE_DEVICE_TABLE(of, mxc_w1_dt_ids);

static struct platform_driver mxc_w1_driver = {
	.driver = {
		.name = "mxc_w1",
		.of_match_table = mxc_w1_dt_ids,
	},
	.probe = mxc_w1_probe,
	.remove = mxc_w1_remove,
};
module_platform_driver(mxc_w1_driver);

MODULE_LICENSE("GPL");
MODULE_AUTHOR("Freescale Semiconductors Inc");
MODULE_DESCRIPTION("Driver for One-Wire on MXC");
