#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar_trm.inc

/* Y1 */
Y1__0__DR EQU CYREG_GPIO_PRT3_DR
Y1__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
Y1__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
Y1__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
Y1__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
Y1__0__HSIOM_MASK EQU 0x0000000F
Y1__0__HSIOM_SHIFT EQU 0
Y1__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
Y1__0__INTR EQU CYREG_GPIO_PRT3_INTR
Y1__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
Y1__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
Y1__0__MASK EQU 0x01
Y1__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Y1__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Y1__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Y1__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Y1__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Y1__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Y1__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Y1__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Y1__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Y1__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Y1__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Y1__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Y1__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Y1__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Y1__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Y1__0__PC EQU CYREG_GPIO_PRT3_PC
Y1__0__PC2 EQU CYREG_GPIO_PRT3_PC2
Y1__0__PORT EQU 3
Y1__0__PS EQU CYREG_GPIO_PRT3_PS
Y1__0__SHIFT EQU 0
Y1__DR EQU CYREG_GPIO_PRT3_DR
Y1__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
Y1__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
Y1__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
Y1__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
Y1__INTR EQU CYREG_GPIO_PRT3_INTR
Y1__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
Y1__INTSTAT EQU CYREG_GPIO_PRT3_INTR
Y1__MASK EQU 0x01
Y1__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Y1__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Y1__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Y1__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Y1__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Y1__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Y1__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Y1__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Y1__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Y1__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Y1__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Y1__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Y1__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Y1__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Y1__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Y1__PC EQU CYREG_GPIO_PRT3_PC
Y1__PC2 EQU CYREG_GPIO_PRT3_PC2
Y1__PORT EQU 3
Y1__PS EQU CYREG_GPIO_PRT3_PS
Y1__SHIFT EQU 0

/* Y2 */
Y2__0__DR EQU CYREG_GPIO_PRT3_DR
Y2__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
Y2__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
Y2__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
Y2__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
Y2__0__HSIOM_MASK EQU 0x000000F0
Y2__0__HSIOM_SHIFT EQU 4
Y2__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
Y2__0__INTR EQU CYREG_GPIO_PRT3_INTR
Y2__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
Y2__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
Y2__0__MASK EQU 0x02
Y2__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Y2__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Y2__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Y2__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Y2__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Y2__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Y2__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Y2__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Y2__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Y2__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Y2__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Y2__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Y2__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Y2__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Y2__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Y2__0__PC EQU CYREG_GPIO_PRT3_PC
Y2__0__PC2 EQU CYREG_GPIO_PRT3_PC2
Y2__0__PORT EQU 3
Y2__0__PS EQU CYREG_GPIO_PRT3_PS
Y2__0__SHIFT EQU 1
Y2__DR EQU CYREG_GPIO_PRT3_DR
Y2__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
Y2__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
Y2__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
Y2__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
Y2__INTR EQU CYREG_GPIO_PRT3_INTR
Y2__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
Y2__INTSTAT EQU CYREG_GPIO_PRT3_INTR
Y2__MASK EQU 0x02
Y2__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Y2__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Y2__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Y2__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Y2__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Y2__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Y2__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Y2__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Y2__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Y2__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Y2__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Y2__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Y2__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Y2__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Y2__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Y2__PC EQU CYREG_GPIO_PRT3_PC
Y2__PC2 EQU CYREG_GPIO_PRT3_PC2
Y2__PORT EQU 3
Y2__PS EQU CYREG_GPIO_PRT3_PS
Y2__SHIFT EQU 1

/* ADC_cy_psoc4_sar */
ADC_cy_psoc4_sar__SAR_CTRL EQU CYREG_SAR_CTRL
ADC_cy_psoc4_sar__SAR_INTR EQU CYREG_SAR_INTR
ADC_cy_psoc4_sar__SAR_INTR_CAUSE EQU CYREG_SAR_INTR_CAUSE
ADC_cy_psoc4_sar__SAR_INTR_MASK EQU CYREG_SAR_INTR_MASK
ADC_cy_psoc4_sar__SAR_INTR_MASKED EQU CYREG_SAR_INTR_MASKED
ADC_cy_psoc4_sar__SAR_INTR_SET EQU CYREG_SAR_INTR_SET
ADC_cy_psoc4_sar__SAR_NUMBER EQU 0
ADC_cy_psoc4_sar__SAR_RANGE_COND EQU CYREG_SAR_RANGE_COND
ADC_cy_psoc4_sar__SAR_RANGE_INTR_MASK EQU CYREG_SAR_RANGE_INTR_MASK
ADC_cy_psoc4_sar__SAR_RANGE_INTR_MASKED EQU CYREG_SAR_RANGE_INTR_MASKED
ADC_cy_psoc4_sar__SAR_RANGE_INTR_SET EQU CYREG_SAR_RANGE_INTR_SET
ADC_cy_psoc4_sar__SAR_RANGE_THRES EQU CYREG_SAR_RANGE_THRES
ADC_cy_psoc4_sar__SAR_SAMPLE_CTRL EQU CYREG_SAR_SAMPLE_CTRL
ADC_cy_psoc4_sar__SAR_SAMPLE_TIME01 EQU CYREG_SAR_SAMPLE_TIME01
ADC_cy_psoc4_sar__SAR_SAMPLE_TIME23 EQU CYREG_SAR_SAMPLE_TIME23
ADC_cy_psoc4_sar__SAR_SATURATE_INTR_MASK EQU CYREG_SAR_SATURATE_INTR_MASK
ADC_cy_psoc4_sar__SAR_SATURATE_INTR_MASKED EQU CYREG_SAR_SATURATE_INTR_MASKED
ADC_cy_psoc4_sar__SAR_SATURATE_INTR_SET EQU CYREG_SAR_SATURATE_INTR_SET
ADC_cy_psoc4_sar__SAR_STATUS EQU CYREG_SAR_STATUS

/* ADC_cy_psoc4_sarmux_8 */
ADC_cy_psoc4_sarmux_8__CH_0_PIN EQU 0
ADC_cy_psoc4_sarmux_8__CH_0_PORT EQU 0
ADC_cy_psoc4_sarmux_8__CH_1_PIN EQU 1
ADC_cy_psoc4_sarmux_8__CH_1_PORT EQU 0
ADC_cy_psoc4_sarmux_8__CH_2_PIN EQU 2
ADC_cy_psoc4_sarmux_8__CH_2_PORT EQU 0
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG00 EQU CYREG_SAR_CHAN_CONFIG0
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG01 EQU CYREG_SAR_CHAN_CONFIG1
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG02 EQU CYREG_SAR_CHAN_CONFIG2
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG03 EQU CYREG_SAR_CHAN_CONFIG3
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG04 EQU CYREG_SAR_CHAN_CONFIG4
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG05 EQU CYREG_SAR_CHAN_CONFIG5
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG06 EQU CYREG_SAR_CHAN_CONFIG6
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG07 EQU CYREG_SAR_CHAN_CONFIG7
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG08 EQU CYREG_SAR_CHAN_CONFIG8
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG09 EQU CYREG_SAR_CHAN_CONFIG9
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG10 EQU CYREG_SAR_CHAN_CONFIG10
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG11 EQU CYREG_SAR_CHAN_CONFIG11
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG12 EQU CYREG_SAR_CHAN_CONFIG12
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG13 EQU CYREG_SAR_CHAN_CONFIG13
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG14 EQU CYREG_SAR_CHAN_CONFIG14
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG15 EQU CYREG_SAR_CHAN_CONFIG15
ADC_cy_psoc4_sarmux_8__SAR_CHAN_EN EQU CYREG_SAR_CHAN_EN
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT_VALID EQU CYREG_SAR_CHAN_RESULT_VALID
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT00 EQU CYREG_SAR_CHAN_RESULT0
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT01 EQU CYREG_SAR_CHAN_RESULT1
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT02 EQU CYREG_SAR_CHAN_RESULT2
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT03 EQU CYREG_SAR_CHAN_RESULT3
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT04 EQU CYREG_SAR_CHAN_RESULT4
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT05 EQU CYREG_SAR_CHAN_RESULT5
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT06 EQU CYREG_SAR_CHAN_RESULT6
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT07 EQU CYREG_SAR_CHAN_RESULT7
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT08 EQU CYREG_SAR_CHAN_RESULT8
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT09 EQU CYREG_SAR_CHAN_RESULT9
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT10 EQU CYREG_SAR_CHAN_RESULT10
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT11 EQU CYREG_SAR_CHAN_RESULT11
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT12 EQU CYREG_SAR_CHAN_RESULT12
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT13 EQU CYREG_SAR_CHAN_RESULT13
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT14 EQU CYREG_SAR_CHAN_RESULT14
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT15 EQU CYREG_SAR_CHAN_RESULT15
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK_VALID EQU CYREG_SAR_CHAN_WORK_VALID
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK00 EQU CYREG_SAR_CHAN_WORK0
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK01 EQU CYREG_SAR_CHAN_WORK1
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK02 EQU CYREG_SAR_CHAN_WORK2
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK03 EQU CYREG_SAR_CHAN_WORK3
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK04 EQU CYREG_SAR_CHAN_WORK4
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK05 EQU CYREG_SAR_CHAN_WORK5
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK06 EQU CYREG_SAR_CHAN_WORK6
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK07 EQU CYREG_SAR_CHAN_WORK7
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK08 EQU CYREG_SAR_CHAN_WORK8
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK09 EQU CYREG_SAR_CHAN_WORK9
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK10 EQU CYREG_SAR_CHAN_WORK10
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK11 EQU CYREG_SAR_CHAN_WORK11
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK12 EQU CYREG_SAR_CHAN_WORK12
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK13 EQU CYREG_SAR_CHAN_WORK13
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK14 EQU CYREG_SAR_CHAN_WORK14
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK15 EQU CYREG_SAR_CHAN_WORK15
ADC_cy_psoc4_sarmux_8__SAR_INJ_CHAN_CONFIG EQU CYREG_SAR_INJ_CHAN_CONFIG
ADC_cy_psoc4_sarmux_8__SAR_INJ_RESULT EQU CYREG_SAR_INJ_RESULT
ADC_cy_psoc4_sarmux_8__SAR_START_CTRL EQU CYREG_SAR_START_CTRL

/* ADC_intClock */
ADC_intClock__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL6
ADC_intClock__DIV_ID EQU 0x00000041
ADC_intClock__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL1
ADC_intClock__PA_DIV_ID EQU 0x000000FF

/* ADC_IRQ */
ADC_IRQ__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
ADC_IRQ__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
ADC_IRQ__INTC_MASK EQU 0x8000
ADC_IRQ__INTC_NUMBER EQU 15
ADC_IRQ__INTC_PRIOR_MASK EQU 0xC0000000
ADC_IRQ__INTC_PRIOR_NUM EQU 3
ADC_IRQ__INTC_PRIOR_REG EQU CYREG_CM0_IPR3
ADC_IRQ__INTC_SET_EN_REG EQU CYREG_CM0_ISER
ADC_IRQ__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* ADC_ISR */
ADC_ISR__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
ADC_ISR__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
ADC_ISR__INTC_MASK EQU 0x02
ADC_ISR__INTC_NUMBER EQU 1
ADC_ISR__INTC_PRIOR_MASK EQU 0xC000
ADC_ISR__INTC_PRIOR_NUM EQU 3
ADC_ISR__INTC_PRIOR_REG EQU CYREG_CM0_IPR0
ADC_ISR__INTC_SET_EN_REG EQU CYREG_CM0_ISER
ADC_ISR__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* EMG */
EMG__0__DR EQU CYREG_GPIO_PRT3_DR
EMG__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
EMG__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
EMG__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
EMG__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
EMG__0__HSIOM_MASK EQU 0x00000F00
EMG__0__HSIOM_SHIFT EQU 8
EMG__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
EMG__0__INTR EQU CYREG_GPIO_PRT3_INTR
EMG__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
EMG__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
EMG__0__MASK EQU 0x04
EMG__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
EMG__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
EMG__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
EMG__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
EMG__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
EMG__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
EMG__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
EMG__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
EMG__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
EMG__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
EMG__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
EMG__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
EMG__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
EMG__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
EMG__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
EMG__0__PC EQU CYREG_GPIO_PRT3_PC
EMG__0__PC2 EQU CYREG_GPIO_PRT3_PC2
EMG__0__PORT EQU 3
EMG__0__PS EQU CYREG_GPIO_PRT3_PS
EMG__0__SHIFT EQU 2
EMG__DR EQU CYREG_GPIO_PRT3_DR
EMG__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
EMG__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
EMG__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
EMG__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
EMG__INTR EQU CYREG_GPIO_PRT3_INTR
EMG__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
EMG__INTSTAT EQU CYREG_GPIO_PRT3_INTR
EMG__MASK EQU 0x04
EMG__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
EMG__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
EMG__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
EMG__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
EMG__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
EMG__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
EMG__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
EMG__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
EMG__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
EMG__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
EMG__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
EMG__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
EMG__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
EMG__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
EMG__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
EMG__PC EQU CYREG_GPIO_PRT3_PC
EMG__PC2 EQU CYREG_GPIO_PRT3_PC2
EMG__PORT EQU 3
EMG__PS EQU CYREG_GPIO_PRT3_PS
EMG__SHIFT EQU 2

/* UART_rx */
UART_rx__0__DR EQU CYREG_GPIO_PRT1_DR
UART_rx__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
UART_rx__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
UART_rx__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
UART_rx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
UART_rx__0__HSIOM_MASK EQU 0x000F0000
UART_rx__0__HSIOM_SHIFT EQU 16
UART_rx__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
UART_rx__0__INTR EQU CYREG_GPIO_PRT1_INTR
UART_rx__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
UART_rx__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
UART_rx__0__MASK EQU 0x10
UART_rx__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
UART_rx__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
UART_rx__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
UART_rx__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
UART_rx__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
UART_rx__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
UART_rx__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
UART_rx__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
UART_rx__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
UART_rx__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
UART_rx__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
UART_rx__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
UART_rx__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
UART_rx__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
UART_rx__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
UART_rx__0__PC EQU CYREG_GPIO_PRT1_PC
UART_rx__0__PC2 EQU CYREG_GPIO_PRT1_PC2
UART_rx__0__PORT EQU 1
UART_rx__0__PS EQU CYREG_GPIO_PRT1_PS
UART_rx__0__SHIFT EQU 4
UART_rx__DR EQU CYREG_GPIO_PRT1_DR
UART_rx__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
UART_rx__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
UART_rx__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
UART_rx__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
UART_rx__INTR EQU CYREG_GPIO_PRT1_INTR
UART_rx__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
UART_rx__INTSTAT EQU CYREG_GPIO_PRT1_INTR
UART_rx__MASK EQU 0x10
UART_rx__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
UART_rx__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
UART_rx__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
UART_rx__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
UART_rx__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
UART_rx__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
UART_rx__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
UART_rx__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
UART_rx__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
UART_rx__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
UART_rx__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
UART_rx__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
UART_rx__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
UART_rx__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
UART_rx__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
UART_rx__PC EQU CYREG_GPIO_PRT1_PC
UART_rx__PC2 EQU CYREG_GPIO_PRT1_PC2
UART_rx__PORT EQU 1
UART_rx__PS EQU CYREG_GPIO_PRT1_PS
UART_rx__SHIFT EQU 4

/* UART_RX_ISR */
UART_RX_ISR__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
UART_RX_ISR__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
UART_RX_ISR__INTC_MASK EQU 0x200
UART_RX_ISR__INTC_NUMBER EQU 9
UART_RX_ISR__INTC_PRIOR_MASK EQU 0xC000
UART_RX_ISR__INTC_PRIOR_NUM EQU 3
UART_RX_ISR__INTC_PRIOR_REG EQU CYREG_CM0_IPR2
UART_RX_ISR__INTC_SET_EN_REG EQU CYREG_CM0_ISER
UART_RX_ISR__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* UART_SCB */
UART_SCB__CTRL EQU CYREG_SCB0_CTRL
UART_SCB__EZ_DATA0 EQU CYREG_SCB0_EZ_DATA0
UART_SCB__EZ_DATA1 EQU CYREG_SCB0_EZ_DATA1
UART_SCB__EZ_DATA10 EQU CYREG_SCB0_EZ_DATA10
UART_SCB__EZ_DATA11 EQU CYREG_SCB0_EZ_DATA11
UART_SCB__EZ_DATA12 EQU CYREG_SCB0_EZ_DATA12
UART_SCB__EZ_DATA13 EQU CYREG_SCB0_EZ_DATA13
UART_SCB__EZ_DATA14 EQU CYREG_SCB0_EZ_DATA14
UART_SCB__EZ_DATA15 EQU CYREG_SCB0_EZ_DATA15
UART_SCB__EZ_DATA16 EQU CYREG_SCB0_EZ_DATA16
UART_SCB__EZ_DATA17 EQU CYREG_SCB0_EZ_DATA17
UART_SCB__EZ_DATA18 EQU CYREG_SCB0_EZ_DATA18
UART_SCB__EZ_DATA19 EQU CYREG_SCB0_EZ_DATA19
UART_SCB__EZ_DATA2 EQU CYREG_SCB0_EZ_DATA2
UART_SCB__EZ_DATA20 EQU CYREG_SCB0_EZ_DATA20
UART_SCB__EZ_DATA21 EQU CYREG_SCB0_EZ_DATA21
UART_SCB__EZ_DATA22 EQU CYREG_SCB0_EZ_DATA22
UART_SCB__EZ_DATA23 EQU CYREG_SCB0_EZ_DATA23
UART_SCB__EZ_DATA24 EQU CYREG_SCB0_EZ_DATA24
UART_SCB__EZ_DATA25 EQU CYREG_SCB0_EZ_DATA25
UART_SCB__EZ_DATA26 EQU CYREG_SCB0_EZ_DATA26
UART_SCB__EZ_DATA27 EQU CYREG_SCB0_EZ_DATA27
UART_SCB__EZ_DATA28 EQU CYREG_SCB0_EZ_DATA28
UART_SCB__EZ_DATA29 EQU CYREG_SCB0_EZ_DATA29
UART_SCB__EZ_DATA3 EQU CYREG_SCB0_EZ_DATA3
UART_SCB__EZ_DATA30 EQU CYREG_SCB0_EZ_DATA30
UART_SCB__EZ_DATA31 EQU CYREG_SCB0_EZ_DATA31
UART_SCB__EZ_DATA4 EQU CYREG_SCB0_EZ_DATA4
UART_SCB__EZ_DATA5 EQU CYREG_SCB0_EZ_DATA5
UART_SCB__EZ_DATA6 EQU CYREG_SCB0_EZ_DATA6
UART_SCB__EZ_DATA7 EQU CYREG_SCB0_EZ_DATA7
UART_SCB__EZ_DATA8 EQU CYREG_SCB0_EZ_DATA8
UART_SCB__EZ_DATA9 EQU CYREG_SCB0_EZ_DATA9
UART_SCB__I2C_CFG EQU CYREG_SCB0_I2C_CFG
UART_SCB__I2C_CTRL EQU CYREG_SCB0_I2C_CTRL
UART_SCB__I2C_M_CMD EQU CYREG_SCB0_I2C_M_CMD
UART_SCB__I2C_S_CMD EQU CYREG_SCB0_I2C_S_CMD
UART_SCB__I2C_STATUS EQU CYREG_SCB0_I2C_STATUS
UART_SCB__INTR_CAUSE EQU CYREG_SCB0_INTR_CAUSE
UART_SCB__INTR_I2C_EC EQU CYREG_SCB0_INTR_I2C_EC
UART_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB0_INTR_I2C_EC_MASK
UART_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB0_INTR_I2C_EC_MASKED
UART_SCB__INTR_M EQU CYREG_SCB0_INTR_M
UART_SCB__INTR_M_MASK EQU CYREG_SCB0_INTR_M_MASK
UART_SCB__INTR_M_MASKED EQU CYREG_SCB0_INTR_M_MASKED
UART_SCB__INTR_M_SET EQU CYREG_SCB0_INTR_M_SET
UART_SCB__INTR_RX EQU CYREG_SCB0_INTR_RX
UART_SCB__INTR_RX_MASK EQU CYREG_SCB0_INTR_RX_MASK
UART_SCB__INTR_RX_MASKED EQU CYREG_SCB0_INTR_RX_MASKED
UART_SCB__INTR_RX_SET EQU CYREG_SCB0_INTR_RX_SET
UART_SCB__INTR_S EQU CYREG_SCB0_INTR_S
UART_SCB__INTR_S_MASK EQU CYREG_SCB0_INTR_S_MASK
UART_SCB__INTR_S_MASKED EQU CYREG_SCB0_INTR_S_MASKED
UART_SCB__INTR_S_SET EQU CYREG_SCB0_INTR_S_SET
UART_SCB__INTR_SPI_EC EQU CYREG_SCB0_INTR_SPI_EC
UART_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB0_INTR_SPI_EC_MASK
UART_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB0_INTR_SPI_EC_MASKED
UART_SCB__INTR_TX EQU CYREG_SCB0_INTR_TX
UART_SCB__INTR_TX_MASK EQU CYREG_SCB0_INTR_TX_MASK
UART_SCB__INTR_TX_MASKED EQU CYREG_SCB0_INTR_TX_MASKED
UART_SCB__INTR_TX_SET EQU CYREG_SCB0_INTR_TX_SET
UART_SCB__RX_CTRL EQU CYREG_SCB0_RX_CTRL
UART_SCB__RX_FIFO_CTRL EQU CYREG_SCB0_RX_FIFO_CTRL
UART_SCB__RX_FIFO_RD EQU CYREG_SCB0_RX_FIFO_RD
UART_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB0_RX_FIFO_RD_SILENT
UART_SCB__RX_FIFO_STATUS EQU CYREG_SCB0_RX_FIFO_STATUS
UART_SCB__RX_MATCH EQU CYREG_SCB0_RX_MATCH
UART_SCB__SPI_CTRL EQU CYREG_SCB0_SPI_CTRL
UART_SCB__SPI_STATUS EQU CYREG_SCB0_SPI_STATUS
UART_SCB__SS0_POSISTION EQU 0
UART_SCB__SS1_POSISTION EQU 1
UART_SCB__SS2_POSISTION EQU 2
UART_SCB__SS3_POSISTION EQU 3
UART_SCB__STATUS EQU CYREG_SCB0_STATUS
UART_SCB__TX_CTRL EQU CYREG_SCB0_TX_CTRL
UART_SCB__TX_FIFO_CTRL EQU CYREG_SCB0_TX_FIFO_CTRL
UART_SCB__TX_FIFO_STATUS EQU CYREG_SCB0_TX_FIFO_STATUS
UART_SCB__TX_FIFO_WR EQU CYREG_SCB0_TX_FIFO_WR
UART_SCB__UART_CTRL EQU CYREG_SCB0_UART_CTRL
UART_SCB__UART_FLOW_CTRL EQU CYREG_SCB0_UART_FLOW_CTRL
UART_SCB__UART_RX_CTRL EQU CYREG_SCB0_UART_RX_CTRL
UART_SCB__UART_RX_STATUS EQU CYREG_SCB0_UART_RX_STATUS
UART_SCB__UART_TX_CTRL EQU CYREG_SCB0_UART_TX_CTRL

/* UART_SCBCLK */
UART_SCBCLK__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL1
UART_SCBCLK__DIV_ID EQU 0x00000040
UART_SCBCLK__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL0
UART_SCBCLK__PA_DIV_ID EQU 0x000000FF

/* UART_tx */
UART_tx__0__DR EQU CYREG_GPIO_PRT1_DR
UART_tx__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
UART_tx__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
UART_tx__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
UART_tx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
UART_tx__0__HSIOM_MASK EQU 0x00F00000
UART_tx__0__HSIOM_SHIFT EQU 20
UART_tx__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
UART_tx__0__INTR EQU CYREG_GPIO_PRT1_INTR
UART_tx__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
UART_tx__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
UART_tx__0__MASK EQU 0x20
UART_tx__0__OUT_SEL EQU CYREG_UDB_PA1_CFG10
UART_tx__0__OUT_SEL_SHIFT EQU 10
UART_tx__0__OUT_SEL_VAL EQU -1
UART_tx__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
UART_tx__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
UART_tx__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
UART_tx__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
UART_tx__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
UART_tx__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
UART_tx__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
UART_tx__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
UART_tx__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
UART_tx__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
UART_tx__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
UART_tx__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
UART_tx__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
UART_tx__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
UART_tx__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
UART_tx__0__PC EQU CYREG_GPIO_PRT1_PC
UART_tx__0__PC2 EQU CYREG_GPIO_PRT1_PC2
UART_tx__0__PORT EQU 1
UART_tx__0__PS EQU CYREG_GPIO_PRT1_PS
UART_tx__0__SHIFT EQU 5
UART_tx__DR EQU CYREG_GPIO_PRT1_DR
UART_tx__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
UART_tx__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
UART_tx__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
UART_tx__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
UART_tx__INTR EQU CYREG_GPIO_PRT1_INTR
UART_tx__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
UART_tx__INTSTAT EQU CYREG_GPIO_PRT1_INTR
UART_tx__MASK EQU 0x20
UART_tx__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
UART_tx__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
UART_tx__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
UART_tx__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
UART_tx__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
UART_tx__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
UART_tx__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
UART_tx__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
UART_tx__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
UART_tx__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
UART_tx__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
UART_tx__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
UART_tx__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
UART_tx__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
UART_tx__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
UART_tx__PC EQU CYREG_GPIO_PRT1_PC
UART_tx__PC2 EQU CYREG_GPIO_PRT1_PC2
UART_tx__PORT EQU 1
UART_tx__PS EQU CYREG_GPIO_PRT1_PS
UART_tx__SHIFT EQU 5

/* Debug */
Debug__0__DR EQU CYREG_GPIO_PRT3_DR
Debug__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
Debug__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
Debug__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
Debug__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
Debug__0__HSIOM_MASK EQU 0x0000F000
Debug__0__HSIOM_SHIFT EQU 12
Debug__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
Debug__0__INTR EQU CYREG_GPIO_PRT3_INTR
Debug__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
Debug__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
Debug__0__MASK EQU 0x08
Debug__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Debug__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Debug__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Debug__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Debug__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Debug__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Debug__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Debug__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Debug__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Debug__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Debug__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Debug__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Debug__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Debug__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Debug__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Debug__0__PC EQU CYREG_GPIO_PRT3_PC
Debug__0__PC2 EQU CYREG_GPIO_PRT3_PC2
Debug__0__PORT EQU 3
Debug__0__PS EQU CYREG_GPIO_PRT3_PS
Debug__0__SHIFT EQU 3
Debug__DR EQU CYREG_GPIO_PRT3_DR
Debug__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
Debug__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
Debug__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
Debug__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
Debug__INTR EQU CYREG_GPIO_PRT3_INTR
Debug__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
Debug__INTSTAT EQU CYREG_GPIO_PRT3_INTR
Debug__MASK EQU 0x08
Debug__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Debug__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Debug__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Debug__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Debug__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Debug__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Debug__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Debug__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Debug__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Debug__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Debug__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Debug__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Debug__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Debug__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Debug__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Debug__PC EQU CYREG_GPIO_PRT3_PC
Debug__PC2 EQU CYREG_GPIO_PRT3_PC2
Debug__PORT EQU 3
Debug__PS EQU CYREG_GPIO_PRT3_PS
Debug__SHIFT EQU 3

/* Pin_Red */
Pin_Red__0__DR EQU CYREG_GPIO_PRT2_DR
Pin_Red__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
Pin_Red__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
Pin_Red__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
Pin_Red__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Pin_Red__0__HSIOM_MASK EQU 0x0F000000
Pin_Red__0__HSIOM_SHIFT EQU 24
Pin_Red__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
Pin_Red__0__INTR EQU CYREG_GPIO_PRT2_INTR
Pin_Red__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
Pin_Red__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
Pin_Red__0__MASK EQU 0x40
Pin_Red__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Pin_Red__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Pin_Red__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Pin_Red__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Pin_Red__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Pin_Red__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Pin_Red__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Pin_Red__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Pin_Red__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Pin_Red__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Pin_Red__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Pin_Red__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Pin_Red__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Pin_Red__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Pin_Red__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Pin_Red__0__PC EQU CYREG_GPIO_PRT2_PC
Pin_Red__0__PC2 EQU CYREG_GPIO_PRT2_PC2
Pin_Red__0__PORT EQU 2
Pin_Red__0__PS EQU CYREG_GPIO_PRT2_PS
Pin_Red__0__SHIFT EQU 6
Pin_Red__DR EQU CYREG_GPIO_PRT2_DR
Pin_Red__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
Pin_Red__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
Pin_Red__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
Pin_Red__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
Pin_Red__INTR EQU CYREG_GPIO_PRT2_INTR
Pin_Red__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
Pin_Red__INTSTAT EQU CYREG_GPIO_PRT2_INTR
Pin_Red__MASK EQU 0x40
Pin_Red__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Pin_Red__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Pin_Red__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Pin_Red__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Pin_Red__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Pin_Red__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Pin_Red__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Pin_Red__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Pin_Red__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Pin_Red__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Pin_Red__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Pin_Red__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Pin_Red__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Pin_Red__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Pin_Red__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Pin_Red__PC EQU CYREG_GPIO_PRT2_PC
Pin_Red__PC2 EQU CYREG_GPIO_PRT2_PC2
Pin_Red__PORT EQU 2
Pin_Red__PS EQU CYREG_GPIO_PRT2_PS
Pin_Red__SHIFT EQU 6

/* Pin_SW2 */
Pin_SW2__0__DR EQU CYREG_GPIO_PRT2_DR
Pin_SW2__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
Pin_SW2__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
Pin_SW2__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
Pin_SW2__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Pin_SW2__0__HSIOM_MASK EQU 0xF0000000
Pin_SW2__0__HSIOM_SHIFT EQU 28
Pin_SW2__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
Pin_SW2__0__INTR EQU CYREG_GPIO_PRT2_INTR
Pin_SW2__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
Pin_SW2__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
Pin_SW2__0__MASK EQU 0x80
Pin_SW2__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Pin_SW2__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Pin_SW2__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Pin_SW2__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Pin_SW2__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Pin_SW2__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Pin_SW2__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Pin_SW2__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Pin_SW2__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Pin_SW2__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Pin_SW2__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Pin_SW2__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Pin_SW2__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Pin_SW2__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Pin_SW2__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Pin_SW2__0__PC EQU CYREG_GPIO_PRT2_PC
Pin_SW2__0__PC2 EQU CYREG_GPIO_PRT2_PC2
Pin_SW2__0__PORT EQU 2
Pin_SW2__0__PS EQU CYREG_GPIO_PRT2_PS
Pin_SW2__0__SHIFT EQU 7
Pin_SW2__DR EQU CYREG_GPIO_PRT2_DR
Pin_SW2__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
Pin_SW2__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
Pin_SW2__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
Pin_SW2__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
Pin_SW2__INTR EQU CYREG_GPIO_PRT2_INTR
Pin_SW2__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
Pin_SW2__INTSTAT EQU CYREG_GPIO_PRT2_INTR
Pin_SW2__MASK EQU 0x80
Pin_SW2__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Pin_SW2__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Pin_SW2__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Pin_SW2__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Pin_SW2__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Pin_SW2__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Pin_SW2__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Pin_SW2__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Pin_SW2__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Pin_SW2__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Pin_SW2__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Pin_SW2__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Pin_SW2__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Pin_SW2__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Pin_SW2__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Pin_SW2__PC EQU CYREG_GPIO_PRT2_PC
Pin_SW2__PC2 EQU CYREG_GPIO_PRT2_PC2
Pin_SW2__PORT EQU 2
Pin_SW2__PS EQU CYREG_GPIO_PRT2_PS
Pin_SW2__SHIFT EQU 7
Pin_SW2__SNAP EQU CYREG_GPIO_PRT2_INTR

/* Pin_Green */
Pin_Green__0__DR EQU CYREG_GPIO_PRT3_DR
Pin_Green__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
Pin_Green__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
Pin_Green__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
Pin_Green__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
Pin_Green__0__HSIOM_MASK EQU 0x0F000000
Pin_Green__0__HSIOM_SHIFT EQU 24
Pin_Green__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
Pin_Green__0__INTR EQU CYREG_GPIO_PRT3_INTR
Pin_Green__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
Pin_Green__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
Pin_Green__0__MASK EQU 0x40
Pin_Green__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Pin_Green__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Pin_Green__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Pin_Green__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Pin_Green__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Pin_Green__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Pin_Green__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Pin_Green__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Pin_Green__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Pin_Green__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Pin_Green__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Pin_Green__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Pin_Green__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Pin_Green__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Pin_Green__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Pin_Green__0__PC EQU CYREG_GPIO_PRT3_PC
Pin_Green__0__PC2 EQU CYREG_GPIO_PRT3_PC2
Pin_Green__0__PORT EQU 3
Pin_Green__0__PS EQU CYREG_GPIO_PRT3_PS
Pin_Green__0__SHIFT EQU 6
Pin_Green__DR EQU CYREG_GPIO_PRT3_DR
Pin_Green__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
Pin_Green__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
Pin_Green__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
Pin_Green__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
Pin_Green__INTR EQU CYREG_GPIO_PRT3_INTR
Pin_Green__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
Pin_Green__INTSTAT EQU CYREG_GPIO_PRT3_INTR
Pin_Green__MASK EQU 0x40
Pin_Green__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Pin_Green__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Pin_Green__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Pin_Green__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Pin_Green__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Pin_Green__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Pin_Green__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Pin_Green__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Pin_Green__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Pin_Green__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Pin_Green__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Pin_Green__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Pin_Green__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Pin_Green__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Pin_Green__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Pin_Green__PC EQU CYREG_GPIO_PRT3_PC
Pin_Green__PC2 EQU CYREG_GPIO_PRT3_PC2
Pin_Green__PORT EQU 3
Pin_Green__PS EQU CYREG_GPIO_PRT3_PS
Pin_Green__SHIFT EQU 6

/* pin_SW2_int */
pin_SW2_int__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
pin_SW2_int__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
pin_SW2_int__INTC_MASK EQU 0x04
pin_SW2_int__INTC_NUMBER EQU 2
pin_SW2_int__INTC_PRIOR_MASK EQU 0xC00000
pin_SW2_int__INTC_PRIOR_NUM EQU 3
pin_SW2_int__INTC_PRIOR_REG EQU CYREG_CM0_IPR0
pin_SW2_int__INTC_SET_EN_REG EQU CYREG_CM0_ISER
pin_SW2_int__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* Miscellaneous */
CYDEV_BCLK__HFCLK__HZ EQU 24000000
CYDEV_BCLK__HFCLK__KHZ EQU 24000
CYDEV_BCLK__HFCLK__MHZ EQU 24
CYDEV_BCLK__SYSCLK__HZ EQU 24000000
CYDEV_BCLK__SYSCLK__KHZ EQU 24000
CYDEV_BCLK__SYSCLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PANTHER EQU 18
CYDEV_CHIP_DIE_PSOC4A EQU 10
CYDEV_CHIP_DIE_PSOC5LP EQU 17
CYDEV_CHIP_DIE_TMA4 EQU 2
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x0E34119E
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 10
CYDEV_CHIP_MEMBER_4C EQU 15
CYDEV_CHIP_MEMBER_4D EQU 6
CYDEV_CHIP_MEMBER_4E EQU 4
CYDEV_CHIP_MEMBER_4F EQU 11
CYDEV_CHIP_MEMBER_4G EQU 2
CYDEV_CHIP_MEMBER_4H EQU 9
CYDEV_CHIP_MEMBER_4I EQU 14
CYDEV_CHIP_MEMBER_4J EQU 7
CYDEV_CHIP_MEMBER_4K EQU 8
CYDEV_CHIP_MEMBER_4L EQU 13
CYDEV_CHIP_MEMBER_4M EQU 12
CYDEV_CHIP_MEMBER_4N EQU 5
CYDEV_CHIP_MEMBER_4U EQU 3
CYDEV_CHIP_MEMBER_5A EQU 17
CYDEV_CHIP_MEMBER_5B EQU 16
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4F
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4C_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4F_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DFT_SELECT_CLK0 EQU 10
CYDEV_DFT_SELECT_CLK1 EQU 11
CYDEV_HEAP_SIZE EQU 0x0100
CYDEV_IMO_TRIMMED_BY_USB EQU 0
CYDEV_IMO_TRIMMED_BY_WCO EQU 0
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_STACK_SIZE EQU 0x0400
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDR_MV EQU 3300
CYDEV_WDT_GENERATE_ISR EQU 0
CYIPBLOCK_m0s8bless_VERSION EQU 1
CYIPBLOCK_m0s8cpussv2_VERSION EQU 1
CYIPBLOCK_m0s8csd_VERSION EQU 1
CYIPBLOCK_m0s8ioss_VERSION EQU 1
CYIPBLOCK_m0s8lcd_VERSION EQU 2
CYIPBLOCK_m0s8lpcomp_VERSION EQU 2
CYIPBLOCK_m0s8peri_VERSION EQU 1
CYIPBLOCK_m0s8scb_VERSION EQU 2
CYIPBLOCK_m0s8srssv2_VERSION EQU 1
CYIPBLOCK_m0s8tcpwm_VERSION EQU 2
CYIPBLOCK_m0s8udbif_VERSION EQU 1
CYIPBLOCK_s8pass4al_VERSION EQU 1
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
