#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sun Nov 28 11:51:46 2021
# Process ID: 16900
# Current directory: C:/Users/JerryYang/Documents/GitHub/ComputerSystem/LogicDesign/Experiment/Exp3/memory_w_r/memory_w_r.runs/synth_1
# Command line: vivado.exe -log memory_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source memory_top.tcl
# Log file: C:/Users/JerryYang/Documents/GitHub/ComputerSystem/LogicDesign/Experiment/Exp3/memory_w_r/memory_w_r.runs/synth_1/memory_top.vds
# Journal file: C:/Users/JerryYang/Documents/GitHub/ComputerSystem/LogicDesign/Experiment/Exp3/memory_w_r/memory_w_r.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source memory_top.tcl -notrace
Command: synth_design -top memory_top -part xc7a100tfgg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 2344 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 476.863 ; gain = 102.184
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'memory_top' [C:/Users/JerryYang/Documents/GitHub/ComputerSystem/LogicDesign/Experiment/Exp3/memory_w_r/memory_w_r.srcs/sources_1/imports/Exp3/memory_top.v:1]
INFO: [Synth 8-6157] synthesizing module 'state_work' [C:/Users/JerryYang/Documents/GitHub/ComputerSystem/LogicDesign/Experiment/Exp3/memory_w_r/memory_w_r.srcs/sources_1/imports/Exp3/state_work.v:1]
INFO: [Synth 8-6155] done synthesizing module 'state_work' (1#1) [C:/Users/JerryYang/Documents/GitHub/ComputerSystem/LogicDesign/Experiment/Exp3/memory_w_r/memory_w_r.srcs/sources_1/imports/Exp3/state_work.v:1]
INFO: [Synth 8-6157] synthesizing module 'clk_div' [C:/Users/JerryYang/Documents/GitHub/ComputerSystem/LogicDesign/Experiment/Exp3/memory_w_r/memory_w_r.runs/synth_1/.Xil/Vivado-16900-LAPTOP-GOHVDH8E/realtime/clk_div_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_div' (2#1) [C:/Users/JerryYang/Documents/GitHub/ComputerSystem/LogicDesign/Experiment/Exp3/memory_w_r/memory_w_r.runs/synth_1/.Xil/Vivado-16900-LAPTOP-GOHVDH8E/realtime/clk_div_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'clk_div_final' [C:/Users/JerryYang/Documents/GitHub/ComputerSystem/LogicDesign/Experiment/Exp3/memory_w_r/memory_w_r.srcs/sources_1/imports/Exp3/clk_div_final.v:1]
	Parameter CNT_MAX bound to: 3 - type: integer 
	Parameter CNT_ZEROS bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clk_div_final' (3#1) [C:/Users/JerryYang/Documents/GitHub/ComputerSystem/LogicDesign/Experiment/Exp3/memory_w_r/memory_w_r.srcs/sources_1/imports/Exp3/clk_div_final.v:1]
INFO: [Synth 8-6157] synthesizing module 'memory_w_r' [C:/Users/JerryYang/Documents/GitHub/ComputerSystem/LogicDesign/Experiment/Exp3/memory_w_r/memory_w_r.srcs/sources_1/imports/Exp3/memory_w_r.v:1]
	Parameter CNT_CLK_MAX bound to: 4'b1111 
INFO: [Synth 8-6155] done synthesizing module 'memory_w_r' (4#1) [C:/Users/JerryYang/Documents/GitHub/ComputerSystem/LogicDesign/Experiment/Exp3/memory_w_r/memory_w_r.srcs/sources_1/imports/Exp3/memory_w_r.v:1]
INFO: [Synth 8-6157] synthesizing module 'led_mem' [C:/Users/JerryYang/Documents/GitHub/ComputerSystem/LogicDesign/Experiment/Exp3/memory_w_r/memory_w_r.runs/synth_1/.Xil/Vivado-16900-LAPTOP-GOHVDH8E/realtime/led_mem_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'led_mem' (5#1) [C:/Users/JerryYang/Documents/GitHub/ComputerSystem/LogicDesign/Experiment/Exp3/memory_w_r/memory_w_r.runs/synth_1/.Xil/Vivado-16900-LAPTOP-GOHVDH8E/realtime/led_mem_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'memory_top' (6#1) [C:/Users/JerryYang/Documents/GitHub/ComputerSystem/LogicDesign/Experiment/Exp3/memory_w_r/memory_w_r.srcs/sources_1/imports/Exp3/memory_top.v:1]
WARNING: [Synth 8-3331] design state_work has unconnected port clk
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 533.137 ; gain = 158.457
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 533.137 ; gain = 158.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 533.137 ; gain = 158.457
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tfgg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/JerryYang/Documents/GitHub/ComputerSystem/LogicDesign/Experiment/Exp3/memory_w_r/memory_w_r.srcs/sources_1/ip/clk_div/clk_div/clk_div_in_context.xdc] for cell 'u_clk_div'
Finished Parsing XDC File [c:/Users/JerryYang/Documents/GitHub/ComputerSystem/LogicDesign/Experiment/Exp3/memory_w_r/memory_w_r.srcs/sources_1/ip/clk_div/clk_div/clk_div_in_context.xdc] for cell 'u_clk_div'
Parsing XDC File [c:/Users/JerryYang/Documents/GitHub/ComputerSystem/LogicDesign/Experiment/Exp3/memory_w_r/memory_w_r.srcs/sources_1/ip/led_mem/led_mem/led_mem_in_context.xdc] for cell 'u_led_mem'
Finished Parsing XDC File [c:/Users/JerryYang/Documents/GitHub/ComputerSystem/LogicDesign/Experiment/Exp3/memory_w_r/memory_w_r.srcs/sources_1/ip/led_mem/led_mem/led_mem_in_context.xdc] for cell 'u_led_mem'
Parsing XDC File [C:/Users/JerryYang/Documents/GitHub/ComputerSystem/LogicDesign/Experiment/Exp3/memory_w_r/memory_w_r.srcs/constrs_1/new/lab3.xdc]
WARNING: [Vivado 12-507] No nets matched 'button_IBUF'. [C:/Users/JerryYang/Documents/GitHub/ComputerSystem/LogicDesign/Experiment/Exp3/memory_w_r/memory_w_r.srcs/constrs_1/new/lab3.xdc:1]
WARNING: [Vivado 12-584] No ports matched 'switch[2]'. [C:/Users/JerryYang/Documents/GitHub/ComputerSystem/LogicDesign/Experiment/Exp3/memory_w_r/memory_w_r.srcs/constrs_1/new/lab3.xdc:4]
WARNING: [Vivado 12-584] No ports matched 'switch[1]'. [C:/Users/JerryYang/Documents/GitHub/ComputerSystem/LogicDesign/Experiment/Exp3/memory_w_r/memory_w_r.srcs/constrs_1/new/lab3.xdc:5]
WARNING: [Vivado 12-584] No ports matched 'switch[0]'. [C:/Users/JerryYang/Documents/GitHub/ComputerSystem/LogicDesign/Experiment/Exp3/memory_w_r/memory_w_r.srcs/constrs_1/new/lab3.xdc:6]
WARNING: [Vivado 12-584] No ports matched 'enable[2]'. [C:/Users/JerryYang/Documents/GitHub/ComputerSystem/LogicDesign/Experiment/Exp3/memory_w_r/memory_w_r.srcs/constrs_1/new/lab3.xdc:15]
WARNING: [Vivado 12-584] No ports matched 'enable[1]'. [C:/Users/JerryYang/Documents/GitHub/ComputerSystem/LogicDesign/Experiment/Exp3/memory_w_r/memory_w_r.srcs/constrs_1/new/lab3.xdc:16]
WARNING: [Vivado 12-584] No ports matched 'enable[0]'. [C:/Users/JerryYang/Documents/GitHub/ComputerSystem/LogicDesign/Experiment/Exp3/memory_w_r/memory_w_r.srcs/constrs_1/new/lab3.xdc:17]
WARNING: [Vivado 12-584] No ports matched 'enable[0]'. [C:/Users/JerryYang/Documents/GitHub/ComputerSystem/LogicDesign/Experiment/Exp3/memory_w_r/memory_w_r.srcs/constrs_1/new/lab3.xdc:20]
WARNING: [Vivado 12-584] No ports matched 'enable[1]'. [C:/Users/JerryYang/Documents/GitHub/ComputerSystem/LogicDesign/Experiment/Exp3/memory_w_r/memory_w_r.srcs/constrs_1/new/lab3.xdc:21]
WARNING: [Vivado 12-584] No ports matched 'enable[2]'. [C:/Users/JerryYang/Documents/GitHub/ComputerSystem/LogicDesign/Experiment/Exp3/memory_w_r/memory_w_r.srcs/constrs_1/new/lab3.xdc:22]
WARNING: [Vivado 12-584] No ports matched 'switch[0]'. [C:/Users/JerryYang/Documents/GitHub/ComputerSystem/LogicDesign/Experiment/Exp3/memory_w_r/memory_w_r.srcs/constrs_1/new/lab3.xdc:31]
WARNING: [Vivado 12-584] No ports matched 'switch[1]'. [C:/Users/JerryYang/Documents/GitHub/ComputerSystem/LogicDesign/Experiment/Exp3/memory_w_r/memory_w_r.srcs/constrs_1/new/lab3.xdc:32]
WARNING: [Vivado 12-584] No ports matched 'switch[2]'. [C:/Users/JerryYang/Documents/GitHub/ComputerSystem/LogicDesign/Experiment/Exp3/memory_w_r/memory_w_r.srcs/constrs_1/new/lab3.xdc:33]
Finished Parsing XDC File [C:/Users/JerryYang/Documents/GitHub/ComputerSystem/LogicDesign/Experiment/Exp3/memory_w_r/memory_w_r.srcs/constrs_1/new/lab3.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/JerryYang/Documents/GitHub/ComputerSystem/LogicDesign/Experiment/Exp3/memory_w_r/memory_w_r.srcs/constrs_1/new/lab3.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/memory_top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/JerryYang/Documents/GitHub/ComputerSystem/LogicDesign/Experiment/Exp3/memory_w_r/memory_w_r.srcs/constrs_1/new/lab3.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/memory_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/memory_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 864.668 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 864.668 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 864.668 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 864.668 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 864.668 ; gain = 489.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tfgg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 864.668 ; gain = 489.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk. (constraint file  c:/Users/JerryYang/Documents/GitHub/ComputerSystem/LogicDesign/Experiment/Exp3/memory_w_r/memory_w_r.srcs/sources_1/ip/clk_div/clk_div/clk_div_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk. (constraint file  c:/Users/JerryYang/Documents/GitHub/ComputerSystem/LogicDesign/Experiment/Exp3/memory_w_r/memory_w_r.srcs/sources_1/ip/clk_div/clk_div/clk_div_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for u_clk_div. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_led_mem. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 864.668 ; gain = 489.988
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'work_tmp_reg' [C:/Users/JerryYang/Documents/GitHub/ComputerSystem/LogicDesign/Experiment/Exp3/memory_w_r/memory_w_r.srcs/sources_1/imports/Exp3/state_work.v:9]
WARNING: [Synth 8-327] inferring latch for variable 'write_reg_reg' [C:/Users/JerryYang/Documents/GitHub/ComputerSystem/LogicDesign/Experiment/Exp3/memory_w_r/memory_w_r.srcs/sources_1/imports/Exp3/memory_w_r.v:25]
WARNING: [Synth 8-327] inferring latch for variable 'data_write_reg[15]' [C:/Users/JerryYang/Documents/GitHub/ComputerSystem/LogicDesign/Experiment/Exp3/memory_w_r/memory_w_r.srcs/sources_1/imports/Exp3/memory_w_r.v:34]
WARNING: [Synth 8-327] inferring latch for variable 'data_write_reg[14]' [C:/Users/JerryYang/Documents/GitHub/ComputerSystem/LogicDesign/Experiment/Exp3/memory_w_r/memory_w_r.srcs/sources_1/imports/Exp3/memory_w_r.v:34]
WARNING: [Synth 8-327] inferring latch for variable 'data_write_reg[13]' [C:/Users/JerryYang/Documents/GitHub/ComputerSystem/LogicDesign/Experiment/Exp3/memory_w_r/memory_w_r.srcs/sources_1/imports/Exp3/memory_w_r.v:34]
WARNING: [Synth 8-327] inferring latch for variable 'data_write_reg[12]' [C:/Users/JerryYang/Documents/GitHub/ComputerSystem/LogicDesign/Experiment/Exp3/memory_w_r/memory_w_r.srcs/sources_1/imports/Exp3/memory_w_r.v:34]
WARNING: [Synth 8-327] inferring latch for variable 'data_write_reg[11]' [C:/Users/JerryYang/Documents/GitHub/ComputerSystem/LogicDesign/Experiment/Exp3/memory_w_r/memory_w_r.srcs/sources_1/imports/Exp3/memory_w_r.v:34]
WARNING: [Synth 8-327] inferring latch for variable 'data_write_reg[10]' [C:/Users/JerryYang/Documents/GitHub/ComputerSystem/LogicDesign/Experiment/Exp3/memory_w_r/memory_w_r.srcs/sources_1/imports/Exp3/memory_w_r.v:34]
WARNING: [Synth 8-327] inferring latch for variable 'data_write_reg[9]' [C:/Users/JerryYang/Documents/GitHub/ComputerSystem/LogicDesign/Experiment/Exp3/memory_w_r/memory_w_r.srcs/sources_1/imports/Exp3/memory_w_r.v:34]
WARNING: [Synth 8-327] inferring latch for variable 'data_write_reg[8]' [C:/Users/JerryYang/Documents/GitHub/ComputerSystem/LogicDesign/Experiment/Exp3/memory_w_r/memory_w_r.srcs/sources_1/imports/Exp3/memory_w_r.v:34]
WARNING: [Synth 8-327] inferring latch for variable 'data_write_reg[7]' [C:/Users/JerryYang/Documents/GitHub/ComputerSystem/LogicDesign/Experiment/Exp3/memory_w_r/memory_w_r.srcs/sources_1/imports/Exp3/memory_w_r.v:34]
WARNING: [Synth 8-327] inferring latch for variable 'data_write_reg[6]' [C:/Users/JerryYang/Documents/GitHub/ComputerSystem/LogicDesign/Experiment/Exp3/memory_w_r/memory_w_r.srcs/sources_1/imports/Exp3/memory_w_r.v:34]
WARNING: [Synth 8-327] inferring latch for variable 'data_write_reg[5]' [C:/Users/JerryYang/Documents/GitHub/ComputerSystem/LogicDesign/Experiment/Exp3/memory_w_r/memory_w_r.srcs/sources_1/imports/Exp3/memory_w_r.v:34]
WARNING: [Synth 8-327] inferring latch for variable 'data_write_reg[4]' [C:/Users/JerryYang/Documents/GitHub/ComputerSystem/LogicDesign/Experiment/Exp3/memory_w_r/memory_w_r.srcs/sources_1/imports/Exp3/memory_w_r.v:34]
WARNING: [Synth 8-327] inferring latch for variable 'data_write_reg[3]' [C:/Users/JerryYang/Documents/GitHub/ComputerSystem/LogicDesign/Experiment/Exp3/memory_w_r/memory_w_r.srcs/sources_1/imports/Exp3/memory_w_r.v:34]
WARNING: [Synth 8-327] inferring latch for variable 'data_write_reg[2]' [C:/Users/JerryYang/Documents/GitHub/ComputerSystem/LogicDesign/Experiment/Exp3/memory_w_r/memory_w_r.srcs/sources_1/imports/Exp3/memory_w_r.v:34]
WARNING: [Synth 8-327] inferring latch for variable 'data_write_reg[1]' [C:/Users/JerryYang/Documents/GitHub/ComputerSystem/LogicDesign/Experiment/Exp3/memory_w_r/memory_w_r.srcs/sources_1/imports/Exp3/memory_w_r.v:34]
WARNING: [Synth 8-327] inferring latch for variable 'data_write_reg[0]' [C:/Users/JerryYang/Documents/GitHub/ComputerSystem/LogicDesign/Experiment/Exp3/memory_w_r/memory_w_r.srcs/sources_1/imports/Exp3/memory_w_r.v:34]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 864.668 ; gain = 489.988
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module clk_div_final 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module memory_w_r 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3886] merging instance 'u_clk_div_final/cnt_reg[2]' (FDC) to 'u_clk_div_final/cnt_reg[31]'
INFO: [Synth 8-3886] merging instance 'u_clk_div_final/cnt_reg[3]' (FDC) to 'u_clk_div_final/cnt_reg[31]'
INFO: [Synth 8-3886] merging instance 'u_clk_div_final/cnt_reg[4]' (FDC) to 'u_clk_div_final/cnt_reg[31]'
INFO: [Synth 8-3886] merging instance 'u_clk_div_final/cnt_reg[5]' (FDC) to 'u_clk_div_final/cnt_reg[31]'
INFO: [Synth 8-3886] merging instance 'u_clk_div_final/cnt_reg[6]' (FDC) to 'u_clk_div_final/cnt_reg[31]'
INFO: [Synth 8-3886] merging instance 'u_clk_div_final/cnt_reg[7]' (FDC) to 'u_clk_div_final/cnt_reg[31]'
INFO: [Synth 8-3886] merging instance 'u_clk_div_final/cnt_reg[8]' (FDC) to 'u_clk_div_final/cnt_reg[31]'
INFO: [Synth 8-3886] merging instance 'u_clk_div_final/cnt_reg[9]' (FDC) to 'u_clk_div_final/cnt_reg[31]'
INFO: [Synth 8-3886] merging instance 'u_clk_div_final/cnt_reg[10]' (FDC) to 'u_clk_div_final/cnt_reg[31]'
INFO: [Synth 8-3886] merging instance 'u_clk_div_final/cnt_reg[11]' (FDC) to 'u_clk_div_final/cnt_reg[31]'
INFO: [Synth 8-3886] merging instance 'u_clk_div_final/cnt_reg[12]' (FDC) to 'u_clk_div_final/cnt_reg[31]'
INFO: [Synth 8-3886] merging instance 'u_clk_div_final/cnt_reg[13]' (FDC) to 'u_clk_div_final/cnt_reg[31]'
INFO: [Synth 8-3886] merging instance 'u_clk_div_final/cnt_reg[14]' (FDC) to 'u_clk_div_final/cnt_reg[31]'
INFO: [Synth 8-3886] merging instance 'u_clk_div_final/cnt_reg[15]' (FDC) to 'u_clk_div_final/cnt_reg[31]'
INFO: [Synth 8-3886] merging instance 'u_clk_div_final/cnt_reg[16]' (FDC) to 'u_clk_div_final/cnt_reg[31]'
INFO: [Synth 8-3886] merging instance 'u_clk_div_final/cnt_reg[17]' (FDC) to 'u_clk_div_final/cnt_reg[31]'
INFO: [Synth 8-3886] merging instance 'u_clk_div_final/cnt_reg[18]' (FDC) to 'u_clk_div_final/cnt_reg[31]'
INFO: [Synth 8-3886] merging instance 'u_clk_div_final/cnt_reg[19]' (FDC) to 'u_clk_div_final/cnt_reg[31]'
INFO: [Synth 8-3886] merging instance 'u_clk_div_final/cnt_reg[20]' (FDC) to 'u_clk_div_final/cnt_reg[31]'
INFO: [Synth 8-3886] merging instance 'u_clk_div_final/cnt_reg[21]' (FDC) to 'u_clk_div_final/cnt_reg[31]'
INFO: [Synth 8-3886] merging instance 'u_clk_div_final/cnt_reg[22]' (FDC) to 'u_clk_div_final/cnt_reg[31]'
INFO: [Synth 8-3886] merging instance 'u_clk_div_final/cnt_reg[23]' (FDC) to 'u_clk_div_final/cnt_reg[31]'
INFO: [Synth 8-3886] merging instance 'u_clk_div_final/cnt_reg[24]' (FDC) to 'u_clk_div_final/cnt_reg[31]'
INFO: [Synth 8-3886] merging instance 'u_clk_div_final/cnt_reg[25]' (FDC) to 'u_clk_div_final/cnt_reg[31]'
INFO: [Synth 8-3886] merging instance 'u_clk_div_final/cnt_reg[26]' (FDC) to 'u_clk_div_final/cnt_reg[31]'
INFO: [Synth 8-3886] merging instance 'u_clk_div_final/cnt_reg[27]' (FDC) to 'u_clk_div_final/cnt_reg[31]'
INFO: [Synth 8-3886] merging instance 'u_clk_div_final/cnt_reg[28]' (FDC) to 'u_clk_div_final/cnt_reg[31]'
INFO: [Synth 8-3886] merging instance 'u_clk_div_final/cnt_reg[29]' (FDC) to 'u_clk_div_final/cnt_reg[31]'
INFO: [Synth 8-3886] merging instance 'u_clk_div_final/cnt_reg[30]' (FDC) to 'u_clk_div_final/cnt_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_clk_div_final/cnt_reg[31] )
INFO: [Synth 8-3886] merging instance 'u_memory_w_r/data_write_reg[15][0]' (LD) to 'u_memory_w_r/data_write_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'u_memory_w_r/data_write_reg[14][0]' (LD) to 'u_memory_w_r/data_write_reg[0][15]'
INFO: [Synth 8-3886] merging instance 'u_memory_w_r/data_write_reg[13][0]' (LD) to 'u_memory_w_r/data_write_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'u_memory_w_r/data_write_reg[12][0]' (LD) to 'u_memory_w_r/data_write_reg[0][15]'
INFO: [Synth 8-3886] merging instance 'u_memory_w_r/data_write_reg[11][0]' (LD) to 'u_memory_w_r/data_write_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'u_memory_w_r/data_write_reg[10][0]' (LD) to 'u_memory_w_r/data_write_reg[0][15]'
INFO: [Synth 8-3886] merging instance 'u_memory_w_r/data_write_reg[9][0]' (LD) to 'u_memory_w_r/data_write_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'u_memory_w_r/data_write_reg[8][0]' (LD) to 'u_memory_w_r/data_write_reg[0][15]'
INFO: [Synth 8-3886] merging instance 'u_memory_w_r/data_write_reg[7][0]' (LD) to 'u_memory_w_r/data_write_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'u_memory_w_r/data_write_reg[6][0]' (LD) to 'u_memory_w_r/data_write_reg[0][15]'
INFO: [Synth 8-3886] merging instance 'u_memory_w_r/data_write_reg[5][0]' (LD) to 'u_memory_w_r/data_write_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'u_memory_w_r/data_write_reg[4][0]' (LD) to 'u_memory_w_r/data_write_reg[0][15]'
INFO: [Synth 8-3886] merging instance 'u_memory_w_r/data_write_reg[3][0]' (LD) to 'u_memory_w_r/data_write_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'u_memory_w_r/data_write_reg[2][0]' (LD) to 'u_memory_w_r/data_write_reg[0][15]'
INFO: [Synth 8-3886] merging instance 'u_memory_w_r/data_write_reg[1][0]' (LD) to 'u_memory_w_r/data_write_reg[2][1]'
INFO: [Synth 8-3886] merging instance 'u_memory_w_r/data_write_reg[0][0]' (LD) to 'u_memory_w_r/data_write_reg[0][15]'
INFO: [Synth 8-3886] merging instance 'u_memory_w_r/data_write_reg[15][1]' (LD) to 'u_memory_w_r/data_write_reg[2][1]'
INFO: [Synth 8-3886] merging instance 'u_memory_w_r/data_write_reg[14][1]' (LD) to 'u_memory_w_r/data_write_reg[2][1]'
INFO: [Synth 8-3886] merging instance 'u_memory_w_r/data_write_reg[13][1]' (LD) to 'u_memory_w_r/data_write_reg[0][15]'
INFO: [Synth 8-3886] merging instance 'u_memory_w_r/data_write_reg[12][1]' (LD) to 'u_memory_w_r/data_write_reg[0][15]'
INFO: [Synth 8-3886] merging instance 'u_memory_w_r/data_write_reg[11][1]' (LD) to 'u_memory_w_r/data_write_reg[2][1]'
INFO: [Synth 8-3886] merging instance 'u_memory_w_r/data_write_reg[10][1]' (LD) to 'u_memory_w_r/data_write_reg[2][1]'
INFO: [Synth 8-3886] merging instance 'u_memory_w_r/data_write_reg[9][1]' (LD) to 'u_memory_w_r/data_write_reg[0][15]'
INFO: [Synth 8-3886] merging instance 'u_memory_w_r/data_write_reg[8][1]' (LD) to 'u_memory_w_r/data_write_reg[0][15]'
INFO: [Synth 8-3886] merging instance 'u_memory_w_r/data_write_reg[7][1]' (LD) to 'u_memory_w_r/data_write_reg[2][1]'
INFO: [Synth 8-3886] merging instance 'u_memory_w_r/data_write_reg[6][1]' (LD) to 'u_memory_w_r/data_write_reg[2][1]'
INFO: [Synth 8-3886] merging instance 'u_memory_w_r/data_write_reg[5][1]' (LD) to 'u_memory_w_r/data_write_reg[0][15]'
INFO: [Synth 8-3886] merging instance 'u_memory_w_r/data_write_reg[4][1]' (LD) to 'u_memory_w_r/data_write_reg[0][15]'
INFO: [Synth 8-3886] merging instance 'u_memory_w_r/data_write_reg[3][1]' (LD) to 'u_memory_w_r/data_write_reg[2][1]'
INFO: [Synth 8-3886] merging instance 'u_memory_w_r/data_write_reg[2][1]' (LD) to 'u_memory_w_r/data_write_reg[4][2]'
INFO: [Synth 8-3886] merging instance 'u_memory_w_r/data_write_reg[1][1]' (LD) to 'u_memory_w_r/data_write_reg[0][15]'
INFO: [Synth 8-3886] merging instance 'u_memory_w_r/data_write_reg[0][1]' (LD) to 'u_memory_w_r/data_write_reg[0][15]'
INFO: [Synth 8-3886] merging instance 'u_memory_w_r/data_write_reg[15][2]' (LD) to 'u_memory_w_r/data_write_reg[4][2]'
INFO: [Synth 8-3886] merging instance 'u_memory_w_r/data_write_reg[14][2]' (LD) to 'u_memory_w_r/data_write_reg[4][2]'
INFO: [Synth 8-3886] merging instance 'u_memory_w_r/data_write_reg[13][2]' (LD) to 'u_memory_w_r/data_write_reg[4][2]'
INFO: [Synth 8-3886] merging instance 'u_memory_w_r/data_write_reg[12][2]' (LD) to 'u_memory_w_r/data_write_reg[4][2]'
INFO: [Synth 8-3886] merging instance 'u_memory_w_r/data_write_reg[11][2]' (LD) to 'u_memory_w_r/data_write_reg[0][15]'
INFO: [Synth 8-3886] merging instance 'u_memory_w_r/data_write_reg[10][2]' (LD) to 'u_memory_w_r/data_write_reg[0][15]'
INFO: [Synth 8-3886] merging instance 'u_memory_w_r/data_write_reg[9][2]' (LD) to 'u_memory_w_r/data_write_reg[0][15]'
INFO: [Synth 8-3886] merging instance 'u_memory_w_r/data_write_reg[8][2]' (LD) to 'u_memory_w_r/data_write_reg[0][15]'
INFO: [Synth 8-3886] merging instance 'u_memory_w_r/data_write_reg[7][2]' (LD) to 'u_memory_w_r/data_write_reg[4][2]'
INFO: [Synth 8-3886] merging instance 'u_memory_w_r/data_write_reg[6][2]' (LD) to 'u_memory_w_r/data_write_reg[4][2]'
INFO: [Synth 8-3886] merging instance 'u_memory_w_r/data_write_reg[5][2]' (LD) to 'u_memory_w_r/data_write_reg[4][2]'
INFO: [Synth 8-3886] merging instance 'u_memory_w_r/data_write_reg[4][2]' (LD) to 'u_memory_w_r/data_write_reg[8][3]'
INFO: [Synth 8-3886] merging instance 'u_memory_w_r/data_write_reg[3][2]' (LD) to 'u_memory_w_r/data_write_reg[0][15]'
INFO: [Synth 8-3886] merging instance 'u_memory_w_r/data_write_reg[2][2]' (LD) to 'u_memory_w_r/data_write_reg[0][15]'
INFO: [Synth 8-3886] merging instance 'u_memory_w_r/data_write_reg[1][2]' (LD) to 'u_memory_w_r/data_write_reg[0][15]'
INFO: [Synth 8-3886] merging instance 'u_memory_w_r/data_write_reg[0][2]' (LD) to 'u_memory_w_r/data_write_reg[0][15]'
INFO: [Synth 8-3886] merging instance 'u_memory_w_r/data_write_reg[15][3]' (LD) to 'u_memory_w_r/data_write_reg[8][3]'
INFO: [Synth 8-3886] merging instance 'u_memory_w_r/data_write_reg[14][3]' (LD) to 'u_memory_w_r/data_write_reg[8][3]'
INFO: [Synth 8-3886] merging instance 'u_memory_w_r/data_write_reg[13][3]' (LD) to 'u_memory_w_r/data_write_reg[8][3]'
INFO: [Synth 8-3886] merging instance 'u_memory_w_r/data_write_reg[12][3]' (LD) to 'u_memory_w_r/data_write_reg[8][3]'
INFO: [Synth 8-3886] merging instance 'u_memory_w_r/data_write_reg[11][3]' (LD) to 'u_memory_w_r/data_write_reg[8][3]'
INFO: [Synth 8-3886] merging instance 'u_memory_w_r/data_write_reg[10][3]' (LD) to 'u_memory_w_r/data_write_reg[8][3]'
INFO: [Synth 8-3886] merging instance 'u_memory_w_r/data_write_reg[9][3]' (LD) to 'u_memory_w_r/data_write_reg[8][3]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u_memory_w_r/data_write_reg[8][3] )
INFO: [Synth 8-3886] merging instance 'u_memory_w_r/data_write_reg[7][3]' (LD) to 'u_memory_w_r/data_write_reg[0][15]'
INFO: [Synth 8-3886] merging instance 'u_memory_w_r/data_write_reg[6][3]' (LD) to 'u_memory_w_r/data_write_reg[0][15]'
INFO: [Synth 8-3886] merging instance 'u_memory_w_r/data_write_reg[5][3]' (LD) to 'u_memory_w_r/data_write_reg[0][15]'
INFO: [Synth 8-3886] merging instance 'u_memory_w_r/data_write_reg[4][3]' (LD) to 'u_memory_w_r/data_write_reg[0][15]'
INFO: [Synth 8-3886] merging instance 'u_memory_w_r/data_write_reg[3][3]' (LD) to 'u_memory_w_r/data_write_reg[0][15]'
INFO: [Synth 8-3886] merging instance 'u_memory_w_r/data_write_reg[2][3]' (LD) to 'u_memory_w_r/data_write_reg[0][15]'
INFO: [Synth 8-3886] merging instance 'u_memory_w_r/data_write_reg[1][3]' (LD) to 'u_memory_w_r/data_write_reg[0][15]'
INFO: [Synth 8-3886] merging instance 'u_memory_w_r/data_write_reg[0][3]' (LD) to 'u_memory_w_r/data_write_reg[0][15]'
INFO: [Synth 8-3886] merging instance 'u_memory_w_r/data_write_reg[15][4]' (LD) to 'u_memory_w_r/data_write_reg[0][15]'
INFO: [Synth 8-3886] merging instance 'u_memory_w_r/data_write_reg[14][4]' (LD) to 'u_memory_w_r/data_write_reg[0][15]'
INFO: [Synth 8-3886] merging instance 'u_memory_w_r/data_write_reg[13][4]' (LD) to 'u_memory_w_r/data_write_reg[0][15]'
INFO: [Synth 8-3886] merging instance 'u_memory_w_r/data_write_reg[12][4]' (LD) to 'u_memory_w_r/data_write_reg[0][15]'
INFO: [Synth 8-3886] merging instance 'u_memory_w_r/data_write_reg[11][4]' (LD) to 'u_memory_w_r/data_write_reg[0][15]'
INFO: [Synth 8-3886] merging instance 'u_memory_w_r/data_write_reg[10][4]' (LD) to 'u_memory_w_r/data_write_reg[0][15]'
INFO: [Synth 8-3886] merging instance 'u_memory_w_r/data_write_reg[9][4]' (LD) to 'u_memory_w_r/data_write_reg[0][15]'
INFO: [Synth 8-3886] merging instance 'u_memory_w_r/data_write_reg[8][4]' (LD) to 'u_memory_w_r/data_write_reg[0][15]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_memory_w_r/data_write_reg[0][15] )
WARNING: [Synth 8-3332] Sequential element (u_memory_w_r/data_write_reg[0][15]) is unused and will be removed from module memory_top.
WARNING: [Synth 8-3332] Sequential element (u_memory_w_r/data_write_reg[8][3]) is unused and will be removed from module memory_top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 864.668 ; gain = 489.988
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'u_clk_div/clk_out1' to pin 'u_clk_div/bbstub_clk_out1/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 871.176 ; gain = 496.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 880.715 ; gain = 506.035
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 890.438 ; gain = 515.758
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 890.438 ; gain = 515.758
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 890.438 ; gain = 515.758
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 890.438 ; gain = 515.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 890.438 ; gain = 515.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 890.438 ; gain = 515.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 890.438 ; gain = 515.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_div       |         1|
|2     |led_mem       |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |clk_div |     1|
|2     |led_mem |     1|
|3     |BUFG    |     1|
|4     |LUT1    |     1|
|5     |LUT2    |     2|
|6     |LUT3    |     2|
|7     |LUT4    |     4|
|8     |FDCE    |    11|
|9     |LDC     |     1|
|10    |LDP     |     1|
|11    |IBUF    |     2|
|12    |OBUF    |    16|
+------+--------+------+

Report Instance Areas: 
+------+------------------+--------------+------+
|      |Instance          |Module        |Cells |
+------+------------------+--------------+------+
|1     |top               |              |    59|
|2     |  u_clk_div_final |clk_div_final |     6|
|3     |  u_memory_w_r    |memory_w_r    |    15|
|4     |  working         |state_work    |     1|
+------+------------------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 890.438 ; gain = 515.758
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 20 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 890.438 ; gain = 184.227
Synthesis Optimization Complete : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 890.438 ; gain = 515.758
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 891.637 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  LDC => LDCE: 1 instances
  LDP => LDPE: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
130 Infos, 35 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 891.637 ; gain = 528.438
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 891.637 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/JerryYang/Documents/GitHub/ComputerSystem/LogicDesign/Experiment/Exp3/memory_w_r/memory_w_r.runs/synth_1/memory_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file memory_top_utilization_synth.rpt -pb memory_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Nov 28 11:52:12 2021...
