

================================================================
== Vitis HLS Report for 'B_IO_L2_in'
================================================================
* Date:           Sat Oct 15 10:48:39 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        hls_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.604 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max  |   Type  |
    +---------+---------+----------+----------+------+-------+---------+
    |     1771|    33775|  8.855 us|  0.169 ms|  1771|  33775|       no|
    +---------+---------+----------+----------+------+-------+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------+------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                   |                        |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |              Instance             |         Module         |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-----------------------------------+------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_B_IO_L2_in_intra_trans_fu_140  |B_IO_L2_in_intra_trans  |        1|      517|  5.000 ns|  2.585 us|    1|  517|       no|
        |grp_B_IO_L2_in_inter_trans_fu_150  |B_IO_L2_in_inter_trans  |       25|       25|  0.125 us|  0.125 us|   25|   25|       no|
        +-----------------------------------+------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +-----------------------+---------+---------+------------+-----------+-----------+------+----------+
        |                       |  Latency (cycles) |  Iteration |  Initiation Interval  | Trip |          |
        |       Loop Name       |   min   |   max   |   Latency  |  achieved |   target  | Count| Pipelined|
        +-----------------------+---------+---------+------------+-----------+-----------+------+----------+
        |- VITIS_LOOP_518_1     |     1768|    33256|  442 ~ 8314|          -|          -|     4|        no|
        | + VITIS_LOOP_519_2    |      440|     8312|  110 ~ 2078|          -|          -|     4|        no|
        |  ++ VITIS_LOOP_520_3  |      108|     2076|    27 ~ 519|          -|          -|     4|        no|
        +-----------------------+---------+---------+------------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 6 3 
3 --> 4 2 
4 --> 5 3 
5 --> 4 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.20>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%c0_V = alloca i32 1"   --->   Operation 7 'alloca' 'c0_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %fifo_B_PE_0_082, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 8 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_B_IO_L2_in_175, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 9 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_B_IO_L2_in_074, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 10 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %fifo_B_PE_0_082, void @empty_49, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_B_IO_L2_in_175, void @empty_49, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_B_IO_L2_in_074, void @empty_49, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.20ns)   --->   "%local_B_ping_V = alloca i64 1" [src/kernel_kernel.cpp:505]   --->   Operation 14 'alloca' 'local_B_ping_V' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>
ST_1 : Operation 15 [1/1] (1.20ns)   --->   "%local_B_pong_V = alloca i64 1" [src/kernel_kernel.cpp:507]   --->   Operation 15 'alloca' 'local_B_pong_V' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specmemcore_ln505 = specmemcore void @_ssdm_op_SpecMemCore, i512 %local_B_ping_V, i64 666, i64 22, i64 18446744073709551615" [src/kernel_kernel.cpp:505]   --->   Operation 16 'specmemcore' 'specmemcore_ln505' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specmemcore_ln507 = specmemcore void @_ssdm_op_SpecMemCore, i512 %local_B_pong_V, i64 666, i64 22, i64 18446744073709551615" [src/kernel_kernel.cpp:507]   --->   Operation 17 'specmemcore' 'specmemcore_ln507' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.38ns)   --->   "%store_ln518 = store i3 0, i3 %c0_V" [src/kernel_kernel.cpp:518]   --->   Operation 18 'store' 'store_ln518' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 19 [1/1] (0.38ns)   --->   "%br_ln518 = br void" [src/kernel_kernel.cpp:518]   --->   Operation 19 'br' 'br_ln518' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 0.91>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%intra_trans_en = phi i1 1, void, i1 0, void"   --->   Operation 20 'phi' 'intra_trans_en' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%c0_V_2 = load i3 %c0_V"   --->   Operation 21 'load' 'c0_V_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.49ns)   --->   "%icmp_ln1069 = icmp_eq  i3 %c0_V_2, i3 4"   --->   Operation 22 'icmp' 'icmp_ln1069' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 23 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.57ns)   --->   "%add_ln870 = add i3 %c0_V_2, i3 1"   --->   Operation 24 'add' 'add_ln870' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln518 = br i1 %icmp_ln1069, void %.split4, void" [src/kernel_kernel.cpp:518]   --->   Operation 25 'br' 'br_ln518' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%specloopname_ln518 = specloopname void @_ssdm_op_SpecLoopName, void @empty_27" [src/kernel_kernel.cpp:518]   --->   Operation 26 'specloopname' 'specloopname_ln518' <Predicate = (!icmp_ln1069)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.38ns)   --->   "%br_ln519 = br void" [src/kernel_kernel.cpp:519]   --->   Operation 27 'br' 'br_ln519' <Predicate = (!icmp_ln1069)> <Delay = 0.38>
ST_2 : Operation 28 [2/2] (0.41ns)   --->   "%call_ln573 = call void @B_IO_L2_in_intra_trans, i512 %local_B_ping_V, i64 %fifo_B_PE_0_082, i1 1" [src/kernel_kernel.cpp:573]   --->   Operation 28 'call' 'call_ln573' <Predicate = (icmp_ln1069)> <Delay = 0.41> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.88>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%c1_V = phi i3 %add_ln870_13, void, i3 0, void %.split4"   --->   Operation 29 'phi' 'c1_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%intra_trans_en_3 = phi i1 1, void, i1 %intra_trans_en, void %.split4"   --->   Operation 30 'phi' 'intra_trans_en_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.49ns)   --->   "%icmp_ln1069_18 = icmp_eq  i3 %c1_V, i3 4"   --->   Operation 31 'icmp' 'icmp_ln1069_18' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%empty_155 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 32 'speclooptripcount' 'empty_155' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.57ns)   --->   "%add_ln870_13 = add i3 %c1_V, i3 1"   --->   Operation 33 'add' 'add_ln870_13' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln519 = br i1 %icmp_ln1069_18, void %.split2, void" [src/kernel_kernel.cpp:519]   --->   Operation 34 'br' 'br_ln519' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%specloopname_ln519 = specloopname void @_ssdm_op_SpecLoopName, void @empty_33" [src/kernel_kernel.cpp:519]   --->   Operation 35 'specloopname' 'specloopname_ln519' <Predicate = (!icmp_ln1069_18)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.38ns)   --->   "%br_ln520 = br void" [src/kernel_kernel.cpp:520]   --->   Operation 36 'br' 'br_ln520' <Predicate = (!icmp_ln1069_18)> <Delay = 0.38>
ST_3 : Operation 37 [1/1] (0.38ns)   --->   "%store_ln870 = store i3 %add_ln870, i3 %c0_V"   --->   Operation 37 'store' 'store_ln870' <Predicate = (icmp_ln1069_18)> <Delay = 0.38>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 38 'br' 'br_ln0' <Predicate = (icmp_ln1069_18)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 0.91>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%c2_V = phi i3 0, void %.split2, i3 %add_ln870_14, void"   --->   Operation 39 'phi' 'c2_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%intra_trans_en_4 = phi i1 %intra_trans_en_3, void %.split2, i1 1, void"   --->   Operation 40 'phi' 'intra_trans_en_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%arb_2 = phi i1 0, void %.split2, i1 %arb, void"   --->   Operation 41 'phi' 'arb_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.49ns)   --->   "%icmp_ln1069_19 = icmp_eq  i3 %c2_V, i3 4"   --->   Operation 42 'icmp' 'icmp_ln1069_19' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%empty_156 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 43 'speclooptripcount' 'empty_156' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.57ns)   --->   "%add_ln870_14 = add i3 %c2_V, i3 1"   --->   Operation 44 'add' 'add_ln870_14' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln520 = br i1 %icmp_ln1069_19, void %.split, void" [src/kernel_kernel.cpp:520]   --->   Operation 45 'br' 'br_ln520' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%specloopname_ln520 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [src/kernel_kernel.cpp:520]   --->   Operation 46 'specloopname' 'specloopname_ln520' <Predicate = (!icmp_ln1069_19)> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln524 = br i1 %arb_2, void, void" [src/kernel_kernel.cpp:524]   --->   Operation 47 'br' 'br_ln524' <Predicate = (!icmp_ln1069_19)> <Delay = 0.00>
ST_4 : Operation 48 [2/2] (0.38ns)   --->   "%call_ln525 = call void @B_IO_L2_in_inter_trans, i512 %local_B_pong_V, i512 %fifo_B_B_IO_L2_in_074, i512 %fifo_B_B_IO_L2_in_175" [src/kernel_kernel.cpp:525]   --->   Operation 48 'call' 'call_ln525' <Predicate = (!icmp_ln1069_19 & !arb_2)> <Delay = 0.38> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 49 [2/2] (0.41ns)   --->   "%call_ln535 = call void @B_IO_L2_in_intra_trans, i512 %local_B_ping_V, i64 %fifo_B_PE_0_082, i1 %intra_trans_en_4" [src/kernel_kernel.cpp:535]   --->   Operation 49 'call' 'call_ln535' <Predicate = (!icmp_ln1069_19 & !arb_2)> <Delay = 0.41> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 50 [2/2] (0.38ns)   --->   "%call_ln545 = call void @B_IO_L2_in_inter_trans, i512 %local_B_ping_V, i512 %fifo_B_B_IO_L2_in_074, i512 %fifo_B_B_IO_L2_in_175" [src/kernel_kernel.cpp:545]   --->   Operation 50 'call' 'call_ln545' <Predicate = (!icmp_ln1069_19 & arb_2)> <Delay = 0.38> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 51 [2/2] (0.41ns)   --->   "%call_ln555 = call void @B_IO_L2_in_intra_trans, i512 %local_B_pong_V, i64 %fifo_B_PE_0_082, i1 %intra_trans_en_4" [src/kernel_kernel.cpp:555]   --->   Operation 51 'call' 'call_ln555' <Predicate = (!icmp_ln1069_19 & arb_2)> <Delay = 0.41> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 52 'br' 'br_ln0' <Predicate = (icmp_ln1069_19)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 0.12>
ST_5 : Operation 53 [1/2] (0.00ns)   --->   "%call_ln525 = call void @B_IO_L2_in_inter_trans, i512 %local_B_pong_V, i512 %fifo_B_B_IO_L2_in_074, i512 %fifo_B_B_IO_L2_in_175" [src/kernel_kernel.cpp:525]   --->   Operation 53 'call' 'call_ln525' <Predicate = (!arb_2)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 54 [1/2] (0.00ns)   --->   "%call_ln535 = call void @B_IO_L2_in_intra_trans, i512 %local_B_ping_V, i64 %fifo_B_PE_0_082, i1 %intra_trans_en_4" [src/kernel_kernel.cpp:535]   --->   Operation 54 'call' 'call_ln535' <Predicate = (!arb_2)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln544 = br void" [src/kernel_kernel.cpp:544]   --->   Operation 55 'br' 'br_ln544' <Predicate = (!arb_2)> <Delay = 0.00>
ST_5 : Operation 56 [1/2] (0.00ns)   --->   "%call_ln545 = call void @B_IO_L2_in_inter_trans, i512 %local_B_ping_V, i512 %fifo_B_B_IO_L2_in_074, i512 %fifo_B_B_IO_L2_in_175" [src/kernel_kernel.cpp:545]   --->   Operation 56 'call' 'call_ln545' <Predicate = (arb_2)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 57 [1/2] (0.00ns)   --->   "%call_ln555 = call void @B_IO_L2_in_intra_trans, i512 %local_B_pong_V, i64 %fifo_B_PE_0_082, i1 %intra_trans_en_4" [src/kernel_kernel.cpp:555]   --->   Operation 57 'call' 'call_ln555' <Predicate = (arb_2)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 58 'br' 'br_ln0' <Predicate = (arb_2)> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (0.12ns)   --->   "%arb = xor i1 %arb_2, i1 1" [src/kernel_kernel.cpp:566]   --->   Operation 59 'xor' 'arb' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 60 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 6 <SV = 2> <Delay = 0.00>
ST_6 : Operation 61 [1/2] (0.00ns)   --->   "%call_ln573 = call void @B_IO_L2_in_intra_trans, i512 %local_B_ping_V, i64 %fifo_B_PE_0_082, i1 1" [src/kernel_kernel.cpp:573]   --->   Operation 61 'call' 'call_ln573' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 62 [1/1] (0.00ns)   --->   "%ret_ln594 = ret" [src/kernel_kernel.cpp:594]   --->   Operation 62 'ret' 'ret_ln594' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ fifo_B_B_IO_L2_in_074]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_B_B_IO_L2_in_175]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_B_PE_0_082]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
c0_V               (alloca           ) [ 0111110]
specmemcore_ln0    (specmemcore      ) [ 0000000]
specmemcore_ln0    (specmemcore      ) [ 0000000]
specmemcore_ln0    (specmemcore      ) [ 0000000]
specinterface_ln0  (specinterface    ) [ 0000000]
specinterface_ln0  (specinterface    ) [ 0000000]
specinterface_ln0  (specinterface    ) [ 0000000]
local_B_ping_V     (alloca           ) [ 0011111]
local_B_pong_V     (alloca           ) [ 0011110]
specmemcore_ln505  (specmemcore      ) [ 0000000]
specmemcore_ln507  (specmemcore      ) [ 0000000]
store_ln518        (store            ) [ 0000000]
br_ln518           (br               ) [ 0111110]
intra_trans_en     (phi              ) [ 0011110]
c0_V_2             (load             ) [ 0000000]
icmp_ln1069        (icmp             ) [ 0011110]
empty              (speclooptripcount) [ 0000000]
add_ln870          (add              ) [ 0001110]
br_ln518           (br               ) [ 0000000]
specloopname_ln518 (specloopname     ) [ 0000000]
br_ln519           (br               ) [ 0011110]
c1_V               (phi              ) [ 0001000]
intra_trans_en_3   (phi              ) [ 0001110]
icmp_ln1069_18     (icmp             ) [ 0011110]
empty_155          (speclooptripcount) [ 0000000]
add_ln870_13       (add              ) [ 0011110]
br_ln519           (br               ) [ 0000000]
specloopname_ln519 (specloopname     ) [ 0000000]
br_ln520           (br               ) [ 0011110]
store_ln870        (store            ) [ 0000000]
br_ln0             (br               ) [ 0111110]
c2_V               (phi              ) [ 0000100]
intra_trans_en_4   (phi              ) [ 0000110]
arb_2              (phi              ) [ 0000110]
icmp_ln1069_19     (icmp             ) [ 0011110]
empty_156          (speclooptripcount) [ 0000000]
add_ln870_14       (add              ) [ 0011110]
br_ln520           (br               ) [ 0000000]
specloopname_ln520 (specloopname     ) [ 0000000]
br_ln524           (br               ) [ 0000000]
br_ln0             (br               ) [ 0011110]
call_ln525         (call             ) [ 0000000]
call_ln535         (call             ) [ 0000000]
br_ln544           (br               ) [ 0000000]
call_ln545         (call             ) [ 0000000]
call_ln555         (call             ) [ 0000000]
br_ln0             (br               ) [ 0000000]
arb                (xor              ) [ 0011110]
br_ln0             (br               ) [ 0011110]
call_ln573         (call             ) [ 0000000]
ret_ln594          (ret              ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="fifo_B_B_IO_L2_in_074">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_B_B_IO_L2_in_074"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="fifo_B_B_IO_L2_in_175">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_B_B_IO_L2_in_175"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="fifo_B_PE_0_082">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_B_PE_0_082"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_49"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_27"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_IO_L2_in_intra_trans"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_33"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_IO_L2_in_inter_trans"/></StgValue>
</bind>
</comp>

<comp id="54" class="1004" name="c0_V_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="c0_V/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="local_B_ping_V_alloca_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="512" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="local_B_ping_V/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="local_B_pong_V_alloca_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="512" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="local_B_pong_V/1 "/>
</bind>
</comp>

<comp id="66" class="1005" name="intra_trans_en_reg_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="1"/>
<pin id="68" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="intra_trans_en (phireg) "/>
</bind>
</comp>

<comp id="71" class="1004" name="intra_trans_en_phi_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="1" slack="1"/>
<pin id="73" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="74" dir="0" index="2" bw="1" slack="1"/>
<pin id="75" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="76" dir="1" index="4" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="intra_trans_en/2 "/>
</bind>
</comp>

<comp id="80" class="1005" name="c1_V_reg_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="3" slack="1"/>
<pin id="82" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="c1_V (phireg) "/>
</bind>
</comp>

<comp id="84" class="1004" name="c1_V_phi_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="3" slack="0"/>
<pin id="86" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="87" dir="0" index="2" bw="1" slack="1"/>
<pin id="88" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="89" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c1_V/3 "/>
</bind>
</comp>

<comp id="91" class="1005" name="intra_trans_en_3_reg_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="1" slack="1"/>
<pin id="93" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="intra_trans_en_3 (phireg) "/>
</bind>
</comp>

<comp id="95" class="1004" name="intra_trans_en_3_phi_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="1" slack="1"/>
<pin id="97" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="98" dir="0" index="2" bw="1" slack="1"/>
<pin id="99" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="100" dir="1" index="4" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="intra_trans_en_3/3 "/>
</bind>
</comp>

<comp id="104" class="1005" name="c2_V_reg_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="3" slack="1"/>
<pin id="106" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="c2_V (phireg) "/>
</bind>
</comp>

<comp id="108" class="1004" name="c2_V_phi_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="1"/>
<pin id="110" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="111" dir="0" index="2" bw="3" slack="0"/>
<pin id="112" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="113" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c2_V/4 "/>
</bind>
</comp>

<comp id="115" class="1005" name="intra_trans_en_4_reg_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="1" slack="1"/>
<pin id="117" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="intra_trans_en_4 (phireg) "/>
</bind>
</comp>

<comp id="119" class="1004" name="intra_trans_en_4_phi_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="1" slack="1"/>
<pin id="121" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="122" dir="0" index="2" bw="1" slack="1"/>
<pin id="123" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="124" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="intra_trans_en_4/4 "/>
</bind>
</comp>

<comp id="128" class="1005" name="arb_2_reg_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="1"/>
<pin id="130" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="arb_2 (phireg) "/>
</bind>
</comp>

<comp id="132" class="1004" name="arb_2_phi_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="1"/>
<pin id="134" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="135" dir="0" index="2" bw="1" slack="1"/>
<pin id="136" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="137" dir="1" index="4" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="arb_2/4 "/>
</bind>
</comp>

<comp id="140" class="1004" name="grp_B_IO_L2_in_intra_trans_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="0" slack="0"/>
<pin id="142" dir="0" index="1" bw="512" slack="2147483647"/>
<pin id="143" dir="0" index="2" bw="64" slack="0"/>
<pin id="144" dir="0" index="3" bw="1" slack="0"/>
<pin id="145" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln573/2 call_ln535/4 call_ln555/4 "/>
</bind>
</comp>

<comp id="150" class="1004" name="grp_B_IO_L2_in_inter_trans_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="0" slack="0"/>
<pin id="152" dir="0" index="1" bw="512" slack="2147483647"/>
<pin id="153" dir="0" index="2" bw="512" slack="0"/>
<pin id="154" dir="0" index="3" bw="512" slack="0"/>
<pin id="155" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln525/4 call_ln545/4 "/>
</bind>
</comp>

<comp id="159" class="1004" name="store_ln518_store_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="1" slack="0"/>
<pin id="161" dir="0" index="1" bw="3" slack="0"/>
<pin id="162" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln518/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="c0_V_2_load_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="3" slack="1"/>
<pin id="166" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="c0_V_2/2 "/>
</bind>
</comp>

<comp id="167" class="1004" name="icmp_ln1069_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="3" slack="0"/>
<pin id="169" dir="0" index="1" bw="3" slack="0"/>
<pin id="170" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1069/2 "/>
</bind>
</comp>

<comp id="173" class="1004" name="add_ln870_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="3" slack="0"/>
<pin id="175" dir="0" index="1" bw="1" slack="0"/>
<pin id="176" dir="1" index="2" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln870/2 "/>
</bind>
</comp>

<comp id="179" class="1004" name="icmp_ln1069_18_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="3" slack="0"/>
<pin id="181" dir="0" index="1" bw="3" slack="0"/>
<pin id="182" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1069_18/3 "/>
</bind>
</comp>

<comp id="185" class="1004" name="add_ln870_13_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="3" slack="0"/>
<pin id="187" dir="0" index="1" bw="1" slack="0"/>
<pin id="188" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln870_13/3 "/>
</bind>
</comp>

<comp id="191" class="1004" name="store_ln870_store_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="3" slack="1"/>
<pin id="193" dir="0" index="1" bw="3" slack="2"/>
<pin id="194" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln870/3 "/>
</bind>
</comp>

<comp id="195" class="1004" name="icmp_ln1069_19_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="3" slack="0"/>
<pin id="197" dir="0" index="1" bw="3" slack="0"/>
<pin id="198" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1069_19/4 "/>
</bind>
</comp>

<comp id="201" class="1004" name="add_ln870_14_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="3" slack="0"/>
<pin id="203" dir="0" index="1" bw="1" slack="0"/>
<pin id="204" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln870_14/4 "/>
</bind>
</comp>

<comp id="207" class="1004" name="arb_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="1" slack="1"/>
<pin id="209" dir="0" index="1" bw="1" slack="0"/>
<pin id="210" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="arb/5 "/>
</bind>
</comp>

<comp id="213" class="1005" name="c0_V_reg_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="3" slack="0"/>
<pin id="215" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="c0_V "/>
</bind>
</comp>

<comp id="223" class="1005" name="add_ln870_reg_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="3" slack="1"/>
<pin id="225" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="add_ln870 "/>
</bind>
</comp>

<comp id="231" class="1005" name="add_ln870_13_reg_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="3" slack="0"/>
<pin id="233" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="add_ln870_13 "/>
</bind>
</comp>

<comp id="239" class="1005" name="add_ln870_14_reg_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="3" slack="0"/>
<pin id="241" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="add_ln870_14 "/>
</bind>
</comp>

<comp id="244" class="1005" name="arb_reg_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="1" slack="1"/>
<pin id="246" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="arb "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="57"><net_src comp="6" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="61"><net_src comp="24" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="65"><net_src comp="24" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="69"><net_src comp="30" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="70"><net_src comp="32" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="77"><net_src comp="66" pin="1"/><net_sink comp="71" pin=0"/></net>

<net id="78"><net_src comp="66" pin="1"/><net_sink comp="71" pin=2"/></net>

<net id="79"><net_src comp="71" pin="4"/><net_sink comp="66" pin=0"/></net>

<net id="83"><net_src comp="28" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="90"><net_src comp="80" pin="1"/><net_sink comp="84" pin=2"/></net>

<net id="94"><net_src comp="30" pin="0"/><net_sink comp="91" pin=0"/></net>

<net id="101"><net_src comp="91" pin="1"/><net_sink comp="95" pin=0"/></net>

<net id="102"><net_src comp="66" pin="1"/><net_sink comp="95" pin=2"/></net>

<net id="103"><net_src comp="95" pin="4"/><net_sink comp="91" pin=0"/></net>

<net id="107"><net_src comp="28" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="114"><net_src comp="104" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="118"><net_src comp="30" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="125"><net_src comp="91" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="126"><net_src comp="115" pin="1"/><net_sink comp="119" pin=2"/></net>

<net id="127"><net_src comp="119" pin="4"/><net_sink comp="115" pin=0"/></net>

<net id="131"><net_src comp="32" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="138"><net_src comp="128" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="139"><net_src comp="132" pin="4"/><net_sink comp="128" pin=0"/></net>

<net id="146"><net_src comp="46" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="147"><net_src comp="4" pin="0"/><net_sink comp="140" pin=2"/></net>

<net id="148"><net_src comp="30" pin="0"/><net_sink comp="140" pin=3"/></net>

<net id="149"><net_src comp="119" pin="4"/><net_sink comp="140" pin=3"/></net>

<net id="156"><net_src comp="52" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="157"><net_src comp="0" pin="0"/><net_sink comp="150" pin=2"/></net>

<net id="158"><net_src comp="2" pin="0"/><net_sink comp="150" pin=3"/></net>

<net id="163"><net_src comp="28" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="171"><net_src comp="164" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="172"><net_src comp="34" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="177"><net_src comp="164" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="178"><net_src comp="40" pin="0"/><net_sink comp="173" pin=1"/></net>

<net id="183"><net_src comp="84" pin="4"/><net_sink comp="179" pin=0"/></net>

<net id="184"><net_src comp="34" pin="0"/><net_sink comp="179" pin=1"/></net>

<net id="189"><net_src comp="84" pin="4"/><net_sink comp="185" pin=0"/></net>

<net id="190"><net_src comp="40" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="199"><net_src comp="108" pin="4"/><net_sink comp="195" pin=0"/></net>

<net id="200"><net_src comp="34" pin="0"/><net_sink comp="195" pin=1"/></net>

<net id="205"><net_src comp="108" pin="4"/><net_sink comp="201" pin=0"/></net>

<net id="206"><net_src comp="40" pin="0"/><net_sink comp="201" pin=1"/></net>

<net id="211"><net_src comp="128" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="212"><net_src comp="30" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="216"><net_src comp="54" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="217"><net_src comp="213" pin="1"/><net_sink comp="159" pin=1"/></net>

<net id="218"><net_src comp="213" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="219"><net_src comp="213" pin="1"/><net_sink comp="191" pin=1"/></net>

<net id="226"><net_src comp="173" pin="2"/><net_sink comp="223" pin=0"/></net>

<net id="227"><net_src comp="223" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="234"><net_src comp="185" pin="2"/><net_sink comp="231" pin=0"/></net>

<net id="235"><net_src comp="231" pin="1"/><net_sink comp="84" pin=0"/></net>

<net id="242"><net_src comp="201" pin="2"/><net_sink comp="239" pin=0"/></net>

<net id="243"><net_src comp="239" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="247"><net_src comp="207" pin="2"/><net_sink comp="244" pin=0"/></net>

<net id="248"><net_src comp="244" pin="1"/><net_sink comp="132" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: fifo_B_B_IO_L2_in_175 | {4 5 }
	Port: fifo_B_PE_0_082 | {2 4 5 6 }
 - Input state : 
	Port: B_IO_L2_in : fifo_B_B_IO_L2_in_074 | {4 5 }
  - Chain level:
	State 1
		specmemcore_ln505 : 1
		specmemcore_ln507 : 1
		store_ln518 : 1
	State 2
		icmp_ln1069 : 1
		add_ln870 : 1
		br_ln518 : 2
	State 3
		icmp_ln1069_18 : 1
		add_ln870_13 : 1
		br_ln519 : 2
	State 4
		icmp_ln1069_19 : 1
		add_ln870_14 : 1
		br_ln520 : 2
		br_ln524 : 1
		call_ln535 : 1
		call_ln555 : 1
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------|---------|---------|---------|
| Operation|          Functional Unit          |  Delay  |    FF   |   LUT   |
|----------|-----------------------------------|---------|---------|---------|
|   call   | grp_B_IO_L2_in_intra_trans_fu_140 | 0.518429|    47   |   1233  |
|          | grp_B_IO_L2_in_inter_trans_fu_150 |    0    |    17   |    67   |
|----------|-----------------------------------|---------|---------|---------|
|          |          add_ln870_fu_173         |    0    |    0    |    10   |
|    add   |        add_ln870_13_fu_185        |    0    |    0    |    10   |
|          |        add_ln870_14_fu_201        |    0    |    0    |    10   |
|----------|-----------------------------------|---------|---------|---------|
|          |         icmp_ln1069_fu_167        |    0    |    0    |    8    |
|   icmp   |       icmp_ln1069_18_fu_179       |    0    |    0    |    8    |
|          |       icmp_ln1069_19_fu_195       |    0    |    0    |    8    |
|----------|-----------------------------------|---------|---------|---------|
|    xor   |             arb_fu_207            |    0    |    0    |    2    |
|----------|-----------------------------------|---------|---------|---------|
|   Total  |                                   | 0.518429|    64   |   1356  |
|----------|-----------------------------------|---------|---------|---------|

Memories:
+--------------+--------+--------+--------+
|              |  BRAM  |   FF   |   LUT  |
+--------------+--------+--------+--------+
|local_B_ping_V|    8   |    0   |    0   |
|local_B_pong_V|    8   |    0   |    0   |
+--------------+--------+--------+--------+
|     Total    |   16   |    0   |    0   |
+--------------+--------+--------+--------+

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|  add_ln870_13_reg_231  |    3   |
|  add_ln870_14_reg_239  |    3   |
|    add_ln870_reg_223   |    3   |
|      arb_2_reg_128     |    1   |
|       arb_reg_244      |    1   |
|      c0_V_reg_213      |    3   |
|       c1_V_reg_80      |    3   |
|      c2_V_reg_104      |    3   |
| intra_trans_en_3_reg_91|    1   |
|intra_trans_en_4_reg_115|    1   |
|  intra_trans_en_reg_66 |    1   |
+------------------------+--------+
|          Total         |   23   |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-----------------------------------|------|------|------|--------||---------||---------|
|                Comp               |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------------------------|------|------|------|--------||---------||---------|
|       intra_trans_en_reg_66       |  p0  |   3  |   1  |    3   ||    9    |
|      intra_trans_en_3_reg_91      |  p0  |   2  |   1  |    2   ||    9    |
|      intra_trans_en_4_reg_115     |  p0  |   2  |   1  |    2   ||    9    |
|           arb_2_reg_128           |  p0  |   2  |   1  |    2   ||    9    |
| grp_B_IO_L2_in_intra_trans_fu_140 |  p3  |   2  |   1  |    2   ||    9    |
|-----------------------------------|------|------|------|--------||---------||---------|
|               Total               |      |      |      |   11   || 1.96786 ||    45   |
|-----------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    0   |   64   |  1356  |
|   Memory  |   16   |    -   |    0   |    0   |
|Multiplexer|    -   |    1   |    -   |   45   |
|  Register |    -   |    -   |   23   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   16   |    2   |   87   |  1401  |
+-----------+--------+--------+--------+--------+
