--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml cnt_dac.twx cnt_dac.ncd -o cnt_dac.twr cnt_dac.pcf

Design file:              cnt_dac.ncd
Physical constraint file: cnt_dac.pcf
Device,package,speed:     xc6slx45,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLK
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
DATO1<0>    |   -0.347(R)|      FAST  |    1.713(R)|      SLOW  |CLK_BUFGP         |   0.000|
DATO1<1>    |   -0.377(R)|      FAST  |    1.729(R)|      SLOW  |CLK_BUFGP         |   0.000|
DATO1<2>    |   -0.408(R)|      FAST  |    1.774(R)|      SLOW  |CLK_BUFGP         |   0.000|
DATO1<3>    |   -0.317(R)|      FAST  |    1.669(R)|      SLOW  |CLK_BUFGP         |   0.000|
DATO1<4>    |   -0.348(R)|      FAST  |    1.714(R)|      SLOW  |CLK_BUFGP         |   0.000|
DATO1<5>    |   -0.377(R)|      FAST  |    1.729(R)|      SLOW  |CLK_BUFGP         |   0.000|
DATO1<6>    |   -0.408(R)|      FAST  |    1.774(R)|      SLOW  |CLK_BUFGP         |   0.000|
DATO1<7>    |   -0.376(R)|      FAST  |    1.728(R)|      SLOW  |CLK_BUFGP         |   0.000|
DATO2<0>    |   -0.377(R)|      FAST  |    1.729(R)|      SLOW  |CLK_BUFGP         |   0.000|
DATO2<1>    |   -0.408(R)|      FAST  |    1.774(R)|      SLOW  |CLK_BUFGP         |   0.000|
DATO2<2>    |   -0.376(R)|      FAST  |    1.728(R)|      SLOW  |CLK_BUFGP         |   0.000|
DATO2<3>    |   -0.407(R)|      FAST  |    1.773(R)|      SLOW  |CLK_BUFGP         |   0.000|
DATO2<4>    |   -0.315(R)|      FAST  |    1.667(R)|      SLOW  |CLK_BUFGP         |   0.000|
DATO2<5>    |   -0.346(R)|      FAST  |    1.712(R)|      SLOW  |CLK_BUFGP         |   0.000|
DATO2<6>    |   -0.375(R)|      FAST  |    1.727(R)|      SLOW  |CLK_BUFGP         |   0.000|
DATO2<7>    |   -0.406(R)|      FAST  |    1.772(R)|      SLOW  |CLK_BUFGP         |   0.000|
DATO_OK     |    1.026(R)|      FAST  |    1.029(R)|      SLOW  |CLK_BUFGP         |   0.000|
RST         |    0.866(R)|      FAST  |    1.154(R)|      SLOW  |CLK_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock CLK to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
D1          |         9.906(R)|      SLOW  |         4.320(R)|      FAST  |CLK_BUFGP         |   0.000|
D2          |         9.944(R)|      SLOW  |         4.215(R)|      FAST  |CLK_BUFGP         |   0.000|
SCLK        |         7.300(R)|      SLOW  |         3.874(R)|      FAST  |CLK_BUFGP         |   0.000|
SYNC        |         8.456(R)|      SLOW  |         4.453(R)|      FAST  |CLK_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    2.009|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
DATO_OK        |SYNC           |    7.402|
---------------+---------------+---------+


Analysis completed Mon Apr 13 21:04:15 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 261 MB



