\doxysection{npu\+\_\+set\+\_\+parallel\+\_\+mode\+\_\+t Struct Reference}
\hypertarget{structnpu__set__parallel__mode__t}{}\label{structnpu__set__parallel__mode__t}\index{npu\_set\_parallel\_mode\_t@{npu\_set\_parallel\_mode\_t}}


{\ttfamily \#include $<$ethosu65\+\_\+interface.\+h$>$}

\doxysubsubsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \mbox{\hyperlink{structnpu__set__parallel__mode__t_aa68baadfe07db38a50bdc6d8c1174a26}{opcode}}\+: 10
\item 
uint32\+\_\+t \mbox{\hyperlink{structnpu__set__parallel__mode__t_af5b8886d36eb1b1f940ce7c7e24d49eb}{reserved0}}\+: 4
\item 
uint32\+\_\+t \mbox{\hyperlink{structnpu__set__parallel__mode__t_ab6f1f88d211fc452054dc8a817bd6877}{control}}\+: 2
\item 
uint32\+\_\+t \mbox{\hyperlink{structnpu__set__parallel__mode__t_a09d0758014cd94a0369d1c892afce205}{parallel\+\_\+mode}}\+: 1
\item 
uint32\+\_\+t \mbox{\hyperlink{structnpu__set__parallel__mode__t_a4724186e606d25b1b730607176fa99c7}{reserved1}}\+: 15
\end{DoxyCompactItemize}


\doxysubsection{Member Data Documentation}
\Hypertarget{structnpu__set__parallel__mode__t_ab6f1f88d211fc452054dc8a817bd6877}\index{npu\_set\_parallel\_mode\_t@{npu\_set\_parallel\_mode\_t}!control@{control}}
\index{control@{control}!npu\_set\_parallel\_mode\_t@{npu\_set\_parallel\_mode\_t}}
\doxysubsubsection{\texorpdfstring{control}{control}}
{\footnotesize\ttfamily \label{structnpu__set__parallel__mode__t_ab6f1f88d211fc452054dc8a817bd6877} 
uint32\+\_\+t npu\+\_\+set\+\_\+parallel\+\_\+mode\+\_\+t\+::control}

\Hypertarget{structnpu__set__parallel__mode__t_aa68baadfe07db38a50bdc6d8c1174a26}\index{npu\_set\_parallel\_mode\_t@{npu\_set\_parallel\_mode\_t}!opcode@{opcode}}
\index{opcode@{opcode}!npu\_set\_parallel\_mode\_t@{npu\_set\_parallel\_mode\_t}}
\doxysubsubsection{\texorpdfstring{opcode}{opcode}}
{\footnotesize\ttfamily \label{structnpu__set__parallel__mode__t_aa68baadfe07db38a50bdc6d8c1174a26} 
uint32\+\_\+t npu\+\_\+set\+\_\+parallel\+\_\+mode\+\_\+t\+::opcode}

\Hypertarget{structnpu__set__parallel__mode__t_a09d0758014cd94a0369d1c892afce205}\index{npu\_set\_parallel\_mode\_t@{npu\_set\_parallel\_mode\_t}!parallel\_mode@{parallel\_mode}}
\index{parallel\_mode@{parallel\_mode}!npu\_set\_parallel\_mode\_t@{npu\_set\_parallel\_mode\_t}}
\doxysubsubsection{\texorpdfstring{parallel\_mode}{parallel\_mode}}
{\footnotesize\ttfamily \label{structnpu__set__parallel__mode__t_a09d0758014cd94a0369d1c892afce205} 
uint32\+\_\+t npu\+\_\+set\+\_\+parallel\+\_\+mode\+\_\+t\+::parallel\+\_\+mode}

\Hypertarget{structnpu__set__parallel__mode__t_af5b8886d36eb1b1f940ce7c7e24d49eb}\index{npu\_set\_parallel\_mode\_t@{npu\_set\_parallel\_mode\_t}!reserved0@{reserved0}}
\index{reserved0@{reserved0}!npu\_set\_parallel\_mode\_t@{npu\_set\_parallel\_mode\_t}}
\doxysubsubsection{\texorpdfstring{reserved0}{reserved0}}
{\footnotesize\ttfamily \label{structnpu__set__parallel__mode__t_af5b8886d36eb1b1f940ce7c7e24d49eb} 
uint32\+\_\+t npu\+\_\+set\+\_\+parallel\+\_\+mode\+\_\+t\+::reserved0}

\Hypertarget{structnpu__set__parallel__mode__t_a4724186e606d25b1b730607176fa99c7}\index{npu\_set\_parallel\_mode\_t@{npu\_set\_parallel\_mode\_t}!reserved1@{reserved1}}
\index{reserved1@{reserved1}!npu\_set\_parallel\_mode\_t@{npu\_set\_parallel\_mode\_t}}
\doxysubsubsection{\texorpdfstring{reserved1}{reserved1}}
{\footnotesize\ttfamily \label{structnpu__set__parallel__mode__t_a4724186e606d25b1b730607176fa99c7} 
uint32\+\_\+t npu\+\_\+set\+\_\+parallel\+\_\+mode\+\_\+t\+::reserved1}



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
Face\+\_\+\+Access\+\_\+inferencing/src/edge-\/impulse-\/sdk/porting/ethos-\/core-\/driver/src/\mbox{\hyperlink{ethosu65__interface_8h}{ethosu65\+\_\+interface.\+h}}\end{DoxyCompactItemize}
