Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date             : Fri Apr 28 01:10:13 2017
| Host             : DESKTOP-707DVJK running 64-bit major release  (build 9200)
| Command          : report_power -file cpu_power_routed.rpt -pb cpu_power_summary_routed.pb -rpx cpu_power_routed.rpx
| Design           : cpu
| Device           : xc7a100tcsg324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-----------------------------------+
| Total On-Chip Power (W)  | 176.241 (Junction temp exceeded!) |
| Dynamic (W)              | 175.449                           |
| Device Static (W)        | 0.792                             |
| Effective TJA (C/W)      | 4.6                               |
| Max Ambient (C)          | 0.0                               |
| Junction Temperature (C) | 125.0                             |
| Confidence Level         | Low                               |
| Setting File             | ---                               |
| Simulation Activity File | ---                               |
| Design Nets Matched      | NA                                |
+--------------------------+-----------------------------------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Slice Logic              |    26.149 |     3919 |       --- |             --- |
|   LUT as Logic           |    21.392 |     1561 |     63400 |            2.46 |
|   LUT as Distributed RAM |     3.677 |      512 |     19000 |            2.69 |
|   F7/F8 Muxes            |     0.788 |      477 |     63400 |            0.75 |
|   CARRY4                 |     0.261 |       45 |     15850 |            0.28 |
|   Register               |     0.027 |     1024 |    126800 |            0.81 |
|   BUFG                   |     0.006 |        1 |        32 |            3.13 |
|   Others                 |     0.000 |       10 |       --- |             --- |
| Signals                  |    41.920 |     2986 |       --- |             --- |
| Block RAM                |     0.129 |        1 |       135 |            0.74 |
| I/O                      |   107.251 |      131 |       210 |           62.38 |
| Static Power             |     0.792 |          |           |                 |
| Total                    |   176.242 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |    68.755 |      68.191 |      0.563 |
| Vccaux    |       1.800 |     8.872 |       8.779 |      0.093 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |    50.806 |      50.802 |      0.004 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.029 |       0.010 |      0.019 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------------------------------+-----------+
| Name                                         | Power (W) |
+----------------------------------------------+-----------+
| cpu                                          |   175.449 |
|   aaalu                                      |     0.531 |
|     as32_1                                   |     0.495 |
|   addoffset                                  |     0.117 |
|   addpc4                                     |     0.379 |
|   dmem                                       |     7.244 |
|     tmp_reg_0_255_0_0                        |     0.040 |
|     tmp_reg_0_255_10_10                      |     0.043 |
|     tmp_reg_0_255_11_11                      |     0.039 |
|     tmp_reg_0_255_12_12                      |     0.043 |
|     tmp_reg_0_255_13_13                      |     0.038 |
|     tmp_reg_0_255_14_14                      |     0.041 |
|     tmp_reg_0_255_15_15                      |     0.041 |
|     tmp_reg_0_255_16_16                      |     0.043 |
|     tmp_reg_0_255_17_17                      |     0.042 |
|     tmp_reg_0_255_18_18                      |     0.042 |
|     tmp_reg_0_255_19_19                      |     0.038 |
|     tmp_reg_0_255_1_1                        |     0.042 |
|     tmp_reg_0_255_20_20                      |     0.038 |
|     tmp_reg_0_255_21_21                      |     0.040 |
|     tmp_reg_0_255_22_22                      |     0.041 |
|     tmp_reg_0_255_23_23                      |     0.040 |
|     tmp_reg_0_255_24_24                      |     0.038 |
|     tmp_reg_0_255_25_25                      |     0.041 |
|     tmp_reg_0_255_26_26                      |     0.040 |
|     tmp_reg_0_255_27_27                      |     0.040 |
|     tmp_reg_0_255_28_28                      |     0.042 |
|     tmp_reg_0_255_29_29                      |     0.040 |
|     tmp_reg_0_255_2_2                        |     0.040 |
|     tmp_reg_0_255_30_30                      |     0.040 |
|     tmp_reg_0_255_31_31                      |     0.038 |
|     tmp_reg_0_255_3_3                        |     0.043 |
|     tmp_reg_0_255_4_4                        |     0.042 |
|     tmp_reg_0_255_5_5                        |     0.043 |
|     tmp_reg_0_255_6_6                        |     0.040 |
|     tmp_reg_0_255_7_7                        |     0.042 |
|     tmp_reg_0_255_8_8                        |     0.038 |
|     tmp_reg_0_255_9_9                        |     0.047 |
|     tmp_reg_256_511_0_0                      |     0.038 |
|     tmp_reg_256_511_10_10                    |     0.044 |
|     tmp_reg_256_511_11_11                    |     0.040 |
|     tmp_reg_256_511_12_12                    |     0.043 |
|     tmp_reg_256_511_13_13                    |     0.040 |
|     tmp_reg_256_511_14_14                    |     0.040 |
|     tmp_reg_256_511_15_15                    |     0.045 |
|     tmp_reg_256_511_16_16                    |     0.040 |
|     tmp_reg_256_511_17_17                    |     0.044 |
|     tmp_reg_256_511_18_18                    |     0.044 |
|     tmp_reg_256_511_19_19                    |     0.042 |
|     tmp_reg_256_511_1_1                      |     0.040 |
|     tmp_reg_256_511_20_20                    |     0.043 |
|     tmp_reg_256_511_21_21                    |     0.043 |
|     tmp_reg_256_511_22_22                    |     0.040 |
|     tmp_reg_256_511_23_23                    |     0.040 |
|     tmp_reg_256_511_24_24                    |     0.040 |
|     tmp_reg_256_511_25_25                    |     0.040 |
|     tmp_reg_256_511_26_26                    |     0.040 |
|     tmp_reg_256_511_27_27                    |     0.040 |
|     tmp_reg_256_511_28_28                    |     0.045 |
|     tmp_reg_256_511_29_29                    |     0.040 |
|     tmp_reg_256_511_2_2                      |     0.041 |
|     tmp_reg_256_511_30_30                    |     0.038 |
|     tmp_reg_256_511_31_31                    |     0.044 |
|     tmp_reg_256_511_3_3                      |     0.042 |
|     tmp_reg_256_511_4_4                      |     0.041 |
|     tmp_reg_256_511_5_5                      |     0.044 |
|     tmp_reg_256_511_6_6                      |     0.042 |
|     tmp_reg_256_511_7_7                      |     0.040 |
|     tmp_reg_256_511_8_8                      |     0.042 |
|     tmp_reg_256_511_9_9                      |     0.043 |
|     tmp_reg_512_767_0_0                      |     0.044 |
|     tmp_reg_512_767_10_10                    |     0.040 |
|     tmp_reg_512_767_11_11                    |     0.037 |
|     tmp_reg_512_767_12_12                    |     0.038 |
|     tmp_reg_512_767_13_13                    |     0.040 |
|     tmp_reg_512_767_14_14                    |     0.040 |
|     tmp_reg_512_767_15_15                    |     0.042 |
|     tmp_reg_512_767_16_16                    |     0.041 |
|     tmp_reg_512_767_17_17                    |     0.040 |
|     tmp_reg_512_767_18_18                    |     0.040 |
|     tmp_reg_512_767_19_19                    |     0.041 |
|     tmp_reg_512_767_1_1                      |     0.038 |
|     tmp_reg_512_767_20_20                    |     0.044 |
|     tmp_reg_512_767_21_21                    |     0.041 |
|     tmp_reg_512_767_22_22                    |     0.044 |
|     tmp_reg_512_767_23_23                    |     0.044 |
|     tmp_reg_512_767_24_24                    |     0.040 |
|     tmp_reg_512_767_25_25                    |     0.044 |
|     tmp_reg_512_767_26_26                    |     0.044 |
|     tmp_reg_512_767_27_27                    |     0.044 |
|     tmp_reg_512_767_28_28                    |     0.040 |
|     tmp_reg_512_767_29_29                    |     0.038 |
|     tmp_reg_512_767_2_2                      |     0.041 |
|     tmp_reg_512_767_30_30                    |     0.047 |
|     tmp_reg_512_767_31_31                    |     0.040 |
|     tmp_reg_512_767_3_3                      |     0.043 |
|     tmp_reg_512_767_4_4                      |     0.038 |
|     tmp_reg_512_767_5_5                      |     0.045 |
|     tmp_reg_512_767_6_6                      |     0.043 |
|     tmp_reg_512_767_7_7                      |     0.041 |
|     tmp_reg_512_767_8_8                      |     0.044 |
|     tmp_reg_512_767_9_9                      |     0.037 |
|     tmp_reg_768_1023_0_0                     |     0.044 |
|     tmp_reg_768_1023_10_10                   |     0.041 |
|     tmp_reg_768_1023_11_11                   |     0.040 |
|     tmp_reg_768_1023_12_12                   |     0.040 |
|     tmp_reg_768_1023_13_13                   |     0.044 |
|     tmp_reg_768_1023_14_14                   |     0.042 |
|     tmp_reg_768_1023_15_15                   |     0.038 |
|     tmp_reg_768_1023_16_16                   |     0.040 |
|     tmp_reg_768_1023_17_17                   |     0.040 |
|     tmp_reg_768_1023_18_18                   |     0.041 |
|     tmp_reg_768_1023_19_19                   |     0.040 |
|     tmp_reg_768_1023_1_1                     |     0.036 |
|     tmp_reg_768_1023_20_20                   |     0.040 |
|     tmp_reg_768_1023_21_21                   |     0.039 |
|     tmp_reg_768_1023_22_22                   |     0.043 |
|     tmp_reg_768_1023_23_23                   |     0.042 |
|     tmp_reg_768_1023_24_24                   |     0.049 |
|     tmp_reg_768_1023_25_25                   |     0.043 |
|     tmp_reg_768_1023_26_26                   |     0.038 |
|     tmp_reg_768_1023_27_27                   |     0.038 |
|     tmp_reg_768_1023_28_28                   |     0.047 |
|     tmp_reg_768_1023_29_29                   |     0.040 |
|     tmp_reg_768_1023_2_2                     |     0.042 |
|     tmp_reg_768_1023_30_30                   |     0.040 |
|     tmp_reg_768_1023_31_31                   |     0.041 |
|     tmp_reg_768_1023_3_3                     |     0.040 |
|     tmp_reg_768_1023_4_4                     |     0.040 |
|     tmp_reg_768_1023_5_5                     |     0.038 |
|     tmp_reg_768_1023_6_6                     |     0.040 |
|     tmp_reg_768_1023_7_7                     |     0.049 |
|     tmp_reg_768_1023_8_8                     |     0.046 |
|     tmp_reg_768_1023_9_9                     |     0.044 |
|   iram                                       |     6.485 |
|     U0                                       |     6.485 |
|       inst_blk_mem_gen                       |     6.485 |
|         gnbram.gnativebmg.native_blk_mem_gen |     6.485 |
|           valid.cstr                         |     6.485 |
|             ramloop[0].ram.r                 |     6.485 |
|               prim_init.ram                  |     6.485 |
|   pcccc                                      |     1.841 |
|   regf                                       |    51.493 |
+----------------------------------------------+-----------+


