INFO: [VRFC 10-2263] Analyzing Verilog file "/home/shuhangtan/Ece_498/Practice/shifter2/shifter2.sim/sim_1/impl/timing/xsim/BS_TB_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter2
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "/home/shuhangtan/Ece_498/Practice/shifter2/shifter2.srcs/sim_1/imports/new/BS_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'BS_TB'
