
---------- Begin Simulation Statistics ----------
final_tick                                78386910000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  55417                       # Simulator instruction rate (inst/s)
host_mem_usage                                 967780                       # Number of bytes of host memory used
host_op_rate                                   111499                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1804.50                       # Real time elapsed on the host
host_tick_rate                               43439654                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     201200649                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.078387                       # Number of seconds simulated
sim_ticks                                 78386910000                       # Number of ticks simulated
system.cpu.cc_regfile_reads                  99560521                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 58165916                       # number of cc regfile writes
system.cpu.committedInsts                   100000000                       # Number of Instructions Simulated
system.cpu.committedOps                     201200649                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.567738                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.567738                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                   3270400                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  1631922                       # number of floating regfile writes
system.cpu.idleCycles                         9488686                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts              1823368                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                 23141359                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.472214                       # Inst execution rate
system.cpu.iew.exec_refs                     50958523                       # number of memory reference insts executed
system.cpu.iew.exec_stores                   18754082                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 6213662                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              34018535                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts               4558                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts            127042                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             19929001                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           244342646                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              32204441                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           2375528                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             230804663                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                  44639                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents               1963608                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                1626274                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles               2021512                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents          26926                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect      1273587                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         549781                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                 250231508                       # num instructions consuming a value
system.cpu.iew.wb_count                     229424843                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.637507                       # average fanout of values written-back
system.cpu.iew.wb_producers                 159524275                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.463413                       # insts written-back per cycle
system.cpu.iew.wb_sent                      229979047                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                355364594                       # number of integer regfile reads
system.cpu.int_regfile_writes               184052488                       # number of integer regfile writes
system.cpu.ipc                               0.637862                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.637862                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass           3171718      1.36%      1.36% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             176803162     75.82%     77.18% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               281764      0.12%     77.30% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                154269      0.07%     77.37% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              120277      0.05%     77.42% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     77.42% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  96      0.00%     77.42% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     77.42% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     77.42% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     77.42% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     77.42% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     77.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                23048      0.01%     77.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     77.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu               394569      0.17%     77.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   74      0.00%     77.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt               123630      0.05%     77.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              370758      0.16%     77.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     77.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     77.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift              11144      0.00%     77.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     77.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     77.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     77.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               8      0.00%     77.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     77.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               6      0.00%     77.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt             110      0.00%     77.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               1      0.00%     77.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     77.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult             53      0.00%     77.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     77.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     77.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     77.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     77.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     77.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     77.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     77.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     77.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     77.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     77.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     77.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     77.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     77.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     77.82% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             32015976     13.73%     91.55% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            17710628      7.60%     99.14% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          673283      0.29%     99.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite        1325624      0.57%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              233180198                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                 3293939                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads             6442701                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses      3002637                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            4224933                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                     3063107                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.013136                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 2631938     85.92%     85.92% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     85.92% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     85.92% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     85.92% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     85.92% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     85.92% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     85.92% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     85.92% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     85.92% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     85.92% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     85.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      6      0.00%     85.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     85.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                  28511      0.93%     86.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     86.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                    415      0.01%     86.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                   953      0.03%     86.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     86.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     86.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                  304      0.01%     86.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     86.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     86.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     86.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     86.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     86.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     86.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     86.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     86.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     86.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     86.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     86.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     86.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     86.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     86.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     86.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     86.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     86.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     86.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     86.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     86.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     86.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     86.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     86.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     86.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     86.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     86.91% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 165825      5.41%     92.32% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                106244      3.47%     95.79% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead             53865      1.76%     97.55% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite            75046      2.45%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              229777648                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          610462291                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    226422206                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         283285907                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  244320137                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 233180198                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded               22509                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined        43141969                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued            196361                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved          14682                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     46669063                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples     147285135                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.583189                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.208202                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            82419547     55.96%     55.96% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            11146283      7.57%     63.53% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            11708348      7.95%     71.48% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            11131997      7.56%     79.03% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             9842747      6.68%     85.72% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             7828761      5.32%     91.03% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             7501914      5.09%     96.13% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             3949353      2.68%     98.81% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8             1756185      1.19%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       147285135                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.487367                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads           1050335                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          1770226                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             34018535                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            19929001                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                99849566                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     54                       # number of misc regfile writes
system.cpu.numCycles                        156773821                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                         1513079                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                   111                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       184789                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        377762                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests        51851                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops          102                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      4535092                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         2698                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      9071676                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           2800                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                           250                       # Clock period in ticks
system.cpu.branchPred.lookups                27665421                       # Number of BP lookups
system.cpu.branchPred.condPredicted          19198607                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           2024113                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             12644397                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                10600197                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             83.833156                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 2558375                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect              38305                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups         1163482                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             567581                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           595901                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted       294139                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts        42747248                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            7827                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           1590712                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples    140904625                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.427921                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.401400                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0        87112950     61.82%     61.82% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1        12514155      8.88%     70.71% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2         8234688      5.84%     76.55% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3        12904397      9.16%     85.71% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4         3769539      2.68%     88.38% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5         2335090      1.66%     90.04% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6         2106066      1.49%     91.53% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7         1307995      0.93%     92.46% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8        10619745      7.54%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total    140904625                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted            100000000                       # Number of instructions committed
system.cpu.commit.opsCommitted              201200649                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                    44727849                       # Number of memory references committed
system.cpu.commit.loads                      28062285                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                        4584                       # Number of memory barriers committed
system.cpu.commit.branches                   20806579                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                    2470067                       # Number of committed floating point instructions.
system.cpu.commit.integer                   198196507                       # Number of committed integer instructions.
system.cpu.commit.functionCalls               2041639                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass      2134652      1.06%      1.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu    152981825     76.03%     77.10% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult       267686      0.13%     77.23% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv       142996      0.07%     77.30% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd       105110      0.05%     77.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     77.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt           96      0.00%     77.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     77.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     77.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     77.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     77.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     77.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd        20062      0.01%     77.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     77.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu       354750      0.18%     77.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp           66      0.00%     77.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt       109018      0.05%     77.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc       350255      0.17%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift         6127      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            7      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            2      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt           99      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            1      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult           48      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead     27651913     13.74%     91.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite     15638360      7.77%     99.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead       410372      0.20%     99.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite      1027204      0.51%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total    201200649                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples      10619745                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data     44452168                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         44452168                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     44493122                       # number of overall hits
system.cpu.dcache.overall_hits::total        44493122                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      1358758                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1358758                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1361573                       # number of overall misses
system.cpu.dcache.overall_misses::total       1361573                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  34737221977                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  34737221977                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  34737221977                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  34737221977                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     45810926                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     45810926                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     45854695                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     45854695                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.029660                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.029660                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.029693                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.029693                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 25565.422229                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 25565.422229                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 25512.566698                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 25512.566698                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       225175                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          510                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              8326                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               4                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    27.044799                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   127.500000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       512111                       # number of writebacks
system.cpu.dcache.writebacks::total            512111                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       475447                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       475447                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       475447                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       475447                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       883311                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       883311                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       884685                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       884685                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  20831536481                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  20831536481                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  20888024981                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  20888024981                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.019282                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.019282                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.019293                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.019293                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 23583.467749                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 23583.467749                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 23610.691920                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 23610.691920                       # average overall mshr miss latency
system.cpu.dcache.replacements                 883802                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     28026375                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        28026375                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      1114666                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1114666                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  25401917000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  25401917000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     29141041                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     29141041                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.038251                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.038251                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 22788.814766                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 22788.814766                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       473060                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       473060                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       641606                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       641606                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  11797896000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  11797896000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.022017                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.022017                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 18388.069937                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 18388.069937                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     16425793                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       16425793                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       244092                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       244092                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   9335304977                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   9335304977                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     16669885                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     16669885                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.014643                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.014643                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 38245.026371                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 38245.026371                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         2387                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         2387                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       241705                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       241705                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   9033640481                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   9033640481                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.014500                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.014500                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 37374.652907                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 37374.652907                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data        40954                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         40954                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         2815                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         2815                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data        43769                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        43769                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.064315                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.064315                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         1374                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         1374                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data     56488500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     56488500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.031392                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.031392                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 41112.445415                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 41112.445415                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  78386910000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.786259                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            45377952                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            884314                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             51.314298                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            163000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.786259                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999583                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999583                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           61                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          307                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          137                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          92593704                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         92593704                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  78386910000                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                 87334484                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles              18610966                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                  38162390                       # Number of cycles decode is running
system.cpu.decode.unblockCycles               1551021                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                1626274                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved             10641230                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                444296                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts              255257683                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts               2107980                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                    32201468                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    18758830                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                        299350                       # TLB misses on read requests
system.cpu.dtb.wrMisses                         45471                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  78386910000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  78386910000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  78386910000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles           90775517                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                      131547788                       # Number of instructions fetch has processed
system.cpu.fetch.branches                    27665421                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           13726153                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                      54402912                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                 4127614                       # Number of cycles fetch has spent squashing
system.cpu.fetch.tlbCycles                         67                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.miscStallCycles                 5110                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles         36809                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles           28                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles          885                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                  20741755                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes               1238941                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples          147285135                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              1.797055                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.105789                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                105500966     71.63%     71.63% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                  2250442      1.53%     73.16% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                  2438520      1.66%     74.81% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                  1989370      1.35%     76.16% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                  2883647      1.96%     78.12% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                  3052532      2.07%     80.20% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                  2842565      1.93%     82.13% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                  2885471      1.96%     84.08% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                 23441622     15.92%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total            147285135                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.176467                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.839093                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst     16812646                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         16812646                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     16812646                       # number of overall hits
system.cpu.icache.overall_hits::total        16812646                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst      3929101                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        3929101                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst      3929101                       # number of overall misses
system.cpu.icache.overall_misses::total       3929101                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  52734707969                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  52734707969                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  52734707969                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  52734707969                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     20741747                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     20741747                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     20741747                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     20741747                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.189430                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.189430                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.189430                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.189430                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 13421.570983                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13421.570983                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 13421.570983                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13421.570983                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs        15680                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs              1029                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    15.238095                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks      3651146                       # number of writebacks
system.cpu.icache.writebacks::total           3651146                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst       277061                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total       277061                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst       277061                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total       277061                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst      3652040                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      3652040                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst      3652040                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      3652040                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  46893819975                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  46893819975                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  46893819975                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  46893819975                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.176072                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.176072                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.176072                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.176072                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 12840.445333                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12840.445333                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 12840.445333                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12840.445333                       # average overall mshr miss latency
system.cpu.icache.replacements                3651146                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     16812646                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        16812646                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst      3929101                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       3929101                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  52734707969                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  52734707969                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     20741747                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     20741747                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.189430                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.189430                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 13421.570983                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13421.570983                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst       277061                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total       277061                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst      3652040                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      3652040                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  46893819975                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  46893819975                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.176072                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.176072                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 12840.445333                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12840.445333                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  78386910000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.615888                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            20464685                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           3652039                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              5.603633                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             79500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.615888                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999250                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999250                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          281                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          224                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          45135533                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         45135533                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  78386910000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    20748203                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                        378076                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  78386910000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  78386910000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  78386910000                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                     2936829                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                 5956250                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                17369                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation               26926                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                3263432                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                58860                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                   6295                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON  78386910000                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                1626274                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                 88548217                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                10125125                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           3981                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                  38378174                       # Number of cycles rename is running
system.cpu.rename.unblockCycles               8603364                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts              251567450                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                124673                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 713185                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                 524127                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                7087409                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents             151                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands           268188826                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                   620590376                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                393468173                       # Number of integer rename lookups
system.cpu.rename.fpLookups                   3691896                       # Number of floating rename lookups
system.cpu.rename.committedMaps             214580217                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                 53608578                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                     115                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  81                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   5147199                       # count of insts added to the skid buffer
system.cpu.rob.reads                        374059942                       # The number of ROB reads
system.cpu.rob.writes                       494316389                       # The number of ROB writes
system.cpu.thread_0.numInsts                100000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                  201200649                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst              3611310                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               731459                       # number of demand (read+write) hits
system.l2.demand_hits::total                  4342769                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst             3611310                       # number of overall hits
system.l2.overall_hits::.cpu.data              731459                       # number of overall hits
system.l2.overall_hits::total                 4342769                       # number of overall hits
system.l2.demand_misses::.cpu.inst              40135                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             152855                       # number of demand (read+write) misses
system.l2.demand_misses::total                 192990                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst             40135                       # number of overall misses
system.l2.overall_misses::.cpu.data            152855                       # number of overall misses
system.l2.overall_misses::total                192990                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst   3124655500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  11675443500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      14800099000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst   3124655500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  11675443500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     14800099000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst          3651445                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           884314                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              4535759                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst         3651445                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          884314                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             4535759                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.010992                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.172851                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.042549                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.010992                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.172851                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.042549                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 77853.631494                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 76382.476857                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 76688.424271                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 77853.631494                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 76382.476857                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 76688.424271                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              107606                       # number of writebacks
system.l2.writebacks::total                    107606                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst              12                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  12                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst             12                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 12                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst         40123                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        152855                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            192978                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst        40123                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       152855                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           192978                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst   2715212000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  10120768250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  12835980250                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst   2715212000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  10120768250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  12835980250                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.010988                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.172851                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.042546                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.010988                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.172851                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.042546                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 67672.207961                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 66211.561611                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 66515.251739                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 67672.207961                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 66211.561611                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 66515.251739                       # average overall mshr miss latency
system.l2.replacements                         186773                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       512111                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           512111                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       512111                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       512111                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      3649283                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          3649283                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      3649283                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      3649283                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          559                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           559                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.cpu.data              370                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  370                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu.data              4                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  4                       # number of UpgradeReq misses
system.l2.UpgradeReq_accesses::.cpu.data          374                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              374                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu.data     0.010695                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.010695                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses::.cpu.data            4                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             4                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu.data        54000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total        54000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu.data     0.010695                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.010695                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu.data        13500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        13500                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu.data            146519                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                146519                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           95289                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               95289                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   7036861000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    7036861000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        241808                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            241808                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.394069                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.394069                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 73847.568974                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 73847.568974                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        95289                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          95289                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   6066303750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   6066303750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.394069                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.394069                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 63662.161949                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 63662.161949                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst        3611310                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            3611310                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst        40135                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            40135                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst   3124655500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   3124655500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst      3651445                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        3651445                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.010992                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.010992                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 77853.631494                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77853.631494                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst           12                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            12                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst        40123                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        40123                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst   2715212000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   2715212000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.010988                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.010988                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 67672.207961                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67672.207961                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        584940                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            584940                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        57566                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           57566                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   4638582500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   4638582500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       642506                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        642506                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.089596                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.089596                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 80578.509884                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 80578.509884                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data        57566                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        57566                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   4054464500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   4054464500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.089596                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.089596                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 70431.582879                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 70431.582879                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  78386910000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8172.826330                       # Cycle average of tags in use
system.l2.tags.total_refs                     9066428                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    194965                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     46.502849                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     68750                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     195.022344                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      3078.247382                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      4899.556604                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.023806                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.375763                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.598090                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.997659                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          117                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1167                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3648                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         3254                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  72730989                       # Number of tag accesses
system.l2.tags.data_accesses                 72730989                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  78386910000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    107606.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     40123.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    152526.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000591511750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         6347                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         6347                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              503781                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             101327                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      192978                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     107606                       # Number of write requests accepted
system.mem_ctrls.readBursts                    192978                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   107606                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    329                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.07                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.76                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                192978                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               107606                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  161418                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   22894                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    7269                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1010                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      50                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2835                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2912                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   5768                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   6205                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   6349                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   6401                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   6414                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   6419                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   6409                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   6426                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   6442                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   6473                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   6448                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   6492                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   6514                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   6375                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   6352                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   6347                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         6347                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      30.350559                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     27.270472                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     95.937323                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          6344     99.95%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            1      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7424-7679            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          6347                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         6347                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.949898                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.917593                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.053416                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             3411     53.74%     53.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               80      1.26%     55.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2653     41.80%     96.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              175      2.76%     99.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               22      0.35%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                6      0.09%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          6347                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                   21056                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                12350592                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              6886784                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    157.56                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     87.86                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   78385215500                       # Total gap between requests
system.mem_ctrls.avgGap                     260776.41                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst      2567872                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      9761664                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      6885184                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 32758938.960599415004                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 124531812.773331657052                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 87835889.946420893073                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst        40123                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       152855                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       107606                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst   1391106250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   5079549500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 1860717622000                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     34671.04                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     33231.16                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  17291950.47                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst      2567872                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      9782720                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      12350592                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst      2567872                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total      2567872                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      6886784                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      6886784                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst        40123                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       152855                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         192978                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       107606                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        107606                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst     32758939                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    124800429                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        157559368                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst     32758939                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     32758939                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     87856302                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        87856302                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     87856302                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst     32758939                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    124800429                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       245415670                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               192649                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              107581                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        12692                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        11521                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        11759                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        11805                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        11269                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        11955                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        12389                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        14545                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        13478                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        11453                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        11151                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        11523                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        10338                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        10816                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        12880                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        13075                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         6851                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         6837                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         6154                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         6666                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         6124                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         6575                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         6450                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         7378                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         7522                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         7149                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         6390                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         6494                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         6147                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         6466                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         6717                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         7661                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              2858487000                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             963245000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         6470655750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                14837.80                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           33587.80                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              109733                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              55811                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            56.96                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           51.88                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       134685                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   142.663667                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   104.643375                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   162.827428                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        77102     57.25%     57.25% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        38628     28.68%     85.93% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        10061      7.47%     93.40% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         3489      2.59%     95.99% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         1535      1.14%     97.13% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          808      0.60%     97.73% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          514      0.38%     98.11% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          338      0.25%     98.36% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         2210      1.64%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       134685                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              12329536                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            6885184                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              157.290752                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               87.835890                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    1.92                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.23                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.69                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               55.14                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  78386910000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       485926980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       258276315                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      699255900                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     276842700                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 6187580880.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  26565588720                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy   7729551360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   42203022855                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   538.393755                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  19838062000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   2617420000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  55931428000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       475731060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       252853260                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      676257960                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     284730120                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 6187580880.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  26594109810                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy   7705533600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   42176796690                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   538.059182                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  19771607000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   2617420000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  55997883000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  78386910000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              97689                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       107606                       # Transaction distribution
system.membus.trans_dist::CleanEvict            77174                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                4                       # Transaction distribution
system.membus.trans_dist::ReadExReq             95289                       # Transaction distribution
system.membus.trans_dist::ReadExResp            95289                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         97689                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       570740                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total       570740                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 570740                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     19237376                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total     19237376                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                19237376                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            192982                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  192982    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              192982                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  78386910000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy           202046500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy          241222500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.3                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp           4294545                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       619717                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      3651146                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          450858                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             374                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            374                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           241808                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          241808                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       3652040                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       642506                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port     10954630                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2653178                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total              13607808                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port    467365760                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     89371200                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              556736960                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          187368                       # Total snoops (count)
system.tol2bus.snoopTraffic                   6924864                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          4723501                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.011604                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.107296                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                4668792     98.84%     98.84% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  54607      1.16%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                    102      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            4723501                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  78386910000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         8699095000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             11.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        5479672266                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             7.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1327675960                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
