../Testbench/srme_tb_avs_read_ent.vhd {1 {vcom -work work -2002 -explicit -stats=none D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/RMAP_Memory_Subunit_Area/Development/Testbench/srme_tb_avs_read_ent.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package srme_tb_avs_pkg
-- Compiling entity srme_tb_avs_read_ent
-- Compiling architecture rtl of srme_tb_avs_read_ent

} {} {}} ../RMAP_Memory_NFEE_Area/NFEE_AVALON_MM_RMAP_MASTER/nrme_avm_rmap_nfee_write_ent.vhd {1 {vcom -work work -2002 -explicit -stats=none D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/RMAP_Memory_NFEE_Area/Development/RMAP_Memory_NFEE_Area/NFEE_AVALON_MM_RMAP_MASTER/nrme_avm_rmap_nfee_write_ent.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package nrme_avm_rmap_nfee_pkg
-- Loading package nrme_rmap_mem_area_nfee_pkg
-- Compiling entity nrme_avm_rmap_nfee_write_ent
-- Compiling architecture RTL of nrme_avm_rmap_nfee_write_ent

} {} {}} ../RMAP_Memory_NFEE_Area/NFEE_RMAP_MEMORY/nrme_rmap_mem_area_nfee_read_ent.vhd {1 {vcom -work work -2002 -explicit -stats=none D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/RMAP_Memory_NFEE_Area/Development/RMAP_Memory_NFEE_Area/NFEE_RMAP_MEMORY/nrme_rmap_mem_area_nfee_read_ent.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package nrme_rmap_mem_area_nfee_pkg
-- Loading package nrme_avalon_mm_rmap_nfee_pkg
-- Compiling entity nrme_rmap_mem_area_nfee_read_ent
-- Compiling architecture RTL of nrme_rmap_mem_area_nfee_read_ent

} {} {}} ../RMAP_Memory_NFEE_Area/RMAP_MEMORY/nrme_rmap_mem_area_nfee_arbiter_ent.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/RMAP_Memory_NFEE_Area/Development/RMAP_Memory_NFEE_Area/RMAP_MEMORY/nrme_rmap_mem_area_nfee_arbiter_ent.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package nrme_rmap_mem_area_nfee_pkg
-- Loading package nrme_avalon_mm_rmap_nfee_pkg
-- Compiling entity nrme_rmap_mem_area_nfee_arbiter_ent
-- Compiling architecture RTL of nrme_rmap_mem_area_nfee_arbiter_ent

} {} {}} ../RMAP_Memory_NFEE_Area/NFEE_AVALON_MM_RMAP_MASTER/nrme_avm_rmap_nfee_read_ent.vhd {1 {vcom -work work -2002 -explicit -stats=none D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/RMAP_Memory_NFEE_Area/Development/RMAP_Memory_NFEE_Area/NFEE_AVALON_MM_RMAP_MASTER/nrme_avm_rmap_nfee_read_ent.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package nrme_avm_rmap_nfee_pkg
-- Loading package nrme_rmap_mem_area_nfee_pkg
-- Compiling entity nrme_avm_rmap_nfee_read_ent
-- Compiling architecture RTL of nrme_avm_rmap_nfee_read_ent

} {} {}} ../RMAP_Memory_NFEE_Area/NFEE_AVALON_MM_RMAP_MASTER/nrme_avm_rmap_nfee_pkg.vhd {1 {vcom -work work -2002 -explicit -stats=none D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/RMAP_Memory_NFEE_Area/Development/RMAP_Memory_NFEE_Area/NFEE_AVALON_MM_RMAP_MASTER/nrme_avm_rmap_nfee_pkg.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling package nrme_avm_rmap_nfee_pkg
-- Compiling package body nrme_avm_rmap_nfee_pkg
-- Loading package nrme_avm_rmap_nfee_pkg

} {} {}} ../Testbench/nrme_tb_avs_write_ent.vhd {1 {vcom -work work -2002 -explicit -stats=none D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/RMAP_Memory_NFEE_Area/Development/Testbench/nrme_tb_avs_write_ent.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package nrme_tb_avs_pkg
-- Compiling entity nrme_tb_avs_write_ent
-- Compiling architecture rtl of nrme_tb_avs_write_ent

} {} {}} ../RMAP_Memory_NFEE_Area/NFEE_RMAP_MEMORY/nrme_rmap_mem_area_nfee_read.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/RMAP_Memory_NFEE_Area/Development/RMAP_Memory_NFEE_Area/NFEE_RMAP_MEMORY/nrme_rmap_mem_area_nfee_read.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package nrme_rmap_mem_area_nfee_pkg
-- Loading package nrme_avalon_mm_rmap_nfee_pkg
-- Compiling entity nrme_rmap_mem_area_nfee_read
-- Compiling architecture RTL of nrme_rmap_mem_area_nfee_read

} {} {}} ../Testbench/nrme_tb_avs_read_ent.vhd {1 {vcom -work work -2002 -explicit -stats=none D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/RMAP_Memory_NFEE_Area/Development/Testbench/nrme_tb_avs_read_ent.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package nrme_tb_avs_pkg
-- Compiling entity nrme_tb_avs_read_ent
-- Compiling architecture rtl of nrme_tb_avs_read_ent

} {} {}} ../Testbench/nrme_tb_avs_pkg.vhd {1 {vcom -work work -2002 -explicit -stats=none D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/RMAP_Memory_NFEE_Area/Development/Testbench/nrme_tb_avs_pkg.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling package nrme_tb_avs_pkg

} {} {}} ../RMAP_Memory_NFEE_Area/RMAP_MEMORY/nrme_rmap_mem_area_nfee_pkg.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/RMAP_Memory_NFEE_Area/Development/RMAP_Memory_NFEE_Area/RMAP_MEMORY/nrme_rmap_mem_area_nfee_pkg.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling package nrme_rmap_mem_area_nfee_pkg
-- Compiling package body nrme_rmap_mem_area_nfee_pkg
-- Loading package nrme_rmap_mem_area_nfee_pkg

} {} {}} ../RMAP_Memory_Subunit_Area/srme_rmap_memory_subunit_area_top.vhd {1 {vcom -work work -2002 -explicit -stats=none D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/RMAP_Memory_Subunit_Area/Development/RMAP_Memory_Subunit_Area/srme_rmap_memory_subunit_area_top.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package srme_avalon_mm_rmap_subunit_pkg
-- Loading package srme_rmap_mem_area_subunit_pkg
-- Compiling entity srme_rmap_memory_subunit_area_top
-- Compiling architecture rtl of srme_rmap_memory_subunit_area_top
-- Loading package altera_mf_components
-- Loading entity srme_mem_area_altsyncram
-- Loading entity srme_rmap_mem_area_subunit_arbiter_ent
-- Loading entity srme_rmap_mem_area_subunit_read_ent
-- Loading entity srme_rmap_mem_area_subunit_write_ent

} {} {}} ../RMAP_Memory_Subunit_Area/SUBUNIT_RMAP_MEMORY/altera_ipcore/altsyncram/srme_mem_area_altsyncram/srme_mem_area_altsyncram.vhd {1 {vcom -work work -2002 -explicit -stats=none D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/RMAP_Memory_Subunit_Area/Development/RMAP_Memory_Subunit_Area/SUBUNIT_RMAP_MEMORY/altera_ipcore/altsyncram/srme_mem_area_altsyncram/srme_mem_area_altsyncram.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package altera_mf_components
-- Compiling entity srme_mem_area_altsyncram
-- Compiling architecture SYN of srme_mem_area_altsyncram

} {} {}} ../RMAP_Memory_NFEE_Area/RMAP_MEMORY/rmap_mem_area_nfee_read.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/RMAP_Memory_NFEE_Area/Development/RMAP_Memory_NFEE_Area/RMAP_MEMORY/rmap_mem_area_nfee_read.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package rmap_mem_area_nfee_pkg
-- Loading package avalon_mm_spacewire_pkg
-- Compiling entity rmap_mem_area_nfee_read
-- Compiling architecture RTL of rmap_mem_area_nfee_read

} {} {}} ../RMAP_Memory_NFEE_Area/RMAP_MEMORY/nrme_rmap_mem_area_nfee_write.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/RMAP_Memory_NFEE_Area/Development/RMAP_Memory_NFEE_Area/RMAP_MEMORY/nrme_rmap_mem_area_nfee_write.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package nrme_rmap_mem_area_nfee_pkg
-- Loading package nrme_avalon_mm_rmap_nfee_pkg
-- Compiling entity nrme_rmap_mem_area_nfee_write
-- Compiling architecture RTL of nrme_rmap_mem_area_nfee_write

} {} {}} ../RMAP_Memory_NFEE_Area/NFEE_RMAP_MEMORY/nrme_rmap_mem_area_nfee_arbiter_ent.vhd {1 {vcom -work work -2002 -explicit -stats=none D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/RMAP_Memory_NFEE_Area/Development/RMAP_Memory_NFEE_Area/NFEE_RMAP_MEMORY/nrme_rmap_mem_area_nfee_arbiter_ent.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package nrme_rmap_mem_area_nfee_pkg
-- Loading package nrme_avalon_mm_rmap_nfee_pkg
-- Compiling entity nrme_rmap_mem_area_nfee_arbiter_ent
-- Compiling architecture RTL of nrme_rmap_mem_area_nfee_arbiter_ent

} {} {}} ../RMAP_Memory_NFEE_Area/RMAP_MEMORY/nrme_rmap_mem_area_nfee_read.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/RMAP_Memory_NFEE_Area/Development/RMAP_Memory_NFEE_Area/RMAP_MEMORY/nrme_rmap_mem_area_nfee_read.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package nrme_rmap_mem_area_nfee_pkg
-- Loading package nrme_avalon_mm_rmap_nfee_pkg
-- Compiling entity nrme_rmap_mem_area_nfee_read
-- Compiling architecture RTL of nrme_rmap_mem_area_nfee_read

} {} {}} ../Testbench/fee_0_rmap_stimuli.vhd {1 {vcom -work work -2002 -explicit -stats=none D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/RMAP_Memory_Subunit_Area/Development/Testbench/fee_0_rmap_stimuli.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package nrme_avalon_mm_rmap_nfee_pkg
-- Compiling entity fee_0_rmap_stimuli
-- Compiling architecture RTL of fee_0_rmap_stimuli

} {} {}} ../RMAP_Memory_Subunit_Area/SUBUNIT_RMAP_MEMORY/srme_rmap_mem_area_subunit_arbiter_ent.vhd {1 {vcom -work work -2002 -explicit -stats=none D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/RMAP_Memory_Subunit_Area/Development/RMAP_Memory_Subunit_Area/SUBUNIT_RMAP_MEMORY/srme_rmap_mem_area_subunit_arbiter_ent.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package srme_rmap_mem_area_subunit_pkg
-- Loading package srme_avalon_mm_rmap_subunit_pkg
-- Compiling entity srme_rmap_mem_area_subunit_arbiter_ent
-- Compiling architecture RTL of srme_rmap_mem_area_subunit_arbiter_ent

} {} {}} ../RMAP_Memory_Subunit_Area/subunit_RMAP_MEMORY/srme_rmap_mem_area_subunit_arbiter_ent.vhd {1 {vcom -work work -2002 -explicit -stats=none D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/RMAP_Memory_Subunit_Area/Development/RMAP_Memory_Subunit_Area/SUBUNIT_RMAP_MEMORY/srme_rmap_mem_area_subunit_arbiter_ent.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package srme_rmap_mem_area_subunit_pkg
-- Loading package srme_avalon_mm_rmap_subunit_pkg
-- Compiling entity srme_rmap_mem_area_subunit_arbiter_ent
-- Compiling architecture RTL of srme_rmap_mem_area_subunit_arbiter_ent

} {} {}} ../Testbench/srme_tb_avs_write_ent.vhd {1 {vcom -work work -2002 -explicit -stats=none D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/RMAP_Memory_Subunit_Area/Development/Testbench/srme_tb_avs_write_ent.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package srme_tb_avs_pkg
-- Compiling entity srme_tb_avs_write_ent
-- Compiling architecture rtl of srme_tb_avs_write_ent

} {} {}} ../RMAP_Memory_NFEE_Area/NFEE_RMAP_MEMORY/nrme_rmap_mem_area_nfee_write_ent.vhd {1 {vcom -work work -2002 -explicit -stats=none D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/RMAP_Memory_NFEE_Area/Development/RMAP_Memory_NFEE_Area/NFEE_RMAP_MEMORY/nrme_rmap_mem_area_nfee_write_ent.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package nrme_rmap_mem_area_nfee_pkg
-- Loading package nrme_avalon_mm_rmap_nfee_pkg
-- Compiling entity nrme_rmap_mem_area_nfee_write_ent
-- Compiling architecture RTL of nrme_rmap_mem_area_nfee_write_ent

} {} {}} ../RMAP_Memory_NFEE_Area/RMAP_MEMORY/rmap_mem_area_nfee_arbiter_ent.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/RMAP_Memory_NFEE_Area/Development/RMAP_Memory_NFEE_Area/RMAP_MEMORY/rmap_mem_area_nfee_arbiter_ent.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package rmap_mem_area_nfee_pkg
-- Loading package avalon_mm_spacewire_pkg
-- Compiling entity rmap_mem_area_nfee_arbiter_ent
-- Compiling architecture RTL of rmap_mem_area_nfee_arbiter_ent

} {} {}} D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/RMAP_Memory_Subunit_Area/Development/RMAP_Memory_Subunit_Area/SUBUNIT_RMAP_MEMORY/altera_ipcore/altsyncram/srme_mem_area_altsyncram/srme_mem_area_altsyncram.vhd {1 {vcom -work work -2002 -explicit -stats=none D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/RMAP_Memory_Subunit_Area/Development/RMAP_Memory_Subunit_Area/SUBUNIT_RMAP_MEMORY/altera_ipcore/altsyncram/srme_mem_area_altsyncram/srme_mem_area_altsyncram.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package altera_mf_components
-- Compiling entity srme_mem_area_altsyncram
-- Compiling architecture SYN of srme_mem_area_altsyncram

} {} {}} ../Testbench/srme_tb_avs_pkg.vhd {1 {vcom -work work -2002 -explicit -stats=none D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/RMAP_Memory_Subunit_Area/Development/Testbench/srme_tb_avs_pkg.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling package srme_tb_avs_pkg

} {} {}} ../RMAP_Memory_Subunit_Area/SUBUNIT_RMAP_MEMORY/srme_rmap_mem_area_subunit_write_ent.vhd {1 {vcom -work work -2002 -explicit -stats=none D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/RMAP_Memory_Subunit_Area/Development/RMAP_Memory_Subunit_Area/SUBUNIT_RMAP_MEMORY/srme_rmap_mem_area_subunit_write_ent.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package srme_rmap_mem_area_subunit_pkg
-- Loading package srme_avalon_mm_rmap_subunit_pkg
-- Compiling entity srme_rmap_mem_area_subunit_write_ent
-- Compiling architecture RTL of srme_rmap_mem_area_subunit_write_ent

} {} {}} ../RMAP_Memory_NFEE_Area/NFEE_RMAP_MEMORY/nrme_rmap_mem_area_nfee_pkg.vhd {1 {vcom -work work -2002 -explicit -stats=none D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/RMAP_Memory_NFEE_Area/Development/RMAP_Memory_NFEE_Area/NFEE_RMAP_MEMORY/nrme_rmap_mem_area_nfee_pkg.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling package nrme_rmap_mem_area_nfee_pkg
-- Compiling package body nrme_rmap_mem_area_nfee_pkg
-- Loading package nrme_rmap_mem_area_nfee_pkg

} {} {}} ../RMAP_Memory_NFEE_Area/AVALON_SPACEWIRE_REGISTERS/nrme_avalon_mm_rmap_nfee_pkg.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/RMAP_Memory_NFEE_Area/Development/RMAP_Memory_NFEE_Area/AVALON_SPACEWIRE_REGISTERS/nrme_avalon_mm_rmap_nfee_pkg.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling package nrme_avalon_mm_rmap_nfee_pkg

} {} {}} ../RMAP_Memory_Subunit_Area/subunit_RMAP_MEMORY/srme_rmap_mem_area_subunit_write_ent.vhd {0 {vcom -work work -2002 -explicit -stats=none D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/RMAP_Memory_Subunit_Area/Development/RMAP_Memory_Subunit_Area/SUBUNIT_RMAP_MEMORY/srme_rmap_mem_area_subunit_write_ent.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package srme_rmap_mem_area_subunit_pkg
-- Loading package srme_avalon_mm_rmap_subunit_pkg
-- Compiling entity srme_rmap_mem_area_subunit_write_ent
-- Compiling architecture RTL of srme_rmap_mem_area_subunit_write_ent
** Error: D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/RMAP_Memory_Subunit_Area/Development/RMAP_Memory_Subunit_Area/SUBUNIT_RMAP_MEMORY/srme_rmap_mem_area_subunit_write_ent.vhd(54): (vcom-1136) Unknown identifier "rd_addr_i".
** Error: D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/RMAP_Memory_Subunit_Area/Development/RMAP_Memory_Subunit_Area/SUBUNIT_RMAP_MEMORY/srme_rmap_mem_area_subunit_write_ent.vhd(115): VHDL Compiler exiting

} {11.0 13.0} {}} ../RMAP_Memory_Subunit_Area/SUBUNIT_RMAP_MEMORY/srme_rmap_mem_area_subunit_read_ent.vhd {1 {vcom -work work -2002 -explicit -stats=none D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/RMAP_Memory_Subunit_Area/Development/RMAP_Memory_Subunit_Area/SUBUNIT_RMAP_MEMORY/srme_rmap_mem_area_subunit_read_ent.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package srme_rmap_mem_area_subunit_pkg
-- Loading package srme_avalon_mm_rmap_subunit_pkg
-- Compiling entity srme_rmap_mem_area_subunit_read_ent
-- Compiling architecture RTL of srme_rmap_mem_area_subunit_read_ent

} {} {}} ../RMAP_Memory_Subunit_Area/SUBUNIT_RMAP_MEMORY/srme_rmap_mem_area_subunit_pkg.vhd {1 {vcom -work work -2002 -explicit -stats=none D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/RMAP_Memory_Subunit_Area/Development/RMAP_Memory_Subunit_Area/SUBUNIT_RMAP_MEMORY/srme_rmap_mem_area_subunit_pkg.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling package srme_rmap_mem_area_subunit_pkg
-- Compiling package body srme_rmap_mem_area_subunit_pkg
-- Loading package srme_rmap_mem_area_subunit_pkg

} {} {}} ../RMAP_Memory_NFEE_Area/NFEE_RMAP_MEMORY/nrme_rmap_mem_area_nfee_write.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/RMAP_Memory_NFEE_Area/Development/RMAP_Memory_NFEE_Area/NFEE_RMAP_MEMORY/nrme_rmap_mem_area_nfee_write.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package nrme_rmap_mem_area_nfee_pkg
-- Loading package nrme_avalon_mm_rmap_nfee_pkg
-- Compiling entity nrme_rmap_mem_area_nfee_write
-- Compiling architecture RTL of nrme_rmap_mem_area_nfee_write

} {} {}} ../RMAP_Memory_Subunit_Area/subunit_RMAP_MEMORY/srme_rmap_mem_area_subunit_pkg.vhd {1 {vcom -work work -2002 -explicit -stats=none D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/RMAP_Memory_Subunit_Area/Development/RMAP_Memory_Subunit_Area/SUBUNIT_RMAP_MEMORY/srme_rmap_mem_area_subunit_pkg.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling package srme_rmap_mem_area_subunit_pkg
-- Compiling package body srme_rmap_mem_area_subunit_pkg
-- Loading package srme_rmap_mem_area_subunit_pkg

} {} {}} ../RMAP_Memory_Subunit_Area/subunit_RMAP_MEMORY/srme_rmap_mem_area_subunit_read_ent.vhd {2 {vcom -work work -2002 -explicit -stats=none D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/RMAP_Memory_Subunit_Area/Development/RMAP_Memory_Subunit_Area/SUBUNIT_RMAP_MEMORY/srme_rmap_mem_area_subunit_read_ent.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package srme_rmap_mem_area_subunit_pkg
-- Loading package srme_avalon_mm_rmap_subunit_pkg
-- Compiling entity srme_rmap_mem_area_subunit_read_ent
-- Compiling architecture RTL of srme_rmap_mem_area_subunit_read_ent
** Warning: D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/RMAP_Memory_Subunit_Area/Development/RMAP_Memory_Subunit_Area/SUBUNIT_RMAP_MEMORY/srme_rmap_mem_area_subunit_read_ent.vhd(36): (vcom-1272) Length of expected is 32; length of actual is 8.

} {} {}} ../RMAP_Memory_NFEE_Area/RMAP_MEMORY/rmap_mem_area_nfee_pkg.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/RMAP_Memory_NFEE_Area/Development/RMAP_Memory_NFEE_Area/RMAP_MEMORY/rmap_mem_area_nfee_pkg.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling package rmap_mem_area_nfee_pkg
-- Compiling package body rmap_mem_area_nfee_pkg
-- Loading package rmap_mem_area_nfee_pkg

} {} {}} ../RMAP_Memory_Subunit_Area/AVALON_RMAP_REGISTERS/srme_avalon_mm_rmap_subunit_pkg.vhd {1 {vcom -work work -2002 -explicit -stats=none D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/RMAP_Memory_Subunit_Area/Development/RMAP_Memory_Subunit_Area/AVALON_RMAP_REGISTERS/srme_avalon_mm_rmap_subunit_pkg.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling package srme_avalon_mm_rmap_subunit_pkg

} {} {}} ./rmap_avalon_stimuli.vhd {1 {vcom -work work -2002 -explicit -stats=none D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/RMAP_Memory_Subunit_Area/Development/Testbench/rmap_avalon_stimuli.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package nrme_avalon_mm_rmap_nfee_pkg
-- Compiling entity rmap_avalon_stimuli
-- Compiling architecture RTL of rmap_avalon_stimuli

} {} {}} ../RMAP_Memory_NFEE_Area/RMAP_MEMORY/rmap_mem_area_nfee_write.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/RMAP_Memory_NFEE_Area/Development/RMAP_Memory_NFEE_Area/RMAP_MEMORY/rmap_mem_area_nfee_write.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package rmap_mem_area_nfee_pkg
-- Loading package avalon_mm_spacewire_pkg
-- Compiling entity rmap_mem_area_nfee_write
-- Compiling architecture RTL of rmap_mem_area_nfee_write

} {} {}} ../RMAP_Memory_NFEE_Area/AVALON_RMAP_REGISTERS/nrme_avalon_mm_rmap_nfee_pkg.vhd {1 {vcom -work work -2002 -explicit -stats=none D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/RMAP_Memory_NFEE_Area/Development/RMAP_Memory_NFEE_Area/AVALON_RMAP_REGISTERS/nrme_avalon_mm_rmap_nfee_pkg.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling package nrme_avalon_mm_rmap_nfee_pkg

} {} {}} ../RMAP_Memory_NFEE_Area/AVALON_SPACEWIRE_REGISTERS/avalon_mm_spacewire_pkg.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/RMAP_Memory_NFEE_Area/Development/RMAP_Memory_NFEE_Area/AVALON_SPACEWIRE_REGISTERS/avalon_mm_spacewire_pkg.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling package avalon_mm_spacewire_pkg

} {} {}} ./testbench_top.vhd {1 {vcom -work work -2002 -explicit -stats=none D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/RMAP_Memory_Subunit_Area/Development/Testbench/testbench_top.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package srme_tb_avs_pkg
-- Compiling entity testbench_top
-- Compiling architecture RTL of testbench_top
-- Loading package nrme_avalon_mm_rmap_nfee_pkg
-- Loading entity rmap_avalon_stimuli
-- Loading entity fee_0_rmap_stimuli
-- Loading package srme_avalon_mm_rmap_subunit_pkg
-- Loading package srme_rmap_mem_area_subunit_pkg
-- Loading entity srme_rmap_memory_subunit_area_top
-- Loading entity srme_tb_avs_read_ent
-- Loading entity srme_tb_avs_write_ent

} {} {}} ../RMAP_Memory_NFEE_Area/nrme_rmap_memory_nfee_area_top.vhd {1 {vcom -work work -2002 -explicit -stats=none D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/RMAP_Memory_NFEE_Area/Development/RMAP_Memory_NFEE_Area/nrme_rmap_memory_nfee_area_top.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package nrme_avalon_mm_rmap_nfee_pkg
-- Loading package nrme_rmap_mem_area_nfee_pkg
-- Loading package nrme_avm_rmap_nfee_pkg
-- Compiling entity nrme_rmap_memory_nfee_area_top
-- Compiling architecture rtl of nrme_rmap_memory_nfee_area_top
-- Loading entity nrme_rmap_mem_area_nfee_arbiter_ent
-- Loading entity nrme_rmap_mem_area_nfee_read_ent
-- Loading entity nrme_rmap_mem_area_nfee_write_ent
-- Loading entity nrme_avm_rmap_nfee_read_ent
-- Loading entity nrme_avm_rmap_nfee_write_ent

} {} {}}
