// Seed: 1653845603
module module_0 (
    input wire id_0,
    output wire id_1,
    output supply0 id_2,
    output tri id_3,
    output wor id_4,
    output uwire id_5
);
  assign id_3 = 1;
endmodule
module module_1 (
    input supply0 id_0,
    output supply1 id_1,
    output tri id_2,
    input wor id_3,
    input tri1 id_4,
    input tri id_5,
    output supply1 id_6,
    output wand id_7,
    input supply1 id_8,
    input supply0 id_9,
    input logic id_10,
    input wor id_11,
    input wire id_12,
    output wand id_13
);
  reg id_15 = 1 == 1;
  xor primCall (id_1, id_4, id_16, id_0, id_8, id_5, id_11, id_10, id_12, id_15, id_9);
  id_16(
      .id_0(id_13), .id_1(id_6), .id_2(1), .id_3(1), .id_4(1)
  );
  always @(*) begin : LABEL_0
    if (1'b0) id_2 = 1'd0;
    else id_15 <= id_10;
  end
  module_0 modCall_1 (
      id_9,
      id_2,
      id_2,
      id_1,
      id_1,
      id_1
  );
  assign modCall_1.type_3 = 0;
endmodule
