library ieee;
use ieee.std_logic_1164.all;

entity decoder is
	port (readRegister1,readRegister2,writeRegister : in std_logic_vector(4 downto 0);
	writeData : in std_logic_vector(31 downto 0);
	readData1,readData2 : out std_logic_vector(31 downto 0);
	clk,reset : in std_logic);
end decoder;

architecture structural of registers is

component registre
	generic( n : integer := 8);
	port (inputs : in std_logic_vector(n downto 0);
	clk,reset,enable : in std_logic;
	outputs,outputs_bar : out std_logic_vector(n downto 0));
end registre;

begin
	GEN: for i in 1 to 8 generate
		reg : port map(inputs => writeData, clk=>clk, reset=>reset, enable=>);
	end generate GEN;

end structural;