// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _depthwise_conv2d_fix_1_HH_
#define _depthwise_conv2d_fix_1_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "network_mux_83_16_1_1_x.h"
#include "network_mac_muladd_7ns_5ns_4ns_11_1_1.h"
#include "network_mul_mul_16s_16s_30_1_1.h"

namespace ap_rtl {

struct depthwise_conv2d_fix_1 : public sc_module {
    // Port declarations 26
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<6> > input_height;
    sc_in< sc_lv<6> > input_width;
    sc_out< sc_lv<14> > input_r_address0;
    sc_out< sc_logic > input_r_ce0;
    sc_in< sc_lv<16> > input_r_q0;
    sc_out< sc_lv<14> > input_r_address1;
    sc_out< sc_logic > input_r_ce1;
    sc_in< sc_lv<16> > input_r_q1;
    sc_in< sc_lv<5> > output_height;
    sc_in< sc_lv<5> > output_width;
    sc_out< sc_lv<14> > output_r_address0;
    sc_out< sc_logic > output_r_ce0;
    sc_out< sc_logic > output_r_we0;
    sc_out< sc_lv<16> > output_r_d0;
    sc_out< sc_lv<7> > kernel_address0;
    sc_out< sc_logic > kernel_ce0;
    sc_in< sc_lv<16> > kernel_q0;
    sc_out< sc_lv<7> > kernel_address1;
    sc_out< sc_logic > kernel_ce1;
    sc_in< sc_lv<16> > kernel_q1;
    sc_signal< sc_lv<16> > ap_var_for_const0;


    // Module declarations
    depthwise_conv2d_fix_1(sc_module_name name);
    SC_HAS_PROCESS(depthwise_conv2d_fix_1);

    ~depthwise_conv2d_fix_1();

    sc_trace_file* mVcdFile;

    network_mux_83_16_1_1_x<1,1,16,16,16,16,16,16,16,16,3,16>* network_mux_83_16_1_1_x_U65;
    network_mac_muladd_7ns_5ns_4ns_11_1_1<1,1,7,5,4,11>* network_mac_muladd_7ns_5ns_4ns_11_1_1_U66;
    network_mul_mul_16s_16s_30_1_1<1,1,16,16,30>* network_mul_mul_16s_16s_30_1_1_U67;
    network_mul_mul_16s_16s_30_1_1<1,1,16,16,30>* network_mul_mul_16s_16s_30_1_1_U68;
    network_mul_mul_16s_16s_30_1_1<1,1,16,16,30>* network_mul_mul_16s_16s_30_1_1_U69;
    network_mul_mul_16s_16s_30_1_1<1,1,16,16,30>* network_mul_mul_16s_16s_30_1_1_U70;
    network_mul_mul_16s_16s_30_1_1<1,1,16,16,30>* network_mul_mul_16s_16s_30_1_1_U71;
    network_mul_mul_16s_16s_30_1_1<1,1,16,16,30>* network_mul_mul_16s_16s_30_1_1_U72;
    network_mul_mul_16s_16s_30_1_1<1,1,16,16,30>* network_mul_mul_16s_16s_30_1_1_U73;
    network_mul_mul_16s_16s_30_1_1<1,1,16,16,30>* network_mul_mul_16s_16s_30_1_1_U74;
    network_mul_mul_16s_16s_30_1_1<1,1,16,16,30>* network_mul_mul_16s_16s_30_1_1_U75;
    sc_signal< sc_lv<13> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<8> > indvar_flatten_reg_324;
    sc_signal< sc_lv<4> > out_h_0_reg_335;
    sc_signal< sc_lv<4> > out_w_0_reg_346;
    sc_signal< sc_lv<16> > reg_357;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< bool > ap_block_state10_pp0_stage2_iter0;
    sc_signal< bool > ap_block_state15_pp0_stage2_iter1;
    sc_signal< bool > ap_block_pp0_stage2_11001;
    sc_signal< sc_lv<1> > icmp_ln32_reg_1208;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage3;
    sc_signal< bool > ap_block_state11_pp0_stage3_iter0;
    sc_signal< bool > ap_block_state16_pp0_stage3_iter1;
    sc_signal< bool > ap_block_pp0_stage3_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage4;
    sc_signal< bool > ap_block_state12_pp0_stage4_iter0;
    sc_signal< bool > ap_block_state17_pp0_stage4_iter1;
    sc_signal< bool > ap_block_pp0_stage4_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state13_pp0_stage0_iter1;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage1;
    sc_signal< bool > ap_block_state9_pp0_stage1_iter0;
    sc_signal< bool > ap_block_state14_pp0_stage1_iter1;
    sc_signal< bool > ap_block_pp0_stage1_11001;
    sc_signal< sc_lv<1> > icmp_ln32_reg_1208_pp0_iter1_reg;
    sc_signal< sc_lv<16> > reg_362;
    sc_signal< sc_lv<7> > zext_ln40_fu_367_p1;
    sc_signal< sc_lv<7> > zext_ln40_reg_1008;
    sc_signal< sc_lv<11> > zext_ln40_1_cast23_fu_371_p1;
    sc_signal< sc_lv<11> > zext_ln40_1_cast23_reg_1013;
    sc_signal< sc_lv<7> > zext_ln48_fu_375_p1;
    sc_signal< sc_lv<7> > zext_ln48_reg_1020;
    sc_signal< sc_lv<11> > zext_ln48_1_cast_fu_379_p1;
    sc_signal< sc_lv<11> > zext_ln48_1_cast_reg_1025;
    sc_signal< sc_lv<4> > empty_fu_383_p1;
    sc_signal< sc_lv<4> > empty_reg_1030;
    sc_signal< sc_lv<8> > bound_fu_399_p2;
    sc_signal< sc_lv<8> > bound_reg_1035;
    sc_signal< sc_lv<7> > add_ln23_fu_405_p2;
    sc_signal< sc_lv<7> > add_ln23_reg_1040;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<7> > add_ln23_3_fu_410_p2;
    sc_signal< sc_lv<7> > add_ln23_3_reg_1045;
    sc_signal< sc_lv<4> > out_d_fu_421_p2;
    sc_signal< sc_lv<4> > out_d_reg_1053;
    sc_signal< sc_lv<3> > trunc_ln27_fu_431_p1;
    sc_signal< sc_lv<3> > trunc_ln27_reg_1058;
    sc_signal< sc_lv<1> > icmp_ln23_fu_415_p2;
    sc_signal< sc_lv<6> > add_ln27_fu_443_p2;
    sc_signal< sc_lv<6> > add_ln27_reg_1063;
    sc_signal< sc_lv<7> > zext_ln27_19_fu_454_p1;
    sc_signal< sc_lv<7> > zext_ln27_19_reg_1073;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_lv<16> > kernel_load_reg_1083;
    sc_signal< sc_lv<16> > kernel_load_1_reg_1098;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_lv<16> > kernel_load_2_reg_1103;
    sc_signal< sc_lv<16> > kernel_load_3_reg_1118;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_lv<16> > kernel_load_4_reg_1123;
    sc_signal< sc_lv<16> > kernel_load_5_reg_1138;
    sc_signal< sc_logic > ap_CS_fsm_state6;
    sc_signal< sc_lv<16> > kernel_load_6_reg_1143;
    sc_signal< sc_lv<30> > sext_ln27_fu_539_p1;
    sc_signal< sc_lv<30> > sext_ln27_reg_1158;
    sc_signal< sc_logic > ap_CS_fsm_state7;
    sc_signal< sc_lv<30> > sext_ln27_8_fu_542_p1;
    sc_signal< sc_lv<30> > sext_ln27_8_reg_1163;
    sc_signal< sc_lv<30> > sext_ln27_9_fu_545_p1;
    sc_signal< sc_lv<30> > sext_ln27_9_reg_1168;
    sc_signal< sc_lv<30> > sext_ln27_10_fu_548_p1;
    sc_signal< sc_lv<30> > sext_ln27_10_reg_1173;
    sc_signal< sc_lv<30> > sext_ln27_11_fu_551_p1;
    sc_signal< sc_lv<30> > sext_ln27_11_reg_1178;
    sc_signal< sc_lv<30> > sext_ln27_12_fu_554_p1;
    sc_signal< sc_lv<30> > sext_ln27_12_reg_1183;
    sc_signal< sc_lv<30> > sext_ln27_13_fu_557_p1;
    sc_signal< sc_lv<30> > sext_ln27_13_reg_1188;
    sc_signal< sc_lv<30> > sext_ln27_14_fu_560_p1;
    sc_signal< sc_lv<30> > sext_ln27_14_reg_1193;
    sc_signal< sc_lv<30> > sext_ln30_fu_564_p1;
    sc_signal< sc_lv<30> > sext_ln30_reg_1198;
    sc_signal< sc_lv<16> > tmp_5_fu_568_p10;
    sc_signal< sc_lv<16> > tmp_5_reg_1203;
    sc_signal< sc_lv<1> > icmp_ln32_fu_589_p2;
    sc_signal< sc_lv<8> > add_ln32_fu_594_p2;
    sc_signal< sc_lv<8> > add_ln32_reg_1212;
    sc_signal< sc_lv<4> > out_w_0_mid2_fu_611_p3;
    sc_signal< sc_lv<4> > out_w_0_mid2_reg_1217;
    sc_signal< sc_lv<4> > tmp10_0_0_mid2_v_v_v_2_fu_619_p3;
    sc_signal< sc_lv<4> > tmp10_0_0_mid2_v_v_v_2_reg_1224;
    sc_signal< sc_lv<7> > tmp10_0_0_mid2_v_v_fu_631_p2;
    sc_signal< sc_lv<7> > tmp10_0_0_mid2_v_v_reg_1229;
    sc_signal< sc_lv<11> > tmp10_0_0_mid2_fu_641_p2;
    sc_signal< sc_lv<11> > tmp10_0_0_mid2_reg_1235;
    sc_signal< sc_lv<7> > tmp12_mid2_v_v_fu_646_p2;
    sc_signal< sc_lv<7> > tmp12_mid2_v_v_reg_1242;
    sc_signal< sc_lv<11> > tmp10_1_0_mid2_fu_661_p2;
    sc_signal< sc_lv<11> > tmp10_1_0_mid2_reg_1247;
    sc_signal< sc_lv<11> > zext_ln40_13_fu_666_p1;
    sc_signal< sc_lv<11> > zext_ln40_13_reg_1254;
    sc_signal< sc_lv<4> > out_w_fu_679_p2;
    sc_signal< sc_lv<4> > out_w_reg_1266;
    sc_signal< sc_lv<11> > zext_ln40_15_fu_684_p1;
    sc_signal< sc_lv<11> > zext_ln40_15_reg_1271;
    sc_signal< sc_lv<11> > tmp10_2_0_mid2_fu_707_p2;
    sc_signal< sc_lv<11> > tmp10_2_0_mid2_reg_1282;
    sc_signal< sc_lv<11> > zext_ln40_17_fu_720_p1;
    sc_signal< sc_lv<11> > zext_ln40_17_reg_1289;
    sc_signal< sc_lv<11> > grp_fu_948_p3;
    sc_signal< sc_lv<11> > add_ln48_reg_1305;
    sc_signal< sc_lv<11> > add_ln48_reg_1305_pp0_iter1_reg;
    sc_signal< sc_lv<16> > trunc_ln_reg_1310;
    sc_signal< sc_lv<16> > trunc_ln48_9_reg_1315;
    sc_signal< sc_lv<11> > add_ln40_18_fu_787_p2;
    sc_signal< sc_lv<11> > add_ln40_18_reg_1330;
    sc_signal< sc_lv<11> > add_ln40_19_fu_791_p2;
    sc_signal< sc_lv<11> > add_ln40_19_reg_1335;
    sc_signal< sc_lv<11> > add_ln40_20_fu_795_p2;
    sc_signal< sc_lv<11> > add_ln40_20_reg_1340;
    sc_signal< sc_lv<16> > trunc_ln48_s_reg_1345;
    sc_signal< sc_lv<16> > trunc_ln48_8_reg_1350;
    sc_signal< sc_lv<16> > add_ln48_9_fu_833_p2;
    sc_signal< sc_lv<16> > add_ln48_9_reg_1365;
    sc_signal< sc_lv<16> > trunc_ln48_1_reg_1370;
    sc_signal< sc_lv<16> > trunc_ln48_2_reg_1375;
    sc_signal< sc_lv<16> > add_ln48_11_fu_871_p2;
    sc_signal< sc_lv<16> > add_ln48_11_reg_1385;
    sc_signal< sc_lv<16> > trunc_ln48_3_reg_1390;
    sc_signal< sc_lv<16> > trunc_ln48_4_reg_1395;
    sc_signal< sc_lv<16> > trunc_ln48_5_reg_1400;
    sc_signal< sc_lv<16> > add_ln48_16_fu_928_p2;
    sc_signal< sc_lv<16> > add_ln48_16_reg_1405;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state8;
    sc_signal< bool > ap_block_pp0_stage4_subdone;
    sc_signal< sc_lv<4> > out_d_0_reg_289;
    sc_signal< sc_logic > ap_CS_fsm_state18;
    sc_signal< sc_lv<7> > phi_mul_reg_300;
    sc_signal< sc_lv<7> > phi_mul5_reg_312;
    sc_signal< sc_lv<8> > ap_phi_mux_indvar_flatten_phi_fu_328_p4;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<4> > ap_phi_mux_out_h_0_phi_fu_339_p4;
    sc_signal< sc_lv<4> > ap_phi_mux_out_w_0_phi_fu_350_p4;
    sc_signal< sc_lv<64> > zext_ln27_10_fu_449_p1;
    sc_signal< sc_lv<64> > zext_ln27_11_fu_463_p1;
    sc_signal< sc_lv<64> > zext_ln27_12_fu_474_p1;
    sc_signal< sc_lv<64> > zext_ln27_13_fu_484_p1;
    sc_signal< sc_lv<64> > zext_ln27_14_fu_494_p1;
    sc_signal< sc_lv<64> > zext_ln27_15_fu_504_p1;
    sc_signal< sc_lv<64> > zext_ln27_16_fu_514_p1;
    sc_signal< sc_lv<64> > zext_ln27_17_fu_524_p1;
    sc_signal< sc_lv<64> > zext_ln27_18_fu_534_p1;
    sc_signal< sc_lv<64> > zext_ln40_14_fu_674_p1;
    sc_signal< bool > ap_block_pp0_stage1;
    sc_signal< sc_lv<64> > zext_ln40_16_fu_693_p1;
    sc_signal< sc_lv<64> > zext_ln40_18_fu_729_p1;
    sc_signal< bool > ap_block_pp0_stage2;
    sc_signal< sc_lv<64> > zext_ln40_19_fu_738_p1;
    sc_signal< sc_lv<64> > zext_ln40_20_fu_773_p1;
    sc_signal< bool > ap_block_pp0_stage3;
    sc_signal< sc_lv<64> > zext_ln40_21_fu_782_p1;
    sc_signal< sc_lv<64> > zext_ln40_22_fu_825_p1;
    sc_signal< bool > ap_block_pp0_stage4;
    sc_signal< sc_lv<64> > zext_ln40_23_fu_829_p1;
    sc_signal< sc_lv<64> > zext_ln40_24_fu_863_p1;
    sc_signal< sc_lv<64> > zext_ln48_2_fu_944_p1;
    sc_signal< sc_lv<4> > empty_61_fu_387_p1;
    sc_signal< sc_lv<4> > bound_fu_399_p0;
    sc_signal< sc_lv<4> > bound_fu_399_p1;
    sc_signal< sc_lv<6> > zext_ln27_fu_427_p1;
    sc_signal< sc_lv<6> > shl_ln_fu_435_p3;
    sc_signal< sc_lv<7> > add_ln27_1_fu_457_p2;
    sc_signal< sc_lv<7> > add_ln27_2_fu_468_p2;
    sc_signal< sc_lv<7> > add_ln27_3_fu_479_p2;
    sc_signal< sc_lv<7> > add_ln27_4_fu_489_p2;
    sc_signal< sc_lv<7> > add_ln27_5_fu_499_p2;
    sc_signal< sc_lv<7> > add_ln27_6_fu_509_p2;
    sc_signal< sc_lv<7> > add_ln27_7_fu_519_p2;
    sc_signal< sc_lv<7> > add_ln27_8_fu_529_p2;
    sc_signal< sc_lv<1> > icmp_ln33_fu_606_p2;
    sc_signal< sc_lv<4> > out_h_fu_600_p2;
    sc_signal< sc_lv<7> > tmp10_0_0_mid2_v_v_v_fu_627_p1;
    sc_signal< sc_lv<7> > tmp10_0_0_mid2_fu_641_p0;
    sc_signal< sc_lv<6> > tmp10_0_0_mid2_fu_641_p1;
    sc_signal< sc_lv<7> > tmp10_1_0_mid2_v_v_fu_652_p2;
    sc_signal< sc_lv<7> > tmp10_1_0_mid2_fu_661_p0;
    sc_signal< sc_lv<6> > tmp10_1_0_mid2_fu_661_p1;
    sc_signal< sc_lv<11> > add_ln40_fu_669_p2;
    sc_signal< sc_lv<11> > add_ln40_12_fu_688_p2;
    sc_signal< sc_lv<7> > tmp10_2_0_mid2_v_v_fu_698_p2;
    sc_signal< sc_lv<7> > tmp10_2_0_mid2_fu_707_p0;
    sc_signal< sc_lv<6> > tmp10_2_0_mid2_fu_707_p1;
    sc_signal< sc_lv<4> > add_ln40_13_fu_715_p2;
    sc_signal< sc_lv<11> > add_ln40_14_fu_724_p2;
    sc_signal< sc_lv<11> > add_ln40_15_fu_734_p2;
    sc_signal< sc_lv<30> > mul_ln40_fu_954_p2;
    sc_signal< sc_lv<30> > mul_ln40_9_fu_960_p2;
    sc_signal< sc_lv<11> > add_ln40_16_fu_769_p2;
    sc_signal< sc_lv<11> > add_ln40_17_fu_778_p2;
    sc_signal< sc_lv<30> > mul_ln40_10_fu_966_p2;
    sc_signal< sc_lv<30> > mul_ln40_11_fu_972_p2;
    sc_signal< sc_lv<30> > mul_ln40_12_fu_978_p2;
    sc_signal< sc_lv<30> > mul_ln40_13_fu_984_p2;
    sc_signal< sc_lv<16> > add_ln48_10_fu_867_p2;
    sc_signal< sc_lv<30> > mul_ln40_14_fu_990_p2;
    sc_signal< sc_lv<30> > mul_ln40_15_fu_996_p2;
    sc_signal< sc_lv<30> > mul_ln40_16_fu_1002_p2;
    sc_signal< sc_lv<16> > add_ln48_14_fu_919_p2;
    sc_signal< sc_lv<16> > add_ln48_15_fu_923_p2;
    sc_signal< sc_lv<16> > add_ln48_13_fu_915_p2;
    sc_signal< sc_lv<16> > add_ln48_12_fu_934_p2;
    sc_signal< sc_lv<7> > grp_fu_948_p0;
    sc_signal< sc_lv<5> > grp_fu_948_p1;
    sc_signal< sc_lv<4> > grp_fu_948_p2;
    sc_signal< sc_lv<16> > mul_ln40_fu_954_p0;
    sc_signal< sc_lv<16> > mul_ln40_9_fu_960_p0;
    sc_signal< sc_lv<16> > mul_ln40_10_fu_966_p0;
    sc_signal< sc_lv<16> > mul_ln40_11_fu_972_p0;
    sc_signal< sc_lv<16> > mul_ln40_12_fu_978_p0;
    sc_signal< sc_lv<16> > mul_ln40_13_fu_984_p0;
    sc_signal< sc_lv<16> > mul_ln40_14_fu_990_p0;
    sc_signal< sc_lv<16> > mul_ln40_15_fu_996_p0;
    sc_signal< sc_lv<16> > mul_ln40_16_fu_1002_p0;
    sc_signal< sc_lv<13> > ap_NS_fsm;
    sc_signal< bool > ap_block_pp0_stage1_subdone;
    sc_signal< bool > ap_block_pp0_stage2_subdone;
    sc_signal< bool > ap_block_pp0_stage3_subdone;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< sc_lv<8> > bound_fu_399_p00;
    sc_signal< sc_lv<8> > bound_fu_399_p10;
    sc_signal< sc_lv<11> > grp_fu_948_p00;
    sc_signal< sc_lv<11> > tmp10_0_0_mid2_fu_641_p00;
    sc_signal< sc_lv<11> > tmp10_1_0_mid2_fu_661_p00;
    sc_signal< sc_lv<11> > tmp10_2_0_mid2_fu_707_p00;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<13> ap_ST_fsm_state1;
    static const sc_lv<13> ap_ST_fsm_state2;
    static const sc_lv<13> ap_ST_fsm_state3;
    static const sc_lv<13> ap_ST_fsm_state4;
    static const sc_lv<13> ap_ST_fsm_state5;
    static const sc_lv<13> ap_ST_fsm_state6;
    static const sc_lv<13> ap_ST_fsm_state7;
    static const sc_lv<13> ap_ST_fsm_pp0_stage0;
    static const sc_lv<13> ap_ST_fsm_pp0_stage1;
    static const sc_lv<13> ap_ST_fsm_pp0_stage2;
    static const sc_lv<13> ap_ST_fsm_pp0_stage3;
    static const sc_lv<13> ap_ST_fsm_pp0_stage4;
    static const sc_lv<13> ap_ST_fsm_state18;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_9;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<7> ap_const_lv7_0;
    static const sc_lv<8> ap_const_lv8_0;
    static const sc_lv<4> ap_const_lv4_8;
    static const sc_lv<4> ap_const_lv4_1;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<7> ap_const_lv7_1;
    static const sc_lv<7> ap_const_lv7_2;
    static const sc_lv<7> ap_const_lv7_3;
    static const sc_lv<7> ap_const_lv7_4;
    static const sc_lv<7> ap_const_lv7_5;
    static const sc_lv<7> ap_const_lv7_6;
    static const sc_lv<7> ap_const_lv7_7;
    static const sc_lv<7> ap_const_lv7_8;
    static const sc_lv<16> ap_const_lv16_0;
    static const sc_lv<8> ap_const_lv8_1;
    static const sc_lv<4> ap_const_lv4_2;
    static const sc_lv<32> ap_const_lv32_E;
    static const sc_lv<32> ap_const_lv32_1D;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_add_ln23_3_fu_410_p2();
    void thread_add_ln23_fu_405_p2();
    void thread_add_ln27_1_fu_457_p2();
    void thread_add_ln27_2_fu_468_p2();
    void thread_add_ln27_3_fu_479_p2();
    void thread_add_ln27_4_fu_489_p2();
    void thread_add_ln27_5_fu_499_p2();
    void thread_add_ln27_6_fu_509_p2();
    void thread_add_ln27_7_fu_519_p2();
    void thread_add_ln27_8_fu_529_p2();
    void thread_add_ln27_fu_443_p2();
    void thread_add_ln32_fu_594_p2();
    void thread_add_ln40_12_fu_688_p2();
    void thread_add_ln40_13_fu_715_p2();
    void thread_add_ln40_14_fu_724_p2();
    void thread_add_ln40_15_fu_734_p2();
    void thread_add_ln40_16_fu_769_p2();
    void thread_add_ln40_17_fu_778_p2();
    void thread_add_ln40_18_fu_787_p2();
    void thread_add_ln40_19_fu_791_p2();
    void thread_add_ln40_20_fu_795_p2();
    void thread_add_ln40_fu_669_p2();
    void thread_add_ln48_10_fu_867_p2();
    void thread_add_ln48_11_fu_871_p2();
    void thread_add_ln48_12_fu_934_p2();
    void thread_add_ln48_13_fu_915_p2();
    void thread_add_ln48_14_fu_919_p2();
    void thread_add_ln48_15_fu_923_p2();
    void thread_add_ln48_16_fu_928_p2();
    void thread_add_ln48_9_fu_833_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp0_stage1();
    void thread_ap_CS_fsm_pp0_stage2();
    void thread_ap_CS_fsm_pp0_stage3();
    void thread_ap_CS_fsm_pp0_stage4();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state18();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state5();
    void thread_ap_CS_fsm_state6();
    void thread_ap_CS_fsm_state7();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp0_stage1();
    void thread_ap_block_pp0_stage1_11001();
    void thread_ap_block_pp0_stage1_subdone();
    void thread_ap_block_pp0_stage2();
    void thread_ap_block_pp0_stage2_11001();
    void thread_ap_block_pp0_stage2_subdone();
    void thread_ap_block_pp0_stage3();
    void thread_ap_block_pp0_stage3_11001();
    void thread_ap_block_pp0_stage3_subdone();
    void thread_ap_block_pp0_stage4();
    void thread_ap_block_pp0_stage4_11001();
    void thread_ap_block_pp0_stage4_subdone();
    void thread_ap_block_state10_pp0_stage2_iter0();
    void thread_ap_block_state11_pp0_stage3_iter0();
    void thread_ap_block_state12_pp0_stage4_iter0();
    void thread_ap_block_state13_pp0_stage0_iter1();
    void thread_ap_block_state14_pp0_stage1_iter1();
    void thread_ap_block_state15_pp0_stage2_iter1();
    void thread_ap_block_state16_pp0_stage3_iter1();
    void thread_ap_block_state17_pp0_stage4_iter1();
    void thread_ap_block_state8_pp0_stage0_iter0();
    void thread_ap_block_state9_pp0_stage1_iter0();
    void thread_ap_condition_pp0_exit_iter0_state8();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_phi_mux_indvar_flatten_phi_fu_328_p4();
    void thread_ap_phi_mux_out_h_0_phi_fu_339_p4();
    void thread_ap_phi_mux_out_w_0_phi_fu_350_p4();
    void thread_ap_ready();
    void thread_bound_fu_399_p0();
    void thread_bound_fu_399_p00();
    void thread_bound_fu_399_p1();
    void thread_bound_fu_399_p10();
    void thread_bound_fu_399_p2();
    void thread_empty_61_fu_387_p1();
    void thread_empty_fu_383_p1();
    void thread_grp_fu_948_p0();
    void thread_grp_fu_948_p00();
    void thread_grp_fu_948_p1();
    void thread_grp_fu_948_p2();
    void thread_icmp_ln23_fu_415_p2();
    void thread_icmp_ln32_fu_589_p2();
    void thread_icmp_ln33_fu_606_p2();
    void thread_input_r_address0();
    void thread_input_r_address1();
    void thread_input_r_ce0();
    void thread_input_r_ce1();
    void thread_kernel_address0();
    void thread_kernel_address1();
    void thread_kernel_ce0();
    void thread_kernel_ce1();
    void thread_mul_ln40_10_fu_966_p0();
    void thread_mul_ln40_11_fu_972_p0();
    void thread_mul_ln40_12_fu_978_p0();
    void thread_mul_ln40_13_fu_984_p0();
    void thread_mul_ln40_14_fu_990_p0();
    void thread_mul_ln40_15_fu_996_p0();
    void thread_mul_ln40_16_fu_1002_p0();
    void thread_mul_ln40_9_fu_960_p0();
    void thread_mul_ln40_fu_954_p0();
    void thread_out_d_fu_421_p2();
    void thread_out_h_fu_600_p2();
    void thread_out_w_0_mid2_fu_611_p3();
    void thread_out_w_fu_679_p2();
    void thread_output_r_address0();
    void thread_output_r_ce0();
    void thread_output_r_d0();
    void thread_output_r_we0();
    void thread_sext_ln27_10_fu_548_p1();
    void thread_sext_ln27_11_fu_551_p1();
    void thread_sext_ln27_12_fu_554_p1();
    void thread_sext_ln27_13_fu_557_p1();
    void thread_sext_ln27_14_fu_560_p1();
    void thread_sext_ln27_8_fu_542_p1();
    void thread_sext_ln27_9_fu_545_p1();
    void thread_sext_ln27_fu_539_p1();
    void thread_sext_ln30_fu_564_p1();
    void thread_shl_ln_fu_435_p3();
    void thread_tmp10_0_0_mid2_fu_641_p0();
    void thread_tmp10_0_0_mid2_fu_641_p00();
    void thread_tmp10_0_0_mid2_fu_641_p1();
    void thread_tmp10_0_0_mid2_fu_641_p2();
    void thread_tmp10_0_0_mid2_v_v_fu_631_p2();
    void thread_tmp10_0_0_mid2_v_v_v_2_fu_619_p3();
    void thread_tmp10_0_0_mid2_v_v_v_fu_627_p1();
    void thread_tmp10_1_0_mid2_fu_661_p0();
    void thread_tmp10_1_0_mid2_fu_661_p00();
    void thread_tmp10_1_0_mid2_fu_661_p1();
    void thread_tmp10_1_0_mid2_fu_661_p2();
    void thread_tmp10_1_0_mid2_v_v_fu_652_p2();
    void thread_tmp10_2_0_mid2_fu_707_p0();
    void thread_tmp10_2_0_mid2_fu_707_p00();
    void thread_tmp10_2_0_mid2_fu_707_p1();
    void thread_tmp10_2_0_mid2_fu_707_p2();
    void thread_tmp10_2_0_mid2_v_v_fu_698_p2();
    void thread_tmp12_mid2_v_v_fu_646_p2();
    void thread_trunc_ln27_fu_431_p1();
    void thread_zext_ln27_10_fu_449_p1();
    void thread_zext_ln27_11_fu_463_p1();
    void thread_zext_ln27_12_fu_474_p1();
    void thread_zext_ln27_13_fu_484_p1();
    void thread_zext_ln27_14_fu_494_p1();
    void thread_zext_ln27_15_fu_504_p1();
    void thread_zext_ln27_16_fu_514_p1();
    void thread_zext_ln27_17_fu_524_p1();
    void thread_zext_ln27_18_fu_534_p1();
    void thread_zext_ln27_19_fu_454_p1();
    void thread_zext_ln27_fu_427_p1();
    void thread_zext_ln40_13_fu_666_p1();
    void thread_zext_ln40_14_fu_674_p1();
    void thread_zext_ln40_15_fu_684_p1();
    void thread_zext_ln40_16_fu_693_p1();
    void thread_zext_ln40_17_fu_720_p1();
    void thread_zext_ln40_18_fu_729_p1();
    void thread_zext_ln40_19_fu_738_p1();
    void thread_zext_ln40_1_cast23_fu_371_p1();
    void thread_zext_ln40_20_fu_773_p1();
    void thread_zext_ln40_21_fu_782_p1();
    void thread_zext_ln40_22_fu_825_p1();
    void thread_zext_ln40_23_fu_829_p1();
    void thread_zext_ln40_24_fu_863_p1();
    void thread_zext_ln40_fu_367_p1();
    void thread_zext_ln48_1_cast_fu_379_p1();
    void thread_zext_ln48_2_fu_944_p1();
    void thread_zext_ln48_fu_375_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
