
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.052035                       # Number of seconds simulated
sim_ticks                                 52035173000                       # Number of ticks simulated
final_tick                                52035173000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 181923                       # Simulator instruction rate (inst/s)
host_op_rate                                   190324                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               45863782                       # Simulator tick rate (ticks/s)
host_mem_usage                                 685056                       # Number of bytes of host memory used
host_seconds                                  1134.56                       # Real time elapsed on the host
sim_insts                                   206402551                       # Number of instructions simulated
sim_ops                                     215933827                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.physmem.bytes_read::cpu0.inst            22720                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu0.data            66624                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu1.inst             9600                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu1.data            98496                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu2.inst            10304                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu2.data            99840                       # Number of bytes read from this memory
system.physmem.bytes_read::total               307584                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu0.inst        22720                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu1.inst         9600                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu2.inst        10304                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           42624                       # Number of instructions bytes read from this memory
system.physmem.num_reads::cpu0.inst               355                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu0.data              1041                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu1.inst               150                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu1.data              1539                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu2.inst               161                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu2.data              1560                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  4806                       # Number of read requests responded to by this memory
system.physmem.bw_read::cpu0.inst              436628                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu0.data             1280365                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu1.inst              184491                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu1.data             1892873                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu2.inst              198020                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu2.data             1918702                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                 5911079                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu0.inst         436628                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu1.inst         184491                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu2.inst         198020                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             819138                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_total::cpu0.inst             436628                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu0.data            1280365                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu1.inst             184491                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu1.data            1892873                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu2.inst             198020                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu2.data            1918702                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total                5911079                       # Total bandwidth to/from this memory (bytes/s)
system.cpu0.branchPred.lookups               26006421                       # Number of BP lookups
system.cpu0.branchPred.condPredicted         26001376                       # Number of conditional branches predicted
system.cpu0.branchPred.condIncorrect              597                       # Number of conditional branches incorrect
system.cpu0.branchPred.BTBLookups            26000618                       # Number of BTB lookups
system.cpu0.branchPred.BTBHits               26000202                       # Number of BTB hits
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            99.998400                       # BTB Hit Percentage
system.cpu0.branchPred.usedRAS                   2343                       # Number of times the RAS was used to get a target.
system.cpu0.branchPred.RASInCorrect                62                       # Number of incorrect RAS predictions.
system.cpu0.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.walker.walks                        0                       # Table walker walks requested
system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.workload.num_syscalls               41076                       # Number of system calls
system.cpu0.numCycles                        52035174                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.fetch.icacheStallCycles             13354                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.Insts                     130022545                       # Number of instructions fetch has processed
system.cpu0.fetch.Branches                   26006421                       # Number of branches that fetch encountered
system.cpu0.fetch.predictedBranches          26002545                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.Cycles                     52013005                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.SquashCycles                   1449                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.PendingTrapStallCycles          154                       # Number of stall cycles due to pending traps
system.cpu0.fetch.CacheLines                     6709                       # Number of cache lines fetched
system.cpu0.fetch.IcacheSquashes                  261                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.rateDist::samples          52027237                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             2.499208                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.502071                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                   17061      0.03%      0.03% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                    2828      0.01%      0.04% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                25997981     49.97%     50.01% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                26009367     49.99%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total            52027237                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.branchRate                 0.499785                       # Number of branch fetches per cycle
system.cpu0.fetch.rate                       2.498743                       # Number of inst fetches per cycle
system.cpu0.decode.IdleCycles                   12317                       # Number of cycles decode is idle
system.cpu0.decode.BlockedCycles                 5405                       # Number of cycles decode is blocked
system.cpu0.decode.RunCycles                 52008218                       # Number of cycles decode is running
system.cpu0.decode.UnblockCycles                  773                       # Number of cycles decode is unblocking
system.cpu0.decode.SquashCycles                   524                       # Number of cycles decode is squashing
system.cpu0.decode.BranchResolved                2430                       # Number of times decode resolved a branch
system.cpu0.decode.BranchMispred                  206                       # Number of times decode detected a branch misprediction
system.cpu0.decode.DecodedInsts             130024256                       # Number of instructions handled by decode
system.cpu0.decode.SquashedInsts                  450                       # Number of squashed instructions handled by decode
system.cpu0.rename.SquashCycles                   524                       # Number of cycles rename is squashing
system.cpu0.rename.IdleCycles                   12967                       # Number of cycles rename is idle
system.cpu0.rename.BlockCycles                    598                       # Number of cycles rename is blocking
system.cpu0.rename.serializeStallCycles          2076                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.RunCycles                 52008235                       # Number of cycles rename is running
system.cpu0.rename.UnblockCycles                 2837                       # Number of cycles rename is unblocking
system.cpu0.rename.RenamedInsts             130023319                       # Number of instructions processed by rename
system.cpu0.rename.IQFullEvents                    14                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.LQFullEvents                     9                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.SQFullEvents                  2672                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.RenamedOperands          130024939                       # Number of destination operands rename has renamed
system.cpu0.rename.RenameLookups            598093414                       # Number of register rename lookups that rename has made
system.cpu0.rename.int_rename_lookups       130024496                       # Number of integer rename lookups
system.cpu0.rename.fp_rename_lookups               16                       # Number of floating rename lookups
system.cpu0.rename.CommittedMaps            130017876                       # Number of HB maps that are committed
system.cpu0.rename.UndoneMaps                    7063                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.serializingInsts                55                       # count of serializing insts renamed
system.cpu0.rename.tempSerializingInsts            55                       # count of temporary serializing insts renamed
system.cpu0.rename.skidInsts                     1195                       # count of insts added to the skid buffer
system.cpu0.memDep0.insertedLoads            51994254                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           26000703                       # Number of stores inserted to the mem dependence unit.
system.cpu0.memDep0.conflictingLoads         25994556                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores        25994522                       # Number of conflicting stores.
system.cpu0.iq.iqInstsAdded                 130021684                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqNonSpecInstsAdded                 80                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqInstsIssued                130019611                       # Number of instructions issued
system.cpu0.iq.iqSquashedInstsIssued              386                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedInstsExamined           4945                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedOperandsExamined        12461                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.iqSquashedNonSpecRemoved             7                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.issued_per_cycle::samples     52027237                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        2.499068                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.706802                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0              15856      0.03%      0.03% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1            6444662     12.39%     12.42% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           13125208     25.23%     37.65% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           32441511     62.35%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total       52027237                       # Number of insts issued each cycle
system.cpu0.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu0.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             52025290     40.01%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                   6      0.00%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                    0      0.00%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  0      0.00%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                  0      0.00%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  0      0.00%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             3      0.00%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            51993831     39.99%     80.00% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           26000481     20.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             130019611                       # Type of FU issued
system.cpu0.iq.rate                          2.498687                       # Inst issue rate
system.cpu0.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.int_inst_queue_reads         312066813                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_writes        130026810                       # Number of integer instruction queue writes
system.cpu0.iq.int_inst_queue_wakeup_accesses    130018804                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_reads                 32                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_writes                16                       # Number of floating instruction queue writes
system.cpu0.iq.fp_inst_queue_wakeup_accesses           16                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.int_alu_accesses             130019595                       # Number of integer alu accesses
system.cpu0.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu0.iew.lsq.thread0.forwLoads        25994747                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.squashedLoads         1382                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.memOrderViolation          117                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.squashedStores          515                       # Number of stores squashed
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.rescheduledLoads            3                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.cacheBlocked            9                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewSquashCycles                   524                       # Number of cycles IEW is squashing
system.cpu0.iew.iewBlockCycles                    464                       # Number of cycles IEW is blocking
system.cpu0.iew.iewUnblockCycles                  132                       # Number of cycles IEW is unblocking
system.cpu0.iew.iewDispatchedInsts          130021782                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewDispSquashedInsts              228                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispLoadInsts             51994254                       # Number of dispatched load instructions
system.cpu0.iew.iewDispStoreInsts            26000703                       # Number of dispatched store instructions
system.cpu0.iew.iewDispNonSpecInsts                50                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewIQFullEvents                    11                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.memOrderViolationEvents           117                       # Number of memory order violations
system.cpu0.iew.predictedTakenIncorrect           113                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.predictedNotTakenIncorrect          309                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.branchMispredicts                 422                       # Number of branch mispredicts detected at execute
system.cpu0.iew.iewExecutedInsts            130019112                       # Number of executed instructions
system.cpu0.iew.iewExecLoadInsts             51993721                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts              499                       # Number of squashed instructions skipped in execute
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.exec_nop                           18                       # number of nop insts executed
system.cpu0.iew.exec_refs                    77994046                       # number of memory reference insts executed
system.cpu0.iew.exec_branches                26004920                       # Number of branches executed
system.cpu0.iew.exec_forward_branches            4969                       # Number of forward branches executed
system.cpu0.iew.exec_backward_branches       25997590                       # Number of backward branches executed
system.cpu0.iew.exec_taken_forward_branches         2372                       # Number of forward branches executed that is taken
system.cpu0.iew.exec_nottaken_forward_branches         2597                       # Number of forward branches executed that is not taken
system.cpu0.iew.exec_taken_backward_branches     25997347                       # Number of backward branches executed that is taken
system.cpu0.iew.exec_nottaken_backward_branches          243                       # Number of backward branches executed that is not taken
system.cpu0.iew.exec_stores                  26000325                       # Number of stores executed
system.cpu0.iew.exec_rate                    2.498677                       # Inst execution rate
system.cpu0.iew.wb_sent                     130018889                       # cumulative count of insts sent to commit
system.cpu0.iew.wb_count                    130018820                       # cumulative count of insts written-back
system.cpu0.iew.wb_producers                 78007062                       # num instructions producing a value
system.cpu0.iew.wb_consumers                 78017884                       # num instructions consuming a value
system.cpu0.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu0.iew.wb_rate                      2.498672                       # insts written-back per cycle
system.cpu0.iew.wb_fanout                    0.999861                       # average fanout of values written-back
system.cpu0.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu0.commit.commitSquashedInsts           4962                       # The number of squashed insts skipped by commit
system.cpu0.commit.commitNonSpecStalls             73                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.branchMispredicts              397                       # The number of times a branch was mispredicted
system.cpu0.commit.committed_per_cycle::samples     52026346                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     2.499057                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.580671                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0        16819      0.03%      0.03% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     26003172     49.98%     50.01% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2         3388      0.01%     50.02% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      6443559     12.39%     62.40% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     13121475     25.22%     87.63% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      6437623     12.37%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6           81      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7          139      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8           90      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total     52026346                       # Number of insts commited each cycle
system.cpu0.commit.committedInsts           130013427                       # Number of instructions committed
system.cpu0.commit.committedOps             130016819                       # Number of ops (including micro ops) committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.refs                      77993060                       # Number of memory references committed
system.cpu0.commit.loads                     51992872                       # Number of loads committed
system.cpu0.commit.membars                         30                       # Number of memory barriers committed
system.cpu0.commit.branches                  26004556                       # Number of branches committed
system.cpu0.commit.fp_insts                        16                       # Number of committed floating point instructions.
system.cpu0.commit.int_insts                104016751                       # Number of committed integer instructions.
system.cpu0.commit.function_calls                2200                       # Number of function calls committed.
system.cpu0.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        52023750     40.01%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult              6      0.00%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv               0      0.00%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             0      0.00%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt             0      0.00%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             0      0.00%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            3      0.00%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       51992872     39.99%     80.00% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite      26000188     20.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        130016819                       # Class of committed instruction
system.cpu0.commit.bw_lim_events                   90                       # number cycles where commit BW limit reached
system.cpu0.rob.rob_reads                   182047880                       # The number of ROB reads
system.cpu0.rob.rob_writes                  260044460                       # The number of ROB writes
system.cpu0.timesIdled                            258                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.idleCycles                           7937                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.committedInsts                  130013427                       # Number of Instructions Simulated
system.cpu0.committedOps                    130016819                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              0.400229                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        0.400229                       # CPI: Total CPI of All Threads
system.cpu0.ipc                              2.498568                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        2.498568                       # IPC: Total IPC of All Threads
system.cpu0.int_regfile_reads               130017512                       # number of integer regfile reads
system.cpu0.int_regfile_writes               52016102                       # number of integer regfile writes
system.cpu0.fp_regfile_reads                      336                       # number of floating regfile reads
system.cpu0.cc_regfile_reads                546037554                       # number of cc regfile reads
system.cpu0.cc_regfile_writes                78003876                       # number of cc regfile writes
system.cpu0.misc_regfile_reads               79300918                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    60                       # number of misc regfile writes
system.cpu0.dcache.tags.replacements              591                       # number of replacements
system.cpu0.dcache.tags.tagsinuse           74.062173                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           51993171                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs              672                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs         77370.790179                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle         25970000                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data    74.062173                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.144653                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.144653                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           81                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           26                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4           55                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.158203                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        103999070                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       103999070                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::cpu0.data     25998544                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       25998544                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data     25995675                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      25995675                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data           25                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total           25                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data           28                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total           28                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data     51994219                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        51994219                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data     51994219                       # number of overall hits
system.cpu0.dcache.overall_hits::total       51994219                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data          253                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total          253                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data         4439                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         4439                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data            5                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total            5                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data            1                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total            1                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data         4692                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          4692                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data         4692                       # number of overall misses
system.cpu0.dcache.overall_misses::total         4692                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data      9775991                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total      9775991                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data    224601499                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    224601499                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data       171500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total       171500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data         7500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total         7500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data    234377490                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    234377490                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data    234377490                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    234377490                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data     25998797                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     25998797                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data     26000114                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     26000114                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data           30                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total           30                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data           29                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total           29                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data     51998911                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     51998911                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data     51998911                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     51998911                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.000010                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.000010                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.000171                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000171                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.166667                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.166667                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.034483                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.034483                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.000090                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.000090                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.000090                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.000090                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 38640.280632                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 38640.280632                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 50597.318991                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 50597.318991                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data        34300                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total        34300                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data         7500                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total         7500                       # average StoreCondReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 49952.576726                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 49952.576726                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 49952.576726                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 49952.576726                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs           72                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                7                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    10.285714                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          514                       # number of writebacks
system.cpu0.dcache.writebacks::total              514                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data           80                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total           80                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data         3478                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         3478                       # number of WriteReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::cpu0.data            5                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total            5                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::cpu0.data         3558                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         3558                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::cpu0.data         3558                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         3558                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data          173                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total          173                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data          961                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          961                       # number of WriteReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data            1                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total            1                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data         1134                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         1134                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data         1134                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         1134                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data      6576508                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total      6576508                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data     52381000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     52381000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data         4500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total         4500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data     58957508                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     58957508                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data     58957508                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     58957508                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.000037                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000037                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data     0.034483                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.034483                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.000022                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.000022                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.000022                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.000022                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 38014.497110                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 38014.497110                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 54506.763788                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 54506.763788                       # average WriteReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data         4500                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total         4500                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 51990.747795                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 51990.747795                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 51990.747795                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 51990.747795                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements               77                       # number of replacements
system.cpu0.icache.tags.tagsinuse          292.905128                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs               6242                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              397                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            15.722922                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   292.905128                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.572080                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.572080                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          320                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           45                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          275                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.625000                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses            13815                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses           13815                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::cpu0.inst         6242                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total           6242                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst         6242                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total            6242                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst         6242                       # number of overall hits
system.cpu0.icache.overall_hits::total           6242                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst          467                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          467                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst          467                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           467                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst          467                       # number of overall misses
system.cpu0.icache.overall_misses::total          467                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst     23744999                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     23744999                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst     23744999                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     23744999                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst     23744999                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     23744999                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst         6709                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total         6709                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst         6709                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total         6709                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst         6709                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total         6709                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.069608                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.069608                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.069608                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.069608                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.069608                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.069608                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 50845.822270                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 50845.822270                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 50845.822270                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 50845.822270                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 50845.822270                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 50845.822270                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs           18                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs            9                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst           70                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           70                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::cpu0.inst           70                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           70                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::cpu0.inst           70                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           70                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst          397                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          397                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst          397                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          397                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst          397                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          397                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst     20260501                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     20260501                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst     20260501                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     20260501                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst     20260501                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     20260501                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.059174                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.059174                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.059174                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.059174                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.059174                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.059174                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 51034.007557                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 51034.007557                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 51034.007557                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 51034.007557                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 51034.007557                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 51034.007557                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.branchPred.lookups               15473950                       # Number of BP lookups
system.cpu1.branchPred.condPredicted         10476746                       # Number of conditional branches predicted
system.cpu1.branchPred.condIncorrect          1080184                       # Number of conditional branches incorrect
system.cpu1.branchPred.BTBLookups             7830472                       # Number of BTB lookups
system.cpu1.branchPred.BTBHits                7175159                       # Number of BTB hits
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            91.631245                       # BTB Hit Percentage
system.cpu1.branchPred.usedRAS                1997335                       # Number of times the RAS was used to get a target.
system.cpu1.branchPred.RASInCorrect            508699                       # Number of incorrect RAS predictions.
system.cpu1.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.walker.walks                        0                       # Table walker walks requested
system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                        51990617                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.fetch.icacheStallCycles          10238465                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.Insts                      74734237                       # Number of instructions fetch has processed
system.cpu1.fetch.Branches                   15473950                       # Number of branches that fetch encountered
system.cpu1.fetch.predictedBranches           9172494                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.Cycles                     40643949                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.SquashCycles                2206319                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.NoActiveThreadStallCycles            8                       # Number of stall cycles due to no active thread to fetch from
system.cpu1.fetch.PendingTrapStallCycles          371                       # Number of stall cycles due to pending traps
system.cpu1.fetch.IcacheWaitRetryStallCycles            5                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.CacheLines                  9589110                       # Number of cache lines fetched
system.cpu1.fetch.IcacheSquashes               291450                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.rateDist::samples          51985959                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             1.591743                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            1.369895                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                20182304     38.82%     38.82% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                 3175952      6.11%     44.93% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 6310757     12.14%     57.07% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                22316946     42.93%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total            51985959                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.branchRate                 0.297630                       # Number of branch fetches per cycle
system.cpu1.fetch.rate                       1.437456                       # Number of inst fetches per cycle
system.cpu1.decode.IdleCycles                 7911097                       # Number of cycles decode is idle
system.cpu1.decode.BlockedCycles             17990425                       # Number of cycles decode is blocked
system.cpu1.decode.RunCycles                 23635539                       # Number of cycles decode is running
system.cpu1.decode.UnblockCycles              1349988                       # Number of cycles decode is unblocking
system.cpu1.decode.SquashCycles               1098902                       # Number of cycles decode is squashing
system.cpu1.decode.BranchResolved             1742643                       # Number of times decode resolved a branch
system.cpu1.decode.BranchMispred                 5389                       # Number of times decode detected a branch misprediction
system.cpu1.decode.DecodedInsts              67061663                       # Number of instructions handled by decode
system.cpu1.decode.SquashedInsts                 6575                       # Number of squashed instructions handled by decode
system.cpu1.rename.SquashCycles               1098902                       # Number of cycles rename is squashing
system.cpu1.rename.IdleCycles                 9349830                       # Number of cycles rename is idle
system.cpu1.rename.BlockCycles                2265571                       # Number of cycles rename is blocking
system.cpu1.rename.serializeStallCycles      15021739                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.RunCycles                 23386595                       # Number of cycles rename is running
system.cpu1.rename.UnblockCycles               863314                       # Number of cycles rename is unblocking
system.cpu1.rename.RenamedInsts              64029942                       # Number of instructions processed by rename
system.cpu1.rename.IQFullEvents                300489                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.RenamedOperands           77996117                       # Number of destination operands rename has renamed
system.cpu1.rename.RenameLookups            290411169                       # Number of register rename lookups that rename has made
system.cpu1.rename.int_rename_lookups        69088296                       # Number of integer rename lookups
system.cpu1.rename.CommittedMaps             53056391                       # Number of HB maps that are committed
system.cpu1.rename.UndoneMaps                24939726                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.serializingInsts            518753                       # count of serializing insts renamed
system.cpu1.rename.tempSerializingInsts        488565                       # count of temporary serializing insts renamed
system.cpu1.rename.skidInsts                  2817383                       # count of insts added to the skid buffer
system.cpu1.memDep0.insertedLoads            11646442                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            5241108                       # Number of stores inserted to the mem dependence unit.
system.cpu1.memDep0.conflictingLoads          1689087                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1039883                       # Number of conflicting stores.
system.cpu1.iq.iqInstsAdded                  59233272                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqNonSpecInstsAdded             921405                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqInstsIssued                 50847764                       # Number of instructions issued
system.cpu1.iq.iqSquashedInstsIssued           513790                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedInstsExamined       15543543                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedOperandsExamined     47986607                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.iqSquashedNonSpecRemoved        116201                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.issued_per_cycle::samples     51985959                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.978106                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.162010                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0           26416535     50.81%     50.81% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1            9553573     18.38%     69.19% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            6753362     12.99%     82.18% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            9262489     17.82%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total       51985959                       # Number of insts issued each cycle
system.cpu1.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu1.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             35631521     70.07%     70.07% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult               65158      0.13%     70.20% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                    0      0.00%     70.20% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     70.20% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     70.20% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     70.20% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     70.20% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     70.20% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     70.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     70.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     70.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     70.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     70.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     70.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     70.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     70.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     70.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     70.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     70.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     70.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     70.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     70.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     70.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     70.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     70.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     70.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     70.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     70.20% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            10294613     20.25%     90.45% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            4856472      9.55%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              50847764                       # Type of FU issued
system.cpu1.iq.rate                          0.978018                       # Inst issue rate
system.cpu1.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.int_inst_queue_reads         154195277                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_writes         75698517                       # Number of integer instruction queue writes
system.cpu1.iq.int_inst_queue_wakeup_accesses     49381443                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.int_alu_accesses              50847764                       # Number of integer alu accesses
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iew.lsq.thread0.forwLoads          833686                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.squashedLoads      2991881                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.memOrderViolation          297                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.squashedStores       749613                       # Number of stores squashed
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.rescheduledLoads        49176                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.cacheBlocked            2                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewSquashCycles               1098902                       # Number of cycles IEW is squashing
system.cpu1.iew.iewBlockCycles                1691344                       # Number of cycles IEW is blocking
system.cpu1.iew.iewUnblockCycles               521556                       # Number of cycles IEW is unblocking
system.cpu1.iew.iewDispatchedInsts           60220041                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewDispSquashedInsts           363080                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispLoadInsts             11646442                       # Number of dispatched load instructions
system.cpu1.iew.iewDispStoreInsts             5241108                       # Number of dispatched store instructions
system.cpu1.iew.iewDispNonSpecInsts            481425                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewIQFullEvents                129922                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.memOrderViolationEvents           297                       # Number of memory order violations
system.cpu1.iew.predictedTakenIncorrect        833519                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.predictedNotTakenIncorrect       319582                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.branchMispredicts             1153101                       # Number of branch mispredicts detected at execute
system.cpu1.iew.iewExecutedInsts             50075616                       # Number of executed instructions
system.cpu1.iew.iewExecLoadInsts             10162788                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           772148                       # Number of squashed instructions skipped in execute
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.exec_nop                        65364                       # number of nop insts executed
system.cpu1.iew.exec_refs                    14873245                       # number of memory reference insts executed
system.cpu1.iew.exec_branches                 9648377                       # Number of branches executed
system.cpu1.iew.exec_forward_branches         4155625                       # Number of forward branches executed
system.cpu1.iew.exec_backward_branches        3519802                       # Number of backward branches executed
system.cpu1.iew.exec_taken_forward_branches      1763954                       # Number of forward branches executed that is taken
system.cpu1.iew.exec_nottaken_forward_branches      2391671                       # Number of forward branches executed that is not taken
system.cpu1.iew.exec_taken_backward_branches      2136622                       # Number of backward branches executed that is taken
system.cpu1.iew.exec_nottaken_backward_branches      1383180                       # Number of backward branches executed that is not taken
system.cpu1.iew.exec_stores                   4710457                       # Number of stores executed
system.cpu1.iew.exec_rate                    0.963166                       # Inst execution rate
system.cpu1.iew.wb_sent                      49588558                       # cumulative count of insts sent to commit
system.cpu1.iew.wb_count                     49381443                       # cumulative count of insts written-back
system.cpu1.iew.wb_producers                 27874441                       # num instructions producing a value
system.cpu1.iew.wb_consumers                 48061665                       # num instructions consuming a value
system.cpu1.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu1.iew.wb_rate                      0.949815                       # insts written-back per cycle
system.cpu1.iew.wb_fanout                    0.579972                       # average fanout of values written-back
system.cpu1.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu1.commit.commitSquashedInsts       15543750                       # The number of squashed insts skipped by commit
system.cpu1.commit.commitNonSpecStalls         805204                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.branchMispredicts          1075927                       # The number of times a branch was mispredicted
system.cpu1.commit.committed_per_cycle::samples     49501005                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.902534                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.572626                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0     29411291     59.42%     59.42% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     10456969     21.12%     80.54% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      3911294      7.90%     88.44% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      1761984      3.56%     92.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1685548      3.41%     95.41% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       745916      1.51%     96.91% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       575372      1.16%     98.08% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       434201      0.88%     98.95% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       518430      1.05%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total     49501005                       # Number of insts commited each cycle
system.cpu1.commit.committedInsts            39945357                       # Number of instructions committed
system.cpu1.commit.committedOps              44676360                       # Number of ops (including micro ops) committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.refs                      13146056                       # Number of memory references committed
system.cpu1.commit.loads                      8654561                       # Number of loads committed
system.cpu1.commit.membars                     415101                       # Number of memory barriers committed
system.cpu1.commit.branches                   8911524                       # Number of branches committed
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.int_insts                 37906359                       # Number of committed integer instructions.
system.cpu1.commit.function_calls              957312                       # Number of function calls committed.
system.cpu1.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        31465152     70.43%     70.43% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult          65152      0.15%     70.57% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv               0      0.00%     70.57% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     70.57% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     70.57% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     70.57% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     70.57% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     70.57% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     70.57% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     70.57% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     70.57% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     70.57% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     70.57% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     70.57% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     70.57% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     70.57% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     70.57% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     70.57% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     70.57% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     70.57% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     70.57% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     70.57% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     70.57% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     70.57% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     70.57% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     70.57% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     70.57% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.57% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.57% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        8654561     19.37%     89.95% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       4491495     10.05%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         44676360                       # Class of committed instruction
system.cpu1.commit.bw_lim_events               518430                       # number cycles where commit BW limit reached
system.cpu1.rob.rob_reads                   108906961                       # The number of ROB reads
system.cpu1.rob.rob_writes                  122942431                       # The number of ROB writes
system.cpu1.timesIdled                            529                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu1.idleCycles                           4658                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.quiesceCycles                       42496                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.committedInsts                   39880131                       # Number of Instructions Simulated
system.cpu1.committedOps                     44611134                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              1.303672                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        1.303672                       # CPI: Total CPI of All Threads
system.cpu1.ipc                              0.767064                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.767064                       # IPC: Total IPC of All Threads
system.cpu1.int_regfile_reads                50770699                       # number of integer regfile reads
system.cpu1.int_regfile_writes               29484349                       # number of integer regfile writes
system.cpu1.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu1.cc_regfile_reads                180352355                       # number of cc regfile reads
system.cpu1.cc_regfile_writes                28697792                       # number of cc regfile writes
system.cpu1.misc_regfile_reads               19331150                       # number of misc regfile reads
system.cpu1.misc_regfile_writes                939413                       # number of misc regfile writes
system.cpu1.dcache.tags.replacements           254302                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          493.382530                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           11671447                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           254783                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            45.809363                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data   493.382530                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.963638                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.963638                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          481                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          302                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          162                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4            8                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.939453                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         27780281                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        27780281                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::cpu1.data      8236605                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        8236605                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data      3807429                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       3807429                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::cpu1.data       319536                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total       319536                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::cpu1.data       179950                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total       179950                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::cpu1.data     12044034                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        12044034                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data     12044034                       # number of overall hits
system.cpu1.dcache.overall_hits::total       12044034                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data       482885                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       482885                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data       311557                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       311557                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data        98013                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total        98013                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data       160037                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total       160037                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data       794442                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        794442                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data       794442                       # number of overall misses
system.cpu1.dcache.overall_misses::total       794442                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data   8263888055                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   8263888055                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data   5475399262                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   5475399262                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data   2659683874                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total   2659683874                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data   2323864065                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total   2323864065                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::cpu1.data      3515699                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total      3515699                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data  13739287317                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  13739287317                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data  13739287317                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  13739287317                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data      8719490                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      8719490                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data      4118986                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      4118986                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data       417549                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total       417549                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data       339987                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total       339987                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data     12838476                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     12838476                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data     12838476                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     12838476                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.055380                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.055380                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.075639                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.075639                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data     0.234734                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.234734                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data     0.470715                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.470715                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.061880                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.061880                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.061880                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.061880                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 17113.573739                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 17113.573739                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 17574.309876                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 17574.309876                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data 27136.031690                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 27136.031690                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data 14520.792473                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 14520.792473                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 17294.261025                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 17294.261025                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 17294.261025                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 17294.261025                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs           15                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs     7.500000                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks       212973                       # number of writebacks
system.cpu1.dcache.writebacks::total           212973                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data        90877                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        90877                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data       154179                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       154179                       # number of WriteReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::cpu1.data        28129                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total        28129                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::cpu1.data       245056                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       245056                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::cpu1.data       245056                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       245056                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data       392008                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       392008                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data       157378                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       157378                       # number of WriteReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data        69884                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total        69884                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data       160037                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total       160037                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data       549386                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       549386                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data       549386                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       549386                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data   5162427531                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   5162427531                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data   2366710661                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   2366710661                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data   1042913790                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total   1042913790                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data   1855001435                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total   1855001435                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::cpu1.data      2933801                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total      2933801                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data   7529138192                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   7529138192                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data   7529138192                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   7529138192                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.044958                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.044958                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.038208                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.038208                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data     0.167367                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.167367                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data     0.470715                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.470715                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.042792                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.042792                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.042792                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.042792                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 13169.189228                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 13169.189228                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 15038.383135                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 15038.383135                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data 14923.498798                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 14923.498798                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data 11591.078532                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 11591.078532                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 13704.641531                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 13704.641531                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 13704.641531                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 13704.641531                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements             2316                       # number of replacements
system.cpu1.icache.tags.tagsinuse          374.478332                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            9586351                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             2697                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          3554.449759                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst   374.478332                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.731403                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.731403                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          381                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          376                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.744141                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         19180917                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        19180917                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::cpu1.inst      9586351                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        9586351                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst      9586351                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         9586351                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst      9586351                       # number of overall hits
system.cpu1.icache.overall_hits::total        9586351                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst         2759                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         2759                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst         2759                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          2759                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst         2759                       # number of overall misses
system.cpu1.icache.overall_misses::total         2759                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst     51674440                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     51674440                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst     51674440                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     51674440                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst     51674440                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     51674440                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst      9589110                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      9589110                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst      9589110                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      9589110                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst      9589110                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      9589110                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.000288                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000288                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.000288                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000288                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.000288                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000288                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 18729.409206                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 18729.409206                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 18729.409206                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 18729.409206                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 18729.409206                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 18729.409206                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs           37                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                4                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs     9.250000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst           62                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           62                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::cpu1.inst           62                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           62                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::cpu1.inst           62                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           62                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst         2697                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         2697                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst         2697                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         2697                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst         2697                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         2697                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst     42159053                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     42159053                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst     42159053                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     42159053                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst     42159053                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     42159053                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.000281                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000281                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.000281                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000281                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.000281                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000281                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 15631.832777                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 15631.832777                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 15631.832777                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 15631.832777                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 15631.832777                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 15631.832777                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.branchPred.lookups               15114190                       # Number of BP lookups
system.cpu2.branchPred.condPredicted         10111981                       # Number of conditional branches predicted
system.cpu2.branchPred.condIncorrect          1061244                       # Number of conditional branches incorrect
system.cpu2.branchPred.BTBLookups             7273419                       # Number of BTB lookups
system.cpu2.branchPred.BTBHits                6626495                       # Number of BTB hits
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            91.105641                       # BTB Hit Percentage
system.cpu2.branchPred.usedRAS                2021424                       # Number of times the RAS was used to get a target.
system.cpu2.branchPred.RASInCorrect            514276                       # Number of incorrect RAS predictions.
system.cpu2.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.walker.walks                        0                       # Table walker walks requested
system.cpu2.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                        51992491                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.fetch.icacheStallCycles          10240587                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.Insts                      73758219                       # Number of instructions fetch has processed
system.cpu2.fetch.Branches                   15114190                       # Number of branches that fetch encountered
system.cpu2.fetch.predictedBranches           8647919                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.Cycles                     40665727                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.SquashCycles                2159481                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.NoActiveThreadStallCycles         2066                       # Number of stall cycles due to no active thread to fetch from
system.cpu2.fetch.PendingTrapStallCycles          275                       # Number of stall cycles due to pending traps
system.cpu2.fetch.CacheLines                  9647328                       # Number of cache lines fetched
system.cpu2.fetch.IcacheSquashes               309800                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.rateDist::samples          51988396                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             1.576911                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            1.378189                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                20597663     39.62%     39.62% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                 3231457      6.22%     45.84% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                 5728200     11.02%     56.85% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                22431076     43.15%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total            51988396                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.branchRate                 0.290699                       # Number of branch fetches per cycle
system.cpu2.fetch.rate                       1.418632                       # Number of inst fetches per cycle
system.cpu2.decode.IdleCycles                 7731312                       # Number of cycles decode is idle
system.cpu2.decode.BlockedCycles             18788512                       # Number of cycles decode is blocked
system.cpu2.decode.RunCycles                 22972991                       # Number of cycles decode is running
system.cpu2.decode.UnblockCycles              1418069                       # Number of cycles decode is unblocking
system.cpu2.decode.SquashCycles               1075446                       # Number of cycles decode is squashing
system.cpu2.decode.BranchResolved             1754982                       # Number of times decode resolved a branch
system.cpu2.decode.BranchMispred                 4323                       # Number of times decode detected a branch misprediction
system.cpu2.decode.DecodedInsts              66089199                       # Number of instructions handled by decode
system.cpu2.decode.SquashedInsts                 6627                       # Number of squashed instructions handled by decode
system.cpu2.rename.SquashCycles               1075446                       # Number of cycles rename is squashing
system.cpu2.rename.IdleCycles                 9180377                       # Number of cycles rename is idle
system.cpu2.rename.BlockCycles                2621400                       # Number of cycles rename is blocking
system.cpu2.rename.serializeStallCycles      15440952                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.RunCycles                 22698274                       # Number of cycles rename is running
system.cpu2.rename.UnblockCycles               969881                       # Number of cycles rename is unblocking
system.cpu2.rename.RenamedInsts              63059329                       # Number of instructions processed by rename
system.cpu2.rename.IQFullEvents                316415                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.RenamedOperands           78452602                       # Number of destination operands rename has renamed
system.cpu2.rename.RenameLookups            284880871                       # Number of register rename lookups that rename has made
system.cpu2.rename.int_rename_lookups        67789913                       # Number of integer rename lookups
system.cpu2.rename.CommittedMaps             49929256                       # Number of HB maps that are committed
system.cpu2.rename.UndoneMaps                28523346                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.serializingInsts            536857                       # count of serializing insts renamed
system.cpu2.rename.tempSerializingInsts        502018                       # count of temporary serializing insts renamed
system.cpu2.rename.skidInsts                  3107585                       # count of insts added to the skid buffer
system.cpu2.memDep0.insertedLoads            10516439                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            4478201                       # Number of stores inserted to the mem dependence unit.
system.cpu2.memDep0.conflictingLoads           938774                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores          244979                       # Number of conflicting stores.
system.cpu2.iq.iqInstsAdded                  58260121                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqNonSpecInstsAdded             938057                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqInstsIssued                 47131615                       # Number of instructions issued
system.cpu2.iq.iqSquashedInstsIssued           975867                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedInstsExamined       17892304                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedOperandsExamined     60220438                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.iqSquashedNonSpecRemoved        126357                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.issued_per_cycle::samples     51988396                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.906580                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       1.037604                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0           25695723     49.43%     49.43% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           10399191     20.00%     69.43% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2           10948022     21.06%     90.49% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            4945460      9.51%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total       51988396                       # Number of insts issued each cycle
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                5269658     47.19%     47.19% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     2      0.00%     47.19% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     47.19% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     47.19% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     47.19% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     47.19% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     47.19% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     47.19% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     47.19% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     47.19% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     47.19% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     47.19% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     47.19% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     47.19% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     47.19% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     47.19% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     47.19% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     47.19% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     47.19% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     47.19% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     47.19% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     47.19% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     47.19% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     47.19% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     47.19% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     47.19% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     47.19% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     47.19% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     47.19% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead               3793500     33.97%     81.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite              2103258     18.84%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             34259584     72.69%     72.69% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult               66824      0.14%     72.83% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0      0.00%     72.83% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     72.83% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     72.83% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     72.83% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     72.83% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     72.83% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     72.83% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     72.83% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     72.83% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     72.83% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     72.83% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     72.83% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     72.83% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     72.83% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     72.83% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     72.83% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     72.83% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     72.83% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     72.83% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     72.83% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     72.83% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     72.83% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     72.83% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     72.83% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     72.83% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.83% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     72.83% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead             8862352     18.80%     91.63% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            3942855      8.37%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              47131615                       # Type of FU issued
system.cpu2.iq.rate                          0.906508                       # Inst issue rate
system.cpu2.iq.fu_busy_cnt                   11166418                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.236920                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.int_inst_queue_reads         158393911                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_writes         77090672                       # Number of integer instruction queue writes
system.cpu2.iq.int_inst_queue_wakeup_accesses     45785782                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.int_alu_accesses              58298033                       # Number of integer alu accesses
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iew.lsq.thread0.forwLoads           15975                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.squashedLoads      3337915                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.memOrderViolation          190                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.squashedStores       731492                       # Number of stores squashed
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.rescheduledLoads        59435                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.cacheBlocked            1                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewSquashCycles               1075446                       # Number of cycles IEW is squashing
system.cpu2.iew.iewBlockCycles                2009172                       # Number of cycles IEW is blocking
system.cpu2.iew.iewUnblockCycles               530162                       # Number of cycles IEW is unblocking
system.cpu2.iew.iewDispatchedInsts           59265234                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewDispSquashedInsts           238349                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispLoadInsts             10516439                       # Number of dispatched load instructions
system.cpu2.iew.iewDispStoreInsts             4478201                       # Number of dispatched store instructions
system.cpu2.iew.iewDispNonSpecInsts            495078                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewIQFullEvents                137583                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.memOrderViolationEvents           190                       # Number of memory order violations
system.cpu2.iew.predictedTakenIncorrect        813645                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.predictedNotTakenIncorrect       302370                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.branchMispredicts             1116015                       # Number of branch mispredicts detected at execute
system.cpu2.iew.iewExecutedInsts             46359607                       # Number of executed instructions
system.cpu2.iew.iewExecLoadInsts              8625422                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts           772008                       # Number of squashed instructions skipped in execute
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.exec_nop                        67056                       # number of nop insts executed
system.cpu2.iew.exec_refs                    12498623                       # number of memory reference insts executed
system.cpu2.iew.exec_branches                 8926056                       # Number of branches executed
system.cpu2.iew.exec_forward_branches         4228893                       # Number of forward branches executed
system.cpu2.iew.exec_backward_branches        2707798                       # Number of backward branches executed
system.cpu2.iew.exec_taken_forward_branches      1794258                       # Number of forward branches executed that is taken
system.cpu2.iew.exec_nottaken_forward_branches      2434635                       # Number of forward branches executed that is not taken
system.cpu2.iew.exec_taken_backward_branches      1328413                       # Number of backward branches executed that is taken
system.cpu2.iew.exec_nottaken_backward_branches      1379385                       # Number of backward branches executed that is not taken
system.cpu2.iew.exec_stores                   3873201                       # Number of stores executed
system.cpu2.iew.exec_rate                    0.891660                       # Inst execution rate
system.cpu2.iew.wb_sent                      45990122                       # cumulative count of insts sent to commit
system.cpu2.iew.wb_count                     45785782                       # cumulative count of insts written-back
system.cpu2.iew.wb_producers                 26823723                       # num instructions producing a value
system.cpu2.iew.wb_consumers                 49078665                       # num instructions consuming a value
system.cpu2.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu2.iew.wb_rate                      0.880623                       # insts written-back per cycle
system.cpu2.iew.wb_fanout                    0.546545                       # average fanout of values written-back
system.cpu2.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu2.commit.commitSquashedInsts       17892451                       # The number of squashed insts skipped by commit
system.cpu2.commit.commitNonSpecStalls         811700                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.branchMispredicts          1056950                       # The number of times a branch was mispredicted
system.cpu2.commit.committed_per_cycle::samples     49229916                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.840399                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     1.447260                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0     29366035     59.65%     59.65% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1     10732517     21.80%     81.45% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      3710569      7.54%     88.99% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      2469721      5.02%     94.01% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4      1024443      2.08%     96.09% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       772079      1.57%     97.65% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       633645      1.29%     98.94% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7       117329      0.24%     99.18% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8       403578      0.82%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total     49229916                       # Number of insts commited each cycle
system.cpu2.commit.committedInsts            36575901                       # Number of instructions committed
system.cpu2.commit.committedOps              41372782                       # Number of ops (including micro ops) committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.refs                      10925233                       # Number of memory references committed
system.cpu2.commit.loads                      7178524                       # Number of loads committed
system.cpu2.commit.membars                     423448                       # Number of memory barriers committed
system.cpu2.commit.branches                   8238371                       # Number of branches committed
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.int_insts                 35316189                       # Number of committed integer instructions.
system.cpu2.commit.function_calls              975779                       # Number of function calls committed.
system.cpu2.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        30380729     73.43%     73.43% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult          66820      0.16%     73.59% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0      0.00%     73.59% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     73.59% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     73.59% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     73.59% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     73.59% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     73.59% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     73.59% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     73.59% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     73.59% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     73.59% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     73.59% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     73.59% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     73.59% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     73.59% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     73.59% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     73.59% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     73.59% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     73.59% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     73.59% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     73.59% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     73.59% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     73.59% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     73.59% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     73.59% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     73.59% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.59% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.59% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        7178524     17.35%     90.94% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       3746709      9.06%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         41372782                       # Class of committed instruction
system.cpu2.commit.bw_lim_events               403578                       # number cycles where commit BW limit reached
system.cpu2.rob.rob_reads                   107853502                       # The number of ROB reads
system.cpu2.rob.rob_writes                  121296064                       # The number of ROB writes
system.cpu2.timesIdled                            373                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.idleCycles                           4095                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.quiesceCycles                       42682                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.committedInsts                   36508993                       # Number of Instructions Simulated
system.cpu2.committedOps                     41305874                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              1.424101                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        1.424101                       # CPI: Total CPI of All Threads
system.cpu2.ipc                              0.702197                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.702197                       # IPC: Total IPC of All Threads
system.cpu2.int_regfile_reads                46139985                       # number of integer regfile reads
system.cpu2.int_regfile_writes               28164991                       # number of integer regfile writes
system.cpu2.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu2.cc_regfile_reads                164950853                       # number of cc regfile reads
system.cpu2.cc_regfile_writes                26586781                       # number of cc regfile writes
system.cpu2.misc_regfile_reads               17087361                       # number of misc regfile reads
system.cpu2.misc_regfile_writes                945835                       # number of misc regfile writes
system.cpu2.dcache.tags.replacements           262791                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          496.818877                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           11278839                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           263294                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            42.837433                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data   496.818877                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.970349                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.970349                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          503                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           60                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          326                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          108                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4            8                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.982422                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         24785017                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        24785017                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::cpu2.data      7487629                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        7487629                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::cpu2.data      3043122                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       3043122                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::cpu2.data       318135                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total       318135                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::cpu2.data       181662                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total       181662                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::cpu2.data     10530751                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        10530751                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::cpu2.data     10530751                       # number of overall hits
system.cpu2.dcache.overall_hits::total       10530751                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::cpu2.data       487604                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       487604                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::cpu2.data       328525                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       328525                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::cpu2.data        89104                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total        89104                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::cpu2.data       166862                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total       166862                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::cpu2.data       816129                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        816129                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::cpu2.data       816129                       # number of overall misses
system.cpu2.dcache.overall_misses::total       816129                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::cpu2.data   8201797140                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   8201797140                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::cpu2.data   6487657588                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total   6487657588                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::cpu2.data   2226010156                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total   2226010156                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::cpu2.data   2643292898                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total   2643292898                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::cpu2.data     10921643                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total     10921643                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.demand_miss_latency::cpu2.data  14689454728                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  14689454728                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::cpu2.data  14689454728                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  14689454728                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::cpu2.data      7975233                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      7975233                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::cpu2.data      3371647                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      3371647                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::cpu2.data       407239                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total       407239                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::cpu2.data       348524                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total       348524                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::cpu2.data     11346880                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     11346880                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::cpu2.data     11346880                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     11346880                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::cpu2.data     0.061140                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.061140                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::cpu2.data     0.097438                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.097438                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::cpu2.data     0.218800                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.218800                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::cpu2.data     0.478768                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.478768                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::cpu2.data     0.071925                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.071925                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::cpu2.data     0.071925                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.071925                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::cpu2.data 16820.610865                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 16820.610865                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::cpu2.data 19747.835288                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 19747.835288                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::cpu2.data 24982.157434                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 24982.157434                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::cpu2.data 15841.191512                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total 15841.191512                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::cpu2.data 17998.937335                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 17998.937335                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::cpu2.data 17998.937335                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 17998.937335                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs           11                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs           11                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks       222364                       # number of writebacks
system.cpu2.dcache.writebacks::total           222364                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::cpu2.data       101811                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       101811                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::cpu2.data       161956                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       161956                       # number of WriteReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::cpu2.data        21531                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total        21531                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::cpu2.data       263767                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       263767                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::cpu2.data       263767                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       263767                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::cpu2.data       385793                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       385793                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::cpu2.data       166569                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       166569                       # number of WriteReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::cpu2.data        67573                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total        67573                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::cpu2.data       166862                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total       166862                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::cpu2.data       552362                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       552362                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::cpu2.data       552362                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       552362                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::cpu2.data   4708295742                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   4708295742                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::cpu2.data   2974732195                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   2974732195                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::cpu2.data    967400947                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total    967400947                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::cpu2.data   2156599102                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total   2156599102                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::cpu2.data     10083857                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total     10083857                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::cpu2.data   7683027937                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   7683027937                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::cpu2.data   7683027937                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   7683027937                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::cpu2.data     0.048374                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.048374                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::cpu2.data     0.049403                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.049403                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::cpu2.data     0.165930                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.165930                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::cpu2.data     0.478768                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.478768                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::cpu2.data     0.048680                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.048680                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::cpu2.data     0.048680                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.048680                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::cpu2.data 12204.202103                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 12204.202103                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::cpu2.data 17858.858461                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 17858.858461                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu2.data 14316.382978                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 14316.382978                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::cpu2.data 12924.447160                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total 12924.447160                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::cpu2.data 13909.407123                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 13909.407123                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::cpu2.data 13909.407123                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 13909.407123                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements             1450                       # number of replacements
system.cpu2.icache.tags.tagsinuse          367.470269                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            9645445                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             1824                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs          5288.072917                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst   367.470269                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.717715                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.717715                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          374                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          369                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.730469                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         19296480                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        19296480                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::cpu2.inst      9645445                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        9645445                       # number of ReadReq hits
system.cpu2.icache.demand_hits::cpu2.inst      9645445                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         9645445                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::cpu2.inst      9645445                       # number of overall hits
system.cpu2.icache.overall_hits::total        9645445                       # number of overall hits
system.cpu2.icache.ReadReq_misses::cpu2.inst         1883                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         1883                       # number of ReadReq misses
system.cpu2.icache.demand_misses::cpu2.inst         1883                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          1883                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::cpu2.inst         1883                       # number of overall misses
system.cpu2.icache.overall_misses::total         1883                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::cpu2.inst     38019450                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     38019450                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::cpu2.inst     38019450                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     38019450                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::cpu2.inst     38019450                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     38019450                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::cpu2.inst      9647328                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      9647328                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::cpu2.inst      9647328                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      9647328                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::cpu2.inst      9647328                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      9647328                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::cpu2.inst     0.000195                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000195                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::cpu2.inst     0.000195                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000195                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::cpu2.inst     0.000195                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000195                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::cpu2.inst 20190.892193                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 20190.892193                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::cpu2.inst 20190.892193                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 20190.892193                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::cpu2.inst 20190.892193                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 20190.892193                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            1                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs            1                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::cpu2.inst           59                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           59                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::cpu2.inst           59                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           59                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::cpu2.inst           59                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           59                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::cpu2.inst         1824                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total         1824                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::cpu2.inst         1824                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total         1824                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::cpu2.inst         1824                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total         1824                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::cpu2.inst     31159539                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     31159539                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::cpu2.inst     31159539                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     31159539                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::cpu2.inst     31159539                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     31159539                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::cpu2.inst     0.000189                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000189                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::cpu2.inst     0.000189                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000189                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::cpu2.inst     0.000189                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000189                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::cpu2.inst 17083.080592                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 17083.080592                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::cpu2.inst 17083.080592                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 17083.080592                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::cpu2.inst 17083.080592                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 17083.080592                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.l2.tags.replacements                         0                       # number of replacements
system.l2.tags.tagsinuse                  4603.782548                       # Cycle average of tags in use
system.l2.tags.total_refs                      895488                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      4774                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                    187.576037                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     3611.365983                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst       325.879934                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data        83.089158                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst       145.292495                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.data       135.528518                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.inst       159.912317                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.data       142.714143                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.055105                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.004973                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.001268                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.002217                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.data        0.002068                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.inst        0.002440                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.data        0.002178                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.070248                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4774                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           38                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         4734                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.072845                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1035450                       # Number of tag accesses
system.l2.tags.data_accesses                  1035450                       # Number of data accesses
system.l2.ReadReq_hits::cpu0.inst                  41                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu0.data                  65                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu1.inst                2494                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu1.data              226031                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu2.inst                1624                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu2.data              233412                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  463667                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks           435851                       # number of Writeback hits
system.l2.Writeback_hits::total                435851                       # number of Writeback hits
system.l2.UpgradeReq_hits::cpu0.data                1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu1.data               36                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu2.data               95                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  132                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu2.data              2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  2                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::cpu0.data                 8                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu1.data               139                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu2.data                19                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   166                       # number of ReadExReq hits
system.l2.demand_hits::cpu0.inst                   41                       # number of demand (read+write) hits
system.l2.demand_hits::cpu0.data                   73                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.inst                 2494                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.data               226170                       # number of demand (read+write) hits
system.l2.demand_hits::cpu2.inst                 1624                       # number of demand (read+write) hits
system.l2.demand_hits::cpu2.data               233431                       # number of demand (read+write) hits
system.l2.demand_hits::total                   463833                       # number of demand (read+write) hits
system.l2.overall_hits::cpu0.inst                  41                       # number of overall hits
system.l2.overall_hits::cpu0.data                  73                       # number of overall hits
system.l2.overall_hits::cpu1.inst                2494                       # number of overall hits
system.l2.overall_hits::cpu1.data              226170                       # number of overall hits
system.l2.overall_hits::cpu2.inst                1624                       # number of overall hits
system.l2.overall_hits::cpu2.data              233431                       # number of overall hits
system.l2.overall_hits::total                  463833                       # number of overall hits
system.l2.ReadReq_misses::cpu0.inst               356                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu0.data               101                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu1.inst               203                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu1.data               140                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu2.inst               200                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu2.data               149                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  1149                       # number of ReadReq misses
system.l2.UpgradeReq_misses::cpu1.data          30756                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu2.data          40912                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              71668                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu1.data        22438                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu2.data        27770                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total            50208                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::cpu0.data             949                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu1.data            1402                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu2.data            1414                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                3765                       # number of ReadExReq misses
system.l2.demand_misses::cpu0.inst                356                       # number of demand (read+write) misses
system.l2.demand_misses::cpu0.data               1050                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.inst                203                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.data               1542                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.inst                200                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.data               1563                       # number of demand (read+write) misses
system.l2.demand_misses::total                   4914                       # number of demand (read+write) misses
system.l2.overall_misses::cpu0.inst               356                       # number of overall misses
system.l2.overall_misses::cpu0.data              1050                       # number of overall misses
system.l2.overall_misses::cpu1.inst               203                       # number of overall misses
system.l2.overall_misses::cpu1.data              1542                       # number of overall misses
system.l2.overall_misses::cpu2.inst               200                       # number of overall misses
system.l2.overall_misses::cpu2.data              1563                       # number of overall misses
system.l2.overall_misses::total                  4914                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu0.inst     19030500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu0.data      5476000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu1.inst     10557500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu1.data      7401000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu2.inst     10437000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu2.data      7869000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        60771000                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu1.data        53000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total        53000                       # number of UpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu1.data       105500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       105500                       # number of SCUpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::cpu0.data     50353500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu1.data     74379500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu2.data     74975000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     199708000                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu0.inst     19030500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu0.data     55829500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu1.inst     10557500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu1.data     81780500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu2.inst     10437000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu2.data     82844000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        260479000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu0.inst     19030500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu0.data     55829500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu1.inst     10557500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu1.data     81780500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu2.inst     10437000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu2.data     82844000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       260479000                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu0.inst             397                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu0.data             166                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.inst            2697                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.data          226171                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu2.inst            1824                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu2.data          233561                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              464816                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks       435851                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total            435851                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu0.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu1.data        30792                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu2.data        41007                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            71800                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu1.data        22438                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu2.data        27772                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total          50210                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu0.data           957                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu1.data          1541                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu2.data          1433                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              3931                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu0.inst              397                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu0.data             1123                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.inst             2697                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.data           227712                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.inst             1824                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.data           234994                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               468747                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu0.inst             397                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu0.data            1123                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.inst            2697                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.data          227712                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.inst            1824                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.data          234994                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              468747                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu0.inst       0.896725                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu0.data       0.608434                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu1.inst       0.075269                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu1.data       0.000619                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu2.inst       0.109649                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu2.data       0.000638                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.002472                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::cpu1.data     0.998831                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu2.data     0.997683                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.998162                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu2.data     0.999928                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.999960                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu0.data     0.991641                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu1.data     0.909799                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu2.data     0.986741                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.957772                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu0.inst        0.896725                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu0.data        0.934996                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.inst        0.075269                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.data        0.006772                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.inst        0.109649                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.data        0.006651                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.010483                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu0.inst       0.896725                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu0.data       0.934996                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.inst       0.075269                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.data       0.006772                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.inst       0.109649                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.data       0.006651                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.010483                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu0.inst 53456.460674                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu0.data 54217.821782                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu1.inst 52007.389163                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu1.data 52864.285714                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu2.inst        52185                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu2.data 52812.080537                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 52890.339426                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu1.data     1.723241                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total     0.739521                       # average UpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu1.data     4.701845                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total     2.101259                       # average SCUpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu0.data 53059.536354                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu1.data 53052.425107                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu2.data 53023.338048                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 53043.293493                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu0.inst 53456.460674                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu0.data 53170.952381                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu1.inst 52007.389163                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu1.data 53035.343709                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu2.inst        52185                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu2.data 53003.198976                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 53007.529508                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu0.inst 53456.460674                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu0.data 53170.952381                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu1.inst 52007.389163                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu1.data 53035.343709                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu2.inst        52185                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu2.data 53003.198976                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 53007.529508                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.ReadReq_mshr_hits::cpu0.inst              1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu0.data              9                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu1.inst             53                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu1.data              3                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu2.inst             39                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu2.data              3                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total                108                       # number of ReadReq MSHR hits
system.l2.demand_mshr_hits::cpu0.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu0.data               9                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu1.inst              53                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu1.data               3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu2.inst              39                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu2.data               3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 108                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu0.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu0.data              9                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu1.inst             53                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu1.data              3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu2.inst             39                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu2.data              3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                108                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::cpu0.inst          355                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu0.data           92                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu1.inst          150                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu1.data          137                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu2.inst          161                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu2.data          146                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             1041                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu1.data        30756                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu2.data        40912                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total         71668                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu1.data        22438                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu2.data        27770                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total        50208                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu0.data          949                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu1.data         1402                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu2.data         1414                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           3765                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu0.inst           355                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu0.data          1041                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu1.inst           150                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu1.data          1539                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu2.inst           161                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu2.data          1560                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              4806                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu0.inst          355                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu0.data         1041                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu1.inst          150                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu1.data         1539                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu2.inst          161                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu2.data         1560                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             4806                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu0.inst     14572000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu0.data      3896500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu1.inst      6099500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu1.data      5555000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu2.inst      6570500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu2.data      5928500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     42622000                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu1.data   1247275678                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu2.data   1660623610                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total   2907899288                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu1.data    909173130                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu2.data   1125285796                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total   2034458926                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu0.data     38499000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu1.data     56872000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu2.data     57304500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    152675500                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu0.inst     14572000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu0.data     42395500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu1.inst      6099500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu1.data     62427000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu2.inst      6570500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu2.data     63233000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    195297500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu0.inst     14572000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu0.data     42395500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu1.inst      6099500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu1.data     62427000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu2.inst      6570500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu2.data     63233000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    195297500                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu0.inst     0.894207                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu0.data     0.554217                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu1.inst     0.055617                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu1.data     0.000606                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu2.inst     0.088268                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu2.data     0.000625                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.002240                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu1.data     0.998831                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu2.data     0.997683                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.998162                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu1.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu2.data     0.999928                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.999960                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu0.data     0.991641                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu1.data     0.909799                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu2.data     0.986741                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.957772                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu0.inst     0.894207                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu0.data     0.926981                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu1.inst     0.055617                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu1.data     0.006759                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu2.inst     0.088268                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu2.data     0.006638                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.010253                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu0.inst     0.894207                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu0.data     0.926981                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu1.inst     0.055617                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu1.data     0.006759                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu2.inst     0.088268                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu2.data     0.006638                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.010253                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu0.inst 41047.887324                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu0.data 42353.260870                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu1.inst 40663.333333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu1.data 40547.445255                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu2.inst 40810.559006                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu2.data 40606.164384                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 40943.323727                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu1.data 40553.897711                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu2.data 40590.135168                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 40574.584026                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu1.data 40519.347981                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu2.data 40521.634714                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 40520.612771                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu0.data 40567.966280                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu1.data 40564.907275                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu2.data 40526.520509                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 40551.261620                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu0.inst 41047.887324                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu0.data 40725.744476                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu1.inst 40663.333333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu1.data 40563.352827                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu2.inst 40810.559006                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu2.data 40533.974359                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 40636.183937                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu0.inst 41047.887324                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu0.data 40725.744476                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu1.inst 40663.333333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu1.data 40563.352827                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu2.inst 40810.559006                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu2.data 40533.974359                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 40636.183937                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                1041                       # Transaction distribution
system.membus.trans_dist::ReadResp               1041                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            74105                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq         326368                       # Transaction distribution
system.membus.trans_dist::UpgradeResp          121876                       # Transaction distribution
system.membus.trans_dist::ReadExReq              3767                       # Transaction distribution
system.membus.trans_dist::ReadExResp             3765                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.physmem.port       531963                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 531963                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.physmem.port       307584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  307584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                           278599                       # Total snoops (count)
system.membus.snoop_fanout::samples            405447                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  405447    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              405447                       # Request fanout histogram
system.membus.reqLayer0.occupancy           187036793                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy          205937393                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.4                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadReq             920349                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp            920349                       # Transaction distribution
system.tol2bus.trans_dist::Writeback           435851                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           74237                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq        326370                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         400607                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          530                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          530                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           253157                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          253157                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side          794                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side         2773                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         5394                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      1274022                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side         3648                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      1314620                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2601251                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side        25408                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side       104768                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       172608                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     28203840                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side       116736                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     29270912                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               57894272                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          983886                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples          2010494                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   5                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                2010494    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              5                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              5                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2010494                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1444957765                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            595999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           1701992                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           4071947                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         979358782                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.9                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy           2755461                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy         976119657                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             1.9                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
