Drill report for vga_test.kicad_pcb
Created on 2025-01-21T02:22:26-0500

Copper Layer Stackup:
    =============================================================
    L1 :  F.Cu                      front
    L2 :  B.Cu                      back


Drill file 'vga_test-PTH-drl.gbr' contains
    plated through holes:
    =============================================================
    T1  0.300mm  0.0118"  (2 holes)
    T2  1.000mm  0.0394"  (45 holes)
    T3  1.020mm  0.0402"  (44 holes)
    T4  1.100mm  0.0433"  (15 holes)
    T5  3.200mm  0.1260"  (2 holes)

    Total plated holes count 108


Drill file 'vga_test-NPTH-drl.gbr' contains
    unplated through holes:
    =============================================================
    T1  3.200mm  0.1260"  (4 holes)

    Total unplated holes count 4
