# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../../../cpu/headers" \
"../../../../../../seg/seg_wishbone.v" \
"../../../../../../seg/seg_wishbone_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
