Info: Generated by version: 17.1.2 build 304
Info: Starting: Create simulation model
Info: qsys-generate /home/dai/WorkStation/fpga/project/intel/PcieDma/ep_g3x8_avmm256.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=/home/dai/WorkStation/fpga/project/intel/PcieDma/ep_g3x8_avmm256 --family="Arria 10" --part=10AT115S2F45E2SG
Progress: Loading PcieDma/ep_g3x8_avmm256.qsys
Progress: Reading input file
Progress: Adding DUT [altera_generic_component 1.0]
Progress: Parameterizing module DUT
Progress: Adding clk_0 [altera_generic_component 1.0]
Progress: Parameterizing module clk_0
Progress: Adding dma_control_0 [altera_generic_component 1.0]
Progress: Parameterizing module dma_control_0
Progress: Adding onchip_memory2_0 [altera_generic_component 1.0]
Progress: Parameterizing module onchip_memory2_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: ep_g3x8_avmm256.dma_control_0.RdDMA_Tx/DUT.rd_ast_rx: Ready latency is 0 for source and 3 for sink. Avalon-ST Adapter will be inserted..
Info: ep_g3x8_avmm256.dma_control_0.WrDMA_Tx/DUT.wr_ast_rx: Ready latency is 0 for source and 3 for sink. Avalon-ST Adapter will be inserted..
Warning: ep_g3x8_avmm256.DUT: DUT.intx_intfc must be exported, or connected to a matching conduit as it has unconnected inputs.
Warning: ep_g3x8_avmm256.DUT.cra: DUT.cra must be connected to an Avalon-MM master or exported
Info: ep_g3x8_avmm256: "Transforming system: ep_g3x8_avmm256"
Info: ep_g3x8_avmm256: Running transform generation_view_transform
Info: ep_g3x8_avmm256: Running transform generation_view_transform took 0.000s
Info: ep_g3x8_avmm256: Running transform interconnect_transform_chooser
Info: Interconnect is inserted between master DUT.dma_wr_master and slave onchip_memory2_0.s2 because the master has address signal 64 bit wide, but the slave is 10 bit wide.
Info: Interconnect is inserted between master DUT.dma_wr_master and slave onchip_memory2_0.s2 because the master has read signal 1 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master DUT.dma_wr_master and slave onchip_memory2_0.s2 because the master has waitrequest signal 1 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master DUT.dma_wr_master and slave onchip_memory2_0.s2 because the master has burstcount signal 5 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master DUT.dma_wr_master and slave onchip_memory2_0.s2 because the master has readdatavalid signal 1 bit wide, but the slave is 0 bit wide.
Info: avalon_st_adapter: Inserting timing_adapter: timing_adapter_0
Info: avalon_st_adapter_001: Inserting timing_adapter: timing_adapter_0
Info: ep_g3x8_avmm256: Running transform interconnect_transform_chooser took 2.388s
Info: mm_interconnect_0: Running transform interconnect_transform_chooser
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: Running transform interconnect_transform_chooser took 0.211s
Info: mm_interconnect_1: Running transform interconnect_transform_chooser
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_1: Running transform interconnect_transform_chooser took 0.483s
Info: mm_interconnect_2: Running transform interconnect_transform_chooser
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_2: Running transform interconnect_transform_chooser took 0.176s
Info: mm_interconnect_3: Running transform interconnect_transform_chooser
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_3: Running transform interconnect_transform_chooser took 0.269s
Info: avalon_st_adapter: Running transform interconnect_transform_chooser
Info: avalon_st_adapter: Running transform interconnect_transform_chooser took 0.009s
Info: avalon_st_adapter_001: Running transform interconnect_transform_chooser
Info: avalon_st_adapter_001: Running transform interconnect_transform_chooser took 0.008s
Info: avalon_st_adapter: Running transform interconnect_transform_chooser
Info: avalon_st_adapter: Running transform interconnect_transform_chooser took 0.009s
Info: avalon_st_adapter: Running transform interconnect_transform_chooser
Info: avalon_st_adapter: Running transform interconnect_transform_chooser took 0.008s
Info: avalon_st_adapter_001: Running transform interconnect_transform_chooser
Info: avalon_st_adapter_001: Running transform interconnect_transform_chooser took 0.008s
Info: avalon_st_adapter_002: Running transform interconnect_transform_chooser
Info: avalon_st_adapter_002: Running transform interconnect_transform_chooser took 0.008s
Info: avalon_st_adapter: Running transform interconnect_transform_chooser
Info: avalon_st_adapter: Running transform interconnect_transform_chooser took 0.009s
Info: avalon_st_adapter: Running transform interconnect_transform_chooser
Info: avalon_st_adapter: Running transform interconnect_transform_chooser took 0.009s
Info: avalon_st_adapter_001: Running transform interconnect_transform_chooser
Info: avalon_st_adapter_001: Running transform interconnect_transform_chooser took 0.011s
Info: ep_g3x8_avmm256: "Naming system components in system: ep_g3x8_avmm256"
Info: ep_g3x8_avmm256: "Processing generation queue"
Info: ep_g3x8_avmm256: "Generating: ep_g3x8_avmm256"
Info: ep_g3x8_avmm256: "Generating: ep_g3x8_avmm256_DUT"
Info: ep_g3x8_avmm256: "Generating: ep_g3x8_avmm256_clk_0"
Info: ep_g3x8_avmm256: "Generating: ep_g3x8_avmm256_dma_control_0"
Info: ep_g3x8_avmm256: "Generating: ep_g3x8_avmm256_onchip_memory2_0"
Info: ep_g3x8_avmm256: "Generating: ep_g3x8_avmm256_altera_mm_interconnect_171_7t36psq"
Info: ep_g3x8_avmm256: "Generating: ep_g3x8_avmm256_altera_mm_interconnect_171_m6w4bsa"
Info: ep_g3x8_avmm256: "Generating: ep_g3x8_avmm256_altera_mm_interconnect_171_glb5asi"
Info: ep_g3x8_avmm256: "Generating: ep_g3x8_avmm256_altera_mm_interconnect_171_66vd26y"
Info: ep_g3x8_avmm256: "Generating: ep_g3x8_avmm256_altera_avalon_st_adapter_171_5moluky"
Info: ep_g3x8_avmm256: "Generating: altera_reset_controller"
Info: ep_g3x8_avmm256: "Generating: altera_merlin_master_translator"
Info: ep_g3x8_avmm256: "Generating: altera_merlin_slave_translator"
Info: ep_g3x8_avmm256: "Generating: altera_merlin_master_agent"
Info: ep_g3x8_avmm256: "Generating: altera_merlin_slave_agent"
Info: ep_g3x8_avmm256: "Generating: altera_avalon_sc_fifo"
Info: ep_g3x8_avmm256: "Generating: ep_g3x8_avmm256_altera_merlin_router_171_23jcmrq"
Info: ep_g3x8_avmm256: "Generating: ep_g3x8_avmm256_altera_merlin_router_171_vyttjzq"
Info: ep_g3x8_avmm256: "Generating: ep_g3x8_avmm256_altera_merlin_demultiplexer_171_xojy6ca"
Info: ep_g3x8_avmm256: "Generating: ep_g3x8_avmm256_altera_merlin_multiplexer_171_iamyjly"
Info: ep_g3x8_avmm256: "Generating: ep_g3x8_avmm256_altera_merlin_demultiplexer_171_bdho4xy"
Info: ep_g3x8_avmm256: "Generating: ep_g3x8_avmm256_altera_merlin_multiplexer_171_lgwlboa"
Info: ep_g3x8_avmm256: "Generating: ep_g3x8_avmm256_altera_avalon_st_adapter_171_yxzsrmq"
Info: ep_g3x8_avmm256: "Generating: ep_g3x8_avmm256_altera_merlin_router_171_gwxgora"
Info: ep_g3x8_avmm256: "Generating: ep_g3x8_avmm256_altera_merlin_router_171_g6qpmsi"
Info: ep_g3x8_avmm256: "Generating: ep_g3x8_avmm256_altera_merlin_router_171_tdiu6gq"
Info: ep_g3x8_avmm256: "Generating: ep_g3x8_avmm256_altera_merlin_router_171_ts3z7ji"
Info: ep_g3x8_avmm256: "Generating: altera_merlin_burst_adapter"
Info: ep_g3x8_avmm256: "Generating: ep_g3x8_avmm256_altera_merlin_demultiplexer_171_eqvhaxq"
Info: ep_g3x8_avmm256: "Generating: ep_g3x8_avmm256_altera_merlin_demultiplexer_171_uehjzdy"
Info: ep_g3x8_avmm256: "Generating: ep_g3x8_avmm256_altera_merlin_multiplexer_171_sdxk4oa"
Info: ep_g3x8_avmm256: "Generating: ep_g3x8_avmm256_altera_merlin_multiplexer_171_cckx4ta"
Info: ep_g3x8_avmm256: "Generating: ep_g3x8_avmm256_altera_merlin_demultiplexer_171_3kxwkza"
Info: ep_g3x8_avmm256: "Generating: ep_g3x8_avmm256_altera_merlin_multiplexer_171_wyhqm3q"
Info: ep_g3x8_avmm256: "Generating: ep_g3x8_avmm256_altera_merlin_multiplexer_171_36d27bi"
Info: ep_g3x8_avmm256: "Generating: altera_merlin_width_adapter"
Info: ep_g3x8_avmm256: "Generating: ep_g3x8_avmm256_altera_avalon_st_adapter_171_l5ksb3y"
Info: ep_g3x8_avmm256: "Generating: ep_g3x8_avmm256_altera_merlin_router_171_eb7dply"
Info: ep_g3x8_avmm256: "Generating: ep_g3x8_avmm256_altera_merlin_router_171_fpb3wlq"
Info: ep_g3x8_avmm256: "Generating: ep_g3x8_avmm256_altera_merlin_demultiplexer_171_zgmngca"
Info: ep_g3x8_avmm256: "Generating: ep_g3x8_avmm256_altera_merlin_multiplexer_171_frt5vea"
Info: ep_g3x8_avmm256: "Generating: ep_g3x8_avmm256_altera_merlin_multiplexer_171_mhqksua"
Info: ep_g3x8_avmm256: "Generating: ep_g3x8_avmm256_altera_merlin_router_171_oruwnoi"
Info: ep_g3x8_avmm256: "Generating: ep_g3x8_avmm256_altera_merlin_router_171_j5jg6hi"
Info: ep_g3x8_avmm256: "Generating: altera_merlin_traffic_limiter"
Info: ep_g3x8_avmm256: "Generating: ep_g3x8_avmm256_altera_merlin_demultiplexer_171_wuqxuai"
Info: ep_g3x8_avmm256: "Generating: ep_g3x8_avmm256_altera_merlin_multiplexer_171_l5g5vfy"
Info: ep_g3x8_avmm256: "Generating: ep_g3x8_avmm256_altera_merlin_multiplexer_171_azrzo4q"
Info: ep_g3x8_avmm256: "Generating: ep_g3x8_avmm256_timing_adapter_171_cjew6aq"
Info: ep_g3x8_avmm256: "Generating: ep_g3x8_avmm256_error_adapter_171_nt3czwq"
Info: ep_g3x8_avmm256: "Generating: ep_g3x8_avmm256_error_adapter_171_t2hnnza"
Info: ep_g3x8_avmm256: Done "ep_g3x8_avmm256" with 51 modules, 74 files
Info: qsys-generate succeeded.
Info: Finished: Create simulation model
Info: Starting: Create Modelsim Project.
Info: sim-script-gen --spd=/home/dai/WorkStation/fpga/project/intel/PcieDma/ip/ep_g3x8_avmm256/ep_g3x8_avmm256_clk_0/ep_g3x8_avmm256_clk_0.spd --spd=/home/dai/WorkStation/fpga/project/intel/PcieDma/ip/ep_g3x8_avmm256/ep_g3x8_avmm256_dma_control_0/ep_g3x8_avmm256_dma_control_0.spd --spd=/home/dai/WorkStation/fpga/project/intel/PcieDma/ip/ep_g3x8_avmm256/ep_g3x8_avmm256_onchip_memory2_0/ep_g3x8_avmm256_onchip_memory2_0.spd --spd=/home/dai/WorkStation/fpga/project/intel/PcieDma/ip/ep_g3x8_avmm256/ep_g3x8_avmm256_DUT/ep_g3x8_avmm256_DUT.spd --spd=/home/dai/WorkStation/fpga/project/intel/PcieDma/ep_g3x8_avmm256/ep_g3x8_avmm256.spd --output-directory=/home/dai/WorkStation/fpga/project/intel/PcieDma/ep_g3x8_avmm256/sim/ --use-relative-paths=true
Info: Doing: ip-make-simscript --spd=/home/dai/WorkStation/fpga/project/intel/PcieDma/ip/ep_g3x8_avmm256/ep_g3x8_avmm256_clk_0/ep_g3x8_avmm256_clk_0.spd --spd=/home/dai/WorkStation/fpga/project/intel/PcieDma/ip/ep_g3x8_avmm256/ep_g3x8_avmm256_dma_control_0/ep_g3x8_avmm256_dma_control_0.spd --spd=/home/dai/WorkStation/fpga/project/intel/PcieDma/ip/ep_g3x8_avmm256/ep_g3x8_avmm256_onchip_memory2_0/ep_g3x8_avmm256_onchip_memory2_0.spd --spd=/home/dai/WorkStation/fpga/project/intel/PcieDma/ip/ep_g3x8_avmm256/ep_g3x8_avmm256_DUT/ep_g3x8_avmm256_DUT.spd --spd=/home/dai/WorkStation/fpga/project/intel/PcieDma/ep_g3x8_avmm256/ep_g3x8_avmm256.spd --output-directory=/home/dai/WorkStation/fpga/project/intel/PcieDma/ep_g3x8_avmm256/sim/ --use-relative-paths=true
Info: Generating the following file(s) for MODELSIM simulator in /home/dai/WorkStation/fpga/project/intel/PcieDma/ep_g3x8_avmm256/sim/ directory:
Info: 	mentor/msim_setup.tcl
Info: Generating the following file(s) for VCS simulator in /home/dai/WorkStation/fpga/project/intel/PcieDma/ep_g3x8_avmm256/sim/ directory:
Info: 	synopsys/vcs/vcs_setup.sh
Info: Generating the following file(s) for VCSMX simulator in /home/dai/WorkStation/fpga/project/intel/PcieDma/ep_g3x8_avmm256/sim/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for NCSIM simulator in /home/dai/WorkStation/fpga/project/intel/PcieDma/ep_g3x8_avmm256/sim/ directory:
Info: 	cadence/cds.lib
Info: 	cadence/hdl.var
Info: 	cadence/ncsim_setup.sh
Info: 	28 .cds.lib files in cadence/cds_libs/ directory
Info: Generating the following file(s) for RIVIERA simulator in /home/dai/WorkStation/fpga/project/intel/PcieDma/ep_g3x8_avmm256/sim/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /home/dai/WorkStation/fpga/project/intel/PcieDma/ep_g3x8_avmm256/sim/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create Modelsim Project.
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/dai/WorkStation/fpga/project/intel/PcieDma/ep_g3x8_avmm256.qsys --block-symbol-file --output-directory=/home/dai/WorkStation/fpga/project/intel/PcieDma/ep_g3x8_avmm256 --family="Arria 10" --part=10AT115S2F45E2SG
Progress: Loading PcieDma/ep_g3x8_avmm256.qsys
Progress: Reading input file
Progress: Adding DUT [altera_generic_component 1.0]
Progress: Parameterizing module DUT
Progress: Adding clk_0 [altera_generic_component 1.0]
Progress: Parameterizing module clk_0
Progress: Adding dma_control_0 [altera_generic_component 1.0]
Progress: Parameterizing module dma_control_0
Progress: Adding onchip_memory2_0 [altera_generic_component 1.0]
Progress: Parameterizing module onchip_memory2_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: ep_g3x8_avmm256.dma_control_0.RdDMA_Tx/DUT.rd_ast_rx: Ready latency is 0 for source and 3 for sink. Avalon-ST Adapter will be inserted..
Info: ep_g3x8_avmm256.dma_control_0.WrDMA_Tx/DUT.wr_ast_rx: Ready latency is 0 for source and 3 for sink. Avalon-ST Adapter will be inserted..
Warning: ep_g3x8_avmm256.DUT: DUT.intx_intfc must be exported, or connected to a matching conduit as it has unconnected inputs.
Warning: ep_g3x8_avmm256.DUT.cra: DUT.cra must be connected to an Avalon-MM master or exported
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Warning: Creating netlists for third-party EDA synthesis is only supported for standalone IP. Skipping greybox generation for /home/dai/WorkStation/fpga/project/intel/PcieDma/ep_g3x8_avmm256.qsys.
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/dai/WorkStation/fpga/project/intel/PcieDma/ep_g3x8_avmm256.qsys --synthesis=VERILOG --output-directory=/home/dai/WorkStation/fpga/project/intel/PcieDma/ep_g3x8_avmm256 --family="Arria 10" --part=10AT115S2F45E2SG
Progress: Loading PcieDma/ep_g3x8_avmm256.qsys
Progress: Reading input file
Progress: Adding DUT [altera_generic_component 1.0]
Progress: Parameterizing module DUT
Progress: Adding clk_0 [altera_generic_component 1.0]
Progress: Parameterizing module clk_0
Progress: Adding dma_control_0 [altera_generic_component 1.0]
Progress: Parameterizing module dma_control_0
Progress: Adding onchip_memory2_0 [altera_generic_component 1.0]
Progress: Parameterizing module onchip_memory2_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: ep_g3x8_avmm256.dma_control_0.RdDMA_Tx/DUT.rd_ast_rx: Ready latency is 0 for source and 3 for sink. Avalon-ST Adapter will be inserted..
Info: ep_g3x8_avmm256.dma_control_0.WrDMA_Tx/DUT.wr_ast_rx: Ready latency is 0 for source and 3 for sink. Avalon-ST Adapter will be inserted..
Warning: ep_g3x8_avmm256.DUT: DUT.intx_intfc must be exported, or connected to a matching conduit as it has unconnected inputs.
Warning: ep_g3x8_avmm256.DUT.cra: DUT.cra must be connected to an Avalon-MM master or exported
Info: ep_g3x8_avmm256: "Transforming system: ep_g3x8_avmm256"
Info: ep_g3x8_avmm256: Running transform generation_view_transform
Info: ep_g3x8_avmm256: Running transform generation_view_transform took 0.000s
Info: ep_g3x8_avmm256: Running transform interconnect_transform_chooser
Info: Interconnect is inserted between master DUT.dma_wr_master and slave onchip_memory2_0.s2 because the master has address signal 64 bit wide, but the slave is 10 bit wide.
Info: Interconnect is inserted between master DUT.dma_wr_master and slave onchip_memory2_0.s2 because the master has read signal 1 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master DUT.dma_wr_master and slave onchip_memory2_0.s2 because the master has waitrequest signal 1 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master DUT.dma_wr_master and slave onchip_memory2_0.s2 because the master has burstcount signal 5 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master DUT.dma_wr_master and slave onchip_memory2_0.s2 because the master has readdatavalid signal 1 bit wide, but the slave is 0 bit wide.
Info: avalon_st_adapter: Inserting timing_adapter: timing_adapter_0
Info: avalon_st_adapter_001: Inserting timing_adapter: timing_adapter_0
Info: ep_g3x8_avmm256: Running transform interconnect_transform_chooser took 1.738s
Info: mm_interconnect_0: Running transform interconnect_transform_chooser
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: Running transform interconnect_transform_chooser took 0.175s
Info: mm_interconnect_1: Running transform interconnect_transform_chooser
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_1: Running transform interconnect_transform_chooser took 0.422s
Info: mm_interconnect_2: Running transform interconnect_transform_chooser
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_2: Running transform interconnect_transform_chooser took 0.147s
Info: mm_interconnect_3: Running transform interconnect_transform_chooser
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_3: Running transform interconnect_transform_chooser took 0.247s
Info: avalon_st_adapter: Running transform interconnect_transform_chooser
Info: avalon_st_adapter: Running transform interconnect_transform_chooser took 0.008s
Info: avalon_st_adapter_001: Running transform interconnect_transform_chooser
Info: avalon_st_adapter_001: Running transform interconnect_transform_chooser took 0.008s
Info: avalon_st_adapter: Running transform interconnect_transform_chooser
Info: avalon_st_adapter: Running transform interconnect_transform_chooser took 0.009s
Info: avalon_st_adapter: Running transform interconnect_transform_chooser
Info: avalon_st_adapter: Running transform interconnect_transform_chooser took 0.008s
Info: avalon_st_adapter_001: Running transform interconnect_transform_chooser
Info: avalon_st_adapter_001: Running transform interconnect_transform_chooser took 0.008s
Info: avalon_st_adapter_002: Running transform interconnect_transform_chooser
Info: avalon_st_adapter_002: Running transform interconnect_transform_chooser took 0.009s
Info: avalon_st_adapter: Running transform interconnect_transform_chooser
Info: avalon_st_adapter: Running transform interconnect_transform_chooser took 0.009s
Info: avalon_st_adapter: Running transform interconnect_transform_chooser
Info: avalon_st_adapter: Running transform interconnect_transform_chooser took 0.009s
Info: avalon_st_adapter_001: Running transform interconnect_transform_chooser
Info: avalon_st_adapter_001: Running transform interconnect_transform_chooser took 0.008s
Info: ep_g3x8_avmm256: "Naming system components in system: ep_g3x8_avmm256"
Info: ep_g3x8_avmm256: "Processing generation queue"
Info: ep_g3x8_avmm256: "Generating: ep_g3x8_avmm256"
Info: ep_g3x8_avmm256: "Generating: ep_g3x8_avmm256_DUT"
Info: ep_g3x8_avmm256: "Generating: ep_g3x8_avmm256_clk_0"
Info: ep_g3x8_avmm256: "Generating: ep_g3x8_avmm256_dma_control_0"
Info: ep_g3x8_avmm256: "Generating: ep_g3x8_avmm256_onchip_memory2_0"
Info: ep_g3x8_avmm256: "Generating: ep_g3x8_avmm256_altera_mm_interconnect_171_7t36psq"
Info: ep_g3x8_avmm256: "Generating: ep_g3x8_avmm256_altera_mm_interconnect_171_m6w4bsa"
Info: ep_g3x8_avmm256: "Generating: ep_g3x8_avmm256_altera_mm_interconnect_171_glb5asi"
Info: ep_g3x8_avmm256: "Generating: ep_g3x8_avmm256_altera_mm_interconnect_171_66vd26y"
Info: ep_g3x8_avmm256: "Generating: ep_g3x8_avmm256_altera_avalon_st_adapter_171_5moluky"
Info: ep_g3x8_avmm256: "Generating: altera_reset_controller"
Info: ep_g3x8_avmm256: "Generating: altera_merlin_master_translator"
Info: ep_g3x8_avmm256: "Generating: altera_merlin_slave_translator"
Info: ep_g3x8_avmm256: "Generating: altera_merlin_master_agent"
Info: ep_g3x8_avmm256: "Generating: altera_merlin_slave_agent"
Info: ep_g3x8_avmm256: "Generating: altera_avalon_sc_fifo"
Info: ep_g3x8_avmm256: "Generating: ep_g3x8_avmm256_altera_merlin_router_171_23jcmrq"
Info: ep_g3x8_avmm256: "Generating: ep_g3x8_avmm256_altera_merlin_router_171_vyttjzq"
Info: ep_g3x8_avmm256: "Generating: ep_g3x8_avmm256_altera_merlin_demultiplexer_171_xojy6ca"
Info: ep_g3x8_avmm256: "Generating: ep_g3x8_avmm256_altera_merlin_multiplexer_171_iamyjly"
Info: ep_g3x8_avmm256: "Generating: ep_g3x8_avmm256_altera_merlin_demultiplexer_171_bdho4xy"
Info: ep_g3x8_avmm256: "Generating: ep_g3x8_avmm256_altera_merlin_multiplexer_171_lgwlboa"
Info: ep_g3x8_avmm256: "Generating: ep_g3x8_avmm256_altera_avalon_st_adapter_171_yxzsrmq"
Info: ep_g3x8_avmm256: "Generating: ep_g3x8_avmm256_altera_merlin_router_171_gwxgora"
Info: ep_g3x8_avmm256: "Generating: ep_g3x8_avmm256_altera_merlin_router_171_g6qpmsi"
Info: ep_g3x8_avmm256: "Generating: ep_g3x8_avmm256_altera_merlin_router_171_tdiu6gq"
Info: ep_g3x8_avmm256: "Generating: ep_g3x8_avmm256_altera_merlin_router_171_ts3z7ji"
Info: ep_g3x8_avmm256: "Generating: altera_merlin_burst_adapter"
Info: ep_g3x8_avmm256: "Generating: ep_g3x8_avmm256_altera_merlin_demultiplexer_171_eqvhaxq"
Info: ep_g3x8_avmm256: "Generating: ep_g3x8_avmm256_altera_merlin_demultiplexer_171_uehjzdy"
Info: ep_g3x8_avmm256: "Generating: ep_g3x8_avmm256_altera_merlin_multiplexer_171_sdxk4oa"
Info: ep_g3x8_avmm256: "Generating: ep_g3x8_avmm256_altera_merlin_multiplexer_171_cckx4ta"
Info: ep_g3x8_avmm256: "Generating: ep_g3x8_avmm256_altera_merlin_demultiplexer_171_3kxwkza"
Info: ep_g3x8_avmm256: "Generating: ep_g3x8_avmm256_altera_merlin_multiplexer_171_wyhqm3q"
Info: ep_g3x8_avmm256: "Generating: ep_g3x8_avmm256_altera_merlin_multiplexer_171_36d27bi"
Info: ep_g3x8_avmm256: "Generating: altera_merlin_width_adapter"
Info: ep_g3x8_avmm256: "Generating: ep_g3x8_avmm256_altera_avalon_st_adapter_171_l5ksb3y"
Info: ep_g3x8_avmm256: "Generating: ep_g3x8_avmm256_altera_merlin_router_171_eb7dply"
Info: ep_g3x8_avmm256: "Generating: ep_g3x8_avmm256_altera_merlin_router_171_fpb3wlq"
Info: ep_g3x8_avmm256: "Generating: ep_g3x8_avmm256_altera_merlin_demultiplexer_171_zgmngca"
Info: ep_g3x8_avmm256: "Generating: ep_g3x8_avmm256_altera_merlin_multiplexer_171_frt5vea"
Info: ep_g3x8_avmm256: "Generating: ep_g3x8_avmm256_altera_merlin_multiplexer_171_mhqksua"
Info: ep_g3x8_avmm256: "Generating: ep_g3x8_avmm256_altera_merlin_router_171_oruwnoi"
Info: ep_g3x8_avmm256: "Generating: ep_g3x8_avmm256_altera_merlin_router_171_j5jg6hi"
Info: ep_g3x8_avmm256: "Generating: altera_merlin_traffic_limiter"
Info: ep_g3x8_avmm256: "Generating: ep_g3x8_avmm256_altera_merlin_demultiplexer_171_wuqxuai"
Info: ep_g3x8_avmm256: "Generating: ep_g3x8_avmm256_altera_merlin_multiplexer_171_l5g5vfy"
Info: ep_g3x8_avmm256: "Generating: ep_g3x8_avmm256_altera_merlin_multiplexer_171_azrzo4q"
Info: ep_g3x8_avmm256: "Generating: ep_g3x8_avmm256_timing_adapter_171_cjew6aq"
Info: ep_g3x8_avmm256: "Generating: ep_g3x8_avmm256_error_adapter_171_nt3czwq"
Info: ep_g3x8_avmm256: "Generating: ep_g3x8_avmm256_error_adapter_171_t2hnnza"
Info: ep_g3x8_avmm256: Done "ep_g3x8_avmm256" with 51 modules, 74 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
Info: Starting: Generate IP Core Documentation
Info: No documentation filesets were found for components in ep_g3x8_avmm256. No files generated.
Info: Finished: Generate IP Core Documentation
