/*
 * Samsung Exynos5 SoC series FIMC-IS driver
 *
 *
 * Copyright (c) 2011 Samsung Electronics Co., Ltd
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 */

#ifndef FIMC_IS_CMD_H
#define FIMC_IS_CMD_H

#include "fimc-is-config.h"

#define IS_COMMAND_VER 132 /* IS COMMAND VERSION 1.32 */

enum is_cmd {
	/* HOST -> IS */
	HIC_PREVIEW_STILL = 0x1,
	HIC_PREVIEW_VIDEO,
	HIC_CAPTURE_STILL,
	HIC_CAPTURE_VIDEO,
	HIC_PROCESS_START,
	HIC_PROCESS_STOP,
	HIC_STREAM_ON /* 7 */,
	HIC_STREAM_OFF /* 8 */,
	HIC_SHOT,
	HIC_GET_STATIC_METADATA /* 10 */,
	HIC_SET_CAM_CONTROL,
	HIC_GET_CAM_CONTROL,
	HIC_SET_PARAMETER /* 13 */,
	HIC_GET_PARAMETER,
	HIC_SET_A5_MAP /* 15 */,
	HIC_SET_A5_UNMAP /* 16 */,
	HIC_GET_STATUS,
	/* SENSOR PART*/
	HIC_OPEN_SENSOR,
	HIC_CLOSE_SENSOR,
	HIC_SIMMIAN_INIT /* 20 */,
	HIC_SIMMIAN_WRITE,
	HIC_SIMMIAN_READ,
	HIC_POWER_DOWN,
	HIC_GET_SET_FILE_ADDR,
	HIC_LOAD_SET_FILE,
	HIC_MSG_CONFIG,
	HIC_MSG_TEST,
	HIC_ISP_I2C_CONTROL,
	HIC_CALIBRATE_ACTUATOR,
	HIC_GET_IP_STATUS /* 30 */,
	HIC_I2C_CONTROL_LOCK,
#if (SUPPORTED_IS_CMD_VER >= 132)
	HIC_SYSTEM_CONTROL,
	HIC_SENSOR_MODE_CHANGE,
#elif (SUPPORTED_IS_CMD_VER >= 131)
	HIC_SENSOR_MODE_CHANGE,
#endif
	HIC_ADJUST_SET_FILE,
	HIC_CHECK_A5_TASK_CPU_USAGE,
	HIC_COMMAND_END,

	/* IS -> HOST */
	IHC_GET_SENSOR_NUMBER = 0x1000,
	/* Parameter1 : Address of space to copy a setfile */
	/* Parameter2 : Space szie */
	IHC_SET_SHOT_MARK,
	/* PARAM1 : a frame number */
	/* PARAM2 : confidence level(smile 0~100) */
	/* PARMA3 : confidence level(blink 0~100) */
	IHC_SET_FACE_MARK,
	/* PARAM1 : coordinate count */
	/* PARAM2 : coordinate buffer address */
	IHC_FRAME_DONE,
	/* PARAM1 : frame start number */
	/* PARAM2 : frame count */
	IHC_AA_DONE,
	IHC_NOT_READY,
	IHC_FLASH_READY,
#if (SUPPORTED_IS_CMD_VER >= 131)
	IHC_REPORT_ERR,
#endif
	IHC_COMMAND_END
};

/* supported command macros by F/W version */
#define FW_HAS_SYS_CTRL_CMD	(SUPPORTED_IS_CMD_VER >= 132)
#define FW_HAS_SENSOR_MODE_CMD	(SUPPORTED_IS_CMD_VER >= 131)
#define FW_HAS_REPORT_ERR_CMD	(SUPPORTED_IS_CMD_VER >= 131)

enum is_reply {
	ISR_DONE	= 0x2000,
	ISR_NDONE
};

enum is_scenario_id {
	ISS_PREVIEW_STILL,
	ISS_PREVIEW_VIDEO,
	ISS_CAPTURE_STILL,
	ISS_CAPTURE_VIDEO,
	ISS_END
};

enum is_subscenario_id {
	ISS_SUB_SCENARIO_STILL_PREVIEW = 0,	/* 0: still preview */
	ISS_SUB_SCENARIO_VIDEO = 1,		/* 1: video */
	ISS_SUB_SCENARIO_DUAL_STILL = 2,	/* 2: dual still preview */
	ISS_SUB_SCENARIO_DUAL_VIDEO = 3,	/* 3: dual video */
	ISS_SUB_SCENARIO_VIDEO_HIGH_SPEED = 4,	/* 4: video high speed */
	ISS_SUB_SCENARIO_STILL_CAPTURE = 5,	/* 5: still capture */
	ISS_SUB_SCENARIO_FHD_60FPS = 6,		/* 6: video FHD 60fps */
	ISS_SUB_SCENARIO_UHD_30FPS = 7,         /* 7: video UHD 30fps */
	ISS_SUB_SCENARIO_WVGA_300FPS = 8,       /* 8: video WVGA 300fps */
	ISS_SUB_SCENARIO_STILL_PREVIEW_WDR = 9,
	ISS_SUB_SCENARIO_VIDEO_WDR = 10,
	ISS_SUB_SCENARIO_STILL_CAPTURE_WDR = 11,
	ISS_SUB_SCENARIO_UHD_30FPS_WDR = 12,
	ISS_SUB_SCENARIO_STILL_CAPTURE_ZOOM = 13,
	ISS_SUB_SCENARIO_STILL_CAPTURE_ZOOM_OUTDOOR = 14,
	ISS_SUB_SCENARIO_STILL_CAPTURE_ZOOM_INDOOR = 15,
	ISS_SUB_SCENARIO_STILL_CAPTURE_WDR_ZOOM = 16,
	ISS_SUB_SCENARIO_STILL_CAPTURE_WDR_ZOOM_OUTDOOR = 17,
	ISS_SUB_SCENARIO_STILL_CAPTURE_WDR_ZOOM_INDOOR = 18,
	ISS_SUB_END,

	/* These values will be deprecated */
	ISS_SUB_SCENARIO_FRONT_VT1 = 4,		/* 4: front camera VT1 for 3G (Temporary) */
	ISS_SUB_SCENARIO_FRONT_VT2 = 5,		/* 5: front camera VT2 for LTE (Temporary) */
	ISS_SUB_SCENARIO_FRONT_SMART_STAY = 6,	/* 6: front camera smart stay (Temporary) */
};

enum is_system_control_id {
	IS_SYS_CLOCK_GATE	= 0,
	IS_SYS_END		= 1,
};

enum is_system_control_cmd {
	SYS_CONTROL_DISABLE	= 0,
	SYS_CONTROL_ENABLE	= 1,
};

enum is_msg_test_id {
	IS_MSG_TEST_SYNC_LOG = 1,
};

struct is_setfile_header_element {
	u32 binary_addr;
	u32 binary_size;
};

struct is_setfile_header {
	struct is_setfile_header_element isp[ISS_END];
	struct is_setfile_header_element drc[ISS_END];
	struct is_setfile_header_element fd[ISS_END];
};

#define HOST_SET_INT_BIT	0x00000001
#define HOST_CLR_INT_BIT	0x00000001
#define IS_SET_INT_BIT		0x00000001
#define IS_CLR_INT_BIT		0x00000001

#define HOST_SET_INTERRUPT(base)	(base->uiINTGR0 |= HOST_SET_INT_BIT)
#define HOST_CLR_INTERRUPT(base)	(base->uiINTCR0 |= HOST_CLR_INT_BIT)
#define IS_SET_INTERRUPT(base)		(base->uiINTGR1 |= IS_SET_INT_BIT)
#define IS_CLR_INTERRUPT(base)		(base->uiINTCR1 |= IS_CLR_INT_BIT)

struct is_common_reg {
	u32 hicmd;
	u32 hic_sensorid;
	u32 hic_param1;
	u32 hic_param2;
	u32 hic_param3;
	u32 hic_param4;

	u32 power_down_debug_number;

	u32 reserved1[2];

	u32 ihcmd_iflag;
	u32 ihcmd;
	u32 ihc_sensorid;
	u32 ihc_param1;
	u32 ihc_param2;
	u32 ihc_param3;
	u32 ihc_param4;

	u32 reserved2[2];

	u32 taa0c_iflag;
	u32 taa0c_sensor_id;
	u32 taa0c_param1;
	u32 taa0c_param2;
	u32 taa0c_param3;

	u32 reserved3[2];

	u32 taa1c_iflag;
	u32 taa1c_sensor_id;
	u32 taa1c_param1;
	u32 taa1c_param2;
	u32 taa1c_param3;

	u32 reserved4[2];

	u32 scc_iflag;
	u32 scc_sensor_id;
	u32 scc_param1;
	u32 scc_param2;
	u32 scc_param3;

	u32 reserved5[2];

	u32 dis_iflag;
	u32 dis_sensor_id;
	u32 dis_param1;
	u32 dis_param2;
	u32 dis_param3;

	u32 reserved6[2];

	u32 scp_iflag;
	u32 scp_sensor_id;
	u32 scp_param1;
	u32 scp_param2;
	u32 scp_param3;

	u32 reserved7[3];

	u32 shot_iflag;
	u32 shot_sensor_id;
	u32 shot_param1;
	u32 shot_param2;
	u32 shot_param3;

	u32 grp1_done_frame_num;

	u32 fcount_sen3;
	u32 fcount_sen2;
	u32 fcount_sen1;
	u32 fcount_sen0;
};

struct is_mcuctl_reg {
	u32 mcuctl;
	u32 bboar;

	u32 intgr0;
	u32 intcr0;
	u32 intmr0;
	u32 intsr0;
	u32 intmsr0;

	u32 intgr1;
	u32 intcr1;
	u32 intmr1;
	u32 intsr1;
	u32 intmsr1;

	u32 intcr2;
	u32 intmr2;
	u32 intsr2;
	u32 intmsr2;

	u32 gpoctrl;
	u32 cpoenctlr;
	u32 gpictlr;

	u32 pad[0xD];

	struct is_common_reg common_reg;
};
#endif
