// Seed: 2711407864
`define pp_0 0
module module_0;
  logic id_0 = 1;
  wire  id_1;
  type_6 id_3 (
      .id_0(1),
      .id_1(id_0),
      .id_2(1),
      .id_3(id_0),
      .id_4(1 + id_1[1]),
      .id_5(id_0)
  );
  assign id_2 = id_0;
endmodule
