<stg><name>backProp<64, 8, 4>_Pipeline_VITIS_LOOP_31_1</name>


<trans_list>

<trans id="34" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:1 %store_ln31 = store i4 0, i4 %i

]]></Node>
<StgValue><ssdm name="store_ln31"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:2 %br_ln0 = br void %for.body.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.body.i:0 %i_34 = load i4 %i

]]></Node>
<StgValue><ssdm name="i_34"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.body.i:1 %icmp_ln31 = icmp_eq  i4 %i_34, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln31"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.body.i:2 %i_35 = add i4 %i_34, i4 1

]]></Node>
<StgValue><ssdm name="i_35"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body.i:3 %br_ln31 = br i1 %icmp_ln31, void %for.body.i.split, void %VITIS_LOOP_209_4.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln31"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="12" bw="64" op_0_bw="4">
<![CDATA[
for.body.i.split:0 %zext_ln31 = zext i4 %i_34

]]></Node>
<StgValue><ssdm name="zext_ln31"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i.split:4 %net_0_addr = getelementptr i25 %net_0, i64 0, i64 %zext_ln31

]]></Node>
<StgValue><ssdm name="net_0_addr"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="25" op_0_bw="3">
<![CDATA[
for.body.i.split:5 %net_0_load = load i3 %net_0_addr

]]></Node>
<StgValue><ssdm name="net_0_load"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body.i.split:10 %store_ln31 = store i4 %i_35, i4 %i

]]></Node>
<StgValue><ssdm name="store_ln31"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="0">
<![CDATA[
VITIS_LOOP_209_4.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body.i.split:1 %specpipeline_ln31 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_75

]]></Node>
<StgValue><ssdm name="specpipeline_ln31"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body.i.split:2 %speclooptripcount_ln31 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln31"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body.i.split:3 %specloopname_ln31 = specloopname void @_ssdm_op_SpecLoopName, void @empty_91

]]></Node>
<StgValue><ssdm name="specloopname_ln31"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="25" op_0_bw="3">
<![CDATA[
for.body.i.split:5 %net_0_load = load i3 %net_0_addr

]]></Node>
<StgValue><ssdm name="net_0_load"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="25" op_1_bw="25">
<![CDATA[
for.body.i.split:6 %icmp_ln33 = icmp_sgt  i25 %net_0_load, i25 0

]]></Node>
<StgValue><ssdm name="icmp_ln33"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
for.body.i.split:7 %select_ln33 = select i1 %icmp_ln33, i18 131072, i18 0

]]></Node>
<StgValue><ssdm name="select_ln33"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="3" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i.split:8 %d_activation_0_addr = getelementptr i18 %d_activation_0, i64 0, i64 %zext_ln31

]]></Node>
<StgValue><ssdm name="d_activation_0_addr"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="18" op_1_bw="3">
<![CDATA[
for.body.i.split:9 %store_ln33 = store i18 %select_ln33, i3 %d_activation_0_addr

]]></Node>
<StgValue><ssdm name="store_ln33"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0">
<![CDATA[
for.body.i.split:11 %br_ln31 = br void %for.body.i

]]></Node>
<StgValue><ssdm name="br_ln31"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="35" name="net_0" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="net_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="36" name="d_activation_0" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="d_activation_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="38" from="StgValue_37" to="i" fromId="37" toId="5">
</dataflow>
<dataflow id="40" from="StgValue_39" to="store_ln31" fromId="39" toId="6">
</dataflow>
<dataflow id="41" from="i" to="store_ln31" fromId="5" toId="6">
</dataflow>
<dataflow id="42" from="i" to="i_34" fromId="5" toId="8">
</dataflow>
<dataflow id="43" from="i_34" to="icmp_ln31" fromId="8" toId="9">
</dataflow>
<dataflow id="45" from="StgValue_44" to="icmp_ln31" fromId="44" toId="9">
</dataflow>
<dataflow id="46" from="i_34" to="i_35" fromId="8" toId="10">
</dataflow>
<dataflow id="48" from="StgValue_47" to="i_35" fromId="47" toId="10">
</dataflow>
<dataflow id="49" from="icmp_ln31" to="br_ln31" fromId="9" toId="11">
</dataflow>
<dataflow id="50" from="i_34" to="zext_ln31" fromId="8" toId="12">
</dataflow>
<dataflow id="51" from="net_0" to="net_0_addr" fromId="35" toId="13">
</dataflow>
<dataflow id="53" from="StgValue_52" to="net_0_addr" fromId="52" toId="13">
</dataflow>
<dataflow id="54" from="zext_ln31" to="net_0_addr" fromId="12" toId="13">
</dataflow>
<dataflow id="55" from="net_0_addr" to="net_0_load" fromId="13" toId="14">
</dataflow>
<dataflow id="56" from="i_35" to="store_ln31" fromId="10" toId="15">
</dataflow>
<dataflow id="57" from="i" to="store_ln31" fromId="5" toId="15">
</dataflow>
<dataflow id="59" from="_ssdm_op_SpecPipeline" to="specpipeline_ln31" fromId="58" toId="16">
</dataflow>
<dataflow id="61" from="StgValue_60" to="specpipeline_ln31" fromId="60" toId="16">
</dataflow>
<dataflow id="63" from="StgValue_62" to="specpipeline_ln31" fromId="62" toId="16">
</dataflow>
<dataflow id="64" from="StgValue_62" to="specpipeline_ln31" fromId="62" toId="16">
</dataflow>
<dataflow id="65" from="StgValue_62" to="specpipeline_ln31" fromId="62" toId="16">
</dataflow>
<dataflow id="67" from="empty_75" to="specpipeline_ln31" fromId="66" toId="16">
</dataflow>
<dataflow id="69" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln31" fromId="68" toId="17">
</dataflow>
<dataflow id="71" from="StgValue_70" to="speclooptripcount_ln31" fromId="70" toId="17">
</dataflow>
<dataflow id="72" from="StgValue_70" to="speclooptripcount_ln31" fromId="70" toId="17">
</dataflow>
<dataflow id="73" from="StgValue_70" to="speclooptripcount_ln31" fromId="70" toId="17">
</dataflow>
<dataflow id="75" from="_ssdm_op_SpecLoopName" to="specloopname_ln31" fromId="74" toId="18">
</dataflow>
<dataflow id="77" from="empty_91" to="specloopname_ln31" fromId="76" toId="18">
</dataflow>
<dataflow id="78" from="net_0_addr" to="net_0_load" fromId="13" toId="19">
</dataflow>
<dataflow id="79" from="net_0_load" to="icmp_ln33" fromId="19" toId="20">
</dataflow>
<dataflow id="81" from="StgValue_80" to="icmp_ln33" fromId="80" toId="20">
</dataflow>
<dataflow id="82" from="icmp_ln33" to="select_ln33" fromId="20" toId="21">
</dataflow>
<dataflow id="84" from="StgValue_83" to="select_ln33" fromId="83" toId="21">
</dataflow>
<dataflow id="86" from="StgValue_85" to="select_ln33" fromId="85" toId="21">
</dataflow>
<dataflow id="87" from="d_activation_0" to="d_activation_0_addr" fromId="36" toId="22">
</dataflow>
<dataflow id="88" from="StgValue_52" to="d_activation_0_addr" fromId="52" toId="22">
</dataflow>
<dataflow id="89" from="zext_ln31" to="d_activation_0_addr" fromId="12" toId="22">
</dataflow>
<dataflow id="90" from="select_ln33" to="store_ln33" fromId="21" toId="23">
</dataflow>
<dataflow id="91" from="d_activation_0_addr" to="store_ln33" fromId="22" toId="23">
</dataflow>
<dataflow id="92" from="icmp_ln31" to="StgValue_2" fromId="9" toId="2">
</dataflow>
</dataflows>


</stg>
