
---------- Begin Simulation Statistics ----------
final_tick                               2626906559000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 177736                       # Simulator instruction rate (inst/s)
host_mem_usage                                8565552                       # Number of bytes of host memory used
host_op_rate                                   177736                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   562.63                       # Real time elapsed on the host
host_tick_rate                              169343115                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000020                       # Number of instructions simulated
sim_ops                                     100000020                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.095278                       # Number of seconds simulated
sim_ticks                                 95277751000                       # Number of ticks simulated
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.Branches                                 2                       # Number of branches fetched
system.cpu.committedInsts                          20                       # Number of instructions committed
system.cpu.committedOps                            20                       # Number of ops (including micro ops) committed
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus.data        92500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        92500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus.data        91500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        91500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus.data            3                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_miss_latency::.switch_cpus.data        92500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        92500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_rate::.switch_cpus.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_misses::.switch_cpus.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus.data        91500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        91500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus.data     0.250000                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.250000                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_misses::.switch_cpus.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     31893082                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     31893082                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 78063.098162                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 78063.098162                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 101246.749391                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 101246.749391                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     19345268                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        19345268                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 979521236000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 979521236000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.393434                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.393434                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data     12547814                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      12547814                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data     10804833                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total     10804833                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 176471160500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 176471160500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.054651                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.054651                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      1742981                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1742981                       # number of ReadReq MSHR misses
system.cpu.dcache.StoreCondReq_accesses::.switch_cpus.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.switch_cpus.data            4                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total            4                       # number of StoreCondReq hits
system.cpu.dcache.WriteReq_accesses::.cpu.data            2                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      6818950                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      6818952                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 67343.334643                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 67343.319200                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 94348.288024                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 94348.288024                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            1                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      2458200                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        2458201                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data 293667446543                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 293667446543                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.500000                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.639505                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.639505                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses::.cpu.data            1                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data      4360750                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      4360751                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data      3487539                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      3487539                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data  82385962934                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  82385962934                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.128057                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.128056                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       873211                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       873211                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs    75.585800                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          169                       # average number of cycles each access was blocked
system.cpu.dcache.blocked::no_mshrs            778442                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               2                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs     58839161                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          338                       # number of cycles access was blocked
system.cpu.dcache.demand_accesses::.cpu.data            2                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     38712032                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     38712034                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 75298.451278                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 75298.446825                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 98944.237821                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 98944.237821                       # average overall mshr miss latency
system.cpu.dcache.demand_hits::.cpu.data            1                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     21803468                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         21803469                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 1273188682543                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 1273188682543                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate::.cpu.data     0.500000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.436778                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.436778                       # miss rate for demand accesses
system.cpu.dcache.demand_misses::.cpu.data            1                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data     16908564                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       16908565                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data     14292372                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     14292372                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 258857123434                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 258857123434                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.067581                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.067581                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      2616192                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2616192                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_accesses::.cpu.data            2                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     38712032                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     38712034                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 75298.451278                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 75298.446825                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 98944.237821                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 98944.237821                       # average overall mshr miss latency
system.cpu.dcache.overall_hits::.cpu.data            1                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     21803468                       # number of overall hits
system.cpu.dcache.overall_hits::total        21803469                       # number of overall hits
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 1273188682543                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 1273188682543                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate::.cpu.data     0.500000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.436778                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.436778                       # miss rate for overall accesses
system.cpu.dcache.overall_misses::.cpu.data            1                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data     16908564                       # number of overall misses
system.cpu.dcache.overall_misses::total      16908565                       # number of overall misses
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data     14292372                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     14292372                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 258857123434                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 258857123434                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.067581                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.067581                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      2616192                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2616192                       # number of overall MSHR misses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2626906559000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.replacements                2615678                       # number of replacements
system.cpu.dcache.tags.age_task_id_blocks_1024::0          180                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          328                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu.dcache.tags.avg_refs              9.334057                       # Average number of references to valid blocks.
system.cpu.dcache.tags.data_accesses        312312526                       # Number of data accesses
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000731                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   511.833453                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000001                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.999675                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999676                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2626906559000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.sampled_refs           2616190                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.tag_accesses         312312526                       # Number of tag accesses
system.cpu.dcache.tags.tagsinuse           511.834184                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            24419666                       # Total number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2531628814500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks::.writebacks      1071152                       # number of writebacks
system.cpu.dcache.writebacks::total           1071152                       # number of writebacks
system.cpu.dtb.data_accesses                        2                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                            2                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.pwrStateResidencyTicks::UNDEFINED 2626906559000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       2                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                           2                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.icache.ReadReq_accesses::.cpu.inst           20                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      9208356                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      9208376                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 76603.603604                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 74587.719298                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 82561.728395                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 82561.728395                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits::.cpu.inst           17                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      9208245                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         9208262                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      8503000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      8503000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.150000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000012                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000012                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses::.cpu.inst            3                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst          111                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           114                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           30                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           30                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      6687500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      6687500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           81                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           81                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.demand_accesses::.cpu.inst           20                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      9208356                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      9208376                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 76603.603604                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 74587.719298                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 82561.728395                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 82561.728395                       # average overall mshr miss latency
system.cpu.icache.demand_hits::.cpu.inst           17                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      9208245                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          9208262                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      8503000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      8503000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate::.cpu.inst     0.150000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000012                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000012                       # miss rate for demand accesses
system.cpu.icache.demand_misses::.cpu.inst            3                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst          111                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            114                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           30                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           30                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      6687500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      6687500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           81                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           81                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_accesses::.cpu.inst           20                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      9208356                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      9208376                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 76603.603604                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 74587.719298                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 82561.728395                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 82561.728395                       # average overall mshr miss latency
system.cpu.icache.overall_hits::.cpu.inst           17                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      9208245                       # number of overall hits
system.cpu.icache.overall_hits::total         9208262                       # number of overall hits
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      8503000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      8503000                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate::.cpu.inst     0.150000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000012                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000012                       # miss rate for overall accesses
system.cpu.icache.overall_misses::.cpu.inst            3                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst          111                       # number of overall misses
system.cpu.icache.overall_misses::total           114                       # number of overall misses
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           30                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           30                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      6687500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      6687500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           81                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           81                       # number of overall MSHR misses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2626906559000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.tags.age_task_id_blocks_1024::4           84                       # Occupied blocks per task id
system.cpu.icache.tags.avg_refs          109623.166667                       # Average number of references to valid blocks.
system.cpu.icache.tags.data_accesses         73667092                       # Number of data accesses
system.cpu.icache.tags.occ_blocks::.cpu.inst     3.000000                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    33.069150                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.005859                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.064588                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.070448                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           84                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.164062                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2626906559000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.sampled_refs                84                       # Sample count of references to valid blocks.
system.cpu.icache.tags.tag_accesses          73667092                       # Number of tag accesses
system.cpu.icache.tags.tagsinuse            36.069149                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             9208346                       # Total number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2531628808500                       # Cycle when the warmup percentage was hit.
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                      20                       # ITB accesses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_hits                          20                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.pwrStateResidencyTicks::UNDEFINED 2626906559000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               20                       # number of cpu cycles simulated
system.cpu.numPwrStateTransitions                   1                       # Number of power state transitions
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         20                       # Number of busy cycles
system.cpu.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                     14                       # Number of float alu accesses
system.cpu.num_fp_insts                            14                       # number of float instructions
system.cpu.num_fp_register_reads                   26                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                  12                       # number of times the floating registers were written
system.cpu.num_func_calls                           1                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     6                       # Number of integer alu accesses
system.cpu.num_int_insts                            6                       # number of integer instructions
system.cpu.num_int_register_reads                   7                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  2                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             2                       # number of memory refs
system.cpu.num_store_insts                          2                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     2     10.00%     10.00% # Class of executed instruction
system.cpu.op_class::IntAlu                         4     20.00%     30.00% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     30.00% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     30.00% # Class of executed instruction
system.cpu.op_class::FloatAdd                       8     40.00%     70.00% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::FloatMult                      4     20.00%     90.00% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::MemRead                        0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::MemWrite                       0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  2     10.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         20                       # Class of executed instruction
system.cpu.pwrStateResidencyTicks::ON           10000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    95277741000                       # Cumulative time (in ticks) in various power states
system.cpu.workload.numSyscalls                     1                       # Number of system calls
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_misses::.writebacks            4                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             4                       # number of CleanEvict MSHR misses
system.l2.InvalidateReq_accesses::.switch_cpus.data            6                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total             6                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_avg_mshr_miss_latency::.switch_cpus.data 19333.333333                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19333.333333                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_miss_rate::.switch_cpus.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_misses::.switch_cpus.data            6                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total               6                       # number of InvalidateReq misses
system.l2.InvalidateReq_mshr_miss_latency::.switch_cpus.data       116000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total       116000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.switch_cpus.data            6                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total            6                       # number of InvalidateReq MSHR misses
system.l2.ReadCleanReq_accesses::.cpu.inst            3                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           81                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             84                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 81061.728395                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78166.666667                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 71061.728395                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71061.728395                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      6566000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      6566000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_misses::.cpu.inst            3                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst           81                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               84                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      5756000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      5756000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.964286                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           81                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           81                       # number of ReadCleanReq MSHR misses
system.l2.ReadExReq_accesses::.cpu.data             1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus.data       873206                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            873207                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 92824.413342                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 92824.307019                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 82824.413342                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 82824.413342                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus.data          167                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   167                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency::.switch_cpus.data  81039333000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   81039333000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.999809                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999809                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses::.cpu.data               1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus.data       873039                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              873040                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data  72308943000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  72308943000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.999809                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999808                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses::.switch_cpus.data       873039                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         873039                       # number of ReadExReq MSHR misses
system.l2.ReadSharedReq_accesses::.switch_cpus.data      1742981                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1742981                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 99667.736749                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 99667.736749                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 89667.748225                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 89667.748225                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data          125                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               125                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data 173706513000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 173706513000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.999928                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.999928                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_misses::.switch_cpus.data      1742856                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1742856                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data 156277973000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 156277973000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.999928                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.999928                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data      1742856                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1742856                       # number of ReadSharedReq MSHR misses
system.l2.WritebackDirty_accesses::.writebacks      1071152                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1071152                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_hits::.writebacks      1071152                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1071152                       # number of WritebackDirty hits
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.demand_accesses::.cpu.inst                3                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                1                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst           81                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data      2616187                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2616272                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 81061.728395                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 97383.819305                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 97383.165009                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 71061.728395                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 87383.826950                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 87383.321560                       # average overall mshr miss latency
system.l2.demand_hits::.switch_cpus.data          292                       # number of demand (read+write) hits
system.l2.demand_hits::total                      292                       # number of demand (read+write) hits
system.l2.demand_miss_latency::.switch_cpus.inst      6566000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data 254745846000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     254752412000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.999888                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.999888                       # miss rate for demand accesses
system.l2.demand_misses::.cpu.inst                  3                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  1                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst           81                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data      2615895                       # number of demand (read+write) misses
system.l2.demand_misses::total                2615980                       # number of demand (read+write) misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      5756000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data 228586916000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 228592672000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.999888                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.999887                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses::.switch_cpus.inst           81                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data      2615895                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2615976                       # number of demand (read+write) MSHR misses
system.l2.overall_accesses::.cpu.inst               3                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               1                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           81                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      2616187                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2616272                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency::.switch_cpus.inst 81061.728395                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 97383.819305                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 97383.165009                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 71061.728395                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 87383.826950                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 87383.321560                       # average overall mshr miss latency
system.l2.overall_hits::.switch_cpus.data          292                       # number of overall hits
system.l2.overall_hits::total                     292                       # number of overall hits
system.l2.overall_miss_latency::.switch_cpus.inst      6566000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 254745846000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    254752412000                       # number of overall miss cycles
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.999888                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.999888                       # miss rate for overall accesses
system.l2.overall_misses::.cpu.inst                 3                       # number of overall misses
system.l2.overall_misses::.cpu.data                 1                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst           81                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data      2615895                       # number of overall misses
system.l2.overall_misses::total               2615980                       # number of overall misses
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      5756000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data 228586916000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 228592672000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.999888                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.999887                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses::.switch_cpus.inst           81                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data      2615895                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2615976                       # number of overall MSHR misses
system.l2.pwrStateResidencyTicks::UNDEFINED 2626906559000                       # Cumulative time (in ticks) in various power states
system.l2.replacements                        2583216                       # number of replacements
system.l2.tags.age_task_id_blocks_1024::0          316                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         3000                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2        11872                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        17580                       # Occupied blocks per task id
system.l2.tags.avg_refs                      1.999991                       # Average number of references to valid blocks.
system.l2.tags.data_accesses                 86327280                       # Number of data accesses
system.l2.tags.occ_blocks::.writebacks       0.040151                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.010196                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.050188                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     1.838812                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data 32080.272530                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000002                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000056                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.979012                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.979071                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2626906559000                       # Cumulative time (in ticks) in various power states
system.l2.tags.sampled_refs                   2615984                       # Sample count of references to valid blocks.
system.l2.tags.tag_accesses                  86327280                       # Number of tag accesses
system.l2.tags.tagsinuse                 32082.211876                       # Cycle average of tags in use
system.l2.tags.total_refs                     5231944                       # Total number of references to valid blocks.
system.l2.tags.warmup_cycle              2531628808500                       # Cycle when the warmup percentage was hit.
system.l2.writebacks::.writebacks             1041535                       # number of writebacks
system.l2.writebacks::total                   1041535                       # number of writebacks
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgGap                      26049.91                       # Average gap between requests
system.mem_ctrls.avgMemAccLat                46047.14                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgPriority_.writebacks::samples   1041533.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples        81.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples   2615893.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgQLat                     27297.14                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgRdBW                      1757.20                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1757.20                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgRdQLen                       2.69                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrBW                       699.60                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    699.62                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.avgWrQLen                      26.13                       # Average write queue length when enqueuing
system.mem_ctrls.busUtil                        19.19                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    13.73                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.47                       # Data bus utilization in percentage for writes
system.mem_ctrls.bw_inst_read::.cpu.inst         2015                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst        54409                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            56425                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.inst              2015                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data               672                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst        54409                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data   1757148445                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1757205541                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      699618865                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst             2015                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data              672                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst        54409                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data   1757148445                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2456824406                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      699618865                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            699618865                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bytesPerActivate::samples       733360                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    319.186473                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   200.724236                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   311.713611                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       202351     27.59%     27.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       244105     33.29%     60.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        54646      7.45%     68.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        36724      5.01%     73.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        61323      8.36%     81.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        16778      2.29%     83.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        40411      5.51%     89.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         9384      1.28%     90.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        67638      9.22%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       733360                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM              167422336                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadSys               167422336                       # Total read bytes from the system interface side
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                66656704                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesWrittenSys             66658112                       # Total written bytes from the system interface side
system.mem_ctrls.bytes_inst_read::.cpu.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst         5184                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          5376                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.inst            192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data             64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst         5184                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data    167417152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          167422592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     66658112                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        66658112                       # Number of bytes written to this memory
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst           81                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data      2615893                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     29922.84                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     46047.64                       # Per-master read average memory access latency
system.mem_ctrls.masterReadBytes::.switch_cpus.inst         5184                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data    167417152                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 54409.344737786691                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 1757148444.866210222244                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst      2423750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data 120455704250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteAccesses::.writebacks      1041533                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAvgLat::.writebacks   2271574.86                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteBytes::.writebacks     66656704                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteRate::.writebacks 699604087.002431511879                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteTotalLat::.writebacks 2365920176250                       # Per-master write total memory access latency
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numReadWriteTurnArounds        64772                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numStayReadState             5795878                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             979152                       # Number of times bus staying in WRITE state
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.numWriteReadTurnArounds        64772                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.num_reads::.cpu.inst               3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst           81                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data      2615893                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2615978                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1041533                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1041533                       # Number of write requests responded to by this memory
system.mem_ctrls.pageHitRate                    79.95                       # Row buffer hit rate, read and write combined
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.perBankRdBursts::0            163193                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            163485                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            163599                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            163616                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            163701                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            163632                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            163616                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            163684                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            163701                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            163679                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           163702                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           163599                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           163345                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           163146                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           163087                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           163189                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             64931                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             65101                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             65099                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             65097                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             65185                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             65225                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             65209                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             65172                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             65173                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             65174                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            65172                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            65139                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            65044                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            64953                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            64915                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            64922                       # Per bank write bursts
system.mem_ctrls.priorityMaxLatency      0.000094648500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2626906559000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.rdPerTurnAround::samples        64772                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      40.387266                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     36.019807                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     46.440148                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511         64649     99.81%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023          122      0.19%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-8703            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         64772                       # Reads before turning the bus around for writes
system.mem_ctrls.rdQLenPdf::0                  881153                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  889928                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  555078                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  289814                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.readBursts                   2615974                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2615974                       # Read request sizes (log2)
system.mem_ctrls.readReqs                     2615974                       # Number of read requests accepted
system.mem_ctrls.readRowHitRate                 78.98                       # Row buffer hit rate for reads
system.mem_ctrls.readRowHits                  2065986                       # Number of row buffer hits during reads
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.totBusLat                13079870000                       # Total ticks spent in databus transfers
system.mem_ctrls.totGap                   95277716000                       # Total gap between requests
system.mem_ctrls.totMemAccLat            120458128000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totQLat                  71408615500                       # Total ticks spent queuing
system.mem_ctrls.wrPerTurnAround::samples        64772                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.079649                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.073242                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.481940                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            62789     96.94%     96.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              306      0.47%     97.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              584      0.90%     98.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              754      1.16%     99.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              272      0.42%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               67      0.10%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         64772                       # Writes before turning the bus around for reads
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1231                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1571                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  31871                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  53803                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  63506                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  66388                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  66646                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  66370                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  66278                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  66257                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  66339                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  66796                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  70797                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  68667                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  70670                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  74097                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  67585                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  69673                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1999                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    585                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    273                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.writeBursts                  1041533                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1041533                       # Write request sizes (log2)
system.mem_ctrls.writeReqs                    1041533                       # Number of write requests accepted
system.mem_ctrls.writeRowHitRate                82.39                       # Row buffer hit rate for writes
system.mem_ctrls.writeRowHits                  858137                       # Number of row buffer hits during writes
system.mem_ctrls_0.actBackEnergy          20103248490                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.actEnergy               2617759620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy     20177433420                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.averagePower            697.874480                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE    121473000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    3171220000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF    298717000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN   5818396750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT   41618946750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN  44248987500                       # Time in different power states
system.mem_ctrls_0.preBackEnergy            316391040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.preEnergy               1391364645                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy      2234353440                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.readEnergy              9342875640                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         7496764080.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy         91362600                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            66491910915                       # Total energy per rank (pJ)
system.mem_ctrls_0.totalIdleTime          50366066500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.writeEnergy             2719719180                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy          20114101290                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.actEnergy               2618445060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy     20186770020                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.averagePower            698.182538                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE    111558250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF    3173820000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF    210964750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN   5867143000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT   41644432750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN  44269822250                       # Time in different power states
system.mem_ctrls_1.preBackEnergy            313752480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.preEnergy               1391736555                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy      2252905440                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.readEnergy              9335178720                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         7502910480.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy         86851260                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            66521262015                       # Total energy per rank (pJ)
system.mem_ctrls_1.totalIdleTime          50345845250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.writeEnergy             2716968240                       # Energy for write commands per rank (pJ)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      7815088                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                7815088                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    234080704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               234080704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pwrStateResidencyTicks::UNDEFINED 2626906559000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy          9957878000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              10.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy        13821736500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             14.5                       # Layer utilization (%)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2615984                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2615984    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2615984                       # Request fanout histogram
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2583126                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       5199110                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoops                                0                       # Total snoops (count)
system.membus.trans_dist::ReadResp            1742938                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1041533                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1541593                       # Transaction distribution
system.membus.trans_dist::ReadExReq            873040                       # Transaction distribution
system.membus.trans_dist::ReadExResp           873040                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1742938                       # Transaction distribution
system.membus.trans_dist::InvalidateReq             6                       # Transaction distribution
system.pwrStateResidencyTicks::UNDEFINED 2626906559000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     99.985652                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits         1790947                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      1791204                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            4                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect          134                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      1788158                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits            0                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups           14                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses           14                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         2613110                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS          410975                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted            3                       # Number of mispredicted indirect branches.
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts          266                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            2313692                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       8302721                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls            9                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts      8326538                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts    101109852                       # Number of instructions committed
system.switch_cpus.commit.committedOps      101109852                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples    189457247                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.533682                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.791632                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    168651125     89.02%     89.02% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      3272861      1.73%     90.75% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      3517349      1.86%     92.60% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3      2197288      1.16%     93.76% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      1248991      0.66%     94.42% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5      1268643      0.67%     95.09% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       538401      0.28%     95.37% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       459868      0.24%     95.62% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      8302721      4.38%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    189457247                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts           86094851                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls       369956                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          49879027                       # Number of committed integer instructions.
system.switch_cpus.commit.loads              30866732                       # Number of loads committed
system.switch_cpus.commit.membars                   4                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass      1109854      1.10%      1.10% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     12033343     11.90%     13.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult       160001      0.16%     13.16% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     13.16% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd     23250800     23.00%     36.15% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     36.15% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            3      0.00%     36.15% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult     26870156     26.58%     62.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     62.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            1      0.00%     62.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     62.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     62.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     62.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     62.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     62.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     62.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     62.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     62.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     62.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     62.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     62.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     62.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     62.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     62.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     62.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     62.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     62.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     62.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     62.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     62.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     62.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     62.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     62.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     62.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     62.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     62.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      1551738      1.53%     64.26% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       160065      0.16%     64.42% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead     29314998     28.99%     93.41% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite      6658893      6.59%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total    101109852                       # Class of committed instruction
system.switch_cpus.commit.refs               37685690                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts           100000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps             100000000                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.905555                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.905555                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles     172312936                       # Number of cycles decode is blocked
system.switch_cpus.decode.BranchMispred            35                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.BranchResolved      1645518                       # Number of times decode resolved a branch
system.switch_cpus.decode.DecodedInsts      110882311                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          3619271                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles          10470669                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles         108315                       # Number of cycles decode is squashing
system.switch_cpus.decode.SquashedInsts           119                       # Number of squashed instructions handled by decode
system.switch_cpus.decode.UnblockCycles       4036264                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.data_accesses         40729472                       # DTB accesses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_hits             39458747                       # DTB hits
system.switch_cpus.dtb.data_misses            1270725                       # DTB misses
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.pwrStateResidencyTicks::UNDEFINED 2626906559000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.read_accesses         33708798                       # DTB read accesses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_hits             32465884                       # DTB read hits
system.switch_cpus.dtb.read_misses            1242914                       # DTB read misses
system.switch_cpus.dtb.write_accesses         7020674                       # DTB write accesses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_hits             6992863                       # DTB write hits
system.switch_cpus.dtb.write_misses             27811                       # DTB write misses
system.switch_cpus.fetch.Branches             2613110                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           9208356                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles             181168320                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes           103                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts              115636572                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles          179                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles         2100                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles          216698                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.013713                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      9268508                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      2201922                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.606839                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples    190547456                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.606865                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.031086                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        172915935     90.75%     90.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1          1191650      0.63%     91.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2          1188576      0.62%     92.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           555632      0.29%     92.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           614084      0.32%     92.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           509586      0.27%     92.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           906844      0.48%     93.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7          1365648      0.72%     94.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8         11299501      5.93%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    190547456                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads         108167173                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes         81189165                       # number of floating regfile writes
system.switch_cpus.idleCycles                    8026                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts          286                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          2423223                       # Number of branches executed
system.switch_cpus.iew.exec_nop               1168828                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.584530                       # Inst execution rate
system.switch_cpus.iew.exec_refs             47880821                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            7020674                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles        85237732                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      33819674                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            9                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts           88                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      7495297                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts    109789501                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      40860147                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts         3040                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts     111385302                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents         238870                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents      13453010                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         108315                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles      14191497                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked       745234                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       572175                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses           10                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          112                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads      2952917                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       676324                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          112                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect          270                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect           16                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers         102376863                       # num instructions consuming a value
system.switch_cpus.iew.wb_count             102616743                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.782076                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          80066537                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.538514                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent              103900246                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         63596687                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        12416526                       # number of integer regfile writes
system.switch_cpus.ipc                       0.524782                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.524782                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass          195      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      12689583     11.39%     11.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult       161267      0.14%     11.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     11.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd     23483284     21.08%     32.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     32.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            3      0.00%     32.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult     27172931     24.39%     57.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     57.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            1      0.00%     57.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     57.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     57.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     57.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     57.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     57.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     57.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     57.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     57.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     57.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     57.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     57.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     57.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     57.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     57.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     57.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     57.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     57.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     57.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     57.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     57.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     57.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     57.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     57.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     57.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     57.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     57.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     57.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     57.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     57.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     57.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      1675108      1.50%     58.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       161356      0.14%     58.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead     39185205     35.18%     93.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite      6859412      6.16%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total      111388345                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses       110067648                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads    206769552                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     88009177                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes    101887862                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt            13602501                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.122118                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu               4      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult          29986      0.22%      0.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      0.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd         70688      0.52%      0.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      0.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      0.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult      8865194     65.17%     65.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     65.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     65.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     65.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     65.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     65.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     65.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     65.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     65.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     65.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     65.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     65.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     65.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     65.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     65.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     65.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     65.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     65.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     65.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     65.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     65.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     65.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     65.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     65.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     65.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     65.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     65.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     65.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     65.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     65.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     65.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     65.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     65.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         205696      1.51%     67.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite             3      0.00%     67.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead      4430456     32.57%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite          474      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       14923003                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    220158172                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     14607566                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     15353512                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded          108620659                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued         111388345                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded           14                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      8620589                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued         1080                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved            5                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined     10297807                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples    190547456                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.584570                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.474847                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    156458932     82.11%     82.11% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      6004837      3.15%     85.26% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      8851210      4.65%     89.91% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      4573404      2.40%     92.31% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      6995350      3.67%     95.98% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      3446484      1.81%     97.79% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      1944807      1.02%     98.81% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7      1101242      0.58%     99.39% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      1171190      0.61%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    190547456                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.584545                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.fetch_accesses         9208565                       # ITB accesses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_hits             9208356                       # ITB hits
system.switch_cpus.itb.fetch_misses               209                       # ITB misses
system.switch_cpus.itb.pwrStateResidencyTicks::UNDEFINED 2626906559000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.memDep0.conflictingLoads       443965                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       800112                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     33819674                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      7495297                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads              10                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              9                       # number of misc regfile writes
system.switch_cpus.numCycles                190555482                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.pwrStateResidencyTicks::OFF  95277751000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.rename.BlockCycles       116508170                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      91237302                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents       11138489                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          5553296                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents       43823905                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents           237                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     173416411                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts      109916805                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     99219225                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles          12236674                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents        5816312                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles         108315                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      56140486                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          7981855                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups    116252744                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     57163666                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles          514                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts           13                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          27349684                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            9                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads            289187423                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           219963079                       # The number of ROB writes
system.switch_cpus.timesIdled                      74                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          168                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      7848062                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               7848230                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side         5376                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    235989504                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              235994880                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2626906559000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         3687128000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            121500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        3924277500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.1                       # Layer utilization (%)
system.tol2bus.snoopTraffic                  66658240                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          5199494                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000018                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.004206                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                5199402    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     92      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            5199494                       # Request fanout histogram
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2615678                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops           92                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      5231956                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops             92                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoops                         2583216                       # Total snoops (count)
system.tol2bus.trans_dist::ReadResp           1743063                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2112687                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         3086207                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           873207                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          873205                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            84                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1742981                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq            6                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp            6                       # Transaction distribution
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
