module posedgeDelay (
	input wire in,
	input wire clock,
	
	output reg out);
	
	always @(posedge clock) begin
		out <= in;
	end
endmodule
