`timescale 1ns / 1ps 
//////////////////////////////////////////////////////////////////////////////////
// Company: USTC ESLAB
// Engineer: Wu Yuzhang
//
// Design Name: RISCV-Pipline CPU
// Module Name: ALU
// Target Devices: Nexys4
// Tool Versions: Vivado 2017.4.1
// Description: ALU unit of RISCV CPU
//////////////////////////////////////////////////////////////////////////////////

//åŠŸèƒ½å’Œæ¥å£è¯´æ˜?
//ALUæ¥å—ä¸¤ä¸ªæ“ä½œæ•°ï¼Œæ ¹æ®AluContrlçš„ä¸åŒï¼Œè¿›è¡Œä¸åŒçš„è®¡ç®—æ“ä½œï¼Œå°†è®¡ç®—ç»“æœè¾“å‡ºåˆ°AluOut
//AluContrlçš„ç±»å‹å®šä¹‰åœ¨Parameters.vä¸?
//æ¨èæ ¼å¼ï¼?
//case()
//    `ADD:        AluOut<=Operand1 + Operand2;
//   	.......
//    default:    AluOut <= 32'hxxxxxxxx;
//endcase
//å®éªŒè¦æ±‚
//è¡¥å…¨æ¨¡å—

`include "Parameters.v"
module ALU(
           input wire [31: 0] Operand1,
           input wire [31: 0] Operand2,
           input wire [3: 0] AluContrl,
           output reg [31: 0] AluOut
       );
wire signed [31: 0] Operand1_S = $signed(Operand1);
wire signed [31: 0] Operand2_S = $signed(Operand2);
always @( * ) begin
    case (AluContrl)
        `SLL:
            AluOut <= Operand1 << Operand2[4: 0];
        `SRL:
            AluOut <= Operand1 >> Operand2[4: 0];
        `SRA:
            AluOut <= Operand1_S >>> Operand2[4: 0];
        `ADD:
            AluOut <= Operand1 + Operand2;
        `SUB:
            AluOut <= Operand1 - Operand2;
        `XOR:
            AluOut <= Operand1 ^ Operand2;
        `OR:
            AluOut <= Operand1 | Operand2;
        `AND:
            AluOut <= Operand1 & Operand2;
        `SLT:
            AluOut <= (Operand1_S < Operand2_S) ? 32'h1 : 32'h0;
        `SLTU:
            AluOut <= (Operand1 < Operand2) ? 32'h1 : 32'h0;
        `LUI:
            AluOut <= (Operand2) & 32'hfffff000;
        default:
            AluOut <= 32'hxxxxxxxx;
    endcase
end


endmodule

    module CSRALU(
        input wire [31: 0] op1,
        input wire [31: 0] op2,
        input wire [4: 0] op3,
        input wire [2: 0] CSRALU_func,
        output reg [31: 0] ALU_out
    );
always @ ( * )
begin
    case (CSRALU_func)
        `CSRRW:
            ALU_out <= op1 ;
        `CSRRS:
            ALU_out <= op1 | op2;
        `CSRRC:
            ALU_out <= (~op1) & op2;
        `CSRRWI:
            ALU_out <= {27'd0, op3};
        `CSRRSI:
            ALU_out <= op2 | {27'd0, op3};
        `CSRRCI:
            ALU_out <= op2 & ~{27'd0, op3};
        default:
            ALU_out <= 32'd0;
    endcase
end
endmodule
