Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Thu Oct 31 20:00:06 2024
| Host         : voidhoge running 64-bit Debian GNU/Linux 12 (bookworm)
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1 -file /home/hoge/programming/fpga/pycmpgen/results/1029/default_mul10/timing_report.txt
| Design       : shift_register
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
| Design State : Routed
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  100         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (100)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (100)
5. checking no_input_delay (19)
6. checking no_output_delay (20)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (100)
--------------------------
 There are 100 register/latch pins with no clock driven by root clock pin: clk (HIGH)

src0_reg[0]/C
src10_reg[0]/C
src10_reg[1]/C
src10_reg[2]/C
src10_reg[3]/C
src10_reg[4]/C
src10_reg[5]/C
src10_reg[6]/C
src10_reg[7]/C
src10_reg[8]/C
src11_reg[0]/C
src11_reg[1]/C
src11_reg[2]/C
src11_reg[3]/C
src11_reg[4]/C
src11_reg[5]/C
src11_reg[6]/C
src11_reg[7]/C
src12_reg[0]/C
src12_reg[1]/C
src12_reg[2]/C
src12_reg[3]/C
src12_reg[4]/C
src12_reg[5]/C
src12_reg[6]/C
src13_reg[0]/C
src13_reg[1]/C
src13_reg[2]/C
src13_reg[3]/C
src13_reg[4]/C
src13_reg[5]/C
src14_reg[0]/C
src14_reg[1]/C
src14_reg[2]/C
src14_reg[3]/C
src14_reg[4]/C
src15_reg[0]/C
src15_reg[1]/C
src15_reg[2]/C
src15_reg[3]/C
src16_reg[0]/C
src16_reg[1]/C
src16_reg[2]/C
src17_reg[0]/C
src17_reg[1]/C
src18_reg[0]/C
src1_reg[0]/C
src1_reg[1]/C
src2_reg[0]/C
src2_reg[1]/C
src2_reg[2]/C
src3_reg[0]/C
src3_reg[1]/C
src3_reg[2]/C
src3_reg[3]/C
src4_reg[0]/C
src4_reg[1]/C
src4_reg[2]/C
src4_reg[3]/C
src4_reg[4]/C
src5_reg[0]/C
src5_reg[1]/C
src5_reg[2]/C
src5_reg[3]/C
src5_reg[4]/C
src5_reg[5]/C
src6_reg[0]/C
src6_reg[1]/C
src6_reg[2]/C
src6_reg[3]/C
src6_reg[4]/C
src6_reg[5]/C
src6_reg[6]/C
src7_reg[0]/C
src7_reg[1]/C
src7_reg[2]/C
src7_reg[3]/C
src7_reg[4]/C
src7_reg[5]/C
src7_reg[6]/C
src7_reg[7]/C
src8_reg[0]/C
src8_reg[1]/C
src8_reg[2]/C
src8_reg[3]/C
src8_reg[4]/C
src8_reg[5]/C
src8_reg[6]/C
src8_reg[7]/C
src8_reg[8]/C
src9_reg[0]/C
src9_reg[1]/C
src9_reg[2]/C
src9_reg[3]/C
src9_reg[4]/C
src9_reg[5]/C
src9_reg[6]/C
src9_reg[7]/C
src9_reg[8]/C
src9_reg[9]/C


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (100)
--------------------------------------------------
 There are 100 pins that are not constrained for maximum delay. (HIGH)

src0_reg[0]/D
src10_reg[0]/D
src10_reg[1]/D
src10_reg[2]/D
src10_reg[3]/D
src10_reg[4]/D
src10_reg[5]/D
src10_reg[6]/D
src10_reg[7]/D
src10_reg[8]/D
src11_reg[0]/D
src11_reg[1]/D
src11_reg[2]/D
src11_reg[3]/D
src11_reg[4]/D
src11_reg[5]/D
src11_reg[6]/D
src11_reg[7]/D
src12_reg[0]/D
src12_reg[1]/D
src12_reg[2]/D
src12_reg[3]/D
src12_reg[4]/D
src12_reg[5]/D
src12_reg[6]/D
src13_reg[0]/D
src13_reg[1]/D
src13_reg[2]/D
src13_reg[3]/D
src13_reg[4]/D
src13_reg[5]/D
src14_reg[0]/D
src14_reg[1]/D
src14_reg[2]/D
src14_reg[3]/D
src14_reg[4]/D
src15_reg[0]/D
src15_reg[1]/D
src15_reg[2]/D
src15_reg[3]/D
src16_reg[0]/D
src16_reg[1]/D
src16_reg[2]/D
src17_reg[0]/D
src17_reg[1]/D
src18_reg[0]/D
src1_reg[0]/D
src1_reg[1]/D
src2_reg[0]/D
src2_reg[1]/D
src2_reg[2]/D
src3_reg[0]/D
src3_reg[1]/D
src3_reg[2]/D
src3_reg[3]/D
src4_reg[0]/D
src4_reg[1]/D
src4_reg[2]/D
src4_reg[3]/D
src4_reg[4]/D
src5_reg[0]/D
src5_reg[1]/D
src5_reg[2]/D
src5_reg[3]/D
src5_reg[4]/D
src5_reg[5]/D
src6_reg[0]/D
src6_reg[1]/D
src6_reg[2]/D
src6_reg[3]/D
src6_reg[4]/D
src6_reg[5]/D
src6_reg[6]/D
src7_reg[0]/D
src7_reg[1]/D
src7_reg[2]/D
src7_reg[3]/D
src7_reg[4]/D
src7_reg[5]/D
src7_reg[6]/D
src7_reg[7]/D
src8_reg[0]/D
src8_reg[1]/D
src8_reg[2]/D
src8_reg[3]/D
src8_reg[4]/D
src8_reg[5]/D
src8_reg[6]/D
src8_reg[7]/D
src8_reg[8]/D
src9_reg[0]/D
src9_reg[1]/D
src9_reg[2]/D
src9_reg[3]/D
src9_reg[4]/D
src9_reg[5]/D
src9_reg[6]/D
src9_reg[7]/D
src9_reg[8]/D
src9_reg[9]/D

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (19)
-------------------------------
 There are 19 input ports with no input delay specified. (HIGH)

src0_
src10_
src11_
src12_
src13_
src14_
src15_
src16_
src17_
src18_
src1_
src2_
src3_
src4_
src5_
src6_
src7_
src8_
src9_

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (20)
--------------------------------
 There are 20 ports with no output delay specified. (HIGH)

dst0[0]
dst10[0]
dst11[0]
dst12[0]
dst13[0]
dst14[0]
dst15[0]
dst16[0]
dst17[0]
dst18[0]
dst19[0]
dst1[0]
dst2[0]
dst3[0]
dst4[0]
dst5[0]
dst6[0]
dst7[0]
dst8[0]
dst9[0]

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  120          inf        0.000                      0                  120           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           120 Endpoints
Min Delay           120 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 src1_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst17[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.821ns  (logic 5.436ns (50.232%)  route 5.385ns (49.768%))
  Logic Levels:           12  (CARRY4=5 FDRE=1 LUT2=2 LUT4=2 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y79          FDRE                         0.000     0.000 r  src1_reg[0]/C
    SLICE_X1Y79          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src1_reg[0]/Q
                         net (fo=3, routed)           1.055     1.396    compressor/gpc0/src0[1]
    SLICE_X0Y73                                                       r  compressor/gpc0/lut2_prop0/I1
    SLICE_X0Y73          LUT2 (Prop_lut2_I1_O)        0.097     1.493 r  compressor/gpc0/lut2_prop0/O
                         net (fo=1, routed)           0.000     1.493    compressor/gpc0/lut2_prop0_n_0
    SLICE_X0Y73                                                       r  compressor/gpc0/carry4_inst0/S[0]
    SLICE_X0Y73          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     1.888 r  compressor/gpc0/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.822     2.710    compressor/gpc40/src1[2]
    SLICE_X0Y72                                                       r  compressor/gpc40/lut4_prop1/I3
    SLICE_X0Y72          LUT4 (Prop_lut4_I3_O)        0.097     2.807 r  compressor/gpc40/lut4_prop1/O
                         net (fo=1, routed)           0.000     2.807    compressor/gpc40/lut4_prop1_n_0
    SLICE_X0Y72                                                       r  compressor/gpc40/carry4_inst0/S[1]
    SLICE_X0Y72          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     3.284 r  compressor/gpc40/carry4_inst0/O[3]
                         net (fo=2, routed)           0.570     3.854    compressor/gpc73/src0[5]
    SLICE_X2Y71                                                       r  compressor/gpc73/lut5_prop0/I4
    SLICE_X2Y71          LUT5 (Prop_lut5_I4_O)        0.234     4.088 r  compressor/gpc73/lut5_prop0/O
                         net (fo=1, routed)           0.000     4.088    compressor/gpc73/lut5_prop0_n_0
    SLICE_X2Y71                                                       r  compressor/gpc73/carry4_inst0/S[0]
    SLICE_X2Y71          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     4.467 r  compressor/gpc73/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.913     5.380    compressor/gpc97/src0[4]
    SLICE_X1Y69                                                       r  compressor/gpc97/lut4_prop0/I3
    SLICE_X1Y69          LUT4 (Prop_lut4_I3_O)        0.097     5.477 r  compressor/gpc97/lut4_prop0/O
                         net (fo=1, routed)           0.000     5.477    compressor/gpc97/lut4_prop0_n_0
    SLICE_X1Y69                                                       r  compressor/gpc97/carry4_inst0/S[0]
    SLICE_X1Y69          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     5.872 r  compressor/gpc97/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.509     6.380    compressor/gpc119/src0[2]
    SLICE_X0Y70                                                       r  compressor/gpc119/lut2_prop0/I1
    SLICE_X0Y70          LUT2 (Prop_lut2_I1_O)        0.097     6.477 r  compressor/gpc119/lut2_prop0/O
                         net (fo=1, routed)           0.000     6.477    compressor/gpc119/lut2_prop0_n_0
    SLICE_X0Y70                                                       r  compressor/gpc119/carry4_inst0/S[0]
    SLICE_X0Y70          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.407     6.884 r  compressor/gpc119/carry4_inst0/O[2]
                         net (fo=1, routed)           1.517     8.401    dst17_OBUF[0]
    V12                                                               r  dst17_OBUF[0]_inst/I
    V12                  OBUF (Prop_obuf_I_O)         2.420    10.821 r  dst17_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.821    dst17[0]
    V12                                                               r  dst17[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src1_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst19[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.772ns  (logic 5.284ns (49.052%)  route 5.488ns (50.948%))
  Logic Levels:           12  (CARRY4=5 FDRE=1 LUT2=2 LUT4=2 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y79          FDRE                         0.000     0.000 r  src1_reg[0]/C
    SLICE_X1Y79          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src1_reg[0]/Q
                         net (fo=3, routed)           1.055     1.396    compressor/gpc0/src0[1]
    SLICE_X0Y73                                                       r  compressor/gpc0/lut2_prop0/I1
    SLICE_X0Y73          LUT2 (Prop_lut2_I1_O)        0.097     1.493 r  compressor/gpc0/lut2_prop0/O
                         net (fo=1, routed)           0.000     1.493    compressor/gpc0/lut2_prop0_n_0
    SLICE_X0Y73                                                       r  compressor/gpc0/carry4_inst0/S[0]
    SLICE_X0Y73          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     1.888 r  compressor/gpc0/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.822     2.710    compressor/gpc40/src1[2]
    SLICE_X0Y72                                                       r  compressor/gpc40/lut4_prop1/I3
    SLICE_X0Y72          LUT4 (Prop_lut4_I3_O)        0.097     2.807 r  compressor/gpc40/lut4_prop1/O
                         net (fo=1, routed)           0.000     2.807    compressor/gpc40/lut4_prop1_n_0
    SLICE_X0Y72                                                       r  compressor/gpc40/carry4_inst0/S[1]
    SLICE_X0Y72          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     3.284 r  compressor/gpc40/carry4_inst0/O[3]
                         net (fo=2, routed)           0.570     3.854    compressor/gpc73/src0[5]
    SLICE_X2Y71                                                       r  compressor/gpc73/lut5_prop0/I4
    SLICE_X2Y71          LUT5 (Prop_lut5_I4_O)        0.234     4.088 r  compressor/gpc73/lut5_prop0/O
                         net (fo=1, routed)           0.000     4.088    compressor/gpc73/lut5_prop0_n_0
    SLICE_X2Y71                                                       r  compressor/gpc73/carry4_inst0/S[0]
    SLICE_X2Y71          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     4.467 r  compressor/gpc73/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.913     5.380    compressor/gpc97/src0[4]
    SLICE_X1Y69                                                       r  compressor/gpc97/lut4_prop0/I3
    SLICE_X1Y69          LUT4 (Prop_lut4_I3_O)        0.097     5.477 r  compressor/gpc97/lut4_prop0/O
                         net (fo=1, routed)           0.000     5.477    compressor/gpc97/lut4_prop0_n_0
    SLICE_X1Y69                                                       r  compressor/gpc97/carry4_inst0/S[0]
    SLICE_X1Y69          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     5.872 r  compressor/gpc97/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.509     6.380    compressor/gpc119/src0[2]
    SLICE_X0Y70                                                       r  compressor/gpc119/lut2_prop0/I1
    SLICE_X0Y70          LUT2 (Prop_lut2_I1_O)        0.097     6.477 r  compressor/gpc119/lut2_prop0/O
                         net (fo=1, routed)           0.000     6.477    compressor/gpc119/lut2_prop0_n_0
    SLICE_X0Y70                                                       r  compressor/gpc119/carry4_inst0/S[0]
    SLICE_X0Y70          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     6.872 r  compressor/gpc119/carry4_inst0/CO[3]
                         net (fo=1, routed)           1.620     8.492    dst19_OBUF[0]
    U11                                                               r  dst19_OBUF[0]_inst/I
    U11                  OBUF (Prop_obuf_I_O)         2.280    10.772 r  dst19_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.772    dst19[0]
    U11                                                               r  dst19[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src1_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst18[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.758ns  (logic 5.493ns (51.058%)  route 5.265ns (48.942%))
  Logic Levels:           12  (CARRY4=5 FDRE=1 LUT2=2 LUT4=2 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y79          FDRE                         0.000     0.000 r  src1_reg[0]/C
    SLICE_X1Y79          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src1_reg[0]/Q
                         net (fo=3, routed)           1.055     1.396    compressor/gpc0/src0[1]
    SLICE_X0Y73                                                       r  compressor/gpc0/lut2_prop0/I1
    SLICE_X0Y73          LUT2 (Prop_lut2_I1_O)        0.097     1.493 r  compressor/gpc0/lut2_prop0/O
                         net (fo=1, routed)           0.000     1.493    compressor/gpc0/lut2_prop0_n_0
    SLICE_X0Y73                                                       r  compressor/gpc0/carry4_inst0/S[0]
    SLICE_X0Y73          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     1.888 r  compressor/gpc0/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.822     2.710    compressor/gpc40/src1[2]
    SLICE_X0Y72                                                       r  compressor/gpc40/lut4_prop1/I3
    SLICE_X0Y72          LUT4 (Prop_lut4_I3_O)        0.097     2.807 r  compressor/gpc40/lut4_prop1/O
                         net (fo=1, routed)           0.000     2.807    compressor/gpc40/lut4_prop1_n_0
    SLICE_X0Y72                                                       r  compressor/gpc40/carry4_inst0/S[1]
    SLICE_X0Y72          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     3.284 r  compressor/gpc40/carry4_inst0/O[3]
                         net (fo=2, routed)           0.570     3.854    compressor/gpc73/src0[5]
    SLICE_X2Y71                                                       r  compressor/gpc73/lut5_prop0/I4
    SLICE_X2Y71          LUT5 (Prop_lut5_I4_O)        0.234     4.088 r  compressor/gpc73/lut5_prop0/O
                         net (fo=1, routed)           0.000     4.088    compressor/gpc73/lut5_prop0_n_0
    SLICE_X2Y71                                                       r  compressor/gpc73/carry4_inst0/S[0]
    SLICE_X2Y71          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     4.467 r  compressor/gpc73/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.913     5.380    compressor/gpc97/src0[4]
    SLICE_X1Y69                                                       r  compressor/gpc97/lut4_prop0/I3
    SLICE_X1Y69          LUT4 (Prop_lut4_I3_O)        0.097     5.477 r  compressor/gpc97/lut4_prop0/O
                         net (fo=1, routed)           0.000     5.477    compressor/gpc97/lut4_prop0_n_0
    SLICE_X1Y69                                                       r  compressor/gpc97/carry4_inst0/S[0]
    SLICE_X1Y69          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     5.872 r  compressor/gpc97/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.509     6.380    compressor/gpc119/src0[2]
    SLICE_X0Y70                                                       r  compressor/gpc119/lut2_prop0/I1
    SLICE_X0Y70          LUT2 (Prop_lut2_I1_O)        0.097     6.477 r  compressor/gpc119/lut2_prop0/O
                         net (fo=1, routed)           0.000     6.477    compressor/gpc119/lut2_prop0_n_0
    SLICE_X0Y70                                                       r  compressor/gpc119/carry4_inst0/S[0]
    SLICE_X0Y70          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.452     6.929 r  compressor/gpc119/carry4_inst0/O[3]
                         net (fo=1, routed)           1.397     8.326    dst18_OBUF[0]
    U12                                                               r  dst18_OBUF[0]_inst/I
    U12                  OBUF (Prop_obuf_I_O)         2.432    10.758 r  dst18_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.758    dst18[0]
    U12                                                               r  dst18[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src1_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst16[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.710ns  (logic 5.335ns (49.818%)  route 5.374ns (50.182%))
  Logic Levels:           12  (CARRY4=5 FDRE=1 LUT2=2 LUT4=2 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y79          FDRE                         0.000     0.000 r  src1_reg[0]/C
    SLICE_X1Y79          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src1_reg[0]/Q
                         net (fo=3, routed)           1.055     1.396    compressor/gpc0/src0[1]
    SLICE_X0Y73                                                       r  compressor/gpc0/lut2_prop0/I1
    SLICE_X0Y73          LUT2 (Prop_lut2_I1_O)        0.097     1.493 r  compressor/gpc0/lut2_prop0/O
                         net (fo=1, routed)           0.000     1.493    compressor/gpc0/lut2_prop0_n_0
    SLICE_X0Y73                                                       r  compressor/gpc0/carry4_inst0/S[0]
    SLICE_X0Y73          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     1.888 r  compressor/gpc0/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.822     2.710    compressor/gpc40/src1[2]
    SLICE_X0Y72                                                       r  compressor/gpc40/lut4_prop1/I3
    SLICE_X0Y72          LUT4 (Prop_lut4_I3_O)        0.097     2.807 r  compressor/gpc40/lut4_prop1/O
                         net (fo=1, routed)           0.000     2.807    compressor/gpc40/lut4_prop1_n_0
    SLICE_X0Y72                                                       r  compressor/gpc40/carry4_inst0/S[1]
    SLICE_X0Y72          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     3.284 r  compressor/gpc40/carry4_inst0/O[3]
                         net (fo=2, routed)           0.570     3.854    compressor/gpc73/src0[5]
    SLICE_X2Y71                                                       r  compressor/gpc73/lut5_prop0/I4
    SLICE_X2Y71          LUT5 (Prop_lut5_I4_O)        0.234     4.088 r  compressor/gpc73/lut5_prop0/O
                         net (fo=1, routed)           0.000     4.088    compressor/gpc73/lut5_prop0_n_0
    SLICE_X2Y71                                                       r  compressor/gpc73/carry4_inst0/S[0]
    SLICE_X2Y71          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     4.467 r  compressor/gpc73/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.913     5.380    compressor/gpc97/src0[4]
    SLICE_X1Y69                                                       r  compressor/gpc97/lut4_prop0/I3
    SLICE_X1Y69          LUT4 (Prop_lut4_I3_O)        0.097     5.477 r  compressor/gpc97/lut4_prop0/O
                         net (fo=1, routed)           0.000     5.477    compressor/gpc97/lut4_prop0_n_0
    SLICE_X1Y69                                                       r  compressor/gpc97/carry4_inst0/S[0]
    SLICE_X1Y69          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     5.872 r  compressor/gpc97/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.509     6.380    compressor/gpc119/src0[2]
    SLICE_X0Y70                                                       r  compressor/gpc119/lut2_prop0/I1
    SLICE_X0Y70          LUT2 (Prop_lut2_I1_O)        0.097     6.477 r  compressor/gpc119/lut2_prop0/O
                         net (fo=1, routed)           0.000     6.477    compressor/gpc119/lut2_prop0_n_0
    SLICE_X0Y70                                                       r  compressor/gpc119/carry4_inst0/S[0]
    SLICE_X0Y70          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303     6.780 r  compressor/gpc119/carry4_inst0/O[1]
                         net (fo=1, routed)           1.506     8.286    dst16_OBUF[0]
    V10                                                               r  dst16_OBUF[0]_inst/I
    V10                  OBUF (Prop_obuf_I_O)         2.423    10.710 r  dst16_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.710    dst16[0]
    V10                                                               r  dst16[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src1_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst15[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.592ns  (logic 5.208ns (49.175%)  route 5.383ns (50.825%))
  Logic Levels:           12  (CARRY4=5 FDRE=1 LUT2=2 LUT4=2 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y79          FDRE                         0.000     0.000 r  src1_reg[0]/C
    SLICE_X1Y79          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src1_reg[0]/Q
                         net (fo=3, routed)           1.055     1.396    compressor/gpc0/src0[1]
    SLICE_X0Y73                                                       r  compressor/gpc0/lut2_prop0/I1
    SLICE_X0Y73          LUT2 (Prop_lut2_I1_O)        0.097     1.493 r  compressor/gpc0/lut2_prop0/O
                         net (fo=1, routed)           0.000     1.493    compressor/gpc0/lut2_prop0_n_0
    SLICE_X0Y73                                                       r  compressor/gpc0/carry4_inst0/S[0]
    SLICE_X0Y73          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     1.888 r  compressor/gpc0/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.822     2.710    compressor/gpc40/src1[2]
    SLICE_X0Y72                                                       r  compressor/gpc40/lut4_prop1/I3
    SLICE_X0Y72          LUT4 (Prop_lut4_I3_O)        0.097     2.807 r  compressor/gpc40/lut4_prop1/O
                         net (fo=1, routed)           0.000     2.807    compressor/gpc40/lut4_prop1_n_0
    SLICE_X0Y72                                                       r  compressor/gpc40/carry4_inst0/S[1]
    SLICE_X0Y72          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     3.284 r  compressor/gpc40/carry4_inst0/O[3]
                         net (fo=2, routed)           0.570     3.854    compressor/gpc73/src0[5]
    SLICE_X2Y71                                                       r  compressor/gpc73/lut5_prop0/I4
    SLICE_X2Y71          LUT5 (Prop_lut5_I4_O)        0.234     4.088 r  compressor/gpc73/lut5_prop0/O
                         net (fo=1, routed)           0.000     4.088    compressor/gpc73/lut5_prop0_n_0
    SLICE_X2Y71                                                       r  compressor/gpc73/carry4_inst0/S[0]
    SLICE_X2Y71          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     4.467 r  compressor/gpc73/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.913     5.380    compressor/gpc97/src0[4]
    SLICE_X1Y69                                                       r  compressor/gpc97/lut4_prop0/I3
    SLICE_X1Y69          LUT4 (Prop_lut4_I3_O)        0.097     5.477 r  compressor/gpc97/lut4_prop0/O
                         net (fo=1, routed)           0.000     5.477    compressor/gpc97/lut4_prop0_n_0
    SLICE_X1Y69                                                       r  compressor/gpc97/carry4_inst0/S[0]
    SLICE_X1Y69          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     5.872 r  compressor/gpc97/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.509     6.380    compressor/gpc119/src0[2]
    SLICE_X0Y70                                                       r  compressor/gpc119/lut2_prop0/I1
    SLICE_X0Y70          LUT2 (Prop_lut2_I1_O)        0.097     6.477 r  compressor/gpc119/lut2_prop0/O
                         net (fo=1, routed)           0.000     6.477    compressor/gpc119/lut2_prop0_n_0
    SLICE_X0Y70                                                       r  compressor/gpc119/carry4_inst0/S[0]
    SLICE_X0Y70          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.187     6.664 r  compressor/gpc119/carry4_inst0/O[0]
                         net (fo=1, routed)           1.515     8.179    dst15_OBUF[0]
    V11                                                               r  dst15_OBUF[0]_inst/I
    V11                  OBUF (Prop_obuf_I_O)         2.412    10.591 r  dst15_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.591    dst15[0]
    V11                                                               r  dst15[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src1_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst14[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.944ns  (logic 4.975ns (50.030%)  route 4.969ns (49.970%))
  Logic Levels:           10  (CARRY4=4 FDRE=1 LUT2=1 LUT4=2 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y79          FDRE                         0.000     0.000 r  src1_reg[0]/C
    SLICE_X1Y79          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src1_reg[0]/Q
                         net (fo=3, routed)           1.055     1.396    compressor/gpc0/src0[1]
    SLICE_X0Y73                                                       r  compressor/gpc0/lut2_prop0/I1
    SLICE_X0Y73          LUT2 (Prop_lut2_I1_O)        0.097     1.493 r  compressor/gpc0/lut2_prop0/O
                         net (fo=1, routed)           0.000     1.493    compressor/gpc0/lut2_prop0_n_0
    SLICE_X0Y73                                                       r  compressor/gpc0/carry4_inst0/S[0]
    SLICE_X0Y73          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     1.888 r  compressor/gpc0/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.822     2.710    compressor/gpc40/src1[2]
    SLICE_X0Y72                                                       r  compressor/gpc40/lut4_prop1/I3
    SLICE_X0Y72          LUT4 (Prop_lut4_I3_O)        0.097     2.807 r  compressor/gpc40/lut4_prop1/O
                         net (fo=1, routed)           0.000     2.807    compressor/gpc40/lut4_prop1_n_0
    SLICE_X0Y72                                                       r  compressor/gpc40/carry4_inst0/S[1]
    SLICE_X0Y72          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     3.284 r  compressor/gpc40/carry4_inst0/O[3]
                         net (fo=2, routed)           0.570     3.854    compressor/gpc73/src0[5]
    SLICE_X2Y71                                                       r  compressor/gpc73/lut5_prop0/I4
    SLICE_X2Y71          LUT5 (Prop_lut5_I4_O)        0.234     4.088 r  compressor/gpc73/lut5_prop0/O
                         net (fo=1, routed)           0.000     4.088    compressor/gpc73/lut5_prop0_n_0
    SLICE_X2Y71                                                       r  compressor/gpc73/carry4_inst0/S[0]
    SLICE_X2Y71          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     4.467 r  compressor/gpc73/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.913     5.380    compressor/gpc97/src0[4]
    SLICE_X1Y69                                                       r  compressor/gpc97/lut4_prop0/I3
    SLICE_X1Y69          LUT4 (Prop_lut4_I3_O)        0.097     5.477 r  compressor/gpc97/lut4_prop0/O
                         net (fo=1, routed)           0.000     5.477    compressor/gpc97/lut4_prop0_n_0
    SLICE_X1Y69                                                       r  compressor/gpc97/carry4_inst0/S[0]
    SLICE_X1Y69          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.452     5.929 r  compressor/gpc97/carry4_inst0/O[3]
                         net (fo=1, routed)           1.609     7.538    dst14_OBUF[0]
    U14                                                               r  dst14_OBUF[0]_inst/I
    U14                  OBUF (Prop_obuf_I_O)         2.406     9.944 r  dst14_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.944    dst14[0]
    U14                                                               r  dst14[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src1_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst12[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.835ns  (logic 4.821ns (49.020%)  route 5.014ns (50.980%))
  Logic Levels:           10  (CARRY4=4 FDRE=1 LUT2=1 LUT4=2 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y79          FDRE                         0.000     0.000 r  src1_reg[0]/C
    SLICE_X1Y79          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src1_reg[0]/Q
                         net (fo=3, routed)           1.055     1.396    compressor/gpc0/src0[1]
    SLICE_X0Y73                                                       r  compressor/gpc0/lut2_prop0/I1
    SLICE_X0Y73          LUT2 (Prop_lut2_I1_O)        0.097     1.493 r  compressor/gpc0/lut2_prop0/O
                         net (fo=1, routed)           0.000     1.493    compressor/gpc0/lut2_prop0_n_0
    SLICE_X0Y73                                                       r  compressor/gpc0/carry4_inst0/S[0]
    SLICE_X0Y73          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     1.888 r  compressor/gpc0/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.822     2.710    compressor/gpc40/src1[2]
    SLICE_X0Y72                                                       r  compressor/gpc40/lut4_prop1/I3
    SLICE_X0Y72          LUT4 (Prop_lut4_I3_O)        0.097     2.807 r  compressor/gpc40/lut4_prop1/O
                         net (fo=1, routed)           0.000     2.807    compressor/gpc40/lut4_prop1_n_0
    SLICE_X0Y72                                                       r  compressor/gpc40/carry4_inst0/S[1]
    SLICE_X0Y72          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     3.284 r  compressor/gpc40/carry4_inst0/O[3]
                         net (fo=2, routed)           0.570     3.854    compressor/gpc73/src0[5]
    SLICE_X2Y71                                                       r  compressor/gpc73/lut5_prop0/I4
    SLICE_X2Y71          LUT5 (Prop_lut5_I4_O)        0.234     4.088 r  compressor/gpc73/lut5_prop0/O
                         net (fo=1, routed)           0.000     4.088    compressor/gpc73/lut5_prop0_n_0
    SLICE_X2Y71                                                       r  compressor/gpc73/carry4_inst0/S[0]
    SLICE_X2Y71          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     4.467 r  compressor/gpc73/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.913     5.380    compressor/gpc97/src0[4]
    SLICE_X1Y69                                                       r  compressor/gpc97/lut4_prop0/I3
    SLICE_X1Y69          LUT4 (Prop_lut4_I3_O)        0.097     5.477 r  compressor/gpc97/lut4_prop0/O
                         net (fo=1, routed)           0.000     5.477    compressor/gpc97/lut4_prop0_n_0
    SLICE_X1Y69                                                       r  compressor/gpc97/carry4_inst0/S[0]
    SLICE_X1Y69          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303     5.780 r  compressor/gpc97/carry4_inst0/O[1]
                         net (fo=1, routed)           1.654     7.434    dst12_OBUF[0]
    T13                                                               r  dst12_OBUF[0]_inst/I
    T13                  OBUF (Prop_obuf_I_O)         2.401     9.835 r  dst12_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.835    dst12[0]
    T13                                                               r  dst12[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src1_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst13[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.803ns  (logic 4.928ns (50.264%)  route 4.876ns (49.736%))
  Logic Levels:           10  (CARRY4=4 FDRE=1 LUT2=1 LUT4=2 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y79          FDRE                         0.000     0.000 r  src1_reg[0]/C
    SLICE_X1Y79          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src1_reg[0]/Q
                         net (fo=3, routed)           1.055     1.396    compressor/gpc0/src0[1]
    SLICE_X0Y73                                                       r  compressor/gpc0/lut2_prop0/I1
    SLICE_X0Y73          LUT2 (Prop_lut2_I1_O)        0.097     1.493 r  compressor/gpc0/lut2_prop0/O
                         net (fo=1, routed)           0.000     1.493    compressor/gpc0/lut2_prop0_n_0
    SLICE_X0Y73                                                       r  compressor/gpc0/carry4_inst0/S[0]
    SLICE_X0Y73          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     1.888 r  compressor/gpc0/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.822     2.710    compressor/gpc40/src1[2]
    SLICE_X0Y72                                                       r  compressor/gpc40/lut4_prop1/I3
    SLICE_X0Y72          LUT4 (Prop_lut4_I3_O)        0.097     2.807 r  compressor/gpc40/lut4_prop1/O
                         net (fo=1, routed)           0.000     2.807    compressor/gpc40/lut4_prop1_n_0
    SLICE_X0Y72                                                       r  compressor/gpc40/carry4_inst0/S[1]
    SLICE_X0Y72          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     3.284 r  compressor/gpc40/carry4_inst0/O[3]
                         net (fo=2, routed)           0.570     3.854    compressor/gpc73/src0[5]
    SLICE_X2Y71                                                       r  compressor/gpc73/lut5_prop0/I4
    SLICE_X2Y71          LUT5 (Prop_lut5_I4_O)        0.234     4.088 r  compressor/gpc73/lut5_prop0/O
                         net (fo=1, routed)           0.000     4.088    compressor/gpc73/lut5_prop0_n_0
    SLICE_X2Y71                                                       r  compressor/gpc73/carry4_inst0/S[0]
    SLICE_X2Y71          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     4.467 r  compressor/gpc73/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.913     5.380    compressor/gpc97/src0[4]
    SLICE_X1Y69                                                       r  compressor/gpc97/lut4_prop0/I3
    SLICE_X1Y69          LUT4 (Prop_lut4_I3_O)        0.097     5.477 r  compressor/gpc97/lut4_prop0/O
                         net (fo=1, routed)           0.000     5.477    compressor/gpc97/lut4_prop0_n_0
    SLICE_X1Y69                                                       r  compressor/gpc97/carry4_inst0/S[0]
    SLICE_X1Y69          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.407     5.884 r  compressor/gpc97/carry4_inst0/O[2]
                         net (fo=1, routed)           1.516     7.400    dst13_OBUF[0]
    V14                                                               r  dst13_OBUF[0]_inst/I
    V14                  OBUF (Prop_obuf_I_O)         2.404     9.803 r  dst13_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.803    dst13[0]
    V14                                                               r  dst13[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src1_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst11[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.615ns  (logic 4.701ns (48.893%)  route 4.914ns (51.107%))
  Logic Levels:           10  (CARRY4=4 FDRE=1 LUT2=1 LUT4=2 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y79          FDRE                         0.000     0.000 r  src1_reg[0]/C
    SLICE_X1Y79          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src1_reg[0]/Q
                         net (fo=3, routed)           1.055     1.396    compressor/gpc0/src0[1]
    SLICE_X0Y73                                                       r  compressor/gpc0/lut2_prop0/I1
    SLICE_X0Y73          LUT2 (Prop_lut2_I1_O)        0.097     1.493 r  compressor/gpc0/lut2_prop0/O
                         net (fo=1, routed)           0.000     1.493    compressor/gpc0/lut2_prop0_n_0
    SLICE_X0Y73                                                       r  compressor/gpc0/carry4_inst0/S[0]
    SLICE_X0Y73          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     1.888 r  compressor/gpc0/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.822     2.710    compressor/gpc40/src1[2]
    SLICE_X0Y72                                                       r  compressor/gpc40/lut4_prop1/I3
    SLICE_X0Y72          LUT4 (Prop_lut4_I3_O)        0.097     2.807 r  compressor/gpc40/lut4_prop1/O
                         net (fo=1, routed)           0.000     2.807    compressor/gpc40/lut4_prop1_n_0
    SLICE_X0Y72                                                       r  compressor/gpc40/carry4_inst0/S[1]
    SLICE_X0Y72          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     3.284 r  compressor/gpc40/carry4_inst0/O[3]
                         net (fo=2, routed)           0.570     3.854    compressor/gpc73/src0[5]
    SLICE_X2Y71                                                       r  compressor/gpc73/lut5_prop0/I4
    SLICE_X2Y71          LUT5 (Prop_lut5_I4_O)        0.234     4.088 r  compressor/gpc73/lut5_prop0/O
                         net (fo=1, routed)           0.000     4.088    compressor/gpc73/lut5_prop0_n_0
    SLICE_X2Y71                                                       r  compressor/gpc73/carry4_inst0/S[0]
    SLICE_X2Y71          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     4.467 r  compressor/gpc73/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.913     5.380    compressor/gpc97/src0[4]
    SLICE_X1Y69                                                       r  compressor/gpc97/lut4_prop0/I3
    SLICE_X1Y69          LUT4 (Prop_lut4_I3_O)        0.097     5.477 r  compressor/gpc97/lut4_prop0/O
                         net (fo=1, routed)           0.000     5.477    compressor/gpc97/lut4_prop0_n_0
    SLICE_X1Y69                                                       r  compressor/gpc97/carry4_inst0/S[0]
    SLICE_X1Y69          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.187     5.664 r  compressor/gpc97/carry4_inst0/O[0]
                         net (fo=1, routed)           1.554     7.218    dst11_OBUF[0]
    U13                                                               r  dst11_OBUF[0]_inst/I
    U13                  OBUF (Prop_obuf_I_O)         2.397     9.615 r  dst11_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.615    dst11[0]
    U13                                                               r  dst11[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src1_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst10[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.734ns  (logic 4.511ns (51.645%)  route 4.223ns (48.355%))
  Logic Levels:           8  (CARRY4=3 FDRE=1 LUT2=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y79          FDRE                         0.000     0.000 r  src1_reg[0]/C
    SLICE_X1Y79          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src1_reg[0]/Q
                         net (fo=3, routed)           1.055     1.396    compressor/gpc0/src0[1]
    SLICE_X0Y73                                                       r  compressor/gpc0/lut2_prop0/I1
    SLICE_X0Y73          LUT2 (Prop_lut2_I1_O)        0.097     1.493 r  compressor/gpc0/lut2_prop0/O
                         net (fo=1, routed)           0.000     1.493    compressor/gpc0/lut2_prop0_n_0
    SLICE_X0Y73                                                       r  compressor/gpc0/carry4_inst0/S[0]
    SLICE_X0Y73          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     1.888 r  compressor/gpc0/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.822     2.710    compressor/gpc40/src1[2]
    SLICE_X0Y72                                                       r  compressor/gpc40/lut4_prop1/I3
    SLICE_X0Y72          LUT4 (Prop_lut4_I3_O)        0.097     2.807 r  compressor/gpc40/lut4_prop1/O
                         net (fo=1, routed)           0.000     2.807    compressor/gpc40/lut4_prop1_n_0
    SLICE_X0Y72                                                       r  compressor/gpc40/carry4_inst0/S[1]
    SLICE_X0Y72          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     3.284 r  compressor/gpc40/carry4_inst0/O[3]
                         net (fo=2, routed)           0.570     3.854    compressor/gpc73/src0[5]
    SLICE_X2Y71                                                       r  compressor/gpc73/lut5_prop0/I4
    SLICE_X2Y71          LUT5 (Prop_lut5_I4_O)        0.234     4.088 r  compressor/gpc73/lut5_prop0/O
                         net (fo=1, routed)           0.000     4.088    compressor/gpc73/lut5_prop0_n_0
    SLICE_X2Y71                                                       r  compressor/gpc73/carry4_inst0/S[0]
    SLICE_X2Y71          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.454     4.542 r  compressor/gpc73/carry4_inst0/O[3]
                         net (fo=1, routed)           1.777     6.318    dst10_OBUF[0]
    T9                                                                r  dst10_OBUF[0]_inst/I
    T9                   OBUF (Prop_obuf_I_O)         2.416     8.734 r  dst10_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.734    dst10[0]
    T9                                                                r  dst10[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 src6_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src6_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.258ns  (logic 0.141ns (54.658%)  route 0.117ns (45.342%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y73          FDRE                         0.000     0.000 r  src6_reg[5]/C
    SLICE_X3Y73          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src6_reg[5]/Q
                         net (fo=2, routed)           0.117     0.258    src6[5]
    SLICE_X3Y73          FDRE                                         r  src6_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src6_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src6_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.262ns  (logic 0.141ns (53.720%)  route 0.121ns (46.280%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y73          FDRE                         0.000     0.000 r  src6_reg[3]/C
    SLICE_X3Y73          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src6_reg[3]/Q
                         net (fo=5, routed)           0.121     0.262    src6[3]
    SLICE_X3Y73          FDRE                                         r  src6_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src3_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src3_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.263ns  (logic 0.128ns (48.598%)  route 0.135ns (51.402%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y73          FDRE                         0.000     0.000 r  src3_reg[2]/C
    SLICE_X1Y73          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src3_reg[2]/Q
                         net (fo=5, routed)           0.135     0.263    src3[2]
    SLICE_X1Y73          FDRE                                         r  src3_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src15_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src15_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.264ns  (logic 0.128ns (48.402%)  route 0.136ns (51.598%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y71          FDRE                         0.000     0.000 r  src15_reg[1]/C
    SLICE_X0Y71          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src15_reg[1]/Q
                         net (fo=5, routed)           0.136     0.264    src15[1]
    SLICE_X0Y71          FDRE                                         r  src15_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src11_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src11_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.266ns  (logic 0.141ns (53.081%)  route 0.125ns (46.919%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y69          FDRE                         0.000     0.000 r  src11_reg[4]/C
    SLICE_X4Y69          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src11_reg[4]/Q
                         net (fo=5, routed)           0.125     0.266    src11[4]
    SLICE_X4Y69          FDRE                                         r  src11_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src10_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src10_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.268ns  (logic 0.141ns (52.573%)  route 0.127ns (47.427%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y72          FDRE                         0.000     0.000 r  src10_reg[0]/C
    SLICE_X3Y72          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src10_reg[0]/Q
                         net (fo=5, routed)           0.127     0.268    src10[0]
    SLICE_X5Y73          FDRE                                         r  src10_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src8_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src8_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.270ns  (logic 0.141ns (52.181%)  route 0.129ns (47.819%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y72          FDRE                         0.000     0.000 r  src8_reg[5]/C
    SLICE_X5Y72          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src8_reg[5]/Q
                         net (fo=5, routed)           0.129     0.270    src8[5]
    SLICE_X4Y73          FDRE                                         r  src8_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src5_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src5_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.273ns  (logic 0.141ns (51.575%)  route 0.132ns (48.425%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y74          FDRE                         0.000     0.000 r  src5_reg[4]/C
    SLICE_X1Y74          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src5_reg[4]/Q
                         net (fo=7, routed)           0.132     0.273    src5[4]
    SLICE_X1Y72          FDRE                                         r  src5_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src4_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src4_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.274ns  (logic 0.141ns (51.405%)  route 0.133ns (48.595%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y76          FDRE                         0.000     0.000 r  src4_reg[1]/C
    SLICE_X1Y76          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src4_reg[1]/Q
                         net (fo=5, routed)           0.133     0.274    src4[1]
    SLICE_X0Y76          FDRE                                         r  src4_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src2_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src2_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.277ns  (logic 0.141ns (50.977%)  route 0.136ns (49.023%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y73          FDRE                         0.000     0.000 r  src2_reg[1]/C
    SLICE_X1Y73          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src2_reg[1]/Q
                         net (fo=7, routed)           0.136     0.277    src2[1]
    SLICE_X1Y73          FDRE                                         r  src2_reg[2]/D
  -------------------------------------------------------------------    -------------------





