
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 100000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs /datasets/cs240c-wi22-a00-public/data/Assignment2/bzip2_281B.trace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Initialize SRRIP state
Heartbeat CPU 0 instructions: 10000004 cycles: 3227398 heartbeat IPC: 3.09847 cumulative IPC: 3.09847 (Simulation time: 0 hr 0 min 38 sec) 

Warmup complete CPU 0 instructions: 10000004 cycles: 3227398 (Simulation time: 0 hr 0 min 38 sec) 

Heartbeat CPU 0 instructions: 20000000 cycles: 13827616 heartbeat IPC: 0.943376 cumulative IPC: 0.943376 (Simulation time: 0 hr 1 min 23 sec) 
Heartbeat CPU 0 instructions: 30000001 cycles: 25279085 heartbeat IPC: 0.87325 cumulative IPC: 0.90696 (Simulation time: 0 hr 2 min 25 sec) 
Heartbeat CPU 0 instructions: 40000002 cycles: 29894688 heartbeat IPC: 2.16656 cumulative IPC: 1.12497 (Simulation time: 0 hr 2 min 53 sec) 
Heartbeat CPU 0 instructions: 50000002 cycles: 34807124 heartbeat IPC: 2.03565 cumulative IPC: 1.26664 (Simulation time: 0 hr 3 min 22 sec) 
Heartbeat CPU 0 instructions: 60000000 cycles: 40014158 heartbeat IPC: 1.92048 cumulative IPC: 1.35918 (Simulation time: 0 hr 3 min 59 sec) 
Heartbeat CPU 0 instructions: 70000004 cycles: 47538315 heartbeat IPC: 1.32905 cumulative IPC: 1.35407 (Simulation time: 0 hr 4 min 56 sec) 
Heartbeat CPU 0 instructions: 80000003 cycles: 55191297 heartbeat IPC: 1.30668 cumulative IPC: 1.34709 (Simulation time: 0 hr 5 min 40 sec) 
Heartbeat CPU 0 instructions: 90000003 cycles: 61587588 heartbeat IPC: 1.56341 cumulative IPC: 1.3708 (Simulation time: 0 hr 6 min 12 sec) 
Heartbeat CPU 0 instructions: 100000001 cycles: 68241769 heartbeat IPC: 1.50281 cumulative IPC: 1.38431 (Simulation time: 0 hr 6 min 48 sec) 
Heartbeat CPU 0 instructions: 110000000 cycles: 74988224 heartbeat IPC: 1.48226 cumulative IPC: 1.39352 (Simulation time: 0 hr 7 min 26 sec) 
Finished CPU 0 instructions: 100000000 cycles: 71760828 cumulative IPC: 1.39352 (Simulation time: 0 hr 7 min 26 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 1.39352 instructions: 100000000 cycles: 71760828
cpu0_DTLB TOTAL     ACCESS:   19648903  HIT:   18890313  MISS:     758590
cpu0_DTLB LOAD      ACCESS:   13792043  HIT:   13146383  MISS:     645660
cpu0_DTLB RFO       ACCESS:    5856860  HIT:    5743930  MISS:     112930
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 9.33263 cycles
cpu0_ITLB TOTAL     ACCESS:    6387739  HIT:    6387725  MISS:         14
cpu0_ITLB LOAD      ACCESS:    6387739  HIT:    6387725  MISS:         14
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 222.429 cycles
cpu0_L1I TOTAL     ACCESS:    2685875  HIT:    2685521  MISS:        354
cpu0_L1I LOAD      ACCESS:    2685875  HIT:    2685521  MISS:        354
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 180.958 cycles
cpu0_STLB TOTAL     ACCESS:     758604  HIT:     757522  MISS:       1082
cpu0_STLB LOAD      ACCESS:     645674  HIT:     644767  MISS:        907
cpu0_STLB RFO       ACCESS:     112930  HIT:     112755  MISS:        175
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 203.713 cycles
cpu0_L1D TOTAL     ACCESS:   23554387  HIT:   21955316  MISS:    1599071
cpu0_L1D LOAD      ACCESS:   13792488  HIT:   12399510  MISS:    1392978
cpu0_L1D RFO       ACCESS:    9760831  HIT:    9555243  MISS:     205588
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:       1068  HIT:        563  MISS:        505
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 83.5812 cycles
cpu0_L2C TOTAL     ACCESS:    1813738  HIT:     911540  MISS:     902198
cpu0_L2C LOAD      ACCESS:    1393328  HIT:     648943  MISS:     744385
cpu0_L2C RFO       ACCESS:     205578  HIT:      48049  MISS:     157529
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:     214327  HIT:     214073  MISS:        254
cpu0_L2C TRANSLATION ACCESS:        505  HIT:        475  MISS:         30
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 128.575 cycles
LLC TOTAL     ACCESS:    1060534  HIT:     822608  MISS:     237926
LLC LOAD      ACCESS:     744384  HIT:     615244  MISS:     129140
LLC RFO       ACCESS:     157520  HIT:      82081  MISS:      75439
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:     158600  HIT:     125258  MISS:      33342
LLC TRANSLATION ACCESS:         30  HIT:         25  MISS:          5
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 407.926 cycles
Insertion Distribution: 
	LOAD 34677 0 26922 88672 
	RFO 14266 0 42065 36846 
	PREF 0 0 0 0 
	WRITEBACK 0 0 0 35168 
	 0 0 16 0 
Total Prefetch Downgrades: 0

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      61374  ROW_BUFFER_MISS:     142777
 DBUS AVG_CONGESTED_CYCLE:     3.9837
 WQ ROW_BUFFER_HIT:       5186  ROW_BUFFER_MISS:      81309  FULL:        428


CPU 0 Branch Prediction Accuracy: 91.2056% MPKI: 12.1715 Average ROB Occupancy at Mispredict: 69.9305
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00059
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 12.1706
BRANCH_DIRECT_CALL: 0.00014
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0.00019

