[Bluespec reference guide](http://csg.csail.mit.edu/6.S078/6_S078_2012_www/resources/reference-guide.pdf)

The verilog generated by the bluespec compiler is in `vlog` sub directory inside each of the above.

Also, serialization of the configuration logic could be moved to the PE tile, if that is where the connection boxes are instantiated.
