-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
-- Version: 2022.2
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity hitproducerStream_hw is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    FIFO_0_TVALID : IN STD_LOGIC;
    FIFO_1_TVALID : IN STD_LOGIC;
    FIFO_2_TVALID : IN STD_LOGIC;
    FIFO_3_TVALID : IN STD_LOGIC;
    FIFO_4_TVALID : IN STD_LOGIC;
    FIFO_5_TVALID : IN STD_LOGIC;
    FIFO_6_TVALID : IN STD_LOGIC;
    FIFO_7_TVALID : IN STD_LOGIC;
    FIFO_8_TVALID : IN STD_LOGIC;
    FIFO_9_TVALID : IN STD_LOGIC;
    FIFO_10_TVALID : IN STD_LOGIC;
    FIFO_11_TVALID : IN STD_LOGIC;
    amplitude_1_TREADY : IN STD_LOGIC;
    onflag_1_TREADY : IN STD_LOGIC;
    amplitude_2_TREADY : IN STD_LOGIC;
    onflag_2_TREADY : IN STD_LOGIC;
    amplitude_3_TREADY : IN STD_LOGIC;
    onflag_3_TREADY : IN STD_LOGIC;
    amplitude_4_TREADY : IN STD_LOGIC;
    onflag_4_TREADY : IN STD_LOGIC;
    amplitude_5_TREADY : IN STD_LOGIC;
    onflag_5_TREADY : IN STD_LOGIC;
    amplitude_6_TREADY : IN STD_LOGIC;
    onflag_6_TREADY : IN STD_LOGIC;
    amplitude_7_TREADY : IN STD_LOGIC;
    onflag_7_TREADY : IN STD_LOGIC;
    amplitude_8_TREADY : IN STD_LOGIC;
    onflag_8_TREADY : IN STD_LOGIC;
    amplitude_9_TREADY : IN STD_LOGIC;
    onflag_9_TREADY : IN STD_LOGIC;
    amplitude_10_TREADY : IN STD_LOGIC;
    onflag_10_TREADY : IN STD_LOGIC;
    amplitude_11_TREADY : IN STD_LOGIC;
    onflag_11_TREADY : IN STD_LOGIC;
    FIFO_0_TDATA : IN STD_LOGIC_VECTOR (15 downto 0);
    FIFO_0_TREADY : OUT STD_LOGIC;
    FIFO_1_TDATA : IN STD_LOGIC_VECTOR (15 downto 0);
    FIFO_1_TREADY : OUT STD_LOGIC;
    FIFO_2_TDATA : IN STD_LOGIC_VECTOR (15 downto 0);
    FIFO_2_TREADY : OUT STD_LOGIC;
    FIFO_3_TDATA : IN STD_LOGIC_VECTOR (15 downto 0);
    FIFO_3_TREADY : OUT STD_LOGIC;
    FIFO_4_TDATA : IN STD_LOGIC_VECTOR (15 downto 0);
    FIFO_4_TREADY : OUT STD_LOGIC;
    FIFO_5_TDATA : IN STD_LOGIC_VECTOR (15 downto 0);
    FIFO_5_TREADY : OUT STD_LOGIC;
    FIFO_6_TDATA : IN STD_LOGIC_VECTOR (15 downto 0);
    FIFO_6_TREADY : OUT STD_LOGIC;
    FIFO_7_TDATA : IN STD_LOGIC_VECTOR (15 downto 0);
    FIFO_7_TREADY : OUT STD_LOGIC;
    FIFO_8_TDATA : IN STD_LOGIC_VECTOR (15 downto 0);
    FIFO_8_TREADY : OUT STD_LOGIC;
    FIFO_9_TDATA : IN STD_LOGIC_VECTOR (15 downto 0);
    FIFO_9_TREADY : OUT STD_LOGIC;
    FIFO_10_TDATA : IN STD_LOGIC_VECTOR (15 downto 0);
    FIFO_10_TREADY : OUT STD_LOGIC;
    FIFO_11_TDATA : IN STD_LOGIC_VECTOR (15 downto 0);
    FIFO_11_TREADY : OUT STD_LOGIC;
    amplitude_0 : OUT STD_LOGIC_VECTOR (16 downto 0);
    amplitude_0_ap_vld : OUT STD_LOGIC;
    amplitude_1_TDATA : OUT STD_LOGIC_VECTOR (23 downto 0);
    amplitude_1_TVALID : OUT STD_LOGIC;
    amplitude_2_TDATA : OUT STD_LOGIC_VECTOR (23 downto 0);
    amplitude_2_TVALID : OUT STD_LOGIC;
    amplitude_3_TDATA : OUT STD_LOGIC_VECTOR (23 downto 0);
    amplitude_3_TVALID : OUT STD_LOGIC;
    amplitude_4_TDATA : OUT STD_LOGIC_VECTOR (23 downto 0);
    amplitude_4_TVALID : OUT STD_LOGIC;
    amplitude_5_TDATA : OUT STD_LOGIC_VECTOR (23 downto 0);
    amplitude_5_TVALID : OUT STD_LOGIC;
    amplitude_6_TDATA : OUT STD_LOGIC_VECTOR (23 downto 0);
    amplitude_6_TVALID : OUT STD_LOGIC;
    amplitude_7_TDATA : OUT STD_LOGIC_VECTOR (23 downto 0);
    amplitude_7_TVALID : OUT STD_LOGIC;
    amplitude_8_TDATA : OUT STD_LOGIC_VECTOR (23 downto 0);
    amplitude_8_TVALID : OUT STD_LOGIC;
    amplitude_9_TDATA : OUT STD_LOGIC_VECTOR (23 downto 0);
    amplitude_9_TVALID : OUT STD_LOGIC;
    amplitude_10_TDATA : OUT STD_LOGIC_VECTOR (23 downto 0);
    amplitude_10_TVALID : OUT STD_LOGIC;
    amplitude_11_TDATA : OUT STD_LOGIC_VECTOR (23 downto 0);
    amplitude_11_TVALID : OUT STD_LOGIC;
    onflag_0 : OUT STD_LOGIC_VECTOR (0 downto 0);
    onflag_0_ap_vld : OUT STD_LOGIC;
    onflag_1_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    onflag_1_TVALID : OUT STD_LOGIC;
    onflag_2_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    onflag_2_TVALID : OUT STD_LOGIC;
    onflag_3_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    onflag_3_TVALID : OUT STD_LOGIC;
    onflag_4_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    onflag_4_TVALID : OUT STD_LOGIC;
    onflag_5_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    onflag_5_TVALID : OUT STD_LOGIC;
    onflag_6_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    onflag_6_TVALID : OUT STD_LOGIC;
    onflag_7_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    onflag_7_TVALID : OUT STD_LOGIC;
    onflag_8_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    onflag_8_TVALID : OUT STD_LOGIC;
    onflag_9_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    onflag_9_TVALID : OUT STD_LOGIC;
    onflag_10_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    onflag_10_TVALID : OUT STD_LOGIC;
    onflag_11_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    onflag_11_TVALID : OUT STD_LOGIC );
end;


architecture behav of hitproducerStream_hw is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "hitproducerStream_hw_hitproducerStream_hw,hls_ip_2022_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xcvu9p-flga2577-1-e,HLS_INPUT_CLOCK=25.000000,HLS_INPUT_ARCH=pipeline,HLS_SYN_CLOCK=17.442896,HLS_SYN_LAT=9,HLS_SYN_TPT=1,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=5915,HLS_SYN_LUT=9011,HLS_VERSION=2022_2}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv8_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_const_lv64_3F7999999999999A : STD_LOGIC_VECTOR (63 downto 0) := "0011111101111001100110011001100110011001100110011001100110011010";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv6_10 : STD_LOGIC_VECTOR (5 downto 0) := "010000";
    constant ap_const_lv6_24 : STD_LOGIC_VECTOR (5 downto 0) := "100100";
    constant ap_const_lv6_39 : STD_LOGIC_VECTOR (5 downto 0) := "111001";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv15_7FDC : STD_LOGIC_VECTOR (14 downto 0) := "111111111011100";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv32_34 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110100";
    constant ap_const_lv32_3E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111110";
    constant ap_const_lv63_0 : STD_LOGIC_VECTOR (62 downto 0) := "000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv12_433 : STD_LOGIC_VECTOR (11 downto 0) := "010000110011";
    constant ap_const_lv11_433 : STD_LOGIC_VECTOR (10 downto 0) := "10000110011";
    constant ap_const_lv12_0 : STD_LOGIC_VECTOR (11 downto 0) := "000000000000";
    constant ap_const_lv12_36 : STD_LOGIC_VECTOR (11 downto 0) := "000000110110";
    constant ap_const_lv12_11 : STD_LOGIC_VECTOR (11 downto 0) := "000000010001";
    constant ap_const_lv17_0 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    constant ap_const_lv17_9 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000001001";
    constant ap_const_lv14_3FFF : STD_LOGIC_VECTOR (13 downto 0) := "11111111111111";

    signal ap_rst_n_inv : STD_LOGIC;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter7 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter8 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter9 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7 : BOOLEAN;
    signal icmp_ln1031_1_reg_6040 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1031_2_reg_6044 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1031_3_reg_6048 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1031_4_reg_6052 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1031_5_reg_6056 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1031_6_reg_6060 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1031_7_reg_6064 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1031_8_reg_6068 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1031_9_reg_6072 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1031_10_reg_6076 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1031_11_reg_6080 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state9_pp0_stage0_iter8 : BOOLEAN;
    signal ap_block_state9_io : BOOLEAN;
    signal icmp_ln1031_1_reg_6040_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1031_2_reg_6044_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1031_3_reg_6048_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1031_4_reg_6052_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1031_5_reg_6056_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1031_6_reg_6060_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1031_7_reg_6064_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1031_8_reg_6068_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1031_9_reg_6072_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1031_10_reg_6076_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1031_11_reg_6080_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal regslice_both_amplitude_1_U_apdone_blk : STD_LOGIC;
    signal regslice_both_amplitude_2_U_apdone_blk : STD_LOGIC;
    signal regslice_both_amplitude_3_U_apdone_blk : STD_LOGIC;
    signal regslice_both_amplitude_4_U_apdone_blk : STD_LOGIC;
    signal regslice_both_amplitude_5_U_apdone_blk : STD_LOGIC;
    signal regslice_both_amplitude_6_U_apdone_blk : STD_LOGIC;
    signal regslice_both_amplitude_7_U_apdone_blk : STD_LOGIC;
    signal regslice_both_amplitude_8_U_apdone_blk : STD_LOGIC;
    signal regslice_both_amplitude_9_U_apdone_blk : STD_LOGIC;
    signal regslice_both_amplitude_10_U_apdone_blk : STD_LOGIC;
    signal regslice_both_amplitude_11_U_apdone_blk : STD_LOGIC;
    signal regslice_both_onflag_1_U_apdone_blk : STD_LOGIC;
    signal regslice_both_onflag_2_U_apdone_blk : STD_LOGIC;
    signal regslice_both_onflag_3_U_apdone_blk : STD_LOGIC;
    signal regslice_both_onflag_4_U_apdone_blk : STD_LOGIC;
    signal regslice_both_onflag_5_U_apdone_blk : STD_LOGIC;
    signal regslice_both_onflag_6_U_apdone_blk : STD_LOGIC;
    signal regslice_both_onflag_7_U_apdone_blk : STD_LOGIC;
    signal regslice_both_onflag_8_U_apdone_blk : STD_LOGIC;
    signal regslice_both_onflag_9_U_apdone_blk : STD_LOGIC;
    signal regslice_both_onflag_10_U_apdone_blk : STD_LOGIC;
    signal regslice_both_onflag_11_U_apdone_blk : STD_LOGIC;
    signal ap_block_state10_pp0_stage0_iter9 : BOOLEAN;
    signal ap_block_state10_io : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal nbins_s_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal nbins_s_ce0 : STD_LOGIC;
    signal nbins_s_q0 : STD_LOGIC_VECTOR (6 downto 0);
    signal nbins_s_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal nbins_s_ce1 : STD_LOGIC;
    signal nbins_s_q1 : STD_LOGIC_VECTOR (6 downto 0);
    signal nbins_s_address2 : STD_LOGIC_VECTOR (2 downto 0);
    signal nbins_s_ce2 : STD_LOGIC;
    signal nbins_s_q2 : STD_LOGIC_VECTOR (6 downto 0);
    signal nbins_s_address3 : STD_LOGIC_VECTOR (2 downto 0);
    signal nbins_s_ce3 : STD_LOGIC;
    signal nbins_s_q3 : STD_LOGIC_VECTOR (6 downto 0);
    signal nbins_s_address4 : STD_LOGIC_VECTOR (2 downto 0);
    signal nbins_s_ce4 : STD_LOGIC;
    signal nbins_s_q4 : STD_LOGIC_VECTOR (6 downto 0);
    signal nbins_s_address5 : STD_LOGIC_VECTOR (2 downto 0);
    signal nbins_s_ce5 : STD_LOGIC;
    signal nbins_s_q5 : STD_LOGIC_VECTOR (6 downto 0);
    signal nbins_s_address6 : STD_LOGIC_VECTOR (2 downto 0);
    signal nbins_s_ce6 : STD_LOGIC;
    signal nbins_s_q6 : STD_LOGIC_VECTOR (6 downto 0);
    signal nbins_s_address7 : STD_LOGIC_VECTOR (2 downto 0);
    signal nbins_s_ce7 : STD_LOGIC;
    signal nbins_s_q7 : STD_LOGIC_VECTOR (6 downto 0);
    signal nbins_s_address8 : STD_LOGIC_VECTOR (2 downto 0);
    signal nbins_s_ce8 : STD_LOGIC;
    signal nbins_s_q8 : STD_LOGIC_VECTOR (6 downto 0);
    signal nbins_s_address9 : STD_LOGIC_VECTOR (2 downto 0);
    signal nbins_s_ce9 : STD_LOGIC;
    signal nbins_s_q9 : STD_LOGIC_VECTOR (6 downto 0);
    signal nbins_s_address10 : STD_LOGIC_VECTOR (2 downto 0);
    signal nbins_s_ce10 : STD_LOGIC;
    signal nbins_s_q10 : STD_LOGIC_VECTOR (6 downto 0);
    signal nbins_s_address11 : STD_LOGIC_VECTOR (2 downto 0);
    signal nbins_s_ce11 : STD_LOGIC;
    signal nbins_s_q11 : STD_LOGIC_VECTOR (6 downto 0);
    signal sense_s_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal sense_s_ce0 : STD_LOGIC;
    signal sense_s_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal sense_s_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal sense_s_ce1 : STD_LOGIC;
    signal sense_s_q1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sense_s_address2 : STD_LOGIC_VECTOR (3 downto 0);
    signal sense_s_ce2 : STD_LOGIC;
    signal sense_s_q2 : STD_LOGIC_VECTOR (13 downto 0);
    signal sense_s_address3 : STD_LOGIC_VECTOR (3 downto 0);
    signal sense_s_ce3 : STD_LOGIC;
    signal sense_s_q3 : STD_LOGIC_VECTOR (13 downto 0);
    signal sense_s_address4 : STD_LOGIC_VECTOR (3 downto 0);
    signal sense_s_ce4 : STD_LOGIC;
    signal sense_s_q4 : STD_LOGIC_VECTOR (13 downto 0);
    signal sense_s_address5 : STD_LOGIC_VECTOR (3 downto 0);
    signal sense_s_ce5 : STD_LOGIC;
    signal sense_s_q5 : STD_LOGIC_VECTOR (13 downto 0);
    signal sense_s_address6 : STD_LOGIC_VECTOR (3 downto 0);
    signal sense_s_ce6 : STD_LOGIC;
    signal sense_s_q6 : STD_LOGIC_VECTOR (13 downto 0);
    signal sense_s_address7 : STD_LOGIC_VECTOR (3 downto 0);
    signal sense_s_ce7 : STD_LOGIC;
    signal sense_s_q7 : STD_LOGIC_VECTOR (13 downto 0);
    signal sense_s_address8 : STD_LOGIC_VECTOR (3 downto 0);
    signal sense_s_ce8 : STD_LOGIC;
    signal sense_s_q8 : STD_LOGIC_VECTOR (13 downto 0);
    signal sense_s_address9 : STD_LOGIC_VECTOR (3 downto 0);
    signal sense_s_ce9 : STD_LOGIC;
    signal sense_s_q9 : STD_LOGIC_VECTOR (13 downto 0);
    signal sense_s_address10 : STD_LOGIC_VECTOR (3 downto 0);
    signal sense_s_ce10 : STD_LOGIC;
    signal sense_s_q10 : STD_LOGIC_VECTOR (13 downto 0);
    signal sense_s_address11 : STD_LOGIC_VECTOR (3 downto 0);
    signal sense_s_ce11 : STD_LOGIC;
    signal sense_s_q11 : STD_LOGIC_VECTOR (13 downto 0);
    signal edges_s_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal edges_s_ce0 : STD_LOGIC;
    signal edges_s_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal edges_s_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal edges_s_ce1 : STD_LOGIC;
    signal edges_s_q1 : STD_LOGIC_VECTOR (13 downto 0);
    signal edges_s_address2 : STD_LOGIC_VECTOR (4 downto 0);
    signal edges_s_ce2 : STD_LOGIC;
    signal edges_s_q2 : STD_LOGIC_VECTOR (13 downto 0);
    signal edges_s_address3 : STD_LOGIC_VECTOR (4 downto 0);
    signal edges_s_ce3 : STD_LOGIC;
    signal edges_s_q3 : STD_LOGIC_VECTOR (13 downto 0);
    signal edges_s_address4 : STD_LOGIC_VECTOR (4 downto 0);
    signal edges_s_ce4 : STD_LOGIC;
    signal edges_s_q4 : STD_LOGIC_VECTOR (13 downto 0);
    signal edges_s_address5 : STD_LOGIC_VECTOR (4 downto 0);
    signal edges_s_ce5 : STD_LOGIC;
    signal edges_s_q5 : STD_LOGIC_VECTOR (13 downto 0);
    signal edges_s_address6 : STD_LOGIC_VECTOR (4 downto 0);
    signal edges_s_ce6 : STD_LOGIC;
    signal edges_s_q6 : STD_LOGIC_VECTOR (13 downto 0);
    signal edges_s_address7 : STD_LOGIC_VECTOR (4 downto 0);
    signal edges_s_ce7 : STD_LOGIC;
    signal edges_s_q7 : STD_LOGIC_VECTOR (13 downto 0);
    signal edges_s_address8 : STD_LOGIC_VECTOR (4 downto 0);
    signal edges_s_ce8 : STD_LOGIC;
    signal edges_s_q8 : STD_LOGIC_VECTOR (13 downto 0);
    signal edges_s_address9 : STD_LOGIC_VECTOR (4 downto 0);
    signal edges_s_ce9 : STD_LOGIC;
    signal edges_s_q9 : STD_LOGIC_VECTOR (13 downto 0);
    signal edges_s_address10 : STD_LOGIC_VECTOR (4 downto 0);
    signal edges_s_ce10 : STD_LOGIC;
    signal edges_s_q10 : STD_LOGIC_VECTOR (13 downto 0);
    signal edges_s_address11 : STD_LOGIC_VECTOR (4 downto 0);
    signal edges_s_ce11 : STD_LOGIC;
    signal edges_s_q11 : STD_LOGIC_VECTOR (13 downto 0);
    signal FIFO_0_TDATA_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal FIFO_1_TDATA_blk_n : STD_LOGIC;
    signal FIFO_2_TDATA_blk_n : STD_LOGIC;
    signal FIFO_3_TDATA_blk_n : STD_LOGIC;
    signal FIFO_4_TDATA_blk_n : STD_LOGIC;
    signal FIFO_5_TDATA_blk_n : STD_LOGIC;
    signal FIFO_6_TDATA_blk_n : STD_LOGIC;
    signal FIFO_7_TDATA_blk_n : STD_LOGIC;
    signal FIFO_8_TDATA_blk_n : STD_LOGIC;
    signal FIFO_9_TDATA_blk_n : STD_LOGIC;
    signal FIFO_10_TDATA_blk_n : STD_LOGIC;
    signal FIFO_11_TDATA_blk_n : STD_LOGIC;
    signal amplitude_1_TDATA_blk_n : STD_LOGIC;
    signal amplitude_2_TDATA_blk_n : STD_LOGIC;
    signal amplitude_3_TDATA_blk_n : STD_LOGIC;
    signal amplitude_4_TDATA_blk_n : STD_LOGIC;
    signal amplitude_5_TDATA_blk_n : STD_LOGIC;
    signal amplitude_6_TDATA_blk_n : STD_LOGIC;
    signal amplitude_7_TDATA_blk_n : STD_LOGIC;
    signal amplitude_8_TDATA_blk_n : STD_LOGIC;
    signal amplitude_9_TDATA_blk_n : STD_LOGIC;
    signal amplitude_10_TDATA_blk_n : STD_LOGIC;
    signal amplitude_11_TDATA_blk_n : STD_LOGIC;
    signal onflag_1_TDATA_blk_n : STD_LOGIC;
    signal onflag_2_TDATA_blk_n : STD_LOGIC;
    signal onflag_3_TDATA_blk_n : STD_LOGIC;
    signal onflag_4_TDATA_blk_n : STD_LOGIC;
    signal onflag_5_TDATA_blk_n : STD_LOGIC;
    signal onflag_6_TDATA_blk_n : STD_LOGIC;
    signal onflag_7_TDATA_blk_n : STD_LOGIC;
    signal onflag_8_TDATA_blk_n : STD_LOGIC;
    signal onflag_9_TDATA_blk_n : STD_LOGIC;
    signal onflag_10_TDATA_blk_n : STD_LOGIC;
    signal onflag_11_TDATA_blk_n : STD_LOGIC;
    signal ret_V_36_reg_5366 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal ret_V_36_reg_5366_pp0_iter1_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal ret_V_36_reg_5366_pp0_iter2_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln2_reg_5374 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln2_reg_5374_pp0_iter1_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal ret_V_37_fu_1001_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal ret_V_37_reg_5379 : STD_LOGIC_VECTOR (5 downto 0);
    signal ret_V_38_fu_1082_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal ret_V_38_reg_5399 : STD_LOGIC_VECTOR (5 downto 0);
    signal ret_V_39_fu_1163_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal ret_V_39_reg_5419 : STD_LOGIC_VECTOR (5 downto 0);
    signal ret_V_40_fu_1244_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal ret_V_40_reg_5439 : STD_LOGIC_VECTOR (5 downto 0);
    signal ret_V_41_fu_1325_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal ret_V_41_reg_5459 : STD_LOGIC_VECTOR (5 downto 0);
    signal ret_V_42_fu_1406_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal ret_V_42_reg_5479 : STD_LOGIC_VECTOR (5 downto 0);
    signal ret_V_43_fu_1487_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal ret_V_43_reg_5499 : STD_LOGIC_VECTOR (5 downto 0);
    signal ret_V_44_fu_1568_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal ret_V_44_reg_5519 : STD_LOGIC_VECTOR (5 downto 0);
    signal ret_V_45_fu_1649_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal ret_V_45_reg_5539 : STD_LOGIC_VECTOR (5 downto 0);
    signal ret_V_46_fu_1730_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal ret_V_46_reg_5559 : STD_LOGIC_VECTOR (5 downto 0);
    signal ret_V_47_fu_1811_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal ret_V_47_reg_5579 : STD_LOGIC_VECTOR (5 downto 0);
    signal edges_load_1_reg_5609 : STD_LOGIC_VECTOR (13 downto 0);
    signal edges_load_1_reg_5609_pp0_iter2_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal edges_load_1_reg_5609_pp0_iter3_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal lshr_ln186_2_reg_5614 : STD_LOGIC_VECTOR (12 downto 0);
    signal lshr_ln186_2_reg_5614_pp0_iter2_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal lshr_ln186_2_reg_5614_pp0_iter3_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal edges_load_2_reg_5629 : STD_LOGIC_VECTOR (13 downto 0);
    signal edges_load_2_reg_5629_pp0_iter2_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal edges_load_2_reg_5629_pp0_iter3_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal lshr_ln186_4_reg_5634 : STD_LOGIC_VECTOR (12 downto 0);
    signal lshr_ln186_4_reg_5634_pp0_iter2_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal lshr_ln186_4_reg_5634_pp0_iter3_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal edges_load_3_reg_5649 : STD_LOGIC_VECTOR (13 downto 0);
    signal edges_load_3_reg_5649_pp0_iter2_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal edges_load_3_reg_5649_pp0_iter3_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal lshr_ln186_6_reg_5654 : STD_LOGIC_VECTOR (12 downto 0);
    signal lshr_ln186_6_reg_5654_pp0_iter2_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal lshr_ln186_6_reg_5654_pp0_iter3_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal edges_load_4_reg_5669 : STD_LOGIC_VECTOR (13 downto 0);
    signal edges_load_4_reg_5669_pp0_iter2_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal edges_load_4_reg_5669_pp0_iter3_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal lshr_ln186_8_reg_5674 : STD_LOGIC_VECTOR (12 downto 0);
    signal lshr_ln186_8_reg_5674_pp0_iter2_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal lshr_ln186_8_reg_5674_pp0_iter3_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal edges_load_5_reg_5689 : STD_LOGIC_VECTOR (13 downto 0);
    signal edges_load_5_reg_5689_pp0_iter2_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal edges_load_5_reg_5689_pp0_iter3_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal lshr_ln186_s_reg_5694 : STD_LOGIC_VECTOR (12 downto 0);
    signal lshr_ln186_s_reg_5694_pp0_iter2_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal lshr_ln186_s_reg_5694_pp0_iter3_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal edges_load_6_reg_5709 : STD_LOGIC_VECTOR (13 downto 0);
    signal edges_load_6_reg_5709_pp0_iter2_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal edges_load_6_reg_5709_pp0_iter3_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal lshr_ln186_1_reg_5714 : STD_LOGIC_VECTOR (12 downto 0);
    signal lshr_ln186_1_reg_5714_pp0_iter2_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal lshr_ln186_1_reg_5714_pp0_iter3_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal edges_load_7_reg_5729 : STD_LOGIC_VECTOR (13 downto 0);
    signal edges_load_7_reg_5729_pp0_iter2_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal edges_load_7_reg_5729_pp0_iter3_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal lshr_ln186_3_reg_5734 : STD_LOGIC_VECTOR (12 downto 0);
    signal lshr_ln186_3_reg_5734_pp0_iter2_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal lshr_ln186_3_reg_5734_pp0_iter3_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal edges_load_8_reg_5749 : STD_LOGIC_VECTOR (13 downto 0);
    signal edges_load_8_reg_5749_pp0_iter2_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal edges_load_8_reg_5749_pp0_iter3_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal lshr_ln186_5_reg_5754 : STD_LOGIC_VECTOR (12 downto 0);
    signal lshr_ln186_5_reg_5754_pp0_iter2_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal lshr_ln186_5_reg_5754_pp0_iter3_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal edges_load_9_reg_5769 : STD_LOGIC_VECTOR (13 downto 0);
    signal edges_load_9_reg_5769_pp0_iter2_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal edges_load_9_reg_5769_pp0_iter3_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal lshr_ln186_7_reg_5774 : STD_LOGIC_VECTOR (12 downto 0);
    signal lshr_ln186_7_reg_5774_pp0_iter2_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal lshr_ln186_7_reg_5774_pp0_iter3_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal edges_load_10_reg_5789 : STD_LOGIC_VECTOR (13 downto 0);
    signal edges_load_10_reg_5789_pp0_iter2_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal edges_load_10_reg_5789_pp0_iter3_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal lshr_ln186_9_reg_5794 : STD_LOGIC_VECTOR (12 downto 0);
    signal lshr_ln186_9_reg_5794_pp0_iter2_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal lshr_ln186_9_reg_5794_pp0_iter3_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal edges_load_11_reg_5809 : STD_LOGIC_VECTOR (13 downto 0);
    signal edges_load_11_reg_5809_pp0_iter2_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal edges_load_11_reg_5809_pp0_iter3_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal lshr_ln186_10_reg_5814 : STD_LOGIC_VECTOR (12 downto 0);
    signal lshr_ln186_10_reg_5814_pp0_iter2_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal lshr_ln186_10_reg_5814_pp0_iter3_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal edges_load_reg_5844 : STD_LOGIC_VECTOR (13 downto 0);
    signal edges_load_reg_5844_pp0_iter4_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal edges_load_reg_5844_pp0_iter5_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal lshr_ln_reg_5849 : STD_LOGIC_VECTOR (12 downto 0);
    signal lshr_ln_reg_5849_pp0_iter4_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal lshr_ln_reg_5849_pp0_iter5_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_fu_933_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_937_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_941_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_945_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_949_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_953_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_957_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_961_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_965_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_969_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_973_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal select_ln344_1_fu_2769_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln344_1_reg_5969 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln344_1_reg_5969_pp0_iter7_reg : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln344_2_fu_2985_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln344_2_reg_5975 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln344_2_reg_5975_pp0_iter7_reg : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln344_3_fu_3201_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln344_3_reg_5981 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln344_3_reg_5981_pp0_iter7_reg : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln344_4_fu_3417_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln344_4_reg_5987 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln344_4_reg_5987_pp0_iter7_reg : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln344_5_fu_3633_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln344_5_reg_5993 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln344_5_reg_5993_pp0_iter7_reg : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln344_6_fu_3849_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln344_6_reg_5999 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln344_6_reg_5999_pp0_iter7_reg : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln344_7_fu_4065_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln344_7_reg_6005 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln344_7_reg_6005_pp0_iter7_reg : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln344_8_fu_4281_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln344_8_reg_6011 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln344_8_reg_6011_pp0_iter7_reg : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln344_9_fu_4497_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln344_9_reg_6017 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln344_9_reg_6017_pp0_iter7_reg : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln344_10_fu_4713_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln344_10_reg_6023 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln344_10_reg_6023_pp0_iter7_reg : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln344_11_fu_4929_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln344_11_reg_6029 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln344_11_reg_6029_pp0_iter7_reg : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_fu_977_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal icmp_ln1031_1_fu_4937_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1031_2_fu_4942_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1031_3_fu_4947_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1031_4_fu_4952_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1031_5_fu_4957_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1031_6_fu_4962_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1031_7_fu_4967_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1031_8_fu_4972_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1031_9_fu_4977_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1031_10_fu_4982_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1031_11_fu_4987_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln344_fu_5200_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln344_reg_6084 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln541_1_fu_1077_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln541_13_fu_1071_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln541_2_fu_1158_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln541_14_fu_1152_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln541_3_fu_1239_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln541_15_fu_1233_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln541_4_fu_1320_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln541_16_fu_1314_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln541_5_fu_1401_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln541_17_fu_1395_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln541_6_fu_1482_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln541_18_fu_1476_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln541_7_fu_1563_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln541_19_fu_1557_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln541_8_fu_1644_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln541_20_fu_1638_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln541_9_fu_1725_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln541_21_fu_1719_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln541_10_fu_1806_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln541_22_fu_1800_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln541_11_fu_1887_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln541_23_fu_1881_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln541_fu_2197_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln541_12_fu_2191_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal grp_fu_933_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_937_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_941_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_945_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_949_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_953_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_957_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_961_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_965_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_969_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_973_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_977_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln1035_3_fu_1011_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1035_4_fu_1021_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1035_5_fu_1031_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1035_2_fu_1017_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln1035_3_fu_1027_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln214_2_fu_1041_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln214_1_fu_1037_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln1494_1_fu_1053_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal ss_V_1_fu_1047_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal ret_V_3_fu_1063_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln1035_6_fu_1092_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1035_7_fu_1102_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1035_8_fu_1112_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1035_4_fu_1098_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln1035_5_fu_1108_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln214_4_fu_1122_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln214_2_fu_1118_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln1494_2_fu_1134_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal ss_V_2_fu_1128_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal ret_V_6_fu_1144_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln1035_9_fu_1173_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1035_10_fu_1183_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1035_11_fu_1193_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1035_6_fu_1179_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln1035_7_fu_1189_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln214_6_fu_1203_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln214_3_fu_1199_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln1494_3_fu_1215_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal ss_V_3_fu_1209_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal ret_V_9_fu_1225_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln1035_12_fu_1254_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1035_13_fu_1264_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1035_14_fu_1274_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1035_8_fu_1260_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln1035_9_fu_1270_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln214_8_fu_1284_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln214_4_fu_1280_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln1494_4_fu_1296_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal ss_V_4_fu_1290_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal ret_V_13_fu_1306_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln1035_15_fu_1335_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1035_16_fu_1345_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1035_17_fu_1355_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1035_10_fu_1341_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln1035_11_fu_1351_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln214_10_fu_1365_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln214_5_fu_1361_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln1494_5_fu_1377_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal ss_V_5_fu_1371_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal ret_V_16_fu_1387_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln1035_18_fu_1416_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1035_19_fu_1426_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1035_20_fu_1436_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1035_12_fu_1422_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln1035_13_fu_1432_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln214_12_fu_1446_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln214_6_fu_1442_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln1494_6_fu_1458_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal ss_V_6_fu_1452_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal ret_V_19_fu_1468_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln1035_21_fu_1497_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1035_22_fu_1507_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1035_23_fu_1517_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1035_14_fu_1503_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln1035_15_fu_1513_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln214_14_fu_1527_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln214_7_fu_1523_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln1494_7_fu_1539_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal ss_V_7_fu_1533_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal ret_V_22_fu_1549_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln1035_24_fu_1578_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1035_25_fu_1588_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1035_26_fu_1598_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1035_16_fu_1584_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln1035_17_fu_1594_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln214_16_fu_1608_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln214_8_fu_1604_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln1494_8_fu_1620_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal ss_V_8_fu_1614_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal ret_V_25_fu_1630_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln1035_27_fu_1659_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1035_28_fu_1669_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1035_29_fu_1679_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1035_18_fu_1665_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln1035_19_fu_1675_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln214_18_fu_1689_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln214_9_fu_1685_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln1494_9_fu_1701_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal ss_V_9_fu_1695_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal ret_V_28_fu_1711_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln1035_30_fu_1740_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1035_31_fu_1750_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1035_32_fu_1760_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1035_20_fu_1746_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln1035_21_fu_1756_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln214_20_fu_1770_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln214_10_fu_1766_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln1494_s_fu_1782_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal ss_V_10_fu_1776_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal ret_V_31_fu_1792_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln1035_33_fu_1821_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1035_34_fu_1831_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1035_35_fu_1841_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1035_22_fu_1827_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln1035_23_fu_1837_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln214_22_fu_1851_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln214_11_fu_1847_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln1494_10_fu_1863_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal ss_V_11_fu_1857_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal ret_V_34_fu_1873_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal zext_ln1514_1_fu_1892_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal sub_ln186_1_fu_1895_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal lshr_ln186_2_fu_1905_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln1514_2_fu_1915_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal sub_ln186_2_fu_1918_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal lshr_ln186_4_fu_1928_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln1514_3_fu_1938_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal sub_ln186_3_fu_1941_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal lshr_ln186_6_fu_1951_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln1514_4_fu_1961_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal sub_ln186_4_fu_1964_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal lshr_ln186_8_fu_1974_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln1514_5_fu_1984_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal sub_ln186_5_fu_1987_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal lshr_ln186_s_fu_1997_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln1514_6_fu_2007_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal sub_ln186_6_fu_2010_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal lshr_ln186_1_fu_2020_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln1514_7_fu_2030_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal sub_ln186_7_fu_2033_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal lshr_ln186_3_fu_2043_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln1514_8_fu_2053_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal sub_ln186_8_fu_2056_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal lshr_ln186_5_fu_2066_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln1514_9_fu_2076_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal sub_ln186_9_fu_2079_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal lshr_ln186_7_fu_2089_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln1514_10_fu_2099_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal sub_ln186_10_fu_2102_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal lshr_ln186_9_fu_2112_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln1514_11_fu_2122_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal sub_ln186_11_fu_2125_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal lshr_ln186_10_fu_2135_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal icmp_ln1035_fu_2145_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1035_1_fu_2154_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1035_2_fu_2163_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1035_fu_2150_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln1035_1_fu_2159_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln214_fu_2172_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln214_fu_2168_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal ss_V_fu_2178_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal ret_V_fu_2184_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal zext_ln1514_fu_2202_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal sub_ln186_fu_2205_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal lshr_ln_fu_2215_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln186_1_fu_2225_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_5258_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln186_3_fu_2228_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal charge1_V_1_fu_2233_p2 : STD_LOGIC_VECTOR (13 downto 0);
    attribute use_dsp48 : string;
    attribute use_dsp48 of charge1_V_1_fu_2233_p2 : signal is "no";
    signal zext_ln1496_1_fu_2238_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal ret_V_5_fu_2242_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln186_2_fu_2253_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_5267_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln186_6_fu_2256_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal charge1_V_2_fu_2261_p2 : STD_LOGIC_VECTOR (13 downto 0);
    attribute use_dsp48 of charge1_V_2_fu_2261_p2 : signal is "no";
    signal zext_ln1496_2_fu_2266_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal ret_V_8_fu_2270_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln186_3_fu_2281_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_5276_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln186_9_fu_2284_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal charge1_V_3_fu_2289_p2 : STD_LOGIC_VECTOR (13 downto 0);
    attribute use_dsp48 of charge1_V_3_fu_2289_p2 : signal is "no";
    signal zext_ln1496_3_fu_2294_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal ret_V_11_fu_2298_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln186_4_fu_2309_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_5285_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln186_12_fu_2312_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal charge1_V_4_fu_2317_p2 : STD_LOGIC_VECTOR (13 downto 0);
    attribute use_dsp48 of charge1_V_4_fu_2317_p2 : signal is "no";
    signal zext_ln1496_4_fu_2322_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal ret_V_14_fu_2326_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln186_5_fu_2337_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_5294_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln186_15_fu_2340_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal charge1_V_5_fu_2345_p2 : STD_LOGIC_VECTOR (13 downto 0);
    attribute use_dsp48 of charge1_V_5_fu_2345_p2 : signal is "no";
    signal zext_ln1496_5_fu_2350_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal ret_V_17_fu_2354_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln186_6_fu_2365_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_5303_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln186_18_fu_2368_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal charge1_V_6_fu_2373_p2 : STD_LOGIC_VECTOR (13 downto 0);
    attribute use_dsp48 of charge1_V_6_fu_2373_p2 : signal is "no";
    signal zext_ln1496_6_fu_2378_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal ret_V_20_fu_2382_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln186_7_fu_2393_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_5312_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln186_21_fu_2396_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal charge1_V_7_fu_2401_p2 : STD_LOGIC_VECTOR (13 downto 0);
    attribute use_dsp48 of charge1_V_7_fu_2401_p2 : signal is "no";
    signal zext_ln1496_7_fu_2406_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal ret_V_23_fu_2410_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln186_8_fu_2421_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_5321_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln186_24_fu_2424_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal charge1_V_8_fu_2429_p2 : STD_LOGIC_VECTOR (13 downto 0);
    attribute use_dsp48 of charge1_V_8_fu_2429_p2 : signal is "no";
    signal zext_ln1496_8_fu_2434_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal ret_V_26_fu_2438_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln186_9_fu_2449_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_5330_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln186_27_fu_2452_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal charge1_V_9_fu_2457_p2 : STD_LOGIC_VECTOR (13 downto 0);
    attribute use_dsp48 of charge1_V_9_fu_2457_p2 : signal is "no";
    signal zext_ln1496_9_fu_2462_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal ret_V_29_fu_2466_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln186_10_fu_2477_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_5339_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln186_30_fu_2480_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal charge1_V_10_fu_2485_p2 : STD_LOGIC_VECTOR (13 downto 0);
    attribute use_dsp48 of charge1_V_10_fu_2485_p2 : signal is "no";
    signal zext_ln1496_10_fu_2490_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal ret_V_32_fu_2494_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln186_11_fu_2505_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_5348_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln186_33_fu_2508_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal charge1_V_11_fu_2513_p2 : STD_LOGIC_VECTOR (13 downto 0);
    attribute use_dsp48 of charge1_V_11_fu_2513_p2 : signal is "no";
    signal zext_ln1496_11_fu_2518_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal ret_V_35_fu_2522_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln186_fu_2533_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_5357_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln186_fu_2536_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal charge1_V_fu_2541_p2 : STD_LOGIC_VECTOR (13 downto 0);
    attribute use_dsp48 of charge1_V_fu_2541_p2 : signal is "no";
    signal zext_ln1496_fu_2546_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal ret_V_2_fu_2550_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_fu_873_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal reg_1_fu_2561_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal exp_1_fu_2577_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln300_1_fu_2591_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal p_Result_3_fu_2599_p3 : STD_LOGIC_VECTOR (52 downto 0);
    signal trunc_ln291_1_fu_2565_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal zext_ln296_1_fu_2587_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sh_amt_2_fu_2617_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sh_amt_3_fu_2641_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln317_1_fu_2657_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln305_1_fu_2607_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal zext_ln317_1_fu_2661_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal lshr_ln317_1_fu_2665_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal sext_ln311_1_fu_2647_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln313_1_fu_2595_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln311_1cast_fu_2675_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal icmp_ln308_1_fu_2611_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln312_1_fu_2623_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln312_1_fu_2685_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln315_1_fu_2635_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln312_1_fu_2691_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln315_2_fu_2697_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln314_1_fu_2629_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln315_3_fu_2703_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln324_1_fu_2671_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln314_1_fu_2717_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln333_1_fu_2651_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln314_1_fu_2723_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln333_1_fu_2729_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln335_1_fu_2679_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln315_1_fu_2709_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal xor_ln308_1_fu_2743_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln312_1_fu_2749_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln333_1_fu_2735_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln312_1_fu_2755_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Result_2_fu_2569_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln455_1_fu_2763_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_fu_878_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal reg_2_fu_2777_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal exp_2_fu_2793_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln300_2_fu_2807_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal p_Result_5_fu_2815_p3 : STD_LOGIC_VECTOR (52 downto 0);
    signal trunc_ln291_2_fu_2781_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal zext_ln296_2_fu_2803_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sh_amt_4_fu_2833_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sh_amt_5_fu_2857_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln317_2_fu_2873_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln305_2_fu_2823_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal zext_ln317_2_fu_2877_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal lshr_ln317_2_fu_2881_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal sext_ln311_2_fu_2863_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln334_fu_2811_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln311_2cast_fu_2891_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal icmp_ln308_2_fu_2827_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln312_2_fu_2839_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln312_2_fu_2901_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln315_2_fu_2851_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln312_2_fu_2907_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln315_4_fu_2913_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln314_2_fu_2845_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln315_5_fu_2919_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln324_2_fu_2887_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln314_2_fu_2933_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln333_2_fu_2867_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln314_2_fu_2939_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln333_2_fu_2945_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln335_2_fu_2895_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln315_2_fu_2925_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal xor_ln308_2_fu_2959_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln312_2_fu_2965_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln333_2_fu_2951_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln312_2_fu_2971_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Result_4_fu_2785_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln455_2_fu_2979_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_fu_883_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal reg_3_fu_2993_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal exp_3_fu_3009_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln300_3_fu_3023_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal p_Result_7_fu_3031_p3 : STD_LOGIC_VECTOR (52 downto 0);
    signal trunc_ln291_3_fu_2997_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal zext_ln296_3_fu_3019_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sh_amt_6_fu_3049_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sh_amt_7_fu_3073_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln317_3_fu_3089_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln305_3_fu_3039_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal zext_ln317_3_fu_3093_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal lshr_ln317_3_fu_3097_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal sext_ln311_3_fu_3079_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln334_1_fu_3027_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln311_3cast_fu_3107_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal icmp_ln308_3_fu_3043_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln312_3_fu_3055_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln312_3_fu_3117_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln315_3_fu_3067_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln312_3_fu_3123_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln315_6_fu_3129_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln314_3_fu_3061_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln315_7_fu_3135_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln324_3_fu_3103_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln314_3_fu_3149_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln333_3_fu_3083_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln314_3_fu_3155_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln333_3_fu_3161_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln335_3_fu_3111_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln315_3_fu_3141_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal xor_ln308_3_fu_3175_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln312_3_fu_3181_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln333_3_fu_3167_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln312_3_fu_3187_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Result_6_fu_3001_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln455_3_fu_3195_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_fu_888_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal reg_4_fu_3209_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal exp_4_fu_3225_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln300_4_fu_3239_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal p_Result_9_fu_3247_p3 : STD_LOGIC_VECTOR (52 downto 0);
    signal trunc_ln291_4_fu_3213_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal zext_ln296_4_fu_3235_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sh_amt_8_fu_3265_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sh_amt_9_fu_3289_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln317_4_fu_3305_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln305_4_fu_3255_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal zext_ln317_4_fu_3309_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal lshr_ln317_4_fu_3313_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal sext_ln311_4_fu_3295_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln334_2_fu_3243_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln311_4cast_fu_3323_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal icmp_ln308_4_fu_3259_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln312_4_fu_3271_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln312_4_fu_3333_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln315_4_fu_3283_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln312_4_fu_3339_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln315_8_fu_3345_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln314_4_fu_3277_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln315_9_fu_3351_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln324_4_fu_3319_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln314_4_fu_3365_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln333_4_fu_3299_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln314_4_fu_3371_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln333_4_fu_3377_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln335_4_fu_3327_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln315_4_fu_3357_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal xor_ln308_4_fu_3391_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln312_4_fu_3397_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln333_4_fu_3383_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln312_4_fu_3403_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Result_8_fu_3217_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln455_4_fu_3411_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_fu_893_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal reg_5_fu_3425_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal exp_5_fu_3441_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln300_5_fu_3455_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal p_Result_11_fu_3463_p3 : STD_LOGIC_VECTOR (52 downto 0);
    signal trunc_ln291_5_fu_3429_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal zext_ln296_5_fu_3451_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sh_amt_10_fu_3481_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sh_amt_11_fu_3505_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln317_5_fu_3521_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln305_5_fu_3471_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal zext_ln317_5_fu_3525_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal lshr_ln317_5_fu_3529_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal sext_ln311_5_fu_3511_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln334_3_fu_3459_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln311_5cast_fu_3539_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal icmp_ln308_5_fu_3475_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln312_5_fu_3487_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln312_5_fu_3549_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln315_5_fu_3499_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln312_5_fu_3555_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln315_10_fu_3561_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln314_5_fu_3493_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln315_11_fu_3567_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln324_5_fu_3535_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln314_5_fu_3581_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln333_5_fu_3515_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln314_5_fu_3587_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln333_5_fu_3593_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln335_5_fu_3543_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln315_5_fu_3573_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal xor_ln308_5_fu_3607_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln312_5_fu_3613_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln333_5_fu_3599_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln312_5_fu_3619_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Result_10_fu_3433_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln455_5_fu_3627_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_fu_898_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal reg_6_fu_3641_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal exp_6_fu_3657_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln300_6_fu_3671_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal p_Result_13_fu_3679_p3 : STD_LOGIC_VECTOR (52 downto 0);
    signal trunc_ln291_6_fu_3645_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal zext_ln296_6_fu_3667_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sh_amt_12_fu_3697_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sh_amt_13_fu_3721_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln317_6_fu_3737_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln305_6_fu_3687_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal zext_ln317_6_fu_3741_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal lshr_ln317_6_fu_3745_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal sext_ln311_6_fu_3727_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln334_4_fu_3675_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln311_6cast_fu_3755_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal icmp_ln308_6_fu_3691_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln312_6_fu_3703_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln312_6_fu_3765_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln315_6_fu_3715_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln312_6_fu_3771_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln315_12_fu_3777_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln314_6_fu_3709_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln315_13_fu_3783_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln324_6_fu_3751_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln314_6_fu_3797_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln333_6_fu_3731_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln314_6_fu_3803_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln333_6_fu_3809_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln335_6_fu_3759_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln315_6_fu_3789_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal xor_ln308_6_fu_3823_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln312_6_fu_3829_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln333_6_fu_3815_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln312_6_fu_3835_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Result_12_fu_3649_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln455_6_fu_3843_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_fu_903_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal reg_7_fu_3857_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal exp_7_fu_3873_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln300_7_fu_3887_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal p_Result_15_fu_3895_p3 : STD_LOGIC_VECTOR (52 downto 0);
    signal trunc_ln291_7_fu_3861_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal zext_ln296_7_fu_3883_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sh_amt_14_fu_3913_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sh_amt_15_fu_3937_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln317_7_fu_3953_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln305_7_fu_3903_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal zext_ln317_7_fu_3957_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal lshr_ln317_7_fu_3961_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal sext_ln311_7_fu_3943_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln334_5_fu_3891_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln311_7cast_fu_3971_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal icmp_ln308_7_fu_3907_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln312_7_fu_3919_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln312_7_fu_3981_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln315_7_fu_3931_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln312_7_fu_3987_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln315_14_fu_3993_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln314_7_fu_3925_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln315_15_fu_3999_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln324_7_fu_3967_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln314_7_fu_4013_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln333_7_fu_3947_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln314_7_fu_4019_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln333_7_fu_4025_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln335_7_fu_3975_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln315_7_fu_4005_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal xor_ln308_7_fu_4039_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln312_7_fu_4045_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln333_7_fu_4031_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln312_7_fu_4051_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Result_14_fu_3865_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln455_7_fu_4059_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_fu_908_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal reg_8_fu_4073_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal exp_8_fu_4089_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln300_8_fu_4103_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal p_Result_17_fu_4111_p3 : STD_LOGIC_VECTOR (52 downto 0);
    signal trunc_ln291_8_fu_4077_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal zext_ln296_8_fu_4099_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sh_amt_16_fu_4129_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sh_amt_17_fu_4153_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln317_8_fu_4169_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln305_8_fu_4119_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal zext_ln317_8_fu_4173_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal lshr_ln317_8_fu_4177_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal sext_ln311_8_fu_4159_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln334_6_fu_4107_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln311_8cast_fu_4187_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal icmp_ln308_8_fu_4123_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln312_8_fu_4135_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln312_8_fu_4197_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln315_8_fu_4147_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln312_8_fu_4203_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln315_16_fu_4209_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln314_8_fu_4141_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln315_17_fu_4215_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln324_8_fu_4183_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln314_8_fu_4229_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln333_8_fu_4163_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln314_8_fu_4235_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln333_8_fu_4241_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln335_8_fu_4191_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln315_8_fu_4221_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal xor_ln308_8_fu_4255_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln312_8_fu_4261_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln333_8_fu_4247_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln312_8_fu_4267_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Result_16_fu_4081_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln455_8_fu_4275_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_fu_913_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal reg_9_fu_4289_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal exp_9_fu_4305_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln300_9_fu_4319_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal p_Result_19_fu_4327_p3 : STD_LOGIC_VECTOR (52 downto 0);
    signal trunc_ln291_9_fu_4293_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal zext_ln296_9_fu_4315_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sh_amt_18_fu_4345_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sh_amt_19_fu_4369_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln317_9_fu_4385_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln305_9_fu_4335_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal zext_ln317_9_fu_4389_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal lshr_ln317_9_fu_4393_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal sext_ln311_9_fu_4375_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln334_7_fu_4323_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln311_9cast_fu_4403_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal icmp_ln308_9_fu_4339_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln312_9_fu_4351_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln312_9_fu_4413_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln315_9_fu_4363_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln312_9_fu_4419_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln315_18_fu_4425_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln314_9_fu_4357_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln315_19_fu_4431_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln324_9_fu_4399_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln314_9_fu_4445_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln333_9_fu_4379_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln314_9_fu_4451_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln333_9_fu_4457_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln335_9_fu_4407_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln315_9_fu_4437_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal xor_ln308_9_fu_4471_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln312_9_fu_4477_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln333_9_fu_4463_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln312_9_fu_4483_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Result_18_fu_4297_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln455_9_fu_4491_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_fu_918_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal reg_10_fu_4505_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal exp_10_fu_4521_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln300_10_fu_4535_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal p_Result_21_fu_4543_p3 : STD_LOGIC_VECTOR (52 downto 0);
    signal trunc_ln291_10_fu_4509_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal zext_ln296_10_fu_4531_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sh_amt_20_fu_4561_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sh_amt_21_fu_4585_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln317_10_fu_4601_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln305_10_fu_4551_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal zext_ln317_10_fu_4605_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal lshr_ln317_10_fu_4609_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal sext_ln311_10_fu_4591_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln334_8_fu_4539_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln311_10cast_fu_4619_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal icmp_ln308_10_fu_4555_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln312_10_fu_4567_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln312_10_fu_4629_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln315_10_fu_4579_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln312_10_fu_4635_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln315_20_fu_4641_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln314_10_fu_4573_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln315_21_fu_4647_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln324_10_fu_4615_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln314_10_fu_4661_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln333_10_fu_4595_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln314_10_fu_4667_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln333_10_fu_4673_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln335_10_fu_4623_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln315_10_fu_4653_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal xor_ln308_10_fu_4687_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln312_10_fu_4693_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln333_10_fu_4679_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln312_10_fu_4699_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Result_20_fu_4513_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln455_10_fu_4707_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_fu_923_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal reg_11_fu_4721_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal exp_11_fu_4737_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln300_11_fu_4751_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal p_Result_23_fu_4759_p3 : STD_LOGIC_VECTOR (52 downto 0);
    signal trunc_ln291_11_fu_4725_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal zext_ln296_11_fu_4747_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sh_amt_22_fu_4777_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sh_amt_23_fu_4801_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln317_11_fu_4817_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln305_11_fu_4767_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal zext_ln317_11_fu_4821_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal lshr_ln317_11_fu_4825_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal sext_ln311_11_fu_4807_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln334_9_fu_4755_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln311_11cast_fu_4835_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal icmp_ln308_11_fu_4771_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln312_11_fu_4783_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln312_11_fu_4845_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln315_11_fu_4795_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln312_11_fu_4851_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln315_22_fu_4857_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln314_11_fu_4789_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln315_23_fu_4863_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln324_11_fu_4831_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln314_11_fu_4877_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln333_11_fu_4811_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln314_11_fu_4883_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln333_11_fu_4889_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln335_11_fu_4839_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln315_11_fu_4869_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal xor_ln308_11_fu_4903_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln312_11_fu_4909_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln333_11_fu_4895_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln312_11_fu_4915_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Result_22_fu_4729_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln455_11_fu_4923_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_fu_928_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal reg_fu_4992_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal exp_fu_5008_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln300_fu_5022_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal p_Result_1_fu_5030_p3 : STD_LOGIC_VECTOR (52 downto 0);
    signal trunc_ln291_fu_4996_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal zext_ln296_fu_5018_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sh_amt_fu_5048_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sh_amt_1_fu_5072_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln317_fu_5088_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln305_fu_5038_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal zext_ln317_fu_5092_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal lshr_ln317_fu_5096_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal sext_ln311_fu_5078_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln313_fu_5026_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln311cast_fu_5106_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal icmp_ln308_fu_5042_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln312_fu_5054_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln312_fu_5116_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln315_fu_5066_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln312_fu_5122_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln315_fu_5128_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln314_fu_5060_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln315_1_fu_5134_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln324_fu_5102_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln314_fu_5148_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln333_fu_5082_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln314_fu_5154_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln333_fu_5160_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln335_fu_5110_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln315_fu_5140_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal xor_ln308_fu_5174_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln312_fu_5180_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln333_fu_5166_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln312_fu_5186_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Result_s_fu_5000_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln455_fu_5194_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_fu_5258_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_5267_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_5276_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_5285_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_5294_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_5303_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_5312_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_5321_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_5330_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_5339_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_5348_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_5357_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_873_ce : STD_LOGIC;
    signal grp_fu_878_ce : STD_LOGIC;
    signal grp_fu_883_ce : STD_LOGIC;
    signal grp_fu_888_ce : STD_LOGIC;
    signal grp_fu_893_ce : STD_LOGIC;
    signal grp_fu_898_ce : STD_LOGIC;
    signal grp_fu_903_ce : STD_LOGIC;
    signal grp_fu_908_ce : STD_LOGIC;
    signal grp_fu_913_ce : STD_LOGIC;
    signal grp_fu_918_ce : STD_LOGIC;
    signal grp_fu_923_ce : STD_LOGIC;
    signal grp_fu_928_ce : STD_LOGIC;
    signal grp_fu_933_ce : STD_LOGIC;
    signal grp_fu_937_ce : STD_LOGIC;
    signal grp_fu_941_ce : STD_LOGIC;
    signal grp_fu_945_ce : STD_LOGIC;
    signal grp_fu_949_ce : STD_LOGIC;
    signal grp_fu_953_ce : STD_LOGIC;
    signal grp_fu_957_ce : STD_LOGIC;
    signal grp_fu_961_ce : STD_LOGIC;
    signal grp_fu_965_ce : STD_LOGIC;
    signal grp_fu_969_ce : STD_LOGIC;
    signal grp_fu_973_ce : STD_LOGIC;
    signal grp_fu_977_ce : STD_LOGIC;
    signal grp_fu_5258_ce : STD_LOGIC;
    signal grp_fu_5267_ce : STD_LOGIC;
    signal grp_fu_5276_ce : STD_LOGIC;
    signal grp_fu_5285_ce : STD_LOGIC;
    signal grp_fu_5294_ce : STD_LOGIC;
    signal grp_fu_5303_ce : STD_LOGIC;
    signal grp_fu_5312_ce : STD_LOGIC;
    signal grp_fu_5321_ce : STD_LOGIC;
    signal grp_fu_5330_ce : STD_LOGIC;
    signal grp_fu_5339_ce : STD_LOGIC;
    signal grp_fu_5348_ce : STD_LOGIC;
    signal grp_fu_5357_ce : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_idle_pp0_0to8 : STD_LOGIC;
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal regslice_both_FIFO_0_U_apdone_blk : STD_LOGIC;
    signal FIFO_0_TDATA_int_regslice : STD_LOGIC_VECTOR (15 downto 0);
    signal FIFO_0_TVALID_int_regslice : STD_LOGIC;
    signal FIFO_0_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_FIFO_0_U_ack_in : STD_LOGIC;
    signal regslice_both_FIFO_1_U_apdone_blk : STD_LOGIC;
    signal FIFO_1_TDATA_int_regslice : STD_LOGIC_VECTOR (15 downto 0);
    signal FIFO_1_TVALID_int_regslice : STD_LOGIC;
    signal FIFO_1_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_FIFO_1_U_ack_in : STD_LOGIC;
    signal regslice_both_FIFO_2_U_apdone_blk : STD_LOGIC;
    signal FIFO_2_TDATA_int_regslice : STD_LOGIC_VECTOR (15 downto 0);
    signal FIFO_2_TVALID_int_regslice : STD_LOGIC;
    signal FIFO_2_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_FIFO_2_U_ack_in : STD_LOGIC;
    signal regslice_both_FIFO_3_U_apdone_blk : STD_LOGIC;
    signal FIFO_3_TDATA_int_regslice : STD_LOGIC_VECTOR (15 downto 0);
    signal FIFO_3_TVALID_int_regslice : STD_LOGIC;
    signal FIFO_3_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_FIFO_3_U_ack_in : STD_LOGIC;
    signal regslice_both_FIFO_4_U_apdone_blk : STD_LOGIC;
    signal FIFO_4_TDATA_int_regslice : STD_LOGIC_VECTOR (15 downto 0);
    signal FIFO_4_TVALID_int_regslice : STD_LOGIC;
    signal FIFO_4_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_FIFO_4_U_ack_in : STD_LOGIC;
    signal regslice_both_FIFO_5_U_apdone_blk : STD_LOGIC;
    signal FIFO_5_TDATA_int_regslice : STD_LOGIC_VECTOR (15 downto 0);
    signal FIFO_5_TVALID_int_regslice : STD_LOGIC;
    signal FIFO_5_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_FIFO_5_U_ack_in : STD_LOGIC;
    signal regslice_both_FIFO_6_U_apdone_blk : STD_LOGIC;
    signal FIFO_6_TDATA_int_regslice : STD_LOGIC_VECTOR (15 downto 0);
    signal FIFO_6_TVALID_int_regslice : STD_LOGIC;
    signal FIFO_6_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_FIFO_6_U_ack_in : STD_LOGIC;
    signal regslice_both_FIFO_7_U_apdone_blk : STD_LOGIC;
    signal FIFO_7_TDATA_int_regslice : STD_LOGIC_VECTOR (15 downto 0);
    signal FIFO_7_TVALID_int_regslice : STD_LOGIC;
    signal FIFO_7_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_FIFO_7_U_ack_in : STD_LOGIC;
    signal regslice_both_FIFO_8_U_apdone_blk : STD_LOGIC;
    signal FIFO_8_TDATA_int_regslice : STD_LOGIC_VECTOR (15 downto 0);
    signal FIFO_8_TVALID_int_regslice : STD_LOGIC;
    signal FIFO_8_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_FIFO_8_U_ack_in : STD_LOGIC;
    signal regslice_both_FIFO_9_U_apdone_blk : STD_LOGIC;
    signal FIFO_9_TDATA_int_regslice : STD_LOGIC_VECTOR (15 downto 0);
    signal FIFO_9_TVALID_int_regslice : STD_LOGIC;
    signal FIFO_9_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_FIFO_9_U_ack_in : STD_LOGIC;
    signal regslice_both_FIFO_10_U_apdone_blk : STD_LOGIC;
    signal FIFO_10_TDATA_int_regslice : STD_LOGIC_VECTOR (15 downto 0);
    signal FIFO_10_TVALID_int_regslice : STD_LOGIC;
    signal FIFO_10_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_FIFO_10_U_ack_in : STD_LOGIC;
    signal regslice_both_FIFO_11_U_apdone_blk : STD_LOGIC;
    signal FIFO_11_TDATA_int_regslice : STD_LOGIC_VECTOR (15 downto 0);
    signal FIFO_11_TVALID_int_regslice : STD_LOGIC;
    signal FIFO_11_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_FIFO_11_U_ack_in : STD_LOGIC;
    signal amplitude_1_TDATA_int_regslice : STD_LOGIC_VECTOR (23 downto 0);
    signal amplitude_1_TVALID_int_regslice : STD_LOGIC;
    signal amplitude_1_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_amplitude_1_U_vld_out : STD_LOGIC;
    signal amplitude_2_TDATA_int_regslice : STD_LOGIC_VECTOR (23 downto 0);
    signal amplitude_2_TVALID_int_regslice : STD_LOGIC;
    signal amplitude_2_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_amplitude_2_U_vld_out : STD_LOGIC;
    signal amplitude_3_TDATA_int_regslice : STD_LOGIC_VECTOR (23 downto 0);
    signal amplitude_3_TVALID_int_regslice : STD_LOGIC;
    signal amplitude_3_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_amplitude_3_U_vld_out : STD_LOGIC;
    signal amplitude_4_TDATA_int_regslice : STD_LOGIC_VECTOR (23 downto 0);
    signal amplitude_4_TVALID_int_regslice : STD_LOGIC;
    signal amplitude_4_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_amplitude_4_U_vld_out : STD_LOGIC;
    signal amplitude_5_TDATA_int_regslice : STD_LOGIC_VECTOR (23 downto 0);
    signal amplitude_5_TVALID_int_regslice : STD_LOGIC;
    signal amplitude_5_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_amplitude_5_U_vld_out : STD_LOGIC;
    signal amplitude_6_TDATA_int_regslice : STD_LOGIC_VECTOR (23 downto 0);
    signal amplitude_6_TVALID_int_regslice : STD_LOGIC;
    signal amplitude_6_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_amplitude_6_U_vld_out : STD_LOGIC;
    signal amplitude_7_TDATA_int_regslice : STD_LOGIC_VECTOR (23 downto 0);
    signal amplitude_7_TVALID_int_regslice : STD_LOGIC;
    signal amplitude_7_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_amplitude_7_U_vld_out : STD_LOGIC;
    signal amplitude_8_TDATA_int_regslice : STD_LOGIC_VECTOR (23 downto 0);
    signal amplitude_8_TVALID_int_regslice : STD_LOGIC;
    signal amplitude_8_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_amplitude_8_U_vld_out : STD_LOGIC;
    signal amplitude_9_TDATA_int_regslice : STD_LOGIC_VECTOR (23 downto 0);
    signal amplitude_9_TVALID_int_regslice : STD_LOGIC;
    signal amplitude_9_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_amplitude_9_U_vld_out : STD_LOGIC;
    signal amplitude_10_TDATA_int_regslice : STD_LOGIC_VECTOR (23 downto 0);
    signal amplitude_10_TVALID_int_regslice : STD_LOGIC;
    signal amplitude_10_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_amplitude_10_U_vld_out : STD_LOGIC;
    signal amplitude_11_TDATA_int_regslice : STD_LOGIC_VECTOR (23 downto 0);
    signal amplitude_11_TVALID_int_regslice : STD_LOGIC;
    signal amplitude_11_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_amplitude_11_U_vld_out : STD_LOGIC;
    signal onflag_1_TDATA_int_regslice : STD_LOGIC_VECTOR (7 downto 0);
    signal onflag_1_TVALID_int_regslice : STD_LOGIC;
    signal onflag_1_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_onflag_1_U_vld_out : STD_LOGIC;
    signal onflag_2_TDATA_int_regslice : STD_LOGIC_VECTOR (7 downto 0);
    signal onflag_2_TVALID_int_regslice : STD_LOGIC;
    signal onflag_2_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_onflag_2_U_vld_out : STD_LOGIC;
    signal onflag_3_TDATA_int_regslice : STD_LOGIC_VECTOR (7 downto 0);
    signal onflag_3_TVALID_int_regslice : STD_LOGIC;
    signal onflag_3_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_onflag_3_U_vld_out : STD_LOGIC;
    signal onflag_4_TDATA_int_regslice : STD_LOGIC_VECTOR (7 downto 0);
    signal onflag_4_TVALID_int_regslice : STD_LOGIC;
    signal onflag_4_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_onflag_4_U_vld_out : STD_LOGIC;
    signal onflag_5_TDATA_int_regslice : STD_LOGIC_VECTOR (7 downto 0);
    signal onflag_5_TVALID_int_regslice : STD_LOGIC;
    signal onflag_5_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_onflag_5_U_vld_out : STD_LOGIC;
    signal onflag_6_TDATA_int_regslice : STD_LOGIC_VECTOR (7 downto 0);
    signal onflag_6_TVALID_int_regslice : STD_LOGIC;
    signal onflag_6_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_onflag_6_U_vld_out : STD_LOGIC;
    signal onflag_7_TDATA_int_regslice : STD_LOGIC_VECTOR (7 downto 0);
    signal onflag_7_TVALID_int_regslice : STD_LOGIC;
    signal onflag_7_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_onflag_7_U_vld_out : STD_LOGIC;
    signal onflag_8_TDATA_int_regslice : STD_LOGIC_VECTOR (7 downto 0);
    signal onflag_8_TVALID_int_regslice : STD_LOGIC;
    signal onflag_8_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_onflag_8_U_vld_out : STD_LOGIC;
    signal onflag_9_TDATA_int_regslice : STD_LOGIC_VECTOR (7 downto 0);
    signal onflag_9_TVALID_int_regslice : STD_LOGIC;
    signal onflag_9_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_onflag_9_U_vld_out : STD_LOGIC;
    signal onflag_10_TDATA_int_regslice : STD_LOGIC_VECTOR (7 downto 0);
    signal onflag_10_TVALID_int_regslice : STD_LOGIC;
    signal onflag_10_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_onflag_10_U_vld_out : STD_LOGIC;
    signal onflag_11_TDATA_int_regslice : STD_LOGIC_VECTOR (7 downto 0);
    signal onflag_11_TVALID_int_regslice : STD_LOGIC;
    signal onflag_11_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_onflag_11_U_vld_out : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component hitproducerStream_hw_dmul_64ns_64ns_64_2_max_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (63 downto 0);
        din1 : IN STD_LOGIC_VECTOR (63 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component hitproducerStream_hw_sitodp_32s_64_2_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component hitproducerStream_hw_mac_muladd_14s_7s_1s_14_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (13 downto 0);
        din1 : IN STD_LOGIC_VECTOR (6 downto 0);
        din2 : IN STD_LOGIC_VECTOR (0 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (13 downto 0) );
    end component;


    component hitproducerStream_hw_nbins_s_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        address1 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (6 downto 0);
        address2 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce2 : IN STD_LOGIC;
        q2 : OUT STD_LOGIC_VECTOR (6 downto 0);
        address3 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce3 : IN STD_LOGIC;
        q3 : OUT STD_LOGIC_VECTOR (6 downto 0);
        address4 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce4 : IN STD_LOGIC;
        q4 : OUT STD_LOGIC_VECTOR (6 downto 0);
        address5 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce5 : IN STD_LOGIC;
        q5 : OUT STD_LOGIC_VECTOR (6 downto 0);
        address6 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce6 : IN STD_LOGIC;
        q6 : OUT STD_LOGIC_VECTOR (6 downto 0);
        address7 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce7 : IN STD_LOGIC;
        q7 : OUT STD_LOGIC_VECTOR (6 downto 0);
        address8 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce8 : IN STD_LOGIC;
        q8 : OUT STD_LOGIC_VECTOR (6 downto 0);
        address9 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce9 : IN STD_LOGIC;
        q9 : OUT STD_LOGIC_VECTOR (6 downto 0);
        address10 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce10 : IN STD_LOGIC;
        q10 : OUT STD_LOGIC_VECTOR (6 downto 0);
        address11 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce11 : IN STD_LOGIC;
        q11 : OUT STD_LOGIC_VECTOR (6 downto 0) );
    end component;


    component hitproducerStream_hw_sense_s_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        address1 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (13 downto 0);
        address2 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce2 : IN STD_LOGIC;
        q2 : OUT STD_LOGIC_VECTOR (13 downto 0);
        address3 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce3 : IN STD_LOGIC;
        q3 : OUT STD_LOGIC_VECTOR (13 downto 0);
        address4 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce4 : IN STD_LOGIC;
        q4 : OUT STD_LOGIC_VECTOR (13 downto 0);
        address5 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce5 : IN STD_LOGIC;
        q5 : OUT STD_LOGIC_VECTOR (13 downto 0);
        address6 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce6 : IN STD_LOGIC;
        q6 : OUT STD_LOGIC_VECTOR (13 downto 0);
        address7 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce7 : IN STD_LOGIC;
        q7 : OUT STD_LOGIC_VECTOR (13 downto 0);
        address8 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce8 : IN STD_LOGIC;
        q8 : OUT STD_LOGIC_VECTOR (13 downto 0);
        address9 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce9 : IN STD_LOGIC;
        q9 : OUT STD_LOGIC_VECTOR (13 downto 0);
        address10 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce10 : IN STD_LOGIC;
        q10 : OUT STD_LOGIC_VECTOR (13 downto 0);
        address11 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce11 : IN STD_LOGIC;
        q11 : OUT STD_LOGIC_VECTOR (13 downto 0) );
    end component;


    component hitproducerStream_hw_edges_s_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        address1 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (13 downto 0);
        address2 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce2 : IN STD_LOGIC;
        q2 : OUT STD_LOGIC_VECTOR (13 downto 0);
        address3 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce3 : IN STD_LOGIC;
        q3 : OUT STD_LOGIC_VECTOR (13 downto 0);
        address4 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce4 : IN STD_LOGIC;
        q4 : OUT STD_LOGIC_VECTOR (13 downto 0);
        address5 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce5 : IN STD_LOGIC;
        q5 : OUT STD_LOGIC_VECTOR (13 downto 0);
        address6 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce6 : IN STD_LOGIC;
        q6 : OUT STD_LOGIC_VECTOR (13 downto 0);
        address7 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce7 : IN STD_LOGIC;
        q7 : OUT STD_LOGIC_VECTOR (13 downto 0);
        address8 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce8 : IN STD_LOGIC;
        q8 : OUT STD_LOGIC_VECTOR (13 downto 0);
        address9 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce9 : IN STD_LOGIC;
        q9 : OUT STD_LOGIC_VECTOR (13 downto 0);
        address10 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce10 : IN STD_LOGIC;
        q10 : OUT STD_LOGIC_VECTOR (13 downto 0);
        address11 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce11 : IN STD_LOGIC;
        q11 : OUT STD_LOGIC_VECTOR (13 downto 0) );
    end component;


    component hitproducerStream_hw_regslice_both IS
    generic (
        DataWidth : INTEGER );
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        data_in : IN STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        vld_in : IN STD_LOGIC;
        ack_in : OUT STD_LOGIC;
        data_out : OUT STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        vld_out : OUT STD_LOGIC;
        ack_out : IN STD_LOGIC;
        apdone_blk : OUT STD_LOGIC );
    end component;



begin
    nbins_s_U : component hitproducerStream_hw_nbins_s_ROM_AUTO_1R
    generic map (
        DataWidth => 7,
        AddressRange => 5,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => nbins_s_address0,
        ce0 => nbins_s_ce0,
        q0 => nbins_s_q0,
        address1 => nbins_s_address1,
        ce1 => nbins_s_ce1,
        q1 => nbins_s_q1,
        address2 => nbins_s_address2,
        ce2 => nbins_s_ce2,
        q2 => nbins_s_q2,
        address3 => nbins_s_address3,
        ce3 => nbins_s_ce3,
        q3 => nbins_s_q3,
        address4 => nbins_s_address4,
        ce4 => nbins_s_ce4,
        q4 => nbins_s_q4,
        address5 => nbins_s_address5,
        ce5 => nbins_s_ce5,
        q5 => nbins_s_q5,
        address6 => nbins_s_address6,
        ce6 => nbins_s_ce6,
        q6 => nbins_s_q6,
        address7 => nbins_s_address7,
        ce7 => nbins_s_ce7,
        q7 => nbins_s_q7,
        address8 => nbins_s_address8,
        ce8 => nbins_s_ce8,
        q8 => nbins_s_q8,
        address9 => nbins_s_address9,
        ce9 => nbins_s_ce9,
        q9 => nbins_s_q9,
        address10 => nbins_s_address10,
        ce10 => nbins_s_ce10,
        q10 => nbins_s_q10,
        address11 => nbins_s_address11,
        ce11 => nbins_s_ce11,
        q11 => nbins_s_q11);

    sense_s_U : component hitproducerStream_hw_sense_s_ROM_AUTO_1R
    generic map (
        DataWidth => 14,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => sense_s_address0,
        ce0 => sense_s_ce0,
        q0 => sense_s_q0,
        address1 => sense_s_address1,
        ce1 => sense_s_ce1,
        q1 => sense_s_q1,
        address2 => sense_s_address2,
        ce2 => sense_s_ce2,
        q2 => sense_s_q2,
        address3 => sense_s_address3,
        ce3 => sense_s_ce3,
        q3 => sense_s_q3,
        address4 => sense_s_address4,
        ce4 => sense_s_ce4,
        q4 => sense_s_q4,
        address5 => sense_s_address5,
        ce5 => sense_s_ce5,
        q5 => sense_s_q5,
        address6 => sense_s_address6,
        ce6 => sense_s_ce6,
        q6 => sense_s_q6,
        address7 => sense_s_address7,
        ce7 => sense_s_ce7,
        q7 => sense_s_q7,
        address8 => sense_s_address8,
        ce8 => sense_s_ce8,
        q8 => sense_s_q8,
        address9 => sense_s_address9,
        ce9 => sense_s_ce9,
        q9 => sense_s_q9,
        address10 => sense_s_address10,
        ce10 => sense_s_ce10,
        q10 => sense_s_q10,
        address11 => sense_s_address11,
        ce11 => sense_s_ce11,
        q11 => sense_s_q11);

    edges_s_U : component hitproducerStream_hw_edges_s_ROM_AUTO_1R
    generic map (
        DataWidth => 14,
        AddressRange => 17,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => edges_s_address0,
        ce0 => edges_s_ce0,
        q0 => edges_s_q0,
        address1 => edges_s_address1,
        ce1 => edges_s_ce1,
        q1 => edges_s_q1,
        address2 => edges_s_address2,
        ce2 => edges_s_ce2,
        q2 => edges_s_q2,
        address3 => edges_s_address3,
        ce3 => edges_s_ce3,
        q3 => edges_s_q3,
        address4 => edges_s_address4,
        ce4 => edges_s_ce4,
        q4 => edges_s_q4,
        address5 => edges_s_address5,
        ce5 => edges_s_ce5,
        q5 => edges_s_q5,
        address6 => edges_s_address6,
        ce6 => edges_s_ce6,
        q6 => edges_s_q6,
        address7 => edges_s_address7,
        ce7 => edges_s_ce7,
        q7 => edges_s_q7,
        address8 => edges_s_address8,
        ce8 => edges_s_ce8,
        q8 => edges_s_q8,
        address9 => edges_s_address9,
        ce9 => edges_s_ce9,
        q9 => edges_s_q9,
        address10 => edges_s_address10,
        ce10 => edges_s_ce10,
        q10 => edges_s_q10,
        address11 => edges_s_address11,
        ce11 => edges_s_ce11,
        q11 => edges_s_q11);

    dmul_64ns_64ns_64_2_max_dsp_1_U1 : component hitproducerStream_hw_dmul_64ns_64ns_64_2_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_933_p1,
        din1 => ap_const_lv64_3F7999999999999A,
        ce => grp_fu_873_ce,
        dout => grp_fu_873_p2);

    dmul_64ns_64ns_64_2_max_dsp_1_U2 : component hitproducerStream_hw_dmul_64ns_64ns_64_2_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_937_p1,
        din1 => ap_const_lv64_3F7999999999999A,
        ce => grp_fu_878_ce,
        dout => grp_fu_878_p2);

    dmul_64ns_64ns_64_2_max_dsp_1_U3 : component hitproducerStream_hw_dmul_64ns_64ns_64_2_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_941_p1,
        din1 => ap_const_lv64_3F7999999999999A,
        ce => grp_fu_883_ce,
        dout => grp_fu_883_p2);

    dmul_64ns_64ns_64_2_max_dsp_1_U4 : component hitproducerStream_hw_dmul_64ns_64ns_64_2_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_945_p1,
        din1 => ap_const_lv64_3F7999999999999A,
        ce => grp_fu_888_ce,
        dout => grp_fu_888_p2);

    dmul_64ns_64ns_64_2_max_dsp_1_U5 : component hitproducerStream_hw_dmul_64ns_64ns_64_2_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_949_p1,
        din1 => ap_const_lv64_3F7999999999999A,
        ce => grp_fu_893_ce,
        dout => grp_fu_893_p2);

    dmul_64ns_64ns_64_2_max_dsp_1_U6 : component hitproducerStream_hw_dmul_64ns_64ns_64_2_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_953_p1,
        din1 => ap_const_lv64_3F7999999999999A,
        ce => grp_fu_898_ce,
        dout => grp_fu_898_p2);

    dmul_64ns_64ns_64_2_max_dsp_1_U7 : component hitproducerStream_hw_dmul_64ns_64ns_64_2_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_957_p1,
        din1 => ap_const_lv64_3F7999999999999A,
        ce => grp_fu_903_ce,
        dout => grp_fu_903_p2);

    dmul_64ns_64ns_64_2_max_dsp_1_U8 : component hitproducerStream_hw_dmul_64ns_64ns_64_2_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_961_p1,
        din1 => ap_const_lv64_3F7999999999999A,
        ce => grp_fu_908_ce,
        dout => grp_fu_908_p2);

    dmul_64ns_64ns_64_2_max_dsp_1_U9 : component hitproducerStream_hw_dmul_64ns_64ns_64_2_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_965_p1,
        din1 => ap_const_lv64_3F7999999999999A,
        ce => grp_fu_913_ce,
        dout => grp_fu_913_p2);

    dmul_64ns_64ns_64_2_max_dsp_1_U10 : component hitproducerStream_hw_dmul_64ns_64ns_64_2_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_969_p1,
        din1 => ap_const_lv64_3F7999999999999A,
        ce => grp_fu_918_ce,
        dout => grp_fu_918_p2);

    dmul_64ns_64ns_64_2_max_dsp_1_U11 : component hitproducerStream_hw_dmul_64ns_64ns_64_2_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_973_p1,
        din1 => ap_const_lv64_3F7999999999999A,
        ce => grp_fu_923_ce,
        dout => grp_fu_923_p2);

    dmul_64ns_64ns_64_2_max_dsp_1_U12 : component hitproducerStream_hw_dmul_64ns_64ns_64_2_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_977_p1,
        din1 => ap_const_lv64_3F7999999999999A,
        ce => grp_fu_928_ce,
        dout => grp_fu_928_p2);

    sitodp_32s_64_2_no_dsp_1_U13 : component hitproducerStream_hw_sitodp_32s_64_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_933_p0,
        ce => grp_fu_933_ce,
        dout => grp_fu_933_p1);

    sitodp_32s_64_2_no_dsp_1_U14 : component hitproducerStream_hw_sitodp_32s_64_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_937_p0,
        ce => grp_fu_937_ce,
        dout => grp_fu_937_p1);

    sitodp_32s_64_2_no_dsp_1_U15 : component hitproducerStream_hw_sitodp_32s_64_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_941_p0,
        ce => grp_fu_941_ce,
        dout => grp_fu_941_p1);

    sitodp_32s_64_2_no_dsp_1_U16 : component hitproducerStream_hw_sitodp_32s_64_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_945_p0,
        ce => grp_fu_945_ce,
        dout => grp_fu_945_p1);

    sitodp_32s_64_2_no_dsp_1_U17 : component hitproducerStream_hw_sitodp_32s_64_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_949_p0,
        ce => grp_fu_949_ce,
        dout => grp_fu_949_p1);

    sitodp_32s_64_2_no_dsp_1_U18 : component hitproducerStream_hw_sitodp_32s_64_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_953_p0,
        ce => grp_fu_953_ce,
        dout => grp_fu_953_p1);

    sitodp_32s_64_2_no_dsp_1_U19 : component hitproducerStream_hw_sitodp_32s_64_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_957_p0,
        ce => grp_fu_957_ce,
        dout => grp_fu_957_p1);

    sitodp_32s_64_2_no_dsp_1_U20 : component hitproducerStream_hw_sitodp_32s_64_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_961_p0,
        ce => grp_fu_961_ce,
        dout => grp_fu_961_p1);

    sitodp_32s_64_2_no_dsp_1_U21 : component hitproducerStream_hw_sitodp_32s_64_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_965_p0,
        ce => grp_fu_965_ce,
        dout => grp_fu_965_p1);

    sitodp_32s_64_2_no_dsp_1_U22 : component hitproducerStream_hw_sitodp_32s_64_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_969_p0,
        ce => grp_fu_969_ce,
        dout => grp_fu_969_p1);

    sitodp_32s_64_2_no_dsp_1_U23 : component hitproducerStream_hw_sitodp_32s_64_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_973_p0,
        ce => grp_fu_973_ce,
        dout => grp_fu_973_p1);

    sitodp_32s_64_2_no_dsp_1_U24 : component hitproducerStream_hw_sitodp_32s_64_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_977_p0,
        ce => grp_fu_977_ce,
        dout => grp_fu_977_p1);

    mac_muladd_14s_7s_1s_14_4_1_U25 : component hitproducerStream_hw_mac_muladd_14s_7s_1s_14_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 14,
        din1_WIDTH => 7,
        din2_WIDTH => 1,
        dout_WIDTH => 14)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => sense_s_q11,
        din1 => sub_ln186_1_fu_1895_p2,
        din2 => grp_fu_5258_p2,
        ce => grp_fu_5258_ce,
        dout => grp_fu_5258_p3);

    mac_muladd_14s_7s_1s_14_4_1_U26 : component hitproducerStream_hw_mac_muladd_14s_7s_1s_14_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 14,
        din1_WIDTH => 7,
        din2_WIDTH => 1,
        dout_WIDTH => 14)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => sense_s_q10,
        din1 => sub_ln186_2_fu_1918_p2,
        din2 => grp_fu_5267_p2,
        ce => grp_fu_5267_ce,
        dout => grp_fu_5267_p3);

    mac_muladd_14s_7s_1s_14_4_1_U27 : component hitproducerStream_hw_mac_muladd_14s_7s_1s_14_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 14,
        din1_WIDTH => 7,
        din2_WIDTH => 1,
        dout_WIDTH => 14)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => sense_s_q9,
        din1 => sub_ln186_3_fu_1941_p2,
        din2 => grp_fu_5276_p2,
        ce => grp_fu_5276_ce,
        dout => grp_fu_5276_p3);

    mac_muladd_14s_7s_1s_14_4_1_U28 : component hitproducerStream_hw_mac_muladd_14s_7s_1s_14_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 14,
        din1_WIDTH => 7,
        din2_WIDTH => 1,
        dout_WIDTH => 14)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => sense_s_q8,
        din1 => sub_ln186_4_fu_1964_p2,
        din2 => grp_fu_5285_p2,
        ce => grp_fu_5285_ce,
        dout => grp_fu_5285_p3);

    mac_muladd_14s_7s_1s_14_4_1_U29 : component hitproducerStream_hw_mac_muladd_14s_7s_1s_14_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 14,
        din1_WIDTH => 7,
        din2_WIDTH => 1,
        dout_WIDTH => 14)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => sense_s_q7,
        din1 => sub_ln186_5_fu_1987_p2,
        din2 => grp_fu_5294_p2,
        ce => grp_fu_5294_ce,
        dout => grp_fu_5294_p3);

    mac_muladd_14s_7s_1s_14_4_1_U30 : component hitproducerStream_hw_mac_muladd_14s_7s_1s_14_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 14,
        din1_WIDTH => 7,
        din2_WIDTH => 1,
        dout_WIDTH => 14)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => sense_s_q6,
        din1 => sub_ln186_6_fu_2010_p2,
        din2 => grp_fu_5303_p2,
        ce => grp_fu_5303_ce,
        dout => grp_fu_5303_p3);

    mac_muladd_14s_7s_1s_14_4_1_U31 : component hitproducerStream_hw_mac_muladd_14s_7s_1s_14_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 14,
        din1_WIDTH => 7,
        din2_WIDTH => 1,
        dout_WIDTH => 14)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => sense_s_q5,
        din1 => sub_ln186_7_fu_2033_p2,
        din2 => grp_fu_5312_p2,
        ce => grp_fu_5312_ce,
        dout => grp_fu_5312_p3);

    mac_muladd_14s_7s_1s_14_4_1_U32 : component hitproducerStream_hw_mac_muladd_14s_7s_1s_14_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 14,
        din1_WIDTH => 7,
        din2_WIDTH => 1,
        dout_WIDTH => 14)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => sense_s_q4,
        din1 => sub_ln186_8_fu_2056_p2,
        din2 => grp_fu_5321_p2,
        ce => grp_fu_5321_ce,
        dout => grp_fu_5321_p3);

    mac_muladd_14s_7s_1s_14_4_1_U33 : component hitproducerStream_hw_mac_muladd_14s_7s_1s_14_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 14,
        din1_WIDTH => 7,
        din2_WIDTH => 1,
        dout_WIDTH => 14)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => sense_s_q3,
        din1 => sub_ln186_9_fu_2079_p2,
        din2 => grp_fu_5330_p2,
        ce => grp_fu_5330_ce,
        dout => grp_fu_5330_p3);

    mac_muladd_14s_7s_1s_14_4_1_U34 : component hitproducerStream_hw_mac_muladd_14s_7s_1s_14_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 14,
        din1_WIDTH => 7,
        din2_WIDTH => 1,
        dout_WIDTH => 14)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => sense_s_q2,
        din1 => sub_ln186_10_fu_2102_p2,
        din2 => grp_fu_5339_p2,
        ce => grp_fu_5339_ce,
        dout => grp_fu_5339_p3);

    mac_muladd_14s_7s_1s_14_4_1_U35 : component hitproducerStream_hw_mac_muladd_14s_7s_1s_14_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 14,
        din1_WIDTH => 7,
        din2_WIDTH => 1,
        dout_WIDTH => 14)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => sense_s_q1,
        din1 => sub_ln186_11_fu_2125_p2,
        din2 => grp_fu_5348_p2,
        ce => grp_fu_5348_ce,
        dout => grp_fu_5348_p3);

    mac_muladd_14s_7s_1s_14_4_1_U36 : component hitproducerStream_hw_mac_muladd_14s_7s_1s_14_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 14,
        din1_WIDTH => 7,
        din2_WIDTH => 1,
        dout_WIDTH => 14)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => sense_s_q0,
        din1 => sub_ln186_fu_2205_p2,
        din2 => grp_fu_5357_p2,
        ce => grp_fu_5357_ce,
        dout => grp_fu_5357_p3);

    regslice_both_FIFO_0_U : component hitproducerStream_hw_regslice_both
    generic map (
        DataWidth => 16)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => FIFO_0_TDATA,
        vld_in => FIFO_0_TVALID,
        ack_in => regslice_both_FIFO_0_U_ack_in,
        data_out => FIFO_0_TDATA_int_regslice,
        vld_out => FIFO_0_TVALID_int_regslice,
        ack_out => FIFO_0_TREADY_int_regslice,
        apdone_blk => regslice_both_FIFO_0_U_apdone_blk);

    regslice_both_FIFO_1_U : component hitproducerStream_hw_regslice_both
    generic map (
        DataWidth => 16)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => FIFO_1_TDATA,
        vld_in => FIFO_1_TVALID,
        ack_in => regslice_both_FIFO_1_U_ack_in,
        data_out => FIFO_1_TDATA_int_regslice,
        vld_out => FIFO_1_TVALID_int_regslice,
        ack_out => FIFO_1_TREADY_int_regslice,
        apdone_blk => regslice_both_FIFO_1_U_apdone_blk);

    regslice_both_FIFO_2_U : component hitproducerStream_hw_regslice_both
    generic map (
        DataWidth => 16)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => FIFO_2_TDATA,
        vld_in => FIFO_2_TVALID,
        ack_in => regslice_both_FIFO_2_U_ack_in,
        data_out => FIFO_2_TDATA_int_regslice,
        vld_out => FIFO_2_TVALID_int_regslice,
        ack_out => FIFO_2_TREADY_int_regslice,
        apdone_blk => regslice_both_FIFO_2_U_apdone_blk);

    regslice_both_FIFO_3_U : component hitproducerStream_hw_regslice_both
    generic map (
        DataWidth => 16)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => FIFO_3_TDATA,
        vld_in => FIFO_3_TVALID,
        ack_in => regslice_both_FIFO_3_U_ack_in,
        data_out => FIFO_3_TDATA_int_regslice,
        vld_out => FIFO_3_TVALID_int_regslice,
        ack_out => FIFO_3_TREADY_int_regslice,
        apdone_blk => regslice_both_FIFO_3_U_apdone_blk);

    regslice_both_FIFO_4_U : component hitproducerStream_hw_regslice_both
    generic map (
        DataWidth => 16)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => FIFO_4_TDATA,
        vld_in => FIFO_4_TVALID,
        ack_in => regslice_both_FIFO_4_U_ack_in,
        data_out => FIFO_4_TDATA_int_regslice,
        vld_out => FIFO_4_TVALID_int_regslice,
        ack_out => FIFO_4_TREADY_int_regslice,
        apdone_blk => regslice_both_FIFO_4_U_apdone_blk);

    regslice_both_FIFO_5_U : component hitproducerStream_hw_regslice_both
    generic map (
        DataWidth => 16)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => FIFO_5_TDATA,
        vld_in => FIFO_5_TVALID,
        ack_in => regslice_both_FIFO_5_U_ack_in,
        data_out => FIFO_5_TDATA_int_regslice,
        vld_out => FIFO_5_TVALID_int_regslice,
        ack_out => FIFO_5_TREADY_int_regslice,
        apdone_blk => regslice_both_FIFO_5_U_apdone_blk);

    regslice_both_FIFO_6_U : component hitproducerStream_hw_regslice_both
    generic map (
        DataWidth => 16)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => FIFO_6_TDATA,
        vld_in => FIFO_6_TVALID,
        ack_in => regslice_both_FIFO_6_U_ack_in,
        data_out => FIFO_6_TDATA_int_regslice,
        vld_out => FIFO_6_TVALID_int_regslice,
        ack_out => FIFO_6_TREADY_int_regslice,
        apdone_blk => regslice_both_FIFO_6_U_apdone_blk);

    regslice_both_FIFO_7_U : component hitproducerStream_hw_regslice_both
    generic map (
        DataWidth => 16)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => FIFO_7_TDATA,
        vld_in => FIFO_7_TVALID,
        ack_in => regslice_both_FIFO_7_U_ack_in,
        data_out => FIFO_7_TDATA_int_regslice,
        vld_out => FIFO_7_TVALID_int_regslice,
        ack_out => FIFO_7_TREADY_int_regslice,
        apdone_blk => regslice_both_FIFO_7_U_apdone_blk);

    regslice_both_FIFO_8_U : component hitproducerStream_hw_regslice_both
    generic map (
        DataWidth => 16)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => FIFO_8_TDATA,
        vld_in => FIFO_8_TVALID,
        ack_in => regslice_both_FIFO_8_U_ack_in,
        data_out => FIFO_8_TDATA_int_regslice,
        vld_out => FIFO_8_TVALID_int_regslice,
        ack_out => FIFO_8_TREADY_int_regslice,
        apdone_blk => regslice_both_FIFO_8_U_apdone_blk);

    regslice_both_FIFO_9_U : component hitproducerStream_hw_regslice_both
    generic map (
        DataWidth => 16)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => FIFO_9_TDATA,
        vld_in => FIFO_9_TVALID,
        ack_in => regslice_both_FIFO_9_U_ack_in,
        data_out => FIFO_9_TDATA_int_regslice,
        vld_out => FIFO_9_TVALID_int_regslice,
        ack_out => FIFO_9_TREADY_int_regslice,
        apdone_blk => regslice_both_FIFO_9_U_apdone_blk);

    regslice_both_FIFO_10_U : component hitproducerStream_hw_regslice_both
    generic map (
        DataWidth => 16)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => FIFO_10_TDATA,
        vld_in => FIFO_10_TVALID,
        ack_in => regslice_both_FIFO_10_U_ack_in,
        data_out => FIFO_10_TDATA_int_regslice,
        vld_out => FIFO_10_TVALID_int_regslice,
        ack_out => FIFO_10_TREADY_int_regslice,
        apdone_blk => regslice_both_FIFO_10_U_apdone_blk);

    regslice_both_FIFO_11_U : component hitproducerStream_hw_regslice_both
    generic map (
        DataWidth => 16)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => FIFO_11_TDATA,
        vld_in => FIFO_11_TVALID,
        ack_in => regslice_both_FIFO_11_U_ack_in,
        data_out => FIFO_11_TDATA_int_regslice,
        vld_out => FIFO_11_TVALID_int_regslice,
        ack_out => FIFO_11_TREADY_int_regslice,
        apdone_blk => regslice_both_FIFO_11_U_apdone_blk);

    regslice_both_amplitude_1_U : component hitproducerStream_hw_regslice_both
    generic map (
        DataWidth => 24)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => amplitude_1_TDATA_int_regslice,
        vld_in => amplitude_1_TVALID_int_regslice,
        ack_in => amplitude_1_TREADY_int_regslice,
        data_out => amplitude_1_TDATA,
        vld_out => regslice_both_amplitude_1_U_vld_out,
        ack_out => amplitude_1_TREADY,
        apdone_blk => regslice_both_amplitude_1_U_apdone_blk);

    regslice_both_amplitude_2_U : component hitproducerStream_hw_regslice_both
    generic map (
        DataWidth => 24)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => amplitude_2_TDATA_int_regslice,
        vld_in => amplitude_2_TVALID_int_regslice,
        ack_in => amplitude_2_TREADY_int_regslice,
        data_out => amplitude_2_TDATA,
        vld_out => regslice_both_amplitude_2_U_vld_out,
        ack_out => amplitude_2_TREADY,
        apdone_blk => regslice_both_amplitude_2_U_apdone_blk);

    regslice_both_amplitude_3_U : component hitproducerStream_hw_regslice_both
    generic map (
        DataWidth => 24)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => amplitude_3_TDATA_int_regslice,
        vld_in => amplitude_3_TVALID_int_regslice,
        ack_in => amplitude_3_TREADY_int_regslice,
        data_out => amplitude_3_TDATA,
        vld_out => regslice_both_amplitude_3_U_vld_out,
        ack_out => amplitude_3_TREADY,
        apdone_blk => regslice_both_amplitude_3_U_apdone_blk);

    regslice_both_amplitude_4_U : component hitproducerStream_hw_regslice_both
    generic map (
        DataWidth => 24)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => amplitude_4_TDATA_int_regslice,
        vld_in => amplitude_4_TVALID_int_regslice,
        ack_in => amplitude_4_TREADY_int_regslice,
        data_out => amplitude_4_TDATA,
        vld_out => regslice_both_amplitude_4_U_vld_out,
        ack_out => amplitude_4_TREADY,
        apdone_blk => regslice_both_amplitude_4_U_apdone_blk);

    regslice_both_amplitude_5_U : component hitproducerStream_hw_regslice_both
    generic map (
        DataWidth => 24)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => amplitude_5_TDATA_int_regslice,
        vld_in => amplitude_5_TVALID_int_regslice,
        ack_in => amplitude_5_TREADY_int_regslice,
        data_out => amplitude_5_TDATA,
        vld_out => regslice_both_amplitude_5_U_vld_out,
        ack_out => amplitude_5_TREADY,
        apdone_blk => regslice_both_amplitude_5_U_apdone_blk);

    regslice_both_amplitude_6_U : component hitproducerStream_hw_regslice_both
    generic map (
        DataWidth => 24)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => amplitude_6_TDATA_int_regslice,
        vld_in => amplitude_6_TVALID_int_regslice,
        ack_in => amplitude_6_TREADY_int_regslice,
        data_out => amplitude_6_TDATA,
        vld_out => regslice_both_amplitude_6_U_vld_out,
        ack_out => amplitude_6_TREADY,
        apdone_blk => regslice_both_amplitude_6_U_apdone_blk);

    regslice_both_amplitude_7_U : component hitproducerStream_hw_regslice_both
    generic map (
        DataWidth => 24)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => amplitude_7_TDATA_int_regslice,
        vld_in => amplitude_7_TVALID_int_regslice,
        ack_in => amplitude_7_TREADY_int_regslice,
        data_out => amplitude_7_TDATA,
        vld_out => regslice_both_amplitude_7_U_vld_out,
        ack_out => amplitude_7_TREADY,
        apdone_blk => regslice_both_amplitude_7_U_apdone_blk);

    regslice_both_amplitude_8_U : component hitproducerStream_hw_regslice_both
    generic map (
        DataWidth => 24)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => amplitude_8_TDATA_int_regslice,
        vld_in => amplitude_8_TVALID_int_regslice,
        ack_in => amplitude_8_TREADY_int_regslice,
        data_out => amplitude_8_TDATA,
        vld_out => regslice_both_amplitude_8_U_vld_out,
        ack_out => amplitude_8_TREADY,
        apdone_blk => regslice_both_amplitude_8_U_apdone_blk);

    regslice_both_amplitude_9_U : component hitproducerStream_hw_regslice_both
    generic map (
        DataWidth => 24)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => amplitude_9_TDATA_int_regslice,
        vld_in => amplitude_9_TVALID_int_regslice,
        ack_in => amplitude_9_TREADY_int_regslice,
        data_out => amplitude_9_TDATA,
        vld_out => regslice_both_amplitude_9_U_vld_out,
        ack_out => amplitude_9_TREADY,
        apdone_blk => regslice_both_amplitude_9_U_apdone_blk);

    regslice_both_amplitude_10_U : component hitproducerStream_hw_regslice_both
    generic map (
        DataWidth => 24)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => amplitude_10_TDATA_int_regslice,
        vld_in => amplitude_10_TVALID_int_regslice,
        ack_in => amplitude_10_TREADY_int_regslice,
        data_out => amplitude_10_TDATA,
        vld_out => regslice_both_amplitude_10_U_vld_out,
        ack_out => amplitude_10_TREADY,
        apdone_blk => regslice_both_amplitude_10_U_apdone_blk);

    regslice_both_amplitude_11_U : component hitproducerStream_hw_regslice_both
    generic map (
        DataWidth => 24)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => amplitude_11_TDATA_int_regslice,
        vld_in => amplitude_11_TVALID_int_regslice,
        ack_in => amplitude_11_TREADY_int_regslice,
        data_out => amplitude_11_TDATA,
        vld_out => regslice_both_amplitude_11_U_vld_out,
        ack_out => amplitude_11_TREADY,
        apdone_blk => regslice_both_amplitude_11_U_apdone_blk);

    regslice_both_onflag_1_U : component hitproducerStream_hw_regslice_both
    generic map (
        DataWidth => 8)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => onflag_1_TDATA_int_regslice,
        vld_in => onflag_1_TVALID_int_regslice,
        ack_in => onflag_1_TREADY_int_regslice,
        data_out => onflag_1_TDATA,
        vld_out => regslice_both_onflag_1_U_vld_out,
        ack_out => onflag_1_TREADY,
        apdone_blk => regslice_both_onflag_1_U_apdone_blk);

    regslice_both_onflag_2_U : component hitproducerStream_hw_regslice_both
    generic map (
        DataWidth => 8)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => onflag_2_TDATA_int_regslice,
        vld_in => onflag_2_TVALID_int_regslice,
        ack_in => onflag_2_TREADY_int_regslice,
        data_out => onflag_2_TDATA,
        vld_out => regslice_both_onflag_2_U_vld_out,
        ack_out => onflag_2_TREADY,
        apdone_blk => regslice_both_onflag_2_U_apdone_blk);

    regslice_both_onflag_3_U : component hitproducerStream_hw_regslice_both
    generic map (
        DataWidth => 8)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => onflag_3_TDATA_int_regslice,
        vld_in => onflag_3_TVALID_int_regslice,
        ack_in => onflag_3_TREADY_int_regslice,
        data_out => onflag_3_TDATA,
        vld_out => regslice_both_onflag_3_U_vld_out,
        ack_out => onflag_3_TREADY,
        apdone_blk => regslice_both_onflag_3_U_apdone_blk);

    regslice_both_onflag_4_U : component hitproducerStream_hw_regslice_both
    generic map (
        DataWidth => 8)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => onflag_4_TDATA_int_regslice,
        vld_in => onflag_4_TVALID_int_regslice,
        ack_in => onflag_4_TREADY_int_regslice,
        data_out => onflag_4_TDATA,
        vld_out => regslice_both_onflag_4_U_vld_out,
        ack_out => onflag_4_TREADY,
        apdone_blk => regslice_both_onflag_4_U_apdone_blk);

    regslice_both_onflag_5_U : component hitproducerStream_hw_regslice_both
    generic map (
        DataWidth => 8)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => onflag_5_TDATA_int_regslice,
        vld_in => onflag_5_TVALID_int_regslice,
        ack_in => onflag_5_TREADY_int_regslice,
        data_out => onflag_5_TDATA,
        vld_out => regslice_both_onflag_5_U_vld_out,
        ack_out => onflag_5_TREADY,
        apdone_blk => regslice_both_onflag_5_U_apdone_blk);

    regslice_both_onflag_6_U : component hitproducerStream_hw_regslice_both
    generic map (
        DataWidth => 8)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => onflag_6_TDATA_int_regslice,
        vld_in => onflag_6_TVALID_int_regslice,
        ack_in => onflag_6_TREADY_int_regslice,
        data_out => onflag_6_TDATA,
        vld_out => regslice_both_onflag_6_U_vld_out,
        ack_out => onflag_6_TREADY,
        apdone_blk => regslice_both_onflag_6_U_apdone_blk);

    regslice_both_onflag_7_U : component hitproducerStream_hw_regslice_both
    generic map (
        DataWidth => 8)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => onflag_7_TDATA_int_regslice,
        vld_in => onflag_7_TVALID_int_regslice,
        ack_in => onflag_7_TREADY_int_regslice,
        data_out => onflag_7_TDATA,
        vld_out => regslice_both_onflag_7_U_vld_out,
        ack_out => onflag_7_TREADY,
        apdone_blk => regslice_both_onflag_7_U_apdone_blk);

    regslice_both_onflag_8_U : component hitproducerStream_hw_regslice_both
    generic map (
        DataWidth => 8)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => onflag_8_TDATA_int_regslice,
        vld_in => onflag_8_TVALID_int_regslice,
        ack_in => onflag_8_TREADY_int_regslice,
        data_out => onflag_8_TDATA,
        vld_out => regslice_both_onflag_8_U_vld_out,
        ack_out => onflag_8_TREADY,
        apdone_blk => regslice_both_onflag_8_U_apdone_blk);

    regslice_both_onflag_9_U : component hitproducerStream_hw_regslice_both
    generic map (
        DataWidth => 8)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => onflag_9_TDATA_int_regslice,
        vld_in => onflag_9_TVALID_int_regslice,
        ack_in => onflag_9_TREADY_int_regslice,
        data_out => onflag_9_TDATA,
        vld_out => regslice_both_onflag_9_U_vld_out,
        ack_out => onflag_9_TREADY,
        apdone_blk => regslice_both_onflag_9_U_apdone_blk);

    regslice_both_onflag_10_U : component hitproducerStream_hw_regslice_both
    generic map (
        DataWidth => 8)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => onflag_10_TDATA_int_regslice,
        vld_in => onflag_10_TVALID_int_regslice,
        ack_in => onflag_10_TREADY_int_regslice,
        data_out => onflag_10_TDATA,
        vld_out => regslice_both_onflag_10_U_vld_out,
        ack_out => onflag_10_TREADY,
        apdone_blk => regslice_both_onflag_10_U_apdone_blk);

    regslice_both_onflag_11_U : component hitproducerStream_hw_regslice_both
    generic map (
        DataWidth => 8)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => onflag_11_TDATA_int_regslice,
        vld_in => onflag_11_TVALID_int_regslice,
        ack_in => onflag_11_TREADY_int_regslice,
        data_out => onflag_11_TDATA,
        vld_out => regslice_both_onflag_11_U_vld_out,
        ack_out => onflag_11_TREADY,
        apdone_blk => regslice_both_onflag_11_U_apdone_blk);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter8 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter9 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                edges_load_10_reg_5789 <= edges_s_q2;
                edges_load_11_reg_5809 <= edges_s_q1;
                edges_load_1_reg_5609 <= edges_s_q11;
                edges_load_2_reg_5629 <= edges_s_q10;
                edges_load_3_reg_5649 <= edges_s_q9;
                edges_load_4_reg_5669 <= edges_s_q8;
                edges_load_5_reg_5689 <= edges_s_q7;
                edges_load_6_reg_5709 <= edges_s_q6;
                edges_load_7_reg_5729 <= edges_s_q5;
                edges_load_8_reg_5749 <= edges_s_q4;
                edges_load_9_reg_5769 <= edges_s_q3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                edges_load_10_reg_5789_pp0_iter2_reg <= edges_load_10_reg_5789;
                edges_load_10_reg_5789_pp0_iter3_reg <= edges_load_10_reg_5789_pp0_iter2_reg;
                edges_load_11_reg_5809_pp0_iter2_reg <= edges_load_11_reg_5809;
                edges_load_11_reg_5809_pp0_iter3_reg <= edges_load_11_reg_5809_pp0_iter2_reg;
                edges_load_1_reg_5609_pp0_iter2_reg <= edges_load_1_reg_5609;
                edges_load_1_reg_5609_pp0_iter3_reg <= edges_load_1_reg_5609_pp0_iter2_reg;
                edges_load_2_reg_5629_pp0_iter2_reg <= edges_load_2_reg_5629;
                edges_load_2_reg_5629_pp0_iter3_reg <= edges_load_2_reg_5629_pp0_iter2_reg;
                edges_load_3_reg_5649_pp0_iter2_reg <= edges_load_3_reg_5649;
                edges_load_3_reg_5649_pp0_iter3_reg <= edges_load_3_reg_5649_pp0_iter2_reg;
                edges_load_4_reg_5669_pp0_iter2_reg <= edges_load_4_reg_5669;
                edges_load_4_reg_5669_pp0_iter3_reg <= edges_load_4_reg_5669_pp0_iter2_reg;
                edges_load_5_reg_5689_pp0_iter2_reg <= edges_load_5_reg_5689;
                edges_load_5_reg_5689_pp0_iter3_reg <= edges_load_5_reg_5689_pp0_iter2_reg;
                edges_load_6_reg_5709_pp0_iter2_reg <= edges_load_6_reg_5709;
                edges_load_6_reg_5709_pp0_iter3_reg <= edges_load_6_reg_5709_pp0_iter2_reg;
                edges_load_7_reg_5729_pp0_iter2_reg <= edges_load_7_reg_5729;
                edges_load_7_reg_5729_pp0_iter3_reg <= edges_load_7_reg_5729_pp0_iter2_reg;
                edges_load_8_reg_5749_pp0_iter2_reg <= edges_load_8_reg_5749;
                edges_load_8_reg_5749_pp0_iter3_reg <= edges_load_8_reg_5749_pp0_iter2_reg;
                edges_load_9_reg_5769_pp0_iter2_reg <= edges_load_9_reg_5769;
                edges_load_9_reg_5769_pp0_iter3_reg <= edges_load_9_reg_5769_pp0_iter2_reg;
                edges_load_reg_5844_pp0_iter4_reg <= edges_load_reg_5844;
                edges_load_reg_5844_pp0_iter5_reg <= edges_load_reg_5844_pp0_iter4_reg;
                icmp_ln1031_10_reg_6076 <= icmp_ln1031_10_fu_4982_p2;
                icmp_ln1031_10_reg_6076_pp0_iter8_reg <= icmp_ln1031_10_reg_6076;
                icmp_ln1031_11_reg_6080 <= icmp_ln1031_11_fu_4987_p2;
                icmp_ln1031_11_reg_6080_pp0_iter8_reg <= icmp_ln1031_11_reg_6080;
                icmp_ln1031_1_reg_6040 <= icmp_ln1031_1_fu_4937_p2;
                icmp_ln1031_1_reg_6040_pp0_iter8_reg <= icmp_ln1031_1_reg_6040;
                icmp_ln1031_2_reg_6044 <= icmp_ln1031_2_fu_4942_p2;
                icmp_ln1031_2_reg_6044_pp0_iter8_reg <= icmp_ln1031_2_reg_6044;
                icmp_ln1031_3_reg_6048 <= icmp_ln1031_3_fu_4947_p2;
                icmp_ln1031_3_reg_6048_pp0_iter8_reg <= icmp_ln1031_3_reg_6048;
                icmp_ln1031_4_reg_6052 <= icmp_ln1031_4_fu_4952_p2;
                icmp_ln1031_4_reg_6052_pp0_iter8_reg <= icmp_ln1031_4_reg_6052;
                icmp_ln1031_5_reg_6056 <= icmp_ln1031_5_fu_4957_p2;
                icmp_ln1031_5_reg_6056_pp0_iter8_reg <= icmp_ln1031_5_reg_6056;
                icmp_ln1031_6_reg_6060 <= icmp_ln1031_6_fu_4962_p2;
                icmp_ln1031_6_reg_6060_pp0_iter8_reg <= icmp_ln1031_6_reg_6060;
                icmp_ln1031_7_reg_6064 <= icmp_ln1031_7_fu_4967_p2;
                icmp_ln1031_7_reg_6064_pp0_iter8_reg <= icmp_ln1031_7_reg_6064;
                icmp_ln1031_8_reg_6068 <= icmp_ln1031_8_fu_4972_p2;
                icmp_ln1031_8_reg_6068_pp0_iter8_reg <= icmp_ln1031_8_reg_6068;
                icmp_ln1031_9_reg_6072 <= icmp_ln1031_9_fu_4977_p2;
                icmp_ln1031_9_reg_6072_pp0_iter8_reg <= icmp_ln1031_9_reg_6072;
                lshr_ln186_10_reg_5814_pp0_iter2_reg <= lshr_ln186_10_reg_5814;
                lshr_ln186_10_reg_5814_pp0_iter3_reg <= lshr_ln186_10_reg_5814_pp0_iter2_reg;
                lshr_ln186_1_reg_5714_pp0_iter2_reg <= lshr_ln186_1_reg_5714;
                lshr_ln186_1_reg_5714_pp0_iter3_reg <= lshr_ln186_1_reg_5714_pp0_iter2_reg;
                lshr_ln186_2_reg_5614_pp0_iter2_reg <= lshr_ln186_2_reg_5614;
                lshr_ln186_2_reg_5614_pp0_iter3_reg <= lshr_ln186_2_reg_5614_pp0_iter2_reg;
                lshr_ln186_3_reg_5734_pp0_iter2_reg <= lshr_ln186_3_reg_5734;
                lshr_ln186_3_reg_5734_pp0_iter3_reg <= lshr_ln186_3_reg_5734_pp0_iter2_reg;
                lshr_ln186_4_reg_5634_pp0_iter2_reg <= lshr_ln186_4_reg_5634;
                lshr_ln186_4_reg_5634_pp0_iter3_reg <= lshr_ln186_4_reg_5634_pp0_iter2_reg;
                lshr_ln186_5_reg_5754_pp0_iter2_reg <= lshr_ln186_5_reg_5754;
                lshr_ln186_5_reg_5754_pp0_iter3_reg <= lshr_ln186_5_reg_5754_pp0_iter2_reg;
                lshr_ln186_6_reg_5654_pp0_iter2_reg <= lshr_ln186_6_reg_5654;
                lshr_ln186_6_reg_5654_pp0_iter3_reg <= lshr_ln186_6_reg_5654_pp0_iter2_reg;
                lshr_ln186_7_reg_5774_pp0_iter2_reg <= lshr_ln186_7_reg_5774;
                lshr_ln186_7_reg_5774_pp0_iter3_reg <= lshr_ln186_7_reg_5774_pp0_iter2_reg;
                lshr_ln186_8_reg_5674_pp0_iter2_reg <= lshr_ln186_8_reg_5674;
                lshr_ln186_8_reg_5674_pp0_iter3_reg <= lshr_ln186_8_reg_5674_pp0_iter2_reg;
                lshr_ln186_9_reg_5794_pp0_iter2_reg <= lshr_ln186_9_reg_5794;
                lshr_ln186_9_reg_5794_pp0_iter3_reg <= lshr_ln186_9_reg_5794_pp0_iter2_reg;
                lshr_ln186_s_reg_5694_pp0_iter2_reg <= lshr_ln186_s_reg_5694;
                lshr_ln186_s_reg_5694_pp0_iter3_reg <= lshr_ln186_s_reg_5694_pp0_iter2_reg;
                lshr_ln_reg_5849 <= lshr_ln_fu_2215_p1(13 downto 1);
                lshr_ln_reg_5849_pp0_iter4_reg <= lshr_ln_reg_5849;
                lshr_ln_reg_5849_pp0_iter5_reg <= lshr_ln_reg_5849_pp0_iter4_reg;
                ret_V_36_reg_5366_pp0_iter2_reg <= ret_V_36_reg_5366_pp0_iter1_reg;
                select_ln344_10_reg_6023 <= select_ln344_10_fu_4713_p3;
                select_ln344_10_reg_6023_pp0_iter7_reg <= select_ln344_10_reg_6023;
                select_ln344_11_reg_6029 <= select_ln344_11_fu_4929_p3;
                select_ln344_11_reg_6029_pp0_iter7_reg <= select_ln344_11_reg_6029;
                select_ln344_1_reg_5969 <= select_ln344_1_fu_2769_p3;
                select_ln344_1_reg_5969_pp0_iter7_reg <= select_ln344_1_reg_5969;
                select_ln344_2_reg_5975 <= select_ln344_2_fu_2985_p3;
                select_ln344_2_reg_5975_pp0_iter7_reg <= select_ln344_2_reg_5975;
                select_ln344_3_reg_5981 <= select_ln344_3_fu_3201_p3;
                select_ln344_3_reg_5981_pp0_iter7_reg <= select_ln344_3_reg_5981;
                select_ln344_4_reg_5987 <= select_ln344_4_fu_3417_p3;
                select_ln344_4_reg_5987_pp0_iter7_reg <= select_ln344_4_reg_5987;
                select_ln344_5_reg_5993 <= select_ln344_5_fu_3633_p3;
                select_ln344_5_reg_5993_pp0_iter7_reg <= select_ln344_5_reg_5993;
                select_ln344_6_reg_5999 <= select_ln344_6_fu_3849_p3;
                select_ln344_6_reg_5999_pp0_iter7_reg <= select_ln344_6_reg_5999;
                select_ln344_7_reg_6005 <= select_ln344_7_fu_4065_p3;
                select_ln344_7_reg_6005_pp0_iter7_reg <= select_ln344_7_reg_6005;
                select_ln344_8_reg_6011 <= select_ln344_8_fu_4281_p3;
                select_ln344_8_reg_6011_pp0_iter7_reg <= select_ln344_8_reg_6011;
                select_ln344_9_reg_6017 <= select_ln344_9_fu_4497_p3;
                select_ln344_9_reg_6017_pp0_iter7_reg <= select_ln344_9_reg_6017;
                select_ln344_reg_6084 <= select_ln344_fu_5200_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then
                edges_load_reg_5844 <= edges_s_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                lshr_ln186_10_reg_5814 <= lshr_ln186_10_fu_2135_p1(13 downto 1);
                lshr_ln186_1_reg_5714 <= lshr_ln186_1_fu_2020_p1(13 downto 1);
                lshr_ln186_2_reg_5614 <= lshr_ln186_2_fu_1905_p1(13 downto 1);
                lshr_ln186_3_reg_5734 <= lshr_ln186_3_fu_2043_p1(13 downto 1);
                lshr_ln186_4_reg_5634 <= lshr_ln186_4_fu_1928_p1(13 downto 1);
                lshr_ln186_5_reg_5754 <= lshr_ln186_5_fu_2066_p1(13 downto 1);
                lshr_ln186_6_reg_5654 <= lshr_ln186_6_fu_1951_p1(13 downto 1);
                lshr_ln186_7_reg_5774 <= lshr_ln186_7_fu_2089_p1(13 downto 1);
                lshr_ln186_8_reg_5674 <= lshr_ln186_8_fu_1974_p1(13 downto 1);
                lshr_ln186_9_reg_5794 <= lshr_ln186_9_fu_2112_p1(13 downto 1);
                lshr_ln186_s_reg_5694 <= lshr_ln186_s_fu_1997_p1(13 downto 1);
                ret_V_36_reg_5366 <= FIFO_0_TDATA_int_regslice(11 downto 6);
                ret_V_36_reg_5366_pp0_iter1_reg <= ret_V_36_reg_5366;
                ret_V_37_reg_5379 <= FIFO_1_TDATA_int_regslice(11 downto 6);
                ret_V_38_reg_5399 <= FIFO_2_TDATA_int_regslice(11 downto 6);
                ret_V_39_reg_5419 <= FIFO_3_TDATA_int_regslice(11 downto 6);
                ret_V_40_reg_5439 <= FIFO_4_TDATA_int_regslice(11 downto 6);
                ret_V_41_reg_5459 <= FIFO_5_TDATA_int_regslice(11 downto 6);
                ret_V_42_reg_5479 <= FIFO_6_TDATA_int_regslice(11 downto 6);
                ret_V_43_reg_5499 <= FIFO_7_TDATA_int_regslice(11 downto 6);
                ret_V_44_reg_5519 <= FIFO_8_TDATA_int_regslice(11 downto 6);
                ret_V_45_reg_5539 <= FIFO_9_TDATA_int_regslice(11 downto 6);
                ret_V_46_reg_5559 <= FIFO_10_TDATA_int_regslice(11 downto 6);
                ret_V_47_reg_5579 <= FIFO_11_TDATA_int_regslice(11 downto 6);
                trunc_ln2_reg_5374 <= FIFO_0_TDATA_int_regslice(13 downto 12);
                trunc_ln2_reg_5374_pp0_iter1_reg <= trunc_ln2_reg_5374;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage0_subdone, ap_reset_idle_pp0)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;

    FIFO_0_TDATA_blk_n_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, FIFO_0_TVALID_int_regslice)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            FIFO_0_TDATA_blk_n <= FIFO_0_TVALID_int_regslice;
        else 
            FIFO_0_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    FIFO_0_TREADY <= regslice_both_FIFO_0_U_ack_in;

    FIFO_0_TREADY_int_regslice_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            FIFO_0_TREADY_int_regslice <= ap_const_logic_1;
        else 
            FIFO_0_TREADY_int_regslice <= ap_const_logic_0;
        end if; 
    end process;


    FIFO_10_TDATA_blk_n_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, FIFO_10_TVALID_int_regslice)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            FIFO_10_TDATA_blk_n <= FIFO_10_TVALID_int_regslice;
        else 
            FIFO_10_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    FIFO_10_TREADY <= regslice_both_FIFO_10_U_ack_in;

    FIFO_10_TREADY_int_regslice_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            FIFO_10_TREADY_int_regslice <= ap_const_logic_1;
        else 
            FIFO_10_TREADY_int_regslice <= ap_const_logic_0;
        end if; 
    end process;


    FIFO_11_TDATA_blk_n_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, FIFO_11_TVALID_int_regslice)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            FIFO_11_TDATA_blk_n <= FIFO_11_TVALID_int_regslice;
        else 
            FIFO_11_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    FIFO_11_TREADY <= regslice_both_FIFO_11_U_ack_in;

    FIFO_11_TREADY_int_regslice_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            FIFO_11_TREADY_int_regslice <= ap_const_logic_1;
        else 
            FIFO_11_TREADY_int_regslice <= ap_const_logic_0;
        end if; 
    end process;


    FIFO_1_TDATA_blk_n_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, FIFO_1_TVALID_int_regslice)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            FIFO_1_TDATA_blk_n <= FIFO_1_TVALID_int_regslice;
        else 
            FIFO_1_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    FIFO_1_TREADY <= regslice_both_FIFO_1_U_ack_in;

    FIFO_1_TREADY_int_regslice_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            FIFO_1_TREADY_int_regslice <= ap_const_logic_1;
        else 
            FIFO_1_TREADY_int_regslice <= ap_const_logic_0;
        end if; 
    end process;


    FIFO_2_TDATA_blk_n_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, FIFO_2_TVALID_int_regslice)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            FIFO_2_TDATA_blk_n <= FIFO_2_TVALID_int_regslice;
        else 
            FIFO_2_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    FIFO_2_TREADY <= regslice_both_FIFO_2_U_ack_in;

    FIFO_2_TREADY_int_regslice_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            FIFO_2_TREADY_int_regslice <= ap_const_logic_1;
        else 
            FIFO_2_TREADY_int_regslice <= ap_const_logic_0;
        end if; 
    end process;


    FIFO_3_TDATA_blk_n_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, FIFO_3_TVALID_int_regslice)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            FIFO_3_TDATA_blk_n <= FIFO_3_TVALID_int_regslice;
        else 
            FIFO_3_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    FIFO_3_TREADY <= regslice_both_FIFO_3_U_ack_in;

    FIFO_3_TREADY_int_regslice_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            FIFO_3_TREADY_int_regslice <= ap_const_logic_1;
        else 
            FIFO_3_TREADY_int_regslice <= ap_const_logic_0;
        end if; 
    end process;


    FIFO_4_TDATA_blk_n_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, FIFO_4_TVALID_int_regslice)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            FIFO_4_TDATA_blk_n <= FIFO_4_TVALID_int_regslice;
        else 
            FIFO_4_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    FIFO_4_TREADY <= regslice_both_FIFO_4_U_ack_in;

    FIFO_4_TREADY_int_regslice_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            FIFO_4_TREADY_int_regslice <= ap_const_logic_1;
        else 
            FIFO_4_TREADY_int_regslice <= ap_const_logic_0;
        end if; 
    end process;


    FIFO_5_TDATA_blk_n_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, FIFO_5_TVALID_int_regslice)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            FIFO_5_TDATA_blk_n <= FIFO_5_TVALID_int_regslice;
        else 
            FIFO_5_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    FIFO_5_TREADY <= regslice_both_FIFO_5_U_ack_in;

    FIFO_5_TREADY_int_regslice_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            FIFO_5_TREADY_int_regslice <= ap_const_logic_1;
        else 
            FIFO_5_TREADY_int_regslice <= ap_const_logic_0;
        end if; 
    end process;


    FIFO_6_TDATA_blk_n_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, FIFO_6_TVALID_int_regslice)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            FIFO_6_TDATA_blk_n <= FIFO_6_TVALID_int_regslice;
        else 
            FIFO_6_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    FIFO_6_TREADY <= regslice_both_FIFO_6_U_ack_in;

    FIFO_6_TREADY_int_regslice_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            FIFO_6_TREADY_int_regslice <= ap_const_logic_1;
        else 
            FIFO_6_TREADY_int_regslice <= ap_const_logic_0;
        end if; 
    end process;


    FIFO_7_TDATA_blk_n_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, FIFO_7_TVALID_int_regslice)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            FIFO_7_TDATA_blk_n <= FIFO_7_TVALID_int_regslice;
        else 
            FIFO_7_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    FIFO_7_TREADY <= regslice_both_FIFO_7_U_ack_in;

    FIFO_7_TREADY_int_regslice_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            FIFO_7_TREADY_int_regslice <= ap_const_logic_1;
        else 
            FIFO_7_TREADY_int_regslice <= ap_const_logic_0;
        end if; 
    end process;


    FIFO_8_TDATA_blk_n_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, FIFO_8_TVALID_int_regslice)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            FIFO_8_TDATA_blk_n <= FIFO_8_TVALID_int_regslice;
        else 
            FIFO_8_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    FIFO_8_TREADY <= regslice_both_FIFO_8_U_ack_in;

    FIFO_8_TREADY_int_regslice_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            FIFO_8_TREADY_int_regslice <= ap_const_logic_1;
        else 
            FIFO_8_TREADY_int_regslice <= ap_const_logic_0;
        end if; 
    end process;


    FIFO_9_TDATA_blk_n_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, FIFO_9_TVALID_int_regslice)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            FIFO_9_TDATA_blk_n <= FIFO_9_TVALID_int_regslice;
        else 
            FIFO_9_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    FIFO_9_TREADY <= regslice_both_FIFO_9_U_ack_in;

    FIFO_9_TREADY_int_regslice_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            FIFO_9_TREADY_int_regslice <= ap_const_logic_1;
        else 
            FIFO_9_TREADY_int_regslice <= ap_const_logic_0;
        end if; 
    end process;

    add_ln186_12_fu_2312_p2 <= std_logic_vector(unsigned(edges_load_4_reg_5669_pp0_iter3_reg) + unsigned(zext_ln186_4_fu_2309_p1));
    add_ln186_15_fu_2340_p2 <= std_logic_vector(unsigned(edges_load_5_reg_5689_pp0_iter3_reg) + unsigned(zext_ln186_5_fu_2337_p1));
    add_ln186_18_fu_2368_p2 <= std_logic_vector(unsigned(edges_load_6_reg_5709_pp0_iter3_reg) + unsigned(zext_ln186_6_fu_2365_p1));
    add_ln186_21_fu_2396_p2 <= std_logic_vector(unsigned(edges_load_7_reg_5729_pp0_iter3_reg) + unsigned(zext_ln186_7_fu_2393_p1));
    add_ln186_24_fu_2424_p2 <= std_logic_vector(unsigned(edges_load_8_reg_5749_pp0_iter3_reg) + unsigned(zext_ln186_8_fu_2421_p1));
    add_ln186_27_fu_2452_p2 <= std_logic_vector(unsigned(edges_load_9_reg_5769_pp0_iter3_reg) + unsigned(zext_ln186_9_fu_2449_p1));
    add_ln186_30_fu_2480_p2 <= std_logic_vector(unsigned(edges_load_10_reg_5789_pp0_iter3_reg) + unsigned(zext_ln186_10_fu_2477_p1));
    add_ln186_33_fu_2508_p2 <= std_logic_vector(unsigned(edges_load_11_reg_5809_pp0_iter3_reg) + unsigned(zext_ln186_11_fu_2505_p1));
    add_ln186_3_fu_2228_p2 <= std_logic_vector(unsigned(edges_load_1_reg_5609_pp0_iter3_reg) + unsigned(zext_ln186_1_fu_2225_p1));
    add_ln186_6_fu_2256_p2 <= std_logic_vector(unsigned(edges_load_2_reg_5629_pp0_iter3_reg) + unsigned(zext_ln186_2_fu_2253_p1));
    add_ln186_9_fu_2284_p2 <= std_logic_vector(unsigned(edges_load_3_reg_5649_pp0_iter3_reg) + unsigned(zext_ln186_3_fu_2281_p1));
    add_ln186_fu_2536_p2 <= std_logic_vector(unsigned(edges_load_reg_5844_pp0_iter5_reg) + unsigned(zext_ln186_fu_2533_p1));
    add_ln214_10_fu_1365_p2 <= std_logic_vector(unsigned(zext_ln1035_10_fu_1341_p1) + unsigned(zext_ln1035_11_fu_1351_p1));
    add_ln214_12_fu_1446_p2 <= std_logic_vector(unsigned(zext_ln1035_12_fu_1422_p1) + unsigned(zext_ln1035_13_fu_1432_p1));
    add_ln214_14_fu_1527_p2 <= std_logic_vector(unsigned(zext_ln1035_14_fu_1503_p1) + unsigned(zext_ln1035_15_fu_1513_p1));
    add_ln214_16_fu_1608_p2 <= std_logic_vector(unsigned(zext_ln1035_16_fu_1584_p1) + unsigned(zext_ln1035_17_fu_1594_p1));
    add_ln214_18_fu_1689_p2 <= std_logic_vector(unsigned(zext_ln1035_18_fu_1665_p1) + unsigned(zext_ln1035_19_fu_1675_p1));
    add_ln214_20_fu_1770_p2 <= std_logic_vector(unsigned(zext_ln1035_20_fu_1746_p1) + unsigned(zext_ln1035_21_fu_1756_p1));
    add_ln214_22_fu_1851_p2 <= std_logic_vector(unsigned(zext_ln1035_22_fu_1827_p1) + unsigned(zext_ln1035_23_fu_1837_p1));
    add_ln214_2_fu_1041_p2 <= std_logic_vector(unsigned(zext_ln1035_2_fu_1017_p1) + unsigned(zext_ln1035_3_fu_1027_p1));
    add_ln214_4_fu_1122_p2 <= std_logic_vector(unsigned(zext_ln1035_4_fu_1098_p1) + unsigned(zext_ln1035_5_fu_1108_p1));
    add_ln214_6_fu_1203_p2 <= std_logic_vector(unsigned(zext_ln1035_6_fu_1179_p1) + unsigned(zext_ln1035_7_fu_1189_p1));
    add_ln214_8_fu_1284_p2 <= std_logic_vector(unsigned(zext_ln1035_8_fu_1260_p1) + unsigned(zext_ln1035_9_fu_1270_p1));
    add_ln214_fu_2172_p2 <= std_logic_vector(unsigned(zext_ln1035_fu_2150_p1) + unsigned(zext_ln1035_1_fu_2159_p1));
    amplitude_0 <= select_ln344_reg_6084;

    amplitude_0_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            amplitude_0_ap_vld <= ap_const_logic_1;
        else 
            amplitude_0_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    amplitude_10_TDATA_blk_n_assign_proc : process(ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9, ap_block_pp0_stage0, amplitude_10_TREADY_int_regslice)
    begin
        if ((((ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)))) then 
            amplitude_10_TDATA_blk_n <= amplitude_10_TREADY_int_regslice;
        else 
            amplitude_10_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    amplitude_10_TDATA_int_regslice <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln344_10_reg_6023_pp0_iter7_reg),24));
    amplitude_10_TVALID <= regslice_both_amplitude_10_U_vld_out;

    amplitude_10_TVALID_int_regslice_assign_proc : process(ap_enable_reg_pp0_iter8, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            amplitude_10_TVALID_int_regslice <= ap_const_logic_1;
        else 
            amplitude_10_TVALID_int_regslice <= ap_const_logic_0;
        end if; 
    end process;


    amplitude_11_TDATA_blk_n_assign_proc : process(ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9, ap_block_pp0_stage0, amplitude_11_TREADY_int_regslice)
    begin
        if ((((ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)))) then 
            amplitude_11_TDATA_blk_n <= amplitude_11_TREADY_int_regslice;
        else 
            amplitude_11_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    amplitude_11_TDATA_int_regslice <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln344_11_reg_6029_pp0_iter7_reg),24));
    amplitude_11_TVALID <= regslice_both_amplitude_11_U_vld_out;

    amplitude_11_TVALID_int_regslice_assign_proc : process(ap_enable_reg_pp0_iter8, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            amplitude_11_TVALID_int_regslice <= ap_const_logic_1;
        else 
            amplitude_11_TVALID_int_regslice <= ap_const_logic_0;
        end if; 
    end process;


    amplitude_1_TDATA_blk_n_assign_proc : process(ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9, ap_block_pp0_stage0, amplitude_1_TREADY_int_regslice)
    begin
        if ((((ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)))) then 
            amplitude_1_TDATA_blk_n <= amplitude_1_TREADY_int_regslice;
        else 
            amplitude_1_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    amplitude_1_TDATA_int_regslice <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln344_1_reg_5969_pp0_iter7_reg),24));
    amplitude_1_TVALID <= regslice_both_amplitude_1_U_vld_out;

    amplitude_1_TVALID_int_regslice_assign_proc : process(ap_enable_reg_pp0_iter8, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            amplitude_1_TVALID_int_regslice <= ap_const_logic_1;
        else 
            amplitude_1_TVALID_int_regslice <= ap_const_logic_0;
        end if; 
    end process;


    amplitude_2_TDATA_blk_n_assign_proc : process(ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9, ap_block_pp0_stage0, amplitude_2_TREADY_int_regslice)
    begin
        if ((((ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)))) then 
            amplitude_2_TDATA_blk_n <= amplitude_2_TREADY_int_regslice;
        else 
            amplitude_2_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    amplitude_2_TDATA_int_regslice <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln344_2_reg_5975_pp0_iter7_reg),24));
    amplitude_2_TVALID <= regslice_both_amplitude_2_U_vld_out;

    amplitude_2_TVALID_int_regslice_assign_proc : process(ap_enable_reg_pp0_iter8, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            amplitude_2_TVALID_int_regslice <= ap_const_logic_1;
        else 
            amplitude_2_TVALID_int_regslice <= ap_const_logic_0;
        end if; 
    end process;


    amplitude_3_TDATA_blk_n_assign_proc : process(ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9, ap_block_pp0_stage0, amplitude_3_TREADY_int_regslice)
    begin
        if ((((ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)))) then 
            amplitude_3_TDATA_blk_n <= amplitude_3_TREADY_int_regslice;
        else 
            amplitude_3_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    amplitude_3_TDATA_int_regslice <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln344_3_reg_5981_pp0_iter7_reg),24));
    amplitude_3_TVALID <= regslice_both_amplitude_3_U_vld_out;

    amplitude_3_TVALID_int_regslice_assign_proc : process(ap_enable_reg_pp0_iter8, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            amplitude_3_TVALID_int_regslice <= ap_const_logic_1;
        else 
            amplitude_3_TVALID_int_regslice <= ap_const_logic_0;
        end if; 
    end process;


    amplitude_4_TDATA_blk_n_assign_proc : process(ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9, ap_block_pp0_stage0, amplitude_4_TREADY_int_regslice)
    begin
        if ((((ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)))) then 
            amplitude_4_TDATA_blk_n <= amplitude_4_TREADY_int_regslice;
        else 
            amplitude_4_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    amplitude_4_TDATA_int_regslice <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln344_4_reg_5987_pp0_iter7_reg),24));
    amplitude_4_TVALID <= regslice_both_amplitude_4_U_vld_out;

    amplitude_4_TVALID_int_regslice_assign_proc : process(ap_enable_reg_pp0_iter8, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            amplitude_4_TVALID_int_regslice <= ap_const_logic_1;
        else 
            amplitude_4_TVALID_int_regslice <= ap_const_logic_0;
        end if; 
    end process;


    amplitude_5_TDATA_blk_n_assign_proc : process(ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9, ap_block_pp0_stage0, amplitude_5_TREADY_int_regslice)
    begin
        if ((((ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)))) then 
            amplitude_5_TDATA_blk_n <= amplitude_5_TREADY_int_regslice;
        else 
            amplitude_5_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    amplitude_5_TDATA_int_regslice <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln344_5_reg_5993_pp0_iter7_reg),24));
    amplitude_5_TVALID <= regslice_both_amplitude_5_U_vld_out;

    amplitude_5_TVALID_int_regslice_assign_proc : process(ap_enable_reg_pp0_iter8, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            amplitude_5_TVALID_int_regslice <= ap_const_logic_1;
        else 
            amplitude_5_TVALID_int_regslice <= ap_const_logic_0;
        end if; 
    end process;


    amplitude_6_TDATA_blk_n_assign_proc : process(ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9, ap_block_pp0_stage0, amplitude_6_TREADY_int_regslice)
    begin
        if ((((ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)))) then 
            amplitude_6_TDATA_blk_n <= amplitude_6_TREADY_int_regslice;
        else 
            amplitude_6_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    amplitude_6_TDATA_int_regslice <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln344_6_reg_5999_pp0_iter7_reg),24));
    amplitude_6_TVALID <= regslice_both_amplitude_6_U_vld_out;

    amplitude_6_TVALID_int_regslice_assign_proc : process(ap_enable_reg_pp0_iter8, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            amplitude_6_TVALID_int_regslice <= ap_const_logic_1;
        else 
            amplitude_6_TVALID_int_regslice <= ap_const_logic_0;
        end if; 
    end process;


    amplitude_7_TDATA_blk_n_assign_proc : process(ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9, ap_block_pp0_stage0, amplitude_7_TREADY_int_regslice)
    begin
        if ((((ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)))) then 
            amplitude_7_TDATA_blk_n <= amplitude_7_TREADY_int_regslice;
        else 
            amplitude_7_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    amplitude_7_TDATA_int_regslice <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln344_7_reg_6005_pp0_iter7_reg),24));
    amplitude_7_TVALID <= regslice_both_amplitude_7_U_vld_out;

    amplitude_7_TVALID_int_regslice_assign_proc : process(ap_enable_reg_pp0_iter8, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            amplitude_7_TVALID_int_regslice <= ap_const_logic_1;
        else 
            amplitude_7_TVALID_int_regslice <= ap_const_logic_0;
        end if; 
    end process;


    amplitude_8_TDATA_blk_n_assign_proc : process(ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9, ap_block_pp0_stage0, amplitude_8_TREADY_int_regslice)
    begin
        if ((((ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)))) then 
            amplitude_8_TDATA_blk_n <= amplitude_8_TREADY_int_regslice;
        else 
            amplitude_8_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    amplitude_8_TDATA_int_regslice <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln344_8_reg_6011_pp0_iter7_reg),24));
    amplitude_8_TVALID <= regslice_both_amplitude_8_U_vld_out;

    amplitude_8_TVALID_int_regslice_assign_proc : process(ap_enable_reg_pp0_iter8, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            amplitude_8_TVALID_int_regslice <= ap_const_logic_1;
        else 
            amplitude_8_TVALID_int_regslice <= ap_const_logic_0;
        end if; 
    end process;


    amplitude_9_TDATA_blk_n_assign_proc : process(ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9, ap_block_pp0_stage0, amplitude_9_TREADY_int_regslice)
    begin
        if ((((ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)))) then 
            amplitude_9_TDATA_blk_n <= amplitude_9_TREADY_int_regslice;
        else 
            amplitude_9_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    amplitude_9_TDATA_int_regslice <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln344_9_reg_6017_pp0_iter7_reg),24));
    amplitude_9_TVALID <= regslice_both_amplitude_9_U_vld_out;

    amplitude_9_TVALID_int_regslice_assign_proc : process(ap_enable_reg_pp0_iter8, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            amplitude_9_TVALID_int_regslice <= ap_const_logic_1;
        else 
            amplitude_9_TVALID_int_regslice <= ap_const_logic_0;
        end if; 
    end process;

    and_ln312_10_fu_4693_p2 <= (xor_ln308_10_fu_4687_p2 and icmp_ln312_10_fu_4567_p2);
    and_ln312_11_fu_4909_p2 <= (xor_ln308_11_fu_4903_p2 and icmp_ln312_11_fu_4783_p2);
    and_ln312_1_fu_2749_p2 <= (xor_ln308_1_fu_2743_p2 and icmp_ln312_1_fu_2623_p2);
    and_ln312_2_fu_2965_p2 <= (xor_ln308_2_fu_2959_p2 and icmp_ln312_2_fu_2839_p2);
    and_ln312_3_fu_3181_p2 <= (xor_ln308_3_fu_3175_p2 and icmp_ln312_3_fu_3055_p2);
    and_ln312_4_fu_3397_p2 <= (xor_ln308_4_fu_3391_p2 and icmp_ln312_4_fu_3271_p2);
    and_ln312_5_fu_3613_p2 <= (xor_ln308_5_fu_3607_p2 and icmp_ln312_5_fu_3487_p2);
    and_ln312_6_fu_3829_p2 <= (xor_ln308_6_fu_3823_p2 and icmp_ln312_6_fu_3703_p2);
    and_ln312_7_fu_4045_p2 <= (xor_ln308_7_fu_4039_p2 and icmp_ln312_7_fu_3919_p2);
    and_ln312_8_fu_4261_p2 <= (xor_ln308_8_fu_4255_p2 and icmp_ln312_8_fu_4135_p2);
    and_ln312_9_fu_4477_p2 <= (xor_ln308_9_fu_4471_p2 and icmp_ln312_9_fu_4351_p2);
    and_ln312_fu_5180_p2 <= (xor_ln308_fu_5174_p2 and icmp_ln312_fu_5054_p2);
    and_ln315_10_fu_3561_p2 <= (xor_ln312_5_fu_3555_p2 and icmp_ln315_5_fu_3499_p2);
    and_ln315_11_fu_3567_p2 <= (icmp_ln314_5_fu_3493_p2 and and_ln315_10_fu_3561_p2);
    and_ln315_12_fu_3777_p2 <= (xor_ln312_6_fu_3771_p2 and icmp_ln315_6_fu_3715_p2);
    and_ln315_13_fu_3783_p2 <= (icmp_ln314_6_fu_3709_p2 and and_ln315_12_fu_3777_p2);
    and_ln315_14_fu_3993_p2 <= (xor_ln312_7_fu_3987_p2 and icmp_ln315_7_fu_3931_p2);
    and_ln315_15_fu_3999_p2 <= (icmp_ln314_7_fu_3925_p2 and and_ln315_14_fu_3993_p2);
    and_ln315_16_fu_4209_p2 <= (xor_ln312_8_fu_4203_p2 and icmp_ln315_8_fu_4147_p2);
    and_ln315_17_fu_4215_p2 <= (icmp_ln314_8_fu_4141_p2 and and_ln315_16_fu_4209_p2);
    and_ln315_18_fu_4425_p2 <= (xor_ln312_9_fu_4419_p2 and icmp_ln315_9_fu_4363_p2);
    and_ln315_19_fu_4431_p2 <= (icmp_ln314_9_fu_4357_p2 and and_ln315_18_fu_4425_p2);
    and_ln315_1_fu_5134_p2 <= (icmp_ln314_fu_5060_p2 and and_ln315_fu_5128_p2);
    and_ln315_20_fu_4641_p2 <= (xor_ln312_10_fu_4635_p2 and icmp_ln315_10_fu_4579_p2);
    and_ln315_21_fu_4647_p2 <= (icmp_ln314_10_fu_4573_p2 and and_ln315_20_fu_4641_p2);
    and_ln315_22_fu_4857_p2 <= (xor_ln312_11_fu_4851_p2 and icmp_ln315_11_fu_4795_p2);
    and_ln315_23_fu_4863_p2 <= (icmp_ln314_11_fu_4789_p2 and and_ln315_22_fu_4857_p2);
    and_ln315_2_fu_2697_p2 <= (xor_ln312_1_fu_2691_p2 and icmp_ln315_1_fu_2635_p2);
    and_ln315_3_fu_2703_p2 <= (icmp_ln314_1_fu_2629_p2 and and_ln315_2_fu_2697_p2);
    and_ln315_4_fu_2913_p2 <= (xor_ln312_2_fu_2907_p2 and icmp_ln315_2_fu_2851_p2);
    and_ln315_5_fu_2919_p2 <= (icmp_ln314_2_fu_2845_p2 and and_ln315_4_fu_2913_p2);
    and_ln315_6_fu_3129_p2 <= (xor_ln312_3_fu_3123_p2 and icmp_ln315_3_fu_3067_p2);
    and_ln315_7_fu_3135_p2 <= (icmp_ln314_3_fu_3061_p2 and and_ln315_6_fu_3129_p2);
    and_ln315_8_fu_3345_p2 <= (xor_ln312_4_fu_3339_p2 and icmp_ln315_4_fu_3283_p2);
    and_ln315_9_fu_3351_p2 <= (icmp_ln314_4_fu_3277_p2 and and_ln315_8_fu_3345_p2);
    and_ln315_fu_5128_p2 <= (xor_ln312_fu_5122_p2 and icmp_ln315_fu_5066_p2);
    and_ln333_10_fu_4673_p2 <= (xor_ln314_10_fu_4667_p2 and icmp_ln333_10_fu_4595_p2);
    and_ln333_11_fu_4889_p2 <= (xor_ln314_11_fu_4883_p2 and icmp_ln333_11_fu_4811_p2);
    and_ln333_1_fu_2729_p2 <= (xor_ln314_1_fu_2723_p2 and icmp_ln333_1_fu_2651_p2);
    and_ln333_2_fu_2945_p2 <= (xor_ln314_2_fu_2939_p2 and icmp_ln333_2_fu_2867_p2);
    and_ln333_3_fu_3161_p2 <= (xor_ln314_3_fu_3155_p2 and icmp_ln333_3_fu_3083_p2);
    and_ln333_4_fu_3377_p2 <= (xor_ln314_4_fu_3371_p2 and icmp_ln333_4_fu_3299_p2);
    and_ln333_5_fu_3593_p2 <= (xor_ln314_5_fu_3587_p2 and icmp_ln333_5_fu_3515_p2);
    and_ln333_6_fu_3809_p2 <= (xor_ln314_6_fu_3803_p2 and icmp_ln333_6_fu_3731_p2);
    and_ln333_7_fu_4025_p2 <= (xor_ln314_7_fu_4019_p2 and icmp_ln333_7_fu_3947_p2);
    and_ln333_8_fu_4241_p2 <= (xor_ln314_8_fu_4235_p2 and icmp_ln333_8_fu_4163_p2);
    and_ln333_9_fu_4457_p2 <= (xor_ln314_9_fu_4451_p2 and icmp_ln333_9_fu_4379_p2);
    and_ln333_fu_5160_p2 <= (xor_ln314_fu_5154_p2 and icmp_ln333_fu_5082_p2);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(ap_start, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9, icmp_ln1031_1_reg_6040, icmp_ln1031_2_reg_6044, icmp_ln1031_3_reg_6048, icmp_ln1031_4_reg_6052, icmp_ln1031_5_reg_6056, icmp_ln1031_6_reg_6060, icmp_ln1031_7_reg_6064, icmp_ln1031_8_reg_6068, icmp_ln1031_9_reg_6072, icmp_ln1031_10_reg_6076, icmp_ln1031_11_reg_6080, icmp_ln1031_1_reg_6040_pp0_iter8_reg, icmp_ln1031_2_reg_6044_pp0_iter8_reg, icmp_ln1031_3_reg_6048_pp0_iter8_reg, icmp_ln1031_4_reg_6052_pp0_iter8_reg, icmp_ln1031_5_reg_6056_pp0_iter8_reg, icmp_ln1031_6_reg_6060_pp0_iter8_reg, icmp_ln1031_7_reg_6064_pp0_iter8_reg, icmp_ln1031_8_reg_6068_pp0_iter8_reg, icmp_ln1031_9_reg_6072_pp0_iter8_reg, icmp_ln1031_10_reg_6076_pp0_iter8_reg, icmp_ln1031_11_reg_6080_pp0_iter8_reg, regslice_both_amplitude_1_U_apdone_blk, regslice_both_amplitude_2_U_apdone_blk, regslice_both_amplitude_3_U_apdone_blk, regslice_both_amplitude_4_U_apdone_blk, regslice_both_amplitude_5_U_apdone_blk, regslice_both_amplitude_6_U_apdone_blk, regslice_both_amplitude_7_U_apdone_blk, regslice_both_amplitude_8_U_apdone_blk, regslice_both_amplitude_9_U_apdone_blk, regslice_both_amplitude_10_U_apdone_blk, regslice_both_amplitude_11_U_apdone_blk, regslice_both_onflag_1_U_apdone_blk, regslice_both_onflag_2_U_apdone_blk, regslice_both_onflag_3_U_apdone_blk, regslice_both_onflag_4_U_apdone_blk, regslice_both_onflag_5_U_apdone_blk, regslice_both_onflag_6_U_apdone_blk, regslice_both_onflag_7_U_apdone_blk, regslice_both_onflag_8_U_apdone_blk, regslice_both_onflag_9_U_apdone_blk, regslice_both_onflag_10_U_apdone_blk, regslice_both_onflag_11_U_apdone_blk, FIFO_0_TVALID_int_regslice, FIFO_1_TVALID_int_regslice, FIFO_2_TVALID_int_regslice, FIFO_3_TVALID_int_regslice, FIFO_4_TVALID_int_regslice, FIFO_5_TVALID_int_regslice, FIFO_6_TVALID_int_regslice, FIFO_7_TVALID_int_regslice, FIFO_8_TVALID_int_regslice, FIFO_9_TVALID_int_regslice, FIFO_10_TVALID_int_regslice, FIFO_11_TVALID_int_regslice, amplitude_1_TREADY_int_regslice, amplitude_2_TREADY_int_regslice, amplitude_3_TREADY_int_regslice, amplitude_4_TREADY_int_regslice, amplitude_5_TREADY_int_regslice, amplitude_6_TREADY_int_regslice, amplitude_7_TREADY_int_regslice, amplitude_8_TREADY_int_regslice, amplitude_9_TREADY_int_regslice, amplitude_10_TREADY_int_regslice, amplitude_11_TREADY_int_regslice, onflag_1_TREADY_int_regslice, onflag_2_TREADY_int_regslice, onflag_3_TREADY_int_regslice, onflag_4_TREADY_int_regslice, onflag_5_TREADY_int_regslice, onflag_6_TREADY_int_regslice, onflag_7_TREADY_int_regslice, onflag_8_TREADY_int_regslice, onflag_9_TREADY_int_regslice, onflag_10_TREADY_int_regslice, onflag_11_TREADY_int_regslice)
    begin
                ap_block_pp0_stage0_01001 <= (((ap_start = ap_const_logic_1) and ((ap_const_logic_0 = FIFO_11_TVALID_int_regslice) or (ap_const_logic_0 = FIFO_10_TVALID_int_regslice) or (ap_const_logic_0 = FIFO_9_TVALID_int_regslice) or (ap_const_logic_0 = FIFO_8_TVALID_int_regslice) or (ap_const_logic_0 = FIFO_7_TVALID_int_regslice) or (ap_const_logic_0 = FIFO_6_TVALID_int_regslice) or (ap_const_logic_0 = FIFO_5_TVALID_int_regslice) or (ap_const_logic_0 = FIFO_4_TVALID_int_regslice) or (ap_const_logic_0 = FIFO_3_TVALID_int_regslice) or (ap_const_logic_0 = FIFO_2_TVALID_int_regslice) or (ap_const_logic_0 = FIFO_1_TVALID_int_regslice) or (ap_const_logic_0 = FIFO_0_TVALID_int_regslice))) or ((ap_enable_reg_pp0_iter9 = ap_const_logic_1) and ((regslice_both_onflag_11_U_apdone_blk = ap_const_logic_1) or (regslice_both_onflag_10_U_apdone_blk = ap_const_logic_1) or (regslice_both_onflag_9_U_apdone_blk = ap_const_logic_1) or (regslice_both_onflag_8_U_apdone_blk = ap_const_logic_1) or (regslice_both_onflag_7_U_apdone_blk = ap_const_logic_1) or (regslice_both_onflag_6_U_apdone_blk = ap_const_logic_1) or (regslice_both_onflag_5_U_apdone_blk = ap_const_logic_1) or (regslice_both_onflag_4_U_apdone_blk = ap_const_logic_1) or (regslice_both_onflag_3_U_apdone_blk = ap_const_logic_1) or (regslice_both_onflag_2_U_apdone_blk = ap_const_logic_1) or (regslice_both_onflag_1_U_apdone_blk = ap_const_logic_1) or (regslice_both_amplitude_11_U_apdone_blk = ap_const_logic_1) or (regslice_both_amplitude_10_U_apdone_blk = ap_const_logic_1) or (regslice_both_amplitude_9_U_apdone_blk = ap_const_logic_1) or (regslice_both_amplitude_8_U_apdone_blk = ap_const_logic_1) or (regslice_both_amplitude_7_U_apdone_blk = ap_const_logic_1) or (regslice_both_amplitude_6_U_apdone_blk = ap_const_logic_1) or (regslice_both_amplitude_5_U_apdone_blk = ap_const_logic_1) or (regslice_both_amplitude_4_U_apdone_blk = ap_const_logic_1) or (regslice_both_amplitude_3_U_apdone_blk = ap_const_logic_1) or (regslice_both_amplitude_2_U_apdone_blk = ap_const_logic_1) or (regslice_both_amplitude_1_U_apdone_blk = ap_const_logic_1) or (ap_const_logic_0 = amplitude_11_TREADY_int_regslice) or (ap_const_logic_0 = amplitude_10_TREADY_int_regslice) or (ap_const_logic_0 = amplitude_9_TREADY_int_regslice) or (ap_const_logic_0 = amplitude_8_TREADY_int_regslice) or (ap_const_logic_0 = amplitude_7_TREADY_int_regslice) or (ap_const_logic_0 = amplitude_6_TREADY_int_regslice) or (ap_const_logic_0 = amplitude_5_TREADY_int_regslice) or (ap_const_logic_0 = amplitude_4_TREADY_int_regslice) or (ap_const_logic_0 = amplitude_3_TREADY_int_regslice) or (ap_const_logic_0 = amplitude_2_TREADY_int_regslice) or (ap_const_logic_0 = amplitude_1_TREADY_int_regslice) or ((onflag_11_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln1031_11_reg_6080_pp0_iter8_reg = ap_const_lv1_1)) or ((onflag_11_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln1031_11_reg_6080_pp0_iter8_reg = ap_const_lv1_0)) or ((onflag_10_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln1031_10_reg_6076_pp0_iter8_reg = ap_const_lv1_1)) or ((onflag_10_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln1031_10_reg_6076_pp0_iter8_reg = ap_const_lv1_0)) or ((onflag_9_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln1031_9_reg_6072_pp0_iter8_reg = ap_const_lv1_1)) or ((onflag_9_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln1031_9_reg_6072_pp0_iter8_reg = ap_const_lv1_0)) or ((onflag_8_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln1031_8_reg_6068_pp0_iter8_reg = ap_const_lv1_1)) or ((onflag_8_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln1031_8_reg_6068_pp0_iter8_reg = ap_const_lv1_0)) or ((onflag_7_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln1031_7_reg_6064_pp0_iter8_reg = ap_const_lv1_1)) or ((onflag_7_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln1031_7_reg_6064_pp0_iter8_reg = ap_const_lv1_0)) or ((onflag_6_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln1031_6_reg_6060_pp0_iter8_reg = ap_const_lv1_1)) or ((onflag_6_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln1031_6_reg_6060_pp0_iter8_reg = ap_const_lv1_0)) or ((onflag_5_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln1031_5_reg_6056_pp0_iter8_reg = ap_const_lv1_1)) or ((onflag_5_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln1031_5_reg_6056_pp0_iter8_reg = ap_const_lv1_0)) or ((onflag_4_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln1031_4_reg_6052_pp0_iter8_reg = ap_const_lv1_1)) or ((onflag_4_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln1031_4_reg_6052_pp0_iter8_reg = ap_const_lv1_0)) or ((onflag_3_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln1031_3_reg_6048_pp0_iter8_reg = ap_const_lv1_1)) or ((onflag_3_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln1031_3_reg_6048_pp0_iter8_reg = ap_const_lv1_0)) or ((onflag_2_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln1031_2_reg_6044_pp0_iter8_reg = ap_const_lv1_1)) or ((onflag_2_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln1031_2_reg_6044_pp0_iter8_reg = ap_const_lv1_0)) or ((onflag_1_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln1031_1_reg_6040_pp0_iter8_reg = ap_const_lv1_1)) or ((onflag_1_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln1031_1_reg_6040_pp0_iter8_reg = ap_const_lv1_0)))) or ((ap_enable_reg_pp0_iter8 = ap_const_logic_1) and ((ap_const_logic_0 = amplitude_11_TREADY_int_regslice) or (ap_const_logic_0 = amplitude_10_TREADY_int_regslice) or (ap_const_logic_0 = amplitude_9_TREADY_int_regslice) or (ap_const_logic_0 = amplitude_8_TREADY_int_regslice) or (ap_const_logic_0 = amplitude_7_TREADY_int_regslice) or (ap_const_logic_0 = amplitude_6_TREADY_int_regslice) or (ap_const_logic_0 = amplitude_5_TREADY_int_regslice) or (ap_const_logic_0 = amplitude_4_TREADY_int_regslice) or (ap_const_logic_0 = amplitude_3_TREADY_int_regslice) or (ap_const_logic_0 = amplitude_2_TREADY_int_regslice) or (ap_const_logic_0 = amplitude_1_TREADY_int_regslice) or ((onflag_11_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln1031_11_reg_6080 = ap_const_lv1_1)) or ((onflag_11_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln1031_11_reg_6080 = ap_const_lv1_0)) or ((onflag_10_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln1031_10_reg_6076 = ap_const_lv1_1)) or ((onflag_10_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln1031_10_reg_6076 = ap_const_lv1_0)) or ((onflag_9_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln1031_9_reg_6072 = ap_const_lv1_1)) or ((onflag_9_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln1031_9_reg_6072 = ap_const_lv1_0)) or ((onflag_8_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln1031_8_reg_6068 = ap_const_lv1_1)) or ((onflag_8_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln1031_8_reg_6068 = ap_const_lv1_0)) or ((onflag_7_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln1031_7_reg_6064 = ap_const_lv1_1)) or ((onflag_7_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln1031_7_reg_6064 = ap_const_lv1_0)) or ((onflag_6_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln1031_6_reg_6060 = ap_const_lv1_1)) or ((onflag_6_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln1031_6_reg_6060 = ap_const_lv1_0)) or ((onflag_5_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln1031_5_reg_6056 = ap_const_lv1_1)) or ((onflag_5_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln1031_5_reg_6056 = ap_const_lv1_0)) or ((onflag_4_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln1031_4_reg_6052 = ap_const_lv1_1)) or ((onflag_4_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln1031_4_reg_6052 = ap_const_lv1_0)) or ((onflag_3_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln1031_3_reg_6048 = ap_const_lv1_1)) or ((onflag_3_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln1031_3_reg_6048 = ap_const_lv1_0)) or ((onflag_2_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln1031_2_reg_6044 = ap_const_lv1_1)) or ((onflag_2_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln1031_2_reg_6044 = ap_const_lv1_0)) or ((onflag_1_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln1031_1_reg_6040 = ap_const_lv1_1)) or ((onflag_1_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln1031_1_reg_6040 = ap_const_lv1_0)))));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_start, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9, icmp_ln1031_1_reg_6040, icmp_ln1031_2_reg_6044, icmp_ln1031_3_reg_6048, icmp_ln1031_4_reg_6052, icmp_ln1031_5_reg_6056, icmp_ln1031_6_reg_6060, icmp_ln1031_7_reg_6064, icmp_ln1031_8_reg_6068, icmp_ln1031_9_reg_6072, icmp_ln1031_10_reg_6076, icmp_ln1031_11_reg_6080, ap_block_state9_io, icmp_ln1031_1_reg_6040_pp0_iter8_reg, icmp_ln1031_2_reg_6044_pp0_iter8_reg, icmp_ln1031_3_reg_6048_pp0_iter8_reg, icmp_ln1031_4_reg_6052_pp0_iter8_reg, icmp_ln1031_5_reg_6056_pp0_iter8_reg, icmp_ln1031_6_reg_6060_pp0_iter8_reg, icmp_ln1031_7_reg_6064_pp0_iter8_reg, icmp_ln1031_8_reg_6068_pp0_iter8_reg, icmp_ln1031_9_reg_6072_pp0_iter8_reg, icmp_ln1031_10_reg_6076_pp0_iter8_reg, icmp_ln1031_11_reg_6080_pp0_iter8_reg, regslice_both_amplitude_1_U_apdone_blk, regslice_both_amplitude_2_U_apdone_blk, regslice_both_amplitude_3_U_apdone_blk, regslice_both_amplitude_4_U_apdone_blk, regslice_both_amplitude_5_U_apdone_blk, regslice_both_amplitude_6_U_apdone_blk, regslice_both_amplitude_7_U_apdone_blk, regslice_both_amplitude_8_U_apdone_blk, regslice_both_amplitude_9_U_apdone_blk, regslice_both_amplitude_10_U_apdone_blk, regslice_both_amplitude_11_U_apdone_blk, regslice_both_onflag_1_U_apdone_blk, regslice_both_onflag_2_U_apdone_blk, regslice_both_onflag_3_U_apdone_blk, regslice_both_onflag_4_U_apdone_blk, regslice_both_onflag_5_U_apdone_blk, regslice_both_onflag_6_U_apdone_blk, regslice_both_onflag_7_U_apdone_blk, regslice_both_onflag_8_U_apdone_blk, regslice_both_onflag_9_U_apdone_blk, regslice_both_onflag_10_U_apdone_blk, regslice_both_onflag_11_U_apdone_blk, ap_block_state10_io, FIFO_0_TVALID_int_regslice, FIFO_1_TVALID_int_regslice, FIFO_2_TVALID_int_regslice, FIFO_3_TVALID_int_regslice, FIFO_4_TVALID_int_regslice, FIFO_5_TVALID_int_regslice, FIFO_6_TVALID_int_regslice, FIFO_7_TVALID_int_regslice, FIFO_8_TVALID_int_regslice, FIFO_9_TVALID_int_regslice, FIFO_10_TVALID_int_regslice, FIFO_11_TVALID_int_regslice, amplitude_1_TREADY_int_regslice, amplitude_2_TREADY_int_regslice, amplitude_3_TREADY_int_regslice, amplitude_4_TREADY_int_regslice, amplitude_5_TREADY_int_regslice, amplitude_6_TREADY_int_regslice, amplitude_7_TREADY_int_regslice, amplitude_8_TREADY_int_regslice, amplitude_9_TREADY_int_regslice, amplitude_10_TREADY_int_regslice, amplitude_11_TREADY_int_regslice, onflag_1_TREADY_int_regslice, onflag_2_TREADY_int_regslice, onflag_3_TREADY_int_regslice, onflag_4_TREADY_int_regslice, onflag_5_TREADY_int_regslice, onflag_6_TREADY_int_regslice, onflag_7_TREADY_int_regslice, onflag_8_TREADY_int_regslice, onflag_9_TREADY_int_regslice, onflag_10_TREADY_int_regslice, onflag_11_TREADY_int_regslice)
    begin
                ap_block_pp0_stage0_11001 <= (((ap_start = ap_const_logic_1) and ((ap_const_logic_0 = FIFO_11_TVALID_int_regslice) or (ap_const_logic_0 = FIFO_10_TVALID_int_regslice) or (ap_const_logic_0 = FIFO_9_TVALID_int_regslice) or (ap_const_logic_0 = FIFO_8_TVALID_int_regslice) or (ap_const_logic_0 = FIFO_7_TVALID_int_regslice) or (ap_const_logic_0 = FIFO_6_TVALID_int_regslice) or (ap_const_logic_0 = FIFO_5_TVALID_int_regslice) or (ap_const_logic_0 = FIFO_4_TVALID_int_regslice) or (ap_const_logic_0 = FIFO_3_TVALID_int_regslice) or (ap_const_logic_0 = FIFO_2_TVALID_int_regslice) or (ap_const_logic_0 = FIFO_1_TVALID_int_regslice) or (ap_const_logic_0 = FIFO_0_TVALID_int_regslice))) or ((ap_enable_reg_pp0_iter9 = ap_const_logic_1) and ((regslice_both_onflag_11_U_apdone_blk = ap_const_logic_1) or (regslice_both_onflag_10_U_apdone_blk = ap_const_logic_1) or (regslice_both_onflag_9_U_apdone_blk = ap_const_logic_1) or (regslice_both_onflag_8_U_apdone_blk = ap_const_logic_1) or (regslice_both_onflag_7_U_apdone_blk = ap_const_logic_1) or (regslice_both_onflag_6_U_apdone_blk = ap_const_logic_1) or (regslice_both_onflag_5_U_apdone_blk = ap_const_logic_1) or (regslice_both_onflag_4_U_apdone_blk = ap_const_logic_1) or (regslice_both_onflag_3_U_apdone_blk = ap_const_logic_1) or (regslice_both_onflag_2_U_apdone_blk = ap_const_logic_1) or (regslice_both_onflag_1_U_apdone_blk = ap_const_logic_1) or (regslice_both_amplitude_11_U_apdone_blk = ap_const_logic_1) or (regslice_both_amplitude_10_U_apdone_blk = ap_const_logic_1) or (regslice_both_amplitude_9_U_apdone_blk = ap_const_logic_1) or (regslice_both_amplitude_8_U_apdone_blk = ap_const_logic_1) or (regslice_both_amplitude_7_U_apdone_blk = ap_const_logic_1) or (regslice_both_amplitude_6_U_apdone_blk = ap_const_logic_1) or (regslice_both_amplitude_5_U_apdone_blk = ap_const_logic_1) or (regslice_both_amplitude_4_U_apdone_blk = ap_const_logic_1) or (regslice_both_amplitude_3_U_apdone_blk = ap_const_logic_1) or (regslice_both_amplitude_2_U_apdone_blk = ap_const_logic_1) or (regslice_both_amplitude_1_U_apdone_blk = ap_const_logic_1) or (ap_const_logic_0 = amplitude_11_TREADY_int_regslice) or (ap_const_logic_0 = amplitude_10_TREADY_int_regslice) or (ap_const_logic_0 = amplitude_9_TREADY_int_regslice) or (ap_const_logic_0 = amplitude_8_TREADY_int_regslice) or (ap_const_logic_0 = amplitude_7_TREADY_int_regslice) or (ap_const_logic_0 = amplitude_6_TREADY_int_regslice) or (ap_const_logic_0 = amplitude_5_TREADY_int_regslice) or (ap_const_logic_0 = amplitude_4_TREADY_int_regslice) or (ap_const_logic_0 = amplitude_3_TREADY_int_regslice) or (ap_const_logic_0 = amplitude_2_TREADY_int_regslice) or (ap_const_logic_0 = amplitude_1_TREADY_int_regslice) or (ap_const_boolean_1 = ap_block_state10_io) or ((onflag_11_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln1031_11_reg_6080_pp0_iter8_reg = ap_const_lv1_1)) or ((onflag_11_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln1031_11_reg_6080_pp0_iter8_reg = ap_const_lv1_0)) or ((onflag_10_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln1031_10_reg_6076_pp0_iter8_reg = ap_const_lv1_1)) or ((onflag_10_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln1031_10_reg_6076_pp0_iter8_reg = ap_const_lv1_0)) or ((onflag_9_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln1031_9_reg_6072_pp0_iter8_reg = ap_const_lv1_1)) or ((onflag_9_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln1031_9_reg_6072_pp0_iter8_reg = ap_const_lv1_0)) or ((onflag_8_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln1031_8_reg_6068_pp0_iter8_reg = ap_const_lv1_1)) or ((onflag_8_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln1031_8_reg_6068_pp0_iter8_reg = ap_const_lv1_0)) or ((onflag_7_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln1031_7_reg_6064_pp0_iter8_reg = ap_const_lv1_1)) or ((onflag_7_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln1031_7_reg_6064_pp0_iter8_reg = ap_const_lv1_0)) or ((onflag_6_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln1031_6_reg_6060_pp0_iter8_reg = ap_const_lv1_1)) or ((onflag_6_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln1031_6_reg_6060_pp0_iter8_reg = ap_const_lv1_0)) or ((onflag_5_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln1031_5_reg_6056_pp0_iter8_reg = ap_const_lv1_1)) or ((onflag_5_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln1031_5_reg_6056_pp0_iter8_reg = ap_const_lv1_0)) or ((onflag_4_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln1031_4_reg_6052_pp0_iter8_reg = ap_const_lv1_1)) or ((onflag_4_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln1031_4_reg_6052_pp0_iter8_reg = ap_const_lv1_0)) or ((onflag_3_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln1031_3_reg_6048_pp0_iter8_reg = ap_const_lv1_1)) or ((onflag_3_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln1031_3_reg_6048_pp0_iter8_reg = ap_const_lv1_0)) or ((onflag_2_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln1031_2_reg_6044_pp0_iter8_reg = ap_const_lv1_1)) or ((onflag_2_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln1031_2_reg_6044_pp0_iter8_reg = ap_const_lv1_0)) or ((onflag_1_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln1031_1_reg_6040_pp0_iter8_reg = ap_const_lv1_1)) or ((onflag_1_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln1031_1_reg_6040_pp0_iter8_reg = ap_const_lv1_0)))) or ((ap_enable_reg_pp0_iter8 = ap_const_logic_1) and ((ap_const_logic_0 = amplitude_11_TREADY_int_regslice) or (ap_const_logic_0 = amplitude_10_TREADY_int_regslice) or (ap_const_logic_0 = amplitude_9_TREADY_int_regslice) or (ap_const_logic_0 = amplitude_8_TREADY_int_regslice) or (ap_const_logic_0 = amplitude_7_TREADY_int_regslice) or (ap_const_logic_0 = amplitude_6_TREADY_int_regslice) or (ap_const_logic_0 = amplitude_5_TREADY_int_regslice) or (ap_const_logic_0 = amplitude_4_TREADY_int_regslice) or (ap_const_logic_0 = amplitude_3_TREADY_int_regslice) or (ap_const_logic_0 = amplitude_2_TREADY_int_regslice) or (ap_const_logic_0 = amplitude_1_TREADY_int_regslice) or (ap_const_boolean_1 = ap_block_state9_io) or ((onflag_11_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln1031_11_reg_6080 = ap_const_lv1_1)) or ((onflag_11_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln1031_11_reg_6080 = ap_const_lv1_0)) or ((onflag_10_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln1031_10_reg_6076 = ap_const_lv1_1)) or ((onflag_10_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln1031_10_reg_6076 = ap_const_lv1_0)) or ((onflag_9_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln1031_9_reg_6072 = ap_const_lv1_1)) or ((onflag_9_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln1031_9_reg_6072 = ap_const_lv1_0)) or ((onflag_8_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln1031_8_reg_6068 = ap_const_lv1_1)) or ((onflag_8_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln1031_8_reg_6068 = ap_const_lv1_0)) or ((onflag_7_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln1031_7_reg_6064 = ap_const_lv1_1)) or ((onflag_7_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln1031_7_reg_6064 = ap_const_lv1_0)) or ((onflag_6_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln1031_6_reg_6060 = ap_const_lv1_1)) or ((onflag_6_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln1031_6_reg_6060 = ap_const_lv1_0)) or ((onflag_5_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln1031_5_reg_6056 = ap_const_lv1_1)) or ((onflag_5_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln1031_5_reg_6056 = ap_const_lv1_0)) or ((onflag_4_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln1031_4_reg_6052 = ap_const_lv1_1)) or ((onflag_4_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln1031_4_reg_6052 = ap_const_lv1_0)) or ((onflag_3_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln1031_3_reg_6048 = ap_const_lv1_1)) or ((onflag_3_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln1031_3_reg_6048 = ap_const_lv1_0)) or ((onflag_2_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln1031_2_reg_6044 = ap_const_lv1_1)) or ((onflag_2_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln1031_2_reg_6044 = ap_const_lv1_0)) or ((onflag_1_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln1031_1_reg_6040 = ap_const_lv1_1)) or ((onflag_1_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln1031_1_reg_6040 = ap_const_lv1_0)))));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_start, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9, icmp_ln1031_1_reg_6040, icmp_ln1031_2_reg_6044, icmp_ln1031_3_reg_6048, icmp_ln1031_4_reg_6052, icmp_ln1031_5_reg_6056, icmp_ln1031_6_reg_6060, icmp_ln1031_7_reg_6064, icmp_ln1031_8_reg_6068, icmp_ln1031_9_reg_6072, icmp_ln1031_10_reg_6076, icmp_ln1031_11_reg_6080, ap_block_state9_io, icmp_ln1031_1_reg_6040_pp0_iter8_reg, icmp_ln1031_2_reg_6044_pp0_iter8_reg, icmp_ln1031_3_reg_6048_pp0_iter8_reg, icmp_ln1031_4_reg_6052_pp0_iter8_reg, icmp_ln1031_5_reg_6056_pp0_iter8_reg, icmp_ln1031_6_reg_6060_pp0_iter8_reg, icmp_ln1031_7_reg_6064_pp0_iter8_reg, icmp_ln1031_8_reg_6068_pp0_iter8_reg, icmp_ln1031_9_reg_6072_pp0_iter8_reg, icmp_ln1031_10_reg_6076_pp0_iter8_reg, icmp_ln1031_11_reg_6080_pp0_iter8_reg, regslice_both_amplitude_1_U_apdone_blk, regslice_both_amplitude_2_U_apdone_blk, regslice_both_amplitude_3_U_apdone_blk, regslice_both_amplitude_4_U_apdone_blk, regslice_both_amplitude_5_U_apdone_blk, regslice_both_amplitude_6_U_apdone_blk, regslice_both_amplitude_7_U_apdone_blk, regslice_both_amplitude_8_U_apdone_blk, regslice_both_amplitude_9_U_apdone_blk, regslice_both_amplitude_10_U_apdone_blk, regslice_both_amplitude_11_U_apdone_blk, regslice_both_onflag_1_U_apdone_blk, regslice_both_onflag_2_U_apdone_blk, regslice_both_onflag_3_U_apdone_blk, regslice_both_onflag_4_U_apdone_blk, regslice_both_onflag_5_U_apdone_blk, regslice_both_onflag_6_U_apdone_blk, regslice_both_onflag_7_U_apdone_blk, regslice_both_onflag_8_U_apdone_blk, regslice_both_onflag_9_U_apdone_blk, regslice_both_onflag_10_U_apdone_blk, regslice_both_onflag_11_U_apdone_blk, ap_block_state10_io, FIFO_0_TVALID_int_regslice, FIFO_1_TVALID_int_regslice, FIFO_2_TVALID_int_regslice, FIFO_3_TVALID_int_regslice, FIFO_4_TVALID_int_regslice, FIFO_5_TVALID_int_regslice, FIFO_6_TVALID_int_regslice, FIFO_7_TVALID_int_regslice, FIFO_8_TVALID_int_regslice, FIFO_9_TVALID_int_regslice, FIFO_10_TVALID_int_regslice, FIFO_11_TVALID_int_regslice, amplitude_1_TREADY_int_regslice, amplitude_2_TREADY_int_regslice, amplitude_3_TREADY_int_regslice, amplitude_4_TREADY_int_regslice, amplitude_5_TREADY_int_regslice, amplitude_6_TREADY_int_regslice, amplitude_7_TREADY_int_regslice, amplitude_8_TREADY_int_regslice, amplitude_9_TREADY_int_regslice, amplitude_10_TREADY_int_regslice, amplitude_11_TREADY_int_regslice, onflag_1_TREADY_int_regslice, onflag_2_TREADY_int_regslice, onflag_3_TREADY_int_regslice, onflag_4_TREADY_int_regslice, onflag_5_TREADY_int_regslice, onflag_6_TREADY_int_regslice, onflag_7_TREADY_int_regslice, onflag_8_TREADY_int_regslice, onflag_9_TREADY_int_regslice, onflag_10_TREADY_int_regslice, onflag_11_TREADY_int_regslice)
    begin
                ap_block_pp0_stage0_subdone <= (((ap_start = ap_const_logic_1) and ((ap_const_logic_0 = FIFO_11_TVALID_int_regslice) or (ap_const_logic_0 = FIFO_10_TVALID_int_regslice) or (ap_const_logic_0 = FIFO_9_TVALID_int_regslice) or (ap_const_logic_0 = FIFO_8_TVALID_int_regslice) or (ap_const_logic_0 = FIFO_7_TVALID_int_regslice) or (ap_const_logic_0 = FIFO_6_TVALID_int_regslice) or (ap_const_logic_0 = FIFO_5_TVALID_int_regslice) or (ap_const_logic_0 = FIFO_4_TVALID_int_regslice) or (ap_const_logic_0 = FIFO_3_TVALID_int_regslice) or (ap_const_logic_0 = FIFO_2_TVALID_int_regslice) or (ap_const_logic_0 = FIFO_1_TVALID_int_regslice) or (ap_const_logic_0 = FIFO_0_TVALID_int_regslice))) or ((ap_enable_reg_pp0_iter9 = ap_const_logic_1) and ((regslice_both_onflag_11_U_apdone_blk = ap_const_logic_1) or (regslice_both_onflag_10_U_apdone_blk = ap_const_logic_1) or (regslice_both_onflag_9_U_apdone_blk = ap_const_logic_1) or (regslice_both_onflag_8_U_apdone_blk = ap_const_logic_1) or (regslice_both_onflag_7_U_apdone_blk = ap_const_logic_1) or (regslice_both_onflag_6_U_apdone_blk = ap_const_logic_1) or (regslice_both_onflag_5_U_apdone_blk = ap_const_logic_1) or (regslice_both_onflag_4_U_apdone_blk = ap_const_logic_1) or (regslice_both_onflag_3_U_apdone_blk = ap_const_logic_1) or (regslice_both_onflag_2_U_apdone_blk = ap_const_logic_1) or (regslice_both_onflag_1_U_apdone_blk = ap_const_logic_1) or (regslice_both_amplitude_11_U_apdone_blk = ap_const_logic_1) or (regslice_both_amplitude_10_U_apdone_blk = ap_const_logic_1) or (regslice_both_amplitude_9_U_apdone_blk = ap_const_logic_1) or (regslice_both_amplitude_8_U_apdone_blk = ap_const_logic_1) or (regslice_both_amplitude_7_U_apdone_blk = ap_const_logic_1) or (regslice_both_amplitude_6_U_apdone_blk = ap_const_logic_1) or (regslice_both_amplitude_5_U_apdone_blk = ap_const_logic_1) or (regslice_both_amplitude_4_U_apdone_blk = ap_const_logic_1) or (regslice_both_amplitude_3_U_apdone_blk = ap_const_logic_1) or (regslice_both_amplitude_2_U_apdone_blk = ap_const_logic_1) or (regslice_both_amplitude_1_U_apdone_blk = ap_const_logic_1) or (ap_const_logic_0 = amplitude_11_TREADY_int_regslice) or (ap_const_logic_0 = amplitude_10_TREADY_int_regslice) or (ap_const_logic_0 = amplitude_9_TREADY_int_regslice) or (ap_const_logic_0 = amplitude_8_TREADY_int_regslice) or (ap_const_logic_0 = amplitude_7_TREADY_int_regslice) or (ap_const_logic_0 = amplitude_6_TREADY_int_regslice) or (ap_const_logic_0 = amplitude_5_TREADY_int_regslice) or (ap_const_logic_0 = amplitude_4_TREADY_int_regslice) or (ap_const_logic_0 = amplitude_3_TREADY_int_regslice) or (ap_const_logic_0 = amplitude_2_TREADY_int_regslice) or (ap_const_logic_0 = amplitude_1_TREADY_int_regslice) or (ap_const_boolean_1 = ap_block_state10_io) or ((onflag_11_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln1031_11_reg_6080_pp0_iter8_reg = ap_const_lv1_1)) or ((onflag_11_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln1031_11_reg_6080_pp0_iter8_reg = ap_const_lv1_0)) or ((onflag_10_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln1031_10_reg_6076_pp0_iter8_reg = ap_const_lv1_1)) or ((onflag_10_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln1031_10_reg_6076_pp0_iter8_reg = ap_const_lv1_0)) or ((onflag_9_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln1031_9_reg_6072_pp0_iter8_reg = ap_const_lv1_1)) or ((onflag_9_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln1031_9_reg_6072_pp0_iter8_reg = ap_const_lv1_0)) or ((onflag_8_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln1031_8_reg_6068_pp0_iter8_reg = ap_const_lv1_1)) or ((onflag_8_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln1031_8_reg_6068_pp0_iter8_reg = ap_const_lv1_0)) or ((onflag_7_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln1031_7_reg_6064_pp0_iter8_reg = ap_const_lv1_1)) or ((onflag_7_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln1031_7_reg_6064_pp0_iter8_reg = ap_const_lv1_0)) or ((onflag_6_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln1031_6_reg_6060_pp0_iter8_reg = ap_const_lv1_1)) or ((onflag_6_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln1031_6_reg_6060_pp0_iter8_reg = ap_const_lv1_0)) or ((onflag_5_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln1031_5_reg_6056_pp0_iter8_reg = ap_const_lv1_1)) or ((onflag_5_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln1031_5_reg_6056_pp0_iter8_reg = ap_const_lv1_0)) or ((onflag_4_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln1031_4_reg_6052_pp0_iter8_reg = ap_const_lv1_1)) or ((onflag_4_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln1031_4_reg_6052_pp0_iter8_reg = ap_const_lv1_0)) or ((onflag_3_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln1031_3_reg_6048_pp0_iter8_reg = ap_const_lv1_1)) or ((onflag_3_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln1031_3_reg_6048_pp0_iter8_reg = ap_const_lv1_0)) or ((onflag_2_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln1031_2_reg_6044_pp0_iter8_reg = ap_const_lv1_1)) or ((onflag_2_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln1031_2_reg_6044_pp0_iter8_reg = ap_const_lv1_0)) or ((onflag_1_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln1031_1_reg_6040_pp0_iter8_reg = ap_const_lv1_1)) or ((onflag_1_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln1031_1_reg_6040_pp0_iter8_reg = ap_const_lv1_0)))) or ((ap_enable_reg_pp0_iter8 = ap_const_logic_1) and ((ap_const_logic_0 = amplitude_11_TREADY_int_regslice) or (ap_const_logic_0 = amplitude_10_TREADY_int_regslice) or (ap_const_logic_0 = amplitude_9_TREADY_int_regslice) or (ap_const_logic_0 = amplitude_8_TREADY_int_regslice) or (ap_const_logic_0 = amplitude_7_TREADY_int_regslice) or (ap_const_logic_0 = amplitude_6_TREADY_int_regslice) or (ap_const_logic_0 = amplitude_5_TREADY_int_regslice) or (ap_const_logic_0 = amplitude_4_TREADY_int_regslice) or (ap_const_logic_0 = amplitude_3_TREADY_int_regslice) or (ap_const_logic_0 = amplitude_2_TREADY_int_regslice) or (ap_const_logic_0 = amplitude_1_TREADY_int_regslice) or (ap_const_boolean_1 = ap_block_state9_io) or ((onflag_11_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln1031_11_reg_6080 = ap_const_lv1_1)) or ((onflag_11_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln1031_11_reg_6080 = ap_const_lv1_0)) or ((onflag_10_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln1031_10_reg_6076 = ap_const_lv1_1)) or ((onflag_10_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln1031_10_reg_6076 = ap_const_lv1_0)) or ((onflag_9_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln1031_9_reg_6072 = ap_const_lv1_1)) or ((onflag_9_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln1031_9_reg_6072 = ap_const_lv1_0)) or ((onflag_8_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln1031_8_reg_6068 = ap_const_lv1_1)) or ((onflag_8_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln1031_8_reg_6068 = ap_const_lv1_0)) or ((onflag_7_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln1031_7_reg_6064 = ap_const_lv1_1)) or ((onflag_7_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln1031_7_reg_6064 = ap_const_lv1_0)) or ((onflag_6_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln1031_6_reg_6060 = ap_const_lv1_1)) or ((onflag_6_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln1031_6_reg_6060 = ap_const_lv1_0)) or ((onflag_5_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln1031_5_reg_6056 = ap_const_lv1_1)) or ((onflag_5_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln1031_5_reg_6056 = ap_const_lv1_0)) or ((onflag_4_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln1031_4_reg_6052 = ap_const_lv1_1)) or ((onflag_4_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln1031_4_reg_6052 = ap_const_lv1_0)) or ((onflag_3_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln1031_3_reg_6048 = ap_const_lv1_1)) or ((onflag_3_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln1031_3_reg_6048 = ap_const_lv1_0)) or ((onflag_2_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln1031_2_reg_6044 = ap_const_lv1_1)) or ((onflag_2_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln1031_2_reg_6044 = ap_const_lv1_0)) or ((onflag_1_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln1031_1_reg_6040 = ap_const_lv1_1)) or ((onflag_1_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln1031_1_reg_6040 = ap_const_lv1_0)))));
    end process;


    ap_block_state10_io_assign_proc : process(icmp_ln1031_1_reg_6040_pp0_iter8_reg, icmp_ln1031_2_reg_6044_pp0_iter8_reg, icmp_ln1031_3_reg_6048_pp0_iter8_reg, icmp_ln1031_4_reg_6052_pp0_iter8_reg, icmp_ln1031_5_reg_6056_pp0_iter8_reg, icmp_ln1031_6_reg_6060_pp0_iter8_reg, icmp_ln1031_7_reg_6064_pp0_iter8_reg, icmp_ln1031_8_reg_6068_pp0_iter8_reg, icmp_ln1031_9_reg_6072_pp0_iter8_reg, icmp_ln1031_10_reg_6076_pp0_iter8_reg, icmp_ln1031_11_reg_6080_pp0_iter8_reg, amplitude_1_TREADY_int_regslice, amplitude_2_TREADY_int_regslice, amplitude_3_TREADY_int_regslice, amplitude_4_TREADY_int_regslice, amplitude_5_TREADY_int_regslice, amplitude_6_TREADY_int_regslice, amplitude_7_TREADY_int_regslice, amplitude_8_TREADY_int_regslice, amplitude_9_TREADY_int_regslice, amplitude_10_TREADY_int_regslice, amplitude_11_TREADY_int_regslice, onflag_1_TREADY_int_regslice, onflag_2_TREADY_int_regslice, onflag_3_TREADY_int_regslice, onflag_4_TREADY_int_regslice, onflag_5_TREADY_int_regslice, onflag_6_TREADY_int_regslice, onflag_7_TREADY_int_regslice, onflag_8_TREADY_int_regslice, onflag_9_TREADY_int_regslice, onflag_10_TREADY_int_regslice, onflag_11_TREADY_int_regslice)
    begin
                ap_block_state10_io <= ((ap_const_logic_0 = amplitude_11_TREADY_int_regslice) or (ap_const_logic_0 = amplitude_10_TREADY_int_regslice) or (ap_const_logic_0 = amplitude_9_TREADY_int_regslice) or (ap_const_logic_0 = amplitude_8_TREADY_int_regslice) or (ap_const_logic_0 = amplitude_7_TREADY_int_regslice) or (ap_const_logic_0 = amplitude_6_TREADY_int_regslice) or (ap_const_logic_0 = amplitude_5_TREADY_int_regslice) or (ap_const_logic_0 = amplitude_4_TREADY_int_regslice) or (ap_const_logic_0 = amplitude_3_TREADY_int_regslice) or (ap_const_logic_0 = amplitude_2_TREADY_int_regslice) or (ap_const_logic_0 = amplitude_1_TREADY_int_regslice) or ((onflag_11_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln1031_11_reg_6080_pp0_iter8_reg = ap_const_lv1_1)) or ((onflag_11_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln1031_11_reg_6080_pp0_iter8_reg = ap_const_lv1_0)) or ((onflag_10_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln1031_10_reg_6076_pp0_iter8_reg = ap_const_lv1_1)) or ((onflag_10_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln1031_10_reg_6076_pp0_iter8_reg = ap_const_lv1_0)) or ((onflag_9_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln1031_9_reg_6072_pp0_iter8_reg = ap_const_lv1_1)) or ((onflag_9_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln1031_9_reg_6072_pp0_iter8_reg = ap_const_lv1_0)) or ((onflag_8_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln1031_8_reg_6068_pp0_iter8_reg = ap_const_lv1_1)) or ((onflag_8_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln1031_8_reg_6068_pp0_iter8_reg = ap_const_lv1_0)) or ((onflag_7_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln1031_7_reg_6064_pp0_iter8_reg = ap_const_lv1_1)) or ((onflag_7_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln1031_7_reg_6064_pp0_iter8_reg = ap_const_lv1_0)) or ((onflag_6_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln1031_6_reg_6060_pp0_iter8_reg = ap_const_lv1_1)) or ((onflag_6_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln1031_6_reg_6060_pp0_iter8_reg = ap_const_lv1_0)) or ((onflag_5_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln1031_5_reg_6056_pp0_iter8_reg = ap_const_lv1_1)) or ((onflag_5_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln1031_5_reg_6056_pp0_iter8_reg = ap_const_lv1_0)) or ((onflag_4_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln1031_4_reg_6052_pp0_iter8_reg = ap_const_lv1_1)) or ((onflag_4_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln1031_4_reg_6052_pp0_iter8_reg = ap_const_lv1_0)) or ((onflag_3_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln1031_3_reg_6048_pp0_iter8_reg = ap_const_lv1_1)) or ((onflag_3_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln1031_3_reg_6048_pp0_iter8_reg = ap_const_lv1_0)) or ((onflag_2_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln1031_2_reg_6044_pp0_iter8_reg = ap_const_lv1_1)) or ((onflag_2_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln1031_2_reg_6044_pp0_iter8_reg = ap_const_lv1_0)) or ((onflag_1_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln1031_1_reg_6040_pp0_iter8_reg = ap_const_lv1_1)) or ((onflag_1_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln1031_1_reg_6040_pp0_iter8_reg = ap_const_lv1_0)));
    end process;


    ap_block_state10_pp0_stage0_iter9_assign_proc : process(icmp_ln1031_1_reg_6040_pp0_iter8_reg, icmp_ln1031_2_reg_6044_pp0_iter8_reg, icmp_ln1031_3_reg_6048_pp0_iter8_reg, icmp_ln1031_4_reg_6052_pp0_iter8_reg, icmp_ln1031_5_reg_6056_pp0_iter8_reg, icmp_ln1031_6_reg_6060_pp0_iter8_reg, icmp_ln1031_7_reg_6064_pp0_iter8_reg, icmp_ln1031_8_reg_6068_pp0_iter8_reg, icmp_ln1031_9_reg_6072_pp0_iter8_reg, icmp_ln1031_10_reg_6076_pp0_iter8_reg, icmp_ln1031_11_reg_6080_pp0_iter8_reg, regslice_both_amplitude_1_U_apdone_blk, regslice_both_amplitude_2_U_apdone_blk, regslice_both_amplitude_3_U_apdone_blk, regslice_both_amplitude_4_U_apdone_blk, regslice_both_amplitude_5_U_apdone_blk, regslice_both_amplitude_6_U_apdone_blk, regslice_both_amplitude_7_U_apdone_blk, regslice_both_amplitude_8_U_apdone_blk, regslice_both_amplitude_9_U_apdone_blk, regslice_both_amplitude_10_U_apdone_blk, regslice_both_amplitude_11_U_apdone_blk, regslice_both_onflag_1_U_apdone_blk, regslice_both_onflag_2_U_apdone_blk, regslice_both_onflag_3_U_apdone_blk, regslice_both_onflag_4_U_apdone_blk, regslice_both_onflag_5_U_apdone_blk, regslice_both_onflag_6_U_apdone_blk, regslice_both_onflag_7_U_apdone_blk, regslice_both_onflag_8_U_apdone_blk, regslice_both_onflag_9_U_apdone_blk, regslice_both_onflag_10_U_apdone_blk, regslice_both_onflag_11_U_apdone_blk, amplitude_1_TREADY_int_regslice, amplitude_2_TREADY_int_regslice, amplitude_3_TREADY_int_regslice, amplitude_4_TREADY_int_regslice, amplitude_5_TREADY_int_regslice, amplitude_6_TREADY_int_regslice, amplitude_7_TREADY_int_regslice, amplitude_8_TREADY_int_regslice, amplitude_9_TREADY_int_regslice, amplitude_10_TREADY_int_regslice, amplitude_11_TREADY_int_regslice, onflag_1_TREADY_int_regslice, onflag_2_TREADY_int_regslice, onflag_3_TREADY_int_regslice, onflag_4_TREADY_int_regslice, onflag_5_TREADY_int_regslice, onflag_6_TREADY_int_regslice, onflag_7_TREADY_int_regslice, onflag_8_TREADY_int_regslice, onflag_9_TREADY_int_regslice, onflag_10_TREADY_int_regslice, onflag_11_TREADY_int_regslice)
    begin
                ap_block_state10_pp0_stage0_iter9 <= ((regslice_both_onflag_11_U_apdone_blk = ap_const_logic_1) or (regslice_both_onflag_10_U_apdone_blk = ap_const_logic_1) or (regslice_both_onflag_9_U_apdone_blk = ap_const_logic_1) or (regslice_both_onflag_8_U_apdone_blk = ap_const_logic_1) or (regslice_both_onflag_7_U_apdone_blk = ap_const_logic_1) or (regslice_both_onflag_6_U_apdone_blk = ap_const_logic_1) or (regslice_both_onflag_5_U_apdone_blk = ap_const_logic_1) or (regslice_both_onflag_4_U_apdone_blk = ap_const_logic_1) or (regslice_both_onflag_3_U_apdone_blk = ap_const_logic_1) or (regslice_both_onflag_2_U_apdone_blk = ap_const_logic_1) or (regslice_both_onflag_1_U_apdone_blk = ap_const_logic_1) or (regslice_both_amplitude_11_U_apdone_blk = ap_const_logic_1) or (regslice_both_amplitude_10_U_apdone_blk = ap_const_logic_1) or (regslice_both_amplitude_9_U_apdone_blk = ap_const_logic_1) or (regslice_both_amplitude_8_U_apdone_blk = ap_const_logic_1) or (regslice_both_amplitude_7_U_apdone_blk = ap_const_logic_1) or (regslice_both_amplitude_6_U_apdone_blk = ap_const_logic_1) or (regslice_both_amplitude_5_U_apdone_blk = ap_const_logic_1) or (regslice_both_amplitude_4_U_apdone_blk = ap_const_logic_1) or (regslice_both_amplitude_3_U_apdone_blk = ap_const_logic_1) or (regslice_both_amplitude_2_U_apdone_blk = ap_const_logic_1) or (regslice_both_amplitude_1_U_apdone_blk = ap_const_logic_1) or (ap_const_logic_0 = amplitude_11_TREADY_int_regslice) or (ap_const_logic_0 = amplitude_10_TREADY_int_regslice) or (ap_const_logic_0 = amplitude_9_TREADY_int_regslice) or (ap_const_logic_0 = amplitude_8_TREADY_int_regslice) or (ap_const_logic_0 = amplitude_7_TREADY_int_regslice) or (ap_const_logic_0 = amplitude_6_TREADY_int_regslice) or (ap_const_logic_0 = amplitude_5_TREADY_int_regslice) or (ap_const_logic_0 = amplitude_4_TREADY_int_regslice) or (ap_const_logic_0 = amplitude_3_TREADY_int_regslice) or (ap_const_logic_0 = amplitude_2_TREADY_int_regslice) or (ap_const_logic_0 = amplitude_1_TREADY_int_regslice) or ((onflag_11_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln1031_11_reg_6080_pp0_iter8_reg = ap_const_lv1_1)) or ((onflag_11_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln1031_11_reg_6080_pp0_iter8_reg = ap_const_lv1_0)) or ((onflag_10_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln1031_10_reg_6076_pp0_iter8_reg = ap_const_lv1_1)) or ((onflag_10_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln1031_10_reg_6076_pp0_iter8_reg = ap_const_lv1_0)) or ((onflag_9_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln1031_9_reg_6072_pp0_iter8_reg = ap_const_lv1_1)) or ((onflag_9_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln1031_9_reg_6072_pp0_iter8_reg = ap_const_lv1_0)) or ((onflag_8_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln1031_8_reg_6068_pp0_iter8_reg = ap_const_lv1_1)) or ((onflag_8_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln1031_8_reg_6068_pp0_iter8_reg = ap_const_lv1_0)) or ((onflag_7_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln1031_7_reg_6064_pp0_iter8_reg = ap_const_lv1_1)) or ((onflag_7_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln1031_7_reg_6064_pp0_iter8_reg = ap_const_lv1_0)) or ((onflag_6_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln1031_6_reg_6060_pp0_iter8_reg = ap_const_lv1_1)) or ((onflag_6_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln1031_6_reg_6060_pp0_iter8_reg = ap_const_lv1_0)) or ((onflag_5_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln1031_5_reg_6056_pp0_iter8_reg = ap_const_lv1_1)) or ((onflag_5_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln1031_5_reg_6056_pp0_iter8_reg = ap_const_lv1_0)) or ((onflag_4_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln1031_4_reg_6052_pp0_iter8_reg = ap_const_lv1_1)) or ((onflag_4_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln1031_4_reg_6052_pp0_iter8_reg = ap_const_lv1_0)) or ((onflag_3_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln1031_3_reg_6048_pp0_iter8_reg = ap_const_lv1_1)) or ((onflag_3_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln1031_3_reg_6048_pp0_iter8_reg = ap_const_lv1_0)) or ((onflag_2_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln1031_2_reg_6044_pp0_iter8_reg = ap_const_lv1_1)) or ((onflag_2_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln1031_2_reg_6044_pp0_iter8_reg = ap_const_lv1_0)) or ((onflag_1_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln1031_1_reg_6040_pp0_iter8_reg = ap_const_lv1_1)) or ((onflag_1_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln1031_1_reg_6040_pp0_iter8_reg = ap_const_lv1_0)));
    end process;


    ap_block_state1_pp0_stage0_iter0_assign_proc : process(FIFO_0_TVALID_int_regslice, FIFO_1_TVALID_int_regslice, FIFO_2_TVALID_int_regslice, FIFO_3_TVALID_int_regslice, FIFO_4_TVALID_int_regslice, FIFO_5_TVALID_int_regslice, FIFO_6_TVALID_int_regslice, FIFO_7_TVALID_int_regslice, FIFO_8_TVALID_int_regslice, FIFO_9_TVALID_int_regslice, FIFO_10_TVALID_int_regslice, FIFO_11_TVALID_int_regslice)
    begin
                ap_block_state1_pp0_stage0_iter0 <= ((ap_const_logic_0 = FIFO_11_TVALID_int_regslice) or (ap_const_logic_0 = FIFO_10_TVALID_int_regslice) or (ap_const_logic_0 = FIFO_9_TVALID_int_regslice) or (ap_const_logic_0 = FIFO_8_TVALID_int_regslice) or (ap_const_logic_0 = FIFO_7_TVALID_int_regslice) or (ap_const_logic_0 = FIFO_6_TVALID_int_regslice) or (ap_const_logic_0 = FIFO_5_TVALID_int_regslice) or (ap_const_logic_0 = FIFO_4_TVALID_int_regslice) or (ap_const_logic_0 = FIFO_3_TVALID_int_regslice) or (ap_const_logic_0 = FIFO_2_TVALID_int_regslice) or (ap_const_logic_0 = FIFO_1_TVALID_int_regslice) or (ap_const_logic_0 = FIFO_0_TVALID_int_regslice));
    end process;

        ap_block_state2_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state9_io_assign_proc : process(icmp_ln1031_1_reg_6040, icmp_ln1031_2_reg_6044, icmp_ln1031_3_reg_6048, icmp_ln1031_4_reg_6052, icmp_ln1031_5_reg_6056, icmp_ln1031_6_reg_6060, icmp_ln1031_7_reg_6064, icmp_ln1031_8_reg_6068, icmp_ln1031_9_reg_6072, icmp_ln1031_10_reg_6076, icmp_ln1031_11_reg_6080, amplitude_1_TREADY_int_regslice, amplitude_2_TREADY_int_regslice, amplitude_3_TREADY_int_regslice, amplitude_4_TREADY_int_regslice, amplitude_5_TREADY_int_regslice, amplitude_6_TREADY_int_regslice, amplitude_7_TREADY_int_regslice, amplitude_8_TREADY_int_regslice, amplitude_9_TREADY_int_regslice, amplitude_10_TREADY_int_regslice, amplitude_11_TREADY_int_regslice, onflag_1_TREADY_int_regslice, onflag_2_TREADY_int_regslice, onflag_3_TREADY_int_regslice, onflag_4_TREADY_int_regslice, onflag_5_TREADY_int_regslice, onflag_6_TREADY_int_regslice, onflag_7_TREADY_int_regslice, onflag_8_TREADY_int_regslice, onflag_9_TREADY_int_regslice, onflag_10_TREADY_int_regslice, onflag_11_TREADY_int_regslice)
    begin
                ap_block_state9_io <= ((ap_const_logic_0 = amplitude_11_TREADY_int_regslice) or (ap_const_logic_0 = amplitude_10_TREADY_int_regslice) or (ap_const_logic_0 = amplitude_9_TREADY_int_regslice) or (ap_const_logic_0 = amplitude_8_TREADY_int_regslice) or (ap_const_logic_0 = amplitude_7_TREADY_int_regslice) or (ap_const_logic_0 = amplitude_6_TREADY_int_regslice) or (ap_const_logic_0 = amplitude_5_TREADY_int_regslice) or (ap_const_logic_0 = amplitude_4_TREADY_int_regslice) or (ap_const_logic_0 = amplitude_3_TREADY_int_regslice) or (ap_const_logic_0 = amplitude_2_TREADY_int_regslice) or (ap_const_logic_0 = amplitude_1_TREADY_int_regslice) or ((onflag_11_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln1031_11_reg_6080 = ap_const_lv1_1)) or ((onflag_11_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln1031_11_reg_6080 = ap_const_lv1_0)) or ((onflag_10_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln1031_10_reg_6076 = ap_const_lv1_1)) or ((onflag_10_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln1031_10_reg_6076 = ap_const_lv1_0)) or ((onflag_9_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln1031_9_reg_6072 = ap_const_lv1_1)) or ((onflag_9_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln1031_9_reg_6072 = ap_const_lv1_0)) or ((onflag_8_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln1031_8_reg_6068 = ap_const_lv1_1)) or ((onflag_8_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln1031_8_reg_6068 = ap_const_lv1_0)) or ((onflag_7_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln1031_7_reg_6064 = ap_const_lv1_1)) or ((onflag_7_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln1031_7_reg_6064 = ap_const_lv1_0)) or ((onflag_6_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln1031_6_reg_6060 = ap_const_lv1_1)) or ((onflag_6_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln1031_6_reg_6060 = ap_const_lv1_0)) or ((onflag_5_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln1031_5_reg_6056 = ap_const_lv1_1)) or ((onflag_5_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln1031_5_reg_6056 = ap_const_lv1_0)) or ((onflag_4_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln1031_4_reg_6052 = ap_const_lv1_1)) or ((onflag_4_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln1031_4_reg_6052 = ap_const_lv1_0)) or ((onflag_3_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln1031_3_reg_6048 = ap_const_lv1_1)) or ((onflag_3_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln1031_3_reg_6048 = ap_const_lv1_0)) or ((onflag_2_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln1031_2_reg_6044 = ap_const_lv1_1)) or ((onflag_2_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln1031_2_reg_6044 = ap_const_lv1_0)) or ((onflag_1_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln1031_1_reg_6040 = ap_const_lv1_1)) or ((onflag_1_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln1031_1_reg_6040 = ap_const_lv1_0)));
    end process;


    ap_block_state9_pp0_stage0_iter8_assign_proc : process(icmp_ln1031_1_reg_6040, icmp_ln1031_2_reg_6044, icmp_ln1031_3_reg_6048, icmp_ln1031_4_reg_6052, icmp_ln1031_5_reg_6056, icmp_ln1031_6_reg_6060, icmp_ln1031_7_reg_6064, icmp_ln1031_8_reg_6068, icmp_ln1031_9_reg_6072, icmp_ln1031_10_reg_6076, icmp_ln1031_11_reg_6080, amplitude_1_TREADY_int_regslice, amplitude_2_TREADY_int_regslice, amplitude_3_TREADY_int_regslice, amplitude_4_TREADY_int_regslice, amplitude_5_TREADY_int_regslice, amplitude_6_TREADY_int_regslice, amplitude_7_TREADY_int_regslice, amplitude_8_TREADY_int_regslice, amplitude_9_TREADY_int_regslice, amplitude_10_TREADY_int_regslice, amplitude_11_TREADY_int_regslice, onflag_1_TREADY_int_regslice, onflag_2_TREADY_int_regslice, onflag_3_TREADY_int_regslice, onflag_4_TREADY_int_regslice, onflag_5_TREADY_int_regslice, onflag_6_TREADY_int_regslice, onflag_7_TREADY_int_regslice, onflag_8_TREADY_int_regslice, onflag_9_TREADY_int_regslice, onflag_10_TREADY_int_regslice, onflag_11_TREADY_int_regslice)
    begin
                ap_block_state9_pp0_stage0_iter8 <= ((ap_const_logic_0 = amplitude_11_TREADY_int_regslice) or (ap_const_logic_0 = amplitude_10_TREADY_int_regslice) or (ap_const_logic_0 = amplitude_9_TREADY_int_regslice) or (ap_const_logic_0 = amplitude_8_TREADY_int_regslice) or (ap_const_logic_0 = amplitude_7_TREADY_int_regslice) or (ap_const_logic_0 = amplitude_6_TREADY_int_regslice) or (ap_const_logic_0 = amplitude_5_TREADY_int_regslice) or (ap_const_logic_0 = amplitude_4_TREADY_int_regslice) or (ap_const_logic_0 = amplitude_3_TREADY_int_regslice) or (ap_const_logic_0 = amplitude_2_TREADY_int_regslice) or (ap_const_logic_0 = amplitude_1_TREADY_int_regslice) or ((onflag_11_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln1031_11_reg_6080 = ap_const_lv1_1)) or ((onflag_11_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln1031_11_reg_6080 = ap_const_lv1_0)) or ((onflag_10_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln1031_10_reg_6076 = ap_const_lv1_1)) or ((onflag_10_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln1031_10_reg_6076 = ap_const_lv1_0)) or ((onflag_9_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln1031_9_reg_6072 = ap_const_lv1_1)) or ((onflag_9_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln1031_9_reg_6072 = ap_const_lv1_0)) or ((onflag_8_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln1031_8_reg_6068 = ap_const_lv1_1)) or ((onflag_8_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln1031_8_reg_6068 = ap_const_lv1_0)) or ((onflag_7_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln1031_7_reg_6064 = ap_const_lv1_1)) or ((onflag_7_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln1031_7_reg_6064 = ap_const_lv1_0)) or ((onflag_6_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln1031_6_reg_6060 = ap_const_lv1_1)) or ((onflag_6_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln1031_6_reg_6060 = ap_const_lv1_0)) or ((onflag_5_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln1031_5_reg_6056 = ap_const_lv1_1)) or ((onflag_5_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln1031_5_reg_6056 = ap_const_lv1_0)) or ((onflag_4_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln1031_4_reg_6052 = ap_const_lv1_1)) or ((onflag_4_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln1031_4_reg_6052 = ap_const_lv1_0)) or ((onflag_3_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln1031_3_reg_6048 = ap_const_lv1_1)) or ((onflag_3_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln1031_3_reg_6048 = ap_const_lv1_0)) or ((onflag_2_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln1031_2_reg_6044 = ap_const_lv1_1)) or ((onflag_2_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln1031_2_reg_6044 = ap_const_lv1_0)) or ((onflag_1_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln1031_1_reg_6040 = ap_const_lv1_1)) or ((onflag_1_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln1031_1_reg_6040 = ap_const_lv1_0)));
    end process;


    ap_done_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start;

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_idle_pp0)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9)
    begin
        if (((ap_enable_reg_pp0_iter9 = ap_const_logic_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to8_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8)
    begin
        if (((ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0_0to8 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to8 <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_reset_idle_pp0_assign_proc : process(ap_start, ap_idle_pp0_0to8)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0_0to8 = ap_const_logic_1))) then 
            ap_reset_idle_pp0 <= ap_const_logic_1;
        else 
            ap_reset_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_rst_n_inv_assign_proc : process(ap_rst_n)
    begin
                ap_rst_n_inv <= not(ap_rst_n);
    end process;

    charge1_V_10_fu_2485_p2 <= std_logic_vector(signed(grp_fu_5339_p3) + signed(add_ln186_30_fu_2480_p2));
    charge1_V_11_fu_2513_p2 <= std_logic_vector(signed(grp_fu_5348_p3) + signed(add_ln186_33_fu_2508_p2));
    charge1_V_1_fu_2233_p2 <= std_logic_vector(signed(grp_fu_5258_p3) + signed(add_ln186_3_fu_2228_p2));
    charge1_V_2_fu_2261_p2 <= std_logic_vector(signed(grp_fu_5267_p3) + signed(add_ln186_6_fu_2256_p2));
    charge1_V_3_fu_2289_p2 <= std_logic_vector(signed(grp_fu_5276_p3) + signed(add_ln186_9_fu_2284_p2));
    charge1_V_4_fu_2317_p2 <= std_logic_vector(signed(grp_fu_5285_p3) + signed(add_ln186_12_fu_2312_p2));
    charge1_V_5_fu_2345_p2 <= std_logic_vector(signed(grp_fu_5294_p3) + signed(add_ln186_15_fu_2340_p2));
    charge1_V_6_fu_2373_p2 <= std_logic_vector(signed(grp_fu_5303_p3) + signed(add_ln186_18_fu_2368_p2));
    charge1_V_7_fu_2401_p2 <= std_logic_vector(signed(grp_fu_5312_p3) + signed(add_ln186_21_fu_2396_p2));
    charge1_V_8_fu_2429_p2 <= std_logic_vector(signed(grp_fu_5321_p3) + signed(add_ln186_24_fu_2424_p2));
    charge1_V_9_fu_2457_p2 <= std_logic_vector(signed(grp_fu_5330_p3) + signed(add_ln186_27_fu_2452_p2));
    charge1_V_fu_2541_p2 <= std_logic_vector(signed(grp_fu_5357_p3) + signed(add_ln186_fu_2536_p2));
    edges_s_address0 <= zext_ln541_12_fu_2191_p1(5 - 1 downto 0);
    edges_s_address1 <= zext_ln541_23_fu_1881_p1(5 - 1 downto 0);
    edges_s_address10 <= zext_ln541_14_fu_1152_p1(5 - 1 downto 0);
    edges_s_address11 <= zext_ln541_13_fu_1071_p1(5 - 1 downto 0);
    edges_s_address2 <= zext_ln541_22_fu_1800_p1(5 - 1 downto 0);
    edges_s_address3 <= zext_ln541_21_fu_1719_p1(5 - 1 downto 0);
    edges_s_address4 <= zext_ln541_20_fu_1638_p1(5 - 1 downto 0);
    edges_s_address5 <= zext_ln541_19_fu_1557_p1(5 - 1 downto 0);
    edges_s_address6 <= zext_ln541_18_fu_1476_p1(5 - 1 downto 0);
    edges_s_address7 <= zext_ln541_17_fu_1395_p1(5 - 1 downto 0);
    edges_s_address8 <= zext_ln541_16_fu_1314_p1(5 - 1 downto 0);
    edges_s_address9 <= zext_ln541_15_fu_1233_p1(5 - 1 downto 0);

    edges_s_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            edges_s_ce0 <= ap_const_logic_1;
        else 
            edges_s_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    edges_s_ce1_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            edges_s_ce1 <= ap_const_logic_1;
        else 
            edges_s_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    edges_s_ce10_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            edges_s_ce10 <= ap_const_logic_1;
        else 
            edges_s_ce10 <= ap_const_logic_0;
        end if; 
    end process;


    edges_s_ce11_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            edges_s_ce11 <= ap_const_logic_1;
        else 
            edges_s_ce11 <= ap_const_logic_0;
        end if; 
    end process;


    edges_s_ce2_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            edges_s_ce2 <= ap_const_logic_1;
        else 
            edges_s_ce2 <= ap_const_logic_0;
        end if; 
    end process;


    edges_s_ce3_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            edges_s_ce3 <= ap_const_logic_1;
        else 
            edges_s_ce3 <= ap_const_logic_0;
        end if; 
    end process;


    edges_s_ce4_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            edges_s_ce4 <= ap_const_logic_1;
        else 
            edges_s_ce4 <= ap_const_logic_0;
        end if; 
    end process;


    edges_s_ce5_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            edges_s_ce5 <= ap_const_logic_1;
        else 
            edges_s_ce5 <= ap_const_logic_0;
        end if; 
    end process;


    edges_s_ce6_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            edges_s_ce6 <= ap_const_logic_1;
        else 
            edges_s_ce6 <= ap_const_logic_0;
        end if; 
    end process;


    edges_s_ce7_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            edges_s_ce7 <= ap_const_logic_1;
        else 
            edges_s_ce7 <= ap_const_logic_0;
        end if; 
    end process;


    edges_s_ce8_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            edges_s_ce8 <= ap_const_logic_1;
        else 
            edges_s_ce8 <= ap_const_logic_0;
        end if; 
    end process;


    edges_s_ce9_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            edges_s_ce9 <= ap_const_logic_1;
        else 
            edges_s_ce9 <= ap_const_logic_0;
        end if; 
    end process;

    exp_10_fu_4521_p4 <= reg_10_fu_4505_p1(62 downto 52);
    exp_11_fu_4737_p4 <= reg_11_fu_4721_p1(62 downto 52);
    exp_1_fu_2577_p4 <= reg_1_fu_2561_p1(62 downto 52);
    exp_2_fu_2793_p4 <= reg_2_fu_2777_p1(62 downto 52);
    exp_3_fu_3009_p4 <= reg_3_fu_2993_p1(62 downto 52);
    exp_4_fu_3225_p4 <= reg_4_fu_3209_p1(62 downto 52);
    exp_5_fu_3441_p4 <= reg_5_fu_3425_p1(62 downto 52);
    exp_6_fu_3657_p4 <= reg_6_fu_3641_p1(62 downto 52);
    exp_7_fu_3873_p4 <= reg_7_fu_3857_p1(62 downto 52);
    exp_8_fu_4089_p4 <= reg_8_fu_4073_p1(62 downto 52);
    exp_9_fu_4305_p4 <= reg_9_fu_4289_p1(62 downto 52);
    exp_fu_5008_p4 <= reg_fu_4992_p1(62 downto 52);

    grp_fu_5258_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_5258_ce <= ap_const_logic_1;
        else 
            grp_fu_5258_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_5258_p2 <= ap_const_lv14_3FFF(1 - 1 downto 0);

    grp_fu_5267_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_5267_ce <= ap_const_logic_1;
        else 
            grp_fu_5267_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_5267_p2 <= ap_const_lv14_3FFF(1 - 1 downto 0);

    grp_fu_5276_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_5276_ce <= ap_const_logic_1;
        else 
            grp_fu_5276_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_5276_p2 <= ap_const_lv14_3FFF(1 - 1 downto 0);

    grp_fu_5285_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_5285_ce <= ap_const_logic_1;
        else 
            grp_fu_5285_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_5285_p2 <= ap_const_lv14_3FFF(1 - 1 downto 0);

    grp_fu_5294_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_5294_ce <= ap_const_logic_1;
        else 
            grp_fu_5294_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_5294_p2 <= ap_const_lv14_3FFF(1 - 1 downto 0);

    grp_fu_5303_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_5303_ce <= ap_const_logic_1;
        else 
            grp_fu_5303_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_5303_p2 <= ap_const_lv14_3FFF(1 - 1 downto 0);

    grp_fu_5312_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_5312_ce <= ap_const_logic_1;
        else 
            grp_fu_5312_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_5312_p2 <= ap_const_lv14_3FFF(1 - 1 downto 0);

    grp_fu_5321_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_5321_ce <= ap_const_logic_1;
        else 
            grp_fu_5321_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_5321_p2 <= ap_const_lv14_3FFF(1 - 1 downto 0);

    grp_fu_5330_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_5330_ce <= ap_const_logic_1;
        else 
            grp_fu_5330_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_5330_p2 <= ap_const_lv14_3FFF(1 - 1 downto 0);

    grp_fu_5339_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_5339_ce <= ap_const_logic_1;
        else 
            grp_fu_5339_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_5339_p2 <= ap_const_lv14_3FFF(1 - 1 downto 0);

    grp_fu_5348_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_5348_ce <= ap_const_logic_1;
        else 
            grp_fu_5348_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_5348_p2 <= ap_const_lv14_3FFF(1 - 1 downto 0);

    grp_fu_5357_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_5357_ce <= ap_const_logic_1;
        else 
            grp_fu_5357_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_5357_p2 <= ap_const_lv14_3FFF(1 - 1 downto 0);

    grp_fu_873_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_873_ce <= ap_const_logic_1;
        else 
            grp_fu_873_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_878_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_878_ce <= ap_const_logic_1;
        else 
            grp_fu_878_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_883_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_883_ce <= ap_const_logic_1;
        else 
            grp_fu_883_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_888_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_888_ce <= ap_const_logic_1;
        else 
            grp_fu_888_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_893_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_893_ce <= ap_const_logic_1;
        else 
            grp_fu_893_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_898_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_898_ce <= ap_const_logic_1;
        else 
            grp_fu_898_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_903_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_903_ce <= ap_const_logic_1;
        else 
            grp_fu_903_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_908_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_908_ce <= ap_const_logic_1;
        else 
            grp_fu_908_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_913_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_913_ce <= ap_const_logic_1;
        else 
            grp_fu_913_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_918_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_918_ce <= ap_const_logic_1;
        else 
            grp_fu_918_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_923_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_923_ce <= ap_const_logic_1;
        else 
            grp_fu_923_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_928_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_928_ce <= ap_const_logic_1;
        else 
            grp_fu_928_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_933_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_933_ce <= ap_const_logic_1;
        else 
            grp_fu_933_ce <= ap_const_logic_0;
        end if; 
    end process;

        grp_fu_933_p0 <= std_logic_vector(IEEE.numeric_std.resize(signed(ret_V_5_fu_2242_p2),32));


    grp_fu_937_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_937_ce <= ap_const_logic_1;
        else 
            grp_fu_937_ce <= ap_const_logic_0;
        end if; 
    end process;

        grp_fu_937_p0 <= std_logic_vector(IEEE.numeric_std.resize(signed(ret_V_8_fu_2270_p2),32));


    grp_fu_941_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_941_ce <= ap_const_logic_1;
        else 
            grp_fu_941_ce <= ap_const_logic_0;
        end if; 
    end process;

        grp_fu_941_p0 <= std_logic_vector(IEEE.numeric_std.resize(signed(ret_V_11_fu_2298_p2),32));


    grp_fu_945_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_945_ce <= ap_const_logic_1;
        else 
            grp_fu_945_ce <= ap_const_logic_0;
        end if; 
    end process;

        grp_fu_945_p0 <= std_logic_vector(IEEE.numeric_std.resize(signed(ret_V_14_fu_2326_p2),32));


    grp_fu_949_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_949_ce <= ap_const_logic_1;
        else 
            grp_fu_949_ce <= ap_const_logic_0;
        end if; 
    end process;

        grp_fu_949_p0 <= std_logic_vector(IEEE.numeric_std.resize(signed(ret_V_17_fu_2354_p2),32));


    grp_fu_953_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_953_ce <= ap_const_logic_1;
        else 
            grp_fu_953_ce <= ap_const_logic_0;
        end if; 
    end process;

        grp_fu_953_p0 <= std_logic_vector(IEEE.numeric_std.resize(signed(ret_V_20_fu_2382_p2),32));


    grp_fu_957_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_957_ce <= ap_const_logic_1;
        else 
            grp_fu_957_ce <= ap_const_logic_0;
        end if; 
    end process;

        grp_fu_957_p0 <= std_logic_vector(IEEE.numeric_std.resize(signed(ret_V_23_fu_2410_p2),32));


    grp_fu_961_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_961_ce <= ap_const_logic_1;
        else 
            grp_fu_961_ce <= ap_const_logic_0;
        end if; 
    end process;

        grp_fu_961_p0 <= std_logic_vector(IEEE.numeric_std.resize(signed(ret_V_26_fu_2438_p2),32));


    grp_fu_965_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_965_ce <= ap_const_logic_1;
        else 
            grp_fu_965_ce <= ap_const_logic_0;
        end if; 
    end process;

        grp_fu_965_p0 <= std_logic_vector(IEEE.numeric_std.resize(signed(ret_V_29_fu_2466_p2),32));


    grp_fu_969_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_969_ce <= ap_const_logic_1;
        else 
            grp_fu_969_ce <= ap_const_logic_0;
        end if; 
    end process;

        grp_fu_969_p0 <= std_logic_vector(IEEE.numeric_std.resize(signed(ret_V_32_fu_2494_p2),32));


    grp_fu_973_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_973_ce <= ap_const_logic_1;
        else 
            grp_fu_973_ce <= ap_const_logic_0;
        end if; 
    end process;

        grp_fu_973_p0 <= std_logic_vector(IEEE.numeric_std.resize(signed(ret_V_35_fu_2522_p2),32));


    grp_fu_977_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_977_ce <= ap_const_logic_1;
        else 
            grp_fu_977_ce <= ap_const_logic_0;
        end if; 
    end process;

        grp_fu_977_p0 <= std_logic_vector(IEEE.numeric_std.resize(signed(ret_V_2_fu_2550_p2),32));

    icmp_ln1031_10_fu_4982_p2 <= "1" when (unsigned(select_ln344_10_reg_6023) > unsigned(ap_const_lv17_9)) else "0";
    icmp_ln1031_11_fu_4987_p2 <= "1" when (unsigned(select_ln344_11_reg_6029) > unsigned(ap_const_lv17_9)) else "0";
    icmp_ln1031_1_fu_4937_p2 <= "1" when (unsigned(select_ln344_1_reg_5969) > unsigned(ap_const_lv17_9)) else "0";
    icmp_ln1031_2_fu_4942_p2 <= "1" when (unsigned(select_ln344_2_reg_5975) > unsigned(ap_const_lv17_9)) else "0";
    icmp_ln1031_3_fu_4947_p2 <= "1" when (unsigned(select_ln344_3_reg_5981) > unsigned(ap_const_lv17_9)) else "0";
    icmp_ln1031_4_fu_4952_p2 <= "1" when (unsigned(select_ln344_4_reg_5987) > unsigned(ap_const_lv17_9)) else "0";
    icmp_ln1031_5_fu_4957_p2 <= "1" when (unsigned(select_ln344_5_reg_5993) > unsigned(ap_const_lv17_9)) else "0";
    icmp_ln1031_6_fu_4962_p2 <= "1" when (unsigned(select_ln344_6_reg_5999) > unsigned(ap_const_lv17_9)) else "0";
    icmp_ln1031_7_fu_4967_p2 <= "1" when (unsigned(select_ln344_7_reg_6005) > unsigned(ap_const_lv17_9)) else "0";
    icmp_ln1031_8_fu_4972_p2 <= "1" when (unsigned(select_ln344_8_reg_6011) > unsigned(ap_const_lv17_9)) else "0";
    icmp_ln1031_9_fu_4977_p2 <= "1" when (unsigned(select_ln344_9_reg_6017) > unsigned(ap_const_lv17_9)) else "0";
    icmp_ln1035_10_fu_1183_p2 <= "1" when (unsigned(ret_V_39_fu_1163_p4) > unsigned(ap_const_lv6_24)) else "0";
    icmp_ln1035_11_fu_1193_p2 <= "1" when (unsigned(ret_V_39_fu_1163_p4) > unsigned(ap_const_lv6_39)) else "0";
    icmp_ln1035_12_fu_1254_p2 <= "1" when (unsigned(ret_V_40_fu_1244_p4) > unsigned(ap_const_lv6_10)) else "0";
    icmp_ln1035_13_fu_1264_p2 <= "1" when (unsigned(ret_V_40_fu_1244_p4) > unsigned(ap_const_lv6_24)) else "0";
    icmp_ln1035_14_fu_1274_p2 <= "1" when (unsigned(ret_V_40_fu_1244_p4) > unsigned(ap_const_lv6_39)) else "0";
    icmp_ln1035_15_fu_1335_p2 <= "1" when (unsigned(ret_V_41_fu_1325_p4) > unsigned(ap_const_lv6_10)) else "0";
    icmp_ln1035_16_fu_1345_p2 <= "1" when (unsigned(ret_V_41_fu_1325_p4) > unsigned(ap_const_lv6_24)) else "0";
    icmp_ln1035_17_fu_1355_p2 <= "1" when (unsigned(ret_V_41_fu_1325_p4) > unsigned(ap_const_lv6_39)) else "0";
    icmp_ln1035_18_fu_1416_p2 <= "1" when (unsigned(ret_V_42_fu_1406_p4) > unsigned(ap_const_lv6_10)) else "0";
    icmp_ln1035_19_fu_1426_p2 <= "1" when (unsigned(ret_V_42_fu_1406_p4) > unsigned(ap_const_lv6_24)) else "0";
    icmp_ln1035_1_fu_2154_p2 <= "1" when (unsigned(ret_V_36_reg_5366_pp0_iter1_reg) > unsigned(ap_const_lv6_24)) else "0";
    icmp_ln1035_20_fu_1436_p2 <= "1" when (unsigned(ret_V_42_fu_1406_p4) > unsigned(ap_const_lv6_39)) else "0";
    icmp_ln1035_21_fu_1497_p2 <= "1" when (unsigned(ret_V_43_fu_1487_p4) > unsigned(ap_const_lv6_10)) else "0";
    icmp_ln1035_22_fu_1507_p2 <= "1" when (unsigned(ret_V_43_fu_1487_p4) > unsigned(ap_const_lv6_24)) else "0";
    icmp_ln1035_23_fu_1517_p2 <= "1" when (unsigned(ret_V_43_fu_1487_p4) > unsigned(ap_const_lv6_39)) else "0";
    icmp_ln1035_24_fu_1578_p2 <= "1" when (unsigned(ret_V_44_fu_1568_p4) > unsigned(ap_const_lv6_10)) else "0";
    icmp_ln1035_25_fu_1588_p2 <= "1" when (unsigned(ret_V_44_fu_1568_p4) > unsigned(ap_const_lv6_24)) else "0";
    icmp_ln1035_26_fu_1598_p2 <= "1" when (unsigned(ret_V_44_fu_1568_p4) > unsigned(ap_const_lv6_39)) else "0";
    icmp_ln1035_27_fu_1659_p2 <= "1" when (unsigned(ret_V_45_fu_1649_p4) > unsigned(ap_const_lv6_10)) else "0";
    icmp_ln1035_28_fu_1669_p2 <= "1" when (unsigned(ret_V_45_fu_1649_p4) > unsigned(ap_const_lv6_24)) else "0";
    icmp_ln1035_29_fu_1679_p2 <= "1" when (unsigned(ret_V_45_fu_1649_p4) > unsigned(ap_const_lv6_39)) else "0";
    icmp_ln1035_2_fu_2163_p2 <= "1" when (unsigned(ret_V_36_reg_5366_pp0_iter1_reg) > unsigned(ap_const_lv6_39)) else "0";
    icmp_ln1035_30_fu_1740_p2 <= "1" when (unsigned(ret_V_46_fu_1730_p4) > unsigned(ap_const_lv6_10)) else "0";
    icmp_ln1035_31_fu_1750_p2 <= "1" when (unsigned(ret_V_46_fu_1730_p4) > unsigned(ap_const_lv6_24)) else "0";
    icmp_ln1035_32_fu_1760_p2 <= "1" when (unsigned(ret_V_46_fu_1730_p4) > unsigned(ap_const_lv6_39)) else "0";
    icmp_ln1035_33_fu_1821_p2 <= "1" when (unsigned(ret_V_47_fu_1811_p4) > unsigned(ap_const_lv6_10)) else "0";
    icmp_ln1035_34_fu_1831_p2 <= "1" when (unsigned(ret_V_47_fu_1811_p4) > unsigned(ap_const_lv6_24)) else "0";
    icmp_ln1035_35_fu_1841_p2 <= "1" when (unsigned(ret_V_47_fu_1811_p4) > unsigned(ap_const_lv6_39)) else "0";
    icmp_ln1035_3_fu_1011_p2 <= "1" when (unsigned(ret_V_37_fu_1001_p4) > unsigned(ap_const_lv6_10)) else "0";
    icmp_ln1035_4_fu_1021_p2 <= "1" when (unsigned(ret_V_37_fu_1001_p4) > unsigned(ap_const_lv6_24)) else "0";
    icmp_ln1035_5_fu_1031_p2 <= "1" when (unsigned(ret_V_37_fu_1001_p4) > unsigned(ap_const_lv6_39)) else "0";
    icmp_ln1035_6_fu_1092_p2 <= "1" when (unsigned(ret_V_38_fu_1082_p4) > unsigned(ap_const_lv6_10)) else "0";
    icmp_ln1035_7_fu_1102_p2 <= "1" when (unsigned(ret_V_38_fu_1082_p4) > unsigned(ap_const_lv6_24)) else "0";
    icmp_ln1035_8_fu_1112_p2 <= "1" when (unsigned(ret_V_38_fu_1082_p4) > unsigned(ap_const_lv6_39)) else "0";
    icmp_ln1035_9_fu_1173_p2 <= "1" when (unsigned(ret_V_39_fu_1163_p4) > unsigned(ap_const_lv6_10)) else "0";
    icmp_ln1035_fu_2145_p2 <= "1" when (unsigned(ret_V_36_reg_5366_pp0_iter1_reg) > unsigned(ap_const_lv6_10)) else "0";
    icmp_ln308_10_fu_4555_p2 <= "1" when (trunc_ln291_10_fu_4509_p1 = ap_const_lv63_0) else "0";
    icmp_ln308_11_fu_4771_p2 <= "1" when (trunc_ln291_11_fu_4725_p1 = ap_const_lv63_0) else "0";
    icmp_ln308_1_fu_2611_p2 <= "1" when (trunc_ln291_1_fu_2565_p1 = ap_const_lv63_0) else "0";
    icmp_ln308_2_fu_2827_p2 <= "1" when (trunc_ln291_2_fu_2781_p1 = ap_const_lv63_0) else "0";
    icmp_ln308_3_fu_3043_p2 <= "1" when (trunc_ln291_3_fu_2997_p1 = ap_const_lv63_0) else "0";
    icmp_ln308_4_fu_3259_p2 <= "1" when (trunc_ln291_4_fu_3213_p1 = ap_const_lv63_0) else "0";
    icmp_ln308_5_fu_3475_p2 <= "1" when (trunc_ln291_5_fu_3429_p1 = ap_const_lv63_0) else "0";
    icmp_ln308_6_fu_3691_p2 <= "1" when (trunc_ln291_6_fu_3645_p1 = ap_const_lv63_0) else "0";
    icmp_ln308_7_fu_3907_p2 <= "1" when (trunc_ln291_7_fu_3861_p1 = ap_const_lv63_0) else "0";
    icmp_ln308_8_fu_4123_p2 <= "1" when (trunc_ln291_8_fu_4077_p1 = ap_const_lv63_0) else "0";
    icmp_ln308_9_fu_4339_p2 <= "1" when (trunc_ln291_9_fu_4293_p1 = ap_const_lv63_0) else "0";
    icmp_ln308_fu_5042_p2 <= "1" when (trunc_ln291_fu_4996_p1 = ap_const_lv63_0) else "0";
    icmp_ln312_10_fu_4567_p2 <= "1" when (exp_10_fu_4521_p4 = ap_const_lv11_433) else "0";
    icmp_ln312_11_fu_4783_p2 <= "1" when (exp_11_fu_4737_p4 = ap_const_lv11_433) else "0";
    icmp_ln312_1_fu_2623_p2 <= "1" when (exp_1_fu_2577_p4 = ap_const_lv11_433) else "0";
    icmp_ln312_2_fu_2839_p2 <= "1" when (exp_2_fu_2793_p4 = ap_const_lv11_433) else "0";
    icmp_ln312_3_fu_3055_p2 <= "1" when (exp_3_fu_3009_p4 = ap_const_lv11_433) else "0";
    icmp_ln312_4_fu_3271_p2 <= "1" when (exp_4_fu_3225_p4 = ap_const_lv11_433) else "0";
    icmp_ln312_5_fu_3487_p2 <= "1" when (exp_5_fu_3441_p4 = ap_const_lv11_433) else "0";
    icmp_ln312_6_fu_3703_p2 <= "1" when (exp_6_fu_3657_p4 = ap_const_lv11_433) else "0";
    icmp_ln312_7_fu_3919_p2 <= "1" when (exp_7_fu_3873_p4 = ap_const_lv11_433) else "0";
    icmp_ln312_8_fu_4135_p2 <= "1" when (exp_8_fu_4089_p4 = ap_const_lv11_433) else "0";
    icmp_ln312_9_fu_4351_p2 <= "1" when (exp_9_fu_4305_p4 = ap_const_lv11_433) else "0";
    icmp_ln312_fu_5054_p2 <= "1" when (exp_fu_5008_p4 = ap_const_lv11_433) else "0";
    icmp_ln314_10_fu_4573_p2 <= "1" when (signed(sh_amt_20_fu_4561_p2) > signed(ap_const_lv12_0)) else "0";
    icmp_ln314_11_fu_4789_p2 <= "1" when (signed(sh_amt_22_fu_4777_p2) > signed(ap_const_lv12_0)) else "0";
    icmp_ln314_1_fu_2629_p2 <= "1" when (signed(sh_amt_2_fu_2617_p2) > signed(ap_const_lv12_0)) else "0";
    icmp_ln314_2_fu_2845_p2 <= "1" when (signed(sh_amt_4_fu_2833_p2) > signed(ap_const_lv12_0)) else "0";
    icmp_ln314_3_fu_3061_p2 <= "1" when (signed(sh_amt_6_fu_3049_p2) > signed(ap_const_lv12_0)) else "0";
    icmp_ln314_4_fu_3277_p2 <= "1" when (signed(sh_amt_8_fu_3265_p2) > signed(ap_const_lv12_0)) else "0";
    icmp_ln314_5_fu_3493_p2 <= "1" when (signed(sh_amt_10_fu_3481_p2) > signed(ap_const_lv12_0)) else "0";
    icmp_ln314_6_fu_3709_p2 <= "1" when (signed(sh_amt_12_fu_3697_p2) > signed(ap_const_lv12_0)) else "0";
    icmp_ln314_7_fu_3925_p2 <= "1" when (signed(sh_amt_14_fu_3913_p2) > signed(ap_const_lv12_0)) else "0";
    icmp_ln314_8_fu_4141_p2 <= "1" when (signed(sh_amt_16_fu_4129_p2) > signed(ap_const_lv12_0)) else "0";
    icmp_ln314_9_fu_4357_p2 <= "1" when (signed(sh_amt_18_fu_4345_p2) > signed(ap_const_lv12_0)) else "0";
    icmp_ln314_fu_5060_p2 <= "1" when (signed(sh_amt_fu_5048_p2) > signed(ap_const_lv12_0)) else "0";
    icmp_ln315_10_fu_4579_p2 <= "1" when (signed(sh_amt_20_fu_4561_p2) < signed(ap_const_lv12_36)) else "0";
    icmp_ln315_11_fu_4795_p2 <= "1" when (signed(sh_amt_22_fu_4777_p2) < signed(ap_const_lv12_36)) else "0";
    icmp_ln315_1_fu_2635_p2 <= "1" when (signed(sh_amt_2_fu_2617_p2) < signed(ap_const_lv12_36)) else "0";
    icmp_ln315_2_fu_2851_p2 <= "1" when (signed(sh_amt_4_fu_2833_p2) < signed(ap_const_lv12_36)) else "0";
    icmp_ln315_3_fu_3067_p2 <= "1" when (signed(sh_amt_6_fu_3049_p2) < signed(ap_const_lv12_36)) else "0";
    icmp_ln315_4_fu_3283_p2 <= "1" when (signed(sh_amt_8_fu_3265_p2) < signed(ap_const_lv12_36)) else "0";
    icmp_ln315_5_fu_3499_p2 <= "1" when (signed(sh_amt_10_fu_3481_p2) < signed(ap_const_lv12_36)) else "0";
    icmp_ln315_6_fu_3715_p2 <= "1" when (signed(sh_amt_12_fu_3697_p2) < signed(ap_const_lv12_36)) else "0";
    icmp_ln315_7_fu_3931_p2 <= "1" when (signed(sh_amt_14_fu_3913_p2) < signed(ap_const_lv12_36)) else "0";
    icmp_ln315_8_fu_4147_p2 <= "1" when (signed(sh_amt_16_fu_4129_p2) < signed(ap_const_lv12_36)) else "0";
    icmp_ln315_9_fu_4363_p2 <= "1" when (signed(sh_amt_18_fu_4345_p2) < signed(ap_const_lv12_36)) else "0";
    icmp_ln315_fu_5066_p2 <= "1" when (signed(sh_amt_fu_5048_p2) < signed(ap_const_lv12_36)) else "0";
    icmp_ln333_10_fu_4595_p2 <= "1" when (signed(sh_amt_21_fu_4585_p2) < signed(ap_const_lv12_11)) else "0";
    icmp_ln333_11_fu_4811_p2 <= "1" when (signed(sh_amt_23_fu_4801_p2) < signed(ap_const_lv12_11)) else "0";
    icmp_ln333_1_fu_2651_p2 <= "1" when (signed(sh_amt_3_fu_2641_p2) < signed(ap_const_lv12_11)) else "0";
    icmp_ln333_2_fu_2867_p2 <= "1" when (signed(sh_amt_5_fu_2857_p2) < signed(ap_const_lv12_11)) else "0";
    icmp_ln333_3_fu_3083_p2 <= "1" when (signed(sh_amt_7_fu_3073_p2) < signed(ap_const_lv12_11)) else "0";
    icmp_ln333_4_fu_3299_p2 <= "1" when (signed(sh_amt_9_fu_3289_p2) < signed(ap_const_lv12_11)) else "0";
    icmp_ln333_5_fu_3515_p2 <= "1" when (signed(sh_amt_11_fu_3505_p2) < signed(ap_const_lv12_11)) else "0";
    icmp_ln333_6_fu_3731_p2 <= "1" when (signed(sh_amt_13_fu_3721_p2) < signed(ap_const_lv12_11)) else "0";
    icmp_ln333_7_fu_3947_p2 <= "1" when (signed(sh_amt_15_fu_3937_p2) < signed(ap_const_lv12_11)) else "0";
    icmp_ln333_8_fu_4163_p2 <= "1" when (signed(sh_amt_17_fu_4153_p2) < signed(ap_const_lv12_11)) else "0";
    icmp_ln333_9_fu_4379_p2 <= "1" when (signed(sh_amt_19_fu_4369_p2) < signed(ap_const_lv12_11)) else "0";
    icmp_ln333_fu_5082_p2 <= "1" when (signed(sh_amt_1_fu_5072_p2) < signed(ap_const_lv12_11)) else "0";
    lshr_ln186_10_fu_2135_p1 <= sense_s_q1;
    lshr_ln186_1_fu_2020_p1 <= sense_s_q6;
    lshr_ln186_2_fu_1905_p1 <= sense_s_q11;
    lshr_ln186_3_fu_2043_p1 <= sense_s_q5;
    lshr_ln186_4_fu_1928_p1 <= sense_s_q10;
    lshr_ln186_5_fu_2066_p1 <= sense_s_q4;
    lshr_ln186_6_fu_1951_p1 <= sense_s_q9;
    lshr_ln186_7_fu_2089_p1 <= sense_s_q3;
    lshr_ln186_8_fu_1974_p1 <= sense_s_q8;
    lshr_ln186_9_fu_2112_p1 <= sense_s_q2;
    lshr_ln186_s_fu_1997_p1 <= sense_s_q7;
    lshr_ln317_10_fu_4609_p2 <= std_logic_vector(shift_right(unsigned(zext_ln305_10_fu_4551_p1),to_integer(unsigned('0' & zext_ln317_10_fu_4605_p1(31-1 downto 0)))));
    lshr_ln317_11_fu_4825_p2 <= std_logic_vector(shift_right(unsigned(zext_ln305_11_fu_4767_p1),to_integer(unsigned('0' & zext_ln317_11_fu_4821_p1(31-1 downto 0)))));
    lshr_ln317_1_fu_2665_p2 <= std_logic_vector(shift_right(unsigned(zext_ln305_1_fu_2607_p1),to_integer(unsigned('0' & zext_ln317_1_fu_2661_p1(31-1 downto 0)))));
    lshr_ln317_2_fu_2881_p2 <= std_logic_vector(shift_right(unsigned(zext_ln305_2_fu_2823_p1),to_integer(unsigned('0' & zext_ln317_2_fu_2877_p1(31-1 downto 0)))));
    lshr_ln317_3_fu_3097_p2 <= std_logic_vector(shift_right(unsigned(zext_ln305_3_fu_3039_p1),to_integer(unsigned('0' & zext_ln317_3_fu_3093_p1(31-1 downto 0)))));
    lshr_ln317_4_fu_3313_p2 <= std_logic_vector(shift_right(unsigned(zext_ln305_4_fu_3255_p1),to_integer(unsigned('0' & zext_ln317_4_fu_3309_p1(31-1 downto 0)))));
    lshr_ln317_5_fu_3529_p2 <= std_logic_vector(shift_right(unsigned(zext_ln305_5_fu_3471_p1),to_integer(unsigned('0' & zext_ln317_5_fu_3525_p1(31-1 downto 0)))));
    lshr_ln317_6_fu_3745_p2 <= std_logic_vector(shift_right(unsigned(zext_ln305_6_fu_3687_p1),to_integer(unsigned('0' & zext_ln317_6_fu_3741_p1(31-1 downto 0)))));
    lshr_ln317_7_fu_3961_p2 <= std_logic_vector(shift_right(unsigned(zext_ln305_7_fu_3903_p1),to_integer(unsigned('0' & zext_ln317_7_fu_3957_p1(31-1 downto 0)))));
    lshr_ln317_8_fu_4177_p2 <= std_logic_vector(shift_right(unsigned(zext_ln305_8_fu_4119_p1),to_integer(unsigned('0' & zext_ln317_8_fu_4173_p1(31-1 downto 0)))));
    lshr_ln317_9_fu_4393_p2 <= std_logic_vector(shift_right(unsigned(zext_ln305_9_fu_4335_p1),to_integer(unsigned('0' & zext_ln317_9_fu_4389_p1(31-1 downto 0)))));
    lshr_ln317_fu_5096_p2 <= std_logic_vector(shift_right(unsigned(zext_ln305_fu_5038_p1),to_integer(unsigned('0' & zext_ln317_fu_5092_p1(31-1 downto 0)))));
    lshr_ln_fu_2215_p1 <= sense_s_q0;
    nbins_s_address0 <= zext_ln541_fu_2197_p1(3 - 1 downto 0);
    nbins_s_address1 <= zext_ln541_11_fu_1887_p1(3 - 1 downto 0);
    nbins_s_address10 <= zext_ln541_2_fu_1158_p1(3 - 1 downto 0);
    nbins_s_address11 <= zext_ln541_1_fu_1077_p1(3 - 1 downto 0);
    nbins_s_address2 <= zext_ln541_10_fu_1806_p1(3 - 1 downto 0);
    nbins_s_address3 <= zext_ln541_9_fu_1725_p1(3 - 1 downto 0);
    nbins_s_address4 <= zext_ln541_8_fu_1644_p1(3 - 1 downto 0);
    nbins_s_address5 <= zext_ln541_7_fu_1563_p1(3 - 1 downto 0);
    nbins_s_address6 <= zext_ln541_6_fu_1482_p1(3 - 1 downto 0);
    nbins_s_address7 <= zext_ln541_5_fu_1401_p1(3 - 1 downto 0);
    nbins_s_address8 <= zext_ln541_4_fu_1320_p1(3 - 1 downto 0);
    nbins_s_address9 <= zext_ln541_3_fu_1239_p1(3 - 1 downto 0);

    nbins_s_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            nbins_s_ce0 <= ap_const_logic_1;
        else 
            nbins_s_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    nbins_s_ce1_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            nbins_s_ce1 <= ap_const_logic_1;
        else 
            nbins_s_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    nbins_s_ce10_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            nbins_s_ce10 <= ap_const_logic_1;
        else 
            nbins_s_ce10 <= ap_const_logic_0;
        end if; 
    end process;


    nbins_s_ce11_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            nbins_s_ce11 <= ap_const_logic_1;
        else 
            nbins_s_ce11 <= ap_const_logic_0;
        end if; 
    end process;


    nbins_s_ce2_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            nbins_s_ce2 <= ap_const_logic_1;
        else 
            nbins_s_ce2 <= ap_const_logic_0;
        end if; 
    end process;


    nbins_s_ce3_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            nbins_s_ce3 <= ap_const_logic_1;
        else 
            nbins_s_ce3 <= ap_const_logic_0;
        end if; 
    end process;


    nbins_s_ce4_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            nbins_s_ce4 <= ap_const_logic_1;
        else 
            nbins_s_ce4 <= ap_const_logic_0;
        end if; 
    end process;


    nbins_s_ce5_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            nbins_s_ce5 <= ap_const_logic_1;
        else 
            nbins_s_ce5 <= ap_const_logic_0;
        end if; 
    end process;


    nbins_s_ce6_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            nbins_s_ce6 <= ap_const_logic_1;
        else 
            nbins_s_ce6 <= ap_const_logic_0;
        end if; 
    end process;


    nbins_s_ce7_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            nbins_s_ce7 <= ap_const_logic_1;
        else 
            nbins_s_ce7 <= ap_const_logic_0;
        end if; 
    end process;


    nbins_s_ce8_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            nbins_s_ce8 <= ap_const_logic_1;
        else 
            nbins_s_ce8 <= ap_const_logic_0;
        end if; 
    end process;


    nbins_s_ce9_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            nbins_s_ce9 <= ap_const_logic_1;
        else 
            nbins_s_ce9 <= ap_const_logic_0;
        end if; 
    end process;

    onflag_0 <= "1" when (unsigned(select_ln344_reg_6084) > unsigned(ap_const_lv17_9)) else "0";

    onflag_0_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            onflag_0_ap_vld <= ap_const_logic_1;
        else 
            onflag_0_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    onflag_10_TDATA_blk_n_assign_proc : process(ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9, icmp_ln1031_10_reg_6076, icmp_ln1031_10_reg_6076_pp0_iter8_reg, ap_block_pp0_stage0, onflag_10_TREADY_int_regslice)
    begin
        if ((((ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln1031_10_reg_6076_pp0_iter8_reg = ap_const_lv1_1)) or ((ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln1031_10_reg_6076_pp0_iter8_reg = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln1031_10_reg_6076 = ap_const_lv1_1)) or ((ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln1031_10_reg_6076 = ap_const_lv1_0)))) then 
            onflag_10_TDATA_blk_n <= onflag_10_TREADY_int_regslice;
        else 
            onflag_10_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    onflag_10_TDATA_int_regslice_assign_proc : process(ap_enable_reg_pp0_iter8, icmp_ln1031_10_reg_6076, ap_block_pp0_stage0_01001)
    begin
        if (((ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_01001))) then
            if ((icmp_ln1031_10_reg_6076 = ap_const_lv1_1)) then 
                onflag_10_TDATA_int_regslice <= ap_const_lv8_1;
            elsif ((icmp_ln1031_10_reg_6076 = ap_const_lv1_0)) then 
                onflag_10_TDATA_int_regslice <= ap_const_lv8_0;
            else 
                onflag_10_TDATA_int_regslice <= "XXXXXXXX";
            end if;
        else 
            onflag_10_TDATA_int_regslice <= "XXXXXXXX";
        end if; 
    end process;

    onflag_10_TVALID <= regslice_both_onflag_10_U_vld_out;

    onflag_10_TVALID_int_regslice_assign_proc : process(ap_enable_reg_pp0_iter8, icmp_ln1031_10_reg_6076, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln1031_10_reg_6076 = ap_const_lv1_1)) or ((ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln1031_10_reg_6076 = ap_const_lv1_0)))) then 
            onflag_10_TVALID_int_regslice <= ap_const_logic_1;
        else 
            onflag_10_TVALID_int_regslice <= ap_const_logic_0;
        end if; 
    end process;


    onflag_11_TDATA_blk_n_assign_proc : process(ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9, icmp_ln1031_11_reg_6080, icmp_ln1031_11_reg_6080_pp0_iter8_reg, ap_block_pp0_stage0, onflag_11_TREADY_int_regslice)
    begin
        if ((((ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln1031_11_reg_6080_pp0_iter8_reg = ap_const_lv1_1)) or ((ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln1031_11_reg_6080_pp0_iter8_reg = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln1031_11_reg_6080 = ap_const_lv1_1)) or ((ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln1031_11_reg_6080 = ap_const_lv1_0)))) then 
            onflag_11_TDATA_blk_n <= onflag_11_TREADY_int_regslice;
        else 
            onflag_11_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    onflag_11_TDATA_int_regslice_assign_proc : process(ap_enable_reg_pp0_iter8, icmp_ln1031_11_reg_6080, ap_block_pp0_stage0_01001)
    begin
        if (((ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_01001))) then
            if ((icmp_ln1031_11_reg_6080 = ap_const_lv1_1)) then 
                onflag_11_TDATA_int_regslice <= ap_const_lv8_1;
            elsif ((icmp_ln1031_11_reg_6080 = ap_const_lv1_0)) then 
                onflag_11_TDATA_int_regslice <= ap_const_lv8_0;
            else 
                onflag_11_TDATA_int_regslice <= "XXXXXXXX";
            end if;
        else 
            onflag_11_TDATA_int_regslice <= "XXXXXXXX";
        end if; 
    end process;

    onflag_11_TVALID <= regslice_both_onflag_11_U_vld_out;

    onflag_11_TVALID_int_regslice_assign_proc : process(ap_enable_reg_pp0_iter8, icmp_ln1031_11_reg_6080, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln1031_11_reg_6080 = ap_const_lv1_1)) or ((ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln1031_11_reg_6080 = ap_const_lv1_0)))) then 
            onflag_11_TVALID_int_regslice <= ap_const_logic_1;
        else 
            onflag_11_TVALID_int_regslice <= ap_const_logic_0;
        end if; 
    end process;


    onflag_1_TDATA_blk_n_assign_proc : process(ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9, icmp_ln1031_1_reg_6040, icmp_ln1031_1_reg_6040_pp0_iter8_reg, ap_block_pp0_stage0, onflag_1_TREADY_int_regslice)
    begin
        if ((((ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln1031_1_reg_6040_pp0_iter8_reg = ap_const_lv1_1)) or ((ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln1031_1_reg_6040_pp0_iter8_reg = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln1031_1_reg_6040 = ap_const_lv1_1)) or ((ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln1031_1_reg_6040 = ap_const_lv1_0)))) then 
            onflag_1_TDATA_blk_n <= onflag_1_TREADY_int_regslice;
        else 
            onflag_1_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    onflag_1_TDATA_int_regslice_assign_proc : process(ap_enable_reg_pp0_iter8, icmp_ln1031_1_reg_6040, ap_block_pp0_stage0_01001)
    begin
        if (((ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_01001))) then
            if ((icmp_ln1031_1_reg_6040 = ap_const_lv1_1)) then 
                onflag_1_TDATA_int_regslice <= ap_const_lv8_1;
            elsif ((icmp_ln1031_1_reg_6040 = ap_const_lv1_0)) then 
                onflag_1_TDATA_int_regslice <= ap_const_lv8_0;
            else 
                onflag_1_TDATA_int_regslice <= "XXXXXXXX";
            end if;
        else 
            onflag_1_TDATA_int_regslice <= "XXXXXXXX";
        end if; 
    end process;

    onflag_1_TVALID <= regslice_both_onflag_1_U_vld_out;

    onflag_1_TVALID_int_regslice_assign_proc : process(ap_enable_reg_pp0_iter8, icmp_ln1031_1_reg_6040, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln1031_1_reg_6040 = ap_const_lv1_1)) or ((ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln1031_1_reg_6040 = ap_const_lv1_0)))) then 
            onflag_1_TVALID_int_regslice <= ap_const_logic_1;
        else 
            onflag_1_TVALID_int_regslice <= ap_const_logic_0;
        end if; 
    end process;


    onflag_2_TDATA_blk_n_assign_proc : process(ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9, icmp_ln1031_2_reg_6044, icmp_ln1031_2_reg_6044_pp0_iter8_reg, ap_block_pp0_stage0, onflag_2_TREADY_int_regslice)
    begin
        if ((((ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln1031_2_reg_6044_pp0_iter8_reg = ap_const_lv1_1)) or ((ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln1031_2_reg_6044_pp0_iter8_reg = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln1031_2_reg_6044 = ap_const_lv1_1)) or ((ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln1031_2_reg_6044 = ap_const_lv1_0)))) then 
            onflag_2_TDATA_blk_n <= onflag_2_TREADY_int_regslice;
        else 
            onflag_2_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    onflag_2_TDATA_int_regslice_assign_proc : process(ap_enable_reg_pp0_iter8, icmp_ln1031_2_reg_6044, ap_block_pp0_stage0_01001)
    begin
        if (((ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_01001))) then
            if ((icmp_ln1031_2_reg_6044 = ap_const_lv1_1)) then 
                onflag_2_TDATA_int_regslice <= ap_const_lv8_1;
            elsif ((icmp_ln1031_2_reg_6044 = ap_const_lv1_0)) then 
                onflag_2_TDATA_int_regslice <= ap_const_lv8_0;
            else 
                onflag_2_TDATA_int_regslice <= "XXXXXXXX";
            end if;
        else 
            onflag_2_TDATA_int_regslice <= "XXXXXXXX";
        end if; 
    end process;

    onflag_2_TVALID <= regslice_both_onflag_2_U_vld_out;

    onflag_2_TVALID_int_regslice_assign_proc : process(ap_enable_reg_pp0_iter8, icmp_ln1031_2_reg_6044, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln1031_2_reg_6044 = ap_const_lv1_1)) or ((ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln1031_2_reg_6044 = ap_const_lv1_0)))) then 
            onflag_2_TVALID_int_regslice <= ap_const_logic_1;
        else 
            onflag_2_TVALID_int_regslice <= ap_const_logic_0;
        end if; 
    end process;


    onflag_3_TDATA_blk_n_assign_proc : process(ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9, icmp_ln1031_3_reg_6048, icmp_ln1031_3_reg_6048_pp0_iter8_reg, ap_block_pp0_stage0, onflag_3_TREADY_int_regslice)
    begin
        if ((((ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln1031_3_reg_6048_pp0_iter8_reg = ap_const_lv1_1)) or ((ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln1031_3_reg_6048_pp0_iter8_reg = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln1031_3_reg_6048 = ap_const_lv1_1)) or ((ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln1031_3_reg_6048 = ap_const_lv1_0)))) then 
            onflag_3_TDATA_blk_n <= onflag_3_TREADY_int_regslice;
        else 
            onflag_3_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    onflag_3_TDATA_int_regslice_assign_proc : process(ap_enable_reg_pp0_iter8, icmp_ln1031_3_reg_6048, ap_block_pp0_stage0_01001)
    begin
        if (((ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_01001))) then
            if ((icmp_ln1031_3_reg_6048 = ap_const_lv1_1)) then 
                onflag_3_TDATA_int_regslice <= ap_const_lv8_1;
            elsif ((icmp_ln1031_3_reg_6048 = ap_const_lv1_0)) then 
                onflag_3_TDATA_int_regslice <= ap_const_lv8_0;
            else 
                onflag_3_TDATA_int_regslice <= "XXXXXXXX";
            end if;
        else 
            onflag_3_TDATA_int_regslice <= "XXXXXXXX";
        end if; 
    end process;

    onflag_3_TVALID <= regslice_both_onflag_3_U_vld_out;

    onflag_3_TVALID_int_regslice_assign_proc : process(ap_enable_reg_pp0_iter8, icmp_ln1031_3_reg_6048, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln1031_3_reg_6048 = ap_const_lv1_1)) or ((ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln1031_3_reg_6048 = ap_const_lv1_0)))) then 
            onflag_3_TVALID_int_regslice <= ap_const_logic_1;
        else 
            onflag_3_TVALID_int_regslice <= ap_const_logic_0;
        end if; 
    end process;


    onflag_4_TDATA_blk_n_assign_proc : process(ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9, icmp_ln1031_4_reg_6052, icmp_ln1031_4_reg_6052_pp0_iter8_reg, ap_block_pp0_stage0, onflag_4_TREADY_int_regslice)
    begin
        if ((((ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln1031_4_reg_6052_pp0_iter8_reg = ap_const_lv1_1)) or ((ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln1031_4_reg_6052_pp0_iter8_reg = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln1031_4_reg_6052 = ap_const_lv1_1)) or ((ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln1031_4_reg_6052 = ap_const_lv1_0)))) then 
            onflag_4_TDATA_blk_n <= onflag_4_TREADY_int_regslice;
        else 
            onflag_4_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    onflag_4_TDATA_int_regslice_assign_proc : process(ap_enable_reg_pp0_iter8, icmp_ln1031_4_reg_6052, ap_block_pp0_stage0_01001)
    begin
        if (((ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_01001))) then
            if ((icmp_ln1031_4_reg_6052 = ap_const_lv1_1)) then 
                onflag_4_TDATA_int_regslice <= ap_const_lv8_1;
            elsif ((icmp_ln1031_4_reg_6052 = ap_const_lv1_0)) then 
                onflag_4_TDATA_int_regslice <= ap_const_lv8_0;
            else 
                onflag_4_TDATA_int_regslice <= "XXXXXXXX";
            end if;
        else 
            onflag_4_TDATA_int_regslice <= "XXXXXXXX";
        end if; 
    end process;

    onflag_4_TVALID <= regslice_both_onflag_4_U_vld_out;

    onflag_4_TVALID_int_regslice_assign_proc : process(ap_enable_reg_pp0_iter8, icmp_ln1031_4_reg_6052, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln1031_4_reg_6052 = ap_const_lv1_1)) or ((ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln1031_4_reg_6052 = ap_const_lv1_0)))) then 
            onflag_4_TVALID_int_regslice <= ap_const_logic_1;
        else 
            onflag_4_TVALID_int_regslice <= ap_const_logic_0;
        end if; 
    end process;


    onflag_5_TDATA_blk_n_assign_proc : process(ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9, icmp_ln1031_5_reg_6056, icmp_ln1031_5_reg_6056_pp0_iter8_reg, ap_block_pp0_stage0, onflag_5_TREADY_int_regslice)
    begin
        if ((((ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln1031_5_reg_6056_pp0_iter8_reg = ap_const_lv1_1)) or ((ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln1031_5_reg_6056_pp0_iter8_reg = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln1031_5_reg_6056 = ap_const_lv1_1)) or ((ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln1031_5_reg_6056 = ap_const_lv1_0)))) then 
            onflag_5_TDATA_blk_n <= onflag_5_TREADY_int_regslice;
        else 
            onflag_5_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    onflag_5_TDATA_int_regslice_assign_proc : process(ap_enable_reg_pp0_iter8, icmp_ln1031_5_reg_6056, ap_block_pp0_stage0_01001)
    begin
        if (((ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_01001))) then
            if ((icmp_ln1031_5_reg_6056 = ap_const_lv1_1)) then 
                onflag_5_TDATA_int_regslice <= ap_const_lv8_1;
            elsif ((icmp_ln1031_5_reg_6056 = ap_const_lv1_0)) then 
                onflag_5_TDATA_int_regslice <= ap_const_lv8_0;
            else 
                onflag_5_TDATA_int_regslice <= "XXXXXXXX";
            end if;
        else 
            onflag_5_TDATA_int_regslice <= "XXXXXXXX";
        end if; 
    end process;

    onflag_5_TVALID <= regslice_both_onflag_5_U_vld_out;

    onflag_5_TVALID_int_regslice_assign_proc : process(ap_enable_reg_pp0_iter8, icmp_ln1031_5_reg_6056, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln1031_5_reg_6056 = ap_const_lv1_1)) or ((ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln1031_5_reg_6056 = ap_const_lv1_0)))) then 
            onflag_5_TVALID_int_regslice <= ap_const_logic_1;
        else 
            onflag_5_TVALID_int_regslice <= ap_const_logic_0;
        end if; 
    end process;


    onflag_6_TDATA_blk_n_assign_proc : process(ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9, icmp_ln1031_6_reg_6060, icmp_ln1031_6_reg_6060_pp0_iter8_reg, ap_block_pp0_stage0, onflag_6_TREADY_int_regslice)
    begin
        if ((((ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln1031_6_reg_6060_pp0_iter8_reg = ap_const_lv1_1)) or ((ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln1031_6_reg_6060_pp0_iter8_reg = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln1031_6_reg_6060 = ap_const_lv1_1)) or ((ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln1031_6_reg_6060 = ap_const_lv1_0)))) then 
            onflag_6_TDATA_blk_n <= onflag_6_TREADY_int_regslice;
        else 
            onflag_6_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    onflag_6_TDATA_int_regslice_assign_proc : process(ap_enable_reg_pp0_iter8, icmp_ln1031_6_reg_6060, ap_block_pp0_stage0_01001)
    begin
        if (((ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_01001))) then
            if ((icmp_ln1031_6_reg_6060 = ap_const_lv1_1)) then 
                onflag_6_TDATA_int_regslice <= ap_const_lv8_1;
            elsif ((icmp_ln1031_6_reg_6060 = ap_const_lv1_0)) then 
                onflag_6_TDATA_int_regslice <= ap_const_lv8_0;
            else 
                onflag_6_TDATA_int_regslice <= "XXXXXXXX";
            end if;
        else 
            onflag_6_TDATA_int_regslice <= "XXXXXXXX";
        end if; 
    end process;

    onflag_6_TVALID <= regslice_both_onflag_6_U_vld_out;

    onflag_6_TVALID_int_regslice_assign_proc : process(ap_enable_reg_pp0_iter8, icmp_ln1031_6_reg_6060, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln1031_6_reg_6060 = ap_const_lv1_1)) or ((ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln1031_6_reg_6060 = ap_const_lv1_0)))) then 
            onflag_6_TVALID_int_regslice <= ap_const_logic_1;
        else 
            onflag_6_TVALID_int_regslice <= ap_const_logic_0;
        end if; 
    end process;


    onflag_7_TDATA_blk_n_assign_proc : process(ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9, icmp_ln1031_7_reg_6064, icmp_ln1031_7_reg_6064_pp0_iter8_reg, ap_block_pp0_stage0, onflag_7_TREADY_int_regslice)
    begin
        if ((((ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln1031_7_reg_6064_pp0_iter8_reg = ap_const_lv1_1)) or ((ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln1031_7_reg_6064_pp0_iter8_reg = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln1031_7_reg_6064 = ap_const_lv1_1)) or ((ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln1031_7_reg_6064 = ap_const_lv1_0)))) then 
            onflag_7_TDATA_blk_n <= onflag_7_TREADY_int_regslice;
        else 
            onflag_7_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    onflag_7_TDATA_int_regslice_assign_proc : process(ap_enable_reg_pp0_iter8, icmp_ln1031_7_reg_6064, ap_block_pp0_stage0_01001)
    begin
        if (((ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_01001))) then
            if ((icmp_ln1031_7_reg_6064 = ap_const_lv1_1)) then 
                onflag_7_TDATA_int_regslice <= ap_const_lv8_1;
            elsif ((icmp_ln1031_7_reg_6064 = ap_const_lv1_0)) then 
                onflag_7_TDATA_int_regslice <= ap_const_lv8_0;
            else 
                onflag_7_TDATA_int_regslice <= "XXXXXXXX";
            end if;
        else 
            onflag_7_TDATA_int_regslice <= "XXXXXXXX";
        end if; 
    end process;

    onflag_7_TVALID <= regslice_both_onflag_7_U_vld_out;

    onflag_7_TVALID_int_regslice_assign_proc : process(ap_enable_reg_pp0_iter8, icmp_ln1031_7_reg_6064, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln1031_7_reg_6064 = ap_const_lv1_1)) or ((ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln1031_7_reg_6064 = ap_const_lv1_0)))) then 
            onflag_7_TVALID_int_regslice <= ap_const_logic_1;
        else 
            onflag_7_TVALID_int_regslice <= ap_const_logic_0;
        end if; 
    end process;


    onflag_8_TDATA_blk_n_assign_proc : process(ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9, icmp_ln1031_8_reg_6068, icmp_ln1031_8_reg_6068_pp0_iter8_reg, ap_block_pp0_stage0, onflag_8_TREADY_int_regslice)
    begin
        if ((((ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln1031_8_reg_6068_pp0_iter8_reg = ap_const_lv1_1)) or ((ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln1031_8_reg_6068_pp0_iter8_reg = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln1031_8_reg_6068 = ap_const_lv1_1)) or ((ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln1031_8_reg_6068 = ap_const_lv1_0)))) then 
            onflag_8_TDATA_blk_n <= onflag_8_TREADY_int_regslice;
        else 
            onflag_8_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    onflag_8_TDATA_int_regslice_assign_proc : process(ap_enable_reg_pp0_iter8, icmp_ln1031_8_reg_6068, ap_block_pp0_stage0_01001)
    begin
        if (((ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_01001))) then
            if ((icmp_ln1031_8_reg_6068 = ap_const_lv1_1)) then 
                onflag_8_TDATA_int_regslice <= ap_const_lv8_1;
            elsif ((icmp_ln1031_8_reg_6068 = ap_const_lv1_0)) then 
                onflag_8_TDATA_int_regslice <= ap_const_lv8_0;
            else 
                onflag_8_TDATA_int_regslice <= "XXXXXXXX";
            end if;
        else 
            onflag_8_TDATA_int_regslice <= "XXXXXXXX";
        end if; 
    end process;

    onflag_8_TVALID <= regslice_both_onflag_8_U_vld_out;

    onflag_8_TVALID_int_regslice_assign_proc : process(ap_enable_reg_pp0_iter8, icmp_ln1031_8_reg_6068, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln1031_8_reg_6068 = ap_const_lv1_1)) or ((ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln1031_8_reg_6068 = ap_const_lv1_0)))) then 
            onflag_8_TVALID_int_regslice <= ap_const_logic_1;
        else 
            onflag_8_TVALID_int_regslice <= ap_const_logic_0;
        end if; 
    end process;


    onflag_9_TDATA_blk_n_assign_proc : process(ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9, icmp_ln1031_9_reg_6072, icmp_ln1031_9_reg_6072_pp0_iter8_reg, ap_block_pp0_stage0, onflag_9_TREADY_int_regslice)
    begin
        if ((((ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln1031_9_reg_6072_pp0_iter8_reg = ap_const_lv1_1)) or ((ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln1031_9_reg_6072_pp0_iter8_reg = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln1031_9_reg_6072 = ap_const_lv1_1)) or ((ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln1031_9_reg_6072 = ap_const_lv1_0)))) then 
            onflag_9_TDATA_blk_n <= onflag_9_TREADY_int_regslice;
        else 
            onflag_9_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    onflag_9_TDATA_int_regslice_assign_proc : process(ap_enable_reg_pp0_iter8, icmp_ln1031_9_reg_6072, ap_block_pp0_stage0_01001)
    begin
        if (((ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_01001))) then
            if ((icmp_ln1031_9_reg_6072 = ap_const_lv1_1)) then 
                onflag_9_TDATA_int_regslice <= ap_const_lv8_1;
            elsif ((icmp_ln1031_9_reg_6072 = ap_const_lv1_0)) then 
                onflag_9_TDATA_int_regslice <= ap_const_lv8_0;
            else 
                onflag_9_TDATA_int_regslice <= "XXXXXXXX";
            end if;
        else 
            onflag_9_TDATA_int_regslice <= "XXXXXXXX";
        end if; 
    end process;

    onflag_9_TVALID <= regslice_both_onflag_9_U_vld_out;

    onflag_9_TVALID_int_regslice_assign_proc : process(ap_enable_reg_pp0_iter8, icmp_ln1031_9_reg_6072, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln1031_9_reg_6072 = ap_const_lv1_1)) or ((ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln1031_9_reg_6072 = ap_const_lv1_0)))) then 
            onflag_9_TVALID_int_regslice <= ap_const_logic_1;
        else 
            onflag_9_TVALID_int_regslice <= ap_const_logic_0;
        end if; 
    end process;

    or_ln312_10_fu_4629_p2 <= (icmp_ln312_10_fu_4567_p2 or icmp_ln308_10_fu_4555_p2);
    or_ln312_11_fu_4845_p2 <= (icmp_ln312_11_fu_4783_p2 or icmp_ln308_11_fu_4771_p2);
    or_ln312_1_fu_2685_p2 <= (icmp_ln312_1_fu_2623_p2 or icmp_ln308_1_fu_2611_p2);
    or_ln312_2_fu_2901_p2 <= (icmp_ln312_2_fu_2839_p2 or icmp_ln308_2_fu_2827_p2);
    or_ln312_3_fu_3117_p2 <= (icmp_ln312_3_fu_3055_p2 or icmp_ln308_3_fu_3043_p2);
    or_ln312_4_fu_3333_p2 <= (icmp_ln312_4_fu_3271_p2 or icmp_ln308_4_fu_3259_p2);
    or_ln312_5_fu_3549_p2 <= (icmp_ln312_5_fu_3487_p2 or icmp_ln308_5_fu_3475_p2);
    or_ln312_6_fu_3765_p2 <= (icmp_ln312_6_fu_3703_p2 or icmp_ln308_6_fu_3691_p2);
    or_ln312_7_fu_3981_p2 <= (icmp_ln312_7_fu_3919_p2 or icmp_ln308_7_fu_3907_p2);
    or_ln312_8_fu_4197_p2 <= (icmp_ln312_8_fu_4135_p2 or icmp_ln308_8_fu_4123_p2);
    or_ln312_9_fu_4413_p2 <= (icmp_ln312_9_fu_4351_p2 or icmp_ln308_9_fu_4339_p2);
    or_ln312_fu_5116_p2 <= (icmp_ln312_fu_5054_p2 or icmp_ln308_fu_5042_p2);
    or_ln314_10_fu_4661_p2 <= (or_ln312_10_fu_4629_p2 or icmp_ln314_10_fu_4573_p2);
    or_ln314_11_fu_4877_p2 <= (or_ln312_11_fu_4845_p2 or icmp_ln314_11_fu_4789_p2);
    or_ln314_1_fu_2717_p2 <= (or_ln312_1_fu_2685_p2 or icmp_ln314_1_fu_2629_p2);
    or_ln314_2_fu_2933_p2 <= (or_ln312_2_fu_2901_p2 or icmp_ln314_2_fu_2845_p2);
    or_ln314_3_fu_3149_p2 <= (or_ln312_3_fu_3117_p2 or icmp_ln314_3_fu_3061_p2);
    or_ln314_4_fu_3365_p2 <= (or_ln312_4_fu_3333_p2 or icmp_ln314_4_fu_3277_p2);
    or_ln314_5_fu_3581_p2 <= (or_ln312_5_fu_3549_p2 or icmp_ln314_5_fu_3493_p2);
    or_ln314_6_fu_3797_p2 <= (or_ln312_6_fu_3765_p2 or icmp_ln314_6_fu_3709_p2);
    or_ln314_7_fu_4013_p2 <= (or_ln312_7_fu_3981_p2 or icmp_ln314_7_fu_3925_p2);
    or_ln314_8_fu_4229_p2 <= (or_ln312_8_fu_4197_p2 or icmp_ln314_8_fu_4141_p2);
    or_ln314_9_fu_4445_p2 <= (or_ln312_9_fu_4413_p2 or icmp_ln314_9_fu_4357_p2);
    or_ln314_fu_5148_p2 <= (or_ln312_fu_5116_p2 or icmp_ln314_fu_5060_p2);
    p_Result_10_fu_3433_p3 <= reg_5_fu_3425_p1(63 downto 63);
    p_Result_11_fu_3463_p3 <= (ap_const_lv1_1 & trunc_ln300_5_fu_3455_p1);
    p_Result_12_fu_3649_p3 <= reg_6_fu_3641_p1(63 downto 63);
    p_Result_13_fu_3679_p3 <= (ap_const_lv1_1 & trunc_ln300_6_fu_3671_p1);
    p_Result_14_fu_3865_p3 <= reg_7_fu_3857_p1(63 downto 63);
    p_Result_15_fu_3895_p3 <= (ap_const_lv1_1 & trunc_ln300_7_fu_3887_p1);
    p_Result_16_fu_4081_p3 <= reg_8_fu_4073_p1(63 downto 63);
    p_Result_17_fu_4111_p3 <= (ap_const_lv1_1 & trunc_ln300_8_fu_4103_p1);
    p_Result_18_fu_4297_p3 <= reg_9_fu_4289_p1(63 downto 63);
    p_Result_19_fu_4327_p3 <= (ap_const_lv1_1 & trunc_ln300_9_fu_4319_p1);
    p_Result_1_fu_5030_p3 <= (ap_const_lv1_1 & trunc_ln300_fu_5022_p1);
    p_Result_20_fu_4513_p3 <= reg_10_fu_4505_p1(63 downto 63);
    p_Result_21_fu_4543_p3 <= (ap_const_lv1_1 & trunc_ln300_10_fu_4535_p1);
    p_Result_22_fu_4729_p3 <= reg_11_fu_4721_p1(63 downto 63);
    p_Result_23_fu_4759_p3 <= (ap_const_lv1_1 & trunc_ln300_11_fu_4751_p1);
    p_Result_2_fu_2569_p3 <= reg_1_fu_2561_p1(63 downto 63);
    p_Result_3_fu_2599_p3 <= (ap_const_lv1_1 & trunc_ln300_1_fu_2591_p1);
    p_Result_4_fu_2785_p3 <= reg_2_fu_2777_p1(63 downto 63);
    p_Result_5_fu_2815_p3 <= (ap_const_lv1_1 & trunc_ln300_2_fu_2807_p1);
    p_Result_6_fu_3001_p3 <= reg_3_fu_2993_p1(63 downto 63);
    p_Result_7_fu_3031_p3 <= (ap_const_lv1_1 & trunc_ln300_3_fu_3023_p1);
    p_Result_8_fu_3217_p3 <= reg_4_fu_3209_p1(63 downto 63);
    p_Result_9_fu_3247_p3 <= (ap_const_lv1_1 & trunc_ln300_4_fu_3239_p1);
    p_Result_s_fu_5000_p3 <= reg_fu_4992_p1(63 downto 63);
    reg_10_fu_4505_p1 <= grp_fu_918_p2;
    reg_11_fu_4721_p1 <= grp_fu_923_p2;
    reg_1_fu_2561_p1 <= grp_fu_873_p2;
    reg_2_fu_2777_p1 <= grp_fu_878_p2;
    reg_3_fu_2993_p1 <= grp_fu_883_p2;
    reg_4_fu_3209_p1 <= grp_fu_888_p2;
    reg_5_fu_3425_p1 <= grp_fu_893_p2;
    reg_6_fu_3641_p1 <= grp_fu_898_p2;
    reg_7_fu_3857_p1 <= grp_fu_903_p2;
    reg_8_fu_4073_p1 <= grp_fu_908_p2;
    reg_9_fu_4289_p1 <= grp_fu_913_p2;
    reg_fu_4992_p1 <= grp_fu_928_p2;
    ret_V_11_fu_2298_p2 <= std_logic_vector(unsigned(zext_ln1496_3_fu_2294_p1) + unsigned(ap_const_lv15_7FDC));
    ret_V_13_fu_1306_p3 <= (trunc_ln1494_4_fu_1296_p4 & ss_V_4_fu_1290_p2);
    ret_V_14_fu_2326_p2 <= std_logic_vector(unsigned(zext_ln1496_4_fu_2322_p1) + unsigned(ap_const_lv15_7FDC));
    ret_V_16_fu_1387_p3 <= (trunc_ln1494_5_fu_1377_p4 & ss_V_5_fu_1371_p2);
    ret_V_17_fu_2354_p2 <= std_logic_vector(unsigned(zext_ln1496_5_fu_2350_p1) + unsigned(ap_const_lv15_7FDC));
    ret_V_19_fu_1468_p3 <= (trunc_ln1494_6_fu_1458_p4 & ss_V_6_fu_1452_p2);
    ret_V_20_fu_2382_p2 <= std_logic_vector(unsigned(zext_ln1496_6_fu_2378_p1) + unsigned(ap_const_lv15_7FDC));
    ret_V_22_fu_1549_p3 <= (trunc_ln1494_7_fu_1539_p4 & ss_V_7_fu_1533_p2);
    ret_V_23_fu_2410_p2 <= std_logic_vector(unsigned(zext_ln1496_7_fu_2406_p1) + unsigned(ap_const_lv15_7FDC));
    ret_V_25_fu_1630_p3 <= (trunc_ln1494_8_fu_1620_p4 & ss_V_8_fu_1614_p2);
    ret_V_26_fu_2438_p2 <= std_logic_vector(unsigned(zext_ln1496_8_fu_2434_p1) + unsigned(ap_const_lv15_7FDC));
    ret_V_28_fu_1711_p3 <= (trunc_ln1494_9_fu_1701_p4 & ss_V_9_fu_1695_p2);
    ret_V_29_fu_2466_p2 <= std_logic_vector(unsigned(zext_ln1496_9_fu_2462_p1) + unsigned(ap_const_lv15_7FDC));
    ret_V_2_fu_2550_p2 <= std_logic_vector(unsigned(zext_ln1496_fu_2546_p1) + unsigned(ap_const_lv15_7FDC));
    ret_V_31_fu_1792_p3 <= (trunc_ln1494_s_fu_1782_p4 & ss_V_10_fu_1776_p2);
    ret_V_32_fu_2494_p2 <= std_logic_vector(unsigned(zext_ln1496_10_fu_2490_p1) + unsigned(ap_const_lv15_7FDC));
    ret_V_34_fu_1873_p3 <= (trunc_ln1494_10_fu_1863_p4 & ss_V_11_fu_1857_p2);
    ret_V_35_fu_2522_p2 <= std_logic_vector(unsigned(zext_ln1496_11_fu_2518_p1) + unsigned(ap_const_lv15_7FDC));
    ret_V_37_fu_1001_p4 <= FIFO_1_TDATA_int_regslice(11 downto 6);
    ret_V_38_fu_1082_p4 <= FIFO_2_TDATA_int_regslice(11 downto 6);
    ret_V_39_fu_1163_p4 <= FIFO_3_TDATA_int_regslice(11 downto 6);
    ret_V_3_fu_1063_p3 <= (trunc_ln1494_1_fu_1053_p4 & ss_V_1_fu_1047_p2);
    ret_V_40_fu_1244_p4 <= FIFO_4_TDATA_int_regslice(11 downto 6);
    ret_V_41_fu_1325_p4 <= FIFO_5_TDATA_int_regslice(11 downto 6);
    ret_V_42_fu_1406_p4 <= FIFO_6_TDATA_int_regslice(11 downto 6);
    ret_V_43_fu_1487_p4 <= FIFO_7_TDATA_int_regslice(11 downto 6);
    ret_V_44_fu_1568_p4 <= FIFO_8_TDATA_int_regslice(11 downto 6);
    ret_V_45_fu_1649_p4 <= FIFO_9_TDATA_int_regslice(11 downto 6);
    ret_V_46_fu_1730_p4 <= FIFO_10_TDATA_int_regslice(11 downto 6);
    ret_V_47_fu_1811_p4 <= FIFO_11_TDATA_int_regslice(11 downto 6);
    ret_V_5_fu_2242_p2 <= std_logic_vector(unsigned(zext_ln1496_1_fu_2238_p1) + unsigned(ap_const_lv15_7FDC));
    ret_V_6_fu_1144_p3 <= (trunc_ln1494_2_fu_1134_p4 & ss_V_2_fu_1128_p2);
    ret_V_8_fu_2270_p2 <= std_logic_vector(unsigned(zext_ln1496_2_fu_2266_p1) + unsigned(ap_const_lv15_7FDC));
    ret_V_9_fu_1225_p3 <= (trunc_ln1494_3_fu_1215_p4 & ss_V_3_fu_1209_p2);
    ret_V_fu_2184_p3 <= (trunc_ln2_reg_5374_pp0_iter1_reg & ss_V_fu_2178_p2);
    select_ln312_10_fu_4699_p3 <= 
        trunc_ln334_8_fu_4539_p1 when (and_ln312_10_fu_4693_p2(0) = '1') else 
        select_ln333_10_fu_4679_p3;
    select_ln312_11_fu_4915_p3 <= 
        trunc_ln334_9_fu_4755_p1 when (and_ln312_11_fu_4909_p2(0) = '1') else 
        select_ln333_11_fu_4895_p3;
    select_ln312_1_fu_2755_p3 <= 
        trunc_ln313_1_fu_2595_p1 when (and_ln312_1_fu_2749_p2(0) = '1') else 
        select_ln333_1_fu_2735_p3;
    select_ln312_2_fu_2971_p3 <= 
        trunc_ln334_fu_2811_p1 when (and_ln312_2_fu_2965_p2(0) = '1') else 
        select_ln333_2_fu_2951_p3;
    select_ln312_3_fu_3187_p3 <= 
        trunc_ln334_1_fu_3027_p1 when (and_ln312_3_fu_3181_p2(0) = '1') else 
        select_ln333_3_fu_3167_p3;
    select_ln312_4_fu_3403_p3 <= 
        trunc_ln334_2_fu_3243_p1 when (and_ln312_4_fu_3397_p2(0) = '1') else 
        select_ln333_4_fu_3383_p3;
    select_ln312_5_fu_3619_p3 <= 
        trunc_ln334_3_fu_3459_p1 when (and_ln312_5_fu_3613_p2(0) = '1') else 
        select_ln333_5_fu_3599_p3;
    select_ln312_6_fu_3835_p3 <= 
        trunc_ln334_4_fu_3675_p1 when (and_ln312_6_fu_3829_p2(0) = '1') else 
        select_ln333_6_fu_3815_p3;
    select_ln312_7_fu_4051_p3 <= 
        trunc_ln334_5_fu_3891_p1 when (and_ln312_7_fu_4045_p2(0) = '1') else 
        select_ln333_7_fu_4031_p3;
    select_ln312_8_fu_4267_p3 <= 
        trunc_ln334_6_fu_4107_p1 when (and_ln312_8_fu_4261_p2(0) = '1') else 
        select_ln333_8_fu_4247_p3;
    select_ln312_9_fu_4483_p3 <= 
        trunc_ln334_7_fu_4323_p1 when (and_ln312_9_fu_4477_p2(0) = '1') else 
        select_ln333_9_fu_4463_p3;
    select_ln312_fu_5186_p3 <= 
        trunc_ln313_fu_5026_p1 when (and_ln312_fu_5180_p2(0) = '1') else 
        select_ln333_fu_5166_p3;
    select_ln315_10_fu_4653_p3 <= 
        trunc_ln324_10_fu_4615_p1 when (and_ln315_21_fu_4647_p2(0) = '1') else 
        ap_const_lv17_0;
    select_ln315_11_fu_4869_p3 <= 
        trunc_ln324_11_fu_4831_p1 when (and_ln315_23_fu_4863_p2(0) = '1') else 
        ap_const_lv17_0;
    select_ln315_1_fu_2709_p3 <= 
        trunc_ln324_1_fu_2671_p1 when (and_ln315_3_fu_2703_p2(0) = '1') else 
        ap_const_lv17_0;
    select_ln315_2_fu_2925_p3 <= 
        trunc_ln324_2_fu_2887_p1 when (and_ln315_5_fu_2919_p2(0) = '1') else 
        ap_const_lv17_0;
    select_ln315_3_fu_3141_p3 <= 
        trunc_ln324_3_fu_3103_p1 when (and_ln315_7_fu_3135_p2(0) = '1') else 
        ap_const_lv17_0;
    select_ln315_4_fu_3357_p3 <= 
        trunc_ln324_4_fu_3319_p1 when (and_ln315_9_fu_3351_p2(0) = '1') else 
        ap_const_lv17_0;
    select_ln315_5_fu_3573_p3 <= 
        trunc_ln324_5_fu_3535_p1 when (and_ln315_11_fu_3567_p2(0) = '1') else 
        ap_const_lv17_0;
    select_ln315_6_fu_3789_p3 <= 
        trunc_ln324_6_fu_3751_p1 when (and_ln315_13_fu_3783_p2(0) = '1') else 
        ap_const_lv17_0;
    select_ln315_7_fu_4005_p3 <= 
        trunc_ln324_7_fu_3967_p1 when (and_ln315_15_fu_3999_p2(0) = '1') else 
        ap_const_lv17_0;
    select_ln315_8_fu_4221_p3 <= 
        trunc_ln324_8_fu_4183_p1 when (and_ln315_17_fu_4215_p2(0) = '1') else 
        ap_const_lv17_0;
    select_ln315_9_fu_4437_p3 <= 
        trunc_ln324_9_fu_4399_p1 when (and_ln315_19_fu_4431_p2(0) = '1') else 
        ap_const_lv17_0;
    select_ln315_fu_5140_p3 <= 
        trunc_ln324_fu_5102_p1 when (and_ln315_1_fu_5134_p2(0) = '1') else 
        ap_const_lv17_0;
    select_ln333_10_fu_4679_p3 <= 
        shl_ln335_10_fu_4623_p2 when (and_ln333_10_fu_4673_p2(0) = '1') else 
        select_ln315_10_fu_4653_p3;
    select_ln333_11_fu_4895_p3 <= 
        shl_ln335_11_fu_4839_p2 when (and_ln333_11_fu_4889_p2(0) = '1') else 
        select_ln315_11_fu_4869_p3;
    select_ln333_1_fu_2735_p3 <= 
        shl_ln335_1_fu_2679_p2 when (and_ln333_1_fu_2729_p2(0) = '1') else 
        select_ln315_1_fu_2709_p3;
    select_ln333_2_fu_2951_p3 <= 
        shl_ln335_2_fu_2895_p2 when (and_ln333_2_fu_2945_p2(0) = '1') else 
        select_ln315_2_fu_2925_p3;
    select_ln333_3_fu_3167_p3 <= 
        shl_ln335_3_fu_3111_p2 when (and_ln333_3_fu_3161_p2(0) = '1') else 
        select_ln315_3_fu_3141_p3;
    select_ln333_4_fu_3383_p3 <= 
        shl_ln335_4_fu_3327_p2 when (and_ln333_4_fu_3377_p2(0) = '1') else 
        select_ln315_4_fu_3357_p3;
    select_ln333_5_fu_3599_p3 <= 
        shl_ln335_5_fu_3543_p2 when (and_ln333_5_fu_3593_p2(0) = '1') else 
        select_ln315_5_fu_3573_p3;
    select_ln333_6_fu_3815_p3 <= 
        shl_ln335_6_fu_3759_p2 when (and_ln333_6_fu_3809_p2(0) = '1') else 
        select_ln315_6_fu_3789_p3;
    select_ln333_7_fu_4031_p3 <= 
        shl_ln335_7_fu_3975_p2 when (and_ln333_7_fu_4025_p2(0) = '1') else 
        select_ln315_7_fu_4005_p3;
    select_ln333_8_fu_4247_p3 <= 
        shl_ln335_8_fu_4191_p2 when (and_ln333_8_fu_4241_p2(0) = '1') else 
        select_ln315_8_fu_4221_p3;
    select_ln333_9_fu_4463_p3 <= 
        shl_ln335_9_fu_4407_p2 when (and_ln333_9_fu_4457_p2(0) = '1') else 
        select_ln315_9_fu_4437_p3;
    select_ln333_fu_5166_p3 <= 
        shl_ln335_fu_5110_p2 when (and_ln333_fu_5160_p2(0) = '1') else 
        select_ln315_fu_5140_p3;
    select_ln344_10_fu_4713_p3 <= 
        sub_ln455_10_fu_4707_p2 when (p_Result_20_fu_4513_p3(0) = '1') else 
        select_ln312_10_fu_4699_p3;
    select_ln344_11_fu_4929_p3 <= 
        sub_ln455_11_fu_4923_p2 when (p_Result_22_fu_4729_p3(0) = '1') else 
        select_ln312_11_fu_4915_p3;
    select_ln344_1_fu_2769_p3 <= 
        sub_ln455_1_fu_2763_p2 when (p_Result_2_fu_2569_p3(0) = '1') else 
        select_ln312_1_fu_2755_p3;
    select_ln344_2_fu_2985_p3 <= 
        sub_ln455_2_fu_2979_p2 when (p_Result_4_fu_2785_p3(0) = '1') else 
        select_ln312_2_fu_2971_p3;
    select_ln344_3_fu_3201_p3 <= 
        sub_ln455_3_fu_3195_p2 when (p_Result_6_fu_3001_p3(0) = '1') else 
        select_ln312_3_fu_3187_p3;
    select_ln344_4_fu_3417_p3 <= 
        sub_ln455_4_fu_3411_p2 when (p_Result_8_fu_3217_p3(0) = '1') else 
        select_ln312_4_fu_3403_p3;
    select_ln344_5_fu_3633_p3 <= 
        sub_ln455_5_fu_3627_p2 when (p_Result_10_fu_3433_p3(0) = '1') else 
        select_ln312_5_fu_3619_p3;
    select_ln344_6_fu_3849_p3 <= 
        sub_ln455_6_fu_3843_p2 when (p_Result_12_fu_3649_p3(0) = '1') else 
        select_ln312_6_fu_3835_p3;
    select_ln344_7_fu_4065_p3 <= 
        sub_ln455_7_fu_4059_p2 when (p_Result_14_fu_3865_p3(0) = '1') else 
        select_ln312_7_fu_4051_p3;
    select_ln344_8_fu_4281_p3 <= 
        sub_ln455_8_fu_4275_p2 when (p_Result_16_fu_4081_p3(0) = '1') else 
        select_ln312_8_fu_4267_p3;
    select_ln344_9_fu_4497_p3 <= 
        sub_ln455_9_fu_4491_p2 when (p_Result_18_fu_4297_p3(0) = '1') else 
        select_ln312_9_fu_4483_p3;
    select_ln344_fu_5200_p3 <= 
        sub_ln455_fu_5194_p2 when (p_Result_s_fu_5000_p3(0) = '1') else 
        select_ln312_fu_5186_p3;
    sense_s_address0 <= zext_ln541_12_fu_2191_p1(4 - 1 downto 0);
    sense_s_address1 <= zext_ln541_23_fu_1881_p1(4 - 1 downto 0);
    sense_s_address10 <= zext_ln541_14_fu_1152_p1(4 - 1 downto 0);
    sense_s_address11 <= zext_ln541_13_fu_1071_p1(4 - 1 downto 0);
    sense_s_address2 <= zext_ln541_22_fu_1800_p1(4 - 1 downto 0);
    sense_s_address3 <= zext_ln541_21_fu_1719_p1(4 - 1 downto 0);
    sense_s_address4 <= zext_ln541_20_fu_1638_p1(4 - 1 downto 0);
    sense_s_address5 <= zext_ln541_19_fu_1557_p1(4 - 1 downto 0);
    sense_s_address6 <= zext_ln541_18_fu_1476_p1(4 - 1 downto 0);
    sense_s_address7 <= zext_ln541_17_fu_1395_p1(4 - 1 downto 0);
    sense_s_address8 <= zext_ln541_16_fu_1314_p1(4 - 1 downto 0);
    sense_s_address9 <= zext_ln541_15_fu_1233_p1(4 - 1 downto 0);

    sense_s_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            sense_s_ce0 <= ap_const_logic_1;
        else 
            sense_s_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    sense_s_ce1_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            sense_s_ce1 <= ap_const_logic_1;
        else 
            sense_s_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    sense_s_ce10_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            sense_s_ce10 <= ap_const_logic_1;
        else 
            sense_s_ce10 <= ap_const_logic_0;
        end if; 
    end process;


    sense_s_ce11_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            sense_s_ce11 <= ap_const_logic_1;
        else 
            sense_s_ce11 <= ap_const_logic_0;
        end if; 
    end process;


    sense_s_ce2_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            sense_s_ce2 <= ap_const_logic_1;
        else 
            sense_s_ce2 <= ap_const_logic_0;
        end if; 
    end process;


    sense_s_ce3_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            sense_s_ce3 <= ap_const_logic_1;
        else 
            sense_s_ce3 <= ap_const_logic_0;
        end if; 
    end process;


    sense_s_ce4_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            sense_s_ce4 <= ap_const_logic_1;
        else 
            sense_s_ce4 <= ap_const_logic_0;
        end if; 
    end process;


    sense_s_ce5_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            sense_s_ce5 <= ap_const_logic_1;
        else 
            sense_s_ce5 <= ap_const_logic_0;
        end if; 
    end process;


    sense_s_ce6_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            sense_s_ce6 <= ap_const_logic_1;
        else 
            sense_s_ce6 <= ap_const_logic_0;
        end if; 
    end process;


    sense_s_ce7_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            sense_s_ce7 <= ap_const_logic_1;
        else 
            sense_s_ce7 <= ap_const_logic_0;
        end if; 
    end process;


    sense_s_ce8_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            sense_s_ce8 <= ap_const_logic_1;
        else 
            sense_s_ce8 <= ap_const_logic_0;
        end if; 
    end process;


    sense_s_ce9_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            sense_s_ce9 <= ap_const_logic_1;
        else 
            sense_s_ce9 <= ap_const_logic_0;
        end if; 
    end process;

        sext_ln311_10_fu_4591_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sh_amt_21_fu_4585_p2),32));

    sext_ln311_10cast_fu_4619_p1 <= sext_ln311_10_fu_4591_p1(17 - 1 downto 0);
        sext_ln311_11_fu_4807_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sh_amt_23_fu_4801_p2),32));

    sext_ln311_11cast_fu_4835_p1 <= sext_ln311_11_fu_4807_p1(17 - 1 downto 0);
        sext_ln311_1_fu_2647_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sh_amt_3_fu_2641_p2),32));

    sext_ln311_1cast_fu_2675_p1 <= sext_ln311_1_fu_2647_p1(17 - 1 downto 0);
        sext_ln311_2_fu_2863_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sh_amt_5_fu_2857_p2),32));

    sext_ln311_2cast_fu_2891_p1 <= sext_ln311_2_fu_2863_p1(17 - 1 downto 0);
        sext_ln311_3_fu_3079_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sh_amt_7_fu_3073_p2),32));

    sext_ln311_3cast_fu_3107_p1 <= sext_ln311_3_fu_3079_p1(17 - 1 downto 0);
        sext_ln311_4_fu_3295_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sh_amt_9_fu_3289_p2),32));

    sext_ln311_4cast_fu_3323_p1 <= sext_ln311_4_fu_3295_p1(17 - 1 downto 0);
        sext_ln311_5_fu_3511_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sh_amt_11_fu_3505_p2),32));

    sext_ln311_5cast_fu_3539_p1 <= sext_ln311_5_fu_3511_p1(17 - 1 downto 0);
        sext_ln311_6_fu_3727_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sh_amt_13_fu_3721_p2),32));

    sext_ln311_6cast_fu_3755_p1 <= sext_ln311_6_fu_3727_p1(17 - 1 downto 0);
        sext_ln311_7_fu_3943_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sh_amt_15_fu_3937_p2),32));

    sext_ln311_7cast_fu_3971_p1 <= sext_ln311_7_fu_3943_p1(17 - 1 downto 0);
        sext_ln311_8_fu_4159_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sh_amt_17_fu_4153_p2),32));

    sext_ln311_8cast_fu_4187_p1 <= sext_ln311_8_fu_4159_p1(17 - 1 downto 0);
        sext_ln311_9_fu_4375_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sh_amt_19_fu_4369_p2),32));

    sext_ln311_9cast_fu_4403_p1 <= sext_ln311_9_fu_4375_p1(17 - 1 downto 0);
        sext_ln311_fu_5078_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sh_amt_1_fu_5072_p2),32));

    sext_ln311cast_fu_5106_p1 <= sext_ln311_fu_5078_p1(17 - 1 downto 0);
        sext_ln317_10_fu_4601_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sh_amt_20_fu_4561_p2),32));

        sext_ln317_11_fu_4817_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sh_amt_22_fu_4777_p2),32));

        sext_ln317_1_fu_2657_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sh_amt_2_fu_2617_p2),32));

        sext_ln317_2_fu_2873_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sh_amt_4_fu_2833_p2),32));

        sext_ln317_3_fu_3089_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sh_amt_6_fu_3049_p2),32));

        sext_ln317_4_fu_3305_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sh_amt_8_fu_3265_p2),32));

        sext_ln317_5_fu_3521_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sh_amt_10_fu_3481_p2),32));

        sext_ln317_6_fu_3737_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sh_amt_12_fu_3697_p2),32));

        sext_ln317_7_fu_3953_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sh_amt_14_fu_3913_p2),32));

        sext_ln317_8_fu_4169_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sh_amt_16_fu_4129_p2),32));

        sext_ln317_9_fu_4385_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sh_amt_18_fu_4345_p2),32));

        sext_ln317_fu_5088_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sh_amt_fu_5048_p2),32));

    sh_amt_10_fu_3481_p2 <= std_logic_vector(unsigned(ap_const_lv12_433) - unsigned(zext_ln296_5_fu_3451_p1));
    sh_amt_11_fu_3505_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(sh_amt_10_fu_3481_p2));
    sh_amt_12_fu_3697_p2 <= std_logic_vector(unsigned(ap_const_lv12_433) - unsigned(zext_ln296_6_fu_3667_p1));
    sh_amt_13_fu_3721_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(sh_amt_12_fu_3697_p2));
    sh_amt_14_fu_3913_p2 <= std_logic_vector(unsigned(ap_const_lv12_433) - unsigned(zext_ln296_7_fu_3883_p1));
    sh_amt_15_fu_3937_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(sh_amt_14_fu_3913_p2));
    sh_amt_16_fu_4129_p2 <= std_logic_vector(unsigned(ap_const_lv12_433) - unsigned(zext_ln296_8_fu_4099_p1));
    sh_amt_17_fu_4153_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(sh_amt_16_fu_4129_p2));
    sh_amt_18_fu_4345_p2 <= std_logic_vector(unsigned(ap_const_lv12_433) - unsigned(zext_ln296_9_fu_4315_p1));
    sh_amt_19_fu_4369_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(sh_amt_18_fu_4345_p2));
    sh_amt_1_fu_5072_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(sh_amt_fu_5048_p2));
    sh_amt_20_fu_4561_p2 <= std_logic_vector(unsigned(ap_const_lv12_433) - unsigned(zext_ln296_10_fu_4531_p1));
    sh_amt_21_fu_4585_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(sh_amt_20_fu_4561_p2));
    sh_amt_22_fu_4777_p2 <= std_logic_vector(unsigned(ap_const_lv12_433) - unsigned(zext_ln296_11_fu_4747_p1));
    sh_amt_23_fu_4801_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(sh_amt_22_fu_4777_p2));
    sh_amt_2_fu_2617_p2 <= std_logic_vector(unsigned(ap_const_lv12_433) - unsigned(zext_ln296_1_fu_2587_p1));
    sh_amt_3_fu_2641_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(sh_amt_2_fu_2617_p2));
    sh_amt_4_fu_2833_p2 <= std_logic_vector(unsigned(ap_const_lv12_433) - unsigned(zext_ln296_2_fu_2803_p1));
    sh_amt_5_fu_2857_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(sh_amt_4_fu_2833_p2));
    sh_amt_6_fu_3049_p2 <= std_logic_vector(unsigned(ap_const_lv12_433) - unsigned(zext_ln296_3_fu_3019_p1));
    sh_amt_7_fu_3073_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(sh_amt_6_fu_3049_p2));
    sh_amt_8_fu_3265_p2 <= std_logic_vector(unsigned(ap_const_lv12_433) - unsigned(zext_ln296_4_fu_3235_p1));
    sh_amt_9_fu_3289_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(sh_amt_8_fu_3265_p2));
    sh_amt_fu_5048_p2 <= std_logic_vector(unsigned(ap_const_lv12_433) - unsigned(zext_ln296_fu_5018_p1));
    shl_ln335_10_fu_4623_p2 <= std_logic_vector(shift_left(unsigned(trunc_ln334_8_fu_4539_p1),to_integer(unsigned('0' & sext_ln311_10cast_fu_4619_p1(17-1 downto 0)))));
    shl_ln335_11_fu_4839_p2 <= std_logic_vector(shift_left(unsigned(trunc_ln334_9_fu_4755_p1),to_integer(unsigned('0' & sext_ln311_11cast_fu_4835_p1(17-1 downto 0)))));
    shl_ln335_1_fu_2679_p2 <= std_logic_vector(shift_left(unsigned(trunc_ln313_1_fu_2595_p1),to_integer(unsigned('0' & sext_ln311_1cast_fu_2675_p1(17-1 downto 0)))));
    shl_ln335_2_fu_2895_p2 <= std_logic_vector(shift_left(unsigned(trunc_ln334_fu_2811_p1),to_integer(unsigned('0' & sext_ln311_2cast_fu_2891_p1(17-1 downto 0)))));
    shl_ln335_3_fu_3111_p2 <= std_logic_vector(shift_left(unsigned(trunc_ln334_1_fu_3027_p1),to_integer(unsigned('0' & sext_ln311_3cast_fu_3107_p1(17-1 downto 0)))));
    shl_ln335_4_fu_3327_p2 <= std_logic_vector(shift_left(unsigned(trunc_ln334_2_fu_3243_p1),to_integer(unsigned('0' & sext_ln311_4cast_fu_3323_p1(17-1 downto 0)))));
    shl_ln335_5_fu_3543_p2 <= std_logic_vector(shift_left(unsigned(trunc_ln334_3_fu_3459_p1),to_integer(unsigned('0' & sext_ln311_5cast_fu_3539_p1(17-1 downto 0)))));
    shl_ln335_6_fu_3759_p2 <= std_logic_vector(shift_left(unsigned(trunc_ln334_4_fu_3675_p1),to_integer(unsigned('0' & sext_ln311_6cast_fu_3755_p1(17-1 downto 0)))));
    shl_ln335_7_fu_3975_p2 <= std_logic_vector(shift_left(unsigned(trunc_ln334_5_fu_3891_p1),to_integer(unsigned('0' & sext_ln311_7cast_fu_3971_p1(17-1 downto 0)))));
    shl_ln335_8_fu_4191_p2 <= std_logic_vector(shift_left(unsigned(trunc_ln334_6_fu_4107_p1),to_integer(unsigned('0' & sext_ln311_8cast_fu_4187_p1(17-1 downto 0)))));
    shl_ln335_9_fu_4407_p2 <= std_logic_vector(shift_left(unsigned(trunc_ln334_7_fu_4323_p1),to_integer(unsigned('0' & sext_ln311_9cast_fu_4403_p1(17-1 downto 0)))));
    shl_ln335_fu_5110_p2 <= std_logic_vector(shift_left(unsigned(trunc_ln313_fu_5026_p1),to_integer(unsigned('0' & sext_ln311cast_fu_5106_p1(17-1 downto 0)))));
    ss_V_10_fu_1776_p2 <= std_logic_vector(unsigned(add_ln214_20_fu_1770_p2) + unsigned(zext_ln214_10_fu_1766_p1));
    ss_V_11_fu_1857_p2 <= std_logic_vector(unsigned(add_ln214_22_fu_1851_p2) + unsigned(zext_ln214_11_fu_1847_p1));
    ss_V_1_fu_1047_p2 <= std_logic_vector(unsigned(add_ln214_2_fu_1041_p2) + unsigned(zext_ln214_1_fu_1037_p1));
    ss_V_2_fu_1128_p2 <= std_logic_vector(unsigned(add_ln214_4_fu_1122_p2) + unsigned(zext_ln214_2_fu_1118_p1));
    ss_V_3_fu_1209_p2 <= std_logic_vector(unsigned(add_ln214_6_fu_1203_p2) + unsigned(zext_ln214_3_fu_1199_p1));
    ss_V_4_fu_1290_p2 <= std_logic_vector(unsigned(add_ln214_8_fu_1284_p2) + unsigned(zext_ln214_4_fu_1280_p1));
    ss_V_5_fu_1371_p2 <= std_logic_vector(unsigned(add_ln214_10_fu_1365_p2) + unsigned(zext_ln214_5_fu_1361_p1));
    ss_V_6_fu_1452_p2 <= std_logic_vector(unsigned(add_ln214_12_fu_1446_p2) + unsigned(zext_ln214_6_fu_1442_p1));
    ss_V_7_fu_1533_p2 <= std_logic_vector(unsigned(add_ln214_14_fu_1527_p2) + unsigned(zext_ln214_7_fu_1523_p1));
    ss_V_8_fu_1614_p2 <= std_logic_vector(unsigned(add_ln214_16_fu_1608_p2) + unsigned(zext_ln214_8_fu_1604_p1));
    ss_V_9_fu_1695_p2 <= std_logic_vector(unsigned(add_ln214_18_fu_1689_p2) + unsigned(zext_ln214_9_fu_1685_p1));
    ss_V_fu_2178_p2 <= std_logic_vector(unsigned(add_ln214_fu_2172_p2) + unsigned(zext_ln214_fu_2168_p1));
    sub_ln186_10_fu_2102_p2 <= std_logic_vector(unsigned(zext_ln1514_10_fu_2099_p1) - unsigned(nbins_s_q2));
    sub_ln186_11_fu_2125_p2 <= std_logic_vector(unsigned(zext_ln1514_11_fu_2122_p1) - unsigned(nbins_s_q1));
    sub_ln186_1_fu_1895_p2 <= std_logic_vector(unsigned(zext_ln1514_1_fu_1892_p1) - unsigned(nbins_s_q11));
    sub_ln186_2_fu_1918_p2 <= std_logic_vector(unsigned(zext_ln1514_2_fu_1915_p1) - unsigned(nbins_s_q10));
    sub_ln186_3_fu_1941_p2 <= std_logic_vector(unsigned(zext_ln1514_3_fu_1938_p1) - unsigned(nbins_s_q9));
    sub_ln186_4_fu_1964_p2 <= std_logic_vector(unsigned(zext_ln1514_4_fu_1961_p1) - unsigned(nbins_s_q8));
    sub_ln186_5_fu_1987_p2 <= std_logic_vector(unsigned(zext_ln1514_5_fu_1984_p1) - unsigned(nbins_s_q7));
    sub_ln186_6_fu_2010_p2 <= std_logic_vector(unsigned(zext_ln1514_6_fu_2007_p1) - unsigned(nbins_s_q6));
    sub_ln186_7_fu_2033_p2 <= std_logic_vector(unsigned(zext_ln1514_7_fu_2030_p1) - unsigned(nbins_s_q5));
    sub_ln186_8_fu_2056_p2 <= std_logic_vector(unsigned(zext_ln1514_8_fu_2053_p1) - unsigned(nbins_s_q4));
    sub_ln186_9_fu_2079_p2 <= std_logic_vector(unsigned(zext_ln1514_9_fu_2076_p1) - unsigned(nbins_s_q3));
    sub_ln186_fu_2205_p2 <= std_logic_vector(unsigned(zext_ln1514_fu_2202_p1) - unsigned(nbins_s_q0));
    sub_ln455_10_fu_4707_p2 <= std_logic_vector(unsigned(ap_const_lv17_0) - unsigned(select_ln312_10_fu_4699_p3));
    sub_ln455_11_fu_4923_p2 <= std_logic_vector(unsigned(ap_const_lv17_0) - unsigned(select_ln312_11_fu_4915_p3));
    sub_ln455_1_fu_2763_p2 <= std_logic_vector(unsigned(ap_const_lv17_0) - unsigned(select_ln312_1_fu_2755_p3));
    sub_ln455_2_fu_2979_p2 <= std_logic_vector(unsigned(ap_const_lv17_0) - unsigned(select_ln312_2_fu_2971_p3));
    sub_ln455_3_fu_3195_p2 <= std_logic_vector(unsigned(ap_const_lv17_0) - unsigned(select_ln312_3_fu_3187_p3));
    sub_ln455_4_fu_3411_p2 <= std_logic_vector(unsigned(ap_const_lv17_0) - unsigned(select_ln312_4_fu_3403_p3));
    sub_ln455_5_fu_3627_p2 <= std_logic_vector(unsigned(ap_const_lv17_0) - unsigned(select_ln312_5_fu_3619_p3));
    sub_ln455_6_fu_3843_p2 <= std_logic_vector(unsigned(ap_const_lv17_0) - unsigned(select_ln312_6_fu_3835_p3));
    sub_ln455_7_fu_4059_p2 <= std_logic_vector(unsigned(ap_const_lv17_0) - unsigned(select_ln312_7_fu_4051_p3));
    sub_ln455_8_fu_4275_p2 <= std_logic_vector(unsigned(ap_const_lv17_0) - unsigned(select_ln312_8_fu_4267_p3));
    sub_ln455_9_fu_4491_p2 <= std_logic_vector(unsigned(ap_const_lv17_0) - unsigned(select_ln312_9_fu_4483_p3));
    sub_ln455_fu_5194_p2 <= std_logic_vector(unsigned(ap_const_lv17_0) - unsigned(select_ln312_fu_5186_p3));
    trunc_ln1494_10_fu_1863_p4 <= FIFO_11_TDATA_int_regslice(13 downto 12);
    trunc_ln1494_1_fu_1053_p4 <= FIFO_1_TDATA_int_regslice(13 downto 12);
    trunc_ln1494_2_fu_1134_p4 <= FIFO_2_TDATA_int_regslice(13 downto 12);
    trunc_ln1494_3_fu_1215_p4 <= FIFO_3_TDATA_int_regslice(13 downto 12);
    trunc_ln1494_4_fu_1296_p4 <= FIFO_4_TDATA_int_regslice(13 downto 12);
    trunc_ln1494_5_fu_1377_p4 <= FIFO_5_TDATA_int_regslice(13 downto 12);
    trunc_ln1494_6_fu_1458_p4 <= FIFO_6_TDATA_int_regslice(13 downto 12);
    trunc_ln1494_7_fu_1539_p4 <= FIFO_7_TDATA_int_regslice(13 downto 12);
    trunc_ln1494_8_fu_1620_p4 <= FIFO_8_TDATA_int_regslice(13 downto 12);
    trunc_ln1494_9_fu_1701_p4 <= FIFO_9_TDATA_int_regslice(13 downto 12);
    trunc_ln1494_s_fu_1782_p4 <= FIFO_10_TDATA_int_regslice(13 downto 12);
    trunc_ln291_10_fu_4509_p1 <= reg_10_fu_4505_p1(63 - 1 downto 0);
    trunc_ln291_11_fu_4725_p1 <= reg_11_fu_4721_p1(63 - 1 downto 0);
    trunc_ln291_1_fu_2565_p1 <= reg_1_fu_2561_p1(63 - 1 downto 0);
    trunc_ln291_2_fu_2781_p1 <= reg_2_fu_2777_p1(63 - 1 downto 0);
    trunc_ln291_3_fu_2997_p1 <= reg_3_fu_2993_p1(63 - 1 downto 0);
    trunc_ln291_4_fu_3213_p1 <= reg_4_fu_3209_p1(63 - 1 downto 0);
    trunc_ln291_5_fu_3429_p1 <= reg_5_fu_3425_p1(63 - 1 downto 0);
    trunc_ln291_6_fu_3645_p1 <= reg_6_fu_3641_p1(63 - 1 downto 0);
    trunc_ln291_7_fu_3861_p1 <= reg_7_fu_3857_p1(63 - 1 downto 0);
    trunc_ln291_8_fu_4077_p1 <= reg_8_fu_4073_p1(63 - 1 downto 0);
    trunc_ln291_9_fu_4293_p1 <= reg_9_fu_4289_p1(63 - 1 downto 0);
    trunc_ln291_fu_4996_p1 <= reg_fu_4992_p1(63 - 1 downto 0);
    trunc_ln300_10_fu_4535_p1 <= reg_10_fu_4505_p1(52 - 1 downto 0);
    trunc_ln300_11_fu_4751_p1 <= reg_11_fu_4721_p1(52 - 1 downto 0);
    trunc_ln300_1_fu_2591_p1 <= reg_1_fu_2561_p1(52 - 1 downto 0);
    trunc_ln300_2_fu_2807_p1 <= reg_2_fu_2777_p1(52 - 1 downto 0);
    trunc_ln300_3_fu_3023_p1 <= reg_3_fu_2993_p1(52 - 1 downto 0);
    trunc_ln300_4_fu_3239_p1 <= reg_4_fu_3209_p1(52 - 1 downto 0);
    trunc_ln300_5_fu_3455_p1 <= reg_5_fu_3425_p1(52 - 1 downto 0);
    trunc_ln300_6_fu_3671_p1 <= reg_6_fu_3641_p1(52 - 1 downto 0);
    trunc_ln300_7_fu_3887_p1 <= reg_7_fu_3857_p1(52 - 1 downto 0);
    trunc_ln300_8_fu_4103_p1 <= reg_8_fu_4073_p1(52 - 1 downto 0);
    trunc_ln300_9_fu_4319_p1 <= reg_9_fu_4289_p1(52 - 1 downto 0);
    trunc_ln300_fu_5022_p1 <= reg_fu_4992_p1(52 - 1 downto 0);
    trunc_ln313_1_fu_2595_p1 <= reg_1_fu_2561_p1(17 - 1 downto 0);
    trunc_ln313_fu_5026_p1 <= reg_fu_4992_p1(17 - 1 downto 0);
    trunc_ln324_10_fu_4615_p1 <= lshr_ln317_10_fu_4609_p2(17 - 1 downto 0);
    trunc_ln324_11_fu_4831_p1 <= lshr_ln317_11_fu_4825_p2(17 - 1 downto 0);
    trunc_ln324_1_fu_2671_p1 <= lshr_ln317_1_fu_2665_p2(17 - 1 downto 0);
    trunc_ln324_2_fu_2887_p1 <= lshr_ln317_2_fu_2881_p2(17 - 1 downto 0);
    trunc_ln324_3_fu_3103_p1 <= lshr_ln317_3_fu_3097_p2(17 - 1 downto 0);
    trunc_ln324_4_fu_3319_p1 <= lshr_ln317_4_fu_3313_p2(17 - 1 downto 0);
    trunc_ln324_5_fu_3535_p1 <= lshr_ln317_5_fu_3529_p2(17 - 1 downto 0);
    trunc_ln324_6_fu_3751_p1 <= lshr_ln317_6_fu_3745_p2(17 - 1 downto 0);
    trunc_ln324_7_fu_3967_p1 <= lshr_ln317_7_fu_3961_p2(17 - 1 downto 0);
    trunc_ln324_8_fu_4183_p1 <= lshr_ln317_8_fu_4177_p2(17 - 1 downto 0);
    trunc_ln324_9_fu_4399_p1 <= lshr_ln317_9_fu_4393_p2(17 - 1 downto 0);
    trunc_ln324_fu_5102_p1 <= lshr_ln317_fu_5096_p2(17 - 1 downto 0);
    trunc_ln334_1_fu_3027_p1 <= reg_3_fu_2993_p1(17 - 1 downto 0);
    trunc_ln334_2_fu_3243_p1 <= reg_4_fu_3209_p1(17 - 1 downto 0);
    trunc_ln334_3_fu_3459_p1 <= reg_5_fu_3425_p1(17 - 1 downto 0);
    trunc_ln334_4_fu_3675_p1 <= reg_6_fu_3641_p1(17 - 1 downto 0);
    trunc_ln334_5_fu_3891_p1 <= reg_7_fu_3857_p1(17 - 1 downto 0);
    trunc_ln334_6_fu_4107_p1 <= reg_8_fu_4073_p1(17 - 1 downto 0);
    trunc_ln334_7_fu_4323_p1 <= reg_9_fu_4289_p1(17 - 1 downto 0);
    trunc_ln334_8_fu_4539_p1 <= reg_10_fu_4505_p1(17 - 1 downto 0);
    trunc_ln334_9_fu_4755_p1 <= reg_11_fu_4721_p1(17 - 1 downto 0);
    trunc_ln334_fu_2811_p1 <= reg_2_fu_2777_p1(17 - 1 downto 0);
    xor_ln308_10_fu_4687_p2 <= (icmp_ln308_10_fu_4555_p2 xor ap_const_lv1_1);
    xor_ln308_11_fu_4903_p2 <= (icmp_ln308_11_fu_4771_p2 xor ap_const_lv1_1);
    xor_ln308_1_fu_2743_p2 <= (icmp_ln308_1_fu_2611_p2 xor ap_const_lv1_1);
    xor_ln308_2_fu_2959_p2 <= (icmp_ln308_2_fu_2827_p2 xor ap_const_lv1_1);
    xor_ln308_3_fu_3175_p2 <= (icmp_ln308_3_fu_3043_p2 xor ap_const_lv1_1);
    xor_ln308_4_fu_3391_p2 <= (icmp_ln308_4_fu_3259_p2 xor ap_const_lv1_1);
    xor_ln308_5_fu_3607_p2 <= (icmp_ln308_5_fu_3475_p2 xor ap_const_lv1_1);
    xor_ln308_6_fu_3823_p2 <= (icmp_ln308_6_fu_3691_p2 xor ap_const_lv1_1);
    xor_ln308_7_fu_4039_p2 <= (icmp_ln308_7_fu_3907_p2 xor ap_const_lv1_1);
    xor_ln308_8_fu_4255_p2 <= (icmp_ln308_8_fu_4123_p2 xor ap_const_lv1_1);
    xor_ln308_9_fu_4471_p2 <= (icmp_ln308_9_fu_4339_p2 xor ap_const_lv1_1);
    xor_ln308_fu_5174_p2 <= (icmp_ln308_fu_5042_p2 xor ap_const_lv1_1);
    xor_ln312_10_fu_4635_p2 <= (or_ln312_10_fu_4629_p2 xor ap_const_lv1_1);
    xor_ln312_11_fu_4851_p2 <= (or_ln312_11_fu_4845_p2 xor ap_const_lv1_1);
    xor_ln312_1_fu_2691_p2 <= (or_ln312_1_fu_2685_p2 xor ap_const_lv1_1);
    xor_ln312_2_fu_2907_p2 <= (or_ln312_2_fu_2901_p2 xor ap_const_lv1_1);
    xor_ln312_3_fu_3123_p2 <= (or_ln312_3_fu_3117_p2 xor ap_const_lv1_1);
    xor_ln312_4_fu_3339_p2 <= (or_ln312_4_fu_3333_p2 xor ap_const_lv1_1);
    xor_ln312_5_fu_3555_p2 <= (or_ln312_5_fu_3549_p2 xor ap_const_lv1_1);
    xor_ln312_6_fu_3771_p2 <= (or_ln312_6_fu_3765_p2 xor ap_const_lv1_1);
    xor_ln312_7_fu_3987_p2 <= (or_ln312_7_fu_3981_p2 xor ap_const_lv1_1);
    xor_ln312_8_fu_4203_p2 <= (or_ln312_8_fu_4197_p2 xor ap_const_lv1_1);
    xor_ln312_9_fu_4419_p2 <= (or_ln312_9_fu_4413_p2 xor ap_const_lv1_1);
    xor_ln312_fu_5122_p2 <= (or_ln312_fu_5116_p2 xor ap_const_lv1_1);
    xor_ln314_10_fu_4667_p2 <= (or_ln314_10_fu_4661_p2 xor ap_const_lv1_1);
    xor_ln314_11_fu_4883_p2 <= (or_ln314_11_fu_4877_p2 xor ap_const_lv1_1);
    xor_ln314_1_fu_2723_p2 <= (or_ln314_1_fu_2717_p2 xor ap_const_lv1_1);
    xor_ln314_2_fu_2939_p2 <= (or_ln314_2_fu_2933_p2 xor ap_const_lv1_1);
    xor_ln314_3_fu_3155_p2 <= (or_ln314_3_fu_3149_p2 xor ap_const_lv1_1);
    xor_ln314_4_fu_3371_p2 <= (or_ln314_4_fu_3365_p2 xor ap_const_lv1_1);
    xor_ln314_5_fu_3587_p2 <= (or_ln314_5_fu_3581_p2 xor ap_const_lv1_1);
    xor_ln314_6_fu_3803_p2 <= (or_ln314_6_fu_3797_p2 xor ap_const_lv1_1);
    xor_ln314_7_fu_4019_p2 <= (or_ln314_7_fu_4013_p2 xor ap_const_lv1_1);
    xor_ln314_8_fu_4235_p2 <= (or_ln314_8_fu_4229_p2 xor ap_const_lv1_1);
    xor_ln314_9_fu_4451_p2 <= (or_ln314_9_fu_4445_p2 xor ap_const_lv1_1);
    xor_ln314_fu_5154_p2 <= (or_ln314_fu_5148_p2 xor ap_const_lv1_1);
    zext_ln1035_10_fu_1341_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln1035_15_fu_1335_p2),2));
    zext_ln1035_11_fu_1351_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln1035_16_fu_1345_p2),2));
    zext_ln1035_12_fu_1422_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln1035_18_fu_1416_p2),2));
    zext_ln1035_13_fu_1432_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln1035_19_fu_1426_p2),2));
    zext_ln1035_14_fu_1503_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln1035_21_fu_1497_p2),2));
    zext_ln1035_15_fu_1513_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln1035_22_fu_1507_p2),2));
    zext_ln1035_16_fu_1584_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln1035_24_fu_1578_p2),2));
    zext_ln1035_17_fu_1594_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln1035_25_fu_1588_p2),2));
    zext_ln1035_18_fu_1665_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln1035_27_fu_1659_p2),2));
    zext_ln1035_19_fu_1675_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln1035_28_fu_1669_p2),2));
    zext_ln1035_1_fu_2159_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln1035_1_fu_2154_p2),2));
    zext_ln1035_20_fu_1746_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln1035_30_fu_1740_p2),2));
    zext_ln1035_21_fu_1756_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln1035_31_fu_1750_p2),2));
    zext_ln1035_22_fu_1827_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln1035_33_fu_1821_p2),2));
    zext_ln1035_23_fu_1837_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln1035_34_fu_1831_p2),2));
    zext_ln1035_2_fu_1017_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln1035_3_fu_1011_p2),2));
    zext_ln1035_3_fu_1027_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln1035_4_fu_1021_p2),2));
    zext_ln1035_4_fu_1098_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln1035_6_fu_1092_p2),2));
    zext_ln1035_5_fu_1108_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln1035_7_fu_1102_p2),2));
    zext_ln1035_6_fu_1179_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln1035_9_fu_1173_p2),2));
    zext_ln1035_7_fu_1189_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln1035_10_fu_1183_p2),2));
    zext_ln1035_8_fu_1260_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln1035_12_fu_1254_p2),2));
    zext_ln1035_9_fu_1270_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln1035_13_fu_1264_p2),2));
    zext_ln1035_fu_2150_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln1035_fu_2145_p2),2));
    zext_ln1496_10_fu_2490_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(charge1_V_10_fu_2485_p2),15));
    zext_ln1496_11_fu_2518_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(charge1_V_11_fu_2513_p2),15));
    zext_ln1496_1_fu_2238_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(charge1_V_1_fu_2233_p2),15));
    zext_ln1496_2_fu_2266_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(charge1_V_2_fu_2261_p2),15));
    zext_ln1496_3_fu_2294_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(charge1_V_3_fu_2289_p2),15));
    zext_ln1496_4_fu_2322_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(charge1_V_4_fu_2317_p2),15));
    zext_ln1496_5_fu_2350_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(charge1_V_5_fu_2345_p2),15));
    zext_ln1496_6_fu_2378_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(charge1_V_6_fu_2373_p2),15));
    zext_ln1496_7_fu_2406_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(charge1_V_7_fu_2401_p2),15));
    zext_ln1496_8_fu_2434_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(charge1_V_8_fu_2429_p2),15));
    zext_ln1496_9_fu_2462_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(charge1_V_9_fu_2457_p2),15));
    zext_ln1496_fu_2546_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(charge1_V_fu_2541_p2),15));
    zext_ln1514_10_fu_2099_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ret_V_46_reg_5559),7));
    zext_ln1514_11_fu_2122_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ret_V_47_reg_5579),7));
    zext_ln1514_1_fu_1892_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ret_V_37_reg_5379),7));
    zext_ln1514_2_fu_1915_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ret_V_38_reg_5399),7));
    zext_ln1514_3_fu_1938_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ret_V_39_reg_5419),7));
    zext_ln1514_4_fu_1961_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ret_V_40_reg_5439),7));
    zext_ln1514_5_fu_1984_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ret_V_41_reg_5459),7));
    zext_ln1514_6_fu_2007_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ret_V_42_reg_5479),7));
    zext_ln1514_7_fu_2030_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ret_V_43_reg_5499),7));
    zext_ln1514_8_fu_2053_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ret_V_44_reg_5519),7));
    zext_ln1514_9_fu_2076_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ret_V_45_reg_5539),7));
    zext_ln1514_fu_2202_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ret_V_36_reg_5366_pp0_iter2_reg),7));
    zext_ln186_10_fu_2477_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln186_9_reg_5794_pp0_iter3_reg),14));
    zext_ln186_11_fu_2505_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln186_10_reg_5814_pp0_iter3_reg),14));
    zext_ln186_1_fu_2225_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln186_2_reg_5614_pp0_iter3_reg),14));
    zext_ln186_2_fu_2253_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln186_4_reg_5634_pp0_iter3_reg),14));
    zext_ln186_3_fu_2281_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln186_6_reg_5654_pp0_iter3_reg),14));
    zext_ln186_4_fu_2309_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln186_8_reg_5674_pp0_iter3_reg),14));
    zext_ln186_5_fu_2337_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln186_s_reg_5694_pp0_iter3_reg),14));
    zext_ln186_6_fu_2365_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln186_1_reg_5714_pp0_iter3_reg),14));
    zext_ln186_7_fu_2393_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln186_3_reg_5734_pp0_iter3_reg),14));
    zext_ln186_8_fu_2421_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln186_5_reg_5754_pp0_iter3_reg),14));
    zext_ln186_9_fu_2449_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln186_7_reg_5774_pp0_iter3_reg),14));
    zext_ln186_fu_2533_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln_reg_5849_pp0_iter5_reg),14));
    zext_ln214_10_fu_1766_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln1035_32_fu_1760_p2),2));
    zext_ln214_11_fu_1847_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln1035_35_fu_1841_p2),2));
    zext_ln214_1_fu_1037_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln1035_5_fu_1031_p2),2));
    zext_ln214_2_fu_1118_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln1035_8_fu_1112_p2),2));
    zext_ln214_3_fu_1199_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln1035_11_fu_1193_p2),2));
    zext_ln214_4_fu_1280_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln1035_14_fu_1274_p2),2));
    zext_ln214_5_fu_1361_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln1035_17_fu_1355_p2),2));
    zext_ln214_6_fu_1442_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln1035_20_fu_1436_p2),2));
    zext_ln214_7_fu_1523_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln1035_23_fu_1517_p2),2));
    zext_ln214_8_fu_1604_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln1035_26_fu_1598_p2),2));
    zext_ln214_9_fu_1685_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln1035_29_fu_1679_p2),2));
    zext_ln214_fu_2168_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln1035_2_fu_2163_p2),2));
    zext_ln296_10_fu_4531_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_10_fu_4521_p4),12));
    zext_ln296_11_fu_4747_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_11_fu_4737_p4),12));
    zext_ln296_1_fu_2587_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_1_fu_2577_p4),12));
    zext_ln296_2_fu_2803_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_2_fu_2793_p4),12));
    zext_ln296_3_fu_3019_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_3_fu_3009_p4),12));
    zext_ln296_4_fu_3235_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_4_fu_3225_p4),12));
    zext_ln296_5_fu_3451_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_5_fu_3441_p4),12));
    zext_ln296_6_fu_3667_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_6_fu_3657_p4),12));
    zext_ln296_7_fu_3883_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_7_fu_3873_p4),12));
    zext_ln296_8_fu_4099_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_8_fu_4089_p4),12));
    zext_ln296_9_fu_4315_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_9_fu_4305_p4),12));
    zext_ln296_fu_5018_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_fu_5008_p4),12));
    zext_ln305_10_fu_4551_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_21_fu_4543_p3),54));
    zext_ln305_11_fu_4767_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_23_fu_4759_p3),54));
    zext_ln305_1_fu_2607_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_3_fu_2599_p3),54));
    zext_ln305_2_fu_2823_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_5_fu_2815_p3),54));
    zext_ln305_3_fu_3039_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_7_fu_3031_p3),54));
    zext_ln305_4_fu_3255_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_9_fu_3247_p3),54));
    zext_ln305_5_fu_3471_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_11_fu_3463_p3),54));
    zext_ln305_6_fu_3687_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_13_fu_3679_p3),54));
    zext_ln305_7_fu_3903_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_15_fu_3895_p3),54));
    zext_ln305_8_fu_4119_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_17_fu_4111_p3),54));
    zext_ln305_9_fu_4335_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_19_fu_4327_p3),54));
    zext_ln305_fu_5038_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_1_fu_5030_p3),54));
    zext_ln317_10_fu_4605_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln317_10_fu_4601_p1),54));
    zext_ln317_11_fu_4821_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln317_11_fu_4817_p1),54));
    zext_ln317_1_fu_2661_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln317_1_fu_2657_p1),54));
    zext_ln317_2_fu_2877_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln317_2_fu_2873_p1),54));
    zext_ln317_3_fu_3093_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln317_3_fu_3089_p1),54));
    zext_ln317_4_fu_3309_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln317_4_fu_3305_p1),54));
    zext_ln317_5_fu_3525_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln317_5_fu_3521_p1),54));
    zext_ln317_6_fu_3741_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln317_6_fu_3737_p1),54));
    zext_ln317_7_fu_3957_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln317_7_fu_3953_p1),54));
    zext_ln317_8_fu_4173_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln317_8_fu_4169_p1),54));
    zext_ln317_9_fu_4389_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln317_9_fu_4385_p1),54));
    zext_ln317_fu_5092_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln317_fu_5088_p1),54));
    zext_ln541_10_fu_1806_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ss_V_10_fu_1776_p2),64));
    zext_ln541_11_fu_1887_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ss_V_11_fu_1857_p2),64));
    zext_ln541_12_fu_2191_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ret_V_fu_2184_p3),64));
    zext_ln541_13_fu_1071_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ret_V_3_fu_1063_p3),64));
    zext_ln541_14_fu_1152_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ret_V_6_fu_1144_p3),64));
    zext_ln541_15_fu_1233_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ret_V_9_fu_1225_p3),64));
    zext_ln541_16_fu_1314_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ret_V_13_fu_1306_p3),64));
    zext_ln541_17_fu_1395_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ret_V_16_fu_1387_p3),64));
    zext_ln541_18_fu_1476_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ret_V_19_fu_1468_p3),64));
    zext_ln541_19_fu_1557_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ret_V_22_fu_1549_p3),64));
    zext_ln541_1_fu_1077_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ss_V_1_fu_1047_p2),64));
    zext_ln541_20_fu_1638_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ret_V_25_fu_1630_p3),64));
    zext_ln541_21_fu_1719_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ret_V_28_fu_1711_p3),64));
    zext_ln541_22_fu_1800_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ret_V_31_fu_1792_p3),64));
    zext_ln541_23_fu_1881_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ret_V_34_fu_1873_p3),64));
    zext_ln541_2_fu_1158_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ss_V_2_fu_1128_p2),64));
    zext_ln541_3_fu_1239_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ss_V_3_fu_1209_p2),64));
    zext_ln541_4_fu_1320_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ss_V_4_fu_1290_p2),64));
    zext_ln541_5_fu_1401_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ss_V_5_fu_1371_p2),64));
    zext_ln541_6_fu_1482_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ss_V_6_fu_1452_p2),64));
    zext_ln541_7_fu_1563_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ss_V_7_fu_1533_p2),64));
    zext_ln541_8_fu_1644_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ss_V_8_fu_1614_p2),64));
    zext_ln541_9_fu_1725_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ss_V_9_fu_1695_p2),64));
    zext_ln541_fu_2197_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ss_V_fu_2178_p2),64));
end behav;
