Source Block: hdl/library/axi_adc_trigger/axi_adc_trigger.v@157:167@HdlIdDef
  reg               trigger_a;
  reg               trigger_b;

  reg               trigger_out_mixed;
  reg               up_triggered;
  reg               up_triggered_d1;
  reg               up_triggered_d2;

  reg               up_triggered_set;
  reg               up_triggered_reset;
  reg               up_triggered_reset_d1;

Diff Content:
- 162   reg               up_triggered_d1;

Clone Blocks:
Clone Blocks 1:
hdl/library/axi_logic_analyzer/axi_logic_analyzer.v@97:107

  reg               up_triggered;
  reg               up_triggered_d1;
  reg               up_triggered_d2;

  reg               up_triggered_set;
  reg               up_triggered_reset;
  reg               up_triggered_reset_d1;
  reg               up_triggered_reset_d2;

  reg               streaming_on;

Clone Blocks 2:
hdl/library/axi_logic_analyzer/axi_logic_analyzer.v@95:105
  reg     [31:0]    delay_counter = 'd0;
  reg               triggered = 'd0;

  reg               up_triggered;
  reg               up_triggered_d1;
  reg               up_triggered_d2;

  reg               up_triggered_set;
  reg               up_triggered_reset;
  reg               up_triggered_reset_d1;
  reg               up_triggered_reset_d2;

Clone Blocks 3:
hdl/library/axi_adc_trigger/axi_adc_trigger.v@161:171
  reg               up_triggered;
  reg               up_triggered_d1;
  reg               up_triggered_d2;

  reg               up_triggered_set;
  reg               up_triggered_reset;
  reg               up_triggered_reset_d1;
  reg               up_triggered_reset_d2;

  reg     [14:0]    data_a_r;
  reg     [14:0]    data_b_r;

Clone Blocks 4:
hdl/library/axi_adc_trigger/axi_adc_trigger.v@158:168
  reg               trigger_b;

  reg               trigger_out_mixed;
  reg               up_triggered;
  reg               up_triggered_d1;
  reg               up_triggered_d2;

  reg               up_triggered_set;
  reg               up_triggered_reset;
  reg               up_triggered_reset_d1;
  reg               up_triggered_reset_d2;

Clone Blocks 5:
hdl/library/axi_adc_trigger/axi_adc_trigger.v@162:172
  reg               up_triggered_d1;
  reg               up_triggered_d2;

  reg               up_triggered_set;
  reg               up_triggered_reset;
  reg               up_triggered_reset_d1;
  reg               up_triggered_reset_d2;

  reg     [14:0]    data_a_r;
  reg     [14:0]    data_b_r;
  reg               data_valid_a_r;

Clone Blocks 6:
hdl/library/axi_adc_trigger/axi_adc_trigger.v@155:165
  reg               trigger_adc_b;

  reg               trigger_a;
  reg               trigger_b;

  reg               trigger_out_mixed;
  reg               up_triggered;
  reg               up_triggered_d1;
  reg               up_triggered_d2;

  reg               up_triggered_set;

Clone Blocks 7:
hdl/library/axi_adc_trigger/axi_adc_trigger.v@160:170
  reg               trigger_out_mixed;
  reg               up_triggered;
  reg               up_triggered_d1;
  reg               up_triggered_d2;

  reg               up_triggered_set;
  reg               up_triggered_reset;
  reg               up_triggered_reset_d1;
  reg               up_triggered_reset_d2;

  reg     [14:0]    data_a_r;

Clone Blocks 8:
hdl/library/axi_logic_analyzer/axi_logic_analyzer.v@94:104

  reg     [31:0]    delay_counter = 'd0;
  reg               triggered = 'd0;

  reg               up_triggered;
  reg               up_triggered_d1;
  reg               up_triggered_d2;

  reg               up_triggered_set;
  reg               up_triggered_reset;
  reg               up_triggered_reset_d1;

Clone Blocks 9:
hdl/library/axi_logic_analyzer/axi_logic_analyzer.v@98:108
  reg               up_triggered;
  reg               up_triggered_d1;
  reg               up_triggered_d2;

  reg               up_triggered_set;
  reg               up_triggered_reset;
  reg               up_triggered_reset_d1;
  reg               up_triggered_reset_d2;

  reg               streaming_on;


Clone Blocks 10:
hdl/library/axi_logic_analyzer/axi_logic_analyzer.v@93:103
  reg     [15:0]    io_selection; // 1 - input, 0 - output

  reg     [31:0]    delay_counter = 'd0;
  reg               triggered = 'd0;

  reg               up_triggered;
  reg               up_triggered_d1;
  reg               up_triggered_d2;

  reg               up_triggered_set;
  reg               up_triggered_reset;

Clone Blocks 11:
hdl/library/axi_adc_trigger/axi_adc_trigger.v@156:166

  reg               trigger_a;
  reg               trigger_b;

  reg               trigger_out_mixed;
  reg               up_triggered;
  reg               up_triggered_d1;
  reg               up_triggered_d2;

  reg               up_triggered_set;
  reg               up_triggered_reset;

Clone Blocks 12:
hdl/library/axi_logic_analyzer/axi_logic_analyzer.v@99:109
  reg               up_triggered_d1;
  reg               up_triggered_d2;

  reg               up_triggered_set;
  reg               up_triggered_reset;
  reg               up_triggered_reset_d1;
  reg               up_triggered_reset_d2;

  reg               streaming_on;

  reg     [15:0]    adc_data_m2 = 'd0;

