

        *** GPGPU-Sim Simulator Version 3.2.2  [build 0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N:H,A:32:8,8:2,0,1:0:1:1:0:1,1:4:8:16:32:64,/sciclone/data10/hwang07/GPU_RESEARCH/swl/swl_outputs/RESULTS/swl16/ # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler       warp_limiting:2:16 # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
7c107ad7564464849abebcc6a8942f69  /sciclone/data10/hwang07/adwait/applications/benchmarks/rodinia/cuda/srad/srad_v1/gpgpu_ptx_sim__srad
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=main.cu
self exe links to: /sciclone/data10/hwang07/adwait/applications/benchmarks/rodinia/cuda/srad/srad_v1/gpgpu_ptx_sim__srad
Running md5sum using "md5sum /sciclone/data10/hwang07/adwait/applications/benchmarks/rodinia/cuda/srad/srad_v1/gpgpu_ptx_sim__srad "
Parsing file _cuobjdump_complete_output_dD0sek
######### cuobjdump parser ########
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_13
Adding identifier: main.cu
## Adding new section ELF
Adding arch: sm_13
Adding identifier: main.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z8compresslPf : hostFun 0x0x401b90, fat_cubin_handle = 1
GPGPU-Sim PTX: instruction assembly for function '_Z7extractlPf'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z7extractlPf'...
GPGPU-Sim PTX: Finding dominators for '_Z7extractlPf'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z7extractlPf'...
GPGPU-Sim PTX: Finding postdominators for '_Z7extractlPf'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z7extractlPf'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z7extractlPf'...
GPGPU-Sim PTX: reconvergence points for _Z7extractlPf...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x040 (_1.ptx:74) @%p1 bra $Lt_0_2562;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x120 (_1.ptx:105) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z7extractlPf
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z7extractlPf'.
GPGPU-Sim PTX: instruction assembly for function '_Z7preparelPfS_S_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z7preparelPfS_S_'...
GPGPU-Sim PTX: Finding dominators for '_Z7preparelPfS_S_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z7preparelPfS_S_'...
GPGPU-Sim PTX: Finding postdominators for '_Z7preparelPfS_S_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z7preparelPfS_S_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z7preparelPfS_S_'...
GPGPU-Sim PTX: reconvergence points for _Z7preparelPfS_S_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x168 (_1.ptx:130) @%p1 bra $Lt_1_1026;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d0 (_1.ptx:147) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z7preparelPfS_S_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z7preparelPfS_S_'.
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_37232_32_non_const_d_psum80" from 0x0 to 0x800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_37233_32_non_const_d_psum22128" from 0x800 to 0x1000 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z6reduceliiPfS_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z6reduceliiPfS_'...
GPGPU-Sim PTX: Finding dominators for '_Z6reduceliiPfS_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6reduceliiPfS_'...
GPGPU-Sim PTX: Finding postdominators for '_Z6reduceliiPfS_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6reduceliiPfS_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6reduceliiPfS_'...
GPGPU-Sim PTX: reconvergence points for _Z6reduceliiPfS_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x208 (_1.ptx:172) @%p1 bra $Lt_2_13826;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a0 (_1.ptx:194) mov.u64 %rd1, __cuda___cuda_local_var_37232_32_non_const_d_psum80;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x2e0 (_1.ptx:204) @%p2 bra $Lt_2_14594;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x988 (_1.ptx:467) exit;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x310 (_1.ptx:212) @%p3 bra $Lt_2_15618;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3c8 (_1.ptx:239) bar.sync 0;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x3e8 (_1.ptx:244) @%p4 bra $Lt_2_15362;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f0 (_1.ptx:245) mov.u32 %r23, 511;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x400 (_1.ptx:247) @%p5 bra $Lt_2_21506;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x988 (_1.ptx:467) exit;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x490 (_1.ptx:267) bra.uni $Lt_2_21506;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x988 (_1.ptx:467) exit;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x4a8 (_1.ptx:271) @%p6 bra $Lt_2_19714;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x988 (_1.ptx:467) exit;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x4d8 (_1.ptx:279) @%p7 bra $Lt_2_18178;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x590 (_1.ptx:306) bar.sync 0;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x5b0 (_1.ptx:311) @%p8 bra $Lt_2_17922;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5b8 (_1.ptx:312) mov.u32 %r38, 511;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x5c8 (_1.ptx:314) @%p9 bra $Lt_2_21506;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x988 (_1.ptx:467) exit;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x658 (_1.ptx:334) bra.uni $Lt_2_21506;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x988 (_1.ptx:467) exit;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x6a0 (_1.ptx:348) @%p11 bra $Lt_2_19970;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6a8 (_1.ptx:349) mov.u32 %r45, 2;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x6b8 (_1.ptx:351) @%p12 bra $Lt_2_20482;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7d0 (_1.ptx:396) sub.s32 %r55, %r43, 1;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x6e8 (_1.ptx:360) @%p13 bra $Lt_2_23298;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7b0 (_1.ptx:390) bar.sync 0;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x6f8 (_1.ptx:362) @%p14 bra $Lt_2_23298;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7b0 (_1.ptx:390) bar.sync 0;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x7c8 (_1.ptx:394) @%p15 bra $Lt_2_20994;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7d0 (_1.ptx:396) sub.s32 %r55, %r43, 1;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x7e0 (_1.ptx:398) @%p16 bra $Lt_2_21506;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x988 (_1.ptx:467) exit;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x820 (_1.ptx:407) @%p17 bra $Lt_2_23810;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x930 (_1.ptx:448) ld.param.s32 %r62, [__cudaparm__Z6reduceliiPfS__d_mul];
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0x8f0 (_1.ptx:437) @%p18 bra $Lt_2_22530;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8f8 (_1.ptx:438) bra.uni $Lt_2_22018;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0x8f8 (_1.ptx:438) bra.uni $Lt_2_22018;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x930 (_1.ptx:448) ld.param.s32 %r62, [__cudaparm__Z6reduceliiPfS__d_mul];
GPGPU-Sim PTX: ... end of reconvergence points for _Z6reduceliiPfS_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6reduceliiPfS_'.
GPGPU-Sim PTX: instruction assembly for function '_Z4sradfiilPiS_S_S_PfS0_S0_S0_fS0_S0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z4sradfiilPiS_S_S_PfS0_S0_S0_fS0_S0_'...
GPGPU-Sim PTX: Finding dominators for '_Z4sradfiilPiS_S_S_PfS0_S0_S0_fS0_S0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z4sradfiilPiS_S_S_PfS0_S0_S0_fS0_S0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z4sradfiilPiS_S_S_PfS0_S0_S0_fS0_S0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z4sradfiilPiS_S_S_PfS0_S0_S0_fS0_S0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z4sradfiilPiS_S_S_PfS0_S0_S0_fS0_S0_'...
GPGPU-Sim PTX: reconvergence points for _Z4sradfiilPiS_S_S_PfS0_S0_S0_fS0_S0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x9f0 (_1.ptx:510) @%p1 bra $Lt_3_3330;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa10 (_1.ptx:518) cvt.s64.s32 %rd1, %r4;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xa28 (_1.ptx:521) @%p2 bra $Lt_3_3842;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd98 (_1.ptx:649) exit;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0xce8 (_1.ptx:617) @!%p3 bra $Lt_3_4610;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd20 (_1.ptx:628) ld.param.u64 %rd30, [__cudaparm__Z4sradfiilPiS_S_S_PfS0_S0_S0_fS0_S0__d_dN];
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0xcf8 (_1.ptx:619) bra.uni $Lt_3_4354;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd20 (_1.ptx:628) ld.param.u64 %rd30, [__cudaparm__Z4sradfiilPiS_S_S_PfS0_S0_S0_fS0_S0__d_dN];
GPGPU-Sim PTX: ... end of reconvergence points for _Z4sradfiilPiS_S_S_PfS0_S0_S0_fS0_S0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z4sradfiilPiS_S_S_PfS0_S0_S0_fS0_S0_'.
GPGPU-Sim PTX: instruction assembly for function '_Z5srad2fiilPiS_S_S_PfS0_S0_S0_S0_S0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z5srad2fiilPiS_S_S_PfS0_S0_S0_S0_S0_'...
GPGPU-Sim PTX: Finding dominators for '_Z5srad2fiilPiS_S_S_PfS0_S0_S0_S0_S0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z5srad2fiilPiS_S_S_PfS0_S0_S0_S0_S0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z5srad2fiilPiS_S_S_PfS0_S0_S0_S0_S0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z5srad2fiilPiS_S_S_PfS0_S0_S0_S0_S0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z5srad2fiilPiS_S_S_PfS0_S0_S0_S0_S0_'...
GPGPU-Sim PTX: reconvergence points for _Z5srad2fiilPiS_S_S_PfS0_S0_S0_S0_S0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xe00 (_1.ptx:691) @%p1 bra $Lt_4_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe20 (_1.ptx:699) cvt.s64.s32 %rd1, %r4;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xe38 (_1.ptx:702) @%p2 bra $Lt_4_2306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xff8 (_1.ptx:764) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z5srad2fiilPiS_S_S_PfS0_S0_S0_S0_S0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z5srad2fiilPiS_S_S_PfS0_S0_S0_S0_S0_'.
GPGPU-Sim PTX: instruction assembly for function '_Z8compresslPf'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z8compresslPf'...
GPGPU-Sim PTX: Finding dominators for '_Z8compresslPf'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z8compresslPf'...
GPGPU-Sim PTX: Finding postdominators for '_Z8compresslPf'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z8compresslPf'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z8compresslPf'...
GPGPU-Sim PTX: reconvergence points for _Z8compresslPf...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1040 (_1.ptx:787) @%p1 bra $Lt_5_2818;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1200 (_1.ptx:858) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x10b0 (_1.ptx:803) @%p2 bra $Lt_5_3586;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11e8 (_1.ptx:853) mov.f32 %f31, 0f437f0000;    // 255
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1100 (_1.ptx:815) @!%p3 bra $Lt_5_3842;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1120 (_1.ptx:823) mov.f32 %f8, 0fbf800000;     // -1
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x11c8 (_1.ptx:845) bra.uni $Lt_5_3330;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11e8 (_1.ptx:853) mov.f32 %f31, 0f437f0000;    // 255
GPGPU-Sim PTX: ... end of reconvergence points for _Z8compresslPf
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z8compresslPf'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_juzBis"
Running: cat _ptx_juzBis | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_epurwA
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_epurwA --output-file  /dev/null 2> _ptx_juzBisinfo"
GPGPU-Sim PTX: Kernel '_Z8compresslPf' : regs=10, lmem=0, smem=0, cmem=64
GPGPU-Sim PTX: Kernel '_Z5srad2fiilPiS_S_S_PfS0_S0_S0_S0_S0_' : regs=19, lmem=0, smem=0, cmem=136
GPGPU-Sim PTX: Kernel '_Z4sradfiilPiS_S_S_PfS0_S0_S0_fS0_S0_' : regs=20, lmem=0, smem=0, cmem=160
GPGPU-Sim PTX: Kernel '_Z6reduceliiPfS_' : regs=14, lmem=0, smem=4096, cmem=64
GPGPU-Sim PTX: Kernel '_Z7preparelPfS_S_' : regs=12, lmem=0, smem=0, cmem=64
GPGPU-Sim PTX: Kernel '_Z7extractlPf' : regs=6, lmem=0, smem=0, cmem=56
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_juzBis _ptx2_epurwA _ptx_juzBisinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z5srad2fiilPiS_S_S_PfS0_S0_S0_S0_S0_ : hostFun 0x0x4013d0, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z4sradfiilPiS_S_S_PfS0_S0_S0_fS0_S0_ : hostFun 0x0x4015d0, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z6reduceliiPfS_ : hostFun 0x0x401690, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z7preparelPfS_S_ : hostFun 0x0x401c50, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z7extractlPf : hostFun 0x0x401bf0, fat_cubin_handle = 1
The file was not opened for reading

GPGPU-Sim PTX: cudaLaunch for 0x0x401bf0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7extractlPf' to stream 0, gridDim= (450,1,1) blockDim = (512,1,1) 
kernel '_Z7extractlPf' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7extractlPf'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7extractlPf'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7extractlPf'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7extractlPf'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7extractlPf'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7extractlPf'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7extractlPf'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7extractlPf'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7extractlPf'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7extractlPf'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7extractlPf'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7extractlPf'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7extractlPf'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7extractlPf'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7extractlPf'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,0)
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(25,0,0) tid=(447,0,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 92160 (ipc=184.3) sim_rate=46080 (inst/sec) elapsed = 0:0:00:02 / Tue Mar 22 13:04:31 2016
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(20,0,0) tid=(479,0,0)
GPGPU-Sim uArch: cycles simulated: 1000  inst.: 185120 (ipc=185.1) sim_rate=61706 (inst/sec) elapsed = 0:0:00:03 / Tue Mar 22 13:04:32 2016
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(4,0,0) tid=(447,0,0)
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(11,0,0) tid=(287,0,0)
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(22,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(23,0,0) tid=(383,0,0)
GPGPU-Sim uArch: cycles simulated: 2000  inst.: 577024 (ipc=288.5) sim_rate=144256 (inst/sec) elapsed = 0:0:00:04 / Tue Mar 22 13:04:33 2016
GPGPU-Sim uArch: Shader 3 finished CTA #0 (2119,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(2120,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (2169,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(2170,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (2171,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(2172,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (2183,0), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (2183,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(2184,0)
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(2184,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (2191,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(2192,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (2215,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(2216,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (2228,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2229,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (2237,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(2238,0)
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(48,0,0) tid=(415,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (2261,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(2262,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (2267,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(2268,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (2273,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(2274,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (2287,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2288,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (2292,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2293,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (2303,0), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (2303,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(2304,0)
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(2304,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (2311,0), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (2311,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2312,0)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2312,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (2317,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2318,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (2327,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2328,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (2329,0), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (2329,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2330,0)
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(2330,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (2347,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2348,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (2349,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2350,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (2363,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(2364,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (2364,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2365,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (2370,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2371,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (2388,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2389,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (2409,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2410,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (2412,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2413,0)
GPGPU-Sim uArch: cycles simulated: 2500  inst.: 747488 (ipc=299.0) sim_rate=149497 (inst/sec) elapsed = 0:0:00:05 / Tue Mar 22 13:04:34 2016
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(41,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(38,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(44,0,0) tid=(319,0,0)
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(54,0,0) tid=(511,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (3017,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3018,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (3022,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3023,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (3029,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3030,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (3036,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3037,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (3040,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3041,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (3070,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3071,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (3104,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3105,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (3108,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3109,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (3131,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3132,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (3137,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3138,0)
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(61,0,0) tid=(383,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (3181,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3182,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (3188,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3189,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (3220,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3221,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (3234,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3235,0)
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(71,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (3303,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3304,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (3314,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(3315,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (3355,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(3356,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (3366,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(3367,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (3372,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(3373,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (3380,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(3381,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (3394,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(3395,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (3410,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(3411,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (3413,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(3414,0)
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(91,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (3454,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(3455,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (3460,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(3461,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (3478,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(3479,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (3486,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(3487,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (3492,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(3493,0)
GPGPU-Sim uArch: cycles simulated: 3500  inst.: 1366720 (ipc=390.5) sim_rate=195245 (inst/sec) elapsed = 0:0:00:07 / Tue Mar 22 13:04:36 2016
GPGPU-Sim uArch: Shader 13 finished CTA #0 (3551,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(3552,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (3597,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(3598,0)
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(70,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(57,0,0) tid=(511,0,0)
GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(76,0,0) tid=(383,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (3963,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(3964,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (3968,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(3969,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (3973,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(3974,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (3982,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(3983,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (3988,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(3989,0)
GPGPU-Sim uArch: cycles simulated: 4000  inst.: 1681504 (ipc=420.4) sim_rate=210188 (inst/sec) elapsed = 0:0:00:08 / Tue Mar 22 13:04:37 2016
GPGPU-Sim uArch: Shader 1 finished CTA #1 (4047,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(4048,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (4073,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(4074,0)
GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(90,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (4091,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(4092,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (4113,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(4114,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (4121,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(4122,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (4175,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(4176,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (4178,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(4179,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (4213,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(4214,0)
GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(89,0,0) tid=(319,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (4231,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(4232,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (4249,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(4250,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (4255,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(4256,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (4272,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(4273,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (4286,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(4287,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (4308,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(4309,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (4311,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(4312,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (4317,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(4318,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (4330,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(4331,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (4344,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(4345,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (4354,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(4355,0)
GPGPU-Sim PTX: 2000000 instructions simulated : ctaid=(92,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (4406,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(4407,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (4408,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(4409,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (4431,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(4432,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (4439,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(4440,0)
GPGPU-Sim uArch: cycles simulated: 4500  inst.: 1989984 (ipc=442.2) sim_rate=221109 (inst/sec) elapsed = 0:0:00:09 / Tue Mar 22 13:04:38 2016
GPGPU-Sim uArch: Shader 13 finished CTA #2 (4517,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(4518,0)
GPGPU-Sim PTX: 2100000 instructions simulated : ctaid=(103,0,0) tid=(287,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (4605,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(4606,0)
GPGPU-Sim PTX: 2200000 instructions simulated : ctaid=(107,0,0) tid=(415,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (4775,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(4776,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (4838,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(4839,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (4841,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(4842,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (4863,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(4864,0)
GPGPU-Sim PTX: 2300000 instructions simulated : ctaid=(126,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (4888,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(4889,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (4906,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(4907,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (4921,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(4922,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (4936,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(4937,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (4966,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(4967,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (4970,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(4971,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (4973,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(4974,0)
GPGPU-Sim uArch: cycles simulated: 5000  inst.: 2310592 (ipc=462.1) sim_rate=231059 (inst/sec) elapsed = 0:0:00:10 / Tue Mar 22 13:04:39 2016
GPGPU-Sim uArch: Shader 7 finished CTA #0 (5006,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(5007,0)
GPGPU-Sim PTX: 2400000 instructions simulated : ctaid=(126,0,0) tid=(287,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (5064,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(5065,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (5071,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(5072,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (5132,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(5133,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (5143,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(5144,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (5151,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(5152,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (5156,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(5157,0)
GPGPU-Sim PTX: 2500000 instructions simulated : ctaid=(130,0,0) tid=(415,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (5190,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(5191,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (5243,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(5244,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (5258,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(5259,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (5261,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(5262,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (5273,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(5274,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (5282,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(5283,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (5307,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(5308,0)
GPGPU-Sim PTX: 2600000 instructions simulated : ctaid=(125,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (5333,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(5334,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (5354,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(5355,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (5363,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(5364,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (5378,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(5379,0)
GPGPU-Sim PTX: 2700000 instructions simulated : ctaid=(160,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 5500  inst.: 2605920 (ipc=473.8) sim_rate=236901 (inst/sec) elapsed = 0:0:00:11 / Tue Mar 22 13:04:40 2016
GPGPU-Sim uArch: Shader 11 finished CTA #1 (5528,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(5529,0)
GPGPU-Sim PTX: 2800000 instructions simulated : ctaid=(138,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (5692,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(5693,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (5766,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(5767,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (5772,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(5773,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (5791,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(5792,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (5802,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(5803,0)
GPGPU-Sim PTX: 2900000 instructions simulated : ctaid=(146,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (5841,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(5842,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (5849,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(5850,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (5857,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(5858,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (5880,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(5881,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (5921,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(5922,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (5941,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(5942,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (5957,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(5958,0)
GPGPU-Sim PTX: 3000000 instructions simulated : ctaid=(166,0,0) tid=(255,0,0)
GPGPU-Sim uArch: cycles simulated: 6000  inst.: 2915264 (ipc=485.9) sim_rate=242938 (inst/sec) elapsed = 0:0:00:12 / Tue Mar 22 13:04:41 2016
GPGPU-Sim uArch: Shader 2 finished CTA #0 (6019,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(6020,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (6025,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(6026,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (6030,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(6031,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (6056,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(6057,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (6115,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(6116,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (6124,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(6125,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (6128,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(6129,0)
GPGPU-Sim PTX: 3100000 instructions simulated : ctaid=(154,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (6152,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(6153,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (6166,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(6167,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (6188,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(6189,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (6208,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(6209,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (6231,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(6232,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (6266,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(6267,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (6278,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(6279,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (6284,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(6285,0)
GPGPU-Sim PTX: 3200000 instructions simulated : ctaid=(190,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (6394,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(6395,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (6412,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(6413,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (6469,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(6470,0)
GPGPU-Sim PTX: 3300000 instructions simulated : ctaid=(190,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 6500  inst.: 3195936 (ipc=491.7) sim_rate=245841 (inst/sec) elapsed = 0:0:00:13 / Tue Mar 22 13:04:42 2016
GPGPU-Sim uArch: Shader 0 finished CTA #1 (6567,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(6568,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (6645,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(6646,0)
GPGPU-Sim PTX: 3400000 instructions simulated : ctaid=(175,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (6682,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(6683,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (6685,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(6686,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (6715,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(6716,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (6717,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(6718,0)
GPGPU-Sim PTX: 3500000 instructions simulated : ctaid=(161,0,0) tid=(511,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (6869,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(6870,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (6875,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(6876,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (6885,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(6886,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (6910,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(6911,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (6936,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(6937,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (6967,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(6968,0)
GPGPU-Sim PTX: 3600000 instructions simulated : ctaid=(169,0,0) tid=(511,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (6989,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(6990,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (6990,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(6991,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (6995,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(6996,0)
GPGPU-Sim uArch: cycles simulated: 7000  inst.: 3506880 (ipc=501.0) sim_rate=250491 (inst/sec) elapsed = 0:0:00:14 / Tue Mar 22 13:04:43 2016
GPGPU-Sim uArch: Shader 3 finished CTA #2 (7016,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(7017,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (7036,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(7037,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (7062,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(7063,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (7120,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(7121,0)
GPGPU-Sim PTX: 3700000 instructions simulated : ctaid=(212,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (7138,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(7139,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (7144,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(7145,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (7263,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(7264,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (7264,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(7265,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (7267,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(7268,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (7286,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(7287,0)
GPGPU-Sim PTX: 3800000 instructions simulated : ctaid=(217,0,0) tid=(351,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (7309,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(7310,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (7317,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(7318,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (7328,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(7329,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (7367,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(7368,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (7368,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(7369,0)
GPGPU-Sim PTX: 3900000 instructions simulated : ctaid=(199,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 7500  inst.: 3780512 (ipc=504.1) sim_rate=252034 (inst/sec) elapsed = 0:0:00:15 / Tue Mar 22 13:04:44 2016
GPGPU-Sim uArch: Shader 11 finished CTA #2 (7533,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(7534,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (7612,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(7613,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (7617,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(7618,0)
GPGPU-Sim PTX: 4000000 instructions simulated : ctaid=(204,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (7701,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(7702,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (7743,0), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (7743,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(7744,0)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(7744,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (7766,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(7767,0)
GPGPU-Sim PTX: 4100000 instructions simulated : ctaid=(204,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (7866,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(7867,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (7875,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(7876,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (7877,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(7878,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (7888,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(7889,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (7894,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(7895,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (7933,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(7934,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (7958,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(7959,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (7962,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(7963,0)
GPGPU-Sim PTX: 4200000 instructions simulated : ctaid=(236,0,0) tid=(415,0,0)
GPGPU-Sim uArch: cycles simulated: 8000  inst.: 4093440 (ipc=511.7) sim_rate=255840 (inst/sec) elapsed = 0:0:00:16 / Tue Mar 22 13:04:45 2016
GPGPU-Sim uArch: Shader 9 finished CTA #0 (8033,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(8034,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (8049,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(8050,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (8052,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(8053,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (8076,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(8077,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (8100,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(8101,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (8103,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(8104,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (8108,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(8109,0)
GPGPU-Sim PTX: 4300000 instructions simulated : ctaid=(234,0,0) tid=(447,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (8131,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(8132,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (8141,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(8142,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (8265,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(8266,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (8268,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(8269,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (8286,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(8287,0)
GPGPU-Sim PTX: 4400000 instructions simulated : ctaid=(226,0,0) tid=(319,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (8296,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(8297,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (8335,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(8336,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (8337,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(8338,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (8381,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(8382,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (8393,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(8394,0)
GPGPU-Sim PTX: 4500000 instructions simulated : ctaid=(236,0,0) tid=(415,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (8475,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(8476,0)
GPGPU-Sim uArch: cycles simulated: 8500  inst.: 4372640 (ipc=514.4) sim_rate=257214 (inst/sec) elapsed = 0:0:00:17 / Tue Mar 22 13:04:46 2016
GPGPU-Sim uArch: Shader 0 finished CTA #0 (8551,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(8552,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (8555,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(8556,0)
GPGPU-Sim PTX: 4600000 instructions simulated : ctaid=(245,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (8665,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(8666,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (8673,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(8674,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (8746,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(8747,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (8757,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(8758,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (8769,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(8770,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (8778,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(8779,0)
GPGPU-Sim PTX: 4700000 instructions simulated : ctaid=(239,0,0) tid=(319,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (8858,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(8859,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (8861,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(8862,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (8885,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(8886,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (8914,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(8915,0)
GPGPU-Sim PTX: 4800000 instructions simulated : ctaid=(246,0,0) tid=(415,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (8948,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(8949,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (8956,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(8957,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (8964,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(8965,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (8966,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(8967,0)
GPGPU-Sim uArch: cycles simulated: 9000  inst.: 4688256 (ipc=520.9) sim_rate=260458 (inst/sec) elapsed = 0:0:00:18 / Tue Mar 22 13:04:47 2016
GPGPU-Sim uArch: Shader 13 finished CTA #2 (9003,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(9004,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (9022,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(9023,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (9041,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(9042,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (9085,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(9086,0)
GPGPU-Sim PTX: 4900000 instructions simulated : ctaid=(274,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (9118,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(9119,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (9124,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(9125,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (9162,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(9163,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (9165,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(9166,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (9217,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(9218,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (9251,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(9252,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (9252,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(9253,0)
GPGPU-Sim PTX: 5000000 instructions simulated : ctaid=(273,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (9284,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(9285,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (9309,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(9310,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (9360,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(9361,0)
GPGPU-Sim PTX: 5100000 instructions simulated : ctaid=(262,0,0) tid=(415,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (9469,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(9470,0)
GPGPU-Sim uArch: cycles simulated: 9500  inst.: 4965664 (ipc=522.7) sim_rate=261350 (inst/sec) elapsed = 0:0:00:19 / Tue Mar 22 13:04:48 2016
GPGPU-Sim uArch: Shader 8 finished CTA #1 (9629,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(9630,0)
GPGPU-Sim PTX: 5200000 instructions simulated : ctaid=(275,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (9706,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(9707,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (9789,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(9790,0)
GPGPU-Sim PTX: 5300000 instructions simulated : ctaid=(270,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (9790,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(9791,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (9793,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(9794,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (9796,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(9797,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (9800,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(9801,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (9815,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(9816,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (9816,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(9817,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (9824,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(9825,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (9830,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(9831,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (9839,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(9840,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (9843,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(9844,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (9869,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(9870,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (9881,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(9882,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (9900,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(9901,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (9911,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(9912,0)
GPGPU-Sim PTX: 5400000 instructions simulated : ctaid=(279,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (9950,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(9951,0)
GPGPU-Sim uArch: cycles simulated: 10000  inst.: 5280576 (ipc=528.1) sim_rate=264028 (inst/sec) elapsed = 0:0:00:20 / Tue Mar 22 13:04:49 2016
GPGPU-Sim uArch: Shader 6 finished CTA #2 (10029,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(10030,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (10032,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(10033,0)
GPGPU-Sim PTX: 5500000 instructions simulated : ctaid=(299,0,0) tid=(287,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (10091,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(10092,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (10104,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(10105,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (10149,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(10150,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (10162,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(10163,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (10191,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(10192,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (10206,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(10207,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (10214,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(10215,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (10222,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(10223,0)
GPGPU-Sim PTX: 5600000 instructions simulated : ctaid=(313,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (10389,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(10390,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (10445,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(10446,0)
GPGPU-Sim PTX: 5700000 instructions simulated : ctaid=(279,0,0) tid=(319,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (10482,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(10483,0)
GPGPU-Sim uArch: cycles simulated: 10500  inst.: 5547168 (ipc=528.3) sim_rate=264150 (inst/sec) elapsed = 0:0:00:21 / Tue Mar 22 13:04:50 2016
GPGPU-Sim uArch: Shader 3 finished CTA #0 (10543,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(10544,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (10551,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(10552,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (10579,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(10580,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (10583,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(10584,0)
GPGPU-Sim PTX: 5800000 instructions simulated : ctaid=(294,0,0) tid=(287,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (10631,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(10632,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (10651,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(10652,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (10693,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(10694,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (10746,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(10747,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (10753,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(10754,0)
GPGPU-Sim PTX: 5900000 instructions simulated : ctaid=(298,0,0) tid=(319,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (10780,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(10781,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (10796,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(10797,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (10798,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(10799,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (10823,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(10824,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (10837,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(10838,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (10860,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(10861,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (10874,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(10875,0)
GPGPU-Sim PTX: 6000000 instructions simulated : ctaid=(328,0,0) tid=(287,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (10948,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(10949,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (10973,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(10974,0)
GPGPU-Sim uArch: cycles simulated: 11000  inst.: 5866304 (ipc=533.3) sim_rate=266650 (inst/sec) elapsed = 0:0:00:22 / Tue Mar 22 13:04:51 2016
GPGPU-Sim uArch: Shader 7 finished CTA #1 (11014,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(11015,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (11018,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(11019,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (11021,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(11022,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (11044,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(11045,0)
GPGPU-Sim PTX: 6100000 instructions simulated : ctaid=(316,0,0) tid=(351,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (11112,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(11113,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (11159,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(11160,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (11173,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(11174,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (11217,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(11218,0)
GPGPU-Sim PTX: 6200000 instructions simulated : ctaid=(344,0,0) tid=(479,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (11281,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(11282,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (11288,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(11289,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (11313,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(11314,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (11343,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(11344,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (11361,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(11362,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (11375,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(11376,0)
GPGPU-Sim PTX: 6300000 instructions simulated : ctaid=(321,0,0) tid=(415,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (11481,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(11482,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (11484,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(11485,0)
GPGPU-Sim uArch: cycles simulated: 11500  inst.: 6143168 (ipc=534.2) sim_rate=267094 (inst/sec) elapsed = 0:0:00:23 / Tue Mar 22 13:04:52 2016
GPGPU-Sim PTX: 6400000 instructions simulated : ctaid=(332,0,0) tid=(415,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (11660,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(11661,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (11672,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(11673,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (11682,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(11683,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (11687,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(11688,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (11724,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(11725,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (11758,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(11759,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (11765,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(11766,0)
GPGPU-Sim PTX: 6500000 instructions simulated : ctaid=(345,0,0) tid=(351,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (11774,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(11775,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (11806,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(11807,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (11836,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(11837,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (11857,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(11858,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (11867,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(11868,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (11896,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(11897,0)
GPGPU-Sim PTX: 6600000 instructions simulated : ctaid=(330,0,0) tid=(319,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (11918,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(11919,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (11926,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(11927,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (11931,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(11932,0)
GPGPU-Sim uArch: cycles simulated: 12000  inst.: 6458272 (ipc=538.2) sim_rate=269094 (inst/sec) elapsed = 0:0:00:24 / Tue Mar 22 13:04:53 2016
GPGPU-Sim uArch: Shader 13 finished CTA #0 (12018,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(12019,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (12023,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(12024,0)
GPGPU-Sim PTX: 6700000 instructions simulated : ctaid=(351,0,0) tid=(447,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (12077,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(12078,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (12096,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(12097,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (12100,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(12101,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (12156,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(12157,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (12158,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(12159,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (12160,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(12161,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (12183,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(12184,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (12195,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(12196,0)
GPGPU-Sim PTX: 6800000 instructions simulated : ctaid=(370,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (12288,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(12289,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (12426,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(12427,0)
GPGPU-Sim PTX: 6900000 instructions simulated : ctaid=(365,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (12441,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(12442,0)
GPGPU-Sim uArch: cycles simulated: 12500  inst.: 6729696 (ipc=538.4) sim_rate=269187 (inst/sec) elapsed = 0:0:00:25 / Tue Mar 22 13:04:54 2016
GPGPU-Sim uArch: Shader 12 finished CTA #2 (12528,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(12529,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (12530,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(12531,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (12586,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(12587,0)
GPGPU-Sim PTX: 7000000 instructions simulated : ctaid=(371,0,0) tid=(319,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (12637,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(12638,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (12660,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(12661,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (12683,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(12684,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (12691,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(12692,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (12712,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(12713,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (12718,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(12719,0)
GPGPU-Sim PTX: 7100000 instructions simulated : ctaid=(350,0,0) tid=(447,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (12765,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(12766,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (12778,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(12779,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (12779,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(12780,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (12795,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(12796,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (12811,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(12812,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (12819,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(12820,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (12898,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(12899,0)
GPGPU-Sim PTX: 7200000 instructions simulated : ctaid=(374,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (12924,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(12925,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (12927,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(12928,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (12967,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(12968,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (12982,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(12983,0)
GPGPU-Sim uArch: cycles simulated: 13000  inst.: 7046048 (ipc=542.0) sim_rate=271001 (inst/sec) elapsed = 0:0:00:26 / Tue Mar 22 13:04:55 2016
GPGPU-Sim uArch: Shader 8 finished CTA #0 (13005,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(13006,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (13013,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(13014,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (13039,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(13040,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (13057,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(13058,0)
GPGPU-Sim PTX: 7300000 instructions simulated : ctaid=(404,0,0) tid=(415,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (13122,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(13123,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (13133,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(13134,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (13160,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(13161,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (13175,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(13176,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (13215,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(13216,0)
GPGPU-Sim PTX: 7400000 instructions simulated : ctaid=(407,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (13268,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(13269,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (13328,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(13329,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (13364,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(13365,0)
GPGPU-Sim PTX: 7500000 instructions simulated : ctaid=(394,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (13485,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(13486,0)
GPGPU-Sim uArch: cycles simulated: 13500  inst.: 7309440 (ipc=541.4) sim_rate=270720 (inst/sec) elapsed = 0:0:00:27 / Tue Mar 22 13:04:56 2016
GPGPU-Sim uArch: Shader 0 finished CTA #0 (13540,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(13541,0)
GPGPU-Sim PTX: 7600000 instructions simulated : ctaid=(376,0,0) tid=(511,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (13647,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(13648,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (13650,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(13651,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (13671,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(13672,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (13693,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(13694,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (13751,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(13752,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (13752,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(13753,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (13756,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(13757,0)
GPGPU-Sim PTX: 7700000 instructions simulated : ctaid=(410,0,0) tid=(287,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (13812,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(13813,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (13816,0), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (13816,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(13817,0)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(13817,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (13848,0), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (13848,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(13849,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(13849,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (13851,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(13852,0)
GPGPU-Sim PTX: 7800000 instructions simulated : ctaid=(424,0,0) tid=(415,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (13946,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(13947,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (13998,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(13999,0)
GPGPU-Sim uArch: cycles simulated: 14000  inst.: 7612480 (ipc=543.7) sim_rate=271874 (inst/sec) elapsed = 0:0:00:28 / Tue Mar 22 13:04:57 2016
GPGPU-Sim uArch: Shader 6 finished CTA #1 (14003,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(14004,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (14051,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(14052,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (14060,0), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (14060,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(14061,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(14061,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (14076,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(14077,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (14084,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(14085,0)
GPGPU-Sim PTX: 7900000 instructions simulated : ctaid=(435,0,0) tid=(351,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (14122,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(14123,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (14144,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(14145,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (14175,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(14176,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (14230,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(14231,0)
GPGPU-Sim PTX: 8000000 instructions simulated : ctaid=(438,0,0) tid=(479,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (14253,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(14254,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (14273,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(14274,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (14295,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(14296,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (14361,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(14362,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (14425,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(14426,0)
GPGPU-Sim PTX: 8100000 instructions simulated : ctaid=(406,0,0) tid=(447,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (14449,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(14450,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (14489,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(14490,0)
GPGPU-Sim uArch: cycles simulated: 14500  inst.: 7902368 (ipc=545.0) sim_rate=272495 (inst/sec) elapsed = 0:0:00:29 / Tue Mar 22 13:04:58 2016
GPGPU-Sim uArch: Shader 12 finished CTA #1 (14560,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(14561,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (14580,0), 2 CTAs running
GPGPU-Sim PTX: 8200000 instructions simulated : ctaid=(426,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (14609,0), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (14631,0), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (14642,0), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (14645,0), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (14691,0), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (14701,0), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (14724,0), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (14730,0), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (14763,0), 2 CTAs running
GPGPU-Sim PTX: 8300000 instructions simulated : ctaid=(432,0,0) tid=(307,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (14869,0), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (14881,0), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (14898,0), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (14905,0), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (14926,0), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (14945,0), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 15000  inst.: 8157204 (ipc=543.8) sim_rate=271906 (inst/sec) elapsed = 0:0:00:30 / Tue Mar 22 13:04:59 2016
GPGPU-Sim PTX: 8400000 instructions simulated : ctaid=(429,0,0) tid=(371,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (15024,0), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (15044,0), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (15054,0), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (15096,0), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (15117,0), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (15132,0), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (15132,0), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (15141,0), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (15228,0), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (15283,0), 1 CTAs running
GPGPU-Sim PTX: 8500000 instructions simulated : ctaid=(447,0,0) tid=(43,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (15394,0), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 1 '_Z7extractlPf').
GPGPU-Sim uArch: Shader 3 finished CTA #2 (15405,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 1 '_Z7extractlPf').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (15424,0), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (15431,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 1 '_Z7extractlPf').
GPGPU-Sim uArch: Shader 12 finished CTA #1 (15440,0), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 1 '_Z7extractlPf').
GPGPU-Sim uArch: Shader 6 finished CTA #1 (15448,0), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (15467,0), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (15495,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 1 '_Z7extractlPf').
GPGPU-Sim uArch: cycles simulated: 15500  inst.: 8274968 (ipc=533.9) sim_rate=266934 (inst/sec) elapsed = 0:0:00:31 / Tue Mar 22 13:05:00 2016
GPGPU-Sim uArch: Shader 5 finished CTA #2 (15500,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 1 '_Z7extractlPf').
GPGPU-Sim uArch: Shader 13 finished CTA #1 (15506,0), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 1 '_Z7extractlPf').
GPGPU-Sim uArch: Shader 2 finished CTA #1 (15530,0), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (15539,0), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 1 '_Z7extractlPf').
GPGPU-Sim uArch: Shader 10 finished CTA #1 (15584,0), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 1 '_Z7extractlPf').
GPGPU-Sim uArch: Shader 2 finished CTA #2 (15599,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z7extractlPf').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (15607,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 1 '_Z7extractlPf').
GPGPU-Sim uArch: Shader 6 finished CTA #2 (15696,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 1 '_Z7extractlPf').
GPGPU-Sim uArch: Shader 1 finished CTA #1 (15725,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z7extractlPf').
GPGPU-Sim uArch: Shader 9 finished CTA #1 (15810,0), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 1 '_Z7extractlPf').
GPGPU-Sim uArch: Shader 11 finished CTA #1 (15952,0), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 1 '_Z7extractlPf').
GPGPU-Sim uArch: GPU detected kernel '_Z7extractlPf' finished on shader 11.

GPGPU-Sim PTX: cudaLaunch for 0x0x401c50 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7preparelPfS_S_' to stream 0, gridDim= (450,1,1) blockDim = (512,1,1) 
kernel_name = _Z7extractlPf 
kernel_launch_uid = 1 
gpu_sim_cycle = 15953
gpu_sim_insn = 8281816
gpu_ipc =     519.1385
gpu_tot_sim_cycle = 15953
gpu_tot_sim_insn = 8281816
gpu_tot_ipc =     519.1385
gpu_tot_issued_cta = 450
gpu_stall_dramfull = 424
gpu_stall_icnt2sh    = 19071
gpu_total_sim_rate=267155

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 136605
	L1I_total_cache_misses = 1274
	L1I_total_cache_miss_rate = 0.0093
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 4140
L1D_cache:
	L1D_cache_core[0]: Access = 1056, Miss = 528, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 231
	L1D_cache_core[1]: Access = 928, Miss = 464, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 180
	L1D_cache_core[2]: Access = 960, Miss = 480, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 214
	L1D_cache_core[3]: Access = 960, Miss = 480, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 139
	L1D_cache_core[4]: Access = 960, Miss = 480, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 209
	L1D_cache_core[5]: Access = 960, Miss = 480, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 265
	L1D_cache_core[6]: Access = 960, Miss = 480, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 215
	L1D_cache_core[7]: Access = 928, Miss = 464, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 175
	L1D_cache_core[8]: Access = 992, Miss = 496, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 163
	L1D_cache_core[9]: Access = 928, Miss = 464, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 223
	L1D_cache_core[10]: Access = 928, Miss = 464, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 227
	L1D_cache_core[11]: Access = 928, Miss = 464, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 282
	L1D_cache_core[12]: Access = 994, Miss = 497, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 172
	L1D_cache_core[13]: Access = 928, Miss = 464, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 258
	L1D_cache_core[14]: Access = 960, Miss = 480, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 211
	L1D_total_cache_accesses = 14370
	L1D_total_cache_misses = 7185
	L1D_total_cache_miss_rate = 0.5000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 3164
	L1D_cache_data_port_util = 0.031
	L1D_cache_fill_port_util = 0.031
L1C_cache:
	L1C_total_cache_accesses = 14385
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0334
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 7185
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 807
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 13905
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 7185
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2357
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 135331
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1274
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 4140
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
407, 407, 407, 407, 407, 407, 407, 407, 407, 407, 407, 407, 407, 407, 407, 407, 407, 407, 407, 407, 407, 407, 407, 407, 407, 407, 407, 407, 407, 407, 407, 407, 407, 407, 407, 407, 407, 407, 407, 407, 407, 407, 407, 407, 407, 407, 407, 407, 
gpgpu_n_tot_thrd_icount = 8511840
gpgpu_n_tot_w_icount = 265995
gpgpu_n_stall_shd_mem = 3164
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 7185
gpgpu_n_mem_write_global = 7185
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 229916
gpgpu_n_store_insn = 229916
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 460316
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3164
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:60539	W0_Idle:18696	W0_Scoreboard:122166	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:27	W29:0	W30:0	W31:0	W32:265968
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 57480 {8:7185,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 977160 {136:7185,}
traffic_breakdown_coretomem[INST_ACC_R] = 360 {8:45,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 977160 {136:7185,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 57480 {8:7185,}
traffic_breakdown_memtocore[INST_ACC_R] = 6120 {136:45,}
maxmrqlatency = 211 
maxdqlatency = 0 
maxmflatency = 602 
averagemflatency = 235 
max_icnt2mem_latency = 176 
max_icnt2sh_latency = 15952 
mrq_lat_table:4249 	577 	513 	501 	674 	694 	847 	175 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	7090 	7186 	109 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	10049 	3409 	475 	418 	79 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	1969 	3358 	1771 	102 	0 	0 	0 	51 	1223 	2163 	3748 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	25 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:      6273      6301      5987      6013      5913      5905      6312      6312      6181      6185      5990      5964      5881      5909      6330      5764 
dram[1]:      6274      6274      6008      6022      5920      5903      6334      6325      6182      6197      5992      5971      5876      5906      6322      5782 
dram[2]:      6278      6328      5982      6006      5902      5922      6333      6365      6178      6150      5993      6066      5870      5925      6334      5829 
dram[3]:      6272      6328      5988      5993      5899      5912      6322      6365      6187      6131      5958      6058      5864      5914      5857      5843 
dram[4]:      6267      6328      6006      5985      5888      5923      6331      6391      6175      6144      5948      6071      5911      5926      5778      5813 
dram[5]:      6259      6320      6006      6000      5884      5914      6348      6385      6189      6123      5953      6069      5907      5923      5769      5818 
average row accesses per activate:
dram[0]: 13.400000 32.000000 32.000000 32.000000  6.461538  7.636364  8.000000  7.111111  6.400000  7.111111  6.923077  8.000000 32.000000 32.000000 32.000000 32.000000 
dram[1]: 21.666666 32.000000 32.000000 32.000000  6.000000  7.636364  8.000000  6.400000  6.400000  7.111111  6.769231  6.285714 32.000000 32.000000 32.000000 32.000000 
dram[2]: 32.000000 32.000000 32.000000 32.000000  7.000000  7.333333  7.111111  6.400000  5.333333  8.000000  5.866667  5.500000 32.000000 32.000000 32.000000 32.000000 
dram[3]: 32.000000 32.000000 32.000000 32.000000  6.000000  6.769231  7.111111  5.818182  5.333333  8.000000  6.285714  4.888889 32.000000 32.000000 32.000000 32.000000 
dram[4]: 32.000000 32.000000 32.000000 32.000000  8.400000  6.769231  7.111111  6.400000  6.400000  6.400000  6.769231  4.888889 32.000000 32.000000 32.000000 32.000000 
dram[5]: 32.000000 32.000000 32.000000 32.000000  8.400000  6.769231  6.400000  5.818182  6.400000  6.400000  6.285714  4.888889 32.000000 32.000000 32.000000 32.000000 
average row locality = 8230/887 = 9.278467
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        67        64        64        64        74        74        96        96        96        96        77        76        64        64        64        64 
dram[1]:        65        64        64        64        74        74        96        96        96        96        76        76        64        64        64        64 
dram[2]:        64        64        64        64        74        76        96        96        96        96        76        76        64        64        64        64 
dram[3]:        64        64        64        64        74        76        96        96        96        96        76        76        64        64        64        64 
dram[4]:        64        64        64        64        74        76        96        96        96        96        76        76        64        64        64        64 
dram[5]:        64        64        64        64        74        76        96        96        96        96        76        76        64        64        64        64 
total reads: 7189
bank skew: 96/64 = 1.50
chip skew: 1200/1197 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0        10        10        32        32        32        32        13        12         0         0         0         0 
dram[1]:         0         0         0         0        10        10        32        32        32        32        12        12         0         0         0         0 
dram[2]:         0         0         0         0        10        12        32        32        32        32        12        12         0         0         0         0 
dram[3]:         0         0         0         0        10        12        32        32        32        32        12        12         0         0         0         0 
dram[4]:         0         0         0         0        10        12        32        32        32        32        12        12         0         0         0         0 
dram[5]:         0         0         0         0        10        12        32        32        32        32        12        12         0         0         0         0 
total reads: 1041
min_bank_accesses = 0!
chip skew: 174/172 = 1.01
average mf latency per bank:
dram[0]:        482       459       436       442       392       418       391       423       348       356       384       380       451       436       425       449
dram[1]:        444       440       445       442       403       410       415       417       365       360       401       381       454       444       454       449
dram[2]:        433       430       436       445       401       398       405       414       364       373       398       380       461       436       459       445
dram[3]:        432       432       428       441       409       400       409       414       344       386       394       385       461       440       443       455
dram[4]:        450       433       444       447       402       415       402       427       350       375       379       390       444       438       451       435
dram[5]:        446       434       448       452       405       431       397       424       348       373       376       388       440       444       452       439
maximum mf latency per bank:
dram[0]:        373       401       366       419       472       495       497       540       440       419       395       419       418       355       327       383
dram[1]:        377       346       403       363       446       484       561       536       443       444       450       411       387       339       381       379
dram[2]:        354       332       345       346       365       365       513       550       486       496       399       463       409       349       402       395
dram[3]:        340       321       339       337       476       526       532       575       426       526       394       496       406       349       336       373
dram[4]:        346       333       346       368       398       479       518       596       404       494       383       484       343       382       376       351
dram[5]:        357       328       358       365       423       447       498       602       429       465       373       430       328       381       396       368

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21057 n_nop=18049 n_act=139 n_pre=123 n_req=1373 n_rd=2400 n_write=346 bw_util=0.2608
n_activity=11885 dram_eff=0.4621
bk0: 134a 20585i bk1: 128a 20555i bk2: 128a 20614i bk3: 128a 20577i bk4: 148a 19784i bk5: 148a 19810i bk6: 192a 19452i bk7: 192a 19070i bk8: 192a 19394i bk9: 192a 19293i bk10: 154a 19877i bk11: 152a 19894i bk12: 128a 20514i bk13: 128a 20531i bk14: 128a 20670i bk15: 128a 20416i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.70889
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21057 n_nop=18049 n_act=143 n_pre=127 n_req=1369 n_rd=2394 n_write=344 bw_util=0.2601
n_activity=12026 dram_eff=0.4553
bk0: 130a 20681i bk1: 128a 20593i bk2: 128a 20632i bk3: 128a 20547i bk4: 148a 19737i bk5: 148a 19829i bk6: 192a 19475i bk7: 192a 18521i bk8: 192a 19377i bk9: 192a 19239i bk10: 152a 19888i bk11: 152a 19798i bk12: 128a 20546i bk13: 128a 20455i bk14: 128a 20627i bk15: 128a 20430i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.63271
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21057 n_nop=18031 n_act=149 n_pre=133 n_req=1372 n_rd=2396 n_write=348 bw_util=0.2606
n_activity=11934 dram_eff=0.4599
bk0: 128a 20697i bk1: 128a 20544i bk2: 128a 20653i bk3: 128a 20520i bk4: 148a 19886i bk5: 152a 19814i bk6: 192a 19341i bk7: 192a 18905i bk8: 192a 19329i bk9: 192a 19298i bk10: 152a 19853i bk11: 152a 19872i bk12: 128a 20606i bk13: 128a 20475i bk14: 128a 20654i bk15: 128a 20406i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.60085
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21057 n_nop=18019 n_act=155 n_pre=139 n_req=1372 n_rd=2396 n_write=348 bw_util=0.2606
n_activity=11718 dram_eff=0.4683
bk0: 128a 20702i bk1: 128a 20525i bk2: 128a 20682i bk3: 128a 20591i bk4: 148a 19713i bk5: 152a 19754i bk6: 192a 19394i bk7: 192a 18812i bk8: 192a 19346i bk9: 192a 19387i bk10: 152a 19939i bk11: 152a 19748i bk12: 128a 20557i bk13: 128a 20461i bk14: 128a 20599i bk15: 128a 20353i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.58717
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21057 n_nop=18033 n_act=148 n_pre=132 n_req=1372 n_rd=2396 n_write=348 bw_util=0.2606
n_activity=11758 dram_eff=0.4667
bk0: 128a 20702i bk1: 128a 20562i bk2: 128a 20636i bk3: 128a 20535i bk4: 148a 20040i bk5: 152a 19685i bk6: 192a 19316i bk7: 192a 18761i bk8: 192a 19530i bk9: 192a 19274i bk10: 152a 19927i bk11: 152a 19838i bk12: 128a 20524i bk13: 128a 20463i bk14: 128a 20576i bk15: 128a 20375i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.70903
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21057 n_nop=18023 n_act=153 n_pre=137 n_req=1372 n_rd=2396 n_write=348 bw_util=0.2606
n_activity=11689 dram_eff=0.4695
bk0: 128a 20700i bk1: 128a 20589i bk2: 128a 20630i bk3: 128a 20533i bk4: 148a 19987i bk5: 152a 19666i bk6: 192a 19169i bk7: 192a 18684i bk8: 192a 19497i bk9: 192a 19244i bk10: 152a 19989i bk11: 152a 19738i bk12: 128a 20512i bk13: 128a 20486i bk14: 128a 20616i bk15: 128a 20419i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.65788

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1243, Miss = 602, Miss_rate = 0.484, Pending_hits = 9, Reservation_fails = 432
L2_cache_bank[1]: Access = 1196, Miss = 598, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 84
L2_cache_bank[2]: Access = 1211, Miss = 599, Miss_rate = 0.495, Pending_hits = 3, Reservation_fails = 155
L2_cache_bank[3]: Access = 1196, Miss = 598, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 71
L2_cache_bank[4]: Access = 1196, Miss = 598, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 60
L2_cache_bank[5]: Access = 1200, Miss = 600, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 80
L2_cache_bank[6]: Access = 1196, Miss = 598, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 59
L2_cache_bank[7]: Access = 1200, Miss = 600, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 74
L2_cache_bank[8]: Access = 1196, Miss = 598, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 54
L2_cache_bank[9]: Access = 1200, Miss = 600, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 77
L2_cache_bank[10]: Access = 1196, Miss = 598, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 49
L2_cache_bank[11]: Access = 1200, Miss = 600, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 79
L2_total_cache_accesses = 14430
L2_total_cache_misses = 7189
L2_total_cache_miss_rate = 0.4982
L2_total_cache_pending_hits = 12
L2_total_cache_reservation_fails = 1274
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 7185
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 786
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 7185
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 33
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 3
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 379
L2_cache_data_port_util = 0.173
L2_cache_fill_port_util = 0.150

icnt_total_pkts_mem_to_simt=43380
icnt_total_pkts_simt_to_mem=43170
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 15.0659
	minimum = 6
	maximum = 129
Network latency average = 13.0045
	minimum = 6
	maximum = 101
Slowest packet = 14
Flit latency average = 11.1343
	minimum = 6
	maximum = 101
Slowest flit = 4909
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0670024
	minimum = 0.0584216 (at node 1)
	maximum = 0.0779164 (at node 15)
Accepted packet rate average = 0.0670024
	minimum = 0.0584216 (at node 1)
	maximum = 0.0779164 (at node 15)
Injected flit rate average = 0.200937
	minimum = 0.174763 (at node 1)
	maximum = 0.23751 (at node 15)
Accepted flit rate average= 0.200937
	minimum = 0.175641 (at node 1)
	maximum = 0.228108 (at node 15)
Injected packet length average = 2.99896
Accepted packet length average = 2.99896
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 15.0659 (1 samples)
	minimum = 6 (1 samples)
	maximum = 129 (1 samples)
Network latency average = 13.0045 (1 samples)
	minimum = 6 (1 samples)
	maximum = 101 (1 samples)
Flit latency average = 11.1343 (1 samples)
	minimum = 6 (1 samples)
	maximum = 101 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.0670024 (1 samples)
	minimum = 0.0584216 (1 samples)
	maximum = 0.0779164 (1 samples)
Accepted packet rate average = 0.0670024 (1 samples)
	minimum = 0.0584216 (1 samples)
	maximum = 0.0779164 (1 samples)
Injected flit rate average = 0.200937 (1 samples)
	minimum = 0.174763 (1 samples)
	maximum = 0.23751 (1 samples)
Accepted flit rate average = 0.200937 (1 samples)
	minimum = 0.175641 (1 samples)
	maximum = 0.228108 (1 samples)
Injected packet size average = 2.99896 (1 samples)
Accepted packet size average = 2.99896 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 31 sec (31 sec)
gpgpu_simulation_rate = 267155 (inst/sec)
gpgpu_simulation_rate = 514 (cycle/sec)
kernel '_Z7preparelPfS_S_' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z7preparelPfS_S_'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,15953)
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z7preparelPfS_S_'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,15953)
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z7preparelPfS_S_'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,15953)
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z7preparelPfS_S_'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,15953)
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z7preparelPfS_S_'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,15953)
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z7preparelPfS_S_'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,15953)
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z7preparelPfS_S_'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,15953)
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z7preparelPfS_S_'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,15953)
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z7preparelPfS_S_'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,15953)
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z7preparelPfS_S_'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,15953)
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z7preparelPfS_S_'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,15953)
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z7preparelPfS_S_'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,15953)
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z7preparelPfS_S_'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,15953)
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z7preparelPfS_S_'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,15953)
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z7preparelPfS_S_'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,15953)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,15953)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,15953)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,15953)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,15953)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,15953)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,15953)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,15953)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,15953)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,15953)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,15953)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,15953)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,15953)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,15953)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,15953)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,15953)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,15953)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,15953)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,15953)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,15953)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,15953)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,15953)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,15953)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,15953)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,15953)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,15953)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,15953)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,15953)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,15953)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,15953)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,15953)
GPGPU-Sim PTX: 8600000 instructions simulated : ctaid=(2,0,0) tid=(299,0,0)
GPGPU-Sim PTX: 8700000 instructions simulated : ctaid=(20,0,0) tid=(203,0,0)
GPGPU-Sim uArch: cycles simulated: 16453  inst.: 8456856 (ipc=350.1) sim_rate=264276 (inst/sec) elapsed = 0:0:00:32 / Tue Mar 22 13:05:01 2016
GPGPU-Sim PTX: 8800000 instructions simulated : ctaid=(41,0,0) tid=(203,0,0)
GPGPU-Sim uArch: cycles simulated: 17453  inst.: 8618872 (ipc=224.7) sim_rate=261177 (inst/sec) elapsed = 0:0:00:33 / Tue Mar 22 13:05:02 2016
GPGPU-Sim PTX: 8900000 instructions simulated : ctaid=(42,0,0) tid=(331,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (2338,15953), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(2339,15953)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (2374,15953), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(2375,15953)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (2511,15953), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(2512,15953)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (2572,15953), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(2573,15953)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (2574,15953), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(2575,15953)
GPGPU-Sim PTX: 9000000 instructions simulated : ctaid=(47,0,0) tid=(171,0,0)
GPGPU-Sim uArch: cycles simulated: 18953  inst.: 8747832 (ipc=155.3) sim_rate=257289 (inst/sec) elapsed = 0:0:00:34 / Tue Mar 22 13:05:03 2016
GPGPU-Sim uArch: Shader 7 finished CTA #0 (3007,15953), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(3008,15953)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (3017,15953), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(3018,15953)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (3050,15953), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(3051,15953)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (3135,15953), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(3136,15953)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (3168,15953), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(3169,15953)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (3437,15953), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(3438,15953)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (3494,15953), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(3495,15953)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (3548,15953), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(3549,15953)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (3614,15953), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(3615,15953)
GPGPU-Sim PTX: 9100000 instructions simulated : ctaid=(44,0,0) tid=(203,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (3741,15953), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(3742,15953)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (3783,15953), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(3784,15953)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (3934,15953), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(3935,15953)
GPGPU-Sim uArch: cycles simulated: 19953  inst.: 8858072 (ipc=144.1) sim_rate=253087 (inst/sec) elapsed = 0:0:00:35 / Tue Mar 22 13:05:04 2016
GPGPU-Sim uArch: Shader 11 finished CTA #0 (4042,15953), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(4043,15953)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (4094,15953), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(4095,15953)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (4121,15953), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(4122,15953)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (4271,15953), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(4272,15953)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (4346,15953), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(4347,15953)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (4461,15953), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(4462,15953)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (4512,15953), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(4513,15953)
GPGPU-Sim PTX: 9200000 instructions simulated : ctaid=(33,0,0) tid=(171,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (4555,15953), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(4556,15953)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (4578,15953), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(4579,15953)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (4600,15953), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(4601,15953)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (4627,15953), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(4628,15953)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (4648,15953), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(4649,15953)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (4707,15953), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(4708,15953)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (4791,15953), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(4792,15953)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (4805,15953), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(4806,15953)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (4966,15953), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(4967,15953)
GPGPU-Sim uArch: cycles simulated: 20953  inst.: 9006232 (ipc=144.9) sim_rate=250173 (inst/sec) elapsed = 0:0:00:36 / Tue Mar 22 13:05:05 2016
GPGPU-Sim uArch: Shader 2 finished CTA #2 (5045,15953), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(5046,15953)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (5052,15953), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(5053,15953)
GPGPU-Sim PTX: 9300000 instructions simulated : ctaid=(51,0,0) tid=(427,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (5315,15953), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(5316,15953)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (5447,15953), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(5448,15953)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (5638,15953), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(5639,15953)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (5663,15953), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(5664,15953)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (5700,15953), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(5701,15953)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (5713,15953), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(5714,15953)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (5721,15953), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(5722,15953)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (5740,15953), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(5741,15953)
GPGPU-Sim PTX: 9400000 instructions simulated : ctaid=(74,0,0) tid=(139,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (6151,15953), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(6152,15953)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (6282,15953), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(6283,15953)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (6326,15953), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(6327,15953)
GPGPU-Sim uArch: cycles simulated: 22453  inst.: 9161656 (ipc=135.4) sim_rate=247612 (inst/sec) elapsed = 0:0:00:37 / Tue Mar 22 13:05:06 2016
GPGPU-Sim uArch: Shader 6 finished CTA #0 (6503,15953), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(6504,15953)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (6679,15953), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(6680,15953)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (6696,15953), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(6697,15953)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (6744,15953), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(6745,15953)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (6861,15953), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(6862,15953)
GPGPU-Sim PTX: 9500000 instructions simulated : ctaid=(94,0,0) tid=(11,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (6941,15953), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(6942,15953)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (6953,15953), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(6954,15953)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (6976,15953), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(6977,15953)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (7047,15953), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(7048,15953)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (7114,15953), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(7115,15953)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (7250,15953), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(7251,15953)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (7321,15953), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(7322,15953)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (7336,15953), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(7337,15953)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (7359,15953), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(7360,15953)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (7416,15953), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(7417,15953)
GPGPU-Sim uArch: cycles simulated: 23453  inst.: 9295608 (ipc=135.2) sim_rate=244621 (inst/sec) elapsed = 0:0:00:38 / Tue Mar 22 13:05:07 2016
GPGPU-Sim uArch: Shader 6 finished CTA #1 (7500,15953), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(7501,15953)
GPGPU-Sim PTX: 9600000 instructions simulated : ctaid=(87,0,0) tid=(459,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (7631,15953), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(7632,15953)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (7664,15953), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(7665,15953)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (7718,15953), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(7719,15953)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (7960,15953), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(7961,15953)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (8131,15953), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(8132,15953)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (8306,15953), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(8307,15953)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (8359,15953), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(8360,15953)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (8403,15953), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(8404,15953)
GPGPU-Sim uArch: cycles simulated: 24453  inst.: 9403416 (ipc=132.0) sim_rate=241113 (inst/sec) elapsed = 0:0:00:39 / Tue Mar 22 13:05:08 2016
GPGPU-Sim PTX: 9700000 instructions simulated : ctaid=(83,0,0) tid=(395,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (8573,15953), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(8574,15953)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (8660,15953), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(8661,15953)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (8758,15953), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(8759,15953)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (9245,15953), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(9246,15953)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (9252,15953), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(9253,15953)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (9288,15953), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(9289,15953)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (9369,15953), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(9370,15953)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (9498,15953), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(9499,15953)
GPGPU-Sim uArch: cycles simulated: 25453  inst.: 9497144 (ipc=127.9) sim_rate=237428 (inst/sec) elapsed = 0:0:00:40 / Tue Mar 22 13:05:09 2016
GPGPU-Sim PTX: 9800000 instructions simulated : ctaid=(99,0,0) tid=(139,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (9672,15953), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(9673,15953)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (9767,15953), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(9768,15953)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (9783,15953), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(9784,15953)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (9803,15953), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(9804,15953)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (9870,15953), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(9871,15953)
GPGPU-Sim uArch: cycles simulated: 25953  inst.: 9553336 (ipc=127.2) sim_rate=233008 (inst/sec) elapsed = 0:0:00:41 / Tue Mar 22 13:05:10 2016
GPGPU-Sim uArch: Shader 10 finished CTA #1 (10028,15953), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(10029,15953)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (10085,15953), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(10086,15953)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (10101,15953), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(10102,15953)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (10178,15953), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(10179,15953)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (10191,15953), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(10192,15953)
GPGPU-Sim PTX: 9900000 instructions simulated : ctaid=(116,0,0) tid=(235,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (10351,15953), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(10352,15953)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (10531,15953), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(10532,15953)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (10678,15953), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(10679,15953)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (10793,15953), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(10794,15953)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (10993,15953), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(10994,15953)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (11110,15953), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(11111,15953)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (11136,15953), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(11137,15953)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (11191,15953), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(11192,15953)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (11229,15953), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(11230,15953)
GPGPU-Sim PTX: 10000000 instructions simulated : ctaid=(140,0,0) tid=(11,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (11315,15953), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(11316,15953)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (11321,15953), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(11322,15953)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (11369,15953), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(11370,15953)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (11463,15953), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(11464,15953)
GPGPU-Sim uArch: cycles simulated: 27453  inst.: 9729944 (ipc=125.9) sim_rate=231665 (inst/sec) elapsed = 0:0:00:42 / Tue Mar 22 13:05:11 2016
GPGPU-Sim uArch: Shader 3 finished CTA #1 (11568,15953), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(11569,15953)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (11674,15953), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(11675,15953)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (11681,15953), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(11682,15953)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (11827,15953), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(11828,15953)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (11925,15953), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(11926,15953)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (11927,15953), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(11928,15953)
GPGPU-Sim PTX: 10100000 instructions simulated : ctaid=(125,0,0) tid=(299,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (11963,15953), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(11964,15953)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (12144,15953), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(12145,15953)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (12210,15953), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(12211,15953)
GPGPU-Sim uArch: cycles simulated: 28453  inst.: 9858552 (ipc=126.1) sim_rate=229268 (inst/sec) elapsed = 0:0:00:43 / Tue Mar 22 13:05:12 2016
GPGPU-Sim uArch: Shader 6 finished CTA #1 (12549,15953), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(12550,15953)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (12691,15953), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(12692,15953)
GPGPU-Sim PTX: 10200000 instructions simulated : ctaid=(142,0,0) tid=(139,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (12920,15953), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(12921,15953)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (12950,15953), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(12951,15953)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (12983,15953), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(12984,15953)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (13022,15953), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(13023,15953)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (13091,15953), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(13092,15953)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (13128,15953), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(13129,15953)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (13256,15953), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(13257,15953)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (13352,15953), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(13353,15953)
GPGPU-Sim PTX: 10300000 instructions simulated : ctaid=(143,0,0) tid=(43,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (13532,15953), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(13533,15953)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (13628,15953), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(13629,15953)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (13673,15953), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(13674,15953)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (13701,15953), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(13702,15953)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (13705,15953), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(13706,15953)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (13779,15953), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(13780,15953)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (13784,15953), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(13785,15953)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (13876,15953), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(13877,15953)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (13924,15953), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(13925,15953)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (13987,15953), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(13988,15953)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (13999,15953), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(14000,15953)
GPGPU-Sim uArch: cycles simulated: 29953  inst.: 10055288 (ipc=126.7) sim_rate=228529 (inst/sec) elapsed = 0:0:00:44 / Tue Mar 22 13:05:13 2016
GPGPU-Sim uArch: Shader 6 finished CTA #2 (14039,15953), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(14040,15953)
GPGPU-Sim PTX: 10400000 instructions simulated : ctaid=(156,0,0) tid=(427,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (14102,15953), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(14103,15953)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (14106,15953), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(14107,15953)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (14256,15953), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(14257,15953)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (14305,15953), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(14306,15953)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (14399,15953), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(14400,15953)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (14440,15953), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(14441,15953)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (14534,15953), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (14534,15953), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(14535,15953)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(14535,15953)
GPGPU-Sim PTX: 10500000 instructions simulated : ctaid=(183,0,0) tid=(459,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (14650,15953), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(14651,15953)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (14653,15953), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(14654,15953)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (14689,15953), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(14690,15953)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (14703,15953), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(14704,15953)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (14835,15953), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(14836,15953)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (14893,15953), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(14894,15953)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (14945,15953), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(14946,15953)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (14983,15953), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(14984,15953)
GPGPU-Sim uArch: cycles simulated: 30953  inst.: 10252088 (ipc=131.4) sim_rate=227824 (inst/sec) elapsed = 0:0:00:45 / Tue Mar 22 13:05:14 2016
GPGPU-Sim PTX: 10600000 instructions simulated : ctaid=(188,0,0) tid=(171,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (15064,15953), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(15065,15953)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (15077,15953), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(15078,15953)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (15185,15953), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(15186,15953)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (15216,15953), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(15217,15953)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (15416,15953), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(15417,15953)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (15421,15953), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(15422,15953)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (15425,15953), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(15426,15953)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (15578,15953), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(15579,15953)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (15640,15953), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(15641,15953)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (15693,15953), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(15694,15953)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (15697,15953), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(15698,15953)
GPGPU-Sim PTX: 10700000 instructions simulated : ctaid=(202,0,0) tid=(299,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (15756,15953), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(15757,15953)
GPGPU-Sim uArch: cycles simulated: 31953  inst.: 10397880 (ipc=132.3) sim_rate=226040 (inst/sec) elapsed = 0:0:00:46 / Tue Mar 22 13:05:15 2016
GPGPU-Sim uArch: Shader 7 finished CTA #1 (16033,15953), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(16034,15953)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (16038,15953), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(16039,15953)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (16096,15953), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(16097,15953)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (16115,15953), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(16116,15953)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (16174,15953), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(16175,15953)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (16300,15953), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(16301,15953)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (16388,15953), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(16389,15953)
GPGPU-Sim PTX: 10800000 instructions simulated : ctaid=(194,0,0) tid=(331,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (16500,15953), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(16501,15953)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (16539,15953), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(16540,15953)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (16581,15953), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(16582,15953)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (16654,15953), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(16655,15953)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (16675,15953), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(16676,15953)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (16797,15953), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(16798,15953)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (16838,15953), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(16839,15953)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (16943,15953), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(16944,15953)
GPGPU-Sim PTX: 10900000 instructions simulated : ctaid=(219,0,0) tid=(107,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (16985,15953), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(16986,15953)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (16991,15953), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(16992,15953)
GPGPU-Sim uArch: cycles simulated: 32953  inst.: 10555544 (ipc=133.7) sim_rate=224586 (inst/sec) elapsed = 0:0:00:47 / Tue Mar 22 13:05:16 2016
GPGPU-Sim uArch: Shader 12 finished CTA #2 (17090,15953), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(17091,15953)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (17094,15953), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(17095,15953)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (17096,15953), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(17097,15953)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (17209,15953), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(17210,15953)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (17338,15953), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(17339,15953)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (17381,15953), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(17382,15953)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (17504,15953), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(17505,15953)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (17564,15953), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(17565,15953)
GPGPU-Sim PTX: 11000000 instructions simulated : ctaid=(228,0,0) tid=(395,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (17677,15953), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(17678,15953)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (17686,15953), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(17687,15953)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (17925,15953), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(17926,15953)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (17991,15953), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(17992,15953)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (17998,15953), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(17999,15953)
GPGPU-Sim uArch: cycles simulated: 33953  inst.: 10710264 (ipc=134.9) sim_rate=223130 (inst/sec) elapsed = 0:0:00:48 / Tue Mar 22 13:05:17 2016
GPGPU-Sim uArch: Shader 6 finished CTA #0 (18004,15953), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(18005,15953)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (18013,15953), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(18014,15953)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (18039,15953), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(18040,15953)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (18068,15953), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(18069,15953)
GPGPU-Sim PTX: 11100000 instructions simulated : ctaid=(233,0,0) tid=(491,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (18190,15953), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(18191,15953)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (18244,15953), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(18245,15953)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (18254,15953), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(18255,15953)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (18258,15953), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(18259,15953)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (18263,15953), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(18264,15953)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (18303,15953), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(18304,15953)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (18310,15953), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(18311,15953)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (18394,15953), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(18395,15953)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (18404,15953), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(18405,15953)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (18621,15953), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(18622,15953)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (18636,15953), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(18637,15953)
GPGPU-Sim PTX: 11200000 instructions simulated : ctaid=(243,0,0) tid=(491,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (18686,15953), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(18687,15953)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (18818,15953), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(18819,15953)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (18885,15953), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(18886,15953)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (18892,15953), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(18893,15953)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (18898,15953), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(18899,15953)
GPGPU-Sim uArch: cycles simulated: 34953  inst.: 10912728 (ipc=138.5) sim_rate=222708 (inst/sec) elapsed = 0:0:00:49 / Tue Mar 22 13:05:18 2016
GPGPU-Sim uArch: Shader 0 finished CTA #2 (19004,15953), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(19005,15953)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (19092,15953), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(19093,15953)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (19141,15953), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(19142,15953)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (19149,15953), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(19150,15953)
GPGPU-Sim PTX: 11300000 instructions simulated : ctaid=(257,0,0) tid=(267,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (19218,15953), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(19219,15953)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (19426,15953), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(19427,15953)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (19479,15953), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(19480,15953)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (19481,15953), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(19482,15953)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (19598,15953), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(19599,15953)
GPGPU-Sim PTX: 11400000 instructions simulated : ctaid=(250,0,0) tid=(363,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (19740,15953), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(19741,15953)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (19838,15953), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(19839,15953)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (19883,15953), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(19884,15953)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (19886,15953), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(19887,15953)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (19943,15953), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(19944,15953)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (19945,15953), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(19946,15953)
GPGPU-Sim uArch: cycles simulated: 35953  inst.: 11078104 (ipc=139.8) sim_rate=221562 (inst/sec) elapsed = 0:0:00:50 / Tue Mar 22 13:05:19 2016
GPGPU-Sim uArch: Shader 9 finished CTA #0 (20053,15953), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(20054,15953)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (20134,15953), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(20135,15953)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (20190,15953), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(20191,15953)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (20234,15953), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (20234,15953), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(20235,15953)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(20235,15953)
GPGPU-Sim PTX: 11500000 instructions simulated : ctaid=(273,0,0) tid=(299,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (20339,15953), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(20340,15953)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (20389,15953), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(20390,15953)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (20436,15953), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(20437,15953)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (20491,15953), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(20492,15953)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (20495,15953), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(20496,15953)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (20607,15953), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(20608,15953)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (20693,15953), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(20694,15953)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (20706,15953), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(20707,15953)
GPGPU-Sim PTX: 11600000 instructions simulated : ctaid=(282,0,0) tid=(107,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (20776,15953), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(20777,15953)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (20861,15953), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(20862,15953)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (20910,15953), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(20911,15953)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (20918,15953), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(20919,15953)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (20989,15953), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(20990,15953)
GPGPU-Sim uArch: cycles simulated: 36953  inst.: 11261464 (ipc=141.9) sim_rate=220813 (inst/sec) elapsed = 0:0:00:51 / Tue Mar 22 13:05:20 2016
GPGPU-Sim uArch: Shader 14 finished CTA #0 (21106,15953), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(21107,15953)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (21129,15953), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(21130,15953)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (21289,15953), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(21290,15953)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (21333,15953), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(21334,15953)
GPGPU-Sim PTX: 11700000 instructions simulated : ctaid=(288,0,0) tid=(139,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (21373,15953), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(21374,15953)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (21424,15953), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(21425,15953)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (21532,15953), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(21533,15953)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (21600,15953), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(21601,15953)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (21610,15953), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(21611,15953)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (21666,15953), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(21667,15953)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (21672,15953), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(21673,15953)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (21675,15953), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(21676,15953)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (21733,15953), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(21734,15953)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (21738,15953), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(21739,15953)
GPGPU-Sim PTX: 11800000 instructions simulated : ctaid=(294,0,0) tid=(107,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (21879,15953), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(21880,15953)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (21938,15953), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(21939,15953)
GPGPU-Sim uArch: cycles simulated: 37953  inst.: 11428888 (ipc=143.0) sim_rate=219786 (inst/sec) elapsed = 0:0:00:52 / Tue Mar 22 13:05:21 2016
GPGPU-Sim uArch: Shader 13 finished CTA #0 (22018,15953), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(22019,15953)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (22020,15953), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(22021,15953)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (22262,15953), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(22263,15953)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (22316,15953), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(22317,15953)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (22328,15953), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(22329,15953)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (22338,15953), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(22339,15953)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (22387,15953), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(22388,15953)
GPGPU-Sim PTX: 11900000 instructions simulated : ctaid=(299,0,0) tid=(427,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (22559,15953), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(22560,15953)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (22806,15953), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(22807,15953)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (22830,15953), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(22831,15953)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (22845,15953), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(22846,15953)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (22912,15953), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(22913,15953)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (22955,15953), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(22956,15953)
GPGPU-Sim PTX: 12000000 instructions simulated : ctaid=(310,0,0) tid=(107,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (23201,15953), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(23202,15953)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (23217,15953), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(23218,15953)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (23258,15953), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(23259,15953)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (23264,15953), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(23265,15953)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (23269,15953), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(23270,15953)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (23316,15953), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(23317,15953)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (23390,15953), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(23391,15953)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (23453,15953), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(23454,15953)
GPGPU-Sim uArch: cycles simulated: 39453  inst.: 11666040 (ipc=144.0) sim_rate=220113 (inst/sec) elapsed = 0:0:00:53 / Tue Mar 22 13:05:22 2016
GPGPU-Sim uArch: Shader 12 finished CTA #2 (23515,15953), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(23516,15953)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (23518,15953), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(23519,15953)
GPGPU-Sim PTX: 12100000 instructions simulated : ctaid=(323,0,0) tid=(331,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (23684,15953), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(23685,15953)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (23735,15953), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(23736,15953)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (23741,15953), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(23742,15953)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (23784,15953), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(23785,15953)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (23893,15953), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(23894,15953)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (23994,15953), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(23995,15953)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (24032,15953), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(24033,15953)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (24048,15953), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(24049,15953)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (24107,15953), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(24108,15953)
GPGPU-Sim PTX: 12200000 instructions simulated : ctaid=(335,0,0) tid=(459,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (24279,15953), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(24280,15953)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (24326,15953), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(24327,15953)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (24333,15953), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(24334,15953)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (24366,15953), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(24367,15953)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (24492,15953), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(24493,15953)
GPGPU-Sim uArch: cycles simulated: 40453  inst.: 11851384 (ipc=145.7) sim_rate=219470 (inst/sec) elapsed = 0:0:00:54 / Tue Mar 22 13:05:23 2016
GPGPU-Sim uArch: Shader 9 finished CTA #2 (24502,15953), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(24503,15953)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (24599,15953), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(24600,15953)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (24654,15953), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(24655,15953)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (24699,15953), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(24700,15953)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (24703,15953), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(24704,15953)
GPGPU-Sim PTX: 12300000 instructions simulated : ctaid=(328,0,0) tid=(107,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (24766,15953), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(24767,15953)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (24852,15953), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(24853,15953)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (24910,15953), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(24911,15953)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (24925,15953), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(24926,15953)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (25037,15953), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(25038,15953)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (25093,15953), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(25094,15953)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (25143,15953), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(25144,15953)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (25188,15953), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(25189,15953)
GPGPU-Sim PTX: 12400000 instructions simulated : ctaid=(341,0,0) tid=(427,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (25295,15953), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(25296,15953)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (25303,15953), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(25304,15953)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (25316,15953), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(25317,15953)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (25468,15953), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(25469,15953)
GPGPU-Sim uArch: cycles simulated: 41453  inst.: 12016792 (ipc=146.5) sim_rate=218487 (inst/sec) elapsed = 0:0:00:55 / Tue Mar 22 13:05:24 2016
GPGPU-Sim uArch: Shader 11 finished CTA #2 (25622,15953), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(25623,15953)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (25678,15953), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(25679,15953)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (25737,15953), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(25738,15953)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (25742,15953), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(25743,15953)
GPGPU-Sim PTX: 12500000 instructions simulated : ctaid=(360,0,0) tid=(267,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (25913,15953), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(25914,15953)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (25917,15953), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(25918,15953)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (25975,15953), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(25976,15953)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (26019,15953), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(26020,15953)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (26207,15953), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(26208,15953)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (26214,15953), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(26215,15953)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (26278,15953), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(26279,15953)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (26363,15953), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(26364,15953)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (26405,15953), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(26406,15953)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (26411,15953), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(26412,15953)
GPGPU-Sim PTX: 12600000 instructions simulated : ctaid=(369,0,0) tid=(331,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (26468,15953), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(26469,15953)
GPGPU-Sim uArch: cycles simulated: 42453  inst.: 12185560 (ipc=147.3) sim_rate=217599 (inst/sec) elapsed = 0:0:00:56 / Tue Mar 22 13:05:25 2016
GPGPU-Sim uArch: Shader 3 finished CTA #0 (26521,15953), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(26522,15953)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (26599,15953), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(26600,15953)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (26649,15953), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(26650,15953)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (26697,15953), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(26698,15953)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (26744,15953), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(26745,15953)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (26759,15953), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(26760,15953)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (26812,15953), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(26813,15953)
GPGPU-Sim PTX: 12700000 instructions simulated : ctaid=(377,0,0) tid=(299,0,0)
GPGPU-Sim uArch: cycles simulated: 42953  inst.: 12283768 (ipc=148.2) sim_rate=215504 (inst/sec) elapsed = 0:0:00:57 / Tue Mar 22 13:05:26 2016
GPGPU-Sim uArch: Shader 1 finished CTA #2 (27000,15953), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(27001,15953)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (27052,15953), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(27053,15953)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (27102,15953), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(27103,15953)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (27170,15953), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(27171,15953)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (27225,15953), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(27226,15953)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (27319,15953), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(27320,15953)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (27371,15953), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(27372,15953)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (27470,15953), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(27471,15953)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (27495,15953), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(27496,15953)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (27537,15953), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(27538,15953)
GPGPU-Sim PTX: 12800000 instructions simulated : ctaid=(385,0,0) tid=(459,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (27573,15953), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(27574,15953)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (27619,15953), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(27620,15953)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (27692,15953), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(27693,15953)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (27694,15953), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(27695,15953)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (27766,15953), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(27767,15953)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (27770,15953), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(27771,15953)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (27850,15953), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(27851,15953)
GPGPU-Sim uArch: cycles simulated: 43953  inst.: 12454456 (ipc=149.0) sim_rate=214732 (inst/sec) elapsed = 0:0:00:58 / Tue Mar 22 13:05:27 2016
GPGPU-Sim uArch: Shader 1 finished CTA #1 (28049,15953), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(28050,15953)
GPGPU-Sim PTX: 12900000 instructions simulated : ctaid=(397,0,0) tid=(107,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (28141,15953), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(28142,15953)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (28177,15953), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(28178,15953)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (28229,15953), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(28230,15953)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (28247,15953), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(28248,15953)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (28316,15953), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(28317,15953)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (28319,15953), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(28320,15953)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (28589,15953), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(28590,15953)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (28597,15953), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(28598,15953)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (28661,15953), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(28662,15953)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (28666,15953), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(28667,15953)
GPGPU-Sim PTX: 13000000 instructions simulated : ctaid=(385,0,0) tid=(43,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (28800,15953), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(28801,15953)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (28861,15953), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(28862,15953)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (28870,15953), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(28871,15953)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (28916,15953), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(28917,15953)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (28928,15953), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(28929,15953)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (28933,15953), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(28934,15953)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (28985,15953), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(28986,15953)
GPGPU-Sim uArch: cycles simulated: 44953  inst.: 12620536 (ipc=149.6) sim_rate=213907 (inst/sec) elapsed = 0:0:00:59 / Tue Mar 22 13:05:28 2016
GPGPU-Sim uArch: Shader 13 finished CTA #1 (29217,15953), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(29218,15953)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (29222,15953), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(29223,15953)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (29306,15953), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(29307,15953)
GPGPU-Sim PTX: 13100000 instructions simulated : ctaid=(416,0,0) tid=(267,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (29367,15953), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(29368,15953)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (29641,15953), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(29642,15953)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (29796,15953), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(29797,15953)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (29835,15953), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(29836,15953)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (29889,15953), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(29890,15953)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (29934,15953), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(29935,15953)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (29938,15953), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(29939,15953)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (29942,15953), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(29943,15953)
GPGPU-Sim PTX: 13200000 instructions simulated : ctaid=(418,0,0) tid=(203,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (29998,15953), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(29999,15953)
GPGPU-Sim uArch: cycles simulated: 45953  inst.: 12760792 (ipc=149.3) sim_rate=212679 (inst/sec) elapsed = 0:0:01:00 / Tue Mar 22 13:05:29 2016
GPGPU-Sim uArch: Shader 1 finished CTA #2 (30100,15953), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(30101,15953)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (30140,15953), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(30141,15953)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (30205,15953), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(30206,15953)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (30296,15953), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(30297,15953)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (30344,15953), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(30345,15953)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (30350,15953), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(30351,15953)
GPGPU-Sim PTX: 13300000 instructions simulated : ctaid=(432,0,0) tid=(331,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (30475,15953), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(30476,15953)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (30479,15953), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(30480,15953)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (30524,15953), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(30525,15953)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (30527,15953), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(30528,15953)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (30644,15953), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(30645,15953)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (30676,15953), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(30677,15953)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (30838,15953), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(30839,15953)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (30875,15953), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(30876,15953)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (30887,15953), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(30888,15953)
GPGPU-Sim PTX: 13400000 instructions simulated : ctaid=(420,0,0) tid=(267,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (30944,15953), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(30945,15953)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (31003,15953), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(31004,15953)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (31008,15953), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(31009,15953)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (31067,15953), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(31068,15953)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (31159,15953), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(31160,15953)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (31215,15953), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(31216,15953)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (31217,15953), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(31218,15953)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (31272,15953), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(31273,15953)
GPGPU-Sim PTX: 13500000 instructions simulated : ctaid=(444,0,0) tid=(483,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (31419,15953), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 47453  inst.: 13047240 (ipc=151.3) sim_rate=213889 (inst/sec) elapsed = 0:0:01:01 / Tue Mar 22 13:05:30 2016
GPGPU-Sim uArch: Shader 0 finished CTA #0 (31591,15953), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (31631,15953), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (31697,15953), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (31756,15953), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (31805,15953), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (31878,15953), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (31882,15953), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (32005,15953), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (32064,15953), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (32070,15953), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (32111,15953), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (32119,15953), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (32219,15953), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (32224,15953), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (32322,15953), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (32328,15953), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (32378,15953), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (32384,15953), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (32484,15953), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (32538,15953), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 2 '_Z7preparelPfS_S_').
GPGPU-Sim uArch: Shader 0 finished CTA #1 (32672,15953), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (32687,15953), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (32741,15953), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 2 '_Z7preparelPfS_S_').
GPGPU-Sim uArch: Shader 6 finished CTA #1 (32746,15953), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (32793,15953), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 2 '_Z7preparelPfS_S_').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (32858,15953), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (32867,15953), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 2 '_Z7preparelPfS_S_').
GPGPU-Sim uArch: Shader 0 finished CTA #2 (32938,15953), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 2 '_Z7preparelPfS_S_').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (33061,15953), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 2 '_Z7preparelPfS_S_').
GPGPU-Sim uArch: Shader 9 finished CTA #1 (33121,15953), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (33215,15953), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 2 '_Z7preparelPfS_S_').
GPGPU-Sim uArch: Shader 1 finished CTA #2 (33279,15953), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (33358,15953), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (33384,15953), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 2 '_Z7preparelPfS_S_').
GPGPU-Sim uArch: Shader 12 finished CTA #1 (33416,15953), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (33447,15953), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (33451,15953), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 2 '_Z7preparelPfS_S_').
GPGPU-Sim uArch: Shader 4 finished CTA #1 (33482,15953), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (33548,15953), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 2 '_Z7preparelPfS_S_').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (33582,15953), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 2 '_Z7preparelPfS_S_').
GPGPU-Sim uArch: Shader 14 finished CTA #1 (33616,15953), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 2 '_Z7preparelPfS_S_').
GPGPU-Sim uArch: Shader 3 finished CTA #1 (33642,15953), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 2 '_Z7preparelPfS_S_').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (33673,15953), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 2 '_Z7preparelPfS_S_').
GPGPU-Sim uArch: Shader 4 finished CTA #2 (33818,15953), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 2 '_Z7preparelPfS_S_').
GPGPU-Sim uArch: GPU detected kernel '_Z7preparelPfS_S_' finished on shader 4.
kernel_name = _Z7preparelPfS_S_ 
kernel_launch_uid = 2 
gpu_sim_cycle = 33819
gpu_sim_insn = 4833076
gpu_ipc =     142.9101
gpu_tot_sim_cycle = 49772
gpu_tot_sim_insn = 13114892
gpu_tot_ipc =     263.4994
gpu_tot_issued_cta = 900
gpu_stall_dramfull = 153246
gpu_stall_icnt2sh    = 21060
gpu_total_sim_rate=211530

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 215730
	L1I_total_cache_misses = 1754
	L1I_total_cache_miss_rate = 0.0081
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 4140
L1D_cache:
	L1D_cache_core[0]: Access = 2976, Miss = 1968, Miss_rate = 0.661, Pending_hits = 0, Reservation_fails = 15275
	L1D_cache_core[1]: Access = 2720, Miss = 1808, Miss_rate = 0.665, Pending_hits = 0, Reservation_fails = 20034
	L1D_cache_core[2]: Access = 3008, Miss = 2016, Miss_rate = 0.670, Pending_hits = 0, Reservation_fails = 14571
	L1D_cache_core[3]: Access = 2816, Miss = 1872, Miss_rate = 0.665, Pending_hits = 0, Reservation_fails = 18170
	L1D_cache_core[4]: Access = 2880, Miss = 1920, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 17060
	L1D_cache_core[5]: Access = 3008, Miss = 2016, Miss_rate = 0.670, Pending_hits = 0, Reservation_fails = 15140
	L1D_cache_core[6]: Access = 2880, Miss = 1920, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 18415
	L1D_cache_core[7]: Access = 2912, Miss = 1952, Miss_rate = 0.670, Pending_hits = 0, Reservation_fails = 17313
	L1D_cache_core[8]: Access = 2912, Miss = 1936, Miss_rate = 0.665, Pending_hits = 0, Reservation_fails = 15586
	L1D_cache_core[9]: Access = 2916, Miss = 1955, Miss_rate = 0.670, Pending_hits = 0, Reservation_fails = 15146
	L1D_cache_core[10]: Access = 2720, Miss = 1808, Miss_rate = 0.665, Pending_hits = 0, Reservation_fails = 17433
	L1D_cache_core[11]: Access = 2784, Miss = 1856, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 16378
	L1D_cache_core[12]: Access = 2850, Miss = 1889, Miss_rate = 0.663, Pending_hits = 0, Reservation_fails = 18006
	L1D_cache_core[13]: Access = 2912, Miss = 1952, Miss_rate = 0.670, Pending_hits = 0, Reservation_fails = 18075
	L1D_cache_core[14]: Access = 2816, Miss = 1872, Miss_rate = 0.665, Pending_hits = 0, Reservation_fails = 18429
	L1D_total_cache_accesses = 43110
	L1D_total_cache_misses = 28740
	L1D_total_cache_miss_rate = 0.6667
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 255031
	L1D_cache_data_port_util = 0.020
	L1D_cache_fill_port_util = 0.020
L1C_cache:
	L1C_total_cache_accesses = 43140
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0111
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 7185
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 14370
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 87773
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 42660
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 7185
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 14370
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 167258
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 213976
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1754
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 4140
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
627, 627, 627, 627, 627, 627, 627, 627, 627, 627, 627, 627, 627, 627, 627, 627, 627, 627, 627, 627, 627, 627, 627, 627, 627, 627, 627, 627, 627, 627, 627, 627, 627, 627, 627, 627, 627, 627, 627, 627, 627, 627, 627, 627, 627, 627, 627, 627, 
gpgpu_n_tot_thrd_icount = 13574880
gpgpu_n_tot_w_icount = 424215
gpgpu_n_stall_shd_mem = 255031
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 14370
gpgpu_n_mem_write_global = 21555
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 689748
gpgpu_n_store_insn = 689748
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1380464
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 255031
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:448639	W0_Idle:64514	W0_Scoreboard:527792	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:39	W29:0	W30:0	W31:0	W32:424176
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 114960 {8:14370,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 2931480 {136:21555,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1954320 {136:14370,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 172440 {8:21555,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 1645 
maxdqlatency = 0 
maxmflatency = 2040 
averagemflatency = 644 
max_icnt2mem_latency = 1112 
max_icnt2sh_latency = 49771 
mrq_lat_table:15295 	1141 	1813 	2261 	4860 	6768 	8833 	7730 	1363 	211 	25 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	7099 	8322 	13215 	7304 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	11274 	4338 	1714 	5251 	4579 	7309 	1531 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	7425 	4869 	1983 	108 	0 	0 	0 	51 	1223 	2163 	3748 	5854 	8516 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	26 	6 	41 	24 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:      6273      6301      5987      6013      5913      5905      6312      6312      6181      6185      5990      5964      5881      5909      6330      5764 
dram[1]:      6274      6274      6008      6022      5920      5903      6334      6325      6182      6197      5992      5971      5876      5906      6322      5782 
dram[2]:      6278      6328      5982      6006      5902      5922      6333      6365      6178      6150      5993      6066      5870      5925      6334      5829 
dram[3]:      6272      6328      5988      5993      5899      5912      6322      6365      6187      6131      5958      6058      5864      5914      5857      5843 
dram[4]:      6267      6328      6006      5985      5888      5923      6331      6391      6175      6144      5948      6071      5911      5926      5778      5813 
dram[5]:      6259      6320      6006      6000      5884      5914      6348      6385      6189      6123      5953      6069      5907      5923      5769      5818 
average row accesses per activate:
dram[0]: 14.714286 11.906977 10.039216  9.481482 13.219512 14.210526 14.315789 12.952381 12.363636 10.880000  7.686567  7.013699 12.487804 13.128205 13.128205 13.128205 
dram[1]: 14.222222 12.800000 12.190476  8.258064 11.531915 12.227273 14.315789 12.952381 12.952381 10.880000  8.393442  7.211267 12.487804 13.837838 13.837838 14.628572 
dram[2]: 14.222222 11.377778 11.636364  8.982456 12.044444 12.952381 14.315789 11.826087 10.461538 11.333333  7.211267  7.876923 11.377778 14.628572 12.487804 13.128205 
dram[3]: 10.666667 11.906977 11.130435 10.666667 10.627451 13.948718 12.952381 11.333333  9.066667 11.333333  7.876923  7.478261 11.906977 15.515152 12.487804 13.128205 
dram[4]:  9.846154 12.190476  9.846154 11.906977 12.318182 12.088889 14.315789 12.363636  9.714286  9.066667  7.420290  7.478261 11.906977 11.377778 14.628572 14.628572 
dram[5]: 10.448979 14.222222  9.660378  8.827586 11.531915 12.088889 11.333333 10.880000 10.461538  9.379311  7.211267  6.531646 13.837838 12.487804 16.516129 13.128205 
average row locality = 50300/4537 = 11.086621
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       291       288       288       288       308       307       320       320       320       320       296       294       288       288       288       288 
dram[1]:       289       288       288       288       308       306       320       320       320       320       294       294       288       288       288       288 
dram[2]:       288       288       288       288       308       310       320       320       320       320       294       294       288       288       288       288 
dram[3]:       288       288       288       288       308       310       320       320       320       320       294       296       288       288       288       288 
dram[4]:       288       288       288       288       308       310       320       320       320       320       294       296       288       288       288       288 
dram[5]:       288       288       288       288       308       310       320       320       320       320       294       296       288       288       288       288 
total reads: 28745
bank skew: 320/288 = 1.11
chip skew: 4792/4787 = 1.00
number of total write accesses:
dram[0]:       224       224       224       224       234       233       224       224       224       224       219       218       224       224       224       224 
dram[1]:       223       224       224       224       234       232       224       224       224       224       218       218       224       224       224       224 
dram[2]:       224       224       224       224       234       234       224       224       224       224       218       218       224       224       224       224 
dram[3]:       224       224       224       224       234       234       224       224       224       224       218       220       224       224       224       224 
dram[4]:       224       224       224       224       234       234       224       224       224       224       218       220       224       224       224       224 
dram[5]:       224       224       224       224       234       234       224       224       224       224       218       220       224       224       224       224 
total reads: 21555
bank skew: 234/218 = 1.07
chip skew: 3594/3589 = 1.00
average mf latency per bank:
dram[0]:        454       484       460       458       448       458       455       464       458       470       447       463       457       466       455       472
dram[1]:        457       453       464       433       449       439       452       435       467       448       459       436       444       460       457       446
dram[2]:        440       433       448       422       422       405       422       434       457       430       440       422       436       432       440       424
dram[3]:        444       464       450       456       431       456       436       458       447       462       448       474       446       456       446       455
dram[4]:        426       452       424       464       422       441       429       459       434       463       422       463       423       463       441       446
dram[5]:        497       559       484       564       475       552       480       551       479       573       476       567       488       563       498       572
maximum mf latency per bank:
dram[0]:       1644      1972      1605      1851      1754      1866      1566      1916      1676      1928      1439      1732      1520      1919      1732      1882
dram[1]:       1687      1696      1779      1788      1623      1693      1768      1575      1816      1855      1683      1550      1598      1627      1755      1926
dram[2]:       1674      1675      1801      1820      1687      1585      1767      1644      1715      1724      1642      1565      1700      1630      1708      1723
dram[3]:       1561      1812      1908      1709      1626      1725      1786      1644      1762      1896      1695      1726      1718      1730      1831      2004
dram[4]:       1413      1837      1836      1901      1701      1752      1590      1641      1847      2040      1618      1740      1573      1847      1607      1823
dram[5]:       1700      1659      1982      1745      1839      1948      1740      1849      1871      1765      1753      1772      1748      1889      1872      1918

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=65697 n_nop=47477 n_act=734 n_pre=718 n_req=8384 n_rd=9584 n_write=7184 bw_util=0.5105
n_activity=54847 dram_eff=0.6114
bk0: 582a 51002i bk1: 576a 50014i bk2: 576a 49723i bk3: 576a 49231i bk4: 616a 48365i bk5: 614a 47897i bk6: 640a 49093i bk7: 640a 48449i bk8: 640a 50323i bk9: 640a 49761i bk10: 592a 50398i bk11: 588a 49489i bk12: 576a 48651i bk13: 576a 48980i bk14: 576a 48547i bk15: 576a 48131i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.8029
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=65697 n_nop=47511 n_act=725 n_pre=709 n_req=8376 n_rd=9574 n_write=7178 bw_util=0.51
n_activity=54992 dram_eff=0.6093
bk0: 578a 50590i bk1: 576a 49785i bk2: 576a 50066i bk3: 576a 48871i bk4: 616a 47902i bk5: 612a 48125i bk6: 640a 49621i bk7: 640a 48037i bk8: 640a 50911i bk9: 640a 49754i bk10: 588a 50011i bk11: 588a 49272i bk12: 576a 48418i bk13: 576a 47962i bk14: 576a 48165i bk15: 576a 47798i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.796
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=65697 n_nop=47451 n_act=749 n_pre=733 n_req=8382 n_rd=9580 n_write=7184 bw_util=0.5103
n_activity=54830 dram_eff=0.6115
bk0: 576a 50324i bk1: 576a 49205i bk2: 576a 49718i bk3: 576a 48364i bk4: 616a 47949i bk5: 620a 47583i bk6: 640a 49853i bk7: 640a 48422i bk8: 640a 50559i bk9: 640a 49902i bk10: 588a 49646i bk11: 588a 49379i bk12: 576a 49019i bk13: 576a 48034i bk14: 576a 48613i bk15: 576a 48215i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.7004
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=65697 n_nop=47415 n_act=763 n_pre=747 n_req=8386 n_rd=9584 n_write=7188 bw_util=0.5106
n_activity=54583 dram_eff=0.6146
bk0: 576a 50530i bk1: 576a 50153i bk2: 576a 49527i bk3: 576a 48567i bk4: 616a 48495i bk5: 620a 47766i bk6: 640a 49054i bk7: 640a 48391i bk8: 640a 50399i bk9: 640a 50307i bk10: 588a 50040i bk11: 592a 49514i bk12: 576a 49112i bk13: 576a 49439i bk14: 576a 48403i bk15: 576a 47794i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.707
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=65697 n_nop=47397 n_act=772 n_pre=756 n_req=8386 n_rd=9584 n_write=7188 bw_util=0.5106
n_activity=54609 dram_eff=0.6143
bk0: 576a 50452i bk1: 576a 49824i bk2: 576a 50030i bk3: 576a 48919i bk4: 616a 49208i bk5: 620a 47789i bk6: 640a 49188i bk7: 640a 48389i bk8: 640a 50666i bk9: 640a 49622i bk10: 588a 50335i bk11: 592a 49802i bk12: 576a 49023i bk13: 576a 48634i bk14: 576a 48164i bk15: 576a 48008i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.76
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents
MSHR: tag=0x8029f180, atomic=0 1 entries : 0x7f1590b00d70 :  mf: uid=582706, sid04:w47, part=5, addr=0x8029f180, load , size=128, unknown  status = IN_PARTITION_DRAM (49769), 

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=65697 n_nop=47353 n_act=794 n_pre=778 n_req=8386 n_rd=9584 n_write=7188 bw_util=0.5106
n_activity=55267 dram_eff=0.6069
bk0: 576a 50632i bk1: 576a 50653i bk2: 576a 49957i bk3: 576a 48909i bk4: 616a 49144i bk5: 620a 48105i bk6: 640a 49162i bk7: 640a 47725i bk8: 640a 50813i bk9: 640a 49433i bk10: 588a 49754i bk11: 592a 49495i bk12: 576a 49744i bk13: 576a 48700i bk14: 576a 48779i bk15: 576a 48169i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.9956

========= L2 cache stats =========
L2_cache_bank[0]: Access = 3040, Miss = 2399, Miss_rate = 0.789, Pending_hits = 9, Reservation_fails = 3650
L2_cache_bank[1]: Access = 2991, Miss = 2393, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 2963
L2_cache_bank[2]: Access = 3021, Miss = 2395, Miss_rate = 0.793, Pending_hits = 6, Reservation_fails = 3317
L2_cache_bank[3]: Access = 2990, Miss = 2392, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 1766
L2_cache_bank[4]: Access = 2992, Miss = 2394, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 1088
L2_cache_bank[5]: Access = 2996, Miss = 2396, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 1416
L2_cache_bank[6]: Access = 2992, Miss = 2394, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 2632
L2_cache_bank[7]: Access = 2998, Miss = 2398, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 3191
L2_cache_bank[8]: Access = 2992, Miss = 2394, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 1632
L2_cache_bank[9]: Access = 2998, Miss = 2398, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 2881
L2_cache_bank[10]: Access = 2992, Miss = 2394, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 3196
L2_cache_bank[11]: Access = 2998, Miss = 2398, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 5352
L2_total_cache_accesses = 36000
L2_total_cache_misses = 28745
L2_total_cache_miss_rate = 0.7985
L2_total_cache_pending_hits = 15
L2_total_cache_reservation_fails = 33084
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 14370
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 10787
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 7185
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 14370
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 21684
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 44
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 504
L2_cache_data_port_util = 0.070
L2_cache_fill_port_util = 0.193

icnt_total_pkts_mem_to_simt=93750
icnt_total_pkts_simt_to_mem=122220
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 52.1889
	minimum = 6
	maximum = 827
Network latency average = 37.0733
	minimum = 6
	maximum = 640
Slowest packet = 32289
Flit latency average = 33.0509
	minimum = 6
	maximum = 640
Slowest flit = 104936
Fragmentation average = 0.956931
	minimum = 0
	maximum = 445
Injected packet rate average = 0.047245
	minimum = 0.0397705 (at node 1)
	maximum = 0.0535202 (at node 17)
Accepted packet rate average = 0.047245
	minimum = 0.0397705 (at node 1)
	maximum = 0.0535202 (at node 17)
Injected flit rate average = 0.141735
	minimum = 0.123777 (at node 18)
	maximum = 0.166563 (at node 2)
Accepted flit rate average= 0.141735
	minimum = 0.0928768 (at node 1)
	maximum = 0.195097 (at node 17)
Injected packet length average = 3
Accepted packet length average = 3
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 33.6274 (2 samples)
	minimum = 6 (2 samples)
	maximum = 478 (2 samples)
Network latency average = 25.0389 (2 samples)
	minimum = 6 (2 samples)
	maximum = 370.5 (2 samples)
Flit latency average = 22.0926 (2 samples)
	minimum = 6 (2 samples)
	maximum = 370.5 (2 samples)
Fragmentation average = 0.478465 (2 samples)
	minimum = 0 (2 samples)
	maximum = 222.5 (2 samples)
Injected packet rate average = 0.0571237 (2 samples)
	minimum = 0.0490961 (2 samples)
	maximum = 0.0657183 (2 samples)
Accepted packet rate average = 0.0571237 (2 samples)
	minimum = 0.0490961 (2 samples)
	maximum = 0.0657183 (2 samples)
Injected flit rate average = 0.171336 (2 samples)
	minimum = 0.14927 (2 samples)
	maximum = 0.202037 (2 samples)
Accepted flit rate average = 0.171336 (2 samples)
	minimum = 0.134259 (2 samples)
	maximum = 0.211602 (2 samples)
Injected packet size average = 2.99939 (2 samples)
Accepted packet size average = 2.99939 (2 samples)
Hops average = 1 (2 samples)
