{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1709590687288 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1709590687314 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 04 14:18:06 2024 " "Processing started: Mon Mar 04 14:18:06 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1709590687314 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709590687314 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LEDtopLevel -c LEDtopLevel " "Command: quartus_map --read_settings_files=on --write_settings_files=off LEDtopLevel -c LEDtopLevel" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709590687314 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1709590689636 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1709590689637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "updatepattern.sv 1 1 " "Found 1 design units, including 1 entities, in source file updatepattern.sv" { { "Info" "ISGN_ENTITY_NAME" "1 updatePattern " "Found entity 1: updatePattern" {  } { { "updatePattern.sv" "" { Text "C:/Users/alexj/OneDrive/Documents/ECET/Term 6/ELEX 7660 Digital system/Project/updatePattern.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709590715043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709590715043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "showpattern.sv 1 1 " "Found 1 design units, including 1 entities, in source file showpattern.sv" { { "Info" "ISGN_ENTITY_NAME" "1 showPattern " "Found entity 1: showPattern" {  } { { "showPattern.sv" "" { Text "C:/Users/alexj/OneDrive/Documents/ECET/Term 6/ELEX 7660 Digital system/Project/showPattern.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709590715072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709590715072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ledtoplevel.sv 1 1 " "Found 1 design units, including 1 entities, in source file ledtoplevel.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LEDtopLevel " "Found entity 1: LEDtopLevel" {  } { { "LEDtopLevel.sv" "" { Text "C:/Users/alexj/OneDrive/Documents/ECET/Term 6/ELEX 7660 Digital system/Project/LEDtopLevel.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709590715102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709590715102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file encoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 encoder " "Found entity 1: encoder" {  } { { "encoder.sv" "" { Text "C:/Users/alexj/OneDrive/Documents/ECET/Term 6/ELEX 7660 Digital system/Project/encoder.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709590715125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709590715125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "enc2color.sv 1 1 " "Found 1 design units, including 1 entities, in source file enc2color.sv" { { "Info" "ISGN_ENTITY_NAME" "1 enc2color " "Found entity 1: enc2color" {  } { { "enc2color.sv" "" { Text "C:/Users/alexj/OneDrive/Documents/ECET/Term 6/ELEX 7660 Digital system/Project/enc2color.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709590715149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709590715149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode7.sv 1 1 " "Found 1 design units, including 1 entities, in source file decode7.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decode7 " "Found entity 1: decode7" {  } { { "decode7.sv" "" { Text "C:/Users/alexj/OneDrive/Documents/ECET/Term 6/ELEX 7660 Digital system/Project/decode7.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709590715174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709590715174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode2.sv 1 1 " "Found 1 design units, including 1 entities, in source file decode2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decode2 " "Found entity 1: decode2" {  } { { "decode2.sv" "" { Text "C:/Users/alexj/OneDrive/Documents/ECET/Term 6/ELEX 7660 Digital system/Project/decode2.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709590715199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709590715199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adcinterface.sv 1 1 " "Found 1 design units, including 1 entities, in source file adcinterface.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adcinterface " "Found entity 1: adcinterface" {  } { { "adcinterface.sv" "" { Text "C:/Users/alexj/OneDrive/Documents/ECET/Term 6/ELEX 7660 Digital system/Project/adcinterface.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709590715225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709590715225 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "LEDtopLevel " "Elaborating entity \"LEDtopLevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1709590715313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode2 decode2:decode2_0 " "Elaborating entity \"decode2\" for hierarchy \"decode2:decode2_0\"" {  } { { "LEDtopLevel.sv" "decode2_0" { Text "C:/Users/alexj/OneDrive/Documents/ECET/Term 6/ELEX 7660 Digital system/Project/LEDtopLevel.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709590715357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode7 decode7:decode7_0 " "Elaborating entity \"decode7\" for hierarchy \"decode7:decode7_0\"" {  } { { "LEDtopLevel.sv" "decode7_0" { Text "C:/Users/alexj/OneDrive/Documents/ECET/Term 6/ELEX 7660 Digital system/Project/LEDtopLevel.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709590715368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "encoder encoder:encoder " "Elaborating entity \"encoder\" for hierarchy \"encoder:encoder\"" {  } { { "LEDtopLevel.sv" "encoder" { Text "C:/Users/alexj/OneDrive/Documents/ECET/Term 6/ELEX 7660 Digital system/Project/LEDtopLevel.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709590715380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "enc2color enc2color:enc2color " "Elaborating entity \"enc2color\" for hierarchy \"enc2color:enc2color\"" {  } { { "LEDtopLevel.sv" "enc2color" { Text "C:/Users/alexj/OneDrive/Documents/ECET/Term 6/ELEX 7660 Digital system/Project/LEDtopLevel.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709590715390 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 enc2color.sv(23) " "Verilog HDL assignment warning at enc2color.sv(23): truncated value with size 32 to match size of target (4)" {  } { { "enc2color.sv" "" { Text "C:/Users/alexj/OneDrive/Documents/ECET/Term 6/ELEX 7660 Digital system/Project/enc2color.sv" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1709590715393 "|LEDtopLevel|enc2color:enc2color"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 enc2color.sv(24) " "Verilog HDL assignment warning at enc2color.sv(24): truncated value with size 32 to match size of target (4)" {  } { { "enc2color.sv" "" { Text "C:/Users/alexj/OneDrive/Documents/ECET/Term 6/ELEX 7660 Digital system/Project/enc2color.sv" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1709590715394 "|LEDtopLevel|enc2color:enc2color"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 enc2color.sv(43) " "Verilog HDL assignment warning at enc2color.sv(43): truncated value with size 32 to match size of target (3)" {  } { { "enc2color.sv" "" { Text "C:/Users/alexj/OneDrive/Documents/ECET/Term 6/ELEX 7660 Digital system/Project/enc2color.sv" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1709590715394 "|LEDtopLevel|enc2color:enc2color"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 enc2color.sv(49) " "Verilog HDL assignment warning at enc2color.sv(49): truncated value with size 32 to match size of target (3)" {  } { { "enc2color.sv" "" { Text "C:/Users/alexj/OneDrive/Documents/ECET/Term 6/ELEX 7660 Digital system/Project/enc2color.sv" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1709590715394 "|LEDtopLevel|enc2color:enc2color"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adcinterface adcinterface:adcinterface " "Elaborating entity \"adcinterface\" for hierarchy \"adcinterface:adcinterface\"" {  } { { "LEDtopLevel.sv" "adcinterface" { Text "C:/Users/alexj/OneDrive/Documents/ECET/Term 6/ELEX 7660 Digital system/Project/LEDtopLevel.sv" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709590715403 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 adcinterface.sv(65) " "Verilog HDL assignment warning at adcinterface.sv(65): truncated value with size 32 to match size of target (5)" {  } { { "adcinterface.sv" "" { Text "C:/Users/alexj/OneDrive/Documents/ECET/Term 6/ELEX 7660 Digital system/Project/adcinterface.sv" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1709590715411 "|LEDtopLevel|adcinterface:adcinterface"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "updatePattern updatePattern:updatePattern " "Elaborating entity \"updatePattern\" for hierarchy \"updatePattern:updatePattern\"" {  } { { "LEDtopLevel.sv" "updatePattern" { Text "C:/Users/alexj/OneDrive/Documents/ECET/Term 6/ELEX 7660 Digital system/Project/LEDtopLevel.sv" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709590715420 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "25 5 updatePattern.sv(20) " "Verilog HDL assignment warning at updatePattern.sv(20): truncated value with size 25 to match size of target (5)" {  } { { "updatePattern.sv" "" { Text "C:/Users/alexj/OneDrive/Documents/ECET/Term 6/ELEX 7660 Digital system/Project/updatePattern.sv" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1709590715425 "|LEDtopLevel|updatePattern:updatePattern"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "showPattern showPattern:showPattern " "Elaborating entity \"showPattern\" for hierarchy \"showPattern:showPattern\"" {  } { { "LEDtopLevel.sv" "showPattern" { Text "C:/Users/alexj/OneDrive/Documents/ECET/Term 6/ELEX 7660 Digital system/Project/LEDtopLevel.sv" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709590715433 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 showPattern.sv(21) " "Verilog HDL assignment warning at showPattern.sv(21): truncated value with size 32 to match size of target (8)" {  } { { "showPattern.sv" "" { Text "C:/Users/alexj/OneDrive/Documents/ECET/Term 6/ELEX 7660 Digital system/Project/showPattern.sv" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1709590715434 "|LEDtopLevel|showPattern:showPattern"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 showPattern.sv(22) " "Verilog HDL assignment warning at showPattern.sv(22): truncated value with size 32 to match size of target (12)" {  } { { "showPattern.sv" "" { Text "C:/Users/alexj/OneDrive/Documents/ECET/Term 6/ELEX 7660 Digital system/Project/showPattern.sv" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1709590715435 "|LEDtopLevel|showPattern:showPattern"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 showPattern.sv(34) " "Verilog HDL assignment warning at showPattern.sv(34): truncated value with size 32 to match size of target (8)" {  } { { "showPattern.sv" "" { Text "C:/Users/alexj/OneDrive/Documents/ECET/Term 6/ELEX 7660 Digital system/Project/showPattern.sv" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1709590715439 "|LEDtopLevel|showPattern:showPattern"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 showPattern.sv(47) " "Verilog HDL assignment warning at showPattern.sv(47): truncated value with size 32 to match size of target (9)" {  } { { "showPattern.sv" "" { Text "C:/Users/alexj/OneDrive/Documents/ECET/Term 6/ELEX 7660 Digital system/Project/showPattern.sv" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1709590715444 "|LEDtopLevel|showPattern:showPattern"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 showPattern.sv(48) " "Verilog HDL assignment warning at showPattern.sv(48): truncated value with size 32 to match size of target (8)" {  } { { "showPattern.sv" "" { Text "C:/Users/alexj/OneDrive/Documents/ECET/Term 6/ELEX 7660 Digital system/Project/showPattern.sv" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1709590715444 "|LEDtopLevel|showPattern:showPattern"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 showPattern.sv(51) " "Verilog HDL assignment warning at showPattern.sv(51): truncated value with size 32 to match size of target (8)" {  } { { "showPattern.sv" "" { Text "C:/Users/alexj/OneDrive/Documents/ECET/Term 6/ELEX 7660 Digital system/Project/showPattern.sv" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1709590715444 "|LEDtopLevel|showPattern:showPattern"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 showPattern.sv(53) " "Verilog HDL assignment warning at showPattern.sv(53): truncated value with size 32 to match size of target (5)" {  } { { "showPattern.sv" "" { Text "C:/Users/alexj/OneDrive/Documents/ECET/Term 6/ELEX 7660 Digital system/Project/showPattern.sv" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1709590715445 "|LEDtopLevel|showPattern:showPattern"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 showPattern.sv(58) " "Verilog HDL assignment warning at showPattern.sv(58): truncated value with size 32 to match size of target (8)" {  } { { "showPattern.sv" "" { Text "C:/Users/alexj/OneDrive/Documents/ECET/Term 6/ELEX 7660 Digital system/Project/showPattern.sv" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1709590715446 "|LEDtopLevel|showPattern:showPattern"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 showPattern.sv(65) " "Verilog HDL assignment warning at showPattern.sv(65): truncated value with size 32 to match size of target (9)" {  } { { "showPattern.sv" "" { Text "C:/Users/alexj/OneDrive/Documents/ECET/Term 6/ELEX 7660 Digital system/Project/showPattern.sv" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1709590715447 "|LEDtopLevel|showPattern:showPattern"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 showPattern.sv(66) " "Verilog HDL assignment warning at showPattern.sv(66): truncated value with size 32 to match size of target (8)" {  } { { "showPattern.sv" "" { Text "C:/Users/alexj/OneDrive/Documents/ECET/Term 6/ELEX 7660 Digital system/Project/showPattern.sv" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1709590715447 "|LEDtopLevel|showPattern:showPattern"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 showPattern.sv(69) " "Verilog HDL assignment warning at showPattern.sv(69): truncated value with size 32 to match size of target (8)" {  } { { "showPattern.sv" "" { Text "C:/Users/alexj/OneDrive/Documents/ECET/Term 6/ELEX 7660 Digital system/Project/showPattern.sv" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1709590715447 "|LEDtopLevel|showPattern:showPattern"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 showPattern.sv(71) " "Verilog HDL assignment warning at showPattern.sv(71): truncated value with size 32 to match size of target (5)" {  } { { "showPattern.sv" "" { Text "C:/Users/alexj/OneDrive/Documents/ECET/Term 6/ELEX 7660 Digital system/Project/showPattern.sv" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1709590715448 "|LEDtopLevel|showPattern:showPattern"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 showPattern.sv(77) " "Verilog HDL assignment warning at showPattern.sv(77): truncated value with size 32 to match size of target (5)" {  } { { "showPattern.sv" "" { Text "C:/Users/alexj/OneDrive/Documents/ECET/Term 6/ELEX 7660 Digital system/Project/showPattern.sv" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1709590715449 "|LEDtopLevel|showPattern:showPattern"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 showPattern.sv(78) " "Verilog HDL assignment warning at showPattern.sv(78): truncated value with size 32 to match size of target (5)" {  } { { "showPattern.sv" "" { Text "C:/Users/alexj/OneDrive/Documents/ECET/Term 6/ELEX 7660 Digital system/Project/showPattern.sv" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1709590715449 "|LEDtopLevel|showPattern:showPattern"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 showPattern.sv(82) " "Verilog HDL assignment warning at showPattern.sv(82): truncated value with size 32 to match size of target (12)" {  } { { "showPattern.sv" "" { Text "C:/Users/alexj/OneDrive/Documents/ECET/Term 6/ELEX 7660 Digital system/Project/showPattern.sv" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1709590715450 "|LEDtopLevel|showPattern:showPattern"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 showPattern.sv(86) " "Verilog HDL assignment warning at showPattern.sv(86): truncated value with size 32 to match size of target (12)" {  } { { "showPattern.sv" "" { Text "C:/Users/alexj/OneDrive/Documents/ECET/Term 6/ELEX 7660 Digital system/Project/showPattern.sv" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1709590715451 "|LEDtopLevel|showPattern:showPattern"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 showPattern.sv(87) " "Verilog HDL assignment warning at showPattern.sv(87): truncated value with size 32 to match size of target (5)" {  } { { "showPattern.sv" "" { Text "C:/Users/alexj/OneDrive/Documents/ECET/Term 6/ELEX 7660 Digital system/Project/showPattern.sv" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1709590715451 "|LEDtopLevel|showPattern:showPattern"}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "2 " "Ignored 2 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "2 " "Ignored 2 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1709590716174 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1709590716174 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "red GND " "Pin \"red\" is stuck at GND" {  } { { "LEDtopLevel.sv" "" { Text "C:/Users/alexj/OneDrive/Documents/ECET/Term 6/ELEX 7660 Digital system/Project/LEDtopLevel.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1709590717807 "|LEDtopLevel|red"} { "Warning" "WMLS_MLS_STUCK_PIN" "green GND " "Pin \"green\" is stuck at GND" {  } { { "LEDtopLevel.sv" "" { Text "C:/Users/alexj/OneDrive/Documents/ECET/Term 6/ELEX 7660 Digital system/Project/LEDtopLevel.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1709590717807 "|LEDtopLevel|green"} { "Warning" "WMLS_MLS_STUCK_PIN" "blue GND " "Pin \"blue\" is stuck at GND" {  } { { "LEDtopLevel.sv" "" { Text "C:/Users/alexj/OneDrive/Documents/ECET/Term 6/ELEX 7660 Digital system/Project/LEDtopLevel.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1709590717807 "|LEDtopLevel|blue"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[7\] GND " "Pin \"leds\[7\]\" is stuck at GND" {  } { { "LEDtopLevel.sv" "" { Text "C:/Users/alexj/OneDrive/Documents/ECET/Term 6/ELEX 7660 Digital system/Project/LEDtopLevel.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1709590717807 "|LEDtopLevel|leds[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1709590717807 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1709590718064 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 " "8 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1709590719187 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1709590719806 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709590719806 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "273 " "Implemented 273 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1709590720003 ""} { "Info" "ICUT_CUT_TM_OPINS" "19 " "Implemented 19 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1709590720003 ""} { "Info" "ICUT_CUT_TM_LCELLS" "249 " "Implemented 249 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1709590720003 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1709590720003 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 29 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 29 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4882 " "Peak virtual memory: 4882 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1709590720048 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 04 14:18:40 2024 " "Processing ended: Mon Mar 04 14:18:40 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1709590720048 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:34 " "Elapsed time: 00:00:34" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1709590720048 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:37 " "Total CPU time (on all processors): 00:00:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1709590720048 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1709590720048 ""}
