
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 100000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs /datasets/cs240c-wi22-a00-public/data/Assignment2/perlbench_53B.trace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Initialize SRRIP state
Heartbeat CPU 0 instructions: 10000000 cycles: 2503714 heartbeat IPC: 3.99407 cumulative IPC: 3.99407 (Simulation time: 0 hr 0 min 30 sec) 

Warmup complete CPU 0 instructions: 10000004 cycles: 2503715 (Simulation time: 0 hr 0 min 30 sec) 

Heartbeat CPU 0 instructions: 20000001 cycles: 15165598 heartbeat IPC: 0.789772 cumulative IPC: 0.789772 (Simulation time: 0 hr 1 min 9 sec) 
Heartbeat CPU 0 instructions: 30000001 cycles: 25172424 heartbeat IPC: 0.999318 cumulative IPC: 0.882273 (Simulation time: 0 hr 1 min 47 sec) 
Heartbeat CPU 0 instructions: 40000004 cycles: 37137515 heartbeat IPC: 0.835765 cumulative IPC: 0.866206 (Simulation time: 0 hr 2 min 24 sec) 
Heartbeat CPU 0 instructions: 50000001 cycles: 48315326 heartbeat IPC: 0.894629 cumulative IPC: 0.873141 (Simulation time: 0 hr 3 min 0 sec) 
Heartbeat CPU 0 instructions: 60000004 cycles: 61337519 heartbeat IPC: 0.76792 cumulative IPC: 0.849852 (Simulation time: 0 hr 3 min 39 sec) 
Heartbeat CPU 0 instructions: 70000004 cycles: 75118719 heartbeat IPC: 0.725626 cumulative IPC: 0.826276 (Simulation time: 0 hr 4 min 20 sec) 
Heartbeat CPU 0 instructions: 80000004 cycles: 88852081 heartbeat IPC: 0.728154 cumulative IPC: 0.81067 (Simulation time: 0 hr 5 min 3 sec) 
Heartbeat CPU 0 instructions: 90000001 cycles: 101534152 heartbeat IPC: 0.788514 cumulative IPC: 0.807832 (Simulation time: 0 hr 5 min 43 sec) 
Heartbeat CPU 0 instructions: 100000003 cycles: 115372190 heartbeat IPC: 0.722646 cumulative IPC: 0.797388 (Simulation time: 0 hr 6 min 24 sec) 
Heartbeat CPU 0 instructions: 110000002 cycles: 127655996 heartbeat IPC: 0.81408 cumulative IPC: 0.799027 (Simulation time: 0 hr 7 min 7 sec) 
Finished CPU 0 instructions: 100000000 cycles: 125152282 cumulative IPC: 0.799027 (Simulation time: 0 hr 7 min 7 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.799027 instructions: 100000000 cycles: 125152282
cpu0_DTLB TOTAL     ACCESS:   24814753  HIT:   24162179  MISS:     652574
cpu0_DTLB LOAD      ACCESS:   16193485  HIT:   15631671  MISS:     561814
cpu0_DTLB RFO       ACCESS:    8621268  HIT:    8530508  MISS:      90760
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 9.26159 cycles
cpu0_ITLB TOTAL     ACCESS:    8010923  HIT:    7934338  MISS:      76585
cpu0_ITLB LOAD      ACCESS:    8010923  HIT:    7934338  MISS:      76585
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 9.11423 cycles
cpu0_L1I TOTAL     ACCESS:   11821351  HIT:   11145160  MISS:     676191
cpu0_L1I LOAD      ACCESS:   11821351  HIT:   11145160  MISS:     676191
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 12.1364 cycles
cpu0_STLB TOTAL     ACCESS:     729159  HIT:     723346  MISS:       5813
cpu0_STLB LOAD      ACCESS:     638399  HIT:     633282  MISS:       5117
cpu0_STLB RFO       ACCESS:      90760  HIT:      90064  MISS:        696
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 30.1173 cycles
cpu0_L1D TOTAL     ACCESS:   31988525  HIT:   31030781  MISS:     957744
cpu0_L1D LOAD      ACCESS:   17000747  HIT:   16128018  MISS:     872729
cpu0_L1D RFO       ACCESS:   14982009  HIT:   14898272  MISS:      83737
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:       5769  HIT:       4491  MISS:       1278
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 16.7899 cycles
cpu0_L2C TOTAL     ACCESS:    1881697  HIT:    1715438  MISS:     166259
cpu0_L2C LOAD      ACCESS:    1548907  HIT:    1404576  MISS:     144331
cpu0_L2C RFO       ACCESS:      83731  HIT:      62405  MISS:      21326
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:     247781  HIT:     247305  MISS:        476
cpu0_L2C TRANSLATION ACCESS:       1278  HIT:       1152  MISS:        126
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 37.8185 cycles
LLC TOTAL     ACCESS:     213737  HIT:     194298  MISS:      19439
LLC LOAD      ACCESS:     144331  HIT:     130436  MISS:      13895
LLC RFO       ACCESS:      21326  HIT:      16347  MISS:       4979
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:      47954  HIT:      47403  MISS:        551
LLC TRANSLATION ACCESS:        126  HIT:        112  MISS:         14
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 144.359 cycles
Insertion Distribution: 
	LOAD 9014 0 23572 635 
	RFO 1709 0 4986 262 
	PREF 0 0 0 0 
	WRITEBACK 0 0 0 553 
	 6 0 29 0 
Total Prefetch Downgrades: 0

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:       3877  ROW_BUFFER_MISS:      14990
 DBUS AVG_CONGESTED_CYCLE:    3.85785
 WQ ROW_BUFFER_HIT:        838  ROW_BUFFER_MISS:       2601  FULL:          0


CPU 0 Branch Prediction Accuracy: 94.2848% MPKI: 12.6658 Average ROB Occupancy at Mispredict: 36.2892
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00232
BRANCH_INDIRECT: 0.81431
BRANCH_CONDITIONAL: 10.3853
BRANCH_DIRECT_CALL: 0.00236
BRANCH_INDIRECT_CALL: 1.44344
BRANCH_RETURN: 0.01802

