=====================  add2n.aag =====================
[LOG] Relation determinization time: 0.002032 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 17 AND gates.
[LOG] Size after ABC: 9 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000773/0 sec (0.000252/0 sec, 0.000294/0 sec, 0.00013/0 sec, 9.7e-05/0 sec )
[LOG] Nr of iterations: 8 (2, 4, 1, 1 )
[LOG] Total clause computation time: 8.4e-05/0 sec (2.3e-05/2.3e-05 sec, 3.8e-05/3.8e-05 sec, 1.3e-05/1.3e-05 sec, 1e-05/1e-05 sec )
[LOG] Total clause minimization time: 0.000127/0 sec (2.6e-05/2.6e-05 sec, 6.7e-05/6.7e-05 sec, 2.2e-05/2.2e-05 sec, 1.2e-05/1.2e-05 sec )
[LOG] Total clause size reduction: 115 --> 11 (28 --> 2, 84 --> 6, 2 --> 2, 1 --> 1 )
[LOG] Average clause size reduction: 14.375 --> 1.375 (14 --> 1, 21 --> 1.5, 2 --> 2, 1 --> 1 )
[LOG] Overall execution time: 0.002953 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 31 6 2 1 23
Raw AIGER output size: aag 40 4 2 1 32
=====================  add2y.aag =====================
[LOG] Relation determinization time: 0.001717 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 12 AND gates.
[LOG] Size after ABC: 9 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000564/0 sec (0.000212/0 sec, 0.000175/0 sec, 9.8e-05/0 sec, 7.9e-05/0 sec )
[LOG] Nr of iterations: 8 (3, 2, 2, 1 )
[LOG] Total clause computation time: 5.9e-05/0 sec (2.4e-05/2.4e-05 sec, 1.6e-05/1.6e-05 sec, 1e-05/1e-05 sec, 9e-06/9e-06 sec )
[LOG] Total clause minimization time: 7e-05/0 sec (2.4e-05/2.4e-05 sec, 1.6e-05/1.6e-05 sec, 1.6e-05/1.6e-05 sec, 1.4e-05/1.4e-05 sec )
[LOG] Total clause size reduction: 69 --> 6 (44 --> 2, 22 --> 1, 2 --> 2, 1 --> 1 )
[LOG] Average clause size reduction: 8.625 --> 0.75 (14.6667 --> 0.666667, 11 --> 0.5, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.002402 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 25 6 2 1 17
Raw AIGER output size: aag 34 4 2 1 26
=====================  add4n.aag =====================
[LOG] Relation determinization time: 0.006441 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 27 new AND gates.
[LOG] Size before ABC: 60 AND gates.
[LOG] Size after ABC: 25 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.004614/0 sec (0.000587/0 sec, 0.000843/0 sec, 0.000649/0 sec, 0.00068/0 sec, 0.000519/0 sec, 0.000471/0 sec, 0.000503/0 sec, 0.000362/0 sec )
[LOG] Nr of iterations: 28 (3, 7, 4, 4, 2, 4, 3, 1 )
[LOG] Total clause computation time: 0.000842/0 sec (6e-05/6e-05 sec, 0.000135/0.000135 sec, 8.9e-05/8.9e-05 sec, 0.000104/0.000104 sec, 0.000129/0.000129 sec, 0.000111/0.000111 sec, 0.000129/0.000129 sec, 8.5e-05/8.5e-05 sec )
[LOG] Total clause minimization time: 0.001399/0 sec (7.1e-05/7.1e-05 sec, 0.000321/0.000321 sec, 0.000173/0.000173 sec, 0.000158/0.000158 sec, 0.000176/0.000176 sec, 0.000186/0.000186 sec, 0.000202/0.000202 sec, 0.000112/0.000112 sec )
[LOG] Total clause size reduction: 1008 --> 50 (140 --> 2, 420 --> 14, 213 --> 8, 216 --> 7, 2 --> 2, 8 --> 8, 8 --> 8, 1 --> 1 )
[LOG] Average clause size reduction: 36 --> 1.78571 (46.6667 --> 0.666667, 60 --> 2, 53.25 --> 2, 54 --> 1.75, 1 --> 1, 2 --> 2, 2.66667 --> 2.66667, 1 --> 1 )
[LOG] Overall execution time: 0.007349 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 75 12 2 1 61
Raw AIGER output size: aag 100 8 2 1 88
=====================  add4y.aag =====================
[LOG] Relation determinization time: 0.004332 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 27 new AND gates.
[LOG] Size before ABC: 36 AND gates.
[LOG] Size after ABC: 25 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.002747/0 sec (0.000475/0 sec, 0.000411/0 sec, 0.000478/0 sec, 0.000418/0 sec, 0.000258/0 sec, 0.000215/0 sec, 0.000288/0 sec, 0.000204/0 sec )
[LOG] Nr of iterations: 19 (3, 3, 4, 3, 1, 1, 3, 1 )
[LOG] Total clause computation time: 0.000426/0 sec (5.5e-05/5.5e-05 sec, 4.9e-05/4.9e-05 sec, 6.4e-05/6.4e-05 sec, 5.9e-05/5.9e-05 sec, 5.2e-05/5.2e-05 sec, 4.2e-05/4.2e-05 sec, 6.5e-05/6.5e-05 sec, 4e-05/4e-05 sec )
[LOG] Total clause minimization time: 0.000578/0 sec (6.9e-05/6.9e-05 sec, 7.9e-05/7.9e-05 sec, 0.000125/0.000125 sec, 6.3e-05/6.3e-05 sec, 5.5e-05/5.5e-05 sec, 4.9e-05/4.9e-05 sec, 9.4e-05/9.4e-05 sec, 4.4e-05/4.4e-05 sec )
[LOG] Total clause size reduction: 503 --> 27 (108 --> 3, 108 --> 4, 165 --> 7, 112 --> 3, 1 --> 1, 1 --> 1, 7 --> 7, 1 --> 1 )
[LOG] Average clause size reduction: 26.4737 --> 1.42105 (36 --> 1, 36 --> 1.33333, 41.25 --> 1.75, 37.3333 --> 1, 1 --> 1, 1 --> 1, 2.33333 --> 2.33333, 1 --> 1 )
[LOG] Overall execution time: 0.00517 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 59 12 2 1 45
Raw AIGER output size: aag 84 8 2 1 72
=====================  add6n.aag =====================
[LOG] Relation determinization time: 0.013246 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 45 new AND gates.
[LOG] Size before ABC: 99 AND gates.
[LOG] Size after ABC: 41 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.010729/0 sec (0.000819/0 sec, 0.00083/0 sec, 0.000686/0 sec, 0.00164/0 sec, 0.000967/0 sec, 0.001294/0 sec, 0.00086/0 sec, 0.000752/0 sec, 0.000741/0 sec, 0.000722/0 sec, 0.000582/0 sec, 0.000836/0 sec )
[LOG] Nr of iterations: 40 (2, 4, 2, 10, 3, 6, 1, 1, 1, 4, 1, 5 )
[LOG] Total clause computation time: 0.002044/0 sec (7e-05/7e-05 sec, 0.000115/0.000115 sec, 6.4e-05/6.4e-05 sec, 0.00032/0.00032 sec, 0.000108/0.000108 sec, 0.000211/0.000211 sec, 0.000207/0.000207 sec, 0.000235/0.000235 sec, 0.000233/0.000233 sec, 0.00015/0.00015 sec, 0.000149/0.000149 sec, 0.000182/0.000182 sec )
[LOG] Total clause minimization time: 0.003403/0 sec (6.3e-05/6.3e-05 sec, 0.00018/0.00018 sec, 5e-05/5e-05 sec, 0.000737/0.000737 sec, 0.000219/0.000219 sec, 0.00045/0.00045 sec, 0.000337/0.000337 sec, 0.000249/0.000249 sec, 0.000248/0.000248 sec, 0.000308/0.000308 sec, 0.000164/0.000164 sec, 0.000398/0.000398 sec )
[LOG] Total clause size reduction: 2413 --> 81 (112 --> 1, 336 --> 6, 113 --> 1, 1026 --> 26, 220 --> 7, 580 --> 14, 1 --> 1, 1 --> 1, 1 --> 1, 8 --> 8, 1 --> 1, 14 --> 14 )
[LOG] Average clause size reduction: 60.325 --> 2.025 (56 --> 0.5, 84 --> 1.5, 56.5 --> 0.5, 102.6 --> 2.6, 73.3333 --> 2.33333, 96.6667 --> 2.33333, 1 --> 1, 1 --> 1, 1 --> 1, 2 --> 2, 1 --> 1, 2.8 --> 2.8 )
[LOG] Overall execution time: 0.014366 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 119 18 2 1 99
Raw AIGER output size: aag 160 12 2 1 144
=====================  add6y.aag =====================
[LOG] Relation determinization time: 0.00916 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 45 new AND gates.
[LOG] Size before ABC: 61 AND gates.
[LOG] Size after ABC: 41 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.007044/0 sec (0.000714/0 sec, 0.000711/0 sec, 0.000667/0 sec, 0.000759/0 sec, 0.000677/0 sec, 0.000667/0 sec, 0.00053/0 sec, 0.000518/0 sec, 0.000473/0 sec, 0.000416/0 sec, 0.000461/0 sec, 0.000451/0 sec )
[LOG] Nr of iterations: 32 (3, 4, 3, 4, 3, 3, 2, 3, 2, 1, 2, 2 )
[LOG] Total clause computation time: 0.001165/0 sec (7.7e-05/7.7e-05 sec, 8.9e-05/8.9e-05 sec, 8.7e-05/8.7e-05 sec, 9.9e-05/9.9e-05 sec, 9.3e-05/9.3e-05 sec, 8.2e-05/8.2e-05 sec, 0.000109/0.000109 sec, 0.00011/0.00011 sec, 0.000108/0.000108 sec, 0.000104/0.000104 sec, 0.00011/0.00011 sec, 9.7e-05/9.7e-05 sec )
[LOG] Total clause minimization time: 0.001615/0 sec (7.5e-05/7.5e-05 sec, 0.000155/0.000155 sec, 0.000116/0.000116 sec, 0.000172/0.000172 sec, 9e-05/9e-05 sec, 9.8e-05/9.8e-05 sec, 0.000175/0.000175 sec, 0.000198/0.000198 sec, 0.000157/0.000157 sec, 0.00011/0.00011 sec, 0.000121/0.000121 sec, 0.000148/0.000148 sec )
[LOG] Total clause size reduction: 1243 --> 40 (172 --> 2, 258 --> 6, 174 --> 3, 264 --> 7, 178 --> 2, 180 --> 3, 2 --> 2, 6 --> 6, 3 --> 3, 1 --> 1, 2 --> 2, 3 --> 3 )
[LOG] Average clause size reduction: 38.8438 --> 1.25 (57.3333 --> 0.666667, 64.5 --> 1.5, 58 --> 1, 66 --> 1.75, 59.3333 --> 0.666667, 60 --> 1, 1 --> 1, 2 --> 2, 1.5 --> 1.5, 1 --> 1, 1 --> 1, 1.5 --> 1.5 )
[LOG] Overall execution time: 0.010145 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 93 18 2 1 73
Raw AIGER output size: aag 134 12 2 1 118
=====================  add8n.aag =====================
[LOG] Relation determinization time: 0.022396 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 68 new AND gates.
[LOG] Size before ABC: 126 AND gates.
[LOG] Size after ABC: 62 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.019136/0 sec (0.0011/0 sec, 0.001399/0 sec, 0.002117/0 sec, 0.00103/0 sec, 0.001132/0 sec, 0.001685/0 sec, 0.001003/0 sec, 0.001405/0 sec, 0.00129/0 sec, 0.001118/0 sec, 0.001499/0 sec, 0.001009/0 sec, 0.000955/0 sec, 0.000811/0 sec, 0.000847/0 sec, 0.000736/0 sec )
[LOG] Nr of iterations: 50 (2, 6, 10, 2, 3, 7, 2, 4, 1, 1, 7, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.00382/0 sec (9.2e-05/9.2e-05 sec, 0.000185/0.000185 sec, 0.000398/0.000398 sec, 0.000106/0.000106 sec, 9.9e-05/9.9e-05 sec, 0.000227/0.000227 sec, 7e-05/7e-05 sec, 0.000154/0.000154 sec, 0.000412/0.000412 sec, 0.000334/0.000334 sec, 0.000426/0.000426 sec, 0.000318/0.000318 sec, 0.000311/0.000311 sec, 0.000228/0.000228 sec, 0.000264/0.000264 sec, 0.000196/0.000196 sec )
[LOG] Total clause minimization time: 0.005873/0 sec (8.8e-05/8.8e-05 sec, 0.000451/0.000451 sec, 0.00093/0.00093 sec, 0.000108/0.000108 sec, 0.000178/0.000178 sec, 0.000621/0.000621 sec, 9.1e-05/9.1e-05 sec, 0.000401/0.000401 sec, 0.000457/0.000457 sec, 0.000437/0.000437 sec, 0.000712/0.000712 sec, 0.000358/0.000358 sec, 0.000313/0.000313 sec, 0.000241/0.000241 sec, 0.000264/0.000264 sec, 0.000223/0.000223 sec )
[LOG] Total clause size reduction: 4391 --> 93 (154 --> 1, 770 --> 12, 1395 --> 25, 151 --> 2, 314 --> 3, 948 --> 15, 154 --> 1, 480 --> 9, 1 --> 1, 1 --> 1, 17 --> 17, 2 --> 2, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 87.82 --> 1.86 (77 --> 0.5, 128.333 --> 2, 139.5 --> 2.5, 75.5 --> 1, 104.667 --> 1, 135.429 --> 2.14286, 77 --> 0.5, 120 --> 2.25, 1 --> 1, 1 --> 1, 2.42857 --> 2.42857, 2 --> 2, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.02378 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 163 24 2 1 137
Raw AIGER output size: aag 225 16 2 1 205
=====================  add8y.aag =====================
[LOG] Relation determinization time: 0.012 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 63 new AND gates.
[LOG] Size before ABC: 77 AND gates.
[LOG] Size after ABC: 57 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.009393/0 sec (0.000851/0 sec, 0.000786/0 sec, 0.000667/0 sec, 0.00068/0 sec, 0.000709/0 sec, 0.000821/0 sec, 0.000714/0 sec, 0.000703/0 sec, 0.000534/0 sec, 0.000416/0 sec, 0.000477/0 sec, 0.000387/0 sec, 0.000438/0 sec, 0.00045/0 sec, 0.00038/0 sec, 0.00038/0 sec )
[LOG] Nr of iterations: 28 (2, 3, 2, 2, 2, 4, 2, 2, 1, 1, 1, 1, 1, 2, 1, 1 )
[LOG] Total clause computation time: 0.001333/0 sec (8.2e-05/8.2e-05 sec, 9.4e-05/9.4e-05 sec, 7e-05/7e-05 sec, 6.9e-05/6.9e-05 sec, 7.2e-05/7.2e-05 sec, 0.00012/0.00012 sec, 7.3e-05/7.3e-05 sec, 7.3e-05/7.3e-05 sec, 0.000113/0.000113 sec, 6.8e-05/6.8e-05 sec, 9.8e-05/9.8e-05 sec, 7.2e-05/7.2e-05 sec, 7.9e-05/7.9e-05 sec, 0.000108/0.000108 sec, 7e-05/7e-05 sec, 7.2e-05/7.2e-05 sec )
[LOG] Total clause minimization time: 0.00162/0 sec (6.8e-05/6.8e-05 sec, 0.000133/0.000133 sec, 7.2e-05/7.2e-05 sec, 7.9e-05/7.9e-05 sec, 8e-05/8e-05 sec, 0.00015/0.00015 sec, 9.1e-05/9.1e-05 sec, 7.6e-05/7.6e-05 sec, 0.000142/0.000142 sec, 0.000121/0.000121 sec, 9.5e-05/9.5e-05 sec, 9e-05/9e-05 sec, 0.000134/0.000134 sec, 0.000115/0.000115 sec, 8.9e-05/8.9e-05 sec, 8.5e-05/8.5e-05 sec )
[LOG] Total clause size reduction: 1336 --> 22 (118 --> 1, 236 --> 3, 119 --> 1, 120 --> 1, 121 --> 1, 366 --> 4, 123 --> 1, 124 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 2 --> 2, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 47.7143 --> 0.785714 (59 --> 0.5, 78.6667 --> 1, 59.5 --> 0.5, 60 --> 0.5, 60.5 --> 0.5, 91.5 --> 1, 61.5 --> 0.5, 62 --> 0.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.013196 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 127 24 2 1 101
Raw AIGER output size: aag 184 16 2 1 164
=====================  add10n.aag =====================
[LOG] Relation determinization time: 0.040401 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 83 new AND gates.
[LOG] Size before ABC: 163 AND gates.
[LOG] Size after ABC: 75 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.036268/0 sec (0.001892/0 sec, 0.002329/0 sec, 0.001754/0 sec, 0.002504/0 sec, 0.00149/0 sec, 0.001872/0 sec, 0.001933/0 sec, 0.001286/0 sec, 0.002219/0 sec, 0.002196/0 sec, 0.002657/0 sec, 0.001834/0 sec, 0.001908/0 sec, 0.002582/0 sec, 0.001626/0 sec, 0.001471/0 sec, 0.001251/0 sec, 0.0013/0 sec, 0.001064/0 sec, 0.0011/0 sec )
[LOG] Nr of iterations: 74 (6, 8, 5, 8, 4, 5, 6, 2, 6, 6, 3, 1, 1, 7, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.008208/0 sec (0.000198/0.000198 sec, 0.000355/0.000355 sec, 0.000233/0.000233 sec, 0.000421/0.000421 sec, 0.000155/0.000155 sec, 0.000193/0.000193 sec, 0.000247/0.000247 sec, 8.1e-05/8.1e-05 sec, 0.00027/0.00027 sec, 0.000262/0.000262 sec, 0.000984/0.000984 sec, 0.000758/0.000758 sec, 0.000732/0.000732 sec, 0.000753/0.000753 sec, 0.000593/0.000593 sec, 0.000516/0.000516 sec, 0.000429/0.000429 sec, 0.00042/0.00042 sec, 0.000311/0.000311 sec, 0.000297/0.000297 sec )
[LOG] Total clause minimization time: 0.012764/0 sec (0.000488/0.000488 sec, 0.000997/0.000997 sec, 0.000549/0.000549 sec, 0.001011/0.001011 sec, 0.000285/0.000285 sec, 0.000559/0.000559 sec, 0.000601/0.000601 sec, 0.000111/0.000111 sec, 0.000818/0.000818 sec, 0.000709/0.000709 sec, 0.001118/0.001118 sec, 0.000631/0.000631 sec, 0.000746/0.000746 sec, 0.001378/0.001378 sec, 0.00061/0.00061 sec, 0.000536/0.000536 sec, 0.000408/0.000408 sec, 0.000449/0.000449 sec, 0.000354/0.000354 sec, 0.000406/0.000406 sec )
[LOG] Total clause size reduction: 9106 --> 143 (980 --> 9, 1372 --> 21, 768 --> 11, 1316 --> 20, 597 --> 5, 800 --> 10, 1005 --> 10, 202 --> 1, 1015 --> 13, 1020 --> 12, 3 --> 3, 1 --> 1, 1 --> 1, 20 --> 20, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 123.054 --> 1.93243 (163.333 --> 1.5, 171.5 --> 2.625, 153.6 --> 2.2, 164.5 --> 2.5, 149.25 --> 1.25, 160 --> 2, 167.5 --> 1.66667, 101 --> 0.5, 169.167 --> 2.16667, 170 --> 2, 1 --> 1, 1 --> 1, 1 --> 1, 2.85714 --> 2.85714, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.042068 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 207 30 2 1 175
Raw AIGER output size: aag 282 20 2 1 258
=====================  add10y.aag =====================
[LOG] Relation determinization time: 0.026074 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 82 new AND gates.
[LOG] Size before ABC: 109 AND gates.
[LOG] Size after ABC: 75 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.022736/0 sec (0.001144/0 sec, 0.000964/0 sec, 0.001112/0 sec, 0.001366/0 sec, 0.001022/0 sec, 0.000965/0 sec, 0.001462/0 sec, 0.001389/0 sec, 0.00118/0 sec, 0.00138/0 sec, 0.00115/0 sec, 0.001144/0 sec, 0.00128/0 sec, 0.00101/0 sec, 0.001122/0 sec, 0.000961/0 sec, 0.001147/0 sec, 0.001079/0 sec, 0.000999/0 sec, 0.00086/0 sec )
[LOG] Nr of iterations: 58 (3, 3, 4, 5, 3, 2, 5, 5, 4, 4, 2, 2, 3, 1, 2, 1, 3, 3, 2, 1 )
[LOG] Total clause computation time: 0.004875/0 sec (0.000113/0.000113 sec, 9.9e-05/9.9e-05 sec, 0.000142/0.000142 sec, 0.000234/0.000234 sec, 0.000125/0.000125 sec, 0.000105/0.000105 sec, 0.0002/0.0002 sec, 0.000227/0.000227 sec, 0.000153/0.000153 sec, 0.000188/0.000188 sec, 0.000337/0.000337 sec, 0.000315/0.000315 sec, 0.000413/0.000413 sec, 0.000292/0.000292 sec, 0.000356/0.000356 sec, 0.000323/0.000323 sec, 0.000354/0.000354 sec, 0.000353/0.000353 sec, 0.000322/0.000322 sec, 0.000224/0.000224 sec )
[LOG] Total clause minimization time: 0.006706/0 sec (0.000137/0.000137 sec, 0.000166/0.000166 sec, 0.000271/0.000271 sec, 0.00039/0.00039 sec, 0.000146/0.000146 sec, 0.000124/0.000124 sec, 0.000479/0.000479 sec, 0.000367/0.000367 sec, 0.000227/0.000227 sec, 0.000339/0.000339 sec, 0.000404/0.000404 sec, 0.000481/0.000481 sec, 0.000537/0.000537 sec, 0.000394/0.000394 sec, 0.000419/0.000419 sec, 0.000301/0.000301 sec, 0.000471/0.000471 sec, 0.000392/0.000392 sec, 0.000347/0.000347 sec, 0.000314/0.000314 sec )
[LOG] Total clause size reduction: 4289 --> 82 (300 --> 2, 300 --> 4, 453 --> 5, 608 --> 9, 306 --> 2, 154 --> 1, 620 --> 11, 604 --> 8, 441 --> 4, 474 --> 7, 2 --> 2, 4 --> 4, 5 --> 5, 1 --> 1, 2 --> 2, 1 --> 1, 6 --> 6, 5 --> 5, 2 --> 2, 1 --> 1 )
[LOG] Average clause size reduction: 73.9483 --> 1.41379 (100 --> 0.666667, 100 --> 1.33333, 113.25 --> 1.25, 121.6 --> 1.8, 102 --> 0.666667, 77 --> 0.5, 124 --> 2.2, 120.8 --> 1.6, 110.25 --> 1, 118.5 --> 1.75, 1 --> 1, 2 --> 2, 1.66667 --> 1.66667, 1 --> 1, 1 --> 1, 1 --> 1, 2 --> 2, 1.66667 --> 1.66667, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.027452 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 161 30 2 1 129
Raw AIGER output size: aag 236 20 2 1 211
=====================  add12n.aag =====================
[LOG] Relation determinization time: 0.045376 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 99 new AND gates.
[LOG] Size before ABC: 189 AND gates.
[LOG] Size after ABC: 89 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.040463/0 sec (0.001735/0 sec, 0.001853/0 sec, 0.002064/0 sec, 0.002165/0 sec, 0.001498/0 sec, 0.001468/0 sec, 0.001482/0 sec, 0.00216/0 sec, 0.001565/0 sec, 0.001542/0 sec, 0.002768/0 sec, 0.001967/0 sec, 0.001866/0 sec, 0.00186/0 sec, 0.001468/0 sec, 0.001556/0 sec, 0.001403/0 sec, 0.001403/0 sec, 0.001451/0 sec, 0.001545/0 sec, 0.001372/0 sec, 0.001524/0 sec, 0.001497/0 sec, 0.001251/0 sec )
[LOG] Nr of iterations: 61 (3, 4, 5, 5, 2, 2, 2, 5, 2, 2, 7, 3, 2, 3, 1, 2, 1, 1, 1, 3, 1, 1, 2, 1 )
[LOG] Total clause computation time: 0.007915/0 sec (0.000158/0.000158 sec, 0.000242/0.000242 sec, 0.000285/0.000285 sec, 0.000254/0.000254 sec, 9e-05/9e-05 sec, 8.6e-05/8.6e-05 sec, 8.6e-05/8.6e-05 sec, 0.000236/0.000236 sec, 0.0001/0.0001 sec, 0.000101/0.000101 sec, 0.000365/0.000365 sec, 0.000186/0.000186 sec, 0.000577/0.000577 sec, 0.000533/0.000533 sec, 0.00046/0.00046 sec, 0.000535/0.000535 sec, 0.000456/0.000456 sec, 0.000434/0.000434 sec, 0.000496/0.000496 sec, 0.000413/0.000413 sec, 0.000428/0.000428 sec, 0.000523/0.000523 sec, 0.000483/0.000483 sec, 0.000388/0.000388 sec )
[LOG] Total clause minimization time: 0.010656/0 sec (0.000167/0.000167 sec, 0.000354/0.000354 sec, 0.000506/0.000506 sec, 0.000615/0.000615 sec, 0.0001/0.0001 sec, 9.5e-05/9.5e-05 sec, 0.000107/0.000107 sec, 0.000588/0.000588 sec, 0.000113/0.000113 sec, 0.000111/0.000111 sec, 0.001046/0.001046 sec, 0.00032/0.00032 sec, 0.000716/0.000716 sec, 0.00082/0.00082 sec, 0.00052/0.00052 sec, 0.000529/0.000529 sec, 0.000464/0.000464 sec, 0.000484/0.000484 sec, 0.000474/0.000474 sec, 0.000641/0.000641 sec, 0.000445/0.000445 sec, 0.000523/0.000523 sec, 0.000536/0.000536 sec, 0.000382/0.000382 sec )
[LOG] Total clause size reduction: 7306 --> 93 (476 --> 2, 714 --> 6, 956 --> 9, 960 --> 11, 241 --> 1, 242 --> 1, 243 --> 1, 976 --> 10, 245 --> 1, 246 --> 1, 1482 --> 17, 496 --> 4, 2 --> 2, 6 --> 6, 1 --> 1, 4 --> 4, 1 --> 1, 1 --> 1, 1 --> 1, 6 --> 6, 1 --> 1, 1 --> 1, 4 --> 4, 1 --> 1 )
[LOG] Average clause size reduction: 119.77 --> 1.52459 (158.667 --> 0.666667, 178.5 --> 1.5, 191.2 --> 1.8, 192 --> 2.2, 120.5 --> 0.5, 121 --> 0.5, 121.5 --> 0.5, 195.2 --> 2, 122.5 --> 0.5, 123 --> 0.5, 211.714 --> 2.42857, 165.333 --> 1.33333, 1 --> 1, 2 --> 2, 1 --> 1, 2 --> 2, 1 --> 1, 1 --> 1, 1 --> 1, 2 --> 2, 1 --> 1, 1 --> 1, 2 --> 2, 1 --> 1 )
[LOG] Overall execution time: 0.047306 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 251 36 2 1 213
Raw AIGER output size: aag 340 24 2 1 312
=====================  add12y.aag =====================
[LOG] Relation determinization time: 0.041194 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 97 new AND gates.
[LOG] Size before ABC: 134 AND gates.
[LOG] Size after ABC: 88 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.037093/0 sec (0.001424/0 sec, 0.001475/0 sec, 0.001157/0 sec, 0.001618/0 sec, 0.001625/0 sec, 0.001133/0 sec, 0.001315/0 sec, 0.001924/0 sec, 0.002158/0 sec, 0.001701/0 sec, 0.002174/0 sec, 0.001223/0 sec, 0.00203/0 sec, 0.001654/0 sec, 0.001942/0 sec, 0.001706/0 sec, 0.00154/0 sec, 0.001524/0 sec, 0.001477/0 sec, 0.001415/0 sec, 0.001228/0 sec, 0.00124/0 sec, 0.001356/0 sec, 0.001054/0 sec )
[LOG] Nr of iterations: 79 (4, 5, 3, 6, 5, 2, 3, 7, 7, 5, 7, 2, 3, 1, 2, 2, 1, 1, 1, 3, 1, 2, 5, 1 )
[LOG] Total clause computation time: 0.00921/0 sec (0.000178/0.000178 sec, 0.000192/0.000192 sec, 0.000136/0.000136 sec, 0.000282/0.000282 sec, 0.000245/0.000245 sec, 0.000112/0.000112 sec, 0.00015/0.00015 sec, 0.000344/0.000344 sec, 0.000412/0.000412 sec, 0.000246/0.000246 sec, 0.000405/0.000405 sec, 8.6e-05/8.6e-05 sec, 0.000789/0.000789 sec, 0.000593/0.000593 sec, 0.000792/0.000792 sec, 0.000759/0.000759 sec, 0.000547/0.000547 sec, 0.000505/0.000505 sec, 0.00052/0.00052 sec, 0.000451/0.000451 sec, 0.000391/0.000391 sec, 0.000382/0.000382 sec, 0.000399/0.000399 sec, 0.000294/0.000294 sec )
[LOG] Total clause minimization time: 0.011832/0 sec (0.000205/0.000205 sec, 0.000445/0.000445 sec, 0.00017/0.00017 sec, 0.000477/0.000477 sec, 0.000467/0.000467 sec, 0.000132/0.000132 sec, 0.000277/0.000277 sec, 0.000661/0.000661 sec, 0.00078/0.00078 sec, 0.000459/0.000459 sec, 0.000753/0.000753 sec, 9.5e-05/9.5e-05 sec, 0.000745/0.000745 sec, 0.000663/0.000663 sec, 0.000756/0.000756 sec, 0.000555/0.000555 sec, 0.000612/0.000612 sec, 0.000635/0.000635 sec, 0.000577/0.000577 sec, 0.000581/0.000581 sec, 0.000431/0.000431 sec, 0.000418/0.000418 sec, 0.000568/0.000568 sec, 0.00037/0.00037 sec )
[LOG] Total clause size reduction: 8171 --> 121 (546 --> 3, 728 --> 9, 366 --> 2, 920 --> 10, 740 --> 9, 186 --> 1, 374 --> 4, 1128 --> 14, 1134 --> 15, 740 --> 7, 1086 --> 15, 192 --> 1, 3 --> 3, 1 --> 1, 2 --> 2, 2 --> 2, 1 --> 1, 1 --> 1, 1 --> 1, 5 --> 5, 1 --> 1, 2 --> 2, 11 --> 11, 1 --> 1 )
[LOG] Average clause size reduction: 103.43 --> 1.53165 (136.5 --> 0.75, 145.6 --> 1.8, 122 --> 0.666667, 153.333 --> 1.66667, 148 --> 1.8, 93 --> 0.5, 124.667 --> 1.33333, 161.143 --> 2, 162 --> 2.14286, 148 --> 1.4, 155.143 --> 2.14286, 96 --> 0.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1.66667 --> 1.66667, 1 --> 1, 1 --> 1, 2.2 --> 2.2, 1 --> 1 )
[LOG] Overall execution time: 0.042805 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 195 36 2 1 157
Raw AIGER output size: aag 283 24 2 1 254
=====================  add14n.aag =====================
[LOG] Relation determinization time: 0.071504 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 118 new AND gates.
[LOG] Size before ABC: 224 AND gates.
[LOG] Size after ABC: 106 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.065508/0 sec (0.002001/0 sec, 0.001672/0 sec, 0.001975/0 sec, 0.002118/0 sec, 0.002157/0 sec, 0.002814/0 sec, 0.002113/0 sec, 0.00203/0 sec, 0.002112/0 sec, 0.002266/0 sec, 0.002644/0 sec, 0.002208/0 sec, 0.003033/0 sec, 0.002586/0 sec, 0.003031/0 sec, 0.002791/0 sec, 0.002538/0 sec, 0.002436/0 sec, 0.002409/0 sec, 0.00256/0 sec, 0.002597/0 sec, 0.002217/0 sec, 0.002067/0 sec, 0.002001/0 sec, 0.002007/0 sec, 0.002114/0 sec, 0.002559/0 sec, 0.002452/0 sec )
[LOG] Nr of iterations: 79 (3, 2, 4, 4, 4, 6, 3, 3, 3, 4, 5, 3, 6, 4, 2, 1, 1, 1, 1, 3, 2, 1, 1, 1, 1, 2, 5, 3 )
[LOG] Total clause computation time: 0.015104/0 sec (0.000137/0.000137 sec, 9.2e-05/9.2e-05 sec, 0.000196/0.000196 sec, 0.000182/0.000182 sec, 0.000191/0.000191 sec, 0.000344/0.000344 sec, 0.000143/0.000143 sec, 0.000156/0.000156 sec, 0.000187/0.000187 sec, 0.000213/0.000213 sec, 0.000274/0.000274 sec, 0.000201/0.000201 sec, 0.000381/0.000381 sec, 0.000251/0.000251 sec, 0.001054/0.001054 sec, 0.00109/0.00109 sec, 0.001005/0.001005 sec, 0.001012/0.001012 sec, 0.001003/0.001003 sec, 0.000872/0.000872 sec, 0.000915/0.000915 sec, 0.000883/0.000883 sec, 0.000723/0.000723 sec, 0.000668/0.000668 sec, 0.000716/0.000716 sec, 0.00071/0.00071 sec, 0.000772/0.000772 sec, 0.000733/0.000733 sec )
[LOG] Total clause minimization time: 0.020062/0 sec (0.000246/0.000246 sec, 0.000117/0.000117 sec, 0.00034/0.00034 sec, 0.000432/0.000432 sec, 0.00048/0.00048 sec, 0.000855/0.000855 sec, 0.000364/0.000364 sec, 0.000319/0.000319 sec, 0.000308/0.000308 sec, 0.000489/0.000489 sec, 0.000753/0.000753 sec, 0.000339/0.000339 sec, 0.000969/0.000969 sec, 0.000584/0.000584 sec, 0.001271/0.001271 sec, 0.00111/0.00111 sec, 0.000955/0.000955 sec, 0.000828/0.000828 sec, 0.000843/0.000843 sec, 0.001108/0.001108 sec, 0.00112/0.00112 sec, 0.000765/0.000765 sec, 0.000768/0.000768 sec, 0.000767/0.000767 sec, 0.000727/0.000727 sec, 0.000838/0.000838 sec, 0.001216/0.001216 sec, 0.001151/0.001151 sec )
[LOG] Total clause size reduction: 11492 --> 133 (560 --> 3, 280 --> 1, 843 --> 5, 846 --> 6, 849 --> 7, 1420 --> 12, 570 --> 5, 572 --> 4, 574 --> 3, 864 --> 5, 1156 --> 10, 580 --> 4, 1455 --> 13, 876 --> 8, 3 --> 3, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 6 --> 6, 5 --> 5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 4 --> 4, 13 --> 13, 8 --> 8 )
[LOG] Average clause size reduction: 145.468 --> 1.68354 (186.667 --> 1, 140 --> 0.5, 210.75 --> 1.25, 211.5 --> 1.5, 212.25 --> 1.75, 236.667 --> 2, 190 --> 1.66667, 190.667 --> 1.33333, 191.333 --> 1, 216 --> 1.25, 231.2 --> 2, 193.333 --> 1.33333, 242.5 --> 2.16667, 219 --> 2, 1.5 --> 1.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 2 --> 2, 2.5 --> 2.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 2 --> 2, 2.6 --> 2.6, 2.66667 --> 2.66667 )
[LOG] Overall execution time: 0.073743 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.22 sec (Real time) / 0.19 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.11 sec (Real time) / 0.10 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 295 42 2 1 251
Raw AIGER output size: aag 401 28 2 1 369
=====================  add14y.aag =====================
[LOG] Relation determinization time: 0.051559 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 117 new AND gates.
[LOG] Size before ABC: 157 AND gates.
[LOG] Size after ABC: 105 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.046597/0 sec (0.001486/0 sec, 0.001867/0 sec, 0.001604/0 sec, 0.001275/0 sec, 0.002164/0 sec, 0.001321/0 sec, 0.001844/0 sec, 0.001817/0 sec, 0.001775/0 sec, 0.001639/0 sec, 0.001734/0 sec, 0.001711/0 sec, 0.002779/0 sec, 0.00177/0 sec, 0.002048/0 sec, 0.001716/0 sec, 0.001815/0 sec, 0.001679/0 sec, 0.001676/0 sec, 0.001492/0 sec, 0.001618/0 sec, 0.00128/0 sec, 0.00153/0 sec, 0.001511/0 sec, 0.001176/0 sec, 0.001202/0 sec, 0.00171/0 sec, 0.001358/0 sec )
[LOG] Nr of iterations: 78 (2, 5, 4, 2, 7, 2, 5, 4, 4, 3, 3, 3, 7, 3, 1, 1, 2, 1, 2, 1, 2, 1, 2, 2, 1, 1, 5, 2 )
[LOG] Total clause computation time: 0.010249/0 sec (0.000131/0.000131 sec, 0.00023/0.00023 sec, 0.000216/0.000216 sec, 0.000131/0.000131 sec, 0.000366/0.000366 sec, 0.000131/0.000131 sec, 0.000305/0.000305 sec, 0.00027/0.00027 sec, 0.000244/0.000244 sec, 0.000185/0.000185 sec, 0.000183/0.000183 sec, 0.000181/0.000181 sec, 0.000437/0.000437 sec, 0.000178/0.000178 sec, 0.000648/0.000648 sec, 0.000579/0.000579 sec, 0.000598/0.000598 sec, 0.000631/0.000631 sec, 0.000582/0.000582 sec, 0.000469/0.000469 sec, 0.000597/0.000597 sec, 0.000369/0.000369 sec, 0.00052/0.00052 sec, 0.000522/0.000522 sec, 0.000335/0.000335 sec, 0.000327/0.000327 sec, 0.00044/0.00044 sec, 0.000444/0.000444 sec )
[LOG] Total clause minimization time: 0.014127/0 sec (0.000125/0.000125 sec, 0.000621/0.000621 sec, 0.000403/0.000403 sec, 0.000122/0.000122 sec, 0.00077/0.00077 sec, 0.000149/0.000149 sec, 0.000497/0.000497 sec, 0.000344/0.000344 sec, 0.000301/0.000301 sec, 0.000227/0.000227 sec, 0.000297/0.000297 sec, 0.000287/0.000287 sec, 0.001047/0.001047 sec, 0.000288/0.000288 sec, 0.000871/0.000871 sec, 0.000698/0.000698 sec, 0.000774/0.000774 sec, 0.000619/0.000619 sec, 0.000648/0.000648 sec, 0.00059/0.00059 sec, 0.000592/0.000592 sec, 0.000491/0.000491 sec, 0.000592/0.000592 sec, 0.000561/0.000561 sec, 0.000425/0.000425 sec, 0.000466/0.000466 sec, 0.000827/0.000827 sec, 0.000495/0.000495 sec )
[LOG] Total clause size reduction: 8812 --> 121 (214 --> 1, 856 --> 12, 630 --> 7, 216 --> 1, 1302 --> 15, 218 --> 1, 876 --> 8, 660 --> 5, 663 --> 4, 444 --> 2, 446 --> 3, 448 --> 4, 1350 --> 18, 452 --> 3, 1 --> 1, 1 --> 1, 4 --> 4, 1 --> 1, 3 --> 3, 1 --> 1, 2 --> 2, 1 --> 1, 2 --> 2, 2 --> 2, 1 --> 1, 1 --> 1, 14 --> 14, 3 --> 3 )
[LOG] Average clause size reduction: 112.974 --> 1.55128 (107 --> 0.5, 171.2 --> 2.4, 157.5 --> 1.75, 108 --> 0.5, 186 --> 2.14286, 109 --> 0.5, 175.2 --> 1.6, 165 --> 1.25, 165.75 --> 1, 148 --> 0.666667, 148.667 --> 1, 149.333 --> 1.33333, 192.857 --> 2.57143, 150.667 --> 1, 1 --> 1, 1 --> 1, 2 --> 2, 1 --> 1, 1.5 --> 1.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 2.8 --> 2.8, 1.5 --> 1.5 )
[LOG] Overall execution time: 0.053387 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 229 42 2 1 185
Raw AIGER output size: aag 334 28 2 1 302
=====================  add16n.aag =====================
[LOG] Relation determinization time: 0.09863 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 133 new AND gates.
[LOG] Size before ABC: 262 AND gates.
[LOG] Size after ABC: 121 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.091366/1 sec (0.002384/0 sec, 0.002619/0 sec, 0.002285/0 sec, 0.003589/0 sec, 0.003148/0 sec, 0.002405/0 sec, 0.003017/0 sec, 0.002433/0 sec, 0.002529/0 sec, 0.0035/0 sec, 0.002958/0 sec, 0.002378/0 sec, 0.003222/0 sec, 0.003913/0 sec, 0.00252/0 sec, 0.002513/0 sec, 0.003548/0 sec, 0.003028/0 sec, 0.003248/0 sec, 0.002819/0 sec, 0.003516/0 sec, 0.00256/0 sec, 0.003286/0 sec, 0.002887/0 sec, 0.002624/0 sec, 0.003173/0 sec, 0.002513/0 sec, 0.002487/0 sec, 0.00241/0 sec, 0.003012/0 sec, 0.002444/0 sec, 0.002398/1 sec )
[LOG] Nr of iterations: 95 (3, 5, 3, 7, 5, 3, 5, 3, 3, 6, 4, 2, 5, 7, 2, 2, 2, 1, 2, 1, 4, 1, 3, 1, 1, 4, 1, 1, 1, 5, 1, 1 )
[LOG] Total clause computation time: 0.021675/0 sec (0.000214/0.000214 sec, 0.00036/0.00036 sec, 0.000203/0.000203 sec, 0.000523/0.000523 sec, 0.000344/0.000344 sec, 0.00026/0.00026 sec, 0.000374/0.000374 sec, 0.000235/0.000235 sec, 0.000237/0.000237 sec, 0.000469/0.000469 sec, 0.000324/0.000324 sec, 0.000194/0.000194 sec, 0.000419/0.000419 sec, 0.000693/0.000693 sec, 0.000215/0.000215 sec, 0.000244/0.000244 sec, 0.001285/0.001285 sec, 0.001118/0.001118 sec, 0.001192/0.001192 sec, 0.001101/0.001101 sec, 0.001158/0.001158 sec, 0.000905/0.000905 sec, 0.001154/0.001154 sec, 0.001118/0.001118 sec, 0.000951/0.000951 sec, 0.001109/0.001109 sec, 0.000931/0.000931 sec, 0.00088/0.00088 sec, 0.000834/0.000834 sec, 0.000994/0.000994 sec, 0.000811/0.000811 sec, 0.000826/0.000826 sec )
[LOG] Total clause minimization time: 0.028391/1 sec (0.000283/0.000283 sec, 0.00058/0.00058 sec, 0.000364/0.000364 sec, 0.001258/0.001258 sec, 0.000947/0.000947 sec, 0.000315/0.000315 sec, 0.00079/0.00079 sec, 0.000324/0.000324 sec, 0.00038/0.00038 sec, 0.001107/0.001107 sec, 0.000629/0.000629 sec, 0.000209/0.000209 sec, 0.000807/0.000807 sec, 0.001185/0.001185 sec, 0.000233/0.000233 sec, 0.000235/0.000235 sec, 0.001447/0.001447 sec, 0.001224/0.001224 sec, 0.001371/0.001371 sec, 0.001046/0.001046 sec, 0.001661/0.001661 sec, 0.000985/0.000985 sec, 0.001461/0.001461 sec, 0.001115/0.001115 sec, 0.00102/0.00102 sec, 0.001391/0.001391 sec, 0.000928/0.000928 sec, 0.000961/0.000961 sec, 0.000927/0.000927 sec, 0.001356/0.001356 sec, 0.000897/0.000897 sec, 0.000955/0.000955 sec )
[LOG] Total clause size reduction: 16123 --> 165 (644 --> 4, 1288 --> 8, 646 --> 4, 1944 --> 17, 1300 --> 12, 642 --> 3, 1308 --> 10, 656 --> 3, 658 --> 3, 1650 --> 13, 993 --> 8, 332 --> 1, 1332 --> 8, 2004 --> 14, 335 --> 1, 336 --> 1, 4 --> 4, 1 --> 1, 4 --> 4, 1 --> 1, 12 --> 12, 1 --> 1, 6 --> 6, 1 --> 1, 1 --> 1, 9 --> 9, 1 --> 1, 1 --> 1, 1 --> 1, 10 --> 10, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 169.716 --> 1.73684 (214.667 --> 1.33333, 257.6 --> 1.6, 215.333 --> 1.33333, 277.714 --> 2.42857, 260 --> 2.4, 214 --> 1, 261.6 --> 2, 218.667 --> 1, 219.333 --> 1, 275 --> 2.16667, 248.25 --> 2, 166 --> 0.5, 266.4 --> 1.6, 286.286 --> 2, 167.5 --> 0.5, 168 --> 0.5, 2 --> 2, 1 --> 1, 2 --> 2, 1 --> 1, 3 --> 3, 1 --> 1, 2 --> 2, 1 --> 1, 1 --> 1, 2.25 --> 2.25, 1 --> 1, 1 --> 1, 1 --> 1, 2 --> 2, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.101336 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.25 sec (Real time) / 0.21 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.10 sec (Real time) / 0.10 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 339 48 2 1 289
Raw AIGER output size: aag 460 32 2 1 422
=====================  add16y.aag =====================
[LOG] Relation determinization time: 0.071516 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 134 new AND gates.
[LOG] Size before ABC: 184 AND gates.
[LOG] Size after ABC: 123 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.065625/0 sec (0.001948/0 sec, 0.001664/0 sec, 0.00204/0 sec, 0.001621/0 sec, 0.002239/0 sec, 0.001764/0 sec, 0.001866/0 sec, 0.002342/0 sec, 0.002366/0 sec, 0.002691/0 sec, 0.001766/0 sec, 0.002518/0 sec, 0.001802/0 sec, 0.002488/0 sec, 0.001844/0 sec, 0.001958/0 sec, 0.002543/0 sec, 0.002106/0 sec, 0.002246/0 sec, 0.002052/0 sec, 0.002212/0 sec, 0.001865/0 sec, 0.001964/0 sec, 0.002031/0 sec, 0.002295/0 sec, 0.002171/0 sec, 0.00183/0 sec, 0.002079/0 sec, 0.001683/0 sec, 0.002199/0 sec, 0.001691/0 sec, 0.001741/0 sec )
[LOG] Nr of iterations: 93 (4, 3, 5, 2, 5, 3, 3, 5, 5, 6, 2, 5, 2, 5, 2, 3, 3, 1, 3, 1, 2, 1, 1, 2, 4, 4, 1, 3, 1, 3, 1, 2 )
[LOG] Total clause computation time: 0.015787/0 sec (0.000262/0.000262 sec, 0.000187/0.000187 sec, 0.000273/0.000273 sec, 0.000153/0.000153 sec, 0.000327/0.000327 sec, 0.000193/0.000193 sec, 0.000196/0.000196 sec, 0.000349/0.000349 sec, 0.000334/0.000334 sec, 0.000469/0.000469 sec, 0.000158/0.000158 sec, 0.000368/0.000368 sec, 0.000161/0.000161 sec, 0.000347/0.000347 sec, 0.00017/0.00017 sec, 0.000221/0.000221 sec, 0.00094/0.00094 sec, 0.00083/0.00083 sec, 0.000711/0.000711 sec, 0.000693/0.000693 sec, 0.000766/0.000766 sec, 0.00068/0.00068 sec, 0.000686/0.000686 sec, 0.000748/0.000748 sec, 0.000764/0.000764 sec, 0.000768/0.000768 sec, 0.00068/0.00068 sec, 0.000735/0.000735 sec, 0.000611/0.000611 sec, 0.000772/0.000772 sec, 0.000605/0.000605 sec, 0.00063/0.00063 sec )
[LOG] Total clause minimization time: 0.019607/0 sec (0.000251/0.000251 sec, 0.000242/0.000242 sec, 0.000492/0.000492 sec, 0.000186/0.000186 sec, 0.000631/0.000631 sec, 0.00027/0.00027 sec, 0.000331/0.000331 sec, 0.000655/0.000655 sec, 0.000645/0.000645 sec, 0.000791/0.000791 sec, 0.000187/0.000187 sec, 0.000676/0.000676 sec, 0.00017/0.00017 sec, 0.000622/0.000622 sec, 0.000182/0.000182 sec, 0.000248/0.000248 sec, 0.000997/0.000997 sec, 0.00077/0.00077 sec, 0.001018/0.001018 sec, 0.000862/0.000862 sec, 0.000938/0.000938 sec, 0.000689/0.000689 sec, 0.000762/0.000762 sec, 0.000794/0.000794 sec, 0.001017/0.001017 sec, 0.00091/0.00091 sec, 0.000663/0.000663 sec, 0.000848/0.000848 sec, 0.000591/0.000591 sec, 0.00094/0.00094 sec, 0.000603/0.000603 sec, 0.000626/0.000626 sec )
[LOG] Total clause size reduction: 11150 --> 132 (738 --> 3, 492 --> 3, 988 --> 8, 248 --> 1, 996 --> 10, 500 --> 3, 502 --> 4, 1008 --> 9, 1012 --> 10, 1270 --> 11, 255 --> 1, 1024 --> 9, 257 --> 1, 1032 --> 7, 259 --> 1, 520 --> 2, 3 --> 3, 1 --> 1, 5 --> 5, 1 --> 1, 3 --> 3, 1 --> 1, 1 --> 1, 2 --> 2, 10 --> 10, 7 --> 7, 1 --> 1, 5 --> 5, 1 --> 1, 5 --> 5, 1 --> 1, 2 --> 2 )
[LOG] Average clause size reduction: 119.892 --> 1.41935 (184.5 --> 0.75, 164 --> 1, 197.6 --> 1.6, 124 --> 0.5, 199.2 --> 2, 166.667 --> 1, 167.333 --> 1.33333, 201.6 --> 1.8, 202.4 --> 2, 211.667 --> 1.83333, 127.5 --> 0.5, 204.8 --> 1.8, 128.5 --> 0.5, 206.4 --> 1.4, 129.5 --> 0.5, 173.333 --> 0.666667, 1 --> 1, 1 --> 1, 1.66667 --> 1.66667, 1 --> 1, 1.5 --> 1.5, 1 --> 1, 1 --> 1, 1 --> 1, 2.5 --> 2.5, 1.75 --> 1.75, 1 --> 1, 1.66667 --> 1.66667, 1 --> 1, 1.66667 --> 1.66667, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.07367 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.22 sec (Real time) / 0.19 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 263 48 2 1 213
Raw AIGER output size: aag 386 32 2 1 347
=====================  add18n.aag =====================
[LOG] Relation determinization time: 0.111848 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 152 new AND gates.
[LOG] Size before ABC: 288 AND gates.
[LOG] Size after ABC: 137 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.103404/0 sec (0.002616/0 sec, 0.002341/0 sec, 0.002855/0 sec, 0.002242/0 sec, 0.002229/0 sec, 0.003525/0 sec, 0.003455/0 sec, 0.002355/0 sec, 0.002312/0 sec, 0.002331/0 sec, 0.003706/0 sec, 0.002419/0 sec, 0.002408/0 sec, 0.00422/0 sec, 0.003699/0 sec, 0.003274/0 sec, 0.00276/0 sec, 0.002639/0 sec, 0.003703/0 sec, 0.003208/0 sec, 0.002907/0 sec, 0.002906/0 sec, 0.002969/0 sec, 0.003801/0 sec, 0.003169/0 sec, 0.002821/0 sec, 0.002715/0 sec, 0.002747/0 sec, 0.002658/0 sec, 0.002992/0 sec, 0.002859/0 sec, 0.002296/0 sec, 0.003208/0 sec, 0.002362/0 sec, 0.002536/0 sec, 0.002161/0 sec )
[LOG] Nr of iterations: 85 (3, 2, 4, 2, 2, 5, 5, 2, 2, 2, 6, 2, 2, 7, 5, 4, 2, 2, 2, 1, 1, 1, 1, 4, 2, 1, 1, 1, 1, 1, 1, 1, 4, 1, 1, 1 )
[LOG] Total clause computation time: 0.022561/0 sec (0.000166/0.000166 sec, 0.000164/0.000164 sec, 0.000293/0.000293 sec, 0.000162/0.000162 sec, 0.000168/0.000168 sec, 0.000414/0.000414 sec, 0.000324/0.000324 sec, 0.000129/0.000129 sec, 0.000132/0.000132 sec, 0.000133/0.000133 sec, 0.000497/0.000497 sec, 0.000134/0.000134 sec, 0.000135/0.000135 sec, 0.00056/0.00056 sec, 0.00043/0.00043 sec, 0.000291/0.000291 sec, 0.000145/0.000145 sec, 0.000235/0.000235 sec, 0.001328/0.001328 sec, 0.001143/0.001143 sec, 0.00106/0.00106 sec, 0.001103/0.001103 sec, 0.001182/0.001182 sec, 0.001203/0.001203 sec, 0.000998/0.000998 sec, 0.001/0.001 sec, 0.000981/0.000981 sec, 0.001015/0.001015 sec, 0.000904/0.000904 sec, 0.001022/0.001022 sec, 0.000987/0.000987 sec, 0.000854/0.000854 sec, 0.000996/0.000996 sec, 0.000803/0.000803 sec, 0.000772/0.000772 sec, 0.000698/0.000698 sec )
[LOG] Total clause minimization time: 0.030061/0 sec (0.000333/0.000333 sec, 0.000262/0.000262 sec, 0.000661/0.000661 sec, 0.000137/0.000137 sec, 0.000153/0.000153 sec, 0.001095/0.001095 sec, 0.001012/0.001012 sec, 0.000155/0.000155 sec, 0.000145/0.000145 sec, 0.000146/0.000146 sec, 0.001136/0.001136 sec, 0.000142/0.000142 sec, 0.000163/0.000163 sec, 0.00149/0.00149 sec, 0.000924/0.000924 sec, 0.000721/0.000721 sec, 0.000379/0.000379 sec, 0.000182/0.000182 sec, 0.001495/0.001495 sec, 0.001315/0.001315 sec, 0.001095/0.001095 sec, 0.001078/0.001078 sec, 0.001051/0.001051 sec, 0.00185/0.00185 sec, 0.001443/0.001443 sec, 0.001093/0.001093 sec, 0.001008/0.001008 sec, 0.001019/0.001019 sec, 0.001019/0.001019 sec, 0.001258/0.001258 sec, 0.00116/0.00116 sec, 0.00074/0.00074 sec, 0.001493/0.001493 sec, 0.000864/0.000864 sec, 0.001071/0.001071 sec, 0.000773/0.000773 sec )
[LOG] Total clause size reduction: 15294 --> 125 (728 --> 4, 364 --> 1, 1095 --> 6, 366 --> 1, 367 --> 1, 1472 --> 10, 1476 --> 10, 370 --> 1, 371 --> 1, 372 --> 1, 1865 --> 11, 374 --> 1, 375 --> 1, 2256 --> 16, 1508 --> 8, 1134 --> 6, 379 --> 3, 380 --> 1, 4 --> 4, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 10 --> 10, 4 --> 4, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 8 --> 8, 1 --> 1, 3 --> 3, 1 --> 1 )
[LOG] Average clause size reduction: 179.929 --> 1.47059 (242.667 --> 1.33333, 182 --> 0.5, 273.75 --> 1.5, 183 --> 0.5, 183.5 --> 0.5, 294.4 --> 2, 295.2 --> 2, 185 --> 0.5, 185.5 --> 0.5, 186 --> 0.5, 310.833 --> 1.83333, 187 --> 0.5, 187.5 --> 0.5, 322.286 --> 2.28571, 301.6 --> 1.6, 283.5 --> 1.5, 189.5 --> 1.5, 190 --> 0.5, 2 --> 2, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 2.5 --> 2.5, 2 --> 2, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 2 --> 2, 1 --> 1, 3 --> 3, 1 --> 1 )
[LOG] Overall execution time: 0.114919 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.26 sec (Real time) / 0.23 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.10 sec (Real time) / 0.10 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 383 54 2 1 327
Raw AIGER output size: aag 520 36 2 1 479
=====================  add18y.aag =====================
[LOG] Relation determinization time: 0.094741 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 153 new AND gates.
[LOG] Size before ABC: 200 AND gates.
[LOG] Size after ABC: 137 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.087798/0 sec (0.002021/0 sec, 0.002343/0 sec, 0.002235/0 sec, 0.001969/0 sec, 0.00217/0 sec, 0.002405/0 sec, 0.003157/0 sec, 0.002002/0 sec, 0.002534/0 sec, 0.002579/0 sec, 0.002649/0 sec, 0.00205/0 sec, 0.002829/0 sec, 0.003673/0 sec, 0.002127/0 sec, 0.002127/0 sec, 0.002271/0 sec, 0.002374/0 sec, 0.003135/0 sec, 0.003257/0 sec, 0.002854/0 sec, 0.002788/0 sec, 0.002767/0 sec, 0.002463/0 sec, 0.002203/0 sec, 0.002471/0 sec, 0.002367/0 sec, 0.002745/0 sec, 0.002591/0 sec, 0.002295/0 sec, 0.002295/0 sec, 0.002219/0 sec, 0.001857/0 sec, 0.001793/0 sec, 0.002072/0 sec, 0.002111/0 sec )
[LOG] Nr of iterations: 100 (3, 5, 4, 3, 4, 4, 7, 2, 5, 4, 4, 2, 5, 7, 2, 2, 3, 3, 2, 4, 1, 1, 2, 1, 1, 1, 2, 3, 2, 1, 2, 2, 1, 1, 2, 2 )
[LOG] Total clause computation time: 0.021072/0 sec (0.000206/0.000206 sec, 0.000318/0.000318 sec, 0.000282/0.000282 sec, 0.000204/0.000204 sec, 0.000258/0.000258 sec, 0.000322/0.000322 sec, 0.000467/0.000467 sec, 0.000167/0.000167 sec, 0.00032/0.00032 sec, 0.000318/0.000318 sec, 0.000326/0.000326 sec, 0.000174/0.000174 sec, 0.000376/0.000376 sec, 0.000593/0.000593 sec, 0.000125/0.000125 sec, 0.000124/0.000124 sec, 0.000211/0.000211 sec, 0.000219/0.000219 sec, 0.001271/0.001271 sec, 0.001235/0.001235 sec, 0.001145/0.001145 sec, 0.001064/0.001064 sec, 0.00102/0.00102 sec, 0.000964/0.000964 sec, 0.000753/0.000753 sec, 0.000913/0.000913 sec, 0.000767/0.000767 sec, 0.000858/0.000858 sec, 0.000935/0.000935 sec, 0.000914/0.000914 sec, 0.000829/0.000829 sec, 0.000798/0.000798 sec, 0.000579/0.000579 sec, 0.000599/0.000599 sec, 0.000716/0.000716 sec, 0.000702/0.000702 sec )
[LOG] Total clause minimization time: 0.026737/0 sec (0.000233/0.000233 sec, 0.000556/0.000556 sec, 0.000481/0.000481 sec, 0.000296/0.000296 sec, 0.000391/0.000391 sec, 0.000459/0.000459 sec, 0.001071/0.001071 sec, 0.000207/0.000207 sec, 0.00057/0.00057 sec, 0.000568/0.000568 sec, 0.000648/0.000648 sec, 0.000191/0.000191 sec, 0.000754/0.000754 sec, 0.001305/0.001305 sec, 0.000198/0.000198 sec, 0.000195/0.000195 sec, 0.000274/0.000274 sec, 0.000349/0.000349 sec, 0.001158/0.001158 sec, 0.001423/0.001423 sec, 0.001136/0.001136 sec, 0.001155/0.001155 sec, 0.001172/0.001172 sec, 0.000926/0.000926 sec, 0.000884/0.000884 sec, 0.000994/0.000994 sec, 0.001041/0.001041 sec, 0.001312/0.001312 sec, 0.001099/0.001099 sec, 0.00083/0.00083 sec, 0.000884/0.000884 sec, 0.000869/0.000869 sec, 0.000747/0.000747 sec, 0.000667/0.000667 sec, 0.000824/0.000824 sec, 0.00087/0.00087 sec )
[LOG] Total clause size reduction: 14579 --> 143 (556 --> 2, 1112 --> 8, 837 --> 5, 560 --> 3, 843 --> 4, 846 --> 6, 1698 --> 15, 284 --> 1, 1140 --> 7, 858 --> 7, 861 --> 7, 288 --> 1, 1156 --> 10, 1740 --> 17, 291 --> 1, 292 --> 1, 586 --> 2, 588 --> 3, 2 --> 2, 8 --> 8, 1 --> 1, 1 --> 1, 2 --> 2, 1 --> 1, 1 --> 1, 1 --> 1, 2 --> 2, 7 --> 7, 4 --> 4, 1 --> 1, 2 --> 2, 3 --> 3, 1 --> 1, 1 --> 1, 2 --> 2, 3 --> 3 )
[LOG] Average clause size reduction: 145.79 --> 1.43 (185.333 --> 0.666667, 222.4 --> 1.6, 209.25 --> 1.25, 186.667 --> 1, 210.75 --> 1, 211.5 --> 1.5, 242.571 --> 2.14286, 142 --> 0.5, 228 --> 1.4, 214.5 --> 1.75, 215.25 --> 1.75, 144 --> 0.5, 231.2 --> 2, 248.571 --> 2.42857, 145.5 --> 0.5, 146 --> 0.5, 195.333 --> 0.666667, 196 --> 1, 1 --> 1, 2 --> 2, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 2.33333 --> 2.33333, 2 --> 2, 1 --> 1, 1 --> 1, 1.5 --> 1.5, 1 --> 1, 1 --> 1, 1 --> 1, 1.5 --> 1.5 )
[LOG] Overall execution time: 0.097082 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.24 sec (Real time) / 0.20 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.09 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 297 54 2 1 241
Raw AIGER output size: aag 434 36 2 1 394
=====================  add20n.aag =====================
[LOG] Relation determinization time: 0.178306 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 174 new AND gates.
[LOG] Size before ABC: 323 AND gates.
[LOG] Size after ABC: 158 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.167777/0 sec (0.002645/0 sec, 0.002462/0 sec, 0.002772/0 sec, 0.002488/0 sec, 0.002484/0 sec, 0.004715/0 sec, 0.002891/0 sec, 0.003215/0 sec, 0.002586/0 sec, 0.004038/0 sec, 0.003938/0 sec, 0.003121/0 sec, 0.004009/0 sec, 0.006538/0 sec, 0.005447/0 sec, 0.005817/0 sec, 0.003847/0 sec, 0.005162/0 sec, 0.004614/0 sec, 0.003158/0 sec, 0.0055/0 sec, 0.005535/0 sec, 0.006136/0 sec, 0.005552/0 sec, 0.005133/0 sec, 0.005186/0 sec, 0.005092/0 sec, 0.004957/0 sec, 0.004678/0 sec, 0.004529/0 sec, 0.004429/0 sec, 0.00473/0 sec, 0.004892/0 sec, 0.004065/0 sec, 0.003726/0 sec, 0.00467/0 sec, 0.003542/0 sec, 0.003221/0 sec, 0.003122/0 sec, 0.003135/0 sec )
[LOG] Nr of iterations: 126 (2, 2, 3, 2, 2, 9, 3, 4, 2, 6, 6, 3, 6, 11, 8, 8, 4, 7, 6, 2, 1, 1, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 4, 3, 1, 5, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.044101/0 sec (0.000122/0.000122 sec, 0.000122/0.000122 sec, 0.000195/0.000195 sec, 0.000133/0.000133 sec, 0.000131/0.000131 sec, 0.000741/0.000741 sec, 0.00021/0.00021 sec, 0.000315/0.000315 sec, 0.000138/0.000138 sec, 0.000485/0.000485 sec, 0.000433/0.000433 sec, 0.000213/0.000213 sec, 0.000482/0.000482 sec, 0.001065/0.001065 sec, 0.000833/0.000833 sec, 0.000888/0.000888 sec, 0.000318/0.000318 sec, 0.000607/0.000607 sec, 0.000585/0.000585 sec, 0.000203/0.000203 sec, 0.002118/0.002118 sec, 0.002145/0.002145 sec, 0.002583/0.002583 sec, 0.001999/0.001999 sec, 0.001997/0.001997 sec, 0.002106/0.002106 sec, 0.002231/0.002231 sec, 0.001855/0.001855 sec, 0.002056/0.002056 sec, 0.001887/0.001887 sec, 0.001701/0.001701 sec, 0.002082/0.002082 sec, 0.00185/0.00185 sec, 0.001469/0.001469 sec, 0.001349/0.001349 sec, 0.001581/0.001581 sec, 0.001344/0.001344 sec, 0.00122/0.00122 sec, 0.001127/0.001127 sec, 0.001182/0.001182 sec )
[LOG] Total clause minimization time: 0.056412/0 sec (0.000209/0.000209 sec, 0.000212/0.000212 sec, 0.000427/0.000427 sec, 0.000156/0.000156 sec, 0.000171/0.000171 sec, 0.001748/0.001748 sec, 0.000314/0.000314 sec, 0.000597/0.000597 sec, 0.000163/0.000163 sec, 0.001206/0.001206 sec, 0.00108/0.00108 sec, 0.00049/0.00049 sec, 0.001079/0.001079 sec, 0.002868/0.002868 sec, 0.00185/0.00185 sec, 0.002081/0.002081 sec, 0.000606/0.000606 sec, 0.001727/0.001727 sec, 0.001115/0.001115 sec, 0.000187/0.000187 sec, 0.002346/0.002346 sec, 0.002431/0.002431 sec, 0.002511/0.002511 sec, 0.002615/0.002615 sec, 0.002217/0.002217 sec, 0.002174/0.002174 sec, 0.001939/0.001939 sec, 0.002185/0.002185 sec, 0.001727/0.001727 sec, 0.001755/0.001755 sec, 0.001851/0.001851 sec, 0.001798/0.001798 sec, 0.002152/0.002152 sec, 0.001743/0.001743 sec, 0.001546/0.001546 sec, 0.002257/0.002257 sec, 0.001364/0.001364 sec, 0.001183/0.001183 sec, 0.001191/0.001191 sec, 0.001141/0.001141 sec )
[LOG] Total clause size reduction: 31654 --> 220 (406 --> 1, 406 --> 2, 814 --> 4, 408 --> 1, 409 --> 1, 3280 --> 19, 822 --> 3, 1236 --> 5, 413 --> 1, 2070 --> 13, 2075 --> 9, 832 --> 5, 2085 --> 11, 4180 --> 29, 2933 --> 18, 2905 --> 20, 1263 --> 5, 2532 --> 16, 2115 --> 10, 424 --> 1, 1 --> 1, 2 --> 2, 4 --> 4, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 8 --> 8, 6 --> 6, 1 --> 1, 11 --> 11, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 251.222 --> 1.74603 (203 --> 0.5, 203 --> 1, 271.333 --> 1.33333, 204 --> 0.5, 204.5 --> 0.5, 364.444 --> 2.11111, 274 --> 1, 309 --> 1.25, 206.5 --> 0.5, 345 --> 2.16667, 345.833 --> 1.5, 277.333 --> 1.66667, 347.5 --> 1.83333, 380 --> 2.63636, 366.625 --> 2.25, 363.125 --> 2.5, 315.75 --> 1.25, 361.714 --> 2.28571, 352.5 --> 1.66667, 212 --> 0.5, 1 --> 1, 2 --> 2, 2 --> 2, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 2 --> 2, 2 --> 2, 1 --> 1, 2.2 --> 2.2, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.181881 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.33 sec (Real time) / 0.30 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.11 sec (Real time) / 0.11 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 427 60 2 1 365
Raw AIGER output size: aag 585 40 2 1 539
=====================  add20y.aag =====================
[LOG] Relation determinization time: 0.123958 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 171 new AND gates.
[LOG] Size before ABC: 223 AND gates.
[LOG] Size after ABC: 153 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.115803/0 sec (0.002295/0 sec, 0.002489/0 sec, 0.003292/0 sec, 0.003393/0 sec, 0.002633/0 sec, 0.002274/0 sec, 0.00223/0 sec, 0.002396/0 sec, 0.002584/0 sec, 0.002811/0 sec, 0.003086/0 sec, 0.002567/0 sec, 0.002743/0 sec, 0.003267/0 sec, 0.003044/0 sec, 0.003353/0 sec, 0.002577/0 sec, 0.002329/0 sec, 0.00418/0 sec, 0.00269/0 sec, 0.004298/0 sec, 0.003662/0 sec, 0.003538/0 sec, 0.003433/0 sec, 0.003352/0 sec, 0.002851/0 sec, 0.003133/0 sec, 0.002974/0 sec, 0.003011/0 sec, 0.00294/0 sec, 0.003412/0 sec, 0.003052/0 sec, 0.002666/0 sec, 0.002809/0 sec, 0.002414/0 sec, 0.002398/0 sec, 0.002474/0 sec, 0.002338/0 sec, 0.00239/0 sec, 0.002425/0 sec )
[LOG] Nr of iterations: 123 (3, 4, 8, 7, 4, 3, 3, 4, 4, 5, 5, 3, 4, 5, 5, 5, 3, 2, 8, 3, 2, 1, 2, 2, 2, 1, 2, 2, 1, 1, 4, 2, 1, 3, 1, 1, 2, 1, 2, 2 )
[LOG] Total clause computation time: 0.029047/0 sec (0.000228/0.000228 sec, 0.000287/0.000287 sec, 0.000515/0.000515 sec, 0.000496/0.000496 sec, 0.000314/0.000314 sec, 0.000268/0.000268 sec, 0.000233/0.000233 sec, 0.000285/0.000285 sec, 0.000327/0.000327 sec, 0.000353/0.000353 sec, 0.000358/0.000358 sec, 0.000288/0.000288 sec, 0.000321/0.000321 sec, 0.000438/0.000438 sec, 0.000419/0.000419 sec, 0.000467/0.000467 sec, 0.00023/0.00023 sec, 0.000144/0.000144 sec, 0.000723/0.000723 sec, 0.000266/0.000266 sec, 0.001705/0.001705 sec, 0.001577/0.001577 sec, 0.001343/0.001343 sec, 0.001391/0.001391 sec, 0.00127/0.00127 sec, 0.001107/0.001107 sec, 0.001129/0.001129 sec, 0.001046/0.001046 sec, 0.001088/0.001088 sec, 0.001126/0.001126 sec, 0.001214/0.001214 sec, 0.001161/0.001161 sec, 0.001/0.001 sec, 0.001034/0.001034 sec, 0.000833/0.000833 sec, 0.000753/0.000753 sec, 0.000843/0.000843 sec, 0.000768/0.000768 sec, 0.000815/0.000815 sec, 0.000884/0.000884 sec )
[LOG] Total clause minimization time: 0.037446/0 sec (0.000279/0.000279 sec, 0.000544/0.000544 sec, 0.001094/0.001094 sec, 0.001164/0.001164 sec, 0.000618/0.000618 sec, 0.000337/0.000337 sec, 0.000307/0.000307 sec, 0.00043/0.00043 sec, 0.000517/0.000517 sec, 0.000703/0.000703 sec, 0.00086/0.00086 sec, 0.000391/0.000391 sec, 0.000559/0.000559 sec, 0.000892/0.000892 sec, 0.000677/0.000677 sec, 0.000865/0.000865 sec, 0.000337/0.000337 sec, 0.000226/0.000226 sec, 0.001424/0.001424 sec, 0.000325/0.000325 sec, 0.0018/0.0018 sec, 0.001398/0.001398 sec, 0.001529/0.001529 sec, 0.001393/0.001393 sec, 0.001454/0.001454 sec, 0.00113/0.00113 sec, 0.001373/0.001373 sec, 0.001295/0.001295 sec, 0.001293/0.001293 sec, 0.0012/0.0012 sec, 0.00157/0.00157 sec, 0.001256/0.001256 sec, 0.001062/0.001062 sec, 0.001168/0.001168 sec, 0.000993/0.000993 sec, 0.001042/0.001042 sec, 0.00105/0.00105 sec, 0.000961/0.000961 sec, 0.000985/0.000985 sec, 0.000945/0.000945 sec )
[LOG] Total clause size reduction: 21673 --> 181 (620 --> 2, 930 --> 7, 2177 --> 15, 1872 --> 15, 924 --> 8, 628 --> 3, 630 --> 2, 948 --> 4, 951 --> 5, 1272 --> 8, 1276 --> 10, 640 --> 3, 963 --> 5, 1288 --> 10, 1292 --> 7, 1296 --> 9, 650 --> 2, 326 --> 1, 2289 --> 17, 656 --> 3, 2 --> 2, 1 --> 1, 2 --> 2, 2 --> 2, 2 --> 2, 1 --> 1, 2 --> 2, 2 --> 2, 1 --> 1, 1 --> 1, 10 --> 10, 3 --> 3, 1 --> 1, 5 --> 5, 1 --> 1, 1 --> 1, 2 --> 2, 1 --> 1, 2 --> 2, 3 --> 3 )
[LOG] Average clause size reduction: 176.203 --> 1.47154 (206.667 --> 0.666667, 232.5 --> 1.75, 272.125 --> 1.875, 267.429 --> 2.14286, 231 --> 2, 209.333 --> 1, 210 --> 0.666667, 237 --> 1, 237.75 --> 1.25, 254.4 --> 1.6, 255.2 --> 2, 213.333 --> 1, 240.75 --> 1.25, 257.6 --> 2, 258.4 --> 1.4, 259.2 --> 1.8, 216.667 --> 0.666667, 163 --> 0.5, 286.125 --> 2.125, 218.667 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 2.5 --> 2.5, 1.5 --> 1.5, 1 --> 1, 1.66667 --> 1.66667, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1.5 --> 1.5 )
[LOG] Overall execution time: 0.126594 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.27 sec (Real time) / 0.24 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.10 sec (Real time) / 0.10 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 331 60 2 1 269
Raw AIGER output size: aag 484 40 2 1 440
=====================  cnt2n.aag =====================
[LOG] Relation determinization time: 0.001575 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000356/0 sec (0.000262/0 sec, 9.4e-05/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.002326 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 35 2 3 1 30
Raw AIGER output size: aag 35 1 3 1 31
=====================  cnt2y.aag =====================
[LOG] Relation determinization time: 0.001296 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000173/0 sec (0.000117/0 sec, 5.6e-05/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 1e-06/0 sec (1e-06/1e-06 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.001973 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 16 2 3 1 11
Raw AIGER output size: aag 16 1 3 1 12
=====================  cnt3n.aag =====================
[LOG] Relation determinization time: 0.001669 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.000474/0 sec (0.000342/0 sec, 0.000132/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 1e-06/0 sec (1e-06/1e-06 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.002431 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 51 2 4 1 45
Raw AIGER output size: aag 51 1 4 1 46
=====================  cnt3y.aag =====================
[LOG] Relation determinization time: 0.001345 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000247/0 sec (0.00016/0 sec, 8.7e-05/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.002005 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 23 2 4 1 17
Raw AIGER output size: aag 23 1 4 1 18
=====================  cnt4n.aag =====================
[LOG] Relation determinization time: 0.001884 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000635/0 sec (0.000467/0 sec, 0.000168/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.002729 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 67 2 5 1 60
Raw AIGER output size: aag 67 1 5 1 61
=====================  cnt4y.aag =====================
[LOG] Relation determinization time: 0.001379 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000283/0 sec (0.000201/0 sec, 8.2e-05/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 1e-06/0 sec (1e-06/1e-06 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.002083 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 30 2 5 1 23
Raw AIGER output size: aag 30 1 5 1 24
=====================  cnt5n.aag =====================
[LOG] Relation determinization time: 0.002084 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000758/0 sec (0.000563/0 sec, 0.000195/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 1e-06/0 sec (1e-06/1e-06 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.003003 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 83 2 6 1 75
Raw AIGER output size: aag 83 1 6 1 76
=====================  cnt5y.aag =====================
[LOG] Relation determinization time: 0.001454 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.00032/0 sec (0.000222/0 sec, 9.8e-05/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.002161 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 37 2 6 1 29
Raw AIGER output size: aag 37 1 6 1 30
=====================  cnt6n.aag =====================
[LOG] Relation determinization time: 0.002353 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000891/0 sec (0.000666/0 sec, 0.000225/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 1e-06/0 sec (1e-06/1e-06 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.003352 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 99 2 7 1 90
Raw AIGER output size: aag 99 1 7 1 91
=====================  cnt6y.aag =====================
[LOG] Relation determinization time: 0.001629 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000405/0 sec (0.000281/0 sec, 0.000124/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 1e-06/0 sec (1e-06/1e-06 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.002442 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 44 2 7 1 35
Raw AIGER output size: aag 44 1 7 1 36
=====================  cnt7n.aag =====================
[LOG] Relation determinization time: 0.002644 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001053/0 sec (0.000785/0 sec, 0.000268/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 2.6e-05/0 sec (2.6e-05/2.6e-05 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.003711 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.06 sec (Real time) / 0.05 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 115 2 8 1 105
Raw AIGER output size: aag 115 1 8 1 106
=====================  cnt7y.aag =====================
[LOG] Relation determinization time: 0.001723 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.000457/0 sec (0.000316/0 sec, 0.000141/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.002537 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 51 2 8 1 41
Raw AIGER output size: aag 51 1 8 1 42
=====================  cnt8n.aag =====================
[LOG] Relation determinization time: 0.0028 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001178/0 sec (0.000879/0 sec, 0.000299/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 1e-06/0 sec (1e-06/1e-06 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.003922 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.21 sec (Real time) / 0.20 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 131 2 9 1 120
Raw AIGER output size: aag 131 1 9 1 121
=====================  cnt8y.aag =====================
[LOG] Relation determinization time: 0.001901 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.00051/0 sec (0.000358/0 sec, 0.000152/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 1e-06/0 sec (1e-06/1e-06 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.002761 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.14 sec (Real time) / 0.13 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 58 2 9 1 47
Raw AIGER output size: aag 58 1 9 1 48
=====================  cnt9n.aag =====================
[LOG] Relation determinization time: 0.002986 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.001279/0 sec (0.000954/0 sec, 0.000325/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.004233 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.60 sec (Real time) / 0.58 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 147 2 10 1 135
Raw AIGER output size: aag 147 1 10 1 136
=====================  cnt9y.aag =====================
[LOG] Relation determinization time: 0.001872 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.00055/0 sec (0.000387/0 sec, 0.000163/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.002743 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.37 sec (Real time) / 0.35 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 65 2 10 1 53
Raw AIGER output size: aag 65 1 10 1 54
=====================  cnt10n.aag =====================
[LOG] Relation determinization time: 0.003251 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001456/0 sec (0.001096/0 sec, 0.00036/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 1e-06/0 sec (1e-06/1e-06 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.004652 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.89 sec (Real time) / 1.80 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 163 2 11 1 150
Raw AIGER output size: aag 163 1 11 1 151
=====================  cnt10y.aag =====================
[LOG] Relation determinization time: 0.001923 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000613/0 sec (0.00043/0 sec, 0.000183/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.002863 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.39 sec (Real time) / 1.29 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 72 2 11 1 59
Raw AIGER output size: aag 72 1 11 1 60
=====================  cnt11n.aag =====================
[LOG] Relation determinization time: 0.003384 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001578/0 sec (0.001181/0 sec, 0.000397/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 1e-06/0 sec (1e-06/1e-06 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.004773 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 5.71 sec (Real time) / 5.53 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 179 2 12 1 165
Raw AIGER output size: aag 179 1 12 1 166
=====================  cnt11y.aag =====================
[LOG] Relation determinization time: 0.002132 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.000671/0 sec (0.000475/0 sec, 0.000196/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 1e-06/0 sec (1e-06/1e-06 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.003128 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 4.32 sec (Real time) / 4.16 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 79 2 12 1 65
Raw AIGER output size: aag 79 1 12 1 66
=====================  cnt15n.aag =====================
[LOG] Relation determinization time: 0.004211 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.002119/0 sec (0.001586/0 sec, 0.000533/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 1e-06/0 sec (1e-06/1e-06 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.006162 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 765.92 sec (Real time) / 752.34 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 243 2 16 1 225
Raw AIGER output size: aag 243 1 16 1 226
=====================  cnt15y.aag =====================
[LOG] Relation determinization time: 0.002567 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000897/0 sec (0.000619/0 sec, 0.000278/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.003717 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 489.91 sec (Real time) / 478.69 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 107 2 16 1 89
Raw AIGER output size: aag 107 1 16 1 90
=====================  cnt20n.aag =====================
[LOG] Relation determinization time: 0.0057 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.002865/0 sec (0.002165/0 sec, 0.0007/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 1e-06/0 sec (1e-06/1e-06 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.008429 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10000.33 sec (Real time) / 9904.01 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 323 2 21 1 300
Raw AIGER output size: aag 323 1 21 1 301
=====================  cnt20y.aag =====================
[LOG] Relation determinization time: 0.003316 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001189/0 sec (0.000863/0 sec, 0.000326/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 1e-06/0 sec (1e-06/1e-06 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.004806 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10000.46 sec (Real time) / 9904.05 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 142 2 21 1 119
Raw AIGER output size: aag 142 1 21 1 120
=====================  cnt25n.aag =====================
[LOG] Relation determinization time: 0.006443 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.003446/0 sec (0.002573/0 sec, 0.000873/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 6.1e-05/0 sec (6.1e-05/6.1e-05 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.009935 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10000.44 sec (Real time) / 9901.14 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 403 2 26 1 375
Raw AIGER output size: aag 403 1 26 1 376
=====================  cnt25y.aag =====================
[LOG] Relation determinization time: 0.003563 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.001468/0 sec (0.001066/0 sec, 0.000402/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 1e-06/0 sec (1e-06/1e-06 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.005267 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10000.54 sec (Real time) / 9901.46 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 177 2 26 1 149
Raw AIGER output size: aag 177 1 26 1 150
=====================  cnt30n.aag =====================
[LOG] Relation determinization time: 0.008459 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.004589/0 sec (0.003493/0 sec, 0.001096/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 2e-06/0 sec (2e-06/2e-06 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.013182 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10000.33 sec (Real time) / 9906.13 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 483 2 31 1 450
Raw AIGER output size: aag 483 1 31 1 451
=====================  cnt30y.aag =====================
[LOG] Relation determinization time: 0.003892 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001682/0 sec (0.001227/0 sec, 0.000455/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 1e-06/0 sec (1e-06/1e-06 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.005894 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10000.62 sec (Real time) / 9893.34 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 212 2 31 1 179
Raw AIGER output size: aag 212 1 31 1 180
=====================  mv2n.aag =====================
[LOG] Relation determinization time: 0.001812 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.00032/0 sec (0.000233/0 sec, 8.7e-05/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 1e-06/0 sec (1e-06/1e-06 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.002615 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 24 2 3 1 19
Raw AIGER output size: aag 24 1 3 1 20
=====================  mv2y.aag =====================
[LOG] Relation determinization time: 0.001524 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000219/0 sec (0.000153/0 sec, 6.6e-05/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 1e-06/0 sec (1e-06/1e-06 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.002268 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 18 2 3 1 13
Raw AIGER output size: aag 18 1 3 1 14
=====================  mvs2n.aag =====================
[LOG] Relation determinization time: 0.001788 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000381/0 sec (0.000265/0 sec, 0.000116/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 1.8e-05/0 sec (1.8e-05/1.8e-05 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.002652 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 31 2 3 1 26
Raw AIGER output size: aag 31 1 3 1 27
=====================  mvs2y.aag =====================
[LOG] Relation determinization time: 0.001581 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.000196/0 sec (0.000133/0 sec, 6.3e-05/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 1e-06/0 sec (1e-06/1e-06 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.002359 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 15 2 3 1 10
Raw AIGER output size: aag 15 1 3 1 11
=====================  mv4n.aag =====================
[LOG] Relation determinization time: 0.004206 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.002248/0 sec (0.000778/0 sec, 0.000463/0 sec, 0.000423/0 sec, 0.000256/0 sec, 0.000166/0 sec, 0.000162/0 sec )
[LOG] Nr of iterations: 6 (3, 1, 1, 1, 0, 0 )
[LOG] Total clause computation time: 0.000128/0 sec (6.8e-05/6.8e-05 sec, 3.3e-05/3.3e-05 sec, 1e-06/1e-06 sec, 2.6e-05/2.6e-05 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.000122/0 sec (0.0001/0.0001 sec, 0/0 sec, 0/0 sec, 2.2e-05/2.2e-05 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 130 --> 5 (128 --> 4, 0 --> 0, 0 --> 0, 2 --> 1, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 21.6667 --> 0.833333 (42.6667 --> 1.33333, 0 --> 0, 0 --> 0, 2 --> 1, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.005316 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 80 6 5 1 69
Raw AIGER output size: aag 80 3 5 1 72
=====================  mv4y.aag =====================
[LOG] Relation determinization time: 0.003415 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001632/0 sec (0.000538/0 sec, 0.000345/0 sec, 0.000319/0 sec, 0.000205/0 sec, 0.000113/0 sec, 0.000112/0 sec )
[LOG] Nr of iterations: 6 (3, 1, 1, 1, 0, 0 )
[LOG] Total clause computation time: 0.000169/0 sec (6e-05/6e-05 sec, 5.4e-05/5.4e-05 sec, 4e-05/4e-05 sec, 1.5e-05/1.5e-05 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.000123/0 sec (0.000107/0.000107 sec, 0/0 sec, 0/0 sec, 1.6e-05/1.6e-05 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 68 --> 5 (66 --> 4, 0 --> 0, 0 --> 0, 2 --> 1, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 11.3333 --> 0.833333 (22 --> 1.33333, 0 --> 0, 0 --> 0, 2 --> 1, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.004426 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 52 6 5 1 41
Raw AIGER output size: aag 52 3 5 1 44
=====================  mvs4n.aag =====================
[LOG] Relation determinization time: 0.003999 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.002121/0 sec (0.000721/0 sec, 0.000425/0 sec, 0.000382/0 sec, 0.000282/0 sec, 0.000158/0 sec, 0.000153/0 sec )
[LOG] Nr of iterations: 6 (3, 1, 1, 1, 0, 0 )
[LOG] Total clause computation time: 0.000163/0 sec (7.5e-05/7.5e-05 sec, 3.6e-05/3.6e-05 sec, 2.9e-05/2.9e-05 sec, 2.3e-05/2.3e-05 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.00017/0 sec (0.000132/0.000132 sec, 0/0 sec, 0/0 sec, 3.8e-05/3.8e-05 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 74 --> 5 (72 --> 4, 0 --> 0, 0 --> 0, 2 --> 1, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 12.3333 --> 0.833333 (24 --> 1.33333, 0 --> 0, 0 --> 0, 2 --> 1, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.005035 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 69 6 5 1 58
Raw AIGER output size: aag 69 3 5 1 61
=====================  mvs4y.aag =====================
[LOG] Relation determinization time: 0.002731 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001153/0 sec (0.000373/0 sec, 0.000248/0 sec, 0.00022/0 sec, 0.000141/0 sec, 8.7e-05/0 sec, 8.4e-05/0 sec )
[LOG] Nr of iterations: 6 (3, 1, 1, 1, 0, 0 )
[LOG] Total clause computation time: 7.4e-05/0 sec (4.1e-05/4.1e-05 sec, 2e-05/2e-05 sec, 1e-06/1e-06 sec, 1.2e-05/1.2e-05 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 6.2e-05/0 sec (4.4e-05/4.4e-05 sec, 0/0 sec, 0/0 sec, 1.8e-05/1.8e-05 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 42 --> 5 (40 --> 4, 0 --> 0, 0 --> 0, 2 --> 1, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 7 --> 0.833333 (13.3333 --> 1.33333, 0 --> 0, 0 --> 0, 2 --> 1, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.003576 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 37 6 5 1 26
Raw AIGER output size: aag 37 3 5 1 29
=====================  mv8n.aag =====================
[LOG] Relation determinization time: 0.02519 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.0209/0 sec (0.009358/0 sec, 0.001755/0 sec, 0.001455/0 sec, 0.001422/0 sec, 0.001357/0 sec, 0.001344/0 sec, 0.001215/0 sec, 0.000666/0 sec, 0.000392/0 sec, 0.000379/0 sec, 0.000378/0 sec, 0.000388/0 sec, 0.000379/0 sec, 0.000412/0 sec )
[LOG] Nr of iterations: 40 (33, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 0.002408/0 sec (0.001398/0.001398 sec, 0.000258/0.000258 sec, 0.000214/0.000214 sec, 0.000178/0.000178 sec, 0.000129/0.000129 sec, 0.00012/0.00012 sec, 0/0 sec, 0.000111/0.000111 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.006357/0 sec (0.006313/0.006313 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 4.4e-05/4.4e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 4870 --> 193 (4864 --> 192, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 6 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 121.75 --> 4.825 (147.394 --> 5.81818, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 6 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.026897 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 192 14 9 1 169
Raw AIGER output size: aag 192 7 9 1 176
=====================  mv8y.aag =====================
[LOG] Relation determinization time: 0.018335 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.015008/0 sec (0.006369/0 sec, 0.001423/0 sec, 0.001134/0 sec, 0.001135/0 sec, 0.000995/0 sec, 0.001054/0 sec, 0.001014/0 sec, 0.000465/0 sec, 0.00025/0 sec, 0.00024/0 sec, 0.000238/0 sec, 0.000235/0 sec, 0.000229/0 sec, 0.000227/0 sec )
[LOG] Nr of iterations: 40 (33, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 0.002731/0 sec (0.001195/0.001195 sec, 0.000427/0.000427 sec, 0.000301/0.000301 sec, 0.000243/0.000243 sec, 0.000173/0.000173 sec, 0.000214/0.000214 sec, 0.000141/0.000141 sec, 3.7e-05/3.7e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.004229/0 sec (0.004184/0.004184 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 4.5e-05/4.5e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 2342 --> 193 (2336 --> 192, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 6 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 58.55 --> 4.825 (70.7879 --> 5.81818, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 6 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.019757 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 120 14 9 1 97
Raw AIGER output size: aag 120 7 9 1 104
=====================  mvs8n.aag =====================
[LOG] Relation determinization time: 0.019053 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.015127/0 sec (0.005814/0 sec, 0.001447/0 sec, 0.001171/0 sec, 0.001224/0 sec, 0.001116/0 sec, 0.001079/0 sec, 0.00108/0 sec, 0.00052/0 sec, 0.000288/0 sec, 0.000282/0 sec, 0.000277/0 sec, 0.000276/0 sec, 0.000278/0 sec, 0.000275/0 sec )
[LOG] Nr of iterations: 40 (33, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 0.001919/0 sec (0.000954/0.000954 sec, 0.00027/0.00027 sec, 0.00017/0.00017 sec, 0.00019/0.00019 sec, 0.000127/0.000127 sec, 9.9e-05/9.9e-05 sec, 8.2e-05/8.2e-05 sec, 2.7e-05/2.7e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.003619/0 sec (0.003564/0.003564 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 5.5e-05/5.5e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 2438 --> 193 (2432 --> 192, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 6 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 60.95 --> 4.825 (73.697 --> 5.81818, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 6 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.020676 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 145 14 9 1 122
Raw AIGER output size: aag 145 7 9 1 129
=====================  mvs8y.aag =====================
[LOG] Relation determinization time: 0.012256 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.009424/0 sec (0.003469/0 sec, 0.001079/0 sec, 0.000765/0 sec, 0.000725/0 sec, 0.000697/0 sec, 0.000678/0 sec, 0.000668/0 sec, 0.00032/0 sec, 0.000188/0 sec, 0.000158/0 sec, 0.000217/0 sec, 0.000154/0 sec, 0.000153/0 sec, 0.000153/0 sec )
[LOG] Nr of iterations: 40 (33, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 0.001185/0 sec (0.000643/0.000643 sec, 0.000233/0.000233 sec, 0.000115/0.000115 sec, 7.5e-05/7.5e-05 sec, 5.5e-05/5.5e-05 sec, 4.1e-05/4.1e-05 sec, 1e-06/1e-06 sec, 2.2e-05/2.2e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.002097/0 sec (0.002066/0.002066 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 3.1e-05/3.1e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 1286 --> 193 (1280 --> 192, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 6 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 32.15 --> 4.825 (38.7879 --> 5.81818, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 6 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.013463 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 81 14 9 1 58
Raw AIGER output size: aag 81 7 9 1 65
=====================  mv12n.aag =====================
[LOG] Relation determinization time: 0.515054 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.482643/1 sec (0.303863/1 sec, 0.032343/0 sec, 0.021116/0 sec, 0.016296/0 sec, 0.01439/0 sec, 0.014119/0 sec, 0.013874/0 sec, 0.014168/0 sec, 0.013967/0 sec, 0.014196/0 sec, 0.014113/0 sec, 0.00435/0 sec, 0.000865/0 sec, 0.000575/0 sec, 0.000583/0 sec, 0.00055/0 sec, 0.00054/0 sec, 0.000551/0 sec, 0.000543/0 sec, 0.000543/0 sec, 0.000543/0 sec, 0.000555/0 sec )
[LOG] Nr of iterations: 524 (513, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 0.067052/1 sec (0.033237/0.033237 sec, 0.019446/0.019446 sec, 0.007412/0.007412 sec, 0.002632/0.002632 sec, 0.001128/0.001128 sec, 0.000754/0.000754 sec, 0.000629/0.000629 sec, 0.000546/0.000546 sec, 0.000472/0.000472 sec, 0.000488/0.000488 sec, 4e-06/4e-06 sec, 0.000304/0.000304 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.260792/0 sec (0.260709/0.260709 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 8.3e-05/8.3e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 122890 --> 5121 (122880 --> 5120, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 10 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 234.523 --> 9.7729 (239.532 --> 9.98051, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 10 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.517491 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.66 sec (Real time) / 0.62 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 304 22 13 1 269
Raw AIGER output size: aag 304 11 13 1 280
=====================  mv12y.aag =====================
[LOG] Relation determinization time: 0.454441 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.42626/1 sec (0.263617/0 sec, 0.03138/0 sec, 0.02095/0 sec, 0.013431/1 sec, 0.012862/0 sec, 0.012822/0 sec, 0.012793/0 sec, 0.012583/0 sec, 0.012843/0 sec, 0.012727/0 sec, 0.012941/0 sec, 0.003813/0 sec, 0.000524/0 sec, 0.000332/0 sec, 0.000335/0 sec, 0.000335/0 sec, 0.000329/0 sec, 0.000328/0 sec, 0.000327/0 sec, 0.00033/0 sec, 0.00033/0 sec, 0.000328/0 sec )
[LOG] Nr of iterations: 524 (513, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 0.064285/0 sec (0.02607/0.02607 sec, 0.020004/0.020004 sec, 0.009424/0.009424 sec, 0.002773/0.002773 sec, 0.001411/0.001411 sec, 0.000961/0.000961 sec, 0.000884/0.000884 sec, 0.000737/0.000737 sec, 0.000694/0.000694 sec, 0.000711/0.000711 sec, 0.000534/0.000534 sec, 8.2e-05/8.2e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.229876/0 sec (0.229795/0.229795 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 8.1e-05/8.1e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 57866 --> 5121 (57856 --> 5120, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 10 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 110.431 --> 9.7729 (112.78 --> 9.98051, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 10 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.45659 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.61 sec (Real time) / 0.56 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 188 22 13 1 153
Raw AIGER output size: aag 188 11 13 1 164
=====================  mvs12n.aag =====================
[LOG] Relation determinization time: 0.419673 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.390148/0 sec (0.222165/0 sec, 0.030693/0 sec, 0.020947/0 sec, 0.015314/0 sec, 0.013609/0 sec, 0.013075/0 sec, 0.013038/0 sec, 0.012892/0 sec, 0.013514/0 sec, 0.013295/0 sec, 0.013193/0 sec, 0.00432/0 sec, 0.000472/0 sec, 0.000409/0 sec, 0.000398/0 sec, 0.000422/0 sec, 0.000394/0 sec, 0.000397/0 sec, 0.000396/0 sec, 0.000401/0 sec, 0.000398/0 sec, 0.000406/0 sec )
[LOG] Nr of iterations: 524 (513, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 0.057294/0 sec (0.023151/0.023151 sec, 0.018751/0.018751 sec, 0.008368/0.008368 sec, 0.002694/0.002694 sec, 0.001177/0.001177 sec, 0.000745/0.000745 sec, 0.000618/0.000618 sec, 0.000514/0.000514 sec, 0.000448/0.000448 sec, 0.000397/0.000397 sec, 0.000382/0.000382 sec, 4.9e-05/4.9e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.190925/0 sec (0.190829/0.190829 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 9.6e-05/9.6e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 59402 --> 5121 (59392 --> 5120, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 10 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 113.363 --> 9.7729 (115.774 --> 9.98051, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 10 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.421688 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.57 sec (Real time) / 0.53 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 221 22 13 1 186
Raw AIGER output size: aag 221 11 13 1 197
=====================  mvs12y.aag =====================
[LOG] Relation determinization time: 0.28624 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.259999/0 sec (0.103477/0 sec, 0.035494/0 sec, 0.01847/0 sec, 0.013799/0 sec, 0.012277/0 sec, 0.012113/0 sec, 0.011814/0 sec, 0.011935/0 sec, 0.011702/0 sec, 0.011511/0 sec, 0.011564/0 sec, 0.003496/0 sec, 0.000297/0 sec, 0.000236/0 sec, 0.000232/0 sec, 0.000226/0 sec, 0.000227/0 sec, 0.000222/0 sec, 0.000227/0 sec, 0.000225/0 sec, 0.000228/0 sec, 0.000227/0 sec )
[LOG] Nr of iterations: 524 (513, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 0.054232/0 sec (0.016416/0.016416 sec, 0.02479/0.02479 sec, 0.007331/0.007331 sec, 0.002556/0.002556 sec, 0.001029/0.001029 sec, 0.000615/0.000615 sec, 0.000419/0.000419 sec, 0.00038/0.00038 sec, 0.000336/0.000336 sec, 0.000324/0.000324 sec, 4e-06/4e-06 sec, 3.2e-05/3.2e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.080687/0 sec (0.080624/0.080624 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 6.3e-05/6.3e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 30730 --> 5121 (30720 --> 5120, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 10 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 58.645 --> 9.7729 (59.883 --> 9.98051, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 10 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.287894 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.43 sec (Real time) / 0.40 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 125 22 13 1 90
Raw AIGER output size: aag 125 11 13 1 101
=====================  mv16n.aag =====================
[LOG] Relation determinization time: 20.6981 sec CPU time.
[LOG] Relation determinization time: 21 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 19.4881/20 sec (8.60204/9 sec, 2.25649/2 sec, 3.43539/3 sec, 0.810202/0 sec, 0.437883/1 sec, 0.427583/0 sec, 0.309505/1 sec, 0.415586/0 sec, 0.394855/1 sec, 0.378328/0 sec, 0.379131/1 sec, 0.374024/0 sec, 0.377747/1 sec, 0.410214/0 sec, 0.413788/1 sec, 0.054413/0 sec, 0.001198/0 sec, 0.000778/0 sec, 0.000767/0 sec, 0.000759/0 sec, 0.00074/0 sec, 0.000739/0 sec, 0.000734/0 sec, 0.00077/0 sec, 0.000733/0 sec, 0.000737/0 sec, 0.000732/0 sec, 0.000745/0 sec, 0.000764/0 sec, 0.000741/0 sec )
[LOG] Nr of iterations: 8208 (8193, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 6.54869/6 sec (0.952613/0.952613 sec, 1.93482/1.93482 sec, 3.05032/3.05032 sec, 0.414029/0.414029 sec, 0.091008/0.091008 sec, 0.03503/0.03503 sec, 0.018371/0.018371 sec, 0.011475/0.011475 sec, 0.008923/0.008923 sec, 0.007113/0.007113 sec, 0.006578/0.006578 sec, 0.005909/0.005909 sec, 0.006118/0.006118 sec, 0.005974/0.005974 sec, 5e-06/5e-06 sec, 0.000409/0.000409 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 7.42586/7 sec (7.42574/7.42574 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000114/0.000114 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 2686990 --> 114689 (2686976 --> 114688, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 14 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 327.362 --> 13.9728 (327.96 --> 13.9983, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 14 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 20.7191 sec CPU time.
[LOG] Overall execution time: 21 sec real time.
Synthesis time: 20.94 sec (Real time) / 20.70 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 416 30 17 1 369
Raw AIGER output size: aag 416 15 17 1 384
=====================  mv16y.aag =====================
[LOG] Relation determinization time: 29.133 sec CPU time.
[LOG] Relation determinization time: 30 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 28.3315/28 sec (6.71164/7 sec, 13.7744/14 sec, 2.65967/3 sec, 0.736249/1 sec, 0.450064/0 sec, 0.390668/0 sec, 0.39709/0 sec, 0.363972/0 sec, 0.386598/1 sec, 0.383985/0 sec, 0.399751/1 sec, 0.394084/0 sec, 0.382543/1 sec, 0.383336/0 sec, 0.378877/0 sec, 0.131505/0 sec, 0.000898/0 sec, 0.000527/0 sec, 0.000482/0 sec, 0.000479/0 sec, 0.000469/0 sec, 0.00049/0 sec, 0.000464/0 sec, 0.000462/0 sec, 0.000465/0 sec, 0.000463/0 sec, 0.000458/0 sec, 0.000461/0 sec, 0.000464/0 sec, 0.000494/0 sec )
[LOG] Nr of iterations: 8208 (8193, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 16.9126/18 sec (0.687905/0.687905 sec, 13.4214/13.4214 sec, 2.24617/2.24617 sec, 0.362001/0.362001 sec, 0.086371/0.086371 sec, 0.030866/0.030866 sec, 0.017858/0.017858 sec, 0.01157/0.01157 sec, 0.008739/0.008739 sec, 0.0082/0.0082 sec, 0.006924/0.006924 sec, 0.006802/0.006802 sec, 0.005799/0.005799 sec, 0.006232/0.006232 sec, 0.00568/0.00568 sec, 0.000103/0.000103 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 5.81855/5 sec (5.81845/5.81845 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000106/0.000106 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 1253390 --> 114689 (1253376 --> 114688, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 14 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 152.703 --> 13.9728 (152.981 --> 13.9983, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 14 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 29.1572 sec CPU time.
[LOG] Overall execution time: 30 sec real time.
Synthesis time: 29.40 sec (Real time) / 29.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 256 30 17 1 209
Raw AIGER output size: aag 256 15 17 1 224
=====================  mvs16n.aag =====================
[LOG] Relation determinization time: 25.8768 sec CPU time.
[LOG] Relation determinization time: 26 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 24.7367/25 sec (6.37393/6 sec, 10.89/11 sec, 2.18643/3 sec, 0.75523/0 sec, 0.543246/1 sec, 0.409006/1 sec, 0.397626/0 sec, 0.417957/0 sec, 0.403253/0 sec, 0.325186/0 sec, 0.409949/1 sec, 0.404848/0 sec, 0.409374/1 sec, 0.409445/0 sec, 0.342066/1 sec, 0.050709/0 sec, 0.001066/0 sec, 0.000674/0 sec, 0.00057/0 sec, 0.000554/0 sec, 0.000567/0 sec, 0.000546/0 sec, 0.000551/0 sec, 0.000551/0 sec, 0.000579/0 sec, 0.00055/0 sec, 0.000568/0 sec, 0.000551/0 sec, 0.000547/0 sec, 0.000549/0 sec )
[LOG] Nr of iterations: 8208 (8193, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 13.5951/13 sec (0.611432/0.611432 sec, 10.5567/10.5567 sec, 1.80866/1.80866 sec, 0.38671/0.38671 sec, 0.126413/0.126413 sec, 0.031855/0.031855 sec, 0.017468/0.017468 sec, 0.011067/0.011067 sec, 0.007962/0.007962 sec, 0.006999/0.006999 sec, 0.006424/0.006424 sec, 0.006236/0.006236 sec, 0.005847/0.005847 sec, 0.005881/0.005881 sec, 0.005368/0.005368 sec, 7.9e-05/7.9e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 5.55464/6 sec (5.55451/5.55451 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000133/0.000133 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 1277966 --> 114689 (1277952 --> 114688, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 14 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 155.698 --> 13.9728 (155.981 --> 13.9983, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 14 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 25.8956 sec CPU time.
[LOG] Overall execution time: 26 sec real time.
Synthesis time: 26.13 sec (Real time) / 25.82 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 297 30 17 1 250
Raw AIGER output size: aag 297 15 17 1 265
=====================  mvs16y.aag =====================
[LOG] Relation determinization time: 20.9333 sec CPU time.
[LOG] Relation determinization time: 21 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 20.1373/21 sec (3.25418/3 sec, 9.20059/10 sec, 2.10084/2 sec, 0.982206/1 sec, 0.460647/0 sec, 0.415003/1 sec, 0.412554/0 sec, 0.408536/1 sec, 0.418837/0 sec, 0.39621/1 sec, 0.400833/0 sec, 0.391539/1 sec, 0.386968/0 sec, 0.3885/1 sec, 0.385991/0 sec, 0.128908/0 sec, 0.000637/0 sec, 0.00036/0 sec, 0.000328/0 sec, 0.000354/0 sec, 0.000331/0 sec, 0.000331/0 sec, 0.000326/0 sec, 0.000327/0 sec, 0.000325/0 sec, 0.000331/0 sec, 0.000322/0 sec, 0.000327/0 sec, 0.000324/0 sec, 0.000331/0 sec )
[LOG] Nr of iterations: 8208 (8193, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 11.9113/13 sec (0.5/0.5 sec, 8.88804/8.88804 sec, 1.73187/1.73187 sec, 0.60953/0.60953 sec, 0.077602/0.077602 sec, 0.039403/0.039403 sec, 0.016699/0.016699 sec, 0.010746/0.010746 sec, 0.008149/0.008149 sec, 0.00649/0.00649 sec, 0.006152/0.006152 sec, 0.005737/0.005737 sec, 0.005514/0.005514 sec, 0.005276/0.005276 sec, 5e-06/5e-06 sec, 4.9e-05/4.9e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 2.58058/2 sec (2.5805/2.5805 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 7.7e-05/7.7e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 655374 --> 114689 (655360 --> 114688, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 14 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 79.8458 --> 13.9728 (79.9902 --> 13.9983, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 14 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 20.9481 sec CPU time.
[LOG] Overall execution time: 21 sec real time.
Synthesis time: 21.16 sec (Real time) / 20.91 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 169 30 17 1 122
Raw AIGER output size: aag 169 15 17 1 137
=====================  mvs18n.aag =====================
[LOG] Relation determinization time: 970.177 sec CPU time.
[LOG] Relation determinization time: 973 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 17 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 959.857/965 sec (28.5422/29 sec, 839.586/842 sec, 60.1051/60 sec, 10.617/11 sec, 5.11445/5 sec, 1.71876/2 sec, 1.36519/1 sec, 1.29074/1 sec, 1.26372/1 sec, 1.25099/1 sec, 1.24718/2 sec, 1.23417/2 sec, 1.37132/2 sec, 1.30097/2 sec, 1.25277/2 sec, 1.21379/1 sec, 1.21905/1 sec, 0.151899/0 sec, 0.001132/0 sec, 0.00066/0 sec, 0.000653/0 sec, 0.000643/0 sec, 0.000639/0 sec, 0.000665/0 sec, 0.000642/0 sec, 0.000641/0 sec, 0.000636/0 sec, 0.000665/0 sec, 0.00065/0 sec, 0.000679/0 sec, 0.000654/0 sec, 0.000648/0 sec, 0.000667/0 sec, 0.00065/0 sec )
[LOG] Nr of iterations: 32786 (32769, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 917.313/917 sec (6.02152/6.02152 sec, 838.205/838.205 sec, 58.838/58.838 sec, 9.35172/9.35172 sec, 3.88137/3.88137 sec, 0.483345/0.483345 sec, 0.148005/0.148005 sec, 0.076406/0.076406 sec, 0.053745/0.053745 sec, 0.041801/0.041801 sec, 0.034246/0.034246 sec, 0.031329/0.031329 sec, 0.034072/0.034072 sec, 0.028723/0.028723 sec, 0.028931/0.028931 sec, 0.027418/0.027418 sec, 0.026976/0.026976 sec, 0.000117/0.000117 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 20.3613/23 sec (20.3611/20.3611 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000226/0.000226 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 5767184 --> 524289 (5767168 --> 524288, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 16 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 175.904 --> 15.9912 (175.995 --> 15.9995, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 16 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 970.225 sec CPU time.
[LOG] Overall execution time: 973 sec real time.
Synthesis time: 972.99 sec (Real time) / 968.75 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 335 34 19 1 282
Raw AIGER output size: aag 335 17 19 1 299
=====================  mvs18y.aag =====================
[LOG] Relation determinization time: 1258.43 sec CPU time.
[LOG] Relation determinization time: 1261 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 17 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1248.8/1252 sec (17.5137/17 sec, 1055.2/1058 sec, 145.882/147 sec, 11.8473/12 sec, 3.27608/3 sec, 1.75286/2 sec, 1.2874/1 sec, 1.23787/1 sec, 1.21789/1 sec, 1.19983/2 sec, 1.18749/1 sec, 1.18785/1 sec, 1.18458/1 sec, 1.18342/2 sec, 1.16959/1 sec, 1.16897/1 sec, 1.1514/1 sec, 0.140964/0 sec, 0.000659/0 sec, 0.000376/0 sec, 0.000365/0 sec, 0.000369/0 sec, 0.000368/0 sec, 0.000368/0 sec, 0.000387/0 sec, 0.000364/0 sec, 0.000367/0 sec, 0.000367/0 sec, 0.000364/0 sec, 0.000366/0 sec, 0.000367/0 sec, 0.000367/0 sec, 0.000366/0 sec, 0.000366/0 sec )
[LOG] Nr of iterations: 32786 (32769, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 1215.78/1217 sec (3.55558/3.55558 sec, 1053.84/1053.84 sec, 144.622/144.622 sec, 10.6109/10.6109 sec, 2.11232/2.11232 sec, 0.562543/0.562543 sec, 0.126309/0.126309 sec, 0.067576/0.067576 sec, 0.055735/0.055735 sec, 0.042152/0.042152 sec, 0.034269/0.034269 sec, 0.031366/0.031366 sec, 0.029797/0.029797 sec, 0.028331/0.028331 sec, 0.027443/0.027443 sec, 0.026104/0.026104 sec, 4e-06/4e-06 sec, 0.000109/0.000109 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 12.8725/14 sec (12.8723/12.8723 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000156/0.000156 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 2949136 --> 524289 (2949120 --> 524288, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 16 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 89.9511 --> 15.9912 (89.9973 --> 15.9995, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 16 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 1258.47 sec CPU time.
[LOG] Overall execution time: 1261 sec real time.
Synthesis time: 1261.54 sec (Real time) / 1256.57 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 191 34 19 1 138
Raw AIGER output size: aag 191 17 19 1 155
=====================  mv20n.aag =====================
Synthesis time: 10000.40 sec (Real time) / 9966.87 sec (User CPU time)
Timeout: 1
=====================  mv20y.aag =====================
Synthesis time: 6635.31 sec (Real time) / 6609.09 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 134)
=====================  mvs20n.aag =====================
Synthesis time: 10000.37 sec (Real time) / 9968.51 sec (User CPU time)
Timeout: 1
=====================  mvs20y.aag =====================
Synthesis time: 9785.65 sec (Real time) / 9752.76 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 134)
=====================  mvs22n.aag =====================
Synthesis time: 4783.49 sec (Real time) / 4760.09 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 134)
=====================  mvs22y.aag =====================
Synthesis time: 3669.52 sec (Real time) / 3649.87 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 134)
=====================  mvs24n.aag =====================
Synthesis time: 10000.05 sec (Real time) / 9967.62 sec (User CPU time)
Timeout: 1
=====================  mvs24y.aag =====================
Synthesis time: 10000.04 sec (Real time) / 9966.29 sec (User CPU time)
Timeout: 1
=====================  mvs28n.aag =====================
Synthesis time: 10000.03 sec (Real time) / 9968.82 sec (User CPU time)
Timeout: 1
=====================  mvs28y.aag =====================
Synthesis time: 10000.07 sec (Real time) / 9965.82 sec (User CPU time)
Timeout: 1
=====================  mult2.aag =====================
[LOG] Relation determinization time: 0.002919 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 8 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 8 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001372/0 sec (0.000278/0 sec, 0.000214/0 sec, 0.000219/0 sec, 0.000205/0 sec, 0.000136/0 sec, 0.000109/0 sec, 0.000102/0 sec, 0.000109/0 sec )
[LOG] Nr of iterations: 16 (3, 2, 2, 3, 2, 1, 1, 2 )
[LOG] Total clause computation time: 0.000144/0 sec (2.7e-05/2.7e-05 sec, 2e-05/2e-05 sec, 2e-05/2e-05 sec, 2.2e-05/2.2e-05 sec, 1.6e-05/1.6e-05 sec, 1.3e-05/1.3e-05 sec, 1.1e-05/1.1e-05 sec, 1.5e-05/1.5e-05 sec )
[LOG] Total clause minimization time: 0.000176/0 sec (2.9e-05/2.9e-05 sec, 1.9e-05/1.9e-05 sec, 1.8e-05/1.8e-05 sec, 1.9e-05/1.9e-05 sec, 2.7e-05/2.7e-05 sec, 2.3e-05/2.3e-05 sec, 1.9e-05/1.9e-05 sec, 2.2e-05/2.2e-05 sec )
[LOG] Total clause size reduction: 159 --> 12 (50 --> 2, 26 --> 1, 27 --> 1, 50 --> 2, 2 --> 2, 1 --> 1, 1 --> 1, 2 --> 2 )
[LOG] Average clause size reduction: 9.9375 --> 0.75 (16.6667 --> 0.666667, 13 --> 0.5, 13.5 --> 0.5, 16.6667 --> 0.666667, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.003742 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 32 8 0 1 24
Raw AIGER output size: aag 40 4 0 1 32
=====================  mult4.aag =====================
[LOG] Relation determinization time: 0.051653 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 143 new AND gates.
[LOG] Size before ABC: 160 AND gates.
[LOG] Size after ABC: 141 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.048164/0 sec (0.00145/0 sec, 0.00165/0 sec, 0.001571/0 sec, 0.003683/0 sec, 0.001168/0 sec, 0.0024/0 sec, 0.003246/0 sec, 0.001715/0 sec, 0.004586/0 sec, 0.004435/0 sec, 0.004926/0 sec, 0.004198/0 sec, 0.003372/0 sec, 0.003446/0 sec, 0.00402/0 sec, 0.002298/0 sec )
[LOG] Nr of iterations: 82 (5, 6, 6, 13, 2, 6, 11, 5, 2, 2, 4, 9, 1, 1, 8, 1 )
[LOG] Total clause computation time: 0.015061/0 sec (0.000202/0.000202 sec, 0.000189/0.000189 sec, 0.000281/0.000281 sec, 0.000628/0.000628 sec, 0.00015/0.00015 sec, 0.0004/0.0004 sec, 0.000656/0.000656 sec, 0.00025/0.00025 sec, 0.001713/0.001713 sec, 0.00255/0.00255 sec, 0.001954/0.001954 sec, 0.00119/0.00119 sec, 0.001372/0.001372 sec, 0.001415/0.001415 sec, 0.001391/0.001391 sec, 0.00072/0.00072 sec )
[LOG] Total clause minimization time: 0.023154/0 sec (0.00029/0.00029 sec, 0.000752/0.000752 sec, 0.000573/0.000573 sec, 0.002167/0.002167 sec, 0.000159/0.000159 sec, 0.001163/0.001163 sec, 0.001657/0.001657 sec, 0.000507/0.000507 sec, 0.002409/0.002409 sec, 0.00148/0.00148 sec, 0.002577/0.002577 sec, 0.002616/0.002616 sec, 0.001632/0.001632 sec, 0.001681/0.001681 sec, 0.002255/0.002255 sec, 0.001236/0.001236 sec )
[LOG] Total clause size reduction: 6196 --> 197 (548 --> 6, 685 --> 12, 695 --> 12, 1584 --> 42, 128 --> 1, 635 --> 18, 1320 --> 32, 536 --> 9, 2 --> 2, 2 --> 2, 8 --> 8, 27 --> 27, 1 --> 1, 1 --> 1, 23 --> 23, 1 --> 1 )
[LOG] Average clause size reduction: 75.561 --> 2.40244 (109.6 --> 1.2, 114.167 --> 2, 115.833 --> 2, 121.846 --> 3.23077, 64 --> 0.5, 105.833 --> 3, 120 --> 2.90909, 107.2 --> 1.8, 1 --> 1, 1 --> 1, 2 --> 2, 3 --> 3, 1 --> 1, 1 --> 1, 2.875 --> 2.875, 1 --> 1 )
[LOG] Overall execution time: 0.052947 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.22 sec (Real time) / 0.19 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.09 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 144 16 0 1 128
Raw AIGER output size: aag 285 8 0 1 271
=====================  mult5.aag =====================
[LOG] Relation determinization time: 0.243404 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 204 new AND gates.
[LOG] Size before ABC: 255 AND gates.
[LOG] Size after ABC: 204 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.237692/0 sec (0.001871/0 sec, 0.0071/0 sec, 0.003916/0 sec, 0.003038/0 sec, 0.003309/0 sec, 0.003541/0 sec, 0.004238/0 sec, 0.011962/0 sec, 0.004513/0 sec, 0.010106/0 sec, 0.028154/0 sec, 0.024604/0 sec, 0.021931/0 sec, 0.020753/0 sec, 0.023932/0 sec, 0.024825/0 sec, 0.014452/0 sec, 0.013732/0 sec, 0.007725/0 sec, 0.00399/0 sec )
[LOG] Nr of iterations: 119 (2, 15, 9, 6, 5, 6, 6, 16, 7, 16, 1, 13, 4, 2, 1, 2, 1, 1, 1, 5 )
[LOG] Total clause computation time: 0.08076/0 sec (0.000112/0.000112 sec, 0.001045/0.001045 sec, 0.000587/0.000587 sec, 0.000433/0.000433 sec, 0.000361/0.000361 sec, 0.000435/0.000435 sec, 0.000399/0.000399 sec, 0.001412/0.001412 sec, 0.00052/0.00052 sec, 0.001577/0.001577 sec, 0.012194/0.012194 sec, 0.009196/0.009196 sec, 0.009477/0.009477 sec, 0.008098/0.008098 sec, 0.010445/0.010445 sec, 0.00907/0.00907 sec, 0.005467/0.005467 sec, 0.004253/0.004253 sec, 0.004457/0.004457 sec, 0.001222/0.001222 sec )
[LOG] Total clause minimization time: 0.133426/0 sec (0.000212/0.000212 sec, 0.004789/0.004789 sec, 0.001759/0.001759 sec, 0.001088/0.001088 sec, 0.001477/0.001477 sec, 0.001558/0.001558 sec, 0.002261/0.002261 sec, 0.00875/0.00875 sec, 0.002104/0.002104 sec, 0.006535/0.006535 sec, 0.015148/0.015148 sec, 0.014553/0.014553 sec, 0.011671/0.011671 sec, 0.011885/0.011885 sec, 0.01275/0.01275 sec, 0.015024/0.015024 sec, 0.008273/0.008273 sec, 0.008803/0.008803 sec, 0.002611/0.002611 sec, 0.002175/0.002175 sec )
[LOG] Total clause size reduction: 17451 --> 372 (228 --> 1, 3192 --> 58, 1784 --> 25, 1115 --> 14, 872 --> 16, 1135 --> 15, 1135 --> 19, 3420 --> 75, 1242 --> 21, 3255 --> 55, 1 --> 1, 50 --> 50, 6 --> 6, 2 --> 2, 1 --> 1, 2 --> 2, 1 --> 1, 1 --> 1, 1 --> 1, 8 --> 8 )
[LOG] Average clause size reduction: 146.647 --> 3.12605 (114 --> 0.5, 212.8 --> 3.86667, 198.222 --> 2.77778, 185.833 --> 2.33333, 174.4 --> 3.2, 189.167 --> 2.5, 189.167 --> 3.16667, 213.75 --> 4.6875, 177.429 --> 3, 203.438 --> 3.4375, 1 --> 1, 3.84615 --> 3.84615, 1.5 --> 1.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1.6 --> 1.6 )
[LOG] Overall execution time: 0.245199 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.44 sec (Real time) / 0.39 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.21 sec (Real time) / 0.21 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.15 sec (Real time) / 0.14 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 237 20 0 1 217
Raw AIGER output size: aag 441 10 0 1 421
=====================  mult6.aag =====================
[LOG] Relation determinization time: 0.885209 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 247 new AND gates.
[LOG] Size before ABC: 290 AND gates.
[LOG] Size after ABC: 244 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.874715/1 sec (0.009922/0 sec, 0.0081/0 sec, 0.01056/0 sec, 0.00822/0 sec, 0.005505/0 sec, 0.026681/0 sec, 0.029103/0 sec, 0.008627/0 sec, 0.021941/0 sec, 0.021999/0 sec, 0.005964/0 sec, 0.004673/0 sec, 0.107981/0 sec, 0.094115/0 sec, 0.107917/0 sec, 0.108824/0 sec, 0.085583/0 sec, 0.092084/0 sec, 0.048559/1 sec, 0.02785/0 sec, 0.013776/0 sec, 0.009867/0 sec, 0.007488/0 sec, 0.009376/0 sec )
[LOG] Nr of iterations: 163 (16, 7, 12, 9, 7, 26, 18, 6, 17, 19, 4, 3, 1, 1, 3, 2, 1, 2, 2, 1, 2, 2, 1, 1 )
[LOG] Total clause computation time: 0.325402/0 sec (0.001827/0.001827 sec, 0.000741/0.000741 sec, 0.001701/0.001701 sec, 0.001017/0.001017 sec, 0.000693/0.000693 sec, 0.003181/0.003181 sec, 0.002511/0.002511 sec, 0.000801/0.000801 sec, 0.003211/0.003211 sec, 0.002674/0.002674 sec, 0.000599/0.000599 sec, 0.00052/0.00052 sec, 0.047642/0.047642 sec, 0.040084/0.040084 sec, 0.041797/0.041797 sec, 0.047879/0.047879 sec, 0.041393/0.041393 sec, 0.035925/0.035925 sec, 0.019418/0.019418 sec, 0.015245/0.015245 sec, 0.006594/0.006594 sec, 0.002583/0.002583 sec, 0.003617/0.003617 sec, 0.003749/0.003749 sec )
[LOG] Total clause minimization time: 0.501553/1 sec (0.005663/0.005663 sec, 0.005117/0.005117 sec, 0.00657/0.00657 sec, 0.004731/0.004731 sec, 0.002352/0.002352 sec, 0.02066/0.02066 sec, 0.023553/0.023553 sec, 0.004683/0.004683 sec, 0.01542/0.01542 sec, 0.015728/0.015728 sec, 0.001887/0.001887 sec, 0.000765/0.000765 sec, 0.05895/0.05895 sec, 0.052753/0.052753 sec, 0.064796/0.064796 sec, 0.059689/0.059689 sec, 0.042989/0.042989 sec, 0.055006/0.055006 sec, 0.028051/0.028051 sec, 0.011614/0.011614 sec, 0.006239/0.006239 sec, 0.006409/0.006409 sec, 0.003087/0.003087 sec, 0.004841/0.004841 sec )
[LOG] Total clause size reduction: 42773 --> 666 (5070 --> 61, 2004 --> 30, 3762 --> 52, 2704 --> 37, 2004 --> 23, 8275 --> 135, 5406 --> 103, 1535 --> 24, 4832 --> 87, 5580 --> 77, 909 --> 10, 670 --> 5, 1 --> 1, 1 --> 1, 5 --> 5, 2 --> 2, 1 --> 1, 2 --> 2, 2 --> 2, 1 --> 1, 2 --> 2, 3 --> 3, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 262.411 --> 4.08589 (316.875 --> 3.8125, 286.286 --> 4.28571, 313.5 --> 4.33333, 300.444 --> 4.11111, 286.286 --> 3.28571, 318.269 --> 5.19231, 300.333 --> 5.72222, 255.833 --> 4, 284.235 --> 5.11765, 293.684 --> 4.05263, 227.25 --> 2.5, 223.333 --> 1.66667, 1 --> 1, 1 --> 1, 1.66667 --> 1.66667, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1.5 --> 1.5, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.887487 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.11 sec (Real time) / 1.06 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.52 sec (Real time) / 0.50 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.91 sec (Real time) / 0.90 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 346 24 0 1 322
Raw AIGER output size: aag 590 12 0 1 569
=====================  mult7.aag =====================
[LOG] Relation determinization time: 1.57618 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 351 new AND gates.
[LOG] Size before ABC: 419 AND gates.
[LOG] Size after ABC: 348 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.56062/2 sec (0.010001/0 sec, 0.033362/0 sec, 0.006768/0 sec, 0.021114/0 sec, 0.041822/0 sec, 0.009677/0 sec, 0.007268/0 sec, 0.022885/0 sec, 0.004944/0 sec, 0.007187/0 sec, 0.076219/1 sec, 0.036885/0 sec, 0.006424/0 sec, 0.016911/0 sec, 0.142325/0 sec, 0.17543/0 sec, 0.190588/0 sec, 0.201451/0 sec, 0.091792/0 sec, 0.100062/1 sec, 0.083487/0 sec, 0.115879/0 sec, 0.053942/0 sec, 0.046255/0 sec, 0.025799/0 sec, 0.009046/0 sec, 0.014373/0 sec, 0.008721/0 sec )
[LOG] Nr of iterations: 191 (6, 22, 5, 16, 29, 7, 3, 9, 2, 2, 35, 18, 3, 12, 1, 3, 1, 1, 1, 2, 1, 2, 1, 1, 2, 2, 1, 3 )
[LOG] Total clause computation time: 0.603359/0 sec (0.001463/0.001463 sec, 0.004796/0.004796 sec, 0.001282/0.001282 sec, 0.003688/0.003688 sec, 0.004839/0.004839 sec, 0.000968/0.000968 sec, 0.0018/0.0018 sec, 0.002239/0.002239 sec, 0.00044/0.00044 sec, 0.001379/0.001379 sec, 0.008057/0.008057 sec, 0.005732/0.005732 sec, 0.000507/0.000507 sec, 0.002202/0.002202 sec, 0.075464/0.075464 sec, 0.065125/0.065125 sec, 0.109849/0.109849 sec, 0.073635/0.073635 sec, 0.03982/0.03982 sec, 0.030762/0.030762 sec, 0.044809/0.044809 sec, 0.039772/0.039772 sec, 0.027948/0.027948 sec, 0.021028/0.021028 sec, 0.014926/0.014926 sec, 0.004509/0.004509 sec, 0.010053/0.010053 sec, 0.006267/0.006267 sec )
[LOG] Total clause minimization time: 0.88077/2 sec (0.005473/0.005473 sec, 0.025259/0.025259 sec, 0.002312/0.002312 sec, 0.014017/0.014017 sec, 0.033013/0.033013 sec, 0.004646/0.004646 sec, 0.001568/0.001568 sec, 0.01655/0.01655 sec, 0.000483/0.000483 sec, 0.001884/0.001884 sec, 0.063463/0.063463 sec, 0.026332/0.026332 sec, 0.001193/0.001193 sec, 0.00984/0.00984 sec, 0.06497/0.06497 sec, 0.108572/0.108572 sec, 0.079145/0.079145 sec, 0.126164/0.126164 sec, 0.050405/0.050405 sec, 0.067807/0.067807 sec, 0.037239/0.037239 sec, 0.074677/0.074677 sec, 0.024587/0.024587 sec, 0.023802/0.023802 sec, 0.009543/0.009543 sec, 0.003305/0.003305 sec, 0.003226/0.003226 sec, 0.001295/0.001295 sec )
[LOG] Total clause size reduction: 72127 --> 856 (2375 --> 32, 9975 --> 126, 1868 --> 17, 7125 --> 79, 12824 --> 164, 2706 --> 27, 948 --> 6, 3616 --> 42, 444 --> 1, 459 --> 1, 16048 --> 203, 8041 --> 87, 878 --> 4, 4796 --> 43, 1 --> 1, 3 --> 3, 1 --> 1, 1 --> 1, 1 --> 1, 2 --> 2, 1 --> 1, 2 --> 2, 1 --> 1, 1 --> 1, 2 --> 2, 2 --> 2, 1 --> 1, 5 --> 5 )
[LOG] Average clause size reduction: 377.628 --> 4.48168 (395.833 --> 5.33333, 453.409 --> 5.72727, 373.6 --> 3.4, 445.312 --> 4.9375, 442.207 --> 5.65517, 386.571 --> 3.85714, 316 --> 2, 401.778 --> 4.66667, 222 --> 0.5, 229.5 --> 0.5, 458.514 --> 5.8, 446.722 --> 4.83333, 292.667 --> 1.33333, 399.667 --> 3.58333, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1.66667 --> 1.66667 )
[LOG] Overall execution time: 1.5793 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 1.86 sec (Real time) / 1.80 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 3.02 sec (Real time) / 2.92 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 7.91 sec (Real time) / 7.88 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 483 28 0 1 455
Raw AIGER output size: aag 831 14 0 1 806
=====================  mult8.aag =====================
[LOG] Relation determinization time: 4.72275 sec CPU time.
[LOG] Relation determinization time: 5 sec real time.
[LOG] Final circuit size: 479 new AND gates.
[LOG] Size before ABC: 566 AND gates.
[LOG] Size after ABC: 473 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 4.69703/5 sec (0.009092/0 sec, 0.049451/0 sec, 0.005978/0 sec, 0.008684/0 sec, 0.022505/0 sec, 0.033091/0 sec, 0.030535/0 sec, 0.066984/0 sec, 0.011985/0 sec, 0.087075/1 sec, 0.070624/0 sec, 0.012039/0 sec, 0.064246/0 sec, 0.012698/0 sec, 0.053492/0 sec, 0.081427/0 sec, 0.453303/0 sec, 0.465009/1 sec, 0.409347/0 sec, 0.378446/1 sec, 0.474194/0 sec, 0.379453/0 sec, 0.42384/1 sec, 0.278609/0 sec, 0.213392/0 sec, 0.280906/1 sec, 0.092334/0 sec, 0.078597/0 sec, 0.062659/0 sec, 0.040077/0 sec, 0.028348/0 sec, 0.018609/0 sec )
[LOG] Nr of iterations: 231 (5, 29, 2, 3, 10, 14, 12, 17, 4, 22, 17, 2, 18, 2, 17, 31, 1, 1, 1, 1, 2, 1, 2, 2, 1, 2, 1, 1, 2, 1, 2, 5 )
[LOG] Total clause computation time: 1.94179/2 sec (0.002074/0.002074 sec, 0.00564/0.00564 sec, 0.000866/0.000866 sec, 0.003023/0.003023 sec, 0.004788/0.004788 sec, 0.005558/0.005558 sec, 0.002269/0.002269 sec, 0.004979/0.004979 sec, 0.0011/0.0011 sec, 0.010182/0.010182 sec, 0.008436/0.008436 sec, 0.00301/0.00301 sec, 0.007952/0.007952 sec, 0.003209/0.003209 sec, 0.006783/0.006783 sec, 0.00836/0.00836 sec, 0.238351/0.238351 sec, 0.24962/0.24962 sec, 0.195935/0.195935 sec, 0.20123/0.20123 sec, 0.188665/0.188665 sec, 0.18439/0.18439 sec, 0.15234/0.15234 sec, 0.119246/0.119246 sec, 0.08701/0.08701 sec, 0.098268/0.098268 sec, 0.039293/0.039293 sec, 0.044045/0.044045 sec, 0.027086/0.027086 sec, 0.017767/0.017767 sec, 0.012957/0.012957 sec, 0.007355/0.007355 sec )
[LOG] Total clause minimization time: 2.63382/3 sec (0.002671/0.002671 sec, 0.039265/0.039265 sec, 0.000775/0.000775 sec, 0.001322/0.001322 sec, 0.013283/0.013283 sec, 0.02277/0.02277 sec, 0.023271/0.023271 sec, 0.056619/0.056619 sec, 0.00563/0.00563 sec, 0.071086/0.071086 sec, 0.056029/0.056029 sec, 0.00306/0.00306 sec, 0.049889/0.049889 sec, 0.003214/0.003214 sec, 0.039966/0.039966 sec, 0.065798/0.065798 sec, 0.212207/0.212207 sec, 0.212893/0.212893 sec, 0.210999/0.210999 sec, 0.174872/0.174872 sec, 0.283158/0.283158 sec, 0.192778/0.192778 sec, 0.269168/0.269168 sec, 0.157152/0.157152 sec, 0.124213/0.124213 sec, 0.180537/0.180537 sec, 0.050973/0.050973 sec, 0.032645/0.032645 sec, 0.033702/0.033702 sec, 0.020577/0.020577 sec, 0.01367/0.01367 sec, 0.009633/0.009633 sec )
[LOG] Total clause size reduction: 117155 --> 1295 (2512 --> 15, 17584 --> 186, 624 --> 1, 1258 --> 7, 5643 --> 51, 8099 --> 81, 6853 --> 93, 9904 --> 122, 1827 --> 14, 13062 --> 139, 9952 --> 133, 604 --> 1, 10659 --> 114, 624 --> 1, 9920 --> 108, 18000 --> 199, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 2 --> 2, 1 --> 1, 2 --> 2, 2 --> 2, 1 --> 1, 2 --> 2, 1 --> 1, 1 --> 1, 2 --> 2, 1 --> 1, 2 --> 2, 9 --> 9 )
[LOG] Average clause size reduction: 507.165 --> 5.60606 (502.4 --> 3, 606.345 --> 6.41379, 312 --> 0.5, 419.333 --> 2.33333, 564.3 --> 5.1, 578.5 --> 5.78571, 571.083 --> 7.75, 582.588 --> 7.17647, 456.75 --> 3.5, 593.727 --> 6.31818, 585.412 --> 7.82353, 302 --> 0.5, 592.167 --> 6.33333, 312 --> 0.5, 583.529 --> 6.35294, 580.645 --> 6.41935, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1.8 --> 1.8 )
[LOG] Overall execution time: 4.72668 sec CPU time.
[LOG] Overall execution time: 5 sec real time.
Synthesis time: 5.06 sec (Real time) / 5.00 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 16.02 sec (Real time) / 15.47 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 63.75 sec (Real time) / 63.58 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 636 32 0 1 604
Raw AIGER output size: aag 1109 16 0 1 1083
=====================  mult9.aag =====================
[LOG] Relation determinization time: 6.46702 sec CPU time.
[LOG] Relation determinization time: 7 sec real time.
[LOG] Final circuit size: 632 new AND gates.
[LOG] Size before ABC: 714 AND gates.
[LOG] Size after ABC: 625 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 6.42347/7 sec (0.193823/0 sec, 0.048962/0 sec, 0.027633/0 sec, 0.018671/0 sec, 0.013576/0 sec, 0.082712/1 sec, 0.049462/0 sec, 0.063448/0 sec, 0.026491/0 sec, 0.066782/0 sec, 0.081667/0 sec, 0.102021/0 sec, 0.061946/0 sec, 0.070433/0 sec, 0.024445/0 sec, 0.039907/0 sec, 0.070234/0 sec, 0.105776/0 sec, 0.421172/1 sec, 0.372745/0 sec, 0.414182/1 sec, 0.502949/0 sec, 0.421467/0 sec, 0.496985/1 sec, 0.430228/0 sec, 0.291089/1 sec, 0.369989/0 sec, 0.323732/0 sec, 0.319761/1 sec, 0.290571/0 sec, 0.170838/0 sec, 0.095799/0 sec, 0.197441/0 sec, 0.070417/1 sec, 0.04573/0 sec, 0.04039/0 sec )
[LOG] Nr of iterations: 342 (74, 16, 8, 6, 5, 28, 14, 16, 7, 15, 18, 20, 13, 14, 5, 10, 15, 25, 5, 1, 1, 1, 1, 2, 2, 1, 2, 2, 2, 2, 2, 1, 1, 2, 2, 3 )
[LOG] Total clause computation time: 2.39503/4 sec (0.018104/0.018104 sec, 0.004364/0.004364 sec, 0.004747/0.004747 sec, 0.001602/0.001602 sec, 0.001265/0.001265 sec, 0.00826/0.00826 sec, 0.004179/0.004179 sec, 0.005184/0.005184 sec, 0.002251/0.002251 sec, 0.005647/0.005647 sec, 0.007484/0.007484 sec, 0.009349/0.009349 sec, 0.006911/0.006911 sec, 0.007108/0.007108 sec, 0.002244/0.002244 sec, 0.005939/0.005939 sec, 0.009157/0.009157 sec, 0.010197/0.010197 sec, 0.147544/0.147544 sec, 0.175246/0.175246 sec, 0.193228/0.193228 sec, 0.192508/0.192508 sec, 0.180756/0.180756 sec, 0.203107/0.203107 sec, 0.162948/0.162948 sec, 0.162465/0.162465 sec, 0.142561/0.142561 sec, 0.118005/0.118005 sec, 0.122141/0.122141 sec, 0.081855/0.081855 sec, 0.093231/0.093231 sec, 0.054934/0.054934 sec, 0.166902/0.166902 sec, 0.045998/0.045998 sec, 0.028007/0.028007 sec, 0.009605/0.009605 sec )
[LOG] Total clause minimization time: 3.8167/3 sec (0.168665/0.168665 sec, 0.037752/0.037752 sec, 0.016143/0.016143 sec, 0.010044/0.010044 sec, 0.00548/0.00548 sec, 0.066734/0.066734 sec, 0.037262/0.037262 sec, 0.050041/0.050041 sec, 0.015829/0.015829 sec, 0.052441/0.052441 sec, 0.064961/0.064961 sec, 0.082869/0.082869 sec, 0.044829/0.044829 sec, 0.052923/0.052923 sec, 0.011757/0.011757 sec, 0.023293/0.023293 sec, 0.049965/0.049965 sec, 0.083683/0.083683 sec, 0.268874/0.268874 sec, 0.194043/0.194043 sec, 0.217622/0.217622 sec, 0.307143/0.307143 sec, 0.23742/0.23742 sec, 0.290662/0.290662 sec, 0.264181/0.264181 sec, 0.125642/0.125642 sec, 0.224585/0.224585 sec, 0.202877/0.202877 sec, 0.194995/0.194995 sec, 0.206042/0.206042 sec, 0.075101/0.075101 sec, 0.038472/0.038472 sec, 0.028204/0.028204 sec, 0.022138/0.022138 sec, 0.015424/0.015424 sec, 0.028609/0.028609 sec )
[LOG] Total clause size reduction: 224756 --> 2338 (57232 --> 600, 11685 --> 113, 5495 --> 56, 3900 --> 41, 3080 --> 19, 20979 --> 213, 10127 --> 100, 11625 --> 143, 4620 --> 49, 10906 --> 126, 13243 --> 162, 14345 --> 172, 9048 --> 104, 9607 --> 114, 3116 --> 28, 6588 --> 60, 10262 --> 78, 18864 --> 126, 5 --> 5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 2 --> 2, 2 --> 2, 1 --> 1, 2 --> 2, 2 --> 2, 2 --> 2, 2 --> 2, 2 --> 2, 1 --> 1, 1 --> 1, 2 --> 2, 3 --> 3, 3 --> 3 )
[LOG] Average clause size reduction: 657.181 --> 6.83626 (773.405 --> 8.10811, 730.312 --> 7.0625, 686.875 --> 7, 650 --> 6.83333, 616 --> 3.8, 749.25 --> 7.60714, 723.357 --> 7.14286, 726.562 --> 8.9375, 660 --> 7, 727.067 --> 8.4, 735.722 --> 9, 717.25 --> 8.6, 696 --> 8, 686.214 --> 8.14286, 623.2 --> 5.6, 658.8 --> 6, 684.133 --> 5.2, 754.56 --> 5.04, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1.5 --> 1.5, 1 --> 1 )
[LOG] Overall execution time: 6.47208 sec CPU time.
[LOG] Overall execution time: 7 sec real time.
Synthesis time: 6.83 sec (Real time) / 6.76 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 157.91 sec (Real time) / 153.97 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1124.16 sec (Real time) / 1121.04 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 795 36 0 1 759
Raw AIGER output size: aag 1420 18 0 1 1391
=====================  mult10.aag =====================
[LOG] Relation determinization time: 34.3796 sec CPU time.
[LOG] Relation determinization time: 35 sec real time.
[LOG] Final circuit size: 785 new AND gates.
[LOG] Size before ABC: 919 AND gates.
[LOG] Size after ABC: 778 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 34.3081/35 sec (0.020488/0 sec, 0.119294/0 sec, 0.109738/0 sec, 0.082749/0 sec, 0.026932/0 sec, 0.078309/1 sec, 0.102499/0 sec, 0.056199/0 sec, 0.217903/0 sec, 0.135207/0 sec, 0.030576/0 sec, 0.319827/0 sec, 0.089735/1 sec, 0.174649/0 sec, 0.045677/0 sec, 0.60371/0 sec, 0.28825/1 sec, 0.126132/0 sec, 0.310804/0 sec, 0.07268/0 sec, 2.78234/3 sec, 2.59836/3 sec, 2.94269/3 sec, 2.70005/2 sec, 2.73541/3 sec, 2.50327/2 sec, 2.9131/3 sec, 2.12406/3 sec, 2.26074/2 sec, 1.88531/2 sec, 1.65631/1 sec, 1.31808/2 sec, 0.932616/1 sec, 0.665992/0 sec, 0.605793/1 sec, 0.313861/0 sec, 0.162975/0 sec, 0.100973/0 sec, 0.035699/1 sec, 0.059129/0 sec )
[LOG] Nr of iterations: 475 (5, 35, 35, 18, 8, 19, 21, 10, 23, 22, 5, 22, 12, 18, 6, 62, 34, 20, 52, 13, 1, 1, 3, 2, 2, 1, 2, 1, 2, 2, 1, 1, 2, 1, 1, 2, 1, 2, 5, 2 )
[LOG] Total clause computation time: 12.7119/14 sec (0.004556/0.004556 sec, 0.011888/0.011888 sec, 0.012355/0.012355 sec, 0.009596/0.009596 sec, 0.004623/0.004623 sec, 0.01101/0.01101 sec, 0.010579/0.010579 sec, 0.005123/0.005123 sec, 0.01664/0.01664 sec, 0.016832/0.016832 sec, 0.003125/0.003125 sec, 0.021022/0.021022 sec, 0.00756/0.00756 sec, 0.015988/0.015988 sec, 0.005596/0.005596 sec, 0.048469/0.048469 sec, 0.027382/0.027382 sec, 0.017869/0.017869 sec, 0.037083/0.037083 sec, 0.013219/0.013219 sec, 1.0752/1.0752 sec, 1.38641/1.38641 sec, 0.832006/0.832006 sec, 1.29115/1.29115 sec, 1.08877/1.08877 sec, 1.10802/1.10802 sec, 0.97037/0.97037 sec, 0.878437/0.878437 sec, 0.828597/0.828597 sec, 0.71499/0.71499 sec, 0.518312/0.518312 sec, 0.558069/0.558069 sec, 0.318343/0.318343 sec, 0.28999/0.28999 sec, 0.256307/0.256307 sec, 0.147617/0.147617 sec, 0.071611/0.071611 sec, 0.027526/0.027526 sec, 0.016003/0.016003 sec, 0.03361/0.03361 sec )
[LOG] Total clause minimization time: 21.2686/21 sec (0.009024/0.009024 sec, 0.099664/0.099664 sec, 0.089189/0.089189 sec, 0.064725/0.064725 sec, 0.01383/0.01383 sec, 0.058486/0.058486 sec, 0.082435/0.082435 sec, 0.041314/0.041314 sec, 0.190755/0.190755 sec, 0.107231/0.107231 sec, 0.016484/0.016484 sec, 0.286884/0.286884 sec, 0.069975/0.069975 sec, 0.145912/0.145912 sec, 0.027219/0.027219 sec, 0.539951/0.539951 sec, 0.244804/0.244804 sec, 0.091754/0.091754 sec, 0.255268/0.255268 sec, 0.040784/0.040784 sec, 1.69881/1.69881 sec, 1.20605/1.20605 sec, 2.105/2.105 sec, 1.40341/1.40341 sec, 1.64128/1.64128 sec, 1.38998/1.38998 sec, 1.93758/1.93758 sec, 1.24058/1.24058 sec, 1.42732/1.42732 sec, 1.16571/1.16571 sec, 1.13352/1.13352 sec, 0.755593/0.755593 sec, 0.610063/0.610063 sec, 0.372017/0.372017 sec, 0.345575/0.345575 sec, 0.162522/0.162522 sec, 0.088067/0.088067 sec, 0.070288/0.070288 sec, 0.016688/0.016688 sec, 0.022824/0.022824 sec )
[LOG] Total clause size reduction: 406939 --> 3639 (3968 --> 30, 33728 --> 283, 33830 --> 256, 16830 --> 155, 6888 --> 36, 17676 --> 139, 19640 --> 174, 8775 --> 92, 21494 --> 243, 20370 --> 200, 3852 --> 19, 20874 --> 211, 10571 --> 89, 16796 --> 149, 4940 --> 41, 58255 --> 550, 31350 --> 301, 18753 --> 143, 47226 --> 413, 11076 --> 68, 1 --> 1, 1 --> 1, 5 --> 5, 2 --> 2, 2 --> 2, 1 --> 1, 3 --> 3, 1 --> 1, 2 --> 2, 2 --> 2, 1 --> 1, 1 --> 1, 2 --> 2, 1 --> 1, 1 --> 1, 2 --> 2, 1 --> 1, 4 --> 4, 11 --> 11, 3 --> 3 )
[LOG] Average clause size reduction: 856.714 --> 7.66105 (793.6 --> 6, 963.657 --> 8.08571, 966.571 --> 7.31429, 935 --> 8.61111, 861 --> 4.5, 930.316 --> 7.31579, 935.238 --> 8.28571, 877.5 --> 9.2, 934.522 --> 10.5652, 925.909 --> 9.09091, 770.4 --> 3.8, 948.818 --> 9.59091, 880.917 --> 7.41667, 933.111 --> 8.27778, 823.333 --> 6.83333, 939.597 --> 8.87097, 922.059 --> 8.85294, 937.65 --> 7.15, 908.192 --> 7.94231, 852 --> 5.23077, 1 --> 1, 1 --> 1, 1.66667 --> 1.66667, 1 --> 1, 1 --> 1, 1 --> 1, 1.5 --> 1.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 2 --> 2, 2.2 --> 2.2, 1.5 --> 1.5 )
[LOG] Overall execution time: 34.3861 sec CPU time.
[LOG] Overall execution time: 35 sec real time.
Synthesis time: 34.95 sec (Real time) / 34.80 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 398.59 sec (Real time) / 390.72 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 5328.19 sec (Real time) / 5312.65 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1004 40 0 1 964
Raw AIGER output size: aag 1782 20 0 1 1749
=====================  mult11.aag =====================
[LOG] Relation determinization time: 34.5679 sec CPU time.
[LOG] Relation determinization time: 35 sec real time.
[LOG] Final circuit size: 935 new AND gates.
[LOG] Size before ABC: 1049 AND gates.
[LOG] Size after ABC: 929 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 34.4644/35 sec (0.026498/0 sec, 0.056218/0 sec, 0.145442/0 sec, 0.057487/0 sec, 0.061189/0 sec, 0.046314/0 sec, 0.177842/1 sec, 0.057802/0 sec, 0.386099/0 sec, 0.096401/0 sec, 0.499121/1 sec, 0.175508/0 sec, 0.206652/0 sec, 0.051276/0 sec, 0.11253/0 sec, 0.060219/0 sec, 0.150449/0 sec, 0.756968/1 sec, 0.081671/0 sec, 0.043692/0 sec, 0.210616/0 sec, 0.086615/1 sec, 1.77821/1 sec, 2.54818/3 sec, 2.3636/2 sec, 2.1666/2 sec, 2.62776/3 sec, 3.44576/4 sec, 3.11033/3 sec, 2.32469/2 sec, 2.18058/2 sec, 1.41192/2 sec, 1.66473/1 sec, 1.31729/2 sec, 1.19644/1 sec, 0.777165/1 sec, 0.620856/0 sec, 0.534118/1 sec, 0.503218/0 sec, 0.121537/0 sec, 0.082746/0 sec, 0.07545/1 sec, 0.035426/0 sec, 0.031228/0 sec )
[LOG] Nr of iterations: 429 (5, 9, 30, 10, 12, 7, 26, 7, 42, 12, 54, 16, 21, 6, 10, 6, 15, 65, 9, 4, 25, 4, 2, 1, 2, 1, 2, 2, 2, 1, 2, 1, 2, 2, 2, 1, 1, 1, 2, 2, 1, 1, 2, 1 )
[LOG] Total clause computation time: 12.8898/14 sec (0.006349/0.006349 sec, 0.006945/0.006945 sec, 0.020059/0.020059 sec, 0.009979/0.009979 sec, 0.011796/0.011796 sec, 0.008528/0.008528 sec, 0.021648/0.021648 sec, 0.009224/0.009224 sec, 0.036836/0.036836 sec, 0.013338/0.013338 sec, 0.048953/0.048953 sec, 0.018143/0.018143 sec, 0.022672/0.022672 sec, 0.005557/0.005557 sec, 0.012744/0.012744 sec, 0.007483/0.007483 sec, 0.01821/0.01821 sec, 0.066287/0.066287 sec, 0.013225/0.013225 sec, 0.005143/0.005143 sec, 0.024887/0.024887 sec, 0.008206/0.008206 sec, 0.583361/0.583361 sec, 1.28158/1.28158 sec, 1.19867/1.19867 sec, 0.916432/0.916432 sec, 1.0363/1.0363 sec, 1.14817/1.14817 sec, 1.08243/1.08243 sec, 1.28279/1.28279 sec, 0.659903/0.659903 sec, 0.617097/0.617097 sec, 0.600352/0.600352 sec, 0.492783/0.492783 sec, 0.362268/0.362268 sec, 0.309398/0.309398 sec, 0.265404/0.265404 sec, 0.290339/0.290339 sec, 0.18928/0.18928 sec, 0.057671/0.057671 sec, 0.038922/0.038922 sec, 0.047172/0.047172 sec, 0.016214/0.016214 sec, 0.017071/0.017071 sec )
[LOG] Total clause minimization time: 21.1028/21 sec (0.0115/0.0115 sec, 0.040671/0.040671 sec, 0.115556/0.115556 sec, 0.037487/0.037487 sec, 0.039028/0.039028 sec, 0.027254/0.027254 sec, 0.144389/0.144389 sec, 0.036949/0.036949 sec, 0.335784/0.335784 sec, 0.06953/0.06953 sec, 0.434507/0.434507 sec, 0.140934/0.140934 sec, 0.16677/0.16677 sec, 0.028499/0.028499 sec, 0.081667/0.081667 sec, 0.03478/0.03478 sec, 0.113425/0.113425 sec, 0.668498/0.668498 sec, 0.045835/0.045835 sec, 0.015119/0.015119 sec, 0.161625/0.161625 sec, 0.053418/0.053418 sec, 1.18305/1.18305 sec, 1.25922/1.25922 sec, 1.1574/1.1574 sec, 1.24261/1.24261 sec, 1.58456/1.58456 sec, 2.29049/2.29049 sec, 2.02117/2.02117 sec, 1.03555/1.03555 sec, 1.51459/1.51459 sec, 0.788995/0.788995 sec, 1.0585/1.0585 sec, 0.819468/0.819468 sec, 0.829066/0.829066 sec, 0.463335/0.463335 sec, 0.350992/0.350992 sec, 0.239382/0.239382 sec, 0.309551/0.309551 sec, 0.059861/0.059861 sec, 0.040273/0.040273 sec, 0.024831/0.024831 sec, 0.015779/0.015779 sec, 0.010914/0.010914 sec )
[LOG] Total clause size reduction: 422102 --> 3876 (4560 --> 19, 9120 --> 90, 33060 --> 260, 10224 --> 97, 12529 --> 85, 6810 --> 59, 28475 --> 259, 6744 --> 68, 45633 --> 477, 12430 --> 123, 60526 --> 602, 17070 --> 183, 22900 --> 222, 5670 --> 42, 10278 --> 100, 5400 --> 42, 14994 --> 139, 72960 --> 708, 9096 --> 53, 3204 --> 13, 26952 --> 189, 3432 --> 11, 2 --> 2, 1 --> 1, 2 --> 2, 1 --> 1, 2 --> 2, 2 --> 2, 2 --> 2, 1 --> 1, 2 --> 2, 1 --> 1, 2 --> 2, 2 --> 2, 2 --> 2, 1 --> 1, 1 --> 1, 1 --> 1, 2 --> 2, 2 --> 2, 1 --> 1, 1 --> 1, 3 --> 3, 1 --> 1 )
[LOG] Average clause size reduction: 983.921 --> 9.03497 (912 --> 3.8, 1013.33 --> 10, 1102 --> 8.66667, 1022.4 --> 9.7, 1044.08 --> 7.08333, 972.857 --> 8.42857, 1095.19 --> 9.96154, 963.429 --> 9.71429, 1086.5 --> 11.3571, 1035.83 --> 10.25, 1120.85 --> 11.1481, 1066.88 --> 11.4375, 1090.48 --> 10.5714, 945 --> 7, 1027.8 --> 10, 900 --> 7, 999.6 --> 9.26667, 1122.46 --> 10.8923, 1010.67 --> 5.88889, 801 --> 3.25, 1078.08 --> 7.56, 858 --> 2.75, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1.5 --> 1.5, 1 --> 1 )
[LOG] Overall execution time: 34.5759 sec CPU time.
[LOG] Overall execution time: 35 sec real time.
Synthesis time: 35.17 sec (Real time) / 34.96 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 8451.53 sec (Real time) / 8364.18 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10000.00 sec (Real time) / 9971.04 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 1151 44 0 1 1107
Raw AIGER output size: aag 2080 22 0 1 2042
=====================  mult12.aag =====================
[LOG] Relation determinization time: 136.332 sec CPU time.
[LOG] Relation determinization time: 137 sec real time.
[LOG] Final circuit size: 1156 new AND gates.
[LOG] Size before ABC: 1321 AND gates.
[LOG] Size after ABC: 1146 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 136.183/136 sec (0.03376/0 sec, 0.130778/0 sec, 0.114466/0 sec, 0.163659/0 sec, 0.277351/0 sec, 0.408567/1 sec, 0.137969/0 sec, 0.127507/0 sec, 0.033654/0 sec, 1.05434/1 sec, 0.267803/1 sec, 0.054637/0 sec, 0.78331/0 sec, 0.038327/0 sec, 0.417826/1 sec, 0.035747/0 sec, 0.612103/0 sec, 0.069872/1 sec, 0.874699/0 sec, 0.92387/1 sec, 0.08488/0 sec, 0.185166/1 sec, 0.723822/0 sec, 0.825239/1 sec, 7.23282/7 sec, 6.90943/7 sec, 9.03367/9 sec, 8.99512/10 sec, 7.7761/7 sec, 11.5989/12 sec, 7.51909/7 sec, 13.2183/14 sec, 7.25275/7 sec, 9.34469/9 sec, 5.49715/6 sec, 5.49325/5 sec, 7.74974/8 sec, 4.22293/4 sec, 4.96213/5 sec, 2.92168/3 sec, 2.43426/3 sec, 1.91168/2 sec, 1.30427/1 sec, 0.767779/1 sec, 0.532513/0 sec, 0.473919/1 sec, 0.368335/0 sec, 0.283605/0 sec )
[LOG] Nr of iterations: 735 (11, 26, 25, 26, 40, 44, 18, 18, 4, 81, 24, 4, 50, 3, 21, 2, 34, 5, 47, 51, 6, 16, 47, 90, 4, 2, 3, 1, 1, 2, 1, 2, 1, 2, 1, 1, 2, 1, 1, 1, 2, 1, 2, 2, 1, 2, 2, 4 )
[LOG] Total clause computation time: 51.9661/48 sec (0.004623/0.004623 sec, 0.015015/0.015015 sec, 0.013396/0.013396 sec, 0.018313/0.018313 sec, 0.027839/0.027839 sec, 0.03536/0.03536 sec, 0.015262/0.015262 sec, 0.014138/0.014138 sec, 0.003766/0.003766 sec, 0.07799/0.07799 sec, 0.022982/0.022982 sec, 0.004169/0.004169 sec, 0.056412/0.056412 sec, 0.003692/0.003692 sec, 0.027648/0.027648 sec, 0.002263/0.002263 sec, 0.041924/0.041924 sec, 0.00588/0.00588 sec, 0.059545/0.059545 sec, 0.070761/0.070761 sec, 0.01132/0.01132 sec, 0.021039/0.021039 sec, 0.052126/0.052126 sec, 0.099413/0.099413 sec, 1.49759/1.49759 sec, 2.99895/2.99895 sec, 3.16448/3.16448 sec, 4.38155/4.38155 sec, 3.74836/3.74836 sec, 4.40506/4.40506 sec, 3.95414/3.95414 sec, 3.49397/3.49397 sec, 3.58418/3.58418 sec, 2.32988/2.32988 sec, 2.19546/2.19546 sec, 2.65208/2.65208 sec, 2.09707/2.09707 sec, 1.90649/1.90649 sec, 3.15599/3.15599 sec, 1.6533/1.6533 sec, 1.0799/1.0799 sec, 0.909953/0.909953 sec, 0.649864/0.649864 sec, 0.417331/0.417331 sec, 0.388819/0.388819 sec, 0.30648/0.30648 sec, 0.272789/0.272789 sec, 0.017525/0.017525 sec )
[LOG] Total clause minimization time: 83.4281/85 sec (0.018584/0.018584 sec, 0.104999/0.104999 sec, 0.089475/0.089475 sec, 0.132985/0.132985 sec, 0.235871/0.235871 sec, 0.357849/0.357849 sec, 0.107212/0.107212 sec, 0.09761/0.09761 sec, 0.014242/0.014242 sec, 0.956093/0.956093 sec, 0.224456/0.224456 sec, 0.029966/0.029966 sec, 0.702596/0.702596 sec, 0.011532/0.011532 sec, 0.363984/0.363984 sec, 0.006956/0.006956 sec, 0.540924/0.540924 sec, 0.035119/0.035119 sec, 0.78278/0.78278 sec, 0.819529/0.819529 sec, 0.038012/0.038012 sec, 0.126528/0.126528 sec, 0.632654/0.632654 sec, 0.684909/0.684909 sec, 5.71395/5.71395 sec, 3.89751/3.89751 sec, 5.85538/5.85538 sec, 4.60044/4.60044 sec, 4.01465/4.01465 sec, 7.18241/7.18241 sec, 3.55317/3.55317 sec, 9.71341/9.71341 sec, 3.65709/3.65709 sec, 7.00427/7.00427 sec, 3.29234/3.29234 sec, 2.83231/2.83231 sec, 5.64378/5.64378 sec, 2.30869/2.30869 sec, 1.79814/1.79814 sec, 1.2606/1.2606 sec, 1.34701/1.34701 sec, 0.994595/0.994595 sec, 0.647582/0.647582 sec, 0.344234/0.344234 sec, 0.13823/0.13823 sec, 0.162095/0.162095 sec, 0.09016/0.09016 sec, 0.261238/0.261238 sec )
[LOG] Total clause size reduction: 929282 --> 7090 (14150 --> 50, 35375 --> 225, 33864 --> 191, 35450 --> 247, 55029 --> 412, 60501 --> 501, 23987 --> 173, 23851 --> 158, 4197 --> 27, 112080 --> 1084, 32154 --> 282, 4206 --> 30, 68257 --> 687, 2772 --> 14, 27720 --> 269, 1382 --> 1, 46266 --> 433, 5640 --> 43, 63710 --> 482, 69050 --> 534, 6870 --> 46, 20565 --> 121, 62192 --> 350, 119972 --> 688, 4 --> 4, 2 --> 2, 3 --> 3, 1 --> 1, 1 --> 1, 2 --> 2, 1 --> 1, 2 --> 2, 1 --> 1, 2 --> 2, 1 --> 1, 1 --> 1, 2 --> 2, 1 --> 1, 1 --> 1, 1 --> 1, 2 --> 2, 1 --> 1, 2 --> 2, 2 --> 2, 1 --> 1, 2 --> 2, 2 --> 2, 4 --> 4 )
[LOG] Average clause size reduction: 1264.33 --> 9.64626 (1286.36 --> 4.54545, 1360.58 --> 8.65385, 1354.56 --> 7.64, 1363.46 --> 9.5, 1375.72 --> 10.3, 1375.02 --> 11.3864, 1332.61 --> 9.61111, 1325.06 --> 8.77778, 1049.25 --> 6.75, 1383.7 --> 13.3827, 1339.75 --> 11.75, 1051.5 --> 7.5, 1365.14 --> 13.74, 924 --> 4.66667, 1320 --> 12.8095, 691 --> 0.5, 1360.76 --> 12.7353, 1128 --> 8.6, 1355.53 --> 10.2553, 1353.92 --> 10.4706, 1145 --> 7.66667, 1285.31 --> 7.5625, 1323.23 --> 7.44681, 1333.02 --> 7.64444, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 136.341 sec CPU time.
[LOG] Overall execution time: 137 sec real time.
Synthesis time: 137.30 sec (Real time) / 136.79 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 10000.00 sec (Real time) / 9899.12 sec (User CPU time)
BLIMC-Model-checking: 0 (exit code: 137)
IC3 Model-checking time: 10000.04 sec (Real time) / 9971.23 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 1427 48 0 1 1379
Raw AIGER output size: aag 2573 24 0 1 2535
=====================  mult13.aag =====================
[LOG] Relation determinization time: 111.277 sec CPU time.
[LOG] Relation determinization time: 112 sec real time.
[LOG] Final circuit size: 1295 new AND gates.
[LOG] Size before ABC: 1450 AND gates.
[LOG] Size after ABC: 1286 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 111.108/112 sec (0.03565/0 sec, 0.053364/0 sec, 0.086324/0 sec, 0.113167/0 sec, 0.092118/1 sec, 0.134124/0 sec, 0.073825/0 sec, 0.54713/0 sec, 0.368456/1 sec, 0.132647/0 sec, 0.301731/0 sec, 0.293759/0 sec, 0.053157/1 sec, 0.153/0 sec, 0.039974/0 sec, 0.544121/0 sec, 0.703746/1 sec, 0.310982/0 sec, 0.938236/1 sec, 0.730653/1 sec, 0.06329/0 sec, 0.131613/0 sec, 0.061617/0 sec, 1.0676/1 sec, 0.06877/0 sec, 0.174809/1 sec, 4.88187/4 sec, 6.89501/7 sec, 5.78797/6 sec, 7.64023/8 sec, 7.88284/8 sec, 9.19969/9 sec, 7.51459/8 sec, 6.11762/6 sec, 7.86728/8 sec, 5.47413/5 sec, 4.43778/5 sec, 4.76212/4 sec, 3.96551/4 sec, 4.47622/5 sec, 3.95822/4 sec, 5.45218/5 sec, 2.8235/3 sec, 1.70055/2 sec, 0.994981/1 sec, 0.471656/0 sec, 0.401512/1 sec, 0.436866/0 sec, 0.341626/0 sec, 0.192395/1 sec, 0.120274/0 sec, 0.037094/0 sec )
[LOG] Nr of iterations: 513 (9, 9, 14, 15, 13, 19, 9, 49, 35, 11, 22, 23, 4, 10, 3, 28, 32, 16, 37, 29, 3, 9, 3, 64, 4, 5, 4, 2, 2, 1, 2, 1, 1, 1, 2, 1, 1, 1, 1, 2, 1, 2, 2, 1, 2, 1, 1, 1, 1, 2, 1, 1 )
[LOG] Total clause computation time: 43.5259/45 sec (0.005008/0.005008 sec, 0.006752/0.006752 sec, 0.011114/0.011114 sec, 0.012395/0.012395 sec, 0.009928/0.009928 sec, 0.015259/0.015259 sec, 0.007816/0.007816 sec, 0.0463/0.0463 sec, 0.033685/0.033685 sec, 0.010621/0.010621 sec, 0.023808/0.023808 sec, 0.024393/0.024393 sec, 0.003968/0.003968 sec, 0.011478/0.011478 sec, 0.003177/0.003177 sec, 0.034763/0.034763 sec, 0.044829/0.044829 sec, 0.020252/0.020252 sec, 0.049573/0.049573 sec, 0.040942/0.040942 sec, 0.003939/0.003939 sec, 0.011912/0.011912 sec, 0.004122/0.004122 sec, 0.0956/0.0956 sec, 0.010127/0.010127 sec, 0.012519/0.012519 sec, 1.18572/1.18572 sec, 2.45674/2.45674 sec, 2.70169/2.70169 sec, 2.8722/2.8722 sec, 3.75169/3.75169 sec, 5.3169/5.3169 sec, 3.70908/3.70908 sec, 2.54008/2.54008 sec, 2.34275/2.34275 sec, 2.43182/2.43182 sec, 1.99863/1.99863 sec, 1.91241/1.91241 sec, 1.84122/1.84122 sec, 1.59976/1.59976 sec, 1.78176/1.78176 sec, 1.36673/1.36673 sec, 0.93336/0.93336 sec, 0.63938/0.63938 sec, 0.41552/0.41552 sec, 0.237389/0.237389 sec, 0.193315/0.193315 sec, 0.251785/0.251785 sec, 0.226194/0.226194 sec, 0.157169/0.157169 sec, 0.089173/0.089173 sec, 0.01917/0.01917 sec )
[LOG] Total clause minimization time: 66.685/67 sec (0.01832/0.01832 sec, 0.034238/0.034238 sec, 0.062309/0.062309 sec, 0.08717/0.08717 sec, 0.06826/0.06826 sec, 0.10408/0.10408 sec, 0.05129/0.05129 sec, 0.48193/0.48193 sec, 0.316483/0.316483 sec, 0.103574/0.103574 sec, 0.258127/0.258127 sec, 0.247771/0.247771 sec, 0.027544/0.027544 sec, 0.119135/0.119135 sec, 0.013246/0.013246 sec, 0.483327/0.483327 sec, 0.630396/0.630396 sec, 0.262052/0.262052 sec, 0.857018/0.857018 sec, 0.655911/0.655911 sec, 0.023157/0.023157 sec, 0.082038/0.082038 sec, 0.019437/0.019437 sec, 0.929312/0.929312 sec, 0.01883/0.01883 sec, 0.120948/0.120948 sec, 3.67701/3.67701 sec, 4.42615/4.42615 sec, 3.07142/3.07142 sec, 4.7551/4.7551 sec, 4.1184/4.1184 sec, 3.87068/3.87068 sec, 3.79315/3.79315 sec, 3.56514/3.56514 sec, 5.51255/5.51255 sec, 3.03165/3.03165 sec, 2.4291/2.4291 sec, 2.84047/2.84047 sec, 2.11519/2.11519 sec, 2.8669/2.8669 sec, 2.16724/2.16724 sec, 4.07683/4.07683 sec, 1.8809/1.8809 sec, 1.05317/1.05317 sec, 0.572177/0.572177 sec, 0.227429/0.227429 sec, 0.201674/0.201674 sec, 0.178833/0.178833 sec, 0.109516/0.109516 sec, 0.02945/0.02945 sec, 0.026098/0.026098 sec, 0.01289/0.01289 sec )
[LOG] Total clause size reduction: 695949 --> 5345 (12512 --> 39, 12512 --> 63, 20371 --> 115, 21924 --> 161, 18720 --> 112, 28134 --> 199, 12480 --> 97, 74928 --> 592, 52904 --> 408, 15430 --> 127, 32739 --> 280, 34320 --> 297, 4662 --> 34, 14004 --> 107, 3112 --> 16, 42039 --> 384, 48019 --> 426, 23295 --> 216, 55908 --> 455, 43512 --> 351, 3112 --> 13, 12424 --> 78, 3106 --> 6, 95193 --> 697, 4521 --> 20, 6028 --> 12, 4 --> 4, 2 --> 2, 2 --> 2, 1 --> 1, 2 --> 2, 1 --> 1, 1 --> 1, 1 --> 1, 3 --> 3, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 3 --> 3, 1 --> 1, 2 --> 2, 2 --> 2, 1 --> 1, 2 --> 2, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 2 --> 2, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 1356.63 --> 10.4191 (1390.22 --> 4.33333, 1390.22 --> 7, 1455.07 --> 8.21429, 1461.6 --> 10.7333, 1440 --> 8.61538, 1480.74 --> 10.4737, 1386.67 --> 10.7778, 1529.14 --> 12.0816, 1511.54 --> 11.6571, 1402.73 --> 11.5455, 1488.14 --> 12.7273, 1492.17 --> 12.913, 1165.5 --> 8.5, 1400.4 --> 10.7, 1037.33 --> 5.33333, 1501.39 --> 13.7143, 1500.59 --> 13.3125, 1455.94 --> 13.5, 1511.03 --> 12.2973, 1500.41 --> 12.1034, 1037.33 --> 4.33333, 1380.44 --> 8.66667, 1035.33 --> 2, 1487.39 --> 10.8906, 1130.25 --> 5, 1205.6 --> 2.4, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1.5 --> 1.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1.5 --> 1.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 111.289 sec CPU time.
[LOG] Overall execution time: 112 sec real time.
Synthesis time: 112.22 sec (Real time) / 111.78 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 10000.00 sec (Real time) / 9908.43 sec (User CPU time)
BLIMC-Model-checking: 0 (exit code: 137)
IC3 Model-checking time: 10000.00 sec (Real time) / 9970.03 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 1572 52 0 1 1520
Raw AIGER output size: aag 2858 26 0 1 2815
=====================  mult14.aag =====================
[LOG] Relation determinization time: 295.034 sec CPU time.
[LOG] Relation determinization time: 296 sec real time.
[LOG] Final circuit size: 1554 new AND gates.
[LOG] Size before ABC: 1773 AND gates.
[LOG] Size after ABC: 1548 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 294.801/293 sec (0.032518/0 sec, 0.307445/0 sec, 0.265644/0 sec, 0.038002/0 sec, 0.183232/0 sec, 0.443836/1 sec, 0.548456/0 sec, 0.586/1 sec, 0.082181/0 sec, 0.576742/1 sec, 1.1721/1 sec, 0.281735/0 sec, 0.638593/1 sec, 0.686739/0 sec, 0.625712/1 sec, 0.422891/0 sec, 0.051192/1 sec, 0.699497/0 sec, 0.248229/0 sec, 0.898573/0 sec, 0.536192/1 sec, 1.54112/1 sec, 0.286235/0 sec, 0.943003/1 sec, 0.187899/0 sec, 0.114384/0 sec, 1.9455/2 sec, 0.560789/1 sec, 11.4805/11 sec, 13.3079/13 sec, 15.8886/16 sec, 18.0429/18 sec, 20.8741/21 sec, 14.6452/15 sec, 23.702/24 sec, 17.0627/17 sec, 15.4554/15 sec, 20.9698/21 sec, 17.6452/18 sec, 10.4709/11 sec, 16.0025/16 sec, 14.694/14 sec, 8.37709/9 sec, 11.7243/12 sec, 5.84749/5 sec, 6.24287/7 sec, 4.84972/5 sec, 3.02742/3 sec, 2.9607/3 sec, 1.70456/1 sec, 1.50005/2 sec, 0.940267/1 sec, 0.92698/1 sec, 0.996153/1 sec, 0.235258/0 sec, 0.322113/0 sec )
[LOG] Nr of iterations: 756 (5, 33, 27, 7, 22, 41, 43, 42, 6, 35, 65, 15, 31, 31, 20, 19, 2, 26, 12, 27, 10, 49, 12, 36, 8, 5, 54, 26, 2, 2, 3, 2, 2, 1, 2, 1, 1, 2, 2, 1, 2, 2, 1, 2, 1, 1, 2, 1, 2, 2, 1, 2, 1, 2, 2, 2 )
[LOG] Total clause computation time: 116.245/116 sec (0.004087/0.004087 sec, 0.030407/0.030407 sec, 0.02659/0.02659 sec, 0.005968/0.005968 sec, 0.022774/0.022774 sec, 0.044805/0.044805 sec, 0.051289/0.051289 sec, 0.055085/0.055085 sec, 0.007268/0.007268 sec, 0.046606/0.046606 sec, 0.092313/0.092313 sec, 0.021412/0.021412 sec, 0.047119/0.047119 sec, 0.050295/0.050295 sec, 0.031485/0.031485 sec, 0.030899/0.030899 sec, 0.002635/0.002635 sec, 0.044367/0.044367 sec, 0.022788/0.022788 sec, 0.046119/0.046119 sec, 0.021209/0.021209 sec, 0.079646/0.079646 sec, 0.018086/0.018086 sec, 0.059671/0.059671 sec, 0.019283/0.019283 sec, 0.013894/0.013894 sec, 0.085634/0.085634 sec, 0.043425/0.043425 sec, 2.6799/2.6799 sec, 5.58095/5.58095 sec, 6.05646/6.05646 sec, 7.2313/7.2313 sec, 7.99514/7.99514 sec, 6.7901/6.7901 sec, 7.51121/7.51121 sec, 9.76055/9.76055 sec, 7.00393/7.00393 sec, 6.96068/6.96068 sec, 5.31313/5.31313 sec, 5.02858/5.02858 sec, 5.9482/5.9482 sec, 4.9418/4.9418 sec, 4.15083/4.15083 sec, 5.00274/5.00274 sec, 3.32632/3.32632 sec, 3.40501/3.40501 sec, 2.2752/2.2752 sec, 1.82389/1.82389 sec, 1.77732/1.77732 sec, 1.06001/1.06001 sec, 1.1321/1.1321 sec, 0.732377/0.732377 sec, 0.686292/0.686292 sec, 0.822044/0.822044 sec, 0.178662/0.178662 sec, 0.045127/0.045127 sec )
[LOG] Total clause minimization time: 177.007/174 sec (0.014179/0.014179 sec, 0.260083/0.260083 sec, 0.222307/0.222307 sec, 0.01438/0.01438 sec, 0.142628/0.142628 sec, 0.378707/0.378707 sec, 0.474336/0.474336 sec, 0.50443/0.50443 sec, 0.047486/0.047486 sec, 0.500903/0.500903 sec, 1.0455/1.0455 sec, 0.226551/0.226551 sec, 0.553921/0.553921 sec, 0.595526/0.595526 sec, 0.555069/0.555069 sec, 0.348819/0.348819 sec, 0.003488/0.003488 sec, 0.605456/0.605456 sec, 0.177277/0.177277 sec, 0.801433/0.801433 sec, 0.459699/0.459699 sec, 1.40249/1.40249 sec, 0.208349/0.208349 sec, 0.819756/0.819756 sec, 0.105409/0.105409 sec, 0.037432/0.037432 sec, 1.78965/1.78965 sec, 0.453986/0.453986 sec, 8.7723/8.7723 sec, 7.70659/7.70659 sec, 9.81182/9.81182 sec, 10.7899/10.7899 sec, 12.858/12.858 sec, 7.83434/7.83434 sec, 16.1718/16.1718 sec, 7.28392/7.28392 sec, 8.43423/8.43423 sec, 13.9912/13.9912 sec, 12.3139/12.3139 sec, 5.42737/5.42737 sec, 10.0389/10.0389 sec, 9.73713/9.73713 sec, 4.21289/4.21289 sec, 6.70946/6.70946 sec, 2.5082/2.5082 sec, 2.82465/2.82465 sec, 2.56182/2.56182 sec, 1.19224/1.19224 sec, 1.17203/1.17203 sec, 0.633121/0.633121 sec, 0.358094/0.358094 sec, 0.198587/0.198587 sec, 0.232112/0.232112 sec, 0.165299/0.165299 sec, 0.048399/0.048399 sec, 0.269484/0.269484 sec )
[LOG] Total clause size reduction: 1278817 --> 8797 (7584 --> 26, 60672 --> 371, 49374 --> 304, 11388 --> 26, 39417 --> 210, 74920 --> 465, 78834 --> 529, 76793 --> 553, 9335 --> 51, 63988 --> 501, 120448 --> 907, 26292 --> 211, 56820 --> 472, 56370 --> 456, 35454 --> 291, 33660 --> 250, 1894 --> 1, 45725 --> 408, 20086 --> 145, 49192 --> 399, 16659 --> 103, 90720 --> 711, 20790 --> 143, 66185 --> 441, 12635 --> 76, 7164 --> 21, 99746 --> 473, 46625 --> 206, 2 --> 2, 2 --> 2, 3 --> 3, 2 --> 2, 2 --> 2, 1 --> 1, 2 --> 2, 1 --> 1, 1 --> 1, 2 --> 2, 2 --> 2, 1 --> 1, 2 --> 2, 2 --> 2, 1 --> 1, 2 --> 2, 1 --> 1, 1 --> 1, 2 --> 2, 1 --> 1, 2 --> 2, 2 --> 2, 1 --> 1, 2 --> 2, 1 --> 1, 2 --> 2, 2 --> 2, 2 --> 2 )
[LOG] Average clause size reduction: 1691.56 --> 11.6362 (1516.8 --> 5.2, 1838.55 --> 11.2424, 1828.67 --> 11.2593, 1626.86 --> 3.71429, 1791.68 --> 9.54545, 1827.32 --> 11.3415, 1833.35 --> 12.3023, 1828.4 --> 13.1667, 1555.83 --> 8.5, 1828.23 --> 14.3143, 1853.05 --> 13.9538, 1752.8 --> 14.0667, 1832.9 --> 15.2258, 1818.39 --> 14.7097, 1772.7 --> 14.55, 1771.58 --> 13.1579, 947 --> 0.5, 1758.65 --> 15.6923, 1673.83 --> 12.0833, 1821.93 --> 14.7778, 1665.9 --> 10.3, 1851.43 --> 14.5102, 1732.5 --> 11.9167, 1838.47 --> 12.25, 1579.38 --> 9.5, 1432.8 --> 4.2, 1847.15 --> 8.75926, 1793.27 --> 7.92308, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 295.047 sec CPU time.
[LOG] Overall execution time: 297 sec real time.
Synthesis time: 296.51 sec (Real time) / 295.62 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 10000.02 sec (Real time) / 9909.58 sec (User CPU time)
BLIMC-Model-checking: 0 (exit code: 137)
IC3 Model-checking time: 10000.00 sec (Real time) / 9970.12 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 1904 56 0 1 1848
Raw AIGER output size: aag 3452 28 0 1 3402
=====================  mult15.aag =====================
[LOG] Relation determinization time: 778.155 sec CPU time.
[LOG] Relation determinization time: 781 sec real time.
[LOG] Final circuit size: 1723 new AND gates.
[LOG] Size before ABC: 1922 AND gates.
[LOG] Size after ABC: 1710 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 777.841/781 sec (0.04739/0 sec, 0.037898/0 sec, 0.144667/0 sec, 0.667664/1 sec, 1.37749/1 sec, 0.179682/1 sec, 0.477033/0 sec, 0.316038/0 sec, 2.09215/3 sec, 0.722648/0 sec, 0.292984/1 sec, 0.498194/0 sec, 1.7617/2 sec, 0.224338/0 sec, 0.249276/0 sec, 0.911304/1 sec, 1.55513/2 sec, 1.09207/1 sec, 0.291106/0 sec, 0.30709/1 sec, 2.72909/2 sec, 0.47316/1 sec, 0.595377/0 sec, 0.215147/1 sec, 2.26792/2 sec, 0.930152/1 sec, 0.463808/0 sec, 0.585686/1 sec, 4.76516/5 sec, 1.77756/1 sec, 30.7293/31 sec, 32.5699/33 sec, 43.5905/44 sec, 40.2162/40 sec, 48.8227/49 sec, 50.7309/51 sec, 36.4427/36 sec, 49.4244/50 sec, 37.9062/38 sec, 53.0442/53 sec, 36.0555/36 sec, 52.0002/53 sec, 28.1621/28 sec, 30.5106/30 sec, 27.2874/28 sec, 36.0832/36 sec, 27.2187/27 sec, 18.822/19 sec, 13.6365/14 sec, 12.4227/12 sec, 8.78097/9 sec, 7.21436/7 sec, 6.7775/7 sec, 6.79739/7 sec, 3.85954/4 sec, 3.16644/3 sec, 2.34891/2 sec, 2.12749/3 sec, 1.6242/1 sec, 1.41975/2 sec )
[LOG] Nr of iterations: 1056 (6, 6, 17, 54, 119, 15, 33, 19, 110, 37, 15, 24, 49, 10, 9, 29, 44, 26, 6, 12, 55, 8, 15, 7, 61, 35, 16, 19, 102, 50, 2, 1, 2, 2, 2, 2, 1, 1, 1, 2, 1, 2, 1, 1, 1, 3, 2, 2, 1, 2, 2, 2, 2, 1, 2, 1, 1, 2, 1, 2 )
[LOG] Total clause computation time: 329.51/327 sec (0.005093/0.005093 sec, 0.005234/0.005234 sec, 0.015788/0.015788 sec, 0.05713/0.05713 sec, 0.131299/0.131299 sec, 0.016962/0.016962 sec, 0.037653/0.037653 sec, 0.024343/0.024343 sec, 0.156789/0.156789 sec, 0.062116/0.062116 sec, 0.028208/0.028208 sec, 0.042108/0.042108 sec, 0.078227/0.078227 sec, 0.015793/0.015793 sec, 0.015093/0.015093 sec, 0.052773/0.052773 sec, 0.082117/0.082117 sec, 0.053362/0.053362 sec, 0.010266/0.010266 sec, 0.019788/0.019788 sec, 0.102061/0.102061 sec, 0.013627/0.013627 sec, 0.031654/0.031654 sec, 0.018616/0.018616 sec, 0.105076/0.105076 sec, 0.060235/0.060235 sec, 0.029525/0.029525 sec, 0.039839/0.039839 sec, 0.19548/0.19548 sec, 0.099441/0.099441 sec, 8.22316/8.22316 sec, 14.975/14.975 sec, 18.2747/18.2747 sec, 14.8955/14.8955 sec, 19.6148/19.6148 sec, 22.5688/22.5688 sec, 17.1878/17.1878 sec, 20.9857/20.9857 sec, 17.8893/17.8893 sec, 17.224/17.224 sec, 14.4682/14.4682 sec, 17.0729/17.0729 sec, 14.8281/14.8281 sec, 17.8905/17.8905 sec, 14.5386/14.5386 sec, 10.912/10.912 sec, 11.4153/11.4153 sec, 8.60192/8.60192 sec, 9.29229/9.29229 sec, 6.2859/6.2859 sec, 5.57119/5.57119 sec, 4.59974/4.59974 sec, 4.28606/4.28606 sec, 5.5526/5.5526 sec, 2.81395/2.81395 sec, 2.57555/2.57555 sec, 1.96825/1.96825 sec, 1.83487/1.83487 sec, 1.50521/1.50521 sec, 0.052112/0.052112 sec )
[LOG] Total clause minimization time: 446.222/452 sec (0.027182/0.027182 sec, 0.018027/0.018027 sec, 0.112798/0.112798 sec, 0.590858/0.590858 sec, 1.21974/1.21974 sec, 0.139363/0.139363 sec, 0.412992/0.412992 sec, 0.264391/0.264391 sec, 1.89972/1.89972 sec, 0.623854/0.623854 sec, 0.22679/0.22679 sec, 0.415545/0.415545 sec, 1.63824/1.63824 sec, 0.163432/0.163432 sec, 0.186978/0.186978 sec, 0.807687/0.807687 sec, 1.41828/1.41828 sec, 0.981848/0.981848 sec, 0.222561/0.222561 sec, 0.227221/0.227221 sec, 2.56102/2.56102 sec, 0.395242/0.395242 sec, 0.496188/0.496188 sec, 0.126216/0.126216 sec, 2.08894/2.08894 sec, 0.792918/0.792918 sec, 0.355136/0.355136 sec, 0.463635/0.463635 sec, 4.4783/4.4783 sec, 1.5844/1.5844 sec, 22.4638/22.4638 sec, 17.5643/17.5643 sec, 25.2845/25.2845 sec, 25.2907/25.2907 sec, 29.1795/29.1795 sec, 28.1355/28.1355 sec, 19.2279/19.2279 sec, 28.4134/28.4134 sec, 19.9924/19.9924 sec, 35.7977/35.7977 sec, 21.5656/21.5656 sec, 34.9064/34.9064 sec, 13.3132/13.3132 sec, 12.6011/12.6011 sec, 12.7292/12.7292 sec, 25.1523/25.1523 sec, 15.7799/15.7799 sec, 10.2031/10.2031 sec, 4.32829/4.32829 sec, 6.1212/6.1212 sec, 3.19438/3.19438 sec, 2.60026/2.60026 sec, 2.47724/2.47724 sec, 1.23124/1.23124 sec, 1.03238/1.03238 sec, 0.57885/0.57885 sec, 0.369114/0.369114 sec, 0.281632/0.281632 sec, 0.108659/0.108659 sec, 1.35842/1.35842 sec )
[LOG] Total clause size reduction: 1996385 --> 13425 (10270 --> 45, 10270 --> 20, 32928 --> 195, 109021 --> 693, 241664 --> 1456, 28560 --> 165, 65536 --> 434, 36594 --> 275, 222578 --> 1652, 73224 --> 574, 28476 --> 194, 46805 --> 365, 98496 --> 778, 18405 --> 130, 16392 --> 122, 56924 --> 472, 88365 --> 746, 51275 --> 405, 10255 --> 77, 21846 --> 157, 110376 --> 864, 14336 --> 69, 27650 --> 201, 11844 --> 68, 122040 --> 862, 69564 --> 436, 30540 --> 144, 35460 --> 218, 206141 --> 1039, 100499 --> 518, 2 --> 2, 1 --> 1, 2 --> 2, 2 --> 2, 2 --> 2, 2 --> 2, 1 --> 1, 1 --> 1, 1 --> 1, 2 --> 2, 1 --> 1, 2 --> 2, 1 --> 1, 1 --> 1, 1 --> 1, 5 --> 5, 3 --> 3, 2 --> 2, 1 --> 1, 2 --> 2, 2 --> 2, 2 --> 2, 2 --> 2, 1 --> 1, 2 --> 2, 1 --> 1, 1 --> 1, 2 --> 2, 1 --> 1, 2 --> 2 )
[LOG] Average clause size reduction: 1890.52 --> 12.7131 (1711.67 --> 7.5, 1711.67 --> 3.33333, 1936.94 --> 11.4706, 2018.91 --> 12.8333, 2030.79 --> 12.2353, 1904 --> 11, 1985.94 --> 13.1515, 1926 --> 14.4737, 2023.44 --> 15.0182, 1979.03 --> 15.5135, 1898.4 --> 12.9333, 1950.21 --> 15.2083, 2010.12 --> 15.8776, 1840.5 --> 13, 1821.33 --> 13.5556, 1962.9 --> 16.2759, 2008.3 --> 16.9545, 1972.12 --> 15.5769, 1709.17 --> 12.8333, 1820.5 --> 13.0833, 2006.84 --> 15.7091, 1792 --> 8.625, 1843.33 --> 13.4, 1692 --> 9.71429, 2000.66 --> 14.1311, 1987.54 --> 12.4571, 1908.75 --> 9, 1866.32 --> 11.4737, 2020.99 --> 10.1863, 2009.98 --> 10.36, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1.66667 --> 1.66667, 1.5 --> 1.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 778.17 sec CPU time.
[LOG] Overall execution time: 781 sec real time.
Synthesis time: 781.23 sec (Real time) / 778.73 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 10000.01 sec (Real time) / 9906.18 sec (User CPU time)
BLIMC-Model-checking: 0 (exit code: 137)
IC3 Model-checking time: 10000.01 sec (Real time) / 9969.96 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 2063 60 0 1 2003
Raw AIGER output size: aag 3773 30 0 1 3726
=====================  mult16.aag =====================
[LOG] Relation determinization time: 268.629 sec CPU time.
[LOG] Relation determinization time: 270 sec real time.
[LOG] Final circuit size: 2118 new AND gates.
[LOG] Size before ABC: 2367 AND gates.
[LOG] Size after ABC: 2111 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 268.325/268 sec (0.52646/0 sec, 0.086589/0 sec, 0.545898/1 sec, 0.173451/0 sec, 0.505908/0 sec, 0.52932/1 sec, 0.304886/0 sec, 0.464155/1 sec, 0.347227/0 sec, 0.573935/1 sec, 0.170976/0 sec, 0.105279/0 sec, 0.186217/0 sec, 0.750888/1 sec, 0.733246/1 sec, 0.854349/0 sec, 0.60318/1 sec, 0.972068/1 sec, 1.141/1 sec, 0.868741/1 sec, 0.602016/1 sec, 0.251998/0 sec, 1.15178/1 sec, 0.335041/0 sec, 0.179899/1 sec, 0.609352/0 sec, 0.607433/1 sec, 0.542456/0 sec, 0.180593/1 sec, 0.592303/0 sec, 0.132719/0 sec, 0.997185/1 sec, 11.6413/12 sec, 12.0393/12 sec, 15.1829/15 sec, 12.9346/13 sec, 14.0658/14 sec, 15.3728/16 sec, 14.885/15 sec, 12.7004/13 sec, 11.4297/11 sec, 19.3483/19 sec, 10.4129/11 sec, 13.0493/13 sec, 18.4389/18 sec, 9.4543/10 sec, 9.01885/9 sec, 10.4973/10 sec, 9.61852/9 sec, 7.47125/8 sec, 6.31879/6 sec, 3.25783/3 sec, 2.71741/3 sec, 2.44814/2 sec, 2.01551/2 sec, 1.4945/2 sec, 1.2032/1 sec, 1.11277/1 sec, 0.958329/1 sec, 0.710523/1 sec, 0.614938/1 sec, 0.612544/0 sec, 0.593433/1 sec, 0.078959/0 sec )
[LOG] Nr of iterations: 617 (56, 6, 39, 13, 26, 32, 18, 21, 17, 22, 8, 5, 10, 21, 20, 22, 18, 23, 16, 21, 12, 6, 32, 10, 4, 19, 17, 15, 7, 24, 4, 5, 7, 1, 1, 1, 1, 2, 1, 1, 1, 2, 1, 1, 2, 1, 1, 2, 2, 2, 1, 1, 1, 1, 2, 1, 1, 2, 1, 2, 1, 2, 1, 1 )
[LOG] Total clause computation time: 111.161/106 sec (0.071019/0.071019 sec, 0.013347/0.013347 sec, 0.054581/0.054581 sec, 0.022863/0.022863 sec, 0.045219/0.045219 sec, 0.05469/0.05469 sec, 0.027202/0.027202 sec, 0.031442/0.031442 sec, 0.036527/0.036527 sec, 0.037347/0.037347 sec, 0.012126/0.012126 sec, 0.013874/0.013874 sec, 0.022123/0.022123 sec, 0.043669/0.043669 sec, 0.042393/0.042393 sec, 0.048126/0.048126 sec, 0.040884/0.040884 sec, 0.057544/0.057544 sec, 0.041947/0.041947 sec, 0.054222/0.054222 sec, 0.030766/0.030766 sec, 0.018239/0.018239 sec, 0.071613/0.071613 sec, 0.026571/0.026571 sec, 0.014623/0.014623 sec, 0.044933/0.044933 sec, 0.04128/0.04128 sec, 0.040555/0.040555 sec, 0.018144/0.018144 sec, 0.058586/0.058586 sec, 0.016315/0.016315 sec, 0.017908/0.017908 sec, 5.39215/5.39215 sec, 6.60028/6.60028 sec, 5.81579/5.81579 sec, 6.18586/6.18586 sec, 6.73866/6.73866 sec, 5.41771/5.41771 sec, 6.32652/6.32652 sec, 5.66812/5.66812 sec, 5.58673/5.58673 sec, 6.13565/6.13565 sec, 5.11266/5.11266 sec, 6.12838/6.12838 sec, 5.77767/5.77767 sec, 4.6848/4.6848 sec, 4.44339/4.44339 sec, 3.36746/3.36746 sec, 3.22665/3.22665 sec, 2.5358/2.5358 sec, 3.95661/3.95661 sec, 1.77483/1.77483 sec, 1.41812/1.41812 sec, 1.4912/1.4912 sec, 1.08914/1.08914 sec, 0.887805/0.887805 sec, 0.827455/0.827455 sec, 0.782181/0.782181 sec, 0.641034/0.641034 sec, 0.420936/0.420936 sec, 0.497368/0.497368 sec, 0.53432/0.53432 sec, 0.494341/0.494341 sec, 0.031051/0.031051 sec )
[LOG] Total clause minimization time: 155.139/159 sec (0.432429/0.432429 sec, 0.051663/0.051663 sec, 0.466677/0.466677 sec, 0.12603/0.12603 sec, 0.433475/0.433475 sec, 0.445624/0.445624 sec, 0.248035/0.248035 sec, 0.401546/0.401546 sec, 0.27802/0.27802 sec, 0.501113/0.501113 sec, 0.123125/0.123125 sec, 0.054716/0.054716 sec, 0.126539/0.126539 sec, 0.667331/0.667331 sec, 0.648259/0.648259 sec, 0.762272/0.762272 sec, 0.515928/0.515928 sec, 0.865072/0.865072 sec, 1.04736/1.04736 sec, 0.758655/0.758655 sec, 0.514552/0.514552 sec, 0.175614/0.175614 sec, 1.0172/1.0172 sec, 0.24445/0.24445 sec, 0.099882/0.099882 sec, 0.496219/0.496219 sec, 0.495819/0.495819 sec, 0.429425/0.429425 sec, 0.088414/0.088414 sec, 0.4569/0.4569 sec, 0.039436/0.039436 sec, 0.899979/0.899979 sec, 6.21402/6.21402 sec, 5.41776/5.41776 sec, 9.3468/9.3468 sec, 6.72884/6.72884 sec, 7.30761/7.30761 sec, 9.93413/9.93413 sec, 8.53994/8.53994 sec, 7.014/7.014 sec, 5.82565/5.82565 sec, 13.1955/13.1955 sec, 5.28434/5.28434 sec, 6.90502/6.90502 sec, 12.6451/12.6451 sec, 4.75325/4.75325 sec, 4.56016/4.56016 sec, 7.115/7.115 sec, 6.37776/6.37776 sec, 4.92166/4.92166 sec, 2.34893/2.34893 sec, 1.47039/1.47039 sec, 1.28691/1.28691 sec, 0.945201/0.945201 sec, 0.914948/0.914948 sec, 0.595719/0.595719 sec, 0.365382/0.365382 sec, 0.319961/0.319961 sec, 0.307064/0.307064 sec, 0.279555/0.279555 sec, 0.107917/0.107917 sec, 0.069092/0.069092 sec, 0.090181/0.090181 sec, 0.039103/0.039103 sec )
[LOG] Total clause size reduction: 1339847 --> 7598 (137775 --> 454, 12525 --> 68, 95152 --> 469, 29928 --> 158, 62600 --> 361, 77717 --> 398, 42500 --> 251, 49480 --> 322, 39776 --> 244, 51702 --> 346, 17213 --> 121, 10020 --> 50, 22545 --> 113, 50020 --> 349, 47519 --> 342, 52521 --> 358, 42483 --> 292, 54912 --> 353, 37395 --> 268, 49780 --> 354, 27269 --> 196, 12440 --> 83, 77376 --> 439, 22176 --> 119, 7437 --> 36, 44568 --> 238, 39968 --> 232, 34916 --> 201, 15030 --> 68, 57546 --> 226, 7506 --> 19, 10004 --> 22, 7 --> 7, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 2 --> 2, 1 --> 1, 1 --> 1, 1 --> 1, 2 --> 2, 1 --> 1, 1 --> 1, 2 --> 2, 1 --> 1, 1 --> 1, 2 --> 2, 2 --> 2, 2 --> 2, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 2 --> 2, 1 --> 1, 1 --> 1, 2 --> 2, 1 --> 1, 2 --> 2, 1 --> 1, 2 --> 2, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 2171.55 --> 12.3144 (2460.27 --> 8.10714, 2087.5 --> 11.3333, 2439.79 --> 12.0256, 2302.15 --> 12.1538, 2407.69 --> 13.8846, 2428.66 --> 12.4375, 2361.11 --> 13.9444, 2356.19 --> 15.3333, 2339.76 --> 14.3529, 2350.09 --> 15.7273, 2151.62 --> 15.125, 2004 --> 10, 2254.5 --> 11.3, 2381.9 --> 16.619, 2375.95 --> 17.1, 2387.32 --> 16.2727, 2360.17 --> 16.2222, 2387.48 --> 15.3478, 2337.19 --> 16.75, 2370.48 --> 16.8571, 2272.42 --> 16.3333, 2073.33 --> 13.8333, 2418 --> 13.7188, 2217.6 --> 11.9, 1859.25 --> 9, 2345.68 --> 12.5263, 2351.06 --> 13.6471, 2327.73 --> 13.4, 2147.14 --> 9.71429, 2397.75 --> 9.41667, 1876.5 --> 4.75, 2000.8 --> 4.4, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 268.647 sec CPU time.
[LOG] Overall execution time: 271 sec real time.
Synthesis time: 270.27 sec (Real time) / 269.37 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 10000.01 sec (Real time) / 9911.80 sec (User CPU time)
BLIMC-Model-checking: 0 (exit code: 137)
IC3 Model-checking time: 10000.01 sec (Real time) / 9970.21 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 2514 64 0 1 2450
Raw AIGER output size: aag 4625 32 0 1 4568
=====================  bs8n.aag =====================
[LOG] Relation determinization time: 0.00268 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000967/0 sec (0.000717/0 sec, 0.00025/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 4.2e-05/0 sec (4.2e-05/4.2e-05 sec, 0/0 sec )
[LOG] Total clause minimization time: 1.6e-05/0 sec (6e-06/6e-06 sec, 1e-05/1e-05 sec )
[LOG] Total clause size reduction: 71 --> 0 (71 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 23.6667 --> 0 (35.5 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.003787 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 95 4 9 1 82
Raw AIGER output size: aag 95 3 9 1 83
=====================  bs8y.aag =====================
[LOG] Relation determinization time: 0.00262 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000967/0 sec (0.00073/0 sec, 0.000237/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 4.3e-05/0 sec (4.2e-05/4.2e-05 sec, 1e-06/1e-06 sec )
[LOG] Total clause minimization time: 1.6e-05/0 sec (6e-06/6e-06 sec, 1e-05/1e-05 sec )
[LOG] Total clause size reduction: 69 --> 0 (69 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 23 --> 0 (34.5 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.00368 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 93 4 9 1 80
Raw AIGER output size: aag 93 3 9 1 81
=====================  bs16n.aag =====================
[LOG] Relation determinization time: 0.005153 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.00254/0 sec (0.001915/0 sec, 0.000625/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0.000105/0 sec (0.000105/0.000105 sec, 0/0 sec )
[LOG] Total clause minimization time: 3.1e-05/0 sec (1.2e-05/1.2e-05 sec, 1.9e-05/1.9e-05 sec )
[LOG] Total clause size reduction: 233 --> 0 (233 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 77.6667 --> 0 (116.5 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.007179 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 280 5 17 1 258
Raw AIGER output size: aag 280 4 17 1 259
=====================  bs16y.aag =====================
[LOG] Relation determinization time: 0.005301 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.002608/0 sec (0.001946/0 sec, 0.000662/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0.000113/0 sec (0.000112/0.000112 sec, 1e-06/1e-06 sec )
[LOG] Total clause minimization time: 3.3e-05/0 sec (1.3e-05/1.3e-05 sec, 2e-05/2e-05 sec )
[LOG] Total clause size reduction: 231 --> 0 (231 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 77 --> 0 (115.5 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.007416 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 278 5 17 1 256
Raw AIGER output size: aag 278 4 17 1 257
=====================  bs32n.aag =====================
[LOG] Relation determinization time: 0.010682 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.005961/0 sec (0.00454/0 sec, 0.001421/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0.000245/0 sec (0.000244/0.000244 sec, 1e-06/1e-06 sec )
[LOG] Total clause minimization time: 6.7e-05/0 sec (3e-05/3e-05 sec, 3.7e-05/3.7e-05 sec )
[LOG] Total clause size reduction: 554 --> 0 (554 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 184.667 --> 0 (277 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.015267 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 649 6 33 1 610
Raw AIGER output size: aag 649 5 33 1 611
=====================  bs32y.aag =====================
[LOG] Relation determinization time: 0.010619 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.005963/0 sec (0.004495/0 sec, 0.001468/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0.000242/0 sec (0.000242/0.000242 sec, 0/0 sec )
[LOG] Total clause minimization time: 7.1e-05/0 sec (3.4e-05/3.4e-05 sec, 3.7e-05/3.7e-05 sec )
[LOG] Total clause size reduction: 552 --> 0 (552 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 184 --> 0 (276 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.015178 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 647 6 33 1 608
Raw AIGER output size: aag 647 5 33 1 609
=====================  bs64n.aag =====================
[LOG] Relation determinization time: 0.025081 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.015474/0 sec (0.011782/0 sec, 0.003692/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0.000597/0 sec (0.000596/0.000596 sec, 1e-06/1e-06 sec )
[LOG] Total clause minimization time: 0.000139/0 sec (5.8e-05/5.8e-05 sec, 8.1e-05/8.1e-05 sec )
[LOG] Total clause size reduction: 1291 --> 0 (1291 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 430.333 --> 0 (645.5 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.037391 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1482 7 65 1 1410
Raw AIGER output size: aag 1482 6 65 1 1411
=====================  bs64y.aag =====================
[LOG] Relation determinization time: 0.025437 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.0156/0 sec (0.011899/0 sec, 0.003701/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0.000617/0 sec (0.000617/0.000617 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.000157/0 sec (7.3e-05/7.3e-05 sec, 8.4e-05/8.4e-05 sec )
[LOG] Total clause size reduction: 1289 --> 0 (1289 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 429.667 --> 0 (644.5 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.037991 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1480 7 65 1 1408
Raw AIGER output size: aag 1480 6 65 1 1409
=====================  bs128n.aag =====================
[LOG] Relation determinization time: 0.062358 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.0407/0 sec (0.03032/0 sec, 0.01038/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0.001826/0 sec (0.001826/0.001826 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.000302/0 sec (0.000133/0.000133 sec, 0.000169/0.000169 sec )
[LOG] Total clause size reduction: 2956 --> 0 (2956 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 985.333 --> 0 (1478 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.101423 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.25 sec (Real time) / 0.20 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.09 sec (Real time) / 0.09 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 3339 8 129 1 3202
Raw AIGER output size: aag 3339 7 129 1 3203
=====================  bs128y.aag =====================
[LOG] Relation determinization time: 0.063591 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.042119/0 sec (0.031853/0 sec, 0.010266/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0.001846/0 sec (0.001845/0.001845 sec, 1e-06/1e-06 sec )
[LOG] Total clause minimization time: 0.00029/0 sec (0.000123/0.000123 sec, 0.000167/0.000167 sec )
[LOG] Total clause size reduction: 2954 --> 0 (2954 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 984.667 --> 0 (1477 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.103337 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.25 sec (Real time) / 0.20 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.09 sec (Real time) / 0.09 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 3337 8 129 1 3200
Raw AIGER output size: aag 3337 7 129 1 3201
=====================  stay2n.aag =====================
[LOG] Relation determinization time: 0.002458 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000966/0 sec (0.00027/0 sec, 0.000196/0 sec, 0.000224/0 sec, 0.000106/0 sec, 8.6e-05/0 sec, 8.4e-05/0 sec )
[LOG] Nr of iterations: 5 (1, 1, 2, 0, 0, 1 )
[LOG] Total clause computation time: 2.9e-05/0 sec (0/0 sec, 0/0 sec, 2.8e-05/2.8e-05 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec )
[LOG] Total clause minimization time: 5e-06/0 sec (0/0 sec, 0/0 sec, 4e-06/4e-06 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec )
[LOG] Total clause size reduction: 36 --> 0 (0 --> 0, 0 --> 0, 36 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 7.2 --> 0 (0 --> 0, 0 --> 0, 18 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.003298 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 40 5 4 1 31
Raw AIGER output size: aag 40 2 4 1 34
=====================  stay2y.aag =====================
[LOG] Relation determinization time: 0.002024 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000647/0 sec (0.000189/0 sec, 0.000127/0 sec, 0.000143/0 sec, 7.2e-05/0 sec, 5.9e-05/0 sec, 5.7e-05/0 sec )
[LOG] Nr of iterations: 5 (1, 1, 2, 0, 0, 1 )
[LOG] Total clause computation time: 1.6e-05/0 sec (1e-06/1e-06 sec, 0/0 sec, 1.4e-05/1.4e-05 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec )
[LOG] Total clause minimization time: 5e-06/0 sec (0/0 sec, 0/0 sec, 4e-06/4e-06 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec )
[LOG] Total clause size reduction: 26 --> 0 (0 --> 0, 0 --> 0, 26 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 5.2 --> 0 (0 --> 0, 0 --> 0, 13 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.002845 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 26 5 4 1 17
Raw AIGER output size: aag 26 2 4 1 20
=====================  stay4n.aag =====================
[LOG] Relation determinization time: 0.005678 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 5 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.003567/0 sec (0.000648/0 sec, 0.000489/0 sec, 0.000494/0 sec, 0.00046/0 sec, 0.000503/0 sec, 0.000233/0 sec, 0.000185/0 sec, 0.000184/0 sec, 0.000181/0 sec, 0.00019/0 sec )
[LOG] Nr of iterations: 7 (1, 1, 1, 1, 2, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 5.5e-05/0 sec (1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 5.3e-05/5.3e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 9e-06/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 8e-06/8e-06 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec )
[LOG] Total clause size reduction: 95 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 95 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 13.5714 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 47.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.006784 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 99 9 6 1 84
Raw AIGER output size: aag 99 4 6 1 89
=====================  stay4y.aag =====================
[LOG] Relation determinization time: 0.004402 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 5 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.002576/0 sec (0.000457/0 sec, 0.000333/0 sec, 0.000346/0 sec, 0.000335/0 sec, 0.000372/0 sec, 0.00017/0 sec, 0.00014/0 sec, 0.000141/0 sec, 0.000139/0 sec, 0.000143/0 sec )
[LOG] Nr of iterations: 7 (1, 1, 1, 1, 2, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 4.7e-05/0 sec (1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 4.3e-05/4.3e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec )
[LOG] Total clause minimization time: 7e-06/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 6e-06/6e-06 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec )
[LOG] Total clause size reduction: 72 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 72 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 10.2857 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 36 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.005378 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 72 9 6 1 57
Raw AIGER output size: aag 72 4 6 1 62
=====================  stay6n.aag =====================
[LOG] Relation determinization time: 0.01442 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.010745/0 sec (0.001409/0 sec, 0.001023/0 sec, 0.001035/0 sec, 0.001139/0 sec, 0.001048/0 sec, 0.001028/0 sec, 0.001118/0 sec, 0.000493/0 sec, 0.000413/0 sec, 0.000408/0 sec, 0.000407/0 sec, 0.000404/0 sec, 0.000409/0 sec, 0.000411/0 sec )
[LOG] Nr of iterations: 9 (1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.00011/0 sec (1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 0.000105/0.000105 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec )
[LOG] Total clause minimization time: 1.7e-05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1.7e-05/1.7e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 215 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 215 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 23.8889 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 107.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.016087 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 219 13 8 1 198
Raw AIGER output size: aag 219 6 8 1 205
=====================  stay6y.aag =====================
[LOG] Relation determinization time: 0.010448 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.007372/0 sec (0.000962/0 sec, 0.000703/0 sec, 0.000749/0 sec, 0.000726/0 sec, 0.000713/0 sec, 0.000729/0 sec, 0.000778/0 sec, 0.000337/0 sec, 0.000293/0 sec, 0.000273/0 sec, 0.000278/0 sec, 0.000276/0 sec, 0.000275/0 sec, 0.00028/0 sec )
[LOG] Nr of iterations: 9 (1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 6.6e-05/0 sec (0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 6.3e-05/6.3e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 1.5e-05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1.4e-05/1.4e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec )
[LOG] Total clause size reduction: 149 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 149 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 16.5556 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 74.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.011848 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 149 13 8 1 128
Raw AIGER output size: aag 149 6 8 1 135
=====================  stay8n.aag =====================
[LOG] Relation determinization time: 0.033415 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 9 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.027271/0 sec (0.002521/0 sec, 0.002224/0 sec, 0.002197/0 sec, 0.002323/0 sec, 0.002225/0 sec, 0.002223/0 sec, 0.002205/0 sec, 0.002167/0 sec, 0.002354/0 sec, 0.000874/0 sec, 0.000744/0 sec, 0.000769/0 sec, 0.000748/0 sec, 0.000735/0 sec, 0.000737/0 sec, 0.000732/0 sec, 0.00075/0 sec, 0.000743/0 sec )
[LOG] Nr of iterations: 11 (1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.000187/0 sec (1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 2e-06/2e-06 sec, 0.000178/0.000178 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec )
[LOG] Total clause minimization time: 2.8e-05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 2.7e-05/2.7e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec )
[LOG] Total clause size reduction: 399 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 399 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 36.2727 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 199.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.036104 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 403 17 10 1 376
Raw AIGER output size: aag 403 8 10 1 385
=====================  stay8y.aag =====================
[LOG] Relation determinization time: 0.022272 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 9 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.017833/1 sec (0.001672/1 sec, 0.001455/0 sec, 0.001429/0 sec, 0.001475/0 sec, 0.001456/0 sec, 0.001477/0 sec, 0.001457/0 sec, 0.00144/0 sec, 0.001554/0 sec, 0.000584/0 sec, 0.000481/0 sec, 0.000483/0 sec, 0.000477/0 sec, 0.000492/0 sec, 0.000477/0 sec, 0.000478/0 sec, 0.000469/0 sec, 0.000477/0 sec )
[LOG] Nr of iterations: 11 (1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.000109/0 sec (1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0.000102/0.000102 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 2.1e-05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 2e-05/2e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec )
[LOG] Total clause size reduction: 264 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 264 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 24 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 132 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.024344 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 264 17 10 1 237
Raw AIGER output size: aag 264 8 10 1 246
=====================  stay10n.aag =====================
[LOG] Relation determinization time: 0.06752 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.057254/0 sec (0.004269/0 sec, 0.003843/0 sec, 0.00381/0 sec, 0.003945/0 sec, 0.00391/0 sec, 0.003901/0 sec, 0.003901/0 sec, 0.00395/0 sec, 0.003923/0 sec, 0.003953/0 sec, 0.004155/0 sec, 0.001477/0 sec, 0.001247/0 sec, 0.001207/0 sec, 0.001194/0 sec, 0.001228/0 sec, 0.001202/0 sec, 0.001228/0 sec, 0.001227/0 sec, 0.001231/0 sec, 0.00121/0 sec, 0.001243/0 sec )
[LOG] Nr of iterations: 13 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.000346/0 sec (3e-06/3e-06 sec, 2e-06/2e-06 sec, 1e-06/1e-06 sec, 2e-06/2e-06 sec, 3e-06/3e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 0.000325/0.000325 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 3.5e-05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 3.3e-05/3.3e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 2e-06/2e-06 sec )
[LOG] Total clause size reduction: 647 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 647 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 49.7692 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 323.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.071906 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.21 sec (Real time) / 0.17 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 651 21 12 1 618
Raw AIGER output size: aag 651 10 12 1 629
=====================  stay10y.aag =====================
[LOG] Relation determinization time: 0.041545 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.034593/0 sec (0.002667/0 sec, 0.002256/0 sec, 0.002299/0 sec, 0.002264/0 sec, 0.00239/0 sec, 0.002385/0 sec, 0.00229/0 sec, 0.002329/0 sec, 0.00234/0 sec, 0.002273/0 sec, 0.002503/0 sec, 0.000924/0 sec, 0.000778/0 sec, 0.000779/0 sec, 0.000753/0 sec, 0.000763/0 sec, 0.000748/0 sec, 0.00079/0 sec, 0.000753/0 sec, 0.000768/0 sec, 0.000755/0 sec, 0.000786/0 sec )
[LOG] Nr of iterations: 13 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.00016/0 sec (1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 2e-06/2e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 2e-06/2e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 0.00015/0.00015 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 2.9e-05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 2.7e-05/2.7e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 2e-06/2e-06 sec )
[LOG] Total clause size reduction: 415 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 415 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 31.9231 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 207.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.044588 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 415 21 12 1 382
Raw AIGER output size: aag 415 10 12 1 393
=====================  stay12n.aag =====================
[LOG] Relation determinization time: 0.123748 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 13 new AND gates.
[LOG] Size before ABC: 13 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.106938/0 sec (0.006446/0 sec, 0.006048/0 sec, 0.006089/0 sec, 0.00619/0 sec, 0.006408/0 sec, 0.00633/0 sec, 0.006334/0 sec, 0.006365/0 sec, 0.006402/0 sec, 0.006416/0 sec, 0.006534/0 sec, 0.006477/0 sec, 0.006836/0 sec, 0.002285/0 sec, 0.001815/0 sec, 0.001836/0 sec, 0.001796/0 sec, 0.001848/0 sec, 0.001797/0 sec, 0.00181/0 sec, 0.001792/0 sec, 0.00183/0 sec, 0.001788/0 sec, 0.001827/0 sec, 0.001801/0 sec, 0.001838/0 sec )
[LOG] Nr of iterations: 15 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.000521/0 sec (4e-06/4e-06 sec, 3e-06/3e-06 sec, 4e-06/4e-06 sec, 3e-06/3e-06 sec, 3e-06/3e-06 sec, 3e-06/3e-06 sec, 3e-06/3e-06 sec, 4e-06/4e-06 sec, 3e-06/3e-06 sec, 3e-06/3e-06 sec, 4e-06/4e-06 sec, 3e-06/3e-06 sec, 0.000481/0.000481 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 5e-05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 4.7e-05/4.7e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 3e-06/3e-06 sec )
[LOG] Total clause size reduction: 959 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 959 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 63.9333 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 479.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.130329 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.27 sec (Real time) / 0.23 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 963 25 14 1 924
Raw AIGER output size: aag 963 12 14 1 937
=====================  stay12y.aag =====================
[LOG] Relation determinization time: 0.071898 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 13 new AND gates.
[LOG] Size before ABC: 13 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.0615/0 sec (0.003956/0 sec, 0.003461/0 sec, 0.003454/0 sec, 0.003539/0 sec, 0.003607/0 sec, 0.0036/0 sec, 0.003483/0 sec, 0.003473/0 sec, 0.003599/0 sec, 0.003616/0 sec, 0.003636/0 sec, 0.003582/0 sec, 0.003704/0 sec, 0.001364/0 sec, 0.001104/0 sec, 0.001112/0 sec, 0.001111/0 sec, 0.001114/0 sec, 0.001121/0 sec, 0.001124/0 sec, 0.001103/0 sec, 0.001142/0 sec, 0.001109/0 sec, 0.001119/0 sec, 0.001102/0 sec, 0.001165/0 sec )
[LOG] Nr of iterations: 15 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.000231/0 sec (2e-06/2e-06 sec, 2e-06/2e-06 sec, 1e-06/1e-06 sec, 2e-06/2e-06 sec, 1e-06/1e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 3e-06/3e-06 sec, 0.00021/0.00021 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec )
[LOG] Total clause minimization time: 3.1e-05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 2.9e-05/2.9e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 2e-06/2e-06 sec )
[LOG] Total clause size reduction: 602 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 602 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 40.1333 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 301 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.076314 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.22 sec (Real time) / 0.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 602 25 14 1 563
Raw AIGER output size: aag 602 12 14 1 576
=====================  stay14n.aag =====================
[LOG] Relation determinization time: 0.207072 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.179662/0 sec (0.009042/0 sec, 0.008817/0 sec, 0.008924/0 sec, 0.008646/0 sec, 0.009506/0 sec, 0.009513/0 sec, 0.00953/0 sec, 0.009516/0 sec, 0.009626/0 sec, 0.009661/0 sec, 0.009569/0 sec, 0.009458/0 sec, 0.009735/0 sec, 0.009784/0 sec, 0.010037/0 sec, 0.003313/0 sec, 0.002531/0 sec, 0.002503/0 sec, 0.002495/0 sec, 0.002501/0 sec, 0.002459/0 sec, 0.002503/0 sec, 0.002524/0 sec, 0.002481/0 sec, 0.002495/0 sec, 0.002532/0 sec, 0.002473/0 sec, 0.002516/0 sec, 0.002469/0 sec, 0.002503/0 sec )
[LOG] Nr of iterations: 17 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.000666/0 sec (4e-06/4e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 3e-06/3e-06 sec, 4e-06/4e-06 sec, 3e-06/3e-06 sec, 3e-06/3e-06 sec, 3e-06/3e-06 sec, 5e-06/5e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 0.000613/0.000613 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 5.8e-05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 5.5e-05/5.5e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 3e-06/3e-06 sec )
[LOG] Total clause size reduction: 1335 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1335 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 78.5294 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 667.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.216649 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.36 sec (Real time) / 0.31 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1339 29 16 1 1294
Raw AIGER output size: aag 1339 14 16 1 1309
=====================  stay14y.aag =====================
[LOG] Relation determinization time: 0.120423 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.104706/0 sec (0.005478/0 sec, 0.005012/0 sec, 0.005078/0 sec, 0.005219/0 sec, 0.005361/0 sec, 0.005327/0 sec, 0.005374/0 sec, 0.005368/0 sec, 0.005519/0 sec, 0.005485/0 sec, 0.005573/0 sec, 0.005596/0 sec, 0.005628/0 sec, 0.005624/0 sec, 0.00582/0 sec, 0.001948/0 sec, 0.001542/0 sec, 0.001541/0 sec, 0.001491/0 sec, 0.001518/0 sec, 0.001504/0 sec, 0.001533/0 sec, 0.001522/0 sec, 0.001524/0 sec, 0.001512/0 sec, 0.001522/0 sec, 0.001499/0 sec, 0.001545/0 sec, 0.001494/0 sec, 0.001549/0 sec )
[LOG] Nr of iterations: 17 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.000329/0 sec (3e-06/3e-06 sec, 3e-06/3e-06 sec, 3e-06/3e-06 sec, 3e-06/3e-06 sec, 2e-06/2e-06 sec, 3e-06/3e-06 sec, 2e-06/2e-06 sec, 3e-06/3e-06 sec, 2e-06/2e-06 sec, 3e-06/3e-06 sec, 3e-06/3e-06 sec, 3e-06/3e-06 sec, 2e-06/2e-06 sec, 3e-06/3e-06 sec, 0.000291/0.000291 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 3.9e-05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 3.7e-05/3.7e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 2e-06/2e-06 sec )
[LOG] Total clause size reduction: 825 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 825 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 48.5294 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 412.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.126922 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.27 sec (Real time) / 0.22 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 825 29 16 1 780
Raw AIGER output size: aag 825 14 16 1 795
=====================  stay16n.aag =====================
[LOG] Relation determinization time: 0.33675 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 17 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.293314/0 sec (0.012598/0 sec, 0.012318/0 sec, 0.012753/0 sec, 0.012914/0 sec, 0.013428/0 sec, 0.013435/0 sec, 0.013737/0 sec, 0.013651/0 sec, 0.013835/0 sec, 0.013836/0 sec, 0.01388/0 sec, 0.014169/0 sec, 0.013956/0 sec, 0.014293/0 sec, 0.014216/0 sec, 0.014509/0 sec, 0.015161/0 sec, 0.005084/0 sec, 0.0035/0 sec, 0.003493/0 sec, 0.003456/0 sec, 0.003511/0 sec, 0.003446/0 sec, 0.003496/0 sec, 0.003442/0 sec, 0.003466/0 sec, 0.003408/0 sec, 0.003505/0 sec, 0.003446/0 sec, 0.003487/0 sec, 0.00346/0 sec, 0.003465/0 sec, 0.003437/0 sec, 0.003523/0 sec )
[LOG] Nr of iterations: 19 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.001245/0 sec (5e-06/5e-06 sec, 5e-06/5e-06 sec, 5e-06/5e-06 sec, 5e-06/5e-06 sec, 5e-06/5e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 6e-06/6e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 0.001173/0.001173 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec )
[LOG] Total clause minimization time: 7.2e-05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 6.9e-05/6.9e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 3e-06/3e-06 sec )
[LOG] Total clause size reduction: 1775 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1775 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 93.4211 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 887.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.350528 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.54 sec (Real time) / 0.46 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1779 33 18 1 1728
Raw AIGER output size: aag 1779 16 18 1 1745
=====================  stay16y.aag =====================
[LOG] Relation determinization time: 0.18742 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 17 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.164087/0 sec (0.007298/0 sec, 0.006742/0 sec, 0.006932/0 sec, 0.00707/0 sec, 0.007235/0 sec, 0.007378/0 sec, 0.007452/0 sec, 0.007583/0 sec, 0.007634/0 sec, 0.007681/0 sec, 0.007762/0 sec, 0.007921/0 sec, 0.007966/0 sec, 0.008033/0 sec, 0.008049/0 sec, 0.008054/0 sec, 0.008111/0 sec, 0.002675/0 sec, 0.002075/0 sec, 0.002038/0 sec, 0.002/0 sec, 0.002048/0 sec, 0.002025/0 sec, 0.002069/0 sec, 0.002012/0 sec, 0.002048/0 sec, 0.002024/0 sec, 0.002043/0 sec, 0.002005/0 sec, 0.002048/0 sec, 0.002016/0 sec, 0.002019/0 sec, 0.002008/0 sec, 0.002033/0 sec )
[LOG] Nr of iterations: 19 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.000442/0 sec (4e-06/4e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 3e-06/3e-06 sec, 4e-06/4e-06 sec, 3e-06/3e-06 sec, 2e-06/2e-06 sec, 4e-06/4e-06 sec, 3e-06/3e-06 sec, 3e-06/3e-06 sec, 3e-06/3e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 3e-06/3e-06 sec, 4e-06/4e-06 sec, 0.000386/0.000386 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 5e-05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 4.7e-05/4.7e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 3e-06/3e-06 sec )
[LOG] Total clause size reduction: 1084 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1084 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 57.0526 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 542 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.196075 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.34 sec (Real time) / 0.31 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1084 33 18 1 1033
Raw AIGER output size: aag 1084 16 18 1 1050
=====================  stay18n.aag =====================
[LOG] Relation determinization time: 0.507636 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 19 new AND gates.
[LOG] Size before ABC: 19 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.44503/1 sec (0.015896/0 sec, 0.016219/0 sec, 0.016798/0 sec, 0.017404/0 sec, 0.017976/0 sec, 0.018164/0 sec, 0.018109/0 sec, 0.018274/0 sec, 0.01881/0 sec, 0.018695/0 sec, 0.018777/0 sec, 0.018731/0 sec, 0.01885/0 sec, 0.019098/0 sec, 0.01952/1 sec, 0.019552/0 sec, 0.019888/0 sec, 0.020146/0 sec, 0.022134/0 sec, 0.007316/0 sec, 0.004715/0 sec, 0.004791/0 sec, 0.00466/0 sec, 0.00477/0 sec, 0.004614/0 sec, 0.004729/0 sec, 0.004673/0 sec, 0.004771/0 sec, 0.004655/0 sec, 0.004816/0 sec, 0.004634/0 sec, 0.004765/0 sec, 0.004649/0 sec, 0.004781/0 sec, 0.004594/0 sec, 0.004717/0 sec, 0.004594/0 sec, 0.004745/0 sec )
[LOG] Nr of iterations: 21 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.002628/0 sec (5e-06/5e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 5e-06/5e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 3e-06/3e-06 sec, 5e-06/5e-06 sec, 3e-06/3e-06 sec, 5e-06/5e-06 sec, 4e-06/4e-06 sec, 0.002553/0.002553 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec )
[LOG] Total clause minimization time: 9.6e-05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 9.3e-05/9.3e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 3e-06/3e-06 sec )
[LOG] Total clause size reduction: 2279 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 2279 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 108.524 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1139.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.527271 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.67 sec (Real time) / 0.62 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.09 sec (Real time) / 0.09 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2283 37 20 1 2226
Raw AIGER output size: aag 2283 18 20 1 2245
=====================  stay18y.aag =====================
[LOG] Relation determinization time: 0.2804 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 19 new AND gates.
[LOG] Size before ABC: 19 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.246552/0 sec (0.009204/0 sec, 0.008983/0 sec, 0.00911/0 sec, 0.009415/0 sec, 0.009696/0 sec, 0.010183/0 sec, 0.010126/0 sec, 0.010209/0 sec, 0.010401/0 sec, 0.010425/0 sec, 0.010562/0 sec, 0.010593/0 sec, 0.010839/0 sec, 0.010927/0 sec, 0.010944/0 sec, 0.01097/0 sec, 0.01119/0 sec, 0.011136/0 sec, 0.011325/0 sec, 0.003452/0 sec, 0.002699/0 sec, 0.002649/0 sec, 0.002634/0 sec, 0.002643/0 sec, 0.002579/0 sec, 0.002602/0 sec, 0.002595/0 sec, 0.00261/0 sec, 0.002549/0 sec, 0.002587/0 sec, 0.002596/0 sec, 0.002588/0 sec, 0.002585/0 sec, 0.002603/0 sec, 0.002547/0 sec, 0.002618/0 sec, 0.002573/0 sec, 0.002605/0 sec )
[LOG] Nr of iterations: 21 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.000621/0 sec (4e-06/4e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 3e-06/3e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 3e-06/3e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 0.000551/0.000551 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 8.2e-05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 7.9e-05/7.9e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 3e-06/3e-06 sec )
[LOG] Total clause size reduction: 1379 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1379 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 65.6667 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 689.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.292216 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.44 sec (Real time) / 0.39 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1379 37 20 1 1322
Raw AIGER output size: aag 1379 18 20 1 1341
=====================  stay20n.aag =====================
[LOG] Relation determinization time: 0.747687 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 21 new AND gates.
[LOG] Size before ABC: 21 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.659645/0 sec (0.020273/0 sec, 0.02218/0 sec, 0.022514/0 sec, 0.022851/0 sec, 0.023722/0 sec, 0.023397/0 sec, 0.02361/0 sec, 0.024664/0 sec, 0.025143/0 sec, 0.025277/0 sec, 0.024803/0 sec, 0.024594/0 sec, 0.025448/0 sec, 0.025488/0 sec, 0.025711/0 sec, 0.025558/0 sec, 0.025903/0 sec, 0.0272/0 sec, 0.027936/0 sec, 0.027937/0 sec, 0.028643/0 sec, 0.010093/0 sec, 0.006159/0 sec, 0.006551/0 sec, 0.006075/0 sec, 0.006485/0 sec, 0.006032/0 sec, 0.006633/0 sec, 0.006288/0 sec, 0.006559/0 sec, 0.006142/0 sec, 0.006509/0 sec, 0.006142/0 sec, 0.006513/0 sec, 0.006126/0 sec, 0.006465/0 sec, 0.006172/0 sec, 0.006523/0 sec, 0.00611/0 sec, 0.006529/0 sec, 0.006124/0 sec, 0.006563/0 sec )
[LOG] Nr of iterations: 23 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.001834/0 sec (5e-06/5e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 3e-06/3e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 5e-06/5e-06 sec, 4e-06/4e-06 sec, 5e-06/5e-06 sec, 4e-06/4e-06 sec, 0.001752/0.001752 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.000114/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.00011/0.00011 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 4e-06/4e-06 sec )
[LOG] Total clause size reduction: 2847 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 2847 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 123.783 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1423.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.772657 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.92 sec (Real time) / 0.86 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.10 sec (Real time) / 0.10 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2851 41 22 1 2788
Raw AIGER output size: aag 2851 20 22 1 2809
=====================  stay20y.aag =====================
[LOG] Relation determinization time: 0.40048 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 21 new AND gates.
[LOG] Size before ABC: 21 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.35314/0 sec (0.011728/0 sec, 0.01148/0 sec, 0.011768/0 sec, 0.012187/0 sec, 0.012592/0 sec, 0.01274/0 sec, 0.012804/0 sec, 0.013113/0 sec, 0.0134/0 sec, 0.013699/0 sec, 0.013589/0 sec, 0.01388/0 sec, 0.013403/0 sec, 0.013808/0 sec, 0.013846/0 sec, 0.014032/0 sec, 0.014194/0 sec, 0.014444/0 sec, 0.014731/0 sec, 0.014552/0 sec, 0.015618/0 sec, 0.004911/0 sec, 0.003437/0 sec, 0.003433/0 sec, 0.003303/0 sec, 0.003364/0 sec, 0.003276/0 sec, 0.003358/0 sec, 0.003254/0 sec, 0.003296/0 sec, 0.003324/0 sec, 0.003341/0 sec, 0.003254/0 sec, 0.003354/0 sec, 0.003283/0 sec, 0.003328/0 sec, 0.003317/0 sec, 0.00336/0 sec, 0.003278/0 sec, 0.003328/0 sec, 0.003271/0 sec, 0.003462/0 sec )
[LOG] Nr of iterations: 23 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.00081/0 sec (4e-06/4e-06 sec, 5e-06/5e-06 sec, 5e-06/5e-06 sec, 5e-06/5e-06 sec, 4e-06/4e-06 sec, 5e-06/5e-06 sec, 3e-06/3e-06 sec, 5e-06/5e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 3e-06/3e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 5e-06/5e-06 sec, 4e-06/4e-06 sec, 5e-06/5e-06 sec, 0.000725/0.000725 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.000197/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 9.1e-05/9.1e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000106/0.000106 sec )
[LOG] Total clause size reduction: 1710 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1710 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 74.3478 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 855 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.415903 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.56 sec (Real time) / 0.52 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1710 41 22 1 1647
Raw AIGER output size: aag 1710 20 22 1 1668
=====================  stay22n.aag =====================
[LOG] Relation determinization time: 1.06668 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 23 new AND gates.
[LOG] Size before ABC: 23 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.944129/1 sec (0.025045/0 sec, 0.027294/0 sec, 0.027433/0 sec, 0.0288/0 sec, 0.030105/0 sec, 0.030647/0 sec, 0.03083/0 sec, 0.030242/0 sec, 0.031234/0 sec, 0.031639/0 sec, 0.032453/0 sec, 0.032307/0 sec, 0.032729/0 sec, 0.033027/0 sec, 0.032234/0 sec, 0.03274/0 sec, 0.034136/0 sec, 0.034853/0 sec, 0.035754/0 sec, 0.036244/0 sec, 0.036889/0 sec, 0.037273/0 sec, 0.040139/0 sec, 0.015126/0 sec, 0.008327/0 sec, 0.008841/0 sec, 0.00827/0 sec, 0.008669/0 sec, 0.008151/0 sec, 0.008604/0 sec, 0.008269/0 sec, 0.008579/0 sec, 0.008296/0 sec, 0.008577/0 sec, 0.008023/0 sec, 0.008455/1 sec, 0.008044/0 sec, 0.008547/0 sec, 0.008053/0 sec, 0.008525/0 sec, 0.008092/0 sec, 0.008506/0 sec, 0.008298/0 sec, 0.00861/0 sec, 0.008515/0 sec, 0.008705/0 sec )
[LOG] Nr of iterations: 25 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.002779/0 sec (6e-06/6e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 5e-06/5e-06 sec, 5e-06/5e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 3e-06/3e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 5e-06/5e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 0.002686/0.002686 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec )
[LOG] Total clause minimization time: 0.000143/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.00014/0.00014 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 3e-06/3e-06 sec )
[LOG] Total clause size reduction: 3479 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 3479 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 139.16 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1739.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 1.09996 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.25 sec (Real time) / 1.19 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.12 sec (Real time) / 0.12 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 3483 45 24 1 3414
Raw AIGER output size: aag 3483 22 24 1 3437
=====================  stay22y.aag =====================
[LOG] Relation determinization time: 0.548249 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 23 new AND gates.
[LOG] Size before ABC: 23 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.484049/1 sec (0.014074/0 sec, 0.014225/0 sec, 0.014419/0 sec, 0.015024/0 sec, 0.015467/0 sec, 0.015773/0 sec, 0.015992/0 sec, 0.016325/0 sec, 0.016917/0 sec, 0.017025/0 sec, 0.017247/0 sec, 0.017315/0 sec, 0.017336/0 sec, 0.01687/0 sec, 0.017154/0 sec, 0.017695/0 sec, 0.017905/0 sec, 0.018075/0 sec, 0.018256/0 sec, 0.018511/0 sec, 0.018712/0 sec, 0.019106/0 sec, 0.019414/0 sec, 0.006247/0 sec, 0.00416/0 sec, 0.004178/0 sec, 0.003966/0 sec, 0.003988/0 sec, 0.00394/0 sec, 0.004125/0 sec, 0.004058/1 sec, 0.00409/0 sec, 0.003989/0 sec, 0.004107/0 sec, 0.003955/0 sec, 0.004071/0 sec, 0.003979/0 sec, 0.004081/0 sec, 0.003982/0 sec, 0.004122/0 sec, 0.003998/0 sec, 0.004073/0 sec, 0.003995/0 sec, 0.004075/0 sec, 0.003949/0 sec, 0.004084/0 sec )
[LOG] Nr of iterations: 25 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.001048/0 sec (5e-06/5e-06 sec, 5e-06/5e-06 sec, 5e-06/5e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 5e-06/5e-06 sec, 4e-06/4e-06 sec, 5e-06/5e-06 sec, 5e-06/5e-06 sec, 5e-06/5e-06 sec, 5e-06/5e-06 sec, 4e-06/4e-06 sec, 5e-06/5e-06 sec, 4e-06/4e-06 sec, 3e-06/3e-06 sec, 5e-06/5e-06 sec, 4e-06/4e-06 sec, 5e-06/5e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 0.000949/0.000949 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec )
[LOG] Total clause minimization time: 0.000104/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000101/0.000101 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 3e-06/3e-06 sec )
[LOG] Total clause size reduction: 2077 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 2077 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 83.08 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1038.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.567819 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.71 sec (Real time) / 0.67 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.07 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2077 45 24 1 2008
Raw AIGER output size: aag 2077 22 24 1 2031
=====================  stay24n.aag =====================
[LOG] Relation determinization time: 1.51693 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 25 new AND gates.
[LOG] Size before ABC: 25 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 1.35717/1 sec (0.031561/0 sec, 0.03679/0 sec, 0.037293/0 sec, 0.038515/0 sec, 0.03944/0 sec, 0.039395/0 sec, 0.040015/0 sec, 0.040402/0 sec, 0.041702/0 sec, 0.042081/0 sec, 0.04251/0 sec, 0.042041/0 sec, 0.041482/1 sec, 0.041924/0 sec, 0.042226/0 sec, 0.04285/0 sec, 0.043177/0 sec, 0.042851/0 sec, 0.043455/0 sec, 0.044517/0 sec, 0.04568/0 sec, 0.046538/0 sec, 0.046313/0 sec, 0.048637/0 sec, 0.05112/0 sec, 0.018144/0 sec, 0.010963/0 sec, 0.012648/0 sec, 0.011376/0 sec, 0.012766/0 sec, 0.011077/0 sec, 0.012788/0 sec, 0.011074/0 sec, 0.012789/0 sec, 0.011094/0 sec, 0.012831/0 sec, 0.011072/0 sec, 0.012885/0 sec, 0.011259/0 sec, 0.012954/0 sec, 0.011094/0 sec, 0.01274/0 sec, 0.01109/0 sec, 0.01284/0 sec, 0.011058/0 sec, 0.012732/0 sec, 0.011026/0 sec, 0.012686/0 sec, 0.010994/0 sec, 0.012679/0 sec )
[LOG] Nr of iterations: 27 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.003978/0 sec (6e-06/6e-06 sec, 5e-06/5e-06 sec, 5e-06/5e-06 sec, 4e-06/4e-06 sec, 5e-06/5e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 3e-06/3e-06 sec, 4e-06/4e-06 sec, 5e-06/5e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 3e-06/3e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 6e-06/6e-06 sec, 4e-06/4e-06 sec, 0.003875/0.003875 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec )
[LOG] Total clause minimization time: 0.000155/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000151/0.000151 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 4e-06/4e-06 sec )
[LOG] Total clause size reduction: 4175 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 4175 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 154.63 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 2087.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 1.55936 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 1.71 sec (Real time) / 1.65 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.14 sec (Real time) / 0.14 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 4179 49 26 1 4104
Raw AIGER output size: aag 4179 24 26 1 4129
=====================  stay24y.aag =====================
[LOG] Relation determinization time: 0.757937 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 25 new AND gates.
[LOG] Size before ABC: 25 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.670523/1 sec (0.017608/0 sec, 0.017739/0 sec, 0.018278/0 sec, 0.018916/0 sec, 0.019713/0 sec, 0.019977/0 sec, 0.019794/0 sec, 0.020221/0 sec, 0.020811/0 sec, 0.020602/0 sec, 0.021284/0 sec, 0.021415/0 sec, 0.021665/0 sec, 0.021808/0 sec, 0.022249/0 sec, 0.021981/0 sec, 0.02244/0 sec, 0.022767/0 sec, 0.023182/0 sec, 0.023617/0 sec, 0.024096/0 sec, 0.024202/0 sec, 0.024549/0 sec, 0.024364/0 sec, 0.024697/1 sec, 0.007752/0 sec, 0.005326/0 sec, 0.005221/0 sec, 0.005148/0 sec, 0.005199/0 sec, 0.005194/0 sec, 0.005201/0 sec, 0.005206/0 sec, 0.00517/0 sec, 0.005175/0 sec, 0.005204/0 sec, 0.005206/0 sec, 0.00518/0 sec, 0.005205/0 sec, 0.005194/0 sec, 0.005128/0 sec, 0.005172/0 sec, 0.005152/0 sec, 0.005201/0 sec, 0.005184/0 sec, 0.00523/0 sec, 0.0052/0 sec, 0.005221/0 sec, 0.005247/0 sec, 0.005232/0 sec )
[LOG] Nr of iterations: 27 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.00141/0 sec (5e-06/5e-06 sec, 5e-06/5e-06 sec, 2.9e-05/2.9e-05 sec, 4e-06/4e-06 sec, 5e-06/5e-06 sec, 5e-06/5e-06 sec, 3e-06/3e-06 sec, 4e-06/4e-06 sec, 5e-06/5e-06 sec, 5e-06/5e-06 sec, 5e-06/5e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 5e-06/5e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 3e-06/3e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 0.001282/0.001282 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec )
[LOG] Total clause minimization time: 9.6e-05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 9.2e-05/9.2e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 4e-06/4e-06 sec )
[LOG] Total clause size reduction: 2480 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 2480 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 91.8519 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1240 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.782443 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.95 sec (Real time) / 0.89 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2480 49 26 1 2405
Raw AIGER output size: aag 2480 24 26 1 2430
=====================  genbuf1c3y.aag =====================
[LOG] Relation determinization time: 0.131189 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 95 new AND gates.
[LOG] Size before ABC: 111 AND gates.
[LOG] Size after ABC: 94 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.111085/0 sec (0.007598/0 sec, 0.007738/0 sec, 0.004098/0 sec, 0.006141/0 sec, 0.008383/0 sec, 0.006365/0 sec, 0.011538/0 sec, 0.014133/0 sec, 0.010754/0 sec, 0.01182/0 sec, 0.011681/0 sec, 0.010836/0 sec )
[LOG] Nr of iterations: 82 (11, 12, 3, 2, 8, 14, 9, 11, 2, 1, 7, 2 )
[LOG] Total clause computation time: 0.025358/0 sec (0.001297/0.001297 sec, 0.001846/0.001846 sec, 0.000245/0.000245 sec, 0.001151/0.001151 sec, 0.003471/0.003471 sec, 0.0013/0.0013 sec, 0.003213/0.003213 sec, 0.00513/0.00513 sec, 0.002861/0.002861 sec, 1e-06/1e-06 sec, 0.002417/0.002417 sec, 0.002426/0.002426 sec )
[LOG] Total clause minimization time: 0.068318/0 sec (0.00423/0.00423 sec, 0.004033/0.004033 sec, 0.001996/0.001996 sec, 0.003104/0.003104 sec, 0.003001/0.003001 sec, 0.003085/0.003085 sec, 0.007312/0.007312 sec, 0.008031/0.008031 sec, 0.006933/0.006933 sec, 0.010859/0.010859 sec, 0.008262/0.008262 sec, 0.007472/0.007472 sec )
[LOG] Total clause size reduction: 5391 --> 154 (1380 --> 19, 1496 --> 29, 220 --> 3, 157 --> 0, 749 --> 13, 1326 --> 28, 16 --> 16, 29 --> 28, 3 --> 3, 0 --> 0, 13 --> 13, 2 --> 2 )
[LOG] Average clause size reduction: 65.7439 --> 1.87805 (125.455 --> 1.72727, 124.667 --> 2.41667, 73.3333 --> 1, 78.5 --> 0, 93.625 --> 1.625, 94.7143 --> 2, 1.77778 --> 1.77778, 2.63636 --> 2.54545, 1.5 --> 1.5, 0 --> 0, 1.85714 --> 1.85714, 1 --> 1 )
[LOG] Overall execution time: 0.133142 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.29 sec (Real time) / 0.26 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.27 sec (Real time) / 0.26 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 166 11 21 1 134
Raw AIGER output size: aag 260 5 21 1 229
=====================  genbuf2c3y.aag =====================
[LOG] Relation determinization time: 0.625274 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 210 new AND gates.
[LOG] Size before ABC: 240 AND gates.
[LOG] Size after ABC: 210 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.571878/0 sec (0.029903/0 sec, 0.03371/0 sec, 0.012161/0 sec, 0.014629/0 sec, 0.014305/0 sec, 0.042419/0 sec, 0.006252/0 sec, 0.057549/0 sec, 0.059406/0 sec, 0.064466/0 sec, 0.052604/0 sec, 0.049648/0 sec, 0.055793/0 sec, 0.079033/0 sec )
[LOG] Nr of iterations: 149 (21, 24, 4, 4, 8, 16, 5, 16, 22, 3, 3, 6, 15, 2 )
[LOG] Total clause computation time: 0.135206/0 sec (0.008361/0.008361 sec, 0.007672/0.007672 sec, 0.000715/0.000715 sec, 0.000773/0.000773 sec, 0.002697/0.002697 sec, 0.019617/0.019617 sec, 0.000543/0.000543 sec, 0.014968/0.014968 sec, 0.016548/0.016548 sec, 0.024138/0.024138 sec, 0.011068/0.011068 sec, 0.006085/0.006085 sec, 0.013007/0.013007 sec, 0.009014/0.009014 sec )
[LOG] Total clause minimization time: 0.398222/0 sec (0.017904/0.017904 sec, 0.022659/0.022659 sec, 0.007861/0.007861 sec, 0.010439/0.010439 sec, 0.008173/0.008173 sec, 0.01926/0.01926 sec, 0.002037/0.002037 sec, 0.040783/0.040783 sec, 0.040693/0.040693 sec, 0.038422/0.038422 sec, 0.03956/0.03956 sec, 0.041585/0.041585 sec, 0.040742/0.040742 sec, 0.068104/0.068104 sec )
[LOG] Total clause size reduction: 11643 --> 368 (3540 --> 68, 3749 --> 79, 435 --> 4, 402 --> 4, 917 --> 12, 1935 --> 32, 496 --> 8, 45 --> 44, 74 --> 67, 4 --> 4, 4 --> 4, 8 --> 8, 32 --> 32, 2 --> 2 )
[LOG] Average clause size reduction: 78.1409 --> 2.4698 (168.571 --> 3.2381, 156.208 --> 3.29167, 108.75 --> 1, 100.5 --> 1, 114.625 --> 1.5, 120.938 --> 2, 99.2 --> 1.6, 2.8125 --> 2.75, 3.36364 --> 3.04545, 1.33333 --> 1.33333, 1.33333 --> 1.33333, 1.33333 --> 1.33333, 2.13333 --> 2.13333, 1 --> 1 )
[LOG] Overall execution time: 0.627726 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.80 sec (Real time) / 0.74 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.81 sec (Real time) / 0.81 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 206 13 24 1 169
Raw AIGER output size: aag 416 6 24 1 379
=====================  genbuf3c3y.aag =====================
[LOG] Relation determinization time: 2.43353 sec CPU time.
[LOG] Relation determinization time: 3 sec real time.
[LOG] Final circuit size: 267 new AND gates.
[LOG] Size before ABC: 305 AND gates.
[LOG] Size after ABC: 266 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 2.30394/2 sec (0.052989/0 sec, 0.091223/0 sec, 0.026944/0 sec, 0.024779/0 sec, 0.041997/0 sec, 0.025779/0 sec, 0.23101/0 sec, 0.114964/0 sec, 0.009412/0 sec, 0.174307/0 sec, 0.148849/1 sec, 0.155276/0 sec, 0.173542/0 sec, 0.236286/0 sec, 0.286168/0 sec, 0.175935/1 sec, 0.193216/0 sec, 0.141266/0 sec )
[LOG] Nr of iterations: 185 (18, 28, 5, 4, 8, 7, 7, 27, 4, 15, 22, 3, 2, 6, 6, 5, 17, 1 )
[LOG] Total clause computation time: 0.499552/1 sec (0.00833/0.00833 sec, 0.025692/0.025692 sec, 0.001503/0.001503 sec, 0.000999/0.000999 sec, 0.010589/0.010589 sec, 0.01329/0.01329 sec, 0.040798/0.040798 sec, 0.044742/0.044742 sec, 0.001225/0.001225 sec, 0.06903/0.06903 sec, 0.043368/0.043368 sec, 0.029668/0.029668 sec, 0.032801/0.032801 sec, 0.020438/0.020438 sec, 0.057169/0.057169 sec, 0.029001/0.029001 sec, 0.048929/0.048929 sec, 0.02198/0.02198 sec )
[LOG] Total clause minimization time: 1.71948/1 sec (0.038688/0.038688 sec, 0.059927/0.059927 sec, 0.019695/0.019695 sec, 0.018154/0.018154 sec, 0.025841/0.025841 sec, 0.006525/0.006525 sec, 0.1842/0.1842 sec, 0.063783/0.063783 sec, 0.001817/0.001817 sec, 0.102041/0.102041 sec, 0.101853/0.101853 sec, 0.122134/0.122134 sec, 0.137206/0.137206 sec, 0.212263/0.212263 sec, 0.225583/0.225583 sec, 0.143335/0.143335 sec, 0.140564/0.140564 sec, 0.115871/0.115871 sec )
[LOG] Total clause size reduction: 17639 --> 505 (3672 --> 58, 5454 --> 116, 716 --> 7, 489 --> 6, 1155 --> 14, 882 --> 14, 876 --> 11, 3770 --> 81, 420 --> 5, 46 --> 44, 82 --> 73, 4 --> 4, 3 --> 3, 9 --> 9, 14 --> 13, 8 --> 8, 38 --> 38, 1 --> 1 )
[LOG] Average clause size reduction: 95.3459 --> 2.72973 (204 --> 3.22222, 194.786 --> 4.14286, 143.2 --> 1.4, 122.25 --> 1.5, 144.375 --> 1.75, 126 --> 2, 125.143 --> 1.57143, 139.63 --> 3, 105 --> 1.25, 3.06667 --> 2.93333, 3.72727 --> 3.31818, 1.33333 --> 1.33333, 1.5 --> 1.5, 1.5 --> 1.5, 2.33333 --> 2.16667, 1.6 --> 1.6, 2.23529 --> 2.23529, 1 --> 1 )
[LOG] Overall execution time: 2.4369 sec CPU time.
[LOG] Overall execution time: 3 sec real time.
Synthesis time: 2.63 sec (Real time) / 2.57 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.71 sec (Real time) / 1.68 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 245 16 27 1 202
Raw AIGER output size: aag 511 7 27 1 469
=====================  genbuf4c3y.aag =====================
[LOG] Relation determinization time: 5.85152 sec CPU time.
[LOG] Relation determinization time: 6 sec real time.
[LOG] Final circuit size: 313 new AND gates.
[LOG] Size before ABC: 366 AND gates.
[LOG] Size after ABC: 312 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 5.52924/6 sec (0.166519/0 sec, 0.212373/1 sec, 0.061525/0 sec, 0.060399/0 sec, 0.07608/0 sec, 0.069206/0 sec, 0.127669/0 sec, 0.148954/0 sec, 0.207749/0 sec, 0.016196/0 sec, 0.475/1 sec, 0.388308/0 sec, 0.384462/1 sec, 0.352232/0 sec, 0.355095/0 sec, 0.414098/1 sec, 0.540339/0 sec, 0.507452/1 sec, 0.48048/0 sec, 0.485103/1 sec )
[LOG] Nr of iterations: 227 (34, 30, 9, 4, 3, 6, 16, 7, 21, 2, 30, 13, 6, 3, 2, 5, 10, 5, 20, 1 )
[LOG] Total clause computation time: 1.03296/0 sec (0.020357/0.020357 sec, 0.033396/0.033396 sec, 0.004902/0.004902 sec, 0.001802/0.001802 sec, 0.001718/0.001718 sec, 0.003257/0.003257 sec, 0.055995/0.055995 sec, 0.043148/0.043148 sec, 0.107257/0.107257 sec, 0.003927/0.003927 sec, 0.108364/0.108364 sec, 0.126892/0.126892 sec, 0.03636/0.03636 sec, 0.039543/0.039543 sec, 0.054018/0.054018 sec, 0.050022/0.050022 sec, 0.044303/0.044303 sec, 0.066155/0.066155 sec, 0.142715/0.142715 sec, 0.088831/0.088831 sec )
[LOG] Total clause minimization time: 4.32175/6 sec (0.135412/0.135412 sec, 0.16837/0.16837 sec, 0.046234/0.046234 sec, 0.048097/0.048097 sec, 0.063858/0.063858 sec, 0.055519/0.055519 sec, 0.061033/0.061033 sec, 0.094702/0.094702 sec, 0.089207/0.089207 sec, 0.000925/0.000925 sec, 0.360207/0.360207 sec, 0.254438/0.254438 sec, 0.341474/0.341474 sec, 0.305771/0.305771 sec, 0.294594/0.294594 sec, 0.357251/0.357251 sec, 0.489402/0.489402 sec, 0.434787/0.434787 sec, 0.33085/0.33085 sec, 0.389617/0.389617 sec )
[LOG] Total clause size reduction: 26669 --> 657 (8679 --> 130, 7163 --> 136, 1704 --> 18, 603 --> 5, 396 --> 4, 940 --> 7, 2505 --> 57, 996 --> 18, 3280 --> 43, 159 --> 1, 107 --> 103, 34 --> 34, 7 --> 7, 5 --> 5, 4 --> 4, 7 --> 7, 24 --> 22, 12 --> 12, 43 --> 43, 1 --> 1 )
[LOG] Average clause size reduction: 117.485 --> 2.89427 (255.265 --> 3.82353, 238.767 --> 4.53333, 189.333 --> 2, 150.75 --> 1.25, 132 --> 1.33333, 156.667 --> 1.16667, 156.562 --> 3.5625, 142.286 --> 2.57143, 156.19 --> 2.04762, 79.5 --> 0.5, 3.56667 --> 3.43333, 2.61538 --> 2.61538, 1.16667 --> 1.16667, 1.66667 --> 1.66667, 2 --> 2, 1.4 --> 1.4, 2.4 --> 2.2, 2.4 --> 2.4, 2.15 --> 2.15, 1 --> 1 )
[LOG] Overall execution time: 5.85647 sec CPU time.
[LOG] Overall execution time: 6 sec real time.
Synthesis time: 6.07 sec (Real time) / 5.99 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.10 sec (Real time) / 0.10 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.80 sec (Real time) / 1.77 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 290 18 30 1 242
Raw AIGER output size: aag 602 8 30 1 555
=====================  genbuf5c3y.aag =====================
[LOG] Relation determinization time: 19.416 sec CPU time.
[LOG] Relation determinization time: 20 sec real time.
[LOG] Final circuit size: 786 new AND gates.
[LOG] Size before ABC: 921 AND gates.
[LOG] Size after ABC: 786 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 18.8244/18 sec (0.020765/0 sec, 0.033953/0 sec, 0.250297/0 sec, 0.059813/0 sec, 0.128397/0 sec, 0.121922/0 sec, 0.142732/0 sec, 0.472756/1 sec, 0.615821/0 sec, 2.11101/3 sec, 1.54009/1 sec, 1.99037/2 sec, 0.714589/1 sec, 0.811568/1 sec, 1.44025/1 sec, 0.81077/1 sec, 0.731149/1 sec, 0.911221/1 sec, 0.880551/0 sec, 0.888873/1 sec, 0.795418/1 sec, 1.43501/2 sec, 0.827792/0 sec, 1.08926/1 sec )
[LOG] Nr of iterations: 521 (6, 12, 35, 8, 6, 10, 6, 41, 46, 68, 29, 17, 4, 10, 27, 7, 4, 8, 4, 36, 42, 53, 27, 15 )
[LOG] Total clause computation time: 2.86291/6 sec (0.001785/0.001785 sec, 0.006109/0.006109 sec, 0.031022/0.031022 sec, 0.004464/0.004464 sec, 0.004025/0.004025 sec, 0.004306/0.004306 sec, 0.00418/0.00418 sec, 0.132239/0.132239 sec, 0.095963/0.095963 sec, 0.526883/0.526883 sec, 0.109712/0.109712 sec, 0.240923/0.240923 sec, 0.107568/0.107568 sec, 0.140757/0.140757 sec, 0.209239/0.209239 sec, 0.067107/0.067107 sec, 0.126086/0.126086 sec, 0.071829/0.071829 sec, 0.115558/0.115558 sec, 0.157805/0.157805 sec, 0.222685/0.222685 sec, 0.24775/0.24775 sec, 0.070267/0.070267 sec, 0.164644/0.164644 sec )
[LOG] Total clause minimization time: 15.6169/12 sec (0.004231/0.004231 sec, 0.013562/0.013562 sec, 0.204168/0.204168 sec, 0.040385/0.040385 sec, 0.108739/0.108739 sec, 0.102582/0.102582 sec, 0.123193/0.123193 sec, 0.324393/0.324393 sec, 0.502508/0.502508 sec, 1.56523/1.56523 sec, 1.40977/1.40977 sec, 1.72899/1.72899 sec, 0.595976/0.595976 sec, 0.658231/0.658231 sec, 1.2194/1.2194 sec, 0.730671/0.730671 sec, 0.593353/0.593353 sec, 0.82674/0.82674 sec, 0.753332/0.753332 sec, 0.717973/0.717973 sec, 0.560612/0.560612 sec, 1.17477/1.17477 sec, 0.745512/0.745512 sec, 0.912611/0.912611 sec )
[LOG] Total clause size reduction: 61340 --> 1849 (1640 --> 8, 3421 --> 29, 9078 --> 130, 1764 --> 9, 1195 --> 9, 2016 --> 17, 1130 --> 9, 10040 --> 195, 10755 --> 209, 11792 --> 371, 4900 --> 74, 2784 --> 36, 5 --> 5, 24 --> 24, 78 --> 78, 9 --> 9, 7 --> 7, 14 --> 14, 6 --> 6, 159 --> 145, 177 --> 159, 246 --> 206, 67 --> 67, 33 --> 33 )
[LOG] Average clause size reduction: 117.735 --> 3.54894 (273.333 --> 1.33333, 285.083 --> 2.41667, 259.371 --> 3.71429, 220.5 --> 1.125, 199.167 --> 1.5, 201.6 --> 1.7, 188.333 --> 1.5, 244.878 --> 4.7561, 233.804 --> 4.54348, 173.412 --> 5.45588, 168.966 --> 2.55172, 163.765 --> 2.11765, 1.25 --> 1.25, 2.4 --> 2.4, 2.88889 --> 2.88889, 1.28571 --> 1.28571, 1.75 --> 1.75, 1.75 --> 1.75, 1.5 --> 1.5, 4.41667 --> 4.02778, 4.21429 --> 3.78571, 4.64151 --> 3.88679, 2.48148 --> 2.48148, 2.2 --> 2.2 )
[LOG] Overall execution time: 19.4228 sec CPU time.
[LOG] Overall execution time: 20 sec real time.
Synthesis time: 19.75 sec (Real time) / 19.59 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.25 sec (Real time) / 0.25 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 7.24 sec (Real time) / 7.16 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 338 21 33 1 284
Raw AIGER output size: aag 1124 9 33 1 1070
=====================  genbuf6c3y.aag =====================
[LOG] Relation determinization time: 39.7012 sec CPU time.
[LOG] Relation determinization time: 40 sec real time.
[LOG] Final circuit size: 839 new AND gates.
[LOG] Size before ABC: 985 AND gates.
[LOG] Size after ABC: 839 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 38.8483/39 sec (0.02629/0 sec, 0.043631/0 sec, 0.247431/0 sec, 0.092332/1 sec, 0.25831/0 sec, 0.262588/0 sec, 0.18369/0 sec, 0.189693/0 sec, 0.633044/1 sec, 0.895275/1 sec, 3.24119/3 sec, 1.54104/2 sec, 4.22664/4 sec, 2.2152/2 sec, 1.18256/1 sec, 2.15723/3 sec, 2.20957/2 sec, 2.0146/2 sec, 1.94451/2 sec, 1.79691/2 sec, 1.95704/2 sec, 1.62661/1 sec, 1.79355/2 sec, 2.47747/2 sec, 3.42004/4 sec, 2.21181/2 sec )
[LOG] Nr of iterations: 560 (6, 9, 44, 6, 13, 4, 13, 13, 32, 31, 44, 76, 10, 5, 2, 41, 5, 12, 3, 10, 12, 29, 29, 38, 64, 9 )
[LOG] Total clause computation time: 5.50107/6 sec (0.002172/0.002172 sec, 0.005883/0.005883 sec, 0.051349/0.051349 sec, 0.004193/0.004193 sec, 0.023934/0.023934 sec, 0.003409/0.003409 sec, 0.007378/0.007378 sec, 0.010673/0.010673 sec, 0.104916/0.104916 sec, 0.13575/0.13575 sec, 0.227433/0.227433 sec, 0.315265/0.315265 sec, 0.828713/0.828713 sec, 0.215472/0.215472 sec, 0.404075/0.404075 sec, 0.126947/0.126947 sec, 0.105186/0.105186 sec, 0.228873/0.228873 sec, 0.167814/0.167814 sec, 0.200927/0.200927 sec, 0.133319/0.133319 sec, 0.267772/0.267772 sec, 0.497279/0.497279 sec, 0.25168/0.25168 sec, 0.656582/0.656582 sec, 0.524072/0.524072 sec )
[LOG] Total clause minimization time: 32.8364/32 sec (0.00459/0.00459 sec, 0.018271/0.018271 sec, 0.17555/0.17555 sec, 0.066748/0.066748 sec, 0.212742/0.212742 sec, 0.23777/0.23777 sec, 0.154686/0.154686 sec, 0.157088/0.157088 sec, 0.505525/0.505525 sec, 0.736685/0.736685 sec, 2.98804/2.98804 sec, 1.19823/1.19823 sec, 3.37066/3.37066 sec, 1.98452/1.98452 sec, 0.760782/0.760782 sec, 2.01356/2.01356 sec, 2.08738/2.08738 sec, 1.76996/1.76996 sec, 1.75961/1.75961 sec, 1.58054/1.58054 sec, 1.80578/1.80578 sec, 1.34294/1.34294 sec, 1.2784/1.2784 sec, 2.20955/2.20955 sec, 2.74511/2.74511 sec, 1.67174/1.67174 sec )
[LOG] Total clause size reduction: 70355 --> 1908 (1855 --> 8, 2800 --> 26, 12599 --> 137, 1415 --> 7, 3336 --> 18, 792 --> 6, 3024 --> 22, 3072 --> 21, 8556 --> 130, 7860 --> 136, 8213 --> 171, 14250 --> 390, 1701 --> 22, 8 --> 8, 2 --> 2, 120 --> 119, 7 --> 7, 18 --> 17, 6 --> 6, 16 --> 16, 21 --> 21, 111 --> 110, 124 --> 113, 138 --> 118, 289 --> 255, 22 --> 22 )
[LOG] Average clause size reduction: 125.634 --> 3.40714 (309.167 --> 1.33333, 311.111 --> 2.88889, 286.341 --> 3.11364, 235.833 --> 1.16667, 256.615 --> 1.38462, 198 --> 1.5, 232.615 --> 1.69231, 236.308 --> 1.61538, 267.375 --> 4.0625, 253.548 --> 4.3871, 186.659 --> 3.88636, 187.5 --> 5.13158, 170.1 --> 2.2, 1.6 --> 1.6, 1 --> 1, 2.92683 --> 2.90244, 1.4 --> 1.4, 1.5 --> 1.41667, 2 --> 2, 1.6 --> 1.6, 1.75 --> 1.75, 3.82759 --> 3.7931, 4.27586 --> 3.89655, 3.63158 --> 3.10526, 4.51562 --> 3.98438, 2.44444 --> 2.44444 )
[LOG] Overall execution time: 39.7094 sec CPU time.
[LOG] Overall execution time: 40 sec real time.
Synthesis time: 40.11 sec (Real time) / 39.83 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.28 sec (Real time) / 0.28 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 6.56 sec (Real time) / 6.50 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 381 23 35 1 323
Raw AIGER output size: aag 1220 10 35 1 1162
=====================  genbuf7c3y.aag =====================
[LOG] Relation determinization time: 71.7787 sec CPU time.
[LOG] Relation determinization time: 73 sec real time.
[LOG] Final circuit size: 1288 new AND gates.
[LOG] Size before ABC: 1570 AND gates.
[LOG] Size after ABC: 1287 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 70.5916/71 sec (0.033075/0 sec, 0.042451/1 sec, 0.62852/0 sec, 0.237601/0 sec, 0.236155/1 sec, 0.27307/0 sec, 0.306219/0 sec, 0.382749/1 sec, 1.59151/1 sec, 0.48106/1 sec, 2.01543/2 sec, 2.73901/2 sec, 3.38161/4 sec, 5.40018/5 sec, 3.30177/4 sec, 2.38455/2 sec, 3.38909/3 sec, 4.24801/5 sec, 3.41845/3 sec, 3.39418/4 sec, 4.26892/4 sec, 4.26294/4 sec, 4.15037/4 sec, 3.97881/4 sec, 3.03248/3 sec, 5.52342/6 sec, 4.28794/4 sec, 3.20207/3 sec )
[LOG] Nr of iterations: 792 (5, 6, 60, 7, 12, 8, 10, 9, 48, 11, 54, 92, 91, 15, 4, 1, 45, 6, 10, 7, 9, 7, 42, 8, 47, 82, 86, 10 )
[LOG] Total clause computation time: 12.5069/11 sec (0.002812/0.002812 sec, 0.005703/0.005703 sec, 0.072636/0.072636 sec, 0.005519/0.005519 sec, 0.051598/0.051598 sec, 0.00639/0.00639 sec, 0.02566/0.02566 sec, 0.007508/0.007508 sec, 0.184597/0.184597 sec, 0.026836/0.026836 sec, 0.22789/0.22789 sec, 0.457324/0.457324 sec, 0.923659/0.923659 sec, 1.71729/1.71729 sec, 0.449273/0.449273 sec, 0.703033/0.703033 sec, 0.203671/0.203671 sec, 0.399661/0.399661 sec, 0.311976/0.311976 sec, 0.334053/0.334053 sec, 0.415996/0.415996 sec, 0.283286/0.283286 sec, 0.657267/0.657267 sec, 0.293023/0.293023 sec, 0.869293/0.869293 sec, 1.65453/1.65453 sec, 1.00428/1.00428 sec, 1.21216/1.21216 sec )
[LOG] Total clause minimization time: 57.3154/58 sec (0.005443/0.005443 sec, 0.010261/0.010261 sec, 0.528583/0.528583 sec, 0.203213/0.203213 sec, 0.153863/0.153863 sec, 0.237395/0.237395 sec, 0.251043/0.251043 sec, 0.345442/0.345442 sec, 1.37574/1.37574 sec, 0.422972/0.422972 sec, 1.75496/1.75496 sec, 2.24675/2.24675 sec, 2.42003/2.42003 sec, 3.6403/3.6403 sec, 2.83233/2.83233 sec, 1.65725/1.65725 sec, 3.16372/3.16372 sec, 3.82318/3.82318 sec, 3.08443/3.08443 sec, 3.03528/3.03528 sec, 3.83095/3.83095 sec, 3.95479/3.95479 sec, 3.47054/3.47054 sec, 3.66065/3.66065 sec, 2.13948/2.13948 sec, 3.84247/3.84247 sec, 3.25915/3.25915 sec, 1.96513/1.96513 sec )
[LOG] Total clause size reduction: 103527 --> 3276 (1652 --> 8, 1940 --> 13, 18939 --> 214, 1866 --> 11, 3344 --> 28, 2107 --> 11, 2673 --> 17, 2256 --> 15, 11656 --> 247, 2390 --> 19, 12561 --> 282, 19019 --> 449, 18720 --> 514, 2898 --> 44, 8 --> 8, 1 --> 1, 135 --> 131, 11 --> 11, 21 --> 21, 11 --> 11, 17 --> 17, 12 --> 12, 198 --> 190, 13 --> 13, 216 --> 200, 371 --> 335, 468 --> 430, 24 --> 24 )
[LOG] Average clause size reduction: 130.716 --> 4.13636 (330.4 --> 1.6, 323.333 --> 2.16667, 315.65 --> 3.56667, 266.571 --> 1.57143, 278.667 --> 2.33333, 263.375 --> 1.375, 267.3 --> 1.7, 250.667 --> 1.66667, 242.833 --> 5.14583, 217.273 --> 1.72727, 232.611 --> 5.22222, 206.728 --> 4.88043, 205.714 --> 5.64835, 193.2 --> 2.93333, 2 --> 2, 1 --> 1, 3 --> 2.91111, 1.83333 --> 1.83333, 2.1 --> 2.1, 1.57143 --> 1.57143, 1.88889 --> 1.88889, 1.71429 --> 1.71429, 4.71429 --> 4.52381, 1.625 --> 1.625, 4.59574 --> 4.25532, 4.52439 --> 4.08537, 5.44186 --> 5, 2.4 --> 2.4 )
[LOG] Overall execution time: 71.7888 sec CPU time.
[LOG] Overall execution time: 73 sec real time.
Synthesis time: 72.37 sec (Real time) / 71.98 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.51 sec (Real time) / 0.51 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 21.69 sec (Real time) / 21.50 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 423 25 37 1 361
Raw AIGER output size: aag 1710 11 37 1 1649
=====================  genbuf8c3y.aag =====================
[LOG] Relation determinization time: 150.094 sec CPU time.
[LOG] Relation determinization time: 151 sec real time.
[LOG] Final circuit size: 1002 new AND gates.
[LOG] Size before ABC: 1195 AND gates.
[LOG] Size after ABC: 1001 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 146.655/148 sec (0.105323/0 sec, 0.079296/0 sec, 0.666256/1 sec, 0.64233/1 sec, 0.389856/0 sec, 0.962834/1 sec, 1.20674/1 sec, 1.32957/2 sec, 2.1699/2 sec, 1.30578/1 sec, 4.23217/4 sec, 1.30174/2 sec, 4.87528/5 sec, 11.6008/11 sec, 7.65562/8 sec, 10.1625/10 sec, 6.05951/6 sec, 5.71068/6 sec, 4.72246/5 sec, 5.47837/5 sec, 5.9198/6 sec, 5.08521/5 sec, 7.35587/8 sec, 7.15922/7 sec, 9.32038/9 sec, 5.16869/5 sec, 7.6299/8 sec, 9.25051/9 sec, 8.63513/9 sec, 10.4736/11 sec )
[LOG] Nr of iterations: 670 (11, 2, 40, 6, 5, 7, 8, 8, 29, 8, 43, 6, 86, 63, 34, 7, 1, 36, 5, 4, 5, 7, 7, 26, 6, 37, 5, 79, 58, 31 )
[LOG] Total clause computation time: 16.429/14 sec (0.016246/0.016246 sec, 0.003919/0.003919 sec, 0.132814/0.132814 sec, 0.029115/0.029115 sec, 0.008764/0.008764 sec, 0.255765/0.255765 sec, 0.013665/0.013665 sec, 0.013361/0.013361 sec, 0.68135/0.68135 sec, 0.011217/0.011217 sec, 0.509114/0.509114 sec, 0.011288/0.011288 sec, 1.13101/1.13101 sec, 1.41061/1.41061 sec, 0.988572/0.988572 sec, 0.849896/0.849896 sec, 1.0076/1.0076 sec, 0.989381/0.989381 sec, 0.535453/0.535453 sec, 0.679008/0.679008 sec, 0.84452/0.84452 sec, 0.60942/0.60942 sec, 0.358227/0.358227 sec, 1.31598/1.31598 sec, 0.310011/0.310011 sec, 1.49828/1.49828 sec, 0.43033/0.43033 sec, 0.47439/0.47439 sec, 0.6214/0.6214 sec, 0.688337/0.688337 sec )
[LOG] Total clause minimization time: 128.423/133 sec (0.034952/0.034952 sec, 0.007721/0.007721 sec, 0.478908/0.478908 sec, 0.544752/0.544752 sec, 0.312308/0.312308 sec, 0.636923/0.636923 sec, 1.12235/1.12235 sec, 1.24547/1.24547 sec, 1.41728/1.41728 sec, 1.2189/1.2189 sec, 3.65097/3.65097 sec, 1.21297/1.21297 sec, 3.66803/3.66803 sec, 10.1132/10.1132 sec, 6.58329/6.58329 sec, 9.26833/9.26833 sec, 4.99601/4.99601 sec, 4.67553/4.67553 sec, 4.13554/4.13554 sec, 4.75205/4.75205 sec, 5.02268/5.02268 sec, 4.42869/4.42869 sec, 6.94953/6.94953 sec, 5.79627/5.79627 sec, 8.95527/8.95527 sec, 3.62106/3.62106 sec, 7.15031/7.15031 sec, 8.72104/8.72104 sec, 7.96452/7.96452 sec, 9.73795/9.73795 sec )
[LOG] Total clause size reduction: 97937 --> 2309 (4630 --> 32, 434 --> 2, 14118 --> 132, 1750 --> 6, 1392 --> 6, 1980 --> 9, 2226 --> 9, 2044 --> 12, 9828 --> 114, 1939 --> 9, 14196 --> 216, 1210 --> 9, 19465 --> 430, 14136 --> 248, 7491 --> 91, 11 --> 11, 2 --> 2, 109 --> 104, 6 --> 6, 6 --> 6, 7 --> 7, 9 --> 9, 12 --> 12, 94 --> 91, 7 --> 7, 161 --> 153, 9 --> 9, 371 --> 305, 214 --> 182, 80 --> 80 )
[LOG] Average clause size reduction: 146.175 --> 3.44627 (420.909 --> 2.90909, 217 --> 1, 352.95 --> 3.3, 291.667 --> 1, 278.4 --> 1.2, 282.857 --> 1.28571, 278.25 --> 1.125, 255.5 --> 1.5, 338.897 --> 3.93103, 242.375 --> 1.125, 330.14 --> 5.02326, 201.667 --> 1.5, 226.337 --> 5, 224.381 --> 3.93651, 220.324 --> 2.67647, 1.57143 --> 1.57143, 2 --> 2, 3.02778 --> 2.88889, 1.2 --> 1.2, 1.5 --> 1.5, 1.4 --> 1.4, 1.28571 --> 1.28571, 1.71429 --> 1.71429, 3.61538 --> 3.5, 1.16667 --> 1.16667, 4.35135 --> 4.13514, 1.8 --> 1.8, 4.6962 --> 3.86076, 3.68966 --> 3.13793, 2.58065 --> 2.58065 )
[LOG] Overall execution time: 150.114 sec CPU time.
[LOG] Overall execution time: 151 sec real time.
Synthesis time: 150.89 sec (Real time) / 149.85 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.38 sec (Real time) / 0.38 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10.85 sec (Real time) / 10.76 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 473 27 40 1 406
Raw AIGER output size: aag 1474 12 40 1 1408
=====================  genbuf9c3y.aag =====================
[LOG] Relation determinization time: 123.596 sec CPU time.
[LOG] Relation determinization time: 125 sec real time.
[LOG] Final circuit size: 1235 new AND gates.
[LOG] Size before ABC: 1496 AND gates.
[LOG] Size after ABC: 1234 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 121.832/121 sec (0.05828/0 sec, 0.075232/0 sec, 0.401125/0 sec, 0.353077/1 sec, 0.733749/0 sec, 0.404907/1 sec, 0.414839/0 sec, 0.760147/1 sec, 1.22485/1 sec, 0.637649/1 sec, 1.33496/1 sec, 0.423231/1 sec, 0.767915/0 sec, 13.1516/13 sec, 10.7862/11 sec, 8.55053/8 sec, 7.45659/8 sec, 4.04051/4 sec, 2.99638/3 sec, 3.29822/3 sec, 3.49068/3 sec, 3.28566/4 sec, 4.36681/4 sec, 4.60356/5 sec, 5.95861/6 sec, 3.28261/3 sec, 5.06548/5 sec, 4.43999/5 sec, 5.71929/5 sec, 3.6781/4 sec, 6.38166/6 sec, 4.00984/4 sec, 3.83059/4 sec, 5.84903/6 sec )
[LOG] Nr of iterations: 870 (5, 9, 36, 7, 16, 15, 9, 5, 53, 13, 43, 8, 12, 142, 56, 36, 22, 4, 3, 23, 5, 7, 8, 8, 4, 49, 7, 40, 6, 9, 109, 46, 35, 20 )
[LOG] Total clause computation time: 15.0782/12 sec (0.008506/0.008506 sec, 0.016934/0.016934 sec, 0.123396/0.123396 sec, 0.020161/0.020161 sec, 0.023047/0.023047 sec, 0.028232/0.028232 sec, 0.024278/0.024278 sec, 0.056126/0.056126 sec, 0.301149/0.301149 sec, 0.018642/0.018642 sec, 0.182677/0.182677 sec, 0.012126/0.012126 sec, 0.016634/0.016634 sec, 3.55242/3.55242 sec, 0.772629/0.772629 sec, 0.480736/0.480736 sec, 0.822147/0.822147 sec, 0.248975/0.248975 sec, 0.935177/0.935177 sec, 0.247719/0.247719 sec, 0.286256/0.286256 sec, 0.195909/0.195909 sec, 0.222359/0.222359 sec, 0.226416/0.226416 sec, 0.294487/0.294487 sec, 0.676589/0.676589 sec, 0.204193/0.204193 sec, 1.36733/1.36733 sec, 0.262638/0.262638 sec, 0.26613/0.26613 sec, 0.997074/0.997074 sec, 0.38363/0.38363 sec, 0.731723/0.731723 sec, 1.07178/1.07178 sec )
[LOG] Total clause minimization time: 105.588/106 sec (0.019569/0.019569 sec, 0.024632/0.024632 sec, 0.24205/0.24205 sec, 0.296014/0.296014 sec, 0.673022/0.673022 sec, 0.338279/0.338279 sec, 0.353531/0.353531 sec, 0.666933/0.666933 sec, 0.88541/0.88541 sec, 0.579972/0.579972 sec, 1.11253/1.11253 sec, 0.369516/0.369516 sec, 0.71073/0.71073 sec, 9.55344/9.55344 sec, 9.96479/9.96479 sec, 8.01892/8.01892 sec, 6.58289/6.58289 sec, 3.76688/3.76688 sec, 2.03192/2.03192 sec, 3.0237/3.0237 sec, 3.17487/3.17487 sec, 3.06342/3.06342 sec, 4.11469/4.11469 sec, 4.35006/4.35006 sec, 5.63389/5.63389 sec, 2.5786/2.5786 sec, 4.83138/4.83138 sec, 3.04499/3.04499 sec, 5.42725/5.42725 sec, 3.38487/3.38487 sec, 5.35249/5.35249 sec, 3.59882/3.59882 sec, 3.06855/3.06855 sec, 4.74961/4.74961 sec )
[LOG] Total clause size reduction: 150530 --> 3315 (2104 --> 8, 3944 --> 21, 14910 --> 124, 2448 --> 10, 5850 --> 31, 5208 --> 24, 2864 --> 11, 1400 --> 6, 21476 --> 230, 3780 --> 26, 16716 --> 192, 2051 --> 13, 3245 --> 21, 35391 --> 976, 13750 --> 230, 8715 --> 103, 5208 --> 48, 8 --> 8, 6 --> 6, 62 --> 60, 7 --> 7, 12 --> 12, 11 --> 11, 11 --> 11, 6 --> 6, 194 --> 165, 12 --> 11, 169 --> 154, 10 --> 10, 16 --> 13, 628 --> 468, 171 --> 153, 103 --> 102, 44 --> 44 )
[LOG] Average clause size reduction: 173.023 --> 3.81034 (420.8 --> 1.6, 438.222 --> 2.33333, 414.167 --> 3.44444, 349.714 --> 1.42857, 365.625 --> 1.9375, 347.2 --> 1.6, 318.222 --> 1.22222, 280 --> 1.2, 405.208 --> 4.33962, 290.769 --> 2, 388.744 --> 4.46512, 256.375 --> 1.625, 270.417 --> 1.75, 249.232 --> 6.87324, 245.536 --> 4.10714, 242.083 --> 2.86111, 236.727 --> 2.18182, 2 --> 2, 2 --> 2, 2.69565 --> 2.6087, 1.4 --> 1.4, 1.71429 --> 1.71429, 1.375 --> 1.375, 1.375 --> 1.375, 1.5 --> 1.5, 3.95918 --> 3.36735, 1.71429 --> 1.57143, 4.225 --> 3.85, 1.66667 --> 1.66667, 1.77778 --> 1.44444, 5.76147 --> 4.29358, 3.71739 --> 3.32609, 2.94286 --> 2.91429, 2.2 --> 2.2 )
[LOG] Overall execution time: 123.608 sec CPU time.
[LOG] Overall execution time: 125 sec real time.
Synthesis time: 124.36 sec (Real time) / 123.79 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.51 sec (Real time) / 0.51 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 19.10 sec (Real time) / 18.97 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 536 30 43 1 463
Raw AIGER output size: aag 1770 13 43 1 1698
=====================  genbuf10c3y.aag =====================
[LOG] Relation determinization time: 221.549 sec CPU time.
[LOG] Relation determinization time: 223 sec real time.
[LOG] Final circuit size: 1366 new AND gates.
[LOG] Size before ABC: 1653 AND gates.
[LOG] Size after ABC: 1366 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 219.283/220 sec (0.054979/0 sec, 0.085234/0 sec, 0.667408/1 sec, 0.431742/1 sec, 0.331038/0 sec, 0.612975/1 sec, 0.490674/0 sec, 0.729475/1 sec, 1.82008/2 sec, 0.680668/0 sec, 1.2381/2 sec, 1.02399/1 sec, 0.831148/0 sec, 0.814307/1 sec, 25.2276/26 sec, 15.9843/16 sec, 10.5545/10 sec, 11.8916/12 sec, 9.5622/10 sec, 7.38208/7 sec, 8.28017/8 sec, 7.38246/8 sec, 10.3173/10 sec, 6.30157/7 sec, 7.07197/7 sec, 7.90037/8 sec, 7.98243/8 sec, 8.14057/8 sec, 6.51858/6 sec, 7.80222/8 sec, 7.47963/8 sec, 8.43323/8 sec, 6.17786/6 sec, 11.5869/12 sec, 7.15725/7 sec, 10.3363/10 sec )
[LOG] Nr of iterations: 930 (4, 6, 40, 10, 11, 17, 20, 18, 52, 16, 40, 20, 7, 9, 89, 93, 35, 15, 3, 3, 36, 6, 7, 11, 16, 13, 47, 15, 37, 15, 5, 6, 77, 83, 34, 14 )
[LOG] Total clause computation time: 27.3446/27 sec (0.003107/0.003107 sec, 0.011464/0.011464 sec, 0.08611/0.08611 sec, 0.025246/0.025246 sec, 0.016403/0.016403 sec, 0.067924/0.067924 sec, 0.04083/0.04083 sec, 0.036122/0.036122 sec, 0.331503/0.331503 sec, 0.028266/0.028266 sec, 0.229921/0.229921 sec, 0.043579/0.043579 sec, 0.04305/0.04305 sec, 0.018203/0.018203 sec, 1.35257/1.35257 sec, 5.11166/5.11166 sec, 0.570203/0.570203 sec, 2.71304/2.71304 sec, 1.15467/1.15467 sec, 1.09397/1.09397 sec, 0.337076/0.337076 sec, 0.330627/0.330627 sec, 0.383997/0.383997 sec, 0.397017/0.397017 sec, 0.437071/0.437071 sec, 0.373394/0.373394 sec, 1.30702/1.30702 sec, 0.254403/0.254403 sec, 1.7424/1.7424 sec, 0.304021/0.304021 sec, 0.470796/0.470796 sec, 0.50409/0.50409 sec, 0.729486/0.729486 sec, 3.11617/3.11617 sec, 0.656904/0.656904 sec, 3.02229/3.02229 sec )
[LOG] Total clause minimization time: 190.424/191 sec (0.015361/0.015361 sec, 0.032104/0.032104 sec, 0.536981/0.536981 sec, 0.359873/0.359873 sec, 0.269202/0.269202 sec, 0.498865/0.498865 sec, 0.402843/0.402843 sec, 0.646863/0.646863 sec, 1.43995/1.43995 sec, 0.602555/0.602555 sec, 0.958419/0.958419 sec, 0.929838/0.929838 sec, 0.738512/0.738512 sec, 0.745857/0.745857 sec, 23.8209/23.8209 sec, 10.8152/10.8152 sec, 9.92551/9.92551 sec, 9.11982/9.11982 sec, 8.37818/8.37818 sec, 6.25213/6.25213 sec, 7.91022/7.91022 sec, 7.01543/7.01543 sec, 9.9011/9.9011 sec, 5.86765/5.86765 sec, 6.60202/6.60202 sec, 7.49/7.49 sec, 6.64119/6.64119 sec, 7.84868/7.84868 sec, 4.74227/4.74227 sec, 7.46064/7.46064 sec, 6.97613/6.97613 sec, 7.89201/7.89201 sec, 5.41398/5.41398 sec, 8.43135/8.43135 sec, 6.46577/6.46577 sec, 7.27641/7.27641 sec )
[LOG] Total clause size reduction: 164632 --> 3319 (1683 --> 3, 2620 --> 18, 17745 --> 115, 3960 --> 16, 4260 --> 17, 6832 --> 43, 7448 --> 32, 6375 --> 32, 20961 --> 201, 5205 --> 27, 15444 --> 172, 6156 --> 37, 1794 --> 10, 2392 --> 14, 23320 --> 489, 24288 --> 536, 8942 --> 107, 3668 --> 40, 3 --> 3, 8 --> 8, 96 --> 94, 9 --> 8, 10 --> 10, 19 --> 18, 26 --> 21, 19 --> 18, 164 --> 158, 27 --> 23, 148 --> 142, 25 --> 22, 8 --> 8, 10 --> 10, 385 --> 334, 435 --> 386, 107 --> 107, 40 --> 40 )
[LOG] Average clause size reduction: 177.024 --> 3.56882 (420.75 --> 0.75, 436.667 --> 3, 443.625 --> 2.875, 396 --> 1.6, 387.273 --> 1.54545, 401.882 --> 2.52941, 372.4 --> 1.6, 354.167 --> 1.77778, 403.096 --> 3.86538, 325.312 --> 1.6875, 386.1 --> 4.3, 307.8 --> 1.85, 256.286 --> 1.42857, 265.778 --> 1.55556, 262.022 --> 5.49438, 261.161 --> 5.76344, 255.486 --> 3.05714, 244.533 --> 2.66667, 1 --> 1, 2.66667 --> 2.66667, 2.66667 --> 2.61111, 1.5 --> 1.33333, 1.42857 --> 1.42857, 1.72727 --> 1.63636, 1.625 --> 1.3125, 1.46154 --> 1.38462, 3.48936 --> 3.3617, 1.8 --> 1.53333, 4 --> 3.83784, 1.66667 --> 1.46667, 1.6 --> 1.6, 1.66667 --> 1.66667, 5 --> 4.33766, 5.24096 --> 4.6506, 3.14706 --> 3.14706, 2.85714 --> 2.85714 )
[LOG] Overall execution time: 221.563 sec CPU time.
[LOG] Overall execution time: 223 sec real time.
Synthesis time: 222.62 sec (Real time) / 221.54 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.60 sec (Real time) / 0.59 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 24.67 sec (Real time) / 24.52 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 571 32 45 1 494
Raw AIGER output size: aag 1937 14 45 1 1860
=====================  genbuf11c3y.aag =====================
[LOG] Relation determinization time: 181.236 sec CPU time.
[LOG] Relation determinization time: 182 sec real time.
[LOG] Final circuit size: 818 new AND gates.
[LOG] Size before ABC: 968 AND gates.
[LOG] Size after ABC: 818 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 178.303/179 sec (4.2647/4 sec, 1.43746/2 sec, 0.131634/0 sec, 1.2381/1 sec, 1.74521/2 sec, 0.804713/1 sec, 0.73298/0 sec, 0.684854/1 sec, 0.595741/1 sec, 0.858951/1 sec, 1.01915/1 sec, 0.869041/0 sec, 0.800246/1 sec, 1.15347/1 sec, 0.716844/1 sec, 1.12478/1 sec, 1.15532/1 sec, 17.7674/18 sec, 13.7131/14 sec, 5.22258/5 sec, 6.77078/7 sec, 6.76737/7 sec, 5.03178/5 sec, 6.03888/6 sec, 4.59265/5 sec, 4.90395/5 sec, 6.63262/6 sec, 4.93161/5 sec, 7.99109/8 sec, 5.14622/5 sec, 11.5796/12 sec, 6.78135/7 sec, 7.92047/8 sec, 8.73577/8 sec, 4.79174/5 sec, 4.2544/5 sec, 10.8528/10 sec, 8.54374/9 sec )
[LOG] Nr of iterations: 612 (9, 8, 9, 50, 44, 6, 6, 11, 5, 12, 14, 9, 11, 13, 17, 21, 44, 23, 29, 6, 5, 8, 31, 34, 4, 5, 9, 4, 11, 11, 7, 10, 12, 13, 19, 34, 22, 26 )
[LOG] Total clause computation time: 37.8059/39 sec (1.47836/1.47836 sec, 1.34199/1.34199 sec, 0.016518/0.016518 sec, 0.235013/0.235013 sec, 0.21471/0.21471 sec, 0.039639/0.039639 sec, 0.061907/0.061907 sec, 0.026942/0.026942 sec, 0.018979/0.018979 sec, 0.046059/0.046059 sec, 0.074913/0.074913 sec, 0.026728/0.026728 sec, 0.025124/0.025124 sec, 0.102981/0.102981 sec, 0.142772/0.142772 sec, 0.11262/0.11262 sec, 0.343534/0.343534 sec, 3.16502/3.16502 sec, 5.58138/5.58138 sec, 4.5241/4.5241 sec, 5.81211/5.81211 sec, 0.571298/0.571298 sec, 0.835536/0.835536 sec, 2.15873/2.15873 sec, 0.262454/0.262454 sec, 0.19105/0.19105 sec, 0.232007/0.232007 sec, 0.318945/0.318945 sec, 0.240924/0.240924 sec, 0.24194/0.24194 sec, 0.398271/0.398271 sec, 0.254722/0.254722 sec, 0.239899/0.239899 sec, 0.163438/0.163438 sec, 0.240287/0.240287 sec, 0.767775/0.767775 sec, 3.83691/3.83691 sec, 3.46034/3.46034 sec )
[LOG] Total clause minimization time: 138.656/138 sec (2.74316/2.74316 sec, 0.037335/0.037335 sec, 0.061289/0.061289 sec, 0.948433/0.948433 sec, 1.47487/1.47487 sec, 0.707241/0.707241 sec, 0.613028/0.613028 sec, 0.601024/0.601024 sec, 0.518059/0.518059 sec, 0.754986/0.754986 sec, 0.885135/0.885135 sec, 0.784241/0.784241 sec, 0.714994/0.714994 sec, 0.992017/0.992017 sec, 0.513419/0.513419 sec, 0.953109/0.953109 sec, 0.748987/0.748987 sec, 14.5396/14.5396 sec, 8.05925/8.05925 sec, 0.662757/0.662757 sec, 0.918511/0.918511 sec, 6.1592/6.1592 sec, 4.15497/4.15497 sec, 3.84325/3.84325 sec, 4.28857/4.28857 sec, 4.6764/4.6764 sec, 6.35981/6.35981 sec, 4.57676/4.57676 sec, 7.7086/7.7086 sec, 4.8684/4.8684 sec, 11.1399/11.1399 sec, 6.4899/6.4899 sec, 7.63887/7.63887 sec, 8.53708/8.53708 sec, 4.51022/4.51022 sec, 3.45094/3.45094 sec, 6.97447/6.97447 sec, 5.04715/5.04715 sec )
[LOG] Total clause size reduction: 128023 --> 1810 (4272 --> 24, 3731 --> 16, 4816 --> 17, 27538 --> 197, 23091 --> 237, 2075 --> 14, 2075 --> 6, 3900 --> 19, 1500 --> 7, 3971 --> 29, 4498 --> 31, 2664 --> 18, 3180 --> 17, 3888 --> 33, 4752 --> 47, 5760 --> 54, 11954 --> 144, 6006 --> 86, 7616 --> 102, 9 --> 9, 8 --> 8, 17 --> 17, 87 --> 80, 130 --> 116, 6 --> 6, 6 --> 6, 14 --> 14, 7 --> 7, 29 --> 29, 19 --> 19, 12 --> 12, 17 --> 17, 33 --> 33, 28 --> 28, 45 --> 45, 93 --> 93, 86 --> 83, 90 --> 90 )
[LOG] Average clause size reduction: 209.188 --> 2.95752 (474.667 --> 2.66667, 466.375 --> 2, 535.111 --> 1.88889, 550.76 --> 3.94, 524.795 --> 5.38636, 345.833 --> 2.33333, 345.833 --> 1, 354.545 --> 1.72727, 300 --> 1.4, 330.917 --> 2.41667, 321.286 --> 2.21429, 296 --> 2, 289.091 --> 1.54545, 299.077 --> 2.53846, 279.529 --> 2.76471, 274.286 --> 2.57143, 271.682 --> 3.27273, 261.13 --> 3.73913, 262.621 --> 3.51724, 1.5 --> 1.5, 1.6 --> 1.6, 2.125 --> 2.125, 2.80645 --> 2.58065, 3.82353 --> 3.41176, 1.5 --> 1.5, 1.2 --> 1.2, 1.55556 --> 1.55556, 1.75 --> 1.75, 2.63636 --> 2.63636, 1.72727 --> 1.72727, 1.71429 --> 1.71429, 1.7 --> 1.7, 2.75 --> 2.75, 2.15385 --> 2.15385, 2.36842 --> 2.36842, 2.73529 --> 2.73529, 3.90909 --> 3.77273, 3.46154 --> 3.46154 )
[LOG] Overall execution time: 181.252 sec CPU time.
[LOG] Overall execution time: 182 sec real time.
Synthesis time: 182.08 sec (Real time) / 181.26 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.34 sec (Real time) / 0.34 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 11.22 sec (Real time) / 11.16 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 612 34 47 1 531
Raw AIGER output size: aag 1430 15 47 1 1349
=====================  genbuf12c3y.aag =====================
[LOG] Relation determinization time: 158.243 sec CPU time.
[LOG] Relation determinization time: 159 sec real time.
[LOG] Final circuit size: 1339 new AND gates.
[LOG] Size before ABC: 1561 AND gates.
[LOG] Size after ABC: 1339 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 155.88/157 sec (0.892331/1 sec, 0.842744/1 sec, 0.06553/0 sec, 0.68352/1 sec, 1.29505/1 sec, 0.292179/0 sec, 0.309125/1 sec, 0.278818/0 sec, 0.279766/0 sec, 0.44154/1 sec, 0.468487/0 sec, 0.510289/1 sec, 0.447936/0 sec, 0.548343/1 sec, 0.718749/0 sec, 1.09331/1 sec, 1.23345/2 sec, 1.20674/1 sec, 16.5477/16 sec, 9.1135/10 sec, 5.70188/5 sec, 6.81721/7 sec, 6.50404/7 sec, 4.05017/4 sec, 4.00332/4 sec, 4.78369/5 sec, 4.18675/4 sec, 5.19848/5 sec, 6.12189/6 sec, 5.86468/6 sec, 5.55662/6 sec, 5.83536/5 sec, 6.08914/7 sec, 6.61915/6 sec, 7.82808/8 sec, 7.65086/8 sec, 4.51988/4 sec, 5.51569/6 sec, 9.11771/9 sec, 6.64625/7 sec )
[LOG] Nr of iterations: 850 (8, 3, 7, 25, 54, 7, 7, 8, 11, 13, 13, 11, 12, 18, 21, 27, 99, 39, 40, 19, 7, 2, 6, 23, 52, 6, 6, 6, 9, 12, 11, 10, 11, 17, 16, 26, 97, 36, 37, 18 )
[LOG] Total clause computation time: 30.3263/33 sec (0.820821/0.820821 sec, 0.771288/0.771288 sec, 0.007592/0.007592 sec, 0.160358/0.160358 sec, 0.303338/0.303338 sec, 0.01372/0.01372 sec, 0.030201/0.030201 sec, 0.016699/0.016699 sec, 0.014044/0.014044 sec, 0.062825/0.062825 sec, 0.057665/0.057665 sec, 0.02434/0.02434 sec, 0.030846/0.030846 sec, 0.148634/0.148634 sec, 0.056194/0.056194 sec, 0.110825/0.110825 sec, 0.513295/0.513295 sec, 0.13211/0.13211 sec, 3.04837/3.04837 sec, 2.22426/2.22426 sec, 4.81262/4.81262 sec, 6.16707/6.16707 sec, 0.406989/0.406989 sec, 0.9782/0.9782 sec, 1.33837/1.33837 sec, 0.211872/0.211872 sec, 0.223648/0.223648 sec, 0.2221/0.2221 sec, 0.232574/0.232574 sec, 0.206917/0.206917 sec, 0.321429/0.321429 sec, 0.182098/0.182098 sec, 0.219956/0.219956 sec, 0.26648/0.26648 sec, 0.254791/0.254791 sec, 0.233663/0.233663 sec, 0.71942/0.71942 sec, 0.212173/0.212173 sec, 3.01303/3.01303 sec, 1.55544/1.55544 sec )
[LOG] Total clause minimization time: 123.989/122 sec (0.036706/0.036706 sec, 0.029506/0.029506 sec, 0.015524/0.015524 sec, 0.480707/0.480707 sec, 0.947337/0.947337 sec, 0.231443/0.231443 sec, 0.233418/0.233418 sec, 0.216343/0.216343 sec, 0.219221/0.219221 sec, 0.331826/0.331826 sec, 0.363912/0.363912 sec, 0.438154/0.438154 sec, 0.369493/0.369493 sec, 0.351377/0.351377 sec, 0.614563/0.614563 sec, 0.934538/0.934538 sec, 0.668798/0.668798 sec, 1.02175/1.02175 sec, 13.4425/13.4425 sec, 6.83226/6.83226 sec, 0.861014/0.861014 sec, 0.618939/0.618939 sec, 6.06723/6.06723 sec, 3.03876/3.03876 sec, 2.62966/2.62966 sec, 4.53405/4.53405 sec, 3.93088/3.93088 sec, 4.94469/4.94469 sec, 5.85849/5.85849 sec, 5.62665/5.62665 sec, 5.20542/5.20542 sec, 5.62231/5.62231 sec, 5.83875/5.83875 sec, 6.32331/6.32331 sec, 7.54392/7.54392 sec, 7.38763/7.38763 sec, 3.771/3.771 sec, 5.27266/5.27266 sec, 6.07379/6.07379 sec, 5.0601/5.0601 sec )
[LOG] Total clause size reduction: 163125 --> 2832 (3934 --> 19, 1122 --> 2, 3816 --> 8, 14280 --> 102, 30740 --> 338, 2694 --> 8, 2616 --> 10, 3024 --> 13, 4070 --> 18, 4716 --> 33, 4548 --> 25, 3760 --> 17, 3861 --> 21, 5916 --> 53, 6640 --> 56, 8034 --> 64, 30086 --> 404, 11248 --> 137, 11349 --> 170, 5220 --> 52, 19 --> 19, 2 --> 2, 8 --> 8, 91 --> 77, 319 --> 227, 8 --> 8, 10 --> 10, 10 --> 10, 15 --> 15, 33 --> 29, 21 --> 21, 17 --> 17, 21 --> 21, 53 --> 49, 35 --> 35, 64 --> 61, 396 --> 371, 125 --> 125, 152 --> 125, 52 --> 52 )
[LOG] Average clause size reduction: 191.912 --> 3.33176 (491.75 --> 2.375, 374 --> 0.666667, 545.143 --> 1.14286, 571.2 --> 4.08, 569.259 --> 6.25926, 384.857 --> 1.14286, 373.714 --> 1.42857, 378 --> 1.625, 370 --> 1.63636, 362.769 --> 2.53846, 349.846 --> 1.92308, 341.818 --> 1.54545, 321.75 --> 1.75, 328.667 --> 2.94444, 316.19 --> 2.66667, 297.556 --> 2.37037, 303.899 --> 4.08081, 288.41 --> 3.51282, 283.725 --> 4.25, 274.737 --> 2.73684, 2.71429 --> 2.71429, 1 --> 1, 1.33333 --> 1.33333, 3.95652 --> 3.34783, 6.13462 --> 4.36538, 1.33333 --> 1.33333, 1.66667 --> 1.66667, 1.66667 --> 1.66667, 1.66667 --> 1.66667, 2.75 --> 2.41667, 1.90909 --> 1.90909, 1.7 --> 1.7, 1.90909 --> 1.90909, 3.11765 --> 2.88235, 2.1875 --> 2.1875, 2.46154 --> 2.34615, 4.08247 --> 3.82474, 3.47222 --> 3.47222, 4.10811 --> 3.37838, 2.88889 --> 2.88889 )
[LOG] Overall execution time: 158.257 sec CPU time.
[LOG] Overall execution time: 159 sec real time.
Synthesis time: 159.06 sec (Real time) / 158.38 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.57 sec (Real time) / 0.56 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 12.09 sec (Real time) / 12.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 646 36 49 1 561
Raw AIGER output size: aag 1985 16 49 1 1900
=====================  genbuf13c3y.aag =====================
[LOG] Relation determinization time: 321.722 sec CPU time.
[LOG] Relation determinization time: 323 sec real time.
[LOG] Final circuit size: 1535 new AND gates.
[LOG] Size before ABC: 1778 AND gates.
[LOG] Size after ABC: 1535 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 318.155/320 sec (0.154928/0 sec, 1.65217/2 sec, 0.125285/0 sec, 1.29727/2 sec, 1.9502/2 sec, 0.617262/0 sec, 0.523163/1 sec, 0.500967/0 sec, 0.45975/1 sec, 0.70886/0 sec, 0.618721/1 sec, 1.23085/1 sec, 0.799828/1 sec, 1.77202/2 sec, 1.90315/2 sec, 1.46355/1 sec, 2.8344/3 sec, 1.82546/2 sec, 2.12938/2 sec, 31.3445/32 sec, 20.333/20 sec, 19.3318/19 sec, 20.4562/21 sec, 11.1706/11 sec, 7.69179/8 sec, 7.96337/8 sec, 7.42138/7 sec, 9.79987/10 sec, 8.09057/8 sec, 11.087/11 sec, 7.9224/8 sec, 9.58723/10 sec, 10.5691/10 sec, 8.58524/9 sec, 13.8569/14 sec, 9.68535/10 sec, 10.3571/10 sec, 7.77286/8 sec, 14.1477/14 sec, 11.1037/11 sec, 26.5457/27 sec, 10.7642/11 sec )
[LOG] Nr of iterations: 1107 (7, 7, 10, 47, 27, 7, 14, 12, 7, 21, 11, 11, 14, 20, 16, 13, 169, 52, 35, 51, 66, 6, 5, 8, 37, 14, 6, 13, 9, 6, 19, 9, 10, 13, 18, 14, 11, 109, 47, 34, 37, 65 )
[LOG] Total clause computation time: 58.1115/56 sec (0.084369/0.084369 sec, 1.51694/1.51694 sec, 0.02092/0.02092 sec, 0.17147/0.17147 sec, 0.273844/0.273844 sec, 0.03913/0.03913 sec, 0.032611/0.032611 sec, 0.051302/0.051302 sec, 0.054542/0.054542 sec, 0.202461/0.202461 sec, 0.068243/0.068243 sec, 0.151944/0.151944 sec, 0.142583/0.142583 sec, 0.154185/0.154185 sec, 0.484089/0.484089 sec, 0.109973/0.109973 sec, 0.631789/0.631789 sec, 0.165123/0.165123 sec, 0.16427/0.16427 sec, 4.82724/4.82724 sec, 5.03584/5.03584 sec, 11.4571/11.4571 sec, 10.2051/10.2051 sec, 0.539197/0.539197 sec, 1.201/1.201 sec, 2.71565/2.71565 sec, 0.281237/0.281237 sec, 0.202342/0.202342 sec, 0.317767/0.317767 sec, 0.554517/0.554517 sec, 0.330766/0.330766 sec, 0.313804/0.313804 sec, 0.313933/0.313933 sec, 0.482319/0.482319 sec, 0.49844/0.49844 sec, 0.395966/0.395966 sec, 0.200694/0.200694 sec, 0.872925/0.872925 sec, 0.340472/0.340472 sec, 0.543546/0.543546 sec, 8.81459/8.81459 sec, 3.14722/3.14722 sec )
[LOG] Total clause minimization time: 257.76/262 sec (0.022606/0.022606 sec, 0.078304/0.078304 sec, 0.044774/0.044774 sec, 1.06529/1.06529 sec, 1.61461/1.61461 sec, 0.51472/0.51472 sec, 0.427156/0.427156 sec, 0.387054/0.387054 sec, 0.341328/0.341328 sec, 0.443351/0.443351 sec, 0.487361/0.487361 sec, 1.01615/1.01615 sec, 0.593529/0.593529 sec, 1.55386/1.55386 sec, 1.35311/1.35311 sec, 1.28757/1.28757 sec, 2.13259/2.13259 sec, 1.59068/1.59068 sec, 1.89307/1.89307 sec, 26.4429/26.4429 sec, 15.2179/15.2179 sec, 7.8347/7.8347 sec, 10.205/10.205 sec, 10.5898/10.5898 sec, 6.44412/6.44412 sec, 5.20663/5.20663 sec, 7.09588/7.09588 sec, 9.55704/9.55704 sec, 7.72763/7.72763 sec, 10.4901/10.4901 sec, 7.55005/7.55005 sec, 9.23063/9.23063 sec, 10.2124/10.2124 sec, 8.06072/8.06072 sec, 13.3109/13.3109 sec, 9.24547/9.24547 sec, 10.1069/10.1069 sec, 6.84919/6.84919 sec, 13.7601/13.7601 sec, 10.513/10.513 sec, 17.6888/17.6888 sec, 7.57341/7.57341 sec )
[LOG] Total clause size reduction: 230967 --> 3831 (3606 --> 11, 3600 --> 15, 6129 --> 22, 28934 --> 185, 15990 --> 196, 2838 --> 9, 6136 --> 22, 4917 --> 19, 2592 --> 9, 8540 --> 43, 4230 --> 23, 4100 --> 19, 4849 --> 25, 7030 --> 52, 5310 --> 34, 3984 --> 29, 55608 --> 884, 16065 --> 180, 10404 --> 111, 15050 --> 228, 19500 --> 234, 11 --> 11, 11 --> 11, 16 --> 16, 125 --> 119, 36 --> 35, 9 --> 9, 22 --> 22, 13 --> 13, 9 --> 9, 37 --> 37, 16 --> 16, 19 --> 19, 25 --> 25, 42 --> 42, 27 --> 27, 23 --> 23, 473 --> 425, 156 --> 156, 111 --> 111, 140 --> 121, 234 --> 234 )
[LOG] Average clause size reduction: 208.642 --> 3.4607 (515.143 --> 1.57143, 514.286 --> 2.14286, 612.9 --> 2.2, 615.617 --> 3.93617, 592.222 --> 7.25926, 405.429 --> 1.28571, 438.286 --> 1.57143, 409.75 --> 1.58333, 370.286 --> 1.28571, 406.667 --> 2.04762, 384.545 --> 2.09091, 372.727 --> 1.72727, 346.357 --> 1.78571, 351.5 --> 2.6, 331.875 --> 2.125, 306.462 --> 2.23077, 329.041 --> 5.23077, 308.942 --> 3.46154, 297.257 --> 3.17143, 295.098 --> 4.47059, 295.455 --> 3.54545, 1.83333 --> 1.83333, 2.2 --> 2.2, 2 --> 2, 3.37838 --> 3.21622, 2.57143 --> 2.5, 1.5 --> 1.5, 1.69231 --> 1.69231, 1.44444 --> 1.44444, 1.5 --> 1.5, 1.94737 --> 1.94737, 1.77778 --> 1.77778, 1.9 --> 1.9, 1.92308 --> 1.92308, 2.33333 --> 2.33333, 1.92857 --> 1.92857, 2.09091 --> 2.09091, 4.33945 --> 3.89908, 3.31915 --> 3.31915, 3.26471 --> 3.26471, 3.78378 --> 3.27027, 3.6 --> 3.6 )
[LOG] Overall execution time: 321.74 sec CPU time.
[LOG] Overall execution time: 323 sec real time.
Synthesis time: 323.07 sec (Real time) / 321.57 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.68 sec (Real time) / 0.67 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 27.54 sec (Real time) / 27.36 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 691 38 51 1 602
Raw AIGER output size: aag 2226 17 51 1 2137
=====================  genbuf14c3y.aag =====================
[LOG] Relation determinization time: 430.175 sec CPU time.
[LOG] Relation determinization time: 432 sec real time.
[LOG] Final circuit size: 1549 new AND gates.
[LOG] Size before ABC: 1809 AND gates.
[LOG] Size after ABC: 1549 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 425.758/426 sec (4.71967/5 sec, 1.38042/2 sec, 0.116826/0 sec, 2.02379/2 sec, 2.38098/2 sec, 0.784022/1 sec, 0.467308/0 sec, 0.492975/1 sec, 0.644692/1 sec, 1.00599/1 sec, 0.848292/0 sec, 1.7247/2 sec, 1.32753/1 sec, 1.23127/1 sec, 1.3726/1 sec, 1.50957/2 sec, 2.95149/3 sec, 2.72396/2 sec, 3.02211/3 sec, 2.56731/3 sec, 21.9905/22 sec, 29.3776/30 sec, 20.6528/20 sec, 21.8032/22 sec, 12.2759/12 sec, 8.13524/9 sec, 13.6646/13 sec, 23.4194/24 sec, 12.3697/12 sec, 11.1002/11 sec, 12.4405/13 sec, 13.7725/14 sec, 12.2994/12 sec, 13.4442/13 sec, 13.4084/13 sec, 13.4064/13 sec, 24.0261/24 sec, 17.5963/18 sec, 8.81211/9 sec, 12.9834/13 sec, 18.9838/19 sec, 18.4819/19 sec, 15.702/15 sec, 22.3163/23 sec )
[LOG] Nr of iterations: 1024 (15, 7, 8, 38, 37, 12, 7, 12, 16, 10, 15, 17, 16, 20, 10, 9, 98, 53, 40, 12, 62, 26, 9, 5, 6, 37, 33, 11, 5, 11, 13, 8, 13, 15, 13, 19, 8, 7, 97, 52, 27, 11, 60, 24 )
[LOG] Total clause computation time: 56.2321/60 sec (0.172449/0.172449 sec, 1.25926/1.25926 sec, 0.025245/0.025245 sec, 0.261222/0.261222 sec, 0.182479/0.182479 sec, 0.08265/0.08265 sec, 0.048812/0.048812 sec, 0.027967/0.027967 sec, 0.066963/0.066963 sec, 0.048389/0.048389 sec, 0.185402/0.185402 sec, 0.116165/0.116165 sec, 0.166897/0.166897 sec, 0.234745/0.234745 sec, 0.186893/0.186893 sec, 0.250291/0.250291 sec, 0.822386/0.822386 sec, 0.216381/0.216381 sec, 0.197777/0.197777 sec, 0.172872/0.172872 sec, 2.1854/2.1854 sec, 4.93923/4.93923 sec, 9.93119/9.93119 sec, 6.38538/6.38538 sec, 1.13776/1.13776 sec, 2.23544/2.23544 sec, 5.5115/5.5115 sec, 0.408318/0.408318 sec, 0.478701/0.478701 sec, 0.22814/0.22814 sec, 0.281601/0.281601 sec, 0.272581/0.272581 sec, 0.434824/0.434824 sec, 0.429965/0.429965 sec, 0.441895/0.441895 sec, 0.343317/0.343317 sec, 0.473096/0.473096 sec, 0.695636/0.695636 sec, 1.86748/1.86748 sec, 0.848995/0.848995 sec, 0.683865/0.683865 sec, 0.437269/0.437269 sec, 0.846946/0.846946 sec, 10.0084/10.0084 sec )
[LOG] Total clause minimization time: 366.66/364 sec (4.49221/4.49221 sec, 0.04877/0.04877 sec, 0.036036/0.036036 sec, 1.69088/1.69088 sec, 2.12584/2.12584 sec, 0.627228/0.627228 sec, 0.360653/0.360653 sec, 0.391379/0.391379 sec, 0.504146/0.504146 sec, 0.899813/0.899813 sec, 0.586448/0.586448 sec, 1.53126/1.53126 sec, 1.08376/1.08376 sec, 0.923422/0.923422 sec, 1.10889/1.10889 sec, 1.18265/1.18265 sec, 2.05024/2.05024 sec, 2.4282/2.4282 sec, 2.74396/2.74396 sec, 2.31319/2.31319 sec, 19.7202/19.7202 sec, 24.3498/24.3498 sec, 10.6623/10.6623 sec, 15.3485/15.3485 sec, 11.0797/11.0797 sec, 5.83917/5.83917 sec, 8.09797/8.09797 sec, 22.9492/22.9492 sec, 11.8383/11.8383 sec, 10.8182/10.8182 sec, 12.1029/12.1029 sec, 13.4392/13.4392 sec, 11.8121/11.8121 sec, 12.9632/12.9632 sec, 12.9097/12.9097 sec, 13.0105/13.0105 sec, 23.497/23.497 sec, 16.8495/16.8495 sec, 6.88728/6.88728 sec, 12.0772/12.0772 sec, 18.2411/18.2411 sec, 17.9848/17.9848 sec, 14.7945/14.7945 sec, 12.2583/12.2583 sec )
[LOG] Total clause size reduction: 221576 --> 3324 (8904 --> 56, 3810 --> 16, 5054 --> 15, 24790 --> 147, 23508 --> 165, 5544 --> 13, 2952 --> 10, 5258 --> 18, 6930 --> 28, 4032 --> 20, 6062 --> 31, 6736 --> 40, 6045 --> 40, 7600 --> 41, 3573 --> 21, 3064 --> 20, 34823 --> 492, 17836 --> 149, 12870 --> 153, 3520 --> 23, 19215 --> 243, 7850 --> 89, 21 --> 20, 10 --> 10, 12 --> 12, 147 --> 138, 124 --> 114, 13 --> 12, 7 --> 7, 18 --> 18, 22 --> 22, 15 --> 15, 24 --> 24, 33 --> 32, 25 --> 25, 41 --> 40, 17 --> 16, 16 --> 16, 492 --> 417, 149 --> 149, 73 --> 73, 23 --> 23, 235 --> 228, 83 --> 83 )
[LOG] Average clause size reduction: 216.383 --> 3.24609 (593.6 --> 3.73333, 544.286 --> 2.28571, 631.75 --> 1.875, 652.368 --> 3.86842, 635.351 --> 4.45946, 462 --> 1.08333, 421.714 --> 1.42857, 438.167 --> 1.5, 433.125 --> 1.75, 403.2 --> 2, 404.133 --> 2.06667, 396.235 --> 2.35294, 377.812 --> 2.5, 380 --> 2.05, 357.3 --> 2.1, 340.444 --> 2.22222, 355.337 --> 5.02041, 336.528 --> 2.81132, 321.75 --> 3.825, 293.333 --> 1.91667, 309.919 --> 3.91935, 301.923 --> 3.42308, 2.33333 --> 2.22222, 2 --> 2, 2 --> 2, 3.97297 --> 3.72973, 3.75758 --> 3.45455, 1.18182 --> 1.09091, 1.4 --> 1.4, 1.63636 --> 1.63636, 1.69231 --> 1.69231, 1.875 --> 1.875, 1.84615 --> 1.84615, 2.2 --> 2.13333, 1.92308 --> 1.92308, 2.15789 --> 2.10526, 2.125 --> 2, 2.28571 --> 2.28571, 5.07216 --> 4.29897, 2.86538 --> 2.86538, 2.7037 --> 2.7037, 2.09091 --> 2.09091, 3.91667 --> 3.8, 3.45833 --> 3.45833 )
[LOG] Overall execution time: 430.198 sec CPU time.
[LOG] Overall execution time: 432 sec real time.
Synthesis time: 431.78 sec (Real time) / 428.94 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.74 sec (Real time) / 0.73 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 28.82 sec (Real time) / 28.68 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 732 40 53 1 639
Raw AIGER output size: aag 2281 18 53 1 2188
=====================  genbuf15c3y.aag =====================
[LOG] Relation determinization time: 566.677 sec CPU time.
[LOG] Relation determinization time: 569 sec real time.
[LOG] Final circuit size: 1836 new AND gates.
[LOG] Size before ABC: 2184 AND gates.
[LOG] Size after ABC: 1836 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 561.706/564 sec (0.264404/1 sec, 0.271471/0 sec, 0.163624/0 sec, 2.53261/3 sec, 2.31915/2 sec, 1.03303/1 sec, 0.490653/0 sec, 0.857131/1 sec, 0.8178/1 sec, 1.2231/1 sec, 1.11395/2 sec, 0.764007/0 sec, 0.856164/1 sec, 0.772397/1 sec, 2.02073/2 sec, 1.44242/1 sec, 3.01704/4 sec, 4.5361/4 sec, 3.16142/3 sec, 2.71776/3 sec, 3.18456/3 sec, 11.7798/12 sec, 33.947/34 sec, 24.8873/25 sec, 38.4862/39 sec, 18.9785/19 sec, 15.9704/16 sec, 15.5205/15 sec, 27.1038/28 sec, 11.7579/11 sec, 13.6427/14 sec, 15.4167/16 sec, 17.8332/17 sec, 19.7713/20 sec, 19.3502/20 sec, 16.9123/17 sec, 16.5505/16 sec, 23.4714/24 sec, 17.8895/18 sec, 21.5545/21 sec, 16.8693/17 sec, 24.2376/25 sec, 22.2776/22 sec, 19.7956/20 sec, 30.3555/30 sec, 33.7869/34 sec )
[LOG] Nr of iterations: 1175 (8, 8, 10, 31, 41, 10, 11, 8, 7, 16, 14, 9, 15, 18, 16, 13, 67, 54, 59, 8, 19, 156, 39, 5, 6, 7, 30, 22, 7, 10, 6, 6, 13, 12, 6, 13, 17, 13, 10, 54, 48, 55, 6, 16, 139, 37 )
[LOG] Total clause computation time: 87.0639/85 sec (0.130317/0.130317 sec, 0.08119/0.08119 sec, 0.027253/0.027253 sec, 0.364755/0.364755 sec, 0.312708/0.312708 sec, 0.07164/0.07164 sec, 0.043405/0.043405 sec, 0.027713/0.027713 sec, 0.022719/0.022719 sec, 0.108867/0.108867 sec, 0.108964/0.108964 sec, 0.112099/0.112099 sec, 0.173571/0.173571 sec, 0.117571/0.117571 sec, 0.108851/0.108851 sec, 0.139766/0.139766 sec, 0.974408/0.974408 sec, 0.245129/0.245129 sec, 0.252603/0.252603 sec, 0.287257/0.287257 sec, 0.202119/0.202119 sec, 1.93964/1.93964 sec, 10.3439/10.3439 sec, 9.1912/9.1912 sec, 12.9241/12.9241 sec, 1.14504/1.14504 sec, 3.35723/3.35723 sec, 6.19912/6.19912 sec, 0.581441/0.581441 sec, 0.512722/0.512722 sec, 0.767571/0.767571 sec, 0.41872/0.41872 sec, 0.486217/0.486217 sec, 0.533327/0.533327 sec, 0.734486/0.734486 sec, 0.486408/0.486408 sec, 0.729547/0.729547 sec, 0.531799/0.531799 sec, 0.70765/0.70765 sec, 3.61793/3.61793 sec, 0.560233/0.560233 sec, 0.466293/0.466293 sec, 0.635794/0.635794 sec, 0.568105/0.568105 sec, 9.55937/9.55937 sec, 16.1531/16.1531 sec )
[LOG] Total clause minimization time: 471.261/476 sec (0.071755/0.071755 sec, 0.114644/0.114644 sec, 0.058561/0.058561 sec, 2.10304/2.10304 sec, 1.92357/1.92357 sec, 0.878878/0.878878 sec, 0.365862/0.365862 sec, 0.74771/0.74771 sec, 0.714163/0.714163 sec, 1.033/1.033 sec, 0.926718/0.926718 sec, 0.58667/0.58667 sec, 0.601914/0.601914 sec, 0.574994/0.574994 sec, 1.83305/1.83305 sec, 1.21639/1.21639 sec, 1.95321/1.95321 sec, 4.20853/4.20853 sec, 2.81295/2.81295 sec, 2.33902/2.33902 sec, 2.88793/2.88793 sec, 9.73763/9.73763 sec, 23.4992/23.4992 sec, 15.6266/15.6266 sec, 25.4871/25.4871 sec, 17.7736/17.7736 sec, 12.5503/12.5503 sec, 9.25763/9.25763 sec, 26.4621/26.4621 sec, 11.179/11.179 sec, 12.8212/12.8212 sec, 14.9298/14.9298 sec, 17.2848/17.2848 sec, 19.1778/19.1778 sec, 18.5487/18.5487 sec, 16.3577/16.3577 sec, 15.7574/15.7574 sec, 22.8733/22.8733 sec, 17.1283/17.1283 sec, 17.8748/17.8748 sec, 16.2398/16.2398 sec, 23.7026/23.7026 sec, 21.5868/21.5868 sec, 19.1568/19.1568 sec, 20.7307/20.7307 sec, 17.5647/17.5647 sec )
[LOG] Total clause size reduction: 265837 --> 4537 (4760 --> 24, 4753 --> 19, 6948 --> 20, 21540 --> 150, 27840 --> 290, 4815 --> 13, 5210 --> 14, 3619 --> 12, 2958 --> 9, 7185 --> 31, 6032 --> 24, 3688 --> 20, 6062 --> 31, 7497 --> 36, 6030 --> 41, 4668 --> 26, 27588 --> 365, 19716 --> 162, 20822 --> 187, 2408 --> 22, 6030 --> 49, 51150 --> 992, 12502 --> 142, 12 --> 12, 14 --> 14, 13 --> 13, 150 --> 137, 80 --> 69, 8 --> 8, 14 --> 14, 9 --> 9, 9 --> 9, 22 --> 22, 20 --> 20, 10 --> 10, 25 --> 25, 36 --> 36, 28 --> 28, 19 --> 19, 261 --> 236, 136 --> 136, 167 --> 167, 13 --> 13, 37 --> 37, 799 --> 690, 134 --> 134 )
[LOG] Average clause size reduction: 226.244 --> 3.86128 (595 --> 3, 594.125 --> 2.375, 694.8 --> 2, 694.839 --> 4.83871, 679.024 --> 7.07317, 481.5 --> 1.3, 473.636 --> 1.27273, 452.375 --> 1.5, 422.571 --> 1.28571, 449.062 --> 1.9375, 430.857 --> 1.71429, 409.778 --> 2.22222, 404.133 --> 2.06667, 416.5 --> 2, 376.875 --> 2.5625, 359.077 --> 2, 411.761 --> 5.44776, 365.111 --> 3, 352.915 --> 3.16949, 301 --> 2.75, 317.368 --> 2.57895, 327.885 --> 6.35897, 320.564 --> 3.64103, 2.4 --> 2.4, 2.33333 --> 2.33333, 1.85714 --> 1.85714, 5 --> 4.56667, 3.63636 --> 3.13636, 1.14286 --> 1.14286, 1.4 --> 1.4, 1.5 --> 1.5, 1.5 --> 1.5, 1.69231 --> 1.69231, 1.66667 --> 1.66667, 1.66667 --> 1.66667, 1.92308 --> 1.92308, 2.11765 --> 2.11765, 2.15385 --> 2.15385, 1.9 --> 1.9, 4.83333 --> 4.37037, 2.83333 --> 2.83333, 3.03636 --> 3.03636, 2.16667 --> 2.16667, 2.3125 --> 2.3125, 5.7482 --> 4.96403, 3.62162 --> 3.62162 )
[LOG] Overall execution time: 566.702 sec CPU time.
[LOG] Overall execution time: 569 sec real time.
Synthesis time: 568.87 sec (Real time) / 564.80 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.93 sec (Real time) / 0.92 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 57.56 sec (Real time) / 57.27 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 782 42 55 1 685
Raw AIGER output size: aag 2618 19 55 1 2521
=====================  genbuf16c3y.aag =====================
[LOG] Relation determinization time: 492.268 sec CPU time.
[LOG] Relation determinization time: 495 sec real time.
[LOG] Final circuit size: 1579 new AND gates.
[LOG] Size before ABC: 1847 AND gates.
[LOG] Size after ABC: 1579 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 486.402/486 sec (9.21981/9 sec, 2.33683/2 sec, 0.147437/0 sec, 1.92823/2 sec, 2.79004/3 sec, 0.402444/1 sec, 0.849697/0 sec, 0.452074/1 sec, 0.578551/0 sec, 0.706733/0 sec, 0.975308/1 sec, 1.34955/2 sec, 1.11225/1 sec, 1.10132/1 sec, 1.37562/1 sec, 1.3375/2 sec, 2.70751/2 sec, 1.83748/2 sec, 2.10451/2 sec, 2.20734/3 sec, 2.0159/2 sec, 1.7759/1 sec, 13.5703/14 sec, 8.78351/9 sec, 22.4477/22 sec, 20.2496/21 sec, 18.9743/19 sec, 12.638/12 sec, 16.5779/17 sec, 19.7396/20 sec, 17.2086/17 sec, 18.5661/19 sec, 12.879/13 sec, 14.4883/14 sec, 24.5723/25 sec, 12.6297/13 sec, 17.0588/17 sec, 16.9361/17 sec, 20.3832/20 sec, 25.1935/25 sec, 15.6687/16 sec, 17.3004/17 sec, 15.4365/15 sec, 18.3325/18 sec, 17.5593/18 sec, 13.7606/14 sec, 22.2767/22 sec, 13.8587/14 sec )
[LOG] Nr of iterations: 1109 (15, 5, 8, 51, 45, 18, 5, 15, 11, 17, 10, 15, 8, 15, 12, 16, 90, 8, 48, 21, 13, 12, 79, 64, 7, 3, 7, 38, 37, 15, 4, 12, 9, 14, 9, 14, 7, 13, 9, 15, 63, 6, 46, 19, 12, 10, 77, 62 )
[LOG] Total clause computation time: 31.5364/36 sec (0.067259/0.067259 sec, 0.082805/0.082805 sec, 0.029766/0.029766 sec, 0.237614/0.237614 sec, 0.279157/0.279157 sec, 0.036191/0.036191 sec, 0.095279/0.095279 sec, 0.07141/0.07141 sec, 0.116677/0.116677 sec, 0.061026/0.061026 sec, 0.203608/0.203608 sec, 0.217139/0.217139 sec, 0.129904/0.129904 sec, 0.262828/0.262828 sec, 0.119167/0.119167 sec, 0.337812/0.337812 sec, 0.610611/0.610611 sec, 0.250018/0.250018 sec, 0.232091/0.232091 sec, 0.23958/0.23958 sec, 0.194657/0.194657 sec, 0.181891/0.181891 sec, 2.38699/2.38699 sec, 1.06064/1.06064 sec, 1.40408/1.40408 sec, 1.65074/1.65074 sec, 1.17967/1.17967 sec, 2.09953/2.09953 sec, 6.66146/6.66146 sec, 0.541429/0.541429 sec, 0.55175/0.55175 sec, 0.281255/0.281255 sec, 0.473717/0.473717 sec, 0.23599/0.23599 sec, 0.511015/0.511015 sec, 0.24087/0.24087 sec, 0.431423/0.431423 sec, 0.31324/0.31324 sec, 0.385632/0.385632 sec, 0.535678/0.535678 sec, 2.2281/2.2281 sec, 0.61587/0.61587 sec, 0.607648/0.607648 sec, 0.38083/0.38083 sec, 0.434475/0.434475 sec, 0.363665/0.363665 sec, 1.06305/1.06305 sec, 0.841197/0.841197 sec )
[LOG] Total clause minimization time: 451.12/449 sec (9.08536/9.08536 sec, 2.16318/2.16318 sec, 0.031322/0.031322 sec, 1.60421/1.60421 sec, 2.42063/2.42063 sec, 0.272872/0.272872 sec, 0.660348/0.660348 sec, 0.285408/0.285408 sec, 0.3655/0.3655 sec, 0.553996/0.553996 sec, 0.679739/0.679739 sec, 1.03993/1.03993 sec, 0.886884/0.886884 sec, 0.744669/0.744669 sec, 1.16189/1.16189 sec, 0.912718/0.912718 sec, 2.00214/2.00214 sec, 1.48448/1.48448 sec, 1.78147/1.78147 sec, 1.87601/1.87601 sec, 1.72799/1.72799 sec, 1.49534/1.49534 sec, 11.0835/11.0835 sec, 7.61405/7.61405 sec, 20.9842/20.9842 sec, 18.5329/18.5329 sec, 17.7382/17.7382 sec, 10.4746/10.4746 sec, 9.85807/9.85807 sec, 19.1285/19.1285 sec, 16.5951/16.5951 sec, 18.2187/18.2187 sec, 12.3457/12.3457 sec, 14.1936/14.1936 sec, 24.0035/24.0035 sec, 12.3298/12.3298 sec, 16.5638/16.5638 sec, 16.5586/16.5586 sec, 19.9376/19.9376 sec, 24.5983/24.5983 sec, 13.3763/13.3763 sec, 16.6252/16.6252 sec, 14.7598/14.7598 sec, 17.8962/17.8962 sec, 17.0489/17.0489 sec, 13.3341/13.3341 sec, 21.1425/21.1425 sec, 12.9428/12.9428 sec )
[LOG] Total clause size reduction: 291669 --> 3601 (10178 --> 41, 2940 --> 6, 5775 --> 12, 38550 --> 202, 32912 --> 209, 9877 --> 31, 2276 --> 7, 7756 --> 27, 5480 --> 13, 8400 --> 39, 4581 --> 21, 7084 --> 26, 3423 --> 11, 6776 --> 35, 4950 --> 30, 6705 --> 34, 42186 --> 515, 3003 --> 16, 19928 --> 155, 8000 --> 53, 4740 --> 45, 4004 --> 26, 28002 --> 344, 22554 --> 214, 11 --> 11, 4 --> 4, 12 --> 12, 118 --> 113, 123 --> 111, 24 --> 24, 7 --> 7, 20 --> 20, 11 --> 11, 25 --> 25, 21 --> 21, 26 --> 26, 11 --> 11, 24 --> 24, 20 --> 20, 34 --> 32, 285 --> 258, 12 --> 12, 146 --> 146, 48 --> 48, 45 --> 44, 22 --> 22, 334 --> 281, 206 --> 206 )
[LOG] Average clause size reduction: 263.002 --> 3.24707 (678.533 --> 2.73333, 588 --> 1.2, 721.875 --> 1.5, 755.882 --> 3.96078, 731.378 --> 4.64444, 548.722 --> 1.72222, 455.2 --> 1.4, 517.067 --> 1.8, 498.182 --> 1.18182, 494.118 --> 2.29412, 458.1 --> 2.1, 472.267 --> 1.73333, 427.875 --> 1.375, 451.733 --> 2.33333, 412.5 --> 2.5, 419.062 --> 2.125, 468.733 --> 5.72222, 375.375 --> 2, 415.167 --> 3.22917, 380.952 --> 2.52381, 364.615 --> 3.46154, 333.667 --> 2.16667, 354.456 --> 4.35443, 352.406 --> 3.34375, 1.57143 --> 1.57143, 1.33333 --> 1.33333, 1.71429 --> 1.71429, 3.10526 --> 2.97368, 3.32432 --> 3, 1.6 --> 1.6, 1.75 --> 1.75, 1.66667 --> 1.66667, 1.22222 --> 1.22222, 1.78571 --> 1.78571, 2.33333 --> 2.33333, 1.85714 --> 1.85714, 1.57143 --> 1.57143, 1.84615 --> 1.84615, 2.22222 --> 2.22222, 2.26667 --> 2.13333, 4.52381 --> 4.09524, 2 --> 2, 3.17391 --> 3.17391, 2.52632 --> 2.52632, 3.75 --> 3.66667, 2.2 --> 2.2, 4.33766 --> 3.64935, 3.32258 --> 3.32258 )
[LOG] Overall execution time: 492.297 sec CPU time.
[LOG] Overall execution time: 495 sec real time.
Synthesis time: 494.22 sec (Real time) / 490.85 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.83 sec (Real time) / 0.82 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 31.80 sec (Real time) / 31.64 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 835 44 58 1 733
Raw AIGER output size: aag 2414 20 58 1 2312
=====================  genbuf1b4y.aag =====================
[LOG] Relation determinization time: 0.128752 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 144 new AND gates.
[LOG] Size before ABC: 163 AND gates.
[LOG] Size after ABC: 143 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.112848/0 sec (0.008966/0 sec, 0.009016/0 sec, 0.005602/0 sec, 0.009709/0 sec, 0.008964/0 sec, 0.004394/0 sec, 0.010421/0 sec, 0.01057/0 sec, 0.010085/0 sec, 0.012003/0 sec, 0.012461/0 sec, 0.010657/0 sec )
[LOG] Nr of iterations: 106 (18, 15, 7, 2, 9, 8, 13, 12, 6, 1, 8, 7 )
[LOG] Total clause computation time: 0.020894/0 sec (0.002189/0.002189 sec, 0.002028/0.002028 sec, 0.000746/0.000746 sec, 0.000759/0.000759 sec, 0.002553/0.002553 sec, 0.000845/0.000845 sec, 0.002337/0.002337 sec, 0.002572/0.002572 sec, 0.003056/0.003056 sec, 1e-06/1e-06 sec, 0.002224/0.002224 sec, 0.001584/0.001584 sec )
[LOG] Total clause minimization time: 0.075324/0 sec (0.004774/0.004774 sec, 0.005164/0.005164 sec, 0.003048/0.003048 sec, 0.0071/0.0071 sec, 0.00444/0.00444 sec, 0.00165/0.00165 sec, 0.007173/0.007173 sec, 0.007139/0.007139 sec, 0.006178/0.006178 sec, 0.011151/0.011151 sec, 0.009316/0.009316 sec, 0.008191/0.008191 sec )
[LOG] Total clause size reduction: 6999 --> 219 (2312 --> 42, 1792 --> 39, 666 --> 10, 109 --> 0, 864 --> 18, 1155 --> 15, 27 --> 25, 31 --> 28, 10 --> 9, 0 --> 0, 18 --> 18, 15 --> 15 )
[LOG] Average clause size reduction: 66.0283 --> 2.06604 (128.444 --> 2.33333, 119.467 --> 2.6, 95.1429 --> 1.42857, 54.5 --> 0, 96 --> 2, 144.375 --> 1.875, 2.07692 --> 1.92308, 2.58333 --> 2.33333, 1.66667 --> 1.5, 0 --> 0, 2.25 --> 2.25, 2.14286 --> 2.14286 )
[LOG] Overall execution time: 0.13076 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.30 sec (Real time) / 0.26 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.37 sec (Real time) / 0.36 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 175 11 23 1 141
Raw AIGER output size: aag 318 5 23 1 285
=====================  genbuf2b4y.aag =====================
[LOG] Relation determinization time: 0.312196 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 173 new AND gates.
[LOG] Size before ABC: 206 AND gates.
[LOG] Size after ABC: 173 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.283119/0 sec (0.016739/0 sec, 0.014619/0 sec, 0.01043/0 sec, 0.013123/0 sec, 0.007482/0 sec, 0.019585/0 sec, 0.006805/0 sec, 0.034411/0 sec, 0.025903/0 sec, 0.032496/0 sec, 0.024434/0 sec, 0.017533/0 sec, 0.027641/0 sec, 0.031918/0 sec )
[LOG] Nr of iterations: 125 (18, 18, 4, 5, 5, 13, 7, 11, 16, 3, 3, 4, 12, 6 )
[LOG] Total clause computation time: 0.075107/0 sec (0.004166/0.004166 sec, 0.003341/0.003341 sec, 0.000985/0.000985 sec, 0.001497/0.001497 sec, 0.002575/0.002575 sec, 0.009259/0.009259 sec, 0.001132/0.001132 sec, 0.013952/0.013952 sec, 0.007935/0.007935 sec, 0.007303/0.007303 sec, 0.006396/0.006396 sec, 0.003137/0.003137 sec, 0.0083/0.0083 sec, 0.005129/0.005129 sec )
[LOG] Total clause minimization time: 0.178006/0 sec (0.00973/0.00973 sec, 0.008481/0.008481 sec, 0.00674/0.00674 sec, 0.008897/0.008897 sec, 0.002005/0.002005 sec, 0.007464/0.007464 sec, 0.002708/0.002708 sec, 0.01892/0.01892 sec, 0.016476/0.016476 sec, 0.023751/0.023751 sec, 0.01657/0.01657 sec, 0.012944/0.012944 sec, 0.017927/0.017927 sec, 0.025393/0.025393 sec )
[LOG] Total clause size reduction: 9786 --> 301 (2941 --> 65, 2941 --> 50, 432 --> 4, 564 --> 7, 516 --> 7, 1524 --> 28, 732 --> 13, 35 --> 28, 45 --> 43, 4 --> 4, 4 --> 4, 7 --> 7, 28 --> 28, 13 --> 13 )
[LOG] Average clause size reduction: 78.288 --> 2.408 (163.389 --> 3.61111, 163.389 --> 2.77778, 108 --> 1, 112.8 --> 1.4, 103.2 --> 1.4, 117.231 --> 2.15385, 104.571 --> 1.85714, 3.18182 --> 2.54545, 2.8125 --> 2.6875, 1.33333 --> 1.33333, 1.33333 --> 1.33333, 1.75 --> 1.75, 2.33333 --> 2.33333, 2.16667 --> 2.16667 )
[LOG] Overall execution time: 0.314603 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.50 sec (Real time) / 0.45 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.58 sec (Real time) / 0.56 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 213 13 26 1 174
Raw AIGER output size: aag 386 6 26 1 347
=====================  genbuf3b4y.aag =====================
[LOG] Relation determinization time: 1.12625 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 215 new AND gates.
[LOG] Size before ABC: 243 AND gates.
[LOG] Size after ABC: 215 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 1.06471/1 sec (0.034588/0 sec, 0.034699/0 sec, 0.016768/0 sec, 0.017281/0 sec, 0.020979/0 sec, 0.017987/0 sec, 0.121817/1 sec, 0.06003/0 sec, 0.009349/0 sec, 0.075467/0 sec, 0.071984/0 sec, 0.080975/0 sec, 0.077116/0 sec, 0.067816/0 sec, 0.093352/0 sec, 0.114048/0 sec, 0.045661/0 sec, 0.104798/0 sec )
[LOG] Nr of iterations: 179 (24, 25, 7, 4, 6, 7, 10, 17, 8, 13, 14, 5, 3, 4, 5, 6, 14, 7 )
[LOG] Total clause computation time: 0.252281/1 sec (0.009931/0.009931 sec, 0.008192/0.008192 sec, 0.001629/0.001629 sec, 0.001091/0.001091 sec, 0.003115/0.003115 sec, 0.008857/0.008857 sec, 0.022339/0.022339 sec, 0.03112/0.03112 sec, 0.002016/0.002016 sec, 0.021684/0.021684 sec, 0.027629/0.027629 sec, 0.017109/0.017109 sec, 0.011461/0.011461 sec, 0.018615/0.018615 sec, 0.016541/0.016541 sec, 0.023335/0.023335 sec, 0.015703/0.015703 sec, 0.011914/0.011914 sec )
[LOG] Total clause minimization time: 0.756788/0 sec (0.020661/0.020661 sec, 0.022673/0.022673 sec, 0.011267/0.011267 sec, 0.012233/0.012233 sec, 0.014006/0.014006 sec, 0.005143/0.005143 sec, 0.095403/0.095403 sec, 0.02456/0.02456 sec, 0.003174/0.003174 sec, 0.051567/0.051567 sec, 0.042113/0.042113 sec, 0.061703/0.061703 sec, 0.063596/0.063596 sec, 0.046924/0.046924 sec, 0.074596/0.074596 sec, 0.088583/0.088583 sec, 0.027838/0.027838 sec, 0.090748/0.090748 sec )
[LOG] Total clause size reduction: 17912 --> 450 (4922 --> 84, 4944 --> 100, 1068 --> 12, 513 --> 4, 885 --> 9, 870 --> 15, 1296 --> 20, 2288 --> 43, 966 --> 15, 30 --> 28, 42 --> 35, 9 --> 7, 4 --> 4, 6 --> 6, 11 --> 10, 10 --> 10, 33 --> 33, 15 --> 15 )
[LOG] Average clause size reduction: 100.067 --> 2.51397 (205.083 --> 3.5, 197.76 --> 4, 152.571 --> 1.71429, 128.25 --> 1, 147.5 --> 1.5, 124.286 --> 2.14286, 129.6 --> 2, 134.588 --> 2.52941, 120.75 --> 1.875, 2.30769 --> 2.15385, 3 --> 2.5, 1.8 --> 1.4, 1.33333 --> 1.33333, 1.5 --> 1.5, 2.2 --> 2, 1.66667 --> 1.66667, 2.35714 --> 2.35714, 2.14286 --> 2.14286 )
[LOG] Overall execution time: 1.12922 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 1.32 sec (Real time) / 1.25 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.97 sec (Real time) / 0.97 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 254 16 30 1 208
Raw AIGER output size: aag 469 7 30 1 423
=====================  genbuf4b4y.aag =====================
[LOG] Relation determinization time: 1.51445 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 395 new AND gates.
[LOG] Size before ABC: 454 AND gates.
[LOG] Size after ABC: 393 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.43359/1 sec (0.00579/0 sec, 0.006649/0 sec, 0.023347/0 sec, 0.017366/0 sec, 0.017111/0 sec, 0.020163/0 sec, 0.072145/0 sec, 0.056616/0 sec, 0.104043/0 sec, 0.092441/0 sec, 0.10185/0 sec, 0.088268/0 sec, 0.113851/1 sec, 0.110653/0 sec, 0.089678/0 sec, 0.109411/0 sec, 0.110798/0 sec, 0.105214/0 sec, 0.096749/0 sec, 0.091452/0 sec )
[LOG] Nr of iterations: 275 (2, 3, 17, 5, 8, 5, 30, 22, 39, 24, 1, 1, 15, 3, 3, 4, 23, 20, 31, 19 )
[LOG] Total clause computation time: 0.291583/0 sec (0.000493/0.000493 sec, 0.000844/0.000844 sec, 0.00601/0.00601 sec, 0.001887/0.001887 sec, 0.001821/0.001821 sec, 0.001356/0.001356 sec, 0.021051/0.021051 sec, 0.018088/0.018088 sec, 0.020555/0.020555 sec, 0.018392/0.018392 sec, 0.016786/0.016786 sec, 0.02466/0.02466 sec, 0.010621/0.010621 sec, 0.007879/0.007879 sec, 0.0121/0.0121 sec, 0.014231/0.014231 sec, 0.045809/0.045809 sec, 0.039145/0.039145 sec, 0.013532/0.013532 sec, 0.016323/0.016323 sec )
[LOG] Total clause minimization time: 1.07323/1 sec (0.001044/0.001044 sec, 0.002205/0.002205 sec, 0.013418/0.013418 sec, 0.011389/0.011389 sec, 0.011346/0.011346 sec, 0.014889/0.014889 sec, 0.046954/0.046954 sec, 0.033989/0.033989 sec, 0.078434/0.078434 sec, 0.068787/0.068787 sec, 0.082476/0.082476 sec, 0.060983/0.060983 sec, 0.100589/0.100589 sec, 0.100291/0.100291 sec, 0.075022/0.075022 sec, 0.092528/0.092528 sec, 0.06226/0.06226 sec, 0.063376/0.063376 sec, 0.080711/0.080711 sec, 0.072542/0.072542 sec )
[LOG] Total clause size reduction: 26778 --> 872 (286 --> 1, 546 --> 5, 3568 --> 44, 848 --> 7, 1463 --> 24, 752 --> 5, 5539 --> 145, 3843 --> 91, 5966 --> 145, 3588 --> 62, 1 --> 1, 1 --> 1, 39 --> 38, 5 --> 5, 4 --> 4, 5 --> 5, 99 --> 87, 83 --> 64, 97 --> 93, 45 --> 45 )
[LOG] Average clause size reduction: 97.3745 --> 3.17091 (143 --> 0.5, 182 --> 1.66667, 209.882 --> 2.58824, 169.6 --> 1.4, 182.875 --> 3, 150.4 --> 1, 184.633 --> 4.83333, 174.682 --> 4.13636, 152.974 --> 3.71795, 149.5 --> 2.58333, 1 --> 1, 1 --> 1, 2.6 --> 2.53333, 1.66667 --> 1.66667, 1.33333 --> 1.33333, 1.25 --> 1.25, 4.30435 --> 3.78261, 4.15 --> 3.2, 3.12903 --> 3, 2.36842 --> 2.36842 )
[LOG] Overall execution time: 1.51776 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.73 sec (Real time) / 1.66 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.12 sec (Real time) / 0.12 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 2.36 sec (Real time) / 2.34 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 296 18 33 1 245
Raw AIGER output size: aag 689 8 33 1 640
=====================  genbuf5b4y.aag =====================
[LOG] Relation determinization time: 5.23229 sec CPU time.
[LOG] Relation determinization time: 6 sec real time.
[LOG] Final circuit size: 811 new AND gates.
[LOG] Size before ABC: 978 AND gates.
[LOG] Size after ABC: 809 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 5.10305/5 sec (0.009257/0 sec, 0.011318/0 sec, 0.025931/0 sec, 0.033447/0 sec, 0.023616/0 sec, 0.027478/0 sec, 0.031228/0 sec, 0.145084/0 sec, 0.115234/1 sec, 0.614118/0 sec, 0.491952/1 sec, 0.574657/0 sec, 0.194892/0 sec, 0.185969/1 sec, 0.160449/0 sec, 0.267697/0 sec, 0.21187/0 sec, 0.280164/1 sec, 0.308219/0 sec, 0.286026/0 sec, 0.255434/0 sec, 0.31513/1 sec, 0.216449/0 sec, 0.317431/0 sec )
[LOG] Nr of iterations: 585 (3, 5, 16, 14, 14, 7, 9, 30, 38, 135, 45, 16, 2, 1, 14, 6, 10, 3, 8, 26, 33, 95, 41, 14 )
[LOG] Total clause computation time: 0.81772/1 sec (0.001839/0.001839 sec, 0.001884/0.001884 sec, 0.006881/0.006881 sec, 0.006337/0.006337 sec, 0.004074/0.004074 sec, 0.003588/0.003588 sec, 0.002652/0.002652 sec, 0.045343/0.045343 sec, 0.028388/0.028388 sec, 0.106954/0.106954 sec, 0.047299/0.047299 sec, 0.077961/0.077961 sec, 0.034043/0.034043 sec, 0.058656/0.058656 sec, 0.017035/0.017035 sec, 0.013861/0.013861 sec, 0.017903/0.017903 sec, 0.023409/0.023409 sec, 0.038028/0.038028 sec, 0.078468/0.078468 sec, 0.068532/0.068532 sec, 0.049956/0.049956 sec, 0.029214/0.029214 sec, 0.055415/0.055415 sec )
[LOG] Total clause minimization time: 4.16211/4 sec (0.0022/0.0022 sec, 0.004656/0.004656 sec, 0.014156/0.014156 sec, 0.021834/0.021834 sec, 0.014344/0.014344 sec, 0.018613/0.018613 sec, 0.023654/0.023654 sec, 0.094355/0.094355 sec, 0.080447/0.080447 sec, 0.498774/0.498774 sec, 0.436163/0.436163 sec, 0.487736/0.487736 sec, 0.156688/0.156688 sec, 0.12285/0.12285 sec, 0.139343/0.139343 sec, 0.249695/0.249695 sec, 0.189945/0.189945 sec, 0.252815/0.252815 sec, 0.266329/0.266329 sec, 0.203218/0.203218 sec, 0.1826/0.1826 sec, 0.260361/0.260361 sec, 0.183074/0.183074 sec, 0.258259/0.258259 sec )
[LOG] Total clause size reduction: 64277 --> 2328 (660 --> 4, 1252 --> 11, 3930 --> 33, 3211 --> 60, 3042 --> 23, 1314 --> 12, 1776 --> 14, 6641 --> 143, 8177 --> 184, 23182 --> 851, 7568 --> 122, 2565 --> 37, 4 --> 4, 1 --> 1, 29 --> 28, 8 --> 8, 16 --> 16, 5 --> 5, 14 --> 14, 116 --> 101, 147 --> 129, 477 --> 386, 109 --> 109, 33 --> 33 )
[LOG] Average clause size reduction: 109.875 --> 3.97949 (220 --> 1.33333, 250.4 --> 2.2, 245.625 --> 2.0625, 229.357 --> 4.28571, 217.286 --> 1.64286, 187.714 --> 1.71429, 197.333 --> 1.55556, 221.367 --> 4.76667, 215.184 --> 4.84211, 171.719 --> 6.3037, 168.178 --> 2.71111, 160.312 --> 2.3125, 2 --> 2, 1 --> 1, 2.07143 --> 2, 1.33333 --> 1.33333, 1.6 --> 1.6, 1.66667 --> 1.66667, 1.75 --> 1.75, 4.46154 --> 3.88462, 4.45455 --> 3.90909, 5.02105 --> 4.06316, 2.65854 --> 2.65854, 2.35714 --> 2.35714 )
[LOG] Overall execution time: 5.23634 sec CPU time.
[LOG] Overall execution time: 6 sec real time.
Synthesis time: 5.53 sec (Real time) / 5.46 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.24 sec (Real time) / 0.24 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 6.57 sec (Real time) / 6.54 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 340 21 37 1 282
Raw AIGER output size: aag 1149 9 37 1 1093
=====================  genbuf6b4y.aag =====================
[LOG] Relation determinization time: 11.4525 sec CPU time.
[LOG] Relation determinization time: 12 sec real time.
[LOG] Final circuit size: 1003 new AND gates.
[LOG] Size before ABC: 1288 AND gates.
[LOG] Size after ABC: 1002 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 11.2181/11 sec (0.015195/0 sec, 0.021167/0 sec, 0.087867/0 sec, 0.0349/0 sec, 0.028662/0 sec, 0.046644/0 sec, 0.052059/0 sec, 0.035571/0 sec, 0.245462/0 sec, 0.240379/0 sec, 1.12158/2 sec, 1.11024/1 sec, 1.0906/1 sec, 0.418553/0 sec, 0.430847/1 sec, 0.553039/0 sec, 0.644211/1 sec, 0.584378/0 sec, 0.476257/1 sec, 0.53324/0 sec, 0.548516/1 sec, 0.515142/1 sec, 0.721616/0 sec, 0.472469/1 sec, 0.589759/0 sec, 0.599711/1 sec )
[LOG] Nr of iterations: 763 (8, 8, 47, 9, 10, 16, 7, 10, 39, 33, 79, 154, 16, 3, 1, 43, 7, 8, 10, 5, 9, 37, 32, 58, 99, 15 )
[LOG] Total clause computation time: 1.97981/3 sec (0.001598/0.001598 sec, 0.002983/0.002983 sec, 0.01557/0.01557 sec, 0.004784/0.004784 sec, 0.004054/0.004054 sec, 0.008732/0.008732 sec, 0.004437/0.004437 sec, 0.004512/0.004512 sec, 0.089204/0.089204 sec, 0.065228/0.065228 sec, 0.119154/0.119154 sec, 0.198052/0.198052 sec, 0.243335/0.243335 sec, 0.082186/0.082186 sec, 0.182378/0.182378 sec, 0.041308/0.041308 sec, 0.029993/0.029993 sec, 0.035999/0.035999 sec, 0.044014/0.044014 sec, 0.090828/0.090828 sec, 0.038136/0.038136 sec, 0.120354/0.120354 sec, 0.155882/0.155882 sec, 0.076849/0.076849 sec, 0.102302/0.102302 sec, 0.21794/0.21794 sec )
[LOG] Total clause minimization time: 9.03335/8 sec (0.006073/0.006073 sec, 0.011181/0.011181 sec, 0.064633/0.064633 sec, 0.022427/0.022427 sec, 0.016713/0.016713 sec, 0.030097/0.030097 sec, 0.039766/0.039766 sec, 0.023232/0.023232 sec, 0.147486/0.147486 sec, 0.165769/0.165769 sec, 0.99148/0.99148 sec, 0.898372/0.898372 sec, 0.833989/0.833989 sec, 0.32987/0.32987 sec, 0.241659/0.241659 sec, 0.504757/0.504757 sec, 0.607631/0.607631 sec, 0.542096/0.542096 sec, 0.425606/0.425606 sec, 0.435884/0.435884 sec, 0.503613/0.503613 sec, 0.387934/0.387934 sec, 0.558827/0.558827 sec, 0.38846/0.38846 sec, 0.480271/0.480271 sec, 0.375524/0.375524 sec )
[LOG] Total clause size reduction: 90164 --> 3209 (2625 --> 18, 2478 --> 24, 12880 --> 164, 2160 --> 13, 2403 --> 17, 3810 --> 25, 1380 --> 18, 2394 --> 13, 7676 --> 196, 6208 --> 164, 14274 --> 396, 27846 --> 991, 2715 --> 37, 3 --> 3, 1 --> 1, 134 --> 131, 10 --> 10, 14 --> 14, 15 --> 15, 10 --> 10, 13 --> 13, 186 --> 178, 164 --> 140, 218 --> 200, 510 --> 381, 37 --> 37 )
[LOG] Average clause size reduction: 118.17 --> 4.20577 (328.125 --> 2.25, 309.75 --> 3, 274.043 --> 3.48936, 240 --> 1.44444, 240.3 --> 1.7, 238.125 --> 1.5625, 197.143 --> 2.57143, 239.4 --> 1.3, 196.821 --> 5.02564, 188.121 --> 4.9697, 180.684 --> 5.01266, 180.818 --> 6.43506, 169.688 --> 2.3125, 1 --> 1, 1 --> 1, 3.11628 --> 3.04651, 1.42857 --> 1.42857, 1.75 --> 1.75, 1.5 --> 1.5, 2 --> 2, 1.44444 --> 1.44444, 5.02703 --> 4.81081, 5.125 --> 4.375, 3.75862 --> 3.44828, 5.15152 --> 3.84848, 2.46667 --> 2.46667 )
[LOG] Overall execution time: 11.4576 sec CPU time.
[LOG] Overall execution time: 12 sec real time.
Synthesis time: 11.80 sec (Real time) / 11.69 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.31 sec (Real time) / 0.30 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 6.94 sec (Real time) / 6.88 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 385 23 40 1 322
Raw AIGER output size: aag 1387 10 40 1 1325
=====================  genbuf7b4y.aag =====================
[LOG] Relation determinization time: 13.0148 sec CPU time.
[LOG] Relation determinization time: 13 sec real time.
[LOG] Final circuit size: 1338 new AND gates.
[LOG] Size before ABC: 1693 AND gates.
[LOG] Size after ABC: 1337 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 12.7811/13 sec (0.012973/0 sec, 0.019381/0 sec, 0.046821/0 sec, 0.028135/0 sec, 0.028487/0 sec, 0.04731/0 sec, 0.046917/0 sec, 0.062377/0 sec, 0.268305/0 sec, 0.086584/0 sec, 0.244574/1 sec, 0.751352/0 sec, 1.01323/1 sec, 1.20459/2 sec, 0.663359/0 sec, 0.547498/1 sec, 0.491981/0 sec, 0.737488/1 sec, 0.611491/1 sec, 0.688772/0 sec, 0.94827/1 sec, 0.641588/1 sec, 0.596878/1 sec, 0.568094/0 sec, 0.554894/1 sec, 0.651769/0 sec, 0.638563/1 sec, 0.579407/1 sec )
[LOG] Nr of iterations: 837 (2, 10, 22, 8, 6, 9, 8, 21, 42, 15, 33, 132, 132, 20, 1, 3, 19, 7, 4, 7, 5, 17, 33, 13, 29, 104, 119, 16 )
[LOG] Total clause computation time: 2.5155/4 sec (0.000963/0.000963 sec, 0.004726/0.004726 sec, 0.008062/0.008062 sec, 0.003559/0.003559 sec, 0.003465/0.003465 sec, 0.005878/0.005878 sec, 0.007434/0.007434 sec, 0.008913/0.008913 sec, 0.083663/0.083663 sec, 0.00734/0.00734 sec, 0.06497/0.06497 sec, 0.114981/0.114981 sec, 0.190248/0.190248 sec, 0.367257/0.367257 sec, 0.093603/0.093603 sec, 0.219901/0.219901 sec, 0.052377/0.052377 sec, 0.047485/0.047485 sec, 0.047236/0.047236 sec, 0.033931/0.033931 sec, 0.069013/0.069013 sec, 0.043309/0.043309 sec, 0.217331/0.217331 sec, 0.071826/0.071826 sec, 0.154985/0.154985 sec, 0.163108/0.163108 sec, 0.20304/0.20304 sec, 0.226896/0.226896 sec )
[LOG] Total clause minimization time: 10.0399/9 sec (0.004803/0.004803 sec, 0.008232/0.008232 sec, 0.032056/0.032056 sec, 0.017137/0.017137 sec, 0.017633/0.017633 sec, 0.034207/0.034207 sec, 0.032552/0.032552 sec, 0.046301/0.046301 sec, 0.17679/0.17679 sec, 0.071145/0.071145 sec, 0.170904/0.170904 sec, 0.624945/0.624945 sec, 0.809105/0.809105 sec, 0.823212/0.823212 sec, 0.563248/0.563248 sec, 0.320727/0.320727 sec, 0.43247/0.43247 sec, 0.682245/0.682245 sec, 0.557488/0.557488 sec, 0.647025/0.647025 sec, 0.872219/0.872219 sec, 0.590699/0.590699 sec, 0.372259/0.372259 sec, 0.488605/0.488605 sec, 0.391889/0.391889 sec, 0.480303/0.480303 sec, 0.427379/0.427379 sec, 0.34434/0.34434 sec )
[LOG] Total clause size reduction: 102576 --> 3971 (416 --> 1, 3519 --> 31, 6573 --> 57, 2135 --> 10, 1495 --> 10, 2208 --> 19, 1841 --> 17, 5680 --> 38, 9922 --> 227, 3248 --> 25, 7488 --> 163, 26331 --> 951, 26200 --> 818, 3781 --> 63, 1 --> 1, 6 --> 6, 48 --> 48, 10 --> 10, 6 --> 6, 14 --> 14, 10 --> 10, 27 --> 27, 143 --> 117, 21 --> 21, 132 --> 108, 591 --> 522, 682 --> 603, 48 --> 48 )
[LOG] Average clause size reduction: 122.552 --> 4.74432 (208 --> 0.5, 351.9 --> 3.1, 298.773 --> 2.59091, 266.875 --> 1.25, 249.167 --> 1.66667, 245.333 --> 2.11111, 230.125 --> 2.125, 270.476 --> 1.80952, 236.238 --> 5.40476, 216.533 --> 1.66667, 226.909 --> 4.93939, 199.477 --> 7.20455, 198.485 --> 6.19697, 189.05 --> 3.15, 1 --> 1, 2 --> 2, 2.52632 --> 2.52632, 1.42857 --> 1.42857, 1.5 --> 1.5, 2 --> 2, 2 --> 2, 1.58824 --> 1.58824, 4.33333 --> 3.54545, 1.61538 --> 1.61538, 4.55172 --> 3.72414, 5.68269 --> 5.01923, 5.73109 --> 5.06723, 3 --> 3 )
[LOG] Overall execution time: 13.0199 sec CPU time.
[LOG] Overall execution time: 13 sec real time.
Synthesis time: 13.43 sec (Real time) / 13.26 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.45 sec (Real time) / 0.44 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 9.28 sec (Real time) / 9.17 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 426 25 43 1 358
Raw AIGER output size: aag 1763 11 43 1 1696
=====================  genbuf8b4y.aag =====================
[LOG] Relation determinization time: 11.2511 sec CPU time.
[LOG] Relation determinization time: 11 sec real time.
[LOG] Final circuit size: 981 new AND gates.
[LOG] Size before ABC: 1167 AND gates.
[LOG] Size after ABC: 979 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 10.9253/11 sec (0.015238/0 sec, 0.017989/0 sec, 0.094109/0 sec, 0.047576/0 sec, 0.04542/0 sec, 0.092968/0 sec, 0.044007/0 sec, 0.039521/1 sec, 0.30421/0 sec, 0.054643/0 sec, 0.243219/0 sec, 0.118194/0 sec, 0.746426/1 sec, 0.720641/1 sec, 0.604641/0 sec, 0.519732/1 sec, 0.5457/0 sec, 0.548094/1 sec, 0.49335/0 sec, 0.537498/1 sec, 0.400301/0 sec, 0.495697/1 sec, 0.61854/1 sec, 0.444959/0 sec, 0.546123/1 sec, 0.464604/0 sec, 0.57093/1 sec, 0.544274/0 sec, 0.51643/1 sec, 0.490304/0 sec )
[LOG] Nr of iterations: 724 (4, 5, 43, 7, 8, 14, 7, 6, 39, 8, 32, 8, 115, 81, 40, 1, 1, 42, 6, 5, 7, 5, 5, 36, 6, 28, 7, 67, 59, 32 )
[LOG] Total clause computation time: 1.4778/0 sec (0.002376/0.002376 sec, 0.004435/0.004435 sec, 0.018936/0.018936 sec, 0.003924/0.003924 sec, 0.00411/0.00411 sec, 0.015548/0.015548 sec, 0.004969/0.004969 sec, 0.002812/0.002812 sec, 0.084501/0.084501 sec, 0.003914/0.003914 sec, 0.062914/0.062914 sec, 0.005855/0.005855 sec, 0.086817/0.086817 sec, 0.135608/0.135608 sec, 0.104289/0.104289 sec, 0.079653/0.079653 sec, 0.110809/0.110809 sec, 0.036726/0.036726 sec, 0.025308/0.025308 sec, 0.02479/0.02479 sec, 0.029836/0.029836 sec, 0.043001/0.043001 sec, 0.023463/0.023463 sec, 0.145204/0.145204 sec, 0.030409/0.030409 sec, 0.120105/0.120105 sec, 0.03879/0.03879 sec, 0.065279/0.065279 sec, 0.067922/0.067922 sec, 0.095496/0.095496 sec )
[LOG] Total clause minimization time: 9.18023/11 sec (0.004176/0.004176 sec, 0.005615/0.005615 sec, 0.066321/0.066321 sec, 0.035027/0.035027 sec, 0.032799/0.032799 sec, 0.06814/0.06814 sec, 0.030357/0.030357 sec, 0.028055/0.028055 sec, 0.20959/0.20959 sec, 0.041093/0.041093 sec, 0.170225/0.170225 sec, 0.101601/0.101601 sec, 0.647102/0.647102 sec, 0.570785/0.570785 sec, 0.484629/0.484629 sec, 0.433612/0.433612 sec, 0.426918/0.426918 sec, 0.503333/0.503333 sec, 0.460659/0.460659 sec, 0.505102/0.505102 sec, 0.362499/0.362499 sec, 0.44549/0.44549 sec, 0.586848/0.586848 sec, 0.291341/0.291341 sec, 0.508574/0.508574 sec, 0.336665/0.336665 sec, 0.525085/0.525085 sec, 0.469968/0.469968 sec, 0.440578/0.440578 sec, 0.38804/0.38804 sec )
[LOG] Total clause size reduction: 101681 --> 2831 (1374 --> 5, 1716 --> 7, 14322 --> 124, 1986 --> 9, 2240 --> 10, 3965 --> 41, 1752 --> 9, 1390 --> 7, 10906 --> 226, 1876 --> 10, 8494 --> 169, 1806 --> 10, 23940 --> 750, 16720 --> 357, 8112 --> 109, 1 --> 1, 1 --> 1, 124 --> 121, 9 --> 9, 6 --> 6, 12 --> 12, 6 --> 6, 7 --> 7, 200 --> 177, 8 --> 8, 131 --> 104, 10 --> 10, 270 --> 251, 223 --> 201, 74 --> 74 )
[LOG] Average clause size reduction: 140.443 --> 3.91022 (343.5 --> 1.25, 343.2 --> 1.4, 333.07 --> 2.88372, 283.714 --> 1.28571, 280 --> 1.25, 283.214 --> 2.92857, 250.286 --> 1.28571, 231.667 --> 1.16667, 279.641 --> 5.79487, 234.5 --> 1.25, 265.438 --> 5.28125, 225.75 --> 1.25, 208.174 --> 6.52174, 206.42 --> 4.40741, 202.8 --> 2.725, 1 --> 1, 1 --> 1, 2.95238 --> 2.88095, 1.5 --> 1.5, 1.2 --> 1.2, 1.71429 --> 1.71429, 1.2 --> 1.2, 1.4 --> 1.4, 5.55556 --> 4.91667, 1.33333 --> 1.33333, 4.67857 --> 3.71429, 1.42857 --> 1.42857, 4.02985 --> 3.74627, 3.77966 --> 3.40678, 2.3125 --> 2.3125 )
[LOG] Overall execution time: 11.257 sec CPU time.
[LOG] Overall execution time: 11 sec real time.
Synthesis time: 11.60 sec (Real time) / 11.49 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.32 sec (Real time) / 0.32 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 8.67 sec (Real time) / 8.60 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 468 27 46 1 395
Raw AIGER output size: aag 1447 12 46 1 1376
=====================  genbuf9b4y.aag =====================
[LOG] Relation determinization time: 31.3842 sec CPU time.
[LOG] Relation determinization time: 31 sec real time.
[LOG] Final circuit size: 1407 new AND gates.
[LOG] Size before ABC: 1704 AND gates.
[LOG] Size after ABC: 1405 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 30.8619/31 sec (0.019583/0 sec, 0.021817/0 sec, 0.097024/0 sec, 0.057888/0 sec, 0.076755/0 sec, 0.07556/0 sec, 0.041237/0 sec, 0.066516/0 sec, 0.58148/1 sec, 0.096372/0 sec, 0.322759/0 sec, 0.127925/1 sec, 0.133057/0 sec, 2.73137/2 sec, 2.61948/3 sec, 3.65803/4 sec, 2.79812/3 sec, 0.938062/1 sec, 0.714322/0 sec, 1.0754/1 sec, 1.14275/1 sec, 0.977028/1 sec, 1.13507/2 sec, 1.104/1 sec, 1.01436/1 sec, 1.01988/1 sec, 1.0362/1 sec, 0.993237/1 sec, 1.10303/1 sec, 0.923642/1 sec, 1.15233/1 sec, 0.868387/1 sec, 0.973648/1 sec, 1.16553/1 sec )
[LOG] Nr of iterations: 1009 (3, 4, 28, 6, 6, 8, 5, 16, 43, 13, 49, 9, 9, 160, 82, 92, 28, 1, 1, 27, 5, 5, 7, 4, 11, 42, 10, 46, 6, 5, 107, 71, 85, 15 )
[LOG] Total clause computation time: 3.42465/4 sec (0.001434/0.001434 sec, 0.003891/0.003891 sec, 0.015693/0.015693 sec, 0.004588/0.004588 sec, 0.004656/0.004656 sec, 0.005106/0.005106 sec, 0.003082/0.003082 sec, 0.008403/0.008403 sec, 0.12363/0.12363 sec, 0.007749/0.007749 sec, 0.077421/0.077421 sec, 0.006455/0.006455 sec, 0.011277/0.011277 sec, 0.558282/0.558282 sec, 0.215317/0.215317 sec, 0.244014/0.244014 sec, 0.173523/0.173523 sec, 0.107406/0.107406 sec, 0.200657/0.200657 sec, 0.049177/0.049177 sec, 0.026311/0.026311 sec, 0.041786/0.041786 sec, 0.045253/0.045253 sec, 0.033699/0.033699 sec, 0.046871/0.046871 sec, 0.306169/0.306169 sec, 0.029837/0.029837 sec, 0.308011/0.308011 sec, 0.033573/0.033573 sec, 0.099931/0.099931 sec, 0.235151/0.235151 sec, 0.097154/0.097154 sec, 0.111038/0.111038 sec, 0.188105/0.188105 sec )
[LOG] Total clause minimization time: 26.9811/27 sec (0.006319/0.006319 sec, 0.006984/0.006984 sec, 0.069768/0.069768 sec, 0.041537/0.041537 sec, 0.059858/0.059858 sec, 0.058513/0.058513 sec, 0.026587/0.026587 sec, 0.046143/0.046143 sec, 0.444642/0.444642 sec, 0.074756/0.074756 sec, 0.23044/0.23044 sec, 0.106474/0.106474 sec, 0.107447/0.107447 sec, 2.15326/2.15326 sec, 2.38213/2.38213 sec, 3.39307/3.39307 sec, 2.60187/2.60187 sec, 0.819761/0.819761 sec, 0.501005/0.501005 sec, 1.01409/1.01409 sec, 1.10476/1.10476 sec, 0.923292/0.923292 sec, 1.07758/1.07758 sec, 1.05895/1.05895 sec, 0.955063/0.955063 sec, 0.701516/0.701516 sec, 0.994003/0.994003 sec, 0.672918/0.672918 sec, 1.0571/1.0571 sec, 0.811559/0.811559 sec, 0.903254/0.903254 sec, 0.759533/0.759533 sec, 0.850625/0.850625 sec, 0.966274/0.966274 sec )
[LOG] Total clause size reduction: 149561 --> 4171 (1026 --> 3, 1440 --> 8, 10449 --> 82, 1855 --> 7, 1855 --> 9, 2499 --> 13, 1416 --> 6, 5265 --> 26, 15498 --> 233, 3828 --> 21, 17088 --> 291, 2424 --> 15, 2552 --> 18, 35934 --> 1175, 18225 --> 380, 20384 --> 313, 6021 --> 74, 1 --> 1, 1 --> 1, 82 --> 80, 7 --> 7, 9 --> 9, 13 --> 12, 6 --> 6, 18 --> 18, 233 --> 161, 16 --> 16, 261 --> 187, 10 --> 10, 10 --> 9, 552 --> 432, 277 --> 242, 277 --> 277, 29 --> 29 )
[LOG] Average clause size reduction: 148.227 --> 4.1338 (342 --> 1, 360 --> 2, 373.179 --> 2.92857, 309.167 --> 1.16667, 309.167 --> 1.5, 312.375 --> 1.625, 283.2 --> 1.2, 329.062 --> 1.625, 360.419 --> 5.4186, 294.462 --> 1.61538, 348.735 --> 5.93878, 269.333 --> 1.66667, 283.556 --> 2, 224.588 --> 7.34375, 222.256 --> 4.63415, 221.565 --> 3.40217, 215.036 --> 2.64286, 1 --> 1, 1 --> 1, 3.03704 --> 2.96296, 1.4 --> 1.4, 1.8 --> 1.8, 1.85714 --> 1.71429, 1.5 --> 1.5, 1.63636 --> 1.63636, 5.54762 --> 3.83333, 1.6 --> 1.6, 5.67391 --> 4.06522, 1.66667 --> 1.66667, 2 --> 1.8, 5.15888 --> 4.03738, 3.90141 --> 3.40845, 3.25882 --> 3.25882, 1.93333 --> 1.93333 )
[LOG] Overall execution time: 31.3915 sec CPU time.
[LOG] Overall execution time: 31 sec real time.
Synthesis time: 31.85 sec (Real time) / 31.64 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.48 sec (Real time) / 0.46 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 15.28 sec (Real time) / 15.18 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 523 30 50 1 443
Raw AIGER output size: aag 1928 13 50 1 1850
=====================  genbuf10b4y.aag =====================
[LOG] Relation determinization time: 19.9617 sec CPU time.
[LOG] Relation determinization time: 21 sec real time.
[LOG] Final circuit size: 738 new AND gates.
[LOG] Size before ABC: 896 AND gates.
[LOG] Size after ABC: 737 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 19.3374/19 sec (0.325818/0 sec, 0.110839/0 sec, 0.018549/0 sec, 0.346896/1 sec, 0.233078/0 sec, 0.082322/0 sec, 0.107412/0 sec, 0.089759/0 sec, 0.12343/0 sec, 0.091608/0 sec, 0.107739/0 sec, 0.161052/1 sec, 0.286299/0 sec, 0.209878/0 sec, 0.230583/0 sec, 0.550472/1 sec, 2.37413/2 sec, 2.20336/2 sec, 0.802195/1 sec, 0.610208/1 sec, 0.65848/1 sec, 0.599563/0 sec, 0.631841/1 sec, 0.609843/0 sec, 0.747869/1 sec, 0.604371/1 sec, 0.578167/0 sec, 0.547757/1 sec, 0.685347/1 sec, 0.677508/0 sec, 0.665455/1 sec, 0.677293/1 sec, 0.639703/0 sec, 0.451725/1 sec, 0.856194/1 sec, 0.640614/0 sec )
[LOG] Nr of iterations: 698 (6, 9, 2, 42, 36, 9, 8, 10, 13, 17, 17, 15, 23, 17, 20, 80, 53, 44, 5, 3, 1, 19, 22, 8, 7, 8, 11, 12, 14, 13, 16, 11, 10, 55, 30, 32 )
[LOG] Total clause computation time: 3.84641/3 sec (0.137856/0.137856 sec, 0.082715/0.082715 sec, 0.001727/0.001727 sec, 0.066197/0.066197 sec, 0.05338/0.05338 sec, 0.007507/0.007507 sec, 0.009339/0.009339 sec, 0.005421/0.005421 sec, 0.024755/0.024755 sec, 0.022821/0.022821 sec, 0.025/0.025 sec, 0.032203/0.032203 sec, 0.037403/0.037403 sec, 0.028799/0.028799 sec, 0.032284/0.032284 sec, 0.167051/0.167051 sec, 0.309211/0.309211 sec, 0.368167/0.368167 sec, 0.668907/0.668907 sec, 0.50102/0.50102 sec, 0.088738/0.088738 sec, 0.171245/0.171245 sec, 0.128036/0.128036 sec, 0.030655/0.030655 sec, 0.024296/0.024296 sec, 0.024224/0.024224 sec, 0.027611/0.027611 sec, 0.026212/0.026212 sec, 0.038015/0.038015 sec, 0.032517/0.032517 sec, 0.031128/0.031128 sec, 0.025749/0.025749 sec, 0.024537/0.024537 sec, 0.158406/0.158406 sec, 0.24467/0.24467 sec, 0.188607/0.188607 sec )
[LOG] Total clause minimization time: 15.0253/16 sec (0.175328/0.175328 sec, 0.014859/0.014859 sec, 0.004474/0.004474 sec, 0.267039/0.267039 sec, 0.164623/0.164623 sec, 0.05986/0.05986 sec, 0.082833/0.082833 sec, 0.069706/0.069706 sec, 0.084007/0.084007 sec, 0.055114/0.055114 sec, 0.066597/0.066597 sec, 0.113476/0.113476 sec, 0.232717/0.232717 sec, 0.163933/0.163933 sec, 0.181903/0.181903 sec, 0.364772/0.364772 sec, 2.04515/2.04515 sec, 1.81366/1.81366 sec, 0.123737/0.123737 sec, 0.097896/0.097896 sec, 0.559311/0.559311 sec, 0.416936/0.416936 sec, 0.493692/0.493692 sec, 0.568778/0.568778 sec, 0.713151/0.713151 sec, 0.570096/0.570096 sec, 0.540875/0.540875 sec, 0.512116/0.512116 sec, 0.63753/0.63753 sec, 0.634362/0.634362 sec, 0.623932/0.623932 sec, 0.640978/0.640978 sec, 0.606356/0.606356 sec, 0.282502/0.282502 sec, 0.601359/0.601359 sec, 0.441628/0.441628 sec )
[LOG] Total clause size reduction: 130088 --> 2244 (2440 --> 12, 3896 --> 20, 550 --> 1, 20746 --> 294, 17430 --> 184, 2864 --> 12, 2520 --> 11, 3015 --> 17, 3996 --> 21, 4944 --> 38, 4912 --> 33, 3990 --> 29, 6204 --> 65, 4304 --> 61, 4940 --> 55, 19592 --> 318, 12636 --> 247, 10406 --> 145, 12 --> 12, 4 --> 4, 1 --> 1, 57 --> 53, 65 --> 61, 12 --> 12, 11 --> 11, 13 --> 13, 19 --> 19, 21 --> 21, 26 --> 26, 25 --> 25, 38 --> 38, 26 --> 26, 21 --> 21, 156 --> 156, 109 --> 95, 87 --> 87 )
[LOG] Average clause size reduction: 186.372 --> 3.2149 (406.667 --> 2, 432.889 --> 2.22222, 275 --> 0.5, 493.952 --> 7, 484.167 --> 5.11111, 318.222 --> 1.33333, 315 --> 1.375, 301.5 --> 1.7, 307.385 --> 1.61538, 290.824 --> 2.23529, 288.941 --> 1.94118, 266 --> 1.93333, 269.739 --> 2.82609, 253.176 --> 3.58824, 247 --> 2.75, 244.9 --> 3.975, 238.415 --> 4.66038, 236.5 --> 3.29545, 2.4 --> 2.4, 1.33333 --> 1.33333, 1 --> 1, 3 --> 2.78947, 2.95455 --> 2.77273, 1.5 --> 1.5, 1.57143 --> 1.57143, 1.625 --> 1.625, 1.72727 --> 1.72727, 1.75 --> 1.75, 1.85714 --> 1.85714, 1.92308 --> 1.92308, 2.375 --> 2.375, 2.36364 --> 2.36364, 2.1 --> 2.1, 2.83636 --> 2.83636, 3.63333 --> 3.16667, 2.71875 --> 2.71875 )
[LOG] Overall execution time: 19.9698 sec CPU time.
[LOG] Overall execution time: 21 sec real time.
Synthesis time: 20.30 sec (Real time) / 20.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.26 sec (Real time) / 0.26 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 15.46 sec (Real time) / 15.35 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 560 32 53 1 475
Raw AIGER output size: aag 1297 14 53 1 1213
=====================  genbuf11b4y.aag =====================
[LOG] Relation determinization time: 26.5529 sec CPU time.
[LOG] Relation determinization time: 27 sec real time.
[LOG] Final circuit size: 770 new AND gates.
[LOG] Size before ABC: 922 AND gates.
[LOG] Size after ABC: 770 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 25.6608/25 sec (0.33588/0 sec, 0.16298/1 sec, 0.02957/0 sec, 0.212091/0 sec, 0.283354/0 sec, 0.076376/0 sec, 0.124514/0 sec, 0.147372/1 sec, 0.083969/0 sec, 0.17933/0 sec, 0.182978/0 sec, 0.108335/0 sec, 0.140379/0 sec, 0.220843/0 sec, 0.184008/1 sec, 0.287662/0 sec, 0.594759/1 sec, 2.56389/2 sec, 3.36723/3 sec, 0.785919/0 sec, 0.976752/1 sec, 0.739057/1 sec, 0.762048/1 sec, 0.685718/0 sec, 0.965941/1 sec, 0.916583/1 sec, 0.701134/1 sec, 0.790262/1 sec, 0.658352/1 sec, 1.07866/1 sec, 0.976385/1 sec, 0.964247/1 sec, 0.972717/1 sec, 0.858288/0 sec, 0.786068/1 sec, 0.615072/1 sec, 1.26505/1 sec, 0.877059/1 sec )
[LOG] Nr of iterations: 683 (7, 3, 7, 32, 42, 8, 10, 14, 9, 18, 25, 11, 5, 17, 13, 20, 81, 23, 62, 4, 1, 2, 16, 26, 7, 8, 9, 8, 12, 23, 10, 4, 12, 9, 14, 53, 19, 39 )
[LOG] Total clause computation time: 5.34381/7 sec (0.118453/0.118453 sec, 0.140524/0.140524 sec, 0.005983/0.005983 sec, 0.080409/0.080409 sec, 0.068188/0.068188 sec, 0.005337/0.005337 sec, 0.007903/0.007903 sec, 0.013519/0.013519 sec, 0.006054/0.006054 sec, 0.017218/0.017218 sec, 0.030464/0.030464 sec, 0.022863/0.022863 sec, 0.01652/0.01652 sec, 0.028153/0.028153 sec, 0.021363/0.021363 sec, 0.050375/0.050375 sec, 0.131631/0.131631 sec, 0.54971/0.54971 sec, 0.469922/0.469922 sec, 0.643704/0.643704 sec, 0.815568/0.815568 sec, 0.110561/0.110561 sec, 0.164862/0.164862 sec, 0.2539/0.2539 sec, 0.053095/0.053095 sec, 0.038892/0.038892 sec, 0.02745/0.02745 sec, 0.028009/0.028009 sec, 0.037432/0.037432 sec, 0.046978/0.046978 sec, 0.04023/0.04023 sec, 0.030252/0.030252 sec, 0.051379/0.051379 sec, 0.031095/0.031095 sec, 0.040663/0.040663 sec, 0.211962/0.211962 sec, 0.590953/0.590953 sec, 0.342237/0.342237 sec )
[LOG] Total clause minimization time: 19.7733/18 sec (0.202889/0.202889 sec, 0.008486/0.008486 sec, 0.009203/0.009203 sec, 0.116116/0.116116 sec, 0.199668/0.199668 sec, 0.056049/0.056049 sec, 0.101476/0.101476 sec, 0.117422/0.117422 sec, 0.062013/0.062013 sec, 0.146085/0.146085 sec, 0.136134/0.136134 sec, 0.069387/0.069387 sec, 0.105596/0.105596 sec, 0.175685/0.175685 sec, 0.146211/0.146211 sec, 0.218809/0.218809 sec, 0.44395/0.44395 sec, 1.99397/1.99397 sec, 2.87619/2.87619 sec, 0.132337/0.132337 sec, 0.149106/0.149106 sec, 0.617899/0.617899 sec, 0.585808/0.585808 sec, 0.420305/0.420305 sec, 0.900734/0.900734 sec, 0.865784/0.865784 sec, 0.660594/0.660594 sec, 0.749974/0.749974 sec, 0.608022/0.608022 sec, 1.01968/1.01968 sec, 0.923142/0.923142 sec, 0.922097/0.922097 sec, 0.908887/0.908887 sec, 0.815406/0.815406 sec, 0.733289/0.733289 sec, 0.390337/0.390337 sec, 0.662327/0.662327 sec, 0.522229/0.522229 sec )
[LOG] Total clause size reduction: 133328 --> 2175 (3132 --> 17, 1042 --> 6, 3540 --> 11, 16678 --> 146, 21730 --> 269, 2646 --> 12, 3312 --> 15, 4732 --> 24, 2816 --> 13, 5763 --> 52, 7848 --> 64, 3050 --> 20, 1172 --> 8, 4960 --> 44, 3684 --> 30, 5092 --> 53, 20560 --> 359, 5544 --> 102, 15311 --> 240, 9 --> 9, 1 --> 1, 2 --> 2, 42 --> 41, 89 --> 76, 12 --> 12, 12 --> 12, 14 --> 14, 13 --> 13, 26 --> 26, 48 --> 48, 20 --> 20, 8 --> 8, 25 --> 25, 19 --> 19, 31 --> 31, 174 --> 174, 70 --> 58, 101 --> 101 )
[LOG] Average clause size reduction: 195.209 --> 3.18448 (447.429 --> 2.42857, 347.333 --> 2, 505.714 --> 1.57143, 521.188 --> 4.5625, 517.381 --> 6.40476, 330.75 --> 1.5, 331.2 --> 1.5, 338 --> 1.71429, 312.889 --> 1.44444, 320.167 --> 2.88889, 313.92 --> 2.56, 277.273 --> 1.81818, 234.4 --> 1.6, 291.765 --> 2.58824, 283.385 --> 2.30769, 254.6 --> 2.65, 253.827 --> 4.4321, 241.043 --> 4.43478, 246.952 --> 3.87097, 2.25 --> 2.25, 1 --> 1, 1 --> 1, 2.625 --> 2.5625, 3.42308 --> 2.92308, 1.71429 --> 1.71429, 1.5 --> 1.5, 1.55556 --> 1.55556, 1.625 --> 1.625, 2.16667 --> 2.16667, 2.08696 --> 2.08696, 2 --> 2, 2 --> 2, 2.08333 --> 2.08333, 2.11111 --> 2.11111, 2.21429 --> 2.21429, 3.28302 --> 3.28302, 3.68421 --> 3.05263, 2.58974 --> 2.58974 )
[LOG] Overall execution time: 26.5621 sec CPU time.
[LOG] Overall execution time: 27 sec real time.
Synthesis time: 26.91 sec (Real time) / 26.74 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.28 sec (Real time) / 0.27 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 6.75 sec (Real time) / 6.67 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 600 34 56 1 510
Raw AIGER output size: aag 1370 15 56 1 1280
=====================  genbuf12b4y.aag =====================
[LOG] Relation determinization time: 35.4584 sec CPU time.
[LOG] Relation determinization time: 36 sec real time.
[LOG] Final circuit size: 979 new AND gates.
[LOG] Size before ABC: 1144 AND gates.
[LOG] Size after ABC: 978 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 34.619/35 sec (0.052326/0 sec, 0.19902/0 sec, 0.030422/0 sec, 0.488852/1 sec, 0.387274/0 sec, 0.112702/0 sec, 0.263601/1 sec, 0.19628/0 sec, 0.145023/0 sec, 0.173873/0 sec, 0.218628/0 sec, 0.173574/1 sec, 0.239684/0 sec, 0.210093/0 sec, 0.221194/0 sec, 0.238497/0 sec, 0.897432/1 sec, 0.464003/1 sec, 4.21401/4 sec, 2.32459/2 sec, 1.28584/2 sec, 0.954251/1 sec, 0.910316/1 sec, 1.05013/1 sec, 1.26886/1 sec, 1.46089/1 sec, 0.93551/1 sec, 1.10624/1 sec, 1.01473/1 sec, 1.26775/2 sec, 1.06821/1 sec, 1.17162/1 sec, 1.38491/1 sec, 0.910043/1 sec, 1.09391/1 sec, 1.54397/2 sec, 0.960731/1 sec, 1.36951/1 sec, 1.38733/2 sec, 1.22317/1 sec )
[LOG] Nr of iterations: 750 (10, 7, 5, 36, 28, 8, 10, 15, 9, 13, 13, 9, 10, 20, 10, 16, 82, 59, 55, 25, 6, 5, 1, 24, 26, 6, 8, 13, 7, 11, 10, 8, 8, 15, 8, 13, 57, 48, 16, 20 )
[LOG] Total clause computation time: 6.48088/8 sec (0.009513/0.009513 sec, 0.162573/0.162573 sec, 0.005346/0.005346 sec, 0.125809/0.125809 sec, 0.111579/0.111579 sec, 0.01147/0.01147 sec, 0.007262/0.007262 sec, 0.014047/0.014047 sec, 0.008355/0.008355 sec, 0.014611/0.014611 sec, 0.013708/0.013708 sec, 0.020629/0.020629 sec, 0.027729/0.027729 sec, 0.037671/0.037671 sec, 0.032089/0.032089 sec, 0.029775/0.029775 sec, 0.192081/0.192081 sec, 0.06075/0.06075 sec, 0.500403/0.500403 sec, 0.473084/0.473084 sec, 1.11331/1.11331 sec, 0.766521/0.766521 sec, 0.111757/0.111757 sec, 0.261549/0.261549 sec, 0.418516/0.418516 sec, 0.036002/0.036002 sec, 0.039287/0.039287 sec, 0.042711/0.042711 sec, 0.05764/0.05764 sec, 0.060074/0.060074 sec, 0.043105/0.043105 sec, 0.052801/0.052801 sec, 0.05367/0.05367 sec, 0.045659/0.045659 sec, 0.0547/0.0547 sec, 0.043132/0.043132 sec, 0.234499/0.234499 sec, 0.053351/0.053351 sec, 0.54258/0.54258 sec, 0.591534/0.591534 sec )
[LOG] Total clause minimization time: 27.4849/25 sec (0.026963/0.026963 sec, 0.021514/0.021514 sec, 0.009514/0.009514 sec, 0.346779/0.346779 sec, 0.258403/0.258403 sec, 0.084086/0.084086 sec, 0.236375/0.236375 sec, 0.162617/0.162617 sec, 0.11851/0.11851 sec, 0.141349/0.141349 sec, 0.187339/0.187339 sec, 0.134966/0.134966 sec, 0.193107/0.193107 sec, 0.152132/0.152132 sec, 0.169582/0.169582 sec, 0.188403/0.188403 sec, 0.684092/0.684092 sec, 0.380772/0.380772 sec, 3.68677/3.68677 sec, 1.8246/1.8246 sec, 0.160032/0.160032 sec, 0.173184/0.173184 sec, 0.785447/0.785447 sec, 0.775107/0.775107 sec, 0.837678/0.837678 sec, 1.41317/1.41317 sec, 0.884397/0.884397 sec, 1.05123/1.05123 sec, 0.945107/0.945107 sec, 1.19418/1.19418 sec, 1.01186/1.01186 sec, 1.10616/1.10616 sec, 1.31689/1.31689 sec, 0.850731/0.850731 sec, 1.02572/1.02572 sec, 1.48575/1.48575 sec, 0.710708/0.710708 sec, 1.30085/1.30085 sec, 0.830723/0.830723 sec, 0.618124/0.618124 sec )
[LOG] Total clause size reduction: 147071 --> 2626 (5022 --> 29, 3342 --> 12, 2528 --> 8, 18480 --> 298, 14040 --> 178, 2877 --> 11, 3708 --> 16, 5418 --> 23, 3000 --> 16, 4452 --> 24, 4308 --> 31, 2696 --> 15, 2925 --> 21, 5947 --> 46, 2700 --> 23, 4455 --> 32, 23085 --> 377, 16008 --> 178, 14634 --> 292, 6480 --> 101, 12 --> 12, 8 --> 8, 1 --> 1, 111 --> 98, 160 --> 116, 9 --> 9, 13 --> 13, 21 --> 21, 12 --> 12, 20 --> 20, 22 --> 22, 15 --> 15, 16 --> 16, 31 --> 31, 16 --> 16, 24 --> 24, 214 --> 208, 130 --> 128, 58 --> 52, 73 --> 73 )
[LOG] Average clause size reduction: 196.095 --> 3.50133 (502.2 --> 2.9, 477.429 --> 1.71429, 505.6 --> 1.6, 513.333 --> 8.27778, 501.429 --> 6.35714, 359.625 --> 1.375, 370.8 --> 1.6, 361.2 --> 1.53333, 333.333 --> 1.77778, 342.462 --> 1.84615, 331.385 --> 2.38462, 299.556 --> 1.66667, 292.5 --> 2.1, 297.35 --> 2.3, 270 --> 2.3, 278.438 --> 2, 281.524 --> 4.59756, 271.322 --> 3.01695, 266.073 --> 5.30909, 259.2 --> 4.04, 2 --> 2, 1.6 --> 1.6, 1 --> 1, 4.625 --> 4.08333, 6.15385 --> 4.46154, 1.5 --> 1.5, 1.625 --> 1.625, 1.61538 --> 1.61538, 1.71429 --> 1.71429, 1.81818 --> 1.81818, 2.2 --> 2.2, 1.875 --> 1.875, 2 --> 2, 2.06667 --> 2.06667, 2 --> 2, 1.84615 --> 1.84615, 3.75439 --> 3.64912, 2.70833 --> 2.66667, 3.625 --> 3.25, 3.65 --> 3.65 )
[LOG] Overall execution time: 35.4677 sec CPU time.
[LOG] Overall execution time: 36 sec real time.
Synthesis time: 35.85 sec (Real time) / 35.68 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.33 sec (Real time) / 0.32 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 16.48 sec (Real time) / 16.37 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 642 36 59 1 547
Raw AIGER output size: aag 1620 16 59 1 1526
=====================  genbuf13b4y.aag =====================
[LOG] Relation determinization time: 45.7856 sec CPU time.
[LOG] Relation determinization time: 46 sec real time.
[LOG] Final circuit size: 1477 new AND gates.
[LOG] Size before ABC: 1772 AND gates.
[LOG] Size after ABC: 1476 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 44.7103/45 sec (0.277953/0 sec, 0.059491/0 sec, 0.029634/0 sec, 0.535044/1 sec, 0.466087/0 sec, 0.10572/1 sec, 0.147952/0 sec, 0.143996/0 sec, 0.231135/0 sec, 0.298962/0 sec, 0.215834/1 sec, 0.227404/0 sec, 0.194649/0 sec, 0.292658/0 sec, 0.340686/1 sec, 0.285285/0 sec, 1.62607/2 sec, 0.582734/0 sec, 0.75368/1 sec, 3.9182/4 sec, 4.18405/4 sec, 2.22682/2 sec, 2.81365/3 sec, 1.26106/1 sec, 1.19812/2 sec, 1.3451/1 sec, 1.32647/1 sec, 1.01581/1 sec, 1.00164/1 sec, 1.32163/2 sec, 1.44364/1 sec, 1.06923/1 sec, 1.5398/2 sec, 1.08577/1 sec, 1.24563/1 sec, 1.61498/2 sec, 1.25359/1 sec, 1.05216/1 sec, 1.25643/1 sec, 1.34836/2 sec, 1.65688/1 sec, 1.71631/2 sec )
[LOG] Nr of iterations: 1032 (11, 9, 2, 46, 32, 12, 9, 18, 11, 11, 19, 12, 12, 22, 14, 20, 159, 45, 45, 33, 31, 8, 7, 1, 21, 20, 10, 8, 12, 9, 10, 13, 9, 9, 19, 12, 15, 155, 42, 41, 16, 22 )
[LOG] Total clause computation time: 8.39794/9 sec (0.013213/0.013213 sec, 0.018185/0.018185 sec, 0.003603/0.003603 sec, 0.164864/0.164864 sec, 0.114412/0.114412 sec, 0.006871/0.006871 sec, 0.013654/0.013654 sec, 0.012253/0.012253 sec, 0.015186/0.015186 sec, 0.03084/0.03084 sec, 0.037519/0.037519 sec, 0.017264/0.017264 sec, 0.019592/0.019592 sec, 0.039004/0.039004 sec, 0.061597/0.061597 sec, 0.021538/0.021538 sec, 0.319279/0.319279 sec, 0.077755/0.077755 sec, 0.070139/0.070139 sec, 0.869885/0.869885 sec, 0.795713/0.795713 sec, 1.06693/1.06693 sec, 1.55907/1.55907 sec, 0.147801/0.147801 sec, 0.391381/0.391381 sec, 0.349584/0.349584 sec, 0.034773/0.034773 sec, 0.035391/0.035391 sec, 0.041992/0.041992 sec, 0.045632/0.045632 sec, 0.056762/0.056762 sec, 0.051193/0.051193 sec, 0.04873/0.04873 sec, 0.038614/0.038614 sec, 0.052128/0.052128 sec, 0.042941/0.042941 sec, 0.053533/0.053533 sec, 0.30769/0.30769 sec, 0.063618/0.063618 sec, 0.065517/0.065517 sec, 0.677599/0.677599 sec, 0.544698/0.544698 sec )
[LOG] Total clause minimization time: 35.401/36 sec (0.246625/0.246625 sec, 0.021282/0.021282 sec, 0.005873/0.005873 sec, 0.348708/0.348708 sec, 0.330888/0.330888 sec, 0.076763/0.076763 sec, 0.112403/0.112403 sec, 0.107269/0.107269 sec, 0.19267/0.19267 sec, 0.243135/0.243135 sec, 0.153615/0.153615 sec, 0.187481/0.187481 sec, 0.147343/0.147343 sec, 0.22718/0.22718 sec, 0.252668/0.252668 sec, 0.237896/0.237896 sec, 1.27373/1.27373 sec, 0.473332/0.473332 sec, 0.650533/0.650533 sec, 3.01496/3.01496 sec, 3.35296/3.35296 sec, 1.1457/1.1457 sec, 1.23468/1.23468 sec, 1.09624/1.09624 sec, 0.787352/0.787352 sec, 0.978319/0.978319 sec, 1.27395/1.27395 sec, 0.962979/0.962979 sec, 0.942079/0.942079 sec, 1.25886/1.25886 sec, 1.37025/1.37025 sec, 1.00231/1.00231 sec, 1.47496/1.47496 sec, 1.03057/1.03057 sec, 1.17414/1.17414 sec, 1.55384/1.55384 sec, 1.18311/1.18311 sec, 0.723272/0.723272 sec, 1.1748/1.1748 sec, 1.26299/1.26299 sec, 0.96056/0.96056 sec, 1.15275/1.15275 sec )
[LOG] Total clause size reduction: 209292 --> 3783 (5920 --> 27, 4728 --> 24, 672 --> 1, 27990 --> 277, 19034 --> 187, 4807 --> 18, 3408 --> 12, 7021 --> 34, 4110 --> 15, 3970 --> 17, 7110 --> 50, 3993 --> 23, 4081 --> 28, 7539 --> 59, 4511 --> 30, 5966 --> 52, 49296 --> 855, 13156 --> 163, 12760 --> 123, 9120 --> 150, 8520 --> 134, 20 --> 20, 13 --> 13, 1 --> 1, 66 --> 58, 53 --> 49, 15 --> 15, 12 --> 12, 20 --> 20, 12 --> 12, 17 --> 17, 27 --> 26, 15 --> 15, 19 --> 19, 47 --> 47, 27 --> 27, 33 --> 33, 802 --> 750, 137 --> 134, 108 --> 108, 58 --> 50, 78 --> 78 )
[LOG] Average clause size reduction: 202.802 --> 3.6657 (538.182 --> 2.45455, 525.333 --> 2.66667, 336 --> 0.5, 608.478 --> 6.02174, 594.812 --> 5.84375, 400.583 --> 1.5, 378.667 --> 1.33333, 390.056 --> 1.88889, 373.636 --> 1.36364, 360.909 --> 1.54545, 374.211 --> 2.63158, 332.75 --> 1.91667, 340.083 --> 2.33333, 342.682 --> 2.68182, 322.214 --> 2.14286, 298.3 --> 2.6, 310.038 --> 5.37736, 292.356 --> 3.62222, 283.556 --> 2.73333, 276.364 --> 4.54545, 274.839 --> 4.32258, 2.5 --> 2.5, 1.85714 --> 1.85714, 1 --> 1, 3.14286 --> 2.7619, 2.65 --> 2.45, 1.5 --> 1.5, 1.5 --> 1.5, 1.66667 --> 1.66667, 1.33333 --> 1.33333, 1.7 --> 1.7, 2.07692 --> 2, 1.66667 --> 1.66667, 2.11111 --> 2.11111, 2.47368 --> 2.47368, 2.25 --> 2.25, 2.2 --> 2.2, 5.17419 --> 4.83871, 3.2619 --> 3.19048, 2.63415 --> 2.63415, 3.625 --> 3.125, 3.54545 --> 3.54545 )
[LOG] Overall execution time: 45.7959 sec CPU time.
[LOG] Overall execution time: 46 sec real time.
Synthesis time: 46.30 sec (Real time) / 46.05 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.53 sec (Real time) / 0.52 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 16.75 sec (Real time) / 16.63 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 682 38 62 1 582
Raw AIGER output size: aag 2158 17 62 1 2059
=====================  genbuf14b4y.aag =====================
[LOG] Relation determinization time: 62.8472 sec CPU time.
[LOG] Relation determinization time: 63 sec real time.
[LOG] Final circuit size: 1374 new AND gates.
[LOG] Size before ABC: 1648 AND gates.
[LOG] Size after ABC: 1374 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 61.3155/62 sec (0.099112/0 sec, 0.102479/0 sec, 0.052681/0 sec, 0.796498/1 sec, 0.759624/1 sec, 0.165448/0 sec, 0.2809/0 sec, 0.299442/1 sec, 0.201241/0 sec, 0.277492/0 sec, 0.184828/0 sec, 0.18929/1 sec, 0.366146/0 sec, 0.43396/0 sec, 0.495456/1 sec, 0.327227/0 sec, 1.34017/2 sec, 1.06365/1 sec, 1.34608/1 sec, 0.90514/1 sec, 4.10268/4 sec, 6.79768/7 sec, 2.47837/2 sec, 2.11631/2 sec, 1.47445/2 sec, 1.85243/2 sec, 1.93297/2 sec, 1.59256/1 sec, 1.27039/2 sec, 1.29939/1 sec, 1.73309/2 sec, 1.45488/1 sec, 1.88366/2 sec, 1.62445/2 sec, 2.24434/2 sec, 2.20422/2 sec, 2.0859/2 sec, 1.77832/2 sec, 1.60525/2 sec, 2.1392/2 sec, 2.00358/2 sec, 1.97883/2 sec, 1.6213/1 sec, 2.35443/3 sec )
[LOG] Nr of iterations: 1149 (18, 15, 5, 46, 25, 9, 8, 12, 10, 11, 6, 18, 16, 24, 16, 22, 108, 55, 79, 20, 92, 35, 9, 11, 4, 24, 12, 8, 7, 11, 7, 10, 5, 15, 13, 17, 12, 21, 85, 35, 74, 17, 78, 24 )
[LOG] Total clause computation time: 8.48157/6 sec (0.025796/0.025796 sec, 0.028864/0.028864 sec, 0.011631/0.011631 sec, 0.24773/0.24773 sec, 0.087019/0.087019 sec, 0.009378/0.009378 sec, 0.009878/0.009878 sec, 0.01078/0.01078 sec, 0.01334/0.01334 sec, 0.027364/0.027364 sec, 0.029124/0.029124 sec, 0.034957/0.034957 sec, 0.051604/0.051604 sec, 0.062327/0.062327 sec, 0.039222/0.039222 sec, 0.051531/0.051531 sec, 0.268242/0.268242 sec, 0.083206/0.083206 sec, 0.122741/0.122741 sec, 0.054775/0.054775 sec, 0.410832/0.410832 sec, 1.05146/1.05146 sec, 1.08983/1.08983 sec, 0.813656/0.813656 sec, 0.226246/0.226246 sec, 0.623077/0.623077 sec, 0.571186/0.571186 sec, 0.074294/0.074294 sec, 0.052227/0.052227 sec, 0.042128/0.042128 sec, 0.042383/0.042383 sec, 0.072814/0.072814 sec, 0.096267/0.096267 sec, 0.058699/0.058699 sec, 0.071737/0.071737 sec, 0.089435/0.089435 sec, 0.085991/0.085991 sec, 0.069921/0.069921 sec, 0.503908/0.503908 sec, 0.053405/0.053405 sec, 0.095235/0.095235 sec, 0.050668/0.050668 sec, 0.256107/0.256107 sec, 0.710555/0.710555 sec )
[LOG] Total clause minimization time: 51.5831/55 sec (0.049583/0.049583 sec, 0.048482/0.048482 sec, 0.015488/0.015488 sec, 0.522169/0.522169 sec, 0.642418/0.642418 sec, 0.132134/0.132134 sec, 0.239644/0.239644 sec, 0.257027/0.257027 sec, 0.157055/0.157055 sec, 0.216239/0.216239 sec, 0.121698/0.121698 sec, 0.121834/0.121834 sec, 0.279676/0.279676 sec, 0.335682/0.335682 sec, 0.419478/0.419478 sec, 0.238989/0.238989 sec, 1.03434/1.03434 sec, 0.940407/0.940407 sec, 1.18392/1.18392 sec, 0.807809/0.807809 sec, 3.64479/3.64479 sec, 5.70329/5.70329 sec, 1.36905/1.36905 sec, 1.2809/1.2809 sec, 1.22893/1.22893 sec, 1.20738/1.20738 sec, 1.34104/1.34104 sec, 1.4946/1.4946 sec, 1.19544/1.19544 sec, 1.23482/1.23482 sec, 1.66762/1.66762 sec, 1.35689/1.35689 sec, 1.76547/1.76547 sec, 1.53945/1.53945 sec, 2.14918/2.14918 sec, 2.09229/2.09229 sec, 1.97768/1.97768 sec, 1.68364/1.68364 sec, 1.07678/1.07678 sec, 2.06158/2.06158 sec, 1.88345/1.88345 sec, 1.90409/1.90409 sec, 1.34039/1.34039 sec, 1.62029/1.62029 sec )
[LOG] Total clause size reduction: 238406 --> 3791 (10642 --> 65, 8750 --> 40, 2476 --> 8, 26505 --> 360, 13944 --> 97, 3656 --> 11, 3122 --> 10, 4763 --> 19, 3789 --> 17, 4070 --> 18, 1975 --> 8, 6681 --> 38, 5565 --> 31, 8487 --> 70, 5355 --> 38, 7665 --> 44, 35738 --> 550, 17334 --> 155, 24024 --> 260, 5681 --> 58, 26754 --> 397, 9962 --> 137, 21 --> 21, 26 --> 25, 8 --> 8, 78 --> 67, 31 --> 29, 11 --> 11, 10 --> 10, 19 --> 19, 11 --> 11, 18 --> 18, 8 --> 8, 29 --> 22, 23 --> 23, 41 --> 39, 25 --> 25, 44 --> 43, 362 --> 314, 72 --> 72, 234 --> 232, 44 --> 43, 288 --> 255, 65 --> 65 )
[LOG] Average clause size reduction: 207.49 --> 3.29939 (591.222 --> 3.61111, 583.333 --> 2.66667, 495.2 --> 1.6, 576.196 --> 7.82609, 557.76 --> 3.88, 406.222 --> 1.22222, 390.25 --> 1.25, 396.917 --> 1.58333, 378.9 --> 1.7, 370 --> 1.63636, 329.167 --> 1.33333, 371.167 --> 2.11111, 347.812 --> 1.9375, 353.625 --> 2.91667, 334.688 --> 2.375, 348.409 --> 2, 330.907 --> 5.09259, 315.164 --> 2.81818, 304.101 --> 3.29114, 284.05 --> 2.9, 290.804 --> 4.31522, 284.629 --> 3.91429, 2.33333 --> 2.33333, 2.36364 --> 2.27273, 2 --> 2, 3.25 --> 2.79167, 2.58333 --> 2.41667, 1.375 --> 1.375, 1.42857 --> 1.42857, 1.72727 --> 1.72727, 1.57143 --> 1.57143, 1.8 --> 1.8, 1.6 --> 1.6, 1.93333 --> 1.46667, 1.76923 --> 1.76923, 2.41176 --> 2.29412, 2.08333 --> 2.08333, 2.09524 --> 2.04762, 4.25882 --> 3.69412, 2.05714 --> 2.05714, 3.16216 --> 3.13514, 2.58824 --> 2.52941, 3.69231 --> 3.26923, 2.70833 --> 2.70833 )
[LOG] Overall execution time: 62.86 sec CPU time.
[LOG] Overall execution time: 63 sec real time.
Synthesis time: 63.40 sec (Real time) / 63.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.50 sec (Real time) / 0.50 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 50.46 sec (Real time) / 50.19 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 722 40 65 1 617
Raw AIGER output size: aag 2096 18 65 1 1991
=====================  genbuf15b4y.aag =====================
[LOG] Relation determinization time: 117.447 sec CPU time.
[LOG] Relation determinization time: 119 sec real time.
[LOG] Final circuit size: 2500 new AND gates.
[LOG] Size before ABC: 3057 AND gates.
[LOG] Size after ABC: 2500 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 115.789/116 sec (0.075074/0 sec, 0.061111/0 sec, 0.051375/0 sec, 0.79236/1 sec, 0.56534/0 sec, 0.348348/1 sec, 0.173133/0 sec, 0.351429/0 sec, 0.258997/0 sec, 0.354324/1 sec, 0.200033/0 sec, 0.44874/0 sec, 0.377786/1 sec, 0.241794/0 sec, 0.34458/0 sec, 0.206909/1 sec, 1.39048/1 sec, 0.465169/0 sec, 0.853405/1 sec, 0.684558/1 sec, 0.860104/1 sec, 6.44988/6 sec, 11.4302/12 sec, 5.27463/5 sec, 5.31146/5 sec, 4.16949/5 sec, 3.70686/3 sec, 3.54338/4 sec, 4.1592/4 sec, 3.50597/4 sec, 3.48602/3 sec, 4.30591/4 sec, 4.07615/5 sec, 3.57824/3 sec, 3.96098/4 sec, 3.40671/3 sec, 3.15297/4 sec, 3.72919/3 sec, 3.42292/4 sec, 2.90418/3 sec, 3.57837/3 sec, 4.22942/5 sec, 3.82014/3 sec, 4.99206/5 sec, 3.54101/4 sec, 2.94847/3 sec )
[LOG] Nr of iterations: 1609 (17, 8, 7, 35, 45, 10, 3, 12, 11, 15, 6, 15, 17, 24, 15, 11, 103, 56, 60, 20, 22, 306, 92, 8, 5, 6, 18, 21, 9, 2, 7, 9, 13, 5, 11, 16, 18, 13, 10, 90, 51, 50, 17, 16, 237, 67 )
[LOG] Total clause computation time: 16.4183/13 sec (0.015126/0.015126 sec, 0.017083/0.017083 sec, 0.010675/0.010675 sec, 0.202131/0.202131 sec, 0.206503/0.206503 sec, 0.01279/0.01279 sec, 0.006988/0.006988 sec, 0.013888/0.013888 sec, 0.020817/0.020817 sec, 0.037178/0.037178 sec, 0.017769/0.017769 sec, 0.03956/0.03956 sec, 0.030795/0.030795 sec, 0.048857/0.048857 sec, 0.052728/0.052728 sec, 0.048615/0.048615 sec, 0.243123/0.243123 sec, 0.076962/0.076962 sec, 0.108089/0.108089 sec, 0.086703/0.086703 sec, 0.071117/0.071117 sec, 0.831866/0.831866 sec, 2.30763/2.30763 sec, 1.49799/1.49799 sec, 1.89681/1.89681 sec, 0.649988/0.649988 sec, 1.3714/1.3714 sec, 0.977687/0.977687 sec, 0.165264/0.165264 sec, 0.054845/0.054845 sec, 0.200739/0.200739 sec, 0.10642/0.10642 sec, 0.122448/0.122448 sec, 0.073476/0.073476 sec, 0.328642/0.328642 sec, 0.086264/0.086264 sec, 0.107231/0.107231 sec, 0.072424/0.072424 sec, 0.176876/0.176876 sec, 1.03518/1.03518 sec, 0.111876/0.111876 sec, 0.147754/0.147754 sec, 0.081692/0.081692 sec, 0.240051/0.240051 sec, 1.03151/1.03151 sec, 1.37479/1.37479 sec )
[LOG] Total clause minimization time: 97.902/102 sec (0.036567/0.036567 sec, 0.019216/0.019216 sec, 0.015442/0.015442 sec, 0.561159/0.561159 sec, 0.33046/0.33046 sec, 0.306646/0.306646 sec, 0.135939/0.135939 sec, 0.31276/0.31276 sec, 0.206023/0.206023 sec, 0.288827/0.288827 sec, 0.150155/0.150155 sec, 0.376655/0.376655 sec, 0.316249/0.316249 sec, 0.160193/0.160193 sec, 0.254363/0.254363 sec, 0.12338/0.12338 sec, 1.11438/1.11438 sec, 0.347566/0.347566 sec, 0.705468/0.705468 sec, 0.558716/0.558716 sec, 0.745124/0.745124 sec, 5.56015/5.56015 sec, 9.07065/9.07065 sec, 3.75368/3.75368 sec, 3.38607/3.38607 sec, 3.49283/3.49283 sec, 2.30635/2.30635 sec, 2.53979/2.53979 sec, 3.96345/3.96345 sec, 3.42206/3.42206 sec, 3.25602/3.25602 sec, 4.16865/4.16865 sec, 3.92547/3.92547 sec, 3.47378/3.47378 sec, 3.60271/3.60271 sec, 3.28913/3.28913 sec, 3.01672/3.01672 sec, 3.62603/3.62603 sec, 3.21582/3.21582 sec, 1.83484/1.83484 sec, 3.43485/3.43485 sec, 4.05183/4.05183 sec, 3.71075/3.71075 sec, 4.72335/4.72335 sec, 2.47041/2.47041 sec, 1.54128/1.54128 sec )
[LOG] Total clause size reduction: 339272 --> 7759 (10560 --> 60, 4613 --> 19, 4512 --> 12, 21420 --> 206, 27676 --> 331, 4401 --> 14, 956 --> 3, 5115 --> 28, 4530 --> 16, 6146 --> 29, 2185 --> 10, 5810 --> 33, 6448 --> 33, 9223 --> 68, 5446 --> 31, 3770 --> 20, 37230 --> 610, 19415 --> 175, 20060 --> 168, 6213 --> 56, 6678 --> 69, 95465 --> 2543, 28392 --> 468, 20 --> 20, 10 --> 10, 12 --> 12, 51 --> 46, 59 --> 57, 14 --> 14, 3 --> 3, 11 --> 11, 14 --> 14, 24 --> 24, 10 --> 10, 21 --> 21, 33 --> 33, 31 --> 31, 26 --> 26, 20 --> 20, 464 --> 433, 137 --> 137, 125 --> 125, 44 --> 42, 43 --> 43, 1561 --> 1350, 275 --> 275 )
[LOG] Average clause size reduction: 210.859 --> 4.82225 (621.176 --> 3.52941, 576.625 --> 2.375, 644.571 --> 1.71429, 612 --> 5.88571, 615.022 --> 7.35556, 440.1 --> 1.4, 318.667 --> 1, 426.25 --> 2.33333, 411.818 --> 1.45455, 409.733 --> 1.93333, 364.167 --> 1.66667, 387.333 --> 2.2, 379.294 --> 1.94118, 384.292 --> 2.83333, 363.067 --> 2.06667, 342.727 --> 1.81818, 361.456 --> 5.92233, 346.696 --> 3.125, 334.333 --> 2.8, 310.65 --> 2.8, 303.545 --> 3.13636, 311.977 --> 8.31046, 308.609 --> 5.08696, 2.5 --> 2.5, 2 --> 2, 2 --> 2, 2.83333 --> 2.55556, 2.80952 --> 2.71429, 1.55556 --> 1.55556, 1.5 --> 1.5, 1.57143 --> 1.57143, 1.55556 --> 1.55556, 1.84615 --> 1.84615, 2 --> 2, 1.90909 --> 1.90909, 2.0625 --> 2.0625, 1.72222 --> 1.72222, 2 --> 2, 2 --> 2, 5.15556 --> 4.81111, 2.68627 --> 2.68627, 2.5 --> 2.5, 2.58824 --> 2.47059, 2.6875 --> 2.6875, 6.5865 --> 5.6962, 4.10448 --> 4.10448 )
[LOG] Overall execution time: 117.459 sec CPU time.
[LOG] Overall execution time: 119 sec real time.
Synthesis time: 119.04 sec (Real time) / 117.58 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.33 sec (Real time) / 1.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 45.21 sec (Real time) / 44.96 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 762 42 68 1 652
Raw AIGER output size: aag 3262 19 68 1 3152
=====================  genbuf16b4y.aag =====================
[LOG] Relation determinization time: 91.0154 sec CPU time.
[LOG] Relation determinization time: 92 sec real time.
[LOG] Final circuit size: 1874 new AND gates.
[LOG] Size before ABC: 2207 AND gates.
[LOG] Size after ABC: 1874 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 88.8327/89 sec (0.07462/0 sec, 0.986382/1 sec, 0.061634/0 sec, 0.729502/1 sec, 0.841961/1 sec, 0.275883/0 sec, 0.248542/0 sec, 0.334846/0 sec, 0.651699/1 sec, 0.364142/1 sec, 0.270863/0 sec, 0.25019/0 sec, 0.302452/0 sec, 0.477703/1 sec, 0.256174/0 sec, 0.345915/0 sec, 1.21687/2 sec, 0.42032/0 sec, 0.842526/1 sec, 0.775675/1 sec, 0.584632/0 sec, 1.02325/1 sec, 5.08641/5 sec, 2.72584/3 sec, 3.72357/4 sec, 3.33248/3 sec, 2.19397/3 sec, 3.08578/3 sec, 2.84275/2 sec, 3.65266/4 sec, 3.07297/3 sec, 3.46813/4 sec, 2.43303/2 sec, 2.60183/3 sec, 2.70123/2 sec, 3.54635/4 sec, 2.35034/2 sec, 2.17678/3 sec, 2.91138/3 sec, 2.24272/2 sec, 2.12606/2 sec, 3.41291/3 sec, 2.1381/2 sec, 2.42401/3 sec, 2.83669/3 sec, 4.54347/4 sec, 3.16202/3 sec, 2.70539/3 sec )
[LOG] Nr of iterations: 1344 (12, 7, 6, 20, 35, 13, 8, 13, 11, 21, 10, 15, 16, 18, 11, 17, 92, 17, 54, 22, 16, 12, 195, 85, 8, 6, 4, 16, 24, 9, 7, 9, 10, 16, 9, 11, 10, 14, 9, 14, 78, 14, 51, 14, 13, 10, 186, 76 )
[LOG] Total clause computation time: 8.26263/8 sec (0.015576/0.015576 sec, 0.012652/0.012652 sec, 0.007543/0.007543 sec, 0.200823/0.200823 sec, 0.253542/0.253542 sec, 0.013182/0.013182 sec, 0.010392/0.010392 sec, 0.02352/0.02352 sec, 0.014207/0.014207 sec, 0.072443/0.072443 sec, 0.024808/0.024808 sec, 0.04488/0.04488 sec, 0.047799/0.047799 sec, 0.040661/0.040661 sec, 0.039374/0.039374 sec, 0.041942/0.041942 sec, 0.204895/0.204895 sec, 0.051556/0.051556 sec, 0.074142/0.074142 sec, 0.074837/0.074837 sec, 0.077122/0.077122 sec, 0.031833/0.031833 sec, 0.688235/0.688235 sec, 0.48461/0.48461 sec, 0.323114/0.323114 sec, 0.358525/0.358525 sec, 0.321832/0.321832 sec, 1.23003/1.23003 sec, 0.639119/0.639119 sec, 0.101308/0.101308 sec, 0.05362/0.05362 sec, 0.083051/0.083051 sec, 0.074725/0.074725 sec, 0.123999/0.123999 sec, 0.094309/0.094309 sec, 0.104279/0.104279 sec, 0.062372/0.062372 sec, 0.083273/0.083273 sec, 0.077173/0.077173 sec, 0.091202/0.091202 sec, 0.605519/0.605519 sec, 0.072552/0.072552 sec, 0.092684/0.092684 sec, 0.088216/0.088216 sec, 0.087202/0.087202 sec, 0.061359/0.061359 sec, 0.358332/0.358332 sec, 0.524266/0.524266 sec )
[LOG] Total clause minimization time: 78.8748/74 sec (0.028192/0.028192 sec, 0.937134/0.937134 sec, 0.016513/0.016513 sec, 0.491908/0.491908 sec, 0.549845/0.549845 sec, 0.224324/0.224324 sec, 0.197893/0.197893 sec, 0.279303/0.279303 sec, 0.597613/0.597613 sec, 0.251576/0.251576 sec, 0.203277/0.203277 sec, 0.16248/0.16248 sec, 0.220058/0.220058 sec, 0.392897/0.392897 sec, 0.174046/0.174046 sec, 0.262617/0.262617 sec, 0.966558/0.966558 sec, 0.325281/0.325281 sec, 0.723242/0.723242 sec, 0.653152/0.653152 sec, 0.460598/0.460598 sec, 0.94341/0.94341 sec, 4.34291/4.34291 sec, 2.18664/2.18664 sec, 3.3773/3.3773 sec, 2.94523/2.94523 sec, 1.84523/1.84523 sec, 1.82486/1.82486 sec, 2.17639/2.17639 sec, 3.52403/3.52403 sec, 2.9924/2.9924 sec, 3.35557/3.35557 sec, 2.331/2.331 sec, 2.44613/2.44613 sec, 2.57882/2.57882 sec, 3.41161/3.41161 sec, 2.25914/2.25914 sec, 2.06328/2.06328 sec, 2.80732/2.80732 sec, 2.12309/2.12309 sec, 1.49138/1.49138 sec, 3.3123/3.3123 sec, 2.01832/2.01832 sec, 2.30873/2.30873 sec, 2.721/2.721 sec, 4.45117/4.45117 sec, 2.76966/2.76966 sec, 2.14933/2.14933 sec )
[LOG] Total clause size reduction: 287206 --> 4788 (7634 --> 17, 4158 --> 8, 3960 --> 6, 13984 --> 84, 24548 --> 223, 6108 --> 25, 3486 --> 11, 5940 --> 23, 4830 --> 16, 9380 --> 44, 4113 --> 14, 6230 --> 29, 6345 --> 42, 6987 --> 45, 3990 --> 22, 6352 --> 36, 36036 --> 542, 6144 --> 50, 19186 --> 150, 7329 --> 58, 5040 --> 36, 3839 --> 30, 62468 --> 1087, 26964 --> 299, 10 --> 10, 8 --> 8, 4 --> 4, 49 --> 45, 68 --> 65, 12 --> 12, 11 --> 11, 14 --> 14, 16 --> 16, 27 --> 27, 14 --> 14, 17 --> 17, 19 --> 19, 33 --> 33, 18 --> 18, 28 --> 28, 357 --> 303, 37 --> 35, 140 --> 140, 29 --> 29, 30 --> 29, 22 --> 22, 965 --> 765, 227 --> 227 )
[LOG] Average clause size reduction: 213.695 --> 3.5625 (636.167 --> 1.41667, 594 --> 1.14286, 660 --> 1, 699.2 --> 4.2, 701.371 --> 6.37143, 469.846 --> 1.92308, 435.75 --> 1.375, 456.923 --> 1.76923, 439.091 --> 1.45455, 446.667 --> 2.09524, 411.3 --> 1.4, 415.333 --> 1.93333, 396.562 --> 2.625, 388.167 --> 2.5, 362.727 --> 2, 373.647 --> 2.11765, 391.696 --> 5.8913, 361.412 --> 2.94118, 355.296 --> 2.77778, 333.136 --> 2.63636, 315 --> 2.25, 319.917 --> 2.5, 320.349 --> 5.57436, 317.224 --> 3.51765, 1.25 --> 1.25, 1.33333 --> 1.33333, 1 --> 1, 3.0625 --> 2.8125, 2.83333 --> 2.70833, 1.33333 --> 1.33333, 1.57143 --> 1.57143, 1.55556 --> 1.55556, 1.6 --> 1.6, 1.6875 --> 1.6875, 1.55556 --> 1.55556, 1.54545 --> 1.54545, 1.9 --> 1.9, 2.35714 --> 2.35714, 2 --> 2, 2 --> 2, 4.57692 --> 3.88462, 2.64286 --> 2.5, 2.7451 --> 2.7451, 2.07143 --> 2.07143, 2.30769 --> 2.23077, 2.2 --> 2.2, 5.18817 --> 4.1129, 2.98684 --> 2.98684 )
[LOG] Overall execution time: 91.031 sec CPU time.
[LOG] Overall execution time: 92 sec real time.
Synthesis time: 91.75 sec (Real time) / 91.30 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.73 sec (Real time) / 0.73 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 27.71 sec (Real time) / 27.55 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 802 44 71 1 687
Raw AIGER output size: aag 2676 20 71 1 2561
=====================  genbuf1f4y.aag =====================
[LOG] Relation determinization time: 0.112693 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 94 new AND gates.
[LOG] Size before ABC: 112 AND gates.
[LOG] Size after ABC: 92 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.096855/0 sec (0.007992/0 sec, 0.008917/0 sec, 0.005471/0 sec, 0.010353/0 sec, 0.007375/0 sec, 0.002441/0 sec, 0.010613/0 sec, 0.007085/0 sec, 0.007928/0 sec, 0.010843/0 sec, 0.008512/0 sec, 0.009325/0 sec )
[LOG] Nr of iterations: 79 (15, 15, 3, 2, 8, 2, 12, 11, 2, 1, 7, 1 )
[LOG] Total clause computation time: 0.020749/0 sec (0.002018/0.002018 sec, 0.002311/0.002311 sec, 0.000403/0.000403 sec, 0.002132/0.002132 sec, 0.001723/0.001723 sec, 0.000231/0.000231 sec, 0.003013/0.003013 sec, 0.001921/0.001921 sec, 0.002684/0.002684 sec, 1e-06/1e-06 sec, 0.002415/0.002415 sec, 0.001897/0.001897 sec )
[LOG] Total clause minimization time: 0.060737/0 sec (0.004053/0.004053 sec, 0.004866/0.004866 sec, 0.003366/0.003366 sec, 0.006501/0.006501 sec, 0.003872/0.003872 sec, 0.000466/0.000466 sec, 0.006745/0.006745 sec, 0.004365/0.004365 sec, 0.004475/0.004475 sec, 0.010075/0.010075 sec, 0.0053/0.0053 sec, 0.006653/0.006653 sec )
[LOG] Total clause size reduction: 4870 --> 150 (1862 --> 33, 1750 --> 36, 222 --> 3, 109 --> 0, 756 --> 13, 103 --> 2, 25 --> 22, 25 --> 23, 3 --> 3, 0 --> 0, 13 --> 13, 2 --> 2 )
[LOG] Average clause size reduction: 61.6456 --> 1.89873 (124.133 --> 2.2, 116.667 --> 2.4, 74 --> 1, 54.5 --> 0, 94.5 --> 1.625, 51.5 --> 1, 2.08333 --> 1.83333, 2.27273 --> 2.09091, 1.5 --> 1.5, 0 --> 0, 1.85714 --> 1.85714, 2 --> 2 )
[LOG] Overall execution time: 0.114652 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.27 sec (Real time) / 0.22 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.17 sec (Real time) / 0.16 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 172 11 23 1 138
Raw AIGER output size: aag 264 5 23 1 232
=====================  genbuf2f4y.aag =====================
[LOG] Relation determinization time: 0.400027 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 240 new AND gates.
[LOG] Size before ABC: 268 AND gates.
[LOG] Size after ABC: 240 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.3687/0 sec (0.024951/0 sec, 0.02469/0 sec, 0.011279/0 sec, 0.009698/0 sec, 0.010722/0 sec, 0.043469/0 sec, 0.006375/0 sec, 0.037021/0 sec, 0.037463/0 sec, 0.031209/0 sec, 0.035368/0 sec, 0.033378/0 sec, 0.034786/0 sec, 0.028291/0 sec )
[LOG] Nr of iterations: 165 (28, 23, 3, 5, 6, 22, 6, 22, 17, 2, 4, 5, 20, 2 )
[LOG] Total clause computation time: 0.097538/0 sec (0.005142/0.005142 sec, 0.005853/0.005853 sec, 0.001011/0.001011 sec, 0.000944/0.000944 sec, 0.004483/0.004483 sec, 0.016755/0.016755 sec, 0.00091/0.00091 sec, 0.012429/0.012429 sec, 0.010806/0.010806 sec, 0.007785/0.007785 sec, 0.007314/0.007314 sec, 0.007585/0.007585 sec, 0.009799/0.009799 sec, 0.006722/0.006722 sec )
[LOG] Total clause minimization time: 0.240992/0 sec (0.017/0.017 sec, 0.016091/0.016091 sec, 0.007487/0.007487 sec, 0.005957/0.005957 sec, 0.003473/0.003473 sec, 0.02375/0.02375 sec, 0.002435/0.002435 sec, 0.023011/0.023011 sec, 0.025206/0.025206 sec, 0.021965/0.021965 sec, 0.026626/0.026626 sec, 0.024334/0.024334 sec, 0.023498/0.023498 sec, 0.020159/0.020159 sec )
[LOG] Total clause size reduction: 13112 --> 455 (4509 --> 105, 3674 --> 77, 284 --> 3, 556 --> 5, 640 --> 8, 2646 --> 62, 605 --> 11, 74 --> 62, 51 --> 49, 3 --> 3, 5 --> 5, 8 --> 8, 55 --> 55, 2 --> 2 )
[LOG] Average clause size reduction: 79.4667 --> 2.75758 (161.036 --> 3.75, 159.739 --> 3.34783, 94.6667 --> 1, 111.2 --> 1, 106.667 --> 1.33333, 120.273 --> 2.81818, 100.833 --> 1.83333, 3.36364 --> 2.81818, 3 --> 2.88235, 1.5 --> 1.5, 1.25 --> 1.25, 1.6 --> 1.6, 2.75 --> 2.75, 1 --> 1 )
[LOG] Overall execution time: 0.402325 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.58 sec (Real time) / 0.54 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.07 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.21 sec (Real time) / 1.20 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 207 13 26 1 168
Raw AIGER output size: aag 447 6 26 1 408
=====================  genbuf3f4y.aag =====================
[LOG] Relation determinization time: 1.85999 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 432 new AND gates.
[LOG] Size before ABC: 497 AND gates.
[LOG] Size after ABC: 432 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.78721/2 sec (0.061521/0 sec, 0.084583/0 sec, 0.021551/0 sec, 0.026151/0 sec, 0.030803/0 sec, 0.041594/0 sec, 0.158876/0 sec, 0.100988/0 sec, 0.010539/0 sec, 0.136784/0 sec, 0.15769/1 sec, 0.11625/0 sec, 0.111623/0 sec, 0.168782/0 sec, 0.186803/0 sec, 0.163992/0 sec, 0.101094/0 sec, 0.10759/1 sec )
[LOG] Nr of iterations: 285 (38, 52, 7, 7, 6, 13, 5, 30, 5, 28, 39, 4, 4, 5, 8, 3, 27, 4 )
[LOG] Total clause computation time: 0.48027/0 sec (0.016089/0.016089 sec, 0.015523/0.015523 sec, 0.001914/0.001914 sec, 0.002492/0.002492 sec, 0.00303/0.00303 sec, 0.013374/0.013374 sec, 0.048628/0.048628 sec, 0.046928/0.046928 sec, 0.001709/0.001709 sec, 0.044644/0.044644 sec, 0.049472/0.049472 sec, 0.022523/0.022523 sec, 0.018547/0.018547 sec, 0.02546/0.02546 sec, 0.047204/0.047204 sec, 0.059081/0.059081 sec, 0.039132/0.039132 sec, 0.02452/0.02452 sec )
[LOG] Total clause minimization time: 1.24202/2 sec (0.041088/0.041088 sec, 0.064711/0.064711 sec, 0.015086/0.015086 sec, 0.019129/0.019129 sec, 0.023183/0.023183 sec, 0.023537/0.023537 sec, 0.105403/0.105403 sec, 0.048933/0.048933 sec, 0.003703/0.003703 sec, 0.089591/0.089591 sec, 0.105494/0.105494 sec, 0.091318/0.091318 sec, 0.090618/0.090618 sec, 0.140848/0.140848 sec, 0.137083/0.137083 sec, 0.102432/0.102432 sec, 0.059252/0.059252 sec, 0.080609/0.080609 sec )
[LOG] Total clause size reduction: 27867 --> 1004 (7622 --> 182, 10098 --> 246, 1050 --> 15, 960 --> 14, 755 --> 10, 1728 --> 36, 572 --> 8, 4118 --> 97, 548 --> 8, 118 --> 101, 158 --> 147, 7 --> 7, 6 --> 6, 10 --> 10, 19 --> 19, 5 --> 5, 85 --> 85, 8 --> 8 )
[LOG] Average clause size reduction: 97.7789 --> 3.52281 (200.579 --> 4.78947, 194.192 --> 4.73077, 150 --> 2.14286, 137.143 --> 2, 125.833 --> 1.66667, 132.923 --> 2.76923, 114.4 --> 1.6, 137.267 --> 3.23333, 109.6 --> 1.6, 4.21429 --> 3.60714, 4.05128 --> 3.76923, 1.75 --> 1.75, 1.5 --> 1.5, 2 --> 2, 2.375 --> 2.375, 1.66667 --> 1.66667, 3.14815 --> 3.14815, 2 --> 2 )
[LOG] Overall execution time: 1.8629 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 2.08 sec (Real time) / 2.03 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.12 sec (Real time) / 0.12 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 4.07 sec (Real time) / 4.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 246 16 30 1 200
Raw AIGER output size: aag 678 7 30 1 632
=====================  genbuf4f4y.aag =====================
[LOG] Relation determinization time: 9.9122 sec CPU time.
[LOG] Relation determinization time: 10 sec real time.
[LOG] Final circuit size: 925 new AND gates.
[LOG] Size before ABC: 1091 AND gates.
[LOG] Size after ABC: 924 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 9.6947/10 sec (0.014788/0 sec, 0.020107/0 sec, 0.201902/1 sec, 0.069552/0 sec, 0.100443/0 sec, 0.101345/0 sec, 0.415598/0 sec, 0.460116/1 sec, 0.538765/0 sec, 0.61017/1 sec, 0.781022/1 sec, 0.570536/0 sec, 0.502607/1 sec, 0.76323/0 sec, 0.759786/1 sec, 0.877919/1 sec, 0.665109/1 sec, 0.765388/1 sec, 0.845679/0 sec, 0.630639/1 sec )
[LOG] Nr of iterations: 560 (2, 5, 48, 10, 19, 27, 49, 44, 58, 36, 1, 3, 41, 9, 13, 23, 48, 43, 46, 35 )
[LOG] Total clause computation time: 1.52138/2 sec (0.001147/0.001147 sec, 0.004574/0.004574 sec, 0.044117/0.044117 sec, 0.021135/0.021135 sec, 0.015531/0.015531 sec, 0.02043/0.02043 sec, 0.111587/0.111587 sec, 0.095437/0.095437 sec, 0.104755/0.104755 sec, 0.085618/0.085618 sec, 0.121672/0.121672 sec, 0.11035/0.11035 sec, 0.100495/0.100495 sec, 0.084104/0.084104 sec, 0.05586/0.05586 sec, 0.044195/0.044195 sec, 0.177604/0.177604 sec, 0.180746/0.180746 sec, 0.065591/0.065591 sec, 0.076434/0.076434 sec )
[LOG] Total clause minimization time: 8.03586/8 sec (0.006509/0.006509 sec, 0.009188/0.009188 sec, 0.150453/0.150453 sec, 0.041154/0.041154 sec, 0.077318/0.077318 sec, 0.073548/0.073548 sec, 0.295602/0.295602 sec, 0.355369/0.355369 sec, 0.424059/0.424059 sec, 0.514257/0.514257 sec, 0.654168/0.654168 sec, 0.454649/0.454649 sec, 0.396221/0.396221 sec, 0.6738/0.6738 sec, 0.698613/0.698613 sec, 0.828/0.828 sec, 0.481751/0.481751 sec, 0.578585/0.578585 sec, 0.774196/0.774196 sec, 0.548419/0.548419 sec )
[LOG] Total clause size reduction: 52269 --> 2147 (276 --> 1, 1052 --> 11, 10293 --> 206, 1881 --> 23, 3528 --> 49, 4862 --> 74, 8112 --> 230, 6923 --> 245, 8892 --> 231, 5425 --> 104, 1 --> 1, 7 --> 7, 162 --> 158, 23 --> 23, 29 --> 29, 60 --> 59, 230 --> 210, 245 --> 231, 164 --> 151, 104 --> 104 )
[LOG] Average clause size reduction: 93.3375 --> 3.83393 (138 --> 0.5, 210.4 --> 2.2, 214.438 --> 4.29167, 188.1 --> 2.3, 185.684 --> 2.57895, 180.074 --> 2.74074, 165.551 --> 4.69388, 157.341 --> 5.56818, 153.31 --> 3.98276, 150.694 --> 2.88889, 1 --> 1, 2.33333 --> 2.33333, 3.95122 --> 3.85366, 2.55556 --> 2.55556, 2.23077 --> 2.23077, 2.6087 --> 2.56522, 4.79167 --> 4.375, 5.69767 --> 5.37209, 3.56522 --> 3.28261, 2.97143 --> 2.97143 )
[LOG] Overall execution time: 9.91654 sec CPU time.
[LOG] Overall execution time: 10 sec real time.
Synthesis time: 10.23 sec (Real time) / 10.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.28 sec (Real time) / 0.28 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 22.19 sec (Real time) / 22.05 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 286 18 33 1 235
Raw AIGER output size: aag 1210 8 33 1 1160
=====================  genbuf5f5y.aag =====================
[LOG] Relation determinization time: 62.6987 sec CPU time.
[LOG] Relation determinization time: 63 sec real time.
[LOG] Final circuit size: 1658 new AND gates.
[LOG] Size before ABC: 1989 AND gates.
[LOG] Size after ABC: 1657 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 62.1375/63 sec (0.036868/0 sec, 0.035823/0 sec, 0.338658/1 sec, 0.293495/0 sec, 0.246674/0 sec, 0.241789/1 sec, 0.423381/0 sec, 1.99993/2 sec, 1.40366/1 sec, 7.74468/8 sec, 5.63192/6 sec, 5.15043/5 sec, 3.53367/4 sec, 2.92045/3 sec, 2.14579/2 sec, 2.64442/2 sec, 3.18251/4 sec, 2.64916/2 sec, 3.13634/3 sec, 3.79056/4 sec, 3.3832/4 sec, 3.92746/3 sec, 3.86929/4 sec, 3.4073/4 sec )
[LOG] Nr of iterations: 993 (3, 2, 64, 38, 32, 26, 31, 78, 59, 160, 32, 9, 2, 1, 58, 36, 31, 24, 27, 68, 52, 123, 29, 8 )
[LOG] Total clause computation time: 8.52462/8 sec (0.008724/0.008724 sec, 0.012314/0.012314 sec, 0.08292/0.08292 sec, 0.042382/0.042382 sec, 0.035643/0.035643 sec, 0.033432/0.033432 sec, 0.042993/0.042993 sec, 0.478573/0.478573 sec, 0.288645/0.288645 sec, 1.39603/1.39603 sec, 0.395704/0.395704 sec, 0.839701/0.839701 sec, 0.49304/0.49304 sec, 0.439967/0.439967 sec, 0.2175/0.2175 sec, 0.263097/0.263097 sec, 0.134443/0.134443 sec, 0.157897/0.157897 sec, 0.210318/0.210318 sec, 0.89682/0.89682 sec, 0.783658/0.783658 sec, 0.677194/0.677194 sec, 0.15016/0.15016 sec, 0.443462/0.443462 sec )
[LOG] Total clause minimization time: 53.2363/55 sec (0.014699/0.014699 sec, 0.010769/0.010769 sec, 0.242346/0.242346 sec, 0.236991/0.236991 sec, 0.196399/0.196399 sec, 0.193827/0.193827 sec, 0.36527/0.36527 sec, 1.50417/1.50417 sec, 1.09665/1.09665 sec, 6.32581/6.32581 sec, 5.21154/5.21154 sec, 4.28345/4.28345 sec, 3.02674/3.02674 sec, 2.46701/2.46701 sec, 1.91466/1.91466 sec, 2.36696/2.36696 sec, 3.03456/3.03456 sec, 2.4772/2.4772 sec, 2.91306/2.91306 sec, 2.8781/2.8781 sec, 2.586/2.586 sec, 3.23353/3.23353 sec, 3.70565/3.70565 sec, 2.95088/2.95088 sec )
[LOG] Total clause size reduction: 105665 --> 4580 (640 --> 4, 303 --> 1, 16317 --> 274, 9065 --> 127, 7223 --> 104, 5475 --> 69, 6300 --> 91, 14399 --> 475, 10382 --> 363, 26871 --> 1121, 5208 --> 103, 1336 --> 19, 4 --> 4, 1 --> 1, 232 --> 213, 119 --> 107, 104 --> 103, 64 --> 61, 75 --> 68, 384 --> 337, 308 --> 269, 744 --> 556, 92 --> 91, 19 --> 19 )
[LOG] Average clause size reduction: 106.41 --> 4.61229 (213.333 --> 1.33333, 151.5 --> 0.5, 254.953 --> 4.28125, 238.553 --> 3.34211, 225.719 --> 3.25, 210.577 --> 2.65385, 203.226 --> 2.93548, 184.603 --> 6.08974, 175.966 --> 6.15254, 167.944 --> 7.00625, 162.75 --> 3.21875, 148.444 --> 2.11111, 2 --> 2, 1 --> 1, 4 --> 3.67241, 3.30556 --> 2.97222, 3.35484 --> 3.32258, 2.66667 --> 2.54167, 2.77778 --> 2.51852, 5.64706 --> 4.95588, 5.92308 --> 5.17308, 6.04878 --> 4.52033, 3.17241 --> 3.13793, 2.375 --> 2.375 )
[LOG] Overall execution time: 62.7055 sec CPU time.
[LOG] Overall execution time: 63 sec real time.
Synthesis time: 63.30 sec (Real time) / 62.94 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.52 sec (Real time) / 0.51 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 72.03 sec (Real time) / 71.66 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 330 21 37 1 272
Raw AIGER output size: aag 1987 9 37 1 1930
=====================  genbuf6f6y.aag =====================
[LOG] Relation determinization time: 319.976 sec CPU time.
[LOG] Relation determinization time: 321 sec real time.
[LOG] Final circuit size: 2469 new AND gates.
[LOG] Size before ABC: 3066 AND gates.
[LOG] Size after ABC: 2469 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 318.402/320 sec (0.047596/0 sec, 0.110457/0 sec, 1.56126/2 sec, 0.915691/1 sec, 1.03751/1 sec, 0.912855/1 sec, 0.995389/1 sec, 1.72979/2 sec, 6.27544/6 sec, 7.40564/7 sec, 26.4871/27 sec, 23.2945/23 sec, 29.7654/30 sec, 21.6429/22 sec, 15.1071/15 sec, 9.62205/10 sec, 21.8951/22 sec, 16.1254/16 sec, 14.2281/14 sec, 13.4414/14 sec, 20.4849/20 sec, 16.0533/16 sec, 19.019/19 sec, 13.1025/13 sec, 18.2554/19 sec, 18.8868/19 sec )
[LOG] Nr of iterations: 1429 (3, 15, 81, 21, 29, 32, 30, 21, 82, 65, 72, 282, 26, 2, 4, 67, 20, 24, 30, 28, 18, 79, 62, 64, 248, 24 )
[LOG] Total clause computation time: 36.1012/36 sec (0.004497/0.004497 sec, 0.019665/0.019665 sec, 0.301044/0.301044 sec, 0.152712/0.152712 sec, 0.121118/0.121118 sec, 0.148738/0.148738 sec, 0.112887/0.112887 sec, 0.087369/0.087369 sec, 0.929111/0.929111 sec, 0.898813/0.898813 sec, 2.54849/2.54849 sec, 2.69241/2.69241 sec, 4.30239/4.30239 sec, 1.92797/1.92797 sec, 2.44419/2.44419 sec, 1.56476/1.56476 sec, 1.31126/1.31126 sec, 0.893167/0.893167 sec, 0.700346/0.700346 sec, 0.823398/0.823398 sec, 0.570741/0.570741 sec, 4.05775/4.05775 sec, 3.02276/3.02276 sec, 0.744351/0.744351 sec, 2.89165/2.89165 sec, 2.82963/2.82963 sec )
[LOG] Total clause minimization time: 281.322/284 sec (0.013867/0.013867 sec, 0.059686/0.059686 sec, 1.22651/1.22651 sec, 0.727959/0.727959 sec, 0.877763/0.877763 sec, 0.726014/0.726014 sec, 0.843874/0.843874 sec, 1.6042/1.6042 sec, 5.30395/5.30395 sec, 6.4611/6.4611 sec, 23.892/23.892 sec, 20.5449/20.5449 sec, 25.4074/25.4074 sec, 19.6846/19.6846 sec, 12.6293/12.6293 sec, 8.02448/8.02448 sec, 20.5503/20.5503 sec, 15.2004/15.2004 sec, 13.4929/13.4929 sec, 12.5846/12.5846 sec, 19.8793/19.8793 sec, 11.9608/11.9608 sec, 15.9594/15.9594 sec, 12.3237/12.3237 sec, 15.3198/15.3198 sec, 16.0237/16.0237 sec )
[LOG] Total clause size reduction: 163093 --> 7109 (724 --> 2, 4774 --> 30, 22400 --> 385, 5420 --> 55, 7252 --> 92, 7657 --> 99, 6786 --> 77, 4500 --> 69, 16767 --> 560, 12736 --> 428, 13348 --> 334, 52547 --> 1997, 4650 --> 72, 2 --> 2, 4 --> 4, 273 --> 256, 55 --> 53, 72 --> 71, 93 --> 91, 72 --> 69, 59 --> 58, 537 --> 506, 406 --> 344, 271 --> 240, 1620 --> 1147, 68 --> 68 )
[LOG] Average clause size reduction: 114.131 --> 4.97481 (241.333 --> 0.666667, 318.267 --> 2, 276.543 --> 4.75309, 258.095 --> 2.61905, 250.069 --> 3.17241, 239.281 --> 3.09375, 226.2 --> 2.56667, 214.286 --> 3.28571, 204.476 --> 6.82927, 195.938 --> 6.58462, 185.389 --> 4.63889, 186.337 --> 7.08156, 178.846 --> 2.76923, 1 --> 1, 1 --> 1, 4.07463 --> 3.8209, 2.75 --> 2.65, 3 --> 2.95833, 3.1 --> 3.03333, 2.57143 --> 2.46429, 3.27778 --> 3.22222, 6.79747 --> 6.40506, 6.54839 --> 5.54839, 4.23438 --> 3.75, 6.53226 --> 4.625, 2.83333 --> 2.83333 )
[LOG] Overall execution time: 319.988 sec CPU time.
[LOG] Overall execution time: 321 sec real time.
Synthesis time: 321.49 sec (Real time) / 320.03 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.95 sec (Real time) / 0.94 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 235.87 sec (Real time) / 234.87 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 372 23 40 1 309
Raw AIGER output size: aag 2841 10 40 1 2778
=====================  genbuf7f7y.aag =====================
[LOG] Relation determinization time: 943.414 sec CPU time.
[LOG] Relation determinization time: 947 sec real time.
[LOG] Final circuit size: 3510 new AND gates.
[LOG] Size before ABC: 4502 AND gates.
[LOG] Size after ABC: 3509 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 939.598/942 sec (0.163626/0 sec, 0.172376/0 sec, 3.76752/4 sec, 2.96217/3 sec, 3.80638/4 sec, 4.1482/4 sec, 3.9553/4 sec, 4.3415/4 sec, 20.3/21 sec, 4.86074/4 sec, 19.1698/20 sec, 49.6942/50 sec, 58.0744/58 sec, 61.6348/62 sec, 56.13/56 sec, 38.3956/38 sec, 27.035/28 sec, 46.9589/47 sec, 44.6275/44 sec, 46.6177/47 sec, 52.8529/53 sec, 67.9588/68 sec, 42.6739/43 sec, 69.8212/70 sec, 52.3599/53 sec, 53.3277/53 sec, 53.909/54 sec, 49.8791/50 sec )
[LOG] Nr of iterations: 1783 (6, 3, 81, 31, 33, 28, 34, 32, 83, 38, 59, 226, 266, 13, 4, 1, 76, 28, 29, 22, 32, 31, 74, 33, 58, 205, 247, 10 )
[LOG] Total clause computation time: 96.6784/100 sec (0.015139/0.015139 sec, 0.029313/0.029313 sec, 0.713528/0.713528 sec, 0.187751/0.187751 sec, 0.226977/0.226977 sec, 0.195908/0.195908 sec, 0.289126/0.289126 sec, 0.193878/0.193878 sec, 4.9521/4.9521 sec, 0.45174/0.45174 sec, 2.88543/2.88543 sec, 6.77699/6.77699 sec, 7.14204/7.14204 sec, 9.10701/9.10701 sec, 6.2972/6.2972 sec, 8.34306/8.34306 sec, 2.53467/2.53467 sec, 3.02838/3.02838 sec, 1.79418/1.79418 sec, 1.53996/1.53996 sec, 1.95692/1.95692 sec, 1.93076/1.93076 sec, 9.40182/9.40182 sec, 2.18957/2.18957 sec, 8.19761/8.19761 sec, 4.95905/4.95905 sec, 5.98577/5.98577 sec, 5.35254/5.35254 sec )
[LOG] Total clause minimization time: 840.88/841 sec (0.092989/0.092989 sec, 0.076127/0.076127 sec, 2.98551/2.98551 sec, 2.70212/2.70212 sec, 3.50583/3.50583 sec, 3.87887/3.87887 sec, 3.59493/3.59493 sec, 4.07164/4.07164 sec, 15.2703/15.2703 sec, 4.32195/4.32195 sec, 16.201/16.201 sec, 42.8238/42.8238 sec, 50.8281/50.8281 sec, 52.4215/52.4215 sec, 49.7705/49.7705 sec, 29.9863/29.9863 sec, 24.4327/24.4327 sec, 43.8695/43.8695 sec, 42.7709/42.7709 sec, 45.0193/45.0193 sec, 50.8322/50.8322 sec, 65.9639/65.9639 sec, 33.2067/33.2067 sec, 67.5653/67.5653 sec, 44.0996/44.0996 sec, 48.2936/48.2936 sec, 47.844/47.844 sec, 44.4506/44.4506 sec )
[LOG] Total clause size reduction: 210541 --> 10088 (2010 --> 10, 754 --> 8, 24240 --> 420, 8880 --> 109, 9056 --> 106, 7263 --> 95, 8481 --> 105, 7564 --> 91, 18532 --> 609, 8029 --> 130, 12122 --> 401, 44325 --> 1655, 51940 --> 1980, 2340 --> 36, 7 --> 7, 1 --> 1, 379 --> 337, 91 --> 91, 86 --> 82, 61 --> 59, 100 --> 99, 91 --> 85, 513 --> 458, 102 --> 99, 401 --> 373, 1395 --> 1159, 1751 --> 1456, 27 --> 27 )
[LOG] Average clause size reduction: 118.082 --> 5.65788 (335 --> 1.66667, 251.333 --> 2.66667, 299.259 --> 5.18519, 286.452 --> 3.51613, 274.424 --> 3.21212, 259.393 --> 3.39286, 249.441 --> 3.08824, 236.375 --> 2.84375, 223.277 --> 7.33735, 211.289 --> 3.42105, 205.458 --> 6.79661, 196.128 --> 7.32301, 195.263 --> 7.44361, 180 --> 2.76923, 1.75 --> 1.75, 1 --> 1, 4.98684 --> 4.43421, 3.25 --> 3.25, 2.96552 --> 2.82759, 2.77273 --> 2.68182, 3.125 --> 3.09375, 2.93548 --> 2.74194, 6.93243 --> 6.18919, 3.09091 --> 3, 6.91379 --> 6.43103, 6.80488 --> 5.65366, 7.08907 --> 5.89474, 2.7 --> 2.7 )
[LOG] Overall execution time: 943.437 sec CPU time.
[LOG] Overall execution time: 947 sec real time.
Synthesis time: 946.84 sec (Real time) / 939.47 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.67 sec (Real time) / 1.66 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 391.97 sec (Real time) / 390.32 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 412 25 43 1 344
Raw AIGER output size: aag 3921 11 43 1 3854
=====================  genbuf8f8y.aag =====================
[LOG] Relation determinization time: 5121.84 sec CPU time.
[LOG] Relation determinization time: 5136 sec real time.
[LOG] Final circuit size: 2640 new AND gates.
[LOG] Size before ABC: 3190 AND gates.
[LOG] Size after ABC: 2640 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 5112.59/5127 sec (0.525984/1 sec, 0.733557/1 sec, 17.9959/18 sec, 20.8771/21 sec, 20.9793/21 sec, 26.8066/27 sec, 19.562/19 sec, 22.1306/22 sec, 88.4727/89 sec, 25.5283/26 sec, 112.164/112 sec, 26.316/27 sec, 274.248/274 sec, 174.543/175 sec, 174.864/176 sec, 212.134/212 sec, 207.786/209 sec, 164.476/165 sec, 197.919/198 sec, 252.624/253 sec, 274.676/276 sec, 270.335/271 sec, 382.06/383 sec, 236.512/237 sec, 421.013/422 sec, 295.693/297 sec, 345.456/346 sec, 303.696/305 sec, 304.45/305 sec, 238.011/239 sec )
[LOG] Nr of iterations: 1321 (8, 6, 73, 30, 17, 29, 17, 22, 71, 39, 68, 19, 100, 128, 62, 5, 3, 72, 22, 12, 26, 14, 19, 68, 33, 66, 17, 99, 116, 60 )
[LOG] Total clause computation time: 373.757/373 sec (0.050994/0.050994 sec, 0.1327/0.1327 sec, 7.41061/7.41061 sec, 0.529059/0.529059 sec, 0.535765/0.535765 sec, 0.840687/0.840687 sec, 1.60506/1.60506 sec, 0.842774/0.842774 sec, 21.2634/21.2634 sec, 0.408774/0.408774 sec, 18.3527/18.3527 sec, 0.772765/0.772765 sec, 32.7895/32.7895 sec, 6.41051/6.41051 sec, 4.57811/4.57811 sec, 27.9485/27.9485 sec, 25.5948/25.5948 sec, 13.5118/13.5118 sec, 14.6376/14.6376 sec, 6.53703/6.53703 sec, 3.82092/3.82092 sec, 6.66536/6.66536 sec, 5.10114/5.10114 sec, 72.5484/72.5484 sec, 2.43108/2.43108 sec, 78.8604/78.8604 sec, 3.3308/3.3308 sec, 5.69171/5.69171 sec, 6.42696/6.42696 sec, 4.12752/4.12752 sec )
[LOG] Total clause minimization time: 4734.49/4748 sec (0.368869/0.368869 sec, 0.460372/0.460372 sec, 10.474/10.474 sec, 20.1956/20.1956 sec, 20.2903/20.2903 sec, 25.8124/25.8124 sec, 17.8032/17.8032 sec, 21.1336/21.1336 sec, 67.0451/67.0451 sec, 24.9485/24.9485 sec, 93.6428/93.6428 sec, 25.3676/25.3676 sec, 241.283/241.283 sec, 167.943/167.943 sec, 170.096/170.096 sec, 184.075/184.075 sec, 182.058/182.058 sec, 150.833/150.833 sec, 183.154/183.154 sec, 245.961/245.961 sec, 270.72/270.72 sec, 263.539/263.539 sec, 376.83/376.83 sec, 163.828/163.828 sec, 418.439/418.439 sec, 216.698/216.698 sec, 341.988/341.988 sec, 297.867/297.867 sec, 297.888/297.888 sec, 233.753/233.753 sec )
[LOG] Total clause size reduction: 173691 --> 6607 (3136 --> 15, 2095 --> 17, 24120 --> 426, 9454 --> 110, 5056 --> 54, 8708 --> 88, 4640 --> 50, 5817 --> 52, 17850 --> 547, 9196 --> 141, 15678 --> 527, 4050 --> 50, 20988 --> 619, 26797 --> 667, 12810 --> 243, 7 --> 7, 6 --> 6, 426 --> 364, 65 --> 65, 33 --> 33, 78 --> 78, 37 --> 37, 43 --> 43, 519 --> 469, 107 --> 105, 513 --> 484, 45 --> 44, 619 --> 512, 564 --> 520, 234 --> 234 )
[LOG] Average clause size reduction: 131.484 --> 5.00151 (392 --> 1.875, 349.167 --> 2.83333, 330.411 --> 5.83562, 315.133 --> 3.66667, 297.412 --> 3.17647, 300.276 --> 3.03448, 272.941 --> 2.94118, 264.409 --> 2.36364, 251.408 --> 7.70423, 235.795 --> 3.61538, 230.559 --> 7.75, 213.158 --> 2.63158, 209.88 --> 6.19, 209.352 --> 5.21094, 206.613 --> 3.91935, 1.4 --> 1.4, 2 --> 2, 5.91667 --> 5.05556, 2.95455 --> 2.95455, 2.75 --> 2.75, 3 --> 3, 2.64286 --> 2.64286, 2.26316 --> 2.26316, 7.63235 --> 6.89706, 3.24242 --> 3.18182, 7.77273 --> 7.33333, 2.64706 --> 2.58824, 6.25253 --> 5.17172, 4.86207 --> 4.48276, 3.9 --> 3.9 )
[LOG] Overall execution time: 5121.88 sec CPU time.
[LOG] Overall execution time: 5136 sec real time.
Synthesis time: 5136.17 sec (Real time) / 5103.90 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.97 sec (Real time) / 0.96 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 676.74 sec (Real time) / 673.87 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 458 27 47 1 384
Raw AIGER output size: aag 3098 12 47 1 3024
=====================  genbuf9f9y.aag =====================
Synthesis time: 10000.08 sec (Real time) / 9949.34 sec (User CPU time)
Timeout: 1
=====================  genbuf10f10y.aag =====================
Synthesis time: 10000.11 sec (Real time) / 9956.45 sec (User CPU time)
Timeout: 1
=====================  amba2c7y.aag =====================
[LOG] Relation determinization time: 4.15562 sec CPU time.
[LOG] Relation determinization time: 5 sec real time.
[LOG] Final circuit size: 1439 new AND gates.
[LOG] Size before ABC: 1859 AND gates.
[LOG] Size after ABC: 1439 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 4.1099/4 sec (0.006183/0 sec, 0.022266/0 sec, 0.021755/0 sec, 0.0082/0 sec, 0.05185/0 sec, 0.011878/0 sec, 0.660586/1 sec, 0.400253/0 sec, 0.252419/0 sec, 0.25461/1 sec, 0.327563/0 sec, 0.36647/0 sec, 0.451563/1 sec, 0.337344/0 sec, 0.529938/1 sec, 0.407025/0 sec )
[LOG] Nr of iterations: 685 (5, 11, 6, 14, 26, 12, 194, 92, 2, 10, 5, 13, 11, 7, 186, 91 )
[LOG] Total clause computation time: 1.37936/1 sec (0.000465/0.000465 sec, 0.004337/0.004337 sec, 0.009062/0.009062 sec, 0.001668/0.001668 sec, 0.011496/0.011496 sec, 0.001919/0.001919 sec, 0.100968/0.100968 sec, 0.076163/0.076163 sec, 0.156922/0.156922 sec, 0.187964/0.187964 sec, 0.178714/0.178714 sec, 0.153132/0.153132 sec, 0.130569/0.130569 sec, 0.187525/0.187525 sec, 0.079145/0.079145 sec, 0.099311/0.099311 sec )
[LOG] Total clause minimization time: 2.67162/3 sec (0.002716/0.002716 sec, 0.015141/0.015141 sec, 0.009866/0.009866 sec, 0.003636/0.003636 sec, 0.037245/0.037245 sec, 0.006651/0.006651 sec, 0.553993/0.553993 sec, 0.316695/0.316695 sec, 0.091883/0.091883 sec, 0.063475/0.063475 sec, 0.145745/0.145745 sec, 0.210082/0.210082 sec, 0.317775/0.317775 sec, 0.146692/0.146692 sec, 0.446018/0.446018 sec, 0.304007/0.304007 sec )
[LOG] Total clause size reduction: 47145 --> 3786 (732 --> 18, 1810 --> 32, 860 --> 12, 2002 --> 29, 4025 --> 82, 1375 --> 41, 23932 --> 1331, 10556 --> 475, 4 --> 4, 32 --> 32, 12 --> 12, 29 --> 29, 22 --> 19, 20 --> 20, 1259 --> 1175, 475 --> 475 )
[LOG] Average clause size reduction: 68.8248 --> 5.52701 (146.4 --> 3.6, 164.545 --> 2.90909, 143.333 --> 2, 143 --> 2.07143, 154.808 --> 3.15385, 114.583 --> 3.41667, 123.361 --> 6.86082, 114.739 --> 5.16304, 2 --> 2, 3.2 --> 3.2, 2.4 --> 2.4, 2.23077 --> 2.23077, 2 --> 1.72727, 2.85714 --> 2.85714, 6.76882 --> 6.3172, 5.21978 --> 5.21978 )
[LOG] Overall execution time: 4.15825 sec CPU time.
[LOG] Overall execution time: 5 sec real time.
Synthesis time: 4.56 sec (Real time) / 4.45 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.68 sec (Real time) / 0.67 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 6.62 sec (Real time) / 6.56 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 220 15 28 1 177
Raw AIGER output size: aag 1659 7 28 1 1616
=====================  amba3c5y.aag =====================
[LOG] Relation determinization time: 19.683 sec CPU time.
[LOG] Relation determinization time: 20 sec real time.
[LOG] Final circuit size: 2891 new AND gates.
[LOG] Size before ABC: 3716 AND gates.
[LOG] Size after ABC: 2891 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 19.5326/20 sec (0.011538/0 sec, 0.067985/0 sec, 0.009972/0 sec, 0.24537/0 sec, 0.015584/0 sec, 0.995668/1 sec, 1.10771/2 sec, 1.62854/1 sec, 2.64728/3 sec, 0.863302/1 sec, 1.20074/1 sec, 0.907528/1 sec, 0.894037/1 sec, 1.09132/1 sec, 0.929207/1 sec, 1.49371/1 sec, 1.65912/2 sec, 1.41918/1 sec, 1.43008/2 sec, 0.914715/1 sec )
[LOG] Nr of iterations: 1603 (9, 9, 6, 79, 9, 239, 133, 171, 143, 51, 5, 8, 4, 37, 7, 219, 132, 159, 139, 44 )
[LOG] Total clause computation time: 6.96909/8 sec (0.001494/0.001494 sec, 0.014385/0.014385 sec, 0.001414/0.001414 sec, 0.036467/0.036467 sec, 0.002697/0.002697 sec, 0.195235/0.195235 sec, 0.26909/0.26909 sec, 0.20663/0.20663 sec, 0.851413/0.851413 sec, 0.391576/0.391576 sec, 0.67931/0.67931 sec, 0.670411/0.670411 sec, 0.426462/0.426462 sec, 0.591435/0.591435 sec, 0.549183/0.549183 sec, 0.212066/0.212066 sec, 0.631136/0.631136 sec, 0.142788/0.142788 sec, 0.479476/0.479476 sec, 0.616424/0.616424 sec )
[LOG] Total clause minimization time: 12.3658/12 sec (0.004391/0.004391 sec, 0.048117/0.048117 sec, 0.003104/0.003104 sec, 0.202544/0.202544 sec, 0.005907/0.005907 sec, 0.790418/0.790418 sec, 0.826478/0.826478 sec, 1.40674/1.40674 sec, 1.77832/1.77832 sec, 0.452792/0.452792 sec, 0.514109/0.514109 sec, 0.228974/0.228974 sec, 0.457483/0.457483 sec, 0.491044/0.491044 sec, 0.372043/0.372043 sec, 1.27055/1.27055 sec, 1.01686/1.01686 sec, 1.26687/1.26687 sec, 0.939179/0.939179 sec, 0.289883/0.289883 sec )
[LOG] Total clause size reduction: 146947 --> 8049 (1976 --> 22, 2064 --> 21, 1010 --> 12, 18252 --> 502, 1528 --> 16, 41888 --> 1167, 21648 --> 835, 26010 --> 796, 21584 --> 826, 7200 --> 286, 9 --> 9, 21 --> 21, 8 --> 8, 166 --> 162, 13 --> 13, 1008 --> 913, 835 --> 786, 708 --> 665, 795 --> 765, 224 --> 224 )
[LOG] Average clause size reduction: 91.67 --> 5.02121 (219.556 --> 2.44444, 229.333 --> 2.33333, 168.333 --> 2, 231.038 --> 6.35443, 169.778 --> 1.77778, 175.264 --> 4.88285, 162.767 --> 6.2782, 152.105 --> 4.65497, 150.937 --> 5.77622, 141.176 --> 5.60784, 1.8 --> 1.8, 2.625 --> 2.625, 2 --> 2, 4.48649 --> 4.37838, 1.85714 --> 1.85714, 4.60274 --> 4.16895, 6.32576 --> 5.95455, 4.45283 --> 4.18239, 5.71942 --> 5.5036, 5.09091 --> 5.09091 )
[LOG] Overall execution time: 19.6866 sec CPU time.
[LOG] Overall execution time: 20 sec real time.
Synthesis time: 20.39 sec (Real time) / 20.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.89 sec (Real time) / 1.89 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 26.58 sec (Real time) / 26.44 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 290 19 34 1 237
Raw AIGER output size: aag 3181 9 34 1 3128
=====================  amba4c7y.aag =====================
[LOG] Relation determinization time: 1060.3 sec CPU time.
[LOG] Relation determinization time: 1068 sec real time.
[LOG] Final circuit size: 20206 new AND gates.
[LOG] Size before ABC: 29300 AND gates.
[LOG] Size after ABC: 20206 AND gates.
[LOG] Time for optimizing with ABC: 4 seconds.
[LOG] Total time for all control signals: 1059.83/1062 sec (0.016871/0 sec, 0.140553/0 sec, 0.026246/0 sec, 0.145698/0 sec, 0.034405/1 sec, 0.675242/0 sec, 0.087456/0 sec, 13.1726/13 sec, 78.3842/79 sec, 107.035/108 sec, 48.8155/48 sec, 50.4311/50 sec, 76.8326/77 sec, 54.0865/54 sec, 51.1276/52 sec, 52.1017/52 sec, 50.4429/51 sec, 66.9703/67 sec, 97.7666/98 sec, 197.415/198 sec, 62.8594/63 sec, 51.2651/51 sec )
[LOG] Nr of iterations: 8171 (7, 6, 12, 22, 16, 61, 37, 1061, 1585, 1070, 295, 4, 3, 8, 9, 6, 22, 24, 1037, 1529, 1065, 292 )
[LOG] Total clause computation time: 372.329/368 sec (0.001974/0.001974 sec, 0.10027/0.10027 sec, 0.005184/0.005184 sec, 0.054551/0.054551 sec, 0.006333/0.006333 sec, 0.144705/0.144705 sec, 0.018013/0.018013 sec, 1.19847/1.19847 sec, 3.66222/3.66222 sec, 15.8546/15.8546 sec, 22.0915/22.0915 sec, 33.557/33.557 sec, 69.7505/69.7505 sec, 33.1149/33.1149 sec, 35.3104/35.3104 sec, 33.3527/33.3527 sec, 24.2049/24.2049 sec, 45.6114/45.6114 sec, 4.737/4.737 sec, 3.90364/3.90364 sec, 6.9206/6.9206 sec, 38.7278/38.7278 sec )
[LOG] Total clause minimization time: 686.091/691 sec (0.00622/0.00622 sec, 0.032031/0.032031 sec, 0.012814/0.012814 sec, 0.082587/0.082587 sec, 0.019147/0.019147 sec, 0.520787/0.520787 sec, 0.059179/0.059179 sec, 11.9428/11.9428 sec, 74.6529/74.6529 sec, 91.0731/91.0731 sec, 26.587/26.587 sec, 16.8245/16.8245 sec, 7.03267/7.03267 sec, 20.9091/20.9091 sec, 15.7609/15.7609 sec, 18.69/18.69 sec, 26.1784/26.1784 sec, 21.3041/21.3041 sec, 92.8988/92.8988 sec, 193.269/193.269 sec, 55.764/55.764 sec, 12.4708/12.4708 sec )
[LOG] Total clause size reduction: 735855 --> 62837 (1764 --> 20, 1445 --> 19, 2530 --> 31, 6489 --> 90, 3195 --> 41, 12360 --> 212, 6732 --> 144, 186560 --> 8480, 261360 --> 12808, 175316 --> 9662, 45864 --> 2160, 7 --> 7, 7 --> 7, 19 --> 19, 20 --> 20, 11 --> 11, 44 --> 33, 79 --> 79, 8190 --> 7339, 12128 --> 10606, 9602 --> 8916, 2133 --> 2133 )
[LOG] Average clause size reduction: 90.0569 --> 7.69025 (252 --> 2.85714, 240.833 --> 3.16667, 210.833 --> 2.58333, 294.955 --> 4.09091, 199.688 --> 2.5625, 202.623 --> 3.47541, 181.946 --> 3.89189, 175.834 --> 7.99246, 164.896 --> 8.08076, 163.847 --> 9.02991, 155.471 --> 7.32203, 1.75 --> 1.75, 2.33333 --> 2.33333, 2.375 --> 2.375, 2.22222 --> 2.22222, 1.83333 --> 1.83333, 2 --> 1.5, 3.29167 --> 3.29167, 7.89778 --> 7.07715, 7.93198 --> 6.93656, 9.01596 --> 8.37183, 7.30479 --> 7.30479 )
[LOG] Overall execution time: 1060.3 sec CPU time.
[LOG] Overall execution time: 1068 sec real time.
Synthesis time: 1068.17 sec (Real time) / 1061.58 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 12.05 sec (Real time) / 11.95 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 2196.66 sec (Real time) / 2188.74 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 339 22 38 1 279
Raw AIGER output size: aag 20545 11 38 1 20485
=====================  amba5c5y.aag =====================
[LOG] Relation determinization time: 266.457 sec CPU time.
[LOG] Relation determinization time: 272 sec real time.
[LOG] Final circuit size: 15316 new AND gates.
[LOG] Size before ABC: 19420 AND gates.
[LOG] Size after ABC: 15315 AND gates.
[LOG] Time for optimizing with ABC: 5 seconds.
[LOG] Total time for all control signals: 265.774/267 sec (2.85953/3 sec, 5.03913/5 sec, 19.3358/20 sec, 1.98394/2 sec, 12.2951/12 sec, 17.9783/18 sec, 16.4385/17 sec, 15.0293/15 sec, 18.209/18 sec, 0.293383/0 sec, 5.14627/5 sec, 5.95808/6 sec, 0.229522/1 sec, 15.2652/15 sec, 12.7995/13 sec, 18.6627/19 sec, 7.20437/7 sec, 11.2787/11 sec, 14.1607/14 sec, 12.7817/13 sec, 13.8862/14 sec, 7.79072/8 sec, 7.84283/8 sec, 7.70437/7 sec, 8.35523/9 sec, 7.24636/7 sec )
[LOG] Nr of iterations: 7040 (518, 423, 1589, 20, 256, 364, 286, 130, 37, 14, 15, 10, 9, 419, 399, 1481, 15, 253, 340, 285, 111, 32, 12, 11, 8, 3 )
[LOG] Total clause computation time: 75.1597/68 sec (0.365802/0.365802 sec, 0.769376/0.769376 sec, 3.64718/3.64718 sec, 1.03563/1.03563 sec, 1.51258/1.51258 sec, 1.75506/1.75506 sec, 1.23062/1.23062 sec, 2.47626/2.47626 sec, 9.70852/9.70852 sec, 0.059489/0.059489 sec, 2.63143/2.63143 sec, 2.11718/2.11718 sec, 0.027824/0.027824 sec, 6.15218/6.15218 sec, 1.09803/1.09803 sec, 4.76289/4.76289 sec, 5.35518/5.35518 sec, 1.18694/1.18694 sec, 1.28544/1.28544 sec, 1.1906/1.1906 sec, 6.66021/6.66021 sec, 5.2712/5.2712 sec, 3.10989/3.10989 sec, 3.68551/3.68551 sec, 3.17361/3.17361 sec, 4.89107/4.89107 sec )
[LOG] Total clause minimization time: 188.428/197 sec (2.47189/2.47189 sec, 4.23244/4.23244 sec, 15.6139/15.6139 sec, 0.860793/0.860793 sec, 10.6595/10.6595 sec, 16.1101/16.1101 sec, 15.0929/15.0929 sec, 12.4241/12.4241 sec, 8.37651/8.37651 sec, 0.084613/0.084613 sec, 2.37436/2.37436 sec, 3.70877/3.70877 sec, 0.07613/0.07613 sec, 9.05439/9.05439 sec, 11.6401/11.6401 sec, 13.7076/13.7076 sec, 1.80518/1.80518 sec, 10.0302/10.0302 sec, 12.8247/12.8247 sec, 11.5424/11.5424 sec, 7.18045/7.18045 sec, 2.4663/2.4663 sec, 4.67936/4.67936 sec, 3.96745/3.96745 sec, 5.13623/5.13623 sec, 2.30732/2.30732 sec )
[LOG] Total clause size reduction: 1285306 --> 47326 (198011 --> 5514, 156140 --> 2293, 570092 --> 15175, 6251 --> 49, 81090 --> 1148, 111441 --> 1544, 84360 --> 1357, 35088 --> 770, 9756 --> 198, 2600 --> 27, 2730 --> 35, 1746 --> 22, 1528 --> 32, 4072 --> 3170, 2053 --> 1724, 13632 --> 9970, 27 --> 27, 1125 --> 1001, 1368 --> 1249, 1357 --> 1208, 598 --> 572, 169 --> 169, 24 --> 24, 24 --> 24, 18 --> 18, 6 --> 6 )
[LOG] Average clause size reduction: 182.572 --> 6.72244 (382.261 --> 10.6448, 369.125 --> 5.4208, 358.774 --> 9.55003, 312.55 --> 2.45, 316.758 --> 4.48438, 306.157 --> 4.24176, 294.965 --> 4.74476, 269.908 --> 5.92308, 263.676 --> 5.35135, 185.714 --> 1.92857, 182 --> 2.33333, 174.6 --> 2.2, 169.778 --> 3.55556, 9.71838 --> 7.56563, 5.14536 --> 4.3208, 9.20459 --> 6.73194, 1.8 --> 1.8, 4.44664 --> 3.95652, 4.02353 --> 3.67353, 4.7614 --> 4.2386, 5.38739 --> 5.15315, 5.28125 --> 5.28125, 2 --> 2, 2.18182 --> 2.18182, 2.25 --> 2.25, 2 --> 2 )
[LOG] Overall execution time: 266.464 sec CPU time.
[LOG] Overall execution time: 272 sec real time.
Synthesis time: 272.05 sec (Real time) / 270.24 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 9.82 sec (Real time) / 9.74 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1292.40 sec (Real time) / 1287.48 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 414 26 43 1 345
Raw AIGER output size: aag 15729 13 43 1 15661
=====================  amba6c5y.aag =====================
[LOG] Relation determinization time: 622.951 sec CPU time.
[LOG] Relation determinization time: 636 sec real time.
[LOG] Final circuit size: 27097 new AND gates.
[LOG] Size before ABC: 35255 AND gates.
[LOG] Size after ABC: 27097 AND gates.
[LOG] Time for optimizing with ABC: 11 seconds.
[LOG] Total time for all control signals: 621.968/623 sec (6.52881/6 sec, 6.73011/7 sec, 47.5805/48 sec, 6.53282/6 sec, 24.7/25 sec, 49.8109/50 sec, 44.5515/45 sec, 41.3206/41 sec, 24.3122/25 sec, 35.1513/35 sec, 0.43507/0 sec, 0.400804/0 sec, 15.933/16 sec, 0.304992/0 sec, 42.8082/43 sec, 26.9133/27 sec, 42.2379/43 sec, 13.7043/13 sec, 17.8407/18 sec, 24.7863/25 sec, 26.7141/27 sec, 23.9684/24 sec, 26.0634/26 sec, 17.5204/18 sec, 13.2613/13 sec, 11.2721/11 sec, 16.635/17 sec, 13.9497/14 sec )
[LOG] Nr of iterations: 11652 (1071, 376, 3015, 20, 275, 376, 383, 314, 150, 47, 14, 13, 16, 5, 910, 320, 2776, 16, 271, 371, 381, 313, 141, 42, 11, 11, 11, 3 )
[LOG] Total clause computation time: 141.254/136 sec (0.819365/0.819365 sec, 1.08552/1.08552 sec, 7.12657/7.12657 sec, 1.22105/1.22105 sec, 2.51181/2.51181 sec, 3.48385/3.48385 sec, 2.56075/2.56075 sec, 2.40286/2.40286 sec, 3.56359/3.56359 sec, 19.2036/19.2036 sec, 0.068149/0.068149 sec, 0.072637/0.072637 sec, 5.39651/5.39651 sec, 0.024934/0.024934 sec, 11.0383/11.0383 sec, 1.69761/1.69761 sec, 9.21518/9.21518 sec, 9.42253/9.42253 sec, 2.04616/2.04616 sec, 2.34262/2.34262 sec, 2.66933/2.66933 sec, 2.6224/2.6224 sec, 9.34725/9.34725 sec, 11.1396/11.1396 sec, 6.58067/6.58067 sec, 4.75046/4.75046 sec, 8.07343/8.07343 sec, 10.7676/10.7676 sec )
[LOG] Total clause minimization time: 476.403/485 sec (5.67367/5.67367 sec, 5.59352/5.59352 sec, 40.3223/40.3223 sec, 5.15677/5.15677 sec, 21.9837/21.9837 sec, 46.1285/46.1285 sec, 41.7848/41.7848 sec, 38.705/38.705 sec, 20.5326/20.5326 sec, 15.7286/15.7286 sec, 0.138492/0.138492 sec, 0.106366/0.106366 sec, 10.3121/10.3121 sec, 0.048631/0.048631 sec, 31.623/31.623 sec, 25.1217/25.1217 sec, 32.37/32.37 sec, 4.21759/4.21759 sec, 15.7053/15.7053 sec, 22.3577/22.3577 sec, 23.9543/23.9543 sec, 21.2632/21.2632 sec, 16.6409/16.6409 sec, 6.30179/6.30179 sec, 6.60371/6.60371 sec, 6.44701/6.44701 sec, 8.48253/8.48253 sec, 3.09879/3.09879 sec )
[LOG] Total clause size reduction: 2460760 --> 87780 (466520 --> 12306, 158625 --> 1918, 1235740 --> 31344, 7163 --> 51, 109326 --> 1091, 133125 --> 1605, 131408 --> 1775, 104229 --> 1387, 45445 --> 989, 13984 --> 245, 2782 --> 34, 2508 --> 25, 3135 --> 39, 796 --> 11, 9770 --> 7788, 1435 --> 1149, 27776 --> 19693, 33 --> 33, 1067 --> 943, 1568 --> 1378, 1765 --> 1566, 1387 --> 1252, 885 --> 870, 213 --> 213, 24 --> 24, 22 --> 22, 23 --> 23, 6 --> 6 )
[LOG] Average clause size reduction: 211.188 --> 7.53347 (435.593 --> 11.4902, 421.875 --> 5.10106, 409.864 --> 10.396, 358.15 --> 2.55, 397.549 --> 3.96727, 354.056 --> 4.26862, 343.102 --> 4.63446, 331.939 --> 4.4172, 302.967 --> 6.59333, 297.532 --> 5.21277, 198.714 --> 2.42857, 192.923 --> 1.92308, 195.938 --> 2.4375, 159.2 --> 2.2, 10.7363 --> 8.55824, 4.48438 --> 3.59063, 10.0058 --> 7.09402, 2.0625 --> 2.0625, 3.93727 --> 3.4797, 4.22642 --> 3.71429, 4.63255 --> 4.11024, 4.43131 --> 4, 6.2766 --> 6.17021, 5.07143 --> 5.07143, 2.18182 --> 2.18182, 2 --> 2, 2.09091 --> 2.09091, 2 --> 2 )
[LOG] Overall execution time: 622.958 sec CPU time.
[LOG] Overall execution time: 636 sec real time.
Synthesis time: 635.58 sec (Real time) / 631.30 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 12.73 sec (Real time) / 12.63 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 2446.18 sec (Real time) / 2437.88 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 471 29 47 1 395
Raw AIGER output size: aag 27568 15 47 1 27492
=====================  amba7c5y.aag =====================
[LOG] Relation determinization time: 1401.35 sec CPU time.
[LOG] Relation determinization time: 1422 sec real time.
[LOG] Final circuit size: 35171 new AND gates.
[LOG] Size before ABC: 45806 AND gates.
[LOG] Size after ABC: 35171 AND gates.
[LOG] Time for optimizing with ABC: 16 seconds.
[LOG] Total time for all control signals: 1399.84/1404 sec (10.2706/10 sec, 10.6194/11 sec, 90.388/90 sec, 21.2757/22 sec, 80.0998/80 sec, 85.1657/86 sec, 67.9238/68 sec, 90.2216/90 sec, 75.0212/76 sec, 20.7514/20 sec, 118.44/119 sec, 0.883902/1 sec, 0.57812/1 sec, 0.618475/0 sec, 0.400558/1 sec, 69.7876/70 sec, 65.6344/66 sec, 93.1522/93 sec, 36.3294/37 sec, 51.031/51 sec, 46.5821/47 sec, 57.5274/57 sec, 58.1729/59 sec, 38.8969/39 sec, 49.0939/49 sec, 45.2965/45 sec, 28.8158/29 sec, 28.1953/29 sec, 29.9592/30 sec, 28.7098/28 sec )
[LOG] Nr of iterations: 15510 (1132, 406, 4478, 32, 429, 309, 397, 395, 383, 77, 139, 20, 14, 14, 3, 767, 331, 4023, 20, 426, 300, 395, 394, 378, 70, 136, 16, 13, 11, 2 )
[LOG] Total clause computation time: 308.098/306 sec (1.13515/1.13515 sec, 1.33795/1.33795 sec, 12.5422/12.5422 sec, 9.99519/9.99519 sec, 4.11107/4.11107 sec, 3.36474/3.36474 sec, 5.48753/5.48753 sec, 4.35175/4.35175 sec, 4.61298/4.61298 sec, 5.73801/5.73801 sec, 42.7291/42.7291 sec, 0.189622/0.189622 sec, 0.078926/0.078926 sec, 0.09117/0.09117 sec, 0.030296/0.030296 sec, 31.9529/31.9529 sec, 2.61904/2.61904 sec, 20.1741/20.1741 sec, 27.3559/27.3559 sec, 3.84175/3.84175 sec, 3.48786/3.48786 sec, 3.77208/3.77208 sec, 3.73441/3.73441 sec, 3.80472/3.80472 sec, 21.3978/21.3978 sec, 22.2293/22.2293 sec, 16.1839/16.1839 sec, 14.105/14.105 sec, 16.6075/16.6075 sec, 21.036/21.036 sec )
[LOG] Total clause minimization time: 1084.65/1091 sec (9.09082/9.09082 sec, 9.21607/9.21607 sec, 77.6465/77.6465 sec, 11.0401/11.0401 sec, 75.7007/75.7007 sec, 81.5186/81.5186 sec, 62.1468/62.1468 sec, 85.5711/85.5711 sec, 70.0826/70.0826 sec, 14.6876/14.6876 sec, 75.3905/75.3905 sec, 0.356956/0.356956 sec, 0.186151/0.186151 sec, 0.215801/0.215801 sec, 0.054759/0.054759 sec, 37.662/37.662 sec, 62.8871/62.8871 sec, 71.4562/71.4562 sec, 8.88462/8.88462 sec, 47.0611/47.0611 sec, 42.9868/42.9868 sec, 53.6464/53.6464 sec, 54.3257/54.3257 sec, 34.9792/34.9792 sec, 27.5919/27.5919 sec, 22.9557/22.9557 sec, 12.5202/12.5202 sec, 13.9783/13.9783 sec, 13.2407/13.2407 sec, 7.56461/7.56461 sec )
[LOG] Total clause size reduction: 3773790 --> 121012 (558714 --> 13734, 194805 --> 2005, 2086282 --> 49919, 13361 --> 110, 194740 --> 1800, 125972 --> 1290, 157608 --> 1752, 152478 --> 1775, 143632 --> 1708, 26068 --> 453, 47196 --> 868, 4579 --> 62, 3068 --> 29, 3055 --> 31, 452 --> 4, 8057 --> 6565, 1386 --> 1153, 42769 --> 28980, 36 --> 36, 1779 --> 1597, 1224 --> 1092, 1742 --> 1586, 1775 --> 1602, 1669 --> 1521, 392 --> 389, 847 --> 847, 48 --> 48, 29 --> 29, 23 --> 23, 4 --> 4 )
[LOG] Average clause size reduction: 243.313 --> 7.80219 (493.564 --> 12.1325, 479.815 --> 4.93842, 465.896 --> 11.1476, 417.531 --> 3.4375, 453.939 --> 4.1958, 407.676 --> 4.17476, 396.997 --> 4.4131, 386.02 --> 4.49367, 375.018 --> 4.45953, 338.545 --> 5.88312, 339.54 --> 6.2446, 228.95 --> 3.1, 219.143 --> 2.07143, 218.214 --> 2.21429, 150.667 --> 1.33333, 10.5046 --> 8.55932, 4.18731 --> 3.48338, 10.6311 --> 7.20358, 1.8 --> 1.8, 4.17606 --> 3.74883, 4.08 --> 3.64, 4.41013 --> 4.01519, 4.50508 --> 4.06599, 4.41534 --> 4.02381, 5.6 --> 5.55714, 6.22794 --> 6.22794, 3 --> 3, 2.23077 --> 2.23077, 2.09091 --> 2.09091, 2 --> 2 )
[LOG] Overall execution time: 1401.36 sec CPU time.
[LOG] Overall execution time: 1422 sec real time.
Synthesis time: 1421.90 sec (Real time) / 1412.43 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 14.52 sec (Real time) / 14.38 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 5437.52 sec (Real time) / 5420.10 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 533 32 52 1 449
Raw AIGER output size: aag 35704 17 52 1 35620
=====================  amba8c7y.aag =====================
Synthesis time: 10000.04 sec (Real time) / 9933.36 sec (User CPU time)
Timeout: 1
=====================  amba9c5y.aag =====================
Synthesis time: 10000.04 sec (Real time) / 9945.94 sec (User CPU time)
Timeout: 1
=====================  amba10c5y.aag =====================
Synthesis time: 10000.05 sec (Real time) / 9949.96 sec (User CPU time)
Timeout: 1
=====================  amba2b9y.aag =====================
[LOG] Relation determinization time: 5.37349 sec CPU time.
[LOG] Relation determinization time: 6 sec real time.
[LOG] Final circuit size: 1677 new AND gates.
[LOG] Size before ABC: 2134 AND gates.
[LOG] Size after ABC: 1677 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 5.31249/6 sec (0.005943/0 sec, 0.009369/0 sec, 0.027631/0 sec, 0.007644/0 sec, 0.10616/1 sec, 0.020208/0 sec, 0.867737/0 sec, 0.554195/1 sec, 0.302212/0 sec, 0.282555/1 sec, 0.345326/0 sec, 0.363004/0 sec, 0.477014/1 sec, 0.600517/0 sec, 0.823593/1 sec, 0.519384/1 sec )
[LOG] Nr of iterations: 770 (6, 2, 9, 7, 22, 17, 244, 96, 4, 1, 5, 4, 17, 9, 233, 94 )
[LOG] Total clause computation time: 1.89332/2 sec (0.000693/0.000693 sec, 0.005294/0.005294 sec, 0.011464/0.011464 sec, 0.001246/0.001246 sec, 0.023556/0.023556 sec, 0.003623/0.003623 sec, 0.147284/0.147284 sec, 0.106555/0.106555 sec, 0.198591/0.198591 sec, 0.244943/0.244943 sec, 0.139537/0.139537 sec, 0.214415/0.214415 sec, 0.176114/0.176114 sec, 0.359269/0.359269 sec, 0.119097/0.119097 sec, 0.141638/0.141638 sec )
[LOG] Total clause minimization time: 3.34558/4 sec (0.001536/0.001536 sec, 0.000673/0.000673 sec, 0.012728/0.012728 sec, 0.002884/0.002884 sec, 0.078891/0.078891 sec, 0.012534/0.012534 sec, 0.713185/0.713185 sec, 0.438013/0.438013 sec, 0.099694/0.099694 sec, 0.033686/0.033686 sec, 0.201871/0.201871 sec, 0.144567/0.144567 sec, 0.296907/0.296907 sec, 0.237327/0.237327 sec, 0.697991/0.697991 sec, 0.373096/0.373096 sec )
[LOG] Total clause size reduction: 55129 --> 4424 (990 --> 10, 209 --> 1, 1496 --> 18, 924 --> 14, 3003 --> 63, 2144 --> 67, 32319 --> 1732, 11875 --> 483, 7 --> 7, 1 --> 1, 7 --> 7, 7 --> 7, 39 --> 38, 25 --> 25, 1609 --> 1477, 474 --> 474 )
[LOG] Average clause size reduction: 71.5961 --> 5.74545 (165 --> 1.66667, 104.5 --> 0.5, 166.222 --> 2, 132 --> 2, 136.5 --> 2.86364, 126.118 --> 3.94118, 132.455 --> 7.09836, 123.698 --> 5.03125, 1.75 --> 1.75, 1 --> 1, 1.4 --> 1.4, 1.75 --> 1.75, 2.29412 --> 2.23529, 2.77778 --> 2.77778, 6.90558 --> 6.33906, 5.04255 --> 5.04255 )
[LOG] Overall execution time: 5.37646 sec CPU time.
[LOG] Overall execution time: 6 sec real time.
Synthesis time: 5.86 sec (Real time) / 5.70 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.87 sec (Real time) / 0.86 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 8.92 sec (Real time) / 8.86 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 235 15 31 1 189
Raw AIGER output size: aag 1912 7 31 1 1866
=====================  amba3b5y.aag =====================
[LOG] Relation determinization time: 21.0941 sec CPU time.
[LOG] Relation determinization time: 22 sec real time.
[LOG] Final circuit size: 3653 new AND gates.
[LOG] Size before ABC: 4736 AND gates.
[LOG] Size after ABC: 3653 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 20.9569/21 sec (0.015297/0 sec, 0.042075/0 sec, 0.015044/0 sec, 0.267771/1 sec, 0.018779/0 sec, 1.00219/1 sec, 0.741599/0 sec, 1.67312/2 sec, 3.01353/3 sec, 1.43855/1 sec, 1.333/2 sec, 0.97095/1 sec, 0.875965/1 sec, 1.33917/1 sec, 0.859095/1 sec, 1.4361/1 sec, 1.73222/2 sec, 1.33484/1 sec, 1.89094/2 sec, 0.956703/1 sec )
[LOG] Nr of iterations: 1900 (12, 6, 10, 92, 10, 268, 104, 235, 152, 101, 6, 4, 7, 71, 8, 264, 88, 215, 148, 99 )
[LOG] Total clause computation time: 6.59861/7 sec (0.002739/0.002739 sec, 0.017898/0.017898 sec, 0.003292/0.003292 sec, 0.036035/0.036035 sec, 0.004112/0.004112 sec, 0.177438/0.177438 sec, 0.144637/0.144637 sec, 0.228744/0.228744 sec, 0.694781/0.694781 sec, 0.40026/0.40026 sec, 0.758809/0.758809 sec, 0.80777/0.80777 sec, 0.512032/0.512032 sec, 0.541706/0.541706 sec, 0.42423/0.42423 sec, 0.134686/0.134686 sec, 0.575787/0.575787 sec, 0.137123/0.137123 sec, 0.502702/0.502702 sec, 0.493829/0.493829 sec )
[LOG] Total clause minimization time: 14.1546/13 sec (0.007196/0.007196 sec, 0.019368/0.019368 sec, 0.006825/0.006825 sec, 0.22582/0.22582 sec, 0.008298/0.008298 sec, 0.814665/0.814665 sec, 0.585579/0.585579 sec, 1.42924/1.42924 sec, 2.30065/2.30065 sec, 1.01746/1.01746 sec, 0.564771/0.564771 sec, 0.155188/0.155188 sec, 0.356069/0.356069 sec, 0.787887/0.787887 sec, 0.426317/0.426317 sec, 1.28983/1.28983 sec, 1.14578/1.14578 sec, 1.18633/1.18633 sec, 1.37616/1.37616 sec, 0.451131/0.451131 sec )
[LOG] Total clause size reduction: 163868 --> 10131 (2673 --> 37, 1205 --> 15, 1737 --> 22, 20930 --> 649, 1602 --> 24, 45657 --> 1342, 16377 --> 631, 33696 --> 1187, 21593 --> 901, 13500 --> 740, 12 --> 12, 10 --> 10, 14 --> 14, 412 --> 381, 19 --> 18, 1311 --> 1179, 496 --> 465, 1028 --> 909, 869 --> 868, 727 --> 727 )
[LOG] Average clause size reduction: 86.2463 --> 5.33211 (222.75 --> 3.08333, 200.833 --> 2.5, 173.7 --> 2.2, 227.5 --> 7.05435, 160.2 --> 2.4, 170.362 --> 5.00746, 157.471 --> 6.06731, 143.387 --> 5.05106, 142.059 --> 5.92763, 133.663 --> 7.32673, 2 --> 2, 2.5 --> 2.5, 2 --> 2, 5.80282 --> 5.3662, 2.375 --> 2.25, 4.96591 --> 4.46591, 5.63636 --> 5.28409, 4.7814 --> 4.22791, 5.87162 --> 5.86486, 7.34343 --> 7.34343 )
[LOG] Overall execution time: 21.0979 sec CPU time.
[LOG] Overall execution time: 22 sec real time.
Synthesis time: 21.96 sec (Real time) / 21.66 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 2.65 sec (Real time) / 2.64 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 65.41 sec (Real time) / 65.04 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 286 19 36 1 231
Raw AIGER output size: aag 3939 9 36 1 3884
=====================  amba4b9y.aag =====================
[LOG] Relation determinization time: 6371.66 sec CPU time.
[LOG] Relation determinization time: 6401 sec real time.
[LOG] Final circuit size: 32626 new AND gates.
[LOG] Size before ABC: 48413 AND gates.
[LOG] Size after ABC: 32626 AND gates.
[LOG] Time for optimizing with ABC: 10 seconds.
[LOG] Total time for all control signals: 6370.72/6390 sec (0.029476/0 sec, 0.485745/0 sec, 0.044046/0 sec, 0.538901/1 sec, 0.032501/0 sec, 5.01972/5 sec, 0.230031/0 sec, 33.0005/33 sec, 278.304/280 sec, 397.34/398 sec, 260.01/261 sec, 334.171/335 sec, 462.026/464 sec, 303.959/305 sec, 263.403/264 sec, 283.428/284 sec, 322.047/323 sec, 349.606/351 sec, 665.153/667 sec, 1778.06/1783 sec, 363.467/365 sec, 270.364/271 sec )
[LOG] Nr of iterations: 12012 (5, 13, 10, 11, 4, 83, 49, 1381, 2093, 1972, 529, 3, 5, 6, 5, 3, 36, 24, 1338, 2048, 1868, 526 )
[LOG] Total clause computation time: 2026.31/2041 sec (0.005273/0.005273 sec, 0.25005/0.25005 sec, 0.008062/0.008062 sec, 0.502826/0.502826 sec, 0.005027/0.005027 sec, 0.675663/0.675663 sec, 0.046116/0.046116 sec, 3.42587/3.42587 sec, 7.21715/7.21715 sec, 42.7234/42.7234 sec, 98.7092/98.7092 sec, 260.209/260.209 sec, 444.847/444.847 sec, 200.111/200.111 sec, 165.965/165.965 sec, 131.916/131.916 sec, 166.797/166.797 sec, 233.821/233.821 sec, 22.5483/22.5483 sec, 12.6452/12.6452 sec, 22.4236/22.4236 sec, 211.459/211.459 sec )
[LOG] Total clause minimization time: 4341.56/4348 sec (0.007502/0.007502 sec, 0.218209/0.218209 sec, 0.017664/0.017664 sec, 0.018653/0.018653 sec, 0.009528/0.009528 sec, 4.32329/4.32329 sec, 0.162118/0.162118 sec, 29.5171/29.5171 sec, 270.964/270.964 sec, 354.407/354.407 sec, 161.063/161.063 sec, 73.8732/73.8732 sec, 17.0768/17.0768 sec, 103.741/103.741 sec, 97.327/97.327 sec, 151.409/151.409 sec, 155.144/155.144 sec, 115.674/115.674 sec, 642.354/642.354 sec, 1764.96/1764.96 sec, 340.539/340.539 sec, 58.7597/58.7597 sec )
[LOG] Total clause size reduction: 1131153 --> 105102 (1220 --> 9, 3600 --> 69, 2106 --> 28, 2210 --> 26, 651 --> 6, 17220 --> 331, 9360 --> 239, 253920 --> 12415, 361916 --> 18872, 339012 --> 20650, 86592 --> 4170, 5 --> 5, 12 --> 12, 14 --> 14, 7 --> 7, 6 --> 6, 86 --> 63, 83 --> 83, 11775 --> 10528, 18211 --> 15874, 19006 --> 17554, 4141 --> 4141 )
[LOG] Average clause size reduction: 94.1686 --> 8.74975 (244 --> 1.8, 276.923 --> 5.30769, 210.6 --> 2.8, 200.909 --> 2.36364, 162.75 --> 1.5, 207.47 --> 3.98795, 191.02 --> 4.87755, 183.867 --> 8.98986, 172.917 --> 9.01672, 171.913 --> 10.4716, 163.69 --> 7.8828, 1.66667 --> 1.66667, 2.4 --> 2.4, 2.33333 --> 2.33333, 1.4 --> 1.4, 2 --> 2, 2.38889 --> 1.75, 3.45833 --> 3.45833, 8.80045 --> 7.86846, 8.89209 --> 7.75098, 10.1745 --> 9.39722, 7.87262 --> 7.87262 )
[LOG] Overall execution time: 6371.67 sec CPU time.
[LOG] Overall execution time: 6401 sec real time.
Synthesis time: 6400.63 sec (Real time) / 6364.17 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 11.27 sec (Real time) / 11.17 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 4978.38 sec (Real time) / 4961.64 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 350 22 42 1 286
Raw AIGER output size: aag 32976 11 42 1 32912
=====================  amba5b5y.aag =====================
[LOG] Relation determinization time: 1390.83 sec CPU time.
[LOG] Relation determinization time: 1411 sec real time.
[LOG] Final circuit size: 31941 new AND gates.
[LOG] Size before ABC: 43591 AND gates.
[LOG] Size after ABC: 31941 AND gates.
[LOG] Time for optimizing with ABC: 16 seconds.
[LOG] Total time for all control signals: 1389.74/1395 sec (14.3456/14 sec, 39.4202/40 sec, 117.38/118 sec, 7.14144/7 sec, 112.599/113 sec, 115.318/116 sec, 166.995/167 sec, 102.879/103 sec, 127.972/129 sec, 0.669222/0 sec, 14.6877/15 sec, 32.5325/33 sec, 0.435812/0 sec, 101.612/102 sec, 39.963/40 sec, 62.7988/63 sec, 29.7712/30 sec, 51.6181/52 sec, 42.1024/42 sec, 38.1731/39 sec, 36.6057/36 sec, 33.9696/34 sec, 24.0259/25 sec, 18.6647/18 sec, 30.5606/31 sec, 27.4973/28 sec )
[LOG] Nr of iterations: 13198 (2974, 451, 2388, 14, 361, 402, 339, 175, 103, 13, 11, 11, 4, 2071, 407, 2112, 12, 358, 379, 332, 149, 99, 10, 10, 10, 3 )
[LOG] Total clause computation time: 261.4/269 sec (1.46764/1.46764 sec, 4.81692/4.81692 sec, 16.6247/16.6247 sec, 6.70194/6.70194 sec, 4.53586/4.53586 sec, 4.03862/4.03862 sec, 5.59387/5.59387 sec, 14.5396/14.5396 sec, 35.3911/35.3911 sec, 0.096641/0.096641 sec, 13.9667/13.9667 sec, 11.9882/11.9882 sec, 0.047328/0.047328 sec, 15.0525/15.0525 sec, 3.4108/3.4108 sec, 12.8896/12.8896 sec, 23.8083/23.8083 sec, 3.57098/3.57098 sec, 3.39136/3.39136 sec, 3.16262/3.16262 sec, 11.915/11.915 sec, 19.7726/19.7726 sec, 8.7726/8.7726 sec, 9.10332/9.10332 sec, 12.8275/12.8275 sec, 13.9137/13.9137 sec )
[LOG] Total clause minimization time: 1121.9/1114 sec (12.8001/12.8001 sec, 34.46/34.46 sec, 100.515/100.515 sec, 0.169927/0.169927 sec, 107.771/107.771 sec, 110.972/110.972 sec, 161.103/161.103 sec, 87.9954/87.9954 sec, 92.1997/92.1997 sec, 0.209712/0.209712 sec, 0.374896/0.374896 sec, 20.202/20.202 sec, 0.055339/0.055339 sec, 85.7708/85.7708 sec, 36.4131/36.4131 sec, 49.1853/49.1853 sec, 5.86949/5.86949 sec, 47.9189/47.9189 sec, 38.5816/38.5816 sec, 34.8981/34.8981 sec, 24.5971/24.5971 sec, 14.0984/14.0984 sec, 15.1591/15.1591 sec, 9.4522/9.4522 sec, 17.6385/17.6385 sec, 13.4928/13.4928 sec )
[LOG] Total clause size reduction: 2694748 --> 118310 (1147578 --> 40925, 167850 --> 2422, 864094 --> 24726, 4316 --> 24, 126360 --> 1629, 136340 --> 1870, 111202 --> 1566, 47850 --> 1132, 27948 --> 598, 2316 --> 31, 1880 --> 26, 1880 --> 22, 534 --> 6, 25699 --> 20047, 1998 --> 1667, 20553 --> 15871, 19 --> 19, 1610 --> 1433, 1685 --> 1482, 1503 --> 1371, 895 --> 819, 563 --> 549, 21 --> 21, 26 --> 26, 22 --> 22, 6 --> 6 )
[LOG] Average clause size reduction: 204.179 --> 8.96424 (385.87 --> 13.7609, 372.173 --> 5.37029, 361.848 --> 10.3543, 308.286 --> 1.71429, 350.028 --> 4.51247, 339.154 --> 4.65174, 328.029 --> 4.61947, 273.429 --> 6.46857, 271.34 --> 5.80583, 178.154 --> 2.38462, 170.909 --> 2.36364, 170.909 --> 2, 133.5 --> 1.5, 12.409 --> 9.67986, 4.90909 --> 4.09582, 9.73153 --> 7.51468, 1.58333 --> 1.58333, 4.49721 --> 4.00279, 4.44591 --> 3.91029, 4.52711 --> 4.12952, 6.00671 --> 5.49664, 5.68687 --> 5.54545, 2.1 --> 2.1, 2.6 --> 2.6, 2.2 --> 2.2, 2 --> 2 )
[LOG] Overall execution time: 1390.83 sec CPU time.
[LOG] Overall execution time: 1411 sec real time.
Synthesis time: 1411.24 sec (Real time) / 1401.84 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 14.35 sec (Real time) / 14.23 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1905.06 sec (Real time) / 1898.32 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 417 26 47 1 344
Raw AIGER output size: aag 32358 13 47 1 32285
=====================  amba6b5y.aag =====================
[LOG] Relation determinization time: 5828.61 sec CPU time.
[LOG] Relation determinization time: 5890 sec real time.
[LOG] Final circuit size: 55812 new AND gates.
[LOG] Size before ABC: 79819 AND gates.
[LOG] Size after ABC: 55812 AND gates.
[LOG] Time for optimizing with ABC: 45 seconds.
[LOG] Total time for all control signals: 5826.54/5842 sec (38.5539/39 sec, 206.379/207 sec, 768.864/771 sec, 27.6746/28 sec, 414.612/415 sec, 558.552/560 sec, 639.556/641 sec, 766.465/769 sec, 247.049/248 sec, 404.816/406 sec, 1.27349/1 sec, 1.57192/1 sec, 102.538/103 sec, 1.28252/1 sec, 395.043/396 sec, 94.3674/95 sec, 198.286/198 sec, 73.2683/74 sec, 103.517/104 sec, 107.52/108 sec, 95.4523/95 sec, 179.987/181 sec, 84.3362/85 sec, 70.4837/70 sec, 49.8784/50 sec, 58.5837/59 sec, 75.9863/76 sec, 60.6436/61 sec )
[LOG] Nr of iterations: 24889 (6801, 585, 5191, 17, 446, 475, 394, 452, 95, 114, 8, 18, 14, 10, 3542, 556, 4270, 15, 409, 445, 387, 432, 66, 110, 7, 15, 12, 3 )
[LOG] Total clause computation time: 770.363/766 sec (4.04445/4.04445 sec, 14.8871/14.8871 sec, 82.7844/82.7844 sec, 26.3654/26.3654 sec, 14.0241/14.0241 sec, 18.3413/18.3413 sec, 14.3012/14.3012 sec, 16.4188/16.4188 sec, 44.5389/44.5389 sec, 124.81/124.81 sec, 0.169829/0.169829 sec, 0.292134/0.292134 sec, 40.4813/40.4813 sec, 0.189773/0.189773 sec, 40.6953/40.6953 sec, 7.10797/7.10797 sec, 34.9696/34.9696 sec, 62.7031/62.7031 sec, 6.5869/6.5869 sec, 6.7254/6.7254 sec, 7.05331/7.05331 sec, 7.58038/7.58038 sec, 28.126/28.126 sec, 39.8291/39.8291 sec, 25.9034/25.9034 sec, 24.7412/24.7412 sec, 36.0563/36.0563 sec, 40.6363/40.6363 sec )
[LOG] Total clause minimization time: 5039.31/5057 sec (34.3286/34.3286 sec, 191.169/191.169 sec, 685.486/685.486 sec, 0.658486/0.658486 sec, 399.931/399.931 sec, 539.471/539.471 sec, 624.566/624.566 sec, 749.242/749.242 sec, 201.778/201.778 sec, 279.237/279.237 sec, 0.312164/0.312164 sec, 0.5585/0.5585 sec, 61.3316/61.3316 sec, 0.292148/0.292148 sec, 351.493/351.493 sec, 86.9875/86.9875 sec, 160.918/160.918 sec, 10.4102/10.4102 sec, 96.7232/96.7232 sec, 100.568/100.568 sec, 88.1928/88.1928 sec, 172.195/172.195 sec, 56.0205/56.0205 sec, 30.4636/30.4636 sec, 23.7877/23.7877 sec, 33.6454/33.6454 sec, 39.7448/39.7448 sec, 19.8021/19.8021 sec )
[LOG] Total clause size reduction: 6198058 --> 259067 (2971600 --> 105256, 247616 --> 3148, 2133090 --> 61552, 6048 --> 35, 178000 --> 2029, 184386 --> 2198, 148554 --> 1838, 150634 --> 2133, 28764 --> 543, 34465 --> 700, 1470 --> 20, 3485 --> 38, 2665 --> 32, 1755 --> 17, 47541 --> 37139, 2854 --> 2388, 46636 --> 32619, 29 --> 29, 1727 --> 1497, 1951 --> 1636, 1782 --> 1503, 1969 --> 1696, 293 --> 282, 661 --> 656, 20 --> 20, 30 --> 30, 28 --> 28, 5 --> 5 )
[LOG] Average clause size reduction: 249.028 --> 10.4089 (436.936 --> 15.4765, 423.275 --> 5.3812, 410.921 --> 11.8574, 355.765 --> 2.05882, 399.103 --> 4.54933, 388.181 --> 4.62737, 377.041 --> 4.66497, 333.261 --> 4.71903, 302.779 --> 5.71579, 302.325 --> 6.14035, 183.75 --> 2.5, 193.611 --> 2.11111, 190.357 --> 2.28571, 175.5 --> 1.7, 13.4221 --> 10.4853, 5.13309 --> 4.29496, 10.9218 --> 7.63911, 1.93333 --> 1.93333, 4.22249 --> 3.66015, 4.38427 --> 3.6764, 4.60465 --> 3.88372, 4.55787 --> 3.92593, 4.43939 --> 4.27273, 6.00909 --> 5.96364, 2.85714 --> 2.85714, 2 --> 2, 2.33333 --> 2.33333, 1.66667 --> 1.66667 )
[LOG] Overall execution time: 5828.61 sec CPU time.
[LOG] Overall execution time: 5890 sec real time.
Synthesis time: 5890.50 sec (Real time) / 5853.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 21.75 sec (Real time) / 21.59 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 4963.73 sec (Real time) / 4946.75 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 472 29 52 1 391
Raw AIGER output size: aag 56284 15 52 1 56203
=====================  amba7b5y.aag =====================
Synthesis time: 10000.18 sec (Real time) / 9951.38 sec (User CPU time)
Timeout: 1
=====================  amba9b5y.aag =====================
Synthesis time: 4924.27 sec (Real time) / 4902.59 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 134)
=====================  amba10b5y.aag =====================
Synthesis time: 6090.53 sec (Real time) / 6065.46 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 134)
=====================  amba2f9y.aag =====================
[LOG] Relation determinization time: 4.81165 sec CPU time.
[LOG] Relation determinization time: 5 sec real time.
[LOG] Final circuit size: 1765 new AND gates.
[LOG] Size before ABC: 2224 AND gates.
[LOG] Size after ABC: 1764 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 4.75746/5 sec (0.006144/0 sec, 0.021814/0 sec, 0.023986/0 sec, 0.010608/0 sec, 0.078853/0 sec, 0.012763/0 sec, 0.749504/1 sec, 0.496454/0 sec, 0.369544/1 sec, 0.241127/0 sec, 0.406626/0 sec, 0.338454/1 sec, 0.410167/0 sec, 0.420581/1 sec, 0.642216/0 sec, 0.528622/1 sec )
[LOG] Nr of iterations: 813 (5, 7, 13, 11, 44, 7, 243, 96, 4, 3, 5, 7, 37, 3, 233, 95 )
[LOG] Total clause computation time: 1.61511/1 sec (0.00123/0.00123 sec, 0.008559/0.008559 sec, 0.008158/0.008158 sec, 0.002723/0.002723 sec, 0.017989/0.017989 sec, 0.001962/0.001962 sec, 0.094792/0.094792 sec, 0.106838/0.106838 sec, 0.193101/0.193101 sec, 0.197439/0.197439 sec, 0.181778/0.181778 sec, 0.182319/0.182319 sec, 0.131122/0.131122 sec, 0.265617/0.265617 sec, 0.086381/0.086381 sec, 0.135098/0.135098 sec )
[LOG] Total clause minimization time: 3.07645/4 sec (0.001738/0.001738 sec, 0.010308/0.010308 sec, 0.012707/0.012707 sec, 0.004552/0.004552 sec, 0.057397/0.057397 sec, 0.007151/0.007151 sec, 0.64849/0.64849 sec, 0.381185/0.381185 sec, 0.172767/0.172767 sec, 0.040091/0.040091 sec, 0.221202/0.221202 sec, 0.152568/0.152568 sec, 0.275152/0.275152 sec, 0.151221/0.151221 sec, 0.550657/0.550657 sec, 0.389262/0.389262 sec )
[LOG] Total clause size reduction: 60782 --> 4530 (760 --> 8, 1128 --> 22, 2508 --> 35, 1510 --> 26, 8514 --> 163, 1098 --> 21, 31460 --> 1656, 11590 --> 494, 8 --> 8, 7 --> 7, 8 --> 8, 14 --> 14, 119 --> 108, 6 --> 6, 1558 --> 1460, 494 --> 494 )
[LOG] Average clause size reduction: 74.7626 --> 5.57196 (152 --> 1.6, 161.143 --> 3.14286, 192.923 --> 2.69231, 137.273 --> 2.36364, 193.5 --> 3.70455, 156.857 --> 3, 129.465 --> 6.81481, 120.729 --> 5.14583, 2 --> 2, 2.33333 --> 2.33333, 1.6 --> 1.6, 2 --> 2, 3.21622 --> 2.91892, 2 --> 2, 6.6867 --> 6.26609, 5.2 --> 5.2 )
[LOG] Overall execution time: 4.81427 sec CPU time.
[LOG] Overall execution time: 5 sec real time.
Synthesis time: 5.24 sec (Real time) / 5.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.85 sec (Real time) / 0.83 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 9.94 sec (Real time) / 9.88 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 227 15 31 1 181
Raw AIGER output size: aag 1991 7 31 1 1946
=====================  amba3f9y.aag =====================
[LOG] Relation determinization time: 173.525 sec CPU time.
[LOG] Relation determinization time: 176 sec real time.
[LOG] Final circuit size: 9946 new AND gates.
[LOG] Size before ABC: 13828 AND gates.
[LOG] Size after ABC: 9946 AND gates.
[LOG] Time for optimizing with ABC: 2 seconds.
[LOG] Total time for all control signals: 173.184/174 sec (0.031275/0 sec, 0.483546/1 sec, 0.047399/0 sec, 0.490797/0 sec, 0.027618/0 sec, 4.42312/5 sec, 3.70082/4 sec, 15.2813/15 sec, 29.2543/29 sec, 9.86235/10 sec, 10.5314/11 sec, 7.94179/8 sec, 7.29035/7 sec, 12.9047/13 sec, 7.56455/8 sec, 10.8335/10 sec, 12.1323/13 sec, 11.461/11 sec, 21.2765/21 sec, 7.64555/8 sec )
[LOG] Nr of iterations: 4448 (10, 5, 21, 75, 7, 514, 124, 594, 758, 173, 3, 3, 15, 62, 4, 493, 99, 568, 756, 164 )
[LOG] Total clause computation time: 52.0982/51 sec (0.005262/0.005262 sec, 0.106739/0.106739 sec, 0.008909/0.008909 sec, 0.08541/0.08541 sec, 0.00591/0.00591 sec, 0.726423/0.726423 sec, 0.959324/0.959324 sec, 1.22653/1.22653 sec, 4.78822/4.78822 sec, 3.76533/3.76533 sec, 6.10679/6.10679 sec, 6.40489/6.40489 sec, 3.35423/3.35423 sec, 3.71838/3.71838 sec, 4.53828/4.53828 sec, 1.32701/1.32701 sec, 5.09839/5.09839 sec, 1.20467/1.20467 sec, 3.6682/3.6682 sec, 4.99927/4.99927 sec )
[LOG] Total clause minimization time: 120.498/123 sec (0.017338/0.017338 sec, 0.368491/0.368491 sec, 0.029741/0.029741 sec, 0.395745/0.395745 sec, 0.011932/0.011932 sec, 3.67836/3.67836 sec, 2.72097/2.72097 sec, 14.0181/14.0181 sec, 24.4148/24.4148 sec, 6.0375/6.0375 sec, 4.40331/4.40331 sec, 1.51471/1.51471 sec, 3.91469/3.91469 sec, 9.16039/9.16039 sec, 3.00067/3.00067 sec, 9.46291/9.46291 sec, 7.00598/7.00598 sec, 10.2015/10.2015 sec, 17.5259/17.5259 sec, 2.61523/2.61523 sec )
[LOG] Total clause size reduction: 374504 --> 29267 (2178 --> 31, 960 --> 9, 3960 --> 58, 19314 --> 403, 1098 --> 16, 88236 --> 3550, 19680 --> 742, 88357 --> 4009, 112036 --> 5553, 24080 --> 1229, 6 --> 6, 6 --> 6, 30 --> 30, 290 --> 287, 8 --> 8, 3321 --> 2963, 518 --> 476, 3744 --> 3294, 5540 --> 5455, 1142 --> 1142 )
[LOG] Average clause size reduction: 84.196 --> 6.57981 (217.8 --> 3.1, 192 --> 1.8, 188.571 --> 2.7619, 257.52 --> 5.37333, 156.857 --> 2.28571, 171.665 --> 6.90661, 158.71 --> 5.98387, 148.749 --> 6.74916, 147.805 --> 7.32586, 139.191 --> 7.10405, 2 --> 2, 2 --> 2, 2 --> 2, 4.67742 --> 4.62903, 2 --> 2, 6.73631 --> 6.01014, 5.23232 --> 4.80808, 6.59155 --> 5.7993, 7.32804 --> 7.21561, 6.96341 --> 6.96341 )
[LOG] Overall execution time: 173.529 sec CPU time.
[LOG] Overall execution time: 176 sec real time.
Synthesis time: 176.06 sec (Real time) / 174.93 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 8.42 sec (Real time) / 8.39 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 415.38 sec (Real time) / 413.68 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 285 19 37 1 229
Raw AIGER output size: aag 10231 9 37 1 10175
=====================  amba4f25y.aag =====================
Synthesis time: 10000.04 sec (Real time) / 9940.62 sec (User CPU time)
Timeout: 1
=====================  amba5f17y.aag =====================
Synthesis time: 10000.08 sec (Real time) / 9943.08 sec (User CPU time)
Timeout: 1
=====================  amba6f21y.aag =====================
Synthesis time: 10000.09 sec (Real time) / 9944.52 sec (User CPU time)
Timeout: 1
=====================  amba7f25y.aag =====================
Synthesis time: 10000.13 sec (Real time) / 9946.54 sec (User CPU time)
Timeout: 1
=====================  demo-v3_2_REAL.aag =====================
[LOG] Relation determinization time: 0.009285 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 2 new AND gates.
[LOG] Size before ABC: 22 AND gates.
[LOG] Size after ABC: 2 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.003794/0 sec (0.002845/0 sec, 0.000949/0 sec )
[LOG] Nr of iterations: 10 (6, 4 )
[LOG] Total clause computation time: 0.000421/0 sec (0.000295/0.000295 sec, 0.000126/0.000126 sec )
[LOG] Total clause minimization time: 0.000569/0 sec (0.000403/0.000403 sec, 0.000166/0.000166 sec )
[LOG] Total clause size reduction: 899 --> 10 (895 --> 6, 4 --> 4 )
[LOG] Average clause size reduction: 89.9 --> 1 (149.167 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.011576 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.04 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 331 4 48 1 279
Raw AIGER output size: aag 333 3 48 1 281
=====================  demo-v3_5_REAL.aag =====================
[LOG] Relation determinization time: 0.048447 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 10 AND gates.
[LOG] Size after ABC: 7 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.016893/0 sec (0.011155/0 sec, 0.005738/0 sec )
[LOG] Nr of iterations: 19 (11, 8 )
[LOG] Total clause computation time: 0.005084/0 sec (0.002969/0.002969 sec, 0.002115/0.002115 sec )
[LOG] Total clause minimization time: 0.005737/0 sec (0.003653/0.003653 sec, 0.002084/0.002084 sec )
[LOG] Total clause size reduction: 2968 --> 22 (2960 --> 14, 8 --> 8 )
[LOG] Average clause size reduction: 156.211 --> 1.15789 (269.091 --> 1.27273, 1 --> 1 )
[LOG] Overall execution time: 0.052376 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 556 4 84 1 468
Raw AIGER output size: aag 563 3 84 1 475
=====================  demo-v4_5_REAL.aag =====================
[LOG] Relation determinization time: 0.100534 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 98 new AND gates.
[LOG] Size before ABC: 104 AND gates.
[LOG] Size after ABC: 98 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.036446/0 sec (0.02524/0 sec, 0.011206/0 sec )
[LOG] Nr of iterations: 25 (17, 8 )
[LOG] Total clause computation time: 0.013619/0 sec (0.007347/0.007347 sec, 0.006272/0.006272 sec )
[LOG] Total clause minimization time: 0.013378/0 sec (0.010609/0.010609 sec, 0.002769/0.002769 sec )
[LOG] Total clause size reduction: 7340 --> 67 (7328 --> 55, 12 --> 12 )
[LOG] Average clause size reduction: 293.6 --> 2.68 (431.059 --> 3.23529, 1.5 --> 1.5 )
[LOG] Overall execution time: 0.107537 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.26 sec (Real time) / 0.22 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.15 sec (Real time) / 0.15 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.09 sec (Real time) / 0.09 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 871 4 133 1 734
Raw AIGER output size: aag 969 3 133 1 832
=====================  demo-v5_2_REAL.aag =====================
[LOG] Relation determinization time: 0.015255 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 10 new AND gates.
[LOG] Size before ABC: 13 AND gates.
[LOG] Size after ABC: 10 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.005714/0 sec (0.00426/0 sec, 0.001454/0 sec )
[LOG] Nr of iterations: 9 (5, 4 )
[LOG] Total clause computation time: 0.000685/0 sec (0.000465/0.000465 sec, 0.00022/0.00022 sec )
[LOG] Total clause minimization time: 0.000779/0 sec (0.000509/0.000509 sec, 0.00027/0.00027 sec )
[LOG] Total clause size reduction: 997 --> 10 (992 --> 5, 5 --> 5 )
[LOG] Average clause size reduction: 110.778 --> 1.11111 (198.4 --> 1, 1.25 --> 1.25 )
[LOG] Overall execution time: 0.018151 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 427 4 64 1 359
Raw AIGER output size: aag 437 3 64 1 369
=====================  demo-v5_5_REAL.aag =====================
[LOG] Relation determinization time: 0.09241 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 21 new AND gates.
[LOG] Size before ABC: 33 AND gates.
[LOG] Size after ABC: 21 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.027012/0 sec (0.016788/0 sec, 0.010224/0 sec )
[LOG] Nr of iterations: 25 (13, 12 )
[LOG] Total clause computation time: 0.009496/0 sec (0.005776/0.005776 sec, 0.00372/0.00372 sec )
[LOG] Total clause minimization time: 0.009181/0 sec (0.00475/0.00475 sec, 0.004431/0.004431 sec )
[LOG] Total clause size reduction: 4973 --> 34 (4956 --> 17, 17 --> 17 )
[LOG] Average clause size reduction: 198.92 --> 1.36 (381.231 --> 1.30769, 1.41667 --> 1.41667 )
[LOG] Overall execution time: 0.097947 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.24 sec (Real time) / 0.20 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.11 sec (Real time) / 0.10 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 718 4 112 1 602
Raw AIGER output size: aag 739 3 112 1 623
=====================  demo-v6_5_REAL.aag =====================
[LOG] Relation determinization time: 0.130122 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 103 new AND gates.
[LOG] Size before ABC: 114 AND gates.
[LOG] Size after ABC: 103 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.03773/0 sec (0.023106/0 sec, 0.014624/0 sec )
[LOG] Nr of iterations: 33 (17, 16 )
[LOG] Total clause computation time: 0.010793/0 sec (0.00589/0.00589 sec, 0.004903/0.004903 sec )
[LOG] Total clause minimization time: 0.015638/0 sec (0.008515/0.008515 sec, 0.007123/0.007123 sec )
[LOG] Total clause size reduction: 8988 --> 56 (8960 --> 28, 28 --> 28 )
[LOG] Average clause size reduction: 272.364 --> 1.69697 (527.059 --> 1.64706, 1.75 --> 1.75 )
[LOG] Overall execution time: 0.138661 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.30 sec (Real time) / 0.25 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.17 sec (Real time) / 0.16 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.17 sec (Real time) / 0.16 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 964 4 161 1 799
Raw AIGER output size: aag 1067 3 161 1 902
=====================  demo-v7_2_REAL.aag =====================
[LOG] Relation determinization time: 0.016798 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 14 new AND gates.
[LOG] Size before ABC: 23 AND gates.
[LOG] Size after ABC: 14 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.00694/0 sec (0.004856/0 sec, 0.002084/0 sec )
[LOG] Nr of iterations: 15 (8, 7 )
[LOG] Total clause computation time: 0.001448/0 sec (0.000925/0.000925 sec, 0.000523/0.000523 sec )
[LOG] Total clause minimization time: 0.00173/0 sec (0.001131/0.001131 sec, 0.000599/0.000599 sec )
[LOG] Total clause size reduction: 1426 --> 24 (1414 --> 12, 12 --> 12 )
[LOG] Average clause size reduction: 95.0667 --> 1.6 (176.75 --> 1.5, 1.71429 --> 1.71429 )
[LOG] Overall execution time: 0.019439 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 382 4 56 1 322
Raw AIGER output size: aag 396 3 56 1 336
=====================  demo-v7_5_REAL.aag =====================
[LOG] Relation determinization time: 0.068812 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 16 new AND gates.
[LOG] Size before ABC: 19 AND gates.
[LOG] Size after ABC: 16 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.018998/0 sec (0.01268/0 sec, 0.006318/0 sec )
[LOG] Nr of iterations: 29 (15, 14 )
[LOG] Total clause computation time: 0.00634/0 sec (0.003882/0.003882 sec, 0.002458/0.002458 sec )
[LOG] Total clause minimization time: 0.004878/0 sec (0.00298/0.00298 sec, 0.001898/0.001898 sec )
[LOG] Total clause size reduction: 4692 --> 32 (4676 --> 16, 16 --> 16 )
[LOG] Average clause size reduction: 161.793 --> 1.10345 (311.733 --> 1.06667, 1.14286 --> 1.14286 )
[LOG] Overall execution time: 0.073534 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.22 sec (Real time) / 0.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.09 sec (Real time) / 0.09 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 640 4 98 1 538
Raw AIGER output size: aag 656 3 98 1 554
=====================  demo-v8_2_REAL.aag =====================
[LOG] Relation determinization time: 0.002068 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000545/0 sec (0.00039/0 sec, 0.000155/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 1e-06/0 sec (1e-06/1e-06 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.003021 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 64 2 12 1 50
Raw AIGER output size: aag 64 1 12 1 51
=====================  demo-v8_5_REAL.aag =====================
[LOG] Relation determinization time: 0.002486 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000886/0 sec (0.000641/0 sec, 0.000245/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 1e-06/0 sec (1e-06/1e-06 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.003563 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 106 2 21 1 83
Raw AIGER output size: aag 106 1 21 1 84
=====================  demo-v9_2_REAL.aag =====================
[LOG] Relation determinization time: 0.005766 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 23 new AND gates.
[LOG] Size before ABC: 28 AND gates.
[LOG] Size after ABC: 23 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.002527/0 sec (0.001855/0 sec, 0.000672/0 sec )
[LOG] Nr of iterations: 9 (5, 4 )
[LOG] Total clause computation time: 0.000291/0 sec (0.000236/0.000236 sec, 5.5e-05/5.5e-05 sec )
[LOG] Total clause minimization time: 0.000458/0 sec (0.00028/0.00028 sec, 0.000178/0.000178 sec )
[LOG] Total clause size reduction: 404 --> 8 (400 --> 4, 4 --> 4 )
[LOG] Average clause size reduction: 44.8889 --> 0.888889 (80 --> 0.8, 1 --> 1 )
[LOG] Overall execution time: 0.007341 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 183 2 32 1 149
Raw AIGER output size: aag 206 1 32 1 172
=====================  demo-v9_5_REAL.aag =====================
[LOG] Relation determinization time: 0.013048 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 5 AND gates.
[LOG] Size after ABC: 1 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.004791/0 sec (0.003178/0 sec, 0.001613/0 sec )
[LOG] Nr of iterations: 7 (4, 3 )
[LOG] Total clause computation time: 0.000459/0 sec (0.000319/0.000319 sec, 0.00014/0.00014 sec )
[LOG] Total clause minimization time: 0.001228/0 sec (0.000565/0.000565 sec, 0.000663/0.000663 sec )
[LOG] Total clause size reduction: 501 --> 6 (498 --> 3, 3 --> 3 )
[LOG] Average clause size reduction: 71.5714 --> 0.857143 (124.5 --> 0.75, 1 --> 1 )
[LOG] Overall execution time: 0.015379 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 309 2 56 1 251
Raw AIGER output size: aag 310 1 56 1 252
=====================  demo-v10_2_REAL.aag =====================
[LOG] Relation determinization time: 0.012864 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 2 new AND gates.
[LOG] Size before ABC: 2 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.007111/0 sec (0.002885/0 sec, 0.002479/0 sec, 0.000969/0 sec, 0.000778/0 sec )
[LOG] Nr of iterations: 2 (1, 1, 0, 0 )
[LOG] Total clause computation time: 0.000175/0 sec (6.2e-05/6.2e-05 sec, 0.000113/0.000113 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.015662 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 450 4 56 1 390
Raw AIGER output size: aag 450 2 56 1 392
=====================  demo-v10_5_REAL.aag =====================
[LOG] Relation determinization time: 0.024015 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 2 new AND gates.
[LOG] Size before ABC: 2 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.0123/0 sec (0.004969/0 sec, 0.004231/0 sec, 0.00171/0 sec, 0.00139/0 sec )
[LOG] Nr of iterations: 2 (1, 1, 0, 0 )
[LOG] Total clause computation time: 4e-06/0 sec (2e-06/2e-06 sec, 2e-06/2e-06 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.029001 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.33 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 768 4 98 1 666
Raw AIGER output size: aag 768 2 98 1 668
=====================  demo-v12_2_REAL.aag =====================
[LOG] Relation determinization time: 0.006448 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 2 new AND gates.
[LOG] Size before ABC: 2 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.003232/0 sec (0.001276/0 sec, 0.001052/0 sec, 0.000497/0 sec, 0.000407/0 sec )
[LOG] Nr of iterations: 2 (1, 1, 0, 0 )
[LOG] Total clause computation time: 1e-06/0 sec (1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.008036 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 216 4 32 1 180
Raw AIGER output size: aag 216 2 32 1 182
=====================  demo-v12_5_REAL.aag =====================
[LOG] Relation determinization time: 0.009176 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 2 new AND gates.
[LOG] Size before ABC: 2 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.005212/0 sec (0.002071/0 sec, 0.001722/0 sec, 0.000734/0 sec, 0.000685/0 sec )
[LOG] Nr of iterations: 2 (1, 1, 0, 0 )
[LOG] Total clause computation time: 3e-06/0 sec (2e-06/2e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.011651 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 360 4 56 1 300
Raw AIGER output size: aag 360 2 56 1 302
=====================  demo-v13_2_REAL.aag =====================
[LOG] Relation determinization time: 0.002214 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000664/0 sec (0.000479/0 sec, 0.000185/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 3.2e-05/0 sec (3.2e-05/3.2e-05 sec, 0/0 sec )
[LOG] Total clause minimization time: 6.4e-05/0 sec (3.9e-05/3.9e-05 sec, 2.5e-05/2.5e-05 sec )
[LOG] Total clause size reduction: 31 --> 2 (30 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 10.3333 --> 0.666667 (15 --> 0.5, 1 --> 1 )
[LOG] Overall execution time: 0.003136 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 57 2 12 1 43
Raw AIGER output size: aag 57 1 12 1 44
=====================  demo-v13_5_REAL.aag =====================
[LOG] Relation determinization time: 0.003062 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.001052/0 sec (0.000779/0 sec, 0.000273/0 sec )
[LOG] Nr of iterations: 4 (3, 1 )
[LOG] Total clause computation time: 6e-05/0 sec (5.9e-05/5.9e-05 sec, 1e-06/1e-06 sec )
[LOG] Total clause minimization time: 0.000105/0 sec (7.8e-05/7.8e-05 sec, 2.7e-05/2.7e-05 sec )
[LOG] Total clause size reduction: 97 --> 4 (96 --> 3, 1 --> 1 )
[LOG] Average clause size reduction: 24.25 --> 1 (32 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.004187 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 93 2 21 1 70
Raw AIGER output size: aag 93 1 21 1 71
=====================  demo-v14_2_REAL.aag =====================
[LOG] Relation determinization time: 0.013469 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 29 new AND gates.
[LOG] Size before ABC: 51 AND gates.
[LOG] Size after ABC: 29 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.008624/0 sec (0.003335/0 sec, 0.002351/0 sec, 0.001838/0 sec, 0.0011/0 sec )
[LOG] Nr of iterations: 22 (9, 3, 8, 2 )
[LOG] Total clause computation time: 0.001157/0 sec (0.000426/0.000426 sec, 0.000217/0.000217 sec, 0.00025/0.00025 sec, 0.000264/0.000264 sec )
[LOG] Total clause minimization time: 0.003759/0 sec (0.00147/0.00147 sec, 0.000858/0.000858 sec, 0.00104/0.00104 sec, 0.000391/0.000391 sec )
[LOG] Total clause size reduction: 1348 --> 52 (1128 --> 23, 194 --> 3, 23 --> 23, 3 --> 3 )
[LOG] Average clause size reduction: 61.2727 --> 2.36364 (125.333 --> 2.55556, 64.6667 --> 1, 2.875 --> 2.875, 1.5 --> 1.5 )
[LOG] Overall execution time: 0.015071 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 200 4 36 1 160
Raw AIGER output size: aag 229 2 36 1 189
=====================  demo-v14_5_REAL.aag =====================
[LOG] Relation determinization time: 0.025543 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 18 AND gates.
[LOG] Size after ABC: 10 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.013828/0 sec (0.005365/0 sec, 0.004367/0 sec, 0.002399/0 sec, 0.001697/0 sec )
[LOG] Nr of iterations: 17 (6, 4, 4, 3 )
[LOG] Total clause computation time: 0.002154/0 sec (0.000508/0.000508 sec, 0.000727/0.000727 sec, 0.000573/0.000573 sec, 0.000346/0.000346 sec )
[LOG] Total clause minimization time: 0.004883/0 sec (0.002158/0.002158 sec, 0.001277/0.001277 sec, 0.000869/0.000869 sec, 0.000579/0.000579 sec )
[LOG] Total clause size reduction: 1665 --> 37 (1170 --> 16, 480 --> 6, 9 --> 9, 6 --> 6 )
[LOG] Average clause size reduction: 97.9412 --> 2.17647 (195 --> 2.66667, 120 --> 1.5, 2.25 --> 2.25, 2 --> 2 )
[LOG] Overall execution time: 0.028077 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.04 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 335 4 63 1 268
Raw AIGER output size: aag 345 2 63 1 279
=====================  demo-v15_2_REAL.aag =====================
[LOG] Relation determinization time: 0.010401 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 14 new AND gates.
[LOG] Size before ABC: 26 AND gates.
[LOG] Size after ABC: 14 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.006602/0 sec (0.002529/0 sec, 0.002007/0 sec, 0.001151/0 sec, 0.000915/0 sec )
[LOG] Nr of iterations: 24 (9, 5, 6, 4 )
[LOG] Total clause computation time: 0.001173/0 sec (0.000488/0.000488 sec, 0.000246/0.000246 sec, 0.000277/0.000277 sec, 0.000162/0.000162 sec )
[LOG] Total clause minimization time: 0.002015/0 sec (0.000724/0.000724 sec, 0.000582/0.000582 sec, 0.0004/0.0004 sec, 0.000309/0.000309 sec )
[LOG] Total clause size reduction: 1440 --> 29 (1040 --> 13, 388 --> 4, 8 --> 8, 4 --> 4 )
[LOG] Average clause size reduction: 60 --> 1.20833 (115.556 --> 1.44444, 77.6 --> 0.8, 1.33333 --> 1.33333, 1 --> 1 )
[LOG] Overall execution time: 0.011917 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 180 4 28 1 148
Raw AIGER output size: aag 194 2 28 1 162
=====================  demo-v15_5_REAL.aag =====================
[LOG] Relation determinization time: 0.028127 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 25 new AND gates.
[LOG] Size before ABC: 38 AND gates.
[LOG] Size after ABC: 24 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.018179/1 sec (0.006758/0 sec, 0.004586/0 sec, 0.004171/0 sec, 0.002664/1 sec )
[LOG] Nr of iterations: 31 (16, 2, 12, 1 )
[LOG] Total clause computation time: 0.002725/0 sec (0.001311/0.001311 sec, 0.000296/0.000296 sec, 0.000822/0.000822 sec, 0.000296/0.000296 sec )
[LOG] Total clause minimization time: 0.009225/1 sec (0.002977/0.002977 sec, 0.002109/0.002109 sec, 0.002469/0.002469 sec, 0.00167/0.00167 sec )
[LOG] Total clause size reduction: 3390 --> 51 (3210 --> 30, 160 --> 1, 19 --> 19, 1 --> 1 )
[LOG] Average clause size reduction: 109.355 --> 1.64516 (200.625 --> 1.875, 80 --> 0.5, 1.58333 --> 1.58333, 1 --> 1 )
[LOG] Overall execution time: 0.030269 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 297 4 49 1 244
Raw AIGER output size: aag 321 2 49 1 269
=====================  demo-v16_2_REAL.aag =====================
[LOG] Relation determinization time: 0.027978 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 44 new AND gates.
[LOG] Size before ABC: 61 AND gates.
[LOG] Size after ABC: 44 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.021603/0 sec (0.004641/0 sec, 0.005311/0 sec, 0.00496/0 sec, 0.002516/0 sec, 0.002237/0 sec, 0.001938/0 sec )
[LOG] Nr of iterations: 46 (12, 10, 7, 7, 7, 3 )
[LOG] Total clause computation time: 0.004447/0 sec (0.000882/0.000882 sec, 0.001172/0.001172 sec, 0.000692/0.000692 sec, 0.000731/0.000731 sec, 0.000583/0.000583 sec, 0.000387/0.000387 sec )
[LOG] Total clause minimization time: 0.009916/0 sec (0.001857/0.001857 sec, 0.002323/0.002323 sec, 0.002549/0.002549 sec, 0.001086/0.001086 sec, 0.001086/0.001086 sec, 0.001015/0.001015 sec )
[LOG] Total clause size reduction: 4288 --> 74 (2068 --> 23, 1422 --> 17, 774 --> 10, 10 --> 10, 11 --> 11, 3 --> 3 )
[LOG] Average clause size reduction: 93.2174 --> 1.6087 (172.333 --> 1.91667, 142.2 --> 1.7, 110.571 --> 1.42857, 1.42857 --> 1.42857, 1.57143 --> 1.57143, 1 --> 1 )
[LOG] Overall execution time: 0.029811 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 252 6 36 1 210
Raw AIGER output size: aag 296 3 36 1 254
=====================  demo-v16_5_REAL.aag =====================
[LOG] Relation determinization time: 0.105528 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 49 new AND gates.
[LOG] Size before ABC: 101 AND gates.
[LOG] Size after ABC: 48 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.083169/0 sec (0.017044/0 sec, 0.018838/0 sec, 0.011882/0 sec, 0.014363/0 sec, 0.011383/0 sec, 0.009659/0 sec )
[LOG] Nr of iterations: 74 (27, 15, 2, 21, 8, 1 )
[LOG] Total clause computation time: 0.015225/0 sec (0.003862/0.003862 sec, 0.002761/0.002761 sec, 0.000805/0.000805 sec, 0.004111/0.004111 sec, 0.002077/0.002077 sec, 0.001609/0.001609 sec )
[LOG] Total clause minimization time: 0.053505/0 sec (0.009391/0.009391 sec, 0.012577/0.012577 sec, 0.007768/0.007768 sec, 0.008748/0.008748 sec, 0.00811/0.00811 sec, 0.006911/0.006911 sec )
[LOG] Total clause size reduction: 11917 --> 153 (8008 --> 61, 3640 --> 35, 213 --> 1, 41 --> 41, 14 --> 14, 1 --> 1 )
[LOG] Average clause size reduction: 161.041 --> 2.06757 (296.593 --> 2.25926, 242.667 --> 2.33333, 106.5 --> 0.5, 1.95238 --> 1.95238, 1.75 --> 1.75, 1 --> 1 )
[LOG] Overall execution time: 0.108414 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.26 sec (Real time) / 0.23 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.06 sec (Real time) / 0.05 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 411 6 63 1 342
Raw AIGER output size: aag 459 3 63 1 391
=====================  demo-v17_2_REAL.aag =====================
[LOG] Relation determinization time: 9.42916 sec CPU time.
[LOG] Relation determinization time: 9 sec real time.
[LOG] Final circuit size: 284 new AND gates.
[LOG] Size before ABC: 401 AND gates.
[LOG] Size after ABC: 284 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 9.08032/9 sec (0.196383/0 sec, 1.35591/1 sec, 2.30562/3 sec, 1.20139/1 sec, 1.92574/2 sec, 2.09527/2 sec )
[LOG] Nr of iterations: 226 (13, 56, 56, 10, 48, 43 )
[LOG] Total clause computation time: 0.847152/0 sec (0.151254/0.151254 sec, 0.102431/0.102431 sec, 0.078915/0.078915 sec, 0.224877/0.224877 sec, 0.107336/0.107336 sec, 0.182339/0.182339 sec )
[LOG] Total clause minimization time: 8.15849/9 sec (0.03105/0.03105 sec, 1.23892/1.23892 sec, 2.21075/2.21075 sec, 0.967338/0.967338 sec, 1.80803/1.80803 sec, 1.90241/1.90241 sec )
[LOG] Total clause size reduction: 20142 --> 860 (2652 --> 28, 9185 --> 261, 7920 --> 229, 20 --> 20, 210 --> 167, 155 --> 155 )
[LOG] Average clause size reduction: 89.1239 --> 3.80531 (204 --> 2.15385, 164.018 --> 4.66071, 141.429 --> 4.08929, 2 --> 2, 4.375 --> 3.47917, 3.60465 --> 3.60465 )
[LOG] Overall execution time: 9.43488 sec CPU time.
[LOG] Overall execution time: 9 sec real time.
Synthesis time: 9.65 sec (Real time) / 9.54 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.05 sec (Real time) / 0.04 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 291 5 52 1 234
Raw AIGER output size: aag 575 2 52 1 518
=====================  demo-v17_5_REAL.aag =====================
[LOG] Relation determinization time: 9632.68 sec CPU time.
[LOG] Relation determinization time: 9657 sec real time.
[LOG] Final circuit size: 1379 new AND gates.
[LOG] Size before ABC: 1879 AND gates.
[LOG] Size after ABC: 1379 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 9610.62/9635 sec (125.57/126 sec, 1038.89/1041 sec, 2654.35/2662 sec, 1329.67/1333 sec, 2654.6/2661 sec, 1807.54/1812 sec )
[LOG] Nr of iterations: 815 (38, 178, 211, 16, 170, 202 )
[LOG] Total clause computation time: 369.528/375 sec (112.675/112.675 sec, 19.8962/19.8962 sec, 17.3033/17.3033 sec, 103.565/103.565 sec, 43.7409/43.7409 sec, 72.348/72.348 sec )
[LOG] Total clause minimization time: 9239.12/9259 sec (12.6299/12.6299 sec, 1018.68/1018.68 sec, 2636.59/2636.59 sec, 1225.74/1225.74 sec, 2610.57/2610.57 sec, 1734.91/1734.91 sec )
[LOG] Total clause size reduction: 115069 --> 3881 (13616 --> 123, 49206 --> 897, 50400 --> 1061, 32 --> 32, 829 --> 782, 986 --> 986 )
[LOG] Average clause size reduction: 141.189 --> 4.76196 (358.316 --> 3.23684, 276.438 --> 5.03933, 238.863 --> 5.02844, 2 --> 2, 4.87647 --> 4.6, 4.88119 --> 4.88119 )
[LOG] Overall execution time: 9632.78 sec CPU time.
[LOG] Overall execution time: 9658 sec real time.
Synthesis time: 9657.18 sec (Real time) / 9608.32 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.41 sec (Real time) / 0.40 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.31 sec (Real time) / 0.31 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 486 5 91 1 390
Raw AIGER output size: aag 1865 2 91 1 1769
=====================  demo-v18_5_REAL.aag =====================
[LOG] Relation determinization time: 12.6637 sec CPU time.
[LOG] Relation determinization time: 14 sec real time.
[LOG] Final circuit size: 2286 new AND gates.
[LOG] Size before ABC: 3279 AND gates.
[LOG] Size after ABC: 2286 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 11.8641/12 sec (0.062855/0 sec, 2.3816/3 sec, 1.98992/2 sec, 2.43021/2 sec, 0.609087/1 sec, 2.04693/2 sec, 1.23852/1 sec, 1.10501/1 sec )
[LOG] Nr of iterations: 916 (14, 296, 97, 60, 3, 295, 96, 55 )
[LOG] Total clause computation time: 0.93113/1 sec (0.008528/0.008528 sec, 0.1835/0.1835 sec, 0.080082/0.080082 sec, 0.071778/0.071778 sec, 0.375085/0.375085 sec, 0.13278/0.13278 sec, 0.035762/0.035762 sec, 0.043615/0.043615 sec )
[LOG] Total clause minimization time: 10.7661/11 sec (0.036171/0.036171 sec, 2.17158/2.17158 sec, 1.88152/1.88152 sec, 2.32845/2.32845 sec, 0.218855/0.218855 sec, 1.8956/1.8956 sec, 1.18677/1.18677 sec, 1.04713/1.04713 sec )
[LOG] Total clause size reduction: 212034 --> 6758 (7501 --> 67, 141600 --> 2553, 38208 --> 656, 21240 --> 306, 6 --> 6, 2553 --> 2299, 656 --> 601, 270 --> 270 )
[LOG] Average clause size reduction: 231.478 --> 7.37773 (535.786 --> 4.78571, 478.378 --> 8.625, 393.897 --> 6.76289, 354 --> 5.1, 2 --> 2, 8.65424 --> 7.79322, 6.83333 --> 6.26042, 4.90909 --> 4.90909 )
[LOG] Overall execution time: 12.6732 sec CPU time.
[LOG] Overall execution time: 14 sec real time.
Synthesis time: 13.24 sec (Real time) / 13.02 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 1.17 sec (Real time) / 1.16 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.48 sec (Real time) / 1.47 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 727 7 133 1 587
Raw AIGER output size: aag 3013 3 133 1 2873
=====================  demo-v19_2_REAL.aag =====================
[LOG] Relation determinization time: 0.018996 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 56 new AND gates.
[LOG] Size before ABC: 73 AND gates.
[LOG] Size after ABC: 55 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.012009/0 sec (0.003415/0 sec, 0.005065/0 sec, 0.00153/0 sec, 0.001999/0 sec )
[LOG] Nr of iterations: 23 (5, 8, 3, 7 )
[LOG] Total clause computation time: 0.00193/0 sec (0.000503/0.000503 sec, 0.000706/0.000706 sec, 0.000338/0.000338 sec, 0.000383/0.000383 sec )
[LOG] Total clause minimization time: 0.005565/0 sec (0.001183/0.001183 sec, 0.002782/0.002782 sec, 0.000537/0.000537 sec, 0.001063/0.001063 sec )
[LOG] Total clause size reduction: 1434 --> 66 (656 --> 14, 749 --> 23, 6 --> 6, 23 --> 23 )
[LOG] Average clause size reduction: 62.3478 --> 2.86957 (131.2 --> 2.8, 93.625 --> 2.875, 2 --> 2, 3.28571 --> 3.28571 )
[LOG] Overall execution time: 0.020703 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 233 4 36 1 193
Raw AIGER output size: aag 288 2 36 1 249
=====================  demo-v19_5_REAL.aag =====================
[LOG] Relation determinization time: 0.097525 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 118 new AND gates.
[LOG] Size before ABC: 160 AND gates.
[LOG] Size after ABC: 118 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.061962/0 sec (0.013367/0 sec, 0.025704/0 sec, 0.007527/0 sec, 0.015364/0 sec )
[LOG] Nr of iterations: 56 (11, 20, 6, 19 )
[LOG] Total clause computation time: 0.010691/0 sec (0.00237/0.00237 sec, 0.003034/0.003034 sec, 0.001916/0.001916 sec, 0.003371/0.003371 sec )
[LOG] Total clause minimization time: 0.040897/0 sec (0.007286/0.007286 sec, 0.01906/0.01906 sec, 0.004074/0.004074 sec, 0.010477/0.010477 sec )
[LOG] Total clause size reduction: 6144 --> 177 (2720 --> 29, 3344 --> 68, 12 --> 12, 68 --> 68 )
[LOG] Average clause size reduction: 109.714 --> 3.16071 (247.273 --> 2.63636, 167.2 --> 3.4, 2 --> 2, 3.57895 --> 3.57895 )
[LOG] Overall execution time: 0.100361 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.25 sec (Real time) / 0.22 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.07 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 389 4 63 1 322
Raw AIGER output size: aag 507 2 63 1 440
=====================  demo-v20_2_REAL.aag =====================
[LOG] Relation determinization time: 0.088212 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 16 new AND gates.
[LOG] Size before ABC: 30 AND gates.
[LOG] Size after ABC: 15 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.041041/0 sec (0.008782/0 sec, 0.009934/0 sec, 0.01268/0 sec, 0.002693/0 sec, 0.003476/0 sec, 0.003476/0 sec )
[LOG] Nr of iterations: 22 (1, 5, 9, 0, 3, 4 )
[LOG] Total clause computation time: 0.004442/0 sec (0.00092/0.00092 sec, 0.000843/0.000843 sec, 0.001551/0.001551 sec, 0/0 sec, 0.000553/0.000553 sec, 0.000575/0.000575 sec )
[LOG] Total clause minimization time: 0.007259/0 sec (0/0 sec, 0.002002/0.002002 sec, 0.003762/0.003762 sec, 0/0 sec, 0.00074/0.00074 sec, 0.000755/0.000755 sec )
[LOG] Total clause size reduction: 6178 --> 46 (0 --> 0, 2756 --> 10, 3408 --> 22, 0 --> 0, 6 --> 6, 8 --> 8 )
[LOG] Average clause size reduction: 280.818 --> 2.09091 (0 --> 0, 551.2 --> 2, 378.667 --> 2.44444, 0 --> 0, 2 --> 2, 2 --> 2 )
[LOG] Overall execution time: 0.094504 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.23 sec (Real time) / 0.20 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1106 5 96 1 1005
Raw AIGER output size: aag 1121 2 96 1 1021
=====================  demo-v20_5_REAL.aag =====================
[LOG] Relation determinization time: 0.243102 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 14 AND gates.
[LOG] Size after ABC: 2 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.067348/0 sec (0.014789/0 sec, 0.020723/0 sec, 0.016709/0 sec, 0.004451/0 sec, 0.005318/0 sec, 0.005358/0 sec )
[LOG] Nr of iterations: 12 (1, 7, 2, 0, 1, 1 )
[LOG] Total clause computation time: 0.004841/0 sec (0.000997/0.000997 sec, 0.001994/0.001994 sec, 0.000987/0.000987 sec, 0/0 sec, 0.000428/0.000428 sec, 0.000435/0.000435 sec )
[LOG] Total clause minimization time: 0.008204/0 sec (0/0 sec, 0.00511/0.00511 sec, 0.001688/0.001688 sec, 0/0 sec, 0.000611/0.000611 sec, 0.000795/0.000795 sec )
[LOG] Total clause size reduction: 7643 --> 21 (0 --> 0, 6924 --> 14, 714 --> 3, 0 --> 0, 2 --> 1, 3 --> 3 )
[LOG] Average clause size reduction: 636.917 --> 1.75 (0 --> 0, 989.143 --> 2, 357 --> 1.5, 0 --> 0, 2 --> 1, 3 --> 3 )
[LOG] Overall execution time: 0.255485 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.40 sec (Real time) / 0.34 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.14 sec (Real time) / 0.14 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1865 5 168 1 1692
Raw AIGER output size: aag 1867 2 168 1 1697
=====================  demo-v21_2_REAL.aag =====================
[LOG] Relation determinization time: 0.05307 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 71 new AND gates.
[LOG] Size before ABC: 95 AND gates.
[LOG] Size after ABC: 71 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.040876/0 sec (0.008058/0 sec, 0.006554/0 sec, 0.005451/0 sec, 0.00653/0 sec, 0.003614/0 sec, 0.003528/0 sec, 0.003586/0 sec, 0.003555/0 sec )
[LOG] Nr of iterations: 54 (11, 8, 4, 7, 9, 6, 3, 6 )
[LOG] Total clause computation time: 0.008322/0 sec (0.00175/0.00175 sec, 0.001281/0.001281 sec, 0.000672/0.000672 sec, 0.001381/0.001381 sec, 0.001093/0.001093 sec, 0.000936/0.000936 sec, 0.000482/0.000482 sec, 0.000727/0.000727 sec )
[LOG] Total clause minimization time: 0.018576/0 sec (0.003393/0.003393 sec, 0.00264/0.00264 sec, 0.002197/0.002197 sec, 0.002653/0.002653 sec, 0.001559/0.001559 sec, 0.00179/0.00179 sec, 0.002299/0.002299 sec, 0.002045/0.002045 sec )
[LOG] Total clause size reduction: 6868 --> 74 (3020 --> 19, 1813 --> 9, 660 --> 5, 1338 --> 9, 16 --> 11, 7 --> 7, 5 --> 5, 9 --> 9 )
[LOG] Average clause size reduction: 127.185 --> 1.37037 (274.545 --> 1.72727, 226.625 --> 1.125, 165 --> 1.25, 191.143 --> 1.28571, 1.77778 --> 1.22222, 1.16667 --> 1.16667, 1.66667 --> 1.66667, 1.5 --> 1.5 )
[LOG] Overall execution time: 0.055683 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.05 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 394 8 56 1 330
Raw AIGER output size: aag 465 4 56 1 401
=====================  demo-v21_5_REAL.aag =====================
[LOG] Relation determinization time: 0.994458 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 388 new AND gates.
[LOG] Size before ABC: 474 AND gates.
[LOG] Size after ABC: 388 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.905614/1 sec (0.060932/1 sec, 0.134793/0 sec, 0.130561/0 sec, 0.179767/0 sec, 0.098988/0 sec, 0.0937/0 sec, 0.106044/0 sec, 0.100829/0 sec )
[LOG] Nr of iterations: 311 (37, 46, 38, 50, 32, 38, 27, 43 )
[LOG] Total clause computation time: 0.254537/1 sec (0.0318/0.0318 sec, 0.042769/0.042769 sec, 0.033798/0.033798 sec, 0.031777/0.031777 sec, 0.029188/0.029188 sec, 0.027895/0.027895 sec, 0.036665/0.036665 sec, 0.020645/0.020645 sec )
[LOG] Total clause minimization time: 0.613347/0 sec (0.022725/0.022725 sec, 0.085677/0.085677 sec, 0.090159/0.090159 sec, 0.140717/0.140717 sec, 0.066907/0.066907 sec, 0.063005/0.063005 sec, 0.066687/0.066687 sec, 0.07747/0.07747 sec )
[LOG] Total clause size reduction: 63479 --> 784 (16920 --> 79, 18405 --> 133, 13024 --> 97, 14798 --> 166, 63 --> 54, 90 --> 80, 52 --> 48, 127 --> 127 )
[LOG] Average clause size reduction: 204.113 --> 2.5209 (457.297 --> 2.13514, 400.109 --> 2.8913, 342.737 --> 2.55263, 295.96 --> 3.32, 1.96875 --> 1.6875, 2.36842 --> 2.10526, 1.92593 --> 1.77778, 2.95349 --> 2.95349 )
[LOG] Overall execution time: 0.999151 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 1.19 sec (Real time) / 1.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.18 sec (Real time) / 0.18 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 598 8 98 1 492
Raw AIGER output size: aag 986 4 98 1 880
=====================  demo-v22_2_REAL.aag =====================
[LOG] Relation determinization time: 0.14922 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 9 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.053991/0 sec (0.038293/0 sec, 0.015698/0 sec )
[LOG] Nr of iterations: 30 (21, 9 )
[LOG] Total clause computation time: 0.007657/0 sec (0.005523/0.005523 sec, 0.002134/0.002134 sec )
[LOG] Total clause minimization time: 0.033892/0 sec (0.02328/0.02328 sec, 0.010612/0.010612 sec )
[LOG] Total clause size reduction: 12169 --> 53 (12160 --> 44, 9 --> 9 )
[LOG] Average clause size reduction: 405.633 --> 1.76667 (579.048 --> 2.09524, 1 --> 1 )
[LOG] Overall execution time: 0.158027 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.30 sec (Real time) / 0.25 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.24 sec (Real time) / 0.24 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.13 sec (Real time) / 0.12 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1235 4 144 1 1087
Raw AIGER output size: aag 1244 3 144 1 1096
=====================  demo-v22_5_REAL.aag =====================
[LOG] Relation determinization time: 0.586757 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 204 new AND gates.
[LOG] Size before ABC: 207 AND gates.
[LOG] Size after ABC: 204 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.176115/0 sec (0.112432/0 sec, 0.063683/0 sec )
[LOG] Nr of iterations: 37 (24, 13 )
[LOG] Total clause computation time: 0.026654/0 sec (0.018573/0.018573 sec, 0.008081/0.008081 sec )
[LOG] Total clause minimization time: 0.125108/0 sec (0.075311/0.075311 sec, 0.049797/0.049797 sec )
[LOG] Total clause size reduction: 23519 --> 54 (23506 --> 41, 13 --> 13 )
[LOG] Average clause size reduction: 635.649 --> 1.45946 (979.417 --> 1.70833, 1 --> 1 )
[LOG] Overall execution time: 0.605543 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.79 sec (Real time) / 0.74 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.64 sec (Real time) / 0.64 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.53 sec (Real time) / 0.51 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2105 4 252 1 1849
Raw AIGER output size: aag 2309 3 252 1 2053
=====================  demo-v23_2_REAL.aag =====================
[LOG] Relation determinization time: 0.007859 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 1 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.003326/0 sec (0.002348/0 sec, 0.000978/0 sec )
[LOG] Nr of iterations: 5 (3, 2 )
[LOG] Total clause computation time: 0.000296/0 sec (0.000224/0.000224 sec, 7.2e-05/7.2e-05 sec )
[LOG] Total clause minimization time: 0.000674/0 sec (0.000414/0.000414 sec, 0.00026/0.00026 sec )
[LOG] Total clause size reduction: 222 --> 4 (220 --> 2, 2 --> 2 )
[LOG] Average clause size reduction: 44.4 --> 0.8 (73.3333 --> 0.666667, 1 --> 1 )
[LOG] Overall execution time: 0.009588 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 257 2 36 1 219
Raw AIGER output size: aag 258 1 36 1 220
=====================  demo-v23_5_REAL.aag =====================
[LOG] Relation determinization time: 0.0267 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 8 AND gates.
[LOG] Size after ABC: 5 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.010129/0 sec (0.006933/0 sec, 0.003196/0 sec )
[LOG] Nr of iterations: 13 (8, 5 )
[LOG] Total clause computation time: 0.001399/0 sec (0.001069/0.001069 sec, 0.00033/0.00033 sec )
[LOG] Total clause minimization time: 0.004244/0 sec (0.002545/0.002545 sec, 0.001699/0.001699 sec )
[LOG] Total clause size reduction: 1279 --> 15 (1274 --> 10, 5 --> 5 )
[LOG] Average clause size reduction: 98.3846 --> 1.15385 (159.25 --> 1.25, 1 --> 1 )
[LOG] Overall execution time: 0.029619 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 434 2 63 1 369
Raw AIGER output size: aag 439 1 63 1 374
=====================  demo-v24_2_REAL.aag =====================
[LOG] Relation determinization time: 0.490131 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 20 new AND gates.
[LOG] Size before ABC: 39 AND gates.
[LOG] Size after ABC: 19 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.305881/1 sec (0.125079/1 sec, 0.116214/0 sec, 0.027952/0 sec, 0.036636/0 sec )
[LOG] Nr of iterations: 106 (73, 18, 8, 7 )
[LOG] Total clause computation time: 0.092089/0 sec (0.046766/0.046766 sec, 0.022185/0.022185 sec, 0.019346/0.019346 sec, 0.003792/0.003792 sec )
[LOG] Total clause minimization time: 0.180952/1 sec (0.065903/0.065903 sec, 0.081654/0.081654 sec, 0.004414/0.004414 sec, 0.028981/0.028981 sec )
[LOG] Total clause size reduction: 54918 --> 275 (44712 --> 203, 10183 --> 50, 10 --> 9, 13 --> 13 )
[LOG] Average clause size reduction: 518.094 --> 2.59434 (612.493 --> 2.78082, 565.722 --> 2.77778, 1.25 --> 1.125, 1.85714 --> 1.85714 )
[LOG] Overall execution time: 0.500381 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.64 sec (Real time) / 0.61 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.26 sec (Real time) / 0.25 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1371 8 160 1 1203
Raw AIGER output size: aag 1390 4 160 1 1223
=====================  demo-v24_5_REAL.aag =====================
[LOG] Relation determinization time: 5.59418 sec CPU time.
[LOG] Relation determinization time: 6 sec real time.
[LOG] Final circuit size: 589 new AND gates.
[LOG] Size before ABC: 777 AND gates.
[LOG] Size after ABC: 589 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 4.18138/4 sec (1.12601/1 sec, 1.68465/1 sec, 0.543607/1 sec, 0.827109/1 sec )
[LOG] Nr of iterations: 434 (209, 38, 154, 33 )
[LOG] Total clause computation time: 1.22536/0 sec (0.48987/0.48987 sec, 0.313/0.313 sec, 0.38208/0.38208 sec, 0.040406/0.040406 sec )
[LOG] Total clause minimization time: 2.86524/4 sec (0.60212/0.60212 sec, 1.33854/1.33854 sec, 0.149152/0.149152 sec, 0.775429/0.775429 sec )
[LOG] Total clause size reduction: 255595 --> 1301 (217776 --> 760, 37370 --> 172, 320 --> 240, 129 --> 129 )
[LOG] Average clause size reduction: 588.929 --> 2.9977 (1041.99 --> 3.63636, 983.421 --> 4.52632, 2.07792 --> 1.55844, 3.90909 --> 3.90909 )
[LOG] Overall execution time: 5.61829 sec CPU time.
[LOG] Overall execution time: 6 sec real time.
Synthesis time: 5.85 sec (Real time) / 5.77 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.75 sec (Real time) / 0.74 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.29 sec (Real time) / 0.28 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2343 8 280 1 2055
Raw AIGER output size: aag 2932 4 280 1 2644
=====================  factory_assembly_4x3_1_1errors.aag =====================
[LOG] Relation determinization time: 0.183199 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 151 new AND gates.
[LOG] Size before ABC: 184 AND gates.
[LOG] Size after ABC: 149 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.152868/0 sec (0.004237/0 sec, 0.008968/0 sec, 0.017462/0 sec, 0.00275/0 sec, 0.017792/0 sec, 0.008933/0 sec, 0.00947/0 sec, 0.00601/0 sec, 0.012437/0 sec, 0.010744/0 sec, 0.008923/0 sec, 0.00112/0 sec, 0.01536/0 sec, 0.012085/0 sec, 0.008649/0 sec, 0.007928/0 sec )
[LOG] Nr of iterations: 124 (4, 20, 25, 1, 15, 2, 7, 3, 2, 14, 10, 0, 13, 1, 5, 2 )
[LOG] Total clause computation time: 0.038304/0 sec (0.001205/0.001205 sec, 0.002408/0.002408 sec, 0.003222/0.003222 sec, 0.000307/0.000307 sec, 0.004044/0.004044 sec, 0.000142/0.000142 sec, 0.000907/0.000907 sec, 0.000377/0.000377 sec, 0.008869/0.008869 sec, 0.002066/0.002066 sec, 0.005477/0.005477 sec, 0/0 sec, 0.004473/0.004473 sec, 1e-06/1e-06 sec, 0.001895/0.001895 sec, 0.002911/0.002911 sec )
[LOG] Total clause minimization time: 0.086234/0 sec (0.000772/0.000772 sec, 0.004513/0.004513 sec, 0.011877/0.011877 sec, 0/0 sec, 0.011399/0.011399 sec, 0.006321/0.006321 sec, 0.006007/0.006007 sec, 0.003183/0.003183 sec, 0.00231/0.00231 sec, 0.007362/0.007362 sec, 0.00223/0.00223 sec, 0/0 sec, 0.009829/0.009829 sec, 0.010951/0.010951 sec, 0.005561/0.005561 sec, 0.003919/0.003919 sec )
[LOG] Total clause size reduction: 10719 --> 298 (492 --> 5, 3021 --> 50, 3672 --> 109, 0 --> 0, 2100 --> 37, 149 --> 0, 888 --> 11, 294 --> 2, 2 --> 2, 31 --> 24, 28 --> 20, 0 --> 0, 33 --> 29, 0 --> 0, 7 --> 7, 2 --> 2 )
[LOG] Average clause size reduction: 86.4435 --> 2.40323 (123 --> 1.25, 151.05 --> 2.5, 146.88 --> 4.36, 0 --> 0, 140 --> 2.46667, 74.5 --> 0, 126.857 --> 1.57143, 98 --> 0.666667, 1 --> 1, 2.21429 --> 1.71429, 2.8 --> 2, 0 --> 0, 2.53846 --> 2.23077, 0 --> 0, 1.4 --> 1.4, 1 --> 1 )
[LOG] Overall execution time: 0.185089 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.34 sec (Real time) / 0.30 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.14 sec (Real time) / 0.14 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 188 21 23 1 144
Raw AIGER output size: aag 337 13 23 1 295
=====================  factory_assembly_5x3_1_0errors.aag =====================
[LOG] Relation determinization time: 0.486042 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 189 new AND gates.
[LOG] Size before ABC: 230 AND gates.
[LOG] Size after ABC: 186 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.395406/0 sec (0.01389/0 sec, 0.009115/0 sec, 0.003658/0 sec, 0.009002/0 sec, 0.004319/0 sec, 0.036651/0 sec, 0.02544/0 sec, 0.017245/0 sec, 0.019324/0 sec, 0.012013/0 sec, 0.02261/0 sec, 0.018507/0 sec, 0.026383/0 sec, 0.024685/0 sec, 0.029408/0 sec, 0.022222/0 sec, 0.031709/0 sec, 0.027629/0 sec, 0.020763/0 sec, 0.020833/0 sec )
[LOG] Nr of iterations: 135 (11, 8, 2, 9, 2, 31, 6, 2, 10, 5, 7, 4, 1, 7, 1, 14, 4, 1, 6, 4 )
[LOG] Total clause computation time: 0.099259/0 sec (0.003552/0.003552 sec, 0.001691/0.001691 sec, 0.000211/0.000211 sec, 0.002266/0.002266 sec, 0.000486/0.000486 sec, 0.006952/0.006952 sec, 0.006098/0.006098 sec, 0.000245/0.000245 sec, 0.003214/0.003214 sec, 0.002714/0.002714 sec, 0.011534/0.011534 sec, 0.004495/0.004495 sec, 1e-06/1e-06 sec, 0.008033/0.008033 sec, 0.016726/0.016726 sec, 0.011864/0.011864 sec, 0.008289/0.008289 sec, 1e-06/1e-06 sec, 0.005389/0.005389 sec, 0.005498/0.005498 sec )
[LOG] Total clause minimization time: 0.240376/0 sec (0.006467/0.006467 sec, 0.003945/0.003945 sec, 1e-05/1e-05 sec, 0.003357/0.003357 sec, 0.000363/0.000363 sec, 0.026066/0.026066 sec, 0.015522/0.015522 sec, 0.013149/0.013149 sec, 0.012234/0.012234 sec, 0.005396/0.005396 sec, 0.009172/0.009172 sec, 0.012025/0.012025 sec, 0.024503/0.024503 sec, 0.01469/0.01469 sec, 0.010849/0.010849 sec, 0.008389/0.008389 sec, 0.021554/0.021554 sec, 0.025772/0.025772 sec, 0.013495/0.013495 sec, 0.013418/0.013418 sec )
[LOG] Total clause size reduction: 15721 --> 266 (2360 --> 25, 1617 --> 14, 251 --> 0, 1624 --> 14, 200 --> 1, 5910 --> 111, 970 --> 6, 193 --> 0, 1746 --> 19, 772 --> 5, 14 --> 13, 4 --> 4, 0 --> 0, 11 --> 9, 1 --> 1, 31 --> 27, 4 --> 4, 0 --> 0, 8 --> 8, 5 --> 5 )
[LOG] Average clause size reduction: 116.452 --> 1.97037 (214.545 --> 2.27273, 202.125 --> 1.75, 125.5 --> 0, 180.444 --> 1.55556, 100 --> 0.5, 190.645 --> 3.58065, 161.667 --> 1, 96.5 --> 0, 174.6 --> 1.9, 154.4 --> 1, 2 --> 1.85714, 1 --> 1, 0 --> 0, 1.57143 --> 1.28571, 1 --> 1, 2.21429 --> 1.92857, 1 --> 1, 0 --> 0, 1.33333 --> 1.33333, 1.25 --> 1.25 )
[LOG] Overall execution time: 0.48874 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.97 sec (Real time) / 0.61 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.19 sec (Real time) / 0.19 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 287 25 27 1 235
Raw AIGER output size: aag 473 15 27 1 424
=====================  factory_assembly_5x3_1_4errors.aag =====================
[LOG] Relation determinization time: 35.2113 sec CPU time.
[LOG] Relation determinization time: 36 sec real time.
[LOG] Final circuit size: 874 new AND gates.
[LOG] Size before ABC: 1090 AND gates.
[LOG] Size after ABC: 872 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 34.5757/34 sec (0.229861/0 sec, 1.44854/1 sec, 0.019691/0 sec, 0.435473/1 sec, 0.047525/0 sec, 2.41209/2 sec, 2.90561/3 sec, 2.72075/3 sec, 0.860557/1 sec, 0.53393/0 sec, 2.89827/3 sec, 2.29129/3 sec, 2.91105/2 sec, 2.07954/3 sec, 2.75352/2 sec, 1.86713/2 sec, 2.49057/3 sec, 2.0385/2 sec, 1.96256/2 sec, 1.66926/1 sec )
[LOG] Nr of iterations: 733 (18, 147, 2, 76, 6, 68, 72, 29, 20, 14, 11, 108, 1, 32, 1, 10, 67, 26, 15, 10 )
[LOG] Total clause computation time: 9.91215/9 sec (0.105954/0.105954 sec, 0.2037/0.2037 sec, 0.001083/0.001083 sec, 0.054612/0.054612 sec, 0.003372/0.003372 sec, 0.331903/0.331903 sec, 0.529915/0.529915 sec, 0.264398/0.264398 sec, 0.243318/0.243318 sec, 0.044577/0.044577 sec, 2.49935/2.49935 sec, 0.781128/0.781128 sec, 1e-06/1e-06 sec, 0.654759/0.654759 sec, 1.00491/1.00491 sec, 1.19125/1.19125 sec, 0.651046/0.651046 sec, 0.019747/0.019747 sec, 0.883192/0.883192 sec, 0.443937/0.443937 sec )
[LOG] Total clause minimization time: 24.3029/25 sec (0.109008/0.109008 sec, 1.2273/1.2273 sec, 1.2e-05/1.2e-05 sec, 0.361551/0.361551 sec, 0.024606/0.024606 sec, 2.05923/2.05923 sec, 2.34967/2.34967 sec, 2.43246/2.43246 sec, 0.592536/0.592536 sec, 0.46457/0.46457 sec, 0.386659/0.386659 sec, 1.48965/1.48965 sec, 2.89845/2.89845 sec, 1.40673/1.40673 sec, 1.73588/1.73588 sec, 0.658017/0.658017 sec, 1.82221/1.82221 sec, 2.0051/2.0051 sec, 1.0669/1.0669 sec, 1.21239/1.21239 sec )
[LOG] Total clause size reduction: 104832 --> 3200 (4437 --> 68, 37376 --> 897, 253 --> 0, 17100 --> 470, 1125 --> 31, 14874 --> 374, 15549 --> 306, 6104 --> 60, 4085 --> 53, 2782 --> 28, 31 --> 29, 572 --> 434, 0 --> 0, 137 --> 102, 1 --> 1, 28 --> 21, 278 --> 246, 51 --> 31, 32 --> 32, 17 --> 17 )
[LOG] Average clause size reduction: 143.018 --> 4.36562 (246.5 --> 3.77778, 254.259 --> 6.10204, 126.5 --> 0, 225 --> 6.18421, 187.5 --> 5.16667, 218.735 --> 5.5, 215.958 --> 4.25, 210.483 --> 2.06897, 204.25 --> 2.65, 198.714 --> 2, 2.81818 --> 2.63636, 5.2963 --> 4.01852, 0 --> 0, 4.28125 --> 3.1875, 1 --> 1, 2.8 --> 2.1, 4.14925 --> 3.67164, 1.96154 --> 1.19231, 2.13333 --> 2.13333, 1.7 --> 1.7 )
[LOG] Overall execution time: 35.2175 sec CPU time.
[LOG] Overall execution time: 36 sec real time.
Synthesis time: 35.60 sec (Real time) / 35.32 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.26 sec (Real time) / 0.26 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 6.85 sec (Real time) / 6.77 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 312 28 30 1 254
Raw AIGER output size: aag 1184 18 30 1 1128
=====================  load_2c_comp_2_REAL.aag =====================
[LOG] Relation determinization time: 0.069663 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 9 AND gates.
[LOG] Size after ABC: 3 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.02963/0 sec (0.011159/0 sec, 0.009937/0 sec, 0.004546/0 sec, 0.003988/0 sec )
[LOG] Nr of iterations: 10 (2, 4, 1, 3 )
[LOG] Total clause computation time: 0.002514/0 sec (0.00098/0.00098 sec, 0.000886/0.000886 sec, 0.000191/0.000191 sec, 0.000457/0.000457 sec )
[LOG] Total clause minimization time: 0.006784/0 sec (0.001982/0.001982 sec, 0.00163/0.00163 sec, 0.001644/0.001644 sec, 0.001528/0.001528 sec )
[LOG] Total clause size reduction: 1430 --> 9 (447 --> 2, 978 --> 3, 2 --> 1, 3 --> 3 )
[LOG] Average clause size reduction: 143 --> 0.9 (223.5 --> 1, 244.5 --> 0.75, 2 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.076824 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.21 sec (Real time) / 0.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.14 sec (Real time) / 0.14 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1193 5 96 1 1092
Raw AIGER output size: aag 1196 3 96 1 1095
=====================  load_3c_comp_2_REAL.aag =====================
[LOG] Relation determinization time: 0.665251 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 79 new AND gates.
[LOG] Size before ABC: 116 AND gates.
[LOG] Size after ABC: 79 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.380342/0 sec (0.061615/0 sec, 0.052523/0 sec, 0.100562/0 sec, 0.053709/0 sec, 0.047816/0 sec, 0.064117/0 sec )
[LOG] Nr of iterations: 82 (14, 8, 25, 8, 5, 22 )
[LOG] Total clause computation time: 0.062526/0 sec (0.01233/0.01233 sec, 0.01025/0.01025 sec, 0.01972/0.01972 sec, 0.006571/0.006571 sec, 0.007029/0.007029 sec, 0.006626/0.006626 sec )
[LOG] Total clause minimization time: 0.252243/0 sec (0.033406/0.033406 sec, 0.025566/0.025566 sec, 0.063557/0.063557 sec, 0.041598/0.041598 sec, 0.035643/0.035643 sec, 0.052473/0.052473 sec )
[LOG] Total clause size reduction: 23857 --> 159 (9464 --> 25, 3934 --> 13, 10392 --> 57, 11 --> 8, 7 --> 7, 49 --> 49 )
[LOG] Average clause size reduction: 290.939 --> 1.93902 (676 --> 1.78571, 491.75 --> 1.625, 415.68 --> 2.28, 1.375 --> 1, 1.4 --> 1.4, 2.22727 --> 2.22727 )
[LOG] Overall execution time: 0.67896 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.83 sec (Real time) / 0.78 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.44 sec (Real time) / 0.44 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.31 sec (Real time) / 0.30 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2064 7 140 1 1917
Raw AIGER output size: aag 2143 4 140 1 1996
=====================  load_full_2_2_REAL.aag =====================
[LOG] Relation determinization time: 0.358024 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 29 new AND gates.
[LOG] Size before ABC: 64 AND gates.
[LOG] Size after ABC: 28 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.204103/0 sec (0.069391/0 sec, 0.074685/0 sec, 0.034649/0 sec, 0.025378/0 sec )
[LOG] Nr of iterations: 67 (22, 20, 16, 9 )
[LOG] Total clause computation time: 0.037078/0 sec (0.008631/0.008631 sec, 0.016619/0.016619 sec, 0.006965/0.006965 sec, 0.004863/0.004863 sec )
[LOG] Total clause minimization time: 0.133453/0 sec (0.047926/0.047926 sec, 0.044929/0.044929 sec, 0.023686/0.023686 sec, 0.016912/0.016912 sec )
[LOG] Total clause size reduction: 20130 --> 153 (11508 --> 64, 8569 --> 46, 41 --> 31, 12 --> 12 )
[LOG] Average clause size reduction: 300.448 --> 2.28358 (523.091 --> 2.90909, 428.45 --> 2.3, 2.5625 --> 1.9375, 1.33333 --> 1.33333 )
[LOG] Overall execution time: 0.370616 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.52 sec (Real time) / 0.49 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.46 sec (Real time) / 0.45 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.14 sec (Real time) / 0.14 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1658 5 152 1 1501
Raw AIGER output size: aag 1686 3 152 1 1530
=====================  load_full_3_2_REAL.aag =====================
[LOG] Relation determinization time: 2.02024 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 79 new AND gates.
[LOG] Size before ABC: 141 AND gates.
[LOG] Size after ABC: 79 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.33237/1 sec (0.364951/0 sec, 0.198363/0 sec, 0.256547/1 sec, 0.192844/0 sec, 0.164528/0 sec, 0.155141/0 sec )
[LOG] Nr of iterations: 128 (41, 14, 13, 35, 13, 12 )
[LOG] Total clause computation time: 0.233986/0 sec (0.063153/0.063153 sec, 0.056524/0.056524 sec, 0.031954/0.031954 sec, 0.018963/0.018963 sec, 0.035365/0.035365 sec, 0.028027/0.028027 sec )
[LOG] Total clause minimization time: 0.972498/1 sec (0.271222/0.271222 sec, 0.106768/0.106768 sec, 0.190148/0.190148 sec, 0.164631/0.164631 sec, 0.120457/0.120457 sec, 0.119272/0.119272 sec )
[LOG] Total clause size reduction: 65257 --> 254 (43440 --> 101, 11895 --> 24, 9792 --> 28, 78 --> 50, 24 --> 23, 28 --> 28 )
[LOG] Average clause size reduction: 509.82 --> 1.98438 (1059.51 --> 2.46341, 849.643 --> 1.71429, 753.231 --> 2.15385, 2.22857 --> 1.42857, 1.84615 --> 1.76923, 2.33333 --> 2.33333 )
[LOG] Overall execution time: 2.05446 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 2.22 sec (Real time) / 2.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 1.66 sec (Real time) / 1.65 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.78 sec (Real time) / 0.78 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 3459 7 296 1 3156
Raw AIGER output size: aag 3538 4 296 1 3235
=====================  ltl2dba_01_1_REAL.aag =====================
[LOG] Relation determinization time: 0.020151 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 8 AND gates.
[LOG] Size after ABC: 5 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.007344/0 sec (0.003877/0 sec, 0.003467/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0.001657/0 sec (0.000763/0.000763 sec, 0.000894/0.000894 sec )
[LOG] Total clause minimization time: 0.001844/0 sec (0.000242/0.000242 sec, 0.001602/0.001602 sec )
[LOG] Total clause size reduction: 251 --> 2 (250 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 83.6667 --> 0.666667 (125 --> 0.5, 1 --> 1 )
[LOG] Overall execution time: 0.022626 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 400 4 51 1 345
Raw AIGER output size: aag 405 3 51 1 350
=====================  ltl2dba_01_2_REAL.aag =====================
[LOG] Relation determinization time: 0.045181 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 8 AND gates.
[LOG] Size after ABC: 5 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.014655/0 sec (0.006034/0 sec, 0.008621/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0.004688/0 sec (0.001813/0.001813 sec, 0.002875/0.002875 sec )
[LOG] Total clause minimization time: 0.004427/0 sec (0.000222/0.000222 sec, 0.004205/0.004205 sec )
[LOG] Total clause size reduction: 325 --> 2 (324 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 108.333 --> 0.666667 (162 --> 0.5, 1 --> 1 )
[LOG] Overall execution time: 0.048468 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.04 sec (Real time) / 0.03 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 521 4 68 1 449
Raw AIGER output size: aag 526 3 68 1 454
=====================  ltl2dba_02_1_REAL.aag =====================
[LOG] Relation determinization time: 8.64817 sec CPU time.
[LOG] Relation determinization time: 8 sec real time.
[LOG] Final circuit size: 44 new AND gates.
[LOG] Size before ABC: 95 AND gates.
[LOG] Size after ABC: 44 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 2.82713/3 sec (0.700742/1 sec, 2.12639/2 sec )
[LOG] Nr of iterations: 35 (19, 16 )
[LOG] Total clause computation time: 0.837266/0 sec (0.457915/0.457915 sec, 0.379351/0.379351 sec )
[LOG] Total clause minimization time: 1.9122/3 sec (0.185152/0.185152 sec, 1.72705/1.72705 sec )
[LOG] Total clause size reduction: 43563 --> 48 (43542 --> 27, 21 --> 21 )
[LOG] Average clause size reduction: 1244.66 --> 1.37143 (2291.68 --> 1.42105, 1.3125 --> 1.3125 )
[LOG] Overall execution time: 8.69941 sec CPU time.
[LOG] Overall execution time: 8 sec real time.
Synthesis time: 8.88 sec (Real time) / 8.81 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 1.18 sec (Real time) / 1.16 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 4.60 sec (Real time) / 4.58 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 4521 4 363 1 4154
Raw AIGER output size: aag 4565 3 363 1 4198
=====================  ltl2dba_02_2_REAL.aag =====================
[LOG] Relation determinization time: 52.0406 sec CPU time.
[LOG] Relation determinization time: 53 sec real time.
[LOG] Final circuit size: 23 new AND gates.
[LOG] Size before ABC: 55 AND gates.
[LOG] Size after ABC: 23 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 28.0351/29 sec (9.9399/10 sec, 18.0952/19 sec )
[LOG] Nr of iterations: 30 (17, 13 )
[LOG] Total clause computation time: 5.60384/5 sec (3.83227/3.83227 sec, 1.77157/1.77157 sec )
[LOG] Total clause minimization time: 22.272/24 sec (5.99774/5.99774 sec, 16.2743/16.2743 sec )
[LOG] Total clause size reduction: 50813 --> 32 (50800 --> 19, 13 --> 13 )
[LOG] Average clause size reduction: 1693.77 --> 1.06667 (2988.24 --> 1.11765, 1 --> 1 )
[LOG] Overall execution time: 52.1249 sec CPU time.
[LOG] Overall execution time: 53 sec real time.
Synthesis time: 52.44 sec (Real time) / 52.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 1.77 sec (Real time) / 1.77 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 14.93 sec (Real time) / 14.85 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 5970 4 484 1 5482
Raw AIGER output size: aag 5993 3 484 1 5505
=====================  ltl2dba_03_1_REAL.aag =====================
[LOG] Relation determinization time: 0.038602 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 9 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.013369/0 sec (0.007654/0 sec, 0.005715/0 sec )
[LOG] Nr of iterations: 5 (3, 2 )
[LOG] Total clause computation time: 0.003843/0 sec (0.00211/0.00211 sec, 0.001733/0.001733 sec )
[LOG] Total clause minimization time: 0.00384/0 sec (0.001252/0.001252 sec, 0.002588/0.002588 sec )
[LOG] Total clause size reduction: 792 --> 4 (790 --> 2, 2 --> 2 )
[LOG] Average clause size reduction: 158.4 --> 0.8 (263.333 --> 0.666667, 1 --> 1 )
[LOG] Overall execution time: 0.042563 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 567 4 87 1 476
Raw AIGER output size: aag 576 3 87 1 485
=====================  ltl2dba_03_2_REAL.aag =====================
[LOG] Relation determinization time: 0.11586 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 17 AND gates.
[LOG] Size after ABC: 9 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.03985/0 sec (0.023572/0 sec, 0.016278/0 sec )
[LOG] Nr of iterations: 14 (8, 6 )
[LOG] Total clause computation time: 0.014559/0 sec (0.008053/0.008053 sec, 0.006506/0.006506 sec )
[LOG] Total clause minimization time: 0.016137/0 sec (0.008498/0.008498 sec, 0.007639/0.007639 sec )
[LOG] Total clause size reduction: 3676 --> 20 (3668 --> 12, 8 --> 8 )
[LOG] Average clause size reduction: 262.571 --> 1.42857 (458.5 --> 1.5, 1.33333 --> 1.33333 )
[LOG] Overall execution time: 0.121426 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.26 sec (Real time) / 0.23 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.09 sec (Real time) / 0.09 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.15 sec (Real time) / 0.14 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 749 4 116 1 629
Raw AIGER output size: aag 758 3 116 1 638
=====================  ltl2dba_04_2_REAL.aag =====================
[LOG] Relation determinization time: 0.033515 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 8 new AND gates.
[LOG] Size before ABC: 24 AND gates.
[LOG] Size after ABC: 8 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.012942/1 sec (0.007079/1 sec, 0.005863/0 sec )
[LOG] Nr of iterations: 12 (7, 5 )
[LOG] Total clause computation time: 0.004001/0 sec (0.001895/0.001895 sec, 0.002106/0.002106 sec )
[LOG] Total clause minimization time: 0.004286/0 sec (0.001721/0.001721 sec, 0.002565/0.002565 sec )
[LOG] Total clause size reduction: 1937 --> 12 (1932 --> 7, 5 --> 5 )
[LOG] Average clause size reduction: 161.417 --> 1 (276 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.03636 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 446 4 60 1 382
Raw AIGER output size: aag 454 3 60 1 390
=====================  ltl2dba_05_2_REAL.aag =====================
[LOG] Relation determinization time: 0.168765 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 10 new AND gates.
[LOG] Size before ABC: 43 AND gates.
[LOG] Size after ABC: 10 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.07347/0 sec (0.028925/0 sec, 0.044545/0 sec )
[LOG] Nr of iterations: 11 (6, 5 )
[LOG] Total clause computation time: 0.047488/0 sec (0.018919/0.018919 sec, 0.028569/0.028569 sec )
[LOG] Total clause minimization time: 0.016908/0 sec (0.003357/0.003357 sec, 0.013551/0.013551 sec )
[LOG] Total clause size reduction: 2745 --> 10 (2740 --> 5, 5 --> 5 )
[LOG] Average clause size reduction: 249.545 --> 0.909091 (456.667 --> 0.833333, 1 --> 1 )
[LOG] Overall execution time: 0.173761 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.32 sec (Real time) / 0.28 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.11 sec (Real time) / 0.10 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.18 sec (Real time) / 0.16 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 776 5 88 1 683
Raw AIGER output size: aag 786 4 88 1 693
=====================  ltl2dba_06_2_REAL.aag =====================
[LOG] Relation determinization time: 0.285802 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 18 AND gates.
[LOG] Size after ABC: 9 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.113564/0 sec (0.060207/0 sec, 0.053357/0 sec )
[LOG] Nr of iterations: 10 (6, 4 )
[LOG] Total clause computation time: 0.041086/0 sec (0.020365/0.020365 sec, 0.020721/0.020721 sec )
[LOG] Total clause minimization time: 0.060682/0 sec (0.03157/0.03157 sec, 0.029112/0.029112 sec )
[LOG] Total clause size reduction: 3079 --> 11 (3075 --> 7, 4 --> 4 )
[LOG] Average clause size reduction: 307.9 --> 1.1 (512.5 --> 1.16667, 1 --> 1 )
[LOG] Overall execution time: 0.292682 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.43 sec (Real time) / 0.38 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.11 sec (Real time) / 0.11 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.24 sec (Real time) / 0.23 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 856 5 128 1 723
Raw AIGER output size: aag 865 4 128 1 732
=====================  ltl2dba_07_2_REAL.aag =====================
[LOG] Relation determinization time: 35.9786 sec CPU time.
[LOG] Relation determinization time: 37 sec real time.
[LOG] Final circuit size: 45 new AND gates.
[LOG] Size before ABC: 82 AND gates.
[LOG] Size after ABC: 45 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 28.7084/28 sec (11.4217/11 sec, 17.2868/17 sec )
[LOG] Nr of iterations: 38 (22, 16 )
[LOG] Total clause computation time: 8.72266/8 sec (3.37322/3.37322 sec, 5.34944/5.34944 sec )
[LOG] Total clause minimization time: 19.9001/20 sec (7.99562/7.99562 sec, 11.9045/11.9045 sec )
[LOG] Total clause size reduction: 49555 --> 45 (49539 --> 29, 16 --> 16 )
[LOG] Average clause size reduction: 1304.08 --> 1.18421 (2251.77 --> 1.31818, 1 --> 1 )
[LOG] Overall execution time: 36.0128 sec CPU time.
[LOG] Overall execution time: 37 sec real time.
Synthesis time: 36.28 sec (Real time) / 36.01 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.58 sec (Real time) / 0.58 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 3.09 sec (Real time) / 3.08 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2814 8 304 1 2502
Raw AIGER output size: aag 2859 7 304 1 2547
=====================  ltl2dba_08_2_REAL.aag =====================
[LOG] Relation determinization time: 0.120925 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 18 new AND gates.
[LOG] Size before ABC: 34 AND gates.
[LOG] Size after ABC: 18 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.039239/0 sec (0.022004/0 sec, 0.017235/0 sec )
[LOG] Nr of iterations: 17 (10, 7 )
[LOG] Total clause computation time: 0.013128/0 sec (0.00684/0.00684 sec, 0.006288/0.006288 sec )
[LOG] Total clause minimization time: 0.017133/0 sec (0.008462/0.008462 sec, 0.008671/0.008671 sec )
[LOG] Total clause size reduction: 4507 --> 19 (4500 --> 12, 7 --> 7 )
[LOG] Average clause size reduction: 265.118 --> 1.11765 (450 --> 1.2, 1 --> 1 )
[LOG] Overall execution time: 0.126453 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.53 sec (Real time) / 0.23 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.12 sec (Real time) / 0.11 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 802 6 108 1 688
Raw AIGER output size: aag 820 5 108 1 706
=====================  ltl2dba_09_2_REAL.aag =====================
[LOG] Relation determinization time: 0.006634 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 2 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.002728/0 sec (0.001942/0 sec, 0.000786/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0.000187/0 sec (0.000118/0.000118 sec, 6.9e-05/6.9e-05 sec )
[LOG] Total clause minimization time: 0.000454/0 sec (0.00028/0.00028 sec, 0.000174/0.000174 sec )
[LOG] Total clause size reduction: 169 --> 6 (166 --> 3, 3 --> 3 )
[LOG] Average clause size reduction: 56.3333 --> 2 (83 --> 1.5, 3 --> 3 )
[LOG] Overall execution time: 0.008411 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.57 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 242 4 44 1 194
Raw AIGER output size: aag 244 3 44 1 197
=====================  ltl2dba_10_2_REAL.aag =====================
[LOG] Relation determinization time: 0.015266 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 6 new AND gates.
[LOG] Size before ABC: 10 AND gates.
[LOG] Size after ABC: 5 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.005627/0 sec (0.003834/0 sec, 0.001793/0 sec )
[LOG] Nr of iterations: 5 (4, 1 )
[LOG] Total clause computation time: 0.001085/0 sec (0.000693/0.000693 sec, 0.000392/0.000392 sec )
[LOG] Total clause minimization time: 0.001258/0 sec (0.000683/0.000683 sec, 0.000575/0.000575 sec )
[LOG] Total clause size reduction: 706 --> 7 (705 --> 6, 1 --> 1 )
[LOG] Average clause size reduction: 141.2 --> 1.4 (176.25 --> 1.5, 1 --> 1 )
[LOG] Overall execution time: 0.017511 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 341 3 52 1 286
Raw AIGER output size: aag 346 2 52 1 292
=====================  ltl2dba_11_2_REAL.aag =====================
[LOG] Relation determinization time: 0.33992 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 26 AND gates.
[LOG] Size after ABC: 15 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.104042/0 sec (0.048638/0 sec, 0.055404/0 sec )
[LOG] Nr of iterations: 21 (12, 9 )
[LOG] Total clause computation time: 0.027357/0 sec (0.014036/0.014036 sec, 0.013321/0.013321 sec )
[LOG] Total clause minimization time: 0.063659/0 sec (0.025196/0.025196 sec, 0.038463/0.038463 sec )
[LOG] Total clause size reduction: 6862 --> 23 (6853 --> 14, 9 --> 9 )
[LOG] Average clause size reduction: 326.762 --> 1.09524 (571.083 --> 1.16667, 1 --> 1 )
[LOG] Overall execution time: 0.347141 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.49 sec (Real time) / 0.46 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.15 sec (Real time) / 0.15 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.18 sec (Real time) / 0.17 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1043 3 116 1 924
Raw AIGER output size: aag 1058 2 116 1 939
=====================  ltl2dba_12_2_REAL.aag =====================
[LOG] Relation determinization time: 0.075687 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 8 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 7 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.020042/0 sec (0.011116/0 sec, 0.008926/0 sec )
[LOG] Nr of iterations: 11 (7, 4 )
[LOG] Total clause computation time: 0.005173/0 sec (0.002935/0.002935 sec, 0.002238/0.002238 sec )
[LOG] Total clause minimization time: 0.008416/0 sec (0.003453/0.003453 sec, 0.004963/0.004963 sec )
[LOG] Total clause size reduction: 1762 --> 16 (1758 --> 12, 4 --> 4 )
[LOG] Average clause size reduction: 160.182 --> 1.45455 (251.143 --> 1.71429, 1 --> 1 )
[LOG] Overall execution time: 0.079324 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.22 sec (Real time) / 0.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 523 3 68 1 452
Raw AIGER output size: aag 530 2 68 1 460
=====================  ltl2dba_13_2_REAL.aag =====================
[LOG] Relation determinization time: 0.088491 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 16 new AND gates.
[LOG] Size before ABC: 24 AND gates.
[LOG] Size after ABC: 16 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.025246/0 sec (0.014376/0 sec, 0.01087/0 sec )
[LOG] Nr of iterations: 11 (6, 5 )
[LOG] Total clause computation time: 0.007856/0 sec (0.003854/0.003854 sec, 0.004002/0.004002 sec )
[LOG] Total clause minimization time: 0.007928/0 sec (0.003563/0.003563 sec, 0.004365/0.004365 sec )
[LOG] Total clause size reduction: 3215 --> 10 (3210 --> 5, 5 --> 5 )
[LOG] Average clause size reduction: 292.273 --> 0.909091 (535 --> 0.833333, 1 --> 1 )
[LOG] Overall execution time: 0.094481 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.24 sec (Real time) / 0.20 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.12 sec (Real time) / 0.12 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 914 4 108 1 802
Raw AIGER output size: aag 930 3 108 1 818
=====================  ltl2dba_14_2_REAL.aag =====================
[LOG] Relation determinization time: 0.034953 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 8 new AND gates.
[LOG] Size before ABC: 29 AND gates.
[LOG] Size after ABC: 8 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.013528/0 sec (0.008419/0 sec, 0.005109/0 sec )
[LOG] Nr of iterations: 14 (8, 6 )
[LOG] Total clause computation time: 0.003385/0 sec (0.001853/0.001853 sec, 0.001532/0.001532 sec )
[LOG] Total clause minimization time: 0.005443/0 sec (0.003105/0.003105 sec, 0.002338/0.002338 sec )
[LOG] Total clause size reduction: 2134 --> 14 (2128 --> 8, 6 --> 6 )
[LOG] Average clause size reduction: 152.429 --> 1 (266 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.037776 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.05 sec (Real time) / 0.04 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 428 4 60 1 364
Raw AIGER output size: aag 436 3 60 1 372
=====================  ltl2dba_16_2_REAL.aag =====================
[LOG] Relation determinization time: 0.091138 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 12 new AND gates.
[LOG] Size before ABC: 27 AND gates.
[LOG] Size after ABC: 11 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.023977/0 sec (0.014357/0 sec, 0.00962/0 sec )
[LOG] Nr of iterations: 9 (5, 4 )
[LOG] Total clause computation time: 0.005744/0 sec (0.002914/0.002914 sec, 0.00283/0.00283 sec )
[LOG] Total clause minimization time: 0.008828/0 sec (0.004367/0.004367 sec, 0.004461/0.004461 sec )
[LOG] Total clause size reduction: 2375 --> 14 (2368 --> 7, 7 --> 7 )
[LOG] Average clause size reduction: 263.889 --> 1.55556 (473.6 --> 1.4, 1.75 --> 1.75 )
[LOG] Overall execution time: 0.096869 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.24 sec (Real time) / 0.20 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.13 sec (Real time) / 0.13 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.11 sec (Real time) / 0.10 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 951 3 96 1 852
Raw AIGER output size: aag 962 2 96 1 864
=====================  ltl2dba_17_2_REAL.aag =====================
[LOG] Relation determinization time: 1.0619 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 59 new AND gates.
[LOG] Size before ABC: 93 AND gates.
[LOG] Size after ABC: 59 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.445497/1 sec (0.223568/1 sec, 0.221929/0 sec )
[LOG] Nr of iterations: 56 (31, 25 )
[LOG] Total clause computation time: 0.141927/0 sec (0.066063/0.066063 sec, 0.075864/0.075864 sec )
[LOG] Total clause minimization time: 0.279744/1 sec (0.14028/0.14028 sec, 0.139464/0.139464 sec )
[LOG] Total clause size reduction: 32686 --> 111 (32640 --> 65, 46 --> 46 )
[LOG] Average clause size reduction: 583.679 --> 1.98214 (1052.9 --> 2.09677, 1.84 --> 1.84 )
[LOG] Overall execution time: 1.07578 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.23 sec (Real time) / 1.19 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.37 sec (Real time) / 0.37 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.14 sec (Real time) / 0.14 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1658 3 188 1 1467
Raw AIGER output size: aag 1717 2 188 1 1526
=====================  ltl2dba_18_2_REAL.aag =====================
[LOG] Relation determinization time: 0.145492 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 16 AND gates.
[LOG] Size after ABC: 9 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.040318/0 sec (0.021245/0 sec, 0.019073/0 sec )
[LOG] Nr of iterations: 9 (7, 2 )
[LOG] Total clause computation time: 0.011778/0 sec (0.005531/0.005531 sec, 0.006247/0.006247 sec )
[LOG] Total clause minimization time: 0.017247/0 sec (0.007182/0.007182 sec, 0.010065/0.010065 sec )
[LOG] Total clause size reduction: 4142 --> 14 (4140 --> 12, 2 --> 2 )
[LOG] Average clause size reduction: 460.222 --> 1.55556 (591.429 --> 1.71429, 1 --> 1 )
[LOG] Overall execution time: 0.152392 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.29 sec (Real time) / 0.25 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.15 sec (Real time) / 0.15 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.12 sec (Real time) / 0.12 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1075 4 104 1 967
Raw AIGER output size: aag 1084 3 104 1 976
=====================  ltl2dba_19_2_REAL.aag =====================
[LOG] Relation determinization time: 0.344632 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 2 AND gates.
[LOG] Size after ABC: 1 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.175595/1 sec (0.090438/0 sec, 0.085157/1 sec )
[LOG] Nr of iterations: 10 (8, 2 )
[LOG] Total clause computation time: 0.084728/1 sec (0.036245/0.036245 sec, 0.048483/0.048483 sec )
[LOG] Total clause minimization time: 0.079425/0 sec (0.045961/0.045961 sec, 0.033464/0.033464 sec )
[LOG] Total clause size reduction: 3607 --> 19 (3605 --> 17, 2 --> 2 )
[LOG] Average clause size reduction: 360.7 --> 1.9 (450.625 --> 2.125, 1 --> 1 )
[LOG] Overall execution time: 0.351458 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.49 sec (Real time) / 0.46 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.10 sec (Real time) / 0.10 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.20 sec (Real time) / 0.20 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 795 3 132 1 660
Raw AIGER output size: aag 796 2 132 1 661
=====================  ltl2dba_20_2_REAL.aag =====================
[LOG] Relation determinization time: 0.205402 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 17 AND gates.
[LOG] Size after ABC: 9 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.05495/0 sec (0.024954/0 sec, 0.029996/0 sec )
[LOG] Nr of iterations: 9 (6, 3 )
[LOG] Total clause computation time: 0.024469/0 sec (0.010989/0.010989 sec, 0.01348/0.01348 sec )
[LOG] Total clause minimization time: 0.01764/0 sec (0.004409/0.004409 sec, 0.013231/0.013231 sec )
[LOG] Total clause size reduction: 3953 --> 11 (3950 --> 8, 3 --> 3 )
[LOG] Average clause size reduction: 439.222 --> 1.22222 (658.333 --> 1.33333, 1 --> 1 )
[LOG] Overall execution time: 0.212869 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.35 sec (Real time) / 0.31 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.18 sec (Real time) / 0.17 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.20 sec (Real time) / 0.20 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1178 5 108 1 1065
Raw AIGER output size: aag 1187 4 108 1 1074
=====================  ltl2dpa_01_2_REAL.aag =====================
[LOG] Relation determinization time: 0.306275 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 16 new AND gates.
[LOG] Size before ABC: 62 AND gates.
[LOG] Size after ABC: 16 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.18847/0 sec (0.035893/0 sec, 0.07771/0 sec, 0.028654/0 sec, 0.01352/0 sec, 0.020752/0 sec, 0.011941/0 sec )
[LOG] Nr of iterations: 78 (18, 33, 5, 2, 17, 3 )
[LOG] Total clause computation time: 0.038553/0 sec (0.005321/0.005321 sec, 0.019434/0.019434 sec, 0.005473/0.005473 sec, 0.001031/0.001031 sec, 0.00449/0.00449 sec, 0.002804/0.002804 sec )
[LOG] Total clause minimization time: 0.109074/0 sec (0.020215/0.020215 sec, 0.047752/0.047752 sec, 0.012733/0.012733 sec, 0.009113/0.009113 sec, 0.013183/0.013183 sec, 0.006078/0.006078 sec )
[LOG] Total clause size reduction: 34030 --> 158 (12682 --> 36, 19264 --> 83, 2044 --> 8, 2 --> 2, 34 --> 25, 4 --> 4 )
[LOG] Average clause size reduction: 436.282 --> 2.02564 (704.556 --> 2, 583.758 --> 2.51515, 408.8 --> 1.6, 1 --> 1, 2 --> 1.47059, 1.33333 --> 1.33333 )
[LOG] Overall execution time: 0.316559 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.46 sec (Real time) / 0.42 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.18 sec (Real time) / 0.18 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1297 4 172 1 1121
Raw AIGER output size: aag 1313 1 172 1 1137
=====================  ltl2dpa_02_2_REAL.aag =====================
[LOG] Relation determinization time: 0.031795 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 6 new AND gates.
[LOG] Size before ABC: 14 AND gates.
[LOG] Size after ABC: 5 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.018255/0 sec (0.008016/0 sec, 0.005453/0 sec, 0.002283/0 sec, 0.002503/0 sec )
[LOG] Nr of iterations: 18 (11, 3, 3, 1 )
[LOG] Total clause computation time: 0.003879/0 sec (0.001566/0.001566 sec, 0.000903/0.000903 sec, 0.000708/0.000708 sec, 0.000702/0.000702 sec )
[LOG] Total clause minimization time: 0.007026/0 sec (0.003566/0.003566 sec, 0.00193/0.00193 sec, 0.000549/0.000549 sec, 0.000981/0.000981 sec )
[LOG] Total clause size reduction: 3123 --> 28 (2600 --> 21, 518 --> 3, 4 --> 3, 1 --> 1 )
[LOG] Average clause size reduction: 173.5 --> 1.55556 (236.364 --> 1.90909, 172.667 --> 1, 1.33333 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.03431 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 385 4 60 1 321
Raw AIGER output size: aag 390 2 60 1 327
=====================  ltl2dpa_03_2_REAL.aag =====================
[LOG] Relation determinization time: 368.992 sec CPU time.
[LOG] Relation determinization time: 370 sec real time.
[LOG] Final circuit size: 642 new AND gates.
[LOG] Size before ABC: 839 AND gates.
[LOG] Size after ABC: 642 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 357.362/359 sec (44.8986/45 sec, 83.5173/84 sec, 85.1088/86 sec, 37.9835/38 sec, 52.2774/52 sec, 53.5766/54 sec )
[LOG] Nr of iterations: 509 (59, 116, 152, 14, 62, 106 )
[LOG] Total clause computation time: 35.4425/36 sec (1.18712/1.18712 sec, 4.06659/4.06659 sec, 12.5616/12.5616 sec, 6.18985/6.18985 sec, 3.90359/3.90359 sec, 7.53376/7.53376 sec )
[LOG] Total clause minimization time: 321.388/321 sec (43.6328/43.6328 sec, 79.338/79.338 sec, 72.422/72.422 sec, 31.7318/31.7318 sec, 48.2984/48.2984 sec, 45.9652/45.9652 sec )
[LOG] Total clause size reduction: 360981 --> 2002 (78880 --> 207, 131100 --> 463, 150396 --> 755, 26 --> 23, 179 --> 154, 400 --> 400 )
[LOG] Average clause size reduction: 709.196 --> 3.9332 (1336.95 --> 3.50847, 1130.17 --> 3.99138, 989.447 --> 4.96711, 1.85714 --> 1.64286, 2.8871 --> 2.48387, 3.77358 --> 3.77358 )
[LOG] Overall execution time: 369.031 sec CPU time.
[LOG] Overall execution time: 370 sec real time.
Synthesis time: 370.43 sec (Real time) / 367.45 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.53 sec (Real time) / 0.52 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.33 sec (Real time) / 0.32 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2212 6 280 1 1926
Raw AIGER output size: aag 2854 3 280 1 2568
=====================  ltl2dpa_04_2_REAL.aag =====================
[LOG] Relation determinization time: 0.017824 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 4 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.009927/0 sec (0.003841/0 sec, 0.003658/0 sec, 0.00129/0 sec, 0.001138/0 sec )
[LOG] Nr of iterations: 17 (9, 4, 2, 2 )
[LOG] Total clause computation time: 0.002163/0 sec (0.000819/0.000819 sec, 0.000853/0.000853 sec, 0.000373/0.000373 sec, 0.000118/0.000118 sec )
[LOG] Total clause minimization time: 0.002462/0 sec (0.000973/0.000973 sec, 0.000894/0.000894 sec, 0.000172/0.000172 sec, 0.000423/0.000423 sec )
[LOG] Total clause size reduction: 1893 --> 24 (1376 --> 16, 513 --> 4, 2 --> 2, 2 --> 2 )
[LOG] Average clause size reduction: 111.353 --> 1.41176 (152.889 --> 1.77778, 128.25 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.01993 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 289 4 48 1 237
Raw AIGER output size: aag 293 2 48 1 242
=====================  ltl2dpa_05_2_REAL.aag =====================
[LOG] Relation determinization time: 0.014147 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 6 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 5 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.009048/0 sec (0.004881/0 sec, 0.002535/0 sec, 0.000866/0 sec, 0.000766/0 sec )
[LOG] Nr of iterations: 17 (13, 2, 1, 1 )
[LOG] Total clause computation time: 0.001428/0 sec (0.000918/0.000918 sec, 0.000295/0.000295 sec, 9.9e-05/9.9e-05 sec, 0.000116/0.000116 sec )
[LOG] Total clause minimization time: 0.002787/0 sec (0.002064/0.002064 sec, 0.000451/0.000451 sec, 0.000132/0.000132 sec, 0.00014/0.00014 sec )
[LOG] Total clause size reduction: 2446 --> 36 (2256 --> 33, 187 --> 1, 2 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 143.882 --> 2.11765 (173.538 --> 2.53846, 93.5 --> 0.5, 2 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.016111 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 281 4 52 1 225
Raw AIGER output size: aag 286 2 52 1 231
=====================  ltl2dpa_06_2_REAL.aag =====================
[LOG] Relation determinization time: 0.01614 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 10 new AND gates.
[LOG] Size before ABC: 16 AND gates.
[LOG] Size after ABC: 10 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.009214/0 sec (0.003761/0 sec, 0.003208/0 sec, 0.001112/0 sec, 0.001133/0 sec )
[LOG] Nr of iterations: 17 (9, 3, 3, 2 )
[LOG] Total clause computation time: 0.001839/0 sec (0.000695/0.000695 sec, 0.000594/0.000594 sec, 0.000253/0.000253 sec, 0.000297/0.000297 sec )
[LOG] Total clause minimization time: 0.002894/0 sec (0.001333/0.001333 sec, 0.001024/0.001024 sec, 0.000221/0.000221 sec, 0.000316/0.000316 sec )
[LOG] Total clause size reduction: 1624 --> 21 (1296 --> 14, 322 --> 2, 4 --> 3, 2 --> 2 )
[LOG] Average clause size reduction: 95.5294 --> 1.23529 (144 --> 1.55556, 107.333 --> 0.666667, 1.33333 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.017943 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 240 5 44 1 191
Raw AIGER output size: aag 250 3 44 1 201
=====================  ltl2dpa_07_2_REAL.aag =====================
[LOG] Relation determinization time: 0.028287 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 14 AND gates.
[LOG] Size after ABC: 6 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.01515/0 sec (0.00639/0 sec, 0.004663/0 sec, 0.002072/0 sec, 0.002025/0 sec )
[LOG] Nr of iterations: 12 (8, 2, 1, 1 )
[LOG] Total clause computation time: 0.003245/0 sec (0.001156/0.001156 sec, 0.000865/0.000865 sec, 0.00049/0.00049 sec, 0.000734/0.000734 sec )
[LOG] Total clause minimization time: 0.00444/0 sec (0.002306/0.002306 sec, 0.001085/0.001085 sec, 0.000595/0.000595 sec, 0.000454/0.000454 sec )
[LOG] Total clause size reduction: 2115 --> 20 (1848 --> 15, 263 --> 2, 2 --> 1, 2 --> 2 )
[LOG] Average clause size reduction: 176.25 --> 1.66667 (231 --> 1.875, 131.5 --> 1, 2 --> 1, 2 --> 2 )
[LOG] Overall execution time: 0.030894 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 391 5 60 1 326
Raw AIGER output size: aag 397 3 60 1 333
=====================  ltl2dpa_08_2_REAL.aag =====================
[LOG] Relation determinization time: 0.048193 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 10 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 10 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.028467/0 sec (0.010167/0 sec, 0.009552/0 sec, 0.00346/0 sec, 0.005288/0 sec )
[LOG] Nr of iterations: 21 (12, 4, 2, 3 )
[LOG] Total clause computation time: 0.006255/0 sec (0.001821/0.001821 sec, 0.001949/0.001949 sec, 0.000962/0.000962 sec, 0.001523/0.001523 sec )
[LOG] Total clause minimization time: 0.013519/0 sec (0.004956/0.004956 sec, 0.004577/0.004577 sec, 0.001254/0.001254 sec, 0.002732/0.002732 sec )
[LOG] Total clause size reduction: 3883 --> 41 (3047 --> 29, 828 --> 5, 3 --> 2, 5 --> 5 )
[LOG] Average clause size reduction: 184.905 --> 1.95238 (253.917 --> 2.41667, 207 --> 1.25, 1.5 --> 1, 1.66667 --> 1.66667 )
[LOG] Overall execution time: 0.051001 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 406 4 68 1 334
Raw AIGER output size: aag 416 2 68 1 344
=====================  ltl2dpa_09_2_REAL.aag =====================
[LOG] Relation determinization time: 0.035149 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 8 new AND gates.
[LOG] Size before ABC: 18 AND gates.
[LOG] Size after ABC: 8 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.020201/0 sec (0.007156/0 sec, 0.006897/0 sec, 0.003094/0 sec, 0.003054/0 sec )
[LOG] Nr of iterations: 18 (8, 4, 3, 3 )
[LOG] Total clause computation time: 0.005126/0 sec (0.001264/0.001264 sec, 0.002245/0.002245 sec, 0.000423/0.000423 sec, 0.001194/0.001194 sec )
[LOG] Total clause minimization time: 0.00733/0 sec (0.002842/0.002842 sec, 0.001883/0.001883 sec, 0.001612/0.001612 sec, 0.000993/0.000993 sec )
[LOG] Total clause size reduction: 2664 --> 24 (1862 --> 15, 795 --> 3, 4 --> 3, 3 --> 3 )
[LOG] Average clause size reduction: 148 --> 1.33333 (232.75 --> 1.875, 198.75 --> 0.75, 1.33333 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.037773 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 393 5 60 1 328
Raw AIGER output size: aag 401 3 60 1 336
=====================  ltl2dpa_10_2_REAL.aag =====================
[LOG] Relation determinization time: 0.745539 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 51 new AND gates.
[LOG] Size before ABC: 118 AND gates.
[LOG] Size after ABC: 50 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.47789/1 sec (0.076524/0 sec, 0.134466/0 sec, 0.094189/1 sec, 0.04485/0 sec, 0.069496/0 sec, 0.058365/0 sec )
[LOG] Nr of iterations: 85 (15, 25, 13, 4, 16, 12 )
[LOG] Total clause computation time: 0.091879/0 sec (0.013933/0.013933 sec, 0.03411/0.03411 sec, 0.011987/0.011987 sec, 0.006179/0.006179 sec, 0.018269/0.018269 sec, 0.007401/0.007401 sec )
[LOG] Total clause minimization time: 0.324551/1 sec (0.047407/0.047407 sec, 0.084726/0.084726 sec, 0.066096/0.066096 sec, 0.033687/0.033687 sec, 0.046306/0.046306 sec, 0.046329/0.046329 sec )
[LOG] Total clause size reduction: 45418 --> 189 (14882 --> 34, 21168 --> 68, 9300 --> 26, 6 --> 5, 36 --> 30, 26 --> 26 )
[LOG] Average clause size reduction: 534.329 --> 2.22353 (992.133 --> 2.26667, 846.72 --> 2.72, 715.385 --> 2, 1.5 --> 1.25, 2.25 --> 1.875, 2.16667 --> 2.16667 )
[LOG] Overall execution time: 0.76149 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.91 sec (Real time) / 0.86 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.27 sec (Real time) / 0.26 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1745 5 236 1 1504
Raw AIGER output size: aag 1795 2 236 1 1555
=====================  ltl2dpa_11_2_REAL.aag =====================
[LOG] Relation determinization time: 0.052943 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 18 new AND gates.
[LOG] Size before ABC: 30 AND gates.
[LOG] Size after ABC: 18 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.034874/0 sec (0.009664/0 sec, 0.016783/0 sec, 0.003781/0 sec, 0.004646/0 sec )
[LOG] Nr of iterations: 29 (10, 12, 2, 5 )
[LOG] Total clause computation time: 0.008559/0 sec (0.00202/0.00202 sec, 0.003715/0.003715 sec, 0.001216/0.001216 sec, 0.001608/0.001608 sec )
[LOG] Total clause minimization time: 0.017827/0 sec (0.00438/0.00438 sec, 0.010017/0.010017 sec, 0.001384/0.001384 sec, 0.002046/0.002046 sec )
[LOG] Total clause size reduction: 5444 --> 78 (2448 --> 24, 2981 --> 40, 3 --> 2, 12 --> 12 )
[LOG] Average clause size reduction: 187.724 --> 2.68966 (244.8 --> 2.4, 248.417 --> 3.33333, 1.5 --> 1, 2.4 --> 2.4 )
[LOG] Overall execution time: 0.055747 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 410 5 68 1 337
Raw AIGER output size: aag 428 3 68 1 355
=====================  ltl2dpa_12_2_REAL.aag =====================
[LOG] Relation determinization time: 1.25452 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 77 new AND gates.
[LOG] Size before ABC: 140 AND gates.
[LOG] Size after ABC: 77 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.998827/1 sec (0.114892/0 sec, 0.226614/0 sec, 0.142525/0 sec, 0.21714/0 sec, 0.066438/1 sec, 0.084949/0 sec, 0.060382/0 sec, 0.085887/0 sec )
[LOG] Nr of iterations: 156 (33, 33, 20, 17, 9, 23, 11, 10 )
[LOG] Total clause computation time: 0.245026/0 sec (0.021942/0.021942 sec, 0.047352/0.047352 sec, 0.028385/0.028385 sec, 0.06388/0.06388 sec, 0.010365/0.010365 sec, 0.023723/0.023723 sec, 0.014291/0.014291 sec, 0.035088/0.035088 sec )
[LOG] Total clause minimization time: 0.669256/0 sec (0.077904/0.077904 sec, 0.162695/0.162695 sec, 0.097762/0.097762 sec, 0.136347/0.136347 sec, 0.050808/0.050808 sec, 0.055955/0.055955 sec, 0.04148/0.04148 sec, 0.046305/0.046305 sec )
[LOG] Total clause size reduction: 88860 --> 359 (34496 --> 64, 27456 --> 106, 14554 --> 57, 12240 --> 37, 13 --> 10, 63 --> 50, 19 --> 16, 19 --> 19 )
[LOG] Average clause size reduction: 569.615 --> 2.30128 (1045.33 --> 1.93939, 832 --> 3.21212, 727.7 --> 2.85, 720 --> 2.17647, 1.44444 --> 1.11111, 2.73913 --> 2.17391, 1.72727 --> 1.45455, 1.9 --> 1.9 )
[LOG] Overall execution time: 1.26972 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.43 sec (Real time) / 1.37 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.26 sec (Real time) / 0.25 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1699 6 228 1 1465
Raw AIGER output size: aag 1776 2 228 1 1542
=====================  ltl2dpa_13_2_REAL.aag =====================
[LOG] Relation determinization time: 3.23064 sec CPU time.
[LOG] Relation determinization time: 4 sec real time.
[LOG] Final circuit size: 730 new AND gates.
[LOG] Size before ABC: 1004 AND gates.
[LOG] Size after ABC: 730 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 2.24274/3 sec (0.171027/1 sec, 0.090886/0 sec, 0.773703/0 sec, 0.541411/1 sec, 0.254053/0 sec, 0.411655/1 sec )
[LOG] Nr of iterations: 333 (55, 11, 107, 45, 10, 105 )
[LOG] Total clause computation time: 0.450427/1 sec (0.035622/0.035622 sec, 0.014118/0.014118 sec, 0.197923/0.197923 sec, 0.016261/0.016261 sec, 0.025771/0.025771 sec, 0.160732/0.160732 sec )
[LOG] Total clause minimization time: 1.66275/2 sec (0.104082/0.104082 sec, 0.045287/0.045287 sec, 0.537131/0.537131 sec, 0.515578/0.515578 sec, 0.219341/0.219341 sec, 0.241328/0.241328 sec )
[LOG] Total clause size reduction: 208062 --> 1155 (70686 --> 141, 13010 --> 28, 123808 --> 437, 103 --> 99, 28 --> 23, 427 --> 427 )
[LOG] Average clause size reduction: 624.811 --> 3.46847 (1285.2 --> 2.56364, 1182.73 --> 2.54545, 1157.08 --> 4.08411, 2.28889 --> 2.2, 2.8 --> 2.3, 4.06667 --> 4.06667 )
[LOG] Overall execution time: 3.26516 sec CPU time.
[LOG] Overall execution time: 4 sec real time.
Synthesis time: 3.51 sec (Real time) / 3.41 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.90 sec (Real time) / 0.90 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.11 sec (Real time) / 1.10 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2851 5 376 1 2470
Raw AIGER output size: aag 3581 2 376 1 3200
=====================  ltl2dpa_14_2_REAL.aag =====================
[LOG] Relation determinization time: 0.380363 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 19 new AND gates.
[LOG] Size before ABC: 69 AND gates.
[LOG] Size after ABC: 18 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.258632/0 sec (0.0378/0 sec, 0.133425/0 sec, 0.036513/0 sec, 0.017548/0 sec, 0.018646/0 sec, 0.0147/0 sec )
[LOG] Nr of iterations: 92 (15, 39, 10, 7, 13, 8 )
[LOG] Total clause computation time: 0.047974/0 sec (0.006374/0.006374 sec, 0.021265/0.021265 sec, 0.008368/0.008368 sec, 0.003629/0.003629 sec, 0.004248/0.004248 sec, 0.00409/0.00409 sec )
[LOG] Total clause minimization time: 0.15971/0 sec (0.018834/0.018834 sec, 0.098108/0.098108 sec, 0.014794/0.014794 sec, 0.009908/0.009908 sec, 0.010875/0.010875 sec, 0.007191/0.007191 sec )
[LOG] Total clause size reduction: 50153 --> 213 (14028 --> 32, 29830 --> 129, 6246 --> 12, 12 --> 9, 27 --> 21, 10 --> 10 )
[LOG] Average clause size reduction: 545.141 --> 2.31522 (935.2 --> 2.13333, 764.872 --> 3.30769, 624.6 --> 1.2, 1.71429 --> 1.28571, 2.07692 --> 1.61538, 1.25 --> 1.25 )
[LOG] Overall execution time: 0.394136 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.54 sec (Real time) / 0.49 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.22 sec (Real time) / 0.22 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1566 4 216 1 1346
Raw AIGER output size: aag 1584 1 216 1 1365
=====================  ltl2dpa_15_2_REAL.aag =====================
[LOG] Relation determinization time: 0.059152 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 28 new AND gates.
[LOG] Size before ABC: 51 AND gates.
[LOG] Size after ABC: 28 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.043289/0 sec (0.015274/0 sec, 0.017585/0 sec, 0.005197/0 sec, 0.005233/0 sec )
[LOG] Nr of iterations: 54 (26, 13, 8, 7 )
[LOG] Total clause computation time: 0.010056/0 sec (0.003026/0.003026 sec, 0.004103/0.004103 sec, 0.001083/0.001083 sec, 0.001844/0.001844 sec )
[LOG] Total clause minimization time: 0.024756/0 sec (0.008987/0.008987 sec, 0.010406/0.010406 sec, 0.002938/0.002938 sec, 0.002425/0.002425 sec )
[LOG] Total clause size reduction: 9969 --> 126 (6725 --> 64, 3216 --> 36, 13 --> 11, 15 --> 15 )
[LOG] Average clause size reduction: 184.611 --> 2.33333 (258.654 --> 2.46154, 247.385 --> 2.76923, 1.625 --> 1.375, 2.14286 --> 2.14286 )
[LOG] Overall execution time: 0.061921 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.17 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 404 4 68 1 332
Raw AIGER output size: aag 432 2 68 1 360
=====================  ltl2dpa_16_2_REAL.aag =====================
[LOG] Relation determinization time: 0.095209 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 28 AND gates.
[LOG] Size after ABC: 17 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.05/0 sec (0.011147/0 sec, 0.019965/0 sec, 0.007345/0 sec, 0.011543/0 sec )
[LOG] Nr of iterations: 28 (10, 8, 5, 5 )
[LOG] Total clause computation time: 0.014977/0 sec (0.003385/0.003385 sec, 0.005769/0.005769 sec, 0.00259/0.00259 sec, 0.003233/0.003233 sec )
[LOG] Total clause minimization time: 0.022132/0 sec (0.002861/0.002861 sec, 0.00952/0.00952 sec, 0.003049/0.003049 sec, 0.006702/0.006702 sec )
[LOG] Total clause size reduction: 5945 --> 50 (3339 --> 17, 2590 --> 18, 6 --> 5, 10 --> 10 )
[LOG] Average clause size reduction: 212.321 --> 1.78571 (333.9 --> 1.7, 323.75 --> 2.25, 1.2 --> 1, 2 --> 2 )
[LOG] Overall execution time: 0.099289 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.24 sec (Real time) / 0.20 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.08 sec (Real time) / 0.07 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 615 5 84 1 526
Raw AIGER output size: aag 632 3 84 1 543
=====================  ltl2dpa_17_2_REAL.aag =====================
[LOG] Relation determinization time: 6.81464 sec CPU time.
[LOG] Relation determinization time: 7 sec real time.
[LOG] Final circuit size: 374 new AND gates.
[LOG] Size before ABC: 557 AND gates.
[LOG] Size after ABC: 374 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 4.83394/4 sec (0.366081/0 sec, 2.23797/2 sec, 0.887033/1 sec, 1.34286/1 sec )
[LOG] Nr of iterations: 179 (16, 88, 7, 68 )
[LOG] Total clause computation time: 1.60774/1 sec (0.236585/0.236585 sec, 0.842172/0.842172 sec, 0.241965/0.241965 sec, 0.287017/0.287017 sec )
[LOG] Total clause minimization time: 3.12874/3 sec (0.098938/0.098938 sec, 1.35438/1.35438 sec, 0.632124/0.632124 sec, 1.0433/1.0433 sec )
[LOG] Total clause size reduction: 236422 --> 489 (34755 --> 41, 201492 --> 274, 10 --> 9, 165 --> 165 )
[LOG] Average clause size reduction: 1320.79 --> 2.73184 (2172.19 --> 2.5625, 2289.68 --> 3.11364, 1.42857 --> 1.28571, 2.42647 --> 2.42647 )
[LOG] Overall execution time: 6.84023 sec CPU time.
[LOG] Overall execution time: 7 sec real time.
Synthesis time: 7.07 sec (Real time) / 6.97 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.68 sec (Real time) / 0.68 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.90 sec (Real time) / 0.89 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2673 5 272 1 2396
Raw AIGER output size: aag 3047 3 272 1 2770
=====================  ltl2dpa_18_2_REAL.aag =====================
[LOG] Relation determinization time: 11.3248 sec CPU time.
[LOG] Relation determinization time: 12 sec real time.
[LOG] Final circuit size: 25 new AND gates.
[LOG] Size before ABC: 49 AND gates.
[LOG] Size after ABC: 25 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 7.6073/8 sec (1.17492/1 sec, 2.8846/3 sec, 1.96073/2 sec, 1.58705/2 sec )
[LOG] Nr of iterations: 35 (10, 12, 5, 8 )
[LOG] Total clause computation time: 2.25043/2 sec (0.696445/0.696445 sec, 0.433467/0.433467 sec, 0.753189/0.753189 sec, 0.367325/0.367325 sec )
[LOG] Total clause minimization time: 5.21464/6 sec (0.433294/0.433294 sec, 2.39241/2.39241 sec, 1.18811/1.18811 sec, 1.20082/1.20082 sec )
[LOG] Total clause size reduction: 72089 --> 71 (32436 --> 19, 39633 --> 33, 6 --> 5, 14 --> 14 )
[LOG] Average clause size reduction: 2059.69 --> 2.02857 (3243.6 --> 1.9, 3302.75 --> 2.75, 1.2 --> 1, 1.75 --> 1.75 )
[LOG] Overall execution time: 11.3648 sec CPU time.
[LOG] Overall execution time: 12 sec real time.
Synthesis time: 11.55 sec (Real time) / 11.46 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 1.37 sec (Real time) / 1.36 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.50 sec (Real time) / 1.49 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 4211 5 340 1 3866
Raw AIGER output size: aag 4236 3 340 1 3891
=====================  moving_obstacle_8x8_0glitches.aag =====================
[LOG] Relation determinization time: 37.5644 sec CPU time.
[LOG] Relation determinization time: 38 sec real time.
[LOG] Final circuit size: 871 new AND gates.
[LOG] Size before ABC: 926 AND gates.
[LOG] Size after ABC: 871 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 36.4688/36 sec (0.858776/1 sec, 3.52083/3 sec, 2.16899/2 sec, 5.07331/6 sec, 0.049276/0 sec, 4.31034/4 sec, 5.59746/6 sec, 6.16864/6 sec, 5.15852/5 sec, 3.56267/3 sec )
[LOG] Nr of iterations: 438 (47, 89, 33, 54, 7, 43, 83, 27, 49, 6 )
[LOG] Total clause computation time: 6.72598/6 sec (0.084033/0.084033 sec, 0.14338/0.14338 sec, 0.224095/0.224095 sec, 0.326594/0.326594 sec, 0.009344/0.009344 sec, 0.821085/0.821085 sec, 0.939447/0.939447 sec, 1.65947/1.65947 sec, 0.894532/0.894532 sec, 1.62401/1.62401 sec )
[LOG] Total clause minimization time: 29.488/30 sec (0.750898/0.750898 sec, 3.3471/3.3471 sec, 1.9127/1.9127 sec, 4.71393/4.71393 sec, 0.005769/0.005769 sec, 3.47169/3.47169 sec, 4.63452/4.63452 sec, 4.49063/4.49063 sec, 4.24132/4.24132 sec, 1.9194/1.9194 sec )
[LOG] Total clause size reduction: 75715 --> 1620 (15410 --> 177, 29392 --> 401, 10624 --> 112, 17543 --> 205, 1956 --> 6, 159 --> 143, 364 --> 319, 82 --> 72, 179 --> 179, 6 --> 6 )
[LOG] Average clause size reduction: 172.865 --> 3.69863 (327.872 --> 3.76596, 330.247 --> 4.50562, 321.939 --> 3.39394, 324.87 --> 3.7963, 279.429 --> 0.857143, 3.69767 --> 3.32558, 4.38554 --> 3.84337, 3.03704 --> 2.66667, 3.65306 --> 3.65306, 1 --> 1 )
[LOG] Overall execution time: 37.5727 sec CPU time.
[LOG] Overall execution time: 38 sec real time.
Synthesis time: 37.95 sec (Real time) / 37.63 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.28 sec (Real time) / 0.27 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 44.10 sec (Real time) / 43.79 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 342 17 19 1 306
Raw AIGER output size: aag 1213 12 19 1 1177
=====================  moving_obstacle_16x16_3glitches.aag =====================
Synthesis time: 10000.33 sec (Real time) / 9958.76 sec (User CPU time)
Timeout: 1
=====================  driver_a8y.aag =====================
[LOG] Relation determinization time: 2.92242 sec CPU time.
[LOG] Relation determinization time: 3 sec real time.
[LOG] Final circuit size: 531 new AND gates.
[LOG] Size before ABC: 756 AND gates.
[LOG] Size after ABC: 455 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 2.60484/2 sec (0.029685/0 sec, 0.035074/0 sec, 0.020767/0 sec, 0.021206/0 sec, 0.01946/0 sec, 0.022123/0 sec, 0.023544/0 sec, 0.023475/0 sec, 0.023656/0 sec, 0.02392/0 sec, 0.019689/0 sec, 0.021489/0 sec, 0.02217/0 sec, 0.021512/0 sec, 0.022072/0 sec, 0.022422/0 sec, 0.022148/0 sec, 0.025617/0 sec, 0.023913/0 sec, 0.048695/0 sec, 0.037653/0 sec, 0.024953/0 sec, 0.034397/0 sec, 0.0253/0 sec, 0.02524/0 sec, 0.02468/0 sec, 0.024814/0 sec, 0.026001/0 sec, 0.025859/0 sec, 0.025622/0 sec, 0.026313/0 sec, 0.025852/1 sec, 0.025557/0 sec, 0.025477/0 sec, 0.025589/0 sec, 0.024827/0 sec, 0.024642/0 sec, 0.025331/0 sec, 0.026674/0 sec, 0.026577/0 sec, 0.025915/0 sec, 0.025915/0 sec, 0.025826/0 sec, 0.025555/0 sec, 0.025183/0 sec, 0.025655/0 sec, 0.025391/0 sec, 0.026163/0 sec, 0.025909/0 sec, 0.024994/0 sec, 0.026758/0 sec, 0.025792/0 sec, 0.025773/0 sec, 0.025928/0 sec, 0.025982/0 sec, 0.026003/0 sec, 0.026516/0 sec, 0.026024/0 sec, 0.025768/0 sec, 0.025417/0 sec, 0.025307/0 sec, 0.026778/0 sec, 0.02641/0 sec, 0.026043/0 sec, 0.026401/0 sec, 0.026506/0 sec, 0.026291/1 sec, 0.026046/0 sec, 0.025734/0 sec, 0.02562/0 sec, 0.026096/0 sec, 0.026541/0 sec, 0.027119/0 sec, 0.029586/0 sec, 0.026616/0 sec, 0.028859/0 sec, 0.028666/0 sec, 0.02814/0 sec, 0.027916/0 sec, 0.028345/0 sec, 0.027823/0 sec, 0.011169/0 sec, 0.012445/0 sec, 0.006589/0 sec, 0.006716/0 sec, 0.00516/0 sec, 0.006502/0 sec, 0.006388/0 sec, 0.006614/0 sec, 0.006607/0 sec, 0.005282/0 sec, 0.005028/0 sec, 0.006514/0 sec, 0.006719/0 sec, 0.006678/0 sec, 0.006704/0 sec, 0.006722/0 sec, 0.006507/0 sec, 0.006604/0 sec, 0.005334/0 sec, 0.015548/0 sec, 0.012171/0 sec, 0.007206/0 sec, 0.009452/0 sec, 0.005595/0 sec, 0.005648/0 sec, 0.005303/0 sec, 0.005249/0 sec, 0.005338/0 sec, 0.005174/0 sec, 0.005343/0 sec, 0.005174/0 sec, 0.005347/0 sec, 0.005157/0 sec, 0.005306/0 sec, 0.005279/0 sec, 0.005342/0 sec, 0.005252/0 sec, 0.005336/0 sec, 0.00553/0 sec, 0.005577/0 sec, 0.005257/0 sec, 0.005315/0 sec, 0.005219/0 sec, 0.005392/0 sec, 0.005233/0 sec, 0.005387/0 sec, 0.005238/0 sec, 0.005393/0 sec, 0.00526/0 sec, 0.00536/0 sec, 0.005242/0 sec, 0.005356/0 sec, 0.005214/0 sec, 0.005446/0 sec, 0.005203/0 sec, 0.005477/0 sec, 0.005217/0 sec, 0.005455/0 sec, 0.005274/0 sec, 0.005431/0 sec, 0.005351/0 sec, 0.005469/0 sec, 0.005298/0 sec, 0.00547/0 sec, 0.005219/0 sec, 0.005354/0 sec, 0.005243/0 sec, 0.00545/0 sec, 0.005237/0 sec, 0.005391/0 sec, 0.005248/0 sec, 0.005407/0 sec, 0.005271/0 sec, 0.007995/0 sec, 0.005282/0 sec, 0.00688/0 sec, 0.006791/0 sec, 0.006966/0 sec, 0.006803/0 sec, 0.007038/0 sec, 0.008394/0 sec )
[LOG] Nr of iterations: 190 (5, 8, 2, 2, 1, 2, 2, 2, 2, 1, 1, 2, 2, 2, 2, 2, 2, 2, 1, 8, 15, 2, 5, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 1, 2, 2, 2, 2, 2, 2, 1, 7, 1, 1, 0, 1, 1, 1, 1, 0, 0, 1, 1, 1, 1, 1, 1, 1, 0, 6, 14, 1, 3, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.143898/0 sec (0.003719/0.003719 sec, 0.006005/0.006005 sec, 0.001972/0.001972 sec, 0.001741/0.001741 sec, 0.001176/0.001176 sec, 0.001742/0.001742 sec, 0.001763/0.001763 sec, 0.001823/0.001823 sec, 0.001801/0.001801 sec, 0.001404/0.001404 sec, 0.001185/0.001185 sec, 0.001728/0.001728 sec, 0.001835/0.001835 sec, 0.001614/0.001614 sec, 0.001713/0.001713 sec, 0.001876/0.001876 sec, 0.001597/0.001597 sec, 0.001585/0.001585 sec, 0.001046/0.001046 sec, 0.006781/0.006781 sec, 0.007958/0.007958 sec, 0.001282/0.001282 sec, 0.004474/0.004474 sec, 0.001198/0.001198 sec, 0.001152/0.001152 sec, 0.001068/0.001068 sec, 0.00114/0.00114 sec, 0.001148/0.001148 sec, 0.001203/0.001203 sec, 0.001109/0.001109 sec, 0.001323/0.001323 sec, 0.001221/0.001221 sec, 0.001096/0.001096 sec, 0.001114/0.001114 sec, 0.001142/0.001142 sec, 0.00105/0.00105 sec, 0.001064/0.001064 sec, 0.001258/0.001258 sec, 0.001149/0.001149 sec, 0.001711/0.001711 sec, 0.001121/0.001121 sec, 0.001169/0.001169 sec, 0.001166/0.001166 sec, 0.001055/0.001055 sec, 0.001055/0.001055 sec, 0.00101/0.00101 sec, 0.001134/0.001134 sec, 0.00118/0.00118 sec, 0.001084/0.001084 sec, 0.001186/0.001186 sec, 0.001148/0.001148 sec, 0.001104/0.001104 sec, 0.001153/0.001153 sec, 0.001139/0.001139 sec, 0.00108/0.00108 sec, 0.001109/0.001109 sec, 0.001194/0.001194 sec, 0.001154/0.001154 sec, 0.001069/0.001069 sec, 0.001099/0.001099 sec, 0.001031/0.001031 sec, 0.001249/0.001249 sec, 0.00111/0.00111 sec, 0.001168/0.001168 sec, 0.001094/0.001094 sec, 0.001119/0.001119 sec, 0.0011/0.0011 sec, 0.001125/0.001125 sec, 0.001115/0.001115 sec, 0.001102/0.001102 sec, 0.001179/0.001179 sec, 0.001137/0.001137 sec, 0.001188/0.001188 sec, 0.002845/0.002845 sec, 0.001174/0.001174 sec, 0.001866/0.001866 sec, 0.00173/0.00173 sec, 0.001828/0.001828 sec, 0.001734/0.001734 sec, 0.001693/0.001693 sec, 0.001863/0.001863 sec, 0.001339/0.001339 sec, 0.002273/0.002273 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 0.003076/0.003076 sec, 0.003791/0.003791 sec, 1e-06/1e-06 sec, 0.001252/0.001252 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000982/0.000982 sec, 0/0 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 0.001347/0.001347 sec )
[LOG] Total clause minimization time: 0.127728/0 sec (0.004984/0.004984 sec, 0.011689/0.011689 sec, 0.001188/0.001188 sec, 0.001529/0.001529 sec, 0/0 sec, 0.001584/0.001584 sec, 0.001521/0.001521 sec, 0.001547/0.001547 sec, 0.00157/0.00157 sec, 0/0 sec, 0/0 sec, 0.001196/0.001196 sec, 0.001557/0.001557 sec, 0.001163/0.001163 sec, 0.001465/0.001465 sec, 0.001592/0.001592 sec, 0.001573/0.001573 sec, 0.001703/0.001703 sec, 0/0 sec, 0.018942/0.018942 sec, 0.006729/0.006729 sec, 0.00103/0.00103 sec, 0.00587/0.00587 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.002543/0.002543 sec, 0/0 sec, 0.001659/0.001659 sec, 0.001668/0.001668 sec, 0.0014/0.0014 sec, 0.001373/0.001373 sec, 0.001943/0.001943 sec, 0.001412/0.001412 sec, 0.001339/0.001339 sec, 0.004557/0.004557 sec, 0.001329/0.001329 sec, 0.001432/0.001432 sec, 0/0 sec, 0.001263/0.001263 sec, 0.001254/0.001254 sec, 0.001309/0.001309 sec, 0.001429/0.001429 sec, 0/0 sec, 0/0 sec, 0.001284/0.001284 sec, 0.00141/0.00141 sec, 0.001304/0.001304 sec, 0.001451/0.001451 sec, 0.001278/0.001278 sec, 0.00128/0.00128 sec, 0.001246/0.001246 sec, 0/0 sec, 0.00694/0.00694 sec, 0.002665/0.002665 sec, 0.001496/0.001496 sec, 0.002656/0.002656 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.001642/0.001642 sec, 0/0 sec, 0.001456/0.001456 sec, 0.001435/0.001435 sec, 0.001406/0.001406 sec, 0.001407/0.001407 sec, 0.001467/0.001467 sec, 0.001563/0.001563 sec )
[LOG] Total clause size reduction: 103162 --> 122 (9744 --> 4, 13769 --> 17, 1967 --> 0, 1970 --> 0, 0 --> 0, 1977 --> 0, 1981 --> 0, 1985 --> 0, 1993 --> 0, 0 --> 0, 0 --> 0, 1914 --> 0, 1918 --> 0, 1926 --> 0, 1934 --> 0, 1942 --> 0, 1950 --> 0, 1993 --> 0, 0 --> 0, 10290 --> 26, 20524 --> 14, 1466 --> 0, 5920 --> 8, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1449 --> 1, 0 --> 0, 2388 --> 0, 2416 --> 0, 2424 --> 0, 2419 --> 0, 2420 --> 0, 2423 --> 1, 1 --> 1, 17 --> 10, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 21 --> 19, 14 --> 14, 0 --> 0, 5 --> 5, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1 --> 1 )
[LOG] Average clause size reduction: 542.958 --> 0.642105 (1948.8 --> 0.8, 1721.12 --> 2.125, 983.5 --> 0, 985 --> 0, 0 --> 0, 988.5 --> 0, 990.5 --> 0, 992.5 --> 0, 996.5 --> 0, 0 --> 0, 0 --> 0, 957 --> 0, 959 --> 0, 963 --> 0, 967 --> 0, 971 --> 0, 975 --> 0, 996.5 --> 0, 0 --> 0, 1286.25 --> 3.25, 1368.27 --> 0.933333, 733 --> 0, 1184 --> 1.6, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 724.5 --> 0.5, 0 --> 0, 1194 --> 0, 1208 --> 0, 1212 --> 0, 1209.5 --> 0, 1210 --> 0, 1211.5 --> 0.5, 1 --> 1, 2.42857 --> 1.42857, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 3.5 --> 3.16667, 1 --> 1, 0 --> 0, 1.66667 --> 1.66667, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1 --> 1 )
[LOG] Overall execution time: 2.93902 sec CPU time.
[LOG] Overall execution time: 3 sec real time.
Synthesis time: 3.14 sec (Real time) / 3.08 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.36 sec (Real time) / 0.36 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.26 sec (Real time) / 1.23 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2449 180 327 1 1942
Raw AIGER output size: aag 2904 98 327 1 2473
=====================  driver_b8y.aag =====================
[LOG] Relation determinization time: 2.197 sec CPU time.
[LOG] Relation determinization time: 3 sec real time.
[LOG] Final circuit size: 545 new AND gates.
[LOG] Size before ABC: 782 AND gates.
[LOG] Size after ABC: 468 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.94053/3 sec (0.028856/0 sec, 0.018093/1 sec, 0.016944/0 sec, 0.016938/0 sec, 0.017398/0 sec, 0.017446/0 sec, 0.017719/0 sec, 0.017862/0 sec, 0.018861/0 sec, 0.01878/0 sec, 0.019797/0 sec, 0.019077/0 sec, 0.01895/0 sec, 0.019/0 sec, 0.017876/0 sec, 0.019643/0 sec, 0.017663/0 sec, 0.018093/0 sec, 0.017882/0 sec, 0.018003/0 sec, 0.018012/0 sec, 0.018021/0 sec, 0.016846/0 sec, 0.018006/0 sec, 0.018022/0 sec, 0.017973/0 sec, 0.018318/0 sec, 0.018338/0 sec, 0.018256/0 sec, 0.018354/0 sec, 0.018296/0 sec, 0.018465/0 sec, 0.018136/0 sec, 0.017612/0 sec, 0.017896/0 sec, 0.017844/0 sec, 0.018163/0 sec, 0.018014/0 sec, 0.018721/0 sec, 0.019607/0 sec, 0.01766/0 sec, 0.018871/0 sec, 0.01896/0 sec, 0.018756/0 sec, 0.018732/0 sec, 0.018774/0 sec, 0.018486/0 sec, 0.01868/0 sec, 0.018222/0 sec, 0.018937/0 sec, 0.018806/1 sec, 0.020114/0 sec, 0.018116/0 sec, 0.019614/0 sec, 0.01993/0 sec, 0.019477/0 sec, 0.02028/0 sec, 0.018929/0 sec, 0.01848/0 sec, 0.018513/0 sec, 0.018101/0 sec, 0.017988/0 sec, 0.018123/0 sec, 0.018035/0 sec, 0.018831/0 sec, 0.018875/0 sec, 0.01882/0 sec, 0.018615/0 sec, 0.018658/0 sec, 0.018715/0 sec, 0.018635/0 sec, 0.018711/0 sec, 0.018664/0 sec, 0.018306/0 sec, 0.01708/0 sec, 0.019236/0 sec, 0.047393/0 sec, 0.019674/0 sec, 0.016933/0 sec, 0.029181/0 sec, 0.019568/0 sec, 0.008589/0 sec, 0.005887/0 sec, 0.005506/0 sec, 0.005577/0 sec, 0.005459/0 sec, 0.005557/0 sec, 0.005489/0 sec, 0.005528/0 sec, 0.006387/0 sec, 0.004362/0 sec, 0.005387/0 sec, 0.005493/0 sec, 0.005487/0 sec, 0.005473/0 sec, 0.00542/0 sec, 0.006827/0 sec, 0.004305/0 sec, 0.004332/0 sec, 0.004193/0 sec, 0.004277/0 sec, 0.004179/0 sec, 0.00427/0 sec, 0.004188/0 sec, 0.004213/0 sec, 0.004196/0 sec, 0.004253/0 sec, 0.004186/0 sec, 0.004682/0 sec, 0.004102/0 sec, 0.004177/0 sec, 0.004164/0 sec, 0.004167/0 sec, 0.004161/0 sec, 0.004201/0 sec, 0.004178/0 sec, 0.0042/0 sec, 0.004197/0 sec, 0.004184/0 sec, 0.004196/0 sec, 0.004201/0 sec, 0.004156/0 sec, 0.004177/0 sec, 0.004154/0 sec, 0.004193/0 sec, 0.004115/0 sec, 0.004198/0 sec, 0.004361/0 sec, 0.004413/0 sec, 0.004432/0 sec, 0.00545/0 sec, 0.005552/0 sec, 0.005671/0 sec, 0.004341/0 sec, 0.005405/0 sec, 0.005516/0 sec, 0.005462/0 sec, 0.005454/0 sec, 0.004578/0 sec, 0.00442/0 sec, 0.004275/0 sec, 0.004229/1 sec, 0.004214/0 sec, 0.004178/0 sec, 0.004306/0 sec, 0.004208/0 sec, 0.004335/0 sec, 0.004195/0 sec, 0.004248/0 sec, 0.004166/0 sec, 0.004255/0 sec, 0.004201/0 sec, 0.004165/0 sec, 0.004222/0 sec, 0.004254/0 sec, 0.004169/0 sec, 0.004243/0 sec, 0.012905/0 sec, 0.006854/0 sec, 0.005461/0 sec, 0.010897/0 sec, 0.004416/0 sec )
[LOG] Nr of iterations: 179 (7, 3, 2, 2, 2, 2, 2, 2, 2, 1, 2, 2, 2, 2, 2, 3, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 2, 2, 1, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 15, 4, 2, 8, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 10, 3, 1, 7, 0 )
[LOG] Total clause computation time: 0.096702/0 sec (0.004159/0.004159 sec, 0.00163/0.00163 sec, 0.001291/0.001291 sec, 0.001311/0.001311 sec, 0.001244/0.001244 sec, 0.001258/0.001258 sec, 0.00128/0.00128 sec, 0.001286/0.001286 sec, 0.00123/0.00123 sec, 0.000691/0.000691 sec, 0.001176/0.001176 sec, 0.001218/0.001218 sec, 0.001189/0.001189 sec, 0.001195/0.001195 sec, 0.001194/0.001194 sec, 0.002394/0.002394 sec, 0.000623/0.000623 sec, 0.000649/0.000649 sec, 0.000643/0.000643 sec, 0.000656/0.000656 sec, 0.000656/0.000656 sec, 0.000655/0.000655 sec, 0.000678/0.000678 sec, 0.000695/0.000695 sec, 0.000657/0.000657 sec, 0.000679/0.000679 sec, 0.000686/0.000686 sec, 0.000651/0.000651 sec, 0.000646/0.000646 sec, 0.000651/0.000651 sec, 0.000659/0.000659 sec, 0.00069/0.00069 sec, 0.000631/0.000631 sec, 0.000661/0.000661 sec, 0.000676/0.000676 sec, 0.000674/0.000674 sec, 0.000659/0.000659 sec, 0.000646/0.000646 sec, 0.000749/0.000749 sec, 0.00069/0.00069 sec, 0.000689/0.000689 sec, 0.000677/0.000677 sec, 0.000666/0.000666 sec, 0.000685/0.000685 sec, 0.00068/0.00068 sec, 0.000677/0.000677 sec, 0.000668/0.000668 sec, 0.000664/0.000664 sec, 0.000649/0.000649 sec, 0.001254/0.001254 sec, 0.001347/0.001347 sec, 0.001285/0.001285 sec, 0.000763/0.000763 sec, 0.001313/0.001313 sec, 0.001263/0.001263 sec, 0.001311/0.001311 sec, 0.001278/0.001278 sec, 0.001152/0.001152 sec, 0.000684/0.000684 sec, 0.000667/0.000667 sec, 0.000669/0.000669 sec, 0.000684/0.000684 sec, 0.000697/0.000697 sec, 0.00065/0.00065 sec, 0.000719/0.000719 sec, 0.000685/0.000685 sec, 0.000732/0.000732 sec, 0.00069/0.00069 sec, 0.000697/0.000697 sec, 0.000696/0.000696 sec, 0.000681/0.000681 sec, 0.000657/0.000657 sec, 0.000668/0.000668 sec, 0.00066/0.00066 sec, 0.001881/0.001881 sec, 0.001521/0.001521 sec, 0.007969/0.007969 sec, 0.001896/0.001896 sec, 0.001033/0.001033 sec, 0.004621/0.004621 sec, 0.001219/0.001219 sec, 0.00121/0.00121 sec, 0/0 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0.000989/0.000989 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0.000847/0.000847 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.002847/0.002847 sec, 0.000923/0.000923 sec, 0/0 sec, 0.002074/0.002074 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.112199/0 sec (0.010427/0.010427 sec, 0.002458/0.002458 sec, 0.00132/0.00132 sec, 0.001128/0.001128 sec, 0.001342/0.001342 sec, 0.001308/0.001308 sec, 0.001206/0.001206 sec, 0.001297/0.001297 sec, 0.001156/0.001156 sec, 0/0 sec, 0.000984/0.000984 sec, 0.000998/0.000998 sec, 0.001122/0.001122 sec, 0.00068/0.00068 sec, 0.001634/0.001634 sec, 0.002242/0.002242 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.001087/0.001087 sec, 0.000856/0.000856 sec, 0.001031/0.001031 sec, 0/0 sec, 0.00095/0.00095 sec, 0.001161/0.001161 sec, 0.000927/0.000927 sec, 0.001447/0.001447 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.024598/0.024598 sec, 0.002361/0.002361 sec, 0.000907/0.000907 sec, 0.009548/0.009548 sec, 0/0 sec, 0.000961/0.000961 sec, 0.001404/0.001404 sec, 0.001118/0.001118 sec, 0.001128/0.001128 sec, 0.001106/0.001106 sec, 0.001151/0.001151 sec, 0.001146/0.001146 sec, 0.001106/0.001106 sec, 0.001015/0.001015 sec, 0/0 sec, 0.001166/0.001166 sec, 0.001138/0.001138 sec, 0.00114/0.00114 sec, 0.001092/0.001092 sec, 0.001087/0.001087 sec, 0.001522/0.001522 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.001163/0.001163 sec, 0.001181/0.001181 sec, 0.001138/0.001138 sec, 0/0 sec, 0.0011/0.0011 sec, 0.001157/0.001157 sec, 0.00108/0.00108 sec, 0.001122/0.001122 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.00578/0.00578 sec, 0.001393/0.001393 sec, 0.001187/0.001187 sec, 0.004443/0.004443 sec, 0/0 sec )
[LOG] Total clause size reduction: 82914 --> 131 (10458 --> 18, 3484 --> 2, 1747 --> 0, 1754 --> 0, 1761 --> 0, 1768 --> 0, 1775 --> 0, 1782 --> 0, 2023 --> 1, 0 --> 0, 2030 --> 0, 2030 --> 0, 2030 --> 0, 2030 --> 0, 1742 --> 0, 3484 --> 2, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1773 --> 0, 1773 --> 0, 1775 --> 0, 0 --> 0, 1779 --> 0, 1781 --> 0, 1783 --> 0, 1785 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 17108 --> 43, 3657 --> 3, 1218 --> 0, 8533 --> 16, 0 --> 0, 1 --> 1, 1 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 2 --> 2, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 27 --> 23, 3 --> 3, 0 --> 0, 16 --> 16, 0 --> 0 )
[LOG] Average clause size reduction: 463.207 --> 0.731844 (1494 --> 2.57143, 1161.33 --> 0.666667, 873.5 --> 0, 877 --> 0, 880.5 --> 0, 884 --> 0, 887.5 --> 0, 891 --> 0, 1011.5 --> 0.5, 0 --> 0, 1015 --> 0, 1015 --> 0, 1015 --> 0, 1015 --> 0, 871 --> 0, 1161.33 --> 0.666667, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 886.5 --> 0, 886.5 --> 0, 887.5 --> 0, 0 --> 0, 889.5 --> 0, 890.5 --> 0, 891.5 --> 0, 892.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1140.53 --> 2.86667, 914.25 --> 0.75, 609 --> 0, 1066.62 --> 2, 0 --> 0, 1 --> 1, 1 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 2.7 --> 2.3, 1 --> 1, 0 --> 0, 2.28571 --> 2.28571, 0 --> 0 )
[LOG] Overall execution time: 2.21007 sec CPU time.
[LOG] Overall execution time: 3 sec real time.
Synthesis time: 2.41 sec (Real time) / 2.35 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.29 sec (Real time) / 0.28 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.28 sec (Real time) / 0.26 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2041 179 241 1 1621
Raw AIGER output size: aag 2509 98 241 1 2166
=====================  driver_c8y.aag =====================
[LOG] Relation determinization time: 0.18856 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 66 new AND gates.
[LOG] Size before ABC: 91 AND gates.
[LOG] Size after ABC: 46 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.163085/1 sec (0.008327/1 sec, 0.005175/0 sec, 0.005007/0 sec, 0.005204/0 sec, 0.004557/0 sec, 0.004404/0 sec, 0.004411/0 sec, 0.004426/0 sec, 0.004434/0 sec, 0.004368/0 sec, 0.004733/0 sec, 0.004424/0 sec, 0.004548/0 sec, 0.004577/0 sec, 0.004806/0 sec, 0.004586/0 sec, 0.004542/0 sec, 0.004609/0 sec, 0.004812/0 sec, 0.008043/0 sec, 0.005789/0 sec, 0.00489/0 sec, 0.006169/0 sec, 0.004829/0 sec, 0.002675/0 sec, 0.001743/0 sec, 0.001732/0 sec, 0.002424/0 sec, 0.001365/0 sec, 0.001384/0 sec, 0.001364/0 sec, 0.001359/0 sec, 0.001368/0 sec, 0.001369/0 sec, 0.001352/0 sec, 0.001359/0 sec, 0.001403/0 sec, 0.001364/0 sec, 0.001369/0 sec, 0.001377/0 sec, 0.001353/0 sec, 0.001374/0 sec, 0.001353/0 sec, 0.003727/0 sec, 0.002579/0 sec, 0.001797/0 sec, 0.002783/0 sec, 0.001442/0 sec )
[LOG] Nr of iterations: 57 (5, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 5, 4, 2, 4, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 4, 3, 1, 3, 0 )
[LOG] Total clause computation time: 0.011585/0 sec (0.000936/0.000936 sec, 0.000427/0.000427 sec, 0.000359/0.000359 sec, 0.000411/0.000411 sec, 0.000182/0.000182 sec, 0.000177/0.000177 sec, 0.000179/0.000179 sec, 0.00018/0.00018 sec, 0.000182/0.000182 sec, 0.000272/0.000272 sec, 0.000625/0.000625 sec, 0.000179/0.000179 sec, 0.000193/0.000193 sec, 0.000192/0.000192 sec, 0.00019/0.00019 sec, 0.000203/0.000203 sec, 0.000189/0.000189 sec, 0.000339/0.000339 sec, 0.00055/0.00055 sec, 0.001005/0.001005 sec, 0.000788/0.000788 sec, 0.000369/0.000369 sec, 0.000634/0.000634 sec, 0.000592/0.000592 sec, 0.000423/0.000423 sec, 0/0 sec, 0/0 sec, 0.000308/0.000308 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000647/0.000647 sec, 0.000411/0.000411 sec, 0/0 sec, 0.000443/0.000443 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.015269/0 sec (0.002652/0.002652 sec, 0.000459/0.000459 sec, 0.000436/0.000436 sec, 0.000686/0.000686 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.002941/0.002941 sec, 0.000751/0.000751 sec, 0.0003/0.0003 sec, 0.001393/0.001393 sec, 0/0 sec, 0.000485/0.000485 sec, 0.000347/0.000347 sec, 0.000341/0.000341 sec, 0.000725/0.000725 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.00167/0.00167 sec, 0.000755/0.000755 sec, 0.000398/0.000398 sec, 0.00093/0.00093 sec, 0/0 sec )
[LOG] Total clause size reduction: 8935 --> 59 (2440 --> 12, 609 --> 0, 614 --> 0, 606 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1696 --> 13, 1263 --> 3, 425 --> 0, 1257 --> 6, 0 --> 0, 2 --> 2, 0 --> 0, 0 --> 0, 1 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 13 --> 12, 3 --> 3, 0 --> 0, 6 --> 6, 0 --> 0 )
[LOG] Average clause size reduction: 156.754 --> 1.03509 (488 --> 2.4, 304.5 --> 0, 307 --> 0, 303 --> 0.5, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 339.2 --> 2.6, 315.75 --> 0.75, 212.5 --> 0, 314.25 --> 1.5, 0 --> 0, 2 --> 2, 0 --> 0, 0 --> 0, 1 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 3.25 --> 3, 1 --> 1, 0 --> 0, 2 --> 2, 0 --> 0 )
[LOG] Overall execution time: 0.193166 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.34 sec (Real time) / 0.30 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.10 sec (Real time) / 0.10 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 720 52 80 1 588
Raw AIGER output size: aag 766 28 80 1 654
=====================  driver_d8y.aag =====================
[LOG] Relation determinization time: 0.138405 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 41 new AND gates.
[LOG] Size before ABC: 57 AND gates.
[LOG] Size after ABC: 18 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.118959/0 sec (0.005403/0 sec, 0.003691/0 sec, 0.003668/0 sec, 0.00369/0 sec, 0.003158/0 sec, 0.003197/0 sec, 0.003144/0 sec, 0.003126/0 sec, 0.003261/0 sec, 0.003251/0 sec, 0.00356/0 sec, 0.003321/0 sec, 0.003256/0 sec, 0.003218/0 sec, 0.00325/0 sec, 0.00321/0 sec, 0.003224/0 sec, 0.003272/0 sec, 0.003365/0 sec, 0.005627/0 sec, 0.004291/0 sec, 0.003743/0 sec, 0.004689/0 sec, 0.003939/0 sec, 0.00279/0 sec, 0.001573/0 sec, 0.001425/0 sec, 0.00166/0 sec, 0.001044/0 sec, 0.001024/0 sec, 0.001054/0 sec, 0.001055/0 sec, 0.001043/0 sec, 0.001027/0 sec, 0.001057/0 sec, 0.001042/0 sec, 0.001048/0 sec, 0.001039/0 sec, 0.001064/0 sec, 0.001031/0 sec, 0.001053/0 sec, 0.001063/0 sec, 0.00105/0 sec, 0.00205/0 sec, 0.001781/0 sec, 0.001403/0 sec, 0.001975/0 sec, 0.001054/0 sec )
[LOG] Nr of iterations: 54 (3, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 5, 4, 2, 4, 1, 2, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 2, 3, 1, 3, 0 )
[LOG] Total clause computation time: 0.008686/0 sec (0.000522/0.000522 sec, 0.000306/0.000306 sec, 0.00029/0.00029 sec, 0.000299/0.000299 sec, 0.000158/0.000158 sec, 0.000151/0.000151 sec, 0.000149/0.000149 sec, 0.000153/0.000153 sec, 0.000151/0.000151 sec, 0.000232/0.000232 sec, 0.000471/0.000471 sec, 0.00015/0.00015 sec, 0.00017/0.00017 sec, 0.000155/0.000155 sec, 0.000167/0.000167 sec, 0.000153/0.000153 sec, 0.000156/0.000156 sec, 0.000263/0.000263 sec, 0.000296/0.000296 sec, 0.000818/0.000818 sec, 0.000479/0.000479 sec, 0.000265/0.000265 sec, 0.000562/0.000562 sec, 0.000619/0.000619 sec, 0.000357/0.000357 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0.000206/0.000206 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000447/0.000447 sec, 0.000255/0.000255 sec, 0/0 sec, 0.000284/0.000284 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.010167/0 sec (0.001307/0.001307 sec, 0.000342/0.000342 sec, 0.000356/0.000356 sec, 0.000381/0.000381 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.00182/0.00182 sec, 0.00065/0.00065 sec, 0.000314/0.000314 sec, 0.00097/0.00097 sec, 0/0 sec, 0.000925/0.000925 sec, 0.000415/0.000415 sec, 0.000348/0.000348 sec, 0.000411/0.000411 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000535/0.000535 sec, 0.000435/0.000435 sec, 0.000338/0.000338 sec, 0.00062/0.00062 sec, 0/0 sec )
[LOG] Total clause size reduction: 6016 --> 42 (932 --> 7, 465 --> 0, 470 --> 0, 522 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1304 --> 10, 969 --> 3, 327 --> 0, 1008 --> 4, 0 --> 0, 7 --> 5, 0 --> 0, 0 --> 0, 1 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 4 --> 4, 3 --> 3, 0 --> 0, 4 --> 4, 0 --> 0 )
[LOG] Average clause size reduction: 111.407 --> 0.777778 (310.667 --> 2.33333, 232.5 --> 0, 235 --> 0, 261 --> 0.5, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 260.8 --> 2, 242.25 --> 0.75, 163.5 --> 0, 252 --> 1, 0 --> 0, 3.5 --> 2.5, 0 --> 0, 0 --> 0, 1 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 2 --> 2, 1 --> 1, 0 --> 0, 1.33333 --> 1.33333, 0 --> 0 )
[LOG] Overall execution time: 0.14215 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.29 sec (Real time) / 0.24 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 536 40 56 1 440
Raw AIGER output size: aag 554 16 56 1 481
