#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000028c8e557860 .scope module, "controller_tb" "controller_tb" 2 4;
 .timescale -9 -12;
v0000028c8e5b7900_0 .net "ALUControl", 1 0, v0000028c8e5b3120_0;  1 drivers
v0000028c8e5b6780_0 .var "ALUFlags", 3 0;
v0000028c8e5b6d20_0 .net "ALUSrcA", 1 0, L_0000028c8e5b7040;  1 drivers
v0000028c8e5b68c0_0 .net "ALUSrcB", 1 0, L_0000028c8e5b6960;  1 drivers
v0000028c8e5b74a0_0 .net "AdrSrc", 0 0, L_0000028c8e5b6320;  1 drivers
v0000028c8e5b75e0_0 .net "IRWrite", 0 0, L_0000028c8e5b7680;  1 drivers
v0000028c8e5b6f00_0 .net "ImmSrc", 1 0, L_0000028c8e552a00;  1 drivers
v0000028c8e5b7e00_0 .var "Instr", 31 12;
v0000028c8e5b7ea0_0 .net "MemWrite", 0 0, L_0000028c8e552d80;  1 drivers
v0000028c8e5b6b40_0 .net "PCWrite", 0 0, L_0000028c8e552e60;  1 drivers
v0000028c8e5b6dc0_0 .net "RegSrc", 1 0, v0000028c8e5b4ca0_0;  1 drivers
v0000028c8e5b7c20_0 .net "RegWrite", 0 0, L_0000028c8e552d10;  1 drivers
v0000028c8e5b7860_0 .net "ResultSrc", 1 0, L_0000028c8e5b6fa0;  1 drivers
v0000028c8e5b6e60_0 .var "clk", 0 0;
v0000028c8e5b7a40_0 .var "reset", 0 0;
S_0000028c8e522de0 .scope module, "c" "controller" 2 25, 3 1 0, S_0000028c8e557860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 20 "Instr";
    .port_info 3 /INPUT 4 "ALUFlags";
    .port_info 4 /OUTPUT 1 "PCWrite";
    .port_info 5 /OUTPUT 1 "MemWrite";
    .port_info 6 /OUTPUT 1 "RegWrite";
    .port_info 7 /OUTPUT 1 "IRWrite";
    .port_info 8 /OUTPUT 1 "AdrSrc";
    .port_info 9 /OUTPUT 2 "RegSrc";
    .port_info 10 /OUTPUT 2 "ALUSrcA";
    .port_info 11 /OUTPUT 2 "ALUSrcB";
    .port_info 12 /OUTPUT 2 "ResultSrc";
    .port_info 13 /OUTPUT 2 "ImmSrc";
    .port_info 14 /OUTPUT 2 "ALUControl";
v0000028c8e5b4f20_0 .net "ALUControl", 1 0, v0000028c8e5b3120_0;  alias, 1 drivers
v0000028c8e5b4340_0 .net "ALUFlags", 3 0, v0000028c8e5b6780_0;  1 drivers
v0000028c8e5b4700_0 .net "ALUSrcA", 1 0, L_0000028c8e5b7040;  alias, 1 drivers
v0000028c8e5b3c60_0 .net "ALUSrcB", 1 0, L_0000028c8e5b6960;  alias, 1 drivers
v0000028c8e5b3d00_0 .net "AdrSrc", 0 0, L_0000028c8e5b6320;  alias, 1 drivers
v0000028c8e5b3e40_0 .net "FlagW", 1 0, v0000028c8e5b3580_0;  1 drivers
v0000028c8e5b47a0_0 .net "IRWrite", 0 0, L_0000028c8e5b7680;  alias, 1 drivers
v0000028c8e5b4e80_0 .net "ImmSrc", 1 0, L_0000028c8e552a00;  alias, 1 drivers
v0000028c8e5b31c0_0 .net "Instr", 31 12, v0000028c8e5b7e00_0;  1 drivers
v0000028c8e5b3260_0 .net "MemW", 0 0, L_0000028c8e5b7180;  1 drivers
v0000028c8e5b3300_0 .net "MemWrite", 0 0, L_0000028c8e552d80;  alias, 1 drivers
v0000028c8e5b3620_0 .net "NextPC", 0 0, L_0000028c8e5b6be0;  1 drivers
v0000028c8e5b36c0_0 .net "PCS", 0 0, L_0000028c8e552530;  1 drivers
v0000028c8e5b3800_0 .net "PCWrite", 0 0, L_0000028c8e552e60;  alias, 1 drivers
v0000028c8e5b38a0_0 .net "RegSrc", 1 0, v0000028c8e5b4ca0_0;  alias, 1 drivers
v0000028c8e554a70_0 .net "RegW", 0 0, L_0000028c8e5b60a0;  1 drivers
v0000028c8e5b7ae0_0 .net "RegWrite", 0 0, L_0000028c8e552d10;  alias, 1 drivers
v0000028c8e5b66e0_0 .net "ResultSrc", 1 0, L_0000028c8e5b6fa0;  alias, 1 drivers
v0000028c8e5b6820_0 .net "clk", 0 0, v0000028c8e5b6e60_0;  1 drivers
v0000028c8e5b6500_0 .net "reset", 0 0, v0000028c8e5b7a40_0;  1 drivers
L_0000028c8e5b6aa0 .part v0000028c8e5b7e00_0, 14, 2;
L_0000028c8e5b72c0 .part v0000028c8e5b7e00_0, 8, 6;
L_0000028c8e5b7cc0 .part v0000028c8e5b7e00_0, 0, 4;
L_0000028c8e5b6460 .part v0000028c8e5b7e00_0, 16, 4;
S_0000028c8e523070 .scope module, "cl" "condlogic" 3 60, 3 283 0, S_0000028c8e522de0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "Cond";
    .port_info 3 /INPUT 4 "ALUFlags";
    .port_info 4 /INPUT 2 "FlagW";
    .port_info 5 /INPUT 1 "PCS";
    .port_info 6 /INPUT 1 "NextPC";
    .port_info 7 /INPUT 1 "RegW";
    .port_info 8 /INPUT 1 "MemW";
    .port_info 9 /OUTPUT 1 "PCWrite";
    .port_info 10 /OUTPUT 1 "RegWrite";
    .port_info 11 /OUTPUT 1 "MemWrite";
L_0000028c8e5526f0 .functor AND 2, v0000028c8e5b3580_0, L_0000028c8e5b7d60, C4<11>, C4<11>;
L_0000028c8e552ca0 .functor AND 2, v0000028c8e5b3580_0, L_0000028c8e5b63c0, C4<11>, C4<11>;
L_0000028c8e552d10 .functor AND 1, L_0000028c8e5b60a0, v0000028c8e554c50_0, C4<1>, C4<1>;
L_0000028c8e552d80 .functor AND 1, L_0000028c8e5b7180, v0000028c8e554c50_0, C4<1>, C4<1>;
L_0000028c8e552ae0 .functor AND 1, L_0000028c8e552530, v0000028c8e554c50_0, C4<1>, C4<1>;
L_0000028c8e552e60 .functor OR 1, L_0000028c8e552ae0, L_0000028c8e5b6be0, C4<0>, C4<0>;
v0000028c8e5565f0_0 .net "ALUFlags", 3 0, v0000028c8e5b6780_0;  alias, 1 drivers
v0000028c8e554f70_0 .net "Cond", 3 0, L_0000028c8e5b6460;  1 drivers
v0000028c8e5556f0_0 .net "CondEx", 0 0, v0000028c8e554c50_0;  1 drivers
v0000028c8e556690_0 .net "FlagW", 1 0, v0000028c8e5b3580_0;  alias, 1 drivers
RS_0000028c8e55a068 .resolv tri, v0000028c8e5558d0_0, L_0000028c8e552ca0;
v0000028c8e555650_0 .net8 "FlagWrite", 1 0, RS_0000028c8e55a068;  2 drivers
v0000028c8e555330_0 .net "Flags", 3 0, L_0000028c8e5b7220;  1 drivers
v0000028c8e555830_0 .net "MemW", 0 0, L_0000028c8e5b7180;  alias, 1 drivers
v0000028c8e555470_0 .net "MemWrite", 0 0, L_0000028c8e552d80;  alias, 1 drivers
v0000028c8e555510_0 .net "NextPC", 0 0, L_0000028c8e5b6be0;  alias, 1 drivers
v0000028c8e555970_0 .net "PCS", 0 0, L_0000028c8e552530;  alias, 1 drivers
v0000028c8e555ab0_0 .net "PCWrite", 0 0, L_0000028c8e552e60;  alias, 1 drivers
v0000028c8e5555b0_0 .net "RegW", 0 0, L_0000028c8e5b60a0;  alias, 1 drivers
v0000028c8e554930_0 .net "RegWrite", 0 0, L_0000028c8e552d10;  alias, 1 drivers
v0000028c8e555bf0_0 .net *"_ivl_13", 1 0, L_0000028c8e5b7d60;  1 drivers
v0000028c8e555c90_0 .net *"_ivl_17", 1 0, L_0000028c8e5b63c0;  1 drivers
v0000028c8e556730_0 .net *"_ivl_25", 0 0, L_0000028c8e552ae0;  1 drivers
v0000028c8e5549d0_0 .net "clk", 0 0, v0000028c8e5b6e60_0;  alias, 1 drivers
v0000028c8e5553d0_0 .net "reset", 0 0, v0000028c8e5b7a40_0;  alias, 1 drivers
L_0000028c8e5b70e0 .part RS_0000028c8e55a068, 1, 1;
L_0000028c8e5b7f40 .part v0000028c8e5b6780_0, 2, 2;
L_0000028c8e5b6140 .part RS_0000028c8e55a068, 0, 1;
L_0000028c8e5b79a0 .part v0000028c8e5b6780_0, 0, 2;
L_0000028c8e5b7220 .concat8 [ 2 2 0 0], v0000028c8e556370_0, v0000028c8e5551f0_0;
L_0000028c8e5b7d60 .concat [ 1 1 0 0], v0000028c8e554c50_0, v0000028c8e554c50_0;
L_0000028c8e5b63c0 .concat [ 1 1 0 0], v0000028c8e554c50_0, v0000028c8e554c50_0;
S_0000028c8e5400a0 .scope module, "cc" "condcheck" 3 329, 3 352 0, S_0000028c8e523070;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "Cond";
    .port_info 1 /INPUT 4 "Flags";
    .port_info 2 /OUTPUT 1 "CondEx";
L_0000028c8e552df0 .functor BUFZ 4, L_0000028c8e5b7220, C4<0000>, C4<0000>, C4<0000>;
L_0000028c8e552a70 .functor XNOR 1, L_0000028c8e5b6640, L_0000028c8e5b6280, C4<0>, C4<0>;
v0000028c8e555290_0 .net "Cond", 3 0, L_0000028c8e5b6460;  alias, 1 drivers
v0000028c8e554c50_0 .var "CondEx", 0 0;
v0000028c8e556550_0 .net "Flags", 3 0, L_0000028c8e5b7220;  alias, 1 drivers
v0000028c8e5560f0_0 .net *"_ivl_6", 3 0, L_0000028c8e552df0;  1 drivers
v0000028c8e555fb0_0 .net "carry", 0 0, L_0000028c8e5b61e0;  1 drivers
v0000028c8e556230_0 .net "ge", 0 0, L_0000028c8e552a70;  1 drivers
v0000028c8e555790_0 .net "neg", 0 0, L_0000028c8e5b6640;  1 drivers
v0000028c8e556190_0 .net "overflow", 0 0, L_0000028c8e5b6280;  1 drivers
v0000028c8e555a10_0 .net "zero", 0 0, L_0000028c8e5b7b80;  1 drivers
E_0000028c8e54d250/0 .event anyedge, v0000028c8e555290_0, v0000028c8e555a10_0, v0000028c8e555fb0_0, v0000028c8e555790_0;
E_0000028c8e54d250/1 .event anyedge, v0000028c8e556190_0, v0000028c8e556230_0;
E_0000028c8e54d250 .event/or E_0000028c8e54d250/0, E_0000028c8e54d250/1;
L_0000028c8e5b6640 .part L_0000028c8e552df0, 3, 1;
L_0000028c8e5b7b80 .part L_0000028c8e552df0, 2, 1;
L_0000028c8e5b61e0 .part L_0000028c8e552df0, 1, 1;
L_0000028c8e5b6280 .part L_0000028c8e552df0, 0, 1;
S_0000028c8e540230 .scope module, "flagreg0" "flopenr" 3 321, 3 385 0, S_0000028c8e523070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 2 "d";
    .port_info 4 /OUTPUT 2 "q";
P_0000028c8e54df10 .param/l "WIDTH" 0 3 392, +C4<00000000000000000000000000000010>;
v0000028c8e5562d0_0 .net "clk", 0 0, v0000028c8e5b6e60_0;  alias, 1 drivers
v0000028c8e554bb0_0 .net "d", 1 0, L_0000028c8e5b79a0;  1 drivers
v0000028c8e556050_0 .net "en", 0 0, L_0000028c8e5b6140;  1 drivers
v0000028c8e556370_0 .var "q", 1 0;
v0000028c8e554cf0_0 .net "reset", 0 0, v0000028c8e5b7a40_0;  alias, 1 drivers
E_0000028c8e54e010 .event posedge, v0000028c8e554cf0_0, v0000028c8e5562d0_0;
S_0000028c8e5404d0 .scope module, "flagreg1" "flopenr" 3 313, 3 385 0, S_0000028c8e523070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 2 "d";
    .port_info 4 /OUTPUT 2 "q";
P_0000028c8e54d390 .param/l "WIDTH" 0 3 392, +C4<00000000000000000000000000000010>;
v0000028c8e554d90_0 .net "clk", 0 0, v0000028c8e5b6e60_0;  alias, 1 drivers
v0000028c8e554890_0 .net "d", 1 0, L_0000028c8e5b7f40;  1 drivers
v0000028c8e555b50_0 .net "en", 0 0, L_0000028c8e5b70e0;  1 drivers
v0000028c8e5551f0_0 .var "q", 1 0;
v0000028c8e554e30_0 .net "reset", 0 0, v0000028c8e5b7a40_0;  alias, 1 drivers
S_0000028c8e540660 .scope module, "flagwritereg" "flopr" 3 336, 3 406 0, S_0000028c8e523070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 2 "d";
    .port_info 3 /OUTPUT 2 "q";
    .port_info 4 /NODIR 0 "";
P_0000028c8e54d690 .param/l "WIDTH" 0 3 412, +C4<00000000000000000000000000000010>;
v0000028c8e5564b0_0 .net "clk", 0 0, v0000028c8e5b6e60_0;  alias, 1 drivers
v0000028c8e555d30_0 .net "d", 1 0, L_0000028c8e5526f0;  1 drivers
v0000028c8e5558d0_0 .var "q", 1 0;
v0000028c8e554ed0_0 .net "reset", 0 0, v0000028c8e5b7a40_0;  alias, 1 drivers
S_0000028c8e52ebf0 .scope module, "dec" "decode" 3 40, 3 76 0, S_0000028c8e522de0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 2 "Op";
    .port_info 3 /INPUT 6 "Funct";
    .port_info 4 /INPUT 4 "Rd";
    .port_info 5 /OUTPUT 2 "FlagW";
    .port_info 6 /OUTPUT 1 "PCS";
    .port_info 7 /OUTPUT 1 "NextPC";
    .port_info 8 /OUTPUT 1 "RegW";
    .port_info 9 /OUTPUT 1 "MemW";
    .port_info 10 /OUTPUT 1 "IRWrite";
    .port_info 11 /OUTPUT 1 "AdrSrc";
    .port_info 12 /OUTPUT 2 "ResultSrc";
    .port_info 13 /OUTPUT 2 "ALUSrcA";
    .port_info 14 /OUTPUT 2 "ALUSrcB";
    .port_info 15 /OUTPUT 2 "ImmSrc";
    .port_info 16 /OUTPUT 2 "RegSrc";
    .port_info 17 /OUTPUT 2 "ALUControl";
L_0000028c8e5521b0 .functor AND 1, L_0000028c8e5b65a0, L_0000028c8e5b60a0, C4<1>, C4<1>;
L_0000028c8e552530 .functor OR 1, L_0000028c8e5521b0, L_0000028c8e5b6c80, C4<0>, C4<0>;
L_0000028c8e552a00 .functor BUFZ 2, L_0000028c8e5b6aa0, C4<00>, C4<00>, C4<00>;
v0000028c8e5b3120_0 .var "ALUControl", 1 0;
v0000028c8e5b3f80_0 .net "ALUOp", 0 0, L_0000028c8e5b6a00;  1 drivers
v0000028c8e5b42a0_0 .net "ALUSrcA", 1 0, L_0000028c8e5b7040;  alias, 1 drivers
v0000028c8e5b4020_0 .net "ALUSrcB", 1 0, L_0000028c8e5b6960;  alias, 1 drivers
v0000028c8e5b4480_0 .net "AdrSrc", 0 0, L_0000028c8e5b6320;  alias, 1 drivers
v0000028c8e5b4a20_0 .net "Branch", 0 0, L_0000028c8e5b6c80;  1 drivers
v0000028c8e5b3580_0 .var "FlagW", 1 0;
v0000028c8e5b3b20_0 .net "Funct", 5 0, L_0000028c8e5b72c0;  1 drivers
v0000028c8e5b3440_0 .net "IRWrite", 0 0, L_0000028c8e5b7680;  alias, 1 drivers
v0000028c8e5b39e0_0 .net "ImmSrc", 1 0, L_0000028c8e552a00;  alias, 1 drivers
v0000028c8e5b3a80_0 .net "MemW", 0 0, L_0000028c8e5b7180;  alias, 1 drivers
v0000028c8e5b3760_0 .net "NextPC", 0 0, L_0000028c8e5b6be0;  alias, 1 drivers
v0000028c8e5b45c0_0 .net "Op", 1 0, L_0000028c8e5b6aa0;  1 drivers
v0000028c8e5b40c0_0 .net "PCS", 0 0, L_0000028c8e552530;  alias, 1 drivers
v0000028c8e5b4660_0 .net "Rd", 3 0, L_0000028c8e5b7cc0;  1 drivers
v0000028c8e5b4ca0_0 .var "RegSrc", 1 0;
v0000028c8e5b4b60_0 .net "RegW", 0 0, L_0000028c8e5b60a0;  alias, 1 drivers
v0000028c8e5b4d40_0 .net "ResultSrc", 1 0, L_0000028c8e5b6fa0;  alias, 1 drivers
L_0000028c8e5d0088 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0000028c8e5b34e0_0 .net/2u *"_ivl_0", 3 0, L_0000028c8e5d0088;  1 drivers
v0000028c8e5b4160_0 .net *"_ivl_2", 0 0, L_0000028c8e5b65a0;  1 drivers
v0000028c8e5b4840_0 .net *"_ivl_4", 0 0, L_0000028c8e5521b0;  1 drivers
v0000028c8e5b4de0_0 .net "clk", 0 0, v0000028c8e5b6e60_0;  alias, 1 drivers
v0000028c8e5b3bc0_0 .net "reset", 0 0, v0000028c8e5b7a40_0;  alias, 1 drivers
E_0000028c8e54d650 .event anyedge, v0000028c8e5b4980_0;
E_0000028c8e54d190 .event anyedge, v0000028c8e555010_0, v0000028c8e548640_0, v0000028c8e5b3120_0;
L_0000028c8e5b65a0 .cmp/eq 4, L_0000028c8e5b7cc0, L_0000028c8e5d0088;
S_0000028c8e52eeb0 .scope module, "fsm" "mainfsm" 3 118, 3 176 0, S_0000028c8e52ebf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 2 "Op";
    .port_info 3 /INPUT 6 "Funct";
    .port_info 4 /OUTPUT 1 "IRWrite";
    .port_info 5 /OUTPUT 1 "AdrSrc";
    .port_info 6 /OUTPUT 2 "ALUSrcA";
    .port_info 7 /OUTPUT 2 "ALUSrcB";
    .port_info 8 /OUTPUT 2 "ResultSrc";
    .port_info 9 /OUTPUT 1 "NextPC";
    .port_info 10 /OUTPUT 1 "RegW";
    .port_info 11 /OUTPUT 1 "MemW";
    .port_info 12 /OUTPUT 1 "Branch";
    .port_info 13 /OUTPUT 1 "ALUOp";
P_0000028c8e536bf0 .param/l "ALUWB" 1 3 218, C4<1000>;
P_0000028c8e536c28 .param/l "BRANCH" 1 3 219, C4<1001>;
P_0000028c8e536c60 .param/l "DECODE" 1 3 211, C4<0001>;
P_0000028c8e536c98 .param/l "EXECUTEI" 1 3 217, C4<0111>;
P_0000028c8e536cd0 .param/l "EXECUTER" 1 3 216, C4<0110>;
P_0000028c8e536d08 .param/l "FETCH" 1 3 210, C4<0000>;
P_0000028c8e536d40 .param/l "MEMADR" 1 3 212, C4<0010>;
P_0000028c8e536d78 .param/l "MEMRD" 1 3 213, C4<0011>;
P_0000028c8e536db0 .param/l "MEMWB" 1 3 214, C4<0100>;
P_0000028c8e536de8 .param/l "MEMWR" 1 3 215, C4<0101>;
P_0000028c8e536e20 .param/l "UNKNOWN" 1 3 220, C4<1010>;
v0000028c8e555010_0 .net "ALUOp", 0 0, L_0000028c8e5b6a00;  alias, 1 drivers
v0000028c8e5550b0_0 .net "ALUSrcA", 1 0, L_0000028c8e5b7040;  alias, 1 drivers
v0000028c8e555150_0 .net "ALUSrcB", 1 0, L_0000028c8e5b6960;  alias, 1 drivers
v0000028c8e5488c0_0 .net "AdrSrc", 0 0, L_0000028c8e5b6320;  alias, 1 drivers
v0000028c8e548140_0 .net "Branch", 0 0, L_0000028c8e5b6c80;  alias, 1 drivers
v0000028c8e548640_0 .net "Funct", 5 0, L_0000028c8e5b72c0;  alias, 1 drivers
v0000028c8e548960_0 .net "IRWrite", 0 0, L_0000028c8e5b7680;  alias, 1 drivers
v0000028c8e5b3940_0 .net "MemW", 0 0, L_0000028c8e5b7180;  alias, 1 drivers
v0000028c8e5b4ac0_0 .net "NextPC", 0 0, L_0000028c8e5b6be0;  alias, 1 drivers
v0000028c8e5b4980_0 .net "Op", 1 0, L_0000028c8e5b6aa0;  alias, 1 drivers
v0000028c8e5b3ee0_0 .net "RegW", 0 0, L_0000028c8e5b60a0;  alias, 1 drivers
v0000028c8e5b4c00_0 .net "ResultSrc", 1 0, L_0000028c8e5b6fa0;  alias, 1 drivers
v0000028c8e5b33a0_0 .net *"_ivl_12", 12 0, v0000028c8e5b48e0_0;  1 drivers
v0000028c8e5b3da0_0 .net "clk", 0 0, v0000028c8e5b6e60_0;  alias, 1 drivers
v0000028c8e5b48e0_0 .var "controls", 12 0;
v0000028c8e5b43e0_0 .var "nextstate", 3 0;
v0000028c8e5b4520_0 .net "reset", 0 0, v0000028c8e5b7a40_0;  alias, 1 drivers
v0000028c8e5b3080_0 .var "state", 3 0;
E_0000028c8e54d050 .event anyedge, v0000028c8e5b3080_0;
E_0000028c8e54d310 .event anyedge, v0000028c8e5b3080_0, v0000028c8e5b4980_0, v0000028c8e548640_0;
L_0000028c8e5b6be0 .part v0000028c8e5b48e0_0, 12, 1;
L_0000028c8e5b6c80 .part v0000028c8e5b48e0_0, 11, 1;
L_0000028c8e5b7180 .part v0000028c8e5b48e0_0, 10, 1;
L_0000028c8e5b60a0 .part v0000028c8e5b48e0_0, 9, 1;
L_0000028c8e5b7680 .part v0000028c8e5b48e0_0, 8, 1;
L_0000028c8e5b6320 .part v0000028c8e5b48e0_0, 7, 1;
L_0000028c8e5b6fa0 .part v0000028c8e5b48e0_0, 5, 2;
L_0000028c8e5b7040 .part v0000028c8e5b48e0_0, 3, 2;
L_0000028c8e5b6960 .part v0000028c8e5b48e0_0, 1, 2;
L_0000028c8e5b6a00 .part v0000028c8e5b48e0_0, 0, 1;
    .scope S_0000028c8e52eeb0;
T_0 ;
    %wait E_0000028c8e54e010;
    %load/vec4 v0000028c8e5b4520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000028c8e5b3080_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000028c8e5b43e0_0;
    %assign/vec4 v0000028c8e5b3080_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000028c8e52eeb0;
T_1 ;
    %wait E_0000028c8e54d310;
    %load/vec4 v0000028c8e5b3080_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/x;
    %jmp/1 T_1.0, 4;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/x;
    %jmp/1 T_1.1, 4;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/x;
    %jmp/1 T_1.2, 4;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/x;
    %jmp/1 T_1.3, 4;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/x;
    %jmp/1 T_1.4, 4;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/x;
    %jmp/1 T_1.5, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000028c8e5b43e0_0, 0, 4;
    %jmp T_1.7;
T_1.0 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0000028c8e5b43e0_0, 0, 4;
    %jmp T_1.7;
T_1.1 ;
    %load/vec4 v0000028c8e5b4980_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.10, 6;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0000028c8e5b43e0_0, 0, 4;
    %jmp T_1.12;
T_1.8 ;
    %load/vec4 v0000028c8e548640_0;
    %parti/s 1, 5, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.13, 8;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0000028c8e5b43e0_0, 0, 4;
    %jmp T_1.14;
T_1.13 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0000028c8e5b43e0_0, 0, 4;
T_1.14 ;
    %jmp T_1.12;
T_1.9 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000028c8e5b43e0_0, 0, 4;
    %jmp T_1.12;
T_1.10 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0000028c8e5b43e0_0, 0, 4;
    %jmp T_1.12;
T_1.12 ;
    %pop/vec4 1;
    %jmp T_1.7;
T_1.2 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0000028c8e5b43e0_0, 0, 4;
    %jmp T_1.7;
T_1.3 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0000028c8e5b43e0_0, 0, 4;
    %jmp T_1.7;
T_1.4 ;
    %load/vec4 v0000028c8e548640_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.15, 8;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0000028c8e5b43e0_0, 0, 4;
    %jmp T_1.16;
T_1.15 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0000028c8e5b43e0_0, 0, 4;
T_1.16 ;
    %jmp T_1.7;
T_1.5 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0000028c8e5b43e0_0, 0, 4;
    %jmp T_1.7;
T_1.7 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0000028c8e52eeb0;
T_2 ;
    %wait E_0000028c8e54d050;
    %load/vec4 v0000028c8e5b3080_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %pushi/vec4 8191, 8191, 13;
    %store/vec4 v0000028c8e5b48e0_0, 0, 13;
    %jmp T_2.11;
T_2.0 ;
    %pushi/vec4 4428, 0, 13;
    %store/vec4 v0000028c8e5b48e0_0, 0, 13;
    %jmp T_2.11;
T_2.1 ;
    %pushi/vec4 76, 0, 13;
    %store/vec4 v0000028c8e5b48e0_0, 0, 13;
    %jmp T_2.11;
T_2.2 ;
    %pushi/vec4 1, 0, 13;
    %store/vec4 v0000028c8e5b48e0_0, 0, 13;
    %jmp T_2.11;
T_2.3 ;
    %pushi/vec4 3, 0, 13;
    %store/vec4 v0000028c8e5b48e0_0, 0, 13;
    %jmp T_2.11;
T_2.4 ;
    %pushi/vec4 512, 0, 13;
    %store/vec4 v0000028c8e5b48e0_0, 0, 13;
    %jmp T_2.11;
T_2.5 ;
    %pushi/vec4 2, 0, 13;
    %store/vec4 v0000028c8e5b48e0_0, 0, 13;
    %jmp T_2.11;
T_2.6 ;
    %pushi/vec4 1152, 0, 13;
    %store/vec4 v0000028c8e5b48e0_0, 0, 13;
    %jmp T_2.11;
T_2.7 ;
    %pushi/vec4 128, 0, 13;
    %store/vec4 v0000028c8e5b48e0_0, 0, 13;
    %jmp T_2.11;
T_2.8 ;
    %pushi/vec4 544, 0, 13;
    %store/vec4 v0000028c8e5b48e0_0, 0, 13;
    %jmp T_2.11;
T_2.9 ;
    %pushi/vec4 2130, 0, 13;
    %store/vec4 v0000028c8e5b48e0_0, 0, 13;
    %jmp T_2.11;
T_2.11 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0000028c8e52ebf0;
T_3 ;
    %wait E_0000028c8e54d190;
    %load/vec4 v0000028c8e5b3f80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0000028c8e5b3b20_0;
    %parti/s 4, 1, 2;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0000028c8e5b3120_0, 0, 2;
    %jmp T_3.7;
T_3.2 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000028c8e5b3120_0, 0, 2;
    %jmp T_3.7;
T_3.3 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000028c8e5b3120_0, 0, 2;
    %jmp T_3.7;
T_3.4 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000028c8e5b3120_0, 0, 2;
    %jmp T_3.7;
T_3.5 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000028c8e5b3120_0, 0, 2;
    %jmp T_3.7;
T_3.7 ;
    %pop/vec4 1;
    %load/vec4 v0000028c8e5b3b20_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000028c8e5b3580_0, 4, 1;
    %load/vec4 v0000028c8e5b3b20_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0000028c8e5b3120_0;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000028c8e5b3120_0;
    %pushi/vec4 1, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000028c8e5b3580_0, 4, 1;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000028c8e5b3120_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000028c8e5b3580_0, 0, 2;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000028c8e52ebf0;
T_4 ;
    %wait E_0000028c8e54d650;
    %load/vec4 v0000028c8e5b45c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0000028c8e5b4ca0_0, 0, 2;
    %jmp T_4.4;
T_4.0 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000028c8e5b4ca0_0, 0, 2;
    %jmp T_4.4;
T_4.1 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000028c8e5b4ca0_0, 0, 2;
    %jmp T_4.4;
T_4.2 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000028c8e5b4ca0_0, 0, 2;
    %jmp T_4.4;
T_4.4 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0000028c8e5404d0;
T_5 ;
    %wait E_0000028c8e54e010;
    %load/vec4 v0000028c8e554e30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000028c8e5551f0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0000028c8e555b50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0000028c8e554890_0;
    %assign/vec4 v0000028c8e5551f0_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000028c8e540230;
T_6 ;
    %wait E_0000028c8e54e010;
    %load/vec4 v0000028c8e554cf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000028c8e556370_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0000028c8e556050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0000028c8e554bb0_0;
    %assign/vec4 v0000028c8e556370_0, 0;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0000028c8e5400a0;
T_7 ;
    %wait E_0000028c8e54d250;
    %load/vec4 v0000028c8e555290_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_7.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_7.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_7.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_7.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_7.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_7.14, 6;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0000028c8e554c50_0, 0, 1;
    %jmp T_7.16;
T_7.0 ;
    %load/vec4 v0000028c8e555a10_0;
    %store/vec4 v0000028c8e554c50_0, 0, 1;
    %jmp T_7.16;
T_7.1 ;
    %load/vec4 v0000028c8e555a10_0;
    %inv;
    %store/vec4 v0000028c8e554c50_0, 0, 1;
    %jmp T_7.16;
T_7.2 ;
    %load/vec4 v0000028c8e555fb0_0;
    %store/vec4 v0000028c8e554c50_0, 0, 1;
    %jmp T_7.16;
T_7.3 ;
    %load/vec4 v0000028c8e555fb0_0;
    %inv;
    %store/vec4 v0000028c8e554c50_0, 0, 1;
    %jmp T_7.16;
T_7.4 ;
    %load/vec4 v0000028c8e555790_0;
    %store/vec4 v0000028c8e554c50_0, 0, 1;
    %jmp T_7.16;
T_7.5 ;
    %load/vec4 v0000028c8e555790_0;
    %inv;
    %store/vec4 v0000028c8e554c50_0, 0, 1;
    %jmp T_7.16;
T_7.6 ;
    %load/vec4 v0000028c8e556190_0;
    %store/vec4 v0000028c8e554c50_0, 0, 1;
    %jmp T_7.16;
T_7.7 ;
    %load/vec4 v0000028c8e556190_0;
    %inv;
    %store/vec4 v0000028c8e554c50_0, 0, 1;
    %jmp T_7.16;
T_7.8 ;
    %load/vec4 v0000028c8e555fb0_0;
    %load/vec4 v0000028c8e555a10_0;
    %inv;
    %and;
    %store/vec4 v0000028c8e554c50_0, 0, 1;
    %jmp T_7.16;
T_7.9 ;
    %load/vec4 v0000028c8e555fb0_0;
    %load/vec4 v0000028c8e555a10_0;
    %inv;
    %and;
    %inv;
    %store/vec4 v0000028c8e554c50_0, 0, 1;
    %jmp T_7.16;
T_7.10 ;
    %load/vec4 v0000028c8e556230_0;
    %store/vec4 v0000028c8e554c50_0, 0, 1;
    %jmp T_7.16;
T_7.11 ;
    %load/vec4 v0000028c8e556230_0;
    %inv;
    %store/vec4 v0000028c8e554c50_0, 0, 1;
    %jmp T_7.16;
T_7.12 ;
    %load/vec4 v0000028c8e555a10_0;
    %inv;
    %load/vec4 v0000028c8e556230_0;
    %and;
    %store/vec4 v0000028c8e554c50_0, 0, 1;
    %jmp T_7.16;
T_7.13 ;
    %load/vec4 v0000028c8e555a10_0;
    %inv;
    %load/vec4 v0000028c8e556230_0;
    %and;
    %inv;
    %store/vec4 v0000028c8e554c50_0, 0, 1;
    %jmp T_7.16;
T_7.14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028c8e554c50_0, 0, 1;
    %jmp T_7.16;
T_7.16 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0000028c8e540660;
T_8 ;
    %wait E_0000028c8e54e010;
    %load/vec4 v0000028c8e554ed0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000028c8e5558d0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0000028c8e555d30_0;
    %assign/vec4 v0000028c8e5558d0_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0000028c8e557860;
T_9 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000028c8e5b7a40_0, 0;
    %delay 22000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000028c8e5b7a40_0, 0;
    %end;
    .thread T_9;
    .scope S_0000028c8e557860;
T_10 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000028c8e5b6e60_0, 0;
    %delay 5000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000028c8e5b6e60_0, 0;
    %delay 5000, 0;
    %jmp T_10;
    .thread T_10;
    .scope S_0000028c8e557860;
T_11 ;
    %delay 10000, 0;
    %pushi/vec4 918768, 0, 20;
    %store/vec4 v0000028c8e5b7e00_0, 0, 20;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000028c8e5b6780_0, 0, 4;
    %end;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "controller_tb.v";
    "./controller.v";
