[H[J[1 of 4] Compiling SolverTypes      ( SolverTypes.hs, SolverTypes.o )
[2 of 4] Compiling SolverSchemes    ( SolverSchemes.hs, SolverSchemes.o )
[3 of 4] Compiling SolverEquations  ( SolverEquations.hs, SolverEquations.o )
[4 of 4] Compiling Solver           ( Solver.hs, Solver.o )
Loading dependencies took 0.7060415s
Normalisation took 56.1342318s
Netlist generation took 1.5970929s
Testbench generation took 0.0019998s
Total compilation took 58.7293817s
Info: *******************************************************************
Info: Running Quartus II 64-Bit Shell
    Info: Version 14.1.0 Build 186 12/03/2014 SJ Web Edition
    Info: Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, the Altera Quartus II License Agreement,
    Info: the Altera MegaCore Function License Agreement, or other 
    Info: applicable license agreement, including, without limitation, 
    Info: that your use is for the sole purpose of programming logic 
    Info: devices manufactured by Altera and sold by Altera or its 
    Info: authorized distributors.  Please refer to the applicable 
    Info: agreement for further details.
    Info: Processing started: Wed Jun 24 12:39:17 2015
Info: Command: quartus_sh --flow compile sockit
Info: Quartus(args): compile sockit
Info: Project Name = E:/Dropbox/numerical-fpga-thesis/sockit/sockit
Info: Revision Name = sockit
Info (293032): Detected changes in source files.
    Info (293027): Source file: E:/Dropbox/numerical-fpga-thesis/sockit/hdl/Solver_matrix3d_10.vhdl has changed.
    Info (293027): Source file: E:/Dropbox/numerical-fpga-thesis/sockit/hdl/Solver_mealyzm_1.vhdl has changed.
    Info (293033): A new file was added to the project: E:/Dropbox/numerical-fpga-thesis/sockit/hdl/Solver_rk2_3.vhdl.
    Info (293027): Source file: E:/Dropbox/numerical-fpga-thesis/sockit/hdl/Solver_satPlus_9.vhdl has changed.
    Info (293027): Source file: E:/Dropbox/numerical-fpga-thesis/sockit/hdl/Solver_solveODE_2.vhdl has changed.
    Info (293027): Source file: E:/Dropbox/numerical-fpga-thesis/sockit/hdl/Solver_topEntity_0.vhdl has changed.
    Info (293027): Source file: E:/Dropbox/numerical-fpga-thesis/sockit/hdl/Solver_types.vhdl has changed.
    Info (293027): Source file: hdl/Solver_a_17.vhdl has changed.
    Info (293027): Source file: hdl/Solver_rk4_3.vhdl has changed.
    Info (293027): Source file: hdl/Solver_satMult_16.vhdl has changed.
Info (293032): Detected changes in source files.
    Info (293027): Source file: E:/Dropbox/numerical-fpga-thesis/sockit/hdl/Solver_matrix3d_10.vhdl has changed.
    Info (293027): Source file: E:/Dropbox/numerical-fpga-thesis/sockit/hdl/Solver_mealyzm_1.vhdl has changed.
    Info (293033): A new file was added to the project: E:/Dropbox/numerical-fpga-thesis/sockit/hdl/Solver_rk2_3.vhdl.
    Info (293027): Source file: E:/Dropbox/numerical-fpga-thesis/sockit/hdl/Solver_satPlus_9.vhdl has changed.
    Info (293027): Source file: E:/Dropbox/numerical-fpga-thesis/sockit/hdl/Solver_solveODE_2.vhdl has changed.
    Info (293027): Source file: E:/Dropbox/numerical-fpga-thesis/sockit/hdl/Solver_topEntity_0.vhdl has changed.
    Info (293027): Source file: E:/Dropbox/numerical-fpga-thesis/sockit/hdl/Solver_types.vhdl has changed.
    Info (293027): Source file: hdl/Solver_a_17.vhdl has changed.
    Info (293027): Source file: hdl/Solver_rk4_3.vhdl has changed.
    Info (293027): Source file: hdl/Solver_satMult_16.vhdl has changed.
Info (293032): Detected changes in source files.
    Info (293027): Source file: E:/Dropbox/numerical-fpga-thesis/sockit/hdl/Solver_matrix3d_10.vhdl has changed.
    Info (293027): Source file: E:/Dropbox/numerical-fpga-thesis/sockit/hdl/Solver_mealyzm_1.vhdl has changed.
    Info (293033): A new file was added to the project: E:/Dropbox/numerical-fpga-thesis/sockit/hdl/Solver_rk2_3.vhdl.
    Info (293027): Source file: E:/Dropbox/numerical-fpga-thesis/sockit/hdl/Solver_satPlus_9.vhdl has changed.
    Info (293027): Source file: E:/Dropbox/numerical-fpga-thesis/sockit/hdl/Solver_solveODE_2.vhdl has changed.
    Info (293027): Source file: E:/Dropbox/numerical-fpga-thesis/sockit/hdl/Solver_topEntity_0.vhdl has changed.
    Info (293027): Source file: E:/Dropbox/numerical-fpga-thesis/sockit/hdl/Solver_types.vhdl has changed.
    Info (293027): Source file: hdl/Solver_a_17.vhdl has changed.
    Info (293027): Source file: hdl/Solver_rk4_3.vhdl has changed.
    Info (293027): Source file: hdl/Solver_satMult_16.vhdl has changed.
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 14.1.0 Build 186 12/03/2014 SJ Web Edition
    Info: Processing started: Wed Jun 24 12:39:26 2015
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off sockit -c sockit
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 2 design units, including 1 entities, in source file memory_io/synthesis/memory_io.vhd
    Info (12022): Found design unit 1: memory_io-rtl
    Info (12023): Found entity 1: memory_io
Info (12021): Found 1 design units, including 1 entities, in source file memory_io/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller
Info (12021): Found 1 design units, including 1 entities, in source file memory_io/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer
Info (12021): Found 1 design units, including 1 entities, in source file memory_io/synthesis/submodules/memory_io_mm_interconnect_0.v
    Info (12023): Found entity 1: memory_io_mm_interconnect_0
Info (12021): Found 2 design units, including 2 entities, in source file memory_io/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator
    Info (12023): Found entity 2: altera_merlin_arb_adder
Info (12021): Found 1 design units, including 1 entities, in source file memory_io/synthesis/submodules/memory_io_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: memory_io_mm_interconnect_0_rsp_mux
Info (12021): Found 1 design units, including 1 entities, in source file memory_io/synthesis/submodules/memory_io_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: memory_io_mm_interconnect_0_rsp_demux
Info (12021): Found 1 design units, including 1 entities, in source file memory_io/synthesis/submodules/memory_io_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: memory_io_mm_interconnect_0_cmd_mux
Info (12021): Found 1 design units, including 1 entities, in source file memory_io/synthesis/submodules/memory_io_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: memory_io_mm_interconnect_0_cmd_demux
Info (12021): Found 1 design units, including 1 entities, in source file memory_io/synthesis/submodules/altera_merlin_burst_adapter.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter
Info (12021): Found 1 design units, including 1 entities, in source file memory_io/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_uncompressed_only
Info (12021): Found 5 design units, including 5 entities, in source file memory_io/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_burstwrap_increment
    Info (12023): Found entity 2: altera_merlin_burst_adapter_adder
    Info (12023): Found entity 3: altera_merlin_burst_adapter_subtractor
    Info (12023): Found entity 4: altera_merlin_burst_adapter_min
    Info (12023): Found entity 5: altera_merlin_burst_adapter_13_1
Info (12021): Found 1 design units, including 1 entities, in source file memory_io/synthesis/submodules/altera_merlin_burst_adapter_new.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_new
Info (12021): Found 1 design units, including 1 entities, in source file memory_io/synthesis/submodules/altera_incr_burst_converter.sv
    Info (12023): Found entity 1: altera_incr_burst_converter
Info (12021): Found 1 design units, including 1 entities, in source file memory_io/synthesis/submodules/altera_wrap_burst_converter.sv
    Info (12023): Found entity 1: altera_wrap_burst_converter
Info (12021): Found 1 design units, including 1 entities, in source file memory_io/synthesis/submodules/altera_default_burst_converter.sv
    Info (12023): Found entity 1: altera_default_burst_converter
Info (12021): Found 1 design units, including 1 entities, in source file memory_io/synthesis/submodules/altera_merlin_address_alignment.sv
    Info (12023): Found entity 1: altera_merlin_address_alignment
Info (12021): Found 1 design units, including 1 entities, in source file memory_io/synthesis/submodules/altera_avalon_st_pipeline_stage.sv
    Info (12023): Found entity 1: altera_avalon_st_pipeline_stage
Info (12021): Found 1 design units, including 1 entities, in source file memory_io/synthesis/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base
Info (12021): Found 1 design units, including 1 entities, in source file memory_io/synthesis/submodules/altera_merlin_traffic_limiter.sv
    Info (12023): Found entity 1: altera_merlin_traffic_limiter
Info (12021): Found 2 design units, including 2 entities, in source file memory_io/synthesis/submodules/altera_merlin_reorder_memory.sv
    Info (12023): Found entity 1: altera_merlin_reorder_memory
    Info (12023): Found entity 2: memory_pointer_controller
Info (12021): Found 1 design units, including 1 entities, in source file memory_io/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo
Info (12021): Found 2 design units, including 2 entities, in source file memory_io/synthesis/submodules/memory_io_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: memory_io_mm_interconnect_0_router_002_default_decode
    Info (12023): Found entity 2: memory_io_mm_interconnect_0_router_002
Info (12021): Found 2 design units, including 2 entities, in source file memory_io/synthesis/submodules/memory_io_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: memory_io_mm_interconnect_0_router_default_decode
    Info (12023): Found entity 2: memory_io_mm_interconnect_0_router
Info (12021): Found 1 design units, including 1 entities, in source file memory_io/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent
Info (12021): Found 1 design units, including 1 entities, in source file memory_io/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor
Info (12021): Found 1 design units, including 1 entities, in source file memory_io/synthesis/submodules/altera_merlin_axi_master_ni.sv
    Info (12023): Found entity 1: altera_merlin_axi_master_ni
Info (12021): Found 1 design units, including 1 entities, in source file memory_io/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator
Info (12021): Found 1 design units, including 1 entities, in source file memory_io/synthesis/submodules/memory_io_hps_0.v
    Info (12023): Found entity 1: memory_io_hps_0
Info (12021): Found 1 design units, including 1 entities, in source file memory_io/synthesis/submodules/memory_io_hps_0_hps_io.v
    Info (12023): Found entity 1: memory_io_hps_0_hps_io
Info (12021): Found 1 design units, including 1 entities, in source file memory_io/synthesis/submodules/hps_sdram.v
    Info (12023): Found entity 1: hps_sdram
Info (12021): Found 1 design units, including 1 entities, in source file memory_io/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv
    Info (12023): Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev
Info (12021): Found 1 design units, including 1 entities, in source file memory_io/synthesis/submodules/altera_mem_if_dll_cyclonev.sv
    Info (12023): Found entity 1: altera_mem_if_dll_cyclonev
Info (12021): Found 1 design units, including 1 entities, in source file memory_io/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv
    Info (12023): Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev
Info (12021): Found 1 design units, including 1 entities, in source file memory_io/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v
    Info (12023): Found entity 1: altera_mem_if_hhp_qseq_synth_top
Info (12021): Found 1 design units, including 1 entities, in source file memory_io/synthesis/submodules/altera_mem_if_oct_cyclonev.sv
    Info (12023): Found entity 1: altera_mem_if_oct_cyclonev
Info (12021): Found 1 design units, including 1 entities, in source file memory_io/synthesis/submodules/hps_sdram_p0.sv
    Info (12023): Found entity 1: hps_sdram_p0
Info (12021): Found 1 design units, including 1 entities, in source file memory_io/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads
Info (12021): Found 1 design units, including 1 entities, in source file memory_io/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_hard_io_pads
Info (12021): Found 1 design units, including 1 entities, in source file memory_io/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_hard_memphy
Info (12021): Found 1 design units, including 1 entities, in source file memory_io/synthesis/submodules/hps_sdram_p0_acv_ldc.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_ldc
Info (12021): Found 1 design units, including 1 entities, in source file memory_io/synthesis/submodules/hps_sdram_p0_altdqdqs.v
    Info (12023): Found entity 1: hps_sdram_p0_altdqdqs
Info (12021): Found 1 design units, including 1 entities, in source file memory_io/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v
    Info (12023): Found entity 1: hps_sdram_p0_clock_pair_generator
Info (12021): Found 1 design units, including 1 entities, in source file memory_io/synthesis/submodules/hps_sdram_p0_generic_ddio.v
    Info (12023): Found entity 1: hps_sdram_p0_generic_ddio
Info (12021): Found 1 design units, including 1 entities, in source file memory_io/synthesis/submodules/hps_sdram_p0_iss_probe.v
    Info (12023): Found entity 1: hps_sdram_p0_iss_probe
Info (12021): Found 1 design units, including 1 entities, in source file memory_io/synthesis/submodules/hps_sdram_p0_phy_csr.sv
    Info (12023): Found entity 1: hps_sdram_p0_phy_csr
Info (12021): Found 1 design units, including 1 entities, in source file memory_io/synthesis/submodules/hps_sdram_p0_reset.v
    Info (12023): Found entity 1: hps_sdram_p0_reset
Info (12021): Found 1 design units, including 1 entities, in source file memory_io/synthesis/submodules/hps_sdram_p0_reset_sync.v
    Info (12023): Found entity 1: hps_sdram_p0_reset_sync
Info (12021): Found 1 design units, including 1 entities, in source file memory_io/synthesis/submodules/hps_sdram_pll.sv
    Info (12023): Found entity 1: hps_sdram_pll
Info (12021): Found 1 design units, including 1 entities, in source file memory_io/synthesis/submodules/memory_io_hps_0_hps_io_border.sv
    Info (12023): Found entity 1: memory_io_hps_0_hps_io_border
Info (12021): Found 1 design units, including 1 entities, in source file memory_io/synthesis/submodules/memory_io_hps_0_fpga_interfaces.sv
    Info (12023): Found entity 1: memory_io_hps_0_fpga_interfaces
Info (12021): Found 2 design units, including 1 entities, in source file memory_io/synthesis/submodules/data_output.vhdl
    Info (12022): Found design unit 1: data_output-behaviour
    Info (12023): Found entity 1: data_output
Info (12021): Found 2 design units, including 1 entities, in source file memory_io/synthesis/submodules/data_input.vhdl
    Info (12022): Found design unit 1: data_input-behaviour
    Info (12023): Found entity 1: data_input
Info (12021): Found 2 design units, including 1 entities, in source file memory_io/synthesis/submodules/data_control.vhdl
    Info (12022): Found design unit 1: data_control-behaviour
    Info (12023): Found entity 1: data_control
Info (12021): Found 2 design units, including 1 entities, in source file pll/pll.vhd
    Info (12022): Found design unit 1: pll-rtl
    Info (12023): Found entity 1: pll
Info (12021): Found 1 design units, including 1 entities, in source file pll/pll/pll_0002.v
    Info (12023): Found entity 1: pll_0002
Info (12021): Found 2 design units, including 1 entities, in source file hdl/compute_main.vhdl
    Info (12022): Found design unit 1: compute_main-structural
    Info (12023): Found entity 1: compute_main
Info (12021): Found 2 design units, including 1 entities, in source file hdl/io_led.vhd
    Info (12022): Found design unit 1: io_led-behaviour
    Info (12023): Found entity 1: io_led
Info (12021): Found 2 design units, including 1 entities, in source file hdl/sockit.vhd
    Info (12022): Found design unit 1: sockit-behaviour
    Info (12023): Found entity 1: sockit
Info (12021): Found 2 design units, including 1 entities, in source file hdl/solver_component_15.vhdl
    Info (12022): Found design unit 1: Solver_Component_15-structural
    Info (12023): Found entity 1: Solver_Component_15
Info (12021): Found 2 design units, including 1 entities, in source file hdl/solver_matrix3d_10.vhdl
    Info (12022): Found design unit 1: Solver_matrix3d_10-structural
    Info (12023): Found entity 1: Solver_matrix3d_10
Info (12021): Found 2 design units, including 1 entities, in source file hdl/solver_mealyzm_1.vhdl
    Info (12022): Found design unit 1: Solver_mealyzm_1-structural
    Info (12023): Found entity 1: Solver_mealyzm_1
Info (12021): Found 2 design units, including 1 entities, in source file hdl/solver_resizefzm_12.vhdl
    Info (12022): Found design unit 1: Solver_resizeFzm_12-structural
    Info (12023): Found entity 1: Solver_resizeFzm_12
Info (12021): Found 2 design units, including 1 entities, in source file hdl/solver_resizefzm_5.vhdl
    Info (12022): Found design unit 1: Solver_resizeFzm_5-structural
    Info (12023): Found entity 1: Solver_resizeFzm_5
Info (12021): Found 2 design units, including 1 entities, in source file hdl/solver_rk2_3.vhdl
    Info (12022): Found design unit 1: Solver_rk2_3-structural
    Info (12023): Found entity 1: Solver_rk2_3
Info (12021): Found 2 design units, including 1 entities, in source file hdl/solver_satmult_11.vhdl
    Info (12022): Found design unit 1: Solver_satMult_11-structural
    Info (12023): Found entity 1: Solver_satMult_11
Info (12021): Found 2 design units, including 1 entities, in source file hdl/solver_satmult_4.vhdl
    Info (12022): Found design unit 1: Solver_satMult_4-structural
    Info (12023): Found entity 1: Solver_satMult_4
Info (12021): Found 2 design units, including 1 entities, in source file hdl/solver_satplus_9.vhdl
    Info (12022): Found design unit 1: Solver_satPlus_9-structural
    Info (12023): Found entity 1: Solver_satPlus_9
Info (12021): Found 2 design units, including 1 entities, in source file hdl/solver_solveode_2.vhdl
    Info (12022): Found design unit 1: Solver_solveODE_2-structural
    Info (12023): Found entity 1: Solver_solveODE_2
Info (12021): Found 2 design units, including 1 entities, in source file hdl/solver_testbench.vhdl
    Info (12022): Found design unit 1: Solver_testbench-structural
    Info (12023): Found entity 1: Solver_testbench
Info (12021): Found 2 design units, including 1 entities, in source file hdl/solver_topentity_0.vhdl
    Info (12022): Found design unit 1: Solver_topEntity_0-structural
    Info (12023): Found entity 1: Solver_topEntity_0
Info (12021): Found 2 design units, including 0 entities, in source file hdl/solver_types.vhdl
    Info (12022): Found design unit 1: Solver_types
    Info (12022): Found design unit 2: Solver_types-body
Info (12021): Found 2 design units, including 1 entities, in source file hdl/solver_z31u_8.vhdl
    Info (12022): Found design unit 1: Solver_z31U_8-structural
    Info (12023): Found entity 1: Solver_z31U_8
Info (12021): Found 2 design units, including 1 entities, in source file hdl/solver_zdfbitssigned_zdcshiftr_13.vhdl
    Info (12022): Found design unit 1: Solver_zdfBitsSigned_zdcshiftR_13-structural
    Info (12023): Found entity 1: Solver_zdfBitsSigned_zdcshiftR_13
Info (12021): Found 2 design units, including 1 entities, in source file hdl/solver_zdfbitssigned_zdcshiftr1_6.vhdl
    Info (12022): Found design unit 1: Solver_zdfBitsSigned_zdcshiftR1_6-structural
    Info (12023): Found entity 1: Solver_zdfBitsSigned_zdcshiftR1_6
Info (12021): Found 2 design units, including 1 entities, in source file hdl/solver_zdffractionalfixed_zdcfromrational21_7.vhdl
    Info (12022): Found design unit 1: Solver_zdfFractionalFixed_zdcfromRational21_7-structural
    Info (12023): Found entity 1: Solver_zdfFractionalFixed_zdcfromRational21_7
Info (12021): Found 2 design units, including 1 entities, in source file hdl/solver_zdfordsigned3_14.vhdl
    Info (12022): Found design unit 1: Solver_zdfOrdSigned3_14-structural
    Info (12023): Found entity 1: Solver_zdfOrdSigned3_14
Warning (10236): Verilog HDL Implicit Net warning at hps_sdram_pll.sv(168): created implicit net for "pll_dr_clk"
Info (12127): Elaborating entity "sockit" for the top level hierarchy
Info (12128): Elaborating entity "io_led" for hierarchy "io_led:C1"
Info (12128): Elaborating entity "compute_main" for hierarchy "compute_main:C2"
Info (12128): Elaborating entity "Solver_topEntity_0" for hierarchy "compute_main:C2|Solver_topEntity_0:Solver_topEntity_0_inst"
Info (12128): Elaborating entity "Solver_mealyzm_1" for hierarchy "compute_main:C2|Solver_topEntity_0:Solver_topEntity_0_inst|Solver_mealyzm_1:Solver_mealyzm_1_topLet_o"
Info (12128): Elaborating entity "Solver_solveODE_2" for hierarchy "compute_main:C2|Solver_topEntity_0:Solver_topEntity_0_inst|Solver_mealyzm_1:Solver_mealyzm_1_topLet_o|Solver_solveODE_2:Solver_solveODE_2_bodyVar_1"
Info (12128): Elaborating entity "Solver_rk2_3" for hierarchy "compute_main:C2|Solver_topEntity_0:Solver_topEntity_0_inst|Solver_mealyzm_1:Solver_mealyzm_1_topLet_o|Solver_solveODE_2:Solver_solveODE_2_bodyVar_1|Solver_rk2_3:Solver_rk2_3_subjLet_116"
Info (12128): Elaborating entity "Solver_satMult_4" for hierarchy "compute_main:C2|Solver_topEntity_0:Solver_topEntity_0_inst|Solver_mealyzm_1:Solver_mealyzm_1_topLet_o|Solver_solveODE_2:Solver_solveODE_2_bodyVar_1|Solver_rk2_3:Solver_rk2_3_subjLet_116|Solver_satMult_4:\map_n_25:mapSN_n_28:mapIter_n_29:0:Solver_satMult_4_24"
Info (12128): Elaborating entity "Solver_resizeFzm_5" for hierarchy "compute_main:C2|Solver_topEntity_0:Solver_topEntity_0_inst|Solver_mealyzm_1:Solver_mealyzm_1_topLet_o|Solver_solveODE_2:Solver_solveODE_2_bodyVar_1|Solver_rk2_3:Solver_rk2_3_subjLet_116|Solver_satMult_4:\map_n_25:mapSN_n_28:mapIter_n_29:0:Solver_satMult_4_24|Solver_resizeFzm_5:Solver_resizeFzm_5_topLet_o"
Info (12128): Elaborating entity "Solver_zdfBitsSigned_zdcshiftR1_6" for hierarchy "compute_main:C2|Solver_topEntity_0:Solver_topEntity_0_inst|Solver_mealyzm_1:Solver_mealyzm_1_topLet_o|Solver_solveODE_2:Solver_solveODE_2_bodyVar_1|Solver_rk2_3:Solver_rk2_3_subjLet_116|Solver_satMult_4:\map_n_25:mapSN_n_28:mapIter_n_29:0:Solver_satMult_4_24|Solver_resizeFzm_5:Solver_resizeFzm_5_topLet_o|Solver_zdfBitsSigned_zdcshiftR1_6:Solver_zdfBitsSigned_zdcshiftR1_6_shiftedR_0"
Info (12128): Elaborating entity "Solver_zdfFractionalFixed_zdcfromRational21_7" for hierarchy "compute_main:C2|Solver_topEntity_0:Solver_topEntity_0_inst|Solver_mealyzm_1:Solver_mealyzm_1_topLet_o|Solver_solveODE_2:Solver_solveODE_2_bodyVar_1|Solver_rk2_3:Solver_rk2_3_subjLet_116|Solver_satMult_4:\map_n_25:mapSN_n_28:mapIter_n_29:0:Solver_satMult_4_24|Solver_resizeFzm_5:Solver_resizeFzm_5_topLet_o|Solver_zdfFractionalFixed_zdcfromRational21_7:Solver_zdfFractionalFixed_zdcfromRational21_7_subjLet_1"
Info (12128): Elaborating entity "Solver_z31U_8" for hierarchy "compute_main:C2|Solver_topEntity_0:Solver_topEntity_0_inst|Solver_mealyzm_1:Solver_mealyzm_1_topLet_o|Solver_solveODE_2:Solver_solveODE_2_bodyVar_1|Solver_rk2_3:Solver_rk2_3_subjLet_116|Solver_satMult_4:\map_n_25:mapSN_n_28:mapIter_n_29:0:Solver_satMult_4_24|Solver_resizeFzm_5:Solver_resizeFzm_5_topLet_o|Solver_z31U_8:Solver_z31U_8_caseApp_5"
Info (12128): Elaborating entity "Solver_satPlus_9" for hierarchy "compute_main:C2|Solver_topEntity_0:Solver_topEntity_0_inst|Solver_mealyzm_1:Solver_mealyzm_1_topLet_o|Solver_solveODE_2:Solver_solveODE_2_bodyVar_1|Solver_rk2_3:Solver_rk2_3_subjLet_116|Solver_satPlus_9:\zipWith_n_33:zipWithSN_n_37:zipWithIter_n_38:0:Solver_satPlus_9_32"
Info (12128): Elaborating entity "Solver_matrix3d_10" for hierarchy "compute_main:C2|Solver_topEntity_0:Solver_topEntity_0_inst|Solver_mealyzm_1:Solver_mealyzm_1_topLet_o|Solver_solveODE_2:Solver_solveODE_2_bodyVar_1|Solver_rk2_3:Solver_rk2_3_subjLet_116|Solver_matrix3d_10:Solver_matrix3d_10_s1_6"
Info (12128): Elaborating entity "Solver_satMult_11" for hierarchy "compute_main:C2|Solver_topEntity_0:Solver_topEntity_0_inst|Solver_mealyzm_1:Solver_mealyzm_1_topLet_o|Solver_solveODE_2:Solver_solveODE_2_bodyVar_1|Solver_rk2_3:Solver_rk2_3_subjLet_116|Solver_matrix3d_10:Solver_matrix3d_10_s1_6|Solver_satMult_11:Solver_satMult_11_repANF_3"
Info (12128): Elaborating entity "Solver_resizeFzm_12" for hierarchy "compute_main:C2|Solver_topEntity_0:Solver_topEntity_0_inst|Solver_mealyzm_1:Solver_mealyzm_1_topLet_o|Solver_solveODE_2:Solver_solveODE_2_bodyVar_1|Solver_rk2_3:Solver_rk2_3_subjLet_116|Solver_matrix3d_10:Solver_matrix3d_10_s1_6|Solver_satMult_11:Solver_satMult_11_repANF_3|Solver_resizeFzm_12:Solver_resizeFzm_12_topLet_o"
Info (12128): Elaborating entity "Solver_zdfBitsSigned_zdcshiftR_13" for hierarchy "compute_main:C2|Solver_topEntity_0:Solver_topEntity_0_inst|Solver_mealyzm_1:Solver_mealyzm_1_topLet_o|Solver_solveODE_2:Solver_solveODE_2_bodyVar_1|Solver_rk2_3:Solver_rk2_3_subjLet_116|Solver_matrix3d_10:Solver_matrix3d_10_s1_6|Solver_satMult_11:Solver_satMult_11_repANF_3|Solver_resizeFzm_12:Solver_resizeFzm_12_topLet_o|Solver_zdfBitsSigned_zdcshiftR_13:Solver_zdfBitsSigned_zdcshiftR_13_shiftedR_0"
Info (12128): Elaborating entity "Solver_zdfOrdSigned3_14" for hierarchy "compute_main:C2|Solver_topEntity_0:Solver_topEntity_0_inst|Solver_mealyzm_1:Solver_mealyzm_1_topLet_o|Solver_solveODE_2:Solver_solveODE_2_bodyVar_1|Solver_rk2_3:Solver_rk2_3_subjLet_116|Solver_matrix3d_10:Solver_matrix3d_10_s1_6|Solver_satMult_11:Solver_satMult_11_repANF_3|Solver_resizeFzm_12:Solver_resizeFzm_12_topLet_o|Solver_zdfOrdSigned3_14:Solver_zdfOrdSigned3_14_subjLet_1"
Info (12128): Elaborating entity "Solver_Component_15" for hierarchy "compute_main:C2|Solver_topEntity_0:Solver_topEntity_0_inst|Solver_mealyzm_1:Solver_mealyzm_1_topLet_o|Solver_solveODE_2:Solver_solveODE_2_bodyVar_1|Solver_rk2_3:Solver_rk2_3_subjLet_116|Solver_matrix3d_10:Solver_matrix3d_10_s1_6|Solver_satMult_11:Solver_satMult_11_repANF_3|Solver_resizeFzm_12:Solver_resizeFzm_12_topLet_o|Solver_Component_15:Solver_Component_15_caseApp_5"
Info (12128): Elaborating entity "memory_io" for hierarchy "memory_io:C3"
Info (12128): Elaborating entity "data_control" for hierarchy "memory_io:C3|data_control:data_control_0"
Info (12128): Elaborating entity "data_input" for hierarchy "memory_io:C3|data_input:data_in_0"
Info (12128): Elaborating entity "data_output" for hierarchy "memory_io:C3|data_output:data_out_0"
Info (12128): Elaborating entity "memory_io_hps_0" for hierarchy "memory_io:C3|memory_io_hps_0:hps_0"
Info (12128): Elaborating entity "memory_io_hps_0_fpga_interfaces" for hierarchy "memory_io:C3|memory_io_hps_0:hps_0|memory_io_hps_0_fpga_interfaces:fpga_interfaces"
Info (12128): Elaborating entity "memory_io_hps_0_hps_io" for hierarchy "memory_io:C3|memory_io_hps_0:hps_0|memory_io_hps_0_hps_io:hps_io"
Info (12128): Elaborating entity "memory_io_hps_0_hps_io_border" for hierarchy "memory_io:C3|memory_io_hps_0:hps_0|memory_io_hps_0_hps_io:hps_io|memory_io_hps_0_hps_io_border:border"
Info (12128): Elaborating entity "hps_sdram" for hierarchy "memory_io:C3|memory_io_hps_0:hps_0|memory_io_hps_0_hps_io:hps_io|memory_io_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst"
Info (12128): Elaborating entity "hps_sdram_pll" for hierarchy "memory_io:C3|memory_io_hps_0:hps_0|memory_io_hps_0_hps_io:hps_io|memory_io_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"
Warning (10036): Verilog HDL or VHDL warning at hps_sdram_pll.sv(168): object "pll_dr_clk" assigned a value but never read
Warning (10034): Output port "pll_locked" at hps_sdram_pll.sv(91) has no driver
Info (12128): Elaborating entity "hps_sdram_p0" for hierarchy "memory_io:C3|memory_io_hps_0:hps_0|memory_io_hps_0_hps_io:hps_io|memory_io_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0"
Info (10648): Verilog HDL Display System Task info at hps_sdram_p0.sv(405): Using Regular core emif simulation models
Info (12128): Elaborating entity "hps_sdram_p0_acv_hard_memphy" for hierarchy "memory_io:C3|memory_io_hps_0:hps_0|memory_io_hps_0_hps_io:hps_io|memory_io_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"
Warning (10858): Verilog HDL warning at hps_sdram_p0_acv_hard_memphy.v(420): object reset_n_seq_clk used but never assigned
Warning (10230): Verilog HDL assignment warning at hps_sdram_p0_acv_hard_memphy.v(557): truncated value with size 4 to match size of target (1)
Warning (10030): Net "reset_n_seq_clk" at hps_sdram_p0_acv_hard_memphy.v(420) has no driver or initial value, using a default initial value '0'
Warning (10034): Output port "ctl_reset_export_n" at hps_sdram_p0_acv_hard_memphy.v(222) has no driver
Info (12128): Elaborating entity "hps_sdram_p0_acv_ldc" for hierarchy "memory_io:C3|memory_io_hps_0:hps_0|memory_io_hps_0_hps_io:hps_io|memory_io_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"
Warning (10036): Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(45): object "phy_clk_dq" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(47): object "phy_clk_dqs_2x" assigned a value but never read
Info (12128): Elaborating entity "hps_sdram_p0_acv_hard_io_pads" for hierarchy "memory_io:C3|memory_io_hps_0:hps_0|memory_io_hps_0_hps_io:hps_io|memory_io_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"
Warning (10034): Output port "ddio_phy_dqdin[179..32]" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver
Info (12128): Elaborating entity "hps_sdram_p0_acv_hard_addr_cmd_pads" for hierarchy "memory_io:C3|memory_io_hps_0:hps_0|memory_io_hps_0_hps_io:hps_io|memory_io_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads"
Info (12128): Elaborating entity "hps_sdram_p0_generic_ddio" for hierarchy "memory_io:C3|memory_io_hps_0:hps_0|memory_io_hps_0_hps_io:hps_io|memory_io_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad"
Info (12128): Elaborating entity "hps_sdram_p0_generic_ddio" for hierarchy "memory_io:C3|memory_io_hps_0:hps_0|memory_io_hps_0_hps_io:hps_io|memory_io_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad"
Info (12128): Elaborating entity "hps_sdram_p0_generic_ddio" for hierarchy "memory_io:C3|memory_io_hps_0:hps_0|memory_io_hps_0_hps_io:hps_io|memory_io_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad"
Info (12128): Elaborating entity "hps_sdram_p0_generic_ddio" for hierarchy "memory_io:C3|memory_io_hps_0:hps_0|memory_io_hps_0_hps_io:hps_io|memory_io_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad"
Info (12128): Elaborating entity "altddio_out" for hierarchy "memory_io:C3|memory_io_hps_0:hps_0|memory_io_hps_0_hps_io:hps_io|memory_io_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad"
Info (12130): Elaborated megafunction instantiation "memory_io:C3|memory_io_hps_0:hps_0|memory_io_hps_0_hps_io:hps_io|memory_io_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad"
Info (12133): Instantiated megafunction "memory_io:C3|memory_io_hps_0:hps_0|memory_io_hps_0_hps_io:hps_io|memory_io_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad" with the following parameter:
    Info (12134): Parameter "extend_oe_disable" = "UNUSED"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "invert_output" = "OFF"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altddio_out"
    Info (12134): Parameter "oe_reg" = "UNUSED"
    Info (12134): Parameter "power_up_high" = "OFF"
    Info (12134): Parameter "width" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/ddio_out_uqe.tdf
    Info (12023): Found entity 1: ddio_out_uqe
Info (12128): Elaborating entity "ddio_out_uqe" for hierarchy "memory_io:C3|memory_io_hps_0:hps_0|memory_io_hps_0_hps_io:hps_io|memory_io_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated"
Info (12128): Elaborating entity "hps_sdram_p0_clock_pair_generator" for hierarchy "memory_io:C3|memory_io_hps_0:hps_0|memory_io_hps_0_hps_io:hps_io|memory_io_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator"
Info (12128): Elaborating entity "hps_sdram_p0_altdqdqs" for hierarchy "memory_io:C3|memory_io_hps_0:hps_0|memory_io_hps_0_hps_io:hps_io|memory_io_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs"
Info (12128): Elaborating entity "altdq_dqs2_acv_connect_to_hard_phy_cyclonev" for hierarchy "memory_io:C3|memory_io_hps_0:hps_0|memory_io_hps_0_hps_io:hps_io|memory_io_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst"
Info (12128): Elaborating entity "altera_mem_if_hhp_qseq_synth_top" for hierarchy "memory_io:C3|memory_io_hps_0:hps_0|memory_io_hps_0_hps_io:hps_io|memory_io_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hhp_qseq_synth_top:seq"
Info (12128): Elaborating entity "altera_mem_if_hard_memory_controller_top_cyclonev" for hierarchy "memory_io:C3|memory_io_hps_0:hps_0|memory_io_hps_0_hps_io:hps_io|memory_io_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166): truncated value with size 320 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167): truncated value with size 320 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168): truncated value with size 320 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169): truncated value with size 320 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170): truncated value with size 320 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171): truncated value with size 320 to match size of target (1)
Info (12128): Elaborating entity "altera_mem_if_oct_cyclonev" for hierarchy "memory_io:C3|memory_io_hps_0:hps_0|memory_io_hps_0_hps_io:hps_io|memory_io_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct"
Info (12128): Elaborating entity "altera_mem_if_dll_cyclonev" for hierarchy "memory_io:C3|memory_io_hps_0:hps_0|memory_io_hps_0_hps_io:hps_io|memory_io_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll"
Info (12128): Elaborating entity "memory_io_mm_interconnect_0" for hierarchy "memory_io:C3|memory_io_mm_interconnect_0:mm_interconnect_0"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "memory_io:C3|memory_io_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:data_in_0_avalon_slave_0_translator"
Info (12128): Elaborating entity "altera_merlin_axi_master_ni" for hierarchy "memory_io:C3|memory_io_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent"
Info (12128): Elaborating entity "altera_merlin_address_alignment" for hierarchy "memory_io:C3|memory_io_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size"
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "memory_io:C3|memory_io_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:data_in_0_avalon_slave_0_agent"
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "memory_io:C3|memory_io_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:data_in_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor"
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "memory_io:C3|memory_io_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_in_0_avalon_slave_0_agent_rsp_fifo"
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "memory_io:C3|memory_io_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_in_0_avalon_slave_0_agent_rdata_fifo"
Info (12128): Elaborating entity "memory_io_mm_interconnect_0_router" for hierarchy "memory_io:C3|memory_io_mm_interconnect_0:mm_interconnect_0|memory_io_mm_interconnect_0_router:router"
Info (12128): Elaborating entity "memory_io_mm_interconnect_0_router_default_decode" for hierarchy "memory_io:C3|memory_io_mm_interconnect_0:mm_interconnect_0|memory_io_mm_interconnect_0_router:router|memory_io_mm_interconnect_0_router_default_decode:the_default_decode"
Info (12128): Elaborating entity "memory_io_mm_interconnect_0_router_002" for hierarchy "memory_io:C3|memory_io_mm_interconnect_0:mm_interconnect_0|memory_io_mm_interconnect_0_router_002:router_002"
Info (12128): Elaborating entity "memory_io_mm_interconnect_0_router_002_default_decode" for hierarchy "memory_io:C3|memory_io_mm_interconnect_0:mm_interconnect_0|memory_io_mm_interconnect_0_router_002:router_002|memory_io_mm_interconnect_0_router_002_default_decode:the_default_decode"
Info (12128): Elaborating entity "altera_merlin_traffic_limiter" for hierarchy "memory_io:C3|memory_io_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter"
Info (12128): Elaborating entity "altera_merlin_burst_adapter" for hierarchy "memory_io:C3|memory_io_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_in_0_avalon_slave_0_burst_adapter"
Info (12128): Elaborating entity "altera_merlin_burst_adapter_13_1" for hierarchy "memory_io:C3|memory_io_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_in_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter"
Info (12128): Elaborating entity "altera_merlin_address_alignment" for hierarchy "memory_io:C3|memory_io_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_in_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size"
Info (12128): Elaborating entity "altera_merlin_burst_adapter_burstwrap_increment" for hierarchy "memory_io:C3|memory_io_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_in_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment"
Info (12128): Elaborating entity "altera_merlin_burst_adapter_min" for hierarchy "memory_io:C3|memory_io_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_in_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min"
Info (12128): Elaborating entity "altera_merlin_burst_adapter_subtractor" for hierarchy "memory_io:C3|memory_io_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_in_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub"
Info (12128): Elaborating entity "altera_merlin_burst_adapter_adder" for hierarchy "memory_io:C3|memory_io_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_in_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract"
Info (12128): Elaborating entity "memory_io_mm_interconnect_0_cmd_demux" for hierarchy "memory_io:C3|memory_io_mm_interconnect_0:mm_interconnect_0|memory_io_mm_interconnect_0_cmd_demux:cmd_demux"
Info (12128): Elaborating entity "memory_io_mm_interconnect_0_cmd_mux" for hierarchy "memory_io:C3|memory_io_mm_interconnect_0:mm_interconnect_0|memory_io_mm_interconnect_0_cmd_mux:cmd_mux"
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "memory_io:C3|memory_io_mm_interconnect_0:mm_interconnect_0|memory_io_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb"
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "memory_io:C3|memory_io_mm_interconnect_0:mm_interconnect_0|memory_io_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
Info (12128): Elaborating entity "memory_io_mm_interconnect_0_rsp_demux" for hierarchy "memory_io:C3|memory_io_mm_interconnect_0:mm_interconnect_0|memory_io_mm_interconnect_0_rsp_demux:rsp_demux"
Info (12128): Elaborating entity "memory_io_mm_interconnect_0_rsp_mux" for hierarchy "memory_io:C3|memory_io_mm_interconnect_0:mm_interconnect_0|memory_io_mm_interconnect_0_rsp_mux:rsp_mux"
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "memory_io:C3|memory_io_mm_interconnect_0:mm_interconnect_0|memory_io_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb"
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "memory_io:C3|memory_io_mm_interconnect_0:mm_interconnect_0|memory_io_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "memory_io:C3|altera_reset_controller:rst_controller"
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "memory_io:C3|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1"
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "memory_io:C3|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
Info (12128): Elaborating entity "pll" for hierarchy "pll:C4"
Info (12128): Elaborating entity "pll_0002" for hierarchy "pll:C4|pll_0002:pll_inst"
Info (12128): Elaborating entity "altera_pll" for hierarchy "pll:C4|pll_0002:pll_inst|altera_pll:altera_pll_i"
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "pll:C4|pll_0002:pll_inst|altera_pll:altera_pll_i"
Info (12133): Instantiated megafunction "pll:C4|pll_0002:pll_inst|altera_pll:altera_pll_i" with the following parameter:
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "1"
    Info (12134): Parameter "output_clock_frequency0" = "50.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Warning (12241): 30 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "hps_memory_mem_dq[0]~synth"
    Warning (13010): Node "hps_memory_mem_dq[1]~synth"
    Warning (13010): Node "hps_memory_mem_dq[2]~synth"
    Warning (13010): Node "hps_memory_mem_dq[3]~synth"
    Warning (13010): Node "hps_memory_mem_dq[4]~synth"
    Warning (13010): Node "hps_memory_mem_dq[5]~synth"
    Warning (13010): Node "hps_memory_mem_dq[6]~synth"
    Warning (13010): Node "hps_memory_mem_dq[7]~synth"
    Warning (13010): Node "hps_memory_mem_dqs~synth"
    Warning (13010): Node "hps_memory_mem_dqs_n~synth"
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LED[0]" is stuck at VCC
    Warning (13410): Pin "LED[1]" is stuck at GND
    Warning (13410): Pin "LED[2]" is stuck at VCC
    Warning (13410): Pin "LED[3]" is stuck at VCC
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 185 registers lost all their fanouts during netlist optimizations.
Info (286031): Timing-Driven Synthesis is running on partition "memory_io_hps_0_hps_io_border:border"
Info (144001): Generated suppressed messages file E:/Dropbox/numerical-fpga-thesis/sockit/output_files/sockit.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 13 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 8 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[0]"
    Warning (15610): No output dependent on input pin "KEY[1]"
    Warning (15610): No output dependent on input pin "KEY[2]"
    Warning (15610): No output dependent on input pin "KEY[3]"
    Warning (15610): No output dependent on input pin "SWITCH[0]"
    Warning (15610): No output dependent on input pin "SWITCH[1]"
    Warning (15610): No output dependent on input pin "SWITCH[2]"
    Warning (15610): No output dependent on input pin "SWITCH[3]"
Info (21057): Implemented 5160 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 11 input pins
    Info (21059): Implemented 30 output pins
    Info (21060): Implemented 10 bidirectional pins
    Info (21061): Implemented 4774 logic cells
    Info (21065): Implemented 1 PLLs
    Info (21066): Implemented 1 delay-locked loops
    Info (21062): Implemented 75 DSP elements
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 43 warnings
    Info: Peak virtual memory: 946 megabytes
    Info: Processing ended: Wed Jun 24 12:43:15 2015
    Info: Elapsed time: 00:03:49
    Info: Total CPU time (on all processors): 00:04:00
Info: *******************************************************************
Info: Running Quartus II 64-Bit Fitter
    Info: Version 14.1.0 Build 186 12/03/2014 SJ Web Edition
    Info: Processing started: Wed Jun 24 12:43:17 2015
Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off sockit -c sockit
Info: qfit2_default_script.tcl version: #1
Info: Project  = sockit
Info: Revision = sockit
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (119006): Selected device 5CSXFC6D6F31C8 for design "sockit"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (21300): LOCKED port on the PLL is not properly connected on instance "pll:C4|pll_0002:pll_inst|altera_pll:altera_pll_i|general[0].gpll". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready.
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Critical Warning (169085): No exact pin location assignment(s) for 37 pins of 51 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report.
Critical Warning (174073): No exact pin location assignment(s) for 1 RUP, RDN, or RZQ pins of 1 total RUP, RDN or RZQ pins
    Info (174074): RUP, RDN, or RZQ pin hps_memory_oct_rzqin not assigned to an exact location on the device
Info (184020): Starting Fitter periphery placement operations
Info (11178): Promoted 2 clocks (2 global)
    Info (11162): memory_io:C3|memory_io_hps_0:hps_0|memory_io_hps_0_fpga_interfaces:fpga_interfaces|h2f_rst_n[0]~CLKENA0 with 3 fanout uses global clock CLKCTRL_G8
    Info (11162): pll:C4|pll_0002:pll_inst|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0 with 1318 fanout uses global clock CLKCTRL_G13
Info (11191): Automatically promoted 1 clock (1 global)
    Info (11162): RESET~inputCLKENA0 with 612 fanout uses global clock CLKCTRL_G10
        Warning (179010): Source I/O is not placed onto a dedicated REFCLK input pin
            Info (179012): Refclk input I/O pad RESET is placed onto PIN_AD27
        Info (12525): This signal is driven by core routing -- it may be moved during placement to reduce routing delays
Warning (12618): 1 input pin(s) will use non-dedicated clock routing -- review the clock promotion messages above for details
Info (184021): Fitter periphery placement operations ending: elapsed time is 00:00:03
Info (332104): Reading SDC File: 'sockit.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {C4|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin} -multiply_by 6 -duty_cycle 50.00 -name {C4|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]} {C4|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]}
    Info (332110): create_generated_clock -source {C4|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|vco0ph[0]} -divide_by 6 -duty_cycle 50.00 -name {C4|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk} {C4|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}
Info (332104): Reading SDC File: 'memory_io/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'memory_io/synthesis/submodules/hps_sdram_p0.sdc'
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (114001): Time value "2.49975 ns" truncated to "2.499 ns"
Warning (114001): Time value "2.49975 ns" truncated to "2.499 ns"
Warning (114001): Time value "4.16625 ns" truncated to "4.166 ns"
Warning (114001): Time value "4.16625 ns" truncated to "4.166 ns"
Warning (114001): Time value "1.6665 ns" truncated to "1.666 ns"
Warning (114001): Time value "1.6665 ns" truncated to "1.666 ns"
Warning (332174): Ignored filter at hps_sdram_p0.sdc(550): *:C3|*:hps_0|*:hps_io|*:border|*:hps_sdram_inst|*s0|* could not be matched with a clock or keeper or register or port or pin or cell or partition
Warning (332049): Ignored set_false_path at hps_sdram_p0.sdc(550): Argument <from> is not an object ID
    Info (332050): set_false_path -from ${prefix}|*s0|* -to [get_clocks $local_pll_write_clk]
Warning (332174): Ignored filter at hps_sdram_p0.sdc(551): *:C3|*:hps_0|*:hps_io|*:border|*:hps_sdram_inst|*s0|*hphy_bridge_s0_translator|av_readdata_pre[*] could not be matched with a clock or keeper or register or port or pin or cell or partition
Warning (332049): Ignored set_false_path at hps_sdram_p0.sdc(551): Argument <to> is not an object ID
    Info (332050): set_false_path -from [get_clocks $local_pll_write_clk] -to ${prefix}|*s0|*hphy_bridge_s0_translator|av_readdata_pre[*]
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): From: C3|hps_0|fpga_interfaces|hps2fpga_light_weight|clk  to: memory_io:C3|memory_io_hps_0:hps_0|memory_io_hps_0_fpga_interfaces:fpga_interfaces|hps2fpga_light_weight~FF_3425
    Info (332098): Cell: C3|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: C3|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: C3|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: C3|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: C3|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].umem_ck_pad|auto_generated|ddio_outa[0]  from: muxsel  to: dataout
    Info (332098): Cell: C4|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk
    Info (332098): Cell: C4|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: C4|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT  from: clkin[0]  to: clkout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332152): The following assignments are ignored by the derive_clock_uncertainty command
Info (332171): The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command
    Info (332172): Setup clock transfer from hps_memory_mem_dqs_IN (Rise) to hps_memory_mem_dqs_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from hps_memory_mem_dqs_IN (Rise) to hps_memory_mem_dqs_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from memory_io:C3|memory_io_hps_0:hps_0|memory_io_hps_0_hps_io:hps_io|memory_io_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to hps_memory_mem_dqs_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from memory_io:C3|memory_io_hps_0:hps_0|memory_io_hps_0_hps_io:hps_io|memory_io_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to hps_memory_mem_dqs_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from memory_io:C3|memory_io_hps_0:hps_0|memory_io_hps_0_hps_io:hps_io|memory_io_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to hps_memory_mem_dqs_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from memory_io:C3|memory_io_hps_0:hps_0|memory_io_hps_0_hps_io:hps_io|memory_io_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to hps_memory_mem_dqs_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from memory_io:C3|memory_io_hps_0:hps_0|memory_io_hps_0_hps_io:hps_io|memory_io_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to hps_memory_mem_dqs_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from memory_io:C3|memory_io_hps_0:hps_0|memory_io_hps_0_hps_io:hps_io|memory_io_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to hps_memory_mem_dqs_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from C3|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to hps_memory_mem_dqs_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from C3|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to hps_memory_mem_dqs_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from C3|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to hps_memory_mem_dqs_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from C3|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to hps_memory_mem_dqs_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from memory_io:C3|memory_io_hps_0:hps_0|memory_io_hps_0_hps_io:hps_io|memory_io_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to hps_memory_mem_dqs_n_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from memory_io:C3|memory_io_hps_0:hps_0|memory_io_hps_0_hps_io:hps_io|memory_io_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to hps_memory_mem_dqs_n_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from memory_io:C3|memory_io_hps_0:hps_0|memory_io_hps_0_hps_io:hps_io|memory_io_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to hps_memory_mem_dqs_n_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from memory_io:C3|memory_io_hps_0:hps_0|memory_io_hps_0_hps_io:hps_io|memory_io_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to hps_memory_mem_dqs_n_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 11 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):    3.333 C3|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock
    Info (332111):    3.333 C4|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]
    Info (332111):   20.000 C4|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk
    Info (332111):    3.333 hps_memory_mem_ck
    Info (332111):    3.333 hps_memory_mem_ck_n
    Info (332111):    3.333 hps_memory_mem_dqs_IN
    Info (332111):    3.333 hps_memory_mem_dqs_n_OUT
    Info (332111):    3.333 hps_memory_mem_dqs_OUT
    Info (332111):   20.000   master_clk
    Info (332111):    3.333 memory_io:C3|memory_io_hps_0:hps_0|memory_io_hps_0_hps_io:hps_io|memory_io_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk
    Info (332111):    3.333 memory_io:C3|memory_io_hps_0:hps_0|memory_io_hps_0_hps_io:hps_io|memory_io_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176218): Packed 1840 registers into blocks of type DSP block
    Extra Info (176220): Created 1552 register duplicates
Info (11798): Fitter preparation operations ending: elapsed time is 00:00:43
Info (170189): Fitter placement preparation operations beginning
Info (14951): The Fitter is using Advanced Physical Optimization.
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:21
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:34
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 4% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 17% of the available device resources in the region that extends from location X22_Y11 to location X32_Y22
Info (170194): Fitter routing operations ending: elapsed time is 00:02:12
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (11888): Total time spent on timing analysis during the Fitter is 57.06 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11801): Fitter post-fit operations ending: elapsed time is 00:00:51
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Info (169186): Following groups of pins have the same dynamic on-chip termination control
    Info (169185): Following pins have the same dynamic on-chip termination control: memory_io:C3|memory_io_hps_0:hps_0|memory_io_hps_0_hps_io:hps_io|memory_io_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc
        Info (169066): Type bi-directional pin hps_memory_mem_dqs uses the Differential 1.5-V SSTL Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: memory_io:C3|memory_io_hps_0:hps_0|memory_io_hps_0_hps_io:hps_io|memory_io_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin hps_memory_mem_dq[0] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: memory_io:C3|memory_io_hps_0:hps_0|memory_io_hps_0_hps_io:hps_io|memory_io_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin hps_memory_mem_dq[1] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: memory_io:C3|memory_io_hps_0:hps_0|memory_io_hps_0_hps_io:hps_io|memory_io_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin hps_memory_mem_dq[2] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: memory_io:C3|memory_io_hps_0:hps_0|memory_io_hps_0_hps_io:hps_io|memory_io_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin hps_memory_mem_dq[3] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: memory_io:C3|memory_io_hps_0:hps_0|memory_io_hps_0_hps_io:hps_io|memory_io_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin hps_memory_mem_dq[4] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: memory_io:C3|memory_io_hps_0:hps_0|memory_io_hps_0_hps_io:hps_io|memory_io_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin hps_memory_mem_dq[5] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: memory_io:C3|memory_io_hps_0:hps_0|memory_io_hps_0_hps_io:hps_io|memory_io_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin hps_memory_mem_dq[6] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: memory_io:C3|memory_io_hps_0:hps_0|memory_io_hps_0_hps_io:hps_io|memory_io_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin hps_memory_mem_dq[7] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: memory_io:C3|memory_io_hps_0:hps_0|memory_io_hps_0_hps_io:hps_io|memory_io_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc_bar
        Info (169066): Type bi-directional pin hps_memory_mem_dqs_n uses the Differential 1.5-V SSTL Class I I/O standard
Info (144001): Generated suppressed messages file E:/Dropbox/numerical-fpga-thesis/sockit/output_files/sockit.fit.smsg
Info: Quartus II 64-Bit Fitter was successful. 0 errors, 19 warnings
    Info: Peak virtual memory: 2683 megabytes
    Info: Processing ended: Wed Jun 24 12:49:03 2015
    Info: Elapsed time: 00:05:46
    Info: Total CPU time (on all processors): 00:06:12
Info: *******************************************************************
Info: Running Quartus II 64-Bit Assembler
    Info: Version 14.1.0 Build 186 12/03/2014 SJ Web Edition
    Info: Processing started: Wed Jun 24 12:49:06 2015
Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off sockit -c sockit
Info (115030): Assembler is generating device programming files
Info (11878): Hard Processor Subsystem configuration has not changed and a Preloader software update is not required
Info: Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 773 megabytes
    Info: Processing ended: Wed Jun 24 12:49:27 2015
    Info: Elapsed time: 00:00:21
    Info: Total CPU time (on all processors): 00:00:20
Info (293026): Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 14.1.0 Build 186 12/03/2014 SJ Web Edition
    Info: Processing started: Wed Jun 24 12:49:29 2015
Info: Command: quartus_sta sockit -c sockit
Info: qsta_default_script.tcl version: #3
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332104): Reading SDC File: 'sockit.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {C4|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin} -divide_by 2 -multiply_by 12 -duty_cycle 50.00 -name {C4|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]} {C4|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]}
    Info (332110): create_generated_clock -source {C4|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|vco0ph[0]} -divide_by 6 -duty_cycle 50.00 -name {C4|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk} {C4|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}
Info (332104): Reading SDC File: 'memory_io/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'memory_io/synthesis/submodules/hps_sdram_p0.sdc'
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info: Initializing DDR database for CORE hps_sdram_p0
Info: Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: C3|hps_0|hps_io|border|hps_sdram_inst
Warning (114001): Time value "2.49975 ns" truncated to "2.499 ns"
Warning (114001): Time value "2.49975 ns" truncated to "2.499 ns"
Warning (114001): Time value "4.16625 ns" truncated to "4.166 ns"
Warning (114001): Time value "4.16625 ns" truncated to "4.166 ns"
Warning (114001): Time value "1.6665 ns" truncated to "1.666 ns"
Warning (114001): Time value "1.6665 ns" truncated to "1.666 ns"
Warning (332174): Ignored filter at hps_sdram_p0.sdc(550): *:C3|*:hps_0|*:hps_io|*:border|*:hps_sdram_inst|*s0|* could not be matched with a clock or keeper or register or port or pin or cell or partition
Warning (332049): Ignored set_false_path at hps_sdram_p0.sdc(550): Argument <from> is not an object ID
    Info (332050): set_false_path -from ${prefix}|*s0|* -to [get_clocks $local_pll_write_clk]
Warning (332174): Ignored filter at hps_sdram_p0.sdc(551): *:C3|*:hps_0|*:hps_io|*:border|*:hps_sdram_inst|*s0|*hphy_bridge_s0_translator|av_readdata_pre[*] could not be matched with a clock or keeper or register or port or pin or cell or partition
Warning (332049): Ignored set_false_path at hps_sdram_p0.sdc(551): Argument <to> is not an object ID
    Info (332050): set_false_path -from [get_clocks $local_pll_write_clk] -to ${prefix}|*s0|*hphy_bridge_s0_translator|av_readdata_pre[*]
Info: Setting DQS clocks as inactive; use Report DDR to timing analyze DQS clocks
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): From: C3|hps_0|fpga_interfaces|hps2fpga_light_weight|clk  to: memory_io:C3|memory_io_hps_0:hps_0|memory_io_hps_0_fpga_interfaces:fpga_interfaces|hps2fpga_light_weight~FF_3425
    Info (332098): Cell: C3|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: C3|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: C3|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: C3|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: C3|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].umem_ck_pad|auto_generated|ddio_outa[0]  from: muxsel  to: dataout
    Info (332098): Cell: C4|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk
    Info (332098): Cell: C4|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: C4|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT  from: clkin[0]  to: clkout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332152): The following assignments are ignored by the derive_clock_uncertainty command
Info (332171): The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command
    Info (332172): Setup clock transfer from hps_memory_mem_dqs_IN (Rise) to hps_memory_mem_dqs_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from hps_memory_mem_dqs_IN (Rise) to hps_memory_mem_dqs_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from memory_io:C3|memory_io_hps_0:hps_0|memory_io_hps_0_hps_io:hps_io|memory_io_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to hps_memory_mem_dqs_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from memory_io:C3|memory_io_hps_0:hps_0|memory_io_hps_0_hps_io:hps_io|memory_io_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to hps_memory_mem_dqs_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from memory_io:C3|memory_io_hps_0:hps_0|memory_io_hps_0_hps_io:hps_io|memory_io_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to hps_memory_mem_dqs_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from memory_io:C3|memory_io_hps_0:hps_0|memory_io_hps_0_hps_io:hps_io|memory_io_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to hps_memory_mem_dqs_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from memory_io:C3|memory_io_hps_0:hps_0|memory_io_hps_0_hps_io:hps_io|memory_io_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to hps_memory_mem_dqs_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from memory_io:C3|memory_io_hps_0:hps_0|memory_io_hps_0_hps_io:hps_io|memory_io_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to hps_memory_mem_dqs_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from C3|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to hps_memory_mem_dqs_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from C3|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to hps_memory_mem_dqs_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from C3|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to hps_memory_mem_dqs_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from C3|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to hps_memory_mem_dqs_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from memory_io:C3|memory_io_hps_0:hps_0|memory_io_hps_0_hps_io:hps_io|memory_io_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to hps_memory_mem_dqs_n_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from memory_io:C3|memory_io_hps_0:hps_0|memory_io_hps_0_hps_io:hps_io|memory_io_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to hps_memory_mem_dqs_n_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from memory_io:C3|memory_io_hps_0:hps_0|memory_io_hps_0_hps_io:hps_io|memory_io_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to hps_memory_mem_dqs_n_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from memory_io:C3|memory_io_hps_0:hps_0|memory_io_hps_0_hps_io:hps_io|memory_io_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to hps_memory_mem_dqs_n_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1100mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -67.132
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -67.132          -48700.316 C4|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):     2.268               0.000 memory_io:C3|memory_io_hps_0:hps_0|memory_io_hps_0_hps_io:hps_io|memory_io_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk 
Info (332146): Worst-case hold slack is 0.188
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.188               0.000 memory_io:C3|memory_io_hps_0:hps_0|memory_io_hps_0_hps_io:hps_io|memory_io_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk 
    Info (332119):     0.520               0.000 C4|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
Info (332146): Worst-case recovery slack is 4.505
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.505               0.000 memory_io:C3|memory_io_hps_0:hps_0|memory_io_hps_0_hps_io:hps_io|memory_io_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk 
    Info (332119):    15.805               0.000 C4|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
Info (332146): Worst-case removal slack is 1.146
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.146               0.000 C4|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):     1.405               0.000 memory_io:C3|memory_io_hps_0:hps_0|memory_io_hps_0_hps_io:hps_io|memory_io_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk 
Info (332146): Worst-case minimum pulse width slack is 0.807
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.807               0.000 memory_io:C3|memory_io_hps_0:hps_0|memory_io_hps_0_hps_io:hps_io|memory_io_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk 
    Info (332119):     0.822               0.000 memory_io:C3|memory_io_hps_0:hps_0|memory_io_hps_0_hps_io:hps_io|memory_io_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk 
    Info (332119):     1.666               0.000 C4|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0] 
    Info (332119):     9.164               0.000 C4|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):     9.935               0.000 master_clk 
Info: Initializing DDR database for CORE hps_sdram_p0
Info: Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: C3|hps_0|hps_io|border|hps_sdram_inst
Info (332115): Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.268
    Info (332115): -to [remove_from_collection [get_registers {*:C3|*:hps_0|*:hps_io|*:border|*:hps_sdram_inst|*}] [get_registers {{*:C3|*:hps_0|*:hps_io|*:border|*:hps_sdram_inst|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].capture_reg~DFFLO} {*:C3|*:hps_0|*:hps_io|*:border|*:hps_sdram_inst|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].aligned_input[*]}}]]
    Info (332115): -setup
    Info (332115): -npaths 10
    Info (332115): -detail full_path
    Info (332115): -panel_name {C3|hps_0|hps_io|border|hps_sdram_inst Core (setup)}
Info (332115): Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.188
    Info (332115): -to [remove_from_collection [get_registers {*:C3|*:hps_0|*:hps_io|*:border|*:hps_sdram_inst|*}] [get_registers {{*:C3|*:hps_0|*:hps_io|*:border|*:hps_sdram_inst|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].capture_reg~DFFLO} {*:C3|*:hps_0|*:hps_io|*:border|*:hps_sdram_inst|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].aligned_input[*]}}]]
    Info (332115): -hold
    Info (332115): -npaths 10
    Info (332115): -detail full_path
    Info (332115): -panel_name {C3|hps_0|hps_io|border|hps_sdram_inst Core (hold)}
Info (332115): Report Timing: Found 8 recovery paths (0 violated).  Worst case slack is 4.505
    Info (332115): -to [remove_from_collection [get_registers {*:C3|*:hps_0|*:hps_io|*:border|*:hps_sdram_inst|*}] [get_registers {{*:C3|*:hps_0|*:hps_io|*:border|*:hps_sdram_inst|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].capture_reg~DFFLO} {*:C3|*:hps_0|*:hps_io|*:border|*:hps_sdram_inst|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].aligned_input[*]}}]]
    Info (332115): -recovery
    Info (332115): -npaths 10
    Info (332115): -detail full_path
    Info (332115): -panel_name {C3|hps_0|hps_io|border|hps_sdram_inst Core Recovery/Removal (recovery)}
Info (332115): Report Timing: Found 8 removal paths (0 violated).  Worst case slack is 1.405
    Info (332115): -to [remove_from_collection [get_registers {*:C3|*:hps_0|*:hps_io|*:border|*:hps_sdram_inst|*}] [get_registers {{*:C3|*:hps_0|*:hps_io|*:border|*:hps_sdram_inst|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].capture_reg~DFFLO} {*:C3|*:hps_0|*:hps_io|*:border|*:hps_sdram_inst|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].aligned_input[*]}}]]
    Info (332115): -removal
    Info (332115): -npaths 10
    Info (332115): -detail full_path
    Info (332115): -panel_name {C3|hps_0|hps_io|border|hps_sdram_inst Core Recovery/Removal (removal)}
Info: Core: hps_sdram_p0 - Instance: C3|hps_0|hps_io|border|hps_sdram_inst
Info:                                                          setup  hold
Info: Address Command (Slow 1100mV 85C Model)               |  0.933  0.904
Info: Bus Turnaround Time (Slow 1100mV 85C Model)           |   3.68     --
Info: Core (Slow 1100mV 85C Model)                          |  2.268  0.188
Info: Core Recovery/Removal (Slow 1100mV 85C Model)         |  4.505  1.405
Info: DQS vs CK (Slow 1100mV 85C Model)                     |  0.581  0.467
Info: Postamble (Slow 1100mV 85C Model)                     |  0.731  0.731
Info: Read Capture (Slow 1100mV 85C Model)                  |  0.297   0.25
Info: Write (Slow 1100mV 85C Model)                         |  0.316  0.326
Info: Analyzing Slow 1100mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): From: C3|hps_0|fpga_interfaces|hps2fpga_light_weight|clk  to: memory_io:C3|memory_io_hps_0:hps_0|memory_io_hps_0_fpga_interfaces:fpga_interfaces|hps2fpga_light_weight~FF_3425
    Info (332098): Cell: C3|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: C3|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: C3|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: C3|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: C3|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].umem_ck_pad|auto_generated|ddio_outa[0]  from: muxsel  to: dataout
    Info (332098): Cell: C4|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk
    Info (332098): Cell: C4|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: C4|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT  from: clkin[0]  to: clkout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332152): The following assignments are ignored by the derive_clock_uncertainty command
Info (332171): The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command
    Info (332172): Setup clock transfer from hps_memory_mem_dqs_IN (Rise) to hps_memory_mem_dqs_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from hps_memory_mem_dqs_IN (Rise) to hps_memory_mem_dqs_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from memory_io:C3|memory_io_hps_0:hps_0|memory_io_hps_0_hps_io:hps_io|memory_io_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to hps_memory_mem_dqs_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from memory_io:C3|memory_io_hps_0:hps_0|memory_io_hps_0_hps_io:hps_io|memory_io_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to hps_memory_mem_dqs_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from memory_io:C3|memory_io_hps_0:hps_0|memory_io_hps_0_hps_io:hps_io|memory_io_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to hps_memory_mem_dqs_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from memory_io:C3|memory_io_hps_0:hps_0|memory_io_hps_0_hps_io:hps_io|memory_io_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to hps_memory_mem_dqs_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from memory_io:C3|memory_io_hps_0:hps_0|memory_io_hps_0_hps_io:hps_io|memory_io_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to hps_memory_mem_dqs_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from memory_io:C3|memory_io_hps_0:hps_0|memory_io_hps_0_hps_io:hps_io|memory_io_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to hps_memory_mem_dqs_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from C3|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to hps_memory_mem_dqs_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from C3|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to hps_memory_mem_dqs_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from C3|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to hps_memory_mem_dqs_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from C3|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to hps_memory_mem_dqs_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from memory_io:C3|memory_io_hps_0:hps_0|memory_io_hps_0_hps_io:hps_io|memory_io_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to hps_memory_mem_dqs_n_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from memory_io:C3|memory_io_hps_0:hps_0|memory_io_hps_0_hps_io:hps_io|memory_io_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to hps_memory_mem_dqs_n_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from memory_io:C3|memory_io_hps_0:hps_0|memory_io_hps_0_hps_io:hps_io|memory_io_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to hps_memory_mem_dqs_n_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from memory_io:C3|memory_io_hps_0:hps_0|memory_io_hps_0_hps_io:hps_io|memory_io_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to hps_memory_mem_dqs_n_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -70.035
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -70.035          -50829.848 C4|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):     2.241               0.000 memory_io:C3|memory_io_hps_0:hps_0|memory_io_hps_0_hps_io:hps_io|memory_io_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk 
Info (332146): Worst-case hold slack is 0.228
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.228               0.000 memory_io:C3|memory_io_hps_0:hps_0|memory_io_hps_0_hps_io:hps_io|memory_io_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk 
    Info (332119):     0.416               0.000 C4|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
Info (332146): Worst-case recovery slack is 4.703
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.703               0.000 memory_io:C3|memory_io_hps_0:hps_0|memory_io_hps_0_hps_io:hps_io|memory_io_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk 
    Info (332119):    16.025               0.000 C4|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
Info (332146): Worst-case removal slack is 1.064
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.064               0.000 C4|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):     1.271               0.000 memory_io:C3|memory_io_hps_0:hps_0|memory_io_hps_0_hps_io:hps_io|memory_io_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk 
Info (332146): Worst-case minimum pulse width slack is 0.816
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.816               0.000 memory_io:C3|memory_io_hps_0:hps_0|memory_io_hps_0_hps_io:hps_io|memory_io_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk 
    Info (332119):     0.836               0.000 memory_io:C3|memory_io_hps_0:hps_0|memory_io_hps_0_hps_io:hps_io|memory_io_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk 
    Info (332119):     1.666               0.000 C4|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0] 
    Info (332119):     9.079               0.000 C4|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):     9.908               0.000 master_clk 
Info: Initializing DDR database for CORE hps_sdram_p0
Info: Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: C3|hps_0|hps_io|border|hps_sdram_inst
Info (332115): Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.241
    Info (332115): -to [remove_from_collection [get_registers {*:C3|*:hps_0|*:hps_io|*:border|*:hps_sdram_inst|*}] [get_registers {{*:C3|*:hps_0|*:hps_io|*:border|*:hps_sdram_inst|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].capture_reg~DFFLO} {*:C3|*:hps_0|*:hps_io|*:border|*:hps_sdram_inst|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].aligned_input[*]}}]]
    Info (332115): -setup
    Info (332115): -npaths 10
    Info (332115): -detail full_path
    Info (332115): -panel_name {C3|hps_0|hps_io|border|hps_sdram_inst Core (setup)}
Info (332115): Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.228
    Info (332115): -to [remove_from_collection [get_registers {*:C3|*:hps_0|*:hps_io|*:border|*:hps_sdram_inst|*}] [get_registers {{*:C3|*:hps_0|*:hps_io|*:border|*:hps_sdram_inst|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].capture_reg~DFFLO} {*:C3|*:hps_0|*:hps_io|*:border|*:hps_sdram_inst|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].aligned_input[*]}}]]
    Info (332115): -hold
    Info (332115): -npaths 10
    Info (332115): -detail full_path
    Info (332115): -panel_name {C3|hps_0|hps_io|border|hps_sdram_inst Core (hold)}
Info (332115): Report Timing: Found 8 recovery paths (0 violated).  Worst case slack is 4.703
    Info (332115): -to [remove_from_collection [get_registers {*:C3|*:hps_0|*:hps_io|*:border|*:hps_sdram_inst|*}] [get_registers {{*:C3|*:hps_0|*:hps_io|*:border|*:hps_sdram_inst|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].capture_reg~DFFLO} {*:C3|*:hps_0|*:hps_io|*:border|*:hps_sdram_inst|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].aligned_input[*]}}]]
    Info (332115): -recovery
    Info (332115): -npaths 10
    Info (332115): -detail full_path
    Info (332115): -panel_name {C3|hps_0|hps_io|border|hps_sdram_inst Core Recovery/Removal (recovery)}
Info (332115): Report Timing: Found 8 removal paths (0 violated).  Worst case slack is 1.271
    Info (332115): -to [remove_from_collection [get_registers {*:C3|*:hps_0|*:hps_io|*:border|*:hps_sdram_inst|*}] [get_registers {{*:C3|*:hps_0|*:hps_io|*:border|*:hps_sdram_inst|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].capture_reg~DFFLO} {*:C3|*:hps_0|*:hps_io|*:border|*:hps_sdram_inst|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].aligned_input[*]}}]]
    Info (332115): -removal
    Info (332115): -npaths 10
    Info (332115): -detail full_path
    Info (332115): -panel_name {C3|hps_0|hps_io|border|hps_sdram_inst Core Recovery/Removal (removal)}
Info: Core: hps_sdram_p0 - Instance: C3|hps_0|hps_io|border|hps_sdram_inst
Info:                                                          setup  hold
Info: Address Command (Slow 1100mV 0C Model)                |  0.922  0.891
Info: Bus Turnaround Time (Slow 1100mV 0C Model)            |  3.716     --
Info: Core (Slow 1100mV 0C Model)                           |  2.241  0.228
Info: Core Recovery/Removal (Slow 1100mV 0C Model)          |  4.703  1.271
Info: DQS vs CK (Slow 1100mV 0C Model)                      |  0.637  0.472
Info: Postamble (Slow 1100mV 0C Model)                      |  0.712  0.712
Info: Read Capture (Slow 1100mV 0C Model)                   |  0.314  0.266
Info: Write (Slow 1100mV 0C Model)                          |  0.346  0.355
Info: Analyzing Fast 1100mV 85C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): From: C3|hps_0|fpga_interfaces|hps2fpga_light_weight|clk  to: memory_io:C3|memory_io_hps_0:hps_0|memory_io_hps_0_fpga_interfaces:fpga_interfaces|hps2fpga_light_weight~FF_3425
    Info (332098): Cell: C3|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: C3|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: C3|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: C3|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: C3|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].umem_ck_pad|auto_generated|ddio_outa[0]  from: muxsel  to: dataout
    Info (332098): Cell: C4|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk
    Info (332098): Cell: C4|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: C4|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT  from: clkin[0]  to: clkout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332152): The following assignments are ignored by the derive_clock_uncertainty command
Info (332171): The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command
    Info (332172): Setup clock transfer from hps_memory_mem_dqs_IN (Rise) to hps_memory_mem_dqs_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from hps_memory_mem_dqs_IN (Rise) to hps_memory_mem_dqs_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from memory_io:C3|memory_io_hps_0:hps_0|memory_io_hps_0_hps_io:hps_io|memory_io_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to hps_memory_mem_dqs_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from memory_io:C3|memory_io_hps_0:hps_0|memory_io_hps_0_hps_io:hps_io|memory_io_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to hps_memory_mem_dqs_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from memory_io:C3|memory_io_hps_0:hps_0|memory_io_hps_0_hps_io:hps_io|memory_io_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to hps_memory_mem_dqs_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from memory_io:C3|memory_io_hps_0:hps_0|memory_io_hps_0_hps_io:hps_io|memory_io_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to hps_memory_mem_dqs_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from memory_io:C3|memory_io_hps_0:hps_0|memory_io_hps_0_hps_io:hps_io|memory_io_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to hps_memory_mem_dqs_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from memory_io:C3|memory_io_hps_0:hps_0|memory_io_hps_0_hps_io:hps_io|memory_io_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to hps_memory_mem_dqs_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from C3|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to hps_memory_mem_dqs_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from C3|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to hps_memory_mem_dqs_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from C3|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to hps_memory_mem_dqs_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from C3|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to hps_memory_mem_dqs_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from memory_io:C3|memory_io_hps_0:hps_0|memory_io_hps_0_hps_io:hps_io|memory_io_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to hps_memory_mem_dqs_n_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from memory_io:C3|memory_io_hps_0:hps_0|memory_io_hps_0_hps_io:hps_io|memory_io_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to hps_memory_mem_dqs_n_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from memory_io:C3|memory_io_hps_0:hps_0|memory_io_hps_0_hps_io:hps_io|memory_io_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to hps_memory_mem_dqs_n_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from memory_io:C3|memory_io_hps_0:hps_0|memory_io_hps_0_hps_io:hps_io|memory_io_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to hps_memory_mem_dqs_n_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -17.283
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -17.283          -12231.060 C4|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):     2.943               0.000 memory_io:C3|memory_io_hps_0:hps_0|memory_io_hps_0_hps_io:hps_io|memory_io_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk 
Info (332146): Worst-case hold slack is 0.084
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.084               0.000 memory_io:C3|memory_io_hps_0:hps_0|memory_io_hps_0_hps_io:hps_io|memory_io_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk 
    Info (332119):     0.178               0.000 C4|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
Info (332146): Worst-case recovery slack is 5.393
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     5.393               0.000 memory_io:C3|memory_io_hps_0:hps_0|memory_io_hps_0_hps_io:hps_io|memory_io_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk 
    Info (332119):    17.757               0.000 C4|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
Info (332146): Worst-case removal slack is 0.458
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.458               0.000 C4|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):     0.984               0.000 memory_io:C3|memory_io_hps_0:hps_0|memory_io_hps_0_hps_io:hps_io|memory_io_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk 
Info (332146): Worst-case minimum pulse width slack is 1.300
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.300               0.000 memory_io:C3|memory_io_hps_0:hps_0|memory_io_hps_0_hps_io:hps_io|memory_io_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk 
    Info (332119):     1.307               0.000 memory_io:C3|memory_io_hps_0:hps_0|memory_io_hps_0_hps_io:hps_io|memory_io_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk 
    Info (332119):     1.666               0.000 C4|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0] 
    Info (332119):     9.534               0.000 C4|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):     9.643               0.000 master_clk 
Info: Initializing DDR database for CORE hps_sdram_p0
Info: Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: C3|hps_0|hps_io|border|hps_sdram_inst
Info (332115): Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.943
    Info (332115): -to [remove_from_collection [get_registers {*:C3|*:hps_0|*:hps_io|*:border|*:hps_sdram_inst|*}] [get_registers {{*:C3|*:hps_0|*:hps_io|*:border|*:hps_sdram_inst|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].capture_reg~DFFLO} {*:C3|*:hps_0|*:hps_io|*:border|*:hps_sdram_inst|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].aligned_input[*]}}]]
    Info (332115): -setup
    Info (332115): -npaths 10
    Info (332115): -detail full_path
    Info (332115): -panel_name {C3|hps_0|hps_io|border|hps_sdram_inst Core (setup)}
Info (332115): Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.084
    Info (332115): -to [remove_from_collection [get_registers {*:C3|*:hps_0|*:hps_io|*:border|*:hps_sdram_inst|*}] [get_registers {{*:C3|*:hps_0|*:hps_io|*:border|*:hps_sdram_inst|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].capture_reg~DFFLO} {*:C3|*:hps_0|*:hps_io|*:border|*:hps_sdram_inst|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].aligned_input[*]}}]]
    Info (332115): -hold
    Info (332115): -npaths 10
    Info (332115): -detail full_path
    Info (332115): -panel_name {C3|hps_0|hps_io|border|hps_sdram_inst Core (hold)}
Info (332115): Report Timing: Found 8 recovery paths (0 violated).  Worst case slack is 5.393
    Info (332115): -to [remove_from_collection [get_registers {*:C3|*:hps_0|*:hps_io|*:border|*:hps_sdram_inst|*}] [get_registers {{*:C3|*:hps_0|*:hps_io|*:border|*:hps_sdram_inst|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].capture_reg~DFFLO} {*:C3|*:hps_0|*:hps_io|*:border|*:hps_sdram_inst|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].aligned_input[*]}}]]
    Info (332115): -recovery
    Info (332115): -npaths 10
    Info (332115): -detail full_path
    Info (332115): -panel_name {C3|hps_0|hps_io|border|hps_sdram_inst Core Recovery/Removal (recovery)}
Info (332115): Report Timing: Found 8 removal paths (0 violated).  Worst case slack is 0.984
    Info (332115): -to [remove_from_collection [get_registers {*:C3|*:hps_0|*:hps_io|*:border|*:hps_sdram_inst|*}] [get_registers {{*:C3|*:hps_0|*:hps_io|*:border|*:hps_sdram_inst|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].capture_reg~DFFLO} {*:C3|*:hps_0|*:hps_io|*:border|*:hps_sdram_inst|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].aligned_input[*]}}]]
    Info (332115): -removal
    Info (332115): -npaths 10
    Info (332115): -detail full_path
    Info (332115): -panel_name {C3|hps_0|hps_io|border|hps_sdram_inst Core Recovery/Removal (removal)}
Info: Core: hps_sdram_p0 - Instance: C3|hps_0|hps_io|border|hps_sdram_inst
Info:                                                          setup  hold
Info: Address Command (Fast 1100mV 85C Model)               |  1.038  0.967
Info: Bus Turnaround Time (Fast 1100mV 85C Model)           |   3.91     --
Info: Core (Fast 1100mV 85C Model)                          |  2.943  0.084
Info: Core Recovery/Removal (Fast 1100mV 85C Model)         |  5.393  0.984
Info: DQS vs CK (Fast 1100mV 85C Model)                     |  0.755  0.684
Info: Postamble (Fast 1100mV 85C Model)                     |  0.902  0.902
Info: Read Capture (Fast 1100mV 85C Model)                  |  0.524  0.477
Info: Write (Fast 1100mV 85C Model)                         |  0.491  0.491
Info: Analyzing Fast 1100mV 0C Model
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): From: C3|hps_0|fpga_interfaces|hps2fpga_light_weight|clk  to: memory_io:C3|memory_io_hps_0:hps_0|memory_io_hps_0_fpga_interfaces:fpga_interfaces|hps2fpga_light_weight~FF_3425
    Info (332098): Cell: C3|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: C3|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: C3|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: C3|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: C3|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].umem_ck_pad|auto_generated|ddio_outa[0]  from: muxsel  to: dataout
    Info (332098): Cell: C4|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk
    Info (332098): Cell: C4|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: C4|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT  from: clkin[0]  to: clkout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332152): The following assignments are ignored by the derive_clock_uncertainty command
Info (332171): The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command
    Info (332172): Setup clock transfer from hps_memory_mem_dqs_IN (Rise) to hps_memory_mem_dqs_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from hps_memory_mem_dqs_IN (Rise) to hps_memory_mem_dqs_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from memory_io:C3|memory_io_hps_0:hps_0|memory_io_hps_0_hps_io:hps_io|memory_io_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to hps_memory_mem_dqs_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from memory_io:C3|memory_io_hps_0:hps_0|memory_io_hps_0_hps_io:hps_io|memory_io_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to hps_memory_mem_dqs_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from memory_io:C3|memory_io_hps_0:hps_0|memory_io_hps_0_hps_io:hps_io|memory_io_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to hps_memory_mem_dqs_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from memory_io:C3|memory_io_hps_0:hps_0|memory_io_hps_0_hps_io:hps_io|memory_io_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to hps_memory_mem_dqs_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from memory_io:C3|memory_io_hps_0:hps_0|memory_io_hps_0_hps_io:hps_io|memory_io_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to hps_memory_mem_dqs_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from memory_io:C3|memory_io_hps_0:hps_0|memory_io_hps_0_hps_io:hps_io|memory_io_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to hps_memory_mem_dqs_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from C3|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to hps_memory_mem_dqs_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from C3|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to hps_memory_mem_dqs_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from C3|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to hps_memory_mem_dqs_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from C3|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to hps_memory_mem_dqs_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from memory_io:C3|memory_io_hps_0:hps_0|memory_io_hps_0_hps_io:hps_io|memory_io_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to hps_memory_mem_dqs_n_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from memory_io:C3|memory_io_hps_0:hps_0|memory_io_hps_0_hps_io:hps_io|memory_io_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to hps_memory_mem_dqs_n_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from memory_io:C3|memory_io_hps_0:hps_0|memory_io_hps_0_hps_io:hps_io|memory_io_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to hps_memory_mem_dqs_n_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from memory_io:C3|memory_io_hps_0:hps_0|memory_io_hps_0_hps_io:hps_io|memory_io_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to hps_memory_mem_dqs_n_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -14.702
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -14.702          -10370.049 C4|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):     2.943               0.000 memory_io:C3|memory_io_hps_0:hps_0|memory_io_hps_0_hps_io:hps_io|memory_io_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk 
Info (332146): Worst-case hold slack is 0.077
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.077               0.000 memory_io:C3|memory_io_hps_0:hps_0|memory_io_hps_0_hps_io:hps_io|memory_io_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk 
    Info (332119):     0.167               0.000 C4|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
Info (332146): Worst-case recovery slack is 5.491
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     5.491               0.000 memory_io:C3|memory_io_hps_0:hps_0|memory_io_hps_0_hps_io:hps_io|memory_io_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk 
    Info (332119):    18.045               0.000 C4|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
Info (332146): Worst-case removal slack is 0.418
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.418               0.000 C4|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):     0.889               0.000 memory_io:C3|memory_io_hps_0:hps_0|memory_io_hps_0_hps_io:hps_io|memory_io_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk 
Info (332146): Worst-case minimum pulse width slack is 1.304
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.304               0.000 memory_io:C3|memory_io_hps_0:hps_0|memory_io_hps_0_hps_io:hps_io|memory_io_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk 
    Info (332119):     1.311               0.000 memory_io:C3|memory_io_hps_0:hps_0|memory_io_hps_0_hps_io:hps_io|memory_io_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk 
    Info (332119):     1.666               0.000 C4|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0] 
    Info (332119):     9.526               0.000 C4|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):     9.632               0.000 master_clk 
Info: Initializing DDR database for CORE hps_sdram_p0
Info: Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: C3|hps_0|hps_io|border|hps_sdram_inst
Info (332115): Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.943
    Info (332115): -to [remove_from_collection [get_registers {*:C3|*:hps_0|*:hps_io|*:border|*:hps_sdram_inst|*}] [get_registers {{*:C3|*:hps_0|*:hps_io|*:border|*:hps_sdram_inst|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].capture_reg~DFFLO} {*:C3|*:hps_0|*:hps_io|*:border|*:hps_sdram_inst|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].aligned_input[*]}}]]
    Info (332115): -setup
    Info (332115): -npaths 10
    Info (332115): -detail full_path
    Info (332115): -panel_name {C3|hps_0|hps_io|border|hps_sdram_inst Core (setup)}
Info (332115): Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.077
    Info (332115): -to [remove_from_collection [get_registers {*:C3|*:hps_0|*:hps_io|*:border|*:hps_sdram_inst|*}] [get_registers {{*:C3|*:hps_0|*:hps_io|*:border|*:hps_sdram_inst|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].capture_reg~DFFLO} {*:C3|*:hps_0|*:hps_io|*:border|*:hps_sdram_inst|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].aligned_input[*]}}]]
    Info (332115): -hold
    Info (332115): -npaths 10
    Info (332115): -detail full_path
    Info (332115): -panel_name {C3|hps_0|hps_io|border|hps_sdram_inst Core (hold)}
Info (332115): Report Timing: Found 8 recovery paths (0 violated).  Worst case slack is 5.491
    Info (332115): -to [remove_from_collection [get_registers {*:C3|*:hps_0|*:hps_io|*:border|*:hps_sdram_inst|*}] [get_registers {{*:C3|*:hps_0|*:hps_io|*:border|*:hps_sdram_inst|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].capture_reg~DFFLO} {*:C3|*:hps_0|*:hps_io|*:border|*:hps_sdram_inst|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].aligned_input[*]}}]]
    Info (332115): -recovery
    Info (332115): -npaths 10
    Info (332115): -detail full_path
    Info (332115): -panel_name {C3|hps_0|hps_io|border|hps_sdram_inst Core Recovery/Removal (recovery)}
Info (332115): Report Timing: Found 8 removal paths (0 violated).  Worst case slack is 0.889
    Info (332115): -to [remove_from_collection [get_registers {*:C3|*:hps_0|*:hps_io|*:border|*:hps_sdram_inst|*}] [get_registers {{*:C3|*:hps_0|*:hps_io|*:border|*:hps_sdram_inst|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].capture_reg~DFFLO} {*:C3|*:hps_0|*:hps_io|*:border|*:hps_sdram_inst|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].aligned_input[*]}}]]
    Info (332115): -removal
    Info (332115): -npaths 10
    Info (332115): -detail full_path
    Info (332115): -panel_name {C3|hps_0|hps_io|border|hps_sdram_inst Core Recovery/Removal (removal)}
Info: Core: hps_sdram_p0 - Instance: C3|hps_0|hps_io|border|hps_sdram_inst
Info:                                                          setup  hold
Info: Address Command (Fast 1100mV 0C Model)                |  1.013  0.988
Info: Bus Turnaround Time (Fast 1100mV 0C Model)            |  3.923     --
Info: Core (Fast 1100mV 0C Model)                           |  2.943  0.077
Info: Core Recovery/Removal (Fast 1100mV 0C Model)          |  5.491  0.889
Info: DQS vs CK (Fast 1100mV 0C Model)                      |  0.752  0.712
Info: Postamble (Fast 1100mV 0C Model)                      |  0.908  0.908
Info: Read Capture (Fast 1100mV 0C Model)                   |  0.524  0.477
Info: Write (Fast 1100mV 0C Model)                          |  0.504  0.504
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 15 warnings
    Info: Peak virtual memory: 1776 megabytes
    Info: Processing ended: Wed Jun 24 12:51:30 2015
    Info: Elapsed time: 00:02:01
    Info: Total CPU time (on all processors): 00:01:54
Info: *******************************************************************
Info: Running Quartus II 64-Bit EDA Netlist Writer
    Info: Version 14.1.0 Build 186 12/03/2014 SJ Web Edition
    Info: Processing started: Wed Jun 24 12:51:33 2015
Info: Command: quartus_eda --read_settings_files=off --write_settings_files=off sockit -c sockit
Warning (10905): Generated the EDA functional simulation files although EDA timing simulation option is chosen.
Info (204019): Generated file sockit.svo in folder "E:/Dropbox/numerical-fpga-thesis/sockit/simulation/modelsim/" for EDA simulation tool
Info: Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 848 megabytes
    Info: Processing ended: Wed Jun 24 12:51:42 2015
    Info: Elapsed time: 00:00:09
    Info: Total CPU time (on all processors): 00:00:09
Info (293000): Quartus II Full Compilation was successful. 0 errors, 78 warnings
Info (23030): Evaluation of Tcl script d:/quartus/quartus/common/tcl/internal/qsh_flow.tcl was successful
Info: Quartus II 64-Bit Shell was successful. 0 errors, 78 warnings
    Info: Peak virtual memory: 379 megabytes
    Info: Processing ended: Wed Jun 24 12:51:43 2015
    Info: Elapsed time: 00:12:26
    Info: Total CPU time (on all processors): 00:00:05
Info: *******************************************************************
Info: Running Quartus II 64-Bit Convert_programming_file
    Info: Version 14.1.0 Build 186 12/03/2014 SJ Web Edition
    Info: Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, the Altera Quartus II License Agreement,
    Info: the Altera MegaCore Function License Agreement, or other 
    Info: applicable license agreement, including, without limitation, 
    Info: that your use is for the sole purpose of programming logic 
    Info: devices manufactured by Altera and sold by Altera or its 
    Info: authorized distributors.  Please refer to the applicable 
    Info: agreement for further details.
    Info: Processing started: Wed Jun 24 12:51:44 2015
Info: Command: quartus_cpf -c output_files/sockit.sof output_files/sockit.rbf
Info: Quartus II 64-Bit Convert_programming_file was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 244 megabytes
    Info: Processing ended: Wed Jun 24 12:51:47 2015
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02
Cross compiling is currently not supported on Windows.
Please build the executable on a system with 'arm-linux-gnueabihf-g++' and 'make' installed
