<def f='llvm/llvm/include/llvm/CodeGen/TargetInstrInfo.h' l='225' ll='228' type='unsigned int llvm::TargetInstrInfo::isLoadFromStackSlot(const llvm::MachineInstr &amp; MI, int &amp; FrameIndex) const'/>
<use f='llvm/llvm/include/llvm/CodeGen/TargetInstrInfo.h' l='238' u='c' c='_ZNK4llvm15TargetInstrInfo19isLoadFromStackSlotERKNS_12MachineInstrERiRj'/>
<doc f='llvm/llvm/include/llvm/CodeGen/TargetInstrInfo.h' l='220'>/// If the specified machine instruction is a direct
  /// load from a stack slot, return the virtual or physical register number of
  /// the destination along with the FrameIndex of the loaded stack slot.  If
  /// not, return 0.  This predicate must return 0 if the instruction has
  /// any side effects other than loading from the stack slot.</doc>
<use f='llvm/llvm/lib/CodeGen/InlineSpiller.cpp' l='301' u='c' c='_ZN12_GLOBAL__N_113InlineSpiller9isSnippetERKN4llvm12LiveIntervalE'/>
<use f='llvm/llvm/lib/CodeGen/InlineSpiller.cpp' l='731' u='c' c='_ZN12_GLOBAL__N_113InlineSpiller19coalesceStackAccessEPN4llvm12MachineInstrEj'/>
<use f='llvm/llvm/lib/CodeGen/MachineLICM.cpp' l='482' u='c' c='_ZN12_GLOBAL__N_115MachineLICMBase9ProcessMIEPN4llvm12MachineInstrERNS1_9BitVectorES5_RNS1_8SmallSetIiLj32ESt4lessIiEEERNS1_15SmallVectorImplINS0_13CandidateInfoEEE'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocGreedy.cpp' l='3177' u='c' c='_ZN12_GLOBAL__N_18RAGreedy28reportNumberOfSplillsReloadsEPN4llvm11MachineLoopERjS4_S4_S4_'/>
<use f='llvm/llvm/lib/CodeGen/TargetInstrInfo.cpp' l='633' u='c' c='_ZNK4llvm15TargetInstrInfo17foldMemoryOperandERNS_12MachineInstrENS_8ArrayRefIjEES2_PNS_13LiveIntervalsE'/>
<use f='llvm/llvm/lib/CodeGen/TargetInstrInfo.cpp' l='898' u='c' c='_ZNK4llvm15TargetInstrInfo40isReallyTriviallyReMaterializableGenericERKNS_12MachineInstrEPNS_9AAResultsE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='2282' u='c' c='_ZL19MatchingStackOffsetN4llvm7SDValueEjNS_3ISD10ArgFlagsTyERNS_16MachineFrameInfoEPKNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoE'/>
