# Reading L:/Programmering/Quartus_prime/modelsim_ase/tcl/vsim/pref.tcl
# do projekt1_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying L:/Programmering/Quartus_prime/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/Dizj/Documents/GIT/VHDL/Projekt 1/VHDL/projekt1.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:08:50 on Apr 29,2022
# vcom -reportprogress 300 -93 -work work C:/Users/Dizj/Documents/GIT/VHDL/Projekt 1/VHDL/projekt1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity projekt1
# -- Compiling architecture behaviour of projekt1
# End time: 12:08:50 on Apr 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/Users/Dizj/Documents/GIT/VHDL/Projekt 1/VHDL/projekt1_tb.vht}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:08:50 on Apr 29,2022
# vcom -reportprogress 300 -93 -work work C:/Users/Dizj/Documents/GIT/VHDL/Projekt 1/VHDL/projekt1_tb.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity projekt1_tb
# -- Compiling architecture behaviour of projekt1_tb
# End time: 12:08:50 on Apr 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs="+acc"  projekt1_tb
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs=""+acc"" projekt1_tb 
# Start time: 12:08:50 on Apr 29,2022
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.projekt1_tb(behaviour)
# Loading work.projekt1(behaviour)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
do projekt1_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/Dizj/Documents/GIT/VHDL/Projekt 1/VHDL/projekt1.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:08:56 on Apr 29,2022
# vcom -reportprogress 300 -93 -work work C:/Users/Dizj/Documents/GIT/VHDL/Projekt 1/VHDL/projekt1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity projekt1
# -- Compiling architecture behaviour of projekt1
# End time: 12:08:56 on Apr 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/Users/Dizj/Documents/GIT/VHDL/Projekt 1/VHDL/projekt1_tb.vht}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:08:56 on Apr 29,2022
# vcom -reportprogress 300 -93 -work work C:/Users/Dizj/Documents/GIT/VHDL/Projekt 1/VHDL/projekt1_tb.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity projekt1_tb
# -- Compiling architecture behaviour of projekt1_tb
# End time: 12:08:56 on Apr 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs="+acc"  projekt1_tb
# End time: 12:08:57 on Apr 29,2022, Elapsed time: 0:00:07
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs=""+acc"" projekt1_tb 
# Start time: 12:08:57 on Apr 29,2022
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.projekt1_tb(behaviour)
# Loading work.projekt1(behaviour)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
add wave -position end  sim:/projekt1_tb/uut/A
add wave -position end  sim:/projekt1_tb/uut/B
add wave -position end  sim:/projekt1_tb/uut/C
add wave -position end  sim:/projekt1_tb/uut/D
add wave -position end  sim:/projekt1_tb/uut/X
add wave -position end  sim:/projekt1_tb/uut/Y
add wave -position end  sim:/projekt1_tb/uut/Z
# End time: 17:16:24 on Apr 29,2022, Elapsed time: 5:07:27
# Errors: 0, Warnings: 0
