

================================================================
== Vitis HLS Report for 'top_kernel_Pipeline_row_loop_col_loop'
================================================================
* Date:           Tue Feb 17 02:21:40 2026

* Version:        2025.1.1 (Build 6214317 on Sep 11 2025)
* Project:        project_1
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.503 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    |                    Pipeline                    |
    |   min   |   max   |    min   |    max   |   min  |   max  |                      Type                      |
    +---------+---------+----------+----------+--------+--------+------------------------------------------------+
    |   131075|   131075|  1.311 ms|  1.311 ms|  131074|  131074|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+--------+--------+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- row_loop_col_loop  |   131073|   131073|         4|          2|          1|  65536|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    967|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    6|       0|     54|    -|
|Memory           |       90|    -|       0|      0|    0|
|Multiplexer      |        -|    -|       0|    142|    -|
|Register         |        -|    -|     500|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       90|    6|     500|   1163|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       20|    1|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------+---------------------+---------+----+---+----+-----+
    |        Instance        |        Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +------------------------+---------------------+---------+----+---+----+-----+
    |mul_39s_24ns_63_1_1_U3  |mul_39s_24ns_63_1_1  |        0|   3|  0|  27|    0|
    |mul_39s_26ns_65_1_1_U4  |mul_39s_26ns_65_1_1  |        0|   3|  0|  27|    0|
    +------------------------+---------------------+---------+----+---+----+-----+
    |Total                   |                     |        0|   6|  0|  54|    0|
    +------------------------+---------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    +--------------+----------------------------------------------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |    Memory    |                             Module                             | BRAM_18K| FF| LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +--------------+----------------------------------------------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |line_buf_1_U  |top_kernel_Pipeline_row_loop_col_loop_line_buf_1_RAM_AUTO_1R1W  |        1|  0|   0|    0|    256|   24|     1|         6144|
    |line_buf_U    |top_kernel_Pipeline_row_loop_col_loop_line_buf_1_RAM_AUTO_1R1W  |        1|  0|   0|    0|    256|   24|     1|         6144|
    |mem_B_U       |top_kernel_Pipeline_row_loop_col_loop_mem_B_RAM_AUTO_1R1W       |       88|  0|   0|    0|  65536|   24|     1|      1572864|
    +--------------+----------------------------------------------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |Total         |                                                                |       90|  0|   0|    0|  66048|   72|     3|      1585152|
    +--------------+----------------------------------------------------------------+---------+---+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln110_1_fu_281_p2      |         +|   0|  0|  24|          17|           1|
    |add_ln110_fu_293_p2        |         +|   0|  0|  16|           9|           1|
    |add_ln111_fu_477_p2        |         +|   0|  0|  16|           9|           1|
    |add_ln135_fu_407_p2        |         +|   0|  0|  16|           9|           2|
    |add_ln137_1_fu_431_p2      |         +|   0|  0|  32|          25|          25|
    |add_ln137_fu_527_p2        |         +|   0|  0|  33|          26|          26|
    |add_ln140_1_fu_575_p2      |         +|   0|  0|  32|          25|          25|
    |add_ln140_fu_585_p2        |         +|   0|  0|  33|          26|          26|
    |add_ln145_1_fu_682_p2      |         +|   0|  0|  66|          66|          66|
    |add_ln145_fu_668_p2        |         +|   0|  0|  66|          66|          66|
    |add_ln147_fu_876_p2        |         +|   0|  0|  31|          24|          24|
    |add_ln148_fu_417_p2        |         +|   0|  0|  23|          16|          16|
    |add_ln155_fu_373_p2        |         +|   0|  0|  23|          16|          16|
    |empty_12_fu_349_p2         |         +|   0|  0|  15|           8|           2|
    |out_1_fu_725_p2            |         +|   0|  0|  46|          39|          39|
    |sum_axis_fu_557_p2         |         +|   0|  0|  46|          39|          39|
    |sum_diag_fu_615_p2         |         +|   0|  0|  46|          39|          39|
    |and_ln133_fu_401_p2        |       and|   0|  0|   2|           1|           1|
    |and_ln145_1_fu_787_p2      |       and|   0|  0|   2|           1|           1|
    |and_ln145_2_fu_793_p2      |       and|   0|  0|   2|           1|           1|
    |and_ln145_3_fu_811_p2      |       and|   0|  0|   2|           1|           1|
    |and_ln145_fu_749_p2        |       and|   0|  0|   2|           1|           1|
    |and_ln147_1_fu_964_p2      |       and|   0|  0|   2|           1|           1|
    |and_ln147_2_fu_978_p2      |       and|   0|  0|   2|           1|           1|
    |and_ln147_3_fu_996_p2      |       and|   0|  0|   2|           1|           1|
    |and_ln147_4_fu_1002_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln147_5_fu_1020_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln147_fu_896_p2        |       and|   0|  0|   2|           1|           1|
    |icmp_fu_343_p2             |      icmp|   0|  0|  15|           8|           1|
    |icmp_ln110_fu_275_p2       |      icmp|   0|  0|  25|          17|          18|
    |icmp_ln111_fu_299_p2       |      icmp|   0|  0|  17|           9|          10|
    |icmp_ln133_fu_395_p2       |      icmp|   0|  0|  15|           8|           1|
    |icmp_ln147_1_fu_938_p2     |      icmp|   0|  0|  12|           4|           2|
    |icmp_ln147_2_fu_944_p2     |      icmp|   0|  0|  12|           4|           1|
    |icmp_ln147_fu_932_p2       |      icmp|   0|  0|  10|           3|           2|
    |icmp_ln75_1_fu_443_p2      |      icmp|   0|  0|  15|           8|           1|
    |icmp_ln75_2_fu_459_p2      |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln75_3_fu_465_p2      |      icmp|   0|  0|  15|           8|           1|
    |icmp_ln75_fu_437_p2        |      icmp|   0|  0|  15|           8|           2|
    |or_ln145_1_fu_824_p2       |        or|   0|  0|   2|           1|           1|
    |or_ln145_2_fu_759_p2       |        or|   0|  0|   2|           1|           1|
    |or_ln145_3_fu_799_p2       |        or|   0|  0|   2|           1|           1|
    |or_ln145_fu_781_p2         |        or|   0|  0|   2|           1|           1|
    |or_ln147_1_fu_1034_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln147_2_fu_1008_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln147_fu_990_p2         |        or|   0|  0|   2|           1|           1|
    |or_ln75_1_fu_471_p2        |        or|   0|  0|   2|           1|           1|
    |or_ln75_fu_449_p2          |        or|   0|  0|   2|           1|           1|
    |empty_13_fu_501_p3         |    select|   0|  0|  24|           1|          24|
    |out_2_fu_830_p3            |    select|   0|  0|  40|           1|          40|
    |select_ln110_1_fu_313_p3   |    select|   0|  0|   8|           1|           9|
    |select_ln110_fu_305_p3     |    select|   0|  0|   8|           1|           1|
    |select_ln145_fu_816_p3     |    select|   0|  0|  41|           1|          39|
    |select_ln147_1_fu_970_p3   |    select|   0|  0|   2|           1|           1|
    |select_ln147_2_fu_1026_p3  |    select|   0|  0|  24|           1|          23|
    |select_ln147_3_fu_1040_p3  |    select|   0|  0|  24|           1|          24|
    |select_ln147_fu_950_p3     |    select|   0|  0|   2|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    |xor_ln145_1_fu_754_p2      |       xor|   0|  0|   2|           1|           2|
    |xor_ln145_2_fu_765_p2      |       xor|   0|  0|   2|           1|           1|
    |xor_ln145_3_fu_775_p2      |       xor|   0|  0|   2|           1|           2|
    |xor_ln145_4_fu_770_p2      |       xor|   0|  0|   2|           1|           1|
    |xor_ln145_5_fu_805_p2      |       xor|   0|  0|   2|           1|           2|
    |xor_ln145_fu_743_p2        |       xor|   0|  0|   2|           1|           2|
    |xor_ln147_1_fu_902_p2      |       xor|   0|  0|   2|           1|           2|
    |xor_ln147_2_fu_958_p2      |       xor|   0|  0|   2|           1|           2|
    |xor_ln147_3_fu_984_p2      |       xor|   0|  0|   2|           1|           2|
    |xor_ln147_4_fu_1014_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln147_fu_890_p2        |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 967|         585|         659|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                         |  14|          3|    1|          3|
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2           |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg  |   9|          2|    1|          2|
    |i_fu_132                          |   9|          2|    9|         18|
    |indvar_flatten6_fu_136            |   9|          2|   17|         34|
    |j_fu_128                          |   9|          2|    9|         18|
    |line_buf_1_address0_local         |  14|          3|    8|         24|
    |line_buf_address0_local           |  14|          3|    8|         24|
    |mem_A_address0_local              |  14|          3|   16|         48|
    |mem_B_address0_local              |  14|          3|   16|         48|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 142|         31|   89|        227|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln137_1_reg_1157              |  25|   0|   25|          0|
    |add_ln148_reg_1152                |  16|   0|   16|          0|
    |add_ln148_reg_1152_pp0_iter1_reg  |  16|   0|   16|          0|
    |and_ln133_reg_1148                |   1|   0|    1|          0|
    |and_ln133_reg_1148_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_CS_fsm                         |   2|   0|    2|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |i_fu_132                          |   9|   0|    9|          0|
    |icmp_ln110_reg_1122               |   1|   0|    1|          0|
    |indvar_flatten6_fu_136            |  17|   0|   17|          0|
    |j_fu_128                          |   9|   0|    9|          0|
    |line_buf_1_addr_reg_1143          |   8|   0|    8|          0|
    |line_buf_addr_reg_1138            |   8|   0|    8|          0|
    |mem_A_addr_reg_1126               |  16|   0|   16|          0|
    |mem_B_addr_reg_1132               |  16|   0|   16|          0|
    |mul_ln145_reg_1180                |  65|   0|   65|          0|
    |or_ln75_1_reg_1166                |   1|   0|    1|          0|
    |or_ln75_reg_1162                  |   1|   0|    1|          0|
    |out_reg_1194                      |  38|   0|   38|          0|
    |p_0_0_012991511_fu_116            |  24|   0|   24|          0|
    |p_0_0_012991512_fu_140            |  24|   0|   24|          0|
    |p_0_0_012991512_load_reg_1112     |  24|   0|   24|          0|
    |p_0_0_01299_11513_fu_120          |  24|   0|   24|          0|
    |p_0_0_01299_11514_fu_144          |  24|   0|   24|          0|
    |p_0_0_01299_11514_load_reg_1170   |  24|   0|   24|          0|
    |p_0_0_01299_21515_fu_124          |  24|   0|   24|          0|
    |p_0_0_01299_21516_fu_148          |  24|   0|   24|          0|
    |p_0_0_01299_21516_load_reg_1117   |  24|   0|   24|          0|
    |sum_diag_reg_1175                 |  27|   0|   39|         12|
    |tmp_4_reg_1185                    |   1|   0|    1|          0|
    |tmp_5_reg_1199                    |   1|   0|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 500|   0|  512|         12|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+---------------------------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |             Source Object             |    C Type    |
+----------------+-----+-----+------------+---------------------------------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|  top_kernel_Pipeline_row_loop_col_loop|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|  top_kernel_Pipeline_row_loop_col_loop|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|  top_kernel_Pipeline_row_loop_col_loop|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|  top_kernel_Pipeline_row_loop_col_loop|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|  top_kernel_Pipeline_row_loop_col_loop|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|  top_kernel_Pipeline_row_loop_col_loop|  return value|
|empty           |   in|    1|     ap_none|                                  empty|        scalar|
|mem_A_address0  |  out|   16|   ap_memory|                                  mem_A|         array|
|mem_A_ce0       |  out|    1|   ap_memory|                                  mem_A|         array|
|mem_A_we0       |  out|    1|   ap_memory|                                  mem_A|         array|
|mem_A_d0        |  out|   24|   ap_memory|                                  mem_A|         array|
|mem_A_q0        |   in|   24|   ap_memory|                                  mem_A|         array|
|mem_A_address1  |  out|   16|   ap_memory|                                  mem_A|         array|
|mem_A_ce1       |  out|    1|   ap_memory|                                  mem_A|         array|
|mem_A_we1       |  out|    1|   ap_memory|                                  mem_A|         array|
|mem_A_d1        |  out|   24|   ap_memory|                                  mem_A|         array|
+----------------+-----+-----+------------+---------------------------------------+--------------+

