
==========================================================================
cts final report_tns
--------------------------------------------------------------------------
tns max -9952.68

==========================================================================
cts final report_wns
--------------------------------------------------------------------------
wns max -2.21

==========================================================================
cts final report_worst_slack
--------------------------------------------------------------------------
worst slack max -2.21

==========================================================================
cts final report_clock_skew
--------------------------------------------------------------------------
Clock clk_i
   2.03 source latency gen_tiles[0].i_tile.i_tile/gen_caches[0].i_snitch_icache/gen_prefetcher[3].i_snitch_icache_l0/data[905]$_DLATCH_P_/G ^
  -0.52 target latency gen_tiles[0].i_tile.i_tile/gen_cores[3].gen_mempool_cc.riscv_core.i_snitch/i_snitch_regfile.mem[872]$_DFFE_PP_/CK ^
   0.06 clock uncertainty
   0.00 CRPR
--------------
   1.56 setup skew

Clock vclk_i
No launch/capture paths found.


==========================================================================
cts final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by vclk_i)
Endpoint: gen_tiles[0].i_tile.i_tile/i_axi_mux.gen_mux.i_ar_spill_reg.spill_register_flushable_i.gen_spill_reg.b_data_q[46]$_DFFE_PN0P_
          (removal check against rising-edge clock clk_i)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock vclk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.90    0.90 ^ input external delay
     1   43.78    0.00    0.00    0.90 ^ rst_ni (in)
                                         rst_ni (net)
                  0.03    0.03    0.93 ^ wire95775/A (BUF_X8)
    10   51.13    0.01    0.03    0.96 ^ wire95775/Z (BUF_X8)
                                         net95775 (net)
                  0.03    0.02    0.98 ^ gen_tiles[0].i_tile.i_tile/i_axi_mux.gen_mux.i_ar_spill_reg.spill_register_flushable_i.gen_spill_reg.b_data_q[46]$_DFFE_PN0P_/RN (DFFR_X1)
                                  0.98   data arrival time

                          0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock source latency
     1   71.41    0.00    0.00    0.00 ^ clk_i (in)
                                         clk_i (net)
                  0.03    0.02    0.02 ^ wire1/A (BUF_X16)
     2   70.87    0.01    0.03    0.05 ^ wire1/Z (BUF_X16)
                                         net6556 (net)
                  0.03    0.02    0.07 ^ clkbuf_regs_0_clk_i/A (CLKBUF_X3)
     1    1.62    0.01    0.03    0.11 ^ clkbuf_regs_0_clk_i/Z (CLKBUF_X3)
                                         clk_i_regs (net)
                  0.01    0.00    0.11 ^ clkbuf_0_clk_i_regs/A (CLKBUF_X3)
     2   38.23    0.03    0.06    0.16 ^ clkbuf_0_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_0_clk_i_regs (net)
                  0.03    0.00    0.17 ^ clkbuf_1_0_0_clk_i_regs/A (CLKBUF_X3)
     2   39.47    0.03    0.07    0.23 ^ clkbuf_1_0_0_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_1_0_0_clk_i_regs (net)
                  0.03    0.01    0.24 ^ clkbuf_2_1_0_clk_i_regs/A (CLKBUF_X3)
     2   23.45    0.02    0.05    0.29 ^ clkbuf_2_1_0_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_2_1_0_clk_i_regs (net)
                  0.02    0.00    0.29 ^ clkbuf_3_2_0_clk_i_regs/A (CLKBUF_X3)
     2   33.36    0.03    0.06    0.35 ^ clkbuf_3_2_0_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_3_2_0_clk_i_regs (net)
                  0.03    0.00    0.36 ^ clkbuf_4_4_0_clk_i_regs/A (CLKBUF_X3)
     8   51.56    0.04    0.08    0.43 ^ clkbuf_4_4_0_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_4_4_0_clk_i_regs (net)
                  0.04    0.00    0.43 ^ clkbuf_7_36_0_clk_i_regs/A (CLKBUF_X3)
     2    9.58    0.01    0.05    0.48 ^ clkbuf_7_36_0_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_7_36_0_clk_i_regs (net)
                  0.01    0.00    0.48 ^ clkbuf_8_73__f_clk_i_regs/A (CLKBUF_X3)
    10   28.37    0.02    0.05    0.53 ^ clkbuf_8_73__f_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_8_73__leaf_clk_i_regs (net)
                  0.02    0.00    0.53 ^ clkbuf_leaf_2110_clk_i_regs/A (CLKBUF_X3)
     8   11.06    0.01    0.04    0.58 ^ clkbuf_leaf_2110_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_leaf_2110_clk_i_regs (net)
                  0.01    0.00    0.58 ^ gen_tiles[0].i_tile.i_tile/i_axi_mux.gen_mux.i_ar_spill_reg.spill_register_flushable_i.gen_spill_reg.b_data_q[46]$_DFFE_PN0P_/CK (DFFR_X1)
                          0.06    0.64   clock uncertainty
                          0.00    0.64   clock reconvergence pessimism
                          0.22    0.85   library removal time
                                  0.85   data required time
-----------------------------------------------------------------------------
                                  0.85   data required time
                                 -0.98   data arrival time
-----------------------------------------------------------------------------
                                  0.12   slack (MET)


Startpoint: gen_tiles[0].i_tile.i_tile/gen_caches[0].i_snitch_icache/i_lookup.g_sets[0].gen_scm.i_tag.CG_CELL_WORD_ITER[16].CG_Inst.clk_en$_DLATCH_N_
            (negative level-sensitive latch clocked by clk_i)
Endpoint: gen_tiles[0].i_tile.i_tile/gen_caches[0].i_snitch_icache/_13200_
          (rising clock gating-check end-point clocked by clk_i)
Path Group: gated clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          1.50    1.50   clock clk_i (fall edge)
                          0.00    1.50   clock source latency
     1   70.00    0.00    0.00    1.50 v clk_i (in)
                                         clk_i (net)
                  0.03    0.02    1.52 v wire1/A (BUF_X16)
     2   70.53    0.01    0.03    1.56 v wire1/Z (BUF_X16)
                                         net6556 (net)
                  0.02    0.02    1.57 v clkbuf_0_clk_i/A (CLKBUF_X3)
     1    1.63    0.01    0.03    1.61 v clkbuf_0_clk_i/Z (CLKBUF_X3)
                                         delaynet_0_clk_i (net)
                  0.01    0.00    1.61 v delaybuf_0_clk_i/A (CLKBUF_X3)
     1    1.50    0.01    0.03    1.63 v delaybuf_0_clk_i/Z (CLKBUF_X3)
                                         delaynet_1_clk_i (net)
                  0.01    0.00    1.63 v delaybuf_1_clk_i/A (CLKBUF_X3)
     1    1.30    0.01    0.03    1.66 v delaybuf_1_clk_i/Z (CLKBUF_X3)
                                         delaynet_2_clk_i (net)
                  0.01    0.00    1.66 v delaybuf_2_clk_i/A (CLKBUF_X3)
     2   20.96    0.02    0.05    1.70 v delaybuf_2_clk_i/Z (CLKBUF_X3)
                                         clknet_0_clk_i (net)
                  0.02    0.00    1.71 v clkbuf_1_0__f_clk_i/A (CLKBUF_X3)
     3   30.66    0.02    0.06    1.76 v clkbuf_1_0__f_clk_i/Z (CLKBUF_X3)
                                         clknet_1_0__leaf_clk_i (net)
                  0.03    0.01    1.77 v clkbuf_leaf_4_clk_i/A (CLKBUF_X3)
     3    9.59    0.01    0.04    1.81 v clkbuf_leaf_4_clk_i/Z (CLKBUF_X3)
                                         clknet_leaf_4_clk_i (net)
                  0.01    0.00    1.81 v gen_tiles[0].i_tile.i_tile/gen_caches[0].i_snitch_icache/_13147_/A2 (AND2_X1)
     2    5.20    0.01    0.04    1.85 v gen_tiles[0].i_tile.i_tile/gen_caches[0].i_snitch_icache/_13147_/ZN (AND2_X1)
                                         gen_tiles[0].i_tile.i_tile/gen_caches[0].i_snitch_icache/_01849_ (net)
                  0.01    0.00    1.85 v clkbuf_regs_2_clk_i/A (CLKBUF_X3)
     1    1.55    0.01    0.03    1.88 v clkbuf_regs_2_clk_i/Z (CLKBUF_X3)
                                         delaynet_7_clk_i (net)
                  0.01    0.00    1.88 v delaybuf_7_clk_i/A (CLKBUF_X3)
     1    1.49    0.01    0.03    1.91 v delaybuf_7_clk_i/Z (CLKBUF_X3)
                                         delaynet_8_clk_i (net)
                  0.01    0.00    1.91 v delaybuf_8_clk_i/A (CLKBUF_X3)
     1    1.51    0.01    0.03    1.93 v delaybuf_8_clk_i/Z (CLKBUF_X3)
                                         delaynet_9_clk_i (net)
                  0.01    0.00    1.93 v delaybuf_9_clk_i/A (CLKBUF_X3)
     1    1.30    0.01    0.03    1.96 v delaybuf_9_clk_i/Z (CLKBUF_X3)
                                         delaynet_10_clk_i (net)
                  0.01    0.00    1.96 v delaybuf_10_clk_i/A (CLKBUF_X3)
     1    1.46    0.01    0.03    1.98 v delaybuf_10_clk_i/Z (CLKBUF_X3)
                                         gen_tiles[0].i_tile.i_tile/gen_caches[0].i_snitch_icache/_01849__regs (net)
                  0.01    0.00    1.98 v clkbuf_0_gen_tiles[0].i_tile.i_tile/gen_caches[0].i_snitch_icache/_01849__regs/A (CLKBUF_X3)
     4    9.40    0.01    0.04    2.02 v clkbuf_0_gen_tiles[0].i_tile.i_tile/gen_caches[0].i_snitch_icache/_01849__regs/Z (CLKBUF_X3)
                                         clknet_0_gen_tiles[0].i_tile.i_tile/gen_caches[0].i_snitch_icache/_01849__regs (net)
                  0.01    0.00    2.02 v clkbuf_2_3__f_gen_tiles[0].i_tile.i_tile/gen_caches[0].i_snitch_icache/_01849__regs/A (CLKBUF_X3)
     8    9.55    0.01    0.04    2.06 v clkbuf_2_3__f_gen_tiles[0].i_tile.i_tile/gen_caches[0].i_snitch_icache/_01849__regs/Z (CLKBUF_X3)
                                         clknet_2_3__leaf_gen_tiles[0].i_tile.i_tile/gen_caches[0].i_snitch_icache/_01849__regs (net)
                  0.01    0.00    2.06 v gen_tiles[0].i_tile.i_tile/gen_caches[0].i_snitch_icache/i_lookup.g_sets[0].gen_scm.i_tag.CG_CELL_WORD_ITER[16].CG_Inst.clk_en$_DLATCH_N_/GN (DLL_X1)
     1    0.98    0.01    0.05    2.11 ^ gen_tiles[0].i_tile.i_tile/gen_caches[0].i_snitch_icache/i_lookup.g_sets[0].gen_scm.i_tag.CG_CELL_WORD_ITER[16].CG_Inst.clk_en$_DLATCH_N_/Q (DLL_X1)
                                         gen_tiles[0].i_tile.i_tile/gen_caches[0].i_snitch_icache/i_lookup.g_sets[0].gen_scm.i_tag.CG_CELL_WORD_ITER[16].CG_Inst.clk_en (net)
                  0.01    0.00    2.11 ^ gen_tiles[0].i_tile.i_tile/gen_caches[0].i_snitch_icache/_13200_/A1 (AND2_X1)
                                  2.11   data arrival time

                          1.50    1.50   clock clk_i (fall edge)
                          0.00    1.50   clock source latency
     1   70.00    0.00    0.00    1.50 v clk_i (in)
                                         clk_i (net)
                  0.03    0.02    1.52 v wire1/A (BUF_X16)
     2   70.53    0.01    0.03    1.56 v wire1/Z (BUF_X16)
                                         net6556 (net)
                  0.02    0.02    1.57 v clkbuf_0_clk_i/A (CLKBUF_X3)
     1    1.63    0.01    0.03    1.61 v clkbuf_0_clk_i/Z (CLKBUF_X3)
                                         delaynet_0_clk_i (net)
                  0.01    0.00    1.61 v delaybuf_0_clk_i/A (CLKBUF_X3)
     1    1.50    0.01    0.03    1.63 v delaybuf_0_clk_i/Z (CLKBUF_X3)
                                         delaynet_1_clk_i (net)
                  0.01    0.00    1.63 v delaybuf_1_clk_i/A (CLKBUF_X3)
     1    1.30    0.01    0.03    1.66 v delaybuf_1_clk_i/Z (CLKBUF_X3)
                                         delaynet_2_clk_i (net)
                  0.01    0.00    1.66 v delaybuf_2_clk_i/A (CLKBUF_X3)
     2   20.96    0.02    0.05    1.70 v delaybuf_2_clk_i/Z (CLKBUF_X3)
                                         clknet_0_clk_i (net)
                  0.02    0.00    1.71 v clkbuf_1_0__f_clk_i/A (CLKBUF_X3)
     3   30.66    0.02    0.06    1.76 v clkbuf_1_0__f_clk_i/Z (CLKBUF_X3)
                                         clknet_1_0__leaf_clk_i (net)
                  0.03    0.01    1.77 v clkbuf_leaf_4_clk_i/A (CLKBUF_X3)
     3    9.59    0.01    0.04    1.81 v clkbuf_leaf_4_clk_i/Z (CLKBUF_X3)
                                         clknet_leaf_4_clk_i (net)
                  0.01    0.00    1.81 v gen_tiles[0].i_tile.i_tile/gen_caches[0].i_snitch_icache/_13147_/A2 (AND2_X1)
     2    5.20    0.01    0.04    1.85 v gen_tiles[0].i_tile.i_tile/gen_caches[0].i_snitch_icache/_13147_/ZN (AND2_X1)
                                         gen_tiles[0].i_tile.i_tile/gen_caches[0].i_snitch_icache/_01849_ (net)
                  0.01    0.00    1.85 v clkbuf_0_gen_tiles[0].i_tile.i_tile/gen_caches[0].i_snitch_icache/_01849_/A (CLKBUF_X3)
     2    4.02    0.01    0.03    1.88 v clkbuf_0_gen_tiles[0].i_tile.i_tile/gen_caches[0].i_snitch_icache/_01849_/Z (CLKBUF_X3)
                                         clknet_0_gen_tiles[0].i_tile.i_tile/gen_caches[0].i_snitch_icache/_01849_ (net)
                  0.01    0.00    1.88 v clkbuf_1_1__f_gen_tiles[0].i_tile.i_tile/gen_caches[0].i_snitch_icache/_01849_/A (CLKBUF_X3)
     4    7.82    0.01    0.03    1.92 v clkbuf_1_1__f_gen_tiles[0].i_tile.i_tile/gen_caches[0].i_snitch_icache/_01849_/Z (CLKBUF_X3)
                                         clknet_1_1__leaf_gen_tiles[0].i_tile.i_tile/gen_caches[0].i_snitch_icache/_01849_ (net)
                  0.01    0.00    1.92 v clkbuf_leaf_2_gen_tiles[0].i_tile.i_tile/gen_caches[0].i_snitch_icache/_01849_/A (CLKBUF_X3)
     4    5.36    0.01    0.03    1.95 v clkbuf_leaf_2_gen_tiles[0].i_tile.i_tile/gen_caches[0].i_snitch_icache/_01849_/Z (CLKBUF_X3)
                                         clknet_leaf_2_gen_tiles[0].i_tile.i_tile/gen_caches[0].i_snitch_icache/_01849_ (net)
                  0.01    0.00    1.95 v gen_tiles[0].i_tile.i_tile/gen_caches[0].i_snitch_icache/_13200_/A2 (AND2_X1)
                          0.06    2.01   clock uncertainty
                          0.00    2.01   clock reconvergence pessimism
                          0.00    2.01   clock gating hold time
                                  2.01   data required time
-----------------------------------------------------------------------------
                                  2.01   data required time
                                 -2.11   data arrival time
-----------------------------------------------------------------------------
                                  0.10   slack (MET)


Startpoint: gen_tiles[0].i_tile.i_tile/gen_caches[0].i_snitch_icache/i_refill.in_rsp_data_o[44]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: gen_tiles[0].i_tile.i_tile/gen_caches[0].i_snitch_icache/gen_prefetcher[3].i_snitch_icache_l0/data[812]$_DLATCH_P_
          (positive level-sensitive latch clocked by clk_i')
Path Group: clk_i
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock source latency
     1   71.41    0.00    0.00    0.00 ^ clk_i (in)
                                         clk_i (net)
                  0.03    0.02    0.02 ^ wire1/A (BUF_X16)
     2   70.87    0.01    0.03    0.05 ^ wire1/Z (BUF_X16)
                                         net6556 (net)
                  0.03    0.02    0.07 ^ clkbuf_regs_0_clk_i/A (CLKBUF_X3)
     1    1.62    0.01    0.03    0.11 ^ clkbuf_regs_0_clk_i/Z (CLKBUF_X3)
                                         clk_i_regs (net)
                  0.01    0.00    0.11 ^ clkbuf_0_clk_i_regs/A (CLKBUF_X3)
     2   38.23    0.03    0.06    0.16 ^ clkbuf_0_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_0_clk_i_regs (net)
                  0.03    0.00    0.17 ^ clkbuf_1_0_0_clk_i_regs/A (CLKBUF_X3)
     2   39.47    0.03    0.07    0.23 ^ clkbuf_1_0_0_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_1_0_0_clk_i_regs (net)
                  0.03    0.01    0.24 ^ clkbuf_2_0_0_clk_i_regs/A (CLKBUF_X3)
     2   25.24    0.02    0.06    0.29 ^ clkbuf_2_0_0_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_2_0_0_clk_i_regs (net)
                  0.02    0.00    0.30 ^ clkbuf_3_0_0_clk_i_regs/A (CLKBUF_X3)
     2   36.27    0.03    0.06    0.36 ^ clkbuf_3_0_0_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_3_0_0_clk_i_regs (net)
                  0.03    0.00    0.36 ^ clkbuf_4_1_0_clk_i_regs/A (CLKBUF_X3)
     8   54.98    0.04    0.08    0.44 ^ clkbuf_4_1_0_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_4_1_0_clk_i_regs (net)
                  0.04    0.00    0.44 ^ clkbuf_7_10_0_clk_i_regs/A (CLKBUF_X3)
     2    9.54    0.01    0.05    0.49 ^ clkbuf_7_10_0_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_7_10_0_clk_i_regs (net)
                  0.01    0.00    0.49 ^ clkbuf_8_21__f_clk_i_regs/A (CLKBUF_X3)
     5   14.03    0.01    0.04    0.53 ^ clkbuf_8_21__f_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_8_21__leaf_clk_i_regs (net)
                  0.01    0.00    0.53 ^ gen_tiles[0].i_tile.i_tile/gen_caches[0].i_snitch_icache/i_refill.in_rsp_data_o[44]$_DFFE_PN0P_/CK (DFFR_X2)
     6    9.74    0.01    0.10    0.64 v gen_tiles[0].i_tile.i_tile/gen_caches[0].i_snitch_icache/i_refill.in_rsp_data_o[44]$_DFFE_PN0P_/Q (DFFR_X2)
                                         gen_tiles[0].i_tile.i_tile/gen_caches[0].i_snitch_icache/bypass_rsp[49] (net)
                  0.01    0.00    0.64 v gen_tiles[0].i_tile.i_tile/gen_caches[0].i_snitch_icache/_13078_/A1 (AND2_X4)
    16   23.11    0.01    0.03    0.67 v gen_tiles[0].i_tile.i_tile/gen_caches[0].i_snitch_icache/_13078_/ZN (AND2_X4)
                                         gen_tiles[0].i_tile.i_tile/gen_caches[0].i_snitch_icache/gen_prefetcher[0].i_spill_register_prefetch_resp.dst_data_o[53] (net)
                  0.01    0.00    0.67 v gen_tiles[0].i_tile.i_tile/gen_caches[0].i_snitch_icache/gen_prefetcher[3].i_snitch_icache_l0/data[812]$_DLATCH_P_/D (DLH_X1)
                                  0.67   data arrival time

                          0.00    0.00   clock clk_i' (fall edge)
                          0.00    0.00   clock source latency
     1   71.41    0.00    0.00    0.00 ^ clk_i (in)
                                         clk_i (net)
                  0.03    0.02    0.02 ^ wire1/A (BUF_X16)
     2   70.87    0.01    0.03    0.05 ^ wire1/Z (BUF_X16)
                                         net6556 (net)
                  0.02    0.02    0.07 ^ clkbuf_0_clk_i/A (CLKBUF_X3)
     1    1.80    0.01    0.03    0.10 ^ clkbuf_0_clk_i/Z (CLKBUF_X3)
                                         delaynet_0_clk_i (net)
                  0.01    0.00    0.10 ^ delaybuf_0_clk_i/A (CLKBUF_X3)
     1    1.67    0.01    0.03    0.13 ^ delaybuf_0_clk_i/Z (CLKBUF_X3)
                                         delaynet_1_clk_i (net)
                  0.01    0.00    0.13 ^ delaybuf_1_clk_i/A (CLKBUF_X3)
     1    1.47    0.01    0.03    0.15 ^ delaybuf_1_clk_i/Z (CLKBUF_X3)
                                         delaynet_2_clk_i (net)
                  0.01    0.00    0.15 ^ delaybuf_2_clk_i/A (CLKBUF_X3)
     2   21.31    0.02    0.04    0.19 ^ delaybuf_2_clk_i/Z (CLKBUF_X3)
                                         clknet_0_clk_i (net)
                  0.02    0.00    0.20 ^ clkbuf_1_1__f_clk_i/A (CLKBUF_X3)
     3   49.66    0.04    0.07    0.27 ^ clkbuf_1_1__f_clk_i/Z (CLKBUF_X3)
                                         clknet_1_1__leaf_clk_i (net)
                  0.04    0.01    0.27 ^ clkbuf_leaf_2_clk_i/A (CLKBUF_X3)
     4    8.37    0.01    0.05    0.32 ^ clkbuf_leaf_2_clk_i/Z (CLKBUF_X3)
                                         clknet_leaf_2_clk_i (net)
                  0.01    0.00    0.32 ^ gen_tiles[0].i_tile.i_tile/gen_caches[0].i_snitch_icache/gen_prefetcher[3].i_snitch_icache_l0/_8516_/A1 (NOR2_X1)
     1   29.89    0.03    0.04    0.36 v gen_tiles[0].i_tile.i_tile/gen_caches[0].i_snitch_icache/gen_prefetcher[3].i_snitch_icache_l0/_8516_/ZN (NOR2_X1)
                                         gen_tiles[0].i_tile.i_tile/gen_caches[0].i_snitch_icache/gen_prefetcher[3].i_snitch_icache_l0/gen_array[3].gen_latch.clk_vld (net)
                  0.03    0.01    0.36 v clkbuf_0_gen_tiles[0].i_tile.i_tile/gen_caches[0].i_snitch_icache/gen_prefetcher[3].i_snitch_icache_l0/gen_array[3].gen_latch.clk_vld/A (CLKBUF_X3)
     4   39.97    0.03    0.07    0.44 v clkbuf_0_gen_tiles[0].i_tile.i_tile/gen_caches[0].i_snitch_icache/gen_prefetcher[3].i_snitch_icache_l0/gen_array[3].gen_latch.clk_vld/Z (CLKBUF_X3)
                                         clknet_0_gen_tiles[0].i_tile.i_tile/gen_caches[0].i_snitch_icache/gen_prefetcher[3].i_snitch_icache_l0/gen_array[3].gen_latch.clk_vld (net)
                  0.03    0.00    0.44 v clkbuf_2_0__f_gen_tiles[0].i_tile.i_tile/gen_caches[0].i_snitch_icache/gen_prefetcher[3].i_snitch_icache_l0/gen_array[3].gen_latch.clk_vld/A (CLKBUF_X3)
    13   55.96    0.04    0.09    0.53 v clkbuf_2_0__f_gen_tiles[0].i_tile.i_tile/gen_caches[0].i_snitch_icache/gen_prefetcher[3].i_snitch_icache_l0/gen_array[3].gen_latch.clk_vld/Z (CLKBUF_X3)
                                         clknet_2_0__leaf_gen_tiles[0].i_tile.i_tile/gen_caches[0].i_snitch_icache/gen_prefetcher[3].i_snitch_icache_l0/gen_array[3].gen_latch.clk_vld (net)
                  0.04    0.00    0.53 v clkbuf_leaf_42_gen_tiles[0].i_tile.i_tile/gen_caches[0].i_snitch_icache/gen_prefetcher[3].i_snitch_icache_l0/gen_array[3].gen_latch.clk_vld/A (CLKBUF_X3)
     6   13.62    0.01    0.06    0.59 v clkbuf_leaf_42_gen_tiles[0].i_tile.i_tile/gen_caches[0].i_snitch_icache/gen_prefetcher[3].i_snitch_icache_l0/gen_array[3].gen_latch.clk_vld/Z (CLKBUF_X3)
                                         clknet_leaf_42_gen_tiles[0].i_tile.i_tile/gen_caches[0].i_snitch_icache/gen_prefetcher[3].i_snitch_icache_l0/gen_array[3].gen_latch.clk_vld (net)
                  0.01    0.00    0.59 v gen_tiles[0].i_tile.i_tile/gen_caches[0].i_snitch_icache/gen_prefetcher[3].i_snitch_icache_l0/data[812]$_DLATCH_P_/G (DLH_X1)
                          0.06    0.65   clock uncertainty
                          0.00    0.65   clock reconvergence pessimism
                          0.02    0.67   library hold time
                                  0.67   data required time
-----------------------------------------------------------------------------
                                  0.67   data required time
                                 -0.67   data arrival time
-----------------------------------------------------------------------------
                                  0.00   slack (MET)


Startpoint: gen_tiles[0].i_tile.i_tile/gen_tcdm_registers[3].i_tcdm_slave_req_register.i_fifo.i_fifo_v3.status_cnt_q[1]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: tcdm_slave_northeast_req_ready_o (output port clocked by vclk_i)
Path Group: vclk_i
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock source latency
     1   71.41    0.00    0.00    0.00 ^ clk_i (in)
                                         clk_i (net)
                  0.03    0.02    0.02 ^ wire1/A (BUF_X16)
     2   70.87    0.01    0.03    0.05 ^ wire1/Z (BUF_X16)
                                         net6556 (net)
                  0.03    0.02    0.07 ^ clkbuf_regs_0_clk_i/A (CLKBUF_X3)
     1    1.62    0.01    0.03    0.11 ^ clkbuf_regs_0_clk_i/Z (CLKBUF_X3)
                                         clk_i_regs (net)
                  0.01    0.00    0.11 ^ clkbuf_0_clk_i_regs/A (CLKBUF_X3)
     2   38.23    0.03    0.06    0.16 ^ clkbuf_0_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_0_clk_i_regs (net)
                  0.03    0.00    0.17 ^ clkbuf_1_1_0_clk_i_regs/A (CLKBUF_X3)
     2   39.39    0.03    0.07    0.23 ^ clkbuf_1_1_0_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_1_1_0_clk_i_regs (net)
                  0.03    0.01    0.24 ^ clkbuf_2_3_0_clk_i_regs/A (CLKBUF_X3)
     2   23.59    0.02    0.05    0.29 ^ clkbuf_2_3_0_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_2_3_0_clk_i_regs (net)
                  0.02    0.00    0.30 ^ clkbuf_3_6_0_clk_i_regs/A (CLKBUF_X3)
     2   34.29    0.03    0.06    0.35 ^ clkbuf_3_6_0_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_3_6_0_clk_i_regs (net)
                  0.03    0.00    0.36 ^ clkbuf_4_13_0_clk_i_regs/A (CLKBUF_X3)
     8   54.24    0.04    0.08    0.44 ^ clkbuf_4_13_0_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_4_13_0_clk_i_regs (net)
                  0.04    0.00    0.44 ^ clkbuf_7_109_0_clk_i_regs/A (CLKBUF_X3)
     2    9.31    0.01    0.05    0.49 ^ clkbuf_7_109_0_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_7_109_0_clk_i_regs (net)
                  0.01    0.00    0.49 ^ clkbuf_8_219__f_clk_i_regs/A (CLKBUF_X3)
    12   31.16    0.03    0.05    0.54 ^ clkbuf_8_219__f_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_8_219__leaf_clk_i_regs (net)
                  0.03    0.00    0.54 ^ clkbuf_leaf_1221_clk_i_regs/A (CLKBUF_X3)
     5    6.34    0.01    0.04    0.58 ^ clkbuf_leaf_1221_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_leaf_1221_clk_i_regs (net)
                  0.01    0.00    0.58 ^ gen_tiles[0].i_tile.i_tile/gen_tcdm_registers[3].i_tcdm_slave_req_register.i_fifo.i_fifo_v3.status_cnt_q[1]$_DFFE_PN0P_/CK (DFFR_X1)
     2    6.35    0.02    0.08    0.66 v gen_tiles[0].i_tile.i_tile/gen_tcdm_registers[3].i_tcdm_slave_req_register.i_fifo.i_fifo_v3.status_cnt_q[1]$_DFFE_PN0P_/QN (DFFR_X1)
                                         gen_tiles[0].i_tile.i_tile/_21384_[0] (net)
                  0.02    0.00    0.66 v gen_tiles[0].i_tile.i_tile/_41795_/A (HA_X1)
     3   14.17    0.02    0.05    0.71 v gen_tiles[0].i_tile.i_tile/_41795_/CO (HA_X1)
                                         gen_tiles[0].i_tile.i_tile/_21388_[0] (net)
                  0.02    0.00    0.71 v gen_tiles[0].i_tile.i_tile/_41316_/A (INV_X1)
     1    3.60    0.01    0.02    0.73 ^ gen_tiles[0].i_tile.i_tile/_41316_/ZN (INV_X1)
                                         net1051 (net)
                  0.01    0.00    0.73 ^ output1051/A (BUF_X4)
     1   23.52    0.01    0.03    0.76 ^ output1051/Z (BUF_X4)
                                         tcdm_slave_northeast_req_ready_o (net)
                  0.02    0.01    0.77 ^ tcdm_slave_northeast_req_ready_o (out)
                                  0.77   data arrival time

                          0.00    0.00   clock vclk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.06    0.06   clock uncertainty
                          0.00    0.06   clock reconvergence pessimism
                         -2.55   -2.49   output external delay
                                 -2.49   data required time
-----------------------------------------------------------------------------
                                 -2.49   data required time
                                 -0.77   data arrival time
-----------------------------------------------------------------------------
                                  3.26   slack (MET)



==========================================================================
cts final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by vclk_i)
Endpoint: gen_tiles[0].i_tile.i_tile/gen_tcdm_registers[3].i_tcdm_slave_req_register.i_fifo.i_fifo_v3.mem_q[43]$_DFFE_PN0P_
          (recovery check against rising-edge clock clk_i)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock vclk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.90    0.90 ^ input external delay
     1   43.78    0.00    0.00    0.90 ^ rst_ni (in)
                                         rst_ni (net)
                  0.03    0.03    0.93 ^ wire95775/A (BUF_X8)
    10   51.13    0.01    0.03    0.96 ^ wire95775/Z (BUF_X8)
                                         net95775 (net)
                  0.03    0.02    0.98 ^ place117462/A (BUF_X2)
     3   24.33    0.03    0.05    1.03 ^ place117462/Z (BUF_X2)
                                         net117462 (net)
                  0.03    0.01    1.03 ^ place117686/A (BUF_X4)
     5   37.67    0.02    0.04    1.07 ^ place117686/Z (BUF_X4)
                                         net117686 (net)
                  0.02    0.01    1.08 ^ place117689/A (BUF_X2)
     3   21.18    0.03    0.05    1.13 ^ place117689/Z (BUF_X2)
                                         net117689 (net)
                  0.03    0.01    1.13 ^ place117718/A (BUF_X2)
    11   32.43    0.04    0.06    1.19 ^ place117718/Z (BUF_X2)
                                         net117718 (net)
                  0.04    0.01    1.20 ^ place117721/A (BUF_X2)
    11   30.58    0.04    0.06    1.26 ^ place117721/Z (BUF_X2)
                                         net117721 (net)
                  0.04    0.00    1.26 ^ place117728/A (BUF_X2)
    12   35.57    0.04    0.06    1.32 ^ place117728/Z (BUF_X2)
                                         net117728 (net)
                  0.04    0.01    1.33 ^ place117730/A (BUF_X2)
    12   26.70    0.03    0.06    1.39 ^ place117730/Z (BUF_X2)
                                         net117730 (net)
                  0.03    0.00    1.39 ^ place117733/A (BUF_X2)
    14   34.33    0.04    0.06    1.45 ^ place117733/Z (BUF_X2)
                                         net117733 (net)
                  0.04    0.00    1.45 ^ place117734/A (BUF_X2)
    15   40.95    0.05    0.07    1.52 ^ place117734/Z (BUF_X2)
                                         net117734 (net)
                  0.05    0.00    1.53 ^ place117735/A (BUF_X2)
    14   35.35    0.04    0.07    1.59 ^ place117735/Z (BUF_X2)
                                         net117735 (net)
                  0.04    0.00    1.60 ^ gen_tiles[0].i_tile.i_tile/gen_tcdm_registers[3].i_tcdm_slave_req_register.i_fifo.i_fifo_v3.mem_q[43]$_DFFE_PN0P_/RN (DFFR_X1)
                                  1.60   data arrival time

                          3.00    3.00   clock clk_i (rise edge)
                          0.00    3.00   clock source latency
     1   71.41    0.00    0.00    3.00 ^ clk_i (in)
                                         clk_i (net)
                  0.03    0.02    3.02 ^ wire1/A (BUF_X16)
     2   70.87    0.01    0.03    3.05 ^ wire1/Z (BUF_X16)
                                         net6556 (net)
                  0.03    0.02    3.07 ^ clkbuf_regs_0_clk_i/A (CLKBUF_X3)
     1    1.62    0.01    0.03    3.11 ^ clkbuf_regs_0_clk_i/Z (CLKBUF_X3)
                                         clk_i_regs (net)
                  0.01    0.00    3.11 ^ clkbuf_0_clk_i_regs/A (CLKBUF_X3)
     2   38.23    0.03    0.06    3.16 ^ clkbuf_0_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_0_clk_i_regs (net)
                  0.03    0.00    3.17 ^ clkbuf_1_1_0_clk_i_regs/A (CLKBUF_X3)
     2   39.39    0.03    0.07    3.23 ^ clkbuf_1_1_0_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_1_1_0_clk_i_regs (net)
                  0.03    0.01    3.24 ^ clkbuf_2_3_0_clk_i_regs/A (CLKBUF_X3)
     2   23.59    0.02    0.05    3.29 ^ clkbuf_2_3_0_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_2_3_0_clk_i_regs (net)
                  0.02    0.00    3.30 ^ clkbuf_3_6_0_clk_i_regs/A (CLKBUF_X3)
     2   34.29    0.03    0.06    3.35 ^ clkbuf_3_6_0_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_3_6_0_clk_i_regs (net)
                  0.03    0.00    3.36 ^ clkbuf_4_12_0_clk_i_regs/A (CLKBUF_X3)
     8   47.53    0.04    0.07    3.43 ^ clkbuf_4_12_0_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_4_12_0_clk_i_regs (net)
                  0.04    0.00    3.43 ^ clkbuf_7_103_0_clk_i_regs/A (CLKBUF_X3)
     2    9.99    0.01    0.05    3.48 ^ clkbuf_7_103_0_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_7_103_0_clk_i_regs (net)
                  0.01    0.00    3.48 ^ clkbuf_8_207__f_clk_i_regs/A (CLKBUF_X3)
    10   27.28    0.02    0.05    3.53 ^ clkbuf_8_207__f_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_8_207__leaf_clk_i_regs (net)
                  0.02    0.00    3.53 ^ gen_tiles[0].i_tile.i_tile/gen_tcdm_registers[3].i_tcdm_slave_req_register.i_fifo.i_fifo_v3.mem_q[43]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.06    3.47   clock uncertainty
                          0.00    3.47   clock reconvergence pessimism
                          0.06    3.53   library recovery time
                                  3.53   data required time
-----------------------------------------------------------------------------
                                  3.53   data required time
                                 -1.60   data arrival time
-----------------------------------------------------------------------------
                                  1.93   slack (MET)


Startpoint: gen_tiles[0].i_tile.i_tile/gen_caches[0].i_snitch_icache/gen_prefetcher[3].i_snitch_icache_l0/gen_array[0].gen_latch.i_clk_gate.clk_en$_DLATCH_P_
            (positive level-sensitive latch clocked by clk_i)
Endpoint: gen_tiles[0].i_tile.i_tile/gen_caches[0].i_snitch_icache/gen_prefetcher[3].i_snitch_icache_l0/_8510_
          (falling clock gating-check end-point clocked by clk_i)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock source latency
     1   71.41    0.00    0.00    0.00 ^ clk_i (in)
                                         clk_i (net)
                  0.03    0.02    0.02 ^ wire1/A (BUF_X16)
     2   70.87    0.01    0.03    0.05 ^ wire1/Z (BUF_X16)
                                         net6556 (net)
                  0.03    0.02    0.07 ^ clkbuf_regs_0_clk_i/A (CLKBUF_X3)
     1    1.62    0.01    0.03    0.11 ^ clkbuf_regs_0_clk_i/Z (CLKBUF_X3)
                                         clk_i_regs (net)
                  0.01    0.00    0.11 ^ clkbuf_0_clk_i_regs/A (CLKBUF_X3)
     2   38.23    0.03    0.06    0.16 ^ clkbuf_0_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_0_clk_i_regs (net)
                  0.03    0.00    0.17 ^ clkbuf_1_0_0_clk_i_regs/A (CLKBUF_X3)
     2   39.47    0.03    0.07    0.23 ^ clkbuf_1_0_0_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_1_0_0_clk_i_regs (net)
                  0.03    0.01    0.24 ^ clkbuf_2_1_0_clk_i_regs/A (CLKBUF_X3)
     2   23.45    0.02    0.05    0.29 ^ clkbuf_2_1_0_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_2_1_0_clk_i_regs (net)
                  0.02    0.00    0.30 ^ clkbuf_3_3_0_clk_i_regs/A (CLKBUF_X3)
     2   34.74    0.03    0.06    0.35 ^ clkbuf_3_3_0_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_3_3_0_clk_i_regs (net)
                  0.03    0.00    0.36 ^ clkbuf_4_6_0_clk_i_regs/A (CLKBUF_X3)
     8   49.35    0.04    0.07    0.43 ^ clkbuf_4_6_0_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_4_6_0_clk_i_regs (net)
                  0.04    0.00    0.43 ^ clkbuf_7_48_0_clk_i_regs/A (CLKBUF_X3)
     2    8.60    0.01    0.05    0.48 ^ clkbuf_7_48_0_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_7_48_0_clk_i_regs (net)
                  0.01    0.00    0.48 ^ clkbuf_8_96__f_clk_i_regs/A (CLKBUF_X3)
     7   18.74    0.02    0.04    0.52 ^ clkbuf_8_96__f_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_8_96__leaf_clk_i_regs (net)
                  0.02    0.00    0.52 ^ clkbuf_leaf_2180_clk_i_regs/A (CLKBUF_X3)
     7    9.06    0.01    0.04    0.56 ^ clkbuf_leaf_2180_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_leaf_2180_clk_i_regs (net)
                  0.01    0.00    0.56 ^ gen_tiles[0].i_tile.i_tile/gen_caches[0].i_snitch_icache/gen_prefetcher[3].i_snitch_icache_l0/gen_array[0].gen_latch.i_clk_gate.clk_en$_DLATCH_P_/G (DLH_X1)
                          1.01    1.57   time given to startpoint
                  0.01    0.00    1.57 ^ gen_tiles[0].i_tile.i_tile/gen_caches[0].i_snitch_icache/gen_prefetcher[3].i_snitch_icache_l0/gen_array[0].gen_latch.i_clk_gate.clk_en$_DLATCH_P_/D (DLH_X1)
     1    1.85    0.01    0.04    1.61 ^ gen_tiles[0].i_tile.i_tile/gen_caches[0].i_snitch_icache/gen_prefetcher[3].i_snitch_icache_l0/gen_array[0].gen_latch.i_clk_gate.clk_en$_DLATCH_P_/Q (DLH_X1)
                                         gen_tiles[0].i_tile.i_tile/gen_caches[0].i_snitch_icache/gen_prefetcher[3].i_snitch_icache_l0/gen_array[0].gen_latch.i_clk_gate.clk_en (net)
                  0.01    0.00    1.61 ^ gen_tiles[0].i_tile.i_tile/gen_caches[0].i_snitch_icache/gen_prefetcher[3].i_snitch_icache_l0/_8509_/A (INV_X1)
     1    1.55    0.00    0.01    1.61 v gen_tiles[0].i_tile.i_tile/gen_caches[0].i_snitch_icache/gen_prefetcher[3].i_snitch_icache_l0/_8509_/ZN (INV_X1)
                                         gen_tiles[0].i_tile.i_tile/gen_caches[0].i_snitch_icache/gen_prefetcher[3].i_snitch_icache_l0/_3933_ (net)
                  0.00    0.00    1.61 v gen_tiles[0].i_tile.i_tile/gen_caches[0].i_snitch_icache/gen_prefetcher[3].i_snitch_icache_l0/_8510_/A1 (NOR2_X1)
                                  1.61   data arrival time

                          1.50    1.50   clock clk_i (fall edge)
                          0.00    1.50   clock source latency
     1   70.00    0.00    0.00    1.50 v clk_i (in)
                                         clk_i (net)
                  0.03    0.02    1.52 v wire1/A (BUF_X16)
     2   70.53    0.01    0.03    1.56 v wire1/Z (BUF_X16)
                                         net6556 (net)
                  0.02    0.02    1.57 v clkbuf_0_clk_i/A (CLKBUF_X3)
     1    1.63    0.01    0.03    1.61 v clkbuf_0_clk_i/Z (CLKBUF_X3)
                                         delaynet_0_clk_i (net)
                  0.01    0.00    1.61 v delaybuf_0_clk_i/A (CLKBUF_X3)
     1    1.50    0.01    0.03    1.63 v delaybuf_0_clk_i/Z (CLKBUF_X3)
                                         delaynet_1_clk_i (net)
                  0.01    0.00    1.63 v delaybuf_1_clk_i/A (CLKBUF_X3)
     1    1.30    0.01    0.03    1.66 v delaybuf_1_clk_i/Z (CLKBUF_X3)
                                         delaynet_2_clk_i (net)
                  0.01    0.00    1.66 v delaybuf_2_clk_i/A (CLKBUF_X3)
     2   20.96    0.02    0.05    1.70 v delaybuf_2_clk_i/Z (CLKBUF_X3)
                                         clknet_0_clk_i (net)
                  0.02    0.00    1.71 v clkbuf_1_1__f_clk_i/A (CLKBUF_X3)
     3   49.15    0.04    0.08    1.78 v clkbuf_1_1__f_clk_i/Z (CLKBUF_X3)
                                         clknet_1_1__leaf_clk_i (net)
                  0.04    0.01    1.79 v clkbuf_leaf_2_clk_i/A (CLKBUF_X3)
     4    7.38    0.01    0.05    1.83 v clkbuf_leaf_2_clk_i/Z (CLKBUF_X3)
                                         clknet_leaf_2_clk_i (net)
                  0.01    0.00    1.83 v gen_tiles[0].i_tile.i_tile/gen_caches[0].i_snitch_icache/gen_prefetcher[3].i_snitch_icache_l0/_8510_/A2 (NOR2_X1)
                         -0.06    1.77   clock uncertainty
                          0.00    1.77   clock reconvergence pessimism
                          0.00    1.77   clock gating setup time
                                  1.77   data required time
-----------------------------------------------------------------------------
                                  1.77   data required time
                                 -1.61   data arrival time
-----------------------------------------------------------------------------
                                  0.16   slack (MET)


Startpoint: gen_tiles[0].i_tile.i_tile/gen_caches[0].i_snitch_icache/gen_prefetcher[3].i_snitch_icache_l0/data[148]$_DLATCH_P_
            (positive level-sensitive latch clocked by clk_i')
Endpoint: gen_tiles[0].i_tile.i_tile/gen_cores[2].gen_mempool_cc.riscv_core.i_snitch/sb_q[25]$_DFF_PP0_
          (rising edge-triggered flip-flop clocked by clk_i)
Path Group: clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          1.50    1.50   clock clk_i' (rise edge)
                          0.00    1.50   clock source latency
     1   70.00    0.00    0.00    1.50 v clk_i (in)
                                         clk_i (net)
                  0.03    0.02    1.52 v wire1/A (BUF_X16)
     2   70.53    0.01    0.03    1.56 v wire1/Z (BUF_X16)
                                         net6556 (net)
                  0.02    0.02    1.57 v clkbuf_0_clk_i/A (CLKBUF_X3)
     1    1.63    0.01    0.03    1.61 v clkbuf_0_clk_i/Z (CLKBUF_X3)
                                         delaynet_0_clk_i (net)
                  0.01    0.00    1.61 v delaybuf_0_clk_i/A (CLKBUF_X3)
     1    1.50    0.01    0.03    1.63 v delaybuf_0_clk_i/Z (CLKBUF_X3)
                                         delaynet_1_clk_i (net)
                  0.01    0.00    1.63 v delaybuf_1_clk_i/A (CLKBUF_X3)
     1    1.30    0.01    0.03    1.66 v delaybuf_1_clk_i/Z (CLKBUF_X3)
                                         delaynet_2_clk_i (net)
                  0.01    0.00    1.66 v delaybuf_2_clk_i/A (CLKBUF_X3)
     2   20.96    0.02    0.05    1.70 v delaybuf_2_clk_i/Z (CLKBUF_X3)
                                         clknet_0_clk_i (net)
                  0.02    0.00    1.71 v clkbuf_1_1__f_clk_i/A (CLKBUF_X3)
     3   49.15    0.04    0.08    1.78 v clkbuf_1_1__f_clk_i/Z (CLKBUF_X3)
                                         clknet_1_1__leaf_clk_i (net)
                  0.04    0.01    1.79 v clkbuf_leaf_2_clk_i/A (CLKBUF_X3)
     4    7.38    0.01    0.05    1.83 v clkbuf_leaf_2_clk_i/Z (CLKBUF_X3)
                                         clknet_leaf_2_clk_i (net)
                  0.01    0.00    1.83 v gen_tiles[0].i_tile.i_tile/gen_caches[0].i_snitch_icache/gen_prefetcher[3].i_snitch_icache_l0/_8510_/A2 (NOR2_X1)
     1   29.84    0.14    0.17    2.00 ^ gen_tiles[0].i_tile.i_tile/gen_caches[0].i_snitch_icache/gen_prefetcher[3].i_snitch_icache_l0/_8510_/ZN (NOR2_X1)
                                         gen_tiles[0].i_tile.i_tile/gen_caches[0].i_snitch_icache/gen_prefetcher[3].i_snitch_icache_l0/gen_array[0].gen_latch.clk_vld (net)
                  0.14    0.01    2.01 ^ clkbuf_0_gen_tiles[0].i_tile.i_tile/gen_caches[0].i_snitch_icache/gen_prefetcher[3].i_snitch_icache_l0/gen_array[0].gen_latch.clk_vld/A (CLKBUF_X3)
     8   55.79    0.04    0.10    2.11 ^ clkbuf_0_gen_tiles[0].i_tile.i_tile/gen_caches[0].i_snitch_icache/gen_prefetcher[3].i_snitch_icache_l0/gen_array[0].gen_latch.clk_vld/Z (CLKBUF_X3)
                                         clknet_0_gen_tiles[0].i_tile.i_tile/gen_caches[0].i_snitch_icache/gen_prefetcher[3].i_snitch_icache_l0/gen_array[0].gen_latch.clk_vld (net)
                  0.04    0.00    2.12 ^ clkbuf_3_4_0_gen_tiles[0].i_tile.i_tile/gen_caches[0].i_snitch_icache/gen_prefetcher[3].i_snitch_icache_l0/gen_array[0].gen_latch.clk_vld/A (CLKBUF_X3)
     6   22.31    0.02    0.06    2.18 ^ clkbuf_3_4_0_gen_tiles[0].i_tile.i_tile/gen_caches[0].i_snitch_icache/gen_prefetcher[3].i_snitch_icache_l0/gen_array[0].gen_latch.clk_vld/Z (CLKBUF_X3)
                                         clknet_3_4_0_gen_tiles[0].i_tile.i_tile/gen_caches[0].i_snitch_icache/gen_prefetcher[3].i_snitch_icache_l0/gen_array[0].gen_latch.clk_vld (net)
                  0.02    0.00    2.18 ^ clkbuf_leaf_20_gen_tiles[0].i_tile.i_tile/gen_caches[0].i_snitch_icache/gen_prefetcher[3].i_snitch_icache_l0/gen_array[0].gen_latch.clk_vld/A (CLKBUF_X3)
     6    8.18    0.01    0.04    2.21 ^ clkbuf_leaf_20_gen_tiles[0].i_tile.i_tile/gen_caches[0].i_snitch_icache/gen_prefetcher[3].i_snitch_icache_l0/gen_array[0].gen_latch.clk_vld/Z (CLKBUF_X3)
                                         clknet_leaf_20_gen_tiles[0].i_tile.i_tile/gen_caches[0].i_snitch_icache/gen_prefetcher[3].i_snitch_icache_l0/gen_array[0].gen_latch.clk_vld (net)
                  0.01    0.00    2.21 ^ gen_tiles[0].i_tile.i_tile/gen_caches[0].i_snitch_icache/gen_prefetcher[3].i_snitch_icache_l0/data[148]$_DLATCH_P_/G (DLH_X1)
     1    3.35    0.01    0.06    2.28 v gen_tiles[0].i_tile.i_tile/gen_caches[0].i_snitch_icache/gen_prefetcher[3].i_snitch_icache_l0/data[148]$_DLATCH_P_/Q (DLH_X1)
                                         gen_tiles[0].i_tile.i_tile/gen_caches[0].i_snitch_icache/gen_prefetcher[3].i_snitch_icache_l0/data[148] (net)
                  0.01    0.00    2.28 v gen_tiles[0].i_tile.i_tile/gen_caches[0].i_snitch_icache/gen_prefetcher[3].i_snitch_icache_l0/_7440_/B2 (AOI22_X2)
     1    3.47    0.02    0.05    2.33 ^ gen_tiles[0].i_tile.i_tile/gen_caches[0].i_snitch_icache/gen_prefetcher[3].i_snitch_icache_l0/_7440_/ZN (AOI22_X2)
                                         gen_tiles[0].i_tile.i_tile/gen_caches[0].i_snitch_icache/gen_prefetcher[3].i_snitch_icache_l0/_3019_ (net)
                  0.02    0.00    2.33 ^ gen_tiles[0].i_tile.i_tile/gen_caches[0].i_snitch_icache/gen_prefetcher[3].i_snitch_icache_l0/_7441_/A (INV_X2)
     1    3.53    0.01    0.01    2.34 v gen_tiles[0].i_tile.i_tile/gen_caches[0].i_snitch_icache/gen_prefetcher[3].i_snitch_icache_l0/_7441_/ZN (INV_X2)
                                         gen_tiles[0].i_tile.i_tile/gen_caches[0].i_snitch_icache/gen_prefetcher[3].i_snitch_icache_l0/_3020_ (net)
                  0.01    0.00    2.34 v gen_tiles[0].i_tile.i_tile/gen_caches[0].i_snitch_icache/gen_prefetcher[3].i_snitch_icache_l0/_7442_/A (AOI221_X2)
     2    2.88    0.04    0.07    2.40 ^ gen_tiles[0].i_tile.i_tile/gen_caches[0].i_snitch_icache/gen_prefetcher[3].i_snitch_icache_l0/_7442_/ZN (AOI221_X2)
                                         gen_tiles[0].i_tile.i_tile/gen_caches[0].i_snitch_icache/gen_prefetcher[3].i_snitch_icache_l0/_3021_ (net)
                  0.04    0.00    2.40 ^ gen_tiles[0].i_tile.i_tile/gen_caches[0].i_snitch_icache/gen_prefetcher[3].i_snitch_icache_l0/_8676_/A (MUX2_X1)
     1    3.61    0.01    0.05    2.45 ^ gen_tiles[0].i_tile.i_tile/gen_caches[0].i_snitch_icache/gen_prefetcher[3].i_snitch_icache_l0/_8676_/Z (MUX2_X1)
                                         gen_tiles[0].i_tile.i_tile/gen_caches[0].i_snitch_icache/gen_prefetcher[3].i_snitch_icache_l0/_4081_ (net)
                  0.01    0.00    2.45 ^ gen_tiles[0].i_tile.i_tile/gen_caches[0].i_snitch_icache/gen_prefetcher[3].i_snitch_icache_l0/_8677_/B1 (OAI21_X2)
     1    1.32    0.02    0.01    2.47 v gen_tiles[0].i_tile.i_tile/gen_caches[0].i_snitch_icache/gen_prefetcher[3].i_snitch_icache_l0/_8677_/ZN (OAI21_X2)
                                         gen_tiles[0].i_tile.i_tile/gen_caches[0].i_snitch_icache/gen_prefetcher[3].i_snitch_icache_l0/_4082_ (net)
                  0.02    0.00    2.47 v gen_tiles[0].i_tile.i_tile/gen_caches[0].i_snitch_icache/gen_prefetcher[3].i_snitch_icache_l0/_8684_/A (MUX2_X1)
     1    1.55    0.01    0.06    2.53 v gen_tiles[0].i_tile.i_tile/gen_caches[0].i_snitch_icache/gen_prefetcher[3].i_snitch_icache_l0/_8684_/Z (MUX2_X1)
                                         gen_tiles[0].i_tile.i_tile/gen_caches[0].i_snitch_icache/in_cache_data[116] (net)
                  0.01    0.00    2.53 v gen_tiles[0].i_tile.i_tile/gen_caches[0].i_snitch_icache/_13366_/B (MUX2_X2)
     1   20.14    0.02    0.07    2.60 v gen_tiles[0].i_tile.i_tile/gen_caches[0].i_snitch_icache/_13366_/Z (MUX2_X2)
                                         gen_tiles[0].i_tile.i_tile/snitch_inst_data[116] (net)
                  0.02    0.01    2.60 v place111241/A (BUF_X16)
     2   60.09    0.01    0.03    2.63 v place111241/Z (BUF_X16)
                                         net111241 (net)
                  0.05    0.04    2.68 v rebuffer27/A (BUF_X32)
     3   68.64    0.01    0.04    2.72 v rebuffer27/Z (BUF_X32)
                                         net6582 (net)
                  0.04    0.03    2.75 v place111244/A (BUF_X32)
     8   45.26    0.01    0.04    2.79 v place111244/Z (BUF_X32)
                                         net111244 (net)
                  0.02    0.02    2.80 v place111263/A (BUF_X16)
     5    9.74    0.00    0.03    2.83 v place111263/Z (BUF_X16)
                                         net111263 (net)
                  0.00    0.00    2.83 v gen_tiles[0].i_tile.i_tile/gen_cores[3].gen_mempool_cc.riscv_core.i_snitch/_10143_/S (MUX2_X1)
     1    1.08    0.01    0.04    2.87 v gen_tiles[0].i_tile.i_tile/gen_cores[3].gen_mempool_cc.riscv_core.i_snitch/_10143_/Z (MUX2_X1)
                                         gen_tiles[0].i_tile.i_tile/gen_cores[3].gen_mempool_cc.riscv_core.i_snitch/_02551_ (net)
                  0.01    0.00    2.87 v gen_tiles[0].i_tile.i_tile/gen_cores[3].gen_mempool_cc.riscv_core.i_snitch/_10144_/B (MUX2_X1)
     1    1.96    0.01    0.06    2.93 v gen_tiles[0].i_tile.i_tile/gen_cores[3].gen_mempool_cc.riscv_core.i_snitch/_10144_/Z (MUX2_X1)
                                         gen_tiles[0].i_tile.i_tile/gen_cores[3].gen_mempool_cc.riscv_core.i_snitch/_02552_ (net)
                  0.01    0.00    2.93 v gen_tiles[0].i_tile.i_tile/gen_cores[3].gen_mempool_cc.riscv_core.i_snitch/_10149_/A (MUX2_X2)
     1    6.51    0.01    0.06    2.99 v gen_tiles[0].i_tile.i_tile/gen_cores[3].gen_mempool_cc.riscv_core.i_snitch/_10149_/Z (MUX2_X2)
                                         gen_tiles[0].i_tile.i_tile/gen_cores[3].gen_mempool_cc.riscv_core.i_snitch/_02557_ (net)
                  0.01    0.00    2.99 v gen_tiles[0].i_tile.i_tile/gen_cores[3].gen_mempool_cc.riscv_core.i_snitch/_10161_/B2 (OAI222_X2)
     1   11.43    0.07    0.07    3.06 ^ gen_tiles[0].i_tile.i_tile/gen_cores[3].gen_mempool_cc.riscv_core.i_snitch/_10161_/ZN (OAI222_X2)
                                         gen_tiles[0].i_tile.i_tile/gen_cores[3].gen_mempool_cc.riscv_core.i_snitch/_02569_ (net)
                  0.07    0.00    3.06 ^ gen_tiles[0].i_tile.i_tile/gen_cores[3].gen_mempool_cc.riscv_core.i_snitch/_10184_/A1 (OR2_X4)
     2   23.43    0.02    0.04    3.10 ^ gen_tiles[0].i_tile.i_tile/gen_cores[3].gen_mempool_cc.riscv_core.i_snitch/_10184_/ZN (OR2_X4)
                                         gen_tiles[0].i_tile.i_tile/gen_cores[3].gen_mempool_cc.riscv_core.i_snitch/_02592_ (net)
                  0.02    0.01    3.11 ^ gen_tiles[0].i_tile.i_tile/gen_cores[3].gen_mempool_cc.riscv_core.i_snitch/_10201_/B1 (OAI21_X4)
     2    7.20    0.02    0.02    3.13 v gen_tiles[0].i_tile.i_tile/gen_cores[3].gen_mempool_cc.riscv_core.i_snitch/_10201_/ZN (OAI21_X4)
                                         gen_tiles[0].i_tile.i_tile/gen_cores[3].gen_mempool_cc.riscv_core.i_snitch/_02608_ (net)
                  0.02    0.00    3.13 v gen_tiles[0].i_tile.i_tile/gen_cores[3].gen_mempool_cc.riscv_core.i_snitch/_10202_/A (INV_X4)
     3    5.92    0.01    0.02    3.14 ^ gen_tiles[0].i_tile.i_tile/gen_cores[3].gen_mempool_cc.riscv_core.i_snitch/_10202_/ZN (INV_X4)
                                         gen_tiles[0].i_tile.i_tile/gen_cores[3].gen_mempool_cc.riscv_core.i_snitch/_02609_ (net)
                  0.01    0.00    3.14 ^ gen_tiles[0].i_tile.i_tile/gen_cores[3].gen_mempool_cc.riscv_core.i_snitch/_18321_/B (HA_X1)
     2    4.64    0.01    0.04    3.18 ^ gen_tiles[0].i_tile.i_tile/gen_cores[3].gen_mempool_cc.riscv_core.i_snitch/_18321_/CO (HA_X1)
                                         gen_tiles[0].i_tile.i_tile/gen_cores[3].gen_mempool_cc.riscv_core.i_snitch/_09413_[0] (net)
                  0.01    0.00    3.18 ^ gen_tiles[0].i_tile.i_tile/gen_cores[3].gen_mempool_cc.riscv_core.i_snitch/_12953_/A (INV_X2)
     1    8.38    0.01    0.01    3.19 v gen_tiles[0].i_tile.i_tile/gen_cores[3].gen_mempool_cc.riscv_core.i_snitch/_12953_/ZN (INV_X2)
                                         gen_tiles[0].i_tile.i_tile/gen_cores[3].gen_mempool_cc.riscv_core.i_snitch/_05206_ (net)
                  0.01    0.00    3.19 v gen_tiles[0].i_tile.i_tile/gen_cores[3].gen_mempool_cc.riscv_core.i_snitch/_12954_/A (AOI221_X2)
     1    1.75    0.04    0.06    3.26 ^ gen_tiles[0].i_tile.i_tile/gen_cores[3].gen_mempool_cc.riscv_core.i_snitch/_12954_/ZN (AOI221_X2)
                                         gen_tiles[0].i_tile.i_tile/gen_cores[3].gen_mempool_cc.riscv_core.i_snitch/_05207_ (net)
                  0.04    0.00    3.26 ^ gen_tiles[0].i_tile.i_tile/gen_cores[3].gen_mempool_cc.riscv_core.i_snitch/_12956_/A (OAI221_X1)
     1    3.47    0.02    0.04    3.30 v gen_tiles[0].i_tile.i_tile/gen_cores[3].gen_mempool_cc.riscv_core.i_snitch/_12956_/ZN (OAI221_X1)
                                         gen_tiles[0].i_tile.i_tile/gen_cores[3].gen_mempool_cc.riscv_core.i_snitch/_05209_ (net)
                  0.02    0.00    3.30 v gen_tiles[0].i_tile.i_tile/gen_cores[3].gen_mempool_cc.riscv_core.i_snitch/_12960_/B (AOI211_X2)
     1    6.15    0.05    0.08    3.38 ^ gen_tiles[0].i_tile.i_tile/gen_cores[3].gen_mempool_cc.riscv_core.i_snitch/_12960_/ZN (AOI211_X2)
                                         gen_tiles[0].i_tile.i_tile/gen_cores[3].gen_mempool_cc.riscv_core.i_snitch/_05213_ (net)
                  0.05    0.00    3.38 ^ gen_tiles[0].i_tile.i_tile/gen_cores[3].gen_mempool_cc.riscv_core.i_snitch/_12966_/A1 (AND4_X4)
     2   13.65    0.02    0.07    3.45 ^ gen_tiles[0].i_tile.i_tile/gen_cores[3].gen_mempool_cc.riscv_core.i_snitch/_12966_/ZN (AND4_X4)
                                         gen_tiles[0].i_tile.i_tile/gen_cores[3].gen_mempool_cc.riscv_core.i_snitch/_05219_ (net)
                  0.02    0.00    3.45 ^ gen_tiles[0].i_tile.i_tile/gen_cores[3].gen_mempool_cc.riscv_core.i_snitch/_13946_/A1 (NOR2_X4)
     1    4.01    0.01    0.01    3.46 v gen_tiles[0].i_tile.i_tile/gen_cores[3].gen_mempool_cc.riscv_core.i_snitch/_13946_/ZN (NOR2_X4)
                                         gen_tiles[0].i_tile.i_tile/gen_cores[3].gen_mempool_cc.riscv_core.i_snitch/_06130_ (net)
                  0.01    0.00    3.46 v gen_tiles[0].i_tile.i_tile/gen_cores[3].gen_mempool_cc.riscv_core.i_snitch/_13947_/A (XNOR2_X2)
     1    3.55    0.01    0.03    3.49 v gen_tiles[0].i_tile.i_tile/gen_cores[3].gen_mempool_cc.riscv_core.i_snitch/_13947_/ZN (XNOR2_X2)
                                         gen_tiles[0].i_tile.i_tile/gen_cores[3].gen_mempool_cc.riscv_core.i_snitch/_09450_[0] (net)
                  0.01    0.00    3.49 v gen_tiles[0].i_tile.i_tile/gen_cores[3].gen_mempool_cc.riscv_core.i_snitch/_18331_/B (HA_X1)
     2    4.17    0.01    0.04    3.53 v gen_tiles[0].i_tile.i_tile/gen_cores[3].gen_mempool_cc.riscv_core.i_snitch/_18331_/CO (HA_X1)
                                         gen_tiles[0].i_tile.i_tile/gen_cores[3].gen_mempool_cc.riscv_core.i_snitch/_09451_[0] (net)
                  0.01    0.00    3.53 v gen_tiles[0].i_tile.i_tile/gen_cores[3].gen_mempool_cc.riscv_core.i_snitch/_12858_/A2 (AOI22_X2)
     2    4.16    0.03    0.04    3.56 ^ gen_tiles[0].i_tile.i_tile/gen_cores[3].gen_mempool_cc.riscv_core.i_snitch/_12858_/ZN (AOI22_X2)
                                         gen_tiles[0].i_tile.i_tile/gen_cores[3].gen_mempool_cc.riscv_core.i_snitch/_05111_ (net)
                  0.03    0.00    3.56 ^ gen_tiles[0].i_tile.i_tile/gen_cores[3].gen_mempool_cc.riscv_core.i_snitch/_12859_/A1 (NAND2_X2)
     2    4.63    0.01    0.02    3.58 v gen_tiles[0].i_tile.i_tile/gen_cores[3].gen_mempool_cc.riscv_core.i_snitch/_12859_/ZN (NAND2_X2)
                                         gen_tiles[0].i_tile.i_tile/gen_cores[3].gen_mempool_cc.riscv_core.i_snitch/_05112_ (net)
                  0.01    0.00    3.58 v gen_tiles[0].i_tile.i_tile/gen_cores[3].gen_mempool_cc.riscv_core.i_snitch/_13055_/B (AOI211_X2)
     2   10.19    0.06    0.09    3.67 ^ gen_tiles[0].i_tile.i_tile/gen_cores[3].gen_mempool_cc.riscv_core.i_snitch/_13055_/ZN (AOI211_X2)
                                         gen_tiles[0].i_tile.i_tile/gen_cores[3].gen_mempool_cc.riscv_core.i_snitch/_05308_ (net)
                  0.06    0.00    3.67 ^ gen_tiles[0].i_tile.i_tile/gen_cores[3].gen_mempool_cc.riscv_core.i_snitch/_13065_/B2 (OAI21_X4)
     3   10.71    0.02    0.03    3.70 v gen_tiles[0].i_tile.i_tile/gen_cores[3].gen_mempool_cc.riscv_core.i_snitch/_13065_/ZN (OAI21_X4)
                                         gen_tiles[0].i_tile.i_tile/gen_cores[3].gen_mempool_cc.riscv_core.i_snitch/_05318_ (net)
                  0.02    0.00    3.70 v gen_tiles[0].i_tile.i_tile/gen_cores[3].gen_mempool_cc.riscv_core.i_snitch/_13135_/B2 (AOI221_X2)
     1    4.63    0.05    0.09    3.79 ^ gen_tiles[0].i_tile.i_tile/gen_cores[3].gen_mempool_cc.riscv_core.i_snitch/_13135_/ZN (AOI221_X2)
                                         gen_tiles[0].i_tile.i_tile/gen_cores[3].gen_mempool_cc.riscv_core.i_snitch/_05388_ (net)
                  0.05    0.00    3.79 ^ gen_tiles[0].i_tile.i_tile/gen_cores[3].gen_mempool_cc.riscv_core.i_snitch/_13136_/B (XOR2_X2)
     2    3.31    0.02    0.05    3.84 ^ gen_tiles[0].i_tile.i_tile/gen_cores[3].gen_mempool_cc.riscv_core.i_snitch/_13136_/Z (XOR2_X2)
                                         gen_tiles[0].i_tile.i_tile/gen_cores[3].gen_mempool_cc.riscv_core.i_snitch/_05389_ (net)
                  0.02    0.00    3.84 ^ rebuffer15/A (BUF_X2)
     1    6.88    0.01    0.03    3.87 ^ rebuffer15/Z (BUF_X2)
                                         net6570 (net)
                  0.01    0.00    3.87 ^ gen_tiles[0].i_tile.i_tile/gen_cores[3].gen_mempool_cc.riscv_core.i_snitch/_13144_/A3 (NAND4_X4)
     1    5.21    0.02    0.03    3.90 v gen_tiles[0].i_tile.i_tile/gen_cores[3].gen_mempool_cc.riscv_core.i_snitch/_13144_/ZN (NAND4_X4)
                                         gen_tiles[0].i_tile.i_tile/gen_cores[3].gen_mempool_cc.riscv_core.i_snitch/_05397_ (net)
                  0.02    0.00    3.90 v gen_tiles[0].i_tile.i_tile/gen_cores[3].gen_mempool_cc.riscv_core.i_snitch/_13145_/A1 (NOR4_X4)
     1    7.59    0.04    0.05    3.95 ^ gen_tiles[0].i_tile.i_tile/gen_cores[3].gen_mempool_cc.riscv_core.i_snitch/_13145_/ZN (NOR4_X4)
                                         gen_tiles[0].i_tile.i_tile/gen_cores[3].gen_mempool_cc.riscv_core.i_snitch/_05398_ (net)
                  0.04    0.00    3.96 ^ gen_tiles[0].i_tile.i_tile/gen_cores[3].gen_mempool_cc.riscv_core.i_snitch/_13149_/A4 (AND4_X4)
     1    6.38    0.01    0.06    4.01 ^ gen_tiles[0].i_tile.i_tile/gen_cores[3].gen_mempool_cc.riscv_core.i_snitch/_13149_/ZN (AND4_X4)
                                         gen_tiles[0].i_tile.i_tile/gen_cores[3].gen_mempool_cc.riscv_core.i_snitch/_05402_ (net)
                  0.01    0.00    4.01 ^ gen_tiles[0].i_tile.i_tile/gen_cores[3].gen_mempool_cc.riscv_core.i_snitch/_13163_/A1 (NAND4_X4)
     1    6.55    0.02    0.02    4.04 v gen_tiles[0].i_tile.i_tile/gen_cores[3].gen_mempool_cc.riscv_core.i_snitch/_13163_/ZN (NAND4_X4)
                                         gen_tiles[0].i_tile.i_tile/gen_cores[3].gen_mempool_cc.riscv_core.i_snitch/_05416_ (net)
                  0.02    0.00    4.04 v gen_tiles[0].i_tile.i_tile/gen_cores[3].gen_mempool_cc.riscv_core.i_snitch/_13164_/A3 (NOR4_X4)
     1    2.92    0.03    0.07    4.11 ^ gen_tiles[0].i_tile.i_tile/gen_cores[3].gen_mempool_cc.riscv_core.i_snitch/_13164_/ZN (NOR4_X4)
                                         gen_tiles[0].i_tile.i_tile/gen_cores[3].gen_mempool_cc.riscv_core.i_snitch/_05417_ (net)
                  0.03    0.00    4.11 ^ gen_tiles[0].i_tile.i_tile/gen_cores[3].gen_mempool_cc.riscv_core.i_snitch/_13165_/S (MUX2_X1)
     2    7.50    0.02    0.07    4.18 v gen_tiles[0].i_tile.i_tile/gen_cores[3].gen_mempool_cc.riscv_core.i_snitch/_13165_/Z (MUX2_X1)
                                         gen_tiles[0].i_tile.i_tile/gen_cores[3].gen_mempool_cc.riscv_core.i_snitch/_05418_ (net)
                  0.02    0.00    4.18 v gen_tiles[0].i_tile.i_tile/gen_cores[3].gen_mempool_cc.riscv_core.i_snitch/_13270_/B1 (OAI22_X4)
     2   13.62    0.04    0.05    4.23 ^ gen_tiles[0].i_tile.i_tile/gen_cores[3].gen_mempool_cc.riscv_core.i_snitch/_13270_/ZN (OAI22_X4)
                                         gen_tiles[0].i_tile.i_tile/gen_cores[3].gen_mempool_cc.riscv_core.i_snitch/_05522_ (net)
                  0.04    0.00    4.23 ^ gen_tiles[0].i_tile.i_tile/gen_cores[3].gen_mempool_cc.riscv_core.i_snitch/_18171_/B1 (OAI21_X4)
     1    8.99    0.02    0.02    4.25 v gen_tiles[0].i_tile.i_tile/gen_cores[3].gen_mempool_cc.riscv_core.i_snitch/_18171_/ZN (OAI21_X4)
                                         gen_tiles[0].i_tile.i_tile/gen_cores[3].gen_mempool_cc.riscv_core.i_snitch/_02051_ (net)
                  0.02    0.00    4.25 v gen_tiles[0].i_tile.i_tile/gen_cores[3].gen_mempool_cc.riscv_core.i_snitch/_18172_/A (AOI21_X4)
     2   10.01    0.03    0.05    4.30 ^ gen_tiles[0].i_tile.i_tile/gen_cores[3].gen_mempool_cc.riscv_core.i_snitch/_18172_/ZN (AOI21_X4)
                                         gen_tiles[0].i_tile.i_tile/gen_core_mux[3].gen_tcdm_shim.i_tcdm_shim.data_qvalid_i (net)
                  0.03    0.00    4.30 ^ gen_tiles[0].i_tile.i_tile/_23545_/A1 (NAND2_X4)
     2    6.80    0.01    0.02    4.32 v gen_tiles[0].i_tile.i_tile/_23545_/ZN (NAND2_X4)
                                         gen_tiles[0].i_tile.i_tile/_05330_ (net)
                  0.01    0.00    4.32 v gen_tiles[0].i_tile.i_tile/_40599_/A1 (NOR3_X4)
     1    7.13    0.03    0.04    4.35 ^ gen_tiles[0].i_tile.i_tile/_40599_/ZN (NOR3_X4)
                                         gen_tiles[0].i_tile.i_tile/gen_core_mux[3].gen_tcdm_shim.i_tcdm_shim.i_snitch_addr_demux.i_req_demux.oup_valid_o[1] (net)
                  0.03    0.00    4.35 ^ place98482/A (BUF_X8)
     4   30.09    0.01    0.03    4.38 ^ place98482/Z (BUF_X8)
                                         net98482 (net)
                  0.02    0.01    4.39 ^ rebuffer26/A (BUF_X8)
     1    6.78    0.01    0.02    4.42 ^ rebuffer26/Z (BUF_X8)
                                         net6581 (net)
                  0.01    0.00    4.42 ^ rebuffer24/A (BUF_X8)
     1   15.24    0.01    0.02    4.44 ^ rebuffer24/Z (BUF_X8)
                                         net6579 (net)
                  0.01    0.00    4.44 ^ place98483/A (BUF_X16)
     3   17.12    0.01    0.02    4.46 ^ place98483/Z (BUF_X16)
                                         net98483 (net)
                  0.01    0.00    4.46 ^ gen_tiles[0].i_tile.i_tile/i_local_req_interco/_12114_/A2 (NAND2_X4)
     4    8.51    0.01    0.01    4.47 v gen_tiles[0].i_tile.i_tile/i_local_req_interco/_12114_/ZN (NAND2_X4)
                                         gen_tiles[0].i_tile.i_tile/i_local_req_interco/_04664_ (net)
                  0.01    0.00    4.47 v place98115/A (BUF_X4)
     2    3.70    0.00    0.02    4.50 v place98115/Z (BUF_X4)
                                         net98115 (net)
                  0.00    0.00    4.50 v gen_tiles[0].i_tile.i_tile/i_local_req_interco/_12332_/B2 (OAI33_X1)
     1    2.05    0.06    0.08    4.58 ^ gen_tiles[0].i_tile.i_tile/i_local_req_interco/_12332_/ZN (OAI33_X1)
                                         gen_tiles[0].i_tile.i_tile/i_local_req_interco/_04847_ (net)
                  0.06    0.00    4.58 ^ gen_tiles[0].i_tile.i_tile/i_local_req_interco/_12333_/B2 (OAI21_X1)
     2    3.51    0.02    0.03    4.61 v gen_tiles[0].i_tile.i_tile/i_local_req_interco/_12333_/ZN (OAI21_X1)
                                         gen_tiles[0].i_tile.i_tile/i_local_req_interco/_04848_ (net)
                  0.02    0.00    4.61 v rebuffer42/A (BUF_X2)
     1    5.71    0.01    0.03    4.64 v rebuffer42/Z (BUF_X2)
                                         net6597 (net)
                  0.01    0.00    4.64 v gen_tiles[0].i_tile.i_tile/i_local_req_interco/_16533_/A1 (NOR2_X4)
     2    8.88    0.02    0.02    4.67 ^ gen_tiles[0].i_tile.i_tile/i_local_req_interco/_16533_/ZN (NOR2_X4)
                                         gen_tiles[0].i_tile.i_tile/i_local_req_interco/_08731_ (net)
                  0.02    0.00    4.67 ^ gen_tiles[0].i_tile.i_tile/i_local_req_interco/_16546_/A1 (NOR3_X4)
     3    6.33    0.02    0.01    4.68 v gen_tiles[0].i_tile.i_tile/i_local_req_interco/_16546_/ZN (NOR3_X4)
                                         gen_tiles[0].i_tile.i_tile/i_local_req_interco/_08744_ (net)
                  0.02    0.00    4.68 v gen_tiles[0].i_tile.i_tile/i_local_req_interco/_24330_/A3 (OR3_X4)
     1    1.85    0.01    0.07    4.75 v gen_tiles[0].i_tile.i_tile/i_local_req_interco/_24330_/ZN (OR3_X4)
                                         gen_tiles[0].i_tile.i_tile/i_local_req_interco/_04215_ (net)
                  0.01    0.00    4.75 v gen_tiles[0].i_tile.i_tile/i_local_req_interco/_24331_/B3 (OAI33_X1)
     1    2.62    0.06    0.09    4.84 ^ gen_tiles[0].i_tile.i_tile/i_local_req_interco/_24331_/ZN (OAI33_X1)
                                         gen_tiles[0].i_tile.i_tile/i_local_req_interco/_04216_ (net)
                  0.06    0.00    4.84 ^ place96492/A (BUF_X2)
     1    8.12    0.01    0.04    4.88 ^ place96492/Z (BUF_X2)
                                         net96492 (net)
                  0.01    0.00    4.88 ^ gen_tiles[0].i_tile.i_tile/i_local_req_interco/_24332_/A1 (NOR4_X4)
     1   12.30    0.02    0.01    4.89 v gen_tiles[0].i_tile.i_tile/i_local_req_interco/_24332_/ZN (NOR4_X4)
                                         gen_tiles[0].i_tile.i_tile/i_local_req_interco/_04217_ (net)
                  0.02    0.00    4.89 v gen_tiles[0].i_tile.i_tile/i_local_req_interco/_24361_/A2 (OAI22_X4)
     1   26.02    0.05    0.06    4.95 ^ gen_tiles[0].i_tile.i_tile/i_local_req_interco/_24361_/ZN (OAI22_X4)
                                         gen_tiles[0].i_tile.i_tile/i_local_req_interco/gen_inps[2].i_stream_demux.inp_ready_o (net)
                  0.05    0.01    4.96 ^ gen_tiles[0].i_tile.i_tile/_40368_/C1 (AOI221_X2)
     1    2.02    0.02    0.02    4.98 v gen_tiles[0].i_tile.i_tile/_40368_/ZN (AOI221_X2)
                                         gen_tiles[0].i_tile.i_tile/_16407_ (net)
                  0.02    0.00    4.98 v gen_tiles[0].i_tile.i_tile/_40370_/A1 (OAI33_X1)
     1    9.29    0.11    0.10    5.09 ^ gen_tiles[0].i_tile.i_tile/_40370_/ZN (OAI33_X1)
                                         gen_tiles[0].i_tile.i_tile/gen_core_mux[2].gen_tcdm_shim.i_tcdm_shim.data_qready_o (net)
                  0.11    0.00    5.09 ^ gen_tiles[0].i_tile.i_tile/gen_cores[2].gen_mempool_cc.riscv_core.i_snitch/_14252_/A2 (NAND2_X1)
     2    7.16    0.03    0.04    5.13 v gen_tiles[0].i_tile.i_tile/gen_cores[2].gen_mempool_cc.riscv_core.i_snitch/_14252_/ZN (NAND2_X1)
                                         gen_tiles[0].i_tile.i_tile/gen_cores[2].gen_mempool_cc.riscv_core.i_snitch/_06382_ (net)
                  0.03    0.00    5.13 v gen_tiles[0].i_tile.i_tile/gen_cores[2].gen_mempool_cc.riscv_core.i_snitch/_18502_/A2 (NAND2_X2)
     1    7.16    0.02    0.03    5.16 ^ gen_tiles[0].i_tile.i_tile/gen_cores[2].gen_mempool_cc.riscv_core.i_snitch/_18502_/ZN (NAND2_X2)
                                         gen_tiles[0].i_tile.i_tile/gen_cores[2].gen_mempool_cc.riscv_core.i_snitch/_02127_ (net)
                  0.02    0.00    5.16 ^ gen_tiles[0].i_tile.i_tile/gen_cores[2].gen_mempool_cc.riscv_core.i_snitch/_18503_/A1 (NAND2_X4)
     2    4.58    0.01    0.01    5.18 v gen_tiles[0].i_tile.i_tile/gen_cores[2].gen_mempool_cc.riscv_core.i_snitch/_18503_/ZN (NAND2_X4)
                                         gen_tiles[0].i_tile.i_tile/gen_cores[2].gen_mempool_cc.riscv_core.i_snitch/_02128_ (net)
                  0.01    0.00    5.18 v gen_tiles[0].i_tile.i_tile/gen_cores[2].gen_mempool_cc.riscv_core.i_snitch/_18766_/A1 (OR3_X4)
     1    5.39    0.01    0.06    5.23 v gen_tiles[0].i_tile.i_tile/gen_cores[2].gen_mempool_cc.riscv_core.i_snitch/_18766_/ZN (OR3_X4)
                                         gen_tiles[0].i_tile.i_tile/gen_cores[2].gen_mempool_cc.riscv_core.i_snitch/_02307_ (net)
                  0.01    0.00    5.23 v gen_tiles[0].i_tile.i_tile/gen_cores[2].gen_mempool_cc.riscv_core.i_snitch/_18767_/A1 (NOR3_X4)
     1    9.37    0.03    0.04    5.27 ^ gen_tiles[0].i_tile.i_tile/gen_cores[2].gen_mempool_cc.riscv_core.i_snitch/_18767_/ZN (NOR3_X4)
                                         gen_tiles[0].i_tile.i_tile/gen_cores[2].gen_mempool_cc.riscv_core.i_snitch/_02308_ (net)
                  0.03    0.00    5.27 ^ place95842/A (BUF_X8)
     4   52.48    0.01    0.03    5.31 ^ place95842/Z (BUF_X8)
                                         net95842 (net)
                  0.02    0.01    5.32 ^ place95845/A (BUF_X16)
     8   39.46    0.01    0.03    5.35 ^ place95845/Z (BUF_X16)
                                         net95845 (net)
                  0.01    0.00    5.35 ^ gen_tiles[0].i_tile.i_tile/gen_cores[2].gen_mempool_cc.riscv_core.i_snitch/_18839_/A3 (NAND3_X4)
     1    6.20    0.02    0.02    5.37 v gen_tiles[0].i_tile.i_tile/gen_cores[2].gen_mempool_cc.riscv_core.i_snitch/_18839_/ZN (NAND3_X4)
                                         gen_tiles[0].i_tile.i_tile/gen_cores[2].gen_mempool_cc.riscv_core.i_snitch/_02364_ (net)
                  0.02    0.00    5.37 v gen_tiles[0].i_tile.i_tile/gen_cores[2].gen_mempool_cc.riscv_core.i_snitch/_18840_/B1 (AOI22_X4)
     1    1.87    0.02    0.04    5.41 ^ gen_tiles[0].i_tile.i_tile/gen_cores[2].gen_mempool_cc.riscv_core.i_snitch/_18840_/ZN (AOI22_X4)
                                         gen_tiles[0].i_tile.i_tile/gen_cores[2].gen_mempool_cc.riscv_core.i_snitch/sb_d[25] (net)
                  0.02    0.00    5.41 ^ gen_tiles[0].i_tile.i_tile/gen_cores[2].gen_mempool_cc.riscv_core.i_snitch/sb_q[25]$_DFF_PP0_/D (DFFR_X1)
                                  5.41   data arrival time

                          3.00    3.00   clock clk_i (rise edge)
                          0.00    3.00   clock source latency
     1   71.41    0.00    0.00    3.00 ^ clk_i (in)
                                         clk_i (net)
                  0.03    0.02    3.02 ^ wire1/A (BUF_X16)
     2   70.87    0.01    0.03    3.05 ^ wire1/Z (BUF_X16)
                                         net6556 (net)
                  0.03    0.02    3.07 ^ clkbuf_regs_0_clk_i/A (CLKBUF_X3)
     1    1.62    0.01    0.03    3.11 ^ clkbuf_regs_0_clk_i/Z (CLKBUF_X3)
                                         clk_i_regs (net)
                  0.01    0.00    3.11 ^ clkbuf_0_clk_i_regs/A (CLKBUF_X3)
     2   38.23    0.03    0.06    3.16 ^ clkbuf_0_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_0_clk_i_regs (net)
                  0.03    0.00    3.17 ^ clkbuf_1_1_0_clk_i_regs/A (CLKBUF_X3)
     2   39.39    0.03    0.07    3.23 ^ clkbuf_1_1_0_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_1_1_0_clk_i_regs (net)
                  0.03    0.01    3.24 ^ clkbuf_2_2_0_clk_i_regs/A (CLKBUF_X3)
     2   23.59    0.02    0.05    3.29 ^ clkbuf_2_2_0_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_2_2_0_clk_i_regs (net)
                  0.02    0.00    3.30 ^ clkbuf_3_4_0_clk_i_regs/A (CLKBUF_X3)
     2   35.97    0.03    0.06    3.36 ^ clkbuf_3_4_0_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_3_4_0_clk_i_regs (net)
                  0.03    0.00    3.36 ^ clkbuf_4_9_0_clk_i_regs/A (CLKBUF_X3)
     8   52.59    0.04    0.08    3.44 ^ clkbuf_4_9_0_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_4_9_0_clk_i_regs (net)
                  0.04    0.00    3.44 ^ clkbuf_7_77_0_clk_i_regs/A (CLKBUF_X3)
     2    9.79    0.01    0.05    3.49 ^ clkbuf_7_77_0_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_7_77_0_clk_i_regs (net)
                  0.01    0.00    3.49 ^ clkbuf_8_155__f_clk_i_regs/A (CLKBUF_X3)
     9   22.58    0.02    0.05    3.53 ^ clkbuf_8_155__f_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_8_155__leaf_clk_i_regs (net)
                  0.02    0.00    3.54 ^ gen_tiles[0].i_tile.i_tile/gen_cores[2].gen_mempool_cc.riscv_core.i_snitch/sb_q[25]$_DFF_PP0_/CK (DFFR_X1)
                         -0.06    3.48   clock uncertainty
                          0.00    3.48   clock reconvergence pessimism
                         -0.03    3.44   library setup time
                                  3.44   data required time
-----------------------------------------------------------------------------
                                  3.44   data required time
                                 -5.41   data arrival time
-----------------------------------------------------------------------------
                                 -1.97   slack (VIOLATED)


Startpoint: tcdm_slave_bypass_resp_ready_i (input port clocked by vclk_i)
Endpoint: tcdm_master_bypass_resp_ready_o (output port clocked by vclk_i)
Path Group: vclk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock vclk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.55    2.55 v input external delay
     1   15.62    0.00    0.00    2.55 v tcdm_slave_bypass_resp_ready_i (in)
                                         tcdm_slave_bypass_resp_ready_i (net)
                  0.00    0.00    2.55 v _461_/A (BUF_X4)
     1    5.83    0.01    0.02    2.58 v _461_/Z (BUF_X4)
                                         net741 (net)
                  0.01    0.00    2.58 v output741/A (BUF_X8)
     1   12.38    0.01    0.02    2.60 v output741/Z (BUF_X8)
                                         tcdm_master_bypass_resp_ready_o (net)
                  0.01    0.00    2.60 v tcdm_master_bypass_resp_ready_o (out)
                                  2.60   data arrival time

                          3.00    3.00   clock vclk_i (rise edge)
                          0.00    3.00   clock network delay (propagated)
                         -0.06    2.94   clock uncertainty
                          0.00    2.94   clock reconvergence pessimism
                         -2.55    0.39   output external delay
                                  0.39   data required time
-----------------------------------------------------------------------------
                                  0.39   data required time
                                 -2.60   data arrival time
-----------------------------------------------------------------------------
                                 -2.21   slack (VIOLATED)



==========================================================================
cts final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by vclk_i)
Endpoint: gen_tiles[0].i_tile.i_tile/gen_tcdm_registers[3].i_tcdm_slave_req_register.i_fifo.i_fifo_v3.mem_q[43]$_DFFE_PN0P_
          (recovery check against rising-edge clock clk_i)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock vclk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.90    0.90 ^ input external delay
     1   43.78    0.00    0.00    0.90 ^ rst_ni (in)
                                         rst_ni (net)
                  0.03    0.03    0.93 ^ wire95775/A (BUF_X8)
    10   51.13    0.01    0.03    0.96 ^ wire95775/Z (BUF_X8)
                                         net95775 (net)
                  0.03    0.02    0.98 ^ place117462/A (BUF_X2)
     3   24.33    0.03    0.05    1.03 ^ place117462/Z (BUF_X2)
                                         net117462 (net)
                  0.03    0.01    1.03 ^ place117686/A (BUF_X4)
     5   37.67    0.02    0.04    1.07 ^ place117686/Z (BUF_X4)
                                         net117686 (net)
                  0.02    0.01    1.08 ^ place117689/A (BUF_X2)
     3   21.18    0.03    0.05    1.13 ^ place117689/Z (BUF_X2)
                                         net117689 (net)
                  0.03    0.01    1.13 ^ place117718/A (BUF_X2)
    11   32.43    0.04    0.06    1.19 ^ place117718/Z (BUF_X2)
                                         net117718 (net)
                  0.04    0.01    1.20 ^ place117721/A (BUF_X2)
    11   30.58    0.04    0.06    1.26 ^ place117721/Z (BUF_X2)
                                         net117721 (net)
                  0.04    0.00    1.26 ^ place117728/A (BUF_X2)
    12   35.57    0.04    0.06    1.32 ^ place117728/Z (BUF_X2)
                                         net117728 (net)
                  0.04    0.01    1.33 ^ place117730/A (BUF_X2)
    12   26.70    0.03    0.06    1.39 ^ place117730/Z (BUF_X2)
                                         net117730 (net)
                  0.03    0.00    1.39 ^ place117733/A (BUF_X2)
    14   34.33    0.04    0.06    1.45 ^ place117733/Z (BUF_X2)
                                         net117733 (net)
                  0.04    0.00    1.45 ^ place117734/A (BUF_X2)
    15   40.95    0.05    0.07    1.52 ^ place117734/Z (BUF_X2)
                                         net117734 (net)
                  0.05    0.00    1.53 ^ place117735/A (BUF_X2)
    14   35.35    0.04    0.07    1.59 ^ place117735/Z (BUF_X2)
                                         net117735 (net)
                  0.04    0.00    1.60 ^ gen_tiles[0].i_tile.i_tile/gen_tcdm_registers[3].i_tcdm_slave_req_register.i_fifo.i_fifo_v3.mem_q[43]$_DFFE_PN0P_/RN (DFFR_X1)
                                  1.60   data arrival time

                          3.00    3.00   clock clk_i (rise edge)
                          0.00    3.00   clock source latency
     1   71.41    0.00    0.00    3.00 ^ clk_i (in)
                                         clk_i (net)
                  0.03    0.02    3.02 ^ wire1/A (BUF_X16)
     2   70.87    0.01    0.03    3.05 ^ wire1/Z (BUF_X16)
                                         net6556 (net)
                  0.03    0.02    3.07 ^ clkbuf_regs_0_clk_i/A (CLKBUF_X3)
     1    1.62    0.01    0.03    3.11 ^ clkbuf_regs_0_clk_i/Z (CLKBUF_X3)
                                         clk_i_regs (net)
                  0.01    0.00    3.11 ^ clkbuf_0_clk_i_regs/A (CLKBUF_X3)
     2   38.23    0.03    0.06    3.16 ^ clkbuf_0_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_0_clk_i_regs (net)
                  0.03    0.00    3.17 ^ clkbuf_1_1_0_clk_i_regs/A (CLKBUF_X3)
     2   39.39    0.03    0.07    3.23 ^ clkbuf_1_1_0_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_1_1_0_clk_i_regs (net)
                  0.03    0.01    3.24 ^ clkbuf_2_3_0_clk_i_regs/A (CLKBUF_X3)
     2   23.59    0.02    0.05    3.29 ^ clkbuf_2_3_0_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_2_3_0_clk_i_regs (net)
                  0.02    0.00    3.30 ^ clkbuf_3_6_0_clk_i_regs/A (CLKBUF_X3)
     2   34.29    0.03    0.06    3.35 ^ clkbuf_3_6_0_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_3_6_0_clk_i_regs (net)
                  0.03    0.00    3.36 ^ clkbuf_4_12_0_clk_i_regs/A (CLKBUF_X3)
     8   47.53    0.04    0.07    3.43 ^ clkbuf_4_12_0_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_4_12_0_clk_i_regs (net)
                  0.04    0.00    3.43 ^ clkbuf_7_103_0_clk_i_regs/A (CLKBUF_X3)
     2    9.99    0.01    0.05    3.48 ^ clkbuf_7_103_0_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_7_103_0_clk_i_regs (net)
                  0.01    0.00    3.48 ^ clkbuf_8_207__f_clk_i_regs/A (CLKBUF_X3)
    10   27.28    0.02    0.05    3.53 ^ clkbuf_8_207__f_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_8_207__leaf_clk_i_regs (net)
                  0.02    0.00    3.53 ^ gen_tiles[0].i_tile.i_tile/gen_tcdm_registers[3].i_tcdm_slave_req_register.i_fifo.i_fifo_v3.mem_q[43]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.06    3.47   clock uncertainty
                          0.00    3.47   clock reconvergence pessimism
                          0.06    3.53   library recovery time
                                  3.53   data required time
-----------------------------------------------------------------------------
                                  3.53   data required time
                                 -1.60   data arrival time
-----------------------------------------------------------------------------
                                  1.93   slack (MET)


Startpoint: gen_tiles[0].i_tile.i_tile/gen_caches[0].i_snitch_icache/gen_prefetcher[3].i_snitch_icache_l0/gen_array[0].gen_latch.i_clk_gate.clk_en$_DLATCH_P_
            (positive level-sensitive latch clocked by clk_i)
Endpoint: gen_tiles[0].i_tile.i_tile/gen_caches[0].i_snitch_icache/gen_prefetcher[3].i_snitch_icache_l0/_8510_
          (falling clock gating-check end-point clocked by clk_i)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock source latency
     1   71.41    0.00    0.00    0.00 ^ clk_i (in)
                                         clk_i (net)
                  0.03    0.02    0.02 ^ wire1/A (BUF_X16)
     2   70.87    0.01    0.03    0.05 ^ wire1/Z (BUF_X16)
                                         net6556 (net)
                  0.03    0.02    0.07 ^ clkbuf_regs_0_clk_i/A (CLKBUF_X3)
     1    1.62    0.01    0.03    0.11 ^ clkbuf_regs_0_clk_i/Z (CLKBUF_X3)
                                         clk_i_regs (net)
                  0.01    0.00    0.11 ^ clkbuf_0_clk_i_regs/A (CLKBUF_X3)
     2   38.23    0.03    0.06    0.16 ^ clkbuf_0_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_0_clk_i_regs (net)
                  0.03    0.00    0.17 ^ clkbuf_1_0_0_clk_i_regs/A (CLKBUF_X3)
     2   39.47    0.03    0.07    0.23 ^ clkbuf_1_0_0_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_1_0_0_clk_i_regs (net)
                  0.03    0.01    0.24 ^ clkbuf_2_1_0_clk_i_regs/A (CLKBUF_X3)
     2   23.45    0.02    0.05    0.29 ^ clkbuf_2_1_0_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_2_1_0_clk_i_regs (net)
                  0.02    0.00    0.30 ^ clkbuf_3_3_0_clk_i_regs/A (CLKBUF_X3)
     2   34.74    0.03    0.06    0.35 ^ clkbuf_3_3_0_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_3_3_0_clk_i_regs (net)
                  0.03    0.00    0.36 ^ clkbuf_4_6_0_clk_i_regs/A (CLKBUF_X3)
     8   49.35    0.04    0.07    0.43 ^ clkbuf_4_6_0_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_4_6_0_clk_i_regs (net)
                  0.04    0.00    0.43 ^ clkbuf_7_48_0_clk_i_regs/A (CLKBUF_X3)
     2    8.60    0.01    0.05    0.48 ^ clkbuf_7_48_0_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_7_48_0_clk_i_regs (net)
                  0.01    0.00    0.48 ^ clkbuf_8_96__f_clk_i_regs/A (CLKBUF_X3)
     7   18.74    0.02    0.04    0.52 ^ clkbuf_8_96__f_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_8_96__leaf_clk_i_regs (net)
                  0.02    0.00    0.52 ^ clkbuf_leaf_2180_clk_i_regs/A (CLKBUF_X3)
     7    9.06    0.01    0.04    0.56 ^ clkbuf_leaf_2180_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_leaf_2180_clk_i_regs (net)
                  0.01    0.00    0.56 ^ gen_tiles[0].i_tile.i_tile/gen_caches[0].i_snitch_icache/gen_prefetcher[3].i_snitch_icache_l0/gen_array[0].gen_latch.i_clk_gate.clk_en$_DLATCH_P_/G (DLH_X1)
                          1.01    1.57   time given to startpoint
                  0.01    0.00    1.57 ^ gen_tiles[0].i_tile.i_tile/gen_caches[0].i_snitch_icache/gen_prefetcher[3].i_snitch_icache_l0/gen_array[0].gen_latch.i_clk_gate.clk_en$_DLATCH_P_/D (DLH_X1)
     1    1.85    0.01    0.04    1.61 ^ gen_tiles[0].i_tile.i_tile/gen_caches[0].i_snitch_icache/gen_prefetcher[3].i_snitch_icache_l0/gen_array[0].gen_latch.i_clk_gate.clk_en$_DLATCH_P_/Q (DLH_X1)
                                         gen_tiles[0].i_tile.i_tile/gen_caches[0].i_snitch_icache/gen_prefetcher[3].i_snitch_icache_l0/gen_array[0].gen_latch.i_clk_gate.clk_en (net)
                  0.01    0.00    1.61 ^ gen_tiles[0].i_tile.i_tile/gen_caches[0].i_snitch_icache/gen_prefetcher[3].i_snitch_icache_l0/_8509_/A (INV_X1)
     1    1.55    0.00    0.01    1.61 v gen_tiles[0].i_tile.i_tile/gen_caches[0].i_snitch_icache/gen_prefetcher[3].i_snitch_icache_l0/_8509_/ZN (INV_X1)
                                         gen_tiles[0].i_tile.i_tile/gen_caches[0].i_snitch_icache/gen_prefetcher[3].i_snitch_icache_l0/_3933_ (net)
                  0.00    0.00    1.61 v gen_tiles[0].i_tile.i_tile/gen_caches[0].i_snitch_icache/gen_prefetcher[3].i_snitch_icache_l0/_8510_/A1 (NOR2_X1)
                                  1.61   data arrival time

                          1.50    1.50   clock clk_i (fall edge)
                          0.00    1.50   clock source latency
     1   70.00    0.00    0.00    1.50 v clk_i (in)
                                         clk_i (net)
                  0.03    0.02    1.52 v wire1/A (BUF_X16)
     2   70.53    0.01    0.03    1.56 v wire1/Z (BUF_X16)
                                         net6556 (net)
                  0.02    0.02    1.57 v clkbuf_0_clk_i/A (CLKBUF_X3)
     1    1.63    0.01    0.03    1.61 v clkbuf_0_clk_i/Z (CLKBUF_X3)
                                         delaynet_0_clk_i (net)
                  0.01    0.00    1.61 v delaybuf_0_clk_i/A (CLKBUF_X3)
     1    1.50    0.01    0.03    1.63 v delaybuf_0_clk_i/Z (CLKBUF_X3)
                                         delaynet_1_clk_i (net)
                  0.01    0.00    1.63 v delaybuf_1_clk_i/A (CLKBUF_X3)
     1    1.30    0.01    0.03    1.66 v delaybuf_1_clk_i/Z (CLKBUF_X3)
                                         delaynet_2_clk_i (net)
                  0.01    0.00    1.66 v delaybuf_2_clk_i/A (CLKBUF_X3)
     2   20.96    0.02    0.05    1.70 v delaybuf_2_clk_i/Z (CLKBUF_X3)
                                         clknet_0_clk_i (net)
                  0.02    0.00    1.71 v clkbuf_1_1__f_clk_i/A (CLKBUF_X3)
     3   49.15    0.04    0.08    1.78 v clkbuf_1_1__f_clk_i/Z (CLKBUF_X3)
                                         clknet_1_1__leaf_clk_i (net)
                  0.04    0.01    1.79 v clkbuf_leaf_2_clk_i/A (CLKBUF_X3)
     4    7.38    0.01    0.05    1.83 v clkbuf_leaf_2_clk_i/Z (CLKBUF_X3)
                                         clknet_leaf_2_clk_i (net)
                  0.01    0.00    1.83 v gen_tiles[0].i_tile.i_tile/gen_caches[0].i_snitch_icache/gen_prefetcher[3].i_snitch_icache_l0/_8510_/A2 (NOR2_X1)
                         -0.06    1.77   clock uncertainty
                          0.00    1.77   clock reconvergence pessimism
                          0.00    1.77   clock gating setup time
                                  1.77   data required time
-----------------------------------------------------------------------------
                                  1.77   data required time
                                 -1.61   data arrival time
-----------------------------------------------------------------------------
                                  0.16   slack (MET)


Startpoint: gen_tiles[0].i_tile.i_tile/gen_caches[0].i_snitch_icache/gen_prefetcher[3].i_snitch_icache_l0/data[148]$_DLATCH_P_
            (positive level-sensitive latch clocked by clk_i')
Endpoint: gen_tiles[0].i_tile.i_tile/gen_cores[2].gen_mempool_cc.riscv_core.i_snitch/sb_q[25]$_DFF_PP0_
          (rising edge-triggered flip-flop clocked by clk_i)
Path Group: clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          1.50    1.50   clock clk_i' (rise edge)
                          0.00    1.50   clock source latency
     1   70.00    0.00    0.00    1.50 v clk_i (in)
                                         clk_i (net)
                  0.03    0.02    1.52 v wire1/A (BUF_X16)
     2   70.53    0.01    0.03    1.56 v wire1/Z (BUF_X16)
                                         net6556 (net)
                  0.02    0.02    1.57 v clkbuf_0_clk_i/A (CLKBUF_X3)
     1    1.63    0.01    0.03    1.61 v clkbuf_0_clk_i/Z (CLKBUF_X3)
                                         delaynet_0_clk_i (net)
                  0.01    0.00    1.61 v delaybuf_0_clk_i/A (CLKBUF_X3)
     1    1.50    0.01    0.03    1.63 v delaybuf_0_clk_i/Z (CLKBUF_X3)
                                         delaynet_1_clk_i (net)
                  0.01    0.00    1.63 v delaybuf_1_clk_i/A (CLKBUF_X3)
     1    1.30    0.01    0.03    1.66 v delaybuf_1_clk_i/Z (CLKBUF_X3)
                                         delaynet_2_clk_i (net)
                  0.01    0.00    1.66 v delaybuf_2_clk_i/A (CLKBUF_X3)
     2   20.96    0.02    0.05    1.70 v delaybuf_2_clk_i/Z (CLKBUF_X3)
                                         clknet_0_clk_i (net)
                  0.02    0.00    1.71 v clkbuf_1_1__f_clk_i/A (CLKBUF_X3)
     3   49.15    0.04    0.08    1.78 v clkbuf_1_1__f_clk_i/Z (CLKBUF_X3)
                                         clknet_1_1__leaf_clk_i (net)
                  0.04    0.01    1.79 v clkbuf_leaf_2_clk_i/A (CLKBUF_X3)
     4    7.38    0.01    0.05    1.83 v clkbuf_leaf_2_clk_i/Z (CLKBUF_X3)
                                         clknet_leaf_2_clk_i (net)
                  0.01    0.00    1.83 v gen_tiles[0].i_tile.i_tile/gen_caches[0].i_snitch_icache/gen_prefetcher[3].i_snitch_icache_l0/_8510_/A2 (NOR2_X1)
     1   29.84    0.14    0.17    2.00 ^ gen_tiles[0].i_tile.i_tile/gen_caches[0].i_snitch_icache/gen_prefetcher[3].i_snitch_icache_l0/_8510_/ZN (NOR2_X1)
                                         gen_tiles[0].i_tile.i_tile/gen_caches[0].i_snitch_icache/gen_prefetcher[3].i_snitch_icache_l0/gen_array[0].gen_latch.clk_vld (net)
                  0.14    0.01    2.01 ^ clkbuf_0_gen_tiles[0].i_tile.i_tile/gen_caches[0].i_snitch_icache/gen_prefetcher[3].i_snitch_icache_l0/gen_array[0].gen_latch.clk_vld/A (CLKBUF_X3)
     8   55.79    0.04    0.10    2.11 ^ clkbuf_0_gen_tiles[0].i_tile.i_tile/gen_caches[0].i_snitch_icache/gen_prefetcher[3].i_snitch_icache_l0/gen_array[0].gen_latch.clk_vld/Z (CLKBUF_X3)
                                         clknet_0_gen_tiles[0].i_tile.i_tile/gen_caches[0].i_snitch_icache/gen_prefetcher[3].i_snitch_icache_l0/gen_array[0].gen_latch.clk_vld (net)
                  0.04    0.00    2.12 ^ clkbuf_3_4_0_gen_tiles[0].i_tile.i_tile/gen_caches[0].i_snitch_icache/gen_prefetcher[3].i_snitch_icache_l0/gen_array[0].gen_latch.clk_vld/A (CLKBUF_X3)
     6   22.31    0.02    0.06    2.18 ^ clkbuf_3_4_0_gen_tiles[0].i_tile.i_tile/gen_caches[0].i_snitch_icache/gen_prefetcher[3].i_snitch_icache_l0/gen_array[0].gen_latch.clk_vld/Z (CLKBUF_X3)
                                         clknet_3_4_0_gen_tiles[0].i_tile.i_tile/gen_caches[0].i_snitch_icache/gen_prefetcher[3].i_snitch_icache_l0/gen_array[0].gen_latch.clk_vld (net)
                  0.02    0.00    2.18 ^ clkbuf_leaf_20_gen_tiles[0].i_tile.i_tile/gen_caches[0].i_snitch_icache/gen_prefetcher[3].i_snitch_icache_l0/gen_array[0].gen_latch.clk_vld/A (CLKBUF_X3)
     6    8.18    0.01    0.04    2.21 ^ clkbuf_leaf_20_gen_tiles[0].i_tile.i_tile/gen_caches[0].i_snitch_icache/gen_prefetcher[3].i_snitch_icache_l0/gen_array[0].gen_latch.clk_vld/Z (CLKBUF_X3)
                                         clknet_leaf_20_gen_tiles[0].i_tile.i_tile/gen_caches[0].i_snitch_icache/gen_prefetcher[3].i_snitch_icache_l0/gen_array[0].gen_latch.clk_vld (net)
                  0.01    0.00    2.21 ^ gen_tiles[0].i_tile.i_tile/gen_caches[0].i_snitch_icache/gen_prefetcher[3].i_snitch_icache_l0/data[148]$_DLATCH_P_/G (DLH_X1)
     1    3.35    0.01    0.06    2.28 v gen_tiles[0].i_tile.i_tile/gen_caches[0].i_snitch_icache/gen_prefetcher[3].i_snitch_icache_l0/data[148]$_DLATCH_P_/Q (DLH_X1)
                                         gen_tiles[0].i_tile.i_tile/gen_caches[0].i_snitch_icache/gen_prefetcher[3].i_snitch_icache_l0/data[148] (net)
                  0.01    0.00    2.28 v gen_tiles[0].i_tile.i_tile/gen_caches[0].i_snitch_icache/gen_prefetcher[3].i_snitch_icache_l0/_7440_/B2 (AOI22_X2)
     1    3.47    0.02    0.05    2.33 ^ gen_tiles[0].i_tile.i_tile/gen_caches[0].i_snitch_icache/gen_prefetcher[3].i_snitch_icache_l0/_7440_/ZN (AOI22_X2)
                                         gen_tiles[0].i_tile.i_tile/gen_caches[0].i_snitch_icache/gen_prefetcher[3].i_snitch_icache_l0/_3019_ (net)
                  0.02    0.00    2.33 ^ gen_tiles[0].i_tile.i_tile/gen_caches[0].i_snitch_icache/gen_prefetcher[3].i_snitch_icache_l0/_7441_/A (INV_X2)
     1    3.53    0.01    0.01    2.34 v gen_tiles[0].i_tile.i_tile/gen_caches[0].i_snitch_icache/gen_prefetcher[3].i_snitch_icache_l0/_7441_/ZN (INV_X2)
                                         gen_tiles[0].i_tile.i_tile/gen_caches[0].i_snitch_icache/gen_prefetcher[3].i_snitch_icache_l0/_3020_ (net)
                  0.01    0.00    2.34 v gen_tiles[0].i_tile.i_tile/gen_caches[0].i_snitch_icache/gen_prefetcher[3].i_snitch_icache_l0/_7442_/A (AOI221_X2)
     2    2.88    0.04    0.07    2.40 ^ gen_tiles[0].i_tile.i_tile/gen_caches[0].i_snitch_icache/gen_prefetcher[3].i_snitch_icache_l0/_7442_/ZN (AOI221_X2)
                                         gen_tiles[0].i_tile.i_tile/gen_caches[0].i_snitch_icache/gen_prefetcher[3].i_snitch_icache_l0/_3021_ (net)
                  0.04    0.00    2.40 ^ gen_tiles[0].i_tile.i_tile/gen_caches[0].i_snitch_icache/gen_prefetcher[3].i_snitch_icache_l0/_8676_/A (MUX2_X1)
     1    3.61    0.01    0.05    2.45 ^ gen_tiles[0].i_tile.i_tile/gen_caches[0].i_snitch_icache/gen_prefetcher[3].i_snitch_icache_l0/_8676_/Z (MUX2_X1)
                                         gen_tiles[0].i_tile.i_tile/gen_caches[0].i_snitch_icache/gen_prefetcher[3].i_snitch_icache_l0/_4081_ (net)
                  0.01    0.00    2.45 ^ gen_tiles[0].i_tile.i_tile/gen_caches[0].i_snitch_icache/gen_prefetcher[3].i_snitch_icache_l0/_8677_/B1 (OAI21_X2)
     1    1.32    0.02    0.01    2.47 v gen_tiles[0].i_tile.i_tile/gen_caches[0].i_snitch_icache/gen_prefetcher[3].i_snitch_icache_l0/_8677_/ZN (OAI21_X2)
                                         gen_tiles[0].i_tile.i_tile/gen_caches[0].i_snitch_icache/gen_prefetcher[3].i_snitch_icache_l0/_4082_ (net)
                  0.02    0.00    2.47 v gen_tiles[0].i_tile.i_tile/gen_caches[0].i_snitch_icache/gen_prefetcher[3].i_snitch_icache_l0/_8684_/A (MUX2_X1)
     1    1.55    0.01    0.06    2.53 v gen_tiles[0].i_tile.i_tile/gen_caches[0].i_snitch_icache/gen_prefetcher[3].i_snitch_icache_l0/_8684_/Z (MUX2_X1)
                                         gen_tiles[0].i_tile.i_tile/gen_caches[0].i_snitch_icache/in_cache_data[116] (net)
                  0.01    0.00    2.53 v gen_tiles[0].i_tile.i_tile/gen_caches[0].i_snitch_icache/_13366_/B (MUX2_X2)
     1   20.14    0.02    0.07    2.60 v gen_tiles[0].i_tile.i_tile/gen_caches[0].i_snitch_icache/_13366_/Z (MUX2_X2)
                                         gen_tiles[0].i_tile.i_tile/snitch_inst_data[116] (net)
                  0.02    0.01    2.60 v place111241/A (BUF_X16)
     2   60.09    0.01    0.03    2.63 v place111241/Z (BUF_X16)
                                         net111241 (net)
                  0.05    0.04    2.68 v rebuffer27/A (BUF_X32)
     3   68.64    0.01    0.04    2.72 v rebuffer27/Z (BUF_X32)
                                         net6582 (net)
                  0.04    0.03    2.75 v place111244/A (BUF_X32)
     8   45.26    0.01    0.04    2.79 v place111244/Z (BUF_X32)
                                         net111244 (net)
                  0.02    0.02    2.80 v place111263/A (BUF_X16)
     5    9.74    0.00    0.03    2.83 v place111263/Z (BUF_X16)
                                         net111263 (net)
                  0.00    0.00    2.83 v gen_tiles[0].i_tile.i_tile/gen_cores[3].gen_mempool_cc.riscv_core.i_snitch/_10143_/S (MUX2_X1)
     1    1.08    0.01    0.04    2.87 v gen_tiles[0].i_tile.i_tile/gen_cores[3].gen_mempool_cc.riscv_core.i_snitch/_10143_/Z (MUX2_X1)
                                         gen_tiles[0].i_tile.i_tile/gen_cores[3].gen_mempool_cc.riscv_core.i_snitch/_02551_ (net)
                  0.01    0.00    2.87 v gen_tiles[0].i_tile.i_tile/gen_cores[3].gen_mempool_cc.riscv_core.i_snitch/_10144_/B (MUX2_X1)
     1    1.96    0.01    0.06    2.93 v gen_tiles[0].i_tile.i_tile/gen_cores[3].gen_mempool_cc.riscv_core.i_snitch/_10144_/Z (MUX2_X1)
                                         gen_tiles[0].i_tile.i_tile/gen_cores[3].gen_mempool_cc.riscv_core.i_snitch/_02552_ (net)
                  0.01    0.00    2.93 v gen_tiles[0].i_tile.i_tile/gen_cores[3].gen_mempool_cc.riscv_core.i_snitch/_10149_/A (MUX2_X2)
     1    6.51    0.01    0.06    2.99 v gen_tiles[0].i_tile.i_tile/gen_cores[3].gen_mempool_cc.riscv_core.i_snitch/_10149_/Z (MUX2_X2)
                                         gen_tiles[0].i_tile.i_tile/gen_cores[3].gen_mempool_cc.riscv_core.i_snitch/_02557_ (net)
                  0.01    0.00    2.99 v gen_tiles[0].i_tile.i_tile/gen_cores[3].gen_mempool_cc.riscv_core.i_snitch/_10161_/B2 (OAI222_X2)
     1   11.43    0.07    0.07    3.06 ^ gen_tiles[0].i_tile.i_tile/gen_cores[3].gen_mempool_cc.riscv_core.i_snitch/_10161_/ZN (OAI222_X2)
                                         gen_tiles[0].i_tile.i_tile/gen_cores[3].gen_mempool_cc.riscv_core.i_snitch/_02569_ (net)
                  0.07    0.00    3.06 ^ gen_tiles[0].i_tile.i_tile/gen_cores[3].gen_mempool_cc.riscv_core.i_snitch/_10184_/A1 (OR2_X4)
     2   23.43    0.02    0.04    3.10 ^ gen_tiles[0].i_tile.i_tile/gen_cores[3].gen_mempool_cc.riscv_core.i_snitch/_10184_/ZN (OR2_X4)
                                         gen_tiles[0].i_tile.i_tile/gen_cores[3].gen_mempool_cc.riscv_core.i_snitch/_02592_ (net)
                  0.02    0.01    3.11 ^ gen_tiles[0].i_tile.i_tile/gen_cores[3].gen_mempool_cc.riscv_core.i_snitch/_10201_/B1 (OAI21_X4)
     2    7.20    0.02    0.02    3.13 v gen_tiles[0].i_tile.i_tile/gen_cores[3].gen_mempool_cc.riscv_core.i_snitch/_10201_/ZN (OAI21_X4)
                                         gen_tiles[0].i_tile.i_tile/gen_cores[3].gen_mempool_cc.riscv_core.i_snitch/_02608_ (net)
                  0.02    0.00    3.13 v gen_tiles[0].i_tile.i_tile/gen_cores[3].gen_mempool_cc.riscv_core.i_snitch/_10202_/A (INV_X4)
     3    5.92    0.01    0.02    3.14 ^ gen_tiles[0].i_tile.i_tile/gen_cores[3].gen_mempool_cc.riscv_core.i_snitch/_10202_/ZN (INV_X4)
                                         gen_tiles[0].i_tile.i_tile/gen_cores[3].gen_mempool_cc.riscv_core.i_snitch/_02609_ (net)
                  0.01    0.00    3.14 ^ gen_tiles[0].i_tile.i_tile/gen_cores[3].gen_mempool_cc.riscv_core.i_snitch/_18321_/B (HA_X1)
     2    4.64    0.01    0.04    3.18 ^ gen_tiles[0].i_tile.i_tile/gen_cores[3].gen_mempool_cc.riscv_core.i_snitch/_18321_/CO (HA_X1)
                                         gen_tiles[0].i_tile.i_tile/gen_cores[3].gen_mempool_cc.riscv_core.i_snitch/_09413_[0] (net)
                  0.01    0.00    3.18 ^ gen_tiles[0].i_tile.i_tile/gen_cores[3].gen_mempool_cc.riscv_core.i_snitch/_12953_/A (INV_X2)
     1    8.38    0.01    0.01    3.19 v gen_tiles[0].i_tile.i_tile/gen_cores[3].gen_mempool_cc.riscv_core.i_snitch/_12953_/ZN (INV_X2)
                                         gen_tiles[0].i_tile.i_tile/gen_cores[3].gen_mempool_cc.riscv_core.i_snitch/_05206_ (net)
                  0.01    0.00    3.19 v gen_tiles[0].i_tile.i_tile/gen_cores[3].gen_mempool_cc.riscv_core.i_snitch/_12954_/A (AOI221_X2)
     1    1.75    0.04    0.06    3.26 ^ gen_tiles[0].i_tile.i_tile/gen_cores[3].gen_mempool_cc.riscv_core.i_snitch/_12954_/ZN (AOI221_X2)
                                         gen_tiles[0].i_tile.i_tile/gen_cores[3].gen_mempool_cc.riscv_core.i_snitch/_05207_ (net)
                  0.04    0.00    3.26 ^ gen_tiles[0].i_tile.i_tile/gen_cores[3].gen_mempool_cc.riscv_core.i_snitch/_12956_/A (OAI221_X1)
     1    3.47    0.02    0.04    3.30 v gen_tiles[0].i_tile.i_tile/gen_cores[3].gen_mempool_cc.riscv_core.i_snitch/_12956_/ZN (OAI221_X1)
                                         gen_tiles[0].i_tile.i_tile/gen_cores[3].gen_mempool_cc.riscv_core.i_snitch/_05209_ (net)
                  0.02    0.00    3.30 v gen_tiles[0].i_tile.i_tile/gen_cores[3].gen_mempool_cc.riscv_core.i_snitch/_12960_/B (AOI211_X2)
     1    6.15    0.05    0.08    3.38 ^ gen_tiles[0].i_tile.i_tile/gen_cores[3].gen_mempool_cc.riscv_core.i_snitch/_12960_/ZN (AOI211_X2)
                                         gen_tiles[0].i_tile.i_tile/gen_cores[3].gen_mempool_cc.riscv_core.i_snitch/_05213_ (net)
                  0.05    0.00    3.38 ^ gen_tiles[0].i_tile.i_tile/gen_cores[3].gen_mempool_cc.riscv_core.i_snitch/_12966_/A1 (AND4_X4)
     2   13.65    0.02    0.07    3.45 ^ gen_tiles[0].i_tile.i_tile/gen_cores[3].gen_mempool_cc.riscv_core.i_snitch/_12966_/ZN (AND4_X4)
                                         gen_tiles[0].i_tile.i_tile/gen_cores[3].gen_mempool_cc.riscv_core.i_snitch/_05219_ (net)
                  0.02    0.00    3.45 ^ gen_tiles[0].i_tile.i_tile/gen_cores[3].gen_mempool_cc.riscv_core.i_snitch/_13946_/A1 (NOR2_X4)
     1    4.01    0.01    0.01    3.46 v gen_tiles[0].i_tile.i_tile/gen_cores[3].gen_mempool_cc.riscv_core.i_snitch/_13946_/ZN (NOR2_X4)
                                         gen_tiles[0].i_tile.i_tile/gen_cores[3].gen_mempool_cc.riscv_core.i_snitch/_06130_ (net)
                  0.01    0.00    3.46 v gen_tiles[0].i_tile.i_tile/gen_cores[3].gen_mempool_cc.riscv_core.i_snitch/_13947_/A (XNOR2_X2)
     1    3.55    0.01    0.03    3.49 v gen_tiles[0].i_tile.i_tile/gen_cores[3].gen_mempool_cc.riscv_core.i_snitch/_13947_/ZN (XNOR2_X2)
                                         gen_tiles[0].i_tile.i_tile/gen_cores[3].gen_mempool_cc.riscv_core.i_snitch/_09450_[0] (net)
                  0.01    0.00    3.49 v gen_tiles[0].i_tile.i_tile/gen_cores[3].gen_mempool_cc.riscv_core.i_snitch/_18331_/B (HA_X1)
     2    4.17    0.01    0.04    3.53 v gen_tiles[0].i_tile.i_tile/gen_cores[3].gen_mempool_cc.riscv_core.i_snitch/_18331_/CO (HA_X1)
                                         gen_tiles[0].i_tile.i_tile/gen_cores[3].gen_mempool_cc.riscv_core.i_snitch/_09451_[0] (net)
                  0.01    0.00    3.53 v gen_tiles[0].i_tile.i_tile/gen_cores[3].gen_mempool_cc.riscv_core.i_snitch/_12858_/A2 (AOI22_X2)
     2    4.16    0.03    0.04    3.56 ^ gen_tiles[0].i_tile.i_tile/gen_cores[3].gen_mempool_cc.riscv_core.i_snitch/_12858_/ZN (AOI22_X2)
                                         gen_tiles[0].i_tile.i_tile/gen_cores[3].gen_mempool_cc.riscv_core.i_snitch/_05111_ (net)
                  0.03    0.00    3.56 ^ gen_tiles[0].i_tile.i_tile/gen_cores[3].gen_mempool_cc.riscv_core.i_snitch/_12859_/A1 (NAND2_X2)
     2    4.63    0.01    0.02    3.58 v gen_tiles[0].i_tile.i_tile/gen_cores[3].gen_mempool_cc.riscv_core.i_snitch/_12859_/ZN (NAND2_X2)
                                         gen_tiles[0].i_tile.i_tile/gen_cores[3].gen_mempool_cc.riscv_core.i_snitch/_05112_ (net)
                  0.01    0.00    3.58 v gen_tiles[0].i_tile.i_tile/gen_cores[3].gen_mempool_cc.riscv_core.i_snitch/_13055_/B (AOI211_X2)
     2   10.19    0.06    0.09    3.67 ^ gen_tiles[0].i_tile.i_tile/gen_cores[3].gen_mempool_cc.riscv_core.i_snitch/_13055_/ZN (AOI211_X2)
                                         gen_tiles[0].i_tile.i_tile/gen_cores[3].gen_mempool_cc.riscv_core.i_snitch/_05308_ (net)
                  0.06    0.00    3.67 ^ gen_tiles[0].i_tile.i_tile/gen_cores[3].gen_mempool_cc.riscv_core.i_snitch/_13065_/B2 (OAI21_X4)
     3   10.71    0.02    0.03    3.70 v gen_tiles[0].i_tile.i_tile/gen_cores[3].gen_mempool_cc.riscv_core.i_snitch/_13065_/ZN (OAI21_X4)
                                         gen_tiles[0].i_tile.i_tile/gen_cores[3].gen_mempool_cc.riscv_core.i_snitch/_05318_ (net)
                  0.02    0.00    3.70 v gen_tiles[0].i_tile.i_tile/gen_cores[3].gen_mempool_cc.riscv_core.i_snitch/_13135_/B2 (AOI221_X2)
     1    4.63    0.05    0.09    3.79 ^ gen_tiles[0].i_tile.i_tile/gen_cores[3].gen_mempool_cc.riscv_core.i_snitch/_13135_/ZN (AOI221_X2)
                                         gen_tiles[0].i_tile.i_tile/gen_cores[3].gen_mempool_cc.riscv_core.i_snitch/_05388_ (net)
                  0.05    0.00    3.79 ^ gen_tiles[0].i_tile.i_tile/gen_cores[3].gen_mempool_cc.riscv_core.i_snitch/_13136_/B (XOR2_X2)
     2    3.31    0.02    0.05    3.84 ^ gen_tiles[0].i_tile.i_tile/gen_cores[3].gen_mempool_cc.riscv_core.i_snitch/_13136_/Z (XOR2_X2)
                                         gen_tiles[0].i_tile.i_tile/gen_cores[3].gen_mempool_cc.riscv_core.i_snitch/_05389_ (net)
                  0.02    0.00    3.84 ^ rebuffer15/A (BUF_X2)
     1    6.88    0.01    0.03    3.87 ^ rebuffer15/Z (BUF_X2)
                                         net6570 (net)
                  0.01    0.00    3.87 ^ gen_tiles[0].i_tile.i_tile/gen_cores[3].gen_mempool_cc.riscv_core.i_snitch/_13144_/A3 (NAND4_X4)
     1    5.21    0.02    0.03    3.90 v gen_tiles[0].i_tile.i_tile/gen_cores[3].gen_mempool_cc.riscv_core.i_snitch/_13144_/ZN (NAND4_X4)
                                         gen_tiles[0].i_tile.i_tile/gen_cores[3].gen_mempool_cc.riscv_core.i_snitch/_05397_ (net)
                  0.02    0.00    3.90 v gen_tiles[0].i_tile.i_tile/gen_cores[3].gen_mempool_cc.riscv_core.i_snitch/_13145_/A1 (NOR4_X4)
     1    7.59    0.04    0.05    3.95 ^ gen_tiles[0].i_tile.i_tile/gen_cores[3].gen_mempool_cc.riscv_core.i_snitch/_13145_/ZN (NOR4_X4)
                                         gen_tiles[0].i_tile.i_tile/gen_cores[3].gen_mempool_cc.riscv_core.i_snitch/_05398_ (net)
                  0.04    0.00    3.96 ^ gen_tiles[0].i_tile.i_tile/gen_cores[3].gen_mempool_cc.riscv_core.i_snitch/_13149_/A4 (AND4_X4)
     1    6.38    0.01    0.06    4.01 ^ gen_tiles[0].i_tile.i_tile/gen_cores[3].gen_mempool_cc.riscv_core.i_snitch/_13149_/ZN (AND4_X4)
                                         gen_tiles[0].i_tile.i_tile/gen_cores[3].gen_mempool_cc.riscv_core.i_snitch/_05402_ (net)
                  0.01    0.00    4.01 ^ gen_tiles[0].i_tile.i_tile/gen_cores[3].gen_mempool_cc.riscv_core.i_snitch/_13163_/A1 (NAND4_X4)
     1    6.55    0.02    0.02    4.04 v gen_tiles[0].i_tile.i_tile/gen_cores[3].gen_mempool_cc.riscv_core.i_snitch/_13163_/ZN (NAND4_X4)
                                         gen_tiles[0].i_tile.i_tile/gen_cores[3].gen_mempool_cc.riscv_core.i_snitch/_05416_ (net)
                  0.02    0.00    4.04 v gen_tiles[0].i_tile.i_tile/gen_cores[3].gen_mempool_cc.riscv_core.i_snitch/_13164_/A3 (NOR4_X4)
     1    2.92    0.03    0.07    4.11 ^ gen_tiles[0].i_tile.i_tile/gen_cores[3].gen_mempool_cc.riscv_core.i_snitch/_13164_/ZN (NOR4_X4)
                                         gen_tiles[0].i_tile.i_tile/gen_cores[3].gen_mempool_cc.riscv_core.i_snitch/_05417_ (net)
                  0.03    0.00    4.11 ^ gen_tiles[0].i_tile.i_tile/gen_cores[3].gen_mempool_cc.riscv_core.i_snitch/_13165_/S (MUX2_X1)
     2    7.50    0.02    0.07    4.18 v gen_tiles[0].i_tile.i_tile/gen_cores[3].gen_mempool_cc.riscv_core.i_snitch/_13165_/Z (MUX2_X1)
                                         gen_tiles[0].i_tile.i_tile/gen_cores[3].gen_mempool_cc.riscv_core.i_snitch/_05418_ (net)
                  0.02    0.00    4.18 v gen_tiles[0].i_tile.i_tile/gen_cores[3].gen_mempool_cc.riscv_core.i_snitch/_13270_/B1 (OAI22_X4)
     2   13.62    0.04    0.05    4.23 ^ gen_tiles[0].i_tile.i_tile/gen_cores[3].gen_mempool_cc.riscv_core.i_snitch/_13270_/ZN (OAI22_X4)
                                         gen_tiles[0].i_tile.i_tile/gen_cores[3].gen_mempool_cc.riscv_core.i_snitch/_05522_ (net)
                  0.04    0.00    4.23 ^ gen_tiles[0].i_tile.i_tile/gen_cores[3].gen_mempool_cc.riscv_core.i_snitch/_18171_/B1 (OAI21_X4)
     1    8.99    0.02    0.02    4.25 v gen_tiles[0].i_tile.i_tile/gen_cores[3].gen_mempool_cc.riscv_core.i_snitch/_18171_/ZN (OAI21_X4)
                                         gen_tiles[0].i_tile.i_tile/gen_cores[3].gen_mempool_cc.riscv_core.i_snitch/_02051_ (net)
                  0.02    0.00    4.25 v gen_tiles[0].i_tile.i_tile/gen_cores[3].gen_mempool_cc.riscv_core.i_snitch/_18172_/A (AOI21_X4)
     2   10.01    0.03    0.05    4.30 ^ gen_tiles[0].i_tile.i_tile/gen_cores[3].gen_mempool_cc.riscv_core.i_snitch/_18172_/ZN (AOI21_X4)
                                         gen_tiles[0].i_tile.i_tile/gen_core_mux[3].gen_tcdm_shim.i_tcdm_shim.data_qvalid_i (net)
                  0.03    0.00    4.30 ^ gen_tiles[0].i_tile.i_tile/_23545_/A1 (NAND2_X4)
     2    6.80    0.01    0.02    4.32 v gen_tiles[0].i_tile.i_tile/_23545_/ZN (NAND2_X4)
                                         gen_tiles[0].i_tile.i_tile/_05330_ (net)
                  0.01    0.00    4.32 v gen_tiles[0].i_tile.i_tile/_40599_/A1 (NOR3_X4)
     1    7.13    0.03    0.04    4.35 ^ gen_tiles[0].i_tile.i_tile/_40599_/ZN (NOR3_X4)
                                         gen_tiles[0].i_tile.i_tile/gen_core_mux[3].gen_tcdm_shim.i_tcdm_shim.i_snitch_addr_demux.i_req_demux.oup_valid_o[1] (net)
                  0.03    0.00    4.35 ^ place98482/A (BUF_X8)
     4   30.09    0.01    0.03    4.38 ^ place98482/Z (BUF_X8)
                                         net98482 (net)
                  0.02    0.01    4.39 ^ rebuffer26/A (BUF_X8)
     1    6.78    0.01    0.02    4.42 ^ rebuffer26/Z (BUF_X8)
                                         net6581 (net)
                  0.01    0.00    4.42 ^ rebuffer24/A (BUF_X8)
     1   15.24    0.01    0.02    4.44 ^ rebuffer24/Z (BUF_X8)
                                         net6579 (net)
                  0.01    0.00    4.44 ^ place98483/A (BUF_X16)
     3   17.12    0.01    0.02    4.46 ^ place98483/Z (BUF_X16)
                                         net98483 (net)
                  0.01    0.00    4.46 ^ gen_tiles[0].i_tile.i_tile/i_local_req_interco/_12114_/A2 (NAND2_X4)
     4    8.51    0.01    0.01    4.47 v gen_tiles[0].i_tile.i_tile/i_local_req_interco/_12114_/ZN (NAND2_X4)
                                         gen_tiles[0].i_tile.i_tile/i_local_req_interco/_04664_ (net)
                  0.01    0.00    4.47 v place98115/A (BUF_X4)
     2    3.70    0.00    0.02    4.50 v place98115/Z (BUF_X4)
                                         net98115 (net)
                  0.00    0.00    4.50 v gen_tiles[0].i_tile.i_tile/i_local_req_interco/_12332_/B2 (OAI33_X1)
     1    2.05    0.06    0.08    4.58 ^ gen_tiles[0].i_tile.i_tile/i_local_req_interco/_12332_/ZN (OAI33_X1)
                                         gen_tiles[0].i_tile.i_tile/i_local_req_interco/_04847_ (net)
                  0.06    0.00    4.58 ^ gen_tiles[0].i_tile.i_tile/i_local_req_interco/_12333_/B2 (OAI21_X1)
     2    3.51    0.02    0.03    4.61 v gen_tiles[0].i_tile.i_tile/i_local_req_interco/_12333_/ZN (OAI21_X1)
                                         gen_tiles[0].i_tile.i_tile/i_local_req_interco/_04848_ (net)
                  0.02    0.00    4.61 v rebuffer42/A (BUF_X2)
     1    5.71    0.01    0.03    4.64 v rebuffer42/Z (BUF_X2)
                                         net6597 (net)
                  0.01    0.00    4.64 v gen_tiles[0].i_tile.i_tile/i_local_req_interco/_16533_/A1 (NOR2_X4)
     2    8.88    0.02    0.02    4.67 ^ gen_tiles[0].i_tile.i_tile/i_local_req_interco/_16533_/ZN (NOR2_X4)
                                         gen_tiles[0].i_tile.i_tile/i_local_req_interco/_08731_ (net)
                  0.02    0.00    4.67 ^ gen_tiles[0].i_tile.i_tile/i_local_req_interco/_16546_/A1 (NOR3_X4)
     3    6.33    0.02    0.01    4.68 v gen_tiles[0].i_tile.i_tile/i_local_req_interco/_16546_/ZN (NOR3_X4)
                                         gen_tiles[0].i_tile.i_tile/i_local_req_interco/_08744_ (net)
                  0.02    0.00    4.68 v gen_tiles[0].i_tile.i_tile/i_local_req_interco/_24330_/A3 (OR3_X4)
     1    1.85    0.01    0.07    4.75 v gen_tiles[0].i_tile.i_tile/i_local_req_interco/_24330_/ZN (OR3_X4)
                                         gen_tiles[0].i_tile.i_tile/i_local_req_interco/_04215_ (net)
                  0.01    0.00    4.75 v gen_tiles[0].i_tile.i_tile/i_local_req_interco/_24331_/B3 (OAI33_X1)
     1    2.62    0.06    0.09    4.84 ^ gen_tiles[0].i_tile.i_tile/i_local_req_interco/_24331_/ZN (OAI33_X1)
                                         gen_tiles[0].i_tile.i_tile/i_local_req_interco/_04216_ (net)
                  0.06    0.00    4.84 ^ place96492/A (BUF_X2)
     1    8.12    0.01    0.04    4.88 ^ place96492/Z (BUF_X2)
                                         net96492 (net)
                  0.01    0.00    4.88 ^ gen_tiles[0].i_tile.i_tile/i_local_req_interco/_24332_/A1 (NOR4_X4)
     1   12.30    0.02    0.01    4.89 v gen_tiles[0].i_tile.i_tile/i_local_req_interco/_24332_/ZN (NOR4_X4)
                                         gen_tiles[0].i_tile.i_tile/i_local_req_interco/_04217_ (net)
                  0.02    0.00    4.89 v gen_tiles[0].i_tile.i_tile/i_local_req_interco/_24361_/A2 (OAI22_X4)
     1   26.02    0.05    0.06    4.95 ^ gen_tiles[0].i_tile.i_tile/i_local_req_interco/_24361_/ZN (OAI22_X4)
                                         gen_tiles[0].i_tile.i_tile/i_local_req_interco/gen_inps[2].i_stream_demux.inp_ready_o (net)
                  0.05    0.01    4.96 ^ gen_tiles[0].i_tile.i_tile/_40368_/C1 (AOI221_X2)
     1    2.02    0.02    0.02    4.98 v gen_tiles[0].i_tile.i_tile/_40368_/ZN (AOI221_X2)
                                         gen_tiles[0].i_tile.i_tile/_16407_ (net)
                  0.02    0.00    4.98 v gen_tiles[0].i_tile.i_tile/_40370_/A1 (OAI33_X1)
     1    9.29    0.11    0.10    5.09 ^ gen_tiles[0].i_tile.i_tile/_40370_/ZN (OAI33_X1)
                                         gen_tiles[0].i_tile.i_tile/gen_core_mux[2].gen_tcdm_shim.i_tcdm_shim.data_qready_o (net)
                  0.11    0.00    5.09 ^ gen_tiles[0].i_tile.i_tile/gen_cores[2].gen_mempool_cc.riscv_core.i_snitch/_14252_/A2 (NAND2_X1)
     2    7.16    0.03    0.04    5.13 v gen_tiles[0].i_tile.i_tile/gen_cores[2].gen_mempool_cc.riscv_core.i_snitch/_14252_/ZN (NAND2_X1)
                                         gen_tiles[0].i_tile.i_tile/gen_cores[2].gen_mempool_cc.riscv_core.i_snitch/_06382_ (net)
                  0.03    0.00    5.13 v gen_tiles[0].i_tile.i_tile/gen_cores[2].gen_mempool_cc.riscv_core.i_snitch/_18502_/A2 (NAND2_X2)
     1    7.16    0.02    0.03    5.16 ^ gen_tiles[0].i_tile.i_tile/gen_cores[2].gen_mempool_cc.riscv_core.i_snitch/_18502_/ZN (NAND2_X2)
                                         gen_tiles[0].i_tile.i_tile/gen_cores[2].gen_mempool_cc.riscv_core.i_snitch/_02127_ (net)
                  0.02    0.00    5.16 ^ gen_tiles[0].i_tile.i_tile/gen_cores[2].gen_mempool_cc.riscv_core.i_snitch/_18503_/A1 (NAND2_X4)
     2    4.58    0.01    0.01    5.18 v gen_tiles[0].i_tile.i_tile/gen_cores[2].gen_mempool_cc.riscv_core.i_snitch/_18503_/ZN (NAND2_X4)
                                         gen_tiles[0].i_tile.i_tile/gen_cores[2].gen_mempool_cc.riscv_core.i_snitch/_02128_ (net)
                  0.01    0.00    5.18 v gen_tiles[0].i_tile.i_tile/gen_cores[2].gen_mempool_cc.riscv_core.i_snitch/_18766_/A1 (OR3_X4)
     1    5.39    0.01    0.06    5.23 v gen_tiles[0].i_tile.i_tile/gen_cores[2].gen_mempool_cc.riscv_core.i_snitch/_18766_/ZN (OR3_X4)
                                         gen_tiles[0].i_tile.i_tile/gen_cores[2].gen_mempool_cc.riscv_core.i_snitch/_02307_ (net)
                  0.01    0.00    5.23 v gen_tiles[0].i_tile.i_tile/gen_cores[2].gen_mempool_cc.riscv_core.i_snitch/_18767_/A1 (NOR3_X4)
     1    9.37    0.03    0.04    5.27 ^ gen_tiles[0].i_tile.i_tile/gen_cores[2].gen_mempool_cc.riscv_core.i_snitch/_18767_/ZN (NOR3_X4)
                                         gen_tiles[0].i_tile.i_tile/gen_cores[2].gen_mempool_cc.riscv_core.i_snitch/_02308_ (net)
                  0.03    0.00    5.27 ^ place95842/A (BUF_X8)
     4   52.48    0.01    0.03    5.31 ^ place95842/Z (BUF_X8)
                                         net95842 (net)
                  0.02    0.01    5.32 ^ place95845/A (BUF_X16)
     8   39.46    0.01    0.03    5.35 ^ place95845/Z (BUF_X16)
                                         net95845 (net)
                  0.01    0.00    5.35 ^ gen_tiles[0].i_tile.i_tile/gen_cores[2].gen_mempool_cc.riscv_core.i_snitch/_18839_/A3 (NAND3_X4)
     1    6.20    0.02    0.02    5.37 v gen_tiles[0].i_tile.i_tile/gen_cores[2].gen_mempool_cc.riscv_core.i_snitch/_18839_/ZN (NAND3_X4)
                                         gen_tiles[0].i_tile.i_tile/gen_cores[2].gen_mempool_cc.riscv_core.i_snitch/_02364_ (net)
                  0.02    0.00    5.37 v gen_tiles[0].i_tile.i_tile/gen_cores[2].gen_mempool_cc.riscv_core.i_snitch/_18840_/B1 (AOI22_X4)
     1    1.87    0.02    0.04    5.41 ^ gen_tiles[0].i_tile.i_tile/gen_cores[2].gen_mempool_cc.riscv_core.i_snitch/_18840_/ZN (AOI22_X4)
                                         gen_tiles[0].i_tile.i_tile/gen_cores[2].gen_mempool_cc.riscv_core.i_snitch/sb_d[25] (net)
                  0.02    0.00    5.41 ^ gen_tiles[0].i_tile.i_tile/gen_cores[2].gen_mempool_cc.riscv_core.i_snitch/sb_q[25]$_DFF_PP0_/D (DFFR_X1)
                                  5.41   data arrival time

                          3.00    3.00   clock clk_i (rise edge)
                          0.00    3.00   clock source latency
     1   71.41    0.00    0.00    3.00 ^ clk_i (in)
                                         clk_i (net)
                  0.03    0.02    3.02 ^ wire1/A (BUF_X16)
     2   70.87    0.01    0.03    3.05 ^ wire1/Z (BUF_X16)
                                         net6556 (net)
                  0.03    0.02    3.07 ^ clkbuf_regs_0_clk_i/A (CLKBUF_X3)
     1    1.62    0.01    0.03    3.11 ^ clkbuf_regs_0_clk_i/Z (CLKBUF_X3)
                                         clk_i_regs (net)
                  0.01    0.00    3.11 ^ clkbuf_0_clk_i_regs/A (CLKBUF_X3)
     2   38.23    0.03    0.06    3.16 ^ clkbuf_0_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_0_clk_i_regs (net)
                  0.03    0.00    3.17 ^ clkbuf_1_1_0_clk_i_regs/A (CLKBUF_X3)
     2   39.39    0.03    0.07    3.23 ^ clkbuf_1_1_0_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_1_1_0_clk_i_regs (net)
                  0.03    0.01    3.24 ^ clkbuf_2_2_0_clk_i_regs/A (CLKBUF_X3)
     2   23.59    0.02    0.05    3.29 ^ clkbuf_2_2_0_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_2_2_0_clk_i_regs (net)
                  0.02    0.00    3.30 ^ clkbuf_3_4_0_clk_i_regs/A (CLKBUF_X3)
     2   35.97    0.03    0.06    3.36 ^ clkbuf_3_4_0_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_3_4_0_clk_i_regs (net)
                  0.03    0.00    3.36 ^ clkbuf_4_9_0_clk_i_regs/A (CLKBUF_X3)
     8   52.59    0.04    0.08    3.44 ^ clkbuf_4_9_0_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_4_9_0_clk_i_regs (net)
                  0.04    0.00    3.44 ^ clkbuf_7_77_0_clk_i_regs/A (CLKBUF_X3)
     2    9.79    0.01    0.05    3.49 ^ clkbuf_7_77_0_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_7_77_0_clk_i_regs (net)
                  0.01    0.00    3.49 ^ clkbuf_8_155__f_clk_i_regs/A (CLKBUF_X3)
     9   22.58    0.02    0.05    3.53 ^ clkbuf_8_155__f_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_8_155__leaf_clk_i_regs (net)
                  0.02    0.00    3.54 ^ gen_tiles[0].i_tile.i_tile/gen_cores[2].gen_mempool_cc.riscv_core.i_snitch/sb_q[25]$_DFF_PP0_/CK (DFFR_X1)
                         -0.06    3.48   clock uncertainty
                          0.00    3.48   clock reconvergence pessimism
                         -0.03    3.44   library setup time
                                  3.44   data required time
-----------------------------------------------------------------------------
                                  3.44   data required time
                                 -5.41   data arrival time
-----------------------------------------------------------------------------
                                 -1.97   slack (VIOLATED)


Startpoint: tcdm_slave_bypass_resp_ready_i (input port clocked by vclk_i)
Endpoint: tcdm_master_bypass_resp_ready_o (output port clocked by vclk_i)
Path Group: vclk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock vclk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.55    2.55 v input external delay
     1   15.62    0.00    0.00    2.55 v tcdm_slave_bypass_resp_ready_i (in)
                                         tcdm_slave_bypass_resp_ready_i (net)
                  0.00    0.00    2.55 v _461_/A (BUF_X4)
     1    5.83    0.01    0.02    2.58 v _461_/Z (BUF_X4)
                                         net741 (net)
                  0.01    0.00    2.58 v output741/A (BUF_X8)
     1   12.38    0.01    0.02    2.60 v output741/Z (BUF_X8)
                                         tcdm_master_bypass_resp_ready_o (net)
                  0.01    0.00    2.60 v tcdm_master_bypass_resp_ready_o (out)
                                  2.60   data arrival time

                          3.00    3.00   clock vclk_i (rise edge)
                          0.00    3.00   clock network delay (propagated)
                         -0.06    2.94   clock uncertainty
                          0.00    2.94   clock reconvergence pessimism
                         -2.55    0.39   output external delay
                                  0.39   data required time
-----------------------------------------------------------------------------
                                  0.39   data required time
                                 -2.60   data arrival time
-----------------------------------------------------------------------------
                                 -2.21   slack (VIOLATED)



==========================================================================
cts final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------
max fanout

Pin                                   Limit Fanout  Slack
---------------------------------------------------------
clkbuf_8_143__f_clk_i_regs/Z             16     20     -4 (VIOLATED)
clkbuf_2_1__f_gen_tiles[0].i_tile.i_tile/gen_caches[0].i_snitch_icache/gen_prefetcher[2].i_snitch_icache_l0/gen_array[3].gen_latch.clk_vld/Z     16     19     -3 (VIOLATED)
clkbuf_8_65__f_clk_i_regs/Z              16     19     -3 (VIOLATED)
clkbuf_2_1__f_gen_tiles[0].i_tile.i_tile/gen_caches[0].i_snitch_icache/gen_prefetcher[3].i_snitch_icache_l0/gen_array[3].gen_latch.clk_vld/Z     16     18     -2 (VIOLATED)
clkbuf_3_7_0_gen_tiles[0].i_tile.i_tile/gen_caches[0].i_snitch_icache/gen_prefetcher[1].i_snitch_icache_l0/gen_array[2].gen_latch.clk_vld/Z     16     18     -2 (VIOLATED)
clkbuf_8_238__f_clk_i_regs/Z             16     18     -2 (VIOLATED)
clkbuf_3_7_0_gen_tiles[0].i_tile.i_tile/gen_caches[0].i_snitch_icache/gen_prefetcher[1].i_snitch_icache_l0/gen_array[1].gen_latch.clk_vld/Z     16     17        (VIOLATED)
clkbuf_3_7_0_gen_tiles[0].i_tile.i_tile/gen_caches[0].i_snitch_icache/gen_prefetcher[1].i_snitch_icache_l0/gen_array[3].gen_latch.clk_vld/Z     16     17        (VIOLATED)
clkbuf_8_142__f_clk_i_regs/Z             16     17        (VIOLATED)
clkbuf_8_42__f_clk_i_regs/Z              16     17        (VIOLATED)
clkbuf_8_43__f_clk_i_regs/Z              16     17        (VIOLATED)
clkbuf_8_66__f_clk_i_regs/Z              16     17        (VIOLATED)

max capacitance

Pin                                    Limit     Cap   Slack
------------------------------------------------------------
gen_tiles[0].i_tile.i_tile/gen_caches[0].i_snitch_icache/gen_prefetcher[3].i_snitch_icache_l0/_8514_/ZN   26.70   30.92   -4.22 (VIOLATED)
gen_tiles[0].i_tile.i_tile/gen_caches[0].i_snitch_icache/gen_prefetcher[3].i_snitch_icache_l0/_8512_/ZN   26.70   30.55   -3.85 (VIOLATED)
gen_tiles[0].i_tile.i_tile/gen_caches[0].i_snitch_icache/gen_prefetcher[3].i_snitch_icache_l0/_8516_/ZN   26.70   30.06   -3.36 (VIOLATED)
gen_tiles[0].i_tile.i_tile/gen_caches[0].i_snitch_icache/gen_prefetcher[3].i_snitch_icache_l0/_8510_/ZN   26.70   29.84   -3.14 (VIOLATED)
gen_tiles[0].i_tile.i_tile/gen_cores[1].gen_mempool_cc.riscv_core.i_snitch/_17567_/ZN   31.74   34.03   -2.29 (VIOLATED)
gen_tiles[0].i_tile.i_tile/gen_cores[2].gen_mempool_cc.riscv_core.i_snitch/_13280_/ZN   11.48   11.60   -0.12 (VIOLATED)


==========================================================================
cts final max_slew_check_slack
--------------------------------------------------------------------------
0.05354877933859825

==========================================================================
cts final max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
cts final max_slew_check_slack_limit
--------------------------------------------------------------------------
0.2697

==========================================================================
cts final max_fanout_check_slack
--------------------------------------------------------------------------
-4.0

==========================================================================
cts final max_fanout_check_limit
--------------------------------------------------------------------------
16.0

==========================================================================
cts final max_fanout_check_slack_limit
--------------------------------------------------------------------------
-0.2500

==========================================================================
cts final max_capacitance_check_slack
--------------------------------------------------------------------------
-4.218522071838379

==========================================================================
cts final max_capacitance_check_limit
--------------------------------------------------------------------------
26.702899932861328

==========================================================================
cts final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
-0.1580

==========================================================================
cts final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 12

==========================================================================
cts final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 6

==========================================================================
cts final setup_violation_count
--------------------------------------------------------------------------
setup violation count 7112

==========================================================================
cts final hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts final report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: gen_tiles[0].i_tile.i_tile/gen_caches[0].i_snitch_icache/gen_prefetcher[3].i_snitch_icache_l0/data[148]$_DLATCH_P_
            (positive level-sensitive latch clocked by clk_i')
Endpoint: gen_tiles[0].i_tile.i_tile/gen_cores[2].gen_mempool_cc.riscv_core.i_snitch/sb_q[25]$_DFF_PP0_
          (rising edge-triggered flip-flop clocked by clk_i)
Path Group: clk_i
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   1.50    1.50   clock clk_i' (rise edge)
   0.00    1.50   clock source latency
   0.00    1.50 v clk_i (in)
   0.06    1.56 v wire1/Z (BUF_X16)
   0.05    1.61 v clkbuf_0_clk_i/Z (CLKBUF_X3)
   0.03    1.63 v delaybuf_0_clk_i/Z (CLKBUF_X3)
   0.03    1.66 v delaybuf_1_clk_i/Z (CLKBUF_X3)
   0.05    1.70 v delaybuf_2_clk_i/Z (CLKBUF_X3)
   0.08    1.78 v clkbuf_1_1__f_clk_i/Z (CLKBUF_X3)
   0.05    1.83 v clkbuf_leaf_2_clk_i/Z (CLKBUF_X3)
   0.17    2.00 ^ gen_tiles[0].i_tile.i_tile/gen_caches[0].i_snitch_icache/gen_prefetcher[3].i_snitch_icache_l0/_8510_/ZN (NOR2_X1)
   0.11    2.11 ^ clkbuf_0_gen_tiles[0].i_tile.i_tile/gen_caches[0].i_snitch_icache/gen_prefetcher[3].i_snitch_icache_l0/gen_array[0].gen_latch.clk_vld/Z (CLKBUF_X3)
   0.06    2.18 ^ clkbuf_3_4_0_gen_tiles[0].i_tile.i_tile/gen_caches[0].i_snitch_icache/gen_prefetcher[3].i_snitch_icache_l0/gen_array[0].gen_latch.clk_vld/Z (CLKBUF_X3)
   0.04    2.21 ^ clkbuf_leaf_20_gen_tiles[0].i_tile.i_tile/gen_caches[0].i_snitch_icache/gen_prefetcher[3].i_snitch_icache_l0/gen_array[0].gen_latch.clk_vld/Z (CLKBUF_X3)
   0.00    2.21 ^ gen_tiles[0].i_tile.i_tile/gen_caches[0].i_snitch_icache/gen_prefetcher[3].i_snitch_icache_l0/data[148]$_DLATCH_P_/G (DLH_X1)
   0.06    2.28 v gen_tiles[0].i_tile.i_tile/gen_caches[0].i_snitch_icache/gen_prefetcher[3].i_snitch_icache_l0/data[148]$_DLATCH_P_/Q (DLH_X1)
   0.05    2.33 ^ gen_tiles[0].i_tile.i_tile/gen_caches[0].i_snitch_icache/gen_prefetcher[3].i_snitch_icache_l0/_7440_/ZN (AOI22_X2)
   0.01    2.34 v gen_tiles[0].i_tile.i_tile/gen_caches[0].i_snitch_icache/gen_prefetcher[3].i_snitch_icache_l0/_7441_/ZN (INV_X2)
   0.07    2.40 ^ gen_tiles[0].i_tile.i_tile/gen_caches[0].i_snitch_icache/gen_prefetcher[3].i_snitch_icache_l0/_7442_/ZN (AOI221_X2)
   0.05    2.45 ^ gen_tiles[0].i_tile.i_tile/gen_caches[0].i_snitch_icache/gen_prefetcher[3].i_snitch_icache_l0/_8676_/Z (MUX2_X1)
   0.01    2.47 v gen_tiles[0].i_tile.i_tile/gen_caches[0].i_snitch_icache/gen_prefetcher[3].i_snitch_icache_l0/_8677_/ZN (OAI21_X2)
   0.06    2.53 v gen_tiles[0].i_tile.i_tile/gen_caches[0].i_snitch_icache/gen_prefetcher[3].i_snitch_icache_l0/_8684_/Z (MUX2_X1)
   0.07    2.60 v gen_tiles[0].i_tile.i_tile/gen_caches[0].i_snitch_icache/_13366_/Z (MUX2_X2)
   0.04    2.63 v place111241/Z (BUF_X16)
   0.08    2.72 v rebuffer27/Z (BUF_X32)
   0.07    2.79 v place111244/Z (BUF_X32)
   0.04    2.83 v place111263/Z (BUF_X16)
   0.04    2.87 v gen_tiles[0].i_tile.i_tile/gen_cores[3].gen_mempool_cc.riscv_core.i_snitch/_10143_/Z (MUX2_X1)
   0.06    2.93 v gen_tiles[0].i_tile.i_tile/gen_cores[3].gen_mempool_cc.riscv_core.i_snitch/_10144_/Z (MUX2_X1)
   0.06    2.99 v gen_tiles[0].i_tile.i_tile/gen_cores[3].gen_mempool_cc.riscv_core.i_snitch/_10149_/Z (MUX2_X2)
   0.07    3.06 ^ gen_tiles[0].i_tile.i_tile/gen_cores[3].gen_mempool_cc.riscv_core.i_snitch/_10161_/ZN (OAI222_X2)
   0.04    3.10 ^ gen_tiles[0].i_tile.i_tile/gen_cores[3].gen_mempool_cc.riscv_core.i_snitch/_10184_/ZN (OR2_X4)
   0.02    3.13 v gen_tiles[0].i_tile.i_tile/gen_cores[3].gen_mempool_cc.riscv_core.i_snitch/_10201_/ZN (OAI21_X4)
   0.02    3.14 ^ gen_tiles[0].i_tile.i_tile/gen_cores[3].gen_mempool_cc.riscv_core.i_snitch/_10202_/ZN (INV_X4)
   0.04    3.18 ^ gen_tiles[0].i_tile.i_tile/gen_cores[3].gen_mempool_cc.riscv_core.i_snitch/_18321_/CO (HA_X1)
   0.01    3.19 v gen_tiles[0].i_tile.i_tile/gen_cores[3].gen_mempool_cc.riscv_core.i_snitch/_12953_/ZN (INV_X2)
   0.07    3.26 ^ gen_tiles[0].i_tile.i_tile/gen_cores[3].gen_mempool_cc.riscv_core.i_snitch/_12954_/ZN (AOI221_X2)
   0.04    3.30 v gen_tiles[0].i_tile.i_tile/gen_cores[3].gen_mempool_cc.riscv_core.i_snitch/_12956_/ZN (OAI221_X1)
   0.08    3.38 ^ gen_tiles[0].i_tile.i_tile/gen_cores[3].gen_mempool_cc.riscv_core.i_snitch/_12960_/ZN (AOI211_X2)
   0.07    3.45 ^ gen_tiles[0].i_tile.i_tile/gen_cores[3].gen_mempool_cc.riscv_core.i_snitch/_12966_/ZN (AND4_X4)
   0.01    3.46 v gen_tiles[0].i_tile.i_tile/gen_cores[3].gen_mempool_cc.riscv_core.i_snitch/_13946_/ZN (NOR2_X4)
   0.03    3.49 v gen_tiles[0].i_tile.i_tile/gen_cores[3].gen_mempool_cc.riscv_core.i_snitch/_13947_/ZN (XNOR2_X2)
   0.04    3.53 v gen_tiles[0].i_tile.i_tile/gen_cores[3].gen_mempool_cc.riscv_core.i_snitch/_18331_/CO (HA_X1)
   0.04    3.56 ^ gen_tiles[0].i_tile.i_tile/gen_cores[3].gen_mempool_cc.riscv_core.i_snitch/_12858_/ZN (AOI22_X2)
   0.02    3.58 v gen_tiles[0].i_tile.i_tile/gen_cores[3].gen_mempool_cc.riscv_core.i_snitch/_12859_/ZN (NAND2_X2)
   0.09    3.67 ^ gen_tiles[0].i_tile.i_tile/gen_cores[3].gen_mempool_cc.riscv_core.i_snitch/_13055_/ZN (AOI211_X2)
   0.03    3.70 v gen_tiles[0].i_tile.i_tile/gen_cores[3].gen_mempool_cc.riscv_core.i_snitch/_13065_/ZN (OAI21_X4)
   0.09    3.79 ^ gen_tiles[0].i_tile.i_tile/gen_cores[3].gen_mempool_cc.riscv_core.i_snitch/_13135_/ZN (AOI221_X2)
   0.05    3.84 ^ gen_tiles[0].i_tile.i_tile/gen_cores[3].gen_mempool_cc.riscv_core.i_snitch/_13136_/Z (XOR2_X2)
   0.03    3.87 ^ rebuffer15/Z (BUF_X2)
   0.03    3.90 v gen_tiles[0].i_tile.i_tile/gen_cores[3].gen_mempool_cc.riscv_core.i_snitch/_13144_/ZN (NAND4_X4)
   0.05    3.95 ^ gen_tiles[0].i_tile.i_tile/gen_cores[3].gen_mempool_cc.riscv_core.i_snitch/_13145_/ZN (NOR4_X4)
   0.06    4.01 ^ gen_tiles[0].i_tile.i_tile/gen_cores[3].gen_mempool_cc.riscv_core.i_snitch/_13149_/ZN (AND4_X4)
   0.02    4.04 v gen_tiles[0].i_tile.i_tile/gen_cores[3].gen_mempool_cc.riscv_core.i_snitch/_13163_/ZN (NAND4_X4)
   0.07    4.11 ^ gen_tiles[0].i_tile.i_tile/gen_cores[3].gen_mempool_cc.riscv_core.i_snitch/_13164_/ZN (NOR4_X4)
   0.07    4.18 v gen_tiles[0].i_tile.i_tile/gen_cores[3].gen_mempool_cc.riscv_core.i_snitch/_13165_/Z (MUX2_X1)
   0.05    4.23 ^ gen_tiles[0].i_tile.i_tile/gen_cores[3].gen_mempool_cc.riscv_core.i_snitch/_13270_/ZN (OAI22_X4)
   0.02    4.25 v gen_tiles[0].i_tile.i_tile/gen_cores[3].gen_mempool_cc.riscv_core.i_snitch/_18171_/ZN (OAI21_X4)
   0.05    4.30 ^ gen_tiles[0].i_tile.i_tile/gen_cores[3].gen_mempool_cc.riscv_core.i_snitch/_18172_/ZN (AOI21_X4)
   0.02    4.32 v gen_tiles[0].i_tile.i_tile/_23545_/ZN (NAND2_X4)
   0.04    4.35 ^ gen_tiles[0].i_tile.i_tile/_40599_/ZN (NOR3_X4)
   0.03    4.38 ^ place98482/Z (BUF_X8)
   0.04    4.42 ^ rebuffer26/Z (BUF_X8)
   0.02    4.44 ^ rebuffer24/Z (BUF_X8)
   0.02    4.46 ^ place98483/Z (BUF_X16)
   0.02    4.47 v gen_tiles[0].i_tile.i_tile/i_local_req_interco/_12114_/ZN (NAND2_X4)
   0.03    4.50 v place98115/Z (BUF_X4)
   0.08    4.58 ^ gen_tiles[0].i_tile.i_tile/i_local_req_interco/_12332_/ZN (OAI33_X1)
   0.03    4.61 v gen_tiles[0].i_tile.i_tile/i_local_req_interco/_12333_/ZN (OAI21_X1)
   0.03    4.64 v rebuffer42/Z (BUF_X2)
   0.02    4.67 ^ gen_tiles[0].i_tile.i_tile/i_local_req_interco/_16533_/ZN (NOR2_X4)
   0.01    4.68 v gen_tiles[0].i_tile.i_tile/i_local_req_interco/_16546_/ZN (NOR3_X4)
   0.07    4.75 v gen_tiles[0].i_tile.i_tile/i_local_req_interco/_24330_/ZN (OR3_X4)
   0.09    4.84 ^ gen_tiles[0].i_tile.i_tile/i_local_req_interco/_24331_/ZN (OAI33_X1)
   0.04    4.88 ^ place96492/Z (BUF_X2)
   0.01    4.89 v gen_tiles[0].i_tile.i_tile/i_local_req_interco/_24332_/ZN (NOR4_X4)
   0.06    4.95 ^ gen_tiles[0].i_tile.i_tile/i_local_req_interco/_24361_/ZN (OAI22_X4)
   0.03    4.98 v gen_tiles[0].i_tile.i_tile/_40368_/ZN (AOI221_X2)
   0.10    5.09 ^ gen_tiles[0].i_tile.i_tile/_40370_/ZN (OAI33_X1)
   0.05    5.13 v gen_tiles[0].i_tile.i_tile/gen_cores[2].gen_mempool_cc.riscv_core.i_snitch/_14252_/ZN (NAND2_X1)
   0.03    5.16 ^ gen_tiles[0].i_tile.i_tile/gen_cores[2].gen_mempool_cc.riscv_core.i_snitch/_18502_/ZN (NAND2_X2)
   0.01    5.18 v gen_tiles[0].i_tile.i_tile/gen_cores[2].gen_mempool_cc.riscv_core.i_snitch/_18503_/ZN (NAND2_X4)
   0.06    5.23 v gen_tiles[0].i_tile.i_tile/gen_cores[2].gen_mempool_cc.riscv_core.i_snitch/_18766_/ZN (OR3_X4)
   0.04    5.27 ^ gen_tiles[0].i_tile.i_tile/gen_cores[2].gen_mempool_cc.riscv_core.i_snitch/_18767_/ZN (NOR3_X4)
   0.03    5.31 ^ place95842/Z (BUF_X8)
   0.04    5.35 ^ place95845/Z (BUF_X16)
   0.02    5.37 v gen_tiles[0].i_tile.i_tile/gen_cores[2].gen_mempool_cc.riscv_core.i_snitch/_18839_/ZN (NAND3_X4)
   0.04    5.41 ^ gen_tiles[0].i_tile.i_tile/gen_cores[2].gen_mempool_cc.riscv_core.i_snitch/_18840_/ZN (AOI22_X4)
   0.00    5.41 ^ gen_tiles[0].i_tile.i_tile/gen_cores[2].gen_mempool_cc.riscv_core.i_snitch/sb_q[25]$_DFF_PP0_/D (DFFR_X1)
           5.41   data arrival time

   3.00    3.00   clock clk_i (rise edge)
   0.00    3.00   clock source latency
   0.00    3.00 ^ clk_i (in)
   0.05    3.05 ^ wire1/Z (BUF_X16)
   0.06    3.11 ^ clkbuf_regs_0_clk_i/Z (CLKBUF_X3)
   0.06    3.16 ^ clkbuf_0_clk_i_regs/Z (CLKBUF_X3)
   0.07    3.23 ^ clkbuf_1_1_0_clk_i_regs/Z (CLKBUF_X3)
   0.06    3.29 ^ clkbuf_2_2_0_clk_i_regs/Z (CLKBUF_X3)
   0.06    3.36 ^ clkbuf_3_4_0_clk_i_regs/Z (CLKBUF_X3)
   0.08    3.44 ^ clkbuf_4_9_0_clk_i_regs/Z (CLKBUF_X3)
   0.05    3.49 ^ clkbuf_7_77_0_clk_i_regs/Z (CLKBUF_X3)
   0.05    3.53 ^ clkbuf_8_155__f_clk_i_regs/Z (CLKBUF_X3)
   0.00    3.54 ^ gen_tiles[0].i_tile.i_tile/gen_cores[2].gen_mempool_cc.riscv_core.i_snitch/sb_q[25]$_DFF_PP0_/CK (DFFR_X1)
  -0.06    3.48   clock uncertainty
   0.00    3.48   clock reconvergence pessimism
  -0.03    3.44   library setup time
           3.44   data required time
---------------------------------------------------------
           3.44   data required time
          -5.41   data arrival time
---------------------------------------------------------
          -1.97   slack (VIOLATED)



==========================================================================
cts final report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: gen_tiles[0].i_tile.i_tile/gen_caches[0].i_snitch_icache/i_refill.in_rsp_data_o[44]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: gen_tiles[0].i_tile.i_tile/gen_caches[0].i_snitch_icache/gen_prefetcher[3].i_snitch_icache_l0/data[812]$_DLATCH_P_
          (positive level-sensitive latch clocked by clk_i')
Path Group: clk_i
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk_i (in)
   0.05    0.05 ^ wire1/Z (BUF_X16)
   0.06    0.11 ^ clkbuf_regs_0_clk_i/Z (CLKBUF_X3)
   0.06    0.16 ^ clkbuf_0_clk_i_regs/Z (CLKBUF_X3)
   0.07    0.23 ^ clkbuf_1_0_0_clk_i_regs/Z (CLKBUF_X3)
   0.06    0.29 ^ clkbuf_2_0_0_clk_i_regs/Z (CLKBUF_X3)
   0.06    0.36 ^ clkbuf_3_0_0_clk_i_regs/Z (CLKBUF_X3)
   0.08    0.44 ^ clkbuf_4_1_0_clk_i_regs/Z (CLKBUF_X3)
   0.05    0.49 ^ clkbuf_7_10_0_clk_i_regs/Z (CLKBUF_X3)
   0.04    0.53 ^ clkbuf_8_21__f_clk_i_regs/Z (CLKBUF_X3)
   0.00    0.53 ^ gen_tiles[0].i_tile.i_tile/gen_caches[0].i_snitch_icache/i_refill.in_rsp_data_o[44]$_DFFE_PN0P_/CK (DFFR_X2)
   0.10    0.64 v gen_tiles[0].i_tile.i_tile/gen_caches[0].i_snitch_icache/i_refill.in_rsp_data_o[44]$_DFFE_PN0P_/Q (DFFR_X2)
   0.03    0.67 v gen_tiles[0].i_tile.i_tile/gen_caches[0].i_snitch_icache/_13078_/ZN (AND2_X4)
   0.00    0.67 v gen_tiles[0].i_tile.i_tile/gen_caches[0].i_snitch_icache/gen_prefetcher[3].i_snitch_icache_l0/data[812]$_DLATCH_P_/D (DLH_X1)
           0.67   data arrival time

   0.00    0.00   clock clk_i' (fall edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk_i (in)
   0.05    0.05 ^ wire1/Z (BUF_X16)
   0.05    0.10 ^ clkbuf_0_clk_i/Z (CLKBUF_X3)
   0.03    0.13 ^ delaybuf_0_clk_i/Z (CLKBUF_X3)
   0.03    0.15 ^ delaybuf_1_clk_i/Z (CLKBUF_X3)
   0.04    0.19 ^ delaybuf_2_clk_i/Z (CLKBUF_X3)
   0.07    0.27 ^ clkbuf_1_1__f_clk_i/Z (CLKBUF_X3)
   0.05    0.32 ^ clkbuf_leaf_2_clk_i/Z (CLKBUF_X3)
   0.04    0.36 v gen_tiles[0].i_tile.i_tile/gen_caches[0].i_snitch_icache/gen_prefetcher[3].i_snitch_icache_l0/_8516_/ZN (NOR2_X1)
   0.08    0.44 v clkbuf_0_gen_tiles[0].i_tile.i_tile/gen_caches[0].i_snitch_icache/gen_prefetcher[3].i_snitch_icache_l0/gen_array[3].gen_latch.clk_vld/Z (CLKBUF_X3)
   0.09    0.53 v clkbuf_2_0__f_gen_tiles[0].i_tile.i_tile/gen_caches[0].i_snitch_icache/gen_prefetcher[3].i_snitch_icache_l0/gen_array[3].gen_latch.clk_vld/Z (CLKBUF_X3)
   0.06    0.59 v clkbuf_leaf_42_gen_tiles[0].i_tile.i_tile/gen_caches[0].i_snitch_icache/gen_prefetcher[3].i_snitch_icache_l0/gen_array[3].gen_latch.clk_vld/Z (CLKBUF_X3)
   0.00    0.59 v gen_tiles[0].i_tile.i_tile/gen_caches[0].i_snitch_icache/gen_prefetcher[3].i_snitch_icache_l0/data[812]$_DLATCH_P_/G (DLH_X1)
   0.06    0.65   clock uncertainty
   0.00    0.65   clock reconvergence pessimism
   0.02    0.67   library hold time
           0.67   data required time
---------------------------------------------------------
           0.67   data required time
          -0.67   data arrival time
---------------------------------------------------------
           0.00   slack (MET)



==========================================================================
cts final critical path target clock latency max path
--------------------------------------------------------------------------
0.5320

==========================================================================
cts final critical path target clock latency min path
--------------------------------------------------------------------------
0.5766

==========================================================================
cts final critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
cts final critical path delay
--------------------------------------------------------------------------
2.6005

==========================================================================
cts final critical path slack
--------------------------------------------------------------------------
-2.2105

==========================================================================
cts final slack div critical path delay
--------------------------------------------------------------------------
-85.002884

==========================================================================
cts final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             3.62e-02   3.98e-03   1.24e-03   4.14e-02  31.5%
Combinational          2.77e-02   3.19e-02   4.77e-03   6.44e-02  48.9%
Clock                  1.25e-02   1.32e-02   2.20e-04   2.59e-02  19.6%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  7.64e-02   4.90e-02   6.23e-03   1.32e-01 100.0%
                          58.0%      37.2%       4.7%
