#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x28dd6e0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x28dd360 .scope module, "tb" "tb" 3 60;
 .timescale -12 -12;
L_0x2905630 .functor NOT 1, L_0x29307b0, C4<0>, C4<0>, C4<0>;
L_0x2930590 .functor XOR 2, L_0x2930450, L_0x29304f0, C4<00>, C4<00>;
L_0x29306a0 .functor XOR 2, L_0x2930590, L_0x2930600, C4<00>, C4<00>;
v0x292cf60_0 .net "Y1_dut", 0 0, L_0x292f370;  1 drivers
v0x292d020_0 .net "Y1_ref", 0 0, L_0x28e1a50;  1 drivers
v0x292d0c0_0 .net "Y3_dut", 0 0, L_0x2930250;  1 drivers
v0x292d190_0 .net "Y3_ref", 0 0, L_0x292e5f0;  1 drivers
v0x292d260_0 .net *"_ivl_10", 1 0, L_0x2930600;  1 drivers
v0x292d350_0 .net *"_ivl_12", 1 0, L_0x29306a0;  1 drivers
v0x292d3f0_0 .net *"_ivl_2", 1 0, L_0x29303b0;  1 drivers
v0x292d4b0_0 .net *"_ivl_4", 1 0, L_0x2930450;  1 drivers
v0x292d590_0 .net *"_ivl_6", 1 0, L_0x29304f0;  1 drivers
v0x292d670_0 .net *"_ivl_8", 1 0, L_0x2930590;  1 drivers
v0x292d750_0 .var "clk", 0 0;
v0x292d7f0_0 .var/2u "stats1", 223 0;
v0x292d8b0_0 .var/2u "strobe", 0 0;
v0x292d970_0 .net "tb_match", 0 0, L_0x29307b0;  1 drivers
v0x292da40_0 .net "tb_mismatch", 0 0, L_0x2905630;  1 drivers
v0x292dae0_0 .net "w", 0 0, v0x292ae80_0;  1 drivers
v0x292db80_0 .net "y", 5 0, v0x292af20_0;  1 drivers
L_0x29303b0 .concat [ 1 1 0 0], L_0x292e5f0, L_0x28e1a50;
L_0x2930450 .concat [ 1 1 0 0], L_0x292e5f0, L_0x28e1a50;
L_0x29304f0 .concat [ 1 1 0 0], L_0x2930250, L_0x292f370;
L_0x2930600 .concat [ 1 1 0 0], L_0x292e5f0, L_0x28e1a50;
L_0x29307b0 .cmp/eeq 2, L_0x29303b0, L_0x29306a0;
S_0x28f6170 .scope module, "good1" "reference_module" 3 105, 3 4 0, S_0x28dd360;
 .timescale -12 -12;
    .port_info 0 /INPUT 6 "y";
    .port_info 1 /INPUT 1 "w";
    .port_info 2 /OUTPUT 1 "Y1";
    .port_info 3 /OUTPUT 1 "Y3";
L_0x28e1a50 .functor AND 1, L_0x292dda0, v0x292ae80_0, C4<1>, C4<1>;
L_0x28f6e40 .functor OR 1, L_0x292df60, L_0x292e000, C4<0>, C4<0>;
L_0x29056a0 .functor OR 1, L_0x28f6e40, L_0x292e120, C4<0>, C4<0>;
L_0x292e440 .functor OR 1, L_0x29056a0, L_0x292e290, C4<0>, C4<0>;
L_0x292e580 .functor NOT 1, v0x292ae80_0, C4<0>, C4<0>, C4<0>;
L_0x292e5f0 .functor AND 1, L_0x292e440, L_0x292e580, C4<1>, C4<1>;
v0x29057a0_0 .net "Y1", 0 0, L_0x28e1a50;  alias, 1 drivers
v0x2905840_0 .net "Y3", 0 0, L_0x292e5f0;  alias, 1 drivers
v0x28e1b60_0 .net *"_ivl_1", 0 0, L_0x292dda0;  1 drivers
v0x28e1c30_0 .net *"_ivl_11", 0 0, L_0x292e120;  1 drivers
v0x2929e90_0 .net *"_ivl_12", 0 0, L_0x29056a0;  1 drivers
v0x2929fc0_0 .net *"_ivl_15", 0 0, L_0x292e290;  1 drivers
v0x292a0a0_0 .net *"_ivl_16", 0 0, L_0x292e440;  1 drivers
v0x292a180_0 .net *"_ivl_18", 0 0, L_0x292e580;  1 drivers
v0x292a260_0 .net *"_ivl_5", 0 0, L_0x292df60;  1 drivers
v0x292a3d0_0 .net *"_ivl_7", 0 0, L_0x292e000;  1 drivers
v0x292a4b0_0 .net *"_ivl_8", 0 0, L_0x28f6e40;  1 drivers
v0x292a590_0 .net "w", 0 0, v0x292ae80_0;  alias, 1 drivers
v0x292a650_0 .net "y", 5 0, v0x292af20_0;  alias, 1 drivers
L_0x292dda0 .part v0x292af20_0, 0, 1;
L_0x292df60 .part v0x292af20_0, 1, 1;
L_0x292e000 .part v0x292af20_0, 2, 1;
L_0x292e120 .part v0x292af20_0, 4, 1;
L_0x292e290 .part v0x292af20_0, 5, 1;
S_0x292a7b0 .scope module, "stim1" "stimulus_gen" 3 100, 3 16 0, S_0x28dd360;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 6 "y";
    .port_info 2 /OUTPUT 1 "w";
    .port_info 3 /INPUT 1 "tb_match";
v0x292aa10_0 .net "clk", 0 0, v0x292d750_0;  1 drivers
v0x292aaf0_0 .var/2s "errored1", 31 0;
v0x292abd0_0 .var/2s "onehot_error", 31 0;
v0x292ac90_0 .net "tb_match", 0 0, L_0x29307b0;  alias, 1 drivers
v0x292ad50_0 .var/2s "temp", 31 0;
v0x292ae80_0 .var "w", 0 0;
v0x292af20_0 .var "y", 5 0;
E_0x28f06c0/0 .event negedge, v0x292aa10_0;
E_0x28f06c0/1 .event posedge, v0x292aa10_0;
E_0x28f06c0 .event/or E_0x28f06c0/0, E_0x28f06c0/1;
S_0x292b020 .scope module, "top_module1" "top_module" 3 111, 4 1 0, S_0x28dd360;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "y";
    .port_info 1 /INPUT 1 "w";
    .port_info 2 /OUTPUT 1 "Y1";
    .port_info 3 /OUTPUT 1 "Y3";
L_0x292e830 .functor NOT 1, v0x292ae80_0, C4<0>, C4<0>, C4<0>;
L_0x292e8a0 .functor AND 1, L_0x292e790, L_0x292e830, C4<1>, C4<1>;
L_0x292ea50 .functor AND 1, L_0x292e9b0, v0x292ae80_0, C4<1>, C4<1>;
L_0x292eb10 .functor OR 1, L_0x292e8a0, L_0x292ea50, C4<0>, C4<0>;
L_0x292ecf0 .functor NOT 1, v0x292ae80_0, C4<0>, C4<0>, C4<0>;
L_0x292ee70 .functor AND 1, L_0x292ec50, L_0x292ecf0, C4<1>, C4<1>;
L_0x292efc0 .functor OR 1, L_0x292eb10, L_0x292ee70, C4<0>, C4<0>;
L_0x292f1a0 .functor NOT 1, v0x292ae80_0, C4<0>, C4<0>, C4<0>;
L_0x292f260 .functor AND 1, L_0x292f0d0, L_0x292f1a0, C4<1>, C4<1>;
L_0x292f370 .functor OR 1, L_0x292efc0, L_0x292f260, C4<0>, C4<0>;
L_0x292f5d0 .functor NOT 1, v0x292ae80_0, C4<0>, C4<0>, C4<0>;
L_0x292f640 .functor AND 1, L_0x292f530, L_0x292f5d0, C4<1>, C4<1>;
L_0x292f850 .functor AND 1, L_0x292f770, v0x292ae80_0, C4<1>, C4<1>;
L_0x292f910 .functor OR 1, L_0x292f640, L_0x292f850, C4<0>, C4<0>;
L_0x292f700 .functor NOT 1, v0x292ae80_0, C4<0>, C4<0>, C4<0>;
L_0x292fb40 .functor AND 1, L_0x292faa0, L_0x292f700, C4<1>, C4<1>;
L_0x292fce0 .functor OR 1, L_0x292f910, L_0x292fb40, C4<0>, C4<0>;
L_0x29300f0 .functor AND 1, L_0x292fdf0, v0x292ae80_0, C4<1>, C4<1>;
L_0x2930250 .functor OR 1, L_0x292fce0, L_0x29300f0, C4<0>, C4<0>;
v0x292b2c0_0 .net "Y1", 0 0, L_0x292f370;  alias, 1 drivers
v0x292b380_0 .net "Y3", 0 0, L_0x2930250;  alias, 1 drivers
v0x292b440_0 .net *"_ivl_1", 0 0, L_0x292e790;  1 drivers
v0x292b530_0 .net *"_ivl_10", 0 0, L_0x292eb10;  1 drivers
v0x292b610_0 .net *"_ivl_13", 0 0, L_0x292ec50;  1 drivers
v0x292b740_0 .net *"_ivl_14", 0 0, L_0x292ecf0;  1 drivers
v0x292b820_0 .net *"_ivl_16", 0 0, L_0x292ee70;  1 drivers
v0x292b900_0 .net *"_ivl_18", 0 0, L_0x292efc0;  1 drivers
v0x292b9e0_0 .net *"_ivl_2", 0 0, L_0x292e830;  1 drivers
v0x292bb50_0 .net *"_ivl_21", 0 0, L_0x292f0d0;  1 drivers
v0x292bc30_0 .net *"_ivl_22", 0 0, L_0x292f1a0;  1 drivers
v0x292bd10_0 .net *"_ivl_24", 0 0, L_0x292f260;  1 drivers
v0x292bdf0_0 .net *"_ivl_29", 0 0, L_0x292f530;  1 drivers
v0x292bed0_0 .net *"_ivl_30", 0 0, L_0x292f5d0;  1 drivers
v0x292bfb0_0 .net *"_ivl_32", 0 0, L_0x292f640;  1 drivers
v0x292c090_0 .net *"_ivl_35", 0 0, L_0x292f770;  1 drivers
v0x292c170_0 .net *"_ivl_36", 0 0, L_0x292f850;  1 drivers
v0x292c250_0 .net *"_ivl_38", 0 0, L_0x292f910;  1 drivers
v0x292c330_0 .net *"_ivl_4", 0 0, L_0x292e8a0;  1 drivers
v0x292c410_0 .net *"_ivl_41", 0 0, L_0x292faa0;  1 drivers
v0x292c4f0_0 .net *"_ivl_42", 0 0, L_0x292f700;  1 drivers
v0x292c5d0_0 .net *"_ivl_44", 0 0, L_0x292fb40;  1 drivers
v0x292c6b0_0 .net *"_ivl_46", 0 0, L_0x292fce0;  1 drivers
v0x292c790_0 .net *"_ivl_49", 0 0, L_0x292fdf0;  1 drivers
v0x292c870_0 .net *"_ivl_50", 0 0, L_0x29300f0;  1 drivers
v0x292c950_0 .net *"_ivl_7", 0 0, L_0x292e9b0;  1 drivers
v0x292ca30_0 .net *"_ivl_8", 0 0, L_0x292ea50;  1 drivers
v0x292cb10_0 .net "w", 0 0, v0x292ae80_0;  alias, 1 drivers
v0x292cbb0_0 .net "y", 5 0, v0x292af20_0;  alias, 1 drivers
L_0x292e790 .part v0x292af20_0, 0, 1;
L_0x292e9b0 .part v0x292af20_0, 1, 1;
L_0x292ec50 .part v0x292af20_0, 3, 1;
L_0x292f0d0 .part v0x292af20_0, 5, 1;
L_0x292f530 .part v0x292af20_0, 1, 1;
L_0x292f770 .part v0x292af20_0, 2, 1;
L_0x292faa0 .part v0x292af20_0, 3, 1;
L_0x292fdf0 .part v0x292af20_0, 4, 1;
S_0x292cd40 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 119, 3 119 0, S_0x28dd360;
 .timescale -12 -12;
E_0x28f0210 .event anyedge, v0x292d8b0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x292d8b0_0;
    %nor/r;
    %assign/vec4 v0x292d8b0_0, 0;
    %wait E_0x28f0210;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x292a7b0;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x292aaf0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x292abd0_0, 0, 32;
    %end;
    .thread T_1, $init;
    .scope S_0x292a7b0;
T_2 ;
    %pushi/vec4 200, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x28f06c0;
    %pushi/vec4 1, 0, 6;
    %vpi_func 3 30 "$random" 32 {0 0 0};
    %pushi/vec4 6, 0, 32;
    %mod;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0x292af20_0, 0;
    %vpi_func 3 31 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0x292ae80_0, 0;
    %load/vec4 v0x292ac90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x292abd0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x292abd0_0, 0, 32;
T_2.2 ;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x292aaf0_0, 0, 32;
    %pushi/vec4 400, 0, 32;
T_2.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.5, 5;
    %jmp/1 T_2.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x28f06c0;
T_2.6 ;
    %vpi_func 3 40 "$random" 32 {0 0 0};
    %cast2;
    %store/vec4 v0x292ad50_0, 0, 32;
T_2.7 ;
    %load/vec4 v0x292ad50_0;
    %parti/s 2, 4, 4;
    %load/vec4 v0x292ad50_0;
    %parti/s 2, 1, 2;
    %concat/vec4; draw_concat_vec4
    %nor/r;
    %load/vec4 v0x292ad50_0;
    %parti/s 1, 3, 3;
    %load/vec4 v0x292ad50_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %nor/r;
    %cmp/e;
    %jmp/1 T_2.6, 4;
T_2.8 ;
    %load/vec4 v0x292ad50_0;
    %pad/s 6;
    %assign/vec4 v0x292af20_0, 0;
    %vpi_func 3 45 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0x292ae80_0, 0;
    %load/vec4 v0x292ac90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.9, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x292aaf0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x292aaf0_0, 0, 32;
T_2.9 ;
    %jmp T_2.4;
T_2.5 ;
    %pop/vec4 1;
    %load/vec4 v0x292abd0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.13, 9;
    %load/vec4 v0x292aaf0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_2.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.11, 8;
    %vpi_call/w 3 50 "$display", "Hint: Your circuit passed when given only one-hot inputs, but not with semi-random inputs." {0 0 0};
T_2.11 ;
    %load/vec4 v0x292abd0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.16, 9;
    %load/vec4 v0x292aaf0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_2.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.14, 8;
    %vpi_call/w 3 53 "$display", "Hint: Are you doing something more complicated than deriving state transition equations by inspection?\012" {0 0 0};
T_2.14 ;
    %delay 1, 0;
    %vpi_call/w 3 55 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x28dd360;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x292d750_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x292d8b0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x28dd360;
T_4 ;
T_4.0 ;
    %delay 5, 0;
    %load/vec4 v0x292d750_0;
    %inv;
    %store/vec4 v0x292d750_0, 0, 1;
    %jmp T_4.0;
T_4.1 ;
    %end;
    .thread T_4;
    .scope S_0x28dd360;
T_5 ;
    %vpi_call/w 3 92 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 93 "$dumpvars", 32'sb00000000000000000000000000000001, v0x292aa10_0, v0x292da40_0, v0x292db80_0, v0x292dae0_0, v0x292d020_0, v0x292cf60_0, v0x292d190_0, v0x292d0c0_0 {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x28dd360;
T_6 ;
    %load/vec4 v0x292d7f0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0x292d7f0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x292d7f0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 128 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "Y1", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_6.1;
T_6.0 ;
    %vpi_call/w 3 129 "$display", "Hint: Output '%s' has no mismatches.", "Y1" {0 0 0};
T_6.1 ;
    %load/vec4 v0x292d7f0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %load/vec4 v0x292d7f0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x292d7f0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 130 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "Y3", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_6.3;
T_6.2 ;
    %vpi_call/w 3 131 "$display", "Hint: Output '%s' has no mismatches.", "Y3" {0 0 0};
T_6.3 ;
    %load/vec4 v0x292d7f0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x292d7f0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 133 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 134 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x292d7f0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x292d7f0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 135 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_6, $final;
    .scope S_0x28dd360;
T_7 ;
    %wait E_0x28f06c0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x292d7f0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x292d7f0_0, 4, 32;
    %load/vec4 v0x292d970_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x292d7f0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %vpi_func 3 146 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x292d7f0_0, 4, 32;
T_7.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x292d7f0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x292d7f0_0, 4, 32;
T_7.0 ;
    %load/vec4 v0x292d020_0;
    %load/vec4 v0x292d020_0;
    %load/vec4 v0x292cf60_0;
    %xor;
    %load/vec4 v0x292d020_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_7.4, 6;
    %load/vec4 v0x292d7f0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.6, 4;
    %vpi_func 3 150 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x292d7f0_0, 4, 32;
T_7.6 ;
    %load/vec4 v0x292d7f0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x292d7f0_0, 4, 32;
T_7.4 ;
    %load/vec4 v0x292d190_0;
    %load/vec4 v0x292d190_0;
    %load/vec4 v0x292d0c0_0;
    %xor;
    %load/vec4 v0x292d190_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_7.8, 6;
    %load/vec4 v0x292d7f0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.10, 4;
    %vpi_func 3 153 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x292d7f0_0, 4, 32;
T_7.10 ;
    %load/vec4 v0x292d7f0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x292d7f0_0, 4, 32;
T_7.8 ;
    %jmp T_7;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/2012_q2b/2012_q2b_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307_full_feedback/can5_depth10/human/2012_q2b/iter3/response1/top_module.sv";
