Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Mon Apr 20 14:28:06 2020
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit CentOS Linux release 7.7.1908 (Core)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/intII/fir_SHI/fir_SHI_ED97_5_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.655ns  (required time - arrival time)
  Source:                 Delay1No6_instance/Y_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum10_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.250ns  (logic 0.804ns (24.738%)  route 2.446ns (75.262%))
  Logic Levels:           8  (CARRY8=2 LUT4=1 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.803ns = ( 6.803 - 4.000 ) 
    Source Clock Delay      (SCD):    3.354ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.417ns (routing 1.379ns, distribution 1.038ns)
  Clock Net Delay (Destination): 2.156ns (routing 1.252ns, distribution 0.904ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.586     0.586 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.586    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.586 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.909    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.937 r  clk_IBUF_BUFG_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=3892, routed)        2.417     3.354    Delay1No6_instance/clk_IBUF_BUFG
    SLICE_X113Y260       FDCE                                         r  Delay1No6_instance/Y_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y260       FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.433 r  Delay1No6_instance/Y_reg[24]/Q
                         net (fo=8, routed)           0.494     3.927    Delay1No6_instance/Q[24]
    SLICE_X107Y253       LUT4 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.100     4.027 r  Delay1No6_instance/geqOp_carry__0_i_12/O
                         net (fo=1, routed)           0.014     4.041    Sum10_impl_instance/FPAddSubOp_instance/Y_reg[30]_0[4]
    SLICE_X107Y253       CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.156     4.197 r  Sum10_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     4.223    Sum10_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X107Y254       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[0])
                                                      0.052     4.275 r  Sum10_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=73, routed)          0.362     4.637    Delay1No6_instance/CO[0]
    SLICE_X110Y253       LUT5 (Prop_H5LUT_SLICEL_I4_O)
                                                      0.096     4.733 r  Delay1No6_instance/shiftedFracY_d1[32]_i_16/O
                         net (fo=2, routed)           0.217     4.950    Delay1No6_instance/Sum10_impl_instance/FPAddSubOp_instance/expDiff__26[3]
    SLICE_X112Y252       LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.099     5.049 r  Delay1No6_instance/shiftedFracY_d1[32]_i_9/O
                         net (fo=3, routed)           0.092     5.141    Delay1No6_instance/shiftedFracY_d1[32]_i_9_n_0
    SLICE_X112Y252       LUT5 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.050     5.191 r  Delay1No6_instance/shiftedFracY_d1[12]_i_3/O
                         net (fo=34, routed)          0.292     5.483    Delay1No7_instance/shiftVal__5[0]
    SLICE_X108Y249       LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.123     5.606 r  Delay1No7_instance/shiftedFracY_d1[17]_i_2/O
                         net (fo=5, routed)           0.496     6.102    Delay1No7_instance/shiftedFracY_d1_reg[38][0]
    SLICE_X101Y252       LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.049     6.151 r  Delay1No7_instance/shiftedFracY_d1[5]_i_1/O
                         net (fo=2, routed)           0.453     6.604    Sum10_impl_instance/FPAddSubOp_instance/level4__0[5]
    SLICE_X104Y252       FDRE                                         r  Sum10_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AR14                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.336     4.336 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.336    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.336 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.623    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.647 r  clk_IBUF_BUFG_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=3892, routed)        2.156     6.803    Sum10_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLICE_X104Y252       FDRE                                         r  Sum10_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[5]/C
                         clock pessimism              0.467     7.269    
                         clock uncertainty           -0.035     7.234    
    SLICE_X104Y252       FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.025     7.259    Sum10_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[5]
  -------------------------------------------------------------------
                         required time                          7.259    
                         arrival time                          -6.604    
  -------------------------------------------------------------------
                         slack                                  0.655    




