// Seed: 569857366
`resetall
module module_0 (
    input id_0,
    input id_1,
    input id_2,
    output logic id_3
);
  real id_4;
  reg id_5, id_6;
  type_19(
      1, 1'h0, 1 * 1'b0, id_7
  );
  reg id_8;
  reg id_9;
  always begin
    id_8 <= id_9;
    id_9 <= id_5;
  end
  logic id_10, id_11;
  logic id_12;
  defparam id_13#(
      .id_14(id_0)
  ) = 1;
  logic id_15, id_16;
endmodule
