\hypertarget{struct_s_d_h_c___type}{}\section{S\+D\+H\+C\+\_\+\+Type Struct Reference}
\label{struct_s_d_h_c___type}\index{S\+D\+H\+C\+\_\+\+Type@{S\+D\+H\+C\+\_\+\+Type}}


{\ttfamily \#include $<$M\+K64\+F12.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga5faf862a2959435c8593e46ebc556ec7}{D\+S\+A\+D\+DR}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga9f9b6d19cd4e74ea6eeaa705328e7f74}{B\+L\+K\+A\+T\+TR}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga36131cec3559ac2988019df27ecdace4}{C\+M\+D\+A\+RG}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga3015ac9f1cbb9fe880d346521783f479}{X\+F\+E\+R\+T\+YP}}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gad184f191e589977878810a7928b86cca}{C\+M\+D\+R\+SP}} \mbox{[}4\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga1b5d16498d603c9560eaec51c9431747}{D\+A\+T\+P\+O\+RT}}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaa3de0ff8130a446f28bc8bceca15501c}{P\+R\+S\+S\+T\+AT}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gad66c30417fba3cdaa46be7ae1ac08ff2}{P\+R\+O\+C\+TL}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaaf4c7a736d3642f87d615b538e7696e2}{S\+Y\+S\+C\+TL}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gab2a2eb6abddb0830e64595289d121ebf}{I\+R\+Q\+S\+T\+AT}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga6fe708359ce072299bd38cee3be1c913}{I\+R\+Q\+S\+T\+A\+T\+EN}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga7c4a15d213d6f5016a29746a3a660485}{I\+R\+Q\+S\+I\+G\+EN}}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga529946a02b908ffad2b189bc08c38b06}{A\+C12\+E\+RR}}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga73dfc37156a450d49ec75627cbdcd499}{H\+T\+C\+A\+P\+B\+LT}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaf376a0eb86aeb220c638a59b38a372bc}{W\+ML}}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gab5b3e978eb3ceb8a2aadaeeab28db00b}{R\+E\+S\+E\+R\+V\+E\+D\+\_\+0}} \mbox{[}8\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga879095f3afc53d94fbf0c7e2cbc16f49}{F\+E\+VT}}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga8e1a5a5c26b845e94b25570e42202612}{A\+D\+M\+A\+ES}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gab418d6ab842253ec1556bd0683bea1cf}{A\+D\+S\+A\+D\+DR}}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga30320ad485493928a2f7198e40227043}{R\+E\+S\+E\+R\+V\+E\+D\+\_\+1}} \mbox{[}100\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga87a1f785e501e18ed2c06222b361741f}{V\+E\+N\+D\+OR}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaf8e7ecba38e254125b45008783ff62c3}{M\+M\+C\+B\+O\+OT}}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga1e23711e9e444e5d829041e531103d74}{R\+E\+S\+E\+R\+V\+E\+D\+\_\+2}} \mbox{[}52\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga6fb8df4ccedb41b45d7103c792355b8b}{H\+O\+S\+T\+V\+ER}}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
S\+D\+HC -\/ Register Layout Typedef 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
S\+D\+K/\+C\+M\+S\+I\+S/\mbox{\hyperlink{_m_k64_f12_8h}{M\+K64\+F12.\+h}}\end{DoxyCompactItemize}
