<!DOCTYPE html>
<html><head><title>joekychen/linux » sound › soc › codecs › wm2200.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>wm2200.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * wm2200.h - WM2200 audio codec interface</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright 2012 Wolfson Microelectronics PLC.</span>
<span class="cm"> * Author: Mark Brown &lt;broonie@opensource.wolfsonmicro.com&gt;</span>
<span class="cm"> *</span>
<span class="cm"> *  This program is free software; you can redistribute  it and/or modify it</span>
<span class="cm"> *  under  the terms of  the GNU General  Public License as published by the</span>
<span class="cm"> *  Free Software Foundation;  either version 2 of the  License, or (at your</span>
<span class="cm"> *  option) any later version.</span>
<span class="cm"> */</span>

<span class="cp">#ifndef _WM2200_H</span>
<span class="cp">#define _WM2200_H</span>

<span class="cp">#define WM2200_CLK_SYSCLK 1</span>

<span class="cp">#define WM2200_CLKSRC_MCLK1  0</span>
<span class="cp">#define WM2200_CLKSRC_MCLK2  1</span>
<span class="cp">#define WM2200_CLKSRC_FLL    4</span>
<span class="cp">#define WM2200_CLKSRC_BCLK1  8</span>

<span class="cp">#define WM2200_FLL_SRC_MCLK1 0</span>
<span class="cp">#define WM2200_FLL_SRC_MCLK2 1</span>
<span class="cp">#define WM2200_FLL_SRC_BCLK  2</span>

<span class="cm">/*</span>
<span class="cm"> * Register values.</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_SOFTWARE_RESET                   0x00</span>
<span class="cp">#define WM2200_DEVICE_REVISION                  0x01</span>
<span class="cp">#define WM2200_TONE_GENERATOR_1                 0x0B</span>
<span class="cp">#define WM2200_CLOCKING_3                       0x102</span>
<span class="cp">#define WM2200_CLOCKING_4                       0x103</span>
<span class="cp">#define WM2200_FLL_CONTROL_1                    0x111</span>
<span class="cp">#define WM2200_FLL_CONTROL_2                    0x112</span>
<span class="cp">#define WM2200_FLL_CONTROL_3                    0x113</span>
<span class="cp">#define WM2200_FLL_CONTROL_4                    0x114</span>
<span class="cp">#define WM2200_FLL_CONTROL_6                    0x116</span>
<span class="cp">#define WM2200_FLL_CONTROL_7                    0x117</span>
<span class="cp">#define WM2200_FLL_EFS_1                        0x119</span>
<span class="cp">#define WM2200_FLL_EFS_2                        0x11A</span>
<span class="cp">#define WM2200_MIC_CHARGE_PUMP_1                0x200</span>
<span class="cp">#define WM2200_MIC_CHARGE_PUMP_2                0x201</span>
<span class="cp">#define WM2200_DM_CHARGE_PUMP_1                 0x202</span>
<span class="cp">#define WM2200_MIC_BIAS_CTRL_1                  0x20C</span>
<span class="cp">#define WM2200_MIC_BIAS_CTRL_2                  0x20D</span>
<span class="cp">#define WM2200_EAR_PIECE_CTRL_1                 0x20F</span>
<span class="cp">#define WM2200_EAR_PIECE_CTRL_2                 0x210</span>
<span class="cp">#define WM2200_INPUT_ENABLES                    0x301</span>
<span class="cp">#define WM2200_IN1L_CONTROL                     0x302</span>
<span class="cp">#define WM2200_IN1R_CONTROL                     0x303</span>
<span class="cp">#define WM2200_IN2L_CONTROL                     0x304</span>
<span class="cp">#define WM2200_IN2R_CONTROL                     0x305</span>
<span class="cp">#define WM2200_IN3L_CONTROL                     0x306</span>
<span class="cp">#define WM2200_IN3R_CONTROL                     0x307</span>
<span class="cp">#define WM2200_RXANC_SRC                        0x30A</span>
<span class="cp">#define WM2200_INPUT_VOLUME_RAMP                0x30B</span>
<span class="cp">#define WM2200_ADC_DIGITAL_VOLUME_1L            0x30C</span>
<span class="cp">#define WM2200_ADC_DIGITAL_VOLUME_1R            0x30D</span>
<span class="cp">#define WM2200_ADC_DIGITAL_VOLUME_2L            0x30E</span>
<span class="cp">#define WM2200_ADC_DIGITAL_VOLUME_2R            0x30F</span>
<span class="cp">#define WM2200_ADC_DIGITAL_VOLUME_3L            0x310</span>
<span class="cp">#define WM2200_ADC_DIGITAL_VOLUME_3R            0x311</span>
<span class="cp">#define WM2200_OUTPUT_ENABLES                   0x400</span>
<span class="cp">#define WM2200_DAC_VOLUME_LIMIT_1L              0x401</span>
<span class="cp">#define WM2200_DAC_VOLUME_LIMIT_1R              0x402</span>
<span class="cp">#define WM2200_DAC_VOLUME_LIMIT_2L              0x403</span>
<span class="cp">#define WM2200_DAC_VOLUME_LIMIT_2R              0x404</span>
<span class="cp">#define WM2200_DAC_AEC_CONTROL_1                0x409</span>
<span class="cp">#define WM2200_OUTPUT_VOLUME_RAMP               0x40A</span>
<span class="cp">#define WM2200_DAC_DIGITAL_VOLUME_1L            0x40B</span>
<span class="cp">#define WM2200_DAC_DIGITAL_VOLUME_1R            0x40C</span>
<span class="cp">#define WM2200_DAC_DIGITAL_VOLUME_2L            0x40D</span>
<span class="cp">#define WM2200_DAC_DIGITAL_VOLUME_2R            0x40E</span>
<span class="cp">#define WM2200_PDM_1                            0x417</span>
<span class="cp">#define WM2200_PDM_2                            0x418</span>
<span class="cp">#define WM2200_AUDIO_IF_1_1                     0x500</span>
<span class="cp">#define WM2200_AUDIO_IF_1_2                     0x501</span>
<span class="cp">#define WM2200_AUDIO_IF_1_3                     0x502</span>
<span class="cp">#define WM2200_AUDIO_IF_1_4                     0x503</span>
<span class="cp">#define WM2200_AUDIO_IF_1_5                     0x504</span>
<span class="cp">#define WM2200_AUDIO_IF_1_6                     0x505</span>
<span class="cp">#define WM2200_AUDIO_IF_1_7                     0x506</span>
<span class="cp">#define WM2200_AUDIO_IF_1_8                     0x507</span>
<span class="cp">#define WM2200_AUDIO_IF_1_9                     0x508</span>
<span class="cp">#define WM2200_AUDIO_IF_1_10                    0x509</span>
<span class="cp">#define WM2200_AUDIO_IF_1_11                    0x50A</span>
<span class="cp">#define WM2200_AUDIO_IF_1_12                    0x50B</span>
<span class="cp">#define WM2200_AUDIO_IF_1_13                    0x50C</span>
<span class="cp">#define WM2200_AUDIO_IF_1_14                    0x50D</span>
<span class="cp">#define WM2200_AUDIO_IF_1_15                    0x50E</span>
<span class="cp">#define WM2200_AUDIO_IF_1_16                    0x50F</span>
<span class="cp">#define WM2200_AUDIO_IF_1_17                    0x510</span>
<span class="cp">#define WM2200_AUDIO_IF_1_18                    0x511</span>
<span class="cp">#define WM2200_AUDIO_IF_1_19                    0x512</span>
<span class="cp">#define WM2200_AUDIO_IF_1_20                    0x513</span>
<span class="cp">#define WM2200_AUDIO_IF_1_21                    0x514</span>
<span class="cp">#define WM2200_AUDIO_IF_1_22                    0x515</span>
<span class="cp">#define WM2200_OUT1LMIX_INPUT_1_SOURCE          0x600</span>
<span class="cp">#define WM2200_OUT1LMIX_INPUT_1_VOLUME          0x601</span>
<span class="cp">#define WM2200_OUT1LMIX_INPUT_2_SOURCE          0x602</span>
<span class="cp">#define WM2200_OUT1LMIX_INPUT_2_VOLUME          0x603</span>
<span class="cp">#define WM2200_OUT1LMIX_INPUT_3_SOURCE          0x604</span>
<span class="cp">#define WM2200_OUT1LMIX_INPUT_3_VOLUME          0x605</span>
<span class="cp">#define WM2200_OUT1LMIX_INPUT_4_SOURCE          0x606</span>
<span class="cp">#define WM2200_OUT1LMIX_INPUT_4_VOLUME          0x607</span>
<span class="cp">#define WM2200_OUT1RMIX_INPUT_1_SOURCE          0x608</span>
<span class="cp">#define WM2200_OUT1RMIX_INPUT_1_VOLUME          0x609</span>
<span class="cp">#define WM2200_OUT1RMIX_INPUT_2_SOURCE          0x60A</span>
<span class="cp">#define WM2200_OUT1RMIX_INPUT_2_VOLUME          0x60B</span>
<span class="cp">#define WM2200_OUT1RMIX_INPUT_3_SOURCE          0x60C</span>
<span class="cp">#define WM2200_OUT1RMIX_INPUT_3_VOLUME          0x60D</span>
<span class="cp">#define WM2200_OUT1RMIX_INPUT_4_SOURCE          0x60E</span>
<span class="cp">#define WM2200_OUT1RMIX_INPUT_4_VOLUME          0x60F</span>
<span class="cp">#define WM2200_OUT2LMIX_INPUT_1_SOURCE          0x610</span>
<span class="cp">#define WM2200_OUT2LMIX_INPUT_1_VOLUME          0x611</span>
<span class="cp">#define WM2200_OUT2LMIX_INPUT_2_SOURCE          0x612</span>
<span class="cp">#define WM2200_OUT2LMIX_INPUT_2_VOLUME          0x613</span>
<span class="cp">#define WM2200_OUT2LMIX_INPUT_3_SOURCE          0x614</span>
<span class="cp">#define WM2200_OUT2LMIX_INPUT_3_VOLUME          0x615</span>
<span class="cp">#define WM2200_OUT2LMIX_INPUT_4_SOURCE          0x616</span>
<span class="cp">#define WM2200_OUT2LMIX_INPUT_4_VOLUME          0x617</span>
<span class="cp">#define WM2200_OUT2RMIX_INPUT_1_SOURCE          0x618</span>
<span class="cp">#define WM2200_OUT2RMIX_INPUT_1_VOLUME          0x619</span>
<span class="cp">#define WM2200_OUT2RMIX_INPUT_2_SOURCE          0x61A</span>
<span class="cp">#define WM2200_OUT2RMIX_INPUT_2_VOLUME          0x61B</span>
<span class="cp">#define WM2200_OUT2RMIX_INPUT_3_SOURCE          0x61C</span>
<span class="cp">#define WM2200_OUT2RMIX_INPUT_3_VOLUME          0x61D</span>
<span class="cp">#define WM2200_OUT2RMIX_INPUT_4_SOURCE          0x61E</span>
<span class="cp">#define WM2200_OUT2RMIX_INPUT_4_VOLUME          0x61F</span>
<span class="cp">#define WM2200_AIF1TX1MIX_INPUT_1_SOURCE        0x620</span>
<span class="cp">#define WM2200_AIF1TX1MIX_INPUT_1_VOLUME        0x621</span>
<span class="cp">#define WM2200_AIF1TX1MIX_INPUT_2_SOURCE        0x622</span>
<span class="cp">#define WM2200_AIF1TX1MIX_INPUT_2_VOLUME        0x623</span>
<span class="cp">#define WM2200_AIF1TX1MIX_INPUT_3_SOURCE        0x624</span>
<span class="cp">#define WM2200_AIF1TX1MIX_INPUT_3_VOLUME        0x625</span>
<span class="cp">#define WM2200_AIF1TX1MIX_INPUT_4_SOURCE        0x626</span>
<span class="cp">#define WM2200_AIF1TX1MIX_INPUT_4_VOLUME        0x627</span>
<span class="cp">#define WM2200_AIF1TX2MIX_INPUT_1_SOURCE        0x628</span>
<span class="cp">#define WM2200_AIF1TX2MIX_INPUT_1_VOLUME        0x629</span>
<span class="cp">#define WM2200_AIF1TX2MIX_INPUT_2_SOURCE        0x62A</span>
<span class="cp">#define WM2200_AIF1TX2MIX_INPUT_2_VOLUME        0x62B</span>
<span class="cp">#define WM2200_AIF1TX2MIX_INPUT_3_SOURCE        0x62C</span>
<span class="cp">#define WM2200_AIF1TX2MIX_INPUT_3_VOLUME        0x62D</span>
<span class="cp">#define WM2200_AIF1TX2MIX_INPUT_4_SOURCE        0x62E</span>
<span class="cp">#define WM2200_AIF1TX2MIX_INPUT_4_VOLUME        0x62F</span>
<span class="cp">#define WM2200_AIF1TX3MIX_INPUT_1_SOURCE        0x630</span>
<span class="cp">#define WM2200_AIF1TX3MIX_INPUT_1_VOLUME        0x631</span>
<span class="cp">#define WM2200_AIF1TX3MIX_INPUT_2_SOURCE        0x632</span>
<span class="cp">#define WM2200_AIF1TX3MIX_INPUT_2_VOLUME        0x633</span>
<span class="cp">#define WM2200_AIF1TX3MIX_INPUT_3_SOURCE        0x634</span>
<span class="cp">#define WM2200_AIF1TX3MIX_INPUT_3_VOLUME        0x635</span>
<span class="cp">#define WM2200_AIF1TX3MIX_INPUT_4_SOURCE        0x636</span>
<span class="cp">#define WM2200_AIF1TX3MIX_INPUT_4_VOLUME        0x637</span>
<span class="cp">#define WM2200_AIF1TX4MIX_INPUT_1_SOURCE        0x638</span>
<span class="cp">#define WM2200_AIF1TX4MIX_INPUT_1_VOLUME        0x639</span>
<span class="cp">#define WM2200_AIF1TX4MIX_INPUT_2_SOURCE        0x63A</span>
<span class="cp">#define WM2200_AIF1TX4MIX_INPUT_2_VOLUME        0x63B</span>
<span class="cp">#define WM2200_AIF1TX4MIX_INPUT_3_SOURCE        0x63C</span>
<span class="cp">#define WM2200_AIF1TX4MIX_INPUT_3_VOLUME        0x63D</span>
<span class="cp">#define WM2200_AIF1TX4MIX_INPUT_4_SOURCE        0x63E</span>
<span class="cp">#define WM2200_AIF1TX4MIX_INPUT_4_VOLUME        0x63F</span>
<span class="cp">#define WM2200_AIF1TX5MIX_INPUT_1_SOURCE        0x640</span>
<span class="cp">#define WM2200_AIF1TX5MIX_INPUT_1_VOLUME        0x641</span>
<span class="cp">#define WM2200_AIF1TX5MIX_INPUT_2_SOURCE        0x642</span>
<span class="cp">#define WM2200_AIF1TX5MIX_INPUT_2_VOLUME        0x643</span>
<span class="cp">#define WM2200_AIF1TX5MIX_INPUT_3_SOURCE        0x644</span>
<span class="cp">#define WM2200_AIF1TX5MIX_INPUT_3_VOLUME        0x645</span>
<span class="cp">#define WM2200_AIF1TX5MIX_INPUT_4_SOURCE        0x646</span>
<span class="cp">#define WM2200_AIF1TX5MIX_INPUT_4_VOLUME        0x647</span>
<span class="cp">#define WM2200_AIF1TX6MIX_INPUT_1_SOURCE        0x648</span>
<span class="cp">#define WM2200_AIF1TX6MIX_INPUT_1_VOLUME        0x649</span>
<span class="cp">#define WM2200_AIF1TX6MIX_INPUT_2_SOURCE        0x64A</span>
<span class="cp">#define WM2200_AIF1TX6MIX_INPUT_2_VOLUME        0x64B</span>
<span class="cp">#define WM2200_AIF1TX6MIX_INPUT_3_SOURCE        0x64C</span>
<span class="cp">#define WM2200_AIF1TX6MIX_INPUT_3_VOLUME        0x64D</span>
<span class="cp">#define WM2200_AIF1TX6MIX_INPUT_4_SOURCE        0x64E</span>
<span class="cp">#define WM2200_AIF1TX6MIX_INPUT_4_VOLUME        0x64F</span>
<span class="cp">#define WM2200_EQLMIX_INPUT_1_SOURCE            0x650</span>
<span class="cp">#define WM2200_EQLMIX_INPUT_1_VOLUME            0x651</span>
<span class="cp">#define WM2200_EQLMIX_INPUT_2_SOURCE            0x652</span>
<span class="cp">#define WM2200_EQLMIX_INPUT_2_VOLUME            0x653</span>
<span class="cp">#define WM2200_EQLMIX_INPUT_3_SOURCE            0x654</span>
<span class="cp">#define WM2200_EQLMIX_INPUT_3_VOLUME            0x655</span>
<span class="cp">#define WM2200_EQLMIX_INPUT_4_SOURCE            0x656</span>
<span class="cp">#define WM2200_EQLMIX_INPUT_4_VOLUME            0x657</span>
<span class="cp">#define WM2200_EQRMIX_INPUT_1_SOURCE            0x658</span>
<span class="cp">#define WM2200_EQRMIX_INPUT_1_VOLUME            0x659</span>
<span class="cp">#define WM2200_EQRMIX_INPUT_2_SOURCE            0x65A</span>
<span class="cp">#define WM2200_EQRMIX_INPUT_2_VOLUME            0x65B</span>
<span class="cp">#define WM2200_EQRMIX_INPUT_3_SOURCE            0x65C</span>
<span class="cp">#define WM2200_EQRMIX_INPUT_3_VOLUME            0x65D</span>
<span class="cp">#define WM2200_EQRMIX_INPUT_4_SOURCE            0x65E</span>
<span class="cp">#define WM2200_EQRMIX_INPUT_4_VOLUME            0x65F</span>
<span class="cp">#define WM2200_LHPF1MIX_INPUT_1_SOURCE          0x660</span>
<span class="cp">#define WM2200_LHPF1MIX_INPUT_1_VOLUME          0x661</span>
<span class="cp">#define WM2200_LHPF1MIX_INPUT_2_SOURCE          0x662</span>
<span class="cp">#define WM2200_LHPF1MIX_INPUT_2_VOLUME          0x663</span>
<span class="cp">#define WM2200_LHPF1MIX_INPUT_3_SOURCE          0x664</span>
<span class="cp">#define WM2200_LHPF1MIX_INPUT_3_VOLUME          0x665</span>
<span class="cp">#define WM2200_LHPF1MIX_INPUT_4_SOURCE          0x666</span>
<span class="cp">#define WM2200_LHPF1MIX_INPUT_4_VOLUME          0x667</span>
<span class="cp">#define WM2200_LHPF2MIX_INPUT_1_SOURCE          0x668</span>
<span class="cp">#define WM2200_LHPF2MIX_INPUT_1_VOLUME          0x669</span>
<span class="cp">#define WM2200_LHPF2MIX_INPUT_2_SOURCE          0x66A</span>
<span class="cp">#define WM2200_LHPF2MIX_INPUT_2_VOLUME          0x66B</span>
<span class="cp">#define WM2200_LHPF2MIX_INPUT_3_SOURCE          0x66C</span>
<span class="cp">#define WM2200_LHPF2MIX_INPUT_3_VOLUME          0x66D</span>
<span class="cp">#define WM2200_LHPF2MIX_INPUT_4_SOURCE          0x66E</span>
<span class="cp">#define WM2200_LHPF2MIX_INPUT_4_VOLUME          0x66F</span>
<span class="cp">#define WM2200_DSP1LMIX_INPUT_1_SOURCE          0x670</span>
<span class="cp">#define WM2200_DSP1LMIX_INPUT_1_VOLUME          0x671</span>
<span class="cp">#define WM2200_DSP1LMIX_INPUT_2_SOURCE          0x672</span>
<span class="cp">#define WM2200_DSP1LMIX_INPUT_2_VOLUME          0x673</span>
<span class="cp">#define WM2200_DSP1LMIX_INPUT_3_SOURCE          0x674</span>
<span class="cp">#define WM2200_DSP1LMIX_INPUT_3_VOLUME          0x675</span>
<span class="cp">#define WM2200_DSP1LMIX_INPUT_4_SOURCE          0x676</span>
<span class="cp">#define WM2200_DSP1LMIX_INPUT_4_VOLUME          0x677</span>
<span class="cp">#define WM2200_DSP1RMIX_INPUT_1_SOURCE          0x678</span>
<span class="cp">#define WM2200_DSP1RMIX_INPUT_1_VOLUME          0x679</span>
<span class="cp">#define WM2200_DSP1RMIX_INPUT_2_SOURCE          0x67A</span>
<span class="cp">#define WM2200_DSP1RMIX_INPUT_2_VOLUME          0x67B</span>
<span class="cp">#define WM2200_DSP1RMIX_INPUT_3_SOURCE          0x67C</span>
<span class="cp">#define WM2200_DSP1RMIX_INPUT_3_VOLUME          0x67D</span>
<span class="cp">#define WM2200_DSP1RMIX_INPUT_4_SOURCE          0x67E</span>
<span class="cp">#define WM2200_DSP1RMIX_INPUT_4_VOLUME          0x67F</span>
<span class="cp">#define WM2200_DSP1AUX1MIX_INPUT_1_SOURCE       0x680</span>
<span class="cp">#define WM2200_DSP1AUX2MIX_INPUT_1_SOURCE       0x681</span>
<span class="cp">#define WM2200_DSP1AUX3MIX_INPUT_1_SOURCE       0x682</span>
<span class="cp">#define WM2200_DSP1AUX4MIX_INPUT_1_SOURCE       0x683</span>
<span class="cp">#define WM2200_DSP1AUX5MIX_INPUT_1_SOURCE       0x684</span>
<span class="cp">#define WM2200_DSP1AUX6MIX_INPUT_1_SOURCE       0x685</span>
<span class="cp">#define WM2200_DSP2LMIX_INPUT_1_SOURCE          0x686</span>
<span class="cp">#define WM2200_DSP2LMIX_INPUT_1_VOLUME          0x687</span>
<span class="cp">#define WM2200_DSP2LMIX_INPUT_2_SOURCE          0x688</span>
<span class="cp">#define WM2200_DSP2LMIX_INPUT_2_VOLUME          0x689</span>
<span class="cp">#define WM2200_DSP2LMIX_INPUT_3_SOURCE          0x68A</span>
<span class="cp">#define WM2200_DSP2LMIX_INPUT_3_VOLUME          0x68B</span>
<span class="cp">#define WM2200_DSP2LMIX_INPUT_4_SOURCE          0x68C</span>
<span class="cp">#define WM2200_DSP2LMIX_INPUT_4_VOLUME          0x68D</span>
<span class="cp">#define WM2200_DSP2RMIX_INPUT_1_SOURCE          0x68E</span>
<span class="cp">#define WM2200_DSP2RMIX_INPUT_1_VOLUME          0x68F</span>
<span class="cp">#define WM2200_DSP2RMIX_INPUT_2_SOURCE          0x690</span>
<span class="cp">#define WM2200_DSP2RMIX_INPUT_2_VOLUME          0x691</span>
<span class="cp">#define WM2200_DSP2RMIX_INPUT_3_SOURCE          0x692</span>
<span class="cp">#define WM2200_DSP2RMIX_INPUT_3_VOLUME          0x693</span>
<span class="cp">#define WM2200_DSP2RMIX_INPUT_4_SOURCE          0x694</span>
<span class="cp">#define WM2200_DSP2RMIX_INPUT_4_VOLUME          0x695</span>
<span class="cp">#define WM2200_DSP2AUX1MIX_INPUT_1_SOURCE       0x696</span>
<span class="cp">#define WM2200_DSP2AUX2MIX_INPUT_1_SOURCE       0x697</span>
<span class="cp">#define WM2200_DSP2AUX3MIX_INPUT_1_SOURCE       0x698</span>
<span class="cp">#define WM2200_DSP2AUX4MIX_INPUT_1_SOURCE       0x699</span>
<span class="cp">#define WM2200_DSP2AUX5MIX_INPUT_1_SOURCE       0x69A</span>
<span class="cp">#define WM2200_DSP2AUX6MIX_INPUT_1_SOURCE       0x69B</span>
<span class="cp">#define WM2200_GPIO_CTRL_1                      0x700</span>
<span class="cp">#define WM2200_GPIO_CTRL_2                      0x701</span>
<span class="cp">#define WM2200_GPIO_CTRL_3                      0x702</span>
<span class="cp">#define WM2200_GPIO_CTRL_4                      0x703</span>
<span class="cp">#define WM2200_ADPS1_IRQ0                       0x707</span>
<span class="cp">#define WM2200_ADPS1_IRQ1                       0x708</span>
<span class="cp">#define WM2200_MISC_PAD_CTRL_1                  0x709</span>
<span class="cp">#define WM2200_INTERRUPT_STATUS_1               0x800</span>
<span class="cp">#define WM2200_INTERRUPT_STATUS_1_MASK          0x801</span>
<span class="cp">#define WM2200_INTERRUPT_STATUS_2               0x802</span>
<span class="cp">#define WM2200_INTERRUPT_RAW_STATUS_2           0x803</span>
<span class="cp">#define WM2200_INTERRUPT_STATUS_2_MASK          0x804</span>
<span class="cp">#define WM2200_INTERRUPT_CONTROL                0x808</span>
<span class="cp">#define WM2200_EQL_1                            0x900</span>
<span class="cp">#define WM2200_EQL_2                            0x901</span>
<span class="cp">#define WM2200_EQL_3                            0x902</span>
<span class="cp">#define WM2200_EQL_4                            0x903</span>
<span class="cp">#define WM2200_EQL_5                            0x904</span>
<span class="cp">#define WM2200_EQL_6                            0x905</span>
<span class="cp">#define WM2200_EQL_7                            0x906</span>
<span class="cp">#define WM2200_EQL_8                            0x907</span>
<span class="cp">#define WM2200_EQL_9                            0x908</span>
<span class="cp">#define WM2200_EQL_10                           0x909</span>
<span class="cp">#define WM2200_EQL_11                           0x90A</span>
<span class="cp">#define WM2200_EQL_12                           0x90B</span>
<span class="cp">#define WM2200_EQL_13                           0x90C</span>
<span class="cp">#define WM2200_EQL_14                           0x90D</span>
<span class="cp">#define WM2200_EQL_15                           0x90E</span>
<span class="cp">#define WM2200_EQL_16                           0x90F</span>
<span class="cp">#define WM2200_EQL_17                           0x910</span>
<span class="cp">#define WM2200_EQL_18                           0x911</span>
<span class="cp">#define WM2200_EQL_19                           0x912</span>
<span class="cp">#define WM2200_EQL_20                           0x913</span>
<span class="cp">#define WM2200_EQR_1                            0x916</span>
<span class="cp">#define WM2200_EQR_2                            0x917</span>
<span class="cp">#define WM2200_EQR_3                            0x918</span>
<span class="cp">#define WM2200_EQR_4                            0x919</span>
<span class="cp">#define WM2200_EQR_5                            0x91A</span>
<span class="cp">#define WM2200_EQR_6                            0x91B</span>
<span class="cp">#define WM2200_EQR_7                            0x91C</span>
<span class="cp">#define WM2200_EQR_8                            0x91D</span>
<span class="cp">#define WM2200_EQR_9                            0x91E</span>
<span class="cp">#define WM2200_EQR_10                           0x91F</span>
<span class="cp">#define WM2200_EQR_11                           0x920</span>
<span class="cp">#define WM2200_EQR_12                           0x921</span>
<span class="cp">#define WM2200_EQR_13                           0x922</span>
<span class="cp">#define WM2200_EQR_14                           0x923</span>
<span class="cp">#define WM2200_EQR_15                           0x924</span>
<span class="cp">#define WM2200_EQR_16                           0x925</span>
<span class="cp">#define WM2200_EQR_17                           0x926</span>
<span class="cp">#define WM2200_EQR_18                           0x927</span>
<span class="cp">#define WM2200_EQR_19                           0x928</span>
<span class="cp">#define WM2200_EQR_20                           0x929</span>
<span class="cp">#define WM2200_HPLPF1_1                         0x93E</span>
<span class="cp">#define WM2200_HPLPF1_2                         0x93F</span>
<span class="cp">#define WM2200_HPLPF2_1                         0x942</span>
<span class="cp">#define WM2200_HPLPF2_2                         0x943</span>
<span class="cp">#define WM2200_DSP1_CONTROL_1                   0xA00</span>
<span class="cp">#define WM2200_DSP1_CONTROL_2                   0xA02</span>
<span class="cp">#define WM2200_DSP1_CONTROL_3                   0xA03</span>
<span class="cp">#define WM2200_DSP1_CONTROL_4                   0xA04</span>
<span class="cp">#define WM2200_DSP1_CONTROL_5                   0xA06</span>
<span class="cp">#define WM2200_DSP1_CONTROL_6                   0xA07</span>
<span class="cp">#define WM2200_DSP1_CONTROL_7                   0xA08</span>
<span class="cp">#define WM2200_DSP1_CONTROL_8                   0xA09</span>
<span class="cp">#define WM2200_DSP1_CONTROL_9                   0xA0A</span>
<span class="cp">#define WM2200_DSP1_CONTROL_10                  0xA0B</span>
<span class="cp">#define WM2200_DSP1_CONTROL_11                  0xA0C</span>
<span class="cp">#define WM2200_DSP1_CONTROL_12                  0xA0D</span>
<span class="cp">#define WM2200_DSP1_CONTROL_13                  0xA0F</span>
<span class="cp">#define WM2200_DSP1_CONTROL_14                  0xA10</span>
<span class="cp">#define WM2200_DSP1_CONTROL_15                  0xA11</span>
<span class="cp">#define WM2200_DSP1_CONTROL_16                  0xA12</span>
<span class="cp">#define WM2200_DSP1_CONTROL_17                  0xA13</span>
<span class="cp">#define WM2200_DSP1_CONTROL_18                  0xA14</span>
<span class="cp">#define WM2200_DSP1_CONTROL_19                  0xA16</span>
<span class="cp">#define WM2200_DSP1_CONTROL_20                  0xA17</span>
<span class="cp">#define WM2200_DSP1_CONTROL_21                  0xA18</span>
<span class="cp">#define WM2200_DSP1_CONTROL_22                  0xA1A</span>
<span class="cp">#define WM2200_DSP1_CONTROL_23                  0xA1B</span>
<span class="cp">#define WM2200_DSP1_CONTROL_24                  0xA1C</span>
<span class="cp">#define WM2200_DSP1_CONTROL_25                  0xA1E</span>
<span class="cp">#define WM2200_DSP1_CONTROL_26                  0xA20</span>
<span class="cp">#define WM2200_DSP1_CONTROL_27                  0xA21</span>
<span class="cp">#define WM2200_DSP1_CONTROL_28                  0xA22</span>
<span class="cp">#define WM2200_DSP1_CONTROL_29                  0xA23</span>
<span class="cp">#define WM2200_DSP1_CONTROL_30                  0xA24</span>
<span class="cp">#define WM2200_DSP1_CONTROL_31                  0xA26</span>
<span class="cp">#define WM2200_DSP2_CONTROL_1                   0xB00</span>
<span class="cp">#define WM2200_DSP2_CONTROL_2                   0xB02</span>
<span class="cp">#define WM2200_DSP2_CONTROL_3                   0xB03</span>
<span class="cp">#define WM2200_DSP2_CONTROL_4                   0xB04</span>
<span class="cp">#define WM2200_DSP2_CONTROL_5                   0xB06</span>
<span class="cp">#define WM2200_DSP2_CONTROL_6                   0xB07</span>
<span class="cp">#define WM2200_DSP2_CONTROL_7                   0xB08</span>
<span class="cp">#define WM2200_DSP2_CONTROL_8                   0xB09</span>
<span class="cp">#define WM2200_DSP2_CONTROL_9                   0xB0A</span>
<span class="cp">#define WM2200_DSP2_CONTROL_10                  0xB0B</span>
<span class="cp">#define WM2200_DSP2_CONTROL_11                  0xB0C</span>
<span class="cp">#define WM2200_DSP2_CONTROL_12                  0xB0D</span>
<span class="cp">#define WM2200_DSP2_CONTROL_13                  0xB0F</span>
<span class="cp">#define WM2200_DSP2_CONTROL_14                  0xB10</span>
<span class="cp">#define WM2200_DSP2_CONTROL_15                  0xB11</span>
<span class="cp">#define WM2200_DSP2_CONTROL_16                  0xB12</span>
<span class="cp">#define WM2200_DSP2_CONTROL_17                  0xB13</span>
<span class="cp">#define WM2200_DSP2_CONTROL_18                  0xB14</span>
<span class="cp">#define WM2200_DSP2_CONTROL_19                  0xB16</span>
<span class="cp">#define WM2200_DSP2_CONTROL_20                  0xB17</span>
<span class="cp">#define WM2200_DSP2_CONTROL_21                  0xB18</span>
<span class="cp">#define WM2200_DSP2_CONTROL_22                  0xB1A</span>
<span class="cp">#define WM2200_DSP2_CONTROL_23                  0xB1B</span>
<span class="cp">#define WM2200_DSP2_CONTROL_24                  0xB1C</span>
<span class="cp">#define WM2200_DSP2_CONTROL_25                  0xB1E</span>
<span class="cp">#define WM2200_DSP2_CONTROL_26                  0xB20</span>
<span class="cp">#define WM2200_DSP2_CONTROL_27                  0xB21</span>
<span class="cp">#define WM2200_DSP2_CONTROL_28                  0xB22</span>
<span class="cp">#define WM2200_DSP2_CONTROL_29                  0xB23</span>
<span class="cp">#define WM2200_DSP2_CONTROL_30                  0xB24</span>
<span class="cp">#define WM2200_DSP2_CONTROL_31                  0xB26</span>
<span class="cp">#define WM2200_ANC_CTRL1                        0xD00</span>
<span class="cp">#define WM2200_ANC_CTRL2                        0xD01</span>
<span class="cp">#define WM2200_ANC_CTRL3                        0xD02</span>
<span class="cp">#define WM2200_ANC_CTRL7                        0xD08</span>
<span class="cp">#define WM2200_ANC_CTRL8                        0xD09</span>
<span class="cp">#define WM2200_ANC_CTRL9                        0xD0A</span>
<span class="cp">#define WM2200_ANC_CTRL10                       0xD0B</span>
<span class="cp">#define WM2200_ANC_CTRL11                       0xD0C</span>
<span class="cp">#define WM2200_ANC_CTRL12                       0xD0D</span>
<span class="cp">#define WM2200_ANC_CTRL13                       0xD0E</span>
<span class="cp">#define WM2200_ANC_CTRL14                       0xD0F</span>
<span class="cp">#define WM2200_ANC_CTRL15                       0xD10</span>
<span class="cp">#define WM2200_ANC_CTRL16                       0xD11</span>
<span class="cp">#define WM2200_ANC_CTRL17                       0xD12</span>
<span class="cp">#define WM2200_ANC_CTRL18                       0xD15</span>
<span class="cp">#define WM2200_ANC_CTRL19                       0xD16</span>
<span class="cp">#define WM2200_ANC_CTRL20                       0xD17</span>
<span class="cp">#define WM2200_ANC_CTRL21                       0xD18</span>
<span class="cp">#define WM2200_ANC_CTRL22                       0xD19</span>
<span class="cp">#define WM2200_ANC_CTRL23                       0xD1A</span>
<span class="cp">#define WM2200_ANC_CTRL24                       0xD1B</span>
<span class="cp">#define WM2200_ANC_CTRL25                       0xD1C</span>
<span class="cp">#define WM2200_ANC_CTRL26                       0xD1D</span>
<span class="cp">#define WM2200_ANC_CTRL27                       0xD1E</span>
<span class="cp">#define WM2200_ANC_CTRL28                       0xD1F</span>
<span class="cp">#define WM2200_ANC_CTRL29                       0xD20</span>
<span class="cp">#define WM2200_ANC_CTRL30                       0xD21</span>
<span class="cp">#define WM2200_ANC_CTRL31                       0xD23</span>
<span class="cp">#define WM2200_ANC_CTRL32                       0xD24</span>
<span class="cp">#define WM2200_ANC_CTRL33                       0xD25</span>
<span class="cp">#define WM2200_ANC_CTRL34                       0xD27</span>
<span class="cp">#define WM2200_ANC_CTRL35                       0xD28</span>
<span class="cp">#define WM2200_ANC_CTRL36                       0xD29</span>
<span class="cp">#define WM2200_ANC_CTRL37                       0xD2A</span>
<span class="cp">#define WM2200_ANC_CTRL38                       0xD2B</span>
<span class="cp">#define WM2200_ANC_CTRL39                       0xD2C</span>
<span class="cp">#define WM2200_ANC_CTRL40                       0xD2D</span>
<span class="cp">#define WM2200_ANC_CTRL41                       0xD2E</span>
<span class="cp">#define WM2200_ANC_CTRL42                       0xD2F</span>
<span class="cp">#define WM2200_ANC_CTRL43                       0xD30</span>
<span class="cp">#define WM2200_ANC_CTRL44                       0xD31</span>
<span class="cp">#define WM2200_ANC_CTRL45                       0xD32</span>
<span class="cp">#define WM2200_ANC_CTRL46                       0xD33</span>
<span class="cp">#define WM2200_ANC_CTRL47                       0xD34</span>
<span class="cp">#define WM2200_ANC_CTRL48                       0xD35</span>
<span class="cp">#define WM2200_ANC_CTRL49                       0xD36</span>
<span class="cp">#define WM2200_ANC_CTRL50                       0xD37</span>
<span class="cp">#define WM2200_ANC_CTRL51                       0xD38</span>
<span class="cp">#define WM2200_ANC_CTRL52                       0xD39</span>
<span class="cp">#define WM2200_ANC_CTRL53                       0xD3A</span>
<span class="cp">#define WM2200_ANC_CTRL54                       0xD3B</span>
<span class="cp">#define WM2200_ANC_CTRL55                       0xD3C</span>
<span class="cp">#define WM2200_ANC_CTRL56                       0xD3D</span>
<span class="cp">#define WM2200_ANC_CTRL57                       0xD3E</span>
<span class="cp">#define WM2200_ANC_CTRL58                       0xD3F</span>
<span class="cp">#define WM2200_ANC_CTRL59                       0xD40</span>
<span class="cp">#define WM2200_ANC_CTRL60                       0xD41</span>
<span class="cp">#define WM2200_ANC_CTRL61                       0xD42</span>
<span class="cp">#define WM2200_ANC_CTRL62                       0xD43</span>
<span class="cp">#define WM2200_ANC_CTRL63                       0xD44</span>
<span class="cp">#define WM2200_ANC_CTRL64                       0xD45</span>
<span class="cp">#define WM2200_ANC_CTRL65                       0xD46</span>
<span class="cp">#define WM2200_ANC_CTRL66                       0xD47</span>
<span class="cp">#define WM2200_ANC_CTRL67                       0xD48</span>
<span class="cp">#define WM2200_ANC_CTRL68                       0xD49</span>
<span class="cp">#define WM2200_ANC_CTRL69                       0xD4A</span>
<span class="cp">#define WM2200_ANC_CTRL70                       0xD4B</span>
<span class="cp">#define WM2200_ANC_CTRL71                       0xD4C</span>
<span class="cp">#define WM2200_ANC_CTRL72                       0xD4D</span>
<span class="cp">#define WM2200_ANC_CTRL73                       0xD4E</span>
<span class="cp">#define WM2200_ANC_CTRL74                       0xD4F</span>
<span class="cp">#define WM2200_ANC_CTRL75                       0xD50</span>
<span class="cp">#define WM2200_ANC_CTRL76                       0xD51</span>
<span class="cp">#define WM2200_ANC_CTRL77                       0xD52</span>
<span class="cp">#define WM2200_ANC_CTRL78                       0xD53</span>
<span class="cp">#define WM2200_ANC_CTRL79                       0xD54</span>
<span class="cp">#define WM2200_ANC_CTRL80                       0xD55</span>
<span class="cp">#define WM2200_ANC_CTRL81                       0xD56</span>
<span class="cp">#define WM2200_ANC_CTRL82                       0xD57</span>
<span class="cp">#define WM2200_ANC_CTRL83                       0xD58</span>
<span class="cp">#define WM2200_ANC_CTRL84                       0xD5B</span>
<span class="cp">#define WM2200_ANC_CTRL85                       0xD5C</span>
<span class="cp">#define WM2200_ANC_CTRL86                       0xD5F</span>
<span class="cp">#define WM2200_ANC_CTRL87                       0xD60</span>
<span class="cp">#define WM2200_ANC_CTRL88                       0xD61</span>
<span class="cp">#define WM2200_ANC_CTRL89                       0xD62</span>
<span class="cp">#define WM2200_ANC_CTRL90                       0xD63</span>
<span class="cp">#define WM2200_ANC_CTRL91                       0xD64</span>
<span class="cp">#define WM2200_ANC_CTRL92                       0xD65</span>
<span class="cp">#define WM2200_ANC_CTRL93                       0xD66</span>
<span class="cp">#define WM2200_ANC_CTRL94                       0xD67</span>
<span class="cp">#define WM2200_ANC_CTRL95                       0xD68</span>
<span class="cp">#define WM2200_ANC_CTRL96                       0xD69</span>
<span class="cp">#define WM2200_DSP1_DM_0                        0x3000</span>
<span class="cp">#define WM2200_DSP1_DM_1                        0x3001</span>
<span class="cp">#define WM2200_DSP1_DM_2                        0x3002</span>
<span class="cp">#define WM2200_DSP1_DM_3                        0x3003</span>
<span class="cp">#define WM2200_DSP1_DM_2044                     0x37FC</span>
<span class="cp">#define WM2200_DSP1_DM_2045                     0x37FD</span>
<span class="cp">#define WM2200_DSP1_DM_2046                     0x37FE</span>
<span class="cp">#define WM2200_DSP1_DM_2047                     0x37FF</span>
<span class="cp">#define WM2200_DSP1_PM_0                        0x3800</span>
<span class="cp">#define WM2200_DSP1_PM_1                        0x3801</span>
<span class="cp">#define WM2200_DSP1_PM_2                        0x3802</span>
<span class="cp">#define WM2200_DSP1_PM_3                        0x3803</span>
<span class="cp">#define WM2200_DSP1_PM_4                        0x3804</span>
<span class="cp">#define WM2200_DSP1_PM_5                        0x3805</span>
<span class="cp">#define WM2200_DSP1_PM_762                      0x3AFA</span>
<span class="cp">#define WM2200_DSP1_PM_763                      0x3AFB</span>
<span class="cp">#define WM2200_DSP1_PM_764                      0x3AFC</span>
<span class="cp">#define WM2200_DSP1_PM_765                      0x3AFD</span>
<span class="cp">#define WM2200_DSP1_PM_766                      0x3AFE</span>
<span class="cp">#define WM2200_DSP1_PM_767                      0x3AFF</span>
<span class="cp">#define WM2200_DSP1_ZM_0                        0x3C00</span>
<span class="cp">#define WM2200_DSP1_ZM_1                        0x3C01</span>
<span class="cp">#define WM2200_DSP1_ZM_2                        0x3C02</span>
<span class="cp">#define WM2200_DSP1_ZM_3                        0x3C03</span>
<span class="cp">#define WM2200_DSP1_ZM_1020                     0x3FFC</span>
<span class="cp">#define WM2200_DSP1_ZM_1021                     0x3FFD</span>
<span class="cp">#define WM2200_DSP1_ZM_1022                     0x3FFE</span>
<span class="cp">#define WM2200_DSP1_ZM_1023                     0x3FFF</span>
<span class="cp">#define WM2200_DSP2_DM_0                        0x4000</span>
<span class="cp">#define WM2200_DSP2_DM_1                        0x4001</span>
<span class="cp">#define WM2200_DSP2_DM_2                        0x4002</span>
<span class="cp">#define WM2200_DSP2_DM_3                        0x4003</span>
<span class="cp">#define WM2200_DSP2_DM_2044                     0x47FC</span>
<span class="cp">#define WM2200_DSP2_DM_2045                     0x47FD</span>
<span class="cp">#define WM2200_DSP2_DM_2046                     0x47FE</span>
<span class="cp">#define WM2200_DSP2_DM_2047                     0x47FF</span>
<span class="cp">#define WM2200_DSP2_PM_0                        0x4800</span>
<span class="cp">#define WM2200_DSP2_PM_1                        0x4801</span>
<span class="cp">#define WM2200_DSP2_PM_2                        0x4802</span>
<span class="cp">#define WM2200_DSP2_PM_3                        0x4803</span>
<span class="cp">#define WM2200_DSP2_PM_4                        0x4804</span>
<span class="cp">#define WM2200_DSP2_PM_5                        0x4805</span>
<span class="cp">#define WM2200_DSP2_PM_762                      0x4AFA</span>
<span class="cp">#define WM2200_DSP2_PM_763                      0x4AFB</span>
<span class="cp">#define WM2200_DSP2_PM_764                      0x4AFC</span>
<span class="cp">#define WM2200_DSP2_PM_765                      0x4AFD</span>
<span class="cp">#define WM2200_DSP2_PM_766                      0x4AFE</span>
<span class="cp">#define WM2200_DSP2_PM_767                      0x4AFF</span>
<span class="cp">#define WM2200_DSP2_ZM_0                        0x4C00</span>
<span class="cp">#define WM2200_DSP2_ZM_1                        0x4C01</span>
<span class="cp">#define WM2200_DSP2_ZM_2                        0x4C02</span>
<span class="cp">#define WM2200_DSP2_ZM_3                        0x4C03</span>
<span class="cp">#define WM2200_DSP2_ZM_1020                     0x4FFC</span>
<span class="cp">#define WM2200_DSP2_ZM_1021                     0x4FFD</span>
<span class="cp">#define WM2200_DSP2_ZM_1022                     0x4FFE</span>
<span class="cp">#define WM2200_DSP2_ZM_1023                     0x4FFF</span>

<span class="cp">#define WM2200_REGISTER_COUNT                   494</span>
<span class="cp">#define WM2200_MAX_REGISTER                     0x4FFF</span>

<span class="cm">/*</span>
<span class="cm"> * Field Definitions.</span>
<span class="cm"> */</span>

<span class="cm">/*</span>
<span class="cm"> * R0 (0x00) - software reset</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_SW_RESET_CHIP_ID1_MASK           0xFFFF  </span><span class="cm">/* SW_RESET_CHIP_ID1 - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_SW_RESET_CHIP_ID1_SHIFT               0  </span><span class="cm">/* SW_RESET_CHIP_ID1 - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_SW_RESET_CHIP_ID1_WIDTH              16  </span><span class="cm">/* SW_RESET_CHIP_ID1 - [15:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1 (0x01) - Device Revision</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_DEVICE_REVISION_MASK             0x000F  </span><span class="cm">/* DEVICE_REVISION - [3:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_DEVICE_REVISION_SHIFT                 0  </span><span class="cm">/* DEVICE_REVISION - [3:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_DEVICE_REVISION_WIDTH                 4  </span><span class="cm">/* DEVICE_REVISION - [3:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R11 (0x0B) - Tone Generator 1</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_TONE_ENA                         0x0001  </span><span class="cm">/* TONE_ENA */</span><span class="cp"></span>
<span class="cp">#define WM2200_TONE_ENA_MASK                    0x0001  </span><span class="cm">/* TONE_ENA */</span><span class="cp"></span>
<span class="cp">#define WM2200_TONE_ENA_SHIFT                        0  </span><span class="cm">/* TONE_ENA */</span><span class="cp"></span>
<span class="cp">#define WM2200_TONE_ENA_WIDTH                        1  </span><span class="cm">/* TONE_ENA */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R258 (0x102) - Clocking 3</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_SYSCLK_FREQ_MASK                 0x0700  </span><span class="cm">/* SYSCLK_FREQ - [10:8] */</span><span class="cp"></span>
<span class="cp">#define WM2200_SYSCLK_FREQ_SHIFT                     8  </span><span class="cm">/* SYSCLK_FREQ - [10:8] */</span><span class="cp"></span>
<span class="cp">#define WM2200_SYSCLK_FREQ_WIDTH                     3  </span><span class="cm">/* SYSCLK_FREQ - [10:8] */</span><span class="cp"></span>
<span class="cp">#define WM2200_SYSCLK_ENA                       0x0040  </span><span class="cm">/* SYSCLK_ENA */</span><span class="cp"></span>
<span class="cp">#define WM2200_SYSCLK_ENA_MASK                  0x0040  </span><span class="cm">/* SYSCLK_ENA */</span><span class="cp"></span>
<span class="cp">#define WM2200_SYSCLK_ENA_SHIFT                      6  </span><span class="cm">/* SYSCLK_ENA */</span><span class="cp"></span>
<span class="cp">#define WM2200_SYSCLK_ENA_WIDTH                      1  </span><span class="cm">/* SYSCLK_ENA */</span><span class="cp"></span>
<span class="cp">#define WM2200_SYSCLK_SRC_MASK                  0x000F  </span><span class="cm">/* SYSCLK_SRC - [3:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_SYSCLK_SRC_SHIFT                      0  </span><span class="cm">/* SYSCLK_SRC - [3:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_SYSCLK_SRC_WIDTH                      4  </span><span class="cm">/* SYSCLK_SRC - [3:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R259 (0x103) - Clocking 4</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_SAMPLE_RATE_1_MASK               0x001F  </span><span class="cm">/* SAMPLE_RATE_1 - [4:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_SAMPLE_RATE_1_SHIFT                   0  </span><span class="cm">/* SAMPLE_RATE_1 - [4:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_SAMPLE_RATE_1_WIDTH                   5  </span><span class="cm">/* SAMPLE_RATE_1 - [4:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R273 (0x111) - FLL Control 1</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_FLL_ENA                          0x0001  </span><span class="cm">/* FLL_ENA */</span><span class="cp"></span>
<span class="cp">#define WM2200_FLL_ENA_MASK                     0x0001  </span><span class="cm">/* FLL_ENA */</span><span class="cp"></span>
<span class="cp">#define WM2200_FLL_ENA_SHIFT                         0  </span><span class="cm">/* FLL_ENA */</span><span class="cp"></span>
<span class="cp">#define WM2200_FLL_ENA_WIDTH                         1  </span><span class="cm">/* FLL_ENA */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R274 (0x112) - FLL Control 2</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_FLL_OUTDIV_MASK                  0x3F00  </span><span class="cm">/* FLL_OUTDIV - [13:8] */</span><span class="cp"></span>
<span class="cp">#define WM2200_FLL_OUTDIV_SHIFT                      8  </span><span class="cm">/* FLL_OUTDIV - [13:8] */</span><span class="cp"></span>
<span class="cp">#define WM2200_FLL_OUTDIV_WIDTH                      6  </span><span class="cm">/* FLL_OUTDIV - [13:8] */</span><span class="cp"></span>
<span class="cp">#define WM2200_FLL_FRATIO_MASK                  0x0007  </span><span class="cm">/* FLL_FRATIO - [2:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_FLL_FRATIO_SHIFT                      0  </span><span class="cm">/* FLL_FRATIO - [2:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_FLL_FRATIO_WIDTH                      3  </span><span class="cm">/* FLL_FRATIO - [2:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R275 (0x113) - FLL Control 3</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_FLL_FRACN_ENA                    0x0001  </span><span class="cm">/* FLL_FRACN_ENA */</span><span class="cp"></span>
<span class="cp">#define WM2200_FLL_FRACN_ENA_MASK               0x0001  </span><span class="cm">/* FLL_FRACN_ENA */</span><span class="cp"></span>
<span class="cp">#define WM2200_FLL_FRACN_ENA_SHIFT                   0  </span><span class="cm">/* FLL_FRACN_ENA */</span><span class="cp"></span>
<span class="cp">#define WM2200_FLL_FRACN_ENA_WIDTH                   1  </span><span class="cm">/* FLL_FRACN_ENA */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R276 (0x114) - FLL Control 4</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_FLL_THETA_MASK                   0xFFFF  </span><span class="cm">/* FLL_THETA - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_FLL_THETA_SHIFT                       0  </span><span class="cm">/* FLL_THETA - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_FLL_THETA_WIDTH                      16  </span><span class="cm">/* FLL_THETA - [15:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R278 (0x116) - FLL Control 6</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_FLL_N_MASK                       0x03FF  </span><span class="cm">/* FLL_N - [9:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_FLL_N_SHIFT                           0  </span><span class="cm">/* FLL_N - [9:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_FLL_N_WIDTH                          10  </span><span class="cm">/* FLL_N - [9:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R279 (0x117) - FLL Control 7</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_FLL_CLK_REF_DIV_MASK             0x0030  </span><span class="cm">/* FLL_CLK_REF_DIV - [5:4] */</span><span class="cp"></span>
<span class="cp">#define WM2200_FLL_CLK_REF_DIV_SHIFT                 4  </span><span class="cm">/* FLL_CLK_REF_DIV - [5:4] */</span><span class="cp"></span>
<span class="cp">#define WM2200_FLL_CLK_REF_DIV_WIDTH                 2  </span><span class="cm">/* FLL_CLK_REF_DIV - [5:4] */</span><span class="cp"></span>
<span class="cp">#define WM2200_FLL_CLK_REF_SRC_MASK             0x0003  </span><span class="cm">/* FLL_CLK_REF_SRC - [1:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_FLL_CLK_REF_SRC_SHIFT                 0  </span><span class="cm">/* FLL_CLK_REF_SRC - [1:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_FLL_CLK_REF_SRC_WIDTH                 2  </span><span class="cm">/* FLL_CLK_REF_SRC - [1:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R281 (0x119) - FLL EFS 1</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_FLL_LAMBDA_MASK                  0xFFFF  </span><span class="cm">/* FLL_LAMBDA - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_FLL_LAMBDA_SHIFT                      0  </span><span class="cm">/* FLL_LAMBDA - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_FLL_LAMBDA_WIDTH                     16  </span><span class="cm">/* FLL_LAMBDA - [15:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R282 (0x11A) - FLL EFS 2</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_FLL_EFS_ENA                      0x0001  </span><span class="cm">/* FLL_EFS_ENA */</span><span class="cp"></span>
<span class="cp">#define WM2200_FLL_EFS_ENA_MASK                 0x0001  </span><span class="cm">/* FLL_EFS_ENA */</span><span class="cp"></span>
<span class="cp">#define WM2200_FLL_EFS_ENA_SHIFT                     0  </span><span class="cm">/* FLL_EFS_ENA */</span><span class="cp"></span>
<span class="cp">#define WM2200_FLL_EFS_ENA_WIDTH                     1  </span><span class="cm">/* FLL_EFS_ENA */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R512 (0x200) - Mic Charge Pump 1</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_CPMIC_BYPASS_MODE                0x0020  </span><span class="cm">/* CPMIC_BYPASS_MODE */</span><span class="cp"></span>
<span class="cp">#define WM2200_CPMIC_BYPASS_MODE_MASK           0x0020  </span><span class="cm">/* CPMIC_BYPASS_MODE */</span><span class="cp"></span>
<span class="cp">#define WM2200_CPMIC_BYPASS_MODE_SHIFT               5  </span><span class="cm">/* CPMIC_BYPASS_MODE */</span><span class="cp"></span>
<span class="cp">#define WM2200_CPMIC_BYPASS_MODE_WIDTH               1  </span><span class="cm">/* CPMIC_BYPASS_MODE */</span><span class="cp"></span>
<span class="cp">#define WM2200_CPMIC_ENA                        0x0001  </span><span class="cm">/* CPMIC_ENA */</span><span class="cp"></span>
<span class="cp">#define WM2200_CPMIC_ENA_MASK                   0x0001  </span><span class="cm">/* CPMIC_ENA */</span><span class="cp"></span>
<span class="cp">#define WM2200_CPMIC_ENA_SHIFT                       0  </span><span class="cm">/* CPMIC_ENA */</span><span class="cp"></span>
<span class="cp">#define WM2200_CPMIC_ENA_WIDTH                       1  </span><span class="cm">/* CPMIC_ENA */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R513 (0x201) - Mic Charge Pump 2</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_CPMIC_LDO_VSEL_OVERRIDE_MASK     0xF800  </span><span class="cm">/* CPMIC_LDO_VSEL_OVERRIDE - [15:11] */</span><span class="cp"></span>
<span class="cp">#define WM2200_CPMIC_LDO_VSEL_OVERRIDE_SHIFT        11  </span><span class="cm">/* CPMIC_LDO_VSEL_OVERRIDE - [15:11] */</span><span class="cp"></span>
<span class="cp">#define WM2200_CPMIC_LDO_VSEL_OVERRIDE_WIDTH         5  </span><span class="cm">/* CPMIC_LDO_VSEL_OVERRIDE - [15:11] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R514 (0x202) - DM Charge Pump 1</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_CPDM_ENA                         0x0001  </span><span class="cm">/* CPDM_ENA */</span><span class="cp"></span>
<span class="cp">#define WM2200_CPDM_ENA_MASK                    0x0001  </span><span class="cm">/* CPDM_ENA */</span><span class="cp"></span>
<span class="cp">#define WM2200_CPDM_ENA_SHIFT                        0  </span><span class="cm">/* CPDM_ENA */</span><span class="cp"></span>
<span class="cp">#define WM2200_CPDM_ENA_WIDTH                        1  </span><span class="cm">/* CPDM_ENA */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R524 (0x20C) - Mic Bias Ctrl 1</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_MICB1_DISCH                      0x0040  </span><span class="cm">/* MICB1_DISCH */</span><span class="cp"></span>
<span class="cp">#define WM2200_MICB1_DISCH_MASK                 0x0040  </span><span class="cm">/* MICB1_DISCH */</span><span class="cp"></span>
<span class="cp">#define WM2200_MICB1_DISCH_SHIFT                     6  </span><span class="cm">/* MICB1_DISCH */</span><span class="cp"></span>
<span class="cp">#define WM2200_MICB1_DISCH_WIDTH                     1  </span><span class="cm">/* MICB1_DISCH */</span><span class="cp"></span>
<span class="cp">#define WM2200_MICB1_RATE                       0x0020  </span><span class="cm">/* MICB1_RATE */</span><span class="cp"></span>
<span class="cp">#define WM2200_MICB1_RATE_MASK                  0x0020  </span><span class="cm">/* MICB1_RATE */</span><span class="cp"></span>
<span class="cp">#define WM2200_MICB1_RATE_SHIFT                      5  </span><span class="cm">/* MICB1_RATE */</span><span class="cp"></span>
<span class="cp">#define WM2200_MICB1_RATE_WIDTH                      1  </span><span class="cm">/* MICB1_RATE */</span><span class="cp"></span>
<span class="cp">#define WM2200_MICB1_LVL_MASK                   0x001C  </span><span class="cm">/* MICB1_LVL - [4:2] */</span><span class="cp"></span>
<span class="cp">#define WM2200_MICB1_LVL_SHIFT                       2  </span><span class="cm">/* MICB1_LVL - [4:2] */</span><span class="cp"></span>
<span class="cp">#define WM2200_MICB1_LVL_WIDTH                       3  </span><span class="cm">/* MICB1_LVL - [4:2] */</span><span class="cp"></span>
<span class="cp">#define WM2200_MICB1_MODE                       0x0002  </span><span class="cm">/* MICB1_MODE */</span><span class="cp"></span>
<span class="cp">#define WM2200_MICB1_MODE_MASK                  0x0002  </span><span class="cm">/* MICB1_MODE */</span><span class="cp"></span>
<span class="cp">#define WM2200_MICB1_MODE_SHIFT                      1  </span><span class="cm">/* MICB1_MODE */</span><span class="cp"></span>
<span class="cp">#define WM2200_MICB1_MODE_WIDTH                      1  </span><span class="cm">/* MICB1_MODE */</span><span class="cp"></span>
<span class="cp">#define WM2200_MICB1_ENA                        0x0001  </span><span class="cm">/* MICB1_ENA */</span><span class="cp"></span>
<span class="cp">#define WM2200_MICB1_ENA_MASK                   0x0001  </span><span class="cm">/* MICB1_ENA */</span><span class="cp"></span>
<span class="cp">#define WM2200_MICB1_ENA_SHIFT                       0  </span><span class="cm">/* MICB1_ENA */</span><span class="cp"></span>
<span class="cp">#define WM2200_MICB1_ENA_WIDTH                       1  </span><span class="cm">/* MICB1_ENA */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R525 (0x20D) - Mic Bias Ctrl 2</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_MICB2_DISCH                      0x0040  </span><span class="cm">/* MICB2_DISCH */</span><span class="cp"></span>
<span class="cp">#define WM2200_MICB2_DISCH_MASK                 0x0040  </span><span class="cm">/* MICB2_DISCH */</span><span class="cp"></span>
<span class="cp">#define WM2200_MICB2_DISCH_SHIFT                     6  </span><span class="cm">/* MICB2_DISCH */</span><span class="cp"></span>
<span class="cp">#define WM2200_MICB2_DISCH_WIDTH                     1  </span><span class="cm">/* MICB2_DISCH */</span><span class="cp"></span>
<span class="cp">#define WM2200_MICB2_RATE                       0x0020  </span><span class="cm">/* MICB2_RATE */</span><span class="cp"></span>
<span class="cp">#define WM2200_MICB2_RATE_MASK                  0x0020  </span><span class="cm">/* MICB2_RATE */</span><span class="cp"></span>
<span class="cp">#define WM2200_MICB2_RATE_SHIFT                      5  </span><span class="cm">/* MICB2_RATE */</span><span class="cp"></span>
<span class="cp">#define WM2200_MICB2_RATE_WIDTH                      1  </span><span class="cm">/* MICB2_RATE */</span><span class="cp"></span>
<span class="cp">#define WM2200_MICB2_LVL_MASK                   0x001C  </span><span class="cm">/* MICB2_LVL - [4:2] */</span><span class="cp"></span>
<span class="cp">#define WM2200_MICB2_LVL_SHIFT                       2  </span><span class="cm">/* MICB2_LVL - [4:2] */</span><span class="cp"></span>
<span class="cp">#define WM2200_MICB2_LVL_WIDTH                       3  </span><span class="cm">/* MICB2_LVL - [4:2] */</span><span class="cp"></span>
<span class="cp">#define WM2200_MICB2_MODE                       0x0002  </span><span class="cm">/* MICB2_MODE */</span><span class="cp"></span>
<span class="cp">#define WM2200_MICB2_MODE_MASK                  0x0002  </span><span class="cm">/* MICB2_MODE */</span><span class="cp"></span>
<span class="cp">#define WM2200_MICB2_MODE_SHIFT                      1  </span><span class="cm">/* MICB2_MODE */</span><span class="cp"></span>
<span class="cp">#define WM2200_MICB2_MODE_WIDTH                      1  </span><span class="cm">/* MICB2_MODE */</span><span class="cp"></span>
<span class="cp">#define WM2200_MICB2_ENA                        0x0001  </span><span class="cm">/* MICB2_ENA */</span><span class="cp"></span>
<span class="cp">#define WM2200_MICB2_ENA_MASK                   0x0001  </span><span class="cm">/* MICB2_ENA */</span><span class="cp"></span>
<span class="cp">#define WM2200_MICB2_ENA_SHIFT                       0  </span><span class="cm">/* MICB2_ENA */</span><span class="cp"></span>
<span class="cp">#define WM2200_MICB2_ENA_WIDTH                       1  </span><span class="cm">/* MICB2_ENA */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R527 (0x20F) - Ear Piece Ctrl 1</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_EPD_LP_ENA                       0x4000  </span><span class="cm">/* EPD_LP_ENA */</span><span class="cp"></span>
<span class="cp">#define WM2200_EPD_LP_ENA_MASK                  0x4000  </span><span class="cm">/* EPD_LP_ENA */</span><span class="cp"></span>
<span class="cp">#define WM2200_EPD_LP_ENA_SHIFT                     14  </span><span class="cm">/* EPD_LP_ENA */</span><span class="cp"></span>
<span class="cp">#define WM2200_EPD_LP_ENA_WIDTH                      1  </span><span class="cm">/* EPD_LP_ENA */</span><span class="cp"></span>
<span class="cp">#define WM2200_EPD_OUTP_LP_ENA                  0x2000  </span><span class="cm">/* EPD_OUTP_LP_ENA */</span><span class="cp"></span>
<span class="cp">#define WM2200_EPD_OUTP_LP_ENA_MASK             0x2000  </span><span class="cm">/* EPD_OUTP_LP_ENA */</span><span class="cp"></span>
<span class="cp">#define WM2200_EPD_OUTP_LP_ENA_SHIFT                13  </span><span class="cm">/* EPD_OUTP_LP_ENA */</span><span class="cp"></span>
<span class="cp">#define WM2200_EPD_OUTP_LP_ENA_WIDTH                 1  </span><span class="cm">/* EPD_OUTP_LP_ENA */</span><span class="cp"></span>
<span class="cp">#define WM2200_EPD_RMV_SHRT_LP                  0x1000  </span><span class="cm">/* EPD_RMV_SHRT_LP */</span><span class="cp"></span>
<span class="cp">#define WM2200_EPD_RMV_SHRT_LP_MASK             0x1000  </span><span class="cm">/* EPD_RMV_SHRT_LP */</span><span class="cp"></span>
<span class="cp">#define WM2200_EPD_RMV_SHRT_LP_SHIFT                12  </span><span class="cm">/* EPD_RMV_SHRT_LP */</span><span class="cp"></span>
<span class="cp">#define WM2200_EPD_RMV_SHRT_LP_WIDTH                 1  </span><span class="cm">/* EPD_RMV_SHRT_LP */</span><span class="cp"></span>
<span class="cp">#define WM2200_EPD_LN_ENA                       0x0800  </span><span class="cm">/* EPD_LN_ENA */</span><span class="cp"></span>
<span class="cp">#define WM2200_EPD_LN_ENA_MASK                  0x0800  </span><span class="cm">/* EPD_LN_ENA */</span><span class="cp"></span>
<span class="cp">#define WM2200_EPD_LN_ENA_SHIFT                     11  </span><span class="cm">/* EPD_LN_ENA */</span><span class="cp"></span>
<span class="cp">#define WM2200_EPD_LN_ENA_WIDTH                      1  </span><span class="cm">/* EPD_LN_ENA */</span><span class="cp"></span>
<span class="cp">#define WM2200_EPD_OUTP_LN_ENA                  0x0400  </span><span class="cm">/* EPD_OUTP_LN_ENA */</span><span class="cp"></span>
<span class="cp">#define WM2200_EPD_OUTP_LN_ENA_MASK             0x0400  </span><span class="cm">/* EPD_OUTP_LN_ENA */</span><span class="cp"></span>
<span class="cp">#define WM2200_EPD_OUTP_LN_ENA_SHIFT                10  </span><span class="cm">/* EPD_OUTP_LN_ENA */</span><span class="cp"></span>
<span class="cp">#define WM2200_EPD_OUTP_LN_ENA_WIDTH                 1  </span><span class="cm">/* EPD_OUTP_LN_ENA */</span><span class="cp"></span>
<span class="cp">#define WM2200_EPD_RMV_SHRT_LN                  0x0200  </span><span class="cm">/* EPD_RMV_SHRT_LN */</span><span class="cp"></span>
<span class="cp">#define WM2200_EPD_RMV_SHRT_LN_MASK             0x0200  </span><span class="cm">/* EPD_RMV_SHRT_LN */</span><span class="cp"></span>
<span class="cp">#define WM2200_EPD_RMV_SHRT_LN_SHIFT                 9  </span><span class="cm">/* EPD_RMV_SHRT_LN */</span><span class="cp"></span>
<span class="cp">#define WM2200_EPD_RMV_SHRT_LN_WIDTH                 1  </span><span class="cm">/* EPD_RMV_SHRT_LN */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R528 (0x210) - Ear Piece Ctrl 2</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_EPD_RP_ENA                       0x4000  </span><span class="cm">/* EPD_RP_ENA */</span><span class="cp"></span>
<span class="cp">#define WM2200_EPD_RP_ENA_MASK                  0x4000  </span><span class="cm">/* EPD_RP_ENA */</span><span class="cp"></span>
<span class="cp">#define WM2200_EPD_RP_ENA_SHIFT                     14  </span><span class="cm">/* EPD_RP_ENA */</span><span class="cp"></span>
<span class="cp">#define WM2200_EPD_RP_ENA_WIDTH                      1  </span><span class="cm">/* EPD_RP_ENA */</span><span class="cp"></span>
<span class="cp">#define WM2200_EPD_OUTP_RP_ENA                  0x2000  </span><span class="cm">/* EPD_OUTP_RP_ENA */</span><span class="cp"></span>
<span class="cp">#define WM2200_EPD_OUTP_RP_ENA_MASK             0x2000  </span><span class="cm">/* EPD_OUTP_RP_ENA */</span><span class="cp"></span>
<span class="cp">#define WM2200_EPD_OUTP_RP_ENA_SHIFT                13  </span><span class="cm">/* EPD_OUTP_RP_ENA */</span><span class="cp"></span>
<span class="cp">#define WM2200_EPD_OUTP_RP_ENA_WIDTH                 1  </span><span class="cm">/* EPD_OUTP_RP_ENA */</span><span class="cp"></span>
<span class="cp">#define WM2200_EPD_RMV_SHRT_RP                  0x1000  </span><span class="cm">/* EPD_RMV_SHRT_RP */</span><span class="cp"></span>
<span class="cp">#define WM2200_EPD_RMV_SHRT_RP_MASK             0x1000  </span><span class="cm">/* EPD_RMV_SHRT_RP */</span><span class="cp"></span>
<span class="cp">#define WM2200_EPD_RMV_SHRT_RP_SHIFT                12  </span><span class="cm">/* EPD_RMV_SHRT_RP */</span><span class="cp"></span>
<span class="cp">#define WM2200_EPD_RMV_SHRT_RP_WIDTH                 1  </span><span class="cm">/* EPD_RMV_SHRT_RP */</span><span class="cp"></span>
<span class="cp">#define WM2200_EPD_RN_ENA                       0x0800  </span><span class="cm">/* EPD_RN_ENA */</span><span class="cp"></span>
<span class="cp">#define WM2200_EPD_RN_ENA_MASK                  0x0800  </span><span class="cm">/* EPD_RN_ENA */</span><span class="cp"></span>
<span class="cp">#define WM2200_EPD_RN_ENA_SHIFT                     11  </span><span class="cm">/* EPD_RN_ENA */</span><span class="cp"></span>
<span class="cp">#define WM2200_EPD_RN_ENA_WIDTH                      1  </span><span class="cm">/* EPD_RN_ENA */</span><span class="cp"></span>
<span class="cp">#define WM2200_EPD_OUTP_RN_ENA                  0x0400  </span><span class="cm">/* EPD_OUTP_RN_ENA */</span><span class="cp"></span>
<span class="cp">#define WM2200_EPD_OUTP_RN_ENA_MASK             0x0400  </span><span class="cm">/* EPD_OUTP_RN_ENA */</span><span class="cp"></span>
<span class="cp">#define WM2200_EPD_OUTP_RN_ENA_SHIFT                10  </span><span class="cm">/* EPD_OUTP_RN_ENA */</span><span class="cp"></span>
<span class="cp">#define WM2200_EPD_OUTP_RN_ENA_WIDTH                 1  </span><span class="cm">/* EPD_OUTP_RN_ENA */</span><span class="cp"></span>
<span class="cp">#define WM2200_EPD_RMV_SHRT_RN                  0x0200  </span><span class="cm">/* EPD_RMV_SHRT_RN */</span><span class="cp"></span>
<span class="cp">#define WM2200_EPD_RMV_SHRT_RN_MASK             0x0200  </span><span class="cm">/* EPD_RMV_SHRT_RN */</span><span class="cp"></span>
<span class="cp">#define WM2200_EPD_RMV_SHRT_RN_SHIFT                 9  </span><span class="cm">/* EPD_RMV_SHRT_RN */</span><span class="cp"></span>
<span class="cp">#define WM2200_EPD_RMV_SHRT_RN_WIDTH                 1  </span><span class="cm">/* EPD_RMV_SHRT_RN */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R769 (0x301) - Input Enables</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_IN3L_ENA                         0x0020  </span><span class="cm">/* IN3L_ENA */</span><span class="cp"></span>
<span class="cp">#define WM2200_IN3L_ENA_MASK                    0x0020  </span><span class="cm">/* IN3L_ENA */</span><span class="cp"></span>
<span class="cp">#define WM2200_IN3L_ENA_SHIFT                        5  </span><span class="cm">/* IN3L_ENA */</span><span class="cp"></span>
<span class="cp">#define WM2200_IN3L_ENA_WIDTH                        1  </span><span class="cm">/* IN3L_ENA */</span><span class="cp"></span>
<span class="cp">#define WM2200_IN3R_ENA                         0x0010  </span><span class="cm">/* IN3R_ENA */</span><span class="cp"></span>
<span class="cp">#define WM2200_IN3R_ENA_MASK                    0x0010  </span><span class="cm">/* IN3R_ENA */</span><span class="cp"></span>
<span class="cp">#define WM2200_IN3R_ENA_SHIFT                        4  </span><span class="cm">/* IN3R_ENA */</span><span class="cp"></span>
<span class="cp">#define WM2200_IN3R_ENA_WIDTH                        1  </span><span class="cm">/* IN3R_ENA */</span><span class="cp"></span>
<span class="cp">#define WM2200_IN2L_ENA                         0x0008  </span><span class="cm">/* IN2L_ENA */</span><span class="cp"></span>
<span class="cp">#define WM2200_IN2L_ENA_MASK                    0x0008  </span><span class="cm">/* IN2L_ENA */</span><span class="cp"></span>
<span class="cp">#define WM2200_IN2L_ENA_SHIFT                        3  </span><span class="cm">/* IN2L_ENA */</span><span class="cp"></span>
<span class="cp">#define WM2200_IN2L_ENA_WIDTH                        1  </span><span class="cm">/* IN2L_ENA */</span><span class="cp"></span>
<span class="cp">#define WM2200_IN2R_ENA                         0x0004  </span><span class="cm">/* IN2R_ENA */</span><span class="cp"></span>
<span class="cp">#define WM2200_IN2R_ENA_MASK                    0x0004  </span><span class="cm">/* IN2R_ENA */</span><span class="cp"></span>
<span class="cp">#define WM2200_IN2R_ENA_SHIFT                        2  </span><span class="cm">/* IN2R_ENA */</span><span class="cp"></span>
<span class="cp">#define WM2200_IN2R_ENA_WIDTH                        1  </span><span class="cm">/* IN2R_ENA */</span><span class="cp"></span>
<span class="cp">#define WM2200_IN1L_ENA                         0x0002  </span><span class="cm">/* IN1L_ENA */</span><span class="cp"></span>
<span class="cp">#define WM2200_IN1L_ENA_MASK                    0x0002  </span><span class="cm">/* IN1L_ENA */</span><span class="cp"></span>
<span class="cp">#define WM2200_IN1L_ENA_SHIFT                        1  </span><span class="cm">/* IN1L_ENA */</span><span class="cp"></span>
<span class="cp">#define WM2200_IN1L_ENA_WIDTH                        1  </span><span class="cm">/* IN1L_ENA */</span><span class="cp"></span>
<span class="cp">#define WM2200_IN1R_ENA                         0x0001  </span><span class="cm">/* IN1R_ENA */</span><span class="cp"></span>
<span class="cp">#define WM2200_IN1R_ENA_MASK                    0x0001  </span><span class="cm">/* IN1R_ENA */</span><span class="cp"></span>
<span class="cp">#define WM2200_IN1R_ENA_SHIFT                        0  </span><span class="cm">/* IN1R_ENA */</span><span class="cp"></span>
<span class="cp">#define WM2200_IN1R_ENA_WIDTH                        1  </span><span class="cm">/* IN1R_ENA */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R770 (0x302) - IN1L Control</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_IN1_OSR                          0x2000  </span><span class="cm">/* IN1_OSR */</span><span class="cp"></span>
<span class="cp">#define WM2200_IN1_OSR_MASK                     0x2000  </span><span class="cm">/* IN1_OSR */</span><span class="cp"></span>
<span class="cp">#define WM2200_IN1_OSR_SHIFT                        13  </span><span class="cm">/* IN1_OSR */</span><span class="cp"></span>
<span class="cp">#define WM2200_IN1_OSR_WIDTH                         1  </span><span class="cm">/* IN1_OSR */</span><span class="cp"></span>
<span class="cp">#define WM2200_IN1_DMIC_SUP_MASK                0x1800  </span><span class="cm">/* IN1_DMIC_SUP - [12:11] */</span><span class="cp"></span>
<span class="cp">#define WM2200_IN1_DMIC_SUP_SHIFT                   11  </span><span class="cm">/* IN1_DMIC_SUP - [12:11] */</span><span class="cp"></span>
<span class="cp">#define WM2200_IN1_DMIC_SUP_WIDTH                    2  </span><span class="cm">/* IN1_DMIC_SUP - [12:11] */</span><span class="cp"></span>
<span class="cp">#define WM2200_IN1_MODE_MASK                    0x0600  </span><span class="cm">/* IN1_MODE - [10:9] */</span><span class="cp"></span>
<span class="cp">#define WM2200_IN1_MODE_SHIFT                        9  </span><span class="cm">/* IN1_MODE - [10:9] */</span><span class="cp"></span>
<span class="cp">#define WM2200_IN1_MODE_WIDTH                        2  </span><span class="cm">/* IN1_MODE - [10:9] */</span><span class="cp"></span>
<span class="cp">#define WM2200_IN1L_PGA_VOL_MASK                0x00FE  </span><span class="cm">/* IN1L_PGA_VOL - [7:1] */</span><span class="cp"></span>
<span class="cp">#define WM2200_IN1L_PGA_VOL_SHIFT                    1  </span><span class="cm">/* IN1L_PGA_VOL - [7:1] */</span><span class="cp"></span>
<span class="cp">#define WM2200_IN1L_PGA_VOL_WIDTH                    7  </span><span class="cm">/* IN1L_PGA_VOL - [7:1] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R771 (0x303) - IN1R Control</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_IN1R_PGA_VOL_MASK                0x00FE  </span><span class="cm">/* IN1R_PGA_VOL - [7:1] */</span><span class="cp"></span>
<span class="cp">#define WM2200_IN1R_PGA_VOL_SHIFT                    1  </span><span class="cm">/* IN1R_PGA_VOL - [7:1] */</span><span class="cp"></span>
<span class="cp">#define WM2200_IN1R_PGA_VOL_WIDTH                    7  </span><span class="cm">/* IN1R_PGA_VOL - [7:1] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R772 (0x304) - IN2L Control</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_IN2_OSR                          0x2000  </span><span class="cm">/* IN2_OSR */</span><span class="cp"></span>
<span class="cp">#define WM2200_IN2_OSR_MASK                     0x2000  </span><span class="cm">/* IN2_OSR */</span><span class="cp"></span>
<span class="cp">#define WM2200_IN2_OSR_SHIFT                        13  </span><span class="cm">/* IN2_OSR */</span><span class="cp"></span>
<span class="cp">#define WM2200_IN2_OSR_WIDTH                         1  </span><span class="cm">/* IN2_OSR */</span><span class="cp"></span>
<span class="cp">#define WM2200_IN2_DMIC_SUP_MASK                0x1800  </span><span class="cm">/* IN2_DMIC_SUP - [12:11] */</span><span class="cp"></span>
<span class="cp">#define WM2200_IN2_DMIC_SUP_SHIFT                   11  </span><span class="cm">/* IN2_DMIC_SUP - [12:11] */</span><span class="cp"></span>
<span class="cp">#define WM2200_IN2_DMIC_SUP_WIDTH                    2  </span><span class="cm">/* IN2_DMIC_SUP - [12:11] */</span><span class="cp"></span>
<span class="cp">#define WM2200_IN2_MODE_MASK                    0x0600  </span><span class="cm">/* IN2_MODE - [10:9] */</span><span class="cp"></span>
<span class="cp">#define WM2200_IN2_MODE_SHIFT                        9  </span><span class="cm">/* IN2_MODE - [10:9] */</span><span class="cp"></span>
<span class="cp">#define WM2200_IN2_MODE_WIDTH                        2  </span><span class="cm">/* IN2_MODE - [10:9] */</span><span class="cp"></span>
<span class="cp">#define WM2200_IN2L_PGA_VOL_MASK                0x00FE  </span><span class="cm">/* IN2L_PGA_VOL - [7:1] */</span><span class="cp"></span>
<span class="cp">#define WM2200_IN2L_PGA_VOL_SHIFT                    1  </span><span class="cm">/* IN2L_PGA_VOL - [7:1] */</span><span class="cp"></span>
<span class="cp">#define WM2200_IN2L_PGA_VOL_WIDTH                    7  </span><span class="cm">/* IN2L_PGA_VOL - [7:1] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R773 (0x305) - IN2R Control</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_IN2R_PGA_VOL_MASK                0x00FE  </span><span class="cm">/* IN2R_PGA_VOL - [7:1] */</span><span class="cp"></span>
<span class="cp">#define WM2200_IN2R_PGA_VOL_SHIFT                    1  </span><span class="cm">/* IN2R_PGA_VOL - [7:1] */</span><span class="cp"></span>
<span class="cp">#define WM2200_IN2R_PGA_VOL_WIDTH                    7  </span><span class="cm">/* IN2R_PGA_VOL - [7:1] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R774 (0x306) - IN3L Control</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_IN3_OSR                          0x2000  </span><span class="cm">/* IN3_OSR */</span><span class="cp"></span>
<span class="cp">#define WM2200_IN3_OSR_MASK                     0x2000  </span><span class="cm">/* IN3_OSR */</span><span class="cp"></span>
<span class="cp">#define WM2200_IN3_OSR_SHIFT                        13  </span><span class="cm">/* IN3_OSR */</span><span class="cp"></span>
<span class="cp">#define WM2200_IN3_OSR_WIDTH                         1  </span><span class="cm">/* IN3_OSR */</span><span class="cp"></span>
<span class="cp">#define WM2200_IN3_DMIC_SUP_MASK                0x1800  </span><span class="cm">/* IN3_DMIC_SUP - [12:11] */</span><span class="cp"></span>
<span class="cp">#define WM2200_IN3_DMIC_SUP_SHIFT                   11  </span><span class="cm">/* IN3_DMIC_SUP - [12:11] */</span><span class="cp"></span>
<span class="cp">#define WM2200_IN3_DMIC_SUP_WIDTH                    2  </span><span class="cm">/* IN3_DMIC_SUP - [12:11] */</span><span class="cp"></span>
<span class="cp">#define WM2200_IN3_MODE_MASK                    0x0600  </span><span class="cm">/* IN3_MODE - [10:9] */</span><span class="cp"></span>
<span class="cp">#define WM2200_IN3_MODE_SHIFT                        9  </span><span class="cm">/* IN3_MODE - [10:9] */</span><span class="cp"></span>
<span class="cp">#define WM2200_IN3_MODE_WIDTH                        2  </span><span class="cm">/* IN3_MODE - [10:9] */</span><span class="cp"></span>
<span class="cp">#define WM2200_IN3L_PGA_VOL_MASK                0x00FE  </span><span class="cm">/* IN3L_PGA_VOL - [7:1] */</span><span class="cp"></span>
<span class="cp">#define WM2200_IN3L_PGA_VOL_SHIFT                    1  </span><span class="cm">/* IN3L_PGA_VOL - [7:1] */</span><span class="cp"></span>
<span class="cp">#define WM2200_IN3L_PGA_VOL_WIDTH                    7  </span><span class="cm">/* IN3L_PGA_VOL - [7:1] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R775 (0x307) - IN3R Control</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_IN3R_PGA_VOL_MASK                0x00FE  </span><span class="cm">/* IN3R_PGA_VOL - [7:1] */</span><span class="cp"></span>
<span class="cp">#define WM2200_IN3R_PGA_VOL_SHIFT                    1  </span><span class="cm">/* IN3R_PGA_VOL - [7:1] */</span><span class="cp"></span>
<span class="cp">#define WM2200_IN3R_PGA_VOL_WIDTH                    7  </span><span class="cm">/* IN3R_PGA_VOL - [7:1] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R778 (0x30A) - RXANC_SRC</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_IN_RXANC_SEL_MASK                0x0007  </span><span class="cm">/* IN_RXANC_SEL - [2:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_IN_RXANC_SEL_SHIFT                    0  </span><span class="cm">/* IN_RXANC_SEL - [2:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_IN_RXANC_SEL_WIDTH                    3  </span><span class="cm">/* IN_RXANC_SEL - [2:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R779 (0x30B) - Input Volume Ramp</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_IN_VD_RAMP_MASK                  0x0070  </span><span class="cm">/* IN_VD_RAMP - [6:4] */</span><span class="cp"></span>
<span class="cp">#define WM2200_IN_VD_RAMP_SHIFT                      4  </span><span class="cm">/* IN_VD_RAMP - [6:4] */</span><span class="cp"></span>
<span class="cp">#define WM2200_IN_VD_RAMP_WIDTH                      3  </span><span class="cm">/* IN_VD_RAMP - [6:4] */</span><span class="cp"></span>
<span class="cp">#define WM2200_IN_VI_RAMP_MASK                  0x0007  </span><span class="cm">/* IN_VI_RAMP - [2:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_IN_VI_RAMP_SHIFT                      0  </span><span class="cm">/* IN_VI_RAMP - [2:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_IN_VI_RAMP_WIDTH                      3  </span><span class="cm">/* IN_VI_RAMP - [2:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R780 (0x30C) - ADC Digital Volume 1L</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_IN_VU                            0x0200  </span><span class="cm">/* IN_VU */</span><span class="cp"></span>
<span class="cp">#define WM2200_IN_VU_MASK                       0x0200  </span><span class="cm">/* IN_VU */</span><span class="cp"></span>
<span class="cp">#define WM2200_IN_VU_SHIFT                           9  </span><span class="cm">/* IN_VU */</span><span class="cp"></span>
<span class="cp">#define WM2200_IN_VU_WIDTH                           1  </span><span class="cm">/* IN_VU */</span><span class="cp"></span>
<span class="cp">#define WM2200_IN1L_MUTE                        0x0100  </span><span class="cm">/* IN1L_MUTE */</span><span class="cp"></span>
<span class="cp">#define WM2200_IN1L_MUTE_MASK                   0x0100  </span><span class="cm">/* IN1L_MUTE */</span><span class="cp"></span>
<span class="cp">#define WM2200_IN1L_MUTE_SHIFT                       8  </span><span class="cm">/* IN1L_MUTE */</span><span class="cp"></span>
<span class="cp">#define WM2200_IN1L_MUTE_WIDTH                       1  </span><span class="cm">/* IN1L_MUTE */</span><span class="cp"></span>
<span class="cp">#define WM2200_IN1L_DIG_VOL_MASK                0x00FF  </span><span class="cm">/* IN1L_DIG_VOL - [7:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_IN1L_DIG_VOL_SHIFT                    0  </span><span class="cm">/* IN1L_DIG_VOL - [7:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_IN1L_DIG_VOL_WIDTH                    8  </span><span class="cm">/* IN1L_DIG_VOL - [7:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R781 (0x30D) - ADC Digital Volume 1R</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_IN_VU                            0x0200  </span><span class="cm">/* IN_VU */</span><span class="cp"></span>
<span class="cp">#define WM2200_IN_VU_MASK                       0x0200  </span><span class="cm">/* IN_VU */</span><span class="cp"></span>
<span class="cp">#define WM2200_IN_VU_SHIFT                           9  </span><span class="cm">/* IN_VU */</span><span class="cp"></span>
<span class="cp">#define WM2200_IN_VU_WIDTH                           1  </span><span class="cm">/* IN_VU */</span><span class="cp"></span>
<span class="cp">#define WM2200_IN1R_MUTE                        0x0100  </span><span class="cm">/* IN1R_MUTE */</span><span class="cp"></span>
<span class="cp">#define WM2200_IN1R_MUTE_MASK                   0x0100  </span><span class="cm">/* IN1R_MUTE */</span><span class="cp"></span>
<span class="cp">#define WM2200_IN1R_MUTE_SHIFT                       8  </span><span class="cm">/* IN1R_MUTE */</span><span class="cp"></span>
<span class="cp">#define WM2200_IN1R_MUTE_WIDTH                       1  </span><span class="cm">/* IN1R_MUTE */</span><span class="cp"></span>
<span class="cp">#define WM2200_IN1R_DIG_VOL_MASK                0x00FF  </span><span class="cm">/* IN1R_DIG_VOL - [7:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_IN1R_DIG_VOL_SHIFT                    0  </span><span class="cm">/* IN1R_DIG_VOL - [7:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_IN1R_DIG_VOL_WIDTH                    8  </span><span class="cm">/* IN1R_DIG_VOL - [7:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R782 (0x30E) - ADC Digital Volume 2L</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_IN_VU                            0x0200  </span><span class="cm">/* IN_VU */</span><span class="cp"></span>
<span class="cp">#define WM2200_IN_VU_MASK                       0x0200  </span><span class="cm">/* IN_VU */</span><span class="cp"></span>
<span class="cp">#define WM2200_IN_VU_SHIFT                           9  </span><span class="cm">/* IN_VU */</span><span class="cp"></span>
<span class="cp">#define WM2200_IN_VU_WIDTH                           1  </span><span class="cm">/* IN_VU */</span><span class="cp"></span>
<span class="cp">#define WM2200_IN2L_MUTE                        0x0100  </span><span class="cm">/* IN2L_MUTE */</span><span class="cp"></span>
<span class="cp">#define WM2200_IN2L_MUTE_MASK                   0x0100  </span><span class="cm">/* IN2L_MUTE */</span><span class="cp"></span>
<span class="cp">#define WM2200_IN2L_MUTE_SHIFT                       8  </span><span class="cm">/* IN2L_MUTE */</span><span class="cp"></span>
<span class="cp">#define WM2200_IN2L_MUTE_WIDTH                       1  </span><span class="cm">/* IN2L_MUTE */</span><span class="cp"></span>
<span class="cp">#define WM2200_IN2L_DIG_VOL_MASK                0x00FF  </span><span class="cm">/* IN2L_DIG_VOL - [7:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_IN2L_DIG_VOL_SHIFT                    0  </span><span class="cm">/* IN2L_DIG_VOL - [7:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_IN2L_DIG_VOL_WIDTH                    8  </span><span class="cm">/* IN2L_DIG_VOL - [7:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R783 (0x30F) - ADC Digital Volume 2R</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_IN_VU                            0x0200  </span><span class="cm">/* IN_VU */</span><span class="cp"></span>
<span class="cp">#define WM2200_IN_VU_MASK                       0x0200  </span><span class="cm">/* IN_VU */</span><span class="cp"></span>
<span class="cp">#define WM2200_IN_VU_SHIFT                           9  </span><span class="cm">/* IN_VU */</span><span class="cp"></span>
<span class="cp">#define WM2200_IN_VU_WIDTH                           1  </span><span class="cm">/* IN_VU */</span><span class="cp"></span>
<span class="cp">#define WM2200_IN2R_MUTE                        0x0100  </span><span class="cm">/* IN2R_MUTE */</span><span class="cp"></span>
<span class="cp">#define WM2200_IN2R_MUTE_MASK                   0x0100  </span><span class="cm">/* IN2R_MUTE */</span><span class="cp"></span>
<span class="cp">#define WM2200_IN2R_MUTE_SHIFT                       8  </span><span class="cm">/* IN2R_MUTE */</span><span class="cp"></span>
<span class="cp">#define WM2200_IN2R_MUTE_WIDTH                       1  </span><span class="cm">/* IN2R_MUTE */</span><span class="cp"></span>
<span class="cp">#define WM2200_IN2R_DIG_VOL_MASK                0x00FF  </span><span class="cm">/* IN2R_DIG_VOL - [7:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_IN2R_DIG_VOL_SHIFT                    0  </span><span class="cm">/* IN2R_DIG_VOL - [7:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_IN2R_DIG_VOL_WIDTH                    8  </span><span class="cm">/* IN2R_DIG_VOL - [7:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R784 (0x310) - ADC Digital Volume 3L</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_IN_VU                            0x0200  </span><span class="cm">/* IN_VU */</span><span class="cp"></span>
<span class="cp">#define WM2200_IN_VU_MASK                       0x0200  </span><span class="cm">/* IN_VU */</span><span class="cp"></span>
<span class="cp">#define WM2200_IN_VU_SHIFT                           9  </span><span class="cm">/* IN_VU */</span><span class="cp"></span>
<span class="cp">#define WM2200_IN_VU_WIDTH                           1  </span><span class="cm">/* IN_VU */</span><span class="cp"></span>
<span class="cp">#define WM2200_IN3L_MUTE                        0x0100  </span><span class="cm">/* IN3L_MUTE */</span><span class="cp"></span>
<span class="cp">#define WM2200_IN3L_MUTE_MASK                   0x0100  </span><span class="cm">/* IN3L_MUTE */</span><span class="cp"></span>
<span class="cp">#define WM2200_IN3L_MUTE_SHIFT                       8  </span><span class="cm">/* IN3L_MUTE */</span><span class="cp"></span>
<span class="cp">#define WM2200_IN3L_MUTE_WIDTH                       1  </span><span class="cm">/* IN3L_MUTE */</span><span class="cp"></span>
<span class="cp">#define WM2200_IN3L_DIG_VOL_MASK                0x00FF  </span><span class="cm">/* IN3L_DIG_VOL - [7:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_IN3L_DIG_VOL_SHIFT                    0  </span><span class="cm">/* IN3L_DIG_VOL - [7:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_IN3L_DIG_VOL_WIDTH                    8  </span><span class="cm">/* IN3L_DIG_VOL - [7:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R785 (0x311) - ADC Digital Volume 3R</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_IN_VU                            0x0200  </span><span class="cm">/* IN_VU */</span><span class="cp"></span>
<span class="cp">#define WM2200_IN_VU_MASK                       0x0200  </span><span class="cm">/* IN_VU */</span><span class="cp"></span>
<span class="cp">#define WM2200_IN_VU_SHIFT                           9  </span><span class="cm">/* IN_VU */</span><span class="cp"></span>
<span class="cp">#define WM2200_IN_VU_WIDTH                           1  </span><span class="cm">/* IN_VU */</span><span class="cp"></span>
<span class="cp">#define WM2200_IN3R_MUTE                        0x0100  </span><span class="cm">/* IN3R_MUTE */</span><span class="cp"></span>
<span class="cp">#define WM2200_IN3R_MUTE_MASK                   0x0100  </span><span class="cm">/* IN3R_MUTE */</span><span class="cp"></span>
<span class="cp">#define WM2200_IN3R_MUTE_SHIFT                       8  </span><span class="cm">/* IN3R_MUTE */</span><span class="cp"></span>
<span class="cp">#define WM2200_IN3R_MUTE_WIDTH                       1  </span><span class="cm">/* IN3R_MUTE */</span><span class="cp"></span>
<span class="cp">#define WM2200_IN3R_DIG_VOL_MASK                0x00FF  </span><span class="cm">/* IN3R_DIG_VOL - [7:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_IN3R_DIG_VOL_SHIFT                    0  </span><span class="cm">/* IN3R_DIG_VOL - [7:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_IN3R_DIG_VOL_WIDTH                    8  </span><span class="cm">/* IN3R_DIG_VOL - [7:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1024 (0x400) - Output Enables</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_OUT2L_ENA                        0x0008  </span><span class="cm">/* OUT2L_ENA */</span><span class="cp"></span>
<span class="cp">#define WM2200_OUT2L_ENA_MASK                   0x0008  </span><span class="cm">/* OUT2L_ENA */</span><span class="cp"></span>
<span class="cp">#define WM2200_OUT2L_ENA_SHIFT                       3  </span><span class="cm">/* OUT2L_ENA */</span><span class="cp"></span>
<span class="cp">#define WM2200_OUT2L_ENA_WIDTH                       1  </span><span class="cm">/* OUT2L_ENA */</span><span class="cp"></span>
<span class="cp">#define WM2200_OUT2R_ENA                        0x0004  </span><span class="cm">/* OUT2R_ENA */</span><span class="cp"></span>
<span class="cp">#define WM2200_OUT2R_ENA_MASK                   0x0004  </span><span class="cm">/* OUT2R_ENA */</span><span class="cp"></span>
<span class="cp">#define WM2200_OUT2R_ENA_SHIFT                       2  </span><span class="cm">/* OUT2R_ENA */</span><span class="cp"></span>
<span class="cp">#define WM2200_OUT2R_ENA_WIDTH                       1  </span><span class="cm">/* OUT2R_ENA */</span><span class="cp"></span>
<span class="cp">#define WM2200_OUT1L_ENA                        0x0002  </span><span class="cm">/* OUT1L_ENA */</span><span class="cp"></span>
<span class="cp">#define WM2200_OUT1L_ENA_MASK                   0x0002  </span><span class="cm">/* OUT1L_ENA */</span><span class="cp"></span>
<span class="cp">#define WM2200_OUT1L_ENA_SHIFT                       1  </span><span class="cm">/* OUT1L_ENA */</span><span class="cp"></span>
<span class="cp">#define WM2200_OUT1L_ENA_WIDTH                       1  </span><span class="cm">/* OUT1L_ENA */</span><span class="cp"></span>
<span class="cp">#define WM2200_OUT1R_ENA                        0x0001  </span><span class="cm">/* OUT1R_ENA */</span><span class="cp"></span>
<span class="cp">#define WM2200_OUT1R_ENA_MASK                   0x0001  </span><span class="cm">/* OUT1R_ENA */</span><span class="cp"></span>
<span class="cp">#define WM2200_OUT1R_ENA_SHIFT                       0  </span><span class="cm">/* OUT1R_ENA */</span><span class="cp"></span>
<span class="cp">#define WM2200_OUT1R_ENA_WIDTH                       1  </span><span class="cm">/* OUT1R_ENA */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1025 (0x401) - DAC Volume Limit 1L</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_OUT1_OSR                         0x2000  </span><span class="cm">/* OUT1_OSR */</span><span class="cp"></span>
<span class="cp">#define WM2200_OUT1_OSR_MASK                    0x2000  </span><span class="cm">/* OUT1_OSR */</span><span class="cp"></span>
<span class="cp">#define WM2200_OUT1_OSR_SHIFT                       13  </span><span class="cm">/* OUT1_OSR */</span><span class="cp"></span>
<span class="cp">#define WM2200_OUT1_OSR_WIDTH                        1  </span><span class="cm">/* OUT1_OSR */</span><span class="cp"></span>
<span class="cp">#define WM2200_OUT1L_ANC_SRC                    0x0800  </span><span class="cm">/* OUT1L_ANC_SRC */</span><span class="cp"></span>
<span class="cp">#define WM2200_OUT1L_ANC_SRC_MASK               0x0800  </span><span class="cm">/* OUT1L_ANC_SRC */</span><span class="cp"></span>
<span class="cp">#define WM2200_OUT1L_ANC_SRC_SHIFT                  11  </span><span class="cm">/* OUT1L_ANC_SRC */</span><span class="cp"></span>
<span class="cp">#define WM2200_OUT1L_ANC_SRC_WIDTH                   1  </span><span class="cm">/* OUT1L_ANC_SRC */</span><span class="cp"></span>
<span class="cp">#define WM2200_OUT1L_PGA_VOL_MASK               0x00FE  </span><span class="cm">/* OUT1L_PGA_VOL - [7:1] */</span><span class="cp"></span>
<span class="cp">#define WM2200_OUT1L_PGA_VOL_SHIFT                   1  </span><span class="cm">/* OUT1L_PGA_VOL - [7:1] */</span><span class="cp"></span>
<span class="cp">#define WM2200_OUT1L_PGA_VOL_WIDTH                   7  </span><span class="cm">/* OUT1L_PGA_VOL - [7:1] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1026 (0x402) - DAC Volume Limit 1R</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_OUT1R_ANC_SRC                    0x0800  </span><span class="cm">/* OUT1R_ANC_SRC */</span><span class="cp"></span>
<span class="cp">#define WM2200_OUT1R_ANC_SRC_MASK               0x0800  </span><span class="cm">/* OUT1R_ANC_SRC */</span><span class="cp"></span>
<span class="cp">#define WM2200_OUT1R_ANC_SRC_SHIFT                  11  </span><span class="cm">/* OUT1R_ANC_SRC */</span><span class="cp"></span>
<span class="cp">#define WM2200_OUT1R_ANC_SRC_WIDTH                   1  </span><span class="cm">/* OUT1R_ANC_SRC */</span><span class="cp"></span>
<span class="cp">#define WM2200_OUT1R_PGA_VOL_MASK               0x00FE  </span><span class="cm">/* OUT1R_PGA_VOL - [7:1] */</span><span class="cp"></span>
<span class="cp">#define WM2200_OUT1R_PGA_VOL_SHIFT                   1  </span><span class="cm">/* OUT1R_PGA_VOL - [7:1] */</span><span class="cp"></span>
<span class="cp">#define WM2200_OUT1R_PGA_VOL_WIDTH                   7  </span><span class="cm">/* OUT1R_PGA_VOL - [7:1] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1027 (0x403) - DAC Volume Limit 2L</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_OUT2_OSR                         0x2000  </span><span class="cm">/* OUT2_OSR */</span><span class="cp"></span>
<span class="cp">#define WM2200_OUT2_OSR_MASK                    0x2000  </span><span class="cm">/* OUT2_OSR */</span><span class="cp"></span>
<span class="cp">#define WM2200_OUT2_OSR_SHIFT                       13  </span><span class="cm">/* OUT2_OSR */</span><span class="cp"></span>
<span class="cp">#define WM2200_OUT2_OSR_WIDTH                        1  </span><span class="cm">/* OUT2_OSR */</span><span class="cp"></span>
<span class="cp">#define WM2200_OUT2L_ANC_SRC                    0x0800  </span><span class="cm">/* OUT2L_ANC_SRC */</span><span class="cp"></span>
<span class="cp">#define WM2200_OUT2L_ANC_SRC_MASK               0x0800  </span><span class="cm">/* OUT2L_ANC_SRC */</span><span class="cp"></span>
<span class="cp">#define WM2200_OUT2L_ANC_SRC_SHIFT                  11  </span><span class="cm">/* OUT2L_ANC_SRC */</span><span class="cp"></span>
<span class="cp">#define WM2200_OUT2L_ANC_SRC_WIDTH                   1  </span><span class="cm">/* OUT2L_ANC_SRC */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1028 (0x404) - DAC Volume Limit 2R</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_OUT2R_ANC_SRC                    0x0800  </span><span class="cm">/* OUT2R_ANC_SRC */</span><span class="cp"></span>
<span class="cp">#define WM2200_OUT2R_ANC_SRC_MASK               0x0800  </span><span class="cm">/* OUT2R_ANC_SRC */</span><span class="cp"></span>
<span class="cp">#define WM2200_OUT2R_ANC_SRC_SHIFT                  11  </span><span class="cm">/* OUT2R_ANC_SRC */</span><span class="cp"></span>
<span class="cp">#define WM2200_OUT2R_ANC_SRC_WIDTH                   1  </span><span class="cm">/* OUT2R_ANC_SRC */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1033 (0x409) - DAC AEC Control 1</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_AEC_LOOPBACK_ENA                 0x0004  </span><span class="cm">/* AEC_LOOPBACK_ENA */</span><span class="cp"></span>
<span class="cp">#define WM2200_AEC_LOOPBACK_ENA_MASK            0x0004  </span><span class="cm">/* AEC_LOOPBACK_ENA */</span><span class="cp"></span>
<span class="cp">#define WM2200_AEC_LOOPBACK_ENA_SHIFT                2  </span><span class="cm">/* AEC_LOOPBACK_ENA */</span><span class="cp"></span>
<span class="cp">#define WM2200_AEC_LOOPBACK_ENA_WIDTH                1  </span><span class="cm">/* AEC_LOOPBACK_ENA */</span><span class="cp"></span>
<span class="cp">#define WM2200_AEC_LOOPBACK_SRC_MASK            0x0003  </span><span class="cm">/* AEC_LOOPBACK_SRC - [1:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_AEC_LOOPBACK_SRC_SHIFT                0  </span><span class="cm">/* AEC_LOOPBACK_SRC - [1:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_AEC_LOOPBACK_SRC_WIDTH                2  </span><span class="cm">/* AEC_LOOPBACK_SRC - [1:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1034 (0x40A) - Output Volume Ramp</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_OUT_VD_RAMP_MASK                 0x0070  </span><span class="cm">/* OUT_VD_RAMP - [6:4] */</span><span class="cp"></span>
<span class="cp">#define WM2200_OUT_VD_RAMP_SHIFT                     4  </span><span class="cm">/* OUT_VD_RAMP - [6:4] */</span><span class="cp"></span>
<span class="cp">#define WM2200_OUT_VD_RAMP_WIDTH                     3  </span><span class="cm">/* OUT_VD_RAMP - [6:4] */</span><span class="cp"></span>
<span class="cp">#define WM2200_OUT_VI_RAMP_MASK                 0x0007  </span><span class="cm">/* OUT_VI_RAMP - [2:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_OUT_VI_RAMP_SHIFT                     0  </span><span class="cm">/* OUT_VI_RAMP - [2:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_OUT_VI_RAMP_WIDTH                     3  </span><span class="cm">/* OUT_VI_RAMP - [2:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1035 (0x40B) - DAC Digital Volume 1L</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_OUT_VU                           0x0200  </span><span class="cm">/* OUT_VU */</span><span class="cp"></span>
<span class="cp">#define WM2200_OUT_VU_MASK                      0x0200  </span><span class="cm">/* OUT_VU */</span><span class="cp"></span>
<span class="cp">#define WM2200_OUT_VU_SHIFT                          9  </span><span class="cm">/* OUT_VU */</span><span class="cp"></span>
<span class="cp">#define WM2200_OUT_VU_WIDTH                          1  </span><span class="cm">/* OUT_VU */</span><span class="cp"></span>
<span class="cp">#define WM2200_OUT1L_MUTE                       0x0100  </span><span class="cm">/* OUT1L_MUTE */</span><span class="cp"></span>
<span class="cp">#define WM2200_OUT1L_MUTE_MASK                  0x0100  </span><span class="cm">/* OUT1L_MUTE */</span><span class="cp"></span>
<span class="cp">#define WM2200_OUT1L_MUTE_SHIFT                      8  </span><span class="cm">/* OUT1L_MUTE */</span><span class="cp"></span>
<span class="cp">#define WM2200_OUT1L_MUTE_WIDTH                      1  </span><span class="cm">/* OUT1L_MUTE */</span><span class="cp"></span>
<span class="cp">#define WM2200_OUT1L_VOL_MASK                   0x00FF  </span><span class="cm">/* OUT1L_VOL - [7:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_OUT1L_VOL_SHIFT                       0  </span><span class="cm">/* OUT1L_VOL - [7:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_OUT1L_VOL_WIDTH                       8  </span><span class="cm">/* OUT1L_VOL - [7:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1036 (0x40C) - DAC Digital Volume 1R</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_OUT_VU                           0x0200  </span><span class="cm">/* OUT_VU */</span><span class="cp"></span>
<span class="cp">#define WM2200_OUT_VU_MASK                      0x0200  </span><span class="cm">/* OUT_VU */</span><span class="cp"></span>
<span class="cp">#define WM2200_OUT_VU_SHIFT                          9  </span><span class="cm">/* OUT_VU */</span><span class="cp"></span>
<span class="cp">#define WM2200_OUT_VU_WIDTH                          1  </span><span class="cm">/* OUT_VU */</span><span class="cp"></span>
<span class="cp">#define WM2200_OUT1R_MUTE                       0x0100  </span><span class="cm">/* OUT1R_MUTE */</span><span class="cp"></span>
<span class="cp">#define WM2200_OUT1R_MUTE_MASK                  0x0100  </span><span class="cm">/* OUT1R_MUTE */</span><span class="cp"></span>
<span class="cp">#define WM2200_OUT1R_MUTE_SHIFT                      8  </span><span class="cm">/* OUT1R_MUTE */</span><span class="cp"></span>
<span class="cp">#define WM2200_OUT1R_MUTE_WIDTH                      1  </span><span class="cm">/* OUT1R_MUTE */</span><span class="cp"></span>
<span class="cp">#define WM2200_OUT1R_VOL_MASK                   0x00FF  </span><span class="cm">/* OUT1R_VOL - [7:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_OUT1R_VOL_SHIFT                       0  </span><span class="cm">/* OUT1R_VOL - [7:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_OUT1R_VOL_WIDTH                       8  </span><span class="cm">/* OUT1R_VOL - [7:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1037 (0x40D) - DAC Digital Volume 2L</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_OUT_VU                           0x0200  </span><span class="cm">/* OUT_VU */</span><span class="cp"></span>
<span class="cp">#define WM2200_OUT_VU_MASK                      0x0200  </span><span class="cm">/* OUT_VU */</span><span class="cp"></span>
<span class="cp">#define WM2200_OUT_VU_SHIFT                          9  </span><span class="cm">/* OUT_VU */</span><span class="cp"></span>
<span class="cp">#define WM2200_OUT_VU_WIDTH                          1  </span><span class="cm">/* OUT_VU */</span><span class="cp"></span>
<span class="cp">#define WM2200_OUT2L_MUTE                       0x0100  </span><span class="cm">/* OUT2L_MUTE */</span><span class="cp"></span>
<span class="cp">#define WM2200_OUT2L_MUTE_MASK                  0x0100  </span><span class="cm">/* OUT2L_MUTE */</span><span class="cp"></span>
<span class="cp">#define WM2200_OUT2L_MUTE_SHIFT                      8  </span><span class="cm">/* OUT2L_MUTE */</span><span class="cp"></span>
<span class="cp">#define WM2200_OUT2L_MUTE_WIDTH                      1  </span><span class="cm">/* OUT2L_MUTE */</span><span class="cp"></span>
<span class="cp">#define WM2200_OUT2L_VOL_MASK                   0x00FF  </span><span class="cm">/* OUT2L_VOL - [7:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_OUT2L_VOL_SHIFT                       0  </span><span class="cm">/* OUT2L_VOL - [7:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_OUT2L_VOL_WIDTH                       8  </span><span class="cm">/* OUT2L_VOL - [7:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1038 (0x40E) - DAC Digital Volume 2R</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_OUT_VU                           0x0200  </span><span class="cm">/* OUT_VU */</span><span class="cp"></span>
<span class="cp">#define WM2200_OUT_VU_MASK                      0x0200  </span><span class="cm">/* OUT_VU */</span><span class="cp"></span>
<span class="cp">#define WM2200_OUT_VU_SHIFT                          9  </span><span class="cm">/* OUT_VU */</span><span class="cp"></span>
<span class="cp">#define WM2200_OUT_VU_WIDTH                          1  </span><span class="cm">/* OUT_VU */</span><span class="cp"></span>
<span class="cp">#define WM2200_OUT2R_MUTE                       0x0100  </span><span class="cm">/* OUT2R_MUTE */</span><span class="cp"></span>
<span class="cp">#define WM2200_OUT2R_MUTE_MASK                  0x0100  </span><span class="cm">/* OUT2R_MUTE */</span><span class="cp"></span>
<span class="cp">#define WM2200_OUT2R_MUTE_SHIFT                      8  </span><span class="cm">/* OUT2R_MUTE */</span><span class="cp"></span>
<span class="cp">#define WM2200_OUT2R_MUTE_WIDTH                      1  </span><span class="cm">/* OUT2R_MUTE */</span><span class="cp"></span>
<span class="cp">#define WM2200_OUT2R_VOL_MASK                   0x00FF  </span><span class="cm">/* OUT2R_VOL - [7:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_OUT2R_VOL_SHIFT                       0  </span><span class="cm">/* OUT2R_VOL - [7:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_OUT2R_VOL_WIDTH                       8  </span><span class="cm">/* OUT2R_VOL - [7:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1047 (0x417) - PDM 1</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_SPK1R_MUTE                       0x2000  </span><span class="cm">/* SPK1R_MUTE */</span><span class="cp"></span>
<span class="cp">#define WM2200_SPK1R_MUTE_MASK                  0x2000  </span><span class="cm">/* SPK1R_MUTE */</span><span class="cp"></span>
<span class="cp">#define WM2200_SPK1R_MUTE_SHIFT                     13  </span><span class="cm">/* SPK1R_MUTE */</span><span class="cp"></span>
<span class="cp">#define WM2200_SPK1R_MUTE_WIDTH                      1  </span><span class="cm">/* SPK1R_MUTE */</span><span class="cp"></span>
<span class="cp">#define WM2200_SPK1L_MUTE                       0x1000  </span><span class="cm">/* SPK1L_MUTE */</span><span class="cp"></span>
<span class="cp">#define WM2200_SPK1L_MUTE_MASK                  0x1000  </span><span class="cm">/* SPK1L_MUTE */</span><span class="cp"></span>
<span class="cp">#define WM2200_SPK1L_MUTE_SHIFT                     12  </span><span class="cm">/* SPK1L_MUTE */</span><span class="cp"></span>
<span class="cp">#define WM2200_SPK1L_MUTE_WIDTH                      1  </span><span class="cm">/* SPK1L_MUTE */</span><span class="cp"></span>
<span class="cp">#define WM2200_SPK1_MUTE_ENDIAN                 0x0100  </span><span class="cm">/* SPK1_MUTE_ENDIAN */</span><span class="cp"></span>
<span class="cp">#define WM2200_SPK1_MUTE_ENDIAN_MASK            0x0100  </span><span class="cm">/* SPK1_MUTE_ENDIAN */</span><span class="cp"></span>
<span class="cp">#define WM2200_SPK1_MUTE_ENDIAN_SHIFT                8  </span><span class="cm">/* SPK1_MUTE_ENDIAN */</span><span class="cp"></span>
<span class="cp">#define WM2200_SPK1_MUTE_ENDIAN_WIDTH                1  </span><span class="cm">/* SPK1_MUTE_ENDIAN */</span><span class="cp"></span>
<span class="cp">#define WM2200_SPK1_MUTE_SEQL_MASK              0x00FF  </span><span class="cm">/* SPK1_MUTE_SEQL - [7:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_SPK1_MUTE_SEQL_SHIFT                  0  </span><span class="cm">/* SPK1_MUTE_SEQL - [7:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_SPK1_MUTE_SEQL_WIDTH                  8  </span><span class="cm">/* SPK1_MUTE_SEQL - [7:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1048 (0x418) - PDM 2</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_SPK1_FMT                         0x0001  </span><span class="cm">/* SPK1_FMT */</span><span class="cp"></span>
<span class="cp">#define WM2200_SPK1_FMT_MASK                    0x0001  </span><span class="cm">/* SPK1_FMT */</span><span class="cp"></span>
<span class="cp">#define WM2200_SPK1_FMT_SHIFT                        0  </span><span class="cm">/* SPK1_FMT */</span><span class="cp"></span>
<span class="cp">#define WM2200_SPK1_FMT_WIDTH                        1  </span><span class="cm">/* SPK1_FMT */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1280 (0x500) - Audio IF 1_1</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_AIF1_BCLK_INV                    0x0040  </span><span class="cm">/* AIF1_BCLK_INV */</span><span class="cp"></span>
<span class="cp">#define WM2200_AIF1_BCLK_INV_MASK               0x0040  </span><span class="cm">/* AIF1_BCLK_INV */</span><span class="cp"></span>
<span class="cp">#define WM2200_AIF1_BCLK_INV_SHIFT                   6  </span><span class="cm">/* AIF1_BCLK_INV */</span><span class="cp"></span>
<span class="cp">#define WM2200_AIF1_BCLK_INV_WIDTH                   1  </span><span class="cm">/* AIF1_BCLK_INV */</span><span class="cp"></span>
<span class="cp">#define WM2200_AIF1_BCLK_FRC                    0x0020  </span><span class="cm">/* AIF1_BCLK_FRC */</span><span class="cp"></span>
<span class="cp">#define WM2200_AIF1_BCLK_FRC_MASK               0x0020  </span><span class="cm">/* AIF1_BCLK_FRC */</span><span class="cp"></span>
<span class="cp">#define WM2200_AIF1_BCLK_FRC_SHIFT                   5  </span><span class="cm">/* AIF1_BCLK_FRC */</span><span class="cp"></span>
<span class="cp">#define WM2200_AIF1_BCLK_FRC_WIDTH                   1  </span><span class="cm">/* AIF1_BCLK_FRC */</span><span class="cp"></span>
<span class="cp">#define WM2200_AIF1_BCLK_MSTR                   0x0010  </span><span class="cm">/* AIF1_BCLK_MSTR */</span><span class="cp"></span>
<span class="cp">#define WM2200_AIF1_BCLK_MSTR_MASK              0x0010  </span><span class="cm">/* AIF1_BCLK_MSTR */</span><span class="cp"></span>
<span class="cp">#define WM2200_AIF1_BCLK_MSTR_SHIFT                  4  </span><span class="cm">/* AIF1_BCLK_MSTR */</span><span class="cp"></span>
<span class="cp">#define WM2200_AIF1_BCLK_MSTR_WIDTH                  1  </span><span class="cm">/* AIF1_BCLK_MSTR */</span><span class="cp"></span>
<span class="cp">#define WM2200_AIF1_BCLK_DIV_MASK               0x000F  </span><span class="cm">/* AIF1_BCLK_DIV - [3:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_AIF1_BCLK_DIV_SHIFT                   0  </span><span class="cm">/* AIF1_BCLK_DIV - [3:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_AIF1_BCLK_DIV_WIDTH                   4  </span><span class="cm">/* AIF1_BCLK_DIV - [3:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1281 (0x501) - Audio IF 1_2</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_AIF1TX_DAT_TRI                   0x0020  </span><span class="cm">/* AIF1TX_DAT_TRI */</span><span class="cp"></span>
<span class="cp">#define WM2200_AIF1TX_DAT_TRI_MASK              0x0020  </span><span class="cm">/* AIF1TX_DAT_TRI */</span><span class="cp"></span>
<span class="cp">#define WM2200_AIF1TX_DAT_TRI_SHIFT                  5  </span><span class="cm">/* AIF1TX_DAT_TRI */</span><span class="cp"></span>
<span class="cp">#define WM2200_AIF1TX_DAT_TRI_WIDTH                  1  </span><span class="cm">/* AIF1TX_DAT_TRI */</span><span class="cp"></span>
<span class="cp">#define WM2200_AIF1TX_LRCLK_SRC                 0x0008  </span><span class="cm">/* AIF1TX_LRCLK_SRC */</span><span class="cp"></span>
<span class="cp">#define WM2200_AIF1TX_LRCLK_SRC_MASK            0x0008  </span><span class="cm">/* AIF1TX_LRCLK_SRC */</span><span class="cp"></span>
<span class="cp">#define WM2200_AIF1TX_LRCLK_SRC_SHIFT                3  </span><span class="cm">/* AIF1TX_LRCLK_SRC */</span><span class="cp"></span>
<span class="cp">#define WM2200_AIF1TX_LRCLK_SRC_WIDTH                1  </span><span class="cm">/* AIF1TX_LRCLK_SRC */</span><span class="cp"></span>
<span class="cp">#define WM2200_AIF1TX_LRCLK_INV                 0x0004  </span><span class="cm">/* AIF1TX_LRCLK_INV */</span><span class="cp"></span>
<span class="cp">#define WM2200_AIF1TX_LRCLK_INV_MASK            0x0004  </span><span class="cm">/* AIF1TX_LRCLK_INV */</span><span class="cp"></span>
<span class="cp">#define WM2200_AIF1TX_LRCLK_INV_SHIFT                2  </span><span class="cm">/* AIF1TX_LRCLK_INV */</span><span class="cp"></span>
<span class="cp">#define WM2200_AIF1TX_LRCLK_INV_WIDTH                1  </span><span class="cm">/* AIF1TX_LRCLK_INV */</span><span class="cp"></span>
<span class="cp">#define WM2200_AIF1TX_LRCLK_FRC                 0x0002  </span><span class="cm">/* AIF1TX_LRCLK_FRC */</span><span class="cp"></span>
<span class="cp">#define WM2200_AIF1TX_LRCLK_FRC_MASK            0x0002  </span><span class="cm">/* AIF1TX_LRCLK_FRC */</span><span class="cp"></span>
<span class="cp">#define WM2200_AIF1TX_LRCLK_FRC_SHIFT                1  </span><span class="cm">/* AIF1TX_LRCLK_FRC */</span><span class="cp"></span>
<span class="cp">#define WM2200_AIF1TX_LRCLK_FRC_WIDTH                1  </span><span class="cm">/* AIF1TX_LRCLK_FRC */</span><span class="cp"></span>
<span class="cp">#define WM2200_AIF1TX_LRCLK_MSTR                0x0001  </span><span class="cm">/* AIF1TX_LRCLK_MSTR */</span><span class="cp"></span>
<span class="cp">#define WM2200_AIF1TX_LRCLK_MSTR_MASK           0x0001  </span><span class="cm">/* AIF1TX_LRCLK_MSTR */</span><span class="cp"></span>
<span class="cp">#define WM2200_AIF1TX_LRCLK_MSTR_SHIFT               0  </span><span class="cm">/* AIF1TX_LRCLK_MSTR */</span><span class="cp"></span>
<span class="cp">#define WM2200_AIF1TX_LRCLK_MSTR_WIDTH               1  </span><span class="cm">/* AIF1TX_LRCLK_MSTR */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1282 (0x502) - Audio IF 1_3</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_AIF1RX_LRCLK_INV                 0x0004  </span><span class="cm">/* AIF1RX_LRCLK_INV */</span><span class="cp"></span>
<span class="cp">#define WM2200_AIF1RX_LRCLK_INV_MASK            0x0004  </span><span class="cm">/* AIF1RX_LRCLK_INV */</span><span class="cp"></span>
<span class="cp">#define WM2200_AIF1RX_LRCLK_INV_SHIFT                2  </span><span class="cm">/* AIF1RX_LRCLK_INV */</span><span class="cp"></span>
<span class="cp">#define WM2200_AIF1RX_LRCLK_INV_WIDTH                1  </span><span class="cm">/* AIF1RX_LRCLK_INV */</span><span class="cp"></span>
<span class="cp">#define WM2200_AIF1RX_LRCLK_FRC                 0x0002  </span><span class="cm">/* AIF1RX_LRCLK_FRC */</span><span class="cp"></span>
<span class="cp">#define WM2200_AIF1RX_LRCLK_FRC_MASK            0x0002  </span><span class="cm">/* AIF1RX_LRCLK_FRC */</span><span class="cp"></span>
<span class="cp">#define WM2200_AIF1RX_LRCLK_FRC_SHIFT                1  </span><span class="cm">/* AIF1RX_LRCLK_FRC */</span><span class="cp"></span>
<span class="cp">#define WM2200_AIF1RX_LRCLK_FRC_WIDTH                1  </span><span class="cm">/* AIF1RX_LRCLK_FRC */</span><span class="cp"></span>
<span class="cp">#define WM2200_AIF1RX_LRCLK_MSTR                0x0001  </span><span class="cm">/* AIF1RX_LRCLK_MSTR */</span><span class="cp"></span>
<span class="cp">#define WM2200_AIF1RX_LRCLK_MSTR_MASK           0x0001  </span><span class="cm">/* AIF1RX_LRCLK_MSTR */</span><span class="cp"></span>
<span class="cp">#define WM2200_AIF1RX_LRCLK_MSTR_SHIFT               0  </span><span class="cm">/* AIF1RX_LRCLK_MSTR */</span><span class="cp"></span>
<span class="cp">#define WM2200_AIF1RX_LRCLK_MSTR_WIDTH               1  </span><span class="cm">/* AIF1RX_LRCLK_MSTR */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1283 (0x503) - Audio IF 1_4</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_AIF1_TRI                         0x0040  </span><span class="cm">/* AIF1_TRI */</span><span class="cp"></span>
<span class="cp">#define WM2200_AIF1_TRI_MASK                    0x0040  </span><span class="cm">/* AIF1_TRI */</span><span class="cp"></span>
<span class="cp">#define WM2200_AIF1_TRI_SHIFT                        6  </span><span class="cm">/* AIF1_TRI */</span><span class="cp"></span>
<span class="cp">#define WM2200_AIF1_TRI_WIDTH                        1  </span><span class="cm">/* AIF1_TRI */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1284 (0x504) - Audio IF 1_5</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_AIF1_FMT_MASK                    0x0007  </span><span class="cm">/* AIF1_FMT - [2:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_AIF1_FMT_SHIFT                        0  </span><span class="cm">/* AIF1_FMT - [2:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_AIF1_FMT_WIDTH                        3  </span><span class="cm">/* AIF1_FMT - [2:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1285 (0x505) - Audio IF 1_6</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_AIF1TX_BCPF_MASK                 0x07FF  </span><span class="cm">/* AIF1TX_BCPF - [10:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_AIF1TX_BCPF_SHIFT                     0  </span><span class="cm">/* AIF1TX_BCPF - [10:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_AIF1TX_BCPF_WIDTH                    11  </span><span class="cm">/* AIF1TX_BCPF - [10:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1286 (0x506) - Audio IF 1_7</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_AIF1RX_BCPF_MASK                 0x07FF  </span><span class="cm">/* AIF1RX_BCPF - [10:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_AIF1RX_BCPF_SHIFT                     0  </span><span class="cm">/* AIF1RX_BCPF - [10:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_AIF1RX_BCPF_WIDTH                    11  </span><span class="cm">/* AIF1RX_BCPF - [10:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1287 (0x507) - Audio IF 1_8</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_AIF1TX_WL_MASK                   0x3F00  </span><span class="cm">/* AIF1TX_WL - [13:8] */</span><span class="cp"></span>
<span class="cp">#define WM2200_AIF1TX_WL_SHIFT                       8  </span><span class="cm">/* AIF1TX_WL - [13:8] */</span><span class="cp"></span>
<span class="cp">#define WM2200_AIF1TX_WL_WIDTH                       6  </span><span class="cm">/* AIF1TX_WL - [13:8] */</span><span class="cp"></span>
<span class="cp">#define WM2200_AIF1TX_SLOT_LEN_MASK             0x00FF  </span><span class="cm">/* AIF1TX_SLOT_LEN - [7:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_AIF1TX_SLOT_LEN_SHIFT                 0  </span><span class="cm">/* AIF1TX_SLOT_LEN - [7:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_AIF1TX_SLOT_LEN_WIDTH                 8  </span><span class="cm">/* AIF1TX_SLOT_LEN - [7:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1288 (0x508) - Audio IF 1_9</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_AIF1RX_WL_MASK                   0x3F00  </span><span class="cm">/* AIF1RX_WL - [13:8] */</span><span class="cp"></span>
<span class="cp">#define WM2200_AIF1RX_WL_SHIFT                       8  </span><span class="cm">/* AIF1RX_WL - [13:8] */</span><span class="cp"></span>
<span class="cp">#define WM2200_AIF1RX_WL_WIDTH                       6  </span><span class="cm">/* AIF1RX_WL - [13:8] */</span><span class="cp"></span>
<span class="cp">#define WM2200_AIF1RX_SLOT_LEN_MASK             0x00FF  </span><span class="cm">/* AIF1RX_SLOT_LEN - [7:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_AIF1RX_SLOT_LEN_SHIFT                 0  </span><span class="cm">/* AIF1RX_SLOT_LEN - [7:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_AIF1RX_SLOT_LEN_WIDTH                 8  </span><span class="cm">/* AIF1RX_SLOT_LEN - [7:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1289 (0x509) - Audio IF 1_10</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_AIF1TX1_SLOT_MASK                0x003F  </span><span class="cm">/* AIF1TX1_SLOT - [5:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_AIF1TX1_SLOT_SHIFT                    0  </span><span class="cm">/* AIF1TX1_SLOT - [5:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_AIF1TX1_SLOT_WIDTH                    6  </span><span class="cm">/* AIF1TX1_SLOT - [5:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1290 (0x50A) - Audio IF 1_11</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_AIF1TX2_SLOT_MASK                0x003F  </span><span class="cm">/* AIF1TX2_SLOT - [5:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_AIF1TX2_SLOT_SHIFT                    0  </span><span class="cm">/* AIF1TX2_SLOT - [5:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_AIF1TX2_SLOT_WIDTH                    6  </span><span class="cm">/* AIF1TX2_SLOT - [5:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1291 (0x50B) - Audio IF 1_12</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_AIF1TX3_SLOT_MASK                0x003F  </span><span class="cm">/* AIF1TX3_SLOT - [5:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_AIF1TX3_SLOT_SHIFT                    0  </span><span class="cm">/* AIF1TX3_SLOT - [5:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_AIF1TX3_SLOT_WIDTH                    6  </span><span class="cm">/* AIF1TX3_SLOT - [5:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1292 (0x50C) - Audio IF 1_13</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_AIF1TX4_SLOT_MASK                0x003F  </span><span class="cm">/* AIF1TX4_SLOT - [5:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_AIF1TX4_SLOT_SHIFT                    0  </span><span class="cm">/* AIF1TX4_SLOT - [5:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_AIF1TX4_SLOT_WIDTH                    6  </span><span class="cm">/* AIF1TX4_SLOT - [5:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1293 (0x50D) - Audio IF 1_14</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_AIF1TX5_SLOT_MASK                0x003F  </span><span class="cm">/* AIF1TX5_SLOT - [5:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_AIF1TX5_SLOT_SHIFT                    0  </span><span class="cm">/* AIF1TX5_SLOT - [5:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_AIF1TX5_SLOT_WIDTH                    6  </span><span class="cm">/* AIF1TX5_SLOT - [5:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1294 (0x50E) - Audio IF 1_15</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_AIF1TX6_SLOT_MASK                0x003F  </span><span class="cm">/* AIF1TX6_SLOT - [5:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_AIF1TX6_SLOT_SHIFT                    0  </span><span class="cm">/* AIF1TX6_SLOT - [5:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_AIF1TX6_SLOT_WIDTH                    6  </span><span class="cm">/* AIF1TX6_SLOT - [5:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1295 (0x50F) - Audio IF 1_16</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_AIF1RX1_SLOT_MASK                0x003F  </span><span class="cm">/* AIF1RX1_SLOT - [5:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_AIF1RX1_SLOT_SHIFT                    0  </span><span class="cm">/* AIF1RX1_SLOT - [5:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_AIF1RX1_SLOT_WIDTH                    6  </span><span class="cm">/* AIF1RX1_SLOT - [5:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1296 (0x510) - Audio IF 1_17</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_AIF1RX2_SLOT_MASK                0x003F  </span><span class="cm">/* AIF1RX2_SLOT - [5:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_AIF1RX2_SLOT_SHIFT                    0  </span><span class="cm">/* AIF1RX2_SLOT - [5:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_AIF1RX2_SLOT_WIDTH                    6  </span><span class="cm">/* AIF1RX2_SLOT - [5:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1297 (0x511) - Audio IF 1_18</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_AIF1RX3_SLOT_MASK                0x003F  </span><span class="cm">/* AIF1RX3_SLOT - [5:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_AIF1RX3_SLOT_SHIFT                    0  </span><span class="cm">/* AIF1RX3_SLOT - [5:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_AIF1RX3_SLOT_WIDTH                    6  </span><span class="cm">/* AIF1RX3_SLOT - [5:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1298 (0x512) - Audio IF 1_19</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_AIF1RX4_SLOT_MASK                0x003F  </span><span class="cm">/* AIF1RX4_SLOT - [5:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_AIF1RX4_SLOT_SHIFT                    0  </span><span class="cm">/* AIF1RX4_SLOT - [5:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_AIF1RX4_SLOT_WIDTH                    6  </span><span class="cm">/* AIF1RX4_SLOT - [5:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1299 (0x513) - Audio IF 1_20</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_AIF1RX5_SLOT_MASK                0x003F  </span><span class="cm">/* AIF1RX5_SLOT - [5:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_AIF1RX5_SLOT_SHIFT                    0  </span><span class="cm">/* AIF1RX5_SLOT - [5:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_AIF1RX5_SLOT_WIDTH                    6  </span><span class="cm">/* AIF1RX5_SLOT - [5:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1300 (0x514) - Audio IF 1_21</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_AIF1RX6_SLOT_MASK                0x003F  </span><span class="cm">/* AIF1RX6_SLOT - [5:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_AIF1RX6_SLOT_SHIFT                    0  </span><span class="cm">/* AIF1RX6_SLOT - [5:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_AIF1RX6_SLOT_WIDTH                    6  </span><span class="cm">/* AIF1RX6_SLOT - [5:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1301 (0x515) - Audio IF 1_22</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_AIF1RX6_ENA                      0x0800  </span><span class="cm">/* AIF1RX6_ENA */</span><span class="cp"></span>
<span class="cp">#define WM2200_AIF1RX6_ENA_MASK                 0x0800  </span><span class="cm">/* AIF1RX6_ENA */</span><span class="cp"></span>
<span class="cp">#define WM2200_AIF1RX6_ENA_SHIFT                    11  </span><span class="cm">/* AIF1RX6_ENA */</span><span class="cp"></span>
<span class="cp">#define WM2200_AIF1RX6_ENA_WIDTH                     1  </span><span class="cm">/* AIF1RX6_ENA */</span><span class="cp"></span>
<span class="cp">#define WM2200_AIF1RX5_ENA                      0x0400  </span><span class="cm">/* AIF1RX5_ENA */</span><span class="cp"></span>
<span class="cp">#define WM2200_AIF1RX5_ENA_MASK                 0x0400  </span><span class="cm">/* AIF1RX5_ENA */</span><span class="cp"></span>
<span class="cp">#define WM2200_AIF1RX5_ENA_SHIFT                    10  </span><span class="cm">/* AIF1RX5_ENA */</span><span class="cp"></span>
<span class="cp">#define WM2200_AIF1RX5_ENA_WIDTH                     1  </span><span class="cm">/* AIF1RX5_ENA */</span><span class="cp"></span>
<span class="cp">#define WM2200_AIF1RX4_ENA                      0x0200  </span><span class="cm">/* AIF1RX4_ENA */</span><span class="cp"></span>
<span class="cp">#define WM2200_AIF1RX4_ENA_MASK                 0x0200  </span><span class="cm">/* AIF1RX4_ENA */</span><span class="cp"></span>
<span class="cp">#define WM2200_AIF1RX4_ENA_SHIFT                     9  </span><span class="cm">/* AIF1RX4_ENA */</span><span class="cp"></span>
<span class="cp">#define WM2200_AIF1RX4_ENA_WIDTH                     1  </span><span class="cm">/* AIF1RX4_ENA */</span><span class="cp"></span>
<span class="cp">#define WM2200_AIF1RX3_ENA                      0x0100  </span><span class="cm">/* AIF1RX3_ENA */</span><span class="cp"></span>
<span class="cp">#define WM2200_AIF1RX3_ENA_MASK                 0x0100  </span><span class="cm">/* AIF1RX3_ENA */</span><span class="cp"></span>
<span class="cp">#define WM2200_AIF1RX3_ENA_SHIFT                     8  </span><span class="cm">/* AIF1RX3_ENA */</span><span class="cp"></span>
<span class="cp">#define WM2200_AIF1RX3_ENA_WIDTH                     1  </span><span class="cm">/* AIF1RX3_ENA */</span><span class="cp"></span>
<span class="cp">#define WM2200_AIF1RX2_ENA                      0x0080  </span><span class="cm">/* AIF1RX2_ENA */</span><span class="cp"></span>
<span class="cp">#define WM2200_AIF1RX2_ENA_MASK                 0x0080  </span><span class="cm">/* AIF1RX2_ENA */</span><span class="cp"></span>
<span class="cp">#define WM2200_AIF1RX2_ENA_SHIFT                     7  </span><span class="cm">/* AIF1RX2_ENA */</span><span class="cp"></span>
<span class="cp">#define WM2200_AIF1RX2_ENA_WIDTH                     1  </span><span class="cm">/* AIF1RX2_ENA */</span><span class="cp"></span>
<span class="cp">#define WM2200_AIF1RX1_ENA                      0x0040  </span><span class="cm">/* AIF1RX1_ENA */</span><span class="cp"></span>
<span class="cp">#define WM2200_AIF1RX1_ENA_MASK                 0x0040  </span><span class="cm">/* AIF1RX1_ENA */</span><span class="cp"></span>
<span class="cp">#define WM2200_AIF1RX1_ENA_SHIFT                     6  </span><span class="cm">/* AIF1RX1_ENA */</span><span class="cp"></span>
<span class="cp">#define WM2200_AIF1RX1_ENA_WIDTH                     1  </span><span class="cm">/* AIF1RX1_ENA */</span><span class="cp"></span>
<span class="cp">#define WM2200_AIF1TX6_ENA                      0x0020  </span><span class="cm">/* AIF1TX6_ENA */</span><span class="cp"></span>
<span class="cp">#define WM2200_AIF1TX6_ENA_MASK                 0x0020  </span><span class="cm">/* AIF1TX6_ENA */</span><span class="cp"></span>
<span class="cp">#define WM2200_AIF1TX6_ENA_SHIFT                     5  </span><span class="cm">/* AIF1TX6_ENA */</span><span class="cp"></span>
<span class="cp">#define WM2200_AIF1TX6_ENA_WIDTH                     1  </span><span class="cm">/* AIF1TX6_ENA */</span><span class="cp"></span>
<span class="cp">#define WM2200_AIF1TX5_ENA                      0x0010  </span><span class="cm">/* AIF1TX5_ENA */</span><span class="cp"></span>
<span class="cp">#define WM2200_AIF1TX5_ENA_MASK                 0x0010  </span><span class="cm">/* AIF1TX5_ENA */</span><span class="cp"></span>
<span class="cp">#define WM2200_AIF1TX5_ENA_SHIFT                     4  </span><span class="cm">/* AIF1TX5_ENA */</span><span class="cp"></span>
<span class="cp">#define WM2200_AIF1TX5_ENA_WIDTH                     1  </span><span class="cm">/* AIF1TX5_ENA */</span><span class="cp"></span>
<span class="cp">#define WM2200_AIF1TX4_ENA                      0x0008  </span><span class="cm">/* AIF1TX4_ENA */</span><span class="cp"></span>
<span class="cp">#define WM2200_AIF1TX4_ENA_MASK                 0x0008  </span><span class="cm">/* AIF1TX4_ENA */</span><span class="cp"></span>
<span class="cp">#define WM2200_AIF1TX4_ENA_SHIFT                     3  </span><span class="cm">/* AIF1TX4_ENA */</span><span class="cp"></span>
<span class="cp">#define WM2200_AIF1TX4_ENA_WIDTH                     1  </span><span class="cm">/* AIF1TX4_ENA */</span><span class="cp"></span>
<span class="cp">#define WM2200_AIF1TX3_ENA                      0x0004  </span><span class="cm">/* AIF1TX3_ENA */</span><span class="cp"></span>
<span class="cp">#define WM2200_AIF1TX3_ENA_MASK                 0x0004  </span><span class="cm">/* AIF1TX3_ENA */</span><span class="cp"></span>
<span class="cp">#define WM2200_AIF1TX3_ENA_SHIFT                     2  </span><span class="cm">/* AIF1TX3_ENA */</span><span class="cp"></span>
<span class="cp">#define WM2200_AIF1TX3_ENA_WIDTH                     1  </span><span class="cm">/* AIF1TX3_ENA */</span><span class="cp"></span>
<span class="cp">#define WM2200_AIF1TX2_ENA                      0x0002  </span><span class="cm">/* AIF1TX2_ENA */</span><span class="cp"></span>
<span class="cp">#define WM2200_AIF1TX2_ENA_MASK                 0x0002  </span><span class="cm">/* AIF1TX2_ENA */</span><span class="cp"></span>
<span class="cp">#define WM2200_AIF1TX2_ENA_SHIFT                     1  </span><span class="cm">/* AIF1TX2_ENA */</span><span class="cp"></span>
<span class="cp">#define WM2200_AIF1TX2_ENA_WIDTH                     1  </span><span class="cm">/* AIF1TX2_ENA */</span><span class="cp"></span>
<span class="cp">#define WM2200_AIF1TX1_ENA                      0x0001  </span><span class="cm">/* AIF1TX1_ENA */</span><span class="cp"></span>
<span class="cp">#define WM2200_AIF1TX1_ENA_MASK                 0x0001  </span><span class="cm">/* AIF1TX1_ENA */</span><span class="cp"></span>
<span class="cp">#define WM2200_AIF1TX1_ENA_SHIFT                     0  </span><span class="cm">/* AIF1TX1_ENA */</span><span class="cp"></span>
<span class="cp">#define WM2200_AIF1TX1_ENA_WIDTH                     1  </span><span class="cm">/* AIF1TX1_ENA */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1536 (0x600) - OUT1LMIX Input 1 Source</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_OUT1LMIX_SRC1_MASK               0x007F  </span><span class="cm">/* OUT1LMIX_SRC1 - [6:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_OUT1LMIX_SRC1_SHIFT                   0  </span><span class="cm">/* OUT1LMIX_SRC1 - [6:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_OUT1LMIX_SRC1_WIDTH                   7  </span><span class="cm">/* OUT1LMIX_SRC1 - [6:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1537 (0x601) - OUT1LMIX Input 1 Volume</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_OUT1LMIX_VOL1_MASK               0x00FE  </span><span class="cm">/* OUT1LMIX_VOL1 - [7:1] */</span><span class="cp"></span>
<span class="cp">#define WM2200_OUT1LMIX_VOL1_SHIFT                   1  </span><span class="cm">/* OUT1LMIX_VOL1 - [7:1] */</span><span class="cp"></span>
<span class="cp">#define WM2200_OUT1LMIX_VOL1_WIDTH                   7  </span><span class="cm">/* OUT1LMIX_VOL1 - [7:1] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1538 (0x602) - OUT1LMIX Input 2 Source</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_OUT1LMIX_SRC2_MASK               0x007F  </span><span class="cm">/* OUT1LMIX_SRC2 - [6:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_OUT1LMIX_SRC2_SHIFT                   0  </span><span class="cm">/* OUT1LMIX_SRC2 - [6:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_OUT1LMIX_SRC2_WIDTH                   7  </span><span class="cm">/* OUT1LMIX_SRC2 - [6:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1539 (0x603) - OUT1LMIX Input 2 Volume</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_OUT1LMIX_VOL2_MASK               0x00FE  </span><span class="cm">/* OUT1LMIX_VOL2 - [7:1] */</span><span class="cp"></span>
<span class="cp">#define WM2200_OUT1LMIX_VOL2_SHIFT                   1  </span><span class="cm">/* OUT1LMIX_VOL2 - [7:1] */</span><span class="cp"></span>
<span class="cp">#define WM2200_OUT1LMIX_VOL2_WIDTH                   7  </span><span class="cm">/* OUT1LMIX_VOL2 - [7:1] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1540 (0x604) - OUT1LMIX Input 3 Source</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_OUT1LMIX_SRC3_MASK               0x007F  </span><span class="cm">/* OUT1LMIX_SRC3 - [6:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_OUT1LMIX_SRC3_SHIFT                   0  </span><span class="cm">/* OUT1LMIX_SRC3 - [6:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_OUT1LMIX_SRC3_WIDTH                   7  </span><span class="cm">/* OUT1LMIX_SRC3 - [6:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1541 (0x605) - OUT1LMIX Input 3 Volume</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_OUT1LMIX_VOL3_MASK               0x00FE  </span><span class="cm">/* OUT1LMIX_VOL3 - [7:1] */</span><span class="cp"></span>
<span class="cp">#define WM2200_OUT1LMIX_VOL3_SHIFT                   1  </span><span class="cm">/* OUT1LMIX_VOL3 - [7:1] */</span><span class="cp"></span>
<span class="cp">#define WM2200_OUT1LMIX_VOL3_WIDTH                   7  </span><span class="cm">/* OUT1LMIX_VOL3 - [7:1] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1542 (0x606) - OUT1LMIX Input 4 Source</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_OUT1LMIX_SRC4_MASK               0x007F  </span><span class="cm">/* OUT1LMIX_SRC4 - [6:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_OUT1LMIX_SRC4_SHIFT                   0  </span><span class="cm">/* OUT1LMIX_SRC4 - [6:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_OUT1LMIX_SRC4_WIDTH                   7  </span><span class="cm">/* OUT1LMIX_SRC4 - [6:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1543 (0x607) - OUT1LMIX Input 4 Volume</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_OUT1LMIX_VOL4_MASK               0x00FE  </span><span class="cm">/* OUT1LMIX_VOL4 - [7:1] */</span><span class="cp"></span>
<span class="cp">#define WM2200_OUT1LMIX_VOL4_SHIFT                   1  </span><span class="cm">/* OUT1LMIX_VOL4 - [7:1] */</span><span class="cp"></span>
<span class="cp">#define WM2200_OUT1LMIX_VOL4_WIDTH                   7  </span><span class="cm">/* OUT1LMIX_VOL4 - [7:1] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1544 (0x608) - OUT1RMIX Input 1 Source</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_OUT1RMIX_SRC1_MASK               0x007F  </span><span class="cm">/* OUT1RMIX_SRC1 - [6:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_OUT1RMIX_SRC1_SHIFT                   0  </span><span class="cm">/* OUT1RMIX_SRC1 - [6:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_OUT1RMIX_SRC1_WIDTH                   7  </span><span class="cm">/* OUT1RMIX_SRC1 - [6:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1545 (0x609) - OUT1RMIX Input 1 Volume</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_OUT1RMIX_VOL1_MASK               0x00FE  </span><span class="cm">/* OUT1RMIX_VOL1 - [7:1] */</span><span class="cp"></span>
<span class="cp">#define WM2200_OUT1RMIX_VOL1_SHIFT                   1  </span><span class="cm">/* OUT1RMIX_VOL1 - [7:1] */</span><span class="cp"></span>
<span class="cp">#define WM2200_OUT1RMIX_VOL1_WIDTH                   7  </span><span class="cm">/* OUT1RMIX_VOL1 - [7:1] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1546 (0x60A) - OUT1RMIX Input 2 Source</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_OUT1RMIX_SRC2_MASK               0x007F  </span><span class="cm">/* OUT1RMIX_SRC2 - [6:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_OUT1RMIX_SRC2_SHIFT                   0  </span><span class="cm">/* OUT1RMIX_SRC2 - [6:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_OUT1RMIX_SRC2_WIDTH                   7  </span><span class="cm">/* OUT1RMIX_SRC2 - [6:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1547 (0x60B) - OUT1RMIX Input 2 Volume</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_OUT1RMIX_VOL2_MASK               0x00FE  </span><span class="cm">/* OUT1RMIX_VOL2 - [7:1] */</span><span class="cp"></span>
<span class="cp">#define WM2200_OUT1RMIX_VOL2_SHIFT                   1  </span><span class="cm">/* OUT1RMIX_VOL2 - [7:1] */</span><span class="cp"></span>
<span class="cp">#define WM2200_OUT1RMIX_VOL2_WIDTH                   7  </span><span class="cm">/* OUT1RMIX_VOL2 - [7:1] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1548 (0x60C) - OUT1RMIX Input 3 Source</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_OUT1RMIX_SRC3_MASK               0x007F  </span><span class="cm">/* OUT1RMIX_SRC3 - [6:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_OUT1RMIX_SRC3_SHIFT                   0  </span><span class="cm">/* OUT1RMIX_SRC3 - [6:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_OUT1RMIX_SRC3_WIDTH                   7  </span><span class="cm">/* OUT1RMIX_SRC3 - [6:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1549 (0x60D) - OUT1RMIX Input 3 Volume</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_OUT1RMIX_VOL3_MASK               0x00FE  </span><span class="cm">/* OUT1RMIX_VOL3 - [7:1] */</span><span class="cp"></span>
<span class="cp">#define WM2200_OUT1RMIX_VOL3_SHIFT                   1  </span><span class="cm">/* OUT1RMIX_VOL3 - [7:1] */</span><span class="cp"></span>
<span class="cp">#define WM2200_OUT1RMIX_VOL3_WIDTH                   7  </span><span class="cm">/* OUT1RMIX_VOL3 - [7:1] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1550 (0x60E) - OUT1RMIX Input 4 Source</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_OUT1RMIX_SRC4_MASK               0x007F  </span><span class="cm">/* OUT1RMIX_SRC4 - [6:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_OUT1RMIX_SRC4_SHIFT                   0  </span><span class="cm">/* OUT1RMIX_SRC4 - [6:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_OUT1RMIX_SRC4_WIDTH                   7  </span><span class="cm">/* OUT1RMIX_SRC4 - [6:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1551 (0x60F) - OUT1RMIX Input 4 Volume</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_OUT1RMIX_VOL4_MASK               0x00FE  </span><span class="cm">/* OUT1RMIX_VOL4 - [7:1] */</span><span class="cp"></span>
<span class="cp">#define WM2200_OUT1RMIX_VOL4_SHIFT                   1  </span><span class="cm">/* OUT1RMIX_VOL4 - [7:1] */</span><span class="cp"></span>
<span class="cp">#define WM2200_OUT1RMIX_VOL4_WIDTH                   7  </span><span class="cm">/* OUT1RMIX_VOL4 - [7:1] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1552 (0x610) - OUT2LMIX Input 1 Source</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_OUT2LMIX_SRC1_MASK               0x007F  </span><span class="cm">/* OUT2LMIX_SRC1 - [6:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_OUT2LMIX_SRC1_SHIFT                   0  </span><span class="cm">/* OUT2LMIX_SRC1 - [6:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_OUT2LMIX_SRC1_WIDTH                   7  </span><span class="cm">/* OUT2LMIX_SRC1 - [6:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1553 (0x611) - OUT2LMIX Input 1 Volume</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_OUT2LMIX_VOL1_MASK               0x00FE  </span><span class="cm">/* OUT2LMIX_VOL1 - [7:1] */</span><span class="cp"></span>
<span class="cp">#define WM2200_OUT2LMIX_VOL1_SHIFT                   1  </span><span class="cm">/* OUT2LMIX_VOL1 - [7:1] */</span><span class="cp"></span>
<span class="cp">#define WM2200_OUT2LMIX_VOL1_WIDTH                   7  </span><span class="cm">/* OUT2LMIX_VOL1 - [7:1] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1554 (0x612) - OUT2LMIX Input 2 Source</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_OUT2LMIX_SRC2_MASK               0x007F  </span><span class="cm">/* OUT2LMIX_SRC2 - [6:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_OUT2LMIX_SRC2_SHIFT                   0  </span><span class="cm">/* OUT2LMIX_SRC2 - [6:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_OUT2LMIX_SRC2_WIDTH                   7  </span><span class="cm">/* OUT2LMIX_SRC2 - [6:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1555 (0x613) - OUT2LMIX Input 2 Volume</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_OUT2LMIX_VOL2_MASK               0x00FE  </span><span class="cm">/* OUT2LMIX_VOL2 - [7:1] */</span><span class="cp"></span>
<span class="cp">#define WM2200_OUT2LMIX_VOL2_SHIFT                   1  </span><span class="cm">/* OUT2LMIX_VOL2 - [7:1] */</span><span class="cp"></span>
<span class="cp">#define WM2200_OUT2LMIX_VOL2_WIDTH                   7  </span><span class="cm">/* OUT2LMIX_VOL2 - [7:1] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1556 (0x614) - OUT2LMIX Input 3 Source</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_OUT2LMIX_SRC3_MASK               0x007F  </span><span class="cm">/* OUT2LMIX_SRC3 - [6:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_OUT2LMIX_SRC3_SHIFT                   0  </span><span class="cm">/* OUT2LMIX_SRC3 - [6:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_OUT2LMIX_SRC3_WIDTH                   7  </span><span class="cm">/* OUT2LMIX_SRC3 - [6:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1557 (0x615) - OUT2LMIX Input 3 Volume</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_OUT2LMIX_VOL3_MASK               0x00FE  </span><span class="cm">/* OUT2LMIX_VOL3 - [7:1] */</span><span class="cp"></span>
<span class="cp">#define WM2200_OUT2LMIX_VOL3_SHIFT                   1  </span><span class="cm">/* OUT2LMIX_VOL3 - [7:1] */</span><span class="cp"></span>
<span class="cp">#define WM2200_OUT2LMIX_VOL3_WIDTH                   7  </span><span class="cm">/* OUT2LMIX_VOL3 - [7:1] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1558 (0x616) - OUT2LMIX Input 4 Source</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_OUT2LMIX_SRC4_MASK               0x007F  </span><span class="cm">/* OUT2LMIX_SRC4 - [6:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_OUT2LMIX_SRC4_SHIFT                   0  </span><span class="cm">/* OUT2LMIX_SRC4 - [6:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_OUT2LMIX_SRC4_WIDTH                   7  </span><span class="cm">/* OUT2LMIX_SRC4 - [6:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1559 (0x617) - OUT2LMIX Input 4 Volume</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_OUT2LMIX_VOL4_MASK               0x00FE  </span><span class="cm">/* OUT2LMIX_VOL4 - [7:1] */</span><span class="cp"></span>
<span class="cp">#define WM2200_OUT2LMIX_VOL4_SHIFT                   1  </span><span class="cm">/* OUT2LMIX_VOL4 - [7:1] */</span><span class="cp"></span>
<span class="cp">#define WM2200_OUT2LMIX_VOL4_WIDTH                   7  </span><span class="cm">/* OUT2LMIX_VOL4 - [7:1] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1560 (0x618) - OUT2RMIX Input 1 Source</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_OUT2RMIX_SRC1_MASK               0x007F  </span><span class="cm">/* OUT2RMIX_SRC1 - [6:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_OUT2RMIX_SRC1_SHIFT                   0  </span><span class="cm">/* OUT2RMIX_SRC1 - [6:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_OUT2RMIX_SRC1_WIDTH                   7  </span><span class="cm">/* OUT2RMIX_SRC1 - [6:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1561 (0x619) - OUT2RMIX Input 1 Volume</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_OUT2RMIX_VOL1_MASK               0x00FE  </span><span class="cm">/* OUT2RMIX_VOL1 - [7:1] */</span><span class="cp"></span>
<span class="cp">#define WM2200_OUT2RMIX_VOL1_SHIFT                   1  </span><span class="cm">/* OUT2RMIX_VOL1 - [7:1] */</span><span class="cp"></span>
<span class="cp">#define WM2200_OUT2RMIX_VOL1_WIDTH                   7  </span><span class="cm">/* OUT2RMIX_VOL1 - [7:1] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1562 (0x61A) - OUT2RMIX Input 2 Source</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_OUT2RMIX_SRC2_MASK               0x007F  </span><span class="cm">/* OUT2RMIX_SRC2 - [6:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_OUT2RMIX_SRC2_SHIFT                   0  </span><span class="cm">/* OUT2RMIX_SRC2 - [6:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_OUT2RMIX_SRC2_WIDTH                   7  </span><span class="cm">/* OUT2RMIX_SRC2 - [6:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1563 (0x61B) - OUT2RMIX Input 2 Volume</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_OUT2RMIX_VOL2_MASK               0x00FE  </span><span class="cm">/* OUT2RMIX_VOL2 - [7:1] */</span><span class="cp"></span>
<span class="cp">#define WM2200_OUT2RMIX_VOL2_SHIFT                   1  </span><span class="cm">/* OUT2RMIX_VOL2 - [7:1] */</span><span class="cp"></span>
<span class="cp">#define WM2200_OUT2RMIX_VOL2_WIDTH                   7  </span><span class="cm">/* OUT2RMIX_VOL2 - [7:1] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1564 (0x61C) - OUT2RMIX Input 3 Source</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_OUT2RMIX_SRC3_MASK               0x007F  </span><span class="cm">/* OUT2RMIX_SRC3 - [6:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_OUT2RMIX_SRC3_SHIFT                   0  </span><span class="cm">/* OUT2RMIX_SRC3 - [6:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_OUT2RMIX_SRC3_WIDTH                   7  </span><span class="cm">/* OUT2RMIX_SRC3 - [6:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1565 (0x61D) - OUT2RMIX Input 3 Volume</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_OUT2RMIX_VOL3_MASK               0x00FE  </span><span class="cm">/* OUT2RMIX_VOL3 - [7:1] */</span><span class="cp"></span>
<span class="cp">#define WM2200_OUT2RMIX_VOL3_SHIFT                   1  </span><span class="cm">/* OUT2RMIX_VOL3 - [7:1] */</span><span class="cp"></span>
<span class="cp">#define WM2200_OUT2RMIX_VOL3_WIDTH                   7  </span><span class="cm">/* OUT2RMIX_VOL3 - [7:1] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1566 (0x61E) - OUT2RMIX Input 4 Source</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_OUT2RMIX_SRC4_MASK               0x007F  </span><span class="cm">/* OUT2RMIX_SRC4 - [6:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_OUT2RMIX_SRC4_SHIFT                   0  </span><span class="cm">/* OUT2RMIX_SRC4 - [6:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_OUT2RMIX_SRC4_WIDTH                   7  </span><span class="cm">/* OUT2RMIX_SRC4 - [6:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1567 (0x61F) - OUT2RMIX Input 4 Volume</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_OUT2RMIX_VOL4_MASK               0x00FE  </span><span class="cm">/* OUT2RMIX_VOL4 - [7:1] */</span><span class="cp"></span>
<span class="cp">#define WM2200_OUT2RMIX_VOL4_SHIFT                   1  </span><span class="cm">/* OUT2RMIX_VOL4 - [7:1] */</span><span class="cp"></span>
<span class="cp">#define WM2200_OUT2RMIX_VOL4_WIDTH                   7  </span><span class="cm">/* OUT2RMIX_VOL4 - [7:1] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1568 (0x620) - AIF1TX1MIX Input 1 Source</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_AIF1TX1MIX_SRC1_MASK             0x007F  </span><span class="cm">/* AIF1TX1MIX_SRC1 - [6:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_AIF1TX1MIX_SRC1_SHIFT                 0  </span><span class="cm">/* AIF1TX1MIX_SRC1 - [6:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_AIF1TX1MIX_SRC1_WIDTH                 7  </span><span class="cm">/* AIF1TX1MIX_SRC1 - [6:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1569 (0x621) - AIF1TX1MIX Input 1 Volume</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_AIF1TX1MIX_VOL1_MASK             0x00FE  </span><span class="cm">/* AIF1TX1MIX_VOL1 - [7:1] */</span><span class="cp"></span>
<span class="cp">#define WM2200_AIF1TX1MIX_VOL1_SHIFT                 1  </span><span class="cm">/* AIF1TX1MIX_VOL1 - [7:1] */</span><span class="cp"></span>
<span class="cp">#define WM2200_AIF1TX1MIX_VOL1_WIDTH                 7  </span><span class="cm">/* AIF1TX1MIX_VOL1 - [7:1] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1570 (0x622) - AIF1TX1MIX Input 2 Source</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_AIF1TX1MIX_SRC2_MASK             0x007F  </span><span class="cm">/* AIF1TX1MIX_SRC2 - [6:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_AIF1TX1MIX_SRC2_SHIFT                 0  </span><span class="cm">/* AIF1TX1MIX_SRC2 - [6:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_AIF1TX1MIX_SRC2_WIDTH                 7  </span><span class="cm">/* AIF1TX1MIX_SRC2 - [6:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1571 (0x623) - AIF1TX1MIX Input 2 Volume</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_AIF1TX1MIX_VOL2_MASK             0x00FE  </span><span class="cm">/* AIF1TX1MIX_VOL2 - [7:1] */</span><span class="cp"></span>
<span class="cp">#define WM2200_AIF1TX1MIX_VOL2_SHIFT                 1  </span><span class="cm">/* AIF1TX1MIX_VOL2 - [7:1] */</span><span class="cp"></span>
<span class="cp">#define WM2200_AIF1TX1MIX_VOL2_WIDTH                 7  </span><span class="cm">/* AIF1TX1MIX_VOL2 - [7:1] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1572 (0x624) - AIF1TX1MIX Input 3 Source</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_AIF1TX1MIX_SRC3_MASK             0x007F  </span><span class="cm">/* AIF1TX1MIX_SRC3 - [6:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_AIF1TX1MIX_SRC3_SHIFT                 0  </span><span class="cm">/* AIF1TX1MIX_SRC3 - [6:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_AIF1TX1MIX_SRC3_WIDTH                 7  </span><span class="cm">/* AIF1TX1MIX_SRC3 - [6:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1573 (0x625) - AIF1TX1MIX Input 3 Volume</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_AIF1TX1MIX_VOL3_MASK             0x00FE  </span><span class="cm">/* AIF1TX1MIX_VOL3 - [7:1] */</span><span class="cp"></span>
<span class="cp">#define WM2200_AIF1TX1MIX_VOL3_SHIFT                 1  </span><span class="cm">/* AIF1TX1MIX_VOL3 - [7:1] */</span><span class="cp"></span>
<span class="cp">#define WM2200_AIF1TX1MIX_VOL3_WIDTH                 7  </span><span class="cm">/* AIF1TX1MIX_VOL3 - [7:1] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1574 (0x626) - AIF1TX1MIX Input 4 Source</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_AIF1TX1MIX_SRC4_MASK             0x007F  </span><span class="cm">/* AIF1TX1MIX_SRC4 - [6:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_AIF1TX1MIX_SRC4_SHIFT                 0  </span><span class="cm">/* AIF1TX1MIX_SRC4 - [6:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_AIF1TX1MIX_SRC4_WIDTH                 7  </span><span class="cm">/* AIF1TX1MIX_SRC4 - [6:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1575 (0x627) - AIF1TX1MIX Input 4 Volume</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_AIF1TX1MIX_VOL4_MASK             0x00FE  </span><span class="cm">/* AIF1TX1MIX_VOL4 - [7:1] */</span><span class="cp"></span>
<span class="cp">#define WM2200_AIF1TX1MIX_VOL4_SHIFT                 1  </span><span class="cm">/* AIF1TX1MIX_VOL4 - [7:1] */</span><span class="cp"></span>
<span class="cp">#define WM2200_AIF1TX1MIX_VOL4_WIDTH                 7  </span><span class="cm">/* AIF1TX1MIX_VOL4 - [7:1] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1576 (0x628) - AIF1TX2MIX Input 1 Source</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_AIF1TX2MIX_SRC1_MASK             0x007F  </span><span class="cm">/* AIF1TX2MIX_SRC1 - [6:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_AIF1TX2MIX_SRC1_SHIFT                 0  </span><span class="cm">/* AIF1TX2MIX_SRC1 - [6:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_AIF1TX2MIX_SRC1_WIDTH                 7  </span><span class="cm">/* AIF1TX2MIX_SRC1 - [6:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1577 (0x629) - AIF1TX2MIX Input 1 Volume</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_AIF1TX2MIX_VOL1_MASK             0x00FE  </span><span class="cm">/* AIF1TX2MIX_VOL1 - [7:1] */</span><span class="cp"></span>
<span class="cp">#define WM2200_AIF1TX2MIX_VOL1_SHIFT                 1  </span><span class="cm">/* AIF1TX2MIX_VOL1 - [7:1] */</span><span class="cp"></span>
<span class="cp">#define WM2200_AIF1TX2MIX_VOL1_WIDTH                 7  </span><span class="cm">/* AIF1TX2MIX_VOL1 - [7:1] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1578 (0x62A) - AIF1TX2MIX Input 2 Source</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_AIF1TX2MIX_SRC2_MASK             0x007F  </span><span class="cm">/* AIF1TX2MIX_SRC2 - [6:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_AIF1TX2MIX_SRC2_SHIFT                 0  </span><span class="cm">/* AIF1TX2MIX_SRC2 - [6:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_AIF1TX2MIX_SRC2_WIDTH                 7  </span><span class="cm">/* AIF1TX2MIX_SRC2 - [6:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1579 (0x62B) - AIF1TX2MIX Input 2 Volume</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_AIF1TX2MIX_VOL2_MASK             0x00FE  </span><span class="cm">/* AIF1TX2MIX_VOL2 - [7:1] */</span><span class="cp"></span>
<span class="cp">#define WM2200_AIF1TX2MIX_VOL2_SHIFT                 1  </span><span class="cm">/* AIF1TX2MIX_VOL2 - [7:1] */</span><span class="cp"></span>
<span class="cp">#define WM2200_AIF1TX2MIX_VOL2_WIDTH                 7  </span><span class="cm">/* AIF1TX2MIX_VOL2 - [7:1] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1580 (0x62C) - AIF1TX2MIX Input 3 Source</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_AIF1TX2MIX_SRC3_MASK             0x007F  </span><span class="cm">/* AIF1TX2MIX_SRC3 - [6:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_AIF1TX2MIX_SRC3_SHIFT                 0  </span><span class="cm">/* AIF1TX2MIX_SRC3 - [6:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_AIF1TX2MIX_SRC3_WIDTH                 7  </span><span class="cm">/* AIF1TX2MIX_SRC3 - [6:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1581 (0x62D) - AIF1TX2MIX Input 3 Volume</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_AIF1TX2MIX_VOL3_MASK             0x00FE  </span><span class="cm">/* AIF1TX2MIX_VOL3 - [7:1] */</span><span class="cp"></span>
<span class="cp">#define WM2200_AIF1TX2MIX_VOL3_SHIFT                 1  </span><span class="cm">/* AIF1TX2MIX_VOL3 - [7:1] */</span><span class="cp"></span>
<span class="cp">#define WM2200_AIF1TX2MIX_VOL3_WIDTH                 7  </span><span class="cm">/* AIF1TX2MIX_VOL3 - [7:1] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1582 (0x62E) - AIF1TX2MIX Input 4 Source</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_AIF1TX2MIX_SRC4_MASK             0x007F  </span><span class="cm">/* AIF1TX2MIX_SRC4 - [6:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_AIF1TX2MIX_SRC4_SHIFT                 0  </span><span class="cm">/* AIF1TX2MIX_SRC4 - [6:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_AIF1TX2MIX_SRC4_WIDTH                 7  </span><span class="cm">/* AIF1TX2MIX_SRC4 - [6:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1583 (0x62F) - AIF1TX2MIX Input 4 Volume</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_AIF1TX2MIX_VOL4_MASK             0x00FE  </span><span class="cm">/* AIF1TX2MIX_VOL4 - [7:1] */</span><span class="cp"></span>
<span class="cp">#define WM2200_AIF1TX2MIX_VOL4_SHIFT                 1  </span><span class="cm">/* AIF1TX2MIX_VOL4 - [7:1] */</span><span class="cp"></span>
<span class="cp">#define WM2200_AIF1TX2MIX_VOL4_WIDTH                 7  </span><span class="cm">/* AIF1TX2MIX_VOL4 - [7:1] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1584 (0x630) - AIF1TX3MIX Input 1 Source</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_AIF1TX3MIX_SRC1_MASK             0x007F  </span><span class="cm">/* AIF1TX3MIX_SRC1 - [6:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_AIF1TX3MIX_SRC1_SHIFT                 0  </span><span class="cm">/* AIF1TX3MIX_SRC1 - [6:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_AIF1TX3MIX_SRC1_WIDTH                 7  </span><span class="cm">/* AIF1TX3MIX_SRC1 - [6:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1585 (0x631) - AIF1TX3MIX Input 1 Volume</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_AIF1TX3MIX_VOL1_MASK             0x00FE  </span><span class="cm">/* AIF1TX3MIX_VOL1 - [7:1] */</span><span class="cp"></span>
<span class="cp">#define WM2200_AIF1TX3MIX_VOL1_SHIFT                 1  </span><span class="cm">/* AIF1TX3MIX_VOL1 - [7:1] */</span><span class="cp"></span>
<span class="cp">#define WM2200_AIF1TX3MIX_VOL1_WIDTH                 7  </span><span class="cm">/* AIF1TX3MIX_VOL1 - [7:1] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1586 (0x632) - AIF1TX3MIX Input 2 Source</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_AIF1TX3MIX_SRC2_MASK             0x007F  </span><span class="cm">/* AIF1TX3MIX_SRC2 - [6:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_AIF1TX3MIX_SRC2_SHIFT                 0  </span><span class="cm">/* AIF1TX3MIX_SRC2 - [6:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_AIF1TX3MIX_SRC2_WIDTH                 7  </span><span class="cm">/* AIF1TX3MIX_SRC2 - [6:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1587 (0x633) - AIF1TX3MIX Input 2 Volume</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_AIF1TX3MIX_VOL2_MASK             0x00FE  </span><span class="cm">/* AIF1TX3MIX_VOL2 - [7:1] */</span><span class="cp"></span>
<span class="cp">#define WM2200_AIF1TX3MIX_VOL2_SHIFT                 1  </span><span class="cm">/* AIF1TX3MIX_VOL2 - [7:1] */</span><span class="cp"></span>
<span class="cp">#define WM2200_AIF1TX3MIX_VOL2_WIDTH                 7  </span><span class="cm">/* AIF1TX3MIX_VOL2 - [7:1] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1588 (0x634) - AIF1TX3MIX Input 3 Source</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_AIF1TX3MIX_SRC3_MASK             0x007F  </span><span class="cm">/* AIF1TX3MIX_SRC3 - [6:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_AIF1TX3MIX_SRC3_SHIFT                 0  </span><span class="cm">/* AIF1TX3MIX_SRC3 - [6:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_AIF1TX3MIX_SRC3_WIDTH                 7  </span><span class="cm">/* AIF1TX3MIX_SRC3 - [6:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1589 (0x635) - AIF1TX3MIX Input 3 Volume</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_AIF1TX3MIX_VOL3_MASK             0x00FE  </span><span class="cm">/* AIF1TX3MIX_VOL3 - [7:1] */</span><span class="cp"></span>
<span class="cp">#define WM2200_AIF1TX3MIX_VOL3_SHIFT                 1  </span><span class="cm">/* AIF1TX3MIX_VOL3 - [7:1] */</span><span class="cp"></span>
<span class="cp">#define WM2200_AIF1TX3MIX_VOL3_WIDTH                 7  </span><span class="cm">/* AIF1TX3MIX_VOL3 - [7:1] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1590 (0x636) - AIF1TX3MIX Input 4 Source</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_AIF1TX3MIX_SRC4_MASK             0x007F  </span><span class="cm">/* AIF1TX3MIX_SRC4 - [6:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_AIF1TX3MIX_SRC4_SHIFT                 0  </span><span class="cm">/* AIF1TX3MIX_SRC4 - [6:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_AIF1TX3MIX_SRC4_WIDTH                 7  </span><span class="cm">/* AIF1TX3MIX_SRC4 - [6:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1591 (0x637) - AIF1TX3MIX Input 4 Volume</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_AIF1TX3MIX_VOL4_MASK             0x00FE  </span><span class="cm">/* AIF1TX3MIX_VOL4 - [7:1] */</span><span class="cp"></span>
<span class="cp">#define WM2200_AIF1TX3MIX_VOL4_SHIFT                 1  </span><span class="cm">/* AIF1TX3MIX_VOL4 - [7:1] */</span><span class="cp"></span>
<span class="cp">#define WM2200_AIF1TX3MIX_VOL4_WIDTH                 7  </span><span class="cm">/* AIF1TX3MIX_VOL4 - [7:1] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1592 (0x638) - AIF1TX4MIX Input 1 Source</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_AIF1TX4MIX_SRC1_MASK             0x007F  </span><span class="cm">/* AIF1TX4MIX_SRC1 - [6:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_AIF1TX4MIX_SRC1_SHIFT                 0  </span><span class="cm">/* AIF1TX4MIX_SRC1 - [6:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_AIF1TX4MIX_SRC1_WIDTH                 7  </span><span class="cm">/* AIF1TX4MIX_SRC1 - [6:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1593 (0x639) - AIF1TX4MIX Input 1 Volume</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_AIF1TX4MIX_VOL1_MASK             0x00FE  </span><span class="cm">/* AIF1TX4MIX_VOL1 - [7:1] */</span><span class="cp"></span>
<span class="cp">#define WM2200_AIF1TX4MIX_VOL1_SHIFT                 1  </span><span class="cm">/* AIF1TX4MIX_VOL1 - [7:1] */</span><span class="cp"></span>
<span class="cp">#define WM2200_AIF1TX4MIX_VOL1_WIDTH                 7  </span><span class="cm">/* AIF1TX4MIX_VOL1 - [7:1] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1594 (0x63A) - AIF1TX4MIX Input 2 Source</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_AIF1TX4MIX_SRC2_MASK             0x007F  </span><span class="cm">/* AIF1TX4MIX_SRC2 - [6:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_AIF1TX4MIX_SRC2_SHIFT                 0  </span><span class="cm">/* AIF1TX4MIX_SRC2 - [6:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_AIF1TX4MIX_SRC2_WIDTH                 7  </span><span class="cm">/* AIF1TX4MIX_SRC2 - [6:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1595 (0x63B) - AIF1TX4MIX Input 2 Volume</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_AIF1TX4MIX_VOL2_MASK             0x00FE  </span><span class="cm">/* AIF1TX4MIX_VOL2 - [7:1] */</span><span class="cp"></span>
<span class="cp">#define WM2200_AIF1TX4MIX_VOL2_SHIFT                 1  </span><span class="cm">/* AIF1TX4MIX_VOL2 - [7:1] */</span><span class="cp"></span>
<span class="cp">#define WM2200_AIF1TX4MIX_VOL2_WIDTH                 7  </span><span class="cm">/* AIF1TX4MIX_VOL2 - [7:1] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1596 (0x63C) - AIF1TX4MIX Input 3 Source</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_AIF1TX4MIX_SRC3_MASK             0x007F  </span><span class="cm">/* AIF1TX4MIX_SRC3 - [6:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_AIF1TX4MIX_SRC3_SHIFT                 0  </span><span class="cm">/* AIF1TX4MIX_SRC3 - [6:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_AIF1TX4MIX_SRC3_WIDTH                 7  </span><span class="cm">/* AIF1TX4MIX_SRC3 - [6:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1597 (0x63D) - AIF1TX4MIX Input 3 Volume</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_AIF1TX4MIX_VOL3_MASK             0x00FE  </span><span class="cm">/* AIF1TX4MIX_VOL3 - [7:1] */</span><span class="cp"></span>
<span class="cp">#define WM2200_AIF1TX4MIX_VOL3_SHIFT                 1  </span><span class="cm">/* AIF1TX4MIX_VOL3 - [7:1] */</span><span class="cp"></span>
<span class="cp">#define WM2200_AIF1TX4MIX_VOL3_WIDTH                 7  </span><span class="cm">/* AIF1TX4MIX_VOL3 - [7:1] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1598 (0x63E) - AIF1TX4MIX Input 4 Source</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_AIF1TX4MIX_SRC4_MASK             0x007F  </span><span class="cm">/* AIF1TX4MIX_SRC4 - [6:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_AIF1TX4MIX_SRC4_SHIFT                 0  </span><span class="cm">/* AIF1TX4MIX_SRC4 - [6:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_AIF1TX4MIX_SRC4_WIDTH                 7  </span><span class="cm">/* AIF1TX4MIX_SRC4 - [6:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1599 (0x63F) - AIF1TX4MIX Input 4 Volume</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_AIF1TX4MIX_VOL4_MASK             0x00FE  </span><span class="cm">/* AIF1TX4MIX_VOL4 - [7:1] */</span><span class="cp"></span>
<span class="cp">#define WM2200_AIF1TX4MIX_VOL4_SHIFT                 1  </span><span class="cm">/* AIF1TX4MIX_VOL4 - [7:1] */</span><span class="cp"></span>
<span class="cp">#define WM2200_AIF1TX4MIX_VOL4_WIDTH                 7  </span><span class="cm">/* AIF1TX4MIX_VOL4 - [7:1] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1600 (0x640) - AIF1TX5MIX Input 1 Source</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_AIF1TX5MIX_SRC1_MASK             0x007F  </span><span class="cm">/* AIF1TX5MIX_SRC1 - [6:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_AIF1TX5MIX_SRC1_SHIFT                 0  </span><span class="cm">/* AIF1TX5MIX_SRC1 - [6:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_AIF1TX5MIX_SRC1_WIDTH                 7  </span><span class="cm">/* AIF1TX5MIX_SRC1 - [6:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1601 (0x641) - AIF1TX5MIX Input 1 Volume</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_AIF1TX5MIX_VOL1_MASK             0x00FE  </span><span class="cm">/* AIF1TX5MIX_VOL1 - [7:1] */</span><span class="cp"></span>
<span class="cp">#define WM2200_AIF1TX5MIX_VOL1_SHIFT                 1  </span><span class="cm">/* AIF1TX5MIX_VOL1 - [7:1] */</span><span class="cp"></span>
<span class="cp">#define WM2200_AIF1TX5MIX_VOL1_WIDTH                 7  </span><span class="cm">/* AIF1TX5MIX_VOL1 - [7:1] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1602 (0x642) - AIF1TX5MIX Input 2 Source</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_AIF1TX5MIX_SRC2_MASK             0x007F  </span><span class="cm">/* AIF1TX5MIX_SRC2 - [6:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_AIF1TX5MIX_SRC2_SHIFT                 0  </span><span class="cm">/* AIF1TX5MIX_SRC2 - [6:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_AIF1TX5MIX_SRC2_WIDTH                 7  </span><span class="cm">/* AIF1TX5MIX_SRC2 - [6:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1603 (0x643) - AIF1TX5MIX Input 2 Volume</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_AIF1TX5MIX_VOL2_MASK             0x00FE  </span><span class="cm">/* AIF1TX5MIX_VOL2 - [7:1] */</span><span class="cp"></span>
<span class="cp">#define WM2200_AIF1TX5MIX_VOL2_SHIFT                 1  </span><span class="cm">/* AIF1TX5MIX_VOL2 - [7:1] */</span><span class="cp"></span>
<span class="cp">#define WM2200_AIF1TX5MIX_VOL2_WIDTH                 7  </span><span class="cm">/* AIF1TX5MIX_VOL2 - [7:1] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1604 (0x644) - AIF1TX5MIX Input 3 Source</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_AIF1TX5MIX_SRC3_MASK             0x007F  </span><span class="cm">/* AIF1TX5MIX_SRC3 - [6:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_AIF1TX5MIX_SRC3_SHIFT                 0  </span><span class="cm">/* AIF1TX5MIX_SRC3 - [6:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_AIF1TX5MIX_SRC3_WIDTH                 7  </span><span class="cm">/* AIF1TX5MIX_SRC3 - [6:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1605 (0x645) - AIF1TX5MIX Input 3 Volume</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_AIF1TX5MIX_VOL3_MASK             0x00FE  </span><span class="cm">/* AIF1TX5MIX_VOL3 - [7:1] */</span><span class="cp"></span>
<span class="cp">#define WM2200_AIF1TX5MIX_VOL3_SHIFT                 1  </span><span class="cm">/* AIF1TX5MIX_VOL3 - [7:1] */</span><span class="cp"></span>
<span class="cp">#define WM2200_AIF1TX5MIX_VOL3_WIDTH                 7  </span><span class="cm">/* AIF1TX5MIX_VOL3 - [7:1] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1606 (0x646) - AIF1TX5MIX Input 4 Source</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_AIF1TX5MIX_SRC4_MASK             0x007F  </span><span class="cm">/* AIF1TX5MIX_SRC4 - [6:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_AIF1TX5MIX_SRC4_SHIFT                 0  </span><span class="cm">/* AIF1TX5MIX_SRC4 - [6:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_AIF1TX5MIX_SRC4_WIDTH                 7  </span><span class="cm">/* AIF1TX5MIX_SRC4 - [6:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1607 (0x647) - AIF1TX5MIX Input 4 Volume</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_AIF1TX5MIX_VOL4_MASK             0x00FE  </span><span class="cm">/* AIF1TX5MIX_VOL4 - [7:1] */</span><span class="cp"></span>
<span class="cp">#define WM2200_AIF1TX5MIX_VOL4_SHIFT                 1  </span><span class="cm">/* AIF1TX5MIX_VOL4 - [7:1] */</span><span class="cp"></span>
<span class="cp">#define WM2200_AIF1TX5MIX_VOL4_WIDTH                 7  </span><span class="cm">/* AIF1TX5MIX_VOL4 - [7:1] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1608 (0x648) - AIF1TX6MIX Input 1 Source</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_AIF1TX6MIX_SRC1_MASK             0x007F  </span><span class="cm">/* AIF1TX6MIX_SRC1 - [6:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_AIF1TX6MIX_SRC1_SHIFT                 0  </span><span class="cm">/* AIF1TX6MIX_SRC1 - [6:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_AIF1TX6MIX_SRC1_WIDTH                 7  </span><span class="cm">/* AIF1TX6MIX_SRC1 - [6:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1609 (0x649) - AIF1TX6MIX Input 1 Volume</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_AIF1TX6MIX_VOL1_MASK             0x00FE  </span><span class="cm">/* AIF1TX6MIX_VOL1 - [7:1] */</span><span class="cp"></span>
<span class="cp">#define WM2200_AIF1TX6MIX_VOL1_SHIFT                 1  </span><span class="cm">/* AIF1TX6MIX_VOL1 - [7:1] */</span><span class="cp"></span>
<span class="cp">#define WM2200_AIF1TX6MIX_VOL1_WIDTH                 7  </span><span class="cm">/* AIF1TX6MIX_VOL1 - [7:1] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1610 (0x64A) - AIF1TX6MIX Input 2 Source</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_AIF1TX6MIX_SRC2_MASK             0x007F  </span><span class="cm">/* AIF1TX6MIX_SRC2 - [6:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_AIF1TX6MIX_SRC2_SHIFT                 0  </span><span class="cm">/* AIF1TX6MIX_SRC2 - [6:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_AIF1TX6MIX_SRC2_WIDTH                 7  </span><span class="cm">/* AIF1TX6MIX_SRC2 - [6:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1611 (0x64B) - AIF1TX6MIX Input 2 Volume</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_AIF1TX6MIX_VOL2_MASK             0x00FE  </span><span class="cm">/* AIF1TX6MIX_VOL2 - [7:1] */</span><span class="cp"></span>
<span class="cp">#define WM2200_AIF1TX6MIX_VOL2_SHIFT                 1  </span><span class="cm">/* AIF1TX6MIX_VOL2 - [7:1] */</span><span class="cp"></span>
<span class="cp">#define WM2200_AIF1TX6MIX_VOL2_WIDTH                 7  </span><span class="cm">/* AIF1TX6MIX_VOL2 - [7:1] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1612 (0x64C) - AIF1TX6MIX Input 3 Source</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_AIF1TX6MIX_SRC3_MASK             0x007F  </span><span class="cm">/* AIF1TX6MIX_SRC3 - [6:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_AIF1TX6MIX_SRC3_SHIFT                 0  </span><span class="cm">/* AIF1TX6MIX_SRC3 - [6:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_AIF1TX6MIX_SRC3_WIDTH                 7  </span><span class="cm">/* AIF1TX6MIX_SRC3 - [6:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1613 (0x64D) - AIF1TX6MIX Input 3 Volume</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_AIF1TX6MIX_VOL3_MASK             0x00FE  </span><span class="cm">/* AIF1TX6MIX_VOL3 - [7:1] */</span><span class="cp"></span>
<span class="cp">#define WM2200_AIF1TX6MIX_VOL3_SHIFT                 1  </span><span class="cm">/* AIF1TX6MIX_VOL3 - [7:1] */</span><span class="cp"></span>
<span class="cp">#define WM2200_AIF1TX6MIX_VOL3_WIDTH                 7  </span><span class="cm">/* AIF1TX6MIX_VOL3 - [7:1] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1614 (0x64E) - AIF1TX6MIX Input 4 Source</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_AIF1TX6MIX_SRC4_MASK             0x007F  </span><span class="cm">/* AIF1TX6MIX_SRC4 - [6:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_AIF1TX6MIX_SRC4_SHIFT                 0  </span><span class="cm">/* AIF1TX6MIX_SRC4 - [6:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_AIF1TX6MIX_SRC4_WIDTH                 7  </span><span class="cm">/* AIF1TX6MIX_SRC4 - [6:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1615 (0x64F) - AIF1TX6MIX Input 4 Volume</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_AIF1TX6MIX_VOL4_MASK             0x00FE  </span><span class="cm">/* AIF1TX6MIX_VOL4 - [7:1] */</span><span class="cp"></span>
<span class="cp">#define WM2200_AIF1TX6MIX_VOL4_SHIFT                 1  </span><span class="cm">/* AIF1TX6MIX_VOL4 - [7:1] */</span><span class="cp"></span>
<span class="cp">#define WM2200_AIF1TX6MIX_VOL4_WIDTH                 7  </span><span class="cm">/* AIF1TX6MIX_VOL4 - [7:1] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1616 (0x650) - EQLMIX Input 1 Source</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_EQLMIX_SRC1_MASK                 0x007F  </span><span class="cm">/* EQLMIX_SRC1 - [6:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_EQLMIX_SRC1_SHIFT                     0  </span><span class="cm">/* EQLMIX_SRC1 - [6:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_EQLMIX_SRC1_WIDTH                     7  </span><span class="cm">/* EQLMIX_SRC1 - [6:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1617 (0x651) - EQLMIX Input 1 Volume</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_EQLMIX_VOL1_MASK                 0x00FE  </span><span class="cm">/* EQLMIX_VOL1 - [7:1] */</span><span class="cp"></span>
<span class="cp">#define WM2200_EQLMIX_VOL1_SHIFT                     1  </span><span class="cm">/* EQLMIX_VOL1 - [7:1] */</span><span class="cp"></span>
<span class="cp">#define WM2200_EQLMIX_VOL1_WIDTH                     7  </span><span class="cm">/* EQLMIX_VOL1 - [7:1] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1618 (0x652) - EQLMIX Input 2 Source</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_EQLMIX_SRC2_MASK                 0x007F  </span><span class="cm">/* EQLMIX_SRC2 - [6:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_EQLMIX_SRC2_SHIFT                     0  </span><span class="cm">/* EQLMIX_SRC2 - [6:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_EQLMIX_SRC2_WIDTH                     7  </span><span class="cm">/* EQLMIX_SRC2 - [6:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1619 (0x653) - EQLMIX Input 2 Volume</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_EQLMIX_VOL2_MASK                 0x00FE  </span><span class="cm">/* EQLMIX_VOL2 - [7:1] */</span><span class="cp"></span>
<span class="cp">#define WM2200_EQLMIX_VOL2_SHIFT                     1  </span><span class="cm">/* EQLMIX_VOL2 - [7:1] */</span><span class="cp"></span>
<span class="cp">#define WM2200_EQLMIX_VOL2_WIDTH                     7  </span><span class="cm">/* EQLMIX_VOL2 - [7:1] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1620 (0x654) - EQLMIX Input 3 Source</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_EQLMIX_SRC3_MASK                 0x007F  </span><span class="cm">/* EQLMIX_SRC3 - [6:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_EQLMIX_SRC3_SHIFT                     0  </span><span class="cm">/* EQLMIX_SRC3 - [6:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_EQLMIX_SRC3_WIDTH                     7  </span><span class="cm">/* EQLMIX_SRC3 - [6:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1621 (0x655) - EQLMIX Input 3 Volume</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_EQLMIX_VOL3_MASK                 0x00FE  </span><span class="cm">/* EQLMIX_VOL3 - [7:1] */</span><span class="cp"></span>
<span class="cp">#define WM2200_EQLMIX_VOL3_SHIFT                     1  </span><span class="cm">/* EQLMIX_VOL3 - [7:1] */</span><span class="cp"></span>
<span class="cp">#define WM2200_EQLMIX_VOL3_WIDTH                     7  </span><span class="cm">/* EQLMIX_VOL3 - [7:1] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1622 (0x656) - EQLMIX Input 4 Source</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_EQLMIX_SRC4_MASK                 0x007F  </span><span class="cm">/* EQLMIX_SRC4 - [6:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_EQLMIX_SRC4_SHIFT                     0  </span><span class="cm">/* EQLMIX_SRC4 - [6:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_EQLMIX_SRC4_WIDTH                     7  </span><span class="cm">/* EQLMIX_SRC4 - [6:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1623 (0x657) - EQLMIX Input 4 Volume</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_EQLMIX_VOL4_MASK                 0x00FE  </span><span class="cm">/* EQLMIX_VOL4 - [7:1] */</span><span class="cp"></span>
<span class="cp">#define WM2200_EQLMIX_VOL4_SHIFT                     1  </span><span class="cm">/* EQLMIX_VOL4 - [7:1] */</span><span class="cp"></span>
<span class="cp">#define WM2200_EQLMIX_VOL4_WIDTH                     7  </span><span class="cm">/* EQLMIX_VOL4 - [7:1] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1624 (0x658) - EQRMIX Input 1 Source</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_EQRMIX_SRC1_MASK                 0x007F  </span><span class="cm">/* EQRMIX_SRC1 - [6:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_EQRMIX_SRC1_SHIFT                     0  </span><span class="cm">/* EQRMIX_SRC1 - [6:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_EQRMIX_SRC1_WIDTH                     7  </span><span class="cm">/* EQRMIX_SRC1 - [6:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1625 (0x659) - EQRMIX Input 1 Volume</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_EQRMIX_VOL1_MASK                 0x00FE  </span><span class="cm">/* EQRMIX_VOL1 - [7:1] */</span><span class="cp"></span>
<span class="cp">#define WM2200_EQRMIX_VOL1_SHIFT                     1  </span><span class="cm">/* EQRMIX_VOL1 - [7:1] */</span><span class="cp"></span>
<span class="cp">#define WM2200_EQRMIX_VOL1_WIDTH                     7  </span><span class="cm">/* EQRMIX_VOL1 - [7:1] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1626 (0x65A) - EQRMIX Input 2 Source</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_EQRMIX_SRC2_MASK                 0x007F  </span><span class="cm">/* EQRMIX_SRC2 - [6:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_EQRMIX_SRC2_SHIFT                     0  </span><span class="cm">/* EQRMIX_SRC2 - [6:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_EQRMIX_SRC2_WIDTH                     7  </span><span class="cm">/* EQRMIX_SRC2 - [6:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1627 (0x65B) - EQRMIX Input 2 Volume</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_EQRMIX_VOL2_MASK                 0x00FE  </span><span class="cm">/* EQRMIX_VOL2 - [7:1] */</span><span class="cp"></span>
<span class="cp">#define WM2200_EQRMIX_VOL2_SHIFT                     1  </span><span class="cm">/* EQRMIX_VOL2 - [7:1] */</span><span class="cp"></span>
<span class="cp">#define WM2200_EQRMIX_VOL2_WIDTH                     7  </span><span class="cm">/* EQRMIX_VOL2 - [7:1] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1628 (0x65C) - EQRMIX Input 3 Source</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_EQRMIX_SRC3_MASK                 0x007F  </span><span class="cm">/* EQRMIX_SRC3 - [6:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_EQRMIX_SRC3_SHIFT                     0  </span><span class="cm">/* EQRMIX_SRC3 - [6:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_EQRMIX_SRC3_WIDTH                     7  </span><span class="cm">/* EQRMIX_SRC3 - [6:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1629 (0x65D) - EQRMIX Input 3 Volume</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_EQRMIX_VOL3_MASK                 0x00FE  </span><span class="cm">/* EQRMIX_VOL3 - [7:1] */</span><span class="cp"></span>
<span class="cp">#define WM2200_EQRMIX_VOL3_SHIFT                     1  </span><span class="cm">/* EQRMIX_VOL3 - [7:1] */</span><span class="cp"></span>
<span class="cp">#define WM2200_EQRMIX_VOL3_WIDTH                     7  </span><span class="cm">/* EQRMIX_VOL3 - [7:1] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1630 (0x65E) - EQRMIX Input 4 Source</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_EQRMIX_SRC4_MASK                 0x007F  </span><span class="cm">/* EQRMIX_SRC4 - [6:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_EQRMIX_SRC4_SHIFT                     0  </span><span class="cm">/* EQRMIX_SRC4 - [6:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_EQRMIX_SRC4_WIDTH                     7  </span><span class="cm">/* EQRMIX_SRC4 - [6:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1631 (0x65F) - EQRMIX Input 4 Volume</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_EQRMIX_VOL4_MASK                 0x00FE  </span><span class="cm">/* EQRMIX_VOL4 - [7:1] */</span><span class="cp"></span>
<span class="cp">#define WM2200_EQRMIX_VOL4_SHIFT                     1  </span><span class="cm">/* EQRMIX_VOL4 - [7:1] */</span><span class="cp"></span>
<span class="cp">#define WM2200_EQRMIX_VOL4_WIDTH                     7  </span><span class="cm">/* EQRMIX_VOL4 - [7:1] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1632 (0x660) - LHPF1MIX Input 1 Source</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_LHPF1MIX_SRC1_MASK               0x007F  </span><span class="cm">/* LHPF1MIX_SRC1 - [6:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_LHPF1MIX_SRC1_SHIFT                   0  </span><span class="cm">/* LHPF1MIX_SRC1 - [6:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_LHPF1MIX_SRC1_WIDTH                   7  </span><span class="cm">/* LHPF1MIX_SRC1 - [6:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1633 (0x661) - LHPF1MIX Input 1 Volume</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_LHPF1MIX_VOL1_MASK               0x00FE  </span><span class="cm">/* LHPF1MIX_VOL1 - [7:1] */</span><span class="cp"></span>
<span class="cp">#define WM2200_LHPF1MIX_VOL1_SHIFT                   1  </span><span class="cm">/* LHPF1MIX_VOL1 - [7:1] */</span><span class="cp"></span>
<span class="cp">#define WM2200_LHPF1MIX_VOL1_WIDTH                   7  </span><span class="cm">/* LHPF1MIX_VOL1 - [7:1] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1634 (0x662) - LHPF1MIX Input 2 Source</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_LHPF1MIX_SRC2_MASK               0x007F  </span><span class="cm">/* LHPF1MIX_SRC2 - [6:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_LHPF1MIX_SRC2_SHIFT                   0  </span><span class="cm">/* LHPF1MIX_SRC2 - [6:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_LHPF1MIX_SRC2_WIDTH                   7  </span><span class="cm">/* LHPF1MIX_SRC2 - [6:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1635 (0x663) - LHPF1MIX Input 2 Volume</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_LHPF1MIX_VOL2_MASK               0x00FE  </span><span class="cm">/* LHPF1MIX_VOL2 - [7:1] */</span><span class="cp"></span>
<span class="cp">#define WM2200_LHPF1MIX_VOL2_SHIFT                   1  </span><span class="cm">/* LHPF1MIX_VOL2 - [7:1] */</span><span class="cp"></span>
<span class="cp">#define WM2200_LHPF1MIX_VOL2_WIDTH                   7  </span><span class="cm">/* LHPF1MIX_VOL2 - [7:1] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1636 (0x664) - LHPF1MIX Input 3 Source</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_LHPF1MIX_SRC3_MASK               0x007F  </span><span class="cm">/* LHPF1MIX_SRC3 - [6:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_LHPF1MIX_SRC3_SHIFT                   0  </span><span class="cm">/* LHPF1MIX_SRC3 - [6:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_LHPF1MIX_SRC3_WIDTH                   7  </span><span class="cm">/* LHPF1MIX_SRC3 - [6:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1637 (0x665) - LHPF1MIX Input 3 Volume</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_LHPF1MIX_VOL3_MASK               0x00FE  </span><span class="cm">/* LHPF1MIX_VOL3 - [7:1] */</span><span class="cp"></span>
<span class="cp">#define WM2200_LHPF1MIX_VOL3_SHIFT                   1  </span><span class="cm">/* LHPF1MIX_VOL3 - [7:1] */</span><span class="cp"></span>
<span class="cp">#define WM2200_LHPF1MIX_VOL3_WIDTH                   7  </span><span class="cm">/* LHPF1MIX_VOL3 - [7:1] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1638 (0x666) - LHPF1MIX Input 4 Source</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_LHPF1MIX_SRC4_MASK               0x007F  </span><span class="cm">/* LHPF1MIX_SRC4 - [6:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_LHPF1MIX_SRC4_SHIFT                   0  </span><span class="cm">/* LHPF1MIX_SRC4 - [6:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_LHPF1MIX_SRC4_WIDTH                   7  </span><span class="cm">/* LHPF1MIX_SRC4 - [6:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1639 (0x667) - LHPF1MIX Input 4 Volume</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_LHPF1MIX_VOL4_MASK               0x00FE  </span><span class="cm">/* LHPF1MIX_VOL4 - [7:1] */</span><span class="cp"></span>
<span class="cp">#define WM2200_LHPF1MIX_VOL4_SHIFT                   1  </span><span class="cm">/* LHPF1MIX_VOL4 - [7:1] */</span><span class="cp"></span>
<span class="cp">#define WM2200_LHPF1MIX_VOL4_WIDTH                   7  </span><span class="cm">/* LHPF1MIX_VOL4 - [7:1] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1640 (0x668) - LHPF2MIX Input 1 Source</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_LHPF2MIX_SRC1_MASK               0x007F  </span><span class="cm">/* LHPF2MIX_SRC1 - [6:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_LHPF2MIX_SRC1_SHIFT                   0  </span><span class="cm">/* LHPF2MIX_SRC1 - [6:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_LHPF2MIX_SRC1_WIDTH                   7  </span><span class="cm">/* LHPF2MIX_SRC1 - [6:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1641 (0x669) - LHPF2MIX Input 1 Volume</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_LHPF2MIX_VOL1_MASK               0x00FE  </span><span class="cm">/* LHPF2MIX_VOL1 - [7:1] */</span><span class="cp"></span>
<span class="cp">#define WM2200_LHPF2MIX_VOL1_SHIFT                   1  </span><span class="cm">/* LHPF2MIX_VOL1 - [7:1] */</span><span class="cp"></span>
<span class="cp">#define WM2200_LHPF2MIX_VOL1_WIDTH                   7  </span><span class="cm">/* LHPF2MIX_VOL1 - [7:1] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1642 (0x66A) - LHPF2MIX Input 2 Source</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_LHPF2MIX_SRC2_MASK               0x007F  </span><span class="cm">/* LHPF2MIX_SRC2 - [6:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_LHPF2MIX_SRC2_SHIFT                   0  </span><span class="cm">/* LHPF2MIX_SRC2 - [6:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_LHPF2MIX_SRC2_WIDTH                   7  </span><span class="cm">/* LHPF2MIX_SRC2 - [6:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1643 (0x66B) - LHPF2MIX Input 2 Volume</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_LHPF2MIX_VOL2_MASK               0x00FE  </span><span class="cm">/* LHPF2MIX_VOL2 - [7:1] */</span><span class="cp"></span>
<span class="cp">#define WM2200_LHPF2MIX_VOL2_SHIFT                   1  </span><span class="cm">/* LHPF2MIX_VOL2 - [7:1] */</span><span class="cp"></span>
<span class="cp">#define WM2200_LHPF2MIX_VOL2_WIDTH                   7  </span><span class="cm">/* LHPF2MIX_VOL2 - [7:1] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1644 (0x66C) - LHPF2MIX Input 3 Source</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_LHPF2MIX_SRC3_MASK               0x007F  </span><span class="cm">/* LHPF2MIX_SRC3 - [6:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_LHPF2MIX_SRC3_SHIFT                   0  </span><span class="cm">/* LHPF2MIX_SRC3 - [6:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_LHPF2MIX_SRC3_WIDTH                   7  </span><span class="cm">/* LHPF2MIX_SRC3 - [6:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1645 (0x66D) - LHPF2MIX Input 3 Volume</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_LHPF2MIX_VOL3_MASK               0x00FE  </span><span class="cm">/* LHPF2MIX_VOL3 - [7:1] */</span><span class="cp"></span>
<span class="cp">#define WM2200_LHPF2MIX_VOL3_SHIFT                   1  </span><span class="cm">/* LHPF2MIX_VOL3 - [7:1] */</span><span class="cp"></span>
<span class="cp">#define WM2200_LHPF2MIX_VOL3_WIDTH                   7  </span><span class="cm">/* LHPF2MIX_VOL3 - [7:1] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1646 (0x66E) - LHPF2MIX Input 4 Source</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_LHPF2MIX_SRC4_MASK               0x007F  </span><span class="cm">/* LHPF2MIX_SRC4 - [6:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_LHPF2MIX_SRC4_SHIFT                   0  </span><span class="cm">/* LHPF2MIX_SRC4 - [6:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_LHPF2MIX_SRC4_WIDTH                   7  </span><span class="cm">/* LHPF2MIX_SRC4 - [6:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1647 (0x66F) - LHPF2MIX Input 4 Volume</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_LHPF2MIX_VOL4_MASK               0x00FE  </span><span class="cm">/* LHPF2MIX_VOL4 - [7:1] */</span><span class="cp"></span>
<span class="cp">#define WM2200_LHPF2MIX_VOL4_SHIFT                   1  </span><span class="cm">/* LHPF2MIX_VOL4 - [7:1] */</span><span class="cp"></span>
<span class="cp">#define WM2200_LHPF2MIX_VOL4_WIDTH                   7  </span><span class="cm">/* LHPF2MIX_VOL4 - [7:1] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1648 (0x670) - DSP1LMIX Input 1 Source</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_DSP1LMIX_SRC1_MASK               0x007F  </span><span class="cm">/* DSP1LMIX_SRC1 - [6:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP1LMIX_SRC1_SHIFT                   0  </span><span class="cm">/* DSP1LMIX_SRC1 - [6:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP1LMIX_SRC1_WIDTH                   7  </span><span class="cm">/* DSP1LMIX_SRC1 - [6:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1649 (0x671) - DSP1LMIX Input 1 Volume</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_DSP1LMIX_VOL1_MASK               0x00FE  </span><span class="cm">/* DSP1LMIX_VOL1 - [7:1] */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP1LMIX_VOL1_SHIFT                   1  </span><span class="cm">/* DSP1LMIX_VOL1 - [7:1] */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP1LMIX_VOL1_WIDTH                   7  </span><span class="cm">/* DSP1LMIX_VOL1 - [7:1] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1650 (0x672) - DSP1LMIX Input 2 Source</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_DSP1LMIX_SRC2_MASK               0x007F  </span><span class="cm">/* DSP1LMIX_SRC2 - [6:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP1LMIX_SRC2_SHIFT                   0  </span><span class="cm">/* DSP1LMIX_SRC2 - [6:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP1LMIX_SRC2_WIDTH                   7  </span><span class="cm">/* DSP1LMIX_SRC2 - [6:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1651 (0x673) - DSP1LMIX Input 2 Volume</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_DSP1LMIX_VOL2_MASK               0x00FE  </span><span class="cm">/* DSP1LMIX_VOL2 - [7:1] */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP1LMIX_VOL2_SHIFT                   1  </span><span class="cm">/* DSP1LMIX_VOL2 - [7:1] */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP1LMIX_VOL2_WIDTH                   7  </span><span class="cm">/* DSP1LMIX_VOL2 - [7:1] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1652 (0x674) - DSP1LMIX Input 3 Source</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_DSP1LMIX_SRC3_MASK               0x007F  </span><span class="cm">/* DSP1LMIX_SRC3 - [6:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP1LMIX_SRC3_SHIFT                   0  </span><span class="cm">/* DSP1LMIX_SRC3 - [6:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP1LMIX_SRC3_WIDTH                   7  </span><span class="cm">/* DSP1LMIX_SRC3 - [6:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1653 (0x675) - DSP1LMIX Input 3 Volume</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_DSP1LMIX_VOL3_MASK               0x00FE  </span><span class="cm">/* DSP1LMIX_VOL3 - [7:1] */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP1LMIX_VOL3_SHIFT                   1  </span><span class="cm">/* DSP1LMIX_VOL3 - [7:1] */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP1LMIX_VOL3_WIDTH                   7  </span><span class="cm">/* DSP1LMIX_VOL3 - [7:1] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1654 (0x676) - DSP1LMIX Input 4 Source</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_DSP1LMIX_SRC4_MASK               0x007F  </span><span class="cm">/* DSP1LMIX_SRC4 - [6:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP1LMIX_SRC4_SHIFT                   0  </span><span class="cm">/* DSP1LMIX_SRC4 - [6:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP1LMIX_SRC4_WIDTH                   7  </span><span class="cm">/* DSP1LMIX_SRC4 - [6:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1655 (0x677) - DSP1LMIX Input 4 Volume</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_DSP1LMIX_VOL4_MASK               0x00FE  </span><span class="cm">/* DSP1LMIX_VOL4 - [7:1] */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP1LMIX_VOL4_SHIFT                   1  </span><span class="cm">/* DSP1LMIX_VOL4 - [7:1] */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP1LMIX_VOL4_WIDTH                   7  </span><span class="cm">/* DSP1LMIX_VOL4 - [7:1] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1656 (0x678) - DSP1RMIX Input 1 Source</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_DSP1RMIX_SRC1_MASK               0x007F  </span><span class="cm">/* DSP1RMIX_SRC1 - [6:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP1RMIX_SRC1_SHIFT                   0  </span><span class="cm">/* DSP1RMIX_SRC1 - [6:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP1RMIX_SRC1_WIDTH                   7  </span><span class="cm">/* DSP1RMIX_SRC1 - [6:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1657 (0x679) - DSP1RMIX Input 1 Volume</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_DSP1RMIX_VOL1_MASK               0x00FE  </span><span class="cm">/* DSP1RMIX_VOL1 - [7:1] */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP1RMIX_VOL1_SHIFT                   1  </span><span class="cm">/* DSP1RMIX_VOL1 - [7:1] */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP1RMIX_VOL1_WIDTH                   7  </span><span class="cm">/* DSP1RMIX_VOL1 - [7:1] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1658 (0x67A) - DSP1RMIX Input 2 Source</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_DSP1RMIX_SRC2_MASK               0x007F  </span><span class="cm">/* DSP1RMIX_SRC2 - [6:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP1RMIX_SRC2_SHIFT                   0  </span><span class="cm">/* DSP1RMIX_SRC2 - [6:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP1RMIX_SRC2_WIDTH                   7  </span><span class="cm">/* DSP1RMIX_SRC2 - [6:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1659 (0x67B) - DSP1RMIX Input 2 Volume</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_DSP1RMIX_VOL2_MASK               0x00FE  </span><span class="cm">/* DSP1RMIX_VOL2 - [7:1] */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP1RMIX_VOL2_SHIFT                   1  </span><span class="cm">/* DSP1RMIX_VOL2 - [7:1] */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP1RMIX_VOL2_WIDTH                   7  </span><span class="cm">/* DSP1RMIX_VOL2 - [7:1] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1660 (0x67C) - DSP1RMIX Input 3 Source</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_DSP1RMIX_SRC3_MASK               0x007F  </span><span class="cm">/* DSP1RMIX_SRC3 - [6:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP1RMIX_SRC3_SHIFT                   0  </span><span class="cm">/* DSP1RMIX_SRC3 - [6:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP1RMIX_SRC3_WIDTH                   7  </span><span class="cm">/* DSP1RMIX_SRC3 - [6:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1661 (0x67D) - DSP1RMIX Input 3 Volume</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_DSP1RMIX_VOL3_MASK               0x00FE  </span><span class="cm">/* DSP1RMIX_VOL3 - [7:1] */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP1RMIX_VOL3_SHIFT                   1  </span><span class="cm">/* DSP1RMIX_VOL3 - [7:1] */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP1RMIX_VOL3_WIDTH                   7  </span><span class="cm">/* DSP1RMIX_VOL3 - [7:1] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1662 (0x67E) - DSP1RMIX Input 4 Source</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_DSP1RMIX_SRC4_MASK               0x007F  </span><span class="cm">/* DSP1RMIX_SRC4 - [6:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP1RMIX_SRC4_SHIFT                   0  </span><span class="cm">/* DSP1RMIX_SRC4 - [6:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP1RMIX_SRC4_WIDTH                   7  </span><span class="cm">/* DSP1RMIX_SRC4 - [6:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1663 (0x67F) - DSP1RMIX Input 4 Volume</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_DSP1RMIX_VOL4_MASK               0x00FE  </span><span class="cm">/* DSP1RMIX_VOL4 - [7:1] */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP1RMIX_VOL4_SHIFT                   1  </span><span class="cm">/* DSP1RMIX_VOL4 - [7:1] */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP1RMIX_VOL4_WIDTH                   7  </span><span class="cm">/* DSP1RMIX_VOL4 - [7:1] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1664 (0x680) - DSP1AUX1MIX Input 1 Source</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_DSP1AUX1MIX_SRC1_MASK            0x007F  </span><span class="cm">/* DSP1AUX1MIX_SRC1 - [6:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP1AUX1MIX_SRC1_SHIFT                0  </span><span class="cm">/* DSP1AUX1MIX_SRC1 - [6:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP1AUX1MIX_SRC1_WIDTH                7  </span><span class="cm">/* DSP1AUX1MIX_SRC1 - [6:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1665 (0x681) - DSP1AUX2MIX Input 1 Source</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_DSP1AUX2MIX_SRC1_MASK            0x007F  </span><span class="cm">/* DSP1AUX2MIX_SRC1 - [6:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP1AUX2MIX_SRC1_SHIFT                0  </span><span class="cm">/* DSP1AUX2MIX_SRC1 - [6:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP1AUX2MIX_SRC1_WIDTH                7  </span><span class="cm">/* DSP1AUX2MIX_SRC1 - [6:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1666 (0x682) - DSP1AUX3MIX Input 1 Source</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_DSP1AUX3MIX_SRC1_MASK            0x007F  </span><span class="cm">/* DSP1AUX3MIX_SRC1 - [6:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP1AUX3MIX_SRC1_SHIFT                0  </span><span class="cm">/* DSP1AUX3MIX_SRC1 - [6:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP1AUX3MIX_SRC1_WIDTH                7  </span><span class="cm">/* DSP1AUX3MIX_SRC1 - [6:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1667 (0x683) - DSP1AUX4MIX Input 1 Source</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_DSP1AUX4MIX_SRC1_MASK            0x007F  </span><span class="cm">/* DSP1AUX4MIX_SRC1 - [6:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP1AUX4MIX_SRC1_SHIFT                0  </span><span class="cm">/* DSP1AUX4MIX_SRC1 - [6:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP1AUX4MIX_SRC1_WIDTH                7  </span><span class="cm">/* DSP1AUX4MIX_SRC1 - [6:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1668 (0x684) - DSP1AUX5MIX Input 1 Source</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_DSP1AUX5MIX_SRC1_MASK            0x007F  </span><span class="cm">/* DSP1AUX5MIX_SRC1 - [6:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP1AUX5MIX_SRC1_SHIFT                0  </span><span class="cm">/* DSP1AUX5MIX_SRC1 - [6:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP1AUX5MIX_SRC1_WIDTH                7  </span><span class="cm">/* DSP1AUX5MIX_SRC1 - [6:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1669 (0x685) - DSP1AUX6MIX Input 1 Source</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_DSP1AUX6MIX_SRC1_MASK            0x007F  </span><span class="cm">/* DSP1AUX6MIX_SRC1 - [6:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP1AUX6MIX_SRC1_SHIFT                0  </span><span class="cm">/* DSP1AUX6MIX_SRC1 - [6:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP1AUX6MIX_SRC1_WIDTH                7  </span><span class="cm">/* DSP1AUX6MIX_SRC1 - [6:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1670 (0x686) - DSP2LMIX Input 1 Source</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_DSP2LMIX_SRC1_MASK               0x007F  </span><span class="cm">/* DSP2LMIX_SRC1 - [6:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP2LMIX_SRC1_SHIFT                   0  </span><span class="cm">/* DSP2LMIX_SRC1 - [6:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP2LMIX_SRC1_WIDTH                   7  </span><span class="cm">/* DSP2LMIX_SRC1 - [6:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1671 (0x687) - DSP2LMIX Input 1 Volume</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_DSP2LMIX_VOL1_MASK               0x00FE  </span><span class="cm">/* DSP2LMIX_VOL1 - [7:1] */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP2LMIX_VOL1_SHIFT                   1  </span><span class="cm">/* DSP2LMIX_VOL1 - [7:1] */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP2LMIX_VOL1_WIDTH                   7  </span><span class="cm">/* DSP2LMIX_VOL1 - [7:1] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1672 (0x688) - DSP2LMIX Input 2 Source</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_DSP2LMIX_SRC2_MASK               0x007F  </span><span class="cm">/* DSP2LMIX_SRC2 - [6:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP2LMIX_SRC2_SHIFT                   0  </span><span class="cm">/* DSP2LMIX_SRC2 - [6:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP2LMIX_SRC2_WIDTH                   7  </span><span class="cm">/* DSP2LMIX_SRC2 - [6:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1673 (0x689) - DSP2LMIX Input 2 Volume</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_DSP2LMIX_VOL2_MASK               0x00FE  </span><span class="cm">/* DSP2LMIX_VOL2 - [7:1] */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP2LMIX_VOL2_SHIFT                   1  </span><span class="cm">/* DSP2LMIX_VOL2 - [7:1] */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP2LMIX_VOL2_WIDTH                   7  </span><span class="cm">/* DSP2LMIX_VOL2 - [7:1] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1674 (0x68A) - DSP2LMIX Input 3 Source</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_DSP2LMIX_SRC3_MASK               0x007F  </span><span class="cm">/* DSP2LMIX_SRC3 - [6:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP2LMIX_SRC3_SHIFT                   0  </span><span class="cm">/* DSP2LMIX_SRC3 - [6:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP2LMIX_SRC3_WIDTH                   7  </span><span class="cm">/* DSP2LMIX_SRC3 - [6:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1675 (0x68B) - DSP2LMIX Input 3 Volume</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_DSP2LMIX_VOL3_MASK               0x00FE  </span><span class="cm">/* DSP2LMIX_VOL3 - [7:1] */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP2LMIX_VOL3_SHIFT                   1  </span><span class="cm">/* DSP2LMIX_VOL3 - [7:1] */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP2LMIX_VOL3_WIDTH                   7  </span><span class="cm">/* DSP2LMIX_VOL3 - [7:1] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1676 (0x68C) - DSP2LMIX Input 4 Source</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_DSP2LMIX_SRC4_MASK               0x007F  </span><span class="cm">/* DSP2LMIX_SRC4 - [6:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP2LMIX_SRC4_SHIFT                   0  </span><span class="cm">/* DSP2LMIX_SRC4 - [6:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP2LMIX_SRC4_WIDTH                   7  </span><span class="cm">/* DSP2LMIX_SRC4 - [6:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1677 (0x68D) - DSP2LMIX Input 4 Volume</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_DSP2LMIX_VOL4_MASK               0x00FE  </span><span class="cm">/* DSP2LMIX_VOL4 - [7:1] */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP2LMIX_VOL4_SHIFT                   1  </span><span class="cm">/* DSP2LMIX_VOL4 - [7:1] */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP2LMIX_VOL4_WIDTH                   7  </span><span class="cm">/* DSP2LMIX_VOL4 - [7:1] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1678 (0x68E) - DSP2RMIX Input 1 Source</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_DSP2RMIX_SRC1_MASK               0x007F  </span><span class="cm">/* DSP2RMIX_SRC1 - [6:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP2RMIX_SRC1_SHIFT                   0  </span><span class="cm">/* DSP2RMIX_SRC1 - [6:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP2RMIX_SRC1_WIDTH                   7  </span><span class="cm">/* DSP2RMIX_SRC1 - [6:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1679 (0x68F) - DSP2RMIX Input 1 Volume</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_DSP2RMIX_VOL1_MASK               0x00FE  </span><span class="cm">/* DSP2RMIX_VOL1 - [7:1] */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP2RMIX_VOL1_SHIFT                   1  </span><span class="cm">/* DSP2RMIX_VOL1 - [7:1] */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP2RMIX_VOL1_WIDTH                   7  </span><span class="cm">/* DSP2RMIX_VOL1 - [7:1] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1680 (0x690) - DSP2RMIX Input 2 Source</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_DSP2RMIX_SRC2_MASK               0x007F  </span><span class="cm">/* DSP2RMIX_SRC2 - [6:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP2RMIX_SRC2_SHIFT                   0  </span><span class="cm">/* DSP2RMIX_SRC2 - [6:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP2RMIX_SRC2_WIDTH                   7  </span><span class="cm">/* DSP2RMIX_SRC2 - [6:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1681 (0x691) - DSP2RMIX Input 2 Volume</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_DSP2RMIX_VOL2_MASK               0x00FE  </span><span class="cm">/* DSP2RMIX_VOL2 - [7:1] */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP2RMIX_VOL2_SHIFT                   1  </span><span class="cm">/* DSP2RMIX_VOL2 - [7:1] */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP2RMIX_VOL2_WIDTH                   7  </span><span class="cm">/* DSP2RMIX_VOL2 - [7:1] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1682 (0x692) - DSP2RMIX Input 3 Source</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_DSP2RMIX_SRC3_MASK               0x007F  </span><span class="cm">/* DSP2RMIX_SRC3 - [6:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP2RMIX_SRC3_SHIFT                   0  </span><span class="cm">/* DSP2RMIX_SRC3 - [6:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP2RMIX_SRC3_WIDTH                   7  </span><span class="cm">/* DSP2RMIX_SRC3 - [6:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1683 (0x693) - DSP2RMIX Input 3 Volume</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_DSP2RMIX_VOL3_MASK               0x00FE  </span><span class="cm">/* DSP2RMIX_VOL3 - [7:1] */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP2RMIX_VOL3_SHIFT                   1  </span><span class="cm">/* DSP2RMIX_VOL3 - [7:1] */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP2RMIX_VOL3_WIDTH                   7  </span><span class="cm">/* DSP2RMIX_VOL3 - [7:1] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1684 (0x694) - DSP2RMIX Input 4 Source</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_DSP2RMIX_SRC4_MASK               0x007F  </span><span class="cm">/* DSP2RMIX_SRC4 - [6:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP2RMIX_SRC4_SHIFT                   0  </span><span class="cm">/* DSP2RMIX_SRC4 - [6:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP2RMIX_SRC4_WIDTH                   7  </span><span class="cm">/* DSP2RMIX_SRC4 - [6:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1685 (0x695) - DSP2RMIX Input 4 Volume</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_DSP2RMIX_VOL4_MASK               0x00FE  </span><span class="cm">/* DSP2RMIX_VOL4 - [7:1] */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP2RMIX_VOL4_SHIFT                   1  </span><span class="cm">/* DSP2RMIX_VOL4 - [7:1] */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP2RMIX_VOL4_WIDTH                   7  </span><span class="cm">/* DSP2RMIX_VOL4 - [7:1] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1686 (0x696) - DSP2AUX1MIX Input 1 Source</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_DSP2AUX1MIX_SRC1_MASK            0x007F  </span><span class="cm">/* DSP2AUX1MIX_SRC1 - [6:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP2AUX1MIX_SRC1_SHIFT                0  </span><span class="cm">/* DSP2AUX1MIX_SRC1 - [6:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP2AUX1MIX_SRC1_WIDTH                7  </span><span class="cm">/* DSP2AUX1MIX_SRC1 - [6:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1687 (0x697) - DSP2AUX2MIX Input 1 Source</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_DSP2AUX2MIX_SRC1_MASK            0x007F  </span><span class="cm">/* DSP2AUX2MIX_SRC1 - [6:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP2AUX2MIX_SRC1_SHIFT                0  </span><span class="cm">/* DSP2AUX2MIX_SRC1 - [6:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP2AUX2MIX_SRC1_WIDTH                7  </span><span class="cm">/* DSP2AUX2MIX_SRC1 - [6:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1688 (0x698) - DSP2AUX3MIX Input 1 Source</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_DSP2AUX3MIX_SRC1_MASK            0x007F  </span><span class="cm">/* DSP2AUX3MIX_SRC1 - [6:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP2AUX3MIX_SRC1_SHIFT                0  </span><span class="cm">/* DSP2AUX3MIX_SRC1 - [6:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP2AUX3MIX_SRC1_WIDTH                7  </span><span class="cm">/* DSP2AUX3MIX_SRC1 - [6:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1689 (0x699) - DSP2AUX4MIX Input 1 Source</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_DSP2AUX4MIX_SRC1_MASK            0x007F  </span><span class="cm">/* DSP2AUX4MIX_SRC1 - [6:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP2AUX4MIX_SRC1_SHIFT                0  </span><span class="cm">/* DSP2AUX4MIX_SRC1 - [6:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP2AUX4MIX_SRC1_WIDTH                7  </span><span class="cm">/* DSP2AUX4MIX_SRC1 - [6:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1690 (0x69A) - DSP2AUX5MIX Input 1 Source</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_DSP2AUX5MIX_SRC1_MASK            0x007F  </span><span class="cm">/* DSP2AUX5MIX_SRC1 - [6:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP2AUX5MIX_SRC1_SHIFT                0  </span><span class="cm">/* DSP2AUX5MIX_SRC1 - [6:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP2AUX5MIX_SRC1_WIDTH                7  </span><span class="cm">/* DSP2AUX5MIX_SRC1 - [6:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1691 (0x69B) - DSP2AUX6MIX Input 1 Source</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_DSP2AUX6MIX_SRC1_MASK            0x007F  </span><span class="cm">/* DSP2AUX6MIX_SRC1 - [6:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP2AUX6MIX_SRC1_SHIFT                0  </span><span class="cm">/* DSP2AUX6MIX_SRC1 - [6:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP2AUX6MIX_SRC1_WIDTH                7  </span><span class="cm">/* DSP2AUX6MIX_SRC1 - [6:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1792 (0x700) - GPIO CTRL 1</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_GP1_DIR                          0x8000  </span><span class="cm">/* GP1_DIR */</span><span class="cp"></span>
<span class="cp">#define WM2200_GP1_DIR_MASK                     0x8000  </span><span class="cm">/* GP1_DIR */</span><span class="cp"></span>
<span class="cp">#define WM2200_GP1_DIR_SHIFT                        15  </span><span class="cm">/* GP1_DIR */</span><span class="cp"></span>
<span class="cp">#define WM2200_GP1_DIR_WIDTH                         1  </span><span class="cm">/* GP1_DIR */</span><span class="cp"></span>
<span class="cp">#define WM2200_GP1_PU                           0x4000  </span><span class="cm">/* GP1_PU */</span><span class="cp"></span>
<span class="cp">#define WM2200_GP1_PU_MASK                      0x4000  </span><span class="cm">/* GP1_PU */</span><span class="cp"></span>
<span class="cp">#define WM2200_GP1_PU_SHIFT                         14  </span><span class="cm">/* GP1_PU */</span><span class="cp"></span>
<span class="cp">#define WM2200_GP1_PU_WIDTH                          1  </span><span class="cm">/* GP1_PU */</span><span class="cp"></span>
<span class="cp">#define WM2200_GP1_PD                           0x2000  </span><span class="cm">/* GP1_PD */</span><span class="cp"></span>
<span class="cp">#define WM2200_GP1_PD_MASK                      0x2000  </span><span class="cm">/* GP1_PD */</span><span class="cp"></span>
<span class="cp">#define WM2200_GP1_PD_SHIFT                         13  </span><span class="cm">/* GP1_PD */</span><span class="cp"></span>
<span class="cp">#define WM2200_GP1_PD_WIDTH                          1  </span><span class="cm">/* GP1_PD */</span><span class="cp"></span>
<span class="cp">#define WM2200_GP1_POL                          0x0400  </span><span class="cm">/* GP1_POL */</span><span class="cp"></span>
<span class="cp">#define WM2200_GP1_POL_MASK                     0x0400  </span><span class="cm">/* GP1_POL */</span><span class="cp"></span>
<span class="cp">#define WM2200_GP1_POL_SHIFT                        10  </span><span class="cm">/* GP1_POL */</span><span class="cp"></span>
<span class="cp">#define WM2200_GP1_POL_WIDTH                         1  </span><span class="cm">/* GP1_POL */</span><span class="cp"></span>
<span class="cp">#define WM2200_GP1_OP_CFG                       0x0200  </span><span class="cm">/* GP1_OP_CFG */</span><span class="cp"></span>
<span class="cp">#define WM2200_GP1_OP_CFG_MASK                  0x0200  </span><span class="cm">/* GP1_OP_CFG */</span><span class="cp"></span>
<span class="cp">#define WM2200_GP1_OP_CFG_SHIFT                      9  </span><span class="cm">/* GP1_OP_CFG */</span><span class="cp"></span>
<span class="cp">#define WM2200_GP1_OP_CFG_WIDTH                      1  </span><span class="cm">/* GP1_OP_CFG */</span><span class="cp"></span>
<span class="cp">#define WM2200_GP1_DB                           0x0100  </span><span class="cm">/* GP1_DB */</span><span class="cp"></span>
<span class="cp">#define WM2200_GP1_DB_MASK                      0x0100  </span><span class="cm">/* GP1_DB */</span><span class="cp"></span>
<span class="cp">#define WM2200_GP1_DB_SHIFT                          8  </span><span class="cm">/* GP1_DB */</span><span class="cp"></span>
<span class="cp">#define WM2200_GP1_DB_WIDTH                          1  </span><span class="cm">/* GP1_DB */</span><span class="cp"></span>
<span class="cp">#define WM2200_GP1_LVL                          0x0040  </span><span class="cm">/* GP1_LVL */</span><span class="cp"></span>
<span class="cp">#define WM2200_GP1_LVL_MASK                     0x0040  </span><span class="cm">/* GP1_LVL */</span><span class="cp"></span>
<span class="cp">#define WM2200_GP1_LVL_SHIFT                         6  </span><span class="cm">/* GP1_LVL */</span><span class="cp"></span>
<span class="cp">#define WM2200_GP1_LVL_WIDTH                         1  </span><span class="cm">/* GP1_LVL */</span><span class="cp"></span>
<span class="cp">#define WM2200_GP1_FN_MASK                      0x003F  </span><span class="cm">/* GP1_FN - [5:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_GP1_FN_SHIFT                          0  </span><span class="cm">/* GP1_FN - [5:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_GP1_FN_WIDTH                          6  </span><span class="cm">/* GP1_FN - [5:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1793 (0x701) - GPIO CTRL 2</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_GP2_DIR                          0x8000  </span><span class="cm">/* GP2_DIR */</span><span class="cp"></span>
<span class="cp">#define WM2200_GP2_DIR_MASK                     0x8000  </span><span class="cm">/* GP2_DIR */</span><span class="cp"></span>
<span class="cp">#define WM2200_GP2_DIR_SHIFT                        15  </span><span class="cm">/* GP2_DIR */</span><span class="cp"></span>
<span class="cp">#define WM2200_GP2_DIR_WIDTH                         1  </span><span class="cm">/* GP2_DIR */</span><span class="cp"></span>
<span class="cp">#define WM2200_GP2_PU                           0x4000  </span><span class="cm">/* GP2_PU */</span><span class="cp"></span>
<span class="cp">#define WM2200_GP2_PU_MASK                      0x4000  </span><span class="cm">/* GP2_PU */</span><span class="cp"></span>
<span class="cp">#define WM2200_GP2_PU_SHIFT                         14  </span><span class="cm">/* GP2_PU */</span><span class="cp"></span>
<span class="cp">#define WM2200_GP2_PU_WIDTH                          1  </span><span class="cm">/* GP2_PU */</span><span class="cp"></span>
<span class="cp">#define WM2200_GP2_PD                           0x2000  </span><span class="cm">/* GP2_PD */</span><span class="cp"></span>
<span class="cp">#define WM2200_GP2_PD_MASK                      0x2000  </span><span class="cm">/* GP2_PD */</span><span class="cp"></span>
<span class="cp">#define WM2200_GP2_PD_SHIFT                         13  </span><span class="cm">/* GP2_PD */</span><span class="cp"></span>
<span class="cp">#define WM2200_GP2_PD_WIDTH                          1  </span><span class="cm">/* GP2_PD */</span><span class="cp"></span>
<span class="cp">#define WM2200_GP2_POL                          0x0400  </span><span class="cm">/* GP2_POL */</span><span class="cp"></span>
<span class="cp">#define WM2200_GP2_POL_MASK                     0x0400  </span><span class="cm">/* GP2_POL */</span><span class="cp"></span>
<span class="cp">#define WM2200_GP2_POL_SHIFT                        10  </span><span class="cm">/* GP2_POL */</span><span class="cp"></span>
<span class="cp">#define WM2200_GP2_POL_WIDTH                         1  </span><span class="cm">/* GP2_POL */</span><span class="cp"></span>
<span class="cp">#define WM2200_GP2_OP_CFG                       0x0200  </span><span class="cm">/* GP2_OP_CFG */</span><span class="cp"></span>
<span class="cp">#define WM2200_GP2_OP_CFG_MASK                  0x0200  </span><span class="cm">/* GP2_OP_CFG */</span><span class="cp"></span>
<span class="cp">#define WM2200_GP2_OP_CFG_SHIFT                      9  </span><span class="cm">/* GP2_OP_CFG */</span><span class="cp"></span>
<span class="cp">#define WM2200_GP2_OP_CFG_WIDTH                      1  </span><span class="cm">/* GP2_OP_CFG */</span><span class="cp"></span>
<span class="cp">#define WM2200_GP2_DB                           0x0100  </span><span class="cm">/* GP2_DB */</span><span class="cp"></span>
<span class="cp">#define WM2200_GP2_DB_MASK                      0x0100  </span><span class="cm">/* GP2_DB */</span><span class="cp"></span>
<span class="cp">#define WM2200_GP2_DB_SHIFT                          8  </span><span class="cm">/* GP2_DB */</span><span class="cp"></span>
<span class="cp">#define WM2200_GP2_DB_WIDTH                          1  </span><span class="cm">/* GP2_DB */</span><span class="cp"></span>
<span class="cp">#define WM2200_GP2_LVL                          0x0040  </span><span class="cm">/* GP2_LVL */</span><span class="cp"></span>
<span class="cp">#define WM2200_GP2_LVL_MASK                     0x0040  </span><span class="cm">/* GP2_LVL */</span><span class="cp"></span>
<span class="cp">#define WM2200_GP2_LVL_SHIFT                         6  </span><span class="cm">/* GP2_LVL */</span><span class="cp"></span>
<span class="cp">#define WM2200_GP2_LVL_WIDTH                         1  </span><span class="cm">/* GP2_LVL */</span><span class="cp"></span>
<span class="cp">#define WM2200_GP2_FN_MASK                      0x003F  </span><span class="cm">/* GP2_FN - [5:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_GP2_FN_SHIFT                          0  </span><span class="cm">/* GP2_FN - [5:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_GP2_FN_WIDTH                          6  </span><span class="cm">/* GP2_FN - [5:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1794 (0x702) - GPIO CTRL 3</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_GP3_DIR                          0x8000  </span><span class="cm">/* GP3_DIR */</span><span class="cp"></span>
<span class="cp">#define WM2200_GP3_DIR_MASK                     0x8000  </span><span class="cm">/* GP3_DIR */</span><span class="cp"></span>
<span class="cp">#define WM2200_GP3_DIR_SHIFT                        15  </span><span class="cm">/* GP3_DIR */</span><span class="cp"></span>
<span class="cp">#define WM2200_GP3_DIR_WIDTH                         1  </span><span class="cm">/* GP3_DIR */</span><span class="cp"></span>
<span class="cp">#define WM2200_GP3_PU                           0x4000  </span><span class="cm">/* GP3_PU */</span><span class="cp"></span>
<span class="cp">#define WM2200_GP3_PU_MASK                      0x4000  </span><span class="cm">/* GP3_PU */</span><span class="cp"></span>
<span class="cp">#define WM2200_GP3_PU_SHIFT                         14  </span><span class="cm">/* GP3_PU */</span><span class="cp"></span>
<span class="cp">#define WM2200_GP3_PU_WIDTH                          1  </span><span class="cm">/* GP3_PU */</span><span class="cp"></span>
<span class="cp">#define WM2200_GP3_PD                           0x2000  </span><span class="cm">/* GP3_PD */</span><span class="cp"></span>
<span class="cp">#define WM2200_GP3_PD_MASK                      0x2000  </span><span class="cm">/* GP3_PD */</span><span class="cp"></span>
<span class="cp">#define WM2200_GP3_PD_SHIFT                         13  </span><span class="cm">/* GP3_PD */</span><span class="cp"></span>
<span class="cp">#define WM2200_GP3_PD_WIDTH                          1  </span><span class="cm">/* GP3_PD */</span><span class="cp"></span>
<span class="cp">#define WM2200_GP3_POL                          0x0400  </span><span class="cm">/* GP3_POL */</span><span class="cp"></span>
<span class="cp">#define WM2200_GP3_POL_MASK                     0x0400  </span><span class="cm">/* GP3_POL */</span><span class="cp"></span>
<span class="cp">#define WM2200_GP3_POL_SHIFT                        10  </span><span class="cm">/* GP3_POL */</span><span class="cp"></span>
<span class="cp">#define WM2200_GP3_POL_WIDTH                         1  </span><span class="cm">/* GP3_POL */</span><span class="cp"></span>
<span class="cp">#define WM2200_GP3_OP_CFG                       0x0200  </span><span class="cm">/* GP3_OP_CFG */</span><span class="cp"></span>
<span class="cp">#define WM2200_GP3_OP_CFG_MASK                  0x0200  </span><span class="cm">/* GP3_OP_CFG */</span><span class="cp"></span>
<span class="cp">#define WM2200_GP3_OP_CFG_SHIFT                      9  </span><span class="cm">/* GP3_OP_CFG */</span><span class="cp"></span>
<span class="cp">#define WM2200_GP3_OP_CFG_WIDTH                      1  </span><span class="cm">/* GP3_OP_CFG */</span><span class="cp"></span>
<span class="cp">#define WM2200_GP3_DB                           0x0100  </span><span class="cm">/* GP3_DB */</span><span class="cp"></span>
<span class="cp">#define WM2200_GP3_DB_MASK                      0x0100  </span><span class="cm">/* GP3_DB */</span><span class="cp"></span>
<span class="cp">#define WM2200_GP3_DB_SHIFT                          8  </span><span class="cm">/* GP3_DB */</span><span class="cp"></span>
<span class="cp">#define WM2200_GP3_DB_WIDTH                          1  </span><span class="cm">/* GP3_DB */</span><span class="cp"></span>
<span class="cp">#define WM2200_GP3_LVL                          0x0040  </span><span class="cm">/* GP3_LVL */</span><span class="cp"></span>
<span class="cp">#define WM2200_GP3_LVL_MASK                     0x0040  </span><span class="cm">/* GP3_LVL */</span><span class="cp"></span>
<span class="cp">#define WM2200_GP3_LVL_SHIFT                         6  </span><span class="cm">/* GP3_LVL */</span><span class="cp"></span>
<span class="cp">#define WM2200_GP3_LVL_WIDTH                         1  </span><span class="cm">/* GP3_LVL */</span><span class="cp"></span>
<span class="cp">#define WM2200_GP3_FN_MASK                      0x003F  </span><span class="cm">/* GP3_FN - [5:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_GP3_FN_SHIFT                          0  </span><span class="cm">/* GP3_FN - [5:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_GP3_FN_WIDTH                          6  </span><span class="cm">/* GP3_FN - [5:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1795 (0x703) - GPIO CTRL 4</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_GP4_DIR                          0x8000  </span><span class="cm">/* GP4_DIR */</span><span class="cp"></span>
<span class="cp">#define WM2200_GP4_DIR_MASK                     0x8000  </span><span class="cm">/* GP4_DIR */</span><span class="cp"></span>
<span class="cp">#define WM2200_GP4_DIR_SHIFT                        15  </span><span class="cm">/* GP4_DIR */</span><span class="cp"></span>
<span class="cp">#define WM2200_GP4_DIR_WIDTH                         1  </span><span class="cm">/* GP4_DIR */</span><span class="cp"></span>
<span class="cp">#define WM2200_GP4_PU                           0x4000  </span><span class="cm">/* GP4_PU */</span><span class="cp"></span>
<span class="cp">#define WM2200_GP4_PU_MASK                      0x4000  </span><span class="cm">/* GP4_PU */</span><span class="cp"></span>
<span class="cp">#define WM2200_GP4_PU_SHIFT                         14  </span><span class="cm">/* GP4_PU */</span><span class="cp"></span>
<span class="cp">#define WM2200_GP4_PU_WIDTH                          1  </span><span class="cm">/* GP4_PU */</span><span class="cp"></span>
<span class="cp">#define WM2200_GP4_PD                           0x2000  </span><span class="cm">/* GP4_PD */</span><span class="cp"></span>
<span class="cp">#define WM2200_GP4_PD_MASK                      0x2000  </span><span class="cm">/* GP4_PD */</span><span class="cp"></span>
<span class="cp">#define WM2200_GP4_PD_SHIFT                         13  </span><span class="cm">/* GP4_PD */</span><span class="cp"></span>
<span class="cp">#define WM2200_GP4_PD_WIDTH                          1  </span><span class="cm">/* GP4_PD */</span><span class="cp"></span>
<span class="cp">#define WM2200_GP4_POL                          0x0400  </span><span class="cm">/* GP4_POL */</span><span class="cp"></span>
<span class="cp">#define WM2200_GP4_POL_MASK                     0x0400  </span><span class="cm">/* GP4_POL */</span><span class="cp"></span>
<span class="cp">#define WM2200_GP4_POL_SHIFT                        10  </span><span class="cm">/* GP4_POL */</span><span class="cp"></span>
<span class="cp">#define WM2200_GP4_POL_WIDTH                         1  </span><span class="cm">/* GP4_POL */</span><span class="cp"></span>
<span class="cp">#define WM2200_GP4_OP_CFG                       0x0200  </span><span class="cm">/* GP4_OP_CFG */</span><span class="cp"></span>
<span class="cp">#define WM2200_GP4_OP_CFG_MASK                  0x0200  </span><span class="cm">/* GP4_OP_CFG */</span><span class="cp"></span>
<span class="cp">#define WM2200_GP4_OP_CFG_SHIFT                      9  </span><span class="cm">/* GP4_OP_CFG */</span><span class="cp"></span>
<span class="cp">#define WM2200_GP4_OP_CFG_WIDTH                      1  </span><span class="cm">/* GP4_OP_CFG */</span><span class="cp"></span>
<span class="cp">#define WM2200_GP4_DB                           0x0100  </span><span class="cm">/* GP4_DB */</span><span class="cp"></span>
<span class="cp">#define WM2200_GP4_DB_MASK                      0x0100  </span><span class="cm">/* GP4_DB */</span><span class="cp"></span>
<span class="cp">#define WM2200_GP4_DB_SHIFT                          8  </span><span class="cm">/* GP4_DB */</span><span class="cp"></span>
<span class="cp">#define WM2200_GP4_DB_WIDTH                          1  </span><span class="cm">/* GP4_DB */</span><span class="cp"></span>
<span class="cp">#define WM2200_GP4_LVL                          0x0040  </span><span class="cm">/* GP4_LVL */</span><span class="cp"></span>
<span class="cp">#define WM2200_GP4_LVL_MASK                     0x0040  </span><span class="cm">/* GP4_LVL */</span><span class="cp"></span>
<span class="cp">#define WM2200_GP4_LVL_SHIFT                         6  </span><span class="cm">/* GP4_LVL */</span><span class="cp"></span>
<span class="cp">#define WM2200_GP4_LVL_WIDTH                         1  </span><span class="cm">/* GP4_LVL */</span><span class="cp"></span>
<span class="cp">#define WM2200_GP4_FN_MASK                      0x003F  </span><span class="cm">/* GP4_FN - [5:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_GP4_FN_SHIFT                          0  </span><span class="cm">/* GP4_FN - [5:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_GP4_FN_WIDTH                          6  </span><span class="cm">/* GP4_FN - [5:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1799 (0x707) - ADPS1 IRQ0</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_DSP_IRQ1                         0x0002  </span><span class="cm">/* DSP_IRQ1 */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP_IRQ1_MASK                    0x0002  </span><span class="cm">/* DSP_IRQ1 */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP_IRQ1_SHIFT                        1  </span><span class="cm">/* DSP_IRQ1 */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP_IRQ1_WIDTH                        1  </span><span class="cm">/* DSP_IRQ1 */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP_IRQ0                         0x0001  </span><span class="cm">/* DSP_IRQ0 */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP_IRQ0_MASK                    0x0001  </span><span class="cm">/* DSP_IRQ0 */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP_IRQ0_SHIFT                        0  </span><span class="cm">/* DSP_IRQ0 */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP_IRQ0_WIDTH                        1  </span><span class="cm">/* DSP_IRQ0 */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1800 (0x708) - ADPS1 IRQ1</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_DSP_IRQ3                         0x0002  </span><span class="cm">/* DSP_IRQ3 */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP_IRQ3_MASK                    0x0002  </span><span class="cm">/* DSP_IRQ3 */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP_IRQ3_SHIFT                        1  </span><span class="cm">/* DSP_IRQ3 */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP_IRQ3_WIDTH                        1  </span><span class="cm">/* DSP_IRQ3 */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP_IRQ2                         0x0001  </span><span class="cm">/* DSP_IRQ2 */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP_IRQ2_MASK                    0x0001  </span><span class="cm">/* DSP_IRQ2 */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP_IRQ2_SHIFT                        0  </span><span class="cm">/* DSP_IRQ2 */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP_IRQ2_WIDTH                        1  </span><span class="cm">/* DSP_IRQ2 */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1801 (0x709) - Misc Pad Ctrl 1</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_LDO1ENA_PD                       0x8000  </span><span class="cm">/* LDO1ENA_PD */</span><span class="cp"></span>
<span class="cp">#define WM2200_LDO1ENA_PD_MASK                  0x8000  </span><span class="cm">/* LDO1ENA_PD */</span><span class="cp"></span>
<span class="cp">#define WM2200_LDO1ENA_PD_SHIFT                     15  </span><span class="cm">/* LDO1ENA_PD */</span><span class="cp"></span>
<span class="cp">#define WM2200_LDO1ENA_PD_WIDTH                      1  </span><span class="cm">/* LDO1ENA_PD */</span><span class="cp"></span>
<span class="cp">#define WM2200_MCLK2_PD                         0x2000  </span><span class="cm">/* MCLK2_PD */</span><span class="cp"></span>
<span class="cp">#define WM2200_MCLK2_PD_MASK                    0x2000  </span><span class="cm">/* MCLK2_PD */</span><span class="cp"></span>
<span class="cp">#define WM2200_MCLK2_PD_SHIFT                       13  </span><span class="cm">/* MCLK2_PD */</span><span class="cp"></span>
<span class="cp">#define WM2200_MCLK2_PD_WIDTH                        1  </span><span class="cm">/* MCLK2_PD */</span><span class="cp"></span>
<span class="cp">#define WM2200_MCLK1_PD                         0x1000  </span><span class="cm">/* MCLK1_PD */</span><span class="cp"></span>
<span class="cp">#define WM2200_MCLK1_PD_MASK                    0x1000  </span><span class="cm">/* MCLK1_PD */</span><span class="cp"></span>
<span class="cp">#define WM2200_MCLK1_PD_SHIFT                       12  </span><span class="cm">/* MCLK1_PD */</span><span class="cp"></span>
<span class="cp">#define WM2200_MCLK1_PD_WIDTH                        1  </span><span class="cm">/* MCLK1_PD */</span><span class="cp"></span>
<span class="cp">#define WM2200_DACLRCLK1_PU                     0x0400  </span><span class="cm">/* DACLRCLK1_PU */</span><span class="cp"></span>
<span class="cp">#define WM2200_DACLRCLK1_PU_MASK                0x0400  </span><span class="cm">/* DACLRCLK1_PU */</span><span class="cp"></span>
<span class="cp">#define WM2200_DACLRCLK1_PU_SHIFT                   10  </span><span class="cm">/* DACLRCLK1_PU */</span><span class="cp"></span>
<span class="cp">#define WM2200_DACLRCLK1_PU_WIDTH                    1  </span><span class="cm">/* DACLRCLK1_PU */</span><span class="cp"></span>
<span class="cp">#define WM2200_DACLRCLK1_PD                     0x0200  </span><span class="cm">/* DACLRCLK1_PD */</span><span class="cp"></span>
<span class="cp">#define WM2200_DACLRCLK1_PD_MASK                0x0200  </span><span class="cm">/* DACLRCLK1_PD */</span><span class="cp"></span>
<span class="cp">#define WM2200_DACLRCLK1_PD_SHIFT                    9  </span><span class="cm">/* DACLRCLK1_PD */</span><span class="cp"></span>
<span class="cp">#define WM2200_DACLRCLK1_PD_WIDTH                    1  </span><span class="cm">/* DACLRCLK1_PD */</span><span class="cp"></span>
<span class="cp">#define WM2200_BCLK1_PU                         0x0100  </span><span class="cm">/* BCLK1_PU */</span><span class="cp"></span>
<span class="cp">#define WM2200_BCLK1_PU_MASK                    0x0100  </span><span class="cm">/* BCLK1_PU */</span><span class="cp"></span>
<span class="cp">#define WM2200_BCLK1_PU_SHIFT                        8  </span><span class="cm">/* BCLK1_PU */</span><span class="cp"></span>
<span class="cp">#define WM2200_BCLK1_PU_WIDTH                        1  </span><span class="cm">/* BCLK1_PU */</span><span class="cp"></span>
<span class="cp">#define WM2200_BCLK1_PD                         0x0080  </span><span class="cm">/* BCLK1_PD */</span><span class="cp"></span>
<span class="cp">#define WM2200_BCLK1_PD_MASK                    0x0080  </span><span class="cm">/* BCLK1_PD */</span><span class="cp"></span>
<span class="cp">#define WM2200_BCLK1_PD_SHIFT                        7  </span><span class="cm">/* BCLK1_PD */</span><span class="cp"></span>
<span class="cp">#define WM2200_BCLK1_PD_WIDTH                        1  </span><span class="cm">/* BCLK1_PD */</span><span class="cp"></span>
<span class="cp">#define WM2200_DACDAT1_PU                       0x0040  </span><span class="cm">/* DACDAT1_PU */</span><span class="cp"></span>
<span class="cp">#define WM2200_DACDAT1_PU_MASK                  0x0040  </span><span class="cm">/* DACDAT1_PU */</span><span class="cp"></span>
<span class="cp">#define WM2200_DACDAT1_PU_SHIFT                      6  </span><span class="cm">/* DACDAT1_PU */</span><span class="cp"></span>
<span class="cp">#define WM2200_DACDAT1_PU_WIDTH                      1  </span><span class="cm">/* DACDAT1_PU */</span><span class="cp"></span>
<span class="cp">#define WM2200_DACDAT1_PD                       0x0020  </span><span class="cm">/* DACDAT1_PD */</span><span class="cp"></span>
<span class="cp">#define WM2200_DACDAT1_PD_MASK                  0x0020  </span><span class="cm">/* DACDAT1_PD */</span><span class="cp"></span>
<span class="cp">#define WM2200_DACDAT1_PD_SHIFT                      5  </span><span class="cm">/* DACDAT1_PD */</span><span class="cp"></span>
<span class="cp">#define WM2200_DACDAT1_PD_WIDTH                      1  </span><span class="cm">/* DACDAT1_PD */</span><span class="cp"></span>
<span class="cp">#define WM2200_DMICDAT3_PD                      0x0010  </span><span class="cm">/* DMICDAT3_PD */</span><span class="cp"></span>
<span class="cp">#define WM2200_DMICDAT3_PD_MASK                 0x0010  </span><span class="cm">/* DMICDAT3_PD */</span><span class="cp"></span>
<span class="cp">#define WM2200_DMICDAT3_PD_SHIFT                     4  </span><span class="cm">/* DMICDAT3_PD */</span><span class="cp"></span>
<span class="cp">#define WM2200_DMICDAT3_PD_WIDTH                     1  </span><span class="cm">/* DMICDAT3_PD */</span><span class="cp"></span>
<span class="cp">#define WM2200_DMICDAT2_PD                      0x0008  </span><span class="cm">/* DMICDAT2_PD */</span><span class="cp"></span>
<span class="cp">#define WM2200_DMICDAT2_PD_MASK                 0x0008  </span><span class="cm">/* DMICDAT2_PD */</span><span class="cp"></span>
<span class="cp">#define WM2200_DMICDAT2_PD_SHIFT                     3  </span><span class="cm">/* DMICDAT2_PD */</span><span class="cp"></span>
<span class="cp">#define WM2200_DMICDAT2_PD_WIDTH                     1  </span><span class="cm">/* DMICDAT2_PD */</span><span class="cp"></span>
<span class="cp">#define WM2200_DMICDAT1_PD                      0x0004  </span><span class="cm">/* DMICDAT1_PD */</span><span class="cp"></span>
<span class="cp">#define WM2200_DMICDAT1_PD_MASK                 0x0004  </span><span class="cm">/* DMICDAT1_PD */</span><span class="cp"></span>
<span class="cp">#define WM2200_DMICDAT1_PD_SHIFT                     2  </span><span class="cm">/* DMICDAT1_PD */</span><span class="cp"></span>
<span class="cp">#define WM2200_DMICDAT1_PD_WIDTH                     1  </span><span class="cm">/* DMICDAT1_PD */</span><span class="cp"></span>
<span class="cp">#define WM2200_RSTB_PU                          0x0002  </span><span class="cm">/* RSTB_PU */</span><span class="cp"></span>
<span class="cp">#define WM2200_RSTB_PU_MASK                     0x0002  </span><span class="cm">/* RSTB_PU */</span><span class="cp"></span>
<span class="cp">#define WM2200_RSTB_PU_SHIFT                         1  </span><span class="cm">/* RSTB_PU */</span><span class="cp"></span>
<span class="cp">#define WM2200_RSTB_PU_WIDTH                         1  </span><span class="cm">/* RSTB_PU */</span><span class="cp"></span>
<span class="cp">#define WM2200_ADDR_PD                          0x0001  </span><span class="cm">/* ADDR_PD */</span><span class="cp"></span>
<span class="cp">#define WM2200_ADDR_PD_MASK                     0x0001  </span><span class="cm">/* ADDR_PD */</span><span class="cp"></span>
<span class="cp">#define WM2200_ADDR_PD_SHIFT                         0  </span><span class="cm">/* ADDR_PD */</span><span class="cp"></span>
<span class="cp">#define WM2200_ADDR_PD_WIDTH                         1  </span><span class="cm">/* ADDR_PD */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R2048 (0x800) - Interrupt Status 1</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_DSP_IRQ0_EINT                    0x0080  </span><span class="cm">/* DSP_IRQ0_EINT */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP_IRQ0_EINT_MASK               0x0080  </span><span class="cm">/* DSP_IRQ0_EINT */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP_IRQ0_EINT_SHIFT                   7  </span><span class="cm">/* DSP_IRQ0_EINT */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP_IRQ0_EINT_WIDTH                   1  </span><span class="cm">/* DSP_IRQ0_EINT */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP_IRQ1_EINT                    0x0040  </span><span class="cm">/* DSP_IRQ1_EINT */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP_IRQ1_EINT_MASK               0x0040  </span><span class="cm">/* DSP_IRQ1_EINT */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP_IRQ1_EINT_SHIFT                   6  </span><span class="cm">/* DSP_IRQ1_EINT */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP_IRQ1_EINT_WIDTH                   1  </span><span class="cm">/* DSP_IRQ1_EINT */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP_IRQ2_EINT                    0x0020  </span><span class="cm">/* DSP_IRQ2_EINT */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP_IRQ2_EINT_MASK               0x0020  </span><span class="cm">/* DSP_IRQ2_EINT */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP_IRQ2_EINT_SHIFT                   5  </span><span class="cm">/* DSP_IRQ2_EINT */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP_IRQ2_EINT_WIDTH                   1  </span><span class="cm">/* DSP_IRQ2_EINT */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP_IRQ3_EINT                    0x0010  </span><span class="cm">/* DSP_IRQ3_EINT */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP_IRQ3_EINT_MASK               0x0010  </span><span class="cm">/* DSP_IRQ3_EINT */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP_IRQ3_EINT_SHIFT                   4  </span><span class="cm">/* DSP_IRQ3_EINT */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP_IRQ3_EINT_WIDTH                   1  </span><span class="cm">/* DSP_IRQ3_EINT */</span><span class="cp"></span>
<span class="cp">#define WM2200_GP4_EINT                         0x0008  </span><span class="cm">/* GP4_EINT */</span><span class="cp"></span>
<span class="cp">#define WM2200_GP4_EINT_MASK                    0x0008  </span><span class="cm">/* GP4_EINT */</span><span class="cp"></span>
<span class="cp">#define WM2200_GP4_EINT_SHIFT                        3  </span><span class="cm">/* GP4_EINT */</span><span class="cp"></span>
<span class="cp">#define WM2200_GP4_EINT_WIDTH                        1  </span><span class="cm">/* GP4_EINT */</span><span class="cp"></span>
<span class="cp">#define WM2200_GP3_EINT                         0x0004  </span><span class="cm">/* GP3_EINT */</span><span class="cp"></span>
<span class="cp">#define WM2200_GP3_EINT_MASK                    0x0004  </span><span class="cm">/* GP3_EINT */</span><span class="cp"></span>
<span class="cp">#define WM2200_GP3_EINT_SHIFT                        2  </span><span class="cm">/* GP3_EINT */</span><span class="cp"></span>
<span class="cp">#define WM2200_GP3_EINT_WIDTH                        1  </span><span class="cm">/* GP3_EINT */</span><span class="cp"></span>
<span class="cp">#define WM2200_GP2_EINT                         0x0002  </span><span class="cm">/* GP2_EINT */</span><span class="cp"></span>
<span class="cp">#define WM2200_GP2_EINT_MASK                    0x0002  </span><span class="cm">/* GP2_EINT */</span><span class="cp"></span>
<span class="cp">#define WM2200_GP2_EINT_SHIFT                        1  </span><span class="cm">/* GP2_EINT */</span><span class="cp"></span>
<span class="cp">#define WM2200_GP2_EINT_WIDTH                        1  </span><span class="cm">/* GP2_EINT */</span><span class="cp"></span>
<span class="cp">#define WM2200_GP1_EINT                         0x0001  </span><span class="cm">/* GP1_EINT */</span><span class="cp"></span>
<span class="cp">#define WM2200_GP1_EINT_MASK                    0x0001  </span><span class="cm">/* GP1_EINT */</span><span class="cp"></span>
<span class="cp">#define WM2200_GP1_EINT_SHIFT                        0  </span><span class="cm">/* GP1_EINT */</span><span class="cp"></span>
<span class="cp">#define WM2200_GP1_EINT_WIDTH                        1  </span><span class="cm">/* GP1_EINT */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R2049 (0x801) - Interrupt Status 1 Mask</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_IM_DSP_IRQ0_EINT                 0x0080  </span><span class="cm">/* IM_DSP_IRQ0_EINT */</span><span class="cp"></span>
<span class="cp">#define WM2200_IM_DSP_IRQ0_EINT_MASK            0x0080  </span><span class="cm">/* IM_DSP_IRQ0_EINT */</span><span class="cp"></span>
<span class="cp">#define WM2200_IM_DSP_IRQ0_EINT_SHIFT                7  </span><span class="cm">/* IM_DSP_IRQ0_EINT */</span><span class="cp"></span>
<span class="cp">#define WM2200_IM_DSP_IRQ0_EINT_WIDTH                1  </span><span class="cm">/* IM_DSP_IRQ0_EINT */</span><span class="cp"></span>
<span class="cp">#define WM2200_IM_DSP_IRQ1_EINT                 0x0040  </span><span class="cm">/* IM_DSP_IRQ1_EINT */</span><span class="cp"></span>
<span class="cp">#define WM2200_IM_DSP_IRQ1_EINT_MASK            0x0040  </span><span class="cm">/* IM_DSP_IRQ1_EINT */</span><span class="cp"></span>
<span class="cp">#define WM2200_IM_DSP_IRQ1_EINT_SHIFT                6  </span><span class="cm">/* IM_DSP_IRQ1_EINT */</span><span class="cp"></span>
<span class="cp">#define WM2200_IM_DSP_IRQ1_EINT_WIDTH                1  </span><span class="cm">/* IM_DSP_IRQ1_EINT */</span><span class="cp"></span>
<span class="cp">#define WM2200_IM_DSP_IRQ2_EINT                 0x0020  </span><span class="cm">/* IM_DSP_IRQ2_EINT */</span><span class="cp"></span>
<span class="cp">#define WM2200_IM_DSP_IRQ2_EINT_MASK            0x0020  </span><span class="cm">/* IM_DSP_IRQ2_EINT */</span><span class="cp"></span>
<span class="cp">#define WM2200_IM_DSP_IRQ2_EINT_SHIFT                5  </span><span class="cm">/* IM_DSP_IRQ2_EINT */</span><span class="cp"></span>
<span class="cp">#define WM2200_IM_DSP_IRQ2_EINT_WIDTH                1  </span><span class="cm">/* IM_DSP_IRQ2_EINT */</span><span class="cp"></span>
<span class="cp">#define WM2200_IM_DSP_IRQ3_EINT                 0x0010  </span><span class="cm">/* IM_DSP_IRQ3_EINT */</span><span class="cp"></span>
<span class="cp">#define WM2200_IM_DSP_IRQ3_EINT_MASK            0x0010  </span><span class="cm">/* IM_DSP_IRQ3_EINT */</span><span class="cp"></span>
<span class="cp">#define WM2200_IM_DSP_IRQ3_EINT_SHIFT                4  </span><span class="cm">/* IM_DSP_IRQ3_EINT */</span><span class="cp"></span>
<span class="cp">#define WM2200_IM_DSP_IRQ3_EINT_WIDTH                1  </span><span class="cm">/* IM_DSP_IRQ3_EINT */</span><span class="cp"></span>
<span class="cp">#define WM2200_IM_GP4_EINT                      0x0008  </span><span class="cm">/* IM_GP4_EINT */</span><span class="cp"></span>
<span class="cp">#define WM2200_IM_GP4_EINT_MASK                 0x0008  </span><span class="cm">/* IM_GP4_EINT */</span><span class="cp"></span>
<span class="cp">#define WM2200_IM_GP4_EINT_SHIFT                     3  </span><span class="cm">/* IM_GP4_EINT */</span><span class="cp"></span>
<span class="cp">#define WM2200_IM_GP4_EINT_WIDTH                     1  </span><span class="cm">/* IM_GP4_EINT */</span><span class="cp"></span>
<span class="cp">#define WM2200_IM_GP3_EINT                      0x0004  </span><span class="cm">/* IM_GP3_EINT */</span><span class="cp"></span>
<span class="cp">#define WM2200_IM_GP3_EINT_MASK                 0x0004  </span><span class="cm">/* IM_GP3_EINT */</span><span class="cp"></span>
<span class="cp">#define WM2200_IM_GP3_EINT_SHIFT                     2  </span><span class="cm">/* IM_GP3_EINT */</span><span class="cp"></span>
<span class="cp">#define WM2200_IM_GP3_EINT_WIDTH                     1  </span><span class="cm">/* IM_GP3_EINT */</span><span class="cp"></span>
<span class="cp">#define WM2200_IM_GP2_EINT                      0x0002  </span><span class="cm">/* IM_GP2_EINT */</span><span class="cp"></span>
<span class="cp">#define WM2200_IM_GP2_EINT_MASK                 0x0002  </span><span class="cm">/* IM_GP2_EINT */</span><span class="cp"></span>
<span class="cp">#define WM2200_IM_GP2_EINT_SHIFT                     1  </span><span class="cm">/* IM_GP2_EINT */</span><span class="cp"></span>
<span class="cp">#define WM2200_IM_GP2_EINT_WIDTH                     1  </span><span class="cm">/* IM_GP2_EINT */</span><span class="cp"></span>
<span class="cp">#define WM2200_IM_GP1_EINT                      0x0001  </span><span class="cm">/* IM_GP1_EINT */</span><span class="cp"></span>
<span class="cp">#define WM2200_IM_GP1_EINT_MASK                 0x0001  </span><span class="cm">/* IM_GP1_EINT */</span><span class="cp"></span>
<span class="cp">#define WM2200_IM_GP1_EINT_SHIFT                     0  </span><span class="cm">/* IM_GP1_EINT */</span><span class="cp"></span>
<span class="cp">#define WM2200_IM_GP1_EINT_WIDTH                     1  </span><span class="cm">/* IM_GP1_EINT */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R2050 (0x802) - Interrupt Status 2</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_WSEQ_BUSY_EINT                   0x0100  </span><span class="cm">/* WSEQ_BUSY_EINT */</span><span class="cp"></span>
<span class="cp">#define WM2200_WSEQ_BUSY_EINT_MASK              0x0100  </span><span class="cm">/* WSEQ_BUSY_EINT */</span><span class="cp"></span>
<span class="cp">#define WM2200_WSEQ_BUSY_EINT_SHIFT                  8  </span><span class="cm">/* WSEQ_BUSY_EINT */</span><span class="cp"></span>
<span class="cp">#define WM2200_WSEQ_BUSY_EINT_WIDTH                  1  </span><span class="cm">/* WSEQ_BUSY_EINT */</span><span class="cp"></span>
<span class="cp">#define WM2200_FLL_LOCK_EINT                    0x0002  </span><span class="cm">/* FLL_LOCK_EINT */</span><span class="cp"></span>
<span class="cp">#define WM2200_FLL_LOCK_EINT_MASK               0x0002  </span><span class="cm">/* FLL_LOCK_EINT */</span><span class="cp"></span>
<span class="cp">#define WM2200_FLL_LOCK_EINT_SHIFT                   1  </span><span class="cm">/* FLL_LOCK_EINT */</span><span class="cp"></span>
<span class="cp">#define WM2200_FLL_LOCK_EINT_WIDTH                   1  </span><span class="cm">/* FLL_LOCK_EINT */</span><span class="cp"></span>
<span class="cp">#define WM2200_CLKGEN_EINT                      0x0001  </span><span class="cm">/* CLKGEN_EINT */</span><span class="cp"></span>
<span class="cp">#define WM2200_CLKGEN_EINT_MASK                 0x0001  </span><span class="cm">/* CLKGEN_EINT */</span><span class="cp"></span>
<span class="cp">#define WM2200_CLKGEN_EINT_SHIFT                     0  </span><span class="cm">/* CLKGEN_EINT */</span><span class="cp"></span>
<span class="cp">#define WM2200_CLKGEN_EINT_WIDTH                     1  </span><span class="cm">/* CLKGEN_EINT */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R2051 (0x803) - Interrupt Raw Status 2</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_WSEQ_BUSY_STS                    0x0100  </span><span class="cm">/* WSEQ_BUSY_STS */</span><span class="cp"></span>
<span class="cp">#define WM2200_WSEQ_BUSY_STS_MASK               0x0100  </span><span class="cm">/* WSEQ_BUSY_STS */</span><span class="cp"></span>
<span class="cp">#define WM2200_WSEQ_BUSY_STS_SHIFT                   8  </span><span class="cm">/* WSEQ_BUSY_STS */</span><span class="cp"></span>
<span class="cp">#define WM2200_WSEQ_BUSY_STS_WIDTH                   1  </span><span class="cm">/* WSEQ_BUSY_STS */</span><span class="cp"></span>
<span class="cp">#define WM2200_FLL_LOCK_STS                     0x0002  </span><span class="cm">/* FLL_LOCK_STS */</span><span class="cp"></span>
<span class="cp">#define WM2200_FLL_LOCK_STS_MASK                0x0002  </span><span class="cm">/* FLL_LOCK_STS */</span><span class="cp"></span>
<span class="cp">#define WM2200_FLL_LOCK_STS_SHIFT                    1  </span><span class="cm">/* FLL_LOCK_STS */</span><span class="cp"></span>
<span class="cp">#define WM2200_FLL_LOCK_STS_WIDTH                    1  </span><span class="cm">/* FLL_LOCK_STS */</span><span class="cp"></span>
<span class="cp">#define WM2200_CLKGEN_STS                       0x0001  </span><span class="cm">/* CLKGEN_STS */</span><span class="cp"></span>
<span class="cp">#define WM2200_CLKGEN_STS_MASK                  0x0001  </span><span class="cm">/* CLKGEN_STS */</span><span class="cp"></span>
<span class="cp">#define WM2200_CLKGEN_STS_SHIFT                      0  </span><span class="cm">/* CLKGEN_STS */</span><span class="cp"></span>
<span class="cp">#define WM2200_CLKGEN_STS_WIDTH                      1  </span><span class="cm">/* CLKGEN_STS */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R2052 (0x804) - Interrupt Status 2 Mask</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_IM_WSEQ_BUSY_EINT                0x0100  </span><span class="cm">/* IM_WSEQ_BUSY_EINT */</span><span class="cp"></span>
<span class="cp">#define WM2200_IM_WSEQ_BUSY_EINT_MASK           0x0100  </span><span class="cm">/* IM_WSEQ_BUSY_EINT */</span><span class="cp"></span>
<span class="cp">#define WM2200_IM_WSEQ_BUSY_EINT_SHIFT               8  </span><span class="cm">/* IM_WSEQ_BUSY_EINT */</span><span class="cp"></span>
<span class="cp">#define WM2200_IM_WSEQ_BUSY_EINT_WIDTH               1  </span><span class="cm">/* IM_WSEQ_BUSY_EINT */</span><span class="cp"></span>
<span class="cp">#define WM2200_IM_FLL_LOCK_EINT                 0x0002  </span><span class="cm">/* IM_FLL_LOCK_EINT */</span><span class="cp"></span>
<span class="cp">#define WM2200_IM_FLL_LOCK_EINT_MASK            0x0002  </span><span class="cm">/* IM_FLL_LOCK_EINT */</span><span class="cp"></span>
<span class="cp">#define WM2200_IM_FLL_LOCK_EINT_SHIFT                1  </span><span class="cm">/* IM_FLL_LOCK_EINT */</span><span class="cp"></span>
<span class="cp">#define WM2200_IM_FLL_LOCK_EINT_WIDTH                1  </span><span class="cm">/* IM_FLL_LOCK_EINT */</span><span class="cp"></span>
<span class="cp">#define WM2200_IM_CLKGEN_EINT                   0x0001  </span><span class="cm">/* IM_CLKGEN_EINT */</span><span class="cp"></span>
<span class="cp">#define WM2200_IM_CLKGEN_EINT_MASK              0x0001  </span><span class="cm">/* IM_CLKGEN_EINT */</span><span class="cp"></span>
<span class="cp">#define WM2200_IM_CLKGEN_EINT_SHIFT                  0  </span><span class="cm">/* IM_CLKGEN_EINT */</span><span class="cp"></span>
<span class="cp">#define WM2200_IM_CLKGEN_EINT_WIDTH                  1  </span><span class="cm">/* IM_CLKGEN_EINT */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R2056 (0x808) - Interrupt Control</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_IM_IRQ                           0x0001  </span><span class="cm">/* IM_IRQ */</span><span class="cp"></span>
<span class="cp">#define WM2200_IM_IRQ_MASK                      0x0001  </span><span class="cm">/* IM_IRQ */</span><span class="cp"></span>
<span class="cp">#define WM2200_IM_IRQ_SHIFT                          0  </span><span class="cm">/* IM_IRQ */</span><span class="cp"></span>
<span class="cp">#define WM2200_IM_IRQ_WIDTH                          1  </span><span class="cm">/* IM_IRQ */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R2304 (0x900) - EQL_1</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_EQL_B1_GAIN_MASK                 0xF800  </span><span class="cm">/* EQL_B1_GAIN - [15:11] */</span><span class="cp"></span>
<span class="cp">#define WM2200_EQL_B1_GAIN_SHIFT                    11  </span><span class="cm">/* EQL_B1_GAIN - [15:11] */</span><span class="cp"></span>
<span class="cp">#define WM2200_EQL_B1_GAIN_WIDTH                     5  </span><span class="cm">/* EQL_B1_GAIN - [15:11] */</span><span class="cp"></span>
<span class="cp">#define WM2200_EQL_B2_GAIN_MASK                 0x07C0  </span><span class="cm">/* EQL_B2_GAIN - [10:6] */</span><span class="cp"></span>
<span class="cp">#define WM2200_EQL_B2_GAIN_SHIFT                     6  </span><span class="cm">/* EQL_B2_GAIN - [10:6] */</span><span class="cp"></span>
<span class="cp">#define WM2200_EQL_B2_GAIN_WIDTH                     5  </span><span class="cm">/* EQL_B2_GAIN - [10:6] */</span><span class="cp"></span>
<span class="cp">#define WM2200_EQL_B3_GAIN_MASK                 0x003E  </span><span class="cm">/* EQL_B3_GAIN - [5:1] */</span><span class="cp"></span>
<span class="cp">#define WM2200_EQL_B3_GAIN_SHIFT                     1  </span><span class="cm">/* EQL_B3_GAIN - [5:1] */</span><span class="cp"></span>
<span class="cp">#define WM2200_EQL_B3_GAIN_WIDTH                     5  </span><span class="cm">/* EQL_B3_GAIN - [5:1] */</span><span class="cp"></span>
<span class="cp">#define WM2200_EQL_ENA                          0x0001  </span><span class="cm">/* EQL_ENA */</span><span class="cp"></span>
<span class="cp">#define WM2200_EQL_ENA_MASK                     0x0001  </span><span class="cm">/* EQL_ENA */</span><span class="cp"></span>
<span class="cp">#define WM2200_EQL_ENA_SHIFT                         0  </span><span class="cm">/* EQL_ENA */</span><span class="cp"></span>
<span class="cp">#define WM2200_EQL_ENA_WIDTH                         1  </span><span class="cm">/* EQL_ENA */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R2305 (0x901) - EQL_2</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_EQL_B4_GAIN_MASK                 0xF800  </span><span class="cm">/* EQL_B4_GAIN - [15:11] */</span><span class="cp"></span>
<span class="cp">#define WM2200_EQL_B4_GAIN_SHIFT                    11  </span><span class="cm">/* EQL_B4_GAIN - [15:11] */</span><span class="cp"></span>
<span class="cp">#define WM2200_EQL_B4_GAIN_WIDTH                     5  </span><span class="cm">/* EQL_B4_GAIN - [15:11] */</span><span class="cp"></span>
<span class="cp">#define WM2200_EQL_B5_GAIN_MASK                 0x07C0  </span><span class="cm">/* EQL_B5_GAIN - [10:6] */</span><span class="cp"></span>
<span class="cp">#define WM2200_EQL_B5_GAIN_SHIFT                     6  </span><span class="cm">/* EQL_B5_GAIN - [10:6] */</span><span class="cp"></span>
<span class="cp">#define WM2200_EQL_B5_GAIN_WIDTH                     5  </span><span class="cm">/* EQL_B5_GAIN - [10:6] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R2306 (0x902) - EQL_3</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_EQL_B1_A_MASK                    0xFFFF  </span><span class="cm">/* EQL_B1_A - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_EQL_B1_A_SHIFT                        0  </span><span class="cm">/* EQL_B1_A - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_EQL_B1_A_WIDTH                       16  </span><span class="cm">/* EQL_B1_A - [15:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R2307 (0x903) - EQL_4</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_EQL_B1_B_MASK                    0xFFFF  </span><span class="cm">/* EQL_B1_B - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_EQL_B1_B_SHIFT                        0  </span><span class="cm">/* EQL_B1_B - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_EQL_B1_B_WIDTH                       16  </span><span class="cm">/* EQL_B1_B - [15:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R2308 (0x904) - EQL_5</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_EQL_B1_PG_MASK                   0xFFFF  </span><span class="cm">/* EQL_B1_PG - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_EQL_B1_PG_SHIFT                       0  </span><span class="cm">/* EQL_B1_PG - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_EQL_B1_PG_WIDTH                      16  </span><span class="cm">/* EQL_B1_PG - [15:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R2309 (0x905) - EQL_6</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_EQL_B2_A_MASK                    0xFFFF  </span><span class="cm">/* EQL_B2_A - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_EQL_B2_A_SHIFT                        0  </span><span class="cm">/* EQL_B2_A - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_EQL_B2_A_WIDTH                       16  </span><span class="cm">/* EQL_B2_A - [15:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R2310 (0x906) - EQL_7</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_EQL_B2_B_MASK                    0xFFFF  </span><span class="cm">/* EQL_B2_B - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_EQL_B2_B_SHIFT                        0  </span><span class="cm">/* EQL_B2_B - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_EQL_B2_B_WIDTH                       16  </span><span class="cm">/* EQL_B2_B - [15:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R2311 (0x907) - EQL_8</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_EQL_B2_C_MASK                    0xFFFF  </span><span class="cm">/* EQL_B2_C - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_EQL_B2_C_SHIFT                        0  </span><span class="cm">/* EQL_B2_C - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_EQL_B2_C_WIDTH                       16  </span><span class="cm">/* EQL_B2_C - [15:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R2312 (0x908) - EQL_9</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_EQL_B2_PG_MASK                   0xFFFF  </span><span class="cm">/* EQL_B2_PG - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_EQL_B2_PG_SHIFT                       0  </span><span class="cm">/* EQL_B2_PG - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_EQL_B2_PG_WIDTH                      16  </span><span class="cm">/* EQL_B2_PG - [15:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R2313 (0x909) - EQL_10</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_EQL_B3_A_MASK                    0xFFFF  </span><span class="cm">/* EQL_B3_A - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_EQL_B3_A_SHIFT                        0  </span><span class="cm">/* EQL_B3_A - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_EQL_B3_A_WIDTH                       16  </span><span class="cm">/* EQL_B3_A - [15:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R2314 (0x90A) - EQL_11</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_EQL_B3_B_MASK                    0xFFFF  </span><span class="cm">/* EQL_B3_B - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_EQL_B3_B_SHIFT                        0  </span><span class="cm">/* EQL_B3_B - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_EQL_B3_B_WIDTH                       16  </span><span class="cm">/* EQL_B3_B - [15:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R2315 (0x90B) - EQL_12</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_EQL_B3_C_MASK                    0xFFFF  </span><span class="cm">/* EQL_B3_C - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_EQL_B3_C_SHIFT                        0  </span><span class="cm">/* EQL_B3_C - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_EQL_B3_C_WIDTH                       16  </span><span class="cm">/* EQL_B3_C - [15:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R2316 (0x90C) - EQL_13</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_EQL_B3_PG_MASK                   0xFFFF  </span><span class="cm">/* EQL_B3_PG - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_EQL_B3_PG_SHIFT                       0  </span><span class="cm">/* EQL_B3_PG - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_EQL_B3_PG_WIDTH                      16  </span><span class="cm">/* EQL_B3_PG - [15:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R2317 (0x90D) - EQL_14</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_EQL_B4_A_MASK                    0xFFFF  </span><span class="cm">/* EQL_B4_A - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_EQL_B4_A_SHIFT                        0  </span><span class="cm">/* EQL_B4_A - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_EQL_B4_A_WIDTH                       16  </span><span class="cm">/* EQL_B4_A - [15:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R2318 (0x90E) - EQL_15</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_EQL_B4_B_MASK                    0xFFFF  </span><span class="cm">/* EQL_B4_B - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_EQL_B4_B_SHIFT                        0  </span><span class="cm">/* EQL_B4_B - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_EQL_B4_B_WIDTH                       16  </span><span class="cm">/* EQL_B4_B - [15:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R2319 (0x90F) - EQL_16</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_EQL_B4_C_MASK                    0xFFFF  </span><span class="cm">/* EQL_B4_C - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_EQL_B4_C_SHIFT                        0  </span><span class="cm">/* EQL_B4_C - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_EQL_B4_C_WIDTH                       16  </span><span class="cm">/* EQL_B4_C - [15:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R2320 (0x910) - EQL_17</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_EQL_B4_PG_MASK                   0xFFFF  </span><span class="cm">/* EQL_B4_PG - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_EQL_B4_PG_SHIFT                       0  </span><span class="cm">/* EQL_B4_PG - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_EQL_B4_PG_WIDTH                      16  </span><span class="cm">/* EQL_B4_PG - [15:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R2321 (0x911) - EQL_18</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_EQL_B5_A_MASK                    0xFFFF  </span><span class="cm">/* EQL_B5_A - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_EQL_B5_A_SHIFT                        0  </span><span class="cm">/* EQL_B5_A - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_EQL_B5_A_WIDTH                       16  </span><span class="cm">/* EQL_B5_A - [15:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R2322 (0x912) - EQL_19</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_EQL_B5_B_MASK                    0xFFFF  </span><span class="cm">/* EQL_B5_B - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_EQL_B5_B_SHIFT                        0  </span><span class="cm">/* EQL_B5_B - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_EQL_B5_B_WIDTH                       16  </span><span class="cm">/* EQL_B5_B - [15:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R2323 (0x913) - EQL_20</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_EQL_B5_PG_MASK                   0xFFFF  </span><span class="cm">/* EQL_B5_PG - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_EQL_B5_PG_SHIFT                       0  </span><span class="cm">/* EQL_B5_PG - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_EQL_B5_PG_WIDTH                      16  </span><span class="cm">/* EQL_B5_PG - [15:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R2326 (0x916) - EQR_1</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_EQR_B1_GAIN_MASK                 0xF800  </span><span class="cm">/* EQR_B1_GAIN - [15:11] */</span><span class="cp"></span>
<span class="cp">#define WM2200_EQR_B1_GAIN_SHIFT                    11  </span><span class="cm">/* EQR_B1_GAIN - [15:11] */</span><span class="cp"></span>
<span class="cp">#define WM2200_EQR_B1_GAIN_WIDTH                     5  </span><span class="cm">/* EQR_B1_GAIN - [15:11] */</span><span class="cp"></span>
<span class="cp">#define WM2200_EQR_B2_GAIN_MASK                 0x07C0  </span><span class="cm">/* EQR_B2_GAIN - [10:6] */</span><span class="cp"></span>
<span class="cp">#define WM2200_EQR_B2_GAIN_SHIFT                     6  </span><span class="cm">/* EQR_B2_GAIN - [10:6] */</span><span class="cp"></span>
<span class="cp">#define WM2200_EQR_B2_GAIN_WIDTH                     5  </span><span class="cm">/* EQR_B2_GAIN - [10:6] */</span><span class="cp"></span>
<span class="cp">#define WM2200_EQR_B3_GAIN_MASK                 0x003E  </span><span class="cm">/* EQR_B3_GAIN - [5:1] */</span><span class="cp"></span>
<span class="cp">#define WM2200_EQR_B3_GAIN_SHIFT                     1  </span><span class="cm">/* EQR_B3_GAIN - [5:1] */</span><span class="cp"></span>
<span class="cp">#define WM2200_EQR_B3_GAIN_WIDTH                     5  </span><span class="cm">/* EQR_B3_GAIN - [5:1] */</span><span class="cp"></span>
<span class="cp">#define WM2200_EQR_ENA                          0x0001  </span><span class="cm">/* EQR_ENA */</span><span class="cp"></span>
<span class="cp">#define WM2200_EQR_ENA_MASK                     0x0001  </span><span class="cm">/* EQR_ENA */</span><span class="cp"></span>
<span class="cp">#define WM2200_EQR_ENA_SHIFT                         0  </span><span class="cm">/* EQR_ENA */</span><span class="cp"></span>
<span class="cp">#define WM2200_EQR_ENA_WIDTH                         1  </span><span class="cm">/* EQR_ENA */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R2327 (0x917) - EQR_2</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_EQR_B4_GAIN_MASK                 0xF800  </span><span class="cm">/* EQR_B4_GAIN - [15:11] */</span><span class="cp"></span>
<span class="cp">#define WM2200_EQR_B4_GAIN_SHIFT                    11  </span><span class="cm">/* EQR_B4_GAIN - [15:11] */</span><span class="cp"></span>
<span class="cp">#define WM2200_EQR_B4_GAIN_WIDTH                     5  </span><span class="cm">/* EQR_B4_GAIN - [15:11] */</span><span class="cp"></span>
<span class="cp">#define WM2200_EQR_B5_GAIN_MASK                 0x07C0  </span><span class="cm">/* EQR_B5_GAIN - [10:6] */</span><span class="cp"></span>
<span class="cp">#define WM2200_EQR_B5_GAIN_SHIFT                     6  </span><span class="cm">/* EQR_B5_GAIN - [10:6] */</span><span class="cp"></span>
<span class="cp">#define WM2200_EQR_B5_GAIN_WIDTH                     5  </span><span class="cm">/* EQR_B5_GAIN - [10:6] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R2328 (0x918) - EQR_3</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_EQR_B1_A_MASK                    0xFFFF  </span><span class="cm">/* EQR_B1_A - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_EQR_B1_A_SHIFT                        0  </span><span class="cm">/* EQR_B1_A - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_EQR_B1_A_WIDTH                       16  </span><span class="cm">/* EQR_B1_A - [15:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R2329 (0x919) - EQR_4</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_EQR_B1_B_MASK                    0xFFFF  </span><span class="cm">/* EQR_B1_B - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_EQR_B1_B_SHIFT                        0  </span><span class="cm">/* EQR_B1_B - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_EQR_B1_B_WIDTH                       16  </span><span class="cm">/* EQR_B1_B - [15:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R2330 (0x91A) - EQR_5</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_EQR_B1_PG_MASK                   0xFFFF  </span><span class="cm">/* EQR_B1_PG - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_EQR_B1_PG_SHIFT                       0  </span><span class="cm">/* EQR_B1_PG - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_EQR_B1_PG_WIDTH                      16  </span><span class="cm">/* EQR_B1_PG - [15:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R2331 (0x91B) - EQR_6</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_EQR_B2_A_MASK                    0xFFFF  </span><span class="cm">/* EQR_B2_A - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_EQR_B2_A_SHIFT                        0  </span><span class="cm">/* EQR_B2_A - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_EQR_B2_A_WIDTH                       16  </span><span class="cm">/* EQR_B2_A - [15:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R2332 (0x91C) - EQR_7</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_EQR_B2_B_MASK                    0xFFFF  </span><span class="cm">/* EQR_B2_B - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_EQR_B2_B_SHIFT                        0  </span><span class="cm">/* EQR_B2_B - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_EQR_B2_B_WIDTH                       16  </span><span class="cm">/* EQR_B2_B - [15:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R2333 (0x91D) - EQR_8</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_EQR_B2_C_MASK                    0xFFFF  </span><span class="cm">/* EQR_B2_C - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_EQR_B2_C_SHIFT                        0  </span><span class="cm">/* EQR_B2_C - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_EQR_B2_C_WIDTH                       16  </span><span class="cm">/* EQR_B2_C - [15:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R2334 (0x91E) - EQR_9</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_EQR_B2_PG_MASK                   0xFFFF  </span><span class="cm">/* EQR_B2_PG - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_EQR_B2_PG_SHIFT                       0  </span><span class="cm">/* EQR_B2_PG - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_EQR_B2_PG_WIDTH                      16  </span><span class="cm">/* EQR_B2_PG - [15:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R2335 (0x91F) - EQR_10</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_EQR_B3_A_MASK                    0xFFFF  </span><span class="cm">/* EQR_B3_A - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_EQR_B3_A_SHIFT                        0  </span><span class="cm">/* EQR_B3_A - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_EQR_B3_A_WIDTH                       16  </span><span class="cm">/* EQR_B3_A - [15:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R2336 (0x920) - EQR_11</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_EQR_B3_B_MASK                    0xFFFF  </span><span class="cm">/* EQR_B3_B - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_EQR_B3_B_SHIFT                        0  </span><span class="cm">/* EQR_B3_B - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_EQR_B3_B_WIDTH                       16  </span><span class="cm">/* EQR_B3_B - [15:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R2337 (0x921) - EQR_12</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_EQR_B3_C_MASK                    0xFFFF  </span><span class="cm">/* EQR_B3_C - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_EQR_B3_C_SHIFT                        0  </span><span class="cm">/* EQR_B3_C - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_EQR_B3_C_WIDTH                       16  </span><span class="cm">/* EQR_B3_C - [15:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R2338 (0x922) - EQR_13</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_EQR_B3_PG_MASK                   0xFFFF  </span><span class="cm">/* EQR_B3_PG - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_EQR_B3_PG_SHIFT                       0  </span><span class="cm">/* EQR_B3_PG - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_EQR_B3_PG_WIDTH                      16  </span><span class="cm">/* EQR_B3_PG - [15:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R2339 (0x923) - EQR_14</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_EQR_B4_A_MASK                    0xFFFF  </span><span class="cm">/* EQR_B4_A - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_EQR_B4_A_SHIFT                        0  </span><span class="cm">/* EQR_B4_A - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_EQR_B4_A_WIDTH                       16  </span><span class="cm">/* EQR_B4_A - [15:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R2340 (0x924) - EQR_15</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_EQR_B4_B_MASK                    0xFFFF  </span><span class="cm">/* EQR_B4_B - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_EQR_B4_B_SHIFT                        0  </span><span class="cm">/* EQR_B4_B - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_EQR_B4_B_WIDTH                       16  </span><span class="cm">/* EQR_B4_B - [15:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R2341 (0x925) - EQR_16</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_EQR_B4_C_MASK                    0xFFFF  </span><span class="cm">/* EQR_B4_C - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_EQR_B4_C_SHIFT                        0  </span><span class="cm">/* EQR_B4_C - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_EQR_B4_C_WIDTH                       16  </span><span class="cm">/* EQR_B4_C - [15:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R2342 (0x926) - EQR_17</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_EQR_B4_PG_MASK                   0xFFFF  </span><span class="cm">/* EQR_B4_PG - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_EQR_B4_PG_SHIFT                       0  </span><span class="cm">/* EQR_B4_PG - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_EQR_B4_PG_WIDTH                      16  </span><span class="cm">/* EQR_B4_PG - [15:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R2343 (0x927) - EQR_18</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_EQR_B5_A_MASK                    0xFFFF  </span><span class="cm">/* EQR_B5_A - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_EQR_B5_A_SHIFT                        0  </span><span class="cm">/* EQR_B5_A - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_EQR_B5_A_WIDTH                       16  </span><span class="cm">/* EQR_B5_A - [15:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R2344 (0x928) - EQR_19</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_EQR_B5_B_MASK                    0xFFFF  </span><span class="cm">/* EQR_B5_B - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_EQR_B5_B_SHIFT                        0  </span><span class="cm">/* EQR_B5_B - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_EQR_B5_B_WIDTH                       16  </span><span class="cm">/* EQR_B5_B - [15:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R2345 (0x929) - EQR_20</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_EQR_B5_PG_MASK                   0xFFFF  </span><span class="cm">/* EQR_B5_PG - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_EQR_B5_PG_SHIFT                       0  </span><span class="cm">/* EQR_B5_PG - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_EQR_B5_PG_WIDTH                      16  </span><span class="cm">/* EQR_B5_PG - [15:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R2366 (0x93E) - HPLPF1_1</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_LHPF1_MODE                       0x0002  </span><span class="cm">/* LHPF1_MODE */</span><span class="cp"></span>
<span class="cp">#define WM2200_LHPF1_MODE_MASK                  0x0002  </span><span class="cm">/* LHPF1_MODE */</span><span class="cp"></span>
<span class="cp">#define WM2200_LHPF1_MODE_SHIFT                      1  </span><span class="cm">/* LHPF1_MODE */</span><span class="cp"></span>
<span class="cp">#define WM2200_LHPF1_MODE_WIDTH                      1  </span><span class="cm">/* LHPF1_MODE */</span><span class="cp"></span>
<span class="cp">#define WM2200_LHPF1_ENA                        0x0001  </span><span class="cm">/* LHPF1_ENA */</span><span class="cp"></span>
<span class="cp">#define WM2200_LHPF1_ENA_MASK                   0x0001  </span><span class="cm">/* LHPF1_ENA */</span><span class="cp"></span>
<span class="cp">#define WM2200_LHPF1_ENA_SHIFT                       0  </span><span class="cm">/* LHPF1_ENA */</span><span class="cp"></span>
<span class="cp">#define WM2200_LHPF1_ENA_WIDTH                       1  </span><span class="cm">/* LHPF1_ENA */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R2367 (0x93F) - HPLPF1_2</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_LHPF1_COEFF_MASK                 0xFFFF  </span><span class="cm">/* LHPF1_COEFF - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_LHPF1_COEFF_SHIFT                     0  </span><span class="cm">/* LHPF1_COEFF - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_LHPF1_COEFF_WIDTH                    16  </span><span class="cm">/* LHPF1_COEFF - [15:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R2370 (0x942) - HPLPF2_1</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_LHPF2_MODE                       0x0002  </span><span class="cm">/* LHPF2_MODE */</span><span class="cp"></span>
<span class="cp">#define WM2200_LHPF2_MODE_MASK                  0x0002  </span><span class="cm">/* LHPF2_MODE */</span><span class="cp"></span>
<span class="cp">#define WM2200_LHPF2_MODE_SHIFT                      1  </span><span class="cm">/* LHPF2_MODE */</span><span class="cp"></span>
<span class="cp">#define WM2200_LHPF2_MODE_WIDTH                      1  </span><span class="cm">/* LHPF2_MODE */</span><span class="cp"></span>
<span class="cp">#define WM2200_LHPF2_ENA                        0x0001  </span><span class="cm">/* LHPF2_ENA */</span><span class="cp"></span>
<span class="cp">#define WM2200_LHPF2_ENA_MASK                   0x0001  </span><span class="cm">/* LHPF2_ENA */</span><span class="cp"></span>
<span class="cp">#define WM2200_LHPF2_ENA_SHIFT                       0  </span><span class="cm">/* LHPF2_ENA */</span><span class="cp"></span>
<span class="cp">#define WM2200_LHPF2_ENA_WIDTH                       1  </span><span class="cm">/* LHPF2_ENA */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R2371 (0x943) - HPLPF2_2</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_LHPF2_COEFF_MASK                 0xFFFF  </span><span class="cm">/* LHPF2_COEFF - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_LHPF2_COEFF_SHIFT                     0  </span><span class="cm">/* LHPF2_COEFF - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_LHPF2_COEFF_WIDTH                    16  </span><span class="cm">/* LHPF2_COEFF - [15:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R2560 (0xA00) - DSP1 Control 1</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_DSP1_RW_SEQUENCE_ENA             0x0001  </span><span class="cm">/* DSP1_RW_SEQUENCE_ENA */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP1_RW_SEQUENCE_ENA_MASK        0x0001  </span><span class="cm">/* DSP1_RW_SEQUENCE_ENA */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP1_RW_SEQUENCE_ENA_SHIFT            0  </span><span class="cm">/* DSP1_RW_SEQUENCE_ENA */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP1_RW_SEQUENCE_ENA_WIDTH            1  </span><span class="cm">/* DSP1_RW_SEQUENCE_ENA */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R2562 (0xA02) - DSP1 Control 2</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_DSP1_PAGE_BASE_PM_0_MASK         0xFF00  </span><span class="cm">/* DSP1_PAGE_BASE_PM - [15:8] */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP1_PAGE_BASE_PM_0_SHIFT             8  </span><span class="cm">/* DSP1_PAGE_BASE_PM - [15:8] */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP1_PAGE_BASE_PM_0_WIDTH             8  </span><span class="cm">/* DSP1_PAGE_BASE_PM - [15:8] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R2563 (0xA03) - DSP1 Control 3</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_DSP1_PAGE_BASE_DM_0_MASK         0xFF00  </span><span class="cm">/* DSP1_PAGE_BASE_DM - [15:8] */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP1_PAGE_BASE_DM_0_SHIFT             8  </span><span class="cm">/* DSP1_PAGE_BASE_DM - [15:8] */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP1_PAGE_BASE_DM_0_WIDTH             8  </span><span class="cm">/* DSP1_PAGE_BASE_DM - [15:8] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R2564 (0xA04) - DSP1 Control 4</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_DSP1_PAGE_BASE_ZM_0_MASK         0xFF00  </span><span class="cm">/* DSP1_PAGE_BASE_ZM - [15:8] */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP1_PAGE_BASE_ZM_0_SHIFT             8  </span><span class="cm">/* DSP1_PAGE_BASE_ZM - [15:8] */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP1_PAGE_BASE_ZM_0_WIDTH             8  </span><span class="cm">/* DSP1_PAGE_BASE_ZM - [15:8] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R2566 (0xA06) - DSP1 Control 5</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_DSP1_START_ADDRESS_WDMA_BUFFER_0_MASK 0x3FFF  </span><span class="cm">/* DSP1_START_ADDRESS_WDMA_BUFFER_0 - [13:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP1_START_ADDRESS_WDMA_BUFFER_0_SHIFT      0  </span><span class="cm">/* DSP1_START_ADDRESS_WDMA_BUFFER_0 - [13:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP1_START_ADDRESS_WDMA_BUFFER_0_WIDTH     14  </span><span class="cm">/* DSP1_START_ADDRESS_WDMA_BUFFER_0 - [13:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R2567 (0xA07) - DSP1 Control 6</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_DSP1_START_ADDRESS_WDMA_BUFFER_1_MASK 0x3FFF  </span><span class="cm">/* DSP1_START_ADDRESS_WDMA_BUFFER_1 - [13:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP1_START_ADDRESS_WDMA_BUFFER_1_SHIFT      0  </span><span class="cm">/* DSP1_START_ADDRESS_WDMA_BUFFER_1 - [13:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP1_START_ADDRESS_WDMA_BUFFER_1_WIDTH     14  </span><span class="cm">/* DSP1_START_ADDRESS_WDMA_BUFFER_1 - [13:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R2568 (0xA08) - DSP1 Control 7</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_DSP1_START_ADDRESS_WDMA_BUFFER_2_MASK 0x3FFF  </span><span class="cm">/* DSP1_START_ADDRESS_WDMA_BUFFER_2 - [13:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP1_START_ADDRESS_WDMA_BUFFER_2_SHIFT      0  </span><span class="cm">/* DSP1_START_ADDRESS_WDMA_BUFFER_2 - [13:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP1_START_ADDRESS_WDMA_BUFFER_2_WIDTH     14  </span><span class="cm">/* DSP1_START_ADDRESS_WDMA_BUFFER_2 - [13:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R2569 (0xA09) - DSP1 Control 8</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_DSP1_START_ADDRESS_WDMA_BUFFER_3_MASK 0x3FFF  </span><span class="cm">/* DSP1_START_ADDRESS_WDMA_BUFFER_3 - [13:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP1_START_ADDRESS_WDMA_BUFFER_3_SHIFT      0  </span><span class="cm">/* DSP1_START_ADDRESS_WDMA_BUFFER_3 - [13:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP1_START_ADDRESS_WDMA_BUFFER_3_WIDTH     14  </span><span class="cm">/* DSP1_START_ADDRESS_WDMA_BUFFER_3 - [13:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R2570 (0xA0A) - DSP1 Control 9</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_DSP1_START_ADDRESS_WDMA_BUFFER_4_MASK 0x3FFF  </span><span class="cm">/* DSP1_START_ADDRESS_WDMA_BUFFER_4 - [13:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP1_START_ADDRESS_WDMA_BUFFER_4_SHIFT      0  </span><span class="cm">/* DSP1_START_ADDRESS_WDMA_BUFFER_4 - [13:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP1_START_ADDRESS_WDMA_BUFFER_4_WIDTH     14  </span><span class="cm">/* DSP1_START_ADDRESS_WDMA_BUFFER_4 - [13:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R2571 (0xA0B) - DSP1 Control 10</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_DSP1_START_ADDRESS_WDMA_BUFFER_5_MASK 0x3FFF  </span><span class="cm">/* DSP1_START_ADDRESS_WDMA_BUFFER_5 - [13:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP1_START_ADDRESS_WDMA_BUFFER_5_SHIFT      0  </span><span class="cm">/* DSP1_START_ADDRESS_WDMA_BUFFER_5 - [13:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP1_START_ADDRESS_WDMA_BUFFER_5_WIDTH     14  </span><span class="cm">/* DSP1_START_ADDRESS_WDMA_BUFFER_5 - [13:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R2572 (0xA0C) - DSP1 Control 11</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_DSP1_START_ADDRESS_WDMA_BUFFER_6_MASK 0x3FFF  </span><span class="cm">/* DSP1_START_ADDRESS_WDMA_BUFFER_6 - [13:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP1_START_ADDRESS_WDMA_BUFFER_6_SHIFT      0  </span><span class="cm">/* DSP1_START_ADDRESS_WDMA_BUFFER_6 - [13:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP1_START_ADDRESS_WDMA_BUFFER_6_WIDTH     14  </span><span class="cm">/* DSP1_START_ADDRESS_WDMA_BUFFER_6 - [13:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R2573 (0xA0D) - DSP1 Control 12</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_DSP1_START_ADDRESS_WDMA_BUFFER_7_MASK 0x3FFF  </span><span class="cm">/* DSP1_START_ADDRESS_WDMA_BUFFER_7 - [13:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP1_START_ADDRESS_WDMA_BUFFER_7_SHIFT      0  </span><span class="cm">/* DSP1_START_ADDRESS_WDMA_BUFFER_7 - [13:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP1_START_ADDRESS_WDMA_BUFFER_7_WIDTH     14  </span><span class="cm">/* DSP1_START_ADDRESS_WDMA_BUFFER_7 - [13:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R2575 (0xA0F) - DSP1 Control 13</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_DSP1_START_ADDRESS_RDMA_BUFFER_0_MASK 0x3FFF  </span><span class="cm">/* DSP1_START_ADDRESS_RDMA_BUFFER_0 - [13:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP1_START_ADDRESS_RDMA_BUFFER_0_SHIFT      0  </span><span class="cm">/* DSP1_START_ADDRESS_RDMA_BUFFER_0 - [13:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP1_START_ADDRESS_RDMA_BUFFER_0_WIDTH     14  </span><span class="cm">/* DSP1_START_ADDRESS_RDMA_BUFFER_0 - [13:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R2576 (0xA10) - DSP1 Control 14</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_DSP1_START_ADDRESS_RDMA_BUFFER_1_MASK 0x3FFF  </span><span class="cm">/* DSP1_START_ADDRESS_RDMA_BUFFER_1 - [13:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP1_START_ADDRESS_RDMA_BUFFER_1_SHIFT      0  </span><span class="cm">/* DSP1_START_ADDRESS_RDMA_BUFFER_1 - [13:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP1_START_ADDRESS_RDMA_BUFFER_1_WIDTH     14  </span><span class="cm">/* DSP1_START_ADDRESS_RDMA_BUFFER_1 - [13:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R2577 (0xA11) - DSP1 Control 15</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_DSP1_START_ADDRESS_RDMA_BUFFER_2_MASK 0x3FFF  </span><span class="cm">/* DSP1_START_ADDRESS_RDMA_BUFFER_2 - [13:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP1_START_ADDRESS_RDMA_BUFFER_2_SHIFT      0  </span><span class="cm">/* DSP1_START_ADDRESS_RDMA_BUFFER_2 - [13:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP1_START_ADDRESS_RDMA_BUFFER_2_WIDTH     14  </span><span class="cm">/* DSP1_START_ADDRESS_RDMA_BUFFER_2 - [13:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R2578 (0xA12) - DSP1 Control 16</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_DSP1_START_ADDRESS_RDMA_BUFFER_3_MASK 0x3FFF  </span><span class="cm">/* DSP1_START_ADDRESS_RDMA_BUFFER_3 - [13:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP1_START_ADDRESS_RDMA_BUFFER_3_SHIFT      0  </span><span class="cm">/* DSP1_START_ADDRESS_RDMA_BUFFER_3 - [13:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP1_START_ADDRESS_RDMA_BUFFER_3_WIDTH     14  </span><span class="cm">/* DSP1_START_ADDRESS_RDMA_BUFFER_3 - [13:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R2579 (0xA13) - DSP1 Control 17</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_DSP1_START_ADDRESS_RDMA_BUFFER_4_MASK 0x3FFF  </span><span class="cm">/* DSP1_START_ADDRESS_RDMA_BUFFER_4 - [13:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP1_START_ADDRESS_RDMA_BUFFER_4_SHIFT      0  </span><span class="cm">/* DSP1_START_ADDRESS_RDMA_BUFFER_4 - [13:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP1_START_ADDRESS_RDMA_BUFFER_4_WIDTH     14  </span><span class="cm">/* DSP1_START_ADDRESS_RDMA_BUFFER_4 - [13:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R2580 (0xA14) - DSP1 Control 18</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_DSP1_START_ADDRESS_RDMA_BUFFER_5_MASK 0x3FFF  </span><span class="cm">/* DSP1_START_ADDRESS_RDMA_BUFFER_5 - [13:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP1_START_ADDRESS_RDMA_BUFFER_5_SHIFT      0  </span><span class="cm">/* DSP1_START_ADDRESS_RDMA_BUFFER_5 - [13:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP1_START_ADDRESS_RDMA_BUFFER_5_WIDTH     14  </span><span class="cm">/* DSP1_START_ADDRESS_RDMA_BUFFER_5 - [13:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R2582 (0xA16) - DSP1 Control 19</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_DSP1_WDMA_BUFFER_LENGTH_MASK     0x00FF  </span><span class="cm">/* DSP1_WDMA_BUFFER_LENGTH - [7:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP1_WDMA_BUFFER_LENGTH_SHIFT         0  </span><span class="cm">/* DSP1_WDMA_BUFFER_LENGTH - [7:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP1_WDMA_BUFFER_LENGTH_WIDTH         8  </span><span class="cm">/* DSP1_WDMA_BUFFER_LENGTH - [7:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R2583 (0xA17) - DSP1 Control 20</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_DSP1_WDMA_CHANNEL_ENABLE_MASK    0x00FF  </span><span class="cm">/* DSP1_WDMA_CHANNEL_ENABLE - [7:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP1_WDMA_CHANNEL_ENABLE_SHIFT        0  </span><span class="cm">/* DSP1_WDMA_CHANNEL_ENABLE - [7:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP1_WDMA_CHANNEL_ENABLE_WIDTH        8  </span><span class="cm">/* DSP1_WDMA_CHANNEL_ENABLE - [7:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R2584 (0xA18) - DSP1 Control 21</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_DSP1_RDMA_CHANNEL_ENABLE_MASK    0x003F  </span><span class="cm">/* DSP1_RDMA_CHANNEL_ENABLE - [5:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP1_RDMA_CHANNEL_ENABLE_SHIFT        0  </span><span class="cm">/* DSP1_RDMA_CHANNEL_ENABLE - [5:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP1_RDMA_CHANNEL_ENABLE_WIDTH        6  </span><span class="cm">/* DSP1_RDMA_CHANNEL_ENABLE - [5:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R2586 (0xA1A) - DSP1 Control 22</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_DSP1_DM_SIZE_MASK                0xFFFF  </span><span class="cm">/* DSP1_DM_SIZE - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP1_DM_SIZE_SHIFT                    0  </span><span class="cm">/* DSP1_DM_SIZE - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP1_DM_SIZE_WIDTH                   16  </span><span class="cm">/* DSP1_DM_SIZE - [15:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R2587 (0xA1B) - DSP1 Control 23</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_DSP1_PM_SIZE_MASK                0xFFFF  </span><span class="cm">/* DSP1_PM_SIZE - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP1_PM_SIZE_SHIFT                    0  </span><span class="cm">/* DSP1_PM_SIZE - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP1_PM_SIZE_WIDTH                   16  </span><span class="cm">/* DSP1_PM_SIZE - [15:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R2588 (0xA1C) - DSP1 Control 24</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_DSP1_ZM_SIZE_MASK                0xFFFF  </span><span class="cm">/* DSP1_ZM_SIZE - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP1_ZM_SIZE_SHIFT                    0  </span><span class="cm">/* DSP1_ZM_SIZE - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP1_ZM_SIZE_WIDTH                   16  </span><span class="cm">/* DSP1_ZM_SIZE - [15:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R2590 (0xA1E) - DSP1 Control 25</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_DSP1_PING_FULL                   0x8000  </span><span class="cm">/* DSP1_PING_FULL */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP1_PING_FULL_MASK              0x8000  </span><span class="cm">/* DSP1_PING_FULL */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP1_PING_FULL_SHIFT                 15  </span><span class="cm">/* DSP1_PING_FULL */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP1_PING_FULL_WIDTH                  1  </span><span class="cm">/* DSP1_PING_FULL */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP1_PONG_FULL                   0x4000  </span><span class="cm">/* DSP1_PONG_FULL */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP1_PONG_FULL_MASK              0x4000  </span><span class="cm">/* DSP1_PONG_FULL */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP1_PONG_FULL_SHIFT                 14  </span><span class="cm">/* DSP1_PONG_FULL */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP1_PONG_FULL_WIDTH                  1  </span><span class="cm">/* DSP1_PONG_FULL */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP1_WDMA_ACTIVE_CHANNELS_MASK   0x00FF  </span><span class="cm">/* DSP1_WDMA_ACTIVE_CHANNELS - [7:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP1_WDMA_ACTIVE_CHANNELS_SHIFT       0  </span><span class="cm">/* DSP1_WDMA_ACTIVE_CHANNELS - [7:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP1_WDMA_ACTIVE_CHANNELS_WIDTH       8  </span><span class="cm">/* DSP1_WDMA_ACTIVE_CHANNELS - [7:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R2592 (0xA20) - DSP1 Control 26</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_DSP1_SCRATCH_0_MASK              0xFFFF  </span><span class="cm">/* DSP1_SCRATCH_0 - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP1_SCRATCH_0_SHIFT                  0  </span><span class="cm">/* DSP1_SCRATCH_0 - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP1_SCRATCH_0_WIDTH                 16  </span><span class="cm">/* DSP1_SCRATCH_0 - [15:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R2593 (0xA21) - DSP1 Control 27</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_DSP1_SCRATCH_1_MASK              0xFFFF  </span><span class="cm">/* DSP1_SCRATCH_1 - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP1_SCRATCH_1_SHIFT                  0  </span><span class="cm">/* DSP1_SCRATCH_1 - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP1_SCRATCH_1_WIDTH                 16  </span><span class="cm">/* DSP1_SCRATCH_1 - [15:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R2594 (0xA22) - DSP1 Control 28</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_DSP1_SCRATCH_2_MASK              0xFFFF  </span><span class="cm">/* DSP1_SCRATCH_2 - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP1_SCRATCH_2_SHIFT                  0  </span><span class="cm">/* DSP1_SCRATCH_2 - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP1_SCRATCH_2_WIDTH                 16  </span><span class="cm">/* DSP1_SCRATCH_2 - [15:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R2595 (0xA23) - DSP1 Control 29</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_DSP1_SCRATCH_3_MASK              0xFFFF  </span><span class="cm">/* DSP1_SCRATCH_3 - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP1_SCRATCH_3_SHIFT                  0  </span><span class="cm">/* DSP1_SCRATCH_3 - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP1_SCRATCH_3_WIDTH                 16  </span><span class="cm">/* DSP1_SCRATCH_3 - [15:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R2596 (0xA24) - DSP1 Control 30</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_DSP1_DBG_CLK_ENA                 0x0008  </span><span class="cm">/* DSP1_DBG_CLK_ENA */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP1_DBG_CLK_ENA_MASK            0x0008  </span><span class="cm">/* DSP1_DBG_CLK_ENA */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP1_DBG_CLK_ENA_SHIFT                3  </span><span class="cm">/* DSP1_DBG_CLK_ENA */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP1_DBG_CLK_ENA_WIDTH                1  </span><span class="cm">/* DSP1_DBG_CLK_ENA */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP1_SYS_ENA                     0x0004  </span><span class="cm">/* DSP1_SYS_ENA */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP1_SYS_ENA_MASK                0x0004  </span><span class="cm">/* DSP1_SYS_ENA */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP1_SYS_ENA_SHIFT                    2  </span><span class="cm">/* DSP1_SYS_ENA */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP1_SYS_ENA_WIDTH                    1  </span><span class="cm">/* DSP1_SYS_ENA */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP1_CORE_ENA                    0x0002  </span><span class="cm">/* DSP1_CORE_ENA */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP1_CORE_ENA_MASK               0x0002  </span><span class="cm">/* DSP1_CORE_ENA */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP1_CORE_ENA_SHIFT                   1  </span><span class="cm">/* DSP1_CORE_ENA */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP1_CORE_ENA_WIDTH                   1  </span><span class="cm">/* DSP1_CORE_ENA */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP1_START                       0x0001  </span><span class="cm">/* DSP1_START */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP1_START_MASK                  0x0001  </span><span class="cm">/* DSP1_START */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP1_START_SHIFT                      0  </span><span class="cm">/* DSP1_START */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP1_START_WIDTH                      1  </span><span class="cm">/* DSP1_START */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R2598 (0xA26) - DSP1 Control 31</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_DSP1_CLK_RATE_MASK               0x0018  </span><span class="cm">/* DSP1_CLK_RATE - [4:3] */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP1_CLK_RATE_SHIFT                   3  </span><span class="cm">/* DSP1_CLK_RATE - [4:3] */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP1_CLK_RATE_WIDTH                   2  </span><span class="cm">/* DSP1_CLK_RATE - [4:3] */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP1_CLK_AVAIL                   0x0004  </span><span class="cm">/* DSP1_CLK_AVAIL */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP1_CLK_AVAIL_MASK              0x0004  </span><span class="cm">/* DSP1_CLK_AVAIL */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP1_CLK_AVAIL_SHIFT                  2  </span><span class="cm">/* DSP1_CLK_AVAIL */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP1_CLK_AVAIL_WIDTH                  1  </span><span class="cm">/* DSP1_CLK_AVAIL */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP1_CLK_REQ_MASK                0x0003  </span><span class="cm">/* DSP1_CLK_REQ - [1:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP1_CLK_REQ_SHIFT                    0  </span><span class="cm">/* DSP1_CLK_REQ - [1:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP1_CLK_REQ_WIDTH                    2  </span><span class="cm">/* DSP1_CLK_REQ - [1:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R2816 (0xB00) - DSP2 Control 1</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_DSP2_RW_SEQUENCE_ENA             0x0001  </span><span class="cm">/* DSP2_RW_SEQUENCE_ENA */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP2_RW_SEQUENCE_ENA_MASK        0x0001  </span><span class="cm">/* DSP2_RW_SEQUENCE_ENA */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP2_RW_SEQUENCE_ENA_SHIFT            0  </span><span class="cm">/* DSP2_RW_SEQUENCE_ENA */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP2_RW_SEQUENCE_ENA_WIDTH            1  </span><span class="cm">/* DSP2_RW_SEQUENCE_ENA */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R2818 (0xB02) - DSP2 Control 2</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_DSP2_PAGE_BASE_PM_0_MASK         0xFF00  </span><span class="cm">/* DSP2_PAGE_BASE_PM - [15:8] */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP2_PAGE_BASE_PM_0_SHIFT             8  </span><span class="cm">/* DSP2_PAGE_BASE_PM - [15:8] */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP2_PAGE_BASE_PM_0_WIDTH             8  </span><span class="cm">/* DSP2_PAGE_BASE_PM - [15:8] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R2819 (0xB03) - DSP2 Control 3</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_DSP2_PAGE_BASE_DM_0_MASK         0xFF00  </span><span class="cm">/* DSP2_PAGE_BASE_DM - [15:8] */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP2_PAGE_BASE_DM_0_SHIFT             8  </span><span class="cm">/* DSP2_PAGE_BASE_DM - [15:8] */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP2_PAGE_BASE_DM_0_WIDTH             8  </span><span class="cm">/* DSP2_PAGE_BASE_DM - [15:8] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R2820 (0xB04) - DSP2 Control 4</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_DSP2_PAGE_BASE_ZM_0_MASK         0xFF00  </span><span class="cm">/* DSP2_PAGE_BASE_ZM - [15:8] */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP2_PAGE_BASE_ZM_0_SHIFT             8  </span><span class="cm">/* DSP2_PAGE_BASE_ZM - [15:8] */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP2_PAGE_BASE_ZM_0_WIDTH             8  </span><span class="cm">/* DSP2_PAGE_BASE_ZM - [15:8] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R2822 (0xB06) - DSP2 Control 5</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_DSP2_START_ADDRESS_WDMA_BUFFER_0_MASK 0x3FFF  </span><span class="cm">/* DSP2_START_ADDRESS_WDMA_BUFFER_0 - [13:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP2_START_ADDRESS_WDMA_BUFFER_0_SHIFT      0  </span><span class="cm">/* DSP2_START_ADDRESS_WDMA_BUFFER_0 - [13:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP2_START_ADDRESS_WDMA_BUFFER_0_WIDTH     14  </span><span class="cm">/* DSP2_START_ADDRESS_WDMA_BUFFER_0 - [13:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R2823 (0xB07) - DSP2 Control 6</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_DSP2_START_ADDRESS_WDMA_BUFFER_1_MASK 0x3FFF  </span><span class="cm">/* DSP2_START_ADDRESS_WDMA_BUFFER_1 - [13:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP2_START_ADDRESS_WDMA_BUFFER_1_SHIFT      0  </span><span class="cm">/* DSP2_START_ADDRESS_WDMA_BUFFER_1 - [13:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP2_START_ADDRESS_WDMA_BUFFER_1_WIDTH     14  </span><span class="cm">/* DSP2_START_ADDRESS_WDMA_BUFFER_1 - [13:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R2824 (0xB08) - DSP2 Control 7</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_DSP2_START_ADDRESS_WDMA_BUFFER_2_MASK 0x3FFF  </span><span class="cm">/* DSP2_START_ADDRESS_WDMA_BUFFER_2 - [13:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP2_START_ADDRESS_WDMA_BUFFER_2_SHIFT      0  </span><span class="cm">/* DSP2_START_ADDRESS_WDMA_BUFFER_2 - [13:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP2_START_ADDRESS_WDMA_BUFFER_2_WIDTH     14  </span><span class="cm">/* DSP2_START_ADDRESS_WDMA_BUFFER_2 - [13:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R2825 (0xB09) - DSP2 Control 8</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_DSP2_START_ADDRESS_WDMA_BUFFER_3_MASK 0x3FFF  </span><span class="cm">/* DSP2_START_ADDRESS_WDMA_BUFFER_3 - [13:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP2_START_ADDRESS_WDMA_BUFFER_3_SHIFT      0  </span><span class="cm">/* DSP2_START_ADDRESS_WDMA_BUFFER_3 - [13:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP2_START_ADDRESS_WDMA_BUFFER_3_WIDTH     14  </span><span class="cm">/* DSP2_START_ADDRESS_WDMA_BUFFER_3 - [13:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R2826 (0xB0A) - DSP2 Control 9</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_DSP2_START_ADDRESS_WDMA_BUFFER_4_MASK 0x3FFF  </span><span class="cm">/* DSP2_START_ADDRESS_WDMA_BUFFER_4 - [13:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP2_START_ADDRESS_WDMA_BUFFER_4_SHIFT      0  </span><span class="cm">/* DSP2_START_ADDRESS_WDMA_BUFFER_4 - [13:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP2_START_ADDRESS_WDMA_BUFFER_4_WIDTH     14  </span><span class="cm">/* DSP2_START_ADDRESS_WDMA_BUFFER_4 - [13:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R2827 (0xB0B) - DSP2 Control 10</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_DSP2_START_ADDRESS_WDMA_BUFFER_5_MASK 0x3FFF  </span><span class="cm">/* DSP2_START_ADDRESS_WDMA_BUFFER_5 - [13:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP2_START_ADDRESS_WDMA_BUFFER_5_SHIFT      0  </span><span class="cm">/* DSP2_START_ADDRESS_WDMA_BUFFER_5 - [13:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP2_START_ADDRESS_WDMA_BUFFER_5_WIDTH     14  </span><span class="cm">/* DSP2_START_ADDRESS_WDMA_BUFFER_5 - [13:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R2828 (0xB0C) - DSP2 Control 11</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_DSP2_START_ADDRESS_WDMA_BUFFER_6_MASK 0x3FFF  </span><span class="cm">/* DSP2_START_ADDRESS_WDMA_BUFFER_6 - [13:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP2_START_ADDRESS_WDMA_BUFFER_6_SHIFT      0  </span><span class="cm">/* DSP2_START_ADDRESS_WDMA_BUFFER_6 - [13:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP2_START_ADDRESS_WDMA_BUFFER_6_WIDTH     14  </span><span class="cm">/* DSP2_START_ADDRESS_WDMA_BUFFER_6 - [13:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R2829 (0xB0D) - DSP2 Control 12</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_DSP2_START_ADDRESS_WDMA_BUFFER_7_MASK 0x3FFF  </span><span class="cm">/* DSP2_START_ADDRESS_WDMA_BUFFER_7 - [13:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP2_START_ADDRESS_WDMA_BUFFER_7_SHIFT      0  </span><span class="cm">/* DSP2_START_ADDRESS_WDMA_BUFFER_7 - [13:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP2_START_ADDRESS_WDMA_BUFFER_7_WIDTH     14  </span><span class="cm">/* DSP2_START_ADDRESS_WDMA_BUFFER_7 - [13:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R2831 (0xB0F) - DSP2 Control 13</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_DSP2_START_ADDRESS_RDMA_BUFFER_0_MASK 0x3FFF  </span><span class="cm">/* DSP2_START_ADDRESS_RDMA_BUFFER_0 - [13:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP2_START_ADDRESS_RDMA_BUFFER_0_SHIFT      0  </span><span class="cm">/* DSP2_START_ADDRESS_RDMA_BUFFER_0 - [13:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP2_START_ADDRESS_RDMA_BUFFER_0_WIDTH     14  </span><span class="cm">/* DSP2_START_ADDRESS_RDMA_BUFFER_0 - [13:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R2832 (0xB10) - DSP2 Control 14</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_DSP2_START_ADDRESS_RDMA_BUFFER_1_MASK 0x3FFF  </span><span class="cm">/* DSP2_START_ADDRESS_RDMA_BUFFER_1 - [13:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP2_START_ADDRESS_RDMA_BUFFER_1_SHIFT      0  </span><span class="cm">/* DSP2_START_ADDRESS_RDMA_BUFFER_1 - [13:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP2_START_ADDRESS_RDMA_BUFFER_1_WIDTH     14  </span><span class="cm">/* DSP2_START_ADDRESS_RDMA_BUFFER_1 - [13:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R2833 (0xB11) - DSP2 Control 15</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_DSP2_START_ADDRESS_RDMA_BUFFER_2_MASK 0x3FFF  </span><span class="cm">/* DSP2_START_ADDRESS_RDMA_BUFFER_2 - [13:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP2_START_ADDRESS_RDMA_BUFFER_2_SHIFT      0  </span><span class="cm">/* DSP2_START_ADDRESS_RDMA_BUFFER_2 - [13:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP2_START_ADDRESS_RDMA_BUFFER_2_WIDTH     14  </span><span class="cm">/* DSP2_START_ADDRESS_RDMA_BUFFER_2 - [13:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R2834 (0xB12) - DSP2 Control 16</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_DSP2_START_ADDRESS_RDMA_BUFFER_3_MASK 0x3FFF  </span><span class="cm">/* DSP2_START_ADDRESS_RDMA_BUFFER_3 - [13:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP2_START_ADDRESS_RDMA_BUFFER_3_SHIFT      0  </span><span class="cm">/* DSP2_START_ADDRESS_RDMA_BUFFER_3 - [13:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP2_START_ADDRESS_RDMA_BUFFER_3_WIDTH     14  </span><span class="cm">/* DSP2_START_ADDRESS_RDMA_BUFFER_3 - [13:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R2835 (0xB13) - DSP2 Control 17</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_DSP2_START_ADDRESS_RDMA_BUFFER_4_MASK 0x3FFF  </span><span class="cm">/* DSP2_START_ADDRESS_RDMA_BUFFER_4 - [13:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP2_START_ADDRESS_RDMA_BUFFER_4_SHIFT      0  </span><span class="cm">/* DSP2_START_ADDRESS_RDMA_BUFFER_4 - [13:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP2_START_ADDRESS_RDMA_BUFFER_4_WIDTH     14  </span><span class="cm">/* DSP2_START_ADDRESS_RDMA_BUFFER_4 - [13:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R2836 (0xB14) - DSP2 Control 18</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_DSP2_START_ADDRESS_RDMA_BUFFER_5_MASK 0x3FFF  </span><span class="cm">/* DSP2_START_ADDRESS_RDMA_BUFFER_5 - [13:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP2_START_ADDRESS_RDMA_BUFFER_5_SHIFT      0  </span><span class="cm">/* DSP2_START_ADDRESS_RDMA_BUFFER_5 - [13:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP2_START_ADDRESS_RDMA_BUFFER_5_WIDTH     14  </span><span class="cm">/* DSP2_START_ADDRESS_RDMA_BUFFER_5 - [13:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R2838 (0xB16) - DSP2 Control 19</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_DSP2_WDMA_BUFFER_LENGTH_MASK     0x00FF  </span><span class="cm">/* DSP2_WDMA_BUFFER_LENGTH - [7:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP2_WDMA_BUFFER_LENGTH_SHIFT         0  </span><span class="cm">/* DSP2_WDMA_BUFFER_LENGTH - [7:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP2_WDMA_BUFFER_LENGTH_WIDTH         8  </span><span class="cm">/* DSP2_WDMA_BUFFER_LENGTH - [7:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R2839 (0xB17) - DSP2 Control 20</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_DSP2_WDMA_CHANNEL_ENABLE_MASK    0x00FF  </span><span class="cm">/* DSP2_WDMA_CHANNEL_ENABLE - [7:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP2_WDMA_CHANNEL_ENABLE_SHIFT        0  </span><span class="cm">/* DSP2_WDMA_CHANNEL_ENABLE - [7:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP2_WDMA_CHANNEL_ENABLE_WIDTH        8  </span><span class="cm">/* DSP2_WDMA_CHANNEL_ENABLE - [7:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R2840 (0xB18) - DSP2 Control 21</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_DSP2_RDMA_CHANNEL_ENABLE_MASK    0x003F  </span><span class="cm">/* DSP2_RDMA_CHANNEL_ENABLE - [5:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP2_RDMA_CHANNEL_ENABLE_SHIFT        0  </span><span class="cm">/* DSP2_RDMA_CHANNEL_ENABLE - [5:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP2_RDMA_CHANNEL_ENABLE_WIDTH        6  </span><span class="cm">/* DSP2_RDMA_CHANNEL_ENABLE - [5:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R2842 (0xB1A) - DSP2 Control 22</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_DSP2_DM_SIZE_MASK                0xFFFF  </span><span class="cm">/* DSP2_DM_SIZE - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP2_DM_SIZE_SHIFT                    0  </span><span class="cm">/* DSP2_DM_SIZE - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP2_DM_SIZE_WIDTH                   16  </span><span class="cm">/* DSP2_DM_SIZE - [15:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R2843 (0xB1B) - DSP2 Control 23</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_DSP2_PM_SIZE_MASK                0xFFFF  </span><span class="cm">/* DSP2_PM_SIZE - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP2_PM_SIZE_SHIFT                    0  </span><span class="cm">/* DSP2_PM_SIZE - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP2_PM_SIZE_WIDTH                   16  </span><span class="cm">/* DSP2_PM_SIZE - [15:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R2844 (0xB1C) - DSP2 Control 24</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_DSP2_ZM_SIZE_MASK                0xFFFF  </span><span class="cm">/* DSP2_ZM_SIZE - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP2_ZM_SIZE_SHIFT                    0  </span><span class="cm">/* DSP2_ZM_SIZE - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP2_ZM_SIZE_WIDTH                   16  </span><span class="cm">/* DSP2_ZM_SIZE - [15:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R2846 (0xB1E) - DSP2 Control 25</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_DSP2_PING_FULL                   0x8000  </span><span class="cm">/* DSP2_PING_FULL */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP2_PING_FULL_MASK              0x8000  </span><span class="cm">/* DSP2_PING_FULL */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP2_PING_FULL_SHIFT                 15  </span><span class="cm">/* DSP2_PING_FULL */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP2_PING_FULL_WIDTH                  1  </span><span class="cm">/* DSP2_PING_FULL */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP2_PONG_FULL                   0x4000  </span><span class="cm">/* DSP2_PONG_FULL */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP2_PONG_FULL_MASK              0x4000  </span><span class="cm">/* DSP2_PONG_FULL */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP2_PONG_FULL_SHIFT                 14  </span><span class="cm">/* DSP2_PONG_FULL */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP2_PONG_FULL_WIDTH                  1  </span><span class="cm">/* DSP2_PONG_FULL */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP2_WDMA_ACTIVE_CHANNELS_MASK   0x00FF  </span><span class="cm">/* DSP2_WDMA_ACTIVE_CHANNELS - [7:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP2_WDMA_ACTIVE_CHANNELS_SHIFT       0  </span><span class="cm">/* DSP2_WDMA_ACTIVE_CHANNELS - [7:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP2_WDMA_ACTIVE_CHANNELS_WIDTH       8  </span><span class="cm">/* DSP2_WDMA_ACTIVE_CHANNELS - [7:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R2848 (0xB20) - DSP2 Control 26</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_DSP2_SCRATCH_0_MASK              0xFFFF  </span><span class="cm">/* DSP2_SCRATCH_0 - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP2_SCRATCH_0_SHIFT                  0  </span><span class="cm">/* DSP2_SCRATCH_0 - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP2_SCRATCH_0_WIDTH                 16  </span><span class="cm">/* DSP2_SCRATCH_0 - [15:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R2849 (0xB21) - DSP2 Control 27</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_DSP2_SCRATCH_1_MASK              0xFFFF  </span><span class="cm">/* DSP2_SCRATCH_1 - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP2_SCRATCH_1_SHIFT                  0  </span><span class="cm">/* DSP2_SCRATCH_1 - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP2_SCRATCH_1_WIDTH                 16  </span><span class="cm">/* DSP2_SCRATCH_1 - [15:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R2850 (0xB22) - DSP2 Control 28</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_DSP2_SCRATCH_2_MASK              0xFFFF  </span><span class="cm">/* DSP2_SCRATCH_2 - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP2_SCRATCH_2_SHIFT                  0  </span><span class="cm">/* DSP2_SCRATCH_2 - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP2_SCRATCH_2_WIDTH                 16  </span><span class="cm">/* DSP2_SCRATCH_2 - [15:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R2851 (0xB23) - DSP2 Control 29</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_DSP2_SCRATCH_3_MASK              0xFFFF  </span><span class="cm">/* DSP2_SCRATCH_3 - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP2_SCRATCH_3_SHIFT                  0  </span><span class="cm">/* DSP2_SCRATCH_3 - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP2_SCRATCH_3_WIDTH                 16  </span><span class="cm">/* DSP2_SCRATCH_3 - [15:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R2852 (0xB24) - DSP2 Control 30</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_DSP2_DBG_CLK_ENA                 0x0008  </span><span class="cm">/* DSP2_DBG_CLK_ENA */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP2_DBG_CLK_ENA_MASK            0x0008  </span><span class="cm">/* DSP2_DBG_CLK_ENA */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP2_DBG_CLK_ENA_SHIFT                3  </span><span class="cm">/* DSP2_DBG_CLK_ENA */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP2_DBG_CLK_ENA_WIDTH                1  </span><span class="cm">/* DSP2_DBG_CLK_ENA */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP2_SYS_ENA                     0x0004  </span><span class="cm">/* DSP2_SYS_ENA */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP2_SYS_ENA_MASK                0x0004  </span><span class="cm">/* DSP2_SYS_ENA */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP2_SYS_ENA_SHIFT                    2  </span><span class="cm">/* DSP2_SYS_ENA */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP2_SYS_ENA_WIDTH                    1  </span><span class="cm">/* DSP2_SYS_ENA */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP2_CORE_ENA                    0x0002  </span><span class="cm">/* DSP2_CORE_ENA */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP2_CORE_ENA_MASK               0x0002  </span><span class="cm">/* DSP2_CORE_ENA */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP2_CORE_ENA_SHIFT                   1  </span><span class="cm">/* DSP2_CORE_ENA */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP2_CORE_ENA_WIDTH                   1  </span><span class="cm">/* DSP2_CORE_ENA */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP2_START                       0x0001  </span><span class="cm">/* DSP2_START */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP2_START_MASK                  0x0001  </span><span class="cm">/* DSP2_START */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP2_START_SHIFT                      0  </span><span class="cm">/* DSP2_START */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP2_START_WIDTH                      1  </span><span class="cm">/* DSP2_START */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R2854 (0xB26) - DSP2 Control 31</span>
<span class="cm"> */</span>
<span class="cp">#define WM2200_DSP2_CLK_RATE_MASK               0x0018  </span><span class="cm">/* DSP2_CLK_RATE - [4:3] */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP2_CLK_RATE_SHIFT                   3  </span><span class="cm">/* DSP2_CLK_RATE - [4:3] */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP2_CLK_RATE_WIDTH                   2  </span><span class="cm">/* DSP2_CLK_RATE - [4:3] */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP2_CLK_AVAIL                   0x0004  </span><span class="cm">/* DSP2_CLK_AVAIL */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP2_CLK_AVAIL_MASK              0x0004  </span><span class="cm">/* DSP2_CLK_AVAIL */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP2_CLK_AVAIL_SHIFT                  2  </span><span class="cm">/* DSP2_CLK_AVAIL */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP2_CLK_AVAIL_WIDTH                  1  </span><span class="cm">/* DSP2_CLK_AVAIL */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP2_CLK_REQ_MASK                0x0003  </span><span class="cm">/* DSP2_CLK_REQ - [1:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP2_CLK_REQ_SHIFT                    0  </span><span class="cm">/* DSP2_CLK_REQ - [1:0] */</span><span class="cp"></span>
<span class="cp">#define WM2200_DSP2_CLK_REQ_WIDTH                    2  </span><span class="cm">/* DSP2_CLK_REQ - [1:0] */</span><span class="cp"></span>

<span class="cp">#endif</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
