INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GUC/Semester 10/Advanced Microelectronics Lab/Sessions/Session 1/VGA/VGA.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
