xrun(64): 24.09-s010: (c) Copyright 1995-2025 Cadence Design Systems, Inc.
TOOL:	xrun(64)	24.09-s010: Started on Aug 20, 2025 at 08:41:59 PDT
xrun
	-64bit
	-sv
	-access +rwc
	-f kme.vlist
		-f /home/janec/Documents/svg_ae_rampup/project_zipline/Project-Zipline/rtl/cr_kme/cr_kme.vlist
			+define+ENA_BIMC+
			+libext+.v
			+libext+.sv
			+libext+.svp
			+libext+.vh
			+incdir+/home/janec/Documents/svg_ae_rampup/project_zipline/Project-Zipline/rtl/common/include
			+incdir+/home/janec/Documents/svg_ae_rampup/project_zipline/Project-Zipline/rtl/cr_kme
			+incdir+/home/janec/Documents/svg_ae_rampup/project_zipline/Project-Zipline/rtl/common/nx_library
			+incdir+/home/janec/Documents/svg_ae_rampup/project_zipline/Project-Zipline/rtl/mem_wrappers/bimc_master/top
			+incdir+/home/janec/Documents/svg_ae_rampup/project_zipline/Project-Zipline/rtl/common/fifo
			+incdir+/home/janec/Documents/svg_ae_rampup/project_zipline/Project-Zipline/rtl/common/cr_tlvp
			+incdir+/home/janec/Documents/svg_ae_rampup/project_zipline/Project-Zipline/rtl/common/axi
			-y /home/janec/Documents/svg_ae_rampup/project_zipline/Project-Zipline/rtl/common
			-y /home/janec/Documents/svg_ae_rampup/project_zipline/Project-Zipline/rtl/common/nx_library
			-y /home/janec/Documents/svg_ae_rampup/project_zipline/Project-Zipline/rtl/common/fifo
			-y /home/janec/Documents/svg_ae_rampup/project_zipline/Project-Zipline/rtl/mem_wrappers/bimc_master/top
			/home/janec/Documents/svg_ae_rampup/project_zipline/Project-Zipline/rtl/cr_kme/cr_kme.v
			/home/janec/Documents/svg_ae_rampup/project_zipline/Project-Zipline/rtl/cr_kme/cr_kme_core.v
			/home/janec/Documents/svg_ae_rampup/project_zipline/Project-Zipline/rtl/cr_kme/cr_kme_core_glue.v
			/home/janec/Documents/svg_ae_rampup/project_zipline/Project-Zipline/rtl/cr_kme/cr_kme_regfile.v
			/home/janec/Documents/svg_ae_rampup/project_zipline/Project-Zipline/rtl/cr_kme/cr_kme_int_handler.v
			/home/janec/Documents/svg_ae_rampup/project_zipline/Project-Zipline/rtl/cr_kme/cr_kme_drbg_reggen.v
			/home/janec/Documents/svg_ae_rampup/project_zipline/Project-Zipline/rtl/cr_cceip_64_sa/cr_sa_counter.v
			/home/janec/Documents/svg_ae_rampup/project_zipline/Project-Zipline/rtl/cr_kme/cr_kme_regs.sv
			/home/janec/Documents/svg_ae_rampup/project_zipline/Project-Zipline/rtl/cr_kme/cr_kme_fifo.v
			/home/janec/Documents/svg_ae_rampup/project_zipline/Project-Zipline/rtl/cr_kme/cr_kme_ram_fifo.v
			/home/janec/Documents/svg_ae_rampup/project_zipline/Project-Zipline/rtl/cr_kme/cr_kme_ckv_pipeline.v
			/home/janec/Documents/svg_ae_rampup/project_zipline/Project-Zipline/rtl/cr_kme/cr_kme_guid_stitcher.v
			/home/janec/Documents/svg_ae_rampup/project_zipline/Project-Zipline/rtl/cr_kme/cr_kme_tlv_parser.v
			/home/janec/Documents/svg_ae_rampup/project_zipline/Project-Zipline/rtl/cr_kme/cr_kme_kim_drng_reader.v
			/home/janec/Documents/svg_ae_rampup/project_zipline/Project-Zipline/rtl/cr_kme/cr_kme_ckv_reader.v
			/home/janec/Documents/svg_ae_rampup/project_zipline/Project-Zipline/rtl/cr_kme/cr_kme_kop_assigner.v
			/home/janec/Documents/svg_ae_rampup/project_zipline/Project-Zipline/rtl/cr_kme/cr_kme_regfile_glue.v
			/home/janec/Documents/svg_ae_rampup/project_zipline/Project-Zipline/rtl/cr_kme/cr_kme_key_tlv_compare_split.v
			/home/janec/Documents/svg_ae_rampup/project_zipline/Project-Zipline/rtl/cr_kme/cr_kme_key_tlv_rsm.v
			/home/janec/Documents/svg_ae_rampup/project_zipline/Project-Zipline/rtl/cr_kme/cr_kme_kop.v
			/home/janec/Documents/svg_ae_rampup/project_zipline/Project-Zipline/rtl/cr_kme/cr_kme_kop_tlv_inspector.v
			/home/janec/Documents/svg_ae_rampup/project_zipline/Project-Zipline/rtl/cr_kme/cr_kme_kop_upsizer_x2.v
			/home/janec/Documents/svg_ae_rampup/project_zipline/Project-Zipline/rtl/cr_kme/cr_kme_kop_gcm.v
			/home/janec/Documents/svg_ae_rampup/project_zipline/Project-Zipline/rtl/cr_kme/cr_kme_kop_kdf.v
			/home/janec/Documents/svg_ae_rampup/project_zipline/Project-Zipline/rtl/cr_kme/cr_kme_kop_kdf_keyfilter.v
			/home/janec/Documents/svg_ae_rampup/project_zipline/Project-Zipline/rtl/cr_kme/cr_kme_kop_kdf_merger.v
			/home/janec/Documents/svg_ae_rampup/project_zipline/Project-Zipline/rtl/cr_kme/cr_kme_hmac_sha256_stub.v
			/home/janec/Documents/svg_ae_rampup/project_zipline/Project-Zipline/rtl/cr_kme/cr_kme_kop_kdf_stream_gen.v
			/home/janec/Documents/svg_ae_rampup/project_zipline/Project-Zipline/rtl/cr_kme/cr_kme_kop_kdf_stream_pipe.v
			/home/janec/Documents/svg_ae_rampup/project_zipline/Project-Zipline/rtl/cr_kme/cr_kme_kop_keybuilder.v
			/home/janec/Documents/svg_ae_rampup/project_zipline/Project-Zipline/rtl/cr_kme/cr_kme_drng.v
			/home/janec/Documents/svg_ae_rampup/project_zipline/Project-Zipline/rtl/cr_kme/cr_kme_aes_256_drng.v
			/home/janec/Documents/svg_ae_rampup/project_zipline/Project-Zipline/rtl/common/cr_tlvp/cr_axi4s_mstr.v
			/home/janec/Documents/svg_ae_rampup/project_zipline/Project-Zipline/rtl/common/cr_tlvp/cr_axi4s2_slv.v
			/home/janec/Documents/svg_ae_rampup/project_zipline/Project-Zipline/rtl/common/cr_tlvp/cr_tlvp2_rsm.v
			/home/janec/Documents/svg_ae_rampup/project_zipline/Project-Zipline/rtl/common/cr_tlvp/cr_tlvp2_rsm_core.v
			-sv
			/home/janec/Documents/svg_ae_rampup/project_zipline/Project-Zipline/rtl/common/fifo/cr_fifo_wrap1.v
			-sv
			/home/janec/Documents/svg_ae_rampup/project_zipline/Project-Zipline/rtl/common/fifo/cr_fifo_wrap2.v
			/home/janec/Documents/svg_ae_rampup/project_zipline/Project-Zipline/rtl/common/axi/axi_reg_slice_defs.vh
			/home/janec/Documents/svg_ae_rampup/project_zipline/Project-Zipline/rtl/common/axi/axi_channel_reg_slice.v
			/home/janec/Documents/svg_ae_rampup/project_zipline/Project-Zipline/rtl/AesSecI/AesSecIStub.v
			/home/janec/Documents/svg_ae_rampup/project_zipline/Project-Zipline/rtl/common/cr_crc/cr_crc.v
		+incdir+/home/janec/Documents/svg_ae_rampup/project_zipline/Project-Zipline/dv/agents/apb
		/home/janec/Documents/svg_ae_rampup/project_zipline/Project-Zipline/dv/agents/apb/apb_xactor.v
		./kme_tb.v
	+define+TESTNAME=kme_key_type_0
	+define+SEED=1
	-top kme_tb
	-timescale 1ns/1ps
	-l xrun.log
Recompiling... reason: file './kme_tb.v' is newer than expected.
	expected: Wed Aug 20 08:40:47 2025
	actual:   Wed Aug 20 08:41:42 2025
file: ./kme_tb.v
	module worklib.kme_tb:v
		errors: 0, warnings: 0
file: /home/janec/Documents/svg_ae_rampup/project_zipline/Project-Zipline/rtl/mem_wrappers/bimc_master/top/bimc_master.v
xmvlog: *W,LIBNOU: Library "/home/janec/Documents/svg_ae_rampup/project_zipline/Project-Zipline/rtl/common/fifo" given but not used.
xmvlog: *W,SPDUSD: Include directory /home/janec/Documents/svg_ae_rampup/project_zipline/Project-Zipline/rtl/common/nx_library given but not used.
xmvlog: *W,SPDUSD: Include directory /home/janec/Documents/svg_ae_rampup/project_zipline/Project-Zipline/rtl/common/fifo given but not used.
xmvlog: *W,SPDUSD: Include directory /home/janec/Documents/svg_ae_rampup/project_zipline/Project-Zipline/rtl/common/cr_tlvp given but not used.
xmvlog: *W,SPDUSD: Include directory /home/janec/Documents/svg_ae_rampup/project_zipline/Project-Zipline/dv/agents/apb given but not used.
	Total errors/warnings found outside modules and primitives:
		errors: 0, warnings: 5
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
		Caching library 'worklib' ....... Done
		Caching library 'top' ....... Done
		Caching library 'nx_library' ....... Done
		Caching library 'common' ....... Done
	Top level design units:
		cr_kme_regfilePKG
		cr_kme_regsPKG
		cr_kmePKG
		nx_mem_typePKG
		nx_mem_typePKG_v2
		kme_tb
    always @ (*) begin
           |
xmelab: *W,STARMT (/home/janec/Documents/svg_ae_rampup/project_zipline/Project-Zipline/rtl/cr_kme/cr_kme_core_glue.v,257|11): This @* expands to empty list, will never wake up.
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.kme_tb:v <0x085a4e7f>
			streams:  50, words: 66770
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                   Instances  Unique
		Modules:                 273      64
		Verilog packages:          5       5
		Registers:             6,670   2,373
		Scalar wires:          2,435       -
		Expanded wires:          874      49
		Vectored wires:        2,468       -
		Named events:             20       3
		Always blocks:         1,760     428
		Initial blocks:          475     102
		Final blocks:             21       3
		Parallel blocks:           1       1
		Cont. assignments:     1,309     692
		Pseudo assignments:    1,815       -
		Assertions:              500      96
		Process Clocks:          713       5
		Simulation timescale:    1ps
	Writing initial simulation snapshot: worklib.kme_tb:v
Loading snapshot worklib.kme_tb:v .................... Done
xcelium> source /grid/avs/install/xcelium/2409/24.09.010/tools/xcelium/files/xmsimrc
xcelium> run
xmsim: *N,INFSEV (/home/janec/Documents/svg_ae_rampup/project_zipline/Project-Zipline/rtl/common/nx_library/nx_ram_1r1w.v,125): (time 0 FS).
kme_tb.kme_dut.u_cr_kme_core.kme_is_core.txc_axi_intf.u_cr_fifo_wrap2.ram_fifo.u_nx_fifo_ram_1r1w.ram
        168x         83b 1R1WRAM
xmsim: *N,INFSEV (/home/janec/Documents/svg_ae_rampup/project_zipline/Project-Zipline/rtl/common/nx_library/nx_ram_1r1w.v,248): (time 0 FS).
kme_tb.kme_dut.u_cr_kme_core.kme_is_core.txc_axi_intf.u_cr_fifo_wrap2.ram_fifo.u_nx_fifo_ram_1r1w.ram._1r1wramDxWb
Estimate         168 latches
xmsim: *N,INFSEV (/home/janec/Documents/svg_ae_rampup/project_zipline/Project-Zipline/rtl/common/nx_library/nx_ram_1r1w.v,250): (time 0 FS).
kme_tb.kme_dut.u_cr_kme_core.kme_is_core.txc_axi_intf.u_cr_fifo_wrap2.ram_fifo.u_nx_fifo_ram_1r1w.ram._1r1wramDxWb
Estimate       14027 flops
xmsim: *N,INFSEV (/home/janec/Documents/svg_ae_rampup/project_zipline/Project-Zipline/rtl/common/nx_library/nx_ram_1r1w.v,125): (time 0 FS).
kme_tb.kme_dut.u_cr_kme_core.kme_is_core.cceip_encrypt_kop_fifo.ram_fifo.ram_fifo.u_nx_fifo_ram_1r1w.ram
       2048x         71b 1R1WRAM
xmsim: *N,INFSEV (/home/janec/Documents/svg_ae_rampup/project_zipline/Project-Zipline/rtl/common/nx_library/nx_ram_1r1w.v,248): (time 0 FS).
kme_tb.kme_dut.u_cr_kme_core.kme_is_core.cceip_encrypt_kop_fifo.ram_fifo.ram_fifo.u_nx_fifo_ram_1r1w.ram._1r1wramDxWb
Estimate        2048 latches
xmsim: *N,INFSEV (/home/janec/Documents/svg_ae_rampup/project_zipline/Project-Zipline/rtl/common/nx_library/nx_ram_1r1w.v,250): (time 0 FS).
kme_tb.kme_dut.u_cr_kme_core.kme_is_core.cceip_encrypt_kop_fifo.ram_fifo.ram_fifo.u_nx_fifo_ram_1r1w.ram._1r1wramDxWb
Estimate      145479 flops
xmsim: *N,INFSEV (/home/janec/Documents/svg_ae_rampup/project_zipline/Project-Zipline/rtl/common/nx_library/nx_ram_1r1w.v,125): (time 0 FS).
kme_tb.kme_dut.u_cr_kme_core.kme_is_core.cceip_validate_kop_fifo.ram_fifo.ram_fifo.u_nx_fifo_ram_1r1w.ram
       2048x         71b 1R1WRAM
xmsim: *N,INFSEV (/home/janec/Documents/svg_ae_rampup/project_zipline/Project-Zipline/rtl/common/nx_library/nx_ram_1r1w.v,248): (time 0 FS).
kme_tb.kme_dut.u_cr_kme_core.kme_is_core.cceip_validate_kop_fifo.ram_fifo.ram_fifo.u_nx_fifo_ram_1r1w.ram._1r1wramDxWb
Estimate        2048 latches
xmsim: *N,INFSEV (/home/janec/Documents/svg_ae_rampup/project_zipline/Project-Zipline/rtl/common/nx_library/nx_ram_1r1w.v,250): (time 0 FS).
kme_tb.kme_dut.u_cr_kme_core.kme_is_core.cceip_validate_kop_fifo.ram_fifo.ram_fifo.u_nx_fifo_ram_1r1w.ram._1r1wramDxWb
Estimate      145479 flops
xmsim: *N,INFSEV (/home/janec/Documents/svg_ae_rampup/project_zipline/Project-Zipline/rtl/common/nx_library/nx_ram_1r1w.v,125): (time 0 FS).
kme_tb.kme_dut.u_cr_kme_core.kme_is_core.cceip0_key_tlv_rsm.u_cr_tlvp2_rsm.u_cr_fifo_wrap2_tob.ram_fifo.u_nx_fifo_ram_1r1w.ram
        168x         83b 1R1WRAM
xmsim: *N,INFSEV (/home/janec/Documents/svg_ae_rampup/project_zipline/Project-Zipline/rtl/common/nx_library/nx_ram_1r1w.v,248): (time 0 FS).
kme_tb.kme_dut.u_cr_kme_core.kme_is_core.cceip0_key_tlv_rsm.u_cr_tlvp2_rsm.u_cr_fifo_wrap2_tob.ram_fifo.u_nx_fifo_ram_1r1w.ram._1r1wramDxWb
Estimate         168 latches
xmsim: *N,INFSEV (/home/janec/Documents/svg_ae_rampup/project_zipline/Project-Zipline/rtl/common/nx_library/nx_ram_1r1w.v,250): (time 0 FS).
kme_tb.kme_dut.u_cr_kme_core.kme_is_core.cceip0_key_tlv_rsm.u_cr_tlvp2_rsm.u_cr_fifo_wrap2_tob.ram_fifo.u_nx_fifo_ram_1r1w.ram._1r1wramDxWb
Estimate       14027 flops
xmsim: *N,INFSEV (/home/janec/Documents/svg_ae_rampup/project_zipline/Project-Zipline/rtl/common/nx_library/nx_ram_1rw.v,142): (time 0 FS).
kme_tb.kme_dut.u_cr_kme_regfile.u_nx_interface_monitor_cceip0.u_ram
        512x         96b SPRAM
xmsim: *N,INFSEV (/home/janec/Documents/svg_ae_rampup/project_zipline/Project-Zipline/rtl/common/nx_library/nx_ram_1rw.v,253): (time 0 FS).
kme_tb.kme_dut.u_cr_kme_regfile.u_nx_interface_monitor_cceip0.u_ram.g.u_ram
Estimate         512 latches
xmsim: *N,INFSEV (/home/janec/Documents/svg_ae_rampup/project_zipline/Project-Zipline/rtl/common/nx_library/nx_ram_1rw.v,255): (time 0 FS).
kme_tb.kme_dut.u_cr_kme_regfile.u_nx_interface_monitor_cceip0.u_ram.g.u_ram
Estimate       49248 flops
xmsim: *N,INFSEV (/home/janec/Documents/svg_ae_rampup/project_zipline/Project-Zipline/rtl/common/nx_library/nx_ram_1rw.v,142): (time 0 FS).
kme_tb.kme_dut.u_cr_kme_regfile.u_nx_interface_monitor_cceip1.u_ram
        512x         96b SPRAM
xmsim: *N,INFSEV (/home/janec/Documents/svg_ae_rampup/project_zipline/Project-Zipline/rtl/common/nx_library/nx_ram_1rw.v,253): (time 0 FS).
kme_tb.kme_dut.u_cr_kme_regfile.u_nx_interface_monitor_cceip1.u_ram.g.u_ram
Estimate         512 latches
xmsim: *N,INFSEV (/home/janec/Documents/svg_ae_rampup/project_zipline/Project-Zipline/rtl/common/nx_library/nx_ram_1rw.v,255): (time 0 FS).
kme_tb.kme_dut.u_cr_kme_regfile.u_nx_interface_monitor_cceip1.u_ram.g.u_ram
Estimate       49248 flops
xmsim: *N,INFSEV (/home/janec/Documents/svg_ae_rampup/project_zipline/Project-Zipline/rtl/common/nx_library/nx_ram_1rw.v,142): (time 0 FS).
kme_tb.kme_dut.u_cr_kme_regfile.u_nx_interface_monitor_cceip2.u_ram
        512x         96b SPRAM
xmsim: *N,INFSEV (/home/janec/Documents/svg_ae_rampup/project_zipline/Project-Zipline/rtl/common/nx_library/nx_ram_1rw.v,253): (time 0 FS).
kme_tb.kme_dut.u_cr_kme_regfile.u_nx_interface_monitor_cceip2.u_ram.g.u_ram
Estimate         512 latches
xmsim: *N,INFSEV (/home/janec/Documents/svg_ae_rampup/project_zipline/Project-Zipline/rtl/common/nx_library/nx_ram_1rw.v,255): (time 0 FS).
kme_tb.kme_dut.u_cr_kme_regfile.u_nx_interface_monitor_cceip2.u_ram.g.u_ram
Estimate       49248 flops
xmsim: *N,INFSEV (/home/janec/Documents/svg_ae_rampup/project_zipline/Project-Zipline/rtl/common/nx_library/nx_ram_1rw.v,142): (time 0 FS).
kme_tb.kme_dut.u_cr_kme_regfile.u_nx_interface_monitor_cceip3.u_ram
        512x         96b SPRAM
xmsim: *N,INFSEV (/home/janec/Documents/svg_ae_rampup/project_zipline/Project-Zipline/rtl/common/nx_library/nx_ram_1rw.v,253): (time 0 FS).
kme_tb.kme_dut.u_cr_kme_regfile.u_nx_interface_monitor_cceip3.u_ram.g.u_ram
Estimate         512 latches
xmsim: *N,INFSEV (/home/janec/Documents/svg_ae_rampup/project_zipline/Project-Zipline/rtl/common/nx_library/nx_ram_1rw.v,255): (time 0 FS).
kme_tb.kme_dut.u_cr_kme_regfile.u_nx_interface_monitor_cceip3.u_ram.g.u_ram
Estimate       49248 flops
xmsim: *N,INFSEV (/home/janec/Documents/svg_ae_rampup/project_zipline/Project-Zipline/rtl/common/nx_library/nx_ram_1rw.v,142): (time 0 FS).
kme_tb.kme_dut.u_cr_kme_regfile.u_nx_interface_monitor_cddip0.u_ram
        512x         96b SPRAM
xmsim: *N,INFSEV (/home/janec/Documents/svg_ae_rampup/project_zipline/Project-Zipline/rtl/common/nx_library/nx_ram_1rw.v,253): (time 0 FS).
kme_tb.kme_dut.u_cr_kme_regfile.u_nx_interface_monitor_cddip0.u_ram.g.u_ram
Estimate         512 latches
xmsim: *N,INFSEV (/home/janec/Documents/svg_ae_rampup/project_zipline/Project-Zipline/rtl/common/nx_library/nx_ram_1rw.v,255): (time 0 FS).
kme_tb.kme_dut.u_cr_kme_regfile.u_nx_interface_monitor_cddip0.u_ram.g.u_ram
Estimate       49248 flops
xmsim: *N,INFSEV (/home/janec/Documents/svg_ae_rampup/project_zipline/Project-Zipline/rtl/common/nx_library/nx_ram_1rw.v,142): (time 0 FS).
kme_tb.kme_dut.u_cr_kme_regfile.u_nx_interface_monitor_cddip1.u_ram
        512x         96b SPRAM
xmsim: *N,INFSEV (/home/janec/Documents/svg_ae_rampup/project_zipline/Project-Zipline/rtl/common/nx_library/nx_ram_1rw.v,253): (time 0 FS).
kme_tb.kme_dut.u_cr_kme_regfile.u_nx_interface_monitor_cddip1.u_ram.g.u_ram
Estimate         512 latches
xmsim: *N,INFSEV (/home/janec/Documents/svg_ae_rampup/project_zipline/Project-Zipline/rtl/common/nx_library/nx_ram_1rw.v,255): (time 0 FS).
kme_tb.kme_dut.u_cr_kme_regfile.u_nx_interface_monitor_cddip1.u_ram.g.u_ram
Estimate       49248 flops
xmsim: *N,INFSEV (/home/janec/Documents/svg_ae_rampup/project_zipline/Project-Zipline/rtl/common/nx_library/nx_ram_1rw.v,142): (time 0 FS).
kme_tb.kme_dut.u_cr_kme_regfile.u_nx_interface_monitor_cddip2.u_ram
        512x         96b SPRAM
xmsim: *N,INFSEV (/home/janec/Documents/svg_ae_rampup/project_zipline/Project-Zipline/rtl/common/nx_library/nx_ram_1rw.