                                                                                       EVALUATION KIT AVAILABLE
MAX96709                                    14-Bit GMSL Serializer with High-Immunity Mode
                                                                        and Coax/STP Cable Drive
General Description                                     Benefits and Features
The MAX96709 is a compact serializer in a 4mm x 4mm     ●● Ideal for Safety Camera Applications
TQFN package especially suited for automotive camera       • Works with Low-Cost 50Ω Coax (100Ω STP) Cables
applications.                                              • Error Detection of Video Data
The embedded control channel operates at 9.6kbps to        • High-Immunity Mode for Robust Control-Channel
1Mbps in I2C mode, allowing programming of serializer,        EMC Tolerance
deserializer, and camera registers independent of video    • Best-in-Class Supply Current: 88mA (max)
timing.                                                    • Pre/Deemphasis Allows 15m Cable at Full Speed
                                                           • 24-Pin (4mm x 4mm) TQFN Package with 0.5mm
For driving longer cables, the IC has programmable            Lead Pitch
pre/deemphasis. Programmable spread spectrum is
available on the serial output. The serial output meets ●● High-Speed Data Serialization for Megapixel
ISO 10605 and IEC 61000-4-2 ESD standards. The             Cameras
supply range is 1.7V to 1.9V.                              • Up to 1.74Gbps Serial-Bit Rate
                                                           • 12.5MHz to 87MHz x 12 Bit + H/V Data
The MAX96709 is available in a 24-pin 0.5mm lead pitch,    • 16.66MHz to 116MHz x 11-Bit + H/V Data
and operates over the -40°C to +115°C temperature             (through Internal Encoding)
range.
                                                        ●● Multiple Modes for System Flexibility
Applications                                               • 9.6kbps to 1Mbps Control Channel in I2C Mode
                                                              (with Clock Stretch)
●● Automotive Camera Applications
                                                           • Crosspoint Switch Accepts Any Input Bitmap
                                                           • Modes for Encoded VSYNC and HSYNC
                                                        ●● Reduces EMI and Shielding Requirements
                                                           • Programmable Output Spread Spectrum
                                                           • Tracks Spread Spectrum Applied at the Parallel
Simplified Block Diagram                                      Input
                                                           • 1.7V to 1.9V I/O Supply
                                                        ●● Peripheral Features for Camera Power-Up and
             VIDEO                       VIDEO             Verification
                                                           • Built-In PRBS Generator for BER Testing
      CAM           MAX96709   MAX96708        GPU         • Dedicated GPO for Camera Frame-Sync Trigger
                                                              and Other Uses
              I 2C                       I 2C              • Remote/Local Wake-Up from Sleep Mode
                                                        ●● Meets AEC-Q100 Automotive Specification
                                                           • -40°C to +115°C Operating Temperature
                                                           • ±8kV Contact and ±15kV Air IEC 61000-4-2 and
                                                              ISO 10605 ESD Protection
Ordering Information appears at end of data sheet.
19-8161; Rev 0; 2/16


MAX96709                                                            14-Bit GMSL Serializer with High-Immunity Mode
                                                                                                                        and Coax/STP Cable Drive
                                                            TABLE OF CONTENTS
General Description  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1
Applications . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1
Benefits and Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1
Simplified Block Diagram  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1
Absolute Maximum Ratings  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7
Package Information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7
   24-Pin TQFN-EP . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  7
DC Electrical Characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8
AC Electrical Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10
Typical Operating Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13
Pin Configuration . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15
Pin Description  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15
Functional Block Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17
Detailed Description  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22
   Serial Link Signaling and Data Format  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  22
      Operating Modes  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  22
      Video/Configuration Link . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  22
      Single/Double Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  23
      HS/VS Encoding . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  23
      Error Detection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  23
      Bus Widths  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  23
   Control Channel and Register Programming . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  26
      Forward Control Channel . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  26
      Reverse Control Channel . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  26
      I2C Interface . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  26
      Remote-End Operation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  26
      Clock-Stretch Timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  26
   GPO/GPI Control . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  26
   Spread Spectrum . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  27
   Cable Type Configuration  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  27
   Crossbar Switch . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  27
   Shutdown/Sleep Modes . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  28
      Configuration Link . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  28
      Serialization Disable . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  28
      Sleep Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  28
      Link Startup Procedure . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  29
www.maximintegrated.com                                                                                                                                   Maxim Integrated │ 2


MAX96709                                                           14-Bit GMSL Serializer with High-Immunity Mode
                                                                                                                      and Coax/STP Cable Drive
                                         TABLE OF CONTENTS (CONTINUED)
Register Map . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 30
  GMSL Register Map  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  30
      seraddr (0x00) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  34
      desaddr (0x01)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  34
      ss (0x02) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  35
      sdiv (0x03) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  35
      main_control (0x04)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  36
      prbs_len (0x05) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  36
      cmllvl_preemp (0x06) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  37
      config (0x07) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  38
      rsvd_8 (0x08)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  38
      i2c_source (0x09, 0x0B) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  39
      i2c_dest (0x0A, 0x0C)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  39
      i2c_config (0x0D)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  40
      gpio_en (0x0E) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  41
      gpio_out (0x0F) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  41
      gpio_in (0x10) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  42
      errg (0x11) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  42
      rsvd_12 (0x12) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  43
      pd (0x13) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  43
      rsvd_14 (0x14) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  43
      input_status (0x15) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  44
      rsvd_16 (0x16) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  44
      rsvd_17 (0x17) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  44
      rsvd (0x18 to 0x1B) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  45
      rsvd (0x1C)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  45
      rsvd_1D (0x1D) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  45
      id (0x1E)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  45
      revision (0x1F) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  46
      crossbar (0x20 to 0x3E) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  46
      crossbar_hs (0x3F) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  47
      crossbar_vs (0x40) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  47
      crossbar_de (0x41) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  48
      link_config (0x42) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  48
      rsvd_43 (0x43)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  49
      rsvd (0x44 to 0x46) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  49
      rsvd (0x47 to 0x49) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  49
www.maximintegrated.com                                                                                                                                 Maxim Integrated │ 3


MAX96709                                                         14-Bit GMSL Serializer with High-Immunity Mode
                                                                                                                    and Coax/STP Cable Drive
                                       TABLE OF CONTENTS (CONTINUED)
      rsvd (0x4A to 0x4C)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  49
      cxtp (0x4D)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  50
      rsvd (0x4E to 0x50) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  50
      rsvd (0x51 to 0x53, 0x5D to 0x5F) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  50
      rsvd (0x54, 0x55)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  51
      rsvd (0x56, 0x57)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  51
      rsvd (0x58, 0x59)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  51
      rsvd (0x5A to 0x5C)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  51
      rsvd (0x60, 0x61) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 51
      rsvd (0x62, 0x63)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  52
      rsvd (0x64, 0x65)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  52
      prbs_type (0x66) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  52
      auto_clink (0x67) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  53
      rsvd_68 (0x68)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  53
      rsvd_69 (0x69)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  53
      rsvd_96 (0x96)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  54
      rsvd_97 (0x97)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  54
      rsvd_98 (0x98)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  54
      rsvd_99 (0x99)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  55
      rsvd_9A (0x9A) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  55
      rsvd_C8 (0xC8) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  55
      rsvd_c9 (0xC9) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  56
      rsvd_fc (0xFC) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  56
      rsvd_fd (0xFD)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  56
      rsvd_fe (0xFE) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  57
      rsvd_ff (0xFF) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  57
Applications Information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 58
  Parallel Interface  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  58
      Bus Data Width . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  58
      Bus Data Rates . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  58
      Crossbar-Switch Programming . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  59
      Recommended Crossbar-Switch Program Procedure . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  59
www.maximintegrated.com                                                                                                                               Maxim Integrated │ 4


MAX96709                                                            14-Bit GMSL Serializer with High-Immunity Mode
                                                                                                                       and Coax/STP Cable Drive
                                          TABLE OF CONTENTS (CONTINUED)
   I2C Interface . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  60
      I2C Bit Rate . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  60
      Software Programming of Device Addresses . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  60
      I2C Address Translation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  60
      Configuration Blocking . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  60
      Cascaded/Parallel Devices . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  60
      Device Address . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  61
   Spread Spectrum . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  61
   Manual Programming of the Spread-Spectrum Divider  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  61
      Equation: . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  61
   Board Layout  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  62
      Power-Supply Circuits and Bypassing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  62
      High-Frequency Signals . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  62
   ESD Protection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  62
   Compatibility with Other GMSL Devices . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  63
   Device Configuration and Component Selection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 63
      Internal Input Pulldowns . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  63
      I2C Pullup Resistors . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  63
      AC-Coupling Capacitors . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  63
      Cables and Connectors  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  64
   PRBS . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  64
   GPI/GPO  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  64
      Fast Detection of Loss-of-Lock . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  64
      Providing a Frame Sync (Camera Applications) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  64
   Entering/Exiting Sleep Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  64
Typical Application Circuits . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 65
Ordering Information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 65
Revision History  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 66
www.maximintegrated.com                                                                                                                                  Maxim Integrated │ 5


MAX96709                                                    14-Bit GMSL Serializer with High-Immunity Mode
                                                                                                                and Coax/STP Cable Drive
                                                          LIST OF FIGURES
Figure 1. Serial-Output Parameters  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15
Figure 2. Output Waveforms at OUT+, OUT-  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16
Figure 3. Single-Ended Output Template . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16
Figure 4. Worst-Case Pattern Input  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16
Figure 5. Parallel Clock Input Requirements  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16
Figure 6. I2C Timing Parameters  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17
Figure 7. Differential Output Template  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17
Figure 8. Input Setup and Hold Times  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18
Figure 9. GPI-to-GPO Delay . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18
Figure 10. Serializer Delay . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19
Figure 11. Link Startup Time . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19
Figure 12. Power-Up Delay . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20
Figure 13. 24-Bit Mode Serial-Data Format . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22
Figure 14. 32-Bit Mode Serial-Data Format . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23
Figure 15. Coax Connection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25
Figure 16. Crossbar-Switch Dataflow . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25
Figure 17. State Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26
Figure 18. Crossbar-Switch Default Mapping . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 57
Figure 19. Human Body Model ESD Test Circuit . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 60
Figure 20. IEC 61000-4-2 Contact Discharge ESD Test Circuit . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 60
Figure 21. ISO 10605 Contact Discharge ESD Test Circuit . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 60
                                                           LIST OF TABLES
Table 1. Reverse Control-Channel Modes . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24
Table 2. Link-Startup Procedure . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 27
Table 3. Input Data-Width Selection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 56
Table 4. Data-Rate Selection  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 56
Table 5. Output Spread . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 59
Table 6. Spread Limitations . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 59
Table 7. Modulation Coefficients and Maximum SDIV Settings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 60
Table 8. Feature Compatibility  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 61
Table 9. Suggested Connectors and Cables for GMSL . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 62
www.maximintegrated.com                                                                                                                           Maxim Integrated │ 6


MAX96709                                                                    14-Bit GMSL Serializer with High-Immunity Mode
                                                                                                                                 and Coax/STP Cable Drive
Absolute Maximum Ratings
AVDD to GND*......................................................-0.5V to +1.9V                      Continuous Power Dissipation, TA = +70°C
DVDD to GND*......................................................-0.5V to +1.9V                          TQFN (derate 27.8mW/°C above +70°C)...............2222.2mW
OUT+, OUT- to GND*............................................-0.5V to +1.9V                          Operating Temperature Range...........................-40°C to +115°C
All Other Pins to GND*........................... -0.5V to (DVDD + 0.5V)                              Junction Temperature.......................................................+125°C
OUT+, OUT- Short Circuit to Ground or Supply........Continuous                                        Storage Temperature Range............................. -40°C to +150°C
                                                                                                      Soldering Temperature (reflow)........................................+260°C
                                                                                                      *EP externally connected to GND.
Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these
or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect
device reliability.
Package Information
For the latest package outline information and land patterns (footprints), go to www.maximintegrated.com/packages. Note that a “+”,
“#”, or “-” in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing
pertains to the package regardless of RoHS status.
24-Pin TQFN-EP
 Package Code                                                                    T2444+4
 Outline Number                                                                  21-0139
 Land Pattern Number                                                             90-0022
 Single-Layer Board:
        Junction-to-Ambient Thermal Resistance (θJA)                             48
        Junction-to-Case Thermal Resistance (θJC)                                3
 Four-Layer Board:
        Junction-to-Ambient Thermal Resistance (θJA)                             36
        Junction-to-Case Thermal Resistance (θJC)                                3
Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board.
For detailed information on package thermal considerations, refer to www.maximintegrated.com/thermal-tutorial.
www.maximintegrated.com                                                                                                                                            Maxim Integrated │ 7


MAX96709                                         14-Bit GMSL Serializer with High-Immunity Mode
                                                                                   and Coax/STP Cable Drive
DC Electrical Characteristics
(VDVDD = VAVDD = 1.7V to 1.9V, RL = 100Ω ±1% (differential), TA = -40°C to +115°C, EP connected to GND, typical values are at
VDVDD = VAVDD = 1.8V, TA = +25°C, unless otherwise noted.) (Note 1)
         PARAMETER            SYMBOL                    CONDITIONS                     MIN       TYP      MAX       UNITS
 SINGLE-ENDED INPUTS (DIN_, PCLKIN, HS, VS, HIM, MS)
                                                                                      0.65 x
 High-Level Input Voltage        VIH                                                                                   V
                                                                                      VDVDD
                                                                                                          0.35 x
 Low-Level Input Voltage         VIL                                                                                   V
                                                                                                         VDVDD
 Input Current                    IIN     VIN = 0 to VDVDD                              -20                +20        µA
 SINGLE-ENDED OUTPUT (GPO)
 High-Level Output                                                                   VDVDD -
                                VOH       IOH = -2mA                                                                   V
 Voltage                                                                                0.2
 Low-Level Output
                                 VOL      IOL = 2mA                                                         0.2        V
 Voltage
 Output Short-Circuit Current    IOS      VO = 0V                                         3       12        21        mA
 I2C and GENERAL-PURPOSE I/Os (SDA, SCL, GPIO_) with OPEN-DRAIN OUTPUTS
                                                                                       0.7 x
 High-Level Input Voltage        VIH                                                                                   V
                                                                                      VDVDD
                                                                                                           0.3 x
 Low-Level Input Voltage         VIL                                                                                   V
                                                                                                         VDVDD
                                          VIN = 0 to VDVDD (Note 2),
                                                                                       -110                 +5
 Input Current                    IIN     SDA, SCL                                                                    µA
                                          VIN = 0 to VDVDD (Note 2), GPIO_              -80                 +5
 Low-Level Open-Drain
                                 VOL      IOL = 3mA                                                         0.4        V
 Output Voltage
 Input Capacitance               CIN      Each pin (Note 3)                                                 10        pF
 DIFFERENTIAL OUTPUTS (OUT+, OUT-)
                                          Preemphasis off, high drive (Figure 1)       300       400       500
 Differential Output Voltage    VOD       3.3dB preemphasis, high drive (Figure 2)     350                 610        mV
                                          3.3dB deemphasis, high drive (Figure 2)      240                 425
 Change in VOD Between
 Complementary Output          ΔVOD                                                                         25        mV
 States
 Output Offset Voltage
                                VOS       Preemphasis off                               1.1       1.4      1.56        V
 (VOUT+ + VOUT-)/2 = VOS
 Change in VOS Between
 Complementary Output          ΔVOS                                                                         25        mV
 States
                                          VOUT+ or VOUT- = 0V                           -60
 Output Short-Circuit Current    IOS                                                                                  mA
                                          VOUT+ or VOUT- = 1.9V                                             25
 Magnitude of Differential
                                IOSD      VOD = 0V                                                          25        mA
 Output Short-Circuit Current
 Output-Termination
                                 RO       From OUT+ or OUT- to AVDD                      45       54        63         Ω
 Resistance (Internal)
www.maximintegrated.com                                                                                 Maxim Integrated │ 8


MAX96709                                         14-Bit GMSL Serializer with High-Immunity Mode
                                                                                   and Coax/STP Cable Drive
DC Electrical Characteristics (continued)
(VDVDD = VAVDD = 1.7V to 1.9V, RL = 100Ω ±1% (differential), TA = -40°C to +115°C, EP connected to GND, typical values are at,
VDVDD = VAVDD = 1.8V, TA = +25°C, unless otherwise noted.) (Note 1)
        PARAMETER             SYMBOL                      CONDITIONS                    MIN       TYP      MAX       UNITS
 REVERSE CONTROL-CHANNEL RECEIVER OUTPUTS (OUT+, OUT-)
                                          Legacy                                                            27
 High-Switching Threshold      VCHR                                                                                   mV
                                          High immunity                                                     40
                                          Legacy                                        -27
 Low-Switching Threshold        VCLR                                                                                  mV
                                          High immunity                                 -40
 SINGLE-ENDED SERIAL OUTPUTS (OUT+ or OUT-)
                                          Preemphasis off, high drive (Figure 3)        375       500      625
 Single-Ended Output
                                 VO       3.3dB preemphasis, high drive (Figure 2)      435                765        mV
 Voltage
                                          3.3dB deemphasis, high drive (Figure 2)       300                535
                                          VOUT+ or VOUT- = 0V                           -69
 Output Short-Circuit Current    IOS                                                                                   mA
                                          VOUT+ or VOUT- = 1.9V                                             32
 Output-Termination
                                 RO       From OUT+ or OUT- to AVDD                      45        54       63         Ω
 Resistance (Internal)
 POWER SUPPLY
                                          fPCLKIN = 116MHz, BWS = 0,
                                          default register values, AVDD + DVDD                     66       88
 Supply Current, Worst-Case               (1.9V)
                                IWCS                                                                                   mA
 Pattern (Figure 4)                       fPCLKIN = 87MHz, BWS = 1,
                                          default register values, AVDD + DVDD                     62       83
                                          (1.9V)
 Sleep-Mode Supply Current      ICCS      Wake-up receiver enabled                                 40      100         µA
 ESD PROTECTION
                                          Human Body Model, RD = 1.5kΩ,
                                                                                                   ±8
                                          CS = 100pF
                                          IEC 61000-4-2, RD = 330Ω, CS = 150pF,
                                                                                                   ±8
                                          Contact Discharge
                                          IEC 61000-4-2, RD = 330Ω, CS = 150pF,
 OUT+, OUT- (Note 4)            VESD                                                              ±15                  kV
                                          Air Discharge
                                          ISO 10605, RD = 2kΩ, CS = 330pF,
                                                                                                   ±8
                                          Contact Discharge
                                          ISO 10605, RD = 2kΩ, CS = 330pF,
                                                                                                  ±15
                                          Air Discharge
                                          Human Body Model, RD = 1.5kΩ,
 All Other Pins (Note 5)        VESD                                                               ±4                  kV
                                          CS = 100pF
www.maximintegrated.com                                                                                  Maxim Integrated │ 9


MAX96709                                         14-Bit GMSL Serializer with High-Immunity Mode
                                                                                      and Coax/STP Cable Drive
AC Electrical Characteristics
(VDVDD = VAVDD = 1.7V to 1.9V, RL = 100Ω ±1% (differential), TA = -40°C to +115°C, EP connected to GND, typical values are at,
VDVDD = VAVDD = 1.8V, TA = +25°C, unless otherwise noted.) (Note 1)
         PARAMETER           SYMBOL                      CONDITIONS                      MIN     TYP       MAX       UNITS
 PARALLEL CLOCK INPUT (PCLKIN)
                                          BWS = 0, single input                         16.66                58
                                          BWS = 1, single input                          12.5              43.5
 Clock Frequency               fPCLKIN                                                                                MHz
                                          BWS = 0, double input                         33.32               116
                                          BWS = 1, double input                           25                 87
 Clock Duty Cycle                  DC     tHIGH/tT or tLOW/tT (Note 3, Figure 5)          35      50         65        %
 Clock Transition Time           tR, tF   (Note 3, Figure 5)                                                  4        ns
                                          1.74Gbps bit rate, 300kHz sinusoidal jitter
 Clock Jitter                       tJ                                                                      800        ps
                                          (Note 3)
 I2C PORT TIMING
 I2C Bit Rate                                                                             9.6              1000       kbps
                                          30% to 70%, CL = 10pF to 100pF, 1kΩ
 Output Rise Time                  tR                                                     20                150        ns
                                          pullup to DVDD
                                          70% to 30%, CL = 10pF to 100pF, 1kΩ
 Output Fall Time                   tF                                                    20                150        ns
                                          pullup to DVDD
 I2C TIMING (Figure 6)
                                          Low fSCL range: (I2CMSTBT = 010,
                                                                                          9.6               100
                                          I2CSLVSH = 10)
                                          Mid fSCL range: (I2CMSTBT 101,
 SCL Clock Frequency              fSCL                                                  > 100               400       kHz
                                          I2CSLVSH = 01)
                                          High fSCL range: (I2CMSTBT = 111,
                                                                                        > 400              1000
                                          I2CSLVSH = 00)
                                          fSCL range, low                                  4
 START Condition Hold Time     tHD:STA    fSCL range, mid                                 0.6                          µs
                                          fSCL range, high                               0.26
                                          fSCL range, low                                 4.7
 Low Period of SCL Clock         tLOW     fSCL range, mid                                 1.3                          µs
                                          fSCL range, high                                0.5
                                          fSCL range, low                                  4
 High Period of SCL Clock       tHIGH     fSCL range, mid                                 0.6                          µs
                                          fSCL range, high                               0.26
                                          fSCL range, low                                 4.7
 Repeated START Condition
                               tSU:STA    fSCL range, mid                                 0.6                          µs
 Setup Time
                                          fSCL range, high                               0.26
www.maximintegrated.com                                                                                Maxim Integrated │ 10


MAX96709                                          14-Bit GMSL Serializer with High-Immunity Mode
                                                                                        and Coax/STP Cable Drive
AC Electrical Characteristics (continued)
(VDVDD = VAVDD = 1.7V to 1.9V, RL = 100Ω ±1% (differential), TA = -40°C to +115°C, EP connected to GND, typical values are at,
VDVDD = VAVDD = 1.8V, TA = +25°C, unless otherwise noted.) (Note 1)
          PARAMETER           SYMBOL                       CONDITIONS                     MIN    TYP       MAX       UNITS
                                          fSCL range, low                                    0
 Data Hold Time                tHD:DAT    fSCL range, mid                                    0                         ns
                                          fSCL range, high                                   0
                                          fSCL range, low                                  250
 Data Setup Time               tSU:DAT    fSCL range, mid                                  100                         ns
                                          fSCL range, high                                  50
                                          fSCL range, low                                    4
 Setup Time for STOP
                               tSU:STO    fSCL range, mid                                  0.6                         µs
 Condition
                                          fSCL range, high                                0.26
                                          fSCL range, low                                  4.7
 Bus-Free Time                   tBUF     fSCL range, mid                                  1.3                         µs
                                          fSCL range, high                                 0.5
                                          fSCL range, low                                                  3.45
 Data Valid Time               tVD:DAT    fSCL range, mid                                                   0.9        µs
                                          fSCL range, high                                                 0.45
                                          fSCL range, low                                                  3.45
 Data Valid-Acknowledge
                               tVD:ACK    fSCL range, mid                                                   0.9        µs
 Time
                                          fSCL range, high                                                 0.45
                                          fSCL range, low                                                   50
 Pulse Width of Spikes
                                  tSP     fSCL range, mid                                                   50         ns
 Suppressed
                                          fSCL range, high                                                  50
 Capacitive Load of Each
                                  CB      (Note 3)                                                         100         pF
 Bus Line
 SWITCHING CHARACTERISTICS (Note 3)
                                          20% to 80%, VOD, 400mV differential RL
 Differential/Single-Ended
                                 tR, tF   = 100Ω, 500mV single-ended RL = 50Ω,                             250         ps
 Output Rise/Fall Time
                                          serial bit rate = 1.74Gbps
 Total Serial-Output Jitter               1.74Gbps PRBS, measured at VOD = 0V
                                tTSOJ1                                                           0.25                  UI
 (Differential Output)                    differential, preemphasis disabled (Figure 7)
 Deterministic Serial-Output              1.74Gbps PRBS, measured at VOD = 0V
                                tDSOJ2                                                           0.15                  UI
 Jitter (Differential Output)             differential, preemphasis disabled (Figure 7)
 Total Serial-Output Jitter               1.74Gbps PRBS, measured at VO/2,
                                tTSOJ1                                                           0.25                  UI
 (Single-Ended Output)                    preemphasis disabled (Figure 3)
www.maximintegrated.com                                                                                 Maxim Integrated │ 11


MAX96709                                                14-Bit GMSL Serializer with High-Immunity Mode
                                                                                             and Coax/STP Cable Drive
AC Electrical Characteristics (continued)
(VDVDD = VAVDD = 1.7V to 1.9V, RL = 100Ω ±1% (differential), TA = -40°C to +115°C, EP connected to GND, typical values are at,
VDVDD = VAVDD = 1.8V, TA = +25°C, unless otherwise noted.) (Note 1)
          PARAMETER               SYMBOL                        CONDITIONS                      MIN        TYP       MAX      UNITS
 Deterministic Serial-Output                     1.74Gbps PRBS, measured at VO/2,
                                    tDSOJ2                                                                 0.15                  UI
 Jitter (Single-Ended Output)                    preemphasis disabled (Figure 3)
 Parallel Data-Input Setup
                                      tSET       (Figure 8)                                       2                              ns
 Time
 Parallel Data Input Hold
                                     tHOLD       (Figure 8) (Note 3)                              1                              ns
 Time
 GPI-to-GPO Delay                    tGPIO       Deserializer GPI to serializer GPO (Figure 9)                        350        µs
                                                 Spread spectrum enabled (Figure 10)
                                                                                                                     2065
                                                 (Notes 3, 6)
 Serializer Delay                      tSD                                                                                      Bits
                                                 Spread spectrum disabled (Figure 10)
                                                                                                                     1095
                                                 (Notes 3, 6)
 Link Start Time                     tLOCK       (Figure 11)                                                           2         ms
 Power-Up Time                         tPU       (Figure 12)                                                           7         ms
Note 1: Limits are 100% production tested at TA = +115°C. Limits over the operating temperature range are guaranteed by design
          and characterization, unless otherwise noted.
Note 2: IIN min is due to voltage drop across the internal pullup resistor.
Note 3: Not production tested. Guaranteed by design.
Note 4: Specified pin to ground.
Note 5: Specified pin to all supply/ground.
Note 6: Measured in serial link bit times. Bit time = 1/(30 x fPCLKIN) for BWS = 0; bit time = 1/(40 x fPCLKIN) for BWS = 1.
www.maximintegrated.com                                                                                           Maxim Integrated │ 12


MAX96709                                                                                                         14-Bit GMSL Serializer with High Mode
                                                                                                                           and Coax/STP Cable Drive
Typical Operating Characteristics
(VAVDD = VDVDD = 1.8V, TA = +25°C, unless otherwise noted.)
                                                          SUPPLY CURRENT vs.                                                                                 SUPPLY CURRENT vs.
                                                        PIXEL CLOCK FREQUENCY                                                                              PIXEL CLOCK FREQUENCY
                                                                (BWS = 0)                                                                                          (BWS = 1)
                                                                                                      toc01                                                                                                 toc02
                                         75                                                                                                 70
                                                  PRBS ON,        PE = 0xB to 0xF                                                                                      PE = 0xB to 0xF         DBL = 1
                                                                                                                                                    PRBS ON,
                                         70      COAX MODE,                      PE = 0x1 to 0x4                                                   COAX MODE,
                                                   SS OFF                                                                                   65
                                                                                                                                                     SS OFF
                                         65
                                                                                                                                            60         DBL = 0
                   SUPPLY CURRENT (mA)                                                                               SUPPLY CURRENT (mA)
                                         60         DBL = 0
                                                                                                                                            55
                                         55
                                                                                                                                            50                                              PE = 0x1 to 0x4
                                         50
                                                                                                DBL = 1                                     45
                                         45
                                                                                   PE OFF                                                                                           PE OFF
                                         40                                                                                                 40
                                               15         35          55           75          95         115                                     10              30           50               70             90
                                                         PIXEL CLOCK FREQUENCY (MHz)                                                                       PIXEL CLOCK FREQUENCY (MHz)
                                                          SUPPLY CURRENT vs.                                                                                SUPPLY CURRENT vs.
                                                        PIXEL CLOCK FREQUENCY                                                                             PIXEL CLOCK FREQUENCY
                                                                (BWS = 0)                                                                                         (BWS = 1)
                                                                                                      toc03                                                                                                 toc04
                                         65                                                                                                 65
                                                  PRBS ON,                  ALL SPREAD VALUES                                                           PRBS ON,
                                                                                                                                                          COAX                   ALL SPREAD VALUES
                                                 COAX MODE,
                                                   PE OFF                                                                                                MODE,
                                         60                                                                                                 60
                                                                                                                                                         PE OFF
                                                                                                                                                        DBL = 0
                  SUPPLY CURRENT (mA)                                                                                 SUPPLY CURRENT (mA)
                                         55         DBL = 0                                                                                 55
                                         50                                                                                                 50
                                         45                                                                                                 45
                                                                                                DBL = 1                                                                                              DBL = 1
                                         40                                                                                                 40
                                               15         35          55           75          95         115                                     10              30           50               70             90
                                                        PIXEL CLOCK FREQUENCY (MHz)                                                                          PIXEL CLOCK FREQUENCY (MHz)
                                                 OUTPUT POWER SPECTRUM vs.                                                                        OUTPUT POWER SPECTRUM vs.
                                                      PCLK FREQUENCY                                                                                   PCLK FREQUENCY
                                                     (VARIOUS SPREAD)                                                                                 (VARIOUS SPREAD)
                                                                                                      toc05                                                                                                 toc06
                                         10                                                                                                 10
                                                                                    fPCLKIN = 20MHz                                                                                      fPCLKIN = 50MHz
                                          0           1% SPREAD                                                                              0          1% SPREAD
                                                                                          0.5% SPREAD                                                                                      0.5% SPREAD
                                         -10                                                                                                -10
                                         -20                                                                                                -20
                  SUPPLY CURRENT (mA)                                                                                SUPPLY CURRENT (mA)
                                         -30                                                                                                -30
                                         -40                                                                                                -40
                                         -50                                                                                                -50
                                         -60                                                                                                -60
                                                                           NO SPREAD                                                                                        NO SPREAD
                                         -70                                                                                                -70
                                                          2% SPREAD                       4% SPREAD                                                          2% SPREAD                      4% SPREAD
                                         -80                                                                                                -80
                                               18.5     19.0   19.5         20.0        20.5   21.0       21.5                                    47        48         49      50         51          52       53
                                                          PIXEL CLOCK FREQUENCY (MHz)                                                                       PIXEL CLOCK FREQUENCY (MHz)
www.maximintegrated.com                                                                                                                                                                                    Maxim Integrated │ 13


MAX96709                                                                                                         14-Bit GMSL Serializer with High Mode
                                                                                                                           and Coax/STP Cable Drive
Typical Operating Characteristics (continued)
(VAVDD = VDVDD = 1.8V, TA = +25°C, unless otherwise noted.)
                                                  MAXIMUM PIXEL CLOCK FREQUENCY vs.                                                                     MAXIMUM PIXEL CLOCK FREQUENCY vs.
                                                         STP CABLE LENGTH                                                                                 COAX CABLE LENGTH (BER < 10-10)
                                                             (BER < 10-10)
                                                                                            toc07                                                                                                  toc08
                                             70                                                                                                    70
                                                      NO PE, DBL = 0                      AEQ                                                               NO PE, DBL = 0                       AEQ
                                             60                                                                                                    60
               PIXEL CLOCK FREQUENCY (MHz)
                                                                                                                     PIXEL CLOCK FREQUENCY (MHz)
                                             50                                                                                                    50
                                             40                                                                                                    40
                                                                                     9.7dB EQ                                                                            NO EQ
                                                         NO EQ
                                             30                                                                                                    30
                                                           4.3dB EQ                                                                                                              4.3dB EQ
                                             20                                                                                                    20
                                             10        BER CAN BE AS LOW AS 10-12 FOR                                                              10         BER CAN BE AS LOW AS 10-12 FOR
                                                        CABLE LENGTHS LESS THAN 15m                                                                            CABLE LENGTHS LESS THAN 15m
                                             0                                                                                                     0
                                                  0         5          10       15   20         25                                                      0           10           20         30         40
                                                           STP CABLE LENGTH (m)                                                                                    COAX CABLE LENGTH (m)
                                                      SERIAL LINK SWITCHING PATTERN                                                                         SERIAL LINK SWITCHING PATTERN
                                                         WITH 4.4dB PREEMPHASIS                                                                                WITH 3.3dB PREEMPHASIS
                                                         (1.5Gbps, 10m STP CABLE)                                                                             (1.5Gbps, 20m COAX CABLE)
                                                                                            toc09                                                                                                  toc10
                                                                                                     100mV/div                                                                                              50mV/div
                                                                        200ps/div                                                                                            200ps/div
www.maximintegrated.com                                                                                                                                                                          Maxim Integrated │ 14


MAX96709                                        14-Bit GMSL Serializer with High-Immunity Mode
                                                                     and Coax/STP Cable Drive
Pin Configuration
                               TOP VIEW
                                                SCL        SDA     AVDD   OUT+   OUT-   GND
                                                18         17      16     15     14     13
                                    PCLKIN 19                                                  12 GPO/HIM
                                      DIN0 20                                                  11 DIN13/VS
                                      DIN1 21                                                  10   DIN12/HS
                                                                  MAX96709
                                     DVDD 22                                                   9    DIN11/GPIO2
                                      DIN2 23                                                  8    DIN10/GPIO1
                                                       +
                                      DIN3 24                                                  7    DIN9
                                                 1          2       3      4      5      6
                                                DIN4       DIN5    GND    DIN6   DIN7   DIN8
                                                                TQFN
                                                             (4mm x 4mm)
Pin Description
     PIN           NAME                                         FUNCTION                                          REF SUPPLY      TYPE
 POWER
     3, 13         GND    Analog and Digital Ground                                                                               Power
                          1.8V Analog Power Supply. Bypass AVDD to GND with 0.1μF, and
      16           AVDD   0.001μF capacitors as close as possible to the device with the                                          Power
                          smaller value capacitor closest to AVDD.
                          1.8V Digital Power Supply. Bypass DVDD to GND with 0.1μF, and
      22           DVDD   0.001μF capacitors as close as possible to the device with the                                          Power
                          smaller value capacitor closest to DVDD.
                          Exposed Pad. EP is internally connected to device ground. Must
      EP            —     connect EP to the PCB ground plane through a via array for proper                                       Power
                          thermal and electrical performance.
 HIGH-SPEED DIGITAL
 Single Function
      1            DIN4   Parallel Data Input. Internal pulldown to GND.                                            DVDD          Digital
      2            DIN5   Parallel Data Input. Internal pulldown to GND.                                            DVDD          Digital
      4            DIN6   Parallel Data Input. Internal pulldown to GND.                                            DVDD          Digital
      5            DIN7   Parallel Data Input. Internal pulldown to GND.                                            DVDD          Digital
      6            DIN8   Parallel Data Input. Internal pulldown to GND.                                            DVDD          Digital
      7            DIN9   Parallel Data Input. Internal pulldown to GND.                                            DVDD          Digital
www.maximintegrated.com                                                                                                 Maxim Integrated │ 15


MAX96709                                          14-Bit GMSL Serializer with High-Immunity Mode
                                                                                       and Coax/STP Cable Drive
Pin Description (continued)
      PIN           NAME                                   FUNCTION                               REF SUPPLY       TYPE
                             Parallel Clock Input with Internal Pulldown to GND. Latches parallel
       19          PCLKIN                                                                           DVDD           Digital
                             data inputs and provides the PLL reference clock.
       20           DIN0     Parallel Data Input. Internal pulldown to GND.                         DVDD           Digital
       21           DIN1     Parallel Data Input. Internal pulldown to GND.                         DVDD           Digital
       23           DIN2     Parallel Data Input. Internal pulldown to GND.                         DVDD           Digital
       24           DIN3     Parallel Data Input. Internal pulldown to GND.                         DVDD           Digital
 Multifunction
                             Parallel Data Input/GPIO. Defaults to parallel data input on power-
        8       DIN10/GPIO1 up. Parallel data input has internal pulldown to GND. GPIO1 has an      DVDD           Digital
                             open-drain input/output with internal 60kΩ pullup to DVDD.
                             Parallel Data Input/GPIO. Defaults to parallel data input on power-
        9       DIN11/GPIO2 up. Parallel data input has internal pulldown to GND. GPIO2 has an      DVDD           Digital
                             open-drain input/output with internal 60kΩ pullup to DVDD.
                             Parallel Data Input/Horizontal Sync with Internal Pulldown to GND.
       10         DIN12/HS   Defaults to parallel data input on power-up. Defaults to horizontal-   DVDD           Digital
                             sync input when HS/VS encoding is enabled.
                             Parallel Data Input/Vertical Sync with Internal Pulldown to GND.
       11         DIN13/VS   Defaults to parallel data input on power-up. Defaults to vertical-     DVDD           Digital
                             sync input when HS/VS encoding is enabled.
 Configuration and Interface
                             General-Purpose Output/High-Immunity Mode Input with internal
                             Pulldown to GND. HIM is latched at power-up and switches to GPO
                             output automatically after power-up. Connect HIM to DVDD with a
                             30kΩ resistor to set high, or leave open to set low. HIGHIMM can
       12         GPO/HIM                                                                           DVDD           Digital
                             be programmed to a different value after power-up. HIGHIMM in
                             the deserializer must be set to the same value. GPO output follows
                             the state of the GPI (or INT) input on the GMSL deserializer. GPO
                             is low upon power-up.
       14           OUT-     Inverting Coax/Twisted-Pair Serial Output                                —            Digital
       15           OUT+     Noninverting Coax/Twisted-Pair Serial Output                             —            Digital
                             Serial Data. Input/output with internal 30kΩ pullup to DVDD. SDA is
       17            SDA     the SDA input/output of the serializer's I2C master/slave. SDA has     DVDD           Digital
                             an open-drain driver and requires a pullup resistor.
                             Serial Clock Input/output with internal 30kΩ pullup to DVDD. SCL is
       18            SCL     the SCL input/output of the serializer's I2C master/slave. SCL has     DVDD           Digital
                             an open-drain driver and requires a pullup resistor.
www.maximintegrated.com                                                                                  Maxim Integrated │ 16


MAX96709                                            14-Bit GMSL Serializer with High-Immunity Mode
                                                                                         and Coax/STP Cable Drive
Functional Block Diagram
        PCLKIN                                                          SSPLL
                                                                                                                  MAX96709
                                                                        CLKDIV
       DIN[9:0]                     16 x 1
                                   LATCH
                                  HS
      DIN12/HS                    (SINGLE)
                                  VS         CROSSPOINT
      DIN13/VS                                  SWITCH       VIDEO                                                                  OUT+
                                     OR
                                                                                  SCRAMBLE/             PARALLEL
                                                ANY 32                                                               CML TX          OUT-
                                                                                  HVEN/CRC/             TO SERIAL
                                    16 x 2    INPUTS TO
                                   LATCH                      FIFO                  PARITY/
                                               ANY 22/30
                                    (DBL)                    SYNC                   ENCODE
                                               OUTPUTS
  DIN10/GPIO1
  DIN11/GPIO2          2                                                 FCC
                                                                                                                       RX
                                                         HIM
                            GPIO           CONTROL
                                                                                                  REVERSE CONTROL
                                                                            I2C
                                                                                                      CHANNEL
                                                              GPO/HIM       SCL         SDA
                                                                                 RL/2
                                                               OUT+
                                                                   VOD
                                                                                                             VOS
                                                                OUT-
                                                                                 RL/2
                                                                                                      GND
                                                                                  ((OUT+) + (OUT-))/2
         OUT-
                           VOS(-)                                      VOS(+)                                         VOS(-)
         OUT+
                                                               DVOS = |VOS(+) - VOS(-)|
                                                                     VOD(+)
                                                                                                                              VOD = 0V
                               VOD(-)                         DVOD = |VOD(+) - VOD(-)|                                 VOD(-)
     (OUT+) - (OUT-)
Figure 1. Serial-Output Parameters
www.maximintegrated.com                                                                                           Maxim Integrated │ 17


MAX96709                                               14-Bit GMSL Serializer with High-Immunity Mode
                                                                                               and Coax/STP Cable Drive
                                       OUT+
                                   VOS                                                 VOD(P)    VOD(D)
                                       OUT-
                                                                 SERIAL-BIT
                                                                    TIME
Figure 2. Output Waveforms at OUT+, OUT-
                                       OUT+                 VO/2   VO          VO/2       VO
                                         OR
                                        OUT-
Figure 3. Single-Ended Output Template
                                              PCLKIN
                                                 DIN_
                                        NOTE: PCLKIN PROGRAMMED FOR RISING LATCH EDGE.
Figure 4. Worst-Case Pattern Input
                                                                                              tT
                                                                                                                        VIH MIN
     PCLKIN                                                                                             tHIGH
                                                                                                                        VIL MAX
                           tF                       tR                          tLOW
Figure 5. Parallel Clock Input Requirements
www.maximintegrated.com                                                                                       Maxim Integrated │ 18


MAX96709                                                       14-Bit GMSL Serializer with High-Immunity Mode
                                                                                                 and Coax/STP Cable Drive
                          START             BIT 7                                                                   STOP
                        CONDITION           MSB                    BIT 6             BIT 0      ACKNOWLEDGE      CONDITION
 PROTOCOL
                           (S)               (A7)                  (A6)              (R/W)              (A)          (P)
                 tSU;STA               tLOW     tHIGH
                                                                1/fSCL
                                                                                                                                 VDVDD x 0.7
      SCL
                                                                                                                                 VDVDD x 0.3
                   tBUF                                                          tSP
                                             tr        tf
                                                                                                                                      VDVDD x 0.7
      SDA
                                                                                                                                      VDVDD x 0.3
                             tHD;STA                        tSU;DAT      tHD;DAT           tVD;DAT          tVD;ACK      tSU;STO
Figure 6. I2C Timing Parameters
                                     800mVP-P
                                                    t TSOJ1                                     t TSOJ1
                                                        2                                           2
Figure 7. Differential Output Template
www.maximintegrated.com                                                                                                    Maxim Integrated │ 19


MAX96709                                                14-Bit GMSL Serializer with High-Immunity Mode
                                                                                                and Coax/STP Cable Drive
                                                                                       VIH MIN
              PCLKIN
                                                                VIL MAX
                                                           tSET                               tHOLD
                                                VIH MIN                                              VIH MIN
                 DIN_
                                                VIL MAX                                              VIL MAX
                                                        NOTE: PCLKIN PROGRAMMED FOR RISING LATCHING EDGE.
Figure 8. Input Setup and Hold Times
                                                                                 VIH_MIN
                                 DESERIALIZER
                                     GPI
                                              VIL_MAX
                                                          tGPIO                tGPIO
                                                                 VOH_MIN
                                  SERIALIZER
                                     GPO
                                                                                         VOL_MAX
Figure 9. GPI-to-GPO Delay
www.maximintegrated.com                                                                                      Maxim Integrated │ 20


MAX96709                                              14-Bit GMSL Serializer with High-Immunity Mode
                                                                                         and Coax/STP Cable Drive
                                                                             EXPANDED TIME SCALE
             DIN_
                       N       N+1          N+2                          N+3                                  N+4
         PCLKIN
                                                               N-1                                N
         OUT+/-
                                                  tSD
                                                                               FIRST BIT             LAST BIT
Figure 10. Serializer Delay
                               PCLKIN
                                                            tLOCK
                                                                  500µs
                                       SERIAL LINK INACTIVE                    SERIAL LINK ACTIVE
                             REVERSE CONTROL CHANNEL            CHANNEL      REVERSE CONTROL CHANNEL
                                      ENABLED                   DISABLED             AVAILABLE
Figure 11. Link Startup Time
www.maximintegrated.com                                                                              Maxim Integrated │ 21


MAX96709                                                14-Bit GMSL Serializer with High-Immunity Mode
                                                                                             and Coax/STP Cable Drive
                         PCLKIN
                            VDD            1.7V
                                                      tPU
                                                   POWERED UP,
                         POWERED DOWN           SERIAL LINK INACTIVE             POWERED UP, SERIAL LINK ACTIVE
                                                                               500µs
                                                                                                  REVERSE CONTROL
                                       REVERSE CONTROL CHANNEL DISABLED
                                                                                                  CHANNEL ENABLED
Figure 12. Power-Up Delay
Detailed Description                                                    Operating Modes
The MAX96709 is a compact device with features                          The GMSL devices are configurable to operate in many
especially suited for automotive camera applications. The               modes depending on the application. These modes allow
device operates at a variety of input widths and word rates             for a more efficient use of serial bandwidth. Most of these
up to a total serial-data rate up to 1.74Gbps. An embedded              settings are set during system design, and are configured
9.6kbps to 1Mbps control channel programs the serializer,               through register bits.
deserializer, and any attached I2C peripherals.                         Video/Configuration Link
To promote safety applications, the device features CRC                 In normal operation, the serializer runs in video link mode
protection of video data. In addition, high-immunity mode               (serializer SEREN = 1) with video data and control data
reduces the effects of bit errors corrupting communica-                 sent across the serial link. Set SEREN = 0 in the serializer
tion. Preemphasis and a PRBS tester allow for in-system                 to turn off serialization. The serializer powers up in video
evaluation and optimization of the link quality.                        link mode and requires a valid PCLK for operation.
The MAX96709 operates over the -40°C to +115°C auto-                    A configuration link is available to set up the serializer,
motive temperature range.                                               deserializer, and peripherals when PCLK is not available.
Serial Link Signaling and Data Format                                   Set SEREN = 0 and CLINK = 1 in the serializer to enable
                                                                        the configuration link (SEREN = 1 forces the serializer into
The serializer scrambles the input parallel data and
                                                                        video link mode). Once PCLK has been established, turn
combines this with the forward control data. The data is
                                                                        on the video link (SEREN = 1).
then encoded for transmission and output as a single-
serialized bitstream at several times the input word rate               By default, video link mode requires a valid PCLK for
(depending on bus width). The deserializer receives the                 operation. Set AUTO_CLINK bit = 1 and SEREN = 1 in the
serial data and recovers the clock signal. The data is then             serializer to have the device automatically switch between
deserialized, decoded, and descrambled into parallel out-               the video link and configuration link whenever PCLK is
put data and forward control data.                                      not present.
www.maximintegrated.com                                                                                           Maxim Integrated │ 22


MAX96709                                             14-Bit GMSL Serializer with High-Immunity Mode
                                                                                     and Coax/STP Cable Drive
Single/Double Mode                                               Bus Widths
Single-/double-mode operation configures the available           The serial link has multiple bus-width settings that
1.74Gbps bandwidth into a variety of widths and word             determine the parallel bus width and the resulting parallel
rates. Single-mode operation is compatible with all GMSL         word rate. The serial link operates to a maximum serial
devices and serializers, yielding one parallel word for          bit rate of 1.74Gbps. The BWS bit determines if each
each serial word. Double mode serializes two half-width          serial packet is 30 or 40 bits long, which translates to a
parallel words for each serial word, resulting in a 2x           maximum serial packet rate (and resulting maximum
increase in the parallel word rate range (compared to            parallel word rate) of 58MHz or 43.5MHz when BWS = 0
single mode). Set DBL = 0 for single-mode operation and          or 1 respectively. Encoding translates the 24, or 32 paral-
DBL = 1 for double-mode operation.                               lel bits into 30- or 40-bit serial packets. One bit is used for
                                                                 parity, while a second is reserved for the control channel.
HS/VS Encoding
                                                                 An additional 6 bits are used during optional 6-bit CRC.
By default, GMSL assigns a video bit slot to HSYNC,              In addition, double mode splits the remaining word size in
VSYNC, and DE (if used). With HS/VS encoding, the                half, if used. The remaining bits can be used for video bits
device instead encodes special packets to sync signals           (minus any sync bits if H/V encoding is not used)
to free up additional video bit slots. Set HVEN = 1 to turn
on HS/VS encoding (DE, if enabled, uses up a video               The following modes list the internal bus widths. The
bit). HS/VS encoding requires that HSYNC, VSYNC, and             number of available input and output pins may limit the
DE (if used) remain high during the active video and low         actual bus width available.
during the blanking period. Use HS/VS inversion when             ●● 24-Bit Mode (Figure 13)
using reverse-polarity sync signals.                             When BWS = 0, the 30-bit serial packet corresponds with
Error Detection                                                  three 8b/10b symbols representing 24 bits (24-bit mode).
                                                                 After the parity and control channel, this leaves 16/22 bits
The serial link's 8b/10b encoding/decoding and 1-bit
                                                                 of video data if CRC is/or is not used (single mode), or
parity detect bit errors that occur on the serial link. An
                                                                 8/11 bits of video data if CRC is/or is not used (double
optional 6-bit CRC check is available at the expense of
                                                                 mode).
6 video bits. To activate 6-bit CRC mode, set PXL_CRC
= 1 in the remote-side device first, then in the local-side      ●● 32-Bit Mode (Figure 14)
device. When using 6-bit CRC mode, the available inter-          When BWS = 1, the 40-bit serial packet corresponds with
nal bus width is reduced by 6 bits in single-input mode          four 8b/10b symbols representing 32 bits (32-bit mode).
(DBL = 0) and 3 bits in double-input mode (DBL = 1). Note        After parity and control channel, this leaves 24/30 bits of
that the input bus width may already have been reduced           video data if CRC is/or is not used (single mode), or 12/15
due to pin availability of the serializer or deserializer; thus, bits of video data if CRC is/or is not used (double mode).
the reduction of bandwidth from CRC may not be visible
(see Table 3).
www.maximintegrated.com                                                                                    Maxim Integrated │ 23


MAX96709                                                            14-Bit GMSL Serializer with High-Immunity Mode
                                                                                                                    and Coax/STP Cable Drive
                                                                    24-BIT
                                                                    MODE
                                                           22 BITS                                              2 BITS
         SERIAL
                      D0     D1                         D15      D16     D17    D18     D19   D20     D21     FCC    PCB
          DATA
                         NO PXL_CRC                                          PXL_CRC ON
                                                                                                                                    PACKET PARITY-
                                                                                                                                      CHECK BIT
                                                                                                           6
              22 VIDEO                                             16 VIDEO                            PXL_CRC                         FORWARD
                BITS                                                 BITS                                BITS                      CONTROL-CHANNEL
                                                                                                                                          BIT
       D0     D1           D21                             D0      D1           D15     D16   D17     D18     D19     D20   D21       SDA     SCL
                                                                                                                                          I2C
           DBL = 0                 DBL = 1
                                                                        DBL = 0               DBL = 1
                                               11 x 2
                                              VIDEO                                                                  8x2
              22 VIDEO                         BITS*                                                                VIDEO           PXL_CRC
                BITS*                                                             16 VIDEO                           BITS*
                                                                                    BITS*
                                     D11     D12          D21
       D0     D1           D21                                                                             D8      D9          D15
                                      D0     D1           D10              D0     D1          D15
         NO PXL_CRC, DBL = 0
                                                                                                           D0      D1           D7
             58MHz (max)                NO PXL_CRC, DBL = 1                  PXL_CRC ON, DBL = 0
                                           116MHz (max)                          58MHz (max)                 PXL_CRC ON, DBL = 1
                                                                                                                 116MHz (max)
       *INTERNAL BITS. INPUT/OUTPUT PIN AVAILABILITY MAY LIMIT THE EXTERNAL BUS WIDTH.
Figure 13. 24-Bit Mode Serial-Data Format
www.maximintegrated.com                                                                                                            Maxim Integrated │ 24


MAX96709                                                           14-Bit GMSL Serializer with High-Immunity Mode
                                                                                                                   and Coax/STP Cable Drive
                                                                    32-BIT
                                                                    MODE
                                                           30 BITS                                                2 BITS
         SERIAL
                      D0     D1                         D23      D24     D25     D26     D27   D28     D29     FCC     PCB
          DATA
                          NO PXL_CRC                                     PXL_CRC ON
                                                                                                                                       PACKET
                                                                                                                                       PARITY-
                                                                                                                                      CHECK BIT
                                                                                                             6
              30 VIDEO                                             24 VIDEO                              PXL_CRC                      FORWARD
                BITS                                                 BITS                                  BITS                   CONTROL-CHANNEL
                                                                                                                                         BIT
       D0     D2           D29                             D0      D2            D23       D24   D25    D26    D27     D28   D29     SDA     SCL
                                                                                                                                          I 2C
           DBL = 0                 DBL = 1
                                                                        DBL = 0                DBL = 1
                                               15 x 2
                                               VIDEO                                                                 12 x 2
              30 VIDEO                         BITS*                                                                VIDEO          PXL_CRC
                BITS*                                                              24 VIDEO                          BITS*
                                                                                     BITS*
                                      D15    D16          D29
       D0     D1           D29                                                                             D12    D13         D23
                                      D0      D1          D14              D0      D1          D23
         NO PXL_CRC, DBL = 0
                                                                                                            D0     D1         D11
            43.5MHz (max)               NO PXL_CRC, DBL = 1                  PXL_CRC ON, DBL = 0
                                            87MHz (max)                         43.5MHz (max)                PXL_CRC ON, DBL = 1
                                                                                                                 87MHz (max)
       *INTERNAL BITS. INPUT/OUTPUT PIN AVAILABILITY MAY LIMIT THE EXTERNAL BUS WIDTH.
Figure 14. 32-Bit Mode Serial-Data Format
www.maximintegrated.com                                                                                                           Maxim Integrated │ 25


MAX96709                                           14-Bit GMSL Serializer with High-Immunity Mode
                                                                                          and Coax/STP Cable Drive
Control Channel and Register Programming                             mation to and from the other side of the link (remote side),
The control channel sends information across the serial              allowing a single microcontroller to configure the serializer,
link for control of the serializer, deserializer, and any            deserializer, and peripherals. The microcontroller can be
attached peripherals. The control channel is multiplexed             located on the serializer side (display applications) and
onto the serial link and is available with or without the            the deserializer side (camera applications). Dual micro-
video channel.                                                       controller operations are supported as long as a software-
                                                                     arbitration method is used. The serial link assumes that
Forward Control Channel                                              only one microcontroller is talking at any given time.
Control data sent from the serializer to the deserializer is
                                                                     Remote-End Operation
sent on the forward control channel. The data is encoded
as one of the serial bits in the forward high-speed link. After      When an I2C master initiates communication on the
deserialization, the forward control-channel data is extract-        local slave device (the SerDes directly connected to
ed from the serial link. The forward control-channel band-           the master), the remote-side device acts as a master
width exceeds the maximum external control data rate, and            device that sends data forwarded from the local-side
all data sent on the forward control channel appears on              device, and forwards any data received from peripher-
the remote side after transmission delay of a few bit times.         als attached to the remote-side device. This remote-
                                                                     side master device operates according to the timing
Reverse Control Channel                                              settings in the I2C master setting register. Set the master
Control data sent from the deserializer to the serializer is         settings to match the timing settings used by the
sent on the reverse control channel. The data is encoded             external microcontroller.
as a series of 1μs pulses, with a maximum raw data rate of
                                                                     Clock-Stretch Timing
1Mbps. High-immunity mode is available to increase the
robustness of the reverse control channel at a reduced               The I2C interface uses clock stretching to allow time for
raw bit rate of 500kbps. In Table 1, setting the REV_FAST            data to be forwarded across the serial link. The master
bit = 1 increases this rate back to 1Mbps. When the input            microcontroller, along with any attached peripherals, must
data rate (after encoding) exceeds the reverse data rate,            accept clock stretching of the GMSL devices.
the input clock is held through clock stretching to slow the         GPO/GPI Control
external clock to match the internal bit rate.
                                                                     GPO on the serializer follows GPI transitions on the dese-
I2C Interface                                                        rializer. This GPO/GPI function can be used to transmit
The serial link connects the serializer and deserializer             signals such as a frame sync in a surround-view cam-
(SerDes) I2C interfaces together through the control chan-           era system (see the Providing a Frame Sync (Camera
nel. When an I2C master sends a command to one side of               Applications) section). Optionally, GPO can be set directly
the link (local side) the control channel forwards this infor-       by register bits.
Table 1. Reverse Control-Channel Modes
                                                                REVERSE CONTROL-CHANNEL               MAXIMUM I2C BIT RATE
       HIM PIN SETTING                  REVFAST BIT
                                                                              MODE                             (kBPS)
                                                               Legacy reverse control-channel
              Low                             X                mode (compatible with all GMSL                   1000
                                                               devices)
                                              0                High-immunity mode                                500
              High                                             Fast high-immunity mode
                                              1                (requires serial-data rate                       1000
                                                               > 1.25Gbps)
X = Don’t care.
www.maximintegrated.com                                                                                      Maxim Integrated │ 26


MAX96709                                                                14-Bit GMSL Serializer with High-Immunity Mode
                                                                                             and Coax/STP Cable Drive
Spread Spectrum                                                                        Cable Type Configuration
The serializer contains a programmable spread-spectrum                                 The driver output is programmable for two kinds of
output to lower emission levels by spreading the clock-                                cable,100Ω twisted pair and 50Ω coax (contact the
frequency peaks across a frequency spectrum. In addition,                              factory for devices compatible with 75Ω cables). In coax
the SerDes can track a spread input clock, eliminating the                             mode, connect OUT+ to IN+ of the deserializer. Leave
need for multiple spread clocks.                                                       the unused IN_ pin unconnected, or connect it to ground
                                                                                       through 50Ω, and a capacitor for increased power-supply
                                                                                       rejection. Connect OUT- to VDD through a 50Ω resistor
                                                                                       (Figure 15).
          GMSL                                                     GMSL
        SERIALIZER                                              DESERIALIZER
                                                                                       Crossbar Switch
                    OUT+
                                                                                       The crossbar switch routes data between the parallel input/
                                                               IN+
                                                                                       output and the SerDes. The anything-to-anything rout-
                    OUT-                                       IN-
                                                                                       ing assures the mapping between the video source and
                                      AVDD
                                                                                       destination. For each crossbar output (XBO_) an input
                                                                                       multiplexer selects from the available crossbar inputs
                                         50Ω
                                                        OPTIONAL COMPONENTS            (XBI_) using the CROSSBAR_ register bits (Figure 16).
                                                        FOR INCREASED
                                                        POWER-SUPPLY REJECTION
                                                                                       Multiple crossbar outputs can use the same crossbar input.
                                                                                       By default, the sync signals share the same inputs as the
                                                                                       MSBs of the video data.
Figure 15. Coax Connection
                                                                                                      DATA
    LOW INPUT                                             XBI0
          DIN0                XBI0                                                       XBO0           D0
                                                          XBI1
                                                            :
                                                          XB30
          DIN1                XBI1                                                       XBO1           D1
                                                          XB31
            :        :         :                                                           :             :
                                                                         CROSSBAR_
           DIN9               XBI9                                                       XBO29          D29
                                                                 :
          DIN10              XBI10                                        5              XBO30          D30
          DIN11              XBI11
       DIN12/HS              XBI12                  0
       DIN13/VS              XBI13                                                       XBOHS          HS
                             XBI14*                                  FORCE_MUX_          XBOVS          VS
                             XBI15*                                                      XBODE          DE
                                                    1            0
    HIGH INPUT                                                                                        SYNC
   (DBL = 1 only)
            DIN0             XBI16
            DIN1             XBI17
              :      :         :                                                                       PCLK
                                                                INVERT_MUX_
            DIN9             XBI25
          DIN10              XBI26
          DIN11              XBI27             1           0
       DIN12/HS              XBI28                                                                   DIN13/VS   XBI29   XBI13          XBI29     XBI13
       DIN13/VS              XBI29                                                                   DIN12/HS   XBI28   XBI12          XBI28     XBI12
                             XBI30*                                                               DIN11/GPIO2   XBI27   XBI11          XBI27     XBI11
                             XBI31*                                                                     ...                     ...
                                                                                                        DIN1    XBI17   XBI1           XBI17     XBI1
                                                   XBO_
                                                                                                        DIN0    XBI16   XBI0           XBI16     XBI0
                                                          34 SWITCHES
                         *XBI14, XBI15, XBI30, XBI31 INPUT INTERNALLY CONNECTED LOW.
Figure 16. Crossbar-Switch Dataflow
www.maximintegrated.com                                                                                                               Maxim Integrated │ 27


MAX96709                                                  14-Bit GMSL Serializer with High-Immunity Mode
                                                                                                       and Coax/STP Cable Drive
                                                                                                        CLINKEN = 0
                                                                                                       OR SEREN = 0
                                                                                           CLINKEN = 0
                                                                                          OR SEREN = 1                                   CONFIG LINK
                         SLEEP = 1                                                                                      CONFIG LINK
                                                                        POWER ON                             CONFIG                      OPERATING
                         FOR > 8ms                    SLEEP = 0,                                                         UNLOCKED
            SLEEP                       WAKEUP                                                                LINK
                                                      SEREN = 0                         CLINKEN = 1                     CONFIG LINK
                                                                          IDLE                              STARTED                       PROGRAM
                   LINK WAKEUP SIGNAL                                                                                     LOCKED
                                                                                                                                         REGISTERS
                                                          SEREN = 1,
                                                      PCLKIN RUNNING                                                SEREN = 0 OR
   SLEEP = 1                                   SLEEP = 0,                                                            NO PCLKIN
                                 POWER ON                                   SEREN = 0 OR
                                               SEREN = 1                     NO PCLKIN
                                        POWER                                                                         PRBSEN = 0
                                         DOWN                     VIDEO        VIDEO LINK           VIDEO LINK                      VIDEO LINK
      ALL STATES                                                   LINK
                   POWER OFF              OR                                    LOCKED              OPERATING       PRBSEN = 1      PRBS TEST
                                      POWER OFF                  LOCKING
                                                                               VIDEO LINK
                                                                               UNLOCKED
Figure 17. State Diagram
Shutdown/Sleep Modes                                                          serialization. In this mode, all forward communication is
Several sleep and shutdown modes are available when                           shut down. The user can reenable serialization either
full operation is not needed.                                                 locally, or through the reverse channel.
Configuration Link                                                            Sleep Mode
When the high-speed video link is not needed, or unavail-                     To reduce power consumption further, the devices can
able, a configuration link can be used in its place. In                       be put into sleep mode. In this mode, all registers keep
configuration link mode, the parallel digital input/output is                 their programmed values, and all functions in the device
disabled, the LOCK pin remains low, and the serial link                       are powered down except for the wake-up detectors on
internally generates its own clock to allow full operation of                 the local control interface, and the serial link. Any activity
the control channel (I2C and GPIO).                                           seen by the wake-up detectors temporarily turns on the
                                                                              control-channel interface. During this time, a microcon-
Serialization Disable                                                         troller can command the device to exit sleep mode. See
When the serial link is not needed, such as when down-                        the Shutdown/Sleep Modes section.
stream devices are powered off, the user can disable
www.maximintegrated.com                                                                                                          Maxim Integrated │ 28


MAX96709                                                14-Bit GMSL Serializer with High-Immunity Mode
                                                                                             and Coax/STP Cable Drive
Link Startup Procedure                                                    video link or the configuration link is established. If the
Table 2 lists the startup procedure for image-sensing                     deserializer powers up after the serializer, the control
applications. The control channel is available after the                  channel becomes unavailable until 2ms after power-up.
Table 2. Link-Startup Procedure
  NO.                                μC                                         SERIALIZER                      DESERIALIZER
   —                  μC Connected to Deserializer                       Set Configuration Inputs         Set Configuration Inputs
                                                                    Powers up and loads default        Powers up and loads default
   1     Powers up (wait tPU).                                      settings. Establishes video link   settings. Locks to video link
                                                                    when valid PCLK is available.      signal if available.
         If no PCLK, programs CLINKEN, SEREN, and/or                                                   Locks to configuration link if
  1a                                                                Establishes configuration link.
         AUTOCLINK bits. Wait 5ms after each command.                                                  available.
         If not locked, sets any additional configuration bits
                                                                    Configuration changed.
         that are mismatched between the serializer and                                                Configuration changed. Locks
  1b                                                                Reestablishes configuration/video
         deserializer (e.g., BWS, CX/TP). Wait 5ms for lock                                            to configuration/video link.
                                                                    link if needed.
         after each command.
                                                                    Configuration changed.
         Sets register 0x07 configuration bits in the serializer
   2                                                                Reestablishes configuration/video  Loss-of-lock may occur.
         (DBL, BWS, PXL_CRC, etc.). Wait 2ms.
                                                                    link if needed.
         Sets register 0x07 configuration bits in the deserializer
                                                                                                       Configuration changed. Locks
   3     (DBL, BWS, PXL_CRC, etc.). Wait 5ms for lock to            —
                                                                                                       to configuration/video link.
         reestablish.
   4     Writes rest of serializer/deserializer configuration bits. Configuration changed.             Configuration changed.
                                                                    Forwards commands from μC to       Forwards commands to
   5     Writes camera/peripheral configuration bits.
                                                                    serializer.                        camera/peripherals.
         If in configuration link, when PCLK is available, set
  5a                                                                Enables video link.                Locks to video link.
         SEREN = 1. Wait 5ms for lock.
www.maximintegrated.com                                                                                            Maxim Integrated │ 29


MAX96709                           14-Bit GMSL Serializer with High-Immunity Mode
                                                                   and Coax/STP Cable Drive
Register Map
GMSL Register Map
 OFFSET              NAME    MSB                                                                   LSB
                                                                                                   CFG-
  0x00     seraddr                                    SERADDR[6:0]
                                                                                                 BLOCK
  0x01     desaddr                                    DESADDR[6:0]                                RSVD
  0x02     ss                       SS[2:0]              RSVD          PRNG[1:0]          SRNG[1:0]
  0x03     sdiv               AUTOFM[1:0]                              SDIV[5:0]
  0x04     main_control     SEREN  CLINKEN PRBSEN        SLEEP         RSVD[1:0]     REVCCEN FWDCCEN
  0x05     prbs_len         RSVD     RSVD       PRBS_LEN[1:0]       RSVD      RSVD     RSVD       RSVD
  0x06     cmllvl_preemp                CMLLVL[3:0]                             PREEMP[3:0]
  0x07     config            DBL     RSVD      BWS        ES        RSVD      HVEN     RSVD     PXL_CRC
  0x08     rsvd_8           RSVD     RSVD      RSVD      RSVD       RSVD      RSVD     RSVD       RSVD
  0x09     i2c_source A                              I2C_SRC_A[6:0]                               RSVD
  0x0A     i2c_dest A                                I2C_DST_A[6:0]                               RSVD
  0x0B     i2c_source B                              I2C_SRC_B[6:0]                               RSVD
  0x0C     i2c_dest B                                I2C_DST_B[6:0]                               RSVD
                          I2C_LOC_
  0x0D     i2c_config                I2C_SLV_SH[1:0]          I2C_MST_BT[2:0]          I2C_SLV_TO[1:0]
                             ACK
                                                                             GPIO_    GPIO_
  0x0E     gpio_en          RSVD     RSVD      RSVD      RSVD       RSVD                          RSVD
                                                                              EN_2     EN_1
                           EN_SET_                                           GPIO_    GPIO_
  0x0F     gpio_out                  RSVD      RSVD      RSVD       RSVD                        SET_GPO
                             GPO                                             OUT_2    OUT_1
                                                                             GPIO_    GPIO_
  0x10     gpio_in          RSVD     RSVD      RSVD      RSVD       RSVD                          GPO_L
                                                                              IN_2      IN_1
                                                                                      ERRG_
  0x11     errg             ERRG_RATE[1:0]     ERRG_TYPE[1:0]        ERRG_CNT[1:0]              ERRG_EN
                                                                                        PER
  0x12     rsvd_12          RSVD     RSVD      RSVD                        RSVD[4:0]
  0x13     pd             SOFT_PD    RSVD      RSVD      RSVD       RSVD      RSVD        RSVD[1:0]
  0x14     rsvd_14             RSVD[1:0]       RSVD      RSVD       RSVD      RSVD     RSVD       RSVD
                                                                                       OUT-
  0x15     input_status     RSVD     RSVD      RSVD      RSVD       RSVD      RSVD              PCLKDET
                                                                                      PUTEN
  0x16     rsvd_16          RSVD     RSVD                              RSVD[5:0]
  0x17     rsvd_17                                          RSVD[7:0]
  0x18     rsvd_18                                          RSVD[7:0]
  0x19     rsvd_19                                          RSVD[7:0]
  0x1A     rsvd_1A                                          RSVD[7:0]
  0x1B     rsvd_1B                                          RSVD[7:0]
  0x1C     rsvd_1C                                          RSVD[7:0]
  0x1D     rsvd_1D                                          RSVD[7:0]
  0x1E     id                                                 ID[7:0]
  0x1F     revision         RSVD     RSVD      RSVD     HDCPCAP                REVISION[3:0]
www.maximintegrated.com                                                               Maxim Integrated │ 30


MAX96709                         14-Bit GMSL Serializer with High-Immunity Mode
                                                      and Coax/STP Cable Drive
GMSL Register Map (continued)
 OFFSET              NAME    MSB                                                   LSB
                                 FORCE_ INVERT_
  0x20     crossbar 0       RSVD                         CROSSBAR_0[4:0]
                                  MUX_0  MUX_0
                                 FORCE_ INVERT_
  0x21     crossbar 1       RSVD                         CROSSBAR_1[4:0]
                                  MUX_1  MUX_1
                                 FORCE_ INVERT_
  0x22     crossbar 2       RSVD                         CROSSBAR_2[4:0]
                                  MUX_2  MUX_2
                                 FORCE_ INVERT_
  0x23     crossbar 3       RSVD                         CROSSBAR_3[4:0]
                                  MUX_3  MUX_3
                                 FORCE_ INVERT_
  0x24     crossbar 4       RSVD                         CROSSBAR_4[4:0]
                                  MUX_4  MUX_4
                                 FORCE_ INVERT_
  0x25     crossbar 5       RSVD                         CROSSBAR_5[4:0]
                                  MUX_5  MUX_5
                                 FORCE_ INVERT_
  0x26     crossbar 6       RSVD                         CROSSBAR_6[4:0]
                                  MUX_6  MUX_6
                                 FORCE_ INVERT_
  0x27     crossbar 7       RSVD                         CROSSBAR_7[4:0]
                                  MUX_7  MUX_7
                                 FORCE_ INVERT_
  0x28     crossbar 8       RSVD                         CROSSBAR_8[4:0]
                                  MUX_8  MUX_8
                                 FORCE_ INVERT_
  0x29     crossbar 9       RSVD                         CROSSBAR_9[4:0]
                                  MUX_9  MUX_9
                                 FORCE_ INVERT_
  0x2A     crossbar 10      RSVD                         CROSSBAR_10[4:0]
                                 MUX_10  MUX_10
                                 FORCE_ INVERT_
  0x2B     crossbar 11      RSVD                         CROSSBAR_11[4:0]
                                 MUX_11  MUX_11
                                 FORCE_ INVERT_
  0x2C     crossbar 12      RSVD                         CROSSBAR_12[4:0]
                                 MUX_12  MUX_12
                                 FORCE_ INVERT_
  0x2D     crossbar 13      RSVD                         CROSSBAR_13[4:0]
                                 MUX_13  MUX_13
                                 FORCE_ INVERT_
  0x2E     crossbar 14      RSVD                         CROSSBAR_14[4:0]
                                 MUX_14  MUX_14
                                 FORCE_ INVERT_
  0x2F     crossbar 15      RSVD                         CROSSBAR_15[4:0]
                                 MUX_15  MUX_15
                                 FORCE_ INVERT_
  0x30     crossbar 16      RSVD                         CROSSBAR_16[4:0]
                                 MUX_16  MUX_16
                                 FORCE_ INVERT_
  0x31     crossbar 17      RSVD                         CROSSBAR_17[4:0]
                                 MUX_17  MUX_17
                                 FORCE_ INVERT_
  0x32     crossbar 18      RSVD                         CROSSBAR_18[4:0]
                                 MUX_18  MUX_18
                                 FORCE_ INVERT_
  0x33     crossbar 19      RSVD                         CROSSBAR_19[4:0]
                                 MUX_19  MUX_19
                                 FORCE_ INVERT_
  0x34     crossbar 20      RSVD                         CROSSBAR_20[4:0]
                                 MUX_20  MUX_20
www.maximintegrated.com                                               Maxim Integrated │ 31


MAX96709                           14-Bit GMSL Serializer with High-Immunity Mode
                                                          and Coax/STP Cable Drive
GMSL Register Map (continued)
 OFFSET              NAME    MSB                                                         LSB
                                   FORCE_  INVERT_
  0x35     crossbar 21      RSVD                               CROSSBAR_21[4:0]
                                    MUX_21  MUX_21
                                   FORCE_  INVERT_
  0x36     crossbar 22      RSVD                               CROSSBAR_22[4:0]
                                    MUX_22  MUX_22
                                   FORCE_  INVERT_
  0x37     crossbar 23      RSVD                               CROSSBAR_23[4:0]
                                    MUX_23  MUX_23
                                   FORCE_  INVERT_
  0x38     crossbar 24      RSVD                               CROSSBAR_24[4:0]
                                    MUX_24  MUX_24
                                   FORCE_  INVERT_
  0x39     crossbar 25      RSVD                               CROSSBAR_25[4:0]
                                    MUX_25  MUX_25
                                   FORCE_  INVERT_
  0x3A     crossbar 26      RSVD                               CROSSBAR_26[4:0]
                                    MUX_26  MUX_26
                                   FORCE_  INVERT_
  0x3B     crossbar 27      RSVD                               CROSSBAR_27[4:0]
                                    MUX_27  MUX_27
                                   FORCE_  INVERT_
  0x3C     crossbar 28      RSVD                               CROSSBAR_28[4:0]
                                    MUX_28  MUX_28
                                   FORCE_  INVERT_
  0x3D     crossbar 29      RSVD                               CROSSBAR_29[4:0]
                                    MUX_29  MUX_29
                                   FORCE_  INVERT_
  0x3E     crossbar 30      RSVD                               CROSSBAR_30[4:0]
                                    MUX_30  MUX_30
                                   FORCE_ INVERT_
  0x3F     crossbar_hs      RSVD                               CROSSBARHS[4:0]
                                   MUX_HS MUX_HS
                                   FORCE_ INVERT_
  0x40     crossbar_vs      RSVD                               CROSSBARVS[4:0]
                                   MUX_VS MUX_VS
                                   FORCE_ INVERT_
  0x41     crossbar_de      RSVD                               CROSSBARDE[4:0]
                                   MUX_DE MUX_DE
  0x42     link_config         RSVD[1:0]     RSVD  RSVD    RSVD     RSVD     RSVD     GPO_EN
  0x43     rsvd_43          RSVD     RSVD    RSVD  RSVD    RSVD     RSVD        RSVD[1:0]
  0x44     rsvd_44                                   RSVD[7:0]
  0x45     rsvd_45                                   RSVD[7:0]
  0x46     rsvd_46                                   RSVD[7:0]
  0x47     rsvd_47                                   RSVD[7:0]
  0x48     rsvd_48                                   RSVD[7:0]
  0x49     rsvd_49                                   RSVD[7:0]
  0x4A     rsvd_4A                                   RSVD[7:0]
  0x4B     rsvd_4B                                   RSVD[7:0]
  0x4C     rsvd_4C                                   RSVD[7:0]
  0x4D     cxtp             RSVD     CXTP    RSVD  RSVD    RSVD     RSVD     RSVD       RSVD
  0x4E     rsvd_4E                                   RSVD[7:0]
  0x4F     rsvd_4F                                   RSVD[7:0]
www.maximintegrated.com                                                     Maxim Integrated │ 32


MAX96709                           14-Bit GMSL Serializer with High-Immunity Mode
                                                              and Coax/STP Cable Drive
GMSL Register Map (continued)
 OFFSET              NAME    MSB                                                              LSB
  0x50     rsvd_50                                      RSVD[7:0]
  0x51     rsvd_51                                      RSVD[7:0]
  0x52     rsvd_52                                      RSVD[7:0]
  0x53     rsvd_53                                      RSVD[7:0]
  0x54     rsvd_54                                      RSVD[7:0]
  0x55     rsvd_55                                      RSVD[7:0]
  0x56     rsvd_56                                      RSVD[7:0]
  0x57     rsvd_57                                      RSVD[7:0]
  0x58     rsvd_58                                      RSVD[7:0]
  0x59     rsvd_59                                      RSVD[7:0]
  0x5A     rsvd_5A                                      RSVD[7:0]
  0x5B     rsvd_5B                                      RSVD[7:0]
  0x5C     rsvd_5C                                      RSVD[7:0]
  0x5D     rsvd_5D                                      RSVD[7:0]
  0x5E     rsvd_5E                                      RSVD[7:0]
  0x5F     rsvd_5F                                      RSVD[7:0]
  0x60     rsvd_60                                      RSVD[7:0]
  0x61     rsvd_61                                      RSVD[7:0]
  0x62     rsvd_62                                      RSVD[7:0]
  0x63     rsvd_63                                      RSVD[7:0]
  0x64     rsvd_64                                      RSVD[7:0]
  0x65     rsvd_65                                      RSVD[7:0]
                                           PRBS_      REV_               DIS_
  0x66     prbs_type           RSVD[1:0]                      RSVD                RSVD       CXSEL
                                            TYPE      FAST             RWAKE
                                           AUTO_
  0x67     auto_clink          RSVD[1:0]             RSVD     RSVD              RSVD[2:0]
                                           CLINK
  0x68     rsvd_68          RSVD          RSVD[2:0]               RSVD[1:0]           RSVD[1:0]
  0x69     rsvd_69          RSVD     RSVD  RSVD                       RSVD[4:0]
  0x96     rsvd_96          RSVD     RSVD  RSVD      RSVD     RSVD      RSVD          RSVD[1:0]
  0x97     rsvd_97          RSVD     RSVD  RSVD      RSVD     RSVD              RSVD[2:0]
  0x98     rsvd_98             RSVD[1:0]            RSVD[2:0]                   RSVD[2:0]
  0x99     rsvd_99          RSVD     RSVD  RSVD      RSVD     RSVD      RSVD          RSVD[1:0]
  0x9A     rsvd_9A             RSVD[1:0]      RSVD[1:0]       RSVD          RSVD[1:0]        RSVD
  0xC8     rsvd_c8          RSVD     RSVD  RSVD      RSVD     RSVD      RSVD      RSVD       RSVD
www.maximintegrated.com                                                          Maxim Integrated │ 33


MAX96709                                          14-Bit GMSL Serializer with High-Immunity Mode
                                                                                       and Coax/STP Cable Drive
GMSL Register Map (continued)
 OFFSET               NAME               MSB                                                                                  LSB
   0xC9    rsvd_c9                                                               RSVD[7:0]
   0xFC    rsvd_fc                       RSVD       RSVD         RSVD         RSVD      RSVD         RSVD         RSVD       RSVD
   0xFD    rsvd_fd                                                               RSVD[7:0]
   0xFE    rsvd_fe                                      RSVD[3:0]                                        RSVD[3:0]
   0xFF    rsvd_ff                       RSVD       RSVD         RSVD         RSVD                       RSVD[3:0]
seraddr (0x00)
      BIT            7              6            5               4              3              2               1               0
 Field                                                   SERADDR[6:0]                                                    CFGBLOCK
 Reset                                                     1000000b                                                           0b
 Access Type                                              Write, Read                                                    Write, Read
 BITFIELD       BITS                       DESCRIPTION                                                DECODE
                                                                                0000000: Write/read device address is 0x00/0x01
 SERADDR         7:1     Serializer Address: Serializer device address          0000001: Write/read device address is 0x02/0x03
                                                                                1111111: Write/read device address is 0xFE/0xFF
 CFG-                    Configuration Block: Set to 1 to make all              0: Make all registers read/write
                  0
 BLOCK                   registers read-only. Power-on reset to clear this bit. 1: Make all registers read-only
desaddr (0x01)
      BIT            7              6            5               4              3              2               1               0
 Field                                                   DESADDR[6:0]                                                       RSVD
 Reset                                                     1001000b                                                           0b
 Access Type                                              Write, Read                                                    Write, Read
 BITFIELD       BITS                       DESCRIPTION                                                DECODE
                                                                                0000000: Write/read device address is 0x00/0x01
 DESADDR         7:1     Deserializer Address: Deserializer device address 0000001: Write/read device address is 0x02/0x03
                                                                                1111111: Write/read device address is 0xFE/0xFF
 RSVD             0      Reserved: Do not change from default value             0: Reserved
www.maximintegrated.com                                                                                          Maxim Integrated │ 34


MAX96709                                            14-Bit GMSL Serializer with High-Immunity Mode
                                                                                  and Coax/STP Cable Drive
 ss (0x02)
      BIT            7              6              5             4        3              2              1             0
 Field                          SS[2:0]                       RSVD          PRNG[1:0]                      SRNG[1:0]
 Reset                            000b                          1b              11b                            11b
 Access Type                   Write, Read                 Write, Read      Write, Read                   Write, Read
 BITFIELD       BITS                         DESCRIPTION                                      DECODE
                                                                         000: Spread is off
                                                                         001: 0.5% Spread setting
                                                                         010: 1.5% Spread setting
                                                                         011: 2% Spread setting
 SS              7:5     Spread Spectrum: Spread-spectrum setting
                                                                         100: Spread is off
                                                                         101: 1% Spread setting
                                                                         110: 3% Spread setting
                                                                         111: 4% Spread setting
 RSVD             4      Reserved: Do not change from default value      1: Reserved
                                                                         00: Select 12.5MHz to 25MHz (DBL = 0) or 25MHz
                                                                         to 50MHz (DBL = 1) pixel clock range
                         Pixel Clock Range: Pixel clock-range selection  01: Select 25MHz to 58MHz (DBL = 0) or 50MHz to
 PRNG            3:2
                         Stated ranges depend on DBL = setting           116MHz (DBL = 1) pixel clock range
                                                                         10: Automatically detect pixel clock range
                                                                         11: Automatically detect pixel clock range.
                                                                         00: 0.5Gbps to 1Gbps serial-data range
                                                                         01: 1Gbps to 1.74Gbps serial-data range
 SRNG            1:0     Serial-Data Rate Range
                                                                         10: Automatically detect serial-data range
                                                                         11: Automatically detect serial-data range
sdiv (0x03)
      BIT            7              6              5             4        3              2              1             0
 Field                AUTOFM[1:0]                                            SDIV[5:0]
 Reset                     00b                                               000000b
 Access Type           Write, Read                                          Write, Read
 BITFIELD       BITS                         DESCRIPTION                                      DECODE
                                                                         00: Calibration occurs once
                         Automatic Frequency Modulation: Modulation-     01: Calibration occurs every 2ms
 AUTOFM          7:6
                         rate calibration interval                       10: Calibration occurs every 16ms
                                                                         11: Calibration occurs every 256ms
                                                                         000000: Sawtooth divider automatically calibrates
                         Sawtooth Divider: Sawtooth divider value
                                                                         the divider value
 SDIV            5:0     0x00 sets the sawtooth divider to autocalibrate
                                                                         000001: Sawtooth divider set to 1
                         mode
                                                                         111111: Sawtooth divider set to 63
www.maximintegrated.com                                                                                  Maxim Integrated │ 35


MAX96709                                             14-Bit GMSL Serializer with High-Immunity Mode
                                                                                       and Coax/STP Cable Drive
main_control (0x04)
      BIT             7              6              5               4           3               2             1                0
 Field            SEREN         CLINKEN         PRBSEN         SLEEP              RSVD[3:2]              REVCCEN         FWDCCEN
 Reset               1b             0b             0b              0b                 01b                    1b               1b
 Access Type    Write, Read    Write, Read    Write, Read     Write, Read         Write, Read           Write, Read      Write, Read
  BITFIELD       BITS                        DESCRIPTION                                              DECODE
                          Serialization Enable: Requires a valid PCLK for      0: Disable serialization
 SEREN             7
                          serialization                                        1: Enable serialization
                          Configuration Link Enable: Configuration link
                                                                               0: Disable configuration link
 CLINKEN           6      enabled only when the video link is not enabled
                                                                               1: Enable configuration link
                          (SEREN = 1)
                          PRBS Test Enable: See the PRBS test section for      0: Disable PRBS test
 PRBSEN            5
                          more details                                         1: Enable PRBS test
                          Sleep Mode Enable: Activates sleep mode
                                                                               0: Disable sleep mode
 SLEEP             4      (see the Shutdown/Sleep Modes section for more
                                                                               1: Enable sleep mode
                          information)
 RSVD             3:2     Reserved: Do not change from default value           01: Reserved
                          Reverse Control-Channel Enable: Enable
                                                                               0: Disable reverse control-channel receiver
 REVCCEN           1      reverse control-channel receiver (data from
                                                                               1: Enable reverse control-channel receiver
                          deserializer)
                          Forward Control Channel Enable: Enable
                                                                               0: Disable forward control channel transmitter
 FWDCCEN           0      forward control channel receiver
                                                                               1: Enable forward control channel transmitter
                          (data to deserializer)
prbs_len (0x05)
      BIT             7              6              5               4           3               2             1                0
 Field             RSVD           RSVD             PRBS_LEN[1:0]            RSVD            RSVD            RSVD            RSVD
 Reset               0b             0b                    00b                  0b              0b            0b               0b
 Access Type    Write, Read    Write, Read            Write, Read         Write, Read     Write, Read   Write, Read      Write, Read
  BITFIELD       BITS                        DESCRIPTION                                              DECODE
 RSVD              7      Reserved: Do not change from default value           0: Reserved
 RSVD              6      Reserved: Do not change from default value           0: Reserved
                                                                               00: Continuous bit pattern (infinite length)
                                                                               01: 9.8Mbit length
 PRBS_LEN         5:4     PRBS Length: PRBS test pattern length
                                                                               10: 167.1Mbit length
                                                                               11: 1341.5Mbit length
 RSVD              3      Reserved: Do not change from default value           0: Reserved
 RSVD              2      Reserved: Do not change from default value           0: Reserved
 RSVD              1      Reserved: Do not change from default value           0: Reserved
 RSVD              0      Reserved: Do not change from default value           0: Reserved
www.maximintegrated.com                                                                                         Maxim Integrated │ 36


MAX96709                                         14-Bit GMSL Serializer with High-Immunity Mode
                                                                               and Coax/STP Cable Drive
cmllvl_preemp (0x06)
      BIT            7            6             5             4        3             2              1             0
 Field                              CMLLVL[3:0]                                       PREEMP[3:0]
 Reset                                 10X0b                                              0000b
 Access Type                        Write, Read                                         Write, Read
 BITFIELD       BITS                       DESCRIPTION                                      DECODE
                                                                       0000: Do not use
                                                                       0001: Do not use
                                                                       0010: 100mV output
                                                                       0011: 150mV output
                                                                       0100: 200mV output
                                                                       0101: 250mV output
                        CML Level: Output CML signal level = (register 0110: 300mV output
 CMLLVL          7:4    value) x 50mV                                  0111: 350mV output
                        Default level depends on cable type (CXTP)     1000: 400mV output (STP default)
                                                                       1001: 450mV output
                                                                       1010: 500mV output (coax default)
                                                                       1011: Do not use
                                                                       1100: Do not use
                                                                       1101: Do not use
                                                                       111X: Do not use
                                                                       0000: Preemphasis off
                                                                       0001: 1.2dB deemphasis
                                                                       0010: 2.5dB deemphasis
                                                                       0011: 4.1dB deemphasis
                                                                       0100: 6.0dB deemphasis
                                                                       0101: Do not use
                                                                       011X: Do not use
 PREEMP          3:0    Preemphasis Level: Preemphasis setting         1000: 1.1dB preemphasis
                                                                       1001: 2.2dB preemphasis
                                                                       1010: 3.3dB preemphasis
                                                                       1011: 4.4dB preemphasis
                                                                       1100: 6.0dB preemphasis
                                                                       1101: 8.0dB preemphasis
                                                                       1110: 10.5dB preemphasis
                                                                       1111: 14.0dB preemphasis
www.maximintegrated.com                                                                              Maxim Integrated │ 37


MAX96709                                           14-Bit GMSL Serializer with High-Immunity Mode
                                                                                    and Coax/STP Cable Drive
config (0x07)
      BIT             7             6             5              4           3               2              1               0
 Field              DBL          RSVD          BWS              ES       RSVD            HVEN            RSVD         PXL_CRC
 Reset               0b            0b            0b             0b          0b              0b             0b              0b
 Access Type    Write, Read   Write, Read   Write, Read    Write, Read Write, Read     Write, Read    Write, Read     Write, Read
 BITFIELD       BITS                      DESCRIPTION                                             DECODE
                          Double-Input Mode Enable: Set high to enable      0: Single-input mode
 DBL              7
                          double-input mode                                 1: Double-input mode
 RSVD             6       Reserved: Do not change from default value        0: Reserved
                                                                            0: 24-bit and high-bandwidth mode
 BWS              5       Bus-Width Select
                                                                            1: 32-bit mode
                                                                            0: Parallel data clocked in on rising edge
 ES               4       Edge Select
                                                                            1: Parallel data clocked in on falling edge
 RSVD             3       Reserved: Do not change from default value        0: Reserved
                                                                            0: Disable HS/VS encoding
 HVEN             2       HSYNC/VSYNC Encoding Enable
                                                                            1: Enable HS/VS encoding
 RSVD             1       Reserved: Do not change from default value        0: Reserved
                                                                            0: Serial data uses 1-bit parity
 PXL_CRC          0       Pixel CRC Type: pixel error-detection type
                                                                            1: Serial data uses 6-bit CRC
rsvd_8 (0x08)
      BIT             7             6             5              4           3               2              1               0
 Field             RSVD          RSVD         RSVD            RSVD       RSVD            RSVD            RSVD           RSVD
 Reset               0b            0b            0b             0b          0b              0b             0b              0b
 Access Type    Write, Read   Write, Read   Write, Read    Write, Read Write, Read     Write, Read    Write, Read    Write, Read
 BITFIELD       BITS                      DESCRIPTION                                             DECODE
 RSVD             7       Reserved: Do not change from default value        0: Reserved
 RSVD             6       Reserved: Do not change from default value        0: Reserved
 RSVD             5       Reserved: Do not change from default value        0: Reserved
 RSVD             4       Reserved: Do not change from default value        0: Reserved
 RSVD             3       Reserved: Do not change from default value        0: Reserved
 RSVD             2       Reserved: Do not change from default value        0: Reserved
 RSVD             1       Reserved: Do not change from default value        0: Reserved
 RSVD             0       Reserved: Do not change from default value        0: Reserved
www.maximintegrated.com                                                                                      Maxim Integrated │ 38


MAX96709                                        14-Bit GMSL Serializer with High-Immunity Mode
                                                                                   and Coax/STP Cable Drive
i2c_source (0x09, 0x0B)
      BIT            7           6             5               4            3              2             1               0
 Field                                                  I2C_SRC[6:0]                                                 RSVD
 Reset                                                    0000000b                                                      0b
 Access Type                                             Write, Read                                               Write, Read
  BITFIELD      BITS                      DESCRIPTION                                            DECODE
                                                                            0000000: Write/read device address is 0x00/0x01
 I2C_SRC         7:1    I2C Source: I2C address translator source           0000001: Write/read device address is 0x02/0x03
                                                                            1111111: Write/read device address is 0xFE/0xFF
 RSVD             0     Reserved: Do not change from default value          0: Reserved
i2c_dest (0x0A, 0x0C)
      BIT            7           6             5              4             3              2             1               0
 Field                                                  I2C_DST[6:0]                                                 RSVD
 Reset                                                    0000000b                                                      0b
 Access Type                                             Write, Read                                               Write, Read
  BITFIELD      BITS                      DESCRIPTION                                            DECODE
                                                                            0000000: Write/read device address is 0x00/0x01
 I2C_DST     7:1        I2C Destination: I2C address translator destination 0000001: Write/read device address is 0x02/0x03
                                                                            1111111: Write/read device address is 0xFE/0xFF
 RSVD        0          Reserved: Do not change from default value          0: Reserved
www.maximintegrated.com                                                                                   Maxim Integrated │ 39


MAX96709                                           14-Bit GMSL Serializer with High-Immunity Mode
                                                                                          and Coax/STP Cable Drive
i2c_config (0x0D)
      BIT             7            6              5              4               3               2             1              0
                I2C_LOC_
 Field                            I2C_SLV_SH[1:0]                        I2C_MST_BT[2:0]                      I2C_SLV_TO[1:0]
                    ACK
 Reset               1b                   01b                                  101b                                  10b
 Access Type   Write, Read           Write, Read                            Write, Read                          Write, Read
  BITFIELD      BITS                        DESCRIPTION                                                DECODE
                                                                                 0: Do not send local autoacknowledge when
                         I2C Local Acknowledge: I2C-to-I2C slave
 I2C_LOC_                                                                        control channel is absent
                  7      generates local acknowledge when forward
 ACK                                                                             1: Send local autoacknowledge when control
                         channel is not available
                                                                                 channel is absent
                                                                                 00: (352ns, 117ns) setup/hold time
 I2C_SLV_                I2C Slave Setup/Hold Time: I2C-to-I2C slave             01: (469ns, 234ns) setup/hold time
                 6:5
 SH                      setup and hold-time setting (setup, hold) (typ)         10: (938ns, 352ns) setup/hold time
                                                                                 11: (1406ns, 469ns) setup/hold time
                                                                                 000: (6.61, 8.47, 9.92) kbps
                                                                                 001: (22.1, 28.3, 33.2) kbps
                                                                                 010: (66.1, 84.7, 99.2) kbps
 I2C_MST_                I2C Master Bit Rate: I2C-to-I2C master bit-rate         011: (82, 105, 123) kbps
                 4:2
 BT                      setting (min, typ, max)                                 100: (136, 173, 203) kbps
                                                                                 101: (265, 339, 397) kbps
                                                                                 110: (417, 533, 625) kbps
                                                                                 111: (654, 837, 980) kbps
                                                                                 00: 64μs slave timeout
 I2C_SLV_                I2C Slave Timeout: I2C-to-I2C slave remote-side         01: 256μs slave timeout
                 1:0
 TO                      timeout setting (typ).                                  10: 1024μs slave timeout
                                                                                 11: Slave timeout disabled
www.maximintegrated.com                                                                                          Maxim Integrated │ 40


MAX96709                                          14-Bit GMSL Serializer with High-Immunity Mode
                                                                                       and Coax/STP Cable Drive
gpio_en (0x0E)
       BIT            7             6            5              4              3              2                1              0
 Field             RSVD         RSVD          RSVD           RSVD          RSVD         GPIO_EN_2 GPIO_EN_1                RSVD
 Reset               0b            0b           0b             0b             0b             0b               0b             0b
 Access Type    Write, Read   Write, Read  Write, Read    Write, Read    Write, Read    Write, Read     Write, Read     Write, Read
   BITFIELD      BITS                     DESCRIPTION                                               DECODE
 RSVD              7      Reserved: Do not change from default value          0: Reserved
 RSVD              6      Reserved: Do not change from default value          0: Reserved
 RSVD              5      Reserved: Do not change from default value          0: Reserved
 RSVD              4      Reserved: Do not change from default value          0: Reserved
 RSVD              3      Reserved: Do not change from default value          0: Reserved
                                                                              0: Pin functions as a parallel input
 GPIO_EN_2         2      GPIO Enable: Disabled by default
                                                                              1: Pin functions as a GPIO
                                                                              0: Pin functions as parallel input
 GPIO_EN_1         1      GPIO Enable: Disabled by default
                                                                              1: Pin functions as GPIO
 RSVD              0      Reserved: Do not change from default value          0: Reserved
gpio_out (0x0F)
      BIT             7             6            5             4               3              2               1               0
                 EN_SET_                                                                   GPIO_           GPIO_
 Field                          RSVD          RSVD           RSVD          RSVD                                         SET_GPO
                   GPO                                                                     OUT_2          OUT_1
 Reset               0b            0b           1b            1b              1b             1b              1b              0b
 Access Type    Write, Read   Write, Read  Write, Read   Write, Read     Write, Read    Write, Read    Write, Read      Write, Read
   BITFIELD       BITS                      DESCRIPTION                                               DECODE
                          Enable Set GPO: Set to 1 to enable setting of GPO        0: Disable setting of GPO through SET_GPO
 EN_SET_GPO        7
                          from SET_GPO                                             1: Enable setting of GPO through SET_GPO
 RSVD              6      Reserved: Do not change from default value               0: Reserved
 RSVD              5      Reserved: Do not change from default value               1: Reserved
 RSVD              4      Reserved: Do not change from default value               1: Reserved
 RSVD              3      Reserved: Do not change from default value               1: Reserved
                                                                                   0: Set GPIO output level low
 GPIO_OUT_2        2      GPIO Output Level: Pull down GPIO when 0
                                                                                   1: Set GPIO output level high
                                                                                   0: Set GPIO output level low
 GPIO_OUT_1        1      GPIO Output Level: Pull down GPIO when 0
                                                                                   1: Set GPIO output level high
                          Set GPO Level: Set GPO output high or low (when          0: Set GPO output low
 SET_GPO           0
                          EN_SET_GPO = 1)                                          1: Set GPO output high
www.maximintegrated.com                                                                                         Maxim Integrated │ 41


MAX96709                                          14-Bit GMSL Serializer with High-Immunity Mode
                                                                                     and Coax/STP Cable Drive
gpio_in (0x10)
      BIT             7              6           5               4           3              2               1              0
 Field             RSVD           RSVD        RSVD             RSVD        RSVD        GPIO_IN_2      GPIO_IN_1        GPO_L
 Reset               0b             0b          0b              0b          0b             Xb             Xb              0b
 Access Type     Read Only      Read Only   Read Only       Read Only    Read Only     Read Only       Read Only      Read Only
   BITFIELD       BITS                    DESCRIPTION                                             DECODE
 RSVD               7     Reserved                                          0: Reserved
 RSVD               6     Reserved                                          0: Reserved
 RSVD               5     Reserved                                          X: Reserved
 RSVD               4     Reserved                                          X: Reserved
 RSVD               3     Reserved                                          X: Reserved
                                                                            0: GPIO input is low
 GPIO_IN_2          2     GPIO Input Level: Input pin level of GPIO
                                                                            1: GPIO input is high
                                                                            0: GPIO input is low
 GPIO_IN_1          1     GPIO Input Level: Input pin level of GPIO
                                                                            1: GPIO input is high
                                                                            0: GPI output level is low
 GPO_L              0     GPO Output Level
                                                                            1: GPO output level is high
errg (0x11)
      BIT             7              6           5               4           3              2               1              0
 Field               ERRG_RATE[1:0]             ERRG_TYPE[1:0]              ERRG_CNT[1:0]             ERRG_PER       ERRG_EN
 Reset                       0b                         0b                          0b                     0b             0b
 Access Type            Write, Read                Write, Read                 Write, Read            Write, Read    Write, Read
   BITFIELD       BITS                      DESCRIPTION                                             DECODE
                                                                               00: Generate errors every 2560 bits
                          Error-Generation Rate: Error-generation rate, on     01: Generate errors every 40,960 bits
 ERRG_RATE         7:6
                          average                                              10: Generate errors every 655,360 bits
                                                                               11: Generate errors every 10,485,760 bits
                                                                               00: Single-bit errors
                                                                               01: 2 8b/10b symbols
 ERRG_TYPE         5:4    Error-Generation Type: Type of generated errors
                                                                               10: 3 8b/10b symbols
                                                                               11: 4 8b/10b symbols
                                                                               00: Generate errors continuously
                          Error-Generation Count: Number of generated          01: Generate16 errors
 ERRG_CNT          3:2
                          errors                                               10: Generate 128 errors
                                                                               11: Generate 1024 errors
                                                                               0: Generator creates errors randomly (based on
                                                                               error rate)
 ERRG_PER           1     Periodic Error Generation Enable
                                                                               1: Generator creates errors periodically (based
                                                                               on error rate)
                                                                               0: Disable error generator
 ERRG_EN            0     Error Generator Enable
                                                                               1: Enable error generator
www.maximintegrated.com                                                                                      Maxim Integrated │ 42


MAX96709                                                14-Bit GMSL Serializer with High-Immunity Mode
                                                                                           and Coax/STP Cable Drive
rsvd_12 (0x12)
      BIT             7               6                5               4             3              2              1                0
 Field             RSVD           RSVD              RSVD                                       RSVD[4:0]
 Reset               0b              1b               0b                                        00000b
 Access Type    Write, Read    Write, Read       Write, Read                                  Write, Read
 BITFIELD       BITS                            DESCRIPTION                                              DECODE
 RSVD             7        Reserved: Do not change from default value               0: Reserved
 RSVD             6        Reserved: Do not change from default value               1: Reserved
 RSVD             5        Reserved: Do not change from default value               0: Reserved
 RSVD            4:0       Reserved: Do not change from default value               00000: Reserved
pd (0x13)
      BIT             7               6                5               4             3              2              1               0
 Field           SOFT_PD          RSVD              RSVD           RSVD          RSVD            RSVD                  RSVD[1:0]
 Reset               0b              0b               0b              0b            0b             0b                       10b
                 Write 1 to
 Access Type                   Write, Read       Write, Read     Write, Read   Write, Read    Write, Read             Write, Read
                 Set, Read
 BITFIELD       BITS                            DESCRIPTION                                              DECODE
                           Soft Power Down: Set this bit to 1 to reset the          0: Normal operation
 SOFT_PD          7
                           device; this bit is cleared after the device resets      1: Reset the device (bit clears itself)
 RSVD             6        Reserved: Do not change from default value               0: Reserved
 RSVD             5        Reserved: Do not change from default value               0: Reserved
 RSVD             4        Reserved: Do not change from default value               0: Reserved
 RSVD             3        Reserved: Do not change from default value               0: Reserved
 RSVD             2        Reserved: Do not change from default value               0: Reserved
 RSVD            1:0       Reserved: Do not change from default value               10: Reserved
rsvd_14 (0x14)
      BIT             7               6                5               4             3              2              1                0
 Field                  RSVD[1:0]                   RSVD           RSVD          RSVD            RSVD            RSVD            RSVD
 Reset                      XXb                       Xb              Xb            Xb             Xb             Xb               Xb
                                                                               Read Clears
 Access Type            Read Only                 Read Only      Read Only                     Read Only       Read Only        Read Only
                                                                                    All
 BITFIELD       BITS                            DESCRIPTION                                              DECODE
 RSVD            7:6       Reserved                                                 XX: Reserved
 RSVD             5        Reserved                                                 X: Reserved
 RSVD             4        Reserved                                                 X: Reserved
 RSVD             3        Reserved                                                 X: Reserved
 RSVD             2        Reserved                                                 X: Reserved
 RSVD             1        Reserved                                                 X: Reserved
 RSVD             0        Reserved                                                 X: Reserved
www.maximintegrated.com                                                                                              Maxim Integrated │ 43


MAX96709                                           14-Bit GMSL Serializer with High-Immunity Mode
                                                                                       and Coax/STP Cable Drive
input_status (0x15)
      BIT             7           6              5              4             3                2           1              0
 Field             RSVD        RSVD            RSVD          RSVD          RSVD            RSVD        OUTPUTEN      PCLKDET
 Reset               Xb          Xb              Xb            0b            0b               0b          Xb             Xb
 Access Type     Read Only   Read Only      Write, Read     Read Only    Read Only       Read Only     Read Only     Read Only
  BITFIELD      BITS                      DESCRIPTION                                               DECODE
 RSVD             7      Reserved                                            X: Reserved
 RSVD             6      Reserved                                            X: Reserved
 RSVD             5      Reserved                                            X: Reserved
 RSVD             4      Reserved                                            0: Reserved
 RSVD             3      Reserved                                            0: Reserved
 RSVD             2      Reserved                                            0: Reserved
                                                                             0: Output disabled
 OUTPUTEN         1      Output Enabled
                                                                             1: Output enabled
                                                                             0: No valid PCLK detected
 PCLKDET          0      PCLK Detected: Valid PCLK detected
                                                                             1: Valid PCLK detected
rsvd_16 (0x16)
      BIT             7           6              5              4             3                2           1              0
 Field             RSVD        RSVD                                              RSVD[5:0]
 Reset               0b          Xb                                              XXXXXXb
                            Read Clears
 Access Type     Read Only                                                       Read Only
                                 All
   BITFIELD       BITS                      DESCRIPTION                                              DECODE
 RSVD                7    Reserved                                             0: Reserved
 MAX_RT_ERR          6    Reserved                                             X: Reserved
 RSVD               5:0   Reserved                                             XXXXXX: Reserved
rsvd_17 (0x17)
      BIT             7           6              5              4             3                2           1              0
 Field                                                             RSVD[7:0]
 Reset                                                            XXXXXXXXb
 Access Type                                                       Read Only
  BITFIELD      BITS                      DESCRIPTION                                               DECODE
 RSVD            7:0     Reserved                                            XXXXXXXX: Reserved
www.maximintegrated.com                                                                                     Maxim Integrated │ 44


MAX96709                                         14-Bit GMSL Serializer with High-Immunity Mode
                                                                                 and Coax/STP Cable Drive
 rsvd (0x18 to 0x1B)
      BIT            7            6             5             4            3            2            1             0
 Field                                                            RSVD
 Reset                                                          XXXXXXXXb
 Access Type                                                     Read Only
   BITFIELD      BITS                     DESCRIPTION                                          DECODE
 RSVD             7:0   Reserved                                           XXXXXXXX: Reserved
rsvd (0x1C)
      BIT            7            6             5             4            3            2            1             0
 Field                                                            RSVD
 Reset                                                          XXXXXXXXb
 Access Type                                                     Read Only
  BITFIELD      BITS                      DESCRIPTION                                          DECODE
 RSVD            7:0    Reserved                                           XXXXXXXX: Reserved
rsvd_1D (0x1D)
      BIT            7            6             5             4            3            2            1             0
 Field                                                           RSVD[7:0]
 Reset                                                          XXXXXXXXb
 Access Type                                                     Read Only
  BITFIELD      BITS                      DESCRIPTION                                          DECODE
 RSVD            7:0    Reserved                                           XXXXXXXX: Reserved
id (0x1E)
      BIT            7            6             5             4            3            2            1             0
 Field                                                            ID[7:0]
 Reset                                                          XXXXXXXXb
 Access Type                                                     Read Only
  BITFIELD      BITS                      DESCRIPTION                                          DECODE
                        Device ID: 8-bit value depends on the GMSL
 ID              7:0                                                       01000111 Device is a MAX96709
                        device attached
www.maximintegrated.com                                                                               Maxim Integrated │ 45


MAX96709                                             14-Bit GMSL Serializer with High-Immunity Mode
                                                                                       and Coax/STP Cable Drive
revision (0x1F)
      BIT             7             6               5              4           3               2            1              0
 Field             RSVD          RSVD            RSVD        HDCPCAP                            REVISION[3:0]
 Reset               0b            0b              0b             Xb                               XXXXb
 Access Type     Read Only     Read Only       Read Only     Read Only                            Read Only
  BITFIELD      BITS                        DESCRIPTION                                             DECODE
 RSVD        7            Reserved                                             0: Reserved
 RSVD        6            Reserved                                             0: Reserved
 RSVD        5            Reserved                                             0: Reserved
                                                                               0: Device does not have HDCP
 HDCPCAP     4            HDCP Capability: 1 = HDCP capable
                                                                               1: Device is HDCP capable
                                                                               0000: Value is 0
 REVISION    3:0          Device Revision                                      0001: Value is 1
                                                                               1111: Value is 15
crossbar (0x20 to 0x3E)
      BIT             7             6               5              4           3               2            1              0
                               FORCE_          INVERT_
 Field             RSVD                                                               CROSSBAR[4:0]
                                  MUX             MUX
 Reset               0b            0b              0b                                      XXXXXb
 Access Type    Write, Read   Write, Read     Write, Read                                 Write, Read
  BITFIELD      BITS                        DESCRIPTION                                             DECODE
 RSVD             7       Reserved: Do not change from default value           0: Reserved
 FORCE_                                                                        0: Input mapped to mux output
                  6       Force Mux Output
 MUX                                                                           1: Force mux output low
 INVERT_                                                                       0: Do not invert mux output
                  5       Invert Mux Output
 MUX                                                                           1: Invert mux output
                          Crossbar Setting
                                                                               00000: Mux outputs data from input 0
 CROSS-                   Select 1 of 32 input signals. Default values connect
                 4:0                                                           00001: Mux outputs data from input 1
 BAR                      Mux N with input N for flow-through routing (i.e.,
                                                                               11111: Mux outputs data from input 31
                          DIN_ mapped to DOUT_).
www.maximintegrated.com                                                                                       Maxim Integrated │ 46


MAX96709                                             14-Bit GMSL Serializer with High-Immunity Mode
                                                                                      and Coax/STP Cable Drive
crossbar_hs (0x3F)
      BIT             7              6              5           4            3               2             1             0
                                FORCE_         INVERT_
 Field             RSVD                                                             CROSSBARHS[4:0]
                                MUX_HS         MUX_HS
 Reset               0b             0b             0b                                     01100b
 Access Type    Write, Read    Write, Read    Write, Read                               Write, Read
  BITFIELD      BITS                         DESCRIPTION                                            DECODE
 RSVD             7       Reserved: Do not change from default value          0: Reserved
 FORCE_                                                                       0: Input mapped to mux output
                  6       Force Mux Output
 MUX_HS                                                                       1: Force mux output low
 INVERT_                                                                      0: Do not invert mux output
                  5       Invert Mux Output
 MUX_HS                                                                       1: Invert mux output
                          Crossbar Setting HS: Select 1 of 16 input pins      00000: Mux sync signal from DIN0
 CROSS-                   for HS. Default values connect HS with the          00001: Mux sync signal from DIN1
                 4:0
 BARHS                    corresponding named input pin. Unconnected inputs   01111: Mux sync signal from DIN15
                          (DIN14, DIN15) are internally connected low.        1XXXX: Do Not Use
crossbar_vs (0x40)
      BIT             7              6              5           4            3               2             1             0
                                FORCE_         INVERT_
 Field             RSVD                                                             CROSSBARVS[4:0]
                                MUX_VS         MUX_VS
 Reset               0b             0b             0b                                     01101b
 Access Type    Write, Read    Write, Read    Write, Read                               Write, Read
  BITFIELD      BITS                         DESCRIPTION                                            DECODE
 RSVD             7       Reserved: Do not change from default value           0: Reserved
 FORCE_                                                                        0: Input mapped to mux output
                  6       Force Mux Output
 MUX_VS                                                                        1: Force mux output low
 INVERT_                                                                       0: Do not invert mux output
                  5       Invert Mux Output
 MUX_VS                                                                        1: Invert mux output
                          Crossbar Setting VS: Select 1 of 16 input pins for   00000: Mux sync signal from DIN0
 CROSS-                   VS. Default values connect VS with the correspond-   00001: Mux sync signal from DIN1
                 4:0
 BARVS                    ing named input pin. Unconnected inputs (DIN14,      01111: Mux sync signal from DIN15
                          DIN15) are internally connected low.                 1XXXX: Do Not Use
www.maximintegrated.com                                                                                     Maxim Integrated │ 47


MAX96709                                              14-Bit GMSL Serializer with High-Immunity Mode
                                                                                       and Coax/STP Cable Drive
 crossbar_de (0x41)
      BIT              7               6             5            4             3               2            1              0
                                  FORCE_        INVERT_
 Field             RSVD                                                              CROSSBARDE[4:0]
                                  MUX_DE        MUX_DE
 Reset                0b              0b            0b                                     01011b
 Access Type    Write, Read      Write, Read   Write, Read                                Write, Read
   BITFIELD       BITS                       DESCRIPTION                                             DECODE
 RSVD               7      Reserved: Do not change from default value          0: Reserved
 FORCE_                                                                        0: Input mapped to mux output.
                    6      Force Mux Output
 MUX_DE                                                                        1: Force mux output low.
 INVERT_                                                                       0: Do not invert mux output.
                    5      Invert Mux Output
 MUX_DE                                                                        1: Invert mux output.
                           Crossbar Setting DE: Select 1 of 16 input pins      00000: Mux sync signal from DIN0
 CROSS-                    for DE. Default values connect DE with DIN11.       00001: Mux sync signal from DIN1
                   4:0
 BARDE                     Unconnected inputs (DIN14, DIN15) are internally    01111: Mux sync signal from DIN15
                           connected low.                                      1XXXX: Do Not Use
link_config (0x42)
      BIT              7               6             5            4             3               2            1              0
 Field                   RSVD[1:0]                RSVD        RSVD          RSVD            RSVD          RSVD         GPO_EN
 Reset                       01b                    0b           1b            1b              0b           1b             1b
 Access Type             Write, Read           Write, Read  Write, Read   Write, Read     Write, Read  Write, Read    Write, Read
   BITFIELD      BITS                        DESCRIPTION                                             DECODE
 RSVD              7:6     Reserved: Do not change from default value          01: Reserved
 RSVD               5      Reserved: Do not change from default value          0: Reserved
 RSVD               4      Reserved: Do not change from default value          1: Reserved
 RSVD               3      Reserved: Do not change from default value          1: Reserved
 RSVD               2      Reserved: Do not change from default value          0: Reserved
 RSVD               1      Reserved: Do not change from default value          1: Reserved
                                                                               0: Disable GPO pin
 GPO_EN             0      GPO Enable: Enable GPO pin
                                                                               1: Enable GPO pin
www.maximintegrated.com                                                                                       Maxim Integrated │ 48


MAX96709                                          14-Bit GMSL Serializer with High-Immunity Mode
                                                                                     and Coax/STP Cable Drive
rsvd_43 (0x43)
      BIT             7            6             5             4               3             2        1              0
 Field             RSVD         RSVD          RSVD         RSVD            RSVD           RSVD           RSVD[1:0]
 Reset               0b           0b            0b            0b              0b            1b               01b
 Access Type    Write, Read  Write, Read   Write, Read  Write, Read      Write, Read   Write, Read       Write, Read
 BITFIELD       BITS                      DESCRIPTION                                            DECODE
 RSVD             7       Reserved: Do not change from default value          0: Reserved
 RSVD             6       Reserved: Do not change from default value          0: Reserved
 RSVD             5       Reserved: Do not change from default value          0: Reserved
 RSVD             4       Reserved: Do not change from default value          0: Reserved
 RSVD             3       Reserved: Do not change from default value          0: Reserved
 RSVD             2       Reserved: Do not change from default value          1: Reserved
 RSVD            1:0      Reserved: Do not change from default value          01: Reserved
rsvd (0x44 to 0x46)
      BIT             7            6             5             4               3             2        1              0
 Field                                                           RSVD[7:0]
 Reset                                                           00000000b
 Access Type                                                     Write, Read
 BITFIELD       BITS                      DESCRIPTION                                            DECODE
 RSVD            7:0      Reserved: Do not change from default value          00000000:Reserved
rsvd (0x47 to 0x49)
      BIT             7            6             5             4               3             2        1              0
 Field                                                           RSVD[7:0]
 Reset                                                           00000000b
 Access Type                                                     Write, Read
 BITFIELD       BITS                      DESCRIPTION                                            DECODE
 RSVD            7:0      Reserved: Do not change from default value          00000000:Reserved
rsvd (0x4A to 0x4C)
      BIT             7            6             5             4               3             2        1              0
 Field                                                           RSVD[7:0]
 Reset                                                           00000000b
 Access Type                                                     Write, Read
 BITFIELD       BITS                      DESCRIPTION                                            DECODE
 RSVD            7:0      Reserved: Do not change from default value          00000000:Reserved
www.maximintegrated.com                                                                                 Maxim Integrated │ 49


MAX96709                                          14-Bit GMSL Serializer with High-Immunity Mode
                                                                                      and Coax/STP Cable Drive
cxtp (0x4D)
      BIT             7            6             5              4              3              2               1              0
 Field             RSVD         CXTP          RSVD           RSVD           RSVD           RSVD            RSVD           RSVD
 Reset               Xb           0b            0b             0b             0b             0b              0b             0b
 Access Type    Write, Read  Write, Read   Write, Read   Write, Read     Write, Read    Write, Read     Write, Read    Write, Read
 BITFIELD       BITS                      DESCRIPTION                                               DECODE
 RSVD             7       Reserved: Do not change from default value          X: Reserved
                                                                              0: Use differential output (STP mode)
 CXTP             6       Coax/Twisted-Pair Select: Default to STP mode
                                                                              1: Use dual single ended outputs (coax)
 RSVD             5       Reserved: Do not change from default value          0: Reserved
 RSVD             4       Reserved: Do not change from default value          0: Reserved
 RSVD             3       Reserved: Do not change from default value          0: Reserved
 RSVD             2       Reserved: Do not change from default value          0: Reserved
 RSVD             1       Reserved: Do not change from default value          0: Reserved
 RSVD             0       Reserved: Do not change from default value          0: Reserved
rsvd (0x4E to 0x50)
      BIT             7            6             5              4              3              2               1              0
 Field                                                            RSVD[7:0]
 Reset                                                            00000000b
 Access Type                                                      Write, Read
 BITFIELD       BITS                      DESCRIPTION                                               DECODE
 RSVD            7:0      Reserved: Do not change from default value          00000000:Reserved
rsvd (0x51 to 0x53, 0x5D to 0x5F)
      BIT             7            6             5              4              3              2               1              0
 Field         RSVD[7:0]
 Reset         00000000b
 Access Type   Write, Read
 BITFIELD       BITS                      DESCRIPTION                                               DECODE
 RSVD            7:0      Reserved: Do not change from default value          00000000:Reserved
www.maximintegrated.com                                                                                        Maxim Integrated │ 50


MAX96709                                       14-Bit GMSL Serializer with High-Immunity Mode
                                                                                 and Coax/STP Cable Drive
rsvd (0x54, 0x55)
      BIT            7          6             5              4             3           2           1             0
 Field                                                         RSVD[7:0]
 Reset                                                         00000000b
 Access Type                                                   Write, Read
 BITFIELD       BITS                    DESCRIPTION                                          DECODE
 RSVD            7:0    Reserved: Do not change from default value         00000000:Reserved
rsvd (0x56, 0x57)
      BIT            7          6             5              4             3           2           1             0
 Field                                                         RSVD[7:0]
 Reset                                                         00000000b
 Access Type                                                   Write, Read
 BITFIELD       BITS                    DESCRIPTION                                          DECODE
 RSVD            7:0    Reserved: Do not change from default value         00000000:Reserved
rsvd (0x58, 0x59)
      BIT            7          6             5              4             3           2           1             0
 Field                                                         RSVD[7:0]
 Reset                                                         00000000b
 Access Type                                                   Write, Read
 BITFIELD       BITS                    DESCRIPTION                                          DECODE
 RSVD            7:0    Reserved: Do not change from default value         00000000:Reserved
rsvd (0x5A to 0x5C)
      BIT            7          6             5              4             3           2           1             0
 Field                                                         RSVD[7:0]
 Reset                                                         00000000b
 Access Type                                                   Write, Read
 BITFIELD       BITS                    DESCRIPTION                                          DECODE
 RSVD            7:0    Reserved: Do not change from default value         00000000:Reserved
rsvd (0x60, 0x61)
      BIT            7          6             5              4             3           2          1              0
 Field                                                         RSVD[7:0]
 Reset                                                         00000000b
 Access Type                                                   Write, Read
 BITFIELD       BITS                    DESCRIPTION                                          DECODE
 RSVD        7:0        Reserved: Do not change from default value         00000000:Reserved
www.maximintegrated.com                                                                             Maxim Integrated │ 51


MAX96709                                          14-Bit GMSL Serializer with High-Immunity Mode
                                                                                      and Coax/STP Cable Drive
rsvd (0x62, 0x63)
       BIT           7             6             5             4               3               2            1              0
 Field                                                           RSVD[7:0]
 Reset                                                           00000000b
 Access Type                                                     Write, Read
  BITFIELD      BITS                      DESCRIPTION                                               DECODE
 RSVD            7:0      Reserved: Do not change from default value          00000000:Reserved
rsvd (0x64, 0x65)
      BIT            7             6             5            4                3               2            1              0
 Field                                                           RSVD[7:0]
 Reset                                                           00000000b
 Access Type                                                     Write, Read
 BITFIELD       BITS                     DESCRIPTION                                               DECODE
 RSVD            7:0     Reserved: Do not change from default value           00000000:Reserved
prbs_type (0x66)
      BIT            7             6             5            4                3               2            1              0
                                             PRBS_                                          DIS_
 Field                  RSVD[1:0]                       REV_FAST           RSVD                          RSVD          CXSEL
                                              TYPE                                        RWAKE
 Reset                     01b                  1b           0b               0b              0b           0b             1b
 Access Type           Write, Read         Write, Read  Write, Read      Write, Read     Write, Read  Write, Read    Write, Read
 BITFIELD       BITS                     DESCRIPTION                                               DECODE
 RSVD            7:6     Reserved: Do not change from default value           01: Reserved
 PRBS_                                                                        0: Select legacy PRBS mode
                  5      PRBS Type: PRBS type select
 TYPE                                                                         1: Select MAX9271–MAX9273 PRBS mode
 REV_                                                                         0: Disable reverse channel fast mode
                  4      Reverse Channel Fast-Mode Enable
 FAST                                                                         1: Enable reverse channel fast mode
 RSVD             3      Reserved: Do not change from default value           0: Reserved
 DIS_                    Disable Remote Wake-Up: Disable wake-up              0: Do not disable remote wake-up receiver
                  2
 RWAKE                   receiver                                             1: Disable remote wake-up receiver
 RSVD             1      Reserved: Do not change from default value           0: Reserved
                                                                              0: Coax cable connected to inverting output
 CXSEL            0      Coax Select
                                                                              1: Coax cable connected to noninverting output
www.maximintegrated.com                                                                                      Maxim Integrated │ 52


MAX96709                                             14-Bit GMSL Serializer with High-Immunity Mode
                                                                                     and Coax/STP Cable Drive
auto_clink (0x67)
      BIT             7               6             5           4             3              2              1             0
                                               AUTO_
 Field                  RSVD[1:0]                           RSVD          RSVD                         RSVD[2:0]
                                                CLINK
 Reset                      11b                    0b          0b            0b                           111b
 Access Type            Write, Read           Write, Read Write, Read   Write, Read                   Write, Read
 BITFIELD       BITS                         DESCRIPTION                                          DECODE
 RSVD            7:6      Reserved: Do not change from default value         11: Reserved
                                                                             0: Enable configuration link only when
 AUTO_                    Auto Configuration Link: Automatic control of      CLINKEN = 1 and SEREN = 0
                  5
 CLINK                    configuration link                                 1: Automatically enable configuration link when
                                                                             SEREN = 1 and PCLKDET = 0
 RSVD             4       Reserved: Do not change from default value         0: Reserved
 RSVD             3       Reserved: Do not change from default value         0: Reserved
 RSVD            2:0      Reserved: Do not change from default value         111: Reserved
rsvd_68 (0x68)
      BIT             7               6             5           4             3              2              1             0
 Field             RSVD                       RSVD[2:0]                         RSVD[1:0]                      RSVD[1:0]
 Reset               0b                          001b                               10b                           01b
 Access Type    Write, Read                   Write, Read                       Write, Read                   Write, Read
 BITFIELD       BITS                         DESCRIPTION                                          DECODE
 RSVD             7       Reserved: Do not change from default value         0: Reserved
 RSVD            6:4      Reserved: Do not change from default value         001: Reserved
 RSVD            3:2      Reserved: Do not change from default value         10: Reserved
 RSVD            1:0      Reserved: Do not change from default value         00: Reserved
rsvd_69 (0x69)
      BIT             7               6             5           4             3              2              1             0
 Field             RSVD           RSVD          RSVD                                    RSVD[4:0]
 Reset               0b              0b            0b                                     01101
 Access Type    Write, Read     Write, Read   Write, Read                               Write, Read
 BITFIELD       BITS                         DESCRIPTION                                          DECODE
 RSVD             7       Reserved: Do not change from default value         0: Reserved
 RSVD             6       Reserved: Do not change from default value         0: Reserved
 RSVD             5       Reserved: Do not change from default value         0: Reserved
 RSVD            4:0      Reserved: Do not change from default value         01101: Reserved
www.maximintegrated.com                                                                                      Maxim Integrated │ 53


MAX96709                                            14-Bit GMSL Serializer with High-Immunity Mode
                                                                                 and Coax/STP Cable Drive
rsvd_96 (0x96)
      BIT             7               6            5           4           3             2          1              0
 Field             RSVD           RSVD         RSVD        RSVD        RSVD           RSVD             RSVD[1:0]
 Reset               0b              0b           0b          0b          0b            1b                 10b
 Access Type    Write, Read     Write, Read  Write, Read Write, Read Write, Read   Write, Read         Write, Read
 BITFIELD       BITS                        DESCRIPTION                                      DECODE
 RSVD             7       Reserved: Do not change from default value      0: Reserved
 RSVD             6       Reserved: Do not change from default value      0: Reserved
 RSVD             5       Reserved: Do not change from default value      0: Reserved
 RSVD             4       Reserved: Do not change from default value      0: Reserved
 RSVD             3       Reserved: Do not change from default value      0: Reserved
 RSVD             2       Reserved: Do not change from default value      1b: Reserved
 RSVD            1:0      Reserved: Do not change from default value      10: Reserved
rsvd_97 (0x97)
      BIT             7               6            5           4           3             2          1              0
 Field             RSVD           RSVD         RSVD        RSVD        RSVD                     RSVD[2:0]
 Reset               0b              0b           0b          1b          1b                      111b
 Access Type    Write, Read     Write, Read  Write, Read Write, Read Write, Read               Write, Read
 BITFIELD       BITS                        DESCRIPTION                                      DECODE
 RSVD             7       Reserved: Do not change from default value      0: Reserved
 RSVD             6       Reserved: Do not change from default value      0: Reserved
 RSVD             5       Reserved: Do not change from default value      0: Reserved
 RSVD             4       Reserved: Do not change from default value      1: Reserved
 RSVD             3       Reserved: Do not change from default value      1: Reserved
 RSVD            2:0      Reserved: Do not change from default value      111: Reserved
rsvd_98 (0x98)
      BIT             7               6            5           4           3             2          1              0
 Field                  RSVD[1:0]                        RSVD[2:0]                              RSVD[2:0]
 Reset                      01b                             001b                                  010b
 Access Type            Write, Read                      Write, Read                           Write, Read
 BITFIELD       BITS                        DESCRIPTION                                      DECODE
 RSVD            7:6      Reserved: Do not change from default value      01: Reserved
 RSVD            5:3      Reserved: Do not change from default value      001: Reserved
 RSVD            2:0      Reserved: Do not change from default value      010: Reserved
www.maximintegrated.com                                                                               Maxim Integrated │ 54


MAX96709                                            14-Bit GMSL Serializer with High-Immunity Mode
                                                                                     and Coax/STP Cable Drive
rsvd_99 (0x99)
      BIT             7               6            5               4           3             2             1               0
 Field             RSVD           RSVD         RSVD            RSVD        RSVD           RSVD               RSVD[1:0]
 Reset               0b              0b           0b              0b          1b            1b                   01b
 Access Type    Write, Read     Write, Read  Write, Read     Write, Read Write, Read   Write, Read           Write, Read
 BITFIELD       BITS                        DESCRIPTION                                            DECODE
 RSVD        7            Reserved: Do not change from default value          0: Reserved
 RSVD        6            Reserved: Do not change from default value          0: Reserved
 RSVD        5            Reserved: Do not change from default value          0: Reserved
 RSVD        4            Reserved: Do not change from default value          0: Reserved
 RSVD        3            Reserved: Do not change from default value          1: Reserved
 RSVD        2            Reserved: Do not change from default value          1: Reserved
 RSVD        1:0          Reserved: Do not change from default value          01: Reserved
rsvd_9A (0x9A)
      BIT             7               6            5               4           3             2             1               0
 Field                  RSVD[1:0]                    RSVD[1:0]             RSVD                RSVD[1:0]               RSVD
 Reset                      00b                          01b                  0b                   00b                    0b
 Access Type            Write, Read                  Write, Read         Write, Read           Write, Read           Write, Read
 BITFIELD       BITS                        DESCRIPTION                                            DECODE
 RSVD            7:6      Reserved: Do not change from default value          00: Reserved
 RSVD            5:4      Reserved: Do not change from default value          01: Reserved
 RSVD             3       Reserved: Do not change from default value          0: Reserved
 RSVD            2:1      Reserved: Do not change from default value          00: Reserved
 RSVD             0       Reserved: Do not change from default value          0: Reserved
rsvd_C8 (0xC8)
      BIT             7               6            5               4           3             2             1               0
 Field             RSVD           RSVD         RSVD            RSVD              RSVD[1:0]                   RSVD[1:0]
 Reset               0b             Xb           Xb              Xb                 10b                          10b
 Access Type     Read Only      Read Only    Read Only       Read Only           Read Only                   Read Only
 BITFIELD       BITS                        DESCRIPTION                                            DECODE
 RSVD             7       Reserved                                            0: Reserved
 RSVD             6       Reserved                                            X: Reserved
 RSVD             5       Reserved                                            X: Reserved
 RSVD             4       Reserved                                            X: Reserved
 RSVD            3:2      Reserved                                            10: Reserved
 RSVD            1:0      Reserved                                            10: Reserved
www.maximintegrated.com                                                                                     Maxim Integrated │ 55


MAX96709                                          14-Bit GMSL Serializer with High-Immunity Mode
                                                                                     and Coax/STP Cable Drive
rsvd_c9 (0xC9)
      BIT             7            6             5             4               3             2           1              0
 Field                                                            RSVD[7:0]
 Reset                                                           XXXXXXXXb
 Access Type                                                      Read Only
 BITFIELD       BITS                      DESCRIPTION                                            DECODE
 RSVD            7:0      Reserved                                            XXXXXXXX: Reserved
rsvd_fc (0xFC)
      BIT             7            6             5             4               3             2           1              0
 Field             RSVD         RSVD          RSVD         RSVD            RSVD           RSVD       RSVD            RSVD
 Reset               0b           0b            0b            0b              0b            0b          0b             0b
 Access Type    Write, Read  Write, Read   Write, Read  Write, Read      Write, Read   Write, Read Write, Read    Write, Read
 BITFIELD       BITS                      DESCRIPTION                                            DECODE
 RSVD             7       Reserved: Do not change from default value          0: Reserved
 RSVD             6       Reserved: Do not change from default value          0: Reserved
 RSVD             5       Reserved: Do not change from default value          0: Reserved
 RSVD             4       Reserved: Do not change from default value          0: Reserved
 RSVD             3       Reserved: Do not change from default value          0: Reserved
 RSVD             2       Reserved: Do not change from default value          0: Reserved
 RSVD             1       Reserved: Do not change from default value          0: Reserved
 RSVD             0       Reserved: Do not change from default value          0: Reserved
rsvd_fd (0xFD)
      BIT             7            6             5             4               3             2           1              0
 Field                                                            RSVD[7:0]
 Reset                                                            00000000b
 Access Type                                                     Write, Read
 BITFIELD       BITS                      DESCRIPTION                                            DECODE
 RSVD            7:0      Reserved: Do not change from default value          00000000: Reserved
www.maximintegrated.com                                                                                   Maxim Integrated │ 56


MAX96709                                            14-Bit GMSL Serializer with High-Immunity Mode
                                                                            and Coax/STP Cable Drive
rsvd_fe (0xFE)
      BIT             7            6               5           4     3            2             1             0
 Field                               RSVD[3:0]                                      RSVD[3:0]
 Reset                                 0000b                                          0000b
 Access Type                         Write, Read                                    Write, Read
 BITFIELD       BITS                        DESCRIPTION                                 DECODE
 RSVD            7:4      Reserved: Do not change from default value 0000: Reserved
 RSVD            3:0      Reserved: Do not change from default value 0000: Reserved
rsvd_ff (0xFF)
      BIT             7            6               5           4     3            2             1             0
 Field             RSVD         RSVD           RSVD        RSVD                     RSVD[3:0]
 Reset               0b           0b              0b          0b                     XXXXb
 Access Type    Write, Read  Write, Read     Write, Read Write, Read                Read Only
 BITFIELD       BITS                        DESCRIPTION                                 DECODE
 RSVD             7       Reserved: Do not change from default value 0: Reserved
 RSVD             6       Reserved: Do not change from default value 0: Reserved
 RSVD             5       Reserved: Do not change from default value 0: Reserved
 RSVD             4       Reserved: Do not change from default value 0: Reserved
 RSVD            3:0      Reserved                                   XXXX: Reserved
www.maximintegrated.com                                                                          Maxim Integrated │ 57


MAX96709                                               14-Bit GMSL Serializer with High-Immunity Mode
                                                                                      and Coax/STP Cable Drive
Applications Information                                            when in double mode (DBL = 1). Table 3 shows the avail-
                                                                    able bit widths and default mapping for various modes.
Parallel Interface
The CMOS parallel interface-data width is programmable              Bus Data Rates
and depends on the application. Using a larger width                The bus data rate depends on the settings for BWS and
(BWS = 1) results in a lower-pixel clock rate, while a              DBL. Table 4 lists the available PCLK rates available for
smaller width (BWS = 0) allows a higher-pixel clock rate.           different bus-width settings. For lower PCLK rates, set
                                                                    DBL = 0 (if DBL = 1 in both the serializer and deserializer).
Bus Data Width
The bus data width depends on the selected modes. The
available bus width is less when using error detection or
Table 3. Input Data-Width Selection
                              REGISTER BIT SETTINGS
                                                                                               INPUT MAPPING
        DBL                    BWS             PXL_CRC             HVEN
         1                      1                   1                1                          DIN11:0, HS, VS
         1                      1                   1                0                              DIN11:0
         1                      1                   0                1                         DIN11:0*, HS, VS
         1                      1                   0                0                             DIN13:0*
         1                      0                   1                1                          DIN7:0, HS, VS
         1                      0                   1                0                              DIN7:0
         1                      0                   0                1                          DIN10:0, HS, VS
         1                      0                   0                0                              DIN10:0
         0                      1                   1                1                         DIN11:0*, HS, VS
         0                      1                   1                0                             DIN13:0*
         0                      1                   0                1                         DIN11:0*, HS, VS
         0                      1                   0                0                             DIN13:0*
         0                      0                   1                1                         DIN11:0*, HS, VS
         0                      0                   1                0                             DIN13:0*
         0                      0                   0                1                         DIN11:0*, HS, VS
         0                      0                   0                0                             DIN13:0*
*The input bit width is limited by the number of available inputs.
Table 4. Data-Rate Selection
                   DBL                                       BWS                             PCLK RANGE (MHz)
                     1                                         1                                    25 to 87
                     1                                         0                                  33.3 to 116
                     0                                         1                                  12.5 to 43.5
                     0                                         0                                   16.7 to 58
www.maximintegrated.com                                                                                      Maxim Integrated │ 58


MAX96709                                                14-Bit GMSL Serializer with High-Immunity Mode
                                                                                                   and Coax/STP Cable Drive
Crossbar Switch                                                              Recommended Crossbar-Switch Program Procedure
By default, the crossbar switch connects the serializer                      The procedure to program the crossbar switch depends on
input pins DIN_ and HS/VS (when HV encoding is used)                         the DBL settings on the SerDes. Devices without double
to the corresponding deserializer output pins DOUT_ and                      mode can be assumed to have DBL = 0.
HS/VS. Reprogram the crossbar switch when changing                           ●● Both Devices' DBL Set to the Same Value
the input or output pin assignments, or when connecting
                                                                             1. For the crossbar-output equivalent of DIN0 (XBO0,
to devices that do not have a DBL = 1 mode.
                                                                             XBO16) select which pin to map (e.g., DIN4 ➔ XBI4,
Crossbar-Switch Programming                                                  XBI20).
Each crossbar-switch output can select any of the 14                         2. Set the low- and high-input crossbar bits (CROSSBAR0,
DIN_ inputs for either high or low words (when DBL =                         CROSSBAR 16) to the desired selected mapped input
1) for a total of 32 possible inputs. Multiple outputs can                   (e.g., CROSSBAR0 = 00100, CROSSBAR16 = 10100).
share the same input. HS, VS, and DE remain the same                         3. Repeat for the other crossbar outputs, making sure
for both word halves, and should be programmed to use                        the set of high and low crossbar outputs are assigned
the low-word input of the corresponding pin. To invert                       to the same crossbar input set. In general, XBO[i] and
an input data bit, set the respective INVERT_MUX_ =                          XBO[i+16] should be assigned to XBI[j] and XBI[j+16].
1. To force an output low, (and ignore the input) set the
FORCE_MUX_ bit = 1. To force an output high set both                         4. For XBOHS, XBOVS, and XBODE, set crossbar to use
INVERT_MUX_ and FORCE_MUX_ = 1.                                              the low-input pins (CROSSBAR_ = 00000 to 01111). Note
                                                                             that HS, VS, and DE use both the low and high input.
                                          INPUT PIN
                                               PIXEL                N                    N+1
                                                PCLK
                                                           XBI31*      XBI15*     XBI31*     XBI15*
                                                           XBI30*      XBI14*     XBI30*     XBI14*
                                            DIN13/VS       XBI29        XBI13      XBI29     XBI13
                                            DIN12/HS       XBI28        XBI12      XBI28     XBI12
                                             DIN11         XBI27        XBI11      XBI27     XBI11
                                             DIN10         XBI26        XBI10      XBI26     XBI10
                                              DIN9         XBI25        XBI9       XBI25      XBI9
                                              DIN8         XBI24        XBI8       XBI24      XBI8
                                              DIN7         XBI23        XBI7       XBI23      XBI7
                                              DIN6         XBI22        XBI6       XBI22      XBI6
                                              DIN5         XBI21        XBI5       XBI21      XBI5
                                              DIN4         XBI20        XBI4       XBI20      XBI4
                                              DIN3         XBI19        XBI3       XBI19      XBI3
                                              DIN2         XBI18        XBI2       XBI18      XBI2
                                              DIN1         XBI17        XBI1       XBI17      XBI1
                                              DIN0         XBI16        XBI0       XBI16      XBI0
                                        *XBI14, XBI15, XBI30, XBI31 INPUT INTERNALLY CONNECTED LOW.
 Figure 18. Crossbar-Switch Default Mapping
www.maximintegrated.com                                                                                              Maxim Integrated │ 59


MAX96709                                          14-Bit GMSL Serializer with High-Immunity Mode
                                                                               and Coax/STP Cable Drive
I2C Interface                                                from) are stored in registers 0x09 and 0x0B. Destination
The control channel forwards I2C commands from the           addresses (address to translate to) are stored in registers
microcontroller side to the other side of the GMSL link.     0x0A and 0x0C.
The remote device acts as an I2C master to the other         Configuration Blocking
peripherals connected to the remote-side device. I2C-to-
                                                             The device can block changes to its registers. Set
I2C mode uses clock stretching to hold the microcontroller
                                                             CFGBLOCK to make all registers read-only. Once set, the
until the data and an acknowledge or not acknowledge
                                                             registers remain blocked until the supplies are removed.
have been sent across the link.
                                                             Cascaded/Parallel Devices
I2C Bit Rate
                                                             GMSL supports both cascaded and parallel devices
The I2C interface accepts bit rates from 9.6kbps to
                                                             connected through I2C. When cascading or using parallel
1Mbps. The local I2C rate is set by the microcontroller.
                                                             links, all I2C commands are forwarded to all links. Each
The remote I2C rate is set by the remote device. By
                                                             link attempts to hold the control channel until it receives
default, the control channel is set up for a 400kbps I2C bit
                                                             an acknowledge/not acknowledge from the remote-side
rate. Program the I2C_MSTBT and SLV_SH bits (register
                                                             device. It is important to keep the control channel active
0x0D) to match the desired microcontroller I2C rate.
                                                             between links to prevent timeout. If a link is unused, keep
Software Programming of Device Addresses                     the control channel clear by turning on the configuration
The SerDes have programmable device addresses. This          link, disconnecting the I2C lines, or powering down the
allows multiple GMSL devices, along with I2C peripher-       unused device.
als, to coexist on the same control channel. The serial-     Dual μC Control
izer device address is in register 0x00 of each device,      Most systems use a single microcontroller; however μCs
while the deserializer device address is in register 0x01    can reside on each side simultaneously and trade off
of each device. To change a device address, first write      in running the control channel. Contention occurs if both
to the device whose address changes (register 0x00 of        μCs attempt to use the control channel at the same time.
the serializer for serializer device address change, or      It is up to the user to prevent this contention by imple-
register 0x01 of the deserializer for deserializer device    menting a higher level protocol. In addition, the control
address change). Then, write the same address into the       channel does not provide arbitration between I2C masters
corresponding register on the other device (register 0x00    on both sides of the link. An acknowledge frame is not
of the deserializer for serializer device address change,    generated when communication fails due to contention. If
or register 0x01 of the serializer for deserializer device   communication across the serial link is not required, the
address change).                                             μCs can disable the forward and reverse control channel
I2C Address Translation                                      using the FWDCCEN and REVCCEN bits (0x04, D[1:0])
                                                             in the SerDes. Communication across the serial link is
The device supports I2C address translation for up to
                                                             stopped and contention between μCs cannot occur.
two device addresses. Use address translation to assign
unique device addresses to peripherals with limited
I2C addresses. Source addresses (address to translate
www.maximintegrated.com                                                                              Maxim Integrated │ 60


MAX96709                                          14-Bit GMSL Serializer with High-Immunity Mode
                                                                                 and Coax/STP Cable Drive
Device Address                                                Manual Programming of the Spread-Spectrum
The serializer/deserializer both have a 7-bit-long slave      Divider
address stored in registers 0x00 and 0x01. The bit follow-    By default, autodetection of the PCLKIN operation range
ing a 7-bit slave address is the R/W bit, which is low for a  guarantees a spread-spectrum modulation frequency
write command and high for a read command. The default        within 20kHz to 40kHz. Additionally, manual configura-
slave address is 0x80. After startup, a microcontroller can   tion of the sawtooth divider (SDIV: 0x03,D[5:0]) allows
reprogram the slave address as needed.                        the user to set a modulation frequency (typically 20kHz)
                                                              according to the PCLKIN frequency.
Spread Spectrum
Program the SS bits in the serializer to turn on spread       Equation:
spectrum in the serializer (Table 5). If the deserializer     Relation of modulation rate to the PCLKIN frequency:
driven by the serializer has programmable spread                              fM = fPCLKIN/(MOD x SDIV)
spectrum, do not enable spread for both at the same
                                                              where:
time or their interaction cancels benefits. The deserializer
tracks the serializer’s spread and passes the spread to       fM = Modulation frequency
the deserializer output. Some spread-spectrum ampli-          fPCLKIN = PCLKIN frequency
tudes can only be used at lower PCLKIN frequencies
                                                              MOD = Modulation coefficient given in Table 7
(Table 6). When the spread spectrum is turned on or off,
the serial link stops for several microseconds and then       SDIV = 6-bit SDIV setting, manually programmed by the μC
restarts in order for the deserializer to lose and relock
to the new serial-data stream. Changing the spread-
spectrum amplitude does not cause a loss of lock.
Table 5. Output Spread
                              SS                                                     SPREAD (%)
                              000                            Power-up default (no spread spectrum)
                              001                            ±0.5% spread spectrum
                              010                            ±1.5% spread spectrum
                              011                            ±2% spread spectrum
                              100                            No spread spectrum
                              101                            ±1% spread spectrum
                              110                            ±3% spread spectrum
                              111                            ±4% spread spectrum
Table 6. Spread Limitations
    BWS = 0 MODE, PCLKIN           BWS = 1 MODE, PCLKIN         SERIAL LINK BIT RATE
                                                                                             AVAILABLE SPREAD RATES
      FREQUENCY (MHz)                FREQUENCY (MHz)                   (MBPS)
        < 33.3 (DBL = 0)                < 25 (DBL = 0)
                                                                        < 1000                     All rates available
        < 66.6 (DBL = 1)                < 50 (DBL = 1)
       33.3 to 58 (DBL = 0)          25 to 43.5 (DBL = 0)
                                                                        ≥ 1000                      1.5%, 1%, 0.5%
      66.6 to 116 (DBL = 1)           50 to 87 (DBL = 1)
www.maximintegrated.com                                                                                 Maxim Integrated │ 61


MAX96709                                            14-Bit GMSL Serializer with High-Immunity Mode
                                                                                 and Coax/STP Cable Drive
Table 7. Modulation Coefficients and
                                                                                                RD
Maximum SDIV Settings                                                                1MΩ      1.5kΩ
             SPREAD-          MODULATION
                                                SDIV UPPER                  CHARGE-CURRENT- DISCHARGE
  BWS       SPECTRUM          COEFFICIENT                                    LIMIT RESISTOR RESISTANCE
                                                LIMIT (DEC)
            SETTING (%)           (DEC)                               HIGH-
                                                                                        CS   STORAGE           DEVICE
                                                                    VOLTAGE
                  1                104              40                               100pF   CAPACITOR         UNDER
                                                                       DC
                                                                                                                TEST
                 0.5               104              63               SOURCE
                  3                152              27
     1
                 1.5               152              54
                  4                204              15       Figure 19. Human Body Model ESD Test Circuit
                  2                204              30
                  1                 80              52
                 0.5                80              63                                          RD
                                                                                              330Ω
                  3                112              37
     0
                 1.5               112              63                      CHARGE-CURRENT- DISCHARGE
                  4                152              21                       LIMIT RESISTOR RESISTANCE
                                                                      HIGH-
                                                                                        CS                     DEVICE
                  2                152              42              VOLTAGE                  STORAGE
                                                                                     150pF   CAPACITOR         UNDER
                                                                       DC
                                                                                                                TEST
                                                                     SOURCE
To program the SDIV setting, first look up the modulation
coefficient according to the desired bus-width and spread-
spectrum settings. Solve the above equation for SDIV using
the desired pixel clock and modulation frequencies. If the   Figure 20. IEC 61000-4-2 Contact Discharge ESD Test Circuit
calculated SDIV value is larger than the maximum allowed
SDIV value in Table 7, set SDIV to the maximum value.
                                                                                                RD
Board Layout                                                                                   2kΩ
Power-Supply Circuits and Bypassing                                         CHARGE-CURRENT- DISCHARGE
The serializer uses an AVDD and DVDD of 1.7V to 1.9V.                        LIMIT RESISTOR RESISTANCE
                                                                      HIGH-
All inputs and outputs, except for the serial output, derive                            CS   STORAGE           DEVICE
                                                                    VOLTAGE
                                                                                     330pF   CAPACITOR         UNDER
power from DVDD. Proper voltage-supply bypassing is                    DC
                                                                                                                TEST
                                                                     SOURCE
essential for high-frequency circuit stability.
High-Frequency Signals
Separate the LVCMOS logic signals and CML/coax high-
speed signals to prevent crosstalk. Use a four-layer PCB     Figure 21. ISO 10605 Contact Discharge ESD Test Circuit
with separate layers for power, ground, CML/coax, and
LVCMOS logic signals. Layout STP-PCB traces close to         ESD Protection
each other for a 100Ω differential characteristic imped-     ESD tolerance is rated for Human Body Model, IEC
ance. The trace dimensions depend on the type of trace       61000-4-2, and ISO 10605. The ISO 10605 and IEC
used (microstrip or stripline).                              61000-4-2 standards specify ESD tolerance for electronic
Note: Two 50Ω PCB traces do not have 100Ω differential       systems. The serial outputs are rated for ISO 10605 ESD
impedance when brought close together; the impedance         protection and IEC 61000-4-2 ESD protection. All pins
goes down when the traces are brought closer. Use a 50Ω      are tested for the Human Body Model. The Human Body
trace for the single-ended output when driving coax. Route   Model discharge components are CS = 100pF and RD =
the PCB traces for differential CML in parallel to maintain  1.5kΩ (Figure 19). The IEC 61000-4-2 discharge compo-
the differential characteristic impedance. Avoid via arrays. nents are CS = 150pF and RD = 330Ω (Figure 20). The
Keep PCB traces that make up a differential pair equal in    ISO 10605 discharge components are CS = 330pF and
length to avoid skew within the differential pair.           RD = 2kΩ (Figure 21).
www.maximintegrated.com                                                                                Maxim Integrated │ 62


MAX96709                                           14-Bit GMSL Serializer with High-Immunity Mode
                                                                                          and Coax/STP Cable Drive
Compatibility with Other GMSL Devices                               is defined for data rates up to 400kbps (see the I2C Port
The device is designed to pair with the MAX96705–                   Timing section in the AC Electrical Characteristics table
MAX96711 family of devices, but interoperates with any              for details). To meet the fast-mode rise-time requirement,
GMSL device. See Table 8 for operating limitations.                 choose the pullup resistors so that rise time tR = 0.85 x
                                                                    RPULLUP x CBUS < 300ns. The waveforms are not rec-
Device Configuration and Component Selection                        ognized if the transition time becomes too slow. GMSL
Internal Input Pulldowns                                            supports I2C rates up to 1Mbps.
The control and configuration inputs include a pulldown             AC-Coupling Capacitors
resistor to GND; external pulldown resistors are not                Voltage droop and the digital-sum variation (DSV) of
needed.                                                             transmitted symbols cause signal transitions to start
Multifunction GPO/HIM                                               from different voltage levels. Because the transition
Functions as the GPO output, and as a configuration                 time is fixed, starting the signal transition from different
pin. On power-up, or when reverting from a power-down               voltage levels causes timing jitter. The time constant for
state, the pins act as the HIM input. After latching the            an AC-coupled link needs to be chosen to reduce droop
input state, the pin becomes the GPO output. Connect a              and jitter to an acceptable level. The RC network for
configuration input through a 30kΩ resistor to DVDD to              an AC-coupled link consists of the CML/coax receiver
set a high level. Leave the configuration input open to set         termination resistor (RTR), the CML/coax-driver ter-
a low level.                                                        mination resistor (RTD), and the series AC-coupling
                                                                    capacitors (C). The RC time constant for four equal-value
I2C Pullup Resistors                                                series capacitors is (C x (RTD + RTR))/4. RTD and RTR
The I2C open-drain lines require a pullup resistor to               are required to match the transmission-line impedance
provide a logic-high level. There are tradeoffs between             (usually 100Ω differential, 50Ω single-ended). This leaves
power dissipation and speed, and a compromise may                   the capacitor selection to change the system time con-
be required when choosing pullup resistor values. Every             stant. Use 0.2μF or larger high-frequency, surface-mount
device connected to the bus introduces some capaci-                 ceramic capacitors with sufficient voltage rating to with-
tance even when the device is not in operation. I2C speci-          stand a short to battery, to pass the lower speed reverse
fies 300ns rise times (30% to 70%) for fast mode, which             control-channel signal. Use capacitors with a case size
                                                                    less than 3.2mm x 1.6mm to have lower-parasitic effects
                                                                    to the high-speed signal.
Table 8. Feature Compatibility
           SERIALIZER FEATURE                                              GMSL DESERIALIZER
  HSYNC/VSYNC Encoding                  If feature not supported in the deserializer, turn off in the serializer.
  I2C to I2C                            If feature not supported in the deserializer, do not use control channel.
  CRC Error Detection                   If feature not supported in the deserializer, turn off in the serializer.
                                        If feature not supported in the deserializer, data is output as a single word at half the
  Double Input
                                        input frequency. Use crossbar switch to correct input mapping.
                                        If feature not supported in the deserializer, connect unused serial input through 200nF
  Coax
                                        and 50Ω in series to AVDD, and set the reverse control-channel amplitude to 100mV.
  I2S Encoding                          If supported in the deserializer, disable I2S in the deserializer.
  High-Immunity Mode                    If feature not supported in the deserializer, turn off in the serializer.
  Low-Speed Mode                        If supported in the deserializer, set DRS to 0 in the deserializer.
www.maximintegrated.com                                                                                           Maxim Integrated │ 63


MAX96709                                          14-Bit GMSL Serializer with High-Immunity Mode
                                                                                and Coax/STP Cable Drive
Table 9. Suggested Connectors and Cables for GMSL
            VENDOR                        CONNECTOR                     CABLE                           TYPE
  Rosenberger                           59S2AX-400A5-Y                Dacar 302                         Coax
  Rosenberger                           D4S10A-40ML5-Z                Dacar 538                          STP
  Nissei                                   GT11L-2S                F-2WME AWG28                          STP
  JAE                                       MX38-FF                  A-BW-Lxxxxx                         STP
Cables and Connectors                                        the GPI input. If other sources use the GPI input, such as
Interconnect for CML typically has a differential imped-     a touch-screen controller, the μC can implement a routine
ance of 100Ω. Use cables and connectors that have            to distinguish between interrupts from loss-of-sync and
matched differential impedance to minimize impedance         normal interrupts. Reverse control-channel communica-
discontinuities. Coax cables typically have a characteristic tion does not require an active forward link to operate
impedance of 50Ω; contact the factory for 75Ω operation).    and accurately tracks the LOCK status of the GMSL link.
Table 9 lists the suggested cables and connectors used       LOCK asserts for video link only and not for the configura-
in the GMSL link.                                            tion link.
PRBS                                                         Providing a Frame Sync (Camera Applications)
The serializer includes a PRBS pattern generator that        The GPI and GPO provide a simple solution for camera
works with bit-error verification in the deserializer. To    applications that require a frame-sync signal from the
run the PRBS test, set PRBSEN = 1 (0x04, D5) in the          ECU (e.g., surround-view systems). Connect the ECU
deserializer, then in the serializer. To exit the PRBS       frame-sync signal to the GPI input and connect the GPO
test, set PRBSEN = 0 (0x04, D5) in the serializer. The       output to the camera frame-sync input. GPI/GPO have a
deserializer automatically ends PRBS checking and sets       typical delay of 275μs. Skew between multiple GPI/ GPO
the PRBS_OK bit high. During PRBS mode, the forward          channels is 115μs (max). If a lower skew signal is required
control channel is not available except to exit PRBS mode    in legacy mode, connect the camera’s frame-sync input to
if autoacknowledge is enabled in the deserializer; other-    one of the serializer’s GPIOs and use an I2C broadcast-
wise, the remote control channel is not available at all.    write command to change the GPIO output state. This has
                                                             a maximum skew of 1.5μs, independent from the used
To run the PRBS with a 3Gbps SerDes, first set the           I2C bit rate.
PRBS_TYPE bit = 0 in the MAX967XX. Then set PRBSEN
= 1 (0x04, D5) in the serializer and then in the deserial-   Entering/Exiting Sleep Mode
izer. To exit the PRBS test, set PRBSEN = 0 (0x04, D5) in    The procedure for entering and exiting sleep mode
the deserializer, then in the serializer.                    depends on the location of the microcontroller, and the
During PRBS test, ERRB function changes to reflect           type of control-channel interface used. If wake up from a
PRBS errors only. ERRB goes low when any PRBS errors         remote (deserializer) side microcontroller is not needed or
occur. ERRB goes high when the PRBS error counter is         desired, set the DIS_RWAKE bit = 1 to shut down remote
reset when PRBS_ERR is read. Normal ERRB function            wake-up for further power savings.
resumes when exiting the PRBS test.                          To enter sleep mode, set SLEEP = 1. The device sleeps
                                                             after 8ms. To wake up the device, send an arbitrary
GPI/GPO
                                                             control-channel command to the serializer (the serializer
GPO on the serializer follows GPI transitions on the         does not send an acknowledge), wait for 5ms for the chip
deserializer. By default, the GPI-to-GPO delay is 0.35ms     to power up and then set SLEEP = 0 to make the wake-
(max). Keep the time between GPI transitions to a            up permanent.
minimum 0.35ms. GPI_IN the deserializer stores the GPI
input state. GPO is low after power-up. The μC can set       To wake up the device, send an arbitrary control-channel
GPO by writing to the SET_GPO register bit.                  command to the serializer (the serializer does not send
                                                             an acknowledge). Wait for 5ms for the chip to power up
Fast Detection of Loss-of-Lock                               and then set SLEEP = 0 to make the wake-up permanent.
A measure of link quality is the recovery time from loss-of- The deserializer wakes up and clears its SLEEP bit when
synchronization. The host can be quickly notified of loss-   serialization is enabled and it locks to the serializer.
of-lock by connecting the deserializer’s LOCK output to
www.maximintegrated.com                                                                              Maxim Integrated │ 64


MAX96709                                                 14-Bit GMSL Serializer with High-Immunity Mode
                                                                                                 and Coax/STP Cable Drive
Typical Application Circuits
              PCLK             PCLKIN                                                                PCLKOUT         PCLK
           DIN[11:0]           DIN[11:0]                                                            DOUT[11:0]       DIN[11:0]
                HS             DIN12/HS                                                             DOUT12/HS        HS
                 VS            DIN13/VS                                                             DOUT13/VS        VS
     CAMERA                       MAX96709                                                     MAX96708                   GPU
                                                                             45.3kΩ
               SDA             SDA
                                                     49.9Ω                                   LMN0
               SCL             SCL
                                                                             4.99kΩ                     RX/SDA
                                          OUT-                                                                          SDA I2C
                                                                                                         TX/SCL         SCL
                                          OUT+                                               IN+
                                                49.9kΩ                                                       GPI  FSYNC
                                                                                             IN-
                                                                                49.9Ω                      LOCK   LOCK
                                                                                                          ERRB    ERR
                                                                                                          LFLTB   LFLT
                                                                                                                          ECU
                                                                                            I2CSEL = 1, CX/TP = 1
        NOTE: NOT ALL PULLUP/PULLDOWN RESISTORS ARE SHOWN. SEE PIN DESCRIPTION FOR DETAILS.
                                                               CAMERA APPLICATION
Ordering Information
    PART NUMBER             TEMP RANGE         PIN-PACKAGE
 MAX96709GTG+              -40°C to +115°C     24 TQFN-EP*
 MAX96709GTG/V+            -40°C to +115°C     24 TQFN-EP*
 MAX96709GTG/V+T           -40°C to +115°C     24 TQFN-EP*
 MAX96709GTG+T             -40°C to +115°C     24 TQFN-EP*
+Denotes a lead(Pb)-free/RoHS-compliant package.
/V denotes an automotive qualified product.
*EP = Exposed pad.
T = Tape and reel.
www.maximintegrated.com                                                                                            Maxim Integrated │ 65


MAX96709                                                                              14-Bit GMSL Serializer with High Mode
                                                                                                                and Coax/STP Cable Drive
Revision History
  REVISION           REVISION                                                                                                                           PAGES
                                                                                DESCRIPTION
  NUMBER                DATE                                                                                                                        CHANGED
        0                2/16        Initial release                                                                                                       —
For pricing, delivery, and ordering information, please contact Maxim Direct at 1-888-629-4642, or visit Maxim Integrated’s website at www.maximintegrated.com.
Maxim Integrated cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim Integrated product. No circuit patent licenses
are implied. Maxim Integrated reserves the right to change the circuitry and specifications without notice at any time. The parametric values (min and max limits)
shown in the Electrical Characteristics table are guaranteed. Other parametric values quoted in this data sheet are provided for guidance.
Maxim Integrated and the Maxim Integrated logo are trademarks of Maxim Integrated Products, Inc.                  © 2016 Maxim Integrated Products, Inc. │ 66


Mouser Electronics
Authorized Distributor
Click to View Pricing, Inventory, Delivery & Lifecycle Information:
Maxim Integrated:
 MAX96709GTG/V+ MAX96709GTG/V+T MAX96709GTG+T MAX96709GTG+
