{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1640877074382 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1640877074390 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 30 16:11:14 2021 " "Processing started: Thu Dec 30 16:11:14 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1640877074390 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640877074390 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off USB_module -c USB_module " "Command: quartus_map --read_settings_files=on --write_settings_files=off USB_module -c USB_module" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640877074390 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1640877075863 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1640877075863 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "DE2_115_Media_Computer.v(380) " "Verilog HDL Module Instantiation warning at DE2_115_Media_Computer.v(380): ignored dangling comma in List of Port Connections" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 380 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1640877086637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_media_computer.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_media_computer.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_Media_Computer " "Found entity 1: DE2_115_Media_Computer" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640877086641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640877086641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_usb/synthesis/niosii_usb.v 1 1 " "Found 1 design units, including 1 entities, in source file niosii_usb/synthesis/niosii_usb.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosii_USB " "Found entity 1: niosii_USB" {  } { { "niosii_USB/synthesis/niosii_USB.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/niosii_USB.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640877086648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640877086648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_usb/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file niosii_usb/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "niosii_USB/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640877086660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640877086660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_usb/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file niosii_usb/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "niosii_USB/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640877086667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640877086667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_usb/synthesis/submodules/niosii_usb_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosii_usb/synthesis/submodules/niosii_usb_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosii_USB_irq_mapper " "Found entity 1: niosii_USB_irq_mapper" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_irq_mapper.sv" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640877086675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640877086675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_usb/synthesis/submodules/niosii_usb_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file niosii_usb/synthesis/submodules/niosii_usb_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosii_USB_mm_interconnect_0 " "Found entity 1: niosii_USB_mm_interconnect_0" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_mm_interconnect_0.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640877086699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640877086699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_usb/synthesis/submodules/niosii_usb_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file niosii_usb/synthesis/submodules/niosii_usb_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosii_USB_mm_interconnect_0_avalon_st_adapter " "Found entity 1: niosii_USB_mm_interconnect_0_avalon_st_adapter" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640877086705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640877086705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_usb/synthesis/submodules/niosii_usb_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosii_usb/synthesis/submodules/niosii_usb_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosii_USB_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: niosii_USB_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640877086711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640877086711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_usb/synthesis/submodules/niosii_usb_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosii_usb/synthesis/submodules/niosii_usb_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosii_USB_mm_interconnect_0_rsp_mux_001 " "Found entity 1: niosii_USB_mm_interconnect_0_rsp_mux_001" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640877086720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640877086720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_usb/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file niosii_usb/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "niosii_USB/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640877086725 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "niosii_USB/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640877086725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640877086725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_usb/synthesis/submodules/niosii_usb_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosii_usb/synthesis/submodules/niosii_usb_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosii_USB_mm_interconnect_0_rsp_mux " "Found entity 1: niosii_USB_mm_interconnect_0_rsp_mux" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640877086732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640877086732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_usb/synthesis/submodules/niosii_usb_mm_interconnect_0_rsp_demux_005.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosii_usb/synthesis/submodules/niosii_usb_mm_interconnect_0_rsp_demux_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosii_USB_mm_interconnect_0_rsp_demux_005 " "Found entity 1: niosii_USB_mm_interconnect_0_rsp_demux_005" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_mm_interconnect_0_rsp_demux_005.sv" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_mm_interconnect_0_rsp_demux_005.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640877086740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640877086740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_usb/synthesis/submodules/niosii_usb_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosii_usb/synthesis/submodules/niosii_usb_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosii_USB_mm_interconnect_0_rsp_demux " "Found entity 1: niosii_USB_mm_interconnect_0_rsp_demux" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640877086747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640877086747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_usb/synthesis/submodules/niosii_usb_mm_interconnect_0_cmd_mux_005.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosii_usb/synthesis/submodules/niosii_usb_mm_interconnect_0_cmd_mux_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosii_USB_mm_interconnect_0_cmd_mux_005 " "Found entity 1: niosii_USB_mm_interconnect_0_cmd_mux_005" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_mm_interconnect_0_cmd_mux_005.sv" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_mm_interconnect_0_cmd_mux_005.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640877086754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640877086754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_usb/synthesis/submodules/niosii_usb_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosii_usb/synthesis/submodules/niosii_usb_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosii_USB_mm_interconnect_0_cmd_mux " "Found entity 1: niosii_USB_mm_interconnect_0_cmd_mux" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640877086760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640877086760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_usb/synthesis/submodules/niosii_usb_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosii_usb/synthesis/submodules/niosii_usb_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosii_USB_mm_interconnect_0_cmd_demux_001 " "Found entity 1: niosii_USB_mm_interconnect_0_cmd_demux_001" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640877086767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640877086767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_usb/synthesis/submodules/niosii_usb_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosii_usb/synthesis/submodules/niosii_usb_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosii_USB_mm_interconnect_0_cmd_demux " "Found entity 1: niosii_USB_mm_interconnect_0_cmd_demux" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640877086773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640877086773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_usb/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosii_usb/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "niosii_USB/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640877086780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640877086780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_usb/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file niosii_usb/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "niosii_USB/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640877086786 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "niosii_USB/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640877086786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640877086786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_usb/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file niosii_usb/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "niosii_USB/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640877086796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640877086796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_usb/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file niosii_usb/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "niosii_USB/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640877086802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640877086802 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel niosii_USB_mm_interconnect_0_router_007.sv(48) " "Verilog HDL Declaration information at niosii_USB_mm_interconnect_0_router_007.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_mm_interconnect_0_router_007.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1640877086806 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel niosii_USB_mm_interconnect_0_router_007.sv(49) " "Verilog HDL Declaration information at niosii_USB_mm_interconnect_0_router_007.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_mm_interconnect_0_router_007.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1640877086806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_usb/synthesis/submodules/niosii_usb_mm_interconnect_0_router_007.sv 2 2 " "Found 2 design units, including 2 entities, in source file niosii_usb/synthesis/submodules/niosii_usb_mm_interconnect_0_router_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosii_USB_mm_interconnect_0_router_007_default_decode " "Found entity 1: niosii_USB_mm_interconnect_0_router_007_default_decode" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_mm_interconnect_0_router_007.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640877086808 ""} { "Info" "ISGN_ENTITY_NAME" "2 niosii_USB_mm_interconnect_0_router_007 " "Found entity 2: niosii_USB_mm_interconnect_0_router_007" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_mm_interconnect_0_router_007.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640877086808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640877086808 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel niosii_USB_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at niosii_USB_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1640877086812 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel niosii_USB_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at niosii_USB_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1640877086813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_usb/synthesis/submodules/niosii_usb_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file niosii_usb/synthesis/submodules/niosii_usb_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosii_USB_mm_interconnect_0_router_002_default_decode " "Found entity 1: niosii_USB_mm_interconnect_0_router_002_default_decode" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640877086815 ""} { "Info" "ISGN_ENTITY_NAME" "2 niosii_USB_mm_interconnect_0_router_002 " "Found entity 2: niosii_USB_mm_interconnect_0_router_002" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640877086815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640877086815 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel niosii_USB_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at niosii_USB_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1640877086819 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel niosii_USB_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at niosii_USB_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1640877086820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_usb/synthesis/submodules/niosii_usb_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file niosii_usb/synthesis/submodules/niosii_usb_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosii_USB_mm_interconnect_0_router_001_default_decode " "Found entity 1: niosii_USB_mm_interconnect_0_router_001_default_decode" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640877086822 ""} { "Info" "ISGN_ENTITY_NAME" "2 niosii_USB_mm_interconnect_0_router_001 " "Found entity 2: niosii_USB_mm_interconnect_0_router_001" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640877086822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640877086822 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel niosii_USB_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at niosii_USB_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_mm_interconnect_0_router.sv" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1640877086826 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel niosii_USB_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at niosii_USB_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_mm_interconnect_0_router.sv" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1640877086826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_usb/synthesis/submodules/niosii_usb_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file niosii_usb/synthesis/submodules/niosii_usb_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosii_USB_mm_interconnect_0_router_default_decode " "Found entity 1: niosii_USB_mm_interconnect_0_router_default_decode" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_mm_interconnect_0_router.sv" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640877086829 ""} { "Info" "ISGN_ENTITY_NAME" "2 niosii_USB_mm_interconnect_0_router " "Found entity 2: niosii_USB_mm_interconnect_0_router" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_mm_interconnect_0_router.sv" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640877086829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640877086829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_usb/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosii_usb/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "niosii_USB/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640877086835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640877086835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_usb/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosii_usb/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "niosii_USB/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640877086841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640877086841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_usb/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosii_usb/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "niosii_USB/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640877086846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640877086846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_usb/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosii_usb/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "niosii_USB/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640877086853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640877086853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_usb/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosii_usb/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "niosii_USB/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640877086860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640877086860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_usb/synthesis/submodules/niosii_usb_video_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file niosii_usb/synthesis/submodules/niosii_usb_video_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosii_USB_video_pll " "Found entity 1: niosii_USB_video_pll" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_video_pll.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_video_pll.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640877086866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640877086866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_usb/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v 1 1 " "Found 1 design units, including 1 entities, in source file niosii_usb/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_reset_from_locked_signal " "Found entity 1: altera_up_avalon_reset_from_locked_signal" {  } { { "niosii_USB/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640877086872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640877086872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_usb/synthesis/submodules/altera_up_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file niosii_usb/synthesis/submodules/altera_up_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_altpll " "Found entity 1: altera_up_altpll" {  } { { "niosii_USB/synthesis/submodules/altera_up_altpll.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/altera_up_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640877086878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640877086878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_usb/synthesis/submodules/niosii_usb_usb.v 1 1 " "Found 1 design units, including 1 entities, in source file niosii_usb/synthesis/submodules/niosii_usb_usb.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosii_USB_usb " "Found entity 1: niosii_USB_usb" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_usb.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_usb.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640877086884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640877086884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_usb/synthesis/submodules/niosii_usb_timer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file niosii_usb/synthesis/submodules/niosii_usb_timer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosii_USB_timer_0 " "Found entity 1: niosii_USB_timer_0" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_timer_0.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_timer_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640877086895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640877086895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_usb/synthesis/submodules/niosii_usb_sysid.v 1 1 " "Found 1 design units, including 1 entities, in source file niosii_usb/synthesis/submodules/niosii_usb_sysid.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosii_USB_sysid " "Found entity 1: niosii_USB_sysid" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_sysid.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_sysid.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640877086900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640877086900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_usb/synthesis/submodules/niosii_usb_sys_sdram_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file niosii_usb/synthesis/submodules/niosii_usb_sys_sdram_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosii_USB_sys_sdram_pll " "Found entity 1: niosii_USB_sys_sdram_pll" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_sys_sdram_pll.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_sys_sdram_pll.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640877086906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640877086906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_usb/synthesis/submodules/niosii_usb_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file niosii_usb/synthesis/submodules/niosii_usb_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosii_USB_sdram_input_efifo_module " "Found entity 1: niosii_USB_sdram_input_efifo_module" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_sdram.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640877086933 ""} { "Info" "ISGN_ENTITY_NAME" "2 niosii_USB_sdram " "Found entity 2: niosii_USB_sdram" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_sdram.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_sdram.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640877086933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640877086933 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "niosii_USB_sdram_test_component.v(238) " "Verilog HDL warning at niosii_USB_sdram_test_component.v(238): extended using \"x\" or \"z\"" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_sdram_test_component.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_sdram_test_component.v" 238 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1640877086944 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "niosii_USB_sdram_test_component.v(239) " "Verilog HDL warning at niosii_USB_sdram_test_component.v(239): extended using \"x\" or \"z\"" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_sdram_test_component.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_sdram_test_component.v" 239 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1640877086945 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "niosii_USB_sdram_test_component.v(240) " "Verilog HDL warning at niosii_USB_sdram_test_component.v(240): extended using \"x\" or \"z\"" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_sdram_test_component.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_sdram_test_component.v" 240 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1640877086945 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "niosii_USB_sdram_test_component.v(241) " "Verilog HDL warning at niosii_USB_sdram_test_component.v(241): extended using \"x\" or \"z\"" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_sdram_test_component.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_sdram_test_component.v" 241 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1640877086945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_usb/synthesis/submodules/niosii_usb_sdram_test_component.v 2 2 " "Found 2 design units, including 2 entities, in source file niosii_usb/synthesis/submodules/niosii_usb_sdram_test_component.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosii_USB_sdram_test_component_ram_module " "Found entity 1: niosii_USB_sdram_test_component_ram_module" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_sdram_test_component.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_sdram_test_component.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640877086948 ""} { "Info" "ISGN_ENTITY_NAME" "2 niosii_USB_sdram_test_component " "Found entity 2: niosii_USB_sdram_test_component" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_sdram_test_component.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_sdram_test_component.v" 114 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640877086948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640877086948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_usb/synthesis/submodules/niosii_usb_performance_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file niosii_usb/synthesis/submodules/niosii_usb_performance_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosii_USB_performance_counter " "Found entity 1: niosii_USB_performance_counter" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_performance_counter.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_performance_counter.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640877086960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640877086960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_usb/synthesis/submodules/niosii_usb_onchip_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file niosii_usb/synthesis/submodules/niosii_usb_onchip_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosii_USB_onchip_memory " "Found entity 1: niosii_USB_onchip_memory" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_onchip_memory.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_onchip_memory.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640877086971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640877086971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_usb/synthesis/submodules/niosii_usb_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file niosii_usb/synthesis/submodules/niosii_usb_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosii_USB_jtag_uart_sim_scfifo_w " "Found entity 1: niosii_USB_jtag_uart_sim_scfifo_w" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_jtag_uart.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640877086991 ""} { "Info" "ISGN_ENTITY_NAME" "2 niosii_USB_jtag_uart_scfifo_w " "Found entity 2: niosii_USB_jtag_uart_scfifo_w" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_jtag_uart.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_jtag_uart.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640877086991 ""} { "Info" "ISGN_ENTITY_NAME" "3 niosii_USB_jtag_uart_sim_scfifo_r " "Found entity 3: niosii_USB_jtag_uart_sim_scfifo_r" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_jtag_uart.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_jtag_uart.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640877086991 ""} { "Info" "ISGN_ENTITY_NAME" "4 niosii_USB_jtag_uart_scfifo_r " "Found entity 4: niosii_USB_jtag_uart_scfifo_r" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_jtag_uart.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_jtag_uart.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640877086991 ""} { "Info" "ISGN_ENTITY_NAME" "5 niosii_USB_jtag_uart " "Found entity 5: niosii_USB_jtag_uart" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_jtag_uart.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_jtag_uart.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640877086991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640877086991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_usb/synthesis/submodules/niosii_usb_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file niosii_usb/synthesis/submodules/niosii_usb_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosii_USB_cpu " "Found entity 1: niosii_USB_cpu" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_cpu.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_cpu.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640877087002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640877087002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_usb/synthesis/submodules/niosii_usb_cpu_cpu.v 29 29 " "Found 29 design units, including 29 entities, in source file niosii_usb/synthesis/submodules/niosii_usb_cpu_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosii_USB_cpu_cpu_ic_data_module " "Found entity 1: niosii_USB_cpu_cpu_ic_data_module" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640877088107 ""} { "Info" "ISGN_ENTITY_NAME" "2 niosii_USB_cpu_cpu_ic_tag_module " "Found entity 2: niosii_USB_cpu_cpu_ic_tag_module" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640877088107 ""} { "Info" "ISGN_ENTITY_NAME" "3 niosii_USB_cpu_cpu_bht_module " "Found entity 3: niosii_USB_cpu_cpu_bht_module" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640877088107 ""} { "Info" "ISGN_ENTITY_NAME" "4 niosii_USB_cpu_cpu_register_bank_a_module " "Found entity 4: niosii_USB_cpu_cpu_register_bank_a_module" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640877088107 ""} { "Info" "ISGN_ENTITY_NAME" "5 niosii_USB_cpu_cpu_register_bank_b_module " "Found entity 5: niosii_USB_cpu_cpu_register_bank_b_module" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640877088107 ""} { "Info" "ISGN_ENTITY_NAME" "6 niosii_USB_cpu_cpu_dc_tag_module " "Found entity 6: niosii_USB_cpu_cpu_dc_tag_module" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640877088107 ""} { "Info" "ISGN_ENTITY_NAME" "7 niosii_USB_cpu_cpu_dc_data_module " "Found entity 7: niosii_USB_cpu_cpu_dc_data_module" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640877088107 ""} { "Info" "ISGN_ENTITY_NAME" "8 niosii_USB_cpu_cpu_dc_victim_module " "Found entity 8: niosii_USB_cpu_cpu_dc_victim_module" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" 494 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640877088107 ""} { "Info" "ISGN_ENTITY_NAME" "9 niosii_USB_cpu_cpu_nios2_oci_debug " "Found entity 9: niosii_USB_cpu_cpu_nios2_oci_debug" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" 562 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640877088107 ""} { "Info" "ISGN_ENTITY_NAME" "10 niosii_USB_cpu_cpu_nios2_oci_break " "Found entity 10: niosii_USB_cpu_cpu_nios2_oci_break" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" 708 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640877088107 ""} { "Info" "ISGN_ENTITY_NAME" "11 niosii_USB_cpu_cpu_nios2_oci_xbrk " "Found entity 11: niosii_USB_cpu_cpu_nios2_oci_xbrk" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" 1123 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640877088107 ""} { "Info" "ISGN_ENTITY_NAME" "12 niosii_USB_cpu_cpu_nios2_oci_match_single " "Found entity 12: niosii_USB_cpu_cpu_nios2_oci_match_single" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" 1408 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640877088107 ""} { "Info" "ISGN_ENTITY_NAME" "13 niosii_USB_cpu_cpu_nios2_oci_match_paired " "Found entity 13: niosii_USB_cpu_cpu_nios2_oci_match_paired" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" 1445 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640877088107 ""} { "Info" "ISGN_ENTITY_NAME" "14 niosii_USB_cpu_cpu_nios2_oci_dbrk " "Found entity 14: niosii_USB_cpu_cpu_nios2_oci_dbrk" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" 1484 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640877088107 ""} { "Info" "ISGN_ENTITY_NAME" "15 niosii_USB_cpu_cpu_nios2_oci_itrace " "Found entity 15: niosii_USB_cpu_cpu_nios2_oci_itrace" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" 1732 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640877088107 ""} { "Info" "ISGN_ENTITY_NAME" "16 niosii_USB_cpu_cpu_nios2_oci_td_mode " "Found entity 16: niosii_USB_cpu_cpu_nios2_oci_td_mode" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" 1915 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640877088107 ""} { "Info" "ISGN_ENTITY_NAME" "17 niosii_USB_cpu_cpu_nios2_oci_dtrace " "Found entity 17: niosii_USB_cpu_cpu_nios2_oci_dtrace" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" 1983 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640877088107 ""} { "Info" "ISGN_ENTITY_NAME" "18 niosii_USB_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 18: niosii_USB_cpu_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" 2065 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640877088107 ""} { "Info" "ISGN_ENTITY_NAME" "19 niosii_USB_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 19: niosii_USB_cpu_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" 2137 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640877088107 ""} { "Info" "ISGN_ENTITY_NAME" "20 niosii_USB_cpu_cpu_nios2_oci_fifo_cnt_inc " "Found entity 20: niosii_USB_cpu_cpu_nios2_oci_fifo_cnt_inc" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" 2180 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640877088107 ""} { "Info" "ISGN_ENTITY_NAME" "21 niosii_USB_cpu_cpu_nios2_oci_fifo " "Found entity 21: niosii_USB_cpu_cpu_nios2_oci_fifo" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" 2227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640877088107 ""} { "Info" "ISGN_ENTITY_NAME" "22 niosii_USB_cpu_cpu_nios2_oci_pib " "Found entity 22: niosii_USB_cpu_cpu_nios2_oci_pib" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" 2713 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640877088107 ""} { "Info" "ISGN_ENTITY_NAME" "23 niosii_USB_cpu_cpu_nios2_oci_im " "Found entity 23: niosii_USB_cpu_cpu_nios2_oci_im" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" 2736 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640877088107 ""} { "Info" "ISGN_ENTITY_NAME" "24 niosii_USB_cpu_cpu_nios2_performance_monitors " "Found entity 24: niosii_USB_cpu_cpu_nios2_performance_monitors" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" 2806 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640877088107 ""} { "Info" "ISGN_ENTITY_NAME" "25 niosii_USB_cpu_cpu_nios2_avalon_reg " "Found entity 25: niosii_USB_cpu_cpu_nios2_avalon_reg" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" 2823 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640877088107 ""} { "Info" "ISGN_ENTITY_NAME" "26 niosii_USB_cpu_cpu_ociram_sp_ram_module " "Found entity 26: niosii_USB_cpu_cpu_ociram_sp_ram_module" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" 2916 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640877088107 ""} { "Info" "ISGN_ENTITY_NAME" "27 niosii_USB_cpu_cpu_nios2_ocimem " "Found entity 27: niosii_USB_cpu_cpu_nios2_ocimem" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" 2981 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640877088107 ""} { "Info" "ISGN_ENTITY_NAME" "28 niosii_USB_cpu_cpu_nios2_oci " "Found entity 28: niosii_USB_cpu_cpu_nios2_oci" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" 3162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640877088107 ""} { "Info" "ISGN_ENTITY_NAME" "29 niosii_USB_cpu_cpu " "Found entity 29: niosii_USB_cpu_cpu" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" 3728 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640877088107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640877088107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_usb/synthesis/submodules/niosii_usb_cpu_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file niosii_usb/synthesis/submodules/niosii_usb_cpu_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosii_USB_cpu_cpu_debug_slave_sysclk " "Found entity 1: niosii_USB_cpu_cpu_debug_slave_sysclk" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640877088120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640877088120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_usb/synthesis/submodules/niosii_usb_cpu_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file niosii_usb/synthesis/submodules/niosii_usb_cpu_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosii_USB_cpu_cpu_debug_slave_tck " "Found entity 1: niosii_USB_cpu_cpu_debug_slave_tck" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu_debug_slave_tck.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640877088131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640877088131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_usb/synthesis/submodules/niosii_usb_cpu_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file niosii_usb/synthesis/submodules/niosii_usb_cpu_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosii_USB_cpu_cpu_debug_slave_wrapper " "Found entity 1: niosii_USB_cpu_cpu_debug_slave_wrapper" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640877088143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640877088143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_usb/synthesis/submodules/niosii_usb_cpu_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file niosii_usb/synthesis/submodules/niosii_usb_cpu_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosii_USB_cpu_cpu_mult_cell " "Found entity 1: niosii_USB_cpu_cpu_mult_cell" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu_mult_cell.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640877088155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640877088155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_usb/synthesis/submodules/niosii_usb_cpu_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file niosii_usb/synthesis/submodules/niosii_usb_cpu_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosii_USB_cpu_cpu_test_bench " "Found entity 1: niosii_USB_cpu_cpu_test_bench" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu_test_bench.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640877088164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640877088164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_usb/synthesis/submodules/niosii_usb_audio_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file niosii_usb/synthesis/submodules/niosii_usb_audio_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosii_USB_audio_pll " "Found entity 1: niosii_USB_audio_pll" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_audio_pll.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_audio_pll.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640877088171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640877088171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_usb/synthesis/submodules/altera_up_sd_card_avalon_interface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file niosii_usb/synthesis/submodules/altera_up_sd_card_avalon_interface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Altera_UP_SD_Card_Avalon_Interface-rtl " "Found design unit 1: Altera_UP_SD_Card_Avalon_Interface-rtl" {  } { { "niosii_USB/synthesis/submodules/Altera_UP_SD_Card_Avalon_Interface.vhd" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/Altera_UP_SD_Card_Avalon_Interface.vhd" 126 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640877088876 ""} { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_SD_Card_Avalon_Interface " "Found entity 1: Altera_UP_SD_Card_Avalon_Interface" {  } { { "niosii_USB/synthesis/submodules/Altera_UP_SD_Card_Avalon_Interface.vhd" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/Altera_UP_SD_Card_Avalon_Interface.vhd" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640877088876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640877088876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_usb/synthesis/submodules/altera_up_sd_card_48_bit_command_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file niosii_usb/synthesis/submodules/altera_up_sd_card_48_bit_command_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Altera_UP_SD_Card_48_bit_Command_Generator-rtl " "Found design unit 1: Altera_UP_SD_Card_48_bit_Command_Generator-rtl" {  } { { "niosii_USB/synthesis/submodules/Altera_UP_SD_Card_48_bit_Command_Generator.vhd" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/Altera_UP_SD_Card_48_bit_Command_Generator.vhd" 117 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640877088886 ""} { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_SD_Card_48_bit_Command_Generator " "Found entity 1: Altera_UP_SD_Card_48_bit_Command_Generator" {  } { { "niosii_USB/synthesis/submodules/Altera_UP_SD_Card_48_bit_Command_Generator.vhd" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/Altera_UP_SD_Card_48_bit_Command_Generator.vhd" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640877088886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640877088886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_usb/synthesis/submodules/altera_up_sd_card_buffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file niosii_usb/synthesis/submodules/altera_up_sd_card_buffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Altera_UP_SD_Card_Buffer-rtl " "Found design unit 1: Altera_UP_SD_Card_Buffer-rtl" {  } { { "niosii_USB/synthesis/submodules/Altera_UP_SD_Card_Buffer.vhd" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/Altera_UP_SD_Card_Buffer.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640877088894 ""} { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_SD_Card_Buffer " "Found entity 1: Altera_UP_SD_Card_Buffer" {  } { { "niosii_USB/synthesis/submodules/Altera_UP_SD_Card_Buffer.vhd" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/Altera_UP_SD_Card_Buffer.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640877088894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640877088894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_usb/synthesis/submodules/altera_up_sd_card_clock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file niosii_usb/synthesis/submodules/altera_up_sd_card_clock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Altera_UP_SD_Card_Clock-rtl " "Found design unit 1: Altera_UP_SD_Card_Clock-rtl" {  } { { "niosii_USB/synthesis/submodules/Altera_UP_SD_Card_Clock.vhd" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/Altera_UP_SD_Card_Clock.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640877088904 ""} { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_SD_Card_Clock " "Found entity 1: Altera_UP_SD_Card_Clock" {  } { { "niosii_USB/synthesis/submodules/Altera_UP_SD_Card_Clock.vhd" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/Altera_UP_SD_Card_Clock.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640877088904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640877088904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_usb/synthesis/submodules/altera_up_sd_card_control_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file niosii_usb/synthesis/submodules/altera_up_sd_card_control_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Altera_UP_SD_Card_Control_FSM-rtl " "Found design unit 1: Altera_UP_SD_Card_Control_FSM-rtl" {  } { { "niosii_USB/synthesis/submodules/Altera_UP_SD_Card_Control_FSM.vhd" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/Altera_UP_SD_Card_Control_FSM.vhd" 67 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640877088911 ""} { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_SD_Card_Control_FSM " "Found entity 1: Altera_UP_SD_Card_Control_FSM" {  } { { "niosii_USB/synthesis/submodules/Altera_UP_SD_Card_Control_FSM.vhd" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/Altera_UP_SD_Card_Control_FSM.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640877088911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640877088911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_usb/synthesis/submodules/altera_up_sd_card_interface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file niosii_usb/synthesis/submodules/altera_up_sd_card_interface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Altera_UP_SD_Card_Interface-rtl " "Found design unit 1: Altera_UP_SD_Card_Interface-rtl" {  } { { "niosii_USB/synthesis/submodules/Altera_UP_SD_Card_Interface.vhd" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/Altera_UP_SD_Card_Interface.vhd" 68 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640877088925 ""} { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_SD_Card_Interface " "Found entity 1: Altera_UP_SD_Card_Interface" {  } { { "niosii_USB/synthesis/submodules/Altera_UP_SD_Card_Interface.vhd" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/Altera_UP_SD_Card_Interface.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640877088925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640877088925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_usb/synthesis/submodules/altera_up_sd_card_response_receiver.vhd 2 1 " "Found 2 design units, including 1 entities, in source file niosii_usb/synthesis/submodules/altera_up_sd_card_response_receiver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Altera_UP_SD_Card_Response_Receiver-rtl " "Found design unit 1: Altera_UP_SD_Card_Response_Receiver-rtl" {  } { { "niosii_USB/synthesis/submodules/Altera_UP_SD_Card_Response_Receiver.vhd" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/Altera_UP_SD_Card_Response_Receiver.vhd" 63 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640877088944 ""} { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_SD_Card_Response_Receiver " "Found entity 1: Altera_UP_SD_Card_Response_Receiver" {  } { { "niosii_USB/synthesis/submodules/Altera_UP_SD_Card_Response_Receiver.vhd" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/Altera_UP_SD_Card_Response_Receiver.vhd" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640877088944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640877088944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_usb/synthesis/submodules/altera_up_sd_crc16_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file niosii_usb/synthesis/submodules/altera_up_sd_crc16_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Altera_UP_SD_CRC16_Generator-rtl " "Found design unit 1: Altera_UP_SD_CRC16_Generator-rtl" {  } { { "niosii_USB/synthesis/submodules/Altera_UP_SD_CRC16_Generator.vhd" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/Altera_UP_SD_CRC16_Generator.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640877088949 ""} { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_SD_CRC16_Generator " "Found entity 1: Altera_UP_SD_CRC16_Generator" {  } { { "niosii_USB/synthesis/submodules/Altera_UP_SD_CRC16_Generator.vhd" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/Altera_UP_SD_CRC16_Generator.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640877088949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640877088949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_usb/synthesis/submodules/altera_up_sd_crc7_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file niosii_usb/synthesis/submodules/altera_up_sd_crc7_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Altera_UP_SD_CRC7_Generator-rtl " "Found design unit 1: Altera_UP_SD_CRC7_Generator-rtl" {  } { { "niosii_USB/synthesis/submodules/Altera_UP_SD_CRC7_Generator.vhd" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/Altera_UP_SD_CRC7_Generator.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640877088955 ""} { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_SD_CRC7_Generator " "Found entity 1: Altera_UP_SD_CRC7_Generator" {  } { { "niosii_USB/synthesis/submodules/Altera_UP_SD_CRC7_Generator.vhd" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/Altera_UP_SD_CRC7_Generator.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640877088955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640877088955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_usb/synthesis/submodules/altera_up_sd_signal_trigger.vhd 2 1 " "Found 2 design units, including 1 entities, in source file niosii_usb/synthesis/submodules/altera_up_sd_signal_trigger.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Altera_UP_SD_Signal_Trigger-rtl " "Found design unit 1: Altera_UP_SD_Signal_Trigger-rtl" {  } { { "niosii_USB/synthesis/submodules/Altera_UP_SD_Signal_Trigger.vhd" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/Altera_UP_SD_Signal_Trigger.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640877088961 ""} { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_SD_Signal_Trigger " "Found entity 1: Altera_UP_SD_Signal_Trigger" {  } { { "niosii_USB/synthesis/submodules/Altera_UP_SD_Signal_Trigger.vhd" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/Altera_UP_SD_Signal_Trigger.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640877088961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640877088961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_usb/synthesis/submodules/altera_up_sd_card_memory_block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file niosii_usb/synthesis/submodules/altera_up_sd_card_memory_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altera_up_sd_card_memory_block-SYN " "Found design unit 1: altera_up_sd_card_memory_block-SYN" {  } { { "niosii_USB/synthesis/submodules/Altera_UP_SD_Card_Memory_Block.vhd" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/Altera_UP_SD_Card_Memory_Block.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640877088966 ""} { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_SD_Card_Memory_Block " "Found entity 1: Altera_UP_SD_Card_Memory_Block" {  } { { "niosii_USB/synthesis/submodules/Altera_UP_SD_Card_Memory_Block.vhd" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/Altera_UP_SD_Card_Memory_Block.vhd" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640877088966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640877088966 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "niosii_USB_sdram.v(318) " "Verilog HDL or VHDL warning at niosii_USB_sdram.v(318): conditional expression evaluates to a constant" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_sdram.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_sdram.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1640877089067 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "niosii_USB_sdram.v(328) " "Verilog HDL or VHDL warning at niosii_USB_sdram.v(328): conditional expression evaluates to a constant" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_sdram.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_sdram.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1640877089067 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "niosii_USB_sdram.v(338) " "Verilog HDL or VHDL warning at niosii_USB_sdram.v(338): conditional expression evaluates to a constant" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_sdram.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_sdram.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1640877089067 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "niosii_USB_sdram.v(682) " "Verilog HDL or VHDL warning at niosii_USB_sdram.v(682): conditional expression evaluates to a constant" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_sdram.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_sdram.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1640877089069 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE2_115_Media_Computer " "Elaborating entity \"DE2_115_Media_Computer\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1640877089887 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "MTL_CLK DE2_115_Media_Computer.v(297) " "Verilog HDL warning at DE2_115_Media_Computer.v(297): object MTL_CLK used but never assigned" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 297 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1640877089888 "|DE2_115_Media_Computer"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "MTL_HS DE2_115_Media_Computer.v(298) " "Verilog HDL warning at DE2_115_Media_Computer.v(298): object MTL_HS used but never assigned" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 298 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1640877089888 "|DE2_115_Media_Computer"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "MTL_VS DE2_115_Media_Computer.v(299) " "Verilog HDL warning at DE2_115_Media_Computer.v(299): object MTL_VS used but never assigned" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 299 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1640877089889 "|DE2_115_Media_Computer"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "MTL_R DE2_115_Media_Computer.v(300) " "Verilog HDL warning at DE2_115_Media_Computer.v(300): object MTL_R used but never assigned" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 300 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1640877089889 "|DE2_115_Media_Computer"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "MTL_G DE2_115_Media_Computer.v(301) " "Verilog HDL warning at DE2_115_Media_Computer.v(301): object MTL_G used but never assigned" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 301 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1640877089889 "|DE2_115_Media_Computer"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "MTL_B DE2_115_Media_Computer.v(302) " "Verilog HDL warning at DE2_115_Media_Computer.v(302): object MTL_B used but never assigned" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 302 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1640877089889 "|DE2_115_Media_Computer"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "MTL_R 0 DE2_115_Media_Computer.v(300) " "Net \"MTL_R\" at DE2_115_Media_Computer.v(300) has no driver or initial value, using a default initial value '0'" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 300 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1640877089890 "|DE2_115_Media_Computer"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "MTL_G 0 DE2_115_Media_Computer.v(301) " "Net \"MTL_G\" at DE2_115_Media_Computer.v(301) has no driver or initial value, using a default initial value '0'" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 301 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1640877089890 "|DE2_115_Media_Computer"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "MTL_B 0 DE2_115_Media_Computer.v(302) " "Net \"MTL_B\" at DE2_115_Media_Computer.v(302) has no driver or initial value, using a default initial value '0'" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 302 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1640877089890 "|DE2_115_Media_Computer"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "MTL_CLK 0 DE2_115_Media_Computer.v(297) " "Net \"MTL_CLK\" at DE2_115_Media_Computer.v(297) has no driver or initial value, using a default initial value '0'" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 297 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1640877089890 "|DE2_115_Media_Computer"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "MTL_HS 0 DE2_115_Media_Computer.v(298) " "Net \"MTL_HS\" at DE2_115_Media_Computer.v(298) has no driver or initial value, using a default initial value '0'" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 298 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1640877089890 "|DE2_115_Media_Computer"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "MTL_VS 0 DE2_115_Media_Computer.v(299) " "Net \"MTL_VS\" at DE2_115_Media_Computer.v(299) has no driver or initial value, using a default initial value '0'" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 299 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1640877089890 "|DE2_115_Media_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG DE2_115_Media_Computer.v(215) " "Output port \"LEDG\" at DE2_115_Media_Computer.v(215) has no driver" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 215 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1640877089891 "|DE2_115_Media_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR DE2_115_Media_Computer.v(216) " "Output port \"LEDR\" at DE2_115_Media_Computer.v(216) has no driver" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 216 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1640877089891 "|DE2_115_Media_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 DE2_115_Media_Computer.v(218) " "Output port \"HEX0\" at DE2_115_Media_Computer.v(218) has no driver" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 218 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1640877089891 "|DE2_115_Media_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 DE2_115_Media_Computer.v(219) " "Output port \"HEX1\" at DE2_115_Media_Computer.v(219) has no driver" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 219 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1640877089891 "|DE2_115_Media_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 DE2_115_Media_Computer.v(220) " "Output port \"HEX2\" at DE2_115_Media_Computer.v(220) has no driver" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 220 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1640877089891 "|DE2_115_Media_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 DE2_115_Media_Computer.v(221) " "Output port \"HEX3\" at DE2_115_Media_Computer.v(221) has no driver" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 221 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1640877089891 "|DE2_115_Media_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 DE2_115_Media_Computer.v(222) " "Output port \"HEX4\" at DE2_115_Media_Computer.v(222) has no driver" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 222 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1640877089891 "|DE2_115_Media_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 DE2_115_Media_Computer.v(223) " "Output port \"HEX5\" at DE2_115_Media_Computer.v(223) has no driver" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 223 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1640877089892 "|DE2_115_Media_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX6 DE2_115_Media_Computer.v(224) " "Output port \"HEX6\" at DE2_115_Media_Computer.v(224) has no driver" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 224 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1640877089892 "|DE2_115_Media_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX7 DE2_115_Media_Computer.v(225) " "Output port \"HEX7\" at DE2_115_Media_Computer.v(225) has no driver" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 225 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1640877089892 "|DE2_115_Media_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_ADDR DE2_115_Media_Computer.v(228) " "Output port \"SRAM_ADDR\" at DE2_115_Media_Computer.v(228) has no driver" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 228 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1640877089892 "|DE2_115_Media_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_ADDR DE2_115_Media_Computer.v(251) " "Output port \"FL_ADDR\" at DE2_115_Media_Computer.v(251) has no driver" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 251 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1640877089892 "|DE2_115_Media_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_R DE2_115_Media_Computer.v(268) " "Output port \"VGA_R\" at DE2_115_Media_Computer.v(268) has no driver" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 268 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1640877089892 "|DE2_115_Media_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_G DE2_115_Media_Computer.v(269) " "Output port \"VGA_G\" at DE2_115_Media_Computer.v(269) has no driver" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 269 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1640877089892 "|DE2_115_Media_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_B DE2_115_Media_Computer.v(270) " "Output port \"VGA_B\" at DE2_115_Media_Computer.v(270) has no driver" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 270 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1640877089892 "|DE2_115_Media_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_CE_N DE2_115_Media_Computer.v(229) " "Output port \"SRAM_CE_N\" at DE2_115_Media_Computer.v(229) has no driver" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 229 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1640877089892 "|DE2_115_Media_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_WE_N DE2_115_Media_Computer.v(230) " "Output port \"SRAM_WE_N\" at DE2_115_Media_Computer.v(230) has no driver" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 230 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1640877089892 "|DE2_115_Media_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_OE_N DE2_115_Media_Computer.v(231) " "Output port \"SRAM_OE_N\" at DE2_115_Media_Computer.v(231) has no driver" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 231 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1640877089892 "|DE2_115_Media_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_UB_N DE2_115_Media_Computer.v(232) " "Output port \"SRAM_UB_N\" at DE2_115_Media_Computer.v(232) has no driver" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 232 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1640877089892 "|DE2_115_Media_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_LB_N DE2_115_Media_Computer.v(233) " "Output port \"SRAM_LB_N\" at DE2_115_Media_Computer.v(233) has no driver" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 233 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1640877089892 "|DE2_115_Media_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "UART_TXD DE2_115_Media_Computer.v(236) " "Output port \"UART_TXD\" at DE2_115_Media_Computer.v(236) has no driver" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 236 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1640877089892 "|DE2_115_Media_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_CE_N DE2_115_Media_Computer.v(252) " "Output port \"FL_CE_N\" at DE2_115_Media_Computer.v(252) has no driver" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 252 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1640877089892 "|DE2_115_Media_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_OE_N DE2_115_Media_Computer.v(253) " "Output port \"FL_OE_N\" at DE2_115_Media_Computer.v(253) has no driver" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 253 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1640877089892 "|DE2_115_Media_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_WE_N DE2_115_Media_Computer.v(255) " "Output port \"FL_WE_N\" at DE2_115_Media_Computer.v(255) has no driver" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 255 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1640877089892 "|DE2_115_Media_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_XCK DE2_115_Media_Computer.v(259) " "Output port \"AUD_XCK\" at DE2_115_Media_Computer.v(259) has no driver" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 259 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1640877089892 "|DE2_115_Media_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_DACDAT DE2_115_Media_Computer.v(260) " "Output port \"AUD_DACDAT\" at DE2_115_Media_Computer.v(260) has no driver" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 260 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1640877089892 "|DE2_115_Media_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_CLK DE2_115_Media_Computer.v(263) " "Output port \"VGA_CLK\" at DE2_115_Media_Computer.v(263) has no driver" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 263 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1640877089896 "|DE2_115_Media_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_HS DE2_115_Media_Computer.v(264) " "Output port \"VGA_HS\" at DE2_115_Media_Computer.v(264) has no driver" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 264 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1640877089896 "|DE2_115_Media_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_VS DE2_115_Media_Computer.v(265) " "Output port \"VGA_VS\" at DE2_115_Media_Computer.v(265) has no driver" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 265 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1640877089896 "|DE2_115_Media_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_BLANK_N DE2_115_Media_Computer.v(266) " "Output port \"VGA_BLANK_N\" at DE2_115_Media_Computer.v(266) has no driver" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 266 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1640877089896 "|DE2_115_Media_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_SYNC_N DE2_115_Media_Computer.v(267) " "Output port \"VGA_SYNC_N\" at DE2_115_Media_Computer.v(267) has no driver" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 267 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1640877089896 "|DE2_115_Media_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_ON DE2_115_Media_Computer.v(273) " "Output port \"LCD_ON\" at DE2_115_Media_Computer.v(273) has no driver" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 273 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1640877089896 "|DE2_115_Media_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_BLON DE2_115_Media_Computer.v(274) " "Output port \"LCD_BLON\" at DE2_115_Media_Computer.v(274) has no driver" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 274 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1640877089896 "|DE2_115_Media_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_EN DE2_115_Media_Computer.v(275) " "Output port \"LCD_EN\" at DE2_115_Media_Computer.v(275) has no driver" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 275 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1640877089896 "|DE2_115_Media_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_RS DE2_115_Media_Computer.v(276) " "Output port \"LCD_RS\" at DE2_115_Media_Computer.v(276) has no driver" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 276 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1640877089896 "|DE2_115_Media_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_RW DE2_115_Media_Computer.v(277) " "Output port \"LCD_RW\" at DE2_115_Media_Computer.v(277) has no driver" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 277 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1640877089896 "|DE2_115_Media_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "I2C_SCLK DE2_115_Media_Computer.v(280) " "Output port \"I2C_SCLK\" at DE2_115_Media_Computer.v(280) has no driver" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 280 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1640877089896 "|DE2_115_Media_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DCLK DE2_115_Media_Computer.v(283) " "Output port \"DCLK\" at DE2_115_Media_Computer.v(283) has no driver" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 283 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1640877089896 "|DE2_115_Media_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DATA1 DE2_115_Media_Computer.v(284) " "Output port \"DATA1\" at DE2_115_Media_Computer.v(284) has no driver" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 284 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1640877089896 "|DE2_115_Media_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FLASH_nCE DE2_115_Media_Computer.v(285) " "Output port \"FLASH_nCE\" at DE2_115_Media_Computer.v(285) has no driver" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 285 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1640877089896 "|DE2_115_Media_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SD_CLK DE2_115_Media_Computer.v(288) " "Output port \"SD_CLK\" at DE2_115_Media_Computer.v(288) has no driver" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 288 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1640877089896 "|DE2_115_Media_Computer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_USB niosii_USB:u0 " "Elaborating entity \"niosii_USB\" for hierarchy \"niosii_USB:u0\"" {  } { { "DE2_115_Media_Computer.v" "u0" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 380 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640877089909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_SD_Card_Avalon_Interface niosii_USB:u0\|Altera_UP_SD_Card_Avalon_Interface:sd " "Elaborating entity \"Altera_UP_SD_Card_Avalon_Interface\" for hierarchy \"niosii_USB:u0\|Altera_UP_SD_Card_Avalon_Interface:sd\"" {  } { { "niosii_USB/synthesis/niosii_USB.v" "sd" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/niosii_USB.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640877090012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_SD_Card_Interface niosii_USB:u0\|Altera_UP_SD_Card_Avalon_Interface:sd\|Altera_UP_SD_Card_Interface:SD_Card_Port " "Elaborating entity \"Altera_UP_SD_Card_Interface\" for hierarchy \"niosii_USB:u0\|Altera_UP_SD_Card_Avalon_Interface:sd\|Altera_UP_SD_Card_Interface:SD_Card_Port\"" {  } { { "niosii_USB/synthesis/submodules/Altera_UP_SD_Card_Avalon_Interface.vhd" "SD_Card_Port" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/Altera_UP_SD_Card_Avalon_Interface.vhd" 479 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640877090100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_SD_Card_48_bit_Command_Generator niosii_USB:u0\|Altera_UP_SD_Card_Avalon_Interface:sd\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator " "Elaborating entity \"Altera_UP_SD_Card_48_bit_Command_Generator\" for hierarchy \"niosii_USB:u0\|Altera_UP_SD_Card_Avalon_Interface:sd\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator\"" {  } { { "niosii_USB/synthesis/submodules/Altera_UP_SD_Card_Interface.vhd" "command_generator" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/Altera_UP_SD_Card_Interface.vhd" 371 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640877090482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_SD_CRC7_Generator niosii_USB:u0\|Altera_UP_SD_Card_Avalon_Interface:sd\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator\|Altera_UP_SD_CRC7_Generator:CRC7_Gen " "Elaborating entity \"Altera_UP_SD_CRC7_Generator\" for hierarchy \"niosii_USB:u0\|Altera_UP_SD_Card_Avalon_Interface:sd\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator\|Altera_UP_SD_CRC7_Generator:CRC7_Gen\"" {  } { { "niosii_USB/synthesis/submodules/Altera_UP_SD_Card_48_bit_Command_Generator.vhd" "CRC7_Gen" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/Altera_UP_SD_Card_48_bit_Command_Generator.vhd" 382 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640877090696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_SD_Card_Response_Receiver niosii_USB:u0\|Altera_UP_SD_Card_Avalon_Interface:sd\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Response_Receiver:response_receiver " "Elaborating entity \"Altera_UP_SD_Card_Response_Receiver\" for hierarchy \"niosii_USB:u0\|Altera_UP_SD_Card_Avalon_Interface:sd\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Response_Receiver:response_receiver\"" {  } { { "niosii_USB/synthesis/submodules/Altera_UP_SD_Card_Interface.vhd" "response_receiver" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/Altera_UP_SD_Card_Interface.vhd" 398 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640877090739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_SD_Card_Control_FSM niosii_USB:u0\|Altera_UP_SD_Card_Avalon_Interface:sd\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Control_FSM:control_FSM " "Elaborating entity \"Altera_UP_SD_Card_Control_FSM\" for hierarchy \"niosii_USB:u0\|Altera_UP_SD_Card_Avalon_Interface:sd\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Control_FSM:control_FSM\"" {  } { { "niosii_USB/synthesis/submodules/Altera_UP_SD_Card_Interface.vhd" "control_FSM" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/Altera_UP_SD_Card_Interface.vhd" 413 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640877090963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_SD_Card_Clock niosii_USB:u0\|Altera_UP_SD_Card_Avalon_Interface:sd\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Clock:clock_generator " "Elaborating entity \"Altera_UP_SD_Card_Clock\" for hierarchy \"niosii_USB:u0\|Altera_UP_SD_Card_Avalon_Interface:sd\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Clock:clock_generator\"" {  } { { "niosii_USB/synthesis/submodules/Altera_UP_SD_Card_Interface.vhd" "clock_generator" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/Altera_UP_SD_Card_Interface.vhd" 445 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640877091086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_SD_Signal_Trigger niosii_USB:u0\|Altera_UP_SD_Card_Avalon_Interface:sd\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Signal_Trigger:SD_clock_pulse_trigger " "Elaborating entity \"Altera_UP_SD_Signal_Trigger\" for hierarchy \"niosii_USB:u0\|Altera_UP_SD_Card_Avalon_Interface:sd\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Signal_Trigger:SD_clock_pulse_trigger\"" {  } { { "niosii_USB/synthesis/submodules/Altera_UP_SD_Card_Interface.vhd" "SD_clock_pulse_trigger" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/Altera_UP_SD_Card_Interface.vhd" 457 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640877091106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_SD_Card_Buffer niosii_USB:u0\|Altera_UP_SD_Card_Avalon_Interface:sd\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Buffer:data_line " "Elaborating entity \"Altera_UP_SD_Card_Buffer\" for hierarchy \"niosii_USB:u0\|Altera_UP_SD_Card_Avalon_Interface:sd\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Buffer:data_line\"" {  } { { "niosii_USB/synthesis/submodules/Altera_UP_SD_Card_Interface.vhd" "data_line" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/Altera_UP_SD_Card_Interface.vhd" 465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640877091165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_SD_CRC16_Generator niosii_USB:u0\|Altera_UP_SD_Card_Avalon_Interface:sd\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Buffer:data_line\|Altera_UP_SD_CRC16_Generator:crc16_checker " "Elaborating entity \"Altera_UP_SD_CRC16_Generator\" for hierarchy \"niosii_USB:u0\|Altera_UP_SD_Card_Avalon_Interface:sd\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Buffer:data_line\|Altera_UP_SD_CRC16_Generator:crc16_checker\"" {  } { { "niosii_USB/synthesis/submodules/Altera_UP_SD_Card_Buffer.vhd" "crc16_checker" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/Altera_UP_SD_Card_Buffer.vhd" 350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640877091236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_SD_Card_Memory_Block niosii_USB:u0\|Altera_UP_SD_Card_Avalon_Interface:sd\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Buffer:data_line\|Altera_UP_SD_Card_Memory_Block:packet_memory " "Elaborating entity \"Altera_UP_SD_Card_Memory_Block\" for hierarchy \"niosii_USB:u0\|Altera_UP_SD_Card_Avalon_Interface:sd\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Buffer:data_line\|Altera_UP_SD_Card_Memory_Block:packet_memory\"" {  } { { "niosii_USB/synthesis/submodules/Altera_UP_SD_Card_Buffer.vhd" "packet_memory" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/Altera_UP_SD_Card_Buffer.vhd" 363 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640877091264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram niosii_USB:u0\|Altera_UP_SD_Card_Avalon_Interface:sd\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Buffer:data_line\|Altera_UP_SD_Card_Memory_Block:packet_memory\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"niosii_USB:u0\|Altera_UP_SD_Card_Avalon_Interface:sd\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Buffer:data_line\|Altera_UP_SD_Card_Memory_Block:packet_memory\|altsyncram:altsyncram_component\"" {  } { { "niosii_USB/synthesis/submodules/Altera_UP_SD_Card_Memory_Block.vhd" "altsyncram_component" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/Altera_UP_SD_Card_Memory_Block.vhd" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640877091660 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "niosii_USB:u0\|Altera_UP_SD_Card_Avalon_Interface:sd\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Buffer:data_line\|Altera_UP_SD_Card_Memory_Block:packet_memory\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"niosii_USB:u0\|Altera_UP_SD_Card_Avalon_Interface:sd\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Buffer:data_line\|Altera_UP_SD_Card_Memory_Block:packet_memory\|altsyncram:altsyncram_component\"" {  } { { "niosii_USB/synthesis/submodules/Altera_UP_SD_Card_Memory_Block.vhd" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/Altera_UP_SD_Card_Memory_Block.vhd" 129 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640877091676 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "niosii_USB:u0\|Altera_UP_SD_Card_Avalon_Interface:sd\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Buffer:data_line\|Altera_UP_SD_Card_Memory_Block:packet_memory\|altsyncram:altsyncram_component " "Instantiated megafunction \"niosii_USB:u0\|Altera_UP_SD_Card_Avalon_Interface:sd\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Buffer:data_line\|Altera_UP_SD_Card_Memory_Block:packet_memory\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640877091676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640877091676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640877091676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640877091676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640877091676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640877091676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file initial_data.mif " "Parameter \"init_file\" = \"initial_data.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640877091676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640877091676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640877091676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640877091676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640877091676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 4096 " "Parameter \"numwords_b\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640877091676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640877091676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640877091676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640877091676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640877091676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640877091676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640877091676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640877091676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 12 " "Parameter \"widthad_b\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640877091676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640877091676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640877091676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640877091676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640877091676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640877091676 ""}  } { { "niosii_USB/synthesis/submodules/Altera_UP_SD_Card_Memory_Block.vhd" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/Altera_UP_SD_Card_Memory_Block.vhd" 129 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1640877091676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pr92.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pr92.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pr92 " "Found entity 1: altsyncram_pr92" {  } { { "db/altsyncram_pr92.tdf" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/db/altsyncram_pr92.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640877091845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640877091845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pr92 niosii_USB:u0\|Altera_UP_SD_Card_Avalon_Interface:sd\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Buffer:data_line\|Altera_UP_SD_Card_Memory_Block:packet_memory\|altsyncram:altsyncram_component\|altsyncram_pr92:auto_generated " "Elaborating entity \"altsyncram_pr92\" for hierarchy \"niosii_USB:u0\|Altera_UP_SD_Card_Avalon_Interface:sd\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Buffer:data_line\|Altera_UP_SD_Card_Memory_Block:packet_memory\|altsyncram:altsyncram_component\|altsyncram_pr92:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640877091851 ""}
{ "Critical Warning" "WCDB_CDB_FILE_NOT_FOUND" "C:/Users/Pablo/Documents/GitHub/USB/initial_data.mif " "Can't find Memory Initialization File or Hexadecimal (Intel-Format) File C:/Users/Pablo/Documents/GitHub/USB/initial_data.mif -- setting all initial values to 0" {  } { { "niosii_USB/synthesis/submodules/Altera_UP_SD_Card_Memory_Block.vhd" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/Altera_UP_SD_Card_Memory_Block.vhd" 129 0 0 } }  } 1 127003 "Can't find Memory Initialization File or Hexadecimal (Intel-Format) File %1!s! -- setting all initial values to 0" 0 0 "Analysis & Synthesis" 0 -1 1640877091859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_USB_audio_pll niosii_USB:u0\|niosii_USB_audio_pll:audio_pll " "Elaborating entity \"niosii_USB_audio_pll\" for hierarchy \"niosii_USB:u0\|niosii_USB_audio_pll:audio_pll\"" {  } { { "niosii_USB/synthesis/niosii_USB.v" "audio_pll" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/niosii_USB.v" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640877091947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_altpll niosii_USB:u0\|niosii_USB_audio_pll:audio_pll\|altera_up_altpll:audio_pll " "Elaborating entity \"altera_up_altpll\" for hierarchy \"niosii_USB:u0\|niosii_USB_audio_pll:audio_pll\|altera_up_altpll:audio_pll\"" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_audio_pll.v" "audio_pll" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_audio_pll.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640877091980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll niosii_USB:u0\|niosii_USB_audio_pll:audio_pll\|altera_up_altpll:audio_pll\|altpll:PLL_for_DE_Series_Boards " "Elaborating entity \"altpll\" for hierarchy \"niosii_USB:u0\|niosii_USB_audio_pll:audio_pll\|altera_up_altpll:audio_pll\|altpll:PLL_for_DE_Series_Boards\"" {  } { { "niosii_USB/synthesis/submodules/altera_up_altpll.v" "PLL_for_DE_Series_Boards" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/altera_up_altpll.v" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640877092278 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "niosii_USB:u0\|niosii_USB_audio_pll:audio_pll\|altera_up_altpll:audio_pll\|altpll:PLL_for_DE_Series_Boards " "Elaborated megafunction instantiation \"niosii_USB:u0\|niosii_USB_audio_pll:audio_pll\|altera_up_altpll:audio_pll\|altpll:PLL_for_DE_Series_Boards\"" {  } { { "niosii_USB/synthesis/submodules/altera_up_altpll.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/altera_up_altpll.v" 140 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640877092326 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "niosii_USB:u0\|niosii_USB_audio_pll:audio_pll\|altera_up_altpll:audio_pll\|altpll:PLL_for_DE_Series_Boards " "Instantiated megafunction \"niosii_USB:u0\|niosii_USB_audio_pll:audio_pll\|altera_up_altpll:audio_pll\|altpll:PLL_for_DE_Series_Boards\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 297 " "Parameter \"clk0_divide_by\" = \"297\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640877092327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640877092327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 73 " "Parameter \"clk0_multiply_by\" = \"73\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640877092327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640877092327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640877092327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640877092327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640877092327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640877092327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 1 " "Parameter \"clk2_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640877092327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640877092327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640877092327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640877092327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640877092327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "gate_lock_signal NO " "Parameter \"gate_lock_signal\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640877092327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640877092327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV " "Parameter \"intended_device_family\" = \"Cyclone IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640877092327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invalid_lock_multiplier 5 " "Parameter \"invalid_lock_multiplier\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640877092327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640877092327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640877092327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640877092327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640877092327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640877092327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640877092327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640877092327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640877092327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640877092327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640877092327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640877092327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640877092327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640877092327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640877092327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640877092327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640877092327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640877092327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640877092327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640877092327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640877092327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640877092327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640877092327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640877092327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640877092327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640877092327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640877092327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640877092327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640877092327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640877092327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640877092327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640877092327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640877092327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640877092327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640877092327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable0 PORT_UNUSED " "Parameter \"port_enable0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640877092327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable1 PORT_UNUSED " "Parameter \"port_enable1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640877092327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640877092327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640877092327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640877092327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640877092327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena0 PORT_UNUSED " "Parameter \"port_extclkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640877092327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena1 PORT_UNUSED " "Parameter \"port_extclkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640877092327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena2 PORT_UNUSED " "Parameter \"port_extclkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640877092327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena3 PORT_UNUSED " "Parameter \"port_extclkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640877092327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout0 PORT_UNUSED " "Parameter \"port_sclkout0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640877092327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout1 PORT_UNUSED " "Parameter \"port_sclkout1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640877092327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "valid_lock_multiplier 1 " "Parameter \"valid_lock_multiplier\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640877092327 ""}  } { { "niosii_USB/synthesis/submodules/altera_up_altpll.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/altera_up_altpll.v" 140 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1640877092327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_dkb2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_dkb2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_dkb2 " "Found entity 1: altpll_dkb2" {  } { { "db/altpll_dkb2.tdf" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/db/altpll_dkb2.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640877092566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640877092566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_dkb2 niosii_USB:u0\|niosii_USB_audio_pll:audio_pll\|altera_up_altpll:audio_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_dkb2:auto_generated " "Elaborating entity \"altpll_dkb2\" for hierarchy \"niosii_USB:u0\|niosii_USB_audio_pll:audio_pll\|altera_up_altpll:audio_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_dkb2:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640877092573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_avalon_reset_from_locked_signal niosii_USB:u0\|niosii_USB_audio_pll:audio_pll\|altera_up_avalon_reset_from_locked_signal:reset_from_locked " "Elaborating entity \"altera_up_avalon_reset_from_locked_signal\" for hierarchy \"niosii_USB:u0\|niosii_USB_audio_pll:audio_pll\|altera_up_avalon_reset_from_locked_signal:reset_from_locked\"" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_audio_pll.v" "reset_from_locked" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_audio_pll.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640877092624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_USB_cpu niosii_USB:u0\|niosii_USB_cpu:cpu " "Elaborating entity \"niosii_USB_cpu\" for hierarchy \"niosii_USB:u0\|niosii_USB_cpu:cpu\"" {  } { { "niosii_USB/synthesis/niosii_USB.v" "cpu" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/niosii_USB.v" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640877092639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_USB_cpu_cpu niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu " "Elaborating entity \"niosii_USB_cpu_cpu\" for hierarchy \"niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\"" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_cpu.v" "cpu" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_cpu.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640877092840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_USB_cpu_cpu_test_bench niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_test_bench:the_niosii_USB_cpu_cpu_test_bench " "Elaborating entity \"niosii_USB_cpu_cpu_test_bench\" for hierarchy \"niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_test_bench:the_niosii_USB_cpu_cpu_test_bench\"" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" "the_niosii_USB_cpu_cpu_test_bench" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" 6288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640877093839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_USB_cpu_cpu_ic_data_module niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_ic_data_module:niosii_USB_cpu_cpu_ic_data " "Elaborating entity \"niosii_USB_cpu_cpu_ic_data_module\" for hierarchy \"niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_ic_data_module:niosii_USB_cpu_cpu_ic_data\"" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" "niosii_USB_cpu_cpu_ic_data" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" 7290 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640877093942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_ic_data_module:niosii_USB_cpu_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_ic_data_module:niosii_USB_cpu_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" "the_altsyncram" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640877093984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cjd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cjd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cjd1 " "Found entity 1: altsyncram_cjd1" {  } { { "db/altsyncram_cjd1.tdf" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/db/altsyncram_cjd1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640877094098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640877094098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cjd1 niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_ic_data_module:niosii_USB_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated " "Elaborating entity \"altsyncram_cjd1\" for hierarchy \"niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_ic_data_module:niosii_USB_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640877094103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_USB_cpu_cpu_ic_tag_module niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_ic_tag_module:niosii_USB_cpu_cpu_ic_tag " "Elaborating entity \"niosii_USB_cpu_cpu_ic_tag_module\" for hierarchy \"niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_ic_tag_module:niosii_USB_cpu_cpu_ic_tag\"" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" "niosii_USB_cpu_cpu_ic_tag" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" 7356 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640877094178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_ic_tag_module:niosii_USB_cpu_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_ic_tag_module:niosii_USB_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" "the_altsyncram" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640877094212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dad1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dad1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dad1 " "Found entity 1: altsyncram_dad1" {  } { { "db/altsyncram_dad1.tdf" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/db/altsyncram_dad1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640877094328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640877094328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dad1 niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_ic_tag_module:niosii_USB_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_dad1:auto_generated " "Elaborating entity \"altsyncram_dad1\" for hierarchy \"niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_ic_tag_module:niosii_USB_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_dad1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640877094333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_USB_cpu_cpu_bht_module niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_bht_module:niosii_USB_cpu_cpu_bht " "Elaborating entity \"niosii_USB_cpu_cpu_bht_module\" for hierarchy \"niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_bht_module:niosii_USB_cpu_cpu_bht\"" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" "niosii_USB_cpu_cpu_bht" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" 7554 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640877094401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_bht_module:niosii_USB_cpu_cpu_bht\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_bht_module:niosii_USB_cpu_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" "the_altsyncram" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640877094426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_97d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_97d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_97d1 " "Found entity 1: altsyncram_97d1" {  } { { "db/altsyncram_97d1.tdf" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/db/altsyncram_97d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640877094530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640877094530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_97d1 niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_bht_module:niosii_USB_cpu_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_97d1:auto_generated " "Elaborating entity \"altsyncram_97d1\" for hierarchy \"niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_bht_module:niosii_USB_cpu_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_97d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640877094546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_USB_cpu_cpu_register_bank_a_module niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_register_bank_a_module:niosii_USB_cpu_cpu_register_bank_a " "Elaborating entity \"niosii_USB_cpu_cpu_register_bank_a_module\" for hierarchy \"niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_register_bank_a_module:niosii_USB_cpu_cpu_register_bank_a\"" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" "niosii_USB_cpu_cpu_register_bank_a" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" 8511 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640877094616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_register_bank_a_module:niosii_USB_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_register_bank_a_module:niosii_USB_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" "the_altsyncram" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640877094645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fic1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fic1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fic1 " "Found entity 1: altsyncram_fic1" {  } { { "db/altsyncram_fic1.tdf" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/db/altsyncram_fic1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640877094742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640877094742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fic1 niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_register_bank_a_module:niosii_USB_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated " "Elaborating entity \"altsyncram_fic1\" for hierarchy \"niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_register_bank_a_module:niosii_USB_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640877094747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_USB_cpu_cpu_register_bank_b_module niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_register_bank_b_module:niosii_USB_cpu_cpu_register_bank_b " "Elaborating entity \"niosii_USB_cpu_cpu_register_bank_b_module\" for hierarchy \"niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_register_bank_b_module:niosii_USB_cpu_cpu_register_bank_b\"" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" "niosii_USB_cpu_cpu_register_bank_b" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" 8529 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640877094821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_USB_cpu_cpu_mult_cell niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_mult_cell:the_niosii_USB_cpu_cpu_mult_cell " "Elaborating entity \"niosii_USB_cpu_cpu_mult_cell\" for hierarchy \"niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_mult_cell:the_niosii_USB_cpu_cpu_mult_cell\"" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" "the_niosii_USB_cpu_cpu_mult_cell" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" 9114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640877094876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_mult_cell:the_niosii_USB_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Elaborating entity \"altera_mult_add\" for hierarchy \"niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_mult_cell:the_niosii_USB_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\"" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu_mult_cell.v" "the_altmult_add_p1" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu_mult_cell.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640877094937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_vkp2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_vkp2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_vkp2 " "Found entity 1: altera_mult_add_vkp2" {  } { { "db/altera_mult_add_vkp2.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/db/altera_mult_add_vkp2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640877095019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640877095019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_vkp2 niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_mult_cell:the_niosii_USB_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated " "Elaborating entity \"altera_mult_add_vkp2\" for hierarchy \"niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_mult_cell:the_niosii_USB_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add.tdf" 454 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640877095025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_mult_cell:the_niosii_USB_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_mult_cell:the_niosii_USB_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_vkp2.v" "altera_mult_add_rtl1" { Text "C:/Users/Pablo/Documents/GitHub/USB/db/altera_mult_add_vkp2.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640877095203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_mult_cell:the_niosii_USB_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_mult_cell:the_niosii_USB_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640877095344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_mult_cell:the_niosii_USB_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_mult_cell:the_niosii_USB_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640877095389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_mult_cell:the_niosii_USB_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_mult_cell:the_niosii_USB_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640877095420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_mult_cell:the_niosii_USB_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_mult_cell:the_niosii_USB_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640877095504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_mult_cell:the_niosii_USB_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_mult_cell:the_niosii_USB_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640877095875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_mult_cell:the_niosii_USB_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_mult_cell:the_niosii_USB_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640877095905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_mult_cell:the_niosii_USB_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_mult_cell:the_niosii_USB_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640877095991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_mult_cell:the_niosii_USB_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_mult_cell:the_niosii_USB_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640877096088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_mult_cell:the_niosii_USB_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_mult_cell:the_niosii_USB_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640877096120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_mult_cell:the_niosii_USB_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_mult_cell:the_niosii_USB_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640877096155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_mult_cell:the_niosii_USB_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_mult_cell:the_niosii_USB_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640877096262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_mult_cell:the_niosii_USB_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_mult_cell:the_niosii_USB_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640877096951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_mult_cell:the_niosii_USB_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_mult_cell:the_niosii_USB_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640877097144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_mult_cell:the_niosii_USB_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_mult_cell:the_niosii_USB_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640877097176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_mult_cell:the_niosii_USB_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_mult_cell:the_niosii_USB_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640877097244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_mult_cell:the_niosii_USB_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_mult_cell:the_niosii_USB_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640877097281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_mult_cell:the_niosii_USB_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_mult_cell:the_niosii_USB_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640877097370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_mult_cell:the_niosii_USB_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_mult_cell:the_niosii_USB_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640877097463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_USB_cpu_cpu_dc_tag_module niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_dc_tag_module:niosii_USB_cpu_cpu_dc_tag " "Elaborating entity \"niosii_USB_cpu_cpu_dc_tag_module\" for hierarchy \"niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_dc_tag_module:niosii_USB_cpu_cpu_dc_tag\"" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" "niosii_USB_cpu_cpu_dc_tag" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" 9536 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640877102306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_dc_tag_module:niosii_USB_cpu_cpu_dc_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_dc_tag_module:niosii_USB_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" "the_altsyncram" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640877102331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lic1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_lic1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lic1 " "Found entity 1: altsyncram_lic1" {  } { { "db/altsyncram_lic1.tdf" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/db/altsyncram_lic1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640877102433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640877102433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_lic1 niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_dc_tag_module:niosii_USB_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_lic1:auto_generated " "Elaborating entity \"altsyncram_lic1\" for hierarchy \"niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_dc_tag_module:niosii_USB_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_lic1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640877102457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_USB_cpu_cpu_dc_data_module niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_dc_data_module:niosii_USB_cpu_cpu_dc_data " "Elaborating entity \"niosii_USB_cpu_cpu_dc_data_module\" for hierarchy \"niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_dc_data_module:niosii_USB_cpu_cpu_dc_data\"" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" "niosii_USB_cpu_cpu_dc_data" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" 9602 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640877102546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_dc_data_module:niosii_USB_cpu_cpu_dc_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_dc_data_module:niosii_USB_cpu_cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" "the_altsyncram" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" 465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640877102572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kdf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kdf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kdf1 " "Found entity 1: altsyncram_kdf1" {  } { { "db/altsyncram_kdf1.tdf" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/db/altsyncram_kdf1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640877102666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640877102666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kdf1 niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_dc_data_module:niosii_USB_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_kdf1:auto_generated " "Elaborating entity \"altsyncram_kdf1\" for hierarchy \"niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_dc_data_module:niosii_USB_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_kdf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640877102672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_USB_cpu_cpu_dc_victim_module niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_dc_victim_module:niosii_USB_cpu_cpu_dc_victim " "Elaborating entity \"niosii_USB_cpu_cpu_dc_victim_module\" for hierarchy \"niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_dc_victim_module:niosii_USB_cpu_cpu_dc_victim\"" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" "niosii_USB_cpu_cpu_dc_victim" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" 9714 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640877102747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_dc_victim_module:niosii_USB_cpu_cpu_dc_victim\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_dc_victim_module:niosii_USB_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" "the_altsyncram" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" 534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640877102805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r3d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r3d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r3d1 " "Found entity 1: altsyncram_r3d1" {  } { { "db/altsyncram_r3d1.tdf" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/db/altsyncram_r3d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640877103208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640877103208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r3d1 niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_dc_victim_module:niosii_USB_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated " "Elaborating entity \"altsyncram_r3d1\" for hierarchy \"niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_dc_victim_module:niosii_USB_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640877103221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_USB_cpu_cpu_nios2_oci niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_nios2_oci:the_niosii_USB_cpu_cpu_nios2_oci " "Elaborating entity \"niosii_USB_cpu_cpu_nios2_oci\" for hierarchy \"niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_nios2_oci:the_niosii_USB_cpu_cpu_nios2_oci\"" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" "the_niosii_USB_cpu_cpu_nios2_oci" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" 10519 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640877103465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_USB_cpu_cpu_nios2_oci_debug niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_nios2_oci:the_niosii_USB_cpu_cpu_nios2_oci\|niosii_USB_cpu_cpu_nios2_oci_debug:the_niosii_USB_cpu_cpu_nios2_oci_debug " "Elaborating entity \"niosii_USB_cpu_cpu_nios2_oci_debug\" for hierarchy \"niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_nios2_oci:the_niosii_USB_cpu_cpu_nios2_oci\|niosii_USB_cpu_cpu_nios2_oci_debug:the_niosii_USB_cpu_cpu_nios2_oci_debug\"" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" "the_niosii_USB_cpu_cpu_nios2_oci_debug" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" 3385 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640877103574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_nios2_oci:the_niosii_USB_cpu_cpu_nios2_oci\|niosii_USB_cpu_cpu_nios2_oci_debug:the_niosii_USB_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_nios2_oci:the_niosii_USB_cpu_cpu_nios2_oci\|niosii_USB_cpu_cpu_nios2_oci_debug:the_niosii_USB_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" 632 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640877103633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_USB_cpu_cpu_nios2_oci_break niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_nios2_oci:the_niosii_USB_cpu_cpu_nios2_oci\|niosii_USB_cpu_cpu_nios2_oci_break:the_niosii_USB_cpu_cpu_nios2_oci_break " "Elaborating entity \"niosii_USB_cpu_cpu_nios2_oci_break\" for hierarchy \"niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_nios2_oci:the_niosii_USB_cpu_cpu_nios2_oci\|niosii_USB_cpu_cpu_nios2_oci_break:the_niosii_USB_cpu_cpu_nios2_oci_break\"" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" "the_niosii_USB_cpu_cpu_nios2_oci_break" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" 3422 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640877103682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_USB_cpu_cpu_nios2_oci_xbrk niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_nios2_oci:the_niosii_USB_cpu_cpu_nios2_oci\|niosii_USB_cpu_cpu_nios2_oci_xbrk:the_niosii_USB_cpu_cpu_nios2_oci_xbrk " "Elaborating entity \"niosii_USB_cpu_cpu_nios2_oci_xbrk\" for hierarchy \"niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_nios2_oci:the_niosii_USB_cpu_cpu_nios2_oci\|niosii_USB_cpu_cpu_nios2_oci_xbrk:the_niosii_USB_cpu_cpu_nios2_oci_xbrk\"" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" "the_niosii_USB_cpu_cpu_nios2_oci_xbrk" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" 3447 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640877103982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_USB_cpu_cpu_nios2_oci_dbrk niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_nios2_oci:the_niosii_USB_cpu_cpu_nios2_oci\|niosii_USB_cpu_cpu_nios2_oci_dbrk:the_niosii_USB_cpu_cpu_nios2_oci_dbrk " "Elaborating entity \"niosii_USB_cpu_cpu_nios2_oci_dbrk\" for hierarchy \"niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_nios2_oci:the_niosii_USB_cpu_cpu_nios2_oci\|niosii_USB_cpu_cpu_nios2_oci_dbrk:the_niosii_USB_cpu_cpu_nios2_oci_dbrk\"" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" "the_niosii_USB_cpu_cpu_nios2_oci_dbrk" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" 3480 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640877104022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_USB_cpu_cpu_nios2_oci_match_single niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_nios2_oci:the_niosii_USB_cpu_cpu_nios2_oci\|niosii_USB_cpu_cpu_nios2_oci_dbrk:the_niosii_USB_cpu_cpu_nios2_oci_dbrk\|niosii_USB_cpu_cpu_nios2_oci_match_single:niosii_USB_cpu_cpu_nios2_oci_dbrk_hit0_match_single " "Elaborating entity \"niosii_USB_cpu_cpu_nios2_oci_match_single\" for hierarchy \"niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_nios2_oci:the_niosii_USB_cpu_cpu_nios2_oci\|niosii_USB_cpu_cpu_nios2_oci_dbrk:the_niosii_USB_cpu_cpu_nios2_oci_dbrk\|niosii_USB_cpu_cpu_nios2_oci_match_single:niosii_USB_cpu_cpu_nios2_oci_dbrk_hit0_match_single\"" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" "niosii_USB_cpu_cpu_nios2_oci_dbrk_hit0_match_single" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" 1633 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640877104069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_USB_cpu_cpu_nios2_oci_match_paired niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_nios2_oci:the_niosii_USB_cpu_cpu_nios2_oci\|niosii_USB_cpu_cpu_nios2_oci_dbrk:the_niosii_USB_cpu_cpu_nios2_oci_dbrk\|niosii_USB_cpu_cpu_nios2_oci_match_paired:niosii_USB_cpu_cpu_nios2_oci_dbrk_hit0_match_paired " "Elaborating entity \"niosii_USB_cpu_cpu_nios2_oci_match_paired\" for hierarchy \"niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_nios2_oci:the_niosii_USB_cpu_cpu_nios2_oci\|niosii_USB_cpu_cpu_nios2_oci_dbrk:the_niosii_USB_cpu_cpu_nios2_oci_dbrk\|niosii_USB_cpu_cpu_nios2_oci_match_paired:niosii_USB_cpu_cpu_nios2_oci_dbrk_hit0_match_paired\"" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" "niosii_USB_cpu_cpu_nios2_oci_dbrk_hit0_match_paired" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" 1676 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640877104138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_USB_cpu_cpu_nios2_oci_itrace niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_nios2_oci:the_niosii_USB_cpu_cpu_nios2_oci\|niosii_USB_cpu_cpu_nios2_oci_itrace:the_niosii_USB_cpu_cpu_nios2_oci_itrace " "Elaborating entity \"niosii_USB_cpu_cpu_nios2_oci_itrace\" for hierarchy \"niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_nios2_oci:the_niosii_USB_cpu_cpu_nios2_oci\|niosii_USB_cpu_cpu_nios2_oci_itrace:the_niosii_USB_cpu_cpu_nios2_oci_itrace\"" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" "the_niosii_USB_cpu_cpu_nios2_oci_itrace" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" 3518 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640877104180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_USB_cpu_cpu_nios2_oci_dtrace niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_nios2_oci:the_niosii_USB_cpu_cpu_nios2_oci\|niosii_USB_cpu_cpu_nios2_oci_dtrace:the_niosii_USB_cpu_cpu_nios2_oci_dtrace " "Elaborating entity \"niosii_USB_cpu_cpu_nios2_oci_dtrace\" for hierarchy \"niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_nios2_oci:the_niosii_USB_cpu_cpu_nios2_oci\|niosii_USB_cpu_cpu_nios2_oci_dtrace:the_niosii_USB_cpu_cpu_nios2_oci_dtrace\"" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" "the_niosii_USB_cpu_cpu_nios2_oci_dtrace" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" 3533 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640877104222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_USB_cpu_cpu_nios2_oci_td_mode niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_nios2_oci:the_niosii_USB_cpu_cpu_nios2_oci\|niosii_USB_cpu_cpu_nios2_oci_dtrace:the_niosii_USB_cpu_cpu_nios2_oci_dtrace\|niosii_USB_cpu_cpu_nios2_oci_td_mode:niosii_USB_cpu_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"niosii_USB_cpu_cpu_nios2_oci_td_mode\" for hierarchy \"niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_nios2_oci:the_niosii_USB_cpu_cpu_nios2_oci\|niosii_USB_cpu_cpu_nios2_oci_dtrace:the_niosii_USB_cpu_cpu_nios2_oci_dtrace\|niosii_USB_cpu_cpu_nios2_oci_td_mode:niosii_USB_cpu_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" "niosii_USB_cpu_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" 2033 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640877104303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_USB_cpu_cpu_nios2_oci_fifo niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_nios2_oci:the_niosii_USB_cpu_cpu_nios2_oci\|niosii_USB_cpu_cpu_nios2_oci_fifo:the_niosii_USB_cpu_cpu_nios2_oci_fifo " "Elaborating entity \"niosii_USB_cpu_cpu_nios2_oci_fifo\" for hierarchy \"niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_nios2_oci:the_niosii_USB_cpu_cpu_nios2_oci\|niosii_USB_cpu_cpu_nios2_oci_fifo:the_niosii_USB_cpu_cpu_nios2_oci_fifo\"" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" "the_niosii_USB_cpu_cpu_nios2_oci_fifo" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" 3548 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640877104342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_USB_cpu_cpu_nios2_oci_compute_input_tm_cnt niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_nios2_oci:the_niosii_USB_cpu_cpu_nios2_oci\|niosii_USB_cpu_cpu_nios2_oci_fifo:the_niosii_USB_cpu_cpu_nios2_oci_fifo\|niosii_USB_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_niosii_USB_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"niosii_USB_cpu_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_nios2_oci:the_niosii_USB_cpu_cpu_nios2_oci\|niosii_USB_cpu_cpu_nios2_oci_fifo:the_niosii_USB_cpu_cpu_nios2_oci_fifo\|niosii_USB_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_niosii_USB_cpu_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" "the_niosii_USB_cpu_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" 2346 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640877104406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_USB_cpu_cpu_nios2_oci_fifo_wrptr_inc niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_nios2_oci:the_niosii_USB_cpu_cpu_nios2_oci\|niosii_USB_cpu_cpu_nios2_oci_fifo:the_niosii_USB_cpu_cpu_nios2_oci_fifo\|niosii_USB_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_niosii_USB_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"niosii_USB_cpu_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_nios2_oci:the_niosii_USB_cpu_cpu_nios2_oci\|niosii_USB_cpu_cpu_nios2_oci_fifo:the_niosii_USB_cpu_cpu_nios2_oci_fifo\|niosii_USB_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_niosii_USB_cpu_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" "the_niosii_USB_cpu_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" 2355 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640877104443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_USB_cpu_cpu_nios2_oci_fifo_cnt_inc niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_nios2_oci:the_niosii_USB_cpu_cpu_nios2_oci\|niosii_USB_cpu_cpu_nios2_oci_fifo:the_niosii_USB_cpu_cpu_nios2_oci_fifo\|niosii_USB_cpu_cpu_nios2_oci_fifo_cnt_inc:the_niosii_USB_cpu_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"niosii_USB_cpu_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_nios2_oci:the_niosii_USB_cpu_cpu_nios2_oci\|niosii_USB_cpu_cpu_nios2_oci_fifo:the_niosii_USB_cpu_cpu_nios2_oci_fifo\|niosii_USB_cpu_cpu_nios2_oci_fifo_cnt_inc:the_niosii_USB_cpu_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" "the_niosii_USB_cpu_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" 2364 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640877104482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_USB_cpu_cpu_nios2_oci_pib niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_nios2_oci:the_niosii_USB_cpu_cpu_nios2_oci\|niosii_USB_cpu_cpu_nios2_oci_pib:the_niosii_USB_cpu_cpu_nios2_oci_pib " "Elaborating entity \"niosii_USB_cpu_cpu_nios2_oci_pib\" for hierarchy \"niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_nios2_oci:the_niosii_USB_cpu_cpu_nios2_oci\|niosii_USB_cpu_cpu_nios2_oci_pib:the_niosii_USB_cpu_cpu_nios2_oci_pib\"" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" "the_niosii_USB_cpu_cpu_nios2_oci_pib" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" 3553 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640877104523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_USB_cpu_cpu_nios2_oci_im niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_nios2_oci:the_niosii_USB_cpu_cpu_nios2_oci\|niosii_USB_cpu_cpu_nios2_oci_im:the_niosii_USB_cpu_cpu_nios2_oci_im " "Elaborating entity \"niosii_USB_cpu_cpu_nios2_oci_im\" for hierarchy \"niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_nios2_oci:the_niosii_USB_cpu_cpu_nios2_oci\|niosii_USB_cpu_cpu_nios2_oci_im:the_niosii_USB_cpu_cpu_nios2_oci_im\"" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" "the_niosii_USB_cpu_cpu_nios2_oci_im" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" 3567 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640877104563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_USB_cpu_cpu_nios2_avalon_reg niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_nios2_oci:the_niosii_USB_cpu_cpu_nios2_oci\|niosii_USB_cpu_cpu_nios2_avalon_reg:the_niosii_USB_cpu_cpu_nios2_avalon_reg " "Elaborating entity \"niosii_USB_cpu_cpu_nios2_avalon_reg\" for hierarchy \"niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_nios2_oci:the_niosii_USB_cpu_cpu_nios2_oci\|niosii_USB_cpu_cpu_nios2_avalon_reg:the_niosii_USB_cpu_cpu_nios2_avalon_reg\"" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" "the_niosii_USB_cpu_cpu_nios2_avalon_reg" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" 3586 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640877104607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_USB_cpu_cpu_nios2_ocimem niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_nios2_oci:the_niosii_USB_cpu_cpu_nios2_oci\|niosii_USB_cpu_cpu_nios2_ocimem:the_niosii_USB_cpu_cpu_nios2_ocimem " "Elaborating entity \"niosii_USB_cpu_cpu_nios2_ocimem\" for hierarchy \"niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_nios2_oci:the_niosii_USB_cpu_cpu_nios2_oci\|niosii_USB_cpu_cpu_nios2_ocimem:the_niosii_USB_cpu_cpu_nios2_ocimem\"" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" "the_niosii_USB_cpu_cpu_nios2_ocimem" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" 3606 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640877104648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_USB_cpu_cpu_ociram_sp_ram_module niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_nios2_oci:the_niosii_USB_cpu_cpu_nios2_oci\|niosii_USB_cpu_cpu_nios2_ocimem:the_niosii_USB_cpu_cpu_nios2_ocimem\|niosii_USB_cpu_cpu_ociram_sp_ram_module:niosii_USB_cpu_cpu_ociram_sp_ram " "Elaborating entity \"niosii_USB_cpu_cpu_ociram_sp_ram_module\" for hierarchy \"niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_nios2_oci:the_niosii_USB_cpu_cpu_nios2_oci\|niosii_USB_cpu_cpu_nios2_ocimem:the_niosii_USB_cpu_cpu_nios2_ocimem\|niosii_USB_cpu_cpu_ociram_sp_ram_module:niosii_USB_cpu_cpu_ociram_sp_ram\"" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" "niosii_USB_cpu_cpu_ociram_sp_ram" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" 3132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640877104721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_nios2_oci:the_niosii_USB_cpu_cpu_nios2_oci\|niosii_USB_cpu_cpu_nios2_ocimem:the_niosii_USB_cpu_cpu_nios2_ocimem\|niosii_USB_cpu_cpu_ociram_sp_ram_module:niosii_USB_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_nios2_oci:the_niosii_USB_cpu_cpu_nios2_oci\|niosii_USB_cpu_cpu_nios2_ocimem:the_niosii_USB_cpu_cpu_nios2_ocimem\|niosii_USB_cpu_cpu_ociram_sp_ram_module:niosii_USB_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" "the_altsyncram" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" 2956 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640877104745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ac71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ac71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ac71 " "Found entity 1: altsyncram_ac71" {  } { { "db/altsyncram_ac71.tdf" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/db/altsyncram_ac71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640877104840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640877104840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ac71 niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_nios2_oci:the_niosii_USB_cpu_cpu_nios2_oci\|niosii_USB_cpu_cpu_nios2_ocimem:the_niosii_USB_cpu_cpu_nios2_ocimem\|niosii_USB_cpu_cpu_ociram_sp_ram_module:niosii_USB_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated " "Elaborating entity \"altsyncram_ac71\" for hierarchy \"niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_nios2_oci:the_niosii_USB_cpu_cpu_nios2_oci\|niosii_USB_cpu_cpu_nios2_ocimem:the_niosii_USB_cpu_cpu_nios2_ocimem\|niosii_USB_cpu_cpu_ociram_sp_ram_module:niosii_USB_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640877104846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_USB_cpu_cpu_debug_slave_wrapper niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_nios2_oci:the_niosii_USB_cpu_cpu_nios2_oci\|niosii_USB_cpu_cpu_debug_slave_wrapper:the_niosii_USB_cpu_cpu_debug_slave_wrapper " "Elaborating entity \"niosii_USB_cpu_cpu_debug_slave_wrapper\" for hierarchy \"niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_nios2_oci:the_niosii_USB_cpu_cpu_nios2_oci\|niosii_USB_cpu_cpu_debug_slave_wrapper:the_niosii_USB_cpu_cpu_debug_slave_wrapper\"" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" "the_niosii_USB_cpu_cpu_debug_slave_wrapper" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" 3708 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640877104891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_USB_cpu_cpu_debug_slave_tck niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_nios2_oci:the_niosii_USB_cpu_cpu_nios2_oci\|niosii_USB_cpu_cpu_debug_slave_wrapper:the_niosii_USB_cpu_cpu_debug_slave_wrapper\|niosii_USB_cpu_cpu_debug_slave_tck:the_niosii_USB_cpu_cpu_debug_slave_tck " "Elaborating entity \"niosii_USB_cpu_cpu_debug_slave_tck\" for hierarchy \"niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_nios2_oci:the_niosii_USB_cpu_cpu_nios2_oci\|niosii_USB_cpu_cpu_debug_slave_wrapper:the_niosii_USB_cpu_cpu_debug_slave_wrapper\|niosii_USB_cpu_cpu_debug_slave_tck:the_niosii_USB_cpu_cpu_debug_slave_tck\"" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu_debug_slave_wrapper.v" "the_niosii_USB_cpu_cpu_debug_slave_tck" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640877104907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_USB_cpu_cpu_debug_slave_sysclk niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_nios2_oci:the_niosii_USB_cpu_cpu_nios2_oci\|niosii_USB_cpu_cpu_debug_slave_wrapper:the_niosii_USB_cpu_cpu_debug_slave_wrapper\|niosii_USB_cpu_cpu_debug_slave_sysclk:the_niosii_USB_cpu_cpu_debug_slave_sysclk " "Elaborating entity \"niosii_USB_cpu_cpu_debug_slave_sysclk\" for hierarchy \"niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_nios2_oci:the_niosii_USB_cpu_cpu_nios2_oci\|niosii_USB_cpu_cpu_debug_slave_wrapper:the_niosii_USB_cpu_cpu_debug_slave_wrapper\|niosii_USB_cpu_cpu_debug_slave_sysclk:the_niosii_USB_cpu_cpu_debug_slave_sysclk\"" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu_debug_slave_wrapper.v" "the_niosii_USB_cpu_cpu_debug_slave_sysclk" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640877104969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_nios2_oci:the_niosii_USB_cpu_cpu_nios2_oci\|niosii_USB_cpu_cpu_debug_slave_wrapper:the_niosii_USB_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:niosii_USB_cpu_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_nios2_oci:the_niosii_USB_cpu_cpu_nios2_oci\|niosii_USB_cpu_cpu_debug_slave_wrapper:the_niosii_USB_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:niosii_USB_cpu_cpu_debug_slave_phy\"" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu_debug_slave_wrapper.v" "niosii_USB_cpu_cpu_debug_slave_phy" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640877105072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_nios2_oci:the_niosii_USB_cpu_cpu_nios2_oci\|niosii_USB_cpu_cpu_debug_slave_wrapper:the_niosii_USB_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:niosii_USB_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_nios2_oci:the_niosii_USB_cpu_cpu_nios2_oci\|niosii_USB_cpu_cpu_debug_slave_wrapper:the_niosii_USB_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:niosii_USB_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640877105088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_nios2_oci:the_niosii_USB_cpu_cpu_nios2_oci\|niosii_USB_cpu_cpu_debug_slave_wrapper:the_niosii_USB_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:niosii_USB_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_nios2_oci:the_niosii_USB_cpu_cpu_nios2_oci\|niosii_USB_cpu_cpu_debug_slave_wrapper:the_niosii_USB_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:niosii_USB_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640877105227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_nios2_oci:the_niosii_USB_cpu_cpu_nios2_oci\|niosii_USB_cpu_cpu_debug_slave_wrapper:the_niosii_USB_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:niosii_USB_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_nios2_oci:the_niosii_USB_cpu_cpu_nios2_oci\|niosii_USB_cpu_cpu_debug_slave_wrapper:the_niosii_USB_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:niosii_USB_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640877105394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_USB_jtag_uart niosii_USB:u0\|niosii_USB_jtag_uart:jtag_uart " "Elaborating entity \"niosii_USB_jtag_uart\" for hierarchy \"niosii_USB:u0\|niosii_USB_jtag_uart:jtag_uart\"" {  } { { "niosii_USB/synthesis/niosii_USB.v" "jtag_uart" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/niosii_USB.v" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640877105467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_USB_jtag_uart_scfifo_w niosii_USB:u0\|niosii_USB_jtag_uart:jtag_uart\|niosii_USB_jtag_uart_scfifo_w:the_niosii_USB_jtag_uart_scfifo_w " "Elaborating entity \"niosii_USB_jtag_uart_scfifo_w\" for hierarchy \"niosii_USB:u0\|niosii_USB_jtag_uart:jtag_uart\|niosii_USB_jtag_uart_scfifo_w:the_niosii_USB_jtag_uart_scfifo_w\"" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_jtag_uart.v" "the_niosii_USB_jtag_uart_scfifo_w" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_jtag_uart.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640877105487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo niosii_USB:u0\|niosii_USB_jtag_uart:jtag_uart\|niosii_USB_jtag_uart_scfifo_w:the_niosii_USB_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"niosii_USB:u0\|niosii_USB_jtag_uart:jtag_uart\|niosii_USB_jtag_uart_scfifo_w:the_niosii_USB_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_jtag_uart.v" "wfifo" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_jtag_uart.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640877105811 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "niosii_USB:u0\|niosii_USB_jtag_uart:jtag_uart\|niosii_USB_jtag_uart_scfifo_w:the_niosii_USB_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"niosii_USB:u0\|niosii_USB_jtag_uart:jtag_uart\|niosii_USB_jtag_uart_scfifo_w:the_niosii_USB_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_jtag_uart.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_jtag_uart.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640877105820 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "niosii_USB:u0\|niosii_USB_jtag_uart:jtag_uart\|niosii_USB_jtag_uart_scfifo_w:the_niosii_USB_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"niosii_USB:u0\|niosii_USB_jtag_uart:jtag_uart\|niosii_USB_jtag_uart_scfifo_w:the_niosii_USB_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640877105823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640877105823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640877105823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640877105823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640877105823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640877105823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640877105823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640877105823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640877105823 ""}  } { { "niosii_USB/synthesis/submodules/niosii_USB_jtag_uart.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_jtag_uart.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1640877105823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/db/scfifo_jr21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640877105977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640877105977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 niosii_USB:u0\|niosii_USB_jtag_uart:jtag_uart\|niosii_USB_jtag_uart_scfifo_w:the_niosii_USB_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"niosii_USB:u0\|niosii_USB_jtag_uart:jtag_uart\|niosii_USB_jtag_uart_scfifo_w:the_niosii_USB_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640877105983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_l011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_l011 " "Found entity 1: a_dpfifo_l011" {  } { { "db/a_dpfifo_l011.tdf" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/db/a_dpfifo_l011.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640877106025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640877106025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_l011 niosii_USB:u0\|niosii_USB_jtag_uart:jtag_uart\|niosii_USB_jtag_uart_scfifo_w:the_niosii_USB_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo " "Elaborating entity \"a_dpfifo_l011\" for hierarchy \"niosii_USB:u0\|niosii_USB_jtag_uart:jtag_uart\|niosii_USB_jtag_uart_scfifo_w:the_niosii_USB_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "C:/Users/Pablo/Documents/GitHub/USB/db/scfifo_jr21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640877106035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640877106085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640877106085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf niosii_USB:u0\|niosii_USB_jtag_uart:jtag_uart\|niosii_USB_jtag_uart_scfifo_w:the_niosii_USB_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"niosii_USB:u0\|niosii_USB_jtag_uart:jtag_uart\|niosii_USB_jtag_uart_scfifo_w:the_niosii_USB_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_l011.tdf" "fifo_state" { Text "C:/Users/Pablo/Documents/GitHub/USB/db/a_dpfifo_l011.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640877106099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/db/cntr_do7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640877106173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640877106173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 niosii_USB:u0\|niosii_USB_jtag_uart:jtag_uart\|niosii_USB_jtag_uart_scfifo_w:the_niosii_USB_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"niosii_USB:u0\|niosii_USB_jtag_uart:jtag_uart\|niosii_USB_jtag_uart_scfifo_w:the_niosii_USB_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/Pablo/Documents/GitHub/USB/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640877106190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nio1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nio1 " "Found entity 1: altsyncram_nio1" {  } { { "db/altsyncram_nio1.tdf" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/db/altsyncram_nio1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640877106261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640877106261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nio1 niosii_USB:u0\|niosii_USB_jtag_uart:jtag_uart\|niosii_USB_jtag_uart_scfifo_w:the_niosii_USB_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram " "Elaborating entity \"altsyncram_nio1\" for hierarchy \"niosii_USB:u0\|niosii_USB_jtag_uart:jtag_uart\|niosii_USB_jtag_uart_scfifo_w:the_niosii_USB_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\"" {  } { { "db/a_dpfifo_l011.tdf" "FIFOram" { Text "C:/Users/Pablo/Documents/GitHub/USB/db/a_dpfifo_l011.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640877106274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/db/cntr_1ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640877106351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640877106351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob niosii_USB:u0\|niosii_USB_jtag_uart:jtag_uart\|niosii_USB_jtag_uart_scfifo_w:the_niosii_USB_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"niosii_USB:u0\|niosii_USB_jtag_uart:jtag_uart\|niosii_USB_jtag_uart_scfifo_w:the_niosii_USB_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_l011.tdf" "rd_ptr_count" { Text "C:/Users/Pablo/Documents/GitHub/USB/db/a_dpfifo_l011.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640877106365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_USB_jtag_uart_scfifo_r niosii_USB:u0\|niosii_USB_jtag_uart:jtag_uart\|niosii_USB_jtag_uart_scfifo_r:the_niosii_USB_jtag_uart_scfifo_r " "Elaborating entity \"niosii_USB_jtag_uart_scfifo_r\" for hierarchy \"niosii_USB:u0\|niosii_USB_jtag_uart:jtag_uart\|niosii_USB_jtag_uart_scfifo_r:the_niosii_USB_jtag_uart_scfifo_r\"" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_jtag_uart.v" "the_niosii_USB_jtag_uart_scfifo_r" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_jtag_uart.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640877106421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic niosii_USB:u0\|niosii_USB_jtag_uart:jtag_uart\|alt_jtag_atlantic:niosii_USB_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"niosii_USB:u0\|niosii_USB_jtag_uart:jtag_uart\|alt_jtag_atlantic:niosii_USB_jtag_uart_alt_jtag_atlantic\"" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_jtag_uart.v" "niosii_USB_jtag_uart_alt_jtag_atlantic" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_jtag_uart.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640877106882 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "niosii_USB:u0\|niosii_USB_jtag_uart:jtag_uart\|alt_jtag_atlantic:niosii_USB_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"niosii_USB:u0\|niosii_USB_jtag_uart:jtag_uart\|alt_jtag_atlantic:niosii_USB_jtag_uart_alt_jtag_atlantic\"" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_jtag_uart.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_jtag_uart.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640877106906 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "niosii_USB:u0\|niosii_USB_jtag_uart:jtag_uart\|alt_jtag_atlantic:niosii_USB_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"niosii_USB:u0\|niosii_USB_jtag_uart:jtag_uart\|alt_jtag_atlantic:niosii_USB_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640877106906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640877106906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640877106906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640877106906 ""}  } { { "niosii_USB/synthesis/submodules/niosii_USB_jtag_uart.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_jtag_uart.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1640877106906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_sld_agent_endpoint niosii_USB:u0\|niosii_USB_jtag_uart:jtag_uart\|alt_jtag_atlantic:niosii_USB_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst " "Elaborating entity \"altera_sld_agent_endpoint\" for hierarchy \"niosii_USB:u0\|niosii_USB_jtag_uart:jtag_uart\|alt_jtag_atlantic:niosii_USB_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640877106982 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "niosii_USB:u0\|niosii_USB_jtag_uart:jtag_uart\|alt_jtag_atlantic:niosii_USB_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst niosii_USB:u0\|niosii_USB_jtag_uart:jtag_uart\|alt_jtag_atlantic:niosii_USB_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"niosii_USB:u0\|niosii_USB_jtag_uart:jtag_uart\|alt_jtag_atlantic:niosii_USB_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\", which is child of megafunction instantiation \"niosii_USB:u0\|niosii_USB_jtag_uart:jtag_uart\|alt_jtag_atlantic:niosii_USB_jtag_uart_alt_jtag_atlantic\"" {  } { { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } } { "niosii_USB/synthesis/submodules/niosii_USB_jtag_uart.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_jtag_uart.v" 569 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640877107005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fabric_endpoint niosii_USB:u0\|niosii_USB_jtag_uart:jtag_uart\|alt_jtag_atlantic:niosii_USB_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep " "Elaborating entity \"altera_fabric_endpoint\" for hierarchy \"niosii_USB:u0\|niosii_USB_jtag_uart:jtag_uart\|alt_jtag_atlantic:niosii_USB_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\"" {  } { { "altera_sld_agent_endpoint.vhd" "ep" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640877107058 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "niosii_USB:u0\|niosii_USB_jtag_uart:jtag_uart\|alt_jtag_atlantic:niosii_USB_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep niosii_USB:u0\|niosii_USB_jtag_uart:jtag_uart\|alt_jtag_atlantic:niosii_USB_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"niosii_USB:u0\|niosii_USB_jtag_uart:jtag_uart\|alt_jtag_atlantic:niosii_USB_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\", which is child of megafunction instantiation \"niosii_USB:u0\|niosii_USB_jtag_uart:jtag_uart\|alt_jtag_atlantic:niosii_USB_jtag_uart_alt_jtag_atlantic\"" {  } { { "altera_sld_agent_endpoint.vhd" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 254 0 0 } } { "niosii_USB/synthesis/submodules/niosii_USB_jtag_uart.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_jtag_uart.v" 569 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640877107074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_USB_onchip_memory niosii_USB:u0\|niosii_USB_onchip_memory:onchip_memory " "Elaborating entity \"niosii_USB_onchip_memory\" for hierarchy \"niosii_USB:u0\|niosii_USB_onchip_memory:onchip_memory\"" {  } { { "niosii_USB/synthesis/niosii_USB.v" "onchip_memory" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/niosii_USB.v" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640877107094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram niosii_USB:u0\|niosii_USB_onchip_memory:onchip_memory\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"niosii_USB:u0\|niosii_USB_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\"" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_onchip_memory.v" "the_altsyncram" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_onchip_memory.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640877107115 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "niosii_USB:u0\|niosii_USB_onchip_memory:onchip_memory\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"niosii_USB:u0\|niosii_USB_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\"" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_onchip_memory.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_onchip_memory.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640877107128 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "niosii_USB:u0\|niosii_USB_onchip_memory:onchip_memory\|altsyncram:the_altsyncram " "Instantiated megafunction \"niosii_USB:u0\|niosii_USB_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640877107128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file niosii_USB_onchip_memory.hex " "Parameter \"init_file\" = \"niosii_USB_onchip_memory.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640877107128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640877107128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 8192 " "Parameter \"maximum_depth\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640877107128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8192 " "Parameter \"numwords_a\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640877107128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640877107128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640877107128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640877107128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640877107128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640877107128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640877107128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640877107128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640877107128 ""}  } { { "niosii_USB/synthesis/submodules/niosii_USB_onchip_memory.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_onchip_memory.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1640877107128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_m9h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_m9h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_m9h1 " "Found entity 1: altsyncram_m9h1" {  } { { "db/altsyncram_m9h1.tdf" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/db/altsyncram_m9h1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640877107210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640877107210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_m9h1 niosii_USB:u0\|niosii_USB_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_m9h1:auto_generated " "Elaborating entity \"altsyncram_m9h1\" for hierarchy \"niosii_USB:u0\|niosii_USB_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_m9h1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640877107216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_USB_performance_counter niosii_USB:u0\|niosii_USB_performance_counter:performance_counter " "Elaborating entity \"niosii_USB_performance_counter\" for hierarchy \"niosii_USB:u0\|niosii_USB_performance_counter:performance_counter\"" {  } { { "niosii_USB/synthesis/niosii_USB.v" "performance_counter" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/niosii_USB.v" 209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640877107804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_USB_sdram niosii_USB:u0\|niosii_USB_sdram:sdram " "Elaborating entity \"niosii_USB_sdram\" for hierarchy \"niosii_USB:u0\|niosii_USB_sdram:sdram\"" {  } { { "niosii_USB/synthesis/niosii_USB.v" "sdram" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/niosii_USB.v" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640877107956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_USB_sdram_input_efifo_module niosii_USB:u0\|niosii_USB_sdram:sdram\|niosii_USB_sdram_input_efifo_module:the_niosii_USB_sdram_input_efifo_module " "Elaborating entity \"niosii_USB_sdram_input_efifo_module\" for hierarchy \"niosii_USB:u0\|niosii_USB_sdram:sdram\|niosii_USB_sdram_input_efifo_module:the_niosii_USB_sdram_input_efifo_module\"" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_sdram.v" "the_niosii_USB_sdram_input_efifo_module" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_sdram.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640877108057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_USB_sys_sdram_pll niosii_USB:u0\|niosii_USB_sys_sdram_pll:sys_sdram_pll " "Elaborating entity \"niosii_USB_sys_sdram_pll\" for hierarchy \"niosii_USB:u0\|niosii_USB_sys_sdram_pll:sys_sdram_pll\"" {  } { { "niosii_USB/synthesis/niosii_USB.v" "sys_sdram_pll" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/niosii_USB.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640877108081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_altpll niosii_USB:u0\|niosii_USB_sys_sdram_pll:sys_sdram_pll\|altera_up_altpll:sys_pll " "Elaborating entity \"altera_up_altpll\" for hierarchy \"niosii_USB:u0\|niosii_USB_sys_sdram_pll:sys_sdram_pll\|altera_up_altpll:sys_pll\"" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_sys_sdram_pll.v" "sys_pll" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_sys_sdram_pll.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640877108093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll niosii_USB:u0\|niosii_USB_sys_sdram_pll:sys_sdram_pll\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards " "Elaborating entity \"altpll\" for hierarchy \"niosii_USB:u0\|niosii_USB_sys_sdram_pll:sys_sdram_pll\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\"" {  } { { "niosii_USB/synthesis/submodules/altera_up_altpll.v" "PLL_for_DE_Series_Boards" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/altera_up_altpll.v" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640877108117 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "niosii_USB:u0\|niosii_USB_sys_sdram_pll:sys_sdram_pll\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards " "Elaborated megafunction instantiation \"niosii_USB:u0\|niosii_USB_sys_sdram_pll:sys_sdram_pll\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\"" {  } { { "niosii_USB/synthesis/submodules/altera_up_altpll.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/altera_up_altpll.v" 140 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640877108131 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "niosii_USB:u0\|niosii_USB_sys_sdram_pll:sys_sdram_pll\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards " "Instantiated megafunction \"niosii_USB:u0\|niosii_USB_sys_sdram_pll:sys_sdram_pll\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640877108131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640877108131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640877108131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640877108131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640877108131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640877108131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640877108131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift -3000 " "Parameter \"clk1_phase_shift\" = \"-3000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640877108131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 1 " "Parameter \"clk2_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640877108131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640877108131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640877108131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640877108131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640877108131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "gate_lock_signal NO " "Parameter \"gate_lock_signal\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640877108131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640877108131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV " "Parameter \"intended_device_family\" = \"Cyclone IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640877108131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invalid_lock_multiplier 5 " "Parameter \"invalid_lock_multiplier\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640877108131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640877108131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640877108131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640877108131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640877108131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640877108131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640877108131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640877108131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640877108131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640877108131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640877108131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640877108131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640877108131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640877108131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640877108131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640877108131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640877108131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640877108131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640877108131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640877108131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640877108131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640877108131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640877108131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640877108131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640877108131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640877108131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640877108131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640877108131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640877108131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640877108131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640877108131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640877108131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640877108131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640877108131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640877108131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable0 PORT_UNUSED " "Parameter \"port_enable0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640877108131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable1 PORT_UNUSED " "Parameter \"port_enable1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640877108131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640877108131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640877108131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640877108131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640877108131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena0 PORT_UNUSED " "Parameter \"port_extclkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640877108131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena1 PORT_UNUSED " "Parameter \"port_extclkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640877108131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena2 PORT_UNUSED " "Parameter \"port_extclkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640877108131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena3 PORT_UNUSED " "Parameter \"port_extclkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640877108131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout0 PORT_UNUSED " "Parameter \"port_sclkout0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640877108131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout1 PORT_UNUSED " "Parameter \"port_sclkout1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640877108131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "valid_lock_multiplier 1 " "Parameter \"valid_lock_multiplier\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640877108131 ""}  } { { "niosii_USB/synthesis/submodules/altera_up_altpll.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/altera_up_altpll.v" 140 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1640877108131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_3lb2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_3lb2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_3lb2 " "Found entity 1: altpll_3lb2" {  } { { "db/altpll_3lb2.tdf" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/db/altpll_3lb2.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640877108205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640877108205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_3lb2 niosii_USB:u0\|niosii_USB_sys_sdram_pll:sys_sdram_pll\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated " "Elaborating entity \"altpll_3lb2\" for hierarchy \"niosii_USB:u0\|niosii_USB_sys_sdram_pll:sys_sdram_pll\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640877108211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_USB_sysid niosii_USB:u0\|niosii_USB_sysid:sysid " "Elaborating entity \"niosii_USB_sysid\" for hierarchy \"niosii_USB:u0\|niosii_USB_sysid:sysid\"" {  } { { "niosii_USB/synthesis/niosii_USB.v" "sysid" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/niosii_USB.v" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640877108242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_USB_timer_0 niosii_USB:u0\|niosii_USB_timer_0:timer_0 " "Elaborating entity \"niosii_USB_timer_0\" for hierarchy \"niosii_USB:u0\|niosii_USB_timer_0:timer_0\"" {  } { { "niosii_USB/synthesis/niosii_USB.v" "timer_0" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/niosii_USB.v" 258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640877108254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_USB_usb niosii_USB:u0\|niosii_USB_usb:usb " "Elaborating entity \"niosii_USB_usb\" for hierarchy \"niosii_USB:u0\|niosii_USB_usb:usb\"" {  } { { "niosii_USB/synthesis/niosii_USB.v" "usb" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/niosii_USB.v" 278 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640877108277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_USB_video_pll niosii_USB:u0\|niosii_USB_video_pll:video_pll " "Elaborating entity \"niosii_USB_video_pll\" for hierarchy \"niosii_USB:u0\|niosii_USB_video_pll:video_pll\"" {  } { { "niosii_USB/synthesis/niosii_USB.v" "video_pll" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/niosii_USB.v" 286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640877108292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_altpll niosii_USB:u0\|niosii_USB_video_pll:video_pll\|altera_up_altpll:video_pll " "Elaborating entity \"altera_up_altpll\" for hierarchy \"niosii_USB:u0\|niosii_USB_video_pll:video_pll\|altera_up_altpll:video_pll\"" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_video_pll.v" "video_pll" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_video_pll.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640877108307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll niosii_USB:u0\|niosii_USB_video_pll:video_pll\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards " "Elaborating entity \"altpll\" for hierarchy \"niosii_USB:u0\|niosii_USB_video_pll:video_pll\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\"" {  } { { "niosii_USB/synthesis/submodules/altera_up_altpll.v" "PLL_for_DE_Series_Boards" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/altera_up_altpll.v" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640877108337 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "niosii_USB:u0\|niosii_USB_video_pll:video_pll\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards " "Elaborated megafunction instantiation \"niosii_USB:u0\|niosii_USB_video_pll:video_pll\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\"" {  } { { "niosii_USB/synthesis/submodules/altera_up_altpll.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/altera_up_altpll.v" 140 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640877108356 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "niosii_USB:u0\|niosii_USB_video_pll:video_pll\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards " "Instantiated megafunction \"niosii_USB:u0\|niosii_USB_video_pll:video_pll\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640877108356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640877108356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640877108356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640877108356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 2 " "Parameter \"clk1_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640877108356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640877108356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640877108356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640877108356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 3 " "Parameter \"clk2_divide_by\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640877108356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640877108356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 2 " "Parameter \"clk2_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640877108356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640877108356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640877108356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "gate_lock_signal NO " "Parameter \"gate_lock_signal\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640877108356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640877108356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV " "Parameter \"intended_device_family\" = \"Cyclone IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640877108356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invalid_lock_multiplier 5 " "Parameter \"invalid_lock_multiplier\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640877108356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640877108356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640877108356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640877108356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640877108356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640877108356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640877108356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640877108356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640877108356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640877108356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640877108356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640877108356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640877108356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640877108356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640877108356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640877108356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640877108356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640877108356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640877108356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640877108356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640877108356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640877108356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640877108356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640877108356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640877108356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640877108356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640877108356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640877108356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640877108356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640877108356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640877108356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640877108356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640877108356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640877108356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640877108356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable0 PORT_UNUSED " "Parameter \"port_enable0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640877108356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable1 PORT_UNUSED " "Parameter \"port_enable1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640877108356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640877108356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640877108356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640877108356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640877108356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena0 PORT_UNUSED " "Parameter \"port_extclkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640877108356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena1 PORT_UNUSED " "Parameter \"port_extclkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640877108356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena2 PORT_UNUSED " "Parameter \"port_extclkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640877108356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena3 PORT_UNUSED " "Parameter \"port_extclkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640877108356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout0 PORT_UNUSED " "Parameter \"port_sclkout0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640877108356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout1 PORT_UNUSED " "Parameter \"port_sclkout1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640877108356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "valid_lock_multiplier 1 " "Parameter \"valid_lock_multiplier\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640877108356 ""}  } { { "niosii_USB/synthesis/submodules/altera_up_altpll.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/altera_up_altpll.v" 140 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1640877108356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_8fb2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_8fb2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_8fb2 " "Found entity 1: altpll_8fb2" {  } { { "db/altpll_8fb2.tdf" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/db/altpll_8fb2.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640877108431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640877108431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_8fb2 niosii_USB:u0\|niosii_USB_video_pll:video_pll\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8fb2:auto_generated " "Elaborating entity \"altpll_8fb2\" for hierarchy \"niosii_USB:u0\|niosii_USB_video_pll:video_pll\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8fb2:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640877108436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_USB_mm_interconnect_0 niosii_USB:u0\|niosii_USB_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"niosii_USB_mm_interconnect_0\" for hierarchy \"niosii_USB:u0\|niosii_USB_mm_interconnect_0:mm_interconnect_0\"" {  } { { "niosii_USB/synthesis/niosii_USB.v" "mm_interconnect_0" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/niosii_USB.v" 362 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640877108466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator niosii_USB:u0\|niosii_USB_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"niosii_USB:u0\|niosii_USB_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator\"" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_mm_interconnect_0.v" "cpu_data_master_translator" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_mm_interconnect_0.v" 773 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640877108780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator niosii_USB:u0\|niosii_USB_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"niosii_USB:u0\|niosii_USB_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator\"" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_mm_interconnect_0.v" "cpu_instruction_master_translator" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_mm_interconnect_0.v" 833 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640877108799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator niosii_USB:u0\|niosii_USB_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"niosii_USB:u0\|niosii_USB_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_translator" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_mm_interconnect_0.v" 897 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640877108819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator niosii_USB:u0\|niosii_USB_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sd_avalon_sdcard_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"niosii_USB:u0\|niosii_USB_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sd_avalon_sdcard_slave_translator\"" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_mm_interconnect_0.v" "sd_avalon_sdcard_slave_translator" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_mm_interconnect_0.v" 961 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640877108844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator niosii_USB:u0\|niosii_USB_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:usb_avalon_usb_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"niosii_USB:u0\|niosii_USB_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:usb_avalon_usb_slave_translator\"" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_mm_interconnect_0.v" "usb_avalon_usb_slave_translator" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_mm_interconnect_0.v" 1025 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640877108866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator niosii_USB:u0\|niosii_USB_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"niosii_USB:u0\|niosii_USB_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_control_slave_translator\"" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_mm_interconnect_0.v" "sysid_control_slave_translator" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_mm_interconnect_0.v" 1089 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640877108886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator niosii_USB:u0\|niosii_USB_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:performance_counter_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"niosii_USB:u0\|niosii_USB_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:performance_counter_control_slave_translator\"" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_mm_interconnect_0.v" "performance_counter_control_slave_translator" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_mm_interconnect_0.v" 1153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640877108907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator niosii_USB:u0\|niosii_USB_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"niosii_USB:u0\|niosii_USB_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator\"" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_mm_interconnect_0.v" "cpu_debug_mem_slave_translator" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_mm_interconnect_0.v" 1217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640877108925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator niosii_USB:u0\|niosii_USB_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"niosii_USB:u0\|niosii_USB_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_mm_interconnect_0.v" "sdram_s1_translator" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_mm_interconnect_0.v" 1281 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640877108944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator niosii_USB:u0\|niosii_USB_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"niosii_USB:u0\|niosii_USB_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory_s1_translator\"" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_mm_interconnect_0.v" "onchip_memory_s1_translator" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_mm_interconnect_0.v" 1345 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640877108963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator niosii_USB:u0\|niosii_USB_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"niosii_USB:u0\|niosii_USB_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator\"" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_mm_interconnect_0.v" "timer_0_s1_translator" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_mm_interconnect_0.v" 1409 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640877108981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent niosii_USB:u0\|niosii_USB_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"niosii_USB:u0\|niosii_USB_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent\"" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_mm_interconnect_0.v" "cpu_data_master_agent" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_mm_interconnect_0.v" 1490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640877109000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent niosii_USB:u0\|niosii_USB_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"niosii_USB:u0\|niosii_USB_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent\"" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_mm_interconnect_0.v" "cpu_instruction_master_agent" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_mm_interconnect_0.v" 1571 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640877109018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent niosii_USB:u0\|niosii_USB_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"niosii_USB:u0\|niosii_USB_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\"" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_mm_interconnect_0.v" 1655 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640877109035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor niosii_USB:u0\|niosii_USB_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"niosii_USB:u0\|niosii_USB_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "niosii_USB/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640877109057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo niosii_USB:u0\|niosii_USB_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"niosii_USB:u0\|niosii_USB_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_mm_interconnect_0.v" 1696 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640877109080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo niosii_USB:u0\|niosii_USB_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"niosii_USB:u0\|niosii_USB_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\"" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_mm_interconnect_0.v" "sdram_s1_agent_rsp_fifo" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_mm_interconnect_0.v" 2446 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640877109203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_USB_mm_interconnect_0_router niosii_USB:u0\|niosii_USB_mm_interconnect_0:mm_interconnect_0\|niosii_USB_mm_interconnect_0_router:router " "Elaborating entity \"niosii_USB_mm_interconnect_0_router\" for hierarchy \"niosii_USB:u0\|niosii_USB_mm_interconnect_0:mm_interconnect_0\|niosii_USB_mm_interconnect_0_router:router\"" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_mm_interconnect_0.v" "router" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_mm_interconnect_0.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640877109329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_USB_mm_interconnect_0_router_default_decode niosii_USB:u0\|niosii_USB_mm_interconnect_0:mm_interconnect_0\|niosii_USB_mm_interconnect_0_router:router\|niosii_USB_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"niosii_USB_mm_interconnect_0_router_default_decode\" for hierarchy \"niosii_USB:u0\|niosii_USB_mm_interconnect_0:mm_interconnect_0\|niosii_USB_mm_interconnect_0_router:router\|niosii_USB_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_mm_interconnect_0_router.sv" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640877109366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_USB_mm_interconnect_0_router_001 niosii_USB:u0\|niosii_USB_mm_interconnect_0:mm_interconnect_0\|niosii_USB_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"niosii_USB_mm_interconnect_0_router_001\" for hierarchy \"niosii_USB:u0\|niosii_USB_mm_interconnect_0:mm_interconnect_0\|niosii_USB_mm_interconnect_0_router_001:router_001\"" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_mm_interconnect_0.v" "router_001" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_mm_interconnect_0.v" 2728 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640877109381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_USB_mm_interconnect_0_router_001_default_decode niosii_USB:u0\|niosii_USB_mm_interconnect_0:mm_interconnect_0\|niosii_USB_mm_interconnect_0_router_001:router_001\|niosii_USB_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"niosii_USB_mm_interconnect_0_router_001_default_decode\" for hierarchy \"niosii_USB:u0\|niosii_USB_mm_interconnect_0:mm_interconnect_0\|niosii_USB_mm_interconnect_0_router_001:router_001\|niosii_USB_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_mm_interconnect_0_router_001.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640877109416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_USB_mm_interconnect_0_router_002 niosii_USB:u0\|niosii_USB_mm_interconnect_0:mm_interconnect_0\|niosii_USB_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"niosii_USB_mm_interconnect_0_router_002\" for hierarchy \"niosii_USB:u0\|niosii_USB_mm_interconnect_0:mm_interconnect_0\|niosii_USB_mm_interconnect_0_router_002:router_002\"" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_mm_interconnect_0.v" "router_002" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_mm_interconnect_0.v" 2744 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640877109428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_USB_mm_interconnect_0_router_002_default_decode niosii_USB:u0\|niosii_USB_mm_interconnect_0:mm_interconnect_0\|niosii_USB_mm_interconnect_0_router_002:router_002\|niosii_USB_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"niosii_USB_mm_interconnect_0_router_002_default_decode\" for hierarchy \"niosii_USB:u0\|niosii_USB_mm_interconnect_0:mm_interconnect_0\|niosii_USB_mm_interconnect_0_router_002:router_002\|niosii_USB_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640877109443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_USB_mm_interconnect_0_router_007 niosii_USB:u0\|niosii_USB_mm_interconnect_0:mm_interconnect_0\|niosii_USB_mm_interconnect_0_router_007:router_007 " "Elaborating entity \"niosii_USB_mm_interconnect_0_router_007\" for hierarchy \"niosii_USB:u0\|niosii_USB_mm_interconnect_0:mm_interconnect_0\|niosii_USB_mm_interconnect_0_router_007:router_007\"" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_mm_interconnect_0.v" "router_007" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_mm_interconnect_0.v" 2824 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640877109499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_USB_mm_interconnect_0_router_007_default_decode niosii_USB:u0\|niosii_USB_mm_interconnect_0:mm_interconnect_0\|niosii_USB_mm_interconnect_0_router_007:router_007\|niosii_USB_mm_interconnect_0_router_007_default_decode:the_default_decode " "Elaborating entity \"niosii_USB_mm_interconnect_0_router_007_default_decode\" for hierarchy \"niosii_USB:u0\|niosii_USB_mm_interconnect_0:mm_interconnect_0\|niosii_USB_mm_interconnect_0_router_007:router_007\|niosii_USB_mm_interconnect_0_router_007_default_decode:the_default_decode\"" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_mm_interconnect_0_router_007.sv" "the_default_decode" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_mm_interconnect_0_router_007.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640877109515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter niosii_USB:u0\|niosii_USB_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:cpu_data_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"niosii_USB:u0\|niosii_USB_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:cpu_data_master_limiter\"" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_mm_interconnect_0.v" "cpu_data_master_limiter" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_mm_interconnect_0.v" 2922 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640877109554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_USB_mm_interconnect_0_cmd_demux niosii_USB:u0\|niosii_USB_mm_interconnect_0:mm_interconnect_0\|niosii_USB_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"niosii_USB_mm_interconnect_0_cmd_demux\" for hierarchy \"niosii_USB:u0\|niosii_USB_mm_interconnect_0:mm_interconnect_0\|niosii_USB_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_mm_interconnect_0.v" 3037 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640877109583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_USB_mm_interconnect_0_cmd_demux_001 niosii_USB:u0\|niosii_USB_mm_interconnect_0:mm_interconnect_0\|niosii_USB_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"niosii_USB_mm_interconnect_0_cmd_demux_001\" for hierarchy \"niosii_USB:u0\|niosii_USB_mm_interconnect_0:mm_interconnect_0\|niosii_USB_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_mm_interconnect_0.v" 3066 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640877109607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_USB_mm_interconnect_0_cmd_mux niosii_USB:u0\|niosii_USB_mm_interconnect_0:mm_interconnect_0\|niosii_USB_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"niosii_USB_mm_interconnect_0_cmd_mux\" for hierarchy \"niosii_USB:u0\|niosii_USB_mm_interconnect_0:mm_interconnect_0\|niosii_USB_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_mm_interconnect_0.v" 3083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640877109623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_USB_mm_interconnect_0_cmd_mux_005 niosii_USB:u0\|niosii_USB_mm_interconnect_0:mm_interconnect_0\|niosii_USB_mm_interconnect_0_cmd_mux_005:cmd_mux_005 " "Elaborating entity \"niosii_USB_mm_interconnect_0_cmd_mux_005\" for hierarchy \"niosii_USB:u0\|niosii_USB_mm_interconnect_0:mm_interconnect_0\|niosii_USB_mm_interconnect_0_cmd_mux_005:cmd_mux_005\"" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_mm_interconnect_0.v" "cmd_mux_005" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_mm_interconnect_0.v" 3174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640877109652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator niosii_USB:u0\|niosii_USB_mm_interconnect_0:mm_interconnect_0\|niosii_USB_mm_interconnect_0_cmd_mux_005:cmd_mux_005\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"niosii_USB:u0\|niosii_USB_mm_interconnect_0:mm_interconnect_0\|niosii_USB_mm_interconnect_0_cmd_mux_005:cmd_mux_005\|altera_merlin_arbitrator:arb\"" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_mm_interconnect_0_cmd_mux_005.sv" "arb" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_mm_interconnect_0_cmd_mux_005.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640877109673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder niosii_USB:u0\|niosii_USB_mm_interconnect_0:mm_interconnect_0\|niosii_USB_mm_interconnect_0_cmd_mux_005:cmd_mux_005\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"niosii_USB:u0\|niosii_USB_mm_interconnect_0:mm_interconnect_0\|niosii_USB_mm_interconnect_0_cmd_mux_005:cmd_mux_005\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "niosii_USB/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640877109683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_USB_mm_interconnect_0_rsp_demux niosii_USB:u0\|niosii_USB_mm_interconnect_0:mm_interconnect_0\|niosii_USB_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"niosii_USB_mm_interconnect_0_rsp_demux\" for hierarchy \"niosii_USB:u0\|niosii_USB_mm_interconnect_0:mm_interconnect_0\|niosii_USB_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_mm_interconnect_0.v" 3254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640877109724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_USB_mm_interconnect_0_rsp_demux_005 niosii_USB:u0\|niosii_USB_mm_interconnect_0:mm_interconnect_0\|niosii_USB_mm_interconnect_0_rsp_demux_005:rsp_demux_005 " "Elaborating entity \"niosii_USB_mm_interconnect_0_rsp_demux_005\" for hierarchy \"niosii_USB:u0\|niosii_USB_mm_interconnect_0:mm_interconnect_0\|niosii_USB_mm_interconnect_0_rsp_demux_005:rsp_demux_005\"" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_mm_interconnect_0.v" "rsp_demux_005" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_mm_interconnect_0.v" 3345 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640877109755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_USB_mm_interconnect_0_rsp_mux niosii_USB:u0\|niosii_USB_mm_interconnect_0:mm_interconnect_0\|niosii_USB_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"niosii_USB_mm_interconnect_0_rsp_mux\" for hierarchy \"niosii_USB:u0\|niosii_USB_mm_interconnect_0:mm_interconnect_0\|niosii_USB_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_mm_interconnect_0.v" 3473 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640877109781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator niosii_USB:u0\|niosii_USB_mm_interconnect_0:mm_interconnect_0\|niosii_USB_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"niosii_USB:u0\|niosii_USB_mm_interconnect_0:mm_interconnect_0\|niosii_USB_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_mm_interconnect_0_rsp_mux.sv" 422 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640877109831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder niosii_USB:u0\|niosii_USB_mm_interconnect_0:mm_interconnect_0\|niosii_USB_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"niosii_USB:u0\|niosii_USB_mm_interconnect_0:mm_interconnect_0\|niosii_USB_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "niosii_USB/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640877109843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_USB_mm_interconnect_0_rsp_mux_001 niosii_USB:u0\|niosii_USB_mm_interconnect_0:mm_interconnect_0\|niosii_USB_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"niosii_USB_mm_interconnect_0_rsp_mux_001\" for hierarchy \"niosii_USB:u0\|niosii_USB_mm_interconnect_0:mm_interconnect_0\|niosii_USB_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_mm_interconnect_0.v" 3502 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640877109855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator niosii_USB:u0\|niosii_USB_mm_interconnect_0:mm_interconnect_0\|niosii_USB_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"niosii_USB:u0\|niosii_USB_mm_interconnect_0:mm_interconnect_0\|niosii_USB_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_mm_interconnect_0_rsp_mux_001.sv" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640877109880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder niosii_USB:u0\|niosii_USB_mm_interconnect_0:mm_interconnect_0\|niosii_USB_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"niosii_USB:u0\|niosii_USB_mm_interconnect_0:mm_interconnect_0\|niosii_USB_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "niosii_USB/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640877109891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_USB_mm_interconnect_0_avalon_st_adapter niosii_USB:u0\|niosii_USB_mm_interconnect_0:mm_interconnect_0\|niosii_USB_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"niosii_USB_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"niosii_USB:u0\|niosii_USB_mm_interconnect_0:mm_interconnect_0\|niosii_USB_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_mm_interconnect_0.v" 3531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640877109902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_USB_mm_interconnect_0_avalon_st_adapter_error_adapter_0 niosii_USB:u0\|niosii_USB_mm_interconnect_0:mm_interconnect_0\|niosii_USB_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|niosii_USB_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"niosii_USB_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"niosii_USB:u0\|niosii_USB_mm_interconnect_0:mm_interconnect_0\|niosii_USB_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|niosii_USB_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640877109912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_USB_irq_mapper niosii_USB:u0\|niosii_USB_irq_mapper:irq_mapper " "Elaborating entity \"niosii_USB_irq_mapper\" for hierarchy \"niosii_USB:u0\|niosii_USB_irq_mapper:irq_mapper\"" {  } { { "niosii_USB/synthesis/niosii_USB.v" "irq_mapper" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/niosii_USB.v" 371 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640877109989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller niosii_USB:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"niosii_USB:u0\|altera_reset_controller:rst_controller\"" {  } { { "niosii_USB/synthesis/niosii_USB.v" "rst_controller" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/niosii_USB.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640877110000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer niosii_USB:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"niosii_USB:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "niosii_USB/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640877110012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer niosii_USB:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"niosii_USB:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "niosii_USB/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640877110023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller niosii_USB:u0\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"niosii_USB:u0\|altera_reset_controller:rst_controller_001\"" {  } { { "niosii_USB/synthesis/niosii_USB.v" "rst_controller_001" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/niosii_USB.v" 497 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640877110033 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "clk PLL_for_DE_Series_Boards 3 6 " "Port \"clk\" on the entity instantiation of \"PLL_for_DE_Series_Boards\" is connected to a signal of width 3. The formal width of the signal in the module is 6.  The extra bits will be left dangling without any fan-out logic." {  } { { "niosii_USB/synthesis/submodules/altera_up_altpll.v" "PLL_for_DE_Series_Boards" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/altera_up_altpll.v" 140 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1640877111566 "|DE2_115_Media_Computer|niosii_USB:u0|niosii_USB_video_pll:video_pll|altera_up_altpll:video_pll|altpll:PLL_for_DE_Series_Boards"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "clk PLL_for_DE_Series_Boards 3 6 " "Port \"clk\" on the entity instantiation of \"PLL_for_DE_Series_Boards\" is connected to a signal of width 3. The formal width of the signal in the module is 6.  The extra bits will be left dangling without any fan-out logic." {  } { { "niosii_USB/synthesis/submodules/altera_up_altpll.v" "PLL_for_DE_Series_Boards" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/altera_up_altpll.v" 140 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1640877111567 "|DE2_115_Media_Computer|niosii_USB:u0|niosii_USB_sys_sdram_pll:sys_sdram_pll|altera_up_altpll:sys_pll|altpll:PLL_for_DE_Series_Boards"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_niosii_USB_cpu_cpu_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_niosii_USB_cpu_cpu_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" "the_niosii_USB_cpu_cpu_nios2_oci_itrace" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" 3518 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1640877111584 "|DE2_115_Media_Computer|niosii_USB:u0|niosii_USB_cpu:cpu|niosii_USB_cpu_cpu:cpu|niosii_USB_cpu_cpu_nios2_oci:the_niosii_USB_cpu_cpu_nios2_oci|niosii_USB_cpu_cpu_nios2_oci_itrace:the_niosii_USB_cpu_cpu_nios2_oci_itrace"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "clk PLL_for_DE_Series_Boards 3 6 " "Port \"clk\" on the entity instantiation of \"PLL_for_DE_Series_Boards\" is connected to a signal of width 3. The formal width of the signal in the module is 6.  The extra bits will be left dangling without any fan-out logic." {  } { { "niosii_USB/synthesis/submodules/altera_up_altpll.v" "PLL_for_DE_Series_Boards" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/altera_up_altpll.v" 140 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1640877111673 "|DE2_115_Media_Computer|niosii_USB:u0|niosii_USB_audio_pll:audio_pll|altera_up_altpll:audio_pll|altpll:PLL_for_DE_Series_Boards"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1640877112490 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2021.12.30.16:11:56 Progress: Loading sld3b745310/alt_sld_fab_wrapper_hw.tcl " "2021.12.30.16:11:56 Progress: Loading sld3b745310/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640877116909 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640877119699 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640877119856 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640877122017 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640877122111 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640877122207 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640877122321 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640877122326 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640877122327 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1640877123038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld3b745310/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld3b745310/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld3b745310/alt_sld_fab.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/db/ip/sld3b745310/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640877123316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640877123316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld3b745310/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld3b745310/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld3b745310/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/db/ip/sld3b745310/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640877123429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640877123429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld3b745310/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld3b745310/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld3b745310/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/db/ip/sld3b745310/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640877123444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640877123444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld3b745310/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld3b745310/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld3b745310/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/db/ip/sld3b745310/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640877123518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640877123518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld3b745310/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld3b745310/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld3b745310/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/db/ip/sld3b745310/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 182 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640877123611 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld3b745310/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/db/ip/sld3b745310/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640877123611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640877123611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld3b745310/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld3b745310/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld3b745310/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/db/ip/sld3b745310/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640877123690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640877123690 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "PLL " "Synthesized away the following PLL node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "niosii_USB:u0\|niosii_USB_video_pll:video_pll\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8fb2:auto_generated\|clk\[0\] " "Synthesized away node \"niosii_USB:u0\|niosii_USB_video_pll:video_pll\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8fb2:auto_generated\|clk\[0\]\"" {  } { { "db/altpll_8fb2.tdf" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/db/altpll_8fb2.tdf" 32 2 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } } { "niosii_USB/synthesis/submodules/altera_up_altpll.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/altera_up_altpll.v" 140 0 0 } } { "niosii_USB/synthesis/submodules/niosii_USB_video_pll.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_video_pll.v" 35 0 0 } } { "niosii_USB/synthesis/niosii_USB.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/niosii_USB.v" 286 0 0 } } { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 380 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640877125505 "|DE2_115_Media_Computer|niosii_USB:u0|niosii_USB_video_pll:video_pll|altera_up_altpll:video_pll|altpll:PLL_for_DE_Series_Boards|altpll_8fb2:auto_generated|pll1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "niosii_USB:u0\|niosii_USB_audio_pll:audio_pll\|altera_up_altpll:audio_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_dkb2:auto_generated\|clk\[0\] " "Synthesized away node \"niosii_USB:u0\|niosii_USB_audio_pll:audio_pll\|altera_up_altpll:audio_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_dkb2:auto_generated\|clk\[0\]\"" {  } { { "db/altpll_dkb2.tdf" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/db/altpll_dkb2.tdf" 32 2 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } } { "niosii_USB/synthesis/submodules/altera_up_altpll.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/altera_up_altpll.v" 140 0 0 } } { "niosii_USB/synthesis/submodules/niosii_USB_audio_pll.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_audio_pll.v" 34 0 0 } } { "niosii_USB/synthesis/niosii_USB.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/niosii_USB.v" 141 0 0 } } { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 380 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640877125505 "|DE2_115_Media_Computer|niosii_USB:u0|niosii_USB_audio_pll:audio_pll|altera_up_altpll:audio_pll|altpll:PLL_for_DE_Series_Boards|altpll_dkb2:auto_generated|pll1"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1640877125505 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1640877125505 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_mult_cell:the_niosii_USB_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_mult_cell:the_niosii_USB_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1640877134179 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_mult_cell:the_niosii_USB_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_mult_cell:the_niosii_USB_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1640877134179 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_mult_cell:the_niosii_USB_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_mult_cell:the_niosii_USB_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1640877134179 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1640877134179 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_mult_cell:the_niosii_USB_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_mult_cell:the_niosii_USB_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640877134339 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_mult_cell:the_niosii_USB_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_mult_cell:the_niosii_USB_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640877134339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640877134339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 34 " "Parameter \"LPM_WIDTHP\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640877134339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 34 " "Parameter \"LPM_WIDTHR\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640877134339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640877134339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640877134339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640877134339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640877134339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640877134339 ""}  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1640877134339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_jp01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_jp01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_jp01 " "Found entity 1: mult_jp01" {  } { { "db/mult_jp01.tdf" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/db/mult_jp01.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640877134422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640877134422 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_mult_cell:the_niosii_USB_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_mult_cell:the_niosii_USB_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640877134484 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_mult_cell:the_niosii_USB_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_mult_cell:the_niosii_USB_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640877134484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640877134484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640877134484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640877134484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640877134484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640877134484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640877134484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640877134484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640877134484 ""}  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1640877134484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_j011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_j011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_j011 " "Found entity 1: mult_j011" {  } { { "db/mult_j011.tdf" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/db/mult_j011.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640877134567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640877134567 ""}
{ "Warning" "WSGN_USE_OPENCORE_PLUS" "" "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" { { "Warning" "WSGN_FOUND_OCP_CORE" "Nios II Processor (6AF7_00A2) " "\"Nios II Processor (6AF7_00A2)\" will use the Intel FPGA IP Evaluation Mode feature" {  } {  } 0 12190 "\"%1!s!\" will use the Intel FPGA IP Evaluation Mode feature" 0 0 "Design Software" 0 -1 1640877136143 ""}  } {  } 0 12188 "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" 0 0 "Analysis & Synthesis" 0 -1 1640877136143 ""}
{ "Warning" "WSCI_OPENCORE_USER_MSG_ROOT" "" "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" { { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "Nios II Processor " "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature Nios II Processor" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The reset input will be asserted when the evaluation time expires " "The reset input will be asserted when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1640877136211 ""}  } {  } 0 265073 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature %1!s!" 0 0 "Design Software" 0 -1 1640877136211 ""}  } {  } 0 265072 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" 0 0 "Analysis & Synthesis" 0 -1 1640877136211 ""}
{ "Warning" "WSCI_OPENCORE_HARD_TIMEOUT_INFO" "1 hour " "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in 1 hour after device is programmed" {  } {  } 0 265069 "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in %1!s! after device is programmed" 0 0 "Analysis & Synthesis" 0 -1 1640877136211 ""}
{ "Info" "ISCI_OPENCORE_SOFT_TIMEOUT_INF_INFO" "" "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" {  } {  } 0 265071 "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" 0 0 "Analysis & Synthesis" 0 -1 1640877136211 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1640877136228 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[0\] " "bidirectional pin \"SRAM_DQ\[0\]\" has no driver" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 181 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1640877136458 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[1\] " "bidirectional pin \"SRAM_DQ\[1\]\" has no driver" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 181 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1640877136458 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[2\] " "bidirectional pin \"SRAM_DQ\[2\]\" has no driver" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 181 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1640877136458 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[3\] " "bidirectional pin \"SRAM_DQ\[3\]\" has no driver" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 181 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1640877136458 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[4\] " "bidirectional pin \"SRAM_DQ\[4\]\" has no driver" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 181 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1640877136458 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[5\] " "bidirectional pin \"SRAM_DQ\[5\]\" has no driver" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 181 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1640877136458 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[6\] " "bidirectional pin \"SRAM_DQ\[6\]\" has no driver" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 181 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1640877136458 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[7\] " "bidirectional pin \"SRAM_DQ\[7\]\" has no driver" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 181 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1640877136458 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[8\] " "bidirectional pin \"SRAM_DQ\[8\]\" has no driver" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 181 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1640877136458 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[9\] " "bidirectional pin \"SRAM_DQ\[9\]\" has no driver" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 181 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1640877136458 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[10\] " "bidirectional pin \"SRAM_DQ\[10\]\" has no driver" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 181 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1640877136458 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[11\] " "bidirectional pin \"SRAM_DQ\[11\]\" has no driver" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 181 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1640877136458 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[12\] " "bidirectional pin \"SRAM_DQ\[12\]\" has no driver" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 181 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1640877136458 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[13\] " "bidirectional pin \"SRAM_DQ\[13\]\" has no driver" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 181 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1640877136458 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[14\] " "bidirectional pin \"SRAM_DQ\[14\]\" has no driver" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 181 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1640877136458 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[15\] " "bidirectional pin \"SRAM_DQ\[15\]\" has no driver" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 181 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1640877136458 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[0\] " "bidirectional pin \"FL_DQ\[0\]\" has no driver" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 187 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1640877136458 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[1\] " "bidirectional pin \"FL_DQ\[1\]\" has no driver" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 187 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1640877136458 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[2\] " "bidirectional pin \"FL_DQ\[2\]\" has no driver" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 187 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1640877136458 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[3\] " "bidirectional pin \"FL_DQ\[3\]\" has no driver" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 187 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1640877136458 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[4\] " "bidirectional pin \"FL_DQ\[4\]\" has no driver" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 187 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1640877136458 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[5\] " "bidirectional pin \"FL_DQ\[5\]\" has no driver" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 187 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1640877136458 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[6\] " "bidirectional pin \"FL_DQ\[6\]\" has no driver" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 187 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1640877136458 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[7\] " "bidirectional pin \"FL_DQ\[7\]\" has no driver" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 187 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1640877136458 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_KBCLK " "bidirectional pin \"PS2_KBCLK\" has no driver" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 190 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1640877136458 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_KBDAT " "bidirectional pin \"PS2_KBDAT\" has no driver" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 191 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1640877136458 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_MSCLK " "bidirectional pin \"PS2_MSCLK\" has no driver" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 192 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1640877136458 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_MSDAT " "bidirectional pin \"PS2_MSDAT\" has no driver" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 193 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1640877136458 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_BCLK " "bidirectional pin \"AUD_BCLK\" has no driver" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 196 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1640877136458 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_ADCLRCK " "bidirectional pin \"AUD_ADCLRCK\" has no driver" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 197 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1640877136458 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_DACLRCK " "bidirectional pin \"AUD_DACLRCK\" has no driver" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 198 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1640877136458 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[0\] " "bidirectional pin \"LCD_DATA\[0\]\" has no driver" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 204 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1640877136458 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[1\] " "bidirectional pin \"LCD_DATA\[1\]\" has no driver" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 204 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1640877136458 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[2\] " "bidirectional pin \"LCD_DATA\[2\]\" has no driver" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 204 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1640877136458 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[3\] " "bidirectional pin \"LCD_DATA\[3\]\" has no driver" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 204 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1640877136458 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[4\] " "bidirectional pin \"LCD_DATA\[4\]\" has no driver" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 204 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1640877136458 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[5\] " "bidirectional pin \"LCD_DATA\[5\]\" has no driver" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 204 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1640877136458 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[6\] " "bidirectional pin \"LCD_DATA\[6\]\" has no driver" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 204 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1640877136458 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[7\] " "bidirectional pin \"LCD_DATA\[7\]\" has no driver" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 204 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1640877136458 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "I2C_SDAT " "bidirectional pin \"I2C_SDAT\" has no driver" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 201 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1640877136458 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_CMD " "bidirectional pin \"SD_CMD\" has no driver" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 207 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1640877136458 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DAT\[0\] " "bidirectional pin \"SD_DAT\[0\]\" has no driver" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 208 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1640877136458 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DAT\[3\] " "bidirectional pin \"SD_DAT\[3\]\" has no driver" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 208 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1640877136458 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1640877136458 ""}
{ "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI_HDR" "" "The following tri-state nodes are fed by constants" { { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[1\] GND pin " "The pin \"GPIO\[1\]\" is fed by GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 178 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1640877136459 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[3\] GND pin " "The pin \"GPIO\[3\]\" is fed by GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 178 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1640877136459 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[4\] GND pin " "The pin \"GPIO\[4\]\" is fed by GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 178 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1640877136459 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[5\] GND pin " "The pin \"GPIO\[5\]\" is fed by GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 178 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1640877136459 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[6\] GND pin " "The pin \"GPIO\[6\]\" is fed by GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 178 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1640877136459 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[7\] GND pin " "The pin \"GPIO\[7\]\" is fed by GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 178 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1640877136459 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[8\] GND pin " "The pin \"GPIO\[8\]\" is fed by GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 178 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1640877136459 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[9\] GND pin " "The pin \"GPIO\[9\]\" is fed by GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 178 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1640877136459 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[10\] GND pin " "The pin \"GPIO\[10\]\" is fed by GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 178 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1640877136459 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[11\] GND pin " "The pin \"GPIO\[11\]\" is fed by GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 178 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1640877136459 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[12\] GND pin " "The pin \"GPIO\[12\]\" is fed by GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 178 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1640877136459 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[13\] GND pin " "The pin \"GPIO\[13\]\" is fed by GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 178 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1640877136459 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[14\] GND pin " "The pin \"GPIO\[14\]\" is fed by GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 178 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1640877136459 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[15\] GND pin " "The pin \"GPIO\[15\]\" is fed by GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 178 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1640877136459 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[18\] GND pin " "The pin \"GPIO\[18\]\" is fed by GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 178 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1640877136459 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[19\] GND pin " "The pin \"GPIO\[19\]\" is fed by GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 178 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1640877136459 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[20\] GND pin " "The pin \"GPIO\[20\]\" is fed by GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 178 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1640877136459 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[21\] GND pin " "The pin \"GPIO\[21\]\" is fed by GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 178 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1640877136459 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[22\] GND pin " "The pin \"GPIO\[22\]\" is fed by GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 178 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1640877136459 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[23\] GND pin " "The pin \"GPIO\[23\]\" is fed by GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 178 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1640877136459 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[24\] GND pin " "The pin \"GPIO\[24\]\" is fed by GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 178 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1640877136459 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[25\] GND pin " "The pin \"GPIO\[25\]\" is fed by GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 178 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1640877136459 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[26\] GND pin " "The pin \"GPIO\[26\]\" is fed by GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 178 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1640877136459 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[27\] GND pin " "The pin \"GPIO\[27\]\" is fed by GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 178 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1640877136459 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[28\] GND pin " "The pin \"GPIO\[28\]\" is fed by GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 178 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1640877136459 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[30\] GND pin " "The pin \"GPIO\[30\]\" is fed by GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 178 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1640877136459 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[31\] GND pin " "The pin \"GPIO\[31\]\" is fed by GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 178 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1640877136459 ""}  } {  } 0 13032 "The following tri-state nodes are fed by constants" 0 0 "Analysis & Synthesis" 0 -1 1640877136459 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "niosii_USB:u0\|niosii_USB_usb:usb\|OTG_DATA\[0\] niosii_USB:u0\|niosii_USB_usb:usb\|readdata " "Converted the fan-out from the tri-state buffer \"niosii_USB:u0\|niosii_USB_usb:usb\|OTG_DATA\[0\]\" to the node \"niosii_USB:u0\|niosii_USB_usb:usb\|readdata\" into an OR gate" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_usb.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_usb.v" 79 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1640877136481 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "niosii_USB:u0\|niosii_USB_usb:usb\|OTG_DATA\[8\] niosii_USB:u0\|niosii_USB_usb:usb\|readdata " "Converted the fan-out from the tri-state buffer \"niosii_USB:u0\|niosii_USB_usb:usb\|OTG_DATA\[8\]\" to the node \"niosii_USB:u0\|niosii_USB_usb:usb\|readdata\" into an OR gate" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_usb.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_usb.v" 79 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1640877136481 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "niosii_USB:u0\|niosii_USB_usb:usb\|OTG_DATA\[1\] niosii_USB:u0\|niosii_USB_usb:usb\|readdata " "Converted the fan-out from the tri-state buffer \"niosii_USB:u0\|niosii_USB_usb:usb\|OTG_DATA\[1\]\" to the node \"niosii_USB:u0\|niosii_USB_usb:usb\|readdata\" into an OR gate" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_usb.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_usb.v" 79 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1640877136481 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "niosii_USB:u0\|niosii_USB_usb:usb\|OTG_DATA\[9\] niosii_USB:u0\|niosii_USB_usb:usb\|readdata " "Converted the fan-out from the tri-state buffer \"niosii_USB:u0\|niosii_USB_usb:usb\|OTG_DATA\[9\]\" to the node \"niosii_USB:u0\|niosii_USB_usb:usb\|readdata\" into an OR gate" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_usb.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_usb.v" 79 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1640877136481 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "niosii_USB:u0\|niosii_USB_usb:usb\|OTG_DATA\[2\] niosii_USB:u0\|niosii_USB_usb:usb\|readdata " "Converted the fan-out from the tri-state buffer \"niosii_USB:u0\|niosii_USB_usb:usb\|OTG_DATA\[2\]\" to the node \"niosii_USB:u0\|niosii_USB_usb:usb\|readdata\" into an OR gate" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_usb.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_usb.v" 79 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1640877136481 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "niosii_USB:u0\|niosii_USB_usb:usb\|OTG_DATA\[10\] niosii_USB:u0\|niosii_USB_usb:usb\|readdata " "Converted the fan-out from the tri-state buffer \"niosii_USB:u0\|niosii_USB_usb:usb\|OTG_DATA\[10\]\" to the node \"niosii_USB:u0\|niosii_USB_usb:usb\|readdata\" into an OR gate" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_usb.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_usb.v" 79 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1640877136481 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "niosii_USB:u0\|niosii_USB_usb:usb\|OTG_DATA\[3\] niosii_USB:u0\|niosii_USB_usb:usb\|readdata " "Converted the fan-out from the tri-state buffer \"niosii_USB:u0\|niosii_USB_usb:usb\|OTG_DATA\[3\]\" to the node \"niosii_USB:u0\|niosii_USB_usb:usb\|readdata\" into an OR gate" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_usb.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_usb.v" 79 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1640877136481 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "niosii_USB:u0\|niosii_USB_usb:usb\|OTG_DATA\[11\] niosii_USB:u0\|niosii_USB_usb:usb\|readdata " "Converted the fan-out from the tri-state buffer \"niosii_USB:u0\|niosii_USB_usb:usb\|OTG_DATA\[11\]\" to the node \"niosii_USB:u0\|niosii_USB_usb:usb\|readdata\" into an OR gate" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_usb.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_usb.v" 79 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1640877136481 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "niosii_USB:u0\|niosii_USB_usb:usb\|OTG_DATA\[4\] niosii_USB:u0\|niosii_USB_usb:usb\|readdata " "Converted the fan-out from the tri-state buffer \"niosii_USB:u0\|niosii_USB_usb:usb\|OTG_DATA\[4\]\" to the node \"niosii_USB:u0\|niosii_USB_usb:usb\|readdata\" into an OR gate" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_usb.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_usb.v" 79 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1640877136481 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "niosii_USB:u0\|niosii_USB_usb:usb\|OTG_DATA\[12\] niosii_USB:u0\|niosii_USB_usb:usb\|readdata " "Converted the fan-out from the tri-state buffer \"niosii_USB:u0\|niosii_USB_usb:usb\|OTG_DATA\[12\]\" to the node \"niosii_USB:u0\|niosii_USB_usb:usb\|readdata\" into an OR gate" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_usb.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_usb.v" 79 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1640877136481 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "niosii_USB:u0\|niosii_USB_usb:usb\|OTG_DATA\[5\] niosii_USB:u0\|niosii_USB_usb:usb\|readdata " "Converted the fan-out from the tri-state buffer \"niosii_USB:u0\|niosii_USB_usb:usb\|OTG_DATA\[5\]\" to the node \"niosii_USB:u0\|niosii_USB_usb:usb\|readdata\" into an OR gate" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_usb.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_usb.v" 79 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1640877136481 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "niosii_USB:u0\|niosii_USB_usb:usb\|OTG_DATA\[13\] niosii_USB:u0\|niosii_USB_usb:usb\|readdata " "Converted the fan-out from the tri-state buffer \"niosii_USB:u0\|niosii_USB_usb:usb\|OTG_DATA\[13\]\" to the node \"niosii_USB:u0\|niosii_USB_usb:usb\|readdata\" into an OR gate" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_usb.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_usb.v" 79 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1640877136481 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "niosii_USB:u0\|niosii_USB_usb:usb\|OTG_DATA\[6\] niosii_USB:u0\|niosii_USB_usb:usb\|readdata " "Converted the fan-out from the tri-state buffer \"niosii_USB:u0\|niosii_USB_usb:usb\|OTG_DATA\[6\]\" to the node \"niosii_USB:u0\|niosii_USB_usb:usb\|readdata\" into an OR gate" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_usb.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_usb.v" 79 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1640877136481 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "niosii_USB:u0\|niosii_USB_usb:usb\|OTG_DATA\[14\] niosii_USB:u0\|niosii_USB_usb:usb\|readdata " "Converted the fan-out from the tri-state buffer \"niosii_USB:u0\|niosii_USB_usb:usb\|OTG_DATA\[14\]\" to the node \"niosii_USB:u0\|niosii_USB_usb:usb\|readdata\" into an OR gate" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_usb.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_usb.v" 79 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1640877136481 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "niosii_USB:u0\|niosii_USB_usb:usb\|OTG_DATA\[7\] niosii_USB:u0\|niosii_USB_usb:usb\|readdata " "Converted the fan-out from the tri-state buffer \"niosii_USB:u0\|niosii_USB_usb:usb\|OTG_DATA\[7\]\" to the node \"niosii_USB:u0\|niosii_USB_usb:usb\|readdata\" into an OR gate" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_usb.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_usb.v" 79 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1640877136481 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "niosii_USB:u0\|niosii_USB_usb:usb\|OTG_DATA\[15\] niosii_USB:u0\|niosii_USB_usb:usb\|readdata " "Converted the fan-out from the tri-state buffer \"niosii_USB:u0\|niosii_USB_usb:usb\|OTG_DATA\[15\]\" to the node \"niosii_USB:u0\|niosii_USB_usb:usb\|readdata\" into an OR gate" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_usb.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_usb.v" 79 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1640877136481 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "niosii_USB:u0\|Altera_UP_SD_Card_Avalon_Interface:sd\|Altera_UP_SD_Card_Interface:SD_Card_Port\|b_SD_cmd niosii_USB:u0\|Altera_UP_SD_Card_Avalon_Interface:sd\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Response_Receiver:response_receiver\|state_transitions " "Converted the fan-out from the tri-state buffer \"niosii_USB:u0\|Altera_UP_SD_Card_Avalon_Interface:sd\|Altera_UP_SD_Card_Interface:SD_Card_Port\|b_SD_cmd\" to the node \"niosii_USB:u0\|Altera_UP_SD_Card_Avalon_Interface:sd\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Response_Receiver:response_receiver\|state_transitions\" into an OR gate" {  } { { "niosii_USB/synthesis/submodules/Altera_UP_SD_Card_Interface.vhd" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/Altera_UP_SD_Card_Interface.vhd" 35 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1640877136481 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "niosii_USB:u0\|Altera_UP_SD_Card_Avalon_Interface:sd\|Altera_UP_SD_Card_Interface:SD_Card_Port\|b_SD_dat niosii_USB:u0\|Altera_UP_SD_Card_Avalon_Interface:sd\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Buffer:data_line\|data_in_reg " "Converted the fan-out from the tri-state buffer \"niosii_USB:u0\|Altera_UP_SD_Card_Avalon_Interface:sd\|Altera_UP_SD_Card_Interface:SD_Card_Port\|b_SD_dat\" to the node \"niosii_USB:u0\|Altera_UP_SD_Card_Avalon_Interface:sd\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Buffer:data_line\|data_in_reg\" into an OR gate" {  } { { "niosii_USB/synthesis/submodules/Altera_UP_SD_Card_Interface.vhd" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/Altera_UP_SD_Card_Interface.vhd" 36 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1640877136481 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1640877136481 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_sdram.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_sdram.v" 442 -1 0 } } { "niosii_USB/synthesis/submodules/niosii_USB_sdram.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_sdram.v" 356 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 193 -1 0 } } { "niosii_USB/synthesis/submodules/niosii_USB_sdram.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_sdram.v" 306 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 286 -1 0 } } { "niosii_USB/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "niosii_USB/synthesis/submodules/niosii_USB_jtag_uart.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_jtag_uart.v" 352 -1 0 } } { "niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" 7960 -1 0 } } { "niosii_USB/synthesis/submodules/niosii_USB_jtag_uart.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_jtag_uart.v" 398 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 194 -1 0 } } { "niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" 2899 -1 0 } } { "niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" 6212 -1 0 } } { "niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" 7969 -1 0 } } { "niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" 4347 -1 0 } } { "niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" 6131 -1 0 } } { "niosii_USB/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "niosii_USB/synthesis/submodules/niosii_USB_timer_0.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_timer_0.v" 167 -1 0 } } { "niosii_USB/synthesis/submodules/Altera_UP_SD_Card_Interface.vhd" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/Altera_UP_SD_Card_Interface.vhd" 333 -1 0 } } { "niosii_USB/synthesis/submodules/Altera_UP_SD_Card_Response_Receiver.vhd" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/Altera_UP_SD_Card_Response_Receiver.vhd" 90 -1 0 } } { "niosii_USB/synthesis/submodules/Altera_UP_SD_Card_Buffer.vhd" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/Altera_UP_SD_Card_Buffer.vhd" 274 -1 0 } } { "niosii_USB/synthesis/submodules/Altera_UP_SD_Card_48_bit_Command_Generator.vhd" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/Altera_UP_SD_Card_48_bit_Command_Generator.vhd" 398 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1640877136537 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1640877136537 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "TD_RESET_N VCC " "Pin \"TD_RESET_N\" is stuck at VCC" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 212 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640877140539 "|DE2_115_Media_Computer|TD_RESET_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[0\] GND " "Pin \"LEDG\[0\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 215 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640877140539 "|DE2_115_Media_Computer|LEDG[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[1\] GND " "Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 215 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640877140539 "|DE2_115_Media_Computer|LEDG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 215 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640877140539 "|DE2_115_Media_Computer|LEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 215 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640877140539 "|DE2_115_Media_Computer|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 215 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640877140539 "|DE2_115_Media_Computer|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 215 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640877140539 "|DE2_115_Media_Computer|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 215 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640877140539 "|DE2_115_Media_Computer|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 215 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640877140539 "|DE2_115_Media_Computer|LEDG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[8\] GND " "Pin \"LEDG\[8\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 215 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640877140539 "|DE2_115_Media_Computer|LEDG[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 216 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640877140539 "|DE2_115_Media_Computer|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 216 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640877140539 "|DE2_115_Media_Computer|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 216 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640877140539 "|DE2_115_Media_Computer|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 216 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640877140539 "|DE2_115_Media_Computer|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 216 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640877140539 "|DE2_115_Media_Computer|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 216 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640877140539 "|DE2_115_Media_Computer|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 216 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640877140539 "|DE2_115_Media_Computer|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 216 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640877140539 "|DE2_115_Media_Computer|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 216 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640877140539 "|DE2_115_Media_Computer|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 216 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640877140539 "|DE2_115_Media_Computer|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[10\] GND " "Pin \"LEDR\[10\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 216 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640877140539 "|DE2_115_Media_Computer|LEDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[11\] GND " "Pin \"LEDR\[11\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 216 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640877140539 "|DE2_115_Media_Computer|LEDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[12\] GND " "Pin \"LEDR\[12\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 216 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640877140539 "|DE2_115_Media_Computer|LEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[13\] GND " "Pin \"LEDR\[13\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 216 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640877140539 "|DE2_115_Media_Computer|LEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[14\] GND " "Pin \"LEDR\[14\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 216 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640877140539 "|DE2_115_Media_Computer|LEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[15\] GND " "Pin \"LEDR\[15\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 216 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640877140539 "|DE2_115_Media_Computer|LEDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[16\] GND " "Pin \"LEDR\[16\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 216 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640877140539 "|DE2_115_Media_Computer|LEDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[17\] GND " "Pin \"LEDR\[17\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 216 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640877140539 "|DE2_115_Media_Computer|LEDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 218 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640877140539 "|DE2_115_Media_Computer|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 218 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640877140539 "|DE2_115_Media_Computer|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 218 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640877140539 "|DE2_115_Media_Computer|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 218 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640877140539 "|DE2_115_Media_Computer|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 218 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640877140539 "|DE2_115_Media_Computer|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 218 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640877140539 "|DE2_115_Media_Computer|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] GND " "Pin \"HEX0\[6\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 218 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640877140539 "|DE2_115_Media_Computer|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 219 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640877140539 "|DE2_115_Media_Computer|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 219 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640877140539 "|DE2_115_Media_Computer|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 219 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640877140539 "|DE2_115_Media_Computer|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 219 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640877140539 "|DE2_115_Media_Computer|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 219 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640877140539 "|DE2_115_Media_Computer|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 219 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640877140539 "|DE2_115_Media_Computer|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] GND " "Pin \"HEX1\[6\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 219 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640877140539 "|DE2_115_Media_Computer|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 220 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640877140539 "|DE2_115_Media_Computer|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 220 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640877140539 "|DE2_115_Media_Computer|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 220 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640877140539 "|DE2_115_Media_Computer|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 220 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640877140539 "|DE2_115_Media_Computer|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 220 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640877140539 "|DE2_115_Media_Computer|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 220 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640877140539 "|DE2_115_Media_Computer|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] GND " "Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 220 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640877140539 "|DE2_115_Media_Computer|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 221 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640877140539 "|DE2_115_Media_Computer|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 221 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640877140539 "|DE2_115_Media_Computer|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 221 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640877140539 "|DE2_115_Media_Computer|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 221 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640877140539 "|DE2_115_Media_Computer|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 221 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640877140539 "|DE2_115_Media_Computer|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 221 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640877140539 "|DE2_115_Media_Computer|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] GND " "Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 221 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640877140539 "|DE2_115_Media_Computer|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 222 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640877140539 "|DE2_115_Media_Computer|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 222 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640877140539 "|DE2_115_Media_Computer|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 222 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640877140539 "|DE2_115_Media_Computer|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 222 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640877140539 "|DE2_115_Media_Computer|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 222 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640877140539 "|DE2_115_Media_Computer|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 222 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640877140539 "|DE2_115_Media_Computer|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] GND " "Pin \"HEX4\[6\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 222 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640877140539 "|DE2_115_Media_Computer|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 223 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640877140539 "|DE2_115_Media_Computer|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 223 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640877140539 "|DE2_115_Media_Computer|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 223 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640877140539 "|DE2_115_Media_Computer|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 223 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640877140539 "|DE2_115_Media_Computer|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 223 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640877140539 "|DE2_115_Media_Computer|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 223 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640877140539 "|DE2_115_Media_Computer|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] GND " "Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 223 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640877140539 "|DE2_115_Media_Computer|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[0\] GND " "Pin \"HEX6\[0\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 224 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640877140539 "|DE2_115_Media_Computer|HEX6[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[1\] GND " "Pin \"HEX6\[1\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 224 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640877140539 "|DE2_115_Media_Computer|HEX6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[2\] GND " "Pin \"HEX6\[2\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 224 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640877140539 "|DE2_115_Media_Computer|HEX6[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[3\] GND " "Pin \"HEX6\[3\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 224 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640877140539 "|DE2_115_Media_Computer|HEX6[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[4\] GND " "Pin \"HEX6\[4\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 224 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640877140539 "|DE2_115_Media_Computer|HEX6[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[5\] GND " "Pin \"HEX6\[5\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 224 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640877140539 "|DE2_115_Media_Computer|HEX6[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[6\] GND " "Pin \"HEX6\[6\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 224 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640877140539 "|DE2_115_Media_Computer|HEX6[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[0\] GND " "Pin \"HEX7\[0\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 225 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640877140539 "|DE2_115_Media_Computer|HEX7[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[1\] GND " "Pin \"HEX7\[1\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 225 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640877140539 "|DE2_115_Media_Computer|HEX7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[2\] GND " "Pin \"HEX7\[2\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 225 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640877140539 "|DE2_115_Media_Computer|HEX7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[3\] GND " "Pin \"HEX7\[3\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 225 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640877140539 "|DE2_115_Media_Computer|HEX7[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[4\] GND " "Pin \"HEX7\[4\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 225 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640877140539 "|DE2_115_Media_Computer|HEX7[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[5\] GND " "Pin \"HEX7\[5\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 225 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640877140539 "|DE2_115_Media_Computer|HEX7[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[6\] GND " "Pin \"HEX7\[6\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 225 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640877140539 "|DE2_115_Media_Computer|HEX7[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[0\] GND " "Pin \"SRAM_ADDR\[0\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 228 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640877140539 "|DE2_115_Media_Computer|SRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[1\] GND " "Pin \"SRAM_ADDR\[1\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 228 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640877140539 "|DE2_115_Media_Computer|SRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[2\] GND " "Pin \"SRAM_ADDR\[2\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 228 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640877140539 "|DE2_115_Media_Computer|SRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[3\] GND " "Pin \"SRAM_ADDR\[3\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 228 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640877140539 "|DE2_115_Media_Computer|SRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[4\] GND " "Pin \"SRAM_ADDR\[4\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 228 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640877140539 "|DE2_115_Media_Computer|SRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[5\] GND " "Pin \"SRAM_ADDR\[5\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 228 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640877140539 "|DE2_115_Media_Computer|SRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[6\] GND " "Pin \"SRAM_ADDR\[6\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 228 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640877140539 "|DE2_115_Media_Computer|SRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[7\] GND " "Pin \"SRAM_ADDR\[7\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 228 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640877140539 "|DE2_115_Media_Computer|SRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[8\] GND " "Pin \"SRAM_ADDR\[8\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 228 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640877140539 "|DE2_115_Media_Computer|SRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[9\] GND " "Pin \"SRAM_ADDR\[9\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 228 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640877140539 "|DE2_115_Media_Computer|SRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[10\] GND " "Pin \"SRAM_ADDR\[10\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 228 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640877140539 "|DE2_115_Media_Computer|SRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[11\] GND " "Pin \"SRAM_ADDR\[11\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 228 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640877140539 "|DE2_115_Media_Computer|SRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[12\] GND " "Pin \"SRAM_ADDR\[12\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 228 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640877140539 "|DE2_115_Media_Computer|SRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[13\] GND " "Pin \"SRAM_ADDR\[13\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 228 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640877140539 "|DE2_115_Media_Computer|SRAM_ADDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[14\] GND " "Pin \"SRAM_ADDR\[14\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 228 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640877140539 "|DE2_115_Media_Computer|SRAM_ADDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[15\] GND " "Pin \"SRAM_ADDR\[15\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 228 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640877140539 "|DE2_115_Media_Computer|SRAM_ADDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[16\] GND " "Pin \"SRAM_ADDR\[16\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 228 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640877140539 "|DE2_115_Media_Computer|SRAM_ADDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[17\] GND " "Pin \"SRAM_ADDR\[17\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 228 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640877140539 "|DE2_115_Media_Computer|SRAM_ADDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[18\] GND " "Pin \"SRAM_ADDR\[18\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 228 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640877140539 "|DE2_115_Media_Computer|SRAM_ADDR[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[19\] GND " "Pin \"SRAM_ADDR\[19\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 228 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640877140539 "|DE2_115_Media_Computer|SRAM_ADDR[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_CE_N GND " "Pin \"SRAM_CE_N\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 229 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640877140539 "|DE2_115_Media_Computer|SRAM_CE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_WE_N GND " "Pin \"SRAM_WE_N\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 230 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640877140539 "|DE2_115_Media_Computer|SRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_OE_N GND " "Pin \"SRAM_OE_N\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 231 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640877140539 "|DE2_115_Media_Computer|SRAM_OE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_UB_N GND " "Pin \"SRAM_UB_N\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 232 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640877140539 "|DE2_115_Media_Computer|SRAM_UB_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_LB_N GND " "Pin \"SRAM_LB_N\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 233 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640877140539 "|DE2_115_Media_Computer|SRAM_LB_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "UART_TXD GND " "Pin \"UART_TXD\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 236 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640877140539 "|DE2_115_Media_Computer|UART_TXD"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 245 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640877140539 "|DE2_115_Media_Computer|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[0\] GND " "Pin \"FL_ADDR\[0\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 251 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640877140539 "|DE2_115_Media_Computer|FL_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[1\] GND " "Pin \"FL_ADDR\[1\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 251 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640877140539 "|DE2_115_Media_Computer|FL_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[2\] GND " "Pin \"FL_ADDR\[2\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 251 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640877140539 "|DE2_115_Media_Computer|FL_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[3\] GND " "Pin \"FL_ADDR\[3\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 251 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640877140539 "|DE2_115_Media_Computer|FL_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[4\] GND " "Pin \"FL_ADDR\[4\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 251 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640877140539 "|DE2_115_Media_Computer|FL_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[5\] GND " "Pin \"FL_ADDR\[5\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 251 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640877140539 "|DE2_115_Media_Computer|FL_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[6\] GND " "Pin \"FL_ADDR\[6\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 251 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640877140539 "|DE2_115_Media_Computer|FL_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[7\] GND " "Pin \"FL_ADDR\[7\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 251 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640877140539 "|DE2_115_Media_Computer|FL_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[8\] GND " "Pin \"FL_ADDR\[8\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 251 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640877140539 "|DE2_115_Media_Computer|FL_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[9\] GND " "Pin \"FL_ADDR\[9\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 251 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640877140539 "|DE2_115_Media_Computer|FL_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[10\] GND " "Pin \"FL_ADDR\[10\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 251 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640877140539 "|DE2_115_Media_Computer|FL_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[11\] GND " "Pin \"FL_ADDR\[11\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 251 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640877140539 "|DE2_115_Media_Computer|FL_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[12\] GND " "Pin \"FL_ADDR\[12\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 251 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640877140539 "|DE2_115_Media_Computer|FL_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[13\] GND " "Pin \"FL_ADDR\[13\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 251 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640877140539 "|DE2_115_Media_Computer|FL_ADDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[14\] GND " "Pin \"FL_ADDR\[14\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 251 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640877140539 "|DE2_115_Media_Computer|FL_ADDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[15\] GND " "Pin \"FL_ADDR\[15\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 251 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640877140539 "|DE2_115_Media_Computer|FL_ADDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[16\] GND " "Pin \"FL_ADDR\[16\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 251 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640877140539 "|DE2_115_Media_Computer|FL_ADDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[17\] GND " "Pin \"FL_ADDR\[17\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 251 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640877140539 "|DE2_115_Media_Computer|FL_ADDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[18\] GND " "Pin \"FL_ADDR\[18\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 251 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640877140539 "|DE2_115_Media_Computer|FL_ADDR[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[19\] GND " "Pin \"FL_ADDR\[19\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 251 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640877140539 "|DE2_115_Media_Computer|FL_ADDR[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[20\] GND " "Pin \"FL_ADDR\[20\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 251 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640877140539 "|DE2_115_Media_Computer|FL_ADDR[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[21\] GND " "Pin \"FL_ADDR\[21\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 251 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640877140539 "|DE2_115_Media_Computer|FL_ADDR[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[22\] GND " "Pin \"FL_ADDR\[22\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 251 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640877140539 "|DE2_115_Media_Computer|FL_ADDR[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_CE_N GND " "Pin \"FL_CE_N\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 252 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640877140539 "|DE2_115_Media_Computer|FL_CE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_OE_N GND " "Pin \"FL_OE_N\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 253 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640877140539 "|DE2_115_Media_Computer|FL_OE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_WE_N GND " "Pin \"FL_WE_N\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 255 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640877140539 "|DE2_115_Media_Computer|FL_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_WP_N VCC " "Pin \"FL_WP_N\" is stuck at VCC" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 256 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640877140539 "|DE2_115_Media_Computer|FL_WP_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_XCK GND " "Pin \"AUD_XCK\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 259 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640877140539 "|DE2_115_Media_Computer|AUD_XCK"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_DACDAT GND " "Pin \"AUD_DACDAT\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 260 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640877140539 "|DE2_115_Media_Computer|AUD_DACDAT"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_CLK GND " "Pin \"VGA_CLK\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 263 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640877140539 "|DE2_115_Media_Computer|VGA_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_HS GND " "Pin \"VGA_HS\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 264 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640877140539 "|DE2_115_Media_Computer|VGA_HS"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_VS GND " "Pin \"VGA_VS\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 265 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640877140539 "|DE2_115_Media_Computer|VGA_VS"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_BLANK_N GND " "Pin \"VGA_BLANK_N\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 266 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640877140539 "|DE2_115_Media_Computer|VGA_BLANK_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 267 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640877140539 "|DE2_115_Media_Computer|VGA_SYNC_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[0\] GND " "Pin \"VGA_R\[0\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 268 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640877140539 "|DE2_115_Media_Computer|VGA_R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[1\] GND " "Pin \"VGA_R\[1\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 268 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640877140539 "|DE2_115_Media_Computer|VGA_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[2\] GND " "Pin \"VGA_R\[2\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 268 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640877140539 "|DE2_115_Media_Computer|VGA_R[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[3\] GND " "Pin \"VGA_R\[3\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 268 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640877140539 "|DE2_115_Media_Computer|VGA_R[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[4\] GND " "Pin \"VGA_R\[4\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 268 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640877140539 "|DE2_115_Media_Computer|VGA_R[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[5\] GND " "Pin \"VGA_R\[5\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 268 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640877140539 "|DE2_115_Media_Computer|VGA_R[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[6\] GND " "Pin \"VGA_R\[6\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 268 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640877140539 "|DE2_115_Media_Computer|VGA_R[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[7\] GND " "Pin \"VGA_R\[7\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 268 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640877140539 "|DE2_115_Media_Computer|VGA_R[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 269 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640877140539 "|DE2_115_Media_Computer|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 269 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640877140539 "|DE2_115_Media_Computer|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[2\] GND " "Pin \"VGA_G\[2\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 269 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640877140539 "|DE2_115_Media_Computer|VGA_G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[3\] GND " "Pin \"VGA_G\[3\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 269 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640877140539 "|DE2_115_Media_Computer|VGA_G[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[4\] GND " "Pin \"VGA_G\[4\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 269 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640877140539 "|DE2_115_Media_Computer|VGA_G[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[5\] GND " "Pin \"VGA_G\[5\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 269 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640877140539 "|DE2_115_Media_Computer|VGA_G[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[6\] GND " "Pin \"VGA_G\[6\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 269 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640877140539 "|DE2_115_Media_Computer|VGA_G[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[7\] GND " "Pin \"VGA_G\[7\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 269 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640877140539 "|DE2_115_Media_Computer|VGA_G[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 270 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640877140539 "|DE2_115_Media_Computer|VGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 270 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640877140539 "|DE2_115_Media_Computer|VGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[2\] GND " "Pin \"VGA_B\[2\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 270 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640877140539 "|DE2_115_Media_Computer|VGA_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[3\] GND " "Pin \"VGA_B\[3\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 270 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640877140539 "|DE2_115_Media_Computer|VGA_B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[4\] GND " "Pin \"VGA_B\[4\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 270 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640877140539 "|DE2_115_Media_Computer|VGA_B[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[5\] GND " "Pin \"VGA_B\[5\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 270 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640877140539 "|DE2_115_Media_Computer|VGA_B[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[6\] GND " "Pin \"VGA_B\[6\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 270 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640877140539 "|DE2_115_Media_Computer|VGA_B[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[7\] GND " "Pin \"VGA_B\[7\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 270 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640877140539 "|DE2_115_Media_Computer|VGA_B[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_ON GND " "Pin \"LCD_ON\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 273 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640877140539 "|DE2_115_Media_Computer|LCD_ON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_BLON GND " "Pin \"LCD_BLON\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 274 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640877140539 "|DE2_115_Media_Computer|LCD_BLON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_EN GND " "Pin \"LCD_EN\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 275 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640877140539 "|DE2_115_Media_Computer|LCD_EN"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RS GND " "Pin \"LCD_RS\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 276 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640877140539 "|DE2_115_Media_Computer|LCD_RS"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RW GND " "Pin \"LCD_RW\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 277 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640877140539 "|DE2_115_Media_Computer|LCD_RW"} { "Warning" "WMLS_MLS_STUCK_PIN" "I2C_SCLK GND " "Pin \"I2C_SCLK\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 280 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640877140539 "|DE2_115_Media_Computer|I2C_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DCLK GND " "Pin \"DCLK\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 283 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640877140539 "|DE2_115_Media_Computer|DCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA1 GND " "Pin \"DATA1\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 284 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640877140539 "|DE2_115_Media_Computer|DATA1"} { "Warning" "WMLS_MLS_STUCK_PIN" "FLASH_nCE GND " "Pin \"FLASH_nCE\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 285 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640877140539 "|DE2_115_Media_Computer|FLASH_nCE"} { "Warning" "WMLS_MLS_STUCK_PIN" "SD_CLK GND " "Pin \"SD_CLK\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 288 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640877140539 "|DE2_115_Media_Computer|SD_CLK"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1640877140539 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640877141109 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "321 " "321 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1640877146794 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "pzdyqx:nabboc " "Timing-Driven Synthesis is running on partition \"pzdyqx:nabboc\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640877147173 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 386 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1640877147557 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1640877147557 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640877147769 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Pablo/Documents/GitHub/USB/output_files/USB_module.map.smsg " "Generated suppressed messages file C:/Users/Pablo/Documents/GitHub/USB/output_files/USB_module.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640877149030 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1640877153380 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640877153380 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "niosii_USB:u0\|niosii_USB_sys_sdram_pll:sys_sdram_pll\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\|pll1 CLK\[2\] clk2_multiply_by clk2_divide_by " "PLL \"niosii_USB:u0\|niosii_USB_sys_sdram_pll:sys_sdram_pll\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\|pll1\" has parameters clk2_multiply_by and clk2_divide_by specified but port CLK\[2\] is not connected" {  } { { "db/altpll_3lb2.tdf" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/db/altpll_3lb2.tdf" 27 2 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "niosii_USB/synthesis/submodules/altera_up_altpll.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/altera_up_altpll.v" 140 0 0 } } { "niosii_USB/synthesis/submodules/niosii_USB_sys_sdram_pll.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_sys_sdram_pll.v" 35 0 0 } } { "niosii_USB/synthesis/niosii_USB.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/niosii_USB.v" 240 0 0 } } { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 380 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1640877153689 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "29 " "Design contains 29 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK2_50 " "No output dependent on input pin \"CLOCK2_50\"" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 155 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1640877154189 "|DE2_115_Media_Computer|CLOCK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 156 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1640877154189 "|DE2_115_Media_Computer|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_CLK27 " "No output dependent on input pin \"TD_CLK27\"" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 157 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1640877154189 "|DE2_115_Media_Computer|TD_CLK27"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 158 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1640877154189 "|DE2_115_Media_Computer|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 158 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1640877154189 "|DE2_115_Media_Computer|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 158 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1640877154189 "|DE2_115_Media_Computer|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 159 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1640877154189 "|DE2_115_Media_Computer|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 159 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1640877154189 "|DE2_115_Media_Computer|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 159 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1640877154189 "|DE2_115_Media_Computer|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 159 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1640877154189 "|DE2_115_Media_Computer|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 159 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1640877154189 "|DE2_115_Media_Computer|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 159 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1640877154189 "|DE2_115_Media_Computer|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 159 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1640877154189 "|DE2_115_Media_Computer|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 159 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1640877154189 "|DE2_115_Media_Computer|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 159 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1640877154189 "|DE2_115_Media_Computer|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 159 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1640877154189 "|DE2_115_Media_Computer|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 159 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1640877154189 "|DE2_115_Media_Computer|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 159 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1640877154189 "|DE2_115_Media_Computer|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 159 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1640877154189 "|DE2_115_Media_Computer|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 159 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1640877154189 "|DE2_115_Media_Computer|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 159 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1640877154189 "|DE2_115_Media_Computer|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 159 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1640877154189 "|DE2_115_Media_Computer|SW[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 159 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1640877154189 "|DE2_115_Media_Computer|SW[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[17\] " "No output dependent on input pin \"SW\[17\]\"" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 159 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1640877154189 "|DE2_115_Media_Computer|SW[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_RXD " "No output dependent on input pin \"UART_RXD\"" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 162 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1640877154189 "|DE2_115_Media_Computer|UART_RXD"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCDAT " "No output dependent on input pin \"AUD_ADCDAT\"" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 165 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1640877154189 "|DE2_115_Media_Computer|AUD_ADCDAT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FL_RY " "No output dependent on input pin \"FL_RY\"" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 168 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1640877154189 "|DE2_115_Media_Computer|FL_RY"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DATA0 " "No output dependent on input pin \"DATA0\"" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 171 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1640877154189 "|DE2_115_Media_Computer|DATA0"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SD_WP_N " "No output dependent on input pin \"SD_WP_N\"" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 174 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1640877154189 "|DE2_115_Media_Computer|SD_WP_N"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1640877154189 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "9473 " "Implemented 9473 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "34 " "Implemented 34 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1640877154190 ""} { "Info" "ICUT_CUT_TM_OPINS" "205 " "Implemented 205 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1640877154190 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "113 " "Implemented 113 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1640877154190 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8825 " "Implemented 8825 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1640877154190 ""} { "Info" "ICUT_CUT_TM_RAMS" "288 " "Implemented 288 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1640877154190 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1640877154190 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "6 " "Implemented 6 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1640877154190 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1640877154190 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 377 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 377 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5002 " "Peak virtual memory: 5002 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1640877154282 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 30 16:12:34 2021 " "Processing ended: Thu Dec 30 16:12:34 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1640877154282 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:20 " "Elapsed time: 00:01:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1640877154282 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:31 " "Total CPU time (on all processors): 00:01:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1640877154282 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1640877154282 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1640877155932 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1640877155940 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 30 16:12:35 2021 " "Processing started: Thu Dec 30 16:12:35 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1640877155940 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1640877155940 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off USB_module -c USB_module " "Command: quartus_fit --read_settings_files=off --write_settings_files=off USB_module -c USB_module" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1640877155940 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1640877156128 ""}
{ "Info" "0" "" "Project  = USB_module" {  } {  } 0 0 "Project  = USB_module" 0 0 "Fitter" 0 0 1640877156129 ""}
{ "Info" "0" "" "Revision = USB_module" {  } {  } 0 0 "Revision = USB_module" 0 0 "Fitter" 0 0 1640877156129 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1640877156362 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1640877156362 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "USB_module EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"USB_module\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1640877156445 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1640877156502 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1640877156502 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "niosii_USB:u0\|niosii_USB_sys_sdram_pll:sys_sdram_pll\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"niosii_USB:u0\|niosii_USB_sys_sdram_pll:sys_sdram_pll\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "niosii_USB:u0\|niosii_USB_sys_sdram_pll:sys_sdram_pll\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\|clk\[0\] 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for niosii_USB:u0\|niosii_USB_sys_sdram_pll:sys_sdram_pll\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\|clk\[0\] port" {  } { { "db/altpll_3lb2.tdf" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/db/altpll_3lb2.tdf" 27 2 0 } } { "" "" { Generic "C:/Users/Pablo/Documents/GitHub/USB/" { { 0 { 0 ""} 0 1548 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1640877156564 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "niosii_USB:u0\|niosii_USB_sys_sdram_pll:sys_sdram_pll\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\|clk\[1\] 1 1 -54 -3000 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of -54 degrees (-3000 ps) for niosii_USB:u0\|niosii_USB_sys_sdram_pll:sys_sdram_pll\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\|clk\[1\] port" {  } { { "db/altpll_3lb2.tdf" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/db/altpll_3lb2.tdf" 27 2 0 } } { "" "" { Generic "C:/Users/Pablo/Documents/GitHub/USB/" { { 0 { 0 ""} 0 1549 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1640877156564 ""}  } { { "db/altpll_3lb2.tdf" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/db/altpll_3lb2.tdf" 27 2 0 } } { "" "" { Generic "C:/Users/Pablo/Documents/GitHub/USB/" { { 0 { 0 ""} 0 1548 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1640877156564 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1640877156929 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1640877156940 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1640877157597 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1640877157597 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1640877157597 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1640877157597 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1640877157597 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1640877157597 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1640877157597 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1640877157597 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1640877157597 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1640877157597 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Pablo/Documents/GitHub/USB/" { { 0 { 0 ""} 0 22354 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1640877157623 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Pablo/Documents/GitHub/USB/" { { 0 { 0 ""} 0 22356 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1640877157623 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Pablo/Documents/GitHub/USB/" { { 0 { 0 ""} 0 22358 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1640877157623 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Pablo/Documents/GitHub/USB/" { { 0 { 0 ""} 0 22360 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1640877157623 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Pablo/Documents/GitHub/USB/" { { 0 { 0 ""} 0 22362 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1640877157623 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1640877157623 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1640877157630 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1640877159138 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "348 348 " "No exact pin location assignment(s) for 348 pins of 348 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1640877160138 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "GHVD5181 " "Entity GHVD5181" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\] " "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1640877161317 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1640877161317 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1640877161317 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1640877161317 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1640877161317 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1640877161317 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1640877161317 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1640877161317 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1640877161317 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical BITP7563_0\] " "set_disable_timing \[get_cells -hierarchical BITP7563_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1640877161317 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1640877161317 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1640877161317 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1640877161317 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1640877161317 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1640877161317 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1640877161317 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1640877161317 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1640877161317 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1640877161317 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1640877161317 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1640877161317 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1640877161317 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1640877161317 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1640877161317 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1640877161317 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1640877161317 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1640877161317 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1640877161317 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1640877161317 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1640877161317 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1640877161317 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1640877161317 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1640877161317 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1640877161317 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1640877161317 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1640877161317 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1640877161317 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1640877161317 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1640877161317 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1640877161317 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1640877161317 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1640877161317 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1640877161317 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1640877161317 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1640877161317 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1640877161317 ""}
{ "Info" "ISTA_SDC_FOUND" "niosii_USB/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'niosii_USB/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1640877161462 ""}
{ "Info" "ISTA_SDC_FOUND" "niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.sdc " "Reading SDC File: 'niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1640877161478 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register niosii_USB:u0\|niosii_USB_sdram:sdram\|m_addr\[0\] CLOCK_50 " "Register niosii_USB:u0\|niosii_USB_sdram:sdram\|m_addr\[0\] is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1640877161554 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1640877161554 "|DE2_115_Media_Computer|CLOCK_50"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|sys_sdram_pll\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u0\|sys_sdram_pll\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1640877161678 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|sys_sdram_pll\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u0\|sys_sdram_pll\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1640877161678 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1640877161678 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1640877161678 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1640877161678 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1640877161678 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1640877161678 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1640877161678 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1640877161678 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1640877161678 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1640877161678 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1640877161678 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "niosii_USB:u0\|niosii_USB_sys_sdram_pll:sys_sdram_pll\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\|clk\[0\] (placed in counter C1 of PLL_1) " "Automatically promoted node niosii_USB:u0\|niosii_USB_sys_sdram_pll:sys_sdram_pll\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\|clk\[0\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1640877162466 ""}  } { { "db/altpll_3lb2.tdf" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/db/altpll_3lb2.tdf" 32 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Pablo/Documents/GitHub/USB/" { { 0 { 0 ""} 0 1548 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1640877162466 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "niosii_USB:u0\|niosii_USB_sys_sdram_pll:sys_sdram_pll\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\|clk\[1\] (placed in counter C0 of PLL_1) " "Automatically promoted node niosii_USB:u0\|niosii_USB_sys_sdram_pll:sys_sdram_pll\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\|clk\[1\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations External Clock Output CLKCTRL_PLL1E0 " "Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_PLL1E0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1640877162466 ""}  } { { "db/altpll_3lb2.tdf" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/db/altpll_3lb2.tdf" 32 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Pablo/Documents/GitHub/USB/" { { 0 { 0 ""} 0 1548 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1640877162466 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1640877162466 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/Pablo/Documents/GitHub/USB/" { { 0 { 0 ""} 0 21224 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1640877162466 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7  " "Automatically promoted node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1640877162466 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7~0 " "Destination node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7~0" {  } { { "pzdyqx.vhd" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/pzdyqx.vhd" 730 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Pablo/Documents/GitHub/USB/" { { 0 { 0 ""} 0 21470 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1640877162466 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1640877162466 ""}  } { { "pzdyqx.vhd" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/pzdyqx.vhd" 730 -1 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Pablo/Documents/GitHub/USB/" { { 0 { 0 ""} 0 21309 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1640877162466 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|BITP7563_0  " "Automatically promoted node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|BITP7563_0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1640877162466 ""}  } { { "pzdyqx.vhd" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/pzdyqx.vhd" 829 -1 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|BITP7563_0" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Pablo/Documents/GitHub/USB/" { { 0 { 0 ""} 0 21331 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1640877162466 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "niosii_USB:u0\|altera_reset_controller:rst_controller\|r_sync_rst  " "Automatically promoted node niosii_USB:u0\|altera_reset_controller:rst_controller\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1640877162467 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "niosii_USB:u0\|niosii_USB_usb:usb\|OTG_WR_N " "Destination node niosii_USB:u0\|niosii_USB_usb:usb\|OTG_WR_N" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_usb.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_usb.v" 90 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Pablo/Documents/GitHub/USB/" { { 0 { 0 ""} 0 1395 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1640877162467 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "niosii_USB:u0\|niosii_USB_sdram:sdram\|active_rnw~1 " "Destination node niosii_USB:u0\|niosii_USB_sdram:sdram\|active_rnw~1" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_sdram.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_sdram.v" 215 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Pablo/Documents/GitHub/USB/" { { 0 { 0 ""} 0 9245 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1640877162467 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "niosii_USB:u0\|niosii_USB_sdram:sdram\|active_cs_n~0 " "Destination node niosii_USB:u0\|niosii_USB_sdram:sdram\|active_cs_n~0" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_sdram.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_sdram.v" 212 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Pablo/Documents/GitHub/USB/" { { 0 { 0 ""} 0 9296 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1640877162467 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "niosii_USB:u0\|niosii_USB_sdram:sdram\|active_cs_n~1 " "Destination node niosii_USB:u0\|niosii_USB_sdram:sdram\|active_cs_n~1" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_sdram.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_sdram.v" 212 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Pablo/Documents/GitHub/USB/" { { 0 { 0 ""} 0 9297 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1640877162467 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "niosii_USB:u0\|altera_reset_controller:rst_controller\|WideOr0~0 " "Destination node niosii_USB:u0\|altera_reset_controller:rst_controller\|WideOr0~0" {  } { { "niosii_USB/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/altera_reset_controller.v" 290 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Pablo/Documents/GitHub/USB/" { { 0 { 0 ""} 0 9308 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1640877162467 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0 " "Destination node niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0" {  } { { "temporary_test_loc" "" { Generic "C:/Users/Pablo/Documents/GitHub/USB/" { { 0 { 0 ""} 0 8451 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1640877162467 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "niosii_USB:u0\|niosii_USB_sdram:sdram\|i_refs\[0\] " "Destination node niosii_USB:u0\|niosii_USB_sdram:sdram\|i_refs\[0\]" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_sdram.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_sdram.v" 356 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Pablo/Documents/GitHub/USB/" { { 0 { 0 ""} 0 1803 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1640877162467 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "niosii_USB:u0\|niosii_USB_sdram:sdram\|i_refs\[2\] " "Destination node niosii_USB:u0\|niosii_USB_sdram:sdram\|i_refs\[2\]" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_sdram.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_sdram.v" 356 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Pablo/Documents/GitHub/USB/" { { 0 { 0 ""} 0 1801 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1640877162467 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "niosii_USB:u0\|niosii_USB_sdram:sdram\|i_refs\[1\] " "Destination node niosii_USB:u0\|niosii_USB_sdram:sdram\|i_refs\[1\]" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_sdram.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_sdram.v" 356 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Pablo/Documents/GitHub/USB/" { { 0 { 0 ""} 0 1802 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1640877162467 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "niosii_USB:u0\|niosii_USB_usb:usb\|readdata~0 " "Destination node niosii_USB:u0\|niosii_USB_usb:usb\|readdata~0" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_usb.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_usb.v" 82 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Pablo/Documents/GitHub/USB/" { { 0 { 0 ""} 0 14080 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1640877162467 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1640877162467 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1640877162467 ""}  } { { "niosii_USB/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Pablo/Documents/GitHub/USB/" { { 0 { 0 ""} 0 998 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1640877162467 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0  " "Automatically promoted node niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1640877162467 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_nios2_oci:the_niosii_USB_cpu_cpu_nios2_oci\|niosii_USB_cpu_cpu_nios2_oci_debug:the_niosii_USB_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1 " "Destination node niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_nios2_oci:the_niosii_USB_cpu_cpu_nios2_oci\|niosii_USB_cpu_cpu_nios2_oci_debug:the_niosii_USB_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" {  } { { "altera_std_synchronizer.v" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_nios2_oci:the_niosii_USB_cpu_cpu_nios2_oci\|niosii_USB_cpu_cpu_nios2_oci_debug:the_niosii_USB_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Pablo/Documents/GitHub/USB/" { { 0 { 0 ""} 0 3783 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1640877162467 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1640877162467 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/Pablo/Documents/GitHub/USB/" { { 0 { 0 ""} 0 8451 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1640877162467 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "niosii_USB:u0\|altera_reset_controller:rst_controller\|merged_reset~0  " "Automatically promoted node niosii_USB:u0\|altera_reset_controller:rst_controller\|merged_reset~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1640877162467 ""}  } { { "niosii_USB/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/altera_reset_controller.v" 134 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Pablo/Documents/GitHub/USB/" { { 0 { 0 ""} 0 12373 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1640877162467 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1640877163842 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1640877163857 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1640877163858 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1640877163878 ""}
{ "Warning" "WFSAC_FSAC_IGNORED_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 176250 "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1640877163930 ""}
{ "Warning" "WFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring some wildcard destinations of fast I/O register assignments" { { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[3\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[3\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1640877163931 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[31\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[31\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1640877163931 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[30\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[30\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1640877163931 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1640877163931 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[29\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[29\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1640877163931 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[28\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[28\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1640877163931 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[27\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[27\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1640877163931 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[26\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[26\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1640877163931 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[25\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[25\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1640877163931 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[24\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[24\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1640877163931 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[23\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[23\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1640877163931 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[22\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[22\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1640877163931 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[21\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[21\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1640877163931 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[20\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[20\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1640877163931 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1640877163931 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[19\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[19\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1640877163931 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[18\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[18\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1640877163931 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[17\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[17\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1640877163931 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[16\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[16\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1640877163931 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[15\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[15\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1640877163931 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[14\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[14\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1640877163931 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[13\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[13\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1640877163931 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[12\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[12\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1640877163931 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[11\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[11\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1640877163931 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[10\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[10\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1640877163931 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1640877163931 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1640877163931 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1640877163931 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1640877163931 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Enable Register ON oe " "Wildcard assignment \"Fast Output Enable Register=ON\" to \"oe\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1640877163931 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[9\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[9\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1640877163931 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[8\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[8\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1640877163931 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[7\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[7\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1640877163931 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[6\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[6\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1640877163931 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[5\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[5\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1640877163931 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[4\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[4\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1640877163931 ""}  } {  } 0 176251 "Ignoring some wildcard destinations of fast I/O register assignments" 0 0 "Fitter" 0 -1 1640877163931 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1640877163933 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1640877163962 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1640877165214 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "26 Block RAM " "Packed 26 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1640877165228 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "48 Embedded multiplier block " "Packed 48 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1640877165228 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "64 Embedded multiplier output " "Packed 64 registers into blocks of type Embedded multiplier output" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1640877165228 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "32 I/O Input Buffer " "Packed 32 registers into blocks of type I/O Input Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1640877165228 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "87 I/O Output Buffer " "Packed 87 registers into blocks of type I/O Output Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1640877165228 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "114 " "Created 114 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1640877165228 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1640877165228 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "346 unused 2.5V 30 203 113 " "Number of I/O pins in group: 346 (unused VREF, 2.5V VCCIO, 30 input, 203 output, 113 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1640877165297 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1640877165297 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1640877165297 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 9 51 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 9 total pin(s) used --  51 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1640877165299 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 63 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  63 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1640877165299 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 2.5V 1 72 " "I/O bank number 3 does not use VREF pins and has 2.5V VCCIO pins. 1 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1640877165299 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 71 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1640877165299 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1640877165299 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 57 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1640877165299 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 72 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1640877165299 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1640877165299 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1640877165299 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1640877165299 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:10 " "Fitter preparation operations ending: elapsed time is 00:00:10" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1640877167099 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1640877167117 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1640877170515 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1640877172110 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1640877172242 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1640877179044 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:07 " "Fitter placement operations ending: elapsed time is 00:00:07" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1640877179044 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1640877180831 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "32 X58_Y24 X68_Y36 " "Router estimated peak interconnect usage is 32% of the available device resources in the region that extends from location X58_Y24 to location X68_Y36" {  } { { "loc" "" { Generic "C:/Users/Pablo/Documents/GitHub/USB/" { { 1 { 0 "Router estimated peak interconnect usage is 32% of the available device resources in the region that extends from location X58_Y24 to location X68_Y36"} { { 12 { 0 ""} 58 24 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1640877185916 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1640877185916 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1640877187139 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1640877187139 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1640877187139 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1640877187142 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.92 " "Total time spent on timing analysis during the Fitter is 0.92 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1640877187459 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1640877187532 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1640877188477 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1640877188481 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1640877189431 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1640877191432 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1640877193522 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "81 " "Following 81 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[0\] a permanently disabled " "Pin SRAM_DQ\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[0] } } } { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 181 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Pablo/Documents/GitHub/USB/" { { 0 { 0 ""} 0 617 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1640877193571 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[1\] a permanently disabled " "Pin SRAM_DQ\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[1] } } } { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 181 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Pablo/Documents/GitHub/USB/" { { 0 { 0 ""} 0 618 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1640877193571 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[2\] a permanently disabled " "Pin SRAM_DQ\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[2] } } } { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 181 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Pablo/Documents/GitHub/USB/" { { 0 { 0 ""} 0 619 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1640877193571 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[3\] a permanently disabled " "Pin SRAM_DQ\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[3] } } } { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 181 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Pablo/Documents/GitHub/USB/" { { 0 { 0 ""} 0 620 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1640877193571 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[4\] a permanently disabled " "Pin SRAM_DQ\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[4] } } } { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 181 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Pablo/Documents/GitHub/USB/" { { 0 { 0 ""} 0 621 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1640877193571 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[5\] a permanently disabled " "Pin SRAM_DQ\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[5] } } } { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 181 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Pablo/Documents/GitHub/USB/" { { 0 { 0 ""} 0 622 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1640877193571 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[6\] a permanently disabled " "Pin SRAM_DQ\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[6] } } } { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 181 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Pablo/Documents/GitHub/USB/" { { 0 { 0 ""} 0 623 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1640877193571 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[7\] a permanently disabled " "Pin SRAM_DQ\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[7] } } } { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 181 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Pablo/Documents/GitHub/USB/" { { 0 { 0 ""} 0 624 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1640877193571 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[8\] a permanently disabled " "Pin SRAM_DQ\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[8] } } } { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 181 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Pablo/Documents/GitHub/USB/" { { 0 { 0 ""} 0 625 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1640877193571 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[9\] a permanently disabled " "Pin SRAM_DQ\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[9] } } } { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 181 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Pablo/Documents/GitHub/USB/" { { 0 { 0 ""} 0 626 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1640877193571 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[10\] a permanently disabled " "Pin SRAM_DQ\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[10] } } } { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 181 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Pablo/Documents/GitHub/USB/" { { 0 { 0 ""} 0 627 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1640877193571 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[11\] a permanently disabled " "Pin SRAM_DQ\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[11] } } } { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 181 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Pablo/Documents/GitHub/USB/" { { 0 { 0 ""} 0 628 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1640877193571 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[12\] a permanently disabled " "Pin SRAM_DQ\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[12] } } } { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 181 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Pablo/Documents/GitHub/USB/" { { 0 { 0 ""} 0 629 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1640877193571 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[13\] a permanently disabled " "Pin SRAM_DQ\[13\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[13] } } } { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 181 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Pablo/Documents/GitHub/USB/" { { 0 { 0 ""} 0 630 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1640877193571 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[14\] a permanently disabled " "Pin SRAM_DQ\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[14] } } } { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 181 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Pablo/Documents/GitHub/USB/" { { 0 { 0 ""} 0 631 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1640877193571 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[15\] a permanently disabled " "Pin SRAM_DQ\[15\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[15] } } } { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 181 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Pablo/Documents/GitHub/USB/" { { 0 { 0 ""} 0 632 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1640877193571 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[0\] a permanently disabled " "Pin FL_DQ\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { FL_DQ[0] } } } { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 187 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Pablo/Documents/GitHub/USB/" { { 0 { 0 ""} 0 665 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1640877193571 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[1\] a permanently disabled " "Pin FL_DQ\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { FL_DQ[1] } } } { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 187 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Pablo/Documents/GitHub/USB/" { { 0 { 0 ""} 0 666 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1640877193571 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[2\] a permanently disabled " "Pin FL_DQ\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { FL_DQ[2] } } } { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 187 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Pablo/Documents/GitHub/USB/" { { 0 { 0 ""} 0 667 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1640877193571 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[3\] a permanently disabled " "Pin FL_DQ\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { FL_DQ[3] } } } { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 187 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Pablo/Documents/GitHub/USB/" { { 0 { 0 ""} 0 668 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1640877193571 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[4\] a permanently disabled " "Pin FL_DQ\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { FL_DQ[4] } } } { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 187 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Pablo/Documents/GitHub/USB/" { { 0 { 0 ""} 0 669 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1640877193571 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[5\] a permanently disabled " "Pin FL_DQ\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { FL_DQ[5] } } } { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 187 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Pablo/Documents/GitHub/USB/" { { 0 { 0 ""} 0 670 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1640877193571 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[6\] a permanently disabled " "Pin FL_DQ\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { FL_DQ[6] } } } { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 187 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Pablo/Documents/GitHub/USB/" { { 0 { 0 ""} 0 671 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1640877193571 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[7\] a permanently disabled " "Pin FL_DQ\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { FL_DQ[7] } } } { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 187 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Pablo/Documents/GitHub/USB/" { { 0 { 0 ""} 0 672 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1640877193571 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_KBCLK a permanently disabled " "Pin PS2_KBCLK has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { PS2_KBCLK } } } { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 190 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Pablo/Documents/GitHub/USB/" { { 0 { 0 ""} 0 861 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1640877193571 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_KBDAT a permanently disabled " "Pin PS2_KBDAT has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { PS2_KBDAT } } } { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 191 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Pablo/Documents/GitHub/USB/" { { 0 { 0 ""} 0 862 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1640877193571 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_MSCLK a permanently disabled " "Pin PS2_MSCLK has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { PS2_MSCLK } } } { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 192 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Pablo/Documents/GitHub/USB/" { { 0 { 0 ""} 0 863 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1640877193571 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_MSDAT a permanently disabled " "Pin PS2_MSDAT has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { PS2_MSDAT } } } { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 193 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Pablo/Documents/GitHub/USB/" { { 0 { 0 ""} 0 864 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1640877193571 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_BCLK a permanently disabled " "Pin AUD_BCLK has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { AUD_BCLK } } } { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 196 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Pablo/Documents/GitHub/USB/" { { 0 { 0 ""} 0 865 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1640877193571 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_ADCLRCK a permanently disabled " "Pin AUD_ADCLRCK has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { AUD_ADCLRCK } } } { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 197 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Pablo/Documents/GitHub/USB/" { { 0 { 0 ""} 0 866 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1640877193571 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_DACLRCK a permanently disabled " "Pin AUD_DACLRCK has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { AUD_DACLRCK } } } { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 198 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Pablo/Documents/GitHub/USB/" { { 0 { 0 ""} 0 867 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1640877193571 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[0\] a permanently disabled " "Pin LCD_DATA\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[0] } } } { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 204 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Pablo/Documents/GitHub/USB/" { { 0 { 0 ""} 0 673 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1640877193571 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[1\] a permanently disabled " "Pin LCD_DATA\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[1] } } } { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 204 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Pablo/Documents/GitHub/USB/" { { 0 { 0 ""} 0 674 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1640877193571 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[2\] a permanently disabled " "Pin LCD_DATA\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[2] } } } { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 204 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Pablo/Documents/GitHub/USB/" { { 0 { 0 ""} 0 675 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1640877193571 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[3\] a permanently disabled " "Pin LCD_DATA\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[3] } } } { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 204 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Pablo/Documents/GitHub/USB/" { { 0 { 0 ""} 0 676 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1640877193571 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[4\] a permanently disabled " "Pin LCD_DATA\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[4] } } } { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 204 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Pablo/Documents/GitHub/USB/" { { 0 { 0 ""} 0 677 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1640877193571 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[5\] a permanently disabled " "Pin LCD_DATA\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[5] } } } { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 204 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Pablo/Documents/GitHub/USB/" { { 0 { 0 ""} 0 678 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1640877193571 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[6\] a permanently disabled " "Pin LCD_DATA\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[6] } } } { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 204 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Pablo/Documents/GitHub/USB/" { { 0 { 0 ""} 0 679 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1640877193571 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[7\] a permanently disabled " "Pin LCD_DATA\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[7] } } } { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 204 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Pablo/Documents/GitHub/USB/" { { 0 { 0 ""} 0 680 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1640877193571 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "I2C_SDAT a permanently disabled " "Pin I2C_SDAT has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { I2C_SDAT } } } { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 201 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Pablo/Documents/GitHub/USB/" { { 0 { 0 ""} 0 868 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1640877193571 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_CMD a permanently disabled " "Pin SD_CMD has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { SD_CMD } } } { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 207 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Pablo/Documents/GitHub/USB/" { { 0 { 0 ""} 0 869 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1640877193571 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT\[0\] a permanently disabled " "Pin SD_DAT\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { SD_DAT[0] } } } { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 208 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Pablo/Documents/GitHub/USB/" { { 0 { 0 ""} 0 681 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1640877193571 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT\[3\] a permanently disabled " "Pin SD_DAT\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { SD_DAT[3] } } } { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 208 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Pablo/Documents/GitHub/USB/" { { 0 { 0 ""} 0 682 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1640877193571 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[0\] a permanently disabled " "Pin GPIO\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO[0] } } } { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 178 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Pablo/Documents/GitHub/USB/" { { 0 { 0 ""} 0 565 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1640877193571 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[1\] a permanently enabled " "Pin GPIO\[1\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO[1] } } } { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 178 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Pablo/Documents/GitHub/USB/" { { 0 { 0 ""} 0 590 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1640877193571 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[2\] a permanently disabled " "Pin GPIO\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO[2] } } } { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 178 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Pablo/Documents/GitHub/USB/" { { 0 { 0 ""} 0 564 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1640877193571 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[3\] a permanently enabled " "Pin GPIO\[3\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO[3] } } } { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 178 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Pablo/Documents/GitHub/USB/" { { 0 { 0 ""} 0 591 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1640877193571 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[4\] a permanently enabled " "Pin GPIO\[4\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO[4] } } } { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 178 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Pablo/Documents/GitHub/USB/" { { 0 { 0 ""} 0 592 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1640877193571 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[5\] a permanently enabled " "Pin GPIO\[5\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO[5] } } } { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 178 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Pablo/Documents/GitHub/USB/" { { 0 { 0 ""} 0 593 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1640877193571 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[6\] a permanently enabled " "Pin GPIO\[6\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO[6] } } } { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 178 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Pablo/Documents/GitHub/USB/" { { 0 { 0 ""} 0 594 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1640877193571 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[7\] a permanently enabled " "Pin GPIO\[7\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO[7] } } } { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 178 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Pablo/Documents/GitHub/USB/" { { 0 { 0 ""} 0 595 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1640877193571 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[8\] a permanently enabled " "Pin GPIO\[8\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO[8] } } } { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 178 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Pablo/Documents/GitHub/USB/" { { 0 { 0 ""} 0 596 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1640877193571 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[9\] a permanently enabled " "Pin GPIO\[9\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO[9] } } } { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 178 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Pablo/Documents/GitHub/USB/" { { 0 { 0 ""} 0 597 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1640877193571 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[10\] a permanently enabled " "Pin GPIO\[10\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO[10] } } } { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 178 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Pablo/Documents/GitHub/USB/" { { 0 { 0 ""} 0 598 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1640877193571 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[11\] a permanently enabled " "Pin GPIO\[11\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO[11] } } } { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 178 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Pablo/Documents/GitHub/USB/" { { 0 { 0 ""} 0 599 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1640877193571 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[12\] a permanently enabled " "Pin GPIO\[12\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO[12] } } } { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 178 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Pablo/Documents/GitHub/USB/" { { 0 { 0 ""} 0 600 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1640877193571 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[13\] a permanently enabled " "Pin GPIO\[13\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO[13] } } } { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 178 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Pablo/Documents/GitHub/USB/" { { 0 { 0 ""} 0 601 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1640877193571 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[14\] a permanently enabled " "Pin GPIO\[14\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO[14] } } } { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 178 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Pablo/Documents/GitHub/USB/" { { 0 { 0 ""} 0 602 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1640877193571 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[15\] a permanently enabled " "Pin GPIO\[15\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO[15] } } } { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 178 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Pablo/Documents/GitHub/USB/" { { 0 { 0 ""} 0 603 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1640877193571 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[16\] a permanently disabled " "Pin GPIO\[16\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO[16] } } } { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 178 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Pablo/Documents/GitHub/USB/" { { 0 { 0 ""} 0 563 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1640877193571 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[17\] a permanently disabled " "Pin GPIO\[17\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO[17] } } } { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 178 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Pablo/Documents/GitHub/USB/" { { 0 { 0 ""} 0 562 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1640877193571 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[18\] a permanently enabled " "Pin GPIO\[18\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO[18] } } } { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 178 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Pablo/Documents/GitHub/USB/" { { 0 { 0 ""} 0 604 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1640877193571 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[19\] a permanently enabled " "Pin GPIO\[19\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO[19] } } } { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 178 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Pablo/Documents/GitHub/USB/" { { 0 { 0 ""} 0 605 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1640877193571 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[20\] a permanently enabled " "Pin GPIO\[20\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO[20] } } } { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 178 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Pablo/Documents/GitHub/USB/" { { 0 { 0 ""} 0 606 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1640877193571 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[21\] a permanently enabled " "Pin GPIO\[21\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO[21] } } } { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 178 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Pablo/Documents/GitHub/USB/" { { 0 { 0 ""} 0 607 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1640877193571 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[22\] a permanently enabled " "Pin GPIO\[22\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO[22] } } } { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 178 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Pablo/Documents/GitHub/USB/" { { 0 { 0 ""} 0 608 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1640877193571 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[23\] a permanently enabled " "Pin GPIO\[23\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO[23] } } } { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 178 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Pablo/Documents/GitHub/USB/" { { 0 { 0 ""} 0 609 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1640877193571 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[24\] a permanently enabled " "Pin GPIO\[24\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO[24] } } } { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 178 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Pablo/Documents/GitHub/USB/" { { 0 { 0 ""} 0 610 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1640877193571 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[25\] a permanently enabled " "Pin GPIO\[25\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO[25] } } } { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 178 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Pablo/Documents/GitHub/USB/" { { 0 { 0 ""} 0 611 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1640877193571 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[26\] a permanently enabled " "Pin GPIO\[26\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO[26] } } } { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 178 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Pablo/Documents/GitHub/USB/" { { 0 { 0 ""} 0 612 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1640877193571 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[27\] a permanently enabled " "Pin GPIO\[27\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO[27] } } } { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 178 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Pablo/Documents/GitHub/USB/" { { 0 { 0 ""} 0 613 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1640877193571 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[28\] a permanently enabled " "Pin GPIO\[28\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO[28] } } } { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 178 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Pablo/Documents/GitHub/USB/" { { 0 { 0 ""} 0 614 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1640877193571 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[29\] a permanently disabled " "Pin GPIO\[29\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO[29] } } } { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 178 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Pablo/Documents/GitHub/USB/" { { 0 { 0 ""} 0 561 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1640877193571 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[30\] a permanently enabled " "Pin GPIO\[30\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO[30] } } } { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 178 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Pablo/Documents/GitHub/USB/" { { 0 { 0 ""} 0 615 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1640877193571 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[31\] a permanently enabled " "Pin GPIO\[31\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO[31] } } } { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 178 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Pablo/Documents/GitHub/USB/" { { 0 { 0 ""} 0 616 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1640877193571 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[32\] a permanently disabled " "Pin GPIO\[32\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO[32] } } } { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 178 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Pablo/Documents/GitHub/USB/" { { 0 { 0 ""} 0 560 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1640877193571 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[33\] a permanently disabled " "Pin GPIO\[33\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO[33] } } } { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 178 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Pablo/Documents/GitHub/USB/" { { 0 { 0 ""} 0 559 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1640877193571 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[34\] a permanently disabled " "Pin GPIO\[34\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO[34] } } } { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 178 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Pablo/Documents/GitHub/USB/" { { 0 { 0 ""} 0 558 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1640877193571 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[35\] a permanently disabled " "Pin GPIO\[35\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO[35] } } } { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 178 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Pablo/Documents/GitHub/USB/" { { 0 { 0 ""} 0 557 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1640877193571 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT\[1\] a permanently disabled " "Pin SD_DAT\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { SD_DAT[1] } } } { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 208 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Pablo/Documents/GitHub/USB/" { { 0 { 0 ""} 0 567 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1640877193571 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT\[2\] a permanently disabled " "Pin SD_DAT\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { SD_DAT[2] } } } { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 208 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Pablo/Documents/GitHub/USB/" { { 0 { 0 ""} 0 566 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1640877193571 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1640877193571 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Pablo/Documents/GitHub/USB/output_files/USB_module.fit.smsg " "Generated suppressed messages file C:/Users/Pablo/Documents/GitHub/USB/output_files/USB_module.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1640877194199 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 16 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5868 " "Peak virtual memory: 5868 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1640877196311 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 30 16:13:16 2021 " "Processing ended: Thu Dec 30 16:13:16 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1640877196311 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:41 " "Elapsed time: 00:00:41" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1640877196311 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:54 " "Total CPU time (on all processors): 00:00:54" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1640877196311 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1640877196311 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1640877197458 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1640877197464 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 30 16:13:17 2021 " "Processing started: Thu Dec 30 16:13:17 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1640877197464 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1640877197464 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off USB_module -c USB_module " "Command: quartus_asm --read_settings_files=off --write_settings_files=off USB_module -c USB_module" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1640877197464 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1640877198114 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1640877201318 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1640877201431 ""}
{ "Info" "IASM_ASM_USED_TIME_LIMITED_CORE" "" "Design contains a time-limited core -- only a single, time-limited programming file can be generated" {  } {  } 0 115017 "Design contains a time-limited core -- only a single, time-limited programming file can be generated" 0 0 "Assembler" 0 -1 1640877201533 ""}
{ "Warning" "WPGMIO_CAN_NOT_CONVERT_TIME_LIMITED_SOF" "" "Can't convert time-limited SOF into POF, HEX File, TTF, or RBF" {  } {  } 0 210042 "Can't convert time-limited SOF into POF, HEX File, TTF, or RBF" 0 0 "Assembler" 0 -1 1640877201793 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 2 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4716 " "Peak virtual memory: 4716 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1640877201896 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 30 16:13:21 2021 " "Processing ended: Thu Dec 30 16:13:21 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1640877201896 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1640877201896 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1640877201896 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1640877201896 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1640877202671 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1640877203427 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1640877203434 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 30 16:13:22 2021 " "Processing started: Thu Dec 30 16:13:22 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1640877203434 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1640877203434 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta USB_module -c USB_module " "Command: quartus_sta USB_module -c USB_module" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1640877203434 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "TimeQuest Timing Analyzer" 0 0 1640877203608 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1640877204717 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1640877204717 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1640877204772 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1640877204772 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "GHVD5181 " "Entity GHVD5181" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\] " "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1640877205632 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1640877205632 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1640877205632 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1640877205632 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1640877205632 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1640877205632 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1640877205632 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1640877205632 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1640877205632 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical BITP7563_0\] " "set_disable_timing \[get_cells -hierarchical BITP7563_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1640877205632 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1640877205632 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1640877205632 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1640877205632 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1640877205632 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1640877205632 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1640877205632 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1640877205632 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1640877205632 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1640877205632 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1640877205632 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1640877205632 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1640877205632 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1640877205632 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1640877205632 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1640877205632 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1640877205632 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1640877205632 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1640877205632 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1640877205632 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1640877205632 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1640877205632 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1640877205632 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1640877205632 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1640877205632 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1640877205632 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1640877205632 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1640877205632 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1640877205632 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1640877205632 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1640877205632 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1640877205632 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1640877205632 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1640877205632 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1640877205632 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1640877205632 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "TimeQuest Timing Analyzer" 0 -1 1640877205632 ""}
{ "Info" "ISTA_SDC_FOUND" "niosii_USB/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'niosii_USB/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1640877205764 ""}
{ "Info" "ISTA_SDC_FOUND" "niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.sdc " "Reading SDC File: 'niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1640877205782 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register niosii_USB:u0\|niosii_USB_sdram:sdram\|m_addr\[0\] CLOCK_50 " "Register niosii_USB:u0\|niosii_USB_sdram:sdram\|m_addr\[0\] is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1640877205839 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1640877205839 "|DE2_115_Media_Computer|CLOCK_50"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|sys_sdram_pll\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u0\|sys_sdram_pll\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1640877205913 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|sys_sdram_pll\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u0\|sys_sdram_pll\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1640877205913 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1640877205913 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1640877205913 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1640877205913 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1640877205913 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "TimeQuest Timing Analyzer" 0 -1 1640877205913 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1640877205914 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1640877205936 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 44.627 " "Worst-case setup slack is 44.627" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640877205958 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640877205958 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   44.627               0.000 altera_reserved_tck  " "   44.627               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640877205958 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1640877205958 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.402 " "Worst-case hold slack is 0.402" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640877205963 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640877205963 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 altera_reserved_tck  " "    0.402               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640877205963 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1640877205963 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 47.973 " "Worst-case recovery slack is 47.973" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640877205966 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640877205966 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.973               0.000 altera_reserved_tck  " "   47.973               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640877205966 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1640877205966 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.002 " "Worst-case removal slack is 1.002" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640877205970 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640877205970 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.002               0.000 altera_reserved_tck  " "    1.002               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640877205970 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1640877205970 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.621 " "Worst-case minimum pulse width slack is 49.621" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640877205971 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640877205971 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.621               0.000 altera_reserved_tck  " "   49.621               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640877205971 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1640877205971 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 4 synchronizer chains. " "Report Metastability: Found 4 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1640877206031 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 4 " "Number of Synchronizer Chains Found: 4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1640877206031 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1640877206031 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.500 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.500" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1640877206031 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 196.498 ns " "Worst Case Available Settling Time: 196.498 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1640877206031 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1640877206031 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1640877206031 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1640877206031 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1640877206031 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1640877206036 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1640877206074 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1640877207036 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register niosii_USB:u0\|niosii_USB_sdram:sdram\|m_addr\[0\] CLOCK_50 " "Register niosii_USB:u0\|niosii_USB_sdram:sdram\|m_addr\[0\] is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1640877207392 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1640877207392 "|DE2_115_Media_Computer|CLOCK_50"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|sys_sdram_pll\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u0\|sys_sdram_pll\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1640877207400 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|sys_sdram_pll\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u0\|sys_sdram_pll\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1640877207400 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1640877207400 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1640877207400 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1640877207400 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1640877207400 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "TimeQuest Timing Analyzer" 0 -1 1640877207400 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 45.229 " "Worst-case setup slack is 45.229" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640877207420 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640877207420 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   45.229               0.000 altera_reserved_tck  " "   45.229               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640877207420 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1640877207420 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.354 " "Worst-case hold slack is 0.354" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640877207426 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640877207426 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354               0.000 altera_reserved_tck  " "    0.354               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640877207426 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1640877207426 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.257 " "Worst-case recovery slack is 48.257" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640877207430 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640877207430 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.257               0.000 altera_reserved_tck  " "   48.257               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640877207430 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1640877207430 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.908 " "Worst-case removal slack is 0.908" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640877207434 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640877207434 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.908               0.000 altera_reserved_tck  " "    0.908               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640877207434 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1640877207434 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.564 " "Worst-case minimum pulse width slack is 49.564" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640877207437 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640877207437 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.564               0.000 altera_reserved_tck  " "   49.564               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640877207437 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1640877207437 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 4 synchronizer chains. " "Report Metastability: Found 4 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1640877207497 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 4 " "Number of Synchronizer Chains Found: 4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1640877207497 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1640877207497 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.500 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.500" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1640877207497 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 196.782 ns " "Worst Case Available Settling Time: 196.782 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1640877207497 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1640877207497 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1640877207497 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1640877207497 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1640877207497 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1640877207503 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register niosii_USB:u0\|niosii_USB_sdram:sdram\|m_addr\[0\] CLOCK_50 " "Register niosii_USB:u0\|niosii_USB_sdram:sdram\|m_addr\[0\] is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1640877207747 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1640877207747 "|DE2_115_Media_Computer|CLOCK_50"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|sys_sdram_pll\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u0\|sys_sdram_pll\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1640877207757 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|sys_sdram_pll\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u0\|sys_sdram_pll\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1640877207757 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1640877207757 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1640877207757 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1640877207757 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1640877207757 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "TimeQuest Timing Analyzer" 0 -1 1640877207757 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 47.551 " "Worst-case setup slack is 47.551" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640877207764 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640877207764 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.551               0.000 altera_reserved_tck  " "   47.551               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640877207764 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1640877207764 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.181 " "Worst-case hold slack is 0.181" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640877207771 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640877207771 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 altera_reserved_tck  " "    0.181               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640877207771 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1640877207771 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 49.191 " "Worst-case recovery slack is 49.191" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640877207777 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640877207777 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.191               0.000 altera_reserved_tck  " "   49.191               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640877207777 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1640877207777 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.490 " "Worst-case removal slack is 0.490" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640877207781 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640877207781 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.490               0.000 altera_reserved_tck  " "    0.490               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640877207781 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1640877207781 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.473 " "Worst-case minimum pulse width slack is 49.473" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640877207784 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640877207784 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.473               0.000 altera_reserved_tck  " "   49.473               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640877207784 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1640877207784 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 4 synchronizer chains. " "Report Metastability: Found 4 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1640877207851 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 4 " "Number of Synchronizer Chains Found: 4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1640877207851 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1640877207851 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.500 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.500" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1640877207851 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 198.297 ns " "Worst Case Available Settling Time: 198.297 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1640877207851 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1640877207851 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1640877207851 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1640877207851 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1640877207851 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1640877208480 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1640877208482 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 25 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4924 " "Peak virtual memory: 4924 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1640877208648 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 30 16:13:28 2021 " "Processing ended: Thu Dec 30 16:13:28 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1640877208648 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1640877208648 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1640877208648 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1640877208648 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 420 s " "Quartus Prime Full Compilation was successful. 0 errors, 420 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1640877209440 ""}
