<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [RTMG 210-274] Memory 'network_SeparableConv2D_4_w_1' is read-only, switch it to a ROM." projectName="HLS" solutionName="network" date="2019-12-12T12:28:30.952+0900" type="Warning"/>
        <logs message="WARNING: [RTMG 210-274] Memory 'network_SeparableConv2D_3_w_1' is read-only, switch it to a ROM." projectName="HLS" solutionName="network" date="2019-12-12T12:28:30.933+0900" type="Warning"/>
        <logs message="WARNING: [RTMG 210-274] Memory 'network_SeparableConv2D_2_w_1' is read-only, switch it to a ROM." projectName="HLS" solutionName="network" date="2019-12-12T12:28:30.917+0900" type="Warning"/>
        <logs message="WARNING: [RTMG 210-274] Memory 'network_SeparableConv2D_2_b_1' is read-only, switch it to a ROM." projectName="HLS" solutionName="network" date="2019-12-12T12:28:30.904+0900" type="Warning"/>
        <logs message="WARNING: [RTMG 210-274] Memory 'network_SeparableConv2D_1_w_1' is read-only, switch it to a ROM." projectName="HLS" solutionName="network" date="2019-12-12T12:28:30.891+0900" type="Warning"/>
        <logs message="WARNING: [RTMG 210-274] Memory 'network_SeparableConv2D_1_b_1' is read-only, switch it to a ROM." projectName="HLS" solutionName="network" date="2019-12-12T12:28:30.875+0900" type="Warning"/>
        <logs message="WARNING: [SCHED 204-21] The critical path in module 'pointwise_conv2d_fix_4' consists of the following:&#xA;&#x9;'mul' operation of DSP[53] ('tmp_8', layers_c/pointwise_conv2d.cpp:23) [53]  (3.89 ns)" projectName="HLS" solutionName="network" date="2019-12-12T12:28:03.965+0900" type="Warning"/>
        <logs message="WARNING: [SCHED 204-21] Estimated clock period (3.89ns) exceeds the target (target clock period: 4.4ns, clock uncertainty: 1.267ns, effective delay budget: 3.133ns)." projectName="HLS" solutionName="network" date="2019-12-12T12:28:03.960+0900" type="Warning"/>
        <logs message="WARNING: [SCHED 204-21] The critical path in module 'pointwise_conv2d_fix_3' consists of the following:&#xA;&#x9;'mul' operation of DSP[71] ('tmp_10', layers_c/pointwise_conv2d.cpp:23) [71]  (3.89 ns)" projectName="HLS" solutionName="network" date="2019-12-12T12:28:03.760+0900" type="Warning"/>
        <logs message="WARNING: [SCHED 204-21] Estimated clock period (3.89ns) exceeds the target (target clock period: 4.4ns, clock uncertainty: 1.267ns, effective delay budget: 3.133ns)." projectName="HLS" solutionName="network" date="2019-12-12T12:28:03.756+0900" type="Warning"/>
        <logs message="WARNING: [SCHED 204-21] The critical path in module 'up_sampling2d_fix16' consists of the following:&#xA;&#x9;'mul' operation ('tmp3', layers_c/up_sampling2d.cpp:19) [47]  (4.35 ns)" projectName="HLS" solutionName="network" date="2019-12-12T12:28:03.596+0900" type="Warning"/>
        <logs message="WARNING: [SCHED 204-21] Estimated clock period (4.35ns) exceeds the target (target clock period: 4.4ns, clock uncertainty: 1.267ns, effective delay budget: 3.133ns)." projectName="HLS" solutionName="network" date="2019-12-12T12:28:03.591+0900" type="Warning"/>
        <logs message="WARNING: [SCHED 204-21] The critical path in module 'pointwise_conv2d_fix_2' consists of the following:&#xA;&#x9;'mul' operation of DSP[70] ('tmp_23', layers_c/pointwise_conv2d.cpp:23) [70]  (3.89 ns)" projectName="HLS" solutionName="network" date="2019-12-12T12:28:03.361+0900" type="Warning"/>
        <logs message="WARNING: [SCHED 204-21] Estimated clock period (3.89ns) exceeds the target (target clock period: 4.4ns, clock uncertainty: 1.267ns, effective delay budget: 3.133ns)." projectName="HLS" solutionName="network" date="2019-12-12T12:28:03.343+0900" type="Warning"/>
        <logs message="WARNING: [SCHED 204-21] The critical path in module 'depthwise_conv2d_fix_1' consists of the following:&#xA;&#x9;'mul' operation of DSP[104] ('tmp_78', layers_c/depthwise_conv2d.cpp:28) [104]  (3.89 ns)" projectName="HLS" solutionName="network" date="2019-12-12T12:28:03.104+0900" type="Warning"/>
        <logs message="WARNING: [SCHED 204-21] Estimated clock period (3.89ns) exceeds the target (target clock period: 4.4ns, clock uncertainty: 1.267ns, effective delay budget: 3.133ns)." projectName="HLS" solutionName="network" date="2019-12-12T12:28:03.097+0900" type="Warning"/>
        <logs message="WARNING: [SCHED 204-21] The critical path in module 'pointwise_conv2d_fix_1' consists of the following:&#xA;&#x9;'mul' operation of DSP[71] ('tmp_28', layers_c/pointwise_conv2d.cpp:23) [71]  (3.89 ns)" projectName="HLS" solutionName="network" date="2019-12-12T12:28:02.844+0900" type="Warning"/>
        <logs message="WARNING: [SCHED 204-21] Estimated clock period (3.89ns) exceeds the target (target clock period: 4.4ns, clock uncertainty: 1.267ns, effective delay budget: 3.133ns)." projectName="HLS" solutionName="network" date="2019-12-12T12:28:02.831+0900" type="Warning"/>
        <logs message="WARNING: [SCHED 204-21] The critical path in module 'depthwise_conv2d_fix_2' consists of the following:&#xA;&#x9;'mul' operation ('tmp3', layers_c/depthwise_conv2d.cpp:36) [47]  (4.35 ns)" projectName="HLS" solutionName="network" date="2019-12-12T12:28:02.585+0900" type="Warning"/>
        <logs message="WARNING: [SCHED 204-21] Estimated clock period (4.35ns) exceeds the target (target clock period: 4.4ns, clock uncertainty: 1.267ns, effective delay budget: 3.133ns)." projectName="HLS" solutionName="network" date="2019-12-12T12:28:02.581+0900" type="Warning"/>
        <logs message="WARNING: [SCHED 204-21] The critical path in module 'max_pooling2d_fix16' consists of the following:&#xA;&#x9;'mul' operation ('tmp1', layers_c/max_pooling2d.cpp:26) [76]  (4.35 ns)" projectName="HLS" solutionName="network" date="2019-12-12T12:28:02.316+0900" type="Warning"/>
        <logs message="WARNING: [SCHED 204-21] Estimated clock period (4.35ns) exceeds the target (target clock period: 4.4ns, clock uncertainty: 1.267ns, effective delay budget: 3.133ns)." projectName="HLS" solutionName="network" date="2019-12-12T12:28:02.312+0900" type="Warning"/>
        <logs message="WARNING: [SCHED 204-21] The critical path in module 'pointwise_conv2d_fix' consists of the following:&#xA;&#x9;'mul' operation of DSP[53] ('tmp_15', layers_c/pointwise_conv2d.cpp:23) [53]  (3.89 ns)" projectName="HLS" solutionName="network" date="2019-12-12T12:28:02.100+0900" type="Warning"/>
        <logs message="WARNING: [SCHED 204-21] Estimated clock period (3.89ns) exceeds the target (target clock period: 4.4ns, clock uncertainty: 1.267ns, effective delay budget: 3.133ns)." projectName="HLS" solutionName="network" date="2019-12-12T12:28:02.077+0900" type="Warning"/>
        <logs message="WARNING: [SCHED 204-21] The critical path in module 'depthwise_conv2d_fix' consists of the following:&#xA;&#x9;'mul' operation of DSP[70] ('tmp_78', layers_c/depthwise_conv2d.cpp:28) [70]  (3.89 ns)" projectName="HLS" solutionName="network" date="2019-12-12T12:28:01.960+0900" type="Warning"/>
        <logs message="WARNING: [SCHED 204-21] Estimated clock period (3.89ns) exceeds the target (target clock period: 4.4ns, clock uncertainty: 1.267ns, effective delay budget: 3.133ns)." projectName="HLS" solutionName="network" date="2019-12-12T12:28:01.938+0900" type="Warning"/>
        <logs message="WARNING: [SCHED 204-21] The critical path in module 'padding2d_fix16' consists of the following:&#xA;&#x9;wire read on port 'input_height' [7]  (0 ns)&#xA;&#x9;'mul' operation ('tmp_30', layers_c/padding2d.cpp:13) [21]  (3.74 ns)" projectName="HLS" solutionName="network" date="2019-12-12T12:28:01.578+0900" type="Warning"/>
        <logs message="WARNING: [SCHED 204-21] Estimated clock period (3.74ns) exceeds the target (target clock period: 4.4ns, clock uncertainty: 1.267ns, effective delay budget: 3.133ns)." projectName="HLS" solutionName="network" date="2019-12-12T12:28:01.572+0900" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.4' to 'pointwise_conv2d_fix_4'." projectName="HLS" solutionName="network" date="2019-12-12T12:28:01.368+0900" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.3' to 'pointwise_conv2d_fix_3'." projectName="HLS" solutionName="network" date="2019-12-12T12:28:00.439+0900" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.2' to 'pointwise_conv2d_fix_2'." projectName="HLS" solutionName="network" date="2019-12-12T12:28:00.434+0900" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'depthwise_conv2d_fix.1' to 'depthwise_conv2d_fix_1'." projectName="HLS" solutionName="network" date="2019-12-12T12:28:00.429+0900" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.1' to 'pointwise_conv2d_fix_1'." projectName="HLS" solutionName="network" date="2019-12-12T12:28:00.425+0900" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'depthwise_conv2d_fix.2' to 'depthwise_conv2d_fix_2'." projectName="HLS" solutionName="network" date="2019-12-12T12:28:00.421+0900" type="Warning"/>
        <logs message="WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'Loop-0-0-0' in function 'pointwise_conv2d_fix'." projectName="HLS" solutionName="network" date="2019-12-12T12:28:00.412+0900" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'depthwise_conv2d_fix16' to 'depthwise_conv2d_fix.2' (layers_c/depthwise_conv2d.cpp:19:63)" projectName="HLS" solutionName="network" date="2019-12-12T12:27:59.886+0900" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'depthwise_conv2d_fix16.1' to 'depthwise_conv2d_fix.1' (layers_c/depthwise_conv2d.cpp:19:63)" projectName="HLS" solutionName="network" date="2019-12-12T12:27:52.819+0900" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'depthwise_conv2d_fix16.2' to 'depthwise_conv2d_fix' (layers_c/depthwise_conv2d.cpp:20:63)" projectName="HLS" solutionName="network" date="2019-12-12T12:27:52.815+0900" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16' to 'pointwise_conv2d_fix.4' (layers_c/pointwise_conv2d.cpp:17:60)" projectName="HLS" solutionName="network" date="2019-12-12T12:27:52.810+0900" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.1' to 'pointwise_conv2d_fix.3' (layers_c/pointwise_conv2d.cpp:16:60)" projectName="HLS" solutionName="network" date="2019-12-12T12:27:52.806+0900" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.2' to 'pointwise_conv2d_fix.2' (layers_c/pointwise_conv2d.cpp:16:60)" projectName="HLS" solutionName="network" date="2019-12-12T12:27:52.802+0900" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.3' to 'pointwise_conv2d_fix.1' (layers_c/pointwise_conv2d.cpp:16:60)" projectName="HLS" solutionName="network" date="2019-12-12T12:27:52.797+0900" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.4' to 'pointwise_conv2d_fix' (layers_c/pointwise_conv2d.cpp:16:60)" projectName="HLS" solutionName="network" date="2019-12-12T12:27:52.788+0900" type="Warning"/>
        <logs message="WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 8 for loop 'Loop-0-2' in function 'padding2d_fix16'." projectName="HLS" solutionName="network" date="2019-12-12T12:27:49.594+0900" type="Warning"/>
        <logs message="WARNING: [XFORM 203-561] Updating loop upper bound from 65536 to 29 for loop 'Loop-0-2' in function 'padding2d_fix16'." projectName="HLS" solutionName="network" date="2019-12-12T12:27:49.031+0900" type="Warning"/>
        <logs message="WARNING: [XFORM 203-561] Updating loop lower bound from 3 to 10 for loop 'Loop-0-0' in function 'padding2d_fix16'." projectName="HLS" solutionName="network" date="2019-12-12T12:27:49.022+0900" type="Warning"/>
        <logs message="WARNING: [XFORM 203-561] Updating loop upper bound from 65538 to 31 for loop 'Loop-0-0' in function 'padding2d_fix16'." projectName="HLS" solutionName="network" date="2019-12-12T12:27:49.003+0900" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] In file included from mnist_AXI_Stream.cpp:1:&#xA;In file included from mnist_AXI_Stream.cpp:8:&#xA;/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]&#xA;  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) &amp; ((~ (static_cast&lt;mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j &lt; (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);&#xA;                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~&#xA;/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning&#xA;  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) &amp; ((~ (static_cast&lt;mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j &lt; (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);&#xA;                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~&#xA;/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment&#xA;  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) &amp; ((~ (static_cast&lt;mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j &lt; (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);&#xA;                                                                                                                                                                                                                                                                                                                                                        ^~&#xA;                                                                                                                                                                                                                                                                                                                                                        =&#xA;1 warning generated." projectName="HLS" solutionName="network" date="2019-12-12T12:27:22.970+0900" type="Warning"/>
      </synLog>
      <simLog>
        <logs message="WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).&#xA;## set designtopgroup [add_wave_group &quot;Design Top Signals&quot;]&#xA;## set coutputgroup [add_wave_group &quot;C Outputs&quot; -into $designtopgroup]&#xA;## set output_data_group [add_wave_group output_data(axis) -into $coutputgroup]&#xA;## add_wave /apatb_network_top/AESL_inst_network/output_data_TDEST -into $output_data_group -radix hex&#xA;## add_wave /apatb_network_top/AESL_inst_network/output_data_TID -into $output_data_group -radix hex&#xA;## add_wave /apatb_network_top/AESL_inst_network/output_data_TLAST -into $output_data_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_network_top/AESL_inst_network/output_data_TUSER -into $output_data_group -radix hex&#xA;## add_wave /apatb_network_top/AESL_inst_network/output_data_TSTRB -into $output_data_group -radix hex&#xA;## add_wave /apatb_network_top/AESL_inst_network/output_data_TKEEP -into $output_data_group -radix hex&#xA;## add_wave /apatb_network_top/AESL_inst_network/output_data_TREADY -into $output_data_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_network_top/AESL_inst_network/output_data_TVALID -into $output_data_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_network_top/AESL_inst_network/output_data_TDATA -into $output_data_group -radix hex&#xA;## set return__return_group [add_wave_group return__return(axi_slave) -into $coutputgroup]&#xA;## add_wave /apatb_network_top/AESL_inst_network/interrupt -into $return__return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_network_top/AESL_inst_network/s_axi_AXILiteS_BRESP -into $return__return_group -radix hex&#xA;## add_wave /apatb_network_top/AESL_inst_network/s_axi_AXILiteS_BREADY -into $return__return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_network_top/AESL_inst_network/s_axi_AXILiteS_BVALID -into $return__return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_network_top/AESL_inst_network/s_axi_AXILiteS_RRESP -into $return__return_group -radix hex&#xA;## add_wave /apatb_network_top/AESL_inst_network/s_axi_AXILiteS_RDATA -into $return__return_group -radix hex&#xA;## add_wave /apatb_network_top/AESL_inst_network/s_axi_AXILiteS_RREADY -into $return__return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_network_top/AESL_inst_network/s_axi_AXILiteS_RVALID -into $return__return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_network_top/AESL_inst_network/s_axi_AXILiteS_ARREADY -into $return__return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_network_top/AESL_inst_network/s_axi_AXILiteS_ARVALID -into $return__return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_network_top/AESL_inst_network/s_axi_AXILiteS_ARADDR -into $return__return_group -radix hex&#xA;## add_wave /apatb_network_top/AESL_inst_network/s_axi_AXILiteS_WSTRB -into $return__return_group -radix hex&#xA;## add_wave /apatb_network_top/AESL_inst_network/s_axi_AXILiteS_WDATA -into $return__return_group -radix hex&#xA;## add_wave /apatb_network_top/AESL_inst_network/s_axi_AXILiteS_WREADY -into $return__return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_network_top/AESL_inst_network/s_axi_AXILiteS_WVALID -into $return__return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_network_top/AESL_inst_network/s_axi_AXILiteS_AWREADY -into $return__return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_network_top/AESL_inst_network/s_axi_AXILiteS_AWVALID -into $return__return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_network_top/AESL_inst_network/s_axi_AXILiteS_AWADDR -into $return__return_group -radix hex&#xA;## set cinputgroup [add_wave_group &quot;C Inputs&quot; -into $designtopgroup]&#xA;## set input_data_group [add_wave_group input_data(axis) -into $cinputgroup]&#xA;## add_wave /apatb_network_top/AESL_inst_network/input_data_TDEST -into $input_data_group -radix hex&#xA;## add_wave /apatb_network_top/AESL_inst_network/input_data_TID -into $input_data_group -radix hex&#xA;## add_wave /apatb_network_top/AESL_inst_network/input_data_TLAST -into $input_data_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_network_top/AESL_inst_network/input_data_TUSER -into $input_data_group -radix hex&#xA;## add_wave /apatb_network_top/AESL_inst_network/input_data_TSTRB -into $input_data_group -radix hex&#xA;## add_wave /apatb_network_top/AESL_inst_network/input_data_TKEEP -into $input_data_group -radix hex&#xA;## add_wave /apatb_network_top/AESL_inst_network/input_data_TREADY -into $input_data_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_network_top/AESL_inst_network/input_data_TVALID -into $input_data_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_network_top/AESL_inst_network/input_data_TDATA -into $input_data_group -radix hex&#xA;## set blocksiggroup [add_wave_group &quot;Block-level IO Handshake(internal)&quot; -into $designtopgroup]&#xA;## add_wave /apatb_network_top/AESL_inst_network/ap_done -into $blocksiggroup&#xA;## add_wave /apatb_network_top/AESL_inst_network/ap_idle -into $blocksiggroup&#xA;## add_wave /apatb_network_top/AESL_inst_network/ap_ready -into $blocksiggroup&#xA;## add_wave /apatb_network_top/AESL_inst_network/ap_start -into $blocksiggroup&#xA;## set resetgroup [add_wave_group &quot;Reset&quot; -into $designtopgroup]&#xA;## add_wave /apatb_network_top/AESL_inst_network/ap_rst_n -into $resetgroup&#xA;## set clockgroup [add_wave_group &quot;Clock&quot; -into $designtopgroup]&#xA;## add_wave /apatb_network_top/AESL_inst_network/ap_clk -into $clockgroup&#xA;## set testbenchgroup [add_wave_group &quot;Test Bench Signals&quot;]&#xA;## set tbinternalsiggroup [add_wave_group &quot;Internal Signals&quot; -into $testbenchgroup]&#xA;## set tb_simstatus_group [add_wave_group &quot;Simulation Status&quot; -into $tbinternalsiggroup]&#xA;## set tb_portdepth_group [add_wave_group &quot;Port Depth&quot; -into $tbinternalsiggroup]&#xA;## add_wave /apatb_network_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex&#xA;## add_wave /apatb_network_top/ready_cnt -into $tb_simstatus_group -radix hex&#xA;## add_wave /apatb_network_top/done_cnt -into $tb_simstatus_group -radix hex&#xA;## add_wave /apatb_network_top/LENGTH_input_data_V_data_V -into $tb_portdepth_group -radix hex&#xA;## add_wave /apatb_network_top/LENGTH_input_data_V_keep_V -into $tb_portdepth_group -radix hex&#xA;## add_wave /apatb_network_top/LENGTH_input_data_V_strb_V -into $tb_portdepth_group -radix hex&#xA;## add_wave /apatb_network_top/LENGTH_input_data_V_user_V -into $tb_portdepth_group -radix hex&#xA;## add_wave /apatb_network_top/LENGTH_input_data_V_last_V -into $tb_portdepth_group -radix hex&#xA;## add_wave /apatb_network_top/LENGTH_input_data_V_id_V -into $tb_portdepth_group -radix hex&#xA;## add_wave /apatb_network_top/LENGTH_input_data_V_dest_V -into $tb_portdepth_group -radix hex&#xA;## add_wave /apatb_network_top/LENGTH_output_data_V_data_V -into $tb_portdepth_group -radix hex&#xA;## add_wave /apatb_network_top/LENGTH_output_data_V_keep_V -into $tb_portdepth_group -radix hex&#xA;## add_wave /apatb_network_top/LENGTH_output_data_V_strb_V -into $tb_portdepth_group -radix hex&#xA;## add_wave /apatb_network_top/LENGTH_output_data_V_user_V -into $tb_portdepth_group -radix hex&#xA;## add_wave /apatb_network_top/LENGTH_output_data_V_last_V -into $tb_portdepth_group -radix hex&#xA;## add_wave /apatb_network_top/LENGTH_output_data_V_id_V -into $tb_portdepth_group -radix hex&#xA;## add_wave /apatb_network_top/LENGTH_output_data_V_dest_V -into $tb_portdepth_group -radix hex&#xA;## add_wave /apatb_network_top/LENGTH_ap_return -into $tb_portdepth_group -radix hex&#xA;## set tbcoutputgroup [add_wave_group &quot;C Outputs&quot; -into $testbenchgroup]&#xA;## set tb_output_data_group [add_wave_group output_data(axis) -into $tbcoutputgroup]&#xA;## add_wave /apatb_network_top/output_data_TDEST -into $tb_output_data_group -radix hex&#xA;## add_wave /apatb_network_top/output_data_TID -into $tb_output_data_group -radix hex&#xA;## add_wave /apatb_network_top/output_data_TLAST -into $tb_output_data_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_network_top/output_data_TUSER -into $tb_output_data_group -radix hex&#xA;## add_wave /apatb_network_top/output_data_TSTRB -into $tb_output_data_group -radix hex&#xA;## add_wave /apatb_network_top/output_data_TKEEP -into $tb_output_data_group -radix hex&#xA;## add_wave /apatb_network_top/output_data_TREADY -into $tb_output_data_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_network_top/output_data_TVALID -into $tb_output_data_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_network_top/output_data_TDATA -into $tb_output_data_group -radix hex&#xA;## set tb_return__return_group [add_wave_group return__return(axi_slave) -into $tbcoutputgroup]&#xA;## add_wave /apatb_network_top/AXILiteS_INTERRUPT -into $tb_return__return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_network_top/AXILiteS_BRESP -into $tb_return__return_group -radix hex&#xA;## add_wave /apatb_network_top/AXILiteS_BREADY -into $tb_return__return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_network_top/AXILiteS_BVALID -into $tb_return__return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_network_top/AXILiteS_RRESP -into $tb_return__return_group -radix hex&#xA;## add_wave /apatb_network_top/AXILiteS_RDATA -into $tb_return__return_group -radix hex&#xA;## add_wave /apatb_network_top/AXILiteS_RREADY -into $tb_return__return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_network_top/AXILiteS_RVALID -into $tb_return__return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_network_top/AXILiteS_ARREADY -into $tb_return__return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_network_top/AXILiteS_ARVALID -into $tb_return__return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_network_top/AXILiteS_ARADDR -into $tb_return__return_group -radix hex&#xA;## add_wave /apatb_network_top/AXILiteS_WSTRB -into $tb_return__return_group -radix hex&#xA;## add_wave /apatb_network_top/AXILiteS_WDATA -into $tb_return__return_group -radix hex&#xA;## add_wave /apatb_network_top/AXILiteS_WREADY -into $tb_return__return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_network_top/AXILiteS_WVALID -into $tb_return__return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_network_top/AXILiteS_AWREADY -into $tb_return__return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_network_top/AXILiteS_AWVALID -into $tb_return__return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_network_top/AXILiteS_AWADDR -into $tb_return__return_group -radix hex&#xA;## set tbcinputgroup [add_wave_group &quot;C Inputs&quot; -into $testbenchgroup]&#xA;## set tb_input_data_group [add_wave_group input_data(axis) -into $tbcinputgroup]&#xA;## add_wave /apatb_network_top/input_data_TDEST -into $tb_input_data_group -radix hex&#xA;## add_wave /apatb_network_top/input_data_TID -into $tb_input_data_group -radix hex&#xA;## add_wave /apatb_network_top/input_data_TLAST -into $tb_input_data_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_network_top/input_data_TUSER -into $tb_input_data_group -radix hex&#xA;## add_wave /apatb_network_top/input_data_TSTRB -into $tb_input_data_group -radix hex&#xA;## add_wave /apatb_network_top/input_data_TKEEP -into $tb_input_data_group -radix hex&#xA;## add_wave /apatb_network_top/input_data_TREADY -into $tb_input_data_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_network_top/input_data_TVALID -into $tb_input_data_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_network_top/input_data_TDATA -into $tb_input_data_group -radix hex&#xA;## save_wave_config network.wcfg&#xA;## run all&#xA;////////////////////////////////////////////////////////////////////////////////////&#xA;// Inter-Transaction Progress: Completed Transaction / Total Transaction&#xA;// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%&#xA;//&#xA;// RTL Simulation : &quot;Inter-Transaction Progress&quot; [&quot;Intra-Transaction Progress&quot;] @ &quot;Simulation Time&quot;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xA;// RTL Simulation : 0 / 1 [0.00%] @ &quot;112000&quot;&#xA;// RTL Simulation : 1 / 1 [100.00%] @ &quot;11051231000&quot;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xA;$finish called at time : 11051249 ns : File &quot;/home/masudalab/DeepCAEonFPGA/HLS/network/sim/verilog/network.autotb.v&quot; Line 498&#xA;run: Time (s): cpu = 00:00:35 ; elapsed = 00:02:25 . Memory (MB): peak = 1417.059 ; gain = 8.004 ; free physical = 9556 ; free virtual = 15101&#xA;## quit" projectName="HLS" solutionName="network" date="2019-12-12T12:33:09.552+0900" type="Warning"/>
        <logs message="WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the &quot;-mt off -v 1&quot; switches to see more information from the C compiler. The following environment variables have been detected:&#xA;    LIBRARY_PATH" projectName="HLS" solutionName="network" date="2019-12-12T12:30:24.172+0900" type="Warning"/>
      </simLog>
      <mgLog/>
      <packageLog>
        <logs message="WARNING: [IMPL 213-205] Ignored option '-use_netlist' which is only valid for 'pcore'." projectName="HLS" solutionName="network" date="2019-12-12T15:34:45.738+0900" type="Warning"/>
      </packageLog>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
