Execute     source -notrace -encoding utf-8 C:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/clock.tcl 
Execute       source -encoding utf-8 C:/Xilinx/Vitis/2024.2/tps/tcl/tcl8/8.5/msgcat-1.6.1.tm 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/amazon-s3/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/asn/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/base32/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/base64/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/bee/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/bench/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/bibtex/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/cache/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/cmdline/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/comm/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/control/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/counter/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/crc/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/csv/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/dns/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/docstrip/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/doctools/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/exif/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/fileutil/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ftp/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ftpd/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/fumagic/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_fa/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_me/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_peg/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/html/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/htmlparse/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/http/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ident/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/inifile/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/interp/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/irc/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/javascript/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/jpeg/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/json/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ldap/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/log/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/map/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/mapproj/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/math/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/md4/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/md5/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/md5crypt/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/mime/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/multiplexer/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ncgi/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/nmea/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/nns/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/nntp/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ntp/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/otp/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/page/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pluginmgr/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/png/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pop3/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pop3d/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/profiler/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/rcs/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/report/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ripemd/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/sasl/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/sha1/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/simulation/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/smtpd/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/snit/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/soundex/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/stooop/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/stringprep/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/struct/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/tar/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/term/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/textutil/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/tie/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/tiff/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/transfer/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/treeql/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/try/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/uev/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/units/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/uri/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/uuid/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/wip/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tk8.6/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/http1.0/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/opt0.4/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/pkgs/win/thread2.8.7/pkgIndex.tcl 
Command       ap_source done; 0.258 sec.
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/amazon-s3/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/asn/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/base32/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/base64/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/bee/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/bench/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/bibtex/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/cache/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/cmdline/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/comm/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/control/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/counter/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/crc/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/csv/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/dns/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/docstrip/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/doctools/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/exif/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/fileutil/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ftp/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ftpd/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/fumagic/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_fa/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_me/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_peg/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/html/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/htmlparse/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/http/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ident/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/inifile/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/interp/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/irc/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/javascript/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/jpeg/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/json/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ldap/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/log/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/map/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/mapproj/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/math/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/md4/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/md5/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/md5crypt/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/mime/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/multiplexer/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ncgi/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/nmea/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/nns/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/nntp/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ntp/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/otp/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/page/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pluginmgr/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/png/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pop3/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pop3d/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/profiler/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/rcs/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/report/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ripemd/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/sasl/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/sha1/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/simulation/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/smtpd/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/snit/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/soundex/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/stooop/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/stringprep/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/struct/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/tar/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/term/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/textutil/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/tie/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/tiff/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/transfer/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/treeql/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/try/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/uev/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/units/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/uri/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/uuid/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/wip/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tk8.6/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/http1.0/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/opt0.4/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/pkgs/win/thread2.8.7/pkgIndex.tcl 
Command     ap_source done; 0.546 sec.
INFO-FLOW: Workspace C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls opened at Thu Feb 20 15:31:55 -0600 2025
Execute     send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Command   open_solution done; 0.69 sec.
Execute   apply_ini C:/Users/ZachKrueger/Documents/AI/axis_distortion/hls_config.cfg 
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=distortion.cpp' from C:/Users/ZachKrueger/Documents/AI/axis_distortion/hls_config.cfg(9) 
INFO: [HLS 200-1465] Applying ini 'syn.file=distortion.cpp' from C:/Users/ZachKrueger/Documents/AI/axis_distortion/hls_config.cfg(9)
Execute     add_files C:/Users/ZachKrueger/Documents/AI/axis_distortion/distortion.cpp 
INFO: [HLS 200-10] Adding design file 'C:/Users/ZachKrueger/Documents/AI/axis_distortion/distortion.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=echo.cpp' from C:/Users/ZachKrueger/Documents/AI/axis_distortion/hls_config.cfg(10) 
INFO: [HLS 200-1465] Applying ini 'syn.file=echo.cpp' from C:/Users/ZachKrueger/Documents/AI/axis_distortion/hls_config.cfg(10)
Execute     add_files C:/Users/ZachKrueger/Documents/AI/axis_distortion/echo.cpp 
INFO: [HLS 200-10] Adding design file 'C:/Users/ZachKrueger/Documents/AI/axis_distortion/echo.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=eq.cpp' from C:/Users/ZachKrueger/Documents/AI/axis_distortion/hls_config.cfg(11) 
INFO: [HLS 200-1465] Applying ini 'syn.file=eq.cpp' from C:/Users/ZachKrueger/Documents/AI/axis_distortion/hls_config.cfg(11)
Execute     add_files C:/Users/ZachKrueger/Documents/AI/axis_distortion/eq.cpp 
INFO: [HLS 200-10] Adding design file 'C:/Users/ZachKrueger/Documents/AI/axis_distortion/eq.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=control.cpp' from C:/Users/ZachKrueger/Documents/AI/axis_distortion/hls_config.cfg(12) 
INFO: [HLS 200-1465] Applying ini 'syn.file=control.cpp' from C:/Users/ZachKrueger/Documents/AI/axis_distortion/hls_config.cfg(12)
Execute     add_files C:/Users/ZachKrueger/Documents/AI/axis_distortion/control.cpp 
INFO: [HLS 200-10] Adding design file 'C:/Users/ZachKrueger/Documents/AI/axis_distortion/control.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=test_distortion.cpp' from C:/Users/ZachKrueger/Documents/AI/axis_distortion/hls_config.cfg(13) 
INFO: [HLS 200-1465] Applying ini 'tb.file=test_distortion.cpp' from C:/Users/ZachKrueger/Documents/AI/axis_distortion/hls_config.cfg(13)
Execute     add_files -tb C:/Users/ZachKrueger/Documents/AI/axis_distortion/test_distortion.cpp 
INFO: [HLS 200-10] Adding test bench file 'C:/Users/ZachKrueger/Documents/AI/axis_distortion/test_distortion.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=common.h' from C:/Users/ZachKrueger/Documents/AI/axis_distortion/hls_config.cfg(14) 
INFO: [HLS 200-1465] Applying ini 'tb.file=common.h' from C:/Users/ZachKrueger/Documents/AI/axis_distortion/hls_config.cfg(14)
Execute     add_files -tb C:/Users/ZachKrueger/Documents/AI/axis_distortion/common.h 
INFO: [HLS 200-10] Adding test bench file 'C:/Users/ZachKrueger/Documents/AI/axis_distortion/common.h' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=test_echo.cpp' from C:/Users/ZachKrueger/Documents/AI/axis_distortion/hls_config.cfg(15) 
INFO: [HLS 200-1465] Applying ini 'tb.file=test_echo.cpp' from C:/Users/ZachKrueger/Documents/AI/axis_distortion/hls_config.cfg(15)
Execute     add_files -tb C:/Users/ZachKrueger/Documents/AI/axis_distortion/test_echo.cpp 
INFO: [HLS 200-10] Adding test bench file 'C:/Users/ZachKrueger/Documents/AI/axis_distortion/test_echo.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=test_control.cpp' from C:/Users/ZachKrueger/Documents/AI/axis_distortion/hls_config.cfg(16) 
INFO: [HLS 200-1465] Applying ini 'tb.file=test_control.cpp' from C:/Users/ZachKrueger/Documents/AI/axis_distortion/hls_config.cfg(16)
Execute     add_files -tb C:/Users/ZachKrueger/Documents/AI/axis_distortion/test_control.cpp 
INFO: [HLS 200-10] Adding test bench file 'C:/Users/ZachKrueger/Documents/AI/axis_distortion/test_control.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.top=master_audio_control' from C:/Users/ZachKrueger/Documents/AI/axis_distortion/hls_config.cfg(8) 
INFO: [HLS 200-1465] Applying ini 'syn.top=master_audio_control' from C:/Users/ZachKrueger/Documents/AI/axis_distortion/hls_config.cfg(8)
Execute     set_top master_audio_control 
Execute     send_msg_by_id INFO @200-1465@%s 'flow_target=vivado' from C:/Users/ZachKrueger/Documents/AI/axis_distortion/hls_config.cfg(4) 
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from C:/Users/ZachKrueger/Documents/AI/axis_distortion/hls_config.cfg(4)
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1465@%s 'part=xc7a35tcpg236-1' from C:/Users/ZachKrueger/Documents/AI/axis_distortion/hls_config.cfg(1) 
INFO: [HLS 200-1465] Applying ini 'part=xc7a35tcpg236-1' from C:/Users/ZachKrueger/Documents/AI/axis_distortion/hls_config.cfg(1)
Execute     set_part xc7a35tcpg236-1 
Execute       create_platform xc7a35tcpg236-1 -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis/2024.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2024.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7a35t-cpg236-1'
Command       create_platform done; 1.174 sec.
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7a35t-cpg236-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.312 sec.
Execute     send_msg_by_id INFO @200-1465@%s 'csim.code_analyzer=1' from C:/Users/ZachKrueger/Documents/AI/axis_distortion/hls_config.cfg(7) 
INFO: [HLS 200-1465] Applying ini 'csim.code_analyzer=1' from C:/Users/ZachKrueger/Documents/AI/axis_distortion/hls_config.cfg(7)
Execute     config_csim -code_analyzer=1 
Execute     send_msg_by_id INFO @200-1465@%s 'package.output.format=ip_catalog' from C:/Users/ZachKrueger/Documents/AI/axis_distortion/hls_config.cfg(5) 
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' from C:/Users/ZachKrueger/Documents/AI/axis_distortion/hls_config.cfg(5)
Execute     config_export -format=ip_catalog 
Command   apply_ini done; 1.478 sec.
Execute   apply_ini C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/config.cmdline 
Execute   ::AP::init_summary_file csynth 
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute   csynth_design 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 2 seconds. CPU system time: 4 seconds. Elapsed time: 12.536 seconds; current allocated memory: 161.801 MB.
Execute       set_directive_top master_audio_control -name=master_audio_control 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO: [HLS 200-10] Analyzing design file 'control.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling control.cpp as C++
Execute       ap_part_info -name xc7a35t-cpg236-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang control.cpp -foptimization-record-file=C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/.autopilot/db/control.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx/Vitis/2024.2/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis/2024.2/common/technology/autopilot -I C:/Xilinx/Vitis/2024.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/.autopilot/db/control.pp.0.cpp {-hls-platform-db-name=C:/Xilinx/Vitis/2024.2\common/technology\xilinx/common/platform.db} -hls-platform-name=artix7_slow -device-resource-info=BRAM_100.000000_DSP_90.000000_FF_41600.000000_LUT_20800.000000_SLICE_8150.000000_URAM_0.000000 -device-name-info=xc7a35tcpg236-1 > C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/.autopilot/db/control.cpp.clang.out.log 2> C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/.autopilot/db/control.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.7 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/.autopilot/db/control.pp.0.cpp {-hls-platform-db-name=C:/Xilinx/Vitis/2024.2\common/technology\xilinx/common/platform.db} -hls-platform-name=artix7_slow -device-resource-info=BRAM_100.000000_DSP_90.000000_FF_41600.000000_LUT_20800.000000_SLICE_8150.000000_URAM_0.000000 -device-name-info=xc7a35tcpg236-1 > C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/.autopilot/db/clang.out.log 2> C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/.autopilot/db/control.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/.autopilot/db/.systemc_flag -fix-errors C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/.autopilot/db/control.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.503 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/.autopilot/db/control.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/.autopilot/db/all.directive.json -fix-errors C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/.autopilot/db/control.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.89 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.9 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/.autopilot/db/control.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/.autopilot/db/control.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/.autopilot/db/control.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/.autopilot/db/control.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/.autopilot/db/control.pp.0.cpp.clang-tidy.loop-label.err.log
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 0.994 sec.
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/.autopilot/db/control.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/.autopilot/db/control.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/.autopilot/db/control.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/.autopilot/db/control.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xc7a35t-cpg236-1 -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/.autopilot/db/control.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/.autopilot/db/control.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis/2024.2/common/technology/autopilot -I C:/Xilinx/Vitis/2024.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/.autopilot/db/control.bc {-hls-platform-db-name=C:/Xilinx/Vitis/2024.2\common/technology\xilinx/common/platform.db} -hls-platform-name=artix7_slow -device-resource-info=BRAM_100.000000_DSP_90.000000_FF_41600.000000_LUT_20800.000000_SLICE_8150.000000_URAM_0.000000 -device-name-info=xc7a35tcpg236-1 > C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/.autopilot/db/control.pp.0.cpp.clang.out.log 2> C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/.autopilot/db/control.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file 'eq.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling eq.cpp as C++
Execute       ap_part_info -name xc7a35t-cpg236-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang eq.cpp -foptimization-record-file=C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/.autopilot/db/eq.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx/Vitis/2024.2/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis/2024.2/common/technology/autopilot -I C:/Xilinx/Vitis/2024.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/.autopilot/db/eq.pp.0.cpp {-hls-platform-db-name=C:/Xilinx/Vitis/2024.2\common/technology\xilinx/common/platform.db} -hls-platform-name=artix7_slow -device-resource-info=BRAM_100.000000_DSP_90.000000_FF_41600.000000_LUT_20800.000000_SLICE_8150.000000_URAM_0.000000 -device-name-info=xc7a35tcpg236-1 > C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/.autopilot/db/eq.cpp.clang.out.log 2> C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/.autopilot/db/eq.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.7 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/.autopilot/db/eq.pp.0.cpp {-hls-platform-db-name=C:/Xilinx/Vitis/2024.2\common/technology\xilinx/common/platform.db} -hls-platform-name=artix7_slow -device-resource-info=BRAM_100.000000_DSP_90.000000_FF_41600.000000_LUT_20800.000000_SLICE_8150.000000_URAM_0.000000 -device-name-info=xc7a35tcpg236-1 > C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/.autopilot/db/clang.out.log 2> C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/.autopilot/db/eq.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/.autopilot/db/.systemc_flag -fix-errors C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/.autopilot/db/eq.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.531 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/.autopilot/db/eq.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/.autopilot/db/all.directive.json -fix-errors C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/.autopilot/db/eq.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.56 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.6 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/.autopilot/db/eq.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/.autopilot/db/eq.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/.autopilot/db/eq.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/.autopilot/db/eq.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/.autopilot/db/eq.pp.0.cpp.clang-tidy.loop-label.err.log
Command       clang_tidy done; 1.17 sec.
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/.autopilot/db/eq.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/.autopilot/db/eq.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/.autopilot/db/eq.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/.autopilot/db/eq.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xc7a35t-cpg236-1 -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/.autopilot/db/eq.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/.autopilot/db/eq.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis/2024.2/common/technology/autopilot -I C:/Xilinx/Vitis/2024.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/.autopilot/db/eq.bc {-hls-platform-db-name=C:/Xilinx/Vitis/2024.2\common/technology\xilinx/common/platform.db} -hls-platform-name=artix7_slow -device-resource-info=BRAM_100.000000_DSP_90.000000_FF_41600.000000_LUT_20800.000000_SLICE_8150.000000_URAM_0.000000 -device-name-info=xc7a35tcpg236-1 > C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/.autopilot/db/eq.pp.0.cpp.clang.out.log 2> C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/.autopilot/db/eq.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file 'echo.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling echo.cpp as C++
Execute       ap_part_info -name xc7a35t-cpg236-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang echo.cpp -foptimization-record-file=C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/.autopilot/db/echo.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx/Vitis/2024.2/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis/2024.2/common/technology/autopilot -I C:/Xilinx/Vitis/2024.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/.autopilot/db/echo.pp.0.cpp {-hls-platform-db-name=C:/Xilinx/Vitis/2024.2\common/technology\xilinx/common/platform.db} -hls-platform-name=artix7_slow -device-resource-info=BRAM_100.000000_DSP_90.000000_FF_41600.000000_LUT_20800.000000_SLICE_8150.000000_URAM_0.000000 -device-name-info=xc7a35tcpg236-1 > C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/.autopilot/db/echo.cpp.clang.out.log 2> C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/.autopilot/db/echo.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.7 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/.autopilot/db/echo.pp.0.cpp {-hls-platform-db-name=C:/Xilinx/Vitis/2024.2\common/technology\xilinx/common/platform.db} -hls-platform-name=artix7_slow -device-resource-info=BRAM_100.000000_DSP_90.000000_FF_41600.000000_LUT_20800.000000_SLICE_8150.000000_URAM_0.000000 -device-name-info=xc7a35tcpg236-1 > C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/.autopilot/db/clang.out.log 2> C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/.autopilot/db/echo.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/.autopilot/db/.systemc_flag -fix-errors C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/.autopilot/db/echo.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.489 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/.autopilot/db/echo.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/.autopilot/db/all.directive.json -fix-errors C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/.autopilot/db/echo.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.464 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.5 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/.autopilot/db/echo.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/.autopilot/db/echo.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/.autopilot/db/echo.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/.autopilot/db/echo.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/.autopilot/db/echo.pp.0.cpp.clang-tidy.loop-label.err.log
Command       clang_tidy done; 1.004 sec.
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/.autopilot/db/echo.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/.autopilot/db/echo.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/.autopilot/db/echo.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/.autopilot/db/echo.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xc7a35t-cpg236-1 -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/.autopilot/db/echo.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/.autopilot/db/echo.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis/2024.2/common/technology/autopilot -I C:/Xilinx/Vitis/2024.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/.autopilot/db/echo.bc {-hls-platform-db-name=C:/Xilinx/Vitis/2024.2\common/technology\xilinx/common/platform.db} -hls-platform-name=artix7_slow -device-resource-info=BRAM_100.000000_DSP_90.000000_FF_41600.000000_LUT_20800.000000_SLICE_8150.000000_URAM_0.000000 -device-name-info=xc7a35tcpg236-1 > C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/.autopilot/db/echo.pp.0.cpp.clang.out.log 2> C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/.autopilot/db/echo.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file 'distortion.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling distortion.cpp as C++
Execute       ap_part_info -name xc7a35t-cpg236-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang distortion.cpp -foptimization-record-file=C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/.autopilot/db/distortion.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx/Vitis/2024.2/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis/2024.2/common/technology/autopilot -I C:/Xilinx/Vitis/2024.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/.autopilot/db/distortion.pp.0.cpp {-hls-platform-db-name=C:/Xilinx/Vitis/2024.2\common/technology\xilinx/common/platform.db} -hls-platform-name=artix7_slow -device-resource-info=BRAM_100.000000_DSP_90.000000_FF_41600.000000_LUT_20800.000000_SLICE_8150.000000_URAM_0.000000 -device-name-info=xc7a35tcpg236-1 > C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/.autopilot/db/distortion.cpp.clang.out.log 2> C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/.autopilot/db/distortion.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.9 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/.autopilot/db/distortion.pp.0.cpp {-hls-platform-db-name=C:/Xilinx/Vitis/2024.2\common/technology\xilinx/common/platform.db} -hls-platform-name=artix7_slow -device-resource-info=BRAM_100.000000_DSP_90.000000_FF_41600.000000_LUT_20800.000000_SLICE_8150.000000_URAM_0.000000 -device-name-info=xc7a35tcpg236-1 > C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/.autopilot/db/clang.out.log 2> C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/.autopilot/db/distortion.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/.autopilot/db/.systemc_flag -fix-errors C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/.autopilot/db/distortion.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.607 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/.autopilot/db/distortion.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/.autopilot/db/all.directive.json -fix-errors C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/.autopilot/db/distortion.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.709 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.7 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/.autopilot/db/distortion.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/.autopilot/db/distortion.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/.autopilot/db/distortion.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/.autopilot/db/distortion.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/.autopilot/db/distortion.pp.0.cpp.clang-tidy.loop-label.err.log
Command       clang_tidy done; 1.333 sec.
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/.autopilot/db/distortion.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/.autopilot/db/distortion.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/.autopilot/db/distortion.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/.autopilot/db/distortion.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xc7a35t-cpg236-1 -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/.autopilot/db/distortion.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/.autopilot/db/distortion.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis/2024.2/common/technology/autopilot -I C:/Xilinx/Vitis/2024.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/.autopilot/db/distortion.bc {-hls-platform-db-name=C:/Xilinx/Vitis/2024.2\common/technology\xilinx/common/platform.db} -hls-platform-name=artix7_slow -device-resource-info=BRAM_100.000000_DSP_90.000000_FF_41600.000000_LUT_20800.000000_SLICE_8150.000000_URAM_0.000000 -device-name-info=xc7a35tcpg236-1 > C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/.autopilot/db/distortion.pp.0.cpp.clang.out.log 2> C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/.autopilot/db/distortion.pp.0.cpp.clang.err.log
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 22.675 seconds; current allocated memory: 164.844 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/.autopilot/db/a.g.ld.0.bc -args  "C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/.autopilot/db/control.g.bc" "C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/.autopilot/db/eq.g.bc" "C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/.autopilot/db/echo.g.bc" "C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/.autopilot/db/distortion.g.bc"  
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/.autopilot/db/control.g.bc C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/.autopilot/db/eq.g.bc C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/.autopilot/db/echo.g.bc C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/.autopilot/db/distortion.g.bc -o C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/.autopilot/db/a.g.ld.0.bc > C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
Command       run_link_or_opt done; 0.179 sec.
Execute       run_link_or_opt -opt -out C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/.autopilot/db/a.g.ld.1.lower.bc -args C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/.autopilot/db/a.g.ld.1.lower.bc > C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 0.239 sec.
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/.autopilot/db/a.g.ld.2.m1.bc -args C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/Vitis/2024.2/win64/lib/libhlsm_39.bc C:/Xilinx/Vitis/2024.2/win64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/Vitis/2024.2/win64/lib/libhlsm_39.bc C:/Xilinx/Vitis/2024.2/win64/lib/libhlsmc++_39.bc -o C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/.autopilot/db/a.g.ld.2.m1.bc > C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
Command       run_link_or_opt done; 1.996 sec.
Execute       run_link_or_opt -opt -out C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/.autopilot/db/a.g.ld.3.fpc.bc -args C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=master_audio_control -reflow-float-conversion 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=master_audio_control -reflow-float-conversion -o C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/.autopilot/db/a.g.ld.3.fpc.bc > C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 1.009 sec.
Execute       run_link_or_opt -out C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/.autopilot/db/a.g.ld.4.m2.bc -args C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/Vitis/2024.2/win64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/Vitis/2024.2/win64/lib/libfloatconversion_39.bc -o C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/.autopilot/db/a.g.ld.4.m2.bc > C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
Command       run_link_or_opt done; 0.195 sec.
Execute       run_link_or_opt -opt -out C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/.autopilot/db/a.g.ld.5.gdce.bc -args C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=master_audio_control 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=master_audio_control -o C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/.autopilot/db/a.g.ld.5.gdce.bc > C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 0.298 sec.
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=master_audio_control -mllvm -hls-db-dir -mllvm C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -reflow-bdd-simplify-threshold=1048576 -mllvm -reflow-fanout-threshold=16 -mllvm -reflow-complete-threshold=4 -mllvm -reflow-array-promotion-threshold=64 -mllvm -assume-maxi-align=1 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-small-array-partition=true -mllvm -reflow-enable-auto-array-promotion=true -mllvm -reflow-enable-auto-array-partition-for-flatten=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=0 -mllvm -enable-reflow-auto-loop-pipeline -mllvm -reflow-max-unroll-threshold=409600 -mllvm -auto-unroll-tripcount-threshold=0 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -reflow-emit-hint-scope=true -mllvm -reflow-enable-codegen-with-if=true -mllvm -reflow-enable-dataflow-canon=true -mllvm -reflow-enable-dataflow-canon2=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=10 -mllvm -use_read_first_ram_in_loop=1 -mllvm -default-clock-uncertainty=2.7 -x ir C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/.autopilot/db/a.g.ld.5.gdce.bc -o C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/.autopilot/db/a.g.lto.bc {-hls-platform-db-name=C:/Xilinx/Vitis/2024.2\common/technology\xilinx/common/platform.db} -hls-platform-name=artix7_slow -device-resource-info=BRAM_100.000000_DSP_90.000000_FF_41600.000000_LUT_20800.000000_SLICE_8150.000000_URAM_0.000000 -device-name-info=xc7a35tcpg236-1 2> C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log bg_poll_cmd: ::AP::poll_clang_39_closed_source
Execute       send_msg_by_id INFO @200-1995@%s%s%s 9,947 Compile/Link C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 9,947 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 820 Unroll/Inline (step 1) C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 820 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 523 Unroll/Inline (step 2) C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 523 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 516 Unroll/Inline (step 3) C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 516 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 503 Unroll/Inline (step 4) C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 503 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 592 Array/Struct (step 1) C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 592 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 589 Array/Struct (step 2) C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 589 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 595 Array/Struct (step 3) C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 595 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 648 Array/Struct (step 4) C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 648 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 654 Array/Struct (step 5) C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 654 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 654 Performance (step 1) C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 654 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 589 Performance (step 2) C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 589 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 571 Performance (step 3) C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 571 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 571 Performance (step 4) C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 571 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 577 HW Transforms (step 1) C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 577 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 586 HW Transforms (step 2) C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 586 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_26_2' is marked as complete unroll implied by the pipeline pragma (eq.cpp:26:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_21_1' is marked as complete unroll implied by the pipeline pragma (eq.cpp:21:22)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_26_2' (eq.cpp:26:22) in function 'fir_filter' completely with a factor of 5 (eq.cpp:17:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_21_1' (eq.cpp:21:22) in function 'fir_filter' completely with a factor of 4 (eq.cpp:17:0)
INFO: [HLS 214-178] Inlining function 'ap_int<24>::ap_int(double)' into 'echo(hls::stream<axis_sample, 0>&, hls::stream<axis_sample, 0>&, bool)' (echo.cpp:9:0)
INFO: [HLS 214-178] Inlining function 'ap_int<24>::ap_int(float)' into 'eq_3band(hls::stream<axis_sample, 0>&, hls::stream<axis_sample, 0>&, bool, float, float, float)' (eq.cpp:34:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ8eq_3bandRN3hls6streamI11axis_sampleLi0EEES3_bfffE9delay_low': Complete partitioning on dimension 1. (eq.cpp:44:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ8eq_3bandRN3hls6streamI11axis_sampleLi0EEES3_bfffE9delay_mid': Complete partitioning on dimension 1. (eq.cpp:45:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ8eq_3bandRN3hls6streamI11axis_sampleLi0EEES3_bfffE10delay_high': Complete partitioning on dimension 1. (eq.cpp:46:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer': Cyclic partitioning with factor 16 on dimension 1. (echo.cpp:14:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'temp2' with compact=bit mode in 25-bits (control.cpp:13:34)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'temp1' with compact=bit mode in 25-bits (control.cpp:13:27)
INFO: [HLS 214-364] Automatically inlining function 'distortion(hls::stream<axis_sample, 0>&, hls::stream<axis_sample, 0>&, bool, bool, int)' to improve effectiveness of pipeline pragma in function 'master_audio_control(hls::stream<axis_sample, 0>&, hls::stream<axis_sample, 0>&, bool, bool, bool, int, int, int, int)' (control.cpp:20:2)
INFO: [HLS 214-364] Automatically inlining function 'echo(hls::stream<axis_sample, 0>&, hls::stream<axis_sample, 0>&, bool)' to improve effectiveness of pipeline pragma in function 'master_audio_control(hls::stream<axis_sample, 0>&, hls::stream<axis_sample, 0>&, bool, bool, bool, int, int, int, int)' (control.cpp:23:5)
INFO: [HLS 214-364] Automatically inlining function 'eq_3band(hls::stream<axis_sample, 0>&, hls::stream<axis_sample, 0>&, bool, float, float, float)' to improve effectiveness of pipeline pragma in function 'master_audio_control(hls::stream<axis_sample, 0>&, hls::stream<axis_sample, 0>&, bool, bool, bool, int, int, int, int)' (control.cpp:26:5)
INFO: [HLS 214-364] Automatically inlining function 'fir_filter(ap_int<24>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0> const*, ap_int<24>*)' to improve effectiveness of pipeline pragma in function 'master_audio_control(hls::stream<axis_sample, 0>&, hls::stream<axis_sample, 0>&, bool, bool, bool, int, int, int, int)' (eq.cpp:60:26)
INFO: [HLS 214-364] Automatically inlining function 'fir_filter(ap_int<24>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0> const*, ap_int<24>*)' to improve effectiveness of pipeline pragma in function 'master_audio_control(hls::stream<axis_sample, 0>&, hls::stream<axis_sample, 0>&, bool, bool, bool, int, int, int, int)' (eq.cpp:61:26)
INFO: [HLS 214-364] Automatically inlining function 'fir_filter(ap_int<24>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0> const*, ap_int<24>*)' to improve effectiveness of pipeline pragma in function 'master_audio_control(hls::stream<axis_sample, 0>&, hls::stream<axis_sample, 0>&, bool, bool, bool, int, int, int, int)' (eq.cpp:62:27)
INFO: [HLS 214-449] Automatically partitioning array 'lpf_coeffs' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'bpf_coeffs' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'hpf_coeffs' dimension 1 completely based on constant index.
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'bpf_coeffs' due to pipeline pragma (eq.cpp:37:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'hpf_coeffs' due to pipeline pragma (eq.cpp:37:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'lpf_coeffs' due to pipeline pragma (eq.cpp:37:9)
INFO: [HLS 214-248] Applying array_partition to 'lpf_coeffs': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'hpf_coeffs': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'bpf_coeffs': Complete partitioning on dimension 1.
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 27.721 seconds; current allocated memory: 167.133 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.026 seconds; current allocated memory: 167.137 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top master_audio_control -deadargelim -mem2reg -instcombine -dce -presyn-prepare -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -promote-dbg-pointer -norm-name C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/.autopilot/db/a.g.0.bc -o C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.121 seconds; current allocated memory: 173.477 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/.autopilot/db/a.g.1.bc -o C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/.autopilot/db/a.g.2.prechk.bc -o C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.103 seconds; current allocated memory: 177.094 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/.autopilot/db/a.g.1.bc to C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -dce -hls-dead-arg-elim -deadargelim -mem2reg -instcombine -dce -simplifycfg -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -lcssa -loop-simplify -phi-select-elim -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -scalar-stream -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -clean-array-spec -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/.autopilot/db/a.o.1.bc -o C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/.autopilot/db/a.o.1.tmp.bc -f 
Command         transform done; 0.12 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/.autopilot/db/a.o.1.tmp.bc -o C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (echo.cpp:28:50) to (echo.cpp:34:31) in function 'master_audio_control'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (eq.cpp:17:42) to (eq.cpp:71:1) in function 'master_audio_control'... converting 36 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'master_audio_control' (control.cpp:6)...12 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.243 seconds; current allocated memory: 199.336 MB.
Execute         transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -inst-simplify -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -inst-simplify -inst-rectify -instcombine -adce -deadargelim -load-elim -read-loop-dep -loop-simplify -loop-rewind-sink-hoist -loop-outline -hls-dead-arg-elim -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -mul2addshift -deadargelim -inst-simplify -dce -mem2reg -instcombine -gvn -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -inst-clarity -bitwidth -dce -validate-dataflow -dump-loop-dep-to-ir -check-all-ssdm -dump-complexity-metric C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/.autopilot/db/a.o.2.bc -o C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
Execute           auto_get_db
Command         transform done; 0.136 sec.
INFO-FLOW: Building ssdm...
Execute         transform -hls -cdfg-build C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/.autopilot/db/a.o.3.bc -o C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.182 seconds; current allocated memory: 199.348 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 0.678 sec.
Command     elaborate done; 51.159 sec.
Execute     ap_eval exec zip -j C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Command     ap_eval done; 0.236 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'master_audio_control' ...
Execute       ap_set_top_model master_audio_control 
Execute       get_model_list master_audio_control -filter all-wo-channel -topdown 
Execute       preproc_iomode -model master_audio_control 
Execute       create_clock 
Execute         ap_set_clock -name default -period 10 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute       get_model_list master_audio_control -filter all-wo-channel 
INFO-FLOW: Model list for configure: master_audio_control
INFO-FLOW: Configuring Module : master_audio_control ...
Execute       set_default_model master_audio_control 
Execute       apply_spec_resource_limit master_audio_control 
INFO-FLOW: Model list for preprocess: master_audio_control
INFO-FLOW: Preprocessing Module: master_audio_control ...
Execute       set_default_model master_audio_control 
Execute       cdfg_preprocess -model master_audio_control 
Execute       rtl_gen_preprocess master_audio_control 
INFO-FLOW: Model list for synthesis: master_audio_control
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'master_audio_control' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model master_audio_control 
Execute       schedule -model master_audio_control 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'master_audio_control'.
WARNING: [HLS 200-880] The II Violation in module 'master_audio_control' (function 'master_audio_control'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation 0 bit ('echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_addr_write_ln34', echo.cpp:34->control.cpp:23) of variable 'output_value', echo.cpp:31->control.cpp:23 on array 'echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer' and 'load' operation 24 bit ('echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_load', echo.cpp:28->control.cpp:23) on array 'echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer'.
WARNING: [HLS 200-880] The II Violation in module 'master_audio_control' (function 'master_audio_control'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation 0 bit ('echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_addr_write_ln34', echo.cpp:34->control.cpp:23) of variable 'output_value', echo.cpp:31->control.cpp:23 on array 'echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer' and 'load' operation 24 bit ('echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_load', echo.cpp:28->control.cpp:23) on array 'echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer'.
WARNING: [HLS 200-880] The II Violation in module 'master_audio_control' (function 'master_audio_control'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation 0 bit ('echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_addr_write_ln34', echo.cpp:34->control.cpp:23) of variable 'output_value', echo.cpp:31->control.cpp:23 on array 'echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer' and 'load' operation 24 bit ('echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_load', echo.cpp:28->control.cpp:23) on array 'echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer'.
WARNING: [HLS 200-880] The II Violation in module 'master_audio_control' (function 'master_audio_control'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation 0 bit ('echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_addr_write_ln34', echo.cpp:34->control.cpp:23) of variable 'output_value', echo.cpp:31->control.cpp:23 on array 'echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer' and 'load' operation 24 bit ('echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_load', echo.cpp:28->control.cpp:23) on array 'echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer'.
WARNING: [HLS 200-880] The II Violation in module 'master_audio_control' (function 'master_audio_control'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between 'store' operation 0 bit ('delay_index_write_ln37', echo.cpp:37->control.cpp:23) of variable 'srem_ln37', echo.cpp:37->control.cpp:23 on static variable 'delay_index' and 'load' operation 17 bit ('delay_index_load', echo.cpp:28->control.cpp:23) on static variable 'delay_index'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 20, Depth = 51, function 'master_audio_control'
WARNING: [HLS 200-871] Estimated clock period (13.955 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'master_audio_control' consists of the following:
	'dmul' operation 64 bit ('mul_i_i', echo.cpp:31->control.cpp:23) [141]  (6.826 ns)
	'dadd' operation 64 bit ('val', echo.cpp:31->control.cpp:23) [144]  (7.129 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.056 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.414 seconds; current allocated memory: 200.273 MB.
Execute       syn_report -verbosereport -o C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/.autopilot/db/master_audio_control.verbose.sched.rpt 
Execute         list_part -family xc7a35t-cpg236-1 
Execute           ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute           ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute       db_write -o C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/.autopilot/db/master_audio_control.sched.adb -f 
INFO-FLOW: Finish scheduling master_audio_control.
Execute       set_default_model master_audio_control 
Execute       bind -model master_audio_control 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.233 seconds; current allocated memory: 201.961 MB.
Execute       syn_report -verbosereport -o C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/.autopilot/db/master_audio_control.verbose.bind.rpt 
Execute         list_part -family xc7a35t-cpg236-1 
Execute           ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute           ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute       db_write -o C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/.autopilot/db/master_audio_control.bind.adb -f 
Command       db_write done; 0.101 sec.
INFO-FLOW: Finish binding master_audio_control.
Execute       get_model_list master_audio_control -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess master_audio_control 
INFO-FLOW: Model list for RTL generation: master_audio_control
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'master_audio_control' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model master_audio_control -top_prefix  -sub_prefix master_audio_control_ -mg_file C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/.autopilot/db/master_audio_control.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'master_audio_control/in_r' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'master_audio_control/out_r' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'master_audio_control/enable_distortion' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'master_audio_control/enable_echo' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'master_audio_control/enable_eq' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'master_audio_control/hard_clip_level' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'master_audio_control/gain_low' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'master_audio_control/gain_mid' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'master_audio_control/gain_high' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'master_audio_control' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'delay_index' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_13_RAM_AUTO_1R1W' to 'echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_13_RAM_AUTO_bkb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_14_RAM_AUTO_1R1W' to 'echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_14_RAM_AUTO_cud' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_15_RAM_AUTO_1R1W' to 'echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_15_RAM_AUTO_dEe' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_16_RAM_AUTO_1R1W' to 'echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_16_RAM_AUTO_eOg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_17_RAM_AUTO_1R1W' to 'echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_17_RAM_AUTO_fYi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_18_RAM_AUTO_1R1W' to 'echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_18_RAM_AUTO_g8j' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_19_RAM_AUTO_1R1W' to 'echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_19_RAM_AUTO_hbi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_20_RAM_AUTO_1R1W' to 'echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_20_RAM_AUTO_ibs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_21_RAM_AUTO_1R1W' to 'echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_21_RAM_AUTO_jbC' due to the length limit 80
WARNING: [RTGEN 206-101] Register 'eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_low' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_low_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_low_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_low_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_mid' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_mid_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_mid_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_mid_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_high_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_high_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_high' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_high_3' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'master_audio_control' pipeline 'master_audio_control' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_7_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_7_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_24s_10ns_34_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_24s_10s_34_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_24s_11ns_35_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_24s_11s_35_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_24s_12ns_36_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitodp_32s_64_6_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32ns_32_6_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_33_4_24_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_3_24_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'srem_17ns_17ns_17_21_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'master_audio_control'.
INFO: [RTMG 210-278] Implementing memory 'master_audio_control_echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'temp1_U(master_audio_control_fifo_w25_d8_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_U(master_audio_control_fifo_w25_d8_S)' using Shift Registers.
Command       create_rtl_model done; 5.249 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.475 seconds; current allocated memory: 208.797 MB.
Execute       source C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/.autopilot/db/master_audio_control.rtl_wrap.cfg.tcl 
Execute       gen_rtl master_audio_control -istop -style xilinx -f -lang vhdl -o C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/syn/vhdl/master_audio_control 
Execute       gen_rtl master_audio_control -istop -style xilinx -f -lang vlog -o C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/syn/verilog/master_audio_control 
Execute       syn_report -csynth -model master_audio_control -o C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/syn/report/master_audio_control_csynth.rpt 
Execute         list_part -family xc7a35t-cpg236-1 
Execute           ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute           ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute       syn_report -rtlxml -model master_audio_control -o C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/syn/report/master_audio_control_csynth.xml 
Execute         list_part -family xc7a35t-cpg236-1 
Execute           ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute           ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute       syn_report -verbosereport -model master_audio_control -o C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/.autopilot/db/master_audio_control.verbose.rpt 
Execute         list_part -family xc7a35t-cpg236-1 
Execute           ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute           ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute       db_write -model master_audio_control -f -o C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/.autopilot/db/master_audio_control.adb 
Command       db_write done; 0.147 sec.
Execute       db_write -model master_audio_control -bindview -o C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info master_audio_control -p C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/.autopilot/db -o C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/.autopilot/db/master_audio_control 
Command       gen_tb_info done; 0.208 sec.
Execute       export_constraint_db -f -tool general -o C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/.autopilot/db/master_audio_control.constraint.tcl 
Execute       syn_report -designview -model master_audio_control -o C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/.autopilot/db/master_audio_control.design.xml 
Execute       syn_report -csynthDesign -model master_audio_control -o C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/syn/report/csynth.rpt -MHOut C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/.autopilot/db/kernel_module_hierarchy.tcl 
Execute         list_part -family xc7a35t-cpg236-1 
Execute           ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute           ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute       syn_report -wcfg -model master_audio_control -o C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/.autopilot/db/master_audio_control_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model master_audio_control -o C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/.autopilot/db/master_audio_control.protoinst 
Execute       sc_get_clocks master_audio_control 
Execute       sc_get_portdomain master_audio_control 
INFO-FLOW: Model list for RTL component generation: master_audio_control
INFO-FLOW: Handling components in module [master_audio_control] ... 
Execute       source C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/.autopilot/db/master_audio_control.compgen.tcl 
INFO-FLOW: Found component master_audio_control_fadd_32ns_32ns_32_7_full_dsp_1.
INFO-FLOW: Append model master_audio_control_fadd_32ns_32ns_32_7_full_dsp_1
INFO-FLOW: Found component master_audio_control_fmul_32ns_32ns_32_4_max_dsp_1.
INFO-FLOW: Append model master_audio_control_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: Found component master_audio_control_sitofp_32ns_32_6_no_dsp_1.
INFO-FLOW: Append model master_audio_control_sitofp_32ns_32_6_no_dsp_1
INFO-FLOW: Found component master_audio_control_dadd_64ns_64ns_64_7_no_dsp_1.
INFO-FLOW: Append model master_audio_control_dadd_64ns_64ns_64_7_no_dsp_1
INFO-FLOW: Found component master_audio_control_dmul_64ns_64ns_64_7_max_dsp_1.
INFO-FLOW: Append model master_audio_control_dmul_64ns_64ns_64_7_max_dsp_1
INFO-FLOW: Found component master_audio_control_sitodp_32s_64_6_no_dsp_1.
INFO-FLOW: Append model master_audio_control_sitodp_32s_64_6_no_dsp_1
INFO-FLOW: Found component master_audio_control_srem_17ns_17ns_17_21_1.
INFO-FLOW: Append model master_audio_control_srem_17ns_17ns_17_21_1
INFO-FLOW: Found component master_audio_control_sparsemux_33_4_24_1_1.
INFO-FLOW: Append model master_audio_control_sparsemux_33_4_24_1_1
INFO-FLOW: Found component master_audio_control_mul_24s_10s_34_1_1.
INFO-FLOW: Append model master_audio_control_mul_24s_10s_34_1_1
INFO-FLOW: Found component master_audio_control_mul_24s_11s_35_1_1.
INFO-FLOW: Append model master_audio_control_mul_24s_11s_35_1_1
INFO-FLOW: Found component master_audio_control_sparsemux_9_3_24_1_1.
INFO-FLOW: Append model master_audio_control_sparsemux_9_3_24_1_1
INFO-FLOW: Found component master_audio_control_mul_24s_11ns_35_1_1.
INFO-FLOW: Append model master_audio_control_mul_24s_11ns_35_1_1
INFO-FLOW: Found component master_audio_control_mul_24s_10ns_34_1_1.
INFO-FLOW: Append model master_audio_control_mul_24s_10ns_34_1_1
INFO-FLOW: Found component master_audio_control_mul_24s_12ns_36_1_1.
INFO-FLOW: Append model master_audio_control_mul_24s_12ns_36_1_1
INFO-FLOW: Found component master_audio_control_echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_RAM_AUTO_1R1W.
INFO-FLOW: Append model master_audio_control_echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_RAM_AUTO_1R1W
INFO-FLOW: Found component master_audio_control_fifo_w25_d8_S.
INFO-FLOW: Append model master_audio_control_fifo_w25_d8_S
INFO-FLOW: Found component master_audio_control_fifo_w25_d8_S.
INFO-FLOW: Append model master_audio_control_fifo_w25_d8_S
INFO-FLOW: Found component master_audio_control_regslice_both.
INFO-FLOW: Append model master_audio_control_regslice_both
INFO-FLOW: Found component master_audio_control_regslice_both.
INFO-FLOW: Append model master_audio_control_regslice_both
INFO-FLOW: Append model master_audio_control
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: master_audio_control_fadd_32ns_32ns_32_7_full_dsp_1 master_audio_control_fmul_32ns_32ns_32_4_max_dsp_1 master_audio_control_sitofp_32ns_32_6_no_dsp_1 master_audio_control_dadd_64ns_64ns_64_7_no_dsp_1 master_audio_control_dmul_64ns_64ns_64_7_max_dsp_1 master_audio_control_sitodp_32s_64_6_no_dsp_1 master_audio_control_srem_17ns_17ns_17_21_1 master_audio_control_sparsemux_33_4_24_1_1 master_audio_control_mul_24s_10s_34_1_1 master_audio_control_mul_24s_11s_35_1_1 master_audio_control_sparsemux_9_3_24_1_1 master_audio_control_mul_24s_11ns_35_1_1 master_audio_control_mul_24s_10ns_34_1_1 master_audio_control_mul_24s_12ns_36_1_1 master_audio_control_echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_RAM_AUTO_1R1W master_audio_control_fifo_w25_d8_S master_audio_control_fifo_w25_d8_S master_audio_control_regslice_both master_audio_control_regslice_both master_audio_control
INFO-FLOW: Generating C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model master_audio_control_fadd_32ns_32ns_32_7_full_dsp_1
INFO-FLOW: To file: write model master_audio_control_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: To file: write model master_audio_control_sitofp_32ns_32_6_no_dsp_1
INFO-FLOW: To file: write model master_audio_control_dadd_64ns_64ns_64_7_no_dsp_1
INFO-FLOW: To file: write model master_audio_control_dmul_64ns_64ns_64_7_max_dsp_1
INFO-FLOW: To file: write model master_audio_control_sitodp_32s_64_6_no_dsp_1
INFO-FLOW: To file: write model master_audio_control_srem_17ns_17ns_17_21_1
INFO-FLOW: To file: write model master_audio_control_sparsemux_33_4_24_1_1
INFO-FLOW: To file: write model master_audio_control_mul_24s_10s_34_1_1
INFO-FLOW: To file: write model master_audio_control_mul_24s_11s_35_1_1
INFO-FLOW: To file: write model master_audio_control_sparsemux_9_3_24_1_1
INFO-FLOW: To file: write model master_audio_control_mul_24s_11ns_35_1_1
INFO-FLOW: To file: write model master_audio_control_mul_24s_10ns_34_1_1
INFO-FLOW: To file: write model master_audio_control_mul_24s_12ns_36_1_1
INFO-FLOW: To file: write model master_audio_control_echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_RAM_AUTO_1R1W
INFO-FLOW: To file: write model master_audio_control_fifo_w25_d8_S
INFO-FLOW: To file: write model master_audio_control_fifo_w25_d8_S
INFO-FLOW: To file: write model master_audio_control_regslice_both
INFO-FLOW: To file: write model master_audio_control_regslice_both
INFO-FLOW: To file: write model master_audio_control
INFO-FLOW: Generating C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/.autopilot/db/global.setting.tcl 
Execute       ap_family_info -name artix7 -data parts 
Execute       ap_part_info -name xc7a12ticsg325-1L -data info 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/.autopilot/db/vhdl' dstVlogDir='C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/.autopilot/db/vlog' tclDir='C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/.autopilot/db' modelList='master_audio_control_fadd_32ns_32ns_32_7_full_dsp_1
master_audio_control_fmul_32ns_32ns_32_4_max_dsp_1
master_audio_control_sitofp_32ns_32_6_no_dsp_1
master_audio_control_dadd_64ns_64ns_64_7_no_dsp_1
master_audio_control_dmul_64ns_64ns_64_7_max_dsp_1
master_audio_control_sitodp_32s_64_6_no_dsp_1
master_audio_control_srem_17ns_17ns_17_21_1
master_audio_control_sparsemux_33_4_24_1_1
master_audio_control_mul_24s_10s_34_1_1
master_audio_control_mul_24s_11s_35_1_1
master_audio_control_sparsemux_9_3_24_1_1
master_audio_control_mul_24s_11ns_35_1_1
master_audio_control_mul_24s_10ns_34_1_1
master_audio_control_mul_24s_12ns_36_1_1
master_audio_control_echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_RAM_AUTO_1R1W
master_audio_control_fifo_w25_d8_S
master_audio_control_fifo_w25_d8_S
master_audio_control_regslice_both
master_audio_control_regslice_both
master_audio_control
' expOnly='0'
Execute       source C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7a35t-cpg236-1 -data names -quiet 
Execute       ap_part_info -name xc7a35t-cpg236-1 -data info -quiet 
Execute       source C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/.autopilot/db/master_audio_control.compgen.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 3 seconds. Elapsed time: 5.723 seconds; current allocated memory: 218.875 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='master_audio_control_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0.1 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='master_audio_control_fadd_32ns_32ns_32_7_full_dsp_1
master_audio_control_fmul_32ns_32ns_32_4_max_dsp_1
master_audio_control_sitofp_32ns_32_6_no_dsp_1
master_audio_control_dadd_64ns_64ns_64_7_no_dsp_1
master_audio_control_dmul_64ns_64ns_64_7_max_dsp_1
master_audio_control_sitodp_32s_64_6_no_dsp_1
master_audio_control_srem_17ns_17ns_17_21_1
master_audio_control_sparsemux_33_4_24_1_1
master_audio_control_mul_24s_10s_34_1_1
master_audio_control_mul_24s_11s_35_1_1
master_audio_control_sparsemux_9_3_24_1_1
master_audio_control_mul_24s_11ns_35_1_1
master_audio_control_mul_24s_10ns_34_1_1
master_audio_control_mul_24s_12ns_36_1_1
master_audio_control_echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_RAM_AUTO_1R1W
master_audio_control_fifo_w25_d8_S
master_audio_control_fifo_w25_d8_S
master_audio_control_regslice_both
master_audio_control_regslice_both
master_audio_control
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/.autopilot/db/top-io-be.tcl 
Execute       source C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/.autopilot/db/master_audio_control.tbgen.tcl 
Execute       source C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/.autopilot/db/master_audio_control.rtl_wrap.cfg.tcl 
Execute       source C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/.autopilot/db/master_audio_control.compgen.dataonly.tcl 
Execute       source C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/.autopilot/db/master_audio_control.tbgen.tcl 
Execute       source C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7a35t-cpg236-1 -data names -quiet 
Execute       ap_part_info -name xc7a35t-cpg236-1 -data info -quiet 
Execute       source C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/.autopilot/db/master_audio_control.constraint.tcl 
Execute       sc_get_clocks master_audio_control 
Execute       source C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/impl/misc/master_audio_control_dadd_64ns_64ns_64_7_no_dsp_1_ip.tcl 
Execute       source C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/impl/misc/master_audio_control_dmul_64ns_64ns_64_7_max_dsp_1_ip.tcl 
Execute       source C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/impl/misc/master_audio_control_fadd_32ns_32ns_32_7_full_dsp_1_ip.tcl 
Execute       source C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/impl/misc/master_audio_control_fmul_32ns_32ns_32_4_max_dsp_1_ip.tcl 
Execute       source C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/impl/misc/master_audio_control_sitodp_32s_64_6_no_dsp_1_ip.tcl 
Execute       source C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/impl/misc/master_audio_control_sitofp_32ns_32_6_no_dsp_1_ip.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {} cache_nodes {} report_dict {TOPINST master_audio_control MODULE2INSTS {master_audio_control master_audio_control} INST2MODULE {master_audio_control master_audio_control} INSTDATA {master_audio_control {DEPTH 1 CHILDREN {}}} MODULEDATA {master_audio_control {BINDINFO {{BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME temp1_fifo_U SOURCE {} VARIABLE temp1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {25 8 1} STORAGEUSAGE {fifo array} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME temp2_fifo_U SOURCE {} VARIABLE temp2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {25 8 1} STORAGEUSAGE {fifo array} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln29_fu_637_p2 SOURCE distortion.cpp:29 VARIABLE icmp_ln29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME x_1_fu_647_p3 SOURCE distortion.cpp:29 VARIABLE x_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln30_fu_655_p2 SOURCE distortion.cpp:30 VARIABLE sub_ln30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln30_fu_665_p2 SOURCE distortion.cpp:30 VARIABLE icmp_ln30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME x_fu_732_p3 SOURCE distortion.cpp:30 VARIABLE x LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_33_4_24_1_1_U8 SOURCE echo.cpp:28 VARIABLE delayed_sample LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 5 OPTYPE sitodp PRAGMA {} RTLNAME sitodp_32s_64_6_no_dsp_1_U6 SOURCE echo.cpp:31 VARIABLE conv_i3_i LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sitodp} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 6 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_7_max_dsp_1_U5 SOURCE echo.cpp:31 VARIABLE mul_i_i LOOP {} BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 5 OPTYPE sitodp PRAGMA {} RTLNAME sitodp_32s_64_6_no_dsp_1_U6 SOURCE echo.cpp:31 VARIABLE conv_i_i LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sitodp} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 6 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_7_no_dsp_1_U4 SOURCE echo.cpp:31 VARIABLE val LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln142_fu_1026_p2 SOURCE echo.cpp:31 VARIABLE icmp_ln142 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln142_fu_978_p2 SOURCE echo.cpp:31 VARIABLE sub_ln142 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln142_1_fu_1031_p2 SOURCE echo.cpp:31 VARIABLE icmp_ln142_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln142_2_fu_984_p2 SOURCE echo.cpp:31 VARIABLE icmp_ln142_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln142_3_fu_990_p2 SOURCE echo.cpp:31 VARIABLE icmp_ln142_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln142_fu_1004_p2 SOURCE echo.cpp:31 VARIABLE lshr_ln142 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME tmp_3_fu_1100_p6 SOURCE echo.cpp:31 VARIABLE select_ln142 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln142_1_fu_1014_p2 SOURCE echo.cpp:31 VARIABLE sub_ln142_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln142_4_fu_1020_p2 SOURCE echo.cpp:31 VARIABLE icmp_ln142_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln142_fu_1049_p2 SOURCE echo.cpp:31 VARIABLE shl_ln142 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME tmp_3_fu_1100_p8 SOURCE echo.cpp:31 VARIABLE select_ln142_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln142_fu_1061_p2 SOURCE echo.cpp:31 VARIABLE xor_ln142 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln142_fu_1067_p2 SOURCE echo.cpp:31 VARIABLE and_ln142 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln142_fu_1073_p2 SOURCE echo.cpp:31 VARIABLE or_ln142 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln142_1_fu_1079_p2 SOURCE echo.cpp:31 VARIABLE xor_ln142_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln142_1_fu_1085_p2 SOURCE echo.cpp:31 VARIABLE and_ln142_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_3_24_1_1_U11 SOURCE echo.cpp:31 VARIABLE tmp_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln142_2_fu_1123_p2 SOURCE echo.cpp:31 VARIABLE sub_ln142_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME output_value_fu_1129_p3 SOURCE echo.cpp:31 VARIABLE output_value LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_719_p0 SOURCE echo.cpp:37 VARIABLE add_ln37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 20 OPTYPE srem PRAGMA {} RTLNAME srem_17ns_17ns_17_21_1_U7 SOURCE echo.cpp:37 VARIABLE srem_ln37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op srem} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 5 OPTYPE sitofp PRAGMA {} RTLNAME sitofp_32ns_32_6_no_dsp_1_U3 SOURCE control.cpp:26 VARIABLE gain_low_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sitofp} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 5 OPTYPE sitofp PRAGMA {} RTLNAME sitofp_32ns_32_6_no_dsp_1_U3 SOURCE control.cpp:26 VARIABLE gain_mid_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sitofp} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 5 OPTYPE sitofp PRAGMA {} RTLNAME sitofp_32ns_32_6_no_dsp_1_U3 SOURCE control.cpp:26 VARIABLE gain_high_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sitofp} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_24s_10ns_34_1_1_U18 SOURCE eq.cpp:27 VARIABLE mul_ln27 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln27_fu_1699_p2 SOURCE eq.cpp:27 VARIABLE icmp_ln27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln27_fu_1705_p2 SOURCE eq.cpp:27 VARIABLE add_ln27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln27_fu_1711_p3 SOURCE eq.cpp:27 VARIABLE select_ln27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln27_10_fu_1719_p3 SOURCE eq.cpp:27 VARIABLE select_ln27_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_24s_11ns_35_1_1_U16 SOURCE eq.cpp:27 VARIABLE mul_ln27_1 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln27_1_fu_1549_p2 SOURCE eq.cpp:27 VARIABLE icmp_ln27_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln27_1_fu_1738_p2 SOURCE eq.cpp:27 VARIABLE add_ln27_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln27_1_fu_1743_p3 SOURCE eq.cpp:27 VARIABLE select_ln27_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln27_15_fu_1749_p3 SOURCE eq.cpp:27 VARIABLE select_ln27_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln27_2_fu_1437_p2 SOURCE eq.cpp:27 VARIABLE icmp_ln27_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln27_2_fu_1443_p2 SOURCE eq.cpp:27 VARIABLE add_ln27_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln27_2_fu_1449_p3 SOURCE eq.cpp:27 VARIABLE select_ln27_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln27_16_fu_1457_p3 SOURCE eq.cpp:27 VARIABLE select_ln27_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_24s_11ns_35_1_1_U12 SOURCE eq.cpp:27 VARIABLE mul_ln27_2 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln27_3_fu_1203_p2 SOURCE eq.cpp:27 VARIABLE icmp_ln27_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln27_3_fu_1238_p2 SOURCE eq.cpp:27 VARIABLE add_ln27_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln27_3_fu_1243_p3 SOURCE eq.cpp:27 VARIABLE select_ln27_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln27_17_fu_1249_p3 SOURCE eq.cpp:27 VARIABLE select_ln27_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_24s_10ns_34_1_1_U13 SOURCE eq.cpp:27 VARIABLE mul_ln27_3 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln27_4_fu_1263_p2 SOURCE eq.cpp:27 VARIABLE icmp_ln27_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln27_4_fu_1268_p2 SOURCE eq.cpp:27 VARIABLE add_ln27_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln27_4_fu_1273_p3 SOURCE eq.cpp:27 VARIABLE select_ln27_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln27_18_fu_1280_p3 SOURCE eq.cpp:27 VARIABLE select_ln27_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln27_5_fu_1756_p2 SOURCE eq.cpp:27 VARIABLE add_ln27_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln27_6_fu_1291_p2 SOURCE eq.cpp:27 VARIABLE add_ln27_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_24s_10s_34_1_1_U19 SOURCE eq.cpp:27 VARIABLE mul_ln27_4 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln27_5_fu_1815_p2 SOURCE eq.cpp:27 VARIABLE icmp_ln27_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln27_9_fu_1821_p2 SOURCE eq.cpp:27 VARIABLE add_ln27_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln27_5_fu_1827_p3 SOURCE eq.cpp:27 VARIABLE select_ln27_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln27_19_fu_1835_p3 SOURCE eq.cpp:27 VARIABLE select_ln27_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_24s_12ns_36_1_1_U17 SOURCE eq.cpp:27 VARIABLE mul_ln27_5 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln27_6_fu_1762_p2 SOURCE eq.cpp:27 VARIABLE icmp_ln27_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln27_10_fu_1854_p2 SOURCE eq.cpp:27 VARIABLE add_ln27_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln27_6_fu_1859_p3 SOURCE eq.cpp:27 VARIABLE select_ln27_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln27_20_fu_1865_p3 SOURCE eq.cpp:27 VARIABLE select_ln27_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln27_7_fu_1634_p2 SOURCE eq.cpp:27 VARIABLE icmp_ln27_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln27_11_fu_1640_p2 SOURCE eq.cpp:27 VARIABLE add_ln27_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln27_7_fu_1646_p3 SOURCE eq.cpp:27 VARIABLE select_ln27_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln27_21_fu_1654_p3 SOURCE eq.cpp:27 VARIABLE select_ln27_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_24s_12ns_36_1_1_U14 SOURCE eq.cpp:27 VARIABLE mul_ln27_6 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln27_8_fu_1335_p2 SOURCE eq.cpp:27 VARIABLE icmp_ln27_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln27_12_fu_1472_p2 SOURCE eq.cpp:27 VARIABLE add_ln27_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln27_8_fu_1477_p3 SOURCE eq.cpp:27 VARIABLE select_ln27_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln27_22_fu_1483_p3 SOURCE eq.cpp:27 VARIABLE select_ln27_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_24s_10s_34_1_1_U15 SOURCE eq.cpp:27 VARIABLE mul_ln27_7 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln27_9_fu_1497_p2 SOURCE eq.cpp:27 VARIABLE icmp_ln27_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln27_13_fu_1502_p2 SOURCE eq.cpp:27 VARIABLE add_ln27_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln27_9_fu_1507_p3 SOURCE eq.cpp:27 VARIABLE select_ln27_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln27_23_fu_1514_p3 SOURCE eq.cpp:27 VARIABLE select_ln27_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln27_14_fu_1872_p2 SOURCE eq.cpp:27 VARIABLE add_ln27_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln27_15_fu_1525_p2 SOURCE eq.cpp:27 VARIABLE add_ln27_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_24s_11s_35_1_1_U10 SOURCE eq.cpp:27 VARIABLE mul_ln27_8 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln27_10_fu_925_p2 SOURCE eq.cpp:27 VARIABLE icmp_ln27_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln27_18_fu_1885_p2 SOURCE eq.cpp:27 VARIABLE add_ln27_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln27_11_fu_1890_p3 SOURCE eq.cpp:27 VARIABLE select_ln27_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln27_24_fu_1896_p3 SOURCE eq.cpp:27 VARIABLE select_ln27_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln27_11_fu_1994_p2 SOURCE eq.cpp:27 VARIABLE icmp_ln27_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln27_19_fu_2000_p2 SOURCE eq.cpp:27 VARIABLE add_ln27_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln27_12_fu_2006_p3 SOURCE eq.cpp:27 VARIABLE select_ln27_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln27_25_fu_2014_p3 SOURCE eq.cpp:27 VARIABLE select_ln27_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_24s_11s_35_1_1_U20 SOURCE eq.cpp:27 VARIABLE mul_ln27_9 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln27_12_fu_2046_p2 SOURCE eq.cpp:27 VARIABLE icmp_ln27_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln27_20_fu_2052_p2 SOURCE eq.cpp:27 VARIABLE add_ln27_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln27_13_fu_2073_p3 SOURCE eq.cpp:27 VARIABLE select_ln27_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln27_26_fu_2078_p3 SOURCE eq.cpp:27 VARIABLE select_ln27_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_24s_10s_34_1_1_U9 SOURCE eq.cpp:27 VARIABLE mul_ln27_10 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln27_13_fu_901_p2 SOURCE eq.cpp:27 VARIABLE icmp_ln27_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln27_21_fu_906_p2 SOURCE eq.cpp:27 VARIABLE add_ln27_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln27_14_fu_911_p3 SOURCE eq.cpp:27 VARIABLE select_ln27_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln27_27_fu_918_p3 SOURCE eq.cpp:27 VARIABLE select_ln27_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln27_22_fu_1907_p2 SOURCE eq.cpp:27 VARIABLE add_ln27_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln27_23_fu_2095_p2 SOURCE eq.cpp:27 VARIABLE add_ln27_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 5 OPTYPE sitofp PRAGMA {} RTLNAME sitofp_32ns_32_6_no_dsp_1_U3 SOURCE eq.cpp:65 VARIABLE conv_i22_i LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sitofp} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2 SOURCE eq.cpp:65 VARIABLE mul_i23_i LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 5 OPTYPE sitofp PRAGMA {} RTLNAME sitofp_32ns_32_6_no_dsp_1_U3 SOURCE eq.cpp:65 VARIABLE conv_i18_i LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sitofp} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2 SOURCE eq.cpp:65 VARIABLE mul_i19_i LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1 SOURCE eq.cpp:65 VARIABLE add_i LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 5 OPTYPE sitofp PRAGMA {} RTLNAME sitofp_32ns_32_6_no_dsp_1_U3 SOURCE eq.cpp:65 VARIABLE conv_i_i1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sitofp} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2 SOURCE eq.cpp:65 VARIABLE mul_i_i1 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1 SOURCE eq.cpp:65 VARIABLE val_1 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln143_fu_2227_p2 SOURCE eq.cpp:65 VARIABLE icmp_ln143 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln143_fu_2175_p2 SOURCE eq.cpp:65 VARIABLE sub_ln143 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln143_1_fu_2232_p2 SOURCE eq.cpp:65 VARIABLE icmp_ln143_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln143_2_fu_2185_p2 SOURCE eq.cpp:65 VARIABLE icmp_ln143_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln143_3_fu_2191_p2 SOURCE eq.cpp:65 VARIABLE icmp_ln143_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln143_fu_2201_p2 SOURCE eq.cpp:65 VARIABLE lshr_ln143 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln143_fu_2207_p3 SOURCE eq.cpp:65 VARIABLE select_ln143 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln143_1_fu_2215_p2 SOURCE eq.cpp:65 VARIABLE sub_ln143_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln143_4_fu_2221_p2 SOURCE eq.cpp:65 VARIABLE icmp_ln143_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln143_fu_2244_p2 SOURCE eq.cpp:65 VARIABLE shl_ln143 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME tmp_25_fu_2295_p8 SOURCE eq.cpp:65 VARIABLE select_ln143_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln143_fu_2256_p2 SOURCE eq.cpp:65 VARIABLE xor_ln143 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln143_fu_2262_p2 SOURCE eq.cpp:65 VARIABLE and_ln143 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln143_fu_2268_p2 SOURCE eq.cpp:65 VARIABLE or_ln143 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln143_1_fu_2274_p2 SOURCE eq.cpp:65 VARIABLE xor_ln143_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln143_1_fu_2280_p2 SOURCE eq.cpp:65 VARIABLE and_ln143_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_3_24_1_1_U21 SOURCE eq.cpp:65 VARIABLE tmp_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln143_2_fu_2317_p2 SOURCE eq.cpp:65 VARIABLE sub_ln143_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME processed_sample_fu_2323_p3 SOURCE eq.cpp:65 VARIABLE processed_sample LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_U SOURCE {} VARIABLE echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer LOOP {} BUNDLEDNAME {} DSP 0 BRAM 6 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 3000 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_13_U SOURCE {} VARIABLE echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 6 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 3000 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_14_U SOURCE {} VARIABLE echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 6 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 3000 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_15_U SOURCE {} VARIABLE echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 6 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 3000 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_16_U SOURCE {} VARIABLE echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 6 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 3000 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_17_U SOURCE {} VARIABLE echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 6 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 3000 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_18_U SOURCE {} VARIABLE echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 6 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 3000 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_19_U SOURCE {} VARIABLE echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 6 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 3000 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_20_U SOURCE {} VARIABLE echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 6 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 3000 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_21_U SOURCE {} VARIABLE echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 6 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 3000 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_10_U SOURCE {} VARIABLE p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 6 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 3000 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_11_U SOURCE {} VARIABLE p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 6 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 3000 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_12_U SOURCE {} VARIABLE p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 6 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 3000 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_13_U SOURCE {} VARIABLE p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 6 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 3000 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_14_U SOURCE {} VARIABLE p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 6 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 3000 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_15_U SOURCE {} VARIABLE p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 6 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 3000 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true}} AREA {DSP 27 BRAM 96 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 2.383 seconds; current allocated memory: 222.809 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for master_audio_control.
INFO: [VLOG 209-307] Generating Verilog RTL for master_audio_control.
Execute       syn_report -model master_audio_control -printsummary 
INFO: [HLS 200-789] **** Estimated Fmax: 71.66 MHz
Command     autosyn done; 15.074 sec.
Command   csynth_design done; 66.718 sec.
Execute   close_project 
Execute     close_solution 
Execute       cleanup_all 
Execute       cleanup_all 
Execute     source -notrace -encoding utf-8 C:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/clock.tcl 
Execute       source -encoding utf-8 C:/Xilinx/Vitis/2024.2/tps/tcl/tcl8/8.5/msgcat-1.6.1.tm 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/amazon-s3/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/asn/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/base32/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/base64/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/bee/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/bench/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/bibtex/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/cache/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/cmdline/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/comm/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/control/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/counter/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/crc/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/csv/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/dns/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/docstrip/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/doctools/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/exif/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/fileutil/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ftp/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ftpd/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/fumagic/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_fa/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_me/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_peg/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/html/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/htmlparse/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/http/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ident/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/inifile/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/interp/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/irc/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/javascript/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/jpeg/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/json/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ldap/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/log/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/map/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/mapproj/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/math/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/md4/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/md5/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/md5crypt/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/mime/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/multiplexer/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ncgi/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/nmea/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/nns/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/nntp/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ntp/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/otp/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/page/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pluginmgr/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/png/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pop3/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pop3d/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/profiler/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/rcs/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/report/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ripemd/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/sasl/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/sha1/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/simulation/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/smtpd/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/snit/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/soundex/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/stooop/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/stringprep/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/struct/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/tar/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/term/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/textutil/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/tie/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/tiff/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/transfer/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/treeql/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/try/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/uev/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/units/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/uri/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/uuid/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/wip/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tk8.6/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/http1.0/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/opt0.4/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/pkgs/win/thread2.8.7/pkgIndex.tcl 
Command       ap_source done; 0.228 sec.
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/amazon-s3/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/asn/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/base32/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/base64/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/bee/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/bench/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/bibtex/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/cache/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/cmdline/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/comm/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/control/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/counter/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/crc/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/csv/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/dns/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/docstrip/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/doctools/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/exif/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/fileutil/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ftp/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ftpd/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/fumagic/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_fa/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_me/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_peg/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/html/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/htmlparse/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/http/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ident/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/inifile/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/interp/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/irc/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/javascript/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/jpeg/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/json/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ldap/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/log/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/map/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/mapproj/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/math/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/md4/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/md5/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/md5crypt/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/mime/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/multiplexer/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ncgi/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/nmea/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/nns/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/nntp/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ntp/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/otp/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/page/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pluginmgr/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/png/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pop3/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pop3d/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/profiler/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/rcs/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/report/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ripemd/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/sasl/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/sha1/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/simulation/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/smtpd/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/snit/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/soundex/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/stooop/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/stringprep/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/struct/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/tar/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/term/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/textutil/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/tie/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/tiff/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/transfer/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/treeql/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/try/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/uev/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/units/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/uri/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/uuid/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/wip/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tk8.6/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/http1.0/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/opt0.4/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/pkgs/win/thread2.8.7/pkgIndex.tcl 
Command     ap_source done; 0.452 sec.
INFO-FLOW: Workspace C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls opened at Thu Feb 20 15:33:47 -0600 2025
Execute     source C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/.autopilot/db/global.setting.tcl 
Execute     set_part xc7a35t-cpg236-1 
Execute       create_platform xc7a35t-cpg236-1 -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis/2024.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2024.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7a35t-cpg236-1'
Command       create_platform done; 1.231 sec.
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.111 sec.
Execute       ap_part_info -name xc7a35t-cpg236-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.385 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Command   open_solution done; 1.925 sec.
Execute   apply_ini C:/Users/ZachKrueger/Documents/AI/axis_distortion/hls_config.cfg 
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=distortion.cpp' from C:/Users/ZachKrueger/Documents/AI/axis_distortion/hls_config.cfg(9) 
INFO: [HLS 200-1465] Applying ini 'syn.file=distortion.cpp' from C:/Users/ZachKrueger/Documents/AI/axis_distortion/hls_config.cfg(9)
Execute     add_files C:/Users/ZachKrueger/Documents/AI/axis_distortion/distortion.cpp 
INFO: [HLS 200-10] Adding design file 'C:/Users/ZachKrueger/Documents/AI/axis_distortion/distortion.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=echo.cpp' from C:/Users/ZachKrueger/Documents/AI/axis_distortion/hls_config.cfg(10) 
INFO: [HLS 200-1465] Applying ini 'syn.file=echo.cpp' from C:/Users/ZachKrueger/Documents/AI/axis_distortion/hls_config.cfg(10)
Execute     add_files C:/Users/ZachKrueger/Documents/AI/axis_distortion/echo.cpp 
INFO: [HLS 200-10] Adding design file 'C:/Users/ZachKrueger/Documents/AI/axis_distortion/echo.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=eq.cpp' from C:/Users/ZachKrueger/Documents/AI/axis_distortion/hls_config.cfg(11) 
INFO: [HLS 200-1465] Applying ini 'syn.file=eq.cpp' from C:/Users/ZachKrueger/Documents/AI/axis_distortion/hls_config.cfg(11)
Execute     add_files C:/Users/ZachKrueger/Documents/AI/axis_distortion/eq.cpp 
INFO: [HLS 200-10] Adding design file 'C:/Users/ZachKrueger/Documents/AI/axis_distortion/eq.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=control.cpp' from C:/Users/ZachKrueger/Documents/AI/axis_distortion/hls_config.cfg(12) 
INFO: [HLS 200-1465] Applying ini 'syn.file=control.cpp' from C:/Users/ZachKrueger/Documents/AI/axis_distortion/hls_config.cfg(12)
Execute     add_files C:/Users/ZachKrueger/Documents/AI/axis_distortion/control.cpp 
INFO: [HLS 200-10] Adding design file 'C:/Users/ZachKrueger/Documents/AI/axis_distortion/control.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=test_distortion.cpp' from C:/Users/ZachKrueger/Documents/AI/axis_distortion/hls_config.cfg(13) 
INFO: [HLS 200-1465] Applying ini 'tb.file=test_distortion.cpp' from C:/Users/ZachKrueger/Documents/AI/axis_distortion/hls_config.cfg(13)
Execute     add_files -tb C:/Users/ZachKrueger/Documents/AI/axis_distortion/test_distortion.cpp 
INFO: [HLS 200-10] Adding test bench file 'C:/Users/ZachKrueger/Documents/AI/axis_distortion/test_distortion.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=common.h' from C:/Users/ZachKrueger/Documents/AI/axis_distortion/hls_config.cfg(14) 
INFO: [HLS 200-1465] Applying ini 'tb.file=common.h' from C:/Users/ZachKrueger/Documents/AI/axis_distortion/hls_config.cfg(14)
Execute     add_files -tb C:/Users/ZachKrueger/Documents/AI/axis_distortion/common.h 
INFO: [HLS 200-10] Adding test bench file 'C:/Users/ZachKrueger/Documents/AI/axis_distortion/common.h' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=test_echo.cpp' from C:/Users/ZachKrueger/Documents/AI/axis_distortion/hls_config.cfg(15) 
INFO: [HLS 200-1465] Applying ini 'tb.file=test_echo.cpp' from C:/Users/ZachKrueger/Documents/AI/axis_distortion/hls_config.cfg(15)
Execute     add_files -tb C:/Users/ZachKrueger/Documents/AI/axis_distortion/test_echo.cpp 
INFO: [HLS 200-10] Adding test bench file 'C:/Users/ZachKrueger/Documents/AI/axis_distortion/test_echo.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=test_control.cpp' from C:/Users/ZachKrueger/Documents/AI/axis_distortion/hls_config.cfg(16) 
INFO: [HLS 200-1465] Applying ini 'tb.file=test_control.cpp' from C:/Users/ZachKrueger/Documents/AI/axis_distortion/hls_config.cfg(16)
Execute     add_files -tb C:/Users/ZachKrueger/Documents/AI/axis_distortion/test_control.cpp 
INFO: [HLS 200-10] Adding test bench file 'C:/Users/ZachKrueger/Documents/AI/axis_distortion/test_control.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.top=master_audio_control' from C:/Users/ZachKrueger/Documents/AI/axis_distortion/hls_config.cfg(8) 
INFO: [HLS 200-1465] Applying ini 'syn.top=master_audio_control' from C:/Users/ZachKrueger/Documents/AI/axis_distortion/hls_config.cfg(8)
Execute     set_top master_audio_control 
Execute     send_msg_by_id INFO @200-1465@%s 'flow_target=vivado' from C:/Users/ZachKrueger/Documents/AI/axis_distortion/hls_config.cfg(4) 
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from C:/Users/ZachKrueger/Documents/AI/axis_distortion/hls_config.cfg(4)
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1465@%s 'part=xc7a35tcpg236-1' from C:/Users/ZachKrueger/Documents/AI/axis_distortion/hls_config.cfg(1) 
INFO: [HLS 200-1465] Applying ini 'part=xc7a35tcpg236-1' from C:/Users/ZachKrueger/Documents/AI/axis_distortion/hls_config.cfg(1)
Execute     set_part xc7a35tcpg236-1 
Execute       create_platform xc7a35tcpg236-1 -board  
Command       create_platform done; 0.236 sec.
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7a35t-cpg236-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.347 sec.
Execute     send_msg_by_id INFO @200-1465@%s 'csim.code_analyzer=1' from C:/Users/ZachKrueger/Documents/AI/axis_distortion/hls_config.cfg(7) 
INFO: [HLS 200-1465] Applying ini 'csim.code_analyzer=1' from C:/Users/ZachKrueger/Documents/AI/axis_distortion/hls_config.cfg(7)
Execute     config_csim -code_analyzer=1 
Execute     send_msg_by_id INFO @200-1465@%s 'package.output.format=ip_catalog' from C:/Users/ZachKrueger/Documents/AI/axis_distortion/hls_config.cfg(5) 
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' from C:/Users/ZachKrueger/Documents/AI/axis_distortion/hls_config.cfg(5)
Execute     config_export -format=ip_catalog 
Command   apply_ini done; 0.525 sec.
Execute   apply_ini C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/config.cmdline 
Execute   ::AP::init_summary_file package-ip 
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute     AP::get_vpp_package_output_file
Execute   export_design -flow none 
Execute     config_export -flow=none 
INFO-FLOW: DBG:PUTS: export_design_wrap: -format ip_catalog -rtl verilog
Execute     source C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -rtl verilog'
Execute     source C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute     source C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/.autopilot/db/global.setting.tcl 
Execute     ap_family_info -name artix7 -data parts 
Execute     ap_part_info -name xc7a12ticsg325-1L -data info 
Execute     source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=master_audio_control xml_exists=0
Execute     source C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/.autopilot/db/master_audio_control.rtl_wrap.cfg.tcl 
Execute     source C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/.autopilot/db/master_audio_control.rtl_wrap.cfg.tcl 
Execute     source C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/.autopilot/db/master_audio_control.rtl_wrap.cfg.tcl 
Execute     source C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/.autopilot/db/master_audio_control.tbgen.tcl 
Execute     source C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/.autopilot/db/master_audio_control.tbgen.tcl 
Execute     source C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/.autopilot/db/master_audio_control.tbgen.tcl 
Execute     source C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/.autopilot/db/master_audio_control.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to master_audio_control
INFO-FLOW: DBG:PUTS:       generate_datafile_ip_script ip_types={vitis sysgen} #gSsdmPorts=0
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=9
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=false #modelList=20 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='false' modelList='master_audio_control_fadd_32ns_32ns_32_7_full_dsp_1
master_audio_control_fmul_32ns_32ns_32_4_max_dsp_1
master_audio_control_sitofp_32ns_32_6_no_dsp_1
master_audio_control_dadd_64ns_64ns_64_7_no_dsp_1
master_audio_control_dmul_64ns_64ns_64_7_max_dsp_1
master_audio_control_sitodp_32s_64_6_no_dsp_1
master_audio_control_srem_17ns_17ns_17_21_1
master_audio_control_sparsemux_33_4_24_1_1
master_audio_control_mul_24s_10s_34_1_1
master_audio_control_mul_24s_11s_35_1_1
master_audio_control_sparsemux_9_3_24_1_1
master_audio_control_mul_24s_11ns_35_1_1
master_audio_control_mul_24s_10ns_34_1_1
master_audio_control_mul_24s_12ns_36_1_1
master_audio_control_echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_RAM_AUTO_1R1W
master_audio_control_fifo_w25_d8_S
master_audio_control_fifo_w25_d8_S
master_audio_control_regslice_both
master_audio_control_regslice_both
master_audio_control
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute     source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute     source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute     source C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/.autopilot/db/top-io-be.tcl 
Execute     source C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/.autopilot/db/master_audio_control.tbgen.tcl 
Execute     source C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/.autopilot/db/master_audio_control.rtl_wrap.cfg.tcl 
Execute     source C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/.autopilot/db/master_audio_control.compgen.dataonly.tcl 
Execute     source C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/.autopilot/db/master_audio_control.tbgen.tcl 
Execute     source C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7a35t-cpg236-1 -data names -quiet 
Execute     ap_part_info -name xc7a35t-cpg236-1 -data info -quiet 
Execute     source C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/.autopilot/db/master_audio_control.constraint.tcl 
Execute     sc_get_clocks master_audio_control 
Execute     source C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/impl/misc/master_audio_control_dadd_64ns_64ns_64_7_no_dsp_1_ip.tcl 
Execute     source C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/impl/misc/master_audio_control_dmul_64ns_64ns_64_7_max_dsp_1_ip.tcl 
Execute     source C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/impl/misc/master_audio_control_fadd_32ns_32ns_32_7_full_dsp_1_ip.tcl 
Execute     source C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/impl/misc/master_audio_control_fmul_32ns_32ns_32_4_max_dsp_1_ip.tcl 
Execute     source C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/impl/misc/master_audio_control_sitodp_32s_64_6_no_dsp_1_ip.tcl 
Execute     source C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/impl/misc/master_audio_control_sitofp_32ns_32_6_no_dsp_1_ip.tcl 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute     ap_part_info -name xc7a35t-cpg236-1 -data names -quiet 
Execute     ap_part_info -name xc7a35t-cpg236-1 -data info -quiet 
Execute     source C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute     ap_part_info -name xc7a35t-cpg236-1 -data names -quiet 
Execute     ap_part_info -name xc7a35t-cpg236-1 -data info -quiet 
Execute     source C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/.autopilot/db/master_audio_control.constraint.tcl 
Execute     source C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/.autopilot/db/master_audio_control.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xc7a35t-cpg236-1 -data names -quiet 
Execute     ap_part_info -name xc7a35t-cpg236-1 -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/.autopilot/db/global.setting.tcl 
Execute     ap_family_info -name artix7 -data parts 
Execute     ap_part_info -name xc7a12ticsg325-1L -data info 
Execute     source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:     IP package: exec C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/impl/ip/pack.bat
INFO-FLOW: DBG:PUTS:     IP package: success C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/impl/ip/pack.bat
Execute     send_msg_by_id INFO @200-802@%s axis_distortion/master_audio_control.zip 
INFO: [HLS 200-802] Generated output file axis_distortion/master_audio_control.zip
Command   export_design done; 37.397 sec.
Execute   close_project 
Execute     close_solution 
Execute       cleanup_all 
Execute       cleanup_all 
