

================================================================
== Vitis HLS Report for 'krnl_globalSort_L1_L2_Pipeline_ID_OUT'
================================================================
* Date:           Wed May 22 14:54:27 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        project
* Solution:       krnl_globalSort_L1_L2 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  1.215 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       12|       12|  39.960 ns|  39.960 ns|   12|   12|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- ID_OUT  |       10|       10|         2|          1|          1|    10|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       25|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        0|       54|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       45|    -|
|Register             |        -|     -|       39|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       39|      124|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +---------------------+----------------+---------+----+---+----+-----+
    |       Instance      |     Module     | BRAM_18K| DSP| FF| LUT| URAM|
    +---------------------+----------------+---------+----+---+----+-----+
    |mux_104_32_1_1_U190  |mux_104_32_1_1  |        0|   0|  0|  54|    0|
    +---------------------+----------------+---------+----+---+----+-----+
    |Total                |                |        0|   0|  0|  54|    0|
    +---------------------+----------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln849_fu_145_p2        |         +|   0|  0|  12|           4|           1|
    |ap_block_pp0_stage0_01001  |       and|   0|  0|   2|           1|           1|
    |icmp_ln849_fu_139_p2       |      icmp|   0|  0|   9|           4|           4|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  25|          10|           8|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_3     |   9|          2|    4|          8|
    |i_fu_60                  |   9|          2|    4|          8|
    |out_id_blk_n             |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|         10|   11|         22|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |i_fu_60                  |   4|   0|    4|          0|
    |v_id_data_V_reg_204      |  32|   0|   32|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  39|   0|   39|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+---------------------------------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  |             Source Object             |    C Type    |
+---------------+-----+-----+------------+---------------------------------------+--------------+
|ap_clk         |   in|    1|  ap_ctrl_hs|  krnl_globalSort_L1_L2_Pipeline_ID_OUT|  return value|
|ap_rst         |   in|    1|  ap_ctrl_hs|  krnl_globalSort_L1_L2_Pipeline_ID_OUT|  return value|
|ap_start       |   in|    1|  ap_ctrl_hs|  krnl_globalSort_L1_L2_Pipeline_ID_OUT|  return value|
|ap_done        |  out|    1|  ap_ctrl_hs|  krnl_globalSort_L1_L2_Pipeline_ID_OUT|  return value|
|ap_idle        |  out|    1|  ap_ctrl_hs|  krnl_globalSort_L1_L2_Pipeline_ID_OUT|  return value|
|ap_ready       |  out|    1|  ap_ctrl_hs|  krnl_globalSort_L1_L2_Pipeline_ID_OUT|  return value|
|out_id_din     |  out|   45|     ap_fifo|                                 out_id|       pointer|
|out_id_full_n  |   in|    1|     ap_fifo|                                 out_id|       pointer|
|out_id_write   |  out|    1|     ap_fifo|                                 out_id|       pointer|
|output_id      |   in|   32|     ap_none|                              output_id|        scalar|
|output_id_1    |   in|   32|     ap_none|                            output_id_1|        scalar|
|output_id_2    |   in|   32|     ap_none|                            output_id_2|        scalar|
|output_id_3    |   in|   32|     ap_none|                            output_id_3|        scalar|
|output_id_4    |   in|   32|     ap_none|                            output_id_4|        scalar|
|output_id_5    |   in|   32|     ap_none|                            output_id_5|        scalar|
|output_id_6    |   in|   32|     ap_none|                            output_id_6|        scalar|
|output_id_7    |   in|   32|     ap_none|                            output_id_7|        scalar|
|output_id_8    |   in|   32|     ap_none|                            output_id_8|        scalar|
|output_id_9    |   in|   32|     ap_none|                            output_id_9|        scalar|
+---------------+-----+-----+------------+---------------------------------------+--------------+

